//
//Written by GowinSynthesis
//Tool Version "V1.9.11.02 (64-bit)"
//Sun Sep  7 15:48:32 2025

//Source file index table:
//file0 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/debugger/ip_debugger.v"
//file1 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/dvi_tx/dvi_tx.v"
//file2 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_clkdiv/gowin_clkdiv.v"
//file3 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_rpll/gowin_rpll.v"
//file4 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_rpll2/gowin_rpll2.v"
//file5 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/msx_slot/msx_slot.v"
//file6 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/ram/ip_ram.v"
//file7 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/sdram/ip_sdram_tangnano20k_c.v"
//file8 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/tangnano20k_vdp_cartridge.v"
//file9 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp.v"
//file10 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_color_palette.v"
//file11 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_color_palette_ram.v"
//file12 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_command.v"
//file13 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_command_cache.v"
//file14 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_cpu_interface.v"
//file15 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_sprite_info_collect.v"
//file16 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_sprite_makeup_pixel.v"
//file17 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_sprite_select_visible_planes.v"
//file18 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control.v"
//file19 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_screen_mode.v"
//file20 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_sprite.v"
//file21 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_ssg.v"
//file22 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_upscan.v"
//file23 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_upscan_line_buffer.v"
//file24 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_double_buffer.v"
//file25 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_out.v"
//file26 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_out_bilinear.v"
//file27 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_ram_line_buffer.v"
//file28 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_vram_interface.v"
//file29 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/ws2812_led/ip_ws2812_led.v"
`timescale 100 ps/100 ps
module Gowin_rPLL (
  clk14m_d,
  clk215m
)
;
input clk14m_d;
output clk215m;
wire clkoutp_o;
wire clkoutd_o;
wire clkoutd3_o;
wire pll_lock215;
wire VCC;
wire GND;
  rPLL rpll_inst (
    .CLKOUT(clk215m),
    .CLKOUTP(clkoutp_o),
    .CLKOUTD(clkoutd_o),
    .CLKOUTD3(clkoutd3_o),
    .LOCK(pll_lock215),
    .CLKIN(clk14m_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({GND,GND,GND,GND}),
    .RESET(GND),
    .RESET_P(GND) 
);
defparam rpll_inst.CLKFB_SEL="internal";
defparam rpll_inst.CLKOUTD3_SRC="CLKOUT";
defparam rpll_inst.CLKOUTD_BYPASS="false";
defparam rpll_inst.CLKOUTD_SRC="CLKOUT";
defparam rpll_inst.CLKOUTP_BYPASS="false";
defparam rpll_inst.CLKOUTP_DLY_STEP=0;
defparam rpll_inst.CLKOUTP_FT_DIR=1'b1;
defparam rpll_inst.CLKOUT_BYPASS="false";
defparam rpll_inst.CLKOUT_DLY_STEP=0;
defparam rpll_inst.CLKOUT_FT_DIR=1'b1;
defparam rpll_inst.DEVICE="GW2AR-18C";
defparam rpll_inst.DUTYDA_SEL="1000";
defparam rpll_inst.DYN_DA_EN="true";
defparam rpll_inst.DYN_FBDIV_SEL="false";
defparam rpll_inst.DYN_IDIV_SEL="false";
defparam rpll_inst.DYN_ODIV_SEL="false";
defparam rpll_inst.DYN_SDIV_SEL=2;
defparam rpll_inst.FBDIV_SEL=14;
defparam rpll_inst.FCLKIN="14.318";
defparam rpll_inst.IDIV_SEL=0;
defparam rpll_inst.ODIV_SEL=4;
defparam rpll_inst.PSDA_SEL="0000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_rPLL */
module Gowin_rPLL2 (
  clk14m_d,
  clk85m,
  O_sdram_clk_d,
  pll_lock85
)
;
input clk14m_d;
output clk85m;
output O_sdram_clk_d;
output pll_lock85;
wire clkoutd_o;
wire clkoutd3_o;
wire VCC;
wire GND;
  rPLL rpll_inst (
    .CLKOUT(clk85m),
    .CLKOUTP(O_sdram_clk_d),
    .CLKOUTD(clkoutd_o),
    .CLKOUTD3(clkoutd3_o),
    .LOCK(pll_lock85),
    .CLKIN(clk14m_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({VCC,VCC,VCC,VCC}),
    .RESET(GND),
    .RESET_P(GND) 
);
defparam rpll_inst.CLKFB_SEL="internal";
defparam rpll_inst.CLKOUTD3_SRC="CLKOUT";
defparam rpll_inst.CLKOUTD_BYPASS="false";
defparam rpll_inst.CLKOUTD_SRC="CLKOUT";
defparam rpll_inst.CLKOUTP_BYPASS="false";
defparam rpll_inst.CLKOUTP_DLY_STEP=0;
defparam rpll_inst.CLKOUTP_FT_DIR=1'b1;
defparam rpll_inst.CLKOUT_BYPASS="false";
defparam rpll_inst.CLKOUT_DLY_STEP=0;
defparam rpll_inst.CLKOUT_FT_DIR=1'b1;
defparam rpll_inst.DEVICE="GW2AR-18C";
defparam rpll_inst.DUTYDA_SEL="1000";
defparam rpll_inst.DYN_DA_EN="false";
defparam rpll_inst.DYN_FBDIV_SEL="false";
defparam rpll_inst.DYN_IDIV_SEL="false";
defparam rpll_inst.DYN_ODIV_SEL="false";
defparam rpll_inst.DYN_SDIV_SEL=2;
defparam rpll_inst.FBDIV_SEL=5;
defparam rpll_inst.FCLKIN="14.318";
defparam rpll_inst.IDIV_SEL=0;
defparam rpll_inst.ODIV_SEL=8;
defparam rpll_inst.PSDA_SEL="1000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_rPLL2 */
module Gowin_CLKDIV (
  clk85m,
  pll_lock85,
  clk42m
)
;
input clk85m;
input pll_lock85;
output clk42m;
wire VCC;
wire GND;
  CLKDIV clkdiv_inst (
    .CLKOUT(clk42m),
    .CALIB(GND),
    .HCLKIN(clk85m),
    .RESETN(pll_lock85) 
);
defparam clkdiv_inst.DIV_MODE="2";
defparam clkdiv_inst.GSREN="false";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_CLKDIV */
module msx_slot (
  clk85m,
  n36_6,
  w_bus_vdp_rdata_en,
  slot_wait_d_4,
  slot_rd_n_d,
  slot_wr_n_d,
  slot_iorq_n_d,
  ff_reset_n2_1,
  ff_busy,
  ff_bus_ready,
  slot_a_d,
  slot_d_in,
  w_bus_vdp_rdata,
  w_bus_ioreq,
  w_bus_write,
  slot_data_dir_d,
  p_slot_data_0_7,
  w_bus_valid,
  w_bus_wdata,
  w_bus_address,
  ff_rdata
)
;
input clk85m;
input n36_6;
input w_bus_vdp_rdata_en;
input slot_wait_d_4;
input slot_rd_n_d;
input slot_wr_n_d;
input slot_iorq_n_d;
input ff_reset_n2_1;
input ff_busy;
input ff_bus_ready;
input [7:0] slot_a_d;
input [7:0] slot_d_in;
input [7:0] w_bus_vdp_rdata;
output w_bus_ioreq;
output w_bus_write;
output slot_data_dir_d;
output p_slot_data_0_7;
output w_bus_valid;
output [7:0] w_bus_wdata;
output [1:0] w_bus_address;
output [7:0] ff_rdata;
wire w_active;
wire n230_5;
wire n227_3;
wire ff_write_9;
wire ff_ioreq_7;
wire n73_5;
wire ff_write_10;
wire n89_7;
wire n89_8;
wire n73_7;
wire n89_10;
wire n20_11;
wire n23_7;
wire n92_10;
wire ff_active;
wire ff_initial_busy;
wire ff_slot_rd_n;
wire ff_slot_wr_n;
wire ff_slot_ioreq_n;
wire ff_pre_slot_rd_n;
wire ff_pre_slot_wr_n;
wire ff_pre_slot_ioreq_n;
wire ff_iorq_wr;
wire ff_iorq_rd;
wire ff_slot_address_7_7;
wire ff_slot_data_7_6;
wire [7:0] ff_slot_address;
wire VCC;
wire GND;
  LUT2 w_active_s0 (
    .F(w_active),
    .I0(ff_iorq_wr),
    .I1(ff_iorq_rd) 
);
defparam w_active_s0.INIT=4'hE;
  LUT2 n230_s2 (
    .F(n230_5),
    .I0(w_bus_ioreq),
    .I1(ff_reset_n2_1) 
);
defparam n230_s2.INIT=4'h7;
  LUT2 slot_data_dir_d_s (
    .F(slot_data_dir_d),
    .I0(ff_iorq_rd),
    .I1(w_bus_ioreq) 
);
defparam slot_data_dir_d_s.INIT=4'h8;
  LUT2 n227_s0 (
    .F(n227_3),
    .I0(ff_reset_n2_1),
    .I1(n73_7) 
);
defparam n227_s0.INIT=4'h8;
  LUT4 ff_write_s6 (
    .F(ff_write_9),
    .I0(ff_write_10),
    .I1(w_bus_write),
    .I2(ff_ioreq_7),
    .I3(ff_reset_n2_1) 
);
defparam ff_write_s6.INIT=16'h5CFF;
  LUT2 ff_ioreq_s4 (
    .F(ff_ioreq_7),
    .I0(w_bus_valid),
    .I1(ff_active) 
);
defparam ff_ioreq_s4.INIT=4'h1;
  LUT4 n73_s2 (
    .F(n73_5),
    .I0(ff_busy),
    .I1(ff_bus_ready),
    .I2(w_bus_ioreq),
    .I3(w_bus_valid) 
);
defparam n73_s2.INIT=16'h4F00;
  LUT2 ff_write_s7 (
    .F(ff_write_10),
    .I0(ff_iorq_wr),
    .I1(ff_iorq_rd) 
);
defparam ff_write_s7.INIT=4'h4;
  LUT3 n89_s2 (
    .F(n89_7),
    .I0(ff_slot_address[2]),
    .I1(ff_slot_address[3]),
    .I2(n89_8) 
);
defparam n89_s2.INIT=8'h40;
  LUT4 n89_s3 (
    .F(n89_8),
    .I0(ff_slot_address[4]),
    .I1(ff_slot_address[5]),
    .I2(ff_slot_address[6]),
    .I3(ff_slot_address[7]) 
);
defparam n89_s3.INIT=16'h0100;
  LUT4 n73_s3 (
    .F(n73_7),
    .I0(w_active),
    .I1(w_bus_valid),
    .I2(ff_active),
    .I3(n89_7) 
);
defparam n73_s3.INIT=16'h0200;
  LUT2 p_slot_data_0_s3 (
    .F(p_slot_data_0_7),
    .I0(ff_iorq_rd),
    .I1(w_bus_ioreq) 
);
defparam p_slot_data_0_s3.INIT=4'h7;
  LUT4 n89_s4 (
    .F(n89_10),
    .I0(n89_7),
    .I1(ff_active),
    .I2(ff_iorq_wr),
    .I3(ff_iorq_rd) 
);
defparam n89_s4.INIT=16'hEEE0;
  LUT4 n20_s3 (
    .F(n20_11),
    .I0(ff_slot_ioreq_n),
    .I1(ff_slot_wr_n),
    .I2(ff_iorq_wr),
    .I3(ff_initial_busy) 
);
defparam n20_s3.INIT=16'hF011;
  LUT4 n23_s3 (
    .F(n23_7),
    .I0(ff_slot_ioreq_n),
    .I1(ff_slot_rd_n),
    .I2(ff_iorq_rd),
    .I3(ff_initial_busy) 
);
defparam n23_s3.INIT=16'hF011;
  LUT3 n92_s4 (
    .F(n92_10),
    .I0(n73_7),
    .I1(n73_5),
    .I2(w_bus_valid) 
);
defparam n92_s4.INIT=8'h1E;
  DFFE ff_slot_address_7_s0 (
    .Q(ff_slot_address[7]),
    .D(slot_a_d[7]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_6_s0 (
    .Q(ff_slot_address[6]),
    .D(slot_a_d[6]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_5_s0 (
    .Q(ff_slot_address[5]),
    .D(slot_a_d[5]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_4_s0 (
    .Q(ff_slot_address[4]),
    .D(slot_a_d[4]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_3_s0 (
    .Q(ff_slot_address[3]),
    .D(slot_a_d[3]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_2_s0 (
    .Q(ff_slot_address[2]),
    .D(slot_a_d[2]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_1_s0 (
    .Q(ff_slot_address[1]),
    .D(slot_a_d[1]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_0_s0 (
    .Q(ff_slot_address[0]),
    .D(slot_a_d[0]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_data_7_s0 (
    .Q(w_bus_wdata[7]),
    .D(slot_d_in[7]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_6_s0 (
    .Q(w_bus_wdata[6]),
    .D(slot_d_in[6]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_5_s0 (
    .Q(w_bus_wdata[5]),
    .D(slot_d_in[5]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_4_s0 (
    .Q(w_bus_wdata[4]),
    .D(slot_d_in[4]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_3_s0 (
    .Q(w_bus_wdata[3]),
    .D(slot_d_in[3]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_2_s0 (
    .Q(w_bus_wdata[2]),
    .D(slot_d_in[2]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_1_s0 (
    .Q(w_bus_wdata[1]),
    .D(slot_d_in[1]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_0_s0 (
    .Q(w_bus_wdata[0]),
    .D(slot_d_in[0]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFR ff_active_s0 (
    .Q(ff_active),
    .D(w_active),
    .CLK(clk85m),
    .RESET(n36_6) 
);
defparam ff_active_s0.INIT=1'b0;
  DFFRE ff_ioreq_s0 (
    .Q(w_bus_ioreq),
    .D(n89_10),
    .CLK(clk85m),
    .CE(ff_ioreq_7),
    .RESET(n36_6) 
);
defparam ff_ioreq_s0.INIT=1'b0;
  DFFE ff_bus_address_1_s0 (
    .Q(w_bus_address[1]),
    .D(ff_slot_address[1]),
    .CLK(clk85m),
    .CE(n227_3) 
);
  DFFE ff_bus_address_0_s0 (
    .Q(w_bus_address[0]),
    .D(ff_slot_address[0]),
    .CLK(clk85m),
    .CE(n227_3) 
);
  DFFRE ff_rdata_7_s0 (
    .Q(ff_rdata[7]),
    .D(w_bus_vdp_rdata[7]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_7_s0.INIT=1'b0;
  DFFRE ff_rdata_6_s0 (
    .Q(ff_rdata[6]),
    .D(w_bus_vdp_rdata[6]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_6_s0.INIT=1'b0;
  DFFRE ff_rdata_5_s0 (
    .Q(ff_rdata[5]),
    .D(w_bus_vdp_rdata[5]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_5_s0.INIT=1'b0;
  DFFRE ff_rdata_4_s0 (
    .Q(ff_rdata[4]),
    .D(w_bus_vdp_rdata[4]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_4_s0.INIT=1'b0;
  DFFRE ff_rdata_3_s0 (
    .Q(ff_rdata[3]),
    .D(w_bus_vdp_rdata[3]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_3_s0.INIT=1'b0;
  DFFRE ff_rdata_2_s0 (
    .Q(ff_rdata[2]),
    .D(w_bus_vdp_rdata[2]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_2_s0.INIT=1'b0;
  DFFRE ff_rdata_1_s0 (
    .Q(ff_rdata[1]),
    .D(w_bus_vdp_rdata[1]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_1_s0.INIT=1'b0;
  DFFRE ff_rdata_0_s0 (
    .Q(ff_rdata[0]),
    .D(w_bus_vdp_rdata[0]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_0_s0.INIT=1'b0;
  DFFS ff_initial_busy_s0 (
    .Q(ff_initial_busy),
    .D(slot_wait_d_4),
    .CLK(clk85m),
    .SET(n36_6) 
);
defparam ff_initial_busy_s0.INIT=1'b1;
  DFF ff_write_s2 (
    .Q(w_bus_write),
    .D(ff_write_9),
    .CLK(clk85m) 
);
defparam ff_write_s2.INIT=1'b0;
  DFFS ff_slot_rd_n_s1 (
    .Q(ff_slot_rd_n),
    .D(ff_pre_slot_rd_n),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_slot_rd_n_s1.INIT=1'b1;
  DFFS ff_slot_wr_n_s1 (
    .Q(ff_slot_wr_n),
    .D(ff_pre_slot_wr_n),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_slot_wr_n_s1.INIT=1'b1;
  DFFS ff_slot_ioreq_n_s1 (
    .Q(ff_slot_ioreq_n),
    .D(ff_pre_slot_ioreq_n),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_slot_ioreq_n_s1.INIT=1'b1;
  DFFS ff_pre_slot_rd_n_s1 (
    .Q(ff_pre_slot_rd_n),
    .D(slot_rd_n_d),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_pre_slot_rd_n_s1.INIT=1'b1;
  DFFS ff_pre_slot_wr_n_s1 (
    .Q(ff_pre_slot_wr_n),
    .D(slot_wr_n_d),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_pre_slot_wr_n_s1.INIT=1'b1;
  DFFS ff_pre_slot_ioreq_n_s1 (
    .Q(ff_pre_slot_ioreq_n),
    .D(slot_iorq_n_d),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_pre_slot_ioreq_n_s1.INIT=1'b1;
  DFFC ff_iorq_wr_s3 (
    .Q(ff_iorq_wr),
    .D(n20_11),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_iorq_wr_s3.INIT=1'b0;
  DFFC ff_iorq_rd_s2 (
    .Q(ff_iorq_rd),
    .D(n23_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_iorq_rd_s2.INIT=1'b0;
  DFFR ff_valid_s2 (
    .Q(w_bus_valid),
    .D(n92_10),
    .CLK(clk85m),
    .RESET(n36_6) 
);
defparam ff_valid_s2.INIT=1'b0;
  INV ff_slot_address_7_s3 (
    .O(ff_slot_address_7_7),
    .I(ff_slot_ioreq_n) 
);
  INV ff_slot_data_7_s3 (
    .O(ff_slot_data_7_6),
    .I(ff_slot_wr_n) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* msx_slot */
module vdp_cpu_interface (
  w_bus_write,
  clk85m,
  n36_6,
  ff_reset_n2_1,
  w_bus_valid,
  w_cpu_vram_rdata_en,
  w_status_command_execute,
  n1177_9,
  n1338_12,
  w_sprite_collision,
  w_status_border_detect,
  ff_border_detect_9,
  ff_v_active_8,
  w_status_transfer_ready,
  n185_5,
  w_pre_vram_refresh,
  ff_vram_refresh,
  w_bus_ioreq,
  w_bus_wdata,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_status_color,
  w_bus_address,
  w_cpu_vram_rdata,
  w_status_border_position,
  w_screen_pos_y,
  ff_half_count,
  w_register_write,
  w_pulse1,
  w_cpu_vram_write,
  reg_sprite_magify,
  reg_sprite_16x16,
  reg_display_on,
  reg_sprite_disable,
  reg_color0_opaque,
  reg_50hz_mode,
  reg_interleaving_mode,
  reg_interlace_mode,
  reg_212lines_mode,
  reg_scroll_planes,
  reg_left_mask,
  reg_yjk_mode,
  w_palette_valid,
  w_bus_vdp_rdata_en,
  ff_bus_ready,
  n28_4,
  n31_3,
  n1646_4,
  n1656_4,
  n1680_4,
  n1686_4,
  n960_38,
  n1061_14,
  n959_44,
  ff_busy,
  w_pulse2,
  n1061_20,
  w_register_data,
  w_register_num,
  w_cpu_vram_wdata,
  reg_screen_mode,
  reg_pattern_name_table_base,
  reg_color_table_base,
  reg_pattern_generator_table_base,
  reg_sprite_attribute_table_base,
  reg_sprite_pattern_generator_table_base,
  reg_backdrop_color,
  reg_text_back_color,
  reg_blink_period,
  ff_status_register_pointer,
  reg_display_adjust,
  reg_vertical_offset,
  reg_horizontal_offset_l,
  reg_horizontal_offset_h,
  w_palette_r,
  w_palette_b,
  w_palette_g,
  w_bus_vdp_rdata,
  w_cpu_vram_address,
  w_palette_num
)
;
input w_bus_write;
input clk85m;
input n36_6;
input ff_reset_n2_1;
input w_bus_valid;
input w_cpu_vram_rdata_en;
input w_status_command_execute;
input n1177_9;
input n1338_12;
input w_sprite_collision;
input w_status_border_detect;
input ff_border_detect_9;
input ff_v_active_8;
input w_status_transfer_ready;
input n185_5;
input w_pre_vram_refresh;
input ff_vram_refresh;
input w_bus_ioreq;
input [7:0] w_bus_wdata;
input [8:0] w_sprite_collision_x;
input [8:0] w_sprite_collision_y;
input [7:0] w_status_color;
input [1:0] w_bus_address;
input [7:0] w_cpu_vram_rdata;
input [8:0] w_status_border_position;
input [7:0] w_screen_pos_y;
input [12:0] ff_half_count;
output w_register_write;
output w_pulse1;
output w_cpu_vram_write;
output reg_sprite_magify;
output reg_sprite_16x16;
output reg_display_on;
output reg_sprite_disable;
output reg_color0_opaque;
output reg_50hz_mode;
output reg_interleaving_mode;
output reg_interlace_mode;
output reg_212lines_mode;
output reg_scroll_planes;
output reg_left_mask;
output reg_yjk_mode;
output w_palette_valid;
output w_bus_vdp_rdata_en;
output ff_bus_ready;
output n28_4;
output n31_3;
output n1646_4;
output n1656_4;
output n1680_4;
output n1686_4;
output n960_38;
output n1061_14;
output n959_44;
output ff_busy;
output w_pulse2;
output n1061_20;
output [7:0] w_register_data;
output [5:0] w_register_num;
output [7:0] w_cpu_vram_wdata;
output [4:0] reg_screen_mode;
output [16:10] reg_pattern_name_table_base;
output [16:6] reg_color_table_base;
output [16:11] reg_pattern_generator_table_base;
output [16:7] reg_sprite_attribute_table_base;
output [16:11] reg_sprite_pattern_generator_table_base;
output [7:0] reg_backdrop_color;
output [7:0] reg_text_back_color;
output [7:0] reg_blink_period;
output [3:0] ff_status_register_pointer;
output [7:0] reg_display_adjust;
output [7:0] reg_vertical_offset;
output [2:0] reg_horizontal_offset_l;
output [8:3] reg_horizontal_offset_h;
output [2:0] w_palette_r;
output [2:0] w_palette_b;
output [2:0] w_palette_g;
output [7:0] w_bus_vdp_rdata;
output [16:0] w_cpu_vram_address;
output [3:0] w_palette_num;
wire n966_28;
wire n966_29;
wire n23_3;
wire n26_5;
wire n30_4;
wire n96_3;
wire n123_3;
wire n124_3;
wire n125_3;
wire n126_3;
wire n127_3;
wire n128_3;
wire n200_3;
wire n201_3;
wire n202_3;
wire n203_3;
wire n204_3;
wire n205_3;
wire n377_3;
wire n378_3;
wire n379_3;
wire n380_3;
wire n381_3;
wire n382_3;
wire n383_3;
wire n384_3;
wire n385_3;
wire n386_3;
wire n387_3;
wire n388_3;
wire n389_3;
wire n390_3;
wire n391_3;
wire n392_3;
wire n393_3;
wire n879_3;
wire n919_3;
wire n920_3;
wire n921_3;
wire n922_3;
wire n1004_3;
wire n1005_3;
wire n1006_3;
wire n1007_3;
wire n1008_3;
wire n1009_3;
wire n1010_3;
wire n1011_3;
wire n1521_4;
wire n1541_3;
wire n959_37;
wire n960_36;
wire n961_38;
wire n962_35;
wire n963_39;
wire n964_32;
wire n964_34;
wire n965_41;
wire n966_37;
wire n966_39;
wire ff_palette_g_2_5;
wire ff_register_write_7;
wire ff_register_num_5_7;
wire ff_register_pointer_5_8;
wire ff_vram_address_16_6;
wire ff_vram_address_13_6;
wire ff_color_palette_valid_7;
wire n1061_8;
wire n1064_8;
wire n230_6;
wire n229_6;
wire n228_6;
wire n227_6;
wire n226_6;
wire n225_6;
wire n224_6;
wire n223_6;
wire n966_41;
wire n1061_10;
wire n1064_10;
wire n1012_6;
wire n200_4;
wire n203_4;
wire n377_4;
wire n378_4;
wire n379_4;
wire n380_4;
wire n382_4;
wire n383_4;
wire n384_4;
wire n385_4;
wire n386_4;
wire n388_4;
wire n1636_4;
wire n391_4;
wire n391_5;
wire n392_4;
wire n393_4;
wire n1639_4;
wire n1653_4;
wire n1721_4;
wire n1745_4;
wire n920_4;
wire n1004_4;
wire n1005_4;
wire n1006_4;
wire n1007_4;
wire n1008_4;
wire n1009_4;
wire n1010_4;
wire n1011_4;
wire n959_39;
wire n959_40;
wire n960_37;
wire n960_39;
wire n960_40;
wire n961_39;
wire n961_40;
wire n962_36;
wire n962_37;
wire n962_38;
wire n963_40;
wire n963_41;
wire n964_35;
wire n964_36;
wire n965_42;
wire n966_42;
wire ff_vram_address_16_7;
wire ff_vram_address_13_7;
wire n1061_12;
wire n1061_13;
wire n1064_11;
wire n1064_12;
wire n1064_13;
wire n1064_14;
wire n391_6;
wire n959_41;
wire n964_37;
wire n965_43;
wire n965_44;
wire n965_45;
wire n1061_15;
wire n1061_16;
wire n1061_17;
wire n1061_18;
wire n1064_15;
wire n1064_16;
wire ff_vram_valid_12;
wire n387_6;
wire n919_6;
wire n1795_5;
wire ff_vram_write_8;
wire ff_vram_valid_14;
wire n202_6;
wire n201_6;
wire n1701_5;
wire n1664_6;
wire n1709_5;
wire n1672_6;
wire ff_vram_address_16_10;
wire n1680_6;
wire n1737_5;
wire n1717_5;
wire n1686_6;
wire n381_6;
wire n959_46;
wire n879_6;
wire n1694_5;
wire n1636_7;
wire ff_vram_valid_16;
wire n1004_7;
wire n96_6;
wire n881_5;
wire n219_5;
wire n1515_7;
wire n1745_6;
wire n1697_5;
wire n1639_6;
wire n1750_5;
wire n1721_6;
wire n1653_6;
wire n1646_6;
wire n1756_5;
wire n1729_5;
wire n1670_5;
wire n1656_6;
wire n47_8;
wire n254_10;
wire n255_11;
wire n923_14;
wire ff_bus_write;
wire ff_port0;
wire ff_port1;
wire ff_port2;
wire ff_port3;
wire ff_bus_valid;
wire ff_not_increment;
wire ff_line_interrupt_enable;
wire ff_frame_interrupt_enable;
wire ff_vram_type;
wire ff_2nd_access;
wire ff_frame_interrupt;
wire ff_line_interrupt;
wire ff_color_palette_g_phase;
wire n966_31;
wire n966_33;
wire n966_35;
wire n131_5;
wire n243_8;
wire [7:0] ff_bus_wdata;
wire [7:0] reg_interrupt_line;
wire [7:0] ff_status_register;
wire [5:0] ff_register_pointer;
wire VCC;
wire GND;
  LUT3 n966_s30 (
    .F(n966_28),
    .I0(w_sprite_collision_x[8]),
    .I1(w_sprite_collision_y[0]),
    .I2(ff_status_register_pointer[0]) 
);
defparam n966_s30.INIT=8'hCA;
  LUT3 n966_s31 (
    .F(n966_29),
    .I0(w_sprite_collision_y[8]),
    .I1(w_status_color[0]),
    .I2(ff_status_register_pointer[0]) 
);
defparam n966_s31.INIT=8'hCA;
  LUT2 n23_s0 (
    .F(n23_3),
    .I0(w_bus_valid),
    .I1(ff_bus_ready) 
);
defparam n23_s0.INIT=4'h8;
  LUT2 n26_s2 (
    .F(n26_5),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]) 
);
defparam n26_s2.INIT=4'h1;
  LUT2 n28_s1 (
    .F(n28_4),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]) 
);
defparam n28_s1.INIT=4'h4;
  LUT2 n30_s1 (
    .F(n30_4),
    .I0(w_bus_address[0]),
    .I1(w_bus_address[1]) 
);
defparam n30_s1.INIT=4'h4;
  LUT2 n31_s0 (
    .F(n31_3),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]) 
);
defparam n31_s0.INIT=4'h8;
  LUT3 n96_s0 (
    .F(n96_3),
    .I0(n96_6),
    .I1(ff_bus_wdata[7]),
    .I2(n1515_7) 
);
defparam n96_s0.INIT=8'hCA;
  LUT3 n123_s0 (
    .F(n123_3),
    .I0(ff_bus_wdata[5]),
    .I1(ff_register_pointer[5]),
    .I2(n1515_7) 
);
defparam n123_s0.INIT=8'hAC;
  LUT3 n124_s0 (
    .F(n124_3),
    .I0(ff_bus_wdata[4]),
    .I1(ff_register_pointer[4]),
    .I2(n1515_7) 
);
defparam n124_s0.INIT=8'hAC;
  LUT3 n125_s0 (
    .F(n125_3),
    .I0(ff_bus_wdata[3]),
    .I1(ff_register_pointer[3]),
    .I2(n1515_7) 
);
defparam n125_s0.INIT=8'hAC;
  LUT3 n126_s0 (
    .F(n126_3),
    .I0(ff_bus_wdata[2]),
    .I1(ff_register_pointer[2]),
    .I2(n1515_7) 
);
defparam n126_s0.INIT=8'hAC;
  LUT3 n127_s0 (
    .F(n127_3),
    .I0(ff_bus_wdata[1]),
    .I1(ff_register_pointer[1]),
    .I2(n1515_7) 
);
defparam n127_s0.INIT=8'hAC;
  LUT3 n128_s0 (
    .F(n128_3),
    .I0(ff_bus_wdata[0]),
    .I1(ff_register_pointer[0]),
    .I2(n1515_7) 
);
defparam n128_s0.INIT=8'hAC;
  LUT3 n200_s0 (
    .F(n200_3),
    .I0(n200_4),
    .I1(w_register_data[5]),
    .I2(n96_6) 
);
defparam n200_s0.INIT=8'hAC;
  LUT4 n201_s0 (
    .F(n201_3),
    .I0(w_register_data[4]),
    .I1(ff_register_pointer[4]),
    .I2(n201_6),
    .I3(n96_6) 
);
defparam n201_s0.INIT=16'h3CAA;
  LUT3 n202_s0 (
    .F(n202_3),
    .I0(n202_6),
    .I1(w_register_data[3]),
    .I2(n96_6) 
);
defparam n202_s0.INIT=8'hAC;
  LUT4 n203_s0 (
    .F(n203_3),
    .I0(w_register_data[2]),
    .I1(ff_register_pointer[2]),
    .I2(n203_4),
    .I3(n96_6) 
);
defparam n203_s0.INIT=16'h3CAA;
  LUT4 n204_s0 (
    .F(n204_3),
    .I0(w_register_data[1]),
    .I1(ff_register_pointer[1]),
    .I2(ff_register_pointer[0]),
    .I3(n96_6) 
);
defparam n204_s0.INIT=16'h3CAA;
  LUT3 n205_s0 (
    .F(n205_3),
    .I0(w_register_data[0]),
    .I1(ff_register_pointer[0]),
    .I2(n96_6) 
);
defparam n205_s0.INIT=8'h3A;
  LUT3 n377_s0 (
    .F(n377_3),
    .I0(n377_4),
    .I1(ff_bus_wdata[5]),
    .I2(w_pulse2) 
);
defparam n377_s0.INIT=8'hAC;
  LUT3 n378_s0 (
    .F(n378_3),
    .I0(n378_4),
    .I1(ff_bus_wdata[4]),
    .I2(w_pulse2) 
);
defparam n378_s0.INIT=8'hAC;
  LUT4 n379_s0 (
    .F(n379_3),
    .I0(ff_bus_wdata[3]),
    .I1(w_cpu_vram_address[11]),
    .I2(n379_4),
    .I3(w_pulse2) 
);
defparam n379_s0.INIT=16'h3CAA;
  LUT3 n380_s0 (
    .F(n380_3),
    .I0(n380_4),
    .I1(ff_bus_wdata[2]),
    .I2(w_pulse2) 
);
defparam n380_s0.INIT=8'hAC;
  LUT3 n381_s0 (
    .F(n381_3),
    .I0(n381_6),
    .I1(ff_bus_wdata[1]),
    .I2(w_pulse2) 
);
defparam n381_s0.INIT=8'hAC;
  LUT4 n382_s0 (
    .F(n382_3),
    .I0(ff_bus_wdata[0]),
    .I1(w_cpu_vram_address[8]),
    .I2(n382_4),
    .I3(w_pulse2) 
);
defparam n382_s0.INIT=16'h3CAA;
  LUT4 n383_s0 (
    .F(n383_3),
    .I0(w_register_data[7]),
    .I1(w_cpu_vram_address[7]),
    .I2(n383_4),
    .I3(w_pulse2) 
);
defparam n383_s0.INIT=16'h3CAA;
  LUT3 n384_s0 (
    .F(n384_3),
    .I0(w_register_data[6]),
    .I1(n384_4),
    .I2(w_pulse2) 
);
defparam n384_s0.INIT=8'hCA;
  LUT3 n385_s0 (
    .F(n385_3),
    .I0(n385_4),
    .I1(w_register_data[5]),
    .I2(w_pulse2) 
);
defparam n385_s0.INIT=8'hAC;
  LUT4 n386_s0 (
    .F(n386_3),
    .I0(w_register_data[4]),
    .I1(w_cpu_vram_address[4]),
    .I2(n386_4),
    .I3(w_pulse2) 
);
defparam n386_s0.INIT=16'h3CAA;
  LUT3 n387_s0 (
    .F(n387_3),
    .I0(n387_6),
    .I1(w_register_data[3]),
    .I2(w_pulse2) 
);
defparam n387_s0.INIT=8'hAC;
  LUT4 n388_s0 (
    .F(n388_3),
    .I0(w_register_data[2]),
    .I1(w_cpu_vram_address[2]),
    .I2(n388_4),
    .I3(w_pulse2) 
);
defparam n388_s0.INIT=16'h3CAA;
  LUT4 n389_s0 (
    .F(n389_3),
    .I0(w_register_data[1]),
    .I1(w_cpu_vram_address[0]),
    .I2(w_cpu_vram_address[1]),
    .I3(w_pulse2) 
);
defparam n389_s0.INIT=16'h3CAA;
  LUT3 n390_s0 (
    .F(n390_3),
    .I0(w_cpu_vram_address[0]),
    .I1(w_register_data[0]),
    .I2(w_pulse2) 
);
defparam n390_s0.INIT=8'h5C;
  LUT4 n391_s0 (
    .F(n391_3),
    .I0(n391_4),
    .I1(w_cpu_vram_address[16]),
    .I2(n391_5),
    .I3(w_pulse2) 
);
defparam n391_s0.INIT=16'h3CAA;
  LUT4 n392_s0 (
    .F(n392_3),
    .I0(ff_vram_type),
    .I1(w_register_data[1]),
    .I2(n392_4),
    .I3(w_pulse2) 
);
defparam n392_s0.INIT=16'hF088;
  LUT4 n393_s0 (
    .F(n393_3),
    .I0(ff_vram_type),
    .I1(w_register_data[0]),
    .I2(n393_4),
    .I3(w_pulse2) 
);
defparam n393_s0.INIT=16'hF088;
  LUT4 n879_s0 (
    .F(n879_3),
    .I0(n881_5),
    .I1(w_register_write),
    .I2(w_palette_valid),
    .I3(n879_6) 
);
defparam n879_s0.INIT=16'hFF10;
  LUT4 n919_s0 (
    .F(n919_3),
    .I0(w_register_data[3]),
    .I1(w_palette_num[3]),
    .I2(n919_6),
    .I3(w_register_write) 
);
defparam n919_s0.INIT=16'hAA3C;
  LUT4 n920_s0 (
    .F(n920_3),
    .I0(w_register_data[2]),
    .I1(w_palette_num[2]),
    .I2(n920_4),
    .I3(w_register_write) 
);
defparam n920_s0.INIT=16'hAA3C;
  LUT4 n921_s0 (
    .F(n921_3),
    .I0(w_register_data[1]),
    .I1(w_palette_num[0]),
    .I2(w_palette_num[1]),
    .I3(w_register_write) 
);
defparam n921_s0.INIT=16'hAA3C;
  LUT3 n922_s0 (
    .F(n922_3),
    .I0(w_palette_num[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n922_s0.INIT=8'hC5;
  LUT4 n1004_s0 (
    .F(n1004_3),
    .I0(n1004_4),
    .I1(n1004_7),
    .I2(w_cpu_vram_rdata[7]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1004_s0.INIT=16'hF044;
  LUT4 n1005_s0 (
    .F(n1005_3),
    .I0(n1005_4),
    .I1(n1004_7),
    .I2(w_cpu_vram_rdata[6]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1005_s0.INIT=16'hF044;
  LUT4 n1006_s0 (
    .F(n1006_3),
    .I0(n1006_4),
    .I1(n1004_7),
    .I2(w_cpu_vram_rdata[5]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1006_s0.INIT=16'hF044;
  LUT4 n1007_s0 (
    .F(n1007_3),
    .I0(n1007_4),
    .I1(n1004_7),
    .I2(w_cpu_vram_rdata[4]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1007_s0.INIT=16'hF044;
  LUT4 n1008_s0 (
    .F(n1008_3),
    .I0(n1008_4),
    .I1(n1004_7),
    .I2(w_cpu_vram_rdata[3]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1008_s0.INIT=16'hF044;
  LUT4 n1009_s0 (
    .F(n1009_3),
    .I0(n1009_4),
    .I1(n1004_7),
    .I2(w_cpu_vram_rdata[2]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1009_s0.INIT=16'hF044;
  LUT4 n1010_s0 (
    .F(n1010_3),
    .I0(n1010_4),
    .I1(n1004_7),
    .I2(w_cpu_vram_rdata[1]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1010_s0.INIT=16'hF044;
  LUT4 n1011_s0 (
    .F(n1011_3),
    .I0(n1011_4),
    .I1(n1004_7),
    .I2(w_cpu_vram_rdata[0]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1011_s0.INIT=16'hF044;
  LUT3 n1521_s1 (
    .F(n1521_4),
    .I0(n96_6),
    .I1(ff_2nd_access),
    .I2(n1515_7) 
);
defparam n1521_s1.INIT=8'h3A;
  LUT3 n1541_s0 (
    .F(n1541_3),
    .I0(n96_6),
    .I1(n1639_4),
    .I2(n1721_4) 
);
defparam n1541_s0.INIT=8'h40;
  LUT4 n959_s23 (
    .F(n959_37),
    .I0(n959_46),
    .I1(w_status_border_position[7]),
    .I2(n959_39),
    .I3(n959_40) 
);
defparam n959_s23.INIT=16'h0D00;
  LUT4 n960_s22 (
    .F(n960_36),
    .I0(n960_37),
    .I1(n960_38),
    .I2(n960_39),
    .I3(n960_40) 
);
defparam n960_s22.INIT=16'h0700;
  LUT4 n961_s22 (
    .F(n961_38),
    .I0(n959_46),
    .I1(w_status_border_position[5]),
    .I2(n961_39),
    .I3(n961_40) 
);
defparam n961_s22.INIT=16'h0D00;
  LUT4 n962_s21 (
    .F(n962_35),
    .I0(n962_36),
    .I1(n960_38),
    .I2(n962_37),
    .I3(n962_38) 
);
defparam n962_s21.INIT=16'h0B00;
  LUT4 n963_s23 (
    .F(n963_39),
    .I0(n959_46),
    .I1(w_status_border_position[3]),
    .I2(n963_40),
    .I3(n963_41) 
);
defparam n963_s23.INIT=16'h0D00;
  LUT4 n964_s20 (
    .F(n964_32),
    .I0(ff_status_register_pointer[1]),
    .I1(ff_status_register_pointer[2]),
    .I2(ff_status_register_pointer[3]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n964_s20.INIT=16'hC1CE;
  LUT4 n964_s21 (
    .F(n964_34),
    .I0(w_status_border_position[2]),
    .I1(n964_35),
    .I2(n964_36),
    .I3(ff_status_register_pointer[3]) 
);
defparam n964_s21.INIT=16'hBB0F;
  LUT3 n965_s23 (
    .F(n965_41),
    .I0(n959_46),
    .I1(w_status_border_position[1]),
    .I2(n965_42) 
);
defparam n965_s23.INIT=8'h0D;
  LUT3 n966_s33 (
    .F(n966_37),
    .I0(w_status_command_execute),
    .I1(w_sprite_collision_x[0]),
    .I2(ff_status_register_pointer[0]) 
);
defparam n966_s33.INIT=8'hCA;
  LUT3 n966_s25 (
    .F(n966_39),
    .I0(n966_35),
    .I1(ff_status_register_pointer[3]),
    .I2(n966_42) 
);
defparam n966_s25.INIT=8'hE0;
  LUT4 ff_palette_g_2_s2 (
    .F(ff_palette_g_2_5),
    .I0(w_register_write),
    .I1(ff_reset_n2_1),
    .I2(ff_color_palette_g_phase),
    .I3(n881_5) 
);
defparam ff_palette_g_2_s2.INIT=16'h4000;
  LUT3 ff_register_write_s4 (
    .F(ff_register_write_7),
    .I0(n1515_7),
    .I1(ff_2nd_access),
    .I2(ff_busy) 
);
defparam ff_register_write_s4.INIT=8'h0D;
  LUT3 ff_register_num_5_s4 (
    .F(ff_register_num_5_7),
    .I0(n96_6),
    .I1(ff_2nd_access),
    .I2(n1515_7) 
);
defparam ff_register_num_5_s4.INIT=8'hCA;
  LUT3 ff_register_pointer_5_s3 (
    .F(ff_register_pointer_5_8),
    .I0(ff_not_increment),
    .I1(n96_6),
    .I2(n1541_3) 
);
defparam ff_register_pointer_5_s3.INIT=8'hF4;
  LUT4 ff_vram_address_16_s3 (
    .F(ff_vram_address_16_6),
    .I0(ff_vram_address_16_7),
    .I1(ff_vram_type),
    .I2(ff_vram_address_16_10),
    .I3(w_pulse2) 
);
defparam ff_vram_address_16_s3.INIT=16'h44F0;
  LUT4 ff_vram_address_13_s3 (
    .F(ff_vram_address_13_6),
    .I0(ff_vram_address_16_10),
    .I1(n1515_7),
    .I2(ff_vram_address_13_7),
    .I3(w_pulse2) 
);
defparam ff_vram_address_13_s3.INIT=16'hFF40;
  LUT3 ff_color_palette_valid_s4 (
    .F(ff_color_palette_valid_7),
    .I0(n881_5),
    .I1(ff_color_palette_g_phase),
    .I2(w_register_write) 
);
defparam ff_color_palette_valid_s4.INIT=8'h0D;
  LUT4 n1061_s3 (
    .F(n1061_8),
    .I0(n1061_20),
    .I1(n1061_12),
    .I2(n1061_13),
    .I3(n1061_10) 
);
defparam n1061_s3.INIT=16'h40FF;
  LUT4 n1064_s3 (
    .F(n1064_8),
    .I0(n1064_11),
    .I1(n1064_12),
    .I2(n1064_13),
    .I3(n1064_10) 
);
defparam n1064_s3.INIT=16'h80FF;
  LUT2 n230_s1 (
    .F(n230_6),
    .I0(ff_bus_wdata[0]),
    .I1(n219_5) 
);
defparam n230_s1.INIT=4'h8;
  LUT2 n229_s1 (
    .F(n229_6),
    .I0(ff_bus_wdata[1]),
    .I1(n219_5) 
);
defparam n229_s1.INIT=4'h8;
  LUT2 n228_s1 (
    .F(n228_6),
    .I0(ff_bus_wdata[2]),
    .I1(n219_5) 
);
defparam n228_s1.INIT=4'h8;
  LUT2 n227_s1 (
    .F(n227_6),
    .I0(ff_bus_wdata[3]),
    .I1(n219_5) 
);
defparam n227_s1.INIT=4'h8;
  LUT2 n226_s1 (
    .F(n226_6),
    .I0(ff_bus_wdata[4]),
    .I1(n219_5) 
);
defparam n226_s1.INIT=4'h8;
  LUT2 n225_s1 (
    .F(n225_6),
    .I0(ff_bus_wdata[5]),
    .I1(n219_5) 
);
defparam n225_s1.INIT=4'h8;
  LUT2 n224_s1 (
    .F(n224_6),
    .I0(ff_bus_wdata[6]),
    .I1(n219_5) 
);
defparam n224_s1.INIT=4'h8;
  LUT2 n223_s1 (
    .F(n223_6),
    .I0(ff_bus_wdata[7]),
    .I1(n219_5) 
);
defparam n223_s1.INIT=4'h8;
  LUT2 n966_s32 (
    .F(n966_41),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_line_interrupt) 
);
defparam n966_s32.INIT=4'h8;
  LUT3 n1061_s4 (
    .F(n1061_10),
    .I0(n1061_20),
    .I1(ff_frame_interrupt_enable),
    .I2(n1177_9) 
);
defparam n1061_s4.INIT=8'hE0;
  LUT4 n1064_s4 (
    .F(n1064_10),
    .I0(n960_38),
    .I1(n1064_14),
    .I2(ff_line_interrupt_enable),
    .I3(n1061_20) 
);
defparam n1064_s4.INIT=16'h77F0;
  LUT3 n1012_s1 (
    .F(n1012_6),
    .I0(ff_port0),
    .I1(n1004_7),
    .I2(w_cpu_vram_rdata_en) 
);
defparam n1012_s1.INIT=8'hF4;
  LUT3 n200_s1 (
    .F(n200_4),
    .I0(ff_register_pointer[4]),
    .I1(n201_6),
    .I2(ff_register_pointer[5]) 
);
defparam n200_s1.INIT=8'h78;
  LUT2 n203_s1 (
    .F(n203_4),
    .I0(ff_register_pointer[1]),
    .I1(ff_register_pointer[0]) 
);
defparam n203_s1.INIT=4'h8;
  LUT4 n377_s1 (
    .F(n377_4),
    .I0(w_cpu_vram_address[12]),
    .I1(w_cpu_vram_address[11]),
    .I2(n379_4),
    .I3(w_cpu_vram_address[13]) 
);
defparam n377_s1.INIT=16'h7F80;
  LUT3 n378_s1 (
    .F(n378_4),
    .I0(w_cpu_vram_address[11]),
    .I1(n379_4),
    .I2(w_cpu_vram_address[12]) 
);
defparam n378_s1.INIT=8'h78;
  LUT4 n379_s1 (
    .F(n379_4),
    .I0(w_cpu_vram_address[10]),
    .I1(w_cpu_vram_address[9]),
    .I2(w_cpu_vram_address[8]),
    .I3(n382_4) 
);
defparam n379_s1.INIT=16'h8000;
  LUT4 n380_s1 (
    .F(n380_4),
    .I0(w_cpu_vram_address[9]),
    .I1(w_cpu_vram_address[8]),
    .I2(n382_4),
    .I3(w_cpu_vram_address[10]) 
);
defparam n380_s1.INIT=16'h7F80;
  LUT2 n382_s1 (
    .F(n382_4),
    .I0(w_cpu_vram_address[7]),
    .I1(n383_4) 
);
defparam n382_s1.INIT=4'h8;
  LUT4 n383_s1 (
    .F(n383_4),
    .I0(w_cpu_vram_address[6]),
    .I1(w_cpu_vram_address[5]),
    .I2(w_cpu_vram_address[4]),
    .I3(n386_4) 
);
defparam n383_s1.INIT=16'h8000;
  LUT4 n384_s1 (
    .F(n384_4),
    .I0(w_cpu_vram_address[5]),
    .I1(w_cpu_vram_address[4]),
    .I2(n386_4),
    .I3(w_cpu_vram_address[6]) 
);
defparam n384_s1.INIT=16'h7F80;
  LUT3 n385_s1 (
    .F(n385_4),
    .I0(w_cpu_vram_address[4]),
    .I1(n386_4),
    .I2(w_cpu_vram_address[5]) 
);
defparam n385_s1.INIT=8'h78;
  LUT4 n386_s1 (
    .F(n386_4),
    .I0(w_cpu_vram_address[0]),
    .I1(w_cpu_vram_address[3]),
    .I2(w_cpu_vram_address[2]),
    .I3(w_cpu_vram_address[1]) 
);
defparam n386_s1.INIT=16'h8000;
  LUT2 n388_s1 (
    .F(n388_4),
    .I0(w_cpu_vram_address[0]),
    .I1(w_cpu_vram_address[1]) 
);
defparam n388_s1.INIT=4'h8;
  LUT4 n1636_s1 (
    .F(n1636_4),
    .I0(w_register_num[3]),
    .I1(w_register_num[4]),
    .I2(w_register_num[5]),
    .I3(w_register_write) 
);
defparam n1636_s1.INIT=16'h0100;
  LUT2 n391_s1 (
    .F(n391_4),
    .I0(w_register_data[2]),
    .I1(ff_vram_type) 
);
defparam n391_s1.INIT=4'h8;
  LUT4 n391_s2 (
    .F(n391_5),
    .I0(w_cpu_vram_address[15]),
    .I1(w_cpu_vram_address[14]),
    .I2(n379_4),
    .I3(n391_6) 
);
defparam n391_s2.INIT=16'h8000;
  LUT4 n392_s1 (
    .F(n392_4),
    .I0(w_cpu_vram_address[14]),
    .I1(n379_4),
    .I2(n391_6),
    .I3(w_cpu_vram_address[15]) 
);
defparam n392_s1.INIT=16'h7F80;
  LUT3 n393_s1 (
    .F(n393_4),
    .I0(n379_4),
    .I1(n391_6),
    .I2(w_cpu_vram_address[14]) 
);
defparam n393_s1.INIT=8'h78;
  LUT3 n1639_s1 (
    .F(n1639_4),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]) 
);
defparam n1639_s1.INIT=8'h10;
  LUT3 n1646_s1 (
    .F(n1646_4),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]) 
);
defparam n1646_s1.INIT=8'h10;
  LUT4 n1653_s1 (
    .F(n1653_4),
    .I0(w_register_num[4]),
    .I1(w_register_num[5]),
    .I2(w_register_write),
    .I3(w_register_num[3]) 
);
defparam n1653_s1.INIT=16'h1000;
  LUT3 n1656_s1 (
    .F(n1656_4),
    .I0(w_register_num[2]),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]) 
);
defparam n1656_s1.INIT=8'h40;
  LUT3 n1680_s1 (
    .F(n1680_4),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]) 
);
defparam n1680_s1.INIT=8'h40;
  LUT3 n1686_s1 (
    .F(n1686_4),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]) 
);
defparam n1686_s1.INIT=8'h80;
  LUT4 n1721_s1 (
    .F(n1721_4),
    .I0(w_register_num[3]),
    .I1(w_register_num[5]),
    .I2(w_register_num[4]),
    .I3(w_register_write) 
);
defparam n1721_s1.INIT=16'h1000;
  LUT4 n1745_s1 (
    .F(n1745_4),
    .I0(w_register_num[5]),
    .I1(w_register_num[3]),
    .I2(w_register_num[4]),
    .I3(w_register_write) 
);
defparam n1745_s1.INIT=16'h4000;
  LUT2 n920_s1 (
    .F(n920_4),
    .I0(w_palette_num[0]),
    .I1(w_palette_num[1]) 
);
defparam n920_s1.INIT=4'h8;
  LUT3 n1004_s1 (
    .F(n1004_4),
    .I0(ff_port0),
    .I1(ff_status_register[7]),
    .I2(ff_port1) 
);
defparam n1004_s1.INIT=8'h10;
  LUT3 n1005_s1 (
    .F(n1005_4),
    .I0(ff_port0),
    .I1(ff_status_register[6]),
    .I2(ff_port1) 
);
defparam n1005_s1.INIT=8'h10;
  LUT3 n1006_s1 (
    .F(n1006_4),
    .I0(ff_port0),
    .I1(ff_status_register[5]),
    .I2(ff_port1) 
);
defparam n1006_s1.INIT=8'h10;
  LUT3 n1007_s1 (
    .F(n1007_4),
    .I0(ff_port0),
    .I1(ff_status_register[4]),
    .I2(ff_port1) 
);
defparam n1007_s1.INIT=8'h10;
  LUT3 n1008_s1 (
    .F(n1008_4),
    .I0(ff_port0),
    .I1(ff_status_register[3]),
    .I2(ff_port1) 
);
defparam n1008_s1.INIT=8'h10;
  LUT3 n1009_s1 (
    .F(n1009_4),
    .I0(ff_port0),
    .I1(ff_status_register[2]),
    .I2(ff_port1) 
);
defparam n1009_s1.INIT=8'h10;
  LUT3 n1010_s1 (
    .F(n1010_4),
    .I0(ff_port0),
    .I1(ff_status_register[1]),
    .I2(ff_port1) 
);
defparam n1010_s1.INIT=8'h10;
  LUT3 n1011_s1 (
    .F(n1011_4),
    .I0(ff_port0),
    .I1(ff_status_register[0]),
    .I2(ff_port1) 
);
defparam n1011_s1.INIT=8'h10;
  LUT4 n959_s25 (
    .F(n959_39),
    .I0(n964_35),
    .I1(ff_frame_interrupt),
    .I2(n959_41),
    .I3(n960_38) 
);
defparam n959_s25.INIT=16'h0700;
  LUT4 n959_s26 (
    .F(n959_40),
    .I0(w_sprite_collision_y[7]),
    .I1(n959_44),
    .I2(w_status_color[7]),
    .I3(n1338_12) 
);
defparam n959_s26.INIT=16'hB0BB;
  LUT4 n960_s23 (
    .F(n960_37),
    .I0(w_sprite_collision),
    .I1(w_sprite_collision_x[6]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n960_s23.INIT=16'h3FF5;
  LUT2 n960_s24 (
    .F(n960_38),
    .I0(ff_status_register_pointer[2]),
    .I1(ff_status_register_pointer[3]) 
);
defparam n960_s24.INIT=4'h1;
  LUT2 n960_s25 (
    .F(n960_39),
    .I0(w_sprite_collision_y[6]),
    .I1(n959_44) 
);
defparam n960_s25.INIT=4'h4;
  LUT4 n960_s26 (
    .F(n960_40),
    .I0(w_status_color[6]),
    .I1(n1338_12),
    .I2(w_status_border_position[6]),
    .I3(n959_46) 
);
defparam n960_s26.INIT=16'hB0BB;
  LUT4 n961_s23 (
    .F(n961_39),
    .I0(ff_status_register_pointer[1]),
    .I1(w_sprite_collision_x[5]),
    .I2(ff_status_register_pointer[0]),
    .I3(n960_38) 
);
defparam n961_s23.INIT=16'h7F00;
  LUT4 n961_s24 (
    .F(n961_40),
    .I0(w_sprite_collision_y[5]),
    .I1(n959_44),
    .I2(w_status_color[5]),
    .I3(n1338_12) 
);
defparam n961_s24.INIT=16'hB0BB;
  LUT4 n962_s22 (
    .F(n962_36),
    .I0(w_status_border_detect),
    .I1(w_sprite_collision_x[4]),
    .I2(ff_status_register_pointer[0]),
    .I3(ff_status_register_pointer[1]) 
);
defparam n962_s22.INIT=16'hCA00;
  LUT2 n962_s23 (
    .F(n962_37),
    .I0(w_status_border_position[4]),
    .I1(n959_46) 
);
defparam n962_s23.INIT=4'h4;
  LUT4 n962_s24 (
    .F(n962_38),
    .I0(w_sprite_collision_y[4]),
    .I1(n959_44),
    .I2(w_status_color[4]),
    .I3(n1338_12) 
);
defparam n962_s24.INIT=16'hB0BB;
  LUT4 n963_s24 (
    .F(n963_40),
    .I0(w_sprite_collision_x[3]),
    .I1(ff_status_register_pointer[0]),
    .I2(ff_status_register_pointer[1]),
    .I3(n960_38) 
);
defparam n963_s24.INIT=16'h4F00;
  LUT4 n963_s25 (
    .F(n963_41),
    .I0(w_sprite_collision_y[3]),
    .I1(n959_44),
    .I2(w_status_color[3]),
    .I3(n1338_12) 
);
defparam n963_s25.INIT=16'hB0BB;
  LUT2 n964_s22 (
    .F(n964_35),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_status_register_pointer[1]) 
);
defparam n964_s22.INIT=4'h1;
  LUT4 n964_s23 (
    .F(n964_36),
    .I0(w_sprite_collision_x[2]),
    .I1(ff_status_register_pointer[1]),
    .I2(n964_37),
    .I3(ff_status_register_pointer[2]) 
);
defparam n964_s23.INIT=16'h0F77;
  LUT4 n965_s24 (
    .F(n965_42),
    .I0(n965_43),
    .I1(n965_44),
    .I2(n965_45),
    .I3(ff_status_register_pointer[3]) 
);
defparam n965_s24.INIT=16'h0007;
  LUT4 n966_s27 (
    .F(n966_42),
    .I0(w_status_border_position[0]),
    .I1(n959_46),
    .I2(w_status_border_position[8]),
    .I3(ff_border_detect_9) 
);
defparam n966_s27.INIT=16'hB0BB;
  LUT2 ff_vram_address_16_s4 (
    .F(ff_vram_address_16_7),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[4]) 
);
defparam ff_vram_address_16_s4.INIT=4'h1;
  LUT2 ff_vram_address_13_s4 (
    .F(ff_vram_address_13_7),
    .I0(ff_bus_wdata[7]),
    .I1(ff_2nd_access) 
);
defparam ff_vram_address_13_s4.INIT=4'h4;
  LUT4 n1061_s6 (
    .F(n1061_12),
    .I0(n1061_14),
    .I1(n1061_15),
    .I2(n1061_16),
    .I3(n1061_17) 
);
defparam n1061_s6.INIT=16'h8000;
  LUT4 n1061_s7 (
    .F(n1061_13),
    .I0(w_screen_pos_y[0]),
    .I1(w_screen_pos_y[1]),
    .I2(ff_v_active_8),
    .I3(n1061_18) 
);
defparam n1061_s7.INIT=16'h1000;
  LUT4 n1064_s5 (
    .F(n1064_11),
    .I0(w_screen_pos_y[5]),
    .I1(reg_interrupt_line[5]),
    .I2(w_screen_pos_y[7]),
    .I3(reg_interrupt_line[7]) 
);
defparam n1064_s5.INIT=16'h9009;
  LUT4 n1064_s6 (
    .F(n1064_12),
    .I0(n1061_20),
    .I1(reg_interrupt_line[2]),
    .I2(w_screen_pos_y[2]),
    .I3(n1064_15) 
);
defparam n1064_s6.INIT=16'h4100;
  LUT4 n1064_s7 (
    .F(n1064_13),
    .I0(w_screen_pos_y[6]),
    .I1(reg_interrupt_line[6]),
    .I2(ff_v_active_8),
    .I3(n1064_16) 
);
defparam n1064_s7.INIT=16'h9000;
  LUT2 n1064_s8 (
    .F(n1064_14),
    .I0(ff_status_register_pointer[1]),
    .I1(ff_status_register_pointer[0]) 
);
defparam n1064_s8.INIT=4'h4;
  LUT3 n391_s3 (
    .F(n391_6),
    .I0(w_cpu_vram_address[13]),
    .I1(w_cpu_vram_address[12]),
    .I2(w_cpu_vram_address[11]) 
);
defparam n391_s3.INIT=8'h80;
  LUT4 n959_s27 (
    .F(n959_41),
    .I0(w_status_transfer_ready),
    .I1(w_sprite_collision_x[7]),
    .I2(ff_status_register_pointer[0]),
    .I3(ff_status_register_pointer[1]) 
);
defparam n959_s27.INIT=16'hCA00;
  LUT3 n964_s24 (
    .F(n964_37),
    .I0(w_sprite_collision_y[2]),
    .I1(w_status_color[2]),
    .I2(ff_status_register_pointer[1]) 
);
defparam n964_s24.INIT=8'hCA;
  LUT3 n965_s25 (
    .F(n965_43),
    .I0(w_sprite_collision_x[1]),
    .I1(w_status_color[1]),
    .I2(ff_status_register_pointer[2]) 
);
defparam n965_s25.INIT=8'hCA;
  LUT2 n965_s26 (
    .F(n965_44),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_status_register_pointer[1]) 
);
defparam n965_s26.INIT=4'h8;
  LUT4 n965_s27 (
    .F(n965_45),
    .I0(w_sprite_collision_y[1]),
    .I1(ff_status_register_pointer[0]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[2]) 
);
defparam n965_s27.INIT=16'h0B00;
  LUT3 n1061_s8 (
    .F(n1061_14),
    .I0(w_screen_pos_y[3]),
    .I1(w_screen_pos_y[5]),
    .I2(w_screen_pos_y[6]) 
);
defparam n1061_s8.INIT=8'h10;
  LUT4 n1061_s9 (
    .F(n1061_15),
    .I0(ff_half_count[9]),
    .I1(ff_half_count[10]),
    .I2(ff_half_count[11]),
    .I3(ff_half_count[12]) 
);
defparam n1061_s9.INIT=16'h0001;
  LUT4 n1061_s10 (
    .F(n1061_16),
    .I0(ff_half_count[2]),
    .I1(w_screen_pos_y[4]),
    .I2(w_screen_pos_y[7]),
    .I3(w_screen_pos_y[2]) 
);
defparam n1061_s10.INIT=16'h4000;
  LUT4 n1061_s11 (
    .F(n1061_17),
    .I0(ff_half_count[4]),
    .I1(ff_half_count[5]),
    .I2(ff_half_count[3]),
    .I3(ff_half_count[6]) 
);
defparam n1061_s11.INIT=16'h1000;
  LUT4 n1061_s12 (
    .F(n1061_18),
    .I0(ff_half_count[0]),
    .I1(ff_half_count[1]),
    .I2(ff_half_count[8]),
    .I3(ff_half_count[7]) 
);
defparam n1061_s12.INIT=16'h0100;
  LUT4 n1064_s9 (
    .F(n1064_15),
    .I0(w_screen_pos_y[0]),
    .I1(reg_interrupt_line[0]),
    .I2(w_screen_pos_y[3]),
    .I3(reg_interrupt_line[3]) 
);
defparam n1064_s9.INIT=16'h9009;
  LUT4 n1064_s10 (
    .F(n1064_16),
    .I0(w_screen_pos_y[1]),
    .I1(reg_interrupt_line[1]),
    .I2(w_screen_pos_y[4]),
    .I3(reg_interrupt_line[4]) 
);
defparam n1064_s10.INIT=16'h9009;
  LUT3 ff_vram_valid_s8 (
    .F(ff_vram_valid_12),
    .I0(n185_5),
    .I1(w_pre_vram_refresh),
    .I2(ff_vram_refresh) 
);
defparam ff_vram_valid_s8.INIT=8'h02;
  LUT4 n387_s2 (
    .F(n387_6),
    .I0(w_cpu_vram_address[2]),
    .I1(w_cpu_vram_address[0]),
    .I2(w_cpu_vram_address[1]),
    .I3(w_cpu_vram_address[3]) 
);
defparam n387_s2.INIT=16'h7F80;
  LUT3 n919_s2 (
    .F(n919_6),
    .I0(w_palette_num[2]),
    .I1(w_palette_num[0]),
    .I2(w_palette_num[1]) 
);
defparam n919_s2.INIT=8'h80;
  LUT4 n1795_s1 (
    .F(n1795_5),
    .I0(ff_reset_n2_1),
    .I1(n881_5),
    .I2(w_register_write),
    .I3(ff_color_palette_g_phase) 
);
defparam n1795_s1.INIT=16'h0008;
  LUT3 ff_vram_write_s4 (
    .F(ff_vram_write_8),
    .I0(ff_vram_valid_16),
    .I1(w_pulse2),
    .I2(w_cpu_vram_rdata_en) 
);
defparam ff_vram_write_s4.INIT=8'h02;
  LUT4 ff_vram_valid_s9 (
    .F(ff_vram_valid_14),
    .I0(ff_vram_valid_16),
    .I1(ff_vram_valid_12),
    .I2(w_pulse2),
    .I3(w_cpu_vram_rdata_en) 
);
defparam ff_vram_valid_s9.INIT=16'h000E;
  LUT4 n959_s29 (
    .F(n959_44),
    .I0(ff_status_register_pointer[3]),
    .I1(ff_status_register_pointer[2]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n959_s29.INIT=16'h0400;
  LUT4 n202_s2 (
    .F(n202_6),
    .I0(ff_register_pointer[2]),
    .I1(ff_register_pointer[1]),
    .I2(ff_register_pointer[0]),
    .I3(ff_register_pointer[3]) 
);
defparam n202_s2.INIT=16'h7F80;
  LUT4 n201_s2 (
    .F(n201_6),
    .I0(ff_register_pointer[3]),
    .I1(ff_register_pointer[2]),
    .I2(ff_register_pointer[1]),
    .I3(ff_register_pointer[0]) 
);
defparam n201_s2.INIT=16'h8000;
  LUT4 n1701_s1 (
    .F(n1701_5),
    .I0(n1653_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam n1701_s1.INIT=16'h0200;
  LUT4 n1664_s2 (
    .F(n1664_6),
    .I0(n1636_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam n1664_s2.INIT=16'h0200;
  LUT4 n1709_s1 (
    .F(n1709_5),
    .I0(n1653_4),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(w_register_num[2]) 
);
defparam n1709_s1.INIT=16'h2000;
  LUT4 n1672_s2 (
    .F(n1672_6),
    .I0(n1636_4),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(w_register_num[2]) 
);
defparam n1672_s2.INIT=16'h2000;
  LUT4 ff_vram_address_16_s6 (
    .F(ff_vram_address_16_10),
    .I0(n1653_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam ff_vram_address_16_s6.INIT=16'h2000;
  LUT4 n1680_s2 (
    .F(n1680_6),
    .I0(n1636_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam n1680_s2.INIT=16'h2000;
  LUT4 n1737_s1 (
    .F(n1737_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1721_4) 
);
defparam n1737_s1.INIT=16'h8000;
  LUT4 n1717_s1 (
    .F(n1717_5),
    .I0(n1653_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam n1717_s1.INIT=16'h8000;
  LUT4 n1686_s2 (
    .F(n1686_6),
    .I0(n1636_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam n1686_s2.INIT=16'h8000;
  LUT4 n381_s2 (
    .F(n381_6),
    .I0(w_cpu_vram_address[8]),
    .I1(w_cpu_vram_address[7]),
    .I2(n383_4),
    .I3(w_cpu_vram_address[9]) 
);
defparam n381_s2.INIT=16'h7F80;
  LUT4 n959_s30 (
    .F(n959_46),
    .I0(ff_status_register_pointer[2]),
    .I1(ff_status_register_pointer[3]),
    .I2(ff_status_register_pointer[0]),
    .I3(ff_status_register_pointer[1]) 
);
defparam n959_s30.INIT=16'h0004;
  LUT4 n879_s2 (
    .F(n879_6),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1721_4) 
);
defparam n879_s2.INIT=16'h0100;
  LUT4 n1694_s1 (
    .F(n1694_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1653_4) 
);
defparam n1694_s1.INIT=16'h0100;
  LUT4 n1636_s3 (
    .F(n1636_7),
    .I0(n1636_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam n1636_s3.INIT=16'h0002;
  LUT4 ff_vram_valid_s10 (
    .F(ff_vram_valid_16),
    .I0(w_pulse1),
    .I1(ff_port0),
    .I2(ff_busy),
    .I3(ff_bus_valid) 
);
defparam ff_vram_valid_s10.INIT=16'h0400;
  LUT3 n1004_s3 (
    .F(n1004_7),
    .I0(ff_bus_write),
    .I1(ff_busy),
    .I2(ff_bus_valid) 
);
defparam n1004_s3.INIT=8'h10;
  LUT4 n96_s2 (
    .F(n96_6),
    .I0(ff_bus_write),
    .I1(ff_port3),
    .I2(ff_busy),
    .I3(ff_bus_valid) 
);
defparam n96_s2.INIT=16'h0800;
  LUT4 n881_s1 (
    .F(n881_5),
    .I0(ff_bus_write),
    .I1(ff_port2),
    .I2(ff_busy),
    .I3(ff_bus_valid) 
);
defparam n881_s1.INIT=16'h0800;
  LUT4 n219_s1 (
    .F(n219_5),
    .I0(ff_bus_write),
    .I1(ff_port0),
    .I2(ff_busy),
    .I3(ff_bus_valid) 
);
defparam n219_s1.INIT=16'h0800;
  LUT4 n1515_s3 (
    .F(n1515_7),
    .I0(ff_bus_write),
    .I1(ff_port1),
    .I2(ff_busy),
    .I3(ff_bus_valid) 
);
defparam n1515_s3.INIT=16'h0800;
  LUT4 n1745_s2 (
    .F(n1745_6),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n1745_4) 
);
defparam n1745_s2.INIT=16'h1000;
  LUT4 n1697_s1 (
    .F(n1697_5),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n1653_4) 
);
defparam n1697_s1.INIT=16'h1000;
  LUT4 n1639_s2 (
    .F(n1639_6),
    .I0(n1636_4),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(w_register_num[0]) 
);
defparam n1639_s2.INIT=16'h0200;
  LUT4 n1750_s1 (
    .F(n1750_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n1745_4) 
);
defparam n1750_s1.INIT=16'h1000;
  LUT4 n1721_s2 (
    .F(n1721_6),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n1721_4) 
);
defparam n1721_s2.INIT=16'h1000;
  LUT4 n1653_s2 (
    .F(n1653_6),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n1653_4) 
);
defparam n1653_s2.INIT=16'h1000;
  LUT4 n1646_s2 (
    .F(n1646_6),
    .I0(n1636_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(w_register_num[1]) 
);
defparam n1646_s2.INIT=16'h0200;
  LUT4 n1756_s1 (
    .F(n1756_5),
    .I0(w_register_num[2]),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(n1745_4) 
);
defparam n1756_s1.INIT=16'h4000;
  LUT4 n1729_s1 (
    .F(n1729_5),
    .I0(w_register_num[2]),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(n1721_4) 
);
defparam n1729_s1.INIT=16'h4000;
  LUT4 n1670_s1 (
    .F(n1670_5),
    .I0(n1653_4),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(w_register_num[0]) 
);
defparam n1670_s1.INIT=16'h2000;
  LUT4 n1656_s2 (
    .F(n1656_6),
    .I0(n1636_4),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(w_register_num[0]) 
);
defparam n1656_s2.INIT=16'h2000;
  LUT3 n47_s2 (
    .F(n47_8),
    .I0(w_bus_valid),
    .I1(ff_bus_ready),
    .I2(w_bus_ioreq) 
);
defparam n47_s2.INIT=8'h70;
  LUT4 n254_s4 (
    .F(n254_10),
    .I0(ff_vram_valid_16),
    .I1(ff_busy),
    .I2(w_pulse2),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n254_s4.INIT=16'hCC0E;
  LUT4 n255_s5 (
    .F(n255_11),
    .I0(w_pulse2),
    .I1(ff_bus_write),
    .I2(ff_vram_valid_12),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n255_s5.INIT=16'hFF40;
  LUT4 n923_s8 (
    .F(n923_14),
    .I0(n881_5),
    .I1(w_register_write),
    .I2(n879_6),
    .I3(ff_color_palette_g_phase) 
);
defparam n923_s8.INIT=16'h0D32;
  LUT4 n1061_s13 (
    .F(n1061_20),
    .I0(ff_port1),
    .I1(ff_bus_write),
    .I2(ff_busy),
    .I3(ff_bus_valid) 
);
defparam n1061_s13.INIT=16'h0200;
  DFFCE ff_bus_write_s0 (
    .Q(ff_bus_write),
    .D(w_bus_write),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_7_s0 (
    .Q(ff_bus_wdata[7]),
    .D(w_bus_wdata[7]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_6_s0 (
    .Q(ff_bus_wdata[6]),
    .D(w_bus_wdata[6]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_5_s0 (
    .Q(ff_bus_wdata[5]),
    .D(w_bus_wdata[5]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_4_s0 (
    .Q(ff_bus_wdata[4]),
    .D(w_bus_wdata[4]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_3_s0 (
    .Q(ff_bus_wdata[3]),
    .D(w_bus_wdata[3]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_2_s0 (
    .Q(ff_bus_wdata[2]),
    .D(w_bus_wdata[2]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_1_s0 (
    .Q(ff_bus_wdata[1]),
    .D(w_bus_wdata[1]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_0_s0 (
    .Q(ff_bus_wdata[0]),
    .D(w_bus_wdata[0]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_port0_s0 (
    .Q(ff_port0),
    .D(n26_5),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_port1_s0 (
    .Q(ff_port1),
    .D(n28_4),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_port2_s0 (
    .Q(ff_port2),
    .D(n30_4),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_port3_s0 (
    .Q(ff_port3),
    .D(n31_3),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFC ff_bus_valid_s0 (
    .Q(ff_bus_valid),
    .D(n23_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_7_s0 (
    .Q(w_register_data[7]),
    .D(ff_bus_wdata[7]),
    .CLK(clk85m),
    .CE(n1521_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_6_s0 (
    .Q(w_register_data[6]),
    .D(ff_bus_wdata[6]),
    .CLK(clk85m),
    .CE(n1521_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_5_s0 (
    .Q(w_register_data[5]),
    .D(ff_bus_wdata[5]),
    .CLK(clk85m),
    .CE(n1521_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_4_s0 (
    .Q(w_register_data[4]),
    .D(ff_bus_wdata[4]),
    .CLK(clk85m),
    .CE(n1521_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_3_s0 (
    .Q(w_register_data[3]),
    .D(ff_bus_wdata[3]),
    .CLK(clk85m),
    .CE(n1521_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_2_s0 (
    .Q(w_register_data[2]),
    .D(ff_bus_wdata[2]),
    .CLK(clk85m),
    .CE(n1521_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_1_s0 (
    .Q(w_register_data[1]),
    .D(ff_bus_wdata[1]),
    .CLK(clk85m),
    .CE(n1521_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_0_s0 (
    .Q(w_register_data[0]),
    .D(ff_bus_wdata[0]),
    .CLK(clk85m),
    .CE(n1521_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_write_s0 (
    .Q(w_register_write),
    .D(n96_3),
    .CLK(clk85m),
    .CE(ff_register_write_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_5_s0 (
    .Q(w_register_num[5]),
    .D(n123_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_4_s0 (
    .Q(w_register_num[4]),
    .D(n124_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_3_s0 (
    .Q(w_register_num[3]),
    .D(n125_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_2_s0 (
    .Q(w_register_num[2]),
    .D(n126_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_1_s0 (
    .Q(w_register_num[1]),
    .D(n127_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_0_s0 (
    .Q(w_register_num[0]),
    .D(n128_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_not_increment_s0 (
    .Q(ff_not_increment),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1541_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s0 (
    .Q(w_pulse1),
    .D(n243_8),
    .CLK(clk85m),
    .CE(ff_vram_valid_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_write_s0 (
    .Q(w_cpu_vram_write),
    .D(n219_5),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_7_s0 (
    .Q(w_cpu_vram_wdata[7]),
    .D(n223_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_6_s0 (
    .Q(w_cpu_vram_wdata[6]),
    .D(n224_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_5_s0 (
    .Q(w_cpu_vram_wdata[5]),
    .D(n225_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_4_s0 (
    .Q(w_cpu_vram_wdata[4]),
    .D(n226_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_3_s0 (
    .Q(w_cpu_vram_wdata[3]),
    .D(n227_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_2_s0 (
    .Q(w_cpu_vram_wdata[2]),
    .D(n228_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_1_s0 (
    .Q(w_cpu_vram_wdata[1]),
    .D(n229_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_0_s0 (
    .Q(w_cpu_vram_wdata[0]),
    .D(n230_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_4_s0 (
    .Q(reg_screen_mode[4]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1636_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_3_s0 (
    .Q(reg_screen_mode[3]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1636_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_2_s0 (
    .Q(reg_screen_mode[2]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1636_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_1_s0 (
    .Q(reg_screen_mode[1]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1639_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_0_s0 (
    .Q(reg_screen_mode[0]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1639_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_line_interrupt_enable_s0 (
    .Q(ff_line_interrupt_enable),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1636_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_magify_s0 (
    .Q(reg_sprite_magify),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1639_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_16x16_s0 (
    .Q(reg_sprite_16x16),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1639_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_frame_interrupt_enable_s0 (
    .Q(ff_frame_interrupt_enable),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1639_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_on_s0 (
    .Q(reg_display_on),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1639_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_16_s0 (
    .Q(reg_pattern_name_table_base[16]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1646_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_15_s0 (
    .Q(reg_pattern_name_table_base[15]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1646_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_14_s0 (
    .Q(reg_pattern_name_table_base[14]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1646_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_13_s0 (
    .Q(reg_pattern_name_table_base[13]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1646_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_12_s0 (
    .Q(reg_pattern_name_table_base[12]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1646_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_11_s0 (
    .Q(reg_pattern_name_table_base[11]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1646_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_10_s0 (
    .Q(reg_pattern_name_table_base[10]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1646_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_16_s0 (
    .Q(reg_color_table_base[16]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1653_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_15_s0 (
    .Q(reg_color_table_base[15]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1653_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_14_s0 (
    .Q(reg_color_table_base[14]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1653_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_13_s0 (
    .Q(reg_color_table_base[13]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1656_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_12_s0 (
    .Q(reg_color_table_base[12]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1656_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_11_s0 (
    .Q(reg_color_table_base[11]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1656_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_10_s0 (
    .Q(reg_color_table_base[10]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1656_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_9_s0 (
    .Q(reg_color_table_base[9]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1656_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_8_s0 (
    .Q(reg_color_table_base[8]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1656_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_7_s0 (
    .Q(reg_color_table_base[7]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1656_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_6_s0 (
    .Q(reg_color_table_base[6]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1656_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_16_s0 (
    .Q(reg_pattern_generator_table_base[16]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1664_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_15_s0 (
    .Q(reg_pattern_generator_table_base[15]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1664_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_14_s0 (
    .Q(reg_pattern_generator_table_base[14]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1664_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_13_s0 (
    .Q(reg_pattern_generator_table_base[13]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1664_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_12_s0 (
    .Q(reg_pattern_generator_table_base[12]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1664_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_11_s0 (
    .Q(reg_pattern_generator_table_base[11]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1664_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_16_s0 (
    .Q(reg_sprite_attribute_table_base[16]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1670_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_15_s0 (
    .Q(reg_sprite_attribute_table_base[15]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1670_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_14_s0 (
    .Q(reg_sprite_attribute_table_base[14]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1672_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_13_s0 (
    .Q(reg_sprite_attribute_table_base[13]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1672_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_12_s0 (
    .Q(reg_sprite_attribute_table_base[12]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1672_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_11_s0 (
    .Q(reg_sprite_attribute_table_base[11]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1672_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_10_s0 (
    .Q(reg_sprite_attribute_table_base[10]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1672_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_9_s0 (
    .Q(reg_sprite_attribute_table_base[9]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1672_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_8_s0 (
    .Q(reg_sprite_attribute_table_base[8]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1672_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_7_s0 (
    .Q(reg_sprite_attribute_table_base[7]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1672_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_16_s0 (
    .Q(reg_sprite_pattern_generator_table_base[16]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1680_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_15_s0 (
    .Q(reg_sprite_pattern_generator_table_base[15]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1680_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_14_s0 (
    .Q(reg_sprite_pattern_generator_table_base[14]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1680_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_13_s0 (
    .Q(reg_sprite_pattern_generator_table_base[13]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1680_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_12_s0 (
    .Q(reg_sprite_pattern_generator_table_base[12]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1680_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_11_s0 (
    .Q(reg_sprite_pattern_generator_table_base[11]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1680_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_7_s0 (
    .Q(reg_backdrop_color[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1686_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_6_s0 (
    .Q(reg_backdrop_color[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1686_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_5_s0 (
    .Q(reg_backdrop_color[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1686_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_4_s0 (
    .Q(reg_backdrop_color[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1686_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_3_s0 (
    .Q(reg_backdrop_color[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1686_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_2_s0 (
    .Q(reg_backdrop_color[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1686_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_1_s0 (
    .Q(reg_backdrop_color[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1686_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_0_s0 (
    .Q(reg_backdrop_color[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1686_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_disable_s0 (
    .Q(reg_sprite_disable),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1694_5),
    .CLEAR(n36_6) 
);
  DFFPE ff_vram_type_s0 (
    .Q(ff_vram_type),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1694_5),
    .PRESET(n36_6) 
);
  DFFCE ff_color0_opaque_s0 (
    .Q(reg_color0_opaque),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1694_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_50hz_mode_s0 (
    .Q(reg_50hz_mode),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1697_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interleaving_mode_s0 (
    .Q(reg_interleaving_mode),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1697_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interlace_mode_s0 (
    .Q(reg_interlace_mode),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1697_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_212lines_mode_s0 (
    .Q(reg_212lines_mode),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1697_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_7_s0 (
    .Q(reg_text_back_color[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1701_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_6_s0 (
    .Q(reg_text_back_color[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1701_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_5_s0 (
    .Q(reg_text_back_color[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1701_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_4_s0 (
    .Q(reg_text_back_color[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1701_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_3_s0 (
    .Q(reg_text_back_color[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1701_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_2_s0 (
    .Q(reg_text_back_color[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1701_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_1_s0 (
    .Q(reg_text_back_color[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1701_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_0_s0 (
    .Q(reg_text_back_color[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1701_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_7_s0 (
    .Q(reg_blink_period[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1709_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_6_s0 (
    .Q(reg_blink_period[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1709_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_5_s0 (
    .Q(reg_blink_period[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1709_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_4_s0 (
    .Q(reg_blink_period[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1709_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_3_s0 (
    .Q(reg_blink_period[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1709_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_2_s0 (
    .Q(reg_blink_period[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1709_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_1_s0 (
    .Q(reg_blink_period[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1709_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_0_s0 (
    .Q(reg_blink_period[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1709_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_3_s0 (
    .Q(ff_status_register_pointer[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1717_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_2_s0 (
    .Q(ff_status_register_pointer[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1717_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_1_s0 (
    .Q(ff_status_register_pointer[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1717_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_0_s0 (
    .Q(ff_status_register_pointer[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1717_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_7_s0 (
    .Q(reg_display_adjust[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1721_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_6_s0 (
    .Q(reg_display_adjust[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1721_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_5_s0 (
    .Q(reg_display_adjust[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1721_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_4_s0 (
    .Q(reg_display_adjust[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1721_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_3_s0 (
    .Q(reg_display_adjust[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1721_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_2_s0 (
    .Q(reg_display_adjust[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1721_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_1_s0 (
    .Q(reg_display_adjust[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1721_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_0_s0 (
    .Q(reg_display_adjust[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1721_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_7_s0 (
    .Q(reg_interrupt_line[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1729_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_6_s0 (
    .Q(reg_interrupt_line[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1729_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_5_s0 (
    .Q(reg_interrupt_line[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1729_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_4_s0 (
    .Q(reg_interrupt_line[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1729_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_3_s0 (
    .Q(reg_interrupt_line[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1729_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_2_s0 (
    .Q(reg_interrupt_line[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1729_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_1_s0 (
    .Q(reg_interrupt_line[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1729_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_0_s0 (
    .Q(reg_interrupt_line[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1729_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_7_s0 (
    .Q(reg_vertical_offset[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1737_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_6_s0 (
    .Q(reg_vertical_offset[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1737_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_5_s0 (
    .Q(reg_vertical_offset[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1737_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_4_s0 (
    .Q(reg_vertical_offset[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1737_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_3_s0 (
    .Q(reg_vertical_offset[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1737_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_2_s0 (
    .Q(reg_vertical_offset[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1737_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_1_s0 (
    .Q(reg_vertical_offset[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1737_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_0_s0 (
    .Q(reg_vertical_offset[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1737_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_scroll_planes_s0 (
    .Q(reg_scroll_planes),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1745_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_left_mask_s0 (
    .Q(reg_left_mask),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1745_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_yjk_mode_s0 (
    .Q(reg_yjk_mode),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1745_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_2_s0 (
    .Q(reg_horizontal_offset_l[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1756_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_1_s0 (
    .Q(reg_horizontal_offset_l[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1756_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_0_s0 (
    .Q(reg_horizontal_offset_l[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1756_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_8_s0 (
    .Q(reg_horizontal_offset_h[8]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1750_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_7_s0 (
    .Q(reg_horizontal_offset_h[7]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1750_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_6_s0 (
    .Q(reg_horizontal_offset_h[6]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1750_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_5_s0 (
    .Q(reg_horizontal_offset_h[5]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1750_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_4_s0 (
    .Q(reg_horizontal_offset_h[4]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1750_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_3_s0 (
    .Q(reg_horizontal_offset_h[3]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1750_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_palette_valid_s0 (
    .Q(w_palette_valid),
    .D(n881_5),
    .CLK(clk85m),
    .CE(ff_color_palette_valid_7),
    .CLEAR(n36_6) 
);
  DFFE ff_palette_r_2_s0 (
    .Q(w_palette_r[2]),
    .D(ff_bus_wdata[6]),
    .CLK(clk85m),
    .CE(n1795_5) 
);
  DFFE ff_palette_r_1_s0 (
    .Q(w_palette_r[1]),
    .D(ff_bus_wdata[5]),
    .CLK(clk85m),
    .CE(n1795_5) 
);
  DFFE ff_palette_r_0_s0 (
    .Q(w_palette_r[0]),
    .D(ff_bus_wdata[4]),
    .CLK(clk85m),
    .CE(n1795_5) 
);
  DFFE ff_palette_b_2_s0 (
    .Q(w_palette_b[2]),
    .D(ff_bus_wdata[2]),
    .CLK(clk85m),
    .CE(n1795_5) 
);
  DFFE ff_palette_b_1_s0 (
    .Q(w_palette_b[1]),
    .D(ff_bus_wdata[1]),
    .CLK(clk85m),
    .CE(n1795_5) 
);
  DFFE ff_palette_b_0_s0 (
    .Q(w_palette_b[0]),
    .D(ff_bus_wdata[0]),
    .CLK(clk85m),
    .CE(n1795_5) 
);
  DFFE ff_palette_g_2_s0 (
    .Q(w_palette_g[2]),
    .D(ff_bus_wdata[2]),
    .CLK(clk85m),
    .CE(ff_palette_g_2_5) 
);
  DFFE ff_palette_g_1_s0 (
    .Q(w_palette_g[1]),
    .D(ff_bus_wdata[1]),
    .CLK(clk85m),
    .CE(ff_palette_g_2_5) 
);
  DFFE ff_palette_g_0_s0 (
    .Q(w_palette_g[0]),
    .D(ff_bus_wdata[0]),
    .CLK(clk85m),
    .CE(ff_palette_g_2_5) 
);
  DFF ff_status_register_7_s0 (
    .Q(ff_status_register[7]),
    .D(n959_37),
    .CLK(clk85m) 
);
  DFF ff_status_register_6_s0 (
    .Q(ff_status_register[6]),
    .D(n960_36),
    .CLK(clk85m) 
);
  DFF ff_status_register_5_s0 (
    .Q(ff_status_register[5]),
    .D(n961_38),
    .CLK(clk85m) 
);
  DFF ff_status_register_4_s0 (
    .Q(ff_status_register[4]),
    .D(n962_35),
    .CLK(clk85m) 
);
  DFF ff_status_register_3_s0 (
    .Q(ff_status_register[3]),
    .D(n963_39),
    .CLK(clk85m) 
);
  DFF ff_status_register_1_s0 (
    .Q(ff_status_register[1]),
    .D(n965_41),
    .CLK(clk85m) 
);
  DFF ff_status_register_0_s0 (
    .Q(ff_status_register[0]),
    .D(n966_39),
    .CLK(clk85m) 
);
  DFFC ff_bus_rdata_en_s0 (
    .Q(w_bus_vdp_rdata_en),
    .D(n1012_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFE ff_bus_rdata_7_s0 (
    .Q(w_bus_vdp_rdata[7]),
    .D(n1004_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_6_s0 (
    .Q(w_bus_vdp_rdata[6]),
    .D(n1005_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_5_s0 (
    .Q(w_bus_vdp_rdata[5]),
    .D(n1006_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_4_s0 (
    .Q(w_bus_vdp_rdata[4]),
    .D(n1007_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_3_s0 (
    .Q(w_bus_vdp_rdata[3]),
    .D(n1008_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_2_s0 (
    .Q(w_bus_vdp_rdata[2]),
    .D(n1009_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_1_s0 (
    .Q(w_bus_vdp_rdata[1]),
    .D(n1010_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_0_s0 (
    .Q(w_bus_vdp_rdata[0]),
    .D(n1011_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFP ff_bus_ready_s0 (
    .Q(ff_bus_ready),
    .D(n47_8),
    .CLK(clk85m),
    .PRESET(n36_6) 
);
  DFFCE ff_2nd_access_s1 (
    .Q(ff_2nd_access),
    .D(n131_5),
    .CLK(clk85m),
    .CE(n1515_7),
    .CLEAR(n36_6) 
);
defparam ff_2nd_access_s1.INIT=1'b0;
  DFFCE ff_register_pointer_5_s1 (
    .Q(ff_register_pointer[5]),
    .D(n200_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_5_s1.INIT=1'b0;
  DFFCE ff_register_pointer_4_s1 (
    .Q(ff_register_pointer[4]),
    .D(n201_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_4_s1.INIT=1'b0;
  DFFCE ff_register_pointer_3_s1 (
    .Q(ff_register_pointer[3]),
    .D(n202_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_3_s1.INIT=1'b0;
  DFFCE ff_register_pointer_2_s1 (
    .Q(ff_register_pointer[2]),
    .D(n203_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_2_s1.INIT=1'b0;
  DFFCE ff_register_pointer_1_s1 (
    .Q(ff_register_pointer[1]),
    .D(n204_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_1_s1.INIT=1'b0;
  DFFCE ff_register_pointer_0_s1 (
    .Q(ff_register_pointer[0]),
    .D(n205_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_0_s1.INIT=1'b0;
  DFFCE ff_vram_address_16_s1 (
    .Q(w_cpu_vram_address[16]),
    .D(n391_3),
    .CLK(clk85m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_16_s1.INIT=1'b0;
  DFFCE ff_vram_address_15_s1 (
    .Q(w_cpu_vram_address[15]),
    .D(n392_3),
    .CLK(clk85m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_15_s1.INIT=1'b0;
  DFFCE ff_vram_address_14_s1 (
    .Q(w_cpu_vram_address[14]),
    .D(n393_3),
    .CLK(clk85m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_14_s1.INIT=1'b0;
  DFFCE ff_vram_address_13_s1 (
    .Q(w_cpu_vram_address[13]),
    .D(n377_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_13_s1.INIT=1'b0;
  DFFCE ff_vram_address_12_s1 (
    .Q(w_cpu_vram_address[12]),
    .D(n378_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_12_s1.INIT=1'b0;
  DFFCE ff_vram_address_11_s1 (
    .Q(w_cpu_vram_address[11]),
    .D(n379_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_11_s1.INIT=1'b0;
  DFFCE ff_vram_address_10_s1 (
    .Q(w_cpu_vram_address[10]),
    .D(n380_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_10_s1.INIT=1'b0;
  DFFCE ff_vram_address_9_s1 (
    .Q(w_cpu_vram_address[9]),
    .D(n381_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_9_s1.INIT=1'b0;
  DFFCE ff_vram_address_8_s1 (
    .Q(w_cpu_vram_address[8]),
    .D(n382_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_8_s1.INIT=1'b0;
  DFFCE ff_vram_address_7_s1 (
    .Q(w_cpu_vram_address[7]),
    .D(n383_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_7_s1.INIT=1'b0;
  DFFCE ff_vram_address_6_s1 (
    .Q(w_cpu_vram_address[6]),
    .D(n384_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_6_s1.INIT=1'b0;
  DFFCE ff_vram_address_5_s1 (
    .Q(w_cpu_vram_address[5]),
    .D(n385_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_5_s1.INIT=1'b0;
  DFFCE ff_vram_address_4_s1 (
    .Q(w_cpu_vram_address[4]),
    .D(n386_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_4_s1.INIT=1'b0;
  DFFCE ff_vram_address_3_s1 (
    .Q(w_cpu_vram_address[3]),
    .D(n387_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_3_s1.INIT=1'b0;
  DFFCE ff_vram_address_2_s1 (
    .Q(w_cpu_vram_address[2]),
    .D(n388_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_2_s1.INIT=1'b0;
  DFFCE ff_vram_address_1_s1 (
    .Q(w_cpu_vram_address[1]),
    .D(n389_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_1_s1.INIT=1'b0;
  DFFCE ff_vram_address_0_s1 (
    .Q(w_cpu_vram_address[0]),
    .D(n390_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_0_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_3_s1 (
    .Q(w_palette_num[3]),
    .D(n919_3),
    .CLK(clk85m),
    .CE(n879_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_3_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_2_s1 (
    .Q(w_palette_num[2]),
    .D(n920_3),
    .CLK(clk85m),
    .CE(n879_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_2_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_1_s1 (
    .Q(w_palette_num[1]),
    .D(n921_3),
    .CLK(clk85m),
    .CE(n879_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_1_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_0_s1 (
    .Q(w_palette_num[0]),
    .D(n922_3),
    .CLK(clk85m),
    .CE(n879_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_0_s1.INIT=1'b0;
  DFFCE ff_frame_interrupt_s1 (
    .Q(ff_frame_interrupt),
    .D(n1061_10),
    .CLK(clk85m),
    .CE(n1061_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_line_interrupt_s1 (
    .Q(ff_line_interrupt),
    .D(n1064_10),
    .CLK(clk85m),
    .CE(n1064_8),
    .CLEAR(n36_6) 
);
  DFFS ff_status_register_2_s1 (
    .Q(ff_status_register[2]),
    .D(n964_32),
    .CLK(clk85m),
    .SET(n964_34) 
);
  DFFC ff_busy_s5 (
    .Q(ff_busy),
    .D(n254_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_busy_s5.INIT=1'b0;
  DFFC ff_vram_address_inc_s5 (
    .Q(w_pulse2),
    .D(n255_11),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_inc_s5.INIT=1'b0;
  DFFC ff_color_palette_g_phase_s4 (
    .Q(ff_color_palette_g_phase),
    .D(n923_14),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_g_phase_s4.INIT=1'b0;
  MUX2_LUT5 n966_s29 (
    .O(n966_31),
    .I0(n966_28),
    .I1(n966_29),
    .S0(ff_status_register_pointer[1]) 
);
  MUX2_LUT5 n966_s28 (
    .O(n966_33),
    .I0(n966_41),
    .I1(n966_37),
    .S0(ff_status_register_pointer[1]) 
);
  MUX2_LUT6 n966_s23 (
    .O(n966_35),
    .I0(n966_33),
    .I1(n966_31),
    .S0(ff_status_register_pointer[2]) 
);
  INV n131_s2 (
    .O(n131_5),
    .I(ff_2nd_access) 
);
  INV n243_s3 (
    .O(n243_8),
    .I(w_pulse1) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_cpu_interface */
module vdp_timing_control_ssg (
  clk85m,
  n36_6,
  reg_212lines_mode,
  w_even_we_4,
  reg_50hz_mode,
  ff_v_en_8,
  n1061_14,
  reg_interlace_mode,
  reg_horizontal_offset_l,
  reg_horizontal_offset_h,
  reg_display_adjust,
  reg_vertical_offset,
  reg_blink_period,
  w_pre_vram_refresh,
  w_screen_v_active,
  ff_interleaving_page,
  w_h_count_end,
  w_h_count_end_13,
  ff_v_active_8,
  w_horizontal_offset_l,
  w_h_count,
  ff_half_count,
  w_v_count,
  w_screen_pos_x_Z,
  w_screen_pos_y_Z,
  w_pixel_pos_x_Z,
  w_pixel_pos_y_Z,
  w_screen_pos_y,
  ff_blink_base
)
;
input clk85m;
input n36_6;
input reg_212lines_mode;
input w_even_we_4;
input reg_50hz_mode;
input ff_v_en_8;
input n1061_14;
input reg_interlace_mode;
input [2:0] reg_horizontal_offset_l;
input [8:3] reg_horizontal_offset_h;
input [7:4] reg_display_adjust;
input [7:0] reg_vertical_offset;
input [7:0] reg_blink_period;
output w_pre_vram_refresh;
output w_screen_v_active;
output ff_interleaving_page;
output w_h_count_end;
output w_h_count_end_13;
output ff_v_active_8;
output [2:0] w_horizontal_offset_l;
output [11:0] w_h_count;
output [12:0] ff_half_count;
output [9:0] w_v_count;
output [13:0] w_screen_pos_x_Z;
output [7:3] w_screen_pos_y_Z;
output [8:3] w_pixel_pos_x_Z;
output [7:0] w_pixel_pos_y_Z;
output [7:0] w_screen_pos_y;
output [0:0] ff_blink_base;
wire n78_3;
wire n138_3;
wire n264_3;
wire ff_v_active_5;
wire n423_7;
wire n422_7;
wire n421_7;
wire n420_7;
wire n387_7;
wire n386_7;
wire n385_7;
wire n164_8;
wire n163_7;
wire n161_7;
wire n160_7;
wire n158_7;
wire n157_7;
wire n156_7;
wire n155_7;
wire n102_7;
wire n100_7;
wire n99_7;
wire n96_7;
wire n95_7;
wire n93_7;
wire n61_7;
wire n60_7;
wire n58_7;
wire n57_7;
wire n55_7;
wire n53_7;
wire n52_7;
wire n51_7;
wire n309_11;
wire w_h_count_end_12;
wire n138_4;
wire n138_5;
wire n379_4;
wire n264_4;
wire n264_5;
wire ff_blink_counter_3_9;
wire ff_blink_counter_3_10;
wire ff_interleaving_page_9;
wire n423_9;
wire n422_8;
wire n422_9;
wire n421_8;
wire n421_9;
wire n420_8;
wire n420_9;
wire n162_8;
wire n159_8;
wire n156_8;
wire n103_8;
wire n99_8;
wire n97_8;
wire n95_8;
wire n56_8;
wire n54_8;
wire n51_8;
wire n309_12;
wire w_h_count_end_14;
wire n379_5;
wire n379_6;
wire n379_7;
wire n264_6;
wire ff_v_active_7;
wire ff_blink_counter_3_11;
wire ff_blink_counter_3_12;
wire ff_interleaving_page_10;
wire n379_8;
wire n379_9;
wire n379_10;
wire ff_v_active_9;
wire ff_v_active_11;
wire n423_11;
wire n94_10;
wire n98_10;
wire n101_10;
wire n103_10;
wire n160_10;
wire n162_10;
wire n159_10;
wire n54_10;
wire n97_10;
wire n58_10;
wire n59_9;
wire n443_9;
wire ff_interleaving_page_12;
wire ff_blink_counter_3_14;
wire n94_12;
wire n98_12;
wire n101_12;
wire n104_9;
wire n105_9;
wire n222_7;
wire n379_12;
wire n56_10;
wire w_pixel_pos_x_3_2;
wire w_pixel_pos_x_4_2;
wire w_pixel_pos_x_5_2;
wire w_pixel_pos_x_6_2;
wire w_pixel_pos_x_7_2;
wire w_pixel_pos_x_8_0_COUT;
wire w_screen_pos_y_3_1;
wire w_screen_pos_y_3_2;
wire w_screen_pos_y_5_1;
wire w_screen_pos_y_5_2;
wire w_screen_pos_y_6_1;
wire w_screen_pos_y_6_2;
wire w_screen_pos_y_7_1;
wire w_screen_pos_y_7_2;
wire w_screen_pos_y_8_1;
wire w_screen_pos_y_9_6;
wire w_screen_pos_y_0_4;
wire w_screen_pos_y_1_5;
wire w_screen_pos_y_2_5;
wire w_screen_pos_y_4_5;
wire w_screen_pos_y_5_4;
wire w_screen_pos_y_6_4;
wire w_screen_pos_y_7_4;
wire w_screen_pos_y_8_4;
wire w_screen_pos_y_9_1_COUT;
wire w_pixel_pos_y_0_2;
wire w_pixel_pos_y_1_2;
wire w_pixel_pos_y_2_2;
wire w_pixel_pos_y_3_2;
wire w_pixel_pos_y_4_2;
wire w_pixel_pos_y_5_2;
wire w_pixel_pos_y_6_2;
wire w_pixel_pos_y_7_0_COUT;
wire w_screen_pos_y_1_8;
wire w_screen_pos_y_1_7;
wire w_screen_pos_y_2_8;
wire w_screen_pos_y_2_7;
wire w_screen_pos_y_4_8;
wire w_screen_pos_y_4_7;
wire w_screen_pos_y_3_7;
wire n296_6;
wire w_screen_pos_y_9_9;
wire n62_9;
wire w_screen_pos_x_7_12;
wire [12:8] w_screen_pos_x;
wire [8:3] ff_horizontal_offset_h;
wire [4:2] ff_top_line;
wire [3:1] ff_blink_base_0;
wire [3:0] ff_blink_counter;
wire [8:3] w_pixel_pos_x;
wire [9:8] w_screen_pos_y_0;
wire [7:0] w_pixel_pos_y;
wire VCC;
wire GND;
  LUT2 n78_s0 (
    .F(n78_3),
    .I0(w_v_count[0]),
    .I1(w_h_count_end) 
);
defparam n78_s0.INIT=4'h8;
  LUT4 w_h_count_end_s8 (
    .F(w_h_count_end),
    .I0(w_h_count[4]),
    .I1(w_h_count[3]),
    .I2(w_h_count_end_12),
    .I3(w_h_count_end_13) 
);
defparam w_h_count_end_s8.INIT=16'h4000;
  LUT3 n138_s0 (
    .F(n138_3),
    .I0(w_h_count_end_12),
    .I1(n138_4),
    .I2(n138_5) 
);
defparam n138_s0.INIT=8'h80;
  LUT4 n264_s0 (
    .F(n264_3),
    .I0(w_screen_pos_y[2]),
    .I1(w_screen_pos_y[3]),
    .I2(n264_4),
    .I3(n264_5) 
);
defparam n264_s0.INIT=16'h8000;
  LUT4 ff_v_active_s2 (
    .F(ff_v_active_5),
    .I0(n379_4),
    .I1(n264_3),
    .I2(ff_v_active_11),
    .I3(w_h_count_end) 
);
defparam ff_v_active_s2.INIT=16'hFE00;
  LUT3 w_screen_pos_x_9_s3 (
    .F(w_screen_pos_x[9]),
    .I0(ff_half_count[7]),
    .I1(ff_half_count[8]),
    .I2(ff_half_count[9]) 
);
defparam w_screen_pos_x_9_s3.INIT=8'h1E;
  LUT4 n423_s2 (
    .F(n423_7),
    .I0(n423_11),
    .I1(n423_9),
    .I2(ff_blink_counter[0]),
    .I3(ff_blink_counter_3_10) 
);
defparam n423_s2.INIT=16'h000D;
  LUT4 n422_s2 (
    .F(n422_7),
    .I0(n423_11),
    .I1(n422_8),
    .I2(ff_blink_counter_3_10),
    .I3(n422_9) 
);
defparam n422_s2.INIT=16'h0D00;
  LUT4 n421_s2 (
    .F(n421_7),
    .I0(n423_11),
    .I1(n421_8),
    .I2(ff_blink_counter_3_10),
    .I3(n421_9) 
);
defparam n421_s2.INIT=16'h0D00;
  LUT4 n420_s2 (
    .F(n420_7),
    .I0(n420_8),
    .I1(ff_blink_counter_3_10),
    .I2(ff_blink_counter[3]),
    .I3(n420_9) 
);
defparam n420_s2.INIT=16'h0230;
  LUT3 n387_s2 (
    .F(n387_7),
    .I0(ff_blink_counter_3_9),
    .I1(ff_blink_base[0]),
    .I2(ff_blink_base_0[1]) 
);
defparam n387_s2.INIT=8'h14;
  LUT3 n386_s2 (
    .F(n386_7),
    .I0(ff_blink_base[0]),
    .I1(ff_blink_base_0[1]),
    .I2(ff_blink_base_0[2]) 
);
defparam n386_s2.INIT=8'h78;
  LUT4 n385_s2 (
    .F(n385_7),
    .I0(ff_blink_base[0]),
    .I1(ff_blink_base_0[1]),
    .I2(ff_blink_base_0[2]),
    .I3(ff_blink_base_0[3]) 
);
defparam n385_s2.INIT=16'h7D80;
  LUT2 n164_s3 (
    .F(n164_8),
    .I0(w_v_count[0]),
    .I1(n379_4) 
);
defparam n164_s3.INIT=4'h1;
  LUT3 n163_s2 (
    .F(n163_7),
    .I0(n379_4),
    .I1(w_v_count[0]),
    .I2(w_v_count[1]) 
);
defparam n163_s2.INIT=8'h14;
  LUT4 n161_s2 (
    .F(n161_7),
    .I0(w_v_count[2]),
    .I1(n162_8),
    .I2(n379_4),
    .I3(w_v_count[3]) 
);
defparam n161_s2.INIT=16'h0708;
  LUT3 n160_s2 (
    .F(n160_7),
    .I0(n379_4),
    .I1(w_v_count[4]),
    .I2(n160_10) 
);
defparam n160_s2.INIT=8'h14;
  LUT4 n158_s2 (
    .F(n158_7),
    .I0(w_v_count[5]),
    .I1(n159_8),
    .I2(n379_4),
    .I3(w_v_count[6]) 
);
defparam n158_s2.INIT=16'h0708;
  LUT4 n157_s2 (
    .F(n157_7),
    .I0(w_v_count[5]),
    .I1(w_v_count[6]),
    .I2(n159_8),
    .I3(w_v_count[7]) 
);
defparam n157_s2.INIT=16'h7F80;
  LUT2 n156_s2 (
    .F(n156_7),
    .I0(w_v_count[8]),
    .I1(n156_8) 
);
defparam n156_s2.INIT=4'h6;
  LUT4 n155_s2 (
    .F(n155_7),
    .I0(w_v_count[8]),
    .I1(n156_8),
    .I2(n379_4),
    .I3(w_v_count[9]) 
);
defparam n155_s2.INIT=16'h0708;
  LUT4 n102_s2 (
    .F(n102_7),
    .I0(ff_half_count[2]),
    .I1(n103_8),
    .I2(n78_3),
    .I3(ff_half_count[3]) 
);
defparam n102_s2.INIT=16'h0708;
  LUT4 n100_s2 (
    .F(n100_7),
    .I0(ff_half_count[4]),
    .I1(n101_10),
    .I2(n78_3),
    .I3(ff_half_count[5]) 
);
defparam n100_s2.INIT=16'h0708;
  LUT4 n99_s2 (
    .F(n99_7),
    .I0(n101_10),
    .I1(n99_8),
    .I2(n78_3),
    .I3(ff_half_count[6]) 
);
defparam n99_s2.INIT=16'h0708;
  LUT4 n96_s2 (
    .F(n96_7),
    .I0(ff_half_count[8]),
    .I1(n97_8),
    .I2(n78_3),
    .I3(ff_half_count[9]) 
);
defparam n96_s2.INIT=16'h0708;
  LUT4 n95_s2 (
    .F(n95_7),
    .I0(n97_8),
    .I1(n95_8),
    .I2(n78_3),
    .I3(ff_half_count[10]) 
);
defparam n95_s2.INIT=16'h0708;
  LUT4 n93_s2 (
    .F(n93_7),
    .I0(ff_half_count[11]),
    .I1(n94_10),
    .I2(n78_3),
    .I3(ff_half_count[12]) 
);
defparam n93_s2.INIT=16'h0708;
  LUT2 n61_s2 (
    .F(n61_7),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]) 
);
defparam n61_s2.INIT=4'h6;
  LUT3 n60_s2 (
    .F(n60_7),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[2]) 
);
defparam n60_s2.INIT=8'h78;
  LUT3 n58_s2 (
    .F(n58_7),
    .I0(w_h_count_end),
    .I1(w_h_count[4]),
    .I2(n58_10) 
);
defparam n58_s2.INIT=8'h14;
  LUT4 n57_s2 (
    .F(n57_7),
    .I0(w_h_count[4]),
    .I1(n58_10),
    .I2(w_h_count_end),
    .I3(w_h_count[5]) 
);
defparam n57_s2.INIT=16'h0708;
  LUT4 n55_s2 (
    .F(n55_7),
    .I0(w_h_count[6]),
    .I1(n56_8),
    .I2(w_h_count_end),
    .I3(w_h_count[7]) 
);
defparam n55_s2.INIT=16'h0708;
  LUT4 n53_s2 (
    .F(n53_7),
    .I0(w_h_count[8]),
    .I1(n54_8),
    .I2(w_h_count_end),
    .I3(w_h_count[9]) 
);
defparam n53_s2.INIT=16'h0708;
  LUT4 n52_s2 (
    .F(n52_7),
    .I0(w_h_count[8]),
    .I1(w_h_count[9]),
    .I2(n54_8),
    .I3(w_h_count[10]) 
);
defparam n52_s2.INIT=16'h7F80;
  LUT4 n51_s2 (
    .F(n51_7),
    .I0(n54_8),
    .I1(n51_8),
    .I2(w_h_count_end),
    .I3(w_h_count[11]) 
);
defparam n51_s2.INIT=16'h0708;
  LUT4 n309_s6 (
    .F(n309_11),
    .I0(ff_half_count[10]),
    .I1(ff_half_count[11]),
    .I2(ff_half_count[12]),
    .I3(n309_12) 
);
defparam n309_s6.INIT=16'h0001;
  LUT2 w_screen_pos_x_8_s4 (
    .F(w_screen_pos_x[8]),
    .I0(ff_half_count[7]),
    .I1(ff_half_count[8]) 
);
defparam w_screen_pos_x_8_s4.INIT=4'h9;
  LUT3 w_screen_pos_x_11_s4 (
    .F(w_screen_pos_x[11]),
    .I0(ff_half_count[10]),
    .I1(n309_12),
    .I2(ff_half_count[11]) 
);
defparam w_screen_pos_x_11_s4.INIT=8'hE1;
  LUT4 w_screen_pos_x_12_s4 (
    .F(w_screen_pos_x[12]),
    .I0(ff_half_count[10]),
    .I1(ff_half_count[11]),
    .I2(n309_12),
    .I3(ff_half_count[12]) 
);
defparam w_screen_pos_x_12_s4.INIT=16'hFE01;
  LUT4 w_h_count_end_s9 (
    .F(w_h_count_end_12),
    .I0(w_h_count[6]),
    .I1(w_h_count[10]),
    .I2(w_h_count[11]),
    .I3(w_h_count_end_14) 
);
defparam w_h_count_end_s9.INIT=16'h1000;
  LUT3 w_h_count_end_s10 (
    .F(w_h_count_end_13),
    .I0(w_h_count[8]),
    .I1(w_h_count[5]),
    .I2(w_even_we_4) 
);
defparam w_h_count_end_s10.INIT=8'h40;
  LUT4 n138_s1 (
    .F(n138_4),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_v_count[0]),
    .I3(w_h_count[4]) 
);
defparam n138_s1.INIT=16'h1000;
  LUT4 n138_s2 (
    .F(n138_5),
    .I0(w_h_count[2]),
    .I1(w_h_count[3]),
    .I2(w_h_count[5]),
    .I3(w_h_count[8]) 
);
defparam n138_s2.INIT=16'h0001;
  LUT4 n379_s1 (
    .F(n379_4),
    .I0(n379_5),
    .I1(n379_6),
    .I2(w_v_count[5]),
    .I3(n379_7) 
);
defparam n379_s1.INIT=16'hCA00;
  LUT2 n264_s1 (
    .F(n264_4),
    .I0(w_v_count[0]),
    .I1(n264_6) 
);
defparam n264_s1.INIT=4'h8;
  LUT4 n264_s2 (
    .F(n264_5),
    .I0(w_screen_pos_y[5]),
    .I1(w_screen_pos_y[6]),
    .I2(w_screen_pos_y_0[8]),
    .I3(w_screen_pos_y_0[9]) 
);
defparam n264_s2.INIT=16'h8000;
  LUT4 ff_blink_counter_3_s4 (
    .F(ff_blink_counter_3_9),
    .I0(ff_blink_base_0[1]),
    .I1(ff_blink_base_0[2]),
    .I2(ff_blink_base[0]),
    .I3(ff_blink_base_0[3]) 
);
defparam ff_blink_counter_3_s4.INIT=16'h1000;
  LUT2 ff_blink_counter_3_s5 (
    .F(ff_blink_counter_3_10),
    .I0(ff_blink_counter_3_11),
    .I1(ff_blink_counter_3_12) 
);
defparam ff_blink_counter_3_s5.INIT=4'h8;
  LUT3 ff_interleaving_page_s4 (
    .F(ff_interleaving_page_9),
    .I0(ff_interleaving_page_10),
    .I1(n423_11),
    .I2(ff_blink_counter_3_9) 
);
defparam ff_interleaving_page_s4.INIT=8'h40;
  LUT3 n423_s4 (
    .F(n423_9),
    .I0(reg_blink_period[0]),
    .I1(reg_blink_period[4]),
    .I2(ff_interleaving_page) 
);
defparam n423_s4.INIT=8'hCA;
  LUT3 n422_s3 (
    .F(n422_8),
    .I0(reg_blink_period[1]),
    .I1(reg_blink_period[5]),
    .I2(ff_interleaving_page) 
);
defparam n422_s3.INIT=8'hCA;
  LUT2 n422_s4 (
    .F(n422_9),
    .I0(ff_blink_counter[0]),
    .I1(ff_blink_counter[1]) 
);
defparam n422_s4.INIT=4'h9;
  LUT3 n421_s3 (
    .F(n421_8),
    .I0(reg_blink_period[2]),
    .I1(reg_blink_period[6]),
    .I2(ff_interleaving_page) 
);
defparam n421_s3.INIT=8'hCA;
  LUT3 n421_s4 (
    .F(n421_9),
    .I0(ff_blink_counter[0]),
    .I1(ff_blink_counter[1]),
    .I2(ff_blink_counter[2]) 
);
defparam n421_s4.INIT=8'hE1;
  LUT3 n420_s3 (
    .F(n420_8),
    .I0(reg_blink_period[7]),
    .I1(reg_blink_period[3]),
    .I2(ff_interleaving_page) 
);
defparam n420_s3.INIT=8'hAC;
  LUT3 n420_s4 (
    .F(n420_9),
    .I0(ff_blink_counter[0]),
    .I1(ff_blink_counter[1]),
    .I2(ff_blink_counter[2]) 
);
defparam n420_s4.INIT=8'h01;
  LUT2 n162_s3 (
    .F(n162_8),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]) 
);
defparam n162_s3.INIT=4'h8;
  LUT2 n159_s3 (
    .F(n159_8),
    .I0(w_v_count[4]),
    .I1(n160_10) 
);
defparam n159_s3.INIT=4'h8;
  LUT4 n156_s3 (
    .F(n156_8),
    .I0(w_v_count[5]),
    .I1(w_v_count[6]),
    .I2(w_v_count[7]),
    .I3(n159_8) 
);
defparam n156_s3.INIT=16'h8000;
  LUT2 n103_s3 (
    .F(n103_8),
    .I0(ff_half_count[0]),
    .I1(ff_half_count[1]) 
);
defparam n103_s3.INIT=4'h8;
  LUT2 n99_s3 (
    .F(n99_8),
    .I0(ff_half_count[4]),
    .I1(ff_half_count[5]) 
);
defparam n99_s3.INIT=4'h8;
  LUT2 n97_s3 (
    .F(n97_8),
    .I0(ff_half_count[7]),
    .I1(n98_10) 
);
defparam n97_s3.INIT=4'h8;
  LUT2 n95_s3 (
    .F(n95_8),
    .I0(ff_half_count[8]),
    .I1(ff_half_count[9]) 
);
defparam n95_s3.INIT=4'h8;
  LUT3 n56_s3 (
    .F(n56_8),
    .I0(w_h_count[4]),
    .I1(w_h_count[5]),
    .I2(n58_10) 
);
defparam n56_s3.INIT=8'h80;
  LUT3 n54_s3 (
    .F(n54_8),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(n56_8) 
);
defparam n54_s3.INIT=8'h80;
  LUT3 n51_s3 (
    .F(n51_8),
    .I0(w_h_count[8]),
    .I1(w_h_count[9]),
    .I2(w_h_count[10]) 
);
defparam n51_s3.INIT=8'h80;
  LUT3 n309_s7 (
    .F(n309_12),
    .I0(ff_half_count[8]),
    .I1(ff_half_count[7]),
    .I2(ff_half_count[9]) 
);
defparam n309_s7.INIT=8'hE0;
  LUT2 w_h_count_end_s11 (
    .F(w_h_count_end_14),
    .I0(w_h_count[7]),
    .I1(w_h_count[9]) 
);
defparam w_h_count_end_s11.INIT=4'h8;
  LUT3 n379_s2 (
    .F(n379_5),
    .I0(reg_50hz_mode),
    .I1(n379_8),
    .I2(ff_v_en_8) 
);
defparam n379_s2.INIT=8'h10;
  LUT4 n379_s3 (
    .F(n379_6),
    .I0(w_v_count[1]),
    .I1(w_v_count[2]),
    .I2(n379_9),
    .I3(n379_10) 
);
defparam n379_s3.INIT=16'h0100;
  LUT2 n379_s4 (
    .F(n379_7),
    .I0(w_v_count[8]),
    .I1(w_v_count[9]) 
);
defparam n379_s4.INIT=4'h4;
  LUT4 n264_s3 (
    .F(n264_6),
    .I0(w_screen_pos_y[0]),
    .I1(w_screen_pos_y[1]),
    .I2(w_screen_pos_y[4]),
    .I3(w_screen_pos_y[7]) 
);
defparam n264_s3.INIT=16'h8000;
  LUT4 ff_v_active_s4 (
    .F(ff_v_active_7),
    .I0(n1061_14),
    .I1(ff_v_active_9),
    .I2(w_screen_pos_y[2]),
    .I3(reg_212lines_mode) 
);
defparam ff_v_active_s4.INIT=16'hF53F;
  LUT2 ff_v_active_s5 (
    .F(ff_v_active_8),
    .I0(w_screen_pos_y_0[8]),
    .I1(w_screen_pos_y_0[9]) 
);
defparam ff_v_active_s5.INIT=4'h1;
  LUT4 ff_blink_counter_3_s6 (
    .F(ff_blink_counter_3_11),
    .I0(reg_blink_period[3]),
    .I1(reg_blink_period[7]),
    .I2(reg_blink_period[2]),
    .I3(reg_blink_period[6]) 
);
defparam ff_blink_counter_3_s6.INIT=16'h0001;
  LUT4 ff_blink_counter_3_s7 (
    .F(ff_blink_counter_3_12),
    .I0(reg_blink_period[1]),
    .I1(reg_blink_period[5]),
    .I2(reg_blink_period[0]),
    .I3(reg_blink_period[4]) 
);
defparam ff_blink_counter_3_s7.INIT=16'h0001;
  LUT4 ff_interleaving_page_s5 (
    .F(ff_interleaving_page_10),
    .I0(n420_8),
    .I1(n423_9),
    .I2(n421_8),
    .I3(n422_8) 
);
defparam ff_interleaving_page_s5.INIT=16'h0001;
  LUT4 n379_s5 (
    .F(n379_8),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]),
    .I2(reg_interlace_mode),
    .I3(w_v_count[2]) 
);
defparam n379_s5.INIT=16'hEFF7;
  LUT3 n379_s6 (
    .F(n379_9),
    .I0(reg_interlace_mode),
    .I1(reg_50hz_mode),
    .I2(w_v_count[0]) 
);
defparam n379_s6.INIT=8'h07;
  LUT4 n379_s7 (
    .F(n379_10),
    .I0(w_v_count[3]),
    .I1(w_v_count[7]),
    .I2(w_v_count[6]),
    .I3(w_v_count[4]) 
);
defparam n379_s7.INIT=16'h1000;
  LUT3 ff_v_active_s6 (
    .F(ff_v_active_9),
    .I0(w_screen_pos_y[6]),
    .I1(w_screen_pos_y[5]),
    .I2(w_screen_pos_y[3]) 
);
defparam ff_v_active_s6.INIT=8'h40;
  LUT4 ff_v_active_s7 (
    .F(ff_v_active_11),
    .I0(ff_v_active_7),
    .I1(w_v_count[0]),
    .I2(n264_6),
    .I3(ff_v_active_8) 
);
defparam ff_v_active_s7.INIT=16'h4000;
  LUT4 n423_s5 (
    .F(n423_11),
    .I0(ff_blink_counter[3]),
    .I1(ff_blink_counter[0]),
    .I2(ff_blink_counter[1]),
    .I3(ff_blink_counter[2]) 
);
defparam n423_s5.INIT=16'h0001;
  LUT4 n94_s4 (
    .F(n94_10),
    .I0(ff_half_count[10]),
    .I1(n97_8),
    .I2(ff_half_count[8]),
    .I3(ff_half_count[9]) 
);
defparam n94_s4.INIT=16'h8000;
  LUT4 n98_s4 (
    .F(n98_10),
    .I0(ff_half_count[6]),
    .I1(n101_10),
    .I2(ff_half_count[4]),
    .I3(ff_half_count[5]) 
);
defparam n98_s4.INIT=16'h8000;
  LUT4 n101_s4 (
    .F(n101_10),
    .I0(ff_half_count[2]),
    .I1(ff_half_count[3]),
    .I2(ff_half_count[0]),
    .I3(ff_half_count[1]) 
);
defparam n101_s4.INIT=16'h8000;
  LUT4 n103_s4 (
    .F(n103_10),
    .I0(n78_3),
    .I1(ff_half_count[2]),
    .I2(ff_half_count[0]),
    .I3(ff_half_count[1]) 
);
defparam n103_s4.INIT=16'h1444;
  LUT4 n160_s4 (
    .F(n160_10),
    .I0(w_v_count[2]),
    .I1(w_v_count[3]),
    .I2(w_v_count[0]),
    .I3(w_v_count[1]) 
);
defparam n160_s4.INIT=16'h8000;
  LUT4 n162_s4 (
    .F(n162_10),
    .I0(n379_4),
    .I1(w_v_count[2]),
    .I2(w_v_count[0]),
    .I3(w_v_count[1]) 
);
defparam n162_s4.INIT=16'h1444;
  LUT4 n159_s4 (
    .F(n159_10),
    .I0(n379_4),
    .I1(w_v_count[5]),
    .I2(w_v_count[4]),
    .I3(n160_10) 
);
defparam n159_s4.INIT=16'h1444;
  LUT4 w_screen_pos_x_10_s5 (
    .F(w_screen_pos_x[10]),
    .I0(ff_half_count[10]),
    .I1(ff_half_count[8]),
    .I2(ff_half_count[7]),
    .I3(ff_half_count[9]) 
);
defparam w_screen_pos_x_10_s5.INIT=16'hA955;
  LUT4 n54_s4 (
    .F(n54_10),
    .I0(w_h_count[8]),
    .I1(w_h_count[6]),
    .I2(w_h_count[7]),
    .I3(n56_8) 
);
defparam n54_s4.INIT=16'h6AAA;
  LUT4 n97_s4 (
    .F(n97_10),
    .I0(n78_3),
    .I1(ff_half_count[8]),
    .I2(ff_half_count[7]),
    .I3(n98_10) 
);
defparam n97_s4.INIT=16'h1444;
  LUT4 n58_s4 (
    .F(n58_10),
    .I0(w_h_count[3]),
    .I1(w_h_count[0]),
    .I2(w_h_count[1]),
    .I3(w_h_count[2]) 
);
defparam n58_s4.INIT=16'h8000;
  LUT4 n59_s3 (
    .F(n59_9),
    .I0(w_h_count[3]),
    .I1(w_h_count[0]),
    .I2(w_h_count[1]),
    .I3(w_h_count[2]) 
);
defparam n59_s3.INIT=16'h6AAA;
  LUT3 n443_s3 (
    .F(n443_9),
    .I0(ff_blink_counter_3_11),
    .I1(ff_blink_counter_3_12),
    .I2(ff_interleaving_page) 
);
defparam n443_s3.INIT=8'h8F;
  LUT4 ff_interleaving_page_s6 (
    .F(ff_interleaving_page_12),
    .I0(n379_12),
    .I1(ff_interleaving_page_9),
    .I2(ff_blink_counter_3_11),
    .I3(ff_blink_counter_3_12) 
);
defparam ff_interleaving_page_s6.INIT=16'hF888;
  LUT4 ff_blink_counter_3_s8 (
    .F(ff_blink_counter_3_14),
    .I0(ff_blink_counter_3_9),
    .I1(n379_12),
    .I2(ff_blink_counter_3_11),
    .I3(ff_blink_counter_3_12) 
);
defparam ff_blink_counter_3_s8.INIT=16'hF888;
  LUT4 n94_s5 (
    .F(n94_12),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count[11]),
    .I3(n94_10) 
);
defparam n94_s5.INIT=16'h0770;
  LUT4 n98_s5 (
    .F(n98_12),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count[7]),
    .I3(n98_10) 
);
defparam n98_s5.INIT=16'h0770;
  LUT4 n101_s5 (
    .F(n101_12),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count[4]),
    .I3(n101_10) 
);
defparam n101_s5.INIT=16'h0770;
  LUT4 n104_s3 (
    .F(n104_9),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count[0]),
    .I3(ff_half_count[1]) 
);
defparam n104_s3.INIT=16'h0770;
  LUT3 n105_s3 (
    .F(n105_9),
    .I0(ff_half_count[0]),
    .I1(w_v_count[0]),
    .I2(w_h_count_end) 
);
defparam n105_s3.INIT=8'h15;
  LUT3 n222_s3 (
    .F(n222_7),
    .I0(w_h_count_end),
    .I1(n379_4),
    .I2(ff_blink_base[0]) 
);
defparam n222_s3.INIT=8'h78;
  LUT2 n379_s8 (
    .F(n379_12),
    .I0(w_h_count_end),
    .I1(n379_4) 
);
defparam n379_s8.INIT=4'h8;
  LUT4 n56_s4 (
    .F(n56_10),
    .I0(w_h_count[6]),
    .I1(w_h_count[4]),
    .I2(w_h_count[5]),
    .I3(n58_10) 
);
defparam n56_s4.INIT=16'h6AAA;
  DFFCE ff_horizontal_offset_l_1_s0 (
    .Q(w_horizontal_offset_l[1]),
    .D(reg_horizontal_offset_l[1]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_0_s0 (
    .Q(w_horizontal_offset_l[0]),
    .D(reg_horizontal_offset_l[0]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_8_s0 (
    .Q(ff_horizontal_offset_h[8]),
    .D(reg_horizontal_offset_h[8]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_7_s0 (
    .Q(ff_horizontal_offset_h[7]),
    .D(reg_horizontal_offset_h[7]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_6_s0 (
    .Q(ff_horizontal_offset_h[6]),
    .D(reg_horizontal_offset_h[6]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_5_s0 (
    .Q(ff_horizontal_offset_h[5]),
    .D(reg_horizontal_offset_h[5]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_4_s0 (
    .Q(ff_horizontal_offset_h[4]),
    .D(reg_horizontal_offset_h[4]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_3_s0 (
    .Q(ff_horizontal_offset_h[3]),
    .D(reg_horizontal_offset_h[3]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_11_s0 (
    .Q(w_h_count[11]),
    .D(n51_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_10_s0 (
    .Q(w_h_count[10]),
    .D(n52_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_9_s0 (
    .Q(w_h_count[9]),
    .D(n53_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_8_s0 (
    .Q(w_h_count[8]),
    .D(n54_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_7_s0 (
    .Q(w_h_count[7]),
    .D(n55_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_6_s0 (
    .Q(w_h_count[6]),
    .D(n56_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_5_s0 (
    .Q(w_h_count[5]),
    .D(n57_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_4_s0 (
    .Q(w_h_count[4]),
    .D(n58_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_3_s0 (
    .Q(w_h_count[3]),
    .D(n59_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_2_s0 (
    .Q(w_h_count[2]),
    .D(n60_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_1_s0 (
    .Q(w_h_count[1]),
    .D(n61_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_0_s0 (
    .Q(w_h_count[0]),
    .D(n62_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_12_s0 (
    .Q(ff_half_count[12]),
    .D(n93_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_11_s0 (
    .Q(ff_half_count[11]),
    .D(n94_12),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_10_s0 (
    .Q(ff_half_count[10]),
    .D(n95_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_9_s0 (
    .Q(ff_half_count[9]),
    .D(n96_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_8_s0 (
    .Q(ff_half_count[8]),
    .D(n97_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_7_s0 (
    .Q(ff_half_count[7]),
    .D(n98_12),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_6_s0 (
    .Q(ff_half_count[6]),
    .D(n99_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_5_s0 (
    .Q(ff_half_count[5]),
    .D(n100_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_4_s0 (
    .Q(ff_half_count[4]),
    .D(n101_12),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_3_s0 (
    .Q(ff_half_count[3]),
    .D(n102_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_2_s0 (
    .Q(ff_half_count[2]),
    .D(n103_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_1_s0 (
    .Q(ff_half_count[1]),
    .D(n104_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_0_s0 (
    .Q(ff_half_count[0]),
    .D(n105_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_refresh_s0 (
    .Q(w_pre_vram_refresh),
    .D(n138_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_9_s0 (
    .Q(w_v_count[9]),
    .D(n155_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_8_s0 (
    .Q(w_v_count[8]),
    .D(n156_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_7_s0 (
    .Q(w_v_count[7]),
    .D(n157_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_6_s0 (
    .Q(w_v_count[6]),
    .D(n158_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_5_s0 (
    .Q(w_v_count[5]),
    .D(n159_10),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_4_s0 (
    .Q(w_v_count[4]),
    .D(n160_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_3_s0 (
    .Q(w_v_count[3]),
    .D(n161_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_2_s0 (
    .Q(w_v_count[2]),
    .D(n162_10),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_1_s0 (
    .Q(w_v_count[1]),
    .D(n163_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_0_s0 (
    .Q(w_v_count[0]),
    .D(n164_8),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_active_s0 (
    .Q(w_screen_v_active),
    .D(n264_3),
    .CLK(clk85m),
    .CE(ff_v_active_5),
    .CLEAR(n36_6) 
);
  DFFP ff_top_line_4_s0 (
    .Q(ff_top_line[4]),
    .D(n296_6),
    .CLK(clk85m),
    .PRESET(n36_6) 
);
  DFFC ff_top_line_2_s0 (
    .Q(ff_top_line[2]),
    .D(reg_212lines_mode),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_base_3_s0 (
    .Q(ff_blink_base_0[3]),
    .D(n385_7),
    .CLK(clk85m),
    .CE(n379_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_base_2_s0 (
    .Q(ff_blink_base_0[2]),
    .D(n386_7),
    .CLK(clk85m),
    .CE(n379_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_base_1_s0 (
    .Q(ff_blink_base_0[1]),
    .D(n387_7),
    .CLK(clk85m),
    .CE(n379_12),
    .CLEAR(n36_6) 
);
  DFF ff_screen_pos_x_13_s0 (
    .Q(w_screen_pos_x_Z[13]),
    .D(n309_11),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_12_s0 (
    .Q(w_screen_pos_x_Z[12]),
    .D(w_screen_pos_x[12]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_11_s0 (
    .Q(w_screen_pos_x_Z[11]),
    .D(w_screen_pos_x[11]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_10_s0 (
    .Q(w_screen_pos_x_Z[10]),
    .D(w_screen_pos_x[10]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_9_s0 (
    .Q(w_screen_pos_x_Z[9]),
    .D(w_screen_pos_x[9]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_8_s0 (
    .Q(w_screen_pos_x_Z[8]),
    .D(w_screen_pos_x[8]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_7_s0 (
    .Q(w_screen_pos_x_Z[7]),
    .D(w_screen_pos_x_7_12),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_6_s0 (
    .Q(w_screen_pos_x_Z[6]),
    .D(ff_half_count[6]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_5_s0 (
    .Q(w_screen_pos_x_Z[5]),
    .D(ff_half_count[5]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_4_s0 (
    .Q(w_screen_pos_x_Z[4]),
    .D(ff_half_count[4]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_3_s0 (
    .Q(w_screen_pos_x_Z[3]),
    .D(ff_half_count[3]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_2_s0 (
    .Q(w_screen_pos_x_Z[2]),
    .D(ff_half_count[2]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_1_s0 (
    .Q(w_screen_pos_x_Z[1]),
    .D(ff_half_count[1]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_0_s0 (
    .Q(w_screen_pos_x_Z[0]),
    .D(ff_half_count[0]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_7_s0 (
    .Q(w_screen_pos_y_Z[7]),
    .D(w_screen_pos_y[7]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_6_s0 (
    .Q(w_screen_pos_y_Z[6]),
    .D(w_screen_pos_y[6]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_5_s0 (
    .Q(w_screen_pos_y_Z[5]),
    .D(w_screen_pos_y[5]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_4_s0 (
    .Q(w_screen_pos_y_Z[4]),
    .D(w_screen_pos_y[4]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_3_s0 (
    .Q(w_screen_pos_y_Z[3]),
    .D(w_screen_pos_y[3]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_8_s0 (
    .Q(w_pixel_pos_x_Z[8]),
    .D(w_pixel_pos_x[8]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_7_s0 (
    .Q(w_pixel_pos_x_Z[7]),
    .D(w_pixel_pos_x[7]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_6_s0 (
    .Q(w_pixel_pos_x_Z[6]),
    .D(w_pixel_pos_x[6]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_5_s0 (
    .Q(w_pixel_pos_x_Z[5]),
    .D(w_pixel_pos_x[5]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_4_s0 (
    .Q(w_pixel_pos_x_Z[4]),
    .D(w_pixel_pos_x[4]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_3_s0 (
    .Q(w_pixel_pos_x_Z[3]),
    .D(w_pixel_pos_x[3]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_7_s0 (
    .Q(w_pixel_pos_y_Z[7]),
    .D(w_pixel_pos_y[7]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_6_s0 (
    .Q(w_pixel_pos_y_Z[6]),
    .D(w_pixel_pos_y[6]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_5_s0 (
    .Q(w_pixel_pos_y_Z[5]),
    .D(w_pixel_pos_y[5]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_4_s0 (
    .Q(w_pixel_pos_y_Z[4]),
    .D(w_pixel_pos_y[4]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_3_s0 (
    .Q(w_pixel_pos_y_Z[3]),
    .D(w_pixel_pos_y[3]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_2_s0 (
    .Q(w_pixel_pos_y_Z[2]),
    .D(w_pixel_pos_y[2]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_1_s0 (
    .Q(w_pixel_pos_y_Z[1]),
    .D(w_pixel_pos_y[1]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_0_s0 (
    .Q(w_pixel_pos_y_Z[0]),
    .D(w_pixel_pos_y[0]),
    .CLK(clk85m) 
);
  DFFCE ff_horizontal_offset_l_2_s0 (
    .Q(w_horizontal_offset_l[2]),
    .D(reg_horizontal_offset_l[2]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_counter_3_s1 (
    .Q(ff_blink_counter[3]),
    .D(n420_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_14),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_3_s1.INIT=1'b0;
  DFFCE ff_blink_counter_2_s1 (
    .Q(ff_blink_counter[2]),
    .D(n421_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_14),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_2_s1.INIT=1'b0;
  DFFCE ff_blink_counter_1_s1 (
    .Q(ff_blink_counter[1]),
    .D(n422_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_14),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_1_s1.INIT=1'b0;
  DFFCE ff_blink_counter_0_s1 (
    .Q(ff_blink_counter[0]),
    .D(n423_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_14),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_0_s1.INIT=1'b0;
  DFFPE ff_interleaving_page_s1 (
    .Q(ff_interleaving_page),
    .D(n443_9),
    .CLK(clk85m),
    .CE(ff_interleaving_page_12),
    .PRESET(n36_6) 
);
defparam ff_interleaving_page_s1.INIT=1'b1;
  DFFC ff_blink_base_0_s1 (
    .Q(ff_blink_base[0]),
    .D(n222_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_blink_base_0_s1.INIT=1'b0;
  ALU w_pixel_pos_x_3_s (
    .SUM(w_pixel_pos_x[3]),
    .COUT(w_pixel_pos_x_3_2),
    .I0(w_screen_pos_x_7_12),
    .I1(ff_horizontal_offset_h[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pixel_pos_x_3_s.ALU_MODE=0;
  ALU w_pixel_pos_x_4_s (
    .SUM(w_pixel_pos_x[4]),
    .COUT(w_pixel_pos_x_4_2),
    .I0(w_screen_pos_x[8]),
    .I1(ff_horizontal_offset_h[4]),
    .I3(GND),
    .CIN(w_pixel_pos_x_3_2) 
);
defparam w_pixel_pos_x_4_s.ALU_MODE=0;
  ALU w_pixel_pos_x_5_s (
    .SUM(w_pixel_pos_x[5]),
    .COUT(w_pixel_pos_x_5_2),
    .I0(w_screen_pos_x[9]),
    .I1(ff_horizontal_offset_h[5]),
    .I3(GND),
    .CIN(w_pixel_pos_x_4_2) 
);
defparam w_pixel_pos_x_5_s.ALU_MODE=0;
  ALU w_pixel_pos_x_6_s (
    .SUM(w_pixel_pos_x[6]),
    .COUT(w_pixel_pos_x_6_2),
    .I0(w_screen_pos_x[10]),
    .I1(ff_horizontal_offset_h[6]),
    .I3(GND),
    .CIN(w_pixel_pos_x_5_2) 
);
defparam w_pixel_pos_x_6_s.ALU_MODE=0;
  ALU w_pixel_pos_x_7_s (
    .SUM(w_pixel_pos_x[7]),
    .COUT(w_pixel_pos_x_7_2),
    .I0(w_screen_pos_x[11]),
    .I1(ff_horizontal_offset_h[7]),
    .I3(GND),
    .CIN(w_pixel_pos_x_6_2) 
);
defparam w_pixel_pos_x_7_s.ALU_MODE=0;
  ALU w_pixel_pos_x_8_s (
    .SUM(w_pixel_pos_x[8]),
    .COUT(w_pixel_pos_x_8_0_COUT),
    .I0(w_screen_pos_x[12]),
    .I1(ff_horizontal_offset_h[8]),
    .I3(GND),
    .CIN(w_pixel_pos_x_7_2) 
);
defparam w_pixel_pos_x_8_s.ALU_MODE=0;
  ALU w_screen_pos_y_3_s (
    .SUM(w_screen_pos_y_3_1),
    .COUT(w_screen_pos_y_3_2),
    .I0(w_v_count[4]),
    .I1(VCC),
    .I3(GND),
    .CIN(w_screen_pos_y_2_7) 
);
defparam w_screen_pos_y_3_s.ALU_MODE=0;
  ALU w_screen_pos_y_5_s (
    .SUM(w_screen_pos_y_5_1),
    .COUT(w_screen_pos_y_5_2),
    .I0(w_v_count[6]),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_4_7) 
);
defparam w_screen_pos_y_5_s.ALU_MODE=0;
  ALU w_screen_pos_y_6_s (
    .SUM(w_screen_pos_y_6_1),
    .COUT(w_screen_pos_y_6_2),
    .I0(w_v_count[7]),
    .I1(VCC),
    .I3(GND),
    .CIN(w_screen_pos_y_5_2) 
);
defparam w_screen_pos_y_6_s.ALU_MODE=0;
  ALU w_screen_pos_y_7_s (
    .SUM(w_screen_pos_y_7_1),
    .COUT(w_screen_pos_y_7_2),
    .I0(w_v_count[8]),
    .I1(VCC),
    .I3(GND),
    .CIN(w_screen_pos_y_6_2) 
);
defparam w_screen_pos_y_7_s.ALU_MODE=0;
  ALU w_screen_pos_y_8_s (
    .SUM(w_screen_pos_y_8_1),
    .COUT(w_screen_pos_y_9_6),
    .I0(w_v_count[9]),
    .I1(VCC),
    .I3(GND),
    .CIN(w_screen_pos_y_7_2) 
);
defparam w_screen_pos_y_8_s.ALU_MODE=0;
  ALU w_screen_pos_y_0_s0 (
    .SUM(w_screen_pos_y[0]),
    .COUT(w_screen_pos_y_0_4),
    .I0(w_v_count[1]),
    .I1(reg_display_adjust[4]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_screen_pos_y_0_s0.ALU_MODE=0;
  ALU w_screen_pos_y_1_s1 (
    .SUM(w_screen_pos_y[1]),
    .COUT(w_screen_pos_y_1_5),
    .I0(w_screen_pos_y_1_8),
    .I1(reg_display_adjust[5]),
    .I3(GND),
    .CIN(w_screen_pos_y_0_4) 
);
defparam w_screen_pos_y_1_s1.ALU_MODE=0;
  ALU w_screen_pos_y_2_s1 (
    .SUM(w_screen_pos_y[2]),
    .COUT(w_screen_pos_y_2_5),
    .I0(w_screen_pos_y_2_8),
    .I1(reg_display_adjust[6]),
    .I3(GND),
    .CIN(w_screen_pos_y_1_5) 
);
defparam w_screen_pos_y_2_s1.ALU_MODE=0;
  ALU w_screen_pos_y_4_s1 (
    .SUM(w_screen_pos_y[4]),
    .COUT(w_screen_pos_y_4_5),
    .I0(w_screen_pos_y_4_8),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_3_7) 
);
defparam w_screen_pos_y_4_s1.ALU_MODE=0;
  ALU w_screen_pos_y_5_s0 (
    .SUM(w_screen_pos_y[5]),
    .COUT(w_screen_pos_y_5_4),
    .I0(w_screen_pos_y_5_1),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_4_5) 
);
defparam w_screen_pos_y_5_s0.ALU_MODE=0;
  ALU w_screen_pos_y_6_s0 (
    .SUM(w_screen_pos_y[6]),
    .COUT(w_screen_pos_y_6_4),
    .I0(w_screen_pos_y_6_1),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_5_4) 
);
defparam w_screen_pos_y_6_s0.ALU_MODE=0;
  ALU w_screen_pos_y_7_s0 (
    .SUM(w_screen_pos_y[7]),
    .COUT(w_screen_pos_y_7_4),
    .I0(w_screen_pos_y_7_1),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_6_4) 
);
defparam w_screen_pos_y_7_s0.ALU_MODE=0;
  ALU w_screen_pos_y_8_s0 (
    .SUM(w_screen_pos_y_0[8]),
    .COUT(w_screen_pos_y_8_4),
    .I0(w_screen_pos_y_8_1),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_7_4) 
);
defparam w_screen_pos_y_8_s0.ALU_MODE=0;
  ALU w_screen_pos_y_9_s0 (
    .SUM(w_screen_pos_y_0[9]),
    .COUT(w_screen_pos_y_9_1_COUT),
    .I0(w_screen_pos_y_9_9),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_8_4) 
);
defparam w_screen_pos_y_9_s0.ALU_MODE=0;
  ALU w_pixel_pos_y_0_s (
    .SUM(w_pixel_pos_y[0]),
    .COUT(w_pixel_pos_y_0_2),
    .I0(w_screen_pos_y[0]),
    .I1(reg_vertical_offset[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pixel_pos_y_0_s.ALU_MODE=0;
  ALU w_pixel_pos_y_1_s (
    .SUM(w_pixel_pos_y[1]),
    .COUT(w_pixel_pos_y_1_2),
    .I0(w_screen_pos_y[1]),
    .I1(reg_vertical_offset[1]),
    .I3(GND),
    .CIN(w_pixel_pos_y_0_2) 
);
defparam w_pixel_pos_y_1_s.ALU_MODE=0;
  ALU w_pixel_pos_y_2_s (
    .SUM(w_pixel_pos_y[2]),
    .COUT(w_pixel_pos_y_2_2),
    .I0(w_screen_pos_y[2]),
    .I1(reg_vertical_offset[2]),
    .I3(GND),
    .CIN(w_pixel_pos_y_1_2) 
);
defparam w_pixel_pos_y_2_s.ALU_MODE=0;
  ALU w_pixel_pos_y_3_s (
    .SUM(w_pixel_pos_y[3]),
    .COUT(w_pixel_pos_y_3_2),
    .I0(w_screen_pos_y[3]),
    .I1(reg_vertical_offset[3]),
    .I3(GND),
    .CIN(w_pixel_pos_y_2_2) 
);
defparam w_pixel_pos_y_3_s.ALU_MODE=0;
  ALU w_pixel_pos_y_4_s (
    .SUM(w_pixel_pos_y[4]),
    .COUT(w_pixel_pos_y_4_2),
    .I0(w_screen_pos_y[4]),
    .I1(reg_vertical_offset[4]),
    .I3(GND),
    .CIN(w_pixel_pos_y_3_2) 
);
defparam w_pixel_pos_y_4_s.ALU_MODE=0;
  ALU w_pixel_pos_y_5_s (
    .SUM(w_pixel_pos_y[5]),
    .COUT(w_pixel_pos_y_5_2),
    .I0(w_screen_pos_y[5]),
    .I1(reg_vertical_offset[5]),
    .I3(GND),
    .CIN(w_pixel_pos_y_4_2) 
);
defparam w_pixel_pos_y_5_s.ALU_MODE=0;
  ALU w_pixel_pos_y_6_s (
    .SUM(w_pixel_pos_y[6]),
    .COUT(w_pixel_pos_y_6_2),
    .I0(w_screen_pos_y[6]),
    .I1(reg_vertical_offset[6]),
    .I3(GND),
    .CIN(w_pixel_pos_y_5_2) 
);
defparam w_pixel_pos_y_6_s.ALU_MODE=0;
  ALU w_pixel_pos_y_7_s (
    .SUM(w_pixel_pos_y[7]),
    .COUT(w_pixel_pos_y_7_0_COUT),
    .I0(w_screen_pos_y[7]),
    .I1(reg_vertical_offset[7]),
    .I3(GND),
    .CIN(w_pixel_pos_y_6_2) 
);
defparam w_pixel_pos_y_7_s.ALU_MODE=0;
  ALU w_screen_pos_y_1_s2 (
    .SUM(w_screen_pos_y_1_8),
    .COUT(w_screen_pos_y_1_7),
    .I0(w_v_count[2]),
    .I1(ff_top_line[2]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_screen_pos_y_1_s2.ALU_MODE=1;
  ALU w_screen_pos_y_2_s2 (
    .SUM(w_screen_pos_y_2_8),
    .COUT(w_screen_pos_y_2_7),
    .I0(w_v_count[3]),
    .I1(ff_top_line[2]),
    .I3(GND),
    .CIN(w_screen_pos_y_1_7) 
);
defparam w_screen_pos_y_2_s2.ALU_MODE=1;
  ALU w_screen_pos_y_4_s2 (
    .SUM(w_screen_pos_y_4_8),
    .COUT(w_screen_pos_y_4_7),
    .I0(w_v_count[5]),
    .I1(ff_top_line[4]),
    .I3(GND),
    .CIN(w_screen_pos_y_3_2) 
);
defparam w_screen_pos_y_4_s2.ALU_MODE=1;
  ALU w_screen_pos_y_3_s2 (
    .SUM(w_screen_pos_y[3]),
    .COUT(w_screen_pos_y_3_7),
    .I0(w_screen_pos_y_3_1),
    .I1(reg_display_adjust[7]),
    .I3(GND),
    .CIN(w_screen_pos_y_2_5) 
);
defparam w_screen_pos_y_3_s2.ALU_MODE=1;
  INV n296_s2 (
    .O(n296_6),
    .I(reg_212lines_mode) 
);
  INV w_screen_pos_y_9_s3 (
    .O(w_screen_pos_y_9_9),
    .I(w_screen_pos_y_9_6) 
);
  INV n62_s4 (
    .O(n62_9),
    .I(w_h_count[0]) 
);
  INV w_screen_pos_x_7_s6 (
    .O(w_screen_pos_x_7_12),
    .I(ff_half_count[7]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_ssg */
module vdp_timing_control_screen_mode (
  clk85m,
  n36_6,
  reg_left_mask,
  reg_display_on,
  w_screen_v_active,
  w_next_1_8,
  n317_10,
  n1836_98,
  n440_10,
  n1245_6,
  w_sprite_mode2_4,
  n469_8,
  ff_interleaving_page,
  reg_scroll_planes,
  reg_interleaving_mode,
  w_screen_mode_vram_rdata,
  w_screen_pos_y_Z,
  w_screen_pos_x_Z,
  w_horizontal_offset_l,
  w_pixel_pos_x_Z,
  reg_backdrop_color,
  reg_pattern_generator_table_base,
  w_pixel_pos_y_Z,
  reg_screen_mode,
  reg_text_back_color,
  reg_pattern_name_table_base,
  reg_color_table_base,
  ff_blink_base,
  w_screen_mode_vram_valid,
  w_screen_mode_display_color_en,
  ff_state_1_7,
  n551_30,
  w_screen_mode_3_3,
  n550_4,
  n2015_4,
  n2015_5,
  n827_32,
  ff_next_vram2_7_10,
  n2015_6,
  n1490_10,
  n827_35,
  ff_next_vram1_3_13,
  n550_6,
  n1470_35,
  n1751_7,
  w_screen_mode_vram_address,
  w_screen_mode_display_color
)
;
input clk85m;
input n36_6;
input reg_left_mask;
input reg_display_on;
input w_screen_v_active;
input w_next_1_8;
input n317_10;
input n1836_98;
input n440_10;
input n1245_6;
input w_sprite_mode2_4;
input n469_8;
input ff_interleaving_page;
input reg_scroll_planes;
input reg_interleaving_mode;
input [31:0] w_screen_mode_vram_rdata;
input [7:3] w_screen_pos_y_Z;
input [13:0] w_screen_pos_x_Z;
input [2:0] w_horizontal_offset_l;
input [8:3] w_pixel_pos_x_Z;
input [7:0] reg_backdrop_color;
input [16:11] reg_pattern_generator_table_base;
input [7:0] w_pixel_pos_y_Z;
input [4:0] reg_screen_mode;
input [7:0] reg_text_back_color;
input [16:10] reg_pattern_name_table_base;
input [16:6] reg_color_table_base;
input [0:0] ff_blink_base;
output w_screen_mode_vram_valid;
output w_screen_mode_display_color_en;
output ff_state_1_7;
output n551_30;
output w_screen_mode_3_3;
output n550_4;
output n2015_4;
output n2015_5;
output n827_32;
output ff_next_vram2_7_10;
output n2015_6;
output n1490_10;
output n827_35;
output ff_next_vram1_3_13;
output n550_6;
output n1470_35;
output n1751_7;
output [16:0] w_screen_mode_vram_address;
output [7:0] w_screen_mode_display_color;
wire n823_2;
wire n824_2;
wire n825_2;
wire n826_2;
wire n803_6;
wire n803_7;
wire n804_6;
wire n804_7;
wire n805_6;
wire n805_7;
wire n806_6;
wire n806_7;
wire n807_6;
wire n807_7;
wire n808_6;
wire n808_7;
wire n809_6;
wire n809_7;
wire n810_6;
wire n810_7;
wire n839_28;
wire n840_28;
wire n841_28;
wire n842_28;
wire n1752_2;
wire n1478_4;
wire n1479_4;
wire n1480_4;
wire n1481_4;
wire n1486_4;
wire n1487_4;
wire n1488_4;
wire n1489_4;
wire n1490_4;
wire n1491_4;
wire n1492_4;
wire n1493_4;
wire n1494_4;
wire n1495_4;
wire n1496_4;
wire n1497_4;
wire n1498_4;
wire n1499_4;
wire n1502_4;
wire n1503_4;
wire n1504_4;
wire n1505_4;
wire n1510_4;
wire n1511_4;
wire n1512_4;
wire n1513_4;
wire n1518_4;
wire n1519_4;
wire n1520_4;
wire n1521_4;
wire n1526_4;
wire n1527_4;
wire n1528_4;
wire n1529_4;
wire n1751_3;
wire n1800_5;
wire n1801_4;
wire n1802_4;
wire n1803_4;
wire n827_29;
wire n828_29;
wire n829_29;
wire n830_29;
wire n831_22;
wire n832_22;
wire n833_22;
wire n834_22;
wire n835_30;
wire n836_29;
wire n837_29;
wire n838_29;
wire n851_25;
wire n852_25;
wire n853_25;
wire n854_25;
wire n855_26;
wire n856_24;
wire n857_24;
wire n858_24;
wire n1097_17;
wire n1098_16;
wire n1099_16;
wire n1100_16;
wire n1101_18;
wire n1102_18;
wire n1103_18;
wire n1104_18;
wire n1105_17;
wire n1106_17;
wire n1107_17;
wire n1108_17;
wire n1109_18;
wire n1110_17;
wire n1111_17;
wire n1112_17;
wire n1113_13;
wire n1114_13;
wire n1115_13;
wire n1116_13;
wire n1117_13;
wire n1118_13;
wire n1119_13;
wire n1120_13;
wire n1121_14;
wire n1122_14;
wire n1123_14;
wire n1124_14;
wire n1129_14;
wire n1130_14;
wire n1131_14;
wire n1132_14;
wire n1470_29;
wire n1471_29;
wire n1472_29;
wire n1473_29;
wire n1474_23;
wire n1475_23;
wire n1476_23;
wire n1477_23;
wire ff_next_vram6_7_7;
wire n728_10;
wire n729_10;
wire n731_10;
wire n732_10;
wire n733_10;
wire n734_10;
wire n735_10;
wire n736_10;
wire n737_10;
wire n738_10;
wire n739_10;
wire n740_10;
wire n741_10;
wire n742_10;
wire n743_10;
wire n744_10;
wire ff_next_vram1_7_8;
wire ff_next_vram1_3_8;
wire ff_next_vram3_7_8;
wire ff_next_vram3_3_8;
wire ff_next_vram4_7_7;
wire ff_next_vram4_3_8;
wire n180_7;
wire n179_7;
wire n177_7;
wire n545_6;
wire n138_8;
wire n137_7;
wire n136_7;
wire n256_9;
wire w_screen_mode_3_4;
wire w_screen_mode_3_5;
wire n1478_5;
wire n1478_6;
wire n1479_5;
wire n1479_6;
wire n1480_5;
wire n1480_6;
wire n1481_5;
wire n1481_6;
wire n1482_5;
wire n1482_6;
wire n1483_5;
wire n1484_5;
wire n1485_5;
wire n1486_5;
wire n1487_5;
wire n1488_5;
wire n1489_5;
wire n1490_5;
wire n1490_6;
wire n1490_8;
wire n1491_5;
wire n1491_6;
wire n1491_7;
wire n1492_5;
wire n1492_6;
wire n1492_7;
wire n1493_5;
wire n1493_6;
wire n1493_7;
wire n1494_5;
wire n1495_5;
wire n1496_5;
wire n1497_5;
wire n1498_5;
wire n1499_5;
wire n1500_5;
wire n1501_5;
wire n1502_5;
wire n1503_5;
wire n1504_5;
wire n1505_5;
wire n1506_5;
wire n1507_5;
wire n1508_5;
wire n1509_5;
wire n1510_5;
wire n1511_5;
wire n1512_5;
wire n1513_5;
wire n1514_5;
wire n1515_5;
wire n1516_5;
wire n1517_5;
wire n1518_5;
wire n1519_5;
wire n1520_5;
wire n1521_5;
wire n1522_5;
wire n1523_5;
wire n1524_5;
wire n1525_5;
wire n1526_5;
wire n1527_5;
wire n1528_5;
wire n1529_5;
wire n1530_5;
wire n1531_5;
wire n1532_5;
wire n1533_5;
wire n1751_5;
wire n827_30;
wire n827_31;
wire n827_33;
wire n828_30;
wire n828_31;
wire n829_30;
wire n829_31;
wire n830_30;
wire n830_31;
wire n831_23;
wire n831_24;
wire n832_23;
wire n832_24;
wire n833_23;
wire n833_24;
wire n834_23;
wire n834_24;
wire n835_31;
wire n835_32;
wire n835_33;
wire n836_30;
wire n836_31;
wire n837_30;
wire n837_31;
wire n838_30;
wire n838_31;
wire n1097_19;
wire n1098_17;
wire n1098_18;
wire n1098_19;
wire n1099_17;
wire n1099_18;
wire n1099_19;
wire n1100_17;
wire n1100_18;
wire n1100_19;
wire n1101_19;
wire n1101_20;
wire n1101_21;
wire n1102_19;
wire n1102_20;
wire n1103_19;
wire n1103_20;
wire n1103_21;
wire n1104_19;
wire n1104_20;
wire n1105_18;
wire n1105_19;
wire n1106_18;
wire n1106_19;
wire n1107_18;
wire n1107_19;
wire n1108_18;
wire n1108_19;
wire n1109_19;
wire n1110_18;
wire n1111_18;
wire n1112_18;
wire n1113_14;
wire n1117_14;
wire n1118_14;
wire n1119_14;
wire n1120_14;
wire n1121_15;
wire n1122_15;
wire n1123_15;
wire n1124_15;
wire n1470_31;
wire n1471_30;
wire n1472_30;
wire n1473_30;
wire n1474_24;
wire n1474_25;
wire n1475_24;
wire n1475_25;
wire n1476_24;
wire n1476_25;
wire n1477_24;
wire n1477_25;
wire ff_screen_h_in_active_10;
wire n728_12;
wire n729_12;
wire n730_11;
wire n730_13;
wire n731_11;
wire n731_12;
wire n732_11;
wire n732_12;
wire n732_13;
wire n733_11;
wire n734_11;
wire n734_12;
wire n734_13;
wire n735_11;
wire n735_12;
wire n735_13;
wire n736_11;
wire n736_12;
wire n736_13;
wire n737_11;
wire n737_12;
wire n737_13;
wire n738_11;
wire n738_12;
wire n738_13;
wire n739_11;
wire n739_12;
wire n739_13;
wire n740_11;
wire n740_12;
wire n741_12;
wire n741_13;
wire n742_11;
wire n742_12;
wire n742_13;
wire n743_11;
wire n743_12;
wire n744_11;
wire n744_13;
wire n744_14;
wire ff_next_vram7_3_8;
wire ff_next_vram7_3_9;
wire ff_next_vram7_3_10;
wire ff_next_vram1_7_9;
wire ff_next_vram1_7_10;
wire ff_next_vram1_7_11;
wire ff_next_vram2_7_9;
wire ff_next_vram3_7_10;
wire ff_next_vram4_7_8;
wire n182_8;
wire n179_8;
wire n545_7;
wire n545_8;
wire n545_9;
wire n138_9;
wire n256_10;
wire n256_11;
wire n1478_8;
wire n1479_8;
wire n1480_8;
wire n1481_8;
wire n1482_8;
wire n1482_9;
wire n1483_7;
wire n1483_8;
wire n1484_6;
wire n1484_7;
wire n1485_6;
wire n1485_7;
wire n1486_6;
wire n1487_6;
wire n1488_6;
wire n1489_6;
wire n1490_9;
wire n1490_11;
wire n1491_8;
wire n1491_9;
wire n1492_8;
wire n1492_9;
wire n1493_8;
wire n1493_9;
wire n1498_6;
wire n1499_6;
wire n1500_6;
wire n1501_6;
wire n1502_6;
wire n1503_6;
wire n1504_6;
wire n1505_6;
wire n1506_6;
wire n1506_7;
wire n1507_6;
wire n1507_7;
wire n1508_6;
wire n1508_7;
wire n1509_6;
wire n1509_7;
wire n1510_6;
wire n1511_6;
wire n1512_6;
wire n1513_6;
wire n1514_6;
wire n1514_7;
wire n1515_6;
wire n1515_7;
wire n1516_6;
wire n1516_7;
wire n1517_6;
wire n1517_7;
wire n1518_6;
wire n1519_6;
wire n1520_6;
wire n1521_6;
wire n1522_6;
wire n1522_7;
wire n1523_6;
wire n1523_7;
wire n1524_6;
wire n1524_7;
wire n1525_6;
wire n1525_7;
wire n1526_6;
wire n1527_6;
wire n1528_6;
wire n1529_6;
wire n1530_6;
wire n1530_7;
wire n1531_6;
wire n1531_7;
wire n1532_6;
wire n1533_6;
wire n827_34;
wire n828_32;
wire n829_32;
wire n830_32;
wire n831_25;
wire n832_25;
wire n833_25;
wire n834_25;
wire n1097_20;
wire n1097_21;
wire n1098_20;
wire n1098_23;
wire n1099_21;
wire n1100_20;
wire n1101_22;
wire n1101_23;
wire n1102_22;
wire n1102_23;
wire n1103_22;
wire n1104_22;
wire n1104_23;
wire n1105_20;
wire n1474_26;
wire n1475_26;
wire n1476_26;
wire n1477_26;
wire ff_pos_x_5_10;
wire ff_screen_h_in_active_11;
wire n728_15;
wire n728_17;
wire n729_14;
wire n729_15;
wire n730_14;
wire n730_15;
wire n731_13;
wire n731_14;
wire n732_14;
wire n732_15;
wire n732_16;
wire n732_17;
wire n733_15;
wire n733_16;
wire n733_17;
wire n733_18;
wire n733_19;
wire n733_20;
wire n733_21;
wire n734_14;
wire n734_15;
wire n734_16;
wire n734_18;
wire n735_14;
wire n735_15;
wire n735_17;
wire n736_14;
wire n736_16;
wire n737_14;
wire n737_15;
wire n737_16;
wire n737_17;
wire n737_18;
wire n737_19;
wire n738_14;
wire n738_15;
wire n738_16;
wire n738_17;
wire n739_15;
wire n739_17;
wire n740_13;
wire n740_14;
wire n740_15;
wire n741_14;
wire n741_15;
wire n742_15;
wire n743_13;
wire n743_14;
wire n743_15;
wire n744_15;
wire n744_16;
wire ff_next_vram1_7_12;
wire ff_next_vram1_7_13;
wire ff_next_vram1_3_10;
wire ff_next_vram1_3_11;
wire ff_next_vram2_7_12;
wire n545_10;
wire n545_11;
wire n256_12;
wire n1478_10;
wire n1479_9;
wire n1480_9;
wire n1481_9;
wire n1482_10;
wire n1486_7;
wire n1487_7;
wire n1488_7;
wire n1489_7;
wire n1494_7;
wire n1494_8;
wire n1495_7;
wire n1496_7;
wire n1497_7;
wire n1498_7;
wire n1502_7;
wire n1503_7;
wire n1504_7;
wire n1505_7;
wire n1506_8;
wire n1507_8;
wire n1508_8;
wire n1509_8;
wire n1510_7;
wire n1511_7;
wire n1512_7;
wire n1513_7;
wire n1514_8;
wire n1515_8;
wire n1516_8;
wire n1517_8;
wire n1518_7;
wire n1519_7;
wire n1520_7;
wire n1521_7;
wire n1522_8;
wire n1522_9;
wire n1523_8;
wire n1523_9;
wire n1524_8;
wire n1524_9;
wire n1525_8;
wire n1525_9;
wire n1530_8;
wire n1531_8;
wire n1532_7;
wire n1533_7;
wire n1098_24;
wire ff_pos_x_5_11;
wire ff_pos_x_5_12;
wire ff_screen_h_in_active_12;
wire ff_screen_h_in_active_13;
wire n729_17;
wire n730_16;
wire n731_15;
wire n732_18;
wire n733_23;
wire n733_24;
wire n733_25;
wire n733_26;
wire n734_19;
wire n734_21;
wire n735_18;
wire n735_19;
wire n736_17;
wire n736_18;
wire n738_18;
wire n738_19;
wire n739_18;
wire n740_16;
wire n740_17;
wire n741_17;
wire n742_16;
wire n742_17;
wire n743_16;
wire ff_next_vram2_3_12;
wire ff_next_vram2_7_14;
wire n178_10;
wire ff_screen_h_in_active_15;
wire n733_28;
wire n1113_17;
wire n1114_16;
wire n1115_16;
wire n1116_16;
wire ff_next_vram5_7_11;
wire ff_next_vram3_7_12;
wire ff_next_vram5_3_10;
wire ff_next_vram7_3_12;
wire n728_19;
wire n733_30;
wire n730_18;
wire ff_next_vram0_7_9;
wire n1799_10;
wire ff_pattern7_7_7;
wire ff_next_vram2_3_14;
wire n1478_12;
wire n1128_17;
wire n1127_17;
wire n1126_17;
wire n1125_20;
wire ff_next_vram7_7_10;
wire ff_next_vram5_7_13;
wire n178_12;
wire n181_9;
wire n744_18;
wire n1498_10;
wire n739_20;
wire n1100_24;
wire n1099_24;
wire n1098_26;
wire n1097_23;
wire n1800_8;
wire n1796_9;
wire n1797_9;
wire n1798_9;
wire n1799_12;
wire n835_36;
wire n742_19;
wire n734_23;
wire n1104_25;
wire n1102_25;
wire n1100_26;
wire n1099_26;
wire n1098_28;
wire n733_32;
wire n734_25;
wire n733_34;
wire n1483_10;
wire n1482_12;
wire ff_next_vram6_3_10;
wire n1470_37;
wire n1481_11;
wire n1480_11;
wire n1479_11;
wire n1478_14;
wire n545_14;
wire n1490_13;
wire n1533_9;
wire n1532_9;
wire n1531_10;
wire n1530_10;
wire n1525_11;
wire n1524_11;
wire n1523_11;
wire n1522_11;
wire n1517_10;
wire n1516_10;
wire n1515_10;
wire n1514_10;
wire n1509_10;
wire n1508_10;
wire n1507_10;
wire n1506_10;
wire n1501_8;
wire n1500_8;
wire n1485_9;
wire n1484_9;
wire n1483_12;
wire n1482_14;
wire n182_13;
wire ff_pos_x_5_14;
wire n729_20;
wire n729_22;
wire n1495_9;
wire n1496_9;
wire n1497_9;
wire n1494_10;
wire n728_21;
wire n741_19;
wire n728_23;
wire n729_24;
wire n728_25;
wire n735_21;
wire n736_20;
wire n739_22;
wire n741_21;
wire n1470_39;
wire n1474_29;
wire ff_next_vram0_7_11;
wire ff_pos_x_5_16;
wire ff_screen_h_in_active;
wire w_pattern_name_t12_pre_3_2;
wire w_pattern_name_t12_pre_4_2;
wire w_pattern_name_t12_pre_5_2;
wire w_pattern_name_t12_pre_6_2;
wire w_pattern_name_t12_pre_7_2;
wire w_pattern_name_t12_pre_8_2;
wire w_pattern_name_t12_pre_9_2;
wire w_pattern_name_t12_pre_10_0_COUT;
wire w_scroll_pos_x_0_3;
wire w_scroll_pos_x_1_3;
wire w_scroll_pos_x_2_3;
wire w_scroll_pos_x_3_3;
wire w_scroll_pos_x_4_3;
wire w_scroll_pos_x_5_3;
wire w_scroll_pos_x_6_3;
wire w_scroll_pos_x_7_3;
wire w_scroll_pos_x_8_3;
wire w_scroll_pos_x_9_0_COUT;
wire n317_2;
wire n317_3;
wire n316_2;
wire n316_3;
wire n315_2;
wire n315_3;
wire n314_2;
wire n314_3;
wire n313_2;
wire n312_6;
wire w_pos_x_0_4;
wire w_pos_x_1_4;
wire w_pos_x_2_4;
wire w_pos_x_3_4;
wire w_pos_x_4_4;
wire w_pos_x_5_4;
wire w_pos_x_6_4;
wire w_pos_x_7_4;
wire n803_9;
wire n804_9;
wire n805_9;
wire n806_9;
wire n807_9;
wire n808_9;
wire n809_9;
wire n810_9;
wire n839_30;
wire n840_30;
wire n841_30;
wire n842_30;
wire [3:3] w_screen_mode;
wire [2:0] ff_phase;
wire [7:0] ff_next_vram0;
wire [7:0] ff_next_vram1;
wire [7:0] ff_next_vram2;
wire [7:0] ff_next_vram3;
wire [7:0] ff_next_vram4;
wire [7:0] ff_next_vram5;
wire [7:0] ff_next_vram6;
wire [7:0] ff_next_vram7;
wire [7:0] ff_pattern0;
wire [7:0] ff_pattern1;
wire [7:0] ff_pattern2;
wire [7:0] ff_pattern3;
wire [7:0] ff_pattern4;
wire [7:0] ff_pattern5;
wire [7:0] ff_pattern6;
wire [7:0] ff_pattern7;
wire [5:0] ff_pos_x;
wire [10:3] w_pattern_name_t12_pre;
wire [9:0] w_scroll_pos_x;
wire [7:0] w_pos_x;
wire VCC;
wire GND;
  LUT3 n839_s28 (
    .F(n823_2),
    .I0(w_screen_mode_vram_rdata[11]),
    .I1(w_screen_mode_vram_rdata[27]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n839_s28.INIT=8'hCA;
  LUT3 n840_s28 (
    .F(n824_2),
    .I0(w_screen_mode_vram_rdata[10]),
    .I1(w_screen_mode_vram_rdata[26]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n840_s28.INIT=8'hCA;
  LUT3 n841_s28 (
    .F(n825_2),
    .I0(w_screen_mode_vram_rdata[9]),
    .I1(w_screen_mode_vram_rdata[25]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n841_s28.INIT=8'hCA;
  LUT3 n842_s28 (
    .F(n826_2),
    .I0(w_screen_mode_vram_rdata[8]),
    .I1(w_screen_mode_vram_rdata[24]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n842_s28.INIT=8'hCA;
  LUT3 n803_s6 (
    .F(n803_6),
    .I0(w_screen_mode_vram_rdata[7]),
    .I1(w_screen_mode_vram_rdata[15]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n803_s6.INIT=8'hCA;
  LUT3 n803_s7 (
    .F(n803_7),
    .I0(w_screen_mode_vram_rdata[23]),
    .I1(w_screen_mode_vram_rdata[31]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n803_s7.INIT=8'hCA;
  LUT3 n804_s6 (
    .F(n804_6),
    .I0(w_screen_mode_vram_rdata[6]),
    .I1(w_screen_mode_vram_rdata[14]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n804_s6.INIT=8'hCA;
  LUT3 n804_s7 (
    .F(n804_7),
    .I0(w_screen_mode_vram_rdata[22]),
    .I1(w_screen_mode_vram_rdata[30]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n804_s7.INIT=8'hCA;
  LUT3 n805_s6 (
    .F(n805_6),
    .I0(w_screen_mode_vram_rdata[5]),
    .I1(w_screen_mode_vram_rdata[13]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n805_s6.INIT=8'hCA;
  LUT3 n805_s7 (
    .F(n805_7),
    .I0(w_screen_mode_vram_rdata[21]),
    .I1(w_screen_mode_vram_rdata[29]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n805_s7.INIT=8'hCA;
  LUT3 n806_s6 (
    .F(n806_6),
    .I0(w_screen_mode_vram_rdata[4]),
    .I1(w_screen_mode_vram_rdata[12]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n806_s6.INIT=8'hCA;
  LUT3 n806_s7 (
    .F(n806_7),
    .I0(w_screen_mode_vram_rdata[20]),
    .I1(w_screen_mode_vram_rdata[28]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n806_s7.INIT=8'hCA;
  LUT3 n807_s6 (
    .F(n807_6),
    .I0(w_screen_mode_vram_rdata[3]),
    .I1(w_screen_mode_vram_rdata[11]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n807_s6.INIT=8'hCA;
  LUT3 n807_s7 (
    .F(n807_7),
    .I0(w_screen_mode_vram_rdata[19]),
    .I1(w_screen_mode_vram_rdata[27]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n807_s7.INIT=8'hCA;
  LUT3 n808_s6 (
    .F(n808_6),
    .I0(w_screen_mode_vram_rdata[2]),
    .I1(w_screen_mode_vram_rdata[10]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n808_s6.INIT=8'hCA;
  LUT3 n808_s7 (
    .F(n808_7),
    .I0(w_screen_mode_vram_rdata[18]),
    .I1(w_screen_mode_vram_rdata[26]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n808_s7.INIT=8'hCA;
  LUT3 n809_s6 (
    .F(n809_6),
    .I0(w_screen_mode_vram_rdata[1]),
    .I1(w_screen_mode_vram_rdata[9]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n809_s6.INIT=8'hCA;
  LUT3 n809_s7 (
    .F(n809_7),
    .I0(w_screen_mode_vram_rdata[17]),
    .I1(w_screen_mode_vram_rdata[25]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n809_s7.INIT=8'hCA;
  LUT3 n810_s6 (
    .F(n810_6),
    .I0(w_screen_mode_vram_rdata[0]),
    .I1(w_screen_mode_vram_rdata[8]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n810_s6.INIT=8'hCA;
  LUT3 n810_s7 (
    .F(n810_7),
    .I0(w_screen_mode_vram_rdata[16]),
    .I1(w_screen_mode_vram_rdata[24]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n810_s7.INIT=8'hCA;
  LUT3 n839_s27 (
    .F(n839_28),
    .I0(w_screen_mode_vram_rdata[23]),
    .I1(w_screen_mode_vram_rdata[19]),
    .I2(n551_30) 
);
defparam n839_s27.INIT=8'hCA;
  LUT3 n840_s27 (
    .F(n840_28),
    .I0(w_screen_mode_vram_rdata[22]),
    .I1(w_screen_mode_vram_rdata[18]),
    .I2(n551_30) 
);
defparam n840_s27.INIT=8'hCA;
  LUT3 n841_s27 (
    .F(n841_28),
    .I0(w_screen_mode_vram_rdata[21]),
    .I1(w_screen_mode_vram_rdata[17]),
    .I2(n551_30) 
);
defparam n841_s27.INIT=8'hCA;
  LUT3 n842_s27 (
    .F(n842_28),
    .I0(w_screen_mode_vram_rdata[20]),
    .I1(w_screen_mode_vram_rdata[16]),
    .I2(n551_30) 
);
defparam n842_s27.INIT=8'hCA;
  LUT4 n98_s4 (
    .F(ff_state_1_7),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[1]),
    .I2(w_screen_pos_x_Z[2]),
    .I3(w_screen_pos_x_Z[3]) 
);
defparam n98_s4.INIT=16'h8000;
  LUT4 n2015_s0 (
    .F(n1752_2),
    .I0(n2015_4),
    .I1(w_screen_pos_x_Z[3]),
    .I2(n2015_5),
    .I3(w_screen_pos_x_Z[2]) 
);
defparam n2015_s0.INIT=16'hD000;
  LUT2 n1478_s1 (
    .F(n1478_4),
    .I0(n1478_5),
    .I1(n1478_6) 
);
defparam n1478_s1.INIT=4'hE;
  LUT2 n1479_s1 (
    .F(n1479_4),
    .I0(n1479_5),
    .I1(n1479_6) 
);
defparam n1479_s1.INIT=4'hE;
  LUT2 n1480_s1 (
    .F(n1480_4),
    .I0(n1480_5),
    .I1(n1480_6) 
);
defparam n1480_s1.INIT=4'hE;
  LUT2 n1481_s1 (
    .F(n1481_4),
    .I0(n1481_5),
    .I1(n1481_6) 
);
defparam n1481_s1.INIT=4'hE;
  LUT2 n1486_s1 (
    .F(n1486_4),
    .I0(n1478_5),
    .I1(n1486_5) 
);
defparam n1486_s1.INIT=4'hE;
  LUT2 n1487_s1 (
    .F(n1487_4),
    .I0(n1479_5),
    .I1(n1487_5) 
);
defparam n1487_s1.INIT=4'hE;
  LUT2 n1488_s1 (
    .F(n1488_4),
    .I0(n1480_5),
    .I1(n1488_5) 
);
defparam n1488_s1.INIT=4'hE;
  LUT2 n1489_s1 (
    .F(n1489_4),
    .I0(n1481_5),
    .I1(n1489_5) 
);
defparam n1489_s1.INIT=4'hE;
  LUT4 n1490_s1 (
    .F(n1490_4),
    .I0(n1490_5),
    .I1(n1490_6),
    .I2(n1490_13),
    .I3(n1490_8) 
);
defparam n1490_s1.INIT=16'h40FF;
  LUT4 n1491_s1 (
    .F(n1491_4),
    .I0(n1491_5),
    .I1(n1491_6),
    .I2(n1490_13),
    .I3(n1491_7) 
);
defparam n1491_s1.INIT=16'h40FF;
  LUT4 n1492_s1 (
    .F(n1492_4),
    .I0(n1492_5),
    .I1(n1492_6),
    .I2(n1490_13),
    .I3(n1492_7) 
);
defparam n1492_s1.INIT=16'h40FF;
  LUT4 n1493_s1 (
    .F(n1493_4),
    .I0(n1493_5),
    .I1(n1493_6),
    .I2(n1490_13),
    .I3(n1493_7) 
);
defparam n1493_s1.INIT=16'h40FF;
  LUT2 n1494_s1 (
    .F(n1494_4),
    .I0(n1478_5),
    .I1(n1494_5) 
);
defparam n1494_s1.INIT=4'hE;
  LUT2 n1495_s1 (
    .F(n1495_4),
    .I0(n1479_5),
    .I1(n1495_5) 
);
defparam n1495_s1.INIT=4'hE;
  LUT2 n1496_s1 (
    .F(n1496_4),
    .I0(n1480_5),
    .I1(n1496_5) 
);
defparam n1496_s1.INIT=4'hE;
  LUT2 n1497_s1 (
    .F(n1497_4),
    .I0(n1481_5),
    .I1(n1497_5) 
);
defparam n1497_s1.INIT=4'hE;
  LUT2 n1498_s1 (
    .F(n1498_4),
    .I0(n1482_12),
    .I1(n1498_5) 
);
defparam n1498_s1.INIT=4'hE;
  LUT2 n1499_s1 (
    .F(n1499_4),
    .I0(n1483_10),
    .I1(n1499_5) 
);
defparam n1499_s1.INIT=4'hE;
  LUT2 n1502_s1 (
    .F(n1502_4),
    .I0(n1478_5),
    .I1(n1502_5) 
);
defparam n1502_s1.INIT=4'hE;
  LUT2 n1503_s1 (
    .F(n1503_4),
    .I0(n1479_5),
    .I1(n1503_5) 
);
defparam n1503_s1.INIT=4'hE;
  LUT2 n1504_s1 (
    .F(n1504_4),
    .I0(n1480_5),
    .I1(n1504_5) 
);
defparam n1504_s1.INIT=4'hE;
  LUT2 n1505_s1 (
    .F(n1505_4),
    .I0(n1481_5),
    .I1(n1505_5) 
);
defparam n1505_s1.INIT=4'hE;
  LUT2 n1510_s1 (
    .F(n1510_4),
    .I0(n1478_5),
    .I1(n1510_5) 
);
defparam n1510_s1.INIT=4'hE;
  LUT2 n1511_s1 (
    .F(n1511_4),
    .I0(n1479_5),
    .I1(n1511_5) 
);
defparam n1511_s1.INIT=4'hE;
  LUT2 n1512_s1 (
    .F(n1512_4),
    .I0(n1480_5),
    .I1(n1512_5) 
);
defparam n1512_s1.INIT=4'hE;
  LUT2 n1513_s1 (
    .F(n1513_4),
    .I0(n1481_5),
    .I1(n1513_5) 
);
defparam n1513_s1.INIT=4'hE;
  LUT2 n1518_s1 (
    .F(n1518_4),
    .I0(n1478_5),
    .I1(n1518_5) 
);
defparam n1518_s1.INIT=4'hE;
  LUT2 n1519_s1 (
    .F(n1519_4),
    .I0(n1479_5),
    .I1(n1519_5) 
);
defparam n1519_s1.INIT=4'hE;
  LUT2 n1520_s1 (
    .F(n1520_4),
    .I0(n1480_5),
    .I1(n1520_5) 
);
defparam n1520_s1.INIT=4'hE;
  LUT2 n1521_s1 (
    .F(n1521_4),
    .I0(n1481_5),
    .I1(n1521_5) 
);
defparam n1521_s1.INIT=4'hE;
  LUT2 n1526_s1 (
    .F(n1526_4),
    .I0(n1478_5),
    .I1(n1526_5) 
);
defparam n1526_s1.INIT=4'hE;
  LUT2 n1527_s1 (
    .F(n1527_4),
    .I0(n1479_5),
    .I1(n1527_5) 
);
defparam n1527_s1.INIT=4'hE;
  LUT2 n1528_s1 (
    .F(n1528_4),
    .I0(n1480_5),
    .I1(n1528_5) 
);
defparam n1528_s1.INIT=4'hE;
  LUT2 n1529_s1 (
    .F(n1529_4),
    .I0(n1481_5),
    .I1(n1529_5) 
);
defparam n1529_s1.INIT=4'hE;
  LUT4 n1751_s0 (
    .F(n1751_3),
    .I0(n1751_7),
    .I1(reg_left_mask),
    .I2(n1751_5),
    .I3(reg_display_on) 
);
defparam n1751_s0.INIT=16'hBF00;
  LUT3 n1800_s2 (
    .F(n1800_5),
    .I0(ff_pattern0[3]),
    .I1(ff_pattern0[7]),
    .I2(n1800_8) 
);
defparam n1800_s2.INIT=8'hCA;
  LUT3 n1801_s1 (
    .F(n1801_4),
    .I0(ff_pattern0[2]),
    .I1(ff_pattern0[6]),
    .I2(n1800_8) 
);
defparam n1801_s1.INIT=8'hCA;
  LUT3 n1802_s1 (
    .F(n1802_4),
    .I0(ff_pattern0[1]),
    .I1(ff_pattern0[5]),
    .I2(n1800_8) 
);
defparam n1802_s1.INIT=8'hCA;
  LUT3 n1803_s1 (
    .F(n1803_4),
    .I0(ff_pattern0[0]),
    .I1(ff_pattern0[4]),
    .I2(n1800_8) 
);
defparam n1803_s1.INIT=8'hCA;
  LUT4 n827_s21 (
    .F(n827_29),
    .I0(n827_30),
    .I1(n827_31),
    .I2(n827_32),
    .I3(n827_33) 
);
defparam n827_s21.INIT=16'h888F;
  LUT4 n828_s21 (
    .F(n828_29),
    .I0(n828_30),
    .I1(n827_31),
    .I2(n827_32),
    .I3(n828_31) 
);
defparam n828_s21.INIT=16'h888F;
  LUT4 n829_s21 (
    .F(n829_29),
    .I0(n829_30),
    .I1(n827_31),
    .I2(n827_32),
    .I3(n829_31) 
);
defparam n829_s21.INIT=16'h888F;
  LUT4 n830_s21 (
    .F(n830_29),
    .I0(n830_30),
    .I1(n827_31),
    .I2(n827_32),
    .I3(n830_31) 
);
defparam n830_s21.INIT=16'h888F;
  LUT2 n831_s18 (
    .F(n831_22),
    .I0(n831_23),
    .I1(n831_24) 
);
defparam n831_s18.INIT=4'h8;
  LUT2 n832_s18 (
    .F(n832_22),
    .I0(n832_23),
    .I1(n832_24) 
);
defparam n832_s18.INIT=4'h8;
  LUT2 n833_s18 (
    .F(n833_22),
    .I0(n833_23),
    .I1(n833_24) 
);
defparam n833_s18.INIT=4'h8;
  LUT2 n834_s18 (
    .F(n834_22),
    .I0(n834_23),
    .I1(n834_24) 
);
defparam n834_s18.INIT=4'h8;
  LUT4 n835_s24 (
    .F(n835_30),
    .I0(n835_31),
    .I1(ff_next_vram4[7]),
    .I2(n835_32),
    .I3(n835_33) 
);
defparam n835_s24.INIT=16'hFFF8;
  LUT4 n836_s23 (
    .F(n836_29),
    .I0(n835_31),
    .I1(ff_next_vram4[6]),
    .I2(n836_30),
    .I3(n836_31) 
);
defparam n836_s23.INIT=16'hFFF8;
  LUT4 n837_s23 (
    .F(n837_29),
    .I0(n835_31),
    .I1(ff_next_vram4[5]),
    .I2(n837_30),
    .I3(n837_31) 
);
defparam n837_s23.INIT=16'hFFF8;
  LUT4 n838_s23 (
    .F(n838_29),
    .I0(n835_31),
    .I1(ff_next_vram4[4]),
    .I2(n838_30),
    .I3(n838_31) 
);
defparam n838_s23.INIT=16'hFFF8;
  LUT4 n851_s19 (
    .F(n851_25),
    .I0(ff_next_vram6[7]),
    .I1(n827_31),
    .I2(w_screen_mode_vram_rdata[31]),
    .I3(n551_30) 
);
defparam n851_s19.INIT=16'hF888;
  LUT4 n852_s19 (
    .F(n852_25),
    .I0(ff_next_vram6[6]),
    .I1(n827_31),
    .I2(w_screen_mode_vram_rdata[30]),
    .I3(n551_30) 
);
defparam n852_s19.INIT=16'hF888;
  LUT4 n853_s19 (
    .F(n853_25),
    .I0(ff_next_vram6[5]),
    .I1(n827_31),
    .I2(w_screen_mode_vram_rdata[29]),
    .I3(n551_30) 
);
defparam n853_s19.INIT=16'hF888;
  LUT4 n854_s19 (
    .F(n854_25),
    .I0(ff_next_vram6[4]),
    .I1(n827_31),
    .I2(w_screen_mode_vram_rdata[28]),
    .I3(n551_30) 
);
defparam n854_s19.INIT=16'hF888;
  LUT3 n855_s22 (
    .F(n855_26),
    .I0(w_screen_mode_vram_rdata[27]),
    .I1(w_screen_mode_vram_rdata[31]),
    .I2(n551_30) 
);
defparam n855_s22.INIT=8'hAC;
  LUT3 n856_s20 (
    .F(n856_24),
    .I0(w_screen_mode_vram_rdata[26]),
    .I1(w_screen_mode_vram_rdata[30]),
    .I2(n551_30) 
);
defparam n856_s20.INIT=8'hAC;
  LUT3 n857_s20 (
    .F(n857_24),
    .I0(w_screen_mode_vram_rdata[25]),
    .I1(w_screen_mode_vram_rdata[29]),
    .I2(n551_30) 
);
defparam n857_s20.INIT=8'hAC;
  LUT3 n858_s20 (
    .F(n858_24),
    .I0(w_screen_mode_vram_rdata[24]),
    .I1(w_screen_mode_vram_rdata[28]),
    .I2(n551_30) 
);
defparam n858_s20.INIT=8'hAC;
  LUT4 n1097_s13 (
    .F(n1097_17),
    .I0(n827_31),
    .I1(ff_next_vram2[7]),
    .I2(n1097_23),
    .I3(n1097_19) 
);
defparam n1097_s13.INIT=16'h8F00;
  LUT3 n1098_s12 (
    .F(n1098_16),
    .I0(n1098_17),
    .I1(n1098_18),
    .I2(n1098_19) 
);
defparam n1098_s12.INIT=8'h01;
  LUT3 n1099_s12 (
    .F(n1099_16),
    .I0(n1099_17),
    .I1(n1099_18),
    .I2(n1099_19) 
);
defparam n1099_s12.INIT=8'h01;
  LUT3 n1100_s12 (
    .F(n1100_16),
    .I0(n1100_17),
    .I1(n1100_18),
    .I2(n1100_19) 
);
defparam n1100_s12.INIT=8'h01;
  LUT3 n1101_s14 (
    .F(n1101_18),
    .I0(n1101_19),
    .I1(n1101_20),
    .I2(n1101_21) 
);
defparam n1101_s14.INIT=8'hFE;
  LUT4 n1102_s14 (
    .F(n1102_18),
    .I0(n827_31),
    .I1(n808_9),
    .I2(n1102_19),
    .I3(n1102_20) 
);
defparam n1102_s14.INIT=16'h8F00;
  LUT3 n1103_s14 (
    .F(n1103_18),
    .I0(n1103_19),
    .I1(n1103_20),
    .I2(n1103_21) 
);
defparam n1103_s14.INIT=8'hFE;
  LUT4 n1104_s14 (
    .F(n1104_18),
    .I0(n827_31),
    .I1(n810_9),
    .I2(n1104_19),
    .I3(n1104_20) 
);
defparam n1104_s14.INIT=16'h008F;
  LUT3 n1105_s13 (
    .F(n1105_17),
    .I0(n1105_18),
    .I1(n1105_19),
    .I2(ff_phase[2]) 
);
defparam n1105_s13.INIT=8'h35;
  LUT3 n1106_s13 (
    .F(n1106_17),
    .I0(n1106_18),
    .I1(n1106_19),
    .I2(ff_phase[2]) 
);
defparam n1106_s13.INIT=8'h35;
  LUT3 n1107_s13 (
    .F(n1107_17),
    .I0(n1107_18),
    .I1(n1107_19),
    .I2(ff_phase[2]) 
);
defparam n1107_s13.INIT=8'h35;
  LUT3 n1108_s13 (
    .F(n1108_17),
    .I0(n1108_18),
    .I1(n1108_19),
    .I2(ff_phase[2]) 
);
defparam n1108_s13.INIT=8'h35;
  LUT3 n1109_s14 (
    .F(n1109_18),
    .I0(w_screen_mode_vram_rdata[11]),
    .I1(n1109_19),
    .I2(ff_phase[2]) 
);
defparam n1109_s14.INIT=8'hCA;
  LUT3 n1110_s13 (
    .F(n1110_17),
    .I0(w_screen_mode_vram_rdata[10]),
    .I1(n1110_18),
    .I2(ff_phase[2]) 
);
defparam n1110_s13.INIT=8'hCA;
  LUT3 n1111_s13 (
    .F(n1111_17),
    .I0(w_screen_mode_vram_rdata[9]),
    .I1(n1111_18),
    .I2(ff_phase[2]) 
);
defparam n1111_s13.INIT=8'hCA;
  LUT3 n1112_s13 (
    .F(n1112_17),
    .I0(w_screen_mode_vram_rdata[8]),
    .I1(n1112_18),
    .I2(ff_phase[2]) 
);
defparam n1112_s13.INIT=8'hCA;
  LUT4 n1113_s9 (
    .F(n1113_13),
    .I0(n1113_14),
    .I1(ff_next_vram5[7]),
    .I2(n1113_17),
    .I3(ff_phase[1]) 
);
defparam n1113_s9.INIT=16'h4F44;
  LUT4 n1114_s9 (
    .F(n1114_13),
    .I0(n1113_14),
    .I1(ff_next_vram5[6]),
    .I2(n1114_16),
    .I3(ff_phase[1]) 
);
defparam n1114_s9.INIT=16'h4F44;
  LUT4 n1115_s9 (
    .F(n1115_13),
    .I0(n1113_14),
    .I1(ff_next_vram5[5]),
    .I2(n1115_16),
    .I3(ff_phase[1]) 
);
defparam n1115_s9.INIT=16'h4F44;
  LUT4 n1116_s9 (
    .F(n1116_13),
    .I0(n1113_14),
    .I1(ff_next_vram5[4]),
    .I2(n1116_16),
    .I3(ff_phase[1]) 
);
defparam n1116_s9.INIT=16'h4F44;
  LUT4 n1117_s9 (
    .F(n1117_13),
    .I0(n551_30),
    .I1(n1117_14),
    .I2(ff_phase[1]),
    .I3(w_screen_mode_vram_rdata[19]) 
);
defparam n1117_s9.INIT=16'hBF30;
  LUT4 n1118_s9 (
    .F(n1118_13),
    .I0(n551_30),
    .I1(n1118_14),
    .I2(ff_phase[1]),
    .I3(w_screen_mode_vram_rdata[18]) 
);
defparam n1118_s9.INIT=16'hBF30;
  LUT4 n1119_s9 (
    .F(n1119_13),
    .I0(n551_30),
    .I1(n1119_14),
    .I2(ff_phase[1]),
    .I3(w_screen_mode_vram_rdata[17]) 
);
defparam n1119_s9.INIT=16'hBF30;
  LUT4 n1120_s9 (
    .F(n1120_13),
    .I0(n551_30),
    .I1(n1120_14),
    .I2(ff_phase[1]),
    .I3(w_screen_mode_vram_rdata[16]) 
);
defparam n1120_s9.INIT=16'hBF30;
  LUT3 n1121_s10 (
    .F(n1121_14),
    .I0(n1121_15),
    .I1(w_screen_mode_vram_rdata[7]),
    .I2(ff_phase[1]) 
);
defparam n1121_s10.INIT=8'hC5;
  LUT3 n1122_s10 (
    .F(n1122_14),
    .I0(n1122_15),
    .I1(w_screen_mode_vram_rdata[6]),
    .I2(ff_phase[1]) 
);
defparam n1122_s10.INIT=8'hC5;
  LUT3 n1123_s10 (
    .F(n1123_14),
    .I0(n1123_15),
    .I1(w_screen_mode_vram_rdata[5]),
    .I2(ff_phase[1]) 
);
defparam n1123_s10.INIT=8'hC5;
  LUT3 n1124_s10 (
    .F(n1124_14),
    .I0(n1124_15),
    .I1(w_screen_mode_vram_rdata[4]),
    .I2(ff_phase[1]) 
);
defparam n1124_s10.INIT=8'hC5;
  LUT4 n1129_s10 (
    .F(n1129_14),
    .I0(ff_next_vram7[7]),
    .I1(n827_31),
    .I2(w_screen_mode_vram_rdata[31]),
    .I3(ff_phase[1]) 
);
defparam n1129_s10.INIT=16'hF088;
  LUT4 n1130_s10 (
    .F(n1130_14),
    .I0(ff_next_vram7[6]),
    .I1(n827_31),
    .I2(w_screen_mode_vram_rdata[30]),
    .I3(ff_phase[1]) 
);
defparam n1130_s10.INIT=16'hF088;
  LUT4 n1131_s10 (
    .F(n1131_14),
    .I0(ff_next_vram7[5]),
    .I1(n827_31),
    .I2(w_screen_mode_vram_rdata[29]),
    .I3(ff_phase[1]) 
);
defparam n1131_s10.INIT=16'hF088;
  LUT4 n1132_s10 (
    .F(n1132_14),
    .I0(ff_next_vram7[4]),
    .I1(n827_31),
    .I2(w_screen_mode_vram_rdata[28]),
    .I3(ff_phase[1]) 
);
defparam n1132_s10.INIT=16'hF088;
  LUT3 n1470_s21 (
    .F(n1470_29),
    .I0(n1470_35),
    .I1(reg_backdrop_color[3]),
    .I2(n1470_31) 
);
defparam n1470_s21.INIT=8'h8F;
  LUT3 n1471_s21 (
    .F(n1471_29),
    .I0(n1470_35),
    .I1(reg_backdrop_color[2]),
    .I2(n1471_30) 
);
defparam n1471_s21.INIT=8'h8F;
  LUT3 n1472_s21 (
    .F(n1472_29),
    .I0(n1470_35),
    .I1(reg_backdrop_color[1]),
    .I2(n1472_30) 
);
defparam n1472_s21.INIT=8'h8F;
  LUT3 n1473_s21 (
    .F(n1473_29),
    .I0(n1470_35),
    .I1(reg_backdrop_color[0]),
    .I2(n1473_30) 
);
defparam n1473_s21.INIT=8'h8F;
  LUT4 n1474_s19 (
    .F(n1474_23),
    .I0(n1474_24),
    .I1(n1474_25),
    .I2(w_screen_mode[3]),
    .I3(n1490_13) 
);
defparam n1474_s19.INIT=16'h3A33;
  LUT4 n1475_s19 (
    .F(n1475_23),
    .I0(n1475_24),
    .I1(n1475_25),
    .I2(w_screen_mode[3]),
    .I3(n1490_13) 
);
defparam n1475_s19.INIT=16'h3A33;
  LUT4 n1476_s19 (
    .F(n1476_23),
    .I0(n1476_24),
    .I1(n1476_25),
    .I2(reg_backdrop_color[1]),
    .I3(n1490_13) 
);
defparam n1476_s19.INIT=16'hEEF0;
  LUT4 n1477_s19 (
    .F(n1477_23),
    .I0(n1477_24),
    .I1(n1477_25),
    .I2(reg_backdrop_color[0]),
    .I3(n1490_13) 
);
defparam n1477_s19.INIT=16'hEEF0;
  LUT2 ff_next_vram6_7_s3 (
    .F(ff_next_vram6_7_7),
    .I0(n1470_35),
    .I1(ff_next_vram4_7_7) 
);
defparam ff_next_vram6_7_s3.INIT=4'h4;
  LUT4 n728_s6 (
    .F(n728_10),
    .I0(n728_21),
    .I1(reg_pattern_generator_table_base[16]),
    .I2(n728_12),
    .I3(n728_25) 
);
defparam n728_s6.INIT=16'hFFF4;
  LUT4 n729_s6 (
    .F(n729_10),
    .I0(n728_21),
    .I1(reg_pattern_generator_table_base[15]),
    .I2(n729_24),
    .I3(n729_12) 
);
defparam n729_s6.INIT=16'hF4FF;
  LUT2 n731_s6 (
    .F(n731_10),
    .I0(n731_11),
    .I1(n731_12) 
);
defparam n731_s6.INIT=4'h7;
  LUT4 n732_s6 (
    .F(n732_10),
    .I0(n732_11),
    .I1(reg_pattern_generator_table_base[12]),
    .I2(n732_12),
    .I3(n732_13) 
);
defparam n732_s6.INIT=16'hF4FF;
  LUT4 n733_s6 (
    .F(n733_10),
    .I0(n733_11),
    .I1(n733_32),
    .I2(n733_30),
    .I3(n733_28) 
);
defparam n733_s6.INIT=16'hFFF4;
  LUT3 n734_s6 (
    .F(n734_10),
    .I0(n734_11),
    .I1(n734_12),
    .I2(n734_13) 
);
defparam n734_s6.INIT=8'hEF;
  LUT4 n735_s6 (
    .F(n735_10),
    .I0(n735_11),
    .I1(n735_12),
    .I2(n733_32),
    .I3(n735_13) 
);
defparam n735_s6.INIT=16'hB0FF;
  LUT4 n736_s6 (
    .F(n736_10),
    .I0(n736_11),
    .I1(n736_12),
    .I2(n733_32),
    .I3(n736_13) 
);
defparam n736_s6.INIT=16'hB0FF;
  LUT4 n737_s6 (
    .F(n737_10),
    .I0(n737_11),
    .I1(ff_next_vram0_7_9),
    .I2(n737_12),
    .I3(n737_13) 
);
defparam n737_s6.INIT=16'hF4FF;
  LUT4 n738_s6 (
    .F(n738_10),
    .I0(n738_11),
    .I1(ff_next_vram0_7_9),
    .I2(n738_12),
    .I3(n738_13) 
);
defparam n738_s6.INIT=16'hF4FF;
  LUT4 n739_s6 (
    .F(n739_10),
    .I0(n739_11),
    .I1(ff_next_vram0[2]),
    .I2(n739_12),
    .I3(n739_13) 
);
defparam n739_s6.INIT=16'hF4FF;
  LUT4 n740_s6 (
    .F(n740_10),
    .I0(n739_11),
    .I1(ff_next_vram0[1]),
    .I2(n740_11),
    .I3(n740_12) 
);
defparam n740_s6.INIT=16'hFFF4;
  LUT4 n741_s6 (
    .F(n741_10),
    .I0(n741_19),
    .I1(n733_32),
    .I2(n741_12),
    .I3(n741_13) 
);
defparam n741_s6.INIT=16'hF4FF;
  LUT4 n742_s6 (
    .F(n742_10),
    .I0(n742_11),
    .I1(w_pixel_pos_y_Z[2]),
    .I2(n742_12),
    .I3(n742_13) 
);
defparam n742_s6.INIT=16'hFFF4;
  LUT4 n743_s6 (
    .F(n743_10),
    .I0(n742_11),
    .I1(w_pixel_pos_y_Z[1]),
    .I2(n743_11),
    .I3(n743_12) 
);
defparam n743_s6.INIT=16'hFFF4;
  LUT4 n744_s6 (
    .F(n744_10),
    .I0(n744_11),
    .I1(n744_18),
    .I2(n744_13),
    .I3(n744_14) 
);
defparam n744_s6.INIT=16'hF4FF;
  LUT4 n551_s22 (
    .F(n551_30),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[2]),
    .I3(reg_screen_mode[4]) 
);
defparam n551_s22.INIT=16'h1000;
  LUT4 ff_next_vram1_7_s3 (
    .F(ff_next_vram1_7_8),
    .I0(ff_next_vram1_7_9),
    .I1(ff_next_vram1_7_10),
    .I2(ff_next_vram1_7_11),
    .I3(ff_next_vram7_3_10) 
);
defparam ff_next_vram1_7_s3.INIT=16'h0D00;
  LUT4 ff_next_vram1_3_s3 (
    .F(ff_next_vram1_3_8),
    .I0(ff_next_vram1_7_9),
    .I1(ff_next_vram1_3_13),
    .I2(ff_next_vram1_7_11),
    .I3(ff_next_vram7_3_10) 
);
defparam ff_next_vram1_3_s3.INIT=16'h0D00;
  LUT3 ff_next_vram3_7_s3 (
    .F(ff_next_vram3_7_8),
    .I0(ff_next_vram3_7_12),
    .I1(ff_phase[2]),
    .I2(ff_next_vram3_7_10) 
);
defparam ff_next_vram3_7_s3.INIT=8'hE0;
  LUT4 ff_next_vram3_3_s3 (
    .F(ff_next_vram3_3_8),
    .I0(ff_next_vram7_3_8),
    .I1(ff_next_vram7_3_9),
    .I2(ff_phase[2]),
    .I3(ff_next_vram3_7_10) 
);
defparam ff_next_vram3_3_s3.INIT=16'hF400;
  LUT2 ff_next_vram4_7_s3 (
    .F(ff_next_vram4_7_7),
    .I0(ff_next_vram4_7_8),
    .I1(ff_next_vram0_7_11) 
);
defparam ff_next_vram4_7_s3.INIT=4'h4;
  LUT3 ff_next_vram4_3_s4 (
    .F(ff_next_vram4_3_8),
    .I0(ff_next_vram2_3_14),
    .I1(n1470_35),
    .I2(ff_next_vram0_7_11) 
);
defparam ff_next_vram4_3_s4.INIT=8'hE0;
  LUT4 n180_s2 (
    .F(n180_7),
    .I0(ff_pos_x[1]),
    .I1(ff_pos_x[0]),
    .I2(n182_8),
    .I3(ff_pos_x[2]) 
);
defparam n180_s2.INIT=16'h0708;
  LUT4 n179_s2 (
    .F(n179_7),
    .I0(ff_pos_x[0]),
    .I1(n179_8),
    .I2(n182_8),
    .I3(ff_pos_x[3]) 
);
defparam n179_s2.INIT=16'h0708;
  LUT4 n177_s2 (
    .F(n177_7),
    .I0(ff_pos_x[4]),
    .I1(n178_10),
    .I2(n182_8),
    .I3(ff_pos_x[5]) 
);
defparam n177_s2.INIT=16'h0708;
  LUT4 n545_s1 (
    .F(n545_6),
    .I0(n545_7),
    .I1(ff_phase[1]),
    .I2(n545_8),
    .I3(n545_9) 
);
defparam n545_s1.INIT=16'hB000;
  LUT2 n138_s3 (
    .F(n138_8),
    .I0(ff_phase[0]),
    .I1(n138_9) 
);
defparam n138_s3.INIT=4'h1;
  LUT3 n137_s2 (
    .F(n137_7),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]),
    .I2(n138_9) 
);
defparam n137_s2.INIT=8'h06;
  LUT4 n136_s2 (
    .F(n136_7),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]),
    .I2(ff_phase[2]),
    .I3(n138_9) 
);
defparam n136_s2.INIT=16'h0078;
  LUT3 n256_s4 (
    .F(n256_9),
    .I0(n256_10),
    .I1(n256_11),
    .I2(ff_state_1_7) 
);
defparam n256_s4.INIT=8'hBF;
  LUT3 w_screen_mode_3_s0 (
    .F(w_screen_mode_3_3),
    .I0(reg_screen_mode[4]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[0]) 
);
defparam w_screen_mode_3_s0.INIT=8'h40;
  LUT2 w_screen_mode_3_s1 (
    .F(w_screen_mode_3_4),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[2]) 
);
defparam w_screen_mode_3_s1.INIT=4'h1;
  LUT4 w_screen_mode_3_s2 (
    .F(w_screen_mode_3_5),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(reg_screen_mode[1]) 
);
defparam w_screen_mode_3_s2.INIT=16'h0100;
  LUT2 n550_s1 (
    .F(n550_4),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[1]) 
);
defparam n550_s1.INIT=4'h1;
  LUT2 n2015_s1 (
    .F(n2015_4),
    .I0(n1470_35),
    .I1(n2015_6) 
);
defparam n2015_s1.INIT=4'h1;
  LUT2 n2015_s2 (
    .F(n2015_5),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[1]) 
);
defparam n2015_s2.INIT=4'h8;
  LUT4 n1478_s2 (
    .F(n1478_5),
    .I0(n1470_35),
    .I1(reg_backdrop_color[3]),
    .I2(n1478_14),
    .I3(n1482_6) 
);
defparam n1478_s2.INIT=16'h00F8;
  LUT4 n1478_s3 (
    .F(n1478_6),
    .I0(n1478_8),
    .I1(ff_pattern1[7]),
    .I2(n1478_12),
    .I3(n1482_6) 
);
defparam n1478_s3.INIT=16'h5C00;
  LUT4 n1479_s2 (
    .F(n1479_5),
    .I0(n1470_35),
    .I1(reg_backdrop_color[2]),
    .I2(n1479_11),
    .I3(n1482_6) 
);
defparam n1479_s2.INIT=16'h00F8;
  LUT4 n1479_s3 (
    .F(n1479_6),
    .I0(n1479_8),
    .I1(ff_pattern1[6]),
    .I2(n1478_12),
    .I3(n1482_6) 
);
defparam n1479_s3.INIT=16'h5C00;
  LUT4 n1480_s2 (
    .F(n1480_5),
    .I0(n1470_35),
    .I1(reg_backdrop_color[1]),
    .I2(n1480_11),
    .I3(n1482_6) 
);
defparam n1480_s2.INIT=16'h00F8;
  LUT4 n1480_s3 (
    .F(n1480_6),
    .I0(n1480_8),
    .I1(ff_pattern1[5]),
    .I2(n1478_12),
    .I3(n1482_6) 
);
defparam n1480_s3.INIT=16'h5C00;
  LUT4 n1481_s2 (
    .F(n1481_5),
    .I0(n1470_35),
    .I1(reg_backdrop_color[0]),
    .I2(n1481_11),
    .I3(n1482_6) 
);
defparam n1481_s2.INIT=16'h00F8;
  LUT4 n1481_s3 (
    .F(n1481_6),
    .I0(n1481_8),
    .I1(ff_pattern1[4]),
    .I2(n1478_12),
    .I3(n1482_6) 
);
defparam n1481_s3.INIT=16'h5C00;
  LUT4 n1482_s2 (
    .F(n1482_5),
    .I0(n1482_8),
    .I1(n1482_9),
    .I2(ff_pattern1[3]),
    .I3(n1478_12) 
);
defparam n1482_s2.INIT=16'hEEF0;
  LUT2 n1482_s3 (
    .F(n1482_6),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active) 
);
defparam n1482_s3.INIT=4'h8;
  LUT4 n1483_s2 (
    .F(n1483_5),
    .I0(n1483_7),
    .I1(n1483_8),
    .I2(ff_pattern1[2]),
    .I3(n1478_12) 
);
defparam n1483_s2.INIT=16'hEEF0;
  LUT4 n1484_s2 (
    .F(n1484_5),
    .I0(n1484_6),
    .I1(n1484_7),
    .I2(ff_pattern1[1]),
    .I3(n1478_12) 
);
defparam n1484_s2.INIT=16'hEEF0;
  LUT4 n1485_s2 (
    .F(n1485_5),
    .I0(n1485_6),
    .I1(n1485_7),
    .I2(ff_pattern1[0]),
    .I3(n1478_12) 
);
defparam n1485_s2.INIT=16'hEEF0;
  LUT4 n1486_s2 (
    .F(n1486_5),
    .I0(n1486_6),
    .I1(ff_pattern2[7]),
    .I2(n1478_12),
    .I3(n1482_6) 
);
defparam n1486_s2.INIT=16'h5C00;
  LUT4 n1487_s2 (
    .F(n1487_5),
    .I0(n1487_6),
    .I1(ff_pattern2[6]),
    .I2(n1478_12),
    .I3(n1482_6) 
);
defparam n1487_s2.INIT=16'h5C00;
  LUT4 n1488_s2 (
    .F(n1488_5),
    .I0(n1488_6),
    .I1(ff_pattern2[5]),
    .I2(n1478_12),
    .I3(n1482_6) 
);
defparam n1488_s2.INIT=16'h5C00;
  LUT4 n1489_s2 (
    .F(n1489_5),
    .I0(n1489_6),
    .I1(ff_pattern2[4]),
    .I2(n1478_12),
    .I3(n1482_6) 
);
defparam n1489_s2.INIT=16'h5C00;
  LUT4 n1490_s2 (
    .F(n1490_5),
    .I0(n1490_9),
    .I1(ff_next_vram2[7]),
    .I2(n1490_10),
    .I3(w_screen_mode[3]) 
);
defparam n1490_s2.INIT=16'h5300;
  LUT4 n1490_s3 (
    .F(n1490_6),
    .I0(w_screen_mode[3]),
    .I1(n1490_11),
    .I2(ff_next_vram1[3]),
    .I3(ff_next_vram2_3_14) 
);
defparam n1490_s3.INIT=16'hF0EE;
  LUT4 n1490_s5 (
    .F(n1490_8),
    .I0(n1478_12),
    .I1(n1482_6),
    .I2(ff_pattern2[3]),
    .I3(n1482_12) 
);
defparam n1490_s5.INIT=16'h00BF;
  LUT4 n1491_s2 (
    .F(n1491_5),
    .I0(n1491_8),
    .I1(ff_next_vram2[6]),
    .I2(n1490_10),
    .I3(w_screen_mode[3]) 
);
defparam n1491_s2.INIT=16'h5300;
  LUT4 n1491_s3 (
    .F(n1491_6),
    .I0(w_screen_mode[3]),
    .I1(n1491_9),
    .I2(ff_next_vram1[2]),
    .I3(ff_next_vram2_3_14) 
);
defparam n1491_s3.INIT=16'hF0EE;
  LUT4 n1491_s4 (
    .F(n1491_7),
    .I0(n1478_12),
    .I1(n1482_6),
    .I2(ff_pattern2[2]),
    .I3(n1483_10) 
);
defparam n1491_s4.INIT=16'h00BF;
  LUT4 n1492_s2 (
    .F(n1492_5),
    .I0(n1492_8),
    .I1(ff_next_vram2[5]),
    .I2(n1490_10),
    .I3(w_screen_mode[3]) 
);
defparam n1492_s2.INIT=16'h5300;
  LUT4 n1492_s3 (
    .F(n1492_6),
    .I0(w_screen_mode[3]),
    .I1(n1492_9),
    .I2(ff_next_vram1[1]),
    .I3(ff_next_vram2_3_14) 
);
defparam n1492_s3.INIT=16'hF0EE;
  LUT4 n1492_s4 (
    .F(n1492_7),
    .I0(n1478_12),
    .I1(ff_pattern2[1]),
    .I2(reg_backdrop_color[1]),
    .I3(n1482_6) 
);
defparam n1492_s4.INIT=16'hBB0F;
  LUT4 n1493_s2 (
    .F(n1493_5),
    .I0(n1493_8),
    .I1(ff_next_vram2[4]),
    .I2(n1490_10),
    .I3(w_screen_mode[3]) 
);
defparam n1493_s2.INIT=16'h5300;
  LUT4 n1493_s3 (
    .F(n1493_6),
    .I0(w_screen_mode[3]),
    .I1(n1493_9),
    .I2(ff_next_vram1[0]),
    .I3(ff_next_vram2_3_14) 
);
defparam n1493_s3.INIT=16'hF0EE;
  LUT4 n1493_s4 (
    .F(n1493_7),
    .I0(n1478_12),
    .I1(ff_pattern2[0]),
    .I2(reg_backdrop_color[0]),
    .I3(n1482_6) 
);
defparam n1493_s4.INIT=16'hBB0F;
  LUT4 n1494_s2 (
    .F(n1494_5),
    .I0(n1494_10),
    .I1(ff_pattern3[7]),
    .I2(n1478_12),
    .I3(n1482_6) 
);
defparam n1494_s2.INIT=16'h5C00;
  LUT4 n1495_s2 (
    .F(n1495_5),
    .I0(n1495_9),
    .I1(ff_pattern3[6]),
    .I2(n1478_12),
    .I3(n1482_6) 
);
defparam n1495_s2.INIT=16'h5C00;
  LUT4 n1496_s2 (
    .F(n1496_5),
    .I0(n1496_9),
    .I1(ff_pattern3[5]),
    .I2(n1478_12),
    .I3(n1482_6) 
);
defparam n1496_s2.INIT=16'h5C00;
  LUT4 n1497_s2 (
    .F(n1497_5),
    .I0(n1497_9),
    .I1(ff_pattern3[4]),
    .I2(n1478_12),
    .I3(n1482_6) 
);
defparam n1497_s2.INIT=16'h5C00;
  LUT4 n1498_s2 (
    .F(n1498_5),
    .I0(n1498_6),
    .I1(ff_pattern3[3]),
    .I2(n1478_12),
    .I3(n1482_6) 
);
defparam n1498_s2.INIT=16'hAC00;
  LUT4 n1499_s2 (
    .F(n1499_5),
    .I0(n1499_6),
    .I1(ff_pattern3[2]),
    .I2(n1478_12),
    .I3(n1482_6) 
);
defparam n1499_s2.INIT=16'hAC00;
  LUT3 n1500_s2 (
    .F(n1500_5),
    .I0(n1500_6),
    .I1(ff_pattern3[1]),
    .I2(n1478_12) 
);
defparam n1500_s2.INIT=8'hAC;
  LUT3 n1501_s2 (
    .F(n1501_5),
    .I0(n1501_6),
    .I1(ff_pattern3[0]),
    .I2(n1478_12) 
);
defparam n1501_s2.INIT=8'hAC;
  LUT4 n1502_s2 (
    .F(n1502_5),
    .I0(n1502_6),
    .I1(ff_pattern4[7]),
    .I2(n1478_12),
    .I3(n1482_6) 
);
defparam n1502_s2.INIT=16'h5C00;
  LUT4 n1503_s2 (
    .F(n1503_5),
    .I0(n1503_6),
    .I1(ff_pattern4[6]),
    .I2(n1478_12),
    .I3(n1482_6) 
);
defparam n1503_s2.INIT=16'h5C00;
  LUT4 n1504_s2 (
    .F(n1504_5),
    .I0(n1504_6),
    .I1(ff_pattern4[5]),
    .I2(n1478_12),
    .I3(n1482_6) 
);
defparam n1504_s2.INIT=16'h5C00;
  LUT4 n1505_s2 (
    .F(n1505_5),
    .I0(n1505_6),
    .I1(ff_pattern4[4]),
    .I2(n1478_12),
    .I3(n1482_6) 
);
defparam n1505_s2.INIT=16'h5C00;
  LUT4 n1506_s2 (
    .F(n1506_5),
    .I0(n1506_6),
    .I1(n1506_7),
    .I2(ff_pattern4[3]),
    .I3(n1478_12) 
);
defparam n1506_s2.INIT=16'hEEF0;
  LUT4 n1507_s2 (
    .F(n1507_5),
    .I0(n1507_6),
    .I1(n1507_7),
    .I2(ff_pattern4[2]),
    .I3(n1478_12) 
);
defparam n1507_s2.INIT=16'hEEF0;
  LUT4 n1508_s2 (
    .F(n1508_5),
    .I0(n1508_6),
    .I1(n1508_7),
    .I2(ff_pattern4[1]),
    .I3(n1478_12) 
);
defparam n1508_s2.INIT=16'hEEF0;
  LUT4 n1509_s2 (
    .F(n1509_5),
    .I0(n1509_6),
    .I1(n1509_7),
    .I2(ff_pattern4[0]),
    .I3(n1478_12) 
);
defparam n1509_s2.INIT=16'hEEF0;
  LUT4 n1510_s2 (
    .F(n1510_5),
    .I0(n1510_6),
    .I1(ff_pattern5[7]),
    .I2(n1478_12),
    .I3(n1482_6) 
);
defparam n1510_s2.INIT=16'h5C00;
  LUT4 n1511_s2 (
    .F(n1511_5),
    .I0(n1511_6),
    .I1(ff_pattern5[6]),
    .I2(n1478_12),
    .I3(n1482_6) 
);
defparam n1511_s2.INIT=16'h5C00;
  LUT4 n1512_s2 (
    .F(n1512_5),
    .I0(n1512_6),
    .I1(ff_pattern5[5]),
    .I2(n1478_12),
    .I3(n1482_6) 
);
defparam n1512_s2.INIT=16'h5C00;
  LUT4 n1513_s2 (
    .F(n1513_5),
    .I0(n1513_6),
    .I1(ff_pattern5[4]),
    .I2(n1478_12),
    .I3(n1482_6) 
);
defparam n1513_s2.INIT=16'h5C00;
  LUT4 n1514_s2 (
    .F(n1514_5),
    .I0(n1514_6),
    .I1(n1514_7),
    .I2(ff_pattern5[3]),
    .I3(n1478_12) 
);
defparam n1514_s2.INIT=16'hEEF0;
  LUT4 n1515_s2 (
    .F(n1515_5),
    .I0(n1515_6),
    .I1(n1515_7),
    .I2(ff_pattern5[2]),
    .I3(n1478_12) 
);
defparam n1515_s2.INIT=16'hEEF0;
  LUT4 n1516_s2 (
    .F(n1516_5),
    .I0(n1516_6),
    .I1(n1516_7),
    .I2(ff_pattern5[1]),
    .I3(n1478_12) 
);
defparam n1516_s2.INIT=16'hEEF0;
  LUT4 n1517_s2 (
    .F(n1517_5),
    .I0(n1517_6),
    .I1(n1517_7),
    .I2(ff_pattern5[0]),
    .I3(n1478_12) 
);
defparam n1517_s2.INIT=16'hEEF0;
  LUT4 n1518_s2 (
    .F(n1518_5),
    .I0(n1518_6),
    .I1(ff_pattern6[7]),
    .I2(n1478_12),
    .I3(n1482_6) 
);
defparam n1518_s2.INIT=16'h5C00;
  LUT4 n1519_s2 (
    .F(n1519_5),
    .I0(n1519_6),
    .I1(ff_pattern6[6]),
    .I2(n1478_12),
    .I3(n1482_6) 
);
defparam n1519_s2.INIT=16'h5C00;
  LUT4 n1520_s2 (
    .F(n1520_5),
    .I0(n1520_6),
    .I1(ff_pattern6[5]),
    .I2(n1478_12),
    .I3(n1482_6) 
);
defparam n1520_s2.INIT=16'h5C00;
  LUT4 n1521_s2 (
    .F(n1521_5),
    .I0(n1521_6),
    .I1(ff_pattern6[4]),
    .I2(n1478_12),
    .I3(n1482_6) 
);
defparam n1521_s2.INIT=16'h5C00;
  LUT4 n1522_s2 (
    .F(n1522_5),
    .I0(n1522_6),
    .I1(n1522_7),
    .I2(ff_pattern6[3]),
    .I3(n1478_12) 
);
defparam n1522_s2.INIT=16'hEEF0;
  LUT4 n1523_s2 (
    .F(n1523_5),
    .I0(n1523_6),
    .I1(n1523_7),
    .I2(ff_pattern6[2]),
    .I3(n1478_12) 
);
defparam n1523_s2.INIT=16'hEEF0;
  LUT4 n1524_s2 (
    .F(n1524_5),
    .I0(n1524_6),
    .I1(n1524_7),
    .I2(ff_pattern6[1]),
    .I3(n1478_12) 
);
defparam n1524_s2.INIT=16'hEEF0;
  LUT4 n1525_s2 (
    .F(n1525_5),
    .I0(n1525_6),
    .I1(n1525_7),
    .I2(ff_pattern6[0]),
    .I3(n1478_12) 
);
defparam n1525_s2.INIT=16'hEEF0;
  LUT4 n1526_s2 (
    .F(n1526_5),
    .I0(n1526_6),
    .I1(ff_pattern7[7]),
    .I2(n1478_12),
    .I3(n1482_6) 
);
defparam n1526_s2.INIT=16'h5C00;
  LUT4 n1527_s2 (
    .F(n1527_5),
    .I0(n1527_6),
    .I1(ff_pattern7[6]),
    .I2(n1478_12),
    .I3(n1482_6) 
);
defparam n1527_s2.INIT=16'h5C00;
  LUT4 n1528_s2 (
    .F(n1528_5),
    .I0(n1528_6),
    .I1(ff_pattern7[5]),
    .I2(n1478_12),
    .I3(n1482_6) 
);
defparam n1528_s2.INIT=16'h5C00;
  LUT4 n1529_s2 (
    .F(n1529_5),
    .I0(n1529_6),
    .I1(ff_pattern7[4]),
    .I2(n1478_12),
    .I3(n1482_6) 
);
defparam n1529_s2.INIT=16'h5C00;
  LUT4 n1530_s2 (
    .F(n1530_5),
    .I0(n1530_6),
    .I1(n1530_7),
    .I2(ff_pattern7[3]),
    .I3(n1478_12) 
);
defparam n1530_s2.INIT=16'hEEF0;
  LUT4 n1531_s2 (
    .F(n1531_5),
    .I0(n1531_6),
    .I1(n1531_7),
    .I2(ff_pattern7[2]),
    .I3(n1478_12) 
);
defparam n1531_s2.INIT=16'hEEF0;
  LUT4 n1532_s2 (
    .F(n1532_5),
    .I0(n1476_24),
    .I1(n1532_6),
    .I2(ff_pattern7[1]),
    .I3(n1478_12) 
);
defparam n1532_s2.INIT=16'hEEF0;
  LUT4 n1533_s2 (
    .F(n1533_5),
    .I0(n1477_24),
    .I1(n1533_6),
    .I2(ff_pattern7[0]),
    .I3(n1478_12) 
);
defparam n1533_s2.INIT=16'hEEF0;
  LUT2 n1751_s2 (
    .F(n1751_5),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]) 
);
defparam n1751_s2.INIT=4'h1;
  LUT3 n827_s22 (
    .F(n827_30),
    .I0(n827_34),
    .I1(n803_9),
    .I2(n1470_35) 
);
defparam n827_s22.INIT=8'hAC;
  LUT3 n827_s23 (
    .F(n827_31),
    .I0(n827_35),
    .I1(n1490_10),
    .I2(n827_32) 
);
defparam n827_s23.INIT=8'hE0;
  LUT3 n827_s24 (
    .F(n827_32),
    .I0(n2015_6),
    .I1(n551_30),
    .I2(ff_next_vram2_7_10) 
);
defparam n827_s24.INIT=8'h01;
  LUT4 n827_s25 (
    .F(n827_33),
    .I0(n803_9),
    .I1(w_screen_mode_vram_rdata[7]),
    .I2(n1490_10),
    .I3(n827_35) 
);
defparam n827_s25.INIT=16'hF335;
  LUT3 n828_s22 (
    .F(n828_30),
    .I0(n828_32),
    .I1(n804_9),
    .I2(n1470_35) 
);
defparam n828_s22.INIT=8'hAC;
  LUT4 n828_s23 (
    .F(n828_31),
    .I0(n804_9),
    .I1(w_screen_mode_vram_rdata[6]),
    .I2(n1490_10),
    .I3(n827_35) 
);
defparam n828_s23.INIT=16'hF335;
  LUT3 n829_s22 (
    .F(n829_30),
    .I0(n829_32),
    .I1(n805_9),
    .I2(n1470_35) 
);
defparam n829_s22.INIT=8'hAC;
  LUT4 n829_s23 (
    .F(n829_31),
    .I0(n805_9),
    .I1(w_screen_mode_vram_rdata[5]),
    .I2(n1490_10),
    .I3(n827_35) 
);
defparam n829_s23.INIT=16'hF335;
  LUT3 n830_s22 (
    .F(n830_30),
    .I0(n830_32),
    .I1(n806_9),
    .I2(n1470_35) 
);
defparam n830_s22.INIT=8'hAC;
  LUT4 n830_s23 (
    .F(n830_31),
    .I0(n806_9),
    .I1(w_screen_mode_vram_rdata[4]),
    .I2(n1490_10),
    .I3(n827_35) 
);
defparam n830_s23.INIT=16'hF335;
  LUT4 n831_s19 (
    .F(n831_23),
    .I0(ff_next_vram2_3_14),
    .I1(n807_9),
    .I2(n831_25),
    .I3(n1470_35) 
);
defparam n831_s19.INIT=16'h0FEE;
  LUT4 n831_s20 (
    .F(n831_24),
    .I0(w_screen_mode_vram_rdata[3]),
    .I1(n551_30),
    .I2(w_screen_mode_vram_rdata[7]),
    .I3(ff_next_vram1_3_13) 
);
defparam n831_s20.INIT=16'hB0BB;
  LUT4 n832_s19 (
    .F(n832_23),
    .I0(ff_next_vram2_3_14),
    .I1(n808_9),
    .I2(n832_25),
    .I3(n1470_35) 
);
defparam n832_s19.INIT=16'hF0EE;
  LUT4 n832_s20 (
    .F(n832_24),
    .I0(w_screen_mode_vram_rdata[2]),
    .I1(n551_30),
    .I2(w_screen_mode_vram_rdata[6]),
    .I3(ff_next_vram1_3_13) 
);
defparam n832_s20.INIT=16'hB0BB;
  LUT4 n833_s19 (
    .F(n833_23),
    .I0(ff_next_vram2_3_14),
    .I1(n809_9),
    .I2(n833_25),
    .I3(n1470_35) 
);
defparam n833_s19.INIT=16'hF0EE;
  LUT4 n833_s20 (
    .F(n833_24),
    .I0(w_screen_mode_vram_rdata[1]),
    .I1(n551_30),
    .I2(w_screen_mode_vram_rdata[5]),
    .I3(ff_next_vram1_3_13) 
);
defparam n833_s20.INIT=16'hB0BB;
  LUT4 n834_s19 (
    .F(n834_23),
    .I0(ff_next_vram2_3_14),
    .I1(n810_9),
    .I2(n834_25),
    .I3(n1470_35) 
);
defparam n834_s19.INIT=16'h0FEE;
  LUT4 n834_s20 (
    .F(n834_24),
    .I0(w_screen_mode_vram_rdata[0]),
    .I1(n551_30),
    .I2(w_screen_mode_vram_rdata[4]),
    .I3(ff_next_vram1_3_13) 
);
defparam n834_s20.INIT=16'hB0BB;
  LUT2 n835_s25 (
    .F(n835_31),
    .I0(n1470_35),
    .I1(n835_36) 
);
defparam n835_s25.INIT=4'h4;
  LUT2 n835_s26 (
    .F(n835_32),
    .I0(w_screen_mode_vram_rdata[23]),
    .I1(n551_30) 
);
defparam n835_s26.INIT=4'h8;
  LUT4 n835_s27 (
    .F(n835_33),
    .I0(w_screen_mode_vram_rdata[15]),
    .I1(w_screen_mode_vram_rdata[31]),
    .I2(w_screen_mode_vram_address[1]),
    .I3(w_screen_mode[3]) 
);
defparam n835_s27.INIT=16'hCA00;
  LUT2 n836_s24 (
    .F(n836_30),
    .I0(w_screen_mode_vram_rdata[22]),
    .I1(n551_30) 
);
defparam n836_s24.INIT=4'h8;
  LUT4 n836_s25 (
    .F(n836_31),
    .I0(w_screen_mode_vram_rdata[14]),
    .I1(w_screen_mode_vram_rdata[30]),
    .I2(w_screen_mode_vram_address[1]),
    .I3(w_screen_mode[3]) 
);
defparam n836_s25.INIT=16'hCA00;
  LUT2 n837_s24 (
    .F(n837_30),
    .I0(w_screen_mode_vram_rdata[21]),
    .I1(n551_30) 
);
defparam n837_s24.INIT=4'h8;
  LUT4 n837_s25 (
    .F(n837_31),
    .I0(w_screen_mode_vram_rdata[13]),
    .I1(w_screen_mode_vram_rdata[29]),
    .I2(w_screen_mode_vram_address[1]),
    .I3(w_screen_mode[3]) 
);
defparam n837_s25.INIT=16'hCA00;
  LUT2 n838_s24 (
    .F(n838_30),
    .I0(w_screen_mode_vram_rdata[20]),
    .I1(n551_30) 
);
defparam n838_s24.INIT=4'h8;
  LUT4 n838_s25 (
    .F(n838_31),
    .I0(w_screen_mode_vram_rdata[12]),
    .I1(w_screen_mode_vram_rdata[28]),
    .I2(w_screen_mode_vram_address[1]),
    .I3(w_screen_mode[3]) 
);
defparam n838_s25.INIT=16'hCA00;
  LUT4 n1097_s15 (
    .F(n1097_19),
    .I0(n827_31),
    .I1(n803_9),
    .I2(n1097_20),
    .I3(n1097_21) 
);
defparam n1097_s15.INIT=16'h008F;
  LUT4 n1098_s13 (
    .F(n1098_17),
    .I0(n827_31),
    .I1(n804_9),
    .I2(n1098_20),
    .I3(n1098_28) 
);
defparam n1098_s13.INIT=16'h0700;
  LUT3 n1098_s14 (
    .F(n1098_18),
    .I0(n827_31),
    .I1(ff_next_vram2[6]),
    .I2(n1098_26) 
);
defparam n1098_s14.INIT=8'h70;
  LUT4 n1098_s15 (
    .F(n1098_19),
    .I0(reg_text_back_color[6]),
    .I1(reg_backdrop_color[6]),
    .I2(n1098_23),
    .I3(ff_phase[2]) 
);
defparam n1098_s15.INIT=16'h5300;
  LUT3 n1099_s13 (
    .F(n1099_17),
    .I0(n827_31),
    .I1(ff_next_vram2[5]),
    .I2(n1099_24) 
);
defparam n1099_s13.INIT=8'h70;
  LUT4 n1099_s14 (
    .F(n1099_18),
    .I0(n827_31),
    .I1(n805_9),
    .I2(n1099_21),
    .I3(n1099_26) 
);
defparam n1099_s14.INIT=16'h0700;
  LUT4 n1099_s15 (
    .F(n1099_19),
    .I0(reg_text_back_color[5]),
    .I1(reg_backdrop_color[5]),
    .I2(n1098_23),
    .I3(ff_phase[2]) 
);
defparam n1099_s15.INIT=16'h5300;
  LUT4 n1100_s13 (
    .F(n1100_17),
    .I0(n827_31),
    .I1(n806_9),
    .I2(n1100_20),
    .I3(n1100_26) 
);
defparam n1100_s13.INIT=16'h0700;
  LUT3 n1100_s14 (
    .F(n1100_18),
    .I0(n827_31),
    .I1(ff_next_vram2[4]),
    .I2(n1100_24) 
);
defparam n1100_s14.INIT=8'h70;
  LUT4 n1100_s15 (
    .F(n1100_19),
    .I0(reg_text_back_color[4]),
    .I1(reg_backdrop_color[4]),
    .I2(n1098_23),
    .I3(ff_phase[2]) 
);
defparam n1100_s15.INIT=16'h5300;
  LUT4 n1101_s15 (
    .F(n1101_19),
    .I0(w_screen_mode_vram_rdata[11]),
    .I1(w_screen_mode_vram_rdata[15]),
    .I2(n551_30),
    .I3(ff_next_vram2_7_9) 
);
defparam n1101_s15.INIT=16'hAC00;
  LUT4 n1101_s16 (
    .F(n1101_20),
    .I0(reg_text_back_color[3]),
    .I1(reg_backdrop_color[3]),
    .I2(n1098_23),
    .I3(ff_phase[2]) 
);
defparam n1101_s16.INIT=16'hAC00;
  LUT4 n1101_s17 (
    .F(n1101_21),
    .I0(n827_31),
    .I1(n807_9),
    .I2(n1101_22),
    .I3(n1101_23) 
);
defparam n1101_s17.INIT=16'h8F00;
  LUT3 n1102_s15 (
    .F(n1102_19),
    .I0(ff_next_vram2_3_14),
    .I1(ff_next_vram2[2]),
    .I2(n1102_25) 
);
defparam n1102_s15.INIT=8'h70;
  LUT4 n1102_s16 (
    .F(n1102_20),
    .I0(n1102_22),
    .I1(ff_phase[1]),
    .I2(n1102_23),
    .I3(ff_phase[2]) 
);
defparam n1102_s16.INIT=16'h0FDD;
  LUT4 n1103_s15 (
    .F(n1103_19),
    .I0(w_screen_mode_vram_rdata[9]),
    .I1(w_screen_mode_vram_rdata[13]),
    .I2(n551_30),
    .I3(ff_next_vram2_7_9) 
);
defparam n1103_s15.INIT=16'hAC00;
  LUT4 n1103_s16 (
    .F(n1103_20),
    .I0(reg_text_back_color[1]),
    .I1(reg_backdrop_color[1]),
    .I2(n1098_23),
    .I3(ff_phase[2]) 
);
defparam n1103_s16.INIT=16'hAC00;
  LUT4 n1103_s17 (
    .F(n1103_21),
    .I0(n827_31),
    .I1(n809_9),
    .I2(n1103_22),
    .I3(n1101_23) 
);
defparam n1103_s17.INIT=16'h8F00;
  LUT3 n1104_s15 (
    .F(n1104_19),
    .I0(ff_next_vram2_3_14),
    .I1(ff_next_vram2[0]),
    .I2(n1104_25) 
);
defparam n1104_s15.INIT=8'h70;
  LUT3 n1104_s16 (
    .F(n1104_20),
    .I0(n1104_22),
    .I1(n1104_23),
    .I2(ff_phase[2]) 
);
defparam n1104_s16.INIT=8'hCA;
  LUT4 n1105_s14 (
    .F(n1105_18),
    .I0(ff_next_vram3[7]),
    .I1(n827_31),
    .I2(w_screen_mode_vram_rdata[15]),
    .I3(ff_phase[1]) 
);
defparam n1105_s14.INIT=16'h0F77;
  LUT3 n1105_s15 (
    .F(n1105_19),
    .I0(reg_text_back_color[7]),
    .I1(reg_backdrop_color[7]),
    .I2(n1105_20) 
);
defparam n1105_s15.INIT=8'h53;
  LUT4 n1106_s14 (
    .F(n1106_18),
    .I0(ff_next_vram3[6]),
    .I1(n827_31),
    .I2(w_screen_mode_vram_rdata[14]),
    .I3(ff_phase[1]) 
);
defparam n1106_s14.INIT=16'h0F77;
  LUT3 n1106_s15 (
    .F(n1106_19),
    .I0(reg_text_back_color[6]),
    .I1(reg_backdrop_color[6]),
    .I2(n1105_20) 
);
defparam n1106_s15.INIT=8'h53;
  LUT4 n1107_s14 (
    .F(n1107_18),
    .I0(ff_next_vram3[5]),
    .I1(n827_31),
    .I2(w_screen_mode_vram_rdata[13]),
    .I3(ff_phase[1]) 
);
defparam n1107_s14.INIT=16'h0F77;
  LUT3 n1107_s15 (
    .F(n1107_19),
    .I0(reg_text_back_color[5]),
    .I1(reg_backdrop_color[5]),
    .I2(n1105_20) 
);
defparam n1107_s15.INIT=8'h53;
  LUT4 n1108_s14 (
    .F(n1108_18),
    .I0(ff_next_vram3[4]),
    .I1(n827_31),
    .I2(w_screen_mode_vram_rdata[12]),
    .I3(ff_phase[1]) 
);
defparam n1108_s14.INIT=16'h0F77;
  LUT3 n1108_s15 (
    .F(n1108_19),
    .I0(reg_text_back_color[4]),
    .I1(reg_backdrop_color[4]),
    .I2(n1105_20) 
);
defparam n1108_s15.INIT=8'h53;
  LUT3 n1109_s15 (
    .F(n1109_19),
    .I0(reg_text_back_color[3]),
    .I1(reg_backdrop_color[3]),
    .I2(n1105_20) 
);
defparam n1109_s15.INIT=8'hAC;
  LUT3 n1110_s14 (
    .F(n1110_18),
    .I0(reg_text_back_color[2]),
    .I1(reg_backdrop_color[2]),
    .I2(n1105_20) 
);
defparam n1110_s14.INIT=8'hAC;
  LUT3 n1111_s14 (
    .F(n1111_18),
    .I0(reg_text_back_color[1]),
    .I1(reg_backdrop_color[1]),
    .I2(n1105_20) 
);
defparam n1111_s14.INIT=8'hAC;
  LUT3 n1112_s14 (
    .F(n1112_18),
    .I0(reg_text_back_color[0]),
    .I1(reg_backdrop_color[0]),
    .I2(n1105_20) 
);
defparam n1112_s14.INIT=8'hAC;
  LUT4 n1113_s10 (
    .F(n1113_14),
    .I0(n1470_35),
    .I1(n551_30),
    .I2(n827_31),
    .I3(ff_phase[1]) 
);
defparam n1113_s10.INIT=16'hEE0F;
  LUT4 n1117_s10 (
    .F(n1117_14),
    .I0(n551_30),
    .I1(ff_next_vram5[3]),
    .I2(n807_9),
    .I3(n1470_35) 
);
defparam n1117_s10.INIT=16'h0FBB;
  LUT4 n1118_s10 (
    .F(n1118_14),
    .I0(n551_30),
    .I1(ff_next_vram5[2]),
    .I2(n808_9),
    .I3(n1470_35) 
);
defparam n1118_s10.INIT=16'h0FBB;
  LUT4 n1119_s10 (
    .F(n1119_14),
    .I0(n551_30),
    .I1(ff_next_vram5[1]),
    .I2(n809_9),
    .I3(n1470_35) 
);
defparam n1119_s10.INIT=16'h0FBB;
  LUT4 n1120_s10 (
    .F(n1120_14),
    .I0(n551_30),
    .I1(ff_next_vram5[0]),
    .I2(n810_9),
    .I3(n1470_35) 
);
defparam n1120_s10.INIT=16'h0FBB;
  LUT4 n1121_s11 (
    .F(n1121_15),
    .I0(ff_next_vram1[7]),
    .I1(n827_31),
    .I2(n803_9),
    .I3(ff_phase[0]) 
);
defparam n1121_s11.INIT=16'h0F77;
  LUT4 n1122_s11 (
    .F(n1122_15),
    .I0(ff_next_vram1[6]),
    .I1(n827_31),
    .I2(n804_9),
    .I3(ff_phase[0]) 
);
defparam n1122_s11.INIT=16'h0F77;
  LUT4 n1123_s11 (
    .F(n1123_15),
    .I0(ff_next_vram1[5]),
    .I1(n827_31),
    .I2(n805_9),
    .I3(ff_phase[0]) 
);
defparam n1123_s11.INIT=16'h0F77;
  LUT4 n1124_s11 (
    .F(n1124_15),
    .I0(ff_next_vram1[4]),
    .I1(n827_31),
    .I2(n806_9),
    .I3(ff_phase[0]) 
);
defparam n1124_s11.INIT=16'h0F77;
  LUT4 n1470_s23 (
    .F(n1470_31),
    .I0(n1470_39),
    .I1(ff_next_vram7[7]),
    .I2(reg_backdrop_color[7]),
    .I3(n1470_37) 
);
defparam n1470_s23.INIT=16'h0777;
  LUT4 n1471_s22 (
    .F(n1471_30),
    .I0(n1470_39),
    .I1(ff_next_vram7[6]),
    .I2(reg_backdrop_color[6]),
    .I3(n1470_37) 
);
defparam n1471_s22.INIT=16'h0777;
  LUT4 n1472_s22 (
    .F(n1472_30),
    .I0(n1470_39),
    .I1(ff_next_vram7[5]),
    .I2(reg_backdrop_color[5]),
    .I3(n1470_37) 
);
defparam n1472_s22.INIT=16'h0777;
  LUT4 n1473_s22 (
    .F(n1473_30),
    .I0(n1470_39),
    .I1(ff_next_vram7[4]),
    .I2(reg_backdrop_color[4]),
    .I3(n1470_37) 
);
defparam n1473_s22.INIT=16'h0777;
  LUT3 n1474_s20 (
    .F(n1474_24),
    .I0(n1474_26),
    .I1(ff_next_vram7[3]),
    .I2(ff_next_vram2_3_14) 
);
defparam n1474_s20.INIT=8'hCA;
  LUT4 n1474_s21 (
    .F(n1474_25),
    .I0(w_next_1_8),
    .I1(reg_backdrop_color[3]),
    .I2(ff_next_vram2[3]),
    .I3(n1474_29) 
);
defparam n1474_s21.INIT=16'h0FBB;
  LUT3 n1475_s20 (
    .F(n1475_24),
    .I0(n1475_26),
    .I1(ff_next_vram7[2]),
    .I2(ff_next_vram2_3_14) 
);
defparam n1475_s20.INIT=8'hCA;
  LUT4 n1475_s21 (
    .F(n1475_25),
    .I0(w_next_1_8),
    .I1(reg_backdrop_color[2]),
    .I2(ff_next_vram2[2]),
    .I3(n1474_29) 
);
defparam n1475_s21.INIT=16'h0FBB;
  LUT4 n1476_s20 (
    .F(n1476_24),
    .I0(ff_next_vram2[1]),
    .I1(reg_backdrop_color[1]),
    .I2(n1490_10),
    .I3(w_screen_mode[3]) 
);
defparam n1476_s20.INIT=16'hCA00;
  LUT4 n1476_s21 (
    .F(n1476_25),
    .I0(n1476_26),
    .I1(ff_next_vram7[1]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_14) 
);
defparam n1476_s21.INIT=16'h0C0A;
  LUT4 n1477_s20 (
    .F(n1477_24),
    .I0(ff_next_vram2[0]),
    .I1(reg_backdrop_color[0]),
    .I2(n1490_10),
    .I3(w_screen_mode[3]) 
);
defparam n1477_s20.INIT=16'hCA00;
  LUT4 n1477_s21 (
    .F(n1477_25),
    .I0(n1477_26),
    .I1(ff_next_vram7[0]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_14) 
);
defparam n1477_s21.INIT=16'h0C0A;
  LUT4 ff_screen_h_in_active_s5 (
    .F(ff_screen_h_in_active_10),
    .I0(ff_pos_x_5_10),
    .I1(ff_screen_h_in_active_11),
    .I2(n317_10),
    .I3(ff_state_1_7) 
);
defparam ff_screen_h_in_active_s5.INIT=16'hCA00;
  LUT4 n728_s8 (
    .F(n728_12),
    .I0(ff_next_vram0_7_9),
    .I1(reg_pattern_name_table_base[16]),
    .I2(n728_19),
    .I3(n728_17) 
);
defparam n728_s8.INIT=16'h00F8;
  LUT4 n729_s8 (
    .F(n729_12),
    .I0(n729_22),
    .I1(ff_next_vram2_3_14),
    .I2(n729_14),
    .I3(n729_15) 
);
defparam n729_s8.INIT=16'h4F00;
  LUT4 n730_s7 (
    .F(n730_11),
    .I0(w_pixel_pos_y_Z[6]),
    .I1(n551_30),
    .I2(reg_pattern_name_table_base[13]),
    .I3(n730_14) 
);
defparam n730_s7.INIT=16'h007F;
  LUT4 n730_s9 (
    .F(n730_13),
    .I0(n730_15),
    .I1(n733_32),
    .I2(n728_21),
    .I3(reg_pattern_generator_table_base[14]) 
);
defparam n730_s9.INIT=16'hB0BB;
  LUT4 n731_s7 (
    .F(n731_11),
    .I0(w_pixel_pos_y_Z[5]),
    .I1(n728_19),
    .I2(reg_pattern_name_table_base[12]),
    .I3(n731_13) 
);
defparam n731_s7.INIT=16'h007F;
  LUT4 n731_s8 (
    .F(n731_12),
    .I0(n731_14),
    .I1(n733_32),
    .I2(n728_21),
    .I3(reg_pattern_generator_table_base[13]) 
);
defparam n731_s8.INIT=16'hB0BB;
  LUT4 n732_s7 (
    .F(n732_11),
    .I0(n733_32),
    .I1(w_screen_mode_3_5),
    .I2(n728_23),
    .I3(n732_14) 
);
defparam n732_s7.INIT=16'h0007;
  LUT4 n732_s8 (
    .F(n732_12),
    .I0(n1470_35),
    .I1(reg_color_table_base[13]),
    .I2(n732_15),
    .I3(n733_32) 
);
defparam n732_s8.INIT=16'hF800;
  LUT4 n732_s9 (
    .F(n732_13),
    .I0(n732_16),
    .I1(ff_next_vram0_7_9),
    .I2(reg_pattern_name_table_base[12]),
    .I3(n732_17) 
);
defparam n732_s9.INIT=16'h00BF;
  LUT4 n733_s7 (
    .F(n733_11),
    .I0(n733_15),
    .I1(n733_16),
    .I2(reg_color_table_base[11]),
    .I3(n733_17) 
);
defparam n733_s7.INIT=16'h1F00;
  LUT4 n734_s7 (
    .F(n734_11),
    .I0(n733_15),
    .I1(reg_color_table_base[10]),
    .I2(n734_14),
    .I3(n733_32) 
);
defparam n734_s7.INIT=16'h8F00;
  LUT4 n734_s8 (
    .F(n734_12),
    .I0(n551_30),
    .I1(w_pixel_pos_y_Z[2]),
    .I2(n734_15),
    .I3(ff_next_vram0_7_9) 
);
defparam n734_s8.INIT=16'hF800;
  LUT4 n734_s9 (
    .F(n734_13),
    .I0(n734_16),
    .I1(n734_23),
    .I2(ff_next_vram0[7]),
    .I3(n734_18) 
);
defparam n734_s9.INIT=16'h0BBB;
  LUT4 n735_s7 (
    .F(n735_11),
    .I0(n735_14),
    .I1(ff_next_vram0[6]),
    .I2(n733_15),
    .I3(reg_color_table_base[9]) 
);
defparam n735_s7.INIT=16'hF800;
  LUT4 n735_s8 (
    .F(n735_12),
    .I0(reg_color_table_base[10]),
    .I1(n1470_35),
    .I2(ff_next_vram0[6]),
    .I3(w_screen_mode_3_5) 
);
defparam n735_s8.INIT=16'h0777;
  LUT4 n735_s9 (
    .F(n735_13),
    .I0(n735_15),
    .I1(ff_next_vram0_7_9),
    .I2(n735_21),
    .I3(n735_17) 
);
defparam n735_s9.INIT=16'h0B00;
  LUT4 n736_s7 (
    .F(n736_11),
    .I0(n735_14),
    .I1(ff_next_vram0[5]),
    .I2(n733_15),
    .I3(reg_color_table_base[8]) 
);
defparam n736_s7.INIT=16'hF800;
  LUT4 n736_s8 (
    .F(n736_12),
    .I0(reg_color_table_base[9]),
    .I1(n1470_35),
    .I2(ff_next_vram0[5]),
    .I3(w_screen_mode_3_5) 
);
defparam n736_s8.INIT=16'h0777;
  LUT4 n736_s9 (
    .F(n736_13),
    .I0(n736_14),
    .I1(ff_next_vram0_7_9),
    .I2(n736_20),
    .I3(n736_16) 
);
defparam n736_s9.INIT=16'h0B00;
  LUT4 n737_s7 (
    .F(n737_11),
    .I0(n737_14),
    .I1(w_pixel_pos_y_Z[5]),
    .I2(n737_15),
    .I3(n737_16) 
);
defparam n737_s7.INIT=16'h0700;
  LUT4 n737_s8 (
    .F(n737_12),
    .I0(n733_15),
    .I1(reg_color_table_base[7]),
    .I2(n737_17),
    .I3(n733_32) 
);
defparam n737_s8.INIT=16'hF800;
  LUT3 n737_s9 (
    .F(n737_13),
    .I0(n737_18),
    .I1(ff_next_vram0[4]),
    .I2(n737_19) 
);
defparam n737_s9.INIT=8'hB0;
  LUT4 n738_s7 (
    .F(n738_11),
    .I0(n1836_98),
    .I1(w_pos_x[7]),
    .I2(n738_14),
    .I3(n738_15) 
);
defparam n738_s7.INIT=16'h0700;
  LUT4 n738_s8 (
    .F(n738_12),
    .I0(n733_15),
    .I1(reg_color_table_base[6]),
    .I2(n738_16),
    .I3(n733_32) 
);
defparam n738_s8.INIT=16'h8F00;
  LUT4 n738_s9 (
    .F(n738_13),
    .I0(n738_17),
    .I1(n734_23),
    .I2(ff_next_vram0[3]),
    .I3(n734_18) 
);
defparam n738_s9.INIT=16'h0BBB;
  LUT4 n739_s7 (
    .F(n739_11),
    .I0(reg_screen_mode[0]),
    .I1(n733_32),
    .I2(n739_20),
    .I3(n734_18) 
);
defparam n739_s7.INIT=16'h00BF;
  LUT4 n739_s8 (
    .F(n739_12),
    .I0(n737_14),
    .I1(w_pixel_pos_y_Z[3]),
    .I2(n739_15),
    .I3(ff_next_vram0_7_9) 
);
defparam n739_s8.INIT=16'h8F00;
  LUT4 n739_s9 (
    .F(n739_13),
    .I0(n728_23),
    .I1(ff_next_vram4[2]),
    .I2(n739_22),
    .I3(n739_17) 
);
defparam n739_s9.INIT=16'h0007;
  LUT4 n740_s7 (
    .F(n740_11),
    .I0(n737_14),
    .I1(w_pos_x[7]),
    .I2(n740_13),
    .I3(ff_next_vram0_7_9) 
);
defparam n740_s7.INIT=16'h8F00;
  LUT4 n740_s8 (
    .F(n740_12),
    .I0(n740_14),
    .I1(n740_15),
    .I2(ff_phase[0]),
    .I3(n1101_23) 
);
defparam n740_s8.INIT=16'h3500;
  LUT4 n741_s8 (
    .F(n741_12),
    .I0(n737_14),
    .I1(w_pos_x[6]),
    .I2(n741_14),
    .I3(ff_next_vram0_7_9) 
);
defparam n741_s8.INIT=16'h8F00;
  LUT3 n741_s9 (
    .F(n741_13),
    .I0(n739_11),
    .I1(ff_next_vram0[0]),
    .I2(n741_15) 
);
defparam n741_s9.INIT=8'hB0;
  LUT4 n742_s7 (
    .F(n742_11),
    .I0(n735_14),
    .I1(n733_32),
    .I2(n734_18),
    .I3(n728_23) 
);
defparam n742_s7.INIT=16'h0007;
  LUT4 n742_s8 (
    .F(n742_12),
    .I0(ff_next_vram1_3_13),
    .I1(w_pos_x[3]),
    .I2(n742_19),
    .I3(ff_next_vram0_7_9) 
);
defparam n742_s8.INIT=16'h8F00;
  LUT4 n742_s9 (
    .F(n742_13),
    .I0(w_screen_mode_3_5),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(n742_15),
    .I3(n733_32) 
);
defparam n742_s9.INIT=16'hF800;
  LUT4 n743_s7 (
    .F(n743_11),
    .I0(n733_15),
    .I1(ff_next_vram0[4]),
    .I2(n743_13),
    .I3(n733_32) 
);
defparam n743_s7.INIT=16'h8F00;
  LUT3 n743_s8 (
    .F(n743_12),
    .I0(n743_14),
    .I1(n743_15),
    .I2(n744_18) 
);
defparam n743_s8.INIT=8'hD0;
  LUT4 n744_s7 (
    .F(n744_11),
    .I0(n1490_10),
    .I1(n827_32),
    .I2(ff_pos_x[0]),
    .I3(n744_15) 
);
defparam n744_s7.INIT=16'h00EF;
  LUT4 n744_s9 (
    .F(n744_13),
    .I0(n733_15),
    .I1(ff_next_vram0[3]),
    .I2(n744_16),
    .I3(n733_32) 
);
defparam n744_s9.INIT=16'h8F00;
  LUT4 n744_s10 (
    .F(n744_14),
    .I0(n734_23),
    .I1(n551_30),
    .I2(n742_11),
    .I3(w_pixel_pos_y_Z[0]) 
);
defparam n744_s10.INIT=16'h7077;
  LUT2 ff_next_vram7_3_s3 (
    .F(ff_next_vram7_3_8),
    .I0(ff_phase[1]),
    .I1(ff_next_vram1_3_13) 
);
defparam ff_next_vram7_3_s3.INIT=4'h1;
  LUT4 ff_next_vram7_3_s4 (
    .F(ff_next_vram7_3_9),
    .I0(w_screen_mode[3]),
    .I1(n551_30),
    .I2(ff_phase[0]),
    .I3(ff_phase[1]) 
);
defparam ff_next_vram7_3_s4.INIT=16'h0C05;
  LUT2 ff_next_vram7_3_s5 (
    .F(ff_next_vram7_3_10),
    .I0(ff_phase[2]),
    .I1(n440_10) 
);
defparam ff_next_vram7_3_s5.INIT=4'h4;
  LUT2 ff_next_vram1_7_s4 (
    .F(ff_next_vram1_7_9),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]) 
);
defparam ff_next_vram1_7_s4.INIT=4'h1;
  LUT2 ff_next_vram1_7_s5 (
    .F(ff_next_vram1_7_10),
    .I0(n551_30),
    .I1(ff_next_vram2_7_10) 
);
defparam ff_next_vram1_7_s5.INIT=4'h1;
  LUT4 ff_next_vram1_7_s6 (
    .F(ff_next_vram1_7_11),
    .I0(ff_next_vram1_7_12),
    .I1(n551_30),
    .I2(ff_next_vram1_7_13),
    .I3(ff_phase[1]) 
);
defparam ff_next_vram1_7_s6.INIT=16'h3FF5;
  LUT2 ff_next_vram2_7_s4 (
    .F(ff_next_vram2_7_9),
    .I0(ff_phase[1]),
    .I1(ff_phase[2]) 
);
defparam ff_next_vram2_7_s4.INIT=4'h1;
  LUT4 ff_next_vram2_7_s5 (
    .F(ff_next_vram2_7_10),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(reg_screen_mode[0]) 
);
defparam ff_next_vram2_7_s5.INIT=16'h0100;
  LUT4 ff_next_vram3_7_s5 (
    .F(ff_next_vram3_7_10),
    .I0(n1470_35),
    .I1(ff_next_vram1_7_9),
    .I2(ff_phase[2]),
    .I3(n440_10) 
);
defparam ff_next_vram3_7_s5.INIT=16'h8F00;
  LUT4 ff_next_vram4_7_s4 (
    .F(ff_next_vram4_7_8),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[4]),
    .I2(reg_screen_mode[0]),
    .I3(reg_screen_mode[1]) 
);
defparam ff_next_vram4_7_s4.INIT=16'h0110;
  LUT2 n182_s3 (
    .F(n182_8),
    .I0(ff_state_1_7),
    .I1(ff_pos_x_5_10) 
);
defparam n182_s3.INIT=4'h8;
  LUT2 n179_s3 (
    .F(n179_8),
    .I0(ff_pos_x[1]),
    .I1(ff_pos_x[2]) 
);
defparam n179_s3.INIT=4'h8;
  LUT4 n545_s2 (
    .F(n545_7),
    .I0(ff_phase[0]),
    .I1(ff_next_vram1_3_10),
    .I2(reg_screen_mode[3]),
    .I3(reg_screen_mode[0]) 
);
defparam n545_s2.INIT=16'hF0EE;
  LUT4 n545_s3 (
    .F(n545_8),
    .I0(ff_phase[0]),
    .I1(reg_screen_mode[0]),
    .I2(ff_next_vram1_3_11),
    .I3(n545_10) 
);
defparam n545_s3.INIT=16'h001F;
  LUT4 n545_s4 (
    .F(n545_9),
    .I0(n545_11),
    .I1(reg_screen_mode[3]),
    .I2(n550_6),
    .I3(n545_14) 
);
defparam n545_s4.INIT=16'h7000;
  LUT3 n138_s4 (
    .F(n138_9),
    .I0(ff_pos_x_5_16),
    .I1(ff_screen_h_in_active_11),
    .I2(n317_10) 
);
defparam n138_s4.INIT=8'hC5;
  LUT4 n256_s5 (
    .F(n256_10),
    .I0(n1751_7),
    .I1(n256_12),
    .I2(n1245_6),
    .I3(n317_10) 
);
defparam n256_s5.INIT=16'h0F77;
  LUT4 n256_s6 (
    .F(n256_11),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_screen_pos_x_Z[5]),
    .I2(w_screen_pos_x_Z[13]),
    .I3(w_screen_pos_x_Z[6]) 
);
defparam n256_s6.INIT=16'h0100;
  LUT4 n2015_s3 (
    .F(n2015_6),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[3]),
    .I3(reg_screen_mode[4]) 
);
defparam n2015_s3.INIT=16'h0100;
  LUT4 n1478_s5 (
    .F(n1478_8),
    .I0(n1478_10),
    .I1(n1470_35),
    .I2(ff_next_vram0[7]),
    .I3(ff_next_vram2_3_14) 
);
defparam n1478_s5.INIT=16'h0777;
  LUT4 n1479_s5 (
    .F(n1479_8),
    .I0(n1479_9),
    .I1(n1470_35),
    .I2(ff_next_vram0[6]),
    .I3(ff_next_vram2_3_14) 
);
defparam n1479_s5.INIT=16'h0777;
  LUT4 n1480_s5 (
    .F(n1480_8),
    .I0(n1480_9),
    .I1(n1470_35),
    .I2(ff_next_vram0[5]),
    .I3(ff_next_vram2_3_14) 
);
defparam n1480_s5.INIT=16'h0777;
  LUT4 n1481_s5 (
    .F(n1481_8),
    .I0(n1481_9),
    .I1(n1470_35),
    .I2(ff_next_vram0[4]),
    .I3(ff_next_vram2_3_14) 
);
defparam n1481_s5.INIT=16'h0777;
  LUT4 n1482_s5 (
    .F(n1482_8),
    .I0(n1478_10),
    .I1(ff_next_vram0[3]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_14) 
);
defparam n1482_s5.INIT=16'h0C0A;
  LUT4 n1482_s6 (
    .F(n1482_9),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(n1482_10),
    .I3(w_screen_mode[3]) 
);
defparam n1482_s6.INIT=16'hAC00;
  LUT4 n1483_s4 (
    .F(n1483_7),
    .I0(n1479_9),
    .I1(ff_next_vram0[2]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_14) 
);
defparam n1483_s4.INIT=16'h0C0A;
  LUT4 n1483_s5 (
    .F(n1483_8),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(n1482_10),
    .I3(w_screen_mode[3]) 
);
defparam n1483_s5.INIT=16'hAC00;
  LUT4 n1484_s3 (
    .F(n1484_6),
    .I0(n1480_9),
    .I1(ff_next_vram0[1]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_14) 
);
defparam n1484_s3.INIT=16'h0C0A;
  LUT4 n1484_s4 (
    .F(n1484_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n1482_10),
    .I3(w_screen_mode[3]) 
);
defparam n1484_s4.INIT=16'hCA00;
  LUT4 n1485_s3 (
    .F(n1485_6),
    .I0(n1481_9),
    .I1(ff_next_vram0[0]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_14) 
);
defparam n1485_s3.INIT=16'h0C0A;
  LUT4 n1485_s4 (
    .F(n1485_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n1482_10),
    .I3(w_screen_mode[3]) 
);
defparam n1485_s4.INIT=16'hCA00;
  LUT4 n1486_s3 (
    .F(n1486_6),
    .I0(n1486_7),
    .I1(n1470_35),
    .I2(ff_next_vram1[7]),
    .I3(ff_next_vram2_3_14) 
);
defparam n1486_s3.INIT=16'h0777;
  LUT4 n1487_s3 (
    .F(n1487_6),
    .I0(n1487_7),
    .I1(n1470_35),
    .I2(ff_next_vram1[6]),
    .I3(ff_next_vram2_3_14) 
);
defparam n1487_s3.INIT=16'h0777;
  LUT4 n1488_s3 (
    .F(n1488_6),
    .I0(n1488_7),
    .I1(n1470_35),
    .I2(ff_next_vram1[5]),
    .I3(ff_next_vram2_3_14) 
);
defparam n1488_s3.INIT=16'h0777;
  LUT4 n1489_s3 (
    .F(n1489_6),
    .I0(n1489_7),
    .I1(n1470_35),
    .I2(ff_next_vram1[4]),
    .I3(ff_next_vram2_3_14) 
);
defparam n1489_s3.INIT=16'h0777;
  LUT3 n1490_s6 (
    .F(n1490_9),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[4]) 
);
defparam n1490_s6.INIT=8'hCA;
  LUT4 n1490_s7 (
    .F(n1490_10),
    .I0(w_sprite_mode2_4),
    .I1(reg_screen_mode[2]),
    .I2(ff_next_vram4_7_8),
    .I3(n469_8) 
);
defparam n1490_s7.INIT=16'hAF27;
  LUT3 n1490_s8 (
    .F(n1490_11),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[6]) 
);
defparam n1490_s8.INIT=8'hCA;
  LUT3 n1491_s5 (
    .F(n1491_8),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[4]) 
);
defparam n1491_s5.INIT=8'hCA;
  LUT3 n1491_s6 (
    .F(n1491_9),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[6]) 
);
defparam n1491_s6.INIT=8'hCA;
  LUT3 n1492_s5 (
    .F(n1492_8),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[4]) 
);
defparam n1492_s5.INIT=8'hAC;
  LUT3 n1492_s6 (
    .F(n1492_9),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[6]) 
);
defparam n1492_s6.INIT=8'hAC;
  LUT3 n1493_s5 (
    .F(n1493_8),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[4]) 
);
defparam n1493_s5.INIT=8'hAC;
  LUT3 n1493_s6 (
    .F(n1493_9),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[6]) 
);
defparam n1493_s6.INIT=8'hAC;
  LUT3 n1498_s3 (
    .F(n1498_6),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(n1498_7) 
);
defparam n1498_s3.INIT=8'hCA;
  LUT3 n1499_s3 (
    .F(n1499_6),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(n1498_7) 
);
defparam n1499_s3.INIT=8'hCA;
  LUT3 n1500_s3 (
    .F(n1500_6),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n1498_7) 
);
defparam n1500_s3.INIT=8'hAC;
  LUT3 n1501_s3 (
    .F(n1501_6),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n1498_7) 
);
defparam n1501_s3.INIT=8'hAC;
  LUT4 n1502_s3 (
    .F(n1502_6),
    .I0(n1502_7),
    .I1(n1470_35),
    .I2(ff_next_vram3[7]),
    .I3(ff_next_vram2_3_14) 
);
defparam n1502_s3.INIT=16'h0777;
  LUT4 n1503_s3 (
    .F(n1503_6),
    .I0(n1503_7),
    .I1(n1470_35),
    .I2(ff_next_vram3[6]),
    .I3(ff_next_vram2_3_14) 
);
defparam n1503_s3.INIT=16'h0777;
  LUT4 n1504_s3 (
    .F(n1504_6),
    .I0(n1504_7),
    .I1(n1470_35),
    .I2(ff_next_vram3[5]),
    .I3(ff_next_vram2_3_14) 
);
defparam n1504_s3.INIT=16'h0777;
  LUT4 n1505_s3 (
    .F(n1505_6),
    .I0(n1505_7),
    .I1(n1470_35),
    .I2(ff_next_vram3[4]),
    .I3(ff_next_vram2_3_14) 
);
defparam n1505_s3.INIT=16'h0777;
  LUT4 n1506_s3 (
    .F(n1506_6),
    .I0(n1506_8),
    .I1(ff_next_vram2[7]),
    .I2(n1490_10),
    .I3(w_screen_mode[3]) 
);
defparam n1506_s3.INIT=16'hAC00;
  LUT4 n1506_s4 (
    .F(n1506_7),
    .I0(n1490_9),
    .I1(ff_next_vram3[3]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_14) 
);
defparam n1506_s4.INIT=16'h0C0A;
  LUT4 n1507_s3 (
    .F(n1507_6),
    .I0(n1507_8),
    .I1(ff_next_vram2[6]),
    .I2(n1490_10),
    .I3(w_screen_mode[3]) 
);
defparam n1507_s3.INIT=16'hAC00;
  LUT4 n1507_s4 (
    .F(n1507_7),
    .I0(n1491_8),
    .I1(ff_next_vram3[2]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_14) 
);
defparam n1507_s4.INIT=16'h0C0A;
  LUT4 n1508_s3 (
    .F(n1508_6),
    .I0(n1508_8),
    .I1(ff_next_vram2[5]),
    .I2(n1490_10),
    .I3(w_screen_mode[3]) 
);
defparam n1508_s3.INIT=16'hAC00;
  LUT4 n1508_s4 (
    .F(n1508_7),
    .I0(n1492_8),
    .I1(ff_next_vram3[1]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_14) 
);
defparam n1508_s4.INIT=16'h0C0A;
  LUT4 n1509_s3 (
    .F(n1509_6),
    .I0(n1509_8),
    .I1(ff_next_vram2[4]),
    .I2(n1490_10),
    .I3(w_screen_mode[3]) 
);
defparam n1509_s3.INIT=16'hAC00;
  LUT4 n1509_s4 (
    .F(n1509_7),
    .I0(n1493_8),
    .I1(ff_next_vram3[0]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_14) 
);
defparam n1509_s4.INIT=16'h0C0A;
  LUT4 n1510_s3 (
    .F(n1510_6),
    .I0(n1510_7),
    .I1(n1470_35),
    .I2(ff_next_vram4[7]),
    .I3(ff_next_vram2_3_14) 
);
defparam n1510_s3.INIT=16'h0777;
  LUT4 n1511_s3 (
    .F(n1511_6),
    .I0(n1511_7),
    .I1(n1470_35),
    .I2(ff_next_vram4[6]),
    .I3(ff_next_vram2_3_14) 
);
defparam n1511_s3.INIT=16'h0777;
  LUT4 n1512_s3 (
    .F(n1512_6),
    .I0(n1512_7),
    .I1(n1470_35),
    .I2(ff_next_vram4[5]),
    .I3(ff_next_vram2_3_14) 
);
defparam n1512_s3.INIT=16'h0777;
  LUT4 n1513_s3 (
    .F(n1513_6),
    .I0(n1513_7),
    .I1(n1470_35),
    .I2(ff_next_vram4[4]),
    .I3(ff_next_vram2_3_14) 
);
defparam n1513_s3.INIT=16'h0777;
  LUT4 n1514_s3 (
    .F(n1514_6),
    .I0(n1514_8),
    .I1(ff_next_vram2[3]),
    .I2(n1490_10),
    .I3(w_screen_mode[3]) 
);
defparam n1514_s3.INIT=16'h5C00;
  LUT4 n1514_s4 (
    .F(n1514_7),
    .I0(n1494_7),
    .I1(ff_next_vram4[3]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_14) 
);
defparam n1514_s4.INIT=16'h0C0A;
  LUT4 n1515_s3 (
    .F(n1515_6),
    .I0(n1515_8),
    .I1(ff_next_vram2[2]),
    .I2(n1490_10),
    .I3(w_screen_mode[3]) 
);
defparam n1515_s3.INIT=16'h5C00;
  LUT4 n1515_s4 (
    .F(n1515_7),
    .I0(n1495_7),
    .I1(ff_next_vram4[2]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_14) 
);
defparam n1515_s4.INIT=16'h0C0A;
  LUT4 n1516_s3 (
    .F(n1516_6),
    .I0(n1516_8),
    .I1(ff_next_vram2[1]),
    .I2(n1490_10),
    .I3(w_screen_mode[3]) 
);
defparam n1516_s3.INIT=16'h5C00;
  LUT4 n1516_s4 (
    .F(n1516_7),
    .I0(n1496_7),
    .I1(ff_next_vram4[1]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_14) 
);
defparam n1516_s4.INIT=16'h0C0A;
  LUT4 n1517_s3 (
    .F(n1517_6),
    .I0(n1517_8),
    .I1(ff_next_vram2[0]),
    .I2(n1490_10),
    .I3(w_screen_mode[3]) 
);
defparam n1517_s3.INIT=16'h5C00;
  LUT4 n1517_s4 (
    .F(n1517_7),
    .I0(n1497_7),
    .I1(ff_next_vram4[0]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_14) 
);
defparam n1517_s4.INIT=16'h0C0A;
  LUT4 n1518_s3 (
    .F(n1518_6),
    .I0(n1518_7),
    .I1(n1470_35),
    .I2(ff_next_vram5[7]),
    .I3(ff_next_vram2_3_14) 
);
defparam n1518_s3.INIT=16'h0777;
  LUT4 n1519_s3 (
    .F(n1519_6),
    .I0(n1519_7),
    .I1(n1470_35),
    .I2(ff_next_vram5[6]),
    .I3(ff_next_vram2_3_14) 
);
defparam n1519_s3.INIT=16'h0777;
  LUT4 n1520_s3 (
    .F(n1520_6),
    .I0(n1520_7),
    .I1(n1470_35),
    .I2(ff_next_vram5[5]),
    .I3(ff_next_vram2_3_14) 
);
defparam n1520_s3.INIT=16'h0777;
  LUT4 n1521_s3 (
    .F(n1521_6),
    .I0(n1521_7),
    .I1(n1470_35),
    .I2(ff_next_vram5[4]),
    .I3(ff_next_vram2_3_14) 
);
defparam n1521_s3.INIT=16'h0777;
  LUT4 n1522_s3 (
    .F(n1522_6),
    .I0(n1522_8),
    .I1(ff_next_vram5[3]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_14) 
);
defparam n1522_s3.INIT=16'h0C0A;
  LUT4 n1522_s4 (
    .F(n1522_7),
    .I0(n1522_9),
    .I1(ff_next_vram2[3]),
    .I2(n1490_10),
    .I3(w_screen_mode[3]) 
);
defparam n1522_s4.INIT=16'h5C00;
  LUT4 n1523_s3 (
    .F(n1523_6),
    .I0(n1523_8),
    .I1(ff_next_vram5[2]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_14) 
);
defparam n1523_s3.INIT=16'h0C0A;
  LUT4 n1523_s4 (
    .F(n1523_7),
    .I0(n1523_9),
    .I1(ff_next_vram2[2]),
    .I2(n1490_10),
    .I3(w_screen_mode[3]) 
);
defparam n1523_s4.INIT=16'h5C00;
  LUT4 n1524_s3 (
    .F(n1524_6),
    .I0(n1524_8),
    .I1(ff_next_vram5[1]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_14) 
);
defparam n1524_s3.INIT=16'h0C0A;
  LUT4 n1524_s4 (
    .F(n1524_7),
    .I0(n1524_9),
    .I1(ff_next_vram2[1]),
    .I2(n1490_10),
    .I3(w_screen_mode[3]) 
);
defparam n1524_s4.INIT=16'h5C00;
  LUT4 n1525_s3 (
    .F(n1525_6),
    .I0(n1525_8),
    .I1(ff_next_vram5[0]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_14) 
);
defparam n1525_s3.INIT=16'h0C0A;
  LUT4 n1525_s4 (
    .F(n1525_7),
    .I0(n1525_9),
    .I1(ff_next_vram2[0]),
    .I2(n1490_10),
    .I3(w_screen_mode[3]) 
);
defparam n1525_s4.INIT=16'h5C00;
  LUT4 n1526_s3 (
    .F(n1526_6),
    .I0(ff_next_vram6[7]),
    .I1(ff_next_vram2_3_14),
    .I2(reg_backdrop_color[3]),
    .I3(n1470_35) 
);
defparam n1526_s3.INIT=16'h0777;
  LUT4 n1527_s3 (
    .F(n1527_6),
    .I0(ff_next_vram6[6]),
    .I1(ff_next_vram2_3_14),
    .I2(reg_backdrop_color[2]),
    .I3(n1470_35) 
);
defparam n1527_s3.INIT=16'h0777;
  LUT4 n1528_s3 (
    .F(n1528_6),
    .I0(ff_next_vram6[5]),
    .I1(ff_next_vram2_3_14),
    .I2(reg_backdrop_color[1]),
    .I3(n1470_35) 
);
defparam n1528_s3.INIT=16'h0777;
  LUT4 n1529_s3 (
    .F(n1529_6),
    .I0(ff_next_vram6[4]),
    .I1(ff_next_vram2_3_14),
    .I2(reg_backdrop_color[0]),
    .I3(n1470_35) 
);
defparam n1529_s3.INIT=16'h0777;
  LUT4 n1530_s3 (
    .F(n1530_6),
    .I0(n1530_8),
    .I1(ff_next_vram6[3]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_14) 
);
defparam n1530_s3.INIT=16'h0C0A;
  LUT4 n1530_s4 (
    .F(n1530_7),
    .I0(ff_next_vram2[3]),
    .I1(reg_backdrop_color[3]),
    .I2(n1490_10),
    .I3(w_screen_mode[3]) 
);
defparam n1530_s4.INIT=16'hCA00;
  LUT4 n1531_s3 (
    .F(n1531_6),
    .I0(n1531_8),
    .I1(ff_next_vram6[2]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_14) 
);
defparam n1531_s3.INIT=16'h0C0A;
  LUT4 n1531_s4 (
    .F(n1531_7),
    .I0(ff_next_vram2[2]),
    .I1(reg_backdrop_color[2]),
    .I2(n1490_10),
    .I3(w_screen_mode[3]) 
);
defparam n1531_s4.INIT=16'hCA00;
  LUT4 n1532_s3 (
    .F(n1532_6),
    .I0(n1532_7),
    .I1(ff_next_vram6[1]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_14) 
);
defparam n1532_s3.INIT=16'h0C0A;
  LUT4 n1533_s3 (
    .F(n1533_6),
    .I0(n1533_7),
    .I1(ff_next_vram6[0]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_14) 
);
defparam n1533_s3.INIT=16'h0C0A;
  LUT3 n827_s26 (
    .F(n827_34),
    .I0(w_screen_mode_vram_rdata[23]),
    .I1(w_screen_mode_vram_rdata[7]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n827_s26.INIT=8'hAC;
  LUT4 n827_s27 (
    .F(n827_35),
    .I0(n545_11),
    .I1(reg_screen_mode[3]),
    .I2(w_sprite_mode2_4),
    .I3(ff_next_vram2_7_10) 
);
defparam n827_s27.INIT=16'h00BF;
  LUT3 n828_s24 (
    .F(n828_32),
    .I0(w_screen_mode_vram_rdata[6]),
    .I1(w_screen_mode_vram_rdata[22]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n828_s24.INIT=8'hCA;
  LUT3 n829_s24 (
    .F(n829_32),
    .I0(w_screen_mode_vram_rdata[5]),
    .I1(w_screen_mode_vram_rdata[21]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n829_s24.INIT=8'hCA;
  LUT3 n830_s24 (
    .F(n830_32),
    .I0(w_screen_mode_vram_rdata[4]),
    .I1(w_screen_mode_vram_rdata[20]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n830_s24.INIT=8'hCA;
  LUT3 n831_s21 (
    .F(n831_25),
    .I0(w_screen_mode_vram_rdata[3]),
    .I1(w_screen_mode_vram_rdata[19]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n831_s21.INIT=8'h35;
  LUT3 n832_s21 (
    .F(n832_25),
    .I0(w_screen_mode_vram_rdata[2]),
    .I1(w_screen_mode_vram_rdata[18]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n832_s21.INIT=8'hCA;
  LUT3 n833_s21 (
    .F(n833_25),
    .I0(w_screen_mode_vram_rdata[1]),
    .I1(w_screen_mode_vram_rdata[17]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n833_s21.INIT=8'hCA;
  LUT3 n834_s21 (
    .F(n834_25),
    .I0(w_screen_mode_vram_rdata[0]),
    .I1(w_screen_mode_vram_rdata[16]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n834_s21.INIT=8'h35;
  LUT4 n1097_s16 (
    .F(n1097_20),
    .I0(ff_next_vram2_7_10),
    .I1(reg_backdrop_color[7]),
    .I2(n1494_8),
    .I3(n1101_23) 
);
defparam n1097_s16.INIT=16'h0700;
  LUT4 n1097_s17 (
    .F(n1097_21),
    .I0(reg_text_back_color[7]),
    .I1(reg_backdrop_color[7]),
    .I2(n1098_23),
    .I3(ff_phase[2]) 
);
defparam n1097_s17.INIT=16'h5300;
  LUT2 n1098_s16 (
    .F(n1098_20),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2_3_14) 
);
defparam n1098_s16.INIT=4'h8;
  LUT4 n1098_s19 (
    .F(n1098_23),
    .I0(ff_next_vram2[1]),
    .I1(ff_next_vram2[7]),
    .I2(ff_interleaving_page),
    .I3(n1098_24) 
);
defparam n1098_s19.INIT=16'h0C0A;
  LUT2 n1099_s17 (
    .F(n1099_21),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2_3_14) 
);
defparam n1099_s17.INIT=4'h8;
  LUT2 n1100_s16 (
    .F(n1100_20),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2_3_14) 
);
defparam n1100_s16.INIT=4'h8;
  LUT4 n1101_s18 (
    .F(n1101_22),
    .I0(ff_next_vram2_3_14),
    .I1(ff_next_vram2[3]),
    .I2(reg_backdrop_color[3]),
    .I3(ff_next_vram2_7_10) 
);
defparam n1101_s18.INIT=16'h0777;
  LUT2 n1101_s19 (
    .F(n1101_23),
    .I0(ff_phase[2]),
    .I1(ff_phase[1]) 
);
defparam n1101_s19.INIT=4'h4;
  LUT3 n1102_s18 (
    .F(n1102_22),
    .I0(w_screen_mode_vram_rdata[10]),
    .I1(w_screen_mode_vram_rdata[14]),
    .I2(n551_30) 
);
defparam n1102_s18.INIT=8'h53;
  LUT3 n1102_s19 (
    .F(n1102_23),
    .I0(reg_text_back_color[2]),
    .I1(reg_backdrop_color[2]),
    .I2(n1098_23) 
);
defparam n1102_s19.INIT=8'h53;
  LUT4 n1103_s18 (
    .F(n1103_22),
    .I0(ff_next_vram2_3_14),
    .I1(ff_next_vram2[1]),
    .I2(reg_backdrop_color[1]),
    .I3(ff_next_vram2_7_10) 
);
defparam n1103_s18.INIT=16'h0777;
  LUT4 n1104_s18 (
    .F(n1104_22),
    .I0(w_screen_mode_vram_rdata[8]),
    .I1(w_screen_mode_vram_rdata[12]),
    .I2(ff_phase[1]),
    .I3(n551_30) 
);
defparam n1104_s18.INIT=16'h0503;
  LUT3 n1104_s19 (
    .F(n1104_23),
    .I0(reg_text_back_color[0]),
    .I1(reg_backdrop_color[0]),
    .I2(n1098_23) 
);
defparam n1104_s19.INIT=8'h53;
  LUT4 n1105_s16 (
    .F(n1105_20),
    .I0(ff_next_vram2[0]),
    .I1(ff_next_vram2[6]),
    .I2(ff_interleaving_page),
    .I3(n1098_24) 
);
defparam n1105_s16.INIT=16'h0C0A;
  LUT3 n1474_s22 (
    .F(n1474_26),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[0]) 
);
defparam n1474_s22.INIT=8'hCA;
  LUT3 n1475_s22 (
    .F(n1475_26),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[0]) 
);
defparam n1475_s22.INIT=8'hCA;
  LUT3 n1476_s22 (
    .F(n1476_26),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[0]) 
);
defparam n1476_s22.INIT=8'hAC;
  LUT3 n1477_s22 (
    .F(n1477_26),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[0]) 
);
defparam n1477_s22.INIT=8'hAC;
  LUT4 ff_pos_x_5_s5 (
    .F(ff_pos_x_5_10),
    .I0(w_scroll_pos_x[6]),
    .I1(w_scroll_pos_x[7]),
    .I2(ff_pos_x_5_11),
    .I3(ff_pos_x_5_12) 
);
defparam ff_pos_x_5_s5.INIT=16'h1000;
  LUT4 ff_screen_h_in_active_s6 (
    .F(ff_screen_h_in_active_11),
    .I0(w_scroll_pos_x[6]),
    .I1(w_scroll_pos_x[7]),
    .I2(ff_screen_h_in_active_12),
    .I3(ff_screen_h_in_active_13) 
);
defparam ff_screen_h_in_active_s6.INIT=16'h8000;
  LUT3 n728_s11 (
    .F(n728_15),
    .I0(n733_32),
    .I1(w_screen_mode_3_5),
    .I2(n734_18) 
);
defparam n728_s11.INIT=8'h07;
  LUT3 n728_s13 (
    .F(n728_17),
    .I0(n729_22),
    .I1(reg_pattern_name_table_base[15]),
    .I2(n551_30) 
);
defparam n728_s13.INIT=8'h70;
  LUT3 n729_s10 (
    .F(n729_14),
    .I0(n551_30),
    .I1(reg_pattern_name_table_base[15]),
    .I2(ff_next_vram0_7_9) 
);
defparam n729_s10.INIT=8'h40;
  LUT4 n729_s11 (
    .F(n729_15),
    .I0(n1470_35),
    .I1(n733_32),
    .I2(reg_color_table_base[16]),
    .I3(n729_17) 
);
defparam n729_s11.INIT=16'h007F;
  LUT4 n730_s10 (
    .F(n730_14),
    .I0(n730_16),
    .I1(n827_31),
    .I2(ff_phase[1]),
    .I3(reg_pattern_name_table_base[14]) 
);
defparam n730_s10.INIT=16'h0D00;
  LUT4 n730_s11 (
    .F(n730_15),
    .I0(reg_color_table_base[14]),
    .I1(n835_36),
    .I2(reg_color_table_base[15]),
    .I3(n1470_35) 
);
defparam n730_s11.INIT=16'h0F77;
  LUT4 n731_s9 (
    .F(n731_13),
    .I0(n731_15),
    .I1(n827_31),
    .I2(ff_next_vram0_7_9),
    .I3(reg_pattern_name_table_base[13]) 
);
defparam n731_s9.INIT=16'hE000;
  LUT4 n731_s10 (
    .F(n731_14),
    .I0(reg_color_table_base[13]),
    .I1(n835_36),
    .I2(reg_color_table_base[14]),
    .I3(n1470_35) 
);
defparam n731_s10.INIT=16'h0F77;
  LUT4 n732_s10 (
    .F(n732_14),
    .I0(n735_14),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(n733_20),
    .I3(n732_18) 
);
defparam n732_s10.INIT=16'h8F00;
  LUT4 n732_s11 (
    .F(n732_15),
    .I0(n735_14),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(n733_15),
    .I3(reg_color_table_base[12]) 
);
defparam n732_s11.INIT=16'hF800;
  LUT4 n732_s12 (
    .F(n732_16),
    .I0(w_next_1_8),
    .I1(reg_screen_mode[4]),
    .I2(w_pixel_pos_y_Z[5]),
    .I3(ff_next_vram2_3_14) 
);
defparam n732_s12.INIT=16'h4F00;
  LUT3 n732_s13 (
    .F(n732_17),
    .I0(reg_pattern_name_table_base[11]),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(n728_19) 
);
defparam n732_s13.INIT=8'h80;
  LUT4 n733_s11 (
    .F(n733_15),
    .I0(n1470_35),
    .I1(n1490_10),
    .I2(n827_35),
    .I3(n835_36) 
);
defparam n733_s11.INIT=16'h4000;
  LUT2 n733_s12 (
    .F(n733_16),
    .I0(w_pixel_pos_y_Z[6]),
    .I1(n735_14) 
);
defparam n733_s12.INIT=4'h8;
  LUT4 n733_s13 (
    .F(n733_17),
    .I0(reg_color_table_base[12]),
    .I1(n1470_35),
    .I2(reg_pattern_generator_table_base[11]),
    .I3(w_screen_mode_3_5) 
);
defparam n733_s13.INIT=16'h0777;
  LUT3 n733_s14 (
    .F(n733_18),
    .I0(reg_pattern_name_table_base[10]),
    .I1(w_pixel_pos_y_Z[3]),
    .I2(n551_30) 
);
defparam n733_s14.INIT=8'h80;
  LUT4 n733_s15 (
    .F(n733_19),
    .I0(n733_34),
    .I1(n733_23),
    .I2(n733_24),
    .I3(n733_25) 
);
defparam n733_s15.INIT=16'hFD00;
  LUT3 n733_s16 (
    .F(n733_20),
    .I0(n1490_10),
    .I1(n827_35),
    .I2(n827_32) 
);
defparam n733_s16.INIT=8'h7E;
  LUT3 n733_s17 (
    .F(n733_21),
    .I0(n733_26),
    .I1(n732_18),
    .I2(reg_pattern_generator_table_base[11]) 
);
defparam n733_s17.INIT=8'hE0;
  LUT3 n734_s10 (
    .F(n734_14),
    .I0(n1470_35),
    .I1(reg_color_table_base[11]),
    .I2(n734_19) 
);
defparam n734_s10.INIT=8'h07;
  LUT4 n734_s11 (
    .F(n734_15),
    .I0(n737_14),
    .I1(n734_25),
    .I2(n734_21),
    .I3(reg_pattern_name_table_base[10]) 
);
defparam n734_s11.INIT=16'hBF00;
  LUT4 n734_s12 (
    .F(n734_16),
    .I0(w_pixel_pos_y_Z[2]),
    .I1(n551_30),
    .I2(ff_next_vram4[7]),
    .I3(n1470_35) 
);
defparam n734_s12.INIT=16'h0777;
  LUT4 n734_s14 (
    .F(n734_18),
    .I0(ff_next_vram1_3_11),
    .I1(w_sprite_mode2_4),
    .I2(w_screen_mode_3_5),
    .I3(n732_18) 
);
defparam n734_s14.INIT=16'h0700;
  LUT4 n735_s10 (
    .F(n735_14),
    .I0(reg_screen_mode[4]),
    .I1(reg_screen_mode[3]),
    .I2(w_screen_mode_3_4),
    .I3(w_sprite_mode2_4) 
);
defparam n735_s10.INIT=16'h4100;
  LUT4 n735_s11 (
    .F(n735_15),
    .I0(n737_14),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(n735_18),
    .I3(n735_19) 
);
defparam n735_s11.INIT=16'h0700;
  LUT4 n735_s13 (
    .F(n735_17),
    .I0(n728_23),
    .I1(ff_next_vram4[6]),
    .I2(ff_next_vram0[6]),
    .I3(n734_18) 
);
defparam n735_s13.INIT=16'h0777;
  LUT4 n736_s10 (
    .F(n736_14),
    .I0(n737_14),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(n736_17),
    .I3(n736_18) 
);
defparam n736_s10.INIT=16'h0700;
  LUT4 n736_s12 (
    .F(n736_16),
    .I0(n728_23),
    .I1(ff_next_vram4[5]),
    .I2(ff_next_vram0[5]),
    .I3(n734_18) 
);
defparam n736_s12.INIT=16'h0777;
  LUT2 n737_s10 (
    .F(n737_14),
    .I0(ff_next_vram2_3_14),
    .I1(n317_10) 
);
defparam n737_s10.INIT=4'h4;
  LUT2 n737_s11 (
    .F(n737_15),
    .I0(w_pattern_name_t12_pre[6]),
    .I1(n1470_35) 
);
defparam n737_s11.INIT=4'h8;
  LUT4 n737_s12 (
    .F(n737_16),
    .I0(ff_next_vram2_7_10),
    .I1(w_pattern_name_t12_pre[7]),
    .I2(w_pixel_pos_y_Z[0]),
    .I3(ff_next_vram1_3_13) 
);
defparam n737_s12.INIT=16'h0777;
  LUT3 n737_s13 (
    .F(n737_17),
    .I0(w_pattern_name_t12_pre[10]),
    .I1(reg_color_table_base[8]),
    .I2(n1470_35) 
);
defparam n737_s13.INIT=8'h80;
  LUT4 n737_s14 (
    .F(n737_18),
    .I0(n733_32),
    .I1(reg_color_table_base[7]),
    .I2(n735_14),
    .I3(n728_15) 
);
defparam n737_s14.INIT=16'h7F00;
  LUT4 n737_s15 (
    .F(n737_19),
    .I0(w_pos_x[7]),
    .I1(n728_19),
    .I2(ff_next_vram4[4]),
    .I3(n728_23) 
);
defparam n737_s15.INIT=16'h0777;
  LUT4 n738_s10 (
    .F(n738_14),
    .I0(n738_18),
    .I1(w_pos_x[6]),
    .I2(n827_32),
    .I3(n551_30) 
);
defparam n738_s10.INIT=16'h0C0A;
  LUT4 n738_s11 (
    .F(n738_15),
    .I0(n1470_35),
    .I1(w_pattern_name_t12_pre[5]),
    .I2(w_pixel_pos_y_Z[4]),
    .I3(n737_14) 
);
defparam n738_s11.INIT=16'h0777;
  LUT4 n738_s12 (
    .F(n738_16),
    .I0(reg_color_table_base[7]),
    .I1(n1470_35),
    .I2(w_pattern_name_t12_pre[9]),
    .I3(n738_19) 
);
defparam n738_s12.INIT=16'h007F;
  LUT4 n738_s13 (
    .F(n738_17),
    .I0(w_pos_x[6]),
    .I1(n551_30),
    .I2(ff_next_vram4[3]),
    .I3(n1470_35) 
);
defparam n738_s13.INIT=16'h0777;
  LUT3 n739_s11 (
    .F(n739_15),
    .I0(ff_next_vram2_7_10),
    .I1(w_pattern_name_t12_pre[5]),
    .I2(n739_18) 
);
defparam n739_s11.INIT=8'h70;
  LUT4 n739_s13 (
    .F(n739_17),
    .I0(reg_color_table_base[6]),
    .I1(w_pattern_name_t12_pre[8]),
    .I2(n1470_35),
    .I3(n733_32) 
);
defparam n739_s13.INIT=16'h8000;
  LUT4 n740_s9 (
    .F(n740_13),
    .I0(n1470_35),
    .I1(w_pattern_name_t12_pre[3]),
    .I2(n740_16),
    .I3(n740_17) 
);
defparam n740_s9.INIT=16'h0700;
  LUT4 n740_s10 (
    .F(n740_14),
    .I0(w_pos_x[4]),
    .I1(n551_30),
    .I2(ff_next_vram4[1]),
    .I3(n1470_35) 
);
defparam n740_s10.INIT=16'h0777;
  LUT4 n740_s11 (
    .F(n740_15),
    .I0(n1470_35),
    .I1(w_pattern_name_t12_pre[7]),
    .I2(ff_next_vram0[7]),
    .I3(n733_15) 
);
defparam n740_s11.INIT=16'h0777;
  LUT4 n741_s10 (
    .F(n741_14),
    .I0(ff_next_vram2_7_10),
    .I1(w_pattern_name_t12_pre[3]),
    .I2(w_pos_x[4]),
    .I3(ff_next_vram1_3_13) 
);
defparam n741_s10.INIT=16'h0777;
  LUT4 n741_s11 (
    .F(n741_15),
    .I0(n728_23),
    .I1(ff_next_vram4[0]),
    .I2(n741_21),
    .I3(n741_17) 
);
defparam n741_s11.INIT=16'h0007;
  LUT4 n742_s11 (
    .F(n742_15),
    .I0(w_pattern_name_t12_pre[5]),
    .I1(ff_next_vram0[5]),
    .I2(n1470_35),
    .I3(n742_17) 
);
defparam n742_s11.INIT=16'hAC00;
  LUT4 n743_s9 (
    .F(n743_13),
    .I0(w_pattern_name_t12_pre[4]),
    .I1(n1470_35),
    .I2(w_pixel_pos_y_Z[3]),
    .I3(w_screen_mode_3_5) 
);
defparam n743_s9.INIT=16'h0777;
  LUT4 n743_s10 (
    .F(n743_14),
    .I0(w_screen_mode[3]),
    .I1(w_pos_x[4]),
    .I2(n743_16),
    .I3(n827_32) 
);
defparam n743_s10.INIT=16'hBB0F;
  LUT4 n743_s11 (
    .F(n743_15),
    .I0(ff_pos_x[0]),
    .I1(w_pos_x[4]),
    .I2(n1490_10),
    .I3(w_screen_mode[3]) 
);
defparam n743_s11.INIT=16'hAC00;
  LUT4 n744_s11 (
    .F(n744_15),
    .I0(reg_screen_mode[4]),
    .I1(reg_screen_mode[0]),
    .I2(n835_31),
    .I3(w_pos_x[3]) 
);
defparam n744_s11.INIT=16'hF100;
  LUT4 n744_s12 (
    .F(n744_16),
    .I0(w_pattern_name_t12_pre[3]),
    .I1(n1470_35),
    .I2(w_pixel_pos_y_Z[2]),
    .I3(w_screen_mode_3_5) 
);
defparam n744_s12.INIT=16'h0777;
  LUT3 ff_next_vram1_7_s7 (
    .F(ff_next_vram1_7_12),
    .I0(ff_next_vram2_3_14),
    .I1(ff_phase[0]),
    .I2(w_screen_mode_3_5) 
);
defparam ff_next_vram1_7_s7.INIT=8'h07;
  LUT3 ff_next_vram1_7_s8 (
    .F(ff_next_vram1_7_13),
    .I0(n1470_35),
    .I1(ff_phase[1]),
    .I2(ff_phase[0]) 
);
defparam ff_next_vram1_7_s8.INIT=8'h0E;
  LUT2 ff_next_vram1_3_s5 (
    .F(ff_next_vram1_3_10),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[4]) 
);
defparam ff_next_vram1_3_s5.INIT=4'h8;
  LUT3 ff_next_vram1_3_s6 (
    .F(ff_next_vram1_3_11),
    .I0(reg_screen_mode[4]),
    .I1(reg_screen_mode[2]),
    .I2(reg_screen_mode[3]) 
);
defparam ff_next_vram1_3_s6.INIT=8'hCA;
  LUT4 ff_next_vram2_7_s7 (
    .F(ff_next_vram2_7_12),
    .I0(w_screen_mode[3]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]),
    .I3(ff_phase[1]) 
);
defparam ff_next_vram2_7_s7.INIT=16'h030E;
  LUT4 n545_s5 (
    .F(n545_10),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(reg_screen_mode[1]) 
);
defparam n545_s5.INIT=16'hFE00;
  LUT2 n545_s6 (
    .F(n545_11),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[4]) 
);
defparam n545_s6.INIT=4'h4;
  LUT2 n256_s7 (
    .F(n256_12),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[7]) 
);
defparam n256_s7.INIT=4'h4;
  LUT3 n1478_s7 (
    .F(n1478_10),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[7]) 
);
defparam n1478_s7.INIT=8'hCA;
  LUT3 n1479_s6 (
    .F(n1479_9),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[7]) 
);
defparam n1479_s6.INIT=8'hCA;
  LUT3 n1480_s6 (
    .F(n1480_9),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[7]) 
);
defparam n1480_s6.INIT=8'hAC;
  LUT3 n1481_s6 (
    .F(n1481_9),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[7]) 
);
defparam n1481_s6.INIT=8'hAC;
  LUT2 n1482_s7 (
    .F(n1482_10),
    .I0(ff_next_vram1[6]),
    .I1(n1490_10) 
);
defparam n1482_s7.INIT=4'h4;
  LUT3 n1486_s4 (
    .F(n1486_7),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[5]) 
);
defparam n1486_s4.INIT=8'hCA;
  LUT3 n1487_s4 (
    .F(n1487_7),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[5]) 
);
defparam n1487_s4.INIT=8'hCA;
  LUT3 n1488_s4 (
    .F(n1488_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[5]) 
);
defparam n1488_s4.INIT=8'hAC;
  LUT3 n1489_s4 (
    .F(n1489_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[5]) 
);
defparam n1489_s4.INIT=8'hAC;
  LUT3 n1494_s4 (
    .F(n1494_7),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[3]) 
);
defparam n1494_s4.INIT=8'hCA;
  LUT2 n1494_s5 (
    .F(n1494_8),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2_3_14) 
);
defparam n1494_s5.INIT=4'h8;
  LUT3 n1495_s4 (
    .F(n1495_7),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[3]) 
);
defparam n1495_s4.INIT=8'hCA;
  LUT3 n1496_s4 (
    .F(n1496_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[3]) 
);
defparam n1496_s4.INIT=8'hAC;
  LUT3 n1497_s4 (
    .F(n1497_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[3]) 
);
defparam n1497_s4.INIT=8'hAC;
  LUT4 n1498_s4 (
    .F(n1498_7),
    .I0(ff_next_vram2_3_14),
    .I1(ff_next_vram1[5]),
    .I2(w_screen_mode[3]),
    .I3(n1498_10) 
);
defparam n1498_s4.INIT=16'h00F4;
  LUT3 n1502_s4 (
    .F(n1502_7),
    .I0(ff_next_vram3[7]),
    .I1(ff_next_vram3[3]),
    .I2(ff_next_vram5[7]) 
);
defparam n1502_s4.INIT=8'hAC;
  LUT3 n1503_s4 (
    .F(n1503_7),
    .I0(ff_next_vram3[2]),
    .I1(ff_next_vram3[6]),
    .I2(ff_next_vram5[7]) 
);
defparam n1503_s4.INIT=8'hCA;
  LUT3 n1504_s4 (
    .F(n1504_7),
    .I0(ff_next_vram3[1]),
    .I1(ff_next_vram3[5]),
    .I2(ff_next_vram5[7]) 
);
defparam n1504_s4.INIT=8'hCA;
  LUT3 n1505_s4 (
    .F(n1505_7),
    .I0(ff_next_vram3[0]),
    .I1(ff_next_vram3[4]),
    .I2(ff_next_vram5[7]) 
);
defparam n1505_s4.INIT=8'hCA;
  LUT3 n1506_s5 (
    .F(n1506_8),
    .I0(ff_next_vram3[7]),
    .I1(ff_next_vram3[3]),
    .I2(ff_next_vram5[6]) 
);
defparam n1506_s5.INIT=8'hAC;
  LUT3 n1507_s5 (
    .F(n1507_8),
    .I0(ff_next_vram3[6]),
    .I1(ff_next_vram3[2]),
    .I2(ff_next_vram5[6]) 
);
defparam n1507_s5.INIT=8'hAC;
  LUT3 n1508_s5 (
    .F(n1508_8),
    .I0(ff_next_vram3[5]),
    .I1(ff_next_vram3[1]),
    .I2(ff_next_vram5[6]) 
);
defparam n1508_s5.INIT=8'hAC;
  LUT3 n1509_s5 (
    .F(n1509_8),
    .I0(ff_next_vram3[4]),
    .I1(ff_next_vram3[0]),
    .I2(ff_next_vram5[6]) 
);
defparam n1509_s5.INIT=8'hAC;
  LUT3 n1510_s4 (
    .F(n1510_7),
    .I0(ff_next_vram3[7]),
    .I1(ff_next_vram3[3]),
    .I2(ff_next_vram5[5]) 
);
defparam n1510_s4.INIT=8'hAC;
  LUT3 n1511_s4 (
    .F(n1511_7),
    .I0(ff_next_vram3[6]),
    .I1(ff_next_vram3[2]),
    .I2(ff_next_vram5[5]) 
);
defparam n1511_s4.INIT=8'hAC;
  LUT3 n1512_s4 (
    .F(n1512_7),
    .I0(ff_next_vram3[5]),
    .I1(ff_next_vram3[1]),
    .I2(ff_next_vram5[5]) 
);
defparam n1512_s4.INIT=8'hAC;
  LUT3 n1513_s4 (
    .F(n1513_7),
    .I0(ff_next_vram3[4]),
    .I1(ff_next_vram3[0]),
    .I2(ff_next_vram5[5]) 
);
defparam n1513_s4.INIT=8'hAC;
  LUT3 n1514_s5 (
    .F(n1514_8),
    .I0(ff_next_vram3[7]),
    .I1(ff_next_vram3[3]),
    .I2(ff_next_vram5[4]) 
);
defparam n1514_s5.INIT=8'h53;
  LUT3 n1515_s5 (
    .F(n1515_8),
    .I0(ff_next_vram3[6]),
    .I1(ff_next_vram3[2]),
    .I2(ff_next_vram5[4]) 
);
defparam n1515_s5.INIT=8'h53;
  LUT3 n1516_s5 (
    .F(n1516_8),
    .I0(ff_next_vram3[5]),
    .I1(ff_next_vram3[1]),
    .I2(ff_next_vram5[4]) 
);
defparam n1516_s5.INIT=8'h53;
  LUT3 n1517_s5 (
    .F(n1517_8),
    .I0(ff_next_vram3[4]),
    .I1(ff_next_vram3[0]),
    .I2(ff_next_vram5[4]) 
);
defparam n1517_s5.INIT=8'h53;
  LUT3 n1518_s4 (
    .F(n1518_7),
    .I0(ff_next_vram3[7]),
    .I1(ff_next_vram3[3]),
    .I2(ff_next_vram5[3]) 
);
defparam n1518_s4.INIT=8'hAC;
  LUT3 n1519_s4 (
    .F(n1519_7),
    .I0(ff_next_vram3[6]),
    .I1(ff_next_vram3[2]),
    .I2(ff_next_vram5[3]) 
);
defparam n1519_s4.INIT=8'hAC;
  LUT3 n1520_s4 (
    .F(n1520_7),
    .I0(ff_next_vram3[5]),
    .I1(ff_next_vram3[1]),
    .I2(ff_next_vram5[3]) 
);
defparam n1520_s4.INIT=8'hAC;
  LUT3 n1521_s4 (
    .F(n1521_7),
    .I0(ff_next_vram3[4]),
    .I1(ff_next_vram3[0]),
    .I2(ff_next_vram5[3]) 
);
defparam n1521_s4.INIT=8'hAC;
  LUT3 n1522_s5 (
    .F(n1522_8),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[2]) 
);
defparam n1522_s5.INIT=8'hCA;
  LUT3 n1522_s6 (
    .F(n1522_9),
    .I0(ff_next_vram3[7]),
    .I1(ff_next_vram3[3]),
    .I2(ff_next_vram5[2]) 
);
defparam n1522_s6.INIT=8'h53;
  LUT3 n1523_s5 (
    .F(n1523_8),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[2]) 
);
defparam n1523_s5.INIT=8'hCA;
  LUT3 n1523_s6 (
    .F(n1523_9),
    .I0(ff_next_vram3[6]),
    .I1(ff_next_vram3[2]),
    .I2(ff_next_vram5[2]) 
);
defparam n1523_s6.INIT=8'h53;
  LUT3 n1524_s5 (
    .F(n1524_8),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[2]) 
);
defparam n1524_s5.INIT=8'hAC;
  LUT3 n1524_s6 (
    .F(n1524_9),
    .I0(ff_next_vram3[5]),
    .I1(ff_next_vram3[1]),
    .I2(ff_next_vram5[2]) 
);
defparam n1524_s6.INIT=8'h53;
  LUT3 n1525_s5 (
    .F(n1525_8),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[2]) 
);
defparam n1525_s5.INIT=8'hAC;
  LUT3 n1525_s6 (
    .F(n1525_9),
    .I0(ff_next_vram3[4]),
    .I1(ff_next_vram3[0]),
    .I2(ff_next_vram5[2]) 
);
defparam n1525_s6.INIT=8'h53;
  LUT3 n1530_s5 (
    .F(n1530_8),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[1]) 
);
defparam n1530_s5.INIT=8'hCA;
  LUT3 n1531_s5 (
    .F(n1531_8),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[1]) 
);
defparam n1531_s5.INIT=8'hCA;
  LUT3 n1532_s4 (
    .F(n1532_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[1]) 
);
defparam n1532_s4.INIT=8'hAC;
  LUT3 n1533_s4 (
    .F(n1533_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[1]) 
);
defparam n1533_s4.INIT=8'hAC;
  LUT2 n1098_s20 (
    .F(n1098_24),
    .I0(ff_pos_x[1]),
    .I1(ff_pos_x[0]) 
);
defparam n1098_s20.INIT=4'h1;
  LUT4 ff_pos_x_5_s6 (
    .F(ff_pos_x_5_11),
    .I0(w_scroll_pos_x[8]),
    .I1(w_scroll_pos_x[9]),
    .I2(w_scroll_pos_x[0]),
    .I3(w_scroll_pos_x[1]) 
);
defparam ff_pos_x_5_s6.INIT=16'h1000;
  LUT4 ff_pos_x_5_s7 (
    .F(ff_pos_x_5_12),
    .I0(w_scroll_pos_x[3]),
    .I1(w_scroll_pos_x[4]),
    .I2(w_scroll_pos_x[5]),
    .I3(w_scroll_pos_x[2]) 
);
defparam ff_pos_x_5_s7.INIT=16'h0100;
  LUT4 ff_screen_h_in_active_s7 (
    .F(ff_screen_h_in_active_12),
    .I0(w_scroll_pos_x[0]),
    .I1(w_scroll_pos_x[1]),
    .I2(w_scroll_pos_x[8]),
    .I3(w_scroll_pos_x[9]) 
);
defparam ff_screen_h_in_active_s7.INIT=16'h8000;
  LUT4 ff_screen_h_in_active_s8 (
    .F(ff_screen_h_in_active_13),
    .I0(w_scroll_pos_x[2]),
    .I1(w_scroll_pos_x[3]),
    .I2(w_scroll_pos_x[4]),
    .I3(w_scroll_pos_x[5]) 
);
defparam ff_screen_h_in_active_s8.INIT=16'h8000;
  LUT3 n729_s13 (
    .F(n729_17),
    .I0(reg_pattern_name_table_base[14]),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(n728_19) 
);
defparam n729_s13.INIT=8'h80;
  LUT3 n730_s12 (
    .F(n730_16),
    .I0(n551_30),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(ff_next_vram2_7_10) 
);
defparam n730_s12.INIT=8'h0B;
  LUT4 n731_s11 (
    .F(n731_15),
    .I0(ff_next_vram2_7_10),
    .I1(reg_screen_mode[4]),
    .I2(w_pixel_pos_y_Z[6]),
    .I3(w_next_1_8) 
);
defparam n731_s11.INIT=16'hF332;
  LUT3 n732_s14 (
    .F(n732_18),
    .I0(ff_phase[1]),
    .I1(ff_phase[2]),
    .I2(ff_phase[0]) 
);
defparam n732_s14.INIT=8'h10;
  LUT3 n733_s19 (
    .F(n733_23),
    .I0(w_screen_mode[3]),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(n827_32) 
);
defparam n733_s19.INIT=8'h40;
  LUT3 n733_s20 (
    .F(n733_24),
    .I0(n317_10),
    .I1(w_pattern_name_t12_pre[10]),
    .I2(ff_next_vram2_3_14) 
);
defparam n733_s20.INIT=8'h0E;
  LUT2 n733_s21 (
    .F(n733_25),
    .I0(ff_phase[1]),
    .I1(reg_pattern_name_table_base[11]) 
);
defparam n733_s21.INIT=4'h4;
  LUT4 n733_s22 (
    .F(n733_26),
    .I0(reg_screen_mode[0]),
    .I1(w_screen_mode_3_4),
    .I2(n734_23),
    .I3(n739_20) 
);
defparam n733_s22.INIT=16'h8000;
  LUT4 n734_s15 (
    .F(n734_19),
    .I0(reg_color_table_base[10]),
    .I1(n735_14),
    .I2(w_screen_mode_3_5),
    .I3(ff_next_vram0[7]) 
);
defparam n734_s15.INIT=16'hF800;
  LUT4 n734_s17 (
    .F(n734_21),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(n827_32),
    .I2(w_pattern_name_t12_pre[9]),
    .I3(w_screen_mode[3]) 
);
defparam n734_s17.INIT=16'h0F77;
  LUT2 n735_s14 (
    .F(n735_18),
    .I0(w_pattern_name_t12_pre[9]),
    .I1(ff_next_vram2_7_10) 
);
defparam n735_s14.INIT=4'h8;
  LUT4 n735_s15 (
    .F(n735_19),
    .I0(w_pixel_pos_y_Z[2]),
    .I1(ff_next_vram1_3_13),
    .I2(w_pattern_name_t12_pre[8]),
    .I3(n1470_35) 
);
defparam n735_s15.INIT=16'h0777;
  LUT2 n736_s13 (
    .F(n736_17),
    .I0(w_pattern_name_t12_pre[8]),
    .I1(ff_next_vram2_7_10) 
);
defparam n736_s13.INIT=4'h8;
  LUT4 n736_s14 (
    .F(n736_18),
    .I0(n1470_35),
    .I1(w_pattern_name_t12_pre[7]),
    .I2(w_pixel_pos_y_Z[1]),
    .I3(ff_next_vram1_3_13) 
);
defparam n736_s14.INIT=16'h0777;
  LUT3 n738_s14 (
    .F(n738_18),
    .I0(w_pattern_name_t12_pre[6]),
    .I1(w_pos_x[7]),
    .I2(n827_35) 
);
defparam n738_s14.INIT=8'hCA;
  LUT4 n738_s15 (
    .F(n738_19),
    .I0(reg_color_table_base[6]),
    .I1(n735_14),
    .I2(w_screen_mode_3_5),
    .I3(ff_next_vram0[3]) 
);
defparam n738_s15.INIT=16'hF800;
  LUT4 n739_s14 (
    .F(n739_18),
    .I0(n1470_35),
    .I1(w_pattern_name_t12_pre[4]),
    .I2(w_pos_x[6]),
    .I3(ff_next_vram1_3_13) 
);
defparam n739_s14.INIT=16'h0777;
  LUT2 n740_s12 (
    .F(n740_16),
    .I0(w_pos_x[5]),
    .I1(ff_next_vram1_3_13) 
);
defparam n740_s12.INIT=4'h8;
  LUT4 n740_s13 (
    .F(n740_17),
    .I0(n551_30),
    .I1(w_pos_x[4]),
    .I2(w_pattern_name_t12_pre[4]),
    .I3(ff_next_vram2_7_10) 
);
defparam n740_s13.INIT=16'h0777;
  LUT3 n741_s13 (
    .F(n741_17),
    .I0(ff_pos_x[2]),
    .I1(n1470_35),
    .I2(ff_next_vram0_7_9) 
);
defparam n741_s13.INIT=8'h80;
  LUT4 n742_s12 (
    .F(n742_16),
    .I0(ff_pos_x[2]),
    .I1(ff_next_vram2_7_10),
    .I2(ff_pos_x[1]),
    .I3(n1470_35) 
);
defparam n742_s12.INIT=16'h0777;
  LUT3 n742_s13 (
    .F(n742_17),
    .I0(n1490_10),
    .I1(n827_35),
    .I2(n827_32) 
);
defparam n742_s13.INIT=8'h80;
  LUT2 n743_s12 (
    .F(n743_16),
    .I0(n1490_10),
    .I1(ff_pos_x[1]) 
);
defparam n743_s12.INIT=4'h4;
  LUT4 ff_next_vram1_3_s7 (
    .F(ff_next_vram1_3_13),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[4]),
    .I2(ff_next_vram1_3_11),
    .I3(w_sprite_mode2_4) 
);
defparam ff_next_vram1_3_s7.INIT=16'h7000;
  LUT4 ff_next_vram2_3_s6 (
    .F(ff_next_vram2_3_12),
    .I0(ff_next_vram2_7_9),
    .I1(ff_next_vram2_3_14),
    .I2(ff_next_vram2_7_12),
    .I3(ff_next_vram3_7_10) 
);
defparam ff_next_vram2_3_s6.INIT=16'h0D00;
  LUT4 ff_next_vram2_7_s8 (
    .F(ff_next_vram2_7_14),
    .I0(ff_next_vram2_7_9),
    .I1(ff_next_vram2_7_10),
    .I2(ff_next_vram2_7_12),
    .I3(ff_next_vram3_7_10) 
);
defparam ff_next_vram2_7_s8.INIT=16'h0700;
  LUT4 n178_s4 (
    .F(n178_10),
    .I0(ff_pos_x[0]),
    .I1(ff_pos_x[3]),
    .I2(ff_pos_x[1]),
    .I3(ff_pos_x[2]) 
);
defparam n178_s4.INIT=16'h8000;
  LUT4 ff_screen_h_in_active_s9 (
    .F(ff_screen_h_in_active_15),
    .I0(ff_screen_h_in_active_10),
    .I1(n256_10),
    .I2(n256_11),
    .I3(ff_state_1_7) 
);
defparam ff_screen_h_in_active_s9.INIT=16'hBAAA;
  LUT4 n733_s23 (
    .F(n733_28),
    .I0(w_pixel_pos_y_Z[6]),
    .I1(n735_14),
    .I2(n733_20),
    .I3(n733_21) 
);
defparam n733_s23.INIT=16'h8F00;
  LUT4 n1113_s12 (
    .F(n1113_17),
    .I0(n1470_35),
    .I1(n803_9),
    .I2(w_screen_mode_vram_rdata[23]),
    .I3(n551_30) 
);
defparam n1113_s12.INIT=16'h0777;
  LUT4 n1114_s11 (
    .F(n1114_16),
    .I0(n1470_35),
    .I1(n804_9),
    .I2(w_screen_mode_vram_rdata[22]),
    .I3(n551_30) 
);
defparam n1114_s11.INIT=16'h0777;
  LUT4 n1115_s11 (
    .F(n1115_16),
    .I0(n1470_35),
    .I1(n805_9),
    .I2(w_screen_mode_vram_rdata[21]),
    .I3(n551_30) 
);
defparam n1115_s11.INIT=16'h0777;
  LUT4 n1116_s11 (
    .F(n1116_16),
    .I0(n1470_35),
    .I1(n806_9),
    .I2(w_screen_mode_vram_rdata[20]),
    .I3(n551_30) 
);
defparam n1116_s11.INIT=16'h0777;
  LUT4 ff_next_vram5_7_s5 (
    .F(ff_next_vram5_7_11),
    .I0(n551_30),
    .I1(ff_next_vram2_7_10),
    .I2(w_screen_mode[3]),
    .I3(ff_phase[1]) 
);
defparam ff_next_vram5_7_s5.INIT=16'h00FE;
  LUT4 ff_next_vram3_7_s6 (
    .F(ff_next_vram3_7_12),
    .I0(n551_30),
    .I1(ff_next_vram2_7_10),
    .I2(ff_phase[1]),
    .I3(ff_next_vram7_3_9) 
);
defparam ff_next_vram3_7_s6.INIT=16'hF100;
  LUT4 ff_next_vram5_3_s4 (
    .F(ff_next_vram5_3_10),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]),
    .I2(ff_next_vram1_3_13),
    .I3(ff_next_vram7_3_10) 
);
defparam ff_next_vram5_3_s4.INIT=16'h5400;
  LUT4 ff_next_vram7_3_s6 (
    .F(ff_next_vram7_3_12),
    .I0(ff_phase[1]),
    .I1(ff_next_vram1_3_13),
    .I2(ff_next_vram7_3_9),
    .I3(ff_next_vram7_3_10) 
);
defparam ff_next_vram7_3_s6.INIT=16'hE000;
  LUT3 n728_s14 (
    .F(n728_19),
    .I0(n551_30),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]) 
);
defparam n728_s14.INIT=8'h02;
  LUT4 n733_s24 (
    .F(n733_30),
    .I0(n733_18),
    .I1(n733_19),
    .I2(ff_phase[0]),
    .I3(ff_phase[2]) 
);
defparam n733_s24.INIT=16'h000E;
  LUT4 n730_s13 (
    .F(n730_18),
    .I0(n730_11),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]),
    .I3(n730_13) 
);
defparam n730_s13.INIT=16'h01FF;
  LUT3 ff_next_vram0_7_s4 (
    .F(ff_next_vram0_7_9),
    .I0(ff_phase[2]),
    .I1(ff_phase[0]),
    .I2(ff_phase[1]) 
);
defparam ff_next_vram0_7_s4.INIT=8'h01;
  LUT4 n1799_s4 (
    .F(n1799_10),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_screen_pos_x_Z[2]),
    .I2(w_screen_pos_x_Z[0]),
    .I3(w_screen_pos_x_Z[1]) 
);
defparam n1799_s4.INIT=16'h4000;
  LUT4 ff_pattern7_7_s2 (
    .F(ff_pattern7_7_7),
    .I0(w_screen_pos_x_Z[2]),
    .I1(w_screen_pos_x_Z[3]),
    .I2(w_screen_pos_x_Z[0]),
    .I3(w_screen_pos_x_Z[1]) 
);
defparam ff_pattern7_7_s2.INIT=16'h4000;
  LUT4 n550_s2 (
    .F(n550_6),
    .I0(w_screen_pos_x_Z[2]),
    .I1(w_screen_pos_x_Z[3]),
    .I2(w_screen_pos_x_Z[0]),
    .I3(w_screen_pos_x_Z[1]) 
);
defparam n550_s2.INIT=16'h0001;
  LUT4 n1470_s26 (
    .F(n1470_35),
    .I0(w_screen_mode_3_4),
    .I1(reg_screen_mode[4]),
    .I2(reg_screen_mode[3]),
    .I3(reg_screen_mode[0]) 
);
defparam n1470_s26.INIT=16'h2000;
  LUT4 n1751_s3 (
    .F(n1751_7),
    .I0(w_screen_pos_x_Z[10]),
    .I1(w_screen_pos_x_Z[11]),
    .I2(w_screen_pos_x_Z[8]),
    .I3(w_screen_pos_x_Z[9]) 
);
defparam n1751_s3.INIT=16'h8000;
  LUT4 ff_next_vram2_3_s7 (
    .F(ff_next_vram2_3_14),
    .I0(reg_screen_mode[4]),
    .I1(reg_screen_mode[2]),
    .I2(reg_screen_mode[3]),
    .I3(w_sprite_mode2_4) 
);
defparam ff_next_vram2_3_s7.INIT=16'hCA00;
  LUT3 n1478_s8 (
    .F(n1478_12),
    .I0(ff_phase[2]),
    .I1(ff_phase[1]),
    .I2(ff_phase[0]) 
);
defparam n1478_s8.INIT=8'h20;
  LUT4 n1128_s12 (
    .F(n1128_17),
    .I0(n810_9),
    .I1(w_screen_mode_vram_rdata[0]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n1128_s12.INIT=16'hCACC;
  LUT4 n1127_s12 (
    .F(n1127_17),
    .I0(n809_9),
    .I1(w_screen_mode_vram_rdata[1]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n1127_s12.INIT=16'hCACC;
  LUT4 n1126_s12 (
    .F(n1126_17),
    .I0(n808_9),
    .I1(w_screen_mode_vram_rdata[2]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n1126_s12.INIT=16'hCACC;
  LUT4 n1125_s15 (
    .F(n1125_20),
    .I0(n807_9),
    .I1(w_screen_mode_vram_rdata[3]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n1125_s15.INIT=16'hCACC;
  LUT3 ff_next_vram7_7_s4 (
    .F(ff_next_vram7_7_10),
    .I0(ff_phase[2]),
    .I1(n440_10),
    .I2(ff_next_vram3_7_12) 
);
defparam ff_next_vram7_7_s4.INIT=8'h40;
  LUT4 ff_next_vram5_7_s6 (
    .F(ff_next_vram5_7_13),
    .I0(ff_phase[0]),
    .I1(ff_next_vram5_7_11),
    .I2(ff_phase[2]),
    .I3(n440_10) 
);
defparam ff_next_vram5_7_s6.INIT=16'h0100;
  LUT4 n178_s5 (
    .F(n178_12),
    .I0(ff_state_1_7),
    .I1(ff_pos_x_5_10),
    .I2(ff_pos_x[4]),
    .I3(n178_10) 
);
defparam n178_s5.INIT=16'h0770;
  LUT4 n181_s3 (
    .F(n181_9),
    .I0(ff_state_1_7),
    .I1(ff_pos_x_5_10),
    .I2(ff_pos_x[1]),
    .I3(ff_pos_x[0]) 
);
defparam n181_s3.INIT=16'h0770;
  LUT4 n744_s13 (
    .F(n744_18),
    .I0(n1490_10),
    .I1(n827_35),
    .I2(n827_32),
    .I3(ff_next_vram0_7_9) 
);
defparam n744_s13.INIT=16'hE300;
  LUT4 n1498_s6 (
    .F(n1498_10),
    .I0(ff_next_vram1[2]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[2]),
    .I3(w_screen_mode_3_3) 
);
defparam n1498_s6.INIT=16'h0100;
  LUT4 n739_s15 (
    .F(n739_20),
    .I0(reg_screen_mode[4]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[1]),
    .I3(reg_screen_mode[2]) 
);
defparam n739_s15.INIT=16'h1114;
  LUT4 w_screen_mode_3_s3 (
    .F(w_screen_mode[3]),
    .I0(w_screen_mode_3_3),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[2]),
    .I3(w_screen_mode_3_5) 
);
defparam w_screen_mode_3_s3.INIT=16'hFF02;
  LUT4 n1100_s19 (
    .F(n1100_24),
    .I0(n551_30),
    .I1(w_screen_mode_vram_rdata[12]),
    .I2(ff_phase[1]),
    .I3(ff_phase[2]) 
);
defparam n1100_s19.INIT=16'h0007;
  LUT4 n1099_s19 (
    .F(n1099_24),
    .I0(n551_30),
    .I1(w_screen_mode_vram_rdata[13]),
    .I2(ff_phase[1]),
    .I3(ff_phase[2]) 
);
defparam n1099_s19.INIT=16'h0007;
  LUT4 n1098_s21 (
    .F(n1098_26),
    .I0(n551_30),
    .I1(w_screen_mode_vram_rdata[14]),
    .I2(ff_phase[1]),
    .I3(ff_phase[2]) 
);
defparam n1098_s21.INIT=16'h0007;
  LUT4 n1097_s18 (
    .F(n1097_23),
    .I0(n551_30),
    .I1(w_screen_mode_vram_rdata[15]),
    .I2(ff_phase[1]),
    .I3(ff_phase[2]) 
);
defparam n1097_s18.INIT=16'h0007;
  LUT3 n1800_s4 (
    .F(n1800_8),
    .I0(n1470_35),
    .I1(n2015_6),
    .I2(n1799_10) 
);
defparam n1800_s4.INIT=8'h0E;
  LUT4 n1796_s3 (
    .F(n1796_9),
    .I0(n1799_10),
    .I1(n1470_35),
    .I2(n2015_6),
    .I3(ff_pattern0[7]) 
);
defparam n1796_s3.INIT=16'h0100;
  LUT4 n1797_s3 (
    .F(n1797_9),
    .I0(n1799_10),
    .I1(n1470_35),
    .I2(n2015_6),
    .I3(ff_pattern0[6]) 
);
defparam n1797_s3.INIT=16'h0100;
  LUT4 n1798_s3 (
    .F(n1798_9),
    .I0(n1799_10),
    .I1(n1470_35),
    .I2(n2015_6),
    .I3(ff_pattern0[5]) 
);
defparam n1798_s3.INIT=16'h0100;
  LUT4 n1799_s5 (
    .F(n1799_12),
    .I0(n1799_10),
    .I1(n1470_35),
    .I2(n2015_6),
    .I3(ff_pattern0[4]) 
);
defparam n1799_s5.INIT=16'h0100;
  LUT4 n835_s29 (
    .F(n835_36),
    .I0(ff_next_vram1_3_11),
    .I1(reg_screen_mode[0]),
    .I2(reg_screen_mode[1]),
    .I3(ff_next_vram4_7_8) 
);
defparam n835_s29.INIT=16'h00FD;
  LUT4 n742_s14 (
    .F(n742_19),
    .I0(ff_next_vram2_3_14),
    .I1(n317_10),
    .I2(w_pos_x[5]),
    .I3(n742_16) 
);
defparam n742_s14.INIT=16'hBF00;
  LUT3 n734_s18 (
    .F(n734_23),
    .I0(ff_phase[0]),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]) 
);
defparam n734_s18.INIT=8'h10;
  LUT4 n1104_s20 (
    .F(n1104_25),
    .I0(ff_next_vram2_7_10),
    .I1(reg_backdrop_color[0]),
    .I2(ff_phase[2]),
    .I3(ff_phase[1]) 
);
defparam n1104_s20.INIT=16'h0700;
  LUT4 n1102_s20 (
    .F(n1102_25),
    .I0(ff_next_vram2_7_10),
    .I1(reg_backdrop_color[2]),
    .I2(ff_phase[2]),
    .I3(ff_phase[1]) 
);
defparam n1102_s20.INIT=16'h0700;
  LUT4 n1100_s20 (
    .F(n1100_26),
    .I0(ff_next_vram2_7_10),
    .I1(reg_backdrop_color[4]),
    .I2(ff_phase[2]),
    .I3(ff_phase[1]) 
);
defparam n1100_s20.INIT=16'h0700;
  LUT4 n1099_s20 (
    .F(n1099_26),
    .I0(ff_next_vram2_7_10),
    .I1(reg_backdrop_color[5]),
    .I2(ff_phase[2]),
    .I3(ff_phase[1]) 
);
defparam n1099_s20.INIT=16'h0700;
  LUT4 n1098_s22 (
    .F(n1098_28),
    .I0(ff_next_vram2_7_10),
    .I1(reg_backdrop_color[6]),
    .I2(ff_phase[2]),
    .I3(ff_phase[1]) 
);
defparam n1098_s22.INIT=16'h0700;
  LUT3 n733_s25 (
    .F(n733_32),
    .I0(ff_phase[0]),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]) 
);
defparam n733_s25.INIT=8'h20;
  LUT4 n734_s19 (
    .F(n734_25),
    .I0(reg_screen_mode[2]),
    .I1(n2015_6),
    .I2(ff_next_vram2_7_10),
    .I3(w_pixel_pos_y_Z[3]) 
);
defparam n734_s19.INIT=16'h0B0F;
  LUT4 n733_s26 (
    .F(n733_34),
    .I0(reg_screen_mode[2]),
    .I1(n2015_6),
    .I2(ff_next_vram2_7_10),
    .I3(w_pixel_pos_y_Z[4]) 
);
defparam n733_s26.INIT=16'h0B0F;
  LUT4 n1483_s6 (
    .F(n1483_10),
    .I0(n1482_6),
    .I1(reg_screen_mode[2]),
    .I2(n2015_6),
    .I3(reg_backdrop_color[2]) 
);
defparam n1483_s6.INIT=16'h4500;
  LUT4 n1482_s8 (
    .F(n1482_12),
    .I0(n1482_6),
    .I1(reg_screen_mode[2]),
    .I2(n2015_6),
    .I3(reg_backdrop_color[3]) 
);
defparam n1482_s8.INIT=16'h4500;
  LUT4 ff_next_vram6_3_s5 (
    .F(ff_next_vram6_3_10),
    .I0(n827_35),
    .I1(n1490_10),
    .I2(n827_32),
    .I3(ff_next_vram6_7_7) 
);
defparam ff_next_vram6_3_s5.INIT=16'h1F00;
  LUT3 n1470_s27 (
    .F(n1470_37),
    .I0(n1490_13),
    .I1(reg_screen_mode[3]),
    .I2(n551_30) 
);
defparam n1470_s27.INIT=8'h40;
  LUT3 n1481_s7 (
    .F(n1481_11),
    .I0(reg_backdrop_color[4]),
    .I1(reg_screen_mode[3]),
    .I2(n551_30) 
);
defparam n1481_s7.INIT=8'h80;
  LUT3 n1480_s7 (
    .F(n1480_11),
    .I0(reg_backdrop_color[5]),
    .I1(reg_screen_mode[3]),
    .I2(n551_30) 
);
defparam n1480_s7.INIT=8'h80;
  LUT3 n1479_s7 (
    .F(n1479_11),
    .I0(reg_backdrop_color[6]),
    .I1(reg_screen_mode[3]),
    .I2(n551_30) 
);
defparam n1479_s7.INIT=8'h80;
  LUT3 n1478_s9 (
    .F(n1478_14),
    .I0(reg_backdrop_color[7]),
    .I1(reg_screen_mode[3]),
    .I2(n551_30) 
);
defparam n1478_s9.INIT=8'h80;
  LUT4 n545_s8 (
    .F(n545_14),
    .I0(ff_phase[2]),
    .I1(reg_display_on),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n545_s8.INIT=16'h4000;
  LUT3 n1490_s9 (
    .F(n1490_13),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(n1478_12) 
);
defparam n1490_s9.INIT=8'h80;
  LUT4 n1533_s5 (
    .F(n1533_9),
    .I0(n1533_5),
    .I1(reg_backdrop_color[0]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1533_s5.INIT=16'hACCC;
  LUT4 n1532_s5 (
    .F(n1532_9),
    .I0(n1532_5),
    .I1(reg_backdrop_color[1]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1532_s5.INIT=16'hACCC;
  LUT4 n1531_s6 (
    .F(n1531_10),
    .I0(n1531_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1483_10) 
);
defparam n1531_s6.INIT=16'hFF80;
  LUT4 n1530_s6 (
    .F(n1530_10),
    .I0(n1530_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1482_12) 
);
defparam n1530_s6.INIT=16'hFF80;
  LUT4 n1525_s7 (
    .F(n1525_11),
    .I0(n1525_5),
    .I1(reg_backdrop_color[0]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1525_s7.INIT=16'hACCC;
  LUT4 n1524_s7 (
    .F(n1524_11),
    .I0(n1524_5),
    .I1(reg_backdrop_color[1]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1524_s7.INIT=16'hACCC;
  LUT4 n1523_s7 (
    .F(n1523_11),
    .I0(n1523_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1483_10) 
);
defparam n1523_s7.INIT=16'hFF80;
  LUT4 n1522_s7 (
    .F(n1522_11),
    .I0(n1522_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1482_12) 
);
defparam n1522_s7.INIT=16'hFF80;
  LUT4 n1517_s6 (
    .F(n1517_10),
    .I0(n1517_5),
    .I1(reg_backdrop_color[0]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1517_s6.INIT=16'hACCC;
  LUT4 n1516_s6 (
    .F(n1516_10),
    .I0(n1516_5),
    .I1(reg_backdrop_color[1]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1516_s6.INIT=16'hACCC;
  LUT4 n1515_s6 (
    .F(n1515_10),
    .I0(n1515_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1483_10) 
);
defparam n1515_s6.INIT=16'hFF80;
  LUT4 n1514_s6 (
    .F(n1514_10),
    .I0(n1514_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1482_12) 
);
defparam n1514_s6.INIT=16'hFF80;
  LUT4 n1509_s6 (
    .F(n1509_10),
    .I0(n1509_5),
    .I1(reg_backdrop_color[0]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1509_s6.INIT=16'hACCC;
  LUT4 n1508_s6 (
    .F(n1508_10),
    .I0(n1508_5),
    .I1(reg_backdrop_color[1]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1508_s6.INIT=16'hACCC;
  LUT4 n1507_s6 (
    .F(n1507_10),
    .I0(n1507_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1483_10) 
);
defparam n1507_s6.INIT=16'hFF80;
  LUT4 n1506_s6 (
    .F(n1506_10),
    .I0(n1506_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1482_12) 
);
defparam n1506_s6.INIT=16'hFF80;
  LUT4 n1501_s4 (
    .F(n1501_8),
    .I0(n1501_5),
    .I1(reg_backdrop_color[0]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1501_s4.INIT=16'hACCC;
  LUT4 n1500_s4 (
    .F(n1500_8),
    .I0(n1500_5),
    .I1(reg_backdrop_color[1]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1500_s4.INIT=16'hACCC;
  LUT4 n1485_s5 (
    .F(n1485_9),
    .I0(n1485_5),
    .I1(reg_backdrop_color[0]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1485_s5.INIT=16'hACCC;
  LUT4 n1484_s5 (
    .F(n1484_9),
    .I0(n1484_5),
    .I1(reg_backdrop_color[1]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1484_s5.INIT=16'hACCC;
  LUT4 n1483_s7 (
    .F(n1483_12),
    .I0(n1483_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1483_10) 
);
defparam n1483_s7.INIT=16'hFF80;
  LUT4 n1482_s9 (
    .F(n1482_14),
    .I0(n1482_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1482_12) 
);
defparam n1482_s9.INIT=16'hFF80;
  LUT4 n182_s6 (
    .F(n182_13),
    .I0(ff_pos_x_5_10),
    .I1(ff_pos_x_5_16),
    .I2(ff_state_1_7),
    .I3(ff_pos_x[0]) 
);
defparam n182_s6.INIT=16'hCF10;
  LUT2 ff_pos_x_5_s8 (
    .F(ff_pos_x_5_14),
    .I0(ff_pos_x_5_16),
    .I1(ff_state_1_7) 
);
defparam ff_pos_x_5_s8.INIT=4'h4;
  LUT4 n729_s15 (
    .F(n729_20),
    .I0(GND),
    .I1(w_pixel_pos_x_Z[8]),
    .I2(w_pos_x_7_4),
    .I3(reg_scroll_planes) 
);
defparam n729_s15.INIT=16'h9600;
  LUT4 n729_s16 (
    .F(n729_22),
    .I0(n729_20),
    .I1(ff_blink_base[0]),
    .I2(ff_interleaving_page),
    .I3(reg_interleaving_mode) 
);
defparam n729_s16.INIT=16'h4055;
  LUT4 n1495_s5 (
    .F(n1495_9),
    .I0(n1495_7),
    .I1(n1470_35),
    .I2(ff_next_vram2[6]),
    .I3(ff_next_vram2_3_14) 
);
defparam n1495_s5.INIT=16'h0777;
  LUT4 n1496_s5 (
    .F(n1496_9),
    .I0(n1496_7),
    .I1(n1470_35),
    .I2(ff_next_vram2[5]),
    .I3(ff_next_vram2_3_14) 
);
defparam n1496_s5.INIT=16'h0777;
  LUT4 n1497_s5 (
    .F(n1497_9),
    .I0(n1497_7),
    .I1(n1470_35),
    .I2(ff_next_vram2[4]),
    .I3(ff_next_vram2_3_14) 
);
defparam n1497_s5.INIT=16'h0777;
  LUT4 n1494_s6 (
    .F(n1494_10),
    .I0(n1494_7),
    .I1(n1470_35),
    .I2(ff_next_vram2[7]),
    .I3(ff_next_vram2_3_14) 
);
defparam n1494_s6.INIT=16'h0777;
  LUT4 n728_s15 (
    .F(n728_21),
    .I0(n728_23),
    .I1(n733_32),
    .I2(w_screen_mode_3_5),
    .I3(n734_18) 
);
defparam n728_s15.INIT=16'h0015;
  LUT4 n741_s14 (
    .F(n741_19),
    .I0(n733_15),
    .I1(ff_next_vram0[6]),
    .I2(w_pattern_name_t12_pre[6]),
    .I3(n1470_35) 
);
defparam n741_s14.INIT=16'h0777;
  LUT4 n728_s16 (
    .F(n728_23),
    .I0(n1470_35),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]),
    .I3(ff_phase[1]) 
);
defparam n728_s16.INIT=16'h0200;
  LUT4 n729_s17 (
    .F(n729_24),
    .I0(reg_color_table_base[15]),
    .I1(n1470_35),
    .I2(n835_36),
    .I3(n733_32) 
);
defparam n729_s17.INIT=16'h2000;
  LUT4 n728_s17 (
    .F(n728_25),
    .I0(reg_color_table_base[16]),
    .I1(n1470_35),
    .I2(n835_36),
    .I3(n733_32) 
);
defparam n728_s17.INIT=16'h2000;
  LUT4 n735_s16 (
    .F(n735_21),
    .I0(w_pixel_pos_y_Z[1]),
    .I1(n551_30),
    .I2(ff_phase[0]),
    .I3(ff_phase[2]) 
);
defparam n735_s16.INIT=16'h0008;
  LUT4 n736_s15 (
    .F(n736_20),
    .I0(w_pixel_pos_y_Z[0]),
    .I1(n551_30),
    .I2(ff_phase[0]),
    .I3(ff_phase[2]) 
);
defparam n736_s15.INIT=16'h0008;
  LUT4 n739_s16 (
    .F(n739_22),
    .I0(w_pos_x[5]),
    .I1(n551_30),
    .I2(ff_phase[0]),
    .I3(ff_phase[2]) 
);
defparam n739_s16.INIT=16'h0008;
  LUT4 n741_s15 (
    .F(n741_21),
    .I0(w_pos_x[3]),
    .I1(n551_30),
    .I2(ff_phase[0]),
    .I3(ff_phase[2]) 
);
defparam n741_s15.INIT=16'h0008;
  LUT4 n1470_s28 (
    .F(n1470_39),
    .I0(ff_next_vram2_3_14),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1478_12) 
);
defparam n1470_s28.INIT=16'h8000;
  LUT4 n1474_s24 (
    .F(n1474_29),
    .I0(n1490_10),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1478_12) 
);
defparam n1474_s24.INIT=16'h4000;
  LUT4 ff_next_vram0_7_s5 (
    .F(ff_next_vram0_7_11),
    .I0(n440_10),
    .I1(ff_phase[2]),
    .I2(ff_phase[0]),
    .I3(ff_phase[1]) 
);
defparam ff_next_vram0_7_s5.INIT=16'h0002;
  LUT4 ff_pos_x_5_s9 (
    .F(ff_pos_x_5_16),
    .I0(ff_phase[2]),
    .I1(ff_phase[1]),
    .I2(ff_phase[0]),
    .I3(ff_pos_x_5_10) 
);
defparam ff_pos_x_5_s9.INIT=16'h00DF;
  DFFCE ff_phase_1_s0 (
    .Q(ff_phase[1]),
    .D(n137_7),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_phase_0_s0 (
    .Q(ff_phase[0]),
    .D(n138_8),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_valid_s0 (
    .Q(w_screen_mode_vram_valid),
    .D(n545_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_16_s0 (
    .Q(w_screen_mode_vram_address[16]),
    .D(n728_10),
    .CLK(clk85m),
    .CE(n550_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_15_s0 (
    .Q(w_screen_mode_vram_address[15]),
    .D(n729_10),
    .CLK(clk85m),
    .CE(n550_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_14_s0 (
    .Q(w_screen_mode_vram_address[14]),
    .D(n730_18),
    .CLK(clk85m),
    .CE(n550_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_13_s0 (
    .Q(w_screen_mode_vram_address[13]),
    .D(n731_10),
    .CLK(clk85m),
    .CE(n550_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_12_s0 (
    .Q(w_screen_mode_vram_address[12]),
    .D(n732_10),
    .CLK(clk85m),
    .CE(n550_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_11_s0 (
    .Q(w_screen_mode_vram_address[11]),
    .D(n733_10),
    .CLK(clk85m),
    .CE(n550_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_10_s0 (
    .Q(w_screen_mode_vram_address[10]),
    .D(n734_10),
    .CLK(clk85m),
    .CE(n550_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_9_s0 (
    .Q(w_screen_mode_vram_address[9]),
    .D(n735_10),
    .CLK(clk85m),
    .CE(n550_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_8_s0 (
    .Q(w_screen_mode_vram_address[8]),
    .D(n736_10),
    .CLK(clk85m),
    .CE(n550_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_7_s0 (
    .Q(w_screen_mode_vram_address[7]),
    .D(n737_10),
    .CLK(clk85m),
    .CE(n550_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_6_s0 (
    .Q(w_screen_mode_vram_address[6]),
    .D(n738_10),
    .CLK(clk85m),
    .CE(n550_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_5_s0 (
    .Q(w_screen_mode_vram_address[5]),
    .D(n739_10),
    .CLK(clk85m),
    .CE(n550_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_4_s0 (
    .Q(w_screen_mode_vram_address[4]),
    .D(n740_10),
    .CLK(clk85m),
    .CE(n550_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_3_s0 (
    .Q(w_screen_mode_vram_address[3]),
    .D(n741_10),
    .CLK(clk85m),
    .CE(n550_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_2_s0 (
    .Q(w_screen_mode_vram_address[2]),
    .D(n742_10),
    .CLK(clk85m),
    .CE(n550_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_1_s0 (
    .Q(w_screen_mode_vram_address[1]),
    .D(n743_10),
    .CLK(clk85m),
    .CE(n550_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_0_s0 (
    .Q(w_screen_mode_vram_address[0]),
    .D(n744_10),
    .CLK(clk85m),
    .CE(n550_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_7_s0 (
    .Q(ff_next_vram0[7]),
    .D(n827_29),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_6_s0 (
    .Q(ff_next_vram0[6]),
    .D(n828_29),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_5_s0 (
    .Q(ff_next_vram0[5]),
    .D(n829_29),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_4_s0 (
    .Q(ff_next_vram0[4]),
    .D(n830_29),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_3_s0 (
    .Q(ff_next_vram0[3]),
    .D(n831_22),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_2_s0 (
    .Q(ff_next_vram0[2]),
    .D(n832_22),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_1_s0 (
    .Q(ff_next_vram0[1]),
    .D(n833_22),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_0_s0 (
    .Q(ff_next_vram0[0]),
    .D(n834_22),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_7_s0 (
    .Q(ff_next_vram1[7]),
    .D(n1121_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_6_s0 (
    .Q(ff_next_vram1[6]),
    .D(n1122_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_5_s0 (
    .Q(ff_next_vram1[5]),
    .D(n1123_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_4_s0 (
    .Q(ff_next_vram1[4]),
    .D(n1124_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_3_s0 (
    .Q(ff_next_vram1[3]),
    .D(n1125_20),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_2_s0 (
    .Q(ff_next_vram1[2]),
    .D(n1126_17),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_1_s0 (
    .Q(ff_next_vram1[1]),
    .D(n1127_17),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_0_s0 (
    .Q(ff_next_vram1[0]),
    .D(n1128_17),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_7_s0 (
    .Q(ff_next_vram2[7]),
    .D(n1097_17),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_6_s0 (
    .Q(ff_next_vram2[6]),
    .D(n1098_16),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_5_s0 (
    .Q(ff_next_vram2[5]),
    .D(n1099_16),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_4_s0 (
    .Q(ff_next_vram2[4]),
    .D(n1100_16),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_3_s0 (
    .Q(ff_next_vram2[3]),
    .D(n1101_18),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_2_s0 (
    .Q(ff_next_vram2[2]),
    .D(n1102_18),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_1_s0 (
    .Q(ff_next_vram2[1]),
    .D(n1103_18),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_0_s0 (
    .Q(ff_next_vram2[0]),
    .D(n1104_18),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_7_s0 (
    .Q(ff_next_vram3[7]),
    .D(n1105_17),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_6_s0 (
    .Q(ff_next_vram3[6]),
    .D(n1106_17),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_5_s0 (
    .Q(ff_next_vram3[5]),
    .D(n1107_17),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_4_s0 (
    .Q(ff_next_vram3[4]),
    .D(n1108_17),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_3_s0 (
    .Q(ff_next_vram3[3]),
    .D(n1109_18),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_2_s0 (
    .Q(ff_next_vram3[2]),
    .D(n1110_17),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_1_s0 (
    .Q(ff_next_vram3[1]),
    .D(n1111_17),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_0_s0 (
    .Q(ff_next_vram3[0]),
    .D(n1112_17),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_7_s0 (
    .Q(ff_next_vram4[7]),
    .D(n835_30),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_6_s0 (
    .Q(ff_next_vram4[6]),
    .D(n836_29),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_5_s0 (
    .Q(ff_next_vram4[5]),
    .D(n837_29),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_4_s0 (
    .Q(ff_next_vram4[4]),
    .D(n838_29),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_3_s0 (
    .Q(ff_next_vram4[3]),
    .D(n839_30),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_2_s0 (
    .Q(ff_next_vram4[2]),
    .D(n840_30),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_1_s0 (
    .Q(ff_next_vram4[1]),
    .D(n841_30),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_0_s0 (
    .Q(ff_next_vram4[0]),
    .D(n842_30),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_7_s0 (
    .Q(ff_next_vram5[7]),
    .D(n1113_13),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_6_s0 (
    .Q(ff_next_vram5[6]),
    .D(n1114_13),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_5_s0 (
    .Q(ff_next_vram5[5]),
    .D(n1115_13),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_4_s0 (
    .Q(ff_next_vram5[4]),
    .D(n1116_13),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_3_s0 (
    .Q(ff_next_vram5[3]),
    .D(n1117_13),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_2_s0 (
    .Q(ff_next_vram5[2]),
    .D(n1118_13),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_1_s0 (
    .Q(ff_next_vram5[1]),
    .D(n1119_13),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_0_s0 (
    .Q(ff_next_vram5[0]),
    .D(n1120_13),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_7_s0 (
    .Q(ff_next_vram6[7]),
    .D(n851_25),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_6_s0 (
    .Q(ff_next_vram6[6]),
    .D(n852_25),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_5_s0 (
    .Q(ff_next_vram6[5]),
    .D(n853_25),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_4_s0 (
    .Q(ff_next_vram6[4]),
    .D(n854_25),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_3_s0 (
    .Q(ff_next_vram6[3]),
    .D(n855_26),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_2_s0 (
    .Q(ff_next_vram6[2]),
    .D(n856_24),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_1_s0 (
    .Q(ff_next_vram6[1]),
    .D(n857_24),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_0_s0 (
    .Q(ff_next_vram6[0]),
    .D(n858_24),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_7_s0 (
    .Q(ff_next_vram7[7]),
    .D(n1129_14),
    .CLK(clk85m),
    .CE(ff_next_vram7_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_6_s0 (
    .Q(ff_next_vram7[6]),
    .D(n1130_14),
    .CLK(clk85m),
    .CE(ff_next_vram7_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_5_s0 (
    .Q(ff_next_vram7[5]),
    .D(n1131_14),
    .CLK(clk85m),
    .CE(ff_next_vram7_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_4_s0 (
    .Q(ff_next_vram7[4]),
    .D(n1132_14),
    .CLK(clk85m),
    .CE(ff_next_vram7_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_3_s0 (
    .Q(ff_next_vram7[3]),
    .D(w_screen_mode_vram_rdata[27]),
    .CLK(clk85m),
    .CE(ff_next_vram7_3_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_2_s0 (
    .Q(ff_next_vram7[2]),
    .D(w_screen_mode_vram_rdata[26]),
    .CLK(clk85m),
    .CE(ff_next_vram7_3_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_1_s0 (
    .Q(ff_next_vram7[1]),
    .D(w_screen_mode_vram_rdata[25]),
    .CLK(clk85m),
    .CE(ff_next_vram7_3_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_0_s0 (
    .Q(ff_next_vram7[0]),
    .D(w_screen_mode_vram_rdata[24]),
    .CLK(clk85m),
    .CE(ff_next_vram7_3_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_7_s0 (
    .Q(ff_pattern0[7]),
    .D(n1478_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_6_s0 (
    .Q(ff_pattern0[6]),
    .D(n1479_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_5_s0 (
    .Q(ff_pattern0[5]),
    .D(n1480_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_4_s0 (
    .Q(ff_pattern0[4]),
    .D(n1481_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_3_s0 (
    .Q(ff_pattern0[3]),
    .D(n1482_14),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_2_s0 (
    .Q(ff_pattern0[2]),
    .D(n1483_12),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_1_s0 (
    .Q(ff_pattern0[1]),
    .D(n1484_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_0_s0 (
    .Q(ff_pattern0[0]),
    .D(n1485_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_7_s0 (
    .Q(ff_pattern1[7]),
    .D(n1486_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_6_s0 (
    .Q(ff_pattern1[6]),
    .D(n1487_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_5_s0 (
    .Q(ff_pattern1[5]),
    .D(n1488_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_4_s0 (
    .Q(ff_pattern1[4]),
    .D(n1489_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_3_s0 (
    .Q(ff_pattern1[3]),
    .D(n1490_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_2_s0 (
    .Q(ff_pattern1[2]),
    .D(n1491_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_1_s0 (
    .Q(ff_pattern1[1]),
    .D(n1492_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_0_s0 (
    .Q(ff_pattern1[0]),
    .D(n1493_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_7_s0 (
    .Q(ff_pattern2[7]),
    .D(n1494_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_6_s0 (
    .Q(ff_pattern2[6]),
    .D(n1495_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_5_s0 (
    .Q(ff_pattern2[5]),
    .D(n1496_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_4_s0 (
    .Q(ff_pattern2[4]),
    .D(n1497_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_3_s0 (
    .Q(ff_pattern2[3]),
    .D(n1498_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_2_s0 (
    .Q(ff_pattern2[2]),
    .D(n1499_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_1_s0 (
    .Q(ff_pattern2[1]),
    .D(n1500_8),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_0_s0 (
    .Q(ff_pattern2[0]),
    .D(n1501_8),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_7_s0 (
    .Q(ff_pattern3[7]),
    .D(n1502_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_6_s0 (
    .Q(ff_pattern3[6]),
    .D(n1503_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_5_s0 (
    .Q(ff_pattern3[5]),
    .D(n1504_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_4_s0 (
    .Q(ff_pattern3[4]),
    .D(n1505_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_3_s0 (
    .Q(ff_pattern3[3]),
    .D(n1506_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_2_s0 (
    .Q(ff_pattern3[2]),
    .D(n1507_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_1_s0 (
    .Q(ff_pattern3[1]),
    .D(n1508_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_0_s0 (
    .Q(ff_pattern3[0]),
    .D(n1509_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_7_s0 (
    .Q(ff_pattern4[7]),
    .D(n1510_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_6_s0 (
    .Q(ff_pattern4[6]),
    .D(n1511_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_5_s0 (
    .Q(ff_pattern4[5]),
    .D(n1512_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_4_s0 (
    .Q(ff_pattern4[4]),
    .D(n1513_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_3_s0 (
    .Q(ff_pattern4[3]),
    .D(n1514_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_2_s0 (
    .Q(ff_pattern4[2]),
    .D(n1515_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_1_s0 (
    .Q(ff_pattern4[1]),
    .D(n1516_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_0_s0 (
    .Q(ff_pattern4[0]),
    .D(n1517_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_7_s0 (
    .Q(ff_pattern5[7]),
    .D(n1518_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_6_s0 (
    .Q(ff_pattern5[6]),
    .D(n1519_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_5_s0 (
    .Q(ff_pattern5[5]),
    .D(n1520_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_4_s0 (
    .Q(ff_pattern5[4]),
    .D(n1521_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_3_s0 (
    .Q(ff_pattern5[3]),
    .D(n1522_11),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_2_s0 (
    .Q(ff_pattern5[2]),
    .D(n1523_11),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_1_s0 (
    .Q(ff_pattern5[1]),
    .D(n1524_11),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_0_s0 (
    .Q(ff_pattern5[0]),
    .D(n1525_11),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_7_s0 (
    .Q(ff_pattern6[7]),
    .D(n1526_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_6_s0 (
    .Q(ff_pattern6[6]),
    .D(n1527_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_5_s0 (
    .Q(ff_pattern6[5]),
    .D(n1528_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_4_s0 (
    .Q(ff_pattern6[4]),
    .D(n1529_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_3_s0 (
    .Q(ff_pattern6[3]),
    .D(n1530_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_2_s0 (
    .Q(ff_pattern6[2]),
    .D(n1531_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_1_s0 (
    .Q(ff_pattern6[1]),
    .D(n1532_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_0_s0 (
    .Q(ff_pattern6[0]),
    .D(n1533_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_7_s0 (
    .Q(ff_pattern7[7]),
    .D(n1470_29),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_6_s0 (
    .Q(ff_pattern7[6]),
    .D(n1471_29),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_5_s0 (
    .Q(ff_pattern7[5]),
    .D(n1472_29),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_4_s0 (
    .Q(ff_pattern7[4]),
    .D(n1473_29),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_3_s0 (
    .Q(ff_pattern7[3]),
    .D(n1474_23),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_2_s0 (
    .Q(ff_pattern7[2]),
    .D(n1475_23),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_1_s0 (
    .Q(ff_pattern7[1]),
    .D(n1476_23),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_0_s0 (
    .Q(ff_pattern7[0]),
    .D(n1477_23),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFE ff_display_color_en_s0 (
    .Q(w_screen_mode_display_color_en),
    .D(n1751_3),
    .CLK(clk85m),
    .CE(n1752_2) 
);
  DFFCE ff_phase_2_s0 (
    .Q(ff_phase[2]),
    .D(n136_7),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pos_x_5_s1 (
    .Q(ff_pos_x[5]),
    .D(n177_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_14),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_5_s1.INIT=1'b0;
  DFFCE ff_pos_x_4_s1 (
    .Q(ff_pos_x[4]),
    .D(n178_12),
    .CLK(clk85m),
    .CE(ff_pos_x_5_14),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_4_s1.INIT=1'b0;
  DFFCE ff_pos_x_3_s1 (
    .Q(ff_pos_x[3]),
    .D(n179_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_14),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_3_s1.INIT=1'b0;
  DFFCE ff_pos_x_2_s1 (
    .Q(ff_pos_x[2]),
    .D(n180_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_14),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_2_s1.INIT=1'b0;
  DFFCE ff_pos_x_1_s1 (
    .Q(ff_pos_x[1]),
    .D(n181_9),
    .CLK(clk85m),
    .CE(ff_pos_x_5_14),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_1_s1.INIT=1'b0;
  DFFCE ff_screen_h_in_active_s1 (
    .Q(ff_screen_h_in_active),
    .D(n256_9),
    .CLK(clk85m),
    .CE(ff_screen_h_in_active_15),
    .CLEAR(n36_6) 
);
defparam ff_screen_h_in_active_s1.INIT=1'b0;
  DFFE ff_display_color_7_s1 (
    .Q(w_screen_mode_display_color[7]),
    .D(n1796_9),
    .CLK(clk85m),
    .CE(n1752_2) 
);
defparam ff_display_color_7_s1.INIT=1'b0;
  DFFE ff_display_color_6_s1 (
    .Q(w_screen_mode_display_color[6]),
    .D(n1797_9),
    .CLK(clk85m),
    .CE(n1752_2) 
);
defparam ff_display_color_6_s1.INIT=1'b0;
  DFFE ff_display_color_5_s1 (
    .Q(w_screen_mode_display_color[5]),
    .D(n1798_9),
    .CLK(clk85m),
    .CE(n1752_2) 
);
defparam ff_display_color_5_s1.INIT=1'b0;
  DFFE ff_display_color_4_s1 (
    .Q(w_screen_mode_display_color[4]),
    .D(n1799_12),
    .CLK(clk85m),
    .CE(n1752_2) 
);
defparam ff_display_color_4_s1.INIT=1'b0;
  DFFE ff_display_color_3_s1 (
    .Q(w_screen_mode_display_color[3]),
    .D(n1800_5),
    .CLK(clk85m),
    .CE(n1752_2) 
);
defparam ff_display_color_3_s1.INIT=1'b0;
  DFFE ff_display_color_2_s1 (
    .Q(w_screen_mode_display_color[2]),
    .D(n1801_4),
    .CLK(clk85m),
    .CE(n1752_2) 
);
defparam ff_display_color_2_s1.INIT=1'b0;
  DFFE ff_display_color_1_s1 (
    .Q(w_screen_mode_display_color[1]),
    .D(n1802_4),
    .CLK(clk85m),
    .CE(n1752_2) 
);
defparam ff_display_color_1_s1.INIT=1'b0;
  DFFE ff_display_color_0_s1 (
    .Q(w_screen_mode_display_color[0]),
    .D(n1803_4),
    .CLK(clk85m),
    .CE(n1752_2) 
);
defparam ff_display_color_0_s1.INIT=1'b0;
  DFFC ff_pos_x_0_s3 (
    .Q(ff_pos_x[0]),
    .D(n182_13),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_0_s3.INIT=1'b0;
  ALU w_pattern_name_t12_pre_3_s (
    .SUM(w_pattern_name_t12_pre[3]),
    .COUT(w_pattern_name_t12_pre_3_2),
    .I0(w_screen_pos_y_Z[3]),
    .I1(ff_pos_x[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pattern_name_t12_pre_3_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_4_s (
    .SUM(w_pattern_name_t12_pre[4]),
    .COUT(w_pattern_name_t12_pre_4_2),
    .I0(w_screen_pos_y_Z[4]),
    .I1(ff_pos_x[4]),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_3_2) 
);
defparam w_pattern_name_t12_pre_4_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_5_s (
    .SUM(w_pattern_name_t12_pre[5]),
    .COUT(w_pattern_name_t12_pre_5_2),
    .I0(n317_2),
    .I1(ff_pos_x[5]),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_4_2) 
);
defparam w_pattern_name_t12_pre_5_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_6_s (
    .SUM(w_pattern_name_t12_pre[6]),
    .COUT(w_pattern_name_t12_pre_6_2),
    .I0(n316_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_5_2) 
);
defparam w_pattern_name_t12_pre_6_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_7_s (
    .SUM(w_pattern_name_t12_pre[7]),
    .COUT(w_pattern_name_t12_pre_7_2),
    .I0(n315_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_6_2) 
);
defparam w_pattern_name_t12_pre_7_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_8_s (
    .SUM(w_pattern_name_t12_pre[8]),
    .COUT(w_pattern_name_t12_pre_8_2),
    .I0(n314_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_7_2) 
);
defparam w_pattern_name_t12_pre_8_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_9_s (
    .SUM(w_pattern_name_t12_pre[9]),
    .COUT(w_pattern_name_t12_pre_9_2),
    .I0(n313_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_8_2) 
);
defparam w_pattern_name_t12_pre_9_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_10_s (
    .SUM(w_pattern_name_t12_pre[10]),
    .COUT(w_pattern_name_t12_pre_10_0_COUT),
    .I0(n312_6),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_9_2) 
);
defparam w_pattern_name_t12_pre_10_s.ALU_MODE=0;
  ALU w_scroll_pos_x_0_s (
    .SUM(w_scroll_pos_x[0]),
    .COUT(w_scroll_pos_x_0_3),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_horizontal_offset_l[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_scroll_pos_x_0_s.ALU_MODE=1;
  ALU w_scroll_pos_x_1_s (
    .SUM(w_scroll_pos_x[1]),
    .COUT(w_scroll_pos_x_1_3),
    .I0(w_screen_pos_x_Z[5]),
    .I1(w_horizontal_offset_l[1]),
    .I3(GND),
    .CIN(w_scroll_pos_x_0_3) 
);
defparam w_scroll_pos_x_1_s.ALU_MODE=1;
  ALU w_scroll_pos_x_2_s (
    .SUM(w_scroll_pos_x[2]),
    .COUT(w_scroll_pos_x_2_3),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_horizontal_offset_l[2]),
    .I3(GND),
    .CIN(w_scroll_pos_x_1_3) 
);
defparam w_scroll_pos_x_2_s.ALU_MODE=1;
  ALU w_scroll_pos_x_3_s (
    .SUM(w_scroll_pos_x[3]),
    .COUT(w_scroll_pos_x_3_3),
    .I0(w_screen_pos_x_Z[7]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_2_3) 
);
defparam w_scroll_pos_x_3_s.ALU_MODE=1;
  ALU w_scroll_pos_x_4_s (
    .SUM(w_scroll_pos_x[4]),
    .COUT(w_scroll_pos_x_4_3),
    .I0(w_screen_pos_x_Z[8]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_3_3) 
);
defparam w_scroll_pos_x_4_s.ALU_MODE=1;
  ALU w_scroll_pos_x_5_s (
    .SUM(w_scroll_pos_x[5]),
    .COUT(w_scroll_pos_x_5_3),
    .I0(w_screen_pos_x_Z[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_4_3) 
);
defparam w_scroll_pos_x_5_s.ALU_MODE=1;
  ALU w_scroll_pos_x_6_s (
    .SUM(w_scroll_pos_x[6]),
    .COUT(w_scroll_pos_x_6_3),
    .I0(w_screen_pos_x_Z[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_5_3) 
);
defparam w_scroll_pos_x_6_s.ALU_MODE=1;
  ALU w_scroll_pos_x_7_s (
    .SUM(w_scroll_pos_x[7]),
    .COUT(w_scroll_pos_x_7_3),
    .I0(w_screen_pos_x_Z[11]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_6_3) 
);
defparam w_scroll_pos_x_7_s.ALU_MODE=1;
  ALU w_scroll_pos_x_8_s (
    .SUM(w_scroll_pos_x[8]),
    .COUT(w_scroll_pos_x_8_3),
    .I0(w_screen_pos_x_Z[12]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_7_3) 
);
defparam w_scroll_pos_x_8_s.ALU_MODE=1;
  ALU w_scroll_pos_x_9_s (
    .SUM(w_scroll_pos_x[9]),
    .COUT(w_scroll_pos_x_9_0_COUT),
    .I0(w_screen_pos_x_Z[13]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_8_3) 
);
defparam w_scroll_pos_x_9_s.ALU_MODE=1;
  ALU n317_s (
    .SUM(n317_2),
    .COUT(n317_3),
    .I0(w_screen_pos_y_Z[3]),
    .I1(w_screen_pos_y_Z[5]),
    .I3(GND),
    .CIN(GND) 
);
defparam n317_s.ALU_MODE=0;
  ALU n316_s (
    .SUM(n316_2),
    .COUT(n316_3),
    .I0(w_screen_pos_y_Z[4]),
    .I1(w_screen_pos_y_Z[6]),
    .I3(GND),
    .CIN(n317_3) 
);
defparam n316_s.ALU_MODE=0;
  ALU n315_s (
    .SUM(n315_2),
    .COUT(n315_3),
    .I0(w_screen_pos_y_Z[5]),
    .I1(w_screen_pos_y_Z[7]),
    .I3(GND),
    .CIN(n316_3) 
);
defparam n315_s.ALU_MODE=0;
  ALU n314_s (
    .SUM(n314_2),
    .COUT(n314_3),
    .I0(w_screen_pos_y_Z[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n315_3) 
);
defparam n314_s.ALU_MODE=0;
  ALU n313_s (
    .SUM(n313_2),
    .COUT(n312_6),
    .I0(w_screen_pos_y_Z[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n314_3) 
);
defparam n313_s.ALU_MODE=0;
  ALU w_pos_x_0_s (
    .SUM(w_pos_x[0]),
    .COUT(w_pos_x_0_4),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_horizontal_offset_l[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_pos_x_0_s.ALU_MODE=1;
  ALU w_pos_x_1_s (
    .SUM(w_pos_x[1]),
    .COUT(w_pos_x_1_4),
    .I0(w_screen_pos_x_Z[5]),
    .I1(w_horizontal_offset_l[1]),
    .I3(GND),
    .CIN(w_pos_x_0_4) 
);
defparam w_pos_x_1_s.ALU_MODE=1;
  ALU w_pos_x_2_s (
    .SUM(w_pos_x[2]),
    .COUT(w_pos_x_2_4),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_horizontal_offset_l[2]),
    .I3(GND),
    .CIN(w_pos_x_1_4) 
);
defparam w_pos_x_2_s.ALU_MODE=1;
  ALU w_pos_x_3_s (
    .SUM(w_pos_x[3]),
    .COUT(w_pos_x_3_4),
    .I0(w_pixel_pos_x_Z[3]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_2_4) 
);
defparam w_pos_x_3_s.ALU_MODE=1;
  ALU w_pos_x_4_s (
    .SUM(w_pos_x[4]),
    .COUT(w_pos_x_4_4),
    .I0(w_pixel_pos_x_Z[4]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_3_4) 
);
defparam w_pos_x_4_s.ALU_MODE=1;
  ALU w_pos_x_5_s (
    .SUM(w_pos_x[5]),
    .COUT(w_pos_x_5_4),
    .I0(w_pixel_pos_x_Z[5]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_4_4) 
);
defparam w_pos_x_5_s.ALU_MODE=1;
  ALU w_pos_x_6_s (
    .SUM(w_pos_x[6]),
    .COUT(w_pos_x_6_4),
    .I0(w_pixel_pos_x_Z[6]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_5_4) 
);
defparam w_pos_x_6_s.ALU_MODE=1;
  ALU w_pos_x_7_s (
    .SUM(w_pos_x[7]),
    .COUT(w_pos_x_7_4),
    .I0(w_pixel_pos_x_Z[7]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_6_4) 
);
defparam w_pos_x_7_s.ALU_MODE=1;
  MUX2_LUT5 n803_s5 (
    .O(n803_9),
    .I0(n803_6),
    .I1(n803_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n804_s5 (
    .O(n804_9),
    .I0(n804_6),
    .I1(n804_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n805_s5 (
    .O(n805_9),
    .I0(n805_6),
    .I1(n805_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n806_s5 (
    .O(n806_9),
    .I0(n806_6),
    .I1(n806_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n807_s5 (
    .O(n807_9),
    .I0(n807_6),
    .I1(n807_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n808_s5 (
    .O(n808_9),
    .I0(n808_6),
    .I1(n808_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n809_s5 (
    .O(n809_9),
    .I0(n809_6),
    .I1(n809_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n810_s5 (
    .O(n810_9),
    .I0(n810_6),
    .I1(n810_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n839_s26 (
    .O(n839_30),
    .I0(n839_28),
    .I1(n823_2),
    .S0(w_screen_mode[3]) 
);
  MUX2_LUT5 n840_s26 (
    .O(n840_30),
    .I0(n840_28),
    .I1(n824_2),
    .S0(w_screen_mode[3]) 
);
  MUX2_LUT5 n841_s26 (
    .O(n841_30),
    .I0(n841_28),
    .I1(n825_2),
    .S0(w_screen_mode[3]) 
);
  MUX2_LUT5 n842_s26 (
    .O(n842_30),
    .I0(n842_28),
    .I1(n826_2),
    .S0(w_screen_mode[3]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_screen_mode */
module vdp_sprite_select_visible_planes (
  clk85m,
  n36_6,
  n550_6,
  reg_sprite_magify,
  reg_sprite_16x16,
  reg_sprite_disable,
  n878_17,
  w_screen_v_active,
  ff_screen_h_active,
  n521_4,
  w_sprite_mode2,
  reg_212lines_mode,
  reg_display_on,
  w_screen_mode_3_3,
  ff_next_vram2_7_10,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_pixel_pos_y_Z,
  w_screen_pos_x_Z_0,
  w_screen_pos_x_Z_1,
  w_screen_pos_x_Z_2,
  w_screen_pos_x_Z_3,
  w_screen_pos_x_Z_4,
  w_screen_pos_x_Z_5,
  w_screen_pos_x_Z_6,
  w_screen_pos_x_Z_8,
  w_screen_pos_x_Z_9,
  w_screen_pos_x_Z_10,
  w_screen_pos_x_Z_11,
  w_screen_pos_x_Z_12,
  w_horizontal_offset_l,
  reg_screen_mode,
  ff_vram_valid,
  w_selected_en,
  ff_vram_valid_7,
  n88_10,
  n440_10,
  ff_vram_valid_9,
  n317_10,
  ff_current_plane_num,
  w_selected_x,
  w_selected_pattern,
  w_selected_color_0,
  w_selected_color_1,
  w_selected_color_2,
  w_selected_color_3,
  w_selected_color_7,
  w_selected_count,
  w_selected_y
)
;
input clk85m;
input n36_6;
input n550_6;
input reg_sprite_magify;
input reg_sprite_16x16;
input reg_sprite_disable;
input n878_17;
input w_screen_v_active;
input ff_screen_h_active;
input n521_4;
input w_sprite_mode2;
input reg_212lines_mode;
input reg_display_on;
input w_screen_mode_3_3;
input ff_next_vram2_7_10;
input w_sprite_vram_rdata_0;
input w_sprite_vram_rdata_1;
input w_sprite_vram_rdata_2;
input w_sprite_vram_rdata_3;
input w_sprite_vram_rdata_4;
input w_sprite_vram_rdata_5;
input w_sprite_vram_rdata_6;
input w_sprite_vram_rdata_7;
input w_sprite_vram_rdata_8;
input w_sprite_vram_rdata_9;
input w_sprite_vram_rdata_10;
input w_sprite_vram_rdata_11;
input w_sprite_vram_rdata_12;
input w_sprite_vram_rdata_13;
input w_sprite_vram_rdata_14;
input w_sprite_vram_rdata_15;
input w_sprite_vram_rdata_16;
input w_sprite_vram_rdata_17;
input w_sprite_vram_rdata_18;
input w_sprite_vram_rdata_19;
input w_sprite_vram_rdata_20;
input w_sprite_vram_rdata_21;
input w_sprite_vram_rdata_22;
input w_sprite_vram_rdata_23;
input w_sprite_vram_rdata_24;
input w_sprite_vram_rdata_25;
input w_sprite_vram_rdata_26;
input w_sprite_vram_rdata_27;
input w_sprite_vram_rdata_31;
input [7:0] w_pixel_pos_y_Z;
input w_screen_pos_x_Z_0;
input w_screen_pos_x_Z_1;
input w_screen_pos_x_Z_2;
input w_screen_pos_x_Z_3;
input w_screen_pos_x_Z_4;
input w_screen_pos_x_Z_5;
input w_screen_pos_x_Z_6;
input w_screen_pos_x_Z_8;
input w_screen_pos_x_Z_9;
input w_screen_pos_x_Z_10;
input w_screen_pos_x_Z_11;
input w_screen_pos_x_Z_12;
input [2:0] w_horizontal_offset_l;
input [2:1] reg_screen_mode;
output ff_vram_valid;
output w_selected_en;
output ff_vram_valid_7;
output n88_10;
output n440_10;
output ff_vram_valid_9;
output n317_10;
output [4:0] ff_current_plane_num;
output [7:0] w_selected_x;
output [7:0] w_selected_pattern;
output w_selected_color_0;
output w_selected_color_1;
output w_selected_color_2;
output w_selected_color_3;
output w_selected_color_7;
output [3:0] w_selected_count;
output [3:0] w_selected_y;
wire n440_4;
wire n438_4;
wire ff_selected_count_3_6;
wire ff_select_finish_8;
wire ff_selected_en_6;
wire n321_7;
wire n319_7;
wire n327_9;
wire n117_7;
wire n116_7;
wire n88_6;
wire n78_7;
wire n317_7;
wire ff_selected_count_3_8;
wire ff_select_finish_9;
wire ff_selected_en_7;
wire n320_8;
wire n88_7;
wire n88_8;
wire n88_9;
wire n79_8;
wire ff_select_finish_10;
wire ff_select_finish_11;
wire ff_selected_en_8;
wire ff_selected_en_9;
wire ff_selected_en_10;
wire n320_10;
wire n440_8;
wire n77_10;
wire n79_10;
wire ff_selected_count_3_10;
wire n77_12;
wire n80_9;
wire n81_9;
wire n322_9;
wire ff_select_finish;
wire w_offset_y_0_3;
wire w_offset_y_1_3;
wire w_offset_y_2_3;
wire w_offset_y_3_3;
wire w_offset_y_4_3;
wire w_offset_y_5_3;
wire w_offset_y_6_3;
wire n222_9;
wire w_screen_pos_x_0_4;
wire w_screen_pos_x_1_4;
wire w_screen_pos_x_2_0_COUT;
wire [7:0] ff_y;
wire [7:0] w_offset_y;
wire [2:0] w_screen_pos_x;
wire VCC;
wire GND;
  LUT2 n440_s1 (
    .F(n440_4),
    .I0(n440_10),
    .I1(n440_8) 
);
defparam n440_s1.INIT=4'h8;
  LUT2 n438_s1 (
    .F(n438_4),
    .I0(n550_6),
    .I1(n440_8) 
);
defparam n438_s1.INIT=4'h8;
  LUT3 w_selected_y_3_s0 (
    .F(w_selected_y[3]),
    .I0(w_offset_y[3]),
    .I1(w_offset_y[4]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_3_s0.INIT=8'hCA;
  LUT3 w_selected_y_2_s0 (
    .F(w_selected_y[2]),
    .I0(w_offset_y[2]),
    .I1(w_offset_y[3]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_2_s0.INIT=8'hCA;
  LUT3 w_selected_y_1_s0 (
    .F(w_selected_y[1]),
    .I0(w_offset_y[1]),
    .I1(w_offset_y[2]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_1_s0.INIT=8'hCA;
  LUT3 w_selected_y_0_s0 (
    .F(w_selected_y[0]),
    .I0(w_offset_y[0]),
    .I1(w_offset_y[1]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_0_s0.INIT=8'hCA;
  LUT4 ff_selected_count_3_s3 (
    .F(ff_selected_count_3_6),
    .I0(ff_selected_count_3_10),
    .I1(ff_selected_count_3_8),
    .I2(w_selected_en),
    .I3(n317_7) 
);
defparam ff_selected_count_3_s3.INIT=16'h80FF;
  LUT3 ff_select_finish_s3 (
    .F(ff_select_finish_8),
    .I0(ff_selected_count_3_8),
    .I1(ff_select_finish_9),
    .I2(n317_7) 
);
defparam ff_select_finish_s3.INIT=8'h8F;
  LUT4 ff_selected_en_s3 (
    .F(ff_selected_en_6),
    .I0(ff_selected_en_7),
    .I1(n327_9),
    .I2(ff_selected_count_3_8),
    .I3(n317_7) 
);
defparam ff_selected_en_s3.INIT=16'hB0BB;
  LUT3 n321_s2 (
    .F(n321_7),
    .I0(w_selected_count[0]),
    .I1(w_selected_count[1]),
    .I2(n317_7) 
);
defparam n321_s2.INIT=8'h60;
  LUT4 n319_s2 (
    .F(n319_7),
    .I0(w_selected_count[2]),
    .I1(n320_8),
    .I2(w_selected_count[3]),
    .I3(n317_7) 
);
defparam n319_s2.INIT=16'h7800;
  LUT3 n327_s4 (
    .F(n327_9),
    .I0(ff_selected_count_3_10),
    .I1(ff_select_finish_9),
    .I2(n317_7) 
);
defparam n327_s4.INIT=8'h10;
  LUT2 n117_s2 (
    .F(n117_7),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata_16) 
);
defparam n117_s2.INIT=4'h4;
  LUT2 n116_s2 (
    .F(n116_7),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata_17) 
);
defparam n116_s2.INIT=4'h4;
  LUT4 n88_s1 (
    .F(n88_6),
    .I0(n88_7),
    .I1(n88_8),
    .I2(n550_6),
    .I3(n88_9) 
);
defparam n88_s1.INIT=16'hE000;
  LUT4 n78_s2 (
    .F(n78_7),
    .I0(ff_current_plane_num[2]),
    .I1(n79_8),
    .I2(n88_7),
    .I3(ff_current_plane_num[3]) 
);
defparam n78_s2.INIT=16'h0708;
  LUT3 n317_s2 (
    .F(n317_7),
    .I0(reg_sprite_disable),
    .I1(n878_17),
    .I2(n317_10) 
);
defparam n317_s2.INIT=8'h10;
  LUT2 ff_vram_valid_s3 (
    .F(ff_vram_valid_7),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_active) 
);
defparam ff_vram_valid_s3.INIT=4'h8;
  LUT4 ff_selected_count_3_s5 (
    .F(ff_selected_count_3_8),
    .I0(w_screen_pos_x[0]),
    .I1(w_screen_pos_x[1]),
    .I2(w_screen_pos_x[2]),
    .I3(ff_vram_valid_9) 
);
defparam ff_selected_count_3_s5.INIT=16'h8000;
  LUT4 ff_select_finish_s4 (
    .F(ff_select_finish_9),
    .I0(ff_y[0]),
    .I1(n521_4),
    .I2(ff_select_finish_10),
    .I3(ff_select_finish_11) 
);
defparam ff_select_finish_s4.INIT=16'h4000;
  LUT3 ff_selected_en_s4 (
    .F(ff_selected_en_7),
    .I0(n521_4),
    .I1(n88_8),
    .I2(ff_selected_en_8) 
);
defparam ff_selected_en_s4.INIT=8'h80;
  LUT2 n320_s3 (
    .F(n320_8),
    .I0(w_selected_count[0]),
    .I1(w_selected_count[1]) 
);
defparam n320_s3.INIT=4'h8;
  LUT2 n88_s2 (
    .F(n88_7),
    .I0(w_screen_pos_x_Z_12),
    .I1(n88_10) 
);
defparam n88_s2.INIT=4'h4;
  LUT4 n88_s3 (
    .F(n88_8),
    .I0(w_sprite_mode2),
    .I1(w_selected_count[2]),
    .I2(ff_select_finish),
    .I3(w_selected_count[3]) 
);
defparam n88_s3.INIT=16'h000B;
  LUT3 n88_s4 (
    .F(n88_9),
    .I0(w_screen_pos_x[0]),
    .I1(w_screen_pos_x[1]),
    .I2(w_screen_pos_x[2]) 
);
defparam n88_s4.INIT=8'h40;
  LUT2 n79_s3 (
    .F(n79_8),
    .I0(ff_current_plane_num[1]),
    .I1(ff_current_plane_num[0]) 
);
defparam n79_s3.INIT=4'h8;
  LUT4 ff_select_finish_s5 (
    .F(ff_select_finish_10),
    .I0(ff_y[1]),
    .I1(ff_y[2]),
    .I2(ff_y[5]),
    .I3(ff_y[4]) 
);
defparam ff_select_finish_s5.INIT=16'h0100;
  LUT4 ff_select_finish_s6 (
    .F(ff_select_finish_11),
    .I0(reg_212lines_mode),
    .I1(ff_y[3]),
    .I2(ff_y[6]),
    .I3(ff_y[7]) 
);
defparam ff_select_finish_s6.INIT=16'h9000;
  LUT4 ff_selected_en_s5 (
    .F(ff_selected_en_8),
    .I0(w_offset_y[4]),
    .I1(reg_sprite_magify),
    .I2(ff_selected_en_9),
    .I3(ff_selected_en_10) 
);
defparam ff_selected_en_s5.INIT=16'h0D00;
  LUT4 n88_s5 (
    .F(n88_10),
    .I0(w_screen_pos_x_Z_8),
    .I1(w_screen_pos_x_Z_9),
    .I2(w_screen_pos_x_Z_10),
    .I3(w_screen_pos_x_Z_11) 
);
defparam n88_s5.INIT=16'h0001;
  LUT4 ff_selected_en_s6 (
    .F(ff_selected_en_9),
    .I0(reg_sprite_magify),
    .I1(w_offset_y[3]),
    .I2(w_offset_y[4]),
    .I3(reg_sprite_16x16) 
);
defparam ff_selected_en_s6.INIT=16'h00F4;
  LUT4 ff_selected_en_s7 (
    .F(ff_selected_en_10),
    .I0(w_offset_y[5]),
    .I1(w_offset_y[6]),
    .I2(w_offset_y[7]),
    .I3(n222_9) 
);
defparam ff_selected_en_s7.INIT=16'h0100;
  LUT4 n320_s4 (
    .F(n320_10),
    .I0(w_selected_count[2]),
    .I1(w_selected_count[0]),
    .I2(w_selected_count[1]),
    .I3(n317_7) 
);
defparam n320_s4.INIT=16'h6A00;
  LUT4 n440_s4 (
    .F(n440_8),
    .I0(ff_vram_valid_9),
    .I1(w_screen_pos_x[0]),
    .I2(w_screen_pos_x[1]),
    .I3(w_screen_pos_x[2]) 
);
defparam n440_s4.INIT=16'h2000;
  LUT4 n77_s4 (
    .F(n77_10),
    .I0(ff_current_plane_num[2]),
    .I1(ff_current_plane_num[3]),
    .I2(ff_current_plane_num[1]),
    .I3(ff_current_plane_num[0]) 
);
defparam n77_s4.INIT=16'h8000;
  LUT4 n79_s4 (
    .F(n79_10),
    .I0(n88_7),
    .I1(ff_current_plane_num[2]),
    .I2(ff_current_plane_num[1]),
    .I3(ff_current_plane_num[0]) 
);
defparam n79_s4.INIT=16'h1444;
  LUT4 ff_selected_count_3_s6 (
    .F(ff_selected_count_3_10),
    .I0(w_screen_pos_x_Z_3),
    .I1(w_screen_pos_x_Z_2),
    .I2(w_screen_pos_x_Z_0),
    .I3(w_screen_pos_x_Z_1) 
);
defparam ff_selected_count_3_s6.INIT=16'h0004;
  LUT4 n440_s5 (
    .F(n440_10),
    .I0(w_screen_pos_x_Z_2),
    .I1(w_screen_pos_x_Z_3),
    .I2(w_screen_pos_x_Z_0),
    .I3(w_screen_pos_x_Z_1) 
);
defparam n440_s5.INIT=16'h0008;
  LUT3 ff_vram_valid_s4 (
    .F(ff_vram_valid_9),
    .I0(reg_display_on),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_active) 
);
defparam ff_vram_valid_s4.INIT=8'h80;
  LUT4 n77_s5 (
    .F(n77_12),
    .I0(w_screen_pos_x_Z_12),
    .I1(n88_10),
    .I2(ff_current_plane_num[4]),
    .I3(n77_10) 
);
defparam n77_s5.INIT=16'h0BB0;
  LUT4 n80_s3 (
    .F(n80_9),
    .I0(w_screen_pos_x_Z_12),
    .I1(n88_10),
    .I2(ff_current_plane_num[1]),
    .I3(ff_current_plane_num[0]) 
);
defparam n80_s3.INIT=16'h0BB0;
  LUT3 n81_s3 (
    .F(n81_9),
    .I0(ff_current_plane_num[0]),
    .I1(w_screen_pos_x_Z_12),
    .I2(n88_10) 
);
defparam n81_s3.INIT=8'h45;
  LUT4 n317_s4 (
    .F(n317_10),
    .I0(w_screen_mode_3_3),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[2]),
    .I3(ff_next_vram2_7_10) 
);
defparam n317_s4.INIT=16'h00FD;
  LUT4 n322_s3 (
    .F(n322_9),
    .I0(w_selected_count[0]),
    .I1(reg_sprite_disable),
    .I2(n878_17),
    .I3(n317_10) 
);
defparam n322_s3.INIT=16'h0100;
  DFFCE ff_current_plane_num_3_s0 (
    .Q(ff_current_plane_num[3]),
    .D(n78_7),
    .CLK(clk85m),
    .CE(n438_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_2_s0 (
    .Q(ff_current_plane_num[2]),
    .D(n79_10),
    .CLK(clk85m),
    .CE(n438_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_1_s0 (
    .Q(ff_current_plane_num[1]),
    .D(n80_9),
    .CLK(clk85m),
    .CE(n438_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_0_s0 (
    .Q(ff_current_plane_num[0]),
    .D(n81_9),
    .CLK(clk85m),
    .CE(n438_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s0 (
    .Q(ff_vram_valid),
    .D(n88_6),
    .CLK(clk85m),
    .CE(ff_vram_valid_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_7_s0 (
    .Q(ff_y[7]),
    .D(w_sprite_vram_rdata_7),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_6_s0 (
    .Q(ff_y[6]),
    .D(w_sprite_vram_rdata_6),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_5_s0 (
    .Q(ff_y[5]),
    .D(w_sprite_vram_rdata_5),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_4_s0 (
    .Q(ff_y[4]),
    .D(w_sprite_vram_rdata_4),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_3_s0 (
    .Q(ff_y[3]),
    .D(w_sprite_vram_rdata_3),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_2_s0 (
    .Q(ff_y[2]),
    .D(w_sprite_vram_rdata_2),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_1_s0 (
    .Q(ff_y[1]),
    .D(w_sprite_vram_rdata_1),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_0_s0 (
    .Q(ff_y[0]),
    .D(w_sprite_vram_rdata_0),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_7_s0 (
    .Q(w_selected_x[7]),
    .D(w_sprite_vram_rdata_15),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_6_s0 (
    .Q(w_selected_x[6]),
    .D(w_sprite_vram_rdata_14),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_5_s0 (
    .Q(w_selected_x[5]),
    .D(w_sprite_vram_rdata_13),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_4_s0 (
    .Q(w_selected_x[4]),
    .D(w_sprite_vram_rdata_12),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_3_s0 (
    .Q(w_selected_x[3]),
    .D(w_sprite_vram_rdata_11),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_2_s0 (
    .Q(w_selected_x[2]),
    .D(w_sprite_vram_rdata_10),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_1_s0 (
    .Q(w_selected_x[1]),
    .D(w_sprite_vram_rdata_9),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_0_s0 (
    .Q(w_selected_x[0]),
    .D(w_sprite_vram_rdata_8),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_7_s0 (
    .Q(w_selected_pattern[7]),
    .D(w_sprite_vram_rdata_23),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_6_s0 (
    .Q(w_selected_pattern[6]),
    .D(w_sprite_vram_rdata_22),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_5_s0 (
    .Q(w_selected_pattern[5]),
    .D(w_sprite_vram_rdata_21),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_4_s0 (
    .Q(w_selected_pattern[4]),
    .D(w_sprite_vram_rdata_20),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_3_s0 (
    .Q(w_selected_pattern[3]),
    .D(w_sprite_vram_rdata_19),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_2_s0 (
    .Q(w_selected_pattern[2]),
    .D(w_sprite_vram_rdata_18),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_1_s0 (
    .Q(w_selected_pattern[1]),
    .D(n116_7),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_0_s0 (
    .Q(w_selected_pattern[0]),
    .D(n117_7),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_7_s0 (
    .Q(w_selected_color_7),
    .D(w_sprite_vram_rdata_31),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_3_s0 (
    .Q(w_selected_color_3),
    .D(w_sprite_vram_rdata_27),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_2_s0 (
    .Q(w_selected_color_2),
    .D(w_sprite_vram_rdata_26),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_1_s0 (
    .Q(w_selected_color_1),
    .D(w_sprite_vram_rdata_25),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_0_s0 (
    .Q(w_selected_color_0),
    .D(w_sprite_vram_rdata_24),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_4_s0 (
    .Q(ff_current_plane_num[4]),
    .D(n77_12),
    .CLK(clk85m),
    .CE(n438_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_selected_count_3_s1 (
    .Q(w_selected_count[3]),
    .D(n319_7),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_3_s1.INIT=1'b0;
  DFFCE ff_selected_count_2_s1 (
    .Q(w_selected_count[2]),
    .D(n320_10),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_2_s1.INIT=1'b0;
  DFFCE ff_selected_count_1_s1 (
    .Q(w_selected_count[1]),
    .D(n321_7),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_1_s1.INIT=1'b0;
  DFFCE ff_selected_count_0_s1 (
    .Q(w_selected_count[0]),
    .D(n322_9),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_0_s1.INIT=1'b0;
  DFFCE ff_select_finish_s1 (
    .Q(ff_select_finish),
    .D(n317_7),
    .CLK(clk85m),
    .CE(ff_select_finish_8),
    .CLEAR(n36_6) 
);
defparam ff_select_finish_s1.INIT=1'b0;
  DFFCE ff_selected_en_s1 (
    .Q(w_selected_en),
    .D(n327_9),
    .CLK(clk85m),
    .CE(ff_selected_en_6),
    .CLEAR(n36_6) 
);
  ALU w_offset_y_0_s (
    .SUM(w_offset_y[0]),
    .COUT(w_offset_y_0_3),
    .I0(w_pixel_pos_y_Z[0]),
    .I1(ff_y[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_offset_y_0_s.ALU_MODE=1;
  ALU w_offset_y_1_s (
    .SUM(w_offset_y[1]),
    .COUT(w_offset_y_1_3),
    .I0(w_pixel_pos_y_Z[1]),
    .I1(ff_y[1]),
    .I3(GND),
    .CIN(w_offset_y_0_3) 
);
defparam w_offset_y_1_s.ALU_MODE=1;
  ALU w_offset_y_2_s (
    .SUM(w_offset_y[2]),
    .COUT(w_offset_y_2_3),
    .I0(w_pixel_pos_y_Z[2]),
    .I1(ff_y[2]),
    .I3(GND),
    .CIN(w_offset_y_1_3) 
);
defparam w_offset_y_2_s.ALU_MODE=1;
  ALU w_offset_y_3_s (
    .SUM(w_offset_y[3]),
    .COUT(w_offset_y_3_3),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(ff_y[3]),
    .I3(GND),
    .CIN(w_offset_y_2_3) 
);
defparam w_offset_y_3_s.ALU_MODE=1;
  ALU w_offset_y_4_s (
    .SUM(w_offset_y[4]),
    .COUT(w_offset_y_4_3),
    .I0(w_pixel_pos_y_Z[4]),
    .I1(ff_y[4]),
    .I3(GND),
    .CIN(w_offset_y_3_3) 
);
defparam w_offset_y_4_s.ALU_MODE=1;
  ALU w_offset_y_5_s (
    .SUM(w_offset_y[5]),
    .COUT(w_offset_y_5_3),
    .I0(w_pixel_pos_y_Z[5]),
    .I1(ff_y[5]),
    .I3(GND),
    .CIN(w_offset_y_4_3) 
);
defparam w_offset_y_5_s.ALU_MODE=1;
  ALU w_offset_y_6_s (
    .SUM(w_offset_y[6]),
    .COUT(w_offset_y_6_3),
    .I0(w_pixel_pos_y_Z[6]),
    .I1(ff_y[6]),
    .I3(GND),
    .CIN(w_offset_y_5_3) 
);
defparam w_offset_y_6_s.ALU_MODE=1;
  ALU w_offset_y_7_s (
    .SUM(w_offset_y[7]),
    .COUT(n222_9),
    .I0(w_pixel_pos_y_Z[7]),
    .I1(ff_y[7]),
    .I3(GND),
    .CIN(w_offset_y_6_3) 
);
defparam w_offset_y_7_s.ALU_MODE=1;
  ALU w_screen_pos_x_0_s (
    .SUM(w_screen_pos_x[0]),
    .COUT(w_screen_pos_x_0_4),
    .I0(w_screen_pos_x_Z_4),
    .I1(w_horizontal_offset_l[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_screen_pos_x_0_s.ALU_MODE=1;
  ALU w_screen_pos_x_1_s (
    .SUM(w_screen_pos_x[1]),
    .COUT(w_screen_pos_x_1_4),
    .I0(w_screen_pos_x_Z_5),
    .I1(w_horizontal_offset_l[1]),
    .I3(GND),
    .CIN(w_screen_pos_x_0_4) 
);
defparam w_screen_pos_x_1_s.ALU_MODE=1;
  ALU w_screen_pos_x_2_s (
    .SUM(w_screen_pos_x[2]),
    .COUT(w_screen_pos_x_2_0_COUT),
    .I0(w_screen_pos_x_Z_6),
    .I1(w_horizontal_offset_l[2]),
    .I3(GND),
    .CIN(w_screen_pos_x_1_4) 
);
defparam w_screen_pos_x_2_s.ALU_MODE=1;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_sprite_select_visible_planes */
module vdp_sprite_info_collect (
  clk85m,
  w_sprite_mode2,
  n36_6,
  ff_state_1_7,
  ff_reset_n2_1,
  reg_display_on,
  n878_17,
  w_selected_en,
  ff_vram_valid_9,
  n550_6,
  reg_sprite_16x16,
  ff_vram_valid_7,
  n538_6,
  n88_10,
  w_screen_v_active,
  ff_screen_h_active,
  w_selected_y,
  w_selected_x,
  w_selected_pattern,
  w_selected_color_0,
  w_selected_color_1,
  w_selected_color_2,
  w_selected_color_3,
  w_selected_color_7,
  w_sprite_vram_rdata8,
  reg_sprite_pattern_generator_table_base,
  w_selected_count,
  w_screen_pos_x_Z_4,
  w_screen_pos_x_Z_5,
  w_screen_pos_x_Z_6,
  w_screen_pos_x_Z_7,
  w_screen_pos_x_Z_12,
  w_screen_pos_x_Z_13,
  w_ic_vram_valid,
  ff_active_d1,
  n1245_5,
  n1245_6,
  w_plane_x,
  w_makeup_plane,
  ff_state,
  w_ic_vram_address,
  w_color_0,
  w_color_1,
  w_color_2,
  w_color_3,
  w_color_7,
  w_pattern_right
)
;
input clk85m;
input w_sprite_mode2;
input n36_6;
input ff_state_1_7;
input ff_reset_n2_1;
input reg_display_on;
input n878_17;
input w_selected_en;
input ff_vram_valid_9;
input n550_6;
input reg_sprite_16x16;
input ff_vram_valid_7;
input n538_6;
input n88_10;
input w_screen_v_active;
input ff_screen_h_active;
input [3:0] w_selected_y;
input [7:0] w_selected_x;
input [7:0] w_selected_pattern;
input w_selected_color_0;
input w_selected_color_1;
input w_selected_color_2;
input w_selected_color_3;
input w_selected_color_7;
input [7:0] w_sprite_vram_rdata8;
input [16:11] reg_sprite_pattern_generator_table_base;
input [3:0] w_selected_count;
input w_screen_pos_x_Z_4;
input w_screen_pos_x_Z_5;
input w_screen_pos_x_Z_6;
input w_screen_pos_x_Z_7;
input w_screen_pos_x_Z_12;
input w_screen_pos_x_Z_13;
output w_ic_vram_valid;
output ff_active_d1;
output n1245_5;
output n1245_6;
output [7:0] w_plane_x;
output [2:0] w_makeup_plane;
output [1:0] ff_state;
output [16:0] w_ic_vram_address;
output w_color_0;
output w_color_1;
output w_color_2;
output w_color_3;
output w_color_7;
output [7:0] w_pattern_right;
wire \ff_selected_ram[0]_ER_CL_59 ;
wire \ff_selected_ram[0]_ER_CL_60 ;
wire \ff_selected_ram[0]_ER_CL_61 ;
wire \ff_selected_ram[0]_ER_CL_62 ;
wire n1245_3;
wire ff_active_8;
wire ff_current_plane_3_9;
wire \ff_selected_ram[0]_ER_CL_70 ;
wire \ff_selected_ram[0]_ER_CL_72 ;
wire \ff_selected_ram[0]_ER_CL_74 ;
wire \ff_selected_ram[0]_ER_CL_76 ;
wire \ff_selected_ram[0]_ER_CL_78 ;
wire \ff_selected_ram[0]_ER_CL_80 ;
wire \ff_selected_ram[0]_ER_CL_82 ;
wire \ff_selected_ram[0]_ER_CL_84 ;
wire \ff_selected_ram[0]_ER_init ;
wire \ff_selected_ram[0]_ER_init_0 ;
wire \ff_selected_ram[0]_ER_51 ;
wire \ff_selected_ram[0]_ER_53 ;
wire \ff_selected_ram[0]_ER_55 ;
wire \ff_selected_ram[0]_ER_57 ;
wire \ff_selected_ram[0]_ER_59 ;
wire \ff_selected_ram[0]_ER_61 ;
wire \ff_selected_ram[0]_ER_63 ;
wire \ff_selected_ram[0]_ER_65 ;
wire \ff_selected_ram[0]_ER_67 ;
wire \ff_selected_ram[0]_ER_69 ;
wire \ff_selected_ram[0]_ER_71 ;
wire \ff_selected_ram[0]_ER_73 ;
wire \ff_selected_ram[0]_ER_75 ;
wire \ff_selected_ram[0]_ER_77 ;
wire \ff_selected_ram[0]_ER_79 ;
wire \ff_selected_ram[0]_ER_81 ;
wire \ff_selected_ram[0]_ER_83 ;
wire \ff_selected_ram[0]_ER_85 ;
wire \ff_selected_ram[0]_ER_87 ;
wire \ff_selected_ram[0]_ER_89 ;
wire \ff_selected_ram[0]_ER_91 ;
wire \ff_selected_ram[0]_ER_93 ;
wire \ff_selected_ram[0]_ER_95 ;
wire \ff_selected_ram[0]_ER_97 ;
wire \ff_selected_ram[0]_ER_99 ;
wire n1449_7;
wire n1448_7;
wire n1447_7;
wire n1446_7;
wire n1445_7;
wire n1444_7;
wire n1443_7;
wire n1442_7;
wire n1441_7;
wire n1440_7;
wire n1439_7;
wire n1438_7;
wire n1437_7;
wire n1436_7;
wire n1435_7;
wire n1434_7;
wire n1433_7;
wire n1432_7;
wire n1426_8;
wire n1425_8;
wire n1279_7;
wire n1245_4;
wire ff_current_plane_2_12;
wire ff_active_9;
wire ff_active_10;
wire ff_active_11;
wire n1424_9;
wire n1449_8;
wire n1448_8;
wire ff_active_12;
wire ff_active_13;
wire ff_active_14;
wire ff_current_plane_2_14;
wire n1473_9;
wire n1280_10;
wire n1245_9;
wire ff_vram_address_16_8;
wire n1427_11;
wire n1424_12;
wire ff_selected_q_31_8;
wire ff_current_plane_2_19;
wire ff_sprite_mode2;
wire ff_vram_valid;
wire ff_active;
wire \ff_selected_ram[0]_ER_CL_28 ;
wire \ff_selected_ram[0]_ER_CL_30 ;
wire \ff_selected_ram[0]_ER_CL_32 ;
wire \ff_selected_ram[0]_ER_CL_34 ;
wire \ff_selected_ram[0]_ER_CL_36 ;
wire \ff_selected_ram[0]_ER_CL_38 ;
wire \ff_selected_ram[0]_ER_CL_40 ;
wire \ff_selected_ram[0]_ER_CL_42 ;
wire \ff_selected_ram[0]_ER_init_1 ;
wire \ff_selected_ram[0]_ER ;
wire \ff_selected_ram[0]_ER_2 ;
wire \ff_selected_ram[0]_ER_3 ;
wire \ff_selected_ram[0]_ER_4 ;
wire \ff_selected_ram[0]_ER_5 ;
wire \ff_selected_ram[0]_ER_6 ;
wire \ff_selected_ram[0]_ER_7 ;
wire \ff_selected_ram[0]_ER_8 ;
wire \ff_selected_ram[0]_ER_9 ;
wire \ff_selected_ram[0]_ER_10 ;
wire \ff_selected_ram[0]_ER_11 ;
wire \ff_selected_ram[0]_ER_12 ;
wire \ff_selected_ram[0]_ER_13 ;
wire \ff_selected_ram[0]_ER_14 ;
wire \ff_selected_ram[0]_ER_15 ;
wire \ff_selected_ram[0]_ER_16 ;
wire \ff_selected_ram[0]_ER_17 ;
wire \ff_selected_ram[0]_ER_18 ;
wire \ff_selected_ram[0]_ER_19 ;
wire \ff_selected_ram[0]_ER_20 ;
wire \ff_selected_ram[0]_ER_21 ;
wire \ff_selected_ram[0]_ER_22 ;
wire \ff_selected_ram[0]_ER_23 ;
wire \ff_selected_ram[0]_ER_24 ;
wire \ff_selected_ram[0]_ER_25 ;
wire \ff_selected_ram[0]_ER_init_26 ;
wire \ff_selected_ram[0]_ER_CL_64 ;
wire \ff_selected_ram[0]_ER_CL_66 ;
wire \ff_selected_ram[0]_ER_init_27 ;
wire [31:0] ff_selected_q;
wire [3:0] ff_current_plane;
wire [3:1] DO;
wire VCC;
wire GND;
  LUT3 \ff_selected_ram[0]_ER_CL_s75  (
    .F(\ff_selected_ram[0]_ER_CL_59 ),
    .I0(\ff_selected_ram[0]_ER_CL_28 ),
    .I1(\ff_selected_ram[0]_ER_CL_30 ),
    .I2(ff_current_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s75 .INIT=8'hCA;
  LUT3 \ff_selected_ram[0]_ER_CL_s76  (
    .F(\ff_selected_ram[0]_ER_CL_60 ),
    .I0(\ff_selected_ram[0]_ER_CL_32 ),
    .I1(\ff_selected_ram[0]_ER_CL_34 ),
    .I2(ff_current_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s76 .INIT=8'hCA;
  LUT3 \ff_selected_ram[0]_ER_CL_s77  (
    .F(\ff_selected_ram[0]_ER_CL_61 ),
    .I0(\ff_selected_ram[0]_ER_CL_36 ),
    .I1(\ff_selected_ram[0]_ER_CL_38 ),
    .I2(ff_current_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s77 .INIT=8'hCA;
  LUT3 \ff_selected_ram[0]_ER_CL_s78  (
    .F(\ff_selected_ram[0]_ER_CL_62 ),
    .I0(\ff_selected_ram[0]_ER_CL_40 ),
    .I1(\ff_selected_ram[0]_ER_CL_42 ),
    .I2(ff_current_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s78 .INIT=8'hCA;
  LUT2 n1245_s0 (
    .F(n1245_3),
    .I0(reg_display_on),
    .I1(n1245_4) 
);
defparam n1245_s0.INIT=4'h8;
  LUT3 w_color_7_s (
    .F(w_color_7),
    .I0(w_sprite_vram_rdata8[7]),
    .I1(ff_selected_q[31]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_7_s.INIT=8'hAC;
  LUT3 w_color_3_s (
    .F(w_color_3),
    .I0(ff_selected_q[23]),
    .I1(w_sprite_vram_rdata8[3]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_3_s.INIT=8'hCA;
  LUT3 w_color_2_s (
    .F(w_color_2),
    .I0(ff_selected_q[22]),
    .I1(w_sprite_vram_rdata8[2]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_2_s.INIT=8'hCA;
  LUT3 w_color_1_s (
    .F(w_color_1),
    .I0(ff_selected_q[21]),
    .I1(w_sprite_vram_rdata8[1]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_1_s.INIT=8'hCA;
  LUT3 w_color_0_s (
    .F(w_color_0),
    .I0(ff_selected_q[20]),
    .I1(w_sprite_vram_rdata8[0]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_0_s.INIT=8'hCA;
  LUT4 ff_active_s3 (
    .F(ff_active_8),
    .I0(n878_17),
    .I1(ff_active_9),
    .I2(ff_active_10),
    .I3(ff_active_11) 
);
defparam ff_active_s3.INIT=16'hFF40;
  LUT3 ff_current_plane_3_s4 (
    .F(ff_current_plane_3_9),
    .I0(ff_current_plane[3]),
    .I1(w_selected_en),
    .I2(ff_vram_valid_9) 
);
defparam ff_current_plane_3_s4.INIT=8'h40;
  LUT4 \ff_selected_ram[0]_ER_CL_s65  (
    .F(\ff_selected_ram[0]_ER_CL_70 ),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s65 .INIT=16'h0100;
  LUT4 \ff_selected_ram[0]_ER_CL_s66  (
    .F(\ff_selected_ram[0]_ER_CL_72 ),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[2]),
    .I2(ff_current_plane[0]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s66 .INIT=16'h1000;
  LUT4 \ff_selected_ram[0]_ER_CL_s67  (
    .F(\ff_selected_ram[0]_ER_CL_74 ),
    .I0(ff_current_plane[0]),
    .I1(ff_current_plane[2]),
    .I2(ff_current_plane[1]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s67 .INIT=16'h1000;
  LUT4 \ff_selected_ram[0]_ER_CL_s68  (
    .F(\ff_selected_ram[0]_ER_CL_76 ),
    .I0(ff_current_plane[2]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[1]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s68 .INIT=16'h4000;
  LUT4 \ff_selected_ram[0]_ER_CL_s69  (
    .F(\ff_selected_ram[0]_ER_CL_78 ),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s69 .INIT=16'h1000;
  LUT4 \ff_selected_ram[0]_ER_CL_s70  (
    .F(\ff_selected_ram[0]_ER_CL_80 ),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s70 .INIT=16'h4000;
  LUT4 \ff_selected_ram[0]_ER_CL_s71  (
    .F(\ff_selected_ram[0]_ER_CL_82 ),
    .I0(ff_current_plane[0]),
    .I1(ff_current_plane[1]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s71 .INIT=16'h4000;
  LUT4 \ff_selected_ram[0]_ER_CL_s72  (
    .F(\ff_selected_ram[0]_ER_CL_84 ),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s72 .INIT=16'h8000;
  LUT2 \ff_selected_ram[0]_ER_init_s9  (
    .F(\ff_selected_ram[0]_ER_init ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_init_26 ) 
);
defparam \ff_selected_ram[0]_ER_init_s9 .INIT=4'hE;
  LUT3 \ff_selected_ram[0]_ER_init_s10  (
    .F(\ff_selected_ram[0]_ER_init_0 ),
    .I0(\ff_selected_ram[0]_ER_init_27 ),
    .I1(VCC),
    .I2(\ff_selected_ram[0]_ER_init ) 
);
defparam \ff_selected_ram[0]_ER_init_s10 .INIT=8'hAC;
  LUT2 \ff_selected_ram[0]_ER_s49  (
    .F(\ff_selected_ram[0]_ER_51 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_4 ) 
);
defparam \ff_selected_ram[0]_ER_s49 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s50  (
    .F(\ff_selected_ram[0]_ER_53 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_3 ) 
);
defparam \ff_selected_ram[0]_ER_s50 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s51  (
    .F(\ff_selected_ram[0]_ER_55 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_2 ) 
);
defparam \ff_selected_ram[0]_ER_s51 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s52  (
    .F(\ff_selected_ram[0]_ER_57 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER ) 
);
defparam \ff_selected_ram[0]_ER_s52 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s53  (
    .F(\ff_selected_ram[0]_ER_59 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_8 ) 
);
defparam \ff_selected_ram[0]_ER_s53 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s54  (
    .F(\ff_selected_ram[0]_ER_61 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_7 ) 
);
defparam \ff_selected_ram[0]_ER_s54 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s55  (
    .F(\ff_selected_ram[0]_ER_63 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_6 ) 
);
defparam \ff_selected_ram[0]_ER_s55 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s56  (
    .F(\ff_selected_ram[0]_ER_65 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_5 ) 
);
defparam \ff_selected_ram[0]_ER_s56 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s57  (
    .F(\ff_selected_ram[0]_ER_67 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_12 ) 
);
defparam \ff_selected_ram[0]_ER_s57 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s58  (
    .F(\ff_selected_ram[0]_ER_69 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_11 ) 
);
defparam \ff_selected_ram[0]_ER_s58 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s59  (
    .F(\ff_selected_ram[0]_ER_71 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_10 ) 
);
defparam \ff_selected_ram[0]_ER_s59 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s60  (
    .F(\ff_selected_ram[0]_ER_73 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_9 ) 
);
defparam \ff_selected_ram[0]_ER_s60 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s61  (
    .F(\ff_selected_ram[0]_ER_75 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_16 ) 
);
defparam \ff_selected_ram[0]_ER_s61 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s62  (
    .F(\ff_selected_ram[0]_ER_77 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_15 ) 
);
defparam \ff_selected_ram[0]_ER_s62 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s63  (
    .F(\ff_selected_ram[0]_ER_79 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_14 ) 
);
defparam \ff_selected_ram[0]_ER_s63 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s64  (
    .F(\ff_selected_ram[0]_ER_81 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_13 ) 
);
defparam \ff_selected_ram[0]_ER_s64 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s65  (
    .F(\ff_selected_ram[0]_ER_83 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_20 ) 
);
defparam \ff_selected_ram[0]_ER_s65 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s66  (
    .F(\ff_selected_ram[0]_ER_85 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_19 ) 
);
defparam \ff_selected_ram[0]_ER_s66 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s67  (
    .F(\ff_selected_ram[0]_ER_87 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_18 ) 
);
defparam \ff_selected_ram[0]_ER_s67 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s68  (
    .F(\ff_selected_ram[0]_ER_89 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_17 ) 
);
defparam \ff_selected_ram[0]_ER_s68 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s69  (
    .F(\ff_selected_ram[0]_ER_91 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_24 ) 
);
defparam \ff_selected_ram[0]_ER_s69 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s70  (
    .F(\ff_selected_ram[0]_ER_93 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_23 ) 
);
defparam \ff_selected_ram[0]_ER_s70 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s71  (
    .F(\ff_selected_ram[0]_ER_95 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_22 ) 
);
defparam \ff_selected_ram[0]_ER_s71 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s72  (
    .F(\ff_selected_ram[0]_ER_97 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_21 ) 
);
defparam \ff_selected_ram[0]_ER_s72 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s73  (
    .F(\ff_selected_ram[0]_ER_99 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_25 ) 
);
defparam \ff_selected_ram[0]_ER_s73 .INIT=4'h8;
  LUT3 n1449_s2 (
    .F(n1449_7),
    .I0(ff_active),
    .I1(n550_6),
    .I2(n1449_8) 
);
defparam n1449_s2.INIT=8'h08;
  LUT2 n1448_s2 (
    .F(n1448_7),
    .I0(ff_selected_q[0]),
    .I1(n1448_8) 
);
defparam n1448_s2.INIT=4'h8;
  LUT2 n1447_s2 (
    .F(n1447_7),
    .I0(ff_selected_q[1]),
    .I1(n1448_8) 
);
defparam n1447_s2.INIT=4'h8;
  LUT2 n1446_s2 (
    .F(n1446_7),
    .I0(ff_selected_q[2]),
    .I1(n1448_8) 
);
defparam n1446_s2.INIT=4'h8;
  LUT4 n1445_s2 (
    .F(n1445_7),
    .I0(ff_state[1]),
    .I1(ff_selected_q[12]),
    .I2(ff_selected_q[3]),
    .I3(n1448_8) 
);
defparam n1445_s2.INIT=16'hF400;
  LUT3 n1444_s2 (
    .F(n1444_7),
    .I0(ff_selected_q[13]),
    .I1(ff_state[1]),
    .I2(n1448_8) 
);
defparam n1444_s2.INIT=8'hE0;
  LUT2 n1443_s2 (
    .F(n1443_7),
    .I0(ff_selected_q[14]),
    .I1(n1448_8) 
);
defparam n1443_s2.INIT=4'h8;
  LUT2 n1442_s2 (
    .F(n1442_7),
    .I0(ff_selected_q[15]),
    .I1(n1448_8) 
);
defparam n1442_s2.INIT=4'h8;
  LUT2 n1441_s2 (
    .F(n1441_7),
    .I0(ff_selected_q[16]),
    .I1(n1448_8) 
);
defparam n1441_s2.INIT=4'h8;
  LUT2 n1440_s2 (
    .F(n1440_7),
    .I0(ff_selected_q[17]),
    .I1(n1448_8) 
);
defparam n1440_s2.INIT=4'h8;
  LUT2 n1439_s2 (
    .F(n1439_7),
    .I0(ff_selected_q[18]),
    .I1(n1448_8) 
);
defparam n1439_s2.INIT=4'h8;
  LUT2 n1438_s2 (
    .F(n1438_7),
    .I0(ff_selected_q[19]),
    .I1(n1448_8) 
);
defparam n1438_s2.INIT=4'h8;
  LUT2 n1437_s2 (
    .F(n1437_7),
    .I0(reg_sprite_pattern_generator_table_base[11]),
    .I1(n1448_8) 
);
defparam n1437_s2.INIT=4'h8;
  LUT2 n1436_s2 (
    .F(n1436_7),
    .I0(reg_sprite_pattern_generator_table_base[12]),
    .I1(n1448_8) 
);
defparam n1436_s2.INIT=4'h8;
  LUT2 n1435_s2 (
    .F(n1435_7),
    .I0(reg_sprite_pattern_generator_table_base[13]),
    .I1(n1448_8) 
);
defparam n1435_s2.INIT=4'h8;
  LUT2 n1434_s2 (
    .F(n1434_7),
    .I0(reg_sprite_pattern_generator_table_base[14]),
    .I1(n1448_8) 
);
defparam n1434_s2.INIT=4'h8;
  LUT2 n1433_s2 (
    .F(n1433_7),
    .I0(reg_sprite_pattern_generator_table_base[15]),
    .I1(n1448_8) 
);
defparam n1433_s2.INIT=4'h8;
  LUT2 n1432_s2 (
    .F(n1432_7),
    .I0(reg_sprite_pattern_generator_table_base[16]),
    .I1(n1448_8) 
);
defparam n1432_s2.INIT=4'h8;
  LUT3 n1426_s3 (
    .F(n1426_8),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane_2_14) 
);
defparam n1426_s3.INIT=8'h60;
  LUT4 n1425_s3 (
    .F(n1425_8),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_2_14) 
);
defparam n1425_s3.INIT=16'h7800;
  LUT4 n1279_s2 (
    .F(n1279_7),
    .I0(n1245_3),
    .I1(n878_17),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n1279_s2.INIT=16'h0110;
  LUT2 w_pattern_right_0_s (
    .F(w_pattern_right[0]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[0]) 
);
defparam w_pattern_right_0_s.INIT=4'h8;
  LUT2 w_pattern_right_1_s (
    .F(w_pattern_right[1]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[1]) 
);
defparam w_pattern_right_1_s.INIT=4'h8;
  LUT2 w_pattern_right_2_s (
    .F(w_pattern_right[2]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[2]) 
);
defparam w_pattern_right_2_s.INIT=4'h8;
  LUT2 w_pattern_right_3_s (
    .F(w_pattern_right[3]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[3]) 
);
defparam w_pattern_right_3_s.INIT=4'h8;
  LUT2 w_pattern_right_4_s (
    .F(w_pattern_right[4]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[4]) 
);
defparam w_pattern_right_4_s.INIT=4'h8;
  LUT2 w_pattern_right_5_s (
    .F(w_pattern_right[5]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[5]) 
);
defparam w_pattern_right_5_s.INIT=4'h8;
  LUT2 w_pattern_right_6_s (
    .F(w_pattern_right[6]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[6]) 
);
defparam w_pattern_right_6_s.INIT=4'h8;
  LUT2 w_pattern_right_7_s (
    .F(w_pattern_right[7]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[7]) 
);
defparam w_pattern_right_7_s.INIT=4'h8;
  LUT4 n1245_s1 (
    .F(n1245_4),
    .I0(ff_state_1_7),
    .I1(n1245_5),
    .I2(n1245_6),
    .I3(n1245_9) 
);
defparam n1245_s1.INIT=16'h8000;
  LUT4 ff_current_plane_2_s7 (
    .F(ff_current_plane_2_12),
    .I0(ff_active_10),
    .I1(ff_active_9),
    .I2(w_selected_en),
    .I3(ff_vram_valid_7) 
);
defparam ff_current_plane_2_s7.INIT=16'h0BBB;
  LUT4 ff_active_s4 (
    .F(ff_active_9),
    .I0(ff_vram_valid_7),
    .I1(ff_state_1_7),
    .I2(ff_active),
    .I3(n538_6) 
);
defparam ff_active_s4.INIT=16'h4000;
  LUT4 ff_active_s5 (
    .F(ff_active_10),
    .I0(ff_active_12),
    .I1(ff_active_13),
    .I2(w_selected_count[3]),
    .I3(n1424_9) 
);
defparam ff_active_s5.INIT=16'h4004;
  LUT2 ff_active_s6 (
    .F(ff_active_11),
    .I0(ff_active_14),
    .I1(n1245_4) 
);
defparam ff_active_s6.INIT=4'h4;
  LUT4 n1424_s4 (
    .F(n1424_9),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane[3]) 
);
defparam n1424_s4.INIT=16'h7F80;
  LUT4 n1449_s3 (
    .F(n1449_8),
    .I0(reg_sprite_16x16),
    .I1(ff_sprite_mode2),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam n1449_s3.INIT=16'h305F;
  LUT4 n1448_s3 (
    .F(n1448_8),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_active),
    .I3(n550_6) 
);
defparam n1448_s3.INIT=16'h6000;
  LUT3 n1245_s2 (
    .F(n1245_5),
    .I0(w_screen_pos_x_Z_4),
    .I1(w_screen_pos_x_Z_5),
    .I2(w_screen_pos_x_Z_6) 
);
defparam n1245_s2.INIT=8'h80;
  LUT3 n1245_s3 (
    .F(n1245_6),
    .I0(w_screen_pos_x_Z_7),
    .I1(w_screen_pos_x_Z_12),
    .I2(n88_10) 
);
defparam n1245_s3.INIT=8'h40;
  LUT4 ff_active_s7 (
    .F(ff_active_12),
    .I0(w_selected_count[0]),
    .I1(w_selected_count[1]),
    .I2(ff_current_plane[1]),
    .I3(ff_current_plane[0]) 
);
defparam ff_active_s7.INIT=16'hEB7D;
  LUT4 ff_active_s8 (
    .F(ff_active_13),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(w_selected_count[2]),
    .I3(ff_current_plane[2]) 
);
defparam ff_active_s8.INIT=16'h7887;
  LUT4 ff_active_s9 (
    .F(ff_active_14),
    .I0(w_selected_count[2]),
    .I1(w_selected_count[3]),
    .I2(w_selected_count[0]),
    .I3(w_selected_count[1]) 
);
defparam ff_active_s9.INIT=16'h0001;
  LUT3 ff_current_plane_2_s8 (
    .F(ff_current_plane_2_14),
    .I0(n878_17),
    .I1(ff_active_14),
    .I2(n1245_4) 
);
defparam ff_current_plane_2_s8.INIT=8'h45;
  LUT3 n1473_s3 (
    .F(n1473_9),
    .I0(reg_display_on),
    .I1(ff_active_14),
    .I2(n1245_4) 
);
defparam n1473_s3.INIT=8'h20;
  LUT4 n1280_s4 (
    .F(n1280_10),
    .I0(ff_state[0]),
    .I1(reg_display_on),
    .I2(n1245_4),
    .I3(n878_17) 
);
defparam n1280_s4.INIT=16'h0015;
  LUT3 n1245_s5 (
    .F(n1245_9),
    .I0(w_screen_pos_x_Z_13),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_active) 
);
defparam n1245_s5.INIT=8'h40;
  LUT3 ff_vram_address_16_s4 (
    .F(ff_vram_address_16_8),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_active),
    .I2(ff_current_plane_2_14) 
);
defparam ff_vram_address_16_s4.INIT=8'h7F;
  LUT4 n1427_s5 (
    .F(n1427_11),
    .I0(ff_current_plane[0]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane_2_12),
    .I3(ff_current_plane_2_14) 
);
defparam n1427_s5.INIT=16'hC500;
  LUT4 n1424_s6 (
    .F(n1424_12),
    .I0(n1424_9),
    .I1(ff_current_plane[3]),
    .I2(ff_current_plane_2_12),
    .I3(ff_current_plane_2_14) 
);
defparam n1424_s6.INIT=16'hCA00;
  LUT4 ff_selected_q_31_s3 (
    .F(ff_selected_q_31_8),
    .I0(reg_display_on),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_active),
    .I3(ff_reset_n2_1) 
);
defparam ff_selected_q_31_s3.INIT=16'h7F00;
  LUT4 ff_current_plane_2_s10 (
    .F(ff_current_plane_2_19),
    .I0(n878_17),
    .I1(ff_active_14),
    .I2(n1245_4),
    .I3(ff_current_plane_2_12) 
);
defparam ff_current_plane_2_s10.INIT=16'hBAFF;
  DFFE ff_selected_q_31_s0 (
    .Q(ff_selected_q[31]),
    .D(\ff_selected_ram[0]_ER_99 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_23_s0 (
    .Q(ff_selected_q[23]),
    .D(\ff_selected_ram[0]_ER_97 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_22_s0 (
    .Q(ff_selected_q[22]),
    .D(\ff_selected_ram[0]_ER_95 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_21_s0 (
    .Q(ff_selected_q[21]),
    .D(\ff_selected_ram[0]_ER_93 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_20_s0 (
    .Q(ff_selected_q[20]),
    .D(\ff_selected_ram[0]_ER_91 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_19_s0 (
    .Q(ff_selected_q[19]),
    .D(\ff_selected_ram[0]_ER_89 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_18_s0 (
    .Q(ff_selected_q[18]),
    .D(\ff_selected_ram[0]_ER_87 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_17_s0 (
    .Q(ff_selected_q[17]),
    .D(\ff_selected_ram[0]_ER_85 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_16_s0 (
    .Q(ff_selected_q[16]),
    .D(\ff_selected_ram[0]_ER_83 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_15_s0 (
    .Q(ff_selected_q[15]),
    .D(\ff_selected_ram[0]_ER_81 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_14_s0 (
    .Q(ff_selected_q[14]),
    .D(\ff_selected_ram[0]_ER_79 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_13_s0 (
    .Q(ff_selected_q[13]),
    .D(\ff_selected_ram[0]_ER_77 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_12_s0 (
    .Q(ff_selected_q[12]),
    .D(\ff_selected_ram[0]_ER_75 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_11_s0 (
    .Q(w_plane_x[7]),
    .D(\ff_selected_ram[0]_ER_73 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_10_s0 (
    .Q(w_plane_x[6]),
    .D(\ff_selected_ram[0]_ER_71 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_9_s0 (
    .Q(w_plane_x[5]),
    .D(\ff_selected_ram[0]_ER_69 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_8_s0 (
    .Q(w_plane_x[4]),
    .D(\ff_selected_ram[0]_ER_67 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_7_s0 (
    .Q(w_plane_x[3]),
    .D(\ff_selected_ram[0]_ER_65 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_6_s0 (
    .Q(w_plane_x[2]),
    .D(\ff_selected_ram[0]_ER_63 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_5_s0 (
    .Q(w_plane_x[1]),
    .D(\ff_selected_ram[0]_ER_61 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_4_s0 (
    .Q(w_plane_x[0]),
    .D(\ff_selected_ram[0]_ER_59 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_3_s0 (
    .Q(ff_selected_q[3]),
    .D(\ff_selected_ram[0]_ER_57 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_2_s0 (
    .Q(ff_selected_q[2]),
    .D(\ff_selected_ram[0]_ER_55 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_1_s0 (
    .Q(ff_selected_q[1]),
    .D(\ff_selected_ram[0]_ER_53 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_0_s0 (
    .Q(ff_selected_q[0]),
    .D(\ff_selected_ram[0]_ER_51 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFCE ff_sprite_mode2_s0 (
    .Q(ff_sprite_mode2),
    .D(w_sprite_mode2),
    .CLK(clk85m),
    .CE(n1245_3),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_valid_d1_s0 (
    .Q(w_ic_vram_valid),
    .D(ff_vram_valid),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFE ff_current_plane_d1_2_s0 (
    .Q(w_makeup_plane[2]),
    .D(ff_current_plane[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7) 
);
  DFFE ff_current_plane_d1_1_s0 (
    .Q(w_makeup_plane[1]),
    .D(ff_current_plane[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7) 
);
  DFFE ff_current_plane_d1_0_s0 (
    .Q(w_makeup_plane[0]),
    .D(ff_current_plane[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7) 
);
  DFFE ff_active_d1_s0 (
    .Q(ff_active_d1),
    .D(ff_active),
    .CLK(clk85m),
    .CE(ff_state_1_7) 
);
  DFFCE ff_state_1_s1 (
    .Q(ff_state[1]),
    .D(n1279_7),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_state_1_s1.INIT=1'b0;
  DFFCE ff_state_0_s1 (
    .Q(ff_state[0]),
    .D(n1280_10),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_state_0_s1.INIT=1'b0;
  DFFCE ff_current_plane_2_s1 (
    .Q(ff_current_plane[2]),
    .D(n1425_8),
    .CLK(clk85m),
    .CE(ff_current_plane_2_19),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_2_s1.INIT=1'b0;
  DFFCE ff_current_plane_1_s1 (
    .Q(ff_current_plane[1]),
    .D(n1426_8),
    .CLK(clk85m),
    .CE(ff_current_plane_2_19),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_1_s1.INIT=1'b0;
  DFFCE ff_vram_address_16_s1 (
    .Q(w_ic_vram_address[16]),
    .D(n1432_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_16_s1.INIT=1'b0;
  DFFCE ff_vram_address_15_s1 (
    .Q(w_ic_vram_address[15]),
    .D(n1433_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_15_s1.INIT=1'b0;
  DFFCE ff_vram_address_14_s1 (
    .Q(w_ic_vram_address[14]),
    .D(n1434_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_14_s1.INIT=1'b0;
  DFFCE ff_vram_address_13_s1 (
    .Q(w_ic_vram_address[13]),
    .D(n1435_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_13_s1.INIT=1'b0;
  DFFCE ff_vram_address_12_s1 (
    .Q(w_ic_vram_address[12]),
    .D(n1436_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_12_s1.INIT=1'b0;
  DFFCE ff_vram_address_11_s1 (
    .Q(w_ic_vram_address[11]),
    .D(n1437_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_11_s1.INIT=1'b0;
  DFFCE ff_vram_address_10_s1 (
    .Q(w_ic_vram_address[10]),
    .D(n1438_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_10_s1.INIT=1'b0;
  DFFCE ff_vram_address_9_s1 (
    .Q(w_ic_vram_address[9]),
    .D(n1439_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_9_s1.INIT=1'b0;
  DFFCE ff_vram_address_8_s1 (
    .Q(w_ic_vram_address[8]),
    .D(n1440_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_8_s1.INIT=1'b0;
  DFFCE ff_vram_address_7_s1 (
    .Q(w_ic_vram_address[7]),
    .D(n1441_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_7_s1.INIT=1'b0;
  DFFCE ff_vram_address_6_s1 (
    .Q(w_ic_vram_address[6]),
    .D(n1442_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_6_s1.INIT=1'b0;
  DFFCE ff_vram_address_5_s1 (
    .Q(w_ic_vram_address[5]),
    .D(n1443_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_5_s1.INIT=1'b0;
  DFFCE ff_vram_address_4_s1 (
    .Q(w_ic_vram_address[4]),
    .D(n1444_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_4_s1.INIT=1'b0;
  DFFCE ff_vram_address_3_s1 (
    .Q(w_ic_vram_address[3]),
    .D(n1445_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_3_s1.INIT=1'b0;
  DFFCE ff_vram_address_2_s1 (
    .Q(w_ic_vram_address[2]),
    .D(n1446_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_2_s1.INIT=1'b0;
  DFFCE ff_vram_address_1_s1 (
    .Q(w_ic_vram_address[1]),
    .D(n1447_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_1_s1.INIT=1'b0;
  DFFCE ff_vram_address_0_s1 (
    .Q(w_ic_vram_address[0]),
    .D(n1448_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_0_s1.INIT=1'b0;
  DFFCE ff_vram_valid_s1 (
    .Q(ff_vram_valid),
    .D(n1449_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_valid_s1.INIT=1'b0;
  DFFCE ff_active_s1 (
    .Q(ff_active),
    .D(n1473_9),
    .CLK(clk85m),
    .CE(ff_active_8),
    .CLEAR(n36_6) 
);
defparam ff_active_s1.INIT=1'b0;
  DFFCE \ff_selected_ram[0]_ER_CL_s27  (
    .Q(\ff_selected_ram[0]_ER_CL_28 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_70 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s29  (
    .Q(\ff_selected_ram[0]_ER_CL_30 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_72 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s31  (
    .Q(\ff_selected_ram[0]_ER_CL_32 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_74 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s33  (
    .Q(\ff_selected_ram[0]_ER_CL_34 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_76 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s35  (
    .Q(\ff_selected_ram[0]_ER_CL_36 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_78 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s37  (
    .Q(\ff_selected_ram[0]_ER_CL_38 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_80 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s39  (
    .Q(\ff_selected_ram[0]_ER_CL_40 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_82 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s41  (
    .Q(\ff_selected_ram[0]_ER_CL_42 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_84 ),
    .CLEAR(n36_6) 
);
  DFF \ff_selected_ram[0]_ER_init_s  (
    .Q(\ff_selected_ram[0]_ER_init_1 ),
    .D(\ff_selected_ram[0]_ER_init ),
    .CLK(clk85m) 
);
  DFFC ff_current_plane_0_s5 (
    .Q(ff_current_plane[0]),
    .D(n1427_11),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_0_s5.INIT=1'b0;
  DFFP ff_current_plane_3_s5 (
    .Q(ff_current_plane[3]),
    .D(n1424_12),
    .CLK(clk85m),
    .PRESET(n36_6) 
);
defparam ff_current_plane_3_s5.INIT=1'b1;
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_0_s  (
    .DO({\ff_selected_ram[0]_ER ,\ff_selected_ram[0]_ER_2 ,\ff_selected_ram[0]_ER_3 ,\ff_selected_ram[0]_ER_4 }),
    .DI(w_selected_y[3:0]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_1_s  (
    .DO({\ff_selected_ram[0]_ER_5 ,\ff_selected_ram[0]_ER_6 ,\ff_selected_ram[0]_ER_7 ,\ff_selected_ram[0]_ER_8 }),
    .DI(w_selected_x[3:0]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_2_s  (
    .DO({\ff_selected_ram[0]_ER_9 ,\ff_selected_ram[0]_ER_10 ,\ff_selected_ram[0]_ER_11 ,\ff_selected_ram[0]_ER_12 }),
    .DI(w_selected_x[7:4]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_3_s  (
    .DO({\ff_selected_ram[0]_ER_13 ,\ff_selected_ram[0]_ER_14 ,\ff_selected_ram[0]_ER_15 ,\ff_selected_ram[0]_ER_16 }),
    .DI(w_selected_pattern[3:0]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_4_s  (
    .DO({\ff_selected_ram[0]_ER_17 ,\ff_selected_ram[0]_ER_18 ,\ff_selected_ram[0]_ER_19 ,\ff_selected_ram[0]_ER_20 }),
    .DI(w_selected_pattern[7:4]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_5_s  (
    .DO({\ff_selected_ram[0]_ER_21 ,\ff_selected_ram[0]_ER_22 ,\ff_selected_ram[0]_ER_23 ,\ff_selected_ram[0]_ER_24 }),
    .DI({w_selected_color_3,w_selected_color_2,w_selected_color_1,w_selected_color_0}),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_6_s  (
    .DO({DO[3:1],\ff_selected_ram[0]_ER_25 }),
    .DI({GND,GND,GND,w_selected_color_7}),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  INV \ff_selected_ram[0]_ER_init_s2  (
    .O(\ff_selected_ram[0]_ER_init_26 ),
    .I(ff_reset_n2_1) 
);
  MUX2_LUT5 \ff_selected_ram[0]_ER_CL_s73  (
    .O(\ff_selected_ram[0]_ER_CL_64 ),
    .I0(\ff_selected_ram[0]_ER_CL_59 ),
    .I1(\ff_selected_ram[0]_ER_CL_60 ),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 \ff_selected_ram[0]_ER_CL_s74  (
    .O(\ff_selected_ram[0]_ER_CL_66 ),
    .I0(\ff_selected_ram[0]_ER_CL_61 ),
    .I1(\ff_selected_ram[0]_ER_CL_62 ),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT6 \ff_selected_ram[0]_ER_CL_s64  (
    .O(\ff_selected_ram[0]_ER_init_27 ),
    .I0(\ff_selected_ram[0]_ER_CL_64 ),
    .I1(\ff_selected_ram[0]_ER_CL_66 ),
    .S0(ff_current_plane[2]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_sprite_info_collect */
module vdp_sprite_makeup_pixel (
  clk85m,
  n36_6,
  reg_display_on,
  ff_state_1_7,
  n1751_7,
  reg_sprite_magify,
  n1245_5,
  reg_sprite_16x16,
  ff_active_d1,
  n521_4,
  n959_44,
  n1061_20,
  ff_vram_valid_7,
  reg_color0_opaque,
  n960_38,
  w_pattern_right,
  w_sprite_vram_rdata8,
  w_color_0,
  w_color_1,
  w_color_2,
  w_color_3,
  w_color_7,
  w_plane_x,
  w_selected_count,
  w_screen_pos_x_Z,
  w_pixel_pos_y_Z,
  ff_state,
  ff_status_register_pointer,
  w_makeup_plane,
  w_sprite_display_color_en,
  w_sprite_collision,
  n878_17,
  n878_18,
  n538_6,
  n1177_9,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_sprite_display_color
)
;
input clk85m;
input n36_6;
input reg_display_on;
input ff_state_1_7;
input n1751_7;
input reg_sprite_magify;
input n1245_5;
input reg_sprite_16x16;
input ff_active_d1;
input n521_4;
input n959_44;
input n1061_20;
input ff_vram_valid_7;
input reg_color0_opaque;
input n960_38;
input [7:0] w_pattern_right;
input [7:0] w_sprite_vram_rdata8;
input w_color_0;
input w_color_1;
input w_color_2;
input w_color_3;
input w_color_7;
input [7:0] w_plane_x;
input [3:0] w_selected_count;
input [13:4] w_screen_pos_x_Z;
input [7:0] w_pixel_pos_y_Z;
input [1:0] ff_state;
input [1:0] ff_status_register_pointer;
input [2:0] w_makeup_plane;
output w_sprite_display_color_en;
output w_sprite_collision;
output n878_17;
output n878_18;
output n538_6;
output n1177_9;
output [8:0] w_sprite_collision_x;
output [8:0] w_sprite_collision_y;
output [3:0] w_sprite_display_color;
wire w_color_7_30;
wire w_color_7_31;
wire w_color_7_32;
wire w_color_7_33;
wire w_color_3_30;
wire w_color_3_31;
wire w_color_3_32;
wire w_color_3_33;
wire w_color_2_30;
wire w_color_2_31;
wire w_color_2_32;
wire w_color_2_33;
wire w_color_1_30;
wire w_color_1_31;
wire w_color_1_32;
wire w_color_1_33;
wire w_color_0_30;
wire w_color_0_31;
wire w_color_0_32;
wire w_color_0_33;
wire w_x_7_30;
wire w_x_7_31;
wire w_x_7_32;
wire w_x_7_33;
wire w_x_6_30;
wire w_x_6_31;
wire w_x_6_32;
wire w_x_6_33;
wire w_x_5_30;
wire w_x_5_31;
wire w_x_5_32;
wire w_x_5_33;
wire w_x_4_30;
wire w_x_4_31;
wire w_x_4_32;
wire w_x_4_33;
wire w_x_3_30;
wire w_x_3_31;
wire w_x_3_32;
wire w_x_3_33;
wire w_x_2_30;
wire w_x_2_31;
wire w_x_2_32;
wire w_x_2_33;
wire w_x_1_30;
wire w_x_1_31;
wire w_x_1_32;
wire w_x_1_33;
wire w_x_0_30;
wire w_x_0_31;
wire w_x_0_32;
wire w_x_0_33;
wire w_pattern_0_266;
wire w_pattern_0_267;
wire w_pattern_0_268;
wire w_pattern_0_269;
wire w_pattern_0_270;
wire w_pattern_0_271;
wire w_pattern_0_272;
wire w_pattern_0_273;
wire w_pattern_0_274;
wire w_pattern_0_275;
wire w_pattern_0_276;
wire w_pattern_0_277;
wire w_pattern_0_278;
wire w_pattern_0_279;
wire w_pattern_0_280;
wire w_pattern_0_281;
wire w_pattern_0_282;
wire w_pattern_0_283;
wire w_pattern_0_284;
wire w_pattern_0_285;
wire w_pattern_0_286;
wire w_pattern_0_287;
wire w_pattern_0_288;
wire w_pattern_0_289;
wire w_pattern_0_290;
wire w_pattern_0_291;
wire w_pattern_0_292;
wire w_pattern_0_293;
wire w_pattern_0_294;
wire w_pattern_0_295;
wire w_pattern_0_296;
wire w_pattern_0_297;
wire w_pattern_0_298;
wire w_pattern_0_299;
wire w_pattern_0_300;
wire w_pattern_0_301;
wire w_pattern_0_302;
wire w_pattern_0_303;
wire w_pattern_0_304;
wire w_pattern_0_305;
wire w_pattern_0_306;
wire w_pattern_0_307;
wire w_pattern_0_308;
wire w_pattern_0_309;
wire w_pattern_0_310;
wire w_pattern_0_311;
wire w_pattern_0_312;
wire w_pattern_0_313;
wire w_pattern_0_314;
wire w_pattern_0_315;
wire w_pattern_0_316;
wire w_pattern_0_317;
wire w_pattern_0_318;
wire w_pattern_0_319;
wire w_pattern_0_320;
wire w_pattern_0_321;
wire w_pattern_0_322;
wire w_pattern_0_323;
wire w_pattern_0_324;
wire w_pattern_0_325;
wire w_pattern_0_326;
wire w_pattern_0_327;
wire w_pattern_0_328;
wire w_pattern_0_329;
wire n1009_3;
wire n1151_7;
wire n1142_7;
wire n1140_7;
wire n1045_7;
wire n1044_7;
wire n1043_7;
wire n1042_7;
wire n891_7;
wire n889_7;
wire n1009_4;
wire n1009_5;
wire n1009_6;
wire n223_5;
wire n215_5;
wire n733_5;
wire ff_sprite_collision_7;
wire ff_sprite_collision_8;
wire n1152_8;
wire n1143_8;
wire n890_8;
wire n1009_7;
wire n1009_8;
wire n1009_9;
wire n1009_10;
wire n1009_11;
wire n1009_12;
wire ff_sprite_collision_9;
wire ff_sprite_collision_10;
wire n1009_13;
wire n1009_14;
wire n538_8;
wire n890_10;
wire n1150_10;
wire n1152_10;
wire n1139_9;
wire n1143_10;
wire n733_7;
wire n538_10;
wire n215_7;
wire n223_8;
wire n741_6;
wire n546_6;
wire n231_6;
wire n239_7;
wire n749_6;
wire n554_6;
wire n247_6;
wire n255_7;
wire n757_6;
wire n562_6;
wire n263_6;
wire n271_7;
wire n765_6;
wire n570_6;
wire n279_6;
wire n287_7;
wire n773_6;
wire n578_6;
wire n295_6;
wire n303_7;
wire n781_6;
wire n586_6;
wire n311_6;
wire n319_7;
wire n789_6;
wire n594_6;
wire n327_6;
wire n335_7;
wire n1141_12;
wire n892_10;
wire ff_current_plane_3_10;
wire n1041_10;
wire ff_pre_pixel_color_en_14;
wire n1238_10;
wire n1239_10;
wire n1240_10;
wire n1241_10;
wire n1242_10;
wire n1141_14;
wire n1144_9;
wire n1145_10;
wire n1146_9;
wire n1147_9;
wire n1149_9;
wire n1150_12;
wire n1153_9;
wire n1154_9;
wire n1155_9;
wire n1156_9;
wire n1157_9;
wire ff_sprite_collision_x_8_9;
wire ff_sprite_collision_12;
wire ff_active;
wire ff_color_en;
wire ff_pre_pixel_color_en;
wire ff_pixel_color_en;
wire w_offset_x_0_3;
wire w_offset_x_1_3;
wire w_offset_x_2_3;
wire w_offset_x_3_3;
wire w_offset_x_4_3;
wire w_offset_x_5_3;
wire w_offset_x_6_3;
wire w_offset_x_7_3;
wire n965_9;
wire n919_1_SUM;
wire n919_3;
wire n920_1_SUM;
wire n920_3;
wire n921_1_SUM;
wire n921_3;
wire n922_1_SUM;
wire n923_2;
wire w_color_7_35;
wire w_color_7_37;
wire w_color_3_35;
wire w_color_3_37;
wire w_color_2_35;
wire w_color_2_37;
wire w_color_1_35;
wire w_color_1_37;
wire w_color_0_35;
wire w_color_0_37;
wire w_x_7_35;
wire w_x_7_37;
wire w_x_6_35;
wire w_x_6_37;
wire w_x_5_35;
wire w_x_5_37;
wire w_x_4_35;
wire w_x_4_37;
wire w_x_3_35;
wire w_x_3_37;
wire w_x_2_35;
wire w_x_2_37;
wire w_x_1_35;
wire w_x_1_37;
wire w_x_0_35;
wire w_x_0_37;
wire w_pattern_0_331;
wire w_pattern_0_333;
wire w_pattern_0_335;
wire w_pattern_0_337;
wire w_pattern_0_339;
wire w_pattern_0_341;
wire w_pattern_0_343;
wire w_pattern_0_345;
wire w_pattern_0_347;
wire w_pattern_0_349;
wire w_pattern_0_351;
wire w_pattern_0_353;
wire w_pattern_0_355;
wire w_pattern_0_357;
wire w_pattern_0_359;
wire w_pattern_0_361;
wire w_pattern_0_363;
wire w_pattern_0_365;
wire w_pattern_0_367;
wire w_pattern_0_369;
wire w_pattern_0_371;
wire w_pattern_0_373;
wire w_pattern_0_375;
wire w_pattern_0_377;
wire w_pattern_0_379;
wire w_pattern_0_381;
wire w_pattern_0_383;
wire w_pattern_0_385;
wire w_pattern_0_387;
wire w_pattern_0_389;
wire w_pattern_0_391;
wire w_pattern_0_393;
wire w_pattern_0_395;
wire w_pattern_0_397;
wire w_pattern_0_399;
wire w_pattern_0_401;
wire w_pattern_0_403;
wire w_pattern_0_405;
wire w_pattern_0_407;
wire w_pattern_0_409;
wire w_pattern_0_411;
wire w_pattern_0_413;
wire w_pattern_0_415;
wire w_pattern_0_417;
wire w_pattern_0_419;
wire w_pattern_0_421;
wire w_pattern_0_423;
wire w_pattern_0_425;
wire w_pattern_0_427;
wire w_pattern_0_429;
wire w_pattern_0_431;
wire w_pattern_0_433;
wire w_pattern_0_435;
wire w_pattern_0_437;
wire w_pattern_0_439;
wire w_pattern_0_441;
wire w_pattern_0_443;
wire w_pattern_0_445;
wire w_pattern_0_447;
wire w_pattern_0_449;
wire [1:0] w_bit_sel;
wire [15:0] ff_pattern0;
wire [15:0] ff_pattern1;
wire [15:0] ff_pattern2;
wire [15:0] ff_pattern3;
wire [15:0] ff_pattern4;
wire [15:0] ff_pattern5;
wire [15:0] ff_pattern6;
wire [15:0] ff_pattern7;
wire [7:0] ff_color0;
wire [7:0] ff_color1;
wire [7:0] ff_color2;
wire [7:0] ff_color3;
wire [7:0] ff_color4;
wire [7:0] ff_color5;
wire [7:0] ff_color6;
wire [7:0] ff_color7;
wire [7:0] ff_x0;
wire [7:0] ff_x1;
wire [7:0] ff_x2;
wire [7:0] ff_x3;
wire [7:0] ff_x4;
wire [7:0] ff_x5;
wire [7:0] ff_x6;
wire [7:0] ff_x7;
wire [3:0] ff_planes;
wire [3:0] ff_color;
wire [4:0] ff_pixel_color_d0;
wire [4:0] ff_pixel_color_d1;
wire [4:0] ff_pixel_color_d2;
wire [4:0] ff_pixel_color_d3;
wire [4:0] ff_pixel_color_d4;
wire [4:0] ff_pixel_color_d5;
wire [3:0] ff_current_plane;
wire [3:0] ff_pre_pixel_color;
wire [3:0] ff_pixel_color;
wire [8:0] w_offset_x;
wire [7:0] w_color_4;
wire [7:0] w_x;
wire VCC;
wire GND;
  LUT3 w_color_7_s32 (
    .F(w_color_7_30),
    .I0(ff_color0[7]),
    .I1(ff_color1[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s32.INIT=8'hCA;
  LUT3 w_color_7_s33 (
    .F(w_color_7_31),
    .I0(ff_color2[7]),
    .I1(ff_color3[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s33.INIT=8'hCA;
  LUT3 w_color_7_s34 (
    .F(w_color_7_32),
    .I0(ff_color4[7]),
    .I1(ff_color5[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s34.INIT=8'hCA;
  LUT3 w_color_7_s35 (
    .F(w_color_7_33),
    .I0(ff_color6[7]),
    .I1(ff_color7[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s35.INIT=8'hCA;
  LUT3 w_color_3_s32 (
    .F(w_color_3_30),
    .I0(ff_color0[3]),
    .I1(ff_color1[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s32.INIT=8'hCA;
  LUT3 w_color_3_s33 (
    .F(w_color_3_31),
    .I0(ff_color2[3]),
    .I1(ff_color3[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s33.INIT=8'hCA;
  LUT3 w_color_3_s34 (
    .F(w_color_3_32),
    .I0(ff_color4[3]),
    .I1(ff_color5[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s34.INIT=8'hCA;
  LUT3 w_color_3_s35 (
    .F(w_color_3_33),
    .I0(ff_color6[3]),
    .I1(ff_color7[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s35.INIT=8'hCA;
  LUT3 w_color_2_s32 (
    .F(w_color_2_30),
    .I0(ff_color0[2]),
    .I1(ff_color1[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s32.INIT=8'hCA;
  LUT3 w_color_2_s33 (
    .F(w_color_2_31),
    .I0(ff_color2[2]),
    .I1(ff_color3[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s33.INIT=8'hCA;
  LUT3 w_color_2_s34 (
    .F(w_color_2_32),
    .I0(ff_color4[2]),
    .I1(ff_color5[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s34.INIT=8'hCA;
  LUT3 w_color_2_s35 (
    .F(w_color_2_33),
    .I0(ff_color6[2]),
    .I1(ff_color7[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s35.INIT=8'hCA;
  LUT3 w_color_1_s32 (
    .F(w_color_1_30),
    .I0(ff_color0[1]),
    .I1(ff_color1[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s32.INIT=8'hCA;
  LUT3 w_color_1_s33 (
    .F(w_color_1_31),
    .I0(ff_color2[1]),
    .I1(ff_color3[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s33.INIT=8'hCA;
  LUT3 w_color_1_s34 (
    .F(w_color_1_32),
    .I0(ff_color4[1]),
    .I1(ff_color5[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s34.INIT=8'hCA;
  LUT3 w_color_1_s35 (
    .F(w_color_1_33),
    .I0(ff_color6[1]),
    .I1(ff_color7[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s35.INIT=8'hCA;
  LUT3 w_color_0_s32 (
    .F(w_color_0_30),
    .I0(ff_color0[0]),
    .I1(ff_color1[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s32.INIT=8'hCA;
  LUT3 w_color_0_s33 (
    .F(w_color_0_31),
    .I0(ff_color2[0]),
    .I1(ff_color3[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s33.INIT=8'hCA;
  LUT3 w_color_0_s34 (
    .F(w_color_0_32),
    .I0(ff_color4[0]),
    .I1(ff_color5[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s34.INIT=8'hCA;
  LUT3 w_color_0_s35 (
    .F(w_color_0_33),
    .I0(ff_color6[0]),
    .I1(ff_color7[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s35.INIT=8'hCA;
  LUT3 w_x_7_s32 (
    .F(w_x_7_30),
    .I0(ff_x0[7]),
    .I1(ff_x1[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s32.INIT=8'hCA;
  LUT3 w_x_7_s33 (
    .F(w_x_7_31),
    .I0(ff_x2[7]),
    .I1(ff_x3[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s33.INIT=8'hCA;
  LUT3 w_x_7_s34 (
    .F(w_x_7_32),
    .I0(ff_x4[7]),
    .I1(ff_x5[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s34.INIT=8'hCA;
  LUT3 w_x_7_s35 (
    .F(w_x_7_33),
    .I0(ff_x6[7]),
    .I1(ff_x7[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s35.INIT=8'hCA;
  LUT3 w_x_6_s32 (
    .F(w_x_6_30),
    .I0(ff_x0[6]),
    .I1(ff_x1[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s32.INIT=8'hCA;
  LUT3 w_x_6_s33 (
    .F(w_x_6_31),
    .I0(ff_x2[6]),
    .I1(ff_x3[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s33.INIT=8'hCA;
  LUT3 w_x_6_s34 (
    .F(w_x_6_32),
    .I0(ff_x4[6]),
    .I1(ff_x5[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s34.INIT=8'hCA;
  LUT3 w_x_6_s35 (
    .F(w_x_6_33),
    .I0(ff_x6[6]),
    .I1(ff_x7[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s35.INIT=8'hCA;
  LUT3 w_x_5_s32 (
    .F(w_x_5_30),
    .I0(ff_x0[5]),
    .I1(ff_x1[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s32.INIT=8'hCA;
  LUT3 w_x_5_s33 (
    .F(w_x_5_31),
    .I0(ff_x2[5]),
    .I1(ff_x3[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s33.INIT=8'hCA;
  LUT3 w_x_5_s34 (
    .F(w_x_5_32),
    .I0(ff_x4[5]),
    .I1(ff_x5[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s34.INIT=8'hCA;
  LUT3 w_x_5_s35 (
    .F(w_x_5_33),
    .I0(ff_x6[5]),
    .I1(ff_x7[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s35.INIT=8'hCA;
  LUT3 w_x_4_s32 (
    .F(w_x_4_30),
    .I0(ff_x0[4]),
    .I1(ff_x1[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s32.INIT=8'hCA;
  LUT3 w_x_4_s33 (
    .F(w_x_4_31),
    .I0(ff_x2[4]),
    .I1(ff_x3[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s33.INIT=8'hCA;
  LUT3 w_x_4_s34 (
    .F(w_x_4_32),
    .I0(ff_x4[4]),
    .I1(ff_x5[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s34.INIT=8'hCA;
  LUT3 w_x_4_s35 (
    .F(w_x_4_33),
    .I0(ff_x6[4]),
    .I1(ff_x7[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s35.INIT=8'hCA;
  LUT3 w_x_3_s32 (
    .F(w_x_3_30),
    .I0(ff_x0[3]),
    .I1(ff_x1[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s32.INIT=8'hCA;
  LUT3 w_x_3_s33 (
    .F(w_x_3_31),
    .I0(ff_x2[3]),
    .I1(ff_x3[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s33.INIT=8'hCA;
  LUT3 w_x_3_s34 (
    .F(w_x_3_32),
    .I0(ff_x4[3]),
    .I1(ff_x5[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s34.INIT=8'hCA;
  LUT3 w_x_3_s35 (
    .F(w_x_3_33),
    .I0(ff_x6[3]),
    .I1(ff_x7[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s35.INIT=8'hCA;
  LUT3 w_x_2_s32 (
    .F(w_x_2_30),
    .I0(ff_x0[2]),
    .I1(ff_x1[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s32.INIT=8'hCA;
  LUT3 w_x_2_s33 (
    .F(w_x_2_31),
    .I0(ff_x2[2]),
    .I1(ff_x3[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s33.INIT=8'hCA;
  LUT3 w_x_2_s34 (
    .F(w_x_2_32),
    .I0(ff_x4[2]),
    .I1(ff_x5[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s34.INIT=8'hCA;
  LUT3 w_x_2_s35 (
    .F(w_x_2_33),
    .I0(ff_x6[2]),
    .I1(ff_x7[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s35.INIT=8'hCA;
  LUT3 w_x_1_s32 (
    .F(w_x_1_30),
    .I0(ff_x0[1]),
    .I1(ff_x1[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s32.INIT=8'hCA;
  LUT3 w_x_1_s33 (
    .F(w_x_1_31),
    .I0(ff_x2[1]),
    .I1(ff_x3[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s33.INIT=8'hCA;
  LUT3 w_x_1_s34 (
    .F(w_x_1_32),
    .I0(ff_x4[1]),
    .I1(ff_x5[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s34.INIT=8'hCA;
  LUT3 w_x_1_s35 (
    .F(w_x_1_33),
    .I0(ff_x6[1]),
    .I1(ff_x7[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s35.INIT=8'hCA;
  LUT3 w_x_0_s32 (
    .F(w_x_0_30),
    .I0(ff_x0[0]),
    .I1(ff_x1[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s32.INIT=8'hCA;
  LUT3 w_x_0_s33 (
    .F(w_x_0_31),
    .I0(ff_x2[0]),
    .I1(ff_x3[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s33.INIT=8'hCA;
  LUT3 w_x_0_s34 (
    .F(w_x_0_32),
    .I0(ff_x4[0]),
    .I1(ff_x5[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s34.INIT=8'hCA;
  LUT3 w_x_0_s35 (
    .F(w_x_0_33),
    .I0(ff_x6[0]),
    .I1(ff_x7[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s35.INIT=8'hCA;
  LUT3 w_pattern_0_s443 (
    .F(w_pattern_0_266),
    .I0(ff_pattern0[0]),
    .I1(ff_pattern1[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s443.INIT=8'hCA;
  LUT3 w_pattern_0_s444 (
    .F(w_pattern_0_267),
    .I0(ff_pattern2[0]),
    .I1(ff_pattern3[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s444.INIT=8'hCA;
  LUT3 w_pattern_0_s445 (
    .F(w_pattern_0_268),
    .I0(ff_pattern4[0]),
    .I1(ff_pattern5[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s445.INIT=8'hCA;
  LUT3 w_pattern_0_s446 (
    .F(w_pattern_0_269),
    .I0(ff_pattern6[0]),
    .I1(ff_pattern7[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s446.INIT=8'hCA;
  LUT3 w_pattern_0_s447 (
    .F(w_pattern_0_270),
    .I0(ff_pattern0[1]),
    .I1(ff_pattern1[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s447.INIT=8'hCA;
  LUT3 w_pattern_0_s448 (
    .F(w_pattern_0_271),
    .I0(ff_pattern2[1]),
    .I1(ff_pattern3[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s448.INIT=8'hCA;
  LUT3 w_pattern_0_s449 (
    .F(w_pattern_0_272),
    .I0(ff_pattern4[1]),
    .I1(ff_pattern5[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s449.INIT=8'hCA;
  LUT3 w_pattern_0_s450 (
    .F(w_pattern_0_273),
    .I0(ff_pattern6[1]),
    .I1(ff_pattern7[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s450.INIT=8'hCA;
  LUT3 w_pattern_0_s451 (
    .F(w_pattern_0_274),
    .I0(ff_pattern0[2]),
    .I1(ff_pattern1[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s451.INIT=8'hCA;
  LUT3 w_pattern_0_s452 (
    .F(w_pattern_0_275),
    .I0(ff_pattern2[2]),
    .I1(ff_pattern3[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s452.INIT=8'hCA;
  LUT3 w_pattern_0_s453 (
    .F(w_pattern_0_276),
    .I0(ff_pattern4[2]),
    .I1(ff_pattern5[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s453.INIT=8'hCA;
  LUT3 w_pattern_0_s454 (
    .F(w_pattern_0_277),
    .I0(ff_pattern6[2]),
    .I1(ff_pattern7[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s454.INIT=8'hCA;
  LUT3 w_pattern_0_s455 (
    .F(w_pattern_0_278),
    .I0(ff_pattern0[3]),
    .I1(ff_pattern1[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s455.INIT=8'hCA;
  LUT3 w_pattern_0_s456 (
    .F(w_pattern_0_279),
    .I0(ff_pattern2[3]),
    .I1(ff_pattern3[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s456.INIT=8'hCA;
  LUT3 w_pattern_0_s457 (
    .F(w_pattern_0_280),
    .I0(ff_pattern4[3]),
    .I1(ff_pattern5[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s457.INIT=8'hCA;
  LUT3 w_pattern_0_s458 (
    .F(w_pattern_0_281),
    .I0(ff_pattern6[3]),
    .I1(ff_pattern7[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s458.INIT=8'hCA;
  LUT3 w_pattern_0_s459 (
    .F(w_pattern_0_282),
    .I0(ff_pattern0[4]),
    .I1(ff_pattern1[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s459.INIT=8'hCA;
  LUT3 w_pattern_0_s460 (
    .F(w_pattern_0_283),
    .I0(ff_pattern2[4]),
    .I1(ff_pattern3[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s460.INIT=8'hCA;
  LUT3 w_pattern_0_s461 (
    .F(w_pattern_0_284),
    .I0(ff_pattern4[4]),
    .I1(ff_pattern5[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s461.INIT=8'hCA;
  LUT3 w_pattern_0_s462 (
    .F(w_pattern_0_285),
    .I0(ff_pattern6[4]),
    .I1(ff_pattern7[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s462.INIT=8'hCA;
  LUT3 w_pattern_0_s463 (
    .F(w_pattern_0_286),
    .I0(ff_pattern0[5]),
    .I1(ff_pattern1[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s463.INIT=8'hCA;
  LUT3 w_pattern_0_s464 (
    .F(w_pattern_0_287),
    .I0(ff_pattern2[5]),
    .I1(ff_pattern3[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s464.INIT=8'hCA;
  LUT3 w_pattern_0_s465 (
    .F(w_pattern_0_288),
    .I0(ff_pattern4[5]),
    .I1(ff_pattern5[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s465.INIT=8'hCA;
  LUT3 w_pattern_0_s466 (
    .F(w_pattern_0_289),
    .I0(ff_pattern6[5]),
    .I1(ff_pattern7[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s466.INIT=8'hCA;
  LUT3 w_pattern_0_s467 (
    .F(w_pattern_0_290),
    .I0(ff_pattern0[6]),
    .I1(ff_pattern1[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s467.INIT=8'hCA;
  LUT3 w_pattern_0_s468 (
    .F(w_pattern_0_291),
    .I0(ff_pattern2[6]),
    .I1(ff_pattern3[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s468.INIT=8'hCA;
  LUT3 w_pattern_0_s469 (
    .F(w_pattern_0_292),
    .I0(ff_pattern4[6]),
    .I1(ff_pattern5[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s469.INIT=8'hCA;
  LUT3 w_pattern_0_s470 (
    .F(w_pattern_0_293),
    .I0(ff_pattern6[6]),
    .I1(ff_pattern7[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s470.INIT=8'hCA;
  LUT3 w_pattern_0_s471 (
    .F(w_pattern_0_294),
    .I0(ff_pattern0[7]),
    .I1(ff_pattern1[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s471.INIT=8'hCA;
  LUT3 w_pattern_0_s472 (
    .F(w_pattern_0_295),
    .I0(ff_pattern2[7]),
    .I1(ff_pattern3[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s472.INIT=8'hCA;
  LUT3 w_pattern_0_s473 (
    .F(w_pattern_0_296),
    .I0(ff_pattern4[7]),
    .I1(ff_pattern5[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s473.INIT=8'hCA;
  LUT3 w_pattern_0_s474 (
    .F(w_pattern_0_297),
    .I0(ff_pattern6[7]),
    .I1(ff_pattern7[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s474.INIT=8'hCA;
  LUT3 w_pattern_0_s475 (
    .F(w_pattern_0_298),
    .I0(ff_pattern0[8]),
    .I1(ff_pattern1[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s475.INIT=8'hCA;
  LUT3 w_pattern_0_s476 (
    .F(w_pattern_0_299),
    .I0(ff_pattern2[8]),
    .I1(ff_pattern3[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s476.INIT=8'hCA;
  LUT3 w_pattern_0_s477 (
    .F(w_pattern_0_300),
    .I0(ff_pattern4[8]),
    .I1(ff_pattern5[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s477.INIT=8'hCA;
  LUT3 w_pattern_0_s478 (
    .F(w_pattern_0_301),
    .I0(ff_pattern6[8]),
    .I1(ff_pattern7[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s478.INIT=8'hCA;
  LUT3 w_pattern_0_s479 (
    .F(w_pattern_0_302),
    .I0(ff_pattern0[9]),
    .I1(ff_pattern1[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s479.INIT=8'hCA;
  LUT3 w_pattern_0_s480 (
    .F(w_pattern_0_303),
    .I0(ff_pattern2[9]),
    .I1(ff_pattern3[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s480.INIT=8'hCA;
  LUT3 w_pattern_0_s481 (
    .F(w_pattern_0_304),
    .I0(ff_pattern4[9]),
    .I1(ff_pattern5[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s481.INIT=8'hCA;
  LUT3 w_pattern_0_s482 (
    .F(w_pattern_0_305),
    .I0(ff_pattern6[9]),
    .I1(ff_pattern7[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s482.INIT=8'hCA;
  LUT3 w_pattern_0_s483 (
    .F(w_pattern_0_306),
    .I0(ff_pattern0[10]),
    .I1(ff_pattern1[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s483.INIT=8'hCA;
  LUT3 w_pattern_0_s484 (
    .F(w_pattern_0_307),
    .I0(ff_pattern2[10]),
    .I1(ff_pattern3[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s484.INIT=8'hCA;
  LUT3 w_pattern_0_s485 (
    .F(w_pattern_0_308),
    .I0(ff_pattern4[10]),
    .I1(ff_pattern5[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s485.INIT=8'hCA;
  LUT3 w_pattern_0_s486 (
    .F(w_pattern_0_309),
    .I0(ff_pattern6[10]),
    .I1(ff_pattern7[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s486.INIT=8'hCA;
  LUT3 w_pattern_0_s487 (
    .F(w_pattern_0_310),
    .I0(ff_pattern0[11]),
    .I1(ff_pattern1[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s487.INIT=8'hCA;
  LUT3 w_pattern_0_s488 (
    .F(w_pattern_0_311),
    .I0(ff_pattern2[11]),
    .I1(ff_pattern3[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s488.INIT=8'hCA;
  LUT3 w_pattern_0_s489 (
    .F(w_pattern_0_312),
    .I0(ff_pattern4[11]),
    .I1(ff_pattern5[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s489.INIT=8'hCA;
  LUT3 w_pattern_0_s490 (
    .F(w_pattern_0_313),
    .I0(ff_pattern6[11]),
    .I1(ff_pattern7[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s490.INIT=8'hCA;
  LUT3 w_pattern_0_s491 (
    .F(w_pattern_0_314),
    .I0(ff_pattern0[12]),
    .I1(ff_pattern1[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s491.INIT=8'hCA;
  LUT3 w_pattern_0_s492 (
    .F(w_pattern_0_315),
    .I0(ff_pattern2[12]),
    .I1(ff_pattern3[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s492.INIT=8'hCA;
  LUT3 w_pattern_0_s493 (
    .F(w_pattern_0_316),
    .I0(ff_pattern4[12]),
    .I1(ff_pattern5[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s493.INIT=8'hCA;
  LUT3 w_pattern_0_s494 (
    .F(w_pattern_0_317),
    .I0(ff_pattern6[12]),
    .I1(ff_pattern7[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s494.INIT=8'hCA;
  LUT3 w_pattern_0_s495 (
    .F(w_pattern_0_318),
    .I0(ff_pattern0[13]),
    .I1(ff_pattern1[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s495.INIT=8'hCA;
  LUT3 w_pattern_0_s496 (
    .F(w_pattern_0_319),
    .I0(ff_pattern2[13]),
    .I1(ff_pattern3[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s496.INIT=8'hCA;
  LUT3 w_pattern_0_s497 (
    .F(w_pattern_0_320),
    .I0(ff_pattern4[13]),
    .I1(ff_pattern5[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s497.INIT=8'hCA;
  LUT3 w_pattern_0_s498 (
    .F(w_pattern_0_321),
    .I0(ff_pattern6[13]),
    .I1(ff_pattern7[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s498.INIT=8'hCA;
  LUT3 w_pattern_0_s499 (
    .F(w_pattern_0_322),
    .I0(ff_pattern0[14]),
    .I1(ff_pattern1[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s499.INIT=8'hCA;
  LUT3 w_pattern_0_s500 (
    .F(w_pattern_0_323),
    .I0(ff_pattern2[14]),
    .I1(ff_pattern3[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s500.INIT=8'hCA;
  LUT3 w_pattern_0_s501 (
    .F(w_pattern_0_324),
    .I0(ff_pattern4[14]),
    .I1(ff_pattern5[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s501.INIT=8'hCA;
  LUT3 w_pattern_0_s502 (
    .F(w_pattern_0_325),
    .I0(ff_pattern6[14]),
    .I1(ff_pattern7[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s502.INIT=8'hCA;
  LUT3 w_pattern_0_s503 (
    .F(w_pattern_0_326),
    .I0(ff_pattern0[15]),
    .I1(ff_pattern1[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s503.INIT=8'hCA;
  LUT3 w_pattern_0_s504 (
    .F(w_pattern_0_327),
    .I0(ff_pattern2[15]),
    .I1(ff_pattern3[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s504.INIT=8'hCA;
  LUT3 w_pattern_0_s505 (
    .F(w_pattern_0_328),
    .I0(ff_pattern4[15]),
    .I1(ff_pattern5[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s505.INIT=8'hCA;
  LUT3 w_pattern_0_s506 (
    .F(w_pattern_0_329),
    .I0(ff_pattern6[15]),
    .I1(ff_pattern7[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s506.INIT=8'hCA;
  LUT4 n878_s14 (
    .F(n878_17),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n1751_7),
    .I3(n878_18) 
);
defparam n878_s14.INIT=16'h8000;
  LUT3 w_bit_sel_1_s0 (
    .F(w_bit_sel[1]),
    .I0(w_offset_x[1]),
    .I1(w_offset_x[2]),
    .I2(reg_sprite_magify) 
);
defparam w_bit_sel_1_s0.INIT=8'hCA;
  LUT3 w_bit_sel_0_s0 (
    .F(w_bit_sel[0]),
    .I0(w_offset_x[0]),
    .I1(w_offset_x[1]),
    .I2(reg_sprite_magify) 
);
defparam w_bit_sel_0_s0.INIT=8'hCA;
  LUT3 n1009_s0 (
    .F(n1009_3),
    .I0(n1009_4),
    .I1(n1009_5),
    .I2(n1009_6) 
);
defparam n1009_s0.INIT=8'h40;
  LUT4 n1151_s2 (
    .F(n1151_7),
    .I0(w_pixel_pos_y_Z[5]),
    .I1(n1152_8),
    .I2(ff_sprite_collision_7),
    .I3(w_pixel_pos_y_Z[6]) 
);
defparam n1151_s2.INIT=16'h0708;
  LUT4 n1142_s2 (
    .F(n1142_7),
    .I0(n1143_8),
    .I1(w_screen_pos_x_Z[8]),
    .I2(ff_sprite_collision_7),
    .I3(w_screen_pos_x_Z[9]) 
);
defparam n1142_s2.INIT=16'h0B04;
  LUT4 n1140_s2 (
    .F(n1140_7),
    .I0(w_screen_pos_x_Z[10]),
    .I1(n1141_12),
    .I2(ff_sprite_collision_7),
    .I3(w_screen_pos_x_Z[11]) 
);
defparam n1140_s2.INIT=16'h0708;
  LUT2 n1045_s2 (
    .F(n1045_7),
    .I0(n878_17),
    .I1(ff_color[0]) 
);
defparam n1045_s2.INIT=4'h4;
  LUT2 n1044_s2 (
    .F(n1044_7),
    .I0(n878_17),
    .I1(ff_color[1]) 
);
defparam n1044_s2.INIT=4'h4;
  LUT2 n1043_s2 (
    .F(n1043_7),
    .I0(n878_17),
    .I1(ff_color[2]) 
);
defparam n1043_s2.INIT=4'h4;
  LUT2 n1042_s2 (
    .F(n1042_7),
    .I0(n878_17),
    .I1(ff_color[3]) 
);
defparam n1042_s2.INIT=4'h4;
  LUT3 n891_s2 (
    .F(n891_7),
    .I0(ff_state_1_7),
    .I1(ff_current_plane[1]),
    .I2(ff_current_plane[0]) 
);
defparam n891_s2.INIT=8'h14;
  LUT4 n889_s2 (
    .F(n889_7),
    .I0(ff_current_plane[2]),
    .I1(n890_8),
    .I2(ff_state_1_7),
    .I3(ff_current_plane[3]) 
);
defparam n889_s2.INIT=16'h0708;
  LUT3 n878_s15 (
    .F(n878_18),
    .I0(w_screen_pos_x_Z[7]),
    .I1(ff_state_1_7),
    .I2(n1245_5) 
);
defparam n878_s15.INIT=8'h80;
  LUT4 n1009_s1 (
    .F(n1009_4),
    .I0(n1009_7),
    .I1(n1009_8),
    .I2(w_offset_x[8]),
    .I3(n965_9) 
);
defparam n1009_s1.INIT=16'hF53F;
  LUT3 n1009_s2 (
    .F(n1009_5),
    .I0(n1009_9),
    .I1(n1009_10),
    .I2(n1009_11) 
);
defparam n1009_s2.INIT=8'hAC;
  LUT4 n1009_s3 (
    .F(n1009_6),
    .I0(reg_sprite_magify),
    .I1(reg_sprite_16x16),
    .I2(w_offset_x[4]),
    .I3(n1009_12) 
);
defparam n1009_s3.INIT=16'h8F00;
  LUT4 n223_s2 (
    .F(n223_5),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_active_d1),
    .I3(n521_4) 
);
defparam n223_s2.INIT=16'h4000;
  LUT4 n215_s2 (
    .F(n215_5),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_active_d1),
    .I3(n521_4) 
);
defparam n215_s2.INIT=16'h4000;
  LUT4 n733_s2 (
    .F(n733_5),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_active_d1),
    .I3(n521_4) 
);
defparam n733_s2.INIT=16'h1000;
  LUT2 ff_sprite_collision_s4 (
    .F(ff_sprite_collision_7),
    .I0(n959_44),
    .I1(n1061_20) 
);
defparam ff_sprite_collision_s4.INIT=4'h8;
  LUT4 ff_sprite_collision_s5 (
    .F(ff_sprite_collision_8),
    .I0(ff_sprite_collision_9),
    .I1(ff_pre_pixel_color[0]),
    .I2(n521_4),
    .I3(ff_sprite_collision_10) 
);
defparam ff_sprite_collision_s5.INIT=16'h0D00;
  LUT2 n1152_s3 (
    .F(n1152_8),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(w_pixel_pos_y_Z[4]) 
);
defparam n1152_s3.INIT=4'h8;
  LUT2 n1143_s3 (
    .F(n1143_8),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_screen_pos_x_Z[7]) 
);
defparam n1143_s3.INIT=4'h1;
  LUT2 n890_s3 (
    .F(n890_8),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]) 
);
defparam n890_s3.INIT=4'h8;
  LUT4 n1009_s4 (
    .F(n1009_7),
    .I0(w_offset_x[5]),
    .I1(w_color_4[7]),
    .I2(w_offset_x[6]),
    .I3(w_offset_x[7]) 
);
defparam n1009_s4.INIT=16'h0001;
  LUT4 n1009_s5 (
    .F(n1009_8),
    .I0(w_offset_x[5]),
    .I1(w_color_4[7]),
    .I2(w_offset_x[6]),
    .I3(w_offset_x[7]) 
);
defparam n1009_s5.INIT=16'h8000;
  LUT3 n1009_s6 (
    .F(n1009_9),
    .I0(w_pattern_0_449),
    .I1(w_pattern_0_447),
    .I2(n1009_13) 
);
defparam n1009_s6.INIT=8'hAC;
  LUT3 n1009_s7 (
    .F(n1009_10),
    .I0(w_pattern_0_445),
    .I1(w_pattern_0_443),
    .I2(n1009_13) 
);
defparam n1009_s7.INIT=8'hAC;
  LUT3 n1009_s8 (
    .F(n1009_11),
    .I0(w_offset_x[3]),
    .I1(w_offset_x[4]),
    .I2(reg_sprite_magify) 
);
defparam n1009_s8.INIT=8'hCA;
  LUT4 n1009_s9 (
    .F(n1009_12),
    .I0(n1009_14),
    .I1(ff_active),
    .I2(ff_vram_valid_7),
    .I3(n923_2) 
);
defparam n1009_s9.INIT=16'h4000;
  LUT2 n538_s3 (
    .F(n538_6),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam n538_s3.INIT=4'h8;
  LUT4 ff_sprite_collision_s6 (
    .F(ff_sprite_collision_9),
    .I0(ff_pre_pixel_color[1]),
    .I1(ff_pre_pixel_color[2]),
    .I2(ff_pre_pixel_color[3]),
    .I3(reg_color0_opaque) 
);
defparam ff_sprite_collision_s6.INIT=16'h0001;
  LUT2 ff_sprite_collision_s7 (
    .F(ff_sprite_collision_10),
    .I0(w_sprite_collision),
    .I1(ff_pre_pixel_color_en) 
);
defparam ff_sprite_collision_s7.INIT=4'h4;
  LUT3 n1009_s10 (
    .F(n1009_13),
    .I0(w_offset_x[2]),
    .I1(w_offset_x[3]),
    .I2(reg_sprite_magify) 
);
defparam n1009_s10.INIT=8'hCA;
  LUT3 n1009_s11 (
    .F(n1009_14),
    .I0(reg_sprite_16x16),
    .I1(reg_sprite_magify),
    .I2(w_offset_x[3]) 
);
defparam n1009_s11.INIT=8'h10;
  LUT4 n538_s4 (
    .F(n538_8),
    .I0(ff_active_d1),
    .I1(n521_4),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n538_s4.INIT=16'h8000;
  LUT4 n890_s4 (
    .F(n890_10),
    .I0(ff_state_1_7),
    .I1(ff_current_plane[2]),
    .I2(ff_current_plane[1]),
    .I3(ff_current_plane[0]) 
);
defparam n890_s4.INIT=16'h1444;
  LUT4 n1150_s4 (
    .F(n1150_10),
    .I0(w_pixel_pos_y_Z[5]),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(w_pixel_pos_y_Z[3]),
    .I3(w_pixel_pos_y_Z[4]) 
);
defparam n1150_s4.INIT=16'h8000;
  LUT4 n1152_s4 (
    .F(n1152_10),
    .I0(ff_sprite_collision_7),
    .I1(w_pixel_pos_y_Z[5]),
    .I2(w_pixel_pos_y_Z[3]),
    .I3(w_pixel_pos_y_Z[4]) 
);
defparam n1152_s4.INIT=16'h1444;
  LUT4 n1177_s3 (
    .F(n1177_9),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_status_register_pointer[1]),
    .I2(n960_38),
    .I3(n1061_20) 
);
defparam n1177_s3.INIT=16'hEFFF;
  LUT4 n1139_s3 (
    .F(n1139_9),
    .I0(ff_sprite_collision_7),
    .I1(w_screen_pos_x_Z[6]),
    .I2(w_screen_pos_x_Z[7]),
    .I3(n1751_7) 
);
defparam n1139_s3.INIT=16'h5400;
  LUT4 n1143_s4 (
    .F(n1143_10),
    .I0(ff_sprite_collision_7),
    .I1(w_screen_pos_x_Z[8]),
    .I2(w_screen_pos_x_Z[6]),
    .I3(w_screen_pos_x_Z[7]) 
);
defparam n1143_s4.INIT=16'h1114;
  LUT4 n733_s3 (
    .F(n733_7),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n733_s3.INIT=16'h8000;
  LUT4 n538_s5 (
    .F(n538_10),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n538_8) 
);
defparam n538_s5.INIT=16'h8000;
  LUT4 n215_s3 (
    .F(n215_7),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n215_s3.INIT=16'h8000;
  LUT4 n223_s4 (
    .F(n223_8),
    .I0(n223_5),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(w_makeup_plane[2]) 
);
defparam n223_s4.INIT=16'h8000;
  LUT4 n741_s2 (
    .F(n741_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n741_s2.INIT=16'h4000;
  LUT4 n546_s2 (
    .F(n546_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n538_8) 
);
defparam n546_s2.INIT=16'h4000;
  LUT4 n231_s2 (
    .F(n231_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n231_s2.INIT=16'h4000;
  LUT4 n239_s3 (
    .F(n239_7),
    .I0(n223_5),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(w_makeup_plane[2]) 
);
defparam n239_s3.INIT=16'h2000;
  LUT4 n749_s2 (
    .F(n749_6),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n749_s2.INIT=16'h4000;
  LUT4 n554_s2 (
    .F(n554_6),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(n538_8) 
);
defparam n554_s2.INIT=16'h4000;
  LUT4 n247_s2 (
    .F(n247_6),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n247_s2.INIT=16'h4000;
  LUT4 n255_s3 (
    .F(n255_7),
    .I0(n223_5),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[0]),
    .I3(w_makeup_plane[2]) 
);
defparam n255_s3.INIT=16'h2000;
  LUT4 n757_s2 (
    .F(n757_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n757_s2.INIT=16'h1000;
  LUT4 n562_s2 (
    .F(n562_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n538_8) 
);
defparam n562_s2.INIT=16'h1000;
  LUT4 n263_s2 (
    .F(n263_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n263_s2.INIT=16'h1000;
  LUT4 n271_s3 (
    .F(n271_7),
    .I0(n223_5),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(w_makeup_plane[2]) 
);
defparam n271_s3.INIT=16'h0200;
  LUT4 n765_s2 (
    .F(n765_6),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[0]),
    .I3(n733_5) 
);
defparam n765_s2.INIT=16'h4000;
  LUT4 n570_s2 (
    .F(n570_6),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[0]),
    .I3(n538_8) 
);
defparam n570_s2.INIT=16'h4000;
  LUT4 n279_s2 (
    .F(n279_6),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[0]),
    .I3(n215_5) 
);
defparam n279_s2.INIT=16'h4000;
  LUT4 n287_s3 (
    .F(n287_7),
    .I0(n223_5),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(w_makeup_plane[0]) 
);
defparam n287_s3.INIT=16'h2000;
  LUT4 n773_s2 (
    .F(n773_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(n733_5) 
);
defparam n773_s2.INIT=16'h1000;
  LUT4 n578_s2 (
    .F(n578_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(n538_8) 
);
defparam n578_s2.INIT=16'h1000;
  LUT4 n295_s2 (
    .F(n295_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(n215_5) 
);
defparam n295_s2.INIT=16'h1000;
  LUT4 n303_s3 (
    .F(n303_7),
    .I0(n223_5),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(w_makeup_plane[1]) 
);
defparam n303_s3.INIT=16'h0200;
  LUT4 n781_s2 (
    .F(n781_6),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(n733_5) 
);
defparam n781_s2.INIT=16'h1000;
  LUT4 n586_s2 (
    .F(n586_6),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(n538_8) 
);
defparam n586_s2.INIT=16'h1000;
  LUT4 n311_s2 (
    .F(n311_6),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(n215_5) 
);
defparam n311_s2.INIT=16'h1000;
  LUT4 n319_s3 (
    .F(n319_7),
    .I0(n223_5),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(w_makeup_plane[0]) 
);
defparam n319_s3.INIT=16'h0200;
  LUT4 n789_s2 (
    .F(n789_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n789_s2.INIT=16'h0100;
  LUT4 n594_s2 (
    .F(n594_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n538_8) 
);
defparam n594_s2.INIT=16'h0100;
  LUT4 n327_s2 (
    .F(n327_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n327_s2.INIT=16'h0100;
  LUT4 n335_s3 (
    .F(n335_7),
    .I0(n223_5),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(w_makeup_plane[2]) 
);
defparam n335_s3.INIT=16'h0002;
  LUT4 n1141_s5 (
    .F(n1141_12),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_screen_pos_x_Z[7]),
    .I2(w_screen_pos_x_Z[8]),
    .I3(w_screen_pos_x_Z[9]) 
);
defparam n1141_s5.INIT=16'hE000;
  LUT4 n892_s4 (
    .F(n892_10),
    .I0(ff_active),
    .I1(n923_2),
    .I2(ff_state_1_7),
    .I3(ff_current_plane[0]) 
);
defparam n892_s4.INIT=16'h0708;
  LUT3 ff_current_plane_3_s4 (
    .F(ff_current_plane_3_10),
    .I0(ff_active),
    .I1(n923_2),
    .I2(ff_state_1_7) 
);
defparam ff_current_plane_3_s4.INIT=8'hF8;
  LUT4 n1041_s4 (
    .F(n1041_10),
    .I0(n521_4),
    .I1(ff_pre_pixel_color_en),
    .I2(ff_color_en),
    .I3(n878_17) 
);
defparam n1041_s4.INIT=16'h00F4;
  LUT3 ff_pre_pixel_color_en_s6 (
    .F(ff_pre_pixel_color_en_14),
    .I0(n878_17),
    .I1(n521_4),
    .I2(ff_pre_pixel_color_en) 
);
defparam ff_pre_pixel_color_en_s6.INIT=8'hEF;
  LUT4 n1238_s4 (
    .F(n1238_10),
    .I0(ff_pixel_color_en),
    .I1(ff_pre_pixel_color_en),
    .I2(n878_17),
    .I3(n521_4) 
);
defparam n1238_s4.INIT=16'h0C0A;
  LUT4 n1239_s4 (
    .F(n1239_10),
    .I0(ff_pixel_color[3]),
    .I1(ff_pre_pixel_color[3]),
    .I2(n878_17),
    .I3(n521_4) 
);
defparam n1239_s4.INIT=16'h0C0A;
  LUT4 n1240_s4 (
    .F(n1240_10),
    .I0(ff_pixel_color[2]),
    .I1(ff_pre_pixel_color[2]),
    .I2(n878_17),
    .I3(n521_4) 
);
defparam n1240_s4.INIT=16'h0C0A;
  LUT4 n1241_s4 (
    .F(n1241_10),
    .I0(ff_pixel_color[1]),
    .I1(ff_pre_pixel_color[1]),
    .I2(n878_17),
    .I3(n521_4) 
);
defparam n1241_s4.INIT=16'h0C0A;
  LUT4 n1242_s4 (
    .F(n1242_10),
    .I0(ff_pixel_color[0]),
    .I1(ff_pre_pixel_color[0]),
    .I2(n878_17),
    .I3(n521_4) 
);
defparam n1242_s4.INIT=16'h0C0A;
  LUT4 n1141_s6 (
    .F(n1141_14),
    .I0(n959_44),
    .I1(n1061_20),
    .I2(w_screen_pos_x_Z[10]),
    .I3(n1141_12) 
);
defparam n1141_s6.INIT=16'h0770;
  LUT4 n1144_s3 (
    .F(n1144_9),
    .I0(n959_44),
    .I1(n1061_20),
    .I2(w_screen_pos_x_Z[7]),
    .I3(w_screen_pos_x_Z[6]) 
);
defparam n1144_s3.INIT=16'h7007;
  LUT3 n1145_s4 (
    .F(n1145_10),
    .I0(w_screen_pos_x_Z[6]),
    .I1(n959_44),
    .I2(n1061_20) 
);
defparam n1145_s4.INIT=8'h15;
  LUT3 n1146_s3 (
    .F(n1146_9),
    .I0(n959_44),
    .I1(n1061_20),
    .I2(w_screen_pos_x_Z[5]) 
);
defparam n1146_s3.INIT=8'h70;
  LUT3 n1147_s3 (
    .F(n1147_9),
    .I0(n959_44),
    .I1(n1061_20),
    .I2(w_screen_pos_x_Z[4]) 
);
defparam n1147_s3.INIT=8'h70;
  LUT4 n1149_s3 (
    .F(n1149_9),
    .I0(n959_44),
    .I1(n1061_20),
    .I2(w_pixel_pos_y_Z[7]),
    .I3(n1150_10) 
);
defparam n1149_s3.INIT=16'h7000;
  LUT4 n1150_s5 (
    .F(n1150_12),
    .I0(n959_44),
    .I1(n1061_20),
    .I2(w_pixel_pos_y_Z[7]),
    .I3(n1150_10) 
);
defparam n1150_s5.INIT=16'h0770;
  LUT4 n1153_s3 (
    .F(n1153_9),
    .I0(n959_44),
    .I1(n1061_20),
    .I2(w_pixel_pos_y_Z[3]),
    .I3(w_pixel_pos_y_Z[4]) 
);
defparam n1153_s3.INIT=16'h0770;
  LUT3 n1154_s3 (
    .F(n1154_9),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(n959_44),
    .I2(n1061_20) 
);
defparam n1154_s3.INIT=8'h15;
  LUT3 n1155_s3 (
    .F(n1155_9),
    .I0(n959_44),
    .I1(n1061_20),
    .I2(w_pixel_pos_y_Z[2]) 
);
defparam n1155_s3.INIT=8'h70;
  LUT3 n1156_s3 (
    .F(n1156_9),
    .I0(n959_44),
    .I1(n1061_20),
    .I2(w_pixel_pos_y_Z[1]) 
);
defparam n1156_s3.INIT=8'h70;
  LUT3 n1157_s3 (
    .F(n1157_9),
    .I0(n959_44),
    .I1(n1061_20),
    .I2(w_pixel_pos_y_Z[0]) 
);
defparam n1157_s3.INIT=8'h70;
  LUT4 ff_sprite_collision_x_8_s5 (
    .F(ff_sprite_collision_x_8_9),
    .I0(ff_sprite_collision_8),
    .I1(n959_44),
    .I2(n1061_20),
    .I3(n1177_9) 
);
defparam ff_sprite_collision_x_8_s5.INIT=16'hEA00;
  LUT4 ff_sprite_collision_s8 (
    .F(ff_sprite_collision_12),
    .I0(n959_44),
    .I1(n1061_20),
    .I2(ff_sprite_collision_8),
    .I3(n1177_9) 
);
defparam ff_sprite_collision_s8.INIT=16'h70FF;
  DFFCE ff_pattern0_14_s0 (
    .Q(ff_pattern0[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n327_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_13_s0 (
    .Q(ff_pattern0[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n327_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_12_s0 (
    .Q(ff_pattern0[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n327_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_11_s0 (
    .Q(ff_pattern0[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n327_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_10_s0 (
    .Q(ff_pattern0[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n327_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_9_s0 (
    .Q(ff_pattern0[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n327_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_8_s0 (
    .Q(ff_pattern0[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n327_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_7_s0 (
    .Q(ff_pattern0[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n335_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_6_s0 (
    .Q(ff_pattern0[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n335_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_5_s0 (
    .Q(ff_pattern0[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n335_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_4_s0 (
    .Q(ff_pattern0[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n335_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_3_s0 (
    .Q(ff_pattern0[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n335_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_2_s0 (
    .Q(ff_pattern0[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n335_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_1_s0 (
    .Q(ff_pattern0[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n335_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_0_s0 (
    .Q(ff_pattern0[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n335_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_15_s0 (
    .Q(ff_pattern1[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n311_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_14_s0 (
    .Q(ff_pattern1[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n311_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_13_s0 (
    .Q(ff_pattern1[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n311_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_12_s0 (
    .Q(ff_pattern1[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n311_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_11_s0 (
    .Q(ff_pattern1[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n311_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_10_s0 (
    .Q(ff_pattern1[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n311_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_9_s0 (
    .Q(ff_pattern1[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n311_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_8_s0 (
    .Q(ff_pattern1[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n311_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_7_s0 (
    .Q(ff_pattern1[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n319_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_6_s0 (
    .Q(ff_pattern1[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n319_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_5_s0 (
    .Q(ff_pattern1[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n319_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_4_s0 (
    .Q(ff_pattern1[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n319_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_3_s0 (
    .Q(ff_pattern1[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n319_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_2_s0 (
    .Q(ff_pattern1[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n319_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_1_s0 (
    .Q(ff_pattern1[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n319_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_0_s0 (
    .Q(ff_pattern1[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n319_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_15_s0 (
    .Q(ff_pattern2[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n295_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_14_s0 (
    .Q(ff_pattern2[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n295_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_13_s0 (
    .Q(ff_pattern2[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n295_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_12_s0 (
    .Q(ff_pattern2[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n295_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_11_s0 (
    .Q(ff_pattern2[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n295_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_10_s0 (
    .Q(ff_pattern2[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n295_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_9_s0 (
    .Q(ff_pattern2[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n295_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_8_s0 (
    .Q(ff_pattern2[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n295_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_7_s0 (
    .Q(ff_pattern2[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n303_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_6_s0 (
    .Q(ff_pattern2[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n303_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_5_s0 (
    .Q(ff_pattern2[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n303_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_4_s0 (
    .Q(ff_pattern2[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n303_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_3_s0 (
    .Q(ff_pattern2[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n303_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_2_s0 (
    .Q(ff_pattern2[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n303_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_1_s0 (
    .Q(ff_pattern2[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n303_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_0_s0 (
    .Q(ff_pattern2[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n303_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_15_s0 (
    .Q(ff_pattern3[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_14_s0 (
    .Q(ff_pattern3[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_13_s0 (
    .Q(ff_pattern3[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_12_s0 (
    .Q(ff_pattern3[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_11_s0 (
    .Q(ff_pattern3[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_10_s0 (
    .Q(ff_pattern3[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_9_s0 (
    .Q(ff_pattern3[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_8_s0 (
    .Q(ff_pattern3[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_7_s0 (
    .Q(ff_pattern3[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n287_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_6_s0 (
    .Q(ff_pattern3[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n287_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_5_s0 (
    .Q(ff_pattern3[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n287_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_4_s0 (
    .Q(ff_pattern3[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n287_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_3_s0 (
    .Q(ff_pattern3[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n287_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_2_s0 (
    .Q(ff_pattern3[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n287_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_1_s0 (
    .Q(ff_pattern3[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n287_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_0_s0 (
    .Q(ff_pattern3[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n287_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_15_s0 (
    .Q(ff_pattern4[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n263_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_14_s0 (
    .Q(ff_pattern4[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n263_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_13_s0 (
    .Q(ff_pattern4[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n263_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_12_s0 (
    .Q(ff_pattern4[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n263_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_11_s0 (
    .Q(ff_pattern4[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n263_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_10_s0 (
    .Q(ff_pattern4[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n263_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_9_s0 (
    .Q(ff_pattern4[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n263_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_8_s0 (
    .Q(ff_pattern4[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n263_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_7_s0 (
    .Q(ff_pattern4[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n271_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_6_s0 (
    .Q(ff_pattern4[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n271_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_5_s0 (
    .Q(ff_pattern4[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n271_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_4_s0 (
    .Q(ff_pattern4[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n271_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_3_s0 (
    .Q(ff_pattern4[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n271_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_2_s0 (
    .Q(ff_pattern4[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n271_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_1_s0 (
    .Q(ff_pattern4[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n271_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_0_s0 (
    .Q(ff_pattern4[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n271_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_15_s0 (
    .Q(ff_pattern5[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n247_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_14_s0 (
    .Q(ff_pattern5[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n247_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_13_s0 (
    .Q(ff_pattern5[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n247_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_12_s0 (
    .Q(ff_pattern5[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n247_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_11_s0 (
    .Q(ff_pattern5[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n247_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_10_s0 (
    .Q(ff_pattern5[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n247_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_9_s0 (
    .Q(ff_pattern5[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n247_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_8_s0 (
    .Q(ff_pattern5[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n247_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_7_s0 (
    .Q(ff_pattern5[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n255_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_6_s0 (
    .Q(ff_pattern5[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n255_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_5_s0 (
    .Q(ff_pattern5[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n255_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_4_s0 (
    .Q(ff_pattern5[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n255_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_3_s0 (
    .Q(ff_pattern5[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n255_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_2_s0 (
    .Q(ff_pattern5[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n255_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_1_s0 (
    .Q(ff_pattern5[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n255_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_0_s0 (
    .Q(ff_pattern5[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n255_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_15_s0 (
    .Q(ff_pattern6[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n231_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_14_s0 (
    .Q(ff_pattern6[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n231_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_13_s0 (
    .Q(ff_pattern6[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n231_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_12_s0 (
    .Q(ff_pattern6[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n231_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_11_s0 (
    .Q(ff_pattern6[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n231_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_10_s0 (
    .Q(ff_pattern6[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n231_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_9_s0 (
    .Q(ff_pattern6[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n231_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_8_s0 (
    .Q(ff_pattern6[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n231_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_7_s0 (
    .Q(ff_pattern6[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n239_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_6_s0 (
    .Q(ff_pattern6[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n239_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_5_s0 (
    .Q(ff_pattern6[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n239_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_4_s0 (
    .Q(ff_pattern6[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n239_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_3_s0 (
    .Q(ff_pattern6[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n239_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_2_s0 (
    .Q(ff_pattern6[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n239_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_1_s0 (
    .Q(ff_pattern6[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n239_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_0_s0 (
    .Q(ff_pattern6[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n239_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_15_s0 (
    .Q(ff_pattern7[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n215_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_14_s0 (
    .Q(ff_pattern7[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n215_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_13_s0 (
    .Q(ff_pattern7[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n215_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_12_s0 (
    .Q(ff_pattern7[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n215_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_11_s0 (
    .Q(ff_pattern7[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n215_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_10_s0 (
    .Q(ff_pattern7[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n215_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_9_s0 (
    .Q(ff_pattern7[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n215_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_8_s0 (
    .Q(ff_pattern7[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n215_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_7_s0 (
    .Q(ff_pattern7[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n223_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_6_s0 (
    .Q(ff_pattern7[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n223_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_5_s0 (
    .Q(ff_pattern7[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n223_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_4_s0 (
    .Q(ff_pattern7[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n223_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_3_s0 (
    .Q(ff_pattern7[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n223_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_2_s0 (
    .Q(ff_pattern7[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n223_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_1_s0 (
    .Q(ff_pattern7[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n223_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_0_s0 (
    .Q(ff_pattern7[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n223_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_7_s0 (
    .Q(ff_color0[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n594_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_3_s0 (
    .Q(ff_color0[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n594_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_2_s0 (
    .Q(ff_color0[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n594_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_1_s0 (
    .Q(ff_color0[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n594_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_0_s0 (
    .Q(ff_color0[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n594_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_7_s0 (
    .Q(ff_color1[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n586_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_3_s0 (
    .Q(ff_color1[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n586_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_2_s0 (
    .Q(ff_color1[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n586_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_1_s0 (
    .Q(ff_color1[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n586_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_0_s0 (
    .Q(ff_color1[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n586_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_7_s0 (
    .Q(ff_color2[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n578_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_3_s0 (
    .Q(ff_color2[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n578_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_2_s0 (
    .Q(ff_color2[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n578_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_1_s0 (
    .Q(ff_color2[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n578_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_0_s0 (
    .Q(ff_color2[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n578_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_7_s0 (
    .Q(ff_color3[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n570_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_3_s0 (
    .Q(ff_color3[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n570_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_2_s0 (
    .Q(ff_color3[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n570_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_1_s0 (
    .Q(ff_color3[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n570_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_0_s0 (
    .Q(ff_color3[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n570_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_7_s0 (
    .Q(ff_color4[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n562_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_3_s0 (
    .Q(ff_color4[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n562_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_2_s0 (
    .Q(ff_color4[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n562_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_1_s0 (
    .Q(ff_color4[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n562_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_0_s0 (
    .Q(ff_color4[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n562_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_7_s0 (
    .Q(ff_color5[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n554_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_3_s0 (
    .Q(ff_color5[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n554_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_2_s0 (
    .Q(ff_color5[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n554_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_1_s0 (
    .Q(ff_color5[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n554_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_0_s0 (
    .Q(ff_color5[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n554_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_7_s0 (
    .Q(ff_color6[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n546_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_3_s0 (
    .Q(ff_color6[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n546_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_2_s0 (
    .Q(ff_color6[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n546_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_1_s0 (
    .Q(ff_color6[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n546_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_0_s0 (
    .Q(ff_color6[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n546_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_7_s0 (
    .Q(ff_color7[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n538_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_3_s0 (
    .Q(ff_color7[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n538_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_2_s0 (
    .Q(ff_color7[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n538_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_1_s0 (
    .Q(ff_color7[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n538_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_0_s0 (
    .Q(ff_color7[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n538_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_7_s0 (
    .Q(ff_x0[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n789_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_6_s0 (
    .Q(ff_x0[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n789_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_5_s0 (
    .Q(ff_x0[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n789_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_4_s0 (
    .Q(ff_x0[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n789_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_3_s0 (
    .Q(ff_x0[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n789_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_2_s0 (
    .Q(ff_x0[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n789_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_1_s0 (
    .Q(ff_x0[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n789_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_0_s0 (
    .Q(ff_x0[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n789_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_7_s0 (
    .Q(ff_x1[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_6_s0 (
    .Q(ff_x1[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_5_s0 (
    .Q(ff_x1[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_4_s0 (
    .Q(ff_x1[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_3_s0 (
    .Q(ff_x1[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_2_s0 (
    .Q(ff_x1[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_1_s0 (
    .Q(ff_x1[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_0_s0 (
    .Q(ff_x1[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_7_s0 (
    .Q(ff_x2[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_6_s0 (
    .Q(ff_x2[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_5_s0 (
    .Q(ff_x2[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_4_s0 (
    .Q(ff_x2[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_3_s0 (
    .Q(ff_x2[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_2_s0 (
    .Q(ff_x2[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_1_s0 (
    .Q(ff_x2[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_0_s0 (
    .Q(ff_x2[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_7_s0 (
    .Q(ff_x3[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_6_s0 (
    .Q(ff_x3[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_5_s0 (
    .Q(ff_x3[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_4_s0 (
    .Q(ff_x3[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_3_s0 (
    .Q(ff_x3[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_2_s0 (
    .Q(ff_x3[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_1_s0 (
    .Q(ff_x3[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_0_s0 (
    .Q(ff_x3[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_7_s0 (
    .Q(ff_x4[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_6_s0 (
    .Q(ff_x4[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_5_s0 (
    .Q(ff_x4[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_4_s0 (
    .Q(ff_x4[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_3_s0 (
    .Q(ff_x4[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_2_s0 (
    .Q(ff_x4[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_1_s0 (
    .Q(ff_x4[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_0_s0 (
    .Q(ff_x4[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_7_s0 (
    .Q(ff_x5[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_6_s0 (
    .Q(ff_x5[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_5_s0 (
    .Q(ff_x5[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_4_s0 (
    .Q(ff_x5[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_3_s0 (
    .Q(ff_x5[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_2_s0 (
    .Q(ff_x5[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_1_s0 (
    .Q(ff_x5[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_0_s0 (
    .Q(ff_x5[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_7_s0 (
    .Q(ff_x6[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_6_s0 (
    .Q(ff_x6[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_5_s0 (
    .Q(ff_x6[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_4_s0 (
    .Q(ff_x6[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_3_s0 (
    .Q(ff_x6[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_2_s0 (
    .Q(ff_x6[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_1_s0 (
    .Q(ff_x6[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_0_s0 (
    .Q(ff_x6[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_7_s0 (
    .Q(ff_x7[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n733_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_6_s0 (
    .Q(ff_x7[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n733_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_5_s0 (
    .Q(ff_x7[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n733_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_4_s0 (
    .Q(ff_x7[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n733_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_3_s0 (
    .Q(ff_x7[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n733_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_2_s0 (
    .Q(ff_x7[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n733_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_1_s0 (
    .Q(ff_x7[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n733_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_0_s0 (
    .Q(ff_x7[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n733_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_active_s0 (
    .Q(ff_active),
    .D(reg_display_on),
    .CLK(clk85m),
    .CE(n878_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_planes_3_s0 (
    .Q(ff_planes[3]),
    .D(w_selected_count[3]),
    .CLK(clk85m),
    .CE(n878_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_planes_2_s0 (
    .Q(ff_planes[2]),
    .D(w_selected_count[2]),
    .CLK(clk85m),
    .CE(n878_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_planes_1_s0 (
    .Q(ff_planes[1]),
    .D(w_selected_count[1]),
    .CLK(clk85m),
    .CE(n878_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_planes_0_s0 (
    .Q(ff_planes[0]),
    .D(w_selected_count[0]),
    .CLK(clk85m),
    .CE(n878_17),
    .CLEAR(n36_6) 
);
  DFFC ff_color_en_s0 (
    .Q(ff_color_en),
    .D(n1009_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_3_s0 (
    .Q(ff_color[3]),
    .D(w_color_4[3]),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_2_s0 (
    .Q(ff_color[2]),
    .D(w_color_4[2]),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_1_s0 (
    .Q(ff_color[1]),
    .D(w_color_4[1]),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_0_s0 (
    .Q(ff_color[0]),
    .D(w_color_4[0]),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_8_s0 (
    .Q(w_sprite_collision_x[8]),
    .D(n1139_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_7_s0 (
    .Q(w_sprite_collision_x[7]),
    .D(n1140_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_6_s0 (
    .Q(w_sprite_collision_x[6]),
    .D(n1141_14),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_5_s0 (
    .Q(w_sprite_collision_x[5]),
    .D(n1142_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_4_s0 (
    .Q(w_sprite_collision_x[4]),
    .D(n1143_10),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_3_s0 (
    .Q(w_sprite_collision_x[3]),
    .D(n1144_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_2_s0 (
    .Q(w_sprite_collision_x[2]),
    .D(n1145_10),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_1_s0 (
    .Q(w_sprite_collision_x[1]),
    .D(n1146_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_0_s0 (
    .Q(w_sprite_collision_x[0]),
    .D(n1147_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_8_s0 (
    .Q(w_sprite_collision_y[8]),
    .D(n1149_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_7_s0 (
    .Q(w_sprite_collision_y[7]),
    .D(n1150_12),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_6_s0 (
    .Q(w_sprite_collision_y[6]),
    .D(n1151_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_5_s0 (
    .Q(w_sprite_collision_y[5]),
    .D(n1152_10),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_4_s0 (
    .Q(w_sprite_collision_y[4]),
    .D(n1153_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_3_s0 (
    .Q(w_sprite_collision_y[3]),
    .D(n1154_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_2_s0 (
    .Q(w_sprite_collision_y[2]),
    .D(n1155_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_1_s0 (
    .Q(w_sprite_collision_y[1]),
    .D(n1156_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_0_s0 (
    .Q(w_sprite_collision_y[0]),
    .D(n1157_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_4_s0 (
    .Q(ff_pixel_color_d0[4]),
    .D(ff_pixel_color_en),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_3_s0 (
    .Q(ff_pixel_color_d0[3]),
    .D(ff_pixel_color[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_2_s0 (
    .Q(ff_pixel_color_d0[2]),
    .D(ff_pixel_color[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_1_s0 (
    .Q(ff_pixel_color_d0[1]),
    .D(ff_pixel_color[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_0_s0 (
    .Q(ff_pixel_color_d0[0]),
    .D(ff_pixel_color[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_4_s0 (
    .Q(ff_pixel_color_d1[4]),
    .D(ff_pixel_color_d0[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_3_s0 (
    .Q(ff_pixel_color_d1[3]),
    .D(ff_pixel_color_d0[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_2_s0 (
    .Q(ff_pixel_color_d1[2]),
    .D(ff_pixel_color_d0[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_1_s0 (
    .Q(ff_pixel_color_d1[1]),
    .D(ff_pixel_color_d0[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_0_s0 (
    .Q(ff_pixel_color_d1[0]),
    .D(ff_pixel_color_d0[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_4_s0 (
    .Q(ff_pixel_color_d2[4]),
    .D(ff_pixel_color_d1[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_3_s0 (
    .Q(ff_pixel_color_d2[3]),
    .D(ff_pixel_color_d1[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_2_s0 (
    .Q(ff_pixel_color_d2[2]),
    .D(ff_pixel_color_d1[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_1_s0 (
    .Q(ff_pixel_color_d2[1]),
    .D(ff_pixel_color_d1[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_0_s0 (
    .Q(ff_pixel_color_d2[0]),
    .D(ff_pixel_color_d1[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_4_s0 (
    .Q(ff_pixel_color_d3[4]),
    .D(ff_pixel_color_d2[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_3_s0 (
    .Q(ff_pixel_color_d3[3]),
    .D(ff_pixel_color_d2[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_2_s0 (
    .Q(ff_pixel_color_d3[2]),
    .D(ff_pixel_color_d2[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_1_s0 (
    .Q(ff_pixel_color_d3[1]),
    .D(ff_pixel_color_d2[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_0_s0 (
    .Q(ff_pixel_color_d3[0]),
    .D(ff_pixel_color_d2[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_4_s0 (
    .Q(ff_pixel_color_d4[4]),
    .D(ff_pixel_color_d3[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_3_s0 (
    .Q(ff_pixel_color_d4[3]),
    .D(ff_pixel_color_d3[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_2_s0 (
    .Q(ff_pixel_color_d4[2]),
    .D(ff_pixel_color_d3[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_1_s0 (
    .Q(ff_pixel_color_d4[1]),
    .D(ff_pixel_color_d3[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_0_s0 (
    .Q(ff_pixel_color_d4[0]),
    .D(ff_pixel_color_d3[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_4_s0 (
    .Q(ff_pixel_color_d5[4]),
    .D(ff_pixel_color_d4[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_3_s0 (
    .Q(ff_pixel_color_d5[3]),
    .D(ff_pixel_color_d4[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_2_s0 (
    .Q(ff_pixel_color_d5[2]),
    .D(ff_pixel_color_d4[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_1_s0 (
    .Q(ff_pixel_color_d5[1]),
    .D(ff_pixel_color_d4[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_0_s0 (
    .Q(ff_pixel_color_d5[0]),
    .D(ff_pixel_color_d4[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_4_s0 (
    .Q(w_sprite_display_color_en),
    .D(ff_pixel_color_d5[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_3_s0 (
    .Q(w_sprite_display_color[3]),
    .D(ff_pixel_color_d5[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_2_s0 (
    .Q(w_sprite_display_color[2]),
    .D(ff_pixel_color_d5[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_1_s0 (
    .Q(w_sprite_display_color[1]),
    .D(ff_pixel_color_d5[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_0_s0 (
    .Q(w_sprite_display_color[0]),
    .D(ff_pixel_color_d5[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_15_s0 (
    .Q(ff_pattern0[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n327_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_3_s1 (
    .Q(ff_current_plane[3]),
    .D(n889_7),
    .CLK(clk85m),
    .CE(ff_current_plane_3_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_3_s1.INIT=1'b0;
  DFFCE ff_current_plane_2_s1 (
    .Q(ff_current_plane[2]),
    .D(n890_10),
    .CLK(clk85m),
    .CE(ff_current_plane_3_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_2_s1.INIT=1'b0;
  DFFCE ff_current_plane_1_s1 (
    .Q(ff_current_plane[1]),
    .D(n891_7),
    .CLK(clk85m),
    .CE(ff_current_plane_3_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_1_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_3_s1 (
    .Q(ff_pre_pixel_color[3]),
    .D(n1042_7),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_14),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_3_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_2_s1 (
    .Q(ff_pre_pixel_color[2]),
    .D(n1043_7),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_14),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_2_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_1_s1 (
    .Q(ff_pre_pixel_color[1]),
    .D(n1044_7),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_14),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_1_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_0_s1 (
    .Q(ff_pre_pixel_color[0]),
    .D(n1045_7),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_14),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_0_s1.INIT=1'b0;
  DFFCE ff_sprite_collision_s1 (
    .Q(w_sprite_collision),
    .D(n1177_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_12),
    .CLEAR(n36_6) 
);
defparam ff_sprite_collision_s1.INIT=1'b0;
  DFFC ff_current_plane_0_s3 (
    .Q(ff_current_plane[0]),
    .D(n892_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_0_s3.INIT=1'b0;
  DFFC ff_pre_pixel_color_en_s5 (
    .Q(ff_pre_pixel_color_en),
    .D(n1041_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_en_s5.INIT=1'b0;
  DFFC ff_pixel_color_en_s4 (
    .Q(ff_pixel_color_en),
    .D(n1238_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_en_s4.INIT=1'b0;
  DFFC ff_pixel_color_3_s3 (
    .Q(ff_pixel_color[3]),
    .D(n1239_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_3_s3.INIT=1'b0;
  DFFC ff_pixel_color_2_s3 (
    .Q(ff_pixel_color[2]),
    .D(n1240_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_2_s3.INIT=1'b0;
  DFFC ff_pixel_color_1_s3 (
    .Q(ff_pixel_color[1]),
    .D(n1241_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_1_s3.INIT=1'b0;
  DFFC ff_pixel_color_0_s3 (
    .Q(ff_pixel_color[0]),
    .D(n1242_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_0_s3.INIT=1'b0;
  ALU w_offset_x_0_s (
    .SUM(w_offset_x[0]),
    .COUT(w_offset_x_0_3),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_x[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_offset_x_0_s.ALU_MODE=1;
  ALU w_offset_x_1_s (
    .SUM(w_offset_x[1]),
    .COUT(w_offset_x_1_3),
    .I0(w_screen_pos_x_Z[5]),
    .I1(w_x[1]),
    .I3(GND),
    .CIN(w_offset_x_0_3) 
);
defparam w_offset_x_1_s.ALU_MODE=1;
  ALU w_offset_x_2_s (
    .SUM(w_offset_x[2]),
    .COUT(w_offset_x_2_3),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_x[2]),
    .I3(GND),
    .CIN(w_offset_x_1_3) 
);
defparam w_offset_x_2_s.ALU_MODE=1;
  ALU w_offset_x_3_s (
    .SUM(w_offset_x[3]),
    .COUT(w_offset_x_3_3),
    .I0(w_screen_pos_x_Z[7]),
    .I1(w_x[3]),
    .I3(GND),
    .CIN(w_offset_x_2_3) 
);
defparam w_offset_x_3_s.ALU_MODE=1;
  ALU w_offset_x_4_s (
    .SUM(w_offset_x[4]),
    .COUT(w_offset_x_4_3),
    .I0(w_screen_pos_x_Z[8]),
    .I1(w_x[4]),
    .I3(GND),
    .CIN(w_offset_x_3_3) 
);
defparam w_offset_x_4_s.ALU_MODE=1;
  ALU w_offset_x_5_s (
    .SUM(w_offset_x[5]),
    .COUT(w_offset_x_5_3),
    .I0(w_screen_pos_x_Z[9]),
    .I1(w_x[5]),
    .I3(GND),
    .CIN(w_offset_x_4_3) 
);
defparam w_offset_x_5_s.ALU_MODE=1;
  ALU w_offset_x_6_s (
    .SUM(w_offset_x[6]),
    .COUT(w_offset_x_6_3),
    .I0(w_screen_pos_x_Z[10]),
    .I1(w_x[6]),
    .I3(GND),
    .CIN(w_offset_x_5_3) 
);
defparam w_offset_x_6_s.ALU_MODE=1;
  ALU w_offset_x_7_s (
    .SUM(w_offset_x[7]),
    .COUT(w_offset_x_7_3),
    .I0(w_screen_pos_x_Z[11]),
    .I1(w_x[7]),
    .I3(GND),
    .CIN(w_offset_x_6_3) 
);
defparam w_offset_x_7_s.ALU_MODE=1;
  ALU w_offset_x_8_s (
    .SUM(w_offset_x[8]),
    .COUT(n965_9),
    .I0(w_screen_pos_x_Z[12]),
    .I1(GND),
    .I3(GND),
    .CIN(w_offset_x_7_3) 
);
defparam w_offset_x_8_s.ALU_MODE=1;
  ALU n919_s0 (
    .SUM(n919_1_SUM),
    .COUT(n919_3),
    .I0(ff_current_plane[0]),
    .I1(ff_planes[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n919_s0.ALU_MODE=3;
  ALU n920_s0 (
    .SUM(n920_1_SUM),
    .COUT(n920_3),
    .I0(ff_current_plane[1]),
    .I1(ff_planes[1]),
    .I3(GND),
    .CIN(n919_3) 
);
defparam n920_s0.ALU_MODE=3;
  ALU n921_s0 (
    .SUM(n921_1_SUM),
    .COUT(n921_3),
    .I0(ff_current_plane[2]),
    .I1(ff_planes[2]),
    .I3(GND),
    .CIN(n920_3) 
);
defparam n921_s0.ALU_MODE=3;
  ALU n922_s0 (
    .SUM(n922_1_SUM),
    .COUT(n923_2),
    .I0(ff_current_plane[3]),
    .I1(ff_planes[3]),
    .I3(GND),
    .CIN(n921_3) 
);
defparam n922_s0.ALU_MODE=3;
  MUX2_LUT5 w_color_7_s30 (
    .O(w_color_7_35),
    .I0(w_color_7_30),
    .I1(w_color_7_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_7_s31 (
    .O(w_color_7_37),
    .I0(w_color_7_32),
    .I1(w_color_7_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_3_s30 (
    .O(w_color_3_35),
    .I0(w_color_3_30),
    .I1(w_color_3_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_3_s31 (
    .O(w_color_3_37),
    .I0(w_color_3_32),
    .I1(w_color_3_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_2_s30 (
    .O(w_color_2_35),
    .I0(w_color_2_30),
    .I1(w_color_2_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_2_s31 (
    .O(w_color_2_37),
    .I0(w_color_2_32),
    .I1(w_color_2_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_1_s30 (
    .O(w_color_1_35),
    .I0(w_color_1_30),
    .I1(w_color_1_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_1_s31 (
    .O(w_color_1_37),
    .I0(w_color_1_32),
    .I1(w_color_1_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_0_s30 (
    .O(w_color_0_35),
    .I0(w_color_0_30),
    .I1(w_color_0_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_0_s31 (
    .O(w_color_0_37),
    .I0(w_color_0_32),
    .I1(w_color_0_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_7_s30 (
    .O(w_x_7_35),
    .I0(w_x_7_30),
    .I1(w_x_7_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_7_s31 (
    .O(w_x_7_37),
    .I0(w_x_7_32),
    .I1(w_x_7_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_6_s30 (
    .O(w_x_6_35),
    .I0(w_x_6_30),
    .I1(w_x_6_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_6_s31 (
    .O(w_x_6_37),
    .I0(w_x_6_32),
    .I1(w_x_6_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_5_s30 (
    .O(w_x_5_35),
    .I0(w_x_5_30),
    .I1(w_x_5_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_5_s31 (
    .O(w_x_5_37),
    .I0(w_x_5_32),
    .I1(w_x_5_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_4_s30 (
    .O(w_x_4_35),
    .I0(w_x_4_30),
    .I1(w_x_4_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_4_s31 (
    .O(w_x_4_37),
    .I0(w_x_4_32),
    .I1(w_x_4_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_3_s30 (
    .O(w_x_3_35),
    .I0(w_x_3_30),
    .I1(w_x_3_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_3_s31 (
    .O(w_x_3_37),
    .I0(w_x_3_32),
    .I1(w_x_3_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_2_s30 (
    .O(w_x_2_35),
    .I0(w_x_2_30),
    .I1(w_x_2_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_2_s31 (
    .O(w_x_2_37),
    .I0(w_x_2_32),
    .I1(w_x_2_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_1_s30 (
    .O(w_x_1_35),
    .I0(w_x_1_30),
    .I1(w_x_1_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_1_s31 (
    .O(w_x_1_37),
    .I0(w_x_1_32),
    .I1(w_x_1_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_0_s30 (
    .O(w_x_0_35),
    .I0(w_x_0_30),
    .I1(w_x_0_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_0_s31 (
    .O(w_x_0_37),
    .I0(w_x_0_32),
    .I1(w_x_0_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s411 (
    .O(w_pattern_0_331),
    .I0(w_pattern_0_266),
    .I1(w_pattern_0_267),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s412 (
    .O(w_pattern_0_333),
    .I0(w_pattern_0_268),
    .I1(w_pattern_0_269),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s413 (
    .O(w_pattern_0_335),
    .I0(w_pattern_0_270),
    .I1(w_pattern_0_271),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s414 (
    .O(w_pattern_0_337),
    .I0(w_pattern_0_272),
    .I1(w_pattern_0_273),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s415 (
    .O(w_pattern_0_339),
    .I0(w_pattern_0_274),
    .I1(w_pattern_0_275),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s416 (
    .O(w_pattern_0_341),
    .I0(w_pattern_0_276),
    .I1(w_pattern_0_277),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s417 (
    .O(w_pattern_0_343),
    .I0(w_pattern_0_278),
    .I1(w_pattern_0_279),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s418 (
    .O(w_pattern_0_345),
    .I0(w_pattern_0_280),
    .I1(w_pattern_0_281),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s419 (
    .O(w_pattern_0_347),
    .I0(w_pattern_0_282),
    .I1(w_pattern_0_283),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s420 (
    .O(w_pattern_0_349),
    .I0(w_pattern_0_284),
    .I1(w_pattern_0_285),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s421 (
    .O(w_pattern_0_351),
    .I0(w_pattern_0_286),
    .I1(w_pattern_0_287),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s422 (
    .O(w_pattern_0_353),
    .I0(w_pattern_0_288),
    .I1(w_pattern_0_289),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s423 (
    .O(w_pattern_0_355),
    .I0(w_pattern_0_290),
    .I1(w_pattern_0_291),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s424 (
    .O(w_pattern_0_357),
    .I0(w_pattern_0_292),
    .I1(w_pattern_0_293),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s425 (
    .O(w_pattern_0_359),
    .I0(w_pattern_0_294),
    .I1(w_pattern_0_295),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s426 (
    .O(w_pattern_0_361),
    .I0(w_pattern_0_296),
    .I1(w_pattern_0_297),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s427 (
    .O(w_pattern_0_363),
    .I0(w_pattern_0_298),
    .I1(w_pattern_0_299),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s428 (
    .O(w_pattern_0_365),
    .I0(w_pattern_0_300),
    .I1(w_pattern_0_301),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s429 (
    .O(w_pattern_0_367),
    .I0(w_pattern_0_302),
    .I1(w_pattern_0_303),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s430 (
    .O(w_pattern_0_369),
    .I0(w_pattern_0_304),
    .I1(w_pattern_0_305),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s431 (
    .O(w_pattern_0_371),
    .I0(w_pattern_0_306),
    .I1(w_pattern_0_307),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s432 (
    .O(w_pattern_0_373),
    .I0(w_pattern_0_308),
    .I1(w_pattern_0_309),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s433 (
    .O(w_pattern_0_375),
    .I0(w_pattern_0_310),
    .I1(w_pattern_0_311),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s434 (
    .O(w_pattern_0_377),
    .I0(w_pattern_0_312),
    .I1(w_pattern_0_313),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s435 (
    .O(w_pattern_0_379),
    .I0(w_pattern_0_314),
    .I1(w_pattern_0_315),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s436 (
    .O(w_pattern_0_381),
    .I0(w_pattern_0_316),
    .I1(w_pattern_0_317),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s437 (
    .O(w_pattern_0_383),
    .I0(w_pattern_0_318),
    .I1(w_pattern_0_319),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s438 (
    .O(w_pattern_0_385),
    .I0(w_pattern_0_320),
    .I1(w_pattern_0_321),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s439 (
    .O(w_pattern_0_387),
    .I0(w_pattern_0_322),
    .I1(w_pattern_0_323),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s440 (
    .O(w_pattern_0_389),
    .I0(w_pattern_0_324),
    .I1(w_pattern_0_325),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s441 (
    .O(w_pattern_0_391),
    .I0(w_pattern_0_326),
    .I1(w_pattern_0_327),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s442 (
    .O(w_pattern_0_393),
    .I0(w_pattern_0_328),
    .I1(w_pattern_0_329),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT6 w_color_7_s29 (
    .O(w_color_4[7]),
    .I0(w_color_7_35),
    .I1(w_color_7_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_3_s29 (
    .O(w_color_4[3]),
    .I0(w_color_3_35),
    .I1(w_color_3_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_2_s29 (
    .O(w_color_4[2]),
    .I0(w_color_2_35),
    .I1(w_color_2_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_1_s29 (
    .O(w_color_4[1]),
    .I0(w_color_1_35),
    .I1(w_color_1_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_0_s29 (
    .O(w_color_4[0]),
    .I0(w_color_0_35),
    .I1(w_color_0_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_7_s29 (
    .O(w_x[7]),
    .I0(w_x_7_35),
    .I1(w_x_7_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_6_s29 (
    .O(w_x[6]),
    .I0(w_x_6_35),
    .I1(w_x_6_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_5_s29 (
    .O(w_x[5]),
    .I0(w_x_5_35),
    .I1(w_x_5_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_4_s29 (
    .O(w_x[4]),
    .I0(w_x_4_35),
    .I1(w_x_4_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_3_s29 (
    .O(w_x[3]),
    .I0(w_x_3_35),
    .I1(w_x_3_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_2_s29 (
    .O(w_x[2]),
    .I0(w_x_2_35),
    .I1(w_x_2_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_1_s29 (
    .O(w_x[1]),
    .I0(w_x_1_35),
    .I1(w_x_1_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_0_s29 (
    .O(w_x[0]),
    .I0(w_x_0_35),
    .I1(w_x_0_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s395 (
    .O(w_pattern_0_395),
    .I0(w_pattern_0_331),
    .I1(w_pattern_0_333),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s396 (
    .O(w_pattern_0_397),
    .I0(w_pattern_0_335),
    .I1(w_pattern_0_337),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s397 (
    .O(w_pattern_0_399),
    .I0(w_pattern_0_339),
    .I1(w_pattern_0_341),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s398 (
    .O(w_pattern_0_401),
    .I0(w_pattern_0_343),
    .I1(w_pattern_0_345),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s399 (
    .O(w_pattern_0_403),
    .I0(w_pattern_0_347),
    .I1(w_pattern_0_349),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s400 (
    .O(w_pattern_0_405),
    .I0(w_pattern_0_351),
    .I1(w_pattern_0_353),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s401 (
    .O(w_pattern_0_407),
    .I0(w_pattern_0_355),
    .I1(w_pattern_0_357),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s402 (
    .O(w_pattern_0_409),
    .I0(w_pattern_0_359),
    .I1(w_pattern_0_361),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s403 (
    .O(w_pattern_0_411),
    .I0(w_pattern_0_363),
    .I1(w_pattern_0_365),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s404 (
    .O(w_pattern_0_413),
    .I0(w_pattern_0_367),
    .I1(w_pattern_0_369),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s405 (
    .O(w_pattern_0_415),
    .I0(w_pattern_0_371),
    .I1(w_pattern_0_373),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s406 (
    .O(w_pattern_0_417),
    .I0(w_pattern_0_375),
    .I1(w_pattern_0_377),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s407 (
    .O(w_pattern_0_419),
    .I0(w_pattern_0_379),
    .I1(w_pattern_0_381),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s408 (
    .O(w_pattern_0_421),
    .I0(w_pattern_0_383),
    .I1(w_pattern_0_385),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s409 (
    .O(w_pattern_0_423),
    .I0(w_pattern_0_387),
    .I1(w_pattern_0_389),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s410 (
    .O(w_pattern_0_425),
    .I0(w_pattern_0_391),
    .I1(w_pattern_0_393),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT7 w_pattern_0_s387 (
    .O(w_pattern_0_427),
    .I0(w_pattern_0_395),
    .I1(w_pattern_0_397),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s388 (
    .O(w_pattern_0_429),
    .I0(w_pattern_0_399),
    .I1(w_pattern_0_401),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s389 (
    .O(w_pattern_0_431),
    .I0(w_pattern_0_403),
    .I1(w_pattern_0_405),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s390 (
    .O(w_pattern_0_433),
    .I0(w_pattern_0_407),
    .I1(w_pattern_0_409),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s391 (
    .O(w_pattern_0_435),
    .I0(w_pattern_0_411),
    .I1(w_pattern_0_413),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s392 (
    .O(w_pattern_0_437),
    .I0(w_pattern_0_415),
    .I1(w_pattern_0_417),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s393 (
    .O(w_pattern_0_439),
    .I0(w_pattern_0_419),
    .I1(w_pattern_0_421),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s394 (
    .O(w_pattern_0_441),
    .I0(w_pattern_0_423),
    .I1(w_pattern_0_425),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT8 w_pattern_0_s383 (
    .O(w_pattern_0_443),
    .I0(w_pattern_0_427),
    .I1(w_pattern_0_429),
    .S0(w_bit_sel[1]) 
);
  MUX2_LUT8 w_pattern_0_s384 (
    .O(w_pattern_0_445),
    .I0(w_pattern_0_431),
    .I1(w_pattern_0_433),
    .S0(w_bit_sel[1]) 
);
  MUX2_LUT8 w_pattern_0_s385 (
    .O(w_pattern_0_447),
    .I0(w_pattern_0_435),
    .I1(w_pattern_0_437),
    .S0(w_bit_sel[1]) 
);
  MUX2_LUT8 w_pattern_0_s386 (
    .O(w_pattern_0_449),
    .I0(w_pattern_0_439),
    .I1(w_pattern_0_441),
    .S0(w_bit_sel[1]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_sprite_makeup_pixel */
module vdp_timing_control_sprite (
  clk85m,
  n36_6,
  n1751_7,
  n550_6,
  reg_sprite_magify,
  reg_sprite_16x16,
  reg_sprite_disable,
  w_screen_v_active,
  n521_4,
  reg_212lines_mode,
  reg_display_on,
  w_screen_mode_3_3,
  ff_next_vram2_7_10,
  ff_state_1_7,
  ff_reset_n2_1,
  n959_44,
  n1061_20,
  reg_color0_opaque,
  n960_38,
  reg_screen_mode,
  w_screen_pos_x_Z,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_pixel_pos_y_Z,
  w_horizontal_offset_l,
  w_sprite_vram_rdata8,
  reg_sprite_pattern_generator_table_base,
  ff_status_register_pointer,
  w_sprite_mode2_4,
  ff_vram_valid,
  n440_10,
  n317_10,
  w_ic_vram_valid,
  n1245_6,
  w_sprite_display_color_en,
  w_sprite_collision,
  n1177_9,
  ff_current_plane_num,
  w_ic_vram_address,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_sprite_display_color
)
;
input clk85m;
input n36_6;
input n1751_7;
input n550_6;
input reg_sprite_magify;
input reg_sprite_16x16;
input reg_sprite_disable;
input w_screen_v_active;
input n521_4;
input reg_212lines_mode;
input reg_display_on;
input w_screen_mode_3_3;
input ff_next_vram2_7_10;
input ff_state_1_7;
input ff_reset_n2_1;
input n959_44;
input n1061_20;
input reg_color0_opaque;
input n960_38;
input [4:0] reg_screen_mode;
input [13:0] w_screen_pos_x_Z;
input w_sprite_vram_rdata_0;
input w_sprite_vram_rdata_1;
input w_sprite_vram_rdata_2;
input w_sprite_vram_rdata_3;
input w_sprite_vram_rdata_4;
input w_sprite_vram_rdata_5;
input w_sprite_vram_rdata_6;
input w_sprite_vram_rdata_7;
input w_sprite_vram_rdata_8;
input w_sprite_vram_rdata_9;
input w_sprite_vram_rdata_10;
input w_sprite_vram_rdata_11;
input w_sprite_vram_rdata_12;
input w_sprite_vram_rdata_13;
input w_sprite_vram_rdata_14;
input w_sprite_vram_rdata_15;
input w_sprite_vram_rdata_16;
input w_sprite_vram_rdata_17;
input w_sprite_vram_rdata_18;
input w_sprite_vram_rdata_19;
input w_sprite_vram_rdata_20;
input w_sprite_vram_rdata_21;
input w_sprite_vram_rdata_22;
input w_sprite_vram_rdata_23;
input w_sprite_vram_rdata_24;
input w_sprite_vram_rdata_25;
input w_sprite_vram_rdata_26;
input w_sprite_vram_rdata_27;
input w_sprite_vram_rdata_31;
input [7:0] w_pixel_pos_y_Z;
input [2:0] w_horizontal_offset_l;
input [7:0] w_sprite_vram_rdata8;
input [16:11] reg_sprite_pattern_generator_table_base;
input [1:0] ff_status_register_pointer;
output w_sprite_mode2_4;
output ff_vram_valid;
output n440_10;
output n317_10;
output w_ic_vram_valid;
output n1245_6;
output w_sprite_display_color_en;
output w_sprite_collision;
output n1177_9;
output [4:0] ff_current_plane_num;
output [16:0] w_ic_vram_address;
output [8:0] w_sprite_collision_x;
output [8:0] w_sprite_collision_y;
output [3:0] w_sprite_display_color;
wire w_sprite_mode2;
wire ff_screen_h_active_8;
wire n40_9;
wire ff_screen_h_active;
wire w_selected_en;
wire ff_vram_valid_7;
wire n88_10;
wire ff_vram_valid_9;
wire ff_active_d1;
wire n1245_5;
wire n878_17;
wire n878_18;
wire n538_6;
wire [7:0] w_selected_x;
wire [7:0] w_selected_pattern;
wire [7:0] w_selected_color;
wire [3:0] w_selected_count;
wire [3:0] w_selected_y;
wire [7:0] w_plane_x;
wire [2:0] w_makeup_plane;
wire [1:0] ff_state;
wire [7:0] w_color;
wire [7:0] w_pattern_right;
wire VCC;
wire GND;
  LUT4 w_sprite_mode2_s0 (
    .F(w_sprite_mode2),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(w_sprite_mode2_4) 
);
defparam w_sprite_mode2_s0.INIT=16'hBC00;
  LUT2 ff_screen_h_active_s3 (
    .F(ff_screen_h_active_8),
    .I0(n878_17),
    .I1(n40_9) 
);
defparam ff_screen_h_active_s3.INIT=4'hB;
  LUT2 w_sprite_mode2_s1 (
    .F(w_sprite_mode2_4),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]) 
);
defparam w_sprite_mode2_s1.INIT=4'h1;
  LUT4 n40_s3 (
    .F(n40_9),
    .I0(n1751_7),
    .I1(w_screen_pos_x_Z[12]),
    .I2(w_screen_pos_x_Z[13]),
    .I3(n878_18) 
);
defparam n40_s3.INIT=16'hFDFF;
  DFFCE ff_screen_h_active_s1 (
    .Q(ff_screen_h_active),
    .D(n40_9),
    .CLK(clk85m),
    .CE(ff_screen_h_active_8),
    .CLEAR(n36_6) 
);
defparam ff_screen_h_active_s1.INIT=1'b0;
  vdp_sprite_select_visible_planes u_select_visible_planes (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .n550_6(n550_6),
    .reg_sprite_magify(reg_sprite_magify),
    .reg_sprite_16x16(reg_sprite_16x16),
    .reg_sprite_disable(reg_sprite_disable),
    .n878_17(n878_17),
    .w_screen_v_active(w_screen_v_active),
    .ff_screen_h_active(ff_screen_h_active),
    .n521_4(n521_4),
    .w_sprite_mode2(w_sprite_mode2),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_display_on(reg_display_on),
    .w_screen_mode_3_3(w_screen_mode_3_3),
    .ff_next_vram2_7_10(ff_next_vram2_7_10),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata_0),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata_1),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata_2),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata_3),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata_4),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata_5),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata_6),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata_7),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata_8),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata_9),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata_10),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata_11),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata_12),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata_13),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata_14),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata_15),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata_16),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata_17),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata_18),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata_19),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata_20),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata_21),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata_22),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata_23),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata_24),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata_25),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata_26),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata_27),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata_31),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .w_screen_pos_x_Z_0(w_screen_pos_x_Z[0]),
    .w_screen_pos_x_Z_1(w_screen_pos_x_Z[1]),
    .w_screen_pos_x_Z_2(w_screen_pos_x_Z[2]),
    .w_screen_pos_x_Z_3(w_screen_pos_x_Z[3]),
    .w_screen_pos_x_Z_4(w_screen_pos_x_Z[4]),
    .w_screen_pos_x_Z_5(w_screen_pos_x_Z[5]),
    .w_screen_pos_x_Z_6(w_screen_pos_x_Z[6]),
    .w_screen_pos_x_Z_8(w_screen_pos_x_Z[8]),
    .w_screen_pos_x_Z_9(w_screen_pos_x_Z[9]),
    .w_screen_pos_x_Z_10(w_screen_pos_x_Z[10]),
    .w_screen_pos_x_Z_11(w_screen_pos_x_Z[11]),
    .w_screen_pos_x_Z_12(w_screen_pos_x_Z[12]),
    .w_horizontal_offset_l(w_horizontal_offset_l[2:0]),
    .reg_screen_mode(reg_screen_mode[2:1]),
    .ff_vram_valid(ff_vram_valid),
    .w_selected_en(w_selected_en),
    .ff_vram_valid_7(ff_vram_valid_7),
    .n88_10(n88_10),
    .n440_10(n440_10),
    .ff_vram_valid_9(ff_vram_valid_9),
    .n317_10(n317_10),
    .ff_current_plane_num(ff_current_plane_num[4:0]),
    .w_selected_x(w_selected_x[7:0]),
    .w_selected_pattern(w_selected_pattern[7:0]),
    .w_selected_color_0(w_selected_color[0]),
    .w_selected_color_1(w_selected_color[1]),
    .w_selected_color_2(w_selected_color[2]),
    .w_selected_color_3(w_selected_color[3]),
    .w_selected_color_7(w_selected_color[7]),
    .w_selected_count(w_selected_count[3:0]),
    .w_selected_y(w_selected_y[3:0])
);
  vdp_sprite_info_collect u_info_collect (
    .clk85m(clk85m),
    .w_sprite_mode2(w_sprite_mode2),
    .n36_6(n36_6),
    .ff_state_1_7(ff_state_1_7),
    .ff_reset_n2_1(ff_reset_n2_1),
    .reg_display_on(reg_display_on),
    .n878_17(n878_17),
    .w_selected_en(w_selected_en),
    .ff_vram_valid_9(ff_vram_valid_9),
    .n550_6(n550_6),
    .reg_sprite_16x16(reg_sprite_16x16),
    .ff_vram_valid_7(ff_vram_valid_7),
    .n538_6(n538_6),
    .n88_10(n88_10),
    .w_screen_v_active(w_screen_v_active),
    .ff_screen_h_active(ff_screen_h_active),
    .w_selected_y(w_selected_y[3:0]),
    .w_selected_x(w_selected_x[7:0]),
    .w_selected_pattern(w_selected_pattern[7:0]),
    .w_selected_color_0(w_selected_color[0]),
    .w_selected_color_1(w_selected_color[1]),
    .w_selected_color_2(w_selected_color[2]),
    .w_selected_color_3(w_selected_color[3]),
    .w_selected_color_7(w_selected_color[7]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[16:11]),
    .w_selected_count(w_selected_count[3:0]),
    .w_screen_pos_x_Z_4(w_screen_pos_x_Z[4]),
    .w_screen_pos_x_Z_5(w_screen_pos_x_Z[5]),
    .w_screen_pos_x_Z_6(w_screen_pos_x_Z[6]),
    .w_screen_pos_x_Z_7(w_screen_pos_x_Z[7]),
    .w_screen_pos_x_Z_12(w_screen_pos_x_Z[12]),
    .w_screen_pos_x_Z_13(w_screen_pos_x_Z[13]),
    .w_ic_vram_valid(w_ic_vram_valid),
    .ff_active_d1(ff_active_d1),
    .n1245_5(n1245_5),
    .n1245_6(n1245_6),
    .w_plane_x(w_plane_x[7:0]),
    .w_makeup_plane(w_makeup_plane[2:0]),
    .ff_state(ff_state[1:0]),
    .w_ic_vram_address(w_ic_vram_address[16:0]),
    .w_color_0(w_color[0]),
    .w_color_1(w_color[1]),
    .w_color_2(w_color[2]),
    .w_color_3(w_color[3]),
    .w_color_7(w_color[7]),
    .w_pattern_right(w_pattern_right[7:0])
);
  vdp_sprite_makeup_pixel u_makeup_pixel (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_display_on(reg_display_on),
    .ff_state_1_7(ff_state_1_7),
    .n1751_7(n1751_7),
    .reg_sprite_magify(reg_sprite_magify),
    .n1245_5(n1245_5),
    .reg_sprite_16x16(reg_sprite_16x16),
    .ff_active_d1(ff_active_d1),
    .n521_4(n521_4),
    .n959_44(n959_44),
    .n1061_20(n1061_20),
    .ff_vram_valid_7(ff_vram_valid_7),
    .reg_color0_opaque(reg_color0_opaque),
    .n960_38(n960_38),
    .w_pattern_right(w_pattern_right[7:0]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .w_color_0(w_color[0]),
    .w_color_1(w_color[1]),
    .w_color_2(w_color[2]),
    .w_color_3(w_color[3]),
    .w_color_7(w_color[7]),
    .w_plane_x(w_plane_x[7:0]),
    .w_selected_count(w_selected_count[3:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:4]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .ff_state(ff_state[1:0]),
    .ff_status_register_pointer(ff_status_register_pointer[1:0]),
    .w_makeup_plane(w_makeup_plane[2:0]),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .w_sprite_collision(w_sprite_collision),
    .n878_17(n878_17),
    .n878_18(n878_18),
    .n538_6(n538_6),
    .n1177_9(n1177_9),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_sprite */
module vdp_timing_control (
  clk85m,
  n36_6,
  reg_212lines_mode,
  w_even_we_4,
  reg_50hz_mode,
  ff_v_en_8,
  n1061_14,
  reg_interlace_mode,
  reg_left_mask,
  reg_display_on,
  w_next_1_8,
  n1836_98,
  n469_8,
  reg_scroll_planes,
  reg_interleaving_mode,
  reg_sprite_magify,
  reg_sprite_16x16,
  reg_sprite_disable,
  n521_4,
  ff_reset_n2_1,
  n959_44,
  n1061_20,
  reg_color0_opaque,
  n960_38,
  reg_horizontal_offset_l,
  reg_horizontal_offset_h,
  reg_display_adjust,
  reg_vertical_offset,
  reg_blink_period,
  w_screen_mode_vram_rdata,
  reg_backdrop_color,
  reg_pattern_generator_table_base,
  reg_screen_mode,
  reg_text_back_color,
  reg_pattern_name_table_base,
  reg_color_table_base,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_sprite_vram_rdata8,
  reg_sprite_pattern_generator_table_base,
  ff_status_register_pointer,
  w_pre_vram_refresh,
  w_h_count_end,
  w_h_count_end_13,
  ff_v_active_8,
  w_screen_mode_vram_valid,
  w_screen_mode_display_color_en,
  n551_30,
  n550_4,
  n2015_4,
  n2015_5,
  n827_32,
  ff_next_vram2_7_10,
  n2015_6,
  n1490_10,
  n827_35,
  ff_next_vram1_3_13,
  n550_6,
  n1470_35,
  n1751_7,
  ff_vram_valid,
  n317_10,
  w_ic_vram_valid,
  w_sprite_display_color_en,
  w_sprite_collision,
  n1177_9,
  w_h_count,
  ff_half_count,
  w_v_count,
  w_screen_pos_x_Z,
  w_screen_pos_y,
  w_screen_mode_vram_address,
  w_screen_mode_display_color,
  ff_current_plane_num,
  w_ic_vram_address,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_sprite_display_color
)
;
input clk85m;
input n36_6;
input reg_212lines_mode;
input w_even_we_4;
input reg_50hz_mode;
input ff_v_en_8;
input n1061_14;
input reg_interlace_mode;
input reg_left_mask;
input reg_display_on;
input w_next_1_8;
input n1836_98;
input n469_8;
input reg_scroll_planes;
input reg_interleaving_mode;
input reg_sprite_magify;
input reg_sprite_16x16;
input reg_sprite_disable;
input n521_4;
input ff_reset_n2_1;
input n959_44;
input n1061_20;
input reg_color0_opaque;
input n960_38;
input [2:0] reg_horizontal_offset_l;
input [8:3] reg_horizontal_offset_h;
input [7:4] reg_display_adjust;
input [7:0] reg_vertical_offset;
input [7:0] reg_blink_period;
input [31:0] w_screen_mode_vram_rdata;
input [7:0] reg_backdrop_color;
input [16:11] reg_pattern_generator_table_base;
input [4:0] reg_screen_mode;
input [7:0] reg_text_back_color;
input [16:10] reg_pattern_name_table_base;
input [16:6] reg_color_table_base;
input w_sprite_vram_rdata_0;
input w_sprite_vram_rdata_1;
input w_sprite_vram_rdata_2;
input w_sprite_vram_rdata_3;
input w_sprite_vram_rdata_4;
input w_sprite_vram_rdata_5;
input w_sprite_vram_rdata_6;
input w_sprite_vram_rdata_7;
input w_sprite_vram_rdata_8;
input w_sprite_vram_rdata_9;
input w_sprite_vram_rdata_10;
input w_sprite_vram_rdata_11;
input w_sprite_vram_rdata_12;
input w_sprite_vram_rdata_13;
input w_sprite_vram_rdata_14;
input w_sprite_vram_rdata_15;
input w_sprite_vram_rdata_16;
input w_sprite_vram_rdata_17;
input w_sprite_vram_rdata_18;
input w_sprite_vram_rdata_19;
input w_sprite_vram_rdata_20;
input w_sprite_vram_rdata_21;
input w_sprite_vram_rdata_22;
input w_sprite_vram_rdata_23;
input w_sprite_vram_rdata_24;
input w_sprite_vram_rdata_25;
input w_sprite_vram_rdata_26;
input w_sprite_vram_rdata_27;
input w_sprite_vram_rdata_31;
input [7:0] w_sprite_vram_rdata8;
input [16:11] reg_sprite_pattern_generator_table_base;
input [1:0] ff_status_register_pointer;
output w_pre_vram_refresh;
output w_h_count_end;
output w_h_count_end_13;
output ff_v_active_8;
output w_screen_mode_vram_valid;
output w_screen_mode_display_color_en;
output n551_30;
output n550_4;
output n2015_4;
output n2015_5;
output n827_32;
output ff_next_vram2_7_10;
output n2015_6;
output n1490_10;
output n827_35;
output ff_next_vram1_3_13;
output n550_6;
output n1470_35;
output n1751_7;
output ff_vram_valid;
output n317_10;
output w_ic_vram_valid;
output w_sprite_display_color_en;
output w_sprite_collision;
output n1177_9;
output [11:0] w_h_count;
output [12:0] ff_half_count;
output [9:0] w_v_count;
output [13:0] w_screen_pos_x_Z;
output [7:0] w_screen_pos_y;
output [16:0] w_screen_mode_vram_address;
output [7:0] w_screen_mode_display_color;
output [4:0] ff_current_plane_num;
output [16:0] w_ic_vram_address;
output [8:0] w_sprite_collision_x;
output [8:0] w_sprite_collision_y;
output [3:0] w_sprite_display_color;
wire w_screen_v_active;
wire ff_interleaving_page;
wire ff_state_1_7;
wire w_screen_mode_3_3;
wire w_sprite_mode2_4;
wire n440_10;
wire n1245_6;
wire [2:0] w_horizontal_offset_l;
wire [7:3] w_screen_pos_y_Z;
wire [8:3] w_pixel_pos_x_Z;
wire [7:0] w_pixel_pos_y_Z;
wire [0:0] ff_blink_base;
wire VCC;
wire GND;
  vdp_timing_control_ssg u_ssg (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_212lines_mode(reg_212lines_mode),
    .w_even_we_4(w_even_we_4),
    .reg_50hz_mode(reg_50hz_mode),
    .ff_v_en_8(ff_v_en_8),
    .n1061_14(n1061_14),
    .reg_interlace_mode(reg_interlace_mode),
    .reg_horizontal_offset_l(reg_horizontal_offset_l[2:0]),
    .reg_horizontal_offset_h(reg_horizontal_offset_h[8:3]),
    .reg_display_adjust(reg_display_adjust[7:4]),
    .reg_vertical_offset(reg_vertical_offset[7:0]),
    .reg_blink_period(reg_blink_period[7:0]),
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .w_screen_v_active(w_screen_v_active),
    .ff_interleaving_page(ff_interleaving_page),
    .w_h_count_end(w_h_count_end),
    .w_h_count_end_13(w_h_count_end_13),
    .ff_v_active_8(ff_v_active_8),
    .w_horizontal_offset_l(w_horizontal_offset_l[2:0]),
    .w_h_count(w_h_count[11:0]),
    .ff_half_count(ff_half_count[12:0]),
    .w_v_count(w_v_count[9:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:0]),
    .w_screen_pos_y_Z(w_screen_pos_y_Z[7:3]),
    .w_pixel_pos_x_Z(w_pixel_pos_x_Z[8:3]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .w_screen_pos_y(w_screen_pos_y[7:0]),
    .ff_blink_base(ff_blink_base[0])
);
  vdp_timing_control_screen_mode u_screen_mode (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_left_mask(reg_left_mask),
    .reg_display_on(reg_display_on),
    .w_screen_v_active(w_screen_v_active),
    .w_next_1_8(w_next_1_8),
    .n317_10(n317_10),
    .n1836_98(n1836_98),
    .n440_10(n440_10),
    .n1245_6(n1245_6),
    .w_sprite_mode2_4(w_sprite_mode2_4),
    .n469_8(n469_8),
    .ff_interleaving_page(ff_interleaving_page),
    .reg_scroll_planes(reg_scroll_planes),
    .reg_interleaving_mode(reg_interleaving_mode),
    .w_screen_mode_vram_rdata(w_screen_mode_vram_rdata[31:0]),
    .w_screen_pos_y_Z(w_screen_pos_y_Z[7:3]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:0]),
    .w_horizontal_offset_l(w_horizontal_offset_l[2:0]),
    .w_pixel_pos_x_Z(w_pixel_pos_x_Z[8:3]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[16:11]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .reg_text_back_color(reg_text_back_color[7:0]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[16:10]),
    .reg_color_table_base(reg_color_table_base[16:6]),
    .ff_blink_base(ff_blink_base[0]),
    .w_screen_mode_vram_valid(w_screen_mode_vram_valid),
    .w_screen_mode_display_color_en(w_screen_mode_display_color_en),
    .ff_state_1_7(ff_state_1_7),
    .n551_30(n551_30),
    .w_screen_mode_3_3(w_screen_mode_3_3),
    .n550_4(n550_4),
    .n2015_4(n2015_4),
    .n2015_5(n2015_5),
    .n827_32(n827_32),
    .ff_next_vram2_7_10(ff_next_vram2_7_10),
    .n2015_6(n2015_6),
    .n1490_10(n1490_10),
    .n827_35(n827_35),
    .ff_next_vram1_3_13(ff_next_vram1_3_13),
    .n550_6(n550_6),
    .n1470_35(n1470_35),
    .n1751_7(n1751_7),
    .w_screen_mode_vram_address(w_screen_mode_vram_address[16:0]),
    .w_screen_mode_display_color(w_screen_mode_display_color[7:0])
);
  vdp_timing_control_sprite u_sprite (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .n1751_7(n1751_7),
    .n550_6(n550_6),
    .reg_sprite_magify(reg_sprite_magify),
    .reg_sprite_16x16(reg_sprite_16x16),
    .reg_sprite_disable(reg_sprite_disable),
    .w_screen_v_active(w_screen_v_active),
    .n521_4(n521_4),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_display_on(reg_display_on),
    .w_screen_mode_3_3(w_screen_mode_3_3),
    .ff_next_vram2_7_10(ff_next_vram2_7_10),
    .ff_state_1_7(ff_state_1_7),
    .ff_reset_n2_1(ff_reset_n2_1),
    .n959_44(n959_44),
    .n1061_20(n1061_20),
    .reg_color0_opaque(reg_color0_opaque),
    .n960_38(n960_38),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:0]),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata_0),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata_1),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata_2),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata_3),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata_4),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata_5),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata_6),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata_7),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata_8),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata_9),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata_10),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata_11),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata_12),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata_13),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata_14),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata_15),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata_16),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata_17),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata_18),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata_19),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata_20),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata_21),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata_22),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata_23),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata_24),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata_25),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata_26),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata_27),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata_31),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .w_horizontal_offset_l(w_horizontal_offset_l[2:0]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[16:11]),
    .ff_status_register_pointer(ff_status_register_pointer[1:0]),
    .w_sprite_mode2_4(w_sprite_mode2_4),
    .ff_vram_valid(ff_vram_valid),
    .n440_10(n440_10),
    .n317_10(n317_10),
    .w_ic_vram_valid(w_ic_vram_valid),
    .n1245_6(n1245_6),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .w_sprite_collision(w_sprite_collision),
    .n1177_9(n1177_9),
    .ff_current_plane_num(ff_current_plane_num[4:0]),
    .w_ic_vram_address(w_ic_vram_address[16:0]),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control */
module vdp_command_cache (
  clk85m,
  n36_6,
  ff_start,
  ff_cache_flush_start,
  ff_cache_vram_valid,
  ff_cache_vram_write,
  n369_7,
  w_pulse1,
  ff_vram_wdata_mask_3_9,
  w_command_vram_rdata_en,
  ff_cache_vram_address,
  w_command_vram_rdata,
  ff_cache_vram_wdata,
  w_screen_pos_x_Z,
  w_command_vram_write,
  w_command_vram_valid,
  w_cache_flush_end,
  n5284_7,
  w_cache_vram_rdata_en,
  w_command_vram_address,
  w_command_vram_wdata,
  w_command_vram_wdata_mask,
  w_cache_vram_rdata
)
;
input clk85m;
input n36_6;
input ff_start;
input ff_cache_flush_start;
input ff_cache_vram_valid;
input ff_cache_vram_write;
input n369_7;
input w_pulse1;
input ff_vram_wdata_mask_3_9;
input w_command_vram_rdata_en;
input [16:0] ff_cache_vram_address;
input [31:0] w_command_vram_rdata;
input [7:0] ff_cache_vram_wdata;
input [3:3] w_screen_pos_x_Z;
output w_command_vram_write;
output w_command_vram_valid;
output w_cache_flush_end;
output n5284_7;
output w_cache_vram_rdata_en;
output [16:2] w_command_vram_address;
output [31:0] w_command_vram_wdata;
output [3:0] w_command_vram_wdata_mask;
output [7:0] w_cache_vram_rdata;
wire n81_6;
wire n81_7;
wire n82_6;
wire n82_7;
wire n83_6;
wire n83_7;
wire n84_6;
wire n84_7;
wire n85_6;
wire n85_7;
wire n86_6;
wire n86_7;
wire n87_6;
wire n87_7;
wire n88_6;
wire n88_7;
wire n89_6;
wire n89_7;
wire n90_6;
wire n90_7;
wire n91_6;
wire n91_7;
wire n92_6;
wire n92_7;
wire n93_6;
wire n93_7;
wire n94_6;
wire n94_7;
wire n95_6;
wire n95_7;
wire n96_6;
wire n96_7;
wire n97_6;
wire n97_7;
wire n98_6;
wire n98_7;
wire n99_6;
wire n99_7;
wire n100_6;
wire n100_7;
wire n101_6;
wire n101_7;
wire n102_6;
wire n102_7;
wire n103_6;
wire n103_7;
wire n104_6;
wire n104_7;
wire n105_6;
wire n105_7;
wire n106_6;
wire n106_7;
wire n107_6;
wire n107_7;
wire n108_6;
wire n108_7;
wire n109_6;
wire n109_7;
wire n110_6;
wire n110_7;
wire n111_6;
wire n111_7;
wire n112_6;
wire n112_7;
wire n113_6;
wire n113_7;
wire n114_6;
wire n114_7;
wire n115_6;
wire n115_7;
wire n116_6;
wire n116_7;
wire n117_6;
wire n117_7;
wire n118_6;
wire n118_7;
wire n119_6;
wire n119_7;
wire n120_6;
wire n120_7;
wire n121_6;
wire n121_7;
wire n122_6;
wire n122_7;
wire n123_6;
wire n123_7;
wire n124_6;
wire n124_7;
wire n125_6;
wire n125_7;
wire n126_6;
wire n126_7;
wire n127_6;
wire n127_7;
wire n466_6;
wire n466_7;
wire n469_6;
wire n469_7;
wire n470_6;
wire n470_7;
wire n471_6;
wire n471_7;
wire n472_6;
wire n472_7;
wire n473_6;
wire n473_7;
wire n474_6;
wire n474_7;
wire n475_6;
wire n475_7;
wire n476_6;
wire n476_7;
wire n508_6;
wire n508_7;
wire n511_6;
wire n511_7;
wire n512_6;
wire n512_7;
wire n513_6;
wire n513_7;
wire n514_6;
wire n514_7;
wire n515_6;
wire n515_7;
wire n516_6;
wire n516_7;
wire n517_6;
wire n517_7;
wire n518_6;
wire n518_7;
wire n550_6;
wire n550_7;
wire n553_6;
wire n553_7;
wire n554_6;
wire n554_7;
wire n555_6;
wire n555_7;
wire n556_6;
wire n556_7;
wire n557_6;
wire n557_7;
wire n558_6;
wire n558_7;
wire n559_6;
wire n559_7;
wire n560_6;
wire n560_7;
wire n592_6;
wire n592_7;
wire n595_6;
wire n595_7;
wire n596_6;
wire n596_7;
wire n597_6;
wire n597_7;
wire n598_6;
wire n598_7;
wire n599_6;
wire n599_7;
wire n600_6;
wire n600_7;
wire n601_6;
wire n601_7;
wire n602_6;
wire n602_7;
wire n4780_6;
wire n4780_7;
wire n4781_6;
wire n4781_7;
wire n4782_6;
wire n4782_7;
wire n4783_6;
wire n4783_7;
wire n4784_6;
wire n4784_7;
wire n4785_6;
wire n4785_7;
wire n4786_6;
wire n4786_7;
wire n4787_6;
wire n4787_7;
wire w_cache2_hit;
wire n5084_5;
wire n5085_4;
wire n5086_4;
wire n5087_4;
wire n5088_4;
wire n5089_4;
wire n5090_4;
wire n5091_4;
wire n5092_4;
wire n5093_4;
wire n5094_4;
wire n5095_4;
wire n5096_4;
wire n5097_4;
wire n5098_4;
wire n5156_5;
wire n5157_4;
wire n5158_4;
wire n5159_4;
wire n5160_4;
wire n5161_4;
wire n5162_4;
wire n5163_4;
wire n5164_5;
wire n5165_4;
wire n5166_4;
wire n5167_4;
wire n5168_4;
wire n5169_4;
wire n5170_4;
wire n5171_4;
wire n5172_5;
wire n5173_4;
wire n5174_4;
wire n5175_4;
wire n5176_4;
wire n5177_4;
wire n5178_4;
wire n5179_4;
wire n5180_5;
wire n5181_4;
wire n5182_4;
wire n5183_4;
wire n5184_4;
wire n5185_4;
wire n5186_4;
wire n5187_4;
wire n5851_9;
wire n5852_9;
wire n5853_9;
wire n5854_9;
wire n5855_9;
wire n5856_9;
wire n5857_9;
wire n5858_9;
wire n5859_9;
wire n5860_9;
wire n5861_9;
wire n5862_9;
wire n5863_9;
wire n5864_9;
wire n5865_9;
wire n5866_4;
wire n5867_4;
wire n5868_4;
wire n5869_4;
wire n5870_4;
wire n5871_4;
wire n5872_4;
wire n5873_4;
wire n5874_4;
wire n5875_4;
wire n5876_4;
wire n5877_4;
wire n5878_4;
wire n5879_4;
wire n5880_4;
wire n5881_4;
wire n5882_4;
wire n5883_4;
wire n5884_4;
wire n5885_4;
wire n5886_4;
wire n5887_4;
wire n5888_4;
wire n5889_4;
wire n5890_4;
wire n5891_4;
wire n5892_4;
wire n5893_4;
wire n5894_4;
wire n5895_4;
wire n5896_4;
wire n5897_4;
wire n5898_9;
wire ff_cache0_already_read_8;
wire ff_cache1_already_read_8;
wire ff_cache2_already_read_8;
wire ff_cache3_already_read_9;
wire ff_flush_state_1_7;
wire n6694_7;
wire ff_vram_wdata_31_7;
wire ff_cache0_address_15_10;
wire ff_cache0_data_31_10;
wire ff_cache0_data_23_10;
wire ff_cache0_data_15_10;
wire ff_cache0_data_7_10;
wire ff_cache1_data_31_10;
wire ff_cache1_data_23_10;
wire ff_cache1_data_15_10;
wire ff_cache1_data_7_10;
wire ff_cache2_address_16_10;
wire ff_cache2_data_31_10;
wire ff_cache2_data_23_10;
wire ff_cache2_data_15_10;
wire ff_cache2_data_7_10;
wire ff_cache3_address_16_10;
wire ff_cache3_data_31_10;
wire ff_cache3_data_23_10;
wire ff_cache3_data_15_10;
wire ff_cache3_data_7_10;
wire ff_cache0_data_en_8;
wire ff_cache1_data_en_8;
wire ff_cache2_data_en_8;
wire ff_cache3_data_en_8;
wire ff_busy_8;
wire ff_cache0_data_mask_2_11;
wire ff_cache0_data_mask_1_10;
wire ff_cache0_data_mask_0_10;
wire ff_cache3_data_mask_3_11;
wire ff_cache3_data_mask_2_10;
wire ff_cache3_data_mask_1_10;
wire ff_cache3_data_mask_0_10;
wire ff_cache0_data_mask_3_10;
wire ff_vram_valid_7;
wire ff_cache1_data_mask_3_12;
wire ff_cache1_data_mask_2_11;
wire ff_cache1_data_mask_1_11;
wire ff_cache1_data_mask_0_11;
wire ff_cache2_data_mask_3_12;
wire ff_cache2_data_mask_2_11;
wire ff_cache2_data_mask_1_11;
wire ff_cache2_data_mask_0_11;
wire n6411_8;
wire n6409_10;
wire n6697_9;
wire n6695_11;
wire n6694_9;
wire n6693_10;
wire n5015_8;
wire n5016_7;
wire n5017_7;
wire n5018_7;
wire n5019_7;
wire n5020_7;
wire n5021_7;
wire n5022_7;
wire n1350_4;
wire n5851_10;
wire n5851_11;
wire n5851_12;
wire n5852_10;
wire n5852_11;
wire n5852_12;
wire n5853_10;
wire n5853_11;
wire n5853_12;
wire n5854_10;
wire n5854_11;
wire n5854_12;
wire n5854_13;
wire n5855_10;
wire n5855_11;
wire n5856_10;
wire n5856_11;
wire n5856_12;
wire n5857_10;
wire n5857_11;
wire n5858_10;
wire n5858_11;
wire n5858_12;
wire n5859_10;
wire n5859_11;
wire n5859_12;
wire n5859_13;
wire n5860_10;
wire n5860_11;
wire n5861_10;
wire n5861_11;
wire n5861_12;
wire n5862_10;
wire n5862_11;
wire n5862_12;
wire n5863_10;
wire n5863_11;
wire n5863_12;
wire n5864_10;
wire n5864_11;
wire n5865_10;
wire n5865_11;
wire n5865_12;
wire n5866_6;
wire n5866_7;
wire n5867_5;
wire n5867_6;
wire n5868_5;
wire n5868_6;
wire n5869_5;
wire n5869_6;
wire n5870_5;
wire n5870_6;
wire n5871_5;
wire n5871_6;
wire n5872_5;
wire n5872_6;
wire n5873_5;
wire n5873_6;
wire n5874_5;
wire n5874_6;
wire n5875_5;
wire n5875_6;
wire n5876_5;
wire n5876_6;
wire n5877_5;
wire n5877_6;
wire n5878_5;
wire n5878_6;
wire n5879_5;
wire n5879_6;
wire n5880_5;
wire n5880_6;
wire n5881_5;
wire n5881_6;
wire n5882_5;
wire n5882_6;
wire n5883_5;
wire n5883_6;
wire n5884_5;
wire n5884_6;
wire n5885_5;
wire n5885_6;
wire n5886_5;
wire n5886_6;
wire n5887_5;
wire n5887_6;
wire n5888_5;
wire n5888_6;
wire n5889_5;
wire n5889_6;
wire n5890_5;
wire n5890_6;
wire n5891_5;
wire n5891_6;
wire n5891_7;
wire n5892_5;
wire n5892_6;
wire n5893_5;
wire n5893_6;
wire n5894_5;
wire n5894_6;
wire n5895_5;
wire n5895_6;
wire n5896_5;
wire n5897_5;
wire n5897_6;
wire n5898_10;
wire n5898_11;
wire n5898_12;
wire n5899_10;
wire n5899_11;
wire n5900_10;
wire n5900_11;
wire n5901_10;
wire n5901_11;
wire ff_cache0_already_read_9;
wire ff_cache1_already_read_9;
wire ff_cache1_already_read_10;
wire ff_cache1_already_read_11;
wire ff_cache2_already_read_10;
wire ff_cache2_already_read_11;
wire ff_cache2_already_read_12;
wire ff_cache_vram_rdata_en_7;
wire ff_cache_vram_rdata_en_9;
wire ff_flush_state_2_9;
wire n6693_11;
wire ff_vram_wdata_31_8;
wire ff_cache0_address_15_11;
wire ff_cache1_address_16_11;
wire ff_cache1_data_31_14;
wire ff_cache2_address_16_11;
wire ff_cache3_address_16_11;
wire ff_cache3_data_31_11;
wire ff_cache3_data_23_11;
wire ff_cache3_data_15_11;
wire ff_cache3_data_7_11;
wire ff_vram_address_16_15;
wire ff_cache0_data_en_9;
wire ff_cache0_data_en_10;
wire ff_cache1_data_en_9;
wire ff_cache1_data_en_11;
wire ff_cache2_data_en_9;
wire ff_cache2_data_en_11;
wire ff_cache3_data_en_10;
wire ff_busy_9;
wire ff_cache0_data_mask_2_13;
wire ff_cache0_data_mask_2_14;
wire ff_cache3_data_mask_3_12;
wire ff_cache3_data_mask_3_13;
wire ff_cache3_data_mask_3_15;
wire ff_cache3_data_mask_2_11;
wire ff_cache3_data_mask_1_11;
wire ff_cache3_data_mask_0_11;
wire ff_vram_valid_8;
wire ff_vram_valid_9;
wire ff_cache1_data_mask_3_14;
wire ff_cache2_data_mask_3_13;
wire ff_cache2_data_mask_3_14;
wire ff_cache2_data_mask_2_12;
wire ff_cache2_data_mask_1_12;
wire ff_cache2_data_mask_0_12;
wire n6411_9;
wire n6188_8;
wire n6188_9;
wire n6409_11;
wire n6695_12;
wire n6693_14;
wire n5850_12;
wire n5643_9;
wire n5625_9;
wire n5851_13;
wire n5851_14;
wire n5851_15;
wire n5851_16;
wire n5851_17;
wire n5851_18;
wire n5852_15;
wire n5852_16;
wire n5852_17;
wire n5852_18;
wire n5853_14;
wire n5853_15;
wire n5853_16;
wire n5853_17;
wire n5854_14;
wire n5854_15;
wire n5854_16;
wire n5855_12;
wire n5855_13;
wire n5856_13;
wire n5856_14;
wire n5856_15;
wire n5856_16;
wire n5857_12;
wire n5857_13;
wire n5858_13;
wire n5858_14;
wire n5858_15;
wire n5859_14;
wire n5859_15;
wire n5859_16;
wire n5859_17;
wire n5860_12;
wire n5860_13;
wire n5861_13;
wire n5861_14;
wire n5861_15;
wire n5861_16;
wire n5862_13;
wire n5862_14;
wire n5862_15;
wire n5863_13;
wire n5863_14;
wire n5863_15;
wire n5864_12;
wire n5864_13;
wire n5865_13;
wire n5865_14;
wire n5865_15;
wire n5866_9;
wire n5866_10;
wire n5866_12;
wire n5866_13;
wire n5867_8;
wire n5867_9;
wire n5867_10;
wire n5867_11;
wire n5868_8;
wire n5868_9;
wire n5868_10;
wire n5868_11;
wire n5868_13;
wire n5869_7;
wire n5869_8;
wire n5869_9;
wire n5869_10;
wire n5870_8;
wire n5870_9;
wire n5870_10;
wire n5870_11;
wire n5870_12;
wire n5870_13;
wire n5871_7;
wire n5871_8;
wire n5871_10;
wire n5871_11;
wire n5872_7;
wire n5872_8;
wire n5872_10;
wire n5872_11;
wire n5873_8;
wire n5873_9;
wire n5873_10;
wire n5873_11;
wire n5874_7;
wire n5874_8;
wire n5874_10;
wire n5874_11;
wire n5875_7;
wire n5875_8;
wire n5875_10;
wire n5875_11;
wire n5876_7;
wire n5876_8;
wire n5876_9;
wire n5876_10;
wire n5876_11;
wire n5876_12;
wire n5877_7;
wire n5877_8;
wire n5877_10;
wire n5877_11;
wire n5878_7;
wire n5878_8;
wire n5878_10;
wire n5878_11;
wire n5879_7;
wire n5879_8;
wire n5879_9;
wire n5879_10;
wire n5880_8;
wire n5880_9;
wire n5880_11;
wire n5880_12;
wire n5881_7;
wire n5881_8;
wire n5881_10;
wire n5881_11;
wire n5882_7;
wire n5882_8;
wire n5882_10;
wire n5882_11;
wire n5883_8;
wire n5883_9;
wire n5883_10;
wire n5883_11;
wire n5884_7;
wire n5884_9;
wire n5884_10;
wire n5884_11;
wire n5884_12;
wire n5885_7;
wire n5885_8;
wire n5885_10;
wire n5885_11;
wire n5886_7;
wire n5886_8;
wire n5886_10;
wire n5886_11;
wire n5887_9;
wire n5887_10;
wire n5888_7;
wire n5888_8;
wire n5888_10;
wire n5888_11;
wire n5889_8;
wire n5889_9;
wire n5889_10;
wire n5889_11;
wire n5890_7;
wire n5890_8;
wire n5890_10;
wire n5890_11;
wire n5891_14;
wire n5891_15;
wire n5892_7;
wire n5892_8;
wire n5892_10;
wire n5892_11;
wire n5893_7;
wire n5893_9;
wire n5893_10;
wire n5893_11;
wire n5894_7;
wire n5894_8;
wire n5894_9;
wire n5894_10;
wire n5894_12;
wire n5895_7;
wire n5895_8;
wire n5895_10;
wire n5895_11;
wire n5896_6;
wire n5896_7;
wire n5896_8;
wire n5897_7;
wire n5897_8;
wire n5897_10;
wire n5897_11;
wire n5898_13;
wire n5898_14;
wire n5898_15;
wire n5899_12;
wire n5899_14;
wire n5899_15;
wire n5899_16;
wire n5900_12;
wire n5900_13;
wire n5900_14;
wire n5900_15;
wire n5900_16;
wire n5901_13;
wire n5901_14;
wire n5901_15;
wire n5901_16;
wire ff_cache0_already_read_12;
wire ff_cache0_already_read_13;
wire ff_cache2_already_read_13;
wire ff_cache3_already_read_12;
wire ff_cache_vram_rdata_en_10;
wire n6693_16;
wire n6693_17;
wire n6693_18;
wire ff_cache0_address_15_13;
wire ff_cache0_data_31_12;
wire ff_cache1_address_16_12;
wire ff_cache1_address_16_13;
wire ff_cache2_address_16_13;
wire ff_cache2_address_16_14;
wire ff_cache3_address_16_12;
wire ff_cache3_address_16_13;
wire ff_cache0_data_mask_2_15;
wire ff_cache1_data_mask_3_17;
wire ff_cache2_data_mask_3_16;
wire n6695_13;
wire n6695_14;
wire n5850_13;
wire n5851_19;
wire n5851_20;
wire n5851_21;
wire n5855_14;
wire n5855_15;
wire n5855_16;
wire n5857_14;
wire n5857_15;
wire n5857_16;
wire n5859_18;
wire n5860_14;
wire n5860_15;
wire n5860_16;
wire n5864_14;
wire n5864_15;
wire n5864_16;
wire n5866_17;
wire n5872_15;
wire n5875_15;
wire n5876_13;
wire n5876_20;
wire n5884_14;
wire n5884_15;
wire n5887_11;
wire n5887_12;
wire n5887_13;
wire n5887_14;
wire n5887_15;
wire n5888_15;
wire n5893_13;
wire n5893_14;
wire n5894_13;
wire n5894_14;
wire n5894_15;
wire n5894_17;
wire n5896_9;
wire n5896_10;
wire n5896_11;
wire n5896_13;
wire n5896_14;
wire n5898_16;
wire n5898_17;
wire n5898_18;
wire n5898_19;
wire n5899_17;
wire n5899_18;
wire n5899_19;
wire n5899_20;
wire n5900_17;
wire n5900_20;
wire n5901_17;
wire n5901_18;
wire n5901_19;
wire n5901_20;
wire ff_cache_vram_rdata_en_12;
wire ff_cache_vram_rdata_en_13;
wire n6693_19;
wire n6693_20;
wire n6695_15;
wire n6695_16;
wire n6695_17;
wire n5850_14;
wire n5850_15;
wire n5851_22;
wire n5876_21;
wire n5876_22;
wire n5876_23;
wire n5896_15;
wire n5896_17;
wire n5898_20;
wire ff_cache_vram_rdata_en_15;
wire ff_cache3_already_read_14;
wire ff_cache_vram_rdata_en_17;
wire n5896_19;
wire n5876_25;
wire ff_cache0_address_15_15;
wire ff_cache0_already_read_15;
wire ff_cache0_data_en_13;
wire n5894_19;
wire ff_cache3_already_read_16;
wire n6188_11;
wire ff_vram_address_16_17;
wire ff_vram_address_16_19;
wire ff_cache1_data_7_14;
wire n5625_11;
wire n5633_11;
wire n5638_11;
wire n5643_11;
wire ff_cache1_data_15_14;
wire n5624_10;
wire n5632_11;
wire n5637_11;
wire n5642_10;
wire ff_cache1_data_23_14;
wire n5623_10;
wire n5631_11;
wire n5636_11;
wire n5641_10;
wire ff_cache1_data_31_17;
wire n5622_10;
wire n5630_11;
wire n5635_11;
wire n5640_10;
wire n5876_27;
wire ff_cache1_already_read_14;
wire ff_cache1_data_en_13;
wire ff_cache1_data_7_16;
wire ff_cache1_data_15_16;
wire ff_cache1_data_23_16;
wire ff_cache1_data_31_19;
wire ff_cache_vram_rdata_en_19;
wire ff_cache1_data_31_21;
wire ff_vram_wdata_31_12;
wire n6694_13;
wire ff_cache0_data_mask_2_17;
wire n5022_10;
wire n5901_22;
wire n5887_17;
wire ff_cache2_data_en_13;
wire ff_cache2_data_7_13;
wire ff_cache2_data_15_13;
wire ff_cache2_data_23_13;
wire ff_cache2_data_31_14;
wire ff_cache2_address_16_16;
wire ff_cache3_data_31_15;
wire ff_cache3_data_mask_3_19;
wire ff_cache2_data_31_16;
wire ff_cache0_already_read_17;
wire ff_cache2_data_mask_3_18;
wire ff_cache3_data_mask_3_21;
wire ff_cache3_data_31_17;
wire n6693_24;
wire ff_cache1_data_mask_3_19;
wire ff_cache1_data_mask_3_21;
wire ff_cache2_already_read_16;
wire ff_cache1_data_31_23;
wire n1357_5;
wire n1356_5;
wire n1355_5;
wire n1354_5;
wire n1353_5;
wire n1352_5;
wire n1351_5;
wire n1350_6;
wire n5896_21;
wire n5897_17;
wire n5895_17;
wire n5883_17;
wire n5881_17;
wire n5879_18;
wire n5878_17;
wire n5877_17;
wire n5874_17;
wire n5871_17;
wire n5870_19;
wire n5869_18;
wire n5891_18;
wire n5852_21;
wire ff_cache_vram_rdata_en_21;
wire n5890_17;
wire n5885_17;
wire n5882_17;
wire n5891_20;
wire n5879_20;
wire n5869_20;
wire n5868_18;
wire n5866_19;
wire ff_vram_wdata_31_14;
wire n6693_26;
wire n5880_17;
wire n5901_24;
wire n5900_22;
wire n5899_22;
wire n5892_17;
wire n5886_17;
wire n5867_17;
wire n5899_24;
wire n5873_17;
wire n5900_24;
wire n5892_19;
wire n5891_22;
wire n5890_19;
wire n5889_17;
wire n5888_17;
wire n5886_19;
wire n5885_19;
wire n5883_19;
wire n5882_19;
wire n5881_19;
wire n5879_22;
wire n5878_19;
wire n5877_19;
wire n5876_29;
wire n5875_17;
wire n5873_19;
wire n5872_17;
wire n5871_19;
wire n5870_21;
wire n5869_22;
wire n5868_20;
wire n5867_19;
wire n5866_21;
wire n5897_19;
wire n5895_19;
wire n5893_17;
wire n5884_18;
wire n5880_19;
wire n5874_19;
wire n5853_19;
wire n5897_21;
wire n5895_21;
wire n5893_19;
wire n5892_21;
wire n5890_21;
wire n5889_19;
wire n5888_19;
wire n5885_21;
wire n5884_20;
wire n5883_21;
wire n5882_21;
wire n5881_21;
wire n5880_21;
wire n5879_24;
wire n5876_31;
wire n5875_19;
wire n5874_21;
wire n5873_21;
wire n5872_19;
wire n5871_21;
wire n5870_23;
wire n5869_24;
wire n5867_21;
wire n5891_24;
wire n5886_21;
wire n5878_21;
wire n5877_21;
wire n5868_22;
wire n5866_23;
wire n5897_23;
wire n5895_23;
wire n5893_21;
wire n5890_23;
wire n5889_21;
wire n5886_23;
wire n5885_23;
wire n5884_22;
wire n5882_23;
wire n5880_23;
wire n5879_26;
wire n5878_23;
wire n5877_23;
wire n5876_33;
wire n5874_23;
wire n5873_23;
wire n5870_25;
wire n5869_26;
wire n5868_24;
wire n5866_25;
wire n5892_23;
wire n5891_26;
wire n5888_21;
wire n5887_19;
wire n5883_23;
wire n5881_23;
wire n5875_21;
wire n5872_21;
wire n5871_23;
wire n5867_23;
wire n5897_25;
wire n5895_25;
wire n5894_21;
wire n5892_25;
wire n5890_25;
wire n5889_23;
wire n5888_23;
wire n5886_25;
wire n5885_25;
wire n5883_25;
wire n5882_25;
wire n5881_25;
wire n5880_25;
wire n5879_28;
wire n5878_25;
wire n5877_25;
wire n5876_35;
wire n5875_23;
wire n5874_25;
wire n5873_25;
wire n5872_23;
wire n5871_25;
wire n5869_28;
wire n5868_26;
wire n5867_25;
wire n5866_27;
wire n5891_28;
wire n5870_27;
wire n5889_25;
wire n6694_15;
wire ff_cache2_already_read_18;
wire n5891_30;
wire n5023_10;
wire ff_cache1_address_16_15;
wire ff_cache1_data_mask_3_23;
wire ff_cache_vram_rdata_7_11;
wire n5852_23;
wire n5850_17;
wire ff_cache3_data_mask_3_23;
wire ff_cache0_data_15_13;
wire ff_cache0_data_23_13;
wire ff_cache0_data_31_14;
wire ff_cache0_data_7_13;
wire n5866_29;
wire n5852_25;
wire ff_cache3_data_en_12;
wire n6692_11;
wire n6693_28;
wire n5850_19;
wire n5900_26;
wire ff_cache0_already_read;
wire ff_cache1_already_read;
wire ff_cache2_already_read;
wire ff_cache3_already_read;
wire ff_cache0_data_en;
wire ff_cache1_data_en;
wire ff_cache2_data_en;
wire ff_cache3_data_en;
wire ff_busy;
wire n4_1_SUM;
wire n4_3;
wire n5_1_SUM;
wire n5_3;
wire n6_1_SUM;
wire n6_3;
wire n7_1_SUM;
wire n7_3;
wire n8_1_SUM;
wire n8_3;
wire n9_1_SUM;
wire n9_3;
wire n10_1_SUM;
wire n10_3;
wire n11_1_SUM;
wire n11_3;
wire n12_1_SUM;
wire n12_3;
wire n13_1_SUM;
wire n13_3;
wire n14_1_SUM;
wire n14_3;
wire n15_1_SUM;
wire n15_3;
wire n16_1_SUM;
wire n16_3;
wire n17_1_SUM;
wire n17_3;
wire n18_1_SUM;
wire n18_3;
wire n21_1_SUM;
wire n21_3;
wire n22_1_SUM;
wire n22_3;
wire n23_1_SUM;
wire n23_3;
wire n24_1_SUM;
wire n24_3;
wire n25_1_SUM;
wire n25_3;
wire n26_1_SUM;
wire n26_3;
wire n27_1_SUM;
wire n27_3;
wire n28_1_SUM;
wire n28_3;
wire n29_1_SUM;
wire n29_3;
wire n30_1_SUM;
wire n30_3;
wire n31_1_SUM;
wire n31_3;
wire n32_1_SUM;
wire n32_3;
wire n33_1_SUM;
wire n33_3;
wire n34_1_SUM;
wire n34_3;
wire n35_1_SUM;
wire n35_3;
wire n38_1_SUM;
wire n38_3;
wire n39_1_SUM;
wire n39_3;
wire n40_1_SUM;
wire n40_3;
wire n41_1_SUM;
wire n41_3;
wire n42_1_SUM;
wire n42_3;
wire n43_1_SUM;
wire n43_3;
wire n44_1_SUM;
wire n44_3;
wire n45_1_SUM;
wire n45_3;
wire n46_1_SUM;
wire n46_3;
wire n47_1_SUM;
wire n47_3;
wire n48_1_SUM;
wire n48_3;
wire n49_1_SUM;
wire n49_3;
wire n50_1_SUM;
wire n50_3;
wire n51_1_SUM;
wire n51_3;
wire n52_1_SUM;
wire n52_3;
wire n55_1_SUM;
wire n55_3;
wire n56_1_SUM;
wire n56_3;
wire n57_1_SUM;
wire n57_3;
wire n58_1_SUM;
wire n58_3;
wire n59_1_SUM;
wire n59_3;
wire n60_1_SUM;
wire n60_3;
wire n61_1_SUM;
wire n61_3;
wire n62_1_SUM;
wire n62_3;
wire n63_1_SUM;
wire n63_3;
wire n64_1_SUM;
wire n64_3;
wire n65_1_SUM;
wire n65_3;
wire n66_1_SUM;
wire n66_3;
wire n67_1_SUM;
wire n67_3;
wire n68_1_SUM;
wire n68_3;
wire n69_1_SUM;
wire n69_3;
wire n81_9;
wire n82_9;
wire n83_9;
wire n84_9;
wire n85_9;
wire n86_9;
wire n87_9;
wire n88_9;
wire n89_9;
wire n90_9;
wire n91_9;
wire n92_9;
wire n93_9;
wire n94_9;
wire n95_9;
wire n96_9;
wire n97_9;
wire n98_9;
wire n99_9;
wire n100_9;
wire n101_9;
wire n102_9;
wire n103_9;
wire n104_9;
wire n105_9;
wire n106_9;
wire n107_9;
wire n108_9;
wire n109_9;
wire n110_9;
wire n111_9;
wire n112_9;
wire n113_9;
wire n114_9;
wire n115_9;
wire n116_9;
wire n117_9;
wire n118_9;
wire n119_9;
wire n120_9;
wire n122_9;
wire n123_9;
wire n124_9;
wire n125_9;
wire n126_9;
wire n127_9;
wire n466_9;
wire n469_9;
wire n470_9;
wire n471_9;
wire n472_9;
wire n473_9;
wire n474_9;
wire n475_9;
wire n476_9;
wire n508_9;
wire n511_9;
wire n512_9;
wire n513_9;
wire n514_9;
wire n515_9;
wire n516_9;
wire n517_9;
wire n518_9;
wire n550_9;
wire n553_9;
wire n554_9;
wire n555_9;
wire n556_9;
wire n557_9;
wire n558_9;
wire n559_9;
wire n560_9;
wire n592_9;
wire n595_9;
wire n596_9;
wire n597_9;
wire n598_9;
wire n599_9;
wire n600_9;
wire n601_9;
wire n602_9;
wire n4780_9;
wire n4781_9;
wire n4782_9;
wire n4783_9;
wire n4784_9;
wire n4785_9;
wire n4786_9;
wire n4787_9;
wire n1210_3;
wire n1211_3;
wire n1212_3;
wire n1213_3;
wire n1214_3;
wire n1215_3;
wire n1216_3;
wire n1217_3;
wire n5015_6;
wire n5016_5;
wire n5017_5;
wire n5018_5;
wire n5019_5;
wire n5020_5;
wire n5021_5;
wire n5022_5;
wire [16:2] ff_cache0_address;
wire [31:0] ff_cache0_data;
wire [3:0] ff_cache0_data_mask;
wire [16:2] ff_cache1_address;
wire [31:0] ff_cache1_data;
wire [3:0] ff_cache1_data_mask;
wire [16:2] ff_cache2_address;
wire [31:0] ff_cache2_data;
wire [3:0] ff_cache2_data_mask;
wire [16:2] ff_cache3_address;
wire [31:0] ff_cache3_data;
wire [3:0] ff_cache3_data_mask;
wire [2:0] ff_flush_state;
wire [1:0] ff_priority;
wire VCC;
wire GND;
  LUT3 n81_s6 (
    .F(n81_6),
    .I0(ff_cache0_address[16]),
    .I1(ff_cache1_address[16]),
    .I2(ff_priority[0]) 
);
defparam n81_s6.INIT=8'hCA;
  LUT3 n81_s7 (
    .F(n81_7),
    .I0(ff_cache2_address[16]),
    .I1(ff_cache3_address[16]),
    .I2(ff_priority[0]) 
);
defparam n81_s7.INIT=8'hCA;
  LUT3 n82_s6 (
    .F(n82_6),
    .I0(ff_cache0_address[15]),
    .I1(ff_cache1_address[15]),
    .I2(ff_priority[0]) 
);
defparam n82_s6.INIT=8'hCA;
  LUT3 n82_s7 (
    .F(n82_7),
    .I0(ff_cache2_address[15]),
    .I1(ff_cache3_address[15]),
    .I2(ff_priority[0]) 
);
defparam n82_s7.INIT=8'hCA;
  LUT3 n83_s6 (
    .F(n83_6),
    .I0(ff_cache0_address[14]),
    .I1(ff_cache1_address[14]),
    .I2(ff_priority[0]) 
);
defparam n83_s6.INIT=8'hCA;
  LUT3 n83_s7 (
    .F(n83_7),
    .I0(ff_cache2_address[14]),
    .I1(ff_cache3_address[14]),
    .I2(ff_priority[0]) 
);
defparam n83_s7.INIT=8'hCA;
  LUT3 n84_s6 (
    .F(n84_6),
    .I0(ff_cache0_address[13]),
    .I1(ff_cache1_address[13]),
    .I2(ff_priority[0]) 
);
defparam n84_s6.INIT=8'hCA;
  LUT3 n84_s7 (
    .F(n84_7),
    .I0(ff_cache2_address[13]),
    .I1(ff_cache3_address[13]),
    .I2(ff_priority[0]) 
);
defparam n84_s7.INIT=8'hCA;
  LUT3 n85_s6 (
    .F(n85_6),
    .I0(ff_cache0_address[12]),
    .I1(ff_cache1_address[12]),
    .I2(ff_priority[0]) 
);
defparam n85_s6.INIT=8'hCA;
  LUT3 n85_s7 (
    .F(n85_7),
    .I0(ff_cache2_address[12]),
    .I1(ff_cache3_address[12]),
    .I2(ff_priority[0]) 
);
defparam n85_s7.INIT=8'hCA;
  LUT3 n86_s6 (
    .F(n86_6),
    .I0(ff_cache0_address[11]),
    .I1(ff_cache1_address[11]),
    .I2(ff_priority[0]) 
);
defparam n86_s6.INIT=8'hCA;
  LUT3 n86_s7 (
    .F(n86_7),
    .I0(ff_cache2_address[11]),
    .I1(ff_cache3_address[11]),
    .I2(ff_priority[0]) 
);
defparam n86_s7.INIT=8'hCA;
  LUT3 n87_s6 (
    .F(n87_6),
    .I0(ff_cache0_address[10]),
    .I1(ff_cache1_address[10]),
    .I2(ff_priority[0]) 
);
defparam n87_s6.INIT=8'hCA;
  LUT3 n87_s7 (
    .F(n87_7),
    .I0(ff_cache2_address[10]),
    .I1(ff_cache3_address[10]),
    .I2(ff_priority[0]) 
);
defparam n87_s7.INIT=8'hCA;
  LUT3 n88_s6 (
    .F(n88_6),
    .I0(ff_cache0_address[9]),
    .I1(ff_cache1_address[9]),
    .I2(ff_priority[0]) 
);
defparam n88_s6.INIT=8'hCA;
  LUT3 n88_s7 (
    .F(n88_7),
    .I0(ff_cache2_address[9]),
    .I1(ff_cache3_address[9]),
    .I2(ff_priority[0]) 
);
defparam n88_s7.INIT=8'hCA;
  LUT3 n89_s6 (
    .F(n89_6),
    .I0(ff_cache0_address[8]),
    .I1(ff_cache1_address[8]),
    .I2(ff_priority[0]) 
);
defparam n89_s6.INIT=8'hCA;
  LUT3 n89_s7 (
    .F(n89_7),
    .I0(ff_cache2_address[8]),
    .I1(ff_cache3_address[8]),
    .I2(ff_priority[0]) 
);
defparam n89_s7.INIT=8'hCA;
  LUT3 n90_s6 (
    .F(n90_6),
    .I0(ff_cache0_address[7]),
    .I1(ff_cache1_address[7]),
    .I2(ff_priority[0]) 
);
defparam n90_s6.INIT=8'hCA;
  LUT3 n90_s7 (
    .F(n90_7),
    .I0(ff_cache2_address[7]),
    .I1(ff_cache3_address[7]),
    .I2(ff_priority[0]) 
);
defparam n90_s7.INIT=8'hCA;
  LUT3 n91_s6 (
    .F(n91_6),
    .I0(ff_cache0_address[6]),
    .I1(ff_cache1_address[6]),
    .I2(ff_priority[0]) 
);
defparam n91_s6.INIT=8'hCA;
  LUT3 n91_s7 (
    .F(n91_7),
    .I0(ff_cache2_address[6]),
    .I1(ff_cache3_address[6]),
    .I2(ff_priority[0]) 
);
defparam n91_s7.INIT=8'hCA;
  LUT3 n92_s6 (
    .F(n92_6),
    .I0(ff_cache0_address[5]),
    .I1(ff_cache1_address[5]),
    .I2(ff_priority[0]) 
);
defparam n92_s6.INIT=8'hCA;
  LUT3 n92_s7 (
    .F(n92_7),
    .I0(ff_cache2_address[5]),
    .I1(ff_cache3_address[5]),
    .I2(ff_priority[0]) 
);
defparam n92_s7.INIT=8'hCA;
  LUT3 n93_s6 (
    .F(n93_6),
    .I0(ff_cache0_address[4]),
    .I1(ff_cache1_address[4]),
    .I2(ff_priority[0]) 
);
defparam n93_s6.INIT=8'hCA;
  LUT3 n93_s7 (
    .F(n93_7),
    .I0(ff_cache2_address[4]),
    .I1(ff_cache3_address[4]),
    .I2(ff_priority[0]) 
);
defparam n93_s7.INIT=8'hCA;
  LUT3 n94_s6 (
    .F(n94_6),
    .I0(ff_cache0_address[3]),
    .I1(ff_cache1_address[3]),
    .I2(ff_priority[0]) 
);
defparam n94_s6.INIT=8'hCA;
  LUT3 n94_s7 (
    .F(n94_7),
    .I0(ff_cache2_address[3]),
    .I1(ff_cache3_address[3]),
    .I2(ff_priority[0]) 
);
defparam n94_s7.INIT=8'hCA;
  LUT3 n95_s6 (
    .F(n95_6),
    .I0(ff_cache0_address[2]),
    .I1(ff_cache1_address[2]),
    .I2(ff_priority[0]) 
);
defparam n95_s6.INIT=8'hCA;
  LUT3 n95_s7 (
    .F(n95_7),
    .I0(ff_cache2_address[2]),
    .I1(ff_cache3_address[2]),
    .I2(ff_priority[0]) 
);
defparam n95_s7.INIT=8'hCA;
  LUT3 n96_s6 (
    .F(n96_6),
    .I0(ff_cache0_data[31]),
    .I1(ff_cache1_data[31]),
    .I2(ff_priority[0]) 
);
defparam n96_s6.INIT=8'hCA;
  LUT3 n96_s7 (
    .F(n96_7),
    .I0(ff_cache2_data[31]),
    .I1(ff_cache3_data[31]),
    .I2(ff_priority[0]) 
);
defparam n96_s7.INIT=8'hCA;
  LUT3 n97_s6 (
    .F(n97_6),
    .I0(ff_cache0_data[30]),
    .I1(ff_cache1_data[30]),
    .I2(ff_priority[0]) 
);
defparam n97_s6.INIT=8'hCA;
  LUT3 n97_s7 (
    .F(n97_7),
    .I0(ff_cache2_data[30]),
    .I1(ff_cache3_data[30]),
    .I2(ff_priority[0]) 
);
defparam n97_s7.INIT=8'hCA;
  LUT3 n98_s6 (
    .F(n98_6),
    .I0(ff_cache0_data[29]),
    .I1(ff_cache1_data[29]),
    .I2(ff_priority[0]) 
);
defparam n98_s6.INIT=8'hCA;
  LUT3 n98_s7 (
    .F(n98_7),
    .I0(ff_cache2_data[29]),
    .I1(ff_cache3_data[29]),
    .I2(ff_priority[0]) 
);
defparam n98_s7.INIT=8'hCA;
  LUT3 n99_s6 (
    .F(n99_6),
    .I0(ff_cache0_data[28]),
    .I1(ff_cache1_data[28]),
    .I2(ff_priority[0]) 
);
defparam n99_s6.INIT=8'hCA;
  LUT3 n99_s7 (
    .F(n99_7),
    .I0(ff_cache2_data[28]),
    .I1(ff_cache3_data[28]),
    .I2(ff_priority[0]) 
);
defparam n99_s7.INIT=8'hCA;
  LUT3 n100_s6 (
    .F(n100_6),
    .I0(ff_cache0_data[27]),
    .I1(ff_cache1_data[27]),
    .I2(ff_priority[0]) 
);
defparam n100_s6.INIT=8'hCA;
  LUT3 n100_s7 (
    .F(n100_7),
    .I0(ff_cache2_data[27]),
    .I1(ff_cache3_data[27]),
    .I2(ff_priority[0]) 
);
defparam n100_s7.INIT=8'hCA;
  LUT3 n101_s6 (
    .F(n101_6),
    .I0(ff_cache0_data[26]),
    .I1(ff_cache1_data[26]),
    .I2(ff_priority[0]) 
);
defparam n101_s6.INIT=8'hCA;
  LUT3 n101_s7 (
    .F(n101_7),
    .I0(ff_cache2_data[26]),
    .I1(ff_cache3_data[26]),
    .I2(ff_priority[0]) 
);
defparam n101_s7.INIT=8'hCA;
  LUT3 n102_s6 (
    .F(n102_6),
    .I0(ff_cache0_data[25]),
    .I1(ff_cache1_data[25]),
    .I2(ff_priority[0]) 
);
defparam n102_s6.INIT=8'hCA;
  LUT3 n102_s7 (
    .F(n102_7),
    .I0(ff_cache2_data[25]),
    .I1(ff_cache3_data[25]),
    .I2(ff_priority[0]) 
);
defparam n102_s7.INIT=8'hCA;
  LUT3 n103_s6 (
    .F(n103_6),
    .I0(ff_cache0_data[24]),
    .I1(ff_cache1_data[24]),
    .I2(ff_priority[0]) 
);
defparam n103_s6.INIT=8'hCA;
  LUT3 n103_s7 (
    .F(n103_7),
    .I0(ff_cache2_data[24]),
    .I1(ff_cache3_data[24]),
    .I2(ff_priority[0]) 
);
defparam n103_s7.INIT=8'hCA;
  LUT3 n104_s6 (
    .F(n104_6),
    .I0(ff_cache0_data[23]),
    .I1(ff_cache1_data[23]),
    .I2(ff_priority[0]) 
);
defparam n104_s6.INIT=8'hCA;
  LUT3 n104_s7 (
    .F(n104_7),
    .I0(ff_cache2_data[23]),
    .I1(ff_cache3_data[23]),
    .I2(ff_priority[0]) 
);
defparam n104_s7.INIT=8'hCA;
  LUT3 n105_s6 (
    .F(n105_6),
    .I0(ff_cache0_data[22]),
    .I1(ff_cache1_data[22]),
    .I2(ff_priority[0]) 
);
defparam n105_s6.INIT=8'hCA;
  LUT3 n105_s7 (
    .F(n105_7),
    .I0(ff_cache2_data[22]),
    .I1(ff_cache3_data[22]),
    .I2(ff_priority[0]) 
);
defparam n105_s7.INIT=8'hCA;
  LUT3 n106_s6 (
    .F(n106_6),
    .I0(ff_cache0_data[21]),
    .I1(ff_cache1_data[21]),
    .I2(ff_priority[0]) 
);
defparam n106_s6.INIT=8'hCA;
  LUT3 n106_s7 (
    .F(n106_7),
    .I0(ff_cache2_data[21]),
    .I1(ff_cache3_data[21]),
    .I2(ff_priority[0]) 
);
defparam n106_s7.INIT=8'hCA;
  LUT3 n107_s6 (
    .F(n107_6),
    .I0(ff_cache0_data[20]),
    .I1(ff_cache1_data[20]),
    .I2(ff_priority[0]) 
);
defparam n107_s6.INIT=8'hCA;
  LUT3 n107_s7 (
    .F(n107_7),
    .I0(ff_cache2_data[20]),
    .I1(ff_cache3_data[20]),
    .I2(ff_priority[0]) 
);
defparam n107_s7.INIT=8'hCA;
  LUT3 n108_s6 (
    .F(n108_6),
    .I0(ff_cache0_data[19]),
    .I1(ff_cache1_data[19]),
    .I2(ff_priority[0]) 
);
defparam n108_s6.INIT=8'hCA;
  LUT3 n108_s7 (
    .F(n108_7),
    .I0(ff_cache2_data[19]),
    .I1(ff_cache3_data[19]),
    .I2(ff_priority[0]) 
);
defparam n108_s7.INIT=8'hCA;
  LUT3 n109_s6 (
    .F(n109_6),
    .I0(ff_cache0_data[18]),
    .I1(ff_cache1_data[18]),
    .I2(ff_priority[0]) 
);
defparam n109_s6.INIT=8'hCA;
  LUT3 n109_s7 (
    .F(n109_7),
    .I0(ff_cache2_data[18]),
    .I1(ff_cache3_data[18]),
    .I2(ff_priority[0]) 
);
defparam n109_s7.INIT=8'hCA;
  LUT3 n110_s6 (
    .F(n110_6),
    .I0(ff_cache0_data[17]),
    .I1(ff_cache1_data[17]),
    .I2(ff_priority[0]) 
);
defparam n110_s6.INIT=8'hCA;
  LUT3 n110_s7 (
    .F(n110_7),
    .I0(ff_cache2_data[17]),
    .I1(ff_cache3_data[17]),
    .I2(ff_priority[0]) 
);
defparam n110_s7.INIT=8'hCA;
  LUT3 n111_s6 (
    .F(n111_6),
    .I0(ff_cache0_data[16]),
    .I1(ff_cache1_data[16]),
    .I2(ff_priority[0]) 
);
defparam n111_s6.INIT=8'hCA;
  LUT3 n111_s7 (
    .F(n111_7),
    .I0(ff_cache2_data[16]),
    .I1(ff_cache3_data[16]),
    .I2(ff_priority[0]) 
);
defparam n111_s7.INIT=8'hCA;
  LUT3 n112_s6 (
    .F(n112_6),
    .I0(ff_cache0_data[15]),
    .I1(ff_cache1_data[15]),
    .I2(ff_priority[0]) 
);
defparam n112_s6.INIT=8'hCA;
  LUT3 n112_s7 (
    .F(n112_7),
    .I0(ff_cache2_data[15]),
    .I1(ff_cache3_data[15]),
    .I2(ff_priority[0]) 
);
defparam n112_s7.INIT=8'hCA;
  LUT3 n113_s6 (
    .F(n113_6),
    .I0(ff_cache0_data[14]),
    .I1(ff_cache1_data[14]),
    .I2(ff_priority[0]) 
);
defparam n113_s6.INIT=8'hCA;
  LUT3 n113_s7 (
    .F(n113_7),
    .I0(ff_cache2_data[14]),
    .I1(ff_cache3_data[14]),
    .I2(ff_priority[0]) 
);
defparam n113_s7.INIT=8'hCA;
  LUT3 n114_s6 (
    .F(n114_6),
    .I0(ff_cache0_data[13]),
    .I1(ff_cache1_data[13]),
    .I2(ff_priority[0]) 
);
defparam n114_s6.INIT=8'hCA;
  LUT3 n114_s7 (
    .F(n114_7),
    .I0(ff_cache2_data[13]),
    .I1(ff_cache3_data[13]),
    .I2(ff_priority[0]) 
);
defparam n114_s7.INIT=8'hCA;
  LUT3 n115_s6 (
    .F(n115_6),
    .I0(ff_cache0_data[12]),
    .I1(ff_cache1_data[12]),
    .I2(ff_priority[0]) 
);
defparam n115_s6.INIT=8'hCA;
  LUT3 n115_s7 (
    .F(n115_7),
    .I0(ff_cache2_data[12]),
    .I1(ff_cache3_data[12]),
    .I2(ff_priority[0]) 
);
defparam n115_s7.INIT=8'hCA;
  LUT3 n116_s6 (
    .F(n116_6),
    .I0(ff_cache0_data[11]),
    .I1(ff_cache1_data[11]),
    .I2(ff_priority[0]) 
);
defparam n116_s6.INIT=8'hCA;
  LUT3 n116_s7 (
    .F(n116_7),
    .I0(ff_cache2_data[11]),
    .I1(ff_cache3_data[11]),
    .I2(ff_priority[0]) 
);
defparam n116_s7.INIT=8'hCA;
  LUT3 n117_s6 (
    .F(n117_6),
    .I0(ff_cache0_data[10]),
    .I1(ff_cache1_data[10]),
    .I2(ff_priority[0]) 
);
defparam n117_s6.INIT=8'hCA;
  LUT3 n117_s7 (
    .F(n117_7),
    .I0(ff_cache2_data[10]),
    .I1(ff_cache3_data[10]),
    .I2(ff_priority[0]) 
);
defparam n117_s7.INIT=8'hCA;
  LUT3 n118_s6 (
    .F(n118_6),
    .I0(ff_cache0_data[9]),
    .I1(ff_cache1_data[9]),
    .I2(ff_priority[0]) 
);
defparam n118_s6.INIT=8'hCA;
  LUT3 n118_s7 (
    .F(n118_7),
    .I0(ff_cache2_data[9]),
    .I1(ff_cache3_data[9]),
    .I2(ff_priority[0]) 
);
defparam n118_s7.INIT=8'hCA;
  LUT3 n119_s6 (
    .F(n119_6),
    .I0(ff_cache0_data[8]),
    .I1(ff_cache1_data[8]),
    .I2(ff_priority[0]) 
);
defparam n119_s6.INIT=8'hCA;
  LUT3 n119_s7 (
    .F(n119_7),
    .I0(ff_cache2_data[8]),
    .I1(ff_cache3_data[8]),
    .I2(ff_priority[0]) 
);
defparam n119_s7.INIT=8'hCA;
  LUT3 n120_s6 (
    .F(n120_6),
    .I0(ff_cache0_data[7]),
    .I1(ff_cache1_data[7]),
    .I2(ff_priority[0]) 
);
defparam n120_s6.INIT=8'hCA;
  LUT3 n120_s7 (
    .F(n120_7),
    .I0(ff_cache2_data[7]),
    .I1(ff_cache3_data[7]),
    .I2(ff_priority[0]) 
);
defparam n120_s7.INIT=8'hCA;
  LUT3 n121_s3 (
    .F(n121_6),
    .I0(ff_cache0_data[6]),
    .I1(ff_cache1_data[6]),
    .I2(ff_priority[0]) 
);
defparam n121_s3.INIT=8'hCA;
  LUT3 n121_s4 (
    .F(n121_7),
    .I0(ff_cache2_data[6]),
    .I1(ff_cache3_data[6]),
    .I2(ff_priority[0]) 
);
defparam n121_s4.INIT=8'hCA;
  LUT3 n122_s6 (
    .F(n122_6),
    .I0(ff_cache0_data[5]),
    .I1(ff_cache1_data[5]),
    .I2(ff_priority[0]) 
);
defparam n122_s6.INIT=8'hCA;
  LUT3 n122_s7 (
    .F(n122_7),
    .I0(ff_cache2_data[5]),
    .I1(ff_cache3_data[5]),
    .I2(ff_priority[0]) 
);
defparam n122_s7.INIT=8'hCA;
  LUT3 n123_s6 (
    .F(n123_6),
    .I0(ff_cache0_data[4]),
    .I1(ff_cache1_data[4]),
    .I2(ff_priority[0]) 
);
defparam n123_s6.INIT=8'hCA;
  LUT3 n123_s7 (
    .F(n123_7),
    .I0(ff_cache2_data[4]),
    .I1(ff_cache3_data[4]),
    .I2(ff_priority[0]) 
);
defparam n123_s7.INIT=8'hCA;
  LUT3 n124_s6 (
    .F(n124_6),
    .I0(ff_cache0_data[3]),
    .I1(ff_cache1_data[3]),
    .I2(ff_priority[0]) 
);
defparam n124_s6.INIT=8'hCA;
  LUT3 n124_s7 (
    .F(n124_7),
    .I0(ff_cache2_data[3]),
    .I1(ff_cache3_data[3]),
    .I2(ff_priority[0]) 
);
defparam n124_s7.INIT=8'hCA;
  LUT3 n125_s6 (
    .F(n125_6),
    .I0(ff_cache0_data[2]),
    .I1(ff_cache1_data[2]),
    .I2(ff_priority[0]) 
);
defparam n125_s6.INIT=8'hCA;
  LUT3 n125_s7 (
    .F(n125_7),
    .I0(ff_cache2_data[2]),
    .I1(ff_cache3_data[2]),
    .I2(ff_priority[0]) 
);
defparam n125_s7.INIT=8'hCA;
  LUT3 n126_s6 (
    .F(n126_6),
    .I0(ff_cache0_data[1]),
    .I1(ff_cache1_data[1]),
    .I2(ff_priority[0]) 
);
defparam n126_s6.INIT=8'hCA;
  LUT3 n126_s7 (
    .F(n126_7),
    .I0(ff_cache2_data[1]),
    .I1(ff_cache3_data[1]),
    .I2(ff_priority[0]) 
);
defparam n126_s7.INIT=8'hCA;
  LUT3 n127_s6 (
    .F(n127_6),
    .I0(ff_cache0_data[0]),
    .I1(ff_cache1_data[0]),
    .I2(ff_priority[0]) 
);
defparam n127_s6.INIT=8'hCA;
  LUT3 n127_s7 (
    .F(n127_7),
    .I0(ff_cache2_data[0]),
    .I1(ff_cache3_data[0]),
    .I2(ff_priority[0]) 
);
defparam n127_s7.INIT=8'hCA;
  LUT3 n466_s6 (
    .F(n466_6),
    .I0(ff_cache0_data_mask[0]),
    .I1(ff_cache0_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n466_s6.INIT=8'hCA;
  LUT3 n466_s7 (
    .F(n466_7),
    .I0(ff_cache0_data_mask[2]),
    .I1(ff_cache0_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n466_s7.INIT=8'hCA;
  LUT3 n469_s6 (
    .F(n469_6),
    .I0(ff_cache0_data[7]),
    .I1(ff_cache0_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n469_s6.INIT=8'hCA;
  LUT3 n469_s7 (
    .F(n469_7),
    .I0(ff_cache0_data[23]),
    .I1(ff_cache0_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n469_s7.INIT=8'hCA;
  LUT3 n470_s6 (
    .F(n470_6),
    .I0(ff_cache0_data[6]),
    .I1(ff_cache0_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n470_s6.INIT=8'hCA;
  LUT3 n470_s7 (
    .F(n470_7),
    .I0(ff_cache0_data[22]),
    .I1(ff_cache0_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n470_s7.INIT=8'hCA;
  LUT3 n471_s6 (
    .F(n471_6),
    .I0(ff_cache0_data[5]),
    .I1(ff_cache0_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n471_s6.INIT=8'hCA;
  LUT3 n471_s7 (
    .F(n471_7),
    .I0(ff_cache0_data[21]),
    .I1(ff_cache0_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n471_s7.INIT=8'hCA;
  LUT3 n472_s6 (
    .F(n472_6),
    .I0(ff_cache0_data[4]),
    .I1(ff_cache0_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n472_s6.INIT=8'hCA;
  LUT3 n472_s7 (
    .F(n472_7),
    .I0(ff_cache0_data[20]),
    .I1(ff_cache0_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n472_s7.INIT=8'hCA;
  LUT3 n473_s6 (
    .F(n473_6),
    .I0(ff_cache0_data[3]),
    .I1(ff_cache0_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n473_s6.INIT=8'hCA;
  LUT3 n473_s7 (
    .F(n473_7),
    .I0(ff_cache0_data[19]),
    .I1(ff_cache0_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n473_s7.INIT=8'hCA;
  LUT3 n474_s6 (
    .F(n474_6),
    .I0(ff_cache0_data[2]),
    .I1(ff_cache0_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n474_s6.INIT=8'hCA;
  LUT3 n474_s7 (
    .F(n474_7),
    .I0(ff_cache0_data[18]),
    .I1(ff_cache0_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n474_s7.INIT=8'hCA;
  LUT3 n475_s6 (
    .F(n475_6),
    .I0(ff_cache0_data[1]),
    .I1(ff_cache0_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n475_s6.INIT=8'hCA;
  LUT3 n475_s7 (
    .F(n475_7),
    .I0(ff_cache0_data[17]),
    .I1(ff_cache0_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n475_s7.INIT=8'hCA;
  LUT3 n476_s6 (
    .F(n476_6),
    .I0(ff_cache0_data[0]),
    .I1(ff_cache0_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n476_s6.INIT=8'hCA;
  LUT3 n476_s7 (
    .F(n476_7),
    .I0(ff_cache0_data[16]),
    .I1(ff_cache0_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n476_s7.INIT=8'hCA;
  LUT3 n508_s6 (
    .F(n508_6),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_cache1_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n508_s6.INIT=8'hCA;
  LUT3 n508_s7 (
    .F(n508_7),
    .I0(ff_cache1_data_mask[2]),
    .I1(ff_cache1_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n508_s7.INIT=8'hCA;
  LUT3 n511_s6 (
    .F(n511_6),
    .I0(ff_cache1_data[7]),
    .I1(ff_cache1_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n511_s6.INIT=8'hCA;
  LUT3 n511_s7 (
    .F(n511_7),
    .I0(ff_cache1_data[23]),
    .I1(ff_cache1_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n511_s7.INIT=8'hCA;
  LUT3 n512_s6 (
    .F(n512_6),
    .I0(ff_cache1_data[6]),
    .I1(ff_cache1_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n512_s6.INIT=8'hCA;
  LUT3 n512_s7 (
    .F(n512_7),
    .I0(ff_cache1_data[22]),
    .I1(ff_cache1_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n512_s7.INIT=8'hCA;
  LUT3 n513_s6 (
    .F(n513_6),
    .I0(ff_cache1_data[5]),
    .I1(ff_cache1_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n513_s6.INIT=8'hCA;
  LUT3 n513_s7 (
    .F(n513_7),
    .I0(ff_cache1_data[21]),
    .I1(ff_cache1_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n513_s7.INIT=8'hCA;
  LUT3 n514_s6 (
    .F(n514_6),
    .I0(ff_cache1_data[4]),
    .I1(ff_cache1_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n514_s6.INIT=8'hCA;
  LUT3 n514_s7 (
    .F(n514_7),
    .I0(ff_cache1_data[20]),
    .I1(ff_cache1_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n514_s7.INIT=8'hCA;
  LUT3 n515_s6 (
    .F(n515_6),
    .I0(ff_cache1_data[3]),
    .I1(ff_cache1_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n515_s6.INIT=8'hCA;
  LUT3 n515_s7 (
    .F(n515_7),
    .I0(ff_cache1_data[19]),
    .I1(ff_cache1_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n515_s7.INIT=8'hCA;
  LUT3 n516_s6 (
    .F(n516_6),
    .I0(ff_cache1_data[2]),
    .I1(ff_cache1_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n516_s6.INIT=8'hCA;
  LUT3 n516_s7 (
    .F(n516_7),
    .I0(ff_cache1_data[18]),
    .I1(ff_cache1_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n516_s7.INIT=8'hCA;
  LUT3 n517_s6 (
    .F(n517_6),
    .I0(ff_cache1_data[1]),
    .I1(ff_cache1_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n517_s6.INIT=8'hCA;
  LUT3 n517_s7 (
    .F(n517_7),
    .I0(ff_cache1_data[17]),
    .I1(ff_cache1_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n517_s7.INIT=8'hCA;
  LUT3 n518_s6 (
    .F(n518_6),
    .I0(ff_cache1_data[0]),
    .I1(ff_cache1_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n518_s6.INIT=8'hCA;
  LUT3 n518_s7 (
    .F(n518_7),
    .I0(ff_cache1_data[16]),
    .I1(ff_cache1_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n518_s7.INIT=8'hCA;
  LUT3 n550_s6 (
    .F(n550_6),
    .I0(ff_cache2_data_mask[0]),
    .I1(ff_cache2_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n550_s6.INIT=8'hCA;
  LUT3 n550_s7 (
    .F(n550_7),
    .I0(ff_cache2_data_mask[2]),
    .I1(ff_cache2_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n550_s7.INIT=8'hCA;
  LUT3 n1210_s3 (
    .F(n553_6),
    .I0(ff_cache2_data[7]),
    .I1(ff_cache2_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1210_s3.INIT=8'hCA;
  LUT3 n1210_s4 (
    .F(n553_7),
    .I0(ff_cache2_data[23]),
    .I1(ff_cache2_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1210_s4.INIT=8'hCA;
  LUT3 n1211_s3 (
    .F(n554_6),
    .I0(ff_cache2_data[6]),
    .I1(ff_cache2_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1211_s3.INIT=8'hCA;
  LUT3 n1211_s4 (
    .F(n554_7),
    .I0(ff_cache2_data[22]),
    .I1(ff_cache2_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1211_s4.INIT=8'hCA;
  LUT3 n1212_s3 (
    .F(n555_6),
    .I0(ff_cache2_data[5]),
    .I1(ff_cache2_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1212_s3.INIT=8'hCA;
  LUT3 n1212_s4 (
    .F(n555_7),
    .I0(ff_cache2_data[21]),
    .I1(ff_cache2_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1212_s4.INIT=8'hCA;
  LUT3 n1213_s3 (
    .F(n556_6),
    .I0(ff_cache2_data[4]),
    .I1(ff_cache2_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1213_s3.INIT=8'hCA;
  LUT3 n1213_s4 (
    .F(n556_7),
    .I0(ff_cache2_data[20]),
    .I1(ff_cache2_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1213_s4.INIT=8'hCA;
  LUT3 n1214_s3 (
    .F(n557_6),
    .I0(ff_cache2_data[3]),
    .I1(ff_cache2_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1214_s3.INIT=8'hCA;
  LUT3 n1214_s4 (
    .F(n557_7),
    .I0(ff_cache2_data[19]),
    .I1(ff_cache2_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1214_s4.INIT=8'hCA;
  LUT3 n1215_s3 (
    .F(n558_6),
    .I0(ff_cache2_data[2]),
    .I1(ff_cache2_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1215_s3.INIT=8'hCA;
  LUT3 n1215_s4 (
    .F(n558_7),
    .I0(ff_cache2_data[18]),
    .I1(ff_cache2_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1215_s4.INIT=8'hCA;
  LUT3 n1216_s3 (
    .F(n559_6),
    .I0(ff_cache2_data[1]),
    .I1(ff_cache2_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1216_s3.INIT=8'hCA;
  LUT3 n1216_s4 (
    .F(n559_7),
    .I0(ff_cache2_data[17]),
    .I1(ff_cache2_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1216_s4.INIT=8'hCA;
  LUT3 n1217_s3 (
    .F(n560_6),
    .I0(ff_cache2_data[0]),
    .I1(ff_cache2_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1217_s3.INIT=8'hCA;
  LUT3 n1217_s4 (
    .F(n560_7),
    .I0(ff_cache2_data[16]),
    .I1(ff_cache2_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1217_s4.INIT=8'hCA;
  LUT3 n592_s6 (
    .F(n592_6),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_cache3_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n592_s6.INIT=8'hCA;
  LUT3 n592_s7 (
    .F(n592_7),
    .I0(ff_cache3_data_mask[2]),
    .I1(ff_cache3_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n592_s7.INIT=8'hCA;
  LUT3 n1210_s5 (
    .F(n595_6),
    .I0(ff_cache3_data[7]),
    .I1(ff_cache3_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1210_s5.INIT=8'hCA;
  LUT3 n1210_s6 (
    .F(n595_7),
    .I0(ff_cache3_data[23]),
    .I1(ff_cache3_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1210_s6.INIT=8'hCA;
  LUT3 n1211_s5 (
    .F(n596_6),
    .I0(ff_cache3_data[6]),
    .I1(ff_cache3_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1211_s5.INIT=8'hCA;
  LUT3 n1211_s6 (
    .F(n596_7),
    .I0(ff_cache3_data[22]),
    .I1(ff_cache3_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1211_s6.INIT=8'hCA;
  LUT3 n1212_s5 (
    .F(n597_6),
    .I0(ff_cache3_data[5]),
    .I1(ff_cache3_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1212_s5.INIT=8'hCA;
  LUT3 n1212_s6 (
    .F(n597_7),
    .I0(ff_cache3_data[21]),
    .I1(ff_cache3_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1212_s6.INIT=8'hCA;
  LUT3 n1213_s5 (
    .F(n598_6),
    .I0(ff_cache3_data[4]),
    .I1(ff_cache3_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1213_s5.INIT=8'hCA;
  LUT3 n1213_s6 (
    .F(n598_7),
    .I0(ff_cache3_data[20]),
    .I1(ff_cache3_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1213_s6.INIT=8'hCA;
  LUT3 n1214_s5 (
    .F(n599_6),
    .I0(ff_cache3_data[3]),
    .I1(ff_cache3_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1214_s5.INIT=8'hCA;
  LUT3 n1214_s6 (
    .F(n599_7),
    .I0(ff_cache3_data[19]),
    .I1(ff_cache3_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1214_s6.INIT=8'hCA;
  LUT3 n1215_s5 (
    .F(n600_6),
    .I0(ff_cache3_data[2]),
    .I1(ff_cache3_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1215_s5.INIT=8'hCA;
  LUT3 n1215_s6 (
    .F(n600_7),
    .I0(ff_cache3_data[18]),
    .I1(ff_cache3_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1215_s6.INIT=8'hCA;
  LUT3 n1216_s5 (
    .F(n601_6),
    .I0(ff_cache3_data[1]),
    .I1(ff_cache3_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1216_s5.INIT=8'hCA;
  LUT3 n1216_s6 (
    .F(n601_7),
    .I0(ff_cache3_data[17]),
    .I1(ff_cache3_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1216_s6.INIT=8'hCA;
  LUT3 n1217_s5 (
    .F(n602_6),
    .I0(ff_cache3_data[0]),
    .I1(ff_cache3_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1217_s5.INIT=8'hCA;
  LUT3 n1217_s6 (
    .F(n602_7),
    .I0(ff_cache3_data[16]),
    .I1(ff_cache3_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1217_s6.INIT=8'hCA;
  LUT3 n4780_s6 (
    .F(n4780_6),
    .I0(w_command_vram_rdata[7]),
    .I1(w_command_vram_rdata[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4780_s6.INIT=8'hCA;
  LUT3 n4780_s7 (
    .F(n4780_7),
    .I0(w_command_vram_rdata[23]),
    .I1(w_command_vram_rdata[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4780_s7.INIT=8'hCA;
  LUT3 n4781_s6 (
    .F(n4781_6),
    .I0(w_command_vram_rdata[6]),
    .I1(w_command_vram_rdata[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4781_s6.INIT=8'hCA;
  LUT3 n4781_s7 (
    .F(n4781_7),
    .I0(w_command_vram_rdata[22]),
    .I1(w_command_vram_rdata[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4781_s7.INIT=8'hCA;
  LUT3 n4782_s6 (
    .F(n4782_6),
    .I0(w_command_vram_rdata[5]),
    .I1(w_command_vram_rdata[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4782_s6.INIT=8'hCA;
  LUT3 n4782_s7 (
    .F(n4782_7),
    .I0(w_command_vram_rdata[21]),
    .I1(w_command_vram_rdata[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4782_s7.INIT=8'hCA;
  LUT3 n4783_s6 (
    .F(n4783_6),
    .I0(w_command_vram_rdata[4]),
    .I1(w_command_vram_rdata[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4783_s6.INIT=8'hCA;
  LUT3 n4783_s7 (
    .F(n4783_7),
    .I0(w_command_vram_rdata[20]),
    .I1(w_command_vram_rdata[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4783_s7.INIT=8'hCA;
  LUT3 n4784_s6 (
    .F(n4784_6),
    .I0(w_command_vram_rdata[3]),
    .I1(w_command_vram_rdata[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4784_s6.INIT=8'hCA;
  LUT3 n4784_s7 (
    .F(n4784_7),
    .I0(w_command_vram_rdata[19]),
    .I1(w_command_vram_rdata[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4784_s7.INIT=8'hCA;
  LUT3 n4785_s6 (
    .F(n4785_6),
    .I0(w_command_vram_rdata[2]),
    .I1(w_command_vram_rdata[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4785_s6.INIT=8'hCA;
  LUT3 n4785_s7 (
    .F(n4785_7),
    .I0(w_command_vram_rdata[18]),
    .I1(w_command_vram_rdata[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4785_s7.INIT=8'hCA;
  LUT3 n4786_s6 (
    .F(n4786_6),
    .I0(w_command_vram_rdata[1]),
    .I1(w_command_vram_rdata[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4786_s6.INIT=8'hCA;
  LUT3 n4786_s7 (
    .F(n4786_7),
    .I0(w_command_vram_rdata[17]),
    .I1(w_command_vram_rdata[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4786_s7.INIT=8'hCA;
  LUT3 n4787_s6 (
    .F(n4787_6),
    .I0(w_command_vram_rdata[0]),
    .I1(w_command_vram_rdata[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4787_s6.INIT=8'hCA;
  LUT3 n4787_s7 (
    .F(n4787_7),
    .I0(w_command_vram_rdata[16]),
    .I1(w_command_vram_rdata[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4787_s7.INIT=8'hCA;
  LUT2 w_cache2_hit_s0 (
    .F(w_cache2_hit),
    .I0(n52_3),
    .I1(ff_cache2_data_en) 
);
defparam w_cache2_hit_s0.INIT=4'h4;
  LUT3 n5084_s2 (
    .F(n5084_5),
    .I0(ff_cache_vram_address[16]),
    .I1(w_command_vram_address[16]),
    .I2(n5284_7) 
);
defparam n5084_s2.INIT=8'hCA;
  LUT3 n5085_s1 (
    .F(n5085_4),
    .I0(ff_cache_vram_address[15]),
    .I1(w_command_vram_address[15]),
    .I2(n5284_7) 
);
defparam n5085_s1.INIT=8'hCA;
  LUT3 n5086_s1 (
    .F(n5086_4),
    .I0(ff_cache_vram_address[14]),
    .I1(w_command_vram_address[14]),
    .I2(n5284_7) 
);
defparam n5086_s1.INIT=8'hCA;
  LUT3 n5087_s1 (
    .F(n5087_4),
    .I0(ff_cache_vram_address[13]),
    .I1(w_command_vram_address[13]),
    .I2(n5284_7) 
);
defparam n5087_s1.INIT=8'hCA;
  LUT3 n5088_s1 (
    .F(n5088_4),
    .I0(ff_cache_vram_address[12]),
    .I1(w_command_vram_address[12]),
    .I2(n5284_7) 
);
defparam n5088_s1.INIT=8'hCA;
  LUT3 n5089_s1 (
    .F(n5089_4),
    .I0(ff_cache_vram_address[11]),
    .I1(w_command_vram_address[11]),
    .I2(n5284_7) 
);
defparam n5089_s1.INIT=8'hCA;
  LUT3 n5090_s1 (
    .F(n5090_4),
    .I0(ff_cache_vram_address[10]),
    .I1(w_command_vram_address[10]),
    .I2(n5284_7) 
);
defparam n5090_s1.INIT=8'hCA;
  LUT3 n5091_s1 (
    .F(n5091_4),
    .I0(ff_cache_vram_address[9]),
    .I1(w_command_vram_address[9]),
    .I2(n5284_7) 
);
defparam n5091_s1.INIT=8'hCA;
  LUT3 n5092_s1 (
    .F(n5092_4),
    .I0(ff_cache_vram_address[8]),
    .I1(w_command_vram_address[8]),
    .I2(n5284_7) 
);
defparam n5092_s1.INIT=8'hCA;
  LUT3 n5093_s1 (
    .F(n5093_4),
    .I0(ff_cache_vram_address[7]),
    .I1(w_command_vram_address[7]),
    .I2(n5284_7) 
);
defparam n5093_s1.INIT=8'hCA;
  LUT3 n5094_s1 (
    .F(n5094_4),
    .I0(ff_cache_vram_address[6]),
    .I1(w_command_vram_address[6]),
    .I2(n5284_7) 
);
defparam n5094_s1.INIT=8'hCA;
  LUT3 n5095_s1 (
    .F(n5095_4),
    .I0(ff_cache_vram_address[5]),
    .I1(w_command_vram_address[5]),
    .I2(n5284_7) 
);
defparam n5095_s1.INIT=8'hCA;
  LUT3 n5096_s1 (
    .F(n5096_4),
    .I0(ff_cache_vram_address[4]),
    .I1(w_command_vram_address[4]),
    .I2(n5284_7) 
);
defparam n5096_s1.INIT=8'hCA;
  LUT3 n5097_s1 (
    .F(n5097_4),
    .I0(ff_cache_vram_address[3]),
    .I1(w_command_vram_address[3]),
    .I2(n5284_7) 
);
defparam n5097_s1.INIT=8'hCA;
  LUT3 n5098_s1 (
    .F(n5098_4),
    .I0(ff_cache_vram_address[2]),
    .I1(w_command_vram_address[2]),
    .I2(n5284_7) 
);
defparam n5098_s1.INIT=8'hCA;
  LUT3 n5156_s2 (
    .F(n5156_5),
    .I0(ff_cache_vram_wdata[7]),
    .I1(w_command_vram_rdata[31]),
    .I2(n5284_7) 
);
defparam n5156_s2.INIT=8'hCA;
  LUT3 n5157_s1 (
    .F(n5157_4),
    .I0(ff_cache_vram_wdata[6]),
    .I1(w_command_vram_rdata[30]),
    .I2(n5284_7) 
);
defparam n5157_s1.INIT=8'hCA;
  LUT3 n5158_s1 (
    .F(n5158_4),
    .I0(ff_cache_vram_wdata[5]),
    .I1(w_command_vram_rdata[29]),
    .I2(n5284_7) 
);
defparam n5158_s1.INIT=8'hCA;
  LUT3 n5159_s1 (
    .F(n5159_4),
    .I0(ff_cache_vram_wdata[4]),
    .I1(w_command_vram_rdata[28]),
    .I2(n5284_7) 
);
defparam n5159_s1.INIT=8'hCA;
  LUT3 n5160_s1 (
    .F(n5160_4),
    .I0(ff_cache_vram_wdata[3]),
    .I1(w_command_vram_rdata[27]),
    .I2(n5284_7) 
);
defparam n5160_s1.INIT=8'hCA;
  LUT3 n5161_s1 (
    .F(n5161_4),
    .I0(ff_cache_vram_wdata[2]),
    .I1(w_command_vram_rdata[26]),
    .I2(n5284_7) 
);
defparam n5161_s1.INIT=8'hCA;
  LUT3 n5162_s1 (
    .F(n5162_4),
    .I0(ff_cache_vram_wdata[1]),
    .I1(w_command_vram_rdata[25]),
    .I2(n5284_7) 
);
defparam n5162_s1.INIT=8'hCA;
  LUT3 n5163_s1 (
    .F(n5163_4),
    .I0(ff_cache_vram_wdata[0]),
    .I1(w_command_vram_rdata[24]),
    .I2(n5284_7) 
);
defparam n5163_s1.INIT=8'hCA;
  LUT3 n5164_s2 (
    .F(n5164_5),
    .I0(w_command_vram_rdata[23]),
    .I1(ff_cache_vram_wdata[7]),
    .I2(n5284_7) 
);
defparam n5164_s2.INIT=8'hAC;
  LUT3 n5165_s1 (
    .F(n5165_4),
    .I0(w_command_vram_rdata[22]),
    .I1(ff_cache_vram_wdata[6]),
    .I2(n5284_7) 
);
defparam n5165_s1.INIT=8'hAC;
  LUT3 n5166_s1 (
    .F(n5166_4),
    .I0(w_command_vram_rdata[21]),
    .I1(ff_cache_vram_wdata[5]),
    .I2(n5284_7) 
);
defparam n5166_s1.INIT=8'hAC;
  LUT3 n5167_s1 (
    .F(n5167_4),
    .I0(w_command_vram_rdata[20]),
    .I1(ff_cache_vram_wdata[4]),
    .I2(n5284_7) 
);
defparam n5167_s1.INIT=8'hAC;
  LUT3 n5168_s1 (
    .F(n5168_4),
    .I0(w_command_vram_rdata[19]),
    .I1(ff_cache_vram_wdata[3]),
    .I2(n5284_7) 
);
defparam n5168_s1.INIT=8'hAC;
  LUT3 n5169_s1 (
    .F(n5169_4),
    .I0(w_command_vram_rdata[18]),
    .I1(ff_cache_vram_wdata[2]),
    .I2(n5284_7) 
);
defparam n5169_s1.INIT=8'hAC;
  LUT3 n5170_s1 (
    .F(n5170_4),
    .I0(w_command_vram_rdata[17]),
    .I1(ff_cache_vram_wdata[1]),
    .I2(n5284_7) 
);
defparam n5170_s1.INIT=8'hAC;
  LUT3 n5171_s1 (
    .F(n5171_4),
    .I0(w_command_vram_rdata[16]),
    .I1(ff_cache_vram_wdata[0]),
    .I2(n5284_7) 
);
defparam n5171_s1.INIT=8'hAC;
  LUT3 n5172_s2 (
    .F(n5172_5),
    .I0(w_command_vram_rdata[15]),
    .I1(ff_cache_vram_wdata[7]),
    .I2(n5284_7) 
);
defparam n5172_s2.INIT=8'hAC;
  LUT3 n5173_s1 (
    .F(n5173_4),
    .I0(w_command_vram_rdata[14]),
    .I1(ff_cache_vram_wdata[6]),
    .I2(n5284_7) 
);
defparam n5173_s1.INIT=8'hAC;
  LUT3 n5174_s1 (
    .F(n5174_4),
    .I0(w_command_vram_rdata[13]),
    .I1(ff_cache_vram_wdata[5]),
    .I2(n5284_7) 
);
defparam n5174_s1.INIT=8'hAC;
  LUT3 n5175_s1 (
    .F(n5175_4),
    .I0(w_command_vram_rdata[12]),
    .I1(ff_cache_vram_wdata[4]),
    .I2(n5284_7) 
);
defparam n5175_s1.INIT=8'hAC;
  LUT3 n5176_s1 (
    .F(n5176_4),
    .I0(w_command_vram_rdata[11]),
    .I1(ff_cache_vram_wdata[3]),
    .I2(n5284_7) 
);
defparam n5176_s1.INIT=8'hAC;
  LUT3 n5177_s1 (
    .F(n5177_4),
    .I0(w_command_vram_rdata[10]),
    .I1(ff_cache_vram_wdata[2]),
    .I2(n5284_7) 
);
defparam n5177_s1.INIT=8'hAC;
  LUT3 n5178_s1 (
    .F(n5178_4),
    .I0(w_command_vram_rdata[9]),
    .I1(ff_cache_vram_wdata[1]),
    .I2(n5284_7) 
);
defparam n5178_s1.INIT=8'hAC;
  LUT3 n5179_s1 (
    .F(n5179_4),
    .I0(w_command_vram_rdata[8]),
    .I1(ff_cache_vram_wdata[0]),
    .I2(n5284_7) 
);
defparam n5179_s1.INIT=8'hAC;
  LUT3 n5180_s2 (
    .F(n5180_5),
    .I0(w_command_vram_rdata[7]),
    .I1(ff_cache_vram_wdata[7]),
    .I2(n5284_7) 
);
defparam n5180_s2.INIT=8'hAC;
  LUT3 n5181_s1 (
    .F(n5181_4),
    .I0(w_command_vram_rdata[6]),
    .I1(ff_cache_vram_wdata[6]),
    .I2(n5284_7) 
);
defparam n5181_s1.INIT=8'hAC;
  LUT3 n5182_s1 (
    .F(n5182_4),
    .I0(w_command_vram_rdata[5]),
    .I1(ff_cache_vram_wdata[5]),
    .I2(n5284_7) 
);
defparam n5182_s1.INIT=8'hAC;
  LUT3 n5183_s1 (
    .F(n5183_4),
    .I0(w_command_vram_rdata[4]),
    .I1(ff_cache_vram_wdata[4]),
    .I2(n5284_7) 
);
defparam n5183_s1.INIT=8'hAC;
  LUT3 n5184_s1 (
    .F(n5184_4),
    .I0(w_command_vram_rdata[3]),
    .I1(ff_cache_vram_wdata[3]),
    .I2(n5284_7) 
);
defparam n5184_s1.INIT=8'hAC;
  LUT3 n5185_s1 (
    .F(n5185_4),
    .I0(w_command_vram_rdata[2]),
    .I1(ff_cache_vram_wdata[2]),
    .I2(n5284_7) 
);
defparam n5185_s1.INIT=8'hAC;
  LUT3 n5186_s1 (
    .F(n5186_4),
    .I0(w_command_vram_rdata[1]),
    .I1(ff_cache_vram_wdata[1]),
    .I2(n5284_7) 
);
defparam n5186_s1.INIT=8'hAC;
  LUT3 n5187_s1 (
    .F(n5187_4),
    .I0(w_command_vram_rdata[0]),
    .I1(ff_cache_vram_wdata[0]),
    .I2(n5284_7) 
);
defparam n5187_s1.INIT=8'hAC;
  LUT3 n5851_s6 (
    .F(n5851_9),
    .I0(n5851_10),
    .I1(n5851_11),
    .I2(n5851_12) 
);
defparam n5851_s6.INIT=8'h0B;
  LUT4 n5852_s6 (
    .F(n5852_9),
    .I0(n5852_10),
    .I1(n5852_11),
    .I2(n5852_12),
    .I3(n5852_23) 
);
defparam n5852_s6.INIT=16'h000B;
  LUT3 n5853_s6 (
    .F(n5853_9),
    .I0(n5853_10),
    .I1(n5853_11),
    .I2(n5853_12) 
);
defparam n5853_s6.INIT=8'h0B;
  LUT4 n5854_s6 (
    .F(n5854_9),
    .I0(n5854_10),
    .I1(n5854_11),
    .I2(n5854_12),
    .I3(n5854_13) 
);
defparam n5854_s6.INIT=16'h004F;
  LUT2 n5855_s6 (
    .F(n5855_9),
    .I0(n5855_10),
    .I1(n5855_11) 
);
defparam n5855_s6.INIT=4'h1;
  LUT3 n5856_s6 (
    .F(n5856_9),
    .I0(n5856_10),
    .I1(n5856_11),
    .I2(n5856_12) 
);
defparam n5856_s6.INIT=8'h0B;
  LUT2 n5857_s6 (
    .F(n5857_9),
    .I0(n5857_10),
    .I1(n5857_11) 
);
defparam n5857_s6.INIT=4'h1;
  LUT4 n5858_s6 (
    .F(n5858_9),
    .I0(n5858_10),
    .I1(n5854_11),
    .I2(n5858_11),
    .I3(n5858_12) 
);
defparam n5858_s6.INIT=16'h004F;
  LUT4 n5859_s6 (
    .F(n5859_9),
    .I0(n5859_10),
    .I1(n5859_11),
    .I2(n5859_12),
    .I3(n5859_13) 
);
defparam n5859_s6.INIT=16'h00EF;
  LUT2 n5860_s6 (
    .F(n5860_9),
    .I0(n5860_10),
    .I1(n5860_11) 
);
defparam n5860_s6.INIT=4'h1;
  LUT3 n5861_s6 (
    .F(n5861_9),
    .I0(n5861_10),
    .I1(n5861_11),
    .I2(n5861_12) 
);
defparam n5861_s6.INIT=8'h0B;
  LUT4 n5862_s6 (
    .F(n5862_9),
    .I0(n5862_10),
    .I1(n5854_11),
    .I2(n5862_11),
    .I3(n5862_12) 
);
defparam n5862_s6.INIT=16'h004F;
  LUT4 n5863_s6 (
    .F(n5863_9),
    .I0(n5863_10),
    .I1(n5854_11),
    .I2(n5863_11),
    .I3(n5863_12) 
);
defparam n5863_s6.INIT=16'h004F;
  LUT2 n5864_s6 (
    .F(n5864_9),
    .I0(n5864_10),
    .I1(n5864_11) 
);
defparam n5864_s6.INIT=4'h1;
  LUT4 n5865_s6 (
    .F(n5865_9),
    .I0(n5865_10),
    .I1(n5854_11),
    .I2(n5865_11),
    .I3(n5865_12) 
);
defparam n5865_s6.INIT=16'h004F;
  LUT4 n5866_s1 (
    .F(n5866_4),
    .I0(n5866_29),
    .I1(n96_9),
    .I2(n5866_6),
    .I3(n5866_7) 
);
defparam n5866_s1.INIT=16'h000D;
  LUT4 n5867_s1 (
    .F(n5867_4),
    .I0(n5866_29),
    .I1(n97_9),
    .I2(n5867_5),
    .I3(n5867_6) 
);
defparam n5867_s1.INIT=16'h000D;
  LUT4 n5868_s1 (
    .F(n5868_4),
    .I0(n5866_29),
    .I1(n98_9),
    .I2(n5868_5),
    .I3(n5868_6) 
);
defparam n5868_s1.INIT=16'h000D;
  LUT4 n5869_s1 (
    .F(n5869_4),
    .I0(n5866_29),
    .I1(n99_9),
    .I2(n5869_5),
    .I3(n5869_6) 
);
defparam n5869_s1.INIT=16'h000D;
  LUT4 n5870_s1 (
    .F(n5870_4),
    .I0(n5870_5),
    .I1(n5870_6),
    .I2(n100_9),
    .I3(n5859_11) 
);
defparam n5870_s1.INIT=16'hF011;
  LUT4 n5871_s1 (
    .F(n5871_4),
    .I0(n5871_5),
    .I1(n5871_6),
    .I2(n101_9),
    .I3(n5866_29) 
);
defparam n5871_s1.INIT=16'hF011;
  LUT4 n5872_s1 (
    .F(n5872_4),
    .I0(n5866_29),
    .I1(n102_9),
    .I2(n5872_5),
    .I3(n5872_6) 
);
defparam n5872_s1.INIT=16'h000D;
  LUT4 n5873_s1 (
    .F(n5873_4),
    .I0(n5866_29),
    .I1(n103_9),
    .I2(n5873_5),
    .I3(n5873_6) 
);
defparam n5873_s1.INIT=16'hFFF8;
  LUT4 n5874_s1 (
    .F(n5874_4),
    .I0(n5874_5),
    .I1(n5874_6),
    .I2(n104_9),
    .I3(n5866_29) 
);
defparam n5874_s1.INIT=16'hF011;
  LUT4 n5875_s1 (
    .F(n5875_4),
    .I0(n5866_29),
    .I1(n105_9),
    .I2(n5875_5),
    .I3(n5875_6) 
);
defparam n5875_s1.INIT=16'h000D;
  LUT4 n5876_s1 (
    .F(n5876_4),
    .I0(n5876_5),
    .I1(n5876_6),
    .I2(n106_9),
    .I3(n5859_11) 
);
defparam n5876_s1.INIT=16'hF011;
  LUT4 n5877_s1 (
    .F(n5877_4),
    .I0(n5877_5),
    .I1(n5877_6),
    .I2(n107_9),
    .I3(n5866_29) 
);
defparam n5877_s1.INIT=16'hF011;
  LUT4 n5878_s1 (
    .F(n5878_4),
    .I0(n5878_5),
    .I1(n5878_6),
    .I2(n108_9),
    .I3(n5866_29) 
);
defparam n5878_s1.INIT=16'hF011;
  LUT4 n5879_s1 (
    .F(n5879_4),
    .I0(n5866_29),
    .I1(n109_9),
    .I2(n5879_5),
    .I3(n5879_6) 
);
defparam n5879_s1.INIT=16'h000D;
  LUT3 n5880_s1 (
    .F(n5880_4),
    .I0(n5880_5),
    .I1(n5880_6),
    .I2(n5880_17) 
);
defparam n5880_s1.INIT=8'h35;
  LUT4 n5881_s1 (
    .F(n5881_4),
    .I0(n5881_5),
    .I1(n5881_6),
    .I2(n111_9),
    .I3(n5866_29) 
);
defparam n5881_s1.INIT=16'hF011;
  LUT4 n5882_s1 (
    .F(n5882_4),
    .I0(n5866_29),
    .I1(n112_9),
    .I2(n5882_5),
    .I3(n5882_6) 
);
defparam n5882_s1.INIT=16'hFFF8;
  LUT4 n5883_s1 (
    .F(n5883_4),
    .I0(n5883_5),
    .I1(n5883_6),
    .I2(n113_9),
    .I3(n5866_29) 
);
defparam n5883_s1.INIT=16'hF011;
  LUT4 n5884_s1 (
    .F(n5884_4),
    .I0(n5866_29),
    .I1(n114_9),
    .I2(n5884_5),
    .I3(n5884_6) 
);
defparam n5884_s1.INIT=16'h000D;
  LUT4 n5885_s1 (
    .F(n5885_4),
    .I0(n5866_29),
    .I1(n115_9),
    .I2(n5885_5),
    .I3(n5885_6) 
);
defparam n5885_s1.INIT=16'hFFF8;
  LUT3 n5886_s1 (
    .F(n5886_4),
    .I0(n5886_5),
    .I1(n5880_17),
    .I2(n5886_6) 
);
defparam n5886_s1.INIT=8'h0E;
  LUT4 n5887_s1 (
    .F(n5887_4),
    .I0(n5887_5),
    .I1(n5887_6),
    .I2(n117_9),
    .I3(n5859_11) 
);
defparam n5887_s1.INIT=16'hF011;
  LUT4 n5888_s1 (
    .F(n5888_4),
    .I0(n5866_29),
    .I1(n118_9),
    .I2(n5888_5),
    .I3(n5888_6) 
);
defparam n5888_s1.INIT=16'h000D;
  LUT4 n5889_s1 (
    .F(n5889_4),
    .I0(n5889_5),
    .I1(n5889_6),
    .I2(n119_9),
    .I3(n5866_29) 
);
defparam n5889_s1.INIT=16'hF0EE;
  LUT4 n5890_s1 (
    .F(n5890_4),
    .I0(n5866_29),
    .I1(n120_9),
    .I2(n5890_5),
    .I3(n5890_6) 
);
defparam n5890_s1.INIT=16'hFFF8;
  LUT4 n5891_s1 (
    .F(n5891_4),
    .I0(n5891_5),
    .I1(n5891_6),
    .I2(n5891_7),
    .I3(n5891_30) 
);
defparam n5891_s1.INIT=16'h0007;
  LUT4 n5892_s1 (
    .F(n5892_4),
    .I0(n5866_29),
    .I1(n122_9),
    .I2(n5892_5),
    .I3(n5892_6) 
);
defparam n5892_s1.INIT=16'h000D;
  LUT4 n5893_s1 (
    .F(n5893_4),
    .I0(n5866_29),
    .I1(n123_9),
    .I2(n5893_5),
    .I3(n5893_6) 
);
defparam n5893_s1.INIT=16'h000D;
  LUT4 n5894_s1 (
    .F(n5894_4),
    .I0(n5894_5),
    .I1(n5894_6),
    .I2(n124_9),
    .I3(n5859_11) 
);
defparam n5894_s1.INIT=16'hF011;
  LUT4 n5895_s1 (
    .F(n5895_4),
    .I0(n5895_5),
    .I1(n5895_6),
    .I2(n125_9),
    .I3(n5866_29) 
);
defparam n5895_s1.INIT=16'hF011;
  LUT3 n5896_s1 (
    .F(n5896_4),
    .I0(n5896_5),
    .I1(n126_9),
    .I2(n5866_29) 
);
defparam n5896_s1.INIT=8'hCA;
  LUT4 n5897_s1 (
    .F(n5897_4),
    .I0(n5897_5),
    .I1(n5897_6),
    .I2(n127_9),
    .I3(n5866_29) 
);
defparam n5897_s1.INIT=16'hF011;
  LUT4 n5898_s6 (
    .F(n5898_9),
    .I0(n5898_10),
    .I1(n5898_11),
    .I2(n5866_29),
    .I3(n5898_12) 
);
defparam n5898_s6.INIT=16'h001F;
  LUT3 ff_cache0_already_read_s4 (
    .F(ff_cache0_already_read_8),
    .I0(ff_cache0_already_read_9),
    .I1(ff_cache0_already_read_15),
    .I2(ff_cache0_already_read_17) 
);
defparam ff_cache0_already_read_s4.INIT=8'hE0;
  LUT4 ff_cache1_already_read_s4 (
    .F(ff_cache1_already_read_8),
    .I0(ff_cache1_already_read_9),
    .I1(ff_cache1_already_read_10),
    .I2(n5284_7),
    .I3(ff_cache1_already_read_11) 
);
defparam ff_cache1_already_read_s4.INIT=16'hF800;
  LUT4 ff_cache2_already_read_s4 (
    .F(ff_cache2_already_read_8),
    .I0(ff_cache2_already_read_18),
    .I1(ff_cache2_already_read_10),
    .I2(ff_cache2_already_read_11),
    .I3(ff_cache2_already_read_12) 
);
defparam ff_cache2_already_read_s4.INIT=16'hF800;
  LUT3 ff_cache3_already_read_s5 (
    .F(ff_cache3_already_read_9),
    .I0(ff_cache3_already_read_16),
    .I1(ff_cache3_already_read_14),
    .I2(ff_cache0_already_read_17) 
);
defparam ff_cache3_already_read_s5.INIT=8'hE0;
  LUT4 ff_flush_state_2_s3 (
    .F(ff_flush_state_1_7),
    .I0(n5859_11),
    .I1(ff_cache_vram_rdata_en_21),
    .I2(w_command_vram_valid),
    .I3(ff_flush_state_2_9) 
);
defparam ff_flush_state_2_s3.INIT=16'h01FF;
  LUT4 n6693_s3 (
    .F(n6694_7),
    .I0(n6693_11),
    .I1(n6693_28),
    .I2(n6693_26),
    .I3(ff_start) 
);
defparam n6693_s3.INIT=16'hFF40;
  LUT4 ff_vram_wdata_31_s4 (
    .F(ff_vram_wdata_31_7),
    .I0(ff_vram_wdata_31_8),
    .I1(ff_vram_wdata_31_14),
    .I2(w_command_vram_valid),
    .I3(ff_flush_state_2_9) 
);
defparam ff_vram_wdata_31_s4.INIT=16'h0B00;
  LUT4 ff_cache0_address_15_s5 (
    .F(ff_cache0_address_15_10),
    .I0(n5284_7),
    .I1(ff_cache0_address_15_11),
    .I2(ff_cache0_already_read_15),
    .I3(ff_cache0_already_read_17) 
);
defparam ff_cache0_address_15_s5.INIT=16'hF400;
  LUT4 ff_cache0_data_31_s5 (
    .F(ff_cache0_data_31_10),
    .I0(ff_cache0_already_read_15),
    .I1(ff_cache0_data_mask[3]),
    .I2(ff_cache0_data_31_14),
    .I3(ff_cache0_already_read_17) 
);
defparam ff_cache0_data_31_s5.INIT=16'hF800;
  LUT4 ff_cache0_data_23_s5 (
    .F(ff_cache0_data_23_10),
    .I0(ff_cache0_already_read_15),
    .I1(ff_cache0_data_mask[2]),
    .I2(ff_cache0_data_23_13),
    .I3(ff_cache0_already_read_17) 
);
defparam ff_cache0_data_23_s5.INIT=16'hF800;
  LUT4 ff_cache0_data_15_s5 (
    .F(ff_cache0_data_15_10),
    .I0(ff_cache0_already_read_15),
    .I1(ff_cache0_data_mask[1]),
    .I2(ff_cache0_data_15_13),
    .I3(ff_cache0_already_read_17) 
);
defparam ff_cache0_data_15_s5.INIT=16'hF800;
  LUT4 ff_cache0_data_7_s5 (
    .F(ff_cache0_data_7_10),
    .I0(ff_cache0_already_read_15),
    .I1(ff_cache0_data_mask[0]),
    .I2(ff_cache0_data_7_13),
    .I3(ff_cache0_already_read_17) 
);
defparam ff_cache0_data_7_s5.INIT=16'hF800;
  LUT4 ff_cache1_data_31_s5 (
    .F(ff_cache1_data_31_10),
    .I0(ff_cache1_data_31_23),
    .I1(ff_cache1_data_31_17),
    .I2(ff_cache1_data_31_19),
    .I3(ff_cache1_data_31_14) 
);
defparam ff_cache1_data_31_s5.INIT=16'hF400;
  LUT4 ff_cache1_data_23_s5 (
    .F(ff_cache1_data_23_10),
    .I0(ff_cache1_data_31_23),
    .I1(ff_cache1_data_23_14),
    .I2(ff_cache1_data_23_16),
    .I3(ff_cache1_data_31_14) 
);
defparam ff_cache1_data_23_s5.INIT=16'hF400;
  LUT4 ff_cache1_data_15_s5 (
    .F(ff_cache1_data_15_10),
    .I0(ff_cache1_data_31_23),
    .I1(ff_cache1_data_15_14),
    .I2(ff_cache1_data_15_16),
    .I3(ff_cache1_data_31_14) 
);
defparam ff_cache1_data_15_s5.INIT=16'hF400;
  LUT4 ff_cache1_data_7_s5 (
    .F(ff_cache1_data_7_10),
    .I0(ff_cache1_data_31_23),
    .I1(ff_cache1_data_7_14),
    .I2(ff_cache1_data_7_16),
    .I3(ff_cache1_data_31_14) 
);
defparam ff_cache1_data_7_s5.INIT=16'hF400;
  LUT4 ff_cache2_address_16_s5 (
    .F(ff_cache2_address_16_10),
    .I0(ff_cache2_address_16_11),
    .I1(n5284_7),
    .I2(ff_cache2_address_16_16),
    .I3(ff_cache0_already_read_17) 
);
defparam ff_cache2_address_16_s5.INIT=16'h0D00;
  LUT4 ff_cache2_data_31_s5 (
    .F(ff_cache2_data_31_10),
    .I0(ff_cache2_data_31_16),
    .I1(ff_cache1_data_31_17),
    .I2(ff_cache2_data_31_14),
    .I3(ff_cache2_already_read_12) 
);
defparam ff_cache2_data_31_s5.INIT=16'hF400;
  LUT4 ff_cache2_data_23_s5 (
    .F(ff_cache2_data_23_10),
    .I0(ff_cache2_data_31_16),
    .I1(ff_cache1_data_23_14),
    .I2(ff_cache2_data_23_13),
    .I3(ff_cache2_already_read_12) 
);
defparam ff_cache2_data_23_s5.INIT=16'hF400;
  LUT4 ff_cache2_data_15_s5 (
    .F(ff_cache2_data_15_10),
    .I0(ff_cache2_data_31_16),
    .I1(ff_cache1_data_15_14),
    .I2(ff_cache2_data_15_13),
    .I3(ff_cache2_already_read_12) 
);
defparam ff_cache2_data_15_s5.INIT=16'hF400;
  LUT4 ff_cache2_data_7_s5 (
    .F(ff_cache2_data_7_10),
    .I0(ff_cache2_data_31_16),
    .I1(ff_cache1_data_7_14),
    .I2(ff_cache2_data_7_13),
    .I3(ff_cache2_already_read_12) 
);
defparam ff_cache2_data_7_s5.INIT=16'hF400;
  LUT3 ff_cache3_address_16_s5 (
    .F(ff_cache3_address_16_10),
    .I0(ff_cache3_address_16_11),
    .I1(ff_cache3_already_read_16),
    .I2(ff_cache0_already_read_17) 
);
defparam ff_cache3_address_16_s5.INIT=8'hE0;
  LUT2 ff_cache3_data_31_s5 (
    .F(ff_cache3_data_31_10),
    .I0(ff_cache3_data_31_11),
    .I1(ff_cache3_data_31_17) 
);
defparam ff_cache3_data_31_s5.INIT=4'h4;
  LUT2 ff_cache3_data_23_s5 (
    .F(ff_cache3_data_23_10),
    .I0(ff_cache3_data_23_11),
    .I1(ff_cache3_data_31_17) 
);
defparam ff_cache3_data_23_s5.INIT=4'h4;
  LUT2 ff_cache3_data_15_s5 (
    .F(ff_cache3_data_15_10),
    .I0(ff_cache3_data_15_11),
    .I1(ff_cache3_data_31_17) 
);
defparam ff_cache3_data_15_s5.INIT=4'h4;
  LUT2 ff_cache3_data_7_s5 (
    .F(ff_cache3_data_7_10),
    .I0(ff_cache3_data_7_11),
    .I1(ff_cache3_data_31_17) 
);
defparam ff_cache3_data_7_s5.INIT=4'h4;
  LUT3 ff_cache0_data_en_s3 (
    .F(ff_cache0_data_en_8),
    .I0(ff_cache0_data_en_9),
    .I1(ff_cache0_data_en_10),
    .I2(ff_start) 
);
defparam ff_cache0_data_en_s3.INIT=8'hF4;
  LUT4 ff_cache1_data_en_s3 (
    .F(ff_cache1_data_en_8),
    .I0(ff_cache1_data_en_9),
    .I1(ff_cache1_data_en_13),
    .I2(ff_cache1_data_en_11),
    .I3(ff_start) 
);
defparam ff_cache1_data_en_s3.INIT=16'hFFB0;
  LUT4 ff_cache2_data_en_s3 (
    .F(ff_cache2_data_en_8),
    .I0(ff_cache2_data_en_9),
    .I1(ff_cache2_data_en_13),
    .I2(ff_cache2_data_en_11),
    .I3(ff_start) 
);
defparam ff_cache2_data_en_s3.INIT=16'hFFB0;
  LUT4 ff_cache3_data_en_s3 (
    .F(ff_cache3_data_en_8),
    .I0(ff_cache3_already_read_14),
    .I1(ff_cache3_data_en_12),
    .I2(ff_cache3_data_en_10),
    .I3(ff_start) 
);
defparam ff_cache3_data_en_s3.INIT=16'hFFB0;
  LUT4 ff_busy_s3 (
    .F(ff_busy_8),
    .I0(w_command_vram_valid),
    .I1(ff_busy_9),
    .I2(ff_vram_wdata_31_14),
    .I3(ff_flush_state_2_9) 
);
defparam ff_busy_s3.INIT=16'h10FF;
  LUT4 ff_cache0_data_mask_2_s6 (
    .F(ff_cache0_data_mask_2_11),
    .I0(ff_cache0_data_mask_2_17),
    .I1(ff_cache1_data_23_14),
    .I2(ff_cache0_data_mask_2_13),
    .I3(ff_cache0_data_mask_2_14) 
);
defparam ff_cache0_data_mask_2_s6.INIT=16'h8F00;
  LUT4 ff_cache0_data_mask_1_s5 (
    .F(ff_cache0_data_mask_1_10),
    .I0(ff_cache0_data_mask_2_17),
    .I1(ff_cache1_data_15_14),
    .I2(ff_cache0_data_mask_2_13),
    .I3(ff_cache0_data_mask_2_14) 
);
defparam ff_cache0_data_mask_1_s5.INIT=16'h8F00;
  LUT4 ff_cache0_data_mask_0_s5 (
    .F(ff_cache0_data_mask_0_10),
    .I0(ff_cache0_data_mask_2_17),
    .I1(ff_cache1_data_7_14),
    .I2(ff_cache0_data_mask_2_13),
    .I3(ff_cache0_data_mask_2_14) 
);
defparam ff_cache0_data_mask_0_s5.INIT=16'h8F00;
  LUT4 ff_cache3_data_mask_3_s6 (
    .F(ff_cache3_data_mask_3_11),
    .I0(ff_cache3_data_mask_3_12),
    .I1(ff_cache3_data_mask_3_13),
    .I2(ff_cache3_data_mask_3_19),
    .I3(ff_cache3_data_mask_3_15) 
);
defparam ff_cache3_data_mask_3_s6.INIT=16'h8F00;
  LUT4 ff_cache3_data_mask_2_s5 (
    .F(ff_cache3_data_mask_2_10),
    .I0(ff_cache3_data_mask_2_11),
    .I1(ff_cache3_data_mask_3_13),
    .I2(ff_cache3_data_mask_3_19),
    .I3(ff_cache3_data_mask_3_15) 
);
defparam ff_cache3_data_mask_2_s5.INIT=16'h8F00;
  LUT4 ff_cache3_data_mask_1_s5 (
    .F(ff_cache3_data_mask_1_10),
    .I0(ff_cache3_data_mask_1_11),
    .I1(ff_cache3_data_mask_3_13),
    .I2(ff_cache3_data_mask_3_19),
    .I3(ff_cache3_data_mask_3_15) 
);
defparam ff_cache3_data_mask_1_s5.INIT=16'h8F00;
  LUT4 ff_cache3_data_mask_0_s5 (
    .F(ff_cache3_data_mask_0_10),
    .I0(ff_cache3_data_mask_0_11),
    .I1(ff_cache3_data_mask_3_13),
    .I2(ff_cache3_data_mask_3_19),
    .I3(ff_cache3_data_mask_3_15) 
);
defparam ff_cache3_data_mask_0_s5.INIT=16'h8F00;
  LUT4 ff_cache0_data_mask_3_s5 (
    .F(ff_cache0_data_mask_3_10),
    .I0(ff_cache0_data_mask_2_17),
    .I1(ff_cache1_data_31_17),
    .I2(ff_cache0_data_mask_2_13),
    .I3(ff_cache0_data_mask_2_14) 
);
defparam ff_cache0_data_mask_3_s5.INIT=16'h8F00;
  LUT4 ff_vram_valid_s4 (
    .F(ff_vram_valid_7),
    .I0(ff_vram_valid_8),
    .I1(ff_vram_valid_9),
    .I2(ff_cache_flush_start),
    .I3(ff_start) 
);
defparam ff_vram_valid_s4.INIT=16'hFF0E;
  LUT4 ff_cache1_data_mask_3_s7 (
    .F(ff_cache1_data_mask_3_12),
    .I0(ff_cache3_data_mask_3_12),
    .I1(n1350_4),
    .I2(ff_cache1_data_mask_3_23),
    .I3(ff_cache1_data_mask_3_14) 
);
defparam ff_cache1_data_mask_3_s7.INIT=16'h8F00;
  LUT4 ff_cache1_data_mask_2_s6 (
    .F(ff_cache1_data_mask_2_11),
    .I0(ff_cache3_data_mask_2_11),
    .I1(n1350_4),
    .I2(ff_cache1_data_mask_3_23),
    .I3(ff_cache1_data_mask_3_14) 
);
defparam ff_cache1_data_mask_2_s6.INIT=16'h8F00;
  LUT4 ff_cache1_data_mask_1_s6 (
    .F(ff_cache1_data_mask_1_11),
    .I0(ff_cache3_data_mask_1_11),
    .I1(n1350_4),
    .I2(ff_cache1_data_mask_3_23),
    .I3(ff_cache1_data_mask_3_14) 
);
defparam ff_cache1_data_mask_1_s6.INIT=16'h8F00;
  LUT4 ff_cache1_data_mask_0_s6 (
    .F(ff_cache1_data_mask_0_11),
    .I0(ff_cache3_data_mask_0_11),
    .I1(n1350_4),
    .I2(ff_cache1_data_mask_3_23),
    .I3(ff_cache1_data_mask_3_14) 
);
defparam ff_cache1_data_mask_0_s6.INIT=16'h8F00;
  LUT2 ff_cache2_data_mask_3_s7 (
    .F(ff_cache2_data_mask_3_12),
    .I0(ff_cache2_data_mask_3_13),
    .I1(ff_cache2_data_mask_3_14) 
);
defparam ff_cache2_data_mask_3_s7.INIT=4'h4;
  LUT2 ff_cache2_data_mask_2_s6 (
    .F(ff_cache2_data_mask_2_11),
    .I0(ff_cache2_data_mask_2_12),
    .I1(ff_cache2_data_mask_3_14) 
);
defparam ff_cache2_data_mask_2_s6.INIT=4'h4;
  LUT2 ff_cache2_data_mask_1_s6 (
    .F(ff_cache2_data_mask_1_11),
    .I0(ff_cache2_data_mask_1_12),
    .I1(ff_cache2_data_mask_3_14) 
);
defparam ff_cache2_data_mask_1_s6.INIT=4'h4;
  LUT2 ff_cache2_data_mask_0_s6 (
    .F(ff_cache2_data_mask_0_11),
    .I0(ff_cache2_data_mask_0_12),
    .I1(ff_cache2_data_mask_3_14) 
);
defparam ff_cache2_data_mask_0_s6.INIT=4'h4;
  LUT4 n6411_s3 (
    .F(n6411_8),
    .I0(ff_flush_state[0]),
    .I1(n6411_9),
    .I2(ff_cache_flush_start),
    .I3(ff_start) 
);
defparam n6411_s3.INIT=16'h00F4;
  LUT3 n6409_s5 (
    .F(n6409_10),
    .I0(n6409_11),
    .I1(ff_cache_flush_start),
    .I2(ff_start) 
);
defparam n6409_s5.INIT=8'h0E;
  LUT4 n6697_s4 (
    .F(n6697_9),
    .I0(w_cache_vram_rdata_en),
    .I1(n5284_7),
    .I2(ff_cache_flush_start),
    .I3(ff_start) 
);
defparam n6697_s4.INIT=16'h00F1;
  LUT3 n6695_s6 (
    .F(n6695_11),
    .I0(ff_start),
    .I1(w_command_vram_valid),
    .I2(n6695_12) 
);
defparam n6695_s6.INIT=8'h01;
  LUT4 n6694_s3 (
    .F(n6694_9),
    .I0(n6694_13),
    .I1(ff_priority[0]),
    .I2(ff_start),
    .I3(n6694_15) 
);
defparam n6694_s3.INIT=16'h0A03;
  LUT4 n6693_s4 (
    .F(n6693_10),
    .I0(n6693_14),
    .I1(n6693_24),
    .I2(ff_start),
    .I3(n6694_15) 
);
defparam n6693_s4.INIT=16'h0C0A;
  LUT4 w_cache_flush_end_s (
    .F(w_cache_flush_end),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_valid),
    .I3(ff_flush_state[0]) 
);
defparam w_cache_flush_end_s.INIT=16'h0100;
  LUT3 n5284_s2 (
    .F(n5284_7),
    .I0(ff_busy),
    .I1(w_command_vram_valid),
    .I2(ff_cache_vram_valid) 
);
defparam n5284_s2.INIT=8'hEF;
  LUT3 n5015_s7 (
    .F(n5015_8),
    .I0(n469_9),
    .I1(n4780_9),
    .I2(n5284_7) 
);
defparam n5015_s7.INIT=8'hCA;
  LUT3 n5016_s5 (
    .F(n5016_7),
    .I0(n470_9),
    .I1(n4781_9),
    .I2(n5284_7) 
);
defparam n5016_s5.INIT=8'hCA;
  LUT3 n5017_s5 (
    .F(n5017_7),
    .I0(n471_9),
    .I1(n4782_9),
    .I2(n5284_7) 
);
defparam n5017_s5.INIT=8'hCA;
  LUT3 n5018_s5 (
    .F(n5018_7),
    .I0(n472_9),
    .I1(n4783_9),
    .I2(n5284_7) 
);
defparam n5018_s5.INIT=8'hCA;
  LUT3 n5019_s5 (
    .F(n5019_7),
    .I0(n473_9),
    .I1(n4784_9),
    .I2(n5284_7) 
);
defparam n5019_s5.INIT=8'hCA;
  LUT3 n5020_s5 (
    .F(n5020_7),
    .I0(n474_9),
    .I1(n4785_9),
    .I2(n5284_7) 
);
defparam n5020_s5.INIT=8'hCA;
  LUT3 n5021_s5 (
    .F(n5021_7),
    .I0(n475_9),
    .I1(n4786_9),
    .I2(n5284_7) 
);
defparam n5021_s5.INIT=8'hCA;
  LUT3 n5022_s6 (
    .F(n5022_7),
    .I0(n476_9),
    .I1(n4787_9),
    .I2(n5284_7) 
);
defparam n5022_s6.INIT=8'hCA;
  LUT2 n1350_s1 (
    .F(n1350_4),
    .I0(n35_3),
    .I1(ff_cache1_data_en) 
);
defparam n1350_s1.INIT=4'h4;
  LUT4 n5851_s7 (
    .F(n5851_10),
    .I0(ff_cache1_address[16]),
    .I1(w_command_vram_address[16]),
    .I2(n5851_13),
    .I3(n6188_8) 
);
defparam n5851_s7.INIT=16'hAC00;
  LUT4 n5851_s8 (
    .F(n5851_11),
    .I0(n5851_14),
    .I1(n5851_15),
    .I2(n5851_16),
    .I3(n5851_17) 
);
defparam n5851_s8.INIT=16'h0100;
  LUT4 n5851_s9 (
    .F(n5851_12),
    .I0(n81_9),
    .I1(ff_cache_vram_address[16]),
    .I2(n5880_17),
    .I3(n5851_18) 
);
defparam n5851_s9.INIT=16'h0305;
  LUT4 n5852_s7 (
    .F(n5852_10),
    .I0(n5852_21),
    .I1(w_command_vram_address[15]),
    .I2(n5852_15),
    .I3(n5854_11) 
);
defparam n5852_s7.INIT=16'hF400;
  LUT4 n5852_s8 (
    .F(n5852_11),
    .I0(n5859_11),
    .I1(n5852_16),
    .I2(n5852_17),
    .I3(n5852_18) 
);
defparam n5852_s8.INIT=16'h0001;
  LUT3 n5852_s9 (
    .F(n5852_12),
    .I0(n82_9),
    .I1(n5880_17),
    .I2(n5851_18) 
);
defparam n5852_s9.INIT=8'h01;
  LUT4 n5853_s7 (
    .F(n5853_10),
    .I0(n5853_19),
    .I1(w_command_vram_address[14]),
    .I2(n5853_14),
    .I3(n6411_9) 
);
defparam n5853_s7.INIT=16'h50FC;
  LUT4 n5853_s8 (
    .F(n5853_11),
    .I0(n5859_11),
    .I1(n5853_15),
    .I2(n5853_16),
    .I3(n5853_17) 
);
defparam n5853_s8.INIT=16'h0001;
  LUT4 n5853_s9 (
    .F(n5853_12),
    .I0(n83_9),
    .I1(ff_cache_vram_address[14]),
    .I2(n5880_17),
    .I3(n5851_18) 
);
defparam n5853_s9.INIT=16'h0305;
  LUT4 n5854_s7 (
    .F(n5854_10),
    .I0(ff_cache1_address[13]),
    .I1(w_command_vram_address[13]),
    .I2(ff_cache_vram_rdata_en_21),
    .I3(n5852_21) 
);
defparam n5854_s7.INIT=16'h0503;
  LUT3 n5854_s8 (
    .F(n5854_11),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]) 
);
defparam n5854_s8.INIT=8'hD3;
  LUT4 n5854_s9 (
    .F(n5854_12),
    .I0(n5859_11),
    .I1(n5854_14),
    .I2(n5854_15),
    .I3(n5854_16) 
);
defparam n5854_s9.INIT=16'h0001;
  LUT4 n5854_s10 (
    .F(n5854_13),
    .I0(n84_9),
    .I1(ff_cache_vram_address[13]),
    .I2(n5880_17),
    .I3(n5851_18) 
);
defparam n5854_s10.INIT=16'h0305;
  LUT4 n5855_s7 (
    .F(n5855_10),
    .I0(n5855_12),
    .I1(n5854_11),
    .I2(n5859_11),
    .I3(n5855_13) 
);
defparam n5855_s7.INIT=16'h0B00;
  LUT4 n5855_s8 (
    .F(n5855_11),
    .I0(n85_9),
    .I1(ff_cache_vram_address[12]),
    .I2(n5880_17),
    .I3(n5851_18) 
);
defparam n5855_s8.INIT=16'h0305;
  LUT4 n5856_s7 (
    .F(n5856_10),
    .I0(ff_cache1_address[11]),
    .I1(w_command_vram_address[11]),
    .I2(n5851_13),
    .I3(n6188_8) 
);
defparam n5856_s7.INIT=16'hAC00;
  LUT4 n5856_s8 (
    .F(n5856_11),
    .I0(n5856_13),
    .I1(n5856_14),
    .I2(n5856_15),
    .I3(n5856_16) 
);
defparam n5856_s8.INIT=16'h0100;
  LUT4 n5856_s9 (
    .F(n5856_12),
    .I0(n86_9),
    .I1(ff_cache_vram_address[11]),
    .I2(n5880_17),
    .I3(n5851_18) 
);
defparam n5856_s9.INIT=16'h0305;
  LUT4 n5857_s7 (
    .F(n5857_10),
    .I0(n5857_12),
    .I1(n5854_11),
    .I2(n5859_11),
    .I3(n5857_13) 
);
defparam n5857_s7.INIT=16'h0B00;
  LUT4 n5857_s8 (
    .F(n5857_11),
    .I0(n87_9),
    .I1(ff_cache_vram_address[10]),
    .I2(n5880_17),
    .I3(n5851_18) 
);
defparam n5857_s8.INIT=16'h0305;
  LUT4 n5858_s7 (
    .F(n5858_10),
    .I0(ff_cache1_address[9]),
    .I1(w_command_vram_address[9]),
    .I2(ff_cache_vram_rdata_en_21),
    .I3(n5852_21) 
);
defparam n5858_s7.INIT=16'h0503;
  LUT4 n5858_s8 (
    .F(n5858_11),
    .I0(n5859_11),
    .I1(n5858_13),
    .I2(n5858_14),
    .I3(n5858_15) 
);
defparam n5858_s8.INIT=16'h0001;
  LUT4 n5858_s9 (
    .F(n5858_12),
    .I0(n88_9),
    .I1(ff_cache_vram_address[9]),
    .I2(n5880_17),
    .I3(n5851_18) 
);
defparam n5858_s9.INIT=16'h0305;
  LUT4 n5859_s7 (
    .F(n5859_10),
    .I0(ff_cache2_address[8]),
    .I1(w_command_vram_address[8]),
    .I2(n5859_14),
    .I3(n6188_9) 
);
defparam n5859_s7.INIT=16'hAC00;
  LUT2 n5859_s8 (
    .F(n5859_11),
    .I0(ff_busy),
    .I1(w_command_vram_write) 
);
defparam n5859_s8.INIT=4'h8;
  LUT4 n5859_s9 (
    .F(n5859_12),
    .I0(n5859_15),
    .I1(n5854_11),
    .I2(n5859_16),
    .I3(n5859_17) 
);
defparam n5859_s9.INIT=16'h000B;
  LUT4 n5859_s10 (
    .F(n5859_13),
    .I0(n89_9),
    .I1(ff_cache_vram_address[8]),
    .I2(n5880_17),
    .I3(n5851_18) 
);
defparam n5859_s10.INIT=16'h0305;
  LUT4 n5860_s7 (
    .F(n5860_10),
    .I0(n5860_12),
    .I1(n5854_11),
    .I2(n5859_11),
    .I3(n5860_13) 
);
defparam n5860_s7.INIT=16'h0B00;
  LUT4 n5860_s8 (
    .F(n5860_11),
    .I0(n90_9),
    .I1(ff_cache_vram_address[7]),
    .I2(n5880_17),
    .I3(n5851_18) 
);
defparam n5860_s8.INIT=16'h0305;
  LUT4 n5861_s7 (
    .F(n5861_10),
    .I0(ff_cache1_address[6]),
    .I1(w_command_vram_address[6]),
    .I2(n5851_13),
    .I3(n6188_8) 
);
defparam n5861_s7.INIT=16'hAC00;
  LUT4 n5861_s8 (
    .F(n5861_11),
    .I0(n5861_13),
    .I1(n5861_14),
    .I2(n5861_15),
    .I3(n5861_16) 
);
defparam n5861_s8.INIT=16'h0100;
  LUT4 n5861_s9 (
    .F(n5861_12),
    .I0(n91_9),
    .I1(ff_cache_vram_address[6]),
    .I2(n5880_17),
    .I3(n5851_18) 
);
defparam n5861_s9.INIT=16'h0305;
  LUT4 n5862_s7 (
    .F(n5862_10),
    .I0(ff_cache1_address[5]),
    .I1(w_command_vram_address[5]),
    .I2(ff_cache_vram_rdata_en_21),
    .I3(n5852_21) 
);
defparam n5862_s7.INIT=16'h0503;
  LUT4 n5862_s8 (
    .F(n5862_11),
    .I0(n5859_11),
    .I1(n5862_13),
    .I2(n5862_14),
    .I3(n5862_15) 
);
defparam n5862_s8.INIT=16'h0001;
  LUT4 n5862_s9 (
    .F(n5862_12),
    .I0(n92_9),
    .I1(ff_cache_vram_address[5]),
    .I2(n5880_17),
    .I3(n5851_18) 
);
defparam n5862_s9.INIT=16'h0305;
  LUT4 n5863_s7 (
    .F(n5863_10),
    .I0(ff_cache1_address[4]),
    .I1(w_command_vram_address[4]),
    .I2(ff_cache_vram_rdata_en_21),
    .I3(n5852_21) 
);
defparam n5863_s7.INIT=16'h0503;
  LUT4 n5863_s8 (
    .F(n5863_11),
    .I0(n5859_11),
    .I1(n5863_13),
    .I2(n5863_14),
    .I3(n5863_15) 
);
defparam n5863_s8.INIT=16'h0001;
  LUT4 n5863_s9 (
    .F(n5863_12),
    .I0(n93_9),
    .I1(ff_cache_vram_address[4]),
    .I2(n5880_17),
    .I3(n5851_18) 
);
defparam n5863_s9.INIT=16'h0305;
  LUT4 n5864_s7 (
    .F(n5864_10),
    .I0(n5864_12),
    .I1(n5854_11),
    .I2(n5859_11),
    .I3(n5864_13) 
);
defparam n5864_s7.INIT=16'h0B00;
  LUT4 n5864_s8 (
    .F(n5864_11),
    .I0(n94_9),
    .I1(ff_cache_vram_address[3]),
    .I2(n5880_17),
    .I3(n5851_18) 
);
defparam n5864_s8.INIT=16'h0305;
  LUT4 n5865_s7 (
    .F(n5865_10),
    .I0(ff_cache1_address[2]),
    .I1(w_command_vram_address[2]),
    .I2(ff_cache_vram_rdata_en_21),
    .I3(n5852_21) 
);
defparam n5865_s7.INIT=16'h0503;
  LUT4 n5865_s8 (
    .F(n5865_11),
    .I0(n5859_11),
    .I1(n5865_13),
    .I2(n5865_14),
    .I3(n5865_15) 
);
defparam n5865_s8.INIT=16'h0001;
  LUT4 n5865_s9 (
    .F(n5865_12),
    .I0(n95_9),
    .I1(ff_cache_vram_address[2]),
    .I2(n5880_17),
    .I3(n5851_18) 
);
defparam n5865_s9.INIT=16'h0305;
  LUT3 n5866_s3 (
    .F(n5866_6),
    .I0(n5866_9),
    .I1(n5866_10),
    .I2(n5852_25) 
);
defparam n5866_s3.INIT=8'h70;
  LUT4 n5866_s4 (
    .F(n5866_7),
    .I0(n5866_23),
    .I1(n6188_9),
    .I2(n5866_12),
    .I3(n5866_13) 
);
defparam n5866_s4.INIT=16'h7000;
  LUT4 n5867_s2 (
    .F(n5867_5),
    .I0(n5867_23),
    .I1(n6409_11),
    .I2(n5867_8),
    .I3(n5867_9) 
);
defparam n5867_s2.INIT=16'h7000;
  LUT4 n5867_s3 (
    .F(n5867_6),
    .I0(ff_cache_vram_write),
    .I1(n5867_10),
    .I2(n5867_11),
    .I3(ff_vram_wdata_31_14) 
);
defparam n5867_s3.INIT=16'h0100;
  LUT4 n5868_s2 (
    .F(n5868_5),
    .I0(n5868_22),
    .I1(ff_cache2_already_read_10),
    .I2(n5868_8),
    .I3(n5868_9) 
);
defparam n5868_s2.INIT=16'h0700;
  LUT4 n5868_s3 (
    .F(n5868_6),
    .I0(n5868_10),
    .I1(n5868_11),
    .I2(n5868_18),
    .I3(n5868_13) 
);
defparam n5868_s3.INIT=16'hD000;
  LUT3 n5869_s2 (
    .F(n5869_5),
    .I0(n5869_7),
    .I1(n5869_8),
    .I2(n5852_25) 
);
defparam n5869_s2.INIT=8'hE0;
  LUT3 n5869_s3 (
    .F(n5869_6),
    .I0(n5869_9),
    .I1(n5869_10),
    .I2(n5869_20) 
);
defparam n5869_s3.INIT=8'h80;
  LUT4 n5870_s2 (
    .F(n5870_5),
    .I0(n5870_27),
    .I1(n5870_8),
    .I2(n5870_9),
    .I3(n5870_10) 
);
defparam n5870_s2.INIT=16'h7000;
  LUT4 n5870_s3 (
    .F(n5870_6),
    .I0(n5870_11),
    .I1(n5870_12),
    .I2(n5866_19),
    .I3(n5870_13) 
);
defparam n5870_s3.INIT=16'hEF00;
  LUT3 n5871_s2 (
    .F(n5871_5),
    .I0(n5871_7),
    .I1(n5871_8),
    .I2(n5850_19) 
);
defparam n5871_s2.INIT=8'h70;
  LUT4 n5871_s3 (
    .F(n5871_6),
    .I0(n5871_23),
    .I1(n6409_11),
    .I2(n5871_10),
    .I3(n5871_11) 
);
defparam n5871_s3.INIT=16'h7000;
  LUT3 n5872_s2 (
    .F(n5872_5),
    .I0(n5872_7),
    .I1(n5872_8),
    .I2(n5852_25) 
);
defparam n5872_s2.INIT=8'hE0;
  LUT4 n5872_s3 (
    .F(n5872_6),
    .I0(n5872_21),
    .I1(n6409_11),
    .I2(n5872_10),
    .I3(n5872_11) 
);
defparam n5872_s3.INIT=16'h7000;
  LUT4 n5873_s2 (
    .F(n5873_5),
    .I0(n5873_17),
    .I1(n5873_8),
    .I2(n5873_9),
    .I3(n5880_17) 
);
defparam n5873_s2.INIT=16'hBF00;
  LUT3 n5873_s3 (
    .F(n5873_6),
    .I0(n5873_10),
    .I1(n5873_11),
    .I2(n5852_25) 
);
defparam n5873_s3.INIT=8'h10;
  LUT4 n5874_s2 (
    .F(n5874_5),
    .I0(n5874_7),
    .I1(n5874_8),
    .I2(ff_priority[1]),
    .I3(n5850_19) 
);
defparam n5874_s2.INIT=16'hCA00;
  LUT4 n5874_s3 (
    .F(n5874_6),
    .I0(n5874_19),
    .I1(n6188_8),
    .I2(n5874_10),
    .I3(n5874_11) 
);
defparam n5874_s3.INIT=16'h7000;
  LUT3 n5875_s2 (
    .F(n5875_5),
    .I0(n5875_7),
    .I1(n5875_8),
    .I2(n5852_25) 
);
defparam n5875_s2.INIT=8'h70;
  LUT4 n5875_s3 (
    .F(n5875_6),
    .I0(n5875_21),
    .I1(n6409_11),
    .I2(n5875_10),
    .I3(n5875_11) 
);
defparam n5875_s3.INIT=16'h7000;
  LUT3 n5876_s2 (
    .F(n5876_5),
    .I0(n5876_7),
    .I1(n5876_8),
    .I2(n5876_9) 
);
defparam n5876_s2.INIT=8'h40;
  LUT4 n5876_s3 (
    .F(n5876_6),
    .I0(n5876_10),
    .I1(ff_cache_vram_write),
    .I2(n5876_11),
    .I3(n5876_12) 
);
defparam n5876_s3.INIT=16'hFE00;
  LUT3 n5877_s2 (
    .F(n5877_5),
    .I0(n5877_7),
    .I1(n5850_19),
    .I2(n5877_8) 
);
defparam n5877_s2.INIT=8'h04;
  LUT4 n5877_s3 (
    .F(n5877_6),
    .I0(n5877_21),
    .I1(n6188_9),
    .I2(n5877_10),
    .I3(n5877_11) 
);
defparam n5877_s3.INIT=16'h7000;
  LUT3 n5878_s2 (
    .F(n5878_5),
    .I0(n5878_7),
    .I1(n5878_8),
    .I2(n5850_19) 
);
defparam n5878_s2.INIT=8'hE0;
  LUT4 n5878_s3 (
    .F(n5878_6),
    .I0(n5878_21),
    .I1(n6188_9),
    .I2(n5878_10),
    .I3(n5878_11) 
);
defparam n5878_s3.INIT=16'h7000;
  LUT4 n5879_s2 (
    .F(n5879_5),
    .I0(n5879_7),
    .I1(n5879_8),
    .I2(ff_priority[1]),
    .I3(n5852_25) 
);
defparam n5879_s2.INIT=16'hCA00;
  LUT3 n5879_s3 (
    .F(n5879_6),
    .I0(n5879_9),
    .I1(n5879_10),
    .I2(n5879_20) 
);
defparam n5879_s3.INIT=8'h80;
  LUT4 n5880_s2 (
    .F(n5880_5),
    .I0(n5880_8),
    .I1(n5880_9),
    .I2(n110_9),
    .I3(n5866_19) 
);
defparam n5880_s2.INIT=16'hEE0F;
  LUT4 n5880_s3 (
    .F(n5880_6),
    .I0(n5880_19),
    .I1(n6188_8),
    .I2(n5880_11),
    .I3(n5880_12) 
);
defparam n5880_s3.INIT=16'h7000;
  LUT3 n5881_s2 (
    .F(n5881_5),
    .I0(n5881_7),
    .I1(n5881_8),
    .I2(n5850_19) 
);
defparam n5881_s2.INIT=8'h10;
  LUT4 n5881_s3 (
    .F(n5881_6),
    .I0(n5881_23),
    .I1(n6409_11),
    .I2(n5881_10),
    .I3(n5881_11) 
);
defparam n5881_s3.INIT=16'h7000;
  LUT3 n5882_s2 (
    .F(n5882_5),
    .I0(n5852_25),
    .I1(n5882_7),
    .I2(n5882_8) 
);
defparam n5882_s2.INIT=8'h80;
  LUT4 n5882_s3 (
    .F(n5882_6),
    .I0(n5882_17),
    .I1(n5882_10),
    .I2(n5882_11),
    .I3(n5880_17) 
);
defparam n5882_s3.INIT=16'hBF00;
  LUT4 n5883_s2 (
    .F(n5883_5),
    .I0(n5883_23),
    .I1(n6409_11),
    .I2(n5883_8),
    .I3(n5883_9) 
);
defparam n5883_s2.INIT=16'h7000;
  LUT3 n5883_s3 (
    .F(n5883_6),
    .I0(n5883_10),
    .I1(n5883_11),
    .I2(n5850_19) 
);
defparam n5883_s3.INIT=8'hE0;
  LUT4 n5884_s2 (
    .F(n5884_5),
    .I0(n5884_7),
    .I1(n5884_18),
    .I2(n5884_9),
    .I3(n5852_25) 
);
defparam n5884_s2.INIT=16'h3A00;
  LUT4 n5884_s3 (
    .F(n5884_6),
    .I0(n5884_10),
    .I1(n5884_11),
    .I2(n5880_17),
    .I3(n5884_12) 
);
defparam n5884_s3.INIT=16'h4000;
  LUT3 n5885_s2 (
    .F(n5885_5),
    .I0(n5885_7),
    .I1(n5885_8),
    .I2(n5852_25) 
);
defparam n5885_s2.INIT=8'h10;
  LUT4 n5885_s3 (
    .F(n5885_6),
    .I0(n5885_17),
    .I1(n5885_10),
    .I2(n5885_11),
    .I3(n5880_17) 
);
defparam n5885_s3.INIT=16'hBF00;
  LUT4 n5886_s2 (
    .F(n5886_5),
    .I0(n5886_7),
    .I1(n5886_8),
    .I2(n116_9),
    .I3(n5866_19) 
);
defparam n5886_s2.INIT=16'hEEF0;
  LUT4 n5886_s3 (
    .F(n5886_6),
    .I0(n5886_21),
    .I1(n6188_9),
    .I2(n5886_10),
    .I3(n5886_11) 
);
defparam n5886_s3.INIT=16'h7000;
  LUT4 n5887_s2 (
    .F(n5887_5),
    .I0(n5887_19),
    .I1(n6409_11),
    .I2(n5887_17),
    .I3(n5887_9) 
);
defparam n5887_s2.INIT=16'h0700;
  LUT4 n5887_s3 (
    .F(n5887_6),
    .I0(n5887_10),
    .I1(n117_9),
    .I2(ff_cache_vram_write),
    .I3(ff_cache_vram_rdata_en_21) 
);
defparam n5887_s3.INIT=16'h3500;
  LUT4 n5888_s2 (
    .F(n5888_5),
    .I0(n5888_7),
    .I1(n5888_8),
    .I2(ff_priority[1]),
    .I3(n5852_25) 
);
defparam n5888_s2.INIT=16'hCA00;
  LUT4 n5888_s3 (
    .F(n5888_6),
    .I0(n5888_21),
    .I1(n6409_11),
    .I2(n5888_10),
    .I3(n5888_11) 
);
defparam n5888_s3.INIT=16'h7000;
  LUT4 n5889_s2 (
    .F(n5889_5),
    .I0(n5889_25),
    .I1(n5889_8),
    .I2(n5889_9),
    .I3(ff_cache_vram_rdata_en_21) 
);
defparam n5889_s2.INIT=16'h00BF;
  LUT4 n5889_s3 (
    .F(n5889_6),
    .I0(n5889_10),
    .I1(n5889_11),
    .I2(ff_priority[1]),
    .I3(n5850_19) 
);
defparam n5889_s3.INIT=16'hC500;
  LUT3 n5890_s2 (
    .F(n5890_5),
    .I0(n5890_7),
    .I1(n5890_8),
    .I2(n5852_25) 
);
defparam n5890_s2.INIT=8'h10;
  LUT4 n5890_s3 (
    .F(n5890_6),
    .I0(n5890_17),
    .I1(n5890_10),
    .I2(n5890_11),
    .I3(n5880_17) 
);
defparam n5890_s3.INIT=16'hBF00;
  LUT4 n5891_s2 (
    .F(n5891_5),
    .I0(n5891_24),
    .I1(n6188_9),
    .I2(n5891_28),
    .I3(n5870_8) 
);
defparam n5891_s2.INIT=16'h0777;
  LUT4 n5891_s3 (
    .F(n5891_6),
    .I0(n5891_26),
    .I1(n6409_11),
    .I2(n5891_18),
    .I3(n5891_20) 
);
defparam n5891_s3.INIT=16'h0700;
  LUT3 n5891_s4 (
    .F(n5891_7),
    .I0(n5891_14),
    .I1(n5891_15),
    .I2(n5852_25) 
);
defparam n5891_s4.INIT=8'h70;
  LUT4 n5892_s2 (
    .F(n5892_5),
    .I0(n5892_7),
    .I1(n5892_8),
    .I2(ff_priority[0]),
    .I3(n5852_25) 
);
defparam n5892_s2.INIT=16'hCA00;
  LUT4 n5892_s3 (
    .F(n5892_6),
    .I0(n5892_23),
    .I1(n6409_11),
    .I2(n5892_10),
    .I3(n5892_11) 
);
defparam n5892_s3.INIT=16'h7000;
  LUT4 n5893_s2 (
    .F(n5893_5),
    .I0(n5893_7),
    .I1(n5893_17),
    .I2(n5884_9),
    .I3(n5852_25) 
);
defparam n5893_s2.INIT=16'h3A00;
  LUT4 n5893_s3 (
    .F(n5893_6),
    .I0(n5893_9),
    .I1(n5893_10),
    .I2(n5880_17),
    .I3(n5893_11) 
);
defparam n5893_s3.INIT=16'h4000;
  LUT4 n5894_s2 (
    .F(n5894_5),
    .I0(n5894_7),
    .I1(n6409_11),
    .I2(n5894_8),
    .I3(n5894_9) 
);
defparam n5894_s2.INIT=16'h7000;
  LUT4 n5894_s3 (
    .F(n5894_6),
    .I0(n5894_10),
    .I1(ff_cache_vram_write),
    .I2(n5894_19),
    .I3(n5894_12) 
);
defparam n5894_s3.INIT=16'hEF00;
  LUT3 n5895_s2 (
    .F(n5895_5),
    .I0(n5850_19),
    .I1(n5895_7),
    .I2(n5895_8) 
);
defparam n5895_s2.INIT=8'h80;
  LUT4 n5895_s3 (
    .F(n5895_6),
    .I0(n5895_19),
    .I1(n6188_8),
    .I2(n5895_10),
    .I3(n5895_11) 
);
defparam n5895_s3.INIT=16'h7000;
  LUT4 n5896_s2 (
    .F(n5896_5),
    .I0(n5896_6),
    .I1(n5896_7),
    .I2(n5896_8),
    .I3(n5850_19) 
);
defparam n5896_s2.INIT=16'hB0BB;
  LUT3 n5897_s2 (
    .F(n5897_5),
    .I0(n5850_19),
    .I1(n5897_7),
    .I2(n5897_8) 
);
defparam n5897_s2.INIT=8'h80;
  LUT4 n5897_s3 (
    .F(n5897_6),
    .I0(n5897_19),
    .I1(n6188_8),
    .I2(n5897_10),
    .I3(n5897_11) 
);
defparam n5897_s3.INIT=16'h7000;
  LUT4 n5898_s7 (
    .F(n5898_10),
    .I0(ff_cache1_data_mask[3]),
    .I1(ff_cache0_data_mask[3]),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5898_s7.INIT=16'h0503;
  LUT4 n5898_s8 (
    .F(n5898_11),
    .I0(ff_cache3_data_mask[3]),
    .I1(ff_cache2_data_mask[3]),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5898_s8.INIT=16'h5300;
  LUT4 n5898_s9 (
    .F(n5898_12),
    .I0(n5898_13),
    .I1(n5898_14),
    .I2(n5898_15),
    .I3(n5859_11) 
);
defparam n5898_s9.INIT=16'h00F4;
  LUT4 n5899_s7 (
    .F(n5899_10),
    .I0(n5899_12),
    .I1(n5899_24),
    .I2(n5899_14),
    .I3(n5898_14) 
);
defparam n5899_s7.INIT=16'h7077;
  LUT3 n5899_s8 (
    .F(n5899_11),
    .I0(n5899_15),
    .I1(n5899_16),
    .I2(n5866_29) 
);
defparam n5899_s8.INIT=8'hE0;
  LUT4 n5900_s7 (
    .F(n5900_10),
    .I0(n5900_12),
    .I1(n5900_13),
    .I2(n5900_14),
    .I3(n5898_14) 
);
defparam n5900_s7.INIT=16'h7077;
  LUT3 n5900_s8 (
    .F(n5900_11),
    .I0(n5900_15),
    .I1(n5900_16),
    .I2(n5866_29) 
);
defparam n5900_s8.INIT=8'hE0;
  LUT4 n5901_s7 (
    .F(n5901_10),
    .I0(n5901_22),
    .I1(n5901_13),
    .I2(n5901_14),
    .I3(n5898_14) 
);
defparam n5901_s7.INIT=16'hB0BB;
  LUT3 n5901_s8 (
    .F(n5901_11),
    .I0(n5901_15),
    .I1(n5901_16),
    .I2(n5866_29) 
);
defparam n5901_s8.INIT=8'hE0;
  LUT4 ff_cache0_already_read_s5 (
    .F(ff_cache0_already_read_9),
    .I0(n1350_4),
    .I1(n5284_7),
    .I2(ff_cache1_already_read_9),
    .I3(ff_cache0_already_read_12) 
);
defparam ff_cache0_already_read_s5.INIT=16'h1000;
  LUT4 ff_cache1_already_read_s5 (
    .F(ff_cache1_already_read_9),
    .I0(n69_3),
    .I1(ff_cache3_data_en),
    .I2(n52_3),
    .I3(ff_cache2_data_en) 
);
defparam ff_cache1_already_read_s5.INIT=16'hB0BB;
  LUT4 ff_cache1_already_read_s6 (
    .F(ff_cache1_already_read_10),
    .I0(ff_cache1_data_en),
    .I1(ff_cache0_data_en),
    .I2(ff_cache_vram_write),
    .I3(n18_3) 
);
defparam ff_cache1_already_read_s6.INIT=16'h4000;
  LUT2 ff_cache1_already_read_s7 (
    .F(ff_cache1_already_read_11),
    .I0(ff_cache1_already_read_14),
    .I1(ff_cache0_already_read_17) 
);
defparam ff_cache1_already_read_s7.INIT=4'h4;
  LUT2 ff_cache2_already_read_s6 (
    .F(ff_cache2_already_read_10),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam ff_cache2_already_read_s6.INIT=4'h4;
  LUT4 ff_cache2_already_read_s7 (
    .F(ff_cache2_already_read_11),
    .I0(ff_cache2_data_en),
    .I1(n5284_7),
    .I2(ff_cache3_data_mask_3_13),
    .I3(ff_cache2_already_read_13) 
);
defparam ff_cache2_already_read_s7.INIT=16'h0100;
  LUT2 ff_cache2_already_read_s8 (
    .F(ff_cache2_already_read_12),
    .I0(ff_cache0_already_read_17),
    .I1(ff_cache2_already_read_16) 
);
defparam ff_cache2_already_read_s8.INIT=4'h8;
  LUT3 ff_cache_vram_rdata_en_s4 (
    .F(ff_cache_vram_rdata_en_7),
    .I0(ff_cache_vram_rdata_en_10),
    .I1(n6694_15),
    .I2(ff_cache2_already_read_18) 
);
defparam ff_cache_vram_rdata_en_s4.INIT=8'h0B;
  LUT2 ff_cache_vram_rdata_en_s6 (
    .F(ff_cache_vram_rdata_en_9),
    .I0(ff_start),
    .I1(n6693_26) 
);
defparam ff_cache_vram_rdata_en_s6.INIT=4'h4;
  LUT2 ff_flush_state_2_s4 (
    .F(ff_flush_state_2_9),
    .I0(ff_start),
    .I1(ff_cache_flush_start) 
);
defparam ff_flush_state_2_s4.INIT=4'h1;
  LUT4 n6693_s5 (
    .F(n6693_11),
    .I0(n6693_16),
    .I1(n6693_17),
    .I2(n6693_18),
    .I3(ff_cache2_already_read_18) 
);
defparam n6693_s5.INIT=16'h00EF;
  LUT4 ff_vram_wdata_31_s5 (
    .F(ff_vram_wdata_31_8),
    .I0(w_cache_vram_rdata_en),
    .I1(n5284_7),
    .I2(n6693_16),
    .I3(ff_vram_wdata_31_12) 
);
defparam ff_vram_wdata_31_s5.INIT=16'h0100;
  LUT4 ff_cache0_address_15_s6 (
    .F(ff_cache0_address_15_11),
    .I0(ff_cache0_address_15_15),
    .I1(ff_vram_wdata_31_12),
    .I2(ff_cache_vram_write),
    .I3(ff_cache0_address_15_13) 
);
defparam ff_cache0_address_15_s6.INIT=16'h004F;
  LUT4 ff_cache1_address_16_s6 (
    .F(ff_cache1_address_16_11),
    .I0(ff_cache1_address_16_12),
    .I1(ff_vram_wdata_31_12),
    .I2(ff_cache_vram_write),
    .I3(ff_cache1_address_16_13) 
);
defparam ff_cache1_address_16_s6.INIT=16'h00BF;
  LUT2 ff_cache1_data_31_s9 (
    .F(ff_cache1_data_31_14),
    .I0(ff_cache1_data_31_21),
    .I1(ff_cache0_already_read_17) 
);
defparam ff_cache1_data_31_s9.INIT=4'h4;
  LUT4 ff_cache2_address_16_s6 (
    .F(ff_cache2_address_16_11),
    .I0(ff_vram_wdata_31_12),
    .I1(ff_cache2_address_16_13),
    .I2(ff_cache_vram_write),
    .I3(ff_cache2_address_16_14) 
);
defparam ff_cache2_address_16_s6.INIT=16'h007F;
  LUT4 ff_cache3_address_16_s6 (
    .F(ff_cache3_address_16_11),
    .I0(ff_cache3_address_16_12),
    .I1(ff_cache_vram_write),
    .I2(ff_cache3_address_16_13),
    .I3(n6693_18) 
);
defparam ff_cache3_address_16_s6.INIT=16'h0B00;
  LUT4 ff_cache3_data_31_s6 (
    .F(ff_cache3_data_31_11),
    .I0(ff_cache3_data_31_15),
    .I1(ff_cache1_data_31_17),
    .I2(ff_cache3_data_mask[3]),
    .I3(ff_cache3_already_read_16) 
);
defparam ff_cache3_data_31_s6.INIT=16'h0BBB;
  LUT4 ff_cache3_data_23_s6 (
    .F(ff_cache3_data_23_11),
    .I0(ff_cache3_data_31_15),
    .I1(ff_cache1_data_23_14),
    .I2(ff_cache3_data_mask[2]),
    .I3(ff_cache3_already_read_16) 
);
defparam ff_cache3_data_23_s6.INIT=16'h0BBB;
  LUT4 ff_cache3_data_15_s6 (
    .F(ff_cache3_data_15_11),
    .I0(ff_cache3_data_31_15),
    .I1(ff_cache1_data_15_14),
    .I2(ff_cache3_data_mask[1]),
    .I3(ff_cache3_already_read_16) 
);
defparam ff_cache3_data_15_s6.INIT=16'h0BBB;
  LUT4 ff_cache3_data_7_s6 (
    .F(ff_cache3_data_7_11),
    .I0(ff_cache3_data_31_15),
    .I1(ff_cache1_data_7_14),
    .I2(ff_cache3_data_mask[0]),
    .I3(ff_cache3_already_read_16) 
);
defparam ff_cache3_data_7_s6.INIT=16'h0BBB;
  LUT4 ff_vram_address_16_s11 (
    .F(ff_vram_address_16_15),
    .I0(w_cache_vram_rdata_en),
    .I1(n6693_16),
    .I2(n6693_18),
    .I3(ff_vram_wdata_31_14) 
);
defparam ff_vram_address_16_s11.INIT=16'hEF00;
  LUT4 ff_cache0_data_en_s4 (
    .F(ff_cache0_data_en_9),
    .I0(ff_cache0_data_en_13),
    .I1(n5284_7),
    .I2(ff_cache0_already_read_15),
    .I3(ff_cache_vram_rdata_en_21) 
);
defparam ff_cache0_data_en_s4.INIT=16'h0D00;
  LUT3 ff_cache0_data_en_s5 (
    .F(ff_cache0_data_en_10),
    .I0(n6693_28),
    .I1(n6409_11),
    .I2(n6693_26) 
);
defparam ff_cache0_data_en_s5.INIT=8'hE0;
  LUT4 ff_cache1_data_en_s4 (
    .F(ff_cache1_data_en_9),
    .I0(n5284_7),
    .I1(ff_cache0_data_en),
    .I2(ff_vram_wdata_31_12),
    .I3(n6693_16) 
);
defparam ff_cache1_data_en_s4.INIT=16'h4000;
  LUT4 ff_cache1_data_en_s6 (
    .F(ff_cache1_data_en_11),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_flush_state[2]),
    .I2(n5853_14),
    .I3(n6693_26) 
);
defparam ff_cache1_data_en_s6.INIT=16'hD000;
  LUT2 ff_cache2_data_en_s4 (
    .F(ff_cache2_data_en_9),
    .I0(ff_cache1_data_en),
    .I1(ff_cache1_data_en_9) 
);
defparam ff_cache2_data_en_s4.INIT=4'h8;
  LUT3 ff_cache2_data_en_s6 (
    .F(ff_cache2_data_en_11),
    .I0(n6693_28),
    .I1(n6188_9),
    .I2(n6693_26) 
);
defparam ff_cache2_data_en_s6.INIT=8'hE0;
  LUT3 ff_cache3_data_en_s5 (
    .F(ff_cache3_data_en_10),
    .I0(n6693_28),
    .I1(n5870_8),
    .I2(n6693_26) 
);
defparam ff_cache3_data_en_s5.INIT=8'hE0;
  LUT3 ff_busy_s4 (
    .F(ff_busy_9),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_cache2_already_read_18),
    .I2(n6694_15) 
);
defparam ff_busy_s4.INIT=8'h01;
  LUT4 ff_cache0_data_mask_2_s8 (
    .F(ff_cache0_data_mask_2_13),
    .I0(ff_cache0_address_15_13),
    .I1(n6693_18),
    .I2(ff_cache0_already_read_15),
    .I3(ff_cache_vram_rdata_en_21) 
);
defparam ff_cache0_data_mask_2_s8.INIT=16'h0B00;
  LUT4 ff_cache0_data_mask_2_s9 (
    .F(ff_cache0_data_mask_2_14),
    .I0(n6693_28),
    .I1(n6409_11),
    .I2(ff_cache0_data_mask_2_15),
    .I3(ff_cache_vram_rdata_en_9) 
);
defparam ff_cache0_data_mask_2_s9.INIT=16'h0E00;
  LUT2 ff_cache3_data_mask_3_s7 (
    .F(ff_cache3_data_mask_3_12),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]) 
);
defparam ff_cache3_data_mask_3_s7.INIT=4'h8;
  LUT2 ff_cache3_data_mask_3_s8 (
    .F(ff_cache3_data_mask_3_13),
    .I0(n69_3),
    .I1(ff_cache3_data_en) 
);
defparam ff_cache3_data_mask_3_s8.INIT=4'h4;
  LUT4 ff_cache3_data_mask_3_s10 (
    .F(ff_cache3_data_mask_3_15),
    .I0(ff_cache3_address_16_13),
    .I1(ff_cache3_data_mask_3_21),
    .I2(ff_cache3_data_en_12),
    .I3(ff_cache3_data_mask_3_23) 
);
defparam ff_cache3_data_mask_3_s10.INIT=16'h4F00;
  LUT2 ff_cache3_data_mask_2_s6 (
    .F(ff_cache3_data_mask_2_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]) 
);
defparam ff_cache3_data_mask_2_s6.INIT=4'h4;
  LUT2 ff_cache3_data_mask_1_s6 (
    .F(ff_cache3_data_mask_1_11),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]) 
);
defparam ff_cache3_data_mask_1_s6.INIT=4'h4;
  LUT2 ff_cache3_data_mask_0_s6 (
    .F(ff_cache3_data_mask_0_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]) 
);
defparam ff_cache3_data_mask_0_s6.INIT=4'h1;
  LUT4 ff_vram_valid_s5 (
    .F(ff_vram_valid_8),
    .I0(ff_cache_vram_rdata_en_10),
    .I1(ff_vram_wdata_31_14),
    .I2(w_command_vram_valid),
    .I3(ff_vram_address_16_15) 
);
defparam ff_vram_valid_s5.INIT=16'h000B;
  LUT4 ff_vram_valid_s6 (
    .F(ff_vram_valid_9),
    .I0(n369_7),
    .I1(w_pulse1),
    .I2(w_screen_pos_x_Z[3]),
    .I3(ff_vram_wdata_mask_3_9) 
);
defparam ff_vram_valid_s6.INIT=16'h3A00;
  LUT4 ff_cache1_data_mask_3_s9 (
    .F(ff_cache1_data_mask_3_14),
    .I0(ff_start),
    .I1(ff_cache1_data_mask_3_19),
    .I2(ff_cache1_data_mask_3_17),
    .I3(ff_cache1_data_en_11) 
);
defparam ff_cache1_data_mask_3_s9.INIT=16'h0100;
  LUT4 ff_cache2_data_mask_3_s8 (
    .F(ff_cache2_data_mask_3_13),
    .I0(ff_cache3_data_mask_3_12),
    .I1(w_cache2_hit),
    .I2(ff_cache1_already_read_9),
    .I3(n5643_9) 
);
defparam ff_cache2_data_mask_3_s8.INIT=16'h0700;
  LUT4 ff_cache2_data_mask_3_s9 (
    .F(ff_cache2_data_mask_3_14),
    .I0(ff_start),
    .I1(ff_cache2_data_mask_3_18),
    .I2(ff_cache2_data_mask_3_16),
    .I3(ff_cache2_data_en_11) 
);
defparam ff_cache2_data_mask_3_s9.INIT=16'h0100;
  LUT4 ff_cache2_data_mask_2_s7 (
    .F(ff_cache2_data_mask_2_12),
    .I0(ff_cache3_data_mask_2_11),
    .I1(w_cache2_hit),
    .I2(ff_cache1_already_read_9),
    .I3(n5643_9) 
);
defparam ff_cache2_data_mask_2_s7.INIT=16'h0700;
  LUT4 ff_cache2_data_mask_1_s7 (
    .F(ff_cache2_data_mask_1_12),
    .I0(ff_cache3_data_mask_1_11),
    .I1(w_cache2_hit),
    .I2(ff_cache1_already_read_9),
    .I3(n5643_9) 
);
defparam ff_cache2_data_mask_1_s7.INIT=16'h0700;
  LUT4 ff_cache2_data_mask_0_s7 (
    .F(ff_cache2_data_mask_0_12),
    .I0(ff_cache3_data_mask_0_11),
    .I1(w_cache2_hit),
    .I2(ff_cache1_already_read_9),
    .I3(n5643_9) 
);
defparam ff_cache2_data_mask_0_s7.INIT=16'h0700;
  LUT2 n6411_s4 (
    .F(n6411_9),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]) 
);
defparam n6411_s4.INIT=4'h6;
  LUT3 n6188_s3 (
    .F(n6188_8),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]) 
);
defparam n6188_s3.INIT=8'h10;
  LUT3 n6188_s4 (
    .F(n6188_9),
    .I0(ff_flush_state[2]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[0]) 
);
defparam n6188_s4.INIT=8'h40;
  LUT3 n6409_s6 (
    .F(n6409_11),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[2]) 
);
defparam n6409_s6.INIT=8'h40;
  LUT4 n6695_s7 (
    .F(n6695_12),
    .I0(n6695_13),
    .I1(n6695_14),
    .I2(n5859_11),
    .I3(ff_cache_vram_rdata_en_21) 
);
defparam n6695_s7.INIT=16'h0C0A;
  LUT2 n6693_s8 (
    .F(n6693_14),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam n6693_s8.INIT=4'h6;
  LUT4 n5850_s7 (
    .F(n5850_12),
    .I0(ff_cache_vram_rdata_en_21),
    .I1(n6695_13),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5850_s7.INIT=16'h0FBB;
  LUT3 n5643_s4 (
    .F(n5643_9),
    .I0(n5284_7),
    .I1(ff_cache_vram_write),
    .I2(ff_cache_vram_rdata_en_21) 
);
defparam n5643_s4.INIT=8'h40;
  LUT2 n5625_s4 (
    .F(n5625_9),
    .I0(n18_3),
    .I1(ff_cache0_data_en) 
);
defparam n5625_s4.INIT=4'h4;
  LUT2 n5851_s10 (
    .F(n5851_13),
    .I0(n5851_19),
    .I1(ff_cache1_data_en) 
);
defparam n5851_s10.INIT=4'h4;
  LUT4 n5851_s11 (
    .F(n5851_14),
    .I0(ff_cache2_address[16]),
    .I1(w_command_vram_address[16]),
    .I2(n5859_14),
    .I3(n6188_9) 
);
defparam n5851_s11.INIT=16'hAC00;
  LUT4 n5851_s12 (
    .F(n5851_15),
    .I0(ff_cache3_address[16]),
    .I1(w_command_vram_address[16]),
    .I2(n5851_20),
    .I3(n5870_8) 
);
defparam n5851_s12.INIT=16'hAC00;
  LUT4 n5851_s13 (
    .F(n5851_16),
    .I0(ff_cache0_address[16]),
    .I1(w_command_vram_address[16]),
    .I2(n5851_21),
    .I3(n6409_11) 
);
defparam n5851_s13.INIT=16'hAC00;
  LUT4 n5851_s14 (
    .F(n5851_17),
    .I0(n5853_14),
    .I1(w_command_vram_address[16]),
    .I2(n6411_9),
    .I3(n5859_11) 
);
defparam n5851_s14.INIT=16'h00F1;
  LUT3 n5851_s15 (
    .F(n5851_18),
    .I0(n5850_13),
    .I1(ff_vram_wdata_31_12),
    .I2(n5866_19) 
);
defparam n5851_s15.INIT=8'h70;
  LUT4 n5852_s12 (
    .F(n5852_15),
    .I0(ff_cache1_address[15]),
    .I1(n5851_13),
    .I2(ff_flush_state[2]),
    .I3(n5853_14) 
);
defparam n5852_s12.INIT=16'h8F00;
  LUT4 n5852_s13 (
    .F(n5852_16),
    .I0(ff_cache0_address[15]),
    .I1(w_command_vram_address[15]),
    .I2(n5851_21),
    .I3(n6409_11) 
);
defparam n5852_s13.INIT=16'hAC00;
  LUT4 n5852_s14 (
    .F(n5852_17),
    .I0(ff_cache2_address[15]),
    .I1(w_command_vram_address[15]),
    .I2(n5859_14),
    .I3(n6188_9) 
);
defparam n5852_s14.INIT=16'hAC00;
  LUT4 n5852_s15 (
    .F(n5852_18),
    .I0(ff_cache3_address[15]),
    .I1(w_command_vram_address[15]),
    .I2(n5851_20),
    .I3(n5870_8) 
);
defparam n5852_s15.INIT=16'hAC00;
  LUT2 n5853_s11 (
    .F(n5853_14),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]) 
);
defparam n5853_s11.INIT=4'h1;
  LUT4 n5853_s12 (
    .F(n5853_15),
    .I0(ff_cache3_address[14]),
    .I1(w_command_vram_address[14]),
    .I2(n5851_20),
    .I3(n5870_8) 
);
defparam n5853_s12.INIT=16'hAC00;
  LUT4 n5853_s13 (
    .F(n5853_16),
    .I0(ff_cache0_address[14]),
    .I1(w_command_vram_address[14]),
    .I2(n5851_21),
    .I3(n6409_11) 
);
defparam n5853_s13.INIT=16'hAC00;
  LUT4 n5853_s14 (
    .F(n5853_17),
    .I0(ff_cache2_address[14]),
    .I1(w_command_vram_address[14]),
    .I2(n5859_14),
    .I3(n6188_9) 
);
defparam n5853_s14.INIT=16'hAC00;
  LUT4 n5854_s11 (
    .F(n5854_14),
    .I0(ff_cache3_address[13]),
    .I1(w_command_vram_address[13]),
    .I2(n5851_20),
    .I3(n5870_8) 
);
defparam n5854_s11.INIT=16'hAC00;
  LUT4 n5854_s12 (
    .F(n5854_15),
    .I0(ff_cache0_address[13]),
    .I1(w_command_vram_address[13]),
    .I2(n5851_21),
    .I3(n6409_11) 
);
defparam n5854_s12.INIT=16'hAC00;
  LUT4 n5854_s13 (
    .F(n5854_16),
    .I0(ff_cache2_address[13]),
    .I1(w_command_vram_address[13]),
    .I2(n5859_14),
    .I3(n6188_9) 
);
defparam n5854_s13.INIT=16'hAC00;
  LUT4 n5855_s9 (
    .F(n5855_12),
    .I0(ff_cache1_address[12]),
    .I1(w_command_vram_address[12]),
    .I2(ff_cache_vram_rdata_en_21),
    .I3(n5852_21) 
);
defparam n5855_s9.INIT=16'h0503;
  LUT3 n5855_s10 (
    .F(n5855_13),
    .I0(n5855_14),
    .I1(n5855_15),
    .I2(n5855_16) 
);
defparam n5855_s10.INIT=8'h01;
  LUT4 n5856_s10 (
    .F(n5856_13),
    .I0(ff_cache3_address[11]),
    .I1(w_command_vram_address[11]),
    .I2(n5851_20),
    .I3(n5870_8) 
);
defparam n5856_s10.INIT=16'hAC00;
  LUT4 n5856_s11 (
    .F(n5856_14),
    .I0(ff_cache0_address[11]),
    .I1(w_command_vram_address[11]),
    .I2(n5851_21),
    .I3(n6409_11) 
);
defparam n5856_s11.INIT=16'hAC00;
  LUT4 n5856_s12 (
    .F(n5856_15),
    .I0(ff_cache2_address[11]),
    .I1(w_command_vram_address[11]),
    .I2(n5859_14),
    .I3(n6188_9) 
);
defparam n5856_s12.INIT=16'hAC00;
  LUT4 n5856_s13 (
    .F(n5856_16),
    .I0(n5853_14),
    .I1(w_command_vram_address[11]),
    .I2(n6411_9),
    .I3(n5859_11) 
);
defparam n5856_s13.INIT=16'h00F1;
  LUT4 n5857_s9 (
    .F(n5857_12),
    .I0(ff_cache1_address[10]),
    .I1(w_command_vram_address[10]),
    .I2(ff_cache_vram_rdata_en_21),
    .I3(n5852_21) 
);
defparam n5857_s9.INIT=16'h0503;
  LUT3 n5857_s10 (
    .F(n5857_13),
    .I0(n5857_14),
    .I1(n5857_15),
    .I2(n5857_16) 
);
defparam n5857_s10.INIT=8'h01;
  LUT4 n5858_s10 (
    .F(n5858_13),
    .I0(ff_cache3_address[9]),
    .I1(w_command_vram_address[9]),
    .I2(n5851_20),
    .I3(n5870_8) 
);
defparam n5858_s10.INIT=16'hAC00;
  LUT4 n5858_s11 (
    .F(n5858_14),
    .I0(ff_cache0_address[9]),
    .I1(w_command_vram_address[9]),
    .I2(n5851_21),
    .I3(n6409_11) 
);
defparam n5858_s11.INIT=16'hAC00;
  LUT4 n5858_s12 (
    .F(n5858_15),
    .I0(ff_cache2_address[9]),
    .I1(w_command_vram_address[9]),
    .I2(n5859_14),
    .I3(n6188_9) 
);
defparam n5858_s12.INIT=16'hAC00;
  LUT2 n5859_s11 (
    .F(n5859_14),
    .I0(n5859_18),
    .I1(ff_cache2_data_en) 
);
defparam n5859_s11.INIT=4'h4;
  LUT4 n5859_s12 (
    .F(n5859_15),
    .I0(ff_cache1_address[8]),
    .I1(w_command_vram_address[8]),
    .I2(ff_cache_vram_rdata_en_21),
    .I3(n5852_21) 
);
defparam n5859_s12.INIT=16'h0503;
  LUT4 n5859_s13 (
    .F(n5859_16),
    .I0(ff_cache3_address[8]),
    .I1(w_command_vram_address[8]),
    .I2(n5851_20),
    .I3(n5870_8) 
);
defparam n5859_s13.INIT=16'hAC00;
  LUT4 n5859_s14 (
    .F(n5859_17),
    .I0(ff_cache0_address[8]),
    .I1(w_command_vram_address[8]),
    .I2(n5851_21),
    .I3(n6409_11) 
);
defparam n5859_s14.INIT=16'hAC00;
  LUT4 n5860_s9 (
    .F(n5860_12),
    .I0(ff_cache1_address[7]),
    .I1(w_command_vram_address[7]),
    .I2(ff_cache_vram_rdata_en_21),
    .I3(n5852_21) 
);
defparam n5860_s9.INIT=16'h0503;
  LUT3 n5860_s10 (
    .F(n5860_13),
    .I0(n5860_14),
    .I1(n5860_15),
    .I2(n5860_16) 
);
defparam n5860_s10.INIT=8'h01;
  LUT4 n5861_s10 (
    .F(n5861_13),
    .I0(ff_cache3_address[6]),
    .I1(w_command_vram_address[6]),
    .I2(n5851_20),
    .I3(n5870_8) 
);
defparam n5861_s10.INIT=16'hAC00;
  LUT4 n5861_s11 (
    .F(n5861_14),
    .I0(ff_cache0_address[6]),
    .I1(w_command_vram_address[6]),
    .I2(n5851_21),
    .I3(n6409_11) 
);
defparam n5861_s11.INIT=16'hAC00;
  LUT4 n5861_s12 (
    .F(n5861_15),
    .I0(ff_cache2_address[6]),
    .I1(w_command_vram_address[6]),
    .I2(n5859_14),
    .I3(n6188_9) 
);
defparam n5861_s12.INIT=16'hAC00;
  LUT4 n5861_s13 (
    .F(n5861_16),
    .I0(n5853_14),
    .I1(w_command_vram_address[6]),
    .I2(n6411_9),
    .I3(n5859_11) 
);
defparam n5861_s13.INIT=16'h00F1;
  LUT4 n5862_s10 (
    .F(n5862_13),
    .I0(ff_cache0_address[5]),
    .I1(w_command_vram_address[5]),
    .I2(n5851_21),
    .I3(n6409_11) 
);
defparam n5862_s10.INIT=16'hAC00;
  LUT4 n5862_s11 (
    .F(n5862_14),
    .I0(ff_cache2_address[5]),
    .I1(w_command_vram_address[5]),
    .I2(n5859_14),
    .I3(n6188_9) 
);
defparam n5862_s11.INIT=16'hAC00;
  LUT4 n5862_s12 (
    .F(n5862_15),
    .I0(ff_cache3_address[5]),
    .I1(w_command_vram_address[5]),
    .I2(n5851_20),
    .I3(n5870_8) 
);
defparam n5862_s12.INIT=16'hAC00;
  LUT4 n5863_s10 (
    .F(n5863_13),
    .I0(ff_cache3_address[4]),
    .I1(w_command_vram_address[4]),
    .I2(n5851_20),
    .I3(n5870_8) 
);
defparam n5863_s10.INIT=16'hAC00;
  LUT4 n5863_s11 (
    .F(n5863_14),
    .I0(ff_cache2_address[4]),
    .I1(w_command_vram_address[4]),
    .I2(n5859_14),
    .I3(n6188_9) 
);
defparam n5863_s11.INIT=16'hAC00;
  LUT4 n5863_s12 (
    .F(n5863_15),
    .I0(ff_cache0_address[4]),
    .I1(w_command_vram_address[4]),
    .I2(n5851_21),
    .I3(n6409_11) 
);
defparam n5863_s12.INIT=16'hAC00;
  LUT4 n5864_s9 (
    .F(n5864_12),
    .I0(ff_cache1_address[3]),
    .I1(w_command_vram_address[3]),
    .I2(ff_cache_vram_rdata_en_21),
    .I3(n5852_21) 
);
defparam n5864_s9.INIT=16'h0503;
  LUT3 n5864_s10 (
    .F(n5864_13),
    .I0(n5864_14),
    .I1(n5864_15),
    .I2(n5864_16) 
);
defparam n5864_s10.INIT=8'h01;
  LUT4 n5865_s10 (
    .F(n5865_13),
    .I0(ff_cache3_address[2]),
    .I1(w_command_vram_address[2]),
    .I2(n5851_20),
    .I3(n5870_8) 
);
defparam n5865_s10.INIT=16'hAC00;
  LUT4 n5865_s11 (
    .F(n5865_14),
    .I0(ff_cache0_address[2]),
    .I1(w_command_vram_address[2]),
    .I2(n5851_21),
    .I3(n6409_11) 
);
defparam n5865_s11.INIT=16'hAC00;
  LUT4 n5865_s12 (
    .F(n5865_15),
    .I0(ff_cache2_address[2]),
    .I1(w_command_vram_address[2]),
    .I2(n5859_14),
    .I3(n6188_9) 
);
defparam n5865_s12.INIT=16'hAC00;
  LUT4 n5866_s6 (
    .F(n5866_9),
    .I0(n5866_23),
    .I1(n5866_21),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5866_s6.INIT=16'hFACF;
  LUT4 n5866_s7 (
    .F(n5866_10),
    .I0(n5866_25),
    .I1(n5866_27),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5866_s7.INIT=16'hCFFA;
  LUT3 n5866_s9 (
    .F(n5866_12),
    .I0(n5866_25),
    .I1(n6409_11),
    .I2(n5866_17) 
);
defparam n5866_s9.INIT=8'h70;
  LUT4 n5866_s10 (
    .F(n5866_13),
    .I0(n5866_21),
    .I1(n6188_8),
    .I2(n5866_27),
    .I3(n5870_8) 
);
defparam n5866_s10.INIT=16'h0777;
  LUT4 n5867_s5 (
    .F(n5867_8),
    .I0(n5867_19),
    .I1(n5853_14),
    .I2(n5867_21),
    .I3(n6188_9) 
);
defparam n5867_s5.INIT=16'h0777;
  LUT4 n5867_s6 (
    .F(n5867_9),
    .I0(n5867_25),
    .I1(n5870_8),
    .I2(n5867_17),
    .I3(n5880_17) 
);
defparam n5867_s6.INIT=16'h0700;
  LUT4 n5867_s7 (
    .F(n5867_10),
    .I0(n5867_21),
    .I1(n5867_25),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5867_s7.INIT=16'hCA00;
  LUT4 n5867_s8 (
    .F(n5867_11),
    .I0(n5867_23),
    .I1(n5867_19),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5867_s8.INIT=16'h0C0A;
  LUT4 n5868_s5 (
    .F(n5868_8),
    .I0(n5868_24),
    .I1(n5868_20),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5868_s5.INIT=16'h0C0A;
  LUT4 n5868_s6 (
    .F(n5868_9),
    .I0(n5868_26),
    .I1(ff_cache3_already_read_12),
    .I2(ff_cache_vram_write),
    .I3(ff_vram_wdata_31_14) 
);
defparam n5868_s6.INIT=16'h0700;
  LUT3 n5868_s7 (
    .F(n5868_10),
    .I0(n5868_20),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[0]) 
);
defparam n5868_s7.INIT=8'h0B;
  LUT3 n5868_s8 (
    .F(n5868_11),
    .I0(n5868_26),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[1]) 
);
defparam n5868_s8.INIT=8'hD0;
  LUT4 n5868_s10 (
    .F(n5868_13),
    .I0(n5868_24),
    .I1(n6409_11),
    .I2(w_command_vram_wdata[29]),
    .I3(n6411_9) 
);
defparam n5868_s10.INIT=16'h7707;
  LUT4 n5869_s4 (
    .F(n5869_7),
    .I0(n5869_26),
    .I1(n5869_22),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5869_s4.INIT=16'h0305;
  LUT4 n5869_s5 (
    .F(n5869_8),
    .I0(n5869_24),
    .I1(n5869_28),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5869_s5.INIT=16'h3500;
  LUT3 n5869_s6 (
    .F(n5869_9),
    .I0(n5869_26),
    .I1(n6409_11),
    .I2(n5869_18) 
);
defparam n5869_s6.INIT=8'h07;
  LUT4 n5869_s7 (
    .F(n5869_10),
    .I0(n5869_24),
    .I1(n6188_9),
    .I2(n5869_28),
    .I3(n5870_8) 
);
defparam n5869_s7.INIT=16'h0777;
  LUT3 n5870_s5 (
    .F(n5870_8),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[1]) 
);
defparam n5870_s5.INIT=8'h10;
  LUT4 n5870_s6 (
    .F(n5870_9),
    .I0(n5870_21),
    .I1(n6188_8),
    .I2(n5870_23),
    .I3(n6188_9) 
);
defparam n5870_s6.INIT=16'h0777;
  LUT3 n5870_s7 (
    .F(n5870_10),
    .I0(n5870_25),
    .I1(n6409_11),
    .I2(n5870_19) 
);
defparam n5870_s7.INIT=8'h07;
  LUT4 n5870_s8 (
    .F(n5870_11),
    .I0(n5870_23),
    .I1(n5870_27),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5870_s8.INIT=16'h3500;
  LUT4 n5870_s9 (
    .F(n5870_12),
    .I0(n5870_25),
    .I1(n5870_21),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5870_s9.INIT=16'h0305;
  LUT3 n5870_s10 (
    .F(n5870_13),
    .I0(n100_9),
    .I1(ff_cache_vram_write),
    .I2(ff_cache_vram_rdata_en_21) 
);
defparam n5870_s10.INIT=8'h70;
  LUT4 n5871_s4 (
    .F(n5871_7),
    .I0(n5871_23),
    .I1(n5871_25),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5871_s4.INIT=16'hCFFA;
  LUT4 n5871_s5 (
    .F(n5871_8),
    .I0(n5871_21),
    .I1(n5871_19),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5871_s5.INIT=16'hFACF;
  LUT3 n5871_s7 (
    .F(n5871_10),
    .I0(n5871_21),
    .I1(n6188_9),
    .I2(n5871_17) 
);
defparam n5871_s7.INIT=8'h07;
  LUT4 n5871_s8 (
    .F(n5871_11),
    .I0(n5871_19),
    .I1(n6188_8),
    .I2(n5871_25),
    .I3(n5870_8) 
);
defparam n5871_s8.INIT=16'h0777;
  LUT4 n5872_s4 (
    .F(n5872_7),
    .I0(n5872_17),
    .I1(n5872_23),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5872_s4.INIT=16'h3500;
  LUT4 n5872_s5 (
    .F(n5872_8),
    .I0(n5872_21),
    .I1(n5872_19),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5872_s5.INIT=16'h0305;
  LUT4 n5872_s7 (
    .F(n5872_10),
    .I0(n5872_17),
    .I1(n6188_8),
    .I2(n5872_19),
    .I3(n6188_9) 
);
defparam n5872_s7.INIT=16'h0777;
  LUT3 n5872_s8 (
    .F(n5872_11),
    .I0(n5872_23),
    .I1(n5870_8),
    .I2(n5872_15) 
);
defparam n5872_s8.INIT=8'h70;
  LUT4 n5873_s5 (
    .F(n5873_8),
    .I0(n5873_19),
    .I1(n6188_8),
    .I2(n5873_21),
    .I3(n6188_9) 
);
defparam n5873_s5.INIT=16'h0777;
  LUT4 n5873_s6 (
    .F(n5873_9),
    .I0(n5873_25),
    .I1(n5870_8),
    .I2(n5873_23),
    .I3(n6409_11) 
);
defparam n5873_s6.INIT=16'h0777;
  LUT4 n5873_s7 (
    .F(n5873_10),
    .I0(n5873_23),
    .I1(n5873_21),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5873_s7.INIT=16'h0305;
  LUT4 n5873_s8 (
    .F(n5873_11),
    .I0(n5873_19),
    .I1(n5873_25),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5873_s8.INIT=16'h3500;
  LUT3 n5874_s4 (
    .F(n5874_7),
    .I0(n5874_23),
    .I1(n5874_19),
    .I2(ff_priority[0]) 
);
defparam n5874_s4.INIT=8'h35;
  LUT3 n5874_s5 (
    .F(n5874_8),
    .I0(n5874_21),
    .I1(n5874_25),
    .I2(ff_priority[0]) 
);
defparam n5874_s5.INIT=8'h35;
  LUT3 n5874_s7 (
    .F(n5874_10),
    .I0(n5874_21),
    .I1(n6188_9),
    .I2(n5874_17) 
);
defparam n5874_s7.INIT=8'h07;
  LUT4 n5874_s8 (
    .F(n5874_11),
    .I0(n5874_25),
    .I1(n5870_8),
    .I2(n5874_23),
    .I3(n6409_11) 
);
defparam n5874_s8.INIT=16'h0777;
  LUT4 n5875_s4 (
    .F(n5875_7),
    .I0(n5875_19),
    .I1(n5875_17),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5875_s4.INIT=16'hFACF;
  LUT4 n5875_s5 (
    .F(n5875_8),
    .I0(n5875_21),
    .I1(n5875_23),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5875_s5.INIT=16'hCFFA;
  LUT3 n5875_s7 (
    .F(n5875_10),
    .I0(n5875_19),
    .I1(n6188_9),
    .I2(n5875_15) 
);
defparam n5875_s7.INIT=8'h70;
  LUT4 n5875_s8 (
    .F(n5875_11),
    .I0(n5875_17),
    .I1(n6188_8),
    .I2(n5875_23),
    .I3(n5870_8) 
);
defparam n5875_s8.INIT=16'h0777;
  LUT3 n5876_s4 (
    .F(n5876_7),
    .I0(ff_cache_vram_rdata_en_21),
    .I1(w_command_vram_wdata[21]),
    .I2(n5876_13) 
);
defparam n5876_s4.INIT=8'h0E;
  LUT3 n5876_s5 (
    .F(n5876_8),
    .I0(n5876_31),
    .I1(n6188_9),
    .I2(n5876_33) 
);
defparam n5876_s5.INIT=8'h07;
  LUT3 n5876_s6 (
    .F(n5876_9),
    .I0(n5876_35),
    .I1(n5870_8),
    .I2(n5876_29) 
);
defparam n5876_s6.INIT=8'h07;
  LUT4 n5876_s7 (
    .F(n5876_10),
    .I0(n5876_27),
    .I1(n5876_25),
    .I2(w_command_vram_wdata[21]),
    .I3(n5876_20) 
);
defparam n5876_s7.INIT=16'h0EEE;
  LUT4 n5876_s8 (
    .F(n5876_11),
    .I0(n5876_31),
    .I1(n5876_35),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5876_s8.INIT=16'h3500;
  LUT3 n5876_s9 (
    .F(n5876_12),
    .I0(n106_9),
    .I1(ff_cache_vram_write),
    .I2(ff_cache_vram_rdata_en_21) 
);
defparam n5876_s9.INIT=8'h70;
  LUT4 n5877_s4 (
    .F(n5877_7),
    .I0(n5877_23),
    .I1(n5877_19),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5877_s4.INIT=16'h0C0A;
  LUT4 n5877_s5 (
    .F(n5877_8),
    .I0(n5877_21),
    .I1(n5877_25),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5877_s5.INIT=16'hCA00;
  LUT3 n5877_s7 (
    .F(n5877_10),
    .I0(n5877_25),
    .I1(n5870_8),
    .I2(n5877_17) 
);
defparam n5877_s7.INIT=8'h07;
  LUT4 n5877_s8 (
    .F(n5877_11),
    .I0(n5877_19),
    .I1(n6188_8),
    .I2(n5877_23),
    .I3(n6409_11) 
);
defparam n5877_s8.INIT=16'h0777;
  LUT4 n5878_s4 (
    .F(n5878_7),
    .I0(n5878_23),
    .I1(n5878_21),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5878_s4.INIT=16'h0305;
  LUT4 n5878_s5 (
    .F(n5878_8),
    .I0(n5878_19),
    .I1(n5878_25),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5878_s5.INIT=16'h3500;
  LUT4 n5878_s7 (
    .F(n5878_10),
    .I0(n5878_19),
    .I1(n6188_8),
    .I2(n5878_25),
    .I3(n5870_8) 
);
defparam n5878_s7.INIT=16'h0777;
  LUT3 n5878_s8 (
    .F(n5878_11),
    .I0(n5878_23),
    .I1(n6409_11),
    .I2(n5878_17) 
);
defparam n5878_s8.INIT=8'h07;
  LUT3 n5879_s4 (
    .F(n5879_7),
    .I0(n5879_26),
    .I1(n5879_22),
    .I2(ff_priority[0]) 
);
defparam n5879_s4.INIT=8'h35;
  LUT3 n5879_s5 (
    .F(n5879_8),
    .I0(n5879_24),
    .I1(n5879_28),
    .I2(ff_priority[0]) 
);
defparam n5879_s5.INIT=8'h35;
  LUT3 n5879_s6 (
    .F(n5879_9),
    .I0(n5879_28),
    .I1(n5870_8),
    .I2(n5879_18) 
);
defparam n5879_s6.INIT=8'h07;
  LUT4 n5879_s7 (
    .F(n5879_10),
    .I0(n5879_24),
    .I1(n6188_9),
    .I2(n5879_26),
    .I3(n6409_11) 
);
defparam n5879_s7.INIT=16'h0777;
  LUT4 n5880_s5 (
    .F(n5880_8),
    .I0(n5880_23),
    .I1(n5880_21),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5880_s5.INIT=16'h0305;
  LUT4 n5880_s6 (
    .F(n5880_9),
    .I0(n5880_19),
    .I1(n5880_25),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5880_s6.INIT=16'h3500;
  LUT4 n5880_s8 (
    .F(n5880_11),
    .I0(n5880_21),
    .I1(n6188_9),
    .I2(n5880_25),
    .I3(n5870_8) 
);
defparam n5880_s8.INIT=16'h0777;
  LUT4 n5880_s9 (
    .F(n5880_12),
    .I0(n5880_23),
    .I1(n6409_11),
    .I2(w_command_vram_wdata[17]),
    .I3(n6411_9) 
);
defparam n5880_s9.INIT=16'h7707;
  LUT4 n5881_s4 (
    .F(n5881_7),
    .I0(n5881_19),
    .I1(n5881_25),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5881_s4.INIT=16'hCA00;
  LUT4 n5881_s5 (
    .F(n5881_8),
    .I0(n5881_23),
    .I1(n5881_21),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5881_s5.INIT=16'h0C0A;
  LUT3 n5881_s7 (
    .F(n5881_10),
    .I0(n5881_25),
    .I1(n5870_8),
    .I2(n5881_17) 
);
defparam n5881_s7.INIT=8'h07;
  LUT4 n5881_s8 (
    .F(n5881_11),
    .I0(n5881_19),
    .I1(n6188_8),
    .I2(n5881_21),
    .I3(n6188_9) 
);
defparam n5881_s8.INIT=16'h0777;
  LUT4 n5882_s4 (
    .F(n5882_7),
    .I0(n5882_23),
    .I1(n5882_25),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5882_s4.INIT=16'hCFFA;
  LUT4 n5882_s5 (
    .F(n5882_8),
    .I0(n5882_21),
    .I1(n5882_19),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5882_s5.INIT=16'hFACF;
  LUT4 n5882_s7 (
    .F(n5882_10),
    .I0(n5882_21),
    .I1(n6188_9),
    .I2(n5882_25),
    .I3(n5870_8) 
);
defparam n5882_s7.INIT=16'h0777;
  LUT4 n5882_s8 (
    .F(n5882_11),
    .I0(n5882_23),
    .I1(n6409_11),
    .I2(w_command_vram_wdata[15]),
    .I3(n6411_9) 
);
defparam n5882_s8.INIT=16'h7707;
  LUT4 n5883_s5 (
    .F(n5883_8),
    .I0(n5883_19),
    .I1(n6188_8),
    .I2(n5883_21),
    .I3(n6188_9) 
);
defparam n5883_s5.INIT=16'h0777;
  LUT3 n5883_s6 (
    .F(n5883_9),
    .I0(n5883_25),
    .I1(n5870_8),
    .I2(n5883_17) 
);
defparam n5883_s6.INIT=8'h07;
  LUT4 n5883_s7 (
    .F(n5883_10),
    .I0(n5883_23),
    .I1(n5883_19),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5883_s7.INIT=16'h0305;
  LUT4 n5883_s8 (
    .F(n5883_11),
    .I0(n5883_21),
    .I1(n5883_25),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5883_s8.INIT=16'h3500;
  LUT4 n5884_s4 (
    .F(n5884_7),
    .I0(n5884_20),
    .I1(ff_cache2_already_read_10),
    .I2(n5884_14),
    .I3(n5884_15) 
);
defparam n5884_s4.INIT=16'h0007;
  LUT2 n5884_s6 (
    .F(n5884_9),
    .I0(ff_priority[1]),
    .I1(ff_priority[0]) 
);
defparam n5884_s6.INIT=4'h4;
  LUT4 n5884_s7 (
    .F(n5884_10),
    .I0(ff_cache3_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(n5851_20),
    .I3(n5870_8) 
);
defparam n5884_s7.INIT=16'hAC00;
  LUT4 n5884_s8 (
    .F(n5884_11),
    .I0(n5884_18),
    .I1(n5853_14),
    .I2(n5884_20),
    .I3(n6188_9) 
);
defparam n5884_s8.INIT=16'h0777;
  LUT4 n5884_s9 (
    .F(n5884_12),
    .I0(n5884_22),
    .I1(n6409_11),
    .I2(w_command_vram_wdata[13]),
    .I3(n6411_9) 
);
defparam n5884_s9.INIT=16'h7707;
  LUT4 n5885_s4 (
    .F(n5885_7),
    .I0(n5885_23),
    .I1(n5885_19),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5885_s4.INIT=16'h0305;
  LUT4 n5885_s5 (
    .F(n5885_8),
    .I0(n5885_21),
    .I1(n5885_25),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5885_s5.INIT=16'h3500;
  LUT4 n5885_s7 (
    .F(n5885_10),
    .I0(n5885_21),
    .I1(n6188_9),
    .I2(n5885_25),
    .I3(n5870_8) 
);
defparam n5885_s7.INIT=16'h0777;
  LUT4 n5885_s8 (
    .F(n5885_11),
    .I0(n5885_23),
    .I1(n6409_11),
    .I2(w_command_vram_wdata[12]),
    .I3(n6411_9) 
);
defparam n5885_s8.INIT=16'h7707;
  LUT4 n5886_s4 (
    .F(n5886_7),
    .I0(n5886_23),
    .I1(n5886_21),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5886_s4.INIT=16'h0C0A;
  LUT4 n5886_s5 (
    .F(n5886_8),
    .I0(n5886_19),
    .I1(n5886_25),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5886_s5.INIT=16'hCA00;
  LUT4 n5886_s7 (
    .F(n5886_10),
    .I0(n5886_19),
    .I1(n6188_8),
    .I2(n5886_17),
    .I3(n5880_17) 
);
defparam n5886_s7.INIT=16'h0700;
  LUT4 n5886_s8 (
    .F(n5886_11),
    .I0(n5886_25),
    .I1(n5870_8),
    .I2(n5886_23),
    .I3(n6409_11) 
);
defparam n5886_s8.INIT=16'h0777;
  LUT4 n5887_s6 (
    .F(n5887_9),
    .I0(n5887_12),
    .I1(n6188_9),
    .I2(n5887_13),
    .I3(n5870_8) 
);
defparam n5887_s6.INIT=16'h0777;
  LUT4 n5887_s7 (
    .F(n5887_10),
    .I0(n5887_19),
    .I1(ff_cache0_already_read_13),
    .I2(n5887_14),
    .I3(n5887_15) 
);
defparam n5887_s7.INIT=16'h000B;
  LUT3 n5888_s4 (
    .F(n5888_7),
    .I0(n5888_21),
    .I1(n5888_17),
    .I2(ff_priority[0]) 
);
defparam n5888_s4.INIT=8'h35;
  LUT3 n5888_s5 (
    .F(n5888_8),
    .I0(n5888_19),
    .I1(n5888_23),
    .I2(ff_priority[0]) 
);
defparam n5888_s5.INIT=8'h35;
  LUT3 n5888_s7 (
    .F(n5888_10),
    .I0(n5888_23),
    .I1(n5870_8),
    .I2(n5888_15) 
);
defparam n5888_s7.INIT=8'h70;
  LUT4 n5888_s8 (
    .F(n5888_11),
    .I0(n5888_17),
    .I1(n6188_8),
    .I2(n5888_19),
    .I3(n6188_9) 
);
defparam n5888_s8.INIT=16'h0777;
  LUT4 n5889_s5 (
    .F(n5889_8),
    .I0(n5889_17),
    .I1(n6188_8),
    .I2(n5889_19),
    .I3(n6188_9) 
);
defparam n5889_s5.INIT=16'h0777;
  LUT4 n5889_s6 (
    .F(n5889_9),
    .I0(n5889_23),
    .I1(n5870_8),
    .I2(w_command_vram_wdata[8]),
    .I3(n6411_9) 
);
defparam n5889_s6.INIT=16'h7707;
  LUT3 n5889_s7 (
    .F(n5889_10),
    .I0(n5889_21),
    .I1(n5889_17),
    .I2(ff_priority[0]) 
);
defparam n5889_s7.INIT=8'h35;
  LUT3 n5889_s8 (
    .F(n5889_11),
    .I0(n5889_19),
    .I1(n5889_23),
    .I2(ff_priority[0]) 
);
defparam n5889_s8.INIT=8'hCA;
  LUT4 n5890_s4 (
    .F(n5890_7),
    .I0(n5890_23),
    .I1(n5890_19),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5890_s4.INIT=16'h0305;
  LUT4 n5890_s5 (
    .F(n5890_8),
    .I0(n5890_21),
    .I1(n5890_25),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5890_s5.INIT=16'h3500;
  LUT4 n5890_s7 (
    .F(n5890_10),
    .I0(n5890_21),
    .I1(n6188_9),
    .I2(n5890_25),
    .I3(n5870_8) 
);
defparam n5890_s7.INIT=16'h0777;
  LUT4 n5890_s8 (
    .F(n5890_11),
    .I0(n5890_23),
    .I1(n6409_11),
    .I2(w_command_vram_wdata[7]),
    .I3(n6411_9) 
);
defparam n5890_s8.INIT=16'h7707;
  LUT4 n5891_s11 (
    .F(n5891_14),
    .I0(n5891_26),
    .I1(n5891_28),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5891_s11.INIT=16'hCFFA;
  LUT4 n5891_s12 (
    .F(n5891_15),
    .I0(n5891_24),
    .I1(n5891_22),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5891_s12.INIT=16'hFACF;
  LUT3 n5892_s4 (
    .F(n5892_7),
    .I0(n5892_23),
    .I1(n5892_21),
    .I2(ff_priority[1]) 
);
defparam n5892_s4.INIT=8'h35;
  LUT3 n5892_s5 (
    .F(n5892_8),
    .I0(n5892_19),
    .I1(n5892_25),
    .I2(ff_priority[1]) 
);
defparam n5892_s5.INIT=8'h35;
  LUT4 n5892_s7 (
    .F(n5892_10),
    .I0(n5892_25),
    .I1(n5870_8),
    .I2(n5892_17),
    .I3(n5880_17) 
);
defparam n5892_s7.INIT=16'h0700;
  LUT4 n5892_s8 (
    .F(n5892_11),
    .I0(n5892_19),
    .I1(n5853_14),
    .I2(n5892_21),
    .I3(n6188_9) 
);
defparam n5892_s8.INIT=16'h0777;
  LUT4 n5893_s4 (
    .F(n5893_7),
    .I0(n5893_19),
    .I1(ff_cache2_already_read_10),
    .I2(n5893_13),
    .I3(n5893_14) 
);
defparam n5893_s4.INIT=16'h0007;
  LUT4 n5893_s6 (
    .F(n5893_9),
    .I0(ff_cache3_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n5851_20),
    .I3(n5870_8) 
);
defparam n5893_s6.INIT=16'hAC00;
  LUT4 n5893_s7 (
    .F(n5893_10),
    .I0(n5893_17),
    .I1(n5853_14),
    .I2(n5893_19),
    .I3(n6188_9) 
);
defparam n5893_s7.INIT=16'h0777;
  LUT4 n5893_s8 (
    .F(n5893_11),
    .I0(n5893_21),
    .I1(n6409_11),
    .I2(w_command_vram_wdata[4]),
    .I3(n6411_9) 
);
defparam n5893_s8.INIT=16'h7707;
  LUT4 n5894_s4 (
    .F(n5894_7),
    .I0(ff_cache0_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n5894_13),
    .I3(ff_cache0_data_en) 
);
defparam n5894_s4.INIT=16'hCACC;
  LUT4 n5894_s5 (
    .F(n5894_8),
    .I0(n5853_14),
    .I1(w_command_vram_wdata[3]),
    .I2(n6411_9),
    .I3(n5894_14) 
);
defparam n5894_s5.INIT=16'h00F1;
  LUT4 n5894_s6 (
    .F(n5894_9),
    .I0(n5894_15),
    .I1(n6188_8),
    .I2(n5894_21),
    .I3(n5870_8) 
);
defparam n5894_s6.INIT=16'h0777;
  LUT4 n5894_s7 (
    .F(n5894_10),
    .I0(ff_cache2_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n5859_14),
    .I3(ff_cache2_already_read_10) 
);
defparam n5894_s7.INIT=16'h5300;
  LUT3 n5894_s9 (
    .F(n5894_12),
    .I0(n124_9),
    .I1(ff_cache_vram_write),
    .I2(ff_cache_vram_rdata_en_21) 
);
defparam n5894_s9.INIT=8'h70;
  LUT4 n5895_s4 (
    .F(n5895_7),
    .I0(n5895_23),
    .I1(n5895_25),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5895_s4.INIT=16'h3FF5;
  LUT4 n5895_s5 (
    .F(n5895_8),
    .I0(n5895_21),
    .I1(n5895_19),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5895_s5.INIT=16'hF53F;
  LUT3 n5895_s7 (
    .F(n5895_10),
    .I0(n5895_25),
    .I1(n5870_8),
    .I2(n5895_17) 
);
defparam n5895_s7.INIT=8'h07;
  LUT4 n5895_s8 (
    .F(n5895_11),
    .I0(n5895_21),
    .I1(n6188_9),
    .I2(n5895_23),
    .I3(n6409_11) 
);
defparam n5895_s8.INIT=16'h0777;
  LUT4 n5896_s3 (
    .F(n5896_6),
    .I0(ff_cache2_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n5859_14),
    .I3(n6188_9) 
);
defparam n5896_s3.INIT=16'hAC00;
  LUT4 n5896_s4 (
    .F(n5896_7),
    .I0(n5896_9),
    .I1(n6409_11),
    .I2(n5896_10),
    .I3(n5896_11) 
);
defparam n5896_s4.INIT=16'h0700;
  LUT4 n5896_s5 (
    .F(n5896_8),
    .I0(n5896_19),
    .I1(w_command_vram_wdata[1]),
    .I2(n5896_13),
    .I3(n5896_14) 
);
defparam n5896_s5.INIT=16'h00F8;
  LUT4 n5897_s4 (
    .F(n5897_7),
    .I0(n5897_21),
    .I1(n5897_19),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5897_s4.INIT=16'hF53F;
  LUT4 n5897_s5 (
    .F(n5897_8),
    .I0(n5897_23),
    .I1(n5897_25),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5897_s5.INIT=16'h3FF5;
  LUT3 n5897_s7 (
    .F(n5897_10),
    .I0(n5897_25),
    .I1(n5870_8),
    .I2(n5897_17) 
);
defparam n5897_s7.INIT=8'h07;
  LUT4 n5897_s8 (
    .F(n5897_11),
    .I0(n5897_21),
    .I1(n6188_9),
    .I2(n5897_23),
    .I3(n6409_11) 
);
defparam n5897_s8.INIT=16'h0777;
  LUT4 n5898_s10 (
    .F(n5898_13),
    .I0(n5876_20),
    .I1(n5898_10),
    .I2(n5896_19),
    .I3(n5898_11) 
);
defparam n5898_s10.INIT=16'hB0BB;
  LUT2 n5898_s11 (
    .F(n5898_14),
    .I0(ff_vram_wdata_31_12),
    .I1(n5850_19) 
);
defparam n5898_s11.INIT=4'h8;
  LUT4 n5898_s12 (
    .F(n5898_15),
    .I0(n5898_16),
    .I1(n5898_17),
    .I2(n5898_18),
    .I3(n5898_19) 
);
defparam n5898_s12.INIT=16'h0001;
  LUT4 n5899_s9 (
    .F(n5899_12),
    .I0(n5899_17),
    .I1(n5899_18),
    .I2(n5899_19),
    .I3(n5899_20) 
);
defparam n5899_s9.INIT=16'h0001;
  LUT4 n5899_s11 (
    .F(n5899_14),
    .I0(n5876_20),
    .I1(n5899_15),
    .I2(n5896_19),
    .I3(n5899_16) 
);
defparam n5899_s11.INIT=16'hB0BB;
  LUT4 n5899_s12 (
    .F(n5899_15),
    .I0(ff_cache1_data_mask[2]),
    .I1(ff_cache0_data_mask[2]),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5899_s12.INIT=16'h0503;
  LUT4 n5899_s13 (
    .F(n5899_16),
    .I0(ff_cache3_data_mask[2]),
    .I1(ff_cache2_data_mask[2]),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5899_s13.INIT=16'h5300;
  LUT4 n5900_s9 (
    .F(n5900_12),
    .I0(n5851_21),
    .I1(n6409_11),
    .I2(ff_cache0_data_mask[1]),
    .I3(n5900_17) 
);
defparam n5900_s9.INIT=16'h007F;
  LUT4 n5900_s10 (
    .F(n5900_13),
    .I0(n5900_26),
    .I1(n5876_13),
    .I2(n5900_24),
    .I3(n5900_20) 
);
defparam n5900_s10.INIT=16'h000E;
  LUT4 n5900_s11 (
    .F(n5900_14),
    .I0(n5876_20),
    .I1(n5900_15),
    .I2(n5896_19),
    .I3(n5900_16) 
);
defparam n5900_s11.INIT=16'hB0BB;
  LUT4 n5900_s12 (
    .F(n5900_15),
    .I0(ff_cache1_data_mask[1]),
    .I1(ff_cache0_data_mask[1]),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5900_s12.INIT=16'h0503;
  LUT4 n5900_s13 (
    .F(n5900_16),
    .I0(ff_cache3_data_mask[1]),
    .I1(ff_cache2_data_mask[1]),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5900_s13.INIT=16'h5300;
  LUT3 n5901_s10 (
    .F(n5901_13),
    .I0(n5901_18),
    .I1(n5901_19),
    .I2(n5901_20) 
);
defparam n5901_s10.INIT=8'h01;
  LUT4 n5901_s11 (
    .F(n5901_14),
    .I0(n5876_20),
    .I1(n5901_15),
    .I2(n5896_19),
    .I3(n5901_16) 
);
defparam n5901_s11.INIT=16'hB0BB;
  LUT4 n5901_s12 (
    .F(n5901_15),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_cache0_data_mask[0]),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5901_s12.INIT=16'h0503;
  LUT4 n5901_s13 (
    .F(n5901_16),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_cache2_data_mask[0]),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5901_s13.INIT=16'h5300;
  LUT2 ff_cache0_already_read_s8 (
    .F(ff_cache0_already_read_12),
    .I0(ff_cache0_data_en),
    .I1(ff_cache_vram_write) 
);
defparam ff_cache0_already_read_s8.INIT=4'h4;
  LUT2 ff_cache0_already_read_s9 (
    .F(ff_cache0_already_read_13),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam ff_cache0_already_read_s9.INIT=4'h1;
  LUT2 ff_cache2_already_read_s9 (
    .F(ff_cache2_already_read_13),
    .I0(ff_cache0_data_en),
    .I1(ff_cache1_data_en) 
);
defparam ff_cache2_already_read_s9.INIT=4'h8;
  LUT2 ff_cache3_already_read_s8 (
    .F(ff_cache3_already_read_12),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam ff_cache3_already_read_s8.INIT=4'h8;
  LUT4 ff_cache_vram_rdata_en_s7 (
    .F(ff_cache_vram_rdata_en_10),
    .I0(ff_cache_vram_rdata_en_17),
    .I1(ff_cache_vram_rdata_en_12),
    .I2(ff_cache_vram_rdata_en_13),
    .I3(ff_cache_vram_rdata_en_19) 
);
defparam ff_cache_vram_rdata_en_s7.INIT=16'h004F;
  LUT2 n6693_s10 (
    .F(n6693_16),
    .I0(n6693_19),
    .I1(ff_cache_vram_write) 
);
defparam n6693_s10.INIT=4'h4;
  LUT4 n6693_s11 (
    .F(n6693_17),
    .I0(n6693_20),
    .I1(ff_cache_vram_rdata_en_13),
    .I2(ff_cache_vram_rdata_en_19),
    .I3(ff_cache_vram_write) 
);
defparam n6693_s11.INIT=16'h00F4;
  LUT3 n6693_s12 (
    .F(n6693_18),
    .I0(ff_vram_wdata_31_12),
    .I1(ff_cache_vram_write),
    .I2(n5284_7) 
);
defparam n6693_s12.INIT=8'h0B;
  LUT4 ff_cache0_address_15_s8 (
    .F(ff_cache0_address_15_13),
    .I0(n5851_21),
    .I1(ff_vram_wdata_31_12),
    .I2(ff_cache0_already_read_13),
    .I3(ff_cache_vram_write) 
);
defparam ff_cache0_address_15_s8.INIT=16'h007F;
  LUT4 ff_cache0_data_31_s7 (
    .F(ff_cache0_data_31_12),
    .I0(ff_cache0_address_15_15),
    .I1(ff_cache1_data_mask_3_21),
    .I2(n5625_9),
    .I3(ff_cache_vram_write) 
);
defparam ff_cache0_data_31_s7.INIT=16'hF400;
  LUT4 ff_cache1_address_16_s7 (
    .F(ff_cache1_address_16_12),
    .I0(n5884_9),
    .I1(n6693_19),
    .I2(ff_cache1_data_en),
    .I3(ff_cache0_data_en) 
);
defparam ff_cache1_address_16_s7.INIT=16'h7077;
  LUT4 ff_cache1_address_16_s8 (
    .F(ff_cache1_address_16_13),
    .I0(ff_cache_vram_write),
    .I1(n5851_13),
    .I2(ff_vram_wdata_31_12),
    .I3(n5884_9) 
);
defparam ff_cache1_address_16_s8.INIT=16'h4000;
  LUT4 ff_cache2_address_16_s8 (
    .F(ff_cache2_address_16_13),
    .I0(ff_cache3_data_en),
    .I1(ff_cache2_already_read_10),
    .I2(ff_cache2_data_en),
    .I3(ff_cache2_already_read_13) 
);
defparam ff_cache2_address_16_s8.INIT=16'h8F00;
  LUT4 ff_cache2_address_16_s9 (
    .F(ff_cache2_address_16_14),
    .I0(ff_cache_vram_write),
    .I1(n5859_14),
    .I2(ff_vram_wdata_31_12),
    .I3(ff_cache2_already_read_10) 
);
defparam ff_cache2_address_16_s9.INIT=16'h4000;
  LUT4 ff_cache3_address_16_s7 (
    .F(ff_cache3_address_16_12),
    .I0(ff_cache3_already_read_12),
    .I1(ff_cache3_data_en),
    .I2(ff_cache2_data_en),
    .I3(ff_cache2_already_read_13) 
);
defparam ff_cache3_address_16_s7.INIT=16'hB000;
  LUT4 ff_cache3_address_16_s8 (
    .F(ff_cache3_address_16_13),
    .I0(n5851_20),
    .I1(ff_vram_wdata_31_12),
    .I2(ff_cache3_already_read_12),
    .I3(ff_cache_vram_write) 
);
defparam ff_cache3_address_16_s8.INIT=16'h007F;
  LUT3 ff_cache0_data_mask_2_s10 (
    .F(ff_cache0_data_mask_2_15),
    .I0(n18_3),
    .I1(ff_cache0_address_15_15),
    .I2(n5643_9) 
);
defparam ff_cache0_data_mask_2_s10.INIT=8'h80;
  LUT4 ff_cache1_data_mask_3_s12 (
    .F(ff_cache1_data_mask_3_17),
    .I0(ff_cache1_address_16_13),
    .I1(ff_cache1_data_31_21),
    .I2(ff_cache1_already_read_14),
    .I3(ff_cache_vram_rdata_en_21) 
);
defparam ff_cache1_data_mask_3_s12.INIT=16'hF400;
  LUT4 ff_cache2_data_mask_3_s11 (
    .F(ff_cache2_data_mask_3_16),
    .I0(ff_cache2_already_read_16),
    .I1(ff_cache2_address_16_14),
    .I2(ff_cache2_address_16_16),
    .I3(ff_cache_vram_rdata_en_21) 
);
defparam ff_cache2_data_mask_3_s11.INIT=16'hF100;
  LUT3 n6695_s8 (
    .F(n6695_13),
    .I0(ff_flush_state[2]),
    .I1(n6695_15),
    .I2(n5876_13) 
);
defparam n6695_s8.INIT=8'h4C;
  LUT4 n6695_s9 (
    .F(n6695_14),
    .I0(n6695_16),
    .I1(n6695_17),
    .I2(ff_priority[1]),
    .I3(ff_cache_vram_write) 
);
defparam n6695_s9.INIT=16'hCA00;
  LUT4 n5850_s8 (
    .F(n5850_13),
    .I0(n5850_14),
    .I1(n5850_15),
    .I2(n5876_20),
    .I3(ff_priority[1]) 
);
defparam n5850_s8.INIT=16'hEE0F;
  LUT4 n5851_s16 (
    .F(n5851_19),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_cache1_data_mask[1]),
    .I2(ff_cache1_data_mask[2]),
    .I3(ff_cache1_data_mask[3]) 
);
defparam n5851_s16.INIT=16'h8000;
  LUT2 n5851_s17 (
    .F(n5851_20),
    .I0(n5851_22),
    .I1(ff_cache3_data_en) 
);
defparam n5851_s17.INIT=4'h4;
  LUT2 n5851_s18 (
    .F(n5851_21),
    .I0(n5894_13),
    .I1(ff_cache0_data_en) 
);
defparam n5851_s18.INIT=4'h4;
  LUT4 n5855_s11 (
    .F(n5855_14),
    .I0(ff_cache2_address[12]),
    .I1(w_command_vram_address[12]),
    .I2(n5859_14),
    .I3(n6188_9) 
);
defparam n5855_s11.INIT=16'hAC00;
  LUT4 n5855_s12 (
    .F(n5855_15),
    .I0(ff_cache3_address[12]),
    .I1(w_command_vram_address[12]),
    .I2(n5851_20),
    .I3(n5870_8) 
);
defparam n5855_s12.INIT=16'hAC00;
  LUT4 n5855_s13 (
    .F(n5855_16),
    .I0(ff_cache0_address[12]),
    .I1(w_command_vram_address[12]),
    .I2(n5851_21),
    .I3(n6409_11) 
);
defparam n5855_s13.INIT=16'hAC00;
  LUT4 n5857_s11 (
    .F(n5857_14),
    .I0(ff_cache2_address[10]),
    .I1(w_command_vram_address[10]),
    .I2(n5859_14),
    .I3(n6188_9) 
);
defparam n5857_s11.INIT=16'hAC00;
  LUT4 n5857_s12 (
    .F(n5857_15),
    .I0(ff_cache3_address[10]),
    .I1(w_command_vram_address[10]),
    .I2(n5851_20),
    .I3(n5870_8) 
);
defparam n5857_s12.INIT=16'hAC00;
  LUT4 n5857_s13 (
    .F(n5857_16),
    .I0(ff_cache0_address[10]),
    .I1(w_command_vram_address[10]),
    .I2(n5851_21),
    .I3(n6409_11) 
);
defparam n5857_s13.INIT=16'hAC00;
  LUT4 n5859_s15 (
    .F(n5859_18),
    .I0(ff_cache2_data_mask[0]),
    .I1(ff_cache2_data_mask[1]),
    .I2(ff_cache2_data_mask[2]),
    .I3(ff_cache2_data_mask[3]) 
);
defparam n5859_s15.INIT=16'h8000;
  LUT4 n5860_s11 (
    .F(n5860_14),
    .I0(ff_cache3_address[7]),
    .I1(w_command_vram_address[7]),
    .I2(n5851_20),
    .I3(n5870_8) 
);
defparam n5860_s11.INIT=16'hAC00;
  LUT4 n5860_s12 (
    .F(n5860_15),
    .I0(ff_cache0_address[7]),
    .I1(w_command_vram_address[7]),
    .I2(n5851_21),
    .I3(n6409_11) 
);
defparam n5860_s12.INIT=16'hAC00;
  LUT4 n5860_s13 (
    .F(n5860_16),
    .I0(ff_cache2_address[7]),
    .I1(w_command_vram_address[7]),
    .I2(n5859_14),
    .I3(n6188_9) 
);
defparam n5860_s13.INIT=16'hAC00;
  LUT4 n5864_s11 (
    .F(n5864_14),
    .I0(ff_cache2_address[3]),
    .I1(w_command_vram_address[3]),
    .I2(n5859_14),
    .I3(n6188_9) 
);
defparam n5864_s11.INIT=16'hAC00;
  LUT4 n5864_s12 (
    .F(n5864_15),
    .I0(ff_cache3_address[3]),
    .I1(w_command_vram_address[3]),
    .I2(n5851_20),
    .I3(n5870_8) 
);
defparam n5864_s12.INIT=16'hAC00;
  LUT4 n5864_s13 (
    .F(n5864_16),
    .I0(ff_cache0_address[3]),
    .I1(w_command_vram_address[3]),
    .I2(n5851_21),
    .I3(n6409_11) 
);
defparam n5864_s13.INIT=16'hAC00;
  LUT4 n5866_s14 (
    .F(n5866_17),
    .I0(n5853_14),
    .I1(w_command_vram_wdata[31]),
    .I2(n6411_9),
    .I3(n5859_11) 
);
defparam n5866_s14.INIT=16'h00F1;
  LUT4 n5872_s12 (
    .F(n5872_15),
    .I0(n5853_14),
    .I1(w_command_vram_wdata[25]),
    .I2(n6411_9),
    .I3(n5859_11) 
);
defparam n5872_s12.INIT=16'h00F1;
  LUT4 n5875_s12 (
    .F(n5875_15),
    .I0(n5853_14),
    .I1(w_command_vram_wdata[22]),
    .I2(n6411_9),
    .I3(n5859_11) 
);
defparam n5875_s12.INIT=16'h00F1;
  LUT4 n5876_s10 (
    .F(n5876_13),
    .I0(n6409_11),
    .I1(n5851_21),
    .I2(n6411_9),
    .I3(n5876_21) 
);
defparam n5876_s10.INIT=16'h00D0;
  LUT4 n5876_s17 (
    .F(n5876_20),
    .I0(n5851_19),
    .I1(n5876_22),
    .I2(n5894_13),
    .I3(n5876_23) 
);
defparam n5876_s17.INIT=16'hB0BB;
  LUT4 n5884_s11 (
    .F(n5884_14),
    .I0(ff_cache0_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(ff_priority[1]),
    .I3(n5851_21) 
);
defparam n5884_s11.INIT=16'h0A0C;
  LUT4 n5884_s12 (
    .F(n5884_15),
    .I0(ff_cache3_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(n5851_20),
    .I3(ff_priority[0]) 
);
defparam n5884_s12.INIT=16'hAC00;
  LUT4 n5887_s8 (
    .F(n5887_11),
    .I0(ff_cache1_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(ff_cache_vram_rdata_en_21),
    .I3(n5852_21) 
);
defparam n5887_s8.INIT=16'h0503;
  LUT4 n5887_s9 (
    .F(n5887_12),
    .I0(ff_cache2_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(n5859_18),
    .I3(ff_cache2_data_en) 
);
defparam n5887_s9.INIT=16'hCACC;
  LUT4 n5887_s10 (
    .F(n5887_13),
    .I0(ff_cache3_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(n5851_22),
    .I3(ff_cache3_data_en) 
);
defparam n5887_s10.INIT=16'hCACC;
  LUT4 n5887_s11 (
    .F(n5887_14),
    .I0(ff_cache1_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(n5851_13),
    .I3(n5884_9) 
);
defparam n5887_s11.INIT=16'h5300;
  LUT4 n5887_s12 (
    .F(n5887_15),
    .I0(n5887_12),
    .I1(n5887_13),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5887_s12.INIT=16'h3500;
  LUT4 n5888_s12 (
    .F(n5888_15),
    .I0(n5853_14),
    .I1(w_command_vram_wdata[9]),
    .I2(n6411_9),
    .I3(n5859_11) 
);
defparam n5888_s12.INIT=16'h00F1;
  LUT4 n5893_s10 (
    .F(n5893_13),
    .I0(ff_cache0_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(ff_priority[1]),
    .I3(n5851_21) 
);
defparam n5893_s10.INIT=16'h0A0C;
  LUT4 n5893_s11 (
    .F(n5893_14),
    .I0(ff_cache3_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n5851_20),
    .I3(ff_priority[0]) 
);
defparam n5893_s11.INIT=16'hAC00;
  LUT4 n5894_s10 (
    .F(n5894_13),
    .I0(ff_cache0_data_mask[0]),
    .I1(ff_cache0_data_mask[1]),
    .I2(ff_cache0_data_mask[2]),
    .I3(ff_cache0_data_mask[3]) 
);
defparam n5894_s10.INIT=16'h8000;
  LUT4 n5894_s11 (
    .F(n5894_14),
    .I0(ff_cache2_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n5859_14),
    .I3(n6188_9) 
);
defparam n5894_s11.INIT=16'hAC00;
  LUT4 n5894_s12 (
    .F(n5894_15),
    .I0(ff_cache1_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n5851_19),
    .I3(ff_cache1_data_en) 
);
defparam n5894_s12.INIT=16'hCACC;
  LUT4 n5894_s14 (
    .F(n5894_17),
    .I0(n5894_7),
    .I1(n5894_15),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5894_s14.INIT=16'h0305;
  LUT4 n5896_s6 (
    .F(n5896_9),
    .I0(ff_cache0_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n5894_13),
    .I3(ff_cache0_data_en) 
);
defparam n5896_s6.INIT=16'hCACC;
  LUT4 n5896_s7 (
    .F(n5896_10),
    .I0(ff_cache3_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n5851_20),
    .I3(n5870_8) 
);
defparam n5896_s7.INIT=16'hAC00;
  LUT3 n5896_s8 (
    .F(n5896_11),
    .I0(n5896_15),
    .I1(n6188_8),
    .I2(n5896_21) 
);
defparam n5896_s8.INIT=8'h07;
  LUT4 n5896_s10 (
    .F(n5896_13),
    .I0(n5851_20),
    .I1(ff_cache3_data[1]),
    .I2(ff_cache3_already_read_12),
    .I3(n5896_17) 
);
defparam n5896_s10.INIT=16'h008F;
  LUT4 n5896_s11 (
    .F(n5896_14),
    .I0(n5896_9),
    .I1(n5896_15),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5896_s11.INIT=16'h0305;
  LUT4 n5898_s13 (
    .F(n5898_16),
    .I0(ff_cache3_data_mask[3]),
    .I1(w_command_vram_wdata_mask[3]),
    .I2(n5851_20),
    .I3(n5870_8) 
);
defparam n5898_s13.INIT=16'hAC00;
  LUT4 n5898_s14 (
    .F(n5898_17),
    .I0(w_command_vram_wdata_mask[3]),
    .I1(ff_cache0_data_mask[3]),
    .I2(n5851_21),
    .I3(n6409_11) 
);
defparam n5898_s14.INIT=16'hCA00;
  LUT4 n5898_s15 (
    .F(n5898_18),
    .I0(ff_cache2_data_mask[3]),
    .I1(w_command_vram_wdata_mask[3]),
    .I2(n5859_14),
    .I3(n6188_9) 
);
defparam n5898_s15.INIT=16'hAC00;
  LUT4 n5898_s16 (
    .F(n5898_19),
    .I0(n5898_20),
    .I1(w_command_vram_wdata_mask[3]),
    .I2(n5853_14),
    .I3(n6411_9) 
);
defparam n5898_s16.INIT=16'h50FC;
  LUT4 n5899_s14 (
    .F(n5899_17),
    .I0(ff_cache1_data_mask[2]),
    .I1(w_command_vram_wdata_mask[2]),
    .I2(n5851_13),
    .I3(n6188_8) 
);
defparam n5899_s14.INIT=16'hAC00;
  LUT4 n5899_s15 (
    .F(n5899_18),
    .I0(ff_cache3_data_mask[2]),
    .I1(w_command_vram_wdata_mask[2]),
    .I2(n5851_20),
    .I3(n5870_8) 
);
defparam n5899_s15.INIT=16'hAC00;
  LUT4 n5899_s16 (
    .F(n5899_19),
    .I0(w_command_vram_wdata_mask[2]),
    .I1(ff_cache0_data_mask[2]),
    .I2(n5851_21),
    .I3(n6409_11) 
);
defparam n5899_s16.INIT=16'hCA00;
  LUT4 n5899_s17 (
    .F(n5899_20),
    .I0(ff_cache2_data_mask[2]),
    .I1(w_command_vram_wdata_mask[2]),
    .I2(n5859_14),
    .I3(n6188_9) 
);
defparam n5899_s17.INIT=16'hAC00;
  LUT4 n5900_s14 (
    .F(n5900_17),
    .I0(ff_cache3_data_mask[1]),
    .I1(w_command_vram_wdata_mask[1]),
    .I2(n5851_20),
    .I3(n5870_8) 
);
defparam n5900_s14.INIT=16'hAC00;
  LUT4 n5900_s17 (
    .F(n5900_20),
    .I0(ff_cache2_data_mask[1]),
    .I1(w_command_vram_wdata_mask[1]),
    .I2(n5859_14),
    .I3(n6188_9) 
);
defparam n5900_s17.INIT=16'hAC00;
  LUT4 n5901_s14 (
    .F(n5901_17),
    .I0(ff_cache1_data_mask[0]),
    .I1(w_command_vram_wdata_mask[0]),
    .I2(ff_cache_vram_rdata_en_21),
    .I3(n5852_21) 
);
defparam n5901_s14.INIT=16'h0503;
  LUT4 n5901_s15 (
    .F(n5901_18),
    .I0(ff_cache2_data_mask[0]),
    .I1(w_command_vram_wdata_mask[0]),
    .I2(n5859_14),
    .I3(n6188_9) 
);
defparam n5901_s15.INIT=16'hAC00;
  LUT4 n5901_s16 (
    .F(n5901_19),
    .I0(ff_cache3_data_mask[0]),
    .I1(w_command_vram_wdata_mask[0]),
    .I2(n5851_20),
    .I3(n5870_8) 
);
defparam n5901_s16.INIT=16'hAC00;
  LUT4 n5901_s17 (
    .F(n5901_20),
    .I0(w_command_vram_wdata_mask[0]),
    .I1(ff_cache0_data_mask[0]),
    .I2(n5851_21),
    .I3(n6409_11) 
);
defparam n5901_s17.INIT=16'hCA00;
  LUT4 ff_cache_vram_rdata_en_s9 (
    .F(ff_cache_vram_rdata_en_12),
    .I0(ff_cache2_already_read),
    .I1(n550_9),
    .I2(w_cache2_hit),
    .I3(n1350_4) 
);
defparam ff_cache_vram_rdata_en_s9.INIT=16'h004F;
  LUT4 ff_cache_vram_rdata_en_s10 (
    .F(ff_cache_vram_rdata_en_13),
    .I0(ff_cache1_already_read),
    .I1(n1350_4),
    .I2(n508_9),
    .I3(n5625_9) 
);
defparam ff_cache_vram_rdata_en_s10.INIT=16'h00BF;
  LUT4 n6693_s13 (
    .F(n6693_19),
    .I0(ff_cache0_data_en),
    .I1(ff_cache1_data_en),
    .I2(ff_cache2_data_en),
    .I3(ff_cache3_data_en) 
);
defparam n6693_s13.INIT=16'h8000;
  LUT4 n6693_s14 (
    .F(n6693_20),
    .I0(ff_cache3_data_mask_3_13),
    .I1(ff_cache_vram_rdata_en_15),
    .I2(w_cache2_hit),
    .I3(ff_cache_vram_rdata_en_12) 
);
defparam n6693_s14.INIT=16'hF800;
  LUT4 n6695_s10 (
    .F(n6695_15),
    .I0(n5859_14),
    .I1(n6188_9),
    .I2(n5851_20),
    .I3(n5870_8) 
);
defparam n6695_s10.INIT=16'h0777;
  LUT3 n6695_s11 (
    .F(n6695_16),
    .I0(n5894_13),
    .I1(n5851_19),
    .I2(ff_priority[0]) 
);
defparam n6695_s11.INIT=8'hCA;
  LUT3 n6695_s12 (
    .F(n6695_17),
    .I0(n5859_18),
    .I1(n5851_22),
    .I2(ff_priority[0]) 
);
defparam n6695_s12.INIT=8'hCA;
  LUT3 n5850_s9 (
    .F(n5850_14),
    .I0(n5851_22),
    .I1(ff_priority[0]),
    .I2(ff_cache3_data_en) 
);
defparam n5850_s9.INIT=8'h40;
  LUT3 n5850_s10 (
    .F(n5850_15),
    .I0(ff_priority[0]),
    .I1(n5859_18),
    .I2(ff_cache2_data_en) 
);
defparam n5850_s10.INIT=8'h10;
  LUT4 n5851_s19 (
    .F(n5851_22),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_cache3_data_mask[1]),
    .I2(ff_cache3_data_mask[2]),
    .I3(ff_cache3_data_mask[3]) 
);
defparam n5851_s19.INIT=16'h8000;
  LUT3 n5876_s18 (
    .F(n5876_21),
    .I0(n5851_19),
    .I1(ff_cache1_data_en),
    .I2(n6188_8) 
);
defparam n5876_s18.INIT=8'hB0;
  LUT2 n5876_s19 (
    .F(n5876_22),
    .I0(ff_cache1_data_en),
    .I1(ff_priority[0]) 
);
defparam n5876_s19.INIT=4'h8;
  LUT2 n5876_s20 (
    .F(n5876_23),
    .I0(ff_priority[0]),
    .I1(ff_cache0_data_en) 
);
defparam n5876_s20.INIT=4'h4;
  LUT4 n5896_s12 (
    .F(n5896_15),
    .I0(ff_cache1_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n5851_19),
    .I3(ff_cache1_data_en) 
);
defparam n5896_s12.INIT=16'hCACC;
  LUT4 n5896_s14 (
    .F(n5896_17),
    .I0(n5859_18),
    .I1(ff_cache2_data[1]),
    .I2(ff_cache2_data_en),
    .I3(ff_cache2_already_read_10) 
);
defparam n5896_s14.INIT=16'hBF00;
  LUT4 n5898_s17 (
    .F(n5898_20),
    .I0(ff_cache1_data_mask[3]),
    .I1(w_command_vram_wdata_mask[3]),
    .I2(n5851_19),
    .I3(ff_cache1_data_en) 
);
defparam n5898_s17.INIT=16'h3533;
  LUT2 ff_cache_vram_rdata_en_s12 (
    .F(ff_cache_vram_rdata_en_15),
    .I0(ff_cache3_already_read),
    .I1(n592_9) 
);
defparam ff_cache_vram_rdata_en_s12.INIT=4'h4;
  LUT3 ff_cache3_already_read_s9 (
    .F(ff_cache3_already_read_14),
    .I0(ff_cache2_data_en),
    .I1(ff_cache1_data_en),
    .I2(ff_cache1_data_en_9) 
);
defparam ff_cache3_already_read_s9.INIT=8'h80;
  LUT4 ff_cache_vram_rdata_en_s13 (
    .F(ff_cache_vram_rdata_en_17),
    .I0(w_cache2_hit),
    .I1(ff_cache3_already_read),
    .I2(n592_9),
    .I3(ff_cache3_data_mask_3_13) 
);
defparam ff_cache_vram_rdata_en_s13.INIT=16'h4500;
  LUT4 n5896_s15 (
    .F(n5896_19),
    .I0(n5850_14),
    .I1(ff_priority[0]),
    .I2(n5859_18),
    .I3(ff_cache2_data_en) 
);
defparam n5896_s15.INIT=16'h5455;
  LUT4 n5876_s21 (
    .F(n5876_25),
    .I0(n5851_21),
    .I1(ff_cache0_data[21]),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5876_s21.INIT=16'h0007;
  LUT4 ff_cache0_address_15_s9 (
    .F(ff_cache0_address_15_15),
    .I0(n6693_19),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]),
    .I3(ff_cache0_data_en) 
);
defparam ff_cache0_address_15_s9.INIT=16'hFD00;
  LUT3 ff_cache0_already_read_s10 (
    .F(ff_cache0_already_read_15),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]),
    .I2(ff_cache2_already_read_18) 
);
defparam ff_cache0_already_read_s10.INIT=8'h10;
  LUT3 ff_cache0_data_en_s7 (
    .F(ff_cache0_data_en_13),
    .I0(ff_vram_wdata_31_12),
    .I1(n6693_19),
    .I2(ff_cache_vram_write) 
);
defparam ff_cache0_data_en_s7.INIT=8'h20;
  LUT4 n5894_s15 (
    .F(n5894_19),
    .I0(n5894_21),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]),
    .I3(n5894_17) 
);
defparam n5894_s15.INIT=16'h00BF;
  LUT3 ff_cache3_already_read_s10 (
    .F(ff_cache3_already_read_16),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]),
    .I2(ff_cache2_already_read_18) 
);
defparam ff_cache3_already_read_s10.INIT=8'h80;
  LUT4 n6188_s5 (
    .F(n6188_11),
    .I0(n6188_8),
    .I1(n6188_9),
    .I2(ff_start),
    .I3(ff_cache_flush_start) 
);
defparam n6188_s5.INIT=16'h000E;
  LUT3 ff_vram_address_16_s12 (
    .F(ff_vram_address_16_17),
    .I0(ff_start),
    .I1(ff_cache_flush_start),
    .I2(ff_vram_valid_8) 
);
defparam ff_vram_address_16_s12.INIT=8'h10;
  LUT4 ff_vram_address_16_s13 (
    .F(ff_vram_address_16_19),
    .I0(w_command_vram_valid),
    .I1(ff_vram_address_16_15),
    .I2(ff_start),
    .I3(ff_cache_flush_start) 
);
defparam ff_vram_address_16_s13.INIT=16'h0001;
  LUT3 ff_cache1_data_7_s8 (
    .F(ff_cache1_data_7_14),
    .I0(n5284_7),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache_vram_address[1]) 
);
defparam ff_cache1_data_7_s8.INIT=8'h01;
  LUT4 n5625_s5 (
    .F(n5625_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5625_9),
    .I3(n5643_9) 
);
defparam n5625_s5.INIT=16'h0EFF;
  LUT4 n5633_s5 (
    .F(n5633_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n1350_4),
    .I3(n5643_9) 
);
defparam n5633_s5.INIT=16'h0EFF;
  LUT4 n5638_s5 (
    .F(n5638_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(w_cache2_hit),
    .I3(n5643_9) 
);
defparam n5638_s5.INIT=16'h0EFF;
  LUT4 n5643_s5 (
    .F(n5643_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(ff_cache3_data_mask_3_13),
    .I3(n5643_9) 
);
defparam n5643_s5.INIT=16'h0EFF;
  LUT3 ff_cache1_data_15_s8 (
    .F(ff_cache1_data_15_14),
    .I0(n5284_7),
    .I1(ff_cache_vram_address[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam ff_cache1_data_15_s8.INIT=8'h10;
  LUT4 n5624_s4 (
    .F(n5624_10),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(n5625_9),
    .I3(n5643_9) 
);
defparam n5624_s4.INIT=16'h0BFF;
  LUT4 n5632_s5 (
    .F(n5632_11),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(n1350_4),
    .I3(n5643_9) 
);
defparam n5632_s5.INIT=16'h0BFF;
  LUT4 n5637_s5 (
    .F(n5637_11),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(w_cache2_hit),
    .I3(n5643_9) 
);
defparam n5637_s5.INIT=16'h0BFF;
  LUT4 n5642_s4 (
    .F(n5642_10),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache3_data_mask_3_13),
    .I3(n5643_9) 
);
defparam n5642_s4.INIT=16'h0BFF;
  LUT3 ff_cache1_data_23_s8 (
    .F(ff_cache1_data_23_14),
    .I0(n5284_7),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache_vram_address[1]) 
);
defparam ff_cache1_data_23_s8.INIT=8'h10;
  LUT4 n5623_s4 (
    .F(n5623_10),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5625_9),
    .I3(n5643_9) 
);
defparam n5623_s4.INIT=16'h0BFF;
  LUT4 n5631_s5 (
    .F(n5631_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n1350_4),
    .I3(n5643_9) 
);
defparam n5631_s5.INIT=16'h0BFF;
  LUT4 n5636_s5 (
    .F(n5636_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(w_cache2_hit),
    .I3(n5643_9) 
);
defparam n5636_s5.INIT=16'h0BFF;
  LUT4 n5641_s4 (
    .F(n5641_10),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(ff_cache3_data_mask_3_13),
    .I3(n5643_9) 
);
defparam n5641_s4.INIT=16'h0BFF;
  LUT3 ff_cache1_data_31_s11 (
    .F(ff_cache1_data_31_17),
    .I0(n5284_7),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache_vram_address[1]) 
);
defparam ff_cache1_data_31_s11.INIT=8'h40;
  LUT4 n5622_s4 (
    .F(n5622_10),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5625_9),
    .I3(n5643_9) 
);
defparam n5622_s4.INIT=16'h07FF;
  LUT4 n5630_s5 (
    .F(n5630_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n1350_4),
    .I3(n5643_9) 
);
defparam n5630_s5.INIT=16'h07FF;
  LUT4 n5635_s5 (
    .F(n5635_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(w_cache2_hit),
    .I3(n5643_9) 
);
defparam n5635_s5.INIT=16'h07FF;
  LUT4 n5640_s4 (
    .F(n5640_10),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(ff_cache3_data_mask_3_13),
    .I3(n5643_9) 
);
defparam n5640_s4.INIT=16'h07FF;
  LUT4 n5876_s22 (
    .F(n5876_27),
    .I0(n5851_13),
    .I1(ff_cache1_data[21]),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5876_s22.INIT=16'h0700;
  LUT4 ff_cache1_already_read_s9 (
    .F(ff_cache1_already_read_14),
    .I0(ff_priority[1]),
    .I1(ff_priority[0]),
    .I2(w_command_vram_rdata_en),
    .I3(n5284_7) 
);
defparam ff_cache1_already_read_s9.INIT=16'hBF00;
  LUT4 ff_cache1_data_en_s7 (
    .F(ff_cache1_data_en_13),
    .I0(ff_cache2_already_read_18),
    .I1(ff_priority[1]),
    .I2(ff_priority[0]),
    .I3(ff_cache_vram_rdata_en_21) 
);
defparam ff_cache1_data_en_s7.INIT=16'hDF00;
  LUT4 ff_cache1_data_7_s9 (
    .F(ff_cache1_data_7_16),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_priority[1]),
    .I2(ff_priority[0]),
    .I3(ff_cache2_already_read_18) 
);
defparam ff_cache1_data_7_s9.INIT=16'h2000;
  LUT4 ff_cache1_data_15_s9 (
    .F(ff_cache1_data_15_16),
    .I0(ff_cache1_data_mask[1]),
    .I1(ff_priority[1]),
    .I2(ff_priority[0]),
    .I3(ff_cache2_already_read_18) 
);
defparam ff_cache1_data_15_s9.INIT=16'h2000;
  LUT4 ff_cache1_data_23_s9 (
    .F(ff_cache1_data_23_16),
    .I0(ff_cache1_data_mask[2]),
    .I1(ff_priority[1]),
    .I2(ff_priority[0]),
    .I3(ff_cache2_already_read_18) 
);
defparam ff_cache1_data_23_s9.INIT=16'h2000;
  LUT4 ff_cache1_data_31_s12 (
    .F(ff_cache1_data_31_19),
    .I0(ff_cache1_data_mask[3]),
    .I1(ff_priority[1]),
    .I2(ff_priority[0]),
    .I3(ff_cache2_already_read_18) 
);
defparam ff_cache1_data_31_s12.INIT=16'h2000;
  LUT4 ff_cache_vram_rdata_en_s14 (
    .F(ff_cache_vram_rdata_en_19),
    .I0(n466_9),
    .I1(ff_cache0_already_read),
    .I2(n18_3),
    .I3(ff_cache0_data_en) 
);
defparam ff_cache_vram_rdata_en_s14.INIT=16'h0D00;
  LUT4 ff_cache1_data_31_s13 (
    .F(ff_cache1_data_31_21),
    .I0(n18_3),
    .I1(ff_cache0_data_en),
    .I2(ff_cache_vram_write),
    .I3(n5284_7) 
);
defparam ff_cache1_data_31_s13.INIT=16'h004F;
  LUT4 ff_vram_wdata_31_s8 (
    .F(ff_vram_wdata_31_12),
    .I0(n1350_4),
    .I1(n18_3),
    .I2(ff_cache0_data_en),
    .I3(ff_cache1_already_read_9) 
);
defparam ff_vram_wdata_31_s8.INIT=16'h4500;
  LUT4 n6694_s6 (
    .F(n6694_13),
    .I0(n1350_4),
    .I1(w_cache2_hit),
    .I2(n18_3),
    .I3(ff_cache0_data_en) 
);
defparam n6694_s6.INIT=16'hB0BB;
  LUT3 ff_cache0_data_mask_2_s11 (
    .F(ff_cache0_data_mask_2_17),
    .I0(ff_cache_vram_write),
    .I1(n18_3),
    .I2(ff_cache0_data_en) 
);
defparam ff_cache0_data_mask_2_s11.INIT=8'h20;
  LUT3 n5022_s5 (
    .F(n5022_10),
    .I0(n5284_7),
    .I1(n18_3),
    .I2(ff_cache0_data_en) 
);
defparam n5022_s5.INIT=8'h45;
  LUT4 n5901_s18 (
    .F(n5901_22),
    .I0(n5901_17),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5901_s18.INIT=16'h5105;
  LUT4 n5887_s13 (
    .F(n5887_17),
    .I0(n5887_11),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5887_s13.INIT=16'h5105;
  LUT4 ff_cache2_data_en_s7 (
    .F(ff_cache2_data_en_13),
    .I0(ff_cache2_already_read_18),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]),
    .I3(ff_cache_vram_rdata_en_21) 
);
defparam ff_cache2_data_en_s7.INIT=16'hDF00;
  LUT4 ff_cache2_data_7_s7 (
    .F(ff_cache2_data_7_13),
    .I0(ff_cache2_data_mask[0]),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]),
    .I3(ff_cache2_already_read_18) 
);
defparam ff_cache2_data_7_s7.INIT=16'h2000;
  LUT4 ff_cache2_data_15_s7 (
    .F(ff_cache2_data_15_13),
    .I0(ff_cache2_data_mask[1]),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]),
    .I3(ff_cache2_already_read_18) 
);
defparam ff_cache2_data_15_s7.INIT=16'h2000;
  LUT4 ff_cache2_data_23_s7 (
    .F(ff_cache2_data_23_13),
    .I0(ff_cache2_data_mask[2]),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]),
    .I3(ff_cache2_already_read_18) 
);
defparam ff_cache2_data_23_s7.INIT=16'h2000;
  LUT4 ff_cache2_data_31_s8 (
    .F(ff_cache2_data_31_14),
    .I0(ff_cache2_data_mask[3]),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]),
    .I3(ff_cache2_already_read_18) 
);
defparam ff_cache2_data_31_s8.INIT=16'h2000;
  LUT4 ff_cache2_address_16_s10 (
    .F(ff_cache2_address_16_16),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]),
    .I2(w_command_vram_rdata_en),
    .I3(n5284_7) 
);
defparam ff_cache2_address_16_s10.INIT=16'hBF00;
  LUT3 ff_cache3_data_31_s9 (
    .F(ff_cache3_data_31_15),
    .I0(n69_3),
    .I1(ff_cache3_data_en),
    .I2(ff_cache3_address_16_12) 
);
defparam ff_cache3_data_31_s9.INIT=8'h0B;
  LUT4 ff_cache3_data_mask_3_s13 (
    .F(ff_cache3_data_mask_3_19),
    .I0(ff_cache3_address_16_12),
    .I1(n69_3),
    .I2(ff_cache3_data_en),
    .I3(n5643_9) 
);
defparam ff_cache3_data_mask_3_s13.INIT=16'h7500;
  LUT4 ff_cache2_data_31_s9 (
    .F(ff_cache2_data_31_16),
    .I0(ff_cache2_address_16_13),
    .I1(n69_3),
    .I2(ff_cache3_data_en),
    .I3(w_cache2_hit) 
);
defparam ff_cache2_data_31_s9.INIT=16'h0075;
  LUT4 ff_cache0_already_read_s11 (
    .F(ff_cache0_already_read_17),
    .I0(ff_start),
    .I1(w_cache_vram_rdata_en),
    .I2(ff_cache_vram_rdata_en_21),
    .I3(n6693_26) 
);
defparam ff_cache0_already_read_s11.INIT=16'h1000;
  LUT4 ff_cache2_data_mask_3_s12 (
    .F(ff_cache2_data_mask_3_18),
    .I0(n52_3),
    .I1(ff_cache2_data_en),
    .I2(ff_cache2_address_16_13),
    .I3(n5643_9) 
);
defparam ff_cache2_data_mask_3_s12.INIT=16'h0B00;
  LUT4 ff_cache3_data_mask_3_s14 (
    .F(ff_cache3_data_mask_3_21),
    .I0(n52_3),
    .I1(ff_cache2_data_en),
    .I2(n5284_7),
    .I3(n6693_24) 
);
defparam ff_cache3_data_mask_3_s14.INIT=16'h0B00;
  LUT4 ff_cache3_data_31_s10 (
    .F(ff_cache3_data_31_17),
    .I0(n5284_7),
    .I1(n52_3),
    .I2(ff_cache2_data_en),
    .I3(ff_cache2_already_read_12) 
);
defparam ff_cache3_data_31_s10.INIT=16'hEF00;
  LUT4 n6693_s16 (
    .F(n6693_24),
    .I0(n35_3),
    .I1(ff_cache1_data_en),
    .I2(n18_3),
    .I3(ff_cache0_data_en) 
);
defparam n6693_s16.INIT=16'hB0BB;
  LUT4 ff_cache1_data_mask_3_s13 (
    .F(ff_cache1_data_mask_3_19),
    .I0(n35_3),
    .I1(ff_cache1_data_en),
    .I2(ff_cache1_address_16_12),
    .I3(n5643_9) 
);
defparam ff_cache1_data_mask_3_s13.INIT=16'hB000;
  LUT3 ff_cache1_data_mask_3_s14 (
    .F(ff_cache1_data_mask_3_21),
    .I0(n35_3),
    .I1(ff_cache1_data_en),
    .I2(ff_cache1_already_read_9) 
);
defparam ff_cache1_data_mask_3_s14.INIT=8'hB0;
  LUT4 ff_cache2_already_read_s11 (
    .F(ff_cache2_already_read_16),
    .I0(n5284_7),
    .I1(n35_3),
    .I2(ff_cache1_data_en),
    .I3(ff_cache1_data_31_21) 
);
defparam ff_cache2_already_read_s11.INIT=16'h00EF;
  LUT4 ff_cache1_data_31_s14 (
    .F(ff_cache1_data_31_23),
    .I0(ff_cache1_address_16_12),
    .I1(ff_cache1_already_read_9),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam ff_cache1_data_31_s14.INIT=16'hB0BB;
  LUT4 n5022_s7 (
    .F(n1357_5),
    .I0(n518_9),
    .I1(n1217_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5022_s7.INIT=16'hCACC;
  LUT4 n5021_s6 (
    .F(n1356_5),
    .I0(n517_9),
    .I1(n1216_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5021_s6.INIT=16'hCACC;
  LUT4 n5020_s6 (
    .F(n1355_5),
    .I0(n516_9),
    .I1(n1215_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5020_s6.INIT=16'hCACC;
  LUT4 n5019_s6 (
    .F(n1354_5),
    .I0(n515_9),
    .I1(n1214_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5019_s6.INIT=16'hCACC;
  LUT4 n5018_s6 (
    .F(n1353_5),
    .I0(n514_9),
    .I1(n1213_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5018_s6.INIT=16'hCACC;
  LUT4 n5017_s6 (
    .F(n1352_5),
    .I0(n513_9),
    .I1(n1212_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5017_s6.INIT=16'hCACC;
  LUT4 n5016_s6 (
    .F(n1351_5),
    .I0(n512_9),
    .I1(n1211_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5016_s6.INIT=16'hCACC;
  LUT4 n5015_s8 (
    .F(n1350_6),
    .I0(n511_9),
    .I1(n1210_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5015_s8.INIT=16'hCACC;
  LUT4 n5896_s16 (
    .F(n5896_21),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_wdata[1]),
    .I3(n6411_9) 
);
defparam n5896_s16.INIT=16'h00F1;
  LUT4 n5897_s13 (
    .F(n5897_17),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_wdata[0]),
    .I3(n6411_9) 
);
defparam n5897_s13.INIT=16'h00F1;
  LUT4 n5895_s13 (
    .F(n5895_17),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_wdata[2]),
    .I3(n6411_9) 
);
defparam n5895_s13.INIT=16'h00F1;
  LUT4 n5883_s13 (
    .F(n5883_17),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_wdata[14]),
    .I3(n6411_9) 
);
defparam n5883_s13.INIT=16'h00F1;
  LUT4 n5881_s13 (
    .F(n5881_17),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_wdata[16]),
    .I3(n6411_9) 
);
defparam n5881_s13.INIT=16'h00F1;
  LUT4 n5879_s14 (
    .F(n5879_18),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_wdata[18]),
    .I3(n6411_9) 
);
defparam n5879_s14.INIT=16'h00F1;
  LUT4 n5878_s13 (
    .F(n5878_17),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_wdata[19]),
    .I3(n6411_9) 
);
defparam n5878_s13.INIT=16'h00F1;
  LUT4 n5877_s13 (
    .F(n5877_17),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_wdata[20]),
    .I3(n6411_9) 
);
defparam n5877_s13.INIT=16'h00F1;
  LUT4 n5874_s13 (
    .F(n5874_17),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_wdata[23]),
    .I3(n6411_9) 
);
defparam n5874_s13.INIT=16'h00F1;
  LUT4 n5871_s13 (
    .F(n5871_17),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_wdata[26]),
    .I3(n6411_9) 
);
defparam n5871_s13.INIT=16'h00F1;
  LUT4 n5870_s15 (
    .F(n5870_19),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_wdata[27]),
    .I3(n6411_9) 
);
defparam n5870_s15.INIT=16'h00F1;
  LUT4 n5869_s14 (
    .F(n5869_18),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_wdata[28]),
    .I3(n6411_9) 
);
defparam n5869_s14.INIT=16'h00F1;
  LUT4 n5891_s14 (
    .F(n5891_18),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_wdata[6]),
    .I3(n6411_9) 
);
defparam n5891_s14.INIT=16'h00F1;
  LUT4 n5852_s17 (
    .F(n5852_21),
    .I0(n5851_19),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_cache1_data_en) 
);
defparam n5852_s17.INIT=16'h0100;
  LUT3 ff_cache_vram_rdata_en_s15 (
    .F(ff_cache_vram_rdata_en_21),
    .I0(ff_flush_state[2]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]) 
);
defparam ff_cache_vram_rdata_en_s15.INIT=8'h01;
  LUT4 n5890_s13 (
    .F(n5890_17),
    .I0(n5890_19),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5890_s13.INIT=16'h0200;
  LUT4 n5885_s13 (
    .F(n5885_17),
    .I0(n5885_19),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5885_s13.INIT=16'h0200;
  LUT4 n5882_s13 (
    .F(n5882_17),
    .I0(n5882_19),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5882_s13.INIT=16'h0200;
  LUT4 n5891_s15 (
    .F(n5891_20),
    .I0(n5891_22),
    .I1(n6188_8),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5891_s15.INIT=16'h0777;
  LUT4 n5879_s15 (
    .F(n5879_20),
    .I0(n5879_22),
    .I1(n6188_8),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5879_s15.INIT=16'h0777;
  LUT4 n5869_s15 (
    .F(n5869_20),
    .I0(n5869_22),
    .I1(n6188_8),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5869_s15.INIT=16'h0777;
  LUT4 n5868_s14 (
    .F(n5868_18),
    .I0(n5868_22),
    .I1(n6188_9),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5868_s14.INIT=16'h0777;
  LUT3 n5866_s15 (
    .F(n5866_19),
    .I0(ff_cache_vram_write),
    .I1(ff_busy),
    .I2(w_command_vram_write) 
);
defparam n5866_s15.INIT=8'h15;
  LUT3 ff_vram_wdata_31_s9 (
    .F(ff_vram_wdata_31_14),
    .I0(ff_busy),
    .I1(w_command_vram_write),
    .I2(ff_cache_vram_rdata_en_21) 
);
defparam ff_vram_wdata_31_s9.INIT=8'h70;
  LUT4 n6693_s17 (
    .F(n6693_26),
    .I0(w_command_vram_valid),
    .I1(ff_cache_flush_start),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n6693_s17.INIT=16'h0111;
  LUT3 n5880_s13 (
    .F(n5880_17),
    .I0(ff_busy),
    .I1(w_command_vram_write),
    .I2(ff_cache_vram_rdata_en_21) 
);
defparam n5880_s13.INIT=8'h07;
  LUT4 n5901_s19 (
    .F(n5901_24),
    .I0(n5901_10),
    .I1(ff_busy),
    .I2(w_command_vram_write),
    .I3(n5901_11) 
);
defparam n5901_s19.INIT=16'h00EA;
  LUT4 n5900_s18 (
    .F(n5900_22),
    .I0(n5900_10),
    .I1(ff_busy),
    .I2(w_command_vram_write),
    .I3(n5900_11) 
);
defparam n5900_s18.INIT=16'h00EA;
  LUT4 n5899_s18 (
    .F(n5899_22),
    .I0(n5899_10),
    .I1(ff_busy),
    .I2(w_command_vram_write),
    .I3(n5899_11) 
);
defparam n5899_s18.INIT=16'h00EA;
  LUT3 n5892_s13 (
    .F(n5892_17),
    .I0(w_command_vram_wdata[5]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]) 
);
defparam n5892_s13.INIT=8'h82;
  LUT3 n5886_s13 (
    .F(n5886_17),
    .I0(w_command_vram_wdata[11]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]) 
);
defparam n5886_s13.INIT=8'h82;
  LUT3 n5867_s13 (
    .F(n5867_17),
    .I0(w_command_vram_wdata[30]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]) 
);
defparam n5867_s13.INIT=8'h82;
  LUT4 n5899_s19 (
    .F(n5899_24),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_wdata_mask[2]),
    .I3(ff_cache_vram_rdata_en_21) 
);
defparam n5899_s19.INIT=16'h006F;
  LUT3 n5873_s13 (
    .F(n5873_17),
    .I0(w_command_vram_wdata[24]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]) 
);
defparam n5873_s13.INIT=8'h82;
  LUT4 n5900_s19 (
    .F(n5900_24),
    .I0(ff_cache1_data_mask[1]),
    .I1(n5851_19),
    .I2(ff_cache1_data_en),
    .I3(n6188_8) 
);
defparam n5900_s19.INIT=16'h2000;
  LUT4 n5892_s14 (
    .F(n5892_19),
    .I0(ff_cache1_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n5851_19),
    .I3(ff_cache1_data_en) 
);
defparam n5892_s14.INIT=16'hCACC;
  LUT4 n5891_s16 (
    .F(n5891_22),
    .I0(ff_cache1_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n5851_19),
    .I3(ff_cache1_data_en) 
);
defparam n5891_s16.INIT=16'hCACC;
  LUT4 n5890_s14 (
    .F(n5890_19),
    .I0(ff_cache1_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n5851_19),
    .I3(ff_cache1_data_en) 
);
defparam n5890_s14.INIT=16'hCACC;
  LUT4 n5889_s13 (
    .F(n5889_17),
    .I0(ff_cache1_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(n5851_19),
    .I3(ff_cache1_data_en) 
);
defparam n5889_s13.INIT=16'hCACC;
  LUT4 n5888_s13 (
    .F(n5888_17),
    .I0(ff_cache1_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(n5851_19),
    .I3(ff_cache1_data_en) 
);
defparam n5888_s13.INIT=16'hCACC;
  LUT4 n5886_s14 (
    .F(n5886_19),
    .I0(ff_cache1_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(n5851_19),
    .I3(ff_cache1_data_en) 
);
defparam n5886_s14.INIT=16'hCACC;
  LUT4 n5885_s14 (
    .F(n5885_19),
    .I0(ff_cache1_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(n5851_19),
    .I3(ff_cache1_data_en) 
);
defparam n5885_s14.INIT=16'hCACC;
  LUT4 n5883_s14 (
    .F(n5883_19),
    .I0(ff_cache1_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(n5851_19),
    .I3(ff_cache1_data_en) 
);
defparam n5883_s14.INIT=16'hCACC;
  LUT4 n5882_s14 (
    .F(n5882_19),
    .I0(ff_cache1_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(n5851_19),
    .I3(ff_cache1_data_en) 
);
defparam n5882_s14.INIT=16'hCACC;
  LUT4 n5881_s14 (
    .F(n5881_19),
    .I0(ff_cache1_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(n5851_19),
    .I3(ff_cache1_data_en) 
);
defparam n5881_s14.INIT=16'hCACC;
  LUT4 n5879_s16 (
    .F(n5879_22),
    .I0(ff_cache1_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(n5851_19),
    .I3(ff_cache1_data_en) 
);
defparam n5879_s16.INIT=16'hCACC;
  LUT4 n5878_s14 (
    .F(n5878_19),
    .I0(ff_cache1_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(n5851_19),
    .I3(ff_cache1_data_en) 
);
defparam n5878_s14.INIT=16'hCACC;
  LUT4 n5877_s14 (
    .F(n5877_19),
    .I0(ff_cache1_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(n5851_19),
    .I3(ff_cache1_data_en) 
);
defparam n5877_s14.INIT=16'hCACC;
  LUT4 n5876_s23 (
    .F(n5876_29),
    .I0(ff_cache1_data[21]),
    .I1(n5851_19),
    .I2(ff_cache1_data_en),
    .I3(n6188_8) 
);
defparam n5876_s23.INIT=16'h2000;
  LUT4 n5875_s13 (
    .F(n5875_17),
    .I0(ff_cache1_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(n5851_19),
    .I3(ff_cache1_data_en) 
);
defparam n5875_s13.INIT=16'hCACC;
  LUT4 n5873_s14 (
    .F(n5873_19),
    .I0(ff_cache1_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(n5851_19),
    .I3(ff_cache1_data_en) 
);
defparam n5873_s14.INIT=16'hCACC;
  LUT4 n5872_s13 (
    .F(n5872_17),
    .I0(ff_cache1_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(n5851_19),
    .I3(ff_cache1_data_en) 
);
defparam n5872_s13.INIT=16'hCACC;
  LUT4 n5871_s14 (
    .F(n5871_19),
    .I0(ff_cache1_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(n5851_19),
    .I3(ff_cache1_data_en) 
);
defparam n5871_s14.INIT=16'hCACC;
  LUT4 n5870_s16 (
    .F(n5870_21),
    .I0(ff_cache1_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(n5851_19),
    .I3(ff_cache1_data_en) 
);
defparam n5870_s16.INIT=16'hCACC;
  LUT4 n5869_s16 (
    .F(n5869_22),
    .I0(ff_cache1_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(n5851_19),
    .I3(ff_cache1_data_en) 
);
defparam n5869_s16.INIT=16'hCACC;
  LUT4 n5868_s15 (
    .F(n5868_20),
    .I0(ff_cache1_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(n5851_19),
    .I3(ff_cache1_data_en) 
);
defparam n5868_s15.INIT=16'hCACC;
  LUT4 n5867_s14 (
    .F(n5867_19),
    .I0(ff_cache1_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(n5851_19),
    .I3(ff_cache1_data_en) 
);
defparam n5867_s14.INIT=16'hCACC;
  LUT4 n5866_s16 (
    .F(n5866_21),
    .I0(ff_cache1_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(n5851_19),
    .I3(ff_cache1_data_en) 
);
defparam n5866_s16.INIT=16'hCACC;
  LUT4 n5897_s14 (
    .F(n5897_19),
    .I0(ff_cache1_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n5851_19),
    .I3(ff_cache1_data_en) 
);
defparam n5897_s14.INIT=16'hCACC;
  LUT4 n5895_s14 (
    .F(n5895_19),
    .I0(ff_cache1_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n5851_19),
    .I3(ff_cache1_data_en) 
);
defparam n5895_s14.INIT=16'hCACC;
  LUT4 n5893_s13 (
    .F(n5893_17),
    .I0(ff_cache1_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n5851_19),
    .I3(ff_cache1_data_en) 
);
defparam n5893_s13.INIT=16'hCACC;
  LUT4 n5884_s14 (
    .F(n5884_18),
    .I0(ff_cache1_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(n5851_19),
    .I3(ff_cache1_data_en) 
);
defparam n5884_s14.INIT=16'hCACC;
  LUT4 n5880_s14 (
    .F(n5880_19),
    .I0(ff_cache1_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(n5851_19),
    .I3(ff_cache1_data_en) 
);
defparam n5880_s14.INIT=16'hCACC;
  LUT4 n5874_s14 (
    .F(n5874_19),
    .I0(ff_cache1_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(n5851_19),
    .I3(ff_cache1_data_en) 
);
defparam n5874_s14.INIT=16'hCACC;
  LUT4 n5853_s15 (
    .F(n5853_19),
    .I0(ff_cache1_address[14]),
    .I1(w_command_vram_address[14]),
    .I2(n5851_19),
    .I3(ff_cache1_data_en) 
);
defparam n5853_s15.INIT=16'h3533;
  LUT4 n5897_s15 (
    .F(n5897_21),
    .I0(ff_cache2_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n5859_18),
    .I3(ff_cache2_data_en) 
);
defparam n5897_s15.INIT=16'hCACC;
  LUT4 n5895_s15 (
    .F(n5895_21),
    .I0(ff_cache2_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n5859_18),
    .I3(ff_cache2_data_en) 
);
defparam n5895_s15.INIT=16'hCACC;
  LUT4 n5893_s14 (
    .F(n5893_19),
    .I0(ff_cache2_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n5859_18),
    .I3(ff_cache2_data_en) 
);
defparam n5893_s14.INIT=16'hCACC;
  LUT4 n5892_s15 (
    .F(n5892_21),
    .I0(ff_cache2_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n5859_18),
    .I3(ff_cache2_data_en) 
);
defparam n5892_s15.INIT=16'hCACC;
  LUT4 n5890_s15 (
    .F(n5890_21),
    .I0(ff_cache2_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n5859_18),
    .I3(ff_cache2_data_en) 
);
defparam n5890_s15.INIT=16'hCACC;
  LUT4 n5889_s14 (
    .F(n5889_19),
    .I0(ff_cache2_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(n5859_18),
    .I3(ff_cache2_data_en) 
);
defparam n5889_s14.INIT=16'hCACC;
  LUT4 n5888_s14 (
    .F(n5888_19),
    .I0(ff_cache2_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(n5859_18),
    .I3(ff_cache2_data_en) 
);
defparam n5888_s14.INIT=16'hCACC;
  LUT4 n5885_s15 (
    .F(n5885_21),
    .I0(ff_cache2_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(n5859_18),
    .I3(ff_cache2_data_en) 
);
defparam n5885_s15.INIT=16'hCACC;
  LUT4 n5884_s15 (
    .F(n5884_20),
    .I0(ff_cache2_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(n5859_18),
    .I3(ff_cache2_data_en) 
);
defparam n5884_s15.INIT=16'hCACC;
  LUT4 n5883_s15 (
    .F(n5883_21),
    .I0(ff_cache2_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(n5859_18),
    .I3(ff_cache2_data_en) 
);
defparam n5883_s15.INIT=16'hCACC;
  LUT4 n5882_s15 (
    .F(n5882_21),
    .I0(ff_cache2_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(n5859_18),
    .I3(ff_cache2_data_en) 
);
defparam n5882_s15.INIT=16'hCACC;
  LUT4 n5881_s15 (
    .F(n5881_21),
    .I0(ff_cache2_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(n5859_18),
    .I3(ff_cache2_data_en) 
);
defparam n5881_s15.INIT=16'hCACC;
  LUT4 n5880_s15 (
    .F(n5880_21),
    .I0(ff_cache2_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(n5859_18),
    .I3(ff_cache2_data_en) 
);
defparam n5880_s15.INIT=16'hCACC;
  LUT4 n5879_s17 (
    .F(n5879_24),
    .I0(ff_cache2_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(n5859_18),
    .I3(ff_cache2_data_en) 
);
defparam n5879_s17.INIT=16'hCACC;
  LUT4 n5876_s24 (
    .F(n5876_31),
    .I0(ff_cache2_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(n5859_18),
    .I3(ff_cache2_data_en) 
);
defparam n5876_s24.INIT=16'hCACC;
  LUT4 n5875_s14 (
    .F(n5875_19),
    .I0(ff_cache2_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(n5859_18),
    .I3(ff_cache2_data_en) 
);
defparam n5875_s14.INIT=16'hCACC;
  LUT4 n5874_s15 (
    .F(n5874_21),
    .I0(ff_cache2_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(n5859_18),
    .I3(ff_cache2_data_en) 
);
defparam n5874_s15.INIT=16'hCACC;
  LUT4 n5873_s15 (
    .F(n5873_21),
    .I0(ff_cache2_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(n5859_18),
    .I3(ff_cache2_data_en) 
);
defparam n5873_s15.INIT=16'hCACC;
  LUT4 n5872_s14 (
    .F(n5872_19),
    .I0(ff_cache2_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(n5859_18),
    .I3(ff_cache2_data_en) 
);
defparam n5872_s14.INIT=16'hCACC;
  LUT4 n5871_s15 (
    .F(n5871_21),
    .I0(ff_cache2_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(n5859_18),
    .I3(ff_cache2_data_en) 
);
defparam n5871_s15.INIT=16'hCACC;
  LUT4 n5870_s17 (
    .F(n5870_23),
    .I0(ff_cache2_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(n5859_18),
    .I3(ff_cache2_data_en) 
);
defparam n5870_s17.INIT=16'hCACC;
  LUT4 n5869_s17 (
    .F(n5869_24),
    .I0(ff_cache2_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(n5859_18),
    .I3(ff_cache2_data_en) 
);
defparam n5869_s17.INIT=16'hCACC;
  LUT4 n5867_s15 (
    .F(n5867_21),
    .I0(ff_cache2_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(n5859_18),
    .I3(ff_cache2_data_en) 
);
defparam n5867_s15.INIT=16'hCACC;
  LUT4 n5891_s17 (
    .F(n5891_24),
    .I0(ff_cache2_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n5859_18),
    .I3(ff_cache2_data_en) 
);
defparam n5891_s17.INIT=16'hCACC;
  LUT4 n5886_s15 (
    .F(n5886_21),
    .I0(ff_cache2_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(n5859_18),
    .I3(ff_cache2_data_en) 
);
defparam n5886_s15.INIT=16'hCACC;
  LUT4 n5878_s15 (
    .F(n5878_21),
    .I0(ff_cache2_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(n5859_18),
    .I3(ff_cache2_data_en) 
);
defparam n5878_s15.INIT=16'hCACC;
  LUT4 n5877_s15 (
    .F(n5877_21),
    .I0(ff_cache2_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(n5859_18),
    .I3(ff_cache2_data_en) 
);
defparam n5877_s15.INIT=16'hCACC;
  LUT4 n5868_s16 (
    .F(n5868_22),
    .I0(ff_cache2_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(n5859_18),
    .I3(ff_cache2_data_en) 
);
defparam n5868_s16.INIT=16'hCACC;
  LUT4 n5866_s17 (
    .F(n5866_23),
    .I0(ff_cache2_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(n5859_18),
    .I3(ff_cache2_data_en) 
);
defparam n5866_s17.INIT=16'hCACC;
  LUT4 n5897_s16 (
    .F(n5897_23),
    .I0(ff_cache0_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n5894_13),
    .I3(ff_cache0_data_en) 
);
defparam n5897_s16.INIT=16'hCACC;
  LUT4 n5895_s16 (
    .F(n5895_23),
    .I0(ff_cache0_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n5894_13),
    .I3(ff_cache0_data_en) 
);
defparam n5895_s16.INIT=16'hCACC;
  LUT4 n5893_s15 (
    .F(n5893_21),
    .I0(ff_cache0_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n5894_13),
    .I3(ff_cache0_data_en) 
);
defparam n5893_s15.INIT=16'hCACC;
  LUT4 n5890_s16 (
    .F(n5890_23),
    .I0(ff_cache0_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n5894_13),
    .I3(ff_cache0_data_en) 
);
defparam n5890_s16.INIT=16'hCACC;
  LUT4 n5889_s15 (
    .F(n5889_21),
    .I0(ff_cache0_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(n5894_13),
    .I3(ff_cache0_data_en) 
);
defparam n5889_s15.INIT=16'hCACC;
  LUT4 n5886_s16 (
    .F(n5886_23),
    .I0(ff_cache0_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(n5894_13),
    .I3(ff_cache0_data_en) 
);
defparam n5886_s16.INIT=16'hCACC;
  LUT4 n5885_s16 (
    .F(n5885_23),
    .I0(ff_cache0_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(n5894_13),
    .I3(ff_cache0_data_en) 
);
defparam n5885_s16.INIT=16'hCACC;
  LUT4 n5884_s16 (
    .F(n5884_22),
    .I0(ff_cache0_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(n5894_13),
    .I3(ff_cache0_data_en) 
);
defparam n5884_s16.INIT=16'hCACC;
  LUT4 n5882_s16 (
    .F(n5882_23),
    .I0(ff_cache0_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(n5894_13),
    .I3(ff_cache0_data_en) 
);
defparam n5882_s16.INIT=16'hCACC;
  LUT4 n5880_s16 (
    .F(n5880_23),
    .I0(ff_cache0_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(n5894_13),
    .I3(ff_cache0_data_en) 
);
defparam n5880_s16.INIT=16'hCACC;
  LUT4 n5879_s18 (
    .F(n5879_26),
    .I0(ff_cache0_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(n5894_13),
    .I3(ff_cache0_data_en) 
);
defparam n5879_s18.INIT=16'hCACC;
  LUT4 n5878_s16 (
    .F(n5878_23),
    .I0(ff_cache0_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(n5894_13),
    .I3(ff_cache0_data_en) 
);
defparam n5878_s16.INIT=16'hCACC;
  LUT4 n5877_s16 (
    .F(n5877_23),
    .I0(ff_cache0_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(n5894_13),
    .I3(ff_cache0_data_en) 
);
defparam n5877_s16.INIT=16'hCACC;
  LUT4 n5876_s25 (
    .F(n5876_33),
    .I0(ff_cache0_data[21]),
    .I1(n5894_13),
    .I2(ff_cache0_data_en),
    .I3(n6409_11) 
);
defparam n5876_s25.INIT=16'h2000;
  LUT4 n5874_s16 (
    .F(n5874_23),
    .I0(ff_cache0_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(n5894_13),
    .I3(ff_cache0_data_en) 
);
defparam n5874_s16.INIT=16'hCACC;
  LUT4 n5873_s16 (
    .F(n5873_23),
    .I0(ff_cache0_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(n5894_13),
    .I3(ff_cache0_data_en) 
);
defparam n5873_s16.INIT=16'hCACC;
  LUT4 n5870_s18 (
    .F(n5870_25),
    .I0(ff_cache0_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(n5894_13),
    .I3(ff_cache0_data_en) 
);
defparam n5870_s18.INIT=16'hCACC;
  LUT4 n5869_s18 (
    .F(n5869_26),
    .I0(ff_cache0_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(n5894_13),
    .I3(ff_cache0_data_en) 
);
defparam n5869_s18.INIT=16'hCACC;
  LUT4 n5868_s17 (
    .F(n5868_24),
    .I0(ff_cache0_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(n5894_13),
    .I3(ff_cache0_data_en) 
);
defparam n5868_s17.INIT=16'hCACC;
  LUT4 n5866_s18 (
    .F(n5866_25),
    .I0(ff_cache0_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(n5894_13),
    .I3(ff_cache0_data_en) 
);
defparam n5866_s18.INIT=16'hCACC;
  LUT4 n5892_s16 (
    .F(n5892_23),
    .I0(ff_cache0_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n5894_13),
    .I3(ff_cache0_data_en) 
);
defparam n5892_s16.INIT=16'hCACC;
  LUT4 n5891_s18 (
    .F(n5891_26),
    .I0(ff_cache0_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n5894_13),
    .I3(ff_cache0_data_en) 
);
defparam n5891_s18.INIT=16'hCACC;
  LUT4 n5888_s15 (
    .F(n5888_21),
    .I0(ff_cache0_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(n5894_13),
    .I3(ff_cache0_data_en) 
);
defparam n5888_s15.INIT=16'hCACC;
  LUT4 n5887_s14 (
    .F(n5887_19),
    .I0(ff_cache0_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(n5894_13),
    .I3(ff_cache0_data_en) 
);
defparam n5887_s14.INIT=16'hCACC;
  LUT4 n5883_s16 (
    .F(n5883_23),
    .I0(ff_cache0_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(n5894_13),
    .I3(ff_cache0_data_en) 
);
defparam n5883_s16.INIT=16'hCACC;
  LUT4 n5881_s16 (
    .F(n5881_23),
    .I0(ff_cache0_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(n5894_13),
    .I3(ff_cache0_data_en) 
);
defparam n5881_s16.INIT=16'hCACC;
  LUT4 n5875_s15 (
    .F(n5875_21),
    .I0(ff_cache0_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(n5894_13),
    .I3(ff_cache0_data_en) 
);
defparam n5875_s15.INIT=16'hCACC;
  LUT4 n5872_s15 (
    .F(n5872_21),
    .I0(ff_cache0_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(n5894_13),
    .I3(ff_cache0_data_en) 
);
defparam n5872_s15.INIT=16'hCACC;
  LUT4 n5871_s16 (
    .F(n5871_23),
    .I0(ff_cache0_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(n5894_13),
    .I3(ff_cache0_data_en) 
);
defparam n5871_s16.INIT=16'hCACC;
  LUT4 n5867_s16 (
    .F(n5867_23),
    .I0(ff_cache0_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(n5894_13),
    .I3(ff_cache0_data_en) 
);
defparam n5867_s16.INIT=16'hCACC;
  LUT4 n5897_s17 (
    .F(n5897_25),
    .I0(ff_cache3_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n5851_22),
    .I3(ff_cache3_data_en) 
);
defparam n5897_s17.INIT=16'hCACC;
  LUT4 n5895_s17 (
    .F(n5895_25),
    .I0(ff_cache3_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n5851_22),
    .I3(ff_cache3_data_en) 
);
defparam n5895_s17.INIT=16'hCACC;
  LUT4 n5894_s16 (
    .F(n5894_21),
    .I0(ff_cache3_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n5851_22),
    .I3(ff_cache3_data_en) 
);
defparam n5894_s16.INIT=16'hCACC;
  LUT4 n5892_s17 (
    .F(n5892_25),
    .I0(ff_cache3_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n5851_22),
    .I3(ff_cache3_data_en) 
);
defparam n5892_s17.INIT=16'hCACC;
  LUT4 n5890_s17 (
    .F(n5890_25),
    .I0(ff_cache3_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n5851_22),
    .I3(ff_cache3_data_en) 
);
defparam n5890_s17.INIT=16'hCACC;
  LUT4 n5889_s16 (
    .F(n5889_23),
    .I0(ff_cache3_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(n5851_22),
    .I3(ff_cache3_data_en) 
);
defparam n5889_s16.INIT=16'hCACC;
  LUT4 n5888_s16 (
    .F(n5888_23),
    .I0(ff_cache3_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(n5851_22),
    .I3(ff_cache3_data_en) 
);
defparam n5888_s16.INIT=16'hCACC;
  LUT4 n5886_s17 (
    .F(n5886_25),
    .I0(ff_cache3_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(n5851_22),
    .I3(ff_cache3_data_en) 
);
defparam n5886_s17.INIT=16'hCACC;
  LUT4 n5885_s17 (
    .F(n5885_25),
    .I0(ff_cache3_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(n5851_22),
    .I3(ff_cache3_data_en) 
);
defparam n5885_s17.INIT=16'hCACC;
  LUT4 n5883_s17 (
    .F(n5883_25),
    .I0(ff_cache3_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(n5851_22),
    .I3(ff_cache3_data_en) 
);
defparam n5883_s17.INIT=16'hCACC;
  LUT4 n5882_s17 (
    .F(n5882_25),
    .I0(ff_cache3_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(n5851_22),
    .I3(ff_cache3_data_en) 
);
defparam n5882_s17.INIT=16'hCACC;
  LUT4 n5881_s17 (
    .F(n5881_25),
    .I0(ff_cache3_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(n5851_22),
    .I3(ff_cache3_data_en) 
);
defparam n5881_s17.INIT=16'hCACC;
  LUT4 n5880_s17 (
    .F(n5880_25),
    .I0(ff_cache3_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(n5851_22),
    .I3(ff_cache3_data_en) 
);
defparam n5880_s17.INIT=16'hCACC;
  LUT4 n5879_s19 (
    .F(n5879_28),
    .I0(ff_cache3_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(n5851_22),
    .I3(ff_cache3_data_en) 
);
defparam n5879_s19.INIT=16'hCACC;
  LUT4 n5878_s17 (
    .F(n5878_25),
    .I0(ff_cache3_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(n5851_22),
    .I3(ff_cache3_data_en) 
);
defparam n5878_s17.INIT=16'hCACC;
  LUT4 n5877_s17 (
    .F(n5877_25),
    .I0(ff_cache3_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(n5851_22),
    .I3(ff_cache3_data_en) 
);
defparam n5877_s17.INIT=16'hCACC;
  LUT4 n5876_s26 (
    .F(n5876_35),
    .I0(ff_cache3_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(n5851_22),
    .I3(ff_cache3_data_en) 
);
defparam n5876_s26.INIT=16'hCACC;
  LUT4 n5875_s16 (
    .F(n5875_23),
    .I0(ff_cache3_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(n5851_22),
    .I3(ff_cache3_data_en) 
);
defparam n5875_s16.INIT=16'hCACC;
  LUT4 n5874_s17 (
    .F(n5874_25),
    .I0(ff_cache3_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(n5851_22),
    .I3(ff_cache3_data_en) 
);
defparam n5874_s17.INIT=16'hCACC;
  LUT4 n5873_s17 (
    .F(n5873_25),
    .I0(ff_cache3_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(n5851_22),
    .I3(ff_cache3_data_en) 
);
defparam n5873_s17.INIT=16'hCACC;
  LUT4 n5872_s16 (
    .F(n5872_23),
    .I0(ff_cache3_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(n5851_22),
    .I3(ff_cache3_data_en) 
);
defparam n5872_s16.INIT=16'hCACC;
  LUT4 n5871_s17 (
    .F(n5871_25),
    .I0(ff_cache3_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(n5851_22),
    .I3(ff_cache3_data_en) 
);
defparam n5871_s17.INIT=16'hCACC;
  LUT4 n5869_s19 (
    .F(n5869_28),
    .I0(ff_cache3_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(n5851_22),
    .I3(ff_cache3_data_en) 
);
defparam n5869_s19.INIT=16'hCACC;
  LUT4 n5868_s18 (
    .F(n5868_26),
    .I0(ff_cache3_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(n5851_22),
    .I3(ff_cache3_data_en) 
);
defparam n5868_s18.INIT=16'hCACC;
  LUT4 n5867_s17 (
    .F(n5867_25),
    .I0(ff_cache3_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(n5851_22),
    .I3(ff_cache3_data_en) 
);
defparam n5867_s17.INIT=16'hCACC;
  LUT4 n5866_s19 (
    .F(n5866_27),
    .I0(ff_cache3_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(n5851_22),
    .I3(ff_cache3_data_en) 
);
defparam n5866_s19.INIT=16'hCACC;
  LUT4 n5891_s19 (
    .F(n5891_28),
    .I0(ff_cache3_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n5851_22),
    .I3(ff_cache3_data_en) 
);
defparam n5891_s19.INIT=16'hCACC;
  LUT4 n5870_s19 (
    .F(n5870_27),
    .I0(ff_cache3_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(n5851_22),
    .I3(ff_cache3_data_en) 
);
defparam n5870_s19.INIT=16'hCACC;
  LUT4 n5889_s17 (
    .F(n5889_25),
    .I0(n5889_21),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[2]) 
);
defparam n5889_s17.INIT=16'h2000;
  LUT4 n6694_s7 (
    .F(n6694_15),
    .I0(ff_cache_vram_write),
    .I1(ff_busy),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n6694_s7.INIT=16'h0100;
  LUT4 ff_cache2_already_read_s12 (
    .F(ff_cache2_already_read_18),
    .I0(w_command_vram_rdata_en),
    .I1(ff_busy),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam ff_cache2_already_read_s12.INIT=16'hA8AA;
  LUT4 n5891_s20 (
    .F(n5891_30),
    .I0(n121_6),
    .I1(n121_7),
    .I2(ff_priority[1]),
    .I3(n5866_29) 
);
defparam n5891_s20.INIT=16'h3500;
  LUT4 n5023_s4 (
    .F(n5023_10),
    .I0(ff_cache_vram_rdata_en_7),
    .I1(ff_cache_vram_rdata_en_21),
    .I2(ff_cache_vram_rdata_en_9),
    .I3(w_cache_vram_rdata_en) 
);
defparam n5023_s4.INIT=16'h3F40;
  LUT4 ff_cache1_address_16_s9 (
    .F(ff_cache1_address_16_15),
    .I0(ff_cache1_address_16_11),
    .I1(n5284_7),
    .I2(ff_cache1_already_read_14),
    .I3(ff_cache0_already_read_17) 
);
defparam ff_cache1_address_16_s9.INIT=16'h0D00;
  LUT4 ff_cache1_data_mask_3_s15 (
    .F(ff_cache1_data_mask_3_23),
    .I0(n35_3),
    .I1(ff_cache1_data_en),
    .I2(ff_cache1_already_read_9),
    .I3(n5643_9) 
);
defparam ff_cache1_data_mask_3_s15.INIT=16'h4F00;
  LUT4 ff_cache_vram_rdata_7_s7 (
    .F(ff_cache_vram_rdata_7_11),
    .I0(ff_cache_vram_rdata_en_10),
    .I1(n6694_15),
    .I2(ff_cache2_already_read_18),
    .I3(ff_cache0_already_read_17) 
);
defparam ff_cache_vram_rdata_7_s7.INIT=16'hF400;
  LUT4 n5852_s18 (
    .F(n5852_23),
    .I0(ff_cache_vram_address[15]),
    .I1(n5850_13),
    .I2(ff_vram_wdata_31_12),
    .I3(n5852_25) 
);
defparam n5852_s18.INIT=16'h1500;
  LUT4 n5850_s11 (
    .F(n5850_17),
    .I0(n5850_19),
    .I1(n5850_13),
    .I2(ff_vram_wdata_31_12),
    .I3(n5850_12) 
);
defparam n5850_s11.INIT=16'hD500;
  LUT4 ff_cache3_data_mask_3_s15 (
    .F(ff_cache3_data_mask_3_23),
    .I0(n6693_28),
    .I1(n5870_8),
    .I2(ff_start),
    .I3(n6693_26) 
);
defparam ff_cache3_data_mask_3_s15.INIT=16'h0E00;
  LUT4 ff_cache0_data_15_s7 (
    .F(ff_cache0_data_15_13),
    .I0(ff_cache0_data_31_12),
    .I1(n5284_7),
    .I2(ff_cache_vram_address[1]),
    .I3(ff_cache_vram_address[0]) 
);
defparam ff_cache0_data_15_s7.INIT=16'h0200;
  LUT4 ff_cache0_data_23_s7 (
    .F(ff_cache0_data_23_13),
    .I0(ff_cache0_data_31_12),
    .I1(n5284_7),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache0_data_23_s7.INIT=16'h0200;
  LUT4 ff_cache0_data_31_s8 (
    .F(ff_cache0_data_31_14),
    .I0(ff_cache0_data_31_12),
    .I1(n5284_7),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache0_data_31_s8.INIT=16'h2000;
  LUT4 ff_cache0_data_7_s7 (
    .F(ff_cache0_data_7_13),
    .I0(ff_cache0_data_31_12),
    .I1(n5284_7),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache0_data_7_s7.INIT=16'h0002;
  LUT4 n5866_s20 (
    .F(n5866_29),
    .I0(n5880_17),
    .I1(ff_cache_vram_write),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5866_s20.INIT=16'h5444;
  LUT4 n5852_s19 (
    .F(n5852_25),
    .I0(ff_cache_vram_rdata_en_21),
    .I1(ff_cache_vram_write),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5852_s19.INIT=16'h0222;
  LUT4 ff_cache3_data_en_s6 (
    .F(ff_cache3_data_en_12),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]),
    .I2(ff_cache2_already_read_18),
    .I3(ff_cache_vram_rdata_en_21) 
);
defparam ff_cache3_data_en_s6.INIT=16'h7F00;
  LUT4 n6692_s5 (
    .F(n6692_11),
    .I0(ff_start),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[1]) 
);
defparam n6692_s5.INIT=16'h0001;
  LUT4 n6693_s18 (
    .F(n6693_28),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[1]) 
);
defparam n6693_s18.INIT=16'h0001;
  LUT4 n5850_s12 (
    .F(n5850_19),
    .I0(ff_cache_vram_write),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[1]) 
);
defparam n5850_s12.INIT=16'h0001;
  LUT4 n5900_s20 (
    .F(n5900_26),
    .I0(w_command_vram_wdata_mask[1]),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[1]) 
);
defparam n5900_s20.INIT=16'h5554;
  DFFCE ff_cache0_address_15_s0 (
    .Q(ff_cache0_address[15]),
    .D(n5085_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_14_s0 (
    .Q(ff_cache0_address[14]),
    .D(n5086_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_13_s0 (
    .Q(ff_cache0_address[13]),
    .D(n5087_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_12_s0 (
    .Q(ff_cache0_address[12]),
    .D(n5088_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_11_s0 (
    .Q(ff_cache0_address[11]),
    .D(n5089_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_10_s0 (
    .Q(ff_cache0_address[10]),
    .D(n5090_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_9_s0 (
    .Q(ff_cache0_address[9]),
    .D(n5091_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_8_s0 (
    .Q(ff_cache0_address[8]),
    .D(n5092_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_7_s0 (
    .Q(ff_cache0_address[7]),
    .D(n5093_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_6_s0 (
    .Q(ff_cache0_address[6]),
    .D(n5094_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_5_s0 (
    .Q(ff_cache0_address[5]),
    .D(n5095_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_4_s0 (
    .Q(ff_cache0_address[4]),
    .D(n5096_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_3_s0 (
    .Q(ff_cache0_address[3]),
    .D(n5097_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_2_s0 (
    .Q(ff_cache0_address[2]),
    .D(n5098_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_31_s0 (
    .Q(ff_cache0_data[31]),
    .D(n5156_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_30_s0 (
    .Q(ff_cache0_data[30]),
    .D(n5157_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_29_s0 (
    .Q(ff_cache0_data[29]),
    .D(n5158_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_28_s0 (
    .Q(ff_cache0_data[28]),
    .D(n5159_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_27_s0 (
    .Q(ff_cache0_data[27]),
    .D(n5160_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_26_s0 (
    .Q(ff_cache0_data[26]),
    .D(n5161_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_25_s0 (
    .Q(ff_cache0_data[25]),
    .D(n5162_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_24_s0 (
    .Q(ff_cache0_data[24]),
    .D(n5163_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_23_s0 (
    .Q(ff_cache0_data[23]),
    .D(n5164_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_22_s0 (
    .Q(ff_cache0_data[22]),
    .D(n5165_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_21_s0 (
    .Q(ff_cache0_data[21]),
    .D(n5166_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_20_s0 (
    .Q(ff_cache0_data[20]),
    .D(n5167_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_19_s0 (
    .Q(ff_cache0_data[19]),
    .D(n5168_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_18_s0 (
    .Q(ff_cache0_data[18]),
    .D(n5169_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_17_s0 (
    .Q(ff_cache0_data[17]),
    .D(n5170_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_16_s0 (
    .Q(ff_cache0_data[16]),
    .D(n5171_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_15_s0 (
    .Q(ff_cache0_data[15]),
    .D(n5172_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_14_s0 (
    .Q(ff_cache0_data[14]),
    .D(n5173_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_13_s0 (
    .Q(ff_cache0_data[13]),
    .D(n5174_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_12_s0 (
    .Q(ff_cache0_data[12]),
    .D(n5175_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_11_s0 (
    .Q(ff_cache0_data[11]),
    .D(n5176_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_10_s0 (
    .Q(ff_cache0_data[10]),
    .D(n5177_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_9_s0 (
    .Q(ff_cache0_data[9]),
    .D(n5178_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_8_s0 (
    .Q(ff_cache0_data[8]),
    .D(n5179_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_7_s0 (
    .Q(ff_cache0_data[7]),
    .D(n5180_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_6_s0 (
    .Q(ff_cache0_data[6]),
    .D(n5181_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_5_s0 (
    .Q(ff_cache0_data[5]),
    .D(n5182_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_4_s0 (
    .Q(ff_cache0_data[4]),
    .D(n5183_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_3_s0 (
    .Q(ff_cache0_data[3]),
    .D(n5184_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_2_s0 (
    .Q(ff_cache0_data[2]),
    .D(n5185_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_1_s0 (
    .Q(ff_cache0_data[1]),
    .D(n5186_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_0_s0 (
    .Q(ff_cache0_data[0]),
    .D(n5187_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache0_data_mask_2_s0 (
    .Q(ff_cache0_data_mask[2]),
    .D(n5623_10),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_2_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache0_data_mask_1_s0 (
    .Q(ff_cache0_data_mask[1]),
    .D(n5624_10),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_1_10),
    .PRESET(n36_6) 
);
  DFFPE ff_cache0_data_mask_0_s0 (
    .Q(ff_cache0_data_mask[0]),
    .D(n5625_11),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_0_10),
    .PRESET(n36_6) 
);
  DFFCE ff_cache0_already_read_s0 (
    .Q(ff_cache0_already_read),
    .D(n5284_7),
    .CLK(clk85m),
    .CE(ff_cache0_already_read_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_16_s0 (
    .Q(ff_cache1_address[16]),
    .D(n5084_5),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_15_s0 (
    .Q(ff_cache1_address[15]),
    .D(n5085_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_14_s0 (
    .Q(ff_cache1_address[14]),
    .D(n5086_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_13_s0 (
    .Q(ff_cache1_address[13]),
    .D(n5087_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_12_s0 (
    .Q(ff_cache1_address[12]),
    .D(n5088_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_11_s0 (
    .Q(ff_cache1_address[11]),
    .D(n5089_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_10_s0 (
    .Q(ff_cache1_address[10]),
    .D(n5090_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_9_s0 (
    .Q(ff_cache1_address[9]),
    .D(n5091_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_8_s0 (
    .Q(ff_cache1_address[8]),
    .D(n5092_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_7_s0 (
    .Q(ff_cache1_address[7]),
    .D(n5093_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_6_s0 (
    .Q(ff_cache1_address[6]),
    .D(n5094_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_5_s0 (
    .Q(ff_cache1_address[5]),
    .D(n5095_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_4_s0 (
    .Q(ff_cache1_address[4]),
    .D(n5096_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_3_s0 (
    .Q(ff_cache1_address[3]),
    .D(n5097_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_2_s0 (
    .Q(ff_cache1_address[2]),
    .D(n5098_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_31_s0 (
    .Q(ff_cache1_data[31]),
    .D(n5156_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_30_s0 (
    .Q(ff_cache1_data[30]),
    .D(n5157_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_29_s0 (
    .Q(ff_cache1_data[29]),
    .D(n5158_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_28_s0 (
    .Q(ff_cache1_data[28]),
    .D(n5159_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_27_s0 (
    .Q(ff_cache1_data[27]),
    .D(n5160_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_26_s0 (
    .Q(ff_cache1_data[26]),
    .D(n5161_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_25_s0 (
    .Q(ff_cache1_data[25]),
    .D(n5162_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_24_s0 (
    .Q(ff_cache1_data[24]),
    .D(n5163_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_23_s0 (
    .Q(ff_cache1_data[23]),
    .D(n5164_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_22_s0 (
    .Q(ff_cache1_data[22]),
    .D(n5165_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_21_s0 (
    .Q(ff_cache1_data[21]),
    .D(n5166_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_20_s0 (
    .Q(ff_cache1_data[20]),
    .D(n5167_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_19_s0 (
    .Q(ff_cache1_data[19]),
    .D(n5168_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_18_s0 (
    .Q(ff_cache1_data[18]),
    .D(n5169_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_17_s0 (
    .Q(ff_cache1_data[17]),
    .D(n5170_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_16_s0 (
    .Q(ff_cache1_data[16]),
    .D(n5171_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_15_s0 (
    .Q(ff_cache1_data[15]),
    .D(n5172_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_14_s0 (
    .Q(ff_cache1_data[14]),
    .D(n5173_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_13_s0 (
    .Q(ff_cache1_data[13]),
    .D(n5174_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_12_s0 (
    .Q(ff_cache1_data[12]),
    .D(n5175_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_11_s0 (
    .Q(ff_cache1_data[11]),
    .D(n5176_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_10_s0 (
    .Q(ff_cache1_data[10]),
    .D(n5177_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_9_s0 (
    .Q(ff_cache1_data[9]),
    .D(n5178_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_8_s0 (
    .Q(ff_cache1_data[8]),
    .D(n5179_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_7_s0 (
    .Q(ff_cache1_data[7]),
    .D(n5180_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_6_s0 (
    .Q(ff_cache1_data[6]),
    .D(n5181_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_5_s0 (
    .Q(ff_cache1_data[5]),
    .D(n5182_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_4_s0 (
    .Q(ff_cache1_data[4]),
    .D(n5183_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_3_s0 (
    .Q(ff_cache1_data[3]),
    .D(n5184_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_2_s0 (
    .Q(ff_cache1_data[2]),
    .D(n5185_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_1_s0 (
    .Q(ff_cache1_data[1]),
    .D(n5186_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_0_s0 (
    .Q(ff_cache1_data[0]),
    .D(n5187_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache1_data_mask_3_s0 (
    .Q(ff_cache1_data_mask[3]),
    .D(n5630_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_3_12),
    .PRESET(n36_6) 
);
  DFFPE ff_cache1_data_mask_2_s0 (
    .Q(ff_cache1_data_mask[2]),
    .D(n5631_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_2_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache1_data_mask_1_s0 (
    .Q(ff_cache1_data_mask[1]),
    .D(n5632_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_1_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache1_data_mask_0_s0 (
    .Q(ff_cache1_data_mask[0]),
    .D(n5633_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_0_11),
    .PRESET(n36_6) 
);
  DFFCE ff_cache1_already_read_s0 (
    .Q(ff_cache1_already_read),
    .D(n5284_7),
    .CLK(clk85m),
    .CE(ff_cache1_already_read_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_16_s0 (
    .Q(ff_cache2_address[16]),
    .D(n5084_5),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_15_s0 (
    .Q(ff_cache2_address[15]),
    .D(n5085_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_14_s0 (
    .Q(ff_cache2_address[14]),
    .D(n5086_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_13_s0 (
    .Q(ff_cache2_address[13]),
    .D(n5087_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_12_s0 (
    .Q(ff_cache2_address[12]),
    .D(n5088_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_11_s0 (
    .Q(ff_cache2_address[11]),
    .D(n5089_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_10_s0 (
    .Q(ff_cache2_address[10]),
    .D(n5090_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_9_s0 (
    .Q(ff_cache2_address[9]),
    .D(n5091_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_8_s0 (
    .Q(ff_cache2_address[8]),
    .D(n5092_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_7_s0 (
    .Q(ff_cache2_address[7]),
    .D(n5093_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_6_s0 (
    .Q(ff_cache2_address[6]),
    .D(n5094_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_5_s0 (
    .Q(ff_cache2_address[5]),
    .D(n5095_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_4_s0 (
    .Q(ff_cache2_address[4]),
    .D(n5096_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_3_s0 (
    .Q(ff_cache2_address[3]),
    .D(n5097_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_2_s0 (
    .Q(ff_cache2_address[2]),
    .D(n5098_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_31_s0 (
    .Q(ff_cache2_data[31]),
    .D(n5156_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_30_s0 (
    .Q(ff_cache2_data[30]),
    .D(n5157_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_29_s0 (
    .Q(ff_cache2_data[29]),
    .D(n5158_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_28_s0 (
    .Q(ff_cache2_data[28]),
    .D(n5159_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_27_s0 (
    .Q(ff_cache2_data[27]),
    .D(n5160_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_26_s0 (
    .Q(ff_cache2_data[26]),
    .D(n5161_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_25_s0 (
    .Q(ff_cache2_data[25]),
    .D(n5162_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_24_s0 (
    .Q(ff_cache2_data[24]),
    .D(n5163_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_23_s0 (
    .Q(ff_cache2_data[23]),
    .D(n5164_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_22_s0 (
    .Q(ff_cache2_data[22]),
    .D(n5165_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_21_s0 (
    .Q(ff_cache2_data[21]),
    .D(n5166_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_20_s0 (
    .Q(ff_cache2_data[20]),
    .D(n5167_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_19_s0 (
    .Q(ff_cache2_data[19]),
    .D(n5168_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_18_s0 (
    .Q(ff_cache2_data[18]),
    .D(n5169_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_17_s0 (
    .Q(ff_cache2_data[17]),
    .D(n5170_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_16_s0 (
    .Q(ff_cache2_data[16]),
    .D(n5171_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_15_s0 (
    .Q(ff_cache2_data[15]),
    .D(n5172_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_14_s0 (
    .Q(ff_cache2_data[14]),
    .D(n5173_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_13_s0 (
    .Q(ff_cache2_data[13]),
    .D(n5174_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_12_s0 (
    .Q(ff_cache2_data[12]),
    .D(n5175_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_11_s0 (
    .Q(ff_cache2_data[11]),
    .D(n5176_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_10_s0 (
    .Q(ff_cache2_data[10]),
    .D(n5177_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_9_s0 (
    .Q(ff_cache2_data[9]),
    .D(n5178_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_8_s0 (
    .Q(ff_cache2_data[8]),
    .D(n5179_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_7_s0 (
    .Q(ff_cache2_data[7]),
    .D(n5180_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_6_s0 (
    .Q(ff_cache2_data[6]),
    .D(n5181_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_5_s0 (
    .Q(ff_cache2_data[5]),
    .D(n5182_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_4_s0 (
    .Q(ff_cache2_data[4]),
    .D(n5183_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_3_s0 (
    .Q(ff_cache2_data[3]),
    .D(n5184_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_2_s0 (
    .Q(ff_cache2_data[2]),
    .D(n5185_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_1_s0 (
    .Q(ff_cache2_data[1]),
    .D(n5186_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_0_s0 (
    .Q(ff_cache2_data[0]),
    .D(n5187_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache2_data_mask_3_s0 (
    .Q(ff_cache2_data_mask[3]),
    .D(n5635_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_3_12),
    .PRESET(n36_6) 
);
  DFFPE ff_cache2_data_mask_2_s0 (
    .Q(ff_cache2_data_mask[2]),
    .D(n5636_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_2_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache2_data_mask_1_s0 (
    .Q(ff_cache2_data_mask[1]),
    .D(n5637_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_1_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache2_data_mask_0_s0 (
    .Q(ff_cache2_data_mask[0]),
    .D(n5638_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_0_11),
    .PRESET(n36_6) 
);
  DFFCE ff_cache2_already_read_s0 (
    .Q(ff_cache2_already_read),
    .D(n5284_7),
    .CLK(clk85m),
    .CE(ff_cache2_already_read_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_16_s0 (
    .Q(ff_cache3_address[16]),
    .D(n5084_5),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_15_s0 (
    .Q(ff_cache3_address[15]),
    .D(n5085_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_14_s0 (
    .Q(ff_cache3_address[14]),
    .D(n5086_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_13_s0 (
    .Q(ff_cache3_address[13]),
    .D(n5087_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_12_s0 (
    .Q(ff_cache3_address[12]),
    .D(n5088_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_11_s0 (
    .Q(ff_cache3_address[11]),
    .D(n5089_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_10_s0 (
    .Q(ff_cache3_address[10]),
    .D(n5090_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_9_s0 (
    .Q(ff_cache3_address[9]),
    .D(n5091_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_8_s0 (
    .Q(ff_cache3_address[8]),
    .D(n5092_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_7_s0 (
    .Q(ff_cache3_address[7]),
    .D(n5093_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_6_s0 (
    .Q(ff_cache3_address[6]),
    .D(n5094_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_5_s0 (
    .Q(ff_cache3_address[5]),
    .D(n5095_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_4_s0 (
    .Q(ff_cache3_address[4]),
    .D(n5096_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_3_s0 (
    .Q(ff_cache3_address[3]),
    .D(n5097_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_2_s0 (
    .Q(ff_cache3_address[2]),
    .D(n5098_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_31_s0 (
    .Q(ff_cache3_data[31]),
    .D(n5156_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_30_s0 (
    .Q(ff_cache3_data[30]),
    .D(n5157_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_29_s0 (
    .Q(ff_cache3_data[29]),
    .D(n5158_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_28_s0 (
    .Q(ff_cache3_data[28]),
    .D(n5159_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_27_s0 (
    .Q(ff_cache3_data[27]),
    .D(n5160_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_26_s0 (
    .Q(ff_cache3_data[26]),
    .D(n5161_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_25_s0 (
    .Q(ff_cache3_data[25]),
    .D(n5162_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_24_s0 (
    .Q(ff_cache3_data[24]),
    .D(n5163_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_23_s0 (
    .Q(ff_cache3_data[23]),
    .D(n5164_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_22_s0 (
    .Q(ff_cache3_data[22]),
    .D(n5165_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_21_s0 (
    .Q(ff_cache3_data[21]),
    .D(n5166_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_20_s0 (
    .Q(ff_cache3_data[20]),
    .D(n5167_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_19_s0 (
    .Q(ff_cache3_data[19]),
    .D(n5168_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_18_s0 (
    .Q(ff_cache3_data[18]),
    .D(n5169_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_17_s0 (
    .Q(ff_cache3_data[17]),
    .D(n5170_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_16_s0 (
    .Q(ff_cache3_data[16]),
    .D(n5171_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_15_s0 (
    .Q(ff_cache3_data[15]),
    .D(n5172_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_14_s0 (
    .Q(ff_cache3_data[14]),
    .D(n5173_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_13_s0 (
    .Q(ff_cache3_data[13]),
    .D(n5174_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_12_s0 (
    .Q(ff_cache3_data[12]),
    .D(n5175_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_11_s0 (
    .Q(ff_cache3_data[11]),
    .D(n5176_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_10_s0 (
    .Q(ff_cache3_data[10]),
    .D(n5177_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_9_s0 (
    .Q(ff_cache3_data[9]),
    .D(n5178_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_8_s0 (
    .Q(ff_cache3_data[8]),
    .D(n5179_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_7_s0 (
    .Q(ff_cache3_data[7]),
    .D(n5180_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_6_s0 (
    .Q(ff_cache3_data[6]),
    .D(n5181_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_5_s0 (
    .Q(ff_cache3_data[5]),
    .D(n5182_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_4_s0 (
    .Q(ff_cache3_data[4]),
    .D(n5183_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_3_s0 (
    .Q(ff_cache3_data[3]),
    .D(n5184_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_2_s0 (
    .Q(ff_cache3_data[2]),
    .D(n5185_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_1_s0 (
    .Q(ff_cache3_data[1]),
    .D(n5186_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_0_s0 (
    .Q(ff_cache3_data[0]),
    .D(n5187_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache3_data_mask_3_s0 (
    .Q(ff_cache3_data_mask[3]),
    .D(n5640_10),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_3_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache3_data_mask_2_s0 (
    .Q(ff_cache3_data_mask[2]),
    .D(n5641_10),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_2_10),
    .PRESET(n36_6) 
);
  DFFPE ff_cache3_data_mask_1_s0 (
    .Q(ff_cache3_data_mask[1]),
    .D(n5642_10),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_1_10),
    .PRESET(n36_6) 
);
  DFFPE ff_cache3_data_mask_0_s0 (
    .Q(ff_cache3_data_mask[0]),
    .D(n5643_11),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_0_10),
    .PRESET(n36_6) 
);
  DFFCE ff_cache3_already_read_s0 (
    .Q(ff_cache3_already_read),
    .D(n5284_7),
    .CLK(clk85m),
    .CE(ff_cache3_already_read_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_16_s0 (
    .Q(w_command_vram_address[16]),
    .D(n5851_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_15_s0 (
    .Q(w_command_vram_address[15]),
    .D(n5852_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_14_s0 (
    .Q(w_command_vram_address[14]),
    .D(n5853_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_13_s0 (
    .Q(w_command_vram_address[13]),
    .D(n5854_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_12_s0 (
    .Q(w_command_vram_address[12]),
    .D(n5855_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_11_s0 (
    .Q(w_command_vram_address[11]),
    .D(n5856_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_10_s0 (
    .Q(w_command_vram_address[10]),
    .D(n5857_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_9_s0 (
    .Q(w_command_vram_address[9]),
    .D(n5858_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_8_s0 (
    .Q(w_command_vram_address[8]),
    .D(n5859_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_7_s0 (
    .Q(w_command_vram_address[7]),
    .D(n5860_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_6_s0 (
    .Q(w_command_vram_address[6]),
    .D(n5861_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_5_s0 (
    .Q(w_command_vram_address[5]),
    .D(n5862_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_4_s0 (
    .Q(w_command_vram_address[4]),
    .D(n5863_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_3_s0 (
    .Q(w_command_vram_address[3]),
    .D(n5864_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_2_s0 (
    .Q(w_command_vram_address[2]),
    .D(n5865_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_write_s0 (
    .Q(w_command_vram_write),
    .D(n5850_17),
    .CLK(clk85m),
    .CE(ff_vram_address_16_19),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_31_s0 (
    .Q(w_command_vram_wdata[31]),
    .D(n5866_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_30_s0 (
    .Q(w_command_vram_wdata[30]),
    .D(n5867_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_29_s0 (
    .Q(w_command_vram_wdata[29]),
    .D(n5868_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_28_s0 (
    .Q(w_command_vram_wdata[28]),
    .D(n5869_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_27_s0 (
    .Q(w_command_vram_wdata[27]),
    .D(n5870_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_26_s0 (
    .Q(w_command_vram_wdata[26]),
    .D(n5871_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_25_s0 (
    .Q(w_command_vram_wdata[25]),
    .D(n5872_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_24_s0 (
    .Q(w_command_vram_wdata[24]),
    .D(n5873_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_23_s0 (
    .Q(w_command_vram_wdata[23]),
    .D(n5874_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_22_s0 (
    .Q(w_command_vram_wdata[22]),
    .D(n5875_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_21_s0 (
    .Q(w_command_vram_wdata[21]),
    .D(n5876_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_20_s0 (
    .Q(w_command_vram_wdata[20]),
    .D(n5877_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_19_s0 (
    .Q(w_command_vram_wdata[19]),
    .D(n5878_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_18_s0 (
    .Q(w_command_vram_wdata[18]),
    .D(n5879_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_17_s0 (
    .Q(w_command_vram_wdata[17]),
    .D(n5880_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_16_s0 (
    .Q(w_command_vram_wdata[16]),
    .D(n5881_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_15_s0 (
    .Q(w_command_vram_wdata[15]),
    .D(n5882_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_14_s0 (
    .Q(w_command_vram_wdata[14]),
    .D(n5883_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_13_s0 (
    .Q(w_command_vram_wdata[13]),
    .D(n5884_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_12_s0 (
    .Q(w_command_vram_wdata[12]),
    .D(n5885_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_11_s0 (
    .Q(w_command_vram_wdata[11]),
    .D(n5886_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_10_s0 (
    .Q(w_command_vram_wdata[10]),
    .D(n5887_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_9_s0 (
    .Q(w_command_vram_wdata[9]),
    .D(n5888_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_8_s0 (
    .Q(w_command_vram_wdata[8]),
    .D(n5889_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_7_s0 (
    .Q(w_command_vram_wdata[7]),
    .D(n5890_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_6_s0 (
    .Q(w_command_vram_wdata[6]),
    .D(n5891_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_5_s0 (
    .Q(w_command_vram_wdata[5]),
    .D(n5892_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_4_s0 (
    .Q(w_command_vram_wdata[4]),
    .D(n5893_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_3_s0 (
    .Q(w_command_vram_wdata[3]),
    .D(n5894_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_2_s0 (
    .Q(w_command_vram_wdata[2]),
    .D(n5895_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_1_s0 (
    .Q(w_command_vram_wdata[1]),
    .D(n5896_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_0_s0 (
    .Q(w_command_vram_wdata[0]),
    .D(n5897_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFPE ff_vram_data_mask_3_s0 (
    .Q(w_command_vram_wdata_mask[3]),
    .D(n5898_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .PRESET(n36_6) 
);
  DFFPE ff_vram_data_mask_2_s0 (
    .Q(w_command_vram_wdata_mask[2]),
    .D(n5899_22),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .PRESET(n36_6) 
);
  DFFPE ff_vram_data_mask_1_s0 (
    .Q(w_command_vram_wdata_mask[1]),
    .D(n5900_22),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .PRESET(n36_6) 
);
  DFFPE ff_vram_data_mask_0_s0 (
    .Q(w_command_vram_wdata_mask[0]),
    .D(n5901_24),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .PRESET(n36_6) 
);
  DFFCE ff_cache_vram_rdata_7_s0 (
    .Q(w_cache_vram_rdata[7]),
    .D(n5015_6),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_6_s0 (
    .Q(w_cache_vram_rdata[6]),
    .D(n5016_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_5_s0 (
    .Q(w_cache_vram_rdata[5]),
    .D(n5017_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_4_s0 (
    .Q(w_cache_vram_rdata[4]),
    .D(n5018_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_3_s0 (
    .Q(w_cache_vram_rdata[3]),
    .D(n5019_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_2_s0 (
    .Q(w_cache_vram_rdata[2]),
    .D(n5020_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_1_s0 (
    .Q(w_cache_vram_rdata[1]),
    .D(n5021_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_0_s0 (
    .Q(w_cache_vram_rdata[0]),
    .D(n5022_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_16_s0 (
    .Q(ff_cache0_address[16]),
    .D(n5084_5),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache0_data_mask_3_s0 (
    .Q(ff_cache0_data_mask[3]),
    .D(n5622_10),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_3_10),
    .PRESET(n36_6) 
);
  DFFCE ff_flush_state_2_s1 (
    .Q(ff_flush_state[2]),
    .D(n6409_10),
    .CLK(clk85m),
    .CE(ff_flush_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_flush_state_2_s1.INIT=1'b0;
  DFFCE ff_flush_state_1_s1 (
    .Q(ff_flush_state[1]),
    .D(n6188_11),
    .CLK(clk85m),
    .CE(ff_flush_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_flush_state_1_s1.INIT=1'b0;
  DFFCE ff_flush_state_0_s1 (
    .Q(ff_flush_state[0]),
    .D(n6411_8),
    .CLK(clk85m),
    .CE(ff_flush_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_flush_state_0_s1.INIT=1'b0;
  DFFCE ff_cache0_data_en_s1 (
    .Q(ff_cache0_data_en),
    .D(n6692_11),
    .CLK(clk85m),
    .CE(ff_cache0_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_en_s1 (
    .Q(ff_cache1_data_en),
    .D(n6692_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_en_s1 (
    .Q(ff_cache2_data_en),
    .D(n6692_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_en_s1 (
    .Q(ff_cache3_data_en),
    .D(n6692_11),
    .CLK(clk85m),
    .CE(ff_cache3_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_priority_1_s1 (
    .Q(ff_priority[1]),
    .D(n6693_10),
    .CLK(clk85m),
    .CE(n6694_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_priority_0_s1 (
    .Q(ff_priority[0]),
    .D(n6694_9),
    .CLK(clk85m),
    .CE(n6694_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s1 (
    .Q(w_command_vram_valid),
    .D(n6695_11),
    .CLK(clk85m),
    .CE(ff_vram_valid_7),
    .CLEAR(n36_6) 
);
  DFFPE ff_busy_s1 (
    .Q(ff_busy),
    .D(n6697_9),
    .CLK(clk85m),
    .CE(ff_busy_8),
    .PRESET(n36_6) 
);
  DFFC ff_cache_vram_rdata_en_s16 (
    .Q(w_cache_vram_rdata_en),
    .D(n5023_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_cache_vram_rdata_en_s16.INIT=1'b0;
  ALU n4_s0 (
    .SUM(n4_1_SUM),
    .COUT(n4_3),
    .I0(ff_cache0_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n4_s0.ALU_MODE=3;
  ALU n5_s0 (
    .SUM(n5_1_SUM),
    .COUT(n5_3),
    .I0(ff_cache0_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n4_3) 
);
defparam n5_s0.ALU_MODE=3;
  ALU n6_s0 (
    .SUM(n6_1_SUM),
    .COUT(n6_3),
    .I0(ff_cache0_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n5_3) 
);
defparam n6_s0.ALU_MODE=3;
  ALU n7_s0 (
    .SUM(n7_1_SUM),
    .COUT(n7_3),
    .I0(ff_cache0_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n6_3) 
);
defparam n7_s0.ALU_MODE=3;
  ALU n8_s0 (
    .SUM(n8_1_SUM),
    .COUT(n8_3),
    .I0(ff_cache0_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n7_3) 
);
defparam n8_s0.ALU_MODE=3;
  ALU n9_s0 (
    .SUM(n9_1_SUM),
    .COUT(n9_3),
    .I0(ff_cache0_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n8_3) 
);
defparam n9_s0.ALU_MODE=3;
  ALU n10_s0 (
    .SUM(n10_1_SUM),
    .COUT(n10_3),
    .I0(ff_cache0_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n9_3) 
);
defparam n10_s0.ALU_MODE=3;
  ALU n11_s0 (
    .SUM(n11_1_SUM),
    .COUT(n11_3),
    .I0(ff_cache0_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n10_3) 
);
defparam n11_s0.ALU_MODE=3;
  ALU n12_s0 (
    .SUM(n12_1_SUM),
    .COUT(n12_3),
    .I0(ff_cache0_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n11_3) 
);
defparam n12_s0.ALU_MODE=3;
  ALU n13_s0 (
    .SUM(n13_1_SUM),
    .COUT(n13_3),
    .I0(ff_cache0_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n12_3) 
);
defparam n13_s0.ALU_MODE=3;
  ALU n14_s0 (
    .SUM(n14_1_SUM),
    .COUT(n14_3),
    .I0(ff_cache0_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n13_3) 
);
defparam n14_s0.ALU_MODE=3;
  ALU n15_s0 (
    .SUM(n15_1_SUM),
    .COUT(n15_3),
    .I0(ff_cache0_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n14_3) 
);
defparam n15_s0.ALU_MODE=3;
  ALU n16_s0 (
    .SUM(n16_1_SUM),
    .COUT(n16_3),
    .I0(ff_cache0_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n15_3) 
);
defparam n16_s0.ALU_MODE=3;
  ALU n17_s0 (
    .SUM(n17_1_SUM),
    .COUT(n17_3),
    .I0(ff_cache0_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n16_3) 
);
defparam n17_s0.ALU_MODE=3;
  ALU n18_s0 (
    .SUM(n18_1_SUM),
    .COUT(n18_3),
    .I0(ff_cache0_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n17_3) 
);
defparam n18_s0.ALU_MODE=3;
  ALU n21_s0 (
    .SUM(n21_1_SUM),
    .COUT(n21_3),
    .I0(ff_cache1_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n21_s0.ALU_MODE=3;
  ALU n22_s0 (
    .SUM(n22_1_SUM),
    .COUT(n22_3),
    .I0(ff_cache1_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n21_3) 
);
defparam n22_s0.ALU_MODE=3;
  ALU n23_s0 (
    .SUM(n23_1_SUM),
    .COUT(n23_3),
    .I0(ff_cache1_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n22_3) 
);
defparam n23_s0.ALU_MODE=3;
  ALU n24_s0 (
    .SUM(n24_1_SUM),
    .COUT(n24_3),
    .I0(ff_cache1_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n23_3) 
);
defparam n24_s0.ALU_MODE=3;
  ALU n25_s0 (
    .SUM(n25_1_SUM),
    .COUT(n25_3),
    .I0(ff_cache1_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n24_3) 
);
defparam n25_s0.ALU_MODE=3;
  ALU n26_s0 (
    .SUM(n26_1_SUM),
    .COUT(n26_3),
    .I0(ff_cache1_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n25_3) 
);
defparam n26_s0.ALU_MODE=3;
  ALU n27_s0 (
    .SUM(n27_1_SUM),
    .COUT(n27_3),
    .I0(ff_cache1_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n26_3) 
);
defparam n27_s0.ALU_MODE=3;
  ALU n28_s0 (
    .SUM(n28_1_SUM),
    .COUT(n28_3),
    .I0(ff_cache1_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n27_3) 
);
defparam n28_s0.ALU_MODE=3;
  ALU n29_s0 (
    .SUM(n29_1_SUM),
    .COUT(n29_3),
    .I0(ff_cache1_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n28_3) 
);
defparam n29_s0.ALU_MODE=3;
  ALU n30_s0 (
    .SUM(n30_1_SUM),
    .COUT(n30_3),
    .I0(ff_cache1_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n29_3) 
);
defparam n30_s0.ALU_MODE=3;
  ALU n31_s0 (
    .SUM(n31_1_SUM),
    .COUT(n31_3),
    .I0(ff_cache1_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n30_3) 
);
defparam n31_s0.ALU_MODE=3;
  ALU n32_s0 (
    .SUM(n32_1_SUM),
    .COUT(n32_3),
    .I0(ff_cache1_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n31_3) 
);
defparam n32_s0.ALU_MODE=3;
  ALU n33_s0 (
    .SUM(n33_1_SUM),
    .COUT(n33_3),
    .I0(ff_cache1_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n32_3) 
);
defparam n33_s0.ALU_MODE=3;
  ALU n34_s0 (
    .SUM(n34_1_SUM),
    .COUT(n34_3),
    .I0(ff_cache1_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n33_3) 
);
defparam n34_s0.ALU_MODE=3;
  ALU n35_s0 (
    .SUM(n35_1_SUM),
    .COUT(n35_3),
    .I0(ff_cache1_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n34_3) 
);
defparam n35_s0.ALU_MODE=3;
  ALU n38_s0 (
    .SUM(n38_1_SUM),
    .COUT(n38_3),
    .I0(ff_cache2_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n38_s0.ALU_MODE=3;
  ALU n39_s0 (
    .SUM(n39_1_SUM),
    .COUT(n39_3),
    .I0(ff_cache2_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n38_3) 
);
defparam n39_s0.ALU_MODE=3;
  ALU n40_s0 (
    .SUM(n40_1_SUM),
    .COUT(n40_3),
    .I0(ff_cache2_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n39_3) 
);
defparam n40_s0.ALU_MODE=3;
  ALU n41_s0 (
    .SUM(n41_1_SUM),
    .COUT(n41_3),
    .I0(ff_cache2_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n40_3) 
);
defparam n41_s0.ALU_MODE=3;
  ALU n42_s0 (
    .SUM(n42_1_SUM),
    .COUT(n42_3),
    .I0(ff_cache2_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n41_3) 
);
defparam n42_s0.ALU_MODE=3;
  ALU n43_s0 (
    .SUM(n43_1_SUM),
    .COUT(n43_3),
    .I0(ff_cache2_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n42_3) 
);
defparam n43_s0.ALU_MODE=3;
  ALU n44_s0 (
    .SUM(n44_1_SUM),
    .COUT(n44_3),
    .I0(ff_cache2_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n43_3) 
);
defparam n44_s0.ALU_MODE=3;
  ALU n45_s0 (
    .SUM(n45_1_SUM),
    .COUT(n45_3),
    .I0(ff_cache2_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n44_3) 
);
defparam n45_s0.ALU_MODE=3;
  ALU n46_s0 (
    .SUM(n46_1_SUM),
    .COUT(n46_3),
    .I0(ff_cache2_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n45_3) 
);
defparam n46_s0.ALU_MODE=3;
  ALU n47_s0 (
    .SUM(n47_1_SUM),
    .COUT(n47_3),
    .I0(ff_cache2_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n46_3) 
);
defparam n47_s0.ALU_MODE=3;
  ALU n48_s0 (
    .SUM(n48_1_SUM),
    .COUT(n48_3),
    .I0(ff_cache2_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n47_3) 
);
defparam n48_s0.ALU_MODE=3;
  ALU n49_s0 (
    .SUM(n49_1_SUM),
    .COUT(n49_3),
    .I0(ff_cache2_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n48_3) 
);
defparam n49_s0.ALU_MODE=3;
  ALU n50_s0 (
    .SUM(n50_1_SUM),
    .COUT(n50_3),
    .I0(ff_cache2_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n49_3) 
);
defparam n50_s0.ALU_MODE=3;
  ALU n51_s0 (
    .SUM(n51_1_SUM),
    .COUT(n51_3),
    .I0(ff_cache2_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n50_3) 
);
defparam n51_s0.ALU_MODE=3;
  ALU n52_s0 (
    .SUM(n52_1_SUM),
    .COUT(n52_3),
    .I0(ff_cache2_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n51_3) 
);
defparam n52_s0.ALU_MODE=3;
  ALU n55_s0 (
    .SUM(n55_1_SUM),
    .COUT(n55_3),
    .I0(ff_cache3_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n55_s0.ALU_MODE=3;
  ALU n56_s0 (
    .SUM(n56_1_SUM),
    .COUT(n56_3),
    .I0(ff_cache3_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n55_3) 
);
defparam n56_s0.ALU_MODE=3;
  ALU n57_s0 (
    .SUM(n57_1_SUM),
    .COUT(n57_3),
    .I0(ff_cache3_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n56_3) 
);
defparam n57_s0.ALU_MODE=3;
  ALU n58_s0 (
    .SUM(n58_1_SUM),
    .COUT(n58_3),
    .I0(ff_cache3_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n57_3) 
);
defparam n58_s0.ALU_MODE=3;
  ALU n59_s0 (
    .SUM(n59_1_SUM),
    .COUT(n59_3),
    .I0(ff_cache3_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n58_3) 
);
defparam n59_s0.ALU_MODE=3;
  ALU n60_s0 (
    .SUM(n60_1_SUM),
    .COUT(n60_3),
    .I0(ff_cache3_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n59_3) 
);
defparam n60_s0.ALU_MODE=3;
  ALU n61_s0 (
    .SUM(n61_1_SUM),
    .COUT(n61_3),
    .I0(ff_cache3_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n60_3) 
);
defparam n61_s0.ALU_MODE=3;
  ALU n62_s0 (
    .SUM(n62_1_SUM),
    .COUT(n62_3),
    .I0(ff_cache3_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n61_3) 
);
defparam n62_s0.ALU_MODE=3;
  ALU n63_s0 (
    .SUM(n63_1_SUM),
    .COUT(n63_3),
    .I0(ff_cache3_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n62_3) 
);
defparam n63_s0.ALU_MODE=3;
  ALU n64_s0 (
    .SUM(n64_1_SUM),
    .COUT(n64_3),
    .I0(ff_cache3_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n63_3) 
);
defparam n64_s0.ALU_MODE=3;
  ALU n65_s0 (
    .SUM(n65_1_SUM),
    .COUT(n65_3),
    .I0(ff_cache3_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n64_3) 
);
defparam n65_s0.ALU_MODE=3;
  ALU n66_s0 (
    .SUM(n66_1_SUM),
    .COUT(n66_3),
    .I0(ff_cache3_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n65_3) 
);
defparam n66_s0.ALU_MODE=3;
  ALU n67_s0 (
    .SUM(n67_1_SUM),
    .COUT(n67_3),
    .I0(ff_cache3_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n66_3) 
);
defparam n67_s0.ALU_MODE=3;
  ALU n68_s0 (
    .SUM(n68_1_SUM),
    .COUT(n68_3),
    .I0(ff_cache3_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n67_3) 
);
defparam n68_s0.ALU_MODE=3;
  ALU n69_s0 (
    .SUM(n69_1_SUM),
    .COUT(n69_3),
    .I0(ff_cache3_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n68_3) 
);
defparam n69_s0.ALU_MODE=3;
  MUX2_LUT5 n81_s5 (
    .O(n81_9),
    .I0(n81_6),
    .I1(n81_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n82_s5 (
    .O(n82_9),
    .I0(n82_6),
    .I1(n82_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n83_s5 (
    .O(n83_9),
    .I0(n83_6),
    .I1(n83_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n84_s5 (
    .O(n84_9),
    .I0(n84_6),
    .I1(n84_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n85_s5 (
    .O(n85_9),
    .I0(n85_6),
    .I1(n85_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n86_s5 (
    .O(n86_9),
    .I0(n86_6),
    .I1(n86_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n87_s5 (
    .O(n87_9),
    .I0(n87_6),
    .I1(n87_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n88_s5 (
    .O(n88_9),
    .I0(n88_6),
    .I1(n88_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n89_s5 (
    .O(n89_9),
    .I0(n89_6),
    .I1(n89_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n90_s5 (
    .O(n90_9),
    .I0(n90_6),
    .I1(n90_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n91_s5 (
    .O(n91_9),
    .I0(n91_6),
    .I1(n91_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n92_s5 (
    .O(n92_9),
    .I0(n92_6),
    .I1(n92_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n93_s5 (
    .O(n93_9),
    .I0(n93_6),
    .I1(n93_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n94_s5 (
    .O(n94_9),
    .I0(n94_6),
    .I1(n94_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n95_s5 (
    .O(n95_9),
    .I0(n95_6),
    .I1(n95_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n96_s5 (
    .O(n96_9),
    .I0(n96_6),
    .I1(n96_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n97_s5 (
    .O(n97_9),
    .I0(n97_6),
    .I1(n97_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n98_s5 (
    .O(n98_9),
    .I0(n98_6),
    .I1(n98_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n99_s5 (
    .O(n99_9),
    .I0(n99_6),
    .I1(n99_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n100_s5 (
    .O(n100_9),
    .I0(n100_6),
    .I1(n100_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n101_s5 (
    .O(n101_9),
    .I0(n101_6),
    .I1(n101_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n102_s5 (
    .O(n102_9),
    .I0(n102_6),
    .I1(n102_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n103_s5 (
    .O(n103_9),
    .I0(n103_6),
    .I1(n103_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n104_s5 (
    .O(n104_9),
    .I0(n104_6),
    .I1(n104_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n105_s5 (
    .O(n105_9),
    .I0(n105_6),
    .I1(n105_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n106_s5 (
    .O(n106_9),
    .I0(n106_6),
    .I1(n106_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n107_s5 (
    .O(n107_9),
    .I0(n107_6),
    .I1(n107_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n108_s5 (
    .O(n108_9),
    .I0(n108_6),
    .I1(n108_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n109_s5 (
    .O(n109_9),
    .I0(n109_6),
    .I1(n109_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n110_s5 (
    .O(n110_9),
    .I0(n110_6),
    .I1(n110_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n111_s5 (
    .O(n111_9),
    .I0(n111_6),
    .I1(n111_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n112_s5 (
    .O(n112_9),
    .I0(n112_6),
    .I1(n112_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n113_s5 (
    .O(n113_9),
    .I0(n113_6),
    .I1(n113_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n114_s5 (
    .O(n114_9),
    .I0(n114_6),
    .I1(n114_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n115_s5 (
    .O(n115_9),
    .I0(n115_6),
    .I1(n115_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n116_s5 (
    .O(n116_9),
    .I0(n116_6),
    .I1(n116_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n117_s5 (
    .O(n117_9),
    .I0(n117_6),
    .I1(n117_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n118_s5 (
    .O(n118_9),
    .I0(n118_6),
    .I1(n118_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n119_s5 (
    .O(n119_9),
    .I0(n119_6),
    .I1(n119_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n120_s5 (
    .O(n120_9),
    .I0(n120_6),
    .I1(n120_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n122_s5 (
    .O(n122_9),
    .I0(n122_6),
    .I1(n122_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n123_s5 (
    .O(n123_9),
    .I0(n123_6),
    .I1(n123_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n124_s5 (
    .O(n124_9),
    .I0(n124_6),
    .I1(n124_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n125_s5 (
    .O(n125_9),
    .I0(n125_6),
    .I1(n125_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n126_s5 (
    .O(n126_9),
    .I0(n126_6),
    .I1(n126_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n127_s5 (
    .O(n127_9),
    .I0(n127_6),
    .I1(n127_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n466_s5 (
    .O(n466_9),
    .I0(n466_6),
    .I1(n466_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n469_s5 (
    .O(n469_9),
    .I0(n469_6),
    .I1(n469_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n470_s5 (
    .O(n470_9),
    .I0(n470_6),
    .I1(n470_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n471_s5 (
    .O(n471_9),
    .I0(n471_6),
    .I1(n471_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n472_s5 (
    .O(n472_9),
    .I0(n472_6),
    .I1(n472_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n473_s5 (
    .O(n473_9),
    .I0(n473_6),
    .I1(n473_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n474_s5 (
    .O(n474_9),
    .I0(n474_6),
    .I1(n474_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n475_s5 (
    .O(n475_9),
    .I0(n475_6),
    .I1(n475_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n476_s5 (
    .O(n476_9),
    .I0(n476_6),
    .I1(n476_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n508_s5 (
    .O(n508_9),
    .I0(n508_6),
    .I1(n508_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n511_s5 (
    .O(n511_9),
    .I0(n511_6),
    .I1(n511_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n512_s5 (
    .O(n512_9),
    .I0(n512_6),
    .I1(n512_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n513_s5 (
    .O(n513_9),
    .I0(n513_6),
    .I1(n513_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n514_s5 (
    .O(n514_9),
    .I0(n514_6),
    .I1(n514_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n515_s5 (
    .O(n515_9),
    .I0(n515_6),
    .I1(n515_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n516_s5 (
    .O(n516_9),
    .I0(n516_6),
    .I1(n516_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n517_s5 (
    .O(n517_9),
    .I0(n517_6),
    .I1(n517_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n518_s5 (
    .O(n518_9),
    .I0(n518_6),
    .I1(n518_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n550_s5 (
    .O(n550_9),
    .I0(n550_6),
    .I1(n550_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1210_s2 (
    .O(n553_9),
    .I0(n553_6),
    .I1(n553_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1211_s2 (
    .O(n554_9),
    .I0(n554_6),
    .I1(n554_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1212_s2 (
    .O(n555_9),
    .I0(n555_6),
    .I1(n555_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1213_s2 (
    .O(n556_9),
    .I0(n556_6),
    .I1(n556_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1214_s2 (
    .O(n557_9),
    .I0(n557_6),
    .I1(n557_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1215_s2 (
    .O(n558_9),
    .I0(n558_6),
    .I1(n558_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1216_s2 (
    .O(n559_9),
    .I0(n559_6),
    .I1(n559_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1217_s2 (
    .O(n560_9),
    .I0(n560_6),
    .I1(n560_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n592_s5 (
    .O(n592_9),
    .I0(n592_6),
    .I1(n592_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1210_s1 (
    .O(n595_9),
    .I0(n595_6),
    .I1(n595_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1211_s1 (
    .O(n596_9),
    .I0(n596_6),
    .I1(n596_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1212_s1 (
    .O(n597_9),
    .I0(n597_6),
    .I1(n597_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1213_s1 (
    .O(n598_9),
    .I0(n598_6),
    .I1(n598_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1214_s1 (
    .O(n599_9),
    .I0(n599_6),
    .I1(n599_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1215_s1 (
    .O(n600_9),
    .I0(n600_6),
    .I1(n600_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1216_s1 (
    .O(n601_9),
    .I0(n601_6),
    .I1(n601_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1217_s1 (
    .O(n602_9),
    .I0(n602_6),
    .I1(n602_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4780_s5 (
    .O(n4780_9),
    .I0(n4780_6),
    .I1(n4780_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4781_s5 (
    .O(n4781_9),
    .I0(n4781_6),
    .I1(n4781_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4782_s5 (
    .O(n4782_9),
    .I0(n4782_6),
    .I1(n4782_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4783_s5 (
    .O(n4783_9),
    .I0(n4783_6),
    .I1(n4783_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4784_s5 (
    .O(n4784_9),
    .I0(n4784_6),
    .I1(n4784_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4785_s5 (
    .O(n4785_9),
    .I0(n4785_6),
    .I1(n4785_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4786_s5 (
    .O(n4786_9),
    .I0(n4786_6),
    .I1(n4786_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4787_s5 (
    .O(n4787_9),
    .I0(n4787_6),
    .I1(n4787_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT6 n1210_s0 (
    .O(n1210_3),
    .I0(n595_9),
    .I1(n553_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1211_s0 (
    .O(n1211_3),
    .I0(n596_9),
    .I1(n554_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1212_s0 (
    .O(n1212_3),
    .I0(n597_9),
    .I1(n555_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1213_s0 (
    .O(n1213_3),
    .I0(n598_9),
    .I1(n556_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1214_s0 (
    .O(n1214_3),
    .I0(n599_9),
    .I1(n557_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1215_s0 (
    .O(n1215_3),
    .I0(n600_9),
    .I1(n558_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1216_s0 (
    .O(n1216_3),
    .I0(n601_9),
    .I1(n559_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1217_s0 (
    .O(n1217_3),
    .I0(n602_9),
    .I1(n560_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT5 n5015_s4 (
    .O(n5015_6),
    .I0(n5015_8),
    .I1(n1350_6),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5016_s3 (
    .O(n5016_5),
    .I0(n5016_7),
    .I1(n1351_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5017_s3 (
    .O(n5017_5),
    .I0(n5017_7),
    .I1(n1352_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5018_s3 (
    .O(n5018_5),
    .I0(n5018_7),
    .I1(n1353_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5019_s3 (
    .O(n5019_5),
    .I0(n5019_7),
    .I1(n1354_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5020_s3 (
    .O(n5020_5),
    .I0(n5020_7),
    .I1(n1355_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5021_s3 (
    .O(n5021_5),
    .I0(n5021_7),
    .I1(n1356_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5022_s3 (
    .O(n5022_5),
    .I0(n5022_7),
    .I1(n1357_5),
    .S0(n5022_10) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_command_cache */
module vdp_command (
  clk85m,
  n36_6,
  n551_30,
  n1656_4,
  n1646_4,
  w_register_write,
  n1686_4,
  n1680_4,
  ff_reset_n2_1,
  n1061_20,
  n469_8,
  ff_next_vram1_3_13,
  n2015_6,
  n1490_10,
  n827_35,
  n827_32,
  n369_7,
  w_pulse1,
  ff_vram_wdata_mask_3_9,
  w_command_vram_rdata_en,
  w_register_data,
  reg_screen_mode,
  w_register_num,
  ff_status_register_pointer,
  w_command_vram_rdata,
  w_screen_pos_x_Z,
  w_status_transfer_ready,
  w_status_command_execute,
  w_status_border_detect,
  w_next_1_8,
  n1836_98,
  n1338_12,
  ff_border_detect_9,
  w_command_vram_write,
  w_command_vram_valid,
  w_status_border_position,
  w_status_color,
  w_command_vram_address,
  w_command_vram_wdata,
  w_command_vram_wdata_mask
)
;
input clk85m;
input n36_6;
input n551_30;
input n1656_4;
input n1646_4;
input w_register_write;
input n1686_4;
input n1680_4;
input ff_reset_n2_1;
input n1061_20;
input n469_8;
input ff_next_vram1_3_13;
input n2015_6;
input n1490_10;
input n827_35;
input n827_32;
input n369_7;
input w_pulse1;
input ff_vram_wdata_mask_3_9;
input w_command_vram_rdata_en;
input [7:0] w_register_data;
input [3:2] reg_screen_mode;
input [5:0] w_register_num;
input [3:0] ff_status_register_pointer;
input [31:0] w_command_vram_rdata;
input [3:3] w_screen_pos_x_Z;
output w_status_transfer_ready;
output w_status_command_execute;
output w_status_border_detect;
output w_next_1_8;
output n1836_98;
output n1338_12;
output ff_border_detect_9;
output w_command_vram_write;
output w_command_vram_valid;
output [8:0] w_status_border_position;
output [7:0] w_status_color;
output [16:2] w_command_vram_address;
output [31:0] w_command_vram_wdata;
output [3:0] w_command_vram_wdata_mask;
wire n1462_6;
wire n1462_7;
wire n1463_6;
wire n1463_7;
wire n359_3;
wire n367_3;
wire n403_3;
wire n404_3;
wire n405_3;
wire n406_3;
wire n407_3;
wire n408_3;
wire n409_3;
wire n410_3;
wire n411_3;
wire n412_3;
wire n604_6;
wire n605_6;
wire n606_6;
wire n607_6;
wire n608_6;
wire n609_6;
wire n610_6;
wire n611_6;
wire n612_6;
wire n639_3;
wire n647_3;
wire n718_3;
wire n719_3;
wire n720_3;
wire n721_3;
wire n722_3;
wire n723_3;
wire n724_3;
wire n725_3;
wire n726_3;
wire n727_3;
wire n1036_3;
wire n1037_3;
wire n1038_3;
wire n1039_3;
wire n1040_3;
wire n1041_3;
wire n1042_3;
wire n1043_3;
wire n1044_3;
wire n1077_4;
wire n1079_4;
wire n1162_3;
wire n1163_3;
wire n1164_3;
wire n1165_3;
wire n1166_3;
wire n1167_3;
wire n1168_3;
wire n1169_3;
wire n1170_3;
wire n1171_3;
wire n1220_3;
wire n1221_3;
wire n1222_3;
wire n1223_3;
wire n1224_3;
wire n1225_3;
wire n1226_3;
wire n1227_3;
wire n1297_3;
wire n1315_3;
wire n1316_3;
wire n1317_3;
wire n1318_3;
wire n1319_3;
wire n1320_3;
wire n1321_3;
wire n1322_3;
wire n1935_8;
wire n1936_9;
wire n1937_8;
wire n1938_9;
wire n1836_94;
wire n1837_91;
wire n1838_91;
wire n1839_91;
wire n1840_91;
wire n1841_91;
wire n1842_91;
wire n1843_91;
wire n1844_91;
wire n1845_91;
wire n1846_91;
wire n1847_91;
wire n1848_91;
wire n1849_91;
wire n1850_91;
wire n1851_91;
wire n1852_91;
wire n1867_95;
wire n1868_93;
wire ff_read_color_8;
wire ff_transfer_ready_6;
wire ff_command_execute_6;
wire n1930_8;
wire ff_source_7_6;
wire ff_dx_8_8;
wire ff_cache_vram_wdata_7_11;
wire ff_next_state_2_11;
wire ff_state_2_11;
wire ff_cache_flush_start_11;
wire ff_cache_vram_valid_12;
wire ff_count_valid_12;
wire ff_cache_vram_write_15;
wire n1866_105;
wire n1863_117;
wire n1861_112;
wire n1818_151;
wire n1479_7;
wire n1478_7;
wire n1477_7;
wire n1476_7;
wire n1383_8;
wire n1338_9;
wire n1219_7;
wire n1218_7;
wire n316_7;
wire n1826_93;
wire n1825_92;
wire n1824_90;
wire n1823_90;
wire n1822_90;
wire n1821_90;
wire n1820_90;
wire n1819_92;
wire n1934_12;
wire n1933_13;
wire n1932_13;
wire n1931_12;
wire n1930_10;
wire n1929_13;
wire n1864_114;
wire n1862_106;
wire ff_cache_vram_address_16_11;
wire ff_xsel_1_12;
wire ff_state_0_12;
wire ff_border_detect_6;
wire n1865_126;
wire n2490_4;
wire n317_4;
wire n318_4;
wire n319_4;
wire n320_4;
wire n321_4;
wire n322_4;
wire n323_4;
wire n324_4;
wire n325_4;
wire n639_4;
wire n2707_4;
wire n1036_4;
wire n1037_4;
wire n1037_6;
wire n1037_7;
wire n1038_4;
wire n1038_5;
wire n1039_4;
wire n1039_5;
wire n1040_4;
wire n1040_5;
wire n1041_4;
wire n1041_5;
wire n1042_4;
wire n1042_5;
wire n1043_4;
wire n1044_4;
wire n1077_5;
wire n1162_4;
wire n1163_4;
wire n1166_4;
wire n1167_4;
wire n1169_4;
wire n1220_4;
wire n1221_4;
wire n1222_4;
wire n1223_4;
wire n1224_4;
wire n1225_4;
wire n1226_4;
wire n1227_4;
wire n1297_4;
wire n1935_9;
wire n1935_10;
wire n1935_11;
wire n1935_12;
wire n1936_10;
wire n1936_11;
wire n1936_12;
wire n1936_13;
wire n1937_9;
wire n1937_10;
wire n1937_11;
wire n1938_10;
wire n1938_11;
wire n1938_12;
wire n1836_95;
wire n1836_96;
wire n1837_92;
wire n1837_93;
wire n1838_92;
wire n1839_92;
wire n1839_93;
wire n1840_92;
wire n1840_93;
wire n1840_94;
wire n1841_92;
wire n1841_93;
wire n1841_94;
wire n1842_92;
wire n1842_93;
wire n1842_94;
wire n1843_92;
wire n1843_93;
wire n1843_94;
wire n1844_92;
wire n1844_93;
wire n1845_92;
wire n1845_93;
wire n1846_92;
wire n1846_93;
wire n1846_94;
wire n1847_92;
wire n1847_93;
wire n1848_92;
wire n1848_93;
wire n1849_92;
wire n1849_93;
wire n1850_92;
wire n1850_93;
wire n1851_92;
wire n1851_93;
wire n1852_92;
wire n1852_93;
wire ff_sx_9_9;
wire ff_read_color_9;
wire ff_read_color_10;
wire ff_transfer_ready_7;
wire ff_transfer_ready_8;
wire n1930_11;
wire ff_source_7_7;
wire ff_dx_8_9;
wire ff_cache_vram_wdata_7_12;
wire ff_cache_vram_wdata_7_13;
wire ff_next_state_5_13;
wire ff_next_state_0_12;
wire ff_state_5_12;
wire ff_state_5_13;
wire ff_cache_flush_start_12;
wire ff_cache_vram_valid_13;
wire ff_count_valid_13;
wire ff_count_valid_14;
wire ff_count_valid_15;
wire n1861_113;
wire n1861_114;
wire n1861_115;
wire n1818_152;
wire n1818_153;
wire n1479_8;
wire n1479_9;
wire n1478_8;
wire n1383_9;
wire n1219_8;
wire n316_8;
wire n1826_95;
wire n1825_94;
wire n1824_91;
wire n1824_92;
wire n1824_93;
wire n1823_91;
wire n1823_92;
wire n1823_93;
wire n1822_91;
wire n1822_92;
wire n1822_93;
wire n1821_91;
wire n1821_92;
wire n1820_91;
wire n1820_92;
wire n1820_93;
wire n1819_93;
wire n1819_94;
wire n1819_95;
wire n1934_13;
wire n1934_14;
wire n1934_16;
wire n1933_14;
wire n1933_15;
wire n1933_16;
wire n1932_14;
wire n1932_15;
wire n1932_16;
wire n1931_13;
wire n1931_14;
wire n1930_12;
wire n1929_14;
wire n1929_15;
wire n1929_16;
wire n1864_115;
wire n1864_116;
wire n1862_107;
wire n1862_108;
wire ff_state_0_13;
wire n1865_127;
wire n317_6;
wire n359_5;
wire n639_5;
wire n639_6;
wire n1036_7;
wire n1036_8;
wire n1037_8;
wire n1037_9;
wire n1037_10;
wire n1038_6;
wire n1042_6;
wire n1042_7;
wire n1042_8;
wire n1043_6;
wire n1043_7;
wire n1044_6;
wire n1044_7;
wire n1077_6;
wire n1164_5;
wire n1935_13;
wire n1935_15;
wire n1935_16;
wire n1935_17;
wire n1936_16;
wire n1936_17;
wire n1936_18;
wire n1936_19;
wire n1936_20;
wire n1937_13;
wire n1937_15;
wire n1937_16;
wire n1937_17;
wire n1937_18;
wire n1937_19;
wire n1937_20;
wire n1938_13;
wire n1938_14;
wire n1938_15;
wire n1938_17;
wire n1836_99;
wire n1836_100;
wire n1836_101;
wire n1836_102;
wire n1836_103;
wire n1838_94;
wire n1843_95;
wire n1843_96;
wire n1844_94;
wire n1844_95;
wire n1844_96;
wire n1845_95;
wire n1846_95;
wire n1846_96;
wire n1846_97;
wire n1847_94;
wire n1847_95;
wire n1848_94;
wire n1848_95;
wire n1849_94;
wire n1849_95;
wire n1850_94;
wire n1850_95;
wire n1851_94;
wire n1852_94;
wire n1867_97;
wire ff_transfer_ready_10;
wire ff_transfer_ready_11;
wire n1930_13;
wire n1930_14;
wire ff_source_7_8;
wire ff_cache_vram_wdata_7_14;
wire ff_next_state_5_15;
wire ff_next_state_5_16;
wire ff_state_5_14;
wire ff_state_5_15;
wire ff_cache_flush_start_13;
wire ff_cache_vram_valid_15;
wire ff_count_valid_16;
wire ff_count_valid_17;
wire ff_count_valid_18;
wire ff_count_valid_19;
wire n1863_120;
wire n1818_154;
wire n1219_9;
wire n1219_10;
wire n1219_11;
wire n1826_96;
wire n1826_97;
wire n1826_98;
wire n1825_95;
wire n1825_96;
wire n1824_94;
wire n1824_95;
wire n1824_96;
wire n1823_95;
wire n1823_96;
wire n1822_94;
wire n1822_96;
wire n1821_94;
wire n1821_95;
wire n1820_96;
wire n1819_96;
wire n1934_17;
wire n1933_17;
wire n1933_18;
wire n1933_19;
wire n1933_20;
wire n1933_21;
wire n1931_15;
wire n1930_15;
wire n1930_16;
wire n1864_117;
wire n359_7;
wire n359_8;
wire n359_9;
wire n1036_9;
wire n1036_10;
wire n1039_7;
wire n1039_8;
wire n1043_8;
wire n1044_8;
wire n1077_7;
wire n1935_18;
wire n1935_19;
wire n1935_20;
wire n1936_21;
wire n1937_21;
wire n1937_22;
wire n1938_18;
wire n1938_19;
wire n1938_20;
wire n1938_21;
wire n1836_104;
wire n1847_96;
wire n1848_96;
wire n1849_96;
wire n1850_96;
wire ff_count_valid_20;
wire n1826_99;
wire n1826_100;
wire n1826_101;
wire n1826_102;
wire n1825_97;
wire n1825_98;
wire n1824_98;
wire n1823_98;
wire n1823_99;
wire n1823_100;
wire n1822_97;
wire n1822_99;
wire n1821_97;
wire n1820_97;
wire n1820_99;
wire n1819_98;
wire n1934_21;
wire n1930_17;
wire n1930_18;
wire n1930_19;
wire n1930_20;
wire n359_10;
wire n359_11;
wire n359_12;
wire n1036_11;
wire n1077_8;
wire n1935_21;
wire n1937_23;
wire n1826_103;
wire n1826_104;
wire n1826_105;
wire n1826_106;
wire n1825_99;
wire n1825_100;
wire n1825_101;
wire n1824_100;
wire n1824_101;
wire n1823_101;
wire n1820_100;
wire n1819_100;
wire n1935_22;
wire n1935_23;
wire n1935_24;
wire n604_9;
wire n1037_12;
wire n1039_10;
wire n1168_6;
wire ff_cache_vram_valid_17;
wire n1935_26;
wire ff_cache_flush_start_16;
wire ff_next_state_5_20;
wire n1040_9;
wire n1165_6;
wire n1164_7;
wire n1820_102;
wire n1820_104;
wire n1936_23;
wire n1863_122;
wire ff_next_state_5_22;
wire n359_14;
wire ff_sx_9_11;
wire n1934_23;
wire n1297_8;
wire n1297_10;
wire n2576_5;
wire n2815_5;
wire n2575_5;
wire n1423_5;
wire n1041_8;
wire n1040_11;
wire n2708_5;
wire n2491_5;
wire n1819_102;
wire n1820_106;
wire n1821_99;
wire n1822_101;
wire n1934_25;
wire ff_next_state_0_15;
wire n1937_25;
wire n1867_99;
wire n2707_6;
wire n2490_6;
wire n1934_27;
wire n1937_27;
wire n1936_25;
wire ff_transfer_ready_15;
wire n1938_23;
wire n1928_7;
wire n1927_7;
wire n1926_7;
wire n1925_7;
wire n1924_7;
wire n1923_7;
wire n1922_7;
wire n1921_9;
wire n325_6;
wire n324_6;
wire n323_6;
wire n322_6;
wire n321_6;
wire n320_6;
wire n319_6;
wire n318_6;
wire n317_8;
wire n359_16;
wire n1824_103;
wire n1821_101;
wire n1823_103;
wire n1825_103;
wire n1826_108;
wire n1863_124;
wire ff_next_state_5_24;
wire n1932_19;
wire n1934_29;
wire n1845_99;
wire n1845_101;
wire n1043_10;
wire n1838_96;
wire n1837_96;
wire n1836_106;
wire n1473_11;
wire n1472_11;
wire n1475_11;
wire n1474_11;
wire n1819_104;
wire n1822_103;
wire n1823_105;
wire n1824_105;
wire n1477_10;
wire n1044_10;
wire n1036_13;
wire n1480_10;
wire n1480_12;
wire ff_read_pixel_7_15;
wire n1481_10;
wire n1481_12;
wire n1482_10;
wire n1483_10;
wire n1484_10;
wire n1484_12;
wire n1485_10;
wire n1485_12;
wire n1486_10;
wire n1487_10;
wire n1036_16;
wire n1036_17;
wire ff_cache_vram_write_18;
wire ff_next_state_1_14;
wire n1845_103;
wire ff_maj;
wire ff_eq;
wire ff_dix;
wire ff_diy;
wire ff_start;
wire ff_cache_vram_write;
wire ff_read_color;
wire ff_cache_flush_start;
wire ff_cache_vram_valid;
wire ff_count_valid;
wire ff_border_detect_request;
wire \w_next_sx[0]_1_1 ;
wire \w_next_sx[1]_1_1 ;
wire \w_next_sx[2]_1_1 ;
wire \w_next_sx[3]_1_1 ;
wire \w_next_sx[4]_1_1 ;
wire \w_next_sx[5]_1_1 ;
wire \w_next_sx[6]_1_1 ;
wire \w_next_sx[7]_1_1 ;
wire \w_next_sx[8]_1_1 ;
wire \w_next_sx[9]_1_0_COUT ;
wire \w_next_sy[0]_1_1 ;
wire \w_next_sy[1]_1_1 ;
wire \w_next_sy[2]_1_1 ;
wire \w_next_sy[3]_1_1 ;
wire \w_next_sy[4]_1_1 ;
wire \w_next_sy[5]_1_1 ;
wire \w_next_sy[6]_1_1 ;
wire \w_next_sy[7]_1_1 ;
wire \w_next_sy[8]_1_1 ;
wire \w_next_sy[9]_1_0_COUT ;
wire \w_next_dx[0]_1_1 ;
wire \w_next_dx[1]_1_1 ;
wire \w_next_dx[2]_1_1 ;
wire \w_next_dx[3]_1_1 ;
wire \w_next_dx[4]_1_1 ;
wire \w_next_dx[5]_1_1 ;
wire \w_next_dx[6]_1_1 ;
wire \w_next_dx[7]_1_1 ;
wire \w_next_dx[8]_1_1 ;
wire \w_next_dx[9]_1_0_COUT ;
wire \w_next_dy[0]_1_1 ;
wire \w_next_dy[1]_1_1 ;
wire \w_next_dy[2]_1_1 ;
wire \w_next_dy[3]_1_1 ;
wire \w_next_dy[4]_1_1 ;
wire \w_next_dy[5]_1_1 ;
wire \w_next_dy[6]_1_1 ;
wire \w_next_dy[7]_1_1 ;
wire \w_next_dy[8]_1_1 ;
wire \w_next_dy[9]_1_0_COUT ;
wire n1197_1;
wire n1197_2;
wire n1196_1;
wire n1196_2;
wire n1195_1;
wire n1195_2;
wire n1194_1;
wire n1194_2;
wire n1193_1;
wire n1193_2;
wire n1192_1;
wire n1192_2;
wire n1191_1;
wire n1191_2;
wire n1190_1;
wire n1190_2;
wire n1189_1;
wire n1189_2;
wire n1188_1;
wire n1188_0_COUT;
wire w_next_nyb_0_3;
wire w_next_nyb_1_3;
wire w_next_nyb_2_3;
wire w_next_nyb_3_3;
wire w_next_nyb_4_3;
wire w_next_nyb_5_3;
wire w_next_nyb_6_3;
wire w_next_nyb_7_3;
wire w_next_nyb_8_3;
wire n1278_9;
wire n1008_2;
wire n1008_3;
wire n1007_2;
wire n1007_3;
wire n1006_2;
wire n1006_3;
wire n1005_2;
wire n1005_3;
wire n1004_2;
wire n1004_3;
wire n1003_2;
wire n1003_3;
wire n1002_2;
wire n1002_3;
wire n1001_2;
wire n1001_3;
wire n1637_1_SUM;
wire n1637_3;
wire n1638_1_SUM;
wire n1638_3;
wire n1639_1_SUM;
wire n1639_3;
wire n1640_1_SUM;
wire n1640_3;
wire n1641_1_SUM;
wire n1641_3;
wire n1642_1_SUM;
wire n1642_3;
wire n1643_1_SUM;
wire n1643_3;
wire n1644_1_SUM;
wire n1644_3;
wire n1462_9;
wire n1463_9;
wire ff_dix_3_4;
wire ff_diy_3_4;
wire w_cache_flush_end;
wire n5284_7;
wire w_cache_vram_rdata_en;
wire [2:0] w_next;
wire [8:0] reg_sx;
wire [8:0] reg_dx;
wire [8:0] reg_nx;
wire [3:0] ff_logical_opration;
wire [3:0] ff_command;
wire [16:0] ff_cache_vram_address;
wire [7:0] ff_cache_vram_wdata;
wire [7:0] ff_source;
wire [5:0] ff_next_state;
wire [1:0] ff_xsel;
wire [9:9] ff_sx;
wire [9:0] ff_sy;
wire [9:0] ff_dy;
wire [8:0] ff_nx;
wire [9:0] ff_ny;
wire [9:0] ff_nyb;
wire [7:0] ff_color;
wire [8:0] ff_dx;
wire [5:0] ff_state;
wire [7:0] ff_read_byte;
wire [9:0] w_next_sx;
wire [9:0] w_next_sy;
wire [9:0] w_next_dx;
wire [9:0] w_next_dy;
wire [9:0] w_next_nyb;
wire [7:0] w_cache_vram_rdata;
wire VCC;
wire GND;
  LUT3 n1462_s6 (
    .F(n1462_6),
    .I0(w_cache_vram_rdata[7]),
    .I1(w_cache_vram_rdata[5]),
    .I2(ff_xsel[0]) 
);
defparam n1462_s6.INIT=8'hCA;
  LUT3 n1462_s7 (
    .F(n1462_7),
    .I0(w_cache_vram_rdata[3]),
    .I1(w_cache_vram_rdata[1]),
    .I2(ff_xsel[0]) 
);
defparam n1462_s7.INIT=8'hCA;
  LUT3 n1463_s6 (
    .F(n1463_6),
    .I0(w_cache_vram_rdata[6]),
    .I1(w_cache_vram_rdata[4]),
    .I2(ff_xsel[0]) 
);
defparam n1463_s6.INIT=8'hCA;
  LUT3 n1463_s7 (
    .F(n1463_7),
    .I0(w_cache_vram_rdata[2]),
    .I1(w_cache_vram_rdata[0]),
    .I2(ff_xsel[0]) 
);
defparam n1463_s7.INIT=8'hCA;
  LUT4 w_next_0_s0 (
    .F(w_next[0]),
    .I0(n551_30),
    .I1(reg_screen_mode[3]),
    .I2(ff_command[3]),
    .I3(ff_command[2]) 
);
defparam w_next_0_s0.INIT=16'h8FFF;
  LUT3 n359_s0 (
    .F(n359_3),
    .I0(n2490_4),
    .I1(n1656_4),
    .I2(n359_16) 
);
defparam n359_s0.INIT=8'hF8;
  LUT3 n367_s0 (
    .F(n367_3),
    .I0(n2490_4),
    .I1(n1646_4),
    .I2(n359_16) 
);
defparam n367_s0.INIT=8'hF8;
  LUT3 n403_s0 (
    .F(n403_3),
    .I0(w_next_sy[9]),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n403_s0.INIT=8'hCA;
  LUT3 n404_s0 (
    .F(n404_3),
    .I0(w_next_sy[8]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n404_s0.INIT=8'hCA;
  LUT3 n405_s0 (
    .F(n405_3),
    .I0(w_next_sy[7]),
    .I1(w_register_data[7]),
    .I2(w_register_write) 
);
defparam n405_s0.INIT=8'hCA;
  LUT3 n406_s0 (
    .F(n406_3),
    .I0(w_next_sy[6]),
    .I1(w_register_data[6]),
    .I2(w_register_write) 
);
defparam n406_s0.INIT=8'hCA;
  LUT3 n407_s0 (
    .F(n407_3),
    .I0(w_next_sy[5]),
    .I1(w_register_data[5]),
    .I2(w_register_write) 
);
defparam n407_s0.INIT=8'hCA;
  LUT3 n408_s0 (
    .F(n408_3),
    .I0(w_next_sy[4]),
    .I1(w_register_data[4]),
    .I2(w_register_write) 
);
defparam n408_s0.INIT=8'hCA;
  LUT3 n409_s0 (
    .F(n409_3),
    .I0(w_next_sy[3]),
    .I1(w_register_data[3]),
    .I2(w_register_write) 
);
defparam n409_s0.INIT=8'hCA;
  LUT3 n410_s0 (
    .F(n410_3),
    .I0(w_next_sy[2]),
    .I1(w_register_data[2]),
    .I2(w_register_write) 
);
defparam n410_s0.INIT=8'hCA;
  LUT3 n411_s0 (
    .F(n411_3),
    .I0(w_next_sy[1]),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n411_s0.INIT=8'hCA;
  LUT3 n412_s0 (
    .F(n412_3),
    .I0(w_next_sy[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n412_s0.INIT=8'hCA;
  LUT3 n604_s3 (
    .F(n604_6),
    .I0(w_next_dx[8]),
    .I1(reg_dx[8]),
    .I2(n604_9) 
);
defparam n604_s3.INIT=8'hAC;
  LUT3 n605_s3 (
    .F(n605_6),
    .I0(w_next_dx[7]),
    .I1(reg_dx[7]),
    .I2(n604_9) 
);
defparam n605_s3.INIT=8'hAC;
  LUT3 n606_s3 (
    .F(n606_6),
    .I0(w_next_dx[6]),
    .I1(reg_dx[6]),
    .I2(n604_9) 
);
defparam n606_s3.INIT=8'hAC;
  LUT3 n607_s3 (
    .F(n607_6),
    .I0(w_next_dx[5]),
    .I1(reg_dx[5]),
    .I2(n604_9) 
);
defparam n607_s3.INIT=8'hAC;
  LUT3 n608_s3 (
    .F(n608_6),
    .I0(w_next_dx[4]),
    .I1(reg_dx[4]),
    .I2(n604_9) 
);
defparam n608_s3.INIT=8'hAC;
  LUT3 n609_s3 (
    .F(n609_6),
    .I0(w_next_dx[3]),
    .I1(reg_dx[3]),
    .I2(n604_9) 
);
defparam n609_s3.INIT=8'hAC;
  LUT3 n610_s3 (
    .F(n610_6),
    .I0(w_next_dx[2]),
    .I1(reg_dx[2]),
    .I2(n604_9) 
);
defparam n610_s3.INIT=8'hAC;
  LUT3 n611_s3 (
    .F(n611_6),
    .I0(w_next_dx[1]),
    .I1(reg_dx[1]),
    .I2(n604_9) 
);
defparam n611_s3.INIT=8'hAC;
  LUT3 n612_s3 (
    .F(n612_6),
    .I0(w_next_dx[0]),
    .I1(reg_dx[0]),
    .I2(n604_9) 
);
defparam n612_s3.INIT=8'hAC;
  LUT3 n639_s0 (
    .F(n639_3),
    .I0(n2490_4),
    .I1(n1686_4),
    .I2(n639_4) 
);
defparam n639_s0.INIT=8'hF8;
  LUT3 n647_s0 (
    .F(n647_3),
    .I0(n2490_4),
    .I1(n1680_4),
    .I2(n639_4) 
);
defparam n647_s0.INIT=8'hF8;
  LUT3 n718_s0 (
    .F(n718_3),
    .I0(w_next_dy[9]),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n718_s0.INIT=8'hCA;
  LUT3 n719_s0 (
    .F(n719_3),
    .I0(w_next_dy[8]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n719_s0.INIT=8'hCA;
  LUT3 n720_s0 (
    .F(n720_3),
    .I0(w_next_dy[7]),
    .I1(w_register_data[7]),
    .I2(w_register_write) 
);
defparam n720_s0.INIT=8'hCA;
  LUT3 n721_s0 (
    .F(n721_3),
    .I0(w_next_dy[6]),
    .I1(w_register_data[6]),
    .I2(w_register_write) 
);
defparam n721_s0.INIT=8'hCA;
  LUT3 n722_s0 (
    .F(n722_3),
    .I0(w_next_dy[5]),
    .I1(w_register_data[5]),
    .I2(w_register_write) 
);
defparam n722_s0.INIT=8'hCA;
  LUT3 n723_s0 (
    .F(n723_3),
    .I0(w_next_dy[4]),
    .I1(w_register_data[4]),
    .I2(w_register_write) 
);
defparam n723_s0.INIT=8'hCA;
  LUT3 n724_s0 (
    .F(n724_3),
    .I0(w_next_dy[3]),
    .I1(w_register_data[3]),
    .I2(w_register_write) 
);
defparam n724_s0.INIT=8'hCA;
  LUT3 n725_s0 (
    .F(n725_3),
    .I0(w_next_dy[2]),
    .I1(w_register_data[2]),
    .I2(w_register_write) 
);
defparam n725_s0.INIT=8'hCA;
  LUT3 n726_s0 (
    .F(n726_3),
    .I0(w_next_dy[1]),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n726_s0.INIT=8'hCA;
  LUT3 n727_s0 (
    .F(n727_3),
    .I0(w_next_dy[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n727_s0.INIT=8'hCA;
  LUT3 n1036_s0 (
    .F(n1036_3),
    .I0(n1036_4),
    .I1(n1036_13),
    .I2(ff_start) 
);
defparam n1036_s0.INIT=8'hCA;
  LUT4 n1037_s0 (
    .F(n1037_3),
    .I0(n1037_4),
    .I1(n1037_12),
    .I2(n1037_6),
    .I3(n1037_7) 
);
defparam n1037_s0.INIT=16'h0FDD;
  LUT3 n1038_s0 (
    .F(n1038_3),
    .I0(n1038_4),
    .I1(n1038_5),
    .I2(n1037_7) 
);
defparam n1038_s0.INIT=8'h35;
  LUT3 n1039_s0 (
    .F(n1039_3),
    .I0(n1039_4),
    .I1(n1039_5),
    .I2(n1037_7) 
);
defparam n1039_s0.INIT=8'hC5;
  LUT3 n1040_s0 (
    .F(n1040_3),
    .I0(n1040_4),
    .I1(n1040_5),
    .I2(n1037_7) 
);
defparam n1040_s0.INIT=8'h35;
  LUT3 n1041_s0 (
    .F(n1041_3),
    .I0(n1041_4),
    .I1(n1041_5),
    .I2(n1037_7) 
);
defparam n1041_s0.INIT=8'hC5;
  LUT3 n1042_s0 (
    .F(n1042_3),
    .I0(n1042_4),
    .I1(n1037_7),
    .I2(n1042_5) 
);
defparam n1042_s0.INIT=8'h1F;
  LUT3 n1043_s0 (
    .F(n1043_3),
    .I0(n1043_4),
    .I1(n1043_10),
    .I2(ff_start) 
);
defparam n1043_s0.INIT=8'hCA;
  LUT3 n1044_s0 (
    .F(n1044_3),
    .I0(n1044_4),
    .I1(n1044_10),
    .I2(ff_start) 
);
defparam n1044_s0.INIT=8'h35;
  LUT3 n1077_s1 (
    .F(n1077_4),
    .I0(n2707_4),
    .I1(n1656_4),
    .I2(n1077_5) 
);
defparam n1077_s1.INIT=8'hF8;
  LUT3 n1079_s1 (
    .F(n1079_4),
    .I0(n2707_4),
    .I1(n1646_4),
    .I2(n1077_5) 
);
defparam n1079_s1.INIT=8'hF8;
  LUT3 n1162_s0 (
    .F(n1162_3),
    .I0(n1162_4),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n1162_s0.INIT=8'hC5;
  LUT3 n1163_s0 (
    .F(n1163_3),
    .I0(n1163_4),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n1163_s0.INIT=8'hC5;
  LUT4 n1164_s0 (
    .F(n1164_3),
    .I0(w_register_data[7]),
    .I1(ff_ny[7]),
    .I2(n1164_7),
    .I3(w_register_write) 
);
defparam n1164_s0.INIT=16'hAA3C;
  LUT3 n1165_s0 (
    .F(n1165_3),
    .I0(n1165_6),
    .I1(w_register_data[6]),
    .I2(w_register_write) 
);
defparam n1165_s0.INIT=8'hCA;
  LUT4 n1166_s0 (
    .F(n1166_3),
    .I0(w_register_data[5]),
    .I1(ff_ny[5]),
    .I2(n1166_4),
    .I3(w_register_write) 
);
defparam n1166_s0.INIT=16'hAA3C;
  LUT4 n1167_s0 (
    .F(n1167_3),
    .I0(w_register_data[4]),
    .I1(ff_ny[4]),
    .I2(n1167_4),
    .I3(w_register_write) 
);
defparam n1167_s0.INIT=16'hAA3C;
  LUT3 n1168_s0 (
    .F(n1168_3),
    .I0(n1168_6),
    .I1(w_register_data[3]),
    .I2(w_register_write) 
);
defparam n1168_s0.INIT=8'hC5;
  LUT4 n1169_s0 (
    .F(n1169_3),
    .I0(w_register_data[2]),
    .I1(ff_ny[2]),
    .I2(n1169_4),
    .I3(w_register_write) 
);
defparam n1169_s0.INIT=16'hAA3C;
  LUT4 n1170_s0 (
    .F(n1170_3),
    .I0(w_register_data[1]),
    .I1(ff_ny[0]),
    .I2(ff_ny[1]),
    .I3(w_register_write) 
);
defparam n1170_s0.INIT=16'hAAC3;
  LUT3 n1171_s0 (
    .F(n1171_3),
    .I0(ff_ny[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n1171_s0.INIT=8'hC5;
  LUT3 n1220_s0 (
    .F(n1220_3),
    .I0(n1220_4),
    .I1(reg_nx[8]),
    .I2(ff_start) 
);
defparam n1220_s0.INIT=8'hCA;
  LUT3 n1221_s0 (
    .F(n1221_3),
    .I0(n1221_4),
    .I1(reg_nx[7]),
    .I2(ff_start) 
);
defparam n1221_s0.INIT=8'hCA;
  LUT3 n1222_s0 (
    .F(n1222_3),
    .I0(n1222_4),
    .I1(reg_nx[6]),
    .I2(ff_start) 
);
defparam n1222_s0.INIT=8'hCA;
  LUT3 n1223_s0 (
    .F(n1223_3),
    .I0(n1223_4),
    .I1(reg_nx[5]),
    .I2(ff_start) 
);
defparam n1223_s0.INIT=8'hCA;
  LUT3 n1224_s0 (
    .F(n1224_3),
    .I0(n1224_4),
    .I1(reg_nx[4]),
    .I2(ff_start) 
);
defparam n1224_s0.INIT=8'hCA;
  LUT3 n1225_s0 (
    .F(n1225_3),
    .I0(n1225_4),
    .I1(reg_nx[3]),
    .I2(ff_start) 
);
defparam n1225_s0.INIT=8'hCA;
  LUT3 n1226_s0 (
    .F(n1226_3),
    .I0(n1226_4),
    .I1(reg_nx[2]),
    .I2(ff_start) 
);
defparam n1226_s0.INIT=8'hC5;
  LUT3 n1227_s0 (
    .F(n1227_3),
    .I0(n1227_4),
    .I1(reg_nx[1]),
    .I2(ff_start) 
);
defparam n1227_s0.INIT=8'hCA;
  LUT4 n1297_s0 (
    .F(n1297_3),
    .I0(w_register_write),
    .I1(n1297_4),
    .I2(ff_state[5]),
    .I3(n1297_10) 
);
defparam n1297_s0.INIT=16'hFF40;
  LUT3 n1315_s0 (
    .F(n1315_3),
    .I0(w_status_color[7]),
    .I1(w_register_data[7]),
    .I2(w_register_write) 
);
defparam n1315_s0.INIT=8'hCA;
  LUT3 n1316_s0 (
    .F(n1316_3),
    .I0(w_status_color[6]),
    .I1(w_register_data[6]),
    .I2(w_register_write) 
);
defparam n1316_s0.INIT=8'hCA;
  LUT3 n1317_s0 (
    .F(n1317_3),
    .I0(w_status_color[5]),
    .I1(w_register_data[5]),
    .I2(w_register_write) 
);
defparam n1317_s0.INIT=8'hCA;
  LUT3 n1318_s0 (
    .F(n1318_3),
    .I0(w_status_color[4]),
    .I1(w_register_data[4]),
    .I2(w_register_write) 
);
defparam n1318_s0.INIT=8'hCA;
  LUT3 n1319_s0 (
    .F(n1319_3),
    .I0(w_status_color[3]),
    .I1(w_register_data[3]),
    .I2(w_register_write) 
);
defparam n1319_s0.INIT=8'hCA;
  LUT3 n1320_s0 (
    .F(n1320_3),
    .I0(w_status_color[2]),
    .I1(w_register_data[2]),
    .I2(w_register_write) 
);
defparam n1320_s0.INIT=8'hCA;
  LUT3 n1321_s0 (
    .F(n1321_3),
    .I0(w_status_color[1]),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n1321_s0.INIT=8'hCA;
  LUT3 n1322_s0 (
    .F(n1322_3),
    .I0(w_status_color[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n1322_s0.INIT=8'hCA;
  LUT4 n1935_s5 (
    .F(n1935_8),
    .I0(n1935_9),
    .I1(n1935_10),
    .I2(n1935_11),
    .I3(n1935_12) 
);
defparam n1935_s5.INIT=16'hE0FF;
  LUT4 n1936_s6 (
    .F(n1936_9),
    .I0(n1936_10),
    .I1(n1936_11),
    .I2(n1936_12),
    .I3(n1936_13) 
);
defparam n1936_s6.INIT=16'h000D;
  LUT4 n1937_s5 (
    .F(n1937_8),
    .I0(n1937_9),
    .I1(n1936_11),
    .I2(n1937_10),
    .I3(n1937_11) 
);
defparam n1937_s5.INIT=16'h0D00;
  LUT4 n1938_s6 (
    .F(n1938_9),
    .I0(n1938_10),
    .I1(n1938_11),
    .I2(n1935_11),
    .I3(n1938_12) 
);
defparam n1938_s6.INIT=16'h4F00;
  LUT4 n1836_s90 (
    .F(n1836_94),
    .I0(n1836_95),
    .I1(n1836_96),
    .I2(n1836_106),
    .I3(n551_30) 
);
defparam n1836_s90.INIT=16'h0B33;
  LUT4 n1837_s87 (
    .F(n1837_91),
    .I0(n1837_92),
    .I1(n1837_93),
    .I2(n1837_96),
    .I3(n551_30) 
);
defparam n1837_s87.INIT=16'hF011;
  LUT4 n1838_s87 (
    .F(n1838_91),
    .I0(n1837_92),
    .I1(n1838_92),
    .I2(n1837_93),
    .I3(n551_30) 
);
defparam n1838_s87.INIT=16'h0DCC;
  LUT3 n1839_s87 (
    .F(n1839_91),
    .I0(n1839_92),
    .I1(n551_30),
    .I2(n1839_93) 
);
defparam n1839_s87.INIT=8'h07;
  LUT4 n1840_s87 (
    .F(n1840_91),
    .I0(n1840_92),
    .I1(n1840_93),
    .I2(n1840_94),
    .I3(n551_30) 
);
defparam n1840_s87.INIT=16'hEEF0;
  LUT4 n1841_s87 (
    .F(n1841_91),
    .I0(n1841_92),
    .I1(n1841_93),
    .I2(n1841_94),
    .I3(n551_30) 
);
defparam n1841_s87.INIT=16'h0DCC;
  LUT4 n1842_s87 (
    .F(n1842_91),
    .I0(n1842_92),
    .I1(n1842_93),
    .I2(n1842_94),
    .I3(n551_30) 
);
defparam n1842_s87.INIT=16'h0DCC;
  LUT4 n1843_s87 (
    .F(n1843_91),
    .I0(n1843_92),
    .I1(n1843_93),
    .I2(n1843_94),
    .I3(n551_30) 
);
defparam n1843_s87.INIT=16'h0DCC;
  LUT4 n1844_s87 (
    .F(n1844_91),
    .I0(ff_sy[1]),
    .I1(n1844_92),
    .I2(n551_30),
    .I3(n1844_93) 
);
defparam n1844_s87.INIT=16'h00BF;
  LUT4 n1845_s87 (
    .F(n1845_91),
    .I0(n1845_92),
    .I1(n1845_93),
    .I2(n551_30),
    .I3(n1844_92) 
);
defparam n1845_s87.INIT=16'h3A33;
  LUT4 n1846_s87 (
    .F(n1846_91),
    .I0(n1846_92),
    .I1(n551_30),
    .I2(n1846_93),
    .I3(n1846_94) 
);
defparam n1846_s87.INIT=16'hF1C1;
  LUT4 n1847_s87 (
    .F(n1847_91),
    .I0(n1846_94),
    .I1(n1847_92),
    .I2(n1844_92),
    .I3(n1847_93) 
);
defparam n1847_s87.INIT=16'hCFA0;
  LUT4 n1848_s87 (
    .F(n1848_91),
    .I0(n1847_92),
    .I1(n1848_92),
    .I2(n1844_92),
    .I3(n1848_93) 
);
defparam n1848_s87.INIT=16'hA0CF;
  LUT4 n1849_s87 (
    .F(n1849_91),
    .I0(n1848_92),
    .I1(n1849_92),
    .I2(n1844_92),
    .I3(n1849_93) 
);
defparam n1849_s87.INIT=16'hA0CF;
  LUT4 n1850_s87 (
    .F(n1850_91),
    .I0(n1849_92),
    .I1(n1850_92),
    .I2(n1844_92),
    .I3(n1850_93) 
);
defparam n1850_s87.INIT=16'hA0CF;
  LUT4 n1851_s87 (
    .F(n1851_91),
    .I0(n1850_92),
    .I1(n1851_92),
    .I2(n1844_92),
    .I3(n1851_93) 
);
defparam n1851_s87.INIT=16'hCFA0;
  LUT4 n1852_s87 (
    .F(n1852_91),
    .I0(n1852_92),
    .I1(n1851_92),
    .I2(n551_30),
    .I3(n1852_93) 
);
defparam n1852_s87.INIT=16'hCF50;
  LUT3 n1867_s91 (
    .F(n1867_95),
    .I0(ff_dx[1]),
    .I1(w_status_border_position[1]),
    .I2(n1867_99) 
);
defparam n1867_s91.INIT=8'hCA;
  LUT3 n1868_s89 (
    .F(n1868_93),
    .I0(ff_dx[0]),
    .I1(w_status_border_position[0]),
    .I2(n1867_99) 
);
defparam n1868_s89.INIT=8'hCA;
  LUT3 ff_read_color_s3 (
    .F(ff_read_color_8),
    .I0(ff_start),
    .I1(ff_read_color_9),
    .I2(ff_read_color_10) 
);
defparam ff_read_color_s3.INIT=8'hFE;
  LUT3 ff_transfer_ready_s3 (
    .F(ff_transfer_ready_6),
    .I0(ff_read_color_10),
    .I1(ff_transfer_ready_7),
    .I2(ff_transfer_ready_8) 
);
defparam ff_transfer_ready_s3.INIT=8'hEF;
  LUT2 ff_command_execute_s3 (
    .F(ff_command_execute_6),
    .I0(ff_start),
    .I1(w_cache_flush_end) 
);
defparam ff_command_execute_s3.INIT=4'hE;
  LUT3 n1930_s3 (
    .F(n1930_8),
    .I0(ff_cache_vram_valid),
    .I1(n1930_11),
    .I2(ff_start) 
);
defparam n1930_s3.INIT=8'hF1;
  LUT3 ff_source_7_s2 (
    .F(ff_source_7_6),
    .I0(ff_source_7_7),
    .I1(ff_start),
    .I2(ff_reset_n2_1) 
);
defparam ff_source_7_s2.INIT=8'hE0;
  LUT3 ff_dx_8_s3 (
    .F(ff_dx_8_8),
    .I0(ff_dx_8_9),
    .I1(ff_sx_9_9),
    .I2(ff_start) 
);
defparam ff_dx_8_s3.INIT=8'hF4;
  LUT2 ff_cache_vram_wdata_7_s6 (
    .F(ff_cache_vram_wdata_7_11),
    .I0(ff_cache_vram_wdata_7_12),
    .I1(ff_cache_vram_wdata_7_13) 
);
defparam ff_cache_vram_wdata_7_s6.INIT=4'h4;
  LUT2 ff_next_state_5_s7 (
    .F(ff_next_state_2_11),
    .I0(ff_next_state_5_20),
    .I1(ff_next_state_5_13) 
);
defparam ff_next_state_5_s7.INIT=4'h4;
  LUT4 ff_state_5_s6 (
    .F(ff_state_2_11),
    .I0(ff_cache_vram_valid),
    .I1(ff_state_5_12),
    .I2(ff_state_5_13),
    .I3(ff_start) 
);
defparam ff_state_5_s6.INIT=16'hFF01;
  LUT3 ff_cache_flush_start_s6 (
    .F(ff_cache_flush_start_11),
    .I0(ff_cache_vram_valid),
    .I1(ff_cache_flush_start_12),
    .I2(ff_start) 
);
defparam ff_cache_flush_start_s6.INIT=8'hF1;
  LUT3 ff_cache_vram_valid_s7 (
    .F(ff_cache_vram_valid_12),
    .I0(ff_start),
    .I1(ff_cache_vram_valid_13),
    .I2(n5284_7) 
);
defparam ff_cache_vram_valid_s7.INIT=8'hEF;
  LUT4 ff_count_valid_s7 (
    .F(ff_count_valid_12),
    .I0(ff_count_valid_13),
    .I1(ff_count_valid_14),
    .I2(ff_count_valid_15),
    .I3(ff_start) 
);
defparam ff_count_valid_s7.INIT=16'hFFB0;
  LUT3 ff_cache_vram_write_s11 (
    .F(ff_cache_vram_write_15),
    .I0(ff_cache_vram_write_18),
    .I1(ff_state[5]),
    .I2(ff_cache_vram_wdata_7_13) 
);
defparam ff_cache_vram_write_s11.INIT=8'hE0;
  LUT4 n1866_s91 (
    .F(n1866_105),
    .I0(ff_state[1]),
    .I1(ff_state[3]),
    .I2(ff_state[2]),
    .I3(ff_state[4]) 
);
defparam n1866_s91.INIT=16'h00F8;
  LUT4 n1863_s101 (
    .F(n1863_117),
    .I0(n1863_124),
    .I1(n1863_122),
    .I2(ff_state[4]),
    .I3(ff_state[3]) 
);
defparam n1863_s101.INIT=16'h030A;
  LUT4 n1861_s98 (
    .F(n1861_112),
    .I0(n1861_113),
    .I1(n1861_114),
    .I2(ff_state[4]),
    .I3(n1861_115) 
);
defparam n1861_s98.INIT=16'h000D;
  LUT4 n1818_s125 (
    .F(n1818_151),
    .I0(ff_next_state_5_20),
    .I1(n1818_152),
    .I2(ff_state[4]),
    .I3(n1818_153) 
);
defparam n1818_s125.INIT=16'hFE00;
  LUT4 n1479_s2 (
    .F(n1479_7),
    .I0(n1479_8),
    .I1(n1463_9),
    .I2(ff_start),
    .I3(n1479_9) 
);
defparam n1479_s2.INIT=16'h0C0A;
  LUT4 n1478_s2 (
    .F(n1478_7),
    .I0(n1478_8),
    .I1(n1462_9),
    .I2(ff_start),
    .I3(n1479_9) 
);
defparam n1478_s2.INIT=16'h0C0A;
  LUT4 n1477_s2 (
    .F(n1477_7),
    .I0(n1481_12),
    .I1(n1485_12),
    .I2(n1479_9),
    .I3(n1477_10) 
);
defparam n1477_s2.INIT=16'h0A0C;
  LUT4 n1476_s2 (
    .F(n1476_7),
    .I0(n1480_12),
    .I1(n1484_12),
    .I2(n1479_9),
    .I3(n1477_10) 
);
defparam n1476_s2.INIT=16'h0A0C;
  LUT3 n1383_s3 (
    .F(n1383_8),
    .I0(n1383_9),
    .I1(ff_transfer_ready_7),
    .I2(n1297_10) 
);
defparam n1383_s3.INIT=8'h0E;
  LUT3 n1338_s4 (
    .F(n1338_9),
    .I0(ff_start),
    .I1(n1338_12),
    .I2(n1061_20) 
);
defparam n1338_s4.INIT=8'h40;
  LUT4 n1219_s2 (
    .F(n1219_7),
    .I0(n1189_1),
    .I1(w_next_nyb[8]),
    .I2(ff_start),
    .I3(n1219_8) 
);
defparam n1219_s2.INIT=16'h0C0A;
  LUT4 n1218_s2 (
    .F(n1218_7),
    .I0(n1188_1),
    .I1(w_next_nyb[9]),
    .I2(ff_start),
    .I3(n1219_8) 
);
defparam n1218_s2.INIT=16'h0C0A;
  LUT3 n316_s2 (
    .F(n316_7),
    .I0(ff_start),
    .I1(n316_8),
    .I2(w_next_sx[9]) 
);
defparam n316_s2.INIT=8'h10;
  LUT4 n1826_s87 (
    .F(n1826_93),
    .I0(n1826_108),
    .I1(n1826_95),
    .I2(ff_state[5]),
    .I3(ff_state[4]) 
);
defparam n1826_s87.INIT=16'h0305;
  LUT4 n1825_s86 (
    .F(n1825_92),
    .I0(n1825_103),
    .I1(n1825_94),
    .I2(ff_state[5]),
    .I3(ff_state[4]) 
);
defparam n1825_s86.INIT=16'h0C0A;
  LUT4 n1824_s84 (
    .F(n1824_90),
    .I0(n1824_91),
    .I1(n469_8),
    .I2(n1824_92),
    .I3(n1824_93) 
);
defparam n1824_s84.INIT=16'hDF00;
  LUT4 n1823_s84 (
    .F(n1823_90),
    .I0(n1823_91),
    .I1(n1823_92),
    .I2(ff_state[5]),
    .I3(n1823_93) 
);
defparam n1823_s84.INIT=16'hFF0E;
  LUT4 n1822_s84 (
    .F(n1822_90),
    .I0(n1822_91),
    .I1(n1822_92),
    .I2(n1822_93),
    .I3(ff_state[5]) 
);
defparam n1822_s84.INIT=16'h00F4;
  LUT4 n1821_s84 (
    .F(n1821_90),
    .I0(n1821_91),
    .I1(n1821_92),
    .I2(ff_state[5]),
    .I3(n1824_92) 
);
defparam n1821_s84.INIT=16'h0C0A;
  LUT4 n1820_s84 (
    .F(n1820_90),
    .I0(n1820_91),
    .I1(n1820_92),
    .I2(n1820_93),
    .I3(ff_state[5]) 
);
defparam n1820_s84.INIT=16'h00F4;
  LUT4 n1819_s86 (
    .F(n1819_92),
    .I0(n1819_93),
    .I1(n1819_94),
    .I2(n1824_92),
    .I3(n1819_95) 
);
defparam n1819_s86.INIT=16'h4F44;
  LUT4 n1934_s7 (
    .F(n1934_12),
    .I0(n1934_13),
    .I1(n1934_14),
    .I2(n1934_29),
    .I3(n1934_16) 
);
defparam n1934_s7.INIT=16'hFFB0;
  LUT4 n1933_s8 (
    .F(n1933_13),
    .I0(n1933_14),
    .I1(n1933_15),
    .I2(n1935_11),
    .I3(n1933_16) 
);
defparam n1933_s8.INIT=16'hFFB0;
  LUT4 n1932_s8 (
    .F(n1932_13),
    .I0(n1932_14),
    .I1(n1932_15),
    .I2(n1932_16),
    .I3(n1932_19) 
);
defparam n1932_s8.INIT=16'hBF00;
  LUT4 n1931_s7 (
    .F(n1931_12),
    .I0(n1931_13),
    .I1(n1931_14),
    .I2(ff_state[5]),
    .I3(ff_start) 
);
defparam n1931_s7.INIT=16'h00EF;
  LUT4 n1930_s4 (
    .F(n1930_10),
    .I0(ff_eq),
    .I1(n1930_12),
    .I2(ff_state[4]),
    .I3(n1935_11) 
);
defparam n1930_s4.INIT=16'hF800;
  LUT4 n1929_s8 (
    .F(n1929_13),
    .I0(n1929_14),
    .I1(ff_state[4]),
    .I2(n1929_15),
    .I3(n1929_16) 
);
defparam n1929_s8.INIT=16'h0700;
  LUT4 n1864_s98 (
    .F(n1864_114),
    .I0(n1864_115),
    .I1(n1864_116),
    .I2(ff_state[4]),
    .I3(ff_state[3]) 
);
defparam n1864_s98.INIT=16'hFCFA;
  LUT4 n1862_s92 (
    .F(n1862_106),
    .I0(n1862_107),
    .I1(ff_state[4]),
    .I2(n1862_108),
    .I3(ff_state[3]) 
);
defparam n1862_s92.INIT=16'hCFFE;
  LUT2 ff_cache_vram_address_16_s7 (
    .F(ff_cache_vram_address_16_11),
    .I0(ff_cache_vram_write_18),
    .I1(n1932_19) 
);
defparam ff_cache_vram_address_16_s7.INIT=4'h8;
  LUT4 ff_xsel_1_s8 (
    .F(ff_xsel_1_12),
    .I0(ff_state[2]),
    .I1(ff_state[1]),
    .I2(ff_state[3]),
    .I3(ff_next_state_0_12) 
);
defparam ff_xsel_1_s8.INIT=16'h1F00;
  LUT3 ff_state_0_s7 (
    .F(ff_state_0_12),
    .I0(ff_state_5_12),
    .I1(ff_state_0_13),
    .I2(ff_start) 
);
defparam ff_state_0_s7.INIT=8'hF4;
  LUT4 ff_border_detect_s3 (
    .F(ff_border_detect_6),
    .I0(ff_border_detect_9),
    .I1(n1061_20),
    .I2(ff_border_detect_request),
    .I3(w_cache_flush_end) 
);
defparam ff_border_detect_s3.INIT=16'hF088;
  LUT2 n1865_s106 (
    .F(n1865_126),
    .I0(ff_state[4]),
    .I1(n1865_127) 
);
defparam n1865_s106.INIT=4'h4;
  LUT4 n2490_s1 (
    .F(n2490_4),
    .I0(w_register_num[3]),
    .I1(w_register_num[4]),
    .I2(w_register_write),
    .I3(w_register_num[5]) 
);
defparam n2490_s1.INIT=16'h1000;
  LUT4 n317_s1 (
    .F(n317_4),
    .I0(reg_dx[8]),
    .I1(reg_sx[8]),
    .I2(n317_6),
    .I3(n1037_12) 
);
defparam n317_s1.INIT=16'h0A0C;
  LUT4 n318_s1 (
    .F(n318_4),
    .I0(reg_dx[7]),
    .I1(reg_sx[7]),
    .I2(n317_6),
    .I3(n1037_12) 
);
defparam n318_s1.INIT=16'h0503;
  LUT4 n319_s1 (
    .F(n319_4),
    .I0(reg_dx[6]),
    .I1(reg_sx[6]),
    .I2(n317_6),
    .I3(n1037_12) 
);
defparam n319_s1.INIT=16'h0A0C;
  LUT4 n320_s1 (
    .F(n320_4),
    .I0(reg_dx[5]),
    .I1(reg_sx[5]),
    .I2(n317_6),
    .I3(n1037_12) 
);
defparam n320_s1.INIT=16'h0A0C;
  LUT4 n321_s1 (
    .F(n321_4),
    .I0(reg_dx[4]),
    .I1(reg_sx[4]),
    .I2(n317_6),
    .I3(n1037_12) 
);
defparam n321_s1.INIT=16'h0A0C;
  LUT4 n322_s1 (
    .F(n322_4),
    .I0(reg_dx[3]),
    .I1(reg_sx[3]),
    .I2(n317_6),
    .I3(n1037_12) 
);
defparam n322_s1.INIT=16'h0A0C;
  LUT4 n323_s1 (
    .F(n323_4),
    .I0(reg_dx[2]),
    .I1(reg_sx[2]),
    .I2(n317_6),
    .I3(n1037_12) 
);
defparam n323_s1.INIT=16'h0A0C;
  LUT4 n324_s1 (
    .F(n324_4),
    .I0(reg_dx[1]),
    .I1(reg_sx[1]),
    .I2(n317_6),
    .I3(n1037_12) 
);
defparam n324_s1.INIT=16'h0A0C;
  LUT4 n325_s1 (
    .F(n325_4),
    .I0(reg_dx[0]),
    .I1(reg_sx[0]),
    .I2(n317_6),
    .I3(n1037_12) 
);
defparam n325_s1.INIT=16'h0A0C;
  LUT4 n639_s1 (
    .F(n639_4),
    .I0(n639_5),
    .I1(n359_5),
    .I2(n639_6),
    .I3(n359_14) 
);
defparam n639_s1.INIT=16'h5300;
  LUT4 n2707_s1 (
    .F(n2707_4),
    .I0(w_register_num[4]),
    .I1(w_register_num[3]),
    .I2(w_register_write),
    .I3(w_register_num[5]) 
);
defparam n2707_s1.INIT=16'h4000;
  LUT4 n1036_s1 (
    .F(n1036_4),
    .I0(n1036_16),
    .I1(ff_nx[8]),
    .I2(n1036_7),
    .I3(n639_6) 
);
defparam n1036_s1.INIT=16'h3CAA;
  LUT4 n1037_s1 (
    .F(n1037_4),
    .I0(reg_nx[6]),
    .I1(reg_nx[5]),
    .I2(n1037_8),
    .I3(reg_nx[7]) 
);
defparam n1037_s1.INIT=16'h10EF;
  LUT3 n1037_s3 (
    .F(n1037_6),
    .I0(n1037_10),
    .I1(n1001_2),
    .I2(n639_6) 
);
defparam n1037_s3.INIT=8'h53;
  LUT3 n1037_s4 (
    .F(n1037_7),
    .I0(n639_6),
    .I1(n359_5),
    .I2(ff_start) 
);
defparam n1037_s4.INIT=8'h0E;
  LUT4 n1038_s1 (
    .F(n1038_4),
    .I0(reg_nx[5]),
    .I1(n1037_8),
    .I2(n1037_12),
    .I3(reg_nx[6]) 
);
defparam n1038_s1.INIT=16'h040B;
  LUT4 n1038_s2 (
    .F(n1038_5),
    .I0(n1002_2),
    .I1(ff_nx[6]),
    .I2(n1038_6),
    .I3(n639_6) 
);
defparam n1038_s2.INIT=16'hC355;
  LUT3 n1039_s1 (
    .F(n1039_4),
    .I0(n1037_12),
    .I1(reg_nx[5]),
    .I2(n1037_8) 
);
defparam n1039_s1.INIT=8'h41;
  LUT4 n1039_s2 (
    .F(n1039_5),
    .I0(n1003_2),
    .I1(ff_nx[5]),
    .I2(n1039_10),
    .I3(n639_6) 
);
defparam n1039_s2.INIT=16'h3CAA;
  LUT4 n1040_s1 (
    .F(n1040_4),
    .I0(reg_nx[3]),
    .I1(n1040_9),
    .I2(n1037_12),
    .I3(reg_nx[4]) 
);
defparam n1040_s1.INIT=16'h040B;
  LUT4 n1040_s2 (
    .F(n1040_5),
    .I0(n1004_2),
    .I1(ff_nx[4]),
    .I2(n1040_11),
    .I3(n639_6) 
);
defparam n1040_s2.INIT=16'hC355;
  LUT3 n1041_s1 (
    .F(n1041_4),
    .I0(n1037_12),
    .I1(reg_nx[3]),
    .I2(n1040_9) 
);
defparam n1041_s1.INIT=8'h41;
  LUT3 n1041_s2 (
    .F(n1041_5),
    .I0(n1041_8),
    .I1(n1005_2),
    .I2(n639_6) 
);
defparam n1041_s2.INIT=8'hAC;
  LUT4 n1042_s1 (
    .F(n1042_4),
    .I0(n639_6),
    .I1(reg_nx[2]),
    .I2(n1037_12),
    .I3(n1042_6) 
);
defparam n1042_s1.INIT=16'h0E03;
  LUT4 n1042_s2 (
    .F(n1042_5),
    .I0(n359_5),
    .I1(n1042_7),
    .I2(n1042_8),
    .I3(n639_6) 
);
defparam n1042_s2.INIT=16'hF077;
  LUT4 n1043_s1 (
    .F(n1043_4),
    .I0(n1043_6),
    .I1(ff_nx[0]),
    .I2(ff_nx[1]),
    .I3(n639_6) 
);
defparam n1043_s1.INIT=16'hC3AA;
  LUT3 n1044_s1 (
    .F(n1044_4),
    .I0(n1044_6),
    .I1(ff_nx[0]),
    .I2(n639_6) 
);
defparam n1044_s1.INIT=8'hCA;
  LUT4 n1077_s2 (
    .F(n1077_5),
    .I0(n1077_6),
    .I1(ff_start),
    .I2(n639_6),
    .I3(w_register_write) 
);
defparam n1077_s2.INIT=16'h000E;
  LUT4 n1162_s1 (
    .F(n1162_4),
    .I0(ff_ny[7]),
    .I1(ff_ny[8]),
    .I2(n1164_7),
    .I3(ff_ny[9]) 
);
defparam n1162_s1.INIT=16'h10EF;
  LUT3 n1163_s1 (
    .F(n1163_4),
    .I0(ff_ny[7]),
    .I1(n1164_7),
    .I2(ff_ny[8]) 
);
defparam n1163_s1.INIT=8'h4B;
  LUT2 n1166_s1 (
    .F(n1166_4),
    .I0(ff_ny[4]),
    .I1(n1167_4) 
);
defparam n1166_s1.INIT=4'h4;
  LUT4 n1167_s1 (
    .F(n1167_4),
    .I0(ff_ny[0]),
    .I1(ff_ny[1]),
    .I2(ff_ny[2]),
    .I3(ff_ny[3]) 
);
defparam n1167_s1.INIT=16'h0001;
  LUT2 n1169_s1 (
    .F(n1169_4),
    .I0(ff_ny[0]),
    .I1(ff_ny[1]) 
);
defparam n1169_s1.INIT=4'h1;
  LUT3 n1220_s1 (
    .F(n1220_4),
    .I0(n1190_1),
    .I1(w_next_nyb[7]),
    .I2(n1219_8) 
);
defparam n1220_s1.INIT=8'hCA;
  LUT3 n1221_s1 (
    .F(n1221_4),
    .I0(n1191_1),
    .I1(w_next_nyb[6]),
    .I2(n1219_8) 
);
defparam n1221_s1.INIT=8'hCA;
  LUT3 n1222_s1 (
    .F(n1222_4),
    .I0(n1192_1),
    .I1(w_next_nyb[5]),
    .I2(n1219_8) 
);
defparam n1222_s1.INIT=8'hCA;
  LUT3 n1223_s1 (
    .F(n1223_4),
    .I0(n1193_1),
    .I1(w_next_nyb[4]),
    .I2(n1219_8) 
);
defparam n1223_s1.INIT=8'hCA;
  LUT3 n1224_s1 (
    .F(n1224_4),
    .I0(n1194_1),
    .I1(w_next_nyb[3]),
    .I2(n1219_8) 
);
defparam n1224_s1.INIT=8'hCA;
  LUT3 n1225_s1 (
    .F(n1225_4),
    .I0(n1195_1),
    .I1(w_next_nyb[2]),
    .I2(n1219_8) 
);
defparam n1225_s1.INIT=8'hCA;
  LUT3 n1226_s1 (
    .F(n1226_4),
    .I0(n1196_1),
    .I1(w_next_nyb[1]),
    .I2(n1219_8) 
);
defparam n1226_s1.INIT=8'h35;
  LUT3 n1227_s1 (
    .F(n1227_4),
    .I0(n1197_1),
    .I1(w_next_nyb[0]),
    .I2(n1219_8) 
);
defparam n1227_s1.INIT=8'hCA;
  LUT2 n1297_s1 (
    .F(n1297_4),
    .I0(ff_state[0]),
    .I1(n1297_8) 
);
defparam n1297_s1.INIT=4'h4;
  LUT4 n1935_s6 (
    .F(n1935_9),
    .I0(ff_state[4]),
    .I1(ff_state[1]),
    .I2(ff_state[3]),
    .I3(n1935_13) 
);
defparam n1935_s6.INIT=16'hBCD5;
  LUT3 n1935_s7 (
    .F(n1935_10),
    .I0(n1935_26),
    .I1(n1935_15),
    .I2(ff_state[4]) 
);
defparam n1935_s7.INIT=8'hE0;
  LUT2 n1935_s8 (
    .F(n1935_11),
    .I0(ff_start),
    .I1(ff_state[5]) 
);
defparam n1935_s8.INIT=4'h1;
  LUT4 n1935_s9 (
    .F(n1935_12),
    .I0(ff_command[2]),
    .I1(ff_command[1]),
    .I2(n1935_16),
    .I3(n1935_17) 
);
defparam n1935_s9.INIT=16'h001F;
  LUT4 n1936_s7 (
    .F(n1936_10),
    .I0(n1936_25),
    .I1(n1936_23),
    .I2(ff_state[3]),
    .I3(n1936_16) 
);
defparam n1936_s7.INIT=16'hBF00;
  LUT4 n1936_s8 (
    .F(n1936_11),
    .I0(ff_state[3]),
    .I1(ff_state[0]),
    .I2(n1936_17),
    .I3(n1936_18) 
);
defparam n1936_s8.INIT=16'h4000;
  LUT4 n1936_s9 (
    .F(n1936_12),
    .I0(n1936_18),
    .I1(n1936_19),
    .I2(n1936_20),
    .I3(n1935_11) 
);
defparam n1936_s9.INIT=16'h4F00;
  LUT4 n1936_s10 (
    .F(n1936_13),
    .I0(ff_command[3]),
    .I1(ff_command[1]),
    .I2(ff_command[2]),
    .I3(ff_start) 
);
defparam n1936_s10.INIT=16'h3D00;
  LUT4 n1937_s6 (
    .F(n1937_9),
    .I0(n1937_27),
    .I1(n1936_23),
    .I2(ff_state[3]),
    .I3(n1936_16) 
);
defparam n1937_s6.INIT=16'hBF00;
  LUT4 n1937_s7 (
    .F(n1937_10),
    .I0(n1937_13),
    .I1(n1937_25),
    .I2(n1937_15),
    .I3(n1937_16) 
);
defparam n1937_s7.INIT=16'hF800;
  LUT4 n1937_s8 (
    .F(n1937_11),
    .I0(n1937_17),
    .I1(n1937_18),
    .I2(n1937_19),
    .I3(n1937_20) 
);
defparam n1937_s8.INIT=16'h004F;
  LUT4 n1938_s7 (
    .F(n1938_10),
    .I0(n1936_18),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(n1938_13) 
);
defparam n1938_s7.INIT=16'hEF00;
  LUT4 n1938_s8 (
    .F(n1938_11),
    .I0(ff_count_valid_13),
    .I1(n1938_14),
    .I2(ff_state[4]),
    .I3(n1938_15) 
);
defparam n1938_s8.INIT=16'h00F4;
  LUT4 n1938_s9 (
    .F(n1938_12),
    .I0(n1938_23),
    .I1(n1297_4),
    .I2(n1936_16),
    .I3(n1938_17) 
);
defparam n1938_s9.INIT=16'h00EF;
  LUT4 n1836_s91 (
    .F(n1836_95),
    .I0(n1479_9),
    .I1(ff_dx[1]),
    .I2(n1836_98),
    .I3(n1836_99) 
);
defparam n1836_s91.INIT=16'hCDC0;
  LUT4 n1836_s92 (
    .F(n1836_96),
    .I0(n1836_100),
    .I1(n1836_101),
    .I2(n551_30),
    .I3(n1844_92) 
);
defparam n1836_s92.INIT=16'h03F5;
  LUT4 n1837_s88 (
    .F(n1837_92),
    .I0(ff_dy[7]),
    .I1(ff_dy[8]),
    .I2(n1844_92),
    .I3(ff_next_vram1_3_13) 
);
defparam n1837_s88.INIT=16'h0305;
  LUT4 n1837_s89 (
    .F(n1837_93),
    .I0(ff_sy[7]),
    .I1(ff_sy[8]),
    .I2(ff_next_vram1_3_13),
    .I3(n1844_92) 
);
defparam n1837_s89.INIT=16'h3500;
  LUT3 n1838_s88 (
    .F(n1838_92),
    .I0(n1838_96),
    .I1(n1838_94),
    .I2(n1839_92) 
);
defparam n1838_s88.INIT=8'h01;
  LUT4 n1839_s88 (
    .F(n1839_92),
    .I0(ff_sy[6]),
    .I1(ff_sy[7]),
    .I2(ff_next_vram1_3_13),
    .I3(n1844_92) 
);
defparam n1839_s88.INIT=16'h3500;
  LUT4 n1839_s89 (
    .F(n1839_93),
    .I0(n1840_92),
    .I1(n1838_94),
    .I2(n1840_93),
    .I3(n551_30) 
);
defparam n1839_s89.INIT=16'h0C05;
  LUT4 n1840_s88 (
    .F(n1840_92),
    .I0(ff_dy[5]),
    .I1(ff_dy[6]),
    .I2(n1844_92),
    .I3(ff_next_vram1_3_13) 
);
defparam n1840_s88.INIT=16'h0C0A;
  LUT4 n1840_s89 (
    .F(n1840_93),
    .I0(ff_sy[5]),
    .I1(ff_sy[6]),
    .I2(ff_next_vram1_3_13),
    .I3(n1844_92) 
);
defparam n1840_s89.INIT=16'hCA00;
  LUT2 n1840_s90 (
    .F(n1840_94),
    .I0(n1841_94),
    .I1(n1841_92) 
);
defparam n1840_s90.INIT=4'h1;
  LUT4 n1841_s88 (
    .F(n1841_92),
    .I0(ff_dy[4]),
    .I1(ff_dy[5]),
    .I2(n1844_92),
    .I3(ff_next_vram1_3_13) 
);
defparam n1841_s88.INIT=16'h0305;
  LUT3 n1841_s89 (
    .F(n1841_93),
    .I0(n1838_96),
    .I1(n1842_94),
    .I2(n1842_92) 
);
defparam n1841_s89.INIT=8'h01;
  LUT4 n1841_s90 (
    .F(n1841_94),
    .I0(ff_sy[4]),
    .I1(ff_sy[5]),
    .I2(ff_next_vram1_3_13),
    .I3(n1844_92) 
);
defparam n1841_s90.INIT=16'h3500;
  LUT4 n1842_s88 (
    .F(n1842_92),
    .I0(ff_dy[3]),
    .I1(ff_dy[4]),
    .I2(n1844_92),
    .I3(ff_next_vram1_3_13) 
);
defparam n1842_s88.INIT=16'h0305;
  LUT3 n1842_s89 (
    .F(n1842_93),
    .I0(n1838_96),
    .I1(n1843_92),
    .I2(n1843_94) 
);
defparam n1842_s89.INIT=8'h01;
  LUT4 n1842_s90 (
    .F(n1842_94),
    .I0(ff_sy[3]),
    .I1(ff_sy[4]),
    .I2(ff_next_vram1_3_13),
    .I3(n1844_92) 
);
defparam n1842_s90.INIT=16'h3500;
  LUT4 n1843_s88 (
    .F(n1843_92),
    .I0(ff_dy[2]),
    .I1(ff_dy[3]),
    .I2(n1844_92),
    .I3(ff_next_vram1_3_13) 
);
defparam n1843_s88.INIT=16'h0305;
  LUT4 n1843_s89 (
    .F(n1843_93),
    .I0(n1843_95),
    .I1(n551_30),
    .I2(n1843_96),
    .I3(n1844_92) 
);
defparam n1843_s89.INIT=16'h0503;
  LUT4 n1843_s90 (
    .F(n1843_94),
    .I0(ff_sy[2]),
    .I1(ff_sy[3]),
    .I2(ff_next_vram1_3_13),
    .I3(n1844_92) 
);
defparam n1843_s90.INIT=16'h3500;
  LUT2 n1844_s88 (
    .F(n1844_92),
    .I0(ff_state[4]),
    .I1(n1844_94) 
);
defparam n1844_s88.INIT=4'h1;
  LUT4 n1844_s89 (
    .F(n1844_93),
    .I0(n1844_95),
    .I1(n1843_96),
    .I2(n1844_96),
    .I3(n551_30) 
);
defparam n1844_s89.INIT=16'h0C05;
  LUT3 n1845_s88 (
    .F(n1845_92),
    .I0(n1845_101),
    .I1(ff_sy[0]),
    .I2(ff_next_vram1_3_13) 
);
defparam n1845_s88.INIT=8'hCA;
  LUT4 n1845_s89 (
    .F(n1845_93),
    .I0(n1845_95),
    .I1(n551_30),
    .I2(n1844_96),
    .I3(n1845_103) 
);
defparam n1845_s89.INIT=16'h000D;
  LUT4 n1846_s88 (
    .F(n1846_92),
    .I0(n1479_9),
    .I1(ff_dx[7]),
    .I2(n1836_98),
    .I3(n1846_95) 
);
defparam n1846_s88.INIT=16'h3730;
  LUT4 n1846_s89 (
    .F(n1846_93),
    .I0(n1845_92),
    .I1(n1845_95),
    .I2(n551_30),
    .I3(n1844_92) 
);
defparam n1846_s89.INIT=16'hAFC0;
  LUT3 n1846_s90 (
    .F(n1846_94),
    .I0(n1846_96),
    .I1(w_status_border_position[6]),
    .I2(n1846_97) 
);
defparam n1846_s90.INIT=8'hCA;
  LUT3 n1847_s88 (
    .F(n1847_92),
    .I0(n1847_94),
    .I1(w_status_border_position[5]),
    .I2(n1846_97) 
);
defparam n1847_s88.INIT=8'hCA;
  LUT4 n1847_s89 (
    .F(n1847_93),
    .I0(n1847_95),
    .I1(n1846_92),
    .I2(n1844_92),
    .I3(n551_30) 
);
defparam n1847_s89.INIT=16'h03F5;
  LUT3 n1848_s88 (
    .F(n1848_92),
    .I0(n1848_94),
    .I1(w_status_border_position[4]),
    .I2(n1846_97) 
);
defparam n1848_s88.INIT=8'hCA;
  LUT4 n1848_s89 (
    .F(n1848_93),
    .I0(n1847_95),
    .I1(n1848_95),
    .I2(n1844_92),
    .I3(n551_30) 
);
defparam n1848_s89.INIT=16'hFA0C;
  LUT3 n1849_s88 (
    .F(n1849_92),
    .I0(n1849_94),
    .I1(w_status_border_position[3]),
    .I2(n1846_97) 
);
defparam n1849_s88.INIT=8'hCA;
  LUT4 n1849_s89 (
    .F(n1849_93),
    .I0(n1848_95),
    .I1(n1849_95),
    .I2(n1844_92),
    .I3(n551_30) 
);
defparam n1849_s89.INIT=16'hFA0C;
  LUT3 n1850_s88 (
    .F(n1850_92),
    .I0(n1850_94),
    .I1(w_status_border_position[2]),
    .I2(n1846_97) 
);
defparam n1850_s88.INIT=8'hCA;
  LUT4 n1850_s89 (
    .F(n1850_93),
    .I0(n1849_95),
    .I1(n1850_95),
    .I2(n1844_92),
    .I3(n551_30) 
);
defparam n1850_s89.INIT=16'hFA0C;
  LUT3 n1851_s88 (
    .F(n1851_92),
    .I0(n1851_94),
    .I1(w_status_border_position[1]),
    .I2(n1846_97) 
);
defparam n1851_s88.INIT=8'hCA;
  LUT4 n1851_s89 (
    .F(n1851_93),
    .I0(n1852_92),
    .I1(n1850_95),
    .I2(n1844_92),
    .I3(n551_30) 
);
defparam n1851_s89.INIT=16'h03F5;
  LUT4 n1852_s88 (
    .F(n1852_92),
    .I0(n1479_9),
    .I1(ff_dx[2]),
    .I2(n1836_98),
    .I3(n1852_94) 
);
defparam n1852_s88.INIT=16'h3730;
  LUT4 n1852_s89 (
    .F(n1852_93),
    .I0(n551_30),
    .I1(n1836_95),
    .I2(n1844_92),
    .I3(n1836_106) 
);
defparam n1852_s89.INIT=16'hA4F4;
  LUT3 ff_sx_9_s4 (
    .F(ff_sx_9_9),
    .I0(ff_cache_vram_valid),
    .I1(w_status_command_execute),
    .I2(ff_count_valid) 
);
defparam ff_sx_9_s4.INIT=8'h40;
  LUT3 ff_read_color_s4 (
    .F(ff_read_color_9),
    .I0(ff_state[0]),
    .I1(ff_state[5]),
    .I2(n1297_8) 
);
defparam ff_read_color_s4.INIT=8'h80;
  LUT2 ff_read_color_s5 (
    .F(ff_read_color_10),
    .I0(n1338_12),
    .I1(n1061_20) 
);
defparam ff_read_color_s5.INIT=4'h8;
  LUT4 ff_transfer_ready_s4 (
    .F(ff_transfer_ready_7),
    .I0(ff_command[2]),
    .I1(ff_state[1]),
    .I2(ff_transfer_ready_15),
    .I3(ff_transfer_ready_10) 
);
defparam ff_transfer_ready_s4.INIT=16'h6000;
  LUT4 ff_transfer_ready_s5 (
    .F(ff_transfer_ready_8),
    .I0(ff_count_valid),
    .I1(ff_start),
    .I2(ff_transfer_ready_11),
    .I3(n1297_10) 
);
defparam ff_transfer_ready_s5.INIT=16'h001F;
  LUT4 n1930_s5 (
    .F(n1930_11),
    .I0(w_cache_flush_end),
    .I1(n1930_13),
    .I2(n1930_14),
    .I3(ff_state[5]) 
);
defparam n1930_s5.INIT=16'h77F0;
  LUT4 ff_source_7_s3 (
    .F(ff_source_7_7),
    .I0(ff_cache_vram_valid),
    .I1(ff_state[5]),
    .I2(ff_source_7_8),
    .I3(n1864_116) 
);
defparam ff_source_7_s3.INIT=16'h0100;
  LUT3 ff_dx_8_s4 (
    .F(ff_dx_8_9),
    .I0(ff_maj),
    .I1(n1219_8),
    .I2(n639_6) 
);
defparam ff_dx_8_s4.INIT=8'h80;
  LUT4 ff_cache_vram_wdata_7_s7 (
    .F(ff_cache_vram_wdata_7_12),
    .I0(ff_next_state_5_20),
    .I1(ff_cache_vram_wdata_7_14),
    .I2(ff_state[5]),
    .I3(ff_state[4]) 
);
defparam ff_cache_vram_wdata_7_s7.INIT=16'h0C05;
  LUT4 ff_cache_vram_wdata_7_s8 (
    .F(ff_cache_vram_wdata_7_13),
    .I0(n1930_13),
    .I1(ff_state[5]),
    .I2(ff_cache_vram_valid),
    .I3(ff_start) 
);
defparam ff_cache_vram_wdata_7_s8.INIT=16'h000B;
  LUT4 ff_next_state_5_s9 (
    .F(ff_next_state_5_13),
    .I0(n1297_8),
    .I1(ff_next_state_5_15),
    .I2(ff_next_state_5_16),
    .I3(ff_next_state_5_24) 
);
defparam ff_next_state_5_s9.INIT=16'h0100;
  LUT2 ff_next_state_0_s8 (
    .F(ff_next_state_0_12),
    .I0(ff_next_state_0_15),
    .I1(ff_next_state_5_13) 
);
defparam ff_next_state_0_s8.INIT=4'h4;
  LUT4 ff_state_5_s7 (
    .F(ff_state_5_12),
    .I0(ff_read_color),
    .I1(ff_read_color_9),
    .I2(ff_state_5_14),
    .I3(n1936_18) 
);
defparam ff_state_5_s7.INIT=16'h00F4;
  LUT3 ff_state_5_s8 (
    .F(ff_state_5_13),
    .I0(ff_state_5_15),
    .I1(ff_transfer_ready_15),
    .I2(ff_state[5]) 
);
defparam ff_state_5_s8.INIT=8'h80;
  LUT4 ff_cache_flush_start_s7 (
    .F(ff_cache_flush_start_12),
    .I0(n1937_13),
    .I1(ff_state[5]),
    .I2(n1867_97),
    .I3(ff_cache_flush_start_13) 
);
defparam ff_cache_flush_start_s7.INIT=16'h00EF;
  LUT4 ff_cache_vram_valid_s8 (
    .F(ff_cache_vram_valid_13),
    .I0(ff_cache_vram_valid_17),
    .I1(n1930_13),
    .I2(ff_state[5]),
    .I3(ff_cache_vram_valid_15) 
);
defparam ff_cache_vram_valid_s8.INIT=16'hCA00;
  LUT2 ff_count_valid_s8 (
    .F(ff_count_valid_13),
    .I0(ff_state[3]),
    .I1(ff_count_valid_16) 
);
defparam ff_count_valid_s8.INIT=4'h4;
  LUT4 ff_count_valid_s9 (
    .F(ff_count_valid_14),
    .I0(ff_count_valid_17),
    .I1(ff_state[3]),
    .I2(ff_state[5]),
    .I3(ff_state[4]) 
);
defparam ff_count_valid_s9.INIT=16'h000B;
  LUT4 ff_count_valid_s10 (
    .F(ff_count_valid_15),
    .I0(ff_count_valid_18),
    .I1(ff_state[5]),
    .I2(ff_cache_vram_valid),
    .I3(ff_count_valid_19) 
);
defparam ff_count_valid_s10.INIT=16'h0700;
  LUT3 n1861_s99 (
    .F(n1861_113),
    .I0(ff_state[3]),
    .I1(ff_state[2]),
    .I2(ff_state[0]) 
);
defparam n1861_s99.INIT=8'h70;
  LUT4 n1861_s100 (
    .F(n1861_114),
    .I0(ff_state[3]),
    .I1(n2015_6),
    .I2(ff_next_state[5]),
    .I3(ff_dx[8]) 
);
defparam n1861_s100.INIT=16'h1000;
  LUT4 n1861_s101 (
    .F(n1861_115),
    .I0(ff_state[3]),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(ff_state[2]) 
);
defparam n1861_s101.INIT=16'h5300;
  LUT4 n1818_s126 (
    .F(n1818_152),
    .I0(ff_state[3]),
    .I1(n1932_14),
    .I2(ff_cache_vram_write),
    .I3(n1932_16) 
);
defparam n1818_s126.INIT=16'h1000;
  LUT2 n1818_s127 (
    .F(n1818_153),
    .I0(ff_state[5]),
    .I1(n1818_154) 
);
defparam n1818_s127.INIT=4'h1;
  LUT3 n1479_s3 (
    .F(n1479_8),
    .I0(w_cache_vram_rdata[0]),
    .I1(w_cache_vram_rdata[4]),
    .I2(n1477_10) 
);
defparam n1479_s3.INIT=8'hCA;
  LUT2 n1479_s4 (
    .F(n1479_9),
    .I0(reg_screen_mode[3]),
    .I1(n551_30) 
);
defparam n1479_s4.INIT=4'h4;
  LUT3 n1478_s3 (
    .F(n1478_8),
    .I0(w_cache_vram_rdata[1]),
    .I1(w_cache_vram_rdata[5]),
    .I2(n1477_10) 
);
defparam n1478_s3.INIT=8'hCA;
  LUT3 n1383_s4 (
    .F(n1383_9),
    .I0(ff_start),
    .I1(ff_count_valid),
    .I2(ff_transfer_ready_11) 
);
defparam n1383_s4.INIT=8'h40;
  LUT4 n1219_s3 (
    .F(n1219_8),
    .I0(n1219_9),
    .I1(n1219_10),
    .I2(n1219_11),
    .I3(n1278_9) 
);
defparam n1219_s3.INIT=16'h7F00;
  LUT4 n316_s3 (
    .F(n316_8),
    .I0(ff_command[3]),
    .I1(n1037_9),
    .I2(ff_command[2]),
    .I3(n359_5) 
);
defparam n316_s3.INIT=16'h00BF;
  LUT3 n1826_s89 (
    .F(n1826_95),
    .I0(n1826_97),
    .I1(ff_read_byte[0]),
    .I2(n1826_98) 
);
defparam n1826_s89.INIT=8'h53;
  LUT3 n1825_s88 (
    .F(n1825_94),
    .I0(n1825_96),
    .I1(ff_read_byte[1]),
    .I2(n1826_98) 
);
defparam n1825_s88.INIT=8'hAC;
  LUT3 n1824_s85 (
    .F(n1824_91),
    .I0(n1824_94),
    .I1(ff_read_byte[2]),
    .I2(n1824_95) 
);
defparam n1824_s85.INIT=8'h3A;
  LUT4 n1824_s86 (
    .F(n1824_92),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam n1824_s86.INIT=16'hC788;
  LUT4 n1824_s87 (
    .F(n1824_93),
    .I0(n1824_96),
    .I1(n1824_105),
    .I2(ff_state[5]),
    .I3(n1824_92) 
);
defparam n1824_s87.INIT=16'h0305;
  LUT4 n1823_s85 (
    .F(n1823_91),
    .I0(n1823_103),
    .I1(n1823_95),
    .I2(n469_8),
    .I3(n1824_92) 
);
defparam n1823_s85.INIT=16'h1000;
  LUT4 n1823_s86 (
    .F(n1823_92),
    .I0(ff_color[3]),
    .I1(ff_read_byte[3]),
    .I2(n1824_92),
    .I3(ff_state[4]) 
);
defparam n1823_s86.INIT=16'h0C0A;
  LUT4 n1823_s87 (
    .F(n1823_93),
    .I0(n1823_96),
    .I1(ff_read_byte[3]),
    .I2(n1824_95),
    .I3(n1823_105) 
);
defparam n1823_s87.INIT=16'hC500;
  LUT4 n1822_s85 (
    .F(n1822_91),
    .I0(n1826_97),
    .I1(ff_read_byte[4]),
    .I2(n469_8),
    .I3(n1822_94) 
);
defparam n1822_s85.INIT=16'h0305;
  LUT3 n1822_s86 (
    .F(n1822_92),
    .I0(n1822_103),
    .I1(n1822_96),
    .I2(n1824_92) 
);
defparam n1822_s86.INIT=8'hD0;
  LUT4 n1822_s87 (
    .F(n1822_93),
    .I0(ff_color[4]),
    .I1(ff_read_byte[4]),
    .I2(n1824_92),
    .I3(ff_state[4]) 
);
defparam n1822_s87.INIT=16'h0C0A;
  LUT3 n1821_s85 (
    .F(n1821_91),
    .I0(ff_color[5]),
    .I1(ff_read_byte[5]),
    .I2(ff_state[4]) 
);
defparam n1821_s85.INIT=8'hCA;
  LUT4 n1821_s86 (
    .F(n1821_92),
    .I0(n1821_101),
    .I1(n1821_94),
    .I2(n1821_95),
    .I3(n469_8) 
);
defparam n1821_s86.INIT=16'hEE0F;
  LUT2 n1820_s85 (
    .F(n1820_91),
    .I0(n1824_94),
    .I1(n1820_104) 
);
defparam n1820_s85.INIT=4'h8;
  LUT4 n1820_s86 (
    .F(n1820_92),
    .I0(n1820_102),
    .I1(n1820_96),
    .I2(n469_8),
    .I3(n1824_92) 
);
defparam n1820_s86.INIT=16'h3500;
  LUT4 n1820_s87 (
    .F(n1820_93),
    .I0(ff_color[6]),
    .I1(ff_read_byte[6]),
    .I2(n1824_92),
    .I3(ff_state[4]) 
);
defparam n1820_s87.INIT=16'h0C0A;
  LUT2 n1819_s87 (
    .F(n1819_93),
    .I0(n1823_96),
    .I1(n1820_104) 
);
defparam n1819_s87.INIT=4'h8;
  LUT4 n1819_s88 (
    .F(n1819_94),
    .I0(ff_state[5]),
    .I1(n1819_96),
    .I2(n1819_104),
    .I3(n1824_92) 
);
defparam n1819_s88.INIT=16'h0100;
  LUT4 n1819_s89 (
    .F(n1819_95),
    .I0(ff_color[7]),
    .I1(ff_read_byte[7]),
    .I2(ff_state[5]),
    .I3(ff_state[4]) 
);
defparam n1819_s89.INIT=16'h0C0A;
  LUT4 n1934_s8 (
    .F(n1934_13),
    .I0(n1934_17),
    .I1(ff_state[4]),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1934_s8.INIT=16'h3FF4;
  LUT2 n1934_s9 (
    .F(n1934_14),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam n1934_s9.INIT=4'h1;
  LUT3 n1934_s11 (
    .F(n1934_16),
    .I0(n1934_27),
    .I1(n1934_23),
    .I2(n1936_11) 
);
defparam n1934_s11.INIT=8'hC8;
  LUT3 n1933_s9 (
    .F(n1933_14),
    .I0(n1933_17),
    .I1(n1933_18),
    .I2(n1937_17) 
);
defparam n1933_s9.INIT=8'h0E;
  LUT4 n1933_s10 (
    .F(n1933_15),
    .I0(n1933_19),
    .I1(n1936_18),
    .I2(n1933_20),
    .I3(ff_state[4]) 
);
defparam n1933_s10.INIT=16'hBB0F;
  LUT4 n1933_s11 (
    .F(n1933_16),
    .I0(n1936_18),
    .I1(n1936_17),
    .I2(n1933_21),
    .I3(n1934_23) 
);
defparam n1933_s11.INIT=16'hF800;
  LUT2 n1932_s9 (
    .F(n1932_14),
    .I0(ff_state[1]),
    .I1(ff_state[2]) 
);
defparam n1932_s9.INIT=4'h8;
  LUT2 n1932_s10 (
    .F(n1932_15),
    .I0(ff_cache_vram_wdata_7_14),
    .I1(ff_next_state_5_16) 
);
defparam n1932_s10.INIT=4'h8;
  LUT3 n1932_s11 (
    .F(n1932_16),
    .I0(n2015_6),
    .I1(ff_state[0]),
    .I2(ff_dx[8]) 
);
defparam n1932_s11.INIT=8'h40;
  LUT2 n1931_s8 (
    .F(n1931_13),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam n1931_s8.INIT=4'h4;
  LUT4 n1931_s9 (
    .F(n1931_14),
    .I0(ff_next_state[3]),
    .I1(ff_next_state[4]),
    .I2(ff_next_state[5]),
    .I3(n1931_15) 
);
defparam n1931_s9.INIT=16'h8000;
  LUT3 n1930_s6 (
    .F(n1930_12),
    .I0(ff_sx[9]),
    .I1(n1930_15),
    .I2(n1930_16) 
);
defparam n1930_s6.INIT=8'h40;
  LUT4 n1929_s9 (
    .F(n1929_14),
    .I0(ff_state[3]),
    .I1(ff_state[1]),
    .I2(ff_state[0]),
    .I3(ff_state[2]) 
);
defparam n1929_s9.INIT=16'hB64F;
  LUT4 n1929_s10 (
    .F(n1929_15),
    .I0(n1930_12),
    .I1(ff_eq),
    .I2(ff_state[5]),
    .I3(n1867_97) 
);
defparam n1929_s10.INIT=16'h0D00;
  LUT4 n1929_s11 (
    .F(n1929_16),
    .I0(ff_state[0]),
    .I1(ff_state[4]),
    .I2(ff_state[5]),
    .I3(ff_start) 
);
defparam n1929_s11.INIT=16'h001F;
  LUT2 w_next_1_s3 (
    .F(w_next_1_8),
    .I0(reg_screen_mode[2]),
    .I1(n2015_6) 
);
defparam w_next_1_s3.INIT=4'h4;
  LUT4 n1864_s99 (
    .F(n1864_115),
    .I0(ff_next_state[2]),
    .I1(n1932_16),
    .I2(n1864_117),
    .I3(ff_state[2]) 
);
defparam n1864_s99.INIT=16'hB0BB;
  LUT2 n1864_s100 (
    .F(n1864_116),
    .I0(ff_state[2]),
    .I1(ff_state[0]) 
);
defparam n1864_s100.INIT=4'h4;
  LUT3 n1862_s93 (
    .F(n1862_107),
    .I0(n2015_6),
    .I1(ff_next_state[4]),
    .I2(ff_dx[8]) 
);
defparam n1862_s93.INIT=8'h40;
  LUT4 n1862_s94 (
    .F(n1862_108),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(ff_state[0]) 
);
defparam n1862_s94.INIT=16'hC8BF;
  LUT4 ff_state_0_s8 (
    .F(ff_state_0_13),
    .I0(n1818_154),
    .I1(ff_state[5]),
    .I2(ff_state_5_13),
    .I3(ff_cache_vram_valid) 
);
defparam ff_state_0_s8.INIT=16'h000D;
  LUT4 n1865_s107 (
    .F(n1865_127),
    .I0(ff_state[1]),
    .I1(ff_state[3]),
    .I2(ff_state[0]),
    .I3(ff_state[2]) 
);
defparam n1865_s107.INIT=16'h31F3;
  LUT4 n317_s3 (
    .F(n317_6),
    .I0(ff_command[0]),
    .I1(ff_command[1]),
    .I2(ff_command[3]),
    .I3(ff_start) 
);
defparam n317_s3.INIT=16'h9000;
  LUT3 n359_s2 (
    .F(n359_5),
    .I0(n359_7),
    .I1(n359_8),
    .I2(n359_9) 
);
defparam n359_s2.INIT=8'h01;
  LUT2 n639_s2 (
    .F(n639_5),
    .I0(ff_maj),
    .I1(n1219_8) 
);
defparam n639_s2.INIT=4'h4;
  LUT4 n639_s3 (
    .F(n639_6),
    .I0(ff_command[3]),
    .I1(ff_command[1]),
    .I2(ff_command[2]),
    .I3(ff_command[0]) 
);
defparam n639_s3.INIT=16'h4000;
  LUT4 n1036_s4 (
    .F(n1036_7),
    .I0(ff_nx[5]),
    .I1(ff_nx[6]),
    .I2(ff_nx[7]),
    .I3(n1039_10) 
);
defparam n1036_s4.INIT=16'h0100;
  LUT3 n1036_s5 (
    .F(n1036_8),
    .I0(n639_6),
    .I1(n1036_10),
    .I2(reg_nx[8]) 
);
defparam n1036_s5.INIT=8'hB4;
  LUT3 n1037_s5 (
    .F(n1037_8),
    .I0(reg_nx[4]),
    .I1(reg_nx[3]),
    .I2(n1040_9) 
);
defparam n1037_s5.INIT=8'h10;
  LUT2 n1037_s6 (
    .F(n1037_9),
    .I0(ff_command[0]),
    .I1(ff_command[1]) 
);
defparam n1037_s6.INIT=4'h4;
  LUT4 n1037_s7 (
    .F(n1037_10),
    .I0(ff_nx[5]),
    .I1(ff_nx[6]),
    .I2(n1039_10),
    .I3(ff_nx[7]) 
);
defparam n1037_s7.INIT=16'hEF10;
  LUT2 n1038_s3 (
    .F(n1038_6),
    .I0(ff_nx[5]),
    .I1(n1039_10) 
);
defparam n1038_s3.INIT=4'h4;
  LUT2 n1042_s3 (
    .F(n1042_6),
    .I0(reg_nx[1]),
    .I1(reg_nx[0]) 
);
defparam n1042_s3.INIT=4'h1;
  LUT2 n1042_s4 (
    .F(n1042_7),
    .I0(ff_start),
    .I1(n1006_2) 
);
defparam n1042_s4.INIT=4'h4;
  LUT4 n1042_s5 (
    .F(n1042_8),
    .I0(reg_nx[2]),
    .I1(ff_nx[2]),
    .I2(n1039_7),
    .I3(ff_start) 
);
defparam n1042_s5.INIT=16'h55C3;
  LUT4 n1043_s3 (
    .F(n1043_6),
    .I0(n1037_12),
    .I1(n1043_8),
    .I2(n1007_2),
    .I3(n359_5) 
);
defparam n1043_s3.INIT=16'hF0EE;
  LUT3 n1043_s4 (
    .F(n1043_7),
    .I0(n1043_8),
    .I1(reg_nx[1]),
    .I2(n639_6) 
);
defparam n1043_s4.INIT=8'hCA;
  LUT3 n1044_s3 (
    .F(n1044_6),
    .I0(n1044_8),
    .I1(n1008_2),
    .I2(n359_5) 
);
defparam n1044_s3.INIT=8'h35;
  LUT3 n1044_s4 (
    .F(n1044_7),
    .I0(w_next[0]),
    .I1(reg_nx[0]),
    .I2(n639_6) 
);
defparam n1044_s4.INIT=8'h3D;
  LUT3 n1077_s3 (
    .F(n1077_6),
    .I0(n359_5),
    .I1(n1077_7),
    .I2(ff_sx_9_9) 
);
defparam n1077_s3.INIT=8'h10;
  LUT2 n1164_s2 (
    .F(n1164_5),
    .I0(ff_ny[4]),
    .I1(ff_ny[5]) 
);
defparam n1164_s2.INIT=4'h1;
  LUT4 n1935_s10 (
    .F(n1935_13),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(ff_state[4]) 
);
defparam n1935_s10.INIT=16'h2385;
  LUT4 n1935_s12 (
    .F(n1935_15),
    .I0(n359_7),
    .I1(n1935_18),
    .I2(ff_state[1]),
    .I3(n1935_19) 
);
defparam n1935_s12.INIT=16'h0BF0;
  LUT2 n1935_s13 (
    .F(n1935_16),
    .I0(ff_command[3]),
    .I1(ff_start) 
);
defparam n1935_s13.INIT=4'h8;
  LUT4 n1935_s14 (
    .F(n1935_17),
    .I0(n1935_20),
    .I1(ff_state[4]),
    .I2(ff_state[2]),
    .I3(n1934_23) 
);
defparam n1935_s14.INIT=16'h4100;
  LUT2 n1936_s13 (
    .F(n1936_16),
    .I0(ff_start),
    .I1(ff_state[5]) 
);
defparam n1936_s13.INIT=4'h4;
  LUT3 n1936_s14 (
    .F(n1936_17),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[4]) 
);
defparam n1936_s14.INIT=8'h01;
  LUT4 n1936_s15 (
    .F(n1936_18),
    .I0(n359_8),
    .I1(n359_9),
    .I2(n359_7),
    .I3(n1077_7) 
);
defparam n1936_s15.INIT=16'hFE00;
  LUT4 n1936_s16 (
    .F(n1936_19),
    .I0(n1936_23),
    .I1(n1937_15),
    .I2(ff_state[1]),
    .I3(ff_state[2]) 
);
defparam n1936_s16.INIT=16'h600E;
  LUT3 n1936_s17 (
    .F(n1936_20),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(n1936_21) 
);
defparam n1936_s17.INIT=8'h7E;
  LUT4 n1937_s10 (
    .F(n1937_13),
    .I0(ff_state[0]),
    .I1(ff_state[2]),
    .I2(n1937_21),
    .I3(ff_state[1]) 
);
defparam n1937_s10.INIT=16'hCF5D;
  LUT2 n1937_s12 (
    .F(n1937_15),
    .I0(ff_state[3]),
    .I1(ff_state[4]) 
);
defparam n1937_s12.INIT=4'h8;
  LUT4 n1937_s13 (
    .F(n1937_16),
    .I0(ff_count_valid_17),
    .I1(n1936_18),
    .I2(n1937_22),
    .I3(n1935_11) 
);
defparam n1937_s13.INIT=16'h1F00;
  LUT3 n1937_s14 (
    .F(n1937_17),
    .I0(ff_state[0]),
    .I1(n359_7),
    .I2(n1935_18) 
);
defparam n1937_s14.INIT=8'h10;
  LUT4 n1937_s15 (
    .F(n1937_18),
    .I0(ff_state[2]),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(ff_state[3]) 
);
defparam n1937_s15.INIT=16'h000D;
  LUT4 n1937_s16 (
    .F(n1937_19),
    .I0(n1931_13),
    .I1(ff_state[3]),
    .I2(ff_state[4]),
    .I3(n1935_11) 
);
defparam n1937_s16.INIT=16'h1400;
  LUT4 n1937_s17 (
    .F(n1937_20),
    .I0(ff_command[2]),
    .I1(ff_command[3]),
    .I2(ff_command[1]),
    .I3(ff_start) 
);
defparam n1937_s17.INIT=16'hF100;
  LUT4 n1938_s10 (
    .F(n1938_13),
    .I0(n359_7),
    .I1(n1935_19),
    .I2(n1935_18),
    .I3(n1938_18) 
);
defparam n1938_s10.INIT=16'hBF00;
  LUT4 n1938_s11 (
    .F(n1938_14),
    .I0(ff_state[0]),
    .I1(ff_state[2]),
    .I2(ff_state[1]),
    .I3(ff_state[3]) 
);
defparam n1938_s11.INIT=16'h2FFE;
  LUT3 n1938_s12 (
    .F(n1938_15),
    .I0(n1938_19),
    .I1(n1936_18),
    .I2(n1938_20) 
);
defparam n1938_s12.INIT=8'hE0;
  LUT4 n1938_s14 (
    .F(n1938_17),
    .I0(ff_command[3]),
    .I1(ff_command[2]),
    .I2(ff_command[0]),
    .I3(ff_start) 
);
defparam n1938_s14.INIT=16'h0E00;
  LUT3 n1836_s94 (
    .F(n1836_98),
    .I0(n1490_10),
    .I1(n827_35),
    .I2(n827_32) 
);
defparam n1836_s94.INIT=8'h10;
  LUT4 n1836_s95 (
    .F(n1836_99),
    .I0(ff_dx[2]),
    .I1(reg_screen_mode[2]),
    .I2(ff_dx[0]),
    .I3(n2015_6) 
);
defparam n1836_s95.INIT=16'hEEF0;
  LUT3 n1836_s96 (
    .F(n1836_100),
    .I0(ff_dy[9]),
    .I1(ff_dy[8]),
    .I2(ff_next_vram1_3_13) 
);
defparam n1836_s96.INIT=8'hAC;
  LUT3 n1836_s97 (
    .F(n1836_101),
    .I0(ff_sy[9]),
    .I1(ff_sy[8]),
    .I2(ff_next_vram1_3_13) 
);
defparam n1836_s97.INIT=8'hAC;
  LUT4 n1836_s98 (
    .F(n1836_102),
    .I0(n827_35),
    .I1(n1490_10),
    .I2(n827_32),
    .I3(n1836_104) 
);
defparam n1836_s98.INIT=16'h00EF;
  LUT4 n1836_s99 (
    .F(n1836_103),
    .I0(n1490_10),
    .I1(n827_35),
    .I2(n827_32),
    .I3(w_status_border_position[1]) 
);
defparam n1836_s99.INIT=16'h1400;
  LUT4 n1838_s90 (
    .F(n1838_94),
    .I0(ff_dy[6]),
    .I1(ff_dy[7]),
    .I2(n1844_92),
    .I3(ff_next_vram1_3_13) 
);
defparam n1838_s90.INIT=16'h0305;
  LUT3 n1843_s91 (
    .F(n1843_95),
    .I0(ff_sy[1]),
    .I1(ff_sy[2]),
    .I2(ff_next_vram1_3_13) 
);
defparam n1843_s91.INIT=8'h35;
  LUT4 n1843_s92 (
    .F(n1843_96),
    .I0(ff_dy[1]),
    .I1(ff_dy[2]),
    .I2(n1844_92),
    .I3(ff_next_vram1_3_13) 
);
defparam n1843_s92.INIT=16'h0305;
  LUT4 n1844_s90 (
    .F(n1844_94),
    .I0(ff_state[3]),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(ff_state[0]) 
);
defparam n1844_s90.INIT=16'hB7CA;
  LUT4 n1844_s91 (
    .F(n1844_95),
    .I0(ff_dy[0]),
    .I1(ff_dy[1]),
    .I2(n1844_92),
    .I3(ff_next_vram1_3_13) 
);
defparam n1844_s91.INIT=16'h0C0A;
  LUT4 n1844_s92 (
    .F(n1844_96),
    .I0(ff_sy[0]),
    .I1(ff_sy[1]),
    .I2(ff_next_vram1_3_13),
    .I3(n1844_92) 
);
defparam n1844_s92.INIT=16'hCA00;
  LUT3 n1845_s91 (
    .F(n1845_95),
    .I0(n1845_99),
    .I1(ff_dy[0]),
    .I2(ff_next_vram1_3_13) 
);
defparam n1845_s91.INIT=8'hCA;
  LUT4 n1846_s91 (
    .F(n1846_95),
    .I0(reg_screen_mode[2]),
    .I1(ff_dx[8]),
    .I2(ff_dx[6]),
    .I3(n2015_6) 
);
defparam n1846_s91.INIT=16'hBB0F;
  LUT3 n1846_s92 (
    .F(n1846_96),
    .I0(w_status_border_position[8]),
    .I1(w_status_border_position[7]),
    .I2(reg_screen_mode[2]) 
);
defparam n1846_s92.INIT=8'hCA;
  LUT3 n1846_s93 (
    .F(n1846_97),
    .I0(n1490_10),
    .I1(n827_35),
    .I2(n827_32) 
);
defparam n1846_s93.INIT=8'hE3;
  LUT3 n1847_s90 (
    .F(n1847_94),
    .I0(w_status_border_position[7]),
    .I1(w_status_border_position[6]),
    .I2(reg_screen_mode[2]) 
);
defparam n1847_s90.INIT=8'hCA;
  LUT4 n1847_s91 (
    .F(n1847_95),
    .I0(n1479_9),
    .I1(ff_dx[6]),
    .I2(n1836_98),
    .I3(n1847_96) 
);
defparam n1847_s91.INIT=16'h3730;
  LUT3 n1848_s90 (
    .F(n1848_94),
    .I0(w_status_border_position[6]),
    .I1(w_status_border_position[5]),
    .I2(reg_screen_mode[2]) 
);
defparam n1848_s90.INIT=8'hCA;
  LUT4 n1848_s91 (
    .F(n1848_95),
    .I0(n1479_9),
    .I1(ff_dx[5]),
    .I2(n1836_98),
    .I3(n1848_96) 
);
defparam n1848_s91.INIT=16'h3730;
  LUT3 n1849_s90 (
    .F(n1849_94),
    .I0(w_status_border_position[5]),
    .I1(w_status_border_position[4]),
    .I2(reg_screen_mode[2]) 
);
defparam n1849_s90.INIT=8'hCA;
  LUT4 n1849_s91 (
    .F(n1849_95),
    .I0(n1479_9),
    .I1(ff_dx[4]),
    .I2(n1836_98),
    .I3(n1849_96) 
);
defparam n1849_s91.INIT=16'h3730;
  LUT3 n1850_s90 (
    .F(n1850_94),
    .I0(w_status_border_position[4]),
    .I1(w_status_border_position[3]),
    .I2(reg_screen_mode[2]) 
);
defparam n1850_s90.INIT=8'hCA;
  LUT4 n1850_s91 (
    .F(n1850_95),
    .I0(n1479_9),
    .I1(ff_dx[3]),
    .I2(n1836_98),
    .I3(n1850_96) 
);
defparam n1850_s91.INIT=16'h3730;
  LUT3 n1851_s90 (
    .F(n1851_94),
    .I0(w_status_border_position[3]),
    .I1(w_status_border_position[2]),
    .I2(reg_screen_mode[2]) 
);
defparam n1851_s90.INIT=8'hCA;
  LUT4 n1852_s90 (
    .F(n1852_94),
    .I0(reg_screen_mode[2]),
    .I1(ff_dx[3]),
    .I2(ff_dx[1]),
    .I3(n2015_6) 
);
defparam n1852_s90.INIT=16'hBB0F;
  LUT2 n1867_s93 (
    .F(n1867_97),
    .I0(ff_state[3]),
    .I1(ff_state[4]) 
);
defparam n1867_s93.INIT=4'h1;
  LUT4 ff_transfer_ready_s7 (
    .F(ff_transfer_ready_10),
    .I0(ff_state[5]),
    .I1(ff_command[1]),
    .I2(ff_command[3]),
    .I3(ff_command[0]) 
);
defparam ff_transfer_ready_s7.INIT=16'h4000;
  LUT4 ff_transfer_ready_s8 (
    .F(ff_transfer_ready_11),
    .I0(ff_command[0]),
    .I1(ff_command[2]),
    .I2(ff_command[1]),
    .I3(ff_command[3]) 
);
defparam ff_transfer_ready_s8.INIT=16'h1000;
  LUT2 n1930_s7 (
    .F(n1930_13),
    .I0(ff_state[1]),
    .I1(ff_transfer_ready_15) 
);
defparam n1930_s7.INIT=4'h8;
  LUT4 n1930_s8 (
    .F(n1930_14),
    .I0(ff_count_valid_16),
    .I1(n1933_18),
    .I2(ff_state[4]),
    .I3(ff_state[3]) 
);
defparam n1930_s8.INIT=16'h3FF5;
  LUT3 ff_source_7_s4 (
    .F(ff_source_7_8),
    .I0(ff_state[1]),
    .I1(ff_state[4]),
    .I2(ff_state[3]) 
);
defparam ff_source_7_s4.INIT=8'hE7;
  LUT4 ff_cache_vram_wdata_7_s9 (
    .F(ff_cache_vram_wdata_7_14),
    .I0(ff_state[3]),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(ff_state[2]) 
);
defparam ff_cache_vram_wdata_7_s9.INIT=16'h9EF3;
  LUT4 ff_next_state_5_s11 (
    .F(ff_next_state_5_15),
    .I0(n2015_6),
    .I1(ff_next_state_5_22),
    .I2(ff_count_valid_16),
    .I3(n1867_97) 
);
defparam ff_next_state_5_s11.INIT=16'hF400;
  LUT4 ff_next_state_5_s12 (
    .F(ff_next_state_5_16),
    .I0(ff_state[3]),
    .I1(ff_state[1]),
    .I2(n1864_116),
    .I3(ff_state[4]) 
);
defparam ff_next_state_5_s12.INIT=16'hBF00;
  LUT3 ff_state_5_s9 (
    .F(ff_state_5_14),
    .I0(ff_state[5]),
    .I1(w_status_transfer_ready),
    .I2(ff_transfer_ready_15) 
);
defparam ff_state_5_s9.INIT=8'h40;
  LUT3 ff_state_5_s10 (
    .F(ff_state_5_15),
    .I0(w_cache_vram_rdata_en),
    .I1(w_cache_flush_end),
    .I2(ff_state[1]) 
);
defparam ff_state_5_s10.INIT=8'h35;
  LUT4 ff_cache_flush_start_s8 (
    .F(ff_cache_flush_start_13),
    .I0(n1933_18),
    .I1(ff_cache_flush_start_16),
    .I2(ff_state[5]),
    .I3(n1937_15) 
);
defparam ff_cache_flush_start_s8.INIT=16'h3A00;
  LUT2 ff_cache_vram_valid_s10 (
    .F(ff_cache_vram_valid_15),
    .I0(ff_cache_vram_valid),
    .I1(ff_next_state_5_15) 
);
defparam ff_cache_vram_valid_s10.INIT=4'h1;
  LUT4 ff_count_valid_s11 (
    .F(ff_count_valid_16),
    .I0(n2015_6),
    .I1(w_status_border_position[8]),
    .I2(ff_sx[9]),
    .I3(ff_count_valid_20) 
);
defparam ff_count_valid_s11.INIT=16'hF400;
  LUT3 ff_count_valid_s12 (
    .F(ff_count_valid_17),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_state[2]) 
);
defparam ff_count_valid_s12.INIT=8'h3D;
  LUT4 ff_count_valid_s13 (
    .F(ff_count_valid_18),
    .I0(ff_state[2]),
    .I1(n1931_13),
    .I2(n1937_15),
    .I3(n1297_8) 
);
defparam ff_count_valid_s13.INIT=16'h007F;
  LUT4 ff_count_valid_s14 (
    .F(ff_count_valid_19),
    .I0(ff_state[3]),
    .I1(n1864_116),
    .I2(ff_state[1]),
    .I3(n1933_18) 
);
defparam ff_count_valid_s14.INIT=16'h00BF;
  LUT2 n1863_s104 (
    .F(n1863_120),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam n1863_s104.INIT=4'h6;
  LUT4 n1818_s128 (
    .F(n1818_154),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_state[1]),
    .I3(ff_state[4]) 
);
defparam n1818_s128.INIT=16'h1000;
  LUT4 n1219_s4 (
    .F(n1219_9),
    .I0(w_next_nyb[6]),
    .I1(w_next_nyb[7]),
    .I2(w_next_nyb[8]),
    .I3(w_next_nyb[9]) 
);
defparam n1219_s4.INIT=16'h0001;
  LUT2 n1219_s5 (
    .F(n1219_10),
    .I0(w_next_nyb[0]),
    .I1(w_next_nyb[1]) 
);
defparam n1219_s5.INIT=4'h1;
  LUT4 n1219_s6 (
    .F(n1219_11),
    .I0(w_next_nyb[2]),
    .I1(w_next_nyb[3]),
    .I2(w_next_nyb[4]),
    .I3(w_next_nyb[5]) 
);
defparam n1219_s6.INIT=16'h0001;
  LUT3 n1826_s90 (
    .F(n1826_96),
    .I0(n1826_97),
    .I1(ff_read_byte[0]),
    .I2(n1826_99) 
);
defparam n1826_s90.INIT=8'h35;
  LUT4 n1826_s91 (
    .F(n1826_97),
    .I0(ff_logical_opration[2]),
    .I1(n1826_100),
    .I2(n1826_101),
    .I3(n1826_102) 
);
defparam n1826_s91.INIT=16'h3B30;
  LUT4 n1826_s92 (
    .F(n1826_98),
    .I0(n1932_14),
    .I1(ff_state[2]),
    .I2(n1826_99),
    .I3(ff_state[3]) 
);
defparam n1826_s92.INIT=16'h0C05;
  LUT3 n1825_s89 (
    .F(n1825_95),
    .I0(n1825_96),
    .I1(ff_read_byte[1]),
    .I2(n1826_99) 
);
defparam n1825_s89.INIT=8'hCA;
  LUT4 n1825_s90 (
    .F(n1825_96),
    .I0(ff_logical_opration[2]),
    .I1(n1825_97),
    .I2(n1826_101),
    .I3(n1825_98) 
);
defparam n1825_s90.INIT=16'h3B30;
  LUT4 n1824_s88 (
    .F(n1824_94),
    .I0(n1824_98),
    .I1(n1824_103),
    .I2(n1826_97),
    .I3(n551_30) 
);
defparam n1824_s88.INIT=16'h0FEE;
  LUT3 n1824_s89 (
    .F(n1824_95),
    .I0(ff_dx[1]),
    .I1(ff_dx[0]),
    .I2(n551_30) 
);
defparam n1824_s89.INIT=8'hD3;
  LUT3 n1824_s90 (
    .F(n1824_96),
    .I0(ff_color[2]),
    .I1(ff_read_byte[2]),
    .I2(ff_state[4]) 
);
defparam n1824_s90.INIT=8'h35;
  LUT4 n1823_s89 (
    .F(n1823_95),
    .I0(n1826_101),
    .I1(n1823_99),
    .I2(n1823_100),
    .I3(w_status_color[3]) 
);
defparam n1823_s89.INIT=16'h00FE;
  LUT4 n1823_s90 (
    .F(n1823_96),
    .I0(n1823_103),
    .I1(n1823_95),
    .I2(n1825_96),
    .I3(n551_30) 
);
defparam n1823_s90.INIT=16'h0FEE;
  LUT3 n1822_s88 (
    .F(n1822_94),
    .I0(ff_dx[1]),
    .I1(ff_dx[0]),
    .I2(n551_30) 
);
defparam n1822_s88.INIT=8'hBC;
  LUT4 n1822_s90 (
    .F(n1822_96),
    .I0(n1822_97),
    .I1(n1822_101),
    .I2(n1822_99),
    .I3(ff_source[4]) 
);
defparam n1822_s90.INIT=16'hF0EE;
  LUT4 n1821_s88 (
    .F(n1821_94),
    .I0(n1822_97),
    .I1(n1821_99),
    .I2(n1821_97),
    .I3(ff_source[5]) 
);
defparam n1821_s88.INIT=16'hF0EE;
  LUT3 n1821_s89 (
    .F(n1821_95),
    .I0(n1825_96),
    .I1(ff_read_byte[5]),
    .I2(n1822_94) 
);
defparam n1821_s89.INIT=8'h35;
  LUT4 n1820_s90 (
    .F(n1820_96),
    .I0(n1826_101),
    .I1(n1820_106),
    .I2(w_status_color[6]),
    .I3(n1820_99) 
);
defparam n1820_s90.INIT=16'h001F;
  LUT4 n1819_s90 (
    .F(n1819_96),
    .I0(n1826_101),
    .I1(w_status_color[7]),
    .I2(n469_8),
    .I3(n1819_98) 
);
defparam n1819_s90.INIT=16'h0070;
  LUT2 n1934_s12 (
    .F(n1934_17),
    .I0(n359_7),
    .I1(n1935_18) 
);
defparam n1934_s12.INIT=4'h4;
  LUT4 n1933_s12 (
    .F(n1933_17),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_state[4]),
    .I3(n1863_120) 
);
defparam n1933_s12.INIT=16'h0010;
  LUT4 n1933_s13 (
    .F(n1933_18),
    .I0(ff_eq),
    .I1(n1644_3),
    .I2(ff_state[1]),
    .I3(n1864_116) 
);
defparam n1933_s13.INIT=16'h9000;
  LUT4 n1933_s14 (
    .F(n1933_19),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(ff_state[0]) 
);
defparam n1933_s14.INIT=16'h3BC5;
  LUT4 n1933_s15 (
    .F(n1933_20),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1933_s15.INIT=16'h3DFE;
  LUT4 n1933_s16 (
    .F(n1933_21),
    .I0(n1936_17),
    .I1(ff_next_state[5]),
    .I2(ff_state[0]),
    .I3(n1936_23) 
);
defparam n1933_s16.INIT=16'hCF0A;
  LUT4 n1931_s10 (
    .F(n1931_15),
    .I0(ff_state[1]),
    .I1(ff_next_state[0]),
    .I2(ff_next_state[1]),
    .I3(ff_next_state[2]) 
);
defparam n1931_s10.INIT=16'h4000;
  LUT4 n1930_s9 (
    .F(n1930_15),
    .I0(n1930_17),
    .I1(n1930_18),
    .I2(n1930_19),
    .I3(n1930_20) 
);
defparam n1930_s9.INIT=16'h8000;
  LUT4 n1930_s10 (
    .F(n1930_16),
    .I0(w_status_border_position[2]),
    .I1(reg_sx[2]),
    .I2(w_status_border_position[0]),
    .I3(reg_sx[0]) 
);
defparam n1930_s10.INIT=16'h9009;
  LUT2 n1864_s101 (
    .F(n1864_117),
    .I0(ff_state[1]),
    .I1(ff_state[0]) 
);
defparam n1864_s101.INIT=4'h4;
  LUT4 n359_s4 (
    .F(n359_7),
    .I0(ff_nx[2]),
    .I1(n1039_7),
    .I2(n1039_8),
    .I3(n359_10) 
);
defparam n359_s4.INIT=16'h4000;
  LUT4 n359_s5 (
    .F(n359_8),
    .I0(n2015_6),
    .I1(w_next_sx[8]),
    .I2(w_next_sx[9]),
    .I3(n359_11) 
);
defparam n359_s5.INIT=16'h00F4;
  LUT4 n359_s6 (
    .F(n359_9),
    .I0(n2015_6),
    .I1(w_next_dx[8]),
    .I2(w_next_dx[9]),
    .I3(n359_12) 
);
defparam n359_s6.INIT=16'hF400;
  LUT3 n1036_s6 (
    .F(n1036_9),
    .I0(n1037_12),
    .I1(reg_nx[8]),
    .I2(n1036_10) 
);
defparam n1036_s6.INIT=8'h41;
  LUT4 n1036_s7 (
    .F(n1036_10),
    .I0(reg_nx[3]),
    .I1(reg_nx[2]),
    .I2(n1042_6),
    .I3(n1036_11) 
);
defparam n1036_s7.INIT=16'h1000;
  LUT2 n1039_s4 (
    .F(n1039_7),
    .I0(ff_nx[0]),
    .I1(ff_nx[1]) 
);
defparam n1039_s4.INIT=4'h1;
  LUT2 n1039_s5 (
    .F(n1039_8),
    .I0(ff_nx[3]),
    .I1(ff_nx[4]) 
);
defparam n1039_s5.INIT=4'h1;
  LUT4 n1043_s5 (
    .F(n1043_8),
    .I0(w_next[0]),
    .I1(n551_30),
    .I2(reg_nx[1]),
    .I3(reg_nx[0]) 
);
defparam n1043_s5.INIT=16'hB00B;
  LUT3 n1044_s5 (
    .F(n1044_8),
    .I0(reg_nx[0]),
    .I1(n1037_12),
    .I2(w_next[0]) 
);
defparam n1044_s5.INIT=8'h10;
  LUT4 n1077_s4 (
    .F(n1077_7),
    .I0(ff_ny[6]),
    .I1(n1167_4),
    .I2(n1164_5),
    .I3(n1077_8) 
);
defparam n1077_s4.INIT=16'h4000;
  LUT4 n1935_s15 (
    .F(n1935_18),
    .I0(n2015_6),
    .I1(w_next_dx[8]),
    .I2(w_next_dx[9]),
    .I3(n1935_21) 
);
defparam n1935_s15.INIT=16'h000B;
  LUT2 n1935_s16 (
    .F(n1935_19),
    .I0(ff_state[0]),
    .I1(ff_state[2]) 
);
defparam n1935_s16.INIT=4'h1;
  LUT4 n1935_s17 (
    .F(n1935_20),
    .I0(ff_next_state[3]),
    .I1(ff_state[2]),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n1935_s17.INIT=16'hF34F;
  LUT4 n1936_s18 (
    .F(n1936_21),
    .I0(ff_state[3]),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(ff_state[4]) 
);
defparam n1936_s18.INIT=16'h438E;
  LUT4 n1937_s18 (
    .F(n1937_21),
    .I0(ff_dx[8]),
    .I1(w_status_border_position[8]),
    .I2(n2015_6),
    .I3(ff_state[0]) 
);
defparam n1937_s18.INIT=16'h0A0C;
  LUT4 n1937_s19 (
    .F(n1937_22),
    .I0(n1937_23),
    .I1(ff_state[0]),
    .I2(ff_count_valid_20),
    .I3(ff_state[4]) 
);
defparam n1937_s19.INIT=16'h0700;
  LUT3 n1938_s15 (
    .F(n1938_18),
    .I0(ff_state[3]),
    .I1(ff_count_valid_20),
    .I2(ff_state[4]) 
);
defparam n1938_s15.INIT=8'h10;
  LUT3 n1938_s16 (
    .F(n1938_19),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_state[2]) 
);
defparam n1938_s16.INIT=8'h3E;
  LUT4 n1938_s17 (
    .F(n1938_20),
    .I0(n1932_14),
    .I1(ff_state[0]),
    .I2(n1933_18),
    .I3(n1937_15) 
);
defparam n1938_s17.INIT=16'h0D00;
  LUT3 n1938_s18 (
    .F(n1938_21),
    .I0(ff_next_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[0]) 
);
defparam n1938_s18.INIT=8'hD3;
  LUT4 n1836_s100 (
    .F(n1836_104),
    .I0(reg_screen_mode[2]),
    .I1(w_status_border_position[2]),
    .I2(w_status_border_position[0]),
    .I3(n2015_6) 
);
defparam n1836_s100.INIT=16'hBB0F;
  LUT4 n1847_s92 (
    .F(n1847_96),
    .I0(reg_screen_mode[2]),
    .I1(ff_dx[7]),
    .I2(ff_dx[5]),
    .I3(n2015_6) 
);
defparam n1847_s92.INIT=16'hBB0F;
  LUT4 n1848_s92 (
    .F(n1848_96),
    .I0(reg_screen_mode[2]),
    .I1(ff_dx[6]),
    .I2(ff_dx[4]),
    .I3(n2015_6) 
);
defparam n1848_s92.INIT=16'hBB0F;
  LUT4 n1849_s92 (
    .F(n1849_96),
    .I0(reg_screen_mode[2]),
    .I1(ff_dx[5]),
    .I2(ff_dx[3]),
    .I3(n2015_6) 
);
defparam n1849_s92.INIT=16'hBB0F;
  LUT4 n1850_s92 (
    .F(n1850_96),
    .I0(reg_screen_mode[2]),
    .I1(ff_dx[4]),
    .I2(ff_dx[2]),
    .I3(n2015_6) 
);
defparam n1850_s92.INIT=16'hBB0F;
  LUT3 ff_count_valid_s15 (
    .F(ff_count_valid_20),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]) 
);
defparam ff_count_valid_s15.INIT=8'h10;
  LUT4 n1826_s93 (
    .F(n1826_99),
    .I0(ff_dx[1]),
    .I1(ff_dx[0]),
    .I2(reg_screen_mode[3]),
    .I3(n551_30) 
);
defparam n1826_s93.INIT=16'h0733;
  LUT4 n1826_s94 (
    .F(n1826_100),
    .I0(ff_logical_opration[1]),
    .I1(ff_logical_opration[0]),
    .I2(ff_source[0]),
    .I3(w_status_color[0]) 
);
defparam n1826_s94.INIT=16'h004F;
  LUT3 n1826_s95 (
    .F(n1826_101),
    .I0(ff_source[0]),
    .I1(n1826_103),
    .I2(n1826_104) 
);
defparam n1826_s95.INIT=8'h40;
  LUT3 n1826_s96 (
    .F(n1826_102),
    .I0(n1826_105),
    .I1(ff_logical_opration[0]),
    .I2(n1826_106) 
);
defparam n1826_s96.INIT=8'hB0;
  LUT4 n1825_s91 (
    .F(n1825_97),
    .I0(ff_logical_opration[1]),
    .I1(ff_logical_opration[0]),
    .I2(ff_source[1]),
    .I3(w_status_color[1]) 
);
defparam n1825_s91.INIT=16'h004F;
  LUT4 n1825_s92 (
    .F(n1825_98),
    .I0(n1825_99),
    .I1(n1825_100),
    .I2(n1825_101),
    .I3(ff_source[1]) 
);
defparam n1825_s92.INIT=16'h13FC;
  LUT4 n1824_s92 (
    .F(n1824_98),
    .I0(n1824_100),
    .I1(n1824_101),
    .I2(n1826_101),
    .I3(ff_logical_opration[2]) 
);
defparam n1824_s92.INIT=16'h0C0A;
  LUT4 n1823_s92 (
    .F(n1823_98),
    .I0(n1823_101),
    .I1(n1825_100),
    .I2(n1825_101),
    .I3(ff_source[3]) 
);
defparam n1823_s92.INIT=16'h13FC;
  LUT2 n1823_s93 (
    .F(n1823_99),
    .I0(ff_source[3]),
    .I1(ff_logical_opration[2]) 
);
defparam n1823_s93.INIT=4'h1;
  LUT3 n1823_s94 (
    .F(n1823_100),
    .I0(ff_logical_opration[1]),
    .I1(ff_logical_opration[0]),
    .I2(ff_logical_opration[2]) 
);
defparam n1823_s94.INIT=8'h04;
  LUT4 n1822_s91 (
    .F(n1822_97),
    .I0(ff_source[0]),
    .I1(n1826_104),
    .I2(n1826_103),
    .I3(n1825_100) 
);
defparam n1822_s91.INIT=16'hBF00;
  LUT4 n1822_s93 (
    .F(n1822_99),
    .I0(w_status_color[4]),
    .I1(ff_logical_opration[2]),
    .I2(ff_logical_opration[1]),
    .I3(ff_logical_opration[0]) 
);
defparam n1822_s93.INIT=16'hDEF3;
  LUT4 n1821_s91 (
    .F(n1821_97),
    .I0(w_status_color[5]),
    .I1(ff_logical_opration[2]),
    .I2(ff_logical_opration[1]),
    .I3(ff_logical_opration[0]) 
);
defparam n1821_s91.INIT=16'hDEF3;
  LUT3 n1820_s91 (
    .F(n1820_97),
    .I0(n551_30),
    .I1(ff_dx[1]),
    .I2(ff_dx[0]) 
);
defparam n1820_s91.INIT=8'h07;
  LUT3 n1820_s93 (
    .F(n1820_99),
    .I0(n1822_97),
    .I1(n1820_100),
    .I2(ff_source[6]) 
);
defparam n1820_s93.INIT=8'hCA;
  LUT4 n1819_s92 (
    .F(n1819_98),
    .I0(n1822_97),
    .I1(n1819_102),
    .I2(n1819_100),
    .I3(ff_source[7]) 
);
defparam n1819_s92.INIT=16'hF0EE;
  LUT4 n1934_s16 (
    .F(n1934_21),
    .I0(ff_state[2]),
    .I1(ff_state[0]),
    .I2(ff_state[3]),
    .I3(ff_state[1]) 
);
defparam n1934_s16.INIT=16'hD3FC;
  LUT2 n1930_s11 (
    .F(n1930_17),
    .I0(w_status_border_position[3]),
    .I1(reg_sx[3]) 
);
defparam n1930_s11.INIT=4'h9;
  LUT4 n1930_s12 (
    .F(n1930_18),
    .I0(w_status_border_position[4]),
    .I1(reg_sx[4]),
    .I2(w_status_border_position[1]),
    .I3(reg_sx[1]) 
);
defparam n1930_s12.INIT=16'h9009;
  LUT4 n1930_s13 (
    .F(n1930_19),
    .I0(w_status_border_position[6]),
    .I1(reg_sx[6]),
    .I2(w_status_border_position[5]),
    .I3(reg_sx[5]) 
);
defparam n1930_s13.INIT=16'h9009;
  LUT4 n1930_s14 (
    .F(n1930_20),
    .I0(w_status_border_position[7]),
    .I1(reg_sx[7]),
    .I2(reg_sx[8]),
    .I3(w_status_border_position[8]) 
);
defparam n1930_s14.INIT=16'h9009;
  LUT4 n359_s7 (
    .F(n359_10),
    .I0(ff_nx[5]),
    .I1(ff_nx[6]),
    .I2(ff_nx[7]),
    .I3(ff_nx[8]) 
);
defparam n359_s7.INIT=16'h0001;
  LUT4 n359_s8 (
    .F(n359_11),
    .I0(ff_command[2]),
    .I1(ff_command[3]),
    .I2(ff_command[0]),
    .I3(ff_command[1]) 
);
defparam n359_s8.INIT=16'hF13F;
  LUT4 n359_s9 (
    .F(n359_12),
    .I0(ff_command[2]),
    .I1(ff_command[0]),
    .I2(ff_command[1]),
    .I3(ff_command[3]) 
);
defparam n359_s9.INIT=16'hEF00;
  LUT4 n1036_s8 (
    .F(n1036_11),
    .I0(reg_nx[7]),
    .I1(reg_nx[6]),
    .I2(reg_nx[5]),
    .I3(reg_nx[4]) 
);
defparam n1036_s8.INIT=16'h0001;
  LUT3 n1077_s5 (
    .F(n1077_8),
    .I0(ff_ny[7]),
    .I1(ff_ny[8]),
    .I2(ff_ny[9]) 
);
defparam n1077_s5.INIT=8'h01;
  LUT3 n1935_s18 (
    .F(n1935_21),
    .I0(n1935_22),
    .I1(n1935_23),
    .I2(n1935_24) 
);
defparam n1935_s18.INIT=8'h80;
  LUT4 n1937_s20 (
    .F(n1937_23),
    .I0(ff_state[2]),
    .I1(ff_eq),
    .I2(n1644_3),
    .I3(ff_state[1]) 
);
defparam n1937_s20.INIT=16'h1400;
  LUT4 n1826_s97 (
    .F(n1826_103),
    .I0(ff_source[4]),
    .I1(ff_source[5]),
    .I2(ff_source[6]),
    .I3(ff_source[7]) 
);
defparam n1826_s97.INIT=16'h0001;
  LUT4 n1826_s98 (
    .F(n1826_104),
    .I0(ff_source[1]),
    .I1(ff_source[2]),
    .I2(ff_source[3]),
    .I3(ff_logical_opration[3]) 
);
defparam n1826_s98.INIT=16'h0100;
  LUT4 n1826_s99 (
    .F(n1826_105),
    .I0(ff_logical_opration[2]),
    .I1(w_status_color[0]),
    .I2(ff_logical_opration[1]),
    .I3(ff_source[0]) 
);
defparam n1826_s99.INIT=16'hBFF0;
  LUT4 n1826_s100 (
    .F(n1826_106),
    .I0(ff_logical_opration[0]),
    .I1(ff_logical_opration[1]),
    .I2(ff_source[0]),
    .I3(ff_logical_opration[2]) 
);
defparam n1826_s100.INIT=16'hE3FC;
  LUT2 n1825_s93 (
    .F(n1825_99),
    .I0(w_status_color[1]),
    .I1(ff_logical_opration[0]) 
);
defparam n1825_s93.INIT=4'h8;
  LUT3 n1825_s94 (
    .F(n1825_100),
    .I0(ff_logical_opration[0]),
    .I1(ff_logical_opration[1]),
    .I2(ff_logical_opration[2]) 
);
defparam n1825_s94.INIT=8'h10;
  LUT2 n1825_s95 (
    .F(n1825_101),
    .I0(ff_logical_opration[2]),
    .I1(ff_logical_opration[1]) 
);
defparam n1825_s95.INIT=4'h4;
  LUT4 n1824_s94 (
    .F(n1824_100),
    .I0(ff_logical_opration[0]),
    .I1(w_status_color[2]),
    .I2(ff_logical_opration[1]),
    .I3(ff_source[2]) 
);
defparam n1824_s94.INIT=16'h823F;
  LUT3 n1824_s95 (
    .F(n1824_101),
    .I0(ff_logical_opration[0]),
    .I1(ff_logical_opration[1]),
    .I2(ff_source[2]) 
);
defparam n1824_s95.INIT=8'h1E;
  LUT2 n1823_s95 (
    .F(n1823_101),
    .I0(w_status_color[3]),
    .I1(ff_logical_opration[0]) 
);
defparam n1823_s95.INIT=4'h8;
  LUT4 n1820_s94 (
    .F(n1820_100),
    .I0(w_status_color[6]),
    .I1(ff_logical_opration[0]),
    .I2(ff_logical_opration[1]),
    .I3(ff_logical_opration[2]) 
);
defparam n1820_s94.INIT=16'hFC5B;
  LUT4 n1819_s94 (
    .F(n1819_100),
    .I0(w_status_color[7]),
    .I1(ff_logical_opration[2]),
    .I2(ff_logical_opration[1]),
    .I3(ff_logical_opration[0]) 
);
defparam n1819_s94.INIT=16'hDEF3;
  LUT4 n1935_s19 (
    .F(n1935_22),
    .I0(ff_dy[5]),
    .I1(ff_dy[4]),
    .I2(ff_dy[3]),
    .I3(ff_dy[2]) 
);
defparam n1935_s19.INIT=16'h0001;
  LUT4 n1935_s20 (
    .F(n1935_23),
    .I0(ff_dy[1]),
    .I1(ff_dy[0]),
    .I2(w_next_dy[9]),
    .I3(ff_diy) 
);
defparam n1935_s20.INIT=16'h1000;
  LUT4 n1935_s21 (
    .F(n1935_24),
    .I0(ff_dy[8]),
    .I1(ff_dy[9]),
    .I2(ff_dy[7]),
    .I3(ff_dy[6]) 
);
defparam n1935_s21.INIT=16'h0001;
  LUT4 n604_s5 (
    .F(n604_9),
    .I0(ff_maj),
    .I1(n1219_8),
    .I2(n639_6),
    .I3(n1037_7) 
);
defparam n604_s5.INIT=16'h7F00;
  LUT4 n1037_s8 (
    .F(n1037_12),
    .I0(ff_command[2]),
    .I1(ff_command[3]),
    .I2(ff_command[0]),
    .I3(ff_command[1]) 
);
defparam n1037_s8.INIT=16'h0800;
  LUT4 n1039_s6 (
    .F(n1039_10),
    .I0(ff_nx[2]),
    .I1(n1039_7),
    .I2(ff_nx[3]),
    .I3(ff_nx[4]) 
);
defparam n1039_s6.INIT=16'h0004;
  LUT4 n1168_s2 (
    .F(n1168_6),
    .I0(ff_ny[2]),
    .I1(ff_ny[0]),
    .I2(ff_ny[1]),
    .I3(ff_ny[3]) 
);
defparam n1168_s2.INIT=16'h01FE;
  LUT3 ff_cache_vram_valid_s11 (
    .F(ff_cache_vram_valid_17),
    .I0(n1297_8),
    .I1(ff_cache_vram_wdata_7_14),
    .I2(ff_next_state_5_16) 
);
defparam ff_cache_vram_valid_s11.INIT=8'h15;
  LUT4 n1338_s6 (
    .F(n1338_12),
    .I0(ff_status_register_pointer[3]),
    .I1(ff_status_register_pointer[2]),
    .I2(ff_status_register_pointer[0]),
    .I3(ff_status_register_pointer[1]) 
);
defparam n1338_s6.INIT=16'h4000;
  LUT4 n1935_s22 (
    .F(n1935_26),
    .I0(n1936_18),
    .I1(ff_state[1]),
    .I2(ff_state[0]),
    .I3(ff_state[2]) 
);
defparam n1935_s22.INIT=16'hA008;
  LUT4 ff_cache_flush_start_s10 (
    .F(ff_cache_flush_start_16),
    .I0(ff_state[0]),
    .I1(ff_state[2]),
    .I2(w_cache_vram_rdata_en),
    .I3(n1932_14) 
);
defparam ff_cache_flush_start_s10.INIT=16'h007F;
  LUT4 ff_next_state_5_s15 (
    .F(ff_next_state_5_20),
    .I0(n1931_13),
    .I1(ff_state[0]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam ff_next_state_5_s15.INIT=16'hEA00;
  LUT4 n1040_s5 (
    .F(n1040_9),
    .I0(reg_nx[2]),
    .I1(n639_6),
    .I2(reg_nx[1]),
    .I3(reg_nx[0]) 
);
defparam n1040_s5.INIT=16'h0001;
  LUT4 n1165_s2 (
    .F(n1165_6),
    .I0(n1167_4),
    .I1(ff_ny[4]),
    .I2(ff_ny[5]),
    .I3(ff_ny[6]) 
);
defparam n1165_s2.INIT=16'hFD02;
  LUT4 n1164_s3 (
    .F(n1164_7),
    .I0(ff_ny[6]),
    .I1(n1167_4),
    .I2(ff_ny[4]),
    .I3(ff_ny[5]) 
);
defparam n1164_s3.INIT=16'h0004;
  LUT4 n1820_s95 (
    .F(n1820_102),
    .I0(ff_read_byte[6]),
    .I1(n551_30),
    .I2(ff_dx[1]),
    .I3(ff_dx[0]) 
);
defparam n1820_s95.INIT=16'h5540;
  LUT4 n1820_s96 (
    .F(n1820_104),
    .I0(n469_8),
    .I1(n551_30),
    .I2(ff_dx[1]),
    .I3(ff_dx[0]) 
);
defparam n1820_s96.INIT=16'h0015;
  LUT4 n1936_s19 (
    .F(n1936_23),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[4]),
    .I3(ff_state[2]) 
);
defparam n1936_s19.INIT=16'h6000;
  LUT3 n1863_s105 (
    .F(n1863_122),
    .I0(ff_state[2]),
    .I1(ff_state[0]),
    .I2(ff_state[1]) 
);
defparam n1863_s105.INIT=8'h41;
  LUT3 ff_next_state_5_s16 (
    .F(ff_next_state_5_22),
    .I0(w_status_border_position[8]),
    .I1(ff_state[0]),
    .I2(ff_state[2]) 
);
defparam ff_next_state_5_s16.INIT=8'h02;
  LUT4 ff_border_detect_s5 (
    .F(ff_border_detect_9),
    .I0(ff_status_register_pointer[2]),
    .I1(ff_status_register_pointer[3]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[0]) 
);
defparam ff_border_detect_s5.INIT=16'h0400;
  LUT4 n359_s10 (
    .F(n359_14),
    .I0(w_register_write),
    .I1(ff_cache_vram_valid),
    .I2(w_status_command_execute),
    .I3(ff_count_valid) 
);
defparam n359_s10.INIT=16'h1000;
  LUT4 ff_sx_9_s5 (
    .F(ff_sx_9_11),
    .I0(ff_start),
    .I1(ff_cache_vram_valid),
    .I2(w_status_command_execute),
    .I3(ff_count_valid) 
);
defparam ff_sx_9_s5.INIT=16'hBAAA;
  LUT4 n1934_s17 (
    .F(n1934_23),
    .I0(ff_state[3]),
    .I1(ff_state[4]),
    .I2(ff_start),
    .I3(ff_state[5]) 
);
defparam n1934_s17.INIT=16'h0900;
  LUT4 n1297_s4 (
    .F(n1297_8),
    .I0(ff_state[3]),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(ff_state[4]) 
);
defparam n1297_s4.INIT=16'h0001;
  LUT4 n1297_s5 (
    .F(n1297_10),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2707_4) 
);
defparam n1297_s5.INIT=16'h1000;
  LUT4 n2576_s1 (
    .F(n2576_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2490_4) 
);
defparam n2576_s1.INIT=16'h1000;
  LUT4 n2815_s1 (
    .F(n2815_5),
    .I0(w_register_num[1]),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(n2707_4) 
);
defparam n2815_s1.INIT=16'h4000;
  LUT4 n2575_s1 (
    .F(n2575_5),
    .I0(w_register_num[1]),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(n2490_4) 
);
defparam n2575_s1.INIT=16'h4000;
  LUT4 n1423_s1 (
    .F(n1423_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2707_4) 
);
defparam n1423_s1.INIT=16'h4000;
  LUT4 n1041_s4 (
    .F(n1041_8),
    .I0(ff_nx[2]),
    .I1(ff_nx[0]),
    .I2(ff_nx[1]),
    .I3(ff_nx[3]) 
);
defparam n1041_s4.INIT=16'hFE01;
  LUT4 n1040_s6 (
    .F(n1040_11),
    .I0(ff_nx[2]),
    .I1(ff_nx[3]),
    .I2(ff_nx[0]),
    .I3(ff_nx[1]) 
);
defparam n1040_s6.INIT=16'h0001;
  LUT4 n2708_s1 (
    .F(n2708_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2707_4) 
);
defparam n2708_s1.INIT=16'h0100;
  LUT4 n2491_s1 (
    .F(n2491_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2490_4) 
);
defparam n2491_s1.INIT=16'h0100;
  LUT3 n1819_s95 (
    .F(n1819_102),
    .I0(w_status_color[7]),
    .I1(ff_logical_opration[2]),
    .I2(ff_logical_opration[1]) 
);
defparam n1819_s95.INIT=8'h20;
  LUT4 n1820_s97 (
    .F(n1820_106),
    .I0(ff_logical_opration[0]),
    .I1(ff_source[6]),
    .I2(ff_logical_opration[2]),
    .I3(ff_logical_opration[1]) 
);
defparam n1820_s97.INIT=16'h0700;
  LUT3 n1821_s92 (
    .F(n1821_99),
    .I0(w_status_color[5]),
    .I1(ff_logical_opration[2]),
    .I2(ff_logical_opration[1]) 
);
defparam n1821_s92.INIT=8'h20;
  LUT3 n1822_s94 (
    .F(n1822_101),
    .I0(w_status_color[4]),
    .I1(ff_logical_opration[2]),
    .I2(ff_logical_opration[1]) 
);
defparam n1822_s94.INIT=8'h20;
  LUT4 n1934_s18 (
    .F(n1934_25),
    .I0(ff_state[2]),
    .I1(ff_state[0]),
    .I2(ff_state[4]),
    .I3(n1934_21) 
);
defparam n1934_s18.INIT=16'hB000;
  LUT4 ff_next_state_0_s10 (
    .F(ff_next_state_0_15),
    .I0(n1932_14),
    .I1(ff_state[3]),
    .I2(ff_state[4]),
    .I3(n1932_16) 
);
defparam ff_next_state_0_s10.INIT=16'h0100;
  LUT3 n1937_s21 (
    .F(n1937_25),
    .I0(ff_count_valid_16),
    .I1(ff_state[3]),
    .I2(ff_state[4]) 
);
defparam n1937_s21.INIT=8'h01;
  LUT4 n1867_s94 (
    .F(n1867_99),
    .I0(ff_state[0]),
    .I1(n1932_14),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam n1867_s94.INIT=16'h0009;
  LUT4 n2707_s2 (
    .F(n2707_6),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n2707_4) 
);
defparam n2707_s2.INIT=16'h1000;
  LUT4 n2490_s2 (
    .F(n2490_6),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n2490_4) 
);
defparam n2490_s2.INIT=16'h1000;
  LUT4 n1934_s19 (
    .F(n1934_27),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_next_state[4]),
    .I3(n1936_23) 
);
defparam n1934_s19.INIT=16'hF400;
  LUT3 n1937_s22 (
    .F(n1937_27),
    .I0(ff_next_state[1]),
    .I1(ff_state[0]),
    .I2(ff_state[1]) 
);
defparam n1937_s22.INIT=8'h45;
  LUT3 n1936_s20 (
    .F(n1936_25),
    .I0(ff_next_state[2]),
    .I1(ff_state[0]),
    .I2(ff_state[1]) 
);
defparam n1936_s20.INIT=8'h45;
  LUT4 ff_transfer_ready_s10 (
    .F(ff_transfer_ready_15),
    .I0(ff_state[0]),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam ff_transfer_ready_s10.INIT=16'h8000;
  LUT4 n1938_s19 (
    .F(n1938_23),
    .I0(n1938_21),
    .I1(ff_state[3]),
    .I2(ff_state[4]),
    .I3(ff_state[2]) 
);
defparam n1938_s19.INIT=16'h4000;
  LUT4 n1928_s3 (
    .F(n1928_7),
    .I0(ff_color[0]),
    .I1(w_status_color[0]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1928_s3.INIT=16'hACAA;
  LUT4 n1927_s3 (
    .F(n1927_7),
    .I0(ff_color[1]),
    .I1(w_status_color[1]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1927_s3.INIT=16'hACAA;
  LUT4 n1926_s3 (
    .F(n1926_7),
    .I0(ff_color[2]),
    .I1(w_status_color[2]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1926_s3.INIT=16'hACAA;
  LUT4 n1925_s3 (
    .F(n1925_7),
    .I0(ff_color[3]),
    .I1(w_status_color[3]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1925_s3.INIT=16'hACAA;
  LUT4 n1924_s3 (
    .F(n1924_7),
    .I0(ff_color[4]),
    .I1(w_status_color[4]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1924_s3.INIT=16'hACAA;
  LUT4 n1923_s3 (
    .F(n1923_7),
    .I0(ff_color[5]),
    .I1(w_status_color[5]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1923_s3.INIT=16'hACAA;
  LUT4 n1922_s3 (
    .F(n1922_7),
    .I0(ff_color[6]),
    .I1(w_status_color[6]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1922_s3.INIT=16'hACAA;
  LUT4 n1921_s5 (
    .F(n1921_9),
    .I0(ff_color[7]),
    .I1(w_status_color[7]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1921_s5.INIT=16'hACAA;
  LUT4 n325_s2 (
    .F(n325_6),
    .I0(n325_4),
    .I1(w_next_sx[0]),
    .I2(ff_start),
    .I3(n316_8) 
);
defparam n325_s2.INIT=16'hAAAC;
  LUT4 n324_s2 (
    .F(n324_6),
    .I0(n324_4),
    .I1(w_next_sx[1]),
    .I2(ff_start),
    .I3(n316_8) 
);
defparam n324_s2.INIT=16'hAAAC;
  LUT4 n323_s2 (
    .F(n323_6),
    .I0(n323_4),
    .I1(w_next_sx[2]),
    .I2(ff_start),
    .I3(n316_8) 
);
defparam n323_s2.INIT=16'hAAAC;
  LUT4 n322_s2 (
    .F(n322_6),
    .I0(n322_4),
    .I1(w_next_sx[3]),
    .I2(ff_start),
    .I3(n316_8) 
);
defparam n322_s2.INIT=16'hAAAC;
  LUT4 n321_s2 (
    .F(n321_6),
    .I0(n321_4),
    .I1(w_next_sx[4]),
    .I2(ff_start),
    .I3(n316_8) 
);
defparam n321_s2.INIT=16'hAAAC;
  LUT4 n320_s2 (
    .F(n320_6),
    .I0(n320_4),
    .I1(w_next_sx[5]),
    .I2(ff_start),
    .I3(n316_8) 
);
defparam n320_s2.INIT=16'hAAAC;
  LUT4 n319_s2 (
    .F(n319_6),
    .I0(n319_4),
    .I1(w_next_sx[6]),
    .I2(ff_start),
    .I3(n316_8) 
);
defparam n319_s2.INIT=16'hAAAC;
  LUT4 n318_s2 (
    .F(n318_6),
    .I0(n318_4),
    .I1(w_next_sx[7]),
    .I2(ff_start),
    .I3(n316_8) 
);
defparam n318_s2.INIT=16'h555C;
  LUT4 n317_s4 (
    .F(n317_8),
    .I0(n317_4),
    .I1(w_next_sx[8]),
    .I2(ff_start),
    .I3(n316_8) 
);
defparam n317_s4.INIT=16'hAAAC;
  LUT4 n359_s11 (
    .F(n359_16),
    .I0(n359_7),
    .I1(n359_8),
    .I2(n359_9),
    .I3(n359_14) 
);
defparam n359_s11.INIT=16'hFE00;
  LUT4 n1824_s96 (
    .F(n1824_103),
    .I0(w_status_color[2]),
    .I1(ff_source[0]),
    .I2(n1826_103),
    .I3(n1826_104) 
);
defparam n1824_s96.INIT=16'h1000;
  LUT4 n1821_s93 (
    .F(n1821_101),
    .I0(w_status_color[5]),
    .I1(ff_source[0]),
    .I2(n1826_103),
    .I3(n1826_104) 
);
defparam n1821_s93.INIT=16'h2000;
  LUT4 n1823_s96 (
    .F(n1823_103),
    .I0(ff_source[0]),
    .I1(n1826_103),
    .I2(n1826_104),
    .I3(n1823_98) 
);
defparam n1823_s96.INIT=16'h00BF;
  LUT4 n1825_s96 (
    .F(n1825_103),
    .I0(n1825_95),
    .I1(ff_color[1]),
    .I2(ff_state[1]),
    .I3(ff_state[2]) 
);
defparam n1825_s96.INIT=16'hACCC;
  LUT4 n1826_s101 (
    .F(n1826_108),
    .I0(n1826_96),
    .I1(ff_color[0]),
    .I2(ff_state[1]),
    .I3(ff_state[2]) 
);
defparam n1826_s101.INIT=16'hA333;
  LUT4 n1863_s106 (
    .F(n1863_124),
    .I0(n1932_16),
    .I1(ff_next_state[3]),
    .I2(ff_state[1]),
    .I3(ff_state[2]) 
);
defparam n1863_s106.INIT=16'h0DDD;
  LUT4 ff_next_state_5_s17 (
    .F(ff_next_state_5_24),
    .I0(ff_cache_vram_valid),
    .I1(ff_reset_n2_1),
    .I2(ff_start),
    .I3(ff_state[5]) 
);
defparam ff_next_state_5_s17.INIT=16'h0004;
  LUT4 n1932_s13 (
    .F(n1932_19),
    .I0(ff_cache_vram_valid),
    .I1(ff_next_state_0_15),
    .I2(ff_start),
    .I3(ff_state[5]) 
);
defparam n1932_s13.INIT=16'h0001;
  LUT4 n1934_s20 (
    .F(n1934_29),
    .I0(n1934_25),
    .I1(n1936_18),
    .I2(ff_start),
    .I3(ff_state[5]) 
);
defparam n1934_s20.INIT=16'h000D;
  LUT3 w_next_2_s3 (
    .F(w_next[2]),
    .I0(w_next[0]),
    .I1(reg_screen_mode[2]),
    .I2(n2015_6) 
);
defparam w_next_2_s3.INIT=8'h10;
  LUT3 w_next_1_s4 (
    .F(w_next[1]),
    .I0(reg_screen_mode[2]),
    .I1(n2015_6),
    .I2(w_next[0]) 
);
defparam w_next_1_s4.INIT=8'h0B;
  LUT4 n1845_s94 (
    .F(n1845_99),
    .I0(ff_dx[8]),
    .I1(ff_dx[7]),
    .I2(reg_screen_mode[3]),
    .I3(n551_30) 
);
defparam n1845_s94.INIT=16'hCACC;
  LUT4 n1845_s95 (
    .F(n1845_101),
    .I0(w_status_border_position[8]),
    .I1(w_status_border_position[7]),
    .I2(reg_screen_mode[3]),
    .I3(n551_30) 
);
defparam n1845_s95.INIT=16'hCACC;
  LUT4 n1043_s6 (
    .F(n1043_10),
    .I0(n1043_7),
    .I1(reg_screen_mode[3]),
    .I2(n551_30),
    .I3(n1037_12) 
);
defparam n1043_s6.INIT=16'hCFAA;
  LUT3 n1838_s91 (
    .F(n1838_96),
    .I0(ff_state[4]),
    .I1(n1844_94),
    .I2(n551_30) 
);
defparam n1838_s91.INIT=8'hE0;
  LUT4 n1837_s91 (
    .F(n1837_96),
    .I0(n1836_101),
    .I1(n1836_100),
    .I2(ff_state[4]),
    .I3(n1844_94) 
);
defparam n1837_s91.INIT=16'hCCCA;
  LUT4 n1836_s101 (
    .F(n1836_106),
    .I0(n1836_102),
    .I1(n1836_103),
    .I2(ff_state[4]),
    .I3(n1844_94) 
);
defparam n1836_s101.INIT=16'h0001;
  LUT4 n1473_s4 (
    .F(n1473_11),
    .I0(reg_screen_mode[3]),
    .I1(n551_30),
    .I2(ff_start),
    .I3(w_cache_vram_rdata[6]) 
);
defparam n1473_s4.INIT=16'h0800;
  LUT4 n1472_s4 (
    .F(n1472_11),
    .I0(reg_screen_mode[3]),
    .I1(n551_30),
    .I2(ff_start),
    .I3(w_cache_vram_rdata[7]) 
);
defparam n1472_s4.INIT=16'h0800;
  LUT4 n1475_s4 (
    .F(n1475_11),
    .I0(reg_screen_mode[3]),
    .I1(n551_30),
    .I2(ff_start),
    .I3(w_cache_vram_rdata[4]) 
);
defparam n1475_s4.INIT=16'h0800;
  LUT4 n1474_s4 (
    .F(n1474_11),
    .I0(reg_screen_mode[3]),
    .I1(n551_30),
    .I2(ff_start),
    .I3(w_cache_vram_rdata[5]) 
);
defparam n1474_s4.INIT=16'h0800;
  LUT4 n1819_s96 (
    .F(n1819_104),
    .I0(ff_read_byte[7]),
    .I1(reg_screen_mode[3]),
    .I2(n551_30),
    .I3(n1820_97) 
);
defparam n1819_s96.INIT=16'h0015;
  LUT4 n1822_s95 (
    .F(n1822_103),
    .I0(n1826_101),
    .I1(w_status_color[4]),
    .I2(reg_screen_mode[3]),
    .I3(n551_30) 
);
defparam n1822_s95.INIT=16'h7000;
  LUT4 n1823_s97 (
    .F(n1823_105),
    .I0(ff_state[5]),
    .I1(reg_screen_mode[3]),
    .I2(n551_30),
    .I3(n1824_92) 
);
defparam n1823_s97.INIT=16'h1500;
  LUT4 n1824_s97 (
    .F(n1824_105),
    .I0(n1824_103),
    .I1(n1824_98),
    .I2(reg_screen_mode[3]),
    .I3(n551_30) 
);
defparam n1824_s97.INIT=16'hE000;
  LUT3 n1477_s4 (
    .F(n1477_10),
    .I0(ff_xsel[0]),
    .I1(reg_screen_mode[3]),
    .I2(n551_30) 
);
defparam n1477_s4.INIT=8'h15;
  LUT4 n1044_s6 (
    .F(n1044_10),
    .I0(n1044_7),
    .I1(reg_screen_mode[3]),
    .I2(n551_30),
    .I3(n1037_12) 
);
defparam n1044_s6.INIT=16'h3FAA;
  LUT4 n1036_s9 (
    .F(n1036_13),
    .I0(n1036_8),
    .I1(reg_screen_mode[3]),
    .I2(n551_30),
    .I3(n1037_12) 
);
defparam n1036_s9.INIT=16'h3FAA;
  LUT4 n1480_s4 (
    .F(n1480_10),
    .I0(ff_read_byte[7]),
    .I1(w_cache_vram_rdata[7]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1480_s4.INIT=16'h0C0A;
  LUT2 n1480_s5 (
    .F(n1480_12),
    .I0(ff_start),
    .I1(w_cache_vram_rdata[7]) 
);
defparam n1480_s5.INIT=4'h4;
  LUT2 ff_read_pixel_7_s4 (
    .F(ff_read_pixel_7_15),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_start) 
);
defparam ff_read_pixel_7_s4.INIT=4'hE;
  LUT4 n1481_s4 (
    .F(n1481_10),
    .I0(ff_read_byte[6]),
    .I1(w_cache_vram_rdata[6]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1481_s4.INIT=16'h0C0A;
  LUT2 n1481_s5 (
    .F(n1481_12),
    .I0(ff_start),
    .I1(w_cache_vram_rdata[6]) 
);
defparam n1481_s5.INIT=4'h4;
  LUT4 n1482_s4 (
    .F(n1482_10),
    .I0(ff_read_byte[5]),
    .I1(w_cache_vram_rdata[5]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1482_s4.INIT=16'h0C0A;
  LUT4 n1483_s4 (
    .F(n1483_10),
    .I0(ff_read_byte[4]),
    .I1(w_cache_vram_rdata[4]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1483_s4.INIT=16'h0C0A;
  LUT4 n1484_s4 (
    .F(n1484_10),
    .I0(ff_read_byte[3]),
    .I1(w_cache_vram_rdata[3]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1484_s4.INIT=16'h0C0A;
  LUT2 n1484_s5 (
    .F(n1484_12),
    .I0(ff_start),
    .I1(w_cache_vram_rdata[3]) 
);
defparam n1484_s5.INIT=4'h4;
  LUT4 n1485_s4 (
    .F(n1485_10),
    .I0(ff_read_byte[2]),
    .I1(w_cache_vram_rdata[2]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1485_s4.INIT=16'h0C0A;
  LUT2 n1485_s5 (
    .F(n1485_12),
    .I0(ff_start),
    .I1(w_cache_vram_rdata[2]) 
);
defparam n1485_s5.INIT=4'h4;
  LUT4 n1486_s4 (
    .F(n1486_10),
    .I0(ff_read_byte[1]),
    .I1(w_cache_vram_rdata[1]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1486_s4.INIT=16'h0C0A;
  LUT4 n1487_s4 (
    .F(n1487_10),
    .I0(ff_read_byte[0]),
    .I1(w_cache_vram_rdata[0]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1487_s4.INIT=16'h0C0A;
  LUT3 n1036_s10 (
    .F(n1036_16),
    .I0(n1036_9),
    .I1(n1036_17),
    .I2(n359_5) 
);
defparam n1036_s10.INIT=8'hC5;
  LUT3 n1036_s11 (
    .F(n1036_17),
    .I0(ff_nx[8]),
    .I1(GND),
    .I2(n1001_3) 
);
defparam n1036_s11.INIT=8'h69;
  LUT4 ff_cache_vram_write_s13 (
    .F(ff_cache_vram_write_18),
    .I0(ff_next_state_5_15),
    .I1(n1297_8),
    .I2(ff_cache_vram_wdata_7_14),
    .I3(ff_next_state_5_16) 
);
defparam ff_cache_vram_write_s13.INIT=16'h0111;
  LUT3 ff_next_state_1_s9 (
    .F(ff_next_state_1_14),
    .I0(ff_next_state_5_20),
    .I1(ff_next_state_0_15),
    .I2(ff_next_state_5_13) 
);
defparam ff_next_state_1_s9.INIT=8'h10;
  LUT4 n1845_s96 (
    .F(n1845_103),
    .I0(ff_dy[0]),
    .I1(ff_state[4]),
    .I2(n1844_94),
    .I3(n551_30) 
);
defparam n1845_s96.INIT=16'hA800;
  DFFCE reg_sx_7_s0 (
    .Q(reg_sx[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n2491_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_6_s0 (
    .Q(reg_sx[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n2491_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_5_s0 (
    .Q(reg_sx[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n2491_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_4_s0 (
    .Q(reg_sx[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n2491_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_3_s0 (
    .Q(reg_sx[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2491_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_2_s0 (
    .Q(reg_sx[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2491_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_1_s0 (
    .Q(reg_sx[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n2491_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_0_s0 (
    .Q(reg_sx[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2491_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_8_s0 (
    .Q(reg_dx[8]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2575_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_7_s0 (
    .Q(reg_dx[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n2576_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_6_s0 (
    .Q(reg_dx[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n2576_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_5_s0 (
    .Q(reg_dx[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n2576_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_4_s0 (
    .Q(reg_dx[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n2576_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_3_s0 (
    .Q(reg_dx[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2576_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_2_s0 (
    .Q(reg_dx[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2576_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_1_s0 (
    .Q(reg_dx[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n2576_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_0_s0 (
    .Q(reg_dx[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2576_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_8_s0 (
    .Q(reg_nx[8]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2707_6),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_7_s0 (
    .Q(reg_nx[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n2708_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_6_s0 (
    .Q(reg_nx[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n2708_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_5_s0 (
    .Q(reg_nx[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n2708_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_4_s0 (
    .Q(reg_nx[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n2708_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_3_s0 (
    .Q(reg_nx[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2708_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_2_s0 (
    .Q(reg_nx[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2708_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_1_s0 (
    .Q(reg_nx[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n2708_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_0_s0 (
    .Q(reg_nx[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2708_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_maj_s0 (
    .Q(ff_maj),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2815_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_eq_s0 (
    .Q(ff_eq),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n2815_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_dix_s0 (
    .Q(ff_dix),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2815_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_diy_s0 (
    .Q(ff_diy),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2815_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_3_s0 (
    .Q(ff_logical_opration[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1423_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_2_s0 (
    .Q(ff_logical_opration[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1423_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_1_s0 (
    .Q(ff_logical_opration[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1423_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_0_s0 (
    .Q(ff_logical_opration[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1423_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_3_s0 (
    .Q(ff_command[3]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1423_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_2_s0 (
    .Q(ff_command[2]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1423_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_1_s0 (
    .Q(ff_command[1]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1423_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_0_s0 (
    .Q(ff_command[0]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1423_5),
    .CLEAR(n36_6) 
);
  DFFC ff_start_s0 (
    .Q(ff_start),
    .D(n1423_5),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_16_s0 (
    .Q(ff_cache_vram_address[16]),
    .D(n1836_94),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_15_s0 (
    .Q(ff_cache_vram_address[15]),
    .D(n1837_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_14_s0 (
    .Q(ff_cache_vram_address[14]),
    .D(n1838_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_13_s0 (
    .Q(ff_cache_vram_address[13]),
    .D(n1839_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_12_s0 (
    .Q(ff_cache_vram_address[12]),
    .D(n1840_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_11_s0 (
    .Q(ff_cache_vram_address[11]),
    .D(n1841_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_10_s0 (
    .Q(ff_cache_vram_address[10]),
    .D(n1842_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_9_s0 (
    .Q(ff_cache_vram_address[9]),
    .D(n1843_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_8_s0 (
    .Q(ff_cache_vram_address[8]),
    .D(n1844_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_7_s0 (
    .Q(ff_cache_vram_address[7]),
    .D(n1845_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_6_s0 (
    .Q(ff_cache_vram_address[6]),
    .D(n1846_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_5_s0 (
    .Q(ff_cache_vram_address[5]),
    .D(n1847_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_4_s0 (
    .Q(ff_cache_vram_address[4]),
    .D(n1848_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_3_s0 (
    .Q(ff_cache_vram_address[3]),
    .D(n1849_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_2_s0 (
    .Q(ff_cache_vram_address[2]),
    .D(n1850_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_1_s0 (
    .Q(ff_cache_vram_address[1]),
    .D(n1851_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_0_s0 (
    .Q(ff_cache_vram_address[0]),
    .D(n1852_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_write_s0 (
    .Q(ff_cache_vram_write),
    .D(n1818_151),
    .CLK(clk85m),
    .CE(ff_cache_vram_write_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_7_s0 (
    .Q(ff_cache_vram_wdata[7]),
    .D(n1819_92),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_6_s0 (
    .Q(ff_cache_vram_wdata[6]),
    .D(n1820_90),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_5_s0 (
    .Q(ff_cache_vram_wdata[5]),
    .D(n1821_90),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_4_s0 (
    .Q(ff_cache_vram_wdata[4]),
    .D(n1822_90),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_3_s0 (
    .Q(ff_cache_vram_wdata[3]),
    .D(n1823_90),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_2_s0 (
    .Q(ff_cache_vram_wdata[2]),
    .D(n1824_90),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_1_s0 (
    .Q(ff_cache_vram_wdata[1]),
    .D(n1825_92),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_0_s0 (
    .Q(ff_cache_vram_wdata[0]),
    .D(n1826_93),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFE ff_source_7_s0 (
    .Q(ff_source[7]),
    .D(n1921_9),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_6_s0 (
    .Q(ff_source[6]),
    .D(n1922_7),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_5_s0 (
    .Q(ff_source[5]),
    .D(n1923_7),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_4_s0 (
    .Q(ff_source[4]),
    .D(n1924_7),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_3_s0 (
    .Q(ff_source[3]),
    .D(n1925_7),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_2_s0 (
    .Q(ff_source[2]),
    .D(n1926_7),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_1_s0 (
    .Q(ff_source[1]),
    .D(n1927_7),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_0_s0 (
    .Q(ff_source[0]),
    .D(n1928_7),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_next_state_5_s0 (
    .Q(ff_next_state[5]),
    .D(n1861_112),
    .CLK(clk85m),
    .CE(ff_next_state_2_11) 
);
  DFFE ff_next_state_4_s0 (
    .Q(ff_next_state[4]),
    .D(n1862_106),
    .CLK(clk85m),
    .CE(ff_next_state_2_11) 
);
  DFFE ff_next_state_3_s0 (
    .Q(ff_next_state[3]),
    .D(n1863_117),
    .CLK(clk85m),
    .CE(ff_next_state_2_11) 
);
  DFFE ff_next_state_2_s0 (
    .Q(ff_next_state[2]),
    .D(n1864_114),
    .CLK(clk85m),
    .CE(ff_next_state_2_11) 
);
  DFFE ff_next_state_1_s0 (
    .Q(ff_next_state[1]),
    .D(n1865_126),
    .CLK(clk85m),
    .CE(ff_next_state_1_14) 
);
  DFFE ff_next_state_0_s0 (
    .Q(ff_next_state[0]),
    .D(n1866_105),
    .CLK(clk85m),
    .CE(ff_next_state_1_14) 
);
  DFFE ff_xsel_1_s0 (
    .Q(ff_xsel[1]),
    .D(n1867_95),
    .CLK(clk85m),
    .CE(ff_xsel_1_12) 
);
  DFFE ff_xsel_0_s0 (
    .Q(ff_xsel[0]),
    .D(n1868_93),
    .CLK(clk85m),
    .CE(ff_xsel_1_12) 
);
  DFFCE reg_sx_8_s0 (
    .Q(reg_sx[8]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2490_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sx_9_s1 (
    .Q(ff_sx[9]),
    .D(n316_7),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_9_s1.INIT=1'b0;
  DFFCE ff_sx_8_s1 (
    .Q(w_status_border_position[8]),
    .D(n317_8),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_8_s1.INIT=1'b0;
  DFFCE ff_sx_7_s1 (
    .Q(w_status_border_position[7]),
    .D(n318_6),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_7_s1.INIT=1'b0;
  DFFCE ff_sx_6_s1 (
    .Q(w_status_border_position[6]),
    .D(n319_6),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_6_s1.INIT=1'b0;
  DFFCE ff_sx_5_s1 (
    .Q(w_status_border_position[5]),
    .D(n320_6),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_5_s1.INIT=1'b0;
  DFFCE ff_sx_4_s1 (
    .Q(w_status_border_position[4]),
    .D(n321_6),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_4_s1.INIT=1'b0;
  DFFCE ff_sx_3_s1 (
    .Q(w_status_border_position[3]),
    .D(n322_6),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_3_s1.INIT=1'b0;
  DFFCE ff_sx_2_s1 (
    .Q(w_status_border_position[2]),
    .D(n323_6),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_2_s1.INIT=1'b0;
  DFFCE ff_sx_1_s1 (
    .Q(w_status_border_position[1]),
    .D(n324_6),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_1_s1.INIT=1'b0;
  DFFCE ff_sx_0_s1 (
    .Q(w_status_border_position[0]),
    .D(n325_6),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_0_s1.INIT=1'b0;
  DFFCE ff_sy_9_s1 (
    .Q(ff_sy[9]),
    .D(n403_3),
    .CLK(clk85m),
    .CE(n359_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_9_s1.INIT=1'b0;
  DFFCE ff_sy_8_s1 (
    .Q(ff_sy[8]),
    .D(n404_3),
    .CLK(clk85m),
    .CE(n359_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_8_s1.INIT=1'b0;
  DFFCE ff_sy_7_s1 (
    .Q(ff_sy[7]),
    .D(n405_3),
    .CLK(clk85m),
    .CE(n367_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_7_s1.INIT=1'b0;
  DFFCE ff_sy_6_s1 (
    .Q(ff_sy[6]),
    .D(n406_3),
    .CLK(clk85m),
    .CE(n367_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_6_s1.INIT=1'b0;
  DFFCE ff_sy_5_s1 (
    .Q(ff_sy[5]),
    .D(n407_3),
    .CLK(clk85m),
    .CE(n367_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_5_s1.INIT=1'b0;
  DFFCE ff_sy_4_s1 (
    .Q(ff_sy[4]),
    .D(n408_3),
    .CLK(clk85m),
    .CE(n367_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_4_s1.INIT=1'b0;
  DFFCE ff_sy_3_s1 (
    .Q(ff_sy[3]),
    .D(n409_3),
    .CLK(clk85m),
    .CE(n367_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_3_s1.INIT=1'b0;
  DFFCE ff_sy_2_s1 (
    .Q(ff_sy[2]),
    .D(n410_3),
    .CLK(clk85m),
    .CE(n367_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_2_s1.INIT=1'b0;
  DFFCE ff_sy_1_s1 (
    .Q(ff_sy[1]),
    .D(n411_3),
    .CLK(clk85m),
    .CE(n367_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_1_s1.INIT=1'b0;
  DFFCE ff_sy_0_s1 (
    .Q(ff_sy[0]),
    .D(n412_3),
    .CLK(clk85m),
    .CE(n367_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_0_s1.INIT=1'b0;
  DFFCE ff_dy_9_s1 (
    .Q(ff_dy[9]),
    .D(n718_3),
    .CLK(clk85m),
    .CE(n639_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_9_s1.INIT=1'b0;
  DFFCE ff_dy_8_s1 (
    .Q(ff_dy[8]),
    .D(n719_3),
    .CLK(clk85m),
    .CE(n639_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_8_s1.INIT=1'b0;
  DFFCE ff_dy_7_s1 (
    .Q(ff_dy[7]),
    .D(n720_3),
    .CLK(clk85m),
    .CE(n647_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_7_s1.INIT=1'b0;
  DFFCE ff_dy_6_s1 (
    .Q(ff_dy[6]),
    .D(n721_3),
    .CLK(clk85m),
    .CE(n647_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_6_s1.INIT=1'b0;
  DFFCE ff_dy_5_s1 (
    .Q(ff_dy[5]),
    .D(n722_3),
    .CLK(clk85m),
    .CE(n647_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_5_s1.INIT=1'b0;
  DFFCE ff_dy_4_s1 (
    .Q(ff_dy[4]),
    .D(n723_3),
    .CLK(clk85m),
    .CE(n647_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_4_s1.INIT=1'b0;
  DFFCE ff_dy_3_s1 (
    .Q(ff_dy[3]),
    .D(n724_3),
    .CLK(clk85m),
    .CE(n647_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_3_s1.INIT=1'b0;
  DFFCE ff_dy_2_s1 (
    .Q(ff_dy[2]),
    .D(n725_3),
    .CLK(clk85m),
    .CE(n647_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_2_s1.INIT=1'b0;
  DFFCE ff_dy_1_s1 (
    .Q(ff_dy[1]),
    .D(n726_3),
    .CLK(clk85m),
    .CE(n647_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_1_s1.INIT=1'b0;
  DFFCE ff_dy_0_s1 (
    .Q(ff_dy[0]),
    .D(n727_3),
    .CLK(clk85m),
    .CE(n647_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_0_s1.INIT=1'b0;
  DFFCE ff_nx_8_s1 (
    .Q(ff_nx[8]),
    .D(n1036_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nx_8_s1.INIT=1'b0;
  DFFCE ff_nx_7_s1 (
    .Q(ff_nx[7]),
    .D(n1037_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nx_7_s1.INIT=1'b0;
  DFFCE ff_nx_6_s1 (
    .Q(ff_nx[6]),
    .D(n1038_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nx_6_s1.INIT=1'b0;
  DFFCE ff_nx_5_s1 (
    .Q(ff_nx[5]),
    .D(n1039_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nx_5_s1.INIT=1'b0;
  DFFCE ff_nx_4_s1 (
    .Q(ff_nx[4]),
    .D(n1040_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nx_4_s1.INIT=1'b0;
  DFFCE ff_nx_3_s1 (
    .Q(ff_nx[3]),
    .D(n1041_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nx_3_s1.INIT=1'b0;
  DFFCE ff_nx_2_s1 (
    .Q(ff_nx[2]),
    .D(n1042_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nx_2_s1.INIT=1'b0;
  DFFCE ff_nx_1_s1 (
    .Q(ff_nx[1]),
    .D(n1043_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nx_1_s1.INIT=1'b0;
  DFFCE ff_nx_0_s1 (
    .Q(ff_nx[0]),
    .D(n1044_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nx_0_s1.INIT=1'b0;
  DFFCE ff_ny_9_s1 (
    .Q(ff_ny[9]),
    .D(n1162_3),
    .CLK(clk85m),
    .CE(n1077_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_9_s1.INIT=1'b0;
  DFFCE ff_ny_8_s1 (
    .Q(ff_ny[8]),
    .D(n1163_3),
    .CLK(clk85m),
    .CE(n1077_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_8_s1.INIT=1'b0;
  DFFCE ff_ny_7_s1 (
    .Q(ff_ny[7]),
    .D(n1164_3),
    .CLK(clk85m),
    .CE(n1079_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_7_s1.INIT=1'b0;
  DFFCE ff_ny_6_s1 (
    .Q(ff_ny[6]),
    .D(n1165_3),
    .CLK(clk85m),
    .CE(n1079_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_6_s1.INIT=1'b0;
  DFFCE ff_ny_5_s1 (
    .Q(ff_ny[5]),
    .D(n1166_3),
    .CLK(clk85m),
    .CE(n1079_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_5_s1.INIT=1'b0;
  DFFCE ff_ny_4_s1 (
    .Q(ff_ny[4]),
    .D(n1167_3),
    .CLK(clk85m),
    .CE(n1079_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_4_s1.INIT=1'b0;
  DFFCE ff_ny_3_s1 (
    .Q(ff_ny[3]),
    .D(n1168_3),
    .CLK(clk85m),
    .CE(n1079_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_3_s1.INIT=1'b0;
  DFFCE ff_ny_2_s1 (
    .Q(ff_ny[2]),
    .D(n1169_3),
    .CLK(clk85m),
    .CE(n1079_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_2_s1.INIT=1'b0;
  DFFCE ff_ny_1_s1 (
    .Q(ff_ny[1]),
    .D(n1170_3),
    .CLK(clk85m),
    .CE(n1079_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_1_s1.INIT=1'b0;
  DFFCE ff_ny_0_s1 (
    .Q(ff_ny[0]),
    .D(n1171_3),
    .CLK(clk85m),
    .CE(n1079_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_0_s1.INIT=1'b0;
  DFFCE ff_nyb_9_s1 (
    .Q(ff_nyb[9]),
    .D(n1218_7),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_9_s1.INIT=1'b0;
  DFFCE ff_nyb_8_s1 (
    .Q(ff_nyb[8]),
    .D(n1219_7),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_8_s1.INIT=1'b0;
  DFFCE ff_nyb_7_s1 (
    .Q(ff_nyb[7]),
    .D(n1220_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_7_s1.INIT=1'b0;
  DFFCE ff_nyb_6_s1 (
    .Q(ff_nyb[6]),
    .D(n1221_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_6_s1.INIT=1'b0;
  DFFCE ff_nyb_5_s1 (
    .Q(ff_nyb[5]),
    .D(n1222_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_5_s1.INIT=1'b0;
  DFFCE ff_nyb_4_s1 (
    .Q(ff_nyb[4]),
    .D(n1223_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_4_s1.INIT=1'b0;
  DFFCE ff_nyb_3_s1 (
    .Q(ff_nyb[3]),
    .D(n1224_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_3_s1.INIT=1'b0;
  DFFCE ff_nyb_2_s1 (
    .Q(ff_nyb[2]),
    .D(n1225_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_2_s1.INIT=1'b0;
  DFFCE ff_nyb_1_s1 (
    .Q(ff_nyb[1]),
    .D(n1226_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_1_s1.INIT=1'b0;
  DFFCE ff_nyb_0_s1 (
    .Q(ff_nyb[0]),
    .D(n1227_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_0_s1.INIT=1'b0;
  DFFCE ff_color_7_s1 (
    .Q(ff_color[7]),
    .D(n1315_3),
    .CLK(clk85m),
    .CE(n1297_3),
    .CLEAR(n36_6) 
);
defparam ff_color_7_s1.INIT=1'b0;
  DFFCE ff_color_6_s1 (
    .Q(ff_color[6]),
    .D(n1316_3),
    .CLK(clk85m),
    .CE(n1297_3),
    .CLEAR(n36_6) 
);
defparam ff_color_6_s1.INIT=1'b0;
  DFFCE ff_color_5_s1 (
    .Q(ff_color[5]),
    .D(n1317_3),
    .CLK(clk85m),
    .CE(n1297_3),
    .CLEAR(n36_6) 
);
defparam ff_color_5_s1.INIT=1'b0;
  DFFCE ff_color_4_s1 (
    .Q(ff_color[4]),
    .D(n1318_3),
    .CLK(clk85m),
    .CE(n1297_3),
    .CLEAR(n36_6) 
);
defparam ff_color_4_s1.INIT=1'b0;
  DFFCE ff_color_3_s1 (
    .Q(ff_color[3]),
    .D(n1319_3),
    .CLK(clk85m),
    .CE(n1297_3),
    .CLEAR(n36_6) 
);
defparam ff_color_3_s1.INIT=1'b0;
  DFFCE ff_color_2_s1 (
    .Q(ff_color[2]),
    .D(n1320_3),
    .CLK(clk85m),
    .CE(n1297_3),
    .CLEAR(n36_6) 
);
defparam ff_color_2_s1.INIT=1'b0;
  DFFCE ff_color_1_s1 (
    .Q(ff_color[1]),
    .D(n1321_3),
    .CLK(clk85m),
    .CE(n1297_3),
    .CLEAR(n36_6) 
);
defparam ff_color_1_s1.INIT=1'b0;
  DFFCE ff_color_0_s1 (
    .Q(ff_color[0]),
    .D(n1322_3),
    .CLK(clk85m),
    .CE(n1297_3),
    .CLEAR(n36_6) 
);
defparam ff_color_0_s1.INIT=1'b0;
  DFFCE ff_read_color_s1 (
    .Q(ff_read_color),
    .D(n1338_9),
    .CLK(clk85m),
    .CE(ff_read_color_8),
    .CLEAR(n36_6) 
);
defparam ff_read_color_s1.INIT=1'b0;
  DFFCE ff_transfer_ready_s1 (
    .Q(w_status_transfer_ready),
    .D(n1383_8),
    .CLK(clk85m),
    .CE(ff_transfer_ready_6),
    .CLEAR(n36_6) 
);
defparam ff_transfer_ready_s1.INIT=1'b0;
  DFFCE ff_command_execute_s1 (
    .Q(w_status_command_execute),
    .D(ff_start),
    .CLK(clk85m),
    .CE(ff_command_execute_6),
    .CLEAR(n36_6) 
);
defparam ff_command_execute_s1.INIT=1'b0;
  DFFCE ff_read_pixel_7_s1 (
    .Q(w_status_color[7]),
    .D(n1472_11),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_7_s1.INIT=1'b0;
  DFFCE ff_read_pixel_6_s1 (
    .Q(w_status_color[6]),
    .D(n1473_11),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_6_s1.INIT=1'b0;
  DFFCE ff_read_pixel_5_s1 (
    .Q(w_status_color[5]),
    .D(n1474_11),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_5_s1.INIT=1'b0;
  DFFCE ff_read_pixel_4_s1 (
    .Q(w_status_color[4]),
    .D(n1475_11),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_4_s1.INIT=1'b0;
  DFFCE ff_read_pixel_3_s1 (
    .Q(w_status_color[3]),
    .D(n1476_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_3_s1.INIT=1'b0;
  DFFCE ff_read_pixel_2_s1 (
    .Q(w_status_color[2]),
    .D(n1477_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_2_s1.INIT=1'b0;
  DFFCE ff_read_pixel_1_s1 (
    .Q(w_status_color[1]),
    .D(n1478_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_1_s1.INIT=1'b0;
  DFFCE ff_read_pixel_0_s1 (
    .Q(w_status_color[0]),
    .D(n1479_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_0_s1.INIT=1'b0;
  DFFCE ff_dx_8_s1 (
    .Q(ff_dx[8]),
    .D(n604_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_7_s1 (
    .Q(ff_dx[7]),
    .D(n605_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_6_s1 (
    .Q(ff_dx[6]),
    .D(n606_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_5_s1 (
    .Q(ff_dx[5]),
    .D(n607_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_4_s1 (
    .Q(ff_dx[4]),
    .D(n608_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_3_s1 (
    .Q(ff_dx[3]),
    .D(n609_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_2_s1 (
    .Q(ff_dx[2]),
    .D(n610_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_1_s1 (
    .Q(ff_dx[1]),
    .D(n611_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_0_s1 (
    .Q(ff_dx[0]),
    .D(n612_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_border_detect_s1 (
    .Q(w_status_border_detect),
    .D(w_cache_flush_end),
    .CLK(clk85m),
    .CE(ff_border_detect_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_5_s1 (
    .Q(ff_state[5]),
    .D(n1933_13),
    .CLK(clk85m),
    .CE(ff_state_2_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_4_s1 (
    .Q(ff_state[4]),
    .D(n1934_12),
    .CLK(clk85m),
    .CE(ff_state_2_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_3_s1 (
    .Q(ff_state[3]),
    .D(n1935_8),
    .CLK(clk85m),
    .CE(ff_state_2_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_2_s1 (
    .Q(ff_state[2]),
    .D(n1936_9),
    .CLK(clk85m),
    .CE(ff_state_2_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_1_s1 (
    .Q(ff_state[1]),
    .D(n1937_8),
    .CLK(clk85m),
    .CE(ff_state_2_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_0_s1 (
    .Q(ff_state[0]),
    .D(n1938_9),
    .CLK(clk85m),
    .CE(ff_state_0_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_flush_start_s1 (
    .Q(ff_cache_flush_start),
    .D(n1931_12),
    .CLK(clk85m),
    .CE(ff_cache_flush_start_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_valid_s1 (
    .Q(ff_cache_vram_valid),
    .D(n1932_13),
    .CLK(clk85m),
    .CE(ff_cache_vram_valid_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_valid_s1 (
    .Q(ff_count_valid),
    .D(n1929_13),
    .CLK(clk85m),
    .CE(ff_count_valid_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_border_detect_request_s1 (
    .Q(ff_border_detect_request),
    .D(n1930_10),
    .CLK(clk85m),
    .CE(n1930_8),
    .CLEAR(n36_6) 
);
  DFFC ff_read_byte_7_s3 (
    .Q(ff_read_byte[7]),
    .D(n1480_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_7_s3.INIT=1'b0;
  DFFC ff_read_byte_6_s3 (
    .Q(ff_read_byte[6]),
    .D(n1481_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_6_s3.INIT=1'b0;
  DFFC ff_read_byte_5_s3 (
    .Q(ff_read_byte[5]),
    .D(n1482_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_5_s3.INIT=1'b0;
  DFFC ff_read_byte_4_s3 (
    .Q(ff_read_byte[4]),
    .D(n1483_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_4_s3.INIT=1'b0;
  DFFC ff_read_byte_3_s3 (
    .Q(ff_read_byte[3]),
    .D(n1484_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_3_s3.INIT=1'b0;
  DFFC ff_read_byte_2_s3 (
    .Q(ff_read_byte[2]),
    .D(n1485_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_2_s3.INIT=1'b0;
  DFFC ff_read_byte_1_s3 (
    .Q(ff_read_byte[1]),
    .D(n1486_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_1_s3.INIT=1'b0;
  DFFC ff_read_byte_0_s3 (
    .Q(ff_read_byte[0]),
    .D(n1487_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_0_s3.INIT=1'b0;
  ALU \w_next_sx[0]_1_s  (
    .SUM(w_next_sx[0]),
    .COUT(\w_next_sx[0]_1_1 ),
    .I0(w_status_border_position[0]),
    .I1(w_next[0]),
    .I3(ff_dix_3_4),
    .CIN(ff_dix) 
);
defparam \w_next_sx[0]_1_s .ALU_MODE=2;
  ALU \w_next_sx[1]_1_s  (
    .SUM(w_next_sx[1]),
    .COUT(\w_next_sx[1]_1_1 ),
    .I0(w_status_border_position[1]),
    .I1(w_next[1]),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[0]_1_1 ) 
);
defparam \w_next_sx[1]_1_s .ALU_MODE=2;
  ALU \w_next_sx[2]_1_s  (
    .SUM(w_next_sx[2]),
    .COUT(\w_next_sx[2]_1_1 ),
    .I0(w_status_border_position[2]),
    .I1(w_next[2]),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[1]_1_1 ) 
);
defparam \w_next_sx[2]_1_s .ALU_MODE=2;
  ALU \w_next_sx[3]_1_s  (
    .SUM(w_next_sx[3]),
    .COUT(\w_next_sx[3]_1_1 ),
    .I0(w_status_border_position[3]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[2]_1_1 ) 
);
defparam \w_next_sx[3]_1_s .ALU_MODE=2;
  ALU \w_next_sx[4]_1_s  (
    .SUM(w_next_sx[4]),
    .COUT(\w_next_sx[4]_1_1 ),
    .I0(w_status_border_position[4]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[3]_1_1 ) 
);
defparam \w_next_sx[4]_1_s .ALU_MODE=2;
  ALU \w_next_sx[5]_1_s  (
    .SUM(w_next_sx[5]),
    .COUT(\w_next_sx[5]_1_1 ),
    .I0(w_status_border_position[5]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[4]_1_1 ) 
);
defparam \w_next_sx[5]_1_s .ALU_MODE=2;
  ALU \w_next_sx[6]_1_s  (
    .SUM(w_next_sx[6]),
    .COUT(\w_next_sx[6]_1_1 ),
    .I0(w_status_border_position[6]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[5]_1_1 ) 
);
defparam \w_next_sx[6]_1_s .ALU_MODE=2;
  ALU \w_next_sx[7]_1_s  (
    .SUM(w_next_sx[7]),
    .COUT(\w_next_sx[7]_1_1 ),
    .I0(w_status_border_position[7]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[6]_1_1 ) 
);
defparam \w_next_sx[7]_1_s .ALU_MODE=2;
  ALU \w_next_sx[8]_1_s  (
    .SUM(w_next_sx[8]),
    .COUT(\w_next_sx[8]_1_1 ),
    .I0(w_status_border_position[8]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[7]_1_1 ) 
);
defparam \w_next_sx[8]_1_s .ALU_MODE=2;
  ALU \w_next_sx[9]_1_s  (
    .SUM(w_next_sx[9]),
    .COUT(\w_next_sx[9]_1_0_COUT ),
    .I0(ff_sx[9]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[8]_1_1 ) 
);
defparam \w_next_sx[9]_1_s .ALU_MODE=2;
  ALU \w_next_sy[0]_1_s  (
    .SUM(w_next_sy[0]),
    .COUT(\w_next_sy[0]_1_1 ),
    .I0(ff_sy[0]),
    .I1(VCC),
    .I3(ff_diy_3_4),
    .CIN(ff_diy) 
);
defparam \w_next_sy[0]_1_s .ALU_MODE=2;
  ALU \w_next_sy[1]_1_s  (
    .SUM(w_next_sy[1]),
    .COUT(\w_next_sy[1]_1_1 ),
    .I0(ff_sy[1]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[0]_1_1 ) 
);
defparam \w_next_sy[1]_1_s .ALU_MODE=2;
  ALU \w_next_sy[2]_1_s  (
    .SUM(w_next_sy[2]),
    .COUT(\w_next_sy[2]_1_1 ),
    .I0(ff_sy[2]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[1]_1_1 ) 
);
defparam \w_next_sy[2]_1_s .ALU_MODE=2;
  ALU \w_next_sy[3]_1_s  (
    .SUM(w_next_sy[3]),
    .COUT(\w_next_sy[3]_1_1 ),
    .I0(ff_sy[3]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[2]_1_1 ) 
);
defparam \w_next_sy[3]_1_s .ALU_MODE=2;
  ALU \w_next_sy[4]_1_s  (
    .SUM(w_next_sy[4]),
    .COUT(\w_next_sy[4]_1_1 ),
    .I0(ff_sy[4]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[3]_1_1 ) 
);
defparam \w_next_sy[4]_1_s .ALU_MODE=2;
  ALU \w_next_sy[5]_1_s  (
    .SUM(w_next_sy[5]),
    .COUT(\w_next_sy[5]_1_1 ),
    .I0(ff_sy[5]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[4]_1_1 ) 
);
defparam \w_next_sy[5]_1_s .ALU_MODE=2;
  ALU \w_next_sy[6]_1_s  (
    .SUM(w_next_sy[6]),
    .COUT(\w_next_sy[6]_1_1 ),
    .I0(ff_sy[6]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[5]_1_1 ) 
);
defparam \w_next_sy[6]_1_s .ALU_MODE=2;
  ALU \w_next_sy[7]_1_s  (
    .SUM(w_next_sy[7]),
    .COUT(\w_next_sy[7]_1_1 ),
    .I0(ff_sy[7]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[6]_1_1 ) 
);
defparam \w_next_sy[7]_1_s .ALU_MODE=2;
  ALU \w_next_sy[8]_1_s  (
    .SUM(w_next_sy[8]),
    .COUT(\w_next_sy[8]_1_1 ),
    .I0(ff_sy[8]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[7]_1_1 ) 
);
defparam \w_next_sy[8]_1_s .ALU_MODE=2;
  ALU \w_next_sy[9]_1_s  (
    .SUM(w_next_sy[9]),
    .COUT(\w_next_sy[9]_1_0_COUT ),
    .I0(ff_sy[9]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[8]_1_1 ) 
);
defparam \w_next_sy[9]_1_s .ALU_MODE=2;
  ALU \w_next_dx[0]_1_s  (
    .SUM(w_next_dx[0]),
    .COUT(\w_next_dx[0]_1_1 ),
    .I0(ff_dx[0]),
    .I1(w_next[0]),
    .I3(ff_dix_3_4),
    .CIN(ff_dix) 
);
defparam \w_next_dx[0]_1_s .ALU_MODE=2;
  ALU \w_next_dx[1]_1_s  (
    .SUM(w_next_dx[1]),
    .COUT(\w_next_dx[1]_1_1 ),
    .I0(ff_dx[1]),
    .I1(w_next[1]),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[0]_1_1 ) 
);
defparam \w_next_dx[1]_1_s .ALU_MODE=2;
  ALU \w_next_dx[2]_1_s  (
    .SUM(w_next_dx[2]),
    .COUT(\w_next_dx[2]_1_1 ),
    .I0(ff_dx[2]),
    .I1(w_next[2]),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[1]_1_1 ) 
);
defparam \w_next_dx[2]_1_s .ALU_MODE=2;
  ALU \w_next_dx[3]_1_s  (
    .SUM(w_next_dx[3]),
    .COUT(\w_next_dx[3]_1_1 ),
    .I0(ff_dx[3]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[2]_1_1 ) 
);
defparam \w_next_dx[3]_1_s .ALU_MODE=2;
  ALU \w_next_dx[4]_1_s  (
    .SUM(w_next_dx[4]),
    .COUT(\w_next_dx[4]_1_1 ),
    .I0(ff_dx[4]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[3]_1_1 ) 
);
defparam \w_next_dx[4]_1_s .ALU_MODE=2;
  ALU \w_next_dx[5]_1_s  (
    .SUM(w_next_dx[5]),
    .COUT(\w_next_dx[5]_1_1 ),
    .I0(ff_dx[5]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[4]_1_1 ) 
);
defparam \w_next_dx[5]_1_s .ALU_MODE=2;
  ALU \w_next_dx[6]_1_s  (
    .SUM(w_next_dx[6]),
    .COUT(\w_next_dx[6]_1_1 ),
    .I0(ff_dx[6]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[5]_1_1 ) 
);
defparam \w_next_dx[6]_1_s .ALU_MODE=2;
  ALU \w_next_dx[7]_1_s  (
    .SUM(w_next_dx[7]),
    .COUT(\w_next_dx[7]_1_1 ),
    .I0(ff_dx[7]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[6]_1_1 ) 
);
defparam \w_next_dx[7]_1_s .ALU_MODE=2;
  ALU \w_next_dx[8]_1_s  (
    .SUM(w_next_dx[8]),
    .COUT(\w_next_dx[8]_1_1 ),
    .I0(ff_dx[8]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[7]_1_1 ) 
);
defparam \w_next_dx[8]_1_s .ALU_MODE=2;
  ALU \w_next_dx[9]_1_s  (
    .SUM(w_next_dx[9]),
    .COUT(\w_next_dx[9]_1_0_COUT ),
    .I0(GND),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[8]_1_1 ) 
);
defparam \w_next_dx[9]_1_s .ALU_MODE=2;
  ALU \w_next_dy[0]_1_s  (
    .SUM(w_next_dy[0]),
    .COUT(\w_next_dy[0]_1_1 ),
    .I0(ff_dy[0]),
    .I1(VCC),
    .I3(ff_diy_3_4),
    .CIN(ff_diy) 
);
defparam \w_next_dy[0]_1_s .ALU_MODE=2;
  ALU \w_next_dy[1]_1_s  (
    .SUM(w_next_dy[1]),
    .COUT(\w_next_dy[1]_1_1 ),
    .I0(ff_dy[1]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[0]_1_1 ) 
);
defparam \w_next_dy[1]_1_s .ALU_MODE=2;
  ALU \w_next_dy[2]_1_s  (
    .SUM(w_next_dy[2]),
    .COUT(\w_next_dy[2]_1_1 ),
    .I0(ff_dy[2]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[1]_1_1 ) 
);
defparam \w_next_dy[2]_1_s .ALU_MODE=2;
  ALU \w_next_dy[3]_1_s  (
    .SUM(w_next_dy[3]),
    .COUT(\w_next_dy[3]_1_1 ),
    .I0(ff_dy[3]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[2]_1_1 ) 
);
defparam \w_next_dy[3]_1_s .ALU_MODE=2;
  ALU \w_next_dy[4]_1_s  (
    .SUM(w_next_dy[4]),
    .COUT(\w_next_dy[4]_1_1 ),
    .I0(ff_dy[4]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[3]_1_1 ) 
);
defparam \w_next_dy[4]_1_s .ALU_MODE=2;
  ALU \w_next_dy[5]_1_s  (
    .SUM(w_next_dy[5]),
    .COUT(\w_next_dy[5]_1_1 ),
    .I0(ff_dy[5]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[4]_1_1 ) 
);
defparam \w_next_dy[5]_1_s .ALU_MODE=2;
  ALU \w_next_dy[6]_1_s  (
    .SUM(w_next_dy[6]),
    .COUT(\w_next_dy[6]_1_1 ),
    .I0(ff_dy[6]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[5]_1_1 ) 
);
defparam \w_next_dy[6]_1_s .ALU_MODE=2;
  ALU \w_next_dy[7]_1_s  (
    .SUM(w_next_dy[7]),
    .COUT(\w_next_dy[7]_1_1 ),
    .I0(ff_dy[7]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[6]_1_1 ) 
);
defparam \w_next_dy[7]_1_s .ALU_MODE=2;
  ALU \w_next_dy[8]_1_s  (
    .SUM(w_next_dy[8]),
    .COUT(\w_next_dy[8]_1_1 ),
    .I0(ff_dy[8]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[7]_1_1 ) 
);
defparam \w_next_dy[8]_1_s .ALU_MODE=2;
  ALU \w_next_dy[9]_1_s  (
    .SUM(w_next_dy[9]),
    .COUT(\w_next_dy[9]_1_0_COUT ),
    .I0(ff_dy[9]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[8]_1_1 ) 
);
defparam \w_next_dy[9]_1_s .ALU_MODE=2;
  ALU n1197_s (
    .SUM(n1197_1),
    .COUT(n1197_2),
    .I0(w_next_nyb[0]),
    .I1(reg_nx[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n1197_s.ALU_MODE=0;
  ALU n1196_s (
    .SUM(n1196_1),
    .COUT(n1196_2),
    .I0(w_next_nyb[1]),
    .I1(reg_nx[1]),
    .I3(GND),
    .CIN(n1197_2) 
);
defparam n1196_s.ALU_MODE=0;
  ALU n1195_s (
    .SUM(n1195_1),
    .COUT(n1195_2),
    .I0(w_next_nyb[2]),
    .I1(reg_nx[2]),
    .I3(GND),
    .CIN(n1196_2) 
);
defparam n1195_s.ALU_MODE=0;
  ALU n1194_s (
    .SUM(n1194_1),
    .COUT(n1194_2),
    .I0(w_next_nyb[3]),
    .I1(reg_nx[3]),
    .I3(GND),
    .CIN(n1195_2) 
);
defparam n1194_s.ALU_MODE=0;
  ALU n1193_s (
    .SUM(n1193_1),
    .COUT(n1193_2),
    .I0(w_next_nyb[4]),
    .I1(reg_nx[4]),
    .I3(GND),
    .CIN(n1194_2) 
);
defparam n1193_s.ALU_MODE=0;
  ALU n1192_s (
    .SUM(n1192_1),
    .COUT(n1192_2),
    .I0(w_next_nyb[5]),
    .I1(reg_nx[5]),
    .I3(GND),
    .CIN(n1193_2) 
);
defparam n1192_s.ALU_MODE=0;
  ALU n1191_s (
    .SUM(n1191_1),
    .COUT(n1191_2),
    .I0(w_next_nyb[6]),
    .I1(reg_nx[6]),
    .I3(GND),
    .CIN(n1192_2) 
);
defparam n1191_s.ALU_MODE=0;
  ALU n1190_s (
    .SUM(n1190_1),
    .COUT(n1190_2),
    .I0(w_next_nyb[7]),
    .I1(reg_nx[7]),
    .I3(GND),
    .CIN(n1191_2) 
);
defparam n1190_s.ALU_MODE=0;
  ALU n1189_s (
    .SUM(n1189_1),
    .COUT(n1189_2),
    .I0(w_next_nyb[8]),
    .I1(reg_nx[8]),
    .I3(GND),
    .CIN(n1190_2) 
);
defparam n1189_s.ALU_MODE=0;
  ALU n1188_s (
    .SUM(n1188_1),
    .COUT(n1188_0_COUT),
    .I0(w_next_nyb[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n1189_2) 
);
defparam n1188_s.ALU_MODE=0;
  ALU w_next_nyb_0_s (
    .SUM(w_next_nyb[0]),
    .COUT(w_next_nyb_0_3),
    .I0(ff_nyb[0]),
    .I1(ff_ny[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_next_nyb_0_s.ALU_MODE=1;
  ALU w_next_nyb_1_s (
    .SUM(w_next_nyb[1]),
    .COUT(w_next_nyb_1_3),
    .I0(ff_nyb[1]),
    .I1(ff_ny[1]),
    .I3(GND),
    .CIN(w_next_nyb_0_3) 
);
defparam w_next_nyb_1_s.ALU_MODE=1;
  ALU w_next_nyb_2_s (
    .SUM(w_next_nyb[2]),
    .COUT(w_next_nyb_2_3),
    .I0(ff_nyb[2]),
    .I1(ff_ny[2]),
    .I3(GND),
    .CIN(w_next_nyb_1_3) 
);
defparam w_next_nyb_2_s.ALU_MODE=1;
  ALU w_next_nyb_3_s (
    .SUM(w_next_nyb[3]),
    .COUT(w_next_nyb_3_3),
    .I0(ff_nyb[3]),
    .I1(ff_ny[3]),
    .I3(GND),
    .CIN(w_next_nyb_2_3) 
);
defparam w_next_nyb_3_s.ALU_MODE=1;
  ALU w_next_nyb_4_s (
    .SUM(w_next_nyb[4]),
    .COUT(w_next_nyb_4_3),
    .I0(ff_nyb[4]),
    .I1(ff_ny[4]),
    .I3(GND),
    .CIN(w_next_nyb_3_3) 
);
defparam w_next_nyb_4_s.ALU_MODE=1;
  ALU w_next_nyb_5_s (
    .SUM(w_next_nyb[5]),
    .COUT(w_next_nyb_5_3),
    .I0(ff_nyb[5]),
    .I1(ff_ny[5]),
    .I3(GND),
    .CIN(w_next_nyb_4_3) 
);
defparam w_next_nyb_5_s.ALU_MODE=1;
  ALU w_next_nyb_6_s (
    .SUM(w_next_nyb[6]),
    .COUT(w_next_nyb_6_3),
    .I0(ff_nyb[6]),
    .I1(ff_ny[6]),
    .I3(GND),
    .CIN(w_next_nyb_5_3) 
);
defparam w_next_nyb_6_s.ALU_MODE=1;
  ALU w_next_nyb_7_s (
    .SUM(w_next_nyb[7]),
    .COUT(w_next_nyb_7_3),
    .I0(ff_nyb[7]),
    .I1(ff_ny[7]),
    .I3(GND),
    .CIN(w_next_nyb_6_3) 
);
defparam w_next_nyb_7_s.ALU_MODE=1;
  ALU w_next_nyb_8_s (
    .SUM(w_next_nyb[8]),
    .COUT(w_next_nyb_8_3),
    .I0(ff_nyb[8]),
    .I1(ff_ny[8]),
    .I3(GND),
    .CIN(w_next_nyb_7_3) 
);
defparam w_next_nyb_8_s.ALU_MODE=1;
  ALU w_next_nyb_9_s (
    .SUM(w_next_nyb[9]),
    .COUT(n1278_9),
    .I0(ff_nyb[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_next_nyb_8_3) 
);
defparam w_next_nyb_9_s.ALU_MODE=1;
  ALU n1008_s (
    .SUM(n1008_2),
    .COUT(n1008_3),
    .I0(ff_nx[0]),
    .I1(w_next[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam n1008_s.ALU_MODE=1;
  ALU n1007_s (
    .SUM(n1007_2),
    .COUT(n1007_3),
    .I0(ff_nx[1]),
    .I1(w_next[1]),
    .I3(GND),
    .CIN(n1008_3) 
);
defparam n1007_s.ALU_MODE=1;
  ALU n1006_s (
    .SUM(n1006_2),
    .COUT(n1006_3),
    .I0(ff_nx[2]),
    .I1(w_next[2]),
    .I3(GND),
    .CIN(n1007_3) 
);
defparam n1006_s.ALU_MODE=1;
  ALU n1005_s (
    .SUM(n1005_2),
    .COUT(n1005_3),
    .I0(ff_nx[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n1006_3) 
);
defparam n1005_s.ALU_MODE=1;
  ALU n1004_s (
    .SUM(n1004_2),
    .COUT(n1004_3),
    .I0(ff_nx[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n1005_3) 
);
defparam n1004_s.ALU_MODE=1;
  ALU n1003_s (
    .SUM(n1003_2),
    .COUT(n1003_3),
    .I0(ff_nx[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n1004_3) 
);
defparam n1003_s.ALU_MODE=1;
  ALU n1002_s (
    .SUM(n1002_2),
    .COUT(n1002_3),
    .I0(ff_nx[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n1003_3) 
);
defparam n1002_s.ALU_MODE=1;
  ALU n1001_s (
    .SUM(n1001_2),
    .COUT(n1001_3),
    .I0(ff_nx[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n1002_3) 
);
defparam n1001_s.ALU_MODE=1;
  ALU n1637_s0 (
    .SUM(n1637_1_SUM),
    .COUT(n1637_3),
    .I0(w_status_color[0]),
    .I1(ff_color[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n1637_s0.ALU_MODE=3;
  ALU n1638_s0 (
    .SUM(n1638_1_SUM),
    .COUT(n1638_3),
    .I0(w_status_color[1]),
    .I1(ff_color[1]),
    .I3(GND),
    .CIN(n1637_3) 
);
defparam n1638_s0.ALU_MODE=3;
  ALU n1639_s0 (
    .SUM(n1639_1_SUM),
    .COUT(n1639_3),
    .I0(w_status_color[2]),
    .I1(ff_color[2]),
    .I3(GND),
    .CIN(n1638_3) 
);
defparam n1639_s0.ALU_MODE=3;
  ALU n1640_s0 (
    .SUM(n1640_1_SUM),
    .COUT(n1640_3),
    .I0(w_status_color[3]),
    .I1(ff_color[3]),
    .I3(GND),
    .CIN(n1639_3) 
);
defparam n1640_s0.ALU_MODE=3;
  ALU n1641_s0 (
    .SUM(n1641_1_SUM),
    .COUT(n1641_3),
    .I0(w_status_color[4]),
    .I1(ff_color[4]),
    .I3(GND),
    .CIN(n1640_3) 
);
defparam n1641_s0.ALU_MODE=3;
  ALU n1642_s0 (
    .SUM(n1642_1_SUM),
    .COUT(n1642_3),
    .I0(w_status_color[5]),
    .I1(ff_color[5]),
    .I3(GND),
    .CIN(n1641_3) 
);
defparam n1642_s0.ALU_MODE=3;
  ALU n1643_s0 (
    .SUM(n1643_1_SUM),
    .COUT(n1643_3),
    .I0(w_status_color[6]),
    .I1(ff_color[6]),
    .I3(GND),
    .CIN(n1642_3) 
);
defparam n1643_s0.ALU_MODE=3;
  ALU n1644_s0 (
    .SUM(n1644_1_SUM),
    .COUT(n1644_3),
    .I0(w_status_color[7]),
    .I1(ff_color[7]),
    .I3(GND),
    .CIN(n1643_3) 
);
defparam n1644_s0.ALU_MODE=3;
  MUX2_LUT5 n1462_s5 (
    .O(n1462_9),
    .I0(n1462_6),
    .I1(n1462_7),
    .S0(ff_xsel[1]) 
);
  MUX2_LUT5 n1463_s5 (
    .O(n1463_9),
    .I0(n1463_6),
    .I1(n1463_7),
    .S0(ff_xsel[1]) 
);
  INV ff_dix_3_s2 (
    .O(ff_dix_3_4),
    .I(ff_dix) 
);
  INV ff_diy_3_s2 (
    .O(ff_diy_3_4),
    .I(ff_diy) 
);
  vdp_command_cache u_cache (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_start(ff_start),
    .ff_cache_flush_start(ff_cache_flush_start),
    .ff_cache_vram_valid(ff_cache_vram_valid),
    .ff_cache_vram_write(ff_cache_vram_write),
    .n369_7(n369_7),
    .w_pulse1(w_pulse1),
    .ff_vram_wdata_mask_3_9(ff_vram_wdata_mask_3_9),
    .w_command_vram_rdata_en(w_command_vram_rdata_en),
    .ff_cache_vram_address(ff_cache_vram_address[16:0]),
    .w_command_vram_rdata(w_command_vram_rdata[31:0]),
    .ff_cache_vram_wdata(ff_cache_vram_wdata[7:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3]),
    .w_command_vram_write(w_command_vram_write),
    .w_command_vram_valid(w_command_vram_valid),
    .w_cache_flush_end(w_cache_flush_end),
    .n5284_7(n5284_7),
    .w_cache_vram_rdata_en(w_cache_vram_rdata_en),
    .w_command_vram_address(w_command_vram_address[16:2]),
    .w_command_vram_wdata(w_command_vram_wdata[31:0]),
    .w_command_vram_wdata_mask(w_command_vram_wdata_mask[3:0]),
    .w_cache_vram_rdata(w_cache_vram_rdata[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_command */
module vdp_vram_interface (
  w_pre_vram_refresh,
  clk85m,
  n36_6,
  w_sdram_rdata_en,
  ff_reset_n2_1,
  ff_sdr_ready,
  w_screen_mode_vram_valid,
  w_cpu_vram_write,
  w_command_vram_write,
  n551_30,
  w_pulse1,
  n1470_35,
  w_ic_vram_valid,
  ff_vram_valid,
  reg_sprite_disable,
  ff_next_vram2_7_10,
  w_command_vram_valid,
  w_sdram_rdata,
  w_screen_pos_x_Z,
  w_command_vram_wdata_mask,
  w_cpu_vram_wdata,
  w_command_vram_wdata,
  w_cpu_vram_address,
  w_command_vram_address,
  w_screen_mode_vram_address,
  w_ic_vram_address,
  reg_sprite_attribute_table_base,
  ff_current_plane_num,
  w_sdram_refresh,
  w_sdram_write,
  ff_vram_refresh,
  w_cpu_vram_rdata_en,
  w_command_vram_rdata_en,
  n185_5,
  n369_7,
  ff_vram_wdata_mask_3_9,
  w_sdram_valid,
  w_sdram_address,
  w_sdram_wdata,
  w_sdram_wdata_mask,
  w_screen_mode_vram_rdata,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_cpu_vram_rdata,
  w_command_vram_rdata,
  w_sprite_vram_rdata8
)
;
input w_pre_vram_refresh;
input clk85m;
input n36_6;
input w_sdram_rdata_en;
input ff_reset_n2_1;
input ff_sdr_ready;
input w_screen_mode_vram_valid;
input w_cpu_vram_write;
input w_command_vram_write;
input n551_30;
input w_pulse1;
input n1470_35;
input w_ic_vram_valid;
input ff_vram_valid;
input reg_sprite_disable;
input ff_next_vram2_7_10;
input w_command_vram_valid;
input [31:0] w_sdram_rdata;
input [3:0] w_screen_pos_x_Z;
input [3:0] w_command_vram_wdata_mask;
input [7:0] w_cpu_vram_wdata;
input [31:0] w_command_vram_wdata;
input [16:0] w_cpu_vram_address;
input [16:2] w_command_vram_address;
input [16:0] w_screen_mode_vram_address;
input [16:0] w_ic_vram_address;
input [16:7] reg_sprite_attribute_table_base;
input [4:0] ff_current_plane_num;
output w_sdram_refresh;
output w_sdram_write;
output ff_vram_refresh;
output w_cpu_vram_rdata_en;
output w_command_vram_rdata_en;
output n185_5;
output n369_7;
output ff_vram_wdata_mask_3_9;
output w_sdram_valid;
output [16:2] w_sdram_address;
output [31:0] w_sdram_wdata;
output [3:0] w_sdram_wdata_mask;
output [31:0] w_screen_mode_vram_rdata;
output w_sprite_vram_rdata_0;
output w_sprite_vram_rdata_1;
output w_sprite_vram_rdata_2;
output w_sprite_vram_rdata_3;
output w_sprite_vram_rdata_4;
output w_sprite_vram_rdata_5;
output w_sprite_vram_rdata_6;
output w_sprite_vram_rdata_7;
output w_sprite_vram_rdata_8;
output w_sprite_vram_rdata_9;
output w_sprite_vram_rdata_10;
output w_sprite_vram_rdata_11;
output w_sprite_vram_rdata_12;
output w_sprite_vram_rdata_13;
output w_sprite_vram_rdata_14;
output w_sprite_vram_rdata_15;
output w_sprite_vram_rdata_16;
output w_sprite_vram_rdata_17;
output w_sprite_vram_rdata_18;
output w_sprite_vram_rdata_19;
output w_sprite_vram_rdata_20;
output w_sprite_vram_rdata_21;
output w_sprite_vram_rdata_22;
output w_sprite_vram_rdata_23;
output w_sprite_vram_rdata_24;
output w_sprite_vram_rdata_25;
output w_sprite_vram_rdata_26;
output w_sprite_vram_rdata_27;
output w_sprite_vram_rdata_31;
output [7:0] w_cpu_vram_rdata;
output [31:0] w_command_vram_rdata;
output [7:0] w_sprite_vram_rdata8;
wire w_rdata8_7_6;
wire w_rdata8_7_7;
wire w_rdata8_6_6;
wire w_rdata8_6_7;
wire w_rdata8_5_6;
wire w_rdata8_5_7;
wire w_rdata8_4_6;
wire w_rdata8_4_7;
wire w_rdata8_3_6;
wire w_rdata8_3_7;
wire w_rdata8_2_6;
wire w_rdata8_2_7;
wire w_rdata8_1_6;
wire w_rdata8_1_7;
wire w_rdata8_0_6;
wire w_rdata8_0_7;
wire n602_3;
wire n185_3;
wire n186_3;
wire n187_3;
wire n188_3;
wire n354_5;
wire n355_5;
wire n356_5;
wire n357_5;
wire n358_5;
wire n359_5;
wire n360_5;
wire n361_5;
wire n362_5;
wire n363_5;
wire n364_5;
wire n365_5;
wire n366_5;
wire n367_5;
wire n368_5;
wire n369_5;
wire n370_5;
wire n1486_3;
wire n1613_3;
wire n1518_3;
wire n1558_3;
wire n1566_3;
wire ff_vram_refresh_8;
wire ff_vram_wdata_mask_3_5;
wire ff_cpu_vram_rdata_en_6;
wire ff_command_vram_rdata_en_6;
wire ff_vram_rdata_sel_2_7;
wire n36_10;
wire n404_9;
wire n403_9;
wire n402_9;
wire n401_9;
wire n400_9;
wire n399_9;
wire n398_9;
wire n397_9;
wire n396_9;
wire n395_9;
wire n394_9;
wire n393_9;
wire n392_9;
wire n391_9;
wire n390_9;
wire n389_9;
wire n388_9;
wire n387_9;
wire n386_9;
wire n385_9;
wire n384_9;
wire n383_9;
wire n382_9;
wire n381_9;
wire n380_9;
wire n379_9;
wire n378_9;
wire n377_9;
wire n376_9;
wire n375_9;
wire n374_9;
wire n373_9;
wire n372_10;
wire n35_8;
wire n34_10;
wire n185_4;
wire n186_4;
wire n186_5;
wire n354_6;
wire n354_7;
wire n354_8;
wire n354_9;
wire n355_6;
wire n355_7;
wire n355_8;
wire n356_6;
wire n356_7;
wire n356_8;
wire n357_6;
wire n357_7;
wire n357_8;
wire n358_6;
wire n358_7;
wire n358_8;
wire n359_6;
wire n359_7;
wire n359_8;
wire n360_6;
wire n360_7;
wire n360_8;
wire n361_6;
wire n361_7;
wire n361_8;
wire n362_6;
wire n362_7;
wire n362_8;
wire n363_6;
wire n363_7;
wire n363_8;
wire n364_6;
wire n364_7;
wire n364_8;
wire n365_6;
wire n365_7;
wire n365_8;
wire n366_6;
wire n366_7;
wire n366_8;
wire n367_6;
wire n367_7;
wire n367_8;
wire n368_6;
wire n368_7;
wire n368_8;
wire n369_6;
wire n370_6;
wire n354_10;
wire n354_11;
wire n354_12;
wire n355_9;
wire n355_10;
wire n356_9;
wire n356_10;
wire n357_9;
wire n357_10;
wire n358_9;
wire n358_10;
wire n359_9;
wire n359_10;
wire n360_9;
wire n360_10;
wire n361_9;
wire n361_10;
wire n362_9;
wire n362_10;
wire n363_9;
wire n363_10;
wire n364_9;
wire n364_10;
wire n365_9;
wire n365_10;
wire n366_9;
wire n366_10;
wire n367_9;
wire n367_10;
wire n368_9;
wire n368_10;
wire n369_8;
wire n369_9;
wire n370_7;
wire ff_vram_write_9;
wire n371_10;
wire n371_12;
wire ff_vram_wdata_mask_3_11;
wire [1:0] ff_vram_address;
wire [2:0] ff_vram_rdata_sel_d1;
wire [1:0] ff_vram_byte_sel;
wire [2:0] ff_vram_rdata_sel;
wire [7:0] w_rdata8;
wire VCC;
wire GND;
  LUT3 w_rdata8_7_s6 (
    .F(w_rdata8_7_6),
    .I0(w_sdram_rdata[7]),
    .I1(w_sdram_rdata[15]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_7_s6.INIT=8'hCA;
  LUT3 w_rdata8_7_s7 (
    .F(w_rdata8_7_7),
    .I0(w_sdram_rdata[23]),
    .I1(w_sdram_rdata[31]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_7_s7.INIT=8'hCA;
  LUT3 w_rdata8_6_s6 (
    .F(w_rdata8_6_6),
    .I0(w_sdram_rdata[6]),
    .I1(w_sdram_rdata[14]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_6_s6.INIT=8'hCA;
  LUT3 w_rdata8_6_s7 (
    .F(w_rdata8_6_7),
    .I0(w_sdram_rdata[22]),
    .I1(w_sdram_rdata[30]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_6_s7.INIT=8'hCA;
  LUT3 w_rdata8_5_s6 (
    .F(w_rdata8_5_6),
    .I0(w_sdram_rdata[5]),
    .I1(w_sdram_rdata[13]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_5_s6.INIT=8'hCA;
  LUT3 w_rdata8_5_s7 (
    .F(w_rdata8_5_7),
    .I0(w_sdram_rdata[21]),
    .I1(w_sdram_rdata[29]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_5_s7.INIT=8'hCA;
  LUT3 w_rdata8_4_s6 (
    .F(w_rdata8_4_6),
    .I0(w_sdram_rdata[4]),
    .I1(w_sdram_rdata[12]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_4_s6.INIT=8'hCA;
  LUT3 w_rdata8_4_s7 (
    .F(w_rdata8_4_7),
    .I0(w_sdram_rdata[20]),
    .I1(w_sdram_rdata[28]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_4_s7.INIT=8'hCA;
  LUT3 w_rdata8_3_s6 (
    .F(w_rdata8_3_6),
    .I0(w_sdram_rdata[3]),
    .I1(w_sdram_rdata[11]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_3_s6.INIT=8'hCA;
  LUT3 w_rdata8_3_s7 (
    .F(w_rdata8_3_7),
    .I0(w_sdram_rdata[19]),
    .I1(w_sdram_rdata[27]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_3_s7.INIT=8'hCA;
  LUT3 w_rdata8_2_s6 (
    .F(w_rdata8_2_6),
    .I0(w_sdram_rdata[2]),
    .I1(w_sdram_rdata[10]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_2_s6.INIT=8'hCA;
  LUT3 w_rdata8_2_s7 (
    .F(w_rdata8_2_7),
    .I0(w_sdram_rdata[18]),
    .I1(w_sdram_rdata[26]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_2_s7.INIT=8'hCA;
  LUT3 w_rdata8_1_s6 (
    .F(w_rdata8_1_6),
    .I0(w_sdram_rdata[1]),
    .I1(w_sdram_rdata[9]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_1_s6.INIT=8'hCA;
  LUT3 w_rdata8_1_s7 (
    .F(w_rdata8_1_7),
    .I0(w_sdram_rdata[17]),
    .I1(w_sdram_rdata[25]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_1_s7.INIT=8'hCA;
  LUT3 w_rdata8_0_s6 (
    .F(w_rdata8_0_6),
    .I0(w_sdram_rdata[0]),
    .I1(w_sdram_rdata[8]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_0_s6.INIT=8'hCA;
  LUT3 w_rdata8_0_s7 (
    .F(w_rdata8_0_7),
    .I0(w_sdram_rdata[16]),
    .I1(w_sdram_rdata[24]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_0_s7.INIT=8'hCA;
  LUT3 n602_s0 (
    .F(n602_3),
    .I0(w_screen_pos_x_Z[1]),
    .I1(w_screen_pos_x_Z[2]),
    .I2(w_screen_pos_x_Z[0]) 
);
defparam n602_s0.INIT=8'h10;
  LUT3 n185_s0 (
    .F(n185_3),
    .I0(n185_4),
    .I1(w_command_vram_wdata_mask[3]),
    .I2(n185_5) 
);
defparam n185_s0.INIT=8'h5C;
  LUT4 n186_s0 (
    .F(n186_3),
    .I0(n185_5),
    .I1(w_command_vram_wdata_mask[2]),
    .I2(n186_4),
    .I3(n186_5) 
);
defparam n186_s0.INIT=16'hFF0E;
  LUT4 n187_s0 (
    .F(n187_3),
    .I0(n186_4),
    .I1(n186_5),
    .I2(w_command_vram_wdata_mask[1]),
    .I3(n185_5) 
);
defparam n187_s0.INIT=16'hBBB0;
  LUT4 n188_s0 (
    .F(n188_3),
    .I0(n185_5),
    .I1(w_command_vram_wdata_mask[0]),
    .I2(n186_4),
    .I3(n186_5) 
);
defparam n188_s0.INIT=16'hFFF4;
  LUT4 n354_s2 (
    .F(n354_5),
    .I0(n354_6),
    .I1(n354_7),
    .I2(n354_8),
    .I3(n354_9) 
);
defparam n354_s2.INIT=16'hEE0F;
  LUT4 n355_s2 (
    .F(n355_5),
    .I0(n355_6),
    .I1(n355_7),
    .I2(n355_8),
    .I3(n354_9) 
);
defparam n355_s2.INIT=16'hEE0F;
  LUT4 n356_s2 (
    .F(n356_5),
    .I0(n356_6),
    .I1(n356_7),
    .I2(n356_8),
    .I3(n354_9) 
);
defparam n356_s2.INIT=16'hEE0F;
  LUT4 n357_s2 (
    .F(n357_5),
    .I0(n357_6),
    .I1(n357_7),
    .I2(n357_8),
    .I3(n354_9) 
);
defparam n357_s2.INIT=16'hEE0F;
  LUT4 n358_s2 (
    .F(n358_5),
    .I0(n358_6),
    .I1(n358_7),
    .I2(n358_8),
    .I3(n354_9) 
);
defparam n358_s2.INIT=16'hEE0F;
  LUT4 n359_s2 (
    .F(n359_5),
    .I0(n359_6),
    .I1(n359_7),
    .I2(n359_8),
    .I3(n354_9) 
);
defparam n359_s2.INIT=16'hEE0F;
  LUT4 n360_s2 (
    .F(n360_5),
    .I0(n360_6),
    .I1(n360_7),
    .I2(n360_8),
    .I3(n354_9) 
);
defparam n360_s2.INIT=16'hEE0F;
  LUT4 n361_s2 (
    .F(n361_5),
    .I0(n361_6),
    .I1(n361_7),
    .I2(n361_8),
    .I3(n354_9) 
);
defparam n361_s2.INIT=16'hEE0F;
  LUT4 n362_s2 (
    .F(n362_5),
    .I0(n362_6),
    .I1(n362_7),
    .I2(n362_8),
    .I3(n354_9) 
);
defparam n362_s2.INIT=16'hEE0F;
  LUT4 n363_s2 (
    .F(n363_5),
    .I0(n363_6),
    .I1(n363_7),
    .I2(n363_8),
    .I3(n354_9) 
);
defparam n363_s2.INIT=16'hEE0F;
  LUT4 n364_s2 (
    .F(n364_5),
    .I0(n364_6),
    .I1(n364_7),
    .I2(n364_8),
    .I3(n354_9) 
);
defparam n364_s2.INIT=16'hEE0F;
  LUT4 n365_s2 (
    .F(n365_5),
    .I0(n365_6),
    .I1(n365_7),
    .I2(n365_8),
    .I3(n354_9) 
);
defparam n365_s2.INIT=16'hEE0F;
  LUT4 n366_s2 (
    .F(n366_5),
    .I0(n366_6),
    .I1(n366_7),
    .I2(n366_8),
    .I3(n354_9) 
);
defparam n366_s2.INIT=16'hEE0F;
  LUT4 n367_s2 (
    .F(n367_5),
    .I0(n367_6),
    .I1(n367_7),
    .I2(n367_8),
    .I3(n354_9) 
);
defparam n367_s2.INIT=16'hEE0F;
  LUT4 n368_s2 (
    .F(n368_5),
    .I0(n368_6),
    .I1(n368_7),
    .I2(n368_8),
    .I3(n354_9) 
);
defparam n368_s2.INIT=16'hEE0F;
  LUT3 n369_s2 (
    .F(n369_5),
    .I0(n369_6),
    .I1(n186_4),
    .I2(n369_7) 
);
defparam n369_s2.INIT=8'hC5;
  LUT3 n370_s2 (
    .F(n370_5),
    .I0(n370_6),
    .I1(n186_5),
    .I2(n369_7) 
);
defparam n370_s2.INIT=8'hCA;
  LUT4 n1486_s0 (
    .F(n1486_3),
    .I0(ff_vram_rdata_sel_d1[1]),
    .I1(ff_vram_rdata_sel_d1[2]),
    .I2(w_sdram_rdata_en),
    .I3(ff_vram_rdata_sel_d1[0]) 
);
defparam n1486_s0.INIT=16'h1000;
  LUT2 n1613_s0 (
    .F(n1613_3),
    .I0(ff_reset_n2_1),
    .I1(n1518_3) 
);
defparam n1613_s0.INIT=4'h8;
  LUT4 n1518_s0 (
    .F(n1518_3),
    .I0(ff_vram_rdata_sel_d1[0]),
    .I1(ff_vram_rdata_sel_d1[2]),
    .I2(ff_vram_rdata_sel_d1[1]),
    .I3(w_sdram_rdata_en) 
);
defparam n1518_s0.INIT=16'h1000;
  LUT4 n1558_s0 (
    .F(n1558_3),
    .I0(ff_vram_rdata_sel_d1[2]),
    .I1(ff_vram_rdata_sel_d1[0]),
    .I2(ff_vram_rdata_sel_d1[1]),
    .I3(w_sdram_rdata_en) 
);
defparam n1558_s0.INIT=16'h4000;
  LUT4 n1566_s0 (
    .F(n1566_3),
    .I0(ff_vram_rdata_sel_d1[0]),
    .I1(ff_vram_rdata_sel_d1[1]),
    .I2(w_sdram_rdata_en),
    .I3(ff_vram_rdata_sel_d1[2]) 
);
defparam n1566_s0.INIT=16'h1000;
  LUT4 ff_vram_refresh_s3 (
    .F(ff_vram_refresh_8),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_sdram_refresh),
    .I2(n602_3),
    .I3(w_pre_vram_refresh) 
);
defparam ff_vram_refresh_s3.INIT=16'hFF10;
  LUT4 ff_vram_wdata_mask_3_s2 (
    .F(ff_vram_wdata_mask_3_5),
    .I0(ff_vram_wdata_mask_3_11),
    .I1(n369_7),
    .I2(ff_reset_n2_1),
    .I3(n371_12) 
);
defparam ff_vram_wdata_mask_3_s2.INIT=16'h4000;
  LUT4 ff_cpu_vram_rdata_en_s3 (
    .F(ff_cpu_vram_rdata_en_6),
    .I0(ff_vram_rdata_sel_d1[2]),
    .I1(ff_vram_rdata_sel_d1[1]),
    .I2(ff_vram_rdata_sel_d1[0]),
    .I3(w_sdram_rdata_en) 
);
defparam ff_cpu_vram_rdata_en_s3.INIT=16'h40FF;
  LUT4 ff_command_vram_rdata_en_s3 (
    .F(ff_command_vram_rdata_en_6),
    .I0(ff_vram_rdata_sel_d1[0]),
    .I1(ff_vram_rdata_sel_d1[1]),
    .I2(ff_vram_rdata_sel_d1[2]),
    .I3(w_sdram_rdata_en) 
);
defparam ff_command_vram_rdata_en_s3.INIT=16'h10FF;
  LUT3 ff_vram_rdata_sel_1_s3 (
    .F(ff_vram_rdata_sel_2_7),
    .I0(ff_sdr_ready),
    .I1(n369_7),
    .I2(ff_vram_wdata_mask_3_11) 
);
defparam ff_vram_rdata_sel_1_s3.INIT=8'h7F;
  LUT4 n36_s5 (
    .F(n36_10),
    .I0(n185_5),
    .I1(n354_9),
    .I2(w_screen_mode_vram_valid),
    .I3(ff_sdr_ready) 
);
defparam n36_s5.INIT=16'hF800;
  LUT4 n404_s4 (
    .F(n404_9),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n185_5),
    .I3(n369_7) 
);
defparam n404_s4.INIT=16'hAC00;
  LUT4 n403_s4 (
    .F(n403_9),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n185_5),
    .I3(n369_7) 
);
defparam n403_s4.INIT=16'hAC00;
  LUT4 n402_s4 (
    .F(n402_9),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n185_5),
    .I3(n369_7) 
);
defparam n402_s4.INIT=16'hAC00;
  LUT4 n401_s4 (
    .F(n401_9),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n185_5),
    .I3(n369_7) 
);
defparam n401_s4.INIT=16'hAC00;
  LUT4 n400_s4 (
    .F(n400_9),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n185_5),
    .I3(n369_7) 
);
defparam n400_s4.INIT=16'hAC00;
  LUT4 n399_s4 (
    .F(n399_9),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n185_5),
    .I3(n369_7) 
);
defparam n399_s4.INIT=16'hAC00;
  LUT4 n398_s4 (
    .F(n398_9),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n185_5),
    .I3(n369_7) 
);
defparam n398_s4.INIT=16'hAC00;
  LUT4 n397_s4 (
    .F(n397_9),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n185_5),
    .I3(n369_7) 
);
defparam n397_s4.INIT=16'hAC00;
  LUT4 n396_s4 (
    .F(n396_9),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[8]),
    .I2(n185_5),
    .I3(n369_7) 
);
defparam n396_s4.INIT=16'hAC00;
  LUT4 n395_s4 (
    .F(n395_9),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[9]),
    .I2(n185_5),
    .I3(n369_7) 
);
defparam n395_s4.INIT=16'hAC00;
  LUT4 n394_s4 (
    .F(n394_9),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[10]),
    .I2(n185_5),
    .I3(n369_7) 
);
defparam n394_s4.INIT=16'hAC00;
  LUT4 n393_s4 (
    .F(n393_9),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[11]),
    .I2(n185_5),
    .I3(n369_7) 
);
defparam n393_s4.INIT=16'hAC00;
  LUT4 n392_s4 (
    .F(n392_9),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[12]),
    .I2(n185_5),
    .I3(n369_7) 
);
defparam n392_s4.INIT=16'hAC00;
  LUT4 n391_s4 (
    .F(n391_9),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[13]),
    .I2(n185_5),
    .I3(n369_7) 
);
defparam n391_s4.INIT=16'hAC00;
  LUT4 n390_s4 (
    .F(n390_9),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[14]),
    .I2(n185_5),
    .I3(n369_7) 
);
defparam n390_s4.INIT=16'hAC00;
  LUT4 n389_s4 (
    .F(n389_9),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[15]),
    .I2(n185_5),
    .I3(n369_7) 
);
defparam n389_s4.INIT=16'hAC00;
  LUT4 n388_s4 (
    .F(n388_9),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[16]),
    .I2(n185_5),
    .I3(n369_7) 
);
defparam n388_s4.INIT=16'hAC00;
  LUT4 n387_s4 (
    .F(n387_9),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[17]),
    .I2(n185_5),
    .I3(n369_7) 
);
defparam n387_s4.INIT=16'hAC00;
  LUT4 n386_s4 (
    .F(n386_9),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[18]),
    .I2(n185_5),
    .I3(n369_7) 
);
defparam n386_s4.INIT=16'hAC00;
  LUT4 n385_s4 (
    .F(n385_9),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[19]),
    .I2(n185_5),
    .I3(n369_7) 
);
defparam n385_s4.INIT=16'hAC00;
  LUT4 n384_s4 (
    .F(n384_9),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[20]),
    .I2(n185_5),
    .I3(n369_7) 
);
defparam n384_s4.INIT=16'hAC00;
  LUT4 n383_s4 (
    .F(n383_9),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[21]),
    .I2(n185_5),
    .I3(n369_7) 
);
defparam n383_s4.INIT=16'hAC00;
  LUT4 n382_s4 (
    .F(n382_9),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[22]),
    .I2(n185_5),
    .I3(n369_7) 
);
defparam n382_s4.INIT=16'hAC00;
  LUT4 n381_s4 (
    .F(n381_9),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[23]),
    .I2(n185_5),
    .I3(n369_7) 
);
defparam n381_s4.INIT=16'hAC00;
  LUT4 n380_s4 (
    .F(n380_9),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[24]),
    .I2(n185_5),
    .I3(n369_7) 
);
defparam n380_s4.INIT=16'hAC00;
  LUT4 n379_s4 (
    .F(n379_9),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[25]),
    .I2(n185_5),
    .I3(n369_7) 
);
defparam n379_s4.INIT=16'hAC00;
  LUT4 n378_s4 (
    .F(n378_9),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[26]),
    .I2(n185_5),
    .I3(n369_7) 
);
defparam n378_s4.INIT=16'hAC00;
  LUT4 n377_s4 (
    .F(n377_9),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[27]),
    .I2(n185_5),
    .I3(n369_7) 
);
defparam n377_s4.INIT=16'hAC00;
  LUT4 n376_s4 (
    .F(n376_9),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[28]),
    .I2(n185_5),
    .I3(n369_7) 
);
defparam n376_s4.INIT=16'hAC00;
  LUT4 n375_s4 (
    .F(n375_9),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[29]),
    .I2(n185_5),
    .I3(n369_7) 
);
defparam n375_s4.INIT=16'hAC00;
  LUT4 n374_s4 (
    .F(n374_9),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[30]),
    .I2(n185_5),
    .I3(n369_7) 
);
defparam n374_s4.INIT=16'hAC00;
  LUT4 n373_s4 (
    .F(n373_9),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[31]),
    .I2(n185_5),
    .I3(n369_7) 
);
defparam n373_s4.INIT=16'hAC00;
  LUT4 n372_s5 (
    .F(n372_10),
    .I0(w_cpu_vram_write),
    .I1(w_command_vram_write),
    .I2(n185_5),
    .I3(n369_7) 
);
defparam n372_s5.INIT=16'hAC00;
  LUT4 n35_s3 (
    .F(n35_8),
    .I0(n354_9),
    .I1(n185_5),
    .I2(w_screen_mode_vram_valid),
    .I3(ff_sdr_ready) 
);
defparam n35_s3.INIT=16'h0D00;
  LUT3 n34_s5 (
    .F(n34_10),
    .I0(n185_5),
    .I1(ff_sdr_ready),
    .I2(n369_7) 
);
defparam n34_s5.INIT=8'h40;
  LUT4 n185_s1 (
    .F(n185_4),
    .I0(w_cpu_vram_address[2]),
    .I1(w_cpu_vram_address[0]),
    .I2(n551_30),
    .I3(w_cpu_vram_address[1]) 
);
defparam n185_s1.INIT=16'hAC00;
  LUT3 n185_s2 (
    .F(n185_5),
    .I0(w_pulse1),
    .I1(w_screen_pos_x_Z[3]),
    .I2(n602_3) 
);
defparam n185_s2.INIT=8'h80;
  LUT4 n186_s1 (
    .F(n186_4),
    .I0(w_cpu_vram_address[1]),
    .I1(w_cpu_vram_address[2]),
    .I2(n551_30),
    .I3(n185_5) 
);
defparam n186_s1.INIT=16'hCA00;
  LUT4 n186_s2 (
    .F(n186_5),
    .I0(w_cpu_vram_address[1]),
    .I1(w_cpu_vram_address[0]),
    .I2(n551_30),
    .I3(n185_5) 
);
defparam n186_s2.INIT=16'hAC00;
  LUT4 n354_s3 (
    .F(n354_6),
    .I0(n354_10),
    .I1(w_command_vram_address[16]),
    .I2(w_screen_mode_vram_valid),
    .I3(n185_5) 
);
defparam n354_s3.INIT=16'h0A0C;
  LUT4 n354_s4 (
    .F(n354_7),
    .I0(w_screen_mode_vram_address[0]),
    .I1(w_screen_mode_vram_address[16]),
    .I2(n551_30),
    .I3(w_screen_mode_vram_valid) 
);
defparam n354_s4.INIT=16'hAC00;
  LUT3 n354_s5 (
    .F(n354_8),
    .I0(n354_11),
    .I1(w_ic_vram_address[0]),
    .I2(n551_30) 
);
defparam n354_s5.INIT=8'h3A;
  LUT3 n354_s6 (
    .F(n354_9),
    .I0(n354_12),
    .I1(n1470_35),
    .I2(w_ic_vram_valid) 
);
defparam n354_s6.INIT=8'h0D;
  LUT4 n355_s3 (
    .F(n355_6),
    .I0(n355_9),
    .I1(w_command_vram_address[15]),
    .I2(w_screen_mode_vram_valid),
    .I3(n185_5) 
);
defparam n355_s3.INIT=16'h0A0C;
  LUT4 n355_s4 (
    .F(n355_7),
    .I0(w_screen_mode_vram_address[15]),
    .I1(w_screen_mode_vram_address[16]),
    .I2(n551_30),
    .I3(w_screen_mode_vram_valid) 
);
defparam n355_s4.INIT=16'hCA00;
  LUT3 n355_s5 (
    .F(n355_8),
    .I0(n355_10),
    .I1(n354_11),
    .I2(n551_30) 
);
defparam n355_s5.INIT=8'hCA;
  LUT4 n356_s3 (
    .F(n356_6),
    .I0(n356_9),
    .I1(w_command_vram_address[14]),
    .I2(w_screen_mode_vram_valid),
    .I3(n185_5) 
);
defparam n356_s3.INIT=16'h0A0C;
  LUT4 n356_s4 (
    .F(n356_7),
    .I0(w_screen_mode_vram_address[14]),
    .I1(w_screen_mode_vram_address[15]),
    .I2(n551_30),
    .I3(w_screen_mode_vram_valid) 
);
defparam n356_s4.INIT=16'hCA00;
  LUT3 n356_s5 (
    .F(n356_8),
    .I0(n356_10),
    .I1(n355_10),
    .I2(n551_30) 
);
defparam n356_s5.INIT=8'hCA;
  LUT4 n357_s3 (
    .F(n357_6),
    .I0(n357_9),
    .I1(w_command_vram_address[13]),
    .I2(w_screen_mode_vram_valid),
    .I3(n185_5) 
);
defparam n357_s3.INIT=16'h0A0C;
  LUT4 n357_s4 (
    .F(n357_7),
    .I0(w_screen_mode_vram_address[13]),
    .I1(w_screen_mode_vram_address[14]),
    .I2(n551_30),
    .I3(w_screen_mode_vram_valid) 
);
defparam n357_s4.INIT=16'hCA00;
  LUT3 n357_s5 (
    .F(n357_8),
    .I0(n357_10),
    .I1(n356_10),
    .I2(n551_30) 
);
defparam n357_s5.INIT=8'hCA;
  LUT4 n358_s3 (
    .F(n358_6),
    .I0(n358_9),
    .I1(w_command_vram_address[12]),
    .I2(w_screen_mode_vram_valid),
    .I3(n185_5) 
);
defparam n358_s3.INIT=16'h0A0C;
  LUT4 n358_s4 (
    .F(n358_7),
    .I0(w_screen_mode_vram_address[12]),
    .I1(w_screen_mode_vram_address[13]),
    .I2(n551_30),
    .I3(w_screen_mode_vram_valid) 
);
defparam n358_s4.INIT=16'hCA00;
  LUT3 n358_s5 (
    .F(n358_8),
    .I0(n358_10),
    .I1(n357_10),
    .I2(n551_30) 
);
defparam n358_s5.INIT=8'hCA;
  LUT4 n359_s3 (
    .F(n359_6),
    .I0(n359_9),
    .I1(w_command_vram_address[11]),
    .I2(w_screen_mode_vram_valid),
    .I3(n185_5) 
);
defparam n359_s3.INIT=16'h0A0C;
  LUT4 n359_s4 (
    .F(n359_7),
    .I0(w_screen_mode_vram_address[11]),
    .I1(w_screen_mode_vram_address[12]),
    .I2(n551_30),
    .I3(w_screen_mode_vram_valid) 
);
defparam n359_s4.INIT=16'hCA00;
  LUT3 n359_s5 (
    .F(n359_8),
    .I0(n359_10),
    .I1(n358_10),
    .I2(n551_30) 
);
defparam n359_s5.INIT=8'hCA;
  LUT4 n360_s3 (
    .F(n360_6),
    .I0(n360_9),
    .I1(w_command_vram_address[10]),
    .I2(w_screen_mode_vram_valid),
    .I3(n185_5) 
);
defparam n360_s3.INIT=16'h0A0C;
  LUT4 n360_s4 (
    .F(n360_7),
    .I0(w_screen_mode_vram_address[10]),
    .I1(w_screen_mode_vram_address[11]),
    .I2(n551_30),
    .I3(w_screen_mode_vram_valid) 
);
defparam n360_s4.INIT=16'hCA00;
  LUT3 n360_s5 (
    .F(n360_8),
    .I0(n360_10),
    .I1(n359_10),
    .I2(n551_30) 
);
defparam n360_s5.INIT=8'hCA;
  LUT4 n361_s3 (
    .F(n361_6),
    .I0(n361_9),
    .I1(w_command_vram_address[9]),
    .I2(w_screen_mode_vram_valid),
    .I3(n185_5) 
);
defparam n361_s3.INIT=16'h0A0C;
  LUT4 n361_s4 (
    .F(n361_7),
    .I0(w_screen_mode_vram_address[9]),
    .I1(w_screen_mode_vram_address[10]),
    .I2(n551_30),
    .I3(w_screen_mode_vram_valid) 
);
defparam n361_s4.INIT=16'hCA00;
  LUT3 n361_s5 (
    .F(n361_8),
    .I0(n361_10),
    .I1(n360_10),
    .I2(n551_30) 
);
defparam n361_s5.INIT=8'hCA;
  LUT4 n362_s3 (
    .F(n362_6),
    .I0(n362_9),
    .I1(w_command_vram_address[8]),
    .I2(w_screen_mode_vram_valid),
    .I3(n185_5) 
);
defparam n362_s3.INIT=16'h0A0C;
  LUT4 n362_s4 (
    .F(n362_7),
    .I0(w_screen_mode_vram_address[8]),
    .I1(w_screen_mode_vram_address[9]),
    .I2(n551_30),
    .I3(w_screen_mode_vram_valid) 
);
defparam n362_s4.INIT=16'hCA00;
  LUT3 n362_s5 (
    .F(n362_8),
    .I0(n362_10),
    .I1(n361_10),
    .I2(n551_30) 
);
defparam n362_s5.INIT=8'hCA;
  LUT4 n363_s3 (
    .F(n363_6),
    .I0(n363_9),
    .I1(w_command_vram_address[7]),
    .I2(w_screen_mode_vram_valid),
    .I3(n185_5) 
);
defparam n363_s3.INIT=16'h0A0C;
  LUT4 n363_s4 (
    .F(n363_7),
    .I0(w_screen_mode_vram_address[7]),
    .I1(w_screen_mode_vram_address[8]),
    .I2(n551_30),
    .I3(w_screen_mode_vram_valid) 
);
defparam n363_s4.INIT=16'hCA00;
  LUT3 n363_s5 (
    .F(n363_8),
    .I0(n363_10),
    .I1(n362_10),
    .I2(n551_30) 
);
defparam n363_s5.INIT=8'hCA;
  LUT4 n364_s3 (
    .F(n364_6),
    .I0(n364_9),
    .I1(w_command_vram_address[6]),
    .I2(w_screen_mode_vram_valid),
    .I3(n185_5) 
);
defparam n364_s3.INIT=16'h0A0C;
  LUT4 n364_s4 (
    .F(n364_7),
    .I0(w_screen_mode_vram_address[6]),
    .I1(w_screen_mode_vram_address[7]),
    .I2(n551_30),
    .I3(w_screen_mode_vram_valid) 
);
defparam n364_s4.INIT=16'hCA00;
  LUT3 n364_s5 (
    .F(n364_8),
    .I0(n364_10),
    .I1(n363_10),
    .I2(n551_30) 
);
defparam n364_s5.INIT=8'hCA;
  LUT4 n365_s3 (
    .F(n365_6),
    .I0(n365_9),
    .I1(w_command_vram_address[5]),
    .I2(w_screen_mode_vram_valid),
    .I3(n185_5) 
);
defparam n365_s3.INIT=16'h0A0C;
  LUT4 n365_s4 (
    .F(n365_7),
    .I0(w_screen_mode_vram_address[5]),
    .I1(w_screen_mode_vram_address[6]),
    .I2(n551_30),
    .I3(w_screen_mode_vram_valid) 
);
defparam n365_s4.INIT=16'hCA00;
  LUT3 n365_s5 (
    .F(n365_8),
    .I0(n365_10),
    .I1(n364_10),
    .I2(n551_30) 
);
defparam n365_s5.INIT=8'hCA;
  LUT4 n366_s3 (
    .F(n366_6),
    .I0(n366_9),
    .I1(w_command_vram_address[4]),
    .I2(w_screen_mode_vram_valid),
    .I3(n185_5) 
);
defparam n366_s3.INIT=16'h0A0C;
  LUT4 n366_s4 (
    .F(n366_7),
    .I0(w_screen_mode_vram_address[4]),
    .I1(w_screen_mode_vram_address[5]),
    .I2(n551_30),
    .I3(w_screen_mode_vram_valid) 
);
defparam n366_s4.INIT=16'hCA00;
  LUT3 n366_s5 (
    .F(n366_8),
    .I0(n366_10),
    .I1(n365_10),
    .I2(n551_30) 
);
defparam n366_s5.INIT=8'hCA;
  LUT4 n367_s3 (
    .F(n367_6),
    .I0(n367_9),
    .I1(w_command_vram_address[3]),
    .I2(w_screen_mode_vram_valid),
    .I3(n185_5) 
);
defparam n367_s3.INIT=16'h0A0C;
  LUT4 n367_s4 (
    .F(n367_7),
    .I0(w_screen_mode_vram_address[3]),
    .I1(w_screen_mode_vram_address[4]),
    .I2(n551_30),
    .I3(w_screen_mode_vram_valid) 
);
defparam n367_s4.INIT=16'hCA00;
  LUT3 n367_s5 (
    .F(n367_8),
    .I0(n367_10),
    .I1(n366_10),
    .I2(n551_30) 
);
defparam n367_s5.INIT=8'hCA;
  LUT4 n368_s3 (
    .F(n368_6),
    .I0(n368_9),
    .I1(w_command_vram_address[2]),
    .I2(w_screen_mode_vram_valid),
    .I3(n185_5) 
);
defparam n368_s3.INIT=16'h0A0C;
  LUT4 n368_s4 (
    .F(n368_7),
    .I0(w_screen_mode_vram_address[2]),
    .I1(w_screen_mode_vram_address[3]),
    .I2(n551_30),
    .I3(w_screen_mode_vram_valid) 
);
defparam n368_s4.INIT=16'hCA00;
  LUT3 n368_s5 (
    .F(n368_8),
    .I0(n368_10),
    .I1(n367_10),
    .I2(n551_30) 
);
defparam n368_s5.INIT=8'hCA;
  LUT3 n369_s3 (
    .F(n369_6),
    .I0(n369_8),
    .I1(n369_9),
    .I2(n551_30) 
);
defparam n369_s3.INIT=8'hC5;
  LUT4 n369_s4 (
    .F(n369_7),
    .I0(n354_12),
    .I1(n1470_35),
    .I2(w_ic_vram_valid),
    .I3(w_screen_mode_vram_valid) 
);
defparam n369_s4.INIT=16'h000D;
  LUT3 n370_s3 (
    .F(n370_6),
    .I0(n370_7),
    .I1(n369_8),
    .I2(n551_30) 
);
defparam n370_s3.INIT=8'hCA;
  LUT3 n354_s7 (
    .F(n354_10),
    .I0(w_cpu_vram_address[16]),
    .I1(w_cpu_vram_address[0]),
    .I2(n551_30) 
);
defparam n354_s7.INIT=8'hCA;
  LUT3 n354_s8 (
    .F(n354_11),
    .I0(reg_sprite_attribute_table_base[16]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[16]) 
);
defparam n354_s8.INIT=8'h07;
  LUT3 n354_s9 (
    .F(n354_12),
    .I0(reg_sprite_disable),
    .I1(ff_next_vram2_7_10),
    .I2(ff_vram_valid) 
);
defparam n354_s9.INIT=8'h10;
  LUT3 n355_s6 (
    .F(n355_9),
    .I0(w_cpu_vram_address[15]),
    .I1(w_cpu_vram_address[16]),
    .I2(n551_30) 
);
defparam n355_s6.INIT=8'hCA;
  LUT3 n355_s7 (
    .F(n355_10),
    .I0(reg_sprite_attribute_table_base[15]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[15]) 
);
defparam n355_s7.INIT=8'h07;
  LUT3 n356_s6 (
    .F(n356_9),
    .I0(w_cpu_vram_address[14]),
    .I1(w_cpu_vram_address[15]),
    .I2(n551_30) 
);
defparam n356_s6.INIT=8'hCA;
  LUT3 n356_s7 (
    .F(n356_10),
    .I0(reg_sprite_attribute_table_base[14]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[14]) 
);
defparam n356_s7.INIT=8'h07;
  LUT3 n357_s6 (
    .F(n357_9),
    .I0(w_cpu_vram_address[13]),
    .I1(w_cpu_vram_address[14]),
    .I2(n551_30) 
);
defparam n357_s6.INIT=8'hCA;
  LUT3 n357_s7 (
    .F(n357_10),
    .I0(reg_sprite_attribute_table_base[13]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[13]) 
);
defparam n357_s7.INIT=8'h07;
  LUT3 n358_s6 (
    .F(n358_9),
    .I0(w_cpu_vram_address[12]),
    .I1(w_cpu_vram_address[13]),
    .I2(n551_30) 
);
defparam n358_s6.INIT=8'hCA;
  LUT3 n358_s7 (
    .F(n358_10),
    .I0(reg_sprite_attribute_table_base[12]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[12]) 
);
defparam n358_s7.INIT=8'h07;
  LUT3 n359_s6 (
    .F(n359_9),
    .I0(w_cpu_vram_address[11]),
    .I1(w_cpu_vram_address[12]),
    .I2(n551_30) 
);
defparam n359_s6.INIT=8'hCA;
  LUT3 n359_s7 (
    .F(n359_10),
    .I0(reg_sprite_attribute_table_base[11]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[11]) 
);
defparam n359_s7.INIT=8'h07;
  LUT3 n360_s6 (
    .F(n360_9),
    .I0(w_cpu_vram_address[10]),
    .I1(w_cpu_vram_address[11]),
    .I2(n551_30) 
);
defparam n360_s6.INIT=8'hCA;
  LUT3 n360_s7 (
    .F(n360_10),
    .I0(reg_sprite_attribute_table_base[10]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[10]) 
);
defparam n360_s7.INIT=8'h07;
  LUT3 n361_s6 (
    .F(n361_9),
    .I0(w_cpu_vram_address[9]),
    .I1(w_cpu_vram_address[10]),
    .I2(n551_30) 
);
defparam n361_s6.INIT=8'hCA;
  LUT3 n361_s7 (
    .F(n361_10),
    .I0(reg_sprite_attribute_table_base[9]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[9]) 
);
defparam n361_s7.INIT=8'h07;
  LUT3 n362_s6 (
    .F(n362_9),
    .I0(w_cpu_vram_address[8]),
    .I1(w_cpu_vram_address[9]),
    .I2(n551_30) 
);
defparam n362_s6.INIT=8'hCA;
  LUT3 n362_s7 (
    .F(n362_10),
    .I0(reg_sprite_attribute_table_base[8]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[8]) 
);
defparam n362_s7.INIT=8'h07;
  LUT3 n363_s6 (
    .F(n363_9),
    .I0(w_cpu_vram_address[7]),
    .I1(w_cpu_vram_address[8]),
    .I2(n551_30) 
);
defparam n363_s6.INIT=8'hCA;
  LUT3 n363_s7 (
    .F(n363_10),
    .I0(reg_sprite_attribute_table_base[7]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[7]) 
);
defparam n363_s7.INIT=8'h07;
  LUT3 n364_s6 (
    .F(n364_9),
    .I0(w_cpu_vram_address[6]),
    .I1(w_cpu_vram_address[7]),
    .I2(n551_30) 
);
defparam n364_s6.INIT=8'hCA;
  LUT3 n364_s7 (
    .F(n364_10),
    .I0(ff_current_plane_num[4]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[6]) 
);
defparam n364_s7.INIT=8'h07;
  LUT3 n365_s6 (
    .F(n365_9),
    .I0(w_cpu_vram_address[5]),
    .I1(w_cpu_vram_address[6]),
    .I2(n551_30) 
);
defparam n365_s6.INIT=8'hCA;
  LUT3 n365_s7 (
    .F(n365_10),
    .I0(ff_current_plane_num[3]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[5]) 
);
defparam n365_s7.INIT=8'h07;
  LUT3 n366_s6 (
    .F(n366_9),
    .I0(w_cpu_vram_address[4]),
    .I1(w_cpu_vram_address[5]),
    .I2(n551_30) 
);
defparam n366_s6.INIT=8'hCA;
  LUT3 n366_s7 (
    .F(n366_10),
    .I0(ff_current_plane_num[2]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[4]) 
);
defparam n366_s7.INIT=8'h07;
  LUT3 n367_s6 (
    .F(n367_9),
    .I0(w_cpu_vram_address[3]),
    .I1(w_cpu_vram_address[4]),
    .I2(n551_30) 
);
defparam n367_s6.INIT=8'hCA;
  LUT3 n367_s7 (
    .F(n367_10),
    .I0(ff_current_plane_num[1]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[3]) 
);
defparam n367_s7.INIT=8'h07;
  LUT3 n368_s6 (
    .F(n368_9),
    .I0(w_cpu_vram_address[2]),
    .I1(w_cpu_vram_address[3]),
    .I2(n551_30) 
);
defparam n368_s6.INIT=8'hCA;
  LUT3 n368_s7 (
    .F(n368_10),
    .I0(ff_current_plane_num[0]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[2]) 
);
defparam n368_s7.INIT=8'h07;
  LUT3 n369_s5 (
    .F(n369_8),
    .I0(w_ic_vram_address[1]),
    .I1(w_screen_mode_vram_address[1]),
    .I2(n354_9) 
);
defparam n369_s5.INIT=8'hCA;
  LUT3 n369_s6 (
    .F(n369_9),
    .I0(n368_10),
    .I1(w_screen_mode_vram_address[2]),
    .I2(n354_9) 
);
defparam n369_s6.INIT=8'h3A;
  LUT3 n370_s4 (
    .F(n370_7),
    .I0(w_screen_mode_vram_address[0]),
    .I1(w_ic_vram_address[0]),
    .I2(n354_9) 
);
defparam n370_s4.INIT=8'hAC;
  LUT4 ff_vram_wdata_mask_3_s5 (
    .F(ff_vram_wdata_mask_3_9),
    .I0(w_command_vram_valid),
    .I1(n602_3),
    .I2(w_pre_vram_refresh),
    .I3(ff_vram_refresh) 
);
defparam ff_vram_wdata_mask_3_s5.INIT=16'h0008;
  LUT4 ff_vram_write_s5 (
    .F(ff_vram_write_9),
    .I0(ff_vram_wdata_mask_3_11),
    .I1(n369_7),
    .I2(w_sdram_valid),
    .I3(ff_sdr_ready) 
);
defparam ff_vram_write_s5.INIT=16'h0700;
  LUT3 n371_s4 (
    .F(n371_10),
    .I0(w_sdram_valid),
    .I1(ff_sdr_ready),
    .I2(ff_vram_rdata_sel_2_7) 
);
defparam n371_s4.INIT=8'h40;
  LUT2 n371_s5 (
    .F(n371_12),
    .I0(w_sdram_valid),
    .I1(ff_sdr_ready) 
);
defparam n371_s5.INIT=4'h4;
  LUT4 ff_vram_wdata_mask_3_s6 (
    .F(ff_vram_wdata_mask_3_11),
    .I0(n185_5),
    .I1(w_pre_vram_refresh),
    .I2(ff_vram_refresh),
    .I3(ff_vram_wdata_mask_3_9) 
);
defparam ff_vram_wdata_mask_3_s6.INIT=16'h00FD;
  DFFC ff_vram_refresh_pulse_s0 (
    .Q(w_sdram_refresh),
    .D(w_pre_vram_refresh),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_16_s0 (
    .Q(w_sdram_address[16]),
    .D(n354_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_15_s0 (
    .Q(w_sdram_address[15]),
    .D(n355_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_14_s0 (
    .Q(w_sdram_address[14]),
    .D(n356_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_13_s0 (
    .Q(w_sdram_address[13]),
    .D(n357_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_12_s0 (
    .Q(w_sdram_address[12]),
    .D(n358_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_11_s0 (
    .Q(w_sdram_address[11]),
    .D(n359_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_10_s0 (
    .Q(w_sdram_address[10]),
    .D(n360_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_9_s0 (
    .Q(w_sdram_address[9]),
    .D(n361_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_8_s0 (
    .Q(w_sdram_address[8]),
    .D(n362_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_7_s0 (
    .Q(w_sdram_address[7]),
    .D(n363_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_6_s0 (
    .Q(w_sdram_address[6]),
    .D(n364_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_5_s0 (
    .Q(w_sdram_address[5]),
    .D(n365_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_4_s0 (
    .Q(w_sdram_address[4]),
    .D(n366_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_3_s0 (
    .Q(w_sdram_address[3]),
    .D(n367_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_2_s0 (
    .Q(w_sdram_address[2]),
    .D(n368_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_1_s0 (
    .Q(ff_vram_address[1]),
    .D(n369_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_0_s0 (
    .Q(ff_vram_address[0]),
    .D(n370_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_write_s0 (
    .Q(w_sdram_write),
    .D(n372_10),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_31_s0 (
    .Q(w_sdram_wdata[31]),
    .D(n373_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_30_s0 (
    .Q(w_sdram_wdata[30]),
    .D(n374_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_29_s0 (
    .Q(w_sdram_wdata[29]),
    .D(n375_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_28_s0 (
    .Q(w_sdram_wdata[28]),
    .D(n376_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_27_s0 (
    .Q(w_sdram_wdata[27]),
    .D(n377_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_26_s0 (
    .Q(w_sdram_wdata[26]),
    .D(n378_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_25_s0 (
    .Q(w_sdram_wdata[25]),
    .D(n379_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_24_s0 (
    .Q(w_sdram_wdata[24]),
    .D(n380_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_23_s0 (
    .Q(w_sdram_wdata[23]),
    .D(n381_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_22_s0 (
    .Q(w_sdram_wdata[22]),
    .D(n382_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_21_s0 (
    .Q(w_sdram_wdata[21]),
    .D(n383_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_20_s0 (
    .Q(w_sdram_wdata[20]),
    .D(n384_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_19_s0 (
    .Q(w_sdram_wdata[19]),
    .D(n385_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_18_s0 (
    .Q(w_sdram_wdata[18]),
    .D(n386_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_17_s0 (
    .Q(w_sdram_wdata[17]),
    .D(n387_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_16_s0 (
    .Q(w_sdram_wdata[16]),
    .D(n388_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_15_s0 (
    .Q(w_sdram_wdata[15]),
    .D(n389_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_14_s0 (
    .Q(w_sdram_wdata[14]),
    .D(n390_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_13_s0 (
    .Q(w_sdram_wdata[13]),
    .D(n391_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_12_s0 (
    .Q(w_sdram_wdata[12]),
    .D(n392_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_11_s0 (
    .Q(w_sdram_wdata[11]),
    .D(n393_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_10_s0 (
    .Q(w_sdram_wdata[10]),
    .D(n394_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_9_s0 (
    .Q(w_sdram_wdata[9]),
    .D(n395_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_8_s0 (
    .Q(w_sdram_wdata[8]),
    .D(n396_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_7_s0 (
    .Q(w_sdram_wdata[7]),
    .D(n397_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_6_s0 (
    .Q(w_sdram_wdata[6]),
    .D(n398_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_5_s0 (
    .Q(w_sdram_wdata[5]),
    .D(n399_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_4_s0 (
    .Q(w_sdram_wdata[4]),
    .D(n400_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_3_s0 (
    .Q(w_sdram_wdata[3]),
    .D(n401_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_2_s0 (
    .Q(w_sdram_wdata[2]),
    .D(n402_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_1_s0 (
    .Q(w_sdram_wdata[1]),
    .D(n403_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_0_s0 (
    .Q(w_sdram_wdata[0]),
    .D(n404_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFE ff_vram_wdata_mask_3_s0 (
    .Q(w_sdram_wdata_mask[3]),
    .D(n185_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_5) 
);
  DFFE ff_vram_wdata_mask_2_s0 (
    .Q(w_sdram_wdata_mask[2]),
    .D(n186_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_5) 
);
  DFFE ff_vram_wdata_mask_1_s0 (
    .Q(w_sdram_wdata_mask[1]),
    .D(n187_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_5) 
);
  DFFE ff_vram_wdata_mask_0_s0 (
    .Q(w_sdram_wdata_mask[0]),
    .D(n188_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_5) 
);
  DFFCE ff_vram_rdata_sel_d1_2_s0 (
    .Q(ff_vram_rdata_sel_d1[2]),
    .D(ff_vram_rdata_sel[2]),
    .CLK(clk85m),
    .CE(n602_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_d1_1_s0 (
    .Q(ff_vram_rdata_sel_d1[1]),
    .D(ff_vram_rdata_sel[1]),
    .CLK(clk85m),
    .CE(n602_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_d1_0_s0 (
    .Q(ff_vram_rdata_sel_d1[0]),
    .D(ff_vram_rdata_sel[0]),
    .CLK(clk85m),
    .CE(n602_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_byte_sel_1_s0 (
    .Q(ff_vram_byte_sel[1]),
    .D(ff_vram_address[1]),
    .CLK(clk85m),
    .CE(n602_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_byte_sel_0_s0 (
    .Q(ff_vram_byte_sel[0]),
    .D(ff_vram_address[0]),
    .CLK(clk85m),
    .CE(n602_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_31_s0 (
    .Q(w_screen_mode_vram_rdata[31]),
    .D(w_sdram_rdata[31]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_30_s0 (
    .Q(w_screen_mode_vram_rdata[30]),
    .D(w_sdram_rdata[30]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_29_s0 (
    .Q(w_screen_mode_vram_rdata[29]),
    .D(w_sdram_rdata[29]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_28_s0 (
    .Q(w_screen_mode_vram_rdata[28]),
    .D(w_sdram_rdata[28]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_27_s0 (
    .Q(w_screen_mode_vram_rdata[27]),
    .D(w_sdram_rdata[27]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_26_s0 (
    .Q(w_screen_mode_vram_rdata[26]),
    .D(w_sdram_rdata[26]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_25_s0 (
    .Q(w_screen_mode_vram_rdata[25]),
    .D(w_sdram_rdata[25]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_24_s0 (
    .Q(w_screen_mode_vram_rdata[24]),
    .D(w_sdram_rdata[24]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_23_s0 (
    .Q(w_screen_mode_vram_rdata[23]),
    .D(w_sdram_rdata[23]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_22_s0 (
    .Q(w_screen_mode_vram_rdata[22]),
    .D(w_sdram_rdata[22]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_21_s0 (
    .Q(w_screen_mode_vram_rdata[21]),
    .D(w_sdram_rdata[21]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_20_s0 (
    .Q(w_screen_mode_vram_rdata[20]),
    .D(w_sdram_rdata[20]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_19_s0 (
    .Q(w_screen_mode_vram_rdata[19]),
    .D(w_sdram_rdata[19]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_18_s0 (
    .Q(w_screen_mode_vram_rdata[18]),
    .D(w_sdram_rdata[18]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_17_s0 (
    .Q(w_screen_mode_vram_rdata[17]),
    .D(w_sdram_rdata[17]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_16_s0 (
    .Q(w_screen_mode_vram_rdata[16]),
    .D(w_sdram_rdata[16]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_15_s0 (
    .Q(w_screen_mode_vram_rdata[15]),
    .D(w_sdram_rdata[15]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_14_s0 (
    .Q(w_screen_mode_vram_rdata[14]),
    .D(w_sdram_rdata[14]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_13_s0 (
    .Q(w_screen_mode_vram_rdata[13]),
    .D(w_sdram_rdata[13]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_12_s0 (
    .Q(w_screen_mode_vram_rdata[12]),
    .D(w_sdram_rdata[12]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_11_s0 (
    .Q(w_screen_mode_vram_rdata[11]),
    .D(w_sdram_rdata[11]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_10_s0 (
    .Q(w_screen_mode_vram_rdata[10]),
    .D(w_sdram_rdata[10]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_9_s0 (
    .Q(w_screen_mode_vram_rdata[9]),
    .D(w_sdram_rdata[9]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_8_s0 (
    .Q(w_screen_mode_vram_rdata[8]),
    .D(w_sdram_rdata[8]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_7_s0 (
    .Q(w_screen_mode_vram_rdata[7]),
    .D(w_sdram_rdata[7]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_6_s0 (
    .Q(w_screen_mode_vram_rdata[6]),
    .D(w_sdram_rdata[6]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_5_s0 (
    .Q(w_screen_mode_vram_rdata[5]),
    .D(w_sdram_rdata[5]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_4_s0 (
    .Q(w_screen_mode_vram_rdata[4]),
    .D(w_sdram_rdata[4]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_3_s0 (
    .Q(w_screen_mode_vram_rdata[3]),
    .D(w_sdram_rdata[3]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_2_s0 (
    .Q(w_screen_mode_vram_rdata[2]),
    .D(w_sdram_rdata[2]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_1_s0 (
    .Q(w_screen_mode_vram_rdata[1]),
    .D(w_sdram_rdata[1]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_0_s0 (
    .Q(w_screen_mode_vram_rdata[0]),
    .D(w_sdram_rdata[0]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_31_s0 (
    .Q(w_sprite_vram_rdata_31),
    .D(w_sdram_rdata[31]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_27_s0 (
    .Q(w_sprite_vram_rdata_27),
    .D(w_sdram_rdata[27]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_26_s0 (
    .Q(w_sprite_vram_rdata_26),
    .D(w_sdram_rdata[26]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_25_s0 (
    .Q(w_sprite_vram_rdata_25),
    .D(w_sdram_rdata[25]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_24_s0 (
    .Q(w_sprite_vram_rdata_24),
    .D(w_sdram_rdata[24]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_23_s0 (
    .Q(w_sprite_vram_rdata_23),
    .D(w_sdram_rdata[23]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_22_s0 (
    .Q(w_sprite_vram_rdata_22),
    .D(w_sdram_rdata[22]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_21_s0 (
    .Q(w_sprite_vram_rdata_21),
    .D(w_sdram_rdata[21]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_20_s0 (
    .Q(w_sprite_vram_rdata_20),
    .D(w_sdram_rdata[20]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_19_s0 (
    .Q(w_sprite_vram_rdata_19),
    .D(w_sdram_rdata[19]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_18_s0 (
    .Q(w_sprite_vram_rdata_18),
    .D(w_sdram_rdata[18]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_17_s0 (
    .Q(w_sprite_vram_rdata_17),
    .D(w_sdram_rdata[17]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_16_s0 (
    .Q(w_sprite_vram_rdata_16),
    .D(w_sdram_rdata[16]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_15_s0 (
    .Q(w_sprite_vram_rdata_15),
    .D(w_sdram_rdata[15]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_14_s0 (
    .Q(w_sprite_vram_rdata_14),
    .D(w_sdram_rdata[14]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_13_s0 (
    .Q(w_sprite_vram_rdata_13),
    .D(w_sdram_rdata[13]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_12_s0 (
    .Q(w_sprite_vram_rdata_12),
    .D(w_sdram_rdata[12]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_11_s0 (
    .Q(w_sprite_vram_rdata_11),
    .D(w_sdram_rdata[11]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_10_s0 (
    .Q(w_sprite_vram_rdata_10),
    .D(w_sdram_rdata[10]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_9_s0 (
    .Q(w_sprite_vram_rdata_9),
    .D(w_sdram_rdata[9]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_8_s0 (
    .Q(w_sprite_vram_rdata_8),
    .D(w_sdram_rdata[8]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_7_s0 (
    .Q(w_sprite_vram_rdata_7),
    .D(w_sdram_rdata[7]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_6_s0 (
    .Q(w_sprite_vram_rdata_6),
    .D(w_sdram_rdata[6]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_5_s0 (
    .Q(w_sprite_vram_rdata_5),
    .D(w_sdram_rdata[5]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_4_s0 (
    .Q(w_sprite_vram_rdata_4),
    .D(w_sdram_rdata[4]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_3_s0 (
    .Q(w_sprite_vram_rdata_3),
    .D(w_sdram_rdata[3]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_2_s0 (
    .Q(w_sprite_vram_rdata_2),
    .D(w_sdram_rdata[2]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_1_s0 (
    .Q(w_sprite_vram_rdata_1),
    .D(w_sdram_rdata[1]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_0_s0 (
    .Q(w_sprite_vram_rdata_0),
    .D(w_sdram_rdata[0]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_7_s0 (
    .Q(w_cpu_vram_rdata[7]),
    .D(w_rdata8[7]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_6_s0 (
    .Q(w_cpu_vram_rdata[6]),
    .D(w_rdata8[6]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_5_s0 (
    .Q(w_cpu_vram_rdata[5]),
    .D(w_rdata8[5]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_4_s0 (
    .Q(w_cpu_vram_rdata[4]),
    .D(w_rdata8[4]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_3_s0 (
    .Q(w_cpu_vram_rdata[3]),
    .D(w_rdata8[3]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_2_s0 (
    .Q(w_cpu_vram_rdata[2]),
    .D(w_rdata8[2]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_1_s0 (
    .Q(w_cpu_vram_rdata[1]),
    .D(w_rdata8[1]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_0_s0 (
    .Q(w_cpu_vram_rdata[0]),
    .D(w_rdata8[0]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_31_s0 (
    .Q(w_command_vram_rdata[31]),
    .D(w_sdram_rdata[31]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_30_s0 (
    .Q(w_command_vram_rdata[30]),
    .D(w_sdram_rdata[30]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_29_s0 (
    .Q(w_command_vram_rdata[29]),
    .D(w_sdram_rdata[29]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_28_s0 (
    .Q(w_command_vram_rdata[28]),
    .D(w_sdram_rdata[28]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_27_s0 (
    .Q(w_command_vram_rdata[27]),
    .D(w_sdram_rdata[27]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_26_s0 (
    .Q(w_command_vram_rdata[26]),
    .D(w_sdram_rdata[26]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_25_s0 (
    .Q(w_command_vram_rdata[25]),
    .D(w_sdram_rdata[25]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_24_s0 (
    .Q(w_command_vram_rdata[24]),
    .D(w_sdram_rdata[24]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_23_s0 (
    .Q(w_command_vram_rdata[23]),
    .D(w_sdram_rdata[23]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_22_s0 (
    .Q(w_command_vram_rdata[22]),
    .D(w_sdram_rdata[22]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_21_s0 (
    .Q(w_command_vram_rdata[21]),
    .D(w_sdram_rdata[21]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_20_s0 (
    .Q(w_command_vram_rdata[20]),
    .D(w_sdram_rdata[20]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_19_s0 (
    .Q(w_command_vram_rdata[19]),
    .D(w_sdram_rdata[19]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_18_s0 (
    .Q(w_command_vram_rdata[18]),
    .D(w_sdram_rdata[18]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_17_s0 (
    .Q(w_command_vram_rdata[17]),
    .D(w_sdram_rdata[17]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_16_s0 (
    .Q(w_command_vram_rdata[16]),
    .D(w_sdram_rdata[16]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_15_s0 (
    .Q(w_command_vram_rdata[15]),
    .D(w_sdram_rdata[15]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_14_s0 (
    .Q(w_command_vram_rdata[14]),
    .D(w_sdram_rdata[14]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_13_s0 (
    .Q(w_command_vram_rdata[13]),
    .D(w_sdram_rdata[13]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_12_s0 (
    .Q(w_command_vram_rdata[12]),
    .D(w_sdram_rdata[12]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_11_s0 (
    .Q(w_command_vram_rdata[11]),
    .D(w_sdram_rdata[11]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_10_s0 (
    .Q(w_command_vram_rdata[10]),
    .D(w_sdram_rdata[10]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_9_s0 (
    .Q(w_command_vram_rdata[9]),
    .D(w_sdram_rdata[9]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_8_s0 (
    .Q(w_command_vram_rdata[8]),
    .D(w_sdram_rdata[8]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_7_s0 (
    .Q(w_command_vram_rdata[7]),
    .D(w_sdram_rdata[7]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_6_s0 (
    .Q(w_command_vram_rdata[6]),
    .D(w_sdram_rdata[6]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_5_s0 (
    .Q(w_command_vram_rdata[5]),
    .D(w_sdram_rdata[5]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_4_s0 (
    .Q(w_command_vram_rdata[4]),
    .D(w_sdram_rdata[4]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_3_s0 (
    .Q(w_command_vram_rdata[3]),
    .D(w_sdram_rdata[3]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_2_s0 (
    .Q(w_command_vram_rdata[2]),
    .D(w_sdram_rdata[2]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_1_s0 (
    .Q(w_command_vram_rdata[1]),
    .D(w_sdram_rdata[1]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_0_s0 (
    .Q(w_command_vram_rdata[0]),
    .D(w_sdram_rdata[0]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFE ff_sprite_vram_rdata8_7_s0 (
    .Q(w_sprite_vram_rdata8[7]),
    .D(w_rdata8[7]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_6_s0 (
    .Q(w_sprite_vram_rdata8[6]),
    .D(w_rdata8[6]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_5_s0 (
    .Q(w_sprite_vram_rdata8[5]),
    .D(w_rdata8[5]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_4_s0 (
    .Q(w_sprite_vram_rdata8[4]),
    .D(w_rdata8[4]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_3_s0 (
    .Q(w_sprite_vram_rdata8[3]),
    .D(w_rdata8[3]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_2_s0 (
    .Q(w_sprite_vram_rdata8[2]),
    .D(w_rdata8[2]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_1_s0 (
    .Q(w_sprite_vram_rdata8[1]),
    .D(w_rdata8[1]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_0_s0 (
    .Q(w_sprite_vram_rdata8[0]),
    .D(w_rdata8[0]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFCE ff_vram_refresh_s1 (
    .Q(ff_vram_refresh),
    .D(w_pre_vram_refresh),
    .CLK(clk85m),
    .CE(ff_vram_refresh_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_refresh_s1.INIT=1'b0;
  DFFCE ff_cpu_vram_rdata_en_s1 (
    .Q(w_cpu_vram_rdata_en),
    .D(w_sdram_rdata_en),
    .CLK(clk85m),
    .CE(ff_cpu_vram_rdata_en_6),
    .CLEAR(n36_6) 
);
defparam ff_cpu_vram_rdata_en_s1.INIT=1'b0;
  DFFCE ff_command_vram_rdata_en_s1 (
    .Q(w_command_vram_rdata_en),
    .D(w_sdram_rdata_en),
    .CLK(clk85m),
    .CE(ff_command_vram_rdata_en_6),
    .CLEAR(n36_6) 
);
defparam ff_command_vram_rdata_en_s1.INIT=1'b0;
  DFFCE ff_vram_rdata_sel_1_s1 (
    .Q(ff_vram_rdata_sel[1]),
    .D(n35_8),
    .CLK(clk85m),
    .CE(ff_vram_rdata_sel_2_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_0_s1 (
    .Q(ff_vram_rdata_sel[0]),
    .D(n36_10),
    .CLK(clk85m),
    .CE(ff_vram_rdata_sel_2_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_2_s1 (
    .Q(ff_vram_rdata_sel[2]),
    .D(n34_10),
    .CLK(clk85m),
    .CE(ff_vram_rdata_sel_2_7),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_valid_s4 (
    .Q(w_sdram_valid),
    .D(n371_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_vram_valid_s4.INIT=1'b0;
  MUX2_LUT5 w_rdata8_7_s5 (
    .O(w_rdata8[7]),
    .I0(w_rdata8_7_6),
    .I1(w_rdata8_7_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_6_s5 (
    .O(w_rdata8[6]),
    .I0(w_rdata8_6_6),
    .I1(w_rdata8_6_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_5_s5 (
    .O(w_rdata8[5]),
    .I0(w_rdata8_5_6),
    .I1(w_rdata8_5_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_4_s5 (
    .O(w_rdata8[4]),
    .I0(w_rdata8_4_6),
    .I1(w_rdata8_4_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_3_s5 (
    .O(w_rdata8[3]),
    .I0(w_rdata8_3_6),
    .I1(w_rdata8_3_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_2_s5 (
    .O(w_rdata8[2]),
    .I0(w_rdata8_2_6),
    .I1(w_rdata8_2_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_1_s5 (
    .O(w_rdata8[1]),
    .I0(w_rdata8_1_6),
    .I1(w_rdata8_1_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_0_s5 (
    .O(w_rdata8[0]),
    .I0(w_rdata8_0_6),
    .I1(w_rdata8_0_7),
    .S0(ff_vram_byte_sel[1]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_vram_interface */
module vdp_color_palette_ram (
  clk85m,
  ff_display_color_oe,
  w_palette_valid,
  w_palette_b,
  w_palette_r,
  w_palette_num,
  ff_display_color,
  w_palette_g,
  w_display_r16,
  w_display_g16,
  w_display_b16
)
;
input clk85m;
input ff_display_color_oe;
input w_palette_valid;
input [2:0] w_palette_b;
input [2:0] w_palette_r;
input [3:0] w_palette_num;
input [3:0] ff_display_color;
input [2:0] w_palette_g;
output [2:0] w_display_r16;
output [2:0] w_display_g16;
output [2:0] w_display_b16;
wire n14_4;
wire n18_3;
wire n19_2;
wire n20_3;
wire n16_3;
wire n17_3;
wire n12_4;
wire n13_3;
wire n15_4;
wire [3:1] DO;
wire VCC;
wire GND;
  DFFE ff_display_r_1_s0 (
    .Q(w_display_r16[1]),
    .D(n13_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_r_0_s0 (
    .Q(w_display_r16[0]),
    .D(n14_4),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_g_2_s0 (
    .Q(w_display_g16[2]),
    .D(n15_4),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_g_1_s0 (
    .Q(w_display_g16[1]),
    .D(n16_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_g_0_s0 (
    .Q(w_display_g16[0]),
    .D(n17_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_b_2_s0 (
    .Q(w_display_b16[2]),
    .D(n18_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_b_1_s0 (
    .Q(w_display_b16[1]),
    .D(n19_2),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_b_0_s0 (
    .Q(w_display_b16[0]),
    .D(n20_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_r_2_s0 (
    .Q(w_display_r16[2]),
    .D(n12_4),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  RAM16SDP4 ram_b_ram_b_0_0_s (
    .DO({n14_4,n18_3,n19_2,n20_3}),
    .DI({w_palette_r[0],w_palette_b[2:0]}),
    .WAD(w_palette_num[3:0]),
    .RAD(ff_display_color[3:0]),
    .WRE(w_palette_valid),
    .CLK(clk85m) 
);
  RAM16SDP4 ram_b_ram_b_0_1_s (
    .DO({n16_3,n17_3,n12_4,n13_3}),
    .DI({w_palette_g[1:0],w_palette_r[2:1]}),
    .WAD(w_palette_num[3:0]),
    .RAD(ff_display_color[3:0]),
    .WRE(w_palette_valid),
    .CLK(clk85m) 
);
  RAM16SDP4 ram_b_ram_b_0_2_s (
    .DO({DO[3:1],n15_4}),
    .DI({GND,GND,GND,w_palette_g[2]}),
    .WAD(w_palette_num[3:0]),
    .RAD(ff_display_color[3:0]),
    .WRE(w_palette_valid),
    .CLK(clk85m) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_color_palette_ram */
module vdp_color_palette (
  clk85m,
  n36_6,
  w_screen_mode_display_color_en,
  reg_yjk_mode,
  w_sprite_display_color_en,
  n2015_4,
  n2015_5,
  w_palette_valid,
  n317_10,
  n551_30,
  n550_4,
  n550_6,
  w_next_1_8,
  reg_color0_opaque,
  n2015_6,
  w_palette_num,
  w_palette_r,
  w_palette_g,
  w_palette_b,
  reg_backdrop_color,
  w_screen_mode_display_color,
  w_screen_pos_x_Z,
  reg_screen_mode,
  w_sprite_display_color,
  n469_8,
  n521_4,
  w_vdp_r_0,
  w_vdp_r_1,
  w_vdp_r_5,
  w_vdp_r_6,
  w_vdp_r_7,
  w_vdp_g_0,
  w_vdp_g_1,
  w_vdp_g_5,
  w_vdp_g_6,
  w_vdp_g_7,
  w_vdp_b
)
;
input clk85m;
input n36_6;
input w_screen_mode_display_color_en;
input reg_yjk_mode;
input w_sprite_display_color_en;
input n2015_4;
input n2015_5;
input w_palette_valid;
input n317_10;
input n551_30;
input n550_4;
input n550_6;
input w_next_1_8;
input reg_color0_opaque;
input n2015_6;
input [3:0] w_palette_num;
input [2:0] w_palette_r;
input [2:0] w_palette_g;
input [2:0] w_palette_b;
input [7:0] reg_backdrop_color;
input [7:0] w_screen_mode_display_color;
input [3:0] w_screen_pos_x_Z;
input [3:2] reg_screen_mode;
input [3:0] w_sprite_display_color;
output n469_8;
output n521_4;
output w_vdp_r_0;
output w_vdp_r_1;
output w_vdp_r_5;
output w_vdp_r_6;
output w_vdp_r_7;
output w_vdp_g_0;
output w_vdp_g_1;
output w_vdp_g_5;
output w_vdp_g_6;
output w_vdp_g_7;
output [7:0] w_vdp_b;
wire n8_21;
wire n9_21;
wire n10_21;
wire n11_21;
wire n12_21;
wire n13_21;
wire n14_21;
wire n15_21;
wire n16_21;
wire n580_13;
wire n581_13;
wire n588_13;
wire n589_13;
wire n425_4;
wire n426_4;
wire n441_3;
wire n442_3;
wire n469_5;
wire n470_4;
wire n471_4;
wire n472_4;
wire n495_3;
wire n530_3;
wire n531_3;
wire n532_3;
wire n533_3;
wire n534_3;
wire n535_3;
wire n536_3;
wire n537_4;
wire n569_3;
wire n647_3;
wire w_palette_valid_28;
wire n474_5;
wire n473_5;
wire n425_5;
wire n469_6;
wire n469_7;
wire n470_5;
wire n471_5;
wire n472_5;
wire n495_4;
wire n530_4;
wire n533_4;
wire n537_5;
wire n648_4;
wire n474_6;
wire n474_7;
wire n473_6;
wire n484_10;
wire n425_6;
wire n425_7;
wire n474_9;
wire n484_11;
wire n485_10;
wire n474_11;
wire n441_6;
wire n485_12;
wire n484_13;
wire ff_display_color_1_10;
wire n648_6;
wire n646_5;
wire n645_5;
wire n644_5;
wire n643_5;
wire n642_5;
wire n641_5;
wire n521_6;
wire n22_8;
wire ff_display_color_oe;
wire ff_rgb_load;
wire n21_1;
wire n21_2;
wire n20_1;
wire n20_2;
wire n19_1;
wire n19_2;
wire n18_1;
wire n18_0_COUT;
wire n484_5;
wire n485_5;
wire ff_palette_num_3_9;
wire [3:0] w_palette_num_0;
wire [2:0] w_palette_r_0;
wire [2:0] w_palette_g_0;
wire [2:0] w_palette_b_0;
wire [2:0] w_display_g;
wire [2:0] w_display_r;
wire [4:0] ff_palette_num;
wire [2:0] ff_palette_r;
wire [2:0] ff_palette_g;
wire [2:0] ff_palette_b;
wire [7:0] ff_display_color256;
wire [7:0] ff_display_color;
wire [2:0] w_display_r16;
wire [2:0] w_display_g16;
wire [2:0] w_display_b16;
wire VCC;
wire GND;
  LUT4 n8_s16 (
    .F(n8_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n8_s16.INIT=16'h77A0;
  LUT4 n9_s16 (
    .F(n9_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n9_s16.INIT=16'h57D4;
  LUT4 n10_s16 (
    .F(n10_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n10_s16.INIT=16'h69AE;
  LUT4 n11_s16 (
    .F(n11_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n11_s16.INIT=16'h7058;
  LUT4 n12_s16 (
    .F(n12_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n12_s16.INIT=16'h455C;
  LUT4 n13_s16 (
    .F(n13_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n13_s16.INIT=16'h7FFE;
  LUT4 n14_s16 (
    .F(n14_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n14_s16.INIT=16'h6E46;
  LUT4 n15_s16 (
    .F(n15_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n15_s16.INIT=16'h5756;
  LUT4 n16_s16 (
    .F(n16_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n16_s16.INIT=16'h61BC;
  LUT3 n580_s8 (
    .F(n580_13),
    .I0(w_display_r[0]),
    .I1(w_display_r[1]),
    .I2(w_display_r[2]) 
);
defparam n580_s8.INIT=8'hF8;
  LUT3 n581_s8 (
    .F(n581_13),
    .I0(w_display_r[0]),
    .I1(w_display_r[1]),
    .I2(w_display_r[2]) 
);
defparam n581_s8.INIT=8'hE6;
  LUT3 n588_s8 (
    .F(n588_13),
    .I0(w_display_g[0]),
    .I1(w_display_g[1]),
    .I2(w_display_g[2]) 
);
defparam n588_s8.INIT=8'hF8;
  LUT3 n589_s8 (
    .F(n589_13),
    .I0(w_display_g[0]),
    .I1(w_display_g[1]),
    .I2(w_display_g[2]) 
);
defparam n589_s8.INIT=8'hE6;
  LUT3 w_palette_num_3_s1 (
    .F(w_palette_num_0[3]),
    .I0(w_palette_num[3]),
    .I1(ff_palette_num[3]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_3_s1.INIT=8'hAC;
  LUT3 w_palette_num_2_s1 (
    .F(w_palette_num_0[2]),
    .I0(ff_palette_num[2]),
    .I1(w_palette_num[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_2_s1.INIT=8'hCA;
  LUT3 w_palette_num_1_s1 (
    .F(w_palette_num_0[1]),
    .I0(ff_palette_num[1]),
    .I1(w_palette_num[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_1_s1.INIT=8'hCA;
  LUT3 w_palette_num_0_s1 (
    .F(w_palette_num_0[0]),
    .I0(ff_palette_num[0]),
    .I1(w_palette_num[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_0_s1.INIT=8'hCA;
  LUT3 w_palette_r_2_s0 (
    .F(w_palette_r_0[2]),
    .I0(ff_palette_r[2]),
    .I1(w_palette_r[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_r_2_s0.INIT=8'hCA;
  LUT3 w_palette_r_1_s0 (
    .F(w_palette_r_0[1]),
    .I0(ff_palette_r[1]),
    .I1(w_palette_r[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_r_1_s0.INIT=8'hCA;
  LUT3 w_palette_r_0_s0 (
    .F(w_palette_r_0[0]),
    .I0(ff_palette_r[0]),
    .I1(w_palette_r[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_r_0_s0.INIT=8'hCA;
  LUT3 w_palette_g_2_s0 (
    .F(w_palette_g_0[2]),
    .I0(ff_palette_g[2]),
    .I1(w_palette_g[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_g_2_s0.INIT=8'hCA;
  LUT3 w_palette_g_1_s0 (
    .F(w_palette_g_0[1]),
    .I0(ff_palette_g[1]),
    .I1(w_palette_g[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_g_1_s0.INIT=8'hCA;
  LUT3 w_palette_g_0_s0 (
    .F(w_palette_g_0[0]),
    .I0(ff_palette_g[0]),
    .I1(w_palette_g[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_g_0_s0.INIT=8'hCA;
  LUT3 w_palette_b_2_s0 (
    .F(w_palette_b_0[2]),
    .I0(ff_palette_b[2]),
    .I1(w_palette_b[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_b_2_s0.INIT=8'hCA;
  LUT3 w_palette_b_1_s0 (
    .F(w_palette_b_0[1]),
    .I0(ff_palette_b[1]),
    .I1(w_palette_b[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_b_1_s0.INIT=8'hCA;
  LUT3 w_palette_b_0_s0 (
    .F(w_palette_b_0[0]),
    .I0(ff_palette_b[0]),
    .I1(w_palette_b[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_b_0_s0.INIT=8'hCA;
  LUT3 n484_s10 (
    .F(n425_4),
    .I0(reg_backdrop_color[1]),
    .I1(n425_5),
    .I2(w_screen_mode_display_color[1]) 
);
defparam n484_s10.INIT=8'hF8;
  LUT3 n485_s8 (
    .F(n426_4),
    .I0(reg_backdrop_color[0]),
    .I1(n425_5),
    .I2(w_screen_mode_display_color[0]) 
);
defparam n485_s8.INIT=8'hF8;
  LUT3 n441_s0 (
    .F(n441_3),
    .I0(n484_5),
    .I1(w_screen_mode_display_color[1]),
    .I2(n441_6) 
);
defparam n441_s0.INIT=8'hAC;
  LUT3 n442_s0 (
    .F(n442_3),
    .I0(n485_5),
    .I1(w_screen_mode_display_color[0]),
    .I2(n441_6) 
);
defparam n442_s0.INIT=8'hAC;
  LUT4 n469_s2 (
    .F(n469_5),
    .I0(n469_6),
    .I1(w_screen_mode_display_color[7]),
    .I2(n469_7),
    .I3(n469_8) 
);
defparam n469_s2.INIT=16'hF044;
  LUT4 n470_s1 (
    .F(n470_4),
    .I0(n469_6),
    .I1(w_screen_mode_display_color[6]),
    .I2(n470_5),
    .I3(n469_8) 
);
defparam n470_s1.INIT=16'hF044;
  LUT4 n471_s1 (
    .F(n471_4),
    .I0(n469_6),
    .I1(w_screen_mode_display_color[5]),
    .I2(n471_5),
    .I3(n469_8) 
);
defparam n471_s1.INIT=16'hF044;
  LUT4 n472_s1 (
    .F(n472_4),
    .I0(n469_6),
    .I1(w_screen_mode_display_color[4]),
    .I2(n472_5),
    .I3(n469_8) 
);
defparam n472_s1.INIT=16'hF044;
  LUT4 n495_s0 (
    .F(n495_3),
    .I0(w_screen_mode_display_color_en),
    .I1(reg_yjk_mode),
    .I2(n495_4),
    .I3(n469_8) 
);
defparam n495_s0.INIT=16'h44F0;
  LUT3 n530_s0 (
    .F(n530_3),
    .I0(ff_display_color[7]),
    .I1(n530_4),
    .I2(w_sprite_display_color_en) 
);
defparam n530_s0.INIT=8'hCA;
  LUT3 n531_s0 (
    .F(n531_3),
    .I0(ff_display_color[6]),
    .I1(ff_display_color[2]),
    .I2(w_sprite_display_color_en) 
);
defparam n531_s0.INIT=8'hCA;
  LUT3 n532_s0 (
    .F(n532_3),
    .I0(ff_display_color[5]),
    .I1(ff_display_color[2]),
    .I2(w_sprite_display_color_en) 
);
defparam n532_s0.INIT=8'hCA;
  LUT4 n533_s0 (
    .F(n533_3),
    .I0(n533_4),
    .I1(ff_display_color[3]),
    .I2(ff_display_color[4]),
    .I3(w_sprite_display_color_en) 
);
defparam n533_s0.INIT=16'h44F0;
  LUT3 n534_s0 (
    .F(n534_3),
    .I0(ff_display_color[3]),
    .I1(n533_4),
    .I2(w_sprite_display_color_en) 
);
defparam n534_s0.INIT=8'h3A;
  LUT3 n535_s0 (
    .F(n535_3),
    .I0(ff_display_color[2]),
    .I1(n533_4),
    .I2(w_sprite_display_color_en) 
);
defparam n535_s0.INIT=8'h3A;
  LUT4 n536_s0 (
    .F(n536_3),
    .I0(ff_display_color[3]),
    .I1(ff_display_color[0]),
    .I2(ff_display_color[1]),
    .I3(w_sprite_display_color_en) 
);
defparam n536_s0.INIT=16'h88F0;
  LUT2 n537_s1 (
    .F(n537_4),
    .I0(ff_display_color[0]),
    .I1(n537_5) 
);
defparam n537_s1.INIT=4'hE;
  LUT4 n569_s0 (
    .F(n569_3),
    .I0(n2015_4),
    .I1(w_screen_pos_x_Z[3]),
    .I2(w_screen_pos_x_Z[2]),
    .I3(n2015_5) 
);
defparam n569_s0.INIT=16'h0700;
  LUT4 n647_s0 (
    .F(n647_3),
    .I0(n469_8),
    .I1(w_display_b16[0]),
    .I2(w_display_b16[1]),
    .I3(n641_5) 
);
defparam n647_s0.INIT=16'hFF40;
  LUT2 w_palette_valid_s1 (
    .F(w_palette_valid_28),
    .I0(w_palette_valid),
    .I1(ff_palette_num[4]) 
);
defparam w_palette_valid_s1.INIT=4'hB;
  LUT4 n474_s1 (
    .F(n474_5),
    .I0(n474_6),
    .I1(n441_6),
    .I2(n474_7),
    .I3(w_screen_mode_display_color[2]) 
);
defparam n474_s1.INIT=16'h4F44;
  LUT4 n473_s1 (
    .F(n473_5),
    .I0(n473_6),
    .I1(n441_6),
    .I2(n474_7),
    .I3(w_screen_mode_display_color[3]) 
);
defparam n473_s1.INIT=16'h4F44;
  LUT3 n425_s2 (
    .F(n425_5),
    .I0(w_screen_mode_display_color[5]),
    .I1(n425_6),
    .I2(n425_7) 
);
defparam n425_s2.INIT=8'h40;
  LUT4 n469_s3 (
    .F(n469_6),
    .I0(n317_10),
    .I1(n484_10),
    .I2(w_screen_pos_x_Z[3]),
    .I3(n495_4) 
);
defparam n469_s3.INIT=16'hF800;
  LUT3 n469_s4 (
    .F(n469_7),
    .I0(w_screen_mode_display_color[7]),
    .I1(reg_backdrop_color[7]),
    .I2(w_screen_mode_display_color_en) 
);
defparam n469_s4.INIT=8'hAC;
  LUT2 n469_s5 (
    .F(n469_8),
    .I0(reg_screen_mode[3]),
    .I1(n551_30) 
);
defparam n469_s5.INIT=4'h8;
  LUT3 n470_s2 (
    .F(n470_5),
    .I0(w_screen_mode_display_color[6]),
    .I1(reg_backdrop_color[6]),
    .I2(w_screen_mode_display_color_en) 
);
defparam n470_s2.INIT=8'hAC;
  LUT3 n471_s2 (
    .F(n471_5),
    .I0(w_screen_mode_display_color[5]),
    .I1(reg_backdrop_color[5]),
    .I2(w_screen_mode_display_color_en) 
);
defparam n471_s2.INIT=8'hAC;
  LUT3 n472_s2 (
    .F(n472_5),
    .I0(w_screen_mode_display_color[4]),
    .I1(reg_backdrop_color[4]),
    .I2(w_screen_mode_display_color_en) 
);
defparam n472_s2.INIT=8'hAC;
  LUT4 n495_s1 (
    .F(n495_4),
    .I0(n2015_4),
    .I1(w_screen_pos_x_Z[3]),
    .I2(w_screen_pos_x_Z[2]),
    .I3(n550_4) 
);
defparam n495_s1.INIT=16'h0700;
  LUT4 n521_s1 (
    .F(n521_4),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[2]),
    .I2(w_screen_pos_x_Z[3]),
    .I3(w_screen_pos_x_Z[1]) 
);
defparam n521_s1.INIT=16'h0100;
  LUT4 n530_s1 (
    .F(n530_4),
    .I0(ff_display_color[1]),
    .I1(ff_display_color[0]),
    .I2(ff_display_color[2]),
    .I3(ff_display_color[3]) 
);
defparam n530_s1.INIT=16'hF100;
  LUT4 n533_s1 (
    .F(n533_4),
    .I0(ff_display_color[2]),
    .I1(ff_display_color[0]),
    .I2(ff_display_color[3]),
    .I3(ff_display_color[1]) 
);
defparam n533_s1.INIT=16'h00EF;
  LUT4 n537_s2 (
    .F(n537_5),
    .I0(ff_display_color[2]),
    .I1(ff_display_color[1]),
    .I2(ff_display_color[3]),
    .I3(w_sprite_display_color_en) 
);
defparam n537_s2.INIT=16'h1000;
  LUT3 n648_s1 (
    .F(n648_4),
    .I0(w_display_b16[2]),
    .I1(w_display_b16[1]),
    .I2(w_display_b16[0]) 
);
defparam n648_s1.INIT=8'hBC;
  LUT4 n474_s2 (
    .F(n474_6),
    .I0(n474_11),
    .I1(w_sprite_display_color[2]),
    .I2(n474_9),
    .I3(reg_backdrop_color[2]) 
);
defparam n474_s2.INIT=16'h7077;
  LUT4 n474_s3 (
    .F(n474_7),
    .I0(n550_6),
    .I1(w_next_1_8),
    .I2(n485_10),
    .I3(n441_6) 
);
defparam n474_s3.INIT=16'h4F00;
  LUT4 n473_s2 (
    .F(n473_6),
    .I0(n474_11),
    .I1(w_sprite_display_color[3]),
    .I2(n474_9),
    .I3(reg_backdrop_color[3]) 
);
defparam n473_s2.INIT=16'h7077;
  LUT3 n484_s6 (
    .F(n484_10),
    .I0(n484_11),
    .I1(reg_color0_opaque),
    .I2(w_sprite_display_color_en) 
);
defparam n484_s6.INIT=8'hD0;
  LUT4 n425_s3 (
    .F(n425_6),
    .I0(w_screen_mode_display_color[0]),
    .I1(w_screen_mode_display_color[1]),
    .I2(w_screen_mode_display_color[2]),
    .I3(w_screen_mode_display_color[3]) 
);
defparam n425_s3.INIT=16'h0001;
  LUT4 n425_s4 (
    .F(n425_7),
    .I0(reg_color0_opaque),
    .I1(w_screen_mode_display_color[7]),
    .I2(w_screen_mode_display_color[6]),
    .I3(w_screen_mode_display_color[4]) 
);
defparam n425_s4.INIT=16'h0001;
  LUT4 n474_s5 (
    .F(n474_9),
    .I0(w_next_1_8),
    .I1(n484_10),
    .I2(n425_5),
    .I3(n469_8) 
);
defparam n474_s5.INIT=16'h00EF;
  LUT4 n484_s7 (
    .F(n484_11),
    .I0(w_sprite_display_color[0]),
    .I1(w_sprite_display_color[1]),
    .I2(w_sprite_display_color[2]),
    .I3(w_sprite_display_color[3]) 
);
defparam n484_s7.INIT=16'h0001;
  LUT4 n485_s5 (
    .F(n485_10),
    .I0(n469_8),
    .I1(n484_11),
    .I2(reg_color0_opaque),
    .I3(w_sprite_display_color_en) 
);
defparam n485_s5.INIT=16'h0455;
  LUT4 n474_s6 (
    .F(n474_11),
    .I0(n469_8),
    .I1(reg_screen_mode[2]),
    .I2(n2015_6),
    .I3(w_sprite_display_color_en) 
);
defparam n474_s6.INIT=16'h4500;
  LUT4 n441_s2 (
    .F(n441_6),
    .I0(reg_screen_mode[3]),
    .I1(n551_30),
    .I2(w_screen_mode_display_color_en),
    .I3(n317_10) 
);
defparam n441_s2.INIT=16'h7F00;
  LUT4 n485_s7 (
    .F(n485_12),
    .I0(w_sprite_display_color[0]),
    .I1(reg_backdrop_color[0]),
    .I2(reg_screen_mode[3]),
    .I3(n551_30) 
);
defparam n485_s7.INIT=16'hCAAA;
  LUT4 n484_s9 (
    .F(n484_13),
    .I0(w_sprite_display_color[1]),
    .I1(reg_backdrop_color[1]),
    .I2(reg_screen_mode[3]),
    .I3(n551_30) 
);
defparam n484_s9.INIT=16'hCAAA;
  LUT3 ff_display_color_1_s4 (
    .F(ff_display_color_1_10),
    .I0(reg_screen_mode[3]),
    .I1(n551_30),
    .I2(n495_4) 
);
defparam ff_display_color_1_s4.INIT=8'hF8;
  LUT4 n648_s2 (
    .F(n648_6),
    .I0(n648_4),
    .I1(ff_display_color256[0]),
    .I2(reg_screen_mode[3]),
    .I3(n551_30) 
);
defparam n648_s2.INIT=16'hCAAA;
  LUT4 n646_s1 (
    .F(n646_5),
    .I0(w_display_b16[0]),
    .I1(ff_display_color256[0]),
    .I2(reg_screen_mode[3]),
    .I3(n551_30) 
);
defparam n646_s1.INIT=16'hCAAA;
  LUT4 n645_s1 (
    .F(n645_5),
    .I0(w_display_b16[1]),
    .I1(ff_display_color256[1]),
    .I2(reg_screen_mode[3]),
    .I3(n551_30) 
);
defparam n645_s1.INIT=16'hCAAA;
  LUT4 n644_s1 (
    .F(n644_5),
    .I0(ff_display_color256[0]),
    .I1(w_display_b16[2]),
    .I2(reg_screen_mode[3]),
    .I3(n551_30) 
);
defparam n644_s1.INIT=16'hACCC;
  LUT4 n643_s1 (
    .F(n643_5),
    .I0(w_display_b16[0]),
    .I1(ff_display_color256[1]),
    .I2(reg_screen_mode[3]),
    .I3(n551_30) 
);
defparam n643_s1.INIT=16'hCAAA;
  LUT4 n642_s1 (
    .F(n642_5),
    .I0(ff_display_color256[0]),
    .I1(w_display_b16[1]),
    .I2(reg_screen_mode[3]),
    .I3(n551_30) 
);
defparam n642_s1.INIT=16'hACCC;
  LUT4 n641_s1 (
    .F(n641_5),
    .I0(ff_display_color256[1]),
    .I1(w_display_b16[2]),
    .I2(reg_screen_mode[3]),
    .I3(n551_30) 
);
defparam n641_s1.INIT=16'hACCC;
  LUT4 w_display_g_0_s1 (
    .F(w_display_g[0]),
    .I0(ff_display_color256[5]),
    .I1(w_display_g16[0]),
    .I2(reg_screen_mode[3]),
    .I3(n551_30) 
);
defparam w_display_g_0_s1.INIT=16'hACCC;
  LUT4 w_display_g_1_s1 (
    .F(w_display_g[1]),
    .I0(ff_display_color256[6]),
    .I1(w_display_g16[1]),
    .I2(reg_screen_mode[3]),
    .I3(n551_30) 
);
defparam w_display_g_1_s1.INIT=16'hACCC;
  LUT4 w_display_g_2_s1 (
    .F(w_display_g[2]),
    .I0(ff_display_color256[7]),
    .I1(w_display_g16[2]),
    .I2(reg_screen_mode[3]),
    .I3(n551_30) 
);
defparam w_display_g_2_s1.INIT=16'hACCC;
  LUT4 w_display_r_0_s1 (
    .F(w_display_r[0]),
    .I0(ff_display_color256[2]),
    .I1(w_display_r16[0]),
    .I2(reg_screen_mode[3]),
    .I3(n551_30) 
);
defparam w_display_r_0_s1.INIT=16'hACCC;
  LUT4 w_display_r_1_s1 (
    .F(w_display_r[1]),
    .I0(ff_display_color256[3]),
    .I1(w_display_r16[1]),
    .I2(reg_screen_mode[3]),
    .I3(n551_30) 
);
defparam w_display_r_1_s1.INIT=16'hACCC;
  LUT4 w_display_r_2_s1 (
    .F(w_display_r[2]),
    .I0(ff_display_color256[4]),
    .I1(w_display_r16[2]),
    .I2(reg_screen_mode[3]),
    .I3(n551_30) 
);
defparam w_display_r_2_s1.INIT=16'hACCC;
  LUT4 n521_s2 (
    .F(n521_6),
    .I0(reg_yjk_mode),
    .I1(reg_screen_mode[3]),
    .I2(n551_30),
    .I3(n521_4) 
);
defparam n521_s2.INIT=16'h4000;
  LUT2 n22_s3 (
    .F(n22_8),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[4]) 
);
defparam n22_s3.INIT=4'h9;
  DFFCE ff_palette_num_3_s0 (
    .Q(ff_palette_num[3]),
    .D(n19_1),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_num_2_s0 (
    .Q(ff_palette_num[2]),
    .D(n20_1),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_num_1_s0 (
    .Q(ff_palette_num[1]),
    .D(n21_1),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_2_s0 (
    .Q(ff_palette_r[2]),
    .D(n8_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_1_s0 (
    .Q(ff_palette_r[1]),
    .D(n9_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_0_s0 (
    .Q(ff_palette_r[0]),
    .D(n10_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_2_s0 (
    .Q(ff_palette_g[2]),
    .D(n14_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_1_s0 (
    .Q(ff_palette_g[1]),
    .D(n15_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_0_s0 (
    .Q(ff_palette_g[0]),
    .D(n16_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_2_s0 (
    .Q(ff_palette_b[2]),
    .D(n11_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_1_s0 (
    .Q(ff_palette_b[1]),
    .D(n12_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_0_s0 (
    .Q(ff_palette_b[0]),
    .D(n13_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFC ff_display_color_oe_s0 (
    .Q(ff_display_color_oe),
    .D(n495_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_7_s0 (
    .Q(ff_display_color256[7]),
    .D(n530_3),
    .CLK(clk85m),
    .CE(n521_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_6_s0 (
    .Q(ff_display_color256[6]),
    .D(n531_3),
    .CLK(clk85m),
    .CE(n521_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_5_s0 (
    .Q(ff_display_color256[5]),
    .D(n532_3),
    .CLK(clk85m),
    .CE(n521_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_4_s0 (
    .Q(ff_display_color256[4]),
    .D(n533_3),
    .CLK(clk85m),
    .CE(n521_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_3_s0 (
    .Q(ff_display_color256[3]),
    .D(n534_3),
    .CLK(clk85m),
    .CE(n521_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_2_s0 (
    .Q(ff_display_color256[2]),
    .D(n535_3),
    .CLK(clk85m),
    .CE(n521_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_1_s0 (
    .Q(ff_display_color256[1]),
    .D(n536_3),
    .CLK(clk85m),
    .CE(n521_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_0_s0 (
    .Q(ff_display_color256[0]),
    .D(n537_4),
    .CLK(clk85m),
    .CE(n521_6),
    .CLEAR(n36_6) 
);
  DFF ff_rgb_load_s0 (
    .Q(ff_rgb_load),
    .D(n569_3),
    .CLK(clk85m) 
);
  DFFCE ff_vdp_r_7_s0 (
    .Q(w_vdp_r_7),
    .D(w_display_r[2]),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_6_s0 (
    .Q(w_vdp_r_6),
    .D(w_display_r[1]),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_5_s0 (
    .Q(w_vdp_r_5),
    .D(w_display_r[0]),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_1_s0 (
    .Q(w_vdp_r_1),
    .D(n580_13),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_0_s0 (
    .Q(w_vdp_r_0),
    .D(n581_13),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_7_s0 (
    .Q(w_vdp_g_7),
    .D(w_display_g[2]),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_6_s0 (
    .Q(w_vdp_g_6),
    .D(w_display_g[1]),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_5_s0 (
    .Q(w_vdp_g_5),
    .D(w_display_g[0]),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_1_s0 (
    .Q(w_vdp_g_1),
    .D(n588_13),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_0_s0 (
    .Q(w_vdp_g_0),
    .D(n589_13),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_7_s0 (
    .Q(w_vdp_b[7]),
    .D(n641_5),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_6_s0 (
    .Q(w_vdp_b[6]),
    .D(n642_5),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_5_s0 (
    .Q(w_vdp_b[5]),
    .D(n643_5),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_4_s0 (
    .Q(w_vdp_b[4]),
    .D(n644_5),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_3_s0 (
    .Q(w_vdp_b[3]),
    .D(n645_5),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_2_s0 (
    .Q(w_vdp_b[2]),
    .D(n646_5),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_1_s0 (
    .Q(w_vdp_b[1]),
    .D(n647_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_0_s0 (
    .Q(w_vdp_b[0]),
    .D(n648_6),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color_7_s1 (
    .Q(ff_display_color[7]),
    .D(n469_5),
    .CLK(clk85m),
    .CE(ff_display_color_1_10),
    .CLEAR(n36_6) 
);
defparam ff_display_color_7_s1.INIT=1'b0;
  DFFCE ff_display_color_6_s1 (
    .Q(ff_display_color[6]),
    .D(n470_4),
    .CLK(clk85m),
    .CE(ff_display_color_1_10),
    .CLEAR(n36_6) 
);
defparam ff_display_color_6_s1.INIT=1'b0;
  DFFCE ff_display_color_5_s1 (
    .Q(ff_display_color[5]),
    .D(n471_4),
    .CLK(clk85m),
    .CE(ff_display_color_1_10),
    .CLEAR(n36_6) 
);
defparam ff_display_color_5_s1.INIT=1'b0;
  DFFCE ff_display_color_4_s1 (
    .Q(ff_display_color[4]),
    .D(n472_4),
    .CLK(clk85m),
    .CE(ff_display_color_1_10),
    .CLEAR(n36_6) 
);
defparam ff_display_color_4_s1.INIT=1'b0;
  DFFCE ff_display_color_3_s1 (
    .Q(ff_display_color[3]),
    .D(n473_5),
    .CLK(clk85m),
    .CE(ff_display_color_1_10),
    .CLEAR(n36_6) 
);
defparam ff_display_color_3_s1.INIT=1'b0;
  DFFCE ff_display_color_2_s1 (
    .Q(ff_display_color[2]),
    .D(n474_5),
    .CLK(clk85m),
    .CE(ff_display_color_1_10),
    .CLEAR(n36_6) 
);
defparam ff_display_color_2_s1.INIT=1'b0;
  DFFCE ff_display_color_1_s1 (
    .Q(ff_display_color[1]),
    .D(n441_3),
    .CLK(clk85m),
    .CE(ff_display_color_1_10),
    .CLEAR(n36_6) 
);
defparam ff_display_color_1_s1.INIT=1'b0;
  DFFCE ff_display_color_0_s1 (
    .Q(ff_display_color[0]),
    .D(n442_3),
    .CLK(clk85m),
    .CE(ff_display_color_1_10),
    .CLEAR(n36_6) 
);
defparam ff_display_color_0_s1.INIT=1'b0;
  DFFCE ff_palette_num_4_s1 (
    .Q(ff_palette_num[4]),
    .D(VCC),
    .CLK(clk85m),
    .CE(n18_1),
    .CLEAR(n36_6) 
);
defparam ff_palette_num_4_s1.INIT=1'b0;
  DFFC ff_palette_num_0_s2 (
    .Q(ff_palette_num[0]),
    .D(n22_8),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_palette_num_0_s2.INIT=1'b0;
  ALU n21_s (
    .SUM(n21_1),
    .COUT(n21_2),
    .I0(ff_palette_num[1]),
    .I1(ff_palette_num[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n21_s.ALU_MODE=0;
  ALU n20_s (
    .SUM(n20_1),
    .COUT(n20_2),
    .I0(ff_palette_num[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n21_2) 
);
defparam n20_s.ALU_MODE=0;
  ALU n19_s (
    .SUM(n19_1),
    .COUT(n19_2),
    .I0(ff_palette_num[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n20_2) 
);
defparam n19_s.ALU_MODE=0;
  ALU n18_s (
    .SUM(n18_1),
    .COUT(n18_0_COUT),
    .I0(ff_palette_num[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n19_2) 
);
defparam n18_s.ALU_MODE=0;
  MUX2_LUT5 n484_s3 (
    .O(n484_5),
    .I0(n484_13),
    .I1(n425_4),
    .S0(n485_10) 
);
  MUX2_LUT5 n485_s3 (
    .O(n485_5),
    .I0(n485_12),
    .I1(n426_4),
    .S0(n485_10) 
);
  INV ff_palette_num_3_s4 (
    .O(ff_palette_num_3_9),
    .I(ff_palette_num[4]) 
);
  vdp_color_palette_ram u_color_palette_ram (
    .clk85m(clk85m),
    .ff_display_color_oe(ff_display_color_oe),
    .w_palette_valid(w_palette_valid_28),
    .w_palette_b(w_palette_b_0[2:0]),
    .w_palette_r(w_palette_r_0[2:0]),
    .w_palette_num(w_palette_num_0[3:0]),
    .ff_display_color(ff_display_color[3:0]),
    .w_palette_g(w_palette_g_0[2:0]),
    .w_display_r16(w_display_r16[2:0]),
    .w_display_g16(w_display_g16[2:0]),
    .w_display_b16(w_display_b16[2:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_color_palette */
module vdp_upscan_line_buffer (
  w_even_re,
  clk85m,
  w_even_we,
  w_even_we_4,
  w_vdp_b,
  w_vdp_g_0,
  w_vdp_g_1,
  w_vdp_g_5,
  w_vdp_g_6,
  w_vdp_g_7,
  w_even_address,
  w_vdp_r_0,
  w_vdp_r_1,
  w_vdp_r_5,
  w_vdp_r_6,
  w_vdp_r_7,
  w_v_count,
  w_write_pos,
  w_even_q
)
;
input w_even_re;
input clk85m;
input w_even_we;
input w_even_we_4;
input [7:0] w_vdp_b;
input w_vdp_g_0;
input w_vdp_g_1;
input w_vdp_g_5;
input w_vdp_g_6;
input w_vdp_g_7;
input [9:0] w_even_address;
input w_vdp_r_0;
input w_vdp_r_1;
input w_vdp_r_5;
input w_vdp_r_6;
input w_vdp_r_7;
input [1:1] w_v_count;
input [10:10] w_write_pos;
output [23:0] w_even_q;
wire ff_re_8;
wire ff_re;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT3 ff_re_s3 (
    .F(ff_re_8),
    .I0(w_v_count[1]),
    .I1(w_write_pos[10]),
    .I2(w_even_we_4) 
);
defparam ff_re_s3.INIT=8'hEF;
  DFFE ff_re_s0 (
    .Q(ff_re),
    .D(w_even_re),
    .CLK(clk85m),
    .CE(ff_re_8) 
);
  SP ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],w_even_q[15:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_g_7,w_vdp_g_6,w_vdp_g_5,w_vdp_g_7,w_vdp_g_6,w_vdp_g_5,w_vdp_g_1,w_vdp_g_0,w_vdp_b[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_even_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_even_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.WRITE_MODE=2'b10;
  SP ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],w_even_q[23:16]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_r_7,w_vdp_r_6,w_vdp_r_5,w_vdp_r_7,w_vdp_r_6,w_vdp_r_5,w_vdp_r_1,w_vdp_r_0}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_even_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_even_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.WRITE_MODE=2'b10;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_upscan_line_buffer */
module vdp_upscan_line_buffer_0 (
  w_odd_re,
  clk85m,
  w_odd_we,
  w_even_we_4,
  w_vdp_b,
  w_vdp_g_0,
  w_vdp_g_1,
  w_vdp_g_5,
  w_vdp_g_6,
  w_vdp_g_7,
  w_odd_address,
  w_vdp_r_0,
  w_vdp_r_1,
  w_vdp_r_5,
  w_vdp_r_6,
  w_vdp_r_7,
  w_write_pos,
  w_v_count,
  w_odd_q
)
;
input w_odd_re;
input clk85m;
input w_odd_we;
input w_even_we_4;
input [7:0] w_vdp_b;
input w_vdp_g_0;
input w_vdp_g_1;
input w_vdp_g_5;
input w_vdp_g_6;
input w_vdp_g_7;
input [9:0] w_odd_address;
input w_vdp_r_0;
input w_vdp_r_1;
input w_vdp_r_5;
input w_vdp_r_6;
input w_vdp_r_7;
input [10:10] w_write_pos;
input [1:1] w_v_count;
output [23:0] w_odd_q;
wire ff_re_8;
wire ff_re;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT3 ff_re_s3 (
    .F(ff_re_8),
    .I0(w_write_pos[10]),
    .I1(w_v_count[1]),
    .I2(w_even_we_4) 
);
defparam ff_re_s3.INIT=8'hBF;
  DFFE ff_re_s0 (
    .Q(ff_re),
    .D(w_odd_re),
    .CLK(clk85m),
    .CE(ff_re_8) 
);
  SP ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],w_odd_q[15:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_g_7,w_vdp_g_6,w_vdp_g_5,w_vdp_g_7,w_vdp_g_6,w_vdp_g_5,w_vdp_g_1,w_vdp_g_0,w_vdp_b[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_odd_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_odd_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.WRITE_MODE=2'b10;
  SP ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],w_odd_q[23:16]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_r_7,w_vdp_r_6,w_vdp_r_5,w_vdp_r_7,w_vdp_r_6,w_vdp_r_5,w_vdp_r_1,w_vdp_r_0}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_odd_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_odd_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.WRITE_MODE=2'b10;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_upscan_line_buffer_0 */
module vdp_upscan (
  n1751_7,
  clk85m,
  w_screen_pos_x_Z,
  reg_display_adjust,
  w_h_count,
  w_v_count,
  w_vdp_b,
  w_vdp_g_0,
  w_vdp_g_1,
  w_vdp_g_5,
  w_vdp_g_6,
  w_vdp_g_7,
  w_vdp_r_0,
  w_vdp_r_1,
  w_vdp_r_5,
  w_vdp_r_6,
  w_vdp_r_7,
  w_even_we_4,
  w_upscan_r,
  w_upscan_g,
  w_upscan_b
)
;
input n1751_7;
input clk85m;
input [13:3] w_screen_pos_x_Z;
input [3:0] reg_display_adjust;
input [11:0] w_h_count;
input [1:1] w_v_count;
input [7:0] w_vdp_b;
input w_vdp_g_0;
input w_vdp_g_1;
input w_vdp_g_5;
input w_vdp_g_6;
input w_vdp_g_7;
input w_vdp_r_0;
input w_vdp_r_1;
input w_vdp_r_5;
input w_vdp_r_6;
input w_vdp_r_7;
output w_even_we_4;
output [7:0] w_upscan_r;
output [7:0] w_upscan_g;
output [7:0] w_upscan_b;
wire w_even_re;
wire w_even_we;
wire w_odd_re;
wire w_odd_we;
wire n9_7;
wire n6_7;
wire n5_5;
wire n7_9;
wire n8_10;
wire w_write_pos_4_3;
wire w_write_pos_5_3;
wire w_write_pos_6_3;
wire w_write_pos_7_3;
wire w_write_pos_8_3;
wire w_write_pos_9_3;
wire w_write_pos_10_0_COUT;
wire w_write_pos_1_6;
wire w_write_pos_2_6;
wire w_write_pos_3_6;
wire n10_10;
wire [9:0] w_even_address;
wire [9:0] w_odd_address;
wire [10:1] w_write_pos;
wire [23:0] w_even_q;
wire [23:0] w_odd_q;
wire VCC;
wire GND;
  LUT3 w_even_address_9_s3 (
    .F(w_even_address[9]),
    .I0(w_write_pos[9]),
    .I1(w_h_count[11]),
    .I2(w_v_count[1]) 
);
defparam w_even_address_9_s3.INIT=8'hCA;
  LUT3 w_even_address_8_s3 (
    .F(w_even_address[8]),
    .I0(w_write_pos[8]),
    .I1(w_h_count[10]),
    .I2(w_v_count[1]) 
);
defparam w_even_address_8_s3.INIT=8'hCA;
  LUT3 w_even_address_7_s3 (
    .F(w_even_address[7]),
    .I0(w_write_pos[7]),
    .I1(w_h_count[9]),
    .I2(w_v_count[1]) 
);
defparam w_even_address_7_s3.INIT=8'hCA;
  LUT3 w_even_address_6_s3 (
    .F(w_even_address[6]),
    .I0(w_write_pos[6]),
    .I1(w_h_count[8]),
    .I2(w_v_count[1]) 
);
defparam w_even_address_6_s3.INIT=8'hCA;
  LUT3 w_even_address_5_s3 (
    .F(w_even_address[5]),
    .I0(w_write_pos[5]),
    .I1(w_h_count[7]),
    .I2(w_v_count[1]) 
);
defparam w_even_address_5_s3.INIT=8'hCA;
  LUT3 w_even_address_4_s3 (
    .F(w_even_address[4]),
    .I0(w_write_pos[4]),
    .I1(w_h_count[6]),
    .I2(w_v_count[1]) 
);
defparam w_even_address_4_s3.INIT=8'hCA;
  LUT3 w_even_address_3_s3 (
    .F(w_even_address[3]),
    .I0(w_write_pos[3]),
    .I1(w_h_count[5]),
    .I2(w_v_count[1]) 
);
defparam w_even_address_3_s3.INIT=8'hCA;
  LUT3 w_even_address_2_s3 (
    .F(w_even_address[2]),
    .I0(w_write_pos[2]),
    .I1(w_h_count[4]),
    .I2(w_v_count[1]) 
);
defparam w_even_address_2_s3.INIT=8'hCA;
  LUT3 w_even_address_1_s3 (
    .F(w_even_address[1]),
    .I0(w_write_pos[1]),
    .I1(w_h_count[3]),
    .I2(w_v_count[1]) 
);
defparam w_even_address_1_s3.INIT=8'hCA;
  LUT3 w_even_address_0_s3 (
    .F(w_even_address[0]),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_h_count[2]),
    .I2(w_v_count[1]) 
);
defparam w_even_address_0_s3.INIT=8'hCA;
  LUT2 w_even_re_s1 (
    .F(w_even_re),
    .I0(w_h_count[0]),
    .I1(w_v_count[1]) 
);
defparam w_even_re_s1.INIT=4'h4;
  LUT3 w_even_we_s0 (
    .F(w_even_we),
    .I0(w_v_count[1]),
    .I1(w_write_pos[10]),
    .I2(w_even_we_4) 
);
defparam w_even_we_s0.INIT=8'h10;
  LUT3 w_odd_address_9_s3 (
    .F(w_odd_address[9]),
    .I0(w_write_pos[9]),
    .I1(w_h_count[11]),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_9_s3.INIT=8'hAC;
  LUT3 w_odd_address_8_s3 (
    .F(w_odd_address[8]),
    .I0(w_write_pos[8]),
    .I1(w_h_count[10]),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_8_s3.INIT=8'hAC;
  LUT3 w_odd_address_7_s3 (
    .F(w_odd_address[7]),
    .I0(w_write_pos[7]),
    .I1(w_h_count[9]),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_7_s3.INIT=8'hAC;
  LUT3 w_odd_address_6_s3 (
    .F(w_odd_address[6]),
    .I0(w_write_pos[6]),
    .I1(w_h_count[8]),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_6_s3.INIT=8'hAC;
  LUT3 w_odd_address_5_s3 (
    .F(w_odd_address[5]),
    .I0(w_write_pos[5]),
    .I1(w_h_count[7]),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_5_s3.INIT=8'hAC;
  LUT3 w_odd_address_4_s3 (
    .F(w_odd_address[4]),
    .I0(w_write_pos[4]),
    .I1(w_h_count[6]),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_4_s3.INIT=8'hAC;
  LUT3 w_odd_address_3_s3 (
    .F(w_odd_address[3]),
    .I0(w_write_pos[3]),
    .I1(w_h_count[5]),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_3_s3.INIT=8'hAC;
  LUT3 w_odd_address_2_s3 (
    .F(w_odd_address[2]),
    .I0(w_write_pos[2]),
    .I1(w_h_count[4]),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_2_s3.INIT=8'hAC;
  LUT3 w_odd_address_1_s3 (
    .F(w_odd_address[1]),
    .I0(w_write_pos[1]),
    .I1(w_h_count[3]),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_1_s3.INIT=8'hAC;
  LUT3 w_odd_address_0_s3 (
    .F(w_odd_address[0]),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_h_count[2]),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_0_s3.INIT=8'hAC;
  LUT2 w_odd_re_s2 (
    .F(w_odd_re),
    .I0(w_h_count[0]),
    .I1(w_v_count[1]) 
);
defparam w_odd_re_s2.INIT=4'h1;
  LUT3 w_odd_we_s0 (
    .F(w_odd_we),
    .I0(w_write_pos[10]),
    .I1(w_v_count[1]),
    .I2(w_even_we_4) 
);
defparam w_odd_we_s0.INIT=8'h40;
  LUT3 w_upscan_r_7_s (
    .F(w_upscan_r[7]),
    .I0(w_odd_q[23]),
    .I1(w_even_q[23]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_7_s.INIT=8'hCA;
  LUT3 w_upscan_r_6_s (
    .F(w_upscan_r[6]),
    .I0(w_odd_q[22]),
    .I1(w_even_q[22]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_6_s.INIT=8'hCA;
  LUT3 w_upscan_r_5_s (
    .F(w_upscan_r[5]),
    .I0(w_odd_q[21]),
    .I1(w_even_q[21]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_5_s.INIT=8'hCA;
  LUT3 w_upscan_r_4_s (
    .F(w_upscan_r[4]),
    .I0(w_odd_q[20]),
    .I1(w_even_q[20]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_4_s.INIT=8'hCA;
  LUT3 w_upscan_r_3_s (
    .F(w_upscan_r[3]),
    .I0(w_odd_q[19]),
    .I1(w_even_q[19]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_3_s.INIT=8'hCA;
  LUT3 w_upscan_r_2_s (
    .F(w_upscan_r[2]),
    .I0(w_odd_q[18]),
    .I1(w_even_q[18]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_2_s.INIT=8'hCA;
  LUT3 w_upscan_r_1_s (
    .F(w_upscan_r[1]),
    .I0(w_odd_q[17]),
    .I1(w_even_q[17]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_1_s.INIT=8'hCA;
  LUT3 w_upscan_r_0_s (
    .F(w_upscan_r[0]),
    .I0(w_odd_q[16]),
    .I1(w_even_q[16]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_0_s.INIT=8'hCA;
  LUT3 w_upscan_g_7_s (
    .F(w_upscan_g[7]),
    .I0(w_odd_q[15]),
    .I1(w_even_q[15]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_7_s.INIT=8'hCA;
  LUT3 w_upscan_g_6_s (
    .F(w_upscan_g[6]),
    .I0(w_odd_q[14]),
    .I1(w_even_q[14]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_6_s.INIT=8'hCA;
  LUT3 w_upscan_g_5_s (
    .F(w_upscan_g[5]),
    .I0(w_odd_q[13]),
    .I1(w_even_q[13]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_5_s.INIT=8'hCA;
  LUT3 w_upscan_g_4_s (
    .F(w_upscan_g[4]),
    .I0(w_odd_q[12]),
    .I1(w_even_q[12]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_4_s.INIT=8'hCA;
  LUT3 w_upscan_g_3_s (
    .F(w_upscan_g[3]),
    .I0(w_odd_q[11]),
    .I1(w_even_q[11]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_3_s.INIT=8'hCA;
  LUT3 w_upscan_g_2_s (
    .F(w_upscan_g[2]),
    .I0(w_odd_q[10]),
    .I1(w_even_q[10]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_2_s.INIT=8'hCA;
  LUT3 w_upscan_g_1_s (
    .F(w_upscan_g[1]),
    .I0(w_odd_q[9]),
    .I1(w_even_q[9]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_1_s.INIT=8'hCA;
  LUT3 w_upscan_g_0_s (
    .F(w_upscan_g[0]),
    .I0(w_odd_q[8]),
    .I1(w_even_q[8]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_0_s.INIT=8'hCA;
  LUT3 w_upscan_b_7_s (
    .F(w_upscan_b[7]),
    .I0(w_odd_q[7]),
    .I1(w_even_q[7]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_7_s.INIT=8'hCA;
  LUT3 w_upscan_b_6_s (
    .F(w_upscan_b[6]),
    .I0(w_odd_q[6]),
    .I1(w_even_q[6]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_6_s.INIT=8'hCA;
  LUT3 w_upscan_b_5_s (
    .F(w_upscan_b[5]),
    .I0(w_odd_q[5]),
    .I1(w_even_q[5]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_5_s.INIT=8'hCA;
  LUT3 w_upscan_b_4_s (
    .F(w_upscan_b[4]),
    .I0(w_odd_q[4]),
    .I1(w_even_q[4]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_4_s.INIT=8'hCA;
  LUT3 w_upscan_b_3_s (
    .F(w_upscan_b[3]),
    .I0(w_odd_q[3]),
    .I1(w_even_q[3]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_3_s.INIT=8'hCA;
  LUT3 w_upscan_b_2_s (
    .F(w_upscan_b[2]),
    .I0(w_odd_q[2]),
    .I1(w_even_q[2]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_2_s.INIT=8'hCA;
  LUT3 w_upscan_b_1_s (
    .F(w_upscan_b[1]),
    .I0(w_odd_q[1]),
    .I1(w_even_q[1]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_1_s.INIT=8'hCA;
  LUT3 w_upscan_b_0_s (
    .F(w_upscan_b[0]),
    .I0(w_odd_q[0]),
    .I1(w_even_q[0]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_0_s.INIT=8'hCA;
  LUT2 n9_s3 (
    .F(n9_7),
    .I0(w_screen_pos_x_Z[8]),
    .I1(w_screen_pos_x_Z[9]) 
);
defparam n9_s3.INIT=4'h6;
  LUT2 n6_s3 (
    .F(n6_7),
    .I0(w_screen_pos_x_Z[12]),
    .I1(n1751_7) 
);
defparam n6_s3.INIT=4'h6;
  LUT3 n5_s2 (
    .F(n5_5),
    .I0(w_screen_pos_x_Z[12]),
    .I1(n1751_7),
    .I2(w_screen_pos_x_Z[13]) 
);
defparam n5_s2.INIT=8'h78;
  LUT3 w_even_we_s1 (
    .F(w_even_we_4),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[2]) 
);
defparam w_even_we_s1.INIT=8'h80;
  LUT4 n7_s4 (
    .F(n7_9),
    .I0(w_screen_pos_x_Z[10]),
    .I1(w_screen_pos_x_Z[8]),
    .I2(w_screen_pos_x_Z[9]),
    .I3(w_screen_pos_x_Z[11]) 
);
defparam n7_s4.INIT=16'h7F80;
  LUT3 n8_s5 (
    .F(n8_10),
    .I0(w_screen_pos_x_Z[10]),
    .I1(w_screen_pos_x_Z[8]),
    .I2(w_screen_pos_x_Z[9]) 
);
defparam n8_s5.INIT=8'h6A;
  ALU w_write_pos_4_s (
    .SUM(w_write_pos[4]),
    .COUT(w_write_pos_4_3),
    .I0(w_screen_pos_x_Z[7]),
    .I1(reg_display_adjust[3]),
    .I3(GND),
    .CIN(w_write_pos_3_6) 
);
defparam w_write_pos_4_s.ALU_MODE=0;
  ALU w_write_pos_5_s (
    .SUM(w_write_pos[5]),
    .COUT(w_write_pos_5_3),
    .I0(n10_10),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_4_3) 
);
defparam w_write_pos_5_s.ALU_MODE=0;
  ALU w_write_pos_6_s (
    .SUM(w_write_pos[6]),
    .COUT(w_write_pos_6_3),
    .I0(n9_7),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_5_3) 
);
defparam w_write_pos_6_s.ALU_MODE=0;
  ALU w_write_pos_7_s (
    .SUM(w_write_pos[7]),
    .COUT(w_write_pos_7_3),
    .I0(n8_10),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_6_3) 
);
defparam w_write_pos_7_s.ALU_MODE=0;
  ALU w_write_pos_8_s (
    .SUM(w_write_pos[8]),
    .COUT(w_write_pos_8_3),
    .I0(n7_9),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_7_3) 
);
defparam w_write_pos_8_s.ALU_MODE=0;
  ALU w_write_pos_9_s (
    .SUM(w_write_pos[9]),
    .COUT(w_write_pos_9_3),
    .I0(n6_7),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_8_3) 
);
defparam w_write_pos_9_s.ALU_MODE=0;
  ALU w_write_pos_10_s (
    .SUM(w_write_pos[10]),
    .COUT(w_write_pos_10_0_COUT),
    .I0(n5_5),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_9_3) 
);
defparam w_write_pos_10_s.ALU_MODE=0;
  ALU w_write_pos_1_s1 (
    .SUM(w_write_pos[1]),
    .COUT(w_write_pos_1_6),
    .I0(w_screen_pos_x_Z[4]),
    .I1(reg_display_adjust[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_write_pos_1_s1.ALU_MODE=1;
  ALU w_write_pos_2_s1 (
    .SUM(w_write_pos[2]),
    .COUT(w_write_pos_2_6),
    .I0(w_screen_pos_x_Z[5]),
    .I1(reg_display_adjust[1]),
    .I3(GND),
    .CIN(w_write_pos_1_6) 
);
defparam w_write_pos_2_s1.ALU_MODE=1;
  ALU w_write_pos_3_s1 (
    .SUM(w_write_pos[3]),
    .COUT(w_write_pos_3_6),
    .I0(w_screen_pos_x_Z[6]),
    .I1(reg_display_adjust[2]),
    .I3(GND),
    .CIN(w_write_pos_2_6) 
);
defparam w_write_pos_3_s1.ALU_MODE=1;
  INV n10_s5 (
    .O(n10_10),
    .I(w_screen_pos_x_Z[8]) 
);
  vdp_upscan_line_buffer u_even_line_buffer (
    .w_even_re(w_even_re),
    .clk85m(clk85m),
    .w_even_we(w_even_we),
    .w_even_we_4(w_even_we_4),
    .w_vdp_b(w_vdp_b[7:0]),
    .w_vdp_g_0(w_vdp_g_0),
    .w_vdp_g_1(w_vdp_g_1),
    .w_vdp_g_5(w_vdp_g_5),
    .w_vdp_g_6(w_vdp_g_6),
    .w_vdp_g_7(w_vdp_g_7),
    .w_even_address(w_even_address[9:0]),
    .w_vdp_r_0(w_vdp_r_0),
    .w_vdp_r_1(w_vdp_r_1),
    .w_vdp_r_5(w_vdp_r_5),
    .w_vdp_r_6(w_vdp_r_6),
    .w_vdp_r_7(w_vdp_r_7),
    .w_v_count(w_v_count[1]),
    .w_write_pos(w_write_pos[10]),
    .w_even_q(w_even_q[23:0])
);
  vdp_upscan_line_buffer_0 u_odd_line_buffer (
    .w_odd_re(w_odd_re),
    .clk85m(clk85m),
    .w_odd_we(w_odd_we),
    .w_even_we_4(w_even_we_4),
    .w_vdp_b(w_vdp_b[7:0]),
    .w_vdp_g_0(w_vdp_g_0),
    .w_vdp_g_1(w_vdp_g_1),
    .w_vdp_g_5(w_vdp_g_5),
    .w_vdp_g_6(w_vdp_g_6),
    .w_vdp_g_7(w_vdp_g_7),
    .w_odd_address(w_odd_address[9:0]),
    .w_vdp_r_0(w_vdp_r_0),
    .w_vdp_r_1(w_vdp_r_1),
    .w_vdp_r_5(w_vdp_r_5),
    .w_vdp_r_6(w_vdp_r_6),
    .w_vdp_r_7(w_vdp_r_7),
    .w_write_pos(w_write_pos[10]),
    .w_v_count(w_v_count[1]),
    .w_odd_q(w_odd_q[23:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_upscan */
module vdp_video_ram_line_buffer (
  clk85m,
  n87,
  n86,
  n85,
  n84,
  n83,
  n82,
  n81,
  n80,
  n79,
  n78,
  ff_we_even,
  ff_re,
  ff_d,
  ff_address_even,
  out_e,
  ff_imem_13371_DIAREG_G
)
;
input clk85m;
input n87;
input n86;
input n85;
input n84;
input n83;
input n82;
input n81;
input n80;
input n79;
input n78;
input ff_we_even;
input ff_re;
input [23:0] ff_d;
input [9:0] ff_address_even;
output [23:0] out_e;
output [23:0] ff_imem_13371_DIAREG_G;
wire ff_imem_n29_DOAL_G_0_12;
wire ff_q_22_8;
wire ff_q_21_8;
wire ff_q_20_8;
wire ff_q_19_8;
wire ff_q_18_8;
wire ff_q_17_8;
wire ff_q_16_8;
wire ff_q_15_8;
wire ff_q_14_8;
wire ff_q_13_8;
wire ff_q_12_8;
wire ff_q_11_8;
wire ff_q_10_8;
wire ff_q_9_8;
wire ff_q_8_8;
wire ff_q_7_8;
wire ff_q_6_8;
wire ff_q_5_8;
wire ff_q_4_8;
wire ff_q_3_8;
wire ff_q_2_8;
wire ff_q_1_8;
wire ff_q_0_8;
wire ff_q_23_8;
wire ff_imem_n29_DOAL_G_0_13;
wire ff_imem_n29_DOAL_G_0_14;
wire ff_imem_n29_DOAL_G_0_15;
wire ff_imem_n29_DOAL_G_0_16;
wire ff_imem_n29_DOAL_G_0_17;
wire ff_imem_n29_DOAL_G_0_18;
wire ff_imem_n29_DOAL_G_0_19;
wire ff_imem_13371_REDUCAREG_G;
wire n14_1;
wire n15_1;
wire n16_1;
wire n17_1;
wire n18_1;
wire n19_1;
wire n20_1;
wire n21_1;
wire n22_1;
wire n23_1;
wire n24_1;
wire n25_1;
wire n26_1;
wire n27_1;
wire n28_1;
wire n29_1;
wire n6_2;
wire n7_1;
wire n8_1;
wire n9_1;
wire n10_1;
wire n11_1;
wire n12_1;
wire n13_1;
wire [23:0] ff_q;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT4 ff_imem_n29_DOAL_G_0_s10 (
    .F(ff_imem_n29_DOAL_G_0_12),
    .I0(ff_imem_n29_DOAL_G_0_13),
    .I1(ff_imem_n29_DOAL_G_0_14),
    .I2(ff_imem_n29_DOAL_G_0_15),
    .I3(ff_imem_n29_DOAL_G_0_16) 
);
defparam ff_imem_n29_DOAL_G_0_s10.INIT=16'h8000;
  LUT3 ff_q_22_s3 (
    .F(ff_q_22_8),
    .I0(n7_1),
    .I1(ff_imem_13371_DIAREG_G[22]),
    .I2(ff_imem_13371_REDUCAREG_G) 
);
defparam ff_q_22_s3.INIT=8'h35;
  LUT3 ff_q_21_s3 (
    .F(ff_q_21_8),
    .I0(n8_1),
    .I1(ff_imem_13371_DIAREG_G[21]),
    .I2(ff_imem_13371_REDUCAREG_G) 
);
defparam ff_q_21_s3.INIT=8'h35;
  LUT3 ff_q_20_s3 (
    .F(ff_q_20_8),
    .I0(n9_1),
    .I1(ff_imem_13371_DIAREG_G[20]),
    .I2(ff_imem_13371_REDUCAREG_G) 
);
defparam ff_q_20_s3.INIT=8'h35;
  LUT3 ff_q_19_s3 (
    .F(ff_q_19_8),
    .I0(n10_1),
    .I1(ff_imem_13371_DIAREG_G[19]),
    .I2(ff_imem_13371_REDUCAREG_G) 
);
defparam ff_q_19_s3.INIT=8'h35;
  LUT3 ff_q_18_s3 (
    .F(ff_q_18_8),
    .I0(n11_1),
    .I1(ff_imem_13371_DIAREG_G[18]),
    .I2(ff_imem_13371_REDUCAREG_G) 
);
defparam ff_q_18_s3.INIT=8'h35;
  LUT3 ff_q_17_s3 (
    .F(ff_q_17_8),
    .I0(n12_1),
    .I1(ff_imem_13371_DIAREG_G[17]),
    .I2(ff_imem_13371_REDUCAREG_G) 
);
defparam ff_q_17_s3.INIT=8'h35;
  LUT3 ff_q_16_s3 (
    .F(ff_q_16_8),
    .I0(n13_1),
    .I1(ff_imem_13371_DIAREG_G[16]),
    .I2(ff_imem_13371_REDUCAREG_G) 
);
defparam ff_q_16_s3.INIT=8'h35;
  LUT3 ff_q_15_s3 (
    .F(ff_q_15_8),
    .I0(n14_1),
    .I1(ff_imem_13371_DIAREG_G[15]),
    .I2(ff_imem_13371_REDUCAREG_G) 
);
defparam ff_q_15_s3.INIT=8'h35;
  LUT3 ff_q_14_s3 (
    .F(ff_q_14_8),
    .I0(n15_1),
    .I1(ff_imem_13371_DIAREG_G[14]),
    .I2(ff_imem_13371_REDUCAREG_G) 
);
defparam ff_q_14_s3.INIT=8'h35;
  LUT3 ff_q_13_s3 (
    .F(ff_q_13_8),
    .I0(n16_1),
    .I1(ff_imem_13371_DIAREG_G[13]),
    .I2(ff_imem_13371_REDUCAREG_G) 
);
defparam ff_q_13_s3.INIT=8'h35;
  LUT3 ff_q_12_s3 (
    .F(ff_q_12_8),
    .I0(n17_1),
    .I1(ff_imem_13371_DIAREG_G[12]),
    .I2(ff_imem_13371_REDUCAREG_G) 
);
defparam ff_q_12_s3.INIT=8'h35;
  LUT3 ff_q_11_s3 (
    .F(ff_q_11_8),
    .I0(n18_1),
    .I1(ff_imem_13371_DIAREG_G[11]),
    .I2(ff_imem_13371_REDUCAREG_G) 
);
defparam ff_q_11_s3.INIT=8'h35;
  LUT3 ff_q_10_s3 (
    .F(ff_q_10_8),
    .I0(n19_1),
    .I1(ff_imem_13371_DIAREG_G[10]),
    .I2(ff_imem_13371_REDUCAREG_G) 
);
defparam ff_q_10_s3.INIT=8'h35;
  LUT3 ff_q_9_s3 (
    .F(ff_q_9_8),
    .I0(n20_1),
    .I1(ff_imem_13371_DIAREG_G[9]),
    .I2(ff_imem_13371_REDUCAREG_G) 
);
defparam ff_q_9_s3.INIT=8'h35;
  LUT3 ff_q_8_s3 (
    .F(ff_q_8_8),
    .I0(n21_1),
    .I1(ff_imem_13371_DIAREG_G[8]),
    .I2(ff_imem_13371_REDUCAREG_G) 
);
defparam ff_q_8_s3.INIT=8'h35;
  LUT3 ff_q_7_s3 (
    .F(ff_q_7_8),
    .I0(n22_1),
    .I1(ff_imem_13371_DIAREG_G[7]),
    .I2(ff_imem_13371_REDUCAREG_G) 
);
defparam ff_q_7_s3.INIT=8'h35;
  LUT3 ff_q_6_s3 (
    .F(ff_q_6_8),
    .I0(n23_1),
    .I1(ff_imem_13371_DIAREG_G[6]),
    .I2(ff_imem_13371_REDUCAREG_G) 
);
defparam ff_q_6_s3.INIT=8'h35;
  LUT3 ff_q_5_s3 (
    .F(ff_q_5_8),
    .I0(n24_1),
    .I1(ff_imem_13371_DIAREG_G[5]),
    .I2(ff_imem_13371_REDUCAREG_G) 
);
defparam ff_q_5_s3.INIT=8'h35;
  LUT3 ff_q_4_s3 (
    .F(ff_q_4_8),
    .I0(n25_1),
    .I1(ff_imem_13371_DIAREG_G[4]),
    .I2(ff_imem_13371_REDUCAREG_G) 
);
defparam ff_q_4_s3.INIT=8'h35;
  LUT3 ff_q_3_s3 (
    .F(ff_q_3_8),
    .I0(n26_1),
    .I1(ff_imem_13371_DIAREG_G[3]),
    .I2(ff_imem_13371_REDUCAREG_G) 
);
defparam ff_q_3_s3.INIT=8'h35;
  LUT3 ff_q_2_s3 (
    .F(ff_q_2_8),
    .I0(n27_1),
    .I1(ff_imem_13371_DIAREG_G[2]),
    .I2(ff_imem_13371_REDUCAREG_G) 
);
defparam ff_q_2_s3.INIT=8'h35;
  LUT3 ff_q_1_s3 (
    .F(ff_q_1_8),
    .I0(n28_1),
    .I1(ff_imem_13371_DIAREG_G[1]),
    .I2(ff_imem_13371_REDUCAREG_G) 
);
defparam ff_q_1_s3.INIT=8'h35;
  LUT3 ff_q_0_s3 (
    .F(ff_q_0_8),
    .I0(ff_imem_13371_DIAREG_G[0]),
    .I1(n29_1),
    .I2(ff_imem_13371_REDUCAREG_G) 
);
defparam ff_q_0_s3.INIT=8'h53;
  LUT3 ff_q_23_s3 (
    .F(ff_q_23_8),
    .I0(n6_2),
    .I1(ff_imem_13371_DIAREG_G[23]),
    .I2(ff_imem_13371_REDUCAREG_G) 
);
defparam ff_q_23_s3.INIT=8'h35;
  LUT3 ff_imem_n29_DOAL_G_0_s11 (
    .F(ff_imem_n29_DOAL_G_0_13),
    .I0(ff_address_even[5]),
    .I1(n82),
    .I2(ff_imem_n29_DOAL_G_0_17) 
);
defparam ff_imem_n29_DOAL_G_0_s11.INIT=8'h90;
  LUT4 ff_imem_n29_DOAL_G_0_s12 (
    .F(ff_imem_n29_DOAL_G_0_14),
    .I0(ff_address_even[1]),
    .I1(n86),
    .I2(ff_address_even[9]),
    .I3(n78) 
);
defparam ff_imem_n29_DOAL_G_0_s12.INIT=16'hB00B;
  LUT4 ff_imem_n29_DOAL_G_0_s13 (
    .F(ff_imem_n29_DOAL_G_0_15),
    .I0(ff_address_even[0]),
    .I1(n87),
    .I2(ff_address_even[3]),
    .I3(n84) 
);
defparam ff_imem_n29_DOAL_G_0_s13.INIT=16'h9009;
  LUT3 ff_imem_n29_DOAL_G_0_s14 (
    .F(ff_imem_n29_DOAL_G_0_16),
    .I0(ff_we_even),
    .I1(ff_imem_n29_DOAL_G_0_18),
    .I2(ff_imem_n29_DOAL_G_0_19) 
);
defparam ff_imem_n29_DOAL_G_0_s14.INIT=8'h80;
  LUT4 ff_imem_n29_DOAL_G_0_s15 (
    .F(ff_imem_n29_DOAL_G_0_17),
    .I0(ff_address_even[6]),
    .I1(n81),
    .I2(ff_address_even[8]),
    .I3(n79) 
);
defparam ff_imem_n29_DOAL_G_0_s15.INIT=16'h9009;
  LUT4 ff_imem_n29_DOAL_G_0_s16 (
    .F(ff_imem_n29_DOAL_G_0_18),
    .I0(n86),
    .I1(ff_address_even[1]),
    .I2(ff_address_even[2]),
    .I3(n85) 
);
defparam ff_imem_n29_DOAL_G_0_s16.INIT=16'hB00B;
  LUT4 ff_imem_n29_DOAL_G_0_s17 (
    .F(ff_imem_n29_DOAL_G_0_19),
    .I0(ff_address_even[4]),
    .I1(n83),
    .I2(ff_address_even[7]),
    .I3(n80) 
);
defparam ff_imem_n29_DOAL_G_0_s17.INIT=16'h9009;
  DFF ff_q_out_23_s0 (
    .Q(out_e[23]),
    .D(ff_q[23]),
    .CLK(clk85m) 
);
  DFF ff_q_out_22_s0 (
    .Q(out_e[22]),
    .D(ff_q[22]),
    .CLK(clk85m) 
);
  DFF ff_q_out_21_s0 (
    .Q(out_e[21]),
    .D(ff_q[21]),
    .CLK(clk85m) 
);
  DFF ff_q_out_20_s0 (
    .Q(out_e[20]),
    .D(ff_q[20]),
    .CLK(clk85m) 
);
  DFF ff_q_out_19_s0 (
    .Q(out_e[19]),
    .D(ff_q[19]),
    .CLK(clk85m) 
);
  DFF ff_q_out_18_s0 (
    .Q(out_e[18]),
    .D(ff_q[18]),
    .CLK(clk85m) 
);
  DFF ff_q_out_17_s0 (
    .Q(out_e[17]),
    .D(ff_q[17]),
    .CLK(clk85m) 
);
  DFF ff_q_out_16_s0 (
    .Q(out_e[16]),
    .D(ff_q[16]),
    .CLK(clk85m) 
);
  DFF ff_q_out_15_s0 (
    .Q(out_e[15]),
    .D(ff_q[15]),
    .CLK(clk85m) 
);
  DFF ff_q_out_14_s0 (
    .Q(out_e[14]),
    .D(ff_q[14]),
    .CLK(clk85m) 
);
  DFF ff_q_out_13_s0 (
    .Q(out_e[13]),
    .D(ff_q[13]),
    .CLK(clk85m) 
);
  DFF ff_q_out_12_s0 (
    .Q(out_e[12]),
    .D(ff_q[12]),
    .CLK(clk85m) 
);
  DFF ff_q_out_11_s0 (
    .Q(out_e[11]),
    .D(ff_q[11]),
    .CLK(clk85m) 
);
  DFF ff_q_out_10_s0 (
    .Q(out_e[10]),
    .D(ff_q[10]),
    .CLK(clk85m) 
);
  DFF ff_q_out_9_s0 (
    .Q(out_e[9]),
    .D(ff_q[9]),
    .CLK(clk85m) 
);
  DFF ff_q_out_8_s0 (
    .Q(out_e[8]),
    .D(ff_q[8]),
    .CLK(clk85m) 
);
  DFF ff_q_out_7_s0 (
    .Q(out_e[7]),
    .D(ff_q[7]),
    .CLK(clk85m) 
);
  DFF ff_q_out_6_s0 (
    .Q(out_e[6]),
    .D(ff_q[6]),
    .CLK(clk85m) 
);
  DFF ff_q_out_5_s0 (
    .Q(out_e[5]),
    .D(ff_q[5]),
    .CLK(clk85m) 
);
  DFF ff_q_out_4_s0 (
    .Q(out_e[4]),
    .D(ff_q[4]),
    .CLK(clk85m) 
);
  DFF ff_q_out_3_s0 (
    .Q(out_e[3]),
    .D(ff_q[3]),
    .CLK(clk85m) 
);
  DFF ff_q_out_2_s0 (
    .Q(out_e[2]),
    .D(ff_q[2]),
    .CLK(clk85m) 
);
  DFF ff_q_out_1_s0 (
    .Q(out_e[1]),
    .D(ff_q[1]),
    .CLK(clk85m) 
);
  DFF ff_q_out_0_s0 (
    .Q(out_e[0]),
    .D(ff_q[0]),
    .CLK(clk85m) 
);
  DFF ff_imem_13371_REDUCAREG_G_s (
    .Q(ff_imem_13371_REDUCAREG_G),
    .D(ff_imem_n29_DOAL_G_0_12),
    .CLK(clk85m) 
);
  DFF ff_imem_13371_DIAREG_G_0_s (
    .Q(ff_imem_13371_DIAREG_G[0]),
    .D(ff_d[0]),
    .CLK(clk85m) 
);
  DFF ff_imem_13371_DIAREG_G_1_s (
    .Q(ff_imem_13371_DIAREG_G[1]),
    .D(ff_d[1]),
    .CLK(clk85m) 
);
  DFF ff_imem_13371_DIAREG_G_2_s (
    .Q(ff_imem_13371_DIAREG_G[2]),
    .D(ff_d[2]),
    .CLK(clk85m) 
);
  DFF ff_imem_13371_DIAREG_G_3_s (
    .Q(ff_imem_13371_DIAREG_G[3]),
    .D(ff_d[3]),
    .CLK(clk85m) 
);
  DFF ff_imem_13371_DIAREG_G_4_s (
    .Q(ff_imem_13371_DIAREG_G[4]),
    .D(ff_d[4]),
    .CLK(clk85m) 
);
  DFF ff_imem_13371_DIAREG_G_5_s (
    .Q(ff_imem_13371_DIAREG_G[5]),
    .D(ff_d[5]),
    .CLK(clk85m) 
);
  DFF ff_imem_13371_DIAREG_G_6_s (
    .Q(ff_imem_13371_DIAREG_G[6]),
    .D(ff_d[6]),
    .CLK(clk85m) 
);
  DFF ff_imem_13371_DIAREG_G_7_s (
    .Q(ff_imem_13371_DIAREG_G[7]),
    .D(ff_d[7]),
    .CLK(clk85m) 
);
  DFF ff_imem_13371_DIAREG_G_8_s (
    .Q(ff_imem_13371_DIAREG_G[8]),
    .D(ff_d[8]),
    .CLK(clk85m) 
);
  DFF ff_imem_13371_DIAREG_G_9_s (
    .Q(ff_imem_13371_DIAREG_G[9]),
    .D(ff_d[9]),
    .CLK(clk85m) 
);
  DFF ff_imem_13371_DIAREG_G_10_s (
    .Q(ff_imem_13371_DIAREG_G[10]),
    .D(ff_d[10]),
    .CLK(clk85m) 
);
  DFF ff_imem_13371_DIAREG_G_11_s (
    .Q(ff_imem_13371_DIAREG_G[11]),
    .D(ff_d[11]),
    .CLK(clk85m) 
);
  DFF ff_imem_13371_DIAREG_G_12_s (
    .Q(ff_imem_13371_DIAREG_G[12]),
    .D(ff_d[12]),
    .CLK(clk85m) 
);
  DFF ff_imem_13371_DIAREG_G_13_s (
    .Q(ff_imem_13371_DIAREG_G[13]),
    .D(ff_d[13]),
    .CLK(clk85m) 
);
  DFF ff_imem_13371_DIAREG_G_14_s (
    .Q(ff_imem_13371_DIAREG_G[14]),
    .D(ff_d[14]),
    .CLK(clk85m) 
);
  DFF ff_imem_13371_DIAREG_G_15_s (
    .Q(ff_imem_13371_DIAREG_G[15]),
    .D(ff_d[15]),
    .CLK(clk85m) 
);
  DFF ff_imem_13371_DIAREG_G_16_s (
    .Q(ff_imem_13371_DIAREG_G[16]),
    .D(ff_d[16]),
    .CLK(clk85m) 
);
  DFF ff_imem_13371_DIAREG_G_17_s (
    .Q(ff_imem_13371_DIAREG_G[17]),
    .D(ff_d[17]),
    .CLK(clk85m) 
);
  DFF ff_imem_13371_DIAREG_G_18_s (
    .Q(ff_imem_13371_DIAREG_G[18]),
    .D(ff_d[18]),
    .CLK(clk85m) 
);
  DFF ff_imem_13371_DIAREG_G_19_s (
    .Q(ff_imem_13371_DIAREG_G[19]),
    .D(ff_d[19]),
    .CLK(clk85m) 
);
  DFF ff_imem_13371_DIAREG_G_20_s (
    .Q(ff_imem_13371_DIAREG_G[20]),
    .D(ff_d[20]),
    .CLK(clk85m) 
);
  DFF ff_imem_13371_DIAREG_G_21_s (
    .Q(ff_imem_13371_DIAREG_G[21]),
    .D(ff_d[21]),
    .CLK(clk85m) 
);
  DFF ff_imem_13371_DIAREG_G_22_s (
    .Q(ff_imem_13371_DIAREG_G[22]),
    .D(ff_d[22]),
    .CLK(clk85m) 
);
  DFF ff_imem_13371_DIAREG_G_23_s (
    .Q(ff_imem_13371_DIAREG_G[23]),
    .D(ff_d[23]),
    .CLK(clk85m) 
);
  DFFR ff_q_22_s1 (
    .Q(ff_q[22]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_22_8) 
);
  DFFR ff_q_21_s1 (
    .Q(ff_q[21]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_21_8) 
);
  DFFR ff_q_20_s1 (
    .Q(ff_q[20]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_20_8) 
);
  DFFR ff_q_19_s1 (
    .Q(ff_q[19]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_19_8) 
);
  DFFR ff_q_18_s1 (
    .Q(ff_q[18]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_18_8) 
);
  DFFR ff_q_17_s1 (
    .Q(ff_q[17]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_17_8) 
);
  DFFR ff_q_16_s1 (
    .Q(ff_q[16]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_16_8) 
);
  DFFR ff_q_15_s1 (
    .Q(ff_q[15]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_15_8) 
);
  DFFR ff_q_14_s1 (
    .Q(ff_q[14]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_14_8) 
);
  DFFR ff_q_13_s1 (
    .Q(ff_q[13]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_13_8) 
);
  DFFR ff_q_12_s1 (
    .Q(ff_q[12]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_12_8) 
);
  DFFR ff_q_11_s1 (
    .Q(ff_q[11]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_11_8) 
);
  DFFR ff_q_10_s1 (
    .Q(ff_q[10]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_10_8) 
);
  DFFR ff_q_9_s1 (
    .Q(ff_q[9]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_9_8) 
);
  DFFR ff_q_8_s1 (
    .Q(ff_q[8]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_8_8) 
);
  DFFR ff_q_7_s1 (
    .Q(ff_q[7]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_7_8) 
);
  DFFR ff_q_6_s1 (
    .Q(ff_q[6]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_6_8) 
);
  DFFR ff_q_5_s1 (
    .Q(ff_q[5]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_5_8) 
);
  DFFR ff_q_4_s1 (
    .Q(ff_q[4]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_4_8) 
);
  DFFR ff_q_3_s1 (
    .Q(ff_q[3]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_3_8) 
);
  DFFR ff_q_2_s1 (
    .Q(ff_q[2]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_2_8) 
);
  DFFR ff_q_1_s1 (
    .Q(ff_q[1]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_1_8) 
);
  DFFR ff_q_0_s1 (
    .Q(ff_q[0]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_0_8) 
);
  DFFR ff_q_23_s1 (
    .Q(ff_q[23]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_23_8) 
);
  SDPB ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],n14_1,n15_1,n16_1,n17_1,n18_1,n19_1,n20_1,n21_1,n22_1,n23_1,n24_1,n25_1,n26_1,n27_1,n28_1,n29_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[15:0]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_even[9:0],GND,GND,VCC,VCC}),
    .ADB({n78,n79,n80,n81,n82,n83,n84,n85,n86,n87,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_even),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_1=3'b000;
  SDPB ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],n6_2,n7_1,n8_1,n9_1,n10_1,n11_1,n12_1,n13_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[23:16]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_even[9:0],GND,GND,VCC,VCC}),
    .ADB({n78,n79,n80,n81,n82,n83,n84,n85,n86,n87,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_even),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_1=3'b000;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_ram_line_buffer */
module vdp_video_ram_line_buffer_0 (
  clk85m,
  n98,
  n97,
  n96,
  n95,
  n94,
  n93,
  n92,
  n91,
  n90,
  n89,
  ff_we_odd,
  ff_re,
  ff_d,
  ff_address_odd,
  ff_imem_13371_DIAREG_G,
  out_o
)
;
input clk85m;
input n98;
input n97;
input n96;
input n95;
input n94;
input n93;
input n92;
input n91;
input n90;
input n89;
input ff_we_odd;
input ff_re;
input [23:0] ff_d;
input [9:0] ff_address_odd;
input [23:0] ff_imem_13371_DIAREG_G;
output [23:0] out_o;
wire ff_imem_n29_DOAL_G_0_12;
wire ff_q_22_8;
wire ff_q_21_8;
wire ff_q_20_8;
wire ff_q_19_8;
wire ff_q_18_8;
wire ff_q_17_8;
wire ff_q_16_8;
wire ff_q_15_8;
wire ff_q_14_8;
wire ff_q_13_8;
wire ff_q_12_8;
wire ff_q_11_8;
wire ff_q_10_8;
wire ff_q_9_8;
wire ff_q_8_8;
wire ff_q_7_8;
wire ff_q_6_8;
wire ff_q_5_8;
wire ff_q_4_8;
wire ff_q_3_8;
wire ff_q_2_8;
wire ff_q_1_8;
wire ff_q_0_8;
wire ff_q_23_8;
wire ff_imem_n29_DOAL_G_0_13;
wire ff_imem_n29_DOAL_G_0_14;
wire ff_imem_n29_DOAL_G_0_15;
wire ff_imem_n29_DOAL_G_0_16;
wire ff_imem_n29_DOAL_G_0_17;
wire ff_imem_n29_DOAL_G_0_18;
wire ff_imem_n29_DOAL_G_0_19;
wire ff_imem_n29_DOAL_G_0_20;
wire ff_imem_13472_REDUCAREG_G;
wire n14_1;
wire n15_1;
wire n16_1;
wire n17_1;
wire n18_1;
wire n19_1;
wire n20_1;
wire n21_1;
wire n22_1;
wire n23_1;
wire n24_1;
wire n25_1;
wire n26_1;
wire n27_1;
wire n28_1;
wire n29_1;
wire n6_2;
wire n7_1;
wire n8_1;
wire n9_1;
wire n10_1;
wire n11_1;
wire n12_1;
wire n13_1;
wire [23:0] ff_q;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT4 ff_imem_n29_DOAL_G_0_s10 (
    .F(ff_imem_n29_DOAL_G_0_12),
    .I0(ff_imem_n29_DOAL_G_0_13),
    .I1(ff_imem_n29_DOAL_G_0_14),
    .I2(ff_imem_n29_DOAL_G_0_15),
    .I3(ff_imem_n29_DOAL_G_0_16) 
);
defparam ff_imem_n29_DOAL_G_0_s10.INIT=16'h8000;
  LUT3 ff_q_22_s3 (
    .F(ff_q_22_8),
    .I0(n7_1),
    .I1(ff_imem_13371_DIAREG_G[22]),
    .I2(ff_imem_13472_REDUCAREG_G) 
);
defparam ff_q_22_s3.INIT=8'h35;
  LUT3 ff_q_21_s3 (
    .F(ff_q_21_8),
    .I0(n8_1),
    .I1(ff_imem_13371_DIAREG_G[21]),
    .I2(ff_imem_13472_REDUCAREG_G) 
);
defparam ff_q_21_s3.INIT=8'h35;
  LUT3 ff_q_20_s3 (
    .F(ff_q_20_8),
    .I0(n9_1),
    .I1(ff_imem_13371_DIAREG_G[20]),
    .I2(ff_imem_13472_REDUCAREG_G) 
);
defparam ff_q_20_s3.INIT=8'h35;
  LUT3 ff_q_19_s3 (
    .F(ff_q_19_8),
    .I0(n10_1),
    .I1(ff_imem_13371_DIAREG_G[19]),
    .I2(ff_imem_13472_REDUCAREG_G) 
);
defparam ff_q_19_s3.INIT=8'h35;
  LUT3 ff_q_18_s3 (
    .F(ff_q_18_8),
    .I0(n11_1),
    .I1(ff_imem_13371_DIAREG_G[18]),
    .I2(ff_imem_13472_REDUCAREG_G) 
);
defparam ff_q_18_s3.INIT=8'h35;
  LUT3 ff_q_17_s3 (
    .F(ff_q_17_8),
    .I0(n12_1),
    .I1(ff_imem_13371_DIAREG_G[17]),
    .I2(ff_imem_13472_REDUCAREG_G) 
);
defparam ff_q_17_s3.INIT=8'h35;
  LUT3 ff_q_16_s3 (
    .F(ff_q_16_8),
    .I0(n13_1),
    .I1(ff_imem_13371_DIAREG_G[16]),
    .I2(ff_imem_13472_REDUCAREG_G) 
);
defparam ff_q_16_s3.INIT=8'h35;
  LUT3 ff_q_15_s3 (
    .F(ff_q_15_8),
    .I0(n14_1),
    .I1(ff_imem_13371_DIAREG_G[15]),
    .I2(ff_imem_13472_REDUCAREG_G) 
);
defparam ff_q_15_s3.INIT=8'h35;
  LUT3 ff_q_14_s3 (
    .F(ff_q_14_8),
    .I0(n15_1),
    .I1(ff_imem_13371_DIAREG_G[14]),
    .I2(ff_imem_13472_REDUCAREG_G) 
);
defparam ff_q_14_s3.INIT=8'h35;
  LUT3 ff_q_13_s3 (
    .F(ff_q_13_8),
    .I0(n16_1),
    .I1(ff_imem_13371_DIAREG_G[13]),
    .I2(ff_imem_13472_REDUCAREG_G) 
);
defparam ff_q_13_s3.INIT=8'h35;
  LUT3 ff_q_12_s3 (
    .F(ff_q_12_8),
    .I0(n17_1),
    .I1(ff_imem_13371_DIAREG_G[12]),
    .I2(ff_imem_13472_REDUCAREG_G) 
);
defparam ff_q_12_s3.INIT=8'h35;
  LUT3 ff_q_11_s3 (
    .F(ff_q_11_8),
    .I0(n18_1),
    .I1(ff_imem_13371_DIAREG_G[11]),
    .I2(ff_imem_13472_REDUCAREG_G) 
);
defparam ff_q_11_s3.INIT=8'h35;
  LUT3 ff_q_10_s3 (
    .F(ff_q_10_8),
    .I0(n19_1),
    .I1(ff_imem_13371_DIAREG_G[10]),
    .I2(ff_imem_13472_REDUCAREG_G) 
);
defparam ff_q_10_s3.INIT=8'h35;
  LUT3 ff_q_9_s3 (
    .F(ff_q_9_8),
    .I0(n20_1),
    .I1(ff_imem_13371_DIAREG_G[9]),
    .I2(ff_imem_13472_REDUCAREG_G) 
);
defparam ff_q_9_s3.INIT=8'h35;
  LUT3 ff_q_8_s3 (
    .F(ff_q_8_8),
    .I0(n21_1),
    .I1(ff_imem_13371_DIAREG_G[8]),
    .I2(ff_imem_13472_REDUCAREG_G) 
);
defparam ff_q_8_s3.INIT=8'h35;
  LUT3 ff_q_7_s3 (
    .F(ff_q_7_8),
    .I0(n22_1),
    .I1(ff_imem_13371_DIAREG_G[7]),
    .I2(ff_imem_13472_REDUCAREG_G) 
);
defparam ff_q_7_s3.INIT=8'h35;
  LUT3 ff_q_6_s3 (
    .F(ff_q_6_8),
    .I0(n23_1),
    .I1(ff_imem_13371_DIAREG_G[6]),
    .I2(ff_imem_13472_REDUCAREG_G) 
);
defparam ff_q_6_s3.INIT=8'h35;
  LUT3 ff_q_5_s3 (
    .F(ff_q_5_8),
    .I0(n24_1),
    .I1(ff_imem_13371_DIAREG_G[5]),
    .I2(ff_imem_13472_REDUCAREG_G) 
);
defparam ff_q_5_s3.INIT=8'h35;
  LUT3 ff_q_4_s3 (
    .F(ff_q_4_8),
    .I0(n25_1),
    .I1(ff_imem_13371_DIAREG_G[4]),
    .I2(ff_imem_13472_REDUCAREG_G) 
);
defparam ff_q_4_s3.INIT=8'h35;
  LUT3 ff_q_3_s3 (
    .F(ff_q_3_8),
    .I0(n26_1),
    .I1(ff_imem_13371_DIAREG_G[3]),
    .I2(ff_imem_13472_REDUCAREG_G) 
);
defparam ff_q_3_s3.INIT=8'h35;
  LUT3 ff_q_2_s3 (
    .F(ff_q_2_8),
    .I0(n27_1),
    .I1(ff_imem_13371_DIAREG_G[2]),
    .I2(ff_imem_13472_REDUCAREG_G) 
);
defparam ff_q_2_s3.INIT=8'h35;
  LUT3 ff_q_1_s3 (
    .F(ff_q_1_8),
    .I0(n28_1),
    .I1(ff_imem_13371_DIAREG_G[1]),
    .I2(ff_imem_13472_REDUCAREG_G) 
);
defparam ff_q_1_s3.INIT=8'h35;
  LUT3 ff_q_0_s3 (
    .F(ff_q_0_8),
    .I0(n29_1),
    .I1(ff_imem_13371_DIAREG_G[0]),
    .I2(ff_imem_13472_REDUCAREG_G) 
);
defparam ff_q_0_s3.INIT=8'h35;
  LUT3 ff_q_23_s3 (
    .F(ff_q_23_8),
    .I0(n6_2),
    .I1(ff_imem_13371_DIAREG_G[23]),
    .I2(ff_imem_13472_REDUCAREG_G) 
);
defparam ff_q_23_s3.INIT=8'h35;
  LUT4 ff_imem_n29_DOAL_G_0_s11 (
    .F(ff_imem_n29_DOAL_G_0_13),
    .I0(ff_address_odd[0]),
    .I1(n98),
    .I2(ff_we_odd),
    .I3(ff_imem_n29_DOAL_G_0_17) 
);
defparam ff_imem_n29_DOAL_G_0_s11.INIT=16'h9000;
  LUT4 ff_imem_n29_DOAL_G_0_s12 (
    .F(ff_imem_n29_DOAL_G_0_14),
    .I0(ff_address_odd[7]),
    .I1(n91),
    .I2(ff_address_odd[9]),
    .I3(n89) 
);
defparam ff_imem_n29_DOAL_G_0_s12.INIT=16'hB00B;
  LUT4 ff_imem_n29_DOAL_G_0_s13 (
    .F(ff_imem_n29_DOAL_G_0_15),
    .I0(ff_address_odd[1]),
    .I1(n97),
    .I2(ff_address_odd[8]),
    .I3(n90) 
);
defparam ff_imem_n29_DOAL_G_0_s13.INIT=16'h9009;
  LUT3 ff_imem_n29_DOAL_G_0_s14 (
    .F(ff_imem_n29_DOAL_G_0_16),
    .I0(ff_address_odd[4]),
    .I1(n94),
    .I2(ff_imem_n29_DOAL_G_0_18) 
);
defparam ff_imem_n29_DOAL_G_0_s14.INIT=8'h90;
  LUT4 ff_imem_n29_DOAL_G_0_s15 (
    .F(ff_imem_n29_DOAL_G_0_17),
    .I0(ff_imem_n29_DOAL_G_0_19),
    .I1(n95),
    .I2(ff_address_odd[3]),
    .I3(ff_imem_n29_DOAL_G_0_20) 
);
defparam ff_imem_n29_DOAL_G_0_s15.INIT=16'h0041;
  LUT4 ff_imem_n29_DOAL_G_0_s16 (
    .F(ff_imem_n29_DOAL_G_0_18),
    .I0(ff_address_odd[5]),
    .I1(n93),
    .I2(ff_address_odd[6]),
    .I3(n92) 
);
defparam ff_imem_n29_DOAL_G_0_s16.INIT=16'h9009;
  LUT2 ff_imem_n29_DOAL_G_0_s17 (
    .F(ff_imem_n29_DOAL_G_0_19),
    .I0(n91),
    .I1(ff_address_odd[7]) 
);
defparam ff_imem_n29_DOAL_G_0_s17.INIT=4'h4;
  LUT2 ff_imem_n29_DOAL_G_0_s18 (
    .F(ff_imem_n29_DOAL_G_0_20),
    .I0(ff_address_odd[2]),
    .I1(n96) 
);
defparam ff_imem_n29_DOAL_G_0_s18.INIT=4'h6;
  DFF ff_q_out_23_s0 (
    .Q(out_o[23]),
    .D(ff_q[23]),
    .CLK(clk85m) 
);
  DFF ff_q_out_22_s0 (
    .Q(out_o[22]),
    .D(ff_q[22]),
    .CLK(clk85m) 
);
  DFF ff_q_out_21_s0 (
    .Q(out_o[21]),
    .D(ff_q[21]),
    .CLK(clk85m) 
);
  DFF ff_q_out_20_s0 (
    .Q(out_o[20]),
    .D(ff_q[20]),
    .CLK(clk85m) 
);
  DFF ff_q_out_19_s0 (
    .Q(out_o[19]),
    .D(ff_q[19]),
    .CLK(clk85m) 
);
  DFF ff_q_out_18_s0 (
    .Q(out_o[18]),
    .D(ff_q[18]),
    .CLK(clk85m) 
);
  DFF ff_q_out_17_s0 (
    .Q(out_o[17]),
    .D(ff_q[17]),
    .CLK(clk85m) 
);
  DFF ff_q_out_16_s0 (
    .Q(out_o[16]),
    .D(ff_q[16]),
    .CLK(clk85m) 
);
  DFF ff_q_out_15_s0 (
    .Q(out_o[15]),
    .D(ff_q[15]),
    .CLK(clk85m) 
);
  DFF ff_q_out_14_s0 (
    .Q(out_o[14]),
    .D(ff_q[14]),
    .CLK(clk85m) 
);
  DFF ff_q_out_13_s0 (
    .Q(out_o[13]),
    .D(ff_q[13]),
    .CLK(clk85m) 
);
  DFF ff_q_out_12_s0 (
    .Q(out_o[12]),
    .D(ff_q[12]),
    .CLK(clk85m) 
);
  DFF ff_q_out_11_s0 (
    .Q(out_o[11]),
    .D(ff_q[11]),
    .CLK(clk85m) 
);
  DFF ff_q_out_10_s0 (
    .Q(out_o[10]),
    .D(ff_q[10]),
    .CLK(clk85m) 
);
  DFF ff_q_out_9_s0 (
    .Q(out_o[9]),
    .D(ff_q[9]),
    .CLK(clk85m) 
);
  DFF ff_q_out_8_s0 (
    .Q(out_o[8]),
    .D(ff_q[8]),
    .CLK(clk85m) 
);
  DFF ff_q_out_7_s0 (
    .Q(out_o[7]),
    .D(ff_q[7]),
    .CLK(clk85m) 
);
  DFF ff_q_out_6_s0 (
    .Q(out_o[6]),
    .D(ff_q[6]),
    .CLK(clk85m) 
);
  DFF ff_q_out_5_s0 (
    .Q(out_o[5]),
    .D(ff_q[5]),
    .CLK(clk85m) 
);
  DFF ff_q_out_4_s0 (
    .Q(out_o[4]),
    .D(ff_q[4]),
    .CLK(clk85m) 
);
  DFF ff_q_out_3_s0 (
    .Q(out_o[3]),
    .D(ff_q[3]),
    .CLK(clk85m) 
);
  DFF ff_q_out_2_s0 (
    .Q(out_o[2]),
    .D(ff_q[2]),
    .CLK(clk85m) 
);
  DFF ff_q_out_1_s0 (
    .Q(out_o[1]),
    .D(ff_q[1]),
    .CLK(clk85m) 
);
  DFF ff_q_out_0_s0 (
    .Q(out_o[0]),
    .D(ff_q[0]),
    .CLK(clk85m) 
);
  DFF ff_imem_13472_REDUCAREG_G_s (
    .Q(ff_imem_13472_REDUCAREG_G),
    .D(ff_imem_n29_DOAL_G_0_12),
    .CLK(clk85m) 
);
  DFFR ff_q_22_s1 (
    .Q(ff_q[22]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_22_8) 
);
  DFFR ff_q_21_s1 (
    .Q(ff_q[21]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_21_8) 
);
  DFFR ff_q_20_s1 (
    .Q(ff_q[20]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_20_8) 
);
  DFFR ff_q_19_s1 (
    .Q(ff_q[19]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_19_8) 
);
  DFFR ff_q_18_s1 (
    .Q(ff_q[18]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_18_8) 
);
  DFFR ff_q_17_s1 (
    .Q(ff_q[17]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_17_8) 
);
  DFFR ff_q_16_s1 (
    .Q(ff_q[16]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_16_8) 
);
  DFFR ff_q_15_s1 (
    .Q(ff_q[15]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_15_8) 
);
  DFFR ff_q_14_s1 (
    .Q(ff_q[14]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_14_8) 
);
  DFFR ff_q_13_s1 (
    .Q(ff_q[13]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_13_8) 
);
  DFFR ff_q_12_s1 (
    .Q(ff_q[12]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_12_8) 
);
  DFFR ff_q_11_s1 (
    .Q(ff_q[11]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_11_8) 
);
  DFFR ff_q_10_s1 (
    .Q(ff_q[10]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_10_8) 
);
  DFFR ff_q_9_s1 (
    .Q(ff_q[9]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_9_8) 
);
  DFFR ff_q_8_s1 (
    .Q(ff_q[8]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_8_8) 
);
  DFFR ff_q_7_s1 (
    .Q(ff_q[7]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_7_8) 
);
  DFFR ff_q_6_s1 (
    .Q(ff_q[6]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_6_8) 
);
  DFFR ff_q_5_s1 (
    .Q(ff_q[5]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_5_8) 
);
  DFFR ff_q_4_s1 (
    .Q(ff_q[4]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_4_8) 
);
  DFFR ff_q_3_s1 (
    .Q(ff_q[3]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_3_8) 
);
  DFFR ff_q_2_s1 (
    .Q(ff_q[2]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_2_8) 
);
  DFFR ff_q_1_s1 (
    .Q(ff_q[1]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_1_8) 
);
  DFFR ff_q_0_s1 (
    .Q(ff_q[0]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_0_8) 
);
  DFFR ff_q_23_s1 (
    .Q(ff_q[23]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_23_8) 
);
  SDPB ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],n14_1,n15_1,n16_1,n17_1,n18_1,n19_1,n20_1,n21_1,n22_1,n23_1,n24_1,n25_1,n26_1,n27_1,n28_1,n29_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[15:0]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_odd[9:0],GND,GND,VCC,VCC}),
    .ADB({n89,n90,n91,n92,n93,n94,n95,n96,n97,n98,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_odd),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_1=3'b000;
  SDPB ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],n6_2,n7_1,n8_1,n9_1,n10_1,n11_1,n12_1,n13_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[23:16]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_odd[9:0],GND,GND,VCC,VCC}),
    .ADB({n89,n90,n91,n92,n93,n94,n95,n96,n97,n98,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_odd),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_1=3'b000;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_ram_line_buffer_0 */
module vdp_video_double_buffer (
  clk85m,
  ff_active,
  w_upscan_r,
  w_upscan_g,
  w_upscan_b,
  w_v_count,
  w_h_count,
  ff_x_position_r,
  n77_6,
  w_pixel_r,
  w_pixel_g,
  w_pixel_b
)
;
input clk85m;
input ff_active;
input [7:0] w_upscan_r;
input [7:0] w_upscan_g;
input [7:0] w_upscan_b;
input [0:0] w_v_count;
input [11:2] w_h_count;
input [9:0] ff_x_position_r;
output n77_6;
output [7:0] w_pixel_r;
output [7:0] w_pixel_g;
output [7:0] w_pixel_b;
wire n78;
wire n79;
wire n80;
wire n81;
wire n82;
wire n83;
wire n84;
wire n85;
wire n86;
wire n87;
wire n89;
wire n90;
wire n91;
wire n92;
wire n93;
wire n94;
wire n95;
wire n96;
wire n97;
wire n98;
wire n147_3;
wire n148_3;
wire n149_3;
wire n150_3;
wire n151_3;
wire n152_3;
wire n153_3;
wire n154_3;
wire n155_3;
wire n156_3;
wire n157_3;
wire n158_3;
wire n159_3;
wire n160_3;
wire n161_3;
wire n162_3;
wire n163_3;
wire n164_3;
wire n165_3;
wire n166_3;
wire n167_3;
wire n168_3;
wire n169_3;
wire n170_3;
wire ff_we_even;
wire ff_we_odd;
wire ff_re;
wire [23:0] ff_d;
wire [9:0] ff_address_even;
wire [9:0] ff_address_odd;
wire [23:0] out_e;
wire [23:0] ff_imem_13371_DIAREG_G;
wire [23:0] out_o;
wire VCC;
wire GND;
  LUT3 n78_s1 (
    .F(n78),
    .I0(w_h_count[11]),
    .I1(ff_x_position_r[9]),
    .I2(w_v_count[0]) 
);
defparam n78_s1.INIT=8'hCA;
  LUT3 n79_s1 (
    .F(n79),
    .I0(w_h_count[10]),
    .I1(ff_x_position_r[8]),
    .I2(w_v_count[0]) 
);
defparam n79_s1.INIT=8'hCA;
  LUT3 n80_s1 (
    .F(n80),
    .I0(w_h_count[9]),
    .I1(ff_x_position_r[7]),
    .I2(w_v_count[0]) 
);
defparam n80_s1.INIT=8'hCA;
  LUT3 n81_s1 (
    .F(n81),
    .I0(w_h_count[8]),
    .I1(ff_x_position_r[6]),
    .I2(w_v_count[0]) 
);
defparam n81_s1.INIT=8'hCA;
  LUT3 n82_s1 (
    .F(n82),
    .I0(w_h_count[7]),
    .I1(ff_x_position_r[5]),
    .I2(w_v_count[0]) 
);
defparam n82_s1.INIT=8'hCA;
  LUT3 n83_s1 (
    .F(n83),
    .I0(w_h_count[6]),
    .I1(ff_x_position_r[4]),
    .I2(w_v_count[0]) 
);
defparam n83_s1.INIT=8'hCA;
  LUT3 n84_s1 (
    .F(n84),
    .I0(w_h_count[5]),
    .I1(ff_x_position_r[3]),
    .I2(w_v_count[0]) 
);
defparam n84_s1.INIT=8'hCA;
  LUT3 n85_s1 (
    .F(n85),
    .I0(w_h_count[4]),
    .I1(ff_x_position_r[2]),
    .I2(w_v_count[0]) 
);
defparam n85_s1.INIT=8'hCA;
  LUT3 n86_s1 (
    .F(n86),
    .I0(w_h_count[3]),
    .I1(ff_x_position_r[1]),
    .I2(w_v_count[0]) 
);
defparam n86_s1.INIT=8'hCA;
  LUT3 n87_s1 (
    .F(n87),
    .I0(w_h_count[2]),
    .I1(ff_x_position_r[0]),
    .I2(w_v_count[0]) 
);
defparam n87_s1.INIT=8'hCA;
  LUT3 n89_s1 (
    .F(n89),
    .I0(ff_x_position_r[9]),
    .I1(w_h_count[11]),
    .I2(w_v_count[0]) 
);
defparam n89_s1.INIT=8'hCA;
  LUT3 n90_s1 (
    .F(n90),
    .I0(ff_x_position_r[8]),
    .I1(w_h_count[10]),
    .I2(w_v_count[0]) 
);
defparam n90_s1.INIT=8'hCA;
  LUT3 n91_s1 (
    .F(n91),
    .I0(ff_x_position_r[7]),
    .I1(w_h_count[9]),
    .I2(w_v_count[0]) 
);
defparam n91_s1.INIT=8'hCA;
  LUT3 n92_s1 (
    .F(n92),
    .I0(ff_x_position_r[6]),
    .I1(w_h_count[8]),
    .I2(w_v_count[0]) 
);
defparam n92_s1.INIT=8'hCA;
  LUT3 n93_s1 (
    .F(n93),
    .I0(ff_x_position_r[5]),
    .I1(w_h_count[7]),
    .I2(w_v_count[0]) 
);
defparam n93_s1.INIT=8'hCA;
  LUT3 n94_s1 (
    .F(n94),
    .I0(ff_x_position_r[4]),
    .I1(w_h_count[6]),
    .I2(w_v_count[0]) 
);
defparam n94_s1.INIT=8'hCA;
  LUT3 n95_s1 (
    .F(n95),
    .I0(ff_x_position_r[3]),
    .I1(w_h_count[5]),
    .I2(w_v_count[0]) 
);
defparam n95_s1.INIT=8'hCA;
  LUT3 n96_s1 (
    .F(n96),
    .I0(ff_x_position_r[2]),
    .I1(w_h_count[4]),
    .I2(w_v_count[0]) 
);
defparam n96_s1.INIT=8'hCA;
  LUT3 n97_s1 (
    .F(n97),
    .I0(ff_x_position_r[1]),
    .I1(w_h_count[3]),
    .I2(w_v_count[0]) 
);
defparam n97_s1.INIT=8'hCA;
  LUT3 n98_s1 (
    .F(n98),
    .I0(ff_x_position_r[0]),
    .I1(w_h_count[2]),
    .I2(w_v_count[0]) 
);
defparam n98_s1.INIT=8'hCA;
  LUT3 n147_s0 (
    .F(n147_3),
    .I0(out_o[23]),
    .I1(out_e[23]),
    .I2(w_v_count[0]) 
);
defparam n147_s0.INIT=8'hCA;
  LUT3 n148_s0 (
    .F(n148_3),
    .I0(out_o[22]),
    .I1(out_e[22]),
    .I2(w_v_count[0]) 
);
defparam n148_s0.INIT=8'hCA;
  LUT3 n149_s0 (
    .F(n149_3),
    .I0(out_o[21]),
    .I1(out_e[21]),
    .I2(w_v_count[0]) 
);
defparam n149_s0.INIT=8'hCA;
  LUT3 n150_s0 (
    .F(n150_3),
    .I0(out_o[20]),
    .I1(out_e[20]),
    .I2(w_v_count[0]) 
);
defparam n150_s0.INIT=8'hCA;
  LUT3 n151_s0 (
    .F(n151_3),
    .I0(out_o[19]),
    .I1(out_e[19]),
    .I2(w_v_count[0]) 
);
defparam n151_s0.INIT=8'hCA;
  LUT3 n152_s0 (
    .F(n152_3),
    .I0(out_o[18]),
    .I1(out_e[18]),
    .I2(w_v_count[0]) 
);
defparam n152_s0.INIT=8'hCA;
  LUT3 n153_s0 (
    .F(n153_3),
    .I0(out_o[17]),
    .I1(out_e[17]),
    .I2(w_v_count[0]) 
);
defparam n153_s0.INIT=8'hCA;
  LUT3 n154_s0 (
    .F(n154_3),
    .I0(out_o[16]),
    .I1(out_e[16]),
    .I2(w_v_count[0]) 
);
defparam n154_s0.INIT=8'hCA;
  LUT3 n155_s0 (
    .F(n155_3),
    .I0(out_o[15]),
    .I1(out_e[15]),
    .I2(w_v_count[0]) 
);
defparam n155_s0.INIT=8'hCA;
  LUT3 n156_s0 (
    .F(n156_3),
    .I0(out_o[14]),
    .I1(out_e[14]),
    .I2(w_v_count[0]) 
);
defparam n156_s0.INIT=8'hCA;
  LUT3 n157_s0 (
    .F(n157_3),
    .I0(out_o[13]),
    .I1(out_e[13]),
    .I2(w_v_count[0]) 
);
defparam n157_s0.INIT=8'hCA;
  LUT3 n158_s0 (
    .F(n158_3),
    .I0(out_o[12]),
    .I1(out_e[12]),
    .I2(w_v_count[0]) 
);
defparam n158_s0.INIT=8'hCA;
  LUT3 n159_s0 (
    .F(n159_3),
    .I0(out_o[11]),
    .I1(out_e[11]),
    .I2(w_v_count[0]) 
);
defparam n159_s0.INIT=8'hCA;
  LUT3 n160_s0 (
    .F(n160_3),
    .I0(out_o[10]),
    .I1(out_e[10]),
    .I2(w_v_count[0]) 
);
defparam n160_s0.INIT=8'hCA;
  LUT3 n161_s0 (
    .F(n161_3),
    .I0(out_o[9]),
    .I1(out_e[9]),
    .I2(w_v_count[0]) 
);
defparam n161_s0.INIT=8'hCA;
  LUT3 n162_s0 (
    .F(n162_3),
    .I0(out_o[8]),
    .I1(out_e[8]),
    .I2(w_v_count[0]) 
);
defparam n162_s0.INIT=8'hCA;
  LUT3 n163_s0 (
    .F(n163_3),
    .I0(out_o[7]),
    .I1(out_e[7]),
    .I2(w_v_count[0]) 
);
defparam n163_s0.INIT=8'hCA;
  LUT3 n164_s0 (
    .F(n164_3),
    .I0(out_o[6]),
    .I1(out_e[6]),
    .I2(w_v_count[0]) 
);
defparam n164_s0.INIT=8'hCA;
  LUT3 n165_s0 (
    .F(n165_3),
    .I0(out_o[5]),
    .I1(out_e[5]),
    .I2(w_v_count[0]) 
);
defparam n165_s0.INIT=8'hCA;
  LUT3 n166_s0 (
    .F(n166_3),
    .I0(out_o[4]),
    .I1(out_e[4]),
    .I2(w_v_count[0]) 
);
defparam n166_s0.INIT=8'hCA;
  LUT3 n167_s0 (
    .F(n167_3),
    .I0(out_o[3]),
    .I1(out_e[3]),
    .I2(w_v_count[0]) 
);
defparam n167_s0.INIT=8'hCA;
  LUT3 n168_s0 (
    .F(n168_3),
    .I0(out_o[2]),
    .I1(out_e[2]),
    .I2(w_v_count[0]) 
);
defparam n168_s0.INIT=8'hCA;
  LUT3 n169_s0 (
    .F(n169_3),
    .I0(out_o[1]),
    .I1(out_e[1]),
    .I2(w_v_count[0]) 
);
defparam n169_s0.INIT=8'hCA;
  LUT3 n170_s0 (
    .F(n170_3),
    .I0(out_o[0]),
    .I1(out_e[0]),
    .I2(w_v_count[0]) 
);
defparam n170_s0.INIT=8'hCA;
  DFF ff_d_23_s0 (
    .Q(ff_d[23]),
    .D(w_upscan_r[7]),
    .CLK(clk85m) 
);
  DFF ff_d_22_s0 (
    .Q(ff_d[22]),
    .D(w_upscan_r[6]),
    .CLK(clk85m) 
);
  DFF ff_d_21_s0 (
    .Q(ff_d[21]),
    .D(w_upscan_r[5]),
    .CLK(clk85m) 
);
  DFF ff_d_20_s0 (
    .Q(ff_d[20]),
    .D(w_upscan_r[4]),
    .CLK(clk85m) 
);
  DFF ff_d_19_s0 (
    .Q(ff_d[19]),
    .D(w_upscan_r[3]),
    .CLK(clk85m) 
);
  DFF ff_d_18_s0 (
    .Q(ff_d[18]),
    .D(w_upscan_r[2]),
    .CLK(clk85m) 
);
  DFF ff_d_17_s0 (
    .Q(ff_d[17]),
    .D(w_upscan_r[1]),
    .CLK(clk85m) 
);
  DFF ff_d_16_s0 (
    .Q(ff_d[16]),
    .D(w_upscan_r[0]),
    .CLK(clk85m) 
);
  DFF ff_d_15_s0 (
    .Q(ff_d[15]),
    .D(w_upscan_g[7]),
    .CLK(clk85m) 
);
  DFF ff_d_14_s0 (
    .Q(ff_d[14]),
    .D(w_upscan_g[6]),
    .CLK(clk85m) 
);
  DFF ff_d_13_s0 (
    .Q(ff_d[13]),
    .D(w_upscan_g[5]),
    .CLK(clk85m) 
);
  DFF ff_d_12_s0 (
    .Q(ff_d[12]),
    .D(w_upscan_g[4]),
    .CLK(clk85m) 
);
  DFF ff_d_11_s0 (
    .Q(ff_d[11]),
    .D(w_upscan_g[3]),
    .CLK(clk85m) 
);
  DFF ff_d_10_s0 (
    .Q(ff_d[10]),
    .D(w_upscan_g[2]),
    .CLK(clk85m) 
);
  DFF ff_d_9_s0 (
    .Q(ff_d[9]),
    .D(w_upscan_g[1]),
    .CLK(clk85m) 
);
  DFF ff_d_8_s0 (
    .Q(ff_d[8]),
    .D(w_upscan_g[0]),
    .CLK(clk85m) 
);
  DFF ff_d_7_s0 (
    .Q(ff_d[7]),
    .D(w_upscan_b[7]),
    .CLK(clk85m) 
);
  DFF ff_d_6_s0 (
    .Q(ff_d[6]),
    .D(w_upscan_b[6]),
    .CLK(clk85m) 
);
  DFF ff_d_5_s0 (
    .Q(ff_d[5]),
    .D(w_upscan_b[5]),
    .CLK(clk85m) 
);
  DFF ff_d_4_s0 (
    .Q(ff_d[4]),
    .D(w_upscan_b[4]),
    .CLK(clk85m) 
);
  DFF ff_d_3_s0 (
    .Q(ff_d[3]),
    .D(w_upscan_b[3]),
    .CLK(clk85m) 
);
  DFF ff_d_2_s0 (
    .Q(ff_d[2]),
    .D(w_upscan_b[2]),
    .CLK(clk85m) 
);
  DFF ff_d_1_s0 (
    .Q(ff_d[1]),
    .D(w_upscan_b[1]),
    .CLK(clk85m) 
);
  DFF ff_d_0_s0 (
    .Q(ff_d[0]),
    .D(w_upscan_b[0]),
    .CLK(clk85m) 
);
  DFF ff_we_even_s0 (
    .Q(ff_we_even),
    .D(n77_6),
    .CLK(clk85m) 
);
  DFF ff_address_even_9_s0 (
    .Q(ff_address_even[9]),
    .D(n78),
    .CLK(clk85m) 
);
  DFF ff_address_even_8_s0 (
    .Q(ff_address_even[8]),
    .D(n79),
    .CLK(clk85m) 
);
  DFF ff_address_even_7_s0 (
    .Q(ff_address_even[7]),
    .D(n80),
    .CLK(clk85m) 
);
  DFF ff_address_even_6_s0 (
    .Q(ff_address_even[6]),
    .D(n81),
    .CLK(clk85m) 
);
  DFF ff_address_even_5_s0 (
    .Q(ff_address_even[5]),
    .D(n82),
    .CLK(clk85m) 
);
  DFF ff_address_even_4_s0 (
    .Q(ff_address_even[4]),
    .D(n83),
    .CLK(clk85m) 
);
  DFF ff_address_even_3_s0 (
    .Q(ff_address_even[3]),
    .D(n84),
    .CLK(clk85m) 
);
  DFF ff_address_even_2_s0 (
    .Q(ff_address_even[2]),
    .D(n85),
    .CLK(clk85m) 
);
  DFF ff_address_even_1_s0 (
    .Q(ff_address_even[1]),
    .D(n86),
    .CLK(clk85m) 
);
  DFF ff_address_even_0_s0 (
    .Q(ff_address_even[0]),
    .D(n87),
    .CLK(clk85m) 
);
  DFF ff_we_odd_s0 (
    .Q(ff_we_odd),
    .D(w_v_count[0]),
    .CLK(clk85m) 
);
  DFF ff_address_odd_9_s0 (
    .Q(ff_address_odd[9]),
    .D(n89),
    .CLK(clk85m) 
);
  DFF ff_address_odd_8_s0 (
    .Q(ff_address_odd[8]),
    .D(n90),
    .CLK(clk85m) 
);
  DFF ff_address_odd_7_s0 (
    .Q(ff_address_odd[7]),
    .D(n91),
    .CLK(clk85m) 
);
  DFF ff_address_odd_6_s0 (
    .Q(ff_address_odd[6]),
    .D(n92),
    .CLK(clk85m) 
);
  DFF ff_address_odd_5_s0 (
    .Q(ff_address_odd[5]),
    .D(n93),
    .CLK(clk85m) 
);
  DFF ff_address_odd_4_s0 (
    .Q(ff_address_odd[4]),
    .D(n94),
    .CLK(clk85m) 
);
  DFF ff_address_odd_3_s0 (
    .Q(ff_address_odd[3]),
    .D(n95),
    .CLK(clk85m) 
);
  DFF ff_address_odd_2_s0 (
    .Q(ff_address_odd[2]),
    .D(n96),
    .CLK(clk85m) 
);
  DFF ff_address_odd_1_s0 (
    .Q(ff_address_odd[1]),
    .D(n97),
    .CLK(clk85m) 
);
  DFF ff_address_odd_0_s0 (
    .Q(ff_address_odd[0]),
    .D(n98),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_7_s0 (
    .Q(w_pixel_r[7]),
    .D(n147_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_6_s0 (
    .Q(w_pixel_r[6]),
    .D(n148_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_5_s0 (
    .Q(w_pixel_r[5]),
    .D(n149_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_4_s0 (
    .Q(w_pixel_r[4]),
    .D(n150_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_3_s0 (
    .Q(w_pixel_r[3]),
    .D(n151_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_2_s0 (
    .Q(w_pixel_r[2]),
    .D(n152_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_1_s0 (
    .Q(w_pixel_r[1]),
    .D(n153_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_0_s0 (
    .Q(w_pixel_r[0]),
    .D(n154_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_7_s0 (
    .Q(w_pixel_g[7]),
    .D(n155_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_6_s0 (
    .Q(w_pixel_g[6]),
    .D(n156_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_5_s0 (
    .Q(w_pixel_g[5]),
    .D(n157_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_4_s0 (
    .Q(w_pixel_g[4]),
    .D(n158_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_3_s0 (
    .Q(w_pixel_g[3]),
    .D(n159_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_2_s0 (
    .Q(w_pixel_g[2]),
    .D(n160_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_1_s0 (
    .Q(w_pixel_g[1]),
    .D(n161_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_0_s0 (
    .Q(w_pixel_g[0]),
    .D(n162_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_7_s0 (
    .Q(w_pixel_b[7]),
    .D(n163_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_6_s0 (
    .Q(w_pixel_b[6]),
    .D(n164_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_5_s0 (
    .Q(w_pixel_b[5]),
    .D(n165_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_4_s0 (
    .Q(w_pixel_b[4]),
    .D(n166_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_3_s0 (
    .Q(w_pixel_b[3]),
    .D(n167_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_2_s0 (
    .Q(w_pixel_b[2]),
    .D(n168_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_1_s0 (
    .Q(w_pixel_b[1]),
    .D(n169_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_0_s0 (
    .Q(w_pixel_b[0]),
    .D(n170_3),
    .CLK(clk85m) 
);
  DFF ff_re_s0 (
    .Q(ff_re),
    .D(ff_active),
    .CLK(clk85m) 
);
  INV n77_s2 (
    .O(n77_6),
    .I(w_v_count[0]) 
);
  vdp_video_ram_line_buffer u_buf_even (
    .clk85m(clk85m),
    .n87(n87),
    .n86(n86),
    .n85(n85),
    .n84(n84),
    .n83(n83),
    .n82(n82),
    .n81(n81),
    .n80(n80),
    .n79(n79),
    .n78(n78),
    .ff_we_even(ff_we_even),
    .ff_re(ff_re),
    .ff_d(ff_d[23:0]),
    .ff_address_even(ff_address_even[9:0]),
    .out_e(out_e[23:0]),
    .ff_imem_13371_DIAREG_G(ff_imem_13371_DIAREG_G[23:0])
);
  vdp_video_ram_line_buffer_0 u_buf_odd (
    .clk85m(clk85m),
    .n98(n98),
    .n97(n97),
    .n96(n96),
    .n95(n95),
    .n94(n94),
    .n93(n93),
    .n92(n92),
    .n91(n91),
    .n90(n90),
    .n89(n89),
    .ff_we_odd(ff_we_odd),
    .ff_re(ff_re),
    .ff_d(ff_d[23:0]),
    .ff_address_odd(ff_address_odd[9:0]),
    .ff_imem_13371_DIAREG_G(ff_imem_13371_DIAREG_G[23:0]),
    .out_o(out_o[23:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_double_buffer */
module vdp_video_out_bilinear (
  clk85m,
  w_h_count,
  ff_coeff1,
  w_pixel_r,
  ff_tap0_r,
  ff_tap1_delay,
  w_bilinear_r
)
;
input clk85m;
input [0:0] w_h_count;
input [7:0] ff_coeff1;
input [7:0] w_pixel_r;
input [7:0] ff_tap0_r;
input [7:0] ff_tap1_delay;
output [7:0] w_bilinear_r;
wire n104_4;
wire n103_7;
wire n102_7;
wire n101_7;
wire n100_7;
wire n99_7;
wire n98_7;
wire n97_7;
wire n96_7;
wire n51_7;
wire w_add_1_2;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_2;
wire w_add_10_0_COUT;
wire [10:0] ff_mul;
wire [7:0] w_sub;
wire [10:1] w_add;
wire [6:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT3 n104_s1 (
    .F(n104_4),
    .I0(w_add[10]),
    .I1(w_add[9]),
    .I2(w_h_count[0]) 
);
defparam n104_s1.INIT=8'h40;
  LUT2 n103_s2 (
    .F(n103_7),
    .I0(w_add[10]),
    .I1(w_add[1]) 
);
defparam n103_s2.INIT=4'h4;
  LUT2 n102_s2 (
    .F(n102_7),
    .I0(w_add[10]),
    .I1(w_add[2]) 
);
defparam n102_s2.INIT=4'h4;
  LUT2 n101_s2 (
    .F(n101_7),
    .I0(w_add[10]),
    .I1(w_add[3]) 
);
defparam n101_s2.INIT=4'h4;
  LUT2 n100_s2 (
    .F(n100_7),
    .I0(w_add[10]),
    .I1(w_add[4]) 
);
defparam n100_s2.INIT=4'h4;
  LUT2 n99_s2 (
    .F(n99_7),
    .I0(w_add[10]),
    .I1(w_add[5]) 
);
defparam n99_s2.INIT=4'h4;
  LUT2 n98_s2 (
    .F(n98_7),
    .I0(w_add[10]),
    .I1(w_add[6]) 
);
defparam n98_s2.INIT=4'h4;
  LUT2 n97_s2 (
    .F(n97_7),
    .I0(w_add[10]),
    .I1(w_add[7]) 
);
defparam n97_s2.INIT=4'h4;
  LUT2 n96_s2 (
    .F(n96_7),
    .I0(w_add[10]),
    .I1(w_add[8]) 
);
defparam n96_s2.INIT=4'h4;
  DFFSE ff_out_7_s0 (
    .Q(w_bilinear_r[7]),
    .D(n96_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_6_s0 (
    .Q(w_bilinear_r[6]),
    .D(n97_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_5_s0 (
    .Q(w_bilinear_r[5]),
    .D(n98_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_4_s0 (
    .Q(w_bilinear_r[4]),
    .D(n99_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_3_s0 (
    .Q(w_bilinear_r[3]),
    .D(n100_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_2_s0 (
    .Q(w_bilinear_r[2]),
    .D(n101_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_1_s0 (
    .Q(w_bilinear_r[1]),
    .D(n102_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_0_s0 (
    .Q(w_bilinear_r[0]),
    .D(n103_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  MULT9X9 w_mul_17_s1 (
    .DOUT({ff_mul[10:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({w_sub[7:0],n51_7}),
    .B({GND,ff_coeff1[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_mul_17_s1.AREG=1'b0;
defparam w_mul_17_s1.ASIGN_REG=1'b0;
defparam w_mul_17_s1.BREG=1'b1;
defparam w_mul_17_s1.BSIGN_REG=1'b0;
defparam w_mul_17_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_17_s1.OUT_REG=1'b1;
defparam w_mul_17_s1.PIPE_REG=1'b0;
defparam w_mul_17_s1.SOA_REG=1'b0;
  PADD9 n51_s3 (
    .DOUT({w_sub[7:0],n51_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,w_pixel_r[7:0]}),
    .B({GND,ff_tap0_r[7:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam n51_s3.ADD_SUB=1'b1;
defparam n51_s3.AREG=1'b1;
defparam n51_s3.BREG=1'b1;
defparam n51_s3.BSEL_MODE=1'b0;
defparam n51_s3.PADD_RESET_MODE="SYNC";
defparam n51_s3.SOREG=1'b0;
  ALU w_add_1_s (
    .SUM(w_add[1]),
    .COUT(w_add_1_2),
    .I0(ff_mul[1]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(ff_mul[0]) 
);
defparam w_add_1_s.ALU_MODE=0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_1_2) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[6]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(ff_tap1_delay[7]),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_2),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  ALU w_add_10_s (
    .SUM(w_add[10]),
    .COUT(w_add_10_0_COUT),
    .I0(ff_mul[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_9_2) 
);
defparam w_add_10_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out_bilinear */
module vdp_video_out_bilinear_0 (
  clk85m,
  w_h_count,
  ff_coeff1,
  w_pixel_g,
  ff_tap0_g,
  ff_tap1_delay,
  w_bilinear_g
)
;
input clk85m;
input [0:0] w_h_count;
input [7:0] ff_coeff1;
input [7:0] w_pixel_g;
input [7:0] ff_tap0_g;
input [7:0] ff_tap1_delay;
output [7:0] w_bilinear_g;
wire n104_4;
wire n103_7;
wire n102_7;
wire n101_7;
wire n100_7;
wire n99_7;
wire n98_7;
wire n97_7;
wire n96_7;
wire n51_7;
wire w_add_1_2;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_2;
wire w_add_10_0_COUT;
wire [10:0] ff_mul;
wire [7:0] w_sub;
wire [10:1] w_add;
wire [6:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT3 n104_s1 (
    .F(n104_4),
    .I0(w_add[10]),
    .I1(w_add[9]),
    .I2(w_h_count[0]) 
);
defparam n104_s1.INIT=8'h40;
  LUT2 n103_s2 (
    .F(n103_7),
    .I0(w_add[10]),
    .I1(w_add[1]) 
);
defparam n103_s2.INIT=4'h4;
  LUT2 n102_s2 (
    .F(n102_7),
    .I0(w_add[10]),
    .I1(w_add[2]) 
);
defparam n102_s2.INIT=4'h4;
  LUT2 n101_s2 (
    .F(n101_7),
    .I0(w_add[10]),
    .I1(w_add[3]) 
);
defparam n101_s2.INIT=4'h4;
  LUT2 n100_s2 (
    .F(n100_7),
    .I0(w_add[10]),
    .I1(w_add[4]) 
);
defparam n100_s2.INIT=4'h4;
  LUT2 n99_s2 (
    .F(n99_7),
    .I0(w_add[10]),
    .I1(w_add[5]) 
);
defparam n99_s2.INIT=4'h4;
  LUT2 n98_s2 (
    .F(n98_7),
    .I0(w_add[10]),
    .I1(w_add[6]) 
);
defparam n98_s2.INIT=4'h4;
  LUT2 n97_s2 (
    .F(n97_7),
    .I0(w_add[10]),
    .I1(w_add[7]) 
);
defparam n97_s2.INIT=4'h4;
  LUT2 n96_s2 (
    .F(n96_7),
    .I0(w_add[10]),
    .I1(w_add[8]) 
);
defparam n96_s2.INIT=4'h4;
  DFFSE ff_out_7_s0 (
    .Q(w_bilinear_g[7]),
    .D(n96_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_6_s0 (
    .Q(w_bilinear_g[6]),
    .D(n97_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_5_s0 (
    .Q(w_bilinear_g[5]),
    .D(n98_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_4_s0 (
    .Q(w_bilinear_g[4]),
    .D(n99_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_3_s0 (
    .Q(w_bilinear_g[3]),
    .D(n100_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_2_s0 (
    .Q(w_bilinear_g[2]),
    .D(n101_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_1_s0 (
    .Q(w_bilinear_g[1]),
    .D(n102_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_0_s0 (
    .Q(w_bilinear_g[0]),
    .D(n103_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  MULT9X9 w_mul_17_s1 (
    .DOUT({ff_mul[10:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({w_sub[7:0],n51_7}),
    .B({GND,ff_coeff1[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_mul_17_s1.AREG=1'b0;
defparam w_mul_17_s1.ASIGN_REG=1'b0;
defparam w_mul_17_s1.BREG=1'b1;
defparam w_mul_17_s1.BSIGN_REG=1'b0;
defparam w_mul_17_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_17_s1.OUT_REG=1'b1;
defparam w_mul_17_s1.PIPE_REG=1'b0;
defparam w_mul_17_s1.SOA_REG=1'b0;
  PADD9 n51_s3 (
    .DOUT({w_sub[7:0],n51_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,w_pixel_g[7:0]}),
    .B({GND,ff_tap0_g[7:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam n51_s3.ADD_SUB=1'b1;
defparam n51_s3.AREG=1'b1;
defparam n51_s3.BREG=1'b1;
defparam n51_s3.BSEL_MODE=1'b0;
defparam n51_s3.PADD_RESET_MODE="SYNC";
defparam n51_s3.SOREG=1'b0;
  ALU w_add_1_s (
    .SUM(w_add[1]),
    .COUT(w_add_1_2),
    .I0(ff_mul[1]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(ff_mul[0]) 
);
defparam w_add_1_s.ALU_MODE=0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_1_2) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[6]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(ff_tap1_delay[7]),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_2),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  ALU w_add_10_s (
    .SUM(w_add[10]),
    .COUT(w_add_10_0_COUT),
    .I0(ff_mul[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_9_2) 
);
defparam w_add_10_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out_bilinear_0 */
module vdp_video_out_bilinear_1 (
  clk85m,
  w_h_count,
  ff_coeff1,
  w_pixel_b,
  ff_tap0_b,
  ff_tap1_delay,
  w_bilinear_b
)
;
input clk85m;
input [0:0] w_h_count;
input [7:0] ff_coeff1;
input [7:0] w_pixel_b;
input [7:0] ff_tap0_b;
input [7:0] ff_tap1_delay;
output [7:0] w_bilinear_b;
wire n104_4;
wire n103_7;
wire n102_7;
wire n101_7;
wire n100_7;
wire n99_7;
wire n98_7;
wire n97_7;
wire n96_7;
wire n51_7;
wire w_add_1_2;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_2;
wire w_add_10_0_COUT;
wire [10:0] ff_mul;
wire [7:0] w_sub;
wire [10:1] w_add;
wire [6:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT3 n104_s1 (
    .F(n104_4),
    .I0(w_add[10]),
    .I1(w_add[9]),
    .I2(w_h_count[0]) 
);
defparam n104_s1.INIT=8'h40;
  LUT2 n103_s2 (
    .F(n103_7),
    .I0(w_add[10]),
    .I1(w_add[1]) 
);
defparam n103_s2.INIT=4'h4;
  LUT2 n102_s2 (
    .F(n102_7),
    .I0(w_add[10]),
    .I1(w_add[2]) 
);
defparam n102_s2.INIT=4'h4;
  LUT2 n101_s2 (
    .F(n101_7),
    .I0(w_add[10]),
    .I1(w_add[3]) 
);
defparam n101_s2.INIT=4'h4;
  LUT2 n100_s2 (
    .F(n100_7),
    .I0(w_add[10]),
    .I1(w_add[4]) 
);
defparam n100_s2.INIT=4'h4;
  LUT2 n99_s2 (
    .F(n99_7),
    .I0(w_add[10]),
    .I1(w_add[5]) 
);
defparam n99_s2.INIT=4'h4;
  LUT2 n98_s2 (
    .F(n98_7),
    .I0(w_add[10]),
    .I1(w_add[6]) 
);
defparam n98_s2.INIT=4'h4;
  LUT2 n97_s2 (
    .F(n97_7),
    .I0(w_add[10]),
    .I1(w_add[7]) 
);
defparam n97_s2.INIT=4'h4;
  LUT2 n96_s2 (
    .F(n96_7),
    .I0(w_add[10]),
    .I1(w_add[8]) 
);
defparam n96_s2.INIT=4'h4;
  DFFSE ff_out_7_s0 (
    .Q(w_bilinear_b[7]),
    .D(n96_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_6_s0 (
    .Q(w_bilinear_b[6]),
    .D(n97_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_5_s0 (
    .Q(w_bilinear_b[5]),
    .D(n98_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_4_s0 (
    .Q(w_bilinear_b[4]),
    .D(n99_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_3_s0 (
    .Q(w_bilinear_b[3]),
    .D(n100_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_2_s0 (
    .Q(w_bilinear_b[2]),
    .D(n101_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_1_s0 (
    .Q(w_bilinear_b[1]),
    .D(n102_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_0_s0 (
    .Q(w_bilinear_b[0]),
    .D(n103_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  MULT9X9 w_mul_17_s1 (
    .DOUT({ff_mul[10:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({w_sub[7:0],n51_7}),
    .B({GND,ff_coeff1[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_mul_17_s1.AREG=1'b0;
defparam w_mul_17_s1.ASIGN_REG=1'b0;
defparam w_mul_17_s1.BREG=1'b1;
defparam w_mul_17_s1.BSIGN_REG=1'b0;
defparam w_mul_17_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_17_s1.OUT_REG=1'b1;
defparam w_mul_17_s1.PIPE_REG=1'b0;
defparam w_mul_17_s1.SOA_REG=1'b0;
  PADD9 n51_s3 (
    .DOUT({w_sub[7:0],n51_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,w_pixel_b[7:0]}),
    .B({GND,ff_tap0_b[7:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam n51_s3.ADD_SUB=1'b1;
defparam n51_s3.AREG=1'b1;
defparam n51_s3.BREG=1'b1;
defparam n51_s3.BSEL_MODE=1'b0;
defparam n51_s3.PADD_RESET_MODE="SYNC";
defparam n51_s3.SOREG=1'b0;
  ALU w_add_1_s (
    .SUM(w_add[1]),
    .COUT(w_add_1_2),
    .I0(ff_mul[1]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(ff_mul[0]) 
);
defparam w_add_1_s.ALU_MODE=0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_1_2) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[6]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(ff_tap1_delay[7]),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_2),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  ALU w_add_10_s (
    .SUM(w_add[10]),
    .COUT(w_add_10_0_COUT),
    .I0(ff_mul[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_9_2) 
);
defparam w_add_10_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out_bilinear_1 */
module vdp_video_out (
  clk85m,
  n36_6,
  w_h_count_end_13,
  w_h_count_end,
  w_h_count,
  w_v_count,
  w_upscan_r,
  w_upscan_g,
  w_upscan_b,
  w_video_vs,
  w_video_hs,
  w_video_de,
  ff_v_en_8,
  w_video_r,
  w_video_g,
  w_video_b
)
;
input clk85m;
input n36_6;
input w_h_count_end_13;
input w_h_count_end;
input [11:0] w_h_count;
input [9:0] w_v_count;
input [7:0] w_upscan_r;
input [7:0] w_upscan_g;
input [7:0] w_upscan_b;
output w_video_vs;
output w_video_hs;
output w_video_de;
output ff_v_en_8;
output [7:0] w_video_r;
output [7:0] w_video_g;
output [7:0] w_video_b;
wire n75_9;
wire w_gain_6_5;
wire ff_h_en_8;
wire ff_v_en_6;
wire ff_vs_5;
wire n217_7;
wire n215_7;
wire n164_7;
wire n161_7;
wire n160_7;
wire n158_7;
wire n62_7;
wire n75_10;
wire n75_11;
wire n103_7;
wire n103_8;
wire ff_h_en_9;
wire ff_h_en_10;
wire ff_h_en_11;
wire ff_v_en_7;
wire ff_vs_6;
wire ff_x_position_r_9_9;
wire ff_x_position_r_9_10;
wire n218_8;
wire n216_8;
wire n163_8;
wire n162_8;
wire n160_8;
wire n157_8;
wire n22_8;
wire n103_9;
wire ff_h_en_12;
wire ff_h_en_13;
wire ff_v_en_9;
wire n216_9;
wire n103_11;
wire n159_10;
wire n215_10;
wire ff_hs_8;
wire n22_10;
wire n41_9;
wire n157_10;
wire n159_12;
wire n162_10;
wire n163_10;
wire n165_9;
wire n216_11;
wire n218_10;
wire n219_10;
wire ff_active_10;
wire ff_numerator_7_10;
wire ff_numerator_3_9;
wire ff_v_en;
wire ff_h_en;
wire ff_active;
wire ff_tap1_b_0_5;
wire w_scanline_gain_0_2;
wire w_scanline_gain_0_3;
wire w_scanline_gain_1_2;
wire w_scanline_gain_1_3;
wire w_scanline_gain_2_2;
wire w_scanline_gain_2_3;
wire w_scanline_gain_3_2;
wire w_scanline_gain_3_3;
wire w_scanline_gain_4_2;
wire w_scanline_gain_4_3;
wire w_scanline_gain_5_2;
wire w_scanline_gain_5_3;
wire w_scanline_gain_6_2;
wire w_scanline_gain_6_3;
wire w_scanline_gain_7_2;
wire w_scanline_gain_8_6;
wire w_scanline_gain_0_5;
wire w_scanline_gain_1_5;
wire w_scanline_gain_2_5;
wire w_scanline_gain_3_5;
wire w_scanline_gain_4_5;
wire w_scanline_gain_5_5;
wire w_scanline_gain_6_5;
wire w_scanline_gain_7_5;
wire ff_tap1_b_0_18;
wire n77_6;
wire [7:0] ff_coeff1;
wire [7:0] ff_tap0_r;
wire [7:0] ff_tap0_g;
wire [7:0] ff_tap0_b;
wire [7:0] ff_gain;
wire [9:0] ff_x_position_r;
wire [7:4] ff_numerator;
wire [7:0] ff_tap1_delay;
wire [7:0] ff_tap1_delay_0;
wire [7:0] ff_tap1_delay_1;
wire [7:0] ff_display_r;
wire [7:0] ff_display_g;
wire [7:0] ff_display_b;
wire [7:0] ff_coeff;
wire [9:0] w_scanline_gain;
wire [7:0] w_pixel_r;
wire [7:0] w_pixel_g;
wire [7:0] w_pixel_b;
wire [7:0] w_bilinear_r;
wire [7:0] w_bilinear_g;
wire [7:0] w_bilinear_b;
wire [17:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [17:0] DOUT_0;
wire [8:0] SOA_0;
wire [8:0] SOB_0;
wire [17:0] DOUT_1;
wire [8:0] SOA_1;
wire [8:0] SOB_1;
wire [17:0] DOUT_2;
wire [8:0] SOA_2;
wire [8:0] SOB_2;
wire VCC;
wire GND;
  LUT3 n75_s6 (
    .F(n75_9),
    .I0(w_h_count_end_13),
    .I1(n75_10),
    .I2(n75_11) 
);
defparam n75_s6.INIT=8'h80;
  LUT2 w_video_de_s (
    .F(w_video_de),
    .I0(ff_h_en),
    .I1(ff_v_en) 
);
defparam w_video_de_s.INIT=4'h8;
  LUT2 w_gain_6_s2 (
    .F(w_gain_6_5),
    .I0(w_v_count[0]),
    .I1(w_h_count[0]) 
);
defparam w_gain_6_s2.INIT=4'h4;
  LUT3 ff_h_en_s3 (
    .F(ff_h_en_8),
    .I0(ff_h_en_9),
    .I1(ff_h_en_10),
    .I2(ff_h_en_11) 
);
defparam ff_h_en_s3.INIT=8'hE0;
  LUT4 ff_v_en_s2 (
    .F(ff_v_en_6),
    .I0(w_v_count[5]),
    .I1(w_v_count[9]),
    .I2(w_h_count_end),
    .I3(ff_v_en_7) 
);
defparam ff_v_en_s2.INIT=16'h6000;
  LUT3 ff_vs_s2 (
    .F(ff_vs_5),
    .I0(ff_vs_6),
    .I1(n103_7),
    .I2(w_h_count_end) 
);
defparam ff_vs_s2.INIT=8'h40;
  LUT4 n217_s2 (
    .F(n217_7),
    .I0(n218_8),
    .I1(ff_numerator[4]),
    .I2(ff_x_position_r_9_10),
    .I3(ff_numerator[5]) 
);
defparam n217_s2.INIT=16'h0B04;
  LUT4 n215_s2 (
    .F(n215_7),
    .I0(ff_numerator[6]),
    .I1(n215_10),
    .I2(ff_x_position_r_9_10),
    .I3(ff_numerator[7]) 
);
defparam n215_s2.INIT=16'h0E01;
  LUT4 n164_s2 (
    .F(n164_7),
    .I0(ff_x_position_r[1]),
    .I1(ff_x_position_r[0]),
    .I2(ff_x_position_r_9_10),
    .I3(ff_x_position_r[2]) 
);
defparam n164_s2.INIT=16'h0708;
  LUT4 n161_s2 (
    .F(n161_7),
    .I0(ff_x_position_r[4]),
    .I1(n162_8),
    .I2(ff_x_position_r_9_10),
    .I3(ff_x_position_r[5]) 
);
defparam n161_s2.INIT=16'h0708;
  LUT4 n160_s2 (
    .F(n160_7),
    .I0(n162_8),
    .I1(n160_8),
    .I2(ff_x_position_r_9_10),
    .I3(ff_x_position_r[6]) 
);
defparam n160_s2.INIT=16'h0708;
  LUT4 n158_s2 (
    .F(n158_7),
    .I0(ff_x_position_r[7]),
    .I1(n159_10),
    .I2(ff_x_position_r_9_10),
    .I3(ff_x_position_r[8]) 
);
defparam n158_s2.INIT=16'h0708;
  LUT3 n62_s2 (
    .F(n62_7),
    .I0(w_v_count[5]),
    .I1(w_v_count[9]),
    .I2(ff_v_en_7) 
);
defparam n62_s2.INIT=8'hBF;
  LUT3 n75_s7 (
    .F(n75_10),
    .I0(w_h_count[10]),
    .I1(w_h_count[11]),
    .I2(w_h_count[9]) 
);
defparam n75_s7.INIT=8'h10;
  LUT4 n75_s8 (
    .F(n75_11),
    .I0(w_h_count[3]),
    .I1(w_h_count[6]),
    .I2(w_h_count[7]),
    .I3(w_h_count[4]) 
);
defparam n75_s8.INIT=16'h0100;
  LUT3 n103_s4 (
    .F(n103_7),
    .I0(w_v_count[5]),
    .I1(w_v_count[0]),
    .I2(n103_9) 
);
defparam n103_s4.INIT=8'h40;
  LUT4 n103_s5 (
    .F(n103_8),
    .I0(w_v_count[2]),
    .I1(w_v_count[3]),
    .I2(w_v_count[1]),
    .I3(w_v_count[4]) 
);
defparam n103_s5.INIT=16'h1000;
  LUT3 ff_h_en_s4 (
    .F(ff_h_en_9),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(ff_h_en_12) 
);
defparam ff_h_en_s4.INIT=8'h10;
  LUT4 ff_h_en_s5 (
    .F(ff_h_en_10),
    .I0(w_h_count[8]),
    .I1(w_h_count[7]),
    .I2(w_h_count[6]),
    .I3(n75_10) 
);
defparam ff_h_en_s5.INIT=16'h4000;
  LUT4 ff_h_en_s6 (
    .F(ff_h_en_11),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[2]),
    .I3(ff_h_en_13) 
);
defparam ff_h_en_s6.INIT=16'h1000;
  LUT4 ff_v_en_s3 (
    .F(ff_v_en_7),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]),
    .I2(ff_v_en_8),
    .I3(ff_v_en_9) 
);
defparam ff_v_en_s3.INIT=16'h1000;
  LUT4 ff_vs_s3 (
    .F(ff_vs_6),
    .I0(w_v_count[1]),
    .I1(w_v_count[4]),
    .I2(w_v_count[3]),
    .I3(w_v_count[2]) 
);
defparam ff_vs_s3.INIT=16'hEFF7;
  LUT3 ff_x_position_r_9_s4 (
    .F(ff_x_position_r_9_9),
    .I0(ff_numerator[6]),
    .I1(ff_numerator[7]),
    .I2(n215_10) 
);
defparam ff_x_position_r_9_s4.INIT=8'h01;
  LUT2 ff_x_position_r_9_s5 (
    .F(ff_x_position_r_9_10),
    .I0(ff_h_en_10),
    .I1(n22_8) 
);
defparam ff_x_position_r_9_s5.INIT=4'h8;
  LUT3 n218_s3 (
    .F(n218_8),
    .I0(ff_numerator[7]),
    .I1(ff_numerator[6]),
    .I2(ff_x_position_r[0]) 
);
defparam n218_s3.INIT=8'h0E;
  LUT4 n216_s3 (
    .F(n216_8),
    .I0(ff_numerator[7]),
    .I1(ff_x_position_r[0]),
    .I2(ff_numerator[6]),
    .I3(n216_9) 
);
defparam n216_s3.INIT=16'h3CF5;
  LUT4 n163_s3 (
    .F(n163_8),
    .I0(ff_x_position_r[2]),
    .I1(ff_x_position_r[1]),
    .I2(ff_x_position_r[0]),
    .I3(ff_x_position_r[3]) 
);
defparam n163_s3.INIT=16'h7F80;
  LUT4 n162_s3 (
    .F(n162_8),
    .I0(ff_x_position_r[3]),
    .I1(ff_x_position_r[2]),
    .I2(ff_x_position_r[1]),
    .I3(ff_x_position_r[0]) 
);
defparam n162_s3.INIT=16'h8000;
  LUT2 n160_s3 (
    .F(n160_8),
    .I0(ff_x_position_r[5]),
    .I1(ff_x_position_r[4]) 
);
defparam n160_s3.INIT=4'h8;
  LUT4 n157_s3 (
    .F(n157_8),
    .I0(ff_x_position_r[8]),
    .I1(ff_x_position_r[7]),
    .I2(n159_10),
    .I3(ff_x_position_r[9]) 
);
defparam n157_s3.INIT=16'h7F80;
  LUT4 n22_s3 (
    .F(n22_8),
    .I0(w_h_count[2]),
    .I1(w_h_count[1]),
    .I2(w_h_count[0]),
    .I3(ff_h_en_13) 
);
defparam n22_s3.INIT=16'h4000;
  LUT4 n103_s6 (
    .F(n103_9),
    .I0(w_v_count[6]),
    .I1(w_v_count[7]),
    .I2(w_v_count[8]),
    .I3(w_v_count[9]) 
);
defparam n103_s6.INIT=16'h0001;
  LUT4 ff_h_en_s7 (
    .F(ff_h_en_12),
    .I0(w_h_count[9]),
    .I1(w_h_count[10]),
    .I2(w_h_count[8]),
    .I3(w_h_count[11]) 
);
defparam ff_h_en_s7.INIT=16'h1000;
  LUT3 ff_h_en_s8 (
    .F(ff_h_en_13),
    .I0(w_h_count[4]),
    .I1(w_h_count[3]),
    .I2(w_h_count[5]) 
);
defparam ff_h_en_s8.INIT=8'h40;
  LUT4 ff_v_en_s4 (
    .F(ff_v_en_8),
    .I0(w_v_count[4]),
    .I1(w_v_count[6]),
    .I2(w_v_count[7]),
    .I3(w_v_count[3]) 
);
defparam ff_v_en_s4.INIT=16'h0100;
  LUT2 ff_v_en_s5 (
    .F(ff_v_en_9),
    .I0(w_v_count[2]),
    .I1(w_v_count[8]) 
);
defparam ff_v_en_s5.INIT=4'h1;
  LUT2 n216_s4 (
    .F(n216_9),
    .I0(ff_numerator[4]),
    .I1(ff_numerator[5]) 
);
defparam n216_s4.INIT=4'h8;
  LUT4 n103_s7 (
    .F(n103_11),
    .I0(w_v_count[5]),
    .I1(w_v_count[0]),
    .I2(n103_9),
    .I3(n103_8) 
);
defparam n103_s7.INIT=16'h4000;
  LUT4 n159_s4 (
    .F(n159_10),
    .I0(ff_x_position_r[6]),
    .I1(n162_8),
    .I2(ff_x_position_r[5]),
    .I3(ff_x_position_r[4]) 
);
defparam n159_s4.INIT=16'h8000;
  LUT3 n215_s4 (
    .F(n215_10),
    .I0(ff_x_position_r[0]),
    .I1(ff_numerator[4]),
    .I2(ff_numerator[5]) 
);
defparam n215_s4.INIT=8'h80;
  LUT4 ff_hs_s4 (
    .F(ff_hs_8),
    .I0(w_h_count_end),
    .I1(w_h_count_end_13),
    .I2(n75_10),
    .I3(n75_11) 
);
defparam ff_hs_s4.INIT=16'hEAAA;
  LUT4 n22_s4 (
    .F(n22_10),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(ff_h_en_12),
    .I3(n22_8) 
);
defparam n22_s4.INIT=16'hEFFF;
  LUT4 n41_s3 (
    .F(n41_9),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(ff_h_en_12),
    .I3(ff_h_en_11) 
);
defparam n41_s3.INIT=16'hEFFF;
  LUT3 n157_s4 (
    .F(n157_10),
    .I0(ff_h_en_10),
    .I1(n22_8),
    .I2(n157_8) 
);
defparam n157_s4.INIT=8'h70;
  LUT4 n159_s5 (
    .F(n159_12),
    .I0(ff_h_en_10),
    .I1(n22_8),
    .I2(ff_x_position_r[7]),
    .I3(n159_10) 
);
defparam n159_s5.INIT=16'h0770;
  LUT4 n162_s4 (
    .F(n162_10),
    .I0(ff_h_en_10),
    .I1(n22_8),
    .I2(ff_x_position_r[4]),
    .I3(n162_8) 
);
defparam n162_s4.INIT=16'h0770;
  LUT3 n163_s4 (
    .F(n163_10),
    .I0(ff_h_en_10),
    .I1(n22_8),
    .I2(n163_8) 
);
defparam n163_s4.INIT=8'h70;
  LUT4 n165_s3 (
    .F(n165_9),
    .I0(ff_h_en_10),
    .I1(n22_8),
    .I2(ff_x_position_r[1]),
    .I3(ff_x_position_r[0]) 
);
defparam n165_s3.INIT=16'h0770;
  LUT3 n216_s5 (
    .F(n216_11),
    .I0(ff_h_en_10),
    .I1(n22_8),
    .I2(n216_8) 
);
defparam n216_s5.INIT=8'h07;
  LUT4 n218_s4 (
    .F(n218_10),
    .I0(ff_h_en_10),
    .I1(n22_8),
    .I2(ff_numerator[4]),
    .I3(n218_8) 
);
defparam n218_s4.INIT=16'h7007;
  LUT3 n219_s4 (
    .F(n219_10),
    .I0(ff_x_position_r[0]),
    .I1(ff_h_en_10),
    .I2(n22_8) 
);
defparam n219_s4.INIT=8'h15;
  LUT3 ff_active_s4 (
    .F(ff_active_10),
    .I0(ff_h_en_10),
    .I1(n22_8),
    .I2(n22_10) 
);
defparam ff_active_s4.INIT=8'h8F;
  LUT4 ff_numerator_7_s4 (
    .F(ff_numerator_7_10),
    .I0(ff_active),
    .I1(w_h_count[0]),
    .I2(ff_h_en_10),
    .I3(n22_8) 
);
defparam ff_numerator_7_s4.INIT=16'hF888;
  LUT4 ff_numerator_3_s3 (
    .F(ff_numerator_3_9),
    .I0(ff_x_position_r_9_9),
    .I1(ff_h_en_10),
    .I2(n22_8),
    .I3(ff_numerator_7_10) 
);
defparam ff_numerator_3_s3.INIT=16'hD500;
  LUT3 w_video_r_7_s0 (
    .F(w_video_r[7]),
    .I0(ff_display_r[7]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_7_s0.INIT=8'h80;
  LUT3 w_video_r_6_s0 (
    .F(w_video_r[6]),
    .I0(ff_display_r[6]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_6_s0.INIT=8'h80;
  LUT3 w_video_r_5_s0 (
    .F(w_video_r[5]),
    .I0(ff_display_r[5]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_5_s0.INIT=8'h80;
  LUT3 w_video_r_4_s0 (
    .F(w_video_r[4]),
    .I0(ff_display_r[4]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_4_s0.INIT=8'h80;
  LUT3 w_video_r_3_s0 (
    .F(w_video_r[3]),
    .I0(ff_display_r[3]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_3_s0.INIT=8'h80;
  LUT3 w_video_r_2_s0 (
    .F(w_video_r[2]),
    .I0(ff_display_r[2]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_2_s0.INIT=8'h80;
  LUT3 w_video_r_1_s0 (
    .F(w_video_r[1]),
    .I0(ff_display_r[1]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_1_s0.INIT=8'h80;
  LUT3 w_video_r_0_s0 (
    .F(w_video_r[0]),
    .I0(ff_display_r[0]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_0_s0.INIT=8'h80;
  LUT3 w_video_g_7_s0 (
    .F(w_video_g[7]),
    .I0(ff_display_g[7]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_7_s0.INIT=8'h80;
  LUT3 w_video_g_6_s0 (
    .F(w_video_g[6]),
    .I0(ff_display_g[6]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_6_s0.INIT=8'h80;
  LUT3 w_video_g_5_s0 (
    .F(w_video_g[5]),
    .I0(ff_display_g[5]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_5_s0.INIT=8'h80;
  LUT3 w_video_g_4_s0 (
    .F(w_video_g[4]),
    .I0(ff_display_g[4]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_4_s0.INIT=8'h80;
  LUT3 w_video_g_3_s0 (
    .F(w_video_g[3]),
    .I0(ff_display_g[3]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_3_s0.INIT=8'h80;
  LUT3 w_video_g_2_s0 (
    .F(w_video_g[2]),
    .I0(ff_display_g[2]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_2_s0.INIT=8'h80;
  LUT3 w_video_g_1_s0 (
    .F(w_video_g[1]),
    .I0(ff_display_g[1]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_1_s0.INIT=8'h80;
  LUT3 w_video_g_0_s0 (
    .F(w_video_g[0]),
    .I0(ff_display_g[0]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_0_s0.INIT=8'h80;
  LUT3 w_video_b_7_s0 (
    .F(w_video_b[7]),
    .I0(ff_display_b[7]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_7_s0.INIT=8'h80;
  LUT3 w_video_b_6_s0 (
    .F(w_video_b[6]),
    .I0(ff_display_b[6]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_6_s0.INIT=8'h80;
  LUT3 w_video_b_5_s0 (
    .F(w_video_b[5]),
    .I0(ff_display_b[5]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_5_s0.INIT=8'h80;
  LUT3 w_video_b_4_s0 (
    .F(w_video_b[4]),
    .I0(ff_display_b[4]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_4_s0.INIT=8'h80;
  LUT3 w_video_b_3_s0 (
    .F(w_video_b[3]),
    .I0(ff_display_b[3]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_3_s0.INIT=8'h80;
  LUT3 w_video_b_2_s0 (
    .F(w_video_b[2]),
    .I0(ff_display_b[2]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_2_s0.INIT=8'h80;
  LUT3 w_video_b_1_s0 (
    .F(w_video_b[1]),
    .I0(ff_display_b[1]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_1_s0.INIT=8'h80;
  LUT3 w_video_b_0_s0 (
    .F(w_video_b[0]),
    .I0(ff_display_b[0]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_0_s0.INIT=8'h80;
  DFFCE ff_v_en_s0 (
    .Q(ff_v_en),
    .D(n62_7),
    .CLK(clk85m),
    .CE(ff_v_en_6),
    .CLEAR(n36_6) 
);
  DFFPE ff_vs_s0 (
    .Q(w_video_vs),
    .D(n103_11),
    .CLK(clk85m),
    .CE(ff_vs_5),
    .PRESET(n36_6) 
);
  DFFE ff_coeff1_7_s0 (
    .Q(ff_coeff1[7]),
    .D(ff_coeff[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_6_s0 (
    .Q(ff_coeff1[6]),
    .D(ff_coeff[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_5_s0 (
    .Q(ff_coeff1[5]),
    .D(ff_coeff[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_4_s0 (
    .Q(ff_coeff1[4]),
    .D(ff_coeff[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_3_s0 (
    .Q(ff_coeff1[3]),
    .D(ff_coeff[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_2_s0 (
    .Q(ff_coeff1[2]),
    .D(ff_coeff[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_1_s0 (
    .Q(ff_coeff1[1]),
    .D(ff_coeff[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_0_s0 (
    .Q(ff_coeff1[0]),
    .D(ff_coeff[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_7_s0 (
    .Q(ff_tap0_r[7]),
    .D(w_pixel_r[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_6_s0 (
    .Q(ff_tap0_r[6]),
    .D(w_pixel_r[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_5_s0 (
    .Q(ff_tap0_r[5]),
    .D(w_pixel_r[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_4_s0 (
    .Q(ff_tap0_r[4]),
    .D(w_pixel_r[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_3_s0 (
    .Q(ff_tap0_r[3]),
    .D(w_pixel_r[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_2_s0 (
    .Q(ff_tap0_r[2]),
    .D(w_pixel_r[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_1_s0 (
    .Q(ff_tap0_r[1]),
    .D(w_pixel_r[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_0_s0 (
    .Q(ff_tap0_r[0]),
    .D(w_pixel_r[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_7_s0 (
    .Q(ff_tap0_g[7]),
    .D(w_pixel_g[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_6_s0 (
    .Q(ff_tap0_g[6]),
    .D(w_pixel_g[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_5_s0 (
    .Q(ff_tap0_g[5]),
    .D(w_pixel_g[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_4_s0 (
    .Q(ff_tap0_g[4]),
    .D(w_pixel_g[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_3_s0 (
    .Q(ff_tap0_g[3]),
    .D(w_pixel_g[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_2_s0 (
    .Q(ff_tap0_g[2]),
    .D(w_pixel_g[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_1_s0 (
    .Q(ff_tap0_g[1]),
    .D(w_pixel_g[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_0_s0 (
    .Q(ff_tap0_g[0]),
    .D(w_pixel_g[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_7_s0 (
    .Q(ff_tap0_b[7]),
    .D(w_pixel_b[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_6_s0 (
    .Q(ff_tap0_b[6]),
    .D(w_pixel_b[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_5_s0 (
    .Q(ff_tap0_b[5]),
    .D(w_pixel_b[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_4_s0 (
    .Q(ff_tap0_b[4]),
    .D(w_pixel_b[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_3_s0 (
    .Q(ff_tap0_b[3]),
    .D(w_pixel_b[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_2_s0 (
    .Q(ff_tap0_b[2]),
    .D(w_pixel_b[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_1_s0 (
    .Q(ff_tap0_b[1]),
    .D(w_pixel_b[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_0_s0 (
    .Q(ff_tap0_b[0]),
    .D(w_pixel_b[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_gain_7_s0 (
    .Q(ff_gain[7]),
    .D(n77_6),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFRE ff_gain_6_s0 (
    .Q(ff_gain[6]),
    .D(w_scanline_gain[9]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_5_s0 (
    .Q(ff_gain[5]),
    .D(w_scanline_gain[8]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_4_s0 (
    .Q(ff_gain[4]),
    .D(w_scanline_gain[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_3_s0 (
    .Q(ff_gain[3]),
    .D(w_scanline_gain[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_2_s0 (
    .Q(ff_gain[2]),
    .D(w_scanline_gain[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_1_s0 (
    .Q(ff_gain[1]),
    .D(w_scanline_gain[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_0_s0 (
    .Q(ff_gain[0]),
    .D(w_scanline_gain[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFCE ff_h_en_s1 (
    .Q(ff_h_en),
    .D(n41_9),
    .CLK(clk85m),
    .CE(ff_h_en_8),
    .CLEAR(n36_6) 
);
defparam ff_h_en_s1.INIT=1'b0;
  DFFCE ff_x_position_r_9_s1 (
    .Q(ff_x_position_r[9]),
    .D(n157_10),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_9_s1.INIT=1'b0;
  DFFCE ff_x_position_r_8_s1 (
    .Q(ff_x_position_r[8]),
    .D(n158_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_8_s1.INIT=1'b0;
  DFFCE ff_x_position_r_7_s1 (
    .Q(ff_x_position_r[7]),
    .D(n159_12),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_7_s1.INIT=1'b0;
  DFFCE ff_x_position_r_6_s1 (
    .Q(ff_x_position_r[6]),
    .D(n160_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_6_s1.INIT=1'b0;
  DFFCE ff_x_position_r_5_s1 (
    .Q(ff_x_position_r[5]),
    .D(n161_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_5_s1.INIT=1'b0;
  DFFCE ff_x_position_r_4_s1 (
    .Q(ff_x_position_r[4]),
    .D(n162_10),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_4_s1.INIT=1'b0;
  DFFCE ff_x_position_r_3_s1 (
    .Q(ff_x_position_r[3]),
    .D(n163_10),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_3_s1.INIT=1'b0;
  DFFCE ff_x_position_r_2_s1 (
    .Q(ff_x_position_r[2]),
    .D(n164_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_2_s1.INIT=1'b0;
  DFFCE ff_x_position_r_1_s1 (
    .Q(ff_x_position_r[1]),
    .D(n165_9),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_1_s1.INIT=1'b0;
  DFFCE ff_x_position_r_0_s1 (
    .Q(ff_x_position_r[0]),
    .D(n219_10),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_0_s1.INIT=1'b0;
  DFFCE ff_numerator_7_s1 (
    .Q(ff_numerator[7]),
    .D(n215_7),
    .CLK(clk85m),
    .CE(ff_numerator_7_10),
    .CLEAR(n36_6) 
);
defparam ff_numerator_7_s1.INIT=1'b0;
  DFFCE ff_numerator_6_s1 (
    .Q(ff_numerator[6]),
    .D(n216_11),
    .CLK(clk85m),
    .CE(ff_numerator_7_10),
    .CLEAR(n36_6) 
);
defparam ff_numerator_6_s1.INIT=1'b0;
  DFFCE ff_numerator_5_s1 (
    .Q(ff_numerator[5]),
    .D(n217_7),
    .CLK(clk85m),
    .CE(ff_numerator_7_10),
    .CLEAR(n36_6) 
);
defparam ff_numerator_5_s1.INIT=1'b0;
  DFFCE ff_numerator_4_s1 (
    .Q(ff_numerator[4]),
    .D(n218_10),
    .CLK(clk85m),
    .CE(ff_numerator_7_10),
    .CLEAR(n36_6) 
);
defparam ff_numerator_4_s1.INIT=1'b0;
  DFFCE ff_active_s1 (
    .Q(ff_active),
    .D(n22_10),
    .CLK(clk85m),
    .CE(ff_active_10),
    .CLEAR(n36_6) 
);
defparam ff_active_s1.INIT=1'b0;
  DFFPE ff_hs_s1 (
    .Q(w_video_hs),
    .D(n75_9),
    .CLK(clk85m),
    .CE(ff_hs_8),
    .PRESET(n36_6) 
);
defparam ff_hs_s1.INIT=1'b1;
  DFFE ff_tap1_b_0_s2 (
    .Q(ff_tap1_b_0_5),
    .D(ff_tap1_b_0_18),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  RAM16S4 ff_tap1_b_0_s4 (
    .DO(ff_tap1_delay[3:0]),
    .DI(ff_tap0_b[3:0]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_b_0_s6 (
    .DO(ff_tap1_delay[7:4]),
    .DI(ff_tap0_b[7:4]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_g_0_s4 (
    .DO(ff_tap1_delay_0[3:0]),
    .DI(ff_tap0_g[3:0]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_g_0_s6 (
    .DO(ff_tap1_delay_0[7:4]),
    .DI(ff_tap0_g[7:4]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_r_0_s4 (
    .DO(ff_tap1_delay_1[3:0]),
    .DI(ff_tap0_r[3:0]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_r_0_s6 (
    .DO(ff_tap1_delay_1[7:4]),
    .DI(ff_tap0_r[7:4]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  MULT9X9 w_display_r_15_s2 (
    .DOUT({DOUT[17:15],ff_display_r[7:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({GND,w_bilinear_r[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_display_r_15_s2.AREG=1'b1;
defparam w_display_r_15_s2.ASIGN_REG=1'b0;
defparam w_display_r_15_s2.BREG=1'b0;
defparam w_display_r_15_s2.BSIGN_REG=1'b0;
defparam w_display_r_15_s2.MULT_RESET_MODE="SYNC";
defparam w_display_r_15_s2.OUT_REG=1'b1;
defparam w_display_r_15_s2.PIPE_REG=1'b0;
defparam w_display_r_15_s2.SOA_REG=1'b0;
  MULT9X9 w_display_g_15_s2 (
    .DOUT({DOUT_0[17:15],ff_display_g[7:0],DOUT_0[6:0]}),
    .SOA(SOA_0[8:0]),
    .SOB(SOB_0[8:0]),
    .A({GND,w_bilinear_g[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_display_g_15_s2.AREG=1'b1;
defparam w_display_g_15_s2.ASIGN_REG=1'b0;
defparam w_display_g_15_s2.BREG=1'b0;
defparam w_display_g_15_s2.BSIGN_REG=1'b0;
defparam w_display_g_15_s2.MULT_RESET_MODE="SYNC";
defparam w_display_g_15_s2.OUT_REG=1'b1;
defparam w_display_g_15_s2.PIPE_REG=1'b0;
defparam w_display_g_15_s2.SOA_REG=1'b0;
  MULT9X9 w_display_b_15_s2 (
    .DOUT({DOUT_1[17:15],ff_display_b[7:0],DOUT_1[6:0]}),
    .SOA(SOA_1[8:0]),
    .SOB(SOB_1[8:0]),
    .A({GND,w_bilinear_b[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_display_b_15_s2.AREG=1'b1;
defparam w_display_b_15_s2.ASIGN_REG=1'b0;
defparam w_display_b_15_s2.BREG=1'b0;
defparam w_display_b_15_s2.BSIGN_REG=1'b0;
defparam w_display_b_15_s2.MULT_RESET_MODE="SYNC";
defparam w_display_b_15_s2.OUT_REG=1'b1;
defparam w_display_b_15_s2.PIPE_REG=1'b0;
defparam w_display_b_15_s2.SOA_REG=1'b0;
  MULT9X9 w_normalized_numerator_15_s3 (
    .DOUT({DOUT_2[17:15],ff_coeff[7:0],DOUT_2[6:0]}),
    .SOA(SOA_2[8:0]),
    .SOB(SOB_2[8:0]),
    .A({GND,GND,GND,VCC,GND,VCC,GND,GND,VCC}),
    .B({GND,ff_numerator[7:4],ff_x_position_r[0],GND,GND,GND}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(n36_6) 
);
defparam w_normalized_numerator_15_s3.AREG=1'b0;
defparam w_normalized_numerator_15_s3.ASIGN_REG=1'b0;
defparam w_normalized_numerator_15_s3.BREG=1'b0;
defparam w_normalized_numerator_15_s3.BSIGN_REG=1'b0;
defparam w_normalized_numerator_15_s3.MULT_RESET_MODE="ASYNC";
defparam w_normalized_numerator_15_s3.OUT_REG=1'b1;
defparam w_normalized_numerator_15_s3.PIPE_REG=1'b0;
defparam w_normalized_numerator_15_s3.SOA_REG=1'b0;
  ALU w_scanline_gain_0_s (
    .SUM(w_scanline_gain_0_2),
    .COUT(w_scanline_gain_0_3),
    .I0(w_bilinear_r[0]),
    .I1(w_bilinear_g[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_scanline_gain_0_s.ALU_MODE=0;
  ALU w_scanline_gain_1_s (
    .SUM(w_scanline_gain_1_2),
    .COUT(w_scanline_gain_1_3),
    .I0(w_bilinear_r[1]),
    .I1(w_bilinear_g[1]),
    .I3(GND),
    .CIN(w_scanline_gain_0_3) 
);
defparam w_scanline_gain_1_s.ALU_MODE=0;
  ALU w_scanline_gain_2_s (
    .SUM(w_scanline_gain_2_2),
    .COUT(w_scanline_gain_2_3),
    .I0(w_bilinear_r[2]),
    .I1(w_bilinear_g[2]),
    .I3(GND),
    .CIN(w_scanline_gain_1_3) 
);
defparam w_scanline_gain_2_s.ALU_MODE=0;
  ALU w_scanline_gain_3_s (
    .SUM(w_scanline_gain_3_2),
    .COUT(w_scanline_gain_3_3),
    .I0(w_bilinear_r[3]),
    .I1(w_bilinear_g[3]),
    .I3(GND),
    .CIN(w_scanline_gain_2_3) 
);
defparam w_scanline_gain_3_s.ALU_MODE=0;
  ALU w_scanline_gain_4_s (
    .SUM(w_scanline_gain_4_2),
    .COUT(w_scanline_gain_4_3),
    .I0(w_bilinear_r[4]),
    .I1(w_bilinear_g[4]),
    .I3(GND),
    .CIN(w_scanline_gain_3_3) 
);
defparam w_scanline_gain_4_s.ALU_MODE=0;
  ALU w_scanline_gain_5_s (
    .SUM(w_scanline_gain_5_2),
    .COUT(w_scanline_gain_5_3),
    .I0(w_bilinear_r[5]),
    .I1(w_bilinear_g[5]),
    .I3(GND),
    .CIN(w_scanline_gain_4_3) 
);
defparam w_scanline_gain_5_s.ALU_MODE=0;
  ALU w_scanline_gain_6_s (
    .SUM(w_scanline_gain_6_2),
    .COUT(w_scanline_gain_6_3),
    .I0(w_bilinear_r[6]),
    .I1(w_bilinear_g[6]),
    .I3(GND),
    .CIN(w_scanline_gain_5_3) 
);
defparam w_scanline_gain_6_s.ALU_MODE=0;
  ALU w_scanline_gain_7_s (
    .SUM(w_scanline_gain_7_2),
    .COUT(w_scanline_gain_8_6),
    .I0(w_bilinear_r[7]),
    .I1(w_bilinear_g[7]),
    .I3(GND),
    .CIN(w_scanline_gain_6_3) 
);
defparam w_scanline_gain_7_s.ALU_MODE=0;
  ALU w_scanline_gain_0_s0 (
    .SUM(w_scanline_gain[0]),
    .COUT(w_scanline_gain_0_5),
    .I0(w_scanline_gain_0_2),
    .I1(w_bilinear_b[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_scanline_gain_0_s0.ALU_MODE=0;
  ALU w_scanline_gain_1_s0 (
    .SUM(w_scanline_gain[1]),
    .COUT(w_scanline_gain_1_5),
    .I0(w_scanline_gain_1_2),
    .I1(w_bilinear_b[1]),
    .I3(GND),
    .CIN(w_scanline_gain_0_5) 
);
defparam w_scanline_gain_1_s0.ALU_MODE=0;
  ALU w_scanline_gain_2_s0 (
    .SUM(w_scanline_gain[2]),
    .COUT(w_scanline_gain_2_5),
    .I0(w_scanline_gain_2_2),
    .I1(w_bilinear_b[2]),
    .I3(GND),
    .CIN(w_scanline_gain_1_5) 
);
defparam w_scanline_gain_2_s0.ALU_MODE=0;
  ALU w_scanline_gain_3_s0 (
    .SUM(w_scanline_gain[3]),
    .COUT(w_scanline_gain_3_5),
    .I0(w_scanline_gain_3_2),
    .I1(w_bilinear_b[3]),
    .I3(GND),
    .CIN(w_scanline_gain_2_5) 
);
defparam w_scanline_gain_3_s0.ALU_MODE=0;
  ALU w_scanline_gain_4_s0 (
    .SUM(w_scanline_gain[4]),
    .COUT(w_scanline_gain_4_5),
    .I0(w_scanline_gain_4_2),
    .I1(w_bilinear_b[4]),
    .I3(GND),
    .CIN(w_scanline_gain_3_5) 
);
defparam w_scanline_gain_4_s0.ALU_MODE=0;
  ALU w_scanline_gain_5_s0 (
    .SUM(w_scanline_gain[5]),
    .COUT(w_scanline_gain_5_5),
    .I0(w_scanline_gain_5_2),
    .I1(w_bilinear_b[5]),
    .I3(GND),
    .CIN(w_scanline_gain_4_5) 
);
defparam w_scanline_gain_5_s0.ALU_MODE=0;
  ALU w_scanline_gain_6_s0 (
    .SUM(w_scanline_gain[6]),
    .COUT(w_scanline_gain_6_5),
    .I0(w_scanline_gain_6_2),
    .I1(w_bilinear_b[6]),
    .I3(GND),
    .CIN(w_scanline_gain_5_5) 
);
defparam w_scanline_gain_6_s0.ALU_MODE=0;
  ALU w_scanline_gain_7_s0 (
    .SUM(w_scanline_gain[7]),
    .COUT(w_scanline_gain_7_5),
    .I0(w_scanline_gain_7_2),
    .I1(w_bilinear_b[7]),
    .I3(GND),
    .CIN(w_scanline_gain_6_5) 
);
defparam w_scanline_gain_7_s0.ALU_MODE=0;
  ALU w_scanline_gain_8_s0 (
    .SUM(w_scanline_gain[8]),
    .COUT(w_scanline_gain[9]),
    .I0(w_scanline_gain_8_6),
    .I1(GND),
    .I3(GND),
    .CIN(w_scanline_gain_7_5) 
);
defparam w_scanline_gain_8_s0.ALU_MODE=0;
  INV ff_tap1_b_0_s12 (
    .O(ff_tap1_b_0_18),
    .I(ff_tap1_b_0_5) 
);
  vdp_video_double_buffer u_double_buffer (
    .clk85m(clk85m),
    .ff_active(ff_active),
    .w_upscan_r(w_upscan_r[7:0]),
    .w_upscan_g(w_upscan_g[7:0]),
    .w_upscan_b(w_upscan_b[7:0]),
    .w_v_count(w_v_count[0]),
    .w_h_count(w_h_count[11:2]),
    .ff_x_position_r(ff_x_position_r[9:0]),
    .n77_6(n77_6),
    .w_pixel_r(w_pixel_r[7:0]),
    .w_pixel_g(w_pixel_g[7:0]),
    .w_pixel_b(w_pixel_b[7:0])
);
  vdp_video_out_bilinear u_bilinear_r (
    .clk85m(clk85m),
    .w_h_count(w_h_count[0]),
    .ff_coeff1(ff_coeff1[7:0]),
    .w_pixel_r(w_pixel_r[7:0]),
    .ff_tap0_r(ff_tap0_r[7:0]),
    .ff_tap1_delay(ff_tap1_delay_1[7:0]),
    .w_bilinear_r(w_bilinear_r[7:0])
);
  vdp_video_out_bilinear_0 u_bilinear_g (
    .clk85m(clk85m),
    .w_h_count(w_h_count[0]),
    .ff_coeff1(ff_coeff1[7:0]),
    .w_pixel_g(w_pixel_g[7:0]),
    .ff_tap0_g(ff_tap0_g[7:0]),
    .ff_tap1_delay(ff_tap1_delay_0[7:0]),
    .w_bilinear_g(w_bilinear_g[7:0])
);
  vdp_video_out_bilinear_1 u_bilinear_b (
    .clk85m(clk85m),
    .w_h_count(w_h_count[0]),
    .ff_coeff1(ff_coeff1[7:0]),
    .w_pixel_b(w_pixel_b[7:0]),
    .ff_tap0_b(ff_tap0_b[7:0]),
    .ff_tap1_delay(ff_tap1_delay[7:0]),
    .w_bilinear_b(w_bilinear_b[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out */
module vdp (
  w_bus_write,
  clk85m,
  n36_6,
  ff_reset_n2_1,
  w_bus_valid,
  w_bus_ioreq,
  w_sdram_rdata_en,
  ff_sdr_ready,
  w_bus_wdata,
  w_bus_address,
  w_sdram_rdata,
  w_pulse1,
  w_bus_vdp_rdata_en,
  ff_bus_ready,
  n28_4,
  n31_3,
  ff_busy,
  w_pulse2,
  w_sdram_refresh,
  w_sdram_write,
  w_sdram_valid,
  w_video_vs,
  w_video_hs,
  w_video_de,
  w_bus_vdp_rdata,
  w_sdram_address,
  w_sdram_wdata,
  w_sdram_wdata_mask,
  w_video_r,
  w_video_g,
  w_video_b
)
;
input w_bus_write;
input clk85m;
input n36_6;
input ff_reset_n2_1;
input w_bus_valid;
input w_bus_ioreq;
input w_sdram_rdata_en;
input ff_sdr_ready;
input [7:0] w_bus_wdata;
input [1:0] w_bus_address;
input [31:0] w_sdram_rdata;
output w_pulse1;
output w_bus_vdp_rdata_en;
output ff_bus_ready;
output n28_4;
output n31_3;
output ff_busy;
output w_pulse2;
output w_sdram_refresh;
output w_sdram_write;
output w_sdram_valid;
output w_video_vs;
output w_video_hs;
output w_video_de;
output [7:0] w_bus_vdp_rdata;
output [16:2] w_sdram_address;
output [31:0] w_sdram_wdata;
output [3:0] w_sdram_wdata_mask;
output [7:0] w_video_r;
output [7:0] w_video_g;
output [7:0] w_video_b;
wire w_register_write;
wire w_cpu_vram_write;
wire reg_sprite_magify;
wire reg_sprite_16x16;
wire reg_display_on;
wire reg_sprite_disable;
wire reg_color0_opaque;
wire reg_50hz_mode;
wire reg_interleaving_mode;
wire reg_interlace_mode;
wire reg_212lines_mode;
wire reg_scroll_planes;
wire reg_left_mask;
wire reg_yjk_mode;
wire w_palette_valid;
wire n1646_4;
wire n1656_4;
wire n1680_4;
wire n1686_4;
wire n960_38;
wire n1061_14;
wire n959_44;
wire n1061_20;
wire w_pre_vram_refresh;
wire w_h_count_end;
wire w_h_count_end_13;
wire ff_v_active_8;
wire w_screen_mode_vram_valid;
wire w_screen_mode_display_color_en;
wire n551_30;
wire n550_4;
wire n2015_4;
wire n2015_5;
wire n827_32;
wire ff_next_vram2_7_10;
wire n2015_6;
wire n1490_10;
wire n827_35;
wire ff_next_vram1_3_13;
wire n550_6;
wire n1470_35;
wire n1751_7;
wire ff_vram_valid;
wire n317_10;
wire w_ic_vram_valid;
wire w_sprite_display_color_en;
wire w_sprite_collision;
wire n1177_9;
wire w_status_transfer_ready;
wire w_status_command_execute;
wire w_status_border_detect;
wire w_next_1_8;
wire n1836_98;
wire n1338_12;
wire ff_border_detect_9;
wire w_command_vram_write;
wire w_command_vram_valid;
wire ff_vram_refresh;
wire w_cpu_vram_rdata_en;
wire w_command_vram_rdata_en;
wire n185_5;
wire n369_7;
wire ff_vram_wdata_mask_3_9;
wire n469_8;
wire n521_4;
wire w_even_we_4;
wire ff_v_en_8;
wire [7:0] w_register_data;
wire [5:0] w_register_num;
wire [7:0] w_cpu_vram_wdata;
wire [4:0] reg_screen_mode;
wire [16:10] reg_pattern_name_table_base;
wire [16:6] reg_color_table_base;
wire [16:11] reg_pattern_generator_table_base;
wire [16:7] reg_sprite_attribute_table_base;
wire [16:11] reg_sprite_pattern_generator_table_base;
wire [7:0] reg_backdrop_color;
wire [7:0] reg_text_back_color;
wire [7:0] reg_blink_period;
wire [3:0] ff_status_register_pointer;
wire [7:0] reg_display_adjust;
wire [7:0] reg_vertical_offset;
wire [2:0] reg_horizontal_offset_l;
wire [8:3] reg_horizontal_offset_h;
wire [2:0] w_palette_r;
wire [2:0] w_palette_b;
wire [2:0] w_palette_g;
wire [16:0] w_cpu_vram_address;
wire [3:0] w_palette_num;
wire [11:0] w_h_count;
wire [12:0] ff_half_count;
wire [9:0] w_v_count;
wire [13:0] w_screen_pos_x_Z;
wire [7:0] w_screen_pos_y;
wire [16:0] w_screen_mode_vram_address;
wire [7:0] w_screen_mode_display_color;
wire [4:0] ff_current_plane_num;
wire [16:0] w_ic_vram_address;
wire [8:0] w_sprite_collision_x;
wire [8:0] w_sprite_collision_y;
wire [3:0] w_sprite_display_color;
wire [8:0] w_status_border_position;
wire [7:0] w_status_color;
wire [16:2] w_command_vram_address;
wire [31:0] w_command_vram_wdata;
wire [3:0] w_command_vram_wdata_mask;
wire [31:0] w_screen_mode_vram_rdata;
wire [31:0] w_sprite_vram_rdata;
wire [7:0] w_cpu_vram_rdata;
wire [31:0] w_command_vram_rdata;
wire [7:0] w_sprite_vram_rdata8;
wire [7:0] w_vdp_r;
wire [7:0] w_vdp_g;
wire [7:0] w_vdp_b;
wire [7:0] w_upscan_r;
wire [7:0] w_upscan_g;
wire [7:0] w_upscan_b;
wire VCC;
wire GND;
  vdp_cpu_interface u_cpu_interface (
    .w_bus_write(w_bus_write),
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_bus_valid(w_bus_valid),
    .w_cpu_vram_rdata_en(w_cpu_vram_rdata_en),
    .w_status_command_execute(w_status_command_execute),
    .n1177_9(n1177_9),
    .n1338_12(n1338_12),
    .w_sprite_collision(w_sprite_collision),
    .w_status_border_detect(w_status_border_detect),
    .ff_border_detect_9(ff_border_detect_9),
    .ff_v_active_8(ff_v_active_8),
    .w_status_transfer_ready(w_status_transfer_ready),
    .n185_5(n185_5),
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .ff_vram_refresh(ff_vram_refresh),
    .w_bus_ioreq(w_bus_ioreq),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_status_color(w_status_color[7:0]),
    .w_bus_address(w_bus_address[1:0]),
    .w_cpu_vram_rdata(w_cpu_vram_rdata[7:0]),
    .w_status_border_position(w_status_border_position[8:0]),
    .w_screen_pos_y(w_screen_pos_y[7:0]),
    .ff_half_count(ff_half_count[12:0]),
    .w_register_write(w_register_write),
    .w_pulse1(w_pulse1),
    .w_cpu_vram_write(w_cpu_vram_write),
    .reg_sprite_magify(reg_sprite_magify),
    .reg_sprite_16x16(reg_sprite_16x16),
    .reg_display_on(reg_display_on),
    .reg_sprite_disable(reg_sprite_disable),
    .reg_color0_opaque(reg_color0_opaque),
    .reg_50hz_mode(reg_50hz_mode),
    .reg_interleaving_mode(reg_interleaving_mode),
    .reg_interlace_mode(reg_interlace_mode),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_scroll_planes(reg_scroll_planes),
    .reg_left_mask(reg_left_mask),
    .reg_yjk_mode(reg_yjk_mode),
    .w_palette_valid(w_palette_valid),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .ff_bus_ready(ff_bus_ready),
    .n28_4(n28_4),
    .n31_3(n31_3),
    .n1646_4(n1646_4),
    .n1656_4(n1656_4),
    .n1680_4(n1680_4),
    .n1686_4(n1686_4),
    .n960_38(n960_38),
    .n1061_14(n1061_14),
    .n959_44(n959_44),
    .ff_busy(ff_busy),
    .w_pulse2(w_pulse2),
    .n1061_20(n1061_20),
    .w_register_data(w_register_data[7:0]),
    .w_register_num(w_register_num[5:0]),
    .w_cpu_vram_wdata(w_cpu_vram_wdata[7:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[16:10]),
    .reg_color_table_base(reg_color_table_base[16:6]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[16:11]),
    .reg_sprite_attribute_table_base(reg_sprite_attribute_table_base[16:7]),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[16:11]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .reg_text_back_color(reg_text_back_color[7:0]),
    .reg_blink_period(reg_blink_period[7:0]),
    .ff_status_register_pointer(ff_status_register_pointer[3:0]),
    .reg_display_adjust(reg_display_adjust[7:0]),
    .reg_vertical_offset(reg_vertical_offset[7:0]),
    .reg_horizontal_offset_l(reg_horizontal_offset_l[2:0]),
    .reg_horizontal_offset_h(reg_horizontal_offset_h[8:3]),
    .w_palette_r(w_palette_r[2:0]),
    .w_palette_b(w_palette_b[2:0]),
    .w_palette_g(w_palette_g[2:0]),
    .w_bus_vdp_rdata(w_bus_vdp_rdata[7:0]),
    .w_cpu_vram_address(w_cpu_vram_address[16:0]),
    .w_palette_num(w_palette_num[3:0])
);
  vdp_timing_control u_timing_control (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_212lines_mode(reg_212lines_mode),
    .w_even_we_4(w_even_we_4),
    .reg_50hz_mode(reg_50hz_mode),
    .ff_v_en_8(ff_v_en_8),
    .n1061_14(n1061_14),
    .reg_interlace_mode(reg_interlace_mode),
    .reg_left_mask(reg_left_mask),
    .reg_display_on(reg_display_on),
    .w_next_1_8(w_next_1_8),
    .n1836_98(n1836_98),
    .n469_8(n469_8),
    .reg_scroll_planes(reg_scroll_planes),
    .reg_interleaving_mode(reg_interleaving_mode),
    .reg_sprite_magify(reg_sprite_magify),
    .reg_sprite_16x16(reg_sprite_16x16),
    .reg_sprite_disable(reg_sprite_disable),
    .n521_4(n521_4),
    .ff_reset_n2_1(ff_reset_n2_1),
    .n959_44(n959_44),
    .n1061_20(n1061_20),
    .reg_color0_opaque(reg_color0_opaque),
    .n960_38(n960_38),
    .reg_horizontal_offset_l(reg_horizontal_offset_l[2:0]),
    .reg_horizontal_offset_h(reg_horizontal_offset_h[8:3]),
    .reg_display_adjust(reg_display_adjust[7:4]),
    .reg_vertical_offset(reg_vertical_offset[7:0]),
    .reg_blink_period(reg_blink_period[7:0]),
    .w_screen_mode_vram_rdata(w_screen_mode_vram_rdata[31:0]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[16:11]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .reg_text_back_color(reg_text_back_color[7:0]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[16:10]),
    .reg_color_table_base(reg_color_table_base[16:6]),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata[0]),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata[1]),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata[2]),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata[3]),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata[4]),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata[5]),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata[6]),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata[7]),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata[8]),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata[9]),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata[10]),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata[11]),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata[12]),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata[13]),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata[14]),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata[15]),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata[16]),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata[17]),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata[18]),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata[19]),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata[20]),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata[21]),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata[22]),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata[23]),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata[24]),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata[25]),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata[26]),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata[27]),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata[31]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[16:11]),
    .ff_status_register_pointer(ff_status_register_pointer[1:0]),
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .w_h_count_end(w_h_count_end),
    .w_h_count_end_13(w_h_count_end_13),
    .ff_v_active_8(ff_v_active_8),
    .w_screen_mode_vram_valid(w_screen_mode_vram_valid),
    .w_screen_mode_display_color_en(w_screen_mode_display_color_en),
    .n551_30(n551_30),
    .n550_4(n550_4),
    .n2015_4(n2015_4),
    .n2015_5(n2015_5),
    .n827_32(n827_32),
    .ff_next_vram2_7_10(ff_next_vram2_7_10),
    .n2015_6(n2015_6),
    .n1490_10(n1490_10),
    .n827_35(n827_35),
    .ff_next_vram1_3_13(ff_next_vram1_3_13),
    .n550_6(n550_6),
    .n1470_35(n1470_35),
    .n1751_7(n1751_7),
    .ff_vram_valid(ff_vram_valid),
    .n317_10(n317_10),
    .w_ic_vram_valid(w_ic_vram_valid),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .w_sprite_collision(w_sprite_collision),
    .n1177_9(n1177_9),
    .w_h_count(w_h_count[11:0]),
    .ff_half_count(ff_half_count[12:0]),
    .w_v_count(w_v_count[9:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:0]),
    .w_screen_pos_y(w_screen_pos_y[7:0]),
    .w_screen_mode_vram_address(w_screen_mode_vram_address[16:0]),
    .w_screen_mode_display_color(w_screen_mode_display_color[7:0]),
    .ff_current_plane_num(ff_current_plane_num[4:0]),
    .w_ic_vram_address(w_ic_vram_address[16:0]),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0])
);
  vdp_command u_command (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .n551_30(n551_30),
    .n1656_4(n1656_4),
    .n1646_4(n1646_4),
    .w_register_write(w_register_write),
    .n1686_4(n1686_4),
    .n1680_4(n1680_4),
    .ff_reset_n2_1(ff_reset_n2_1),
    .n1061_20(n1061_20),
    .n469_8(n469_8),
    .ff_next_vram1_3_13(ff_next_vram1_3_13),
    .n2015_6(n2015_6),
    .n1490_10(n1490_10),
    .n827_35(n827_35),
    .n827_32(n827_32),
    .n369_7(n369_7),
    .w_pulse1(w_pulse1),
    .ff_vram_wdata_mask_3_9(ff_vram_wdata_mask_3_9),
    .w_command_vram_rdata_en(w_command_vram_rdata_en),
    .w_register_data(w_register_data[7:0]),
    .reg_screen_mode(reg_screen_mode[3:2]),
    .w_register_num(w_register_num[5:0]),
    .ff_status_register_pointer(ff_status_register_pointer[3:0]),
    .w_command_vram_rdata(w_command_vram_rdata[31:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3]),
    .w_status_transfer_ready(w_status_transfer_ready),
    .w_status_command_execute(w_status_command_execute),
    .w_status_border_detect(w_status_border_detect),
    .w_next_1_8(w_next_1_8),
    .n1836_98(n1836_98),
    .n1338_12(n1338_12),
    .ff_border_detect_9(ff_border_detect_9),
    .w_command_vram_write(w_command_vram_write),
    .w_command_vram_valid(w_command_vram_valid),
    .w_status_border_position(w_status_border_position[8:0]),
    .w_status_color(w_status_color[7:0]),
    .w_command_vram_address(w_command_vram_address[16:2]),
    .w_command_vram_wdata(w_command_vram_wdata[31:0]),
    .w_command_vram_wdata_mask(w_command_vram_wdata_mask[3:0])
);
  vdp_vram_interface u_vram_interface (
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .ff_reset_n2_1(ff_reset_n2_1),
    .ff_sdr_ready(ff_sdr_ready),
    .w_screen_mode_vram_valid(w_screen_mode_vram_valid),
    .w_cpu_vram_write(w_cpu_vram_write),
    .w_command_vram_write(w_command_vram_write),
    .n551_30(n551_30),
    .w_pulse1(w_pulse1),
    .n1470_35(n1470_35),
    .w_ic_vram_valid(w_ic_vram_valid),
    .ff_vram_valid(ff_vram_valid),
    .reg_sprite_disable(reg_sprite_disable),
    .ff_next_vram2_7_10(ff_next_vram2_7_10),
    .w_command_vram_valid(w_command_vram_valid),
    .w_sdram_rdata(w_sdram_rdata[31:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3:0]),
    .w_command_vram_wdata_mask(w_command_vram_wdata_mask[3:0]),
    .w_cpu_vram_wdata(w_cpu_vram_wdata[7:0]),
    .w_command_vram_wdata(w_command_vram_wdata[31:0]),
    .w_cpu_vram_address(w_cpu_vram_address[16:0]),
    .w_command_vram_address(w_command_vram_address[16:2]),
    .w_screen_mode_vram_address(w_screen_mode_vram_address[16:0]),
    .w_ic_vram_address(w_ic_vram_address[16:0]),
    .reg_sprite_attribute_table_base(reg_sprite_attribute_table_base[16:7]),
    .ff_current_plane_num(ff_current_plane_num[4:0]),
    .w_sdram_refresh(w_sdram_refresh),
    .w_sdram_write(w_sdram_write),
    .ff_vram_refresh(ff_vram_refresh),
    .w_cpu_vram_rdata_en(w_cpu_vram_rdata_en),
    .w_command_vram_rdata_en(w_command_vram_rdata_en),
    .n185_5(n185_5),
    .n369_7(n369_7),
    .ff_vram_wdata_mask_3_9(ff_vram_wdata_mask_3_9),
    .w_sdram_valid(w_sdram_valid),
    .w_sdram_address(w_sdram_address[16:2]),
    .w_sdram_wdata(w_sdram_wdata[31:0]),
    .w_sdram_wdata_mask(w_sdram_wdata_mask[3:0]),
    .w_screen_mode_vram_rdata(w_screen_mode_vram_rdata[31:0]),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata[0]),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata[1]),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata[2]),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata[3]),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata[4]),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata[5]),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata[6]),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata[7]),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata[8]),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata[9]),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata[10]),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata[11]),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata[12]),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata[13]),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata[14]),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata[15]),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata[16]),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata[17]),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata[18]),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata[19]),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata[20]),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata[21]),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata[22]),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata[23]),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata[24]),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata[25]),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata[26]),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata[27]),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata[31]),
    .w_cpu_vram_rdata(w_cpu_vram_rdata[7:0]),
    .w_command_vram_rdata(w_command_vram_rdata[31:0]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0])
);
  vdp_color_palette u_color_palette (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_screen_mode_display_color_en(w_screen_mode_display_color_en),
    .reg_yjk_mode(reg_yjk_mode),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .n2015_4(n2015_4),
    .n2015_5(n2015_5),
    .w_palette_valid(w_palette_valid),
    .n317_10(n317_10),
    .n551_30(n551_30),
    .n550_4(n550_4),
    .n550_6(n550_6),
    .w_next_1_8(w_next_1_8),
    .reg_color0_opaque(reg_color0_opaque),
    .n2015_6(n2015_6),
    .w_palette_num(w_palette_num[3:0]),
    .w_palette_r(w_palette_r[2:0]),
    .w_palette_g(w_palette_g[2:0]),
    .w_palette_b(w_palette_b[2:0]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .w_screen_mode_display_color(w_screen_mode_display_color[7:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3:0]),
    .reg_screen_mode(reg_screen_mode[3:2]),
    .w_sprite_display_color(w_sprite_display_color[3:0]),
    .n469_8(n469_8),
    .n521_4(n521_4),
    .w_vdp_r_0(w_vdp_r[0]),
    .w_vdp_r_1(w_vdp_r[1]),
    .w_vdp_r_5(w_vdp_r[5]),
    .w_vdp_r_6(w_vdp_r[6]),
    .w_vdp_r_7(w_vdp_r[7]),
    .w_vdp_g_0(w_vdp_g[0]),
    .w_vdp_g_1(w_vdp_g[1]),
    .w_vdp_g_5(w_vdp_g[5]),
    .w_vdp_g_6(w_vdp_g[6]),
    .w_vdp_g_7(w_vdp_g[7]),
    .w_vdp_b(w_vdp_b[7:0])
);
  vdp_upscan u_upscan (
    .n1751_7(n1751_7),
    .clk85m(clk85m),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:3]),
    .reg_display_adjust(reg_display_adjust[3:0]),
    .w_h_count(w_h_count[11:0]),
    .w_v_count(w_v_count[1]),
    .w_vdp_b(w_vdp_b[7:0]),
    .w_vdp_g_0(w_vdp_g[0]),
    .w_vdp_g_1(w_vdp_g[1]),
    .w_vdp_g_5(w_vdp_g[5]),
    .w_vdp_g_6(w_vdp_g[6]),
    .w_vdp_g_7(w_vdp_g[7]),
    .w_vdp_r_0(w_vdp_r[0]),
    .w_vdp_r_1(w_vdp_r[1]),
    .w_vdp_r_5(w_vdp_r[5]),
    .w_vdp_r_6(w_vdp_r[6]),
    .w_vdp_r_7(w_vdp_r[7]),
    .w_even_we_4(w_even_we_4),
    .w_upscan_r(w_upscan_r[7:0]),
    .w_upscan_g(w_upscan_g[7:0]),
    .w_upscan_b(w_upscan_b[7:0])
);
  vdp_video_out u_video_out (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_h_count_end_13(w_h_count_end_13),
    .w_h_count_end(w_h_count_end),
    .w_h_count(w_h_count[11:0]),
    .w_v_count(w_v_count[9:0]),
    .w_upscan_r(w_upscan_r[7:0]),
    .w_upscan_g(w_upscan_g[7:0]),
    .w_upscan_b(w_upscan_b[7:0]),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_de(w_video_de),
    .ff_v_en_8(ff_v_en_8),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp */
`pragma protect begin_protected
`pragma protect version="2.3"
`pragma protect author="default"
`pragma protect author_info="default"
`pragma protect encrypt_agent="GOWIN"
`pragma protect encrypt_agent_info="GOWIN Encrypt Version 2.3"

`pragma protect encoding=(enctype="base64", line_length=76, bytes=256)
`pragma protect key_keyowner="GOWIN",key_keyname="GWK2023-09",key_method="rsa"
`pragma protect key_block
UvVbIsoSL7SsMPr02AkynkrsgZ4B+S8m3qHCquBtRfAED8MvxomV46UuoFwNYonriBEHgmQaUGlg
q0V422UI7+psxraInap0s5SpSFZhwSAJIOwSYdW7HwRF6lmyPhCwH2rvLmmFeJe95uL5g+o3DoMD
4AjxXuOn1O1XVvi+6NA6GZ5C59XFK0BcDOCfFlMpeYtnqVmsq6hIl7w7qWu2TuyGP6pOkEz72yZR
MOghG/vzyHsvHPFwTSo8sjbJQQyZiksG2FdGR2cEitj0yywFlalAI+3Jh3LUff9e0cwqIZdI3Qvo
5OSKxNFNpTzuOLEQxMALOilACuWTNJx5jMPA4Q==

`pragma protect encoding=(enctype="base64", line_length=76, bytes=59184)
`pragma protect data_keyowner="default-ip-vendor"
`pragma protect data_keyname="default-ip-key"
`pragma protect data_method="aes128-cfb"
`pragma protect data_block
hTSGJHoT6DrGzCd8OvhGdq5Y4xYOV4E+aHLxYstwamMPgaKBpjGyt3reO/03bWY54Q6+zKGo/RVY
7Cr9cJAFmcsP2ghhbfHKKyfXlMQ71CKqhhoxUwJmWNhx4mja07pzsKWa6k9dcvYpZtCDRoA51akQ
4nrVPlUK6PZzEiuMcO+j7X1kjIr0Po0B/3u9W6weqNL3WoUj1s4T0kG3GdLjnY1oca0L9Bd2aGwU
GGWO1y6Qwpv5c5M6txOPFPU4me+s+1RKz9hPmRx+fIYucBAdt4gvbfLtBE6Q5sPckn1vkYyGSane
EnY9cJ/WXGojw64SezPcznRZ/j3p5ZQKJGwmmdoW6tqKcPrlIeuoUWxqdfto5jwKc2p2fEGAbOA3
LYqNkEBLf2Gwu3ScXqcZB6geq6Wy6yeo0XBe2aMDZBRdP/z/Z8B6fMa3ZRbxXhJnOjKCUi8bV7aH
mtrF59nZAIxUH1wFl586xwprNntWI5M6oUnKBUNZ/GzuMhd27IlyB/CeB488SN8pynnzVuj7zd1F
TcgXgQrsDVIqskcTkZk5raztEuvAMWMZhtJVAnXAmvuFWjSB8c3tvBNdb4qMNuW4Au5m0iT+RuAM
KmdrXqKJ/keNLDe5OdqHCyHZF/qhpsKYSVdqkHGAv54CObqQFhwVu4DY48oNOaEJ1IwsZx1CkH4n
sPj2g4cVPzel2cQQOQukA3i6mKUq6QPLe95YowcpnUpkrSigX5bs0QikwvDqMLEjm1K2mcNvp2lg
LcsUX9SdGmKvmMBjYZryWgbKB17ILpXhWZ8JbcSEnjapu0wBQYa6Maz+yEVSxFVczkvf9EpL9FrN
i74R9tkenwdC6qLP2zvL4tvcl4frtdhd6aWNN/I2aDQvnvbED7P6Jka1+S0WHvWOiFkaTCgibwyV
23Y8+Lh1yH1m34R4g+SwDgRWCIebAD+II4paKxPDWTNF3TR511Pn9MWPovYUJf3G/OHEOyzj4G+q
rQoMSEEwu934iM49e7XKbWLLeLsaiEFF4dAzMQ9H8emNMYrzLvF04Gg8PznXQ4wWATLzt/V5Yldl
Cp59hdvJJttHyMm/AL/xCbhFy63vyFOI1Ffuo8TZbppRB809EqPaZKoOc2nr7vfvaXq9D7ElUERi
eEB9Ns+uZZFk75gwM6caUU4jsIphjNeYny7b/y2AR0SFWN27HLBkpKSHcZbNtdDYBmWznQlybQzr
vP2wuIO/XHlqL1hSFJkMLfSUALpVSvaywbsQrRsJYjDU0EIW/0LlTXSyjhFfbQgErgABEyVTmwBe
6VhmMmdbTkfTkT0oQARzX6wVTFnBtTy4E2SXVNhQILekVcKiE3R1eENhi2txH/PAtd7v50D4w908
2vjJXd/yP0AC3Qrzuli7E4ZrYloQ+cHLKONLB7Kng79G0vj9+RApGsh+0O/HtOdgH5kLiXJ1j3n/
i+Ewz3/E25XLWekAyYqlv/J9sKCIzdBcUKlGxHkuqkWoghddX36LaF/NIlu497Q9qg80VcLBYKBn
PrLFQrQYiBPFqE7wbI5YsrKs6tCmoKPkeAZGpeA9bf2qBTdoDG9zNxOaYOPpqP48cPqMAj7r3ONu
6UiJd3mzpecqzXGPsnOfvcYqA9HFfgoLA4xHIGMh2nWZ2z0YvCfWX+am1vV/ufsh4be6/9WhNEWW
kg8V4UEE5oZK9p/Uhfm/YyzeykMoVKB/Jh5wicgBjG0IGpP3r0zSHxtzZr9yBlgMRxZUNbzb0e9P
fnZb0uBEzej4Oqi24tyXpOAftMofjcERz/oDD52zL7hz6jshCpIkypT0f5osMz8h9hxUTu7lee6j
W4Eb5oLLHn3qMvg0w+2fXgbOFks9ke3cro42tWcEbaUP+Vd1JGw5GDPBn3V+JR5NVHfI6JbZr37J
pZ1bjkjVsqxdDMlB7OzIddLaFeITdDsw3MsnEFp1M+36YT5stRF23HgewhUOBxjoxrJWph9O0XwM
2JBF0zMYH1N+cm/rMx0+UZxeXYSwDE6NSk59HCZPux++RgOb2pioIoUpISQWMFt3uOoVfj/SQa3r
X0CGe7lYTFa7EHjivkxCdx0qoEutGisZF7vSDJkW6qIH/CJi4R9hAa3N8ahNZAXxUbctnUUHF3OL
RR0V8+b73zTwHqq9xJ8tshbqrhESty/bDCvbFX2KebidoD4P33CTo427SI5yb5IsQofRJy8MFw4c
CFEp3K4RPfkh2icOeUwjbyK3PpwzItLZx62qttDJsJ/kF8/aDE1xXKU0h22s9SFE1148bhTWlm4J
e/oPc3/P9SstS6nuB513uwHQEYGoaTJqwu4zZh8CP7UXVAQVuaWjlzAbiWHrfdacM5SdRUmifoa3
Ro5iLR3hgCdwtoy29RhaD7GCNLeYHhp7x6fszWIq5rltsryL50XNfmy++9DN9HtcxymHo2HUzoAw
jjcvQK488ei8SFtYA7FKpGEjNdOD+Ay9w0tKqx6U2APYL4LNP913PX3Da96kb1UfsOoeeF1H7Ob5
jldb6NMmZPJUp2bemZtz2Bn1lNLz3/PWBKD9XsZJwA/WHSa1YjigXboEGLORuH3z5NYrDOq68twL
NIsw42ZPJ6X1LaFrGFj3weNzLD1w7u9nQjnMBWx05yB9tXGvkb7VSII0Wr30PoTdQYJktHDhgNzC
+k7KIBRGjW8Vl7fNT4I9zK+z9pO7uNyiSXJTmucf/aup4/hB7BeZH3+MCyotcBhKCUGJ7azdN7id
WyGbcZR8QO2mIzsEas3a6A6VmJOarg8cJE/gooFlfGYrJBZTHF6O2270Kyu89SvNJQz5S0lgsVrr
BBbUD9XgSAJ+Vo6SpMb5NDcmcD6NCfhuMrkO6trULiekhfMFphIu98B+Ki08VnrqYDdwqF2NMGDC
eJYmNVHMmVBgq+3ggI4gAaSd4+GtI8rYjdk9bUSStfM7Tm3HapoSuNprJaowytosE+uDNfJ3ux3z
XDmQrZTgUyCHQ+wN8iFyerz1CLs/8egPX07BhsvNqrYtozZi7+kj5pFBQbNNOsncU0nP/P3pmE8z
5U0juO/AQae5L6wDsAPDz9Ncdvx5rRUtozKDLH3GEIySoHTEDlorW5MQ7Ye8VIcnS4nUPuPslbx9
/V/lfWZr4NOadY5rsTqLexjkFSjvcEp7VnBLJY/bqaJLafnu3u9PangJgTUJx0rwh4brq9myCPmA
v7XFtVKh6kL4IA4hHaQ+z3DCOIH9hkvf5tioFNZWP20s7+7BMVH7W36YqSCpwTDbOq97ZCtHlx50
B6IQEsJJIX9roc2hpTeUrOeMNAGeJu7SIAImgBr+lL82JdQ1RPmCh33h3mXbgRQgY3cQEqAZMW5w
xvUAG4Kq+kXznGHCvLKGFOqIFvQl4a9cxLRwARu5rASFHDrctTeHpDm0pzIDjqRxS/ctxFVT8w9+
n6Hs3Z1WIT6l4bClj56kS1hHtsiPg2gpLXMsgLtKl97CwAmDtGLs8t3H5KOJi72z72opTkbGHCMy
11zkeOU4hS5wSHW+q6BhgM6j5hn/xNCenJCGmm5iKGzfdbECdumheenwt2Lb9Gjb6qgOQeQbd2VU
/uKX9dAIyrkrkHDM8vRRUjBylwjn4b7M7wiVMfVaqqmXDory05+1wnuoPw0o1IbZyEC4SyGJ6wLs
XMjqu4+C7wGJpwtJSeLh64Ta4qRA2GgT7XTznGiETGsNh3nrkB9cvi/wAxLyylcmmiOnXyMiEVNt
wAirUSkumCuZiR1vlwkqMmrS/QHCllVBoIvH9y+4iDE0RJKRHKDJKdUX6cvD+FDkIogAbZ3lj+PP
tMzUql8E6wxJw47+8sM4vL4jt9jf4DyiSt19TfT00x9oaWjmxUdGi4tBkloe5Gf5z7QwUFGCGtmT
7+fpiTcdKUcmcNgKWwrbBN69YRCQxBhj8ECVw8057sppI4yPtQHKghT7e3IeaqPzLULtSwjwP4Wn
gRm6cxu12XkAIAfsFa6Ug3X3RoZbzKRVMmiQ/vowtEBB/vf5EQNhz+NPHDyS/JGSXBDuettXsLBH
YMa3GPcVmAo4oWUwvUcOuipQOHrjt9x0sy9L9v3MOwTj1Oof4y1AG7Z6c33CYmiRXcM/z2DYrMvp
PAnl14A1EZ3oJ9Tyz7q00rKUTj5qhbixWwFbCthZqQ7gaHxUVADKqnkWEsDNto9654ytvhriRHNT
KNDodS3M7Ok2csGjRPk6n6yEHYxhlBvZZDpthRr7NVh3fVoWOVQ3iyqqhOL8XbJ2JGlTJUn1Enja
VXjNMnD3YHZCF8+Zc0XAb9PeG5Efyyx7w50+UveeyJzrSR9ir6Wang+P0h/QNlQC1rwFWYfuG7PB
ayHqjuyO31d5gfjiuqf/23cYknSYsCU9KIIvQ6zSv5EVPlF1wbz5nMjSNEGmmAEhxt4OZ3dpXgsk
MKm46HQdZvHRzXFk8Quf9WLqeX4VdLdBQHjE3Sod7TJA81dXnaoxWT7oE21EEc2JI+7SMrlpMDOX
koy4Nz4HEZkPmj5ijlCN0zIaARjkXPTOi15HH4Hg8WWKLYaWj8X59JmvTik9YGs17hpldVUVN3Xw
9Sa1PcPpK6fpX+O3TB+R0otXOEmCxpIF/hjIVSIqdi2msGXF7Y9vaNKpa/BaP6ARhMVt6FygBd7x
0Py9wh9GytGzgy+znKMZzj18t5R2NvtFG9SQbMYiLiWlmHbYpOeRROwiOIVUND4rP7CzZvHEx8Lt
ixzz8413gO5r9vb8/VQpzUYfHzBGxofaWqOVE0RssqB2Tw2517aW1v/Zk9w4K7Em1Yf+LxGIKo6a
Vb5PWaQFkW7SBEJWRQaUJ65kXd61v+e/PCzFtKdMzrpoeMOLT3HMPKTCwIkgPnvYqaS5IzhB62VF
VZjW8GmrNKXYWjE90G10ka/786T7FoYJk6H4N/Fj5EWQ4K3a4BRujUeC14wKeZJvsXVXIo/dBR55
NoM2M07pSGSu3KNsDHhrC58ZmrNCyo4yo/78VrBqrdZWQ9Y3YqAWpvlhTW+NISTbo9vFeZclLbbt
cgkldAJIxE+iYdjVLeiXTMlzhNMbwkPWQ7F3xwqDjIIMJmtuRpWZzPJz7oB5gLEpZJHZdIIdMMos
ZKr8lvACUHmcc5xzsZhDu6NO6FnFlsevgYiitRaapW2XvyB+8AZ6rMW3s+Kthk0r6W5cY2ZPWgBw
brFc+gLuljQA+kMnxVuASJI30B1TwOoX6nXCJXqMXp4JmlIX9YP52licEWrqNqK8J/pn38cvZdec
3yT7yrPVTPNuUlIZ4U9h0WT1LagCrrzC1OOKcTzTANzNQ6/AlNNI5EMEiiUCpcVU+VhrSSWbOqjS
3IjTAocvvVTuCIJzDiY5terQm9OvfKzRIrCg5DVpSqzkw7uUnxgYFVJPpQANFJxtH+WNWyz/CbcN
EF8geByTmZwR2jTRQz/mwd2ghDGI5b02v9m1xsnx907GWe5GJK08+MV5NHle7ic5pbxrr53zmHjj
0CU9RUz1FluTA55+vjZiKPwRSx3j6ye5rWrtjd+Q8ZWIRVCHo+wokAyJBzybF+ZjJ7cCEdAL3FRg
7b2lBNyfG3tqZfp8YkGeMxOSJtPcXlt/CXJE7mtpxgYv5bLZDaEiEGPIW35hh2eVxRBSk3UMbdUm
Ql/w01PG3fhTIJ5bVS4AulD8ewHNxeAUjptw703qHgSkkFcq3Ata9ADUHIM4GyzK/yCAyJ3vqjLc
F+yygXtbi0X68jrKuGfoVpzPTOOAGWGHXMJVs8GSb5YOH1dLYYNPaOihMtUpKDdjytPpcJ3IIanF
hK0gfRndBEBeIVwrIW5q4pmWb4VYDVZ3LsIa6V7skJfruXbWZbgjmKaR09e31gvnFarZek9SHrVY
WCIgAghek60/BysQDsS0hnwSaHFFRkq7ESqP/6OmyV+J98XADn5yxhglbZwQgJn6XicaBykI73Zu
B00OUrLpUFoY0jhviQUgTGnCZoyDCed60u5XSlL6+7P+rPFeacsSDEnNrwYTCNDMJcR3siv1pTro
FlQqeOoHRCXEwGXI2R9jb3caFqcXU0c5yRUWPZOHdfnhOuj5RS2wD/zLyAtsLAJ1d1ppoUgUnOiM
0nyX9YZN9yUSCtDA1cPUk0q3d+Hci+YK3smwOqE8L2mk1WXouE8UzpOU7Qb/OH826Y5hgmIs+ip2
p9jliNiO/RhYH8GsBdMDnUIOzia9GdYTUF27GsRPXy3AdHa0GCJRF7BVEqhhJLCD6I/NZq7YFXvQ
0C7pCtujTOOTy3Cde+IWNi1p5SLyng+VkvtGYZC6WzvDBi/AH6t8+FRUprIfP1ea2UgSBykzU5Vu
d7oBmPmS1GlQE3DOmTlNou4uir2pUPNGCOYGpjYV5JflB/OUudm6biHKLhCDgNIMSu/N9JOgpRtW
S1bvqccszhys8ILkW7caJFbmUh0Ekyd29UWBtxl6bj6spBD36kUqvvbM0ZUoLk/niBhbILm/sjBK
GwU4mQA+vtOu4gg5AF+abWcY66DpjQ8atztlHIf/OrHks5L6ceoYHrPOy0XZv+flrPRkMojaV8J3
LX2comrVSbOyPTTAFfLYhaKqdX/1tO5iNeoAwKjFe0UfwWRBiIXL8uxQObKKOsjGKKGQy3fqi8xq
ccKZsxEo+N/TsJx0ZU+ukQqctCTkipmg0rMM4fFptg8EjEyVB5D++/wk8js0n+1D3w0l+lDstebB
namP8v3dkUomcpx+pQqhdg6QTyZ/YLlKFXgHbHP1m4abDrnIEHpt8KtQ/9iSYiAUobmSuUCbVovs
JmiaawTrwt5HOfStt0VQpEseVyYy1tf2quBc+TgyU0zR1mebWvalySS5iegwRGNtVCCmuiamJ2FH
59Ky2QwNCHmabQO3uVBPp6ytZRdRejqyOw3LE66VP+qgYlmyJNjX7A1fEzKfKIPTwJxcgFLRf/16
Ncca24mea2pPSJz1tFB5k51+q4iO6lR9GvGZuSL+tz/EDn0gIc9cPGUpQz8/yGYHR2rTTUNNQHQf
ieXRSizDIz3ssjbaMnqwIwkmls8oXtxPK34xi2X9QIcQrmavZboIV9N2y1Ng2aN5U/HEDxW1sHxu
iAQng/vg2ZMkmUzvhjGDSu80AXZcMMSEdU+IMTy0RJ8guWvIgMKwjLL4Fm9L/0iytvLBiZgqnHNZ
6nkkN6QDg6OzYN6q4hm2UPwTFwzHJY2xlLNOPnQEU7OMxNz3icZujZwJIhL8FLzrZAIw0CS8Hnub
LXr9tkqS8ysJYVg4HyZQK/IRZqan+24oMfEk6nxt0Ga7O+6vc0I1jJxTeqvMNr0ih2Q7BsteqObN
3dhtI7YGOff/qzPS9EcZrYKa4aKDrQKz0RSBRhMTRSmNScSk295QN3BG2jyCJI10WnS6jvG2ctJ9
G7t7ROJxAdUAI7h8BSAXqkjr9x0gDBE3HB720uqBww9oEDRWSd9u99iFb6sVQCRWolp7WGstpuO3
rPezSLsHpj+7z6aU8oN5nvs8ziHJiLkACYfgUwMiVFq8fqmhUl1zsxiuDH0FdK7UHxuxU1ED5eCk
GAWM1zEJ0iuxGkbbHe3mu2sSyZhKf/E1CqYHX8wRH+UhtPyrc/efH02cNAlH7NVl4lmz3Q6lrJlQ
SjP5oFyMvdMXNwzn+Yrhj0oKL+Wh7iUbEAI42X9d+4FAdrrYpNi87808Iapxj+Th65g56Vi+tRh3
gDUICHggueON/q/x5n6NGpi4+6BcymmZXOMiq6XS67eOnU0Wrc9i5Z10QJoBu/fhv1zFcHGbvMMy
Z/BiRWroH/Lu3t7PF3szvrf9gTNGMlxMiw6IRK02+ajkUL/w8o+H9mhHDycCPj6udwUVADuhP94D
dndPPozNimhN5ba8Os8NT1kVukhbmCxLY7K1stTAM6PWetmQfu6ApqHB3JIY2reIJtsOXWIkelGb
+reRYTKt6ToaUK/G7YGkhcEyAfICsl9Fpr9WwPysqZDzmstjDalsiuX4JwFW/FHgqXnZQrPRqYRr
KS+orDRtjtRTB/fnHUJKoMHFRhb/Gl6NAKCNIy2o/W25N2xcbamtIdeXUoSPS+4UlRiPjwTZG81D
X7UPUpVViAqWHyv3lEo3fqseEOWBvCo1TH3xdcrXGgoiAm/U84uznVu1Gsx8cycem35pzEhegGoX
cdYPhN5N5V2ZubgUzHXroRZGbQdChqhXBiCTOCyvdx0KBQPZnk78FGtHSC9xHbK/c+tvG8w2JPBD
pjr5GxUBisy1qxV6V5ydwlH7mzTBoMCCByrMePxZAsMmgb4cldShfWP+VR4G6rcB8FefIqQpXChV
oogPsmqQQFwpAxuRsahDa0nNm9chgn3kIJci0y9IP9/+bv4/4TC9PQUBvTKHjjGQfLIa/v8bms15
W3Kpa+v/UkMrjG2EBAoGqkLYSCWHUEZef3TASp6ihucBzw1a3V9cOVfvB1Q10U9+Q/JYeHH0vlv5
36KS4QpCPagiPB+00AoUXCOJqsT+L0Fpdjj9Hyj72qmAXgD04IMoJW2gKAs2kw/N6o8nWkp/BJeo
+5OiPQcxAbePwae06jvbdm6zHNMLugIOF+D3RbtpKJKxuzJrlflZb5zyilQZRpQE6nlH2GqMkl0h
SGxBeKi083abylMqJmkpOYWRDM7wpS297CbPapAxi8LmnBGWOUZjt/HwTxuEevbPiZb/GMCoWJWb
R93kcfsk6pvwYyZC8GAm1YXhZwk7M8bNIWC5UCzA/8XvnlJheu/Mqg77ZL+y/jv1yfE4CfECvTh+
VhfePevhskA1Ynq/JonR+aA+5IZMcvFrtW9QiLVWd4VTCwXDikpAeU08/tLrQ7h8FL8rF543i7vY
hLTTYrur4dkyVtzkaFDTNnBE/h+qG8jX7XpoGIIPEZXL9d5Cr/B11plHcVVzakpL7WXYPYiuP6hs
B3+4JMbCXeUEotXf/Bz2hXB53X6WOFeHQ8L/RgxbVU5I1X19WICiSBFrpxC6a1upDXN/4RRF3C46
bjt6X4dmGiUPiRqdHVcW6CZ2iXqi3quPzrQboRC4ABXbGRD7cBiAZS9N+h3hLgvb1ZdrgnhkZBlw
96iBU104JpBUB6SDCHmveq8F1GjLju1mRw53oTmeJSB1wcARUwaX0K9e3bUBavzzLAZjR5kRexRF
FnXhMweKttVKNSTshX9+Aek6zmqwyNBkjfgzxyNi3kTq6liPx+YXxFHUFJMv/8d6WbMPgg3m6bXD
x1zbmhgimy/bDnWKslrMOUlvKyZ/z0KJjoMc7K0YxHCmRNZFjAVbVKE54A2qZ4Dlg/Gs12CLQj/p
cOfS5Ofa/bPLvrQTzloqdoqoOMYrlbxBoiTNmYel5YaXktTGVLQYuDnJK095TbNs+jSHo9nOB0Ne
eNRKhK5BVF0bscq297sOQpOnY4kaGHXpx6wgLW1kMnbeC9KhNse1A3vuifFBWhkeUxgRhYoTxdgj
6IE2M6K6uwq2gXwKVllUfHNsGVOETZozwdWDuAXBDL1ck4onvYt2So54+6qnqkTt+rb/xs9jo03y
sdKBxPInm9QtgN2PA/UfBxCQgZDLG8oXA0gy33reT/ZyWgMAhpC6vCkiwLdWV3mlM6xeRTWbgVnz
7ioOB8laV0zo7FWzDD2cBLjq17SRfUPIwFmvpqWkWM+cdp8iAllwZ9VVcp7En43IYTDpcdcZTvCB
qshCw4MI1yYlfvNp6n+pFlBjyBeW7bhPH+VhTql7eqLtbd5ubYlIRR9pJWbLUGP/DGvZN72YJ3JG
btCn40Hmf1rMqfTSF5Io+5PwVlz+kUvi0B1tHbLvL2qoBRvyIJUP104asDqUZ2ryNd9ZcqCCSalO
ss6WRQGjVXiVYUIr1Qtc/Huyvg5j9cOcvfgWB/mnjp6C4UrdycCrPhGJdFY9J31/zyUWUGLe3KEM
eUccuv8iXI/EjZbJd87eCq7MWAjpnF7SHBdKgVHtkXuCaoYoVYUnfX0hETRavHcFBjixcrTbo4dg
3EqqDPFItViFi6Ucgg7HLeFwRmNZui0sZSF4o7sMVOGDGRHa1ykzeyHXQyBu3Alo0ZBBsndyGDXM
QkZsJ6XhHpHmO4h2hSlezO9MEXlB/NjBR+SbAOVhY8TE/gvX01MjwufHfUg4zvbDJYz7UqgKm4o2
pKSUT9KjEvT0xO9e+fXdfd/lm993Nbq6SIZXR3/a8/B2oA0b+g+VsQpyVehBiC58HTdW+kQiBsVr
L+OJzMSPdW7jmgwQIeEjNCbkAirQhj4jm+70p1lOA7x4w+GaUPdOwKxvK08taNE+Y2YFeZU4BLIM
Wmv4Qvn4+oV+lnDoZNLJF7SaRNY/W7nj0eKWnYCexBiIN4Pyiek7N+Qg/W0XCOstUzajvPFpdwF1
W8IRGaZAxk3UGKds+bkwuq1Y2awJeRdbAlrPX/QbYFifPZWRo6GeavM1oqDjaa07qdrpojGAfFYg
5KOQXwvV4GQ8zP6XenbFo/tMPiCoD4U6ajECDycU+q0fYsoqP9/mqFuCURiC8IjtWVTuIRmXQ1+t
bahm9hFLouF1RsaWDAbvNIYw95LjpQlabHAPB5J5E7HKA65LFkxRUW2z8ljU3bqnqW9CsMOBgAJ/
gtjONCtYaRWs9hyW5zHROsfbyz3xEtKD0tyKL3D7XbyjxVHnQD1/zdcD56cAGBpIjaUKO/k3Xesg
HyVNQ3X5S3oui0SrnhUWDB+92wxhQe3e90TA8MvaiBOU3lG/V+B/NSvoSd8f1O5HOmw8e0FCSlFG
DmFuPJf49p5Coo4wcGl1vc8iKmlZUJ9tXYvqVKw2W8qUdPZ0ISthdckgd46lGwUWV7Ilg0ox1/mt
qML4RpzdZXkBoT2tOERWlF2skc25kDLNGZLEV8KO/0LjuMSvH5+q7STvznxQ/8AwfxwNzktmYmDV
uj65y9+Le5fQEOdY/kn/a8eTThpgr9lgV15BjG6JY0VL59pysd2dje2CwDi7By2cfLMkqi5zQUSp
WLZMJc3B2Gd2pKnsYrTJ7yYX45VA2ieCOUw7IYjnLOZ1LnokhEqUI/jlXeARs5ROxBxJtq1DByFY
1eh8FOhxmKtxcFCso1SfjPdNJt38/xOEX6wNBItiZ/qTYjbwtt/MJJf9l6jZ1YytI4eKeoeD1bwm
n5FpJW9x9B+ibKZarh+3iZX5RBuC6WzgH6R01a1SzwfKmuWvMZmWw0w4f3DP9gYxsmfS9bevFWvp
dSvGNNP7ZGQ79SdYPi1sIOe6l2WSqBLZcrwUCL4Xht4feRjfBOtBfD9WFPD8ETVgLrpgmcQwh6Ms
G+AKRozZCp0aGDTuwE9qTZpLBGukRNp5RYczGGqBmqDUNAXfB5K1dGKPHQ0cMFyOSAMuLuRvNjah
c2oCkDomL6u46oQ1vMqXyUGOg1i0caRXlH1MFrY6+4wghezlGCL8fdUdcdBYeV6YzuE0OR1cO/0i
GYcf7k+LmaAyGmmMdy2corf2xFMLoLOMqOzK55JmKQx/+syqq1Nrzxc2cC1JqoAXXw7lZ8gff1Nc
f36ZGl+BDUzi2AjkDpQi1Ti5vP9BlwZa5uuicA2A4u/7nTBJr3DUSxp9ITnkwU9NP8l+hSoVihmo
8i2QIZIyUNHgc0lWdQgjaWqTsB5vWdobEvssq7pJ0NXq7DVpSxHql+/cpHaDLCHKoqALpRDXC3ps
dBFNv9KBgGh80uoltmbiRYK79ftczomoqIiPI53eVTdt7vsQ4FTCOXvP5pztuibmkyMEG9iIjcKw
xrSRqcj7Fhxg8iMY05cu/rX/xpcKkDPaooM60g9omqNOSH7W2O8IflMDOWSAldExghtd4Kh612Qe
oIwTLT7rJI514tKfnplGdh8lMiI7C6S069xFt8HRVY5n0H/RMN1CvPLlXr4USBTBOLStlgdg0++h
d7GU8elGCqOfrXJItPjjMVSs6v/zIZ5KsF/LfoSvwCMh0L3CTKrreSXUnm0Heh7LqX5N9jqMM/pU
VnvK8xuNd2sWXcGHUV6y8HjkR282QdefPFSTAH3nJ1v3bchIUcDpActAxXsFB+Pw1qUq9mO0XpHT
KJwDxlPN/x2hYe/Mvradam7gmRP8/CyZHz8t5UT/ul2PzQdIwpo3P00B+Pbu5i6cprVf7cjpml64
KSyQkaVztRPkitzg7+4DuhhijQV1Lre7wY+/Lnd2/FPDDCchp+2CIvPpL1qimDg/MaqdfEh1HSic
8fnozlO8RQBl0cbGIIXJlTKjIK1AUwEehBTDTG7+4AwP9r5rdc8dgRIgpDu70mnrWd410LtkG0rm
nw+8QSxDqaUjo9KpsHlZ18JIuO1WiIYErGX9Sd/aLTPkkEu1nMrRRwi5TdG2WgNEtC008g7MhV7T
9PiDE+FOALYRqtKHVB5vCjUjy3b2SvYfb0s6k5z+1vJQ4G/x3O7uR89PZn1ivtPd9QBpudJNLza5
lmZZIx5ML4DWvR4i43EzUOve0e0XT0SkkilbQDNoAyZZjmLzJ6/ntJebxeMt50y4cMb5/sMS5ix+
PtHK7aBpe6ZERBpyQA91ichBwCv9A6Yu9CfM6CE65Zn2gxOEbtQov+gNyKp4Zia8IPNvOIYffzwY
TEiyIEiNVsFoRLOjyYvkO3VPG5Ynqm5Bao2O9F1L70yaR08pqXd5rAJjSLXLrIWezURu8in3X6WE
MI0ppF+Zn2dOxuZrSFLOaHaNHcmjKm/tM99eAHujuaJLfIInBgPNOF9YMJezid/g2E27Eq7dIIpi
vxN9A1l++UaXPnC4DUfOVnIy5hzLiVLY2YKpIcpQ8NE0CHCG11XAl90HFUGMBd43sQl/SMVhAKHW
vuYNWYj5qv1q7F7QSoXVNLt54OEVeVdsv9/KLAJ4zFX+Vyv2jPIsLE1IShm0+dv0KUM48tmtiqZk
y7sRlrilvxW39q4ikFzU/rS/A9aK09e2N3rT8mHCIDxpQqU+Cn1Owdltiiwy6ObBdiNlgH4hUdp5
qentmONcUCg3Gcx91zW9YujVjS4MHsEbYWvvmxd2EQJ8eBhL7QXjCLaNNZOYJPdiPGBss8owemx1
wJX6xnltWzZqlPb+8QQTQcpTqv5Edk9yuCr7ImOUoDrALGVl7rHpUMu0GIkDtIMSCsjzX6p/RSFB
HgBK3Ah7RusK4JFTkqmJKPTwTP0oVoHesdqTievgI3Mj57AmMf1ReNraHeloJq4s+q1TaeC5df1T
uWDCGb59IdKqjcA4LTAZMFprAGR8BVfoTh5IWwvVBsR0J2lkQW0WvH75cUS7uFvr6SzW7m1xZ0Wi
LI0OSZRuZ7T9L7sdnBE+np64Z47VYE9afbQVCIDP8pltCJ6QwM/WPpGejeeaKN1XPIyRB1XaOm9I
o2bGqxICYumU63VywrJP1G+nm9YeQFLIydZY6mTNUy0tjCr2iyfnnBBebIChxodAremrcZO0HYGK
ORiYD5h35DLlfuVSymMcvvEuG5jxnYhZsZOhIkpRDv8Y7y2wGP3Nr8ZuPZ/y7gTfooK3h/oSuPTQ
/6SIKqfey9mI9hcMTS+gbIDRH/vYIlGJJVJcpHj+ElSYhfwTkS6Pn52Vgy0SUd9ERKgJ6JRFG3+i
J5XqGPXT5FrYA2HEUO21/YJ1QQegy7ZxdEeZ0da0KTTc4EwPjSKmA2zbi7qbt01MFW15IS6dRyfg
fcquQzx9ZNz4BCQJ/wCAzEbXM2fE4WjkJybO4+ZG1cfbI7Y/QUdE4XK7e6QgJwdnwvWT7K7o9iHD
zcdlo9OsbkPaRFoGd0v9KO4eL35Fy4RDqkoOEZbTUqpXz3Y8SkrgO+2EoKP2ZtskyVF7EDxeXvmW
qgbyMeG1wN7YgmZDUPO8AeCo5W5k/cbOCD+nVwCrN1jQo+dQ4713MjNixDUiy+jheQSMsi5VF1zZ
DCGJqRwF/wTRz4LBSM77qd+HlHzPxim9g47Ta2qrT1bWpM+pcAeHHoh/DBIGPZYKRa71VvXXU2+8
9wEFtsE1lIWwcTVeuCjbvyj6o6biMUIVWEUWqD2t8OnOu27gUt+wU15oObvHwAzaYcF5An3YVHCb
QMqDcK5FXvRPZ8RPb13dQlo/AYZRkmAs1EJuIfaNz750e5nPlo4ULHwsgOm4a2J7EVWG+A526fQ5
ONpHzEI7qLdl/lNU9NX1j7/Po35aSIzvkPEjFlK7ExHMxG+qQetK97kdmb1TvFIfQY2xFXry8NDr
OppOz4Lw6Uch8HNEHykaDjm2SHKydqQAA6St3qCCXx29UY6zKkClqyIke3GpfpMggkWqRvZyxUia
8+GSxO6HIF3Cm7X+EkaWDUEzC5IEVA4760YDgPNXo7VOW6jhHgGVXmhxArX5OFHK1wZcxn+0X0Xt
ZtpJTU7DC+iOVAE4DoeVDkIOvQG0xaYlkrtx3HwrRRfe4hgUAr3jdlzoMnF2kRJrUqpX5yP3D9XP
jWlvb5mhGCsmBqd2fm7n294ET/JyJuzhZISUGU4pE2d9f8p8n7Q9qJH7v1xBuJjOWv2443Ll0WXw
cwuKlWqQop1K1JFt2L0HlAsBjc955mKpPtVYhC8hJfW8waUTYQp61NjaT7gshE3Qf8DpKDXugON2
Bq7WiG3eIaGNxp3Sc46GH3WEsz5ZlGtLr9JS0L5h3QxJ7Oco26uhXdQDklrzccup5+lnq04UJ3v9
4oQwOzOrmf5NjsRMqikA0DCmtUcCsszlnXwUmADq7BBZVSyk/K0vgb3CEiqU8oqO46gJBFGni10l
mxiIku71rjZpYMomZWRN9Qh3TWz/odJNtS3mcRoO4kqj/kmezkWIx49v+EZsbDLaKh77noFpFsvn
3TXtCl45nxx3+C0ILz+h/mMeb83k2khlZSeuAFECCyPr0ePuz3Ue6Xs2FXGJfQ7RZDGNlFHF0gS1
dPmfGwvZ70FmPr+EE4/jz3ZOdYqvYilh0jwyw/ULLXObNdUtD9akZjytlwbxy1NKY59cSEYxa5Ei
omT+c9moQxMjPDq0YfeWnA/mZM21cVFNKy1nKrNXK5SOoBuOHkN1TGkKYqn/3o97t9dvUT7Gf+nT
BtAdDUOiar/ca0fOnpLsZjUF0CkXe8tcIO4sWEMk+P0+BcAL2ZWqLk+7Qki2yWbHsw27cra/l9C5
eTTgEpKyCmYewisc5tH0ESsyY0AoCXwfz7ZbZAdEiZf1GCgquaE1rf7xFd35C8gAKGsn3vz9nc2+
0nElcgYlds4l5xZd3/LFe3H0jfHGLwJhO9MM3wegzbAKSio9exo+HyFCo0qr2QMo1RPdr++5YPDg
dCnsU6LSM2seCrutr2Q1Vql1vmXzvYBdZZMkNxYAZglDsVwAWG1o4gvdzO8nLa6QdH1ypGqC7ffB
C0u1FlOC80xcACV5VpzYWWmj+R+nPzo0z9zrUgMycAYltI6c93kKI80BoMPvVSML9Cw7p6vNGLmO
omsQDrHPMmWLqTkQexnPp0JZAoVypZgVkdGkHia+nnpqEYRF+rM5eExpCmpo7PkwaD+mNdFtfd45
ljyxJJuSDezy6fmOvtr6zdktZ4BTVFQBfEaqRW1gJEWKGQXYO+N8aT1y6jYMeGhf8hADVDNtiYJh
Cz0bVzfCAweDAvsPF3kj9EByNYesTrv/1yrQ49sAhJEEEIpQvJL2L73DFk7H1KF7trOaAcQgzTx6
MQEjVGMXPR5kmq6OS7zmR8WU+XaU69ghA1/9+cTD6zRoVlbDu27ocyt3Yf0XtZVHNX2gwdEGs8Zg
77HpBynomWeMbR9HVnUPXoNrSTf7S0LkwpJpvfXREa6Y+4zTkpe6RlUKZ+SDhJpDf/LqZX06pZnL
uRxrywqLihzaxZjvdNunVawFcDx/aeu7WEwTf38SVeQ3RS+T0TXvxNU0Jq1XCDwmRWoVIYZn3BKz
ztI4HrrLKCkLy+XJeylIJ1G5oEBWFqlUdQTIFm/BhBKKGmYkqNEvYq3Ol3t0hU9Rv3Ia25Yq1x+F
fhYX4wTn2EEP6BTqk9BkUr87bX/L8lJgWOQsU2cyMaPn0vt5P59ieGe6GJEoNESM71280rNHBsDB
2dIDmfHdPJl6ZGyBs+0rHRxmOWT2M2EUlvrAqcaTXMGmvhebSbBs60zwALpD7QE5bbdw2akQmZwK
hx9/ZbCAUG9/u1BdYCG7d7dBgOPWu1aMvz/nggzQygew0k0Spcx+5Y5gfc52622PsWA8xKFBVKBK
TE0GJepif1V3Lh4NWc3d8N4rqqOOrYmdoo+I9zJyRml/Vtpa+LmPVtM/bVPxzitYoQyURidhOm8k
MK74x1RZ7G9//O6mDoJbzPSbrz5MmJCSuNkc8rpiVYMoHvldUax3YVzS/OiwcyW0fQtzZX0kqKuz
Q55yp9yOaVlX3Gn4GfOjW8+Zce+HHtl83duVXMotY39c1cdWv5DIv6MbtxzbpaSPkjQFAmkzUIeN
xk/2FgEBYL0QIKXc30TSkH028zQpeug6zjtjrnMSkqcjhB3S0EEUf7lm11q5MhBckytNLV8pjeQB
RPJzBgQ8baucY4n9br1GfoAdMFctwdDNpxwTDTFSSbC674rcOQRP1WedtQ1JDFq5h2/8+vVizsEX
P9EcFSjCUJGXPqqzh8lEoSGGdpNW1/tGBHofvJ0UFR76N48WDlu9PSPTyGM4od0e5ZYc6Lvqbzhh
Ch7PM9xnYZqxz1V8NE8YUOK3AVm2LhQh4BHphTbEPrWEpkBGvcKXggRoY3mXzeMM2f4GIWs/ssHX
GkOsoodZgDoTUWE8RVQnivCxGXHP4fdAeJKTjVFpSy/hXnPD5TOJn18OLWik+y/EterW/SXTWOhO
OXXeChWNm1vpcXqnf0kPGJcrGMIxIoqEpRRg/DTsdsSrvtsYJD3TKLusS0wT6VlPTy8k+YwQw41W
1/Y7OEJaK9NQNcTR3XyuWFDWwaM9MPF5iMxzqtlM8UB2KahqPTNZt80YP+mAZ/lOf3CsgB2SLpeW
/MDOaqGAxzc9YjucyyFm4brG3VX8yS+wrB+61V1F4UlI6l37REOQfsz0n8/jqLHbqawerM8n8FoA
Tc6UUeWCHIrZVz8acsApsczfdj3igIfy+VDbaAf3Ml6+m+V9Y9Gvh1adt4lnVzN/t8Dy5elhGutH
vWwh0qgp/H4BGHtCjHPNWf1XqecDzIgWH6TwPGXsnKDSR1ZfZOsZ391JLSUwtxhodJsd5mvk31Nh
ISDagI5T6iCWTl4td3lrdEvjKT2WS7pLupgfgX5E2ifQOTJXDrnPxB8wwB7xyW17MxMg6BPiQz+Q
5teR1ru21qlV9lY4xL6JVA572hCxN32o+k2bcHlG/CWe/rnXrQc2cRsdvU52IPcMRC5WAL0sK/WK
dfrIpwCd3TDSDGYVIBbm1HLo1RgqkIacIxqEYeKANyJcp2v6pj0kSy3xcKkkieynZqOWncOh059r
F5fyFcgL1xsA25wN8D0uNxmNQKd+rOAgn8Ylt/0ueQmkdENJ67uR5pIwiehsFSlaT1GY9e5Pma3z
vXERrs0COxHcD+YKFmZz8oKiAQ2AxZ/6STHFaILplgBSoRcWAHroasGHOATuXZ2HAKNZUAlni2H/
VTdmvGmC7on312Fk/FppopvBNJqov1sjSfRyunZLew5hEM+e4Gtt4n39tztVs65d3KscCpfH/2MH
2kgnrZFToYPgf4wzWgixbnrwfO3SArkWx8CJV6qEyGjES66q4gnpYZb/1OLty8ItOvgZvpNj5rBa
paQO8EuLKNb86DCNP1Zqx/umSuvxAS+kJtM7OkufZWWFjSqbKfCO+YiISVt4KOjHvwtEE/KYGepI
Apy5oogEkTQwB6lKRLXVxLyXaVn3pBGwXSQjMR/carJOFVwl9hA9Xvxej0z+3Yoq4e9+5sHOVVCy
ImZUQ3hVA7ossAqlfWt1nsbWfJqlQgJQbwYgYo2xsAsgh/mLxquqQafKB/72TERFWARA/7tYZdMc
Cm6G7y4Zn3+jLcqaSMb7AVxG5ZRyYvzInxZOmXOcHMewZnPZvn+BnF35ExGzrVlQ79adQtsXslfp
XTW0JmFBnNMlfcY9p931MKAKvCbc2SxgdfbY9JLfYyi7i7xt2RDtsFJtphzMjdcxsvj3/ksiwZ25
hb1zoxGBbU89jVbkAuxDxXLiX+5ilEymYYvMb+M4cF73IPNLVVUXnz+VYiJ6qXBON09hEwzx9Cdu
gUY35euh2/yeugYP6pzjgUzfaSHj62KwHq82Blk/C/079EElzmxA6aT89JgHNFm4fxTW2kQ8PwHM
G4j1/K4aR7uqo7EtHWWMnjXAQUj7SBb/t5kiZhCIEm0d5Gdmkpb6wHK6vrDyz7VKRqpc9tSrW9Ki
5nKjEChXJ+AC1TdZrS5fLd43qSP96oKtYMmOuWv+lyxQpTGAJlWPF34PITwVowudN1FjxCz30u+p
zVSXpHT/oS2BMyLCFSCh2yAU/2d0Os5c+qI12WUBGpPsVpXo1lnKaSkQpo6H7yYRfvb34Mbgh5+l
gl5O3Wma3R5xGhEfRxop1eCzViBoOKM77gH8TswvGGvVHyGwzChrnzAkk//XTH0iJGC2eVAh9uEr
hFGpMT4fAnSrlqcfItWSiB8pNBv69vEU7iR7gkb3+CkX9P5/d2pmZzhRbi9Iydf0CILKGEm2eY7K
9t2RsQuNwhm16nQpKL9e2TD53LCTSUhDKuZuFeaHv0irQE0qwMkGktWKq1UCmxWCRqfltfSgFV8I
GtlWkHo165ShCaJA1MguMSPaoqq0ubQuALBJV25ksOa6EEZ6UYVAQdmZ/WIF39QwYfmi/Y5HafdM
a4SHIJtTnnAumMmx9QxLk+S0xvgLMvXgBWfcAZb69NMlECLM8gJf8ncJ/zOUDBL8qlN4gfD7WKsp
rQD3W2x3YLcNTg9Vsa0k/99NB/ZO+rt4ZDDtb67ngZQ5aH9Y3Fx+qjU386nhPDmhW9lBDdVI1oh7
xi4AxPNZZcDD8S4gWRgsiwCpfB4nVAM8eW9TSS5zMAayxbsi4jrzCouvwfRsaUOUxHvX60OMKmo1
fmTaH022H+92uOb7wvP9lLusjUhsgRXq9TvqWZ6XaRnIClyCyW74e+HLfyETZoQ5eiXcTBR3WNcJ
9Ah0YKTbd95MGpprgPFx1u1r+z5dKODd/JclHsm4z6mKGsr0WnYjsw0bomGXwAGwdQSJpjJv8Jbs
XOo3V3iRErMuXEd9ThgGJP7E8nr2jAvPbTyrDmlju0bcXl80YVJrI1WbG83blB8F2/OhJ0ZJY3Ps
90gV0e2maIuS+AejyvwpezME+LdoBQWtGOy9bpGyrHaOd1SikQJUQQeRmXe72mvF7Ks5xZTnfDmT
5d6/wBiLVWGoaUQKHsDO3foWJ9koYH+wPuDe0D7V9Kb4NYgtIDm8SkV//2f32z0ZFx4gGexMmrXw
dAM9RQ33NsyQa2H+VmdUlY3d57tejYy3vmcmmavtUiGhY1gYHdlybO7ns9Go8bc8CdW3LWkV34AK
asmYlpKF7463oj9YGUMNGNQO3hAjrTFfG02lwXVe8B49aJhFdSgTDKJfNWqzT+mNW3qRWbgtfttT
rUoVUajEIWDh9l3KmPy7mQO7BC59v/InubbCPgOzuGYIQQBgMg91/9WzNNl72krT16lpLVFKEciB
6sYZ0MzEASPnwLJKf3kkypsZO+wQb0pZW+w6ZFffpCdcWItkllakr/T3plWaLyNKK+985vxAQkgj
CwLc905mxjpW3te5Vlv4i7FzyW+G+hdtYpmtLmi3ihWkJkEDdh8k6Ab7QCI2i5dBdvN46oRmJV5F
ooBBlM+zE6T+KyxMiDw/oGJr++XNCm7aK6VYUmUeYpsu+idHWk1Mx+71YQaVXhI5woDtBHlNbmxa
QUA4ubiAqVz3FAihQupW+49UEORaawBhxrcidbAw9v9fo5ELi8L7YKlPWPPrWYYVCUiNs8m9Y8xS
DhdDsfKg0hO0i2I18efnEF3/JSuApNQE4udGpgHOZvE67lSvSKdmCDk9uq9KpQwNCdU0NVdqC+Qd
26E4XJHQzIciggB8krqUBBNFulVkOpaD8A/P07b65xT417ct4P6zYpehkI/Z6GVZG0se/Yn+Jq/v
iPpPZg0Y7EFnLaFgosm+pDrfH81oeeTyroGgO5PGgKcVRAqBY2kUFeVOLkg6xKEzvzNdxzX/f7sb
wN+ZPZf+NBPNZ21keOrhfvS7EJ8Bly6HsZ1T3kTdLb64/7WTPyOcV67HWhVlYTVoSg0DWMQRf/Qf
94QBqAJp4VXOmCr8oTLoSSTru6mTVIrL2GNQf/+ta9BpccRlEpxRbAI9ifom+uDrq5ULbF5ely7B
1uW5Fbb6jk4HqoDCBNlbYosm7OD3fYEdXj1OBpM6ih6HHg0ek97ZKqdZXD4j2bo/S4JRA7MpLxWW
7TKxxVeF3yNhcczpR3tPg/7jP5zGRn6kvhQ3fsxiBavOyP0Awn07WJVFDYa/EiGCnMJ7KAOph+z8
vlNgvbuPvuekVF1zrSK0L8bOkOB6MQy2eqCIb9tLya5NlB6DBI/YogCFWisw6dHnru48R+27KmHC
65GB1PyGUAabYkxm1BBid1qyJ5V5xbQe1HEqUeXjjBZOnCy1FeOFKBSUqV3MxfkcMgk0hXPa8VXc
/PxiF1vn9JghvyZ4g0lVIaKnpoeNkGP+/5uFsqW4vaKz4BJk355krqGI4f7PxLW0KM0KXfym7Tmv
gNBe1x7kW104dkJ0MOK3N68RGw682c5DPLzxVNE2GxkjWRJGW/mtsg93cXIoTjYYuEK02k2R/ed1
8Dii7amLuS9lLaHwCRiLgPWIZST+BbnesufgvRhl1vmSWN7WsQPGwjZi91cweNME1+XASXc916LM
LmawW84aTYkaXC15Pe/RgMbmkX9ORfXDloXPxOaSIrmRzYu2mrBM8KoSSLBgKp+Hb4IAK9dATc/a
FFauI874ckAaoPCg4Ygaxqq+HwtvvkuWocBy7awOKsOP5S2n+k8pG0w0akBWaNKxmmyOdo/pl6BM
ysjhJiQw5tS56P6MlyuG+Oic5n7SXHNp8zBA9s3BmcGUxrjohc4J30B/lQtR/MWXqelMjil9UyA3
QgfGc4KGZb0f6+EF2ZL58poO17TZU0gdkiXR3tErKun75a25yqXv0Tu9PxAdXG+9q3a2+efyBBQB
Hb16RPJCwD7POa0asTkYYR6nZJI5WceKUd9SOuUNkLrjD4APsrUYGt64QaKy+KqTfmsPIUubuMIk
gAhWLTIg0Qx8T9JEVyjQ/TLOcX694vrHUnbAleXLfjcLnUEWCnkeUG3fCJ12VzBvrpwnuXhgqkoV
Hx6BZwMCC15siL1f5hethXs2YHsVgehEJClew0TwrQiJJM3ezFcXHdvvapnCZjYIHwgfZJarSYdc
OQF3ilXsmPgZfvNYfTDHK2Hl1+8PR1Laglon0EMPNbwNhcyMb9JH430OIMWIvJplrgMFqW/G7Gvo
q1Pz1ZAG4UL1eBWg2YpbMd0TTaslVIhPsATreYqGf9Cl3O/IEIQvaRzm0JNL3H2Nyyuo7sRe2Fhc
S4WdVQmJoYu13fxm6gp5MVBkNXqYP3Vc5PmzSlSCQEB4aK7VCHrJ+iIV2u/dJTC4I19GmAvxhM3z
c6KTfmqONIoat9P1ToNHcSIh9KvcNdVurPHAFuQhmAkfQhqECSESt/LqNJIiCmeH2O9/Xarxeeux
T+YddVHJ3kGWwzP22Z9ycNZ/sO6F1ni5LcqkkoHDMu77yp5jbH1lXD0kja6LGGF/JoKrQoObPncu
nrS77DQAgTncEvKyMpVkqicT9xalifpA2X3+y36YrfRA7EIWgXNl3lNd/evyfnOaIvXiAYRErcOp
REYwJlmskscFwmuVW8s3eaR6wMDawSKBOukyF0syxOYKuBVHTZQJagKSA8YfKAQPTVb61O/GJGKX
ojZVQ8kdvF5x9vVenbxjsLSFeYg3ncXbu7oz3Zk2aphLLa/LdVejQUboA4zffk26+Gxy9slfpnWf
zHednukLMhrxY03tEe8PQLFJgJYnlAf5aYuxJGmZI+tSa+jXpEUn5OI7Nmgdw+9pKeNjE6SaM+kj
NGiANcmuoQhoiQPcVeN8ZeVbOi0v/oVBF78hrAL/bb3mg1+qVX/HWsGd5JR7s0IBqGq6Ii+tKo90
1dKK1ZfOgLDNq/RpTmh64yQCWNxk860rHhc024WUuZMHNqMgoS7ggagGZLrNulgmNt/5Kvq7ESQb
K12zo4JXu5+6v8IuEoWdwsL3RReRcupwJE5l7qH2tWnHThd4tI3BTKTaeTZVNujr1eP8sg/P0k0e
G04K221MCElRubzn0vE3wo7xKZPfZyj52p83F5lffIuf2fVO1tpSj4iVkNiCdhQUCkb9s18oPi6w
ZGsfgo206PIn+2e8jHM+N9HEMABbrtuDN/6sHZRlc+MK1YfEHnGchLcQQujGrDT7rfiXQHs8O1Ja
ptZnfLstTF1rE7gJ3PznB0phqyM+sGHOOZA4yrA/1FJvDXCp4bkn+lbX3gkJDVIUpjGhT23iZrY7
SstAPjv/iIdrWK+wd9+6Jo976BD3BZUKdjgPp7TkvDTb2cB4akJKweJinervYTXVoT4Bpuop2ifP
+89oY9HY74UvfLDCkz/xnPL7fJyXXXmG5YzeKU7NP1O+132utzzY1THJbiNkePrseMxd8vwLGjhc
72P+SGsP3aUV2U8LwrXPzUE+/EO1gbXL/RfAXhffG/a989SK21e+009DZcWsoxuhvQ9UPvyfHpu+
63pCPP5wKih0h3UuwSoMhAz1NiBF2IS/xaMPap4F3fhFj/mDj5vzUecxbj+HoSArc0WNRfuxbWjK
moNeyQ40J2fq3GHoNo+45D1FGSP9ZLP0DuL9mKrdgJ1TFlxKkaEWtOi+LJIwD7JEc/YBIsbmu2jc
XYV7kRye9+FKJYIV0aajF7/QvVrVZFUU1jfetiWLtWdd0oqyw7bTsIpZDvjSTL8DYk+spqSIOOY/
O6Fq1g4/R65l1J7s+LCQpV+F+cAf1akw7qAFoVW2b8X+A6/7quczqBoRABk/uyhJXvJVgtPqbEfa
d/F0RRONKCd4vsflP6ABYnAH1o4VII8rPXBpm+ruSXzOrKBZ528RyuRxE2njghBtp61eSG6Oc9Wv
polcPwgJqSRSVrnon13c+dEHP9Hny/uqS8qP1w5BpykFD65yfBzcAivrPTwPK9vHgl/UV2EYAV5B
KYiscpGHFPNRXT2C0Wf6Bua9nn15FwCEPhVpYbO+NF26qneUEithMvi/WvXpx91SgedQhw0jissN
9aq/KEkczI80El+hjjbxW/FC+B9bog6Y3VFRvtNCJ7mIdfCnyKZytHdV0rmteUfarklHCgH3JKU8
RDQOxbQwo+nuD4QOZb+PmiG9B1eTp6vIL/ldYa4Ck+DdFusDfFy0s8BavpwlAo5PfVnj+Kfz1qsK
sdB+l/9LctwsLPHWDs5P52ly41bQ4ZTo+WGBAmWe+9+BNCbt9RSo3Wa2IYjGVoRi0Cyy+EgQtMoW
4nHNc4Z2XjUblNeiAuzwveEyxaWsXnHj18yLV6Jgi9wlD5zb+flsc2h290i6G7Dw+hYYBAwIiz6D
cU0A+URlRinMAAYoM2R95N6YbGS25hRqrMH8beQRsFYxAX3eXghWnLbwSZv9Lo+OmKdk6VPV8Z3T
J/N/ngxC3SH60bfGwElVwjSrDHFvnYBGCBL9axqWRCodS8IfyfGPx4yb0bHU6/vUWwMGX21dbha/
k1u6NS+3JN0ddblP1SDjAvNyU/s22qQpG6se6ZQ3ZismB4vPWpXxe25yuA2w0LH6dSowgoVuoU3M
rwxF2Q6BKzTDz8Mv/TOyqSFn0FmrqBerqFHtLM2Of5ldsyyKQiYShr3L7AbJosxg5gAfCpIvZw9Z
fvIzDFcdk0E/0G70qV1bnqie08GAVGgbMYma2KW9cdnt+1CDzhXb3yN+KXXyyeAVjO2USFSbnSaN
+QXIpa/14Xe4litpfC4f8ScjTpQkOGWXJozVL9hoeA/70cMnqSGadUSOjdAwM1WH/qCGMSFatNpI
J2UrdpTksTxc0oEs+I0u9eEZ6JkGgamGBA6s1de7AwKEK9Xon6tEGmIGWlftUG5azNYMbIrUpJg3
D+2ru3mUlIWiCvkQq5zQlxzy4flwDKTXEVkvQEWj07/wkbVs0F20lsWS8ye2aSEY2dRohNUKN941
sqy+vrQg25/b+Y6oFlO3EnXwJUgHU8AfbmSRsb+WbOk5/MY0tc+/zyTnFbVlSh6dqmJBCAh3jXWl
vTtfzSwV/ZfrIYsMy/2sO0q0hK8GJICM9HNajntIGgAp/vZGGXANvz991S4Sf/xe4u9vFAqiOTjb
HGoz4379VDJNHaXI4zNtZzcojLTZQYMBffttjAzA7YoxbXvaN6cLn+Dt7f2B6fjX1wgusy/8xnBI
xPa/+FEUO1NG+/6EKcasOG8ZMAC6+xr5/afT3dlut0iYmfDOaEGB+Av2bEi9Fq0mbC7shJDr3iu/
oVtbu2XD7ye6A3pcIlQ+8Cb2vjRuEseQUpUob1uZlcnLtUnWRL1x9wmv3vgi7/hDVs/gzy4ASNjt
vm8MO9ZvfaSF2YeOdTG2+VTW/P/iKwEnjZpbQbso1dJE3zQu10cYP38WGxn+mKr8kldE0h4/CORm
szARrzJ0IeMCRP0zPkk+J0bfaku6EnHBIwaOU5cJPpYP2TYDcN+DUjlcV5iKmBHW60dhxWHehatd
IPLXajJAy3+yT6J2wkQQlLU15ZZ1bv8V0phWgI0mfBPWRHWiMQG78OD9zzXDwVhNULLQbcgS75vy
CP6OeMx4P3x6QLt0DMs82/JoLgHZNg63V0Y19JF16XoFHRSUmm6oErYGXaE1JukaN4V6fVAFcQT7
KHAwXFqKyED690BF8GY8irTmow35rZ1fi6Knwdi7hn5L2n/W1LS55pdqPLyrIuO0O3QCWeb2VJSq
rc2BSCgZLFRyXzBza/SCQPzpUeaOZMx4n6D+BLzdRaGtJpKNer6hsbeFMgWYXS2lXfiytFxi58C8
xjijz4Q/VBckNCxSplTUaeiEMXCH33uloMDgGlfveD/t0Inq7FB7HpZjfS84ICYfT8zVXUEV8PGE
DDOmiWH/zjSBZKqtIvPsDsS1aNxUEYJekS0xjU+FtY7WKosRDSpTwCe1lZdtGVAbFYRJTQOiV4ro
ldGSjLqfAoxA+2Q2fZEDb2SbSfAZYY5yGP1q3e4uhsdLkLDqOvclb2qR02zvGR7wZ1bIOyXf+m49
r0xt39NQlgSG8n5LRnzQElvQy5lN9hI6FpXDJ+NY5gD1u4rNbKxESkOBDiqAxNoTK+OpDTHq3cQt
+6K3ictMDp8xwy1kDtGS72rn4NPdctnst8n9tDGgxTmj1iND1X6Pz9hD011k3J6/uWwfbv5ux0VV
PzwrAIG+9SkyeWxBKAs9cZxyCED8yQLkIiJ/yuynk5nrOWFLRu426skDKkNRQ71ymR+Glpfzgc86
hIPEWmMIPpvgYf/VL6cF7tKR15RvJCmV4gfA9o1LtWxoWW5NBhbkRbCVgK1cjHXbHRzaOr7vY227
saeh9Vbi/mJK6ZSzJt79fHfY0DtNCXDuJtQCHLHcXn3JLOBj0DuHORxSzcJIktSQuocPpUhmBBgD
BD4VSQ5g9IyGGYaSVyjKrBhhz0vsbxKklgWnvH3BZF25+9c6pKQorkgS1H0Zh/j/wCC2jesS/5wz
O/q29uCR5Aagzn7Snt92KibJmZkZj0qeFTjjaJSVUzydwjHEGrfEU1Blv9tawHpMOAyEfuDp/GS+
QIzwkSMxQAwIE212C7k4hmSF2VkzMxXxaHskAzR8mkuRHRsEv1Px34lCEjCT+2gZKtJEWNjeZoIr
9LWt8bqSIzUglP/DdndV3/DbJY0PRABIqrPR4Q/k0ZfZZ3sEExmBRfnSCssdunq2SrDPqQH3uMvW
JdYWxhfkvfw780rKOnnKr0K6VLI+O/I4szyJ6XKuPaCs3fji5C2vvTVhi7YBRLafevZQu0D/JcLv
owvDSrn0lybSO5nxsW5/I/VtewOO3KY1dgF9I4CamiAxblgiihCPoMDncHTvF8YhUupeqgohRtfq
VqC8SsnFmBemSm6ub6tqgfxZJ4cjGiFyHgH87vjUF4zAYYk+fBWIWQtxjK0athfO3zjZFAp31Dec
CcUVC/++GeQbHoJHbfuqib1SLguf0FZlnQsM70DkzpHPivX858MvZqVo7GnX3brJl2o83b/UpjQJ
FmgHeS/CeOCeBBL1LbxcomFslsxID9RoeP9mj8ZcBAJc+vPOiyNhj5Baoc4F3e31sq4biD/Hizlp
npFRr9wOGWUxLc0Hl+nk4cV6JphOTypygrQ9jWh6p6WtEesS7lDjY/o3JssAw+77PClVWpC1bJDv
xQuzi7LuXb7aMVtGGJi/ssdYcWGy99gzZqoPcg+M0RxnGlRFGoFkaKiKuFk6LTgMoLLARkWd8njq
eYuUh2ujPn8m6ysvj4OvV9m2KUtRy3+BYCzSTgAy2hHSXzfnK/gajkE4sXr8hiFTjPzXn7N34S4c
voJ4yYZ7qLx8Q/UCtYouOKBRklLbeMl5Aegbhp8nkJ/yjWbjyWagm/r7ZC+A3p2MfwyWChPrl/6P
Vr8UjQlkS3Q1oezXUEU6TntizZyS0d4D7a+8ms6v3YkvhA5ui9vu5ocsPnNZJI89IMYJAIuyCl0L
o8kblL1wePrQmWlfUJ64JoufXoNdmhrs51Yagf9gskPNmcJ+1p0oqumi+pTliXPzInDq2FAnYFjq
3L7VjKubfQoi8TjdmYhHWJRLxcR6HxkOsTqZw4+wVABYsJFU8o54c9mSfqwwSJrU/1Lx4Syfpi45
MuHs7u23UMVjg1qcFKowyD/G00vtYmrOEUHAs45fpWy/gp6O22oAlSJuSAWe1ejYxsWSW3BCRjtP
1RbOBz3VCR+Bvy2I+WyEFmGIyookA63JX+/hwzvY7+rl/ImCJNmlHJSGkF4nM6GKT5cW/BPTPEW8
yeNtr49uQfrHThRMp7srCRXByv7HGTDfbqFydCU12YtUl22KznJPCw+ZZgSII5nmt1qWkTbEl3sL
byUYRuus0i8LjJ6yZIUG/6SaOSSystaim30JAQh5vHdPx/V+usu0ZCswcqW1B6zBnOxX37BU0dU1
rL8/js8ozQTjJvGj3lXnBxd8qGS/29I3GRramEI0unFEhaKD+c4Ub28dlW9fC3MFNLtHN55ZmXY0
FCK95MWVZEM/csFvnAPmmVSa2yRCXC7UoOYoHXK+isW/hbWFiAF6dUzyCdRBKOaUyB/3vM82vdwm
PniBjrGJsE/GII15V5/keO2iDtm7asgafdI+xYnB6zRJnXG9SHKxIiBeM331S7J46ftxhWjfxeUl
Di6dddDqLpCGhDxPYJSuudmZj1vWL55qWfFRjUyZJ4tZEffMZXBGS852x45hls3yHhTN1dvkO25F
t49tQIVwLxdFmy+NXR0TGJIH/Oo8jUkoLV10Ur8B/PdQ3bIBILc9md/cPqNn3SxF6OXq4NR+TBGZ
geJTwpeCaZ0PZaRLsK1IVAuI3tSlefmuW/ngV6v9zsxpgrdZ5+2Fm3MVlby/XTZd99KLx2+YHw5h
18o2kDmnaI/yGecURxEeFSBAdQQMPLCLawR+U62/tLnFGLFFZX1gTbXw0rv8gN9AnLgHn5KcTSf0
4ihSYNlDC9knH1lGnVSaiGDl4rVsgboWtln7Di7pHk7VriUuPIWvFaQhozST6G3OiknLUNMlWcbK
ai6lSYhDHwTpBJhkVSa/SyHF0E4lhebgPcj+wNpCAVB6AQZSoIkMIJgvBfnVbD3g+CvVJZs7IYrJ
lGq/UOfRpW8Fmf3+56wew0Q0RF93kphoPKpXNEssA7Hn8R8fnJTsYoqD/6eUhPdsO6p9CJW7422A
03EjOAWH/8S2bmcY/zoPJRS/4DcKT9YMx422Ma61vkdcWuWVGeLuc98kuHjad/FA5OGfPGxw7pk6
Dgru2LbfyatYBuTUdWVMztRFXena07ByHsPeENvAsqh+xcX0DsNp53k2mqgc1975LO4T6iQhvpM8
nRxH+85ybQRwN2IOJAcDVSQ/GFtnpgbphT9a26soHyKn9PZ2tj7jMTQ89TXd1XoQzSfFhB9tqVpA
JUbZBVnC6VmctxcYYh07tr0sSQd1DVMxyHARVLXGNv7dHgQo4y0uTyuySpmfzmvsMBmRTppQr1hW
OAifRDPldXGcWA49934AHDG6+cup56TwHoilldF5rzYB578v3tUVUGYq5xEwwbouOy36OmQHaFO9
msUcVKC94sjoJDieCq7iCqBPH6lO3B2Vlhlv4lZO4QXfwJARQtK3nVXiTavHQQbxzfOcO9VtRAW2
ypsQXjgfiQ092OLsJBEbMWpBT6EE+GAdfem5kbp5u1H+vlu/b9fGLTDuSwYuN4zNqIZZ7U3mLRjR
Y+YCUf/aYf+uBy+ZKjj49/YJfmNY4bt8Ym95RO/Tg/nAeJOnBVBfgZxRPoeixaGGNfmcH/6dgp9M
AaH39+y2Pfd5MoinB4HF3qNYcM+l3ANPrBsMck73rSCySb1jH4nM05hnhqxoSTEElcWm02Fz4c+B
aPa7axyqRvH5nxJnvN4OKYdU9mvUZIGrMhqL8778sFBvQ9sc5MXRajuHeFd6BUMLem6Jj1FWVQ2N
TdZNQWTQcFy5pb3YieweOBdQC+oy3wwq/fNsx9xMleGountSMIOgVcntOFQNpASucQLh0LVJtaps
S9wmHd3cEWrDXQigeBwR81n4jW9k6e4DtmIn/CL+H72/Z3hd9Vce+ogJ2xYVX9Kfb1U5ITSeY+n0
3VfkHmP5YzKuCYbXVgdU3X8IaPi8ou0a72fQHn2vzVcLWv7LRy0TII8BD6qTncXVAoDNRWXcvnkj
0b/rroODYJdTm3qjYyp6L/gRdcaBYnXCADddoz/pJ/pid78oVP/FA5L8FgeeYYU6t8e8wbIUBgrO
8anf/7aEFhF/FIHOx9iS+YvCPgsbEXXoX3HMkS4WXzsu2N5bAq98UznQMMKdJugb6kLISb0Be4gm
RyERKK22P55834QeQM9K9Paqky1EERMjzSN26DF/6j0rWo6A6MvawtxfWH1oUsbgQGAH33Rct8kd
j76iqBdJlJEHCNwx/f1nf7cueyycw/5/Ou8VFHMhN0FU0gKpHfPELpuuQKYd800RzHgqfEM38nEv
Gb9TG0p7DlEYEruWvRk4PkFbNoF8UJP4DHUUTJmDPDwPH80pd1aivyNRQiL25UtyzCIucp9f51Mz
nAXrlni7DUQ7qFvJRrzSPCPdopjAkQw5uQwGgSU1+JZ8RDH7ug686f00rMin3sbvRFz6YGdWAoDs
+Nr/Ho12LxDKsAY+pVu+mYl4wTCwBaU0TPeK7Wdt49M/EP2owqH4GdGm4DneT6a6sPy4XY2dd/eo
bjXC1vbX2kC8hMy96ESTjM9F/GSfmvRxJuBXDhSHCL0dNyqj9lsy+nPzsgQjjtOhoqzfK2V9+YO3
LbNGxhR9Ttk5+jNR7smoQOqnXeoatGKp5KgbXS7npkxvg+rIkHkpU6YV82xTNT7QF65vWLn2e3ns
3E3SB8RM7aIRtogGdJXD6l0jVwtaLLm5WJFhGVa9BWGvguLnoDRP0touGKdaGkHcG/tg+6//4q4v
6u6uBnYVAL6o7A1VBOdopWrcnGhkFFhBLYmQFoLFyAc84elAVViydoHwU1MxvKyZVJ2ERgtRvArQ
vOk5wUvG7zLmaCh1R6np7j5fdrZ6Q6kCBN33kbXY51NkRGlFdELblXqq0U8RqlAak6Nn6I08kmc2
T+fJ2IOY4m1iOaRzW+5kU/QdwcoPoY/JFR5tZM5QsYuhjg3bv6bMMzaoMexu68OY9UCHF50PNoJb
u2W+f5sa8SwkI1dFk5d1IYX7ghKePqD/e0+2xj8W4iH+RwJUJJ3G6UHKNLxOMWVLrIO0m/6hxgwA
fhLcmPrGIJWHXaF5rxWBoGchaY+J1yXxEimJm+Kp4HrYoxfj9QkcnRC0GheSHQ24VmZKcNQUbkDL
f7xwkU0XTqKnw9BowPk5aWzyPw4qOA8Pzh7hZ/GDDRk1XuNNi/ACwBKufxSQVWm3NTR0LWGuZHMb
XT1XsjEd03Jlx4ViJQ8TTvGBIdZ0C2H4JwwKl/VKSEUWN1c96Aihu1EkWsdbYb9Ccuo06+lRWBTk
GFFmevX0xtrmn3V+F2cM21j0OHQWfIzGUJA8+2sEIj1REcvx9vjMwK8Sr+5WHRBD7V0+f+4288PF
q2cGgoHZHuIf2i24Hk3WjoG7O+f/Dvy+jsQn3TDtuyHG8dyQ3QKabR68mHzY6jwxuaR2TRaWTkVQ
3w7wixj0TqTxWOOSo5c8R7HXwETEOyzTFqWoYya3RM2aw56r22Xzx5mH+VroAGvMb56BmMaO80+x
CUvwIqngAGhqvYOGHtfAVip6lpip2PP/sqxV7lK6/JnhcTnHC8AremIXKpHmnuhNo1GKW14yevNr
uBWZAdCIhgbsnLW47gSZEK19Eajo63qDvNQlBRz5w7a1ZF5oMogPQS8HM3lQ16z1Zpjz9b6wLefc
m79/7bJl+A4VhcLqpH7M3eEVz6EMMxC3LHPtwZHmzH9tOgXj6qpvNsePJtf+zZVdabeaBXRxWIbd
zcfS59M7FygPLOP0MQStT7jDxFJANsXfT5EZ7CeM7Sp6qyymHkDMJi7GKc4uWtnLz7dx1NwG9dNd
XoaGV9tmf4BO4e+J3T3ffuZYECGVOM5zgM1jIU42ZHKEjc6ZV3cZQdfa3uakxVUWHtdR5w5/zqbz
UXzv/d0xJ8YlyY2fCDoM20C07w218triL3nAE2vBzSuGhu1DaCyqCtzGVwk4iJeGdwFOs0yRloTK
kmw3loLuNDSuiqQzvNU0XjBHAI2q3MD1moxwdK3pSRzaWaCjmWIkD7PJZ/uC/w+7anTvLaJXZARg
pQGkffGZiO7TIuW+ZG16S6WcBl2LrXLiyWpKKimaKh2kzx6IFvBVr4SQBMmwWQn1FhYEZoZ++AlH
VlwwaPBoZv34PljPO2wnuBk0mW1Dbq9ch9iHATMX4JgeC8gxiaQ/+K4aRqYqWg+4eZIBqvsocs5y
kdBpiFs7JKM8rhE0BsANBny3UntgDtwN5yePSjfJrKql13KvKA0GaRVD3ZaIXsl9iF971hlJDVd0
oHmM5PsA8kDl955xKm+TMeUuAzw3mcQofWHoSUgPzW/9nknHZRwCHS5ZGUmufMH61MCDcjAzCU59
PCDdXgm7RHzsOlq917oSK/a3LrleQLmDEa1dkef9Whh55fek8o2bUukJ9l8IL4UXqVSZZVLDb7V1
kck56LDBC8LlheUPMRbSm76qZrvRycGf5XWvbQPw6pvLl7QxbSA0kGu6GOvxcnyUUVejQNYo0Jc+
y5hP+JyKJCaiqsSIxD0brlBqo5kNfXfyA6WQ2tzS5Ql1Kgk752TCO0CAyrq8L/Z3z0l0NYlKxUS4
xdQML+S3KX2OHDwAt6/AL/dRWaR9Kd5HLbaRSp37UBKIhPw4gvsk3h4Ksh+5MZf6yzQ3ENVsNFKH
sjfOO9KTNkIwniz+hv9jy7Xgp8neIz19QHCPnZkK82ovhd9t1TMN1YZ/I0AT4oFfL82VAS8cohZ9
aVZCbK97PIFSdLtx4HG7OH4paJX7Mx1aVmtnuQz4wXfkRnbbHi45QPFg/FlOB8qvixcqCcoSQdng
xUtD7kQwutvQjWXuB3Vv12yf8W0ULi4+rw5P8Rc5/6KvgGl6VvHJ90GxDmZ7HR1wj8TeVae5YGUN
i4g4TH61NdnQDiNQHLKmIKpWbjKzmV8fUCG3s58nX8q+/nAfHO0gTJGVi1qrrpz2zG3bFqT8OW3z
CeQq0Osn1lJGv05w/by+h+iLYjiCx0rSUxJNDP44lmcm5DkPC9KSHBLIJmNNVF7Ws+zN26oTCShq
m5rwUAMjaqBBcIc+tQoBePJAHJ4Zkph9Nc18SvZ0bkfru2JiA2x1mWpBjwJ/GUxs5fZA8VOM/nk5
d5qsaJYi8oDNiXauKNGsEzLnDCHJuzoRn3t8boSA2DFOGoZI1CtXVnu5nuklCMboXsUnFBu9SDsm
M9GCxvQ0N9Elu7I2PBc2pbiAnFsOxDo6rItcaRf7b7KkdR5DpXMbPMWjAGBbog4cu9tVA9EyDCrL
SpT4q2epRUsIHoKW+p3sFQrcHV+ytHLybQW6zp7dFuAw/kTQrAMHTIrnyBA6U4H233lkNxVDtHHv
6wY07JPm3yOd1clSX2x1O6oimFZVZbnlduROJnlip1RQggm7xbay+OXaNctzsnAIyklOGABpYK0u
OLZ998ks5wH8+++vGY7CfNYDw6WrBjwmxN7yJz8oL29p7zoYbYfrM4WPL+ub1P1CErnXORjQXMTL
6HNaPGF1IkP6SAQUOUGO6QZuhsq2QDW7kFdFfE3XeoO0Nhv7EAN+CxqX9ItYivFCaD6sYYzD8qkk
jWGnPmbxp6CUUnR+kNdKqY78rRIMO9HXbm/ikFnaWBWx3OWlr7FsKMeONVtRHgVj+siihwtVVJAs
AXXnd0NXmWnoXcoMs2F8WmqUotgNM61RcM7FmjUKM30alRlGT3gNYZRuhEH5uPT33WFILS/DOWIv
nxcZKQ8JS6u7HulNHXJKyG2N0OAH9spzKVfRu6l2quDc7ync1DpmxNVjQ9SM8DdiUX3fmcoG3blA
A8aWNQTlEzLEdUx0/g0Nq/IzjhKyaSptrsDzM7kvFsTPm+RsIJikjCFzYXVt6zWhfifIn3A1fz52
MnIwStneyJNcO9QRYhQgOb5vLBb+pJ7rh/RyvV5h4AldlKX/Mbbge1wxAWrdNVK4TpW+JFidpOUd
VBawZsQqXvHdkjxj6vsy2tEby9w1Z5ZKqi0Odb/L5iU+hR5O6aziqwKBVJ5nsRc/CKdC9EosWHLN
BKWxy/ske1QmvZfmWx3PAmAsM8+BXs5Ta24P01kVeJ8VXCjWLZC0389vF4GCVTdxEB1XYMs0kFoA
hXVaRHEzXYzOgOpiuUal4zkEhe0P5ttS/VW2i/bEgcBueN0xPeUDKobFIwpHHwHdzGeCLS8uPRjc
7WXscFQlQA4aHInoMgLSYx64SDR3tZaDMo75ckB82ETKTJwlmNT1NLFY27rrA4OCHmc2Ret2V1L0
31viC6GK92BnlbDOCkhkWP2fDFQJJ/+WjPAhjFvUz9UxO0Eyf3rZuUcsDi+Hv/PfZlxCLG2fAFTs
KVscDo1m4NV/SHw2yklV1EOJV3VGwCciEpI4XsXGwHl1AqqU30as2SBZ7Qo2uNalGEbzALt5z/gQ
PvX7YFWqiYjhEsKGtRzAgb7plBV2MwskShzFM+2LMPF9E1fH2pSBeG4UGduG3Vj22BUpi8XqhCWt
1102Qy5QWo0NggM3d/uP00TBkiCwtVgRcVdJ68/cHWi0LPy4F8VRDbexvtkZ1vtdKmD1b2eerfiI
ZOiJ/gie6bH+dxmjZxBFK2dkyQuPttuBt6PRDZNB4A6kqBM94aXZOqCG9vwzOJzPlkc54o+cXP0P
t705CaMp6bVKpj4y/LLWiVvQm8G7OHOzZP5UONQexq/mbZ72+QwOSs4On8jTsmIVhCM1GyCkUx3Y
zO0e4DZ6d6X4m3NmZRlVvSskpCzbJzqHcJJx4JoV1qvDYSm36jlcxKrXfJYBkpz/FPHDL4+OojXa
kdsyptpG2xEYoylM3diHSxEP4s7rj6Lg/sILvnoeYJP0PD1Wk/hrVI0WwfpXObI5M8kDYX6RR8is
9yccBGiot9mDRZKl+R7/KKQRk6jMyHcun4A6uqll3wizwQh7/7rwQd7Aft4tjSsIH4V16ks/WbsN
hsRJpgR+c64ucElZRMkDg61kHmE5IDD9Pss223Dz040eCL4xuqYOp0t1OriuvDqK4YCglYUnuB4I
vUXa75Z3s4FJh3PfDNLg9zt67gGJ7nxGNeAytz8khuSR2mY5hWhVGbSF4NYKtzWqtTcemWC7NfIr
9YUOJ9Lt9i6bPD6MnmdQuppD38m/pbrxh3RfHg16r5Qf4PqI1vZPx/q93PDrNo/l3KQSyzJCQgNw
7xFdl2rd+8QZJbgou1IOQEfwZuJm8jBl0l6yffXjIgWZYrTgIczK2pmVZYTRCRYy69YgRbmdi1mh
cmocyw+W1pjPpwmeK8VtHT0eevEBXreonIUT4y4NtQYa7ESIdtSHdFk9rl805UGwop+iUFUYZuDW
QvkAWKM01ECc8MGoTJk5xTE5nVyJr71StNSeA1B9VEMMJNs/Y4eDmmrOLplj21Vp0bAU65roIX6z
4e+0npUpzYoF3xrosUrUhH84kU3shfMeBPLBIgHp0MiqWB7TC0zzJEEtdpAayBgpG6+KVQSb2sZw
bCE6vr6SL5NrnwNj4w/KdVt+/DeXAxXVEhIXq/wgfkyrtfv/ZifEuH8+5OruJvHm6G47Diw+yZ6Z
ltoXqJSi0s5/NoTe+uwVZ0lRzgUyMWAYCnnsdXXc8rpOYG0ZlEyP2KpJ7XCAytCl6901tMytXZBs
ZzbK4jqYK/Z5B5tbAMIgXLlasajPqJjY2xU6IHr9RpSvyZiSI3RRvJIUHQsLN821bRerdKybrwME
Aj/VLUcO0Jhw9j92/IIrlZ7+yvw9dtia1OUbDdZUZ2O6DnzqN4qRdycs6O6Gm/RLH7lqt0PurkPf
rpU39wO8aqq4oDayiZ5QlyVhletVp96NYp2x37JeqfdzZ+nAPFDsgYJXFRvCzQezUYf+tD2EjUz8
CjqRVskRbHk20XAnpWijtIzBAW+d4tHzF83e/dcKDF5b7hz0d45hMWzWQpu7oOUFWQow6daVDYxt
1fnSa6THpKlahWMAXBLsXrlE5awNg4w7T3XmnlsvCBnldNDcMaKK4BUFsuPWZiepsO4kODdOsk9u
QGa525XXhns/jxFd0HlxfVUfpDOyqkgRJn3GFvJWWOXz0tgZarhMvKjS7cD1Ci4zlRzIzw9nrBbb
h95M2iwHaY4XFd9A5DOR6P87jzib4R4zryIzDzwvUcsvcnxJ7GiwEkVYsXzv9SYmwgpvG5KW9v/y
mHRu6GIg0COkisdOFlYgTQQLF+tkoc4Wf1gOLVvwt9dVZbZl9zTHtzL9JZg7EKhZdaytypC+dSc2
jK8WM+a13KtJRZyex1+QalMClJazI7hnLc7fYnlUd9AYLRHOqQ3mQoYM8MCKONX6KhFFdbk4aAY3
qTy4qreWoe+LSZPdMF//PmLxqpFhIZOKmF694d4PORLkUNHNOk2jz4DdnSx1LZNWdw4XfWp9f0NA
EcphQ/prdBlJo1RI+7cSk9VPifgsW0Oyw5G99qc40Mxzj8wktaHM/kSO0UrTMRO/RFsYLU88e3R6
PtMquyK2qO3/neCOTPNtBVy0egfP3y7zpMRDb0dOAXyqLbeCEl+cxmy27TDrYxX7G4Vgifmg8O1+
CvQFGP2t1zKiidnNTzYvu0iSE99ERnieZiECZSleghqnV/TmBUFIdsrQ1L3rhX65CCUX3m0Kt9U1
h/cTudHd8RUAsPK9ZgyWrPN07kJbz235QirovMixYDfC/h2LCqb6ubs58JcC2FAvxNenK+ZS/0b9
j3WAuOOgxPYMTdRRabxGpx9Qc7NzfusijE0FeljhuaxoFVEZlCaF867b2OIktledVeUXFtTdffb1
24cRAYVC4OQoYLdtCLkoo4ibMDoP4z/X1Sz0s2i0EDukCfxK3Y29JNiEmBITOznfYo9cvYgXbXNz
0tIot1rwWNdbVuCAfp6putNbiBwF5/TSMuTdUvyEMOMsTizz6HhhAxuP8N8UiZPTdf8J1Bt7HZDz
80jdYc8Cupf4PLhvfSjBuWIbTtUlb/nLS5VyuWFTfsrTwG8GTSm9skHvQrsa4ZCvMLs59lfe7oh6
rKcdiDD+JBi/dzTNnXu4qQLACcKai7j8yg0Qti6sk2nHJYc/z97gGFUD+2GL+PSaFih1IjWOIFen
V3maQXC2XgxC+I0eRawxYCY7ay2RPDKeLpGy2Qsu8+bDWCp8pbHT952ogNG1MlAE4VPdUfSVWNo/
5iKkUwxEySEfVbOxW/DHa/yKpXiiacCdrIO2EXEFP/zR7wvRdVHvgsZsEjVCV6NlMRi8lJTSEUXN
f675OucQGIYSSU2OY89f6JLJLJRQlYWGDYM8TZWm5pjzDjcbZiHkUSmuwekIFuDRihdkhuw/TjZ/
pwdsKmpvDDtV1pNyuuslz1jifY8bhhy4do68Qh5EJsnwJeK55xfGGZoIiEpp0oYHLD2kU9PfE4d9
AwHCj0un+knDvQeaIjXLRuihKIwUlHFCmzFK2auWIWYDPEDT+SYLsFEX1PmglwRDo2c5ZKFyODjx
FXw0mbq+6F65HePlg7PgPV0Y3FRY8vGp8njmeZsUuK/vqerGuTn4Iq+r2tAK4fubjshHRfW02H1E
hNwDp5co7mmCc4puBym/jzQvCY+CMh9dzckd1jlWChUJWCIBRAesVurWo3CqC4pvFkqAHDuQWw6S
Aw1cHE2GXmEeoYNsSMMYlBDj+871IqCN5Lsk2v4+zBmxosjtQxK3Mk/tXL0Ub7qMZfCuPEQhodjI
6jHyCaOoyV1VZ32zvnnXZ1MiaGn1+6HgZ9k79QZSmKxvKOVh5ocdm1EuzbkL+oU/HqWCGHM8FWcV
Hn3SDZ4zYPPsMTsyLCKXXy/cqDjdYZEy23guVYBolr6AlGcNBszrN5lz5fwudv7bLpFFwpL6F4vs
RCWvy/1eXu7kyLMMhlZfyfZ2pav/yAXIQTOORuHtp0T/gY8VBBqMCN80ja99wnNM6rELa0DQitZf
C70Z9GAUy59tHQL3drUFcMYeDVA/dBG3TvXTgu4yRTtsEfj3qv80ISn5870+FVD+Ch6hSmsiF33E
xzIOr4/rmvj65AhEjgnm2X+Yi1sEbL93IKIvNAFMFv+Fzfq012GRlV13nEtJI6EB4KtXUMfcvjk6
fsrI1uGgWvf63KuFQWnfQJMv/v4xnHRm/srB90v67jmWiEz4za23H0eOsqXis1+J+VpN58vV9jWN
lS3Ed4Qc2aAjN47V5j/N/Iey+legcfSZPSn0X3dwR4UQhxhCOFlXy5mtAoD1DYWT4wI5hdTYz2/F
HPmioCY1NIPnMlduWz3JrQv59knQCpC9UmjstRG0ZlH7wuz/mdmkV1YrMIGWU6ApbzPeN1ogWOpo
nVXTyY4cJt3SMnh98NPk83mJs9qt1+yMfdTi84uToo/ltFzB/fk+hAPHws4h3kgQy2bktbjU9Mgj
6b9d2GrgGxhTKyMvmH5MQF3M2jnp+KCtSLY8vOelGxRaYGhru1+PgmiHZeYzlVk1f5byyeC1lNwK
OSrHdVMA0MQiQNZeIpoBriwyDQDraE/eHEd0Yb6Z70ELTwXsebMilQev7+Op0KGgUeI0bCFNhZwb
htMjbSF5zHDAzyfT2tLah4XL25CKUrtE2IFIAhx0v2k3FTpJ8bT3GwIqAmQS9h491UIKJ7eBIol+
cUCRc4xWcYro6MGEbbPA8pD1ZZ+vEHF2bH9fpjqO8pw2XbVnEBjo2LKOtrHXO4LmZbFvCF/qp6u9
P8uQkaAu4lI2UKVrPadO+1+SsE1LFYKlkWla5JTVB4J+cDay/NZn8VedzGJhMu2HQdZbH2xYXqa0
fnz5o37d/TtjRxQA6y6qV1NLa/zwpVlE9tPiaVK7nhzC//GDkOzT/bmsUHCEJgdte+fLUKqpiYl6
OhuLCtfbO3LT1zCXgybpkLGPzr+bvXVGJoOPpJrqjOgwLPJHFrwzGsnLoxPlWqtUxVVZZ1j5vc9d
QadpxZ3NR27iZUs+vnvUdJIoK4hZOgoedPHv/F2j6tut0I4JTVdwf9zP+rvu0TivtiUSVcyo+9YQ
nxpF4099xgo402hJscSvllQ4Sj5ARNf6HzjmK1j7rM6nfUtuz0C1s/txUgDp2XkOltalGcFL23A8
OEkER9ckZ5YZ1sRo2gG1EoDkkSqackVBJ70Oz1FYqNF1IFXNQg0B0BraF9NvrQ8OvkAbS1vbWn/0
sVZrueviR+3shstcQpPlet0CoqaRKorU9NK52VPaH0c6ekzmSGbnQqwhdsOzRZYK9AdwtuYClbqZ
Hf7Wf8rBmgsEQ+15LHUm+dZBcnNGKLaUuRg5JX4TFLKfFUhMDttAr7EA0+KQigChL9nMe/omR3pw
djV+3kPWBhug66DDAmBPtW44ngCcp4sfucUgcQhKe8aqhzQ36a7klz+HlP4C/AG/wtw9AewDbDRC
VoPq0sl6X1hz8kIhArb/mWpz9qKLF6CqeT3i6QQ23RqSYBDozV/bzkmAt3xOo99Ftz++/Woa9FFA
WSdGsAdhcAyyMJ8W51PlXljQcPqpLeIPoq5ouQCiD4VFLSws5Zgl5HzWn4ua8K8wvcpp9/05l7Zl
tehZkHXb44yyDwj1n1SNDn7LnBAlavU85V+FTR7SptwOz4kfcKX4VYJxl4PlaYShYxIRrXaQ66OQ
FEeaaSU9G95GcnDZfXGKOu1BGJbxt8n1UJ/qvEct+OVBnZbW0xnJqbFGY2CHZh709sG2325u/1VS
FF3YXdKsOJgfobCr2+L+N/TuAs8WoMCsl68/Mfg2p1g28oZTHCTcRW+JRUOY/VWUzgXeQt4Db/Mn
3yn1MJChUja6HmmLtRI6TPOrXYEa5laL7Wz1HE3RQF/1RaPa+Kf5MVuMmUJXh1ZaTHuI5ZqCjYdy
ZZ6pidvQBnzw2OQ+mCJCrQROLgEdjjqmvvbt5viSTDFWVssqYhIYcS9Q4xyR9pShRaK4aeQR/HmZ
VkUMe+3WfBpsRPZLpHOdMChScv3ol2vhsKlxI79l9Ctcp3/pvYq4ODhUGbjd1t1is0qdVCH1nKLd
Y89fTMQTtpaDYCK/BP8kmvBMHaVjm8yZ5c9P9dwKfsKjlFmyVxJDgp/kNvRPeilWC0D27SBr/5zX
3AgoM8IFP0sHWk0nvTgqZU+cOwgQStG3K9yrJ7VdjhFZCNMm2L7mPZu/UjU2CCe6vOo1DOo41Hzy
TIEAAqvDqC7eXJACbQyPvedtrK7gpYpSlSDH2eOSr2Lx1SzYeA1x23TwmxkOYANQ978/iGgWu8YP
Ul+3wiG1HDnzayXP1+AOCWUwYjqWXYcGo/j8UZEKg4RmpSFxS6cD+xP1fytBcVEanwXOP+eW0DSd
4p+sJNYSDl3u1+9ISZscnSTQzuTf/gCtxizzkKQ70QuL1PG6GiYOAAKYYYC7fbY+4aK1ucHzDNhF
3VaplMMsTR3ewRo+O3EIeZQEtYvBq08cj8/78p0ltjTXQf4Ao82uzKfN76gwfXzaKIldAiHDdOKS
kzv8tAEIKImFr+0ft5UTWwOrOX5rhE/yEL01pDEnON1eBxuoSDdeZ1Yq3Ln7N4YUevN8A0AdLoVG
9iHqFiBomVdRKOdtxDzdcM2UdQ8VrZrt6Cu8gDx5n6iDszK40VO9zM4It66Xv4h0Ge/iYLwgZxLB
I/u+73lMiEDSTZmaTx9LukVkxrqjOV3PLxuvBmTqDi3knllB3FmHYJ/Vl95o7gSFunlM68wLbZhq
53vs+y4d8HC10cRJ9m3UvD0J1BK5apH0FCLzaWedEiH5uen8ArmlVchcAZ4EC0Arh7GqxFsMrCWa
SFEA0sFTTyL602zPABLSHwxAr51CuGTZtyY5Ojqkxy65OWCpqrYUeFL7daheUdGHO+rfBdsHHhd0
wH+DKI8mvc53DhfdZ9+dZALpjNaY6WP4fS6e3ajqYmz4s60HDJwUA8llJOmMDkb0HqJ6VNdeRmdt
2Bsv2jDsrPhjUZiDXY3E9mPV52U56fYYFLj7Gzwo7794wH47wp75xF3I32h/jd+o52nAHPfYqpzF
kxACFV+7GtgwNDMca8HmX329BFNx79lgo7WeotyJtouIl33WJxjM0jO9CvyD9GP89dAZFywzQ0+m
DNVzoWehWhfzcn3Df6R/gKV2ae+YGnL8aUev3lHkSAuWGGBlIZXWGtc4xBjN9kZ3AFG4V9Mh6TED
niwJgsUeCFtUmJnBJyGoJGWksOeErF2YoWlc569LYmstwKIifkRLuaDaOWjHNhC47JW6LcBl4h3U
vsO7pstkhuJg+e+lWq7MbNsC3OBLUiBBq8KgoyWNZjwhVBvqsOViXHl9jBi1VWpjAxRH9B7UgbsY
mrpSgNvGLOw/dLk875dccI07k4VxK55u8Pw0uvrlhMG/51b2Iqhco1gVnJxYqS0G8cL1zaXR0T/Q
brlPKZlg5za3gKn+bp7LvLffSw1HJQIdU70tpTjfYtm35xF4xphqJ/XfeXiMZcP3VedZhC1QbjAo
iigVbmAAs0i0nlMvh0QxywcH1Hi/pUsgM4ouRS3uVGHM9yjJyJf/yaLl4Jjhdf50aUZLb5Brdwqg
m17EoeVT6aw4yGIR8vhq+5jzd5Ri3XK9lYuXX1YRHyK0Or8970qP2kUd4+0uZHXn+n9iJTIWhaR+
H+qZVqMqmR1xM/tLvteM4Qha3LUiPTeAd51EtH5RHuBMCxtOaU4wfJpqJaiMWUBQ2k4ROx2LpZG/
0QvvRbOl3PO78soApOdPJDIYGiVUOKsZs4jkzqXUxkPqXQU7N5AwSBJ9fdLNiyyEO92lxkN5Echj
wPqOsrQz61LaacpXjeLAb9g0kgK9UxdlA47DzNOzJEIXu3NzBAi834Y/XRrMrnzynayHdCYzfsPT
o+R0g4LZoVPt1AxnaEkebqWL2Fwr9irHOOXKIR3mpVgv3KPVlUiksljyA7i0mtir/KUZSczvQ4IM
va5Cas0gb+6rwDWCSrk5nDRcWqIS5y6Xk1iC4vELzvwIakocjNKykZcRftSdwwiitUDYTgqQwtwX
m07geSYJx/uV6QcHGhjb5rc5oqvXnll2m+anuvCMB2PLCly/76Pd3hmfKk0ruU/NQvweALkiDIcr
rDLbj8u9AT9r9wKgNtRM9q/6P5NzrlIaXJExK4lwqzybu+tj8yUwYAj/JLbhAcqapuk0rXDPom7h
V27LK/br/aF9qIyQq+JvkPH2LjYBFDdBE35jsj/Wtq+z6zlZ46LxJNluU5ohuRYHKoJRqkqsxvVO
UsD9cTcpo/pnfWvfpszatv4PlXNRkXm4kaerQ6SBYB+w5FpoS6b7fNcSX1q5ejzrzCohqiPByQdU
P++kQ8igNfTpd6Y4OS9VXHhhFANiCtUGABXpSX+1rADPBHx/fFexqiABcjoX2aFVs07SQiV3aIaw
xssYZeUGPG76nkQ02bzWkylrfeMBk/gsEjUOwX4E851iqMv8d/UZ9bYayd3IsQf9AUuTb7FAgmIQ
/Hh5RMdRprwTO+bap4rE87fdVPMS5NDLASCiGIE33qsJaKKIWO2TtL0XznSV1FO1tABhhkrp2i1Y
9VzvnjFxy5y1J+jPv00U/IiWEceBs9FokPjWvR3P2shmd1RqIhTH/CEjwPNmSkP5U4VjZfL4CGPt
tAgZMrWzFMztcy0OvH8gymOh0gXCeLFdxRxNfNQPQFgRfWkQCkEuJOM4J4iL13BshvzPeKGyTv/z
Rp75Zha7XmKpThLuykFpLsGMTBg+CB5yLNzJ4AD1KvcfHG+vIqroh9lM2jvuOGkDJ3F+AokcflFG
pFUb5ZtZpQeq5uatpH+KFmYtB8qSotQjvjlqgtPZZdSyyBCPfdBd/M3NaxHBcCUE2ajJy7MvX9wb
5ABVXbHTekzc6nlpji7odsCVv2VhwifruWu0v8vNTkOHNTgBfGeYxtADIZKx95r5vAWLaQqn7C9y
7WGyJfNt51UIH4M/0E9TLWlm1UYkUBDwzcVAuiV1FObGtfC5Yqo9fpuMliqxPUXe3jLCKJjpokSU
IpAeJwWynp7wZswdBEtpldlkeV+p+BI6kPIvgtcG7/2kKr0rbpNXNqJHkb6q0Gaxo5W5ATN4BRSV
In0bCaUP7BUjK1bdsAT6pu+Bt4uVJBDoFpA8MsoU7wrC2Dkd5Ymo6vJycEwWNhs5qKCvqQj/K6Aa
ZlKHJxIIQ/jrqgsxeRtoKt70lALpcu24/RjV+Sf0R0hJhnYaHTyHHyutqYQulLHqB0g/NnmmNdUJ
r+ZJtvHURl+sg/sCYWr3jecTZI033gkMDzz2Q7eSemNxTjYzPsFE6sSX7z43nhKcAlJXqwugwejJ
z0fJ1wMH2hgYikF6N/cDiTHwRS6RpsVAWqXqUAO4B0DN06Ykayye5X7QXqJSU8fIGYkafufuBVP6
HOAxzZX2xjsFhVcbV/BC7BgawrR/fNfOZoUPepO4QDkeES3p9JxZTn0uJp28nmUe5UNgcAc/zS1Q
xZjQ3RwDvpZYMMpjvbh47xvXJRyS4QyPOEhMecC8JJ0Co7Hg25xCODdZR4tD7LPMMD1pPGympA6P
7FdUtEk7yYDm7f0AqJzTrEwKpvLcTsangLsTyA6Nc2Q8W/JKOfxFC2pTSSo8JD1dmbYurB16qGHD
QT301JGHxqtIQoNjqzRmbxC/O4LL6mbRcTh+Zickd2Yj9jR/i2GFFxcDqjtlk22VUisRRpeQ5ABX
vN7YMF05F7kl/q6aAFJME6EVKzvZE6p27jjWbsUbi/txMS8I92qgunvz5qRH7PWG+3KrKs8Nost4
qnKivapsJXfu+WDM54kqVzhOqs1B4baqJAbydjJJCRnkuIOWJq1xW5tL1gI0yY5uDfnfMVxUKKOx
IMjTchmDh6IoSCMTz/xfNHPIE1G8d4DGJOHMrB+vNKndtpSO5SfW9WFXOrtQU5i1UpXchxfkLKrV
6yy6+7rh0gaqOVvb4umcMrK8RIB/NVh8Hje5twT8EDPpmiLvBaQTixi24S1DU/iu+TrgHz72hSSF
P8gVmS0NHbZ22p4+XZsFisJRx32KO6dPnYLxwMGXaVrv2cn2IEfQdrgT0/DgyiR/U4sSWjatPibT
WIDAeTRXjnsjlYXicACx8icpuWgbgFugxYSJuMIP7dJ4v4VlIkVzGdHaCTI9xj0bcv29Z1Moy7cn
WDFUd9On5wLULA7eoIy31iz9cYe5DCzACH/wtUXw7qQQUUkrGRIlL3Ls4bO/Ku+B07oaHaHDTEv6
gur0476WhOVXyDTvYFxVTl4KIGRoLdLaJ1Uzb3ONIBmU9RuGrgSTOBsD5tdbArkNPKF9c53cTDFg
KMleaJ1c/gJ+7b6aO6l9uyhgwrmc7ty2Md8nnxT/KbSyfEuqpZHMNTRwWIgyvDDlZpDgt9+oWuvx
aN6+n8GxKoTF7GfE2ZHWKMPgoaId189zJFu8lx8UM5JOTbw2ggx9JCMQaFco8dOExpWlRB5XK2JG
jgZMScrUiN7OhfGAqVUX4LfPMks/UE6VDAWJ1CKBOdTxFQXJf/ksuoeHeKwlASmWR/Ozd8CVhLit
7pWcmzVa3GZnzFn3bjHBMWjgQAQxj4fWQqLJ80prycmrvxFLMpB+Cdc882aAgxTZUvXC1krgl3Eo
W6h+LHgAR0bLqzj4+eZFQdIMe+xYnLACxj61ngq/HX5+l2y96aW0FR6Y8IRH97PQXNlulrQXWcdh
XZGpeFShgsaGKg+edIsxeVBXUcfleb8uqPn9a5wix6FQp4yLdqwBKRGfjSRmXHyrcv2jaBaEce+l
ph9ZNPzgYCJJ76UFsaMCqwtwMQLIFE/KMjaduAgJTdc6pLtpmqhPkDZ1yOkySlPjTTITbxyKXNjh
KHlSA92lb3K2MfIIFtXEmp3UDTF9XKz3lyC4LGsrhGBk6CiUsPXYHWmKjTobwvgmyu+fhRco38Fo
U9CaLYpcJ89x5WtbE4rmzBd9HNGwM6fxX4Ceo0nX3zi5IoCFQD2QlTv2MzHLUzDtyD6ZVQEpfGzG
/mDnEmtnPcz3Bi8/0u+e59VG8Q9YP7H3mwCpPo/J5NTTZ+l+JX+EJ7jRbWRZDWDmuolxnIfSSL99
k27uZRhe6T6H/DwjVpblKpJ0+O/9P/9t4stVSctHjosPtCTHmjyIeaUQUPmZRGJSGQf/eADkbOES
sHMZO5neaslSn9cQfSDSCD6TU9EiATc3RChZOm7oCfGqua+aGfGWPhq9EeIPqwWZvKOnn35iDIsJ
LmhlgBtfARgZ0GS7X9qxlmvPpTcyDvBO5hq7ymUPMZWfZ5CSm1pI7m0gL/Jz0eqvW27IQ6oY25GC
qRct6oNWjryJeCPCFxzHeidXDvrd1B4MdaRdeFxF9lKBitRQnVJlBJJb9xnv1eszuBYK8riIf+nR
yrEL9xziUpGSXLw9L304zgqE5dxwfV0liX8foWzVytCeW2WqbblWi1sR0wPMu5Sa35vtEgLD+ru7
b2EnGIdfRZ97kXvsl8TWOf8IkSD8CYX0FNyywQKrN3bFKXwPaW+CfJ2ujbLpLP5dCcgfPhzkMGIZ
KXYeWnqvJ6Isl3vH/VRofeJoFUFrxWBgCFcFO0ya3Y4APRraicLgtNao3PVsvfsEnlaOFbcyVrIw
XGfMRX/mrKR7ZTgjZ8rfl82/CdvlQTZId+n93+brl+UODWjf/INsjRuYXee4LRl/sx2oLUpnifqi
WbRltqDmuiUPZqAGzRynInXyhjIvCpnCluH1aU/fJo97KwUjC/EEYexOUZWoT/MGyBWd/SAFOdL3
Cs9yUW7eMtSxcZPHHyCsG0zILIlqDrEmPRdRZrywitz0lga/IebLocS2DgAp9+WlokpHq0+F00nc
dxh3sZDOeAZY8bSav5Xd1LRu2isIn2BZ3ncb3R+ZjoXVXGOc+T0Zrm54gM/gLv4XGFC+mMGCib0/
zdVIm1lfmLc5JE44RvGh3zm9BFNH7R2kCYJATbSBCpRvydxRCkaJ81nANHhFXwHeA4p6BPiRacE6
3zMwY0rankIm5FEL+ZyMsqI9rkNLPqlj7iWiZOqmIsGXk2ctFdMvjJf10J9pMfMdIVBUggDNiA55
3Y18qXK73BvPkNO0Sly0oJLIdgPkxny0i0cwHsixroIDp0NIZg2p1SP2/AI31ePpbKdMLQLTS2cN
gNfkZhkM1WdNP7M8jjdK1nSNFz13lcK/VcxeVcPYpCtAEvvfh8FPHQ8SxmSO0anBswb/USI3rrN7
N+TYPzIJjQ8y2uWpM5jdPlv/u6fovftWwBH59ecc+DH+7AewKbQ+xVDhHiumWXiywxe3nfomkrs5
fV55lvb4g2uSnElaScJDD1ULUaeIRNXvrVDkCr4z7FyAaH8abGL8MHLgXp5QLMKTKhSRuQwwRwYZ
wGskf1GaAS7DcDfo3vqnb6jZq0ULNbRNSikniNjeE+D0BhBakiY1e8AcntchQBLxDFtPuG4JhuN4
YtkyWBJ/K1D4HPLx4VkzU/JPxPMj9G1kj7wf2WRB/BjUrjWHWl39A4uNZnd8/76S40AqRvMqmCw2
6U9prUq9yhiPkmVNUCB4T73jBZLOhf9aWyKfMB5tDVpjAR4qimsUYfhP2G4X4Op5bs3dtJz8ThTA
I0fBCnjb/HANzpbCRKgo7k3Y3hPLKs96yG/JhzGDFbBaeQoBOOZPoRl4kruoGSuSaPIHPt4yMNXw
Cq6uX1ktEmmT4APqWhkvr7nZnXRv56JVwCsnJ2C0KpR1jNIia32LsIGI11+TYAD6dzMow0TczMcw
Ndr/JkK9wfINJSP6f0LJEDeumyMrAw1G1nH74Ak84R/mJI5F4RbkxRqCGRpZPvbNQpCXvO6hYYX7
jBP5AKB5P4tfzXZRuLmgtXMOPetHOD7Y1vIQ3UHtLAIZ76CF+k0BXr55eno8ANAzxJQQqwVoXW8P
IW6P30eeNezLb5bAyt4f2P4jq0VKujlev04bRc78yL6U/J0p0YqM84PwTVf0SpKeP/+lzGwUuhnr
kgNkf5NhjZETVICwg6yzwaqtKXVS4BQ9BfJZvW7BVNOseqjuUjK+sVmjKeVUWj8G9UfiqwhGrxm4
U2PqRMoou2Z+8nCUGEz+lTvPPluLmy1e/+siq3ule0UrDBi6Q3u9a2lW3UlEZ8evOKBtMJxXD22L
39Lse3LImDFDqiNG5YPWXa4cHtiRYqk0pmTIkf82KxoVa8qBbGg6U6tm95QpI7JruYa+yqDLCU9k
cYvXN8xpa0sLifHuqW424/ukBsExo4wuRJ4YoUU0JsQhIZTSprgqbcNxwAMivcMXEMdw84OxTlF8
6HYrhkzOqAgE9uaRPEyQ+iA6Whd+PR2cW0Zkv5UQDWMN9KrpzuJOKRy464utxTqXfFs+Xrkwe8Pd
5XLbhoA0HsxN5zGW4EgB+gEGtF167tFU/NCnyFu6lCT52czYP72tLyJE3lxYRbo4b+OnnGqCd7U4
tlSDdLc07Rmd7dO4LvS8zhu8b9+eqXy50FQj6U7Dgkz4/hJaVxgc9bbO60Q1FwWTc/feM7sSLhVY
3jeDah1b/RZASjYcMrwZlJjEyjip/ivG7jiESYLfxpv1qLkk1kpoYoveD5b2qwf4oGQEBlbtqs0b
1lh2MT3attr9+CQ7I6njbqNgZE45ORhLMyNmGMFuvSzWpk+Yb1k/bqgo9qXcjiDMkmqJkx0m4gY9
PlinqbRyTg/HQE87mUGCIrSIncFsYEfqIMZkIF6/2mB4N4i1klYm95HhKgnjiFeRo28m4VUwaOCB
7iIAN7a0dhEUUD0o2yVYi0jiJG56G40yczLXRZr3Rzeta4lPFaNKSrr0Sl15oGsBRskPJI+b4jmp
aSxGGBWRV10wHYNowfUSxcOMxX0cJHu2Em/ARyikJbovRjuZYuIEbtFOFBzhkbx2zYaMLCKLWDig
ydDZ9MdhH1JKP+XanEQj7Y8wvTyoYh4W9MaN4S1+u3sTbldhEhmq7uObc15egm+aJQtOpywh2ZZx
edJYrYEKqRzIcwJLGf5gwJxEUL3i4E61U0JulAhhhTnS2uBF3Jw1e+B36Q0PNLDDxHiUiQO9aOBX
iIeZkvhj9SPfRD18kmm0jDol1dUW5szYPFkn0DDWaB9nI/aPSBwzU3coYDGTJzDLlj5PV26PgJaK
591oiz4I1E8Szen1/PBjOAockjAcUTaTYHHEBFDrwMao6KokQLIZYTsclKJw4qxU0VMWQmC4GOsd
OUTCwMsy6nHUX/k3hbA83uydAB245V5RFlGTeJl3mRkv1w9QRGsrU2vVhkfyQNiJqyZniCVbTFO+
k7EfTRkp449B9QaTreXfq07RCY3kkhOh1B9TC/9Tu2M6IYSThUqvfMufrJHsVwBEvy4LY+lTffKr
h4CEEMN/WpC569TpjygI6eas8aOLx2Ln4+u99yhSLbH5pzeIQcOgbQRsQ9+ffAdWu+Qz7q6W8JKW
Lotmt0oBbRGwBPQ5IFtkRANgwvsqL5QwAg+6OVAaUO52tWZUZO0vBfkIqRZKXlXagwgtud3MFTbA
U+ayOaD4Kb3OyzKZYpIGx8YaEkpiGdXOi+OexktPMXMYyP8n2V76bIC0f0X9t9CWSACDcl4iE2wg
Eao6jrAozDjY9yKyWxf3j8e4//hJVpMOsFXJLUWUUEQyyeT4EA7e9x54N/vyI8FxOIQVURi+MgE1
PaxCXXHaCEdmIPMj8pIfM052iM5rJ7HVI1E762qLkzNNYlmELrgChhap4lckAegHHqRPeWJAZXTX
zu/yYWxqUYqv1WTVEwHgS4YNO/o1c/nWs7Xxpqx1+gL6w7osywflHQi0hvXETn/tb1xLdowqX8p5
z6qqm+7dHz+SG3qr5RZwtjDzoZAb34bIgn4xNeHtdDm8edLP2exKPeq/KJ6pjAmELqfB+Ft3Tpnh
zi7vU+yKQgZ3HVcdn7jH345qcDL0Z0h6qyTR0VxiB1NINm+7XLN6D9y/RQgFR222CZMts8wpt02F
MY9WuK95Y+nlB152DBAPySF/7VM4Lv/iQqmx5Ie7HsApTpV/hoInNzndRGt6bLWQwYUVQolVpS/f
OZCFSpxnJyEY6/EBx16wZG93qprtet+XYYkK0J312/MXGk+pSLXPlM5vq95RgOaXw/OgjIZsEPqJ
Vb2EURRlBPcmKSfoabYUwq3vzj1u4Lw7E+JoTO+jfQ8tr+Du0sn+d6pfgPZGA9ch8dThWFHR0/+D
H0Nsd4vp3mtVHIQW5xLUWKZt5Gh9wsqZRdq/PdrHQFICe++pmCs0+qAfsNAZxNfAWpDv/0n+9AMG
QpvL03SCRkzmNTzt9W40NlF6GrdPr7DA6+tEcYhtRIW+o0JcMBBlr6D7M4lNk2sq+d+lZEnhHL0b
2j1Z6dadz2BfjN21UfLti2MDTFHfva7+3mb9xJcDSGi8DNHMzAj/fXM6Z+bvFEPN0eMdM7QH53F2
kW6vNLIMQF7V4c/dFaGZv3WSWiV5A6x1lui4xnIGQsXuVNwxqrfrICgjZkxNpcT87XaNlvrsaRl8
x33fFNmJxA3p1T3IHnAT1TRUMnjbyaFPf2OBo1Da8exafpcuou77MycL0bGd9/7CPow48dyCAzBT
aLjhcsoAOgLHJ6exIxrn1/DOmXvOvAUx58rmFwbUTfrF7qkTIl2f2Q8O4503mayQobE7fgBOF5po
4s54erSU/Cfm2R+L+0vJcBlS3DD7BxZyb8LRPfUG5uweTNdkIDQrLpi+UMvg+ghYs1IIfECRKaA9
+sJgQ12j5FJdO9bB167egl7rKpMraNk69J0rKaNm/BKaE8ikdgXOewWtlhP7C0YwD65Upi/x9iWE
DRoaCBf2FCGUFr3LTzRr/b+KRDR6acDumEG5tDRdUvlE26BvHZ0E5nDKwcTSb2qtRjwv9KYKMBGZ
3Y3sRECqvm/g3AEnQJfLTcB2e5ijfjPVkIioZ6kEX6YWHicts2nmahgxMRs+Gk2EGKL0fFVaOpV2
bUBo0OnRXJOh31fakmEaXlvy5pI0gvOokd34KZd77vC7FP3tfyoIyLUbYAzeD/BvIZNtBhTYsFHq
zf8cAijBH8bR+mx04aL/IlO+kK2ij74dRxX1lUquz+qcpaR2ZaZZezRrAOobPt8cmlVLayP37rSf
U109WKXQ8cyxnqZBSMyejUwbTaBVq3vUf+N69O/VTyRrexII470F4ROSkKi891ZP7Kn4oyr9Y3UJ
/S4lIY86ZAWOVNIKl4Pxm4YC0UVtOqSzVt+r6Slw6pdwzuC8rsETEcGeGHxiCjcW2+qxKk5uOWqG
7OfuFgrCHDdg8KWJ5XzkL+F7EzVAmkg6FwnuvqH8+T8wmWFxcQKKtG40BA6CYLzTu/swYC+k4n+C
HfY6nt28SxXuihteQAaISxcteHI1VZs23PnfWscdyiOJ0PeFPZddYZj4lNfsax+U/q55OKsoV2WY
D8mLIdLerSrjZiVZbk9F+azNb43i1LtCo3HFHIAcfocHirOT/b9Tl7QKr6+uSNSviqAtGDieexSn
6cMmGatOqIRaaLO3RWBUjX+nVXog8U8Vo401eFi2PDgUpW8U9eEPhDMUU5vn8HsVLadEAk2bTZWT
WzsGpuFy6xaPlkGm/1cVcKlrXzS+oB/LQMYIFnO6KcThGpXO+tQiigleoQbFq+R49BpuzprQKMcO
176r2AIxbFvXjUiIQDZ0xukSSO1SMNcTtE6CqyrqPokTGGEF7bXdp4kL0d45A54S6uaQitpf9HYd
k6AnBANt2ciKQxh9kLtdgJxuO2aopNtM9cHB2E6FmVPB9aY+GyYXHuuUvBaFbaD6PN++2Hx+cohR
lmUDNp1Bm+7mBg41OEhLgOakqXcF2VBOfnhjbIYQ/V8thupoLK/k7y+FjZPcU3r32D6BmR1HnZeo
LpJUTk3ZgeQQl/vhTgREQbmWYSyOYeFfn0F0oupFdlkHkV+V3vl/3glysHhqGgK437ozEkW1YFF9
puQr2lLiC48KHatTZugi9Fdae+SEBH5pMInPJV02OEd56E0aV2HHLQ/ISL6T//ioiFGEUygbGH0v
tcL6AZkIc7QzL9gTcLifNo7g8FQ4dFVC/zv6691tPC2CD/ZyGEBK7Jr5/mTF0NCuhla//+6wOkTr
0YFM7PU/XTWU3XJIlfDxcyqQCxA6TxDPX3vjEOcQx8pJquHqP6xmjkzMpNjc4afUWNSeOOg4Rlgx
ho5ikPsVMSVYSHDErq3BJSgUXwjZ25iGYWWtgGGCfFnodP6//3W5iNPCoaxkS5lFDh9S14v/pcxL
4ipAUMCy/YW0mchGzC41lmIf6OvzYhDNl5jNVvBCmc1emk9mqxWOf0Niq0Hm67Y5h0LnORu5QIOY
5nyfUESx+CfjaAkoHufc5l1EJzloDkuK/iM+ZuxF5c6Tr+OZJ14+LMr3GicCEedhwk8v1LsKtpP2
jxqNWirQHromdf4H8fK5yI+iNOpD9FZ2G6okE10t34isqMrcPfEgzkKSMnzW3YhocJiLds8DGLrF
ttbv8R1FzjHbRmLaRj+JjOWaTOKhrREN3VG6PWAAOxQWD/GG/3RKXPsxrtldDiIPcS+6XgbHMKgG
MewgVr2l91Vo3JpZsUwv2aT+yMbwu67MDCg5Kix459D2W7TsUOkEufG3xyiRuHkfBMnzbvValvsn
ylvH2XA+0aRGB6IdxdHiJFBTONK9gWNGU1znz+KRk35TOYpx4S96Cs+T2HtD3fsSE29T4UXK5Sdu
5o28pLe7H2p4fzyrbMqGy7HXiDFTHCJniU3ceAwn4AqdLchoSpiY+3AWcQICF9PnnSzLdOPYHsTM
m9b9E2kzp/RHMKi5ayDixlwvt8wZMwik/kOnzz/zlbPxvHQV2N4QlgadTDnLZtOazbHdNAmWYsCW
jpx2oTTqQUOGCDRC1DkBz3zXQjKdtEy3xMWS/vBNiOc/U1ammd0BPy7DYsi0SXrnYgcpCcZKVqmN
22ieJDOBothX1IDCr+YxvCJyKlufPO53hspgAgrd6ituQ5dys+cGSSUUEskAs4HkRyeW0LiQWxCb
Lr/IDKU1xbG8BF06gaJeGpMGKGNhZLBBlRgL+Jq1xlkkXwF6a9DUVm8MF6UjIcGuFpPcmVvwK7de
W3zEoOE3IfegEKMD4BA8xt58qxnqZjWlkel5Gj1jfEFY+znbxBK5NY90vhcakTiaU9GrRKVVwZOS
KtGVSFUMYVR19FFC7EUltxYJIrldIxum6SRB2nc0izGM1eh1B/Njq6dQCrawN7uKlusOoiYbTP8/
18jkuxoTDhpAkrKVrol6WL15+qQ4fy+b9CazRYozqJL/gLTf95FnW0fcO3r3zakY/Ykg9Nh4dCvL
ksksYlTETn75mKWcMLUg3iln0e0KGHfnl42XrIJcgomZMdzcABAdd1bqkbLbEuzIbI/hVy1WlMlQ
GVJ78cff5OhbB3OwDcuYGpzCsie6ZMP28/oWoVhyq6VLucMmO/Zr/yYLMKrj5rfDye+pu+ZLRC0f
jgtOCtcQdyz/ETaY8TK30Ctm3iUKkGgpGmbCsEK3lflcVo9G2HmL/UBUW9fgjqNNolGmZY8AYZUq
7QrvQdA9X0Q1bMASKAWJPFens94R+XLo2LkKRE/a3NU7axyNJWR4byPUouBoxhmnZg4fiZ7WlbUC
5cRY+gBOL0pEyXUPM4LRnmSYlTL0NcqrvX0RugdE72fU1LeQunmq8YgQ29rPpBtRO1FeUBr24e8C
dc2wxwbb6+7YkAKTru9t2dFRJXkUjEWR3yLDzIjwgibYhH1kSwi3M7hIfAZHvja9dncXPBf8tft/
ZgZombNNYj5OURaUkI5+QgyyYz0odG8r5i2g2nFdiBAJyCnRD4C+QrcRm4Lrqni1/4qW50GhGVz+
KDPk8tyN/5hioqAloGyNxm4EShYoxsXNhHSUc2C9HHa7coHp70irbeIt0toO33ZFatCyRLb3bpZe
FCF50s6Ap8K6P1E+QHdkmiuE5QC98ov9HF67RJYMj6IjKvWKUwHRrEhSzYxJlIq0CLg3yhwBTaS2
YXuu5jozJxaDTlERkKjPaBCwNnwu+rXtxcBW+0aC6NPPKKPUT3Ynb45aQyHpB4eUELIuv/vcBCq6
OVZgYGXzME8LLoSOz1NSjMRzBu+4aw5y1P+KoV+eBM9TKKnY3TjTk2RSB6tjus0KOLDMRHtg9mHf
j92pmBYiGiFNiStVLJbrpy545c+tFk8kpQKkIrtuSnNw6JhxjCSkDRGtkFDmH5WUh8gtiXQEjTHE
mP7evAj+xri5cp8qPKTJES430+WH/T2PlIBu1K2djmFbWVAaV+n5tyqz3/xNbGVZMGnTAM2sxdWF
Y9tkqx22TmXniJW6br30/UK5DA8La99H0J7TNFYIVrTsOKOKU4X77N2jB63lGNeLbRKGBE9j3W26
J5UMJr+eYZU3hggG/UeLYsCjU818Z5FQLX0oUmuMmZin99QhjMy7RsmZ+pwKE7C8zuVjBEcQK7q4
WMCfcrNgt91ow0Bxmd1Abq48v9bfRpL6o9GkDI9iMoVa9AhiXZjn35is7kgPVqb4bwyuH8Ie9MEw
jU84Ksuff9Jp3wHN02YpWbX6deWSNgBuEULORRPkBDL6u2HnkeKbZzbD3M6WFt7ttNvGmFyU5QaL
t8pp3l+Va91lty52fztT//adgt9KiWgvcxIBPBAUDjfT5Gdzpa1izLVzXtVr30/G0nm2hNVajHWr
yQ6aWmfplikt0TYfaccui2QJDwmgYpPFpmB/3OpfUjBO5M7RkJpOxYbcwtOzdFMdIh+Z2VUEF6M9
FHwt8hrlf1uadWJcm6hU86r2ghANqn/LM9fpCDdttH1QCfXpgE3iNY0TVD4+Rci0ehZPFPn0G/XM
KjgTaHvvMwOCtm0ZwZWUdc+Rzocr4uzRPOa7Yl3+CUYuVPxCNhP924ExyZUpg9zFPEdNAXVBItCd
ZfizCguy+Lequ4LeohDaSuys6dK2TlbZb72Ahus8QgfROMhYHIpNrL9BA6mTkRqBUxsF8ajo+w7g
tB0zVz7oqfi8tCZtYcDDVFlgibG5XzmItSqYVC2rAOPdzHF6iocFpcFwGHkTkpky1+jW0iY/QxNX
3mRuBVIyy+d/qcn6faBxG1f0pd7E7gxavCsMCHS3V+klz5D6PgR+JU8Ni42MqXIg2QuyAMcuvXmH
AQ0pgtn9nDv6WxSFmfY/l/a10A/LxO5fuPr9hxw48S4C4rKnVZ0NGU64MhXN2Sm3vD/R9qxklZQY
/gMiJSLtvj+yHMi3xHMKh+zpJw07UyOHaFmDe0up5g1CXA6aIl5nxdUys6XmSjbWIMoucL8jUQN+
ylB61OHacsR6aSox15zW4bVQHGWL/tlUYN8G772u89gQFO9+TFAvBAQj+KHT5TAoD/UelczrZoML
dIhJQp92IrFO3Rlq8i5Fq3Ig7CE7M2zXIIU6fggzL9ukUh8PoUlbkfbrloMOP3OBUtiHWweDaMp7
IL2xB76QeYwTc5Svjma6NFSiRylq9y2voGXzazMI8zWWDkdOPJI0yY8n9T0FmuWfN3NJIky8CNye
tKFSkqZaQE0xHauSFb3SJtRki9AzRDu/6Yhm/S8ICbgs+tcUenEUYES6rMtAAPkMiESkHHeiBR0f
JvXPOWZb5UmFUZFIW7J4mfdf2EWvMjVdY7198Iku0jDmGaAttJOkRFVeXCJe8qEj4wCIk3ZRwxAM
MLnbXO8W0MUIQPDBXW274JdIS2dzyt37faT2+CgyqyOWDECqXqrsjfsIepNNnpI9EggLdSLOlKoG
hCmSmRuUNGhbKoU4NqoQG3jmRgtPBZWAOQXXbaxBJQuS3Xl/zftnAXD/2NAaD2J6sVxRqLwsxbQx
Dpgc/5W3rg9UoF5xYOwfIHN85/YAuRmVKBOh86g6fMUZLL4Z7EdFyrklkPLnrKQZrplP4ltke/X3
iz3SiUslvKZzRGEGt75ZhkC/qib+CUnX7ry+M9tJ08OhVYcEzS0CYTx6zW7tKLpO7Ph9zSyQ6jRu
tcgAKW1EoEjDkQx+mdy9CBS5p1jWhD42hTd+Sw0FNgmF4Wj3LhU7lGa3VB2ZwEM3IJnKA37kKvja
szEDqZKpjX/toxOvDbiDaAFLV7Yx9knyWWtWPfaMKG0catba8ICJjP+pS0f5EgM3elFUtV4nkR+g
pdoOqwtrznJqBTHVdvGvuuIHFrS3eBA+OaxiNkJH6NJ8z+C/jzOjBoV1jDThNnNd9m90elaxw5AI
2YwSjYKhVR+pC8zfQXKPnpB5MMqucysHhGSIJEnHFLYJPzopJSptuuNvfDLffyW7rBycLyFqsL3U
qHONeXE2jZxmV6qlq6cs3T9oEaEMOzhFl91W9YUP00uadB8+tyYFKQQGJFZv8VoBdsS66ntw3Ahc
QqbnKNDWMbZncORbNkqg3J/DHvkMohZkzHN7xHirnaDJf8mYMj8Q5qv6a3MB5P+Brao4lcGII+SG
GiTdzLSUaGOQmoi0F4B9Cn6uXDz6QO6HGy1IMCnj77WmUz1EFmLIAjyVPrZxVkEcoBJdtobzUyYf
t2HoP5QeZc9KExFlfZ0+6dutR25a8wZKWnXAZo6K4zFiERVp4gKDJCfoBkr03YynAs9hI9kfzvmq
XJC45Pe78+C4d9/UyJdf3Ceg6SwBAN7qz9lWy2BCc+YPB9HtIenDph7JARjJtLH+uL+lWjZkuM3i
U9CVg8lgbUrqPMcJOeLYQOxDsGyN9i8hnOoP8xQKIWcFUXOwSsKrqordFmWoiCQ3t/QwYxOLLjC7
PG4sYri1dNgr4nyhfDKNI5zpCzJEex94vzO6USP84R/WM3/mmWUivVsizdAEGbfKUvbUPKL+xzh1
LKSSTJ+FMSeciifiQv41gNnRD2tAY5BgbdO+0GQqvzS+IOjdrG4oKG/zYAW1LWAoBLOshkXbBoyf
AqhmRGPZoEc04b1IBE/vtOZWFfWrcQdu2SIovu9EXF/s7lwsG94A1oej1+OiW9GvuzKlrFpZrVC6
md05tibh2zSxyEslWal50JDfdPmZ34FGtb4BXnuhBpXhh6umgGy9wiXcEij/blYks1Ny25UNk8TV
KvYF81ALfpnOcRdIPhbZF9ZKRtjNMhabJAGKc1H/+W46UWZ5GmQ+plXEnR8bXrP9qv3dAT+Qq0Sk
q9E8sz7xvzhalgbDB7mjAgikPqzoqqeEn9LU9vo7oBkZaZq/TahiAf8r69BDP+gP2tLw7g4IoYcS
9hqa0h4uBPsGE/5IUds86rOs6Do2XF/kXrIbaN8iBOcT9uh2jOgiIgyBhmW97TkXMaDzvm7grI+C
yucblMmd9Evm1dk/JPdckJqag45h0/GZ97xsmsYGRf1cOQRQwflkWmmgRJzrc9IAIBOFsXpOnKrl
F39bdO91f7Wpz/z8mpX/F9eHd2cBfOirRB1Q9IFx7Hr1IEhaMA5qTcbtxhnbcdJMYjEQe7jKyiQJ
0RKXTY1g6Json0D5/r30sPYuOFVdz8DkIx5A07pj+QTfwu/8tWH6F2thxz4opYsNiay5o7o+t0Gi
swXiFpt6yB+4XJDPPcoYvVn2+kQXZa5aGVtu9vPpAJFCNlcVsOg+D2iTwYkKMpLNxF5MRYplBgD1
hvx+G7G4B15IJIUnRkI2dq3lFO7E+SOJC3U2pd0v1nwYIFuZ0CDp5JpOLWzCEUX+apqY4+gZVWpN
tltpyWLnfZrzImrPwzpblLlXR6j6qrJ9qMMY1n5PfdWk14A/JpUUXlt3dcjVCP2BhKdPUPy53gJj
WOYjedsxyzJHgKKP15UXYCE5FeKw1J6RpSWCjxzoTszp7/BhofhdmyUUlCVkjjTKj+A6WJ+tcFab
bWH5es05GNFe34cSoSCEtGt30K+9DJQtyZhWaKIl1RG+6bWEriPo/bhNFKBx9rKcQkyYs+Jkc+i/
qf8E+Z0zy6JAbFIeZKqWrD0A4+hmAjC1TPxj8EsxMgwY4UBCYrMLgMpqOuKEj/nVpaak5kZEzQjJ
y8wxXf5051dga2COFNpYhQj0MwG2bkt8v4dRbSPvN3ouY0VbtPpfiAbunxaqKfOmmTjL10f7jbtV
Q388CuUAHcLmr/goAzNxNDS50LwtJ0W9GD+1dS48rpEHlTvlF0anZJ/4Yhhh5WRzZXLjJ+Ueha5Q
+/TYqReEykhkYHDCVsQ18yF4Pbre86oC/2R9gmo9oT8Wx0kDvU+HkHIyJuix8Ijpc1zOx8UyK9cL
xM0Je4zM8cOJzczNr4WCRTkzEUYbmZd8JE26kgG2irEscFRk5NKtdHqLKudxI5TqXvgimnTfS2QR
t8VJs7J9DCKmRThUTQWF33AvrZcwjGuiSN5UE4ZtL/zsyTl7s14qnZHyaOWNv9hQxBBRXbl25zpl
u7dK7DV2bJ1DTNm8X5K0JkKrF5wSTG2SgEKy8CVGxC6AOW48r1LGOTQuRJd8uEAZmnk2U/OnIsXC
YXkGgFW2Gwuh46mACwIxm0NGvnAIebwv0FPqsZkSc8BwSpRoiMnTzUOZO8Mk2vGsDqzv/qnp9bb4
jlfBBpHd7vLSyY/zABELAdify843I9ktprXO3iGI+vOvd/Rph5wZW6x1l6uM51opYZ9h4rCR6yHq
xBYRTOAaFrffsOjhTx/bYiLVJcQ4w7csvg3oP9rtgDj58Z55IhGKv7IotcnddQFy6qeB4x3ZYVrc
55g8sTw5ZVwC6Yl+dVff3nVUob7qE5OEwMSQgwNXE4GpJpj7Da19ncZ4LxM1/U2fQLzaQ//uJawz
jsevF5IQZqTceONVRca0OJRD2I2hypxlWOjFxVzqYQWCjRAqxkiM9TjAiuocYWy1kIPppqGBwh4t
Oih0ZWikft9yYROpI1V1Vjen+y9ilcwO/kXaZ95uVTn8BAVoJLCAf4mbqYR0tISuvelV8o6iBJDl
a9st8yBozNMsSBydpGtFEatqaAOHGJQBdWdU8YHvWaWGTs5PNibIwCF6rdBGPgf5TNO0TyRLSUp3
VJE/ShDinUgokoS410QuchdC6l/IjDZtm9eE5/OvqhywvFDnHOMLfaOvh+9hn5HB7eokvxPmNJvZ
gz60Z4Kr5Ta1ZzHavhyVWfwbrzDKaJ6QdPMdqp8p/roCZoEr3TKOq3r8pvNiDPUBQHVlsIDUFFe7
Glqr73/xClm1EUEpA4qEgIOb7mI0UX5r0Bm0yQXnceJibJmdxpc9jhwhdYd/b43NE2mddJrkMbJu
2RwXBUSbQCfYm2A3PVAWwFpAiUDnCOCP3+ECb4mi34dgIQ5ROgo9XGI2dJIFR8qNNXozlUEmlNqJ
e3DKTEtWqn7nZcjLU8IYX7zEg4/U+bOj4+FoJAFtC0PxC02rNwtBezxWzDZzUdqFr4HVJU8vhzk2
RnTJRWFQ041ZE7uZ0jWH2oZtuU3vw6gU9C1Z8enQEBgNXSeI8wkI2KShcLeENznwZ5FXNvY5awge
82Oe01CCbiYcg22gG+rFXmEriu3cB8TOUFPffY8u2NxQ6M3iW2DamAP58Ogr3Z1wNNe9Nl4ffy/Z
71kmc3pCgfyEDltwxhdcBXPsSlFalu/5Zz1PBiAQX/Jhlue3kZxSbfmgFtX+C4XWo+2q2x4zG8KC
LrHTozIUCu6LRgfkhRtCELcNXyiOAbkG5SuKuUXnU5q1iXbu1wRfB3RP2Uxhmu4liF34gkVAsQM+
Cwumcxr2yIQodwc6AktiBdIm6jQz/RqQOwB/5244uXS8Fj7773hdGBg3hhU3GCzYu6/8PdCOCTHh
AYFvGlkWNrY2oB8qMjIDHTTLirTxRcj3QdW518kjVngnyRvqmUSwyJ818CzrXF4XyutUy/2rc9QM
NHS3EIP4rnQr6RTs1ExVe5fTPxNqGVjiqPbYPDw5B/wm85nY+Z/+R4io29tY9ay0URYfwUsz+8yY
Wxe+Dmo1AkhtLYe/wW/3jjSbIC4sbxQA5QKOz8ixOq1mdZcKTH9ZrBL0znuE6F7qlT4/VstAdOfH
JpHclOfxp99PbJFso6TTthvbc9DTzF5lu/UqbXhQd8KVOQNpyi3Djb3kg6AY+MKQYCQ3TYOXDu+8
DueeCFwtdTfzu1/EF9AyLr0kIypOVH+gorU96NXe13Coq5vFFCJdoLZD8VKiW9UNFmT8OT+KNSBW
vowA6oyARdcp7DH1AQ96tfTU0aUmOBD7UATDpxtnuKWkWpNZuarQWcFHQyqlz+P7RMR73idNtz7Z
KeC9xA0MsLwrVim8HTSGVvo1MW+KXfAu5JyDg3n2xfAwnlNVlZt1Q3iHzZeewYNL5Jn+S23bk0j2
OsBXDhcspggDEBXYpfquWSkDM7xiJ6ABpq1xaOYHEHZ/qsuixwHexrQb4vxa9jni/bTtY1BWCcy1
bobrIspvZOdbbxGMBsUhQ9zoZAOCIDEPBudka0yrO4WqUbPuz2/gfhkfH1JxK76QbPt42lpMnobr
wir8Psc3PjZINvUKCzqKMU4dVkqDgKUZgaLXsmoawhqAilxUKmKE0A5zachgv0I0REZfrcPNnsyQ
2WIdb5qtLS5//WMkgzL0njFhHQojHUVJQZdnTBRxlDzKObMlU6xbOOIneCVDLp7VLxFwEmUyVv7S
weagAe4BOx1uiMTJ+5BBwGjsByU+uyBE1fNEWdkxV+gk3xgz1VpNkPNFIRb2uNUQ+u0qiS9+C/TI
d4IQ/o+5YBcZ55XGvJX9pZnrLemZpnwuYmd40zN2pGn3dZ872epDMsoQSBES54KKAdZi6MgaVF/Y
rVkVChL/b+10anfdD2ktoIapWVP/O3AuKwqfoJoTLeECBJla1gKYqHa6A1ifpsIAB8SX1GUGLk/l
+qwzVbpB+UoEZVrrEdz4p2hWuITDdD32WVskYGwkA3TAW+JNbk5IJzxCECC1SBjhPsl9jp++vrp9
CAzFb+jZI0BGRt0gLH4jqtxOcplvkTTKC4rGrJKDA7gaxwXEn0JDwEoR9UoMKxQO0o/UBN/uWpoN
9ZRyjewMB9znRCjAPoXu7WdXPr5elM4+ZLmwU5INPRc3Y/0Mcakfu37C4G4WSWbz1JIFlWVpaI1Z
hiZtd0WIc1ES9Y1W3YQtgZVhuCbup3a95RHiMk+2yj4+6gW+nYPTHb1J6a/Xh685lSAqPCEsuaQb
zpnf4cL6ZbGz552b31K7GC8fcKOB4kfQWXAXwwR1kdcNOHRDn3H/xpWGiOJA5aH2Q4h+LHWQ8H4N
pMhHV9K8x3m0L4MAeljJT3DT4iRsD1OsSxfO5lYYfmnBIJSYbEhv9AvA27vS5TO0O4iQeSesXKN0
LRgOIkOgFon1mZaVPGBwBzu3YogtMCU7rTTq2oMQN6OOCHKpX+1i9Mk3hxqAW2YJgxQ5oeN+fIK8
RKDjHd3E06VFWYjlgSG6N/bXrwm0jIJhkdOuOmzMVRqzheSPoX6OHV+FzqcBZP/gBznDIAnNpzy8
0evn0MuaFO7k4Yur3uGyeUVITOnU07RCd/SBfpc9lFObg6PITJ3ygD6Yn2dMlT3P84hyIcqgy71F
Bb/UAhZoSDZzqoFPl54darGjUm8wGPpWSPfYpyx5wkzD5HHmYfCeyt/C2e/N7Mxi+pWBQMaFgo8J
PYwAdoea7tk9W83JFHYjQXuBeRhErvLFI2hYFQPpy/0u8HG58AaYMmbCD/6PMA/5vtGdOCjS/JZs
g+0VdGzwEvhpZVivNzP5w713ue2IHyV396vu84aqW6nTye5chDozYlPlpcmeBiHbRDyMSwmq9M9y
htCLE8SWpItd4KSdmEzztRJJXkOrddIhSV+5yrzUniLayG1D+xcoIYVmqlxkRyEGQGKuisU9W3mO
st6OgB5SdTij1ZR4N517F0tgZqkgzcKBxmiP8wqipArRHW0b5sUzZQZjmYujJlFyMpaOjtdUFOLZ
oc5hTZ1aNFjpM8IOVagkzviKSoNONjtoY8NfP/YjJF0rDEkGwwu+S0oUXtgApuPiVKWOitXlv/vV
NowAkPaSR+tEBZPbuCQGHdNe6XyYUS1YgidLsBMwuadnChbLly4x0dFyPK/7hZMr7EiBwTnSF6VQ
+nbTSO35K7SI/Umk6Z1hcGB0MNlVbXRL/UVTI00kJ8CGQjAIt03Nc47odzKrwjHoW8yOz+CrLuyD
Gvs25wUZdH+SdtMTHMOh2RsrrY28fUIZmEOEtEKbAYd77gOor1As8p/JELYrw4k8cda9Vk+6L0fr
24rr1VXXI3EpTj8pKaLFNwFHbfyiu7Q6z0gj8KwHpXQhzaubhS3omFDj6lbMhSG6iRJuWEF1DUHy
CNZcJuSXWtfXzlklbVzkfKoC7KHbF1U86ibLQbPbRCepl3d/bDhHV3UUbs7a4EeyuP0hcBib8mDM
pcLkTeeth6Cpwqkmz/boz5hkHIuiPBDUjP8qBDka+l4QbRQHXJCdeZPec0StNvMPbNj37ImJoZ3l
SZfIo/i3DpK8fqJc3ilfqLcbaZa96M0pmXxn/L7K0PFERORk1qnQvtK2hsdBXliB3Gfs6y/hACYC
uVwZ6xWtYBLIxP/yl6qXCfdjBw/zfMfch//4lFw3CQTXO8UpgWN1IqXaUHA31i/zJDnQ9qnlX4mo
wvBRGuEwSeBVAl13ubqKckeZ+IStiloC6QuZjTo7FjfWg9pxEiodnut6QEi/Ozz9vG921Kl33Omy
w1qbo5yHGppR9Qfwz0WPW6B7H/UM1OocS1udUnYiP3BeinyuyyGaju95VWywx/c6gKK31pGKolxq
0tTZn0eQJXCSuy0dnHMZtQ/hbyvRVeOFxL66woKQ8XDMG6+4eN9hDyxZ/5bH7P2MCby50YXZ2wzc
0e3oBmAoV5StyAySeZWc7tDyg+76tiVTyR2HRva/L18jdaAzavxXvDBXriHLSmKpEwM8k1RLZ6N8
whRbA/YyJcI+K7BGQRLDy9Rgx4Ts3hINpoJM7+bz2VeKTvhHi98selYfAjiSNFlYLBWqmTjz1x8R
0CK/1dTuOqd+D9ifO4NtlTtl6KmCxOvTnSAEPuqfKGxgy30xppTrEv/oroRgIsUs9/d+yQtWEpNP
07GXNjJn1hh1ZH/yLMUCSu68ur33g/7jJFDPld8AhVMMJr0wiOHwUbQCV4o62YxTo3EUm1dD1/Dq
1G/6M/iac/udoU/3fJyhVKQoiqVILPEi808EVGqQhgvN5VomqAmzW/BCXF6rnLnnAjf5Weu6tu4R
Eu11UAJFByQM06IZnIV9TgcoZqW8O41W5drxjMDyNx+w4+jCEFa0NiUbq800t3e4h9KVHPiIbh0j
ZN/SSiZSxN1Qb6gqc9UtrAS7p0LvpShVSZ52X+zhLCis5XXQu4bFX7am5BB8nRsrQL8r+EUt4nn1
looWtzVXdmcHjWwfm+yTzOmi4Ks90fCdiKobYJQVcpamjJ66LbUvBHm8ksxpZVDjD2xgshWvHtOh
2UxznA36LB45gQ0M667bJbvp91Ag7fsPPDvxxx1xECPto53e5IA8yhpIaTi274z6XpuPpKd7JnuS
iyU7ZvnUymOKZFy2KDXWEfvTxuae1Ax7AR4hSKHu5BWlnETajJGJLEznAL6MiVWopT51F3QVRbdV
O40nEONEoyKTMLPfqXZHC+DamdRz5Gh0tsMqLcFhSK6Ra0WBSv0ZZMF9S4xGixCQ6U1Bihj0z2V/
5bF3ANvFuRSzU8BPp82XQIANLCtUOqfU2fBnMvHcY4i8P41nRy8Y8r4zNPHWWIGZOYfLFi/6Ts77
r9/ntwNIZvH7KtopH9CkCC43oX3zGn/c5jegRYnXl2W0tXS6X6JQ3jStemGORbT3BXs50RfmxPkF
ZhpUo1TkhpHeAv7UtPpe82+C+yczN2OqUzRHQwVJdoKYjSMoKIMKluCJkUrn14uye8hgUSl/94o1
RdoHaV5r7qyS7T3gZFYtQiYgDikI2WY36z62G2UhMnxAd9Cq/VXDo599E1fyG37P3emxigkWx5Ng
EwetC4kavLFVo+SvD1UFw8Ium+HEDQz3FruNTCg5fowuzaQR8a97GeUgTmNgyQPYxcSbjbATqV/T
dqJZjarT+uT4EBwdQggIwlTZ0LFrLwJwThfMoYO/+yRwkakAeWJx0evaVRoVvXn/+kB1w6YE5CYr
WqHWg9RE/rpiHlhM49j9Hwc9n2Pu2JdiIM2xPBWhrNAzaIG1R878VogpaFBrBGm/eLSM4KG+HKV1
uxz6Z8st/bstLZs976Le+avtXTwjbnksSoKUE7XWtPh9WPO93ecMUV0T6Hi8WdpM1VwRxP0iQDG3
NpiXBJ3JyE1WfggAPvkco2hGpV2T2nQ2nH+RHayxPI1+8l7Y1N2xeuEx3gPPLf+0wt5elzxaypfM
8223UAzYahq0K7w0b2qw+A20E+DCVBv2l+hcUWGHyaKvQ84SD7Wfnbin2JMaHxLsuHnti1iSDx6a
kaCP6AvvPJ2OUEPS/QoIr7VwDXaSQ+7H80JVSWrd/djsSc/0QXKerqiFyu6/0b7bKy/WEFkTz2lB
SPFFu3P5a5dmD1DVOM9puz+l71MzRtcqG1L//ZBbx2eBzxDKim4tXKRJTimNhjouFOajgJWz+fSF
D2SGB3aCJD9gxin9Yl4tXotpd31Z3tfpA9pn9d/ldXZ5bl9zRVVKEpo+WsySg9c2h43Gv5o0UGGl
2V4PgWGvO4RgBjc9ITzQN36WakJSm03qPgG7L55D3bwBq3mUAOZFoJp0rYEdyukEyqfN+n1Qqatz
XgqR16ehPxrTD6wljPUZ1nf4ayOVxaNFiLvWlvPrKWs3TCw/uA/POqox5x5c+UcghrJpdXvMnhsh
NUrS+7NtjkiMEn1BFAr/pYTc8J67OxaZdfyAWNLjrOK1wScVEHeFfVIKLzIzygVOVwe8xtRbzcOJ
bLTDLYJracIKuSArqpI6L4BUZOpPF5XJUw07gzBXSG+17wn1BIKst+eOxelUV4H3NilpLCzGwA1p
nWs11w6lovUhvrwr++TjFOTtq/ToeV7z0jCoSUoqjvwSiZwM8+2m+0SQgNXL7YRUIvXd7AnSypPx
jL9QgFAUb/gApsFX70cSzEaSAhf8djUSxzokzqpqZZqP7cBqwLzsMhlfem1To2m2DExqHFDUBtdP
OFyeTjsMZt7Tna+InzQqp3gOaiR0ipSqs9dDs8jO5sNCaYuWUEeb9VzQtabAhG6uJtP6nHjJJ43o
yxSmqYeLZO+Z0HPfM+kPuMIPQeDxuB+b3gIbPfLVzIsc3UX/EnO0W2JuJe6/KZe5IHz9CzOfGJSN
Mhlgu8EIIWcS/q1/BtTTGMMLIajgz4thpwaM9aC1rWM7xr0d8bkqbrbJDLviWMKBAxC5GNygbymA
BZclBjNHHJrlSbtiiKtad9OEgxuD8lhMOfg97ZOW+nRlZVYRsMit6P/oBfzmmGtJZrTMZlm2NOmb
SgsTMgJj3Xj/Cf6V2t79l2MRJ1DG2vc1dC2YqAWNiqSxpGsISidJE05WXs66mrgMfcdQYPwf5KeR
cpM+AbWD+I79o2DhVT353ItuOxglwCrg/zai6JUQDwcsIT34kCWPoIekgSwCvU+yVtd7Aox6rTjd
l+qvEeqA7SEGTS99fwGapAUgdqDSPWmdddAfG8RlHa1zKvAZS2dbN906wnVd4eV1MAv0UZcMfB1+
0JdiBkzKq7p2f9wuybMnMUXdYD6K3cfjPMFKxpnFO20qEQNB12bA0yzUwbhluMU6kXU1BKJMdC4X
lFoWUhCHcdNaczl8+1UmGJBL1V3qaxJcDr/eWYfOpU7W8P6gHznHnrhzoz/5Vvvza5k1qRmgHDz7
o3qsR/8UfKzFAkdqUwlYEMLr0W/fIkYt+PgVabWJBp8ft3cEyGuJugZoUawt/yC+kBoPzPgYnH7s
kpJoxofzR8gHmOKyOMA53PdHhioOIpPizPQnICY5eJbhLklRcgto6vB9jHs5j76h8ztMTDLPcIiE
AkB6DVSpL1ghEMV3/+cghpZWZS3xuq06+p/ERtGpkVf/l3fXbUpjYYo7P1d5JsRnSy5bChtmUdj2
S50kJ/pASIBlzvbvcBCJrwTzU70tuoLeRAtdf8JGwPvldV/q7U37ipaewjSjDptb/HTJD/WfTVPr
yQuKFk8XFHc2wDhGuuMgfv7o68yMER4hIKTPqcpPN9gxx9uwJVDvTdjEYg91Vzm0ed7uRIIw7KN4
kQhGcVHao7fDey3qxI5tiGtHAaPJt+waP4LyRww1m9cM8pgPznF3S9+pzqJ+IPh42+DD58p5615M
FmqCqzSbJh3o3GJ2pirh7CxGalVSuZku684GpZ7k1Fpa/wiuqcDWr2xdb70Nltl/1WBeFzNEiMKh
Q6e7Cv7xI7xRVK7YdWdaeXmSnxkscDYRP+96dIgPaQg/asMDdl59sAKtBB8xCwggPJt0bxxDX++A
kP68dFb5C8frWJat/roZwyXvji2itcbGO1ltZr4Xi7c2iCcdXW5iwaU1uQ+d21+r/12HJeRkk4bJ
9+cRxc8A+Re2HYJ9qlIi0FlUSZW+8ZZ5AXV8wHsG9lBpP0ojelIiBJ7pwTc8HNTsqrTvEzZK+if/
JWZKLBAMD1Iv7IpozJYkiRaEYyQ3Gnz9TLBC05Co6gQFy4fqMrcajYtd+eJX0vnwrY3QXiLSk8wr
otjPt6ZuVtfp7n10oaShOHGV/nkJmDZpY6kGcN6kjF8PS4HpXF0Lu7D6DIDdBUY5exIo2Iq14A67
+kS2KxW79DCyuFcnri0TeskI9RWxw8HNkRfLabMLO38ujFUdUs1ceotMHG4AE+Mk1BNz07GYbPbK
1FbpaPM50mbPw6iQ0BX29BqkAGV2Q65u+abRW0+zhjgqbSZSMtprZDH8Ckb3z6cPRsSp8xC6yZDH
b/S2gEzrWYxEwFc7FibMzZ+cVaVcFA1L5anmr6BzqLsQO6aFD2GCRp8VcJZ7PNls3Vo6Z3kaqxGt
8XRzVl0giiGjdpT+DIUF8QP6mf+IFnWA7KvH+4/D4c4vTsniL9v92nQnYXmCSmy5CHav3fSq0/xU
qOhxXgV5Wyc3FjuPWw4DCwo9MIUwrbwk8b+4GibtP9EXVAaoUszuxIMLGBfw18rsAH1pmslwemCR
BmvKNpFBIBsayUuU6jjsdg9Dbmn6WTHTCrF6A6seehWvrA83nkTimsJ3f7m+OzsPk5IudvuCHHdb
C0KhWGjnJCsitOzV8jm+9MTV4yCE1MwhwtiPWpSuZrzCE86Gduwm1Wg9NOaTl9DeuRM+R7SzR1vE
RM+L53WVco+/MK9y8EZSBexjCpNqmbqRv9o66g3AgawvHcJFO766oTqA95KfleE9hgX3p4mgHzVv
R8Vdt+JZJ2Wsfmd4PKYmH5lq2eNCE7XrEKii9066spMnlm87k7m6qafVFKQHtoPbSc2yh9l21dGk
h3tkiRIFG3ECaXa+y3RCCl2aeirvO2fJV0sYLmKWBz5YLDbEyuaBhcfvCBJ3pfTyXmQ83enwc4Wb
0ef0MkOm1k91EFdyW7poieTR5AFGLZot2wF06lChMg5eCBctu34jteUXdc/nI9VBLnLLTq3nA9g7
pm8Zm6jHKhx1Mt/tMLq4YjaF5anqKBJBUr7z4LQcpmf7lS7nDYHOwCbFgbRWDzm+24Eh0M12CdO5
a5WOy+4vuaPzLG0HZKp+hou49zkbrpTW4fndxqrrdct8TcxD1wLvti8R0bdU2YcNyx0CF+gUWKKY
zGNicwbWetQmjukPuqztjSFG6V8TE75nTTw/iALOME0fYmYsqXEFfCmKgOOg1WmCrs+Az6gaohl1
mKTSGRbX9LTt39IVGA4y3sGgRd93ZkQ97uiILEhTCavmTJZBtF2GU++iUo6YvqGS8kbXzIxRuTXN
AxySeF8a5OQ5G6lzDo1pWz0NReO533hzPuMbif8ncrgMYCwCdCO5udqQ/Ndl1RUdWqMDxKMmVUIF
qb3gpntYM1jPvYnY2l0IF6vBv5KUQlXAMQCLN63mnJDd0Oa3gMoSNu/5aCH3NaA9YELIgE2sGa+8
35l4WnY0KDI0KHt+ZpXVVHMocPKIWMiIhnT0fx4g8mW0PFoNRgpMRpXv17/XdeNQuciHEaWfxBd+
rv/oyK6WdyK0URGicirR+ZXi75cG2LhmityUVolaRvQQpEknhBUZOgRpnV20SStdvmMrVyEgaEhU
h4+dyq6zmFSSxDmHaXQ1SxqprghE6CQlLxWpe33m/j78DJcomKlEVrKauiRgKuCdG1eG95tyH2WQ
bXssUGf4qx415llncKG527kqhQwv/zr6wOTMb3r+oQr9UvtoveNgecUHTGot5+4LABLnuXZSDQWJ
sCrKDzuQWTcfE46FjIrdPrJscPTCvpM7r0y+O/+r/tpKSzRIZHYEFtVj9/hG53SzHIq/0c4xMjIG
LUdhYj8RG76e3lMlq0777hWCTQPWW1X1Ji2ZQd4lPMhVvdwQvf/ekiYLBPfnaZNA3TvmkoeGuXUC
60IgBWKchfkL2S/jTAsBtyOIPh/ZOROqcelW06/7+uQqCQ8VaXzF7gXrpuiJ2JopQVE9DCsAO9fB
9PVnoX4JT5I9pCOoUVhEJ840MHuzh75VAvAldSjIM0OSRIHC7fIh8CAN8euD9hgl+z3Qtj1cCrjK
vE8NkR1yrjFgMa/zG/E6Zklt/+ZE/32FA9L8WDgrKlgnwr6fQwbLcwQKoWKB6QerhZPSa8lqbGbj
srwG3BwyHEio0IILLno7+Rn3U27tabGwVhau4bvejpz+rtjuLl6MutDDJAVVIEiax7PB3d/huk6A
ObPTH2Odijj7m0d0LGXY3unOrFKtJFfgK7TWunN85NdzTOO2yRrGvUHM0ZpIqS8p2X/b/7DTxCCx
jnNFa3ApxkvGKRtUBFiYCZ73gzM2qI9olVukOzFhdvO+X4rotRTLbRNzYKDyP7jJE3f36dL+6FUk
TpWGKZBeXEyc2XNbZE8/9czR1ebUu7Hh3crEI112IU3TCzyEx55l3D9YyUnf56hLcf5dsaZ2AkMD
kolmjgcVyiZyiRkFJfRf0Hv0aOPbg8FAG26javJ6orCb4C5BFOOmnRn/v76JgHfP2P5HO9BlSIxZ
E4Yl01Z3ugdU5ruNbOkHH0EGKN72Bvzyl0uuC3EAaG/vIhVjT0Kune5mRQ1skRSEGNoIcImivYeJ
0WWS5EXmwGCid64vyqMRY8gpHOJnvU4DM+2FWyYRKHoSVDAPlSs7UKEGLLU45RitPC2OfpDGpJJw
mpj5RuaRrCoSKbdLrtM8hDMdd7EBdFN/ovNAW+tbpuwrZyDQnHxyMEwZCqXGalD2I7UjpgTim1tN
ahtZ9Ukoycr1wZR+koY+u/SBKCSunfHllKJ3PHRUTH9Ci4wgJvfA5fyJBBUE+SpW5KFk2SC4adlt
QQpfpNHLxX0tE7A02EJVTWal+PXVCP4//UKNeYol0okf7hWtje1KT6cqbSzCQZQB+1kp/r3HmOmh
RbAHHcTEGuUc8Ofz46AToFpaLktAik0jnySYqMLPsgL56BHgekiaEDOz+00EZcUojc0IwMsZFbjY
On6icrS4qJqkoe5cfrJ1Cvef3TKdbP3fcwRwrIYYXQmcnLfnJ9Uao/6dQ7TUqLQwyS01IH9ZDQHe
4rGAWB5j3EJarjhoVMjRMUpSxB8JwOQMVYUpiDKEHR77PU0QPwWiXDPNass4Zn7DzSbzcYeNFS0N
s/rlAq+I9XwuQRMHdEsmpHFQFgq+NPXa9foql1H3Q+1WP7vJ5XCDXlF5lKAPh93bNV6MCxJpoa6u
3cpKmepWFqYGS4o6esHsNNXs27vqrz8hAmf0TQQYYXdcRNPdcgvezaISlnF4XA6vdoptB6aDHf1N
FbuBeihO/slBOpnHAN49mnXuxRFYwYFDd7yKfpkPBGzvnOH8Tq++MxDbuQrEL0ad63roHcEWiZjk
8PuImAfhY6xEXFKnmhVclsuid7z3MLVRhni5m4BShlqAmsHzL55oXsU3bqK/Nu9uUwNuNx7TFM6E
ufSJCywyR+xjodLlktaJD/k6GF8lY85YW7Wqz6wUVSU8p4veQK5gKHDldFLxUBICWfzoVFBuPBAS
P4TVO2QqoEefAG96OfQ0yIhtugNJ0qv18q/M7JdVRz9lVeBDzqJcSEsn7DGkArigAIrWe6EzzUJv
MhWQFzbcuLg8oPhO0DI1SE176ggb6NVTzzWaGloUwoafkpbWULdn2y3/AmxYWJMMKDR9lW1aG4Fx
+bt24cnLoB/ZKzlwjFjMUdYoiBQ2YX25G/8j2DpazorgAqYlP8kP3VnYiAP3xzAAFDvJl6NOij/v
ag+5kLzb4HmpoH0MNK1T2lGsah3NNYt0IMZ92o5o8rpWz1BxbbIoMFEfjxNX8jTTUEM8X9cuRHE2
b0kXLthYRbxdJYja0wbWb8LNA6Hy+TIBy8cU4MYawsQVXsiHg+ZWq5sAbV5siIgDaQxFJts8uxIv
YoVYtVhXlooE54m4gX5og60JVBUrPp1IsstULaiAJCkEQI+VSV6k417ozBy855T2H76KsY1ygQm0
xyqHFz50PWZukNUTNXV40aNPpQiU762NQ4g3D9vIiBJDNffPGNCA2zZyJ3mO2m7zqbCn02KGklea
LyGuQbKB7YbCd7V7/FVaxQTTeYu30nQNnyV3iWGS9jB/gtGyP/sS8/dgNoeg423ZZ9drSWrEOnUQ
pJ40PY1K36S73Y1zjuTtz1sDLNgeBFv2uaxz3EHV0padxnuqHOVTmb91KuLxfy84f8HHw/Pved/x
Z+1kEG/Qx7CPrI+IUIHp1bpEYunelASXtJyiW039QITvEi6ejCtOsLYKgNriy9etDCNmDvLDucSL
3pfm5xQeq+/Pon7Ndtnt7h+MjBjQ2ofumsCURJ7QKNNlj+vInwZk1x6Kjm8vIuIuW6WnTkQEtZ9V
e4ppW4maaU82wduRRN8W4z83TWEq9dwpWskJmAHX+Hj/VKLg9rUSigPoIniWHVASBYmMdsikFKbr
WkYSJtFkr+Z4HI3UCoAQWizg5XxZH0CHLbYuBH+NgGUzQpA6kQWsZ+ugGvoGCywcpysNS7PVg115
0X07kbuLka5fEyEhPaa4fw4Gg2a49Lo+luPOWeL3DIN0GwhBEm/zWmRjglqpDLmrQeYzsuZywQxD
n2p1ucG1drSgUOi6YiaiHEr0wecegixXxiZjeMYwJOTPUNvNuzeUKtM06rPVIy4cTq76z1oIuTkf
8KBxOWbQhZlbQnWL6EeWZWO95TwLu0q8fQyu60lwWaa0OrtdowOWqGYSuvJpqnA2VWWFdAMk2tV7
ZSt4Od/Ud3elIcJ6BpVXEp2BjYeA6WGdYvlISgRBxvJRCh9mY3B9fI2j4P2VyiEbpy+ZAFfmu0LR
TfcZ/kDKj6yKHS6Jbaxr32aluVZMzH/77SvDJmpEGM3EuHPQlutnMLkHMDK0Ji/nWK7aivJHFAAR
v86qJf3kG4ecX42qJ0uivh0lpM6Cf89uiz0z6BBNub/05OeLDPcGfkJ/tecroTrLJOSzrdhhmw90
WO9U+TehqquqLFAnpNWtNT6C5uQSv7qYt0nKxnls1R79Dif00FUJtKqewDuUsX2qm2uLvc4flFwf
23MIbVV+dkh3EcR2JlSjFJ9nisy9wZTnZg5it38+hjgDOgeb5aY9CC18H4dlqR3LzKyk3SS9Oamw
4U4plRCr7erCBRY4ptcjwUVdiJQDyWgkB9JKF9/EpFCf5n8kmBO+Yha9BlJ88AiMVMmVi0IJICZ0
t5egSYVNat4qbWvs9ZtLsljAfJou1sdGw7kc0Ue8L6rEPM57OGbEe5iC7pcIjh37uXNjEeKqhcSN
Bp2wqOPeUTrX0N1Qy7kFIzIIPmaNgvEZ0xEInklUt+7mTXLpJuSrZcsHhpumT/KtmNaTI7GHIw31
mE0gtntfjCkXOGbjpQ8Wex8AdGWMsFD6siU9DuI23z0RdP87uTpoYD1AslrMYJlWioFDMvibfBnU
Jt1fewanB4VGP4yoToRSba5NhNBbZ9jAVS2N0IBi887uDgbyh53WDV0EDMWVZSjDVGqUFIQeSluT
j3pu2EreYfLKVc7NwR4+7Yl1wiruw1b8w5dwSFucmMulleGAjmcI2TKvUSI3OG9FVQHnpNil1GU+
7cADjSQx24iN0wQilG9ZGyCbieE+iUNKlhD/UfpJqk9banDPJOTB+1uErOpHsp5mPJrFx+VJPbMA
hbNJGP/oOh5nMOyVM0uzm7+NgYY8MqlQT+hV0l/SXVrhMGdWDGnxEkjloQi2YqQG/IExw+U0fGK8
enhnUrBR3Z4HiJ6dWf8jhlDWDnYaTXv6qeyPyjzDxbRY+NBv8lX5GzmJ+3DPx8LcfGgFInjCsqVV
/l9fUxVY20I5w5qesatlo0+CoSTtDzlYC/oon398gp8CtQUEhboaxn4XDOm8/+S5Ln8Mh+cOcd7X
EzT9DpHG2tnX0eYxOLc9f+iSFM4LDcLexm+PGZqpN5s+6n3I26apYKa3k+F7Fn2NMyrdD+S+++SL
KOjCaZAfL0AyCky2oJMpoVGgG9ULm8nhMfSGMk+svbxFufQ85kxN5Dv0pKR3M6fliN0a0Q2KDccI
ns1xhfhRglJWrYZOEnGfu+ERVO3Qu/UmI4OzIDkG4ZT3sUlEK/+y6jccVcrwYXU5XDfkeuyJe43j
DYrwFCYEjINbr6tHTkb3t9eiZ3dkzLjcSZqizW3tVon+FHwCJE04iKh6jWLpXsxrjY9ZyMi+HiNv
Zpq7wS5HQCMNhNGMZc9aTHVyBbKLytUFPyRIibMNfiv15quRaL9qrLTIYiuJzZjwPXooCTzARqpb
RJ2UsC0Gx0/3pz1tY4qZHXdt8Vjj+/orStEPqRLMH+j07ZfM96LPOctpCxf69BGZt37Bj1uLj2e2
KGeFnuXxaB/I/qA+L8ntZBqmc5ZaVKHJXUQ6g+fK8MpLHVQ37dO0KaM5JX0/nDBGUXcbJPqNsixe
XaieL7JhROuzOhHOnmKZrXm/XY6nEekb5ZcLibll1UeoEVikBQwOW6SQ9rX0qtA05Kv+FaU7REY6
VkUThth0d8TJ/gC1wITU5WvDV0rboHKzmVs2aH48PKrMepjor2INe2Eb92La94+3KubdcWhkdTjK
EBFJ6t6PswrS2+W7RlTlaAawcrCwQs0tUg46G1TxmC8Z+kESHy1d1yqsEmHIlUFHqLLvdBRpsNJu
u2soTks4I0chvzl3Pc2bf9XBnkZ0YJZVbIJX7xfpjW0YmJu8jgsx/zzy5zRhQBvsQaWD1FHfbURB
mymc79Eu/CiTMKg4Vv8xx9kxCUVhXoeBQzGaadiJjIv+sFQ9zTV4m3G0DexHS1fsdYC9wBiO/izF
V8Qcu0AvNHxc/p2kIMM5EzIG7UgyQVpYjlQw2QjLDeen0A0H8vxIVgS6ElIY0YCxMmWPRm718F+4
c6LvJC00B2ZlI3ceqzO9Am0tMhfuWa9bse7Fx4mZWoQrYyc0/AoOtY5tnjcPcnrTbvLbNy9mMhG3
GPrACWlUq/ikzNPwvKLujcKGbzhR8WRrQV2t1mPIg4Fft4XJz3urFbzI3rHcLctZS2L1xv2ccHCp
VCAVBL5tGFVpL+xHDhwtyAxMwxzxN0uf8TCMLsCAxH/oZBQ7FtP0/RkUjSbYMl5m8strXnoUwEI2
tHUHZhMKKZxyd4Gea9V96SREUa/Qg7OvpYYojgS1/jw+lzX+8FuDFjEvoSQJjcQ1GxNpSp/CRH+j
dLhV8YLdX7cFZ8dyfEjnnQW6mqcujmsLsVGJnDFv9gmrf08poeKlQZ2tQsf1rGlk09+KL+yjGhKY
P/4y/6osw6kgTYJBJftOMAmEZwyIdSbp4E/O8PoGj7QNI90sB6Gb+3KMUBbmsGtCXhgx9BPEKgy3
eLAffgk3qf6pDxhKMk2QiYh/fGk0gPui/I40N4eth2XgUfrYfKiO8N7/WTY6L9sux/Do1/Dm7nSb
Y3rAUuo0UVPLEFzpg0S1ShWqDnyppV21at0vrYuNC77UQ/EvP+mOrEW7Msc/DXcP3ccjF8duEK5u
laUQLjt9YgfZCjbpWjyD9YGNVj9ujh7iZrODCRF1grcHo3dMxseofaCSLkNwgT2PkDrAk7R1yonA
EPjbMNhedyfZ+mV5uAPc1767LM+HTfxsW3iSte/z7hFiiQIIQabKzcYAhj2BKLzCRhaoNzN2O4AL
NI3MT+dsURYBhtl4ntYXRNG54RW2jCQAyL3dbGsCfq6/SMUu4Qn9rej3826cykk98vbGZ0yoHqXr
KmaQDOTpTDB/3/s/FkddjkHRBVYx+hTlIXNaWM6g3qtTnCEEM15lTel8xOhJ8OI3Gg/Q8gtc75Ra
4rVQhb4hc7/AplMbjgO+toTomKpUkQQLSvboUaPqvumUcQk0xvy0gee5uZPyjhp/2hUWjFjQYwRL
N7AQDHjquR1Et0UGijCn+vwd/L0hLkzhtdLvSj67nffWIaW5zYN7bkfXWZ+o5cWspsJ+9LpzHsGv
iqltLt1AHktncPG14bikyZ+vsFwMBVoTC5/h6WghWmu0qIfviFSb55JT/DE+2tloH7aSdfcHZ1li
dli65LwIOZ4ZAdJuimyjRML08pPq+rqJnswvjzQqqX1vpy8O9zMDzC9sVclI/oWt2S3ijkgtd6h3
7a0+3fQ5B2wY0ULXMOSPFoX/4hYnH9lQ/weuFjeCL0CR0GLBmaqCaJQhvR8jphHrlVVPgY/2LBMN
r69YWW6tqdwgIjnyanveixVmivaa/1jkQSk6x4cWszPRf54huiX6RTGcVBHf796P/OC7m4wqE/ar
2s21X6+ybrcjuMvMJMjvjq7l26ONqDEAlfOKkWyGRpvtpGt0JYv7K24E3CBHKYNZKs0eyYWM9IKk
edJh8VION8WDZpMV9AYrz28lIJuuX4vRLkIrB3a++aU3yx2RVV6OWjwOugHj0ltn4J7Mg76QufMT
43gPTrg+aaVvNTF4dv/6fWhcgWDvCp01GvfojVwoENG/NT1xZvzK++Z/LKrNTZtybnnPB8+w6Kw7
YdYY+0l86bemleZtgyhRjHtUvJdmBNq4zWwZJjPWHTc7fnu8LL6x66Fuwst8fmlgE+jEoCSCWv7l
eJFIyXpNgiPWp9f+yI0qFrUXGth4RhcVwJatU9/JIwuymfikDDXd6bxR+GB5igYVD0epYjl922Ir
Auc3Z4B9PFt6h9AwYxexmJikngGOH53xnYz0iN/g68w7AzwJ1azPectj8M3rILrH1+jgMpWYvbDc
60nVDBWF1cB7Eeomcj32Ez1Zr0ZYCOjGkqGHQpoaicyHgmiUFs1dpT4JHPlTiYfMAUade4Nq1yLf
Yuo17C9+j1+3jxEA3vDR28Uxxwix6WOYEtE9d05jLlh1HGZhY6kREHFCQ4iNW5YjUCRwxfsuWlCO
sYSYQgqvUMGaSaCyt+gnxyZdasaEPiPKRO7Ue3Oee6aZGn8zpDgix00x93PbjdpFsDXWH5I8PKHc
GDpA4cO4Zq28ljv0WC/uu/+2/J1YaV8Idz/CuuaIOUCEheZiQFIsBJ/fHXYOuqmaaRpfJsV6CDR9
wKDcwohjUd3yxpOkiYpX9e8a293H6tB7+FItB8CQMU02CW5ugvAYOqFw7qNySn6SKaeC1+JEzbvf
ybL448RWLtnBWop5Th03opynxSeG9gg1US5oogL7MauYqsDfMUBq8V+1qwxzjtu7cxWVHp+nPkr5
BUWvRoPFycuKQgutxAElyAdabFPfvGbBI8xU4b5EmjjqhfIIBTlUBInrDMxE6ETpTZjgBPPZetFe
Zq7uC1XEyQkP+PkPDiZ0AugESxJJLLbTys/PswjMI0DhcJKn9/evGc+5fWerXtl/0mo4d7XOnA1M
s9XwjqFa0VxQ0WOexfCSIxTW/bk02og13Ygv0S40GFirD5peauZz6Bt3PDFbuvwUpLHHFXQlBurh
nIW57jGH1EgznPnwY6g/PWSozpASaI9gymb+4LnId5J2L4p02F2vGAyj+JOoZ99xUkQCWchPho4P
IDHvS+k+qutvef54CG+voVMy9VF2qBFXn89Eax8jpmilhAVnzjBqAYSMG9SMMTgSesDnBPQNu2ru
yeM3f0jQTHk741+wF6GK3API7KKnZ6l0h0IMRrHA7ggCrmM44gpUtzu6sPzjJFrHXMoVKg+c2Iog
zS2zmLMqLhpGg/6tZQ4+pQBoorGEFw5E2CGpKlhnr0VotbQsbmb1+1UcU80HfCZOvok9LpBI7jJb
cz6IsiAXHL+d3PgFIMkb8jNJAELURPhkPBUdcKDAseIOtv+5rh6Joo1AXI4SGg5bfkBDyITo5O34
+ZAF6sMbC9HU/JnAnAJS+TlCcBzEbNqwgaAI77sDv+SReb/Ck5YPtsFWHx6KOkdhIPWLorI+IwjV
HIcOr4XZ/5hjVHecBiV+1nZiapnS2OIB41IGeOz+jlBKxjBscPDqiIYMpzHJcXwWe1tkympE5S07
CGFjod95GRGF7PB8AflTjCfjFV52Vsed8ieKdt3zoz+scbpzR8P0EqIOEO2cN6rBhR0Dy7+JqCnq
mbEjaOH7FDcowTbYKvYduMD6GAO3TV7VEbf7pJt7fWzBBkQNKuviH1BJQRmWLFIvFY2J2sUGWJEn
nccdWb+nycjT0q0TF8ieh7USLXG2cRNJ+Al1m/GDP5goXSdb6MVRWHzgdKsHYpVpC6ojudA1py4D
/7R32QRzei7chse7m5zHyEeihToJfdjEN+aTOMjBX9AsagS+jXEym2mYozToAYXwfWB9idL+yCG1
v9rRsqaH3+IrHvrkyGQzxZoNuKdYRfSxcJdgkw0XmMwDFiuLvCBOZmcNSyFYvI/5axNFNN7qSyPw
7j7f8gMO9jaRHoBlA0bBB2pxCXMdaVtj2/twhSzg24ifvcukEbncd5ILbzpSBPe7AcKbpmg3kmBq
sntZEnSisqMhCgr6j2KTdVbPQ5wBot+qELfed2hzVzUfECJqGKztIbld7c5M/bQVPiclEaIhI/L+
miwY2h1upLBHZOW0r1PJlSl6R2vsZt8tJaSSPPfFka4Zropj2VHOTzJlqqpuXmfVmBAMyHgP7+0q
XWK41cU/wyfpnDsrgHIF6FcWzmjvau3zvypQTIhjwfTyrhMRHtqmxD0HprKyMFCfIl/dOgzGs/kV
ZsH7IpNO2P7NTBQbtQ7NWj5kDJxAPQKc4AZqYpzIcxV9e4hYISMPNJmcQmBu+sTwambIeI7D9ceQ
B+/v5AIHIhqUgb1oP7vIH4ZvM6IdP3yz21VA1kXqaIJEHJ/9wM2FdWnsFTQND0Uo42GTh2LKKUmd
4lhHKLJJIeXZ0fPghpdwApcdm8e7u6N4ZjH97DGTofgzSkRIAv3Fcm2rWtUCoXb0B/NE9sZxpfWs
KUuGcG6PmDMiVnwsk379gCLqxxNS1xKl3iL6VIz7CDZ9gfkQ1F4Kzss45XGmIJ/x+tydTYTZhHe7
2p8YV6lKL4ViTp6P1Rnqwl9S9rtVvMpHt5ic9LVKg2BRY6h7CAL8ENo1TdXA0v3fyHSGZ63Au8OE
rWEUr/Kbc/P4mSdaWofednFB5TCVC3CmT1iqa8eksUkWjFlSCw7tq2B1ua5MKyyQAz3sus0/blqk
KA9w0s/TiQcBFUt/7kAftX3g+LVhpbyYBw77lO5nkS82Mk77rDhpvDj2rfBTEQO6P0rEmDN4aOYP
OTysiBF4QYQyvm9NhW2XoBBkiFCf+PwmYRp7fJ44qnnSFRNItPgPQmhgcK/xwdQSpwrIOvWfD9E3
l/5eJHV0F/duxjf+RGGHep13QQX6Vu3PmLm9xXgj3TrpEjRSmTnSbWlWHDcfIqzyGb4XrLzKVj9/
hpfQjKTOo17r+s6yr+VkZnTEjvlKXTma9bKkto2HtGDJqNCNi0Qg343fluU9q0eWzIyUJlnu4w9O
u7Txk6zYT/T5TYETtoJi34hHYMApJcLhdmD8gvdo47sk8vLUVgsuULTZ3bNKSCE/05IORsCHwwEX
FTO0Tby7v2G35RSoqUcOIp23OGj0XYNrKpdIBsdg5bDsuUn+DJY+v1nLy0IImsngaGHnm1+OFOc3
7rSzlBdnteJ+faq0iSeDYQbECyVGbwSHzvnraXOakF5Vw960/HH2+5dBXgTHj8JiOAawxtwSsx1Q
K+i/Tf+PvyeT3CRodFCnAxNHYkgwUaTzgAvBusr8SbsenPyO+W1ojCO87ViHw6FVAoiG3gXyqAvr
30klz70AZPv5/O3p3/6kSjXY0gWMsotOCloG2Oxc49zkAdXxpRSj0R7GvEZKZCn3S3cLCYx19Htg
DZpb3s/EKGoR3NDn0Y+1lhl1D6Zx7eV7t8AjG/K7RHl/Ep79lUSRmJVYYKzJDb87yWF3LgEHm1OU
tvv5j9jKRs3x8t1Wf0l3XMvB72+RT9osevwg7ISe0nz//RhrGCYlQtp4UBtwZAbaM7qwnth9SgKt
xNUxq/4Pv919GpHrc9uxl4vkqrM05E9uUrk61pMnGWgX5b+/D+nJcJWlDcj4yR93oeUVwS8/inbF
T/hXljTPDl00nNQtDNwXVxCuW8W1DOpnq+pRgXLo/EtgOqSOZukZd+Mvs5UQTyv++7kr1WLJn6Lx
ehszgjfBcskzESaPL/K4/Na76Qi9PzdxTQgkor2p4vjI2aJsvHOAki+q1tfHluX+BZXcQWIbPXlN
tl/mi1qF+zjmVZr73a6onPlKOydUCEIVOABSYriVLMLp+JjXuXpYmvgyb+3jJiebyZ6BD6Nn46Om
I1bC9y23VqBUauQv0tLXmFHAVKeFq/uRB+dirrCt8DSteQ2J0WfO/XAHupWOnFXclopnUOJGXwSM
tOllJLFi2ooP9KPE4Tm/GFhHzvEnMWjURaLmTmV+6t4bybSSQfys3bTmnZ69doJ6IEGlUT4is7I/
3DLZYMkaOveyKvhtkhk90GHIYMRJ8wc+82W0KceZzTtugfLHrfU0s6GwKck17SSaNtlBUt1zHA4S
OEiw6Dbt2cDXADtYZm1seiTYId3rF/oqWupjC2tPC3FY5r1mBVvv/BIyZ7Udgzzl5LyFXPcj1ckK
RbILx6NNyY8hsn1VhL4Tsxy1dMX0W1YW2OzdxH4RdsgJLeHeMXRY4eN6FblrsQ69GwE9FoplvocN
GLJciTaUh+nA1b0j5TVS1vFSP1i3mhvDW2dwvIIeupD7sbaipyc5gXBtsbsXRlOS4pLHNNzf0Fhc
lF7xuDpyDvV9Vq60xXM+vdPXVKlhUnG2j8ph5gJXP0a1OSVmSYtY57g+C/jOVFC7SPo1qFm9D0uI
ofNIGM12L/32bs8LfPcOU9wskcvBD/MkYH/997FEw9B/2UMfQEtKSsIk8HaknLtHhxu/Y3VsJwuO
Iu44/POAE2+3zRY3+tWEZswt6ZFkHRiKp2l95krqdDcMSjovFaCVRSVGDK859YnlWPqFErEygUkg
ZkASfJyrCeluGREgYzsPqFB0bs2REbinwj4PuysSQEXjgt6jy8UZl9zZjKhw2/GJBW8tRMOsvkUM
cXjiFsEGRgwIry9M3hnBOTJqbHsbyw6D4VAlnWXW+Whybpk0KDXPBDvHevPTflYnHI4eQ3XSKkkI
wfYPex7YfbO8wcq3ZT8TLCgdFdL9Hc1dCjJq2UMrUsQQyLli9Q9PRD7qkALkr03IZ4K5ZcNIBAvF
Nvx9kVmqjomkU5SZn3DB0clHU2AjnsulSNz+nLlyu/hSiv97S2WA6m0ZaAg9DBligWnYnT/1rXol
yYiOTb4fuDAGZ7+9VYXiWaW6Kf9Bo4nzbsPia3ON1uldfdTgPahunMQbqtoz8U1pX7kPnTI6rIyQ
eygvxx3yXq4F6kGI91HUZAGqNshDTXkkTsI3oh0v0t13dIq0suWbw9U5XUEsV03QUbOwHfEXo8sR
Mt0S+sxD6vE7VcQuSByHzclGgxIP9RoYbvn6L02qBisGAowtZnFBKxJvnOHSEuu5dH5JUJMjGofs
2DmLHTBHTfmcuHYHI9OZ9lG97HWI4kMc6W8YUuvqOQ9yvmyYQBOSSgYyyqXwZcwHg/78Jy8huYUo
QEuJAKAbc3XaJWyw/fMAGcord7FBcxKx6d4JJGsCq/oSeFPlPYRxYwg5TCd/iRXcyOY4Ryojl+Jo
QJa2rvqcO3jPrgiGdeG2sGuDcUtvuBNVnFEX5xPTeLMhI2uJXPusdCKf/J2RcNy2qD7RHvR1r50C
IPfmdQefz3tWIUUgZpJhAfXBXQD2litFpOeOZM+WOysKP8DF6IborgWKAo6LkyKnG0n3kJ7/Ixup
xYDJwloAY2bbLid+1bu9yTrI94cuZyDHgIM4u+diegpylyUBnGBlA29XJYQLzL16Qeu1Nf15X2DL
d+l1jQPdBiulMCSG+EtMwp2t5Fj3yLuqxPfbtgLTibgab+N31Vt4c8/V2mElRj8kMzphwcoo7GXs
L+DJgI0OFTOXxIdlC6OUB0/t1EiCBXuHjGa1yZy1VCmTEi/ZiyYwpbkKKJu7sKixZWCohlvbzV7F
QVT6/VDRgcV13rHkUZk/OxBf0VWISmOqJkd1nAm4iIM6Gl9aNHaIaDdhgwGAzGnQd/FTxB8kSKqd
5TTZnsXvaBU3S9MDPdl83cCGPh5Ff29ekNGxFyaC2+fhN0HFHE5c3gP+h6fRP5RqpF6Zx70IqJkG
wKP38A9J9G7wYychgK26n3cSbdyUrtG2SpOoaATgSmMxcb0mwgHMY5KupiAw4AjJfDmm1ZsXGmAX
C36SlDpUW0NtpzFzs7rd/o3THv18kmAX4VE7D3UlabArw5V0bk3BR6VF/fIPe3509/pPgBuqj+bm
ozRAa9BY5crtN+6oRsnWl3bT7PyPqQnlk48d5P+Icsd2xgQ1HcvGJVLKrxNuz4ZYYFIZBm6hr7Ox
IdW0BoWDgS2Rl2d34+Lr2ZlrbnY70fUreNMHTr91ElEe+JPVpFEmoiNkN2ZNhY0+bkHMinPC04jc
2qxT/yjmDWKSSOuIw6VFWCNRyS88mf/ONb3SFDl/9X2dItC0tkkRA6B1Pwxe7ej3uRTjJELjdT65
xTZORQ36CBSduQ8DJbOvYwsPJxGkGU6NGP7S2sNJ2LwzjLeCaskGwm6QgvtYjaaUD1qfIzqFyRbA
F2G/FY6vsoV15hGujG1lj5Y8ALePl/lUNEhPTgdaptfj82YxWvA6WKU6ti5Mi4ojAkjBjF9f9Vav
555xIvZrnLEeZic7puP0dseG3iItGfRXEH1EplBfodp4QLQW0Saz8Asw10w9IF4bnBnJ/LTGZ2zV
UBewmYIfQNdkMFDnH4Hniyyb9iVAthcICHFD543+kyln61Xr7bt0pUZgali61/9F+q4GkQm7hrhP
FeOHW7slNVB8evXV6je3im4C
`pragma protect end_protected
module DVI_TX_Top (
  clk42m,
  clk215m,
  ff_reset_n2_1,
  w_video_de,
  w_video_vs,
  w_video_hs,
  w_video_r,
  w_video_g,
  w_video_b,
  tmds_clk_p,
  tmds_clk_n,
  n36_6,
  tmds_d_p,
  tmds_d_n
)
;
input clk42m;
input clk215m;
input ff_reset_n2_1;
input w_video_de;
input w_video_vs;
input w_video_hs;
input [7:0] w_video_r;
input [7:0] w_video_g;
input [7:0] w_video_b;
output tmds_clk_p;
output tmds_clk_n;
output n36_6;
output [2:0] tmds_d_p;
output [2:0] tmds_d_n;
wire VCC;
wire GND;
  \~rgb2dvi.DVI_TX_Top  rgb2dvi_inst (
    .clk42m(clk42m),
    .clk215m(clk215m),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_video_de(w_video_de),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0]),
    .tmds_clk_p(tmds_clk_p),
    .tmds_clk_n(tmds_clk_n),
    .n36_6(n36_6),
    .tmds_d_p(tmds_d_p[2:0]),
    .tmds_d_n(tmds_d_n[2:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* DVI_TX_Top */
module ip_sdram (
  clk85m,
  n36_6,
  O_sdram_clk_d,
  w_sdram_valid,
  w_sdram_refresh,
  ff_reset_n2_1,
  w_sdram_write,
  w_sdram_wdata,
  w_sdram_wdata_mask,
  w_sdram_address,
  IO_sdram_dq_in,
  O_sdram_cke_d,
  ff_sdr_ready,
  O_sdram_ras_n_d,
  O_sdram_cas_n_d,
  O_sdram_wen_n_d,
  n646_3,
  n647_3,
  n648_3,
  n649_3,
  n650_3,
  n651_3,
  n652_3,
  n653_3,
  n654_3,
  n655_3,
  n656_3,
  n657_3,
  n658_3,
  n659_3,
  n660_3,
  n661_3,
  n662_3,
  n663_3,
  n664_3,
  n665_3,
  n666_3,
  n667_3,
  n668_3,
  n669_3,
  n670_3,
  n671_3,
  n672_3,
  n673_3,
  n674_3,
  n675_3,
  n676_3,
  n677_3,
  n680_4,
  w_sdram_rdata_en,
  slot_wait_d_4,
  O_sdram_dqm_d,
  O_sdram_addr_d_0,
  O_sdram_addr_d_1,
  O_sdram_addr_d_2,
  O_sdram_addr_d_3,
  O_sdram_addr_d_4,
  O_sdram_addr_d_5,
  O_sdram_addr_d_6,
  O_sdram_addr_d_7,
  O_sdram_addr_d_9,
  O_sdram_addr_d_10,
  w_sdram_rdata
)
;
input clk85m;
input n36_6;
input O_sdram_clk_d;
input w_sdram_valid;
input w_sdram_refresh;
input ff_reset_n2_1;
input w_sdram_write;
input [31:0] w_sdram_wdata;
input [3:0] w_sdram_wdata_mask;
input [16:2] w_sdram_address;
input [31:0] IO_sdram_dq_in;
output O_sdram_cke_d;
output ff_sdr_ready;
output O_sdram_ras_n_d;
output O_sdram_cas_n_d;
output O_sdram_wen_n_d;
output n646_3;
output n647_3;
output n648_3;
output n649_3;
output n650_3;
output n651_3;
output n652_3;
output n653_3;
output n654_3;
output n655_3;
output n656_3;
output n657_3;
output n658_3;
output n659_3;
output n660_3;
output n661_3;
output n662_3;
output n663_3;
output n664_3;
output n665_3;
output n666_3;
output n667_3;
output n668_3;
output n669_3;
output n670_3;
output n671_3;
output n672_3;
output n673_3;
output n674_3;
output n675_3;
output n676_3;
output n677_3;
output n680_4;
output w_sdram_rdata_en;
output slot_wait_d_4;
output [3:0] O_sdram_dqm_d;
output O_sdram_addr_d_0;
output O_sdram_addr_d_1;
output O_sdram_addr_d_2;
output O_sdram_addr_d_3;
output O_sdram_addr_d_4;
output O_sdram_addr_d_5;
output O_sdram_addr_d_6;
output O_sdram_addr_d_7;
output O_sdram_addr_d_9;
output O_sdram_addr_d_10;
output [31:0] w_sdram_rdata;
wire n10_3;
wire n810_5;
wire n581_6;
wire n291_3;
wire n302_3;
wire n390_3;
wire n1223_5;
wire n544_4;
wire n914_5;
wire n523_24;
wire ff_main_timer_12_6;
wire n917_4;
wire ff_write_8;
wire n274_9;
wire n259_11;
wire n265_12;
wire n268_11;
wire n271_12;
wire n394_11;
wire n465_10;
wire n468_10;
wire n471_10;
wire n474_10;
wire n477_10;
wire n480_10;
wire n530_11;
wire n532_11;
wire n533_11;
wire n534_11;
wire n535_11;
wire n536_11;
wire n20_6;
wire n463_6;
wire n320_10;
wire n319_10;
wire n318_10;
wire n316_10;
wire n314_10;
wire n312_10;
wire n526_17;
wire n354_6;
wire n352_6;
wire n348_6;
wire n346_6;
wire n344_6;
wire n10_4;
wire n810_6;
wire n245_7;
wire n245_8;
wire n581_7;
wire n291_4;
wire n544_5;
wire n544_6;
wire ff_main_timer_12_7;
wire ff_write_9;
wire n259_12;
wire n259_13;
wire n262_14;
wire n265_13;
wire n265_14;
wire n268_12;
wire n468_11;
wire n468_12;
wire n320_11;
wire n314_11;
wire n312_11;
wire n353_7;
wire n544_7;
wire ff_main_timer_12_8;
wire ff_main_timer_12_9;
wire ff_main_timer_12_10;
wire ff_write_10;
wire ff_write_11;
wire n259_14;
wire n316_13;
wire n245_10;
wire n262_16;
wire n353_9;
wire n390_6;
wire n356_6;
wire n387_5;
wire n356_8;
wire n463_9;
wire ff_sdr_address_9_7;
wire n471_13;
wire n529_11;
wire n21_8;
wire n341_9;
wire ff_main_timer_14_18;
wire n342_9;
wire n527_15;
wire n371_6;
wire n383_6;
wire n383_8;
wire ff_write;
wire ff_do_refresh;
wire ff_do_main_state;
wire [31:0] ff_wdata;
wire [3:0] ff_wdata_mask;
wire [6:0] ff_row_address;
wire [7:0] ff_col_address;
wire [4:0] ff_main_state;
wire [14:0] ff_main_timer;
wire VCC;
wire GND;
  LUT3 n10_s0 (
    .F(n10_3),
    .I0(w_sdram_valid),
    .I1(w_sdram_refresh),
    .I2(n10_4) 
);
defparam n10_s0.INIT=8'hE0;
  LUT4 n810_s2 (
    .F(n810_5),
    .I0(ff_main_state[3]),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[4]),
    .I3(n810_6) 
);
defparam n810_s2.INIT=16'h4000;
  LUT4 n581_s3 (
    .F(n581_6),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[3]),
    .I3(n581_7) 
);
defparam n581_s3.INIT=16'h8000;
  LUT4 n291_s0 (
    .F(n291_3),
    .I0(ff_main_state[1]),
    .I1(ff_main_timer_12_6),
    .I2(ff_main_state[0]),
    .I3(n291_4) 
);
defparam n291_s0.INIT=16'h1000;
  LUT4 n302_s0 (
    .F(n302_3),
    .I0(ff_main_state[1]),
    .I1(ff_main_timer_12_6),
    .I2(n245_8),
    .I3(ff_main_state[0]) 
);
defparam n302_s0.INIT=16'h1000;
  LUT2 n390_s0 (
    .F(n390_3),
    .I0(n383_6),
    .I1(n390_6) 
);
defparam n390_s0.INIT=4'hE;
  LUT2 n1223_s2 (
    .F(n1223_5),
    .I0(ff_reset_n2_1),
    .I1(ff_sdr_ready) 
);
defparam n1223_s2.INIT=4'h7;
  LUT3 n544_s1 (
    .F(n544_4),
    .I0(n544_5),
    .I1(n544_6),
    .I2(ff_sdr_ready) 
);
defparam n544_s1.INIT=8'hC5;
  LUT2 n914_s2 (
    .F(n914_5),
    .I0(ff_do_refresh),
    .I1(ff_write) 
);
defparam n914_s2.INIT=4'h1;
  LUT2 n523_s20 (
    .F(n523_24),
    .I0(n245_10),
    .I1(n581_6) 
);
defparam n523_s20.INIT=4'hE;
  LUT3 ff_main_timer_12_s2 (
    .F(ff_main_timer_12_6),
    .I0(ff_main_timer[13]),
    .I1(ff_main_timer[14]),
    .I2(ff_main_timer_12_7) 
);
defparam ff_main_timer_12_s2.INIT=8'hEF;
  LUT2 n917_s1 (
    .F(n917_4),
    .I0(ff_reset_n2_1),
    .I1(n810_5) 
);
defparam n917_s1.INIT=4'h7;
  LUT3 ff_write_s3 (
    .F(ff_write_8),
    .I0(ff_write_9),
    .I1(ff_main_state[4]),
    .I2(n10_3) 
);
defparam ff_write_s3.INIT=8'hF4;
  LUT3 n274_s5 (
    .F(n274_9),
    .I0(ff_write_9),
    .I1(ff_main_state[4]),
    .I2(n245_10) 
);
defparam n274_s5.INIT=8'hF4;
  LUT4 n259_s7 (
    .F(n259_11),
    .I0(n259_12),
    .I1(ff_main_state[4]),
    .I2(n259_13),
    .I3(ff_write_9) 
);
defparam n259_s7.INIT=16'hBEAA;
  LUT4 n265_s8 (
    .F(n265_12),
    .I0(n245_10),
    .I1(n383_6),
    .I2(n265_13),
    .I3(n265_14) 
);
defparam n265_s8.INIT=16'hFFFE;
  LUT3 n268_s7 (
    .F(n268_11),
    .I0(n268_12),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[1]) 
);
defparam n268_s7.INIT=8'hB4;
  LUT4 n271_s8 (
    .F(n271_12),
    .I0(n10_3),
    .I1(n371_6),
    .I2(n265_13),
    .I3(n268_12) 
);
defparam n271_s8.INIT=16'hFFFE;
  LUT3 n394_s6 (
    .F(n394_11),
    .I0(ff_main_timer[0]),
    .I1(n371_6),
    .I2(ff_main_timer_12_6) 
);
defparam n394_s6.INIT=8'h10;
  LUT3 n465_s5 (
    .F(n465_10),
    .I0(n581_6),
    .I1(ff_sdr_ready),
    .I2(n390_3) 
);
defparam n465_s5.INIT=8'h07;
  LUT4 n468_s5 (
    .F(n468_10),
    .I0(n468_11),
    .I1(n468_12),
    .I2(n390_6),
    .I3(n544_5) 
);
defparam n468_s5.INIT=16'h000B;
  LUT4 n471_s5 (
    .F(n471_10),
    .I0(ff_wdata_mask[3]),
    .I1(n471_13),
    .I2(n468_12),
    .I3(n383_6) 
);
defparam n471_s5.INIT=16'h008F;
  LUT4 n474_s5 (
    .F(n474_10),
    .I0(ff_wdata_mask[2]),
    .I1(n471_13),
    .I2(n468_12),
    .I3(n383_6) 
);
defparam n474_s5.INIT=16'h008F;
  LUT4 n477_s5 (
    .F(n477_10),
    .I0(ff_wdata_mask[1]),
    .I1(n471_13),
    .I2(n468_12),
    .I3(n383_6) 
);
defparam n477_s5.INIT=16'h008F;
  LUT4 n480_s5 (
    .F(n480_10),
    .I0(ff_wdata_mask[0]),
    .I1(n471_13),
    .I2(n468_12),
    .I3(n383_6) 
);
defparam n480_s5.INIT=16'h008F;
  LUT4 n530_s6 (
    .F(n530_11),
    .I0(ff_col_address[6]),
    .I1(n265_13),
    .I2(ff_row_address[6]),
    .I3(n245_10) 
);
defparam n530_s6.INIT=16'hF888;
  LUT4 n532_s6 (
    .F(n532_11),
    .I0(ff_col_address[4]),
    .I1(n265_13),
    .I2(ff_row_address[4]),
    .I3(n245_10) 
);
defparam n532_s6.INIT=16'hF888;
  LUT4 n533_s6 (
    .F(n533_11),
    .I0(ff_col_address[3]),
    .I1(n265_13),
    .I2(ff_row_address[3]),
    .I3(n245_10) 
);
defparam n533_s6.INIT=16'hF888;
  LUT4 n534_s6 (
    .F(n534_11),
    .I0(ff_col_address[2]),
    .I1(n265_13),
    .I2(ff_row_address[2]),
    .I3(n245_10) 
);
defparam n534_s6.INIT=16'hF888;
  LUT4 n535_s6 (
    .F(n535_11),
    .I0(ff_col_address[1]),
    .I1(n265_13),
    .I2(ff_row_address[1]),
    .I3(n245_10) 
);
defparam n535_s6.INIT=16'hF888;
  LUT4 n536_s6 (
    .F(n536_11),
    .I0(ff_col_address[0]),
    .I1(n265_13),
    .I2(ff_row_address[0]),
    .I3(n245_10) 
);
defparam n536_s6.INIT=16'hF888;
  LUT2 n20_s1 (
    .F(n20_6),
    .I0(w_sdram_refresh),
    .I1(n10_4) 
);
defparam n20_s1.INIT=4'h8;
  LUT3 n463_s1 (
    .F(n463_6),
    .I0(n387_5),
    .I1(n390_6),
    .I2(n463_9) 
);
defparam n463_s1.INIT=8'h01;
  LUT2 n320_s4 (
    .F(n320_10),
    .I0(ff_main_timer[4]),
    .I1(n320_11) 
);
defparam n320_s4.INIT=4'h6;
  LUT3 n319_s4 (
    .F(n319_10),
    .I0(ff_main_timer[4]),
    .I1(n320_11),
    .I2(ff_main_timer[5]) 
);
defparam n319_s4.INIT=8'hB4;
  LUT4 n318_s4 (
    .F(n318_10),
    .I0(ff_main_timer[4]),
    .I1(ff_main_timer[5]),
    .I2(n320_11),
    .I3(ff_main_timer[6]) 
);
defparam n318_s4.INIT=16'hEF10;
  LUT3 n316_s4 (
    .F(n316_10),
    .I0(ff_main_timer[7]),
    .I1(n316_13),
    .I2(ff_main_timer[8]) 
);
defparam n316_s4.INIT=8'hB4;
  LUT3 n314_s4 (
    .F(n314_10),
    .I0(ff_main_timer[9]),
    .I1(n314_11),
    .I2(ff_main_timer[10]) 
);
defparam n314_s4.INIT=8'hB4;
  LUT4 n312_s4 (
    .F(n312_10),
    .I0(ff_main_timer[11]),
    .I1(n312_11),
    .I2(n314_11),
    .I3(ff_main_timer[12]) 
);
defparam n312_s4.INIT=16'hBF40;
  LUT3 n526_s10 (
    .F(n526_17),
    .I0(n544_5),
    .I1(n581_6),
    .I2(ff_sdr_ready) 
);
defparam n526_s10.INIT=8'hCA;
  LUT3 n354_s1 (
    .F(n354_6),
    .I0(n371_6),
    .I1(ff_main_timer[1]),
    .I2(ff_main_timer[0]) 
);
defparam n354_s1.INIT=8'h41;
  LUT4 n352_s1 (
    .F(n352_6),
    .I0(ff_main_timer[2]),
    .I1(n353_7),
    .I2(n371_6),
    .I3(ff_main_timer[3]) 
);
defparam n352_s1.INIT=16'h0B04;
  LUT3 n348_s1 (
    .F(n348_6),
    .I0(n371_6),
    .I1(ff_main_timer[7]),
    .I2(n316_13) 
);
defparam n348_s1.INIT=8'h14;
  LUT3 n346_s1 (
    .F(n346_6),
    .I0(n371_6),
    .I1(ff_main_timer[9]),
    .I2(n314_11) 
);
defparam n346_s1.INIT=8'h14;
  LUT4 n344_s1 (
    .F(n344_6),
    .I0(n312_11),
    .I1(n314_11),
    .I2(n371_6),
    .I3(ff_main_timer[11]) 
);
defparam n344_s1.INIT=16'h0708;
  LUT4 n10_s1 (
    .F(n10_4),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[3]),
    .I3(n581_7) 
);
defparam n10_s1.INIT=16'h4000;
  LUT2 n810_s3 (
    .F(n810_6),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]) 
);
defparam n810_s3.INIT=4'h1;
  LUT2 n245_s4 (
    .F(n245_7),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]) 
);
defparam n245_s4.INIT=4'h8;
  LUT3 n245_s5 (
    .F(n245_8),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[4]),
    .I2(ff_main_state[3]) 
);
defparam n245_s5.INIT=8'h10;
  LUT2 n581_s4 (
    .F(n581_7),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[4]) 
);
defparam n581_s4.INIT=4'h1;
  LUT3 n291_s1 (
    .F(n291_4),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[4]) 
);
defparam n291_s1.INIT=8'h01;
  LUT3 n544_s2 (
    .F(n544_5),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[1]),
    .I2(n356_6) 
);
defparam n544_s2.INIT=8'h40;
  LUT3 n544_s3 (
    .F(n544_6),
    .I0(n544_7),
    .I1(ff_row_address[5]),
    .I2(n245_10) 
);
defparam n544_s3.INIT=8'hC5;
  LUT4 ff_main_timer_12_s3 (
    .F(ff_main_timer_12_7),
    .I0(n320_11),
    .I1(ff_main_timer_12_8),
    .I2(ff_main_timer_12_9),
    .I3(ff_main_timer_12_10) 
);
defparam ff_main_timer_12_s3.INIT=16'h8000;
  LUT4 ff_write_s4 (
    .F(ff_write_9),
    .I0(ff_main_state[2]),
    .I1(ff_write_10),
    .I2(ff_main_state[0]),
    .I3(ff_write_11) 
);
defparam ff_write_s4.INIT=16'hEEE0;
  LUT2 n259_s8 (
    .F(n259_12),
    .I0(ff_do_refresh),
    .I1(n581_6) 
);
defparam n259_s8.INIT=4'h8;
  LUT4 n259_s9 (
    .F(n259_13),
    .I0(n259_14),
    .I1(ff_main_state[3]),
    .I2(n245_7),
    .I3(ff_main_state[2]) 
);
defparam n259_s9.INIT=16'h8000;
  LUT4 n262_s10 (
    .F(n262_14),
    .I0(n259_14),
    .I1(ff_main_state[2]),
    .I2(n245_7),
    .I3(ff_main_state[3]) 
);
defparam n262_s10.INIT=16'h7F80;
  LUT2 n265_s9 (
    .F(n265_13),
    .I0(ff_do_refresh),
    .I1(n581_6) 
);
defparam n265_s9.INIT=4'h4;
  LUT4 n265_s10 (
    .F(n265_14),
    .I0(n259_14),
    .I1(n245_7),
    .I2(ff_main_state[2]),
    .I3(ff_write_9) 
);
defparam n265_s10.INIT=16'h7800;
  LUT3 n268_s8 (
    .F(n268_12),
    .I0(ff_main_state[0]),
    .I1(n259_14),
    .I2(ff_write_9) 
);
defparam n268_s8.INIT=8'h60;
  LUT3 n468_s6 (
    .F(n468_11),
    .I0(ff_write),
    .I1(ff_do_refresh),
    .I2(n581_6) 
);
defparam n468_s6.INIT=8'hD0;
  LUT4 n468_s7 (
    .F(n468_12),
    .I0(ff_do_refresh),
    .I1(n245_10),
    .I2(n581_6),
    .I3(ff_sdr_ready) 
);
defparam n468_s7.INIT=16'hF800;
  LUT4 n320_s5 (
    .F(n320_11),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]),
    .I2(ff_main_timer[2]),
    .I3(ff_main_timer[3]) 
);
defparam n320_s5.INIT=16'h0001;
  LUT3 n314_s5 (
    .F(n314_11),
    .I0(ff_main_timer[7]),
    .I1(ff_main_timer[8]),
    .I2(n316_13) 
);
defparam n314_s5.INIT=8'h10;
  LUT2 n312_s5 (
    .F(n312_11),
    .I0(ff_main_timer[9]),
    .I1(ff_main_timer[10]) 
);
defparam n312_s5.INIT=4'h1;
  LUT2 n353_s2 (
    .F(n353_7),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]) 
);
defparam n353_s2.INIT=4'h1;
  LUT4 n544_s4 (
    .F(n544_7),
    .I0(ff_do_refresh),
    .I1(ff_col_address[5]),
    .I2(O_sdram_addr_d_5),
    .I3(n581_6) 
);
defparam n544_s4.INIT=16'hBB0F;
  LUT3 ff_main_timer_12_s4 (
    .F(ff_main_timer_12_8),
    .I0(ff_main_timer[4]),
    .I1(ff_main_timer[5]),
    .I2(ff_main_timer[6]) 
);
defparam ff_main_timer_12_s4.INIT=8'h01;
  LUT4 ff_main_timer_12_s5 (
    .F(ff_main_timer_12_9),
    .I0(ff_main_timer[7]),
    .I1(ff_main_timer[8]),
    .I2(ff_main_timer[9]),
    .I3(ff_main_timer[10]) 
);
defparam ff_main_timer_12_s5.INIT=16'h0001;
  LUT2 ff_main_timer_12_s6 (
    .F(ff_main_timer_12_10),
    .I0(ff_main_timer[11]),
    .I1(ff_main_timer[12]) 
);
defparam ff_main_timer_12_s6.INIT=4'h1;
  LUT4 ff_write_s5 (
    .F(ff_write_10),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[3]),
    .I3(ff_write_11) 
);
defparam ff_write_s5.INIT=16'hFD3F;
  LUT4 ff_write_s6 (
    .F(ff_write_11),
    .I0(ff_main_state[3]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]),
    .I3(ff_main_state[4]) 
);
defparam ff_write_s6.INIT=16'hBF20;
  LUT3 n259_s10 (
    .F(n259_14),
    .I0(ff_main_timer_12_6),
    .I1(ff_do_main_state),
    .I2(ff_sdr_ready) 
);
defparam n259_s10.INIT=8'hC5;
  LUT4 n316_s6 (
    .F(n316_13),
    .I0(n320_11),
    .I1(ff_main_timer[4]),
    .I2(ff_main_timer[5]),
    .I3(ff_main_timer[6]) 
);
defparam n316_s6.INIT=16'h0002;
  LUT4 n245_s6 (
    .F(n245_10),
    .I0(n245_7),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[4]),
    .I3(ff_main_state[3]) 
);
defparam n245_s6.INIT=16'h0200;
  LUT4 n262_s11 (
    .F(n262_16),
    .I0(ff_do_refresh),
    .I1(n581_6),
    .I2(n262_14),
    .I3(n274_9) 
);
defparam n262_s11.INIT=16'hFF70;
  LUT4 n353_s3 (
    .F(n353_9),
    .I0(n371_6),
    .I1(ff_main_timer[2]),
    .I2(ff_main_timer[0]),
    .I3(ff_main_timer[1]) 
);
defparam n353_s3.INIT=16'h4441;
  LUT4 n390_s2 (
    .F(n390_6),
    .I0(ff_main_state[3]),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[4]),
    .I3(n810_6) 
);
defparam n390_s2.INIT=16'h0200;
  LUT3 n356_s2 (
    .F(n356_6),
    .I0(ff_main_state[3]),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[4]) 
);
defparam n356_s2.INIT=8'h01;
  LUT3 n387_s1 (
    .F(n387_5),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]),
    .I2(n356_6) 
);
defparam n387_s1.INIT=8'hE0;
  LUT3 n356_s3 (
    .F(n356_8),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]),
    .I2(n356_6) 
);
defparam n356_s3.INIT=8'h10;
  LUT4 n463_s3 (
    .F(n463_9),
    .I0(n265_13),
    .I1(n245_10),
    .I2(n581_6),
    .I3(ff_sdr_ready) 
);
defparam n463_s3.INIT=16'h5400;
  LUT3 ff_sdr_address_9_s3 (
    .F(ff_sdr_address_9_7),
    .I0(n245_10),
    .I1(n581_6),
    .I2(ff_sdr_ready) 
);
defparam ff_sdr_address_9_s3.INIT=8'hEF;
  LUT3 n471_s7 (
    .F(n471_13),
    .I0(ff_write),
    .I1(ff_do_refresh),
    .I2(n581_6) 
);
defparam n471_s7.INIT=8'h20;
  LUT3 n529_s6 (
    .F(n529_11),
    .I0(ff_col_address[7]),
    .I1(ff_do_refresh),
    .I2(n581_6) 
);
defparam n529_s6.INIT=8'h20;
  LUT4 n21_s2 (
    .F(n21_8),
    .I0(w_sdram_write),
    .I1(w_sdram_valid),
    .I2(w_sdram_refresh),
    .I3(n10_4) 
);
defparam n21_s2.INIT=16'hA800;
  LUT4 n341_s3 (
    .F(n341_9),
    .I0(ff_main_timer_12_7),
    .I1(ff_main_timer[13]),
    .I2(n371_6),
    .I3(ff_main_timer[14]) 
);
defparam n341_s3.INIT=16'h0D00;
  LUT4 ff_main_timer_14_s8 (
    .F(ff_main_timer_14_18),
    .I0(ff_main_timer[14]),
    .I1(ff_main_timer[13]),
    .I2(n371_6),
    .I3(ff_main_timer_12_7) 
);
defparam ff_main_timer_14_s8.INIT=16'hFEFF;
  LUT4 n342_s3 (
    .F(n342_9),
    .I0(ff_main_timer[14]),
    .I1(n371_6),
    .I2(ff_main_timer[13]),
    .I3(ff_main_timer_12_7) 
);
defparam n342_s3.INIT=16'h0230;
  LUT4 n527_s8 (
    .F(n527_15),
    .I0(ff_sdr_ready),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[1]),
    .I3(n356_6) 
);
defparam n527_s8.INIT=16'h4555;
  LUT4 n371_s2 (
    .F(n371_6),
    .I0(ff_main_state[3]),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[4]),
    .I3(n390_6) 
);
defparam n371_s2.INIT=16'hFF01;
  LUT4 n383_s2 (
    .F(n383_6),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[4]) 
);
defparam n383_s2.INIT=16'h0002;
  LUT4 n383_s3 (
    .F(n383_8),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]),
    .I2(n356_6),
    .I3(n383_6) 
);
defparam n383_s3.INIT=16'hFF10;
  DFFRE ff_wdata_31_s0 (
    .Q(ff_wdata[31]),
    .D(w_sdram_wdata[31]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_30_s0 (
    .Q(ff_wdata[30]),
    .D(w_sdram_wdata[30]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_29_s0 (
    .Q(ff_wdata[29]),
    .D(w_sdram_wdata[29]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_28_s0 (
    .Q(ff_wdata[28]),
    .D(w_sdram_wdata[28]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_27_s0 (
    .Q(ff_wdata[27]),
    .D(w_sdram_wdata[27]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_26_s0 (
    .Q(ff_wdata[26]),
    .D(w_sdram_wdata[26]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_25_s0 (
    .Q(ff_wdata[25]),
    .D(w_sdram_wdata[25]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_24_s0 (
    .Q(ff_wdata[24]),
    .D(w_sdram_wdata[24]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_23_s0 (
    .Q(ff_wdata[23]),
    .D(w_sdram_wdata[23]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_22_s0 (
    .Q(ff_wdata[22]),
    .D(w_sdram_wdata[22]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_21_s0 (
    .Q(ff_wdata[21]),
    .D(w_sdram_wdata[21]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_20_s0 (
    .Q(ff_wdata[20]),
    .D(w_sdram_wdata[20]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_19_s0 (
    .Q(ff_wdata[19]),
    .D(w_sdram_wdata[19]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_18_s0 (
    .Q(ff_wdata[18]),
    .D(w_sdram_wdata[18]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_17_s0 (
    .Q(ff_wdata[17]),
    .D(w_sdram_wdata[17]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_16_s0 (
    .Q(ff_wdata[16]),
    .D(w_sdram_wdata[16]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_15_s0 (
    .Q(ff_wdata[15]),
    .D(w_sdram_wdata[15]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_14_s0 (
    .Q(ff_wdata[14]),
    .D(w_sdram_wdata[14]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_13_s0 (
    .Q(ff_wdata[13]),
    .D(w_sdram_wdata[13]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_12_s0 (
    .Q(ff_wdata[12]),
    .D(w_sdram_wdata[12]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_11_s0 (
    .Q(ff_wdata[11]),
    .D(w_sdram_wdata[11]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_10_s0 (
    .Q(ff_wdata[10]),
    .D(w_sdram_wdata[10]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_9_s0 (
    .Q(ff_wdata[9]),
    .D(w_sdram_wdata[9]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_8_s0 (
    .Q(ff_wdata[8]),
    .D(w_sdram_wdata[8]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_7_s0 (
    .Q(ff_wdata[7]),
    .D(w_sdram_wdata[7]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_6_s0 (
    .Q(ff_wdata[6]),
    .D(w_sdram_wdata[6]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_5_s0 (
    .Q(ff_wdata[5]),
    .D(w_sdram_wdata[5]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_4_s0 (
    .Q(ff_wdata[4]),
    .D(w_sdram_wdata[4]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_3_s0 (
    .Q(ff_wdata[3]),
    .D(w_sdram_wdata[3]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_2_s0 (
    .Q(ff_wdata[2]),
    .D(w_sdram_wdata[2]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_1_s0 (
    .Q(ff_wdata[1]),
    .D(w_sdram_wdata[1]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_0_s0 (
    .Q(ff_wdata[0]),
    .D(w_sdram_wdata[0]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_3_s0 (
    .Q(ff_wdata_mask[3]),
    .D(w_sdram_wdata_mask[3]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_2_s0 (
    .Q(ff_wdata_mask[2]),
    .D(w_sdram_wdata_mask[2]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_1_s0 (
    .Q(ff_wdata_mask[1]),
    .D(w_sdram_wdata_mask[1]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_0_s0 (
    .Q(ff_wdata_mask[0]),
    .D(w_sdram_wdata_mask[0]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_6_s0 (
    .Q(ff_row_address[6]),
    .D(w_sdram_address[16]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_5_s0 (
    .Q(ff_row_address[5]),
    .D(w_sdram_address[15]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_4_s0 (
    .Q(ff_row_address[4]),
    .D(w_sdram_address[14]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_3_s0 (
    .Q(ff_row_address[3]),
    .D(w_sdram_address[13]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_2_s0 (
    .Q(ff_row_address[2]),
    .D(w_sdram_address[12]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_1_s0 (
    .Q(ff_row_address[1]),
    .D(w_sdram_address[11]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_0_s0 (
    .Q(ff_row_address[0]),
    .D(w_sdram_address[10]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_7_s0 (
    .Q(ff_col_address[7]),
    .D(w_sdram_address[9]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_6_s0 (
    .Q(ff_col_address[6]),
    .D(w_sdram_address[8]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_5_s0 (
    .Q(ff_col_address[5]),
    .D(w_sdram_address[7]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_4_s0 (
    .Q(ff_col_address[4]),
    .D(w_sdram_address[6]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_3_s0 (
    .Q(ff_col_address[3]),
    .D(w_sdram_address[5]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_2_s0 (
    .Q(ff_col_address[2]),
    .D(w_sdram_address[4]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_1_s0 (
    .Q(ff_col_address[1]),
    .D(w_sdram_address[3]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_0_s0 (
    .Q(ff_col_address[0]),
    .D(w_sdram_address[2]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFR ff_main_state_4_s0 (
    .Q(ff_main_state[4]),
    .D(n259_11),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_3_s0 (
    .Q(ff_main_state[3]),
    .D(n262_16),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_2_s0 (
    .Q(ff_main_state[2]),
    .D(n265_12),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_1_s0 (
    .Q(ff_main_state[1]),
    .D(n268_11),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_0_s0 (
    .Q(ff_main_state[0]),
    .D(n271_12),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFRE ff_initial_finish_s0 (
    .Q(O_sdram_cke_d),
    .D(VCC),
    .CLK(clk85m),
    .CE(n291_3),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_ready_s0 (
    .Q(ff_sdr_ready),
    .D(VCC),
    .CLK(clk85m),
    .CE(n302_3),
    .RESET(n36_6) 
);
  DFFRE ff_main_timer_12_s0 (
    .Q(ff_main_timer[12]),
    .D(n312_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFRE ff_main_timer_10_s0 (
    .Q(ff_main_timer[10]),
    .D(n314_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFRE ff_main_timer_8_s0 (
    .Q(ff_main_timer[8]),
    .D(n316_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFRE ff_main_timer_6_s0 (
    .Q(ff_main_timer[6]),
    .D(n318_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFRE ff_main_timer_5_s0 (
    .Q(ff_main_timer[5]),
    .D(n319_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFRE ff_main_timer_4_s0 (
    .Q(ff_main_timer[4]),
    .D(n320_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFS ff_sdr_command_2_s0 (
    .Q(O_sdram_ras_n_d),
    .D(n463_6),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_command_1_s0 (
    .Q(O_sdram_cas_n_d),
    .D(n465_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_command_0_s0 (
    .Q(O_sdram_wen_n_d),
    .D(n468_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_3_s0 (
    .Q(O_sdram_dqm_d[3]),
    .D(n471_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_2_s0 (
    .Q(O_sdram_dqm_d[2]),
    .D(n474_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_1_s0 (
    .Q(O_sdram_dqm_d[1]),
    .D(n477_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_0_s0 (
    .Q(O_sdram_dqm_d[0]),
    .D(n480_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFR ff_sdr_address_5_s0 (
    .Q(O_sdram_addr_d_5),
    .D(n544_4),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFF n646_s0 (
    .Q(n646_3),
    .D(ff_wdata[31]),
    .CLK(clk85m) 
);
  DFF n647_s0 (
    .Q(n647_3),
    .D(ff_wdata[30]),
    .CLK(clk85m) 
);
  DFF n648_s0 (
    .Q(n648_3),
    .D(ff_wdata[29]),
    .CLK(clk85m) 
);
  DFF n649_s0 (
    .Q(n649_3),
    .D(ff_wdata[28]),
    .CLK(clk85m) 
);
  DFF n650_s0 (
    .Q(n650_3),
    .D(ff_wdata[27]),
    .CLK(clk85m) 
);
  DFF n651_s0 (
    .Q(n651_3),
    .D(ff_wdata[26]),
    .CLK(clk85m) 
);
  DFF n652_s0 (
    .Q(n652_3),
    .D(ff_wdata[25]),
    .CLK(clk85m) 
);
  DFF n653_s0 (
    .Q(n653_3),
    .D(ff_wdata[24]),
    .CLK(clk85m) 
);
  DFF n654_s0 (
    .Q(n654_3),
    .D(ff_wdata[23]),
    .CLK(clk85m) 
);
  DFF n655_s0 (
    .Q(n655_3),
    .D(ff_wdata[22]),
    .CLK(clk85m) 
);
  DFF n656_s0 (
    .Q(n656_3),
    .D(ff_wdata[21]),
    .CLK(clk85m) 
);
  DFF n657_s0 (
    .Q(n657_3),
    .D(ff_wdata[20]),
    .CLK(clk85m) 
);
  DFF n658_s0 (
    .Q(n658_3),
    .D(ff_wdata[19]),
    .CLK(clk85m) 
);
  DFF n659_s0 (
    .Q(n659_3),
    .D(ff_wdata[18]),
    .CLK(clk85m) 
);
  DFF n660_s0 (
    .Q(n660_3),
    .D(ff_wdata[17]),
    .CLK(clk85m) 
);
  DFF n661_s0 (
    .Q(n661_3),
    .D(ff_wdata[16]),
    .CLK(clk85m) 
);
  DFF n662_s0 (
    .Q(n662_3),
    .D(ff_wdata[15]),
    .CLK(clk85m) 
);
  DFF n663_s0 (
    .Q(n663_3),
    .D(ff_wdata[14]),
    .CLK(clk85m) 
);
  DFF n664_s0 (
    .Q(n664_3),
    .D(ff_wdata[13]),
    .CLK(clk85m) 
);
  DFF n665_s0 (
    .Q(n665_3),
    .D(ff_wdata[12]),
    .CLK(clk85m) 
);
  DFF n666_s0 (
    .Q(n666_3),
    .D(ff_wdata[11]),
    .CLK(clk85m) 
);
  DFF n667_s0 (
    .Q(n667_3),
    .D(ff_wdata[10]),
    .CLK(clk85m) 
);
  DFF n668_s0 (
    .Q(n668_3),
    .D(ff_wdata[9]),
    .CLK(clk85m) 
);
  DFF n669_s0 (
    .Q(n669_3),
    .D(ff_wdata[8]),
    .CLK(clk85m) 
);
  DFF n670_s0 (
    .Q(n670_3),
    .D(ff_wdata[7]),
    .CLK(clk85m) 
);
  DFF n671_s0 (
    .Q(n671_3),
    .D(ff_wdata[6]),
    .CLK(clk85m) 
);
  DFF n672_s0 (
    .Q(n672_3),
    .D(ff_wdata[5]),
    .CLK(clk85m) 
);
  DFF n673_s0 (
    .Q(n673_3),
    .D(ff_wdata[4]),
    .CLK(clk85m) 
);
  DFF n674_s0 (
    .Q(n674_3),
    .D(ff_wdata[3]),
    .CLK(clk85m) 
);
  DFF n675_s0 (
    .Q(n675_3),
    .D(ff_wdata[2]),
    .CLK(clk85m) 
);
  DFF n676_s0 (
    .Q(n676_3),
    .D(ff_wdata[1]),
    .CLK(clk85m) 
);
  DFF n677_s0 (
    .Q(n677_3),
    .D(ff_wdata[0]),
    .CLK(clk85m) 
);
  DFFR n680_s0 (
    .Q(n680_4),
    .D(n581_6),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_31_s0 (
    .Q(w_sdram_rdata[31]),
    .D(IO_sdram_dq_in[31]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_30_s0 (
    .Q(w_sdram_rdata[30]),
    .D(IO_sdram_dq_in[30]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_29_s0 (
    .Q(w_sdram_rdata[29]),
    .D(IO_sdram_dq_in[29]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_28_s0 (
    .Q(w_sdram_rdata[28]),
    .D(IO_sdram_dq_in[28]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_27_s0 (
    .Q(w_sdram_rdata[27]),
    .D(IO_sdram_dq_in[27]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_26_s0 (
    .Q(w_sdram_rdata[26]),
    .D(IO_sdram_dq_in[26]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_25_s0 (
    .Q(w_sdram_rdata[25]),
    .D(IO_sdram_dq_in[25]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_24_s0 (
    .Q(w_sdram_rdata[24]),
    .D(IO_sdram_dq_in[24]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_23_s0 (
    .Q(w_sdram_rdata[23]),
    .D(IO_sdram_dq_in[23]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_22_s0 (
    .Q(w_sdram_rdata[22]),
    .D(IO_sdram_dq_in[22]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_21_s0 (
    .Q(w_sdram_rdata[21]),
    .D(IO_sdram_dq_in[21]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_20_s0 (
    .Q(w_sdram_rdata[20]),
    .D(IO_sdram_dq_in[20]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_19_s0 (
    .Q(w_sdram_rdata[19]),
    .D(IO_sdram_dq_in[19]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_18_s0 (
    .Q(w_sdram_rdata[18]),
    .D(IO_sdram_dq_in[18]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_17_s0 (
    .Q(w_sdram_rdata[17]),
    .D(IO_sdram_dq_in[17]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_16_s0 (
    .Q(w_sdram_rdata[16]),
    .D(IO_sdram_dq_in[16]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_15_s0 (
    .Q(w_sdram_rdata[15]),
    .D(IO_sdram_dq_in[15]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_14_s0 (
    .Q(w_sdram_rdata[14]),
    .D(IO_sdram_dq_in[14]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_13_s0 (
    .Q(w_sdram_rdata[13]),
    .D(IO_sdram_dq_in[13]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_12_s0 (
    .Q(w_sdram_rdata[12]),
    .D(IO_sdram_dq_in[12]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_11_s0 (
    .Q(w_sdram_rdata[11]),
    .D(IO_sdram_dq_in[11]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_10_s0 (
    .Q(w_sdram_rdata[10]),
    .D(IO_sdram_dq_in[10]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_9_s0 (
    .Q(w_sdram_rdata[9]),
    .D(IO_sdram_dq_in[9]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_8_s0 (
    .Q(w_sdram_rdata[8]),
    .D(IO_sdram_dq_in[8]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_7_s0 (
    .Q(w_sdram_rdata[7]),
    .D(IO_sdram_dq_in[7]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_6_s0 (
    .Q(w_sdram_rdata[6]),
    .D(IO_sdram_dq_in[6]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_5_s0 (
    .Q(w_sdram_rdata[5]),
    .D(IO_sdram_dq_in[5]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_4_s0 (
    .Q(w_sdram_rdata[4]),
    .D(IO_sdram_dq_in[4]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_3_s0 (
    .Q(w_sdram_rdata[3]),
    .D(IO_sdram_dq_in[3]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_2_s0 (
    .Q(w_sdram_rdata[2]),
    .D(IO_sdram_dq_in[2]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_1_s0 (
    .Q(w_sdram_rdata[1]),
    .D(IO_sdram_dq_in[1]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_0_s0 (
    .Q(w_sdram_rdata[0]),
    .D(IO_sdram_dq_in[0]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFR ff_sdr_read_data_en_s0 (
    .Q(w_sdram_rdata_en),
    .D(n914_5),
    .CLK(clk85m),
    .RESET(n917_4) 
);
  DFFRE ff_write_s1 (
    .Q(ff_write),
    .D(n21_8),
    .CLK(clk85m),
    .CE(ff_write_8),
    .RESET(n36_6) 
);
defparam ff_write_s1.INIT=1'b0;
  DFFRE ff_do_refresh_s1 (
    .Q(ff_do_refresh),
    .D(n20_6),
    .CLK(clk85m),
    .CE(ff_write_8),
    .RESET(n36_6) 
);
defparam ff_do_refresh_s1.INIT=1'b0;
  DFFRE ff_do_main_state_s1 (
    .Q(ff_do_main_state),
    .D(n245_10),
    .CLK(clk85m),
    .CE(n274_9),
    .RESET(n36_6) 
);
defparam ff_do_main_state_s1.INIT=1'b0;
  DFFRE ff_sdr_address_7_s1 (
    .Q(O_sdram_addr_d_7),
    .D(n529_11),
    .CLK(clk85m),
    .CE(n523_24),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_7_s1.INIT=1'b0;
  DFFRE ff_sdr_address_6_s1 (
    .Q(O_sdram_addr_d_6),
    .D(n530_11),
    .CLK(clk85m),
    .CE(n523_24),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_6_s1.INIT=1'b0;
  DFFRE ff_sdr_address_4_s1 (
    .Q(O_sdram_addr_d_4),
    .D(n532_11),
    .CLK(clk85m),
    .CE(n523_24),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_4_s1.INIT=1'b0;
  DFFRE ff_sdr_address_3_s1 (
    .Q(O_sdram_addr_d_3),
    .D(n533_11),
    .CLK(clk85m),
    .CE(n523_24),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_3_s1.INIT=1'b0;
  DFFRE ff_sdr_address_2_s1 (
    .Q(O_sdram_addr_d_2),
    .D(n534_11),
    .CLK(clk85m),
    .CE(n523_24),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_2_s1.INIT=1'b0;
  DFFRE ff_sdr_address_1_s1 (
    .Q(O_sdram_addr_d_1),
    .D(n535_11),
    .CLK(clk85m),
    .CE(n523_24),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_1_s1.INIT=1'b0;
  DFFRE ff_sdr_address_0_s1 (
    .Q(O_sdram_addr_d_0),
    .D(n536_11),
    .CLK(clk85m),
    .CE(n523_24),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_0_s1.INIT=1'b0;
  DFFS ff_main_timer_0_s2 (
    .Q(ff_main_timer[0]),
    .D(n394_11),
    .CLK(clk85m),
    .SET(n387_5) 
);
  DFFRE ff_sdr_address_10_s1 (
    .Q(O_sdram_addr_d_10),
    .D(n526_17),
    .CLK(clk85m),
    .CE(ff_sdr_address_9_7),
    .RESET(n36_6) 
);
defparam ff_sdr_address_10_s1.INIT=1'b0;
  DFFRE ff_sdr_address_9_s1 (
    .Q(O_sdram_addr_d_9),
    .D(n527_15),
    .CLK(clk85m),
    .CE(ff_sdr_address_9_7),
    .RESET(n36_6) 
);
defparam ff_sdr_address_9_s1.INIT=1'b0;
  DFFSE ff_main_timer_11_s3 (
    .Q(ff_main_timer[11]),
    .D(n344_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_18),
    .SET(n356_8) 
);
defparam ff_main_timer_11_s3.INIT=1'b1;
  DFFSE ff_main_timer_9_s3 (
    .Q(ff_main_timer[9]),
    .D(n346_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_18),
    .SET(n356_8) 
);
defparam ff_main_timer_9_s3.INIT=1'b1;
  DFFSE ff_main_timer_7_s3 (
    .Q(ff_main_timer[7]),
    .D(n348_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_18),
    .SET(n356_8) 
);
defparam ff_main_timer_7_s3.INIT=1'b1;
  DFFSE ff_main_timer_3_s3 (
    .Q(ff_main_timer[3]),
    .D(n352_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_18),
    .SET(n383_8) 
);
defparam ff_main_timer_3_s3.INIT=1'b1;
  DFFSE ff_main_timer_2_s3 (
    .Q(ff_main_timer[2]),
    .D(n353_9),
    .CLK(clk85m),
    .CE(ff_main_timer_14_18),
    .SET(n387_5) 
);
defparam ff_main_timer_2_s3.INIT=1'b1;
  DFFSE ff_main_timer_1_s3 (
    .Q(ff_main_timer[1]),
    .D(n354_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_18),
    .SET(n390_3) 
);
defparam ff_main_timer_1_s3.INIT=1'b1;
  DFFS ff_main_timer_14_s7 (
    .Q(ff_main_timer[14]),
    .D(n341_9),
    .CLK(clk85m),
    .SET(n356_8) 
);
defparam ff_main_timer_14_s7.INIT=1'b1;
  DFFS ff_main_timer_13_s5 (
    .Q(ff_main_timer[13]),
    .D(n342_9),
    .CLK(clk85m),
    .SET(n356_8) 
);
defparam ff_main_timer_13_s5.INIT=1'b1;
  INV slot_wait_d_s0 (
    .O(slot_wait_d_4),
    .I(ff_sdr_ready) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_sdram */
module ip_ws2812_led (
  clk85m,
  n36_6,
  ff_wr,
  w_green,
  w_red,
  w_blue,
  ws2812_led_d,
  w_sending
)
;
input clk85m;
input n36_6;
input ff_wr;
input [5:4] w_green;
input [5:5] w_red;
input [5:5] w_blue;
output ws2812_led_d;
output w_sending;
wire n172_3;
wire n124_5;
wire n125_5;
wire n128_5;
wire n131_5;
wire n132_5;
wire n133_5;
wire n135_5;
wire n138_6;
wire n304_3;
wire n305_3;
wire n312_3;
wire n320_3;
wire n102_92;
wire n103_90;
wire n104_90;
wire n106_90;
wire n107_93;
wire n119_85;
wire n121_85;
wire n122_86;
wire ff_send_data_23_8;
wire ff_sending_6;
wire ff_count_14_7;
wire n111_89;
wire n114_88;
wire n115_88;
wire n172_4;
wire n124_6;
wire n128_6;
wire n131_6;
wire n132_8;
wire n133_6;
wire n135_6;
wire n135_7;
wire n102_94;
wire n104_91;
wire n104_92;
wire ff_send_data_23_9;
wire ff_sending_7;
wire ff_led_9;
wire n114_89;
wire n131_8;
wire ff_send_data_23_11;
wire ff_send_data_23_12;
wire ff_sending_8;
wire ff_state_5_10;
wire n131_10;
wire n102_96;
wire n105_92;
wire ff_send_data_23_14;
wire n128_9;
wire n106_93;
wire n108_84;
wire n319_9;
wire n318_9;
wire n309_9;
wire n308_9;
wire n307_9;
wire n306_9;
wire n303_9;
wire n302_9;
wire n317_9;
wire n316_9;
wire n315_9;
wire n314_9;
wire n313_9;
wire n311_9;
wire n310_9;
wire n321_8;
wire n132_10;
wire n111_92;
wire n132_12;
wire n112_91;
wire [5:0] ff_state;
wire [14:0] ff_count;
wire [23:4] ff_send_data;
wire VCC;
wire GND;
  LUT3 n172_s0 (
    .F(n172_3),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4) 
);
defparam n172_s0.INIT=8'h40;
  LUT4 n124_s2 (
    .F(n124_5),
    .I0(n172_4),
    .I1(ff_count[13]),
    .I2(n124_6),
    .I3(ff_count[14]) 
);
defparam n124_s2.INIT=16'hCF20;
  LUT4 n125_s2 (
    .F(n125_5),
    .I0(n172_4),
    .I1(ff_count[14]),
    .I2(ff_count[13]),
    .I3(n124_6) 
);
defparam n125_s2.INIT=16'h0EF0;
  LUT4 n128_s2 (
    .F(n128_5),
    .I0(n128_6),
    .I1(n172_4),
    .I2(ff_count[10]),
    .I3(n128_9) 
);
defparam n128_s2.INIT=16'h0DF0;
  LUT3 n131_s2 (
    .F(n131_5),
    .I0(n131_6),
    .I1(ff_count[7]),
    .I2(n131_10) 
);
defparam n131_s2.INIT=8'h14;
  LUT4 n132_s2 (
    .F(n132_5),
    .I0(n172_4),
    .I1(n132_10),
    .I2(n132_12),
    .I3(n132_8) 
);
defparam n132_s2.INIT=16'h1F00;
  LUT4 n133_s2 (
    .F(n133_5),
    .I0(ff_count[4]),
    .I1(n133_6),
    .I2(n131_6),
    .I3(ff_count[5]) 
);
defparam n133_s2.INIT=16'h0B04;
  LUT4 n135_s2 (
    .F(n135_5),
    .I0(n135_6),
    .I1(n131_6),
    .I2(ff_count[3]),
    .I3(n135_7) 
);
defparam n135_s2.INIT=16'hABBA;
  LUT2 n138_s3 (
    .F(n138_6),
    .I0(ff_count[0]),
    .I1(n131_6) 
);
defparam n138_s3.INIT=4'h1;
  LUT3 n304_s0 (
    .F(n304_3),
    .I0(w_green[5]),
    .I1(ff_send_data[20]),
    .I2(n172_3) 
);
defparam n304_s0.INIT=8'hAC;
  LUT3 n305_s0 (
    .F(n305_3),
    .I0(w_green[4]),
    .I1(ff_send_data[19]),
    .I2(n172_3) 
);
defparam n305_s0.INIT=8'hAC;
  LUT3 n312_s0 (
    .F(n312_3),
    .I0(w_red[5]),
    .I1(ff_send_data[12]),
    .I2(n172_3) 
);
defparam n312_s0.INIT=8'hAC;
  LUT3 n320_s0 (
    .F(n320_3),
    .I0(w_blue[5]),
    .I1(ff_send_data[4]),
    .I2(n172_3) 
);
defparam n320_s0.INIT=8'hAC;
  LUT4 n102_s80 (
    .F(n102_92),
    .I0(n102_96),
    .I1(n102_94),
    .I2(ff_state[4]),
    .I3(ff_state[5]) 
);
defparam n102_s80.INIT=16'hCFA0;
  LUT4 n103_s78 (
    .F(n103_90),
    .I0(ff_state[5]),
    .I1(n102_94),
    .I2(n102_96),
    .I3(ff_state[4]) 
);
defparam n103_s78.INIT=16'hCDF0;
  LUT4 n104_s78 (
    .F(n104_90),
    .I0(ff_state[2]),
    .I1(n104_91),
    .I2(n104_92),
    .I3(ff_state[3]) 
);
defparam n104_s78.INIT=16'h0708;
  LUT3 n106_s78 (
    .F(n106_90),
    .I0(n106_93),
    .I1(ff_state[0]),
    .I2(ff_state[1]) 
);
defparam n106_s78.INIT=8'h14;
  LUT2 n107_s81 (
    .F(n107_93),
    .I0(ff_state[0]),
    .I1(n106_93) 
);
defparam n107_s81.INIT=4'h1;
  LUT4 n119_s79 (
    .F(n119_85),
    .I0(n132_10),
    .I1(ff_count[4]),
    .I2(n133_6),
    .I3(n132_12) 
);
defparam n119_s79.INIT=16'hAA3C;
  LUT4 n121_s79 (
    .F(n121_85),
    .I0(ff_count[0]),
    .I1(ff_count[1]),
    .I2(n135_6),
    .I3(ff_count[2]) 
);
defparam n121_s79.INIT=16'h0E01;
  LUT4 n122_s80 (
    .F(n122_86),
    .I0(n132_10),
    .I1(ff_count[1]),
    .I2(ff_count[0]),
    .I3(n132_12) 
);
defparam n122_s80.INIT=16'hAAC3;
  LUT3 ff_send_data_23_s3 (
    .F(ff_send_data_23_8),
    .I0(n128_6),
    .I1(ff_send_data_23_9),
    .I2(n172_3) 
);
defparam ff_send_data_23_s3.INIT=8'hF8;
  LUT3 ff_sending_s3 (
    .F(ff_sending_6),
    .I0(n132_12),
    .I1(ff_sending_7),
    .I2(n172_3) 
);
defparam ff_sending_s3.INIT=8'hF8;
  LUT3 ff_count_12_s5 (
    .F(ff_count_14_7),
    .I0(n106_93),
    .I1(ff_led_9),
    .I2(n132_12) 
);
defparam ff_count_12_s5.INIT=8'h1F;
  LUT4 n111_s81 (
    .F(n111_89),
    .I0(ff_count[14]),
    .I1(ff_count[13]),
    .I2(ff_count[12]),
    .I3(n111_92) 
);
defparam n111_s81.INIT=16'h0EF0;
  LUT4 n114_s80 (
    .F(n114_88),
    .I0(n131_10),
    .I1(n114_89),
    .I2(n132_12),
    .I3(ff_count[9]) 
);
defparam n114_s80.INIT=16'h0708;
  LUT4 n115_s80 (
    .F(n115_88),
    .I0(ff_count[7]),
    .I1(n131_10),
    .I2(n132_12),
    .I3(ff_count[8]) 
);
defparam n115_s80.INIT=16'h0B04;
  LUT4 n172_s1 (
    .F(n172_4),
    .I0(ff_state[0]),
    .I1(ff_state[4]),
    .I2(ff_state[5]),
    .I3(n102_94) 
);
defparam n172_s1.INIT=16'h0100;
  LUT2 n124_s3 (
    .F(n124_6),
    .I0(ff_count[12]),
    .I1(n111_92) 
);
defparam n124_s3.INIT=4'h4;
  LUT4 n128_s3 (
    .F(n128_6),
    .I0(ff_count[11]),
    .I1(ff_count[12]),
    .I2(ff_count[13]),
    .I3(ff_count[14]) 
);
defparam n128_s3.INIT=16'h0001;
  LUT2 n131_s3 (
    .F(n131_6),
    .I0(n172_4),
    .I1(n132_12) 
);
defparam n131_s3.INIT=4'h4;
  LUT4 n132_s5 (
    .F(n132_8),
    .I0(ff_count[4]),
    .I1(ff_count[5]),
    .I2(n133_6),
    .I3(ff_count[6]) 
);
defparam n132_s5.INIT=16'hEF10;
  LUT4 n133_s3 (
    .F(n133_6),
    .I0(ff_count[0]),
    .I1(ff_count[1]),
    .I2(ff_count[2]),
    .I3(ff_count[3]) 
);
defparam n133_s3.INIT=16'h0001;
  LUT2 n135_s3 (
    .F(n135_6),
    .I0(n132_12),
    .I1(n132_10) 
);
defparam n135_s3.INIT=4'h8;
  LUT3 n135_s4 (
    .F(n135_7),
    .I0(ff_count[0]),
    .I1(ff_count[1]),
    .I2(ff_count[2]) 
);
defparam n135_s4.INIT=8'h01;
  LUT3 n102_s82 (
    .F(n102_94),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]) 
);
defparam n102_s82.INIT=8'h01;
  LUT2 n104_s79 (
    .F(n104_91),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam n104_s79.INIT=4'h8;
  LUT2 n104_s80 (
    .F(n104_92),
    .I0(ff_state[4]),
    .I1(ff_state[5]) 
);
defparam n104_s80.INIT=4'h8;
  LUT4 ff_send_data_23_s4 (
    .F(ff_send_data_23_9),
    .I0(n131_8),
    .I1(ff_send_data_23_14),
    .I2(ff_send_data_23_11),
    .I3(ff_send_data_23_12) 
);
defparam ff_send_data_23_s4.INIT=16'h8000;
  LUT4 ff_sending_s4 (
    .F(ff_sending_7),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_sending_8),
    .I3(n104_92) 
);
defparam ff_sending_s4.INIT=16'h4000;
  LUT3 ff_led_s6 (
    .F(ff_led_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4) 
);
defparam ff_led_s6.INIT=8'hB0;
  LUT2 n114_s81 (
    .F(n114_89),
    .I0(ff_count[7]),
    .I1(ff_count[8]) 
);
defparam n114_s81.INIT=4'h1;
  LUT4 n131_s5 (
    .F(n131_8),
    .I0(ff_count[3]),
    .I1(ff_count[4]),
    .I2(ff_count[5]),
    .I3(ff_count[6]) 
);
defparam n131_s5.INIT=16'h0001;
  LUT4 ff_send_data_23_s6 (
    .F(ff_send_data_23_11),
    .I0(ff_count[1]),
    .I1(ff_count[2]),
    .I2(ff_state[0]),
    .I3(ff_count[0]) 
);
defparam ff_send_data_23_s6.INIT=16'h1000;
  LUT3 ff_send_data_23_s7 (
    .F(ff_send_data_23_12),
    .I0(ff_state[4]),
    .I1(ff_state[5]),
    .I2(n102_94) 
);
defparam ff_send_data_23_s7.INIT=8'hE7;
  LUT2 ff_sending_s5 (
    .F(ff_sending_8),
    .I0(ff_state[2]),
    .I1(ff_state[3]) 
);
defparam ff_sending_s5.INIT=4'h1;
  LUT4 ff_state_5_s5 (
    .F(ff_state_5_10),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(n132_12) 
);
defparam ff_state_5_s5.INIT=16'h4F00;
  LUT4 n131_s6 (
    .F(n131_10),
    .I0(n131_8),
    .I1(ff_count[0]),
    .I2(ff_count[1]),
    .I3(ff_count[2]) 
);
defparam n131_s6.INIT=16'h0002;
  LUT4 n102_s83 (
    .F(n102_96),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n102_s83.INIT=16'h8000;
  LUT4 n105_s79 (
    .F(n105_92),
    .I0(n104_92),
    .I1(ff_state[2]),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n105_s79.INIT=16'h1444;
  LUT4 ff_send_data_23_s8 (
    .F(ff_send_data_23_14),
    .I0(ff_count[9]),
    .I1(ff_count[10]),
    .I2(ff_count[7]),
    .I3(ff_count[8]) 
);
defparam ff_send_data_23_s8.INIT=16'h0001;
  LUT4 n128_s5 (
    .F(n128_9),
    .I0(ff_count[9]),
    .I1(n131_10),
    .I2(ff_count[7]),
    .I3(ff_count[8]) 
);
defparam n128_s5.INIT=16'h0004;
  LUT4 n106_s80 (
    .F(n106_93),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(n104_92) 
);
defparam n106_s80.INIT=16'hFE00;
  LUT3 n108_s77 (
    .F(n108_84),
    .I0(ff_state[4]),
    .I1(ff_state[5]),
    .I2(ff_state[0]) 
);
defparam n108_s77.INIT=8'h70;
  LUT4 n319_s3 (
    .F(n319_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[5]) 
);
defparam n319_s3.INIT=16'hBF00;
  LUT4 n318_s3 (
    .F(n318_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[6]) 
);
defparam n318_s3.INIT=16'hBF00;
  LUT4 n309_s3 (
    .F(n309_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[15]) 
);
defparam n309_s3.INIT=16'hBF00;
  LUT4 n308_s3 (
    .F(n308_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[16]) 
);
defparam n308_s3.INIT=16'hBF00;
  LUT4 n307_s3 (
    .F(n307_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[17]) 
);
defparam n307_s3.INIT=16'hBF00;
  LUT4 n306_s3 (
    .F(n306_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[18]) 
);
defparam n306_s3.INIT=16'hBF00;
  LUT4 n303_s3 (
    .F(n303_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[21]) 
);
defparam n303_s3.INIT=16'hBF00;
  LUT4 n302_s3 (
    .F(n302_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[22]) 
);
defparam n302_s3.INIT=16'hBF00;
  LUT4 n317_s3 (
    .F(n317_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[7]) 
);
defparam n317_s3.INIT=16'hBF00;
  LUT4 n316_s3 (
    .F(n316_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[8]) 
);
defparam n316_s3.INIT=16'hBF00;
  LUT4 n315_s3 (
    .F(n315_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[9]) 
);
defparam n315_s3.INIT=16'hBF00;
  LUT4 n314_s3 (
    .F(n314_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[10]) 
);
defparam n314_s3.INIT=16'hBF00;
  LUT4 n313_s3 (
    .F(n313_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[11]) 
);
defparam n313_s3.INIT=16'hBF00;
  LUT4 n311_s3 (
    .F(n311_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[13]) 
);
defparam n311_s3.INIT=16'hBF00;
  LUT4 n310_s3 (
    .F(n310_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[14]) 
);
defparam n310_s3.INIT=16'hBF00;
  LUT4 n321_s2 (
    .F(n321_8),
    .I0(w_green[4]),
    .I1(w_sending),
    .I2(ff_wr),
    .I3(n172_4) 
);
defparam n321_s2.INIT=16'h2000;
  LUT4 n132_s6 (
    .F(n132_10),
    .I0(ff_send_data[23]),
    .I1(ff_state[4]),
    .I2(ff_state[5]),
    .I3(ff_state[0]) 
);
defparam n132_s6.INIT=16'h1500;
  LUT3 n111_s83 (
    .F(n111_92),
    .I0(ff_count[11]),
    .I1(n131_10),
    .I2(ff_send_data_23_14) 
);
defparam n111_s83.INIT=8'h40;
  LUT3 n132_s7 (
    .F(n132_12),
    .I0(n131_10),
    .I1(ff_send_data_23_14),
    .I2(n128_6) 
);
defparam n132_s7.INIT=8'h80;
  LUT4 n112_s82 (
    .F(n112_91),
    .I0(n128_6),
    .I1(ff_count[11]),
    .I2(n131_10),
    .I3(ff_send_data_23_14) 
);
defparam n112_s82.INIT=16'h1444;
  DFFCE ff_state_5_s0 (
    .Q(ff_state[5]),
    .D(n102_92),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_4_s0 (
    .Q(ff_state[4]),
    .D(n103_90),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_3_s0 (
    .Q(ff_state[3]),
    .D(n104_90),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_2_s0 (
    .Q(ff_state[2]),
    .D(n105_92),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_1_s0 (
    .Q(ff_state[1]),
    .D(n106_90),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_0_s0 (
    .Q(ff_state[0]),
    .D(n107_93),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_led_s0 (
    .Q(ws2812_led_d),
    .D(n108_84),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_12_s1 (
    .Q(ff_count[12]),
    .D(n111_89),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_12_s1.INIT=1'b0;
  DFFCE ff_count_11_s1 (
    .Q(ff_count[11]),
    .D(n112_91),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_11_s1.INIT=1'b0;
  DFFCE ff_count_9_s1 (
    .Q(ff_count[9]),
    .D(n114_88),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_9_s1.INIT=1'b0;
  DFFCE ff_count_8_s1 (
    .Q(ff_count[8]),
    .D(n115_88),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_8_s1.INIT=1'b0;
  DFFCE ff_count_4_s1 (
    .Q(ff_count[4]),
    .D(n119_85),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_4_s1.INIT=1'b0;
  DFFCE ff_count_2_s1 (
    .Q(ff_count[2]),
    .D(n121_85),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_2_s1.INIT=1'b0;
  DFFCE ff_count_1_s1 (
    .Q(ff_count[1]),
    .D(n122_86),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_1_s1.INIT=1'b0;
  DFFCE ff_send_data_23_s1 (
    .Q(ff_send_data[23]),
    .D(n302_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_23_s1.INIT=1'b0;
  DFFCE ff_send_data_22_s1 (
    .Q(ff_send_data[22]),
    .D(n303_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_22_s1.INIT=1'b0;
  DFFCE ff_send_data_21_s1 (
    .Q(ff_send_data[21]),
    .D(n304_3),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_21_s1.INIT=1'b0;
  DFFCE ff_send_data_20_s1 (
    .Q(ff_send_data[20]),
    .D(n305_3),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_20_s1.INIT=1'b0;
  DFFCE ff_send_data_19_s1 (
    .Q(ff_send_data[19]),
    .D(n306_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_19_s1.INIT=1'b0;
  DFFCE ff_send_data_18_s1 (
    .Q(ff_send_data[18]),
    .D(n307_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_18_s1.INIT=1'b0;
  DFFCE ff_send_data_17_s1 (
    .Q(ff_send_data[17]),
    .D(n308_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_17_s1.INIT=1'b0;
  DFFCE ff_send_data_16_s1 (
    .Q(ff_send_data[16]),
    .D(n309_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_16_s1.INIT=1'b0;
  DFFCE ff_send_data_15_s1 (
    .Q(ff_send_data[15]),
    .D(n310_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_15_s1.INIT=1'b0;
  DFFCE ff_send_data_14_s1 (
    .Q(ff_send_data[14]),
    .D(n311_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_14_s1.INIT=1'b0;
  DFFCE ff_send_data_13_s1 (
    .Q(ff_send_data[13]),
    .D(n312_3),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_13_s1.INIT=1'b0;
  DFFCE ff_send_data_12_s1 (
    .Q(ff_send_data[12]),
    .D(n313_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_12_s1.INIT=1'b0;
  DFFCE ff_send_data_11_s1 (
    .Q(ff_send_data[11]),
    .D(n314_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_11_s1.INIT=1'b0;
  DFFCE ff_send_data_10_s1 (
    .Q(ff_send_data[10]),
    .D(n315_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_10_s1.INIT=1'b0;
  DFFCE ff_send_data_9_s1 (
    .Q(ff_send_data[9]),
    .D(n316_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_9_s1.INIT=1'b0;
  DFFCE ff_send_data_8_s1 (
    .Q(ff_send_data[8]),
    .D(n317_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_8_s1.INIT=1'b0;
  DFFCE ff_send_data_7_s1 (
    .Q(ff_send_data[7]),
    .D(n318_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_7_s1.INIT=1'b0;
  DFFCE ff_send_data_6_s1 (
    .Q(ff_send_data[6]),
    .D(n319_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_6_s1.INIT=1'b0;
  DFFCE ff_send_data_5_s1 (
    .Q(ff_send_data[5]),
    .D(n320_3),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_5_s1.INIT=1'b0;
  DFFCE ff_send_data_4_s1 (
    .Q(ff_send_data[4]),
    .D(n321_8),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_4_s1.INIT=1'b0;
  DFFCE ff_sending_s1 (
    .Q(w_sending),
    .D(n172_3),
    .CLK(clk85m),
    .CE(ff_sending_6),
    .CLEAR(n36_6) 
);
defparam ff_sending_s1.INIT=1'b0;
  DFFCE ff_count_14_s1 (
    .Q(ff_count[14]),
    .D(n124_5),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_13_s1 (
    .Q(ff_count[13]),
    .D(n125_5),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_10_s1 (
    .Q(ff_count[10]),
    .D(n128_5),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_7_s1 (
    .Q(ff_count[7]),
    .D(n131_5),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_6_s1 (
    .Q(ff_count[6]),
    .D(n132_5),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_5_s1 (
    .Q(ff_count[5]),
    .D(n133_5),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_3_s1 (
    .Q(ff_count[3]),
    .D(n135_5),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_0_s1 (
    .Q(ff_count[0]),
    .D(n138_6),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_ws2812_led */
module ip_debugger (
  clk85m,
  n36_6,
  w_bus_valid,
  w_pulse1,
  w_pulse2,
  w_sending,
  n28_4,
  n31_3,
  w_bus_address,
  ff_wr,
  w_red,
  w_green,
  w_blue
)
;
input clk85m;
input n36_6;
input w_bus_valid;
input w_pulse1;
input w_pulse2;
input w_sending;
input n28_4;
input n31_3;
input [1:0] w_bus_address;
output ff_wr;
output [5:5] w_red;
output [5:4] w_green;
output [5:5] w_blue;
wire ff_blue_5_5;
wire n605_3;
wire ff_wr_8;
wire n339_9;
wire n331_8;
wire n66_6;
wire n64_6;
wire n63_6;
wire n62_6;
wire n61_6;
wire n60_6;
wire n59_6;
wire n58_6;
wire n57_6;
wire n56_6;
wire n55_6;
wire n54_6;
wire n53_6;
wire n52_6;
wire n51_6;
wire n50_6;
wire n49_6;
wire n48_6;
wire n47_6;
wire n46_6;
wire n44_6;
wire n43_6;
wire n472_4;
wire n339_10;
wire n65_7;
wire n63_7;
wire n61_7;
wire n58_7;
wire n57_7;
wire n55_7;
wire n52_7;
wire n51_7;
wire n47_7;
wire n45_7;
wire n43_7;
wire n472_5;
wire n57_8;
wire n49_8;
wire n298_11;
wire n240_11;
wire n54_9;
wire n65_9;
wire n45_9;
wire n46_9;
wire n49_10;
wire n50_9;
wire n60_9;
wire n67_8;
wire n42_9;
wire ff_counter_24_10;
wire ff_on;
wire [25:0] ff_counter;
wire VCC;
wire GND;
  LUT4 n472_s0 (
    .F(ff_blue_5_5),
    .I0(ff_counter[25]),
    .I1(ff_on),
    .I2(n472_4),
    .I3(n605_3) 
);
defparam n472_s0.INIT=16'hFF40;
  LUT3 n605_s0 (
    .F(n605_3),
    .I0(w_bus_valid),
    .I1(w_pulse1),
    .I2(w_pulse2) 
);
defparam n605_s0.INIT=8'hFE;
  LUT2 ff_wr_s3 (
    .F(ff_wr_8),
    .I0(ff_blue_5_5),
    .I1(w_sending) 
);
defparam ff_wr_s3.INIT=4'hB;
  LUT2 n339_s4 (
    .F(n339_9),
    .I0(w_pulse1),
    .I1(n339_10) 
);
defparam n339_s4.INIT=4'h1;
  LUT4 n331_s3 (
    .F(n331_8),
    .I0(w_bus_address[1]),
    .I1(w_pulse2),
    .I2(w_bus_valid),
    .I3(w_pulse1) 
);
defparam n331_s3.INIT=16'hFF10;
  LUT3 n66_s1 (
    .F(n66_6),
    .I0(n605_3),
    .I1(ff_counter[0]),
    .I2(ff_counter[1]) 
);
defparam n66_s1.INIT=8'hEB;
  LUT4 n64_s1 (
    .F(n64_6),
    .I0(ff_counter[2]),
    .I1(n65_7),
    .I2(n605_3),
    .I3(ff_counter[3]) 
);
defparam n64_s1.INIT=16'hFBF4;
  LUT3 n63_s1 (
    .F(n63_6),
    .I0(n605_3),
    .I1(n63_7),
    .I2(ff_counter[4]) 
);
defparam n63_s1.INIT=8'hBE;
  LUT4 n62_s1 (
    .F(n62_6),
    .I0(ff_counter[4]),
    .I1(n63_7),
    .I2(n605_3),
    .I3(ff_counter[5]) 
);
defparam n62_s1.INIT=16'hFBF4;
  LUT4 n61_s1 (
    .F(n61_6),
    .I0(n63_7),
    .I1(n61_7),
    .I2(n605_3),
    .I3(ff_counter[6]) 
);
defparam n61_s1.INIT=16'hF7F8;
  LUT3 n60_s1 (
    .F(n60_6),
    .I0(n605_3),
    .I1(n60_9),
    .I2(ff_counter[7]) 
);
defparam n60_s1.INIT=8'hBE;
  LUT4 n59_s1 (
    .F(n59_6),
    .I0(ff_counter[7]),
    .I1(n60_9),
    .I2(n605_3),
    .I3(ff_counter[8]) 
);
defparam n59_s1.INIT=16'hFBF4;
  LUT4 n58_s1 (
    .F(n58_6),
    .I0(n58_7),
    .I1(n60_9),
    .I2(n605_3),
    .I3(ff_counter[9]) 
);
defparam n58_s1.INIT=16'hF7F8;
  LUT3 n57_s1 (
    .F(n57_6),
    .I0(n605_3),
    .I1(n57_7),
    .I2(ff_counter[10]) 
);
defparam n57_s1.INIT=8'hBE;
  LUT4 n56_s1 (
    .F(n56_6),
    .I0(ff_counter[10]),
    .I1(n57_7),
    .I2(n605_3),
    .I3(ff_counter[11]) 
);
defparam n56_s1.INIT=16'hFBF4;
  LUT4 n55_s1 (
    .F(n55_6),
    .I0(n57_7),
    .I1(n55_7),
    .I2(n605_3),
    .I3(ff_counter[12]) 
);
defparam n55_s1.INIT=16'hF7F8;
  LUT3 n54_s1 (
    .F(n54_6),
    .I0(n605_3),
    .I1(n54_9),
    .I2(ff_counter[13]) 
);
defparam n54_s1.INIT=8'hBE;
  LUT4 n53_s1 (
    .F(n53_6),
    .I0(ff_counter[13]),
    .I1(n54_9),
    .I2(n605_3),
    .I3(ff_counter[14]) 
);
defparam n53_s1.INIT=16'hFBF4;
  LUT4 n52_s1 (
    .F(n52_6),
    .I0(n52_7),
    .I1(n54_9),
    .I2(n605_3),
    .I3(ff_counter[15]) 
);
defparam n52_s1.INIT=16'hF7F8;
  LUT4 n51_s1 (
    .F(n51_6),
    .I0(n51_7),
    .I1(n54_9),
    .I2(n605_3),
    .I3(ff_counter[16]) 
);
defparam n51_s1.INIT=16'hF7F8;
  LUT4 n50_s1 (
    .F(n50_6),
    .I0(n54_9),
    .I1(n50_9),
    .I2(n605_3),
    .I3(ff_counter[17]) 
);
defparam n50_s1.INIT=16'hF7F8;
  LUT3 n49_s1 (
    .F(n49_6),
    .I0(n605_3),
    .I1(ff_counter[18]),
    .I2(n49_10) 
);
defparam n49_s1.INIT=8'hBE;
  LUT4 n48_s1 (
    .F(n48_6),
    .I0(ff_counter[18]),
    .I1(n49_10),
    .I2(n605_3),
    .I3(ff_counter[19]) 
);
defparam n48_s1.INIT=16'hFBF4;
  LUT4 n47_s1 (
    .F(n47_6),
    .I0(n47_7),
    .I1(n49_10),
    .I2(n605_3),
    .I3(ff_counter[20]) 
);
defparam n47_s1.INIT=16'hF7F8;
  LUT4 n46_s1 (
    .F(n46_6),
    .I0(n54_9),
    .I1(n46_9),
    .I2(n605_3),
    .I3(ff_counter[21]) 
);
defparam n46_s1.INIT=16'hF7F8;
  LUT4 n44_s1 (
    .F(n44_6),
    .I0(ff_counter[22]),
    .I1(n45_7),
    .I2(n605_3),
    .I3(ff_counter[23]) 
);
defparam n44_s1.INIT=16'hFBF4;
  LUT4 n43_s1 (
    .F(n43_6),
    .I0(n43_7),
    .I1(n45_7),
    .I2(n605_3),
    .I3(ff_counter[24]) 
);
defparam n43_s1.INIT=16'hF7F8;
  LUT4 n472_s1 (
    .F(n472_4),
    .I0(ff_counter[24]),
    .I1(n43_7),
    .I2(n472_5),
    .I3(n54_9) 
);
defparam n472_s1.INIT=16'h4000;
  LUT4 n339_s5 (
    .F(n339_10),
    .I0(w_bus_valid),
    .I1(w_bus_address[1]),
    .I2(w_bus_address[0]),
    .I3(w_pulse2) 
);
defparam n339_s5.INIT=16'h00D7;
  LUT2 n65_s2 (
    .F(n65_7),
    .I0(ff_counter[0]),
    .I1(ff_counter[1]) 
);
defparam n65_s2.INIT=4'h1;
  LUT4 n63_s2 (
    .F(n63_7),
    .I0(ff_counter[0]),
    .I1(ff_counter[1]),
    .I2(ff_counter[2]),
    .I3(ff_counter[3]) 
);
defparam n63_s2.INIT=16'h0001;
  LUT2 n61_s2 (
    .F(n61_7),
    .I0(ff_counter[4]),
    .I1(ff_counter[5]) 
);
defparam n61_s2.INIT=4'h1;
  LUT2 n58_s2 (
    .F(n58_7),
    .I0(ff_counter[7]),
    .I1(ff_counter[8]) 
);
defparam n58_s2.INIT=4'h1;
  LUT4 n57_s2 (
    .F(n57_7),
    .I0(ff_counter[6]),
    .I1(n63_7),
    .I2(n61_7),
    .I3(n57_8) 
);
defparam n57_s2.INIT=16'h4000;
  LUT2 n55_s2 (
    .F(n55_7),
    .I0(ff_counter[10]),
    .I1(ff_counter[11]) 
);
defparam n55_s2.INIT=4'h1;
  LUT2 n52_s2 (
    .F(n52_7),
    .I0(ff_counter[13]),
    .I1(ff_counter[14]) 
);
defparam n52_s2.INIT=4'h1;
  LUT3 n51_s2 (
    .F(n51_7),
    .I0(ff_counter[13]),
    .I1(ff_counter[14]),
    .I2(ff_counter[15]) 
);
defparam n51_s2.INIT=8'h01;
  LUT2 n47_s2 (
    .F(n47_7),
    .I0(ff_counter[18]),
    .I1(ff_counter[19]) 
);
defparam n47_s2.INIT=4'h1;
  LUT2 n45_s2 (
    .F(n45_7),
    .I0(n472_5),
    .I1(n54_9) 
);
defparam n45_s2.INIT=4'h8;
  LUT2 n43_s2 (
    .F(n43_7),
    .I0(ff_counter[22]),
    .I1(ff_counter[23]) 
);
defparam n43_s2.INIT=4'h1;
  LUT4 n472_s2 (
    .F(n472_5),
    .I0(ff_counter[20]),
    .I1(ff_counter[21]),
    .I2(n49_8),
    .I3(n47_7) 
);
defparam n472_s2.INIT=16'h1000;
  LUT3 n57_s3 (
    .F(n57_8),
    .I0(ff_counter[7]),
    .I1(ff_counter[8]),
    .I2(ff_counter[9]) 
);
defparam n57_s3.INIT=8'h01;
  LUT3 n49_s3 (
    .F(n49_8),
    .I0(ff_counter[16]),
    .I1(ff_counter[17]),
    .I2(n51_7) 
);
defparam n49_s3.INIT=8'h10;
  LUT4 n298_s5 (
    .F(n298_11),
    .I0(n28_4),
    .I1(w_pulse1),
    .I2(w_pulse2),
    .I3(w_bus_valid) 
);
defparam n298_s5.INIT=16'h0100;
  LUT4 n240_s5 (
    .F(n240_11),
    .I0(n31_3),
    .I1(w_pulse1),
    .I2(w_pulse2),
    .I3(w_bus_valid) 
);
defparam n240_s5.INIT=16'h0200;
  LUT4 n54_s3 (
    .F(n54_9),
    .I0(ff_counter[12]),
    .I1(n57_7),
    .I2(ff_counter[10]),
    .I3(ff_counter[11]) 
);
defparam n54_s3.INIT=16'h0004;
  LUT4 n65_s3 (
    .F(n65_9),
    .I0(n605_3),
    .I1(ff_counter[0]),
    .I2(ff_counter[1]),
    .I3(ff_counter[2]) 
);
defparam n65_s3.INIT=16'hFEAB;
  LUT4 n45_s3 (
    .F(n45_9),
    .I0(n605_3),
    .I1(ff_counter[22]),
    .I2(n472_5),
    .I3(n54_9) 
);
defparam n45_s3.INIT=16'hBEEE;
  LUT4 n46_s3 (
    .F(n46_9),
    .I0(ff_counter[20]),
    .I1(n49_8),
    .I2(ff_counter[18]),
    .I3(ff_counter[19]) 
);
defparam n46_s3.INIT=16'h0004;
  LUT4 n49_s4 (
    .F(n49_10),
    .I0(ff_counter[16]),
    .I1(ff_counter[17]),
    .I2(n51_7),
    .I3(n54_9) 
);
defparam n49_s4.INIT=16'h1000;
  LUT4 n50_s3 (
    .F(n50_9),
    .I0(ff_counter[16]),
    .I1(ff_counter[13]),
    .I2(ff_counter[14]),
    .I3(ff_counter[15]) 
);
defparam n50_s3.INIT=16'h0001;
  LUT4 n60_s3 (
    .F(n60_9),
    .I0(ff_counter[6]),
    .I1(n63_7),
    .I2(ff_counter[4]),
    .I3(ff_counter[5]) 
);
defparam n60_s3.INIT=16'h0004;
  LUT4 n67_s2 (
    .F(n67_8),
    .I0(w_bus_valid),
    .I1(w_pulse1),
    .I2(w_pulse2),
    .I3(ff_counter[0]) 
);
defparam n67_s2.INIT=16'hFEFF;
  LUT3 n42_s3 (
    .F(n42_9),
    .I0(n472_4),
    .I1(ff_counter[25]),
    .I2(n605_3) 
);
defparam n42_s3.INIT=8'hF4;
  LUT3 ff_counter_24_s4 (
    .F(ff_counter_24_10),
    .I0(ff_counter[25]),
    .I1(n605_3),
    .I2(n472_4) 
);
defparam ff_counter_24_s4.INIT=8'hEF;
  DFFCE ff_counter_24_s1 (
    .Q(ff_counter[24]),
    .D(n43_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_24_s1.INIT=1'b0;
  DFFCE ff_counter_23_s1 (
    .Q(ff_counter[23]),
    .D(n44_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_23_s1.INIT=1'b0;
  DFFCE ff_counter_22_s1 (
    .Q(ff_counter[22]),
    .D(n45_9),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_22_s1.INIT=1'b0;
  DFFCE ff_counter_21_s1 (
    .Q(ff_counter[21]),
    .D(n46_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_21_s1.INIT=1'b0;
  DFFCE ff_counter_20_s1 (
    .Q(ff_counter[20]),
    .D(n47_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_20_s1.INIT=1'b0;
  DFFCE ff_counter_19_s1 (
    .Q(ff_counter[19]),
    .D(n48_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_19_s1.INIT=1'b0;
  DFFCE ff_counter_18_s1 (
    .Q(ff_counter[18]),
    .D(n49_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_18_s1.INIT=1'b0;
  DFFCE ff_counter_17_s1 (
    .Q(ff_counter[17]),
    .D(n50_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_17_s1.INIT=1'b0;
  DFFCE ff_counter_16_s1 (
    .Q(ff_counter[16]),
    .D(n51_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_16_s1.INIT=1'b0;
  DFFCE ff_counter_15_s1 (
    .Q(ff_counter[15]),
    .D(n52_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_15_s1.INIT=1'b0;
  DFFCE ff_counter_14_s1 (
    .Q(ff_counter[14]),
    .D(n53_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_14_s1.INIT=1'b0;
  DFFCE ff_counter_13_s1 (
    .Q(ff_counter[13]),
    .D(n54_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_13_s1.INIT=1'b0;
  DFFCE ff_counter_12_s1 (
    .Q(ff_counter[12]),
    .D(n55_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_12_s1.INIT=1'b0;
  DFFCE ff_counter_11_s1 (
    .Q(ff_counter[11]),
    .D(n56_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_11_s1.INIT=1'b0;
  DFFCE ff_counter_10_s1 (
    .Q(ff_counter[10]),
    .D(n57_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_10_s1.INIT=1'b0;
  DFFCE ff_counter_9_s1 (
    .Q(ff_counter[9]),
    .D(n58_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_9_s1.INIT=1'b0;
  DFFCE ff_counter_8_s1 (
    .Q(ff_counter[8]),
    .D(n59_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_8_s1.INIT=1'b0;
  DFFCE ff_counter_7_s1 (
    .Q(ff_counter[7]),
    .D(n60_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_7_s1.INIT=1'b0;
  DFFCE ff_counter_6_s1 (
    .Q(ff_counter[6]),
    .D(n61_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_6_s1.INIT=1'b0;
  DFFCE ff_counter_5_s1 (
    .Q(ff_counter[5]),
    .D(n62_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_5_s1.INIT=1'b0;
  DFFCE ff_counter_4_s1 (
    .Q(ff_counter[4]),
    .D(n63_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_4_s1.INIT=1'b0;
  DFFCE ff_counter_3_s1 (
    .Q(ff_counter[3]),
    .D(n64_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_3_s1.INIT=1'b0;
  DFFCE ff_counter_2_s1 (
    .Q(ff_counter[2]),
    .D(n65_9),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_2_s1.INIT=1'b0;
  DFFCE ff_counter_1_s1 (
    .Q(ff_counter[1]),
    .D(n66_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_1_s1.INIT=1'b0;
  DFFCE ff_counter_0_s1 (
    .Q(ff_counter[0]),
    .D(n67_8),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_0_s1.INIT=1'b0;
  DFFCE ff_wr_s1 (
    .Q(ff_wr),
    .D(ff_blue_5_5),
    .CLK(clk85m),
    .CE(ff_wr_8),
    .CLEAR(n36_6) 
);
defparam ff_wr_s1.INIT=1'b0;
  DFFCE ff_on_s1 (
    .Q(ff_on),
    .D(n605_3),
    .CLK(clk85m),
    .CE(ff_blue_5_5),
    .CLEAR(n36_6) 
);
defparam ff_on_s1.INIT=1'b0;
  DFFCE ff_red_5_s1 (
    .Q(w_red[5]),
    .D(n298_11),
    .CLK(clk85m),
    .CE(ff_blue_5_5),
    .CLEAR(n36_6) 
);
defparam ff_red_5_s1.INIT=1'b0;
  DFFCE ff_green_5_s1 (
    .Q(w_green[5]),
    .D(n331_8),
    .CLK(clk85m),
    .CE(ff_blue_5_5),
    .CLEAR(n36_6) 
);
defparam ff_green_5_s1.INIT=1'b0;
  DFFCE ff_green_4_s1 (
    .Q(w_green[4]),
    .D(n240_11),
    .CLK(clk85m),
    .CE(ff_blue_5_5),
    .CLEAR(n36_6) 
);
defparam ff_green_4_s1.INIT=1'b0;
  DFFCE ff_blue_5_s1 (
    .Q(w_blue[5]),
    .D(n339_9),
    .CLK(clk85m),
    .CE(ff_blue_5_5),
    .CLEAR(n36_6) 
);
defparam ff_blue_5_s1.INIT=1'b0;
  DFFC ff_counter_25_s3 (
    .Q(ff_counter[25]),
    .D(n42_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_counter_25_s3.INIT=1'b0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_debugger */
module tangnano20k_vdp_cartridge (
  clk,
  clk14m,
  slot_reset_n,
  slot_iorq_n,
  slot_rd_n,
  slot_wr_n,
  slot_wait,
  slot_intr,
  slot_data_dir,
  slot_a,
  slot_d,
  busdir,
  oe_n,
  dipsw,
  ws2812_led,
  button,
  tmds_clk_p,
  tmds_clk_n,
  tmds_d_p,
  tmds_d_n,
  O_sdram_clk,
  O_sdram_cke,
  O_sdram_cs_n,
  O_sdram_ras_n,
  O_sdram_cas_n,
  O_sdram_wen_n,
  IO_sdram_dq,
  O_sdram_addr,
  O_sdram_ba,
  O_sdram_dqm
)
;
input clk;
input clk14m;
input slot_reset_n;
input slot_iorq_n;
input slot_rd_n;
input slot_wr_n;
output slot_wait;
output slot_intr;
output slot_data_dir;
input [7:0] slot_a;
inout [7:0] slot_d;
output busdir;
output oe_n;
input dipsw;
output ws2812_led;
input [1:0] button;
output tmds_clk_p;
output tmds_clk_n;
output [2:0] tmds_d_p;
output [2:0] tmds_d_n;
output O_sdram_clk;
output O_sdram_cke;
output O_sdram_cs_n;
output O_sdram_ras_n;
output O_sdram_cas_n;
output O_sdram_wen_n;
inout [31:0] IO_sdram_dq;
output [10:0] O_sdram_addr;
output [1:0] O_sdram_ba;
output [3:0] O_sdram_dqm;
wire clk14m_d;
wire slot_reset_n_d;
wire slot_iorq_n_d;
wire slot_rd_n_d;
wire slot_wr_n_d;
wire ff_reset_n1;
wire ff_reset_n2_1;
wire ff_reset_n0;
wire IO_sdram_dq_31_101;
wire clk215m;
wire clk85m;
wire O_sdram_clk_d;
wire pll_lock85;
wire clk42m;
wire w_bus_ioreq;
wire w_bus_write;
wire slot_data_dir_d;
wire p_slot_data_0_7;
wire w_bus_valid;
wire w_pulse1;
wire w_bus_vdp_rdata_en;
wire ff_bus_ready;
wire n28_4;
wire n31_3;
wire ff_busy;
wire w_pulse2;
wire w_sdram_refresh;
wire w_sdram_write;
wire w_sdram_valid;
wire w_video_vs;
wire w_video_hs;
wire w_video_de;
wire n36_6;
wire O_sdram_cke_d;
wire ff_sdr_ready;
wire O_sdram_ras_n_d;
wire O_sdram_cas_n_d;
wire O_sdram_wen_n_d;
wire n646_3;
wire n647_3;
wire n648_3;
wire n649_3;
wire n650_3;
wire n651_3;
wire n652_3;
wire n653_3;
wire n654_3;
wire n655_3;
wire n656_3;
wire n657_3;
wire n658_3;
wire n659_3;
wire n660_3;
wire n661_3;
wire n662_3;
wire n663_3;
wire n664_3;
wire n665_3;
wire n666_3;
wire n667_3;
wire n668_3;
wire n669_3;
wire n670_3;
wire n671_3;
wire n672_3;
wire n673_3;
wire n674_3;
wire n675_3;
wire n676_3;
wire n677_3;
wire n680_4;
wire w_sdram_rdata_en;
wire slot_wait_d_4;
wire ws2812_led_d;
wire w_sending;
wire ff_wr;
wire [7:0] slot_a_d;
wire [7:0] slot_d_in;
wire [31:0] IO_sdram_dq_in;
wire [7:0] w_bus_wdata;
wire [1:0] w_bus_address;
wire [7:0] ff_rdata;
wire [7:0] w_bus_vdp_rdata;
wire [16:2] w_sdram_address;
wire [31:0] w_sdram_wdata;
wire [3:0] w_sdram_wdata_mask;
wire [7:0] w_video_r;
wire [7:0] w_video_g;
wire [7:0] w_video_b;
wire [3:0] O_sdram_dqm_d;
wire [10:0] O_sdram_addr_d;
wire [31:0] w_sdram_rdata;
wire [5:5] w_red;
wire [5:4] w_green;
wire [5:5] w_blue;
wire VCC;
wire GND;
  IBUF clk14m_ibuf (
    .O(clk14m_d),
    .I(clk14m) 
);
  IBUF slot_reset_n_ibuf (
    .O(slot_reset_n_d),
    .I(slot_reset_n) 
);
  IBUF slot_iorq_n_ibuf (
    .O(slot_iorq_n_d),
    .I(slot_iorq_n) 
);
  IBUF slot_rd_n_ibuf (
    .O(slot_rd_n_d),
    .I(slot_rd_n) 
);
  IBUF slot_wr_n_ibuf (
    .O(slot_wr_n_d),
    .I(slot_wr_n) 
);
  IBUF slot_a_0_ibuf (
    .O(slot_a_d[0]),
    .I(slot_a[0]) 
);
  IBUF slot_a_1_ibuf (
    .O(slot_a_d[1]),
    .I(slot_a[1]) 
);
  IBUF slot_a_2_ibuf (
    .O(slot_a_d[2]),
    .I(slot_a[2]) 
);
  IBUF slot_a_3_ibuf (
    .O(slot_a_d[3]),
    .I(slot_a[3]) 
);
  IBUF slot_a_4_ibuf (
    .O(slot_a_d[4]),
    .I(slot_a[4]) 
);
  IBUF slot_a_5_ibuf (
    .O(slot_a_d[5]),
    .I(slot_a[5]) 
);
  IBUF slot_a_6_ibuf (
    .O(slot_a_d[6]),
    .I(slot_a[6]) 
);
  IBUF slot_a_7_ibuf (
    .O(slot_a_d[7]),
    .I(slot_a[7]) 
);
  IOBUF slot_d_0_iobuf (
    .O(slot_d_in[0]),
    .IO(slot_d[0]),
    .I(ff_rdata[0]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_1_iobuf (
    .O(slot_d_in[1]),
    .IO(slot_d[1]),
    .I(ff_rdata[1]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_2_iobuf (
    .O(slot_d_in[2]),
    .IO(slot_d[2]),
    .I(ff_rdata[2]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_3_iobuf (
    .O(slot_d_in[3]),
    .IO(slot_d[3]),
    .I(ff_rdata[3]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_4_iobuf (
    .O(slot_d_in[4]),
    .IO(slot_d[4]),
    .I(ff_rdata[4]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_5_iobuf (
    .O(slot_d_in[5]),
    .IO(slot_d[5]),
    .I(ff_rdata[5]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_6_iobuf (
    .O(slot_d_in[6]),
    .IO(slot_d[6]),
    .I(ff_rdata[6]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_7_iobuf (
    .O(slot_d_in[7]),
    .IO(slot_d[7]),
    .I(ff_rdata[7]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF IO_sdram_dq_0_iobuf (
    .O(IO_sdram_dq_in[0]),
    .IO(IO_sdram_dq[0]),
    .I(n677_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_1_iobuf (
    .O(IO_sdram_dq_in[1]),
    .IO(IO_sdram_dq[1]),
    .I(n676_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_2_iobuf (
    .O(IO_sdram_dq_in[2]),
    .IO(IO_sdram_dq[2]),
    .I(n675_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_3_iobuf (
    .O(IO_sdram_dq_in[3]),
    .IO(IO_sdram_dq[3]),
    .I(n674_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_4_iobuf (
    .O(IO_sdram_dq_in[4]),
    .IO(IO_sdram_dq[4]),
    .I(n673_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_5_iobuf (
    .O(IO_sdram_dq_in[5]),
    .IO(IO_sdram_dq[5]),
    .I(n672_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_6_iobuf (
    .O(IO_sdram_dq_in[6]),
    .IO(IO_sdram_dq[6]),
    .I(n671_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_7_iobuf (
    .O(IO_sdram_dq_in[7]),
    .IO(IO_sdram_dq[7]),
    .I(n670_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_8_iobuf (
    .O(IO_sdram_dq_in[8]),
    .IO(IO_sdram_dq[8]),
    .I(n669_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_9_iobuf (
    .O(IO_sdram_dq_in[9]),
    .IO(IO_sdram_dq[9]),
    .I(n668_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_10_iobuf (
    .O(IO_sdram_dq_in[10]),
    .IO(IO_sdram_dq[10]),
    .I(n667_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_11_iobuf (
    .O(IO_sdram_dq_in[11]),
    .IO(IO_sdram_dq[11]),
    .I(n666_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_12_iobuf (
    .O(IO_sdram_dq_in[12]),
    .IO(IO_sdram_dq[12]),
    .I(n665_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_13_iobuf (
    .O(IO_sdram_dq_in[13]),
    .IO(IO_sdram_dq[13]),
    .I(n664_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_14_iobuf (
    .O(IO_sdram_dq_in[14]),
    .IO(IO_sdram_dq[14]),
    .I(n663_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_15_iobuf (
    .O(IO_sdram_dq_in[15]),
    .IO(IO_sdram_dq[15]),
    .I(n662_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_16_iobuf (
    .O(IO_sdram_dq_in[16]),
    .IO(IO_sdram_dq[16]),
    .I(n661_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_17_iobuf (
    .O(IO_sdram_dq_in[17]),
    .IO(IO_sdram_dq[17]),
    .I(n660_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_18_iobuf (
    .O(IO_sdram_dq_in[18]),
    .IO(IO_sdram_dq[18]),
    .I(n659_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_19_iobuf (
    .O(IO_sdram_dq_in[19]),
    .IO(IO_sdram_dq[19]),
    .I(n658_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_20_iobuf (
    .O(IO_sdram_dq_in[20]),
    .IO(IO_sdram_dq[20]),
    .I(n657_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_21_iobuf (
    .O(IO_sdram_dq_in[21]),
    .IO(IO_sdram_dq[21]),
    .I(n656_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_22_iobuf (
    .O(IO_sdram_dq_in[22]),
    .IO(IO_sdram_dq[22]),
    .I(n655_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_23_iobuf (
    .O(IO_sdram_dq_in[23]),
    .IO(IO_sdram_dq[23]),
    .I(n654_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_24_iobuf (
    .O(IO_sdram_dq_in[24]),
    .IO(IO_sdram_dq[24]),
    .I(n653_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_25_iobuf (
    .O(IO_sdram_dq_in[25]),
    .IO(IO_sdram_dq[25]),
    .I(n652_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_26_iobuf (
    .O(IO_sdram_dq_in[26]),
    .IO(IO_sdram_dq[26]),
    .I(n651_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_27_iobuf (
    .O(IO_sdram_dq_in[27]),
    .IO(IO_sdram_dq[27]),
    .I(n650_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_28_iobuf (
    .O(IO_sdram_dq_in[28]),
    .IO(IO_sdram_dq[28]),
    .I(n649_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_29_iobuf (
    .O(IO_sdram_dq_in[29]),
    .IO(IO_sdram_dq[29]),
    .I(n648_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_30_iobuf (
    .O(IO_sdram_dq_in[30]),
    .IO(IO_sdram_dq[30]),
    .I(n647_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_31_iobuf (
    .O(IO_sdram_dq_in[31]),
    .IO(IO_sdram_dq[31]),
    .I(n646_3),
    .OEN(IO_sdram_dq_31_101) 
);
  OBUF slot_wait_obuf (
    .O(slot_wait),
    .I(slot_wait_d_4) 
);
  OBUF slot_intr_obuf (
    .O(slot_intr),
    .I(GND) 
);
  OBUF slot_data_dir_obuf (
    .O(slot_data_dir),
    .I(slot_data_dir_d) 
);
  OBUF busdir_obuf (
    .O(busdir),
    .I(slot_data_dir_d) 
);
  OBUF oe_n_obuf (
    .O(oe_n),
    .I(GND) 
);
  OBUF ws2812_led_obuf (
    .O(ws2812_led),
    .I(ws2812_led_d) 
);
  OBUF O_sdram_clk_obuf (
    .O(O_sdram_clk),
    .I(O_sdram_clk_d) 
);
  OBUF O_sdram_cke_obuf (
    .O(O_sdram_cke),
    .I(O_sdram_cke_d) 
);
  OBUF O_sdram_cs_n_obuf (
    .O(O_sdram_cs_n),
    .I(GND) 
);
  OBUF O_sdram_ras_n_obuf (
    .O(O_sdram_ras_n),
    .I(O_sdram_ras_n_d) 
);
  OBUF O_sdram_cas_n_obuf (
    .O(O_sdram_cas_n),
    .I(O_sdram_cas_n_d) 
);
  OBUF O_sdram_wen_n_obuf (
    .O(O_sdram_wen_n),
    .I(O_sdram_wen_n_d) 
);
  OBUF O_sdram_addr_0_obuf (
    .O(O_sdram_addr[0]),
    .I(O_sdram_addr_d[0]) 
);
  OBUF O_sdram_addr_1_obuf (
    .O(O_sdram_addr[1]),
    .I(O_sdram_addr_d[1]) 
);
  OBUF O_sdram_addr_2_obuf (
    .O(O_sdram_addr[2]),
    .I(O_sdram_addr_d[2]) 
);
  OBUF O_sdram_addr_3_obuf (
    .O(O_sdram_addr[3]),
    .I(O_sdram_addr_d[3]) 
);
  OBUF O_sdram_addr_4_obuf (
    .O(O_sdram_addr[4]),
    .I(O_sdram_addr_d[4]) 
);
  OBUF O_sdram_addr_5_obuf (
    .O(O_sdram_addr[5]),
    .I(O_sdram_addr_d[5]) 
);
  OBUF O_sdram_addr_6_obuf (
    .O(O_sdram_addr[6]),
    .I(O_sdram_addr_d[6]) 
);
  OBUF O_sdram_addr_7_obuf (
    .O(O_sdram_addr[7]),
    .I(O_sdram_addr_d[7]) 
);
  OBUF O_sdram_addr_8_obuf (
    .O(O_sdram_addr[8]),
    .I(GND) 
);
  OBUF O_sdram_addr_9_obuf (
    .O(O_sdram_addr[9]),
    .I(O_sdram_addr_d[9]) 
);
  OBUF O_sdram_addr_10_obuf (
    .O(O_sdram_addr[10]),
    .I(O_sdram_addr_d[10]) 
);
  OBUF O_sdram_ba_0_obuf (
    .O(O_sdram_ba[0]),
    .I(GND) 
);
  OBUF O_sdram_ba_1_obuf (
    .O(O_sdram_ba[1]),
    .I(GND) 
);
  OBUF O_sdram_dqm_0_obuf (
    .O(O_sdram_dqm[0]),
    .I(O_sdram_dqm_d[0]) 
);
  OBUF O_sdram_dqm_1_obuf (
    .O(O_sdram_dqm[1]),
    .I(O_sdram_dqm_d[1]) 
);
  OBUF O_sdram_dqm_2_obuf (
    .O(O_sdram_dqm[2]),
    .I(O_sdram_dqm_d[2]) 
);
  OBUF O_sdram_dqm_3_obuf (
    .O(O_sdram_dqm[3]),
    .I(O_sdram_dqm_d[3]) 
);
  DFF ff_reset_n1_s0 (
    .Q(ff_reset_n1),
    .D(ff_reset_n0),
    .CLK(clk85m) 
);
defparam ff_reset_n1_s0.INIT=1'b0;
  DFF ff_reset_n2_1_s0 (
    .Q(ff_reset_n2_1),
    .D(ff_reset_n1),
    .CLK(clk85m) 
);
defparam ff_reset_n2_1_s0.INIT=1'b0;
  DFF ff_reset_n0_s0 (
    .Q(ff_reset_n0),
    .D(slot_reset_n_d),
    .CLK(clk85m) 
);
defparam ff_reset_n0_s0.INIT=1'b0;
  INV IO_sdram_dq_31_s66 (
    .O(IO_sdram_dq_31_101),
    .I(n680_4) 
);
  Gowin_rPLL u_pll (
    .clk14m_d(clk14m_d),
    .clk215m(clk215m)
);
  Gowin_rPLL2 u_pll2 (
    .clk14m_d(clk14m_d),
    .clk85m(clk85m),
    .O_sdram_clk_d(O_sdram_clk_d),
    .pll_lock85(pll_lock85)
);
  Gowin_CLKDIV u_clkdiv (
    .clk85m(clk85m),
    .pll_lock85(pll_lock85),
    .clk42m(clk42m)
);
  msx_slot u_msx_slot (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .slot_wait_d_4(slot_wait_d_4),
    .slot_rd_n_d(slot_rd_n_d),
    .slot_wr_n_d(slot_wr_n_d),
    .slot_iorq_n_d(slot_iorq_n_d),
    .ff_reset_n2_1(ff_reset_n2_1),
    .ff_busy(ff_busy),
    .ff_bus_ready(ff_bus_ready),
    .slot_a_d(slot_a_d[7:0]),
    .slot_d_in(slot_d_in[7:0]),
    .w_bus_vdp_rdata(w_bus_vdp_rdata[7:0]),
    .w_bus_ioreq(w_bus_ioreq),
    .w_bus_write(w_bus_write),
    .slot_data_dir_d(slot_data_dir_d),
    .p_slot_data_0_7(p_slot_data_0_7),
    .w_bus_valid(w_bus_valid),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_bus_address(w_bus_address[1:0]),
    .ff_rdata(ff_rdata[7:0])
);
  vdp u_v9958 (
    .w_bus_write(w_bus_write),
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_bus_valid(w_bus_valid),
    .w_bus_ioreq(w_bus_ioreq),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .ff_sdr_ready(ff_sdr_ready),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_bus_address(w_bus_address[1:0]),
    .w_sdram_rdata(w_sdram_rdata[31:0]),
    .w_pulse1(w_pulse1),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .ff_bus_ready(ff_bus_ready),
    .n28_4(n28_4),
    .n31_3(n31_3),
    .ff_busy(ff_busy),
    .w_pulse2(w_pulse2),
    .w_sdram_refresh(w_sdram_refresh),
    .w_sdram_write(w_sdram_write),
    .w_sdram_valid(w_sdram_valid),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_de(w_video_de),
    .w_bus_vdp_rdata(w_bus_vdp_rdata[7:0]),
    .w_sdram_address(w_sdram_address[16:2]),
    .w_sdram_wdata(w_sdram_wdata[31:0]),
    .w_sdram_wdata_mask(w_sdram_wdata_mask[3:0]),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0])
);
  DVI_TX_Top u_dvi (
    .clk42m(clk42m),
    .clk215m(clk215m),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_video_de(w_video_de),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0]),
    .tmds_clk_p(tmds_clk_p),
    .tmds_clk_n(tmds_clk_n),
    .n36_6(n36_6),
    .tmds_d_p(tmds_d_p[2:0]),
    .tmds_d_n(tmds_d_n[2:0])
);
  ip_sdram u_sdram (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .O_sdram_clk_d(O_sdram_clk_d),
    .w_sdram_valid(w_sdram_valid),
    .w_sdram_refresh(w_sdram_refresh),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_sdram_write(w_sdram_write),
    .w_sdram_wdata(w_sdram_wdata[31:0]),
    .w_sdram_wdata_mask(w_sdram_wdata_mask[3:0]),
    .w_sdram_address(w_sdram_address[16:2]),
    .IO_sdram_dq_in(IO_sdram_dq_in[31:0]),
    .O_sdram_cke_d(O_sdram_cke_d),
    .ff_sdr_ready(ff_sdr_ready),
    .O_sdram_ras_n_d(O_sdram_ras_n_d),
    .O_sdram_cas_n_d(O_sdram_cas_n_d),
    .O_sdram_wen_n_d(O_sdram_wen_n_d),
    .n646_3(n646_3),
    .n647_3(n647_3),
    .n648_3(n648_3),
    .n649_3(n649_3),
    .n650_3(n650_3),
    .n651_3(n651_3),
    .n652_3(n652_3),
    .n653_3(n653_3),
    .n654_3(n654_3),
    .n655_3(n655_3),
    .n656_3(n656_3),
    .n657_3(n657_3),
    .n658_3(n658_3),
    .n659_3(n659_3),
    .n660_3(n660_3),
    .n661_3(n661_3),
    .n662_3(n662_3),
    .n663_3(n663_3),
    .n664_3(n664_3),
    .n665_3(n665_3),
    .n666_3(n666_3),
    .n667_3(n667_3),
    .n668_3(n668_3),
    .n669_3(n669_3),
    .n670_3(n670_3),
    .n671_3(n671_3),
    .n672_3(n672_3),
    .n673_3(n673_3),
    .n674_3(n674_3),
    .n675_3(n675_3),
    .n676_3(n676_3),
    .n677_3(n677_3),
    .n680_4(n680_4),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .slot_wait_d_4(slot_wait_d_4),
    .O_sdram_dqm_d(O_sdram_dqm_d[3:0]),
    .O_sdram_addr_d_0(O_sdram_addr_d[0]),
    .O_sdram_addr_d_1(O_sdram_addr_d[1]),
    .O_sdram_addr_d_2(O_sdram_addr_d[2]),
    .O_sdram_addr_d_3(O_sdram_addr_d[3]),
    .O_sdram_addr_d_4(O_sdram_addr_d[4]),
    .O_sdram_addr_d_5(O_sdram_addr_d[5]),
    .O_sdram_addr_d_6(O_sdram_addr_d[6]),
    .O_sdram_addr_d_7(O_sdram_addr_d[7]),
    .O_sdram_addr_d_9(O_sdram_addr_d[9]),
    .O_sdram_addr_d_10(O_sdram_addr_d[10]),
    .w_sdram_rdata(w_sdram_rdata[31:0])
);
  ip_ws2812_led u_led (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_wr(ff_wr),
    .w_green(w_green[5:4]),
    .w_red(w_red[5]),
    .w_blue(w_blue[5]),
    .ws2812_led_d(ws2812_led_d),
    .w_sending(w_sending)
);
  ip_debugger u_debugger (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_bus_valid(w_bus_valid),
    .w_pulse1(w_pulse1),
    .w_pulse2(w_pulse2),
    .w_sending(w_sending),
    .n28_4(n28_4),
    .n31_3(n31_3),
    .w_bus_address(w_bus_address[1:0]),
    .ff_wr(ff_wr),
    .w_red(w_red[5]),
    .w_green(w_green[5:4]),
    .w_blue(w_blue[5])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
  GSR GSR (
    .GSRI(VCC) 
);
endmodule /* tangnano20k_vdp_cartridge */
