library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;



entity 6BintoBCD is
    port ( 
        enable  : in std_logic;
        binIn   : in std_logic_vector(5 downto 0);
        bcd1    : out std_logic_vector(3 downto 0);
        bcd0    : out std_logic_vector(3 downto 0)

        
    );
end entity 6BintoBCD;


architecture Behavioral of 6BintoBCD is

    signal b_dez, b_int, b_rem, b_in : unsigned(3 downto 0);
    

begin
    process(binIn, enable)

    begin
        if (enable = '1') then
            b_dez <=  to_unsigned(10,4);
            b_int <= unsigned(b_in) / b_dez
            b_rem <= unsigned(b_in) rem b_dez




            bcd1 <= std_logic_vector(b_int);
            bcd0 <= std_logic_vector(b_rem);
        else
            bcd0 <= (others => '0');
            bcd1 <= (others => '0');
        end if;
    end process;

    

    


end Behavioral ; -- Behavioral