#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Aug  7 17:55:04 2020
# Process ID: 9640
# Current directory: D:/bomberman_uec2/MicroblazeProject/MicroblazeProject.tmp/gpu_dc_v1_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8752 D:\bomberman_uec2\MicroblazeProject\MicroblazeProject.tmp\gpu_dc_v1_project\GPU_DC_v1_project.xpr
# Log file: D:/bomberman_uec2/MicroblazeProject/MicroblazeProject.tmp/gpu_dc_v1_project/vivado.log
# Journal file: D:/bomberman_uec2/MicroblazeProject/MicroblazeProject.tmp/gpu_dc_v1_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/bomberman_uec2/MicroblazeProject/MicroblazeProject.tmp/gpu_dc_v1_project/GPU_DC_v1_project.xpr
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/bomberman_uec2/ip_repo/GPU_DC_1.0/src/BLOCK_GEN.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/bomberman_uec2/ip_repo/GPU_DC_1.0/src/CHAR_ROM.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/bomberman_uec2/ip_repo/GPU_DC_1.0/src/CLOCKER.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/bomberman_uec2/ip_repo/GPU_DC_1.0/src/FRAME_GEN.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/bomberman_uec2/ip_repo/GPU_DC_1.0/hdl/GPU_DC_v1_0_AXI_LITE.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/bomberman_uec2/ip_repo/GPU_DC_1.0/src/GRAM_DECODER.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/bomberman_uec2/ip_repo/GPU_DC_1.0/src/TEXT_GEN.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/bomberman_uec2/ip_repo/GPU_DC_1.0/src/TIMING_GEN.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/bomberman_uec2/ip_repo/GPU_DC_1.0/hdl/GPU_DC_v1_0.v:]
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/bomberman_uec2/ip_repo/GPU_DC_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/bomberman_uec2/ip_repo/BLOCK_GPU_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'B:/xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
ipx::open_ipxact_file {D:\bomberman_uec2\ip_repo\GPU_DC_1.0\component.xml}
WARNING: [IP_Flow 19-5226] Project source file 'd:/bomberman_uec2/ip_repo/GPU_DC_1.0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'd:/bomberman_uec2/ip_repo/GPU_DC_1.0/src/BLOCK_GEN.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'd:/bomberman_uec2/ip_repo/GPU_DC_1.0/src/CHAR_ROM.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'd:/bomberman_uec2/ip_repo/GPU_DC_1.0/src/CLOCKER.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'd:/bomberman_uec2/ip_repo/GPU_DC_1.0/src/FRAME_GEN.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'd:/bomberman_uec2/ip_repo/GPU_DC_1.0/hdl/GPU_DC_v1_0_AXI_LITE.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'd:/bomberman_uec2/ip_repo/GPU_DC_1.0/src/GRAM_DECODER.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'd:/bomberman_uec2/ip_repo/GPU_DC_1.0/src/TEXT_GEN.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'd:/bomberman_uec2/ip_repo/GPU_DC_1.0/src/TIMING_GEN.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'd:/bomberman_uec2/ip_repo/GPU_DC_1.0/hdl/GPU_DC_v1_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'd:/bomberman_uec2/ip_repo/GPU_DC_1.0/src/BLOCK_GEN.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'd:/bomberman_uec2/ip_repo/GPU_DC_1.0/src/CHAR_ROM.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'd:/bomberman_uec2/ip_repo/GPU_DC_1.0/src/CLOCKER.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'd:/bomberman_uec2/ip_repo/GPU_DC_1.0/src/FRAME_GEN.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'd:/bomberman_uec2/ip_repo/GPU_DC_1.0/hdl/GPU_DC_v1_0_AXI_LITE.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'd:/bomberman_uec2/ip_repo/GPU_DC_1.0/src/GRAM_DECODER.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'd:/bomberman_uec2/ip_repo/GPU_DC_1.0/src/TEXT_GEN.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'd:/bomberman_uec2/ip_repo/GPU_DC_1.0/src/TIMING_GEN.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'd:/bomberman_uec2/ip_repo/GPU_DC_1.0/hdl/GPU_DC_v1_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'd:/bomberman_uec2/ip_repo/GPU_DC_1.0/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-5107] Inferred bus interface 'vga_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-3166] Bus Interface 'AXI_LITE': References existing memory map 'AXI_LITE'.
ipx::remove_bus_interface vga_clk [ipx::current_core]
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path d:/bomberman_uec2/ip_repo/GPU_DC_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/bomberman_uec2/ip_repo/GPU_DC_1.0'
ipx::check_integrity -quiet [ipx::current_core]
ipx::archive_core {d:\bomberman_uec2\ip_repo\GPU_DC_1.0\xilinx.com_user_GPU_DC_1.2.zip} [ipx::current_core]
exit
INFO: [Common 17-206] Exiting Vivado at Fri Aug  7 17:57:31 2020...
