==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.linuxdriversvideofbdevsisinit.c_SiS_GetModeID_LCD_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:28 ; elapsed = 00:00:44 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 22180 ; free virtual = 44674
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:28 ; elapsed = 00:00:44 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 22180 ; free virtual = 44674
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:29 ; elapsed = 00:00:45 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 22181 ; free virtual = 44675
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'SiS_GetModeID_LCD' into 'main' (extr_.linuxdriversvideofbdevsisinit.c_SiS_GetModeID_LCD_with_main.c:321) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:29 ; elapsed = 00:00:45 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 22181 ; free virtual = 44675
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:29 ; elapsed = 00:00:46 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 22180 ; free virtual = 44674
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:29 ; elapsed = 00:00:46 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 22180 ; free virtual = 44674
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.73 seconds; current allocated memory: 103.096 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 103.123 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on function 'main' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main'.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 103.165 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:30 ; elapsed = 00:00:46 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 22179 ; free virtual = 44674
INFO: [VHDL 208-304] Generating VHDL RTL for main.
INFO: [VLOG 209-307] Generating Verilog RTL for main.
INFO: [HLS 200-10] Creating and opening project '/home/vivado/aut/proj_extr_.kphp-kdbcommoncrc32.c_crc32_partial_with_main.c'.
INFO: [HLS 200-10] Adding design file 'extr_.kphp-kdbcommoncrc32.c_crc32_partial_with_main.c' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/vivado/aut/proj_extr_.kphp-kdbcommoncrc32.c_crc32_partial_with_main.c/solution1'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.linuxdriversvideofbdevsisinit.c_SiS_GetModeID_LCD_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:04:08 ; elapsed = 00:20:36 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 26920 ; free virtual = 37401
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:04:08 ; elapsed = 00:20:36 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 26920 ; free virtual = 37401
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:04:10 ; elapsed = 00:20:38 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 26920 ; free virtual = 37402
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-61] extr_.linuxdriversvideofbdevsisinit.c_SiS_GetModeID_LCD_with_main.c:75: unsupported memory access on variable 'ModeIndex_320x200' which is (or contains) an array with unknown size at compile time.
INFO: [SYNCHK 200-10] 1 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.linuxdriversvideofbdevsisinit.c_SiS_GetModeID_LCD_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:04:27 ; elapsed = 00:23:32 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 26921 ; free virtual = 37403
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:04:27 ; elapsed = 00:23:32 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 26921 ; free virtual = 37403
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:04:28 ; elapsed = 00:23:34 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 26921 ; free virtual = 37403
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:04:28 ; elapsed = 00:23:34 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 26921 ; free virtual = 37403
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:04:29 ; elapsed = 00:23:35 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 26918 ; free virtual = 37400
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:04:29 ; elapsed = 00:23:35 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 26918 ; free virtual = 37400
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'SiS_GetModeID_LCD' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SiS_GetModeID_LCD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 309.79 seconds; current allocated memory: 141.722 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 141.768 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SiS_GetModeID_LCD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'SiS_GetModeID_LCD/VGAEngine' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SiS_GetModeID_LCD/VBFlags' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SiS_GetModeID_LCD/HDisplay' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SiS_GetModeID_LCD/VDisplay' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SiS_GetModeID_LCD/Depth' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SiS_GetModeID_LCD/FSTN' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SiS_GetModeID_LCD/CustomT' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SiS_GetModeID_LCD/LCDwidth' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SiS_GetModeID_LCD/LCDheight' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SiS_GetModeID_LCD/VBFlags2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'SiS_GetModeID_LCD' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'SiS_GetModeID_LCD/VGAEngine' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'SiS_GetModeID_LCD/VBFlags' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'SiS_GetModeID_LCD/HDisplay' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'SiS_GetModeID_LCD/VDisplay' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'SiS_GetModeID_LCD/Depth' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'SiS_GetModeID_LCD/FSTN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'SiS_GetModeID_LCD/CustomT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'SiS_GetModeID_LCD/LCDwidth' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'SiS_GetModeID_LCD/LCDheight' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'SiS_GetModeID_LCD/VBFlags2' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'SiS_GetModeID_LCD'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 141.832 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:04:30 ; elapsed = 00:23:36 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 26918 ; free virtual = 37400
INFO: [VHDL 208-304] Generating VHDL RTL for SiS_GetModeID_LCD.
INFO: [VLOG 209-307] Generating Verilog RTL for SiS_GetModeID_LCD.
INFO: [HLS 200-10] Opening project '/home/vivado/HLStools/vivado/214_benchmakrs/proj_extr_.linuxdriversvideofbdevsisinit.c_SiS_GetModeID_TV_with_main.c'.
INFO: [HLS 200-10] Opening solution '/home/vivado/HLStools/vivado/214_benchmakrs/proj_extr_.linuxdriversvideofbdevsisinit.c_SiS_GetModeID_TV_with_main.c/solution1'.
