// Seed: 2681295441
module module_0 (
    output tri0 id_0,
    input tri1 id_1,
    input wire id_2,
    input supply1 id_3,
    input supply1 id_4,
    input supply1 id_5,
    input wand id_6,
    input wire id_7,
    input wand id_8
);
  wire id_10;
  wire id_11;
  wire id_12;
  wire id_13;
  logic [7:0]
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31,
      id_32,
      id_33,
      id_34,
      id_35,
      id_36,
      id_37,
      id_38,
      id_39,
      id_40,
      id_41,
      id_42,
      id_43,
      id_44,
      id_45,
      id_46,
      id_47,
      id_48,
      id_49,
      id_50,
      id_51,
      id_52,
      id_53,
      id_54,
      id_55,
      id_56,
      id_57,
      id_58,
      id_59,
      id_60,
      id_61,
      id_62,
      id_63,
      id_64,
      id_65;
  assign id_15 = id_18[1];
  wire id_66;
endmodule
module module_1 (
    output supply1 id_0,
    output uwire id_1,
    input tri1 id_2,
    output wand id_3,
    output tri id_4,
    output wor id_5
);
  module_0(
      id_3, id_2, id_2, id_2, id_2, id_2, id_2, id_2, id_2
  );
  assign id_5 = id_2;
  wire id_7;
  assign id_5 = 1 == id_2;
endmodule
