
Loading design for application trce from file counter_impl1_map.ncd.
Design name: UART_wrapper
NCD version: 3.3
Vendor:      LATTICE
Device:      LFXP2-5E
Package:     TQFP144
Performance: 5
Loading device for application trce from file 'mg5a26x29.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.42.
Performance Hardware Data Status:   Final          Version 11.5.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2
Tue May 10 18:20:04 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -c -u 0 -gt -mapchkpnt 0 -sethld -o Counter_impl1.tw1 -gui -msgset C:/Users/Dayalan Nair/Desktop/UCT-FPGA-Course-2022/dnair_practicals/Counter/promote.xml Counter_impl1_map.ncd Counter_impl1.prf 
Design file:     counter_impl1_map.ncd
Preference file: counter_impl1.prf
Device,speed:    LFXP2-5E,5
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY PORT "ipClk" 50.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 10.778ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              packetiser/opRxStream.Destination[1]  (from ipClk_c +)
   Destination:    FF         Data in        control/wr_byte_cnt[2]  (to ipClk_c +)

   Delay:               8.778ns  (26.1% logic, 73.9% route), 7 logic levels.

 Constraint Details:

      8.778ns physical path delay packetiser/SLICE_74 to control/SLICE_51 meets
     20.000ns delay constraint less
      0.444ns LSR_SET requirement (totaling 19.556ns) by 10.778ns

 Physical Path Details:

      Data path packetiser/SLICE_74 to control/SLICE_51:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383 */SLICE_74.CLK to *r/SLICE_74.Q1 packetiser/SLICE_74 (from ipClk_c)
ROUTE         1   e 1.081 *r/SLICE_74.Q1 to */SLICE_169.A0 opRxStream.Destination_Q[1]
CTOF_DEL    ---     0.260 */SLICE_169.A0 to */SLICE_169.F0 control/SLICE_169
ROUTE         1   e 1.081 */SLICE_169.F0 to */SLICE_140.A1 control/opAddress_0_sqmuxa_0_o2_0_3
CTOF_DEL    ---     0.260 */SLICE_140.A1 to */SLICE_140.F1 control/SLICE_140
ROUTE         6   e 1.081 */SLICE_140.F1 to */SLICE_141.B1 control/N_78
CTOF_DEL    ---     0.260 */SLICE_141.B1 to */SLICE_141.F1 control/SLICE_141
ROUTE         4   e 1.081 */SLICE_141.F1 to *l/SLICE_50.A1 control/N_80
CTOF_DEL    ---     0.260 *l/SLICE_50.A1 to *l/SLICE_50.F1 control/SLICE_50
ROUTE         2   e 1.081 *l/SLICE_50.F1 to *ol/SLICE_5.C1 control/un1_wr_byte_cnt_1_i_m2[0]
C1TOFCO_DE  ---     0.475 *ol/SLICE_5.C1 to *l/SLICE_5.FCO control/SLICE_5
ROUTE         1   e 0.001 *l/SLICE_5.FCO to *l/SLICE_4.FCI control/un1_wr_byte_cnt_2_cry_0
FCITOF1_DE  ---     0.393 *l/SLICE_4.FCI to *ol/SLICE_4.F1 control/SLICE_4
ROUTE         1   e 1.081 *ol/SLICE_4.F1 to */SLICE_51.LSR control/wr_byte_cnt_7[2] (to ipClk_c)
                  --------
                    8.778   (26.1% logic, 73.9% route), 7 logic levels.

Report:  108.436MHz is the maximum frequency for this preference.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser_UART_Inst_rxio" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser_UART_Inst_opTxio" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/tx_state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/tx_packet[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/tx_packet[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/tx_byte_length[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/tx_byte_length[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/tx_byte_length[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/tx_byte_length[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/tx_byte_length[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/tx_byte_length[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/tx_byte_length[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/tx_byte_length[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/rx_state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/rx_packet[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/rx_packet[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/rx_len[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/rx_len[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/rx_len[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/rx_len[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/rx_len[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/rx_len[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/rx_len[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/rx_len[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opTxReady" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Valid" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Source[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Source[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Source[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Source[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Source[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Source[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Source[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Source[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Length[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Length[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Length[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Length[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Destination[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Destination[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Destination[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Destination[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Destination[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Destination[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Destination[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Destination[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Data[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Data[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Data[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Data[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Data[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Data[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Data[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Data[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/data_cache[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/data_cache[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/data_cache[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/data_cache[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/data_cache[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/data_cache[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/data_cache[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/data_cache[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_TxSend" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_TxData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_TxData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_TxData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_TxData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_TxData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_TxData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_TxData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_TxData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/tx_state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/tx_state[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/tx_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/tx_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/tx_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/tx_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/txData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/txData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/txData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/txData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/txData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/txData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/txData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/txData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/rx_state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/rx_state[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/rx_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/rx_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/rx_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/rx_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/opTxBusy" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/opRxValid" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/opRxData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/opRxData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/opRxData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/opRxData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/opRxData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/opRxData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/opRxData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/opRxData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt2[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt2[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt2[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt2[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt2[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt2[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt2[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt2[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt2[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt2[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/wr_byte_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/wr_byte_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/wr_byte_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/wr_byte_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/state[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rst" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        control/rst  (to ipClk_c +)

   Delay:               2.200ns  (50.8% logic, 49.2% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE         1   e 1.081       19.PADDI to *l/SLICE_35.A0 ipnReset_c
CTOF_DEL    ---     0.260 *l/SLICE_35.A0 to *l/SLICE_35.F0 control/SLICE_35
ROUTE         1   e 0.001 *l/SLICE_35.F0 to */SLICE_35.DI0 control/ipnReset_c_i (to ipClk_c)
                  --------
                    2.200   (50.8% logic, 49.2% route), 2 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_byte_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_byte_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_byte_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_byte_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrEnable" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[16]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[17]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[18]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[19]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[20]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[21]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[22]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[23]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[24]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[25]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[26]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[27]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[30]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[31]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Valid" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.SoP" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Destination[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Destination[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Destination[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Destination[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Destination[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Destination[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Destination[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Destination[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Data[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Data[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Data[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Data[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Data[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Data[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Data[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Data[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opAddress[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opAddress[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opAddress[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opAddress[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opAddress[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opAddress[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opAddress[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opAddress[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opWrRegisters.LEDs[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opWrRegisters.LEDs[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opWrRegisters.LEDs[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opWrRegisters.LEDs[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opWrRegisters.LEDs[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opWrRegisters.LEDs[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opWrRegisters.LEDs[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opWrRegisters.LEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser_UART_Inst_rxio" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipUART_Rx
   Destination:    FF         Data in        packetiser_UART_Inst_rxio  (to ipClk_c +)

   Delay:               1.939ns  (44.2% logic, 55.8% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858        110.PAD to      110.PADDI ipUART_Rx
ROUTE         1   e 1.081      110.PADDI to *T_Rx_MGIOL.DI ipUART_Rx_c (to ipClk_c)
                  --------
                    1.939   (44.2% logic, 55.8% route), 1 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser_UART_Inst_opTxio" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/tx_state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/tx_packet[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/tx_packet[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/tx_byte_length[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/tx_byte_length[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/tx_byte_length[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/tx_byte_length[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/tx_byte_length[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/tx_byte_length[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/tx_byte_length[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/tx_byte_length[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/rx_state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/rx_packet[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/rx_packet[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/rx_len[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/rx_len[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/rx_len[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/rx_len[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/rx_len[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/rx_len[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/rx_len[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/rx_len[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opTxReady" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Valid" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Source[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Source[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Source[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Source[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Source[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Source[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Source[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Source[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Length[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Length[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Length[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Length[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Destination[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Destination[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Destination[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Destination[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Destination[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Destination[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Destination[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Destination[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Data[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Data[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Data[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Data[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Data[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Data[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Data[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Data[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/data_cache[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/data_cache[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/data_cache[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/data_cache[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/data_cache[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/data_cache[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/data_cache[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/data_cache[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_TxSend" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_TxData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_TxData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_TxData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_TxData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_TxData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_TxData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_TxData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_TxData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/tx_state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/tx_state[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/tx_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/tx_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/tx_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/tx_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/txData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/txData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/txData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/txData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/txData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/txData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/txData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/txData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/rx_state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/rx_state[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/rx_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/rx_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/rx_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/rx_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/opTxBusy" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/opRxValid" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/opRxData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/opRxData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/opRxData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/opRxData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/opRxData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/opRxData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/opRxData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/opRxData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt2[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt2[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt2[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt2[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt2[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt2[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt2[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt2[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt2[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt2[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/wr_byte_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/wr_byte_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/wr_byte_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/wr_byte_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/state[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rst" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_byte_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_byte_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_byte_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_byte_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrEnable" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[16]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[17]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[18]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[19]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[20]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[21]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[22]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[23]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[24]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[25]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[26]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[27]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[30]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[31]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Valid" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.SoP" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Destination[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Destination[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Destination[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Destination[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Destination[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Destination[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Destination[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Destination[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Data[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Data[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Data[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Data[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Data[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Data[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Data[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Data[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opAddress[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opAddress[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opAddress[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opAddress[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opAddress[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opAddress[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opAddress[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opAddress[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opWrRegisters.LEDs[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opWrRegisters.LEDs[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opWrRegisters.LEDs[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opWrRegisters.LEDs[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opWrRegisters.LEDs[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opWrRegisters.LEDs[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opWrRegisters.LEDs[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opWrRegisters.LEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser_UART_Inst_rxio" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser_UART_Inst_rxio" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser_UART_Inst_opTxio" TO PORT "opUART_Tx" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              packetiser_UART_Inst_opTxio  (from ipClk_c +)
   Destination:    Port       Pad            opUART_Tx

   Delay:               3.647ns  (70.4% logic, 29.6% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     1.603 *_Tx_MGIOL.CLK to *x_MGIOL.IOLDO opUART_Tx_MGIOL (from ipClk_c)
ROUTE         1   e 1.081 *x_MGIOL.IOLDO to      109.IOLDO opUART_Tx_c
DOPAD_DEL   ---     0.963      109.IOLDO to        109.PAD opUART_Tx
                  --------
                    3.647   (70.4% logic, 29.6% route), 2 logic levels.


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser_UART_Inst_opTxio" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/tx_state[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/tx_state[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/tx_packet[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/tx_packet[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/tx_packet[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/tx_packet[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/tx_byte_length[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/tx_byte_length[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/tx_byte_length[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/tx_byte_length[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/tx_byte_length[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/tx_byte_length[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/tx_byte_length[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/tx_byte_length[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/tx_byte_length[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/tx_byte_length[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/tx_byte_length[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/tx_byte_length[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/tx_byte_length[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/tx_byte_length[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/tx_byte_length[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/tx_byte_length[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/rx_state[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/rx_state[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/rx_packet[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/rx_packet[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/rx_packet[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/rx_packet[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/rx_len[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/rx_len[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/rx_len[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/rx_len[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/rx_len[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/rx_len[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/rx_len[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/rx_len[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/rx_len[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/rx_len[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/rx_len[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/rx_len[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/rx_len[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/rx_len[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/rx_len[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/rx_len[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opTxReady" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opTxReady" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Valid" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Valid" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Source[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Source[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Source[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Source[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Source[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Source[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Source[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Source[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Source[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Source[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Source[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Source[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Source[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Source[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Source[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Source[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Length[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Length[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Length[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Length[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Length[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Length[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Length[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Length[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Data[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Data[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Data[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Data[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Data[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Data[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Data[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Data[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Data[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Data[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Data[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Data[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Data[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Data[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Data[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Data[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/data_cache[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/data_cache[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/data_cache[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/data_cache[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/data_cache[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/data_cache[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/data_cache[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/data_cache[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/data_cache[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/data_cache[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/data_cache[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/data_cache[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/data_cache[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/data_cache[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/data_cache[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/data_cache[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_TxSend" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_TxSend" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_TxData[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_TxData[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_TxData[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_TxData[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_TxData[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_TxData[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_TxData[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_TxData[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_TxData[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_TxData[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_TxData[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_TxData[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_TxData[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_TxData[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_TxData[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_TxData[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/tx_state[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/tx_state[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/tx_state[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/tx_state[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/tx_cnt[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/tx_cnt[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/tx_cnt[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/tx_cnt[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/tx_cnt[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/tx_cnt[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/tx_cnt[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/tx_cnt[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/rx_state[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/rx_state[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/rx_state[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/rx_state[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/rx_cnt[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/rx_cnt[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/rx_cnt[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/rx_cnt[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/rx_cnt[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/rx_cnt[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/rx_cnt[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/rx_cnt[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opTxBusy" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opTxBusy" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxValid" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxValid" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[8]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[8]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[8]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[8]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[9]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[9]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/wr_byte_cnt[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/wr_byte_cnt[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/wr_byte_cnt[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/wr_byte_cnt[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/wr_byte_cnt[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/wr_byte_cnt[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/wr_byte_cnt[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/wr_byte_cnt[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/state[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/state[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/state[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/state[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rst" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rst" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_byte_cnt[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_byte_cnt[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_byte_cnt[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_byte_cnt[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_byte_cnt[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_byte_cnt[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_byte_cnt[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_byte_cnt[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrEnable" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrEnable" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[8]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[8]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[9]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[9]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[10]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[10]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[11]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[11]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[12]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[12]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[13]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[13]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[14]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[14]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[15]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[15]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[16]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[16]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[17]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[17]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[18]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[18]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[19]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[19]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[20]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[20]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[21]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[21]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[22]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[22]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[23]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[23]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[24]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[24]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[25]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[25]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[26]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[26]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[27]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[27]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[28]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[28]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[29]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[29]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[30]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[30]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[31]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[31]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Valid" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Valid" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.SoP" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.SoP" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Destination[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Destination[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Destination[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Destination[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Destination[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Destination[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Destination[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Destination[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Destination[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Destination[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Destination[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Destination[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Destination[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Destination[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Destination[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Destination[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Data[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Data[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Data[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Data[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Data[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Data[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Data[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Data[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Data[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Data[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Data[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Data[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Data[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Data[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Data[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Data[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opAddress[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opAddress[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opAddress[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opAddress[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opAddress[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opAddress[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opAddress[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opAddress[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opAddress[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opAddress[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opAddress[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opAddress[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opAddress[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opAddress[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opAddress[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opAddress[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[7]" TO PORT "opLED[7]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              register/opWrRegisters.LEDs[7]  (from ipClk_c +)
   Destination:    Port       Pad            opLED[7]

   Delay:               2.671ns  (59.5% logic, 40.5% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383 */SLICE_69.CLK to *r/SLICE_69.Q1 register/SLICE_69 (from ipClk_c)
ROUTE         2   e 1.081 *r/SLICE_69.Q1 to       37.PADDO opLED_c[7]
DOPAD_DEL   ---     1.207       37.PADDO to         37.PAD opLED[7]
                  --------
                    2.671   (59.5% logic, 40.5% route), 2 logic levels.


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: Unconstrained: CLOCK_DOMAIN
            0 unconstrained paths found
--------------------------------------------------------------------------------


================================================================================
Preference: Unconstrained: INPUT_SETUP
            0 unconstrained paths found
--------------------------------------------------------------------------------


================================================================================
Preference: Unconstrained: CLOCK_TO_OUT
            7 unconstrained paths found
--------------------------------------------------------------------------------

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLED[0]" CLKPORT "ipClk" 

Report:    2.671ns delay register/SLICE_66 to opLED[0]

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383 */SLICE_66.CLK to *r/SLICE_66.Q0 register/SLICE_66 (from ipClk_c)
ROUTE         2   e 1.081 *r/SLICE_66.Q0 to       46.PADDO opLED_c[0]
DOPAD_DEL   ---     1.207       46.PADDO to         46.PAD opLED[0]
                  --------
                    2.671   (59.5% logic, 40.5% route), 2 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLED[1]" CLKPORT "ipClk" 

Report:    2.671ns delay register/SLICE_66 to opLED[1]

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383 */SLICE_66.CLK to *r/SLICE_66.Q1 register/SLICE_66 (from ipClk_c)
ROUTE         2   e 1.081 *r/SLICE_66.Q1 to       45.PADDO opLED_c[1]
DOPAD_DEL   ---     1.207       45.PADDO to         45.PAD opLED[1]
                  --------
                    2.671   (59.5% logic, 40.5% route), 2 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLED[2]" CLKPORT "ipClk" 

Report:    2.671ns delay register/SLICE_67 to opLED[2]

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383 */SLICE_67.CLK to *r/SLICE_67.Q0 register/SLICE_67 (from ipClk_c)
ROUTE         2   e 1.081 *r/SLICE_67.Q0 to       44.PADDO opLED_c[2]
DOPAD_DEL   ---     1.207       44.PADDO to         44.PAD opLED[2]
                  --------
                    2.671   (59.5% logic, 40.5% route), 2 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLED[3]" CLKPORT "ipClk" 

Report:    2.671ns delay register/SLICE_67 to opLED[3]

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383 */SLICE_67.CLK to *r/SLICE_67.Q1 register/SLICE_67 (from ipClk_c)
ROUTE         2   e 1.081 *r/SLICE_67.Q1 to       43.PADDO opLED_c[3]
DOPAD_DEL   ---     1.207       43.PADDO to         43.PAD opLED[3]
                  --------
                    2.671   (59.5% logic, 40.5% route), 2 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLED[4]" CLKPORT "ipClk" 

Report:    2.671ns delay register/SLICE_68 to opLED[4]

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383 */SLICE_68.CLK to *r/SLICE_68.Q0 register/SLICE_68 (from ipClk_c)
ROUTE         2   e 1.081 *r/SLICE_68.Q0 to       40.PADDO opLED_c[4]
DOPAD_DEL   ---     1.207       40.PADDO to         40.PAD opLED[4]
                  --------
                    2.671   (59.5% logic, 40.5% route), 2 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLED[5]" CLKPORT "ipClk" 

Report:    2.671ns delay register/SLICE_68 to opLED[5]

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383 */SLICE_68.CLK to *r/SLICE_68.Q1 register/SLICE_68 (from ipClk_c)
ROUTE         2   e 1.081 *r/SLICE_68.Q1 to       39.PADDO opLED_c[5]
DOPAD_DEL   ---     1.207       39.PADDO to         39.PAD opLED[5]
                  --------
                    2.671   (59.5% logic, 40.5% route), 2 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLED[6]" CLKPORT "ipClk" 

Report:    2.671ns delay register/SLICE_69 to opLED[6]

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383 */SLICE_69.CLK to *r/SLICE_69.Q0 register/SLICE_69 (from ipClk_c)
ROUTE         2   e 1.081 *r/SLICE_69.Q0 to       38.PADDO opLED_c[6]
DOPAD_DEL   ---     1.207       38.PADDO to         38.PAD opLED[6]
                  --------
                    2.671   (59.5% logic, 40.5% route), 2 logic levels.


================================================================================
Preference: Unconstrained: MAXDELAY
            0 unconstrained paths found
--------------------------------------------------------------------------------

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "ipClk" 50.000000 MHz ;  |   50.000 MHz|  108.436 MHz|   7  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: ipClk_c   Source: ipClk.PAD   Loads: 124
   Covered under: FREQUENCY PORT "ipClk" 50.000000 MHz ;


--------------------------------------------------------------------------------
                Connections not covered by the preferences
--------------------------------------------------------------------------------

     Delay                        Element                 Net

  e 1.081ns          ipClk.PADDI to control/SLICE_36.CLK ipClk_c
  e 1.081ns          ipClk.PADDI to control/SLICE_37.CLK ipClk_c
  e 1.081ns          ipClk.PADDI to control/SLICE_38.CLK ipClk_c
  e 1.081ns          ipClk.PADDI to control/SLICE_39.CLK ipClk_c
  e 1.081ns          ipClk.PADDI to control/SLICE_40.CLK ipClk_c
  e 1.081ns          ipClk.PADDI to control/SLICE_41.CLK ipClk_c
  e 1.081ns          ipClk.PADDI to control/SLICE_42.CLK ipClk_c
  e 1.081ns          ipClk.PADDI to control/SLICE_43.CLK ipClk_c
  e 1.081ns          ipClk.PADDI to control/SLICE_44.CLK ipClk_c
  e 1.081ns          ipClk.PADDI to control/SLICE_45.CLK ipClk_c
  e 1.081ns          ipClk.PADDI to control/SLICE_46.CLK ipClk_c
  e 1.081ns          ipClk.PADDI to control/SLICE_47.CLK ipClk_c
  e 1.081ns          ipClk.PADDI to egister/SLICE_57.CLK ipClk_c
  e 1.081ns          ipClk.PADDI to egister/SLICE_58.CLK ipClk_c
  e 1.081ns          ipClk.PADDI to egister/SLICE_59.CLK ipClk_c
  e 1.081ns          ipClk.PADDI to egister/SLICE_60.CLK ipClk_c
  e 1.081ns          ipClk.PADDI to control/SLICE_61.CLK ipClk_c
  e 1.081ns          ipClk.PADDI to control/SLICE_62.CLK ipClk_c
  e 1.081ns          ipClk.PADDI to control/SLICE_63.CLK ipClk_c
  e 1.081ns          ipClk.PADDI to control/SLICE_64.CLK ipClk_c
  e 1.081ns          ipClk.PADDI to ketiser/SLICE_70.CLK ipClk_c
  e 1.081ns          ipClk.PADDI to ketiser/SLICE_71.CLK ipClk_c
  e 1.081ns          ipClk.PADDI to ketiser/SLICE_72.CLK ipClk_c
  e 1.081ns          ipClk.PADDI to ketiser/SLICE_73.CLK ipClk_c
  e 1.081ns          ipClk.PADDI to ketiser/SLICE_80.CLK ipClk_c
  e 1.081ns          ipClk.PADDI to ketiser/SLICE_81.CLK ipClk_c
  e 1.081ns          ipClk.PADDI to ketiser/SLICE_82.CLK ipClk_c
  e 1.081ns          ipClk.PADDI to ketiser/SLICE_83.CLK ipClk_c
  e 1.081ns          ipClk.PADDI to etiser/SLICE_123.CLK ipClk_c
  e 1.081ns          ipClk.PADDI to etiser/SLICE_124.CLK ipClk_c
  e 1.081ns          ipClk.PADDI to etiser/SLICE_125.CLK ipClk_c
  e 1.081ns          ipClk.PADDI to etiser/SLICE_126.CLK ipClk_c
  e 1.081ns register/SLICE_66.Q0 to       opLED[0].PADDO opLED_c[0]
  e 1.081ns register/SLICE_66.Q1 to       opLED[1].PADDO opLED_c[1]
  e 1.081ns register/SLICE_67.Q0 to       opLED[2].PADDO opLED_c[2]
  e 1.081ns register/SLICE_67.Q1 to       opLED[3].PADDO opLED_c[3]
  e 1.081ns register/SLICE_68.Q0 to       opLED[4].PADDO opLED_c[4]
  e 1.081ns register/SLICE_68.Q1 to       opLED[5].PADDO opLED_c[5]
  e 1.081ns register/SLICE_69.Q0 to       opLED[6].PADDO opLED_c[6]

--------------------------------------------------------------------------------


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 5186 paths, 1 nets, and 1250 connections (96.97% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2
Tue May 10 18:20:04 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -c -u 0 -gt -mapchkpnt 0 -sethld -o Counter_impl1.tw1 -gui -msgset C:/Users/Dayalan Nair/Desktop/UCT-FPGA-Course-2022/dnair_practicals/Counter/promote.xml Counter_impl1_map.ncd Counter_impl1.prf 
Design file:     counter_impl1_map.ncd
Preference file: counter_impl1.prf
Device,speed:    LFXP2-5E,M
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY PORT "ipClk" 50.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.237ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              packetiser/UART_Inst/opRxData[5]  (from ipClk_c +)
   Destination:    FF         Data in        packetiser/UART_Inst/opRxData[4]  (to ipClk_c +)

   Delay:               0.223ns  (53.8% logic, 46.2% route), 1 logic levels.

 Constraint Details:

      0.223ns physical path delay packetiser/UART_Inst/SLICE_110 to packetiser/UART_Inst/SLICE_110 meets
     -0.014ns M_HLD and
      0.000ns delay constraint requirement (totaling -0.014ns) by 0.237ns

 Physical Path Details:

      Data path packetiser/UART_Inst/SLICE_110 to packetiser/UART_Inst/SLICE_110:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120 *SLICE_110.CLK to */SLICE_110.Q1 packetiser/UART_Inst/SLICE_110 (from ipClk_c)
ROUTE         6   e 0.103 */SLICE_110.Q1 to */SLICE_110.M0 packetiser/UART_RxData[5] (to ipClk_c)
                  --------
                    0.223   (53.8% logic, 46.2% route), 1 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser_UART_Inst_rxio" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser_UART_Inst_opTxio" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/tx_state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/tx_packet[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/tx_packet[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/tx_byte_length[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/tx_byte_length[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/tx_byte_length[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/tx_byte_length[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/tx_byte_length[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/tx_byte_length[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/tx_byte_length[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/tx_byte_length[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/rx_state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/rx_packet[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/rx_packet[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/rx_len[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/rx_len[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/rx_len[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/rx_len[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/rx_len[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/rx_len[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/rx_len[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/rx_len[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opTxReady" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Valid" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Source[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Source[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Source[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Source[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Source[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Source[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Source[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Source[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Length[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Length[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Length[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Length[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Destination[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Destination[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Destination[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Destination[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Destination[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Destination[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Destination[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Destination[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Data[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Data[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Data[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Data[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Data[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Data[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Data[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Data[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/data_cache[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/data_cache[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/data_cache[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/data_cache[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/data_cache[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/data_cache[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/data_cache[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/data_cache[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_TxSend" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_TxData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_TxData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_TxData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_TxData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_TxData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_TxData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_TxData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_TxData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/tx_state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/tx_state[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/tx_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/tx_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/tx_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/tx_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/txData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/txData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/txData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/txData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/txData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/txData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/txData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/txData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/rx_state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/rx_state[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/rx_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/rx_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/rx_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/rx_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/opTxBusy" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/opRxValid" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/opRxData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/opRxData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/opRxData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/opRxData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/opRxData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/opRxData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/opRxData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/opRxData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt2[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt2[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt2[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt2[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt2[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt2[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt2[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt2[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt2[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt2[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/wr_byte_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/wr_byte_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/wr_byte_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/wr_byte_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/state[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rst" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        control/rst  (to ipClk_c +)

   Delay:               0.867ns  (48.0% logic, 52.0% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE         1   e 0.450       19.PADDI to *l/SLICE_35.A0 ipnReset_c
CTOF_DEL    ---     0.085 *l/SLICE_35.A0 to *l/SLICE_35.F0 control/SLICE_35
ROUTE         1   e 0.001 *l/SLICE_35.F0 to */SLICE_35.DI0 control/ipnReset_c_i (to ipClk_c)
                  --------
                    1.093   (58.7% logic, 41.3% route), 2 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_byte_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_byte_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_byte_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_byte_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrEnable" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[16]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[17]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[18]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[19]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[20]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[21]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[22]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[23]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[24]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[25]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[26]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[27]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[30]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[31]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Valid" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.SoP" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Destination[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Destination[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Destination[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Destination[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Destination[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Destination[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Destination[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Destination[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Data[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Data[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Data[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Data[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Data[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Data[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Data[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Data[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opAddress[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opAddress[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opAddress[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opAddress[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opAddress[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opAddress[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opAddress[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opAddress[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opWrRegisters.LEDs[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opWrRegisters.LEDs[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opWrRegisters.LEDs[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opWrRegisters.LEDs[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opWrRegisters.LEDs[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opWrRegisters.LEDs[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opWrRegisters.LEDs[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opWrRegisters.LEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser_UART_Inst_rxio" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipUART_Rx
   Destination:    FF         Data in        packetiser_UART_Inst_rxio  (to ipClk_c +)

   Delay:               0.807ns  (44.2% logic, 55.8% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557        110.PAD to      110.PADDI ipUART_Rx
ROUTE         1   e 0.450      110.PADDI to *T_Rx_MGIOL.DI ipUART_Rx_c (to ipClk_c)
                  --------
                    1.007   (55.3% logic, 44.7% route), 1 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser_UART_Inst_opTxio" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/tx_state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/tx_packet[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/tx_packet[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/tx_byte_length[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/tx_byte_length[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/tx_byte_length[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/tx_byte_length[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/tx_byte_length[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/tx_byte_length[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/tx_byte_length[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/tx_byte_length[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/rx_state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/rx_packet[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/rx_packet[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/rx_len[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/rx_len[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/rx_len[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/rx_len[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/rx_len[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/rx_len[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/rx_len[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/rx_len[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opTxReady" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Valid" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Source[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Source[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Source[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Source[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Source[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Source[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Source[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Source[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Length[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Length[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Length[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Length[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Destination[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Destination[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Destination[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Destination[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Destination[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Destination[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Destination[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Destination[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Data[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Data[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Data[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Data[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Data[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Data[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Data[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Data[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/data_cache[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/data_cache[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/data_cache[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/data_cache[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/data_cache[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/data_cache[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/data_cache[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/data_cache[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_TxSend" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_TxData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_TxData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_TxData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_TxData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_TxData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_TxData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_TxData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_TxData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/tx_state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/tx_state[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/tx_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/tx_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/tx_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/tx_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/txData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/txData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/txData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/txData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/txData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/txData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/txData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/txData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/rx_state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/rx_state[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/rx_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/rx_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/rx_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/rx_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/opTxBusy" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/opRxValid" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/opRxData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/opRxData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/opRxData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/opRxData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/opRxData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/opRxData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/opRxData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/opRxData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt2[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt2[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt2[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt2[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt2[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt2[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt2[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt2[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt2[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt2[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/wr_byte_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/wr_byte_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/wr_byte_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/wr_byte_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/state[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rst" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_byte_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_byte_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_byte_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_byte_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrEnable" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[16]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[17]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[18]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[19]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[20]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[21]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[22]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[23]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[24]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[25]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[26]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[27]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[30]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[31]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Valid" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.SoP" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Destination[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Destination[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Destination[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Destination[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Destination[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Destination[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Destination[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Destination[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Data[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Data[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Data[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Data[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Data[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Data[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Data[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Data[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opAddress[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opAddress[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opAddress[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opAddress[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opAddress[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opAddress[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opAddress[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opAddress[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opWrRegisters.LEDs[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opWrRegisters.LEDs[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opWrRegisters.LEDs[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opWrRegisters.LEDs[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opWrRegisters.LEDs[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opWrRegisters.LEDs[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opWrRegisters.LEDs[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opWrRegisters.LEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser_UART_Inst_rxio" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser_UART_Inst_rxio" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser_UART_Inst_opTxio" TO PORT "opUART_Tx" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              packetiser_UART_Inst_opTxio  (from ipClk_c +)
   Destination:    Port       Pad            opUART_Tx

   Delay:               1.155ns  (61.0% logic, 39.0% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     0.199 *_Tx_MGIOL.CLK to *x_MGIOL.IOLDO opUART_Tx_MGIOL (from ipClk_c)
ROUTE         1   e 0.450 *x_MGIOL.IOLDO to      109.IOLDO opUART_Tx_c
DOPAD_DEL   ---     0.506      109.IOLDO to        109.PAD opUART_Tx
                  --------
                    1.155   (61.0% logic, 39.0% route), 2 logic levels.


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser_UART_Inst_opTxio" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/tx_state[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/tx_state[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/tx_packet[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/tx_packet[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/tx_packet[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/tx_packet[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/tx_byte_length[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/tx_byte_length[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/tx_byte_length[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/tx_byte_length[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/tx_byte_length[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/tx_byte_length[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/tx_byte_length[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/tx_byte_length[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/tx_byte_length[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/tx_byte_length[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/tx_byte_length[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/tx_byte_length[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/tx_byte_length[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/tx_byte_length[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/tx_byte_length[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/tx_byte_length[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/rx_state[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/rx_state[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/rx_packet[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/rx_packet[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/rx_packet[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/rx_packet[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/rx_len[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/rx_len[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/rx_len[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/rx_len[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/rx_len[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/rx_len[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/rx_len[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/rx_len[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/rx_len[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/rx_len[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/rx_len[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/rx_len[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/rx_len[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/rx_len[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/rx_len[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/rx_len[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opTxReady" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opTxReady" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Valid" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Valid" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Source[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Source[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Source[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Source[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Source[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Source[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Source[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Source[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Source[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Source[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Source[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Source[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Source[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Source[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Source[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Source[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Length[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Length[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Length[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Length[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Length[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Length[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Length[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Length[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Data[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Data[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Data[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Data[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Data[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Data[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Data[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Data[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Data[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Data[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Data[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Data[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Data[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Data[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Data[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Data[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/data_cache[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/data_cache[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/data_cache[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/data_cache[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/data_cache[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/data_cache[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/data_cache[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/data_cache[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/data_cache[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/data_cache[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/data_cache[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/data_cache[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/data_cache[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/data_cache[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/data_cache[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/data_cache[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_TxSend" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_TxSend" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_TxData[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_TxData[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_TxData[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_TxData[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_TxData[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_TxData[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_TxData[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_TxData[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_TxData[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_TxData[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_TxData[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_TxData[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_TxData[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_TxData[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_TxData[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_TxData[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/tx_state[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/tx_state[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/tx_state[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/tx_state[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/tx_cnt[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/tx_cnt[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/tx_cnt[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/tx_cnt[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/tx_cnt[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/tx_cnt[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/tx_cnt[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/tx_cnt[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/rx_state[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/rx_state[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/rx_state[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/rx_state[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/rx_cnt[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/rx_cnt[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/rx_cnt[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/rx_cnt[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/rx_cnt[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/rx_cnt[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/rx_cnt[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/rx_cnt[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opTxBusy" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opTxBusy" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxValid" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxValid" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[8]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[8]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[8]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[8]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[9]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[9]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/wr_byte_cnt[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/wr_byte_cnt[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/wr_byte_cnt[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/wr_byte_cnt[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/wr_byte_cnt[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/wr_byte_cnt[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/wr_byte_cnt[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/wr_byte_cnt[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/state[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/state[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/state[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/state[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rst" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rst" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_byte_cnt[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_byte_cnt[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_byte_cnt[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_byte_cnt[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_byte_cnt[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_byte_cnt[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_byte_cnt[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_byte_cnt[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrEnable" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrEnable" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[8]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[8]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[9]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[9]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[10]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[10]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[11]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[11]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[12]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[12]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[13]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[13]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[14]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[14]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[15]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[15]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[16]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[16]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[17]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[17]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[18]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[18]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[19]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[19]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[20]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[20]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[21]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[21]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[22]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[22]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[23]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[23]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[24]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[24]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[25]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[25]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[26]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[26]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[27]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[27]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[28]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[28]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[29]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[29]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[30]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[30]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[31]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[31]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Valid" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Valid" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.SoP" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.SoP" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Destination[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Destination[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Destination[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Destination[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Destination[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Destination[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Destination[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Destination[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Destination[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Destination[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Destination[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Destination[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Destination[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Destination[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Destination[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Destination[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Data[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Data[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Data[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Data[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Data[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Data[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Data[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Data[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Data[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Data[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Data[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Data[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Data[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Data[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Data[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Data[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opAddress[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opAddress[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opAddress[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opAddress[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opAddress[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opAddress[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opAddress[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opAddress[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opAddress[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opAddress[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opAddress[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opAddress[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opAddress[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opAddress[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opAddress[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opAddress[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[7]" TO PORT "opLED[7]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              register/opWrRegisters.LEDs[7]  (from ipClk_c +)
   Destination:    Port       Pad            opLED[7]

   Delay:               1.200ns  (62.5% logic, 37.5% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.122 */SLICE_69.CLK to *r/SLICE_69.Q1 register/SLICE_69 (from ipClk_c)
ROUTE         2   e 0.450 *r/SLICE_69.Q1 to       37.PADDO opLED_c[7]
DOPAD_DEL   ---     0.630       37.PADDO to         37.PAD opLED[7]
                  --------
                    1.202   (62.6% logic, 37.4% route), 2 logic levels.


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "ipClk" 50.000000 MHz ;  |            -|            -|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: ipClk_c   Source: ipClk.PAD   Loads: 124
   Covered under: FREQUENCY PORT "ipClk" 50.000000 MHz ;


--------------------------------------------------------------------------------
                Connections not covered by the preferences
--------------------------------------------------------------------------------

     Delay                        Element                 Net

  e 0.450ns register/SLICE_66.Q0 to       opLED[0].PADDO opLED_c[0]
  e 0.450ns register/SLICE_66.Q1 to       opLED[1].PADDO opLED_c[1]
  e 0.450ns register/SLICE_67.Q0 to       opLED[2].PADDO opLED_c[2]
  e 0.450ns register/SLICE_67.Q1 to       opLED[3].PADDO opLED_c[3]
  e 0.450ns register/SLICE_68.Q0 to       opLED[4].PADDO opLED_c[4]
  e 0.450ns register/SLICE_68.Q1 to       opLED[5].PADDO opLED_c[5]
  e 0.450ns register/SLICE_69.Q0 to       opLED[6].PADDO opLED_c[6]

--------------------------------------------------------------------------------


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 5186 paths, 1 nets, and 1282 connections (99.46% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

