{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1686401963544 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686401963550 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 10 20:59:23 2023 " "Processing started: Sat Jun 10 20:59:23 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686401963550 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686401963550 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Ethernet -c Ethernet " "Command: quartus_map --read_settings_files=on --write_settings_files=off Ethernet -c Ethernet" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686401963550 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1686401964069 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1686401964069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/ethernet/rtl/net/w5500_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/ethernet/rtl/net/w5500_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 w5500_top " "Found entity 1: w5500_top" {  } { { "../rtl/net/w5500_top.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/w5500_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686401972942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686401972942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/ethernet/rtl/net/w5500_altera_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/ethernet/rtl/net/w5500_altera_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 w5500_altera_top " "Found entity 1: w5500_altera_top" {  } { { "../rtl/net/w5500_altera_top.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/w5500_altera_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686401972945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686401972945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/ethernet/rtl/net/task_sche.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/ethernet/rtl/net/task_sche.v" { { "Info" "ISGN_ENTITY_NAME" "1 task_sche " "Found entity 1: task_sche" {  } { { "../rtl/net/task_sche.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/task_sche.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686401972954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686401972954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/ethernet/rtl/net/spi_drv.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/ethernet/rtl/net/spi_drv.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_drv " "Found entity 1: spi_drv" {  } { { "../rtl/net/spi_drv.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/spi_drv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686401972960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686401972960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/ethernet/rtl/net/socket_txd.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/ethernet/rtl/net/socket_txd.v" { { "Info" "ISGN_ENTITY_NAME" "1 socket_txd " "Found entity 1: socket_txd" {  } { { "../rtl/net/socket_txd.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/socket_txd.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686401972963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686401972963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/ethernet/rtl/net/socket_rxd.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/ethernet/rtl/net/socket_rxd.v" { { "Info" "ISGN_ENTITY_NAME" "1 socket_rxd " "Found entity 1: socket_rxd" {  } { { "../rtl/net/socket_rxd.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/socket_rxd.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686401972972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686401972972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/ethernet/rtl/net/socket.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/ethernet/rtl/net/socket.v" { { "Info" "ISGN_ENTITY_NAME" "1 socket " "Found entity 1: socket" {  } { { "../rtl/net/socket.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/socket.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686401972980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686401972980 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "net_driver.v(62) " "Verilog HDL information at net_driver.v(62): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/net/net_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/net_driver.v" 62 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1686401972984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/ethernet/rtl/net/net_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/ethernet/rtl/net/net_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 net_driver " "Found entity 1: net_driver" {  } { { "../rtl/net/net_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/net_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686401972985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686401972985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/ethernet/rtl/net/ini_w5500.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/ethernet/rtl/net/ini_w5500.v" { { "Info" "ISGN_ENTITY_NAME" "1 ini_w5500 " "Found entity 1: ini_w5500" {  } { { "../rtl/net/ini_w5500.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/ini_w5500.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686401972987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686401972987 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ADDR_SnCR ../rtl/net/socket_rxd.v 2 ini_socket.v(3) " "Verilog HDL macro warning at ini_socket.v(3): overriding existing definition for macro \"ADDR_SnCR\", which was defined in \"../rtl/net/socket_rxd.v\", line 2" {  } { { "../rtl/net/ini_socket.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/ini_socket.v" 3 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1686401972996 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ADDR_SnIR ../rtl/net/socket_txd.v 3 ini_socket.v(5) " "Verilog HDL macro warning at ini_socket.v(5): overriding existing definition for macro \"ADDR_SnIR\", which was defined in \"../rtl/net/socket_txd.v\", line 3" {  } { { "../rtl/net/ini_socket.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/ini_socket.v" 5 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1686401972996 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ADDR_DPORTR ../rtl/net/socket_txd.v 7 ini_socket.v(9) " "Verilog HDL macro warning at ini_socket.v(9): overriding existing definition for macro \"ADDR_DPORTR\", which was defined in \"../rtl/net/socket_txd.v\", line 7" {  } { { "../rtl/net/ini_socket.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/ini_socket.v" 9 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1686401972996 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ADDR_DIPR ../rtl/net/socket_txd.v 8 ini_socket.v(10) " "Verilog HDL macro warning at ini_socket.v(10): overriding existing definition for macro \"ADDR_DIPR\", which was defined in \"../rtl/net/socket_txd.v\", line 8" {  } { { "../rtl/net/ini_socket.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/ini_socket.v" 10 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1686401972996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/ethernet/rtl/net/ini_socket.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/ethernet/rtl/net/ini_socket.v" { { "Info" "ISGN_ENTITY_NAME" "1 ini_socket " "Found entity 1: ini_socket" {  } { { "../rtl/net/ini_socket.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/ini_socket.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686401972997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686401972997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/ethernet/rtl/net/dat_proces.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/ethernet/rtl/net/dat_proces.v" { { "Info" "ISGN_ENTITY_NAME" "1 dat_proces " "Found entity 1: dat_proces" {  } { { "../rtl/net/dat_proces.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/dat_proces.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686401972999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686401972999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/ethernet/rtl/tool/led_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/ethernet/rtl/tool/led_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_driver " "Found entity 1: led_driver" {  } { { "../rtl/tool/led_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/tool/led_driver.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686401973009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686401973009 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CLK clk UART_send.v(3) " "Verilog HDL Declaration information at UART_send.v(3): object \"CLK\" differs only in case from object \"clk\" in the same scope" {  } { { "../rtl/uart/UART_send.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/uart/UART_send.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686401973018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/ethernet/rtl/uart/uart_send.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/ethernet/rtl/uart/uart_send.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_send " "Found entity 1: UART_send" {  } { { "../rtl/uart/UART_send.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/uart/UART_send.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686401973018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686401973018 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "UART_driver.v(52) " "Verilog HDL information at UART_driver.v(52): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/uart/UART_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/uart/UART_driver.v" 52 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1686401973020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/ethernet/rtl/uart/uart_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/ethernet/rtl/uart/uart_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_driver " "Found entity 1: UART_driver" {  } { { "../rtl/uart/UART_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/uart/UART_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686401973021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686401973021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/ethernet/rtl/hcsr04/trig_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/ethernet/rtl/hcsr04/trig_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 trig_driver " "Found entity 1: trig_driver" {  } { { "../rtl/hcsr04/trig_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/hcsr04/trig_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686401973028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686401973028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/ethernet/rtl/hcsr04/sr04_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/ethernet/rtl/hcsr04/sr04_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sr04_top " "Found entity 1: sr04_top" {  } { { "../rtl/hcsr04/sr04_top.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/hcsr04/sr04_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686401973035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686401973035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/ethernet/rtl/hcsr04/seg_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/ethernet/rtl/hcsr04/seg_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_driver " "Found entity 1: seg_driver" {  } { { "../rtl/hcsr04/seg_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/hcsr04/seg_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686401973045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686401973045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/ethernet/rtl/hcsr04/echo_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/ethernet/rtl/hcsr04/echo_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 echo_driver " "Found entity 1: echo_driver" {  } { { "../rtl/hcsr04/echo_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/hcsr04/echo_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686401973053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686401973053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/ethernet/rtl/hcsr04/clk_div.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/ethernet/rtl/hcsr04/clk_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "../rtl/hcsr04/clk_div.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/hcsr04/clk_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686401973060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686401973060 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "clk CLK HC_SR04_TOP.v(2) " "Verilog HDL Declaration information at HC_SR04_TOP.v(2): object \"clk\" differs only in case from object \"CLK\" in the same scope" {  } { { "../rtl/HC_SR04_TOP.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/HC_SR04_TOP.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686401973062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/ethernet/rtl/hc_sr04_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/ethernet/rtl/hc_sr04_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 HC_SR04_TOP " "Found entity 1: HC_SR04_TOP" {  } { { "../rtl/HC_SR04_TOP.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/HC_SR04_TOP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686401973062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686401973062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/ethernet/ip/ram/my_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/ethernet/ip/ram/my_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_ram " "Found entity 1: my_ram" {  } { { "../ip/RAM/my_ram.v" "" { Text "D:/code-file/FPGA/Ethernet/ip/RAM/my_ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686401973065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686401973065 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ir_vld socket_txd.v(324) " "Verilog HDL Implicit Net warning at socket_txd.v(324): created implicit net for \"ir_vld\"" {  } { { "../rtl/net/socket_txd.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/socket_txd.v" 324 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686401973065 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "HC_SR04_TOP " "Elaborating entity \"HC_SR04_TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1686401973274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sr04_top sr04_top:u_sr04_top " "Elaborating entity \"sr04_top\" for hierarchy \"sr04_top:u_sr04_top\"" {  } { { "../rtl/HC_SR04_TOP.v" "u_sr04_top" { Text "D:/code-file/FPGA/Ethernet/rtl/HC_SR04_TOP.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686401973290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div sr04_top:u_sr04_top\|clk_div:u_clk_div " "Elaborating entity \"clk_div\" for hierarchy \"sr04_top:u_sr04_top\|clk_div:u_clk_div\"" {  } { { "../rtl/hcsr04/sr04_top.v" "u_clk_div" { Text "D:/code-file/FPGA/Ethernet/rtl/hcsr04/sr04_top.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686401973298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trig_driver sr04_top:u_sr04_top\|trig_driver:u_trig_driver " "Elaborating entity \"trig_driver\" for hierarchy \"sr04_top:u_sr04_top\|trig_driver:u_trig_driver\"" {  } { { "../rtl/hcsr04/sr04_top.v" "u_trig_driver" { Text "D:/code-file/FPGA/Ethernet/rtl/hcsr04/sr04_top.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686401973308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "echo_driver sr04_top:u_sr04_top\|echo_driver:u_echo_driver " "Elaborating entity \"echo_driver\" for hierarchy \"sr04_top:u_sr04_top\|echo_driver:u_echo_driver\"" {  } { { "../rtl/hcsr04/sr04_top.v" "u_echo_driver" { Text "D:/code-file/FPGA/Ethernet/rtl/hcsr04/sr04_top.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686401973316 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "echo_pos echo_driver.v(13) " "Verilog HDL or VHDL warning at echo_driver.v(13): object \"echo_pos\" assigned a value but never read" {  } { { "../rtl/hcsr04/echo_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/hcsr04/echo_driver.v" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686401973324 "|HC_SR04_TOP|sr04_top:u_sr04_top|echo_driver:u_echo_driver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_driver sr04_top:u_sr04_top\|seg_driver:u_seg_driver " "Elaborating entity \"seg_driver\" for hierarchy \"sr04_top:u_sr04_top\|seg_driver:u_seg_driver\"" {  } { { "../rtl/hcsr04/sr04_top.v" "u_seg_driver" { Text "D:/code-file/FPGA/Ethernet/rtl/hcsr04/sr04_top.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686401973325 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg_driver.v(52) " "Verilog HDL assignment warning at seg_driver.v(52): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/hcsr04/seg_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/hcsr04/seg_driver.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686401973333 "|HC_SR04_TOP|sr04_top:u_sr04_top|seg_driver:u_seg_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg_driver.v(53) " "Verilog HDL assignment warning at seg_driver.v(53): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/hcsr04/seg_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/hcsr04/seg_driver.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686401973333 "|HC_SR04_TOP|sr04_top:u_sr04_top|seg_driver:u_seg_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg_driver.v(54) " "Verilog HDL assignment warning at seg_driver.v(54): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/hcsr04/seg_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/hcsr04/seg_driver.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686401973333 "|HC_SR04_TOP|sr04_top:u_sr04_top|seg_driver:u_seg_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg_driver.v(55) " "Verilog HDL assignment warning at seg_driver.v(55): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/hcsr04/seg_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/hcsr04/seg_driver.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686401973333 "|HC_SR04_TOP|sr04_top:u_sr04_top|seg_driver:u_seg_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg_driver.v(56) " "Verilog HDL assignment warning at seg_driver.v(56): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/hcsr04/seg_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/hcsr04/seg_driver.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686401973333 "|HC_SR04_TOP|sr04_top:u_sr04_top|seg_driver:u_seg_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg_driver.v(57) " "Verilog HDL assignment warning at seg_driver.v(57): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/hcsr04/seg_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/hcsr04/seg_driver.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686401973333 "|HC_SR04_TOP|sr04_top:u_sr04_top|seg_driver:u_seg_driver"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "seg_driver.v(90) " "Verilog HDL Case Statement information at seg_driver.v(90): all case item expressions in this case statement are onehot" {  } { { "../rtl/hcsr04/seg_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/hcsr04/seg_driver.v" 90 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1686401973333 "|HC_SR04_TOP|sr04_top:u_sr04_top|seg_driver:u_seg_driver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_driver UART_driver:u_UART_driver " "Elaborating entity \"UART_driver\" for hierarchy \"UART_driver:u_UART_driver\"" {  } { { "../rtl/HC_SR04_TOP.v" "u_UART_driver" { Text "D:/code-file/FPGA/Ethernet/rtl/HC_SR04_TOP.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686401973334 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag_0 UART_driver.v(16) " "Verilog HDL or VHDL warning at UART_driver.v(16): object \"flag_0\" assigned a value but never read" {  } { { "../rtl/uart/UART_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/uart/UART_driver.v" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686401973343 "|HC_SR04_TOP|UART_driver:u_UART_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 UART_driver.v(60) " "Verilog HDL assignment warning at UART_driver.v(60): truncated value with size 32 to match size of target (26)" {  } { { "../rtl/uart/UART_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/uart/UART_driver.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686401973343 "|HC_SR04_TOP|UART_driver:u_UART_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART_driver.v(77) " "Verilog HDL assignment warning at UART_driver.v(77): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/uart/UART_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/uart/UART_driver.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686401973343 "|HC_SR04_TOP|UART_driver:u_UART_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART_driver.v(78) " "Verilog HDL assignment warning at UART_driver.v(78): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/uart/UART_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/uart/UART_driver.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686401973343 "|HC_SR04_TOP|UART_driver:u_UART_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART_driver.v(79) " "Verilog HDL assignment warning at UART_driver.v(79): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/uart/UART_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/uart/UART_driver.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686401973343 "|HC_SR04_TOP|UART_driver:u_UART_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART_driver.v(80) " "Verilog HDL assignment warning at UART_driver.v(80): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/uart/UART_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/uart/UART_driver.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686401973343 "|HC_SR04_TOP|UART_driver:u_UART_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART_driver.v(81) " "Verilog HDL assignment warning at UART_driver.v(81): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/uart/UART_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/uart/UART_driver.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686401973343 "|HC_SR04_TOP|UART_driver:u_UART_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART_driver.v(82) " "Verilog HDL assignment warning at UART_driver.v(82): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/uart/UART_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/uart/UART_driver.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686401973343 "|HC_SR04_TOP|UART_driver:u_UART_driver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_send UART_driver:u_UART_driver\|UART_send:UART_send_init " "Elaborating entity \"UART_send\" for hierarchy \"UART_driver:u_UART_driver\|UART_send:UART_send_init\"" {  } { { "../rtl/uart/UART_driver.v" "UART_send_init" { Text "D:/code-file/FPGA/Ethernet/rtl/uart/UART_driver.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686401973344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_driver led_driver:u_led_driver " "Elaborating entity \"led_driver\" for hierarchy \"led_driver:u_led_driver\"" {  } { { "../rtl/HC_SR04_TOP.v" "u_led_driver" { Text "D:/code-file/FPGA/Ethernet/rtl/HC_SR04_TOP.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686401973352 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "point_1 led_driver.v(13) " "Verilog HDL or VHDL warning at led_driver.v(13): object \"point_1\" assigned a value but never read" {  } { { "../rtl/tool/led_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/tool/led_driver.v" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686401973360 "|HC_SR04_TOP|led_driver:u_led_driver"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "point_2 led_driver.v(14) " "Verilog HDL or VHDL warning at led_driver.v(14): object \"point_2\" assigned a value but never read" {  } { { "../rtl/tool/led_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/tool/led_driver.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686401973360 "|HC_SR04_TOP|led_driver:u_led_driver"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "point_3 led_driver.v(15) " "Verilog HDL or VHDL warning at led_driver.v(15): object \"point_3\" assigned a value but never read" {  } { { "../rtl/tool/led_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/tool/led_driver.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686401973360 "|HC_SR04_TOP|led_driver:u_led_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 led_driver.v(29) " "Verilog HDL assignment warning at led_driver.v(29): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/tool/led_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/tool/led_driver.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686401973360 "|HC_SR04_TOP|led_driver:u_led_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 led_driver.v(30) " "Verilog HDL assignment warning at led_driver.v(30): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/tool/led_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/tool/led_driver.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686401973360 "|HC_SR04_TOP|led_driver:u_led_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 led_driver.v(31) " "Verilog HDL assignment warning at led_driver.v(31): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/tool/led_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/tool/led_driver.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686401973360 "|HC_SR04_TOP|led_driver:u_led_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 led_driver.v(32) " "Verilog HDL assignment warning at led_driver.v(32): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/tool/led_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/tool/led_driver.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686401973360 "|HC_SR04_TOP|led_driver:u_led_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 led_driver.v(33) " "Verilog HDL assignment warning at led_driver.v(33): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/tool/led_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/tool/led_driver.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686401973360 "|HC_SR04_TOP|led_driver:u_led_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 led_driver.v(34) " "Verilog HDL assignment warning at led_driver.v(34): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/tool/led_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/tool/led_driver.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686401973360 "|HC_SR04_TOP|led_driver:u_led_driver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "net_driver net_driver:u_net_driver " "Elaborating entity \"net_driver\" for hierarchy \"net_driver:u_net_driver\"" {  } { { "../rtl/HC_SR04_TOP.v" "u_net_driver" { Text "D:/code-file/FPGA/Ethernet/rtl/HC_SR04_TOP.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686401973361 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "tx_done net_driver.v(22) " "Verilog HDL warning at net_driver.v(22): object tx_done used but never assigned" {  } { { "../rtl/net/net_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/net_driver.v" 22 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1686401973368 "|HC_SR04_TOP|net_driver:u_net_driver"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag_0 net_driver.v(23) " "Verilog HDL or VHDL warning at net_driver.v(23): object \"flag_0\" assigned a value but never read" {  } { { "../rtl/net/net_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/net_driver.v" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686401973369 "|HC_SR04_TOP|net_driver:u_net_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 net_driver.v(76) " "Verilog HDL assignment warning at net_driver.v(76): truncated value with size 32 to match size of target (26)" {  } { { "../rtl/net/net_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/net_driver.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686401973370 "|HC_SR04_TOP|net_driver:u_net_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 net_driver.v(95) " "Verilog HDL assignment warning at net_driver.v(95): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/net/net_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/net_driver.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686401973371 "|HC_SR04_TOP|net_driver:u_net_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 net_driver.v(96) " "Verilog HDL assignment warning at net_driver.v(96): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/net/net_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/net_driver.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686401973371 "|HC_SR04_TOP|net_driver:u_net_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 net_driver.v(97) " "Verilog HDL assignment warning at net_driver.v(97): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/net/net_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/net_driver.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686401973371 "|HC_SR04_TOP|net_driver:u_net_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 net_driver.v(98) " "Verilog HDL assignment warning at net_driver.v(98): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/net/net_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/net_driver.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686401973371 "|HC_SR04_TOP|net_driver:u_net_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 net_driver.v(99) " "Verilog HDL assignment warning at net_driver.v(99): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/net/net_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/net_driver.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686401973371 "|HC_SR04_TOP|net_driver:u_net_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 net_driver.v(100) " "Verilog HDL assignment warning at net_driver.v(100): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/net/net_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/net_driver.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686401973371 "|HC_SR04_TOP|net_driver:u_net_driver"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "tx_done 0 net_driver.v(22) " "Net \"tx_done\" at net_driver.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/net/net_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/net_driver.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1686401973374 "|HC_SR04_TOP|net_driver:u_net_driver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "w5500_altera_top net_driver:u_net_driver\|w5500_altera_top:u_w5500_altera_top " "Elaborating entity \"w5500_altera_top\" for hierarchy \"net_driver:u_net_driver\|w5500_altera_top:u_w5500_altera_top\"" {  } { { "../rtl/net/net_driver.v" "u_w5500_altera_top" { Text "D:/code-file/FPGA/Ethernet/rtl/net/net_driver.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686401973398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dat_proces net_driver:u_net_driver\|w5500_altera_top:u_w5500_altera_top\|dat_proces:undat_proces " "Elaborating entity \"dat_proces\" for hierarchy \"net_driver:u_net_driver\|w5500_altera_top:u_w5500_altera_top\|dat_proces:undat_proces\"" {  } { { "../rtl/net/w5500_altera_top.v" "undat_proces" { Text "D:/code-file/FPGA/Ethernet/rtl/net/w5500_altera_top.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686401973404 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 dat_proces.v(71) " "Verilog HDL assignment warning at dat_proces.v(71): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/net/dat_proces.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/dat_proces.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686401973412 "|HC_SR04_TOP|net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|dat_proces:undat_proces"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 dat_proces.v(79) " "Verilog HDL assignment warning at dat_proces.v(79): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/net/dat_proces.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/dat_proces.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686401973412 "|HC_SR04_TOP|net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|dat_proces:undat_proces"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_ram net_driver:u_net_driver\|w5500_altera_top:u_w5500_altera_top\|dat_proces:undat_proces\|my_ram:my_ram_inst " "Elaborating entity \"my_ram\" for hierarchy \"net_driver:u_net_driver\|w5500_altera_top:u_w5500_altera_top\|dat_proces:undat_proces\|my_ram:my_ram_inst\"" {  } { { "../rtl/net/dat_proces.v" "my_ram_inst" { Text "D:/code-file/FPGA/Ethernet/rtl/net/dat_proces.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686401973419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram net_driver:u_net_driver\|w5500_altera_top:u_w5500_altera_top\|dat_proces:undat_proces\|my_ram:my_ram_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"net_driver:u_net_driver\|w5500_altera_top:u_w5500_altera_top\|dat_proces:undat_proces\|my_ram:my_ram_inst\|altsyncram:altsyncram_component\"" {  } { { "../ip/RAM/my_ram.v" "altsyncram_component" { Text "D:/code-file/FPGA/Ethernet/ip/RAM/my_ram.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686401973567 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "net_driver:u_net_driver\|w5500_altera_top:u_w5500_altera_top\|dat_proces:undat_proces\|my_ram:my_ram_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"net_driver:u_net_driver\|w5500_altera_top:u_w5500_altera_top\|dat_proces:undat_proces\|my_ram:my_ram_inst\|altsyncram:altsyncram_component\"" {  } { { "../ip/RAM/my_ram.v" "" { Text "D:/code-file/FPGA/Ethernet/ip/RAM/my_ram.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686401973576 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "net_driver:u_net_driver\|w5500_altera_top:u_w5500_altera_top\|dat_proces:undat_proces\|my_ram:my_ram_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"net_driver:u_net_driver\|w5500_altera_top:u_w5500_altera_top\|dat_proces:undat_proces\|my_ram:my_ram_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686401973577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686401973577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686401973577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686401973577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686401973577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686401973577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686401973577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686401973577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686401973577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686401973577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686401973577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686401973577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686401973577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686401973577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686401973577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686401973577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686401973577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686401973577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686401973577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686401973577 ""}  } { { "../ip/RAM/my_ram.v" "" { Text "D:/code-file/FPGA/Ethernet/ip/RAM/my_ram.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686401973577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qcq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qcq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qcq1 " "Found entity 1: altsyncram_qcq1" {  } { { "db/altsyncram_qcq1.tdf" "" { Text "D:/code-file/FPGA/Ethernet/prj/db/altsyncram_qcq1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686401973648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686401973648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qcq1 net_driver:u_net_driver\|w5500_altera_top:u_w5500_altera_top\|dat_proces:undat_proces\|my_ram:my_ram_inst\|altsyncram:altsyncram_component\|altsyncram_qcq1:auto_generated " "Elaborating entity \"altsyncram_qcq1\" for hierarchy \"net_driver:u_net_driver\|w5500_altera_top:u_w5500_altera_top\|dat_proces:undat_proces\|my_ram:my_ram_inst\|altsyncram:altsyncram_component\|altsyncram_qcq1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686401973648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "w5500_top net_driver:u_net_driver\|w5500_altera_top:u_w5500_altera_top\|w5500_top:unw5500_top " "Elaborating entity \"w5500_top\" for hierarchy \"net_driver:u_net_driver\|w5500_altera_top:u_w5500_altera_top\|w5500_top:unw5500_top\"" {  } { { "../rtl/net/w5500_altera_top.v" "unw5500_top" { Text "D:/code-file/FPGA/Ethernet/rtl/net/w5500_altera_top.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686401973663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "task_sche net_driver:u_net_driver\|w5500_altera_top:u_w5500_altera_top\|w5500_top:unw5500_top\|task_sche:untask_sche " "Elaborating entity \"task_sche\" for hierarchy \"net_driver:u_net_driver\|w5500_altera_top:u_w5500_altera_top\|w5500_top:unw5500_top\|task_sche:untask_sche\"" {  } { { "../rtl/net/w5500_top.v" "untask_sche" { Text "D:/code-file/FPGA/Ethernet/rtl/net/w5500_top.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686401973674 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "task_sche.v(91) " "Verilog HDL Case Statement information at task_sche.v(91): all case item expressions in this case statement are onehot" {  } { { "../rtl/net/task_sche.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/task_sche.v" 91 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1686401973682 "|HC_SR04_TOP|net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|task_sche:untask_sche"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 task_sche.v(125) " "Verilog HDL assignment warning at task_sche.v(125): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/net/task_sche.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/task_sche.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686401973682 "|HC_SR04_TOP|net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|task_sche:untask_sche"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_drv net_driver:u_net_driver\|w5500_altera_top:u_w5500_altera_top\|w5500_top:unw5500_top\|spi_drv:unspi_drv " "Elaborating entity \"spi_drv\" for hierarchy \"net_driver:u_net_driver\|w5500_altera_top:u_w5500_altera_top\|w5500_top:unw5500_top\|spi_drv:unspi_drv\"" {  } { { "../rtl/net/w5500_top.v" "unspi_drv" { Text "D:/code-file/FPGA/Ethernet/rtl/net/w5500_top.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686401973683 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 spi_drv.v(122) " "Verilog HDL assignment warning at spi_drv.v(122): truncated value with size 32 to match size of target (2)" {  } { { "../rtl/net/spi_drv.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/spi_drv.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686401973705 "|HC_SR04_TOP|net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "spi_drv.v(120) " "Verilog HDL Case Statement information at spi_drv.v(120): all case item expressions in this case statement are onehot" {  } { { "../rtl/net/spi_drv.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/spi_drv.v" 120 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1686401973705 "|HC_SR04_TOP|net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 spi_drv.v(132) " "Verilog HDL assignment warning at spi_drv.v(132): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/net/spi_drv.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/spi_drv.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686401973705 "|HC_SR04_TOP|net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "spi_drv.v(129) " "Verilog HDL Case Statement information at spi_drv.v(129): all case item expressions in this case statement are onehot" {  } { { "../rtl/net/spi_drv.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/spi_drv.v" 129 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1686401973705 "|HC_SR04_TOP|net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 spi_drv.v(144) " "Verilog HDL assignment warning at spi_drv.v(144): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/net/spi_drv.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/spi_drv.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686401973705 "|HC_SR04_TOP|net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "spi_drv.v(141) " "Verilog HDL Case Statement information at spi_drv.v(141): all case item expressions in this case statement are onehot" {  } { { "../rtl/net/spi_drv.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/spi_drv.v" 141 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1686401973705 "|HC_SR04_TOP|net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 spi_drv.v(154) " "Verilog HDL assignment warning at spi_drv.v(154): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/net/spi_drv.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/spi_drv.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686401973705 "|HC_SR04_TOP|net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "spi_drv.v(162) " "Verilog HDL Case Statement information at spi_drv.v(162): all case item expressions in this case statement are onehot" {  } { { "../rtl/net/spi_drv.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/spi_drv.v" 162 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1686401973706 "|HC_SR04_TOP|net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "spi_drv.v(198) " "Verilog HDL or VHDL warning at the spi_drv.v(198): index expression is not wide enough to address all of the elements in the array" {  } { { "../rtl/net/spi_drv.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/spi_drv.v" 198 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1686401973706 "|HC_SR04_TOP|net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "spi_drv.v(189) " "Verilog HDL Case Statement information at spi_drv.v(189): all case item expressions in this case statement are onehot" {  } { { "../rtl/net/spi_drv.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/spi_drv.v" 189 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1686401973706 "|HC_SR04_TOP|net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "spi_drv.v(221) " "Verilog HDL Case Statement information at spi_drv.v(221): all case item expressions in this case statement are onehot" {  } { { "../rtl/net/spi_drv.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/spi_drv.v" 221 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1686401973706 "|HC_SR04_TOP|net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ini_w5500 net_driver:u_net_driver\|w5500_altera_top:u_w5500_altera_top\|w5500_top:unw5500_top\|ini_w5500:unini_w5500 " "Elaborating entity \"ini_w5500\" for hierarchy \"net_driver:u_net_driver\|w5500_altera_top:u_w5500_altera_top\|w5500_top:unw5500_top\|ini_w5500:unini_w5500\"" {  } { { "../rtl/net/w5500_top.v" "unini_w5500" { Text "D:/code-file/FPGA/Ethernet/rtl/net/w5500_top.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686401973707 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ini_w5500.v(279) " "Verilog HDL assignment warning at ini_w5500.v(279): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/net/ini_w5500.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/ini_w5500.v" 279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686401973717 "|HC_SR04_TOP|net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ini_w5500.v(291) " "Verilog HDL assignment warning at ini_w5500.v(291): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/net/ini_w5500.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/ini_w5500.v" 291 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686401973717 "|HC_SR04_TOP|net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ini_w5500.v(298) " "Verilog HDL assignment warning at ini_w5500.v(298): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/net/ini_w5500.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/ini_w5500.v" 298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686401973717 "|HC_SR04_TOP|net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ini_w5500.v(306) " "Verilog HDL assignment warning at ini_w5500.v(306): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/net/ini_w5500.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/ini_w5500.v" 306 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686401973717 "|HC_SR04_TOP|net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "socket net_driver:u_net_driver\|w5500_altera_top:u_w5500_altera_top\|w5500_top:unw5500_top\|socket:unsocket " "Elaborating entity \"socket\" for hierarchy \"net_driver:u_net_driver\|w5500_altera_top:u_w5500_altera_top\|w5500_top:unw5500_top\|socket:unsocket\"" {  } { { "../rtl/net/w5500_top.v" "unsocket" { Text "D:/code-file/FPGA/Ethernet/rtl/net/w5500_top.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686401973718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ini_socket net_driver:u_net_driver\|w5500_altera_top:u_w5500_altera_top\|w5500_top:unw5500_top\|socket:unsocket\|ini_socket:unini_socket " "Elaborating entity \"ini_socket\" for hierarchy \"net_driver:u_net_driver\|w5500_altera_top:u_w5500_altera_top\|w5500_top:unw5500_top\|socket:unsocket\|ini_socket:unini_socket\"" {  } { { "../rtl/net/socket.v" "unini_socket" { Text "D:/code-file/FPGA/Ethernet/rtl/net/socket.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686401973728 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ini_socket.v(211) " "Verilog HDL assignment warning at ini_socket.v(211): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/net/ini_socket.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/ini_socket.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686401973736 "|HC_SR04_TOP|net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|ini_socket:unini_socket"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "socket_txd net_driver:u_net_driver\|w5500_altera_top:u_w5500_altera_top\|w5500_top:unw5500_top\|socket:unsocket\|socket_txd:unsocket_txd " "Elaborating entity \"socket_txd\" for hierarchy \"net_driver:u_net_driver\|w5500_altera_top:u_w5500_altera_top\|w5500_top:unw5500_top\|socket:unsocket\|socket_txd:unsocket_txd\"" {  } { { "../rtl/net/socket.v" "unsocket_txd" { Text "D:/code-file/FPGA/Ethernet/rtl/net/socket.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686401973737 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "dip socket_txd.v(74) " "Verilog HDL warning at socket_txd.v(74): object dip used but never assigned" {  } { { "../rtl/net/socket_txd.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/socket_txd.v" 74 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1686401973747 "|HC_SR04_TOP|net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "dport socket_txd.v(75) " "Verilog HDL warning at socket_txd.v(75): object dport used but never assigned" {  } { { "../rtl/net/socket_txd.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/socket_txd.v" 75 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1686401973747 "|HC_SR04_TOP|net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sport socket_txd.v(76) " "Verilog HDL warning at socket_txd.v(76): object sport used but never assigned" {  } { { "../rtl/net/socket_txd.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/socket_txd.v" 76 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1686401973747 "|HC_SR04_TOP|net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 socket_txd.v(291) " "Verilog HDL assignment warning at socket_txd.v(291): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/net/socket_txd.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/socket_txd.v" 291 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686401973747 "|HC_SR04_TOP|net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 socket_txd.v(296) " "Verilog HDL assignment warning at socket_txd.v(296): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/net/socket_txd.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/socket_txd.v" 296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686401973747 "|HC_SR04_TOP|net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 socket_txd.v(349) " "Verilog HDL assignment warning at socket_txd.v(349): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/net/socket_txd.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/socket_txd.v" 349 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686401973747 "|HC_SR04_TOP|net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dip 0 socket_txd.v(74) " "Net \"dip\" at socket_txd.v(74) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/net/socket_txd.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/socket_txd.v" 74 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1686401973747 "|HC_SR04_TOP|net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dport 0 socket_txd.v(75) " "Net \"dport\" at socket_txd.v(75) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/net/socket_txd.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/socket_txd.v" 75 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1686401973747 "|HC_SR04_TOP|net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sport 0 socket_txd.v(76) " "Net \"sport\" at socket_txd.v(76) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/net/socket_txd.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/socket_txd.v" 76 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1686401973747 "|HC_SR04_TOP|net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "socket_rxd net_driver:u_net_driver\|w5500_altera_top:u_w5500_altera_top\|w5500_top:unw5500_top\|socket:unsocket\|socket_rxd:ubsocket_rxd " "Elaborating entity \"socket_rxd\" for hierarchy \"net_driver:u_net_driver\|w5500_altera_top:u_w5500_altera_top\|w5500_top:unw5500_top\|socket:unsocket\|socket_rxd:ubsocket_rxd\"" {  } { { "../rtl/net/socket.v" "ubsocket_rxd" { Text "D:/code-file/FPGA/Ethernet/rtl/net/socket.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686401973748 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 socket_rxd.v(206) " "Verilog HDL assignment warning at socket_rxd.v(206): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/net/socket_rxd.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/socket_rxd.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686401973756 "|HC_SR04_TOP|net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 socket_rxd.v(211) " "Verilog HDL assignment warning at socket_rxd.v(211): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/net/socket_rxd.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/socket_rxd.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686401973756 "|HC_SR04_TOP|net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 socket_rxd.v(264) " "Verilog HDL assignment warning at socket_rxd.v(264): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/net/socket_rxd.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/socket_rxd.v" 264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686401973757 "|HC_SR04_TOP|net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "11 " "Inferred 11 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "UART_driver:u_UART_driver\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"UART_driver:u_UART_driver\|Div0\"" {  } { { "../rtl/uart/UART_driver.v" "Div0" { Text "D:/code-file/FPGA/Ethernet/rtl/uart/UART_driver.v" 78 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686401975126 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "UART_driver:u_UART_driver\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"UART_driver:u_UART_driver\|Mod1\"" {  } { { "../rtl/uart/UART_driver.v" "Mod1" { Text "D:/code-file/FPGA/Ethernet/rtl/uart/UART_driver.v" 78 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686401975126 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "UART_driver:u_UART_driver\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"UART_driver:u_UART_driver\|Mod0\"" {  } { { "../rtl/uart/UART_driver.v" "Mod0" { Text "D:/code-file/FPGA/Ethernet/rtl/uart/UART_driver.v" 77 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686401975126 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "UART_driver:u_UART_driver\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"UART_driver:u_UART_driver\|Div2\"" {  } { { "../rtl/uart/UART_driver.v" "Div2" { Text "D:/code-file/FPGA/Ethernet/rtl/uart/UART_driver.v" 80 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686401975126 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "UART_driver:u_UART_driver\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"UART_driver:u_UART_driver\|Mod3\"" {  } { { "../rtl/uart/UART_driver.v" "Mod3" { Text "D:/code-file/FPGA/Ethernet/rtl/uart/UART_driver.v" 80 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686401975126 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "UART_driver:u_UART_driver\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"UART_driver:u_UART_driver\|Div1\"" {  } { { "../rtl/uart/UART_driver.v" "Div1" { Text "D:/code-file/FPGA/Ethernet/rtl/uart/UART_driver.v" 79 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686401975126 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "UART_driver:u_UART_driver\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"UART_driver:u_UART_driver\|Mod2\"" {  } { { "../rtl/uart/UART_driver.v" "Mod2" { Text "D:/code-file/FPGA/Ethernet/rtl/uart/UART_driver.v" 79 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686401975126 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "UART_driver:u_UART_driver\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"UART_driver:u_UART_driver\|Div3\"" {  } { { "../rtl/uart/UART_driver.v" "Div3" { Text "D:/code-file/FPGA/Ethernet/rtl/uart/UART_driver.v" 81 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686401975126 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "UART_driver:u_UART_driver\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"UART_driver:u_UART_driver\|Mod4\"" {  } { { "../rtl/uart/UART_driver.v" "Mod4" { Text "D:/code-file/FPGA/Ethernet/rtl/uart/UART_driver.v" 81 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686401975126 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "led_driver:u_led_driver\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"led_driver:u_led_driver\|Div0\"" {  } { { "../rtl/tool/led_driver.v" "Div0" { Text "D:/code-file/FPGA/Ethernet/rtl/tool/led_driver.v" 29 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686401975126 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "UART_driver:u_UART_driver\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"UART_driver:u_UART_driver\|Mod5\"" {  } { { "../rtl/uart/UART_driver.v" "Mod5" { Text "D:/code-file/FPGA/Ethernet/rtl/uart/UART_driver.v" 82 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686401975126 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1686401975126 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UART_driver:u_UART_driver\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"UART_driver:u_UART_driver\|lpm_divide:Div0\"" {  } { { "../rtl/uart/UART_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/uart/UART_driver.v" 78 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686401975198 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UART_driver:u_UART_driver\|lpm_divide:Div0 " "Instantiated megafunction \"UART_driver:u_UART_driver\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686401975198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686401975198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686401975198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686401975198 ""}  } { { "../rtl/uart/UART_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/uart/UART_driver.v" 78 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686401975198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5jm " "Found entity 1: lpm_divide_5jm" {  } { { "db/lpm_divide_5jm.tdf" "" { Text "D:/code-file/FPGA/Ethernet/prj/db/lpm_divide_5jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686401975245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686401975245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_tlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_tlh " "Found entity 1: sign_div_unsign_tlh" {  } { { "db/sign_div_unsign_tlh.tdf" "" { Text "D:/code-file/FPGA/Ethernet/prj/db/sign_div_unsign_tlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686401975273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686401975273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_e7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_e7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_e7f " "Found entity 1: alt_u_div_e7f" {  } { { "db/alt_u_div_e7f.tdf" "" { Text "D:/code-file/FPGA/Ethernet/prj/db/alt_u_div_e7f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686401975312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686401975312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/code-file/FPGA/Ethernet/prj/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686401975370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686401975370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/code-file/FPGA/Ethernet/prj/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686401975421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686401975421 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UART_driver:u_UART_driver\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"UART_driver:u_UART_driver\|lpm_divide:Mod1\"" {  } { { "../rtl/uart/UART_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/uart/UART_driver.v" 78 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686401975475 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UART_driver:u_UART_driver\|lpm_divide:Mod1 " "Instantiated megafunction \"UART_driver:u_UART_driver\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686401975475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686401975475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686401975475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686401975475 ""}  } { { "../rtl/uart/UART_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/uart/UART_driver.v" 78 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686401975475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_8bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_8bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_8bm " "Found entity 1: lpm_divide_8bm" {  } { { "db/lpm_divide_8bm.tdf" "" { Text "D:/code-file/FPGA/Ethernet/prj/db/lpm_divide_8bm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686401975515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686401975515 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UART_driver:u_UART_driver\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"UART_driver:u_UART_driver\|lpm_divide:Mod0\"" {  } { { "../rtl/uart/UART_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/uart/UART_driver.v" 77 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686401975544 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UART_driver:u_UART_driver\|lpm_divide:Mod0 " "Instantiated megafunction \"UART_driver:u_UART_driver\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686401975544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686401975544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686401975544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686401975544 ""}  } { { "../rtl/uart/UART_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/uart/UART_driver.v" 77 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686401975544 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UART_driver:u_UART_driver\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"UART_driver:u_UART_driver\|lpm_divide:Div2\"" {  } { { "../rtl/uart/UART_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/uart/UART_driver.v" 80 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686401975561 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UART_driver:u_UART_driver\|lpm_divide:Div2 " "Instantiated megafunction \"UART_driver:u_UART_driver\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686401975561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686401975561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686401975561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686401975561 ""}  } { { "../rtl/uart/UART_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/uart/UART_driver.v" 80 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686401975561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ikm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ikm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ikm " "Found entity 1: lpm_divide_ikm" {  } { { "db/lpm_divide_ikm.tdf" "" { Text "D:/code-file/FPGA/Ethernet/prj/db/lpm_divide_ikm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686401975602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686401975602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_anh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_anh " "Found entity 1: sign_div_unsign_anh" {  } { { "db/sign_div_unsign_anh.tdf" "" { Text "D:/code-file/FPGA/Ethernet/prj/db/sign_div_unsign_anh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686401975636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686401975636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_8af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_8af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_8af " "Found entity 1: alt_u_div_8af" {  } { { "db/alt_u_div_8af.tdf" "" { Text "D:/code-file/FPGA/Ethernet/prj/db/alt_u_div_8af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686401975674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686401975674 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UART_driver:u_UART_driver\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"UART_driver:u_UART_driver\|lpm_divide:Div1\"" {  } { { "../rtl/uart/UART_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/uart/UART_driver.v" 79 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686401975716 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UART_driver:u_UART_driver\|lpm_divide:Div1 " "Instantiated megafunction \"UART_driver:u_UART_driver\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686401975716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686401975716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686401975716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686401975716 ""}  } { { "../rtl/uart/UART_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/uart/UART_driver.v" 79 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686401975716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_8jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_8jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_8jm " "Found entity 1: lpm_divide_8jm" {  } { { "db/lpm_divide_8jm.tdf" "" { Text "D:/code-file/FPGA/Ethernet/prj/db/lpm_divide_8jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686401975757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686401975757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_0mh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_0mh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_0mh " "Found entity 1: sign_div_unsign_0mh" {  } { { "db/sign_div_unsign_0mh.tdf" "" { Text "D:/code-file/FPGA/Ethernet/prj/db/sign_div_unsign_0mh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686401975784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686401975784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_k7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_k7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_k7f " "Found entity 1: alt_u_div_k7f" {  } { { "db/alt_u_div_k7f.tdf" "" { Text "D:/code-file/FPGA/Ethernet/prj/db/alt_u_div_k7f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686401975821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686401975821 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UART_driver:u_UART_driver\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"UART_driver:u_UART_driver\|lpm_divide:Div3\"" {  } { { "../rtl/uart/UART_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/uart/UART_driver.v" 81 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686401975859 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UART_driver:u_UART_driver\|lpm_divide:Div3 " "Instantiated megafunction \"UART_driver:u_UART_driver\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686401975859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686401975859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686401975859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686401975859 ""}  } { { "../rtl/uart/UART_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/uart/UART_driver.v" 81 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686401975859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_mkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mkm " "Found entity 1: lpm_divide_mkm" {  } { { "db/lpm_divide_mkm.tdf" "" { Text "D:/code-file/FPGA/Ethernet/prj/db/lpm_divide_mkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686401975900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686401975900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_enh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_enh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_enh " "Found entity 1: sign_div_unsign_enh" {  } { { "db/sign_div_unsign_enh.tdf" "" { Text "D:/code-file/FPGA/Ethernet/prj/db/sign_div_unsign_enh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686401975927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686401975927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_gaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_gaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_gaf " "Found entity 1: alt_u_div_gaf" {  } { { "db/alt_u_div_gaf.tdf" "" { Text "D:/code-file/FPGA/Ethernet/prj/db/alt_u_div_gaf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686401975968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686401975968 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "led_driver:u_led_driver\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"led_driver:u_led_driver\|lpm_divide:Div0\"" {  } { { "../rtl/tool/led_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/tool/led_driver.v" 29 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686401976009 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "led_driver:u_led_driver\|lpm_divide:Div0 " "Instantiated megafunction \"led_driver:u_led_driver\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686401976009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 17 " "Parameter \"LPM_WIDTHD\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686401976009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686401976009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686401976009 ""}  } { { "../rtl/tool/led_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/tool/led_driver.v" 29 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686401976009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_pkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_pkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_pkm " "Found entity 1: lpm_divide_pkm" {  } { { "db/lpm_divide_pkm.tdf" "" { Text "D:/code-file/FPGA/Ethernet/prj/db/lpm_divide_pkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686401976054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686401976054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_hnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_hnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_hnh " "Found entity 1: sign_div_unsign_hnh" {  } { { "db/sign_div_unsign_hnh.tdf" "" { Text "D:/code-file/FPGA/Ethernet/prj/db/sign_div_unsign_hnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686401976081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686401976081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_maf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_maf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_maf " "Found entity 1: alt_u_div_maf" {  } { { "db/alt_u_div_maf.tdf" "" { Text "D:/code-file/FPGA/Ethernet/prj/db/alt_u_div_maf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686401976128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686401976128 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1686401976622 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/hcsr04/seg_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/hcsr04/seg_driver.v" 80 -1 0 } } { "../rtl/hcsr04/seg_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/hcsr04/seg_driver.v" 109 -1 0 } } { "../rtl/uart/UART_send.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/uart/UART_send.v" 14 -1 0 } } { "../rtl/net/spi_drv.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/spi_drv.v" 162 -1 0 } } { "../rtl/hcsr04/echo_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/hcsr04/echo_driver.v" 55 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1686401976683 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1686401976683 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1686401977716 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "35 " "35 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1686401979802 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "UART_driver:u_UART_driver\|lpm_divide:Mod4\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"UART_driver:u_UART_driver\|lpm_divide:Mod4\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_17_result_int\[0\]~10" { Text "D:/code-file/FPGA/Ethernet/prj/db/alt_u_div_e7f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1686401979863 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_driver:u_UART_driver\|lpm_divide:Mod4\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"UART_driver:u_UART_driver\|lpm_divide:Mod4\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_18_result_int\[0\]~10" { Text "D:/code-file/FPGA/Ethernet/prj/db/alt_u_div_e7f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1686401979863 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_driver:u_UART_driver\|lpm_divide:Mod3\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"UART_driver:u_UART_driver\|lpm_divide:Mod3\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_13_result_int\[0\]~10" { Text "D:/code-file/FPGA/Ethernet/prj/db/alt_u_div_e7f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1686401979863 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_driver:u_UART_driver\|lpm_divide:Mod3\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"UART_driver:u_UART_driver\|lpm_divide:Mod3\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_14_result_int\[0\]~10" { Text "D:/code-file/FPGA/Ethernet/prj/db/alt_u_div_e7f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1686401979863 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_driver:u_UART_driver\|lpm_divide:Mod3\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"UART_driver:u_UART_driver\|lpm_divide:Mod3\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_15_result_int\[0\]~10" { Text "D:/code-file/FPGA/Ethernet/prj/db/alt_u_div_e7f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1686401979863 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_driver:u_UART_driver\|lpm_divide:Mod3\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"UART_driver:u_UART_driver\|lpm_divide:Mod3\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_16_result_int\[0\]~10" { Text "D:/code-file/FPGA/Ethernet/prj/db/alt_u_div_e7f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1686401979863 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_driver:u_UART_driver\|lpm_divide:Mod3\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"UART_driver:u_UART_driver\|lpm_divide:Mod3\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_17_result_int\[0\]~10" { Text "D:/code-file/FPGA/Ethernet/prj/db/alt_u_div_e7f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1686401979863 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_driver:u_UART_driver\|lpm_divide:Mod3\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"UART_driver:u_UART_driver\|lpm_divide:Mod3\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_18_result_int\[0\]~10" { Text "D:/code-file/FPGA/Ethernet/prj/db/alt_u_div_e7f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1686401979863 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_driver:u_UART_driver\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"UART_driver:u_UART_driver\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_10_result_int\[0\]~10" { Text "D:/code-file/FPGA/Ethernet/prj/db/alt_u_div_e7f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1686401979863 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_driver:u_UART_driver\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"UART_driver:u_UART_driver\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_11_result_int\[0\]~10" { Text "D:/code-file/FPGA/Ethernet/prj/db/alt_u_div_e7f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1686401979863 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_driver:u_UART_driver\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"UART_driver:u_UART_driver\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_12_result_int\[0\]~10" { Text "D:/code-file/FPGA/Ethernet/prj/db/alt_u_div_e7f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1686401979863 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_driver:u_UART_driver\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"UART_driver:u_UART_driver\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_13_result_int\[0\]~10" { Text "D:/code-file/FPGA/Ethernet/prj/db/alt_u_div_e7f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1686401979863 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_driver:u_UART_driver\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"UART_driver:u_UART_driver\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_14_result_int\[0\]~10" { Text "D:/code-file/FPGA/Ethernet/prj/db/alt_u_div_e7f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1686401979863 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_driver:u_UART_driver\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"UART_driver:u_UART_driver\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_15_result_int\[0\]~10" { Text "D:/code-file/FPGA/Ethernet/prj/db/alt_u_div_e7f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1686401979863 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_driver:u_UART_driver\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"UART_driver:u_UART_driver\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_16_result_int\[0\]~10" { Text "D:/code-file/FPGA/Ethernet/prj/db/alt_u_div_e7f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1686401979863 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_driver:u_UART_driver\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"UART_driver:u_UART_driver\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_17_result_int\[0\]~10" { Text "D:/code-file/FPGA/Ethernet/prj/db/alt_u_div_e7f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1686401979863 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_driver:u_UART_driver\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"UART_driver:u_UART_driver\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_18_result_int\[0\]~10" { Text "D:/code-file/FPGA/Ethernet/prj/db/alt_u_div_e7f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1686401979863 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1686401979863 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/code-file/FPGA/Ethernet/prj/output_files/Ethernet.map.smsg " "Generated suppressed messages file D:/code-file/FPGA/Ethernet/prj/output_files/Ethernet.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686401979946 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1686401980214 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686401980214 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "uart_rx " "No output dependent on input pin \"uart_rx\"" {  } { { "../rtl/HC_SR04_TOP.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/HC_SR04_TOP.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686401980511 "|HC_SR04_TOP|uart_rx"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1686401980511 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3434 " "Implemented 3434 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1686401980512 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1686401980512 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3394 " "Implemented 3394 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1686401980512 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1686401980512 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1686401980512 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 68 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 68 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4897 " "Peak virtual memory: 4897 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686401980540 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 10 20:59:40 2023 " "Processing ended: Sat Jun 10 20:59:40 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686401980540 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686401980540 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686401980540 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1686401980540 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1686401982273 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686401982279 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 10 20:59:41 2023 " "Processing started: Sat Jun 10 20:59:41 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686401982279 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1686401982279 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Ethernet -c Ethernet " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Ethernet -c Ethernet" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1686401982280 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1686401983321 ""}
{ "Info" "0" "" "Project  = Ethernet" {  } {  } 0 0 "Project  = Ethernet" 0 0 "Fitter" 0 0 1686401983321 ""}
{ "Info" "0" "" "Revision = Ethernet" {  } {  } 0 0 "Revision = Ethernet" 0 0 "Fitter" 0 0 1686401983321 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1686401983421 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1686401983421 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Ethernet EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"Ethernet\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1686401983462 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1686401983511 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1686401983511 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1686401983718 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1686401984144 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1686401984144 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1686401984144 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1686401984144 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA/Ethernet/prj/" { { 0 { 0 ""} 0 6816 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1686401984171 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA/Ethernet/prj/" { { 0 { 0 ""} 0 6818 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1686401984171 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA/Ethernet/prj/" { { 0 { 0 ""} 0 6820 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1686401984171 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA/Ethernet/prj/" { { 0 { 0 ""} 0 6822 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1686401984171 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA/Ethernet/prj/" { { 0 { 0 ""} 0 6824 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1686401984171 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1686401984171 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1686401984179 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1686401984211 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Ethernet.sdc " "Synopsys Design Constraints File file not found: 'Ethernet.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1686401984964 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1686401984965 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1686401984992 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1686401984993 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1686401984993 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1686401985195 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sr04_top:u_sr04_top\|clk_div:u_clk_div\|cnt\[3\] " "Destination node sr04_top:u_sr04_top\|clk_div:u_clk_div\|cnt\[3\]" {  } { { "../rtl/hcsr04/clk_div.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/hcsr04/clk_div.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA/Ethernet/prj/" { { 0 { 0 ""} 0 1467 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1686401985195 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sr04_top:u_sr04_top\|clk_div:u_clk_div\|cnt\[2\] " "Destination node sr04_top:u_sr04_top\|clk_div:u_clk_div\|cnt\[2\]" {  } { { "../rtl/hcsr04/clk_div.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/hcsr04/clk_div.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA/Ethernet/prj/" { { 0 { 0 ""} 0 1468 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1686401985195 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sr04_top:u_sr04_top\|clk_div:u_clk_div\|cnt\[1\] " "Destination node sr04_top:u_sr04_top\|clk_div:u_clk_div\|cnt\[1\]" {  } { { "../rtl/hcsr04/clk_div.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/hcsr04/clk_div.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA/Ethernet/prj/" { { 0 { 0 ""} 0 1469 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1686401985195 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sr04_top:u_sr04_top\|clk_div:u_clk_div\|cnt\[5\] " "Destination node sr04_top:u_sr04_top\|clk_div:u_clk_div\|cnt\[5\]" {  } { { "../rtl/hcsr04/clk_div.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/hcsr04/clk_div.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA/Ethernet/prj/" { { 0 { 0 ""} 0 1465 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1686401985195 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sr04_top:u_sr04_top\|clk_div:u_clk_div\|cnt\[4\] " "Destination node sr04_top:u_sr04_top\|clk_div:u_clk_div\|cnt\[4\]" {  } { { "../rtl/hcsr04/clk_div.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/hcsr04/clk_div.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA/Ethernet/prj/" { { 0 { 0 ""} 0 1466 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1686401985195 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1686401985195 ""}  } { { "../rtl/HC_SR04_TOP.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/HC_SR04_TOP.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA/Ethernet/prj/" { { 0 { 0 ""} 0 6810 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1686401985195 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sr04_top:u_sr04_top\|clk_div:u_clk_div\|LessThan0  " "Automatically promoted node sr04_top:u_sr04_top\|clk_div:u_clk_div\|LessThan0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1686401985195 ""}  } { { "../rtl/hcsr04/clk_div.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/hcsr04/clk_div.v" 27 -1 0 } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA/Ethernet/prj/" { { 0 { 0 ""} 0 1472 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1686401985195 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rstn~input (placed in PIN 24 (CLK2, DIFFCLK_1p)) " "Automatically promoted node rstn~input (placed in PIN 24 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1686401985196 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "net_driver:u_net_driver\|w5500_altera_top:u_w5500_altera_top\|w5500_top:unw5500_top\|task_sche:untask_sche\|o_wic_vld~2 " "Destination node net_driver:u_net_driver\|w5500_altera_top:u_w5500_altera_top\|w5500_top:unw5500_top\|task_sche:untask_sche\|o_wic_vld~2" {  } { { "../rtl/net/task_sche.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/task_sche.v" 25 -1 0 } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA/Ethernet/prj/" { { 0 { 0 ""} 0 5177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1686401985196 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "net_driver:u_net_driver\|w5500_altera_top:u_w5500_altera_top\|w5500_top:unw5500_top\|task_sche:untask_sche\|Selector10~0 " "Destination node net_driver:u_net_driver\|w5500_altera_top:u_w5500_altera_top\|w5500_top:unw5500_top\|task_sche:untask_sche\|Selector10~0" {  } { { "../rtl/net/task_sche.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/task_sche.v" 91 -1 0 } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA/Ethernet/prj/" { { 0 { 0 ""} 0 5267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1686401985196 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1686401985196 ""}  } { { "../rtl/HC_SR04_TOP.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/HC_SR04_TOP.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA/Ethernet/prj/" { { 0 { 0 ""} 0 6811 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1686401985196 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1686401985543 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1686401985545 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1686401985545 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1686401985549 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1686401985553 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1686401985557 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1686401985557 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1686401985559 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1686401985658 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1686401985660 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1686401985660 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1686401985725 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1686401985743 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1686401986229 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1686401986675 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1686401986711 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1686401991370 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1686401991370 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1686401991830 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X23_Y0 X34_Y11 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11" {  } { { "loc" "" { Generic "D:/code-file/FPGA/Ethernet/prj/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11"} { { 12 { 0 ""} 23 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1686401993175 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1686401993175 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1686401994210 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1686401994210 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1686401994213 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.59 " "Total time spent on timing analysis during the Fitter is 1.59 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1686401994349 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1686401994367 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1686401994642 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1686401994643 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1686401995010 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1686401995537 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/code-file/FPGA/Ethernet/prj/output_files/Ethernet.fit.smsg " "Generated suppressed messages file D:/code-file/FPGA/Ethernet/prj/output_files/Ethernet.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1686401995930 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5872 " "Peak virtual memory: 5872 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686401996532 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 10 20:59:56 2023 " "Processing ended: Sat Jun 10 20:59:56 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686401996532 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686401996532 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686401996532 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1686401996532 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1686401997743 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686401997750 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 10 20:59:57 2023 " "Processing started: Sat Jun 10 20:59:57 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686401997750 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1686401997750 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Ethernet -c Ethernet " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Ethernet -c Ethernet" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1686401997750 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1686401998088 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1686401998379 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1686401998398 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4680 " "Peak virtual memory: 4680 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686401998536 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 10 20:59:58 2023 " "Processing ended: Sat Jun 10 20:59:58 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686401998536 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686401998536 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686401998536 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1686401998536 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1686401999174 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1686401999978 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686401999985 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 10 20:59:59 2023 " "Processing started: Sat Jun 10 20:59:59 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686401999985 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1686401999985 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Ethernet -c Ethernet " "Command: quartus_sta Ethernet -c Ethernet" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1686401999985 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1686402000140 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1686402000310 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1686402000310 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686402000353 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686402000353 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Ethernet.sdc " "Synopsys Design Constraints File file not found: 'Ethernet.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1686402000581 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1686402000581 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686402000591 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sr04_top:u_sr04_top\|clk_div:u_clk_div\|cnt\[0\] sr04_top:u_sr04_top\|clk_div:u_clk_div\|cnt\[0\] " "create_clock -period 1.000 -name sr04_top:u_sr04_top\|clk_div:u_clk_div\|cnt\[0\] sr04_top:u_sr04_top\|clk_div:u_clk_div\|cnt\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686402000591 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1686402000591 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1686402000603 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1686402000604 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1686402000604 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1686402000616 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1686402000707 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1686402000707 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -38.886 " "Worst-case setup slack is -38.886" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686402000709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686402000709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -38.886           -4268.455 clk  " "  -38.886           -4268.455 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686402000709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.688             -76.562 sr04_top:u_sr04_top\|clk_div:u_clk_div\|cnt\[0\]  " "   -2.688             -76.562 sr04_top:u_sr04_top\|clk_div:u_clk_div\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686402000709 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686402000709 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.453 " "Worst-case hold slack is 0.453" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686402000718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686402000718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 clk  " "    0.453               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686402000718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.626               0.000 sr04_top:u_sr04_top\|clk_div:u_clk_div\|cnt\[0\]  " "    0.626               0.000 sr04_top:u_sr04_top\|clk_div:u_clk_div\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686402000718 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686402000718 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1686402000722 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1686402000724 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686402000727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686402000727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201           -1372.504 clk  " "   -3.201           -1372.504 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686402000727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -52.045 sr04_top:u_sr04_top\|clk_div:u_clk_div\|cnt\[0\]  " "   -1.487             -52.045 sr04_top:u_sr04_top\|clk_div:u_clk_div\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686402000727 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686402000727 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1686402000873 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1686402000873 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1686402000877 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1686402000907 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1686402001340 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1686402001494 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1686402001517 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1686402001517 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -35.372 " "Worst-case setup slack is -35.372" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686402001520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686402001520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -35.372           -3936.643 clk  " "  -35.372           -3936.643 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686402001520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.423             -68.704 sr04_top:u_sr04_top\|clk_div:u_clk_div\|cnt\[0\]  " "   -2.423             -68.704 sr04_top:u_sr04_top\|clk_div:u_clk_div\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686402001520 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686402001520 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.401 " "Worst-case hold slack is 0.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686402001529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686402001529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 clk  " "    0.401               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686402001529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.565               0.000 sr04_top:u_sr04_top\|clk_div:u_clk_div\|cnt\[0\]  " "    0.565               0.000 sr04_top:u_sr04_top\|clk_div:u_clk_div\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686402001529 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686402001529 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1686402001533 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1686402001537 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686402001540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686402001540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201           -1372.504 clk  " "   -3.201           -1372.504 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686402001540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -52.045 sr04_top:u_sr04_top\|clk_div:u_clk_div\|cnt\[0\]  " "   -1.487             -52.045 sr04_top:u_sr04_top\|clk_div:u_clk_div\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686402001540 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686402001540 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1686402001676 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1686402001676 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1686402001680 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1686402001820 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1686402001827 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1686402001827 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.978 " "Worst-case setup slack is -15.978" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686402001831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686402001831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.978           -1357.923 clk  " "  -15.978           -1357.923 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686402001831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.609             -13.815 sr04_top:u_sr04_top\|clk_div:u_clk_div\|cnt\[0\]  " "   -0.609             -13.815 sr04_top:u_sr04_top\|clk_div:u_clk_div\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686402001831 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686402001831 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.175 " "Worst-case hold slack is 0.175" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686402001841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686402001841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.175               0.000 clk  " "    0.175               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686402001841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.254               0.000 sr04_top:u_sr04_top\|clk_div:u_clk_div\|cnt\[0\]  " "    0.254               0.000 sr04_top:u_sr04_top\|clk_div:u_clk_div\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686402001841 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686402001841 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1686402001845 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1686402001850 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686402001853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686402001853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -969.072 clk  " "   -3.000            -969.072 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686402001853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -35.000 sr04_top:u_sr04_top\|clk_div:u_clk_div\|cnt\[0\]  " "   -1.000             -35.000 sr04_top:u_sr04_top\|clk_div:u_clk_div\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686402001853 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686402001853 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1686402001991 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1686402001991 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1686402002276 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1686402002278 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4842 " "Peak virtual memory: 4842 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686402002344 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 10 21:00:02 2023 " "Processing ended: Sat Jun 10 21:00:02 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686402002344 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686402002344 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686402002344 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1686402002344 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1686402003493 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686402003500 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 10 21:00:03 2023 " "Processing started: Sat Jun 10 21:00:03 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686402003500 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1686402003500 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Ethernet -c Ethernet " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Ethernet -c Ethernet" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1686402003500 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1686402004001 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Ethernet_8_1200mv_85c_slow.vo D:/code-file/FPGA/Ethernet/prj/simulation/modelsim/ simulation " "Generated file Ethernet_8_1200mv_85c_slow.vo in folder \"D:/code-file/FPGA/Ethernet/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1686402004485 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Ethernet_8_1200mv_0c_slow.vo D:/code-file/FPGA/Ethernet/prj/simulation/modelsim/ simulation " "Generated file Ethernet_8_1200mv_0c_slow.vo in folder \"D:/code-file/FPGA/Ethernet/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1686402004767 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Ethernet_min_1200mv_0c_fast.vo D:/code-file/FPGA/Ethernet/prj/simulation/modelsim/ simulation " "Generated file Ethernet_min_1200mv_0c_fast.vo in folder \"D:/code-file/FPGA/Ethernet/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1686402005058 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Ethernet.vo D:/code-file/FPGA/Ethernet/prj/simulation/modelsim/ simulation " "Generated file Ethernet.vo in folder \"D:/code-file/FPGA/Ethernet/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1686402005339 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Ethernet_8_1200mv_85c_v_slow.sdo D:/code-file/FPGA/Ethernet/prj/simulation/modelsim/ simulation " "Generated file Ethernet_8_1200mv_85c_v_slow.sdo in folder \"D:/code-file/FPGA/Ethernet/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1686402005573 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Ethernet_8_1200mv_0c_v_slow.sdo D:/code-file/FPGA/Ethernet/prj/simulation/modelsim/ simulation " "Generated file Ethernet_8_1200mv_0c_v_slow.sdo in folder \"D:/code-file/FPGA/Ethernet/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1686402005814 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Ethernet_min_1200mv_0c_v_fast.sdo D:/code-file/FPGA/Ethernet/prj/simulation/modelsim/ simulation " "Generated file Ethernet_min_1200mv_0c_v_fast.sdo in folder \"D:/code-file/FPGA/Ethernet/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1686402006042 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Ethernet_v.sdo D:/code-file/FPGA/Ethernet/prj/simulation/modelsim/ simulation " "Generated file Ethernet_v.sdo in folder \"D:/code-file/FPGA/Ethernet/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1686402006267 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4675 " "Peak virtual memory: 4675 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686402006331 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 10 21:00:06 2023 " "Processing ended: Sat Jun 10 21:00:06 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686402006331 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686402006331 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686402006331 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1686402006331 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 78 s " "Quartus Prime Full Compilation was successful. 0 errors, 78 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1686402006948 ""}
