---
layout: post
title: "分频器总结"
date: 2013-08-11 15:17
comments: true
categories: verilog fpga
---

##索引

- [D触发器2分频](#divider_1)
- [计数器2分频](#divider_2)
- [D触发器4分频](#divider_3)
- [计数器4分频](#divider_4)
- [计数器6分频写法1](#divider_5)
- [计数器6分频写法2](#divider_6)
- [非等占空比3分频](#divider_7)
- [等占空比3分频](#divider_8)

<h2 id="divider_1">D触发器2分频</h2>

###Verilog
{% include_code divider/divider_1.v%}

###Rtl
![image](/images/Blog/divider/divider_1_rtl.png)

###Simulation
![image](/images/Blog/divider/divider_1_simulation.png)

<h2 id="divider_2">计数器2分频</h2>

###Verilog
{% include_code divider/divider_2.v%}

###Rtl
![image](/images/Blog/divider/divider_2_rtl.png)

###Simulation
![image](/images/Blog/divider/divider_2_simulation.png)

<h2 id="divider_3">D触发器4分频</h2>

###Verilog
{% include_code divider/divider_3.v%}

###Rtl
![image](/images/Blog/divider/divider_3_rtl.png)

###Simulation
![image](/images/Blog/divider/divider_3_simulation.png)

<h2 id="divider_4">计数器4分频</h2>

###Verilog
{% include_code divider/divider_4.v%}

###Rtl
![image](/images/Blog/divider/divider_4_rtl.png)

###Simulation
![image](/images/Blog/divider/divider_4_simulation.png)

<h2 id="divider_5">计数器6分频写法1</h2>

###Verilog
{% include_code divider/divider_5.v%}

###Rtl
![image](/images/Blog/divider/divider_5_rtl.png)

###Simulation
![image](/images/Blog/divider/divider_5_simulation.png)

<h2 id="divider_6">计数器6分频写法2</h2>

###Verilog
{% include_code divider/divider_6.v%}

###Rtl
![image](/images/Blog/divider/divider_6_rtl.png)

###Simulation
![image](/images/Blog/divider/divider_6_simulation.png)

<h2 id="divider_7">非等占空比3分频</h2>

###Verilog
{% include_code divider/divider_7.v%}

###Rtl
![image](/images/Blog/divider/divider_7_rtl.png)

###Simulation
![image](/images/Blog/divider/divider_7_simulation.png)

<h2 id="divider_8">等占空比3分频</h2>

###Verilog
{% include_code divider/divider_8.v%}

###Rtl
![image](/images/Blog/divider/divider_8_rtl.png)

###Simulation
![image](/images/Blog/divider/divider_8_simulation.png)
