INFO: [VRFC 10-163] Analyzing VHDL file "D:/TUCN/UTCN/Third_Year/SSC/Lab/Laboratorul 2/axi_project/axi_project.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/TUCN/UTCN/Third_Year/SSC/Lab/Laboratorul 2/axi_project/axi_project.srcs/sources_1/new/top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_tb'
ERROR: [VRFC 10-4982] syntax error near 'DUT' [D:/TUCN/UTCN/Third_Year/SSC/Lab/Laboratorul 2/axi_project/axi_project.srcs/sources_1/new/top_tb.vhd:71]
ERROR: [VRFC 10-874] illegal selected name prefix [D:/TUCN/UTCN/Third_Year/SSC/Lab/Laboratorul 2/axi_project/axi_project.srcs/sources_1/new/top_tb.vhd:71]
ERROR: [VRFC 10-2965] 'dut' is not a signal [D:/TUCN/UTCN/Third_Year/SSC/Lab/Laboratorul 2/axi_project/axi_project.srcs/sources_1/new/top_tb.vhd:71]
ERROR: [VRFC 10-4982] syntax error near 'DUT' [D:/TUCN/UTCN/Third_Year/SSC/Lab/Laboratorul 2/axi_project/axi_project.srcs/sources_1/new/top_tb.vhd:73]
ERROR: [VRFC 10-874] illegal selected name prefix [D:/TUCN/UTCN/Third_Year/SSC/Lab/Laboratorul 2/axi_project/axi_project.srcs/sources_1/new/top_tb.vhd:73]
ERROR: [VRFC 10-9458] unit 'sim' is ignored due to previous errors [D:/TUCN/UTCN/Third_Year/SSC/Lab/Laboratorul 2/axi_project/axi_project.srcs/sources_1/new/top_tb.vhd:7]
INFO: [VRFC 10-8704] VHDL file 'D:/TUCN/UTCN/Third_Year/SSC/Lab/Laboratorul 2/axi_project/axi_project.srcs/sources_1/new/top_tb.vhd' is ignored due to errors
