#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Nov 13 17:23:52 2020
# Process ID: 24884
# Current directory: D:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/prj/receiver_prj/receiver_prj.runs/synth_1
# Command line: vivado.exe -log Ethernet_Top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Ethernet_Top.tcl
# Log file: D:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/prj/receiver_prj/receiver_prj.runs/synth_1/Ethernet_Top.vds
# Journal file: D:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/prj/receiver_prj/receiver_prj.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Ethernet_Top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'v:/vivado/Arm_ipi_repository'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/vivado2019.2/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is d:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/prj/receiver_prj/receiver_prj.cache/ip 
Command: synth_design -top Ethernet_Top -part xc7a200tfbg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 22684 
WARNING: [Synth 8-976] rgmii_rx_ctl_delay has already been declared [D:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/src/Ethernet_Top/RGMII2GMII.v:176]
WARNING: [Synth 8-2654] second declaration of rgmii_rx_ctl_delay ignored [D:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/src/Ethernet_Top/RGMII2GMII.v:176]
INFO: [Synth 8-994] rgmii_rx_ctl_delay is declared here [D:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/src/Ethernet_Top/RGMII2GMII.v:51]
WARNING: [Synth 8-2292] literal value truncated to fit in 11 bits [D:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/src/Ethernet_Top/Ethernet_GMII/icmp_reply.v:64]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 881.563 ; gain = 250.523
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Ethernet_Top' [D:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/src/Ethernet_Top/Ethernet_Top.v:9]
INFO: [Synth 8-6157] synthesizing module 'clk_gen' [D:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/prj/receiver_prj/receiver_prj.runs/synth_1/.Xil/Vivado-24884-DESKTOP-B3RT09T/realtime/clk_gen_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_gen' (1#1) [D:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/prj/receiver_prj/receiver_prj.runs/synth_1/.Xil/Vivado-24884-DESKTOP-B3RT09T/realtime/clk_gen_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'RGMII2GMII' [D:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/src/Ethernet_Top/RGMII2GMII.v:1]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [D:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/src/Ethernet_Top/RGMII2GMII.v:71]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [D:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/src/Ethernet_Top/RGMII2GMII.v:72]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [D:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/src/Ethernet_Top/RGMII2GMII.v:73]
INFO: [Synth 8-6157] synthesizing module 'ODDR' [G:/vivado2019.2/Vivado/2019.2/scripts/rt/data/unisim_comp.v:49681]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (2#1) [G:/vivado2019.2/Vivado/2019.2/scripts/rt/data/unisim_comp.v:49681]
INFO: [Synth 8-6157] synthesizing module 'IDELAYE2' [G:/vivado2019.2/Vivado/2019.2/scripts/rt/data/unisim_comp.v:35027]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: FIXED - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
	Parameter SIM_DELAY_D bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYE2' (3#1) [G:/vivado2019.2/Vivado/2019.2/scripts/rt/data/unisim_comp.v:35027]
INFO: [Synth 8-6157] synthesizing module 'IDDR' [G:/vivado2019.2/Vivado/2019.2/scripts/rt/data/unisim_comp.v:34892]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDDR' (4#1) [G:/vivado2019.2/Vivado/2019.2/scripts/rt/data/unisim_comp.v:34892]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [G:/vivado2019.2/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (5#1) [G:/vivado2019.2/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1075]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/src/Ethernet_Top/RGMII2GMII.v:178]
INFO: [Synth 8-6157] synthesizing module 'IDELAYCTRL' [G:/vivado2019.2/Vivado/2019.2/scripts/rt/data/unisim_comp.v:35014]
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYCTRL' (6#1) [G:/vivado2019.2/Vivado/2019.2/scripts/rt/data/unisim_comp.v:35014]
WARNING: [Synth 8-6014] Unused sequential element gmii_tx_er_r_d1_reg was removed.  [D:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/src/Ethernet_Top/RGMII2GMII.v:123]
INFO: [Synth 8-6155] done synthesizing module 'RGMII2GMII' (7#1) [D:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/src/Ethernet_Top/RGMII2GMII.v:1]
INFO: [Synth 8-6157] synthesizing module 'ethernet_test' [D:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/src/Ethernet_Top/Ethernet_GMII/ethernet_test.v:5]
INFO: [Synth 8-6157] synthesizing module 'mac_test' [D:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/src/Ethernet_Top/Ethernet_GMII/mac_test.v:9]
	Parameter UDP_WIDTH bound to: 32 - type: integer 
	Parameter UDP_DEPTH bound to: 5 - type: integer 
	Parameter IDLE bound to: 9'b000000001 
	Parameter ARP_REQ bound to: 9'b000000010 
	Parameter ARP_SEND bound to: 9'b000000100 
	Parameter ARP_WAIT bound to: 9'b000001000 
	Parameter GEN_REQ bound to: 9'b000010000 
	Parameter WRITE_RAM bound to: 9'b000100000 
	Parameter SEND bound to: 9'b001000000 
	Parameter WAIT bound to: 9'b010000000 
	Parameter CHECK_ARP bound to: 9'b100000000 
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [D:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/src/Ethernet_Top/Ethernet_GMII/mac_test.v:75]
INFO: [Synth 8-6157] synthesizing module 'mac_top' [D:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/src/Ethernet_Top/Ethernet_GMII/mac_top.v:7]
INFO: [Synth 8-6157] synthesizing module 'mac_tx_top' [D:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/src/Ethernet_Top/Ethernet_GMII/tx/mac_tx_top.v:7]
INFO: [Synth 8-6157] synthesizing module 'mac_tx' [D:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/src/Ethernet_Top/Ethernet_GMII/tx/mac_tx.v:8]
	Parameter SEND_IDLE bound to: 6'b000001 
	Parameter SEND_START bound to: 6'b000010 
	Parameter SEND_PREAMBLE bound to: 6'b000100 
	Parameter SEND_DATA bound to: 6'b001000 
	Parameter SEND_CRC bound to: 6'b010000 
	Parameter SEND_END bound to: 6'b100000 
INFO: [Synth 8-6155] done synthesizing module 'mac_tx' (8#1) [D:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/src/Ethernet_Top/Ethernet_GMII/tx/mac_tx.v:8]
INFO: [Synth 8-6157] synthesizing module 'mac_tx_mode' [D:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/src/Ethernet_Top/Ethernet_GMII/tx/mac_tx_mode.v:7]
	Parameter IDLE bound to: 5'b00001 
	Parameter ARP_WAIT bound to: 5'b00010 
	Parameter ARP bound to: 5'b00100 
	Parameter IP_WAIT bound to: 5'b01000 
	Parameter IP bound to: 5'b10000 
INFO: [Synth 8-6155] done synthesizing module 'mac_tx_mode' (9#1) [D:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/src/Ethernet_Top/Ethernet_GMII/tx/mac_tx_mode.v:7]
INFO: [Synth 8-6157] synthesizing module 'crc' [D:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/src/Ethernet_Top/Ethernet_GMII/crc.v:2]
	Parameter Tp bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'crc' (10#1) [D:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/src/Ethernet_Top/Ethernet_GMII/crc.v:2]
INFO: [Synth 8-6157] synthesizing module 'arp_tx' [D:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/src/Ethernet_Top/Ethernet_GMII/tx/arp_tx.v:7]
	Parameter mac_type bound to: 16'b0000100000000110 
	Parameter hardware_type bound to: 16'b0000000000000001 
	Parameter protocol_type bound to: 16'b0000100000000000 
	Parameter mac_length bound to: 8'b00000110 
	Parameter ip_length bound to: 8'b00000100 
	Parameter ARP_REQUEST_CODE bound to: 16'b0000000000000001 
	Parameter ARP_REPLY_CODE bound to: 16'b0000000000000010 
	Parameter IDLE bound to: 8'b00000001 
	Parameter ARP_REQUEST_WAIT_0 bound to: 8'b00000010 
	Parameter ARP_REQUEST_WAIT_1 bound to: 8'b00000100 
	Parameter ARP_REQUEST bound to: 8'b00001000 
	Parameter ARP_REPLY_WAIT_0 bound to: 8'b00010000 
	Parameter ARP_REPLY_WAIT_1 bound to: 8'b00100000 
	Parameter ARP_REPLY bound to: 8'b01000000 
	Parameter ARP_END bound to: 8'b10000000 
INFO: [Synth 8-6155] done synthesizing module 'arp_tx' (11#1) [D:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/src/Ethernet_Top/Ethernet_GMII/tx/arp_tx.v:7]
INFO: [Synth 8-6157] synthesizing module 'ip_tx' [D:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/src/Ethernet_Top/Ethernet_GMII/tx/ip_tx.v:9]
	Parameter mac_type bound to: 16'b0000100000000000 
	Parameter ip_version bound to: 4'b0100 
	Parameter header_len bound to: 4'b0101 
	Parameter IDLE bound to: 8'b00000001 
	Parameter START bound to: 8'b00000010 
	Parameter WAIT_DATA_LENGTH bound to: 8'b00000100 
	Parameter GEN_CHECKSUM bound to: 8'b00001000 
	Parameter SEND_WAIT bound to: 8'b00010000 
	Parameter WAIT_MAC bound to: 8'b00100000 
	Parameter IP_SEND bound to: 8'b01000000 
	Parameter IP_END bound to: 8'b10000000 
WARNING: [Synth 8-151] case item 8'b10000000 is unreachable [D:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/src/Ethernet_Top/Ethernet_GMII/tx/ip_tx.v:126]
WARNING: [Synth 8-6014] Unused sequential element mac_send_end_d0_reg was removed.  [D:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/src/Ethernet_Top/Ethernet_GMII/tx/ip_tx.v:141]
WARNING: [Synth 8-3848] Net ip_tx_busy in module/entity ip_tx does not have driver. [D:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/src/Ethernet_Top/Ethernet_GMII/tx/ip_tx.v:31]
INFO: [Synth 8-6155] done synthesizing module 'ip_tx' (12#1) [D:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/src/Ethernet_Top/Ethernet_GMII/tx/ip_tx.v:9]
WARNING: [Synth 8-7023] instance 'ip0' of module 'ip_tx' has 21 connections declared, but only 20 given [D:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/src/Ethernet_Top/Ethernet_GMII/tx/mac_tx_top.v:179]
INFO: [Synth 8-6157] synthesizing module 'ip_tx_mode' [D:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/src/Ethernet_Top/Ethernet_GMII/tx/ip_tx_mode.v:7]
	Parameter ip_udp_type bound to: 8'b00010001 
	Parameter ip_icmp_type bound to: 8'b00000001 
	Parameter IDLE bound to: 5'b00001 
	Parameter UDP_WAIT bound to: 5'b00010 
	Parameter UDP bound to: 5'b00100 
	Parameter ICMP_WAIT bound to: 5'b01000 
	Parameter ICMP bound to: 5'b10000 
INFO: [Synth 8-6155] done synthesizing module 'ip_tx_mode' (13#1) [D:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/src/Ethernet_Top/Ethernet_GMII/tx/ip_tx_mode.v:7]
INFO: [Synth 8-6157] synthesizing module 'udp_tx' [D:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/src/Ethernet_Top/Ethernet_GMII/tx/udp_tx.v:7]
	Parameter IDLE bound to: 6'b000001 
	Parameter START bound to: 6'b000010 
	Parameter LEN_LATCH bound to: 6'b000100 
	Parameter SEND_WAIT bound to: 6'b001000 
	Parameter UDP_SEND bound to: 6'b010000 
	Parameter UDP_END bound to: 6'b100000 
	Parameter CK_IDLE bound to: 6'b000001 
	Parameter HEADER_CHECKSUM bound to: 6'b000010 
	Parameter GEN_CHECKSUM bound to: 6'b000100 
	Parameter GEN_ODD_CHECKSUM bound to: 6'b001000 
	Parameter GEN_CHECKSUM_END bound to: 6'b010000 
	Parameter CHECKSUM_WAIT bound to: 6'b100000 
INFO: [Synth 8-6157] synthesizing module 'udp_tx_data_fifo' [D:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/prj/receiver_prj/receiver_prj.runs/synth_1/.Xil/Vivado-24884-DESKTOP-B3RT09T/realtime/udp_tx_data_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'udp_tx_data_fifo' (14#1) [D:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/prj/receiver_prj/receiver_prj.runs/synth_1/.Xil/Vivado-24884-DESKTOP-B3RT09T/realtime/udp_tx_data_fifo_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'udp_checksum_fifo' [D:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/prj/receiver_prj/receiver_prj.runs/synth_1/.Xil/Vivado-24884-DESKTOP-B3RT09T/realtime/udp_checksum_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'udp_checksum_fifo' (15#1) [D:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/prj/receiver_prj/receiver_prj.runs/synth_1/.Xil/Vivado-24884-DESKTOP-B3RT09T/realtime/udp_checksum_fifo_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element fifo_count_reg was removed.  [D:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/src/Ethernet_Top/Ethernet_GMII/tx/udp_tx.v:157]
WARNING: [Synth 8-6014] Unused sequential element ram_rdata_d1_reg was removed.  [D:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/src/Ethernet_Top/Ethernet_GMII/tx/udp_tx.v:249]
INFO: [Synth 8-6155] done synthesizing module 'udp_tx' (16#1) [D:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/src/Ethernet_Top/Ethernet_GMII/tx/udp_tx.v:7]
INFO: [Synth 8-6155] done synthesizing module 'mac_tx_top' (17#1) [D:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/src/Ethernet_Top/Ethernet_GMII/tx/mac_tx_top.v:7]
INFO: [Synth 8-6157] synthesizing module 'mac_rx_top' [D:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/src/Ethernet_Top/Ethernet_GMII/rx/mac_rx_top.v:7]
INFO: [Synth 8-6157] synthesizing module 'mac_rx' [D:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/src/Ethernet_Top/Ethernet_GMII/rx/mac_rx.v:7]
	Parameter IDLE bound to: 8'b00000001 
	Parameter REC_PREAMBLE bound to: 8'b00000010 
	Parameter REC_MAC_HEAD bound to: 8'b00000100 
	Parameter REC_IDENTIFY bound to: 8'b00001000 
	Parameter REC_DATA bound to: 8'b00010000 
	Parameter REC_CRC bound to: 8'b00100000 
	Parameter REC_ERROR bound to: 8'b01000000 
	Parameter REC_END bound to: 8'b10000000 
WARNING: [Synth 8-6014] Unused sequential element rx_dv_d1_reg was removed.  [D:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/src/Ethernet_Top/Ethernet_GMII/rx/mac_rx.v:191]
WARNING: [Synth 8-6014] Unused sequential element mac_crc_cnt_reg was removed.  [D:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/src/Ethernet_Top/Ethernet_GMII/rx/mac_rx.v:229]
INFO: [Synth 8-6155] done synthesizing module 'mac_rx' (18#1) [D:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/src/Ethernet_Top/Ethernet_GMII/rx/mac_rx.v:7]
INFO: [Synth 8-6157] synthesizing module 'ip_rx' [D:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/src/Ethernet_Top/Ethernet_GMII/rx/ip_rx.v:7]
	Parameter IDLE bound to: 5'b00001 
	Parameter REC_HEADER0 bound to: 5'b00010 
	Parameter REC_HEADER1 bound to: 5'b00100 
	Parameter REC_DATA bound to: 5'b01000 
	Parameter REC_END bound to: 5'b10000 
WARNING: [Synth 8-6014] Unused sequential element ip_rx_data_d1_reg was removed.  [D:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/src/Ethernet_Top/Ethernet_GMII/rx/ip_rx.v:168]
INFO: [Synth 8-6155] done synthesizing module 'ip_rx' (19#1) [D:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/src/Ethernet_Top/Ethernet_GMII/rx/ip_rx.v:7]
INFO: [Synth 8-6157] synthesizing module 'udp_rx' [D:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/src/Ethernet_Top/Ethernet_GMII/rx/udp_rx.v:7]
	Parameter IDLE bound to: 8'b00000001 
	Parameter REC_HEAD bound to: 8'b00000010 
	Parameter REC_DATA bound to: 8'b00000100 
	Parameter REC_ODD_DATA bound to: 8'b00001000 
	Parameter VERIFY_CHECKSUM bound to: 8'b00010000 
	Parameter REC_ERROR bound to: 8'b00100000 
	Parameter REC_END_WAIT bound to: 8'b01000000 
	Parameter REC_END bound to: 8'b10000000 
INFO: [Synth 8-6157] synthesizing module 'udp_rx_ram_8_2048' [D:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/prj/receiver_prj/receiver_prj.runs/synth_1/.Xil/Vivado-24884-DESKTOP-B3RT09T/realtime/udp_rx_ram_8_2048_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'udp_rx_ram_8_2048' (20#1) [D:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/prj/receiver_prj/receiver_prj.runs/synth_1/.Xil/Vivado-24884-DESKTOP-B3RT09T/realtime/udp_rx_ram_8_2048_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'udp_rx' (21#1) [D:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/src/Ethernet_Top/Ethernet_GMII/rx/udp_rx.v:7]
INFO: [Synth 8-6157] synthesizing module 'arp_rx' [D:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/src/Ethernet_Top/Ethernet_GMII/rx/arp_rx.v:7]
	Parameter ARP_REQUEST_CODE bound to: 16'b0000000000000001 
	Parameter ARP_REPLY_CODE bound to: 16'b0000000000000010 
	Parameter IDLE bound to: 4'b0001 
	Parameter ARP_REC_DATA bound to: 4'b0010 
	Parameter ARP_WAIT bound to: 4'b0100 
	Parameter ARP_END bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'arp_rx' (22#1) [D:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/src/Ethernet_Top/Ethernet_GMII/rx/arp_rx.v:7]
INFO: [Synth 8-6155] done synthesizing module 'mac_rx_top' (23#1) [D:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/src/Ethernet_Top/Ethernet_GMII/rx/mac_rx_top.v:7]
INFO: [Synth 8-6157] synthesizing module 'icmp_reply' [D:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/src/Ethernet_Top/Ethernet_GMII/icmp_reply.v:6]
	Parameter ECHO_REQUEST bound to: 8'b00001000 
	Parameter ECHO_REPLY bound to: 8'b00000000 
	Parameter IDLE bound to: 11'b00000000001 
	Parameter REC_DATA bound to: 11'b00000000010 
	Parameter REC_ODD_DATA bound to: 11'b00000000100 
	Parameter VERIFY_CHECKSUM bound to: 11'b00000001000 
	Parameter REC_ERROR bound to: 11'b00000010000 
	Parameter REC_END_WAIT bound to: 11'b00000100000 
	Parameter GEN_CHECKSUM bound to: 11'b00001000000 
	Parameter SEND_WAIT_0 bound to: 11'b00010000000 
	Parameter SEND_WAIT_1 bound to: 11'b00100000000 
	Parameter SEND bound to: 11'b01000000000 
	Parameter REC_END bound to: 11'b10000000000 
	Parameter SEND_END bound to: 11'b00000000000 
INFO: [Synth 8-6157] synthesizing module 'icmp_rx_ram_8_256' [D:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/prj/receiver_prj/receiver_prj.runs/synth_1/.Xil/Vivado-24884-DESKTOP-B3RT09T/realtime/icmp_rx_ram_8_256_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'icmp_rx_ram_8_256' (24#1) [D:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/prj/receiver_prj/receiver_prj.runs/synth_1/.Xil/Vivado-24884-DESKTOP-B3RT09T/realtime/icmp_rx_ram_8_256_stub.v:6]
WARNING: [Synth 8-689] width (11) of port connection 'addra' does not match port width (8) of module 'icmp_rx_ram_8_256' [D:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/src/Ethernet_Top/Ethernet_GMII/icmp_reply.v:330]
WARNING: [Synth 8-689] width (11) of port connection 'addrb' does not match port width (8) of module 'icmp_rx_ram_8_256' [D:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/src/Ethernet_Top/Ethernet_GMII/icmp_reply.v:333]
WARNING: [Synth 8-3848] Net icmp_tx_end in module/entity icmp_reply does not have driver. [D:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/src/Ethernet_Top/Ethernet_GMII/icmp_reply.v:21]
INFO: [Synth 8-6155] done synthesizing module 'icmp_reply' (25#1) [D:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/src/Ethernet_Top/Ethernet_GMII/icmp_reply.v:6]
INFO: [Synth 8-6157] synthesizing module 'arp_cache' [D:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/src/Ethernet_Top/Ethernet_GMII/arp_cache.v:1]
INFO: [Synth 8-6155] done synthesizing module 'arp_cache' (26#1) [D:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/src/Ethernet_Top/Ethernet_GMII/arp_cache.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mac_top' (27#1) [D:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/src/Ethernet_Top/Ethernet_GMII/mac_top.v:7]
INFO: [Synth 8-226] default block is never used [D:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/src/Ethernet_Top/Ethernet_GMII/mac_test.v:373]
INFO: [Synth 8-6155] done synthesizing module 'mac_test' (28#1) [D:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/src/Ethernet_Top/Ethernet_GMII/mac_test.v:9]
INFO: [Synth 8-6157] synthesizing module 'gmii_arbi' [D:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/src/Ethernet_Top/Ethernet_GMII/arbi/gmii_arbi.v:5]
INFO: [Synth 8-6157] synthesizing module 'gmii_tx_buffer' [D:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/src/Ethernet_Top/Ethernet_GMII/arbi/gmii_tx_buffer.v:5]
	Parameter IDLE bound to: 4'b0000 
	Parameter CHECK_FIFO bound to: 4'b0001 
	Parameter LEN_LATCH bound to: 4'b0010 
	Parameter SEND_WAIT bound to: 4'b0011 
	Parameter SEND bound to: 4'b0100 
	Parameter SEND_WAIT_1 bound to: 4'b0101 
	Parameter SEND_END bound to: 4'b0110 
INFO: [Synth 8-6157] synthesizing module 'eth_data_fifo' [D:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/prj/receiver_prj/receiver_prj.runs/synth_1/.Xil/Vivado-24884-DESKTOP-B3RT09T/realtime/eth_data_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'eth_data_fifo' (29#1) [D:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/prj/receiver_prj/receiver_prj.runs/synth_1/.Xil/Vivado-24884-DESKTOP-B3RT09T/realtime/eth_data_fifo_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'len_fifo' [D:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/prj/receiver_prj/receiver_prj.runs/synth_1/.Xil/Vivado-24884-DESKTOP-B3RT09T/realtime/len_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'len_fifo' (30#1) [D:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/prj/receiver_prj/receiver_prj.runs/synth_1/.Xil/Vivado-24884-DESKTOP-B3RT09T/realtime/len_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'gmii_tx_buffer' (31#1) [D:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/src/Ethernet_Top/Ethernet_GMII/arbi/gmii_tx_buffer.v:5]
INFO: [Synth 8-6157] synthesizing module 'gmii_rx_buffer' [D:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/src/Ethernet_Top/Ethernet_GMII/arbi/gmii_rx_buffer.v:5]
	Parameter IDLE bound to: 4'b0000 
	Parameter CHECK_FIFO bound to: 4'b0001 
	Parameter LEN_LATCH bound to: 4'b0010 
	Parameter REC_WAIT bound to: 4'b0011 
	Parameter READ_FIFO bound to: 4'b0100 
	Parameter REC_END bound to: 4'b0101 
WARNING: [Synth 8-6014] Unused sequential element gmii_rx_dv_d2_reg was removed.  [D:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/src/Ethernet_Top/Ethernet_GMII/arbi/gmii_rx_buffer.v:110]
INFO: [Synth 8-6155] done synthesizing module 'gmii_rx_buffer' (32#1) [D:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/src/Ethernet_Top/Ethernet_GMII/arbi/gmii_rx_buffer.v:5]
INFO: [Synth 8-6155] done synthesizing module 'gmii_arbi' (33#1) [D:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/src/Ethernet_Top/Ethernet_GMII/arbi/gmii_arbi.v:5]
INFO: [Synth 8-6157] synthesizing module 'smi_config' [D:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/src/Ethernet_Top/Ethernet_GMII/smi_config.v:2]
	Parameter REF_CLK bound to: 50 - type: integer 
	Parameter MDC_CLK bound to: 500 - type: integer 
	Parameter IDLE bound to: 4'b0000 
	Parameter R_GEN_REQ bound to: 4'b0001 
	Parameter R_REG bound to: 4'b0010 
	Parameter R_CHECK bound to: 4'b0011 
	Parameter ETH_UNLINK bound to: 4'b0100 
	Parameter ETH_1000M bound to: 4'b0101 
	Parameter ETH_100M bound to: 4'b0110 
	Parameter ETH_10M bound to: 4'b0111 
	Parameter R_WAIT bound to: 4'b1000 
	Parameter W_GEN_REQ bound to: 4'b1001 
	Parameter W_REG bound to: 4'b1010 
INFO: [Synth 8-6157] synthesizing module 'smi_read_write' [D:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/src/Ethernet_Top/Ethernet_GMII/smi_read_write.v:2]
	Parameter REF_CLK bound to: 50 - type: integer 
	Parameter MDC_CLK bound to: 500 - type: integer 
	Parameter ST bound to: 2'b01 
	Parameter W_OP bound to: 2'b01 
	Parameter R_OP bound to: 2'b10 
	Parameter W_TA bound to: 2'b10 
	Parameter IDLE bound to: 3'b000 
	Parameter W_MDIO bound to: 3'b001 
	Parameter R_MDIO bound to: 3'b010 
	Parameter R_TA bound to: 3'b011 
	Parameter R_DATA bound to: 3'b100 
	Parameter W_END bound to: 3'b101 
	Parameter R_END bound to: 3'b110 
INFO: [Synth 8-6155] done synthesizing module 'smi_read_write' (34#1) [D:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/src/Ethernet_Top/Ethernet_GMII/smi_read_write.v:2]
WARNING: [Synth 8-6014] Unused sequential element read_data_buf_reg was removed.  [D:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/src/Ethernet_Top/Ethernet_GMII/smi_config.v:192]
INFO: [Synth 8-6155] done synthesizing module 'smi_config' (35#1) [D:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/src/Ethernet_Top/Ethernet_GMII/smi_config.v:2]
WARNING: [Synth 8-3848] Net e_gtxc in module/entity ethernet_test does not have driver. [D:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/src/Ethernet_Top/Ethernet_GMII/ethernet_test.v:18]
INFO: [Synth 8-6155] done synthesizing module 'ethernet_test' (36#1) [D:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/src/Ethernet_Top/Ethernet_GMII/ethernet_test.v:5]
INFO: [Synth 8-6155] done synthesizing module 'Ethernet_Top' (37#1) [D:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/src/Ethernet_Top/Ethernet_Top.v:9]
WARNING: [Synth 8-3331] design gmii_rx_buffer has unconnected port gmii_rxd[7]
WARNING: [Synth 8-3331] design gmii_rx_buffer has unconnected port gmii_rxd[6]
WARNING: [Synth 8-3331] design gmii_rx_buffer has unconnected port gmii_rxd[5]
WARNING: [Synth 8-3331] design gmii_rx_buffer has unconnected port gmii_rxd[4]
WARNING: [Synth 8-3331] design icmp_reply has unconnected port icmp_tx_end
WARNING: [Synth 8-3331] design ip_tx has unconnected port ip_tx_busy
WARNING: [Synth 8-3331] design ip_tx has unconnected port mac_send_end
WARNING: [Synth 8-3331] design mac_tx_top has unconnected port icmp_tx_end
WARNING: [Synth 8-3331] design ethernet_test has unconnected port e_rxer
WARNING: [Synth 8-3331] design ethernet_test has unconnected port e_txc
WARNING: [Synth 8-3331] design RGMII2GMII has unconnected port speed_selection[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 960.688 ; gain = 329.648
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 960.688 ; gain = 329.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 960.688 ; gain = 329.648
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.205 . Memory (MB): peak = 960.688 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/prj/receiver_prj/receiver_prj.srcs/sources_1/ip/udp_tx_data_fifo/udp_tx_data_fifo/udp_tx_data_fifo_in_context.xdc] for cell 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo'
Finished Parsing XDC File [d:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/prj/receiver_prj/receiver_prj.srcs/sources_1/ip/udp_tx_data_fifo/udp_tx_data_fifo/udp_tx_data_fifo_in_context.xdc] for cell 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo'
Parsing XDC File [d:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/prj/receiver_prj/receiver_prj.srcs/sources_1/ip/udp_checksum_fifo/udp_checksum_fifo/udp_checksum_fifo_in_context.xdc] for cell 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum'
Finished Parsing XDC File [d:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/prj/receiver_prj/receiver_prj.srcs/sources_1/ip/udp_checksum_fifo/udp_checksum_fifo/udp_checksum_fifo_in_context.xdc] for cell 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum'
Parsing XDC File [d:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/prj/receiver_prj/receiver_prj.srcs/sources_1/ip/udp_rx_ram_8_2048/udp_rx_ram_8_2048/udp_rx_ram_8_2048_in_context.xdc] for cell 'ethernet_test_inst/mac_test0/mac_top0/mac_rx0/udp0/udp_receive_ram'
Finished Parsing XDC File [d:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/prj/receiver_prj/receiver_prj.srcs/sources_1/ip/udp_rx_ram_8_2048/udp_rx_ram_8_2048/udp_rx_ram_8_2048_in_context.xdc] for cell 'ethernet_test_inst/mac_test0/mac_top0/mac_rx0/udp0/udp_receive_ram'
Parsing XDC File [d:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/prj/receiver_prj/receiver_prj.srcs/sources_1/ip/icmp_rx_ram_8_256/icmp_rx_ram_8_256/icmp_rx_ram_8_256_in_context.xdc] for cell 'ethernet_test_inst/mac_test0/mac_top0/icmp0/icmp_receive_ram'
Finished Parsing XDC File [d:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/prj/receiver_prj/receiver_prj.srcs/sources_1/ip/icmp_rx_ram_8_256/icmp_rx_ram_8_256/icmp_rx_ram_8_256_in_context.xdc] for cell 'ethernet_test_inst/mac_test0/mac_top0/icmp0/icmp_receive_ram'
Parsing XDC File [d:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/prj/receiver_prj/receiver_prj.srcs/sources_1/ip/eth_data_fifo/eth_data_fifo/eth_data_fifo_in_context.xdc] for cell 'ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_fifo'
Finished Parsing XDC File [d:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/prj/receiver_prj/receiver_prj.srcs/sources_1/ip/eth_data_fifo/eth_data_fifo/eth_data_fifo_in_context.xdc] for cell 'ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_fifo'
Parsing XDC File [d:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/prj/receiver_prj/receiver_prj.srcs/sources_1/ip/eth_data_fifo/eth_data_fifo/eth_data_fifo_in_context.xdc] for cell 'ethernet_test_inst/arbi_inst/rx_buffer_inst/rx_fifo'
Finished Parsing XDC File [d:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/prj/receiver_prj/receiver_prj.srcs/sources_1/ip/eth_data_fifo/eth_data_fifo/eth_data_fifo_in_context.xdc] for cell 'ethernet_test_inst/arbi_inst/rx_buffer_inst/rx_fifo'
Parsing XDC File [d:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/prj/receiver_prj/receiver_prj.srcs/sources_1/ip/len_fifo/len_fifo/len_fifo_in_context.xdc] for cell 'ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_len_fifo'
Finished Parsing XDC File [d:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/prj/receiver_prj/receiver_prj.srcs/sources_1/ip/len_fifo/len_fifo/len_fifo_in_context.xdc] for cell 'ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_len_fifo'
Parsing XDC File [d:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/prj/receiver_prj/receiver_prj.srcs/sources_1/ip/len_fifo/len_fifo/len_fifo_in_context.xdc] for cell 'ethernet_test_inst/arbi_inst/rx_buffer_inst/rx_len_fifo'
Finished Parsing XDC File [d:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/prj/receiver_prj/receiver_prj.srcs/sources_1/ip/len_fifo/len_fifo/len_fifo_in_context.xdc] for cell 'ethernet_test_inst/arbi_inst/rx_buffer_inst/rx_len_fifo'
Parsing XDC File [d:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/prj/receiver_prj/receiver_prj.srcs/sources_1/ip/clk_gen/clk_gen/clk_gen_in_context.xdc] for cell 'clk_gen_inst'
Finished Parsing XDC File [d:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/prj/receiver_prj/receiver_prj.srcs/sources_1/ip/clk_gen/clk_gen/clk_gen_in_context.xdc] for cell 'clk_gen_inst'
Parsing XDC File [D:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/cons/io.xdc]
Finished Parsing XDC File [D:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/cons/io.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/cons/io.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Ethernet_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Ethernet_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/cons/time.xdc]
Finished Parsing XDC File [D:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/cons/time.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1100.813 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 1100.813 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ethernet_test_inst/arbi_inst/rx_buffer_inst/rx_fifo' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ethernet_test_inst/arbi_inst/rx_buffer_inst/rx_len_fifo' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_fifo' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_len_fifo' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'ethernet_test_inst/mac_test0/mac_top0/icmp0/icmp_receive_ram' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'ethernet_test_inst/mac_test0/mac_top0/mac_rx0/udp0/udp_receive_ram' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1102.867 ; gain = 471.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1102.867 ; gain = 471.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK_SYSTEM_N. (constraint file  {d:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/prj/receiver_prj/receiver_prj.srcs/sources_1/ip/clk_gen/clk_gen/clk_gen_in_context.xdc}, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK_SYSTEM_N. (constraint file  {d:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/prj/receiver_prj/receiver_prj.srcs/sources_1/ip/clk_gen/clk_gen/clk_gen_in_context.xdc}, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for CLK_SYSTEM_P. (constraint file  {d:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/prj/receiver_prj/receiver_prj.srcs/sources_1/ip/clk_gen/clk_gen/clk_gen_in_context.xdc}, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK_SYSTEM_P. (constraint file  {d:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/prj/receiver_prj/receiver_prj.srcs/sources_1/ip/clk_gen/clk_gen/clk_gen_in_context.xdc}, line 7).
Applied set_property DONT_TOUCH = true for ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ethernet_test_inst/mac_test0/mac_top0/mac_rx0/udp0/udp_receive_ram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ethernet_test_inst/mac_test0/mac_top0/icmp0/icmp_receive_ram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ethernet_test_inst/arbi_inst/rx_buffer_inst/rx_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ethernet_test_inst/arbi_inst/rx_buffer_inst/rx_len_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_len_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clk_gen_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1102.867 ; gain = 471.828
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'gmii_txd_r_d1_reg' and it is trimmed from '8' to '4' bits. [D:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/src/Ethernet_Top/RGMII2GMII.v:121]
INFO: [Synth 8-802] inferred FSM for state register 'send_state_reg' in module 'mac_tx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mac_tx_mode'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'arp_tx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ip_tx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ip_tx_mode'
INFO: [Synth 8-4471] merging register 'udp_tx_end_reg' into 'checksum_wr_reg' [D:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/src/Ethernet_Top/Ethernet_GMII/tx/udp_tx.v:611]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'udp_tx'
INFO: [Synth 8-802] inferred FSM for state register 'ck_state_reg' in module 'udp_tx'
INFO: [Synth 8-802] inferred FSM for state register 'rec_state_reg' in module 'mac_rx'
INFO: [Synth 8-5546] ROM "crc_check" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "crc_rec" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mac_rx_destination_mac_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mac_rx_source_mac_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "frame_type" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'udp_rx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'arp_rx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'icmp_reply'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                        000000001 |                        000000001
                 ARP_REQ |                        000000010 |                        000000010
                ARP_SEND |                        000000100 |                        000000100
                ARP_WAIT |                        000001000 |                        000001000
                    WAIT |                        010000000 |                        010000000
               CHECK_ARP |                        100000000 |                        100000000
                 GEN_REQ |                        000010000 |                        000010000
               WRITE_RAM |                        000100000 |                        000100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'mac_test'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'gmii_rx_buffer'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'smi_read_write'
INFO: [Synth 8-5546] ROM "mdio_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'smi_config'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
              SEND_START |                           000010 |                           000010
           SEND_PREAMBLE |                           000100 |                           000100
               SEND_DATA |                           001000 |                           001000
                SEND_CRC |                           010000 |                           010000
                SEND_END |                           100000 |                           100000
               SEND_IDLE |                           000001 |                           000001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'send_state_reg' in module 'mac_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                            00001 |                            00001
                ARP_WAIT |                            00010 |                            00010
                     ARP |                            00100 |                            00100
                 IP_WAIT |                            01000 |                            01000
                      IP |                            10000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'mac_tx_mode'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                         00000001 |                         00000001
      ARP_REQUEST_WAIT_0 |                         00000010 |                         00000010
      ARP_REQUEST_WAIT_1 |                         00000100 |                         00000100
             ARP_REQUEST |                         00001000 |                         00001000
        ARP_REPLY_WAIT_0 |                         00010000 |                         00010000
        ARP_REPLY_WAIT_1 |                         00100000 |                         00100000
               ARP_REPLY |                         01000000 |                         01000000
                 ARP_END |                         10000000 |                         10000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'arp_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                         00000001 |                          0000001
                   START |                         10000000 |                          0000010
        WAIT_DATA_LENGTH |                         01000000 |                          0000100
            GEN_CHECKSUM |                         00100000 |                          0001000
               SEND_WAIT |                         00010000 |                          0010000
                WAIT_MAC |                         00001000 |                          0100000
                 IP_SEND |                         00000010 |                          1000000
                  iSTATE |                         00000100 |                          0000000
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'ip_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                            00001 |                            00001
                UDP_WAIT |                            00010 |                            00010
                     UDP |                            00100 |                            00100
               ICMP_WAIT |                            01000 |                            01000
                    ICMP |                            10000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'ip_tx_mode'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                 CK_IDLE |                           000001 |                           000001
         HEADER_CHECKSUM |                           000010 |                           000010
            GEN_CHECKSUM |                           000100 |                           000100
        GEN_ODD_CHECKSUM |                           001000 |                           001000
        GEN_CHECKSUM_END |                           010000 |                           010000
           CHECKSUM_WAIT |                           100000 |                           100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ck_state_reg' in module 'udp_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                           000001 |                           000001
                   START |                           000010 |                           000010
               LEN_LATCH |                           000100 |                           000100
               SEND_WAIT |                           001000 |                           001000
                UDP_SEND |                           010000 |                           010000
                 UDP_END |                           100000 |                           100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'udp_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                         00000001 |                         00000001
            REC_PREAMBLE |                         00000010 |                         00000010
            REC_MAC_HEAD |                         00000100 |                         00000100
            REC_IDENTIFY |                         00001000 |                         00001000
                REC_DATA |                         00010000 |                         00010000
                 REC_CRC |                         00100000 |                         00100000
                 REC_END |                         10000000 |                         10000000
               REC_ERROR |                         01000000 |                         01000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'rec_state_reg' in module 'mac_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                         00000001 |                         00000001
                REC_HEAD |                         00000010 |                         00000010
                REC_DATA |                         00000100 |                         00000100
            REC_ODD_DATA |                         00001000 |                         00001000
         VERIFY_CHECKSUM |                         00010000 |                         00010000
               REC_ERROR |                         00100000 |                         00100000
            REC_END_WAIT |                         01000000 |                         01000000
                 REC_END |                         10000000 |                         10000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'udp_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
            ARP_REC_DATA |                             0010 |                             0010
                ARP_WAIT |                             0100 |                             0100
                 ARP_END |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'arp_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0011 |                     000000000001
                REC_DATA |                             1000 |                     000000000010
            REC_ODD_DATA |                             0110 |                     000000000100
         VERIFY_CHECKSUM |                             0000 |                     000000001000
               REC_ERROR |                             0001 |                     000000010000
            REC_END_WAIT |                             0010 |                     000000100000
                 REC_END |                             1010 |                     010000000000
             SEND_WAIT_0 |                             0111 |                     000010000000
             SEND_WAIT_1 |                             0100 |                     000100000000
                    SEND |                             0101 |                     001000000000
                SEND_END |                             1001 |                     000000000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'icmp_reply'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                           000001 |                             0000
              CHECK_FIFO |                           000010 |                             0001
               LEN_LATCH |                           000100 |                             0010
                REC_WAIT |                           001000 |                             0011
               READ_FIFO |                           010000 |                             0100
                 REC_END |                           100000 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'gmii_rx_buffer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                          0000001 |                              000
                  W_MDIO |                          1000000 |                              001
                   W_END |                          0000100 |                              101
                  R_MDIO |                          0100000 |                              010
                    R_TA |                          0010000 |                              011
                  R_DATA |                          0001000 |                              100
                   R_END |                          0000010 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'smi_read_write'
WARNING: [Synth 8-327] inferring latch for variable 'mdio_en_reg' [D:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/src/Ethernet_Top/Ethernet_GMII/smi_read_write.v:35]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                        000000001 |                             0000
               R_GEN_REQ |                        000000010 |                             0001
                   R_REG |                        000000100 |                             0010
                 R_CHECK |                        000001000 |                             0011
              ETH_UNLINK |                        000010000 |                             0100
               ETH_1000M |                        000100000 |                             0101
                ETH_100M |                        001000000 |                             0110
                 ETH_10M |                        010000000 |                             0111
                  R_WAIT |                        100000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'smi_config'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1102.867 ; gain = 471.828
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 26    
	   2 Input     20 Bit       Adders := 2     
	   2 Input     19 Bit       Adders := 3     
	   2 Input     18 Bit       Adders := 6     
	   2 Input     17 Bit       Adders := 22    
	   2 Input     16 Bit       Adders := 13    
	   3 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 18    
	   3 Input      1 Bit         XORs := 12    
	   6 Input      1 Bit         XORs := 14    
	   8 Input      1 Bit         XORs := 2     
	   5 Input      1 Bit         XORs := 8     
	   7 Input      1 Bit         XORs := 14    
	  10 Input      1 Bit         XORs := 4     
	   9 Input      1 Bit         XORs := 6     
	  12 Input      1 Bit         XORs := 2     
	   4 Input      1 Bit         XORs := 2     
+---Registers : 
	               80 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               48 Bit    Registers := 6     
	               32 Bit    Registers := 36    
	               20 Bit    Registers := 4     
	               19 Bit    Registers := 3     
	               18 Bit    Registers := 5     
	               17 Bit    Registers := 14    
	               16 Bit    Registers := 32    
	               11 Bit    Registers := 4     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 35    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 13    
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 120   
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     48 Bit        Muxes := 15    
	   7 Input     48 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 36    
	   4 Input     32 Bit        Muxes := 5     
	   5 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 2     
	   5 Input     31 Bit        Muxes := 1     
	   3 Input     27 Bit        Muxes := 1     
	   5 Input     23 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 2     
	   2 Input     19 Bit        Muxes := 3     
	   2 Input     18 Bit        Muxes := 5     
	   2 Input     17 Bit        Muxes := 17    
	   2 Input     16 Bit        Muxes := 27    
	   5 Input     15 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 6     
	   3 Input      9 Bit        Muxes := 3     
	   6 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 53    
	   3 Input      8 Bit        Muxes := 2     
	   9 Input      8 Bit        Muxes := 3     
	  43 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 14    
	   5 Input      7 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 6     
	   2 Input      6 Bit        Muxes := 23    
	   6 Input      6 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 24    
	   3 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 29    
	   5 Input      4 Bit        Muxes := 1     
	  29 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 17    
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 19    
	   3 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 17    
	   2 Input      1 Bit        Muxes := 93    
	   4 Input      1 Bit        Muxes := 3     
	  15 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module RGMII2GMII 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module mac_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac_tx_mode 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module crc 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
	   3 Input      1 Bit         XORs := 6     
	   6 Input      1 Bit         XORs := 7     
	   8 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 4     
	   7 Input      1 Bit         XORs := 7     
	  10 Input      1 Bit         XORs := 2     
	   9 Input      1 Bit         XORs := 3     
	  12 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
Module arp_tx 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	  43 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ip_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 8     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 3     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	               17 Bit    Registers := 5     
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 11    
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module ip_tx_mode 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module udp_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 7     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 5     
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 5     
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	               17 Bit    Registers := 5     
	               16 Bit    Registers := 7     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 7     
	   7 Input      6 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 11    
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module mac_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   7 Input     48 Bit        Muxes := 2     
	   2 Input     48 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 5     
	   4 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 11    
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ip_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     17 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module udp_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 3     
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 4     
	   2 Input     11 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 1     
Module arp_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 10    
	   2 Input     32 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module icmp_reply 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   2 Input     17 Bit       Adders := 4     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 8     
	               16 Bit    Registers := 4     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	  29 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   3 Input      1 Bit        Muxes := 2     
Module arp_cache 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	               48 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mac_test 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   5 Input     31 Bit        Muxes := 1     
	   5 Input     23 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   5 Input     15 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   3 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 8     
	   4 Input      8 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 11    
Module gmii_tx_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module gmii_rx_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module gmii_arbi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 9     
+---Muxes : 
	   3 Input     27 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 7     
Module smi_read_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 6     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	  15 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 2     
Module smi_config 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   6 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 4     
	   3 Input      9 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'rx_reset_d1_reg' into 'tx_reset_d1_reg' [D:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/src/Ethernet_Top/RGMII2GMII.v:99]
INFO: [Synth 8-4471] merging register 'rx_reset_sync_reg' into 'tx_reset_sync_reg' [D:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/src/Ethernet_Top/RGMII2GMII.v:100]
INFO: [Synth 8-5546] ROM "mac_rx_source_mac_addr" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design icmp_reply has unconnected port icmp_tx_end
WARNING: [Synth 8-3331] design ip_tx has unconnected port ip_tx_busy
WARNING: [Synth 8-3331] design ip_tx has unconnected port mac_send_end
WARNING: [Synth 8-3331] design mac_tx_top has unconnected port icmp_tx_end
WARNING: [Synth 8-3331] design ethernet_test has unconnected port e_rxer
WARNING: [Synth 8-3331] design ethernet_test has unconnected port e_txc
WARNING: [Synth 8-3331] design RGMII2GMII has unconnected port speed_selection[0]
INFO: [Synth 8-3886] merging instance 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[16]' (FDCE) to 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[16]' (FDCE) to 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[16]' (FDCE) to 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[1]' (FDCE) to 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[15]'
INFO: [Synth 8-3886] merging instance 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[1]' (FDCE) to 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[3]'
INFO: [Synth 8-3886] merging instance 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[2]' (FDCE) to 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[2]' (FDCE) to 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[3]' (FDCE) to 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[15]'
INFO: [Synth 8-3886] merging instance 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[3]' (FDCE) to 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[5]'
INFO: [Synth 8-3886] merging instance 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[4]' (FDCE) to 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[4]' (FDCE) to 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[5]' (FDCE) to 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[15]'
INFO: [Synth 8-3886] merging instance 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[5]' (FDCE) to 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[7]'
INFO: [Synth 8-3886] merging instance 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[6]' (FDCE) to 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[6]' (FDCE) to 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[7]' (FDCE) to 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[15]'
INFO: [Synth 8-3886] merging instance 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[7]' (FDCE) to 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[14]'
INFO: [Synth 8-3886] merging instance 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[8]' (FDCE) to 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[8]' (FDCE) to 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[9]' (FDCE) to 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[9]' (FDCE) to 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[10]' (FDCE) to 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[10]' (FDCE) to 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[11]' (FDCE) to 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[11]' (FDCE) to 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[12]' (FDCE) to 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[12]' (FDCE) to 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[13]' (FDCE) to 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[13]' (FDCE) to 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[14]' (FDCE) to 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[15]'
INFO: [Synth 8-3886] merging instance 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[14]' (FDCE) to 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[15]'
INFO: [Synth 8-3886] merging instance 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[1]' (FDCE) to 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[2]' (FDCE) to 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[3]' (FDCE) to 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[4]' (FDCE) to 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[5]' (FDCE) to 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[13]'
INFO: [Synth 8-3886] merging instance 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[6]' (FDCE) to 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[7]' (FDCE) to 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[8]' (FDCE) to 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[13]'
INFO: [Synth 8-3886] merging instance 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[9]' (FDCE) to 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[13]'
INFO: [Synth 8-3886] merging instance 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[10]' (FDCE) to 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[13]'
INFO: [Synth 8-3886] merging instance 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[11]' (FDCE) to 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[13]'
INFO: [Synth 8-3886] merging instance 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[12]' (FDCE) to 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[13]'
INFO: [Synth 8-3886] merging instance 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[14]' (FDCE) to 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[15]' (FDCE) to 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ethernet_test_inst/arbi_inst/rx_buffer_inst/pack_len_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ethernet_test_inst/mac_test0 /\mac_top0/mac_tx0 /\udp0/checksum_tmp4_reg[16] )
INFO: [Synth 8-3886] merging instance 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp2_reg[12]' (FDCE) to 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/ip0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[12]' (FDCE) to 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/ip0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp2_reg[13]' (FDCE) to 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/ip0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[13]' (FDCE) to 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/ip0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp2_reg[14]' (FDCE) to 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/ip0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[14]' (FDCE) to 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp4_reg[1]'
INFO: [Synth 8-3886] merging instance 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp2_reg[15]' (FDCE) to 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp4_reg[1]'
INFO: [Synth 8-3886] merging instance 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[15]' (FDCE) to 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp4_reg[1]'
INFO: [Synth 8-3886] merging instance 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp2_reg[16]' (FDCE) to 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/ip0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[16]' (FDCE) to 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/ip0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[1]' (FDCE) to 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp4_reg[1]'
INFO: [Synth 8-3886] merging instance 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[2]' (FDCE) to 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/ip0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[3]' (FDCE) to 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp4_reg[1]'
INFO: [Synth 8-3886] merging instance 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[4]' (FDCE) to 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/ip0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[5]' (FDCE) to 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp4_reg[1]'
INFO: [Synth 8-3886] merging instance 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[6]' (FDCE) to 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/ip0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[7]' (FDCE) to 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp4_reg[1]'
INFO: [Synth 8-3886] merging instance 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp2_reg[8]' (FDCE) to 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/ip0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[8]' (FDCE) to 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/ip0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp2_reg[9]' (FDCE) to 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/ip0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[9]' (FDCE) to 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/ip0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp2_reg[10]' (FDCE) to 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/ip0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[10]' (FDCE) to 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/ip0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp2_reg[11]' (FDCE) to 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/ip0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[11]' (FDCE) to 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/ip0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'ethernet_test_inst/mac_test0/mac_top0/icmp0/check_out_reg[17]' (FDCE) to 'ethernet_test_inst/mac_test0/mac_top0/icmp0/reply_check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'ethernet_test_inst/mac_test0/mac_top0/icmp0/check_out_reg[18]' (FDCE) to 'ethernet_test_inst/mac_test0/mac_top0/icmp0/reply_check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'ethernet_test_inst/mac_test0/mac_top0/icmp0/check_out_reg[19]' (FDCE) to 'ethernet_test_inst/mac_test0/mac_top0/icmp0/reply_check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'ethernet_test_inst/mac_test0/mac_top0/icmp0/check_out_reg[20]' (FDCE) to 'ethernet_test_inst/mac_test0/mac_top0/icmp0/reply_check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'ethernet_test_inst/mac_test0/mac_top0/icmp0/check_out_reg[21]' (FDCE) to 'ethernet_test_inst/mac_test0/mac_top0/icmp0/reply_check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'ethernet_test_inst/mac_test0/mac_top0/icmp0/check_out_reg[22]' (FDCE) to 'ethernet_test_inst/mac_test0/mac_top0/icmp0/reply_check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'ethernet_test_inst/mac_test0/mac_top0/icmp0/check_out_reg[23]' (FDCE) to 'ethernet_test_inst/mac_test0/mac_top0/icmp0/reply_check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'ethernet_test_inst/mac_test0/mac_top0/icmp0/check_out_reg[24]' (FDCE) to 'ethernet_test_inst/mac_test0/mac_top0/icmp0/reply_check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'ethernet_test_inst/mac_test0/mac_top0/icmp0/check_out_reg[25]' (FDCE) to 'ethernet_test_inst/mac_test0/mac_top0/icmp0/reply_check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'ethernet_test_inst/mac_test0/mac_top0/icmp0/check_out_reg[26]' (FDCE) to 'ethernet_test_inst/mac_test0/mac_top0/icmp0/reply_check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'ethernet_test_inst/mac_test0/mac_top0/icmp0/check_out_reg[27]' (FDCE) to 'ethernet_test_inst/mac_test0/mac_top0/icmp0/reply_check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'ethernet_test_inst/mac_test0/mac_top0/icmp0/check_out_reg[28]' (FDCE) to 'ethernet_test_inst/mac_test0/mac_top0/icmp0/reply_check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'ethernet_test_inst/mac_test0/mac_top0/icmp0/check_out_reg[29]' (FDCE) to 'ethernet_test_inst/mac_test0/mac_top0/icmp0/reply_check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'ethernet_test_inst/mac_test0/mac_top0/icmp0/check_out_reg[30]' (FDCE) to 'ethernet_test_inst/mac_test0/mac_top0/icmp0/reply_check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'ethernet_test_inst/mac_test0/mac_top0/icmp0/check_out_reg[31]' (FDCE) to 'ethernet_test_inst/mac_test0/mac_top0/icmp0/reply_check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'ethernet_test_inst/mac_test0/mac_top0/icmp0/reply_check_out_reg[28]' (FDCE) to 'ethernet_test_inst/mac_test0/mac_top0/icmp0/reply_check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'ethernet_test_inst/mac_test0/mac_top0/icmp0/reply_check_out_reg[29]' (FDCE) to 'ethernet_test_inst/mac_test0/mac_top0/icmp0/reply_check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'ethernet_test_inst/mac_test0/mac_top0/icmp0/reply_check_out_reg[30]' (FDCE) to 'ethernet_test_inst/mac_test0/mac_top0/icmp0/reply_check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'ethernet_test_inst/mac_test0/mac_top0/icmp0/reply_check_out_reg[31]' (FDCE) to 'ethernet_test_inst/mac_test0/mac_top0/icmp0/reply_check_out_reg[17]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ethernet_test_inst/mac_test0 /\ram_wr_data_reg[7] )
INFO: [Synth 8-3886] merging instance 'ethernet_test_inst/mac_test0/mac_top0/icmp0/reply_check_out_reg[17]' (FDCE) to 'ethernet_test_inst/mac_test0/mac_top0/icmp0/reply_check_out_reg[18]'
INFO: [Synth 8-3886] merging instance 'ethernet_test_inst/mac_test0/mac_top0/icmp0/reply_check_out_reg[18]' (FDCE) to 'ethernet_test_inst/mac_test0/mac_top0/icmp0/reply_check_out_reg[19]'
INFO: [Synth 8-3886] merging instance 'ethernet_test_inst/mac_test0/mac_top0/icmp0/reply_check_out_reg[19]' (FDCE) to 'ethernet_test_inst/mac_test0/mac_top0/icmp0/reply_check_out_reg[20]'
INFO: [Synth 8-3886] merging instance 'ethernet_test_inst/mac_test0/mac_top0/icmp0/reply_check_out_reg[20]' (FDCE) to 'ethernet_test_inst/mac_test0/mac_top0/icmp0/reply_check_out_reg[21]'
INFO: [Synth 8-3886] merging instance 'ethernet_test_inst/mac_test0/mac_top0/icmp0/reply_check_out_reg[21]' (FDCE) to 'ethernet_test_inst/mac_test0/mac_top0/icmp0/reply_check_out_reg[22]'
INFO: [Synth 8-3886] merging instance 'ethernet_test_inst/mac_test0/mac_top0/icmp0/reply_check_out_reg[22]' (FDCE) to 'ethernet_test_inst/mac_test0/mac_top0/icmp0/reply_check_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'ethernet_test_inst/mac_test0/mac_top0/icmp0/reply_check_out_reg[23]' (FDCE) to 'ethernet_test_inst/mac_test0/mac_top0/icmp0/reply_check_out_reg[24]'
INFO: [Synth 8-3886] merging instance 'ethernet_test_inst/mac_test0/mac_top0/icmp0/reply_check_out_reg[24]' (FDCE) to 'ethernet_test_inst/mac_test0/mac_top0/icmp0/reply_check_out_reg[25]'
INFO: [Synth 8-3886] merging instance 'ethernet_test_inst/mac_test0/mac_top0/icmp0/reply_check_out_reg[25]' (FDCE) to 'ethernet_test_inst/mac_test0/mac_top0/icmp0/reply_check_out_reg[26]'
INFO: [Synth 8-3886] merging instance 'ethernet_test_inst/mac_test0/mac_top0/icmp0/reply_check_out_reg[26]' (FDCE) to 'ethernet_test_inst/mac_test0/mac_top0/icmp0/reply_check_out_reg[27]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ethernet_test_inst/mac_test0 /\mac_top0/icmp0 /\reply_check_out_reg[27] )
INFO: [Synth 8-3886] merging instance 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp4_reg[12]' (FDCE) to 'ethernet_test_inst/mac_test0/mac_top0/mac_tx0/ip0/check_out_reg[17]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ethernet_test_inst/arbi_inst/pack_total_len_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ethernet_test_inst/arbi_inst/pack_total_len_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ethernet_test_inst/mac_test0 /\mac_top0/mac_tx0 /\ip0/check_out_reg[19] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ethernet_test_inst/mac_test0 /\mac_top0/mac_tx0 /\ipmode/ip_send_type_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ethernet_test_inst/mac_test0 /\mac_top0/mac_tx0 /\ipmode/ip_send_type_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ethernet_test_inst/arbi_inst/tx_buffer_inst/pack_len_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ethernet_test_inst/arbi_inst/tx_buffer_inst/state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RGMII2GMII_inst/gmii_tx_er_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ethernet_test_inst/smi_config_inst/reg_addr_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ethernet_test_inst/smi_config_inst/led_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ethernet_test_inst/smi_config_inst/smi_inst/FSM_onehot_state_reg[2] )
WARNING: [Synth 8-3332] Sequential element (ip0/FSM_onehot_state_reg[2]) is unused and will be removed from module mac_tx_top.
WARNING: [Synth 8-3332] Sequential element (ethernet_test_inst/smi_config_inst/smi_inst/FSM_onehot_state_reg[2]) is unused and will be removed from module Ethernet_Top.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ethernet_test_inst/mac_test0 /\mac_top0/mac_tx0 /\udp0/checksum_tmp3_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ethernet_test_inst/mac_test0 /\mac_top0/mac_tx0 /\ip0/checksum_tmp3_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 1102.867 ; gain = 471.828
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:58 ; elapsed = 00:00:59 . Memory (MB): peak = 1102.867 ; gain = 471.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:01 ; elapsed = 00:01:02 . Memory (MB): peak = 1102.867 ; gain = 471.828
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:04 ; elapsed = 00:01:06 . Memory (MB): peak = 1126.418 ; gain = 495.379
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop ethernet_test_inst/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[0] is being inverted and renamed to ethernet_test_inst/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[0]_inv.
INFO: [Synth 8-5365] Flop ethernet_test_inst/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[1] is being inverted and renamed to ethernet_test_inst/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[1]_inv.
INFO: [Synth 8-5365] Flop ethernet_test_inst/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[2] is being inverted and renamed to ethernet_test_inst/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[2]_inv.
INFO: [Synth 8-5365] Flop ethernet_test_inst/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[3] is being inverted and renamed to ethernet_test_inst/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[3]_inv.
INFO: [Synth 8-5365] Flop ethernet_test_inst/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[4] is being inverted and renamed to ethernet_test_inst/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[4]_inv.
INFO: [Synth 8-5365] Flop ethernet_test_inst/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[5] is being inverted and renamed to ethernet_test_inst/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[5]_inv.
INFO: [Synth 8-5365] Flop ethernet_test_inst/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[6] is being inverted and renamed to ethernet_test_inst/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[6]_inv.
INFO: [Synth 8-5365] Flop ethernet_test_inst/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[7] is being inverted and renamed to ethernet_test_inst/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[7]_inv.
INFO: [Synth 8-5365] Flop ethernet_test_inst/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[8] is being inverted and renamed to ethernet_test_inst/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[8]_inv.
INFO: [Synth 8-5365] Flop ethernet_test_inst/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[9] is being inverted and renamed to ethernet_test_inst/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[9]_inv.
INFO: [Synth 8-5365] Flop ethernet_test_inst/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[10] is being inverted and renamed to ethernet_test_inst/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[10]_inv.
INFO: [Synth 8-5365] Flop ethernet_test_inst/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[11] is being inverted and renamed to ethernet_test_inst/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[11]_inv.
INFO: [Synth 8-5365] Flop ethernet_test_inst/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[12] is being inverted and renamed to ethernet_test_inst/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[12]_inv.
INFO: [Synth 8-5365] Flop ethernet_test_inst/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[13] is being inverted and renamed to ethernet_test_inst/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[13]_inv.
INFO: [Synth 8-5365] Flop ethernet_test_inst/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[14] is being inverted and renamed to ethernet_test_inst/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[14]_inv.
INFO: [Synth 8-5365] Flop ethernet_test_inst/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[15] is being inverted and renamed to ethernet_test_inst/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[15]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:10 ; elapsed = 00:01:11 . Memory (MB): peak = 1131.211 ; gain = 500.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:10 ; elapsed = 00:01:11 . Memory (MB): peak = 1131.211 ; gain = 500.172
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:11 ; elapsed = 00:01:13 . Memory (MB): peak = 1131.211 ; gain = 500.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:11 ; elapsed = 00:01:13 . Memory (MB): peak = 1131.211 ; gain = 500.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:11 ; elapsed = 00:01:13 . Memory (MB): peak = 1131.211 ; gain = 500.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:11 ; elapsed = 00:01:13 . Memory (MB): peak = 1131.211 ; gain = 500.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------+----------+
|      |BlackBox name     |Instances |
+------+------------------+----------+
|1     |clk_gen           |         1|
|2     |eth_data_fifo     |         2|
|3     |len_fifo          |         2|
|4     |icmp_rx_ram_8_256 |         1|
|5     |udp_rx_ram_8_2048 |         1|
|6     |udp_tx_data_fifo  |         1|
|7     |udp_checksum_fifo |         1|
+------+------------------+----------+

Report Cell Usage: 
+------+------------------+------+
|      |Cell              |Count |
+------+------------------+------+
|1     |clk_gen           |     1|
|2     |eth_data_fifo     |     1|
|3     |eth_data_fifo__2  |     1|
|4     |icmp_rx_ram_8_256 |     1|
|5     |len_fifo          |     1|
|6     |len_fifo__2       |     1|
|7     |udp_checksum_fifo |     1|
|8     |udp_rx_ram_8_2048 |     1|
|9     |udp_tx_data_fifo  |     1|
|10    |BUFG              |     1|
|11    |CARRY4            |   459|
|12    |IDDR              |     5|
|13    |IDELAYCTRL        |     1|
|14    |IDELAYE2          |     5|
|15    |LUT1              |   248|
|16    |LUT2              |  1316|
|17    |LUT3              |   408|
|18    |LUT4              |   470|
|19    |LUT5              |   396|
|20    |LUT6              |   678|
|21    |MUXF7             |     3|
|22    |ODDR              |     6|
|23    |FDCE              |  2712|
|24    |FDPE              |   235|
|25    |FDRE              |    31|
|26    |LD                |     1|
|27    |IBUF              |     7|
|28    |IOBUF             |     1|
|29    |OBUF              |    12|
+------+------------------+------+

Report Instance Areas: 
+------+---------------------+---------------+------+
|      |Instance             |Module         |Cells |
+------+---------------------+---------------+------+
|1     |top                  |               |  7165|
|2     |  RGMII2GMII_inst    |RGMII2GMII     |    51|
|3     |  ethernet_test_inst |ethernet_test  |  7091|
|4     |    arbi_inst        |gmii_arbi      |   527|
|5     |      rx_buffer_inst |gmii_rx_buffer |   249|
|6     |      tx_buffer_inst |gmii_tx_buffer |   213|
|7     |    mac_test0        |mac_test       |  6317|
|8     |      mac_top0       |mac_top        |  6071|
|9     |        cache0       |arp_cache      |   256|
|10    |        icmp0        |icmp_reply     |   835|
|11    |        mac_rx0      |mac_rx_top     |  2460|
|12    |          c0         |crc_0          |    61|
|13    |          arp0       |arp_rx         |   322|
|14    |          ip0        |ip_rx          |   604|
|15    |          mac0       |mac_rx         |   604|
|16    |          udp0       |udp_rx         |   868|
|17    |        mac_tx0      |mac_tx_top     |  2520|
|18    |          c0         |crc            |    61|
|19    |          arp_tx0    |arp_tx         |   289|
|20    |          ip0        |ip_tx          |   590|
|21    |          ipmode     |ip_tx_mode     |   132|
|22    |          mac0       |mac_tx         |   192|
|23    |          mode0      |mac_tx_mode    |    87|
|24    |          udp0       |udp_tx         |  1169|
|25    |    smi_config_inst  |smi_config     |   247|
|26    |      smi_inst       |smi_read_write |   139|
+------+---------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:11 ; elapsed = 00:01:13 . Memory (MB): peak = 1131.211 ; gain = 500.172
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:57 ; elapsed = 00:01:07 . Memory (MB): peak = 1131.211 ; gain = 357.992
Synthesis Optimization Complete : Time (s): cpu = 00:01:12 ; elapsed = 00:01:13 . Memory (MB): peak = 1131.211 ; gain = 500.172
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.149 . Memory (MB): peak = 1138.324 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 480 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1140.965 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 
  LD => LDCE: 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
269 Infos, 52 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:23 ; elapsed = 00:01:31 . Memory (MB): peak = 1140.965 ; gain = 840.973
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1140.965 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/OneDrive - HKUST Connect/Lab/OFDM_FPGA_VLC_Implementation/Receiver/prj/receiver_prj/receiver_prj.runs/synth_1/Ethernet_Top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Ethernet_Top_utilization_synth.rpt -pb Ethernet_Top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov 13 17:25:33 2020...
