/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire [16:0] _05_;
  wire [3:0] _06_;
  reg [39:0] _07_;
  wire [20:0] _08_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [8:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire [16:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [16:0] celloutsig_0_2z;
  wire [6:0] celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire [2:0] celloutsig_0_33z;
  wire celloutsig_0_3z;
  wire [10:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [13:0] celloutsig_1_13z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [36:0] celloutsig_1_2z;
  wire [9:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_6z = ~(celloutsig_1_0z | celloutsig_1_4z);
  assign celloutsig_0_18z = ~(celloutsig_0_0z | celloutsig_0_16z);
  assign celloutsig_0_3z = ~((in_data[79] | _00_) & celloutsig_0_2z[6]);
  assign celloutsig_1_9z = ~((celloutsig_1_6z | celloutsig_1_2z[31]) & celloutsig_1_3z[8]);
  assign celloutsig_1_10z = ~((celloutsig_1_3z[4] | celloutsig_1_5z[2]) & celloutsig_1_6z);
  assign celloutsig_0_12z = ~((celloutsig_0_5z | celloutsig_0_3z) & celloutsig_0_6z);
  assign celloutsig_1_7z = ~((celloutsig_1_5z[4] | celloutsig_1_4z) & (_02_ | in_data[186]));
  assign celloutsig_0_13z = _04_ | ~(celloutsig_0_12z);
  assign celloutsig_0_16z = celloutsig_0_3z | ~(celloutsig_0_12z);
  assign celloutsig_0_15z = in_data[2:0] + { celloutsig_0_7z[1:0], celloutsig_0_6z };
  assign celloutsig_0_2z = { _01_, _05_[15:8], _00_, _05_[6:1], _04_ } + in_data[42:26];
  reg [3:0] _20_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _20_ <= 4'h0;
    else _20_ <= in_data[181:178];
  assign { _06_[3], _02_, _06_[1:0] } = _20_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _07_ <= 40'h0000000000;
    else _07_ <= { celloutsig_1_2z[34:29], celloutsig_1_11z, celloutsig_1_0z, celloutsig_1_13z[13:6], celloutsig_1_13z[11:6], celloutsig_1_13z[13:6], celloutsig_1_13z[11:6], _06_[3], _02_, _06_[1:0] };
  reg [20:0] _22_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _22_ <= 21'h000000;
    else _22_ <= { in_data[87:68], celloutsig_0_0z };
  assign { _08_[20:19], _03_, _01_, _05_[15:8], _00_, _05_[6:1], _04_, _08_[0] } = _22_;
  assign celloutsig_0_30z = { celloutsig_0_20z[12:8], celloutsig_0_13z, celloutsig_0_9z } / { 1'h1, celloutsig_0_11z[5:0] };
  assign celloutsig_1_11z = in_data[116:108] >= celloutsig_1_2z[14:6];
  assign celloutsig_1_12z = { celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_10z, celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_10z } >= { _06_[3], _02_, _06_[1], celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_9z };
  assign celloutsig_0_9z = { celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_3z } >= celloutsig_0_2z[15:0];
  assign celloutsig_0_6z = celloutsig_0_2z[8:2] <= { in_data[19:16], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_1_4z = { _06_[1:0], celloutsig_1_0z } || in_data[114:112];
  assign celloutsig_1_0z = in_data[151:145] < in_data[156:150];
  assign celloutsig_1_19z = { celloutsig_1_3z[6:1], celloutsig_1_7z, celloutsig_1_18z, celloutsig_1_9z, celloutsig_1_17z, celloutsig_1_6z, celloutsig_1_11z } < { celloutsig_1_13z[9], celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_2z = { in_data[161:134], celloutsig_1_0z, _06_[3], _02_, _06_[1:0], _06_[3], _02_, _06_[1:0] } % { 1'h1, in_data[189:158], _06_[3], _02_, _06_[1], in_data[96] };
  assign celloutsig_0_33z = { celloutsig_0_30z[0], celloutsig_0_32z, celloutsig_0_18z } % { 1'h1, celloutsig_0_20z[3:2] };
  assign celloutsig_0_32z = { in_data[6], celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_21z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_15z, celloutsig_0_15z } != { celloutsig_0_2z[13:9], celloutsig_0_30z, celloutsig_0_5z };
  assign celloutsig_0_20z = - { _05_[15:8], _00_, _05_[6:1], _04_, _08_[0] };
  assign celloutsig_1_3z = in_data[134:125] | { in_data[109], celloutsig_1_0z, _06_[3], _02_, _06_[1:0], _06_[3], _02_, _06_[1:0] };
  assign celloutsig_1_5z = { celloutsig_1_3z[7:4], celloutsig_1_0z } | { _06_[3], _02_, _06_[1:0], celloutsig_1_4z };
  assign celloutsig_0_8z = in_data[33:31] | { in_data[29:28], celloutsig_0_5z };
  assign celloutsig_0_0z = & in_data[16:5];
  assign celloutsig_1_8z = | celloutsig_1_2z[30:25];
  assign celloutsig_0_5z = ~^ { _05_[13:8], _00_, _05_[6:3], celloutsig_0_3z, _08_[20:19], _03_, _01_, _05_[15:8], _00_, _05_[6:1], _04_, _08_[0], celloutsig_0_3z };
  assign celloutsig_0_4z = in_data[73:63] >> in_data[30:20];
  assign celloutsig_0_7z = _05_[4:2] >> _05_[3:1];
  assign celloutsig_0_14z = { celloutsig_0_2z[7], celloutsig_0_12z, celloutsig_0_5z } >> celloutsig_0_11z[3:1];
  assign celloutsig_0_11z = in_data[83:75] >> { in_data[19:14], celloutsig_0_8z };
  assign celloutsig_0_10z = ~((celloutsig_0_3z & celloutsig_0_3z) | celloutsig_0_6z);
  assign celloutsig_1_17z = ~((_07_[27] & celloutsig_1_9z) | (celloutsig_1_6z & celloutsig_1_5z[2]));
  assign celloutsig_1_18z = ~((celloutsig_1_9z & celloutsig_1_6z) | (celloutsig_1_13z[11] & celloutsig_1_13z[7]));
  assign celloutsig_0_21z = ~((celloutsig_0_10z & celloutsig_0_16z) | (celloutsig_0_3z & celloutsig_0_14z[0]));
  assign { celloutsig_1_13z[12], celloutsig_1_13z[6], celloutsig_1_13z[11:7], celloutsig_1_13z[13] } = ~ { celloutsig_1_12z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_3z[3] };
  assign { _05_[16], _05_[7], _05_[0] } = { _01_, _00_, _04_ };
  assign _06_[2] = _02_;
  assign _08_[18:1] = { _03_, _01_, _05_[15:8], _00_, _05_[6:1], _04_ };
  assign celloutsig_1_13z[5:0] = celloutsig_1_13z[11:6];
  assign { out_data[128], out_data[96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_32z, celloutsig_0_33z };
endmodule
