FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"SYNC24_N";
2"SYNC24_P";
3"SYNC_N";
4"SYNC_P";
5"GND\G";
6"GT_N";
7"GT_P";
8"GND\G";
%"IDS_C10"
"1","(-450,2925)","0","misc","I1";
;
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-150,175,125,-225";
"PIN7"3;
"PIN8"4;
"PIN6"8;
"PIN9"1;
"PIN10"2;
"PIN4"8;
"PIN3"5;
"PIN2"6;
"PIN5"5;
"PIN1"7;
%"OUTPORT"
"1","(300,2550)","0","standard","I2";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"1;
%"OUTPORT"
"1","(300,2725)","0","standard","I3";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"2;
%"OUTPORT"
"1","(150,3250)","0","standard","I4";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"7;
%"OUTPORT"
"1","(150,3025)","0","standard","I5";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"6;
%"OUTPORT"
"1","(625,2825)","0","standard","I6";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"3;
%"OUTPORT"
"1","(625,2900)","0","standard","I7";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"4;
END.
