// Seed: 1871482015
module module_0 (
    output wire id_0,
    output uwire id_1,
    input supply0 id_2
);
  genvar id_4;
  tri1 id_5 = id_4;
  wire id_6;
  assign id_4 = 1;
endmodule
module module_1 (
    input  supply1 id_0,
    input  supply0 id_1,
    input  supply0 id_2,
    output supply1 id_3,
    output uwire   id_4,
    inout  supply0 id_5
);
  logic [7:0] id_7;
  module_0 modCall_1 (
      id_3,
      id_5,
      id_5
  );
  assign modCall_1.type_0 = 0;
  always @(negedge 1, 1'h0);
  id_8(
      id_7[1], 1 + 1
  );
endmodule
