#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sat Feb 10 21:21:32 2018
# Process ID: 4479
# Current directory: /home/trevor/mylab/experiments/20180210-tmc-video_test/vivado/video_test/video_test.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/trevor/mylab/experiments/20180210-tmc-video_test/vivado/video_test/video_test.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/trevor/mylab/experiments/20180210-tmc-video_test/vivado/video_test/video_test.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
Command: link_design -top design_1_wrapper -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/trevor/mylab/experiments/20180210-tmc-video_test/vivado/video_test/video_test.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp' for cell 'design_1_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/trevor/mylab/experiments/20180210-tmc-video_test/vivado/video_test/video_test.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0.dcp' for cell 'design_1_i/v_axi4s_vid_out_0'
INFO: [Project 1-454] Reading design checkpoint '/home/trevor/mylab/experiments/20180210-tmc-video_test/vivado/video_test/video_test.srcs/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0.dcp' for cell 'design_1_i/v_tc_0'
INFO: [Project 1-454] Reading design checkpoint '/home/trevor/mylab/experiments/20180210-tmc-video_test/vivado/video_test/video_test.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/design_1_v_tpg_0_0.dcp' for cell 'design_1_i/v_tpg_0'
INFO: [Project 1-454] Reading design checkpoint '/home/trevor/mylab/experiments/20180210-tmc-video_test/vivado/video_test/video_test.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_0/design_1_xlslice_0_0.dcp' for cell 'design_1_i/xlslice_0'
INFO: [Project 1-454] Reading design checkpoint '/home/trevor/mylab/experiments/20180210-tmc-video_test/vivado/video_test/video_test.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_1/design_1_xlslice_0_1.dcp' for cell 'design_1_i/xlslice_1'
INFO: [Project 1-454] Reading design checkpoint '/home/trevor/mylab/experiments/20180210-tmc-video_test/vivado/video_test/video_test.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_2/design_1_xlslice_0_2.dcp' for cell 'design_1_i/xlslice_2'
INFO: [Netlist 29-17] Analyzing 177 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/trevor/mylab/experiments/20180210-tmc-video_test/vivado/video_test/video_test.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180210-tmc-video_test/vivado/video_test/video_test.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/trevor/mylab/experiments/20180210-tmc-video_test/vivado/video_test/video_test.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/trevor/mylab/experiments/20180210-tmc-video_test/vivado/video_test/video_test.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/trevor/mylab/experiments/20180210-tmc-video_test/vivado/video_test/video_test.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:01:09 . Memory (MB): peak = 2045.195 ; gain = 537.461 ; free physical = 934 ; free virtual = 6391
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180210-tmc-video_test/vivado/video_test/video_test.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/trevor/mylab/experiments/20180210-tmc-video_test/vivado/video_test/video_test.srcs/constrs_1/imports/Basys3/Basys3_Master.xdc]
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180210-tmc-video_test/vivado/video_test/video_test.srcs/constrs_1/imports/Basys3/Basys3_Master.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/trevor/mylab/experiments/20180210-tmc-video_test/vivado/video_test/video_test.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0.dcp'
Parsing XDC File [/home/trevor/mylab/experiments/20180210-tmc-video_test/vivado/video_test/video_test.srcs/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0_clocks.xdc] for cell 'design_1_i/v_tc_0/U0'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180210-tmc-video_test/vivado/video_test/video_test.srcs/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0_clocks.xdc] for cell 'design_1_i/v_tc_0/U0'
Parsing XDC File [/home/trevor/mylab/experiments/20180210-tmc-video_test/vivado/video_test/video_test.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/design_1_v_tpg_0_0.xdc] for cell 'design_1_i/v_tpg_0/inst'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180210-tmc-video_test/vivado/video_test/video_test.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/design_1_v_tpg_0_0.xdc] for cell 'design_1_i/v_tpg_0/inst'
Parsing XDC File [/home/trevor/mylab/experiments/20180210-tmc-video_test/vivado/video_test/video_test.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'design_1_i/v_axi4s_vid_out_0/inst'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180210-tmc-video_test/vivado/video_test/video_test.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'design_1_i/v_axi4s_vid_out_0/inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_axi4s_vid_out_0/inst/CDC_SINGLE_REMAP_UNDERFLOW_INST/xpm_cdc_single_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_axi4s_vid_out_0/inst/CDC_SINGLE_REMAP_UNDERFLOW_INST/xpm_cdc_single_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:18 ; elapsed = 00:02:08 . Memory (MB): peak = 2046.199 ; gain = 867.363 ; free physical = 937 ; free virtual = 6392
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2110.234 ; gain = 64.031 ; free physical = 928 ; free virtual = 6383
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 4 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1b47118bc

Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2110.234 ; gain = 0.000 ; free physical = 930 ; free virtual = 6385
INFO: [Opt 31-389] Phase Retarget created 137 cells and removed 248 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1c7432647

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2110.234 ; gain = 0.000 ; free physical = 930 ; free virtual = 6385
INFO: [Opt 31-389] Phase Constant propagation created 52 cells and removed 567 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 17e481d8c

Time (s): cpu = 00:00:00.70 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2110.234 ; gain = 0.000 ; free physical = 930 ; free virtual = 6385
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 594 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 17e481d8c

Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2110.234 ; gain = 0.000 ; free physical = 929 ; free virtual = 6384
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 17e481d8c

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2110.234 ; gain = 0.000 ; free physical = 929 ; free virtual = 6384
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2110.234 ; gain = 0.000 ; free physical = 929 ; free virtual = 6383
Ending Logic Optimization Task | Checksum: 160730dbc

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2110.234 ; gain = 0.000 ; free physical = 929 ; free virtual = 6383

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.558 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 20b48a3b5

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2388.449 ; gain = 0.000 ; free physical = 920 ; free virtual = 6374
Ending Power Optimization Task | Checksum: 20b48a3b5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2388.449 ; gain = 278.215 ; free physical = 925 ; free virtual = 6379
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2388.449 ; gain = 342.246 ; free physical = 925 ; free virtual = 6379
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2388.449 ; gain = 0.000 ; free physical = 924 ; free virtual = 6379
INFO: [Common 17-1381] The checkpoint '/home/trevor/mylab/experiments/20180210-tmc-video_test/vivado/video_test/video_test.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/trevor/mylab/experiments/20180210-tmc-video_test/vivado/video_test/video_test.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2388.449 ; gain = 0.000 ; free physical = 901 ; free virtual = 6356
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1aa4d3d58

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2388.449 ; gain = 0.000 ; free physical = 901 ; free virtual = 6356
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2388.449 ; gain = 0.000 ; free physical = 902 ; free virtual = 6357

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 5a024768

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2388.449 ; gain = 0.000 ; free physical = 902 ; free virtual = 6357

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: d01e9e6e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.97 . Memory (MB): peak = 2388.449 ; gain = 0.000 ; free physical = 899 ; free virtual = 6354

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: d01e9e6e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2388.449 ; gain = 0.000 ; free physical = 899 ; free virtual = 6354
Phase 1 Placer Initialization | Checksum: d01e9e6e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2388.449 ; gain = 0.000 ; free physical = 899 ; free virtual = 6354

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1a9229fd6

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2388.449 ; gain = 0.000 ; free physical = 824 ; free virtual = 6279

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1a9229fd6

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2388.449 ; gain = 0.000 ; free physical = 824 ; free virtual = 6279

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 872dd950

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2388.449 ; gain = 0.000 ; free physical = 824 ; free virtual = 6279

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 9c0d7928

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2388.449 ; gain = 0.000 ; free physical = 824 ; free virtual = 6279

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 9c0d7928

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2388.449 ; gain = 0.000 ; free physical = 824 ; free virtual = 6279

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: f4c369d3

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2388.449 ; gain = 0.000 ; free physical = 822 ; free virtual = 6277

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 8d92a758

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2388.449 ; gain = 0.000 ; free physical = 822 ; free virtual = 6277

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 8d92a758

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2388.449 ; gain = 0.000 ; free physical = 822 ; free virtual = 6277
Phase 3 Detail Placement | Checksum: 8d92a758

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2388.449 ; gain = 0.000 ; free physical = 822 ; free virtual = 6277

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: fb6f3165

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: fb6f3165

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2388.449 ; gain = 0.000 ; free physical = 823 ; free virtual = 6278
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.705. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 82be3ba4

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2388.449 ; gain = 0.000 ; free physical = 823 ; free virtual = 6278
Phase 4.1 Post Commit Optimization | Checksum: 82be3ba4

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2388.449 ; gain = 0.000 ; free physical = 823 ; free virtual = 6278

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 82be3ba4

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2388.449 ; gain = 0.000 ; free physical = 823 ; free virtual = 6278

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 82be3ba4

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2388.449 ; gain = 0.000 ; free physical = 823 ; free virtual = 6278

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 11669dddf

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2388.449 ; gain = 0.000 ; free physical = 823 ; free virtual = 6278
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 11669dddf

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2388.449 ; gain = 0.000 ; free physical = 823 ; free virtual = 6278
Ending Placer Task | Checksum: e4aecd8c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2388.449 ; gain = 0.000 ; free physical = 832 ; free virtual = 6287
INFO: [Common 17-83] Releasing license: Implementation
63 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2388.449 ; gain = 0.000 ; free physical = 832 ; free virtual = 6287
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2388.449 ; gain = 0.000 ; free physical = 827 ; free virtual = 6285
INFO: [Common 17-1381] The checkpoint '/home/trevor/mylab/experiments/20180210-tmc-video_test/vivado/video_test/video_test.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2388.449 ; gain = 0.000 ; free physical = 883 ; free virtual = 6339
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2388.449 ; gain = 0.000 ; free physical = 885 ; free virtual = 6341
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2388.449 ; gain = 0.000 ; free physical = 885 ; free virtual = 6341
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 1217022d ConstDB: 0 ShapeSum: d297cb5f RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: e65aeaba

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2388.449 ; gain = 0.000 ; free physical = 767 ; free virtual = 6223
Post Restoration Checksum: NetGraph: 45141128 NumContArr: a146d992 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: e65aeaba

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2388.449 ; gain = 0.000 ; free physical = 767 ; free virtual = 6223

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: e65aeaba

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2388.449 ; gain = 0.000 ; free physical = 737 ; free virtual = 6193

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: e65aeaba

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2388.449 ; gain = 0.000 ; free physical = 737 ; free virtual = 6193
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 15b972389

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2388.449 ; gain = 0.000 ; free physical = 729 ; free virtual = 6186
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.722  | TNS=0.000  | WHS=-0.159 | THS=-27.003|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 18417b3bb

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2388.449 ; gain = 0.000 ; free physical = 729 ; free virtual = 6186
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.722  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 22b772320

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2388.449 ; gain = 0.000 ; free physical = 727 ; free virtual = 6183
Phase 2 Router Initialization | Checksum: 25490519e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2388.449 ; gain = 0.000 ; free physical = 727 ; free virtual = 6183

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: e8acfebb

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2388.449 ; gain = 0.000 ; free physical = 727 ; free virtual = 6183

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 164
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.691  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: ec860af2

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 2388.449 ; gain = 0.000 ; free physical = 728 ; free virtual = 6184

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.691  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 2ae9f3a51

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 2388.449 ; gain = 0.000 ; free physical = 728 ; free virtual = 6184
Phase 4 Rip-up And Reroute | Checksum: 2ae9f3a51

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 2388.449 ; gain = 0.000 ; free physical = 728 ; free virtual = 6184

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 2ae9f3a51

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 2388.449 ; gain = 0.000 ; free physical = 727 ; free virtual = 6183

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2ae9f3a51

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 2388.449 ; gain = 0.000 ; free physical = 727 ; free virtual = 6183
Phase 5 Delay and Skew Optimization | Checksum: 2ae9f3a51

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 2388.449 ; gain = 0.000 ; free physical = 727 ; free virtual = 6183

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 29333b6da

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 2388.449 ; gain = 0.000 ; free physical = 727 ; free virtual = 6183
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.770  | TNS=0.000  | WHS=0.102  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 29333b6da

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 2388.449 ; gain = 0.000 ; free physical = 727 ; free virtual = 6183
Phase 6 Post Hold Fix | Checksum: 29333b6da

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 2388.449 ; gain = 0.000 ; free physical = 727 ; free virtual = 6183

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.35749 %
  Global Horizontal Routing Utilization  = 0.381702 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 29333b6da

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 2388.449 ; gain = 0.000 ; free physical = 727 ; free virtual = 6183

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 29333b6da

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 2388.449 ; gain = 0.000 ; free physical = 727 ; free virtual = 6183

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1cde454cd

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 2388.449 ; gain = 0.000 ; free physical = 727 ; free virtual = 6183

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.770  | TNS=0.000  | WHS=0.102  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1cde454cd

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 2388.449 ; gain = 0.000 ; free physical = 727 ; free virtual = 6183
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 2388.449 ; gain = 0.000 ; free physical = 758 ; free virtual = 6214

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
81 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2388.449 ; gain = 0.000 ; free physical = 758 ; free virtual = 6214
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2388.449 ; gain = 0.000 ; free physical = 754 ; free virtual = 6214
INFO: [Common 17-1381] The checkpoint '/home/trevor/mylab/experiments/20180210-tmc-video_test/vivado/video_test/video_test.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/trevor/mylab/experiments/20180210-tmc-video_test/vivado/video_test/video_test.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/trevor/mylab/experiments/20180210-tmc-video_test/vivado/video_test/video_test.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
93 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [Common 17-206] Exiting Vivado at Sat Feb 10 21:24:41 2018...
