# Reading E:/software/altera/13.0/modelsim_ase/tcl/vsim/pref.tcl 
# do decode2to4_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying E:\software\altera\13.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied E:\software\altera\13.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -sv -work work +incdir+E:/software/altera/13.0/project/decodet2to4 {E:/software/altera/13.0/project/decodet2to4/decode2to4.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module decode2to4
# 
# Top level modules:
# 	decode2to4
# 
# vlog -vlog01compat -work work +incdir+E:/software/altera/13.0/project/decodet2to4 {E:/software/altera/13.0/project/decodet2to4/decode2to4_tb.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module decode2to4_tb
# 
# Top level modules:
# 	decode2to4_tb
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneii_ver -L rtl_work -L work -voptargs="+acc"  decode2to4_tb
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneii_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps decode2to4_tb 
# Loading work.decode2to4_tb
# Loading sv_std.std
# Loading work.decode2to4
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Break in Module decode2to4_tb at E:/software/altera/13.0/project/decodet2to4/decode2to4_tb.v line 15
# Simulation Breakpoint: Break in Module decode2to4_tb at E:/software/altera/13.0/project/decodet2to4/decode2to4_tb.v line 15
# MACRO ./decode2to4_run_msim_rtl_verilog.do PAUSED at line 17
