# VHDL Hardware
VHDL code for programming the CPLD being tested.  
This design is down-loaded to the CPLD by the stand-alone programmer or an external programmer.  
The design just toggles all the CPLD pins for testing.
