Start parsing input file
Finish reading circuit file
Run Parallel Logic simulation
00210 00
12100 12
02221 22
22210 22
01111 00
00201 01
21210 22
00210 00
01021 11
11110 10
12200 22
00001 01
22220 22
02121 22
12012 22
20102 22
11112 10
11221 22
11111 10
11120 12
21000 11
22100 22
02110 00
00202 02
11022 11
21101 11
10020 00
11022 11
00222 02
00201 01
11021 11
21012 11
10222 22
00110 00
01001 11
20121 22
00202 02
10111 10
00102 02
00022 02
10010 00
21110 20
21121 22
10122 12
20210 20
22101 21
01110 00
10101 11
22011 21
12222 22
12201 21
00020 00
10121 12
11201 11
10112 10
22112 20
10211 22
02101 21
22112 20
00021 01
20101 21
00122 02
00202 02
00121 02
21012 11
21200 11
00121 02
00110 00
12102 12
01010 11
11112 10
11111 10
22101 21
21210 22
22210 22
22100 22
11200 11
21102 11
20111 20
01220 22
22021 21
02022 22
10001 01
00221 02
22100 22
21220 22
02002 22
21120 22
10111 10
22111 20
20011 01
11211 22
01012 11
20012 02
02011 21
11122 12
22001 21
22220 22
02210 22
10122 12
Number of gate evaluations: 63
total CPU time = 0.000241

