
/*
 * If a access to L2 is a miss, then it will require sending a message t on-chip memory controller which
 * is co-located with tile0, a memory access, which assumed to take d1 cycles(uniform memory access), and a message
 * back from the memory controller.
 */
public class MemoryController {
	
}
