{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1455624585144 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1455624585144 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 16 09:09:44 2016 " "Processing started: Tue Feb 16 09:09:44 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1455624585144 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1455624585144 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off or_32_bits -c or_32_bits " "Command: quartus_map --read_settings_files=on --write_settings_files=off or_32_bits -c or_32_bits" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1455624585144 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1455624585460 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 TB_or_32_bits.v(12) " "Verilog HDL Expression warning at TB_or_32_bits.v(12): truncated literal to match 1 bits" {  } { { "TB_or_32_bits.v" "" { Text "D:/Workspaces/Quartus II/or_32_bits/TB_or_32_bits.v" 12 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1455624585509 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 TB_or_32_bits.v(13) " "Verilog HDL Expression warning at TB_or_32_bits.v(13): truncated literal to match 1 bits" {  } { { "TB_or_32_bits.v" "" { Text "D:/Workspaces/Quartus II/or_32_bits/TB_or_32_bits.v" 13 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1455624585509 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 TB_or_32_bits.v(14) " "Verilog HDL Expression warning at TB_or_32_bits.v(14): truncated literal to match 1 bits" {  } { { "TB_or_32_bits.v" "" { Text "D:/Workspaces/Quartus II/or_32_bits/TB_or_32_bits.v" 14 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1455624585509 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 TB_or_32_bits.v(15) " "Verilog HDL Expression warning at TB_or_32_bits.v(15): truncated literal to match 1 bits" {  } { { "TB_or_32_bits.v" "" { Text "D:/Workspaces/Quartus II/or_32_bits/TB_or_32_bits.v" 15 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1455624585509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_or_32_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_or_32_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_32_bits_TB " "Found entity 1: or_32_bits_TB" {  } { { "TB_or_32_bits.v" "" { Text "D:/Workspaces/Quartus II/or_32_bits/TB_or_32_bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455624585509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455624585509 ""}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "or_32_bits " "Top-level design entity \"or_32_bits\" is undefined" {  } {  } 0 12007 "Top-level design entity \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1455624585544 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "466 " "Peak virtual memory: 466 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1455624585594 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Feb 16 09:09:45 2016 " "Processing ended: Tue Feb 16 09:09:45 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1455624585594 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1455624585594 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1455624585594 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1455624585594 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 5 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 5 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1455624586209 ""}
