Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri May 17 23:24:10 2024
| Host         : CSE-P07-2168-49 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file CPU_control_sets_placed.rpt
| Design       : CPU
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    13 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    10 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             240 |          119 |
| No           | No                    | Yes                    |              49 |           11 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              34 |           19 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------+------------------+------------------+----------------+--------------+
|  Clock Signal  | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------+------------------+------------------+----------------+--------------+
|  clo/CLK       |               | rst_IBUF         |                1 |              2 |         2.00 |
|  clk_out_BUFG  |               |                  |                4 |             16 |         4.00 |
|  n_4_2372_BUFG |               |                  |               20 |             32 |         1.60 |
|  n_1_2370_BUFG |               |                  |               11 |             32 |         2.91 |
|  n_0_2367_BUFG |               |                  |               19 |             32 |         1.68 |
|  n_2_2371_BUFG |               |                  |               19 |             32 |         1.68 |
|  n_3_2373_BUFG |               |                  |               20 |             32 |         1.60 |
|  n_5_2369_BUFG |               |                  |               13 |             32 |         2.46 |
|  n_6_2368_BUFG |               |                  |               13 |             32 |         2.46 |
|  clk_out_BUFG  | testt/E[0]    |                  |               19 |             34 |         1.79 |
|  clk_IBUF_BUFG |               | rst_IBUF         |               10 |             47 |         4.70 |
+----------------+---------------+------------------+------------------+----------------+--------------+


