A. Agarwal, Performance Tradeoffs in Multithreaded Processors, IEEE Transactions on Parallel and Distributed Systems, v.3 n.5, p.525-539, September 1992[doi>10.1109/71.159037]
Carl J. Beckmann , Constantine D. Polychronopoulos, Microarchitecture support for dynamic scheduling of acyclic task graphs, Proceedings of the 25th annual international symposium on Microarchitecture, p.140-148, December 01-04, 1992, Portland, Oregon, USA
Ross A. Overbeek , James Boyle, Portable Programs for Parallel Processors, Saunders College Publishing, Philadelphia, PA, 1987
B. Calder , D. Grunwald, Fast and accurate instruction fetch and branch prediction, Proceedings of the 21st annual international symposium on Computer architecture, p.2-11, April 18-21, 1994, Chicago, Illinois, USA[doi>10.1145/191995.192011]
DADDIS, a., JR. AND TORNG, g. 1991. The concurrent execution of multiple instruction streams on superscalar processors. In the International Conference on Parallel Processing (Aug.). I:76-83.
Kaivalya M. Dixit, New CPU benchmark suites from SPEC, Proceedings of the thirty-seventh international conference on COMPCON, p.305-310, January 1992, San Francisco, California, USA
John H. Edmondson , Paul Rubinfeld , Ronald Preston , Vidya Rajagopalan, Superscalar Instruction Execution in the 21164 Alpha Microprocessor, IEEE Micro, v.15 n.2, p.33-43, April 1995[doi>10.1109/40.372349]
Marco Fillo , Stephen W. Keckler , William J. Dally , Nicholas P. Carter , Andrew Chang , Yevgeny Gurevich , Whay S. Lee, The M-Machine multicomputer, Proceedings of the 28th annual international symposium on Microarchitecture, p.146-156, November 29-December 01, 1995, Ann Arbor, Michigan, USA
Dennis Gannon , William Jalby , Kyle Gallivan, Strategies for cache and local memory management by global program transformation, Journal of Parallel and Distributed Computing, v.5 n.5, p.587-616, October 1988[doi>10.1016/0743-7315(88)90014-7]
R. Govindarajan , S. S. Nemawarkar , P. LeNir, Design and performance evaluation of a multithreaded architecture, Proceedings of the 1st IEEE Symposium on High-Performance Computer Architecture, p.298, January 22-25, 1995
Manu Gulati , Nader Bagherzadeh, Performance Study of a Multithreaded Superscalar Microprocessor, Proceedings of the 2nd IEEE Symposium on High-Performance Computer Architecture, p.291, February 03-07, 1996
GUNTHER, B. 1993. Superscalar performance in a multithreaded microprocessor. Ph.D. Thesis, Univ. of Tasmania (Dec.).
Hiroaki Hirata , Kozo Kimura , Satoshi Nagamine , Yoshiyuki Mochizuki , Akio Nishimura , Yoshimori Nakase , Teiji Nishizawa, An elementary processor architecture with simultaneous instruction issuing from multiple threads, Proceedings of the 19th annual international symposium on Computer architecture, p.136-145, May 19-21, 1992, Queensland, Australia[doi>10.1145/139669.139710]
IBM. 1997. RISC System/6000 model J50. IBM Corp., Armonk, N.Y. Available at http:// www.rs6OOO.ibm.com/hardware/enterprise/j50.html.
Stephem W. Keckler , William J. Dally, Processor coupling: integrating compile time and runtime scheduling for parallelism, Proceedings of the 19th annual international symposium on Computer architecture, p.202-213, May 19-21, 1992, Queensland, Australia[doi>10.1145/139669.139728]
Yamin Li , Wanming Chu, The effects of STEF in finely parallel multithreaded processors, Proceedings of the 1st IEEE Symposium on High-Performance Computer Architecture, p.318, January 22-25, 1995
P. Geoffrey Lowney , Stefan M. Freudenberger , Thomas J. Karzes , W. D. Lichtenstein , Robert P. Nix , John S. O'Donnell , John Ruttenberg, The multiflow trace scheduling compiler, The Journal of Supercomputing, v.7 n.1-2, p.51-142, May 1993[doi>10.1007/BF01205182]
B. A. Nayfeh , K. Olukotun, Exploring the design space for a shared-cache multiprocessor, Proceedings of the 21st annual international symposium on Computer architecture, p.166-175, April 18-21, 1994, Chicago, Illinois, USA[doi>10.1145/191995.192026]
Basem A. Nayfeh , Lance Hammond , Kunle Olukotun, Evaluation of design alternatives for a multiprocessor microprocessor, Proceedings of the 23rd annual international symposium on Computer architecture, p.67-77, May 22-24, 1996, Philadelphia, Pennsylvania, USA[doi>10.1145/232973.232982]
Kunle Olukotun , Basem A. Nayfeh , Lance Hammond , Ken Wilson , Kunyung Chang, The case for a single-chip multiprocessor, Proceedings of the seventh international conference on Architectural support for programming languages and operating systems, p.2-11, October 01-04, 1996, Cambridge, Massachusetts, USA[doi>10.1145/237090.237140]
Subbarao Palacharla , Norman P. Jouppi , J. E. Smith, Complexity-effective superscalar processors, Proceedings of the 24th annual international symposium on Computer architecture, p.206-218, June 01-04, 1997, Denver, Colorado, USA[doi>10.1145/264107.264201]
Allan Kennedy Porterfield , K. W. Kennedy, Software methods for improvement of cache performance on supercomputer applications, Rice University, Houston, TX, 1989
PRASADH, R. AND WU, C.-L. 1991. A benchmark evaluation of a multi-threaded RISC processor architecture. In the International Conference on Parallel Processing, (Aug.), I:84-91.
R. Saavedra-Barrera , D. Culler , T. von Eicken, Analysis of multithreaded architectures for parallel computing, Proceedings of the second annual ACM symposium on Parallel algorithms and architectures, p.169-178, July 02-06, 1990, Island of Crete, Greece[doi>10.1145/97444.97683]
SILICON GRAPHICS 1996. The Onyx system family. Silicon Graphics, Inc., Palo Alto, Calif. Available at http://www.sgi.com/Products/hardware/Onyx/Products/sys_lineup.html.
SLATER, M. 1992. SuperSPARC premiers in SPARCstation 10. Microprocess. Rep. (May), 11-13.
Gurindar S. Sohi , Scott E. Breach , T. N. Vijaykumar, Multiscalar processors, Proceedings of the 22nd annual international symposium on Computer architecture, p.414-425, June 22-24, 1995, S. Margherita Ligure, Italy[doi>10.1145/223982.224451]
SUN MICROSYSTEMS. 1997. Ultra HPC Series Overview. Sun Microsystems, Inc., Mountain View, Calif. Available at http://www.sun, corn/hpc/products/index.htrnl.
Radhika Thekkath , Susan J. Eggers, The effectiveness of multiple hardware contexts, Proceedings of the sixth international conference on Architectural support for programming languages and operating systems, p.328-337, October 05-07, 1994, San Jose, California, USA[doi>10.1145/195473.195583]
Dean M. Tullsen , Susan J. Eggers , Joel S. Emer , Henry M. Levy , Jack L. Lo , Rebecca L. Stamm, Exploiting choice: instruction fetch and issue on an implementable simultaneous multithreading processor, Proceedings of the 23rd annual international symposium on Computer architecture, p.191-202, May 22-24, 1996, Philadelphia, Pennsylvania, USA[doi>10.1145/232973.232993]
Dean M. Tullsen , Susan J. Eggers , Henry M. Levy, Simultaneous multithreading: maximizing on-chip parallelism, Proceedings of the 22nd annual international symposium on Computer architecture, p.392-403, June 22-24, 1995, S. Margherita Ligure, Italy[doi>10.1145/223982.224449]
Gary Tyson , Matthew Farrens, Techniques for extracting instruction level parallelism on MIMD architectures, Proceedings of the 26th annual international symposium on Microarchitecture, p.128-137, December 01-03, 1993, Austin, Texas, USA
Gary Tyson , Matthew Farrens , Andrew R. Pleszkun, MISC: a Multiple Instruction Stream Computer, Proceedings of the 25th annual international symposium on Microarchitecture, p.193-196, December 01-04, 1992, Portland, Oregon, USA
Jesper Vasell, A Fine-Grain Threaded Abstract Machine, Proceedings of the IFIP WG10.3 Working Conference on Parallel Architectures and Compilation Techniques, p.15-24, August 24-26, 1994
W.-D. Weber , A. Gupta, Exploring the benefits of multiple hardware contexts in a multiprocessor architecture: preliminary results, Proceedings of the 16th annual international symposium on Computer architecture, p.273-280, April 1989, Jerusalem, Israel[doi>10.1145/74925.74956]
Kenneth M. Wilson , Kunle Olukotun , Mendel Rosenblum, Increasing cache port efficiency for dynamic superscalar microprocessors, Proceedings of the 23rd annual international symposium on Computer architecture, p.147-157, May 22-24, 1996, Philadelphia, Pennsylvania, USA[doi>10.1145/232973.232989]
Robert P. Wilson , Robert S. French , Christopher S. Wilson , Saman P. Amarasinghe , Jennifer M. Anderson , Steve W. K. Tjiang , Shih-Wei Liao , Chau-Wen Tseng , Mary W. Hall , Monica S. Lam , John L. Hennessy, SUIF: an infrastructure for research on parallelizing and optimizing compilers, ACM SIGPLAN Notices, v.29 n.12, p.31-37, Dec. 1994[doi>10.1145/193209.193217]
Steven Cameron Woo , Moriyoshi Ohara , Evan Torrie , Jaswinder Pal Singh , Anoop Gupta, The SPLASH-2 programs: characterization and methodological considerations, Proceedings of the 22nd annual international symposium on Computer architecture, p.24-36, June 22-24, 1995, S. Margherita Ligure, Italy[doi>10.1145/223982.223990]
Wayne Yamamoto , Mario Nemirovsky, Increasing superscalar performance through multistreaming, Proceedings of the IFIP WG10.3 working conference on Parallel architectures and compilation techniques, p.49-58, June 27-29, 1995, Limassol, Cyprus
YAMAMOTO, W., SERRANO, M. J., TALCOTT, A. R., WOOD, R. C., AND NEMIROVSKY, M. 1994. Performance estimation of multistreamed, superscalar processors. In the 27th Hawaii International Conference on System Sciences (Jan.). IEEE Computer Society, Washington, D.C., I: 195-204.
Kenneth C. Yeager, The MIPS R10000 Superscalar Microprocessor, IEEE Micro, v.16 n.2, p.28-40, April 1996[doi>10.1109/40.491460]
