
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/tools/xilinx/Vivado/2018.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running 'D:/tools/xilinx/Vivado/2018.1/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'Tsunami' on host 'westlife' (Windows NT_amd64 version 6.2) on Sat Apr 20 16:45:14 +0800 2024
INFO: [HLS 200-10] In directory 'D:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.runs/zcu106_hdmi_platform_v_mix_0_0_synth_1'
INFO: [HLS 200-10] Creating and opening project 'D:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.runs/zcu106_hdmi_platform_v_mix_0_0_synth_1/zcu106_hdmi_platform_v_mix_0_0'.
INFO: [HLS 200-10] Adding design file 'd:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_mix_0_0/src/v_mix_config.h' to the project
INFO: [HLS 200-10] Adding design file 'd:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_mix_0_0/src/v_mix.cpp' to the project
INFO: [HLS 200-10] Adding design file 'd:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_mix_0_0/src/v_mix.h' to the project
INFO: [HLS 200-10] Adding design file 'd:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_mix_0_0/src/v_dma.cpp' to the project
INFO: [HLS 200-10] Adding design file 'd:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_mix_0_0/src/v_dma.h' to the project
INFO: [HLS 200-10] Adding design file 'd:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_mix_0_0/src/v_csc.cpp' to the project
INFO: [HLS 200-10] Adding design file 'd:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_mix_0_0/src/v_csc.h' to the project
INFO: [HLS 200-10] Creating and opening solution 'D:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.runs/zcu106_hdmi_platform_v_mix_0_0_synth_1/zcu106_hdmi_platform_v_mix_0_0/prj'.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [SYN 201-201] Setting up clock 'ap_clk' with a period of 3.013ns.
INFO: [HLS 200-10] Analyzing design file 'd:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_mix_0_0/src/v_csc.cpp' ...
INFO: [HLS 200-10] Analyzing design file 'd:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_mix_0_0/src/v_dma.cpp' ...
INFO: [HLS 200-10] Analyzing design file 'd:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_mix_0_0/src/v_mix.cpp' ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:01:00 . Memory (MB): peak = 105.602 ; gain = 49.215
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:01:08 . Memory (MB): peak = 105.602 ; gain = 49.215
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<48, ap_uint<8> >.1' into 'hls::AXIGetBitFields<48, ap_uint<8> >' (D:/tools/xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<48, ap_uint<8> >' into 'AXIvideo2MultiPixStream' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_mix_0_0/src/v_mix.cpp:1718).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<48, ap_uint<8> >' into 'AXIvideo2MultiPixStream' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_mix_0_0/src/v_mix.cpp:1719).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<48, ap_uint<8> >' into 'AXIvideo2MultiPixStream' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_mix_0_0/src/v_mix.cpp:1720).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<2, 1920, ap_uint<16>, 0>::getval' into 'v_mix_420_to_422<true>' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_mix_0_0/src/v_csc.cpp:329).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<2, 1920, ap_uint<16>, 0>::insert_top_row' into 'hls::LineBuffer<2, 1920, ap_uint<16>, 0>::insert_bottom' (D:/tools/xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:873).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<2, 1920, ap_uint<16>, 0>::insert_bottom' into 'v_mix_420_to_422<true>' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_mix_0_0/src/v_csc.cpp:344).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<3, 1920, ap_uint<16>, 0>::getval' into 'v_mix_420_to_422<true>' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_mix_0_0/src/v_csc.cpp:396).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<3, 1920, ap_uint<16>, 0>::getval' into 'v_mix_420_to_422<true>' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_mix_0_0/src/v_csc.cpp:367).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<3, 1920, ap_uint<16>, 0>::insert_top_row' into 'hls::LineBuffer<3, 1920, ap_uint<16>, 0>::insert_bottom' (D:/tools/xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:873).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<3, 1920, ap_uint<16>, 0>::insert_bottom' into 'v_mix_420_to_422<true>' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_mix_0_0/src/v_csc.cpp:414).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:01:15 . Memory (MB): peak = 193.590 ; gain = 137.203
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_mix_0_0/src/v_csc.cpp:333: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:01:22 . Memory (MB): peak = 244.383 ; gain = 187.996
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' in function 'v_mix_yuv2rgb<true>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' in function 'v_mix_yuv2rgb<false>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' in function 'v_mix_upsample<false>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' in function 'v_mix_rgb2yuv<false>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1' in function 'v_mix_core_alpha<true, true>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1' in function 'v_mix_core_alpha<false, false>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' in function 'v_mix_444_to_422<false>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-4.1' in function 'v_mix_422_to_444<true>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' in function 'v_mix_422_to_444<false>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' in function 'v_mix_422_to_420<false>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3.1' in function 'v_mix_420_to_422<true>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' in function 'v_mix_420_to_422<false>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_mix_0_0/src/v_mix.cpp:1823) in function 'MultiPixStream2AXIvideo' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' in function 'Bytes2MultiPixStream<26>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_mix_0_0/src/v_dma.cpp:784) in function 'Bytes2MultiPixStream<19>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_mix_0_0/src/v_mix.cpp:1698) in function 'AXIvideo2MultiPixStream' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' in function 'v_mix_yuv2rgb<true>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' in function 'v_mix_yuv2rgb<true>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' in function 'v_mix_yuv2rgb<false>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' in function 'v_mix_upsample<false>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' in function 'v_mix_rgb2yuv<false>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1' in function 'v_mix_core_alpha<true, true>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.2' in function 'v_mix_core_alpha<true, true>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.3' in function 'v_mix_core_alpha<true, true>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.4' in function 'v_mix_core_alpha<true, true>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.4.1' in function 'v_mix_core_alpha<true, true>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1' in function 'v_mix_core_alpha<false, false>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.2' in function 'v_mix_core_alpha<false, false>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.3' in function 'v_mix_core_alpha<false, false>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.4' in function 'v_mix_core_alpha<false, false>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.4.1' in function 'v_mix_core_alpha<false, false>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' in function 'v_mix_444_to_422<false>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4.1.1' in function 'v_mix_422_to_444<true>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4.1.2' in function 'v_mix_422_to_444<true>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4.1.3' in function 'v_mix_422_to_444<true>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4.1.3.1' in function 'v_mix_422_to_444<true>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4.1.4' in function 'v_mix_422_to_444<true>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4.1.5' in function 'v_mix_422_to_444<true>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4.1.5.1' in function 'v_mix_422_to_444<true>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4.1.5.1.1' in function 'v_mix_422_to_444<true>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4.1.5.1.2' in function 'v_mix_422_to_444<true>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4.1.5.2' in function 'v_mix_422_to_444<true>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4.1.6' in function 'v_mix_422_to_444<true>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' in function 'v_mix_422_to_444<false>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' in function 'v_mix_422_to_420<false>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1.1' in function 'v_mix_420_to_422<true>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1.2' in function 'v_mix_420_to_422<true>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1.3' in function 'v_mix_420_to_422<true>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1.3.1' in function 'v_mix_420_to_422<true>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1.4' in function 'v_mix_420_to_422<true>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1.5' in function 'v_mix_420_to_422<true>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1.6' in function 'v_mix_420_to_422<true>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1.6.1' in function 'v_mix_420_to_422<true>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1.7' in function 'v_mix_420_to_422<true>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1.7.1' in function 'v_mix_420_to_422<true>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1.7.2' in function 'v_mix_420_to_422<true>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1.7.3' in function 'v_mix_420_to_422<true>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1.8' in function 'v_mix_420_to_422<true>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1.9' in function 'v_mix_420_to_422<true>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1.10' in function 'v_mix_420_to_422<true>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1.11' in function 'v_mix_420_to_422<true>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1.12' in function 'v_mix_420_to_422<true>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1.12.1' in function 'v_mix_420_to_422<true>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1.13' in function 'v_mix_420_to_422<true>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' in function 'v_mix_420_to_422<false>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1' (D:/tools/xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_core.h:171) in function 'MultiPixStream2AXIvideo' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.2' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_mix_0_0/src/v_mix.cpp:1841) in function 'MultiPixStream2AXIvideo' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.2.1' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_mix_0_0/src/v_mix.cpp:1843) in function 'MultiPixStream2AXIvideo' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' in function 'Bytes2MultiPixStream<26>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_mix_0_0/src/v_dma.cpp:798) in function 'Bytes2MultiPixStream<19>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_mix_0_0/src/v_mix.cpp:1711) in function 'AXIvideo2MultiPixStream' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1.1' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_mix_0_0/src/v_mix.cpp:1713) in function 'AXIvideo2MultiPixStream' completely.
INFO: [XFORM 203-102] Partitioning array 'PixBufVal.val.V' automatically.
INFO: [XFORM 203-102] Partitioning array 'PixBufVal.val.V.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'mapComp' in dimension 1 automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'srcLayer7Alpha.V.val' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'srcLayer7Alphax.V.val' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'outLayer7.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'outYuv.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'outLayer6.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'srcLayer7x.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'out422.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'out420.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'srcLayer0.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'srcLayer0Yuv422.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'srcLayer0Yuv.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'outLayer0.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'srcLayer1.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'srcLayer1x.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'outLayer1.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'srcLayer1Yuv.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'srcLayer1Yuv422.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'srcLayer1Rgb.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'srcLayer2.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'srcLayer2x.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'outLayer2.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'srcLayer2Yuv.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'srcLayer2Yuv422.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'srcLayer2Rgb.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'srcLayer3.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'srcLayer3x.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'outLayer3.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'srcLayer3Yuv.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'srcLayer3Yuv422.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'srcLayer3Rgb.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'srcLayer4.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'srcLayer4x.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'outLayer4.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'srcLayer4Yuv.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'srcLayer4Yuv422.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'srcLayer4Rgb.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'srcLayer5.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'srcLayer5x.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'outLayer5.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'srcLayer5Yuv.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'srcLayer5Yuv422.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'srcLayer5Rgb.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'srcLayer6.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'srcLayer6x.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'srcLayer6Yuv.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'srcLayer6Yuv422.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'srcLayer6Rgb.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'srcLayer7.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'srcLayer7Yuv.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'srcLayer7Yuv422.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'srcLayer7Rgb.V.val.V' .
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V.5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val.V' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_mix_0_0/src/v_mix.cpp:1766) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'map'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val.V' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_mix_0_0/src/v_dma.cpp:766) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val.V' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_mix_0_0/src/v_mix.cpp:1671) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'map.1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val.V' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_mix_0_0/src/v_dma.cpp:766) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V.7' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val.V' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_mix_0_0/src/v_dma.cpp:766) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V.7' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val.V' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_mix_0_0/src/v_dma.cpp:766) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V.7' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val.V' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_mix_0_0/src/v_dma.cpp:766) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V.7' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val.V' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_mix_0_0/src/v_dma.cpp:766) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V.7' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V.7' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V' in dimension 1 completely.
INFO: [XFORM 203-712] Applying dataflow to function 'v_mix' , detected/extracted 67 process function(s): 
	 'v_mix.entry315'
	 'Block_._crit_edge1268_proc'
	 'AXIvideo2MultiPixStream'
	 'v_mix_420_to_422<false>146'
	 'v_mix_422_to_444<false>147'
	 'v_mix_yuv2rgb<false>148'
	 'Block_._crit_edge126813_proc'
	 'AXIMMvideo2Bytes<2>149'
	 'Bytes2MultiPixStream<19>150'
	 'v_mix_420_to_422<true>151'
	 'v_mix_422_to_444<true>152'
	 'v_mix_yuv2rgb<true>153'
	 'v_mix_upsample<false>154'
	 'v_mix_core_alpha<false, false>155'
	 'Block_._crit_edge126821_proc'
	 'AXIMMvideo2Bytes<2>156'
	 'Bytes2MultiPixStream<19>157'
	 'v_mix_420_to_422<true>158'
	 'v_mix_422_to_444<true>159'
	 'v_mix_yuv2rgb<true>160'
	 'v_mix_upsample<false>161'
	 'v_mix_core_alpha<false, false>162'
	 'Block_._crit_edge126829_proc'
	 'AXIMMvideo2Bytes<2>163'
	 'Bytes2MultiPixStream<19>164'
	 'v_mix_420_to_422<true>165'
	 'v_mix_422_to_444<true>166'
	 'v_mix_yuv2rgb<true>167'
	 'v_mix_upsample<false>168'
	 'v_mix_core_alpha<false, false>169'
	 'Block_._crit_edge126837_proc'
	 'AXIMMvideo2Bytes<2>170'
	 'Bytes2MultiPixStream<19>171'
	 'v_mix_420_to_422<true>172'
	 'v_mix_422_to_444<true>173'
	 'v_mix_yuv2rgb<true>174'
	 'v_mix_upsample<false>175'
	 'v_mix_core_alpha<false, false>176'
	 'Block_._crit_edge126845_proc'
	 'AXIMMvideo2Bytes<2>177'
	 'Bytes2MultiPixStream<19>178'
	 'v_mix_420_to_422<true>179'
	 'v_mix_422_to_444<true>180'
	 'v_mix_yuv2rgb<true>181'
	 'v_mix_upsample<false>182'
	 'v_mix_core_alpha<false, false>183'
	 'Block_._crit_edge126853_proc'
	 'AXIMMvideo2Bytes<2>'
	 'Bytes2MultiPixStream<19>'
	 'v_mix_420_to_422<true>184'
	 'v_mix_422_to_444<true>185'
	 'v_mix_yuv2rgb<true>186'
	 'v_mix_upsample<false>187'
	 'v_mix_core_alpha<false, false>188'
	 'Block_._crit_edge126861_proc'
	 'AXIMMvideo2Bytes<1>'
	 'Bytes2MultiPixStream<26>'
	 'v_mix_420_to_422<false>189'
	 'v_mix_422_to_444<false>190'
	 'v_mix_yuv2rgb<false>191'
	 'v_mix_upsample<false>192'
	 'v_mix_upsample_alpha<false>'
	 'v_mix_core_alpha<true, true>'
	 'v_mix_rgb2yuv<false>'
	 'v_mix_444_to_422<false>'
	 'v_mix_422_to_420<false>'
	 'MultiPixStream2AXIvideo'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'v_mix_yuv2rgb<true>186'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'v_mix_yuv2rgb<true>181'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'v_mix_yuv2rgb<true>174'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'v_mix_yuv2rgb<true>167'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'v_mix_yuv2rgb<true>160'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'v_mix_yuv2rgb<true>153'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'v_mix_420_to_422<true>184'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'v_mix_420_to_422<true>184'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'v_mix_420_to_422<true>179'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'v_mix_420_to_422<true>179'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'v_mix_420_to_422<true>172'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'v_mix_420_to_422<true>172'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'v_mix_420_to_422<true>165'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'v_mix_420_to_422<true>165'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'v_mix_420_to_422<true>158'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'v_mix_420_to_422<true>158'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'v_mix_420_to_422<true>151'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'v_mix_420_to_422<true>151'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:57 ; elapsed = 00:02:18 . Memory (MB): peak = 383.707 ; gain = 327.320
WARNING: [XFORM 203-631] Renaming function 'v_mix_yuv2rgb<true>186' to 'v_mix_yuv2rgb186' 
WARNING: [XFORM 203-631] Renaming function 'v_mix_yuv2rgb<true>181' to 'v_mix_yuv2rgb181' 
WARNING: [XFORM 203-631] Renaming function 'v_mix_yuv2rgb<true>174' to 'v_mix_yuv2rgb174' 
WARNING: [XFORM 203-631] Renaming function 'v_mix_yuv2rgb<true>167' to 'v_mix_yuv2rgb167' 
WARNING: [XFORM 203-631] Renaming function 'v_mix_yuv2rgb<true>160' to 'v_mix_yuv2rgb160' 
WARNING: [XFORM 203-631] Renaming function 'v_mix_yuv2rgb<true>153' to 'v_mix_yuv2rgb153' 
WARNING: [XFORM 203-631] Renaming function 'v_mix_yuv2rgb<false>191' to 'v_mix_yuv2rgb191' 
WARNING: [XFORM 203-631] Renaming function 'v_mix_yuv2rgb<false>148' to 'v_mix_yuv2rgb148' 
WARNING: [XFORM 203-631] Renaming function 'v_mix_upsample_alpha<false>' to 'v_mix_upsample_alpha' 
WARNING: [XFORM 203-631] Renaming function 'v_mix_upsample<false>192' to 'v_mix_upsample192' 
WARNING: [XFORM 203-631] Renaming function 'v_mix_upsample<false>187' to 'v_mix_upsample187' 
WARNING: [XFORM 203-631] Renaming function 'v_mix_upsample<false>182' to 'v_mix_upsample182' 
WARNING: [XFORM 203-631] Renaming function 'v_mix_upsample<false>175' to 'v_mix_upsample175' 
WARNING: [XFORM 203-631] Renaming function 'v_mix_upsample<false>168' to 'v_mix_upsample168' 
WARNING: [XFORM 203-631] Renaming function 'v_mix_upsample<false>161' to 'v_mix_upsample161' 
WARNING: [XFORM 203-631] Renaming function 'v_mix_upsample<false>154' to 'v_mix_upsample154' 
WARNING: [XFORM 203-631] Renaming function 'v_mix_core_alpha<true, true>' to 'v_mix_core_alpha' 
WARNING: [XFORM 203-631] Renaming function 'v_mix_core_alpha<false, false>188' to 'v_mix_core_alpha188' 
WARNING: [XFORM 203-631] Renaming function 'v_mix_core_alpha<false, false>183' to 'v_mix_core_alpha183' 
WARNING: [XFORM 203-631] Renaming function 'v_mix_core_alpha<false, false>176' to 'v_mix_core_alpha176' 
WARNING: [XFORM 203-631] Renaming function 'v_mix_core_alpha<false, false>169' to 'v_mix_core_alpha169' 
WARNING: [XFORM 203-631] Renaming function 'v_mix_core_alpha<false, false>162' to 'v_mix_core_alpha162' 
WARNING: [XFORM 203-631] Renaming function 'v_mix_core_alpha<false, false>155' to 'v_mix_core_alpha155' 
WARNING: [XFORM 203-631] Renaming function 'v_mix_444_to_422<false>' to 'v_mix_444_to_422' 
WARNING: [XFORM 203-631] Renaming function 'v_mix_422_to_444<true>185' to 'v_mix_422_to_444185' 
WARNING: [XFORM 203-631] Renaming function 'v_mix_422_to_444<true>180' to 'v_mix_422_to_444180' 
WARNING: [XFORM 203-631] Renaming function 'v_mix_422_to_444<true>173' to 'v_mix_422_to_444173' 
WARNING: [XFORM 203-631] Renaming function 'v_mix_422_to_444<true>166' to 'v_mix_422_to_444166' 
WARNING: [XFORM 203-631] Renaming function 'v_mix_422_to_444<true>159' to 'v_mix_422_to_444159' 
WARNING: [XFORM 203-631] Renaming function 'v_mix_422_to_444<true>152' to 'v_mix_422_to_444152' 
WARNING: [XFORM 203-631] Renaming function 'v_mix_422_to_444<false>190' to 'v_mix_422_to_444190' 
WARNING: [XFORM 203-631] Renaming function 'v_mix_422_to_444<false>147' to 'v_mix_422_to_444147' 
WARNING: [XFORM 203-631] Renaming function 'v_mix_422_to_420<false>' to 'v_mix_422_to_420' 
WARNING: [XFORM 203-631] Renaming function 'v_mix_420_to_422<true>184' to 'v_mix_420_to_422184' 
WARNING: [XFORM 203-631] Renaming function 'v_mix_420_to_422<true>179' to 'v_mix_420_to_422179' 
WARNING: [XFORM 203-631] Renaming function 'v_mix_420_to_422<true>172' to 'v_mix_420_to_422172' 
WARNING: [XFORM 203-631] Renaming function 'v_mix_420_to_422<true>165' to 'v_mix_420_to_422165' 
WARNING: [XFORM 203-631] Renaming function 'v_mix_420_to_422<true>158' to 'v_mix_420_to_422158' 
WARNING: [XFORM 203-631] Renaming function 'v_mix_420_to_422<true>151' to 'v_mix_420_to_422151' 
WARNING: [XFORM 203-631] Renaming function 'v_mix_420_to_422<false>189' to 'v_mix_420_to_422189' 
WARNING: [XFORM 203-631] Renaming function 'v_mix_420_to_422<false>146' to 'v_mix_420_to_422146' 
WARNING: [XFORM 203-631] Renaming function 'MultiPixStream2AXIvideo' to 'MultiPixStream2AXIvi' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_mix_0_0/src/v_mix.cpp:171:53)
WARNING: [XFORM 203-631] Renaming function 'Bytes2MultiPixStream<26>' to 'Bytes2MultiPixStream' 
WARNING: [XFORM 203-631] Renaming function 'Bytes2MultiPixStream<19>178' to 'Bytes2MultiPixStream.1' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_mix_0_0/src/v_dma.cpp:774:24)
WARNING: [XFORM 203-631] Renaming function 'Bytes2MultiPixStream<19>171' to 'Bytes2MultiPixStream.2' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_mix_0_0/src/v_dma.cpp:774:24)
WARNING: [XFORM 203-631] Renaming function 'Bytes2MultiPixStream<19>164' to 'Bytes2MultiPixStream.3' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_mix_0_0/src/v_dma.cpp:774:24)
WARNING: [XFORM 203-631] Renaming function 'Bytes2MultiPixStream<19>157' to 'Bytes2MultiPixStream.4' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_mix_0_0/src/v_dma.cpp:774:24)
WARNING: [XFORM 203-631] Renaming function 'Bytes2MultiPixStream<19>150' to 'Bytes2MultiPixStream.5' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_mix_0_0/src/v_dma.cpp:774:24)
WARNING: [XFORM 203-631] Renaming function 'Bytes2MultiPixStream<19>' to 'Bytes2MultiPixStream.6' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_mix_0_0/src/v_dma.cpp:774:24)
WARNING: [XFORM 203-631] Renaming function 'Block_._crit_edge1268_proc' to 'Block_._crit_edge126' 
WARNING: [XFORM 203-631] Renaming function 'Block_._crit_edge126861_proc' to 'Block_._crit_edge126.1' 
WARNING: [XFORM 203-631] Renaming function 'Block_._crit_edge126853_proc' to 'Block_._crit_edge126.2' 
WARNING: [XFORM 203-631] Renaming function 'Block_._crit_edge126845_proc' to 'Block_._crit_edge126.3' 
WARNING: [XFORM 203-631] Renaming function 'Block_._crit_edge126837_proc' to 'Block_._crit_edge126.4' 
WARNING: [XFORM 203-631] Renaming function 'Block_._crit_edge126829_proc' to 'Block_._crit_edge126.5' 
WARNING: [XFORM 203-631] Renaming function 'Block_._crit_edge126821_proc' to 'Block_._crit_edge126.6' 
WARNING: [XFORM 203-631] Renaming function 'Block_._crit_edge126813_proc' to 'Block_._crit_edge126.7' 
WARNING: [XFORM 203-631] Renaming function 'AXIvideo2MultiPixStream' to 'AXIvideo2MultiPixStr' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_mix_0_0/src/v_mix.cpp:49:4)
WARNING: [XFORM 203-631] Renaming function 'AXIMMvideo2Bytes<2>177' to 'AXIMMvideo2Bytes177' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_mix_0_0/src/v_dma.cpp:54:36)
WARNING: [XFORM 203-631] Renaming function 'AXIMMvideo2Bytes<2>170' to 'AXIMMvideo2Bytes170' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_mix_0_0/src/v_dma.cpp:54:36)
WARNING: [XFORM 203-631] Renaming function 'AXIMMvideo2Bytes<2>163' to 'AXIMMvideo2Bytes163' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_mix_0_0/src/v_dma.cpp:54:36)
WARNING: [XFORM 203-631] Renaming function 'AXIMMvideo2Bytes<2>156' to 'AXIMMvideo2Bytes156' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_mix_0_0/src/v_dma.cpp:54:36)
WARNING: [XFORM 203-631] Renaming function 'AXIMMvideo2Bytes<2>149' to 'AXIMMvideo2Bytes149' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_mix_0_0/src/v_dma.cpp:54:36)
INFO: [XFORM 203-811] Inferring multiple bus burst read of variable length on port 'srcImg.V' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_mix_0_0/src/v_dma.cpp:35:56). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [XFORM 203-811] Inferring multiple bus burst read of variable length on port 'srcImg.V' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_mix_0_0/src/v_dma.cpp:69:57). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [XFORM 203-811] Inferring multiple bus burst read of variable length on port 'srcImg.V' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_mix_0_0/src/v_dma.cpp:81:60). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [XFORM 203-811] Inferring multiple bus burst read of variable length on port 'HwReg.layer5_buf1.V' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_mix_0_0/src/v_dma.cpp:69:57). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [XFORM 203-811] Inferring multiple bus burst read of variable length on port 'HwReg.layer5_buf1.V' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_mix_0_0/src/v_dma.cpp:81:60). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [XFORM 203-811] Inferring multiple bus burst read of variable length on port 'HwReg.layer4_buf1.V' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_mix_0_0/src/v_dma.cpp:69:57). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [XFORM 203-811] Inferring multiple bus burst read of variable length on port 'HwReg.layer4_buf1.V' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_mix_0_0/src/v_dma.cpp:81:60). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [XFORM 203-811] Inferring multiple bus burst read of variable length on port 'HwReg.layer3_buf1.V' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_mix_0_0/src/v_dma.cpp:69:57). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [XFORM 203-811] Inferring multiple bus burst read of variable length on port 'HwReg.layer3_buf1.V' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_mix_0_0/src/v_dma.cpp:81:60). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [XFORM 203-811] Inferring multiple bus burst read of variable length on port 'HwReg.layer2_buf1.V' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_mix_0_0/src/v_dma.cpp:69:57). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [XFORM 203-811] Inferring multiple bus burst read of variable length on port 'HwReg.layer2_buf1.V' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_mix_0_0/src/v_dma.cpp:81:60). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [XFORM 203-811] Inferring multiple bus burst read of variable length on port 'HwReg.layer1_buf1.V' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_mix_0_0/src/v_dma.cpp:69:57). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [XFORM 203-811] Inferring multiple bus burst read of variable length on port 'HwReg.layer1_buf1.V' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_mix_0_0/src/v_dma.cpp:81:60). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf_y.val[1].V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf_y.val[0].V'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'linebuf_y.val[1].V'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'linebuf_y.val[0].V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf_c.val[1].V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf_c.val[0].V'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'linebuf_c.val[1].V'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'linebuf_c.val[0].V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf_y.val[0].V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf_y.val[1].V'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'linebuf_y.val[0].V'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'linebuf_y.val[1].V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf_c.val[0].V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf_c.val[1].V'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'linebuf_c.val[0].V'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'linebuf_c.val[1].V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf_y.val[1].V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf_y.val[0].V'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'linebuf_y.val[1].V'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'linebuf_y.val[0].V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf_c.val[1].V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf_c.val[0].V'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'linebuf_c.val[1].V'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'linebuf_c.val[0].V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf_y.val[1].V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf_y.val[0].V'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'linebuf_y.val[1].V'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'linebuf_y.val[0].V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf_c.val[0].V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf_c.val[1].V'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'linebuf_c.val[0].V'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'linebuf_c.val[1].V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf_y.val[1].V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf_y.val[0].V'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'linebuf_y.val[1].V'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'linebuf_y.val[0].V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf_c.val[0].V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf_c.val[1].V'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'linebuf_c.val[0].V'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'linebuf_c.val[1].V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf_y.val[1].V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf_y.val[0].V'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'linebuf_y.val[1].V'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'linebuf_y.val[0].V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf_c.val[0].V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf_c.val[1].V'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'linebuf_c.val[0].V'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'linebuf_c.val[1].V'.
WARNING: [SYN 201-506] Unknown intrinsic op [_ssdm_op_SpecLicense]
WARNING: [SYN 201-506] Unknown intrinsic op [_ssdm_op_SpecLicense]
WARNING: [SYN 201-506] Unknown intrinsic op [_ssdm_op_SpecLicense]
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:58 ; elapsed = 00:03:35 . Memory (MB): peak = 1076.867 ; gain = 1020.480
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'v_mix' ...
WARNING: [SYN 201-103] Legalizing function name 'v_mix.entry31510' to 'v_mix_entry31510'.
WARNING: [SYN 201-103] Legalizing function name 'Block_._crit_edge126' to 'Block_crit_edge126'.
WARNING: [SYN 201-103] Legalizing function name 'reg<unsigned short>' to 'reg_unsigned_short_s'.
WARNING: [SYN 201-103] Legalizing function name 'Block_._crit_edge126.7' to 'Block_crit_edge126_7'.
WARNING: [SYN 201-103] Legalizing function name 'Bytes2MultiPixStream.5' to 'Bytes2MultiPixStream_5'.
WARNING: [SYN 201-103] Legalizing function name 'Block_._crit_edge126.6' to 'Block_crit_edge126_6'.
WARNING: [SYN 201-103] Legalizing function name 'Bytes2MultiPixStream.4' to 'Bytes2MultiPixStream_4'.
WARNING: [SYN 201-103] Legalizing function name 'Block_._crit_edge126.5' to 'Block_crit_edge126_5'.
WARNING: [SYN 201-103] Legalizing function name 'Bytes2MultiPixStream.3' to 'Bytes2MultiPixStream_3'.
WARNING: [SYN 201-103] Legalizing function name 'Block_._crit_edge126.4' to 'Block_crit_edge126_4'.
WARNING: [SYN 201-103] Legalizing function name 'Bytes2MultiPixStream.2' to 'Bytes2MultiPixStream_2'.
WARNING: [SYN 201-103] Legalizing function name 'Block_._crit_edge126.3' to 'Block_crit_edge126_3'.
WARNING: [SYN 201-103] Legalizing function name 'Bytes2MultiPixStream.1' to 'Bytes2MultiPixStream_1'.
WARNING: [SYN 201-103] Legalizing function name 'Block_._crit_edge126.2' to 'Block_crit_edge126_2'.
WARNING: [SYN 201-103] Legalizing function name 'AXIMMvideo2Bytes<2>' to 'AXIMMvideo2Bytes_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'Bytes2MultiPixStream.6' to 'Bytes2MultiPixStream_6'.
WARNING: [SYN 201-103] Legalizing function name 'Block_._crit_edge126.1' to 'Block_crit_edge126_1'.
WARNING: [SYN 201-103] Legalizing function name 'AXIMMvideo2Bytes<1>' to 'AXIMMvideo2Bytes_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'v_mix_rgb2yuv<false>' to 'v_mix_rgb2yuv_false_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_entry31510'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 219.699 seconds; current allocated memory: 994.124 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.911 seconds; current allocated memory: 994.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_crit_edge126'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.856 seconds; current allocated memory: 995.047 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.981 seconds; current allocated memory: 995.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_unsigned_short_s'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.136 seconds; current allocated memory: 995.434 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.336 seconds; current allocated memory: 995.467 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStr'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.718 seconds; current allocated memory: 995.817 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.625 seconds; current allocated memory: 996.183 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_420_to_422146'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.189 seconds; current allocated memory: 996.400 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.699 seconds; current allocated memory: 996.623 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_422_to_444147'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.517 seconds; current allocated memory: 996.839 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.832 seconds; current allocated memory: 997.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_yuv2rgb148'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.438 seconds; current allocated memory: 997.263 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.797 seconds; current allocated memory: 997.476 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_crit_edge126_7'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.877 seconds; current allocated memory: 997.494 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.291 seconds; current allocated memory: 997.534 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIMMvideo2Bytes149'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.614 seconds; current allocated memory: 998.782 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 7.176 seconds; current allocated memory: 999.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bytes2MultiPixStream_5'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.593 seconds; current allocated memory: 1000.254 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.708 seconds; current allocated memory: 1000.540 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_420_to_422151'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.355 seconds; current allocated memory: 1001.118 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.616 seconds; current allocated memory: 1001.576 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_422_to_444152'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.258 seconds; current allocated memory: 1002.056 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.539 seconds; current allocated memory: 1002.529 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_yuv2rgb153'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.253 seconds; current allocated memory: 1003.099 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.745 seconds; current allocated memory: 1003.616 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_upsample154'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.374 seconds; current allocated memory: 1003.833 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.957 seconds; current allocated memory: 1004.058 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_core_alpha155'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.998 seconds; current allocated memory: 1004.619 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.192 seconds; current allocated memory: 1005.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_crit_edge126_6'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.187 seconds; current allocated memory: 1005.288 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.292 seconds; current allocated memory: 1005.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIMMvideo2Bytes156'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.942 seconds; current allocated memory: 1006.558 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 7.352 seconds; current allocated memory: 1007.706 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bytes2MultiPixStream_4'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.069 seconds; current allocated memory: 1008.036 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.858 seconds; current allocated memory: 1008.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_420_to_422158'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.044 seconds; current allocated memory: 1008.869 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.904 seconds; current allocated memory: 1009.327 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_422_to_444159'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.473 seconds; current allocated memory: 1009.807 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.718 seconds; current allocated memory: 1010.243 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_yuv2rgb160'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.82 seconds; current allocated memory: 1010.803 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.824 seconds; current allocated memory: 1011.313 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_upsample161'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.737 seconds; current allocated memory: 1011.528 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.729 seconds; current allocated memory: 1011.744 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_core_alpha162'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.513 seconds; current allocated memory: 1012.111 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.554 seconds; current allocated memory: 1012.577 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_crit_edge126_5'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.435 seconds; current allocated memory: 1012.613 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 1012.654 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIMMvideo2Bytes163'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.74 seconds; current allocated memory: 1013.869 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 7.729 seconds; current allocated memory: 1015.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bytes2MultiPixStream_3'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.987 seconds; current allocated memory: 1015.356 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.696 seconds; current allocated memory: 1015.642 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_420_to_422165'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.683 seconds; current allocated memory: 1016.173 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.664 seconds; current allocated memory: 1016.632 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_422_to_444166'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.623 seconds; current allocated memory: 1017.112 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.637 seconds; current allocated memory: 1017.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_yuv2rgb167'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.474 seconds; current allocated memory: 1018.109 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.659 seconds; current allocated memory: 1018.619 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_upsample168'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.059 seconds; current allocated memory: 1018.834 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.315 seconds; current allocated memory: 1019.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_core_alpha169'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.5 seconds; current allocated memory: 1019.454 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.442 seconds; current allocated memory: 1019.921 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_crit_edge126_4'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.459 seconds; current allocated memory: 1019.954 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.341 seconds; current allocated memory: 1019.995 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIMMvideo2Bytes170'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.838 seconds; current allocated memory: 1021.173 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 7.444 seconds; current allocated memory: 1022.351 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bytes2MultiPixStream_2'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.871 seconds; current allocated memory: 1022.681 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.895 seconds; current allocated memory: 1022.925 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_420_to_422172'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.775 seconds; current allocated memory: 1023.472 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.2 seconds; current allocated memory: 1023.967 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_422_to_444173'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.7 seconds; current allocated memory: 1.000 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.689 seconds; current allocated memory: 1.001 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_yuv2rgb174'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.475 seconds; current allocated memory: 1.001 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.931 seconds; current allocated memory: 1.002 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_upsample175'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.377 seconds; current allocated memory: 1.002 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.006 seconds; current allocated memory: 1.002 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_core_alpha176'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.835 seconds; current allocated memory: 1.003 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.699 seconds; current allocated memory: 1.003 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_crit_edge126_3'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.821 seconds; current allocated memory: 1.003 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.332 seconds; current allocated memory: 1.003 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIMMvideo2Bytes177'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.907 seconds; current allocated memory: 1.004 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 7.355 seconds; current allocated memory: 1.006 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bytes2MultiPixStream_1'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.157 seconds; current allocated memory: 1.006 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.839 seconds; current allocated memory: 1.006 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_420_to_422179'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.706 seconds; current allocated memory: 1.007 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.999 seconds; current allocated memory: 1.007 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_422_to_444180'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.938 seconds; current allocated memory: 1.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.925 seconds; current allocated memory: 1.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_yuv2rgb181'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.744 seconds; current allocated memory: 1.009 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.088 seconds; current allocated memory: 1.009 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_upsample182'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.063 seconds; current allocated memory: 1.009 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.941 seconds; current allocated memory: 1.009 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_core_alpha183'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.528 seconds; current allocated memory: 1.010 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.464 seconds; current allocated memory: 1.010 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_crit_edge126_2'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.619 seconds; current allocated memory: 1.010 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.335 seconds; current allocated memory: 1.010 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIMMvideo2Bytes_2_s'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.761 seconds; current allocated memory: 1.012 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 7.334 seconds; current allocated memory: 1.013 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bytes2MultiPixStream_6'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.393 seconds; current allocated memory: 1.013 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.073 seconds; current allocated memory: 1.013 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_420_to_422184'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.812 seconds; current allocated memory: 1.014 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.48 seconds; current allocated memory: 1.014 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_422_to_444185'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.21 seconds; current allocated memory: 1.015 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.123 seconds; current allocated memory: 1.015 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_yuv2rgb186'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.666 seconds; current allocated memory: 1.016 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.944 seconds; current allocated memory: 1.016 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_upsample187'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.522 seconds; current allocated memory: 1.016 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.033 seconds; current allocated memory: 1.017 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_core_alpha188'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.462 seconds; current allocated memory: 1.017 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.583 seconds; current allocated memory: 1.017 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_crit_edge126_1'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.729 seconds; current allocated memory: 1.017 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.484 seconds; current allocated memory: 1.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIMMvideo2Bytes_1_s'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.581 seconds; current allocated memory: 1.018 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.932 seconds; current allocated memory: 1.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bytes2MultiPixStream'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.376 seconds; current allocated memory: 1.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.979 seconds; current allocated memory: 1.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_420_to_422189'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.728 seconds; current allocated memory: 1.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.886 seconds; current allocated memory: 1.020 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_422_to_444190'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.701 seconds; current allocated memory: 1.020 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.855 seconds; current allocated memory: 1.020 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_yuv2rgb191'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.543 seconds; current allocated memory: 1.020 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.798 seconds; current allocated memory: 1.021 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_upsample192'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.493 seconds; current allocated memory: 1.021 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 1.021 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_upsample_alpha'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.415 seconds; current allocated memory: 1.021 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.729 seconds; current allocated memory: 1.021 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_core_alpha'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.02 seconds; current allocated memory: 1.022 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.116 seconds; current allocated memory: 1.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_rgb2yuv_false_s'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.724 seconds; current allocated memory: 1.023 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.703 seconds; current allocated memory: 1.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_444_to_422'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.234 seconds; current allocated memory: 1.023 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.682 seconds; current allocated memory: 1.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_422_to_420'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.238 seconds; current allocated memory: 1.023 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.673 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MultiPixStream2AXIvi'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.227 seconds; current allocated memory: 1.024 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.198 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.305 seconds; current allocated memory: 1.026 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 20.406 seconds; current allocated memory: 1.039 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_entry31510'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_entry31510'.
INFO: [HLS 200-111]  Elapsed time: 14.044 seconds; current allocated memory: 1.040 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_crit_edge126'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_crit_edge126'.
INFO: [HLS 200-111]  Elapsed time: 3.213 seconds; current allocated memory: 1.041 GB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_unsigned_short_s'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_unsigned_short_s'.
INFO: [HLS 200-111]  Elapsed time: 1.195 seconds; current allocated memory: 1.041 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStr'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStr'.
INFO: [HLS 200-111]  Elapsed time: 0.419 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_420_to_422146'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_420_to_422146'.
INFO: [HLS 200-111]  Elapsed time: 2.423 seconds; current allocated memory: 1.043 GB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_422_to_444147'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_422_to_444147'.
INFO: [HLS 200-111]  Elapsed time: 0.911 seconds; current allocated memory: 1.043 GB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_yuv2rgb148'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_yuv2rgb148'.
INFO: [HLS 200-111]  Elapsed time: 0.893 seconds; current allocated memory: 1.044 GB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_crit_edge126_7'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_crit_edge126_7'.
INFO: [HLS 200-111]  Elapsed time: 0.908 seconds; current allocated memory: 1.044 GB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIMMvideo2Bytes149'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIMMvideo2Bytes149'.
INFO: [HLS 200-111]  Elapsed time: 0.848 seconds; current allocated memory: 1.046 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bytes2MultiPixStream_5'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bytes2MultiPixStream_5'.
INFO: [HLS 200-111]  Elapsed time: 6 seconds; current allocated memory: 1.047 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_420_to_422151'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'v_mix_420_to_422151_linebuf_y_val_0_V' to 'v_mix_420_to_4221bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_mix_420_to_422151_linebuf_y_val_1_V' to 'v_mix_420_to_4221cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_mix_420_to_422151_linebuf_c_val_0_V' to 'v_mix_420_to_4221dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_mix_420_to_422151_linebuf_c_val_1_V' to 'v_mix_420_to_4221eOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_420_to_422151'.
INFO: [HLS 200-111]  Elapsed time: 1.705 seconds; current allocated memory: 1.048 GB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_422_to_444152'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_422_to_444152'.
INFO: [HLS 200-111]  Elapsed time: 1.68 seconds; current allocated memory: 1.048 GB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_yuv2rgb153'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'v_mix_mul_mul_11ns_8s_18_1_1' to 'v_mix_mul_mul_11nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_mix_mul_mul_8s_12ns_20_1_1' to 'v_mix_mul_mul_8s_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_mix_mac_muladd_10ns_8s_18s_18_1_1' to 'v_mix_mac_muladd_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_mix_mul_mul_13ns_8s_21_1_1' to 'v_mix_mul_mul_13nibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'v_mix_mac_muladd_hbi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_mix_mul_mul_11nfYi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_mix_mul_mul_13nibs': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_mix_mul_mul_8s_g8j': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_yuv2rgb153'.
INFO: [HLS 200-111]  Elapsed time: 1.78 seconds; current allocated memory: 1.049 GB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_upsample154'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_upsample154'.
INFO: [HLS 200-111]  Elapsed time: 1.63 seconds; current allocated memory: 1.050 GB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_core_alpha155'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_core_alpha155'.
INFO: [HLS 200-111]  Elapsed time: 0.832 seconds; current allocated memory: 1.051 GB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_crit_edge126_6'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_crit_edge126_6'.
INFO: [HLS 200-111]  Elapsed time: 1.759 seconds; current allocated memory: 1.051 GB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIMMvideo2Bytes156'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIMMvideo2Bytes156'.
INFO: [HLS 200-111]  Elapsed time: 0.695 seconds; current allocated memory: 1.054 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bytes2MultiPixStream_4'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bytes2MultiPixStream_4'.
INFO: [HLS 200-111]  Elapsed time: 5.719 seconds; current allocated memory: 1.054 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_420_to_422158'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'v_mix_420_to_422158_linebuf_y_val_0_V' to 'v_mix_420_to_4221jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_mix_420_to_422158_linebuf_y_val_1_V' to 'v_mix_420_to_4221kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_mix_420_to_422158_linebuf_c_val_0_V' to 'v_mix_420_to_4221lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_mix_420_to_422158_linebuf_c_val_1_V' to 'v_mix_420_to_4221mb6' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_420_to_422158'.
INFO: [HLS 200-111]  Elapsed time: 1.44 seconds; current allocated memory: 1.055 GB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_422_to_444159'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_422_to_444159'.
INFO: [HLS 200-111]  Elapsed time: 1.352 seconds; current allocated memory: 1.056 GB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_yuv2rgb160'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'v_mix_mac_muladd_hbi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_mix_mul_mul_11nfYi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_mix_mul_mul_13nibs': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_mix_mul_mul_8s_g8j': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_yuv2rgb160'.
INFO: [HLS 200-111]  Elapsed time: 1.342 seconds; current allocated memory: 1.057 GB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_upsample161'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_upsample161'.
INFO: [HLS 200-111]  Elapsed time: 1.279 seconds; current allocated memory: 1.057 GB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_core_alpha162'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_core_alpha162'.
INFO: [HLS 200-111]  Elapsed time: 0.636 seconds; current allocated memory: 1.059 GB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_crit_edge126_5'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_crit_edge126_5'.
INFO: [HLS 200-111]  Elapsed time: 1.12 seconds; current allocated memory: 1.059 GB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIMMvideo2Bytes163'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIMMvideo2Bytes163'.
INFO: [HLS 200-111]  Elapsed time: 0.491 seconds; current allocated memory: 1.061 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bytes2MultiPixStream_3'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bytes2MultiPixStream_3'.
INFO: [HLS 200-111]  Elapsed time: 4.638 seconds; current allocated memory: 1.061 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_420_to_422165'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'v_mix_420_to_422165_linebuf_y_val_0_V' to 'v_mix_420_to_4221ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_mix_420_to_422165_linebuf_y_val_1_V' to 'v_mix_420_to_4221ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_mix_420_to_422165_linebuf_c_val_0_V' to 'v_mix_420_to_4221pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_mix_420_to_422165_linebuf_c_val_1_V' to 'v_mix_420_to_4221qcK' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_420_to_422165'.
INFO: [HLS 200-111]  Elapsed time: 1.416 seconds; current allocated memory: 1.062 GB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_422_to_444166'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_422_to_444166'.
INFO: [HLS 200-111]  Elapsed time: 1.19 seconds; current allocated memory: 1.063 GB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_yuv2rgb167'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'v_mix_mac_muladd_hbi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_mix_mul_mul_11nfYi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_mix_mul_mul_13nibs': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_mix_mul_mul_8s_g8j': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_yuv2rgb167'.
INFO: [HLS 200-111]  Elapsed time: 1.157 seconds; current allocated memory: 1.064 GB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_upsample168'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_upsample168'.
INFO: [HLS 200-111]  Elapsed time: 1.278 seconds; current allocated memory: 1.065 GB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_core_alpha169'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_core_alpha169'.
INFO: [HLS 200-111]  Elapsed time: 0.615 seconds; current allocated memory: 1.066 GB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_crit_edge126_4'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_crit_edge126_4'.
INFO: [HLS 200-111]  Elapsed time: 1.04 seconds; current allocated memory: 1.066 GB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIMMvideo2Bytes170'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIMMvideo2Bytes170'.
INFO: [HLS 200-111]  Elapsed time: 0.499 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bytes2MultiPixStream_2'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bytes2MultiPixStream_2'.
INFO: [HLS 200-111]  Elapsed time: 4.803 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_420_to_422172'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'v_mix_420_to_422172_linebuf_y_val_0_V' to 'v_mix_420_to_4221rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_mix_420_to_422172_linebuf_y_val_1_V' to 'v_mix_420_to_4221sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_mix_420_to_422172_linebuf_c_val_0_V' to 'v_mix_420_to_4221tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_mix_420_to_422172_linebuf_c_val_1_V' to 'v_mix_420_to_4221udo' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_420_to_422172'.
INFO: [HLS 200-111]  Elapsed time: 1.464 seconds; current allocated memory: 1.070 GB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_422_to_444173'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_422_to_444173'.
INFO: [HLS 200-111]  Elapsed time: 1.767 seconds; current allocated memory: 1.071 GB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_yuv2rgb174'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'v_mix_mac_muladd_hbi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_mix_mul_mul_11nfYi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_mix_mul_mul_13nibs': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_mix_mul_mul_8s_g8j': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_yuv2rgb174'.
INFO: [HLS 200-111]  Elapsed time: 1.337 seconds; current allocated memory: 1.072 GB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_upsample175'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_upsample175'.
INFO: [HLS 200-111]  Elapsed time: 1.557 seconds; current allocated memory: 1.072 GB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_core_alpha176'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_core_alpha176'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 1.073 GB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_crit_edge126_3'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_crit_edge126_3'.
INFO: [HLS 200-111]  Elapsed time: 0.923 seconds; current allocated memory: 1.073 GB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIMMvideo2Bytes177'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIMMvideo2Bytes177'.
INFO: [HLS 200-111]  Elapsed time: 0.505 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bytes2MultiPixStream_1'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bytes2MultiPixStream_1'.
INFO: [HLS 200-111]  Elapsed time: 3.908 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_420_to_422179'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'v_mix_420_to_422179_linebuf_y_val_0_V' to 'v_mix_420_to_4221vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_mix_420_to_422179_linebuf_y_val_1_V' to 'v_mix_420_to_4221wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_mix_420_to_422179_linebuf_c_val_0_V' to 'v_mix_420_to_4221xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_mix_420_to_422179_linebuf_c_val_1_V' to 'v_mix_420_to_4221yd2' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_420_to_422179'.
INFO: [HLS 200-111]  Elapsed time: 1.158 seconds; current allocated memory: 1.078 GB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_422_to_444180'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_422_to_444180'.
INFO: [HLS 200-111]  Elapsed time: 1.215 seconds; current allocated memory: 1.078 GB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_yuv2rgb181'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'v_mix_mac_muladd_hbi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_mix_mul_mul_11nfYi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_mix_mul_mul_13nibs': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_mix_mul_mul_8s_g8j': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_yuv2rgb181'.
INFO: [HLS 200-111]  Elapsed time: 1.214 seconds; current allocated memory: 1.079 GB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_upsample182'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_upsample182'.
INFO: [HLS 200-111]  Elapsed time: 1.349 seconds; current allocated memory: 1.080 GB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_core_alpha183'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_core_alpha183'.
INFO: [HLS 200-111]  Elapsed time: 0.623 seconds; current allocated memory: 1.081 GB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_crit_edge126_2'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_crit_edge126_2'.
INFO: [HLS 200-111]  Elapsed time: 0.987 seconds; current allocated memory: 1.081 GB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIMMvideo2Bytes_2_s'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIMMvideo2Bytes_2_s'.
INFO: [HLS 200-111]  Elapsed time: 0.609 seconds; current allocated memory: 1.083 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bytes2MultiPixStream_6'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bytes2MultiPixStream_6'.
INFO: [HLS 200-111]  Elapsed time: 4.243 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_420_to_422184'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'v_mix_420_to_422184_linebuf_y_val_0_V' to 'v_mix_420_to_4221zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_mix_420_to_422184_linebuf_y_val_1_V' to 'v_mix_420_to_4221Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_mix_420_to_422184_linebuf_c_val_0_V' to 'v_mix_420_to_4221Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_mix_420_to_422184_linebuf_c_val_1_V' to 'v_mix_420_to_4221CeG' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_420_to_422184'.
INFO: [HLS 200-111]  Elapsed time: 1.223 seconds; current allocated memory: 1.085 GB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_422_to_444185'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_422_to_444185'.
INFO: [HLS 200-111]  Elapsed time: 1.225 seconds; current allocated memory: 1.085 GB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_yuv2rgb186'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'v_mix_mac_muladd_hbi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_mix_mul_mul_11nfYi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_mix_mul_mul_13nibs': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_mix_mul_mul_8s_g8j': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_yuv2rgb186'.
INFO: [HLS 200-111]  Elapsed time: 1.199 seconds; current allocated memory: 1.087 GB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_upsample187'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_upsample187'.
INFO: [HLS 200-111]  Elapsed time: 1.394 seconds; current allocated memory: 1.087 GB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_core_alpha188'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_core_alpha188'.
INFO: [HLS 200-111]  Elapsed time: 0.747 seconds; current allocated memory: 1.088 GB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_crit_edge126_1'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_crit_edge126_1'.
INFO: [HLS 200-111]  Elapsed time: 1.077 seconds; current allocated memory: 1.088 GB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIMMvideo2Bytes_1_s'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIMMvideo2Bytes_1_s'.
INFO: [HLS 200-111]  Elapsed time: 0.427 seconds; current allocated memory: 1.089 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bytes2MultiPixStream'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bytes2MultiPixStream'.
INFO: [HLS 200-111]  Elapsed time: 2.604 seconds; current allocated memory: 1.090 GB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_420_to_422189'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_420_to_422189'.
INFO: [HLS 200-111]  Elapsed time: 0.717 seconds; current allocated memory: 1.090 GB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_422_to_444190'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_422_to_444190'.
INFO: [HLS 200-111]  Elapsed time: 0.602 seconds; current allocated memory: 1.091 GB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_yuv2rgb191'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_yuv2rgb191'.
INFO: [HLS 200-111]  Elapsed time: 0.657 seconds; current allocated memory: 1.091 GB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_upsample192'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_upsample192'.
INFO: [HLS 200-111]  Elapsed time: 0.569 seconds; current allocated memory: 1.092 GB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_upsample_alpha'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_upsample_alpha'.
INFO: [HLS 200-111]  Elapsed time: 0.642 seconds; current allocated memory: 1.092 GB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_core_alpha'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'v_mix_mul_mul_9ns_16ns_17_1_1' to 'v_mix_mul_mul_9nsDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_mix_ama_submuladd_8ns_8ns_9ns_16ns_16_1_1' to 'v_mix_ama_submulaEe0' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'v_mix_ama_submulaEe0': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_mix_mul_mul_9nsDeQ': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_core_alpha'.
INFO: [HLS 200-111]  Elapsed time: 0.624 seconds; current allocated memory: 1.093 GB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_rgb2yuv_false_s'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_rgb2yuv_false_s'.
INFO: [HLS 200-111]  Elapsed time: 1.732 seconds; current allocated memory: 1.094 GB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_444_to_422'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_444_to_422'.
INFO: [HLS 200-111]  Elapsed time: 0.552 seconds; current allocated memory: 1.094 GB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_422_to_420'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_422_to_420'.
INFO: [HLS 200-111]  Elapsed time: 0.622 seconds; current allocated memory: 1.095 GB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MultiPixStream2AXIvi'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MultiPixStream2AXIvi'.
INFO: [HLS 200-111]  Elapsed time: 0.573 seconds; current allocated memory: 1.096 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/mm_video1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/mm_video2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/mm_video3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/mm_video4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/mm_video5' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/mm_video6' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/mm_video7' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/s_axis_video_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/s_axis_video_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/s_axis_video_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/s_axis_video_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/s_axis_video_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/s_axis_video_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/s_axis_video_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_width' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_height' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_video_format' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_background_Y_R' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_background_U_G' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_background_V_B' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_layerEnable' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_layer1_buf1_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_layer1_buf2_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_layer2_buf1_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_layer2_buf2_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_layer3_buf1_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_layer3_buf2_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_layer4_buf1_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_layer4_buf2_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_layer5_buf1_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_layer5_buf2_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_layer6_buf1_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_layer6_buf2_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_layer7_buf1_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_layer7_buf2_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_layerAlpha_0' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_layerAlpha_1' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_layerAlpha_2' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_layerAlpha_3' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_layerAlpha_4' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_layerAlpha_5' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_layerAlpha_6' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_layerAlpha_7' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_layerStartX_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_layerStartX_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_layerStartX_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_layerStartX_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_layerStartX_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_layerStartX_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_layerStartX_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_layerStartX_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_layerStartY_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_layerStartY_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_layerStartY_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_layerStartY_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_layerStartY_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_layerStartY_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_layerStartY_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_layerStartY_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_layerWidth_0' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_layerWidth_1' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_layerWidth_2' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_layerWidth_3' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_layerWidth_4' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_layerWidth_5' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_layerWidth_6' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_layerWidth_7' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_layerHeight_0' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_layerHeight_1' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_layerHeight_2' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_layerHeight_3' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_layerHeight_4' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_layerHeight_5' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_layerHeight_6' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_layerHeight_7' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_layerScaleFactor_0' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_layerScaleFactor_1' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_layerScaleFactor_2' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_layerScaleFactor_3' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_layerScaleFactor_4' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_layerScaleFactor_5' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_layerScaleFactor_6' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_layerScaleFactor_7' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_layerVideoFormat_0' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_layerVideoFormat_1' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_layerVideoFormat_2' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_layerVideoFormat_3' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_layerVideoFormat_4' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_layerVideoFormat_5' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_layerVideoFormat_6' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_layerVideoFormat_7' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_layerStride_0' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_layerStride_1' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_layerStride_2' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_layerStride_3' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_layerStride_4' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_layerStride_5' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_layerStride_6' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_layerStride_7' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_reserve' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/m_axis_video_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/m_axis_video_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/m_axis_video_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/m_axis_video_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/m_axis_video_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/m_axis_video_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/m_axis_video_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'v_mix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'HwReg_width', 'HwReg_height', 'HwReg_video_format', 'HwReg_background_Y_R', 'HwReg_background_U_G', 'HwReg_background_V_B', 'HwReg_layerEnable', 'HwReg_layerAlpha_0', 'HwReg_layerStartX_0', 'HwReg_layerStartY_0', 'HwReg_layerWidth_0', 'HwReg_layerStride_0', 'HwReg_layerHeight_0', 'HwReg_layerScaleFactor_0', 'HwReg_layerVideoFormat_0', 'HwReg_layerAlpha_1', 'HwReg_layerStartX_1', 'HwReg_layerStartY_1', 'HwReg_layerWidth_1', 'HwReg_layerStride_1', 'HwReg_layerHeight_1', 'HwReg_layerScaleFactor_1', 'HwReg_layerVideoFormat_1', 'HwReg_layer1_buf1_V', 'HwReg_layer1_buf2_V', 'HwReg_layerAlpha_2', 'HwReg_layerStartX_2', 'HwReg_layerStartY_2', 'HwReg_layerWidth_2', 'HwReg_layerStride_2', 'HwReg_layerHeight_2', 'HwReg_layerScaleFactor_2', 'HwReg_layerVideoFormat_2', 'HwReg_layer2_buf1_V', 'HwReg_layer2_buf2_V', 'HwReg_layerAlpha_3', 'HwReg_layerStartX_3', 'HwReg_layerStartY_3', 'HwReg_layerWidth_3', 'HwReg_layerStride_3', 'HwReg_layerHeight_3', 'HwReg_layerScaleFactor_3', 'HwReg_layerVideoFormat_3', 'HwReg_layer3_buf1_V', 'HwReg_layer3_buf2_V', 'HwReg_layerAlpha_4', 'HwReg_layerStartX_4', 'HwReg_layerStartY_4', 'HwReg_layerWidth_4', 'HwReg_layerStride_4', 'HwReg_layerHeight_4', 'HwReg_layerScaleFactor_4', 'HwReg_layerVideoFormat_4', 'HwReg_layer4_buf1_V', 'HwReg_layer4_buf2_V', 'HwReg_layerAlpha_5', 'HwReg_layerStartX_5', 'HwReg_layerStartY_5', 'HwReg_layerWidth_5', 'HwReg_layerStride_5', 'HwReg_layerHeight_5', 'HwReg_layerScaleFactor_5', 'HwReg_layerVideoFormat_5', 'HwReg_layer5_buf1_V', 'HwReg_layer5_buf2_V', 'HwReg_layerAlpha_6', 'HwReg_layerStartX_6', 'HwReg_layerStartY_6', 'HwReg_layerWidth_6', 'HwReg_layerStride_6', 'HwReg_layerHeight_6', 'HwReg_layerScaleFactor_6', 'HwReg_layerVideoFormat_6', 'HwReg_layer6_buf1_V', 'HwReg_layer6_buf2_V', 'HwReg_layerAlpha_7', 'HwReg_layerStartX_7', 'HwReg_layerStartY_7', 'HwReg_layerWidth_7', 'HwReg_layerStride_7', 'HwReg_layerHeight_7', 'HwReg_layerScaleFactor_7', 'HwReg_layerVideoFormat_7', 'HwReg_layer7_buf1_V', 'HwReg_layer7_buf2_V', 'HwReg_reserve' to AXI-Lite port CTRL.
WARNING: [RTGEN 206-101] No memory core is bound to array [p_str1675].
INFO: [SYN 201-210] Renamed object name 'start_for_Block_crit_edge126_U0' to 'start_for_Block_cFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_crit_edge126_7_U0' to 'start_for_Block_cGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_crit_edge126_6_U0' to 'start_for_Block_cHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_crit_edge126_5_U0' to 'start_for_Block_cIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_crit_edge126_4_U0' to 'start_for_Block_cJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_crit_edge126_3_U0' to 'start_for_Block_cKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_crit_edge126_2_U0' to 'start_for_Block_cLf8' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix'.
INFO: [HLS 200-111]  Elapsed time: 9.18 seconds; current allocated memory: 1.114 GB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [RTMG 210-278] Implementing memory 'zcu106_hdmi_platform_v_mix_0_0_v_mix_420_to_4221bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'zcu106_hdmi_platform_v_mix_0_0_v_mix_420_to_4221cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w16_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w16_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w16_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w16_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w16_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w16_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w16_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w16_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w16_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w16_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w16_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w16_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w16_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w16_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w16_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w16_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w16_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w16_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w16_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w16_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w16_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w16_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w64_d3_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w64_d3_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w64_d3_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w64_d3_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w64_d3_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w64_d3_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w64_d3_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w64_d3_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w64_d3_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w64_d3_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w64_d3_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w64_d3_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w64_d3_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w16_d14_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w16_d13_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w16_d12_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w16_d11_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w16_d10_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w16_d9_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w16_d8_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w16_d14_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w16_d13_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w16_d12_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w16_d11_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w16_d10_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w16_d9_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w16_d8_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w16_d3_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w16_d4_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w16_d4_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w16_d4_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w16_d4_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w16_d4_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w16_d4_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w16_d4_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w16_d4_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w1_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w16_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w16_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w1_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w128_d480_B' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w128_d480_B' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w1_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w16_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w16_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w16_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w16_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w16_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w1_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w128_d480_B' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w128_d480_B' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w1_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w16_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w16_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w16_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w16_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w1_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w128_d480_B' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w128_d480_B' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w1_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w16_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w16_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w16_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w16_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w1_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w128_d480_B' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w128_d480_B' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w1_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w16_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w16_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w16_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w16_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w1_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w128_d480_B' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w128_d480_B' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w1_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w16_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w16_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w16_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w16_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w1_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w128_d480_B' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w128_d480_B' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w1_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w16_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w16_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w16_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w16_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w1_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w16_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w128_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w1_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d16_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d16_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w16_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w16_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w16_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d16_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d16_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_start_for_Block_cFfa' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_start_for_Block_cGfk' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_start_for_Block_cHfu' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_start_for_Block_cIfE' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_start_for_Block_cJfO' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_start_for_Block_cKfY' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'zcu106_hdmi_platform_v_mix_0_0_start_for_Block_cLf8' using Shift Registers.
ERROR: [RTMG 210-101] Couldn't open "zcu106_hdmi_platform_v_mix_0_0_v_mix_ap_rst_n_if.v": no such file or directory
auto_generate error Problem generating v_mix files
    while executing
"source [lindex $::argv 1] "
    ("uplevel" body line 1)
    invoked from within
"uplevel \#0 { source [lindex $::argv 1] } "

INFO: [HLS 200-112] Total elapsed time: 760.679 seconds; peak allocated memory: 1.114 GB.
INFO: [Common 17-206] Exiting vivado_hls at Sat Apr 20 16:57:54 2024...
