

================================================================
== Vitis HLS Report for 'kernel_Pipeline_VITIS_LOOP_22_1'
================================================================
* Date:           Tue Jan  7 16:09:57 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        pi
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg484-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.518 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     5038|     5038|  50.380 us|  50.380 us|  5038|  5038|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_22_1  |     5036|     5036|        42|          5|          1|  1000|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|     176|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    3|     446|     792|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|     160|    -|
|Register         |        -|    -|     427|      64|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    3|     873|    1192|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      730|  740|  269200|  134600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|   ~0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |dadd_64ns_64ns_64_5_full_dsp_1_U1  |dadd_64ns_64ns_64_5_full_dsp_1  |        0|   3|  446|  792|    0|
    |ddiv_64ns_64ns_64_31_no_dsp_1_U2   |ddiv_64ns_64ns_64_31_no_dsp_1   |        0|   0|    0|    0|    0|
    |sitodp_64ns_64_5_no_dsp_1_U3       |sitodp_64ns_64_5_no_dsp_1       |        0|   0|    0|    0|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                              |                                |        0|   3|  446|  792|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |n_2_fu_105_p2       |         +|   0|  0|  17|          10|           1|
    |icmp_ln22_fu_80_p2  |      icmp|   0|  0|  17|          10|           6|
    |or_ln23_fu_94_p2    |        or|   0|  0|  11|          11|           1|
    |z_1_fu_132_p3       |    select|   0|  0|  64|           1|          64|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    |xor_ln25_fu_122_p2  |       xor|   0|  0|  65|          64|          65|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0| 176|          97|         139|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  25|          6|    1|          6|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter8           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter5_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter6_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter7_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_n_1              |   9|          2|   10|         20|
    |ap_sig_allocacmp_x_load           |   9|          2|   64|        128|
    |n_fu_40                           |   9|          2|   10|         20|
    |x_fu_44                           |   9|          2|   64|        128|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 160|         36|  160|        324|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   5|   0|    5|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg  |   1|   0|    1|          0|
    |conv_reg_182                      |  64|   0|   64|          0|
    |icmp_ln22_reg_173                 |   1|   0|    1|          0|
    |n_1_reg_167                       |  10|   0|   10|          0|
    |n_fu_40                           |  10|   0|   10|          0|
    |x_1_reg_197                       |  64|   0|   64|          0|
    |x_fu_44                           |  64|   0|   64|          0|
    |z_1_reg_187                       |  64|   0|   64|          0|
    |icmp_ln22_reg_173                 |  64|  32|    1|          0|
    |n_1_reg_167                       |  64|  32|   10|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 427|  64|  310|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+---------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+--------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  kernel_Pipeline_VITIS_LOOP_22_1|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  kernel_Pipeline_VITIS_LOOP_22_1|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  kernel_Pipeline_VITIS_LOOP_22_1|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  kernel_Pipeline_VITIS_LOOP_22_1|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  kernel_Pipeline_VITIS_LOOP_22_1|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  kernel_Pipeline_VITIS_LOOP_22_1|  return value|
|x_out         |  out|   64|      ap_vld|                            x_out|       pointer|
|x_out_ap_vld  |  out|    1|      ap_vld|                            x_out|       pointer|
+--------------+-----+-----+------------+---------------------------------+--------------+

