<stg><name>preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS</name>


<trans_list>

<trans id="103" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="58" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %blk_strm, i64 666, i64 9, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %msg_strm, void @empty_5, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %blk_strm, void @empty_5, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
newFuncRoot:4 %trunc_ln_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %trunc_ln

]]></Node>
<StgValue><ssdm name="trunc_ln_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="58" op_1_bw="58">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i58 0, i58 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="58" op_0_bw="58" op_1_bw="0">
<![CDATA[
for.inc:0 %j_1 = load i58 %j

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="58" op_1_bw="58">
<![CDATA[
for.inc:1 %icmp_ln305 = icmp_eq  i58 %j_1, i58 %trunc_ln_read

]]></Node>
<StgValue><ssdm name="icmp_ln305"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
for.inc:2 %j_2 = add i58 %j_1, i58 1

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:3 %br_ln305 = br i1 %icmp_ln305, void %for.inc.split, void %do.end70.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln305"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln305" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="58" op_1_bw="58" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:77 %store_ln305 = store i58 %j_2, i58 %j

]]></Node>
<StgValue><ssdm name="store_ln305"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln305" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0">
<![CDATA[
do.end70.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="24" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:3 %ll = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %msg_strm

]]></Node>
<StgValue><ssdm name="ll"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="64">
<![CDATA[
for.inc.split:4 %empty = trunc i64 %ll

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:5 %conv15_3 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ll, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="conv15_3"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:6 %conv15_1 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ll, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="conv15_1"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:7 %conv15_2 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ll, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="conv15_2"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:8 %conv36_0 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ll, i32 32, i32 39

]]></Node>
<StgValue><ssdm name="conv36_0"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:9 %conv36_3 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ll, i32 56, i32 63

]]></Node>
<StgValue><ssdm name="conv36_3"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:10 %conv36_1 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ll, i32 40, i32 47

]]></Node>
<StgValue><ssdm name="conv36_1"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:11 %conv36_2 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ll, i32 48, i32 55

]]></Node>
<StgValue><ssdm name="conv36_2"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="33" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
for.inc.split:12 %ll_1 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %msg_strm

]]></Node>
<StgValue><ssdm name="ll_1"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="64">
<![CDATA[
for.inc.split:13 %empty_84 = trunc i64 %ll_1

]]></Node>
<StgValue><ssdm name="empty_84"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:14 %conv15_1_3 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ll_1, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="conv15_1_3"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:15 %conv15_1_1 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ll_1, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="conv15_1_1"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:16 %conv15_1_2 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ll_1, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="conv15_1_2"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:17 %conv36_1_0 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ll_1, i32 32, i32 39

]]></Node>
<StgValue><ssdm name="conv36_1_0"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:18 %conv36_1_3 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ll_1, i32 56, i32 63

]]></Node>
<StgValue><ssdm name="conv36_1_3"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:19 %conv36_1_1 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ll_1, i32 40, i32 47

]]></Node>
<StgValue><ssdm name="conv36_1_1"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:20 %conv36_1_2 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ll_1, i32 48, i32 55

]]></Node>
<StgValue><ssdm name="conv36_1_2"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="42" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
for.inc.split:21 %ll_2 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %msg_strm

]]></Node>
<StgValue><ssdm name="ll_2"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="64">
<![CDATA[
for.inc.split:22 %empty_85 = trunc i64 %ll_2

]]></Node>
<StgValue><ssdm name="empty_85"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:23 %conv15_2_3 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ll_2, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="conv15_2_3"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:24 %conv15_2_1 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ll_2, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="conv15_2_1"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:25 %conv15_2_2 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ll_2, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="conv15_2_2"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:26 %conv36_2_0 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ll_2, i32 32, i32 39

]]></Node>
<StgValue><ssdm name="conv36_2_0"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:27 %conv36_2_3 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ll_2, i32 56, i32 63

]]></Node>
<StgValue><ssdm name="conv36_2_3"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:28 %conv36_2_1 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ll_2, i32 40, i32 47

]]></Node>
<StgValue><ssdm name="conv36_2_1"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:29 %conv36_2_2 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ll_2, i32 48, i32 55

]]></Node>
<StgValue><ssdm name="conv36_2_2"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="51" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
for.inc.split:30 %ll_3 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %msg_strm

]]></Node>
<StgValue><ssdm name="ll_3"/></StgValue>
</operation>

<operation id="52" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="64">
<![CDATA[
for.inc.split:31 %empty_86 = trunc i64 %ll_3

]]></Node>
<StgValue><ssdm name="empty_86"/></StgValue>
</operation>

<operation id="53" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:32 %conv15_3_3 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ll_3, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="conv15_3_3"/></StgValue>
</operation>

<operation id="54" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:33 %conv15_3_1 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ll_3, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="conv15_3_1"/></StgValue>
</operation>

<operation id="55" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:34 %conv15_3_2 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ll_3, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="conv15_3_2"/></StgValue>
</operation>

<operation id="56" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:35 %conv36_3_0 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ll_3, i32 32, i32 39

]]></Node>
<StgValue><ssdm name="conv36_3_0"/></StgValue>
</operation>

<operation id="57" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:36 %conv36_3_3 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ll_3, i32 56, i32 63

]]></Node>
<StgValue><ssdm name="conv36_3_3"/></StgValue>
</operation>

<operation id="58" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:37 %conv36_3_1 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ll_3, i32 40, i32 47

]]></Node>
<StgValue><ssdm name="conv36_3_1"/></StgValue>
</operation>

<operation id="59" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:38 %conv36_3_2 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ll_3, i32 48, i32 55

]]></Node>
<StgValue><ssdm name="conv36_3_2"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="60" st_id="7" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
for.inc.split:39 %ll_4 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %msg_strm

]]></Node>
<StgValue><ssdm name="ll_4"/></StgValue>
</operation>

<operation id="61" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="64">
<![CDATA[
for.inc.split:40 %empty_87 = trunc i64 %ll_4

]]></Node>
<StgValue><ssdm name="empty_87"/></StgValue>
</operation>

<operation id="62" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:41 %conv15_4_3 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ll_4, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="conv15_4_3"/></StgValue>
</operation>

<operation id="63" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:42 %conv15_4_1 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ll_4, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="conv15_4_1"/></StgValue>
</operation>

<operation id="64" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:43 %conv15_4_2 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ll_4, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="conv15_4_2"/></StgValue>
</operation>

<operation id="65" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:44 %conv36_4_0 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ll_4, i32 32, i32 39

]]></Node>
<StgValue><ssdm name="conv36_4_0"/></StgValue>
</operation>

<operation id="66" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:45 %conv36_4_3 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ll_4, i32 56, i32 63

]]></Node>
<StgValue><ssdm name="conv36_4_3"/></StgValue>
</operation>

<operation id="67" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:46 %conv36_4_1 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ll_4, i32 40, i32 47

]]></Node>
<StgValue><ssdm name="conv36_4_1"/></StgValue>
</operation>

<operation id="68" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:47 %conv36_4_2 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ll_4, i32 48, i32 55

]]></Node>
<StgValue><ssdm name="conv36_4_2"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="69" st_id="8" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
for.inc.split:48 %ll_5 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %msg_strm

]]></Node>
<StgValue><ssdm name="ll_5"/></StgValue>
</operation>

<operation id="70" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="64">
<![CDATA[
for.inc.split:49 %empty_88 = trunc i64 %ll_5

]]></Node>
<StgValue><ssdm name="empty_88"/></StgValue>
</operation>

<operation id="71" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:50 %conv15_5_3 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ll_5, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="conv15_5_3"/></StgValue>
</operation>

<operation id="72" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:51 %conv15_5_1 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ll_5, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="conv15_5_1"/></StgValue>
</operation>

<operation id="73" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:52 %conv15_5_2 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ll_5, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="conv15_5_2"/></StgValue>
</operation>

<operation id="74" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:53 %conv36_5_0 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ll_5, i32 32, i32 39

]]></Node>
<StgValue><ssdm name="conv36_5_0"/></StgValue>
</operation>

<operation id="75" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:54 %conv36_5_3 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ll_5, i32 56, i32 63

]]></Node>
<StgValue><ssdm name="conv36_5_3"/></StgValue>
</operation>

<operation id="76" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:55 %conv36_5_1 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ll_5, i32 40, i32 47

]]></Node>
<StgValue><ssdm name="conv36_5_1"/></StgValue>
</operation>

<operation id="77" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:56 %conv36_5_2 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ll_5, i32 48, i32 55

]]></Node>
<StgValue><ssdm name="conv36_5_2"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="78" st_id="9" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
for.inc.split:57 %ll_6 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %msg_strm

]]></Node>
<StgValue><ssdm name="ll_6"/></StgValue>
</operation>

<operation id="79" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="64">
<![CDATA[
for.inc.split:58 %empty_89 = trunc i64 %ll_6

]]></Node>
<StgValue><ssdm name="empty_89"/></StgValue>
</operation>

<operation id="80" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:59 %conv15_6_3 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ll_6, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="conv15_6_3"/></StgValue>
</operation>

<operation id="81" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:60 %conv15_6_1 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ll_6, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="conv15_6_1"/></StgValue>
</operation>

<operation id="82" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:61 %conv15_6_2 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ll_6, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="conv15_6_2"/></StgValue>
</operation>

<operation id="83" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:62 %conv36_6_0 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ll_6, i32 32, i32 39

]]></Node>
<StgValue><ssdm name="conv36_6_0"/></StgValue>
</operation>

<operation id="84" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:63 %conv36_6_3 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ll_6, i32 56, i32 63

]]></Node>
<StgValue><ssdm name="conv36_6_3"/></StgValue>
</operation>

<operation id="85" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:64 %conv36_6_1 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ll_6, i32 40, i32 47

]]></Node>
<StgValue><ssdm name="conv36_6_1"/></StgValue>
</operation>

<operation id="86" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:65 %conv36_6_2 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ll_6, i32 48, i32 55

]]></Node>
<StgValue><ssdm name="conv36_6_2"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="87" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split:0 %specpipeline_ln306 = specpipeline void @_ssdm_op_SpecPipeline, i32 16, i32 0, i32 0, i32 0, void @empty_25

]]></Node>
<StgValue><ssdm name="specpipeline_ln306"/></StgValue>
</operation>

<operation id="88" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split:1 %speclooptripcount_ln307 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 1, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln307"/></StgValue>
</operation>

<operation id="89" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:2 %specloopname_ln305 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15

]]></Node>
<StgValue><ssdm name="specloopname_ln305"/></StgValue>
</operation>

<operation id="90" st_id="10" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
for.inc.split:66 %ll_7 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %msg_strm

]]></Node>
<StgValue><ssdm name="ll_7"/></StgValue>
</operation>

<operation id="91" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="64">
<![CDATA[
for.inc.split:67 %empty_90 = trunc i64 %ll_7

]]></Node>
<StgValue><ssdm name="empty_90"/></StgValue>
</operation>

<operation id="92" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:68 %conv15_7_3 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ll_7, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="conv15_7_3"/></StgValue>
</operation>

<operation id="93" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:69 %conv15_7_1 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ll_7, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="conv15_7_1"/></StgValue>
</operation>

<operation id="94" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:70 %conv15_7_2 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ll_7, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="conv15_7_2"/></StgValue>
</operation>

<operation id="95" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:71 %conv36_7_0 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ll_7, i32 32, i32 39

]]></Node>
<StgValue><ssdm name="conv36_7_0"/></StgValue>
</operation>

<operation id="96" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:72 %conv36_7_3 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ll_7, i32 56, i32 63

]]></Node>
<StgValue><ssdm name="conv36_7_3"/></StgValue>
</operation>

<operation id="97" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:73 %conv36_7_1 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ll_7, i32 40, i32 47

]]></Node>
<StgValue><ssdm name="conv36_7_1"/></StgValue>
</operation>

<operation id="98" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:74 %conv36_7_2 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %ll_7, i32 48, i32 55

]]></Node>
<StgValue><ssdm name="conv36_7_2"/></StgValue>
</operation>

<operation id="99" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="512" op_0_bw="512" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8">
<![CDATA[
for.inc.split:75 %p_0 = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8, i8 %conv36_7_0, i8 %conv36_7_1, i8 %conv36_7_2, i8 %conv36_7_3, i8 %empty_90, i8 %conv15_7_1, i8 %conv15_7_2, i8 %conv15_7_3, i8 %conv36_6_0, i8 %conv36_6_1, i8 %conv36_6_2, i8 %conv36_6_3, i8 %empty_89, i8 %conv15_6_1, i8 %conv15_6_2, i8 %conv15_6_3, i8 %conv36_5_0, i8 %conv36_5_1, i8 %conv36_5_2, i8 %conv36_5_3, i8 %empty_88, i8 %conv15_5_1, i8 %conv15_5_2, i8 %conv15_5_3, i8 %conv36_4_0, i8 %conv36_4_1, i8 %conv36_4_2, i8 %conv36_4_3, i8 %empty_87, i8 %conv15_4_1, i8 %conv15_4_2, i8 %conv15_4_3, i8 %conv36_3_0, i8 %conv36_3_1, i8 %conv36_3_2, i8 %conv36_3_3, i8 %empty_86, i8 %conv15_3_1, i8 %conv15_3_2, i8 %conv15_3_3, i8 %conv36_2_0, i8 %conv36_2_1, i8 %conv36_2_2, i8 %conv36_2_3, i8 %empty_85, i8 %conv15_2_1, i8 %conv15_2_2, i8 %conv15_2_3, i8 %conv36_1_0, i8 %conv36_1_1, i8 %conv36_1_2, i8 %conv36_1_3, i8 %empty_84, i8 %conv15_1_1, i8 %conv15_1_2, i8 %conv15_1_3, i8 %conv36_0, i8 %conv36_1, i8 %conv36_2, i8 %conv36_3, i8 %empty, i8 %conv15_1, i8 %conv15_2, i8 %conv15_3

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="100" st_id="10" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512">
<![CDATA[
for.inc.split:76 %write_ln333 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %blk_strm, i512 %p_0

]]></Node>
<StgValue><ssdm name="write_ln333"/></StgValue>
</operation>

<operation id="101" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:78 %br_ln305 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln305"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
