Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Nov  2 15:13:47 2022
| Host         : DESKTOP-AOVMD3L running 64-bit major release  (build 9200)
| Command      : report_utilization -file example_ibert_ultrascale_gth_0_utilization_synth.rpt -pb example_ibert_ultrascale_gth_0_utilization_synth.pb
| Design       : example_ibert_ultrascale_gth_0
| Device       : xczu9egffvb1156-2
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs*                  | 17660 |     0 |    274080 |  6.44 |
|   LUT as Logic             | 16856 |     0 |    274080 |  6.15 |
|   LUT as Memory            |   804 |     0 |    144000 |  0.56 |
|     LUT as Distributed RAM |   384 |     0 |           |       |
|     LUT as Shift Register  |   420 |     0 |           |       |
| CLB Registers              | 35312 |     0 |    548160 |  6.44 |
|   Register as Flip Flop    | 35312 |     0 |    548160 |  6.44 |
|   Register as Latch        |     0 |     0 |    548160 |  0.00 |
| CARRY8                     |   314 |     0 |     34260 |  0.92 |
| F7 Muxes                   |  1176 |     0 |    137040 |  0.86 |
| F8 Muxes                   |   128 |     0 |     68520 |  0.19 |
| F9 Muxes                   |     0 |     0 |     34260 |  0.00 |
+----------------------------+-------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 544   |          Yes |           - |          Set |
| 904   |          Yes |           - |        Reset |
| 539   |          Yes |         Set |            - |
| 33325 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |   40 |     0 |       912 |  4.39 |
|   RAMB36/FIFO*    |   40 |     0 |       912 |  4.39 |
|     RAMB36E2 only |   40 |       |           |       |
|   RAMB18          |    0 |     0 |      1824 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   16 |     0 |      2520 |  0.63 |
|   DSP48E2 only |   16 |       |           |       |
+----------------+------+-------+-----------+-------+


4. I/O
------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| Bonded IOB |    2 |     0 |       328 |  0.61 |
+------------+------+-------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |   40 |     0 |       404 |  9.90 |
|   BUFGCE             |    0 |     0 |       116 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |        16 |  0.00 |
|   BUFG_GT            |   40 |     0 |       168 | 23.81 |
|   BUFG_PS            |    0 |     0 |        72 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        32 |  0.00 |
| PLL                  |    0 |     0 |         8 |  0.00 |
| MMCM                 |    0 |     0 |         4 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| GTHE4_CHANNEL   |    8 |     0 |        24 | 33.33 |
| GTHE4_COMMON    |    2 |     0 |         6 | 33.33 |
| OBUFDS_GTE4     |    0 |     0 |        12 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        12 |  0.00 |
| PS8             |    0 |     0 |         1 |  0.00 |
| SYSMONE4        |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+---------------+-------+---------------------+
|    Ref Name   |  Used | Functional Category |
+---------------+-------+---------------------+
| FDRE          | 33325 |            Register |
| LUT6          |  6878 |                 CLB |
| LUT5          |  4907 |                 CLB |
| LUT2          |  3347 |                 CLB |
| LUT4          |  2622 |                 CLB |
| LUT3          |  1809 |                 CLB |
| MUXF7         |  1176 |                 CLB |
| FDCE          |   904 |            Register |
| FDPE          |   544 |            Register |
| FDSE          |   539 |            Register |
| RAMD32        |   480 |                 CLB |
| SRL16E        |   420 |                 CLB |
| LUT1          |   416 |                 CLB |
| CARRY8        |   314 |                 CLB |
| MUXF8         |   128 |                 CLB |
| RAMB36E2      |    40 |           Block Ram |
| BUFG_GT       |    40 |               Clock |
| RAMS32        |    32 |                 CLB |
| BUFG_GT_SYNC  |    24 |               Clock |
| DSP48E2       |    16 |          Arithmetic |
| GTHE4_CHANNEL |     8 |            Advanced |
| IBUFDS_GTE4   |     2 |                 I/O |
| GTHE4_COMMON  |     2 |            Advanced |
| IBUFCTRL      |     1 |              Others |
| DIFFINBUF     |     1 |                 I/O |
+---------------+-------+---------------------+


9. Black Boxes
--------------

+------------+------+
|  Ref Name  | Used |
+------------+------+
| dbg_hub_CV |    1 |
+------------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


