#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Wed Jan 25 22:43:10 2017
# Process ID: 684
# Log file: C:/Users/Andrew/Documents/ISE Projects/Hamsterworks_FPGA_course/module_2/planAhead_run_2/planAhead.log
# Journal file: C:/Users/Andrew/Documents/ISE Projects/Hamsterworks_FPGA_course/module_2/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in 6 day(s)
INFO: [Device 21-36] Loading parts and site information from D:/Programs/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [D:/Programs/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/Programs/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source {C:/Users/Andrew/Documents/ISE Projects/Hamsterworks_FPGA_course/module_2/pa.fromNetlist.tcl}
# create_project -name module_2 -dir "C:/Users/Andrew/Documents/ISE Projects/Hamsterworks_FPGA_course/module_2/planAhead_run_2" -part xc6slx16csg324-2
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "C:/Users/Andrew/Documents/ISE Projects/Hamsterworks_FPGA_course/module_2/Switches_LEDs.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/Users/Andrew/Documents/ISE Projects/Hamsterworks_FPGA_course/module_2} }
# set_property target_constrs_file "Switches_LEDs.ucf" [current_fileset -constrset]
Adding file 'C:/Users/Andrew/Documents/ISE Projects/Hamsterworks_FPGA_course/module_2/Switches_LEDs.ucf' to fileset 'constrs_1'
# add_files [list {Switches_LEDs.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx16csg324-2
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design Switches_LEDs.ngc ...
WARNING:NetListWriters:298 - No output is written to Switches_LEDs.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file Switches_LEDs.edif ...
ngc2edif: Total memory usage is 84908 kilobytes

Parsing EDIF File [./planAhead_run_2/module_2.data/cache/Switches_LEDs_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_2/module_2.data/cache/Switches_LEDs_ngc_zx.edif]
Loading clock regions from D:/Programs/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockRegion.xml
Loading clock buffers from D:/Programs/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockBuffers.xml
Loading package pin functions from D:/Programs/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from D:/Programs/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/csg324/Package.xml
Loading io standards from D:/Programs/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from D:/Programs/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : D:/Programs/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [C:/Users/Andrew/Documents/ISE Projects/Hamsterworks_FPGA_course/module_2/Switches_LEDs.ucf]
Finished Parsing UCF File [C:/Users/Andrew/Documents/ISE Projects/Hamsterworks_FPGA_course/module_2/Switches_LEDs.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 0d5f5806
link_design: Time (s): elapsed = 00:00:06 . Memory (MB): peak = 633.223 ; gain = 162.793
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
 (See C:/Users/Andrew/Documents/ISE Projects/Hamsterworks_FPGA_course/module_2\planAhead_pid684.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Wed Jan 25 22:43:58 2017...
INFO: [Common 17-83] Releasing license: PlanAhead
