vendor_name = ModelSim
source_file = 1, /home/sebsikora/altera/projects/mips/multi_cycle/mips_one_cycle.vhd
source_file = 1, /home/sebsikora/altera/projects/mips/multi_cycle/regfile/regfile_32_by_32.vhd
source_file = 1, /home/sebsikora/altera/projects/mips/multi_cycle/alu/set_on_less_than.vhd
source_file = 1, /home/sebsikora/altera/projects/mips/multi_cycle/alu/or_block.vhd
source_file = 1, /home/sebsikora/altera/projects/mips/multi_cycle/alu/mips_32_bit_alu.vhd
source_file = 1, /home/sebsikora/altera/projects/mips/multi_cycle/alu/func_mux.vhd
source_file = 1, /home/sebsikora/altera/projects/mips/multi_cycle/alu/and_block.vhd
source_file = 1, /home/sebsikora/altera/projects/mips/multi_cycle/alu/signed_32bit_add_subtract.vhd
source_file = 1, /home/sebsikora/altera/projects/mips/multi_cycle/alu/s32addsub_unsigned_overflow_detect.vhd
source_file = 1, /home/sebsikora/altera/projects/mips/multi_cycle/alu/s32addsub_signed_overflow_detect.vhd
source_file = 1, /home/sebsikora/altera/projects/mips/multi_cycle/alu/s32addsub_one_bit_full_adder.vhd
source_file = 1, /home/sebsikora/altera/projects/mips/multi_cycle/alu/s32addsub_full_adder.vhd
source_file = 1, /home/sebsikora/altera/projects/mips/multi_cycle/alu/s32addsub_subtractor_inverter.vhd
source_file = 1, /home/sebsikora/altera/projects/mips/multi_cycle/buffers/register_IF_ID_buffer.vhd
source_file = 1, /home/sebsikora/altera/projects/mips/multi_cycle/buffers/register_IF_ID_buffer_bubmux.vhd
source_file = 1, /home/sebsikora/altera/projects/mips/multi_cycle/buffers/register_ID_EX_buffer.vhd
source_file = 1, /home/sebsikora/altera/projects/mips/multi_cycle/buffers/register_ID_EX_buffer_bubmux.vhd
source_file = 1, /home/sebsikora/altera/projects/mips/multi_cycle/buffers/register_EX_MEM_buffer.vhd
source_file = 1, /home/sebsikora/altera/projects/mips/multi_cycle/buffers/register_MEM_WB_buffer.vhd
source_file = 1, /home/sebsikora/altera/projects/mips/multi_cycle/buffers/control_ID_EX_buffer.vhd
source_file = 1, /home/sebsikora/altera/projects/mips/multi_cycle/buffers/control_ID_EX_buffer_bubmux.vhd
source_file = 1, /home/sebsikora/altera/projects/mips/multi_cycle/buffers/control_EX_MEM_buffer.vhd
source_file = 1, /home/sebsikora/altera/projects/mips/multi_cycle/buffers/control_MEM_WB_buffer.vhd
source_file = 1, /home/sebsikora/altera/projects/mips/multi_cycle/buffers/traverse_latch.vhd
source_file = 1, /home/sebsikora/altera/projects/mips/multi_cycle/utils/control_box.vhd
source_file = 1, /home/sebsikora/altera/projects/mips/multi_cycle/utils/comparator_5_2.vhd
source_file = 1, /home/sebsikora/altera/projects/mips/multi_cycle/utils/sign_extender_16_to_32.vhd
source_file = 1, /home/sebsikora/altera/projects/mips/multi_cycle/utils/register_32.vhd
source_file = 1, /home/sebsikora/altera/projects/mips/multi_cycle/utils/register_16.vhd
source_file = 1, /home/sebsikora/altera/projects/mips/multi_cycle/utils/register_8.vhd
source_file = 1, /home/sebsikora/altera/projects/mips/multi_cycle/utils/register_5.vhd
source_file = 1, /home/sebsikora/altera/projects/mips/multi_cycle/utils/register_1.vhd
source_file = 1, /home/sebsikora/altera/projects/mips/multi_cycle/utils/decoder_5_to_32.vhd
source_file = 1, /home/sebsikora/altera/projects/mips/multi_cycle/utils/mux_32_to_1_by_32.vhd
source_file = 1, /home/sebsikora/altera/projects/mips/multi_cycle/utils/mux_2_to_1_by_32.vhd
source_file = 1, /home/sebsikora/altera/projects/mips/multi_cycle/utils/mux_2_to_1_by_5.vhd
source_file = 1, /home/sebsikora/altera/projects/mips/multi_cycle/utils/mux_2_to_1_by_1.vhd
source_file = 1, /home/sebsikora/altera/projects/mips/multi_cycle/utils/basic_gates.vhd
source_file = 1, /home/sebsikora/altera/projects/mips/multi_cycle/ins_cache/ins_cache_m4k_ram_block.vhd
source_file = 1, /home/sebsikora/altera/projects/mips/multi_cycle/ins_cache/ins_cache_m4k_ram_block.cmp
source_file = 1, /home/sebsikora/altera/projects/mips/multi_cycle/ins_cache/ins_cache.vhd
source_file = 1, /home/sebsikora/altera/projects/mips/multi_cycle/dat_cache/dat_cache_m4k_ram_block.vhd
source_file = 1, /home/sebsikora/altera/projects/mips/multi_cycle/dat_cache/dat_cache_m4k_ram_block.cmp
source_file = 1, /home/sebsikora/altera/projects/mips/multi_cycle/dat_cache/dat_cache.vhd
source_file = 1, /home/sebsikora/altera/projects/mips/multi_cycle/utils/pipelined_control_box.vhd
source_file = 1, /home/sebsikora/altera/projects/mips/multi_cycle/db/mips_one_cycle.cbx.xml
source_file = 1, /home/sebsikora/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/sebsikora/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/sebsikora/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/sebsikora/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/sebsikora/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, /home/sebsikora/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, /home/sebsikora/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, /home/sebsikora/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, /home/sebsikora/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, /home/sebsikora/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, /home/sebsikora/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, /home/sebsikora/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc
source_file = 1, /home/sebsikora/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, /home/sebsikora/altera/13.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, /home/sebsikora/altera/projects/mips/multi_cycle/db/altsyncram_uif1.tdf
source_file = 1, /home/sebsikora/altera/projects/mips/multi_cycle/ins_cache_mif.mif
source_file = 1, /home/sebsikora/altera/projects/mips/multi_cycle/db/altsyncram_lif1.tdf
source_file = 1, /home/sebsikora/altera/projects/mips/multi_cycle/dat_cache_mif.mif
design_name = mips_one_cycle
instance = comp, \reg_blk|register_12|data_out[0]\, reg_blk|register_12|data_out[0], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux31~23\, reg_blk|read_mux_2|Mux31~23, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux31~24\, reg_blk|read_mux_2|Mux31~24, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux30~0\, reg_blk|read_mux_2|Mux30~0, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux30~17\, reg_blk|read_mux_2|Mux30~17, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux30~18\, reg_blk|read_mux_2|Mux30~18, mips_one_cycle, 1
instance = comp, \reg_blk|register_22|data_out[2]\, reg_blk|register_22|data_out[2], mips_one_cycle, 1
instance = comp, \reg_blk|register_8|data_out[2]\, reg_blk|register_8|data_out[2], mips_one_cycle, 1
instance = comp, \reg_blk|register_11|data_out[2]\, reg_blk|register_11|data_out[2], mips_one_cycle, 1
instance = comp, \reg_blk|register_10|data_out[3]\, reg_blk|register_10|data_out[3], mips_one_cycle, 1
instance = comp, \reg_blk|register_9|data_out[3]\, reg_blk|register_9|data_out[3], mips_one_cycle, 1
instance = comp, \reg_blk|register_8|data_out[3]\, reg_blk|register_8|data_out[3], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux28~0\, reg_blk|read_mux_2|Mux28~0, mips_one_cycle, 1
instance = comp, \reg_blk|register_11|data_out[3]\, reg_blk|register_11|data_out[3], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux28~1\, reg_blk|read_mux_2|Mux28~1, mips_one_cycle, 1
instance = comp, \reg_blk|register_25|data_out[3]\, reg_blk|register_25|data_out[3], mips_one_cycle, 1
instance = comp, \reg_blk|register_27|data_out[3]\, reg_blk|register_27|data_out[3], mips_one_cycle, 1
instance = comp, \reg_blk|register_13|data_out[3]\, reg_blk|register_13|data_out[3], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux27~0\, reg_blk|read_mux_2|Mux27~0, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux27~10\, reg_blk|read_mux_2|Mux27~10, mips_one_cycle, 1
instance = comp, \reg_blk|register_15|data_out[4]\, reg_blk|register_15|data_out[4], mips_one_cycle, 1
instance = comp, \reg_blk|register_22|data_out[5]\, reg_blk|register_22|data_out[5], mips_one_cycle, 1
instance = comp, \reg_blk|register_18|data_out[5]\, reg_blk|register_18|data_out[5], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux26~4\, reg_blk|read_mux_2|Mux26~4, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux26~5\, reg_blk|read_mux_2|Mux26~5, mips_one_cycle, 1
instance = comp, \reg_blk|register_23|data_out[5]\, reg_blk|register_23|data_out[5], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux26~9\, reg_blk|read_mux_2|Mux26~9, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux26~10\, reg_blk|read_mux_2|Mux26~10, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux26~12\, reg_blk|read_mux_2|Mux26~12, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux26~13\, reg_blk|read_mux_2|Mux26~13, mips_one_cycle, 1
instance = comp, \reg_blk|register_22|data_out[6]\, reg_blk|register_22|data_out[6], mips_one_cycle, 1
instance = comp, \reg_blk|register_18|data_out[6]\, reg_blk|register_18|data_out[6], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux25~0\, reg_blk|read_mux_2|Mux25~0, mips_one_cycle, 1
instance = comp, \reg_blk|register_23|data_out[6]\, reg_blk|register_23|data_out[6], mips_one_cycle, 1
instance = comp, \reg_blk|register_19|data_out[6]\, reg_blk|register_19|data_out[6], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux25~7\, reg_blk|read_mux_2|Mux25~7, mips_one_cycle, 1
instance = comp, \reg_blk|register_9|data_out[6]\, reg_blk|register_9|data_out[6], mips_one_cycle, 1
instance = comp, \reg_blk|register_10|data_out[6]\, reg_blk|register_10|data_out[6], mips_one_cycle, 1
instance = comp, \reg_blk|register_8|data_out[6]\, reg_blk|register_8|data_out[6], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux25~10\, reg_blk|read_mux_2|Mux25~10, mips_one_cycle, 1
instance = comp, \reg_blk|register_11|data_out[6]\, reg_blk|register_11|data_out[6], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux25~11\, reg_blk|read_mux_2|Mux25~11, mips_one_cycle, 1
instance = comp, \reg_blk|register_6|data_out[6]\, reg_blk|register_6|data_out[6], mips_one_cycle, 1
instance = comp, \reg_blk|register_8|data_out[7]\, reg_blk|register_8|data_out[7], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux24~0\, reg_blk|read_mux_2|Mux24~0, mips_one_cycle, 1
instance = comp, \reg_blk|register_21|data_out[7]\, reg_blk|register_21|data_out[7], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux24~2\, reg_blk|read_mux_2|Mux24~2, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux24~3\, reg_blk|read_mux_2|Mux24~3, mips_one_cycle, 1
instance = comp, \reg_blk|register_26|data_out[7]\, reg_blk|register_26|data_out[7], mips_one_cycle, 1
instance = comp, \reg_blk|register_20|data_out[7]\, reg_blk|register_20|data_out[7], mips_one_cycle, 1
instance = comp, \reg_blk|register_7|data_out[7]\, reg_blk|register_7|data_out[7], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux24~17\, reg_blk|read_mux_2|Mux24~17, mips_one_cycle, 1
instance = comp, \reg_blk|register_22|data_out[8]\, reg_blk|register_22|data_out[8], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux23~0\, reg_blk|read_mux_2|Mux23~0, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux23~1\, reg_blk|read_mux_2|Mux23~1, mips_one_cycle, 1
instance = comp, \reg_blk|register_21|data_out[8]\, reg_blk|register_21|data_out[8], mips_one_cycle, 1
instance = comp, \reg_blk|register_23|data_out[8]\, reg_blk|register_23|data_out[8], mips_one_cycle, 1
instance = comp, \reg_blk|register_14|data_out[8]\, reg_blk|register_14|data_out[8], mips_one_cycle, 1
instance = comp, \reg_blk|register_12|data_out[8]\, reg_blk|register_12|data_out[8], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux23~17\, reg_blk|read_mux_2|Mux23~17, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux23~18\, reg_blk|read_mux_2|Mux23~18, mips_one_cycle, 1
instance = comp, \reg_blk|register_8|data_out[9]\, reg_blk|register_8|data_out[9], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux22~0\, reg_blk|read_mux_2|Mux22~0, mips_one_cycle, 1
instance = comp, \reg_blk|register_11|data_out[9]\, reg_blk|register_11|data_out[9], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux22~1\, reg_blk|read_mux_2|Mux22~1, mips_one_cycle, 1
instance = comp, \reg_blk|register_6|data_out[9]\, reg_blk|register_6|data_out[9], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux22~17\, reg_blk|read_mux_2|Mux22~17, mips_one_cycle, 1
instance = comp, \reg_blk|register_22|data_out[10]\, reg_blk|register_22|data_out[10], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux21~0\, reg_blk|read_mux_2|Mux21~0, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux21~1\, reg_blk|read_mux_2|Mux21~1, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux21~2\, reg_blk|read_mux_2|Mux21~2, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux21~3\, reg_blk|read_mux_2|Mux21~3, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux21~4\, reg_blk|read_mux_2|Mux21~4, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux21~5\, reg_blk|read_mux_2|Mux21~5, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux21~6\, reg_blk|read_mux_2|Mux21~6, mips_one_cycle, 1
instance = comp, \reg_blk|register_27|data_out[10]\, reg_blk|register_27|data_out[10], mips_one_cycle, 1
instance = comp, \reg_blk|register_23|data_out[10]\, reg_blk|register_23|data_out[10], mips_one_cycle, 1
instance = comp, \reg_blk|register_19|data_out[10]\, reg_blk|register_19|data_out[10], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux21~7\, reg_blk|read_mux_2|Mux21~7, mips_one_cycle, 1
instance = comp, \reg_blk|register_31|data_out[10]\, reg_blk|register_31|data_out[10], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux21~8\, reg_blk|read_mux_2|Mux21~8, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux21~9\, reg_blk|read_mux_2|Mux21~9, mips_one_cycle, 1
instance = comp, \reg_blk|register_6|data_out[10]\, reg_blk|register_6|data_out[10], mips_one_cycle, 1
instance = comp, \reg_blk|register_8|data_out[11]\, reg_blk|register_8|data_out[11], mips_one_cycle, 1
instance = comp, \reg_blk|register_23|data_out[11]\, reg_blk|register_23|data_out[11], mips_one_cycle, 1
instance = comp, \reg_blk|register_31|data_out[11]\, reg_blk|register_31|data_out[11], mips_one_cycle, 1
instance = comp, \reg_blk|register_12|data_out[11]\, reg_blk|register_12|data_out[11], mips_one_cycle, 1
instance = comp, \reg_blk|register_18|data_out[12]\, reg_blk|register_18|data_out[12], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux19~0\, reg_blk|read_mux_2|Mux19~0, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux19~1\, reg_blk|read_mux_2|Mux19~1, mips_one_cycle, 1
instance = comp, \reg_blk|register_21|data_out[12]\, reg_blk|register_21|data_out[12], mips_one_cycle, 1
instance = comp, \reg_blk|register_25|data_out[12]\, reg_blk|register_25|data_out[12], mips_one_cycle, 1
instance = comp, \reg_blk|register_17|data_out[12]\, reg_blk|register_17|data_out[12], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux19~2\, reg_blk|read_mux_2|Mux19~2, mips_one_cycle, 1
instance = comp, \reg_blk|register_29|data_out[12]\, reg_blk|register_29|data_out[12], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux19~3\, reg_blk|read_mux_2|Mux19~3, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux19~4\, reg_blk|read_mux_2|Mux19~4, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux19~5\, reg_blk|read_mux_2|Mux19~5, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux19~6\, reg_blk|read_mux_2|Mux19~6, mips_one_cycle, 1
instance = comp, \reg_blk|register_19|data_out[12]\, reg_blk|register_19|data_out[12], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux19~7\, reg_blk|read_mux_2|Mux19~7, mips_one_cycle, 1
instance = comp, \reg_blk|register_31|data_out[12]\, reg_blk|register_31|data_out[12], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux19~8\, reg_blk|read_mux_2|Mux19~8, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux19~9\, reg_blk|read_mux_2|Mux19~9, mips_one_cycle, 1
instance = comp, \reg_blk|register_2|data_out[12]\, reg_blk|register_2|data_out[12], mips_one_cycle, 1
instance = comp, \reg_blk|register_8|data_out[13]\, reg_blk|register_8|data_out[13], mips_one_cycle, 1
instance = comp, \reg_blk|register_26|data_out[13]\, reg_blk|register_26|data_out[13], mips_one_cycle, 1
instance = comp, \reg_blk|register_18|data_out[13]\, reg_blk|register_18|data_out[13], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux18~4\, reg_blk|read_mux_2|Mux18~4, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux18~5\, reg_blk|read_mux_2|Mux18~5, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux18~6\, reg_blk|read_mux_2|Mux18~6, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux18~7\, reg_blk|read_mux_2|Mux18~7, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux18~8\, reg_blk|read_mux_2|Mux18~8, mips_one_cycle, 1
instance = comp, \reg_blk|register_2|data_out[13]\, reg_blk|register_2|data_out[13], mips_one_cycle, 1
instance = comp, \reg_blk|register_5|data_out[13]\, reg_blk|register_5|data_out[13], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux18~12\, reg_blk|read_mux_2|Mux18~12, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux18~13\, reg_blk|read_mux_2|Mux18~13, mips_one_cycle, 1
instance = comp, \reg_blk|register_13|data_out[13]\, reg_blk|register_13|data_out[13], mips_one_cycle, 1
instance = comp, \reg_blk|register_21|data_out[14]\, reg_blk|register_21|data_out[14], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux17~2\, reg_blk|read_mux_2|Mux17~2, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux17~3\, reg_blk|read_mux_2|Mux17~3, mips_one_cycle, 1
instance = comp, \reg_blk|register_20|data_out[14]\, reg_blk|register_20|data_out[14], mips_one_cycle, 1
instance = comp, \reg_blk|register_10|data_out[14]\, reg_blk|register_10|data_out[14], mips_one_cycle, 1
instance = comp, \reg_blk|register_8|data_out[14]\, reg_blk|register_8|data_out[14], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux17~10\, reg_blk|read_mux_2|Mux17~10, mips_one_cycle, 1
instance = comp, \reg_blk|register_6|data_out[14]\, reg_blk|register_6|data_out[14], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux17~12\, reg_blk|read_mux_2|Mux17~12, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux17~13\, reg_blk|read_mux_2|Mux17~13, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux17~17\, reg_blk|read_mux_2|Mux17~17, mips_one_cycle, 1
instance = comp, \reg_blk|register_10|data_out[15]\, reg_blk|register_10|data_out[15], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux16~0\, reg_blk|read_mux_2|Mux16~0, mips_one_cycle, 1
instance = comp, \reg_blk|register_11|data_out[15]\, reg_blk|register_11|data_out[15], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux16~1\, reg_blk|read_mux_2|Mux16~1, mips_one_cycle, 1
instance = comp, \reg_blk|register_24|data_out[15]\, reg_blk|register_24|data_out[15], mips_one_cycle, 1
instance = comp, \reg_blk|register_16|data_out[15]\, reg_blk|register_16|data_out[15], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux16~6\, reg_blk|read_mux_2|Mux16~6, mips_one_cycle, 1
instance = comp, \reg_blk|register_27|data_out[15]\, reg_blk|register_27|data_out[15], mips_one_cycle, 1
instance = comp, \reg_blk|register_23|data_out[15]\, reg_blk|register_23|data_out[15], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux16~9\, reg_blk|read_mux_2|Mux16~9, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux16~10\, reg_blk|read_mux_2|Mux16~10, mips_one_cycle, 1
instance = comp, \reg_blk|register_4|data_out[15]\, reg_blk|register_4|data_out[15], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux16~12\, reg_blk|read_mux_2|Mux16~12, mips_one_cycle, 1
instance = comp, \reg_blk|register_7|data_out[15]\, reg_blk|register_7|data_out[15], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux16~13\, reg_blk|read_mux_2|Mux16~13, mips_one_cycle, 1
instance = comp, \reg_blk|register_26|data_out[16]\, reg_blk|register_26|data_out[16], mips_one_cycle, 1
instance = comp, \reg_blk|register_18|data_out[16]\, reg_blk|register_18|data_out[16], mips_one_cycle, 1
instance = comp, \reg_blk|register_28|data_out[16]\, reg_blk|register_28|data_out[16], mips_one_cycle, 1
instance = comp, \reg_blk|register_10|data_out[16]\, reg_blk|register_10|data_out[16], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux15~10\, reg_blk|read_mux_2|Mux15~10, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux15~11\, reg_blk|read_mux_2|Mux15~11, mips_one_cycle, 1
instance = comp, \reg_blk|register_10|data_out[17]\, reg_blk|register_10|data_out[17], mips_one_cycle, 1
instance = comp, \reg_blk|register_8|data_out[17]\, reg_blk|register_8|data_out[17], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux14~0\, reg_blk|read_mux_2|Mux14~0, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux14~1\, reg_blk|read_mux_2|Mux14~1, mips_one_cycle, 1
instance = comp, \reg_blk|register_21|data_out[17]\, reg_blk|register_21|data_out[17], mips_one_cycle, 1
instance = comp, \reg_blk|register_26|data_out[17]\, reg_blk|register_26|data_out[17], mips_one_cycle, 1
instance = comp, \reg_blk|register_3|data_out[17]\, reg_blk|register_3|data_out[17], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux13~4\, reg_blk|read_mux_2|Mux13~4, mips_one_cycle, 1
instance = comp, \reg_blk|register_28|data_out[18]\, reg_blk|register_28|data_out[18], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux13~5\, reg_blk|read_mux_2|Mux13~5, mips_one_cycle, 1
instance = comp, \reg_blk|register_27|data_out[18]\, reg_blk|register_27|data_out[18], mips_one_cycle, 1
instance = comp, \reg_blk|register_23|data_out[18]\, reg_blk|register_23|data_out[18], mips_one_cycle, 1
instance = comp, \reg_blk|register_10|data_out[18]\, reg_blk|register_10|data_out[18], mips_one_cycle, 1
instance = comp, \reg_blk|register_8|data_out[18]\, reg_blk|register_8|data_out[18], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux13~10\, reg_blk|read_mux_2|Mux13~10, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux13~11\, reg_blk|read_mux_2|Mux13~11, mips_one_cycle, 1
instance = comp, \reg_blk|register_2|data_out[18]\, reg_blk|register_2|data_out[18], mips_one_cycle, 1
instance = comp, \reg_blk|register_5|data_out[18]\, reg_blk|register_5|data_out[18], mips_one_cycle, 1
instance = comp, \reg_blk|register_11|data_out[19]\, reg_blk|register_11|data_out[19], mips_one_cycle, 1
instance = comp, \reg_blk|register_21|data_out[19]\, reg_blk|register_21|data_out[19], mips_one_cycle, 1
instance = comp, \reg_blk|register_6|data_out[19]\, reg_blk|register_6|data_out[19], mips_one_cycle, 1
instance = comp, \reg_blk|register_4|data_out[19]\, reg_blk|register_4|data_out[19], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux12~12\, reg_blk|read_mux_2|Mux12~12, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux12~13\, reg_blk|read_mux_2|Mux12~13, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux12~14\, reg_blk|read_mux_2|Mux12~14, mips_one_cycle, 1
instance = comp, \reg_blk|register_13|data_out[19]\, reg_blk|register_13|data_out[19], mips_one_cycle, 1
instance = comp, \reg_blk|register_14|data_out[19]\, reg_blk|register_14|data_out[19], mips_one_cycle, 1
instance = comp, \reg_blk|register_12|data_out[19]\, reg_blk|register_12|data_out[19], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux12~17\, reg_blk|read_mux_2|Mux12~17, mips_one_cycle, 1
instance = comp, \reg_blk|register_15|data_out[19]\, reg_blk|register_15|data_out[19], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux12~18\, reg_blk|read_mux_2|Mux12~18, mips_one_cycle, 1
instance = comp, \reg_blk|register_28|data_out[20]\, reg_blk|register_28|data_out[20], mips_one_cycle, 1
instance = comp, \reg_blk|register_8|data_out[20]\, reg_blk|register_8|data_out[20], mips_one_cycle, 1
instance = comp, \reg_blk|register_4|data_out[20]\, reg_blk|register_4|data_out[20], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux11~17\, reg_blk|read_mux_2|Mux11~17, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux11~18\, reg_blk|read_mux_2|Mux11~18, mips_one_cycle, 1
instance = comp, \reg_blk|register_10|data_out[21]\, reg_blk|register_10|data_out[21], mips_one_cycle, 1
instance = comp, \reg_blk|register_9|data_out[21]\, reg_blk|register_9|data_out[21], mips_one_cycle, 1
instance = comp, \reg_blk|register_8|data_out[21]\, reg_blk|register_8|data_out[21], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux10~0\, reg_blk|read_mux_2|Mux10~0, mips_one_cycle, 1
instance = comp, \reg_blk|register_11|data_out[21]\, reg_blk|register_11|data_out[21], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux10~1\, reg_blk|read_mux_2|Mux10~1, mips_one_cycle, 1
instance = comp, \reg_blk|register_23|data_out[21]\, reg_blk|register_23|data_out[21], mips_one_cycle, 1
instance = comp, \reg_blk|register_19|data_out[21]\, reg_blk|register_19|data_out[21], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux10~9\, reg_blk|read_mux_2|Mux10~9, mips_one_cycle, 1
instance = comp, \reg_blk|register_7|data_out[21]\, reg_blk|register_7|data_out[21], mips_one_cycle, 1
instance = comp, \reg_blk|register_14|data_out[21]\, reg_blk|register_14|data_out[21], mips_one_cycle, 1
instance = comp, \reg_blk|register_22|data_out[22]\, reg_blk|register_22|data_out[22], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux9~0\, reg_blk|read_mux_2|Mux9~0, mips_one_cycle, 1
instance = comp, \reg_blk|register_30|data_out[22]\, reg_blk|register_30|data_out[22], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux9~1\, reg_blk|read_mux_2|Mux9~1, mips_one_cycle, 1
instance = comp, \reg_blk|register_25|data_out[22]\, reg_blk|register_25|data_out[22], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux9~2\, reg_blk|read_mux_2|Mux9~2, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux9~3\, reg_blk|read_mux_2|Mux9~3, mips_one_cycle, 1
instance = comp, \reg_blk|register_20|data_out[22]\, reg_blk|register_20|data_out[22], mips_one_cycle, 1
instance = comp, \reg_blk|register_24|data_out[22]\, reg_blk|register_24|data_out[22], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux9~4\, reg_blk|read_mux_2|Mux9~4, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux9~5\, reg_blk|read_mux_2|Mux9~5, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux9~6\, reg_blk|read_mux_2|Mux9~6, mips_one_cycle, 1
instance = comp, \reg_blk|register_27|data_out[22]\, reg_blk|register_27|data_out[22], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux9~7\, reg_blk|read_mux_2|Mux9~7, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux9~8\, reg_blk|read_mux_2|Mux9~8, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux9~9\, reg_blk|read_mux_2|Mux9~9, mips_one_cycle, 1
instance = comp, \reg_blk|register_10|data_out[22]\, reg_blk|register_10|data_out[22], mips_one_cycle, 1
instance = comp, \reg_blk|register_9|data_out[23]\, reg_blk|register_9|data_out[23], mips_one_cycle, 1
instance = comp, \reg_blk|register_8|data_out[23]\, reg_blk|register_8|data_out[23], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux8~5\, reg_blk|read_mux_2|Mux8~5, mips_one_cycle, 1
instance = comp, \reg_blk|register_30|data_out[23]\, reg_blk|register_30|data_out[23], mips_one_cycle, 1
instance = comp, \reg_blk|register_1|data_out[23]\, reg_blk|register_1|data_out[23], mips_one_cycle, 1
instance = comp, \reg_blk|register_4|data_out[23]\, reg_blk|register_4|data_out[23], mips_one_cycle, 1
instance = comp, \reg_blk|register_30|data_out[24]\, reg_blk|register_30|data_out[24], mips_one_cycle, 1
instance = comp, \reg_blk|register_29|data_out[24]\, reg_blk|register_29|data_out[24], mips_one_cycle, 1
instance = comp, \reg_blk|register_11|data_out[24]\, reg_blk|register_11|data_out[24], mips_one_cycle, 1
instance = comp, \reg_blk|register_3|data_out[24]\, reg_blk|register_3|data_out[24], mips_one_cycle, 1
instance = comp, \reg_blk|register_7|data_out[24]\, reg_blk|register_7|data_out[24], mips_one_cycle, 1
instance = comp, \reg_blk|register_14|data_out[24]\, reg_blk|register_14|data_out[24], mips_one_cycle, 1
instance = comp, \reg_blk|register_13|data_out[24]\, reg_blk|register_13|data_out[24], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux7~17\, reg_blk|read_mux_2|Mux7~17, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux7~18\, reg_blk|read_mux_2|Mux7~18, mips_one_cycle, 1
instance = comp, \reg_blk|register_21|data_out[25]\, reg_blk|register_21|data_out[25], mips_one_cycle, 1
instance = comp, \reg_blk|register_17|data_out[25]\, reg_blk|register_17|data_out[25], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux6~2\, reg_blk|read_mux_2|Mux6~2, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux6~3\, reg_blk|read_mux_2|Mux6~3, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux6~4\, reg_blk|read_mux_2|Mux6~4, mips_one_cycle, 1
instance = comp, \reg_blk|register_30|data_out[25]\, reg_blk|register_30|data_out[25], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux6~5\, reg_blk|read_mux_2|Mux6~5, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux6~6\, reg_blk|read_mux_2|Mux6~6, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux6~7\, reg_blk|read_mux_2|Mux6~7, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux6~8\, reg_blk|read_mux_2|Mux6~8, mips_one_cycle, 1
instance = comp, \reg_blk|register_27|data_out[25]\, reg_blk|register_27|data_out[25], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux6~9\, reg_blk|read_mux_2|Mux6~9, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux6~10\, reg_blk|read_mux_2|Mux6~10, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux6~11\, reg_blk|read_mux_2|Mux6~11, mips_one_cycle, 1
instance = comp, \reg_blk|register_3|data_out[25]\, reg_blk|register_3|data_out[25], mips_one_cycle, 1
instance = comp, \reg_blk|register_7|data_out[25]\, reg_blk|register_7|data_out[25], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux6~17\, reg_blk|read_mux_2|Mux6~17, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux6~18\, reg_blk|read_mux_2|Mux6~18, mips_one_cycle, 1
instance = comp, \reg_blk|register_3|data_out[26]\, reg_blk|register_3|data_out[26], mips_one_cycle, 1
instance = comp, \reg_blk|register_5|data_out[26]\, reg_blk|register_5|data_out[26], mips_one_cycle, 1
instance = comp, \reg_blk|register_13|data_out[26]\, reg_blk|register_13|data_out[26], mips_one_cycle, 1
instance = comp, \reg_blk|register_15|data_out[26]\, reg_blk|register_15|data_out[26], mips_one_cycle, 1
instance = comp, \reg_blk|register_8|data_out[27]\, reg_blk|register_8|data_out[27], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux4~0\, reg_blk|read_mux_2|Mux4~0, mips_one_cycle, 1
instance = comp, \reg_blk|register_25|data_out[27]\, reg_blk|register_25|data_out[27], mips_one_cycle, 1
instance = comp, \reg_blk|register_30|data_out[27]\, reg_blk|register_30|data_out[27], mips_one_cycle, 1
instance = comp, \reg_blk|register_13|data_out[27]\, reg_blk|register_13|data_out[27], mips_one_cycle, 1
instance = comp, \reg_blk|register_14|data_out[27]\, reg_blk|register_14|data_out[27], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux4~17\, reg_blk|read_mux_2|Mux4~17, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux4~18\, reg_blk|read_mux_2|Mux4~18, mips_one_cycle, 1
instance = comp, \reg_blk|register_26|data_out[28]\, reg_blk|register_26|data_out[28], mips_one_cycle, 1
instance = comp, \reg_blk|register_22|data_out[28]\, reg_blk|register_22|data_out[28], mips_one_cycle, 1
instance = comp, \reg_blk|register_18|data_out[28]\, reg_blk|register_18|data_out[28], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux3~0\, reg_blk|read_mux_2|Mux3~0, mips_one_cycle, 1
instance = comp, \reg_blk|register_30|data_out[28]\, reg_blk|register_30|data_out[28], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux3~1\, reg_blk|read_mux_2|Mux3~1, mips_one_cycle, 1
instance = comp, \reg_blk|register_17|data_out[28]\, reg_blk|register_17|data_out[28], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux3~2\, reg_blk|read_mux_2|Mux3~2, mips_one_cycle, 1
instance = comp, \reg_blk|register_29|data_out[28]\, reg_blk|register_29|data_out[28], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux3~3\, reg_blk|read_mux_2|Mux3~3, mips_one_cycle, 1
instance = comp, \reg_blk|register_20|data_out[28]\, reg_blk|register_20|data_out[28], mips_one_cycle, 1
instance = comp, \reg_blk|register_24|data_out[28]\, reg_blk|register_24|data_out[28], mips_one_cycle, 1
instance = comp, \reg_blk|register_16|data_out[28]\, reg_blk|register_16|data_out[28], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux3~4\, reg_blk|read_mux_2|Mux3~4, mips_one_cycle, 1
instance = comp, \reg_blk|register_28|data_out[28]\, reg_blk|register_28|data_out[28], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux3~5\, reg_blk|read_mux_2|Mux3~5, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux3~6\, reg_blk|read_mux_2|Mux3~6, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux3~7\, reg_blk|read_mux_2|Mux3~7, mips_one_cycle, 1
instance = comp, \reg_blk|register_31|data_out[28]\, reg_blk|register_31|data_out[28], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux3~8\, reg_blk|read_mux_2|Mux3~8, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux3~9\, reg_blk|read_mux_2|Mux3~9, mips_one_cycle, 1
instance = comp, \reg_blk|register_10|data_out[28]\, reg_blk|register_10|data_out[28], mips_one_cycle, 1
instance = comp, \reg_blk|register_13|data_out[28]\, reg_blk|register_13|data_out[28], mips_one_cycle, 1
instance = comp, \reg_blk|register_10|data_out[29]\, reg_blk|register_10|data_out[29], mips_one_cycle, 1
instance = comp, \reg_blk|register_21|data_out[29]\, reg_blk|register_21|data_out[29], mips_one_cycle, 1
instance = comp, \reg_blk|register_25|data_out[29]\, reg_blk|register_25|data_out[29], mips_one_cycle, 1
instance = comp, \reg_blk|register_17|data_out[29]\, reg_blk|register_17|data_out[29], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux2~2\, reg_blk|read_mux_2|Mux2~2, mips_one_cycle, 1
instance = comp, \reg_blk|register_29|data_out[29]\, reg_blk|register_29|data_out[29], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux2~3\, reg_blk|read_mux_2|Mux2~3, mips_one_cycle, 1
instance = comp, \reg_blk|register_20|data_out[29]\, reg_blk|register_20|data_out[29], mips_one_cycle, 1
instance = comp, \reg_blk|register_24|data_out[29]\, reg_blk|register_24|data_out[29], mips_one_cycle, 1
instance = comp, \reg_blk|register_12|data_out[29]\, reg_blk|register_12|data_out[29], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux2~17\, reg_blk|read_mux_2|Mux2~17, mips_one_cycle, 1
instance = comp, \reg_blk|register_15|data_out[29]\, reg_blk|register_15|data_out[29], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux2~18\, reg_blk|read_mux_2|Mux2~18, mips_one_cycle, 1
instance = comp, \reg_blk|register_26|data_out[30]\, reg_blk|register_26|data_out[30], mips_one_cycle, 1
instance = comp, \reg_blk|register_22|data_out[30]\, reg_blk|register_22|data_out[30], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux1~2\, reg_blk|read_mux_2|Mux1~2, mips_one_cycle, 1
instance = comp, \reg_blk|register_29|data_out[30]\, reg_blk|register_29|data_out[30], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux1~3\, reg_blk|read_mux_2|Mux1~3, mips_one_cycle, 1
instance = comp, \reg_blk|register_20|data_out[30]\, reg_blk|register_20|data_out[30], mips_one_cycle, 1
instance = comp, \reg_blk|register_24|data_out[30]\, reg_blk|register_24|data_out[30], mips_one_cycle, 1
instance = comp, \reg_blk|register_16|data_out[30]\, reg_blk|register_16|data_out[30], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux1~4\, reg_blk|read_mux_2|Mux1~4, mips_one_cycle, 1
instance = comp, \reg_blk|register_28|data_out[30]\, reg_blk|register_28|data_out[30], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux1~5\, reg_blk|read_mux_2|Mux1~5, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux1~6\, reg_blk|read_mux_2|Mux1~6, mips_one_cycle, 1
instance = comp, \reg_blk|register_11|data_out[30]\, reg_blk|register_11|data_out[30], mips_one_cycle, 1
instance = comp, \reg_blk|register_4|data_out[30]\, reg_blk|register_4|data_out[30], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux1~12\, reg_blk|read_mux_2|Mux1~12, mips_one_cycle, 1
instance = comp, \reg_blk|register_7|data_out[30]\, reg_blk|register_7|data_out[30], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux1~13\, reg_blk|read_mux_2|Mux1~13, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux1~17\, reg_blk|read_mux_2|Mux1~17, mips_one_cycle, 1
instance = comp, \reg_blk|register_15|data_out[30]\, reg_blk|register_15|data_out[30], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux1~18\, reg_blk|read_mux_2|Mux1~18, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux0~0\, reg_blk|read_mux_2|Mux0~0, mips_one_cycle, 1
instance = comp, \reg_blk|register_11|data_out[31]\, reg_blk|register_11|data_out[31], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux0~1\, reg_blk|read_mux_2|Mux0~1, mips_one_cycle, 1
instance = comp, \reg_blk|register_24|data_out[31]\, reg_blk|register_24|data_out[31], mips_one_cycle, 1
instance = comp, \reg_blk|register_5|data_out[31]\, reg_blk|register_5|data_out[31], mips_one_cycle, 1
instance = comp, \reg_blk|register_6|data_out[31]\, reg_blk|register_6|data_out[31], mips_one_cycle, 1
instance = comp, \reg_blk|register_13|data_out[31]\, reg_blk|register_13|data_out[31], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux0~4\, reg_blk|read_mux_1|Mux0~4, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux0~5\, reg_blk|read_mux_1|Mux0~5, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux0~6\, reg_blk|read_mux_1|Mux0~6, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux0~7\, reg_blk|read_mux_1|Mux0~7, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux0~8\, reg_blk|read_mux_1|Mux0~8, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux0~17\, reg_blk|read_mux_1|Mux0~17, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux0~18\, reg_blk|read_mux_1|Mux0~18, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux1~0\, reg_blk|read_mux_1|Mux1~0, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux1~1\, reg_blk|read_mux_1|Mux1~1, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux1~4\, reg_blk|read_mux_1|Mux1~4, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux1~5\, reg_blk|read_mux_1|Mux1~5, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux1~7\, reg_blk|read_mux_1|Mux1~7, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux1~10\, reg_blk|read_mux_1|Mux1~10, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux1~11\, reg_blk|read_mux_1|Mux1~11, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux2~2\, reg_blk|read_mux_1|Mux2~2, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux2~3\, reg_blk|read_mux_1|Mux2~3, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux2~6\, reg_blk|read_mux_1|Mux2~6, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux2~7\, reg_blk|read_mux_1|Mux2~7, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux3~0\, reg_blk|read_mux_1|Mux3~0, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux3~1\, reg_blk|read_mux_1|Mux3~1, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux3~4\, reg_blk|read_mux_1|Mux3~4, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux3~5\, reg_blk|read_mux_1|Mux3~5, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux3~10\, reg_blk|read_mux_1|Mux3~10, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux3~11\, reg_blk|read_mux_1|Mux3~11, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux3~17\, reg_blk|read_mux_1|Mux3~17, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux3~18\, reg_blk|read_mux_1|Mux3~18, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux4~2\, reg_blk|read_mux_1|Mux4~2, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux4~4\, reg_blk|read_mux_1|Mux4~4, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux4~5\, reg_blk|read_mux_1|Mux4~5, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux4~6\, reg_blk|read_mux_1|Mux4~6, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux4~7\, reg_blk|read_mux_1|Mux4~7, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux4~8\, reg_blk|read_mux_1|Mux4~8, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux4~9\, reg_blk|read_mux_1|Mux4~9, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux5~7\, reg_blk|read_mux_1|Mux5~7, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux5~12\, reg_blk|read_mux_1|Mux5~12, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux5~17\, reg_blk|read_mux_1|Mux5~17, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux5~18\, reg_blk|read_mux_1|Mux5~18, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux6~0\, reg_blk|read_mux_1|Mux6~0, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux7~7\, reg_blk|read_mux_1|Mux7~7, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux7~8\, reg_blk|read_mux_1|Mux7~8, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux8~17\, reg_blk|read_mux_1|Mux8~17, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux9~0\, reg_blk|read_mux_1|Mux9~0, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux9~1\, reg_blk|read_mux_1|Mux9~1, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux10~7\, reg_blk|read_mux_1|Mux10~7, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux10~8\, reg_blk|read_mux_1|Mux10~8, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux10~10\, reg_blk|read_mux_1|Mux10~10, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux10~11\, reg_blk|read_mux_1|Mux10~11, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux11~0\, reg_blk|read_mux_1|Mux11~0, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux11~1\, reg_blk|read_mux_1|Mux11~1, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux12~7\, reg_blk|read_mux_1|Mux12~7, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux12~8\, reg_blk|read_mux_1|Mux12~8, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux12~10\, reg_blk|read_mux_1|Mux12~10, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux12~11\, reg_blk|read_mux_1|Mux12~11, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux12~17\, reg_blk|read_mux_1|Mux12~17, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux12~18\, reg_blk|read_mux_1|Mux12~18, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux13~9\, reg_blk|read_mux_1|Mux13~9, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux13~10\, reg_blk|read_mux_1|Mux13~10, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux14~10\, reg_blk|read_mux_1|Mux14~10, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux15~2\, reg_blk|read_mux_1|Mux15~2, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux15~3\, reg_blk|read_mux_1|Mux15~3, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux15~4\, reg_blk|read_mux_1|Mux15~4, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux15~5\, reg_blk|read_mux_1|Mux15~5, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux15~17\, reg_blk|read_mux_1|Mux15~17, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux15~18\, reg_blk|read_mux_1|Mux15~18, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux16~4\, reg_blk|read_mux_1|Mux16~4, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux16~5\, reg_blk|read_mux_1|Mux16~5, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux17~0\, reg_blk|read_mux_1|Mux17~0, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux17~1\, reg_blk|read_mux_1|Mux17~1, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux18~7\, reg_blk|read_mux_1|Mux18~7, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux18~8\, reg_blk|read_mux_1|Mux18~8, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux18~17\, reg_blk|read_mux_1|Mux18~17, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux19~2\, reg_blk|read_mux_1|Mux19~2, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux19~3\, reg_blk|read_mux_1|Mux19~3, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux20~7\, reg_blk|read_mux_1|Mux20~7, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux20~8\, reg_blk|read_mux_1|Mux20~8, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux21~9\, reg_blk|read_mux_1|Mux21~9, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux21~10\, reg_blk|read_mux_1|Mux21~10, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux22~12\, reg_blk|read_mux_1|Mux22~12, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux22~13\, reg_blk|read_mux_1|Mux22~13, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux23~0\, reg_blk|read_mux_1|Mux23~0, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux23~1\, reg_blk|read_mux_1|Mux23~1, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux23~9\, reg_blk|read_mux_1|Mux23~9, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux23~17\, reg_blk|read_mux_1|Mux23~17, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux24~10\, reg_blk|read_mux_1|Mux24~10, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux25~0\, reg_blk|read_mux_1|Mux25~0, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux25~1\, reg_blk|read_mux_1|Mux25~1, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux25~2\, reg_blk|read_mux_1|Mux25~2, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux25~3\, reg_blk|read_mux_1|Mux25~3, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux25~4\, reg_blk|read_mux_1|Mux25~4, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux25~5\, reg_blk|read_mux_1|Mux25~5, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux25~6\, reg_blk|read_mux_1|Mux25~6, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux25~7\, reg_blk|read_mux_1|Mux25~7, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux25~8\, reg_blk|read_mux_1|Mux25~8, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux25~9\, reg_blk|read_mux_1|Mux25~9, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux25~10\, reg_blk|read_mux_1|Mux25~10, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux25~11\, reg_blk|read_mux_1|Mux25~11, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux26~0\, reg_blk|read_mux_1|Mux26~0, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux26~17\, reg_blk|read_mux_1|Mux26~17, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux26~18\, reg_blk|read_mux_1|Mux26~18, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux27~2\, reg_blk|read_mux_1|Mux27~2, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux27~17\, reg_blk|read_mux_1|Mux27~17, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux27~18\, reg_blk|read_mux_1|Mux27~18, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux28~2\, reg_blk|read_mux_1|Mux28~2, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux28~4\, reg_blk|read_mux_1|Mux28~4, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux28~10\, reg_blk|read_mux_1|Mux28~10, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux28~11\, reg_blk|read_mux_1|Mux28~11, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux28~17\, reg_blk|read_mux_1|Mux28~17, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux28~18\, reg_blk|read_mux_1|Mux28~18, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux29~9\, reg_blk|read_mux_1|Mux29~9, mips_one_cycle, 1
instance = comp, \alu|func_mux_unit|Mux1~3\, alu|func_mux_unit|Mux1~3, mips_one_cycle, 1
instance = comp, \alu|func_mux_unit|Mux4~2\, alu|func_mux_unit|Mux4~2, mips_one_cycle, 1
instance = comp, \alu|func_mux_unit|Mux3~1\, alu|func_mux_unit|Mux3~1, mips_one_cycle, 1
instance = comp, \alu|func_mux_unit|Mux2~2\, alu|func_mux_unit|Mux2~2, mips_one_cycle, 1
instance = comp, \alu|func_mux_unit|Mux18~2\, alu|func_mux_unit|Mux18~2, mips_one_cycle, 1
instance = comp, \alu|Equal0~9\, alu|Equal0~9, mips_one_cycle, 1
instance = comp, \breq_adder|bit_1|xor_2|output~0\, breq_adder|bit_1|xor_2|output~0, mips_one_cycle, 1
instance = comp, \pc_adder|bit_2|xor_2|output\, pc_adder|bit_2|xor_2|output, mips_one_cycle, 1
instance = comp, \breq_adder|bit_3|xor_2|output\, breq_adder|bit_3|xor_2|output, mips_one_cycle, 1
instance = comp, \pc_adder|bit_4|xor_2|output\, pc_adder|bit_4|xor_2|output, mips_one_cycle, 1
instance = comp, \breq_adder|bit_5|xor_2|output\, breq_adder|bit_5|xor_2|output, mips_one_cycle, 1
instance = comp, \breq_adder|bit_6|xor_2|output\, breq_adder|bit_6|xor_2|output, mips_one_cycle, 1
instance = comp, \pc_adder|bit_7|xor_2|output\, pc_adder|bit_7|xor_2|output, mips_one_cycle, 1
instance = comp, \breq_adder|bit_8|xor_2|output\, breq_adder|bit_8|xor_2|output, mips_one_cycle, 1
instance = comp, \controller|Equal7~0\, controller|Equal7~0, mips_one_cycle, 1
instance = comp, \alu_source_mux|output[28]~67\, alu_source_mux|output[28]~67, mips_one_cycle, 1
instance = comp, \alu_source_mux|output[20]~75\, alu_source_mux|output[20]~75, mips_one_cycle, 1
instance = comp, \alu|func_mux_unit|Mux27~3\, alu|func_mux_unit|Mux27~3, mips_one_cycle, 1
instance = comp, \alu|func_mux_unit|Mux26~3\, alu|func_mux_unit|Mux26~3, mips_one_cycle, 1
instance = comp, \alu|func_mux_unit|Mux18~3\, alu|func_mux_unit|Mux18~3, mips_one_cycle, 1
instance = comp, \alu|func_mux_unit|Mux18~4\, alu|func_mux_unit|Mux18~4, mips_one_cycle, 1
instance = comp, \alu|func_mux_unit|Mux12~3\, alu|func_mux_unit|Mux12~3, mips_one_cycle, 1
instance = comp, \alu|func_mux_unit|Mux15~3\, alu|func_mux_unit|Mux15~3, mips_one_cycle, 1
instance = comp, \alu|func_mux_unit|Mux15~4\, alu|func_mux_unit|Mux15~4, mips_one_cycle, 1
instance = comp, \alu|func_mux_unit|Mux11~3\, alu|func_mux_unit|Mux11~3, mips_one_cycle, 1
instance = comp, \alu|func_mux_unit|Mux5~3\, alu|func_mux_unit|Mux5~3, mips_one_cycle, 1
instance = comp, \alu|func_mux_unit|Mux6~5\, alu|func_mux_unit|Mux6~5, mips_one_cycle, 1
instance = comp, \clk4~I\, clk4, mips_one_cycle, 1
instance = comp, \clk4~clkctrl\, clk4~clkctrl, mips_one_cycle, 1
instance = comp, \reg_blk|register_12|data_out[0]~feeder\, reg_blk|register_12|data_out[0]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_22|data_out[2]~feeder\, reg_blk|register_22|data_out[2]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_10|data_out[3]~feeder\, reg_blk|register_10|data_out[3]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_15|data_out[4]~feeder\, reg_blk|register_15|data_out[4]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_23|data_out[5]~feeder\, reg_blk|register_23|data_out[5]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_22|data_out[5]~feeder\, reg_blk|register_22|data_out[5]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_22|data_out[6]~feeder\, reg_blk|register_22|data_out[6]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_18|data_out[6]~feeder\, reg_blk|register_18|data_out[6]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_6|data_out[6]~feeder\, reg_blk|register_6|data_out[6]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_19|data_out[6]~feeder\, reg_blk|register_19|data_out[6]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_20|data_out[7]~feeder\, reg_blk|register_20|data_out[7]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_7|data_out[7]~feeder\, reg_blk|register_7|data_out[7]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_26|data_out[7]~feeder\, reg_blk|register_26|data_out[7]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_21|data_out[7]~feeder\, reg_blk|register_21|data_out[7]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_21|data_out[8]~feeder\, reg_blk|register_21|data_out[8]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_22|data_out[8]~feeder\, reg_blk|register_22|data_out[8]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_6|data_out[9]~feeder\, reg_blk|register_6|data_out[9]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_22|data_out[10]~feeder\, reg_blk|register_22|data_out[10]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_19|data_out[10]~feeder\, reg_blk|register_19|data_out[10]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_31|data_out[11]~feeder\, reg_blk|register_31|data_out[11]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_12|data_out[11]~feeder\, reg_blk|register_12|data_out[11]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_23|data_out[11]~feeder\, reg_blk|register_23|data_out[11]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_18|data_out[12]~feeder\, reg_blk|register_18|data_out[12]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_31|data_out[12]~feeder\, reg_blk|register_31|data_out[12]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_19|data_out[12]~feeder\, reg_blk|register_19|data_out[12]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_2|data_out[12]~feeder\, reg_blk|register_2|data_out[12]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_8|data_out[13]~feeder\, reg_blk|register_8|data_out[13]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_2|data_out[13]~feeder\, reg_blk|register_2|data_out[13]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_18|data_out[13]~feeder\, reg_blk|register_18|data_out[13]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_26|data_out[13]~feeder\, reg_blk|register_26|data_out[13]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_13|data_out[13]~feeder\, reg_blk|register_13|data_out[13]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_5|data_out[13]~feeder\, reg_blk|register_5|data_out[13]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_7|data_out[15]~feeder\, reg_blk|register_7|data_out[15]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_10|data_out[15]~feeder\, reg_blk|register_10|data_out[15]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_23|data_out[15]~feeder\, reg_blk|register_23|data_out[15]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_27|data_out[15]~feeder\, reg_blk|register_27|data_out[15]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_21|data_out[17]~feeder\, reg_blk|register_21|data_out[17]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_8|data_out[17]~feeder\, reg_blk|register_8|data_out[17]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_3|data_out[17]~feeder\, reg_blk|register_3|data_out[17]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_10|data_out[18]~feeder\, reg_blk|register_10|data_out[18]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_5|data_out[18]~feeder\, reg_blk|register_5|data_out[18]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_2|data_out[18]~feeder\, reg_blk|register_2|data_out[18]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_28|data_out[18]~feeder\, reg_blk|register_28|data_out[18]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_6|data_out[19]~feeder\, reg_blk|register_6|data_out[19]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_12|data_out[19]~feeder\, reg_blk|register_12|data_out[19]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_14|data_out[19]~feeder\, reg_blk|register_14|data_out[19]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_15|data_out[19]~feeder\, reg_blk|register_15|data_out[19]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_8|data_out[20]~feeder\, reg_blk|register_8|data_out[20]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_4|data_out[20]~feeder\, reg_blk|register_4|data_out[20]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_7|data_out[21]~feeder\, reg_blk|register_7|data_out[21]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_8|data_out[21]~feeder\, reg_blk|register_8|data_out[21]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_19|data_out[21]~feeder\, reg_blk|register_19|data_out[21]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_14|data_out[21]~feeder\, reg_blk|register_14|data_out[21]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_9|data_out[21]~feeder\, reg_blk|register_9|data_out[21]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_11|data_out[21]~feeder\, reg_blk|register_11|data_out[21]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_23|data_out[21]~feeder\, reg_blk|register_23|data_out[21]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_27|data_out[22]~feeder\, reg_blk|register_27|data_out[22]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_20|data_out[22]~feeder\, reg_blk|register_20|data_out[22]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_24|data_out[22]~feeder\, reg_blk|register_24|data_out[22]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_30|data_out[22]~feeder\, reg_blk|register_30|data_out[22]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_1|data_out[23]~feeder\, reg_blk|register_1|data_out[23]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_4|data_out[23]~feeder\, reg_blk|register_4|data_out[23]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_3|data_out[24]~feeder\, reg_blk|register_3|data_out[24]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_11|data_out[24]~feeder\, reg_blk|register_11|data_out[24]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_7|data_out[24]~feeder\, reg_blk|register_7|data_out[24]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_29|data_out[24]~feeder\, reg_blk|register_29|data_out[24]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_30|data_out[24]~feeder\, reg_blk|register_30|data_out[24]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_13|data_out[24]~feeder\, reg_blk|register_13|data_out[24]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_14|data_out[24]~feeder\, reg_blk|register_14|data_out[24]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_7|data_out[25]~feeder\, reg_blk|register_7|data_out[25]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_21|data_out[25]~feeder\, reg_blk|register_21|data_out[25]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_3|data_out[26]~feeder\, reg_blk|register_3|data_out[26]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_31|data_out[28]~feeder\, reg_blk|register_31|data_out[28]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_13|data_out[28]~feeder\, reg_blk|register_13|data_out[28]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_10|data_out[28]~feeder\, reg_blk|register_10|data_out[28]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_29|data_out[29]~feeder\, reg_blk|register_29|data_out[29]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_21|data_out[29]~feeder\, reg_blk|register_21|data_out[29]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_29|data_out[30]~feeder\, reg_blk|register_29|data_out[30]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_11|data_out[30]~feeder\, reg_blk|register_11|data_out[30]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_11|data_out[31]~feeder\, reg_blk|register_11|data_out[31]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_5|data_out[31]~feeder\, reg_blk|register_5|data_out[31]~feeder, mips_one_cycle, 1
instance = comp, \clk1~I\, clk1, mips_one_cycle, 1
instance = comp, \clk1~clkctrl\, clk1~clkctrl, mips_one_cycle, 1
instance = comp, \rst~I\, rst, mips_one_cycle, 1
instance = comp, \clk2~I\, clk2, mips_one_cycle, 1
instance = comp, \clk2~clkctrl\, clk2~clkctrl, mips_one_cycle, 1
instance = comp, \~GND\, ~GND, mips_one_cycle, 1
instance = comp, \pc_adder|bit_1|xor_2|output\, pc_adder|bit_1|xor_2|output, mips_one_cycle, 1
instance = comp, \pc_adder|bit_3|xor_2|output\, pc_adder|bit_3|xor_2|output, mips_one_cycle, 1
instance = comp, \pc_register|data_out[3]~2\, pc_register|data_out[3]~2, mips_one_cycle, 1
instance = comp, \pc_adder|bit_3|and_2|output\, pc_adder|bit_3|and_2|output, mips_one_cycle, 1
instance = comp, \pc_adder|bit_5|xor_2|output\, pc_adder|bit_5|xor_2|output, mips_one_cycle, 1
instance = comp, \pc_register|data_out[5]~4\, pc_register|data_out[5]~4, mips_one_cycle, 1
instance = comp, \pc_adder|bit_6|xor_2|output\, pc_adder|bit_6|xor_2|output, mips_one_cycle, 1
instance = comp, \pc_register|data_out[6]~5\, pc_register|data_out[6]~5, mips_one_cycle, 1
instance = comp, \pc_adder|bit_6|and_2|output\, pc_adder|bit_6|and_2|output, mips_one_cycle, 1
instance = comp, \pc_adder|bit_5|and_2|output\, pc_adder|bit_5|and_2|output, mips_one_cycle, 1
instance = comp, \pc_adder|bit_4|and_2|output\, pc_adder|bit_4|and_2|output, mips_one_cycle, 1
instance = comp, \pc_adder|bit_2|and_2|output\, pc_adder|bit_2|and_2|output, mips_one_cycle, 1
instance = comp, \pc_adder|bit_8|xor_2|output\, pc_adder|bit_8|xor_2|output, mips_one_cycle, 1
instance = comp, \pc_register|data_out[8]~7\, pc_register|data_out[8]~7, mips_one_cycle, 1
instance = comp, \pc_adder|bit_9|xor_2|output\, pc_adder|bit_9|xor_2|output, mips_one_cycle, 1
instance = comp, \instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a8\, instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a8, mips_one_cycle, 1
instance = comp, \pc_adder|bit_7|and_2|output\, pc_adder|bit_7|and_2|output, mips_one_cycle, 1
instance = comp, \instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a4\, instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a4, mips_one_cycle, 1
instance = comp, \breq_adder|bit_7|or_1|output~0\, breq_adder|bit_7|or_1|output~0, mips_one_cycle, 1
instance = comp, \breq_adder|bit_8|or_1|output~0\, breq_adder|bit_8|or_1|output~0, mips_one_cycle, 1
instance = comp, \breq_adder|bit_9|xor_2|output\, breq_adder|bit_9|xor_2|output, mips_one_cycle, 1
instance = comp, \pc_register|data_out[9]~8\, pc_register|data_out[9]~8, mips_one_cycle, 1
instance = comp, \instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a28\, instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a28, mips_one_cycle, 1
instance = comp, \controller|Equal8~0\, controller|Equal8~0, mips_one_cycle, 1
instance = comp, \instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a24\, instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a24, mips_one_cycle, 1
instance = comp, \controller|ctrl_jump~0\, controller|ctrl_jump~0, mips_one_cycle, 1
instance = comp, \pc_register|data_out[9]\, pc_register|data_out[9], mips_one_cycle, 1
instance = comp, \pc_register|data_out[8]\, pc_register|data_out[8], mips_one_cycle, 1
instance = comp, \instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a0\, instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a0, mips_one_cycle, 1
instance = comp, \pc_adder|bit_1|and_2|output\, pc_adder|bit_1|and_2|output, mips_one_cycle, 1
instance = comp, \breq_adder|bit_2|or_1|output~0\, breq_adder|bit_2|or_1|output~0, mips_one_cycle, 1
instance = comp, \breq_adder|bit_3|or_1|output~0\, breq_adder|bit_3|or_1|output~0, mips_one_cycle, 1
instance = comp, \breq_adder|bit_4|or_1|output~0\, breq_adder|bit_4|or_1|output~0, mips_one_cycle, 1
instance = comp, \breq_adder|bit_5|or_1|output~0\, breq_adder|bit_5|or_1|output~0, mips_one_cycle, 1
instance = comp, \breq_adder|bit_6|or_1|output~0\, breq_adder|bit_6|or_1|output~0, mips_one_cycle, 1
instance = comp, \breq_adder|bit_7|xor_2|output\, breq_adder|bit_7|xor_2|output, mips_one_cycle, 1
instance = comp, \pc_register|data_out[7]~6\, pc_register|data_out[7]~6, mips_one_cycle, 1
instance = comp, \pc_register|data_out[7]\, pc_register|data_out[7], mips_one_cycle, 1
instance = comp, \pc_register|data_out[6]\, pc_register|data_out[6], mips_one_cycle, 1
instance = comp, \pc_register|data_out[5]\, pc_register|data_out[5], mips_one_cycle, 1
instance = comp, \breq_adder|bit_4|xor_2|output\, breq_adder|bit_4|xor_2|output, mips_one_cycle, 1
instance = comp, \pc_register|data_out[4]~3\, pc_register|data_out[4]~3, mips_one_cycle, 1
instance = comp, \pc_register|data_out[4]\, pc_register|data_out[4], mips_one_cycle, 1
instance = comp, \pc_register|data_out[3]\, pc_register|data_out[3], mips_one_cycle, 1
instance = comp, \breq_adder|bit_1|or_1|output~0\, breq_adder|bit_1|or_1|output~0, mips_one_cycle, 1
instance = comp, \breq_adder|bit_2|xor_2|output\, breq_adder|bit_2|xor_2|output, mips_one_cycle, 1
instance = comp, \pc_register|data_out[2]~1\, pc_register|data_out[2]~1, mips_one_cycle, 1
instance = comp, \pc_register|data_out[2]\, pc_register|data_out[2], mips_one_cycle, 1
instance = comp, \controller|Equal8~1\, controller|Equal8~1, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux7~1\, reg_blk|read_mux_1|Mux7~1, mips_one_cycle, 1
instance = comp, \instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a20\, instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a20, mips_one_cycle, 1
instance = comp, \clk3~I\, clk3, mips_one_cycle, 1
instance = comp, \clk3~clkctrl\, clk3~clkctrl, mips_one_cycle, 1
instance = comp, \instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a16\, instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a16, mips_one_cycle, 1
instance = comp, \controller|Equal6~0\, controller|Equal6~0, mips_one_cycle, 1
instance = comp, \controller|Equal6~2\, controller|Equal6~2, mips_one_cycle, 1
instance = comp, \alu_source_mux|output[4]~91\, alu_source_mux|output[4]~91, mips_one_cycle, 1
instance = comp, \controller|Equal6~1\, controller|Equal6~1, mips_one_cycle, 1
instance = comp, \controller|ctrl_alu_op[0]~1\, controller|ctrl_alu_op[0]~1, mips_one_cycle, 1
instance = comp, \controller|ctrl_alu_op[0]~2\, controller|ctrl_alu_op[0]~2, mips_one_cycle, 1
instance = comp, \controller|Equal0~0\, controller|Equal0~0, mips_one_cycle, 1
instance = comp, \controller|ctrl_alu_op[1]~3\, controller|ctrl_alu_op[1]~3, mips_one_cycle, 1
instance = comp, \controller|ctrl_alu_op[1]~4\, controller|ctrl_alu_op[1]~4, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux7~0\, reg_blk|read_mux_1|Mux7~0, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux7~2\, reg_blk|read_mux_1|Mux7~2, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux8~4\, reg_blk|read_mux_2|Mux8~4, mips_one_cycle, 1
instance = comp, \instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a12\, instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a12, mips_one_cycle, 1
instance = comp, \write_reg_mux|output[2]~2\, write_reg_mux|output[2]~2, mips_one_cycle, 1
instance = comp, \write_reg_mux|output[1]~4\, write_reg_mux|output[1]~4, mips_one_cycle, 1
instance = comp, \reg_blk|decoder|Ram0~30\, reg_blk|decoder|Ram0~30, mips_one_cycle, 1
instance = comp, \reg_blk|decoder|Ram0~49\, reg_blk|decoder|Ram0~49, mips_one_cycle, 1
instance = comp, \reg_blk|register_15|data_out[3]\, reg_blk|register_15|data_out[3], mips_one_cycle, 1
instance = comp, \write_reg_mux|output[0]~3\, write_reg_mux|output[0]~3, mips_one_cycle, 1
instance = comp, \write_reg_mux|output[4]~0\, write_reg_mux|output[4]~0, mips_one_cycle, 1
instance = comp, \reg_blk|decoder|Ram0~53\, reg_blk|decoder|Ram0~53, mips_one_cycle, 1
instance = comp, \reg_blk|decoder|Ram0~21\, reg_blk|decoder|Ram0~21, mips_one_cycle, 1
instance = comp, \reg_blk|decoder|Ram0~48\, reg_blk|decoder|Ram0~48, mips_one_cycle, 1
instance = comp, \reg_blk|register_12|data_out[3]\, reg_blk|register_12|data_out[3], mips_one_cycle, 1
instance = comp, \reg_blk|register_14|data_out[3]~feeder\, reg_blk|register_14|data_out[3]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|decoder|Ram0~46\, reg_blk|decoder|Ram0~46, mips_one_cycle, 1
instance = comp, \reg_blk|register_14|data_out[3]\, reg_blk|register_14|data_out[3], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux28~17\, reg_blk|read_mux_2|Mux28~17, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux28~18\, reg_blk|read_mux_2|Mux28~18, mips_one_cycle, 1
instance = comp, \reg_blk|register_21|data_out[3]~feeder\, reg_blk|register_21|data_out[3]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|decoder|Ram0~51\, reg_blk|decoder|Ram0~51, mips_one_cycle, 1
instance = comp, \reg_blk|decoder|Ram0~22\, reg_blk|decoder|Ram0~22, mips_one_cycle, 1
instance = comp, \reg_blk|register_21|data_out[3]\, reg_blk|register_21|data_out[3], mips_one_cycle, 1
instance = comp, \reg_blk|decoder|Ram0~24\, reg_blk|decoder|Ram0~24, mips_one_cycle, 1
instance = comp, \reg_blk|register_17|data_out[3]\, reg_blk|register_17|data_out[3], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux28~2\, reg_blk|read_mux_2|Mux28~2, mips_one_cycle, 1
instance = comp, \reg_blk|register_29|data_out[3]~feeder\, reg_blk|register_29|data_out[3]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|decoder|Ram0~50\, reg_blk|decoder|Ram0~50, mips_one_cycle, 1
instance = comp, \reg_blk|decoder|Ram0~25\, reg_blk|decoder|Ram0~25, mips_one_cycle, 1
instance = comp, \reg_blk|register_29|data_out[3]\, reg_blk|register_29|data_out[3], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux28~3\, reg_blk|read_mux_2|Mux28~3, mips_one_cycle, 1
instance = comp, \reg_blk|decoder|Ram0~34\, reg_blk|decoder|Ram0~34, mips_one_cycle, 1
instance = comp, \reg_blk|register_31|data_out[3]\, reg_blk|register_31|data_out[3], mips_one_cycle, 1
instance = comp, \reg_blk|register_19|data_out[3]~feeder\, reg_blk|register_19|data_out[3]~feeder, mips_one_cycle, 1
instance = comp, \write_reg_mux|output[3]~1\, write_reg_mux|output[3]~1, mips_one_cycle, 1
instance = comp, \reg_blk|decoder|Ram0~33\, reg_blk|decoder|Ram0~33, mips_one_cycle, 1
instance = comp, \reg_blk|register_19|data_out[3]\, reg_blk|register_19|data_out[3], mips_one_cycle, 1
instance = comp, \reg_blk|decoder|Ram0~32\, reg_blk|decoder|Ram0~32, mips_one_cycle, 1
instance = comp, \reg_blk|register_23|data_out[3]\, reg_blk|register_23|data_out[3], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux28~9\, reg_blk|read_mux_2|Mux28~9, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux28~10\, reg_blk|read_mux_2|Mux28~10, mips_one_cycle, 1
instance = comp, \reg_blk|register_18|data_out[3]~feeder\, reg_blk|register_18|data_out[3]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|decoder|Ram0~16\, reg_blk|decoder|Ram0~16, mips_one_cycle, 1
instance = comp, \reg_blk|decoder|Ram0~19\, reg_blk|decoder|Ram0~19, mips_one_cycle, 1
instance = comp, \reg_blk|register_18|data_out[3]\, reg_blk|register_18|data_out[3], mips_one_cycle, 1
instance = comp, \reg_blk|register_22|data_out[3]~feeder\, reg_blk|register_22|data_out[3]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|decoder|Ram0~18\, reg_blk|decoder|Ram0~18, mips_one_cycle, 1
instance = comp, \reg_blk|register_22|data_out[3]\, reg_blk|register_22|data_out[3], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux28~4\, reg_blk|read_mux_2|Mux28~4, mips_one_cycle, 1
instance = comp, \reg_blk|decoder|Ram0~20\, reg_blk|decoder|Ram0~20, mips_one_cycle, 1
instance = comp, \reg_blk|register_30|data_out[3]\, reg_blk|register_30|data_out[3], mips_one_cycle, 1
instance = comp, \reg_blk|decoder|Ram0~17\, reg_blk|decoder|Ram0~17, mips_one_cycle, 1
instance = comp, \reg_blk|register_26|data_out[3]\, reg_blk|register_26|data_out[3], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux28~5\, reg_blk|read_mux_2|Mux28~5, mips_one_cycle, 1
instance = comp, \reg_blk|register_28|data_out[3]~feeder\, reg_blk|register_28|data_out[3]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|decoder|Ram0~29\, reg_blk|decoder|Ram0~29, mips_one_cycle, 1
instance = comp, \reg_blk|register_28|data_out[3]\, reg_blk|register_28|data_out[3], mips_one_cycle, 1
instance = comp, \reg_blk|register_20|data_out[3]~feeder\, reg_blk|register_20|data_out[3]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|decoder|Ram0~27\, reg_blk|decoder|Ram0~27, mips_one_cycle, 1
instance = comp, \reg_blk|register_20|data_out[3]\, reg_blk|register_20|data_out[3], mips_one_cycle, 1
instance = comp, \reg_blk|decoder|Ram0~28\, reg_blk|decoder|Ram0~28, mips_one_cycle, 1
instance = comp, \reg_blk|register_16|data_out[3]\, reg_blk|register_16|data_out[3], mips_one_cycle, 1
instance = comp, \reg_blk|decoder|Ram0~26\, reg_blk|decoder|Ram0~26, mips_one_cycle, 1
instance = comp, \reg_blk|register_24|data_out[3]\, reg_blk|register_24|data_out[3], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux28~6\, reg_blk|read_mux_2|Mux28~6, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux28~7\, reg_blk|read_mux_2|Mux28~7, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux28~8\, reg_blk|read_mux_2|Mux28~8, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux28~11\, reg_blk|read_mux_2|Mux28~11, mips_one_cycle, 1
instance = comp, \reg_blk|decoder|Ram0~36\, reg_blk|decoder|Ram0~36, mips_one_cycle, 1
instance = comp, \reg_blk|register_2|data_out[3]\, reg_blk|register_2|data_out[3], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux8~2\, reg_blk|read_mux_2|Mux8~2, mips_one_cycle, 1
instance = comp, \reg_blk|decoder|Ram0~52\, reg_blk|decoder|Ram0~52, mips_one_cycle, 1
instance = comp, \reg_blk|decoder|Ram0~35\, reg_blk|decoder|Ram0~35, mips_one_cycle, 1
instance = comp, \reg_blk|register_1|data_out[3]\, reg_blk|register_1|data_out[3], mips_one_cycle, 1
instance = comp, \reg_blk|decoder|Ram0~40\, reg_blk|decoder|Ram0~40, mips_one_cycle, 1
instance = comp, \reg_blk|register_7|data_out[3]\, reg_blk|register_7|data_out[3], mips_one_cycle, 1
instance = comp, \reg_blk|decoder|Ram0~41\, reg_blk|decoder|Ram0~41, mips_one_cycle, 1
instance = comp, \reg_blk|register_4|data_out[3]\, reg_blk|register_4|data_out[3], mips_one_cycle, 1
instance = comp, \reg_blk|decoder|Ram0~39\, reg_blk|decoder|Ram0~39, mips_one_cycle, 1
instance = comp, \reg_blk|register_6|data_out[3]\, reg_blk|register_6|data_out[3], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux28~12\, reg_blk|read_mux_2|Mux28~12, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux28~13\, reg_blk|read_mux_2|Mux28~13, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux28~14\, reg_blk|read_mux_2|Mux28~14, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux28~15\, reg_blk|read_mux_2|Mux28~15, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux28~16\, reg_blk|read_mux_2|Mux28~16, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux28~19\, reg_blk|read_mux_2|Mux28~19, mips_one_cycle, 1
instance = comp, \alu_source_mux|output[3]~92\, alu_source_mux|output[3]~92, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux8~0\, reg_blk|read_mux_2|Mux8~0, mips_one_cycle, 1
instance = comp, \reg_blk|register_31|data_out[2]\, reg_blk|register_31|data_out[2], mips_one_cycle, 1
instance = comp, \reg_blk|register_27|data_out[2]~feeder\, reg_blk|register_27|data_out[2]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|decoder|Ram0~31\, reg_blk|decoder|Ram0~31, mips_one_cycle, 1
instance = comp, \reg_blk|register_27|data_out[2]\, reg_blk|register_27|data_out[2], mips_one_cycle, 1
instance = comp, \reg_blk|register_23|data_out[2]\, reg_blk|register_23|data_out[2], mips_one_cycle, 1
instance = comp, \reg_blk|register_19|data_out[2]~feeder\, reg_blk|register_19|data_out[2]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_19|data_out[2]\, reg_blk|register_19|data_out[2], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux29~7\, reg_blk|read_mux_2|Mux29~7, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux29~8\, reg_blk|read_mux_2|Mux29~8, mips_one_cycle, 1
instance = comp, \reg_blk|register_26|data_out[2]~feeder\, reg_blk|register_26|data_out[2]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_26|data_out[2]\, reg_blk|register_26|data_out[2], mips_one_cycle, 1
instance = comp, \reg_blk|register_18|data_out[2]~feeder\, reg_blk|register_18|data_out[2]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_18|data_out[2]\, reg_blk|register_18|data_out[2], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux29~0\, reg_blk|read_mux_2|Mux29~0, mips_one_cycle, 1
instance = comp, \reg_blk|register_30|data_out[2]~feeder\, reg_blk|register_30|data_out[2]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_30|data_out[2]\, reg_blk|register_30|data_out[2], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux29~1\, reg_blk|read_mux_2|Mux29~1, mips_one_cycle, 1
instance = comp, \reg_blk|register_28|data_out[2]\, reg_blk|register_28|data_out[2], mips_one_cycle, 1
instance = comp, \reg_blk|register_24|data_out[2]\, reg_blk|register_24|data_out[2], mips_one_cycle, 1
instance = comp, \reg_blk|register_16|data_out[2]\, reg_blk|register_16|data_out[2], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux29~4\, reg_blk|read_mux_2|Mux29~4, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux29~5\, reg_blk|read_mux_2|Mux29~5, mips_one_cycle, 1
instance = comp, \reg_blk|register_21|data_out[2]\, reg_blk|register_21|data_out[2], mips_one_cycle, 1
instance = comp, \reg_blk|register_29|data_out[2]\, reg_blk|register_29|data_out[2], mips_one_cycle, 1
instance = comp, \reg_blk|register_17|data_out[2]\, reg_blk|register_17|data_out[2], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux29~2\, reg_blk|read_mux_2|Mux29~2, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux29~3\, reg_blk|read_mux_2|Mux29~3, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux29~6\, reg_blk|read_mux_2|Mux29~6, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux29~9\, reg_blk|read_mux_2|Mux29~9, mips_one_cycle, 1
instance = comp, \reg_blk|decoder|Ram0~42\, reg_blk|decoder|Ram0~42, mips_one_cycle, 1
instance = comp, \reg_blk|register_9|data_out[2]\, reg_blk|register_9|data_out[2], mips_one_cycle, 1
instance = comp, \reg_blk|decoder|Ram0~43\, reg_blk|decoder|Ram0~43, mips_one_cycle, 1
instance = comp, \reg_blk|register_10|data_out[2]\, reg_blk|register_10|data_out[2], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux29~10\, reg_blk|read_mux_2|Mux29~10, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux29~11\, reg_blk|read_mux_2|Mux29~11, mips_one_cycle, 1
instance = comp, \reg_blk|register_3|data_out[2]~feeder\, reg_blk|register_3|data_out[2]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|decoder|Ram0~37\, reg_blk|decoder|Ram0~37, mips_one_cycle, 1
instance = comp, \reg_blk|register_3|data_out[2]\, reg_blk|register_3|data_out[2], mips_one_cycle, 1
instance = comp, \reg_blk|register_2|data_out[2]\, reg_blk|register_2|data_out[2], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux8~1\, reg_blk|read_mux_2|Mux8~1, mips_one_cycle, 1
instance = comp, \reg_blk|register_1|data_out[2]\, reg_blk|register_1|data_out[2], mips_one_cycle, 1
instance = comp, \reg_blk|register_7|data_out[2]\, reg_blk|register_7|data_out[2], mips_one_cycle, 1
instance = comp, \reg_blk|register_6|data_out[2]\, reg_blk|register_6|data_out[2], mips_one_cycle, 1
instance = comp, \reg_blk|register_4|data_out[2]\, reg_blk|register_4|data_out[2], mips_one_cycle, 1
instance = comp, \reg_blk|register_5|data_out[2]~feeder\, reg_blk|register_5|data_out[2]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|decoder|Ram0~38\, reg_blk|decoder|Ram0~38, mips_one_cycle, 1
instance = comp, \reg_blk|register_5|data_out[2]\, reg_blk|register_5|data_out[2], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux29~12\, reg_blk|read_mux_2|Mux29~12, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux29~13\, reg_blk|read_mux_2|Mux29~13, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux29~14\, reg_blk|read_mux_2|Mux29~14, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux29~15\, reg_blk|read_mux_2|Mux29~15, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux29~16\, reg_blk|read_mux_2|Mux29~16, mips_one_cycle, 1
instance = comp, \alu_source_mux|output[2]~62\, alu_source_mux|output[2]~62, mips_one_cycle, 1
instance = comp, \alu_source_mux|output[2]~93\, alu_source_mux|output[2]~93, mips_one_cycle, 1
instance = comp, \controller|ctrl_alu_op[2]~0\, controller|ctrl_alu_op[2]~0, mips_one_cycle, 1
instance = comp, \controller|ctrl_alu_op[2]~5\, controller|ctrl_alu_op[2]~5, mips_one_cycle, 1
instance = comp, \reg_blk|register_15|data_out[0]~feeder\, reg_blk|register_15|data_out[0]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_15|data_out[0]\, reg_blk|register_15|data_out[0], mips_one_cycle, 1
instance = comp, \reg_blk|decoder|Ram0~47\, reg_blk|decoder|Ram0~47, mips_one_cycle, 1
instance = comp, \reg_blk|register_13|data_out[0]\, reg_blk|register_13|data_out[0], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux31~23\, reg_blk|read_mux_1|Mux31~23, mips_one_cycle, 1
instance = comp, \reg_blk|register_14|data_out[0]~feeder\, reg_blk|register_14|data_out[0]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_14|data_out[0]\, reg_blk|register_14|data_out[0], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux31~24\, reg_blk|read_mux_1|Mux31~24, mips_one_cycle, 1
instance = comp, \reg_blk|register_23|data_out[0]~feeder\, reg_blk|register_23|data_out[0]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_23|data_out[0]\, reg_blk|register_23|data_out[0], mips_one_cycle, 1
instance = comp, \reg_blk|register_19|data_out[0]\, reg_blk|register_19|data_out[0], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux31~11\, reg_blk|read_mux_1|Mux31~11, mips_one_cycle, 1
instance = comp, \reg_blk|register_27|data_out[0]\, reg_blk|register_27|data_out[0], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux31~12\, reg_blk|read_mux_1|Mux31~12, mips_one_cycle, 1
instance = comp, \reg_blk|register_26|data_out[0]\, reg_blk|register_26|data_out[0], mips_one_cycle, 1
instance = comp, \reg_blk|register_30|data_out[0]\, reg_blk|register_30|data_out[0], mips_one_cycle, 1
instance = comp, \reg_blk|register_18|data_out[0]\, reg_blk|register_18|data_out[0], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux31~4\, reg_blk|read_mux_1|Mux31~4, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux31~5\, reg_blk|read_mux_1|Mux31~5, mips_one_cycle, 1
instance = comp, \reg_blk|register_29|data_out[0]\, reg_blk|register_29|data_out[0], mips_one_cycle, 1
instance = comp, \reg_blk|register_21|data_out[0]\, reg_blk|register_21|data_out[0], mips_one_cycle, 1
instance = comp, \reg_blk|register_25|data_out[0]~feeder\, reg_blk|register_25|data_out[0]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|decoder|Ram0~23\, reg_blk|decoder|Ram0~23, mips_one_cycle, 1
instance = comp, \reg_blk|register_25|data_out[0]\, reg_blk|register_25|data_out[0], mips_one_cycle, 1
instance = comp, \reg_blk|register_17|data_out[0]~feeder\, reg_blk|register_17|data_out[0]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_17|data_out[0]\, reg_blk|register_17|data_out[0], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux31~6\, reg_blk|read_mux_1|Mux31~6, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux31~7\, reg_blk|read_mux_1|Mux31~7, mips_one_cycle, 1
instance = comp, \reg_blk|register_28|data_out[0]~feeder\, reg_blk|register_28|data_out[0]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_28|data_out[0]\, reg_blk|register_28|data_out[0], mips_one_cycle, 1
instance = comp, \reg_blk|register_16|data_out[0]\, reg_blk|register_16|data_out[0], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux31~8\, reg_blk|read_mux_1|Mux31~8, mips_one_cycle, 1
instance = comp, \reg_blk|register_24|data_out[0]~feeder\, reg_blk|register_24|data_out[0]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_24|data_out[0]\, reg_blk|register_24|data_out[0], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux31~9\, reg_blk|read_mux_1|Mux31~9, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux31~10\, reg_blk|read_mux_1|Mux31~10, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux31~13\, reg_blk|read_mux_1|Mux31~13, mips_one_cycle, 1
instance = comp, \reg_blk|register_3|data_out[0]~feeder\, reg_blk|register_3|data_out[0]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_3|data_out[0]\, reg_blk|register_3|data_out[0], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux7~4\, reg_blk|read_mux_1|Mux7~4, mips_one_cycle, 1
instance = comp, \reg_blk|register_1|data_out[0]\, reg_blk|register_1|data_out[0], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux31~14\, reg_blk|read_mux_1|Mux31~14, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux31~21\, reg_blk|read_mux_1|Mux31~21, mips_one_cycle, 1
instance = comp, \reg_blk|register_11|data_out[0]~feeder\, reg_blk|register_11|data_out[0]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|decoder|Ram0~45\, reg_blk|decoder|Ram0~45, mips_one_cycle, 1
instance = comp, \reg_blk|register_11|data_out[0]\, reg_blk|register_11|data_out[0], mips_one_cycle, 1
instance = comp, \reg_blk|register_9|data_out[0]~feeder\, reg_blk|register_9|data_out[0]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_9|data_out[0]\, reg_blk|register_9|data_out[0], mips_one_cycle, 1
instance = comp, \reg_blk|register_8|data_out[0]~feeder\, reg_blk|register_8|data_out[0]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|decoder|Ram0~44\, reg_blk|decoder|Ram0~44, mips_one_cycle, 1
instance = comp, \reg_blk|register_8|data_out[0]\, reg_blk|register_8|data_out[0], mips_one_cycle, 1
instance = comp, \reg_blk|register_10|data_out[0]~feeder\, reg_blk|register_10|data_out[0]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_10|data_out[0]\, reg_blk|register_10|data_out[0], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux31~19\, reg_blk|read_mux_1|Mux31~19, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux31~20\, reg_blk|read_mux_1|Mux31~20, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux31~26\, reg_blk|read_mux_1|Mux31~26, mips_one_cycle, 1
instance = comp, \reg_blk|register_2|data_out[0]\, reg_blk|register_2|data_out[0], mips_one_cycle, 1
instance = comp, \reg_blk|register_5|data_out[0]\, reg_blk|register_5|data_out[0], mips_one_cycle, 1
instance = comp, \reg_blk|register_7|data_out[0]~feeder\, reg_blk|register_7|data_out[0]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_7|data_out[0]\, reg_blk|register_7|data_out[0], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux31~15\, reg_blk|read_mux_1|Mux31~15, mips_one_cycle, 1
instance = comp, \reg_blk|register_4|data_out[0]\, reg_blk|register_4|data_out[0], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux31~16\, reg_blk|read_mux_1|Mux31~16, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux31~17\, reg_blk|read_mux_1|Mux31~17, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux31~18\, reg_blk|read_mux_1|Mux31~18, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux31~22\, reg_blk|read_mux_1|Mux31~22, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux31~25\, reg_blk|read_mux_1|Mux31~25, mips_one_cycle, 1
instance = comp, \alu_source_mux|output[0]~63\, alu_source_mux|output[0]~63, mips_one_cycle, 1
instance = comp, \alu|func_mux_unit|Mux31~0\, alu|func_mux_unit|Mux31~0, mips_one_cycle, 1
instance = comp, \alu|func_mux_unit|Mux31~1\, alu|func_mux_unit|Mux31~1, mips_one_cycle, 1
instance = comp, \alu_source_mux|output[1]~94\, alu_source_mux|output[1]~94, mips_one_cycle, 1
instance = comp, \reg_blk|register_15|data_out[1]~feeder\, reg_blk|register_15|data_out[1]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_15|data_out[1]\, reg_blk|register_15|data_out[1], mips_one_cycle, 1
instance = comp, \reg_blk|register_13|data_out[1]\, reg_blk|register_13|data_out[1], mips_one_cycle, 1
instance = comp, \reg_blk|register_12|data_out[1]\, reg_blk|register_12|data_out[1], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux30~17\, reg_blk|read_mux_1|Mux30~17, mips_one_cycle, 1
instance = comp, \reg_blk|register_14|data_out[1]~feeder\, reg_blk|register_14|data_out[1]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_14|data_out[1]\, reg_blk|register_14|data_out[1], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux30~18\, reg_blk|read_mux_1|Mux30~18, mips_one_cycle, 1
instance = comp, \reg_blk|register_9|data_out[1]\, reg_blk|register_9|data_out[1], mips_one_cycle, 1
instance = comp, \reg_blk|register_8|data_out[1]\, reg_blk|register_8|data_out[1], mips_one_cycle, 1
instance = comp, \reg_blk|register_10|data_out[1]~feeder\, reg_blk|register_10|data_out[1]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_10|data_out[1]\, reg_blk|register_10|data_out[1], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux30~10\, reg_blk|read_mux_1|Mux30~10, mips_one_cycle, 1
instance = comp, \reg_blk|register_11|data_out[1]~feeder\, reg_blk|register_11|data_out[1]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_11|data_out[1]\, reg_blk|register_11|data_out[1], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux30~11\, reg_blk|read_mux_1|Mux30~11, mips_one_cycle, 1
instance = comp, \reg_blk|register_1|data_out[1]\, reg_blk|register_1|data_out[1], mips_one_cycle, 1
instance = comp, \reg_blk|register_7|data_out[1]\, reg_blk|register_7|data_out[1], mips_one_cycle, 1
instance = comp, \reg_blk|register_6|data_out[1]\, reg_blk|register_6|data_out[1], mips_one_cycle, 1
instance = comp, \reg_blk|register_5|data_out[1]\, reg_blk|register_5|data_out[1], mips_one_cycle, 1
instance = comp, \reg_blk|register_4|data_out[1]\, reg_blk|register_4|data_out[1], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux30~12\, reg_blk|read_mux_1|Mux30~12, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux30~13\, reg_blk|read_mux_1|Mux30~13, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux30~14\, reg_blk|read_mux_1|Mux30~14, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux30~15\, reg_blk|read_mux_1|Mux30~15, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux30~16\, reg_blk|read_mux_1|Mux30~16, mips_one_cycle, 1
instance = comp, \reg_blk|register_31|data_out[1]~feeder\, reg_blk|register_31|data_out[1]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_31|data_out[1]\, reg_blk|register_31|data_out[1], mips_one_cycle, 1
instance = comp, \reg_blk|register_23|data_out[1]\, reg_blk|register_23|data_out[1], mips_one_cycle, 1
instance = comp, \reg_blk|register_19|data_out[1]~feeder\, reg_blk|register_19|data_out[1]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_19|data_out[1]\, reg_blk|register_19|data_out[1], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux30~7\, reg_blk|read_mux_1|Mux30~7, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux30~8\, reg_blk|read_mux_1|Mux30~8, mips_one_cycle, 1
instance = comp, \reg_blk|register_26|data_out[1]~feeder\, reg_blk|register_26|data_out[1]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_26|data_out[1]\, reg_blk|register_26|data_out[1], mips_one_cycle, 1
instance = comp, \reg_blk|register_22|data_out[1]~feeder\, reg_blk|register_22|data_out[1]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_22|data_out[1]\, reg_blk|register_22|data_out[1], mips_one_cycle, 1
instance = comp, \reg_blk|register_18|data_out[1]\, reg_blk|register_18|data_out[1], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux30~0\, reg_blk|read_mux_1|Mux30~0, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux30~1\, reg_blk|read_mux_1|Mux30~1, mips_one_cycle, 1
instance = comp, \reg_blk|register_29|data_out[1]~feeder\, reg_blk|register_29|data_out[1]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_29|data_out[1]\, reg_blk|register_29|data_out[1], mips_one_cycle, 1
instance = comp, \reg_blk|register_25|data_out[1]\, reg_blk|register_25|data_out[1], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux30~2\, reg_blk|read_mux_1|Mux30~2, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux30~3\, reg_blk|read_mux_1|Mux30~3, mips_one_cycle, 1
instance = comp, \reg_blk|register_28|data_out[1]~feeder\, reg_blk|register_28|data_out[1]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_28|data_out[1]\, reg_blk|register_28|data_out[1], mips_one_cycle, 1
instance = comp, \reg_blk|register_20|data_out[1]~feeder\, reg_blk|register_20|data_out[1]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_20|data_out[1]\, reg_blk|register_20|data_out[1], mips_one_cycle, 1
instance = comp, \reg_blk|register_24|data_out[1]\, reg_blk|register_24|data_out[1], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux30~4\, reg_blk|read_mux_1|Mux30~4, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux30~5\, reg_blk|read_mux_1|Mux30~5, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux30~6\, reg_blk|read_mux_1|Mux30~6, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux30~9\, reg_blk|read_mux_1|Mux30~9, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux30~19\, reg_blk|read_mux_1|Mux30~19, mips_one_cycle, 1
instance = comp, \alu|addsub_unit|addder|bit_0|and_1|output\, alu|addsub_unit|addder|bit_0|and_1|output, mips_one_cycle, 1
instance = comp, \alu|addsub_unit|addder|bit_1|xor_2|output\, alu|addsub_unit|addder|bit_1|xor_2|output, mips_one_cycle, 1
instance = comp, \alu|func_mux_unit|Mux30~4\, alu|func_mux_unit|Mux30~4, mips_one_cycle, 1
instance = comp, \alu|func_mux_unit|Mux30~2\, alu|func_mux_unit|Mux30~2, mips_one_cycle, 1
instance = comp, \alu|func_mux_unit|Mux6~2\, alu|func_mux_unit|Mux6~2, mips_one_cycle, 1
instance = comp, \alu|func_mux_unit|Mux30~3\, alu|func_mux_unit|Mux30~3, mips_one_cycle, 1
instance = comp, \reg_blk|register_31|data_out[6]\, reg_blk|register_31|data_out[6], mips_one_cycle, 1
instance = comp, \reg_blk|register_27|data_out[6]\, reg_blk|register_27|data_out[6], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux25~8\, reg_blk|read_mux_2|Mux25~8, mips_one_cycle, 1
instance = comp, \reg_blk|register_17|data_out[6]\, reg_blk|register_17|data_out[6], mips_one_cycle, 1
instance = comp, \reg_blk|register_25|data_out[6]~feeder\, reg_blk|register_25|data_out[6]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_25|data_out[6]\, reg_blk|register_25|data_out[6], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux25~2\, reg_blk|read_mux_2|Mux25~2, mips_one_cycle, 1
instance = comp, \reg_blk|register_29|data_out[6]\, reg_blk|register_29|data_out[6], mips_one_cycle, 1
instance = comp, \reg_blk|register_21|data_out[6]~feeder\, reg_blk|register_21|data_out[6]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_21|data_out[6]\, reg_blk|register_21|data_out[6], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux25~3\, reg_blk|read_mux_2|Mux25~3, mips_one_cycle, 1
instance = comp, \reg_blk|register_24|data_out[6]\, reg_blk|register_24|data_out[6], mips_one_cycle, 1
instance = comp, \reg_blk|register_16|data_out[6]\, reg_blk|register_16|data_out[6], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux25~4\, reg_blk|read_mux_2|Mux25~4, mips_one_cycle, 1
instance = comp, \reg_blk|register_20|data_out[6]\, reg_blk|register_20|data_out[6], mips_one_cycle, 1
instance = comp, \reg_blk|register_28|data_out[6]\, reg_blk|register_28|data_out[6], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux25~5\, reg_blk|read_mux_2|Mux25~5, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux25~6\, reg_blk|read_mux_2|Mux25~6, mips_one_cycle, 1
instance = comp, \reg_blk|register_26|data_out[6]\, reg_blk|register_26|data_out[6], mips_one_cycle, 1
instance = comp, \reg_blk|register_30|data_out[6]\, reg_blk|register_30|data_out[6], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux25~1\, reg_blk|read_mux_2|Mux25~1, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux25~9\, reg_blk|read_mux_2|Mux25~9, mips_one_cycle, 1
instance = comp, \reg_blk|register_14|data_out[6]\, reg_blk|register_14|data_out[6], mips_one_cycle, 1
instance = comp, \reg_blk|register_12|data_out[6]\, reg_blk|register_12|data_out[6], mips_one_cycle, 1
instance = comp, \reg_blk|register_13|data_out[6]\, reg_blk|register_13|data_out[6], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux25~17\, reg_blk|read_mux_2|Mux25~17, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux25~18\, reg_blk|read_mux_2|Mux25~18, mips_one_cycle, 1
instance = comp, \reg_blk|register_3|data_out[6]\, reg_blk|register_3|data_out[6], mips_one_cycle, 1
instance = comp, \reg_blk|register_2|data_out[6]\, reg_blk|register_2|data_out[6], mips_one_cycle, 1
instance = comp, \reg_blk|register_1|data_out[6]\, reg_blk|register_1|data_out[6], mips_one_cycle, 1
instance = comp, \reg_blk|register_4|data_out[6]\, reg_blk|register_4|data_out[6], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux25~12\, reg_blk|read_mux_2|Mux25~12, mips_one_cycle, 1
instance = comp, \reg_blk|register_7|data_out[6]~feeder\, reg_blk|register_7|data_out[6]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_7|data_out[6]\, reg_blk|register_7|data_out[6], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux25~13\, reg_blk|read_mux_2|Mux25~13, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux25~14\, reg_blk|read_mux_2|Mux25~14, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux25~15\, reg_blk|read_mux_2|Mux25~15, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux25~16\, reg_blk|read_mux_2|Mux25~16, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux25~19\, reg_blk|read_mux_2|Mux25~19, mips_one_cycle, 1
instance = comp, \reg_blk|register_11|data_out[8]\, reg_blk|register_11|data_out[8], mips_one_cycle, 1
instance = comp, \reg_blk|register_9|data_out[8]\, reg_blk|register_9|data_out[8], mips_one_cycle, 1
instance = comp, \reg_blk|register_8|data_out[8]\, reg_blk|register_8|data_out[8], mips_one_cycle, 1
instance = comp, \reg_blk|register_10|data_out[8]\, reg_blk|register_10|data_out[8], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux23~10\, reg_blk|read_mux_2|Mux23~10, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux23~11\, reg_blk|read_mux_2|Mux23~11, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux8~3\, reg_blk|read_mux_2|Mux8~3, mips_one_cycle, 1
instance = comp, \reg_blk|register_3|data_out[8]~feeder\, reg_blk|register_3|data_out[8]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_3|data_out[8]\, reg_blk|register_3|data_out[8], mips_one_cycle, 1
instance = comp, \reg_blk|register_7|data_out[8]\, reg_blk|register_7|data_out[8], mips_one_cycle, 1
instance = comp, \reg_blk|register_6|data_out[8]~feeder\, reg_blk|register_6|data_out[8]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_6|data_out[8]\, reg_blk|register_6|data_out[8], mips_one_cycle, 1
instance = comp, \reg_blk|register_5|data_out[8]\, reg_blk|register_5|data_out[8], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux23~12\, reg_blk|read_mux_2|Mux23~12, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux23~13\, reg_blk|read_mux_2|Mux23~13, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux23~14\, reg_blk|read_mux_2|Mux23~14, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux23~15\, reg_blk|read_mux_2|Mux23~15, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux23~16\, reg_blk|read_mux_2|Mux23~16, mips_one_cycle, 1
instance = comp, \reg_blk|register_27|data_out[8]~feeder\, reg_blk|register_27|data_out[8]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_27|data_out[8]\, reg_blk|register_27|data_out[8], mips_one_cycle, 1
instance = comp, \reg_blk|register_19|data_out[8]~feeder\, reg_blk|register_19|data_out[8]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_19|data_out[8]\, reg_blk|register_19|data_out[8], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux23~7\, reg_blk|read_mux_2|Mux23~7, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux23~8\, reg_blk|read_mux_2|Mux23~8, mips_one_cycle, 1
instance = comp, \reg_blk|register_29|data_out[8]\, reg_blk|register_29|data_out[8], mips_one_cycle, 1
instance = comp, \reg_blk|register_17|data_out[8]\, reg_blk|register_17|data_out[8], mips_one_cycle, 1
instance = comp, \reg_blk|register_25|data_out[8]~feeder\, reg_blk|register_25|data_out[8]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_25|data_out[8]\, reg_blk|register_25|data_out[8], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux23~2\, reg_blk|read_mux_2|Mux23~2, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux23~3\, reg_blk|read_mux_2|Mux23~3, mips_one_cycle, 1
instance = comp, \reg_blk|register_20|data_out[8]~feeder\, reg_blk|register_20|data_out[8]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_20|data_out[8]\, reg_blk|register_20|data_out[8], mips_one_cycle, 1
instance = comp, \reg_blk|register_28|data_out[8]~feeder\, reg_blk|register_28|data_out[8]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_28|data_out[8]\, reg_blk|register_28|data_out[8], mips_one_cycle, 1
instance = comp, \reg_blk|register_16|data_out[8]\, reg_blk|register_16|data_out[8], mips_one_cycle, 1
instance = comp, \reg_blk|register_24|data_out[8]~feeder\, reg_blk|register_24|data_out[8]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_24|data_out[8]\, reg_blk|register_24|data_out[8], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux23~4\, reg_blk|read_mux_2|Mux23~4, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux23~5\, reg_blk|read_mux_2|Mux23~5, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux23~6\, reg_blk|read_mux_2|Mux23~6, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux23~9\, reg_blk|read_mux_2|Mux23~9, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux23~19\, reg_blk|read_mux_2|Mux23~19, mips_one_cycle, 1
instance = comp, \reg_blk|register_14|data_out[10]\, reg_blk|register_14|data_out[10], mips_one_cycle, 1
instance = comp, \reg_blk|register_12|data_out[10]~feeder\, reg_blk|register_12|data_out[10]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_12|data_out[10]\, reg_blk|register_12|data_out[10], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux21~17\, reg_blk|read_mux_2|Mux21~17, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux21~18\, reg_blk|read_mux_2|Mux21~18, mips_one_cycle, 1
instance = comp, \reg_blk|register_9|data_out[10]\, reg_blk|register_9|data_out[10], mips_one_cycle, 1
instance = comp, \reg_blk|register_11|data_out[10]\, reg_blk|register_11|data_out[10], mips_one_cycle, 1
instance = comp, \reg_blk|register_10|data_out[10]~feeder\, reg_blk|register_10|data_out[10]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_10|data_out[10]\, reg_blk|register_10|data_out[10], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux21~10\, reg_blk|read_mux_2|Mux21~10, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux21~11\, reg_blk|read_mux_2|Mux21~11, mips_one_cycle, 1
instance = comp, \reg_blk|register_2|data_out[10]\, reg_blk|register_2|data_out[10], mips_one_cycle, 1
instance = comp, \reg_blk|register_7|data_out[10]\, reg_blk|register_7|data_out[10], mips_one_cycle, 1
instance = comp, \reg_blk|register_4|data_out[10]~feeder\, reg_blk|register_4|data_out[10]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_4|data_out[10]\, reg_blk|register_4|data_out[10], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux21~12\, reg_blk|read_mux_2|Mux21~12, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux21~13\, reg_blk|read_mux_2|Mux21~13, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux21~14\, reg_blk|read_mux_2|Mux21~14, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux21~15\, reg_blk|read_mux_2|Mux21~15, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux21~16\, reg_blk|read_mux_2|Mux21~16, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux21~19\, reg_blk|read_mux_2|Mux21~19, mips_one_cycle, 1
instance = comp, \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a10\, data_cache|block_1|altsyncram_component|auto_generated|ram_block1a10, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux20~17\, reg_blk|read_mux_1|Mux20~17, mips_one_cycle, 1
instance = comp, \reg_blk|register_14|data_out[11]\, reg_blk|register_14|data_out[11], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux20~18\, reg_blk|read_mux_1|Mux20~18, mips_one_cycle, 1
instance = comp, \reg_blk|register_30|data_out[11]\, reg_blk|register_30|data_out[11], mips_one_cycle, 1
instance = comp, \reg_blk|register_22|data_out[11]~feeder\, reg_blk|register_22|data_out[11]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_22|data_out[11]\, reg_blk|register_22|data_out[11], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux20~0\, reg_blk|read_mux_1|Mux20~0, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux20~1\, reg_blk|read_mux_1|Mux20~1, mips_one_cycle, 1
instance = comp, \reg_blk|register_29|data_out[11]\, reg_blk|register_29|data_out[11], mips_one_cycle, 1
instance = comp, \reg_blk|register_21|data_out[11]\, reg_blk|register_21|data_out[11], mips_one_cycle, 1
instance = comp, \reg_blk|register_25|data_out[11]~feeder\, reg_blk|register_25|data_out[11]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_25|data_out[11]\, reg_blk|register_25|data_out[11], mips_one_cycle, 1
instance = comp, \reg_blk|register_17|data_out[11]~feeder\, reg_blk|register_17|data_out[11]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_17|data_out[11]\, reg_blk|register_17|data_out[11], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux20~2\, reg_blk|read_mux_1|Mux20~2, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux20~3\, reg_blk|read_mux_1|Mux20~3, mips_one_cycle, 1
instance = comp, \reg_blk|register_20|data_out[11]\, reg_blk|register_20|data_out[11], mips_one_cycle, 1
instance = comp, \reg_blk|register_16|data_out[11]\, reg_blk|register_16|data_out[11], mips_one_cycle, 1
instance = comp, \reg_blk|register_24|data_out[11]\, reg_blk|register_24|data_out[11], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux20~4\, reg_blk|read_mux_1|Mux20~4, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux20~5\, reg_blk|read_mux_1|Mux20~5, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux20~6\, reg_blk|read_mux_1|Mux20~6, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux20~9\, reg_blk|read_mux_1|Mux20~9, mips_one_cycle, 1
instance = comp, \reg_blk|register_9|data_out[11]\, reg_blk|register_9|data_out[11], mips_one_cycle, 1
instance = comp, \reg_blk|register_10|data_out[11]~feeder\, reg_blk|register_10|data_out[11]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_10|data_out[11]\, reg_blk|register_10|data_out[11], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux20~10\, reg_blk|read_mux_1|Mux20~10, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux20~11\, reg_blk|read_mux_1|Mux20~11, mips_one_cycle, 1
instance = comp, \reg_blk|register_3|data_out[11]~feeder\, reg_blk|register_3|data_out[11]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_3|data_out[11]\, reg_blk|register_3|data_out[11], mips_one_cycle, 1
instance = comp, \reg_blk|register_1|data_out[11]\, reg_blk|register_1|data_out[11], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux7~3\, reg_blk|read_mux_1|Mux7~3, mips_one_cycle, 1
instance = comp, \reg_blk|register_6|data_out[11]\, reg_blk|register_6|data_out[11], mips_one_cycle, 1
instance = comp, \reg_blk|register_4|data_out[11]\, reg_blk|register_4|data_out[11], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux20~12\, reg_blk|read_mux_1|Mux20~12, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux20~13\, reg_blk|read_mux_1|Mux20~13, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux20~14\, reg_blk|read_mux_1|Mux20~14, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux20~15\, reg_blk|read_mux_1|Mux20~15, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux20~16\, reg_blk|read_mux_1|Mux20~16, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux20~19\, reg_blk|read_mux_1|Mux20~19, mips_one_cycle, 1
instance = comp, \alu_source_mux|output[10]~85\, alu_source_mux|output[10]~85, mips_one_cycle, 1
instance = comp, \reg_blk|register_15|data_out[9]~feeder\, reg_blk|register_15|data_out[9]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_15|data_out[9]\, reg_blk|register_15|data_out[9], mips_one_cycle, 1
instance = comp, \reg_blk|register_12|data_out[9]\, reg_blk|register_12|data_out[9], mips_one_cycle, 1
instance = comp, \reg_blk|register_13|data_out[9]\, reg_blk|register_13|data_out[9], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux22~17\, reg_blk|read_mux_1|Mux22~17, mips_one_cycle, 1
instance = comp, \reg_blk|register_14|data_out[9]~feeder\, reg_blk|register_14|data_out[9]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_14|data_out[9]\, reg_blk|register_14|data_out[9], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux22~18\, reg_blk|read_mux_1|Mux22~18, mips_one_cycle, 1
instance = comp, \reg_blk|register_25|data_out[9]~feeder\, reg_blk|register_25|data_out[9]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_25|data_out[9]\, reg_blk|register_25|data_out[9], mips_one_cycle, 1
instance = comp, \reg_blk|register_17|data_out[9]\, reg_blk|register_17|data_out[9], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux22~2\, reg_blk|read_mux_1|Mux22~2, mips_one_cycle, 1
instance = comp, \reg_blk|register_21|data_out[9]~feeder\, reg_blk|register_21|data_out[9]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_21|data_out[9]\, reg_blk|register_21|data_out[9], mips_one_cycle, 1
instance = comp, \reg_blk|register_29|data_out[9]\, reg_blk|register_29|data_out[9], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux22~3\, reg_blk|read_mux_1|Mux22~3, mips_one_cycle, 1
instance = comp, \reg_blk|register_28|data_out[9]~feeder\, reg_blk|register_28|data_out[9]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_28|data_out[9]\, reg_blk|register_28|data_out[9], mips_one_cycle, 1
instance = comp, \reg_blk|register_24|data_out[9]\, reg_blk|register_24|data_out[9], mips_one_cycle, 1
instance = comp, \reg_blk|register_16|data_out[9]\, reg_blk|register_16|data_out[9], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux22~4\, reg_blk|read_mux_1|Mux22~4, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux22~5\, reg_blk|read_mux_1|Mux22~5, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux22~6\, reg_blk|read_mux_1|Mux22~6, mips_one_cycle, 1
instance = comp, \reg_blk|register_19|data_out[9]\, reg_blk|register_19|data_out[9], mips_one_cycle, 1
instance = comp, \reg_blk|register_23|data_out[9]\, reg_blk|register_23|data_out[9], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux22~7\, reg_blk|read_mux_1|Mux22~7, mips_one_cycle, 1
instance = comp, \reg_blk|register_31|data_out[9]\, reg_blk|register_31|data_out[9], mips_one_cycle, 1
instance = comp, \reg_blk|register_27|data_out[9]\, reg_blk|register_27|data_out[9], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux22~8\, reg_blk|read_mux_1|Mux22~8, mips_one_cycle, 1
instance = comp, \reg_blk|register_26|data_out[9]\, reg_blk|register_26|data_out[9], mips_one_cycle, 1
instance = comp, \reg_blk|register_30|data_out[9]\, reg_blk|register_30|data_out[9], mips_one_cycle, 1
instance = comp, \reg_blk|register_22|data_out[9]~feeder\, reg_blk|register_22|data_out[9]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_22|data_out[9]\, reg_blk|register_22|data_out[9], mips_one_cycle, 1
instance = comp, \reg_blk|register_18|data_out[9]\, reg_blk|register_18|data_out[9], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux22~0\, reg_blk|read_mux_1|Mux22~0, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux22~1\, reg_blk|read_mux_1|Mux22~1, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux22~9\, reg_blk|read_mux_1|Mux22~9, mips_one_cycle, 1
instance = comp, \reg_blk|register_10|data_out[9]\, reg_blk|register_10|data_out[9], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux22~10\, reg_blk|read_mux_1|Mux22~10, mips_one_cycle, 1
instance = comp, \reg_blk|register_9|data_out[9]\, reg_blk|register_9|data_out[9], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux22~11\, reg_blk|read_mux_1|Mux22~11, mips_one_cycle, 1
instance = comp, \reg_blk|register_3|data_out[9]\, reg_blk|register_3|data_out[9], mips_one_cycle, 1
instance = comp, \reg_blk|register_1|data_out[9]~feeder\, reg_blk|register_1|data_out[9]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_1|data_out[9]\, reg_blk|register_1|data_out[9], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux22~14\, reg_blk|read_mux_1|Mux22~14, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux22~15\, reg_blk|read_mux_1|Mux22~15, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux22~16\, reg_blk|read_mux_1|Mux22~16, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux22~19\, reg_blk|read_mux_1|Mux22~19, mips_one_cycle, 1
instance = comp, \alu_source_mux|output[8]~87\, alu_source_mux|output[8]~87, mips_one_cycle, 1
instance = comp, \reg_blk|register_11|data_out[7]~feeder\, reg_blk|register_11|data_out[7]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_11|data_out[7]\, reg_blk|register_11|data_out[7], mips_one_cycle, 1
instance = comp, \reg_blk|register_10|data_out[7]~feeder\, reg_blk|register_10|data_out[7]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_10|data_out[7]\, reg_blk|register_10|data_out[7], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux24~1\, reg_blk|read_mux_2|Mux24~1, mips_one_cycle, 1
instance = comp, \reg_blk|register_3|data_out[7]~feeder\, reg_blk|register_3|data_out[7]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_3|data_out[7]\, reg_blk|register_3|data_out[7], mips_one_cycle, 1
instance = comp, \reg_blk|register_1|data_out[7]~feeder\, reg_blk|register_1|data_out[7]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_1|data_out[7]\, reg_blk|register_1|data_out[7], mips_one_cycle, 1
instance = comp, \reg_blk|register_5|data_out[7]\, reg_blk|register_5|data_out[7], mips_one_cycle, 1
instance = comp, \reg_blk|register_4|data_out[7]\, reg_blk|register_4|data_out[7], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux24~12\, reg_blk|read_mux_2|Mux24~12, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux24~13\, reg_blk|read_mux_2|Mux24~13, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux24~14\, reg_blk|read_mux_2|Mux24~14, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux24~15\, reg_blk|read_mux_2|Mux24~15, mips_one_cycle, 1
instance = comp, \reg_blk|register_31|data_out[7]\, reg_blk|register_31|data_out[7], mips_one_cycle, 1
instance = comp, \reg_blk|register_19|data_out[7]\, reg_blk|register_19|data_out[7], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux24~9\, reg_blk|read_mux_2|Mux24~9, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux24~10\, reg_blk|read_mux_2|Mux24~10, mips_one_cycle, 1
instance = comp, \reg_blk|register_28|data_out[7]~feeder\, reg_blk|register_28|data_out[7]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_28|data_out[7]\, reg_blk|register_28|data_out[7], mips_one_cycle, 1
instance = comp, \reg_blk|register_24|data_out[7]\, reg_blk|register_24|data_out[7], mips_one_cycle, 1
instance = comp, \reg_blk|register_16|data_out[7]\, reg_blk|register_16|data_out[7], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux24~6\, reg_blk|read_mux_2|Mux24~6, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux24~7\, reg_blk|read_mux_2|Mux24~7, mips_one_cycle, 1
instance = comp, \reg_blk|register_30|data_out[7]~feeder\, reg_blk|register_30|data_out[7]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_30|data_out[7]\, reg_blk|register_30|data_out[7], mips_one_cycle, 1
instance = comp, \reg_blk|register_18|data_out[7]\, reg_blk|register_18|data_out[7], mips_one_cycle, 1
instance = comp, \reg_blk|register_22|data_out[7]~feeder\, reg_blk|register_22|data_out[7]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_22|data_out[7]\, reg_blk|register_22|data_out[7], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux24~4\, reg_blk|read_mux_2|Mux24~4, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux24~5\, reg_blk|read_mux_2|Mux24~5, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux24~8\, reg_blk|read_mux_2|Mux24~8, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux24~11\, reg_blk|read_mux_2|Mux24~11, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux24~16\, reg_blk|read_mux_2|Mux24~16, mips_one_cycle, 1
instance = comp, \reg_blk|register_15|data_out[7]\, reg_blk|register_15|data_out[7], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux24~18\, reg_blk|read_mux_2|Mux24~18, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux24~19\, reg_blk|read_mux_2|Mux24~19, mips_one_cycle, 1
instance = comp, \alu_source_mux|output[7]~88\, alu_source_mux|output[7]~88, mips_one_cycle, 1
instance = comp, \reg_blk|register_15|data_out[5]~feeder\, reg_blk|register_15|data_out[5]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_15|data_out[5]\, reg_blk|register_15|data_out[5], mips_one_cycle, 1
instance = comp, \reg_blk|register_13|data_out[5]\, reg_blk|register_13|data_out[5], mips_one_cycle, 1
instance = comp, \reg_blk|register_12|data_out[5]\, reg_blk|register_12|data_out[5], mips_one_cycle, 1
instance = comp, \reg_blk|register_14|data_out[5]~feeder\, reg_blk|register_14|data_out[5]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_14|data_out[5]\, reg_blk|register_14|data_out[5], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux26~17\, reg_blk|read_mux_2|Mux26~17, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux26~18\, reg_blk|read_mux_2|Mux26~18, mips_one_cycle, 1
instance = comp, \reg_blk|register_8|data_out[5]\, reg_blk|register_8|data_out[5], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux26~0\, reg_blk|read_mux_2|Mux26~0, mips_one_cycle, 1
instance = comp, \reg_blk|register_11|data_out[5]\, reg_blk|register_11|data_out[5], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux26~1\, reg_blk|read_mux_2|Mux26~1, mips_one_cycle, 1
instance = comp, \reg_blk|register_21|data_out[5]~feeder\, reg_blk|register_21|data_out[5]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_21|data_out[5]\, reg_blk|register_21|data_out[5], mips_one_cycle, 1
instance = comp, \reg_blk|register_29|data_out[5]\, reg_blk|register_29|data_out[5], mips_one_cycle, 1
instance = comp, \reg_blk|register_17|data_out[5]\, reg_blk|register_17|data_out[5], mips_one_cycle, 1
instance = comp, \reg_blk|register_25|data_out[5]~feeder\, reg_blk|register_25|data_out[5]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_25|data_out[5]\, reg_blk|register_25|data_out[5], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux26~2\, reg_blk|read_mux_2|Mux26~2, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux26~3\, reg_blk|read_mux_2|Mux26~3, mips_one_cycle, 1
instance = comp, \reg_blk|register_28|data_out[5]~feeder\, reg_blk|register_28|data_out[5]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_28|data_out[5]\, reg_blk|register_28|data_out[5], mips_one_cycle, 1
instance = comp, \reg_blk|register_20|data_out[5]~feeder\, reg_blk|register_20|data_out[5]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_20|data_out[5]\, reg_blk|register_20|data_out[5], mips_one_cycle, 1
instance = comp, \reg_blk|register_16|data_out[5]\, reg_blk|register_16|data_out[5], mips_one_cycle, 1
instance = comp, \reg_blk|register_24|data_out[5]~feeder\, reg_blk|register_24|data_out[5]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_24|data_out[5]\, reg_blk|register_24|data_out[5], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux26~6\, reg_blk|read_mux_2|Mux26~6, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux26~7\, reg_blk|read_mux_2|Mux26~7, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux26~8\, reg_blk|read_mux_2|Mux26~8, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux26~11\, reg_blk|read_mux_2|Mux26~11, mips_one_cycle, 1
instance = comp, \reg_blk|register_3|data_out[5]\, reg_blk|register_3|data_out[5], mips_one_cycle, 1
instance = comp, \reg_blk|register_2|data_out[5]\, reg_blk|register_2|data_out[5], mips_one_cycle, 1
instance = comp, \reg_blk|register_1|data_out[5]\, reg_blk|register_1|data_out[5], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux26~14\, reg_blk|read_mux_2|Mux26~14, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux26~15\, reg_blk|read_mux_2|Mux26~15, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux26~16\, reg_blk|read_mux_2|Mux26~16, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux26~19\, reg_blk|read_mux_2|Mux26~19, mips_one_cycle, 1
instance = comp, \alu_source_mux|output[5]~90\, alu_source_mux|output[5]~90, mips_one_cycle, 1
instance = comp, \reg_blk|register_11|data_out[4]~feeder\, reg_blk|register_11|data_out[4]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_11|data_out[4]\, reg_blk|register_11|data_out[4], mips_one_cycle, 1
instance = comp, \reg_blk|register_9|data_out[4]\, reg_blk|register_9|data_out[4], mips_one_cycle, 1
instance = comp, \reg_blk|register_8|data_out[4]\, reg_blk|register_8|data_out[4], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux27~0\, reg_blk|read_mux_1|Mux27~0, mips_one_cycle, 1
instance = comp, \reg_blk|register_10|data_out[4]\, reg_blk|register_10|data_out[4], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux27~1\, reg_blk|read_mux_1|Mux27~1, mips_one_cycle, 1
instance = comp, \reg_blk|register_31|data_out[4]\, reg_blk|register_31|data_out[4], mips_one_cycle, 1
instance = comp, \reg_blk|register_27|data_out[4]\, reg_blk|register_27|data_out[4], mips_one_cycle, 1
instance = comp, \reg_blk|register_23|data_out[4]\, reg_blk|register_23|data_out[4], mips_one_cycle, 1
instance = comp, \reg_blk|register_19|data_out[4]\, reg_blk|register_19|data_out[4], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux27~9\, reg_blk|read_mux_1|Mux27~9, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux27~10\, reg_blk|read_mux_1|Mux27~10, mips_one_cycle, 1
instance = comp, \reg_blk|register_21|data_out[4]~feeder\, reg_blk|register_21|data_out[4]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_21|data_out[4]\, reg_blk|register_21|data_out[4], mips_one_cycle, 1
instance = comp, \reg_blk|register_29|data_out[4]\, reg_blk|register_29|data_out[4], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux27~3\, reg_blk|read_mux_1|Mux27~3, mips_one_cycle, 1
instance = comp, \reg_blk|register_20|data_out[4]\, reg_blk|register_20|data_out[4], mips_one_cycle, 1
instance = comp, \reg_blk|register_24|data_out[4]\, reg_blk|register_24|data_out[4], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux27~6\, reg_blk|read_mux_1|Mux27~6, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux27~7\, reg_blk|read_mux_1|Mux27~7, mips_one_cycle, 1
instance = comp, \reg_blk|register_30|data_out[4]\, reg_blk|register_30|data_out[4], mips_one_cycle, 1
instance = comp, \reg_blk|register_18|data_out[4]~feeder\, reg_blk|register_18|data_out[4]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_18|data_out[4]\, reg_blk|register_18|data_out[4], mips_one_cycle, 1
instance = comp, \reg_blk|register_22|data_out[4]~feeder\, reg_blk|register_22|data_out[4]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_22|data_out[4]\, reg_blk|register_22|data_out[4], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux27~4\, reg_blk|read_mux_1|Mux27~4, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux27~5\, reg_blk|read_mux_1|Mux27~5, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux27~8\, reg_blk|read_mux_1|Mux27~8, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux27~11\, reg_blk|read_mux_1|Mux27~11, mips_one_cycle, 1
instance = comp, \reg_blk|register_3|data_out[4]\, reg_blk|register_3|data_out[4], mips_one_cycle, 1
instance = comp, \reg_blk|register_1|data_out[4]\, reg_blk|register_1|data_out[4], mips_one_cycle, 1
instance = comp, \reg_blk|register_5|data_out[4]~feeder\, reg_blk|register_5|data_out[4]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_5|data_out[4]\, reg_blk|register_5|data_out[4], mips_one_cycle, 1
instance = comp, \reg_blk|register_7|data_out[4]~feeder\, reg_blk|register_7|data_out[4]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_7|data_out[4]\, reg_blk|register_7|data_out[4], mips_one_cycle, 1
instance = comp, \reg_blk|register_6|data_out[4]~feeder\, reg_blk|register_6|data_out[4]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_6|data_out[4]\, reg_blk|register_6|data_out[4], mips_one_cycle, 1
instance = comp, \reg_blk|register_4|data_out[4]\, reg_blk|register_4|data_out[4], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux27~12\, reg_blk|read_mux_1|Mux27~12, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux27~13\, reg_blk|read_mux_1|Mux27~13, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux27~14\, reg_blk|read_mux_1|Mux27~14, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux27~15\, reg_blk|read_mux_1|Mux27~15, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux27~16\, reg_blk|read_mux_1|Mux27~16, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux27~19\, reg_blk|read_mux_1|Mux27~19, mips_one_cycle, 1
instance = comp, \alu|addsub_unit|addder|bit_4|or_1|output~0\, alu|addsub_unit|addder|bit_4|or_1|output~0, mips_one_cycle, 1
instance = comp, \alu|addsub_unit|addder|bit_5|or_1|output~0\, alu|addsub_unit|addder|bit_5|or_1|output~0, mips_one_cycle, 1
instance = comp, \alu|addsub_unit|addder|bit_6|or_1|output~0\, alu|addsub_unit|addder|bit_6|or_1|output~0, mips_one_cycle, 1
instance = comp, \alu|addsub_unit|addder|bit_7|or_1|output~0\, alu|addsub_unit|addder|bit_7|or_1|output~0, mips_one_cycle, 1
instance = comp, \alu|addsub_unit|addder|bit_8|or_1|output~0\, alu|addsub_unit|addder|bit_8|or_1|output~0, mips_one_cycle, 1
instance = comp, \alu|addsub_unit|addder|bit_9|or_1|output~0\, alu|addsub_unit|addder|bit_9|or_1|output~0, mips_one_cycle, 1
instance = comp, \alu|addsub_unit|addder|bit_10|or_1|output~0\, alu|addsub_unit|addder|bit_10|or_1|output~0, mips_one_cycle, 1
instance = comp, \alu_source_mux|output[11]~84\, alu_source_mux|output[11]~84, mips_one_cycle, 1
instance = comp, \alu|func_mux_unit|Mux20~3\, alu|func_mux_unit|Mux20~3, mips_one_cycle, 1
instance = comp, \alu|func_mux_unit|Mux20~4\, alu|func_mux_unit|Mux20~4, mips_one_cycle, 1
instance = comp, \alu|func_mux_unit|Mux20~2\, alu|func_mux_unit|Mux20~2, mips_one_cycle, 1
instance = comp, \regblk_data_in_mux|output[11]~11\, regblk_data_in_mux|output[11]~11, mips_one_cycle, 1
instance = comp, \reg_blk|register_13|data_out[11]~feeder\, reg_blk|register_13|data_out[11]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_13|data_out[11]\, reg_blk|register_13|data_out[11], mips_one_cycle, 1
instance = comp, \reg_blk|register_15|data_out[11]\, reg_blk|register_15|data_out[11], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux20~17\, reg_blk|read_mux_2|Mux20~17, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux20~18\, reg_blk|read_mux_2|Mux20~18, mips_one_cycle, 1
instance = comp, \reg_blk|register_11|data_out[11]~feeder\, reg_blk|register_11|data_out[11]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_11|data_out[11]\, reg_blk|register_11|data_out[11], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux20~0\, reg_blk|read_mux_2|Mux20~0, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux20~1\, reg_blk|read_mux_2|Mux20~1, mips_one_cycle, 1
instance = comp, \reg_blk|register_2|data_out[11]\, reg_blk|register_2|data_out[11], mips_one_cycle, 1
instance = comp, \reg_blk|register_5|data_out[11]~feeder\, reg_blk|register_5|data_out[11]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_5|data_out[11]\, reg_blk|register_5|data_out[11], mips_one_cycle, 1
instance = comp, \reg_blk|register_7|data_out[11]\, reg_blk|register_7|data_out[11], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux20~12\, reg_blk|read_mux_2|Mux20~12, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux20~13\, reg_blk|read_mux_2|Mux20~13, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux20~14\, reg_blk|read_mux_2|Mux20~14, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux20~15\, reg_blk|read_mux_2|Mux20~15, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux20~2\, reg_blk|read_mux_2|Mux20~2, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux20~3\, reg_blk|read_mux_2|Mux20~3, mips_one_cycle, 1
instance = comp, \reg_blk|register_26|data_out[11]\, reg_blk|register_26|data_out[11], mips_one_cycle, 1
instance = comp, \reg_blk|register_18|data_out[11]~feeder\, reg_blk|register_18|data_out[11]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_18|data_out[11]\, reg_blk|register_18|data_out[11], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux20~4\, reg_blk|read_mux_2|Mux20~4, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux20~5\, reg_blk|read_mux_2|Mux20~5, mips_one_cycle, 1
instance = comp, \reg_blk|register_28|data_out[11]\, reg_blk|register_28|data_out[11], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux20~6\, reg_blk|read_mux_2|Mux20~6, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux20~7\, reg_blk|read_mux_2|Mux20~7, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux20~8\, reg_blk|read_mux_2|Mux20~8, mips_one_cycle, 1
instance = comp, \reg_blk|register_27|data_out[11]\, reg_blk|register_27|data_out[11], mips_one_cycle, 1
instance = comp, \reg_blk|register_19|data_out[11]\, reg_blk|register_19|data_out[11], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux20~9\, reg_blk|read_mux_2|Mux20~9, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux20~10\, reg_blk|read_mux_2|Mux20~10, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux20~11\, reg_blk|read_mux_2|Mux20~11, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux20~16\, reg_blk|read_mux_2|Mux20~16, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux20~19\, reg_blk|read_mux_2|Mux20~19, mips_one_cycle, 1
instance = comp, \regblk_data_in_mux|output[10]~10\, regblk_data_in_mux|output[10]~10, mips_one_cycle, 1
instance = comp, \reg_blk|register_15|data_out[10]\, reg_blk|register_15|data_out[10], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux21~17\, reg_blk|read_mux_1|Mux21~17, mips_one_cycle, 1
instance = comp, \reg_blk|register_13|data_out[10]~feeder\, reg_blk|register_13|data_out[10]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_13|data_out[10]\, reg_blk|register_13|data_out[10], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux21~18\, reg_blk|read_mux_1|Mux21~18, mips_one_cycle, 1
instance = comp, \reg_blk|register_8|data_out[10]~feeder\, reg_blk|register_8|data_out[10]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_8|data_out[10]\, reg_blk|register_8|data_out[10], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux21~0\, reg_blk|read_mux_1|Mux21~0, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux21~1\, reg_blk|read_mux_1|Mux21~1, mips_one_cycle, 1
instance = comp, \reg_blk|register_3|data_out[10]\, reg_blk|register_3|data_out[10], mips_one_cycle, 1
instance = comp, \reg_blk|register_1|data_out[10]~feeder\, reg_blk|register_1|data_out[10]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_1|data_out[10]\, reg_blk|register_1|data_out[10], mips_one_cycle, 1
instance = comp, \reg_blk|register_5|data_out[10]~feeder\, reg_blk|register_5|data_out[10]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_5|data_out[10]\, reg_blk|register_5|data_out[10], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux21~12\, reg_blk|read_mux_1|Mux21~12, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux21~13\, reg_blk|read_mux_1|Mux21~13, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux21~14\, reg_blk|read_mux_1|Mux21~14, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux21~15\, reg_blk|read_mux_1|Mux21~15, mips_one_cycle, 1
instance = comp, \reg_blk|register_29|data_out[10]\, reg_blk|register_29|data_out[10], mips_one_cycle, 1
instance = comp, \reg_blk|register_21|data_out[10]\, reg_blk|register_21|data_out[10], mips_one_cycle, 1
instance = comp, \reg_blk|register_25|data_out[10]~feeder\, reg_blk|register_25|data_out[10]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_25|data_out[10]\, reg_blk|register_25|data_out[10], mips_one_cycle, 1
instance = comp, \reg_blk|register_17|data_out[10]~feeder\, reg_blk|register_17|data_out[10]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_17|data_out[10]\, reg_blk|register_17|data_out[10], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux21~2\, reg_blk|read_mux_1|Mux21~2, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux21~3\, reg_blk|read_mux_1|Mux21~3, mips_one_cycle, 1
instance = comp, \reg_blk|register_28|data_out[10]\, reg_blk|register_28|data_out[10], mips_one_cycle, 1
instance = comp, \reg_blk|register_20|data_out[10]\, reg_blk|register_20|data_out[10], mips_one_cycle, 1
instance = comp, \reg_blk|register_24|data_out[10]~feeder\, reg_blk|register_24|data_out[10]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_24|data_out[10]\, reg_blk|register_24|data_out[10], mips_one_cycle, 1
instance = comp, \reg_blk|register_16|data_out[10]~feeder\, reg_blk|register_16|data_out[10]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_16|data_out[10]\, reg_blk|register_16|data_out[10], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux21~6\, reg_blk|read_mux_1|Mux21~6, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux21~7\, reg_blk|read_mux_1|Mux21~7, mips_one_cycle, 1
instance = comp, \reg_blk|register_26|data_out[10]\, reg_blk|register_26|data_out[10], mips_one_cycle, 1
instance = comp, \reg_blk|register_30|data_out[10]\, reg_blk|register_30|data_out[10], mips_one_cycle, 1
instance = comp, \reg_blk|register_18|data_out[10]~feeder\, reg_blk|register_18|data_out[10]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_18|data_out[10]\, reg_blk|register_18|data_out[10], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux21~4\, reg_blk|read_mux_1|Mux21~4, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux21~5\, reg_blk|read_mux_1|Mux21~5, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux21~8\, reg_blk|read_mux_1|Mux21~8, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux21~11\, reg_blk|read_mux_1|Mux21~11, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux21~16\, reg_blk|read_mux_1|Mux21~16, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux21~19\, reg_blk|read_mux_1|Mux21~19, mips_one_cycle, 1
instance = comp, \alu|func_mux_unit|Mux21~3\, alu|func_mux_unit|Mux21~3, mips_one_cycle, 1
instance = comp, \alu|func_mux_unit|Mux21~4\, alu|func_mux_unit|Mux21~4, mips_one_cycle, 1
instance = comp, \alu|func_mux_unit|Mux21~2\, alu|func_mux_unit|Mux21~2, mips_one_cycle, 1
instance = comp, \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a8\, data_cache|block_1|altsyncram_component|auto_generated|ram_block1a8, mips_one_cycle, 1
instance = comp, \regblk_data_in_mux|output[9]~9\, regblk_data_in_mux|output[9]~9, mips_one_cycle, 1
instance = comp, \reg_blk|register_2|data_out[9]~feeder\, reg_blk|register_2|data_out[9]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_2|data_out[9]\, reg_blk|register_2|data_out[9], mips_one_cycle, 1
instance = comp, \reg_blk|register_7|data_out[9]\, reg_blk|register_7|data_out[9], mips_one_cycle, 1
instance = comp, \reg_blk|register_5|data_out[9]\, reg_blk|register_5|data_out[9], mips_one_cycle, 1
instance = comp, \reg_blk|register_4|data_out[9]\, reg_blk|register_4|data_out[9], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux22~12\, reg_blk|read_mux_2|Mux22~12, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux22~13\, reg_blk|read_mux_2|Mux22~13, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux22~14\, reg_blk|read_mux_2|Mux22~14, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux22~15\, reg_blk|read_mux_2|Mux22~15, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux22~9\, reg_blk|read_mux_2|Mux22~9, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux22~10\, reg_blk|read_mux_2|Mux22~10, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux22~2\, reg_blk|read_mux_2|Mux22~2, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux22~3\, reg_blk|read_mux_2|Mux22~3, mips_one_cycle, 1
instance = comp, \reg_blk|register_20|data_out[9]\, reg_blk|register_20|data_out[9], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux22~6\, reg_blk|read_mux_2|Mux22~6, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux22~7\, reg_blk|read_mux_2|Mux22~7, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux22~4\, reg_blk|read_mux_2|Mux22~4, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux22~5\, reg_blk|read_mux_2|Mux22~5, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux22~8\, reg_blk|read_mux_2|Mux22~8, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux22~11\, reg_blk|read_mux_2|Mux22~11, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux22~16\, reg_blk|read_mux_2|Mux22~16, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux22~18\, reg_blk|read_mux_2|Mux22~18, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux22~19\, reg_blk|read_mux_2|Mux22~19, mips_one_cycle, 1
instance = comp, \alu_source_mux|output[9]~86\, alu_source_mux|output[9]~86, mips_one_cycle, 1
instance = comp, \alu|func_mux_unit|Mux22~3\, alu|func_mux_unit|Mux22~3, mips_one_cycle, 1
instance = comp, \alu|func_mux_unit|Mux22~4\, alu|func_mux_unit|Mux22~4, mips_one_cycle, 1
instance = comp, \alu|func_mux_unit|Mux22~2\, alu|func_mux_unit|Mux22~2, mips_one_cycle, 1
instance = comp, \regblk_data_in_mux|output[8]~8\, regblk_data_in_mux|output[8]~8, mips_one_cycle, 1
instance = comp, \reg_blk|register_31|data_out[8]~feeder\, reg_blk|register_31|data_out[8]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_31|data_out[8]\, reg_blk|register_31|data_out[8], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux23~10\, reg_blk|read_mux_1|Mux23~10, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux23~2\, reg_blk|read_mux_1|Mux23~2, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux23~3\, reg_blk|read_mux_1|Mux23~3, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux23~6\, reg_blk|read_mux_1|Mux23~6, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux23~7\, reg_blk|read_mux_1|Mux23~7, mips_one_cycle, 1
instance = comp, \reg_blk|register_30|data_out[8]~feeder\, reg_blk|register_30|data_out[8]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_30|data_out[8]\, reg_blk|register_30|data_out[8], mips_one_cycle, 1
instance = comp, \reg_blk|register_26|data_out[8]~feeder\, reg_blk|register_26|data_out[8]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_26|data_out[8]\, reg_blk|register_26|data_out[8], mips_one_cycle, 1
instance = comp, \reg_blk|register_18|data_out[8]~feeder\, reg_blk|register_18|data_out[8]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_18|data_out[8]\, reg_blk|register_18|data_out[8], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux23~4\, reg_blk|read_mux_1|Mux23~4, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux23~5\, reg_blk|read_mux_1|Mux23~5, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux23~8\, reg_blk|read_mux_1|Mux23~8, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux23~11\, reg_blk|read_mux_1|Mux23~11, mips_one_cycle, 1
instance = comp, \reg_blk|register_1|data_out[8]~feeder\, reg_blk|register_1|data_out[8]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_1|data_out[8]\, reg_blk|register_1|data_out[8], mips_one_cycle, 1
instance = comp, \reg_blk|register_4|data_out[8]~feeder\, reg_blk|register_4|data_out[8]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_4|data_out[8]\, reg_blk|register_4|data_out[8], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux23~12\, reg_blk|read_mux_1|Mux23~12, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux23~13\, reg_blk|read_mux_1|Mux23~13, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux23~14\, reg_blk|read_mux_1|Mux23~14, mips_one_cycle, 1
instance = comp, \reg_blk|register_2|data_out[8]~feeder\, reg_blk|register_2|data_out[8]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_2|data_out[8]\, reg_blk|register_2|data_out[8], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux23~15\, reg_blk|read_mux_1|Mux23~15, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux23~16\, reg_blk|read_mux_1|Mux23~16, mips_one_cycle, 1
instance = comp, \reg_blk|register_13|data_out[8]\, reg_blk|register_13|data_out[8], mips_one_cycle, 1
instance = comp, \reg_blk|register_15|data_out[8]\, reg_blk|register_15|data_out[8], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux23~18\, reg_blk|read_mux_1|Mux23~18, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux23~19\, reg_blk|read_mux_1|Mux23~19, mips_one_cycle, 1
instance = comp, \alu|func_mux_unit|Mux23~3\, alu|func_mux_unit|Mux23~3, mips_one_cycle, 1
instance = comp, \alu|func_mux_unit|Mux23~4\, alu|func_mux_unit|Mux23~4, mips_one_cycle, 1
instance = comp, \alu|func_mux_unit|Mux23~2\, alu|func_mux_unit|Mux23~2, mips_one_cycle, 1
instance = comp, \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a6\, data_cache|block_1|altsyncram_component|auto_generated|ram_block1a6, mips_one_cycle, 1
instance = comp, \regblk_data_in_mux|output[7]~7\, regblk_data_in_mux|output[7]~7, mips_one_cycle, 1
instance = comp, \reg_blk|register_13|data_out[7]\, reg_blk|register_13|data_out[7], mips_one_cycle, 1
instance = comp, \reg_blk|register_12|data_out[7]\, reg_blk|register_12|data_out[7], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux24~17\, reg_blk|read_mux_1|Mux24~17, mips_one_cycle, 1
instance = comp, \reg_blk|register_14|data_out[7]\, reg_blk|register_14|data_out[7], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux24~18\, reg_blk|read_mux_1|Mux24~18, mips_one_cycle, 1
instance = comp, \reg_blk|register_27|data_out[7]\, reg_blk|register_27|data_out[7], mips_one_cycle, 1
instance = comp, \reg_blk|register_23|data_out[7]\, reg_blk|register_23|data_out[7], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux24~7\, reg_blk|read_mux_1|Mux24~7, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux24~8\, reg_blk|read_mux_1|Mux24~8, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux24~0\, reg_blk|read_mux_1|Mux24~0, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux24~1\, reg_blk|read_mux_1|Mux24~1, mips_one_cycle, 1
instance = comp, \reg_blk|register_25|data_out[7]~feeder\, reg_blk|register_25|data_out[7]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_25|data_out[7]\, reg_blk|register_25|data_out[7], mips_one_cycle, 1
instance = comp, \reg_blk|register_17|data_out[7]\, reg_blk|register_17|data_out[7], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux24~2\, reg_blk|read_mux_1|Mux24~2, mips_one_cycle, 1
instance = comp, \reg_blk|register_29|data_out[7]\, reg_blk|register_29|data_out[7], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux24~3\, reg_blk|read_mux_1|Mux24~3, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux24~4\, reg_blk|read_mux_1|Mux24~4, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux24~5\, reg_blk|read_mux_1|Mux24~5, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux24~6\, reg_blk|read_mux_1|Mux24~6, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux24~9\, reg_blk|read_mux_1|Mux24~9, mips_one_cycle, 1
instance = comp, \reg_blk|register_2|data_out[7]~feeder\, reg_blk|register_2|data_out[7]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_2|data_out[7]\, reg_blk|register_2|data_out[7], mips_one_cycle, 1
instance = comp, \reg_blk|register_6|data_out[7]~feeder\, reg_blk|register_6|data_out[7]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_6|data_out[7]\, reg_blk|register_6|data_out[7], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux24~12\, reg_blk|read_mux_1|Mux24~12, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux24~13\, reg_blk|read_mux_1|Mux24~13, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux24~14\, reg_blk|read_mux_1|Mux24~14, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux24~15\, reg_blk|read_mux_1|Mux24~15, mips_one_cycle, 1
instance = comp, \reg_blk|register_9|data_out[7]\, reg_blk|register_9|data_out[7], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux24~11\, reg_blk|read_mux_1|Mux24~11, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux24~16\, reg_blk|read_mux_1|Mux24~16, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux24~19\, reg_blk|read_mux_1|Mux24~19, mips_one_cycle, 1
instance = comp, \alu|func_mux_unit|Mux24~3\, alu|func_mux_unit|Mux24~3, mips_one_cycle, 1
instance = comp, \alu|func_mux_unit|Mux24~4\, alu|func_mux_unit|Mux24~4, mips_one_cycle, 1
instance = comp, \alu|func_mux_unit|Mux24~2\, alu|func_mux_unit|Mux24~2, mips_one_cycle, 1
instance = comp, \regblk_data_in_mux|output[6]~6\, regblk_data_in_mux|output[6]~6, mips_one_cycle, 1
instance = comp, \reg_blk|register_15|data_out[6]\, reg_blk|register_15|data_out[6], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux25~17\, reg_blk|read_mux_1|Mux25~17, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux25~18\, reg_blk|read_mux_1|Mux25~18, mips_one_cycle, 1
instance = comp, \reg_blk|register_5|data_out[6]\, reg_blk|register_5|data_out[6], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux25~12\, reg_blk|read_mux_1|Mux25~12, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux25~13\, reg_blk|read_mux_1|Mux25~13, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux25~14\, reg_blk|read_mux_1|Mux25~14, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux25~15\, reg_blk|read_mux_1|Mux25~15, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux25~16\, reg_blk|read_mux_1|Mux25~16, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux25~19\, reg_blk|read_mux_1|Mux25~19, mips_one_cycle, 1
instance = comp, \alu_source_mux|output[6]~89\, alu_source_mux|output[6]~89, mips_one_cycle, 1
instance = comp, \alu|func_mux_unit|Mux25~3\, alu|func_mux_unit|Mux25~3, mips_one_cycle, 1
instance = comp, \alu|func_mux_unit|Mux25~4\, alu|func_mux_unit|Mux25~4, mips_one_cycle, 1
instance = comp, \alu|func_mux_unit|Mux25~2\, alu|func_mux_unit|Mux25~2, mips_one_cycle, 1
instance = comp, \reg_blk|register_15|data_out[31]~feeder\, reg_blk|register_15|data_out[31]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_15|data_out[31]\, reg_blk|register_15|data_out[31], mips_one_cycle, 1
instance = comp, \reg_blk|register_14|data_out[31]~feeder\, reg_blk|register_14|data_out[31]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_14|data_out[31]\, reg_blk|register_14|data_out[31], mips_one_cycle, 1
instance = comp, \reg_blk|register_12|data_out[31]\, reg_blk|register_12|data_out[31], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux0~17\, reg_blk|read_mux_2|Mux0~17, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux0~18\, reg_blk|read_mux_2|Mux0~18, mips_one_cycle, 1
instance = comp, \reg_blk|register_21|data_out[31]~feeder\, reg_blk|register_21|data_out[31]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_21|data_out[31]\, reg_blk|register_21|data_out[31], mips_one_cycle, 1
instance = comp, \reg_blk|register_29|data_out[31]~feeder\, reg_blk|register_29|data_out[31]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_29|data_out[31]\, reg_blk|register_29|data_out[31], mips_one_cycle, 1
instance = comp, \reg_blk|register_17|data_out[31]\, reg_blk|register_17|data_out[31], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux0~2\, reg_blk|read_mux_2|Mux0~2, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux0~3\, reg_blk|read_mux_2|Mux0~3, mips_one_cycle, 1
instance = comp, \reg_blk|register_31|data_out[31]~feeder\, reg_blk|register_31|data_out[31]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_31|data_out[31]\, reg_blk|register_31|data_out[31], mips_one_cycle, 1
instance = comp, \reg_blk|register_27|data_out[31]~feeder\, reg_blk|register_27|data_out[31]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_27|data_out[31]\, reg_blk|register_27|data_out[31], mips_one_cycle, 1
instance = comp, \reg_blk|register_23|data_out[31]\, reg_blk|register_23|data_out[31], mips_one_cycle, 1
instance = comp, \reg_blk|register_19|data_out[31]~feeder\, reg_blk|register_19|data_out[31]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_19|data_out[31]\, reg_blk|register_19|data_out[31], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux0~9\, reg_blk|read_mux_2|Mux0~9, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux0~10\, reg_blk|read_mux_2|Mux0~10, mips_one_cycle, 1
instance = comp, \reg_blk|register_30|data_out[31]\, reg_blk|register_30|data_out[31], mips_one_cycle, 1
instance = comp, \reg_blk|register_26|data_out[31]\, reg_blk|register_26|data_out[31], mips_one_cycle, 1
instance = comp, \reg_blk|register_22|data_out[31]\, reg_blk|register_22|data_out[31], mips_one_cycle, 1
instance = comp, \reg_blk|register_18|data_out[31]\, reg_blk|register_18|data_out[31], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux0~4\, reg_blk|read_mux_2|Mux0~4, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux0~5\, reg_blk|read_mux_2|Mux0~5, mips_one_cycle, 1
instance = comp, \reg_blk|register_16|data_out[31]\, reg_blk|register_16|data_out[31], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux0~6\, reg_blk|read_mux_2|Mux0~6, mips_one_cycle, 1
instance = comp, \reg_blk|register_28|data_out[31]\, reg_blk|register_28|data_out[31], mips_one_cycle, 1
instance = comp, \reg_blk|register_20|data_out[31]\, reg_blk|register_20|data_out[31], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux0~7\, reg_blk|read_mux_2|Mux0~7, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux0~8\, reg_blk|read_mux_2|Mux0~8, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux0~11\, reg_blk|read_mux_2|Mux0~11, mips_one_cycle, 1
instance = comp, \reg_blk|register_2|data_out[31]~feeder\, reg_blk|register_2|data_out[31]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_2|data_out[31]\, reg_blk|register_2|data_out[31], mips_one_cycle, 1
instance = comp, \reg_blk|register_3|data_out[31]~feeder\, reg_blk|register_3|data_out[31]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_3|data_out[31]\, reg_blk|register_3|data_out[31], mips_one_cycle, 1
instance = comp, \reg_blk|register_1|data_out[31]\, reg_blk|register_1|data_out[31], mips_one_cycle, 1
instance = comp, \reg_blk|register_4|data_out[31]~feeder\, reg_blk|register_4|data_out[31]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_4|data_out[31]\, reg_blk|register_4|data_out[31], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux0~12\, reg_blk|read_mux_2|Mux0~12, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux0~13\, reg_blk|read_mux_2|Mux0~13, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux0~14\, reg_blk|read_mux_2|Mux0~14, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux0~15\, reg_blk|read_mux_2|Mux0~15, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux0~16\, reg_blk|read_mux_2|Mux0~16, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux0~19\, reg_blk|read_mux_2|Mux0~19, mips_one_cycle, 1
instance = comp, \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a30\, data_cache|block_1|altsyncram_component|auto_generated|ram_block1a30, mips_one_cycle, 1
instance = comp, \regblk_data_in_mux|output[30]~30\, regblk_data_in_mux|output[30]~30, mips_one_cycle, 1
instance = comp, \reg_blk|register_9|data_out[30]\, reg_blk|register_9|data_out[30], mips_one_cycle, 1
instance = comp, \reg_blk|register_8|data_out[30]\, reg_blk|register_8|data_out[30], mips_one_cycle, 1
instance = comp, \reg_blk|register_10|data_out[30]~feeder\, reg_blk|register_10|data_out[30]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_10|data_out[30]\, reg_blk|register_10|data_out[30], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux1~10\, reg_blk|read_mux_2|Mux1~10, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux1~11\, reg_blk|read_mux_2|Mux1~11, mips_one_cycle, 1
instance = comp, \reg_blk|register_2|data_out[30]~feeder\, reg_blk|register_2|data_out[30]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_2|data_out[30]\, reg_blk|register_2|data_out[30], mips_one_cycle, 1
instance = comp, \reg_blk|register_1|data_out[30]\, reg_blk|register_1|data_out[30], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux1~14\, reg_blk|read_mux_2|Mux1~14, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux1~15\, reg_blk|read_mux_2|Mux1~15, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux1~16\, reg_blk|read_mux_2|Mux1~16, mips_one_cycle, 1
instance = comp, \reg_blk|register_31|data_out[30]\, reg_blk|register_31|data_out[30], mips_one_cycle, 1
instance = comp, \reg_blk|register_27|data_out[30]\, reg_blk|register_27|data_out[30], mips_one_cycle, 1
instance = comp, \reg_blk|register_23|data_out[30]\, reg_blk|register_23|data_out[30], mips_one_cycle, 1
instance = comp, \reg_blk|register_19|data_out[30]\, reg_blk|register_19|data_out[30], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux1~7\, reg_blk|read_mux_2|Mux1~7, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux1~8\, reg_blk|read_mux_2|Mux1~8, mips_one_cycle, 1
instance = comp, \reg_blk|register_18|data_out[30]\, reg_blk|register_18|data_out[30], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux1~0\, reg_blk|read_mux_2|Mux1~0, mips_one_cycle, 1
instance = comp, \reg_blk|register_30|data_out[30]\, reg_blk|register_30|data_out[30], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux1~1\, reg_blk|read_mux_2|Mux1~1, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux1~9\, reg_blk|read_mux_2|Mux1~9, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux1~19\, reg_blk|read_mux_2|Mux1~19, mips_one_cycle, 1
instance = comp, \alu|func_mux_unit|Mux6~3\, alu|func_mux_unit|Mux6~3, mips_one_cycle, 1
instance = comp, \alu|func_mux_unit|Mux0~0\, alu|func_mux_unit|Mux0~0, mips_one_cycle, 1
instance = comp, \alu|func_mux_unit|Mux0~1\, alu|func_mux_unit|Mux0~1, mips_one_cycle, 1
instance = comp, \alu_source_mux|output[31]~64\, alu_source_mux|output[31]~64, mips_one_cycle, 1
instance = comp, \alu_source_mux|output[30]~65\, alu_source_mux|output[30]~65, mips_one_cycle, 1
instance = comp, \alu|func_mux_unit|Mux3~0\, alu|func_mux_unit|Mux3~0, mips_one_cycle, 1
instance = comp, \alu|func_mux_unit|Mux3~2\, alu|func_mux_unit|Mux3~2, mips_one_cycle, 1
instance = comp, \reg_blk|register_15|data_out[27]\, reg_blk|register_15|data_out[27], mips_one_cycle, 1
instance = comp, \reg_blk|register_12|data_out[27]\, reg_blk|register_12|data_out[27], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux4~17\, reg_blk|read_mux_1|Mux4~17, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux4~18\, reg_blk|read_mux_1|Mux4~18, mips_one_cycle, 1
instance = comp, \reg_blk|register_27|data_out[27]~feeder\, reg_blk|register_27|data_out[27]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_27|data_out[27]\, reg_blk|register_27|data_out[27], mips_one_cycle, 1
instance = comp, \reg_blk|register_31|data_out[27]~feeder\, reg_blk|register_31|data_out[27]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_31|data_out[27]\, reg_blk|register_31|data_out[27], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux4~10\, reg_blk|read_mux_1|Mux4~10, mips_one_cycle, 1
instance = comp, \reg_blk|register_29|data_out[27]\, reg_blk|register_29|data_out[27], mips_one_cycle, 1
instance = comp, \reg_blk|register_21|data_out[27]\, reg_blk|register_21|data_out[27], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux4~3\, reg_blk|read_mux_1|Mux4~3, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux4~11\, reg_blk|read_mux_1|Mux4~11, mips_one_cycle, 1
instance = comp, \reg_blk|register_3|data_out[27]~feeder\, reg_blk|register_3|data_out[27]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_3|data_out[27]\, reg_blk|register_3|data_out[27], mips_one_cycle, 1
instance = comp, \reg_blk|register_2|data_out[27]~feeder\, reg_blk|register_2|data_out[27]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_2|data_out[27]\, reg_blk|register_2|data_out[27], mips_one_cycle, 1
instance = comp, \reg_blk|register_7|data_out[27]\, reg_blk|register_7|data_out[27], mips_one_cycle, 1
instance = comp, \reg_blk|register_6|data_out[27]\, reg_blk|register_6|data_out[27], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux4~12\, reg_blk|read_mux_1|Mux4~12, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux4~13\, reg_blk|read_mux_1|Mux4~13, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux4~14\, reg_blk|read_mux_1|Mux4~14, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux4~15\, reg_blk|read_mux_1|Mux4~15, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux4~16\, reg_blk|read_mux_1|Mux4~16, mips_one_cycle, 1
instance = comp, \reg_blk|register_10|data_out[27]\, reg_blk|register_10|data_out[27], mips_one_cycle, 1
instance = comp, \reg_blk|register_9|data_out[27]\, reg_blk|register_9|data_out[27], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux4~0\, reg_blk|read_mux_1|Mux4~0, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux4~1\, reg_blk|read_mux_1|Mux4~1, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux4~19\, reg_blk|read_mux_1|Mux4~19, mips_one_cycle, 1
instance = comp, \alu|func_mux_unit|Mux4~4\, alu|func_mux_unit|Mux4~4, mips_one_cycle, 1
instance = comp, \reg_blk|register_10|data_out[24]~feeder\, reg_blk|register_10|data_out[24]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_10|data_out[24]\, reg_blk|register_10|data_out[24], mips_one_cycle, 1
instance = comp, \reg_blk|register_9|data_out[24]\, reg_blk|register_9|data_out[24], mips_one_cycle, 1
instance = comp, \reg_blk|register_8|data_out[24]\, reg_blk|register_8|data_out[24], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux7~5\, reg_blk|read_mux_1|Mux7~5, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux7~6\, reg_blk|read_mux_1|Mux7~6, mips_one_cycle, 1
instance = comp, \reg_blk|register_12|data_out[24]\, reg_blk|register_12|data_out[24], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux7~22\, reg_blk|read_mux_1|Mux7~22, mips_one_cycle, 1
instance = comp, \reg_blk|register_15|data_out[24]\, reg_blk|register_15|data_out[24], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux7~23\, reg_blk|read_mux_1|Mux7~23, mips_one_cycle, 1
instance = comp, \reg_blk|register_2|data_out[24]\, reg_blk|register_2|data_out[24], mips_one_cycle, 1
instance = comp, \reg_blk|register_1|data_out[24]\, reg_blk|register_1|data_out[24], mips_one_cycle, 1
instance = comp, \reg_blk|register_5|data_out[24]\, reg_blk|register_5|data_out[24], mips_one_cycle, 1
instance = comp, \reg_blk|register_6|data_out[24]~feeder\, reg_blk|register_6|data_out[24]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_6|data_out[24]\, reg_blk|register_6|data_out[24], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux7~17\, reg_blk|read_mux_1|Mux7~17, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux7~18\, reg_blk|read_mux_1|Mux7~18, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux7~19\, reg_blk|read_mux_1|Mux7~19, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux7~20\, reg_blk|read_mux_1|Mux7~20, mips_one_cycle, 1
instance = comp, \reg_blk|register_18|data_out[24]\, reg_blk|register_18|data_out[24], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux7~9\, reg_blk|read_mux_1|Mux7~9, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux7~10\, reg_blk|read_mux_1|Mux7~10, mips_one_cycle, 1
instance = comp, \reg_blk|register_28|data_out[24]\, reg_blk|register_28|data_out[24], mips_one_cycle, 1
instance = comp, \reg_blk|register_24|data_out[24]\, reg_blk|register_24|data_out[24], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux7~11\, reg_blk|read_mux_1|Mux7~11, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux7~12\, reg_blk|read_mux_1|Mux7~12, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux7~13\, reg_blk|read_mux_1|Mux7~13, mips_one_cycle, 1
instance = comp, \reg_blk|register_27|data_out[24]\, reg_blk|register_27|data_out[24], mips_one_cycle, 1
instance = comp, \reg_blk|register_23|data_out[24]~feeder\, reg_blk|register_23|data_out[24]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_23|data_out[24]\, reg_blk|register_23|data_out[24], mips_one_cycle, 1
instance = comp, \reg_blk|register_19|data_out[24]\, reg_blk|register_19|data_out[24], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux7~14\, reg_blk|read_mux_1|Mux7~14, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux7~15\, reg_blk|read_mux_1|Mux7~15, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux7~16\, reg_blk|read_mux_1|Mux7~16, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux7~21\, reg_blk|read_mux_1|Mux7~21, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux7~24\, reg_blk|read_mux_1|Mux7~24, mips_one_cycle, 1
instance = comp, \alu_source_mux|output[24]~71\, alu_source_mux|output[24]~71, mips_one_cycle, 1
instance = comp, \alu|func_mux_unit|Mux7~3\, alu|func_mux_unit|Mux7~3, mips_one_cycle, 1
instance = comp, \reg_blk|register_11|data_out[23]\, reg_blk|register_11|data_out[23], mips_one_cycle, 1
instance = comp, \reg_blk|register_10|data_out[23]\, reg_blk|register_10|data_out[23], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux8~6\, reg_blk|read_mux_2|Mux8~6, mips_one_cycle, 1
instance = comp, \reg_blk|register_13|data_out[23]\, reg_blk|register_13|data_out[23], mips_one_cycle, 1
instance = comp, \reg_blk|register_12|data_out[23]\, reg_blk|register_12|data_out[23], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux8~22\, reg_blk|read_mux_2|Mux8~22, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux8~23\, reg_blk|read_mux_2|Mux8~23, mips_one_cycle, 1
instance = comp, \reg_blk|register_2|data_out[23]\, reg_blk|register_2|data_out[23], mips_one_cycle, 1
instance = comp, \reg_blk|register_7|data_out[23]\, reg_blk|register_7|data_out[23], mips_one_cycle, 1
instance = comp, \reg_blk|register_5|data_out[23]\, reg_blk|register_5|data_out[23], mips_one_cycle, 1
instance = comp, \reg_blk|register_6|data_out[23]~feeder\, reg_blk|register_6|data_out[23]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_6|data_out[23]\, reg_blk|register_6|data_out[23], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux8~17\, reg_blk|read_mux_2|Mux8~17, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux8~18\, reg_blk|read_mux_2|Mux8~18, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux8~19\, reg_blk|read_mux_2|Mux8~19, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux8~20\, reg_blk|read_mux_2|Mux8~20, mips_one_cycle, 1
instance = comp, \reg_blk|register_31|data_out[23]~feeder\, reg_blk|register_31|data_out[23]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_31|data_out[23]\, reg_blk|register_31|data_out[23], mips_one_cycle, 1
instance = comp, \reg_blk|register_27|data_out[23]\, reg_blk|register_27|data_out[23], mips_one_cycle, 1
instance = comp, \reg_blk|register_19|data_out[23]\, reg_blk|register_19|data_out[23], mips_one_cycle, 1
instance = comp, \reg_blk|register_23|data_out[23]~feeder\, reg_blk|register_23|data_out[23]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_23|data_out[23]\, reg_blk|register_23|data_out[23], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux8~14\, reg_blk|read_mux_2|Mux8~14, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux8~15\, reg_blk|read_mux_2|Mux8~15, mips_one_cycle, 1
instance = comp, \reg_blk|register_20|data_out[23]\, reg_blk|register_20|data_out[23], mips_one_cycle, 1
instance = comp, \reg_blk|register_24|data_out[23]~feeder\, reg_blk|register_24|data_out[23]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_24|data_out[23]\, reg_blk|register_24|data_out[23], mips_one_cycle, 1
instance = comp, \reg_blk|register_16|data_out[23]\, reg_blk|register_16|data_out[23], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux8~11\, reg_blk|read_mux_2|Mux8~11, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux8~12\, reg_blk|read_mux_2|Mux8~12, mips_one_cycle, 1
instance = comp, \reg_blk|register_26|data_out[23]\, reg_blk|register_26|data_out[23], mips_one_cycle, 1
instance = comp, \reg_blk|register_22|data_out[23]~feeder\, reg_blk|register_22|data_out[23]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_22|data_out[23]\, reg_blk|register_22|data_out[23], mips_one_cycle, 1
instance = comp, \reg_blk|register_18|data_out[23]\, reg_blk|register_18|data_out[23], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux8~9\, reg_blk|read_mux_2|Mux8~9, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux8~10\, reg_blk|read_mux_2|Mux8~10, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux8~13\, reg_blk|read_mux_2|Mux8~13, mips_one_cycle, 1
instance = comp, \reg_blk|register_17|data_out[23]\, reg_blk|register_17|data_out[23], mips_one_cycle, 1
instance = comp, \reg_blk|register_25|data_out[23]\, reg_blk|register_25|data_out[23], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux8~7\, reg_blk|read_mux_2|Mux8~7, mips_one_cycle, 1
instance = comp, \reg_blk|register_29|data_out[23]\, reg_blk|register_29|data_out[23], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux8~8\, reg_blk|read_mux_2|Mux8~8, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux8~16\, reg_blk|read_mux_2|Mux8~16, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux8~21\, reg_blk|read_mux_2|Mux8~21, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux8~24\, reg_blk|read_mux_2|Mux8~24, mips_one_cycle, 1
instance = comp, \alu_source_mux|output[23]~72\, alu_source_mux|output[23]~72, mips_one_cycle, 1
instance = comp, \alu|func_mux_unit|Mux8~3\, alu|func_mux_unit|Mux8~3, mips_one_cycle, 1
instance = comp, \reg_blk|register_12|data_out[22]\, reg_blk|register_12|data_out[22], mips_one_cycle, 1
instance = comp, \reg_blk|register_13|data_out[22]\, reg_blk|register_13|data_out[22], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux9~17\, reg_blk|read_mux_2|Mux9~17, mips_one_cycle, 1
instance = comp, \reg_blk|register_14|data_out[22]\, reg_blk|register_14|data_out[22], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux9~18\, reg_blk|read_mux_2|Mux9~18, mips_one_cycle, 1
instance = comp, \reg_blk|register_9|data_out[22]\, reg_blk|register_9|data_out[22], mips_one_cycle, 1
instance = comp, \reg_blk|register_8|data_out[22]\, reg_blk|register_8|data_out[22], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux9~10\, reg_blk|read_mux_2|Mux9~10, mips_one_cycle, 1
instance = comp, \reg_blk|register_11|data_out[22]\, reg_blk|register_11|data_out[22], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux9~11\, reg_blk|read_mux_2|Mux9~11, mips_one_cycle, 1
instance = comp, \reg_blk|register_3|data_out[22]\, reg_blk|register_3|data_out[22], mips_one_cycle, 1
instance = comp, \reg_blk|register_2|data_out[22]\, reg_blk|register_2|data_out[22], mips_one_cycle, 1
instance = comp, \reg_blk|register_1|data_out[22]\, reg_blk|register_1|data_out[22], mips_one_cycle, 1
instance = comp, \reg_blk|register_6|data_out[22]~feeder\, reg_blk|register_6|data_out[22]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_6|data_out[22]\, reg_blk|register_6|data_out[22], mips_one_cycle, 1
instance = comp, \reg_blk|register_5|data_out[22]\, reg_blk|register_5|data_out[22], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux9~12\, reg_blk|read_mux_2|Mux9~12, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux9~13\, reg_blk|read_mux_2|Mux9~13, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux9~14\, reg_blk|read_mux_2|Mux9~14, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux9~15\, reg_blk|read_mux_2|Mux9~15, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux9~16\, reg_blk|read_mux_2|Mux9~16, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux9~19\, reg_blk|read_mux_2|Mux9~19, mips_one_cycle, 1
instance = comp, \alu_source_mux|output[22]~73\, alu_source_mux|output[22]~73, mips_one_cycle, 1
instance = comp, \alu|func_mux_unit|Mux9~3\, alu|func_mux_unit|Mux9~3, mips_one_cycle, 1
instance = comp, \alu|func_mux_unit|Mux10~3\, alu|func_mux_unit|Mux10~3, mips_one_cycle, 1
instance = comp, \reg_blk|register_18|data_out[20]\, reg_blk|register_18|data_out[20], mips_one_cycle, 1
instance = comp, \reg_blk|register_22|data_out[20]\, reg_blk|register_22|data_out[20], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux11~0\, reg_blk|read_mux_2|Mux11~0, mips_one_cycle, 1
instance = comp, \reg_blk|register_30|data_out[20]\, reg_blk|register_30|data_out[20], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux11~1\, reg_blk|read_mux_2|Mux11~1, mips_one_cycle, 1
instance = comp, \reg_blk|register_31|data_out[20]~feeder\, reg_blk|register_31|data_out[20]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_31|data_out[20]\, reg_blk|register_31|data_out[20], mips_one_cycle, 1
instance = comp, \reg_blk|register_27|data_out[20]~feeder\, reg_blk|register_27|data_out[20]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_27|data_out[20]\, reg_blk|register_27|data_out[20], mips_one_cycle, 1
instance = comp, \reg_blk|register_19|data_out[20]~feeder\, reg_blk|register_19|data_out[20]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_19|data_out[20]\, reg_blk|register_19|data_out[20], mips_one_cycle, 1
instance = comp, \reg_blk|register_23|data_out[20]~feeder\, reg_blk|register_23|data_out[20]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_23|data_out[20]\, reg_blk|register_23|data_out[20], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux11~7\, reg_blk|read_mux_2|Mux11~7, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux11~8\, reg_blk|read_mux_2|Mux11~8, mips_one_cycle, 1
instance = comp, \reg_blk|register_20|data_out[20]\, reg_blk|register_20|data_out[20], mips_one_cycle, 1
instance = comp, \reg_blk|register_24|data_out[20]\, reg_blk|register_24|data_out[20], mips_one_cycle, 1
instance = comp, \reg_blk|register_16|data_out[20]\, reg_blk|register_16|data_out[20], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux11~4\, reg_blk|read_mux_2|Mux11~4, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux11~5\, reg_blk|read_mux_2|Mux11~5, mips_one_cycle, 1
instance = comp, \reg_blk|register_21|data_out[20]\, reg_blk|register_21|data_out[20], mips_one_cycle, 1
instance = comp, \reg_blk|register_17|data_out[20]\, reg_blk|register_17|data_out[20], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux11~2\, reg_blk|read_mux_2|Mux11~2, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux11~3\, reg_blk|read_mux_2|Mux11~3, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux11~6\, reg_blk|read_mux_2|Mux11~6, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux11~9\, reg_blk|read_mux_2|Mux11~9, mips_one_cycle, 1
instance = comp, \reg_blk|register_9|data_out[20]\, reg_blk|register_9|data_out[20], mips_one_cycle, 1
instance = comp, \reg_blk|register_11|data_out[20]~feeder\, reg_blk|register_11|data_out[20]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_11|data_out[20]\, reg_blk|register_11|data_out[20], mips_one_cycle, 1
instance = comp, \reg_blk|register_10|data_out[20]~feeder\, reg_blk|register_10|data_out[20]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_10|data_out[20]\, reg_blk|register_10|data_out[20], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux11~10\, reg_blk|read_mux_2|Mux11~10, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux11~11\, reg_blk|read_mux_2|Mux11~11, mips_one_cycle, 1
instance = comp, \reg_blk|register_3|data_out[20]\, reg_blk|register_3|data_out[20], mips_one_cycle, 1
instance = comp, \reg_blk|register_2|data_out[20]\, reg_blk|register_2|data_out[20], mips_one_cycle, 1
instance = comp, \reg_blk|register_1|data_out[20]\, reg_blk|register_1|data_out[20], mips_one_cycle, 1
instance = comp, \reg_blk|register_6|data_out[20]\, reg_blk|register_6|data_out[20], mips_one_cycle, 1
instance = comp, \reg_blk|register_5|data_out[20]\, reg_blk|register_5|data_out[20], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux11~12\, reg_blk|read_mux_2|Mux11~12, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux11~13\, reg_blk|read_mux_2|Mux11~13, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux11~14\, reg_blk|read_mux_2|Mux11~14, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux11~15\, reg_blk|read_mux_2|Mux11~15, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux11~16\, reg_blk|read_mux_2|Mux11~16, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux11~19\, reg_blk|read_mux_2|Mux11~19, mips_one_cycle, 1
instance = comp, \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a20\, data_cache|block_1|altsyncram_component|auto_generated|ram_block1a20, mips_one_cycle, 1
instance = comp, \regblk_data_in_mux|output[20]~20\, regblk_data_in_mux|output[20]~20, mips_one_cycle, 1
instance = comp, \reg_blk|register_13|data_out[20]\, reg_blk|register_13|data_out[20], mips_one_cycle, 1
instance = comp, \reg_blk|register_14|data_out[20]\, reg_blk|register_14|data_out[20], mips_one_cycle, 1
instance = comp, \reg_blk|register_12|data_out[20]\, reg_blk|register_12|data_out[20], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux11~17\, reg_blk|read_mux_1|Mux11~17, mips_one_cycle, 1
instance = comp, \reg_blk|register_15|data_out[20]\, reg_blk|register_15|data_out[20], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux11~18\, reg_blk|read_mux_1|Mux11~18, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux11~9\, reg_blk|read_mux_1|Mux11~9, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux11~10\, reg_blk|read_mux_1|Mux11~10, mips_one_cycle, 1
instance = comp, \reg_blk|register_29|data_out[20]\, reg_blk|register_29|data_out[20], mips_one_cycle, 1
instance = comp, \reg_blk|register_25|data_out[20]\, reg_blk|register_25|data_out[20], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux11~2\, reg_blk|read_mux_1|Mux11~2, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux11~3\, reg_blk|read_mux_1|Mux11~3, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux11~6\, reg_blk|read_mux_1|Mux11~6, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux11~7\, reg_blk|read_mux_1|Mux11~7, mips_one_cycle, 1
instance = comp, \reg_blk|register_26|data_out[20]\, reg_blk|register_26|data_out[20], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux11~4\, reg_blk|read_mux_1|Mux11~4, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux11~5\, reg_blk|read_mux_1|Mux11~5, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux11~8\, reg_blk|read_mux_1|Mux11~8, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux11~11\, reg_blk|read_mux_1|Mux11~11, mips_one_cycle, 1
instance = comp, \reg_blk|register_7|data_out[20]\, reg_blk|register_7|data_out[20], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux11~12\, reg_blk|read_mux_1|Mux11~12, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux11~13\, reg_blk|read_mux_1|Mux11~13, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux11~14\, reg_blk|read_mux_1|Mux11~14, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux11~15\, reg_blk|read_mux_1|Mux11~15, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux11~16\, reg_blk|read_mux_1|Mux11~16, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux11~19\, reg_blk|read_mux_1|Mux11~19, mips_one_cycle, 1
instance = comp, \reg_blk|register_14|data_out[18]\, reg_blk|register_14|data_out[18], mips_one_cycle, 1
instance = comp, \reg_blk|register_13|data_out[18]~feeder\, reg_blk|register_13|data_out[18]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_13|data_out[18]\, reg_blk|register_13|data_out[18], mips_one_cycle, 1
instance = comp, \reg_blk|register_12|data_out[18]\, reg_blk|register_12|data_out[18], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux13~17\, reg_blk|read_mux_2|Mux13~17, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux13~18\, reg_blk|read_mux_2|Mux13~18, mips_one_cycle, 1
instance = comp, \reg_blk|register_30|data_out[18]~feeder\, reg_blk|register_30|data_out[18]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_30|data_out[18]\, reg_blk|register_30|data_out[18], mips_one_cycle, 1
instance = comp, \reg_blk|register_22|data_out[18]\, reg_blk|register_22|data_out[18], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux13~0\, reg_blk|read_mux_2|Mux13~0, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux13~1\, reg_blk|read_mux_2|Mux13~1, mips_one_cycle, 1
instance = comp, \reg_blk|register_31|data_out[18]\, reg_blk|register_31|data_out[18], mips_one_cycle, 1
instance = comp, \reg_blk|register_19|data_out[18]\, reg_blk|register_19|data_out[18], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux13~7\, reg_blk|read_mux_2|Mux13~7, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux13~8\, reg_blk|read_mux_2|Mux13~8, mips_one_cycle, 1
instance = comp, \reg_blk|register_17|data_out[18]\, reg_blk|register_17|data_out[18], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux13~2\, reg_blk|read_mux_2|Mux13~2, mips_one_cycle, 1
instance = comp, \reg_blk|register_29|data_out[18]\, reg_blk|register_29|data_out[18], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux13~3\, reg_blk|read_mux_2|Mux13~3, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux13~6\, reg_blk|read_mux_2|Mux13~6, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux13~9\, reg_blk|read_mux_2|Mux13~9, mips_one_cycle, 1
instance = comp, \reg_blk|register_3|data_out[18]\, reg_blk|register_3|data_out[18], mips_one_cycle, 1
instance = comp, \reg_blk|register_1|data_out[18]\, reg_blk|register_1|data_out[18], mips_one_cycle, 1
instance = comp, \reg_blk|register_7|data_out[18]\, reg_blk|register_7|data_out[18], mips_one_cycle, 1
instance = comp, \reg_blk|register_6|data_out[18]\, reg_blk|register_6|data_out[18], mips_one_cycle, 1
instance = comp, \reg_blk|register_4|data_out[18]~feeder\, reg_blk|register_4|data_out[18]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_4|data_out[18]\, reg_blk|register_4|data_out[18], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux13~12\, reg_blk|read_mux_2|Mux13~12, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux13~13\, reg_blk|read_mux_2|Mux13~13, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux13~14\, reg_blk|read_mux_2|Mux13~14, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux13~15\, reg_blk|read_mux_2|Mux13~15, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux13~16\, reg_blk|read_mux_2|Mux13~16, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux13~19\, reg_blk|read_mux_2|Mux13~19, mips_one_cycle, 1
instance = comp, \reg_blk|register_10|data_out[19]\, reg_blk|register_10|data_out[19], mips_one_cycle, 1
instance = comp, \reg_blk|register_8|data_out[19]~feeder\, reg_blk|register_8|data_out[19]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_8|data_out[19]\, reg_blk|register_8|data_out[19], mips_one_cycle, 1
instance = comp, \reg_blk|register_9|data_out[19]\, reg_blk|register_9|data_out[19], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux12~0\, reg_blk|read_mux_2|Mux12~0, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux12~1\, reg_blk|read_mux_2|Mux12~1, mips_one_cycle, 1
instance = comp, \reg_blk|register_3|data_out[19]\, reg_blk|register_3|data_out[19], mips_one_cycle, 1
instance = comp, \reg_blk|register_2|data_out[19]\, reg_blk|register_2|data_out[19], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux12~15\, reg_blk|read_mux_2|Mux12~15, mips_one_cycle, 1
instance = comp, \reg_blk|register_25|data_out[19]\, reg_blk|register_25|data_out[19], mips_one_cycle, 1
instance = comp, \reg_blk|register_17|data_out[19]\, reg_blk|register_17|data_out[19], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux12~2\, reg_blk|read_mux_2|Mux12~2, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux12~3\, reg_blk|read_mux_2|Mux12~3, mips_one_cycle, 1
instance = comp, \reg_blk|register_31|data_out[19]\, reg_blk|register_31|data_out[19], mips_one_cycle, 1
instance = comp, \reg_blk|register_27|data_out[19]\, reg_blk|register_27|data_out[19], mips_one_cycle, 1
instance = comp, \reg_blk|register_19|data_out[19]~feeder\, reg_blk|register_19|data_out[19]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_19|data_out[19]\, reg_blk|register_19|data_out[19], mips_one_cycle, 1
instance = comp, \reg_blk|register_23|data_out[19]\, reg_blk|register_23|data_out[19], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux12~9\, reg_blk|read_mux_2|Mux12~9, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux12~10\, reg_blk|read_mux_2|Mux12~10, mips_one_cycle, 1
instance = comp, \reg_blk|register_30|data_out[19]\, reg_blk|register_30|data_out[19], mips_one_cycle, 1
instance = comp, \reg_blk|register_26|data_out[19]\, reg_blk|register_26|data_out[19], mips_one_cycle, 1
instance = comp, \reg_blk|register_18|data_out[19]\, reg_blk|register_18|data_out[19], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux12~4\, reg_blk|read_mux_2|Mux12~4, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux12~5\, reg_blk|read_mux_2|Mux12~5, mips_one_cycle, 1
instance = comp, \reg_blk|register_20|data_out[19]\, reg_blk|register_20|data_out[19], mips_one_cycle, 1
instance = comp, \reg_blk|register_16|data_out[19]\, reg_blk|register_16|data_out[19], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux12~6\, reg_blk|read_mux_2|Mux12~6, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux12~7\, reg_blk|read_mux_2|Mux12~7, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux12~8\, reg_blk|read_mux_2|Mux12~8, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux12~11\, reg_blk|read_mux_2|Mux12~11, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux12~16\, reg_blk|read_mux_2|Mux12~16, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux12~19\, reg_blk|read_mux_2|Mux12~19, mips_one_cycle, 1
instance = comp, \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a18\, data_cache|block_1|altsyncram_component|auto_generated|ram_block1a18, mips_one_cycle, 1
instance = comp, \regblk_data_in_mux|output[18]~18\, regblk_data_in_mux|output[18]~18, mips_one_cycle, 1
instance = comp, \reg_blk|register_11|data_out[18]~feeder\, reg_blk|register_11|data_out[18]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_11|data_out[18]\, reg_blk|register_11|data_out[18], mips_one_cycle, 1
instance = comp, \reg_blk|register_9|data_out[18]\, reg_blk|register_9|data_out[18], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux13~0\, reg_blk|read_mux_1|Mux13~0, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux13~1\, reg_blk|read_mux_1|Mux13~1, mips_one_cycle, 1
instance = comp, \reg_blk|register_15|data_out[18]\, reg_blk|register_15|data_out[18], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux13~17\, reg_blk|read_mux_1|Mux13~17, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux13~18\, reg_blk|read_mux_1|Mux13~18, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux13~12\, reg_blk|read_mux_1|Mux13~12, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux13~13\, reg_blk|read_mux_1|Mux13~13, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux13~14\, reg_blk|read_mux_1|Mux13~14, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux13~15\, reg_blk|read_mux_1|Mux13~15, mips_one_cycle, 1
instance = comp, \reg_blk|register_26|data_out[18]~feeder\, reg_blk|register_26|data_out[18]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_26|data_out[18]\, reg_blk|register_26|data_out[18], mips_one_cycle, 1
instance = comp, \reg_blk|register_18|data_out[18]\, reg_blk|register_18|data_out[18], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux13~4\, reg_blk|read_mux_1|Mux13~4, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux13~5\, reg_blk|read_mux_1|Mux13~5, mips_one_cycle, 1
instance = comp, \reg_blk|register_20|data_out[18]~feeder\, reg_blk|register_20|data_out[18]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_20|data_out[18]\, reg_blk|register_20|data_out[18], mips_one_cycle, 1
instance = comp, \reg_blk|register_16|data_out[18]\, reg_blk|register_16|data_out[18], mips_one_cycle, 1
instance = comp, \reg_blk|register_24|data_out[18]\, reg_blk|register_24|data_out[18], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux13~6\, reg_blk|read_mux_1|Mux13~6, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux13~7\, reg_blk|read_mux_1|Mux13~7, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux13~8\, reg_blk|read_mux_1|Mux13~8, mips_one_cycle, 1
instance = comp, \reg_blk|register_21|data_out[18]\, reg_blk|register_21|data_out[18], mips_one_cycle, 1
instance = comp, \reg_blk|register_25|data_out[18]\, reg_blk|register_25|data_out[18], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux13~2\, reg_blk|read_mux_1|Mux13~2, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux13~3\, reg_blk|read_mux_1|Mux13~3, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux13~11\, reg_blk|read_mux_1|Mux13~11, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux13~16\, reg_blk|read_mux_1|Mux13~16, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux13~19\, reg_blk|read_mux_1|Mux13~19, mips_one_cycle, 1
instance = comp, \alu_source_mux|output[18]~77\, alu_source_mux|output[18]~77, mips_one_cycle, 1
instance = comp, \reg_blk|register_11|data_out[16]\, reg_blk|register_11|data_out[16], mips_one_cycle, 1
instance = comp, \reg_blk|register_8|data_out[16]\, reg_blk|register_8|data_out[16], mips_one_cycle, 1
instance = comp, \reg_blk|register_9|data_out[16]\, reg_blk|register_9|data_out[16], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux15~0\, reg_blk|read_mux_1|Mux15~0, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux15~1\, reg_blk|read_mux_1|Mux15~1, mips_one_cycle, 1
instance = comp, \reg_blk|register_2|data_out[16]~feeder\, reg_blk|register_2|data_out[16]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_2|data_out[16]\, reg_blk|register_2|data_out[16], mips_one_cycle, 1
instance = comp, \reg_blk|register_1|data_out[16]~feeder\, reg_blk|register_1|data_out[16]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_1|data_out[16]\, reg_blk|register_1|data_out[16], mips_one_cycle, 1
instance = comp, \reg_blk|register_7|data_out[16]~feeder\, reg_blk|register_7|data_out[16]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_7|data_out[16]\, reg_blk|register_7|data_out[16], mips_one_cycle, 1
instance = comp, \reg_blk|register_5|data_out[16]\, reg_blk|register_5|data_out[16], mips_one_cycle, 1
instance = comp, \reg_blk|register_4|data_out[16]\, reg_blk|register_4|data_out[16], mips_one_cycle, 1
instance = comp, \reg_blk|register_6|data_out[16]\, reg_blk|register_6|data_out[16], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux15~12\, reg_blk|read_mux_1|Mux15~12, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux15~13\, reg_blk|read_mux_1|Mux15~13, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux15~14\, reg_blk|read_mux_1|Mux15~14, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux15~15\, reg_blk|read_mux_1|Mux15~15, mips_one_cycle, 1
instance = comp, \reg_blk|register_31|data_out[16]\, reg_blk|register_31|data_out[16], mips_one_cycle, 1
instance = comp, \reg_blk|register_19|data_out[16]\, reg_blk|register_19|data_out[16], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux15~9\, reg_blk|read_mux_1|Mux15~9, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux15~10\, reg_blk|read_mux_1|Mux15~10, mips_one_cycle, 1
instance = comp, \reg_blk|register_20|data_out[16]\, reg_blk|register_20|data_out[16], mips_one_cycle, 1
instance = comp, \reg_blk|register_24|data_out[16]\, reg_blk|register_24|data_out[16], mips_one_cycle, 1
instance = comp, \reg_blk|register_16|data_out[16]\, reg_blk|register_16|data_out[16], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux15~6\, reg_blk|read_mux_1|Mux15~6, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux15~7\, reg_blk|read_mux_1|Mux15~7, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux15~8\, reg_blk|read_mux_1|Mux15~8, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux15~11\, reg_blk|read_mux_1|Mux15~11, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux15~16\, reg_blk|read_mux_1|Mux15~16, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux15~19\, reg_blk|read_mux_1|Mux15~19, mips_one_cycle, 1
instance = comp, \alu|func_mux_unit|Mux15~2\, alu|func_mux_unit|Mux15~2, mips_one_cycle, 1
instance = comp, \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a16\, data_cache|block_1|altsyncram_component|auto_generated|ram_block1a16, mips_one_cycle, 1
instance = comp, \regblk_data_in_mux|output[16]~16\, regblk_data_in_mux|output[16]~16, mips_one_cycle, 1
instance = comp, \reg_blk|register_22|data_out[16]\, reg_blk|register_22|data_out[16], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux15~0\, reg_blk|read_mux_2|Mux15~0, mips_one_cycle, 1
instance = comp, \reg_blk|register_30|data_out[16]~feeder\, reg_blk|register_30|data_out[16]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_30|data_out[16]\, reg_blk|register_30|data_out[16], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux15~1\, reg_blk|read_mux_2|Mux15~1, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux15~4\, reg_blk|read_mux_2|Mux15~4, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux15~5\, reg_blk|read_mux_2|Mux15~5, mips_one_cycle, 1
instance = comp, \reg_blk|register_21|data_out[16]\, reg_blk|register_21|data_out[16], mips_one_cycle, 1
instance = comp, \reg_blk|register_29|data_out[16]\, reg_blk|register_29|data_out[16], mips_one_cycle, 1
instance = comp, \reg_blk|register_25|data_out[16]\, reg_blk|register_25|data_out[16], mips_one_cycle, 1
instance = comp, \reg_blk|register_17|data_out[16]\, reg_blk|register_17|data_out[16], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux15~2\, reg_blk|read_mux_2|Mux15~2, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux15~3\, reg_blk|read_mux_2|Mux15~3, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux15~6\, reg_blk|read_mux_2|Mux15~6, mips_one_cycle, 1
instance = comp, \reg_blk|register_27|data_out[16]\, reg_blk|register_27|data_out[16], mips_one_cycle, 1
instance = comp, \reg_blk|register_23|data_out[16]\, reg_blk|register_23|data_out[16], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux15~7\, reg_blk|read_mux_2|Mux15~7, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux15~8\, reg_blk|read_mux_2|Mux15~8, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux15~9\, reg_blk|read_mux_2|Mux15~9, mips_one_cycle, 1
instance = comp, \reg_blk|register_14|data_out[16]\, reg_blk|register_14|data_out[16], mips_one_cycle, 1
instance = comp, \reg_blk|register_15|data_out[16]\, reg_blk|register_15|data_out[16], mips_one_cycle, 1
instance = comp, \reg_blk|register_13|data_out[16]~feeder\, reg_blk|register_13|data_out[16]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_13|data_out[16]\, reg_blk|register_13|data_out[16], mips_one_cycle, 1
instance = comp, \reg_blk|register_12|data_out[16]\, reg_blk|register_12|data_out[16], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux15~17\, reg_blk|read_mux_2|Mux15~17, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux15~18\, reg_blk|read_mux_2|Mux15~18, mips_one_cycle, 1
instance = comp, \reg_blk|register_3|data_out[16]\, reg_blk|register_3|data_out[16], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux15~12\, reg_blk|read_mux_2|Mux15~12, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux15~13\, reg_blk|read_mux_2|Mux15~13, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux15~14\, reg_blk|read_mux_2|Mux15~14, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux15~15\, reg_blk|read_mux_2|Mux15~15, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux15~16\, reg_blk|read_mux_2|Mux15~16, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux15~19\, reg_blk|read_mux_2|Mux15~19, mips_one_cycle, 1
instance = comp, \alu_source_mux|output[16]~79\, alu_source_mux|output[16]~79, mips_one_cycle, 1
instance = comp, \alu_source_mux|output[14]~81\, alu_source_mux|output[14]~81, mips_one_cycle, 1
instance = comp, \alu_source_mux|output[12]~83\, alu_source_mux|output[12]~83, mips_one_cycle, 1
instance = comp, \reg_blk|register_10|data_out[12]\, reg_blk|register_10|data_out[12], mips_one_cycle, 1
instance = comp, \reg_blk|register_11|data_out[12]\, reg_blk|register_11|data_out[12], mips_one_cycle, 1
instance = comp, \reg_blk|register_9|data_out[12]~feeder\, reg_blk|register_9|data_out[12]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_9|data_out[12]\, reg_blk|register_9|data_out[12], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux19~0\, reg_blk|read_mux_1|Mux19~0, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux19~1\, reg_blk|read_mux_1|Mux19~1, mips_one_cycle, 1
instance = comp, \reg_blk|register_13|data_out[12]~feeder\, reg_blk|register_13|data_out[12]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_13|data_out[12]\, reg_blk|register_13|data_out[12], mips_one_cycle, 1
instance = comp, \reg_blk|register_12|data_out[12]~feeder\, reg_blk|register_12|data_out[12]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_12|data_out[12]\, reg_blk|register_12|data_out[12], mips_one_cycle, 1
instance = comp, \reg_blk|register_14|data_out[12]\, reg_blk|register_14|data_out[12], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux19~17\, reg_blk|read_mux_1|Mux19~17, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux19~18\, reg_blk|read_mux_1|Mux19~18, mips_one_cycle, 1
instance = comp, \reg_blk|register_3|data_out[12]~feeder\, reg_blk|register_3|data_out[12]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_3|data_out[12]\, reg_blk|register_3|data_out[12], mips_one_cycle, 1
instance = comp, \reg_blk|register_1|data_out[12]\, reg_blk|register_1|data_out[12], mips_one_cycle, 1
instance = comp, \reg_blk|register_5|data_out[12]\, reg_blk|register_5|data_out[12], mips_one_cycle, 1
instance = comp, \reg_blk|register_4|data_out[12]~feeder\, reg_blk|register_4|data_out[12]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_4|data_out[12]\, reg_blk|register_4|data_out[12], mips_one_cycle, 1
instance = comp, \reg_blk|register_6|data_out[12]\, reg_blk|register_6|data_out[12], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux19~12\, reg_blk|read_mux_1|Mux19~12, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux19~13\, reg_blk|read_mux_1|Mux19~13, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux19~14\, reg_blk|read_mux_1|Mux19~14, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux19~15\, reg_blk|read_mux_1|Mux19~15, mips_one_cycle, 1
instance = comp, \reg_blk|register_27|data_out[12]~feeder\, reg_blk|register_27|data_out[12]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_27|data_out[12]\, reg_blk|register_27|data_out[12], mips_one_cycle, 1
instance = comp, \reg_blk|register_23|data_out[12]~feeder\, reg_blk|register_23|data_out[12]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_23|data_out[12]\, reg_blk|register_23|data_out[12], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux19~9\, reg_blk|read_mux_1|Mux19~9, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux19~10\, reg_blk|read_mux_1|Mux19~10, mips_one_cycle, 1
instance = comp, \reg_blk|register_28|data_out[12]~feeder\, reg_blk|register_28|data_out[12]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_28|data_out[12]\, reg_blk|register_28|data_out[12], mips_one_cycle, 1
instance = comp, \reg_blk|register_20|data_out[12]\, reg_blk|register_20|data_out[12], mips_one_cycle, 1
instance = comp, \reg_blk|register_16|data_out[12]\, reg_blk|register_16|data_out[12], mips_one_cycle, 1
instance = comp, \reg_blk|register_24|data_out[12]\, reg_blk|register_24|data_out[12], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux19~6\, reg_blk|read_mux_1|Mux19~6, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux19~7\, reg_blk|read_mux_1|Mux19~7, mips_one_cycle, 1
instance = comp, \reg_blk|register_26|data_out[12]\, reg_blk|register_26|data_out[12], mips_one_cycle, 1
instance = comp, \reg_blk|register_30|data_out[12]\, reg_blk|register_30|data_out[12], mips_one_cycle, 1
instance = comp, \reg_blk|register_22|data_out[12]~feeder\, reg_blk|register_22|data_out[12]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_22|data_out[12]\, reg_blk|register_22|data_out[12], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux19~4\, reg_blk|read_mux_1|Mux19~4, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux19~5\, reg_blk|read_mux_1|Mux19~5, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux19~8\, reg_blk|read_mux_1|Mux19~8, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux19~11\, reg_blk|read_mux_1|Mux19~11, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux19~16\, reg_blk|read_mux_1|Mux19~16, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux19~19\, reg_blk|read_mux_1|Mux19~19, mips_one_cycle, 1
instance = comp, \alu|func_mux_unit|Mux19~3\, alu|func_mux_unit|Mux19~3, mips_one_cycle, 1
instance = comp, \alu|addsub_unit|addder|bit_11|or_1|output~0\, alu|addsub_unit|addder|bit_11|or_1|output~0, mips_one_cycle, 1
instance = comp, \alu|func_mux_unit|Mux19~4\, alu|func_mux_unit|Mux19~4, mips_one_cycle, 1
instance = comp, \alu|func_mux_unit|Mux19~2\, alu|func_mux_unit|Mux19~2, mips_one_cycle, 1
instance = comp, \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a12\, data_cache|block_1|altsyncram_component|auto_generated|ram_block1a12, mips_one_cycle, 1
instance = comp, \regblk_data_in_mux|output[12]~12\, regblk_data_in_mux|output[12]~12, mips_one_cycle, 1
instance = comp, \reg_blk|register_15|data_out[12]\, reg_blk|register_15|data_out[12], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux19~17\, reg_blk|read_mux_2|Mux19~17, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux19~18\, reg_blk|read_mux_2|Mux19~18, mips_one_cycle, 1
instance = comp, \reg_blk|register_8|data_out[12]~feeder\, reg_blk|register_8|data_out[12]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_8|data_out[12]\, reg_blk|register_8|data_out[12], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux19~10\, reg_blk|read_mux_2|Mux19~10, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux19~11\, reg_blk|read_mux_2|Mux19~11, mips_one_cycle, 1
instance = comp, \reg_blk|register_7|data_out[12]\, reg_blk|register_7|data_out[12], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux19~12\, reg_blk|read_mux_2|Mux19~12, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux19~13\, reg_blk|read_mux_2|Mux19~13, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux19~14\, reg_blk|read_mux_2|Mux19~14, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux19~15\, reg_blk|read_mux_2|Mux19~15, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux19~16\, reg_blk|read_mux_2|Mux19~16, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux19~19\, reg_blk|read_mux_2|Mux19~19, mips_one_cycle, 1
instance = comp, \regblk_data_in_mux|output[13]~13\, regblk_data_in_mux|output[13]~13, mips_one_cycle, 1
instance = comp, \reg_blk|register_15|data_out[13]~feeder\, reg_blk|register_15|data_out[13]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_15|data_out[13]\, reg_blk|register_15|data_out[13], mips_one_cycle, 1
instance = comp, \reg_blk|register_14|data_out[13]\, reg_blk|register_14|data_out[13], mips_one_cycle, 1
instance = comp, \reg_blk|register_12|data_out[13]\, reg_blk|register_12|data_out[13], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux18~17\, reg_blk|read_mux_2|Mux18~17, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux18~18\, reg_blk|read_mux_2|Mux18~18, mips_one_cycle, 1
instance = comp, \reg_blk|register_11|data_out[13]~feeder\, reg_blk|register_11|data_out[13]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_11|data_out[13]\, reg_blk|register_11|data_out[13], mips_one_cycle, 1
instance = comp, \reg_blk|register_9|data_out[13]~feeder\, reg_blk|register_9|data_out[13]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_9|data_out[13]\, reg_blk|register_9|data_out[13], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux18~0\, reg_blk|read_mux_2|Mux18~0, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux18~1\, reg_blk|read_mux_2|Mux18~1, mips_one_cycle, 1
instance = comp, \reg_blk|register_29|data_out[13]\, reg_blk|register_29|data_out[13], mips_one_cycle, 1
instance = comp, \reg_blk|register_21|data_out[13]\, reg_blk|register_21|data_out[13], mips_one_cycle, 1
instance = comp, \reg_blk|register_25|data_out[13]\, reg_blk|register_25|data_out[13], mips_one_cycle, 1
instance = comp, \reg_blk|register_17|data_out[13]\, reg_blk|register_17|data_out[13], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux18~2\, reg_blk|read_mux_2|Mux18~2, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux18~3\, reg_blk|read_mux_2|Mux18~3, mips_one_cycle, 1
instance = comp, \reg_blk|register_31|data_out[13]~feeder\, reg_blk|register_31|data_out[13]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_31|data_out[13]\, reg_blk|register_31|data_out[13], mips_one_cycle, 1
instance = comp, \reg_blk|register_27|data_out[13]\, reg_blk|register_27|data_out[13], mips_one_cycle, 1
instance = comp, \reg_blk|register_23|data_out[13]~feeder\, reg_blk|register_23|data_out[13]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_23|data_out[13]\, reg_blk|register_23|data_out[13], mips_one_cycle, 1
instance = comp, \reg_blk|register_19|data_out[13]\, reg_blk|register_19|data_out[13], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux18~9\, reg_blk|read_mux_2|Mux18~9, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux18~10\, reg_blk|read_mux_2|Mux18~10, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux18~11\, reg_blk|read_mux_2|Mux18~11, mips_one_cycle, 1
instance = comp, \reg_blk|register_3|data_out[13]~feeder\, reg_blk|register_3|data_out[13]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_3|data_out[13]\, reg_blk|register_3|data_out[13], mips_one_cycle, 1
instance = comp, \reg_blk|register_1|data_out[13]\, reg_blk|register_1|data_out[13], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux18~14\, reg_blk|read_mux_2|Mux18~14, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux18~15\, reg_blk|read_mux_2|Mux18~15, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux18~16\, reg_blk|read_mux_2|Mux18~16, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux18~19\, reg_blk|read_mux_2|Mux18~19, mips_one_cycle, 1
instance = comp, \alu_source_mux|output[13]~82\, alu_source_mux|output[13]~82, mips_one_cycle, 1
instance = comp, \reg_blk|register_28|data_out[13]~feeder\, reg_blk|register_28|data_out[13]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_28|data_out[13]\, reg_blk|register_28|data_out[13], mips_one_cycle, 1
instance = comp, \reg_blk|register_20|data_out[13]~feeder\, reg_blk|register_20|data_out[13]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_20|data_out[13]\, reg_blk|register_20|data_out[13], mips_one_cycle, 1
instance = comp, \reg_blk|register_16|data_out[13]\, reg_blk|register_16|data_out[13], mips_one_cycle, 1
instance = comp, \reg_blk|register_24|data_out[13]\, reg_blk|register_24|data_out[13], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux18~4\, reg_blk|read_mux_1|Mux18~4, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux18~5\, reg_blk|read_mux_1|Mux18~5, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux18~2\, reg_blk|read_mux_1|Mux18~2, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux18~3\, reg_blk|read_mux_1|Mux18~3, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux18~6\, reg_blk|read_mux_1|Mux18~6, mips_one_cycle, 1
instance = comp, \reg_blk|register_30|data_out[13]~feeder\, reg_blk|register_30|data_out[13]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_30|data_out[13]\, reg_blk|register_30|data_out[13], mips_one_cycle, 1
instance = comp, \reg_blk|register_22|data_out[13]\, reg_blk|register_22|data_out[13], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux18~0\, reg_blk|read_mux_1|Mux18~0, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux18~1\, reg_blk|read_mux_1|Mux18~1, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux18~9\, reg_blk|read_mux_1|Mux18~9, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux18~18\, reg_blk|read_mux_1|Mux18~18, mips_one_cycle, 1
instance = comp, \reg_blk|register_10|data_out[13]~feeder\, reg_blk|register_10|data_out[13]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_10|data_out[13]\, reg_blk|register_10|data_out[13], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux18~10\, reg_blk|read_mux_1|Mux18~10, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux18~11\, reg_blk|read_mux_1|Mux18~11, mips_one_cycle, 1
instance = comp, \reg_blk|register_6|data_out[13]\, reg_blk|register_6|data_out[13], mips_one_cycle, 1
instance = comp, \reg_blk|register_7|data_out[13]\, reg_blk|register_7|data_out[13], mips_one_cycle, 1
instance = comp, \reg_blk|register_4|data_out[13]\, reg_blk|register_4|data_out[13], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux18~12\, reg_blk|read_mux_1|Mux18~12, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux18~13\, reg_blk|read_mux_1|Mux18~13, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux18~14\, reg_blk|read_mux_1|Mux18~14, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux18~15\, reg_blk|read_mux_1|Mux18~15, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux18~16\, reg_blk|read_mux_1|Mux18~16, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux18~19\, reg_blk|read_mux_1|Mux18~19, mips_one_cycle, 1
instance = comp, \alu|addsub_unit|addder|bit_12|or_1|output~0\, alu|addsub_unit|addder|bit_12|or_1|output~0, mips_one_cycle, 1
instance = comp, \alu|addsub_unit|addder|bit_13|or_1|output~0\, alu|addsub_unit|addder|bit_13|or_1|output~0, mips_one_cycle, 1
instance = comp, \reg_blk|register_13|data_out[14]~feeder\, reg_blk|register_13|data_out[14]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_13|data_out[14]\, reg_blk|register_13|data_out[14], mips_one_cycle, 1
instance = comp, \reg_blk|register_12|data_out[14]\, reg_blk|register_12|data_out[14], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux17~17\, reg_blk|read_mux_1|Mux17~17, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux17~18\, reg_blk|read_mux_1|Mux17~18, mips_one_cycle, 1
instance = comp, \reg_blk|register_3|data_out[14]~feeder\, reg_blk|register_3|data_out[14]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_3|data_out[14]\, reg_blk|register_3|data_out[14], mips_one_cycle, 1
instance = comp, \reg_blk|register_1|data_out[14]\, reg_blk|register_1|data_out[14], mips_one_cycle, 1
instance = comp, \reg_blk|register_5|data_out[14]~feeder\, reg_blk|register_5|data_out[14]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_5|data_out[14]\, reg_blk|register_5|data_out[14], mips_one_cycle, 1
instance = comp, \reg_blk|register_7|data_out[14]\, reg_blk|register_7|data_out[14], mips_one_cycle, 1
instance = comp, \reg_blk|register_4|data_out[14]\, reg_blk|register_4|data_out[14], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux17~12\, reg_blk|read_mux_1|Mux17~12, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux17~13\, reg_blk|read_mux_1|Mux17~13, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux17~14\, reg_blk|read_mux_1|Mux17~14, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux17~15\, reg_blk|read_mux_1|Mux17~15, mips_one_cycle, 1
instance = comp, \reg_blk|register_16|data_out[14]\, reg_blk|register_16|data_out[14], mips_one_cycle, 1
instance = comp, \reg_blk|register_24|data_out[14]\, reg_blk|register_24|data_out[14], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux17~6\, reg_blk|read_mux_1|Mux17~6, mips_one_cycle, 1
instance = comp, \reg_blk|register_28|data_out[14]\, reg_blk|register_28|data_out[14], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux17~7\, reg_blk|read_mux_1|Mux17~7, mips_one_cycle, 1
instance = comp, \reg_blk|register_30|data_out[14]~feeder\, reg_blk|register_30|data_out[14]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_30|data_out[14]\, reg_blk|register_30|data_out[14], mips_one_cycle, 1
instance = comp, \reg_blk|register_18|data_out[14]~feeder\, reg_blk|register_18|data_out[14]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_18|data_out[14]\, reg_blk|register_18|data_out[14], mips_one_cycle, 1
instance = comp, \reg_blk|register_22|data_out[14]\, reg_blk|register_22|data_out[14], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux17~4\, reg_blk|read_mux_1|Mux17~4, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux17~5\, reg_blk|read_mux_1|Mux17~5, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux17~8\, reg_blk|read_mux_1|Mux17~8, mips_one_cycle, 1
instance = comp, \reg_blk|register_31|data_out[14]\, reg_blk|register_31|data_out[14], mips_one_cycle, 1
instance = comp, \reg_blk|register_23|data_out[14]\, reg_blk|register_23|data_out[14], mips_one_cycle, 1
instance = comp, \reg_blk|register_19|data_out[14]~feeder\, reg_blk|register_19|data_out[14]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_19|data_out[14]\, reg_blk|register_19|data_out[14], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux17~9\, reg_blk|read_mux_1|Mux17~9, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux17~10\, reg_blk|read_mux_1|Mux17~10, mips_one_cycle, 1
instance = comp, \reg_blk|register_29|data_out[14]\, reg_blk|register_29|data_out[14], mips_one_cycle, 1
instance = comp, \reg_blk|register_25|data_out[14]\, reg_blk|register_25|data_out[14], mips_one_cycle, 1
instance = comp, \reg_blk|register_17|data_out[14]\, reg_blk|register_17|data_out[14], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux17~2\, reg_blk|read_mux_1|Mux17~2, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux17~3\, reg_blk|read_mux_1|Mux17~3, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux17~11\, reg_blk|read_mux_1|Mux17~11, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux17~16\, reg_blk|read_mux_1|Mux17~16, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux17~19\, reg_blk|read_mux_1|Mux17~19, mips_one_cycle, 1
instance = comp, \alu|func_mux_unit|Mux17~3\, alu|func_mux_unit|Mux17~3, mips_one_cycle, 1
instance = comp, \alu|func_mux_unit|Mux17~4\, alu|func_mux_unit|Mux17~4, mips_one_cycle, 1
instance = comp, \alu|func_mux_unit|Mux17~2\, alu|func_mux_unit|Mux17~2, mips_one_cycle, 1
instance = comp, \reg_blk|register_15|data_out[15]~feeder\, reg_blk|register_15|data_out[15]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_15|data_out[15]\, reg_blk|register_15|data_out[15], mips_one_cycle, 1
instance = comp, \reg_blk|register_13|data_out[15]~feeder\, reg_blk|register_13|data_out[15]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_13|data_out[15]\, reg_blk|register_13|data_out[15], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux16~17\, reg_blk|read_mux_2|Mux16~17, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux16~18\, reg_blk|read_mux_2|Mux16~18, mips_one_cycle, 1
instance = comp, \reg_blk|register_2|data_out[15]\, reg_blk|register_2|data_out[15], mips_one_cycle, 1
instance = comp, \reg_blk|register_1|data_out[15]\, reg_blk|register_1|data_out[15], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux16~14\, reg_blk|read_mux_2|Mux16~14, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux16~15\, reg_blk|read_mux_2|Mux16~15, mips_one_cycle, 1
instance = comp, \reg_blk|register_29|data_out[15]\, reg_blk|register_29|data_out[15], mips_one_cycle, 1
instance = comp, \reg_blk|register_25|data_out[15]\, reg_blk|register_25|data_out[15], mips_one_cycle, 1
instance = comp, \reg_blk|register_17|data_out[15]\, reg_blk|register_17|data_out[15], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux16~2\, reg_blk|read_mux_2|Mux16~2, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux16~3\, reg_blk|read_mux_2|Mux16~3, mips_one_cycle, 1
instance = comp, \reg_blk|register_30|data_out[15]\, reg_blk|register_30|data_out[15], mips_one_cycle, 1
instance = comp, \reg_blk|register_18|data_out[15]\, reg_blk|register_18|data_out[15], mips_one_cycle, 1
instance = comp, \reg_blk|register_22|data_out[15]\, reg_blk|register_22|data_out[15], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux16~4\, reg_blk|read_mux_2|Mux16~4, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux16~5\, reg_blk|read_mux_2|Mux16~5, mips_one_cycle, 1
instance = comp, \reg_blk|register_20|data_out[15]\, reg_blk|register_20|data_out[15], mips_one_cycle, 1
instance = comp, \reg_blk|register_28|data_out[15]\, reg_blk|register_28|data_out[15], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux16~7\, reg_blk|read_mux_2|Mux16~7, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux16~8\, reg_blk|read_mux_2|Mux16~8, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux16~11\, reg_blk|read_mux_2|Mux16~11, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux16~16\, reg_blk|read_mux_2|Mux16~16, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux16~19\, reg_blk|read_mux_2|Mux16~19, mips_one_cycle, 1
instance = comp, \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a14\, data_cache|block_1|altsyncram_component|auto_generated|ram_block1a14, mips_one_cycle, 1
instance = comp, \regblk_data_in_mux|output[14]~14\, regblk_data_in_mux|output[14]~14, mips_one_cycle, 1
instance = comp, \reg_blk|register_15|data_out[14]~feeder\, reg_blk|register_15|data_out[14]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_15|data_out[14]\, reg_blk|register_15|data_out[14], mips_one_cycle, 1
instance = comp, \reg_blk|register_14|data_out[14]\, reg_blk|register_14|data_out[14], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux17~18\, reg_blk|read_mux_2|Mux17~18, mips_one_cycle, 1
instance = comp, \reg_blk|register_11|data_out[14]\, reg_blk|register_11|data_out[14], mips_one_cycle, 1
instance = comp, \reg_blk|register_9|data_out[14]\, reg_blk|register_9|data_out[14], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux17~11\, reg_blk|read_mux_2|Mux17~11, mips_one_cycle, 1
instance = comp, \reg_blk|register_2|data_out[14]\, reg_blk|register_2|data_out[14], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux17~14\, reg_blk|read_mux_2|Mux17~14, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux17~15\, reg_blk|read_mux_2|Mux17~15, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux17~16\, reg_blk|read_mux_2|Mux17~16, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux17~4\, reg_blk|read_mux_2|Mux17~4, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux17~5\, reg_blk|read_mux_2|Mux17~5, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux17~6\, reg_blk|read_mux_2|Mux17~6, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux17~7\, reg_blk|read_mux_2|Mux17~7, mips_one_cycle, 1
instance = comp, \reg_blk|register_27|data_out[14]~feeder\, reg_blk|register_27|data_out[14]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_27|data_out[14]\, reg_blk|register_27|data_out[14], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux17~8\, reg_blk|read_mux_2|Mux17~8, mips_one_cycle, 1
instance = comp, \reg_blk|register_26|data_out[14]~feeder\, reg_blk|register_26|data_out[14]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_26|data_out[14]\, reg_blk|register_26|data_out[14], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux17~0\, reg_blk|read_mux_2|Mux17~0, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux17~1\, reg_blk|read_mux_2|Mux17~1, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux17~9\, reg_blk|read_mux_2|Mux17~9, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux17~19\, reg_blk|read_mux_2|Mux17~19, mips_one_cycle, 1
instance = comp, \regblk_data_in_mux|output[15]~15\, regblk_data_in_mux|output[15]~15, mips_one_cycle, 1
instance = comp, \reg_blk|register_14|data_out[15]~feeder\, reg_blk|register_14|data_out[15]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_14|data_out[15]\, reg_blk|register_14|data_out[15], mips_one_cycle, 1
instance = comp, \reg_blk|register_12|data_out[15]~feeder\, reg_blk|register_12|data_out[15]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_12|data_out[15]\, reg_blk|register_12|data_out[15], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux16~17\, reg_blk|read_mux_1|Mux16~17, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux16~18\, reg_blk|read_mux_1|Mux16~18, mips_one_cycle, 1
instance = comp, \reg_blk|register_9|data_out[15]\, reg_blk|register_9|data_out[15], mips_one_cycle, 1
instance = comp, \reg_blk|register_8|data_out[15]\, reg_blk|register_8|data_out[15], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux16~10\, reg_blk|read_mux_1|Mux16~10, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux16~11\, reg_blk|read_mux_1|Mux16~11, mips_one_cycle, 1
instance = comp, \reg_blk|register_3|data_out[15]\, reg_blk|register_3|data_out[15], mips_one_cycle, 1
instance = comp, \reg_blk|register_6|data_out[15]~feeder\, reg_blk|register_6|data_out[15]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_6|data_out[15]\, reg_blk|register_6|data_out[15], mips_one_cycle, 1
instance = comp, \reg_blk|register_5|data_out[15]\, reg_blk|register_5|data_out[15], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux16~12\, reg_blk|read_mux_1|Mux16~12, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux16~13\, reg_blk|read_mux_1|Mux16~13, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux16~14\, reg_blk|read_mux_1|Mux16~14, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux16~15\, reg_blk|read_mux_1|Mux16~15, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux16~16\, reg_blk|read_mux_1|Mux16~16, mips_one_cycle, 1
instance = comp, \reg_blk|register_31|data_out[15]~feeder\, reg_blk|register_31|data_out[15]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_31|data_out[15]\, reg_blk|register_31|data_out[15], mips_one_cycle, 1
instance = comp, \reg_blk|register_19|data_out[15]~feeder\, reg_blk|register_19|data_out[15]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_19|data_out[15]\, reg_blk|register_19|data_out[15], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux16~7\, reg_blk|read_mux_1|Mux16~7, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux16~8\, reg_blk|read_mux_1|Mux16~8, mips_one_cycle, 1
instance = comp, \reg_blk|register_26|data_out[15]~feeder\, reg_blk|register_26|data_out[15]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_26|data_out[15]\, reg_blk|register_26|data_out[15], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux16~0\, reg_blk|read_mux_1|Mux16~0, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux16~1\, reg_blk|read_mux_1|Mux16~1, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux16~2\, reg_blk|read_mux_1|Mux16~2, mips_one_cycle, 1
instance = comp, \reg_blk|register_21|data_out[15]\, reg_blk|register_21|data_out[15], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux16~3\, reg_blk|read_mux_1|Mux16~3, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux16~6\, reg_blk|read_mux_1|Mux16~6, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux16~9\, reg_blk|read_mux_1|Mux16~9, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux16~19\, reg_blk|read_mux_1|Mux16~19, mips_one_cycle, 1
instance = comp, \alu_source_mux|output[15]~80\, alu_source_mux|output[15]~80, mips_one_cycle, 1
instance = comp, \alu|addsub_unit|addder|bit_14|or_1|output~0\, alu|addsub_unit|addder|bit_14|or_1|output~0, mips_one_cycle, 1
instance = comp, \alu|addsub_unit|addder|bit_15|or_1|output~0\, alu|addsub_unit|addder|bit_15|or_1|output~0, mips_one_cycle, 1
instance = comp, \alu|addsub_unit|addder|bit_16|or_1|output~0\, alu|addsub_unit|addder|bit_16|or_1|output~0, mips_one_cycle, 1
instance = comp, \alu|func_mux_unit|Mux14~3\, alu|func_mux_unit|Mux14~3, mips_one_cycle, 1
instance = comp, \alu|func_mux_unit|Mux14~4\, alu|func_mux_unit|Mux14~4, mips_one_cycle, 1
instance = comp, \alu|func_mux_unit|Mux14~2\, alu|func_mux_unit|Mux14~2, mips_one_cycle, 1
instance = comp, \regblk_data_in_mux|output[17]~17\, regblk_data_in_mux|output[17]~17, mips_one_cycle, 1
instance = comp, \reg_blk|register_13|data_out[17]~feeder\, reg_blk|register_13|data_out[17]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_13|data_out[17]\, reg_blk|register_13|data_out[17], mips_one_cycle, 1
instance = comp, \reg_blk|register_15|data_out[17]\, reg_blk|register_15|data_out[17], mips_one_cycle, 1
instance = comp, \reg_blk|register_12|data_out[17]\, reg_blk|register_12|data_out[17], mips_one_cycle, 1
instance = comp, \reg_blk|register_14|data_out[17]\, reg_blk|register_14|data_out[17], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux14~17\, reg_blk|read_mux_2|Mux14~17, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux14~18\, reg_blk|read_mux_2|Mux14~18, mips_one_cycle, 1
instance = comp, \reg_blk|register_2|data_out[17]\, reg_blk|register_2|data_out[17], mips_one_cycle, 1
instance = comp, \reg_blk|register_1|data_out[17]\, reg_blk|register_1|data_out[17], mips_one_cycle, 1
instance = comp, \reg_blk|register_5|data_out[17]\, reg_blk|register_5|data_out[17], mips_one_cycle, 1
instance = comp, \reg_blk|register_7|data_out[17]\, reg_blk|register_7|data_out[17], mips_one_cycle, 1
instance = comp, \reg_blk|register_4|data_out[17]\, reg_blk|register_4|data_out[17], mips_one_cycle, 1
instance = comp, \reg_blk|register_6|data_out[17]\, reg_blk|register_6|data_out[17], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux14~12\, reg_blk|read_mux_2|Mux14~12, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux14~13\, reg_blk|read_mux_2|Mux14~13, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux14~14\, reg_blk|read_mux_2|Mux14~14, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux14~15\, reg_blk|read_mux_2|Mux14~15, mips_one_cycle, 1
instance = comp, \reg_blk|register_27|data_out[17]\, reg_blk|register_27|data_out[17], mips_one_cycle, 1
instance = comp, \reg_blk|register_19|data_out[17]\, reg_blk|register_19|data_out[17], mips_one_cycle, 1
instance = comp, \reg_blk|register_23|data_out[17]~feeder\, reg_blk|register_23|data_out[17]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_23|data_out[17]\, reg_blk|register_23|data_out[17], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux14~9\, reg_blk|read_mux_2|Mux14~9, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux14~10\, reg_blk|read_mux_2|Mux14~10, mips_one_cycle, 1
instance = comp, \reg_blk|register_28|data_out[17]\, reg_blk|register_28|data_out[17], mips_one_cycle, 1
instance = comp, \reg_blk|register_20|data_out[17]\, reg_blk|register_20|data_out[17], mips_one_cycle, 1
instance = comp, \reg_blk|register_24|data_out[17]\, reg_blk|register_24|data_out[17], mips_one_cycle, 1
instance = comp, \reg_blk|register_16|data_out[17]\, reg_blk|register_16|data_out[17], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux14~6\, reg_blk|read_mux_2|Mux14~6, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux14~7\, reg_blk|read_mux_2|Mux14~7, mips_one_cycle, 1
instance = comp, \reg_blk|register_30|data_out[17]\, reg_blk|register_30|data_out[17], mips_one_cycle, 1
instance = comp, \reg_blk|register_22|data_out[17]\, reg_blk|register_22|data_out[17], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux14~4\, reg_blk|read_mux_2|Mux14~4, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux14~5\, reg_blk|read_mux_2|Mux14~5, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux14~8\, reg_blk|read_mux_2|Mux14~8, mips_one_cycle, 1
instance = comp, \reg_blk|register_29|data_out[17]~feeder\, reg_blk|register_29|data_out[17]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_29|data_out[17]\, reg_blk|register_29|data_out[17], mips_one_cycle, 1
instance = comp, \reg_blk|register_25|data_out[17]\, reg_blk|register_25|data_out[17], mips_one_cycle, 1
instance = comp, \reg_blk|register_17|data_out[17]\, reg_blk|register_17|data_out[17], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux14~2\, reg_blk|read_mux_2|Mux14~2, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux14~3\, reg_blk|read_mux_2|Mux14~3, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux14~11\, reg_blk|read_mux_2|Mux14~11, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux14~16\, reg_blk|read_mux_2|Mux14~16, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux14~19\, reg_blk|read_mux_2|Mux14~19, mips_one_cycle, 1
instance = comp, \alu_source_mux|output[17]~78\, alu_source_mux|output[17]~78, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux14~17\, reg_blk|read_mux_1|Mux14~17, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux14~18\, reg_blk|read_mux_1|Mux14~18, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux14~12\, reg_blk|read_mux_1|Mux14~12, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux14~13\, reg_blk|read_mux_1|Mux14~13, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux14~14\, reg_blk|read_mux_1|Mux14~14, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux14~15\, reg_blk|read_mux_1|Mux14~15, mips_one_cycle, 1
instance = comp, \reg_blk|register_9|data_out[17]\, reg_blk|register_9|data_out[17], mips_one_cycle, 1
instance = comp, \reg_blk|register_11|data_out[17]~feeder\, reg_blk|register_11|data_out[17]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_11|data_out[17]\, reg_blk|register_11|data_out[17], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux14~11\, reg_blk|read_mux_1|Mux14~11, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux14~16\, reg_blk|read_mux_1|Mux14~16, mips_one_cycle, 1
instance = comp, \reg_blk|register_18|data_out[17]\, reg_blk|register_18|data_out[17], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux14~0\, reg_blk|read_mux_1|Mux14~0, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux14~1\, reg_blk|read_mux_1|Mux14~1, mips_one_cycle, 1
instance = comp, \reg_blk|register_31|data_out[17]~feeder\, reg_blk|register_31|data_out[17]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_31|data_out[17]\, reg_blk|register_31|data_out[17], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux14~7\, reg_blk|read_mux_1|Mux14~7, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux14~8\, reg_blk|read_mux_1|Mux14~8, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux14~4\, reg_blk|read_mux_1|Mux14~4, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux14~5\, reg_blk|read_mux_1|Mux14~5, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux14~2\, reg_blk|read_mux_1|Mux14~2, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux14~3\, reg_blk|read_mux_1|Mux14~3, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux14~6\, reg_blk|read_mux_1|Mux14~6, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux14~9\, reg_blk|read_mux_1|Mux14~9, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux14~19\, reg_blk|read_mux_1|Mux14~19, mips_one_cycle, 1
instance = comp, \alu|addsub_unit|addder|bit_17|or_1|output~0\, alu|addsub_unit|addder|bit_17|or_1|output~0, mips_one_cycle, 1
instance = comp, \alu|addsub_unit|addder|bit_18|or_1|output~0\, alu|addsub_unit|addder|bit_18|or_1|output~0, mips_one_cycle, 1
instance = comp, \alu|func_mux_unit|Mux12~4\, alu|func_mux_unit|Mux12~4, mips_one_cycle, 1
instance = comp, \alu|func_mux_unit|Mux12~2\, alu|func_mux_unit|Mux12~2, mips_one_cycle, 1
instance = comp, \regblk_data_in_mux|output[19]~19\, regblk_data_in_mux|output[19]~19, mips_one_cycle, 1
instance = comp, \reg_blk|register_29|data_out[19]\, reg_blk|register_29|data_out[19], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux12~2\, reg_blk|read_mux_1|Mux12~2, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux12~3\, reg_blk|read_mux_1|Mux12~3, mips_one_cycle, 1
instance = comp, \reg_blk|register_28|data_out[19]\, reg_blk|register_28|data_out[19], mips_one_cycle, 1
instance = comp, \reg_blk|register_24|data_out[19]\, reg_blk|register_24|data_out[19], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux12~4\, reg_blk|read_mux_1|Mux12~4, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux12~5\, reg_blk|read_mux_1|Mux12~5, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux12~6\, reg_blk|read_mux_1|Mux12~6, mips_one_cycle, 1
instance = comp, \reg_blk|register_22|data_out[19]\, reg_blk|register_22|data_out[19], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux12~0\, reg_blk|read_mux_1|Mux12~0, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux12~1\, reg_blk|read_mux_1|Mux12~1, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux12~9\, reg_blk|read_mux_1|Mux12~9, mips_one_cycle, 1
instance = comp, \reg_blk|register_1|data_out[19]\, reg_blk|register_1|data_out[19], mips_one_cycle, 1
instance = comp, \reg_blk|register_7|data_out[19]\, reg_blk|register_7|data_out[19], mips_one_cycle, 1
instance = comp, \reg_blk|register_5|data_out[19]\, reg_blk|register_5|data_out[19], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux12~12\, reg_blk|read_mux_1|Mux12~12, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux12~13\, reg_blk|read_mux_1|Mux12~13, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux12~14\, reg_blk|read_mux_1|Mux12~14, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux12~15\, reg_blk|read_mux_1|Mux12~15, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux12~16\, reg_blk|read_mux_1|Mux12~16, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux12~19\, reg_blk|read_mux_1|Mux12~19, mips_one_cycle, 1
instance = comp, \alu|addsub_unit|addder|bit_19|or_1|output~0\, alu|addsub_unit|addder|bit_19|or_1|output~0, mips_one_cycle, 1
instance = comp, \alu|addsub_unit|addder|bit_20|or_1|output~0\, alu|addsub_unit|addder|bit_20|or_1|output~0, mips_one_cycle, 1
instance = comp, \alu|func_mux_unit|Mux10~4\, alu|func_mux_unit|Mux10~4, mips_one_cycle, 1
instance = comp, \alu|func_mux_unit|Mux10~2\, alu|func_mux_unit|Mux10~2, mips_one_cycle, 1
instance = comp, \regblk_data_in_mux|output[21]~21\, regblk_data_in_mux|output[21]~21, mips_one_cycle, 1
instance = comp, \reg_blk|register_13|data_out[21]\, reg_blk|register_13|data_out[21], mips_one_cycle, 1
instance = comp, \reg_blk|register_12|data_out[21]\, reg_blk|register_12|data_out[21], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux10~17\, reg_blk|read_mux_2|Mux10~17, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux10~18\, reg_blk|read_mux_2|Mux10~18, mips_one_cycle, 1
instance = comp, \reg_blk|register_27|data_out[21]~feeder\, reg_blk|register_27|data_out[21]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_27|data_out[21]\, reg_blk|register_27|data_out[21], mips_one_cycle, 1
instance = comp, \reg_blk|register_31|data_out[21]~feeder\, reg_blk|register_31|data_out[21]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_31|data_out[21]\, reg_blk|register_31|data_out[21], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux10~10\, reg_blk|read_mux_2|Mux10~10, mips_one_cycle, 1
instance = comp, \reg_blk|register_21|data_out[21]\, reg_blk|register_21|data_out[21], mips_one_cycle, 1
instance = comp, \reg_blk|register_25|data_out[21]~feeder\, reg_blk|register_25|data_out[21]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_25|data_out[21]\, reg_blk|register_25|data_out[21], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux10~2\, reg_blk|read_mux_2|Mux10~2, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux10~3\, reg_blk|read_mux_2|Mux10~3, mips_one_cycle, 1
instance = comp, \reg_blk|register_20|data_out[21]\, reg_blk|register_20|data_out[21], mips_one_cycle, 1
instance = comp, \reg_blk|register_28|data_out[21]\, reg_blk|register_28|data_out[21], mips_one_cycle, 1
instance = comp, \reg_blk|register_24|data_out[21]\, reg_blk|register_24|data_out[21], mips_one_cycle, 1
instance = comp, \reg_blk|register_16|data_out[21]\, reg_blk|register_16|data_out[21], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux10~6\, reg_blk|read_mux_2|Mux10~6, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux10~7\, reg_blk|read_mux_2|Mux10~7, mips_one_cycle, 1
instance = comp, \reg_blk|register_26|data_out[21]\, reg_blk|register_26|data_out[21], mips_one_cycle, 1
instance = comp, \reg_blk|register_30|data_out[21]\, reg_blk|register_30|data_out[21], mips_one_cycle, 1
instance = comp, \reg_blk|register_22|data_out[21]\, reg_blk|register_22|data_out[21], mips_one_cycle, 1
instance = comp, \reg_blk|register_18|data_out[21]\, reg_blk|register_18|data_out[21], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux10~4\, reg_blk|read_mux_2|Mux10~4, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux10~5\, reg_blk|read_mux_2|Mux10~5, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux10~8\, reg_blk|read_mux_2|Mux10~8, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux10~11\, reg_blk|read_mux_2|Mux10~11, mips_one_cycle, 1
instance = comp, \reg_blk|register_2|data_out[21]~feeder\, reg_blk|register_2|data_out[21]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_2|data_out[21]\, reg_blk|register_2|data_out[21], mips_one_cycle, 1
instance = comp, \reg_blk|register_1|data_out[21]\, reg_blk|register_1|data_out[21], mips_one_cycle, 1
instance = comp, \reg_blk|register_5|data_out[21]\, reg_blk|register_5|data_out[21], mips_one_cycle, 1
instance = comp, \reg_blk|register_6|data_out[21]~feeder\, reg_blk|register_6|data_out[21]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_6|data_out[21]\, reg_blk|register_6|data_out[21], mips_one_cycle, 1
instance = comp, \reg_blk|register_4|data_out[21]\, reg_blk|register_4|data_out[21], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux10~12\, reg_blk|read_mux_2|Mux10~12, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux10~13\, reg_blk|read_mux_2|Mux10~13, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux10~14\, reg_blk|read_mux_2|Mux10~14, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux10~15\, reg_blk|read_mux_2|Mux10~15, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux10~16\, reg_blk|read_mux_2|Mux10~16, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux10~19\, reg_blk|read_mux_2|Mux10~19, mips_one_cycle, 1
instance = comp, \alu_source_mux|output[21]~74\, alu_source_mux|output[21]~74, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux10~4\, reg_blk|read_mux_1|Mux10~4, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux10~5\, reg_blk|read_mux_1|Mux10~5, mips_one_cycle, 1
instance = comp, \reg_blk|register_29|data_out[21]\, reg_blk|register_29|data_out[21], mips_one_cycle, 1
instance = comp, \reg_blk|register_17|data_out[21]\, reg_blk|register_17|data_out[21], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux10~2\, reg_blk|read_mux_1|Mux10~2, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux10~3\, reg_blk|read_mux_1|Mux10~3, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux10~6\, reg_blk|read_mux_1|Mux10~6, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux10~0\, reg_blk|read_mux_1|Mux10~0, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux10~1\, reg_blk|read_mux_1|Mux10~1, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux10~9\, reg_blk|read_mux_1|Mux10~9, mips_one_cycle, 1
instance = comp, \reg_blk|register_15|data_out[21]~feeder\, reg_blk|register_15|data_out[21]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_15|data_out[21]\, reg_blk|register_15|data_out[21], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux10~17\, reg_blk|read_mux_1|Mux10~17, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux10~18\, reg_blk|read_mux_1|Mux10~18, mips_one_cycle, 1
instance = comp, \reg_blk|register_3|data_out[21]\, reg_blk|register_3|data_out[21], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux10~12\, reg_blk|read_mux_1|Mux10~12, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux10~13\, reg_blk|read_mux_1|Mux10~13, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux10~14\, reg_blk|read_mux_1|Mux10~14, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux10~15\, reg_blk|read_mux_1|Mux10~15, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux10~16\, reg_blk|read_mux_1|Mux10~16, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux10~19\, reg_blk|read_mux_1|Mux10~19, mips_one_cycle, 1
instance = comp, \alu|addsub_unit|addder|bit_21|or_1|output~0\, alu|addsub_unit|addder|bit_21|or_1|output~0, mips_one_cycle, 1
instance = comp, \alu|func_mux_unit|Mux9~4\, alu|func_mux_unit|Mux9~4, mips_one_cycle, 1
instance = comp, \alu|func_mux_unit|Mux9~2\, alu|func_mux_unit|Mux9~2, mips_one_cycle, 1
instance = comp, \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a22\, data_cache|block_1|altsyncram_component|auto_generated|ram_block1a22, mips_one_cycle, 1
instance = comp, \regblk_data_in_mux|output[22]~22\, regblk_data_in_mux|output[22]~22, mips_one_cycle, 1
instance = comp, \reg_blk|register_15|data_out[22]\, reg_blk|register_15|data_out[22], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux9~17\, reg_blk|read_mux_1|Mux9~17, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux9~18\, reg_blk|read_mux_1|Mux9~18, mips_one_cycle, 1
instance = comp, \reg_blk|register_21|data_out[22]\, reg_blk|register_21|data_out[22], mips_one_cycle, 1
instance = comp, \reg_blk|register_29|data_out[22]~feeder\, reg_blk|register_29|data_out[22]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_29|data_out[22]\, reg_blk|register_29|data_out[22], mips_one_cycle, 1
instance = comp, \reg_blk|register_17|data_out[22]\, reg_blk|register_17|data_out[22], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux9~2\, reg_blk|read_mux_1|Mux9~2, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux9~3\, reg_blk|read_mux_1|Mux9~3, mips_one_cycle, 1
instance = comp, \reg_blk|register_31|data_out[22]\, reg_blk|register_31|data_out[22], mips_one_cycle, 1
instance = comp, \reg_blk|register_19|data_out[22]~feeder\, reg_blk|register_19|data_out[22]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_19|data_out[22]\, reg_blk|register_19|data_out[22], mips_one_cycle, 1
instance = comp, \reg_blk|register_23|data_out[22]\, reg_blk|register_23|data_out[22], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux9~9\, reg_blk|read_mux_1|Mux9~9, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux9~10\, reg_blk|read_mux_1|Mux9~10, mips_one_cycle, 1
instance = comp, \reg_blk|register_28|data_out[22]\, reg_blk|register_28|data_out[22], mips_one_cycle, 1
instance = comp, \reg_blk|register_16|data_out[22]\, reg_blk|register_16|data_out[22], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux9~6\, reg_blk|read_mux_1|Mux9~6, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux9~7\, reg_blk|read_mux_1|Mux9~7, mips_one_cycle, 1
instance = comp, \reg_blk|register_26|data_out[22]\, reg_blk|register_26|data_out[22], mips_one_cycle, 1
instance = comp, \reg_blk|register_18|data_out[22]\, reg_blk|register_18|data_out[22], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux9~4\, reg_blk|read_mux_1|Mux9~4, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux9~5\, reg_blk|read_mux_1|Mux9~5, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux9~8\, reg_blk|read_mux_1|Mux9~8, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux9~11\, reg_blk|read_mux_1|Mux9~11, mips_one_cycle, 1
instance = comp, \reg_blk|register_7|data_out[22]\, reg_blk|register_7|data_out[22], mips_one_cycle, 1
instance = comp, \reg_blk|register_4|data_out[22]\, reg_blk|register_4|data_out[22], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux9~12\, reg_blk|read_mux_1|Mux9~12, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux9~13\, reg_blk|read_mux_1|Mux9~13, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux9~14\, reg_blk|read_mux_1|Mux9~14, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux9~15\, reg_blk|read_mux_1|Mux9~15, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux9~16\, reg_blk|read_mux_1|Mux9~16, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux9~19\, reg_blk|read_mux_1|Mux9~19, mips_one_cycle, 1
instance = comp, \alu|addsub_unit|addder|bit_22|or_1|output~0\, alu|addsub_unit|addder|bit_22|or_1|output~0, mips_one_cycle, 1
instance = comp, \alu|func_mux_unit|Mux8~4\, alu|func_mux_unit|Mux8~4, mips_one_cycle, 1
instance = comp, \alu|func_mux_unit|Mux8~2\, alu|func_mux_unit|Mux8~2, mips_one_cycle, 1
instance = comp, \regblk_data_in_mux|output[23]~23\, regblk_data_in_mux|output[23]~23, mips_one_cycle, 1
instance = comp, \reg_blk|register_15|data_out[23]~feeder\, reg_blk|register_15|data_out[23]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_15|data_out[23]\, reg_blk|register_15|data_out[23], mips_one_cycle, 1
instance = comp, \reg_blk|register_14|data_out[23]\, reg_blk|register_14|data_out[23], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux8~18\, reg_blk|read_mux_1|Mux8~18, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux8~7\, reg_blk|read_mux_1|Mux8~7, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux8~8\, reg_blk|read_mux_1|Mux8~8, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux8~0\, reg_blk|read_mux_1|Mux8~0, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux8~1\, reg_blk|read_mux_1|Mux8~1, mips_one_cycle, 1
instance = comp, \reg_blk|register_28|data_out[23]\, reg_blk|register_28|data_out[23], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux8~4\, reg_blk|read_mux_1|Mux8~4, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux8~5\, reg_blk|read_mux_1|Mux8~5, mips_one_cycle, 1
instance = comp, \reg_blk|register_21|data_out[23]\, reg_blk|register_21|data_out[23], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux8~2\, reg_blk|read_mux_1|Mux8~2, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux8~3\, reg_blk|read_mux_1|Mux8~3, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux8~6\, reg_blk|read_mux_1|Mux8~6, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux8~9\, reg_blk|read_mux_1|Mux8~9, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux8~10\, reg_blk|read_mux_1|Mux8~10, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux8~11\, reg_blk|read_mux_1|Mux8~11, mips_one_cycle, 1
instance = comp, \reg_blk|register_3|data_out[23]\, reg_blk|register_3|data_out[23], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux8~12\, reg_blk|read_mux_1|Mux8~12, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux8~13\, reg_blk|read_mux_1|Mux8~13, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux8~14\, reg_blk|read_mux_1|Mux8~14, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux8~15\, reg_blk|read_mux_1|Mux8~15, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux8~16\, reg_blk|read_mux_1|Mux8~16, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux8~19\, reg_blk|read_mux_1|Mux8~19, mips_one_cycle, 1
instance = comp, \alu|addsub_unit|addder|bit_23|or_1|output~0\, alu|addsub_unit|addder|bit_23|or_1|output~0, mips_one_cycle, 1
instance = comp, \alu|func_mux_unit|Mux7~4\, alu|func_mux_unit|Mux7~4, mips_one_cycle, 1
instance = comp, \alu|func_mux_unit|Mux7~2\, alu|func_mux_unit|Mux7~2, mips_one_cycle, 1
instance = comp, \reg_blk|register_10|data_out[25]\, reg_blk|register_10|data_out[25], mips_one_cycle, 1
instance = comp, \reg_blk|register_9|data_out[25]\, reg_blk|register_9|data_out[25], mips_one_cycle, 1
instance = comp, \reg_blk|register_8|data_out[25]\, reg_blk|register_8|data_out[25], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux6~0\, reg_blk|read_mux_2|Mux6~0, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux6~1\, reg_blk|read_mux_2|Mux6~1, mips_one_cycle, 1
instance = comp, \reg_blk|register_2|data_out[25]\, reg_blk|register_2|data_out[25], mips_one_cycle, 1
instance = comp, \reg_blk|register_1|data_out[25]\, reg_blk|register_1|data_out[25], mips_one_cycle, 1
instance = comp, \reg_blk|register_5|data_out[25]\, reg_blk|register_5|data_out[25], mips_one_cycle, 1
instance = comp, \reg_blk|register_6|data_out[25]\, reg_blk|register_6|data_out[25], mips_one_cycle, 1
instance = comp, \reg_blk|register_4|data_out[25]\, reg_blk|register_4|data_out[25], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux6~12\, reg_blk|read_mux_2|Mux6~12, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux6~13\, reg_blk|read_mux_2|Mux6~13, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux6~14\, reg_blk|read_mux_2|Mux6~14, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux6~15\, reg_blk|read_mux_2|Mux6~15, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux6~16\, reg_blk|read_mux_2|Mux6~16, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux6~19\, reg_blk|read_mux_2|Mux6~19, mips_one_cycle, 1
instance = comp, \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a24\, data_cache|block_1|altsyncram_component|auto_generated|ram_block1a24, mips_one_cycle, 1
instance = comp, \regblk_data_in_mux|output[24]~24\, regblk_data_in_mux|output[24]~24, mips_one_cycle, 1
instance = comp, \reg_blk|register_26|data_out[24]~feeder\, reg_blk|register_26|data_out[24]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_26|data_out[24]\, reg_blk|register_26|data_out[24], mips_one_cycle, 1
instance = comp, \reg_blk|register_22|data_out[24]\, reg_blk|register_22|data_out[24], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux7~0\, reg_blk|read_mux_2|Mux7~0, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux7~1\, reg_blk|read_mux_2|Mux7~1, mips_one_cycle, 1
instance = comp, \reg_blk|register_31|data_out[24]~feeder\, reg_blk|register_31|data_out[24]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_31|data_out[24]\, reg_blk|register_31|data_out[24], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux7~7\, reg_blk|read_mux_2|Mux7~7, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux7~8\, reg_blk|read_mux_2|Mux7~8, mips_one_cycle, 1
instance = comp, \reg_blk|register_20|data_out[24]\, reg_blk|register_20|data_out[24], mips_one_cycle, 1
instance = comp, \reg_blk|register_16|data_out[24]\, reg_blk|register_16|data_out[24], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux7~4\, reg_blk|read_mux_2|Mux7~4, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux7~5\, reg_blk|read_mux_2|Mux7~5, mips_one_cycle, 1
instance = comp, \reg_blk|register_21|data_out[24]\, reg_blk|register_21|data_out[24], mips_one_cycle, 1
instance = comp, \reg_blk|register_17|data_out[24]\, reg_blk|register_17|data_out[24], mips_one_cycle, 1
instance = comp, \reg_blk|register_25|data_out[24]\, reg_blk|register_25|data_out[24], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux7~2\, reg_blk|read_mux_2|Mux7~2, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux7~3\, reg_blk|read_mux_2|Mux7~3, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux7~6\, reg_blk|read_mux_2|Mux7~6, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux7~9\, reg_blk|read_mux_2|Mux7~9, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux7~10\, reg_blk|read_mux_2|Mux7~10, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux7~11\, reg_blk|read_mux_2|Mux7~11, mips_one_cycle, 1
instance = comp, \reg_blk|register_4|data_out[24]\, reg_blk|register_4|data_out[24], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux7~12\, reg_blk|read_mux_2|Mux7~12, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux7~13\, reg_blk|read_mux_2|Mux7~13, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux7~14\, reg_blk|read_mux_2|Mux7~14, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux7~15\, reg_blk|read_mux_2|Mux7~15, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux7~16\, reg_blk|read_mux_2|Mux7~16, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux7~19\, reg_blk|read_mux_2|Mux7~19, mips_one_cycle, 1
instance = comp, \regblk_data_in_mux|output[25]~25\, regblk_data_in_mux|output[25]~25, mips_one_cycle, 1
instance = comp, \reg_blk|register_15|data_out[25]\, reg_blk|register_15|data_out[25], mips_one_cycle, 1
instance = comp, \reg_blk|register_13|data_out[25]\, reg_blk|register_13|data_out[25], mips_one_cycle, 1
instance = comp, \reg_blk|register_12|data_out[25]\, reg_blk|register_12|data_out[25], mips_one_cycle, 1
instance = comp, \reg_blk|register_14|data_out[25]\, reg_blk|register_14|data_out[25], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux6~17\, reg_blk|read_mux_1|Mux6~17, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux6~18\, reg_blk|read_mux_1|Mux6~18, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux6~12\, reg_blk|read_mux_1|Mux6~12, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux6~13\, reg_blk|read_mux_1|Mux6~13, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux6~14\, reg_blk|read_mux_1|Mux6~14, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux6~15\, reg_blk|read_mux_1|Mux6~15, mips_one_cycle, 1
instance = comp, \reg_blk|register_29|data_out[25]~feeder\, reg_blk|register_29|data_out[25]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_29|data_out[25]\, reg_blk|register_29|data_out[25], mips_one_cycle, 1
instance = comp, \reg_blk|register_25|data_out[25]\, reg_blk|register_25|data_out[25], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux6~2\, reg_blk|read_mux_1|Mux6~2, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux6~3\, reg_blk|read_mux_1|Mux6~3, mips_one_cycle, 1
instance = comp, \reg_blk|register_31|data_out[25]~feeder\, reg_blk|register_31|data_out[25]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_31|data_out[25]\, reg_blk|register_31|data_out[25], mips_one_cycle, 1
instance = comp, \reg_blk|register_19|data_out[25]\, reg_blk|register_19|data_out[25], mips_one_cycle, 1
instance = comp, \reg_blk|register_23|data_out[25]\, reg_blk|register_23|data_out[25], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux6~9\, reg_blk|read_mux_1|Mux6~9, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux6~10\, reg_blk|read_mux_1|Mux6~10, mips_one_cycle, 1
instance = comp, \reg_blk|register_26|data_out[25]\, reg_blk|register_26|data_out[25], mips_one_cycle, 1
instance = comp, \reg_blk|register_18|data_out[25]~feeder\, reg_blk|register_18|data_out[25]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_18|data_out[25]\, reg_blk|register_18|data_out[25], mips_one_cycle, 1
instance = comp, \reg_blk|register_22|data_out[25]\, reg_blk|register_22|data_out[25], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux6~4\, reg_blk|read_mux_1|Mux6~4, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux6~5\, reg_blk|read_mux_1|Mux6~5, mips_one_cycle, 1
instance = comp, \reg_blk|register_20|data_out[25]\, reg_blk|register_20|data_out[25], mips_one_cycle, 1
instance = comp, \reg_blk|register_28|data_out[25]\, reg_blk|register_28|data_out[25], mips_one_cycle, 1
instance = comp, \reg_blk|register_16|data_out[25]\, reg_blk|register_16|data_out[25], mips_one_cycle, 1
instance = comp, \reg_blk|register_24|data_out[25]\, reg_blk|register_24|data_out[25], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux6~6\, reg_blk|read_mux_1|Mux6~6, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux6~7\, reg_blk|read_mux_1|Mux6~7, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux6~8\, reg_blk|read_mux_1|Mux6~8, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux6~11\, reg_blk|read_mux_1|Mux6~11, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux6~16\, reg_blk|read_mux_1|Mux6~16, mips_one_cycle, 1
instance = comp, \reg_blk|register_11|data_out[25]\, reg_blk|register_11|data_out[25], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux6~1\, reg_blk|read_mux_1|Mux6~1, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux6~19\, reg_blk|read_mux_1|Mux6~19, mips_one_cycle, 1
instance = comp, \alu|addsub_unit|addder|bit_24|or_1|output~0\, alu|addsub_unit|addder|bit_24|or_1|output~0, mips_one_cycle, 1
instance = comp, \alu|addsub_unit|addder|bit_25|or_1|output~0\, alu|addsub_unit|addder|bit_25|or_1|output~0, mips_one_cycle, 1
instance = comp, \alu|func_mux_unit|Mux5~4\, alu|func_mux_unit|Mux5~4, mips_one_cycle, 1
instance = comp, \alu|func_mux_unit|Mux5~2\, alu|func_mux_unit|Mux5~2, mips_one_cycle, 1
instance = comp, \reg_blk|register_14|data_out[26]\, reg_blk|register_14|data_out[26], mips_one_cycle, 1
instance = comp, \reg_blk|register_12|data_out[26]\, reg_blk|register_12|data_out[26], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux5~17\, reg_blk|read_mux_2|Mux5~17, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux5~18\, reg_blk|read_mux_2|Mux5~18, mips_one_cycle, 1
instance = comp, \reg_blk|register_31|data_out[26]\, reg_blk|register_31|data_out[26], mips_one_cycle, 1
instance = comp, \reg_blk|register_23|data_out[26]\, reg_blk|register_23|data_out[26], mips_one_cycle, 1
instance = comp, \reg_blk|register_19|data_out[26]\, reg_blk|register_19|data_out[26], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux5~7\, reg_blk|read_mux_2|Mux5~7, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux5~8\, reg_blk|read_mux_2|Mux5~8, mips_one_cycle, 1
instance = comp, \reg_blk|register_22|data_out[26]\, reg_blk|register_22|data_out[26], mips_one_cycle, 1
instance = comp, \reg_blk|register_18|data_out[26]\, reg_blk|register_18|data_out[26], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux5~0\, reg_blk|read_mux_2|Mux5~0, mips_one_cycle, 1
instance = comp, \reg_blk|register_26|data_out[26]\, reg_blk|register_26|data_out[26], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux5~1\, reg_blk|read_mux_2|Mux5~1, mips_one_cycle, 1
instance = comp, \reg_blk|register_28|data_out[26]\, reg_blk|register_28|data_out[26], mips_one_cycle, 1
instance = comp, \reg_blk|register_20|data_out[26]\, reg_blk|register_20|data_out[26], mips_one_cycle, 1
instance = comp, \reg_blk|register_16|data_out[26]\, reg_blk|register_16|data_out[26], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux5~4\, reg_blk|read_mux_2|Mux5~4, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux5~5\, reg_blk|read_mux_2|Mux5~5, mips_one_cycle, 1
instance = comp, \reg_blk|register_29|data_out[26]~feeder\, reg_blk|register_29|data_out[26]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_29|data_out[26]\, reg_blk|register_29|data_out[26], mips_one_cycle, 1
instance = comp, \reg_blk|register_21|data_out[26]~feeder\, reg_blk|register_21|data_out[26]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_21|data_out[26]\, reg_blk|register_21|data_out[26], mips_one_cycle, 1
instance = comp, \reg_blk|register_17|data_out[26]\, reg_blk|register_17|data_out[26], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux5~2\, reg_blk|read_mux_2|Mux5~2, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux5~3\, reg_blk|read_mux_2|Mux5~3, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux5~6\, reg_blk|read_mux_2|Mux5~6, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux5~9\, reg_blk|read_mux_2|Mux5~9, mips_one_cycle, 1
instance = comp, \reg_blk|register_11|data_out[26]\, reg_blk|register_11|data_out[26], mips_one_cycle, 1
instance = comp, \reg_blk|register_9|data_out[26]\, reg_blk|register_9|data_out[26], mips_one_cycle, 1
instance = comp, \reg_blk|register_8|data_out[26]\, reg_blk|register_8|data_out[26], mips_one_cycle, 1
instance = comp, \reg_blk|register_10|data_out[26]\, reg_blk|register_10|data_out[26], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux5~10\, reg_blk|read_mux_2|Mux5~10, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux5~11\, reg_blk|read_mux_2|Mux5~11, mips_one_cycle, 1
instance = comp, \reg_blk|register_2|data_out[26]\, reg_blk|register_2|data_out[26], mips_one_cycle, 1
instance = comp, \reg_blk|register_1|data_out[26]\, reg_blk|register_1|data_out[26], mips_one_cycle, 1
instance = comp, \reg_blk|register_6|data_out[26]\, reg_blk|register_6|data_out[26], mips_one_cycle, 1
instance = comp, \reg_blk|register_4|data_out[26]\, reg_blk|register_4|data_out[26], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux5~12\, reg_blk|read_mux_2|Mux5~12, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux5~13\, reg_blk|read_mux_2|Mux5~13, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux5~14\, reg_blk|read_mux_2|Mux5~14, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux5~15\, reg_blk|read_mux_2|Mux5~15, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux5~16\, reg_blk|read_mux_2|Mux5~16, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux5~19\, reg_blk|read_mux_2|Mux5~19, mips_one_cycle, 1
instance = comp, \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a26\, data_cache|block_1|altsyncram_component|auto_generated|ram_block1a26, mips_one_cycle, 1
instance = comp, \regblk_data_in_mux|output[26]~26\, regblk_data_in_mux|output[26]~26, mips_one_cycle, 1
instance = comp, \reg_blk|register_27|data_out[26]\, reg_blk|register_27|data_out[26], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux5~8\, reg_blk|read_mux_1|Mux5~8, mips_one_cycle, 1
instance = comp, \reg_blk|register_30|data_out[26]\, reg_blk|register_30|data_out[26], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux5~0\, reg_blk|read_mux_1|Mux5~0, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux5~1\, reg_blk|read_mux_1|Mux5~1, mips_one_cycle, 1
instance = comp, \reg_blk|register_25|data_out[26]\, reg_blk|register_25|data_out[26], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux5~2\, reg_blk|read_mux_1|Mux5~2, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux5~3\, reg_blk|read_mux_1|Mux5~3, mips_one_cycle, 1
instance = comp, \reg_blk|register_24|data_out[26]\, reg_blk|register_24|data_out[26], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux5~4\, reg_blk|read_mux_1|Mux5~4, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux5~5\, reg_blk|read_mux_1|Mux5~5, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux5~6\, reg_blk|read_mux_1|Mux5~6, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux5~9\, reg_blk|read_mux_1|Mux5~9, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux5~10\, reg_blk|read_mux_1|Mux5~10, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux5~11\, reg_blk|read_mux_1|Mux5~11, mips_one_cycle, 1
instance = comp, \reg_blk|register_7|data_out[26]\, reg_blk|register_7|data_out[26], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux5~13\, reg_blk|read_mux_1|Mux5~13, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux5~14\, reg_blk|read_mux_1|Mux5~14, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux5~15\, reg_blk|read_mux_1|Mux5~15, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux5~16\, reg_blk|read_mux_1|Mux5~16, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux5~19\, reg_blk|read_mux_1|Mux5~19, mips_one_cycle, 1
instance = comp, \alu|addsub_unit|addder|bit_26|or_1|output~0\, alu|addsub_unit|addder|bit_26|or_1|output~0, mips_one_cycle, 1
instance = comp, \alu|func_mux_unit|Mux4~5\, alu|func_mux_unit|Mux4~5, mips_one_cycle, 1
instance = comp, \alu|func_mux_unit|Mux4~3\, alu|func_mux_unit|Mux4~3, mips_one_cycle, 1
instance = comp, \regblk_data_in_mux|output[27]~27\, regblk_data_in_mux|output[27]~27, mips_one_cycle, 1
instance = comp, \reg_blk|register_11|data_out[27]~feeder\, reg_blk|register_11|data_out[27]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_11|data_out[27]\, reg_blk|register_11|data_out[27], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux4~1\, reg_blk|read_mux_2|Mux4~1, mips_one_cycle, 1
instance = comp, \reg_blk|register_23|data_out[27]\, reg_blk|register_23|data_out[27], mips_one_cycle, 1
instance = comp, \reg_blk|register_19|data_out[27]\, reg_blk|register_19|data_out[27], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux4~9\, reg_blk|read_mux_2|Mux4~9, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux4~10\, reg_blk|read_mux_2|Mux4~10, mips_one_cycle, 1
instance = comp, \reg_blk|register_22|data_out[27]\, reg_blk|register_22|data_out[27], mips_one_cycle, 1
instance = comp, \reg_blk|register_18|data_out[27]\, reg_blk|register_18|data_out[27], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux4~4\, reg_blk|read_mux_2|Mux4~4, mips_one_cycle, 1
instance = comp, \reg_blk|register_26|data_out[27]\, reg_blk|register_26|data_out[27], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux4~5\, reg_blk|read_mux_2|Mux4~5, mips_one_cycle, 1
instance = comp, \reg_blk|register_28|data_out[27]\, reg_blk|register_28|data_out[27], mips_one_cycle, 1
instance = comp, \reg_blk|register_20|data_out[27]\, reg_blk|register_20|data_out[27], mips_one_cycle, 1
instance = comp, \reg_blk|register_24|data_out[27]\, reg_blk|register_24|data_out[27], mips_one_cycle, 1
instance = comp, \reg_blk|register_16|data_out[27]\, reg_blk|register_16|data_out[27], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux4~6\, reg_blk|read_mux_2|Mux4~6, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux4~7\, reg_blk|read_mux_2|Mux4~7, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux4~8\, reg_blk|read_mux_2|Mux4~8, mips_one_cycle, 1
instance = comp, \reg_blk|register_17|data_out[27]\, reg_blk|register_17|data_out[27], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux4~2\, reg_blk|read_mux_2|Mux4~2, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux4~3\, reg_blk|read_mux_2|Mux4~3, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux4~11\, reg_blk|read_mux_2|Mux4~11, mips_one_cycle, 1
instance = comp, \reg_blk|register_1|data_out[27]\, reg_blk|register_1|data_out[27], mips_one_cycle, 1
instance = comp, \reg_blk|register_5|data_out[27]\, reg_blk|register_5|data_out[27], mips_one_cycle, 1
instance = comp, \reg_blk|register_4|data_out[27]\, reg_blk|register_4|data_out[27], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux4~12\, reg_blk|read_mux_2|Mux4~12, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux4~13\, reg_blk|read_mux_2|Mux4~13, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux4~14\, reg_blk|read_mux_2|Mux4~14, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux4~15\, reg_blk|read_mux_2|Mux4~15, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux4~16\, reg_blk|read_mux_2|Mux4~16, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux4~19\, reg_blk|read_mux_2|Mux4~19, mips_one_cycle, 1
instance = comp, \alu_source_mux|output[27]~68\, alu_source_mux|output[27]~68, mips_one_cycle, 1
instance = comp, \alu|addsub_unit|addder|bit_27|or_1|output~0\, alu|addsub_unit|addder|bit_27|or_1|output~0, mips_one_cycle, 1
instance = comp, \alu|addsub_unit|addder|bit_28|xor_2|output\, alu|addsub_unit|addder|bit_28|xor_2|output, mips_one_cycle, 1
instance = comp, \alu|func_mux_unit|Mux3~3\, alu|func_mux_unit|Mux3~3, mips_one_cycle, 1
instance = comp, \reg_blk|register_14|data_out[28]~feeder\, reg_blk|register_14|data_out[28]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_14|data_out[28]\, reg_blk|register_14|data_out[28], mips_one_cycle, 1
instance = comp, \reg_blk|register_15|data_out[28]~feeder\, reg_blk|register_15|data_out[28]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_15|data_out[28]\, reg_blk|register_15|data_out[28], mips_one_cycle, 1
instance = comp, \reg_blk|register_12|data_out[28]\, reg_blk|register_12|data_out[28], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux3~17\, reg_blk|read_mux_2|Mux3~17, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux3~18\, reg_blk|read_mux_2|Mux3~18, mips_one_cycle, 1
instance = comp, \reg_blk|register_9|data_out[28]~feeder\, reg_blk|register_9|data_out[28]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_9|data_out[28]\, reg_blk|register_9|data_out[28], mips_one_cycle, 1
instance = comp, \reg_blk|register_8|data_out[28]~feeder\, reg_blk|register_8|data_out[28]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_8|data_out[28]\, reg_blk|register_8|data_out[28], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux3~10\, reg_blk|read_mux_2|Mux3~10, mips_one_cycle, 1
instance = comp, \reg_blk|register_11|data_out[28]~feeder\, reg_blk|register_11|data_out[28]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_11|data_out[28]\, reg_blk|register_11|data_out[28], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux3~11\, reg_blk|read_mux_2|Mux3~11, mips_one_cycle, 1
instance = comp, \reg_blk|register_2|data_out[28]~feeder\, reg_blk|register_2|data_out[28]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_2|data_out[28]\, reg_blk|register_2|data_out[28], mips_one_cycle, 1
instance = comp, \reg_blk|register_1|data_out[28]~feeder\, reg_blk|register_1|data_out[28]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_1|data_out[28]\, reg_blk|register_1|data_out[28], mips_one_cycle, 1
instance = comp, \reg_blk|register_7|data_out[28]~feeder\, reg_blk|register_7|data_out[28]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_7|data_out[28]\, reg_blk|register_7|data_out[28], mips_one_cycle, 1
instance = comp, \reg_blk|register_4|data_out[28]\, reg_blk|register_4|data_out[28], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux3~12\, reg_blk|read_mux_2|Mux3~12, mips_one_cycle, 1
instance = comp, \reg_blk|register_6|data_out[28]~feeder\, reg_blk|register_6|data_out[28]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_6|data_out[28]\, reg_blk|register_6|data_out[28], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux3~13\, reg_blk|read_mux_2|Mux3~13, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux3~14\, reg_blk|read_mux_2|Mux3~14, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux3~15\, reg_blk|read_mux_2|Mux3~15, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux3~16\, reg_blk|read_mux_2|Mux3~16, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux3~19\, reg_blk|read_mux_2|Mux3~19, mips_one_cycle, 1
instance = comp, \reg_blk|register_11|data_out[29]~feeder\, reg_blk|register_11|data_out[29]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_11|data_out[29]\, reg_blk|register_11|data_out[29], mips_one_cycle, 1
instance = comp, \reg_blk|register_8|data_out[29]\, reg_blk|register_8|data_out[29], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux2~0\, reg_blk|read_mux_2|Mux2~0, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux2~1\, reg_blk|read_mux_2|Mux2~1, mips_one_cycle, 1
instance = comp, \reg_blk|register_2|data_out[29]~feeder\, reg_blk|register_2|data_out[29]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_2|data_out[29]\, reg_blk|register_2|data_out[29], mips_one_cycle, 1
instance = comp, \reg_blk|register_1|data_out[29]\, reg_blk|register_1|data_out[29], mips_one_cycle, 1
instance = comp, \reg_blk|register_5|data_out[29]\, reg_blk|register_5|data_out[29], mips_one_cycle, 1
instance = comp, \reg_blk|register_6|data_out[29]\, reg_blk|register_6|data_out[29], mips_one_cycle, 1
instance = comp, \reg_blk|register_4|data_out[29]\, reg_blk|register_4|data_out[29], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux2~12\, reg_blk|read_mux_2|Mux2~12, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux2~13\, reg_blk|read_mux_2|Mux2~13, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux2~14\, reg_blk|read_mux_2|Mux2~14, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux2~15\, reg_blk|read_mux_2|Mux2~15, mips_one_cycle, 1
instance = comp, \reg_blk|register_30|data_out[29]\, reg_blk|register_30|data_out[29], mips_one_cycle, 1
instance = comp, \reg_blk|register_26|data_out[29]\, reg_blk|register_26|data_out[29], mips_one_cycle, 1
instance = comp, \reg_blk|register_22|data_out[29]\, reg_blk|register_22|data_out[29], mips_one_cycle, 1
instance = comp, \reg_blk|register_18|data_out[29]\, reg_blk|register_18|data_out[29], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux2~4\, reg_blk|read_mux_2|Mux2~4, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux2~5\, reg_blk|read_mux_2|Mux2~5, mips_one_cycle, 1
instance = comp, \reg_blk|register_16|data_out[29]\, reg_blk|register_16|data_out[29], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux2~6\, reg_blk|read_mux_2|Mux2~6, mips_one_cycle, 1
instance = comp, \reg_blk|register_28|data_out[29]\, reg_blk|register_28|data_out[29], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux2~7\, reg_blk|read_mux_2|Mux2~7, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux2~8\, reg_blk|read_mux_2|Mux2~8, mips_one_cycle, 1
instance = comp, \reg_blk|register_19|data_out[29]\, reg_blk|register_19|data_out[29], mips_one_cycle, 1
instance = comp, \reg_blk|register_23|data_out[29]\, reg_blk|register_23|data_out[29], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux2~9\, reg_blk|read_mux_2|Mux2~9, mips_one_cycle, 1
instance = comp, \reg_blk|register_27|data_out[29]~feeder\, reg_blk|register_27|data_out[29]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_27|data_out[29]\, reg_blk|register_27|data_out[29], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux2~10\, reg_blk|read_mux_2|Mux2~10, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux2~11\, reg_blk|read_mux_2|Mux2~11, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux2~16\, reg_blk|read_mux_2|Mux2~16, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux2~19\, reg_blk|read_mux_2|Mux2~19, mips_one_cycle, 1
instance = comp, \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a28\, data_cache|block_1|altsyncram_component|auto_generated|ram_block1a28, mips_one_cycle, 1
instance = comp, \regblk_data_in_mux|output[28]~28\, regblk_data_in_mux|output[28]~28, mips_one_cycle, 1
instance = comp, \reg_blk|register_27|data_out[28]\, reg_blk|register_27|data_out[28], mips_one_cycle, 1
instance = comp, \reg_blk|register_19|data_out[28]\, reg_blk|register_19|data_out[28], mips_one_cycle, 1
instance = comp, \reg_blk|register_23|data_out[28]\, reg_blk|register_23|data_out[28], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux3~7\, reg_blk|read_mux_1|Mux3~7, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux3~8\, reg_blk|read_mux_1|Mux3~8, mips_one_cycle, 1
instance = comp, \reg_blk|register_21|data_out[28]\, reg_blk|register_21|data_out[28], mips_one_cycle, 1
instance = comp, \reg_blk|register_25|data_out[28]\, reg_blk|register_25|data_out[28], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux3~2\, reg_blk|read_mux_1|Mux3~2, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux3~3\, reg_blk|read_mux_1|Mux3~3, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux3~6\, reg_blk|read_mux_1|Mux3~6, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux3~9\, reg_blk|read_mux_1|Mux3~9, mips_one_cycle, 1
instance = comp, \reg_blk|register_3|data_out[28]~feeder\, reg_blk|register_3|data_out[28]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_3|data_out[28]\, reg_blk|register_3|data_out[28], mips_one_cycle, 1
instance = comp, \reg_blk|register_5|data_out[28]\, reg_blk|register_5|data_out[28], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux3~12\, reg_blk|read_mux_1|Mux3~12, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux3~13\, reg_blk|read_mux_1|Mux3~13, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux3~14\, reg_blk|read_mux_1|Mux3~14, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux3~15\, reg_blk|read_mux_1|Mux3~15, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux3~16\, reg_blk|read_mux_1|Mux3~16, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux3~19\, reg_blk|read_mux_1|Mux3~19, mips_one_cycle, 1
instance = comp, \alu|addsub_unit|addder|bit_28|or_1|output~0\, alu|addsub_unit|addder|bit_28|or_1|output~0, mips_one_cycle, 1
instance = comp, \alu|func_mux_unit|Mux2~3\, alu|func_mux_unit|Mux2~3, mips_one_cycle, 1
instance = comp, \alu|func_mux_unit|Mux2~6\, alu|func_mux_unit|Mux2~6, mips_one_cycle, 1
instance = comp, \alu|func_mux_unit|Mux2~4\, alu|func_mux_unit|Mux2~4, mips_one_cycle, 1
instance = comp, \alu|func_mux_unit|Mux2~5\, alu|func_mux_unit|Mux2~5, mips_one_cycle, 1
instance = comp, \regblk_data_in_mux|output[29]~29\, regblk_data_in_mux|output[29]~29, mips_one_cycle, 1
instance = comp, \reg_blk|register_3|data_out[29]~feeder\, reg_blk|register_3|data_out[29]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_3|data_out[29]\, reg_blk|register_3|data_out[29], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux2~12\, reg_blk|read_mux_1|Mux2~12, mips_one_cycle, 1
instance = comp, \reg_blk|register_7|data_out[29]\, reg_blk|register_7|data_out[29], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux2~13\, reg_blk|read_mux_1|Mux2~13, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux2~14\, reg_blk|read_mux_1|Mux2~14, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux2~15\, reg_blk|read_mux_1|Mux2~15, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux2~4\, reg_blk|read_mux_1|Mux2~4, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux2~5\, reg_blk|read_mux_1|Mux2~5, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux2~8\, reg_blk|read_mux_1|Mux2~8, mips_one_cycle, 1
instance = comp, \reg_blk|register_31|data_out[29]~feeder\, reg_blk|register_31|data_out[29]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_31|data_out[29]\, reg_blk|register_31|data_out[29], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux2~9\, reg_blk|read_mux_1|Mux2~9, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux2~10\, reg_blk|read_mux_1|Mux2~10, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux2~11\, reg_blk|read_mux_1|Mux2~11, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux2~16\, reg_blk|read_mux_1|Mux2~16, mips_one_cycle, 1
instance = comp, \reg_blk|register_13|data_out[29]\, reg_blk|register_13|data_out[29], mips_one_cycle, 1
instance = comp, \reg_blk|register_14|data_out[29]\, reg_blk|register_14|data_out[29], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux2~17\, reg_blk|read_mux_1|Mux2~17, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux2~18\, reg_blk|read_mux_1|Mux2~18, mips_one_cycle, 1
instance = comp, \reg_blk|register_9|data_out[29]\, reg_blk|register_9|data_out[29], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux2~0\, reg_blk|read_mux_1|Mux2~0, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux2~1\, reg_blk|read_mux_1|Mux2~1, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux2~19\, reg_blk|read_mux_1|Mux2~19, mips_one_cycle, 1
instance = comp, \alu|addsub_unit|addder|bit_29|or_1|output~0\, alu|addsub_unit|addder|bit_29|or_1|output~0, mips_one_cycle, 1
instance = comp, \alu|addsub_unit|addder|bit_30|or_1|output~0\, alu|addsub_unit|addder|bit_30|or_1|output~0, mips_one_cycle, 1
instance = comp, \alu|addsub_unit|addder|bit_31|xor_2|output\, alu|addsub_unit|addder|bit_31|xor_2|output, mips_one_cycle, 1
instance = comp, \alu|func_mux_unit|Mux0~2\, alu|func_mux_unit|Mux0~2, mips_one_cycle, 1
instance = comp, \regblk_data_in_mux|output[31]~31\, regblk_data_in_mux|output[31]~31, mips_one_cycle, 1
instance = comp, \reg_blk|register_7|data_out[31]~feeder\, reg_blk|register_7|data_out[31]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_7|data_out[31]\, reg_blk|register_7|data_out[31], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux0~12\, reg_blk|read_mux_1|Mux0~12, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux0~13\, reg_blk|read_mux_1|Mux0~13, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux0~14\, reg_blk|read_mux_1|Mux0~14, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux0~15\, reg_blk|read_mux_1|Mux0~15, mips_one_cycle, 1
instance = comp, \reg_blk|register_25|data_out[31]\, reg_blk|register_25|data_out[31], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux0~2\, reg_blk|read_mux_1|Mux0~2, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux0~3\, reg_blk|read_mux_1|Mux0~3, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux0~9\, reg_blk|read_mux_1|Mux0~9, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux0~10\, reg_blk|read_mux_1|Mux0~10, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux0~11\, reg_blk|read_mux_1|Mux0~11, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux0~16\, reg_blk|read_mux_1|Mux0~16, mips_one_cycle, 1
instance = comp, \reg_blk|register_9|data_out[31]~feeder\, reg_blk|register_9|data_out[31]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_9|data_out[31]\, reg_blk|register_9|data_out[31], mips_one_cycle, 1
instance = comp, \reg_blk|register_8|data_out[31]\, reg_blk|register_8|data_out[31], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux0~0\, reg_blk|read_mux_1|Mux0~0, mips_one_cycle, 1
instance = comp, \reg_blk|register_10|data_out[31]~feeder\, reg_blk|register_10|data_out[31]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_10|data_out[31]\, reg_blk|register_10|data_out[31], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux0~1\, reg_blk|read_mux_1|Mux0~1, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux0~19\, reg_blk|read_mux_1|Mux0~19, mips_one_cycle, 1
instance = comp, \reg_blk|register_14|data_out[30]\, reg_blk|register_14|data_out[30], mips_one_cycle, 1
instance = comp, \reg_blk|register_12|data_out[30]\, reg_blk|register_12|data_out[30], mips_one_cycle, 1
instance = comp, \reg_blk|register_13|data_out[30]~feeder\, reg_blk|register_13|data_out[30]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_13|data_out[30]\, reg_blk|register_13|data_out[30], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux1~17\, reg_blk|read_mux_1|Mux1~17, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux1~18\, reg_blk|read_mux_1|Mux1~18, mips_one_cycle, 1
instance = comp, \reg_blk|register_3|data_out[30]~feeder\, reg_blk|register_3|data_out[30]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_3|data_out[30]\, reg_blk|register_3|data_out[30], mips_one_cycle, 1
instance = comp, \reg_blk|register_6|data_out[30]\, reg_blk|register_6|data_out[30], mips_one_cycle, 1
instance = comp, \reg_blk|register_5|data_out[30]\, reg_blk|register_5|data_out[30], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux1~12\, reg_blk|read_mux_1|Mux1~12, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux1~13\, reg_blk|read_mux_1|Mux1~13, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux1~14\, reg_blk|read_mux_1|Mux1~14, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux1~15\, reg_blk|read_mux_1|Mux1~15, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux1~16\, reg_blk|read_mux_1|Mux1~16, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux1~8\, reg_blk|read_mux_1|Mux1~8, mips_one_cycle, 1
instance = comp, \reg_blk|register_21|data_out[30]~feeder\, reg_blk|register_21|data_out[30]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_21|data_out[30]\, reg_blk|register_21|data_out[30], mips_one_cycle, 1
instance = comp, \reg_blk|register_17|data_out[30]\, reg_blk|register_17|data_out[30], mips_one_cycle, 1
instance = comp, \reg_blk|register_25|data_out[30]\, reg_blk|register_25|data_out[30], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux1~2\, reg_blk|read_mux_1|Mux1~2, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux1~3\, reg_blk|read_mux_1|Mux1~3, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux1~6\, reg_blk|read_mux_1|Mux1~6, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux1~9\, reg_blk|read_mux_1|Mux1~9, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux1~19\, reg_blk|read_mux_1|Mux1~19, mips_one_cycle, 1
instance = comp, \alu_source_mux|output[29]~66\, alu_source_mux|output[29]~66, mips_one_cycle, 1
instance = comp, \alu_source_mux|output[26]~69\, alu_source_mux|output[26]~69, mips_one_cycle, 1
instance = comp, \alu_source_mux|output[25]~70\, alu_source_mux|output[25]~70, mips_one_cycle, 1
instance = comp, \alu_source_mux|output[19]~76\, alu_source_mux|output[19]~76, mips_one_cycle, 1
instance = comp, \alu|slt_unit|LessThan0~1\, alu|slt_unit|LessThan0~1, mips_one_cycle, 1
instance = comp, \alu|slt_unit|LessThan0~3\, alu|slt_unit|LessThan0~3, mips_one_cycle, 1
instance = comp, \alu|slt_unit|LessThan0~5\, alu|slt_unit|LessThan0~5, mips_one_cycle, 1
instance = comp, \alu|slt_unit|LessThan0~7\, alu|slt_unit|LessThan0~7, mips_one_cycle, 1
instance = comp, \alu|slt_unit|LessThan0~9\, alu|slt_unit|LessThan0~9, mips_one_cycle, 1
instance = comp, \alu|slt_unit|LessThan0~11\, alu|slt_unit|LessThan0~11, mips_one_cycle, 1
instance = comp, \alu|slt_unit|LessThan0~13\, alu|slt_unit|LessThan0~13, mips_one_cycle, 1
instance = comp, \alu|slt_unit|LessThan0~15\, alu|slt_unit|LessThan0~15, mips_one_cycle, 1
instance = comp, \alu|slt_unit|LessThan0~17\, alu|slt_unit|LessThan0~17, mips_one_cycle, 1
instance = comp, \alu|slt_unit|LessThan0~19\, alu|slt_unit|LessThan0~19, mips_one_cycle, 1
instance = comp, \alu|slt_unit|LessThan0~21\, alu|slt_unit|LessThan0~21, mips_one_cycle, 1
instance = comp, \alu|slt_unit|LessThan0~23\, alu|slt_unit|LessThan0~23, mips_one_cycle, 1
instance = comp, \alu|slt_unit|LessThan0~25\, alu|slt_unit|LessThan0~25, mips_one_cycle, 1
instance = comp, \alu|slt_unit|LessThan0~27\, alu|slt_unit|LessThan0~27, mips_one_cycle, 1
instance = comp, \alu|slt_unit|LessThan0~29\, alu|slt_unit|LessThan0~29, mips_one_cycle, 1
instance = comp, \alu|slt_unit|LessThan0~31\, alu|slt_unit|LessThan0~31, mips_one_cycle, 1
instance = comp, \alu|slt_unit|LessThan0~33\, alu|slt_unit|LessThan0~33, mips_one_cycle, 1
instance = comp, \alu|slt_unit|LessThan0~35\, alu|slt_unit|LessThan0~35, mips_one_cycle, 1
instance = comp, \alu|slt_unit|LessThan0~37\, alu|slt_unit|LessThan0~37, mips_one_cycle, 1
instance = comp, \alu|slt_unit|LessThan0~39\, alu|slt_unit|LessThan0~39, mips_one_cycle, 1
instance = comp, \alu|slt_unit|LessThan0~41\, alu|slt_unit|LessThan0~41, mips_one_cycle, 1
instance = comp, \alu|slt_unit|LessThan0~43\, alu|slt_unit|LessThan0~43, mips_one_cycle, 1
instance = comp, \alu|slt_unit|LessThan0~45\, alu|slt_unit|LessThan0~45, mips_one_cycle, 1
instance = comp, \alu|slt_unit|LessThan0~47\, alu|slt_unit|LessThan0~47, mips_one_cycle, 1
instance = comp, \alu|slt_unit|LessThan0~49\, alu|slt_unit|LessThan0~49, mips_one_cycle, 1
instance = comp, \alu|slt_unit|LessThan0~51\, alu|slt_unit|LessThan0~51, mips_one_cycle, 1
instance = comp, \alu|slt_unit|LessThan0~53\, alu|slt_unit|LessThan0~53, mips_one_cycle, 1
instance = comp, \alu|slt_unit|LessThan0~55\, alu|slt_unit|LessThan0~55, mips_one_cycle, 1
instance = comp, \alu|slt_unit|LessThan0~57\, alu|slt_unit|LessThan0~57, mips_one_cycle, 1
instance = comp, \alu|slt_unit|LessThan0~59\, alu|slt_unit|LessThan0~59, mips_one_cycle, 1
instance = comp, \alu|slt_unit|LessThan0~61\, alu|slt_unit|LessThan0~61, mips_one_cycle, 1
instance = comp, \alu|slt_unit|LessThan0~62\, alu|slt_unit|LessThan0~62, mips_one_cycle, 1
instance = comp, \alu|func_mux_unit|Mux31~2\, alu|func_mux_unit|Mux31~2, mips_one_cycle, 1
instance = comp, \alu|func_mux_unit|Mux31~3\, alu|func_mux_unit|Mux31~3, mips_one_cycle, 1
instance = comp, \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a0\, data_cache|block_1|altsyncram_component|auto_generated|ram_block1a0, mips_one_cycle, 1
instance = comp, \regblk_data_in_mux|output[0]~0\, regblk_data_in_mux|output[0]~0, mips_one_cycle, 1
instance = comp, \reg_blk|register_31|data_out[0]~feeder\, reg_blk|register_31|data_out[0]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_31|data_out[0]\, reg_blk|register_31|data_out[0], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux31~11\, reg_blk|read_mux_2|Mux31~11, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux31~12\, reg_blk|read_mux_2|Mux31~12, mips_one_cycle, 1
instance = comp, \reg_blk|register_22|data_out[0]~feeder\, reg_blk|register_22|data_out[0]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_22|data_out[0]\, reg_blk|register_22|data_out[0], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux31~4\, reg_blk|read_mux_2|Mux31~4, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux31~5\, reg_blk|read_mux_2|Mux31~5, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux31~6\, reg_blk|read_mux_2|Mux31~6, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux31~7\, reg_blk|read_mux_2|Mux31~7, mips_one_cycle, 1
instance = comp, \reg_blk|register_20|data_out[0]~feeder\, reg_blk|register_20|data_out[0]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_20|data_out[0]\, reg_blk|register_20|data_out[0], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux31~8\, reg_blk|read_mux_2|Mux31~8, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux31~9\, reg_blk|read_mux_2|Mux31~9, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux31~10\, reg_blk|read_mux_2|Mux31~10, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux31~13\, reg_blk|read_mux_2|Mux31~13, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux31~19\, reg_blk|read_mux_2|Mux31~19, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux31~20\, reg_blk|read_mux_2|Mux31~20, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux31~26\, reg_blk|read_mux_2|Mux31~26, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux31~14\, reg_blk|read_mux_2|Mux31~14, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux31~21\, reg_blk|read_mux_2|Mux31~21, mips_one_cycle, 1
instance = comp, \reg_blk|register_6|data_out[0]~feeder\, reg_blk|register_6|data_out[0]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_6|data_out[0]\, reg_blk|register_6|data_out[0], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux31~15\, reg_blk|read_mux_2|Mux31~15, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux31~16\, reg_blk|read_mux_2|Mux31~16, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux31~17\, reg_blk|read_mux_2|Mux31~17, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux31~18\, reg_blk|read_mux_2|Mux31~18, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux31~22\, reg_blk|read_mux_2|Mux31~22, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux31~25\, reg_blk|read_mux_2|Mux31~25, mips_one_cycle, 1
instance = comp, \regblk_data_in_mux|output[1]~1\, regblk_data_in_mux|output[1]~1, mips_one_cycle, 1
instance = comp, \reg_blk|register_2|data_out[1]~feeder\, reg_blk|register_2|data_out[1]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_2|data_out[1]\, reg_blk|register_2|data_out[1], mips_one_cycle, 1
instance = comp, \reg_blk|register_3|data_out[1]~feeder\, reg_blk|register_3|data_out[1]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_3|data_out[1]\, reg_blk|register_3|data_out[1], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux30~12\, reg_blk|read_mux_2|Mux30~12, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux30~13\, reg_blk|read_mux_2|Mux30~13, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux30~14\, reg_blk|read_mux_2|Mux30~14, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux30~15\, reg_blk|read_mux_2|Mux30~15, mips_one_cycle, 1
instance = comp, \reg_blk|register_21|data_out[1]\, reg_blk|register_21|data_out[1], mips_one_cycle, 1
instance = comp, \reg_blk|register_17|data_out[1]\, reg_blk|register_17|data_out[1], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux30~2\, reg_blk|read_mux_2|Mux30~2, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux30~3\, reg_blk|read_mux_2|Mux30~3, mips_one_cycle, 1
instance = comp, \reg_blk|register_27|data_out[1]\, reg_blk|register_27|data_out[1], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux30~9\, reg_blk|read_mux_2|Mux30~9, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux30~10\, reg_blk|read_mux_2|Mux30~10, mips_one_cycle, 1
instance = comp, \reg_blk|register_16|data_out[1]\, reg_blk|register_16|data_out[1], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux30~6\, reg_blk|read_mux_2|Mux30~6, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux30~7\, reg_blk|read_mux_2|Mux30~7, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux30~4\, reg_blk|read_mux_2|Mux30~4, mips_one_cycle, 1
instance = comp, \reg_blk|register_30|data_out[1]~feeder\, reg_blk|register_30|data_out[1]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_30|data_out[1]\, reg_blk|register_30|data_out[1], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux30~5\, reg_blk|read_mux_2|Mux30~5, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux30~8\, reg_blk|read_mux_2|Mux30~8, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux30~11\, reg_blk|read_mux_2|Mux30~11, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux30~16\, reg_blk|read_mux_2|Mux30~16, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux30~1\, reg_blk|read_mux_2|Mux30~1, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux30~19\, reg_blk|read_mux_2|Mux30~19, mips_one_cycle, 1
instance = comp, \alu|addsub_unit|sub_inv|output[1]\, alu|addsub_unit|sub_inv|output[1], mips_one_cycle, 1
instance = comp, \alu|addsub_unit|addder|bit_0|and_2|output\, alu|addsub_unit|addder|bit_0|and_2|output, mips_one_cycle, 1
instance = comp, \alu|addsub_unit|addder|bit_1|or_1|output~0\, alu|addsub_unit|addder|bit_1|or_1|output~0, mips_one_cycle, 1
instance = comp, \alu|func_mux_unit|Mux29~3\, alu|func_mux_unit|Mux29~3, mips_one_cycle, 1
instance = comp, \alu|func_mux_unit|Mux29~4\, alu|func_mux_unit|Mux29~4, mips_one_cycle, 1
instance = comp, \alu|func_mux_unit|Mux29~2\, alu|func_mux_unit|Mux29~2, mips_one_cycle, 1
instance = comp, \reg_blk|register_13|data_out[2]\, reg_blk|register_13|data_out[2], mips_one_cycle, 1
instance = comp, \reg_blk|register_12|data_out[2]\, reg_blk|register_12|data_out[2], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux29~17\, reg_blk|read_mux_2|Mux29~17, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux29~18\, reg_blk|read_mux_2|Mux29~18, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux29~19\, reg_blk|read_mux_2|Mux29~19, mips_one_cycle, 1
instance = comp, \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a2\, data_cache|block_1|altsyncram_component|auto_generated|ram_block1a2, mips_one_cycle, 1
instance = comp, \regblk_data_in_mux|output[2]~2\, regblk_data_in_mux|output[2]~2, mips_one_cycle, 1
instance = comp, \reg_blk|register_14|data_out[2]~feeder\, reg_blk|register_14|data_out[2]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_14|data_out[2]\, reg_blk|register_14|data_out[2], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux29~17\, reg_blk|read_mux_1|Mux29~17, mips_one_cycle, 1
instance = comp, \reg_blk|register_15|data_out[2]~feeder\, reg_blk|register_15|data_out[2]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_15|data_out[2]\, reg_blk|register_15|data_out[2], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux29~18\, reg_blk|read_mux_1|Mux29~18, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux29~0\, reg_blk|read_mux_1|Mux29~0, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux29~1\, reg_blk|read_mux_1|Mux29~1, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux29~12\, reg_blk|read_mux_1|Mux29~12, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux29~13\, reg_blk|read_mux_1|Mux29~13, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux29~14\, reg_blk|read_mux_1|Mux29~14, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux29~15\, reg_blk|read_mux_1|Mux29~15, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux29~4\, reg_blk|read_mux_1|Mux29~4, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux29~5\, reg_blk|read_mux_1|Mux29~5, mips_one_cycle, 1
instance = comp, \reg_blk|register_20|data_out[2]\, reg_blk|register_20|data_out[2], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux29~6\, reg_blk|read_mux_1|Mux29~6, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux29~7\, reg_blk|read_mux_1|Mux29~7, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux29~8\, reg_blk|read_mux_1|Mux29~8, mips_one_cycle, 1
instance = comp, \reg_blk|register_25|data_out[2]~feeder\, reg_blk|register_25|data_out[2]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_25|data_out[2]\, reg_blk|register_25|data_out[2], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux29~2\, reg_blk|read_mux_1|Mux29~2, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux29~3\, reg_blk|read_mux_1|Mux29~3, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux29~10\, reg_blk|read_mux_1|Mux29~10, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux29~11\, reg_blk|read_mux_1|Mux29~11, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux29~16\, reg_blk|read_mux_1|Mux29~16, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux29~19\, reg_blk|read_mux_1|Mux29~19, mips_one_cycle, 1
instance = comp, \alu|addsub_unit|addder|bit_2|or_1|output~0\, alu|addsub_unit|addder|bit_2|or_1|output~0, mips_one_cycle, 1
instance = comp, \alu|func_mux_unit|Mux28~3\, alu|func_mux_unit|Mux28~3, mips_one_cycle, 1
instance = comp, \alu|func_mux_unit|Mux28~4\, alu|func_mux_unit|Mux28~4, mips_one_cycle, 1
instance = comp, \alu|func_mux_unit|Mux28~2\, alu|func_mux_unit|Mux28~2, mips_one_cycle, 1
instance = comp, \regblk_data_in_mux|output[3]~3\, regblk_data_in_mux|output[3]~3, mips_one_cycle, 1
instance = comp, \reg_blk|register_3|data_out[3]\, reg_blk|register_3|data_out[3], mips_one_cycle, 1
instance = comp, \reg_blk|register_5|data_out[3]\, reg_blk|register_5|data_out[3], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux28~12\, reg_blk|read_mux_1|Mux28~12, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux28~13\, reg_blk|read_mux_1|Mux28~13, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux28~14\, reg_blk|read_mux_1|Mux28~14, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux28~15\, reg_blk|read_mux_1|Mux28~15, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux28~16\, reg_blk|read_mux_1|Mux28~16, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux28~7\, reg_blk|read_mux_1|Mux28~7, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux28~8\, reg_blk|read_mux_1|Mux28~8, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux28~0\, reg_blk|read_mux_1|Mux28~0, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux28~1\, reg_blk|read_mux_1|Mux28~1, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux28~3\, reg_blk|read_mux_1|Mux28~3, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux28~5\, reg_blk|read_mux_1|Mux28~5, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux28~6\, reg_blk|read_mux_1|Mux28~6, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux28~9\, reg_blk|read_mux_1|Mux28~9, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux28~19\, reg_blk|read_mux_1|Mux28~19, mips_one_cycle, 1
instance = comp, \alu|addsub_unit|addder|bit_3|or_1|output~0\, alu|addsub_unit|addder|bit_3|or_1|output~0, mips_one_cycle, 1
instance = comp, \alu|func_mux_unit|Mux27~4\, alu|func_mux_unit|Mux27~4, mips_one_cycle, 1
instance = comp, \alu|func_mux_unit|Mux27~2\, alu|func_mux_unit|Mux27~2, mips_one_cycle, 1
instance = comp, \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a4\, data_cache|block_1|altsyncram_component|auto_generated|ram_block1a4, mips_one_cycle, 1
instance = comp, \regblk_data_in_mux|output[4]~4\, regblk_data_in_mux|output[4]~4, mips_one_cycle, 1
instance = comp, \reg_blk|register_12|data_out[4]\, reg_blk|register_12|data_out[4], mips_one_cycle, 1
instance = comp, \reg_blk|register_13|data_out[4]\, reg_blk|register_13|data_out[4], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux27~17\, reg_blk|read_mux_2|Mux27~17, mips_one_cycle, 1
instance = comp, \reg_blk|register_14|data_out[4]~feeder\, reg_blk|register_14|data_out[4]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_14|data_out[4]\, reg_blk|register_14|data_out[4], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux27~18\, reg_blk|read_mux_2|Mux27~18, mips_one_cycle, 1
instance = comp, \reg_blk|register_25|data_out[4]~feeder\, reg_blk|register_25|data_out[4]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_25|data_out[4]\, reg_blk|register_25|data_out[4], mips_one_cycle, 1
instance = comp, \reg_blk|register_17|data_out[4]\, reg_blk|register_17|data_out[4], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux27~2\, reg_blk|read_mux_2|Mux27~2, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux27~3\, reg_blk|read_mux_2|Mux27~3, mips_one_cycle, 1
instance = comp, \reg_blk|register_16|data_out[4]\, reg_blk|register_16|data_out[4], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux27~4\, reg_blk|read_mux_2|Mux27~4, mips_one_cycle, 1
instance = comp, \reg_blk|register_28|data_out[4]~feeder\, reg_blk|register_28|data_out[4]~feeder, mips_one_cycle, 1
instance = comp, \reg_blk|register_28|data_out[4]\, reg_blk|register_28|data_out[4], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux27~5\, reg_blk|read_mux_2|Mux27~5, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux27~6\, reg_blk|read_mux_2|Mux27~6, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux27~7\, reg_blk|read_mux_2|Mux27~7, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux27~8\, reg_blk|read_mux_2|Mux27~8, mips_one_cycle, 1
instance = comp, \reg_blk|register_26|data_out[4]\, reg_blk|register_26|data_out[4], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux27~1\, reg_blk|read_mux_2|Mux27~1, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux27~9\, reg_blk|read_mux_2|Mux27~9, mips_one_cycle, 1
instance = comp, \reg_blk|register_2|data_out[4]\, reg_blk|register_2|data_out[4], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux27~12\, reg_blk|read_mux_2|Mux27~12, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux27~13\, reg_blk|read_mux_2|Mux27~13, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux27~14\, reg_blk|read_mux_2|Mux27~14, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux27~15\, reg_blk|read_mux_2|Mux27~15, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux27~11\, reg_blk|read_mux_2|Mux27~11, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux27~16\, reg_blk|read_mux_2|Mux27~16, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_2|Mux27~19\, reg_blk|read_mux_2|Mux27~19, mips_one_cycle, 1
instance = comp, \regblk_data_in_mux|output[5]~5\, regblk_data_in_mux|output[5]~5, mips_one_cycle, 1
instance = comp, \reg_blk|register_9|data_out[5]\, reg_blk|register_9|data_out[5], mips_one_cycle, 1
instance = comp, \reg_blk|register_10|data_out[5]\, reg_blk|register_10|data_out[5], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux26~10\, reg_blk|read_mux_1|Mux26~10, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux26~11\, reg_blk|read_mux_1|Mux26~11, mips_one_cycle, 1
instance = comp, \reg_blk|register_7|data_out[5]\, reg_blk|register_7|data_out[5], mips_one_cycle, 1
instance = comp, \reg_blk|register_6|data_out[5]\, reg_blk|register_6|data_out[5], mips_one_cycle, 1
instance = comp, \reg_blk|register_5|data_out[5]\, reg_blk|register_5|data_out[5], mips_one_cycle, 1
instance = comp, \reg_blk|register_4|data_out[5]\, reg_blk|register_4|data_out[5], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux26~12\, reg_blk|read_mux_1|Mux26~12, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux26~13\, reg_blk|read_mux_1|Mux26~13, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux26~14\, reg_blk|read_mux_1|Mux26~14, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux26~15\, reg_blk|read_mux_1|Mux26~15, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux26~16\, reg_blk|read_mux_1|Mux26~16, mips_one_cycle, 1
instance = comp, \reg_blk|register_30|data_out[5]\, reg_blk|register_30|data_out[5], mips_one_cycle, 1
instance = comp, \reg_blk|register_26|data_out[5]\, reg_blk|register_26|data_out[5], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux26~1\, reg_blk|read_mux_1|Mux26~1, mips_one_cycle, 1
instance = comp, \reg_blk|register_31|data_out[5]\, reg_blk|register_31|data_out[5], mips_one_cycle, 1
instance = comp, \reg_blk|register_27|data_out[5]\, reg_blk|register_27|data_out[5], mips_one_cycle, 1
instance = comp, \reg_blk|register_19|data_out[5]\, reg_blk|register_19|data_out[5], mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux26~7\, reg_blk|read_mux_1|Mux26~7, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux26~8\, reg_blk|read_mux_1|Mux26~8, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux26~2\, reg_blk|read_mux_1|Mux26~2, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux26~3\, reg_blk|read_mux_1|Mux26~3, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux26~4\, reg_blk|read_mux_1|Mux26~4, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux26~5\, reg_blk|read_mux_1|Mux26~5, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux26~6\, reg_blk|read_mux_1|Mux26~6, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux26~9\, reg_blk|read_mux_1|Mux26~9, mips_one_cycle, 1
instance = comp, \reg_blk|read_mux_1|Mux26~19\, reg_blk|read_mux_1|Mux26~19, mips_one_cycle, 1
instance = comp, \alu|func_mux_unit|Mux26~4\, alu|func_mux_unit|Mux26~4, mips_one_cycle, 1
instance = comp, \alu|func_mux_unit|Mux26~2\, alu|func_mux_unit|Mux26~2, mips_one_cycle, 1
instance = comp, \alu|Equal0~10\, alu|Equal0~10, mips_one_cycle, 1
instance = comp, \alu|Equal0~11\, alu|Equal0~11, mips_one_cycle, 1
instance = comp, \alu|func_mux_unit|Mux16~3\, alu|func_mux_unit|Mux16~3, mips_one_cycle, 1
instance = comp, \alu|func_mux_unit|Mux16~4\, alu|func_mux_unit|Mux16~4, mips_one_cycle, 1
instance = comp, \alu|func_mux_unit|Mux16~2\, alu|func_mux_unit|Mux16~2, mips_one_cycle, 1
instance = comp, \alu|Equal0~6\, alu|Equal0~6, mips_one_cycle, 1
instance = comp, \alu|func_mux_unit|Mux11~4\, alu|func_mux_unit|Mux11~4, mips_one_cycle, 1
instance = comp, \alu|func_mux_unit|Mux11~2\, alu|func_mux_unit|Mux11~2, mips_one_cycle, 1
instance = comp, \alu|Equal0~5\, alu|Equal0~5, mips_one_cycle, 1
instance = comp, \alu|func_mux_unit|Mux13~3\, alu|func_mux_unit|Mux13~3, mips_one_cycle, 1
instance = comp, \alu|func_mux_unit|Mux13~4\, alu|func_mux_unit|Mux13~4, mips_one_cycle, 1
instance = comp, \alu|func_mux_unit|Mux13~2\, alu|func_mux_unit|Mux13~2, mips_one_cycle, 1
instance = comp, \alu|Equal0~7\, alu|Equal0~7, mips_one_cycle, 1
instance = comp, \alu|Equal0~8\, alu|Equal0~8, mips_one_cycle, 1
instance = comp, \alu|Equal0~12\, alu|Equal0~12, mips_one_cycle, 1
instance = comp, \alu|func_mux_unit|Mux1~6\, alu|func_mux_unit|Mux1~6, mips_one_cycle, 1
instance = comp, \alu|func_mux_unit|Mux1~2\, alu|func_mux_unit|Mux1~2, mips_one_cycle, 1
instance = comp, \alu|func_mux_unit|Mux1~4\, alu|func_mux_unit|Mux1~4, mips_one_cycle, 1
instance = comp, \alu|func_mux_unit|Mux1~5\, alu|func_mux_unit|Mux1~5, mips_one_cycle, 1
instance = comp, \alu|func_mux_unit|Mux6~6\, alu|func_mux_unit|Mux6~6, mips_one_cycle, 1
instance = comp, \alu|func_mux_unit|Mux6~4\, alu|func_mux_unit|Mux6~4, mips_one_cycle, 1
instance = comp, \alu|Equal0~0\, alu|Equal0~0, mips_one_cycle, 1
instance = comp, \alu|Equal0~1\, alu|Equal0~1, mips_one_cycle, 1
instance = comp, \alu|Equal0~2\, alu|Equal0~2, mips_one_cycle, 1
instance = comp, \alu|Equal0~3\, alu|Equal0~3, mips_one_cycle, 1
instance = comp, \alu|Equal0~4\, alu|Equal0~4, mips_one_cycle, 1
instance = comp, \controller|ctrl_pc_source~0\, controller|ctrl_pc_source~0, mips_one_cycle, 1
instance = comp, \pc_register|data_out[1]~0\, pc_register|data_out[1]~0, mips_one_cycle, 1
instance = comp, \pc_register|data_out[1]\, pc_register|data_out[1], mips_one_cycle, 1
instance = comp, \pc_rst_mux|output[0]~0\, pc_rst_mux|output[0]~0, mips_one_cycle, 1
instance = comp, \pc_rst_mux|output[0]~1\, pc_rst_mux|output[0]~1, mips_one_cycle, 1
instance = comp, \pc_rst_mux|output[0]~2\, pc_rst_mux|output[0]~2, mips_one_cycle, 1
instance = comp, \pc_register|data_out[0]\, pc_register|data_out[0], mips_one_cycle, 1
instance = comp, \program_counter[0]~I\, program_counter[0], mips_one_cycle, 1
instance = comp, \program_counter[1]~I\, program_counter[1], mips_one_cycle, 1
instance = comp, \program_counter[2]~I\, program_counter[2], mips_one_cycle, 1
instance = comp, \program_counter[3]~I\, program_counter[3], mips_one_cycle, 1
instance = comp, \program_counter[4]~I\, program_counter[4], mips_one_cycle, 1
instance = comp, \program_counter[5]~I\, program_counter[5], mips_one_cycle, 1
instance = comp, \program_counter[6]~I\, program_counter[6], mips_one_cycle, 1
instance = comp, \program_counter[7]~I\, program_counter[7], mips_one_cycle, 1
instance = comp, \program_counter[8]~I\, program_counter[8], mips_one_cycle, 1
instance = comp, \program_counter[9]~I\, program_counter[9], mips_one_cycle, 1
instance = comp, \ins_cache_output[0]~I\, ins_cache_output[0], mips_one_cycle, 1
instance = comp, \ins_cache_output[1]~I\, ins_cache_output[1], mips_one_cycle, 1
instance = comp, \ins_cache_output[2]~I\, ins_cache_output[2], mips_one_cycle, 1
instance = comp, \ins_cache_output[3]~I\, ins_cache_output[3], mips_one_cycle, 1
instance = comp, \ins_cache_output[4]~I\, ins_cache_output[4], mips_one_cycle, 1
instance = comp, \ins_cache_output[5]~I\, ins_cache_output[5], mips_one_cycle, 1
instance = comp, \ins_cache_output[6]~I\, ins_cache_output[6], mips_one_cycle, 1
instance = comp, \ins_cache_output[7]~I\, ins_cache_output[7], mips_one_cycle, 1
instance = comp, \ins_cache_output[8]~I\, ins_cache_output[8], mips_one_cycle, 1
instance = comp, \ins_cache_output[9]~I\, ins_cache_output[9], mips_one_cycle, 1
instance = comp, \ins_cache_output[10]~I\, ins_cache_output[10], mips_one_cycle, 1
instance = comp, \ins_cache_output[11]~I\, ins_cache_output[11], mips_one_cycle, 1
instance = comp, \ins_cache_output[12]~I\, ins_cache_output[12], mips_one_cycle, 1
instance = comp, \ins_cache_output[13]~I\, ins_cache_output[13], mips_one_cycle, 1
instance = comp, \ins_cache_output[14]~I\, ins_cache_output[14], mips_one_cycle, 1
instance = comp, \ins_cache_output[15]~I\, ins_cache_output[15], mips_one_cycle, 1
instance = comp, \ins_cache_output[16]~I\, ins_cache_output[16], mips_one_cycle, 1
instance = comp, \ins_cache_output[17]~I\, ins_cache_output[17], mips_one_cycle, 1
instance = comp, \ins_cache_output[18]~I\, ins_cache_output[18], mips_one_cycle, 1
instance = comp, \ins_cache_output[19]~I\, ins_cache_output[19], mips_one_cycle, 1
instance = comp, \ins_cache_output[20]~I\, ins_cache_output[20], mips_one_cycle, 1
instance = comp, \ins_cache_output[21]~I\, ins_cache_output[21], mips_one_cycle, 1
instance = comp, \ins_cache_output[22]~I\, ins_cache_output[22], mips_one_cycle, 1
instance = comp, \ins_cache_output[23]~I\, ins_cache_output[23], mips_one_cycle, 1
instance = comp, \ins_cache_output[24]~I\, ins_cache_output[24], mips_one_cycle, 1
instance = comp, \ins_cache_output[25]~I\, ins_cache_output[25], mips_one_cycle, 1
instance = comp, \ins_cache_output[26]~I\, ins_cache_output[26], mips_one_cycle, 1
instance = comp, \ins_cache_output[27]~I\, ins_cache_output[27], mips_one_cycle, 1
instance = comp, \ins_cache_output[28]~I\, ins_cache_output[28], mips_one_cycle, 1
instance = comp, \ins_cache_output[29]~I\, ins_cache_output[29], mips_one_cycle, 1
instance = comp, \ins_cache_output[30]~I\, ins_cache_output[30], mips_one_cycle, 1
instance = comp, \ins_cache_output[31]~I\, ins_cache_output[31], mips_one_cycle, 1
instance = comp, \data_cache_input[0]~I\, data_cache_input[0], mips_one_cycle, 1
instance = comp, \data_cache_input[1]~I\, data_cache_input[1], mips_one_cycle, 1
instance = comp, \data_cache_input[2]~I\, data_cache_input[2], mips_one_cycle, 1
instance = comp, \data_cache_input[3]~I\, data_cache_input[3], mips_one_cycle, 1
instance = comp, \data_cache_input[4]~I\, data_cache_input[4], mips_one_cycle, 1
instance = comp, \data_cache_input[5]~I\, data_cache_input[5], mips_one_cycle, 1
instance = comp, \data_cache_input[6]~I\, data_cache_input[6], mips_one_cycle, 1
instance = comp, \data_cache_input[7]~I\, data_cache_input[7], mips_one_cycle, 1
instance = comp, \data_cache_input[8]~I\, data_cache_input[8], mips_one_cycle, 1
instance = comp, \data_cache_input[9]~I\, data_cache_input[9], mips_one_cycle, 1
instance = comp, \data_cache_input[10]~I\, data_cache_input[10], mips_one_cycle, 1
instance = comp, \data_cache_input[11]~I\, data_cache_input[11], mips_one_cycle, 1
instance = comp, \data_cache_input[12]~I\, data_cache_input[12], mips_one_cycle, 1
instance = comp, \data_cache_input[13]~I\, data_cache_input[13], mips_one_cycle, 1
instance = comp, \data_cache_input[14]~I\, data_cache_input[14], mips_one_cycle, 1
instance = comp, \data_cache_input[15]~I\, data_cache_input[15], mips_one_cycle, 1
instance = comp, \data_cache_input[16]~I\, data_cache_input[16], mips_one_cycle, 1
instance = comp, \data_cache_input[17]~I\, data_cache_input[17], mips_one_cycle, 1
instance = comp, \data_cache_input[18]~I\, data_cache_input[18], mips_one_cycle, 1
instance = comp, \data_cache_input[19]~I\, data_cache_input[19], mips_one_cycle, 1
instance = comp, \data_cache_input[20]~I\, data_cache_input[20], mips_one_cycle, 1
instance = comp, \data_cache_input[21]~I\, data_cache_input[21], mips_one_cycle, 1
instance = comp, \data_cache_input[22]~I\, data_cache_input[22], mips_one_cycle, 1
instance = comp, \data_cache_input[23]~I\, data_cache_input[23], mips_one_cycle, 1
instance = comp, \data_cache_input[24]~I\, data_cache_input[24], mips_one_cycle, 1
instance = comp, \data_cache_input[25]~I\, data_cache_input[25], mips_one_cycle, 1
instance = comp, \data_cache_input[26]~I\, data_cache_input[26], mips_one_cycle, 1
instance = comp, \data_cache_input[27]~I\, data_cache_input[27], mips_one_cycle, 1
instance = comp, \data_cache_input[28]~I\, data_cache_input[28], mips_one_cycle, 1
instance = comp, \data_cache_input[29]~I\, data_cache_input[29], mips_one_cycle, 1
instance = comp, \data_cache_input[30]~I\, data_cache_input[30], mips_one_cycle, 1
instance = comp, \data_cache_input[31]~I\, data_cache_input[31], mips_one_cycle, 1
instance = comp, \data_cache_output[0]~I\, data_cache_output[0], mips_one_cycle, 1
instance = comp, \data_cache_output[1]~I\, data_cache_output[1], mips_one_cycle, 1
instance = comp, \data_cache_output[2]~I\, data_cache_output[2], mips_one_cycle, 1
instance = comp, \data_cache_output[3]~I\, data_cache_output[3], mips_one_cycle, 1
instance = comp, \data_cache_output[4]~I\, data_cache_output[4], mips_one_cycle, 1
instance = comp, \data_cache_output[5]~I\, data_cache_output[5], mips_one_cycle, 1
instance = comp, \data_cache_output[6]~I\, data_cache_output[6], mips_one_cycle, 1
instance = comp, \data_cache_output[7]~I\, data_cache_output[7], mips_one_cycle, 1
instance = comp, \data_cache_output[8]~I\, data_cache_output[8], mips_one_cycle, 1
instance = comp, \data_cache_output[9]~I\, data_cache_output[9], mips_one_cycle, 1
instance = comp, \data_cache_output[10]~I\, data_cache_output[10], mips_one_cycle, 1
instance = comp, \data_cache_output[11]~I\, data_cache_output[11], mips_one_cycle, 1
instance = comp, \data_cache_output[12]~I\, data_cache_output[12], mips_one_cycle, 1
instance = comp, \data_cache_output[13]~I\, data_cache_output[13], mips_one_cycle, 1
instance = comp, \data_cache_output[14]~I\, data_cache_output[14], mips_one_cycle, 1
instance = comp, \data_cache_output[15]~I\, data_cache_output[15], mips_one_cycle, 1
instance = comp, \data_cache_output[16]~I\, data_cache_output[16], mips_one_cycle, 1
instance = comp, \data_cache_output[17]~I\, data_cache_output[17], mips_one_cycle, 1
instance = comp, \data_cache_output[18]~I\, data_cache_output[18], mips_one_cycle, 1
instance = comp, \data_cache_output[19]~I\, data_cache_output[19], mips_one_cycle, 1
instance = comp, \data_cache_output[20]~I\, data_cache_output[20], mips_one_cycle, 1
instance = comp, \data_cache_output[21]~I\, data_cache_output[21], mips_one_cycle, 1
instance = comp, \data_cache_output[22]~I\, data_cache_output[22], mips_one_cycle, 1
instance = comp, \data_cache_output[23]~I\, data_cache_output[23], mips_one_cycle, 1
instance = comp, \data_cache_output[24]~I\, data_cache_output[24], mips_one_cycle, 1
instance = comp, \data_cache_output[25]~I\, data_cache_output[25], mips_one_cycle, 1
instance = comp, \data_cache_output[26]~I\, data_cache_output[26], mips_one_cycle, 1
instance = comp, \data_cache_output[27]~I\, data_cache_output[27], mips_one_cycle, 1
instance = comp, \data_cache_output[28]~I\, data_cache_output[28], mips_one_cycle, 1
instance = comp, \data_cache_output[29]~I\, data_cache_output[29], mips_one_cycle, 1
instance = comp, \data_cache_output[30]~I\, data_cache_output[30], mips_one_cycle, 1
instance = comp, \data_cache_output[31]~I\, data_cache_output[31], mips_one_cycle, 1
