#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed May 25 12:43:54 2022
# Process ID: 1260
# Current directory: C:/Users/julia/Documents/JULIA/MISEA/EXPII/EXPII/EXPII.runs/synth_1
# Command line: vivado.exe -log sistema.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source sistema.tcl
# Log file: C:/Users/julia/Documents/JULIA/MISEA/EXPII/EXPII/EXPII.runs/synth_1/sistema.vds
# Journal file: C:/Users/julia/Documents/JULIA/MISEA/EXPII/EXPII/EXPII.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source sistema.tcl -notrace
Command: synth_design -top sistema -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4744 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 818.578 ; gain = 177.488
---------------------------------------------------------------------------------
WARNING: [Synth 8-1565] actual for formal port reset is neither a static name nor a globally static expression [C:/Users/julia/Documents/JULIA/MISEA/EXPII/EXPII/Sources/VGA/sistema.vhd:183]
INFO: [Synth 8-638] synthesizing module 'sistema' [C:/Users/julia/Documents/JULIA/MISEA/EXPII/EXPII/Sources/VGA/sistema.vhd:20]
INFO: [Synth 8-3491] module 'vga' declared at 'C:/Users/julia/Documents/JULIA/MISEA/EXPII/vga.vhd:35' bound to instance 'driver' of component 'vga' [C:/Users/julia/Documents/JULIA/MISEA/EXPII/EXPII/Sources/VGA/sistema.vhd:127]
INFO: [Synth 8-638] synthesizing module 'vga' [C:/Users/julia/Documents/JULIA/MISEA/EXPII/vga.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'vga' (1#1) [C:/Users/julia/Documents/JULIA/MISEA/EXPII/vga.vhd:47]
INFO: [Synth 8-3491] module 'draw' declared at 'C:/Users/julia/Documents/JULIA/MISEA/EXPII/EXPII/Sources/VGA/draw.vhd:7' bound to instance 'circuit' of component 'draw' [C:/Users/julia/Documents/JULIA/MISEA/EXPII/EXPII/Sources/VGA/sistema.vhd:140]
INFO: [Synth 8-638] synthesizing module 'draw' [C:/Users/julia/Documents/JULIA/MISEA/EXPII/EXPII/Sources/VGA/draw.vhd:18]
WARNING: [Synth 8-614] signal 'counter_edgeX' is read in the process but is not in the sensitivity list [C:/Users/julia/Documents/JULIA/MISEA/EXPII/EXPII/Sources/VGA/draw.vhd:146]
WARNING: [Synth 8-614] signal 'ejeXval' is read in the process but is not in the sensitivity list [C:/Users/julia/Documents/JULIA/MISEA/EXPII/EXPII/Sources/VGA/draw.vhd:146]
WARNING: [Synth 8-614] signal 'counter_num' is read in the process but is not in the sensitivity list [C:/Users/julia/Documents/JULIA/MISEA/EXPII/EXPII/Sources/VGA/draw.vhd:146]
WARNING: [Synth 8-614] signal 'counter_edgeY' is read in the process but is not in the sensitivity list [C:/Users/julia/Documents/JULIA/MISEA/EXPII/EXPII/Sources/VGA/draw.vhd:146]
WARNING: [Synth 8-614] signal 'ejeYval' is read in the process but is not in the sensitivity list [C:/Users/julia/Documents/JULIA/MISEA/EXPII/EXPII/Sources/VGA/draw.vhd:146]
WARNING: [Synth 8-614] signal 'offset' is read in the process but is not in the sensitivity list [C:/Users/julia/Documents/JULIA/MISEA/EXPII/EXPII/Sources/VGA/draw.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'draw' (2#1) [C:/Users/julia/Documents/JULIA/MISEA/EXPII/EXPII/Sources/VGA/draw.vhd:18]
INFO: [Synth 8-3491] module 'blk_mem_gen_0' declared at 'C:/Users/julia/Documents/JULIA/MISEA/EXPII/EXPII/EXPII.runs/synth_1/.Xil/Vivado-1260-LAPTOP-I5VMOPNP/realtime/blk_mem_gen_0_stub.vhdl:5' bound to instance 'bram' of component 'blk_mem_gen_0' [C:/Users/julia/Documents/JULIA/MISEA/EXPII/EXPII/Sources/VGA/sistema.vhd:151]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [C:/Users/julia/Documents/JULIA/MISEA/EXPII/EXPII/EXPII.runs/synth_1/.Xil/Vivado-1260-LAPTOP-I5VMOPNP/realtime/blk_mem_gen_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'sm' declared at 'C:/Users/julia/Documents/JULIA/MISEA/EXPII/EXPII/EXPII.srcs/sources_1/new/sm.vhd:30' bound to instance 'state' of component 'sm' [C:/Users/julia/Documents/JULIA/MISEA/EXPII/EXPII/Sources/VGA/sistema.vhd:161]
INFO: [Synth 8-638] synthesizing module 'sm' [C:/Users/julia/Documents/JULIA/MISEA/EXPII/EXPII/EXPII.srcs/sources_1/new/sm.vhd:47]
WARNING: [Synth 8-614] signal 'no_save' is read in the process but is not in the sensitivity list [C:/Users/julia/Documents/JULIA/MISEA/EXPII/EXPII/EXPII.srcs/sources_1/new/sm.vhd:74]
WARNING: [Synth 8-614] signal 'count' is read in the process but is not in the sensitivity list [C:/Users/julia/Documents/JULIA/MISEA/EXPII/EXPII/EXPII.srcs/sources_1/new/sm.vhd:74]
WARNING: [Synth 8-614] signal 'edge' is read in the process but is not in the sensitivity list [C:/Users/julia/Documents/JULIA/MISEA/EXPII/EXPII/EXPII.srcs/sources_1/new/sm.vhd:74]
WARNING: [Synth 8-614] signal 'X' is read in the process but is not in the sensitivity list [C:/Users/julia/Documents/JULIA/MISEA/EXPII/EXPII/EXPII.srcs/sources_1/new/sm.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'sm' (3#1) [C:/Users/julia/Documents/JULIA/MISEA/EXPII/EXPII/EXPII.srcs/sources_1/new/sm.vhd:47]
	Parameter BAUDRATE bound to: 100000 - type: integer 
	Parameter CLK_FREQ bound to: 100000000 - type: integer 
INFO: [Synth 8-3491] module 'uart' declared at 'C:/Users/julia/Documents/JULIA/MISEA/EXPII/EXPII/Sources/UART/uart.vhd:5' bound to instance 'uart_inst_ch1' of component 'uart' [C:/Users/julia/Documents/JULIA/MISEA/EXPII/EXPII/Sources/VGA/sistema.vhd:177]
INFO: [Synth 8-638] synthesizing module 'uart' [C:/Users/julia/Documents/JULIA/MISEA/EXPII/EXPII/Sources/UART/uart.vhd:23]
	Parameter BAUDRATE bound to: 100000 - type: integer 
	Parameter CLK_FREQ bound to: 100000000 - type: integer 
	Parameter BAUDRATE bound to: 100000 - type: integer 
	Parameter CLK_FREQ bound to: 100000000 - type: integer 
INFO: [Synth 8-3491] module 'uart_rx' declared at 'C:/Users/julia/Documents/JULIA/MISEA/EXPII/EXPII/Sources/UART/uart_rx.vhd:5' bound to instance 'rx_i' of component 'uart_rx' [C:/Users/julia/Documents/JULIA/MISEA/EXPII/EXPII/Sources/UART/uart.vhd:41]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [C:/Users/julia/Documents/JULIA/MISEA/EXPII/EXPII/Sources/UART/uart_rx.vhd:18]
	Parameter BAUDRATE bound to: 100000 - type: integer 
	Parameter CLK_FREQ bound to: 100000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (4#1) [C:/Users/julia/Documents/JULIA/MISEA/EXPII/EXPII/Sources/UART/uart_rx.vhd:18]
WARNING: [Synth 8-3848] Net sent in module/entity uart does not have driver. [C:/Users/julia/Documents/JULIA/MISEA/EXPII/EXPII/Sources/UART/uart.vhd:18]
WARNING: [Synth 8-3848] Net tx in module/entity uart does not have driver. [C:/Users/julia/Documents/JULIA/MISEA/EXPII/EXPII/Sources/UART/uart.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'uart' (5#1) [C:/Users/julia/Documents/JULIA/MISEA/EXPII/EXPII/Sources/UART/uart.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'sistema' (6#1) [C:/Users/julia/Documents/JULIA/MISEA/EXPII/EXPII/Sources/VGA/sistema.vhd:20]
WARNING: [Synth 8-3331] design uart has unconnected port sent
WARNING: [Synth 8-3331] design uart has unconnected port tx
WARNING: [Synth 8-3331] design uart has unconnected port data_in[7]
WARNING: [Synth 8-3331] design uart has unconnected port data_in[6]
WARNING: [Synth 8-3331] design uart has unconnected port data_in[5]
WARNING: [Synth 8-3331] design uart has unconnected port data_in[4]
WARNING: [Synth 8-3331] design uart has unconnected port data_in[3]
WARNING: [Synth 8-3331] design uart has unconnected port data_in[2]
WARNING: [Synth 8-3331] design uart has unconnected port data_in[1]
WARNING: [Synth 8-3331] design uart has unconnected port data_in[0]
WARNING: [Synth 8-3331] design uart has unconnected port load
WARNING: [Synth 8-3331] design sm has unconnected port RAM_output[7]
WARNING: [Synth 8-3331] design sm has unconnected port RAM_output[6]
WARNING: [Synth 8-3331] design sm has unconnected port RAM_output[5]
WARNING: [Synth 8-3331] design sm has unconnected port RAM_output[4]
WARNING: [Synth 8-3331] design sm has unconnected port RAM_output[3]
WARNING: [Synth 8-3331] design sm has unconnected port RAM_output[2]
WARNING: [Synth 8-3331] design sm has unconnected port RAM_output[1]
WARNING: [Synth 8-3331] design sm has unconnected port RAM_output[0]
WARNING: [Synth 8-3331] design draw has unconnected port volts_div[7]
WARNING: [Synth 8-3331] design draw has unconnected port volts_div[6]
WARNING: [Synth 8-3331] design draw has unconnected port volts_div[5]
WARNING: [Synth 8-3331] design draw has unconnected port volts_div[4]
WARNING: [Synth 8-3331] design draw has unconnected port volts_div[3]
WARNING: [Synth 8-3331] design sistema has unconnected port rx_ch2
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 882.020 ; gain = 240.930
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 882.020 ; gain = 240.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 882.020 ; gain = 240.930
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/julia/Documents/JULIA/MISEA/EXPII/EXPII/EXPII.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'bram'
Finished Parsing XDC File [c:/Users/julia/Documents/JULIA/MISEA/EXPII/EXPII/EXPII.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'bram'
Parsing XDC File [C:/Users/julia/Documents/JULIA/MISEA/EXPII/EXPII/Sources/VGA/vga.xdc]
Finished Parsing XDC File [C:/Users/julia/Documents/JULIA/MISEA/EXPII/EXPII/Sources/VGA/vga.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/julia/Documents/JULIA/MISEA/EXPII/EXPII/Sources/VGA/vga.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sistema_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sistema_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1011.301 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1011.301 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1020.359 ; gain = 379.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1020.359 ; gain = 379.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for bram. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1020.359 ; gain = 379.270
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "numeros[0][4,3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "numeros[0][2,3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "numeros[0][1,3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "numeros[0][4,2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "numeros[0][3,2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "numeros[0][2,2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "numeros[0][0,2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "numeros[0][7,1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "numeros[0][5,1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "numeros[0][4,1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "numeros[0][3,1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "numeros[0][1,1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "numeros[0][0,1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "numeros[0][6,0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "numeros[0][5,0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "numeros[0][4,0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "numeros[0][3,0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "numeros[0][1,0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "numeros[0][0,0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "numeros[0][7,3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ejeY[0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1020.359 ; gain = 379.270
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 5     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 3     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 20    
	   4 Input      1 Bit        Muxes := 9     
	   8 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 14    
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module vga 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
Module draw 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 20    
	   4 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 14    
Module sm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP ejeXval[0]0, operation Mode is: (A:0x5)*B.
DSP Report: operator ejeXval[0]0 is absorbed into DSP ejeXval[0]0.
WARNING: [Synth 8-3331] design uart has unconnected port sent
WARNING: [Synth 8-3331] design uart has unconnected port tx
WARNING: [Synth 8-3331] design uart has unconnected port data_in[7]
WARNING: [Synth 8-3331] design uart has unconnected port data_in[6]
WARNING: [Synth 8-3331] design uart has unconnected port data_in[5]
WARNING: [Synth 8-3331] design uart has unconnected port data_in[4]
WARNING: [Synth 8-3331] design uart has unconnected port data_in[3]
WARNING: [Synth 8-3331] design uart has unconnected port data_in[2]
WARNING: [Synth 8-3331] design uart has unconnected port data_in[1]
WARNING: [Synth 8-3331] design uart has unconnected port data_in[0]
WARNING: [Synth 8-3331] design uart has unconnected port load
WARNING: [Synth 8-3331] design sm has unconnected port RAM_output[7]
WARNING: [Synth 8-3331] design sm has unconnected port RAM_output[6]
WARNING: [Synth 8-3331] design sm has unconnected port RAM_output[5]
WARNING: [Synth 8-3331] design sm has unconnected port RAM_output[4]
WARNING: [Synth 8-3331] design sm has unconnected port RAM_output[3]
WARNING: [Synth 8-3331] design sm has unconnected port RAM_output[2]
WARNING: [Synth 8-3331] design sm has unconnected port RAM_output[1]
WARNING: [Synth 8-3331] design sm has unconnected port RAM_output[0]
WARNING: [Synth 8-3331] design draw has unconnected port volts_div[7]
WARNING: [Synth 8-3331] design draw has unconnected port volts_div[6]
WARNING: [Synth 8-3331] design draw has unconnected port volts_div[5]
WARNING: [Synth 8-3331] design draw has unconnected port volts_div[4]
WARNING: [Synth 8-3331] design draw has unconnected port volts_div[3]
WARNING: [Synth 8-3331] design sistema has unconnected port rx_ch2
INFO: [Synth 8-3886] merging instance 'uart_inst_ch1/rx_i/rx_clk_prsc_reg[8]' (FDC) to 'uart_inst_ch1/rx_i/rx_clk_prsc_reg[14]'
INFO: [Synth 8-3886] merging instance 'uart_inst_ch1/rx_i/rx_clk_prsc_reg[9]' (FDC) to 'uart_inst_ch1/rx_i/rx_clk_prsc_reg[14]'
INFO: [Synth 8-3886] merging instance 'uart_inst_ch1/rx_i/rx_clk_prsc_reg[10]' (FDC) to 'uart_inst_ch1/rx_i/rx_clk_prsc_reg[14]'
INFO: [Synth 8-3886] merging instance 'uart_inst_ch1/rx_i/rx_clk_prsc_reg[11]' (FDC) to 'uart_inst_ch1/rx_i/rx_clk_prsc_reg[14]'
INFO: [Synth 8-3886] merging instance 'uart_inst_ch1/rx_i/rx_clk_prsc_reg[12]' (FDC) to 'uart_inst_ch1/rx_i/rx_clk_prsc_reg[14]'
INFO: [Synth 8-3886] merging instance 'uart_inst_ch1/rx_i/rx_clk_prsc_reg[13]' (FDC) to 'uart_inst_ch1/rx_i/rx_clk_prsc_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart_inst_ch1/rx_i/rx_clk_prsc_reg[14] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1020.359 ; gain = 379.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|draw        | ejeX[0]    | 32x9          | LUT            | 
|draw        | ejeX[0]    | 32x9          | LUT            | 
+------------+------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|draw        | (A:0x5)*B   | 8      | 11     | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1026.125 ; gain = 385.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1097.465 ; gain = 456.375
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/julia/Documents/JULIA/MISEA/EXPII/EXPII/Sources/UART/uart_rx.vhd:56]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1097.465 ; gain = 456.375
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1097.465 ; gain = 456.375
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1097.465 ; gain = 456.375
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1097.465 ; gain = 456.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1097.465 ; gain = 456.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1097.465 ; gain = 456.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1097.465 ; gain = 456.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |blk_mem_gen_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------------------+------+
|      |Cell                 |Count |
+------+---------------------+------+
|1     |blk_mem_gen_0_bbox_0 |     1|
|2     |BUFG                 |     1|
|3     |CARRY4               |    32|
|4     |DSP48E1              |     1|
|5     |LUT1                 |    16|
|6     |LUT2                 |    40|
|7     |LUT3                 |    61|
|8     |LUT4                 |   105|
|9     |LUT5                 |    53|
|10    |LUT6                 |   105|
|11    |FDCE                 |    57|
|12    |FDPE                 |     4|
|13    |FDRE                 |    44|
|14    |IBUF                 |     3|
|15    |OBUF                 |    15|
+------+---------------------+------+

Report Instance Areas: 
+------+----------------+--------+------+
|      |Instance        |Module  |Cells |
+------+----------------+--------+------+
|1     |top             |        |   545|
|2     |  circuit       |draw    |   148|
|3     |  driver        |vga     |   208|
|4     |  state         |sm      |    96|
|5     |  uart_inst_ch1 |uart    |    66|
|6     |    rx_i        |uart_rx |    66|
+------+----------------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1097.465 ; gain = 456.375
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 25 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 1097.465 ; gain = 318.035
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1097.465 ; gain = 456.375
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 33 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1097.465 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
60 Infos, 64 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1097.465 ; gain = 691.184
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1097.465 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/julia/Documents/JULIA/MISEA/EXPII/EXPII/EXPII.runs/synth_1/sistema.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file sistema_utilization_synth.rpt -pb sistema_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May 25 12:44:43 2022...
