// Seed: 836430724
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_7;
endmodule
module module_1 #(
    parameter id_8 = 32'd40
) (
    input wire id_0,
    input supply0 id_1,
    output supply0 id_2,
    input supply1 id_3,
    input uwire id_4,
    output wand id_5,
    input wand id_6,
    input wor id_7,
    input tri1 _id_8,
    output uwire id_9,
    output tri0 id_10,
    output wor id_11,
    input tri0 id_12,
    input uwire id_13
);
  logic [-1 : -1  *  id_8  +  (  -1  )] id_15;
  module_0 modCall_1 (
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15
  );
endmodule
