
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000350                       # Number of seconds simulated
sim_ticks                                   349594722                       # Number of ticks simulated
final_tick                                  349594722                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 170210                       # Simulator instruction rate (inst/s)
host_op_rate                                   265693                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               14077551                       # Simulator tick rate (ticks/s)
host_mem_usage                               33896536                       # Number of bytes of host memory used
host_seconds                                    24.83                       # Real time elapsed on the host
sim_insts                                     4226895                       # Number of instructions simulated
sim_ops                                       6598091                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    349594722                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu0.inst          84672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data         205760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst          84672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data         205952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst          85696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data         205248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst          85888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data         204928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1162816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        84672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst        84672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst        85696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst        85888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        340928                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu0.inst            1323                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data            3215                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst            1323                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data            3218                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst            1339                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data            3207                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst            1342                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data            3202                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               18169                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst         242200453                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         588567238                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst         242200453                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data         589116446                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst         245129559                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data         587102685                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst         245678766                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data         586187340                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3326182939                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst    242200453                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst    242200453                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst    245129559                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst    245678766                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        975209231                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst        242200453                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        588567238                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst        242200453                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data        589116446                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst        245129559                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data        587102685                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst        245678766                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data        586187340                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3326182939                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED    349594722                       # Cumulative time (in ticks) in various power states
system.cpu0.branchPred.lookups                 168621                       # Number of BP lookups
system.cpu0.branchPred.condPredicted           168621                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect            11782                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups              144279                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                   4940                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect              1005                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.indirectLookups         144279                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectHits             72497                       # Number of indirect target hits.
system.cpu0.branchPred.indirectMisses           71782                       # Number of indirect misses.
system.cpu0.branchPredindirectMispredicted         5796                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED    349594722                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                     496461                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                      74991                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                          723                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                           84                       # TLB misses on write requests
system.cpu0.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu0.interrupts.pwrStateResidencyTicks::UNDEFINED    349594722                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED    349594722                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                     158357                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                          189                       # TLB misses on write requests
system.cpu0.workload.numSyscalls                   96                       # Number of system calls
system.cpu0.pwrStateResidencyTicks::ON      349594722                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                         1049835                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles            206188                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                       1432819                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                     168621                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches             77437                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                       715725                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                  23744                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                   9                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.cpu0.fetch.IcacheWaitRetryStallCycles          114                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines                   158357                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                 3711                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples            933917                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             2.518419                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            3.444880                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                  576322     61.71%     61.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                   12528      1.34%     63.05% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                   14139      1.51%     64.57% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                   19195      2.06%     66.62% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                   16958      1.82%     68.44% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   22759      2.44%     70.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   38692      4.14%     75.02% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   26768      2.87%     77.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  206556     22.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total              933917                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.160617                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       1.364804                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                  131233                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles               484543                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                   256804                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                49465                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                 11872                       # Number of cycles decode is squashing
system.cpu0.decode.DecodedInsts               2237268                       # Number of instructions handled by decode
system.cpu0.rename.SquashCycles                 11872                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                  159116                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                 232455                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          8986                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                   276046                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles               245442                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts               2181226                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                 2399                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                 17292                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                169726                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                 43960                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.FullRegisterEvents               3                       # Number of times there has been no free registers
system.cpu0.rename.RenamedOperands            2903186                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups              5282176                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups         3354807                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups           194308                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps              2241322                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                  661752                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts               259                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts           242                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                   269248                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads              517149                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores              82479                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads            55491                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           17942                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                   2083168                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                373                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                  1941831                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued             5927                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined         442020                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined       613847                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved           187                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples       933917                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        2.079233                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       2.417824                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0             448626     48.04%     48.04% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1              55129      5.90%     53.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2              66721      7.14%     61.08% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3              72489      7.76%     68.85% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4              97161     10.40%     79.25% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5              81660      8.74%     87.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6              61592      6.60%     94.59% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              35015      3.75%     98.34% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              15524      1.66%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total         933917                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                  14848     67.48%     67.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     67.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     67.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                 1546      7.03%     74.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     74.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     74.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     74.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     74.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     74.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     74.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     74.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     74.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     74.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     74.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     74.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     74.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     74.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     74.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     74.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     74.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     74.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     74.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     74.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     74.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     74.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     74.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     74.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     74.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     74.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     74.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                  4613     20.97%     95.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                  679      3.09%     98.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead              129      0.59%     99.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite             187      0.85%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass             8652      0.45%      0.45% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu              1153836     59.42%     59.87% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               36602      1.88%     61.75% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 2225      0.11%     61.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd             160783      8.28%     70.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     70.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 32      0.00%     70.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     70.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     70.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     70.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 0      0.00%     70.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     70.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     70.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     70.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     70.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     70.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     70.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     70.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     70.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     70.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     70.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     70.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     70.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     70.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     70.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     70.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     70.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     70.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     70.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     70.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     70.15% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead              442918     22.81%     92.96% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite              56806      2.93%     95.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead          60230      3.10%     98.98% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite         19747      1.02%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total               1941831                       # Type of FU issued
system.cpu0.iq.rate                          1.849654                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                      22002                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.011331                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads           4357238                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes          2250288                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses      1657486                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads             488266                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes            275399                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses       239374                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses               1710662                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                 244519                       # Number of floating point alu accesses
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iew.lsq.thread0.forwLoads          100801                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads        66782                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses           74                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation          136                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores        15641                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads          107                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked          907                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                 11872                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                 146352                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                12308                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts            2083541                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts              303                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts               517149                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts               82479                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts               273                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                   797                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                11130                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents           136                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect          4158                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect        10554                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts               14712                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts              1914656                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts               496200                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts            27171                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_refs                      571098                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                  107957                       # Number of branches executed
system.cpu0.iew.exec_stores                     74898                       # Number of stores executed
system.cpu0.iew.exec_rate                    1.823768                       # Inst execution rate
system.cpu0.iew.wb_sent                       1903068                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                      1896860                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                  1500956                       # num instructions producing a value
system.cpu0.iew.wb_consumers                  2117566                       # num instructions consuming a value
system.cpu0.iew.wb_rate                      1.806817                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.708812                       # average fanout of values written-back
system.cpu0.commit.commitSquashedInsts         442058                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls            186                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts            11782                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples       868401                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     1.890199                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     2.970594                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0       519674     59.84%     59.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1        81988      9.44%     69.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2        32878      3.79%     73.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3        40103      4.62%     77.69% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4        29195      3.36%     81.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5        12963      1.49%     82.54% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6         6367      0.73%     83.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7         8263      0.95%     84.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       136970     15.77%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total       868401                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts             1051059                       # Number of instructions committed
system.cpu0.commit.committedOps               1641451                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                        517176                       # Number of memory references committed
system.cpu0.commit.loads                       450340                       # Number of loads committed
system.cpu0.commit.membars                         48                       # Number of memory barriers committed
system.cpu0.commit.branches                     88998                       # Number of branches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.commit.fp_insts                    230327                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                  1484963                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                2691                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass         3451      0.21%      0.21% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu          929267     56.61%     56.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          36138      2.20%     59.02% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1960      0.12%     59.14% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd        153427      9.35%     68.49% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     68.49% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            32      0.00%     68.49% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.49% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.49% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     68.49% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            0      0.00%     68.49% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     68.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     68.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     68.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     68.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     68.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     68.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     68.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     68.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     68.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     68.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     68.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     68.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     68.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     68.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     68.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     68.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     68.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     68.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     68.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.49% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead         394163     24.01%     92.51% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite         47761      2.91%     95.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead        56177      3.42%     98.84% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite        19075      1.16%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total          1641451                       # Class of committed instruction
system.cpu0.commit.bw_lim_events               136970                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                     2814940                       # The number of ROB reads
system.cpu0.rob.rob_writes                    4233274                       # The number of ROB writes
system.cpu0.timesIdled                            773                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                         115918                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                    1051059                       # Number of Instructions Simulated
system.cpu0.committedOps                      1641451                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.998835                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.998835                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              1.001166                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        1.001166                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                 2896658                       # number of integer regfile reads
system.cpu0.int_regfile_writes                1536899                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                   167278                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                  217871                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                   591155                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                  791246                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                 809862                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    18                       # number of misc regfile writes
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED    349594722                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements             3401                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          477.447265                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             444513                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             3913                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           113.599029                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           175158                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   477.447265                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.932514                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.932514                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          251                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          234                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          3691993                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         3691993                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED    349594722                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::cpu0.data       378194                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         378194                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data        66312                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         66312                       # number of WriteReq hits
system.cpu0.dcache.demand_hits::cpu0.data       444506                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          444506                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data       444506                       # number of overall hits
system.cpu0.dcache.overall_hits::total         444506                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data        15892                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        15892                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data          612                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          612                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::cpu0.data        16504                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         16504                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data        16504                       # number of overall misses
system.cpu0.dcache.overall_misses::total        16504                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data    782502714                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    782502714                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data     37470825                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     37470825                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    819973539                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    819973539                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    819973539                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    819973539                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data       394086                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       394086                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data        66924                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        66924                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data       461010                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       461010                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data       461010                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       461010                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.040326                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.040326                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.009145                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.009145                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.035800                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.035800                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.035800                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.035800                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 49238.781399                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 49238.781399                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 61226.838235                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 61226.838235                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 49683.321558                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 49683.321558                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 49683.321558                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 49683.321558                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs        23501                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          505                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs              377                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              7                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    62.336870                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    72.142857                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks          857                       # number of writebacks
system.cpu0.dcache.writebacks::total              857                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data        12579                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        12579                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data            6                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data        12585                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        12585                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data        12585                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        12585                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data         3313                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         3313                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data          606                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          606                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data         3919                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         3919                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data         3919                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         3919                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data    184335813                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    184335813                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data     36842454                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     36842454                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data    221178267                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    221178267                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data    221178267                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    221178267                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.008407                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008407                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.009055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.009055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.008501                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.008501                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.008501                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.008501                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 55640.148808                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 55640.148808                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 60796.128713                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 60796.128713                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 56437.424598                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 56437.424598                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 56437.424598                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 56437.424598                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    349594722                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED    349594722                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED    349594722                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements              853                       # number of replacements
system.cpu0.icache.tags.tagsinuse          486.249548                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             156584                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             1365                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           114.713553                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            81252                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   486.249548                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.949706                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.949706                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          509                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          1268223                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         1268223                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED    349594722                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::cpu0.inst       156584                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         156584                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst       156584                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          156584                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst       156584                       # number of overall hits
system.cpu0.icache.overall_hits::total         156584                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst         1773                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         1773                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst         1773                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          1773                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst         1773                       # number of overall misses
system.cpu0.icache.overall_misses::total         1773                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst    107778446                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    107778446                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst    107778446                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    107778446                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst    107778446                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    107778446                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst       158357                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       158357                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst       158357                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       158357                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst       158357                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       158357                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.011196                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.011196                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.011196                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.011196                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.011196                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.011196                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 60788.745629                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 60788.745629                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 60788.745629                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 60788.745629                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 60788.745629                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 60788.745629                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1969                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               15                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs   131.266667                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks          853                       # number of writebacks
system.cpu0.icache.writebacks::total              853                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          406                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          406                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          406                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          406                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          406                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          406                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst         1367                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         1367                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst         1367                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         1367                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst         1367                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         1367                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     88424820                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     88424820                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     88424820                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     88424820                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     88424820                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     88424820                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.008632                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.008632                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.008632                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.008632                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.008632                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.008632                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 64685.310900                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 64685.310900                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 64685.310900                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 64685.310900                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 64685.310900                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 64685.310900                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    349594722                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED    349594722                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    349594722                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.replacements            1154                       # number of replacements
system.cpu0.l2cache.tags.tagsinuse        2707.890979                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs              4758                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs            4736                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            1.004645                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle           78000                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::writebacks    60.106719                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::cpu0.inst   794.975696                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::cpu0.data  1852.808564                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::writebacks     0.014674                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::cpu0.inst     0.194086                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::cpu0.data     0.452346                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.661106                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         3582                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1          273                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2         3281                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.874512                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses           42808                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses          42808                       # Number of data accesses
system.cpu0.l2cache.pwrStateResidencyTicks::UNDEFINED    349594722                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.WritebackDirty_hits::writebacks          857                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total          857                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackClean_hits::writebacks          850                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total          850                       # number of WritebackClean hits
system.cpu0.l2cache.UpgradeReq_hits::cpu0.data            7                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total            7                       # number of UpgradeReq hits
system.cpu0.l2cache.ReadExReq_hits::cpu0.data           60                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total           60                       # number of ReadExReq hits
system.cpu0.l2cache.ReadCleanReq_hits::cpu0.inst           38                       # number of ReadCleanReq hits
system.cpu0.l2cache.ReadCleanReq_hits::total           38                       # number of ReadCleanReq hits
system.cpu0.l2cache.ReadSharedReq_hits::cpu0.data          600                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total          600                       # number of ReadSharedReq hits
system.cpu0.l2cache.demand_hits::cpu0.inst           38                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::cpu0.data          660                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total            698                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::cpu0.inst           38                       # number of overall hits
system.cpu0.l2cache.overall_hits::cpu0.data          660                       # number of overall hits
system.cpu0.l2cache.overall_hits::total           698                       # number of overall hits
system.cpu0.l2cache.ReadExReq_misses::cpu0.data          540                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total          540                       # number of ReadExReq misses
system.cpu0.l2cache.ReadCleanReq_misses::cpu0.inst         1326                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadCleanReq_misses::total         1326                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadSharedReq_misses::cpu0.data         2713                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total         2713                       # number of ReadSharedReq misses
system.cpu0.l2cache.demand_misses::cpu0.inst         1326                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::cpu0.data         3253                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total         4579                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::cpu0.inst         1326                       # number of overall misses
system.cpu0.l2cache.overall_misses::cpu0.data         3253                       # number of overall misses
system.cpu0.l2cache.overall_misses::total         4579                       # number of overall misses
system.cpu0.l2cache.ReadExReq_miss_latency::cpu0.data     35998632                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total     35998632                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadCleanReq_miss_latency::cpu0.inst     86915664                       # number of ReadCleanReq miss cycles
system.cpu0.l2cache.ReadCleanReq_miss_latency::total     86915664                       # number of ReadCleanReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::cpu0.data    179141346                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total    179141346                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.demand_miss_latency::cpu0.inst     86915664                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::cpu0.data    215139978                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total    302055642                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::cpu0.inst     86915664                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::cpu0.data    215139978                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total    302055642                       # number of overall miss cycles
system.cpu0.l2cache.WritebackDirty_accesses::writebacks          857                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total          857                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::writebacks          850                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total          850                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::cpu0.data            7                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total            7                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::cpu0.data          600                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total          600                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_accesses::cpu0.inst         1364                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_accesses::total         1364                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::cpu0.data         3313                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total         3313                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.demand_accesses::cpu0.inst         1364                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::cpu0.data         3913                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total         5277                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::cpu0.inst         1364                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::cpu0.data         3913                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total         5277                       # number of overall (read+write) accesses
system.cpu0.l2cache.ReadExReq_miss_rate::cpu0.data     0.900000                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.900000                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadCleanReq_miss_rate::cpu0.inst     0.972141                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_miss_rate::total     0.972141                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::cpu0.data     0.818895                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.818895                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.demand_miss_rate::cpu0.inst     0.972141                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::cpu0.data     0.831331                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.867728                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::cpu0.inst     0.972141                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::cpu0.data     0.831331                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.867728                       # miss rate for overall accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::cpu0.data 66664.133333                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 66664.133333                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::cpu0.inst 65547.257919                       # average ReadCleanReq miss latency
system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::total 65547.257919                       # average ReadCleanReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::cpu0.data 66030.720973                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 66030.720973                       # average ReadSharedReq miss latency
system.cpu0.l2cache.demand_avg_miss_latency::cpu0.inst 65547.257919                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::cpu0.data 66135.867814                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 65965.416466                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::cpu0.inst 65547.257919                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::cpu0.data 66135.867814                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 65965.416466                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::writebacks          180                       # number of writebacks
system.cpu0.l2cache.writebacks::total             180                       # number of writebacks
system.cpu0.l2cache.CleanEvict_mshr_misses::writebacks           24                       # number of CleanEvict MSHR misses
system.cpu0.l2cache.CleanEvict_mshr_misses::total           24                       # number of CleanEvict MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::cpu0.data          540                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total          540                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadCleanReq_mshr_misses::cpu0.inst         1326                       # number of ReadCleanReq MSHR misses
system.cpu0.l2cache.ReadCleanReq_mshr_misses::total         1326                       # number of ReadCleanReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::cpu0.data         2713                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total         2713                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.demand_mshr_misses::cpu0.inst         1326                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::cpu0.data         3253                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total         4579                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::cpu0.inst         1326                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::cpu0.data         3253                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total         4579                       # number of overall MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::cpu0.data     34470697                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total     34470697                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::cpu0.inst     83164157                       # number of ReadCleanReq MSHR miss cycles
system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::total     83164157                       # number of ReadCleanReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::cpu0.data    171455881                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total    171455881                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.inst     83164157                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.data    205926578                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total    289090735                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.inst     83164157                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.data    205926578                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total    289090735                       # number of overall MSHR miss cycles
system.cpu0.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu0.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::cpu0.data     0.900000                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.900000                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::cpu0.inst     0.972141                       # mshr miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::total     0.972141                       # mshr miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::cpu0.data     0.818895                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.818895                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.inst     0.972141                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.data     0.831331                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.867728                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.inst     0.972141                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.data     0.831331                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.867728                       # mshr miss rate for overall accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::cpu0.data 63834.624074                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 63834.624074                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu0.inst 62718.067119                       # average ReadCleanReq mshr miss latency
system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 62718.067119                       # average ReadCleanReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 63197.892001                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 63197.892001                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.inst 62718.067119                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.data 63303.589917                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 63134.032540                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.inst 62718.067119                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.data 63303.589917                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 63134.032540                       # average overall mshr miss latency
system.cpu0.toL2Bus.snoop_filter.tot_requests         9541                       # Total number of requests made to the snoop filter.
system.cpu0.toL2Bus.snoop_filter.hit_single_requests         4263                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.toL2Bus.snoop_filter.hit_multi_requests           25                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.toL2Bus.snoop_filter.tot_snoops          284                       # Total number of snoops made to the snoop filter.
system.cpu0.toL2Bus.snoop_filter.hit_single_snoops          282                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.toL2Bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.toL2Bus.pwrStateResidencyTicks::UNDEFINED    349594722                       # Cumulative time (in ticks) in various power states
system.cpu0.toL2Bus.trans_dist::ReadResp         4680                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::WritebackDirty         1037                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::WritebackClean          853                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::CleanEvict         3518                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::UpgradeReq            7                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::UpgradeResp            7                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadExReq          600                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadExResp          600                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadCleanReq         1367                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadSharedReq         3313                       # Transaction distribution
system.cpu0.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side         3584                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side        11241                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_count::total            14825                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side       141888                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side       305280                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size::total            447168                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.snoops                       1157                       # Total snoops (count)
system.cpu0.toL2Bus.snoopTraffic                11712                       # Total snoop traffic (bytes)
system.cpu0.toL2Bus.snoop_fanout::samples         6441                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::mean       0.048905                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::stdev      0.217122                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::0              6128     95.14%     95.14% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::1               311      4.83%     99.97% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::2                 2      0.03%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::total          6441                       # Request fanout histogram
system.cpu0.toL2Bus.reqLayer0.occupancy       4316013                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.reqLayer0.utilization          1.2                       # Layer utilization (%)
system.cpu0.toL2Bus.respLayer0.occupancy      1365965                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.respLayer0.utilization          0.4                       # Layer utilization (%)
system.cpu0.toL2Bus.respLayer1.occupancy      3911750                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.respLayer1.utilization          1.1                       # Layer utilization (%)
system.cpu1.branchPred.lookups                 168886                       # Number of BP lookups
system.cpu1.branchPred.condPredicted           168886                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect            11918                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups              143829                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                   5166                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect              1126                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.indirectLookups         143829                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectHits             72529                       # Number of indirect target hits.
system.cpu1.branchPred.indirectMisses           71300                       # Number of indirect misses.
system.cpu1.branchPredindirectMispredicted         5669                       # Number of mispredicted indirect branches.
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED    349594722                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                     505559                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                      76186                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                          858                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                           83                       # TLB misses on write requests
system.cpu1.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu1.interrupts.pwrStateResidencyTicks::UNDEFINED    349594722                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED    349594722                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                     160799                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                          188                       # TLB misses on write requests
system.cpu1.workload.numSyscalls                   97                       # Number of system calls
system.cpu1.pwrStateResidencyTicks::ON      349594722                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                         1049835                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles            208303                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                       1454902                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                     168886                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches             77695                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                       714635                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                  24020                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                 124                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.cpu1.fetch.IcacheWaitRetryStallCycles           91                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                   160799                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                 3770                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples            935172                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             2.548533                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            3.455119                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                  573129     61.29%     61.29% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                   12489      1.34%     62.62% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                   14353      1.53%     64.16% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                   19372      2.07%     66.23% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                   16930      1.81%     68.04% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   23037      2.46%     70.50% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   39296      4.20%     74.70% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   27203      2.91%     77.61% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                  209363     22.39%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total              935172                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.160869                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.385839                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                  131403                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles               481103                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                   260522                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles                50134                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                 12010                       # Number of cycles decode is squashing
system.cpu1.decode.DecodedInsts               2270121                       # Number of instructions handled by decode
system.cpu1.rename.SquashCycles                 12010                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                  159516                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                 230996                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles          8749                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                   280112                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles               243789                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts               2213622                       # Number of instructions processed by rename
system.cpu1.rename.ROBFullEvents                 2417                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents                 15248                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                170558                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.SQFullEvents                 41407                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands            2945892                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups              5359625                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups         3405018                       # Number of integer rename lookups
system.cpu1.rename.fp_rename_lookups           199443                       # Number of floating rename lookups
system.cpu1.rename.CommittedMaps              2278241                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                  667563                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts               263                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts           245                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                   272403                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads              526624                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores              83679                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads            56750                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           17916                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                   2114520                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded                363                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                  1970664                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued             5536                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined         446916                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined       622815                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved           176                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples       935172                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        2.107274                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       2.423709                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0             442891     47.36%     47.36% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1              56306      6.02%     53.38% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2              66900      7.15%     60.53% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3              74325      7.95%     68.48% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4              97998     10.48%     78.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5              82456      8.82%     87.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6              62489      6.68%     94.46% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              36079      3.86%     98.32% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              15728      1.68%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total         935172                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  15090     67.68%     67.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     67.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     67.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                 1604      7.19%     74.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     74.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     74.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     74.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     74.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     74.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     74.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     74.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     74.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     74.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     74.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     74.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     74.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     74.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     74.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     74.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     74.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     74.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     74.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     74.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     74.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     74.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     74.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     74.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     74.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     74.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     74.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                  4653     20.87%     95.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  662      2.97%     98.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead              116      0.52%     99.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite             172      0.77%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass             8568      0.43%      0.43% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu              1167801     59.26%     59.69% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult               37331      1.89%     61.59% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                 2182      0.11%     61.70% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd             164716      8.36%     70.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     70.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                 44      0.00%     70.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     70.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     70.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     70.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     70.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     70.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     70.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     70.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     70.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     70.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     70.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     70.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     70.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     70.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     70.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     70.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     70.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     70.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     70.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     70.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     70.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     70.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     70.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     70.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     70.06% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead              450571     22.86%     92.92% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite              57625      2.92%     95.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead          61669      3.13%     98.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite         20157      1.02%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total               1970664                       # Type of FU issued
system.cpu1.iq.rate                          1.877118                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                      22297                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.011314                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads           4404265                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes          2278627                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses      1680442                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads             500061                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes            283292                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses       245314                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses               1733956                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                 250437                       # Number of floating point alu accesses
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iew.lsq.thread0.forwLoads          103028                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads        68004                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses           78                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation          129                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores        15759                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads          100                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked          967                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                 12010                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                 149334                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                12677                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts            2114883                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts              359                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts               526624                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts               83679                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts               275                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                   888                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                11346                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents           129                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect          4256                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect        10538                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts               14794                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts              1943978                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts               505270                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts            26679                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_refs                      581361                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                  108830                       # Number of branches executed
system.cpu1.iew.exec_stores                     76091                       # Number of stores executed
system.cpu1.iew.exec_rate                    1.851699                       # Inst execution rate
system.cpu1.iew.wb_sent                       1932267                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                      1925756                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                  1524441                       # num instructions producing a value
system.cpu1.iew.wb_consumers                  2146438                       # num instructions consuming a value
system.cpu1.iew.wb_rate                      1.834342                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.710219                       # average fanout of values written-back
system.cpu1.commit.commitSquashedInsts         446978                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls            187                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts            11918                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples       868917                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     1.919534                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     2.985212                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0       515153     59.29%     59.29% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1        83003      9.55%     68.84% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2        33152      3.82%     72.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3        40323      4.64%     77.30% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4        29768      3.43%     80.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5        13209      1.52%     82.24% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6         6694      0.77%     83.01% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7         8561      0.99%     84.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       139054     16.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total       868917                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts             1068751                       # Number of instructions committed
system.cpu1.commit.committedOps               1667916                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                        526519                       # Number of memory references committed
system.cpu1.commit.loads                       458601                       # Number of loads committed
system.cpu1.commit.membars                         48                       # Number of memory barriers committed
system.cpu1.commit.branches                     90000                       # Number of branches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.commit.fp_insts                    234806                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                  1508423                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                2723                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass         3466      0.21%      0.21% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu          942634     56.52%     56.72% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult          36879      2.21%     58.93% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv            1967      0.12%     59.05% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd        156419      9.38%     68.43% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     68.43% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt            32      0.00%     68.43% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     68.43% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     68.43% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     68.43% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     68.43% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     68.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     68.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     68.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     68.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     68.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     68.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     68.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     68.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     68.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     68.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     68.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     68.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     68.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     68.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     68.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     68.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     68.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     68.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     68.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.43% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead         401323     24.06%     92.49% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite         48476      2.91%     95.40% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead        57278      3.43%     98.83% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite        19442      1.17%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total          1667916                       # Class of committed instruction
system.cpu1.commit.bw_lim_events               139054                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                     2844757                       # The number of ROB reads
system.cpu1.rob.rob_writes                    4296807                       # The number of ROB writes
system.cpu1.timesIdled                            759                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                         114663                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.committedInsts                    1068751                       # Number of Instructions Simulated
system.cpu1.committedOps                      1667916                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.982301                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.982301                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              1.018018                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        1.018018                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                 2941468                       # number of integer regfile reads
system.cpu1.int_regfile_writes                1559113                       # number of integer regfile writes
system.cpu1.fp_regfile_reads                   172554                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                  223284                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                   595959                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                  802728                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                 822019                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                    18                       # number of misc regfile writes
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED    349594722                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements             3431                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          476.752607                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             452221                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             3943                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           114.689576                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           160173                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   476.752607                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.931157                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.931157                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          254                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          230                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          3754143                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         3754143                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED    349594722                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::cpu1.data       384816                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         384816                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data        67396                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         67396                       # number of WriteReq hits
system.cpu1.dcache.demand_hits::cpu1.data       452212                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          452212                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data       452212                       # number of overall hits
system.cpu1.dcache.overall_hits::total         452212                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data        15949                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        15949                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data          614                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          614                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::cpu1.data        16563                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         16563                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data        16563                       # number of overall misses
system.cpu1.dcache.overall_misses::total        16563                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data    787924620                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    787924620                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data     36813150                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     36813150                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data    824737770                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    824737770                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data    824737770                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    824737770                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data       400765                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       400765                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data        68010                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        68010                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data       468775                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       468775                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data       468775                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       468775                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.039796                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.039796                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.009028                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.009028                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.035333                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.035333                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.035333                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.035333                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 49402.760048                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 49402.760048                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 59956.270358                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 59956.270358                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 49793.984785                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 49793.984785                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 49793.984785                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 49793.984785                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs        22122                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          446                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs              396                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              8                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    55.863636                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    55.750000                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::writebacks          875                       # number of writebacks
system.cpu1.dcache.writebacks::total              875                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data        12606                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        12606                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data            7                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data        12613                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        12613                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data        12613                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        12613                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data         3343                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3343                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data          607                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          607                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data         3950                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3950                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data         3950                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3950                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data    180347805                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    180347805                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data     36143487                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     36143487                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data    216491292                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    216491292                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data    216491292                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    216491292                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.008342                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.008342                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.008925                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.008925                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.008426                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.008426                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.008426                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.008426                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 53947.892611                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 53947.892611                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 59544.459638                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 59544.459638                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 54807.922025                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 54807.922025                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 54807.922025                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 54807.922025                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    349594722                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED    349594722                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED    349594722                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements              849                       # number of replacements
system.cpu1.icache.tags.tagsinuse          485.820866                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             159038                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             1361                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           116.853784                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            76257                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   485.820866                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.948869                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.948869                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          511                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          1287747                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         1287747                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED    349594722                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::cpu1.inst       159039                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         159039                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst       159039                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          159039                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst       159039                       # number of overall hits
system.cpu1.icache.overall_hits::total         159039                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst         1759                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         1759                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst         1759                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          1759                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst         1759                       # number of overall misses
system.cpu1.icache.overall_misses::total         1759                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst    106307585                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    106307585                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst    106307585                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    106307585                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst    106307585                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    106307585                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst       160798                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       160798                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst       160798                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       160798                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst       160798                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       160798                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.010939                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.010939                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.010939                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.010939                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.010939                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.010939                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 60436.375782                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 60436.375782                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 60436.375782                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 60436.375782                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 60436.375782                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 60436.375782                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         1231                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               17                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    72.411765                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::writebacks          849                       # number of writebacks
system.cpu1.icache.writebacks::total              849                       # number of writebacks
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst          396                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          396                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst          396                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          396                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst          396                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          396                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst         1363                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         1363                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst         1363                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         1363                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst         1363                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         1363                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst     87508737                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     87508737                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst     87508737                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     87508737                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst     87508737                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     87508737                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.008476                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.008476                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.008476                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.008476                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.008476                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.008476                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 64203.035216                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 64203.035216                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 64203.035216                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 64203.035216                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 64203.035216                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 64203.035216                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    349594722                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED    349594722                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    349594722                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.replacements            1078                       # number of replacements
system.cpu1.l2cache.tags.tagsinuse        2711.078827                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs              4833                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs            4712                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            1.025679                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle           73000                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::writebacks    54.207286                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::cpu1.inst   798.536998                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::cpu1.data  1858.334542                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::writebacks     0.013234                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::cpu1.inst     0.194955                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::cpu1.data     0.453695                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.661884                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         3634                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1          261                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2         3344                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.887207                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses           42984                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses          42984                       # Number of data accesses
system.cpu1.l2cache.pwrStateResidencyTicks::UNDEFINED    349594722                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.WritebackDirty_hits::writebacks          875                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total          875                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackClean_hits::writebacks          843                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total          843                       # number of WritebackClean hits
system.cpu1.l2cache.UpgradeReq_hits::cpu1.data            7                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total            7                       # number of UpgradeReq hits
system.cpu1.l2cache.ReadExReq_hits::cpu1.data           56                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total           56                       # number of ReadExReq hits
system.cpu1.l2cache.ReadCleanReq_hits::cpu1.inst           35                       # number of ReadCleanReq hits
system.cpu1.l2cache.ReadCleanReq_hits::total           35                       # number of ReadCleanReq hits
system.cpu1.l2cache.ReadSharedReq_hits::cpu1.data          625                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total          625                       # number of ReadSharedReq hits
system.cpu1.l2cache.demand_hits::cpu1.inst           35                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::cpu1.data          681                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total            716                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::cpu1.inst           35                       # number of overall hits
system.cpu1.l2cache.overall_hits::cpu1.data          681                       # number of overall hits
system.cpu1.l2cache.overall_hits::total           716                       # number of overall hits
system.cpu1.l2cache.ReadExReq_misses::cpu1.data          544                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total          544                       # number of ReadExReq misses
system.cpu1.l2cache.ReadCleanReq_misses::cpu1.inst         1325                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadCleanReq_misses::total         1325                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadSharedReq_misses::cpu1.data         2718                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total         2718                       # number of ReadSharedReq misses
system.cpu1.l2cache.demand_misses::cpu1.inst         1325                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::cpu1.data         3262                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total         4587                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::cpu1.inst         1325                       # number of overall misses
system.cpu1.l2cache.overall_misses::cpu1.data         3262                       # number of overall misses
system.cpu1.l2cache.overall_misses::total         4587                       # number of overall misses
system.cpu1.l2cache.ReadExReq_miss_latency::cpu1.data     35328969                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total     35328969                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadCleanReq_miss_latency::cpu1.inst     86014566                       # number of ReadCleanReq miss cycles
system.cpu1.l2cache.ReadCleanReq_miss_latency::total     86014566                       # number of ReadCleanReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::cpu1.data    175028463                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total    175028463                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.demand_miss_latency::cpu1.inst     86014566                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::cpu1.data    210357432                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total    296371998                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::cpu1.inst     86014566                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::cpu1.data    210357432                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total    296371998                       # number of overall miss cycles
system.cpu1.l2cache.WritebackDirty_accesses::writebacks          875                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total          875                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::writebacks          843                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total          843                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::cpu1.data            7                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total            7                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::cpu1.data          600                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total          600                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_accesses::cpu1.inst         1360                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_accesses::total         1360                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::cpu1.data         3343                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total         3343                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.demand_accesses::cpu1.inst         1360                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::cpu1.data         3943                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total         5303                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::cpu1.inst         1360                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::cpu1.data         3943                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total         5303                       # number of overall (read+write) accesses
system.cpu1.l2cache.ReadExReq_miss_rate::cpu1.data     0.906667                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.906667                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadCleanReq_miss_rate::cpu1.inst     0.974265                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_miss_rate::total     0.974265                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::cpu1.data     0.813042                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.813042                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.demand_miss_rate::cpu1.inst     0.974265                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::cpu1.data     0.827289                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.864982                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::cpu1.inst     0.974265                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::cpu1.data     0.827289                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.864982                       # miss rate for overall accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::cpu1.data 64942.957721                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 64942.957721                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::cpu1.inst 64916.653585                       # average ReadCleanReq miss latency
system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::total 64916.653585                       # average ReadCleanReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::cpu1.data 64396.049669                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 64396.049669                       # average ReadSharedReq miss latency
system.cpu1.l2cache.demand_avg_miss_latency::cpu1.inst 64916.653585                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::cpu1.data 64487.256898                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 64611.292348                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::cpu1.inst 64916.653585                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::cpu1.data 64487.256898                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 64611.292348                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::writebacks          265                       # number of writebacks
system.cpu1.l2cache.writebacks::total             265                       # number of writebacks
system.cpu1.l2cache.CleanEvict_mshr_misses::writebacks           23                       # number of CleanEvict MSHR misses
system.cpu1.l2cache.CleanEvict_mshr_misses::total           23                       # number of CleanEvict MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::cpu1.data          544                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total          544                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadCleanReq_mshr_misses::cpu1.inst         1325                       # number of ReadCleanReq MSHR misses
system.cpu1.l2cache.ReadCleanReq_mshr_misses::total         1325                       # number of ReadCleanReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::cpu1.data         2718                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total         2718                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.demand_mshr_misses::cpu1.inst         1325                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::cpu1.data         3262                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total         4587                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::cpu1.inst         1325                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::cpu1.data         3262                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total         4587                       # number of overall MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::cpu1.data     33790566                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total     33790566                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::cpu1.inst     82264945                       # number of ReadCleanReq MSHR miss cycles
system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::total     82264945                       # number of ReadCleanReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::cpu1.data    167335533                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total    167335533                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.inst     82264945                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.data    201126099                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total    283391044                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.inst     82264945                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.data    201126099                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total    283391044                       # number of overall MSHR miss cycles
system.cpu1.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu1.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::cpu1.data     0.906667                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.906667                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::cpu1.inst     0.974265                       # mshr miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::total     0.974265                       # mshr miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::cpu1.data     0.813042                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.813042                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.inst     0.974265                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.data     0.827289                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.864982                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.inst     0.974265                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.data     0.827289                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.864982                       # mshr miss rate for overall accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::cpu1.data 62115.011029                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 62115.011029                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 62086.750943                       # average ReadCleanReq mshr miss latency
system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 62086.750943                       # average ReadCleanReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 61565.685430                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 61565.685430                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.inst 62086.750943                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.data 61657.295831                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 61781.348158                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.inst 62086.750943                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.data 61657.295831                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 61781.348158                       # average overall mshr miss latency
system.cpu1.toL2Bus.snoop_filter.tot_requests         9593                       # Total number of requests made to the snoop filter.
system.cpu1.toL2Bus.snoop_filter.hit_single_requests         4288                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.toL2Bus.snoop_filter.hit_multi_requests           28                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.toL2Bus.snoop_filter.tot_snoops          231                       # Total number of snoops made to the snoop filter.
system.cpu1.toL2Bus.snoop_filter.hit_single_snoops          231                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.toL2Bus.pwrStateResidencyTicks::UNDEFINED    349594722                       # Cumulative time (in ticks) in various power states
system.cpu1.toL2Bus.trans_dist::ReadResp         4706                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::WritebackDirty         1140                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::WritebackClean          849                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::CleanEvict         3369                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::UpgradeReq            7                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::UpgradeResp            7                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadExReq          600                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadExResp          600                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadCleanReq         1363                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadSharedReq         3343                       # Transaction distribution
system.cpu1.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side         3572                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side        11331                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_count::total            14903                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side       141376                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side       308352                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size::total            449728                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.snoops                       1081                       # Total snoops (count)
system.cpu1.toL2Bus.snoopTraffic                17152                       # Total snoop traffic (bytes)
system.cpu1.toL2Bus.snoop_fanout::samples         6391                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::mean       0.040839                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::stdev      0.197932                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::0              6130     95.92%     95.92% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::1               261      4.08%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::total          6391                       # Request fanout histogram
system.cpu1.toL2Bus.reqLayer0.occupancy       4342653                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.reqLayer0.utilization          1.2                       # Layer utilization (%)
system.cpu1.toL2Bus.respLayer0.occupancy      1361969                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.respLayer0.utilization          0.4                       # Layer utilization (%)
system.cpu1.toL2Bus.respLayer1.occupancy      3941388                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.respLayer1.utilization          1.1                       # Layer utilization (%)
system.cpu2.branchPred.lookups                 171207                       # Number of BP lookups
system.cpu2.branchPred.condPredicted           171207                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect            12238                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups              146234                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                   4941                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect              1082                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.indirectLookups         146234                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectHits             71619                       # Number of indirect target hits.
system.cpu2.branchPred.indirectMisses           74615                       # Number of indirect misses.
system.cpu2.branchPredindirectMispredicted         6070                       # Number of mispredicted indirect branches.
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED    349594722                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                     502896                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                      75990                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                          773                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                           91                       # TLB misses on write requests
system.cpu2.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu2.interrupts.pwrStateResidencyTicks::UNDEFINED    349594722                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED    349594722                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                     160745                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                          199                       # TLB misses on write requests
system.cpu2.workload.numSyscalls                   96                       # Number of system calls
system.cpu2.pwrStateResidencyTicks::ON      349594722                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                         1049835                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles            206897                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                       1458269                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                     171207                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches             76560                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                       708485                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                  24648                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                  76                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.cpu2.fetch.IcacheWaitRetryStallCycles          167                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.CacheLines                   160745                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                 3751                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples            927958                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             2.576631                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            3.465871                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                  565152     60.90%     60.90% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                   12578      1.36%     62.26% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                   14372      1.55%     63.81% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                   18994      2.05%     65.85% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                   17138      1.85%     67.70% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   22765      2.45%     70.15% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   39050      4.21%     74.36% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   27248      2.94%     77.30% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                  210661     22.70%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total              927958                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.163080                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       1.389046                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                  130233                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles               474630                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                   260722                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles                50049                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                 12324                       # Number of cycles decode is squashing
system.cpu2.decode.DecodedInsts               2272744                       # Number of instructions handled by decode
system.cpu2.rename.SquashCycles                 12324                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                  158501                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                 225716                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles          7695                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                   280135                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles               243587                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts               2215154                       # Number of instructions processed by rename
system.cpu2.rename.ROBFullEvents                 2473                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.IQFullEvents                 16769                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.LQFullEvents                167617                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.SQFullEvents                 44820                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.FullRegisterEvents               2                       # Number of times there has been no free registers
system.cpu2.rename.RenamedOperands            2945548                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups              5364282                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups         3408435                       # Number of integer rename lookups
system.cpu2.rename.fp_rename_lookups           194152                       # Number of floating rename lookups
system.cpu2.rename.CommittedMaps              2263497                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                  681927                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts               255                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts           239                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                   270665                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads              524353                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores              83897                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads            56350                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores           18124                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                   2111888                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded                403                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                  1965749                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued             5891                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined         455404                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined       633992                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved           217                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples       927958                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        2.118360                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       2.427069                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0             437561     47.15%     47.15% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1              55665      6.00%     53.15% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2              67073      7.23%     60.38% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3              72917      7.86%     68.24% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4              98045     10.57%     78.80% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5              82865      8.93%     87.73% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6              62126      6.69%     94.43% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              35722      3.85%     98.28% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              15984      1.72%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total         927958                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                  15209     68.14%     68.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     68.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     68.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                 1561      6.99%     75.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     75.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     75.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     75.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     75.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     75.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     75.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     75.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     75.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     75.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     75.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     75.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     75.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     75.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     75.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     75.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     75.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     75.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     75.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     75.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     75.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     75.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     75.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     75.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     75.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     75.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     75.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                  4629     20.74%     95.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                  692      3.10%     98.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead              126      0.56%     99.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite             102      0.46%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass             9265      0.47%      0.47% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu              1167155     59.37%     59.85% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult               37130      1.89%     61.73% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                 2212      0.11%     61.85% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd             162518      8.27%     70.11% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     70.11% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                 32      0.00%     70.12% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     70.12% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     70.12% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     70.12% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     70.12% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     70.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     70.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     70.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     70.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     70.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     70.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     70.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     70.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     70.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     70.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     70.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     70.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     70.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     70.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     70.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     70.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     70.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     70.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     70.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     70.12% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead              448989     22.84%     92.96% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite              57782      2.94%     95.90% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead          60823      3.09%     98.99% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite         19843      1.01%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total               1965749                       # Type of FU issued
system.cpu2.iq.rate                          1.872436                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                      22319                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.011354                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads           4394899                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes          2291689                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses      1677946                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads             492762                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes            276125                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses       241893                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses               1732015                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                 246788                       # Number of floating point alu accesses
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iew.lsq.thread0.forwLoads          102244                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads        68583                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses           75                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation          130                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores        16503                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads          120                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked          780                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                 12324                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                 146063                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                12014                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts            2112291                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts              360                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts               524353                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts               83897                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts               285                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                   801                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                10846                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents           130                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect          4283                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect        11162                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts               15445                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts              1937934                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts               502621                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts            27810                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_refs                      578517                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                  109156                       # Number of branches executed
system.cpu2.iew.exec_stores                     75896                       # Number of stores executed
system.cpu2.iew.exec_rate                    1.845942                       # Inst execution rate
system.cpu2.iew.wb_sent                       1926196                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                      1919839                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                  1518436                       # num instructions producing a value
system.cpu2.iew.wb_consumers                  2139792                       # num instructions consuming a value
system.cpu2.iew.wb_rate                      1.828705                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.709619                       # average fanout of values written-back
system.cpu2.commit.commitSquashedInsts         455438                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls            186                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts            12238                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples       860544                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     1.925301                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     2.985349                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0       508151     59.05%     59.05% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1        82834      9.63%     68.68% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2        33403      3.88%     72.56% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3        40642      4.72%     77.28% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4        29755      3.46%     80.74% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        12892      1.50%     82.24% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6         6411      0.74%     82.98% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7         8354      0.97%     83.95% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       138102     16.05%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total       860544                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts             1061835                       # Number of instructions committed
system.cpu2.commit.committedOps               1656806                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                        523132                       # Number of memory references committed
system.cpu2.commit.loads                       455742                       # Number of loads committed
system.cpu2.commit.membars                         48                       # Number of memory barriers committed
system.cpu2.commit.branches                     89323                       # Number of branches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.commit.fp_insts                    233333                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                  1498314                       # Number of committed integer instructions.
system.cpu2.commit.function_calls                2691                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass         3451      0.21%      0.21% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu          936152     56.50%     56.71% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult          36648      2.21%     58.92% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv            1960      0.12%     59.04% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd        155431      9.38%     68.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     68.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt            32      0.00%     68.43% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     68.43% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     68.43% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     68.43% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     68.43% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     68.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     68.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     68.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     68.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     68.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     68.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     68.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     68.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     68.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     68.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     68.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     68.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     68.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     68.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     68.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     68.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     68.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     68.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     68.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.43% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead         398813     24.07%     92.50% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite         48065      2.90%     95.40% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead        56929      3.44%     98.83% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite        19325      1.17%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total          1656806                       # Class of committed instruction
system.cpu2.commit.bw_lim_events               138102                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                     2834686                       # The number of ROB reads
system.cpu2.rob.rob_writes                    4292729                       # The number of ROB writes
system.cpu2.timesIdled                            791                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                         121877                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.committedInsts                    1061835                       # Number of Instructions Simulated
system.cpu2.committedOps                      1656806                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              0.988699                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        0.988699                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              1.011430                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        1.011430                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                 2930580                       # number of integer regfile reads
system.cpu2.int_regfile_writes                1555304                       # number of integer regfile writes
system.cpu2.fp_regfile_reads                   168465                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                  220224                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                   595699                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                  799838                       # number of cc regfile writes
system.cpu2.misc_regfile_reads                 820549                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                    18                       # number of misc regfile writes
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED    349594722                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.replacements             3415                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          476.383655                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs             449978                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs             3927                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           114.585689                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle           165168                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   476.383655                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.930437                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.930437                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          254                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          228                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          3736807                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         3736807                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED    349594722                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::cpu2.data       383108                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         383108                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data        66864                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         66864                       # number of WriteReq hits
system.cpu2.dcache.demand_hits::cpu2.data       449972                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          449972                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data       449972                       # number of overall hits
system.cpu2.dcache.overall_hits::total         449972                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data        16022                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        16022                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data          616                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          616                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::cpu2.data        16638                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         16638                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data        16638                       # number of overall misses
system.cpu2.dcache.overall_misses::total        16638                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data    785006541                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    785006541                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data     35432199                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     35432199                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data    820438740                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    820438740                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data    820438740                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    820438740                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data       399130                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       399130                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data        67480                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        67480                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data       466610                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       466610                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data       466610                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       466610                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.040142                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.040142                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.009129                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.009129                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.035657                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.035657                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.035657                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.035657                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 48995.539945                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 48995.539945                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 57519.803571                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 57519.803571                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 49311.139560                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 49311.139560                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 49311.139560                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 49311.139560                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs        21556                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets          812                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs              308                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             11                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    69.987013                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    73.818182                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::writebacks          870                       # number of writebacks
system.cpu2.dcache.writebacks::total              870                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data        12698                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        12698                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data            7                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data        12705                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        12705                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data        12705                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        12705                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data         3324                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3324                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data          609                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          609                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data         3933                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3933                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data         3933                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3933                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data    177975513                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    177975513                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data     34769862                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     34769862                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data    212745375                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    212745375                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data    212745375                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    212745375                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.008328                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.008328                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.009025                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.009025                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.008429                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.008429                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.008429                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.008429                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 53542.573105                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 53542.573105                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 57093.369458                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 57093.369458                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 54092.391304                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 54092.391304                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 54092.391304                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 54092.391304                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    349594722                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu2.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED    349594722                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED    349594722                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.replacements              863                       # number of replacements
system.cpu2.icache.tags.tagsinuse          485.381892                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs             158956                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             1375                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           115.604364                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle            71262                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   485.381892                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.948012                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.948012                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          503                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          1287330                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         1287330                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED    349594722                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::cpu2.inst       158956                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         158956                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst       158956                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          158956                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst       158956                       # number of overall hits
system.cpu2.icache.overall_hits::total         158956                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst         1788                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         1788                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst         1788                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          1788                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst         1788                       # number of overall misses
system.cpu2.icache.overall_misses::total         1788                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst    113789429                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    113789429                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst    113789429                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    113789429                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst    113789429                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    113789429                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst       160744                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       160744                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst       160744                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       160744                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst       160744                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       160744                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.011123                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.011123                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.011123                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.011123                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.011123                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.011123                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 63640.620246                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 63640.620246                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 63640.620246                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 63640.620246                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 63640.620246                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 63640.620246                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         1447                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               20                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    72.350000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::writebacks          863                       # number of writebacks
system.cpu2.icache.writebacks::total              863                       # number of writebacks
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst          410                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          410                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst          410                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          410                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst          410                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          410                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst         1378                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         1378                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst         1378                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         1378                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst         1378                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         1378                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst     92127780                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     92127780                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst     92127780                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     92127780                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst     92127780                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     92127780                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.008573                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.008573                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.008573                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.008573                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.008573                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.008573                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 66856.153846                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 66856.153846                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 66856.153846                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 66856.153846                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 66856.153846                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 66856.153846                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    349594722                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu2.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED    349594722                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    349594722                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.replacements            1001                       # number of replacements
system.cpu2.l2cache.tags.tagsinuse        2771.038880                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs              4814                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs            4710                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            1.022081                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle           68000                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::writebacks    53.206344                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::cpu2.inst   839.780378                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::cpu2.data  1878.052157                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::writebacks     0.012990                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::cpu2.inst     0.205025                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::cpu2.data     0.458509                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.676523                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         3709                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1          270                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2         3409                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024     0.905518                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses           42966                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses          42966                       # Number of data accesses
system.cpu2.l2cache.pwrStateResidencyTicks::UNDEFINED    349594722                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.WritebackDirty_hits::writebacks          870                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total          870                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackClean_hits::writebacks          862                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total          862                       # number of WritebackClean hits
system.cpu2.l2cache.UpgradeReq_hits::cpu2.data            6                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total            6                       # number of UpgradeReq hits
system.cpu2.l2cache.ReadExReq_hits::cpu2.data           53                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total           53                       # number of ReadExReq hits
system.cpu2.l2cache.ReadCleanReq_hits::cpu2.inst           35                       # number of ReadCleanReq hits
system.cpu2.l2cache.ReadCleanReq_hits::total           35                       # number of ReadCleanReq hits
system.cpu2.l2cache.ReadSharedReq_hits::cpu2.data          631                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total          631                       # number of ReadSharedReq hits
system.cpu2.l2cache.demand_hits::cpu2.inst           35                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::cpu2.data          684                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total            719                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::cpu2.inst           35                       # number of overall hits
system.cpu2.l2cache.overall_hits::cpu2.data          684                       # number of overall hits
system.cpu2.l2cache.overall_hits::total           719                       # number of overall hits
system.cpu2.l2cache.ReadExReq_misses::cpu2.data          550                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total          550                       # number of ReadExReq misses
system.cpu2.l2cache.ReadCleanReq_misses::cpu2.inst         1339                       # number of ReadCleanReq misses
system.cpu2.l2cache.ReadCleanReq_misses::total         1339                       # number of ReadCleanReq misses
system.cpu2.l2cache.ReadSharedReq_misses::cpu2.data         2693                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total         2693                       # number of ReadSharedReq misses
system.cpu2.l2cache.demand_misses::cpu2.inst         1339                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::cpu2.data         3243                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total         4582                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::cpu2.inst         1339                       # number of overall misses
system.cpu2.l2cache.overall_misses::cpu2.data         3243                       # number of overall misses
system.cpu2.l2cache.overall_misses::total         4582                       # number of overall misses
system.cpu2.l2cache.ReadExReq_miss_latency::cpu2.data     33957675                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total     33957675                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadCleanReq_miss_latency::cpu2.inst     90617958                       # number of ReadCleanReq miss cycles
system.cpu2.l2cache.ReadCleanReq_miss_latency::total     90617958                       # number of ReadCleanReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::cpu2.data    172662831                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total    172662831                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.demand_miss_latency::cpu2.inst     90617958                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::cpu2.data    206620506                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total    297238464                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::cpu2.inst     90617958                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::cpu2.data    206620506                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total    297238464                       # number of overall miss cycles
system.cpu2.l2cache.WritebackDirty_accesses::writebacks          870                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total          870                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::writebacks          862                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total          862                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::cpu2.data            6                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total            6                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::cpu2.data          603                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total          603                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadCleanReq_accesses::cpu2.inst         1374                       # number of ReadCleanReq accesses(hits+misses)
system.cpu2.l2cache.ReadCleanReq_accesses::total         1374                       # number of ReadCleanReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::cpu2.data         3324                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total         3324                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.demand_accesses::cpu2.inst         1374                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::cpu2.data         3927                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total         5301                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::cpu2.inst         1374                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::cpu2.data         3927                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total         5301                       # number of overall (read+write) accesses
system.cpu2.l2cache.ReadExReq_miss_rate::cpu2.data     0.912106                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.912106                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadCleanReq_miss_rate::cpu2.inst     0.974527                       # miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadCleanReq_miss_rate::total     0.974527                       # miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::cpu2.data     0.810168                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.810168                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.demand_miss_rate::cpu2.inst     0.974527                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::cpu2.data     0.825821                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.864365                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::cpu2.inst     0.974527                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::cpu2.data     0.825821                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.864365                       # miss rate for overall accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::cpu2.data 61741.227273                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 61741.227273                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadCleanReq_avg_miss_latency::cpu2.inst 67675.846154                       # average ReadCleanReq miss latency
system.cpu2.l2cache.ReadCleanReq_avg_miss_latency::total 67675.846154                       # average ReadCleanReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::cpu2.data 64115.421834                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 64115.421834                       # average ReadSharedReq miss latency
system.cpu2.l2cache.demand_avg_miss_latency::cpu2.inst 67675.846154                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::cpu2.data 63712.767808                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 64870.900044                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::cpu2.inst 67675.846154                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::cpu2.data 63712.767808                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 64870.900044                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::writebacks          248                       # number of writebacks
system.cpu2.l2cache.writebacks::total             248                       # number of writebacks
system.cpu2.l2cache.CleanEvict_mshr_misses::writebacks           40                       # number of CleanEvict MSHR misses
system.cpu2.l2cache.CleanEvict_mshr_misses::total           40                       # number of CleanEvict MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::cpu2.data          550                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total          550                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadCleanReq_mshr_misses::cpu2.inst         1339                       # number of ReadCleanReq MSHR misses
system.cpu2.l2cache.ReadCleanReq_mshr_misses::total         1339                       # number of ReadCleanReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::cpu2.data         2693                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total         2693                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.demand_mshr_misses::cpu2.inst         1339                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::cpu2.data         3243                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total         4582                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::cpu2.inst         1339                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::cpu2.data         3243                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total         4582                       # number of overall MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::cpu2.data     32402002                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total     32402002                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadCleanReq_mshr_miss_latency::cpu2.inst     86830357                       # number of ReadCleanReq MSHR miss cycles
system.cpu2.l2cache.ReadCleanReq_mshr_miss_latency::total     86830357                       # number of ReadCleanReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::cpu2.data    165040114                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total    165040114                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::cpu2.inst     86830357                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::cpu2.data    197442116                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total    284272473                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::cpu2.inst     86830357                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::cpu2.data    197442116                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total    284272473                       # number of overall MSHR miss cycles
system.cpu2.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu2.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::cpu2.data     0.912106                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.912106                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadCleanReq_mshr_miss_rate::cpu2.inst     0.974527                       # mshr miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadCleanReq_mshr_miss_rate::total     0.974527                       # mshr miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::cpu2.data     0.810168                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.810168                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.demand_mshr_miss_rate::cpu2.inst     0.974527                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::cpu2.data     0.825821                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.864365                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::cpu2.inst     0.974527                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::cpu2.data     0.825821                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.864365                       # mshr miss rate for overall accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::cpu2.data 58912.730909                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 58912.730909                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu2.inst 64847.167289                       # average ReadCleanReq mshr miss latency
system.cpu2.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 64847.167289                       # average ReadCleanReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu2.data 61284.854809                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 61284.854809                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::cpu2.inst 64847.167289                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::cpu2.data 60882.551958                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 62041.133348                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::cpu2.inst 64847.167289                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::cpu2.data 60882.551958                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 62041.133348                       # average overall mshr miss latency
system.cpu2.toL2Bus.snoop_filter.tot_requests         9589                       # Total number of requests made to the snoop filter.
system.cpu2.toL2Bus.snoop_filter.hit_single_requests         4286                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.toL2Bus.snoop_filter.hit_multi_requests           29                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.toL2Bus.snoop_filter.tot_snoops          270                       # Total number of snoops made to the snoop filter.
system.cpu2.toL2Bus.snoop_filter.hit_single_snoops          268                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.toL2Bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.toL2Bus.pwrStateResidencyTicks::UNDEFINED    349594722                       # Cumulative time (in ticks) in various power states
system.cpu2.toL2Bus.trans_dist::ReadResp         4702                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::WritebackDirty         1118                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::WritebackClean          863                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::CleanEvict         3298                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::UpgradeReq            6                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::UpgradeResp            6                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadExReq          603                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadExResp          603                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadCleanReq         1378                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadSharedReq         3324                       # Transaction distribution
system.cpu2.toL2Bus.pkt_count_system.cpu2.icache.mem_side::system.cpu2.l2cache.cpu_side         3615                       # Packet count per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_count_system.cpu2.dcache.mem_side::system.cpu2.l2cache.cpu_side        11281                       # Packet count per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_count::total            14896                       # Packet count per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_size_system.cpu2.icache.mem_side::system.cpu2.l2cache.cpu_side       143168                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_size_system.cpu2.dcache.mem_side::system.cpu2.l2cache.cpu_side       307008                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_size::total            450176                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.toL2Bus.snoops                       1005                       # Total snoops (count)
system.cpu2.toL2Bus.snoopTraffic                16128                       # Total snoop traffic (bytes)
system.cpu2.toL2Bus.snoop_fanout::samples         6312                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::mean       0.048321                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::stdev      0.215933                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::0              6009     95.20%     95.20% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::1               301      4.77%     99.97% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::2                 2      0.03%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::total          6312                       # Request fanout histogram
system.cpu2.toL2Bus.reqLayer0.occupancy       4347315                       # Layer occupancy (ticks)
system.cpu2.toL2Bus.reqLayer0.utilization          1.2                       # Layer utilization (%)
system.cpu2.toL2Bus.respLayer0.occupancy      1376954                       # Layer occupancy (ticks)
system.cpu2.toL2Bus.respLayer0.utilization          0.4                       # Layer utilization (%)
system.cpu2.toL2Bus.respLayer1.occupancy      3925071                       # Layer occupancy (ticks)
system.cpu2.toL2Bus.respLayer1.utilization          1.1                       # Layer utilization (%)
system.cpu3.branchPred.lookups                 171370                       # Number of BP lookups
system.cpu3.branchPred.condPredicted           171370                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect            12439                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups              141986                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                   4916                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect              1094                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.indirectLookups         141986                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectHits             70076                       # Number of indirect target hits.
system.cpu3.branchPred.indirectMisses           71910                       # Number of indirect misses.
system.cpu3.branchPredindirectMispredicted         6211                       # Number of mispredicted indirect branches.
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED    349594722                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                     495981                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                      75326                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                          766                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                           95                       # TLB misses on write requests
system.cpu3.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu3.interrupts.pwrStateResidencyTicks::UNDEFINED    349594722                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED    349594722                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                     159128                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                          185                       # TLB misses on write requests
system.cpu3.workload.numSyscalls                   95                       # Number of system calls
system.cpu3.pwrStateResidencyTicks::ON      349594722                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                         1049835                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles            203367                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                       1446571                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                     171370                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches             74992                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                       717092                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                  25064                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                  20                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.cpu3.fetch.IcacheWaitRetryStallCycles           93                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.CacheLines                   159128                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                 3709                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples            933113                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             2.544503                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            3.457598                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                  573318     61.44%     61.44% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                   12258      1.31%     62.76% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                   14292      1.53%     64.29% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                   18771      2.01%     66.30% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                   16489      1.77%     68.07% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   22735      2.44%     70.50% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   38683      4.15%     74.65% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                   27111      2.91%     77.55% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                  209456     22.45%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total              933113                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.163235                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       1.377903                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                  129144                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles               483829                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                   258114                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles                49494                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                 12532                       # Number of cycles decode is squashing
system.cpu3.decode.DecodedInsts               2252402                       # Number of instructions handled by decode
system.cpu3.rename.SquashCycles                 12532                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                  157047                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                 237771                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles          7212                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                   277342                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles               241209                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts               2194192                       # Number of instructions processed by rename
system.cpu3.rename.ROBFullEvents                 2469                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.IQFullEvents                 16186                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.LQFullEvents                168169                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.SQFullEvents                 41895                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.RenamedOperands            2910502                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups              5316008                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups         3372466                       # Number of integer rename lookups
system.cpu3.rename.fp_rename_lookups           192992                       # Number of floating rename lookups
system.cpu3.rename.CommittedMaps              2228861                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                  681518                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts               244                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts           229                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                   266783                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads              517615                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores              84207                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads            55467                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores           17827                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                   2090557                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded                400                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                  1943262                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued             6515                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined         458954                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined       640576                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved           215                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples       933113                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        2.082558                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       2.423516                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0             448380     48.05%     48.05% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1              55219      5.92%     53.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2              66294      7.10%     61.07% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3              72314      7.75%     68.82% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4              96708     10.36%     79.19% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5              80823      8.66%     87.85% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6              61956      6.64%     94.49% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              35522      3.81%     98.30% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              15897      1.70%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total         933113                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                  15541     68.53%     68.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     68.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     68.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                 1523      6.72%     75.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     75.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     75.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     75.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     75.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     75.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     75.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     75.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     75.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     75.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     75.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     75.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     75.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     75.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     75.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     75.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     75.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     75.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     75.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     75.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     75.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     75.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     75.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     75.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     75.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     75.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     75.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                  4607     20.31%     95.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                  682      3.01%     98.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead              107      0.47%     99.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite             219      0.97%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass             9331      0.48%      0.48% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu              1154795     59.43%     59.91% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult               36435      1.87%     61.78% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                 2215      0.11%     61.89% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd             160073      8.24%     70.13% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     70.13% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                 32      0.00%     70.13% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     70.13% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     70.13% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     70.13% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     70.13% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     70.13% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     70.13% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     70.13% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     70.13% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     70.13% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     70.13% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     70.13% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     70.13% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     70.13% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     70.13% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     70.13% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     70.13% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     70.13% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     70.13% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     70.13% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     70.13% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     70.13% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     70.13% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     70.13% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.13% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     70.13% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead              443317     22.81%     92.95% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite              57471      2.96%     95.90% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead          59826      3.08%     98.98% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite         19767      1.02%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total               1943262                       # Type of FU issued
system.cpu3.iq.rate                          1.851017                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                      22679                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.011671                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads           4362714                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes          2275454                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses      1657733                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads             486113                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes            274579                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses       238291                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses               1713240                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                 243370                       # Number of floating point alu accesses
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iew.lsq.thread0.forwLoads          100228                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads        69548                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses           87                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation          133                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores        17839                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads          126                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked          942                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                 12532                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                 153165                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles                 9691                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts            2090957                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts              347                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts               517615                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts               84207                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts               273                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                   895                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                 8398                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents           133                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect          4126                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect        11686                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts               15812                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts              1914487                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts               495718                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts            28771                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_refs                      570953                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                  108383                       # Number of branches executed
system.cpu3.iew.exec_stores                     75235                       # Number of stores executed
system.cpu3.iew.exec_rate                    1.823608                       # Inst execution rate
system.cpu3.iew.wb_sent                       1902593                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                      1896024                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                  1498946                       # num instructions producing a value
system.cpu3.iew.wb_consumers                  2112736                       # num instructions consuming a value
system.cpu3.iew.wb_rate                      1.806021                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.709481                       # average fanout of values written-back
system.cpu3.commit.commitSquashedInsts         458969                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls            185                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts            12439                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples       864674                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     1.887322                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     2.969478                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0       517812     59.89%     59.89% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1        81951      9.48%     69.36% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2        32454      3.75%     73.12% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3        39742      4.60%     77.71% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4        29165      3.37%     81.09% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        12841      1.49%     82.57% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6         6272      0.73%     83.30% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7         8160      0.94%     84.24% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       136277     15.76%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total       864674                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts             1045250                       # Number of instructions committed
system.cpu3.commit.committedOps               1631918                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                        514400                       # Number of memory references committed
system.cpu3.commit.loads                       448036                       # Number of loads committed
system.cpu3.commit.membars                         48                       # Number of memory barriers committed
system.cpu3.commit.branches                     88355                       # Number of branches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.commit.fp_insts                    229162                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                  1476225                       # Number of committed integer instructions.
system.cpu3.commit.function_calls                2659                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass         3436      0.21%      0.21% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu          923493     56.59%     56.80% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult          35959      2.20%     59.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv            1953      0.12%     59.12% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd        152645      9.35%     68.48% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     68.48% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt            32      0.00%     68.48% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     68.48% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     68.48% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     68.48% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     68.48% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     68.48% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     68.48% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     68.48% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     68.48% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     68.48% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     68.48% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     68.48% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     68.48% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     68.48% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     68.48% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     68.48% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     68.48% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     68.48% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     68.48% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     68.48% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     68.48% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     68.48% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     68.48% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     68.48% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.48% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.48% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead         392131     24.03%     92.51% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite         47381      2.90%     95.41% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead        55905      3.43%     98.84% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite        18983      1.16%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total          1631918                       # Class of committed instruction
system.cpu3.commit.bw_lim_events               136277                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                     2819284                       # The number of ROB reads
system.cpu3.rob.rob_writes                    4251063                       # The number of ROB writes
system.cpu3.timesIdled                            797                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                         116722                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.committedInsts                    1045250                       # Number of Instructions Simulated
system.cpu3.committedOps                      1631918                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              1.004387                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        1.004387                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              0.995633                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.995633                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                 2892619                       # number of integer regfile reads
system.cpu3.int_regfile_writes                1535865                       # number of integer regfile writes
system.cpu3.fp_regfile_reads                   166625                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                  216798                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                   590252                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                  788189                       # number of cc regfile writes
system.cpu3.misc_regfile_reads                 811432                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                    18                       # number of misc regfile writes
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED    349594722                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.replacements             3399                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          476.846001                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             443763                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             3911                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           113.465354                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle           150183                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   476.846001                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.931340                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.931340                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          249                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          233                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          3688183                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         3688183                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED    349594722                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.ReadReq_hits::cpu3.data       377920                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         377920                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data        65836                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         65836                       # number of WriteReq hits
system.cpu3.dcache.demand_hits::cpu3.data       443756                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          443756                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data       443756                       # number of overall hits
system.cpu3.dcache.overall_hits::total         443756                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data        16162                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        16162                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data          616                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          616                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::cpu3.data        16778                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         16778                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data        16778                       # number of overall misses
system.cpu3.dcache.overall_misses::total        16778                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data    804550644                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    804550644                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data     34878420                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     34878420                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data    839429064                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    839429064                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data    839429064                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    839429064                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data       394082                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       394082                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data        66452                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        66452                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data       460534                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       460534                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data       460534                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       460534                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.041012                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.041012                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.009270                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.009270                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.036432                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.036432                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.036432                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.036432                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 49780.388813                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 49780.388813                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 56620.811688                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 56620.811688                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 50031.533198                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 50031.533198                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 50031.533198                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 50031.533198                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs        22770                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets          398                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs              381                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              7                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    59.763780                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    56.857143                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::writebacks          862                       # number of writebacks
system.cpu3.dcache.writebacks::total              862                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data        12854                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        12854                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data            6                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data        12860                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        12860                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data        12860                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        12860                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data         3308                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         3308                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data          610                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          610                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data         3918                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         3918                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data         3918                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         3918                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data    184608207                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    184608207                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data     34209090                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     34209090                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data    218817297                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    218817297                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data    218817297                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    218817297                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.008394                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.008394                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.009180                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.009180                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.008508                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.008508                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.008508                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.008508                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 55806.592201                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 55806.592201                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 56080.475410                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 56080.475410                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 55849.233538                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 55849.233538                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 55849.233538                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 55849.233538                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    349594722                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu3.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED    349594722                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED    349594722                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.replacements              869                       # number of replacements
system.cpu3.icache.tags.tagsinuse          485.797026                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             157326                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             1381                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           113.921796                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle            66267                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   485.797026                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.948822                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.948822                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          506                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          1274399                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         1274399                       # Number of data accesses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED    349594722                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.ReadReq_hits::cpu3.inst       157326                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         157326                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst       157326                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          157326                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst       157326                       # number of overall hits
system.cpu3.icache.overall_hits::total         157326                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst         1801                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         1801                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst         1801                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          1801                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst         1801                       # number of overall misses
system.cpu3.icache.overall_misses::total         1801                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst    107223668                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    107223668                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst    107223668                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    107223668                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst    107223668                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    107223668                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst       159127                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       159127                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst       159127                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       159127                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst       159127                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       159127                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.011318                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.011318                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.011318                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.011318                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.011318                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.011318                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 59535.629095                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 59535.629095                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 59535.629095                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 59535.629095                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 59535.629095                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 59535.629095                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         1235                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               14                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    88.214286                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::writebacks          869                       # number of writebacks
system.cpu3.icache.writebacks::total              869                       # number of writebacks
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst          418                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          418                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst          418                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          418                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst          418                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          418                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst         1383                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         1383                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst         1383                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         1383                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst         1383                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         1383                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst     87491421                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     87491421                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst     87491421                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     87491421                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst     87491421                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     87491421                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.008691                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.008691                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.008691                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.008691                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.008691                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.008691                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 63262.054230                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 63262.054230                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 63262.054230                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 63262.054230                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 63262.054230                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 63262.054230                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    349594722                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu3.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED    349594722                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    349594722                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.replacements            1012                       # number of replacements
system.cpu3.l2cache.tags.tagsinuse        2745.089255                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs              4762                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs            4767                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            0.998951                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle           63000                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::writebacks    71.906403                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::cpu3.inst   816.135633                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::cpu3.data  1857.047220                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::writebacks     0.017555                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::cpu3.inst     0.199252                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::cpu3.data     0.453381                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.670188                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         3755                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1          259                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2         3466                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024     0.916748                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses           42951                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses          42951                       # Number of data accesses
system.cpu3.l2cache.pwrStateResidencyTicks::UNDEFINED    349594722                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.WritebackDirty_hits::writebacks          862                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total          862                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackClean_hits::writebacks          864                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total          864                       # number of WritebackClean hits
system.cpu3.l2cache.UpgradeReq_hits::cpu3.data            7                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total            7                       # number of UpgradeReq hits
system.cpu3.l2cache.ReadExReq_hits::cpu3.data           53                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total           53                       # number of ReadExReq hits
system.cpu3.l2cache.ReadCleanReq_hits::cpu3.inst           35                       # number of ReadCleanReq hits
system.cpu3.l2cache.ReadCleanReq_hits::total           35                       # number of ReadCleanReq hits
system.cpu3.l2cache.ReadSharedReq_hits::cpu3.data          600                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total          600                       # number of ReadSharedReq hits
system.cpu3.l2cache.demand_hits::cpu3.inst           35                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::cpu3.data          653                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total            688                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::cpu3.inst           35                       # number of overall hits
system.cpu3.l2cache.overall_hits::cpu3.data          653                       # number of overall hits
system.cpu3.l2cache.overall_hits::total           688                       # number of overall hits
system.cpu3.l2cache.ReadExReq_misses::cpu3.data          550                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total          550                       # number of ReadExReq misses
system.cpu3.l2cache.ReadCleanReq_misses::cpu3.inst         1346                       # number of ReadCleanReq misses
system.cpu3.l2cache.ReadCleanReq_misses::total         1346                       # number of ReadCleanReq misses
system.cpu3.l2cache.ReadSharedReq_misses::cpu3.data         2708                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total         2708                       # number of ReadSharedReq misses
system.cpu3.l2cache.demand_misses::cpu3.inst         1346                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::cpu3.data         3258                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total         4604                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::cpu3.inst         1346                       # number of overall misses
system.cpu3.l2cache.overall_misses::cpu3.data         3258                       # number of overall misses
system.cpu3.l2cache.overall_misses::total         4604                       # number of overall misses
system.cpu3.l2cache.ReadExReq_miss_latency::cpu3.data     33392241                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total     33392241                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadCleanReq_miss_latency::cpu3.inst     85977936                       # number of ReadCleanReq miss cycles
system.cpu3.l2cache.ReadCleanReq_miss_latency::total     85977936                       # number of ReadCleanReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::cpu3.data    179422398                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total    179422398                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.demand_miss_latency::cpu3.inst     85977936                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::cpu3.data    212814639                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total    298792575                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::cpu3.inst     85977936                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::cpu3.data    212814639                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total    298792575                       # number of overall miss cycles
system.cpu3.l2cache.WritebackDirty_accesses::writebacks          862                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total          862                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::writebacks          864                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total          864                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::cpu3.data            7                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total            7                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::cpu3.data          603                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total          603                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadCleanReq_accesses::cpu3.inst         1381                       # number of ReadCleanReq accesses(hits+misses)
system.cpu3.l2cache.ReadCleanReq_accesses::total         1381                       # number of ReadCleanReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::cpu3.data         3308                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total         3308                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.demand_accesses::cpu3.inst         1381                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::cpu3.data         3911                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total         5292                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::cpu3.inst         1381                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::cpu3.data         3911                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total         5292                       # number of overall (read+write) accesses
system.cpu3.l2cache.ReadExReq_miss_rate::cpu3.data     0.912106                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.912106                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadCleanReq_miss_rate::cpu3.inst     0.974656                       # miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadCleanReq_miss_rate::total     0.974656                       # miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::cpu3.data     0.818622                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.818622                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.demand_miss_rate::cpu3.inst     0.974656                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::cpu3.data     0.833035                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.869992                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::cpu3.inst     0.974656                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::cpu3.data     0.833035                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.869992                       # miss rate for overall accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::cpu3.data 60713.165455                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 60713.165455                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadCleanReq_avg_miss_latency::cpu3.inst 63876.624071                       # average ReadCleanReq miss latency
system.cpu3.l2cache.ReadCleanReq_avg_miss_latency::total 63876.624071                       # average ReadCleanReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::cpu3.data 66256.424668                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 66256.424668                       # average ReadSharedReq miss latency
system.cpu3.l2cache.demand_avg_miss_latency::cpu3.inst 63876.624071                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::cpu3.data 65320.638122                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 64898.474153                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::cpu3.inst 63876.624071                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::cpu3.data 65320.638122                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 64898.474153                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::writebacks          223                       # number of writebacks
system.cpu3.l2cache.writebacks::total             223                       # number of writebacks
system.cpu3.l2cache.CleanEvict_mshr_misses::writebacks           17                       # number of CleanEvict MSHR misses
system.cpu3.l2cache.CleanEvict_mshr_misses::total           17                       # number of CleanEvict MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::cpu3.data          550                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total          550                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadCleanReq_mshr_misses::cpu3.inst         1346                       # number of ReadCleanReq MSHR misses
system.cpu3.l2cache.ReadCleanReq_mshr_misses::total         1346                       # number of ReadCleanReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::cpu3.data         2708                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total         2708                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.demand_mshr_misses::cpu3.inst         1346                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::cpu3.data         3258                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total         4604                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::cpu3.inst         1346                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::cpu3.data         3258                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total         4604                       # number of overall MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::cpu3.data     31832616                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total     31832616                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadCleanReq_mshr_miss_latency::cpu3.inst     82165933                       # number of ReadCleanReq MSHR miss cycles
system.cpu3.l2cache.ReadCleanReq_mshr_miss_latency::total     82165933                       # number of ReadCleanReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::cpu3.data    171760420                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total    171760420                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::cpu3.inst     82165933                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::cpu3.data    203593036                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total    285758969                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::cpu3.inst     82165933                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::cpu3.data    203593036                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total    285758969                       # number of overall MSHR miss cycles
system.cpu3.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu3.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::cpu3.data     0.912106                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.912106                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadCleanReq_mshr_miss_rate::cpu3.inst     0.974656                       # mshr miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadCleanReq_mshr_miss_rate::total     0.974656                       # mshr miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::cpu3.data     0.818622                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.818622                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.demand_mshr_miss_rate::cpu3.inst     0.974656                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::cpu3.data     0.833035                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.869992                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::cpu3.inst     0.974656                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::cpu3.data     0.833035                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.869992                       # mshr miss rate for overall accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::cpu3.data 57877.483636                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 57877.483636                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu3.inst 61044.526746                       # average ReadCleanReq mshr miss latency
system.cpu3.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 61044.526746                       # average ReadCleanReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu3.data 63427.038405                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 63427.038405                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::cpu3.inst 61044.526746                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::cpu3.data 62490.189073                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 62067.543223                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::cpu3.inst 61044.526746                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::cpu3.data 62490.189073                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 62067.543223                       # average overall mshr miss latency
system.cpu3.toL2Bus.snoop_filter.tot_requests         9569                       # Total number of requests made to the snoop filter.
system.cpu3.toL2Bus.snoop_filter.hit_single_requests         4277                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.toL2Bus.snoop_filter.hit_multi_requests           25                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.toL2Bus.snoop_filter.tot_snoops          265                       # Total number of snoops made to the snoop filter.
system.cpu3.toL2Bus.snoop_filter.hit_single_snoops          264                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.toL2Bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.toL2Bus.pwrStateResidencyTicks::UNDEFINED    349594722                       # Cumulative time (in ticks) in various power states
system.cpu3.toL2Bus.trans_dist::ReadResp         4691                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::WritebackDirty         1085                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::WritebackClean          869                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::CleanEvict         3326                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::UpgradeReq            7                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::UpgradeResp            7                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadExReq          603                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadExResp          603                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadCleanReq         1383                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadSharedReq         3308                       # Transaction distribution
system.cpu3.toL2Bus.pkt_count_system.cpu3.icache.mem_side::system.cpu3.l2cache.cpu_side         3633                       # Packet count per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_count_system.cpu3.dcache.mem_side::system.cpu3.l2cache.cpu_side        11235                       # Packet count per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_count::total            14868                       # Packet count per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_size_system.cpu3.icache.mem_side::system.cpu3.l2cache.cpu_side       144000                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_size_system.cpu3.dcache.mem_side::system.cpu3.l2cache.cpu_side       305472                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_size::total            449472                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.toL2Bus.snoops                       1014                       # Total snoops (count)
system.cpu3.toL2Bus.snoopTraffic                14400                       # Total snoop traffic (bytes)
system.cpu3.toL2Bus.snoop_fanout::samples         6313                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::mean       0.046729                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::stdev      0.211824                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::0              6019     95.34%     95.34% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::1               293      4.64%     99.98% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::2                 1      0.02%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::total          6313                       # Request fanout histogram
system.cpu3.toL2Bus.reqLayer0.occupancy       4339323                       # Layer occupancy (ticks)
system.cpu3.toL2Bus.reqLayer0.utilization          1.2                       # Layer utilization (%)
system.cpu3.toL2Bus.respLayer0.occupancy      1381949                       # Layer occupancy (ticks)
system.cpu3.toL2Bus.respLayer0.utilization          0.4                       # Layer utilization (%)
system.cpu3.toL2Bus.respLayer1.occupancy      3909752                       # Layer occupancy (ticks)
system.cpu3.toL2Bus.respLayer1.utilization          1.1                       # Layer utilization (%)
system.l3.tags.pwrStateResidencyTicks::UNDEFINED    349594722                       # Cumulative time (in ticks) in various power states
system.l3.tags.replacements                         0                       # number of replacements
system.l3.tags.tagsinuse                 12392.090839                       # Cycle average of tags in use
system.l3.tags.total_refs                        3484                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                     18169                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      0.191755                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                     55000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::cpu0.inst       981.801366                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu0.data      2116.928388                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu1.inst       983.924624                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu1.data      2113.909087                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu2.inst       988.848802                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu2.data      2107.320749                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu3.inst       992.500068                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu3.data      2106.857754                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::cpu0.inst        0.007491                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu0.data        0.016151                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu1.inst        0.007507                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu1.data        0.016128                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu2.inst        0.007544                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu2.data        0.016078                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu3.inst        0.007572                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu3.data        0.016074                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.094544                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         18169                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0          115                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1         1031                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2        17023                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024     0.138618                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                    364617                       # Number of tag accesses
system.l3.tags.data_accesses                   364617                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED    349594722                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks          916                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total              916                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu0.data                 8                       # number of ReadExReq hits
system.l3.ReadExReq_hits::cpu1.data                11                       # number of ReadExReq hits
system.l3.ReadExReq_hits::cpu2.data                14                       # number of ReadExReq hits
system.l3.ReadExReq_hits::cpu3.data                19                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                    52                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu0.inst             3                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu0.data            30                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu1.inst             2                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu1.data            33                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu2.data            22                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu3.inst             4                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu3.data            37                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total               131                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu0.inst                    3                       # number of demand (read+write) hits
system.l3.demand_hits::cpu0.data                   38                       # number of demand (read+write) hits
system.l3.demand_hits::cpu1.inst                    2                       # number of demand (read+write) hits
system.l3.demand_hits::cpu1.data                   44                       # number of demand (read+write) hits
system.l3.demand_hits::cpu2.data                   36                       # number of demand (read+write) hits
system.l3.demand_hits::cpu3.inst                    4                       # number of demand (read+write) hits
system.l3.demand_hits::cpu3.data                   56                       # number of demand (read+write) hits
system.l3.demand_hits::total                      183                       # number of demand (read+write) hits
system.l3.overall_hits::cpu0.inst                   3                       # number of overall hits
system.l3.overall_hits::cpu0.data                  38                       # number of overall hits
system.l3.overall_hits::cpu1.inst                   2                       # number of overall hits
system.l3.overall_hits::cpu1.data                  44                       # number of overall hits
system.l3.overall_hits::cpu2.data                  36                       # number of overall hits
system.l3.overall_hits::cpu3.inst                   4                       # number of overall hits
system.l3.overall_hits::cpu3.data                  56                       # number of overall hits
system.l3.overall_hits::total                     183                       # number of overall hits
system.l3.ReadExReq_misses::cpu0.data             532                       # number of ReadExReq misses
system.l3.ReadExReq_misses::cpu1.data             533                       # number of ReadExReq misses
system.l3.ReadExReq_misses::cpu2.data             536                       # number of ReadExReq misses
system.l3.ReadExReq_misses::cpu3.data             531                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total                2132                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu0.inst         1323                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu0.data         2683                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu1.inst         1323                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu1.data         2685                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu2.inst         1339                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu2.data         2671                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu3.inst         1342                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu3.data         2671                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total           16037                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu0.inst               1323                       # number of demand (read+write) misses
system.l3.demand_misses::cpu0.data               3215                       # number of demand (read+write) misses
system.l3.demand_misses::cpu1.inst               1323                       # number of demand (read+write) misses
system.l3.demand_misses::cpu1.data               3218                       # number of demand (read+write) misses
system.l3.demand_misses::cpu2.inst               1339                       # number of demand (read+write) misses
system.l3.demand_misses::cpu2.data               3207                       # number of demand (read+write) misses
system.l3.demand_misses::cpu3.inst               1342                       # number of demand (read+write) misses
system.l3.demand_misses::cpu3.data               3202                       # number of demand (read+write) misses
system.l3.demand_misses::total                  18169                       # number of demand (read+write) misses
system.l3.overall_misses::cpu0.inst              1323                       # number of overall misses
system.l3.overall_misses::cpu0.data              3215                       # number of overall misses
system.l3.overall_misses::cpu1.inst              1323                       # number of overall misses
system.l3.overall_misses::cpu1.data              3218                       # number of overall misses
system.l3.overall_misses::cpu2.inst              1339                       # number of overall misses
system.l3.overall_misses::cpu2.data              3207                       # number of overall misses
system.l3.overall_misses::cpu3.inst              1342                       # number of overall misses
system.l3.overall_misses::cpu3.data              3202                       # number of overall misses
system.l3.overall_misses::total                 18169                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu0.data     32056069                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::cpu1.data     31366119                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::cpu2.data     29900009                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::cpu3.data     29314643                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total     122636840                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu0.inst     77441440                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu0.data    159559306                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu1.inst     76541676                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu1.data    155386115                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu2.inst     81063771                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu2.data    153295647                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu3.inst     76323919                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu3.data    159782121                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total    939393995                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu0.inst     77441440                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu0.data    191615375                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu1.inst     76541676                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu1.data    186752234                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu2.inst     81063771                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu2.data    183195656                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu3.inst     76323919                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu3.data    189096764                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total       1062030835                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu0.inst     77441440                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu0.data    191615375                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu1.inst     76541676                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu1.data    186752234                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu2.inst     81063771                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu2.data    183195656                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu3.inst     76323919                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu3.data    189096764                       # number of overall miss cycles
system.l3.overall_miss_latency::total      1062030835                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks          916                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total          916                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu0.data           540                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu1.data           544                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu2.data           550                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu3.data           550                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total              2184                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu0.inst         1326                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu0.data         2713                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu1.inst         1325                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu1.data         2718                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu2.inst         1339                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu2.data         2693                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu3.inst         1346                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu3.data         2708                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total         16168                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu0.inst             1326                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu0.data             3253                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu1.inst             1325                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu1.data             3262                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu2.inst             1339                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu2.data             3243                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu3.inst             1346                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu3.data             3258                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                18352                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu0.inst            1326                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu0.data            3253                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu1.inst            1325                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu1.data            3262                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu2.inst            1339                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu2.data            3243                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu3.inst            1346                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu3.data            3258                       # number of overall (read+write) accesses
system.l3.overall_accesses::total               18352                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu0.data     0.985185                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::cpu1.data     0.979779                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::cpu2.data     0.974545                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::cpu3.data     0.965455                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.976190                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu0.inst     0.997738                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu0.data     0.988942                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu1.inst     0.998491                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu1.data     0.987859                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu2.data     0.991831                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu3.inst     0.997028                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu3.data     0.986337                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.991898                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu0.inst        0.997738                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu0.data        0.988318                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu1.inst        0.998491                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu1.data        0.986511                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu2.inst               1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu2.data        0.988899                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu3.inst        0.997028                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu3.data        0.982812                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.990028                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu0.inst       0.997738                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu0.data       0.988318                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu1.inst       0.998491                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu1.data       0.986511                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu2.inst              1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu2.data       0.988899                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu3.inst       0.997028                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu3.data       0.982812                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.990028                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu0.data 60255.768797                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu1.data 58848.253283                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu2.data 55783.598881                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu3.data 55206.483992                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 57521.969981                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu0.inst 58534.724112                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu0.data 59470.483041                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu1.inst 57854.630385                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu1.data 57871.923650                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu2.inst 60540.530993                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu2.data 57392.604642                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu3.inst 56873.263040                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu3.data 59821.086110                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 58576.666147                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu0.inst 58534.724112                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu0.data 59600.427683                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu1.inst 57854.630385                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu1.data 58033.633934                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu2.inst 60540.530993                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu2.data 57123.684440                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu3.inst 56873.263040                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu3.data 59055.828857                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 58452.905223                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu0.inst 58534.724112                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu0.data 59600.427683                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu1.inst 57854.630385                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu1.data 58033.633934                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu2.inst 60540.530993                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu2.data 57123.684440                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu3.inst 56873.263040                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu3.data 59055.828857                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 58452.905223                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.ReadExReq_mshr_misses::cpu0.data          532                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu1.data          533                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu2.data          536                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu3.data          531                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total           2132                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu0.inst         1323                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu0.data         2683                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu1.inst         1323                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu1.data         2685                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu2.inst         1339                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu2.data         2671                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu3.inst         1342                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu3.data         2671                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total        16037                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu0.inst          1323                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu0.data          3215                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu1.inst          1323                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu1.data          3218                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu2.inst          1339                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu2.data          3207                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu3.inst          1342                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu3.data          3202                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             18169                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu0.inst         1323                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu0.data         3215                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu1.inst         1323                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu1.data         3218                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu2.inst         1339                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu2.data         3207                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu3.inst         1342                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu3.data         3202                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            18169                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu0.data     28422992                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu1.data     27729223                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu2.data     26241233                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu3.data     25690493                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total    108083941                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu0.inst     68409124                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu0.data    141242660                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu1.inst     67510669                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu1.data    137058392                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu2.inst     71925796                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu2.data    135062560                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu3.inst     67160396                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu3.data    141549672                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total    829919269                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu0.inst     68409124                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu0.data    169665652                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu1.inst     67510669                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu1.data    164787615                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu2.inst     71925796                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu2.data    161303793                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu3.inst     67160396                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu3.data    167240165                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total    938003210                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu0.inst     68409124                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu0.data    169665652                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu1.inst     67510669                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu1.data    164787615                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu2.inst     71925796                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu2.data    161303793                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu3.inst     67160396                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu3.data    167240165                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total    938003210                       # number of overall MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::cpu0.data     0.985185                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu1.data     0.979779                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu2.data     0.974545                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu3.data     0.965455                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.976190                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu0.inst     0.997738                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu0.data     0.988942                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu1.inst     0.998491                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu1.data     0.987859                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu2.data     0.991831                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu3.inst     0.997028                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu3.data     0.986337                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.991898                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu0.inst     0.997738                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu0.data     0.988318                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu1.inst     0.998491                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu1.data     0.986511                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu2.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu2.data     0.988899                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu3.inst     0.997028                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu3.data     0.982812                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.990028                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu0.inst     0.997738                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu0.data     0.988318                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu1.inst     0.998491                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu1.data     0.986511                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu2.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu2.data     0.988899                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu3.inst     0.997028                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu3.data     0.982812                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.990028                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu0.data 53426.676692                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu1.data 52024.808630                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu2.data 48957.524254                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu3.data 48381.342750                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 50696.032364                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu0.inst 51707.576720                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 52643.555721                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu1.inst 51028.472411                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 51045.956052                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu2.inst 53716.053771                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu2.data 50566.289779                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu3.inst 50045.004471                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu3.data 52995.010109                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 51750.281786                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu0.inst 51707.576720                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu0.data 52773.142146                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu1.inst 51028.472411                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu1.data 51208.084214                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu2.inst 53716.053771                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu2.data 50297.409729                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu3.inst 50045.004471                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu3.data 52229.907870                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 51626.573284                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu0.inst 51707.576720                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu0.data 52773.142146                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu1.inst 51028.472411                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu1.data 51208.084214                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu2.inst 53716.053771                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu2.data 50297.409729                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu3.inst 50045.004471                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu3.data 52229.907870                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 51626.573284                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests         18169                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    349594722                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              16037                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2132                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2132                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         16037                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port        36338                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total        36338                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  36338                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port      1162816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total      1162816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1162816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             18169                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   18169    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               18169                       # Request fanout histogram
system.membus.reqLayer8.occupancy            23461644                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               6.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy           95696668                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             27.4                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests        21653                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests         3303                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED    349594722                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp             16168                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty          916                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict            2385                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq             2184                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp            2184                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq        16168                       # Transaction distribution
system.tol3bus.pkt_count_system.cpu0.l2cache.mem_side::system.l3.cpu_side        10052                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu1.l2cache.mem_side::system.l3.cpu_side        10045                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu2.l2cache.mem_side::system.l3.cpu_side         9936                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu3.l2cache.mem_side::system.l3.cpu_side         9972                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count::total                 40005                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu0.l2cache.mem_side::system.l3.cpu_side       304576                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu1.l2cache.mem_side::system.l3.cpu_side       310528                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu2.l2cache.mem_side::system.l3.cpu_side       309120                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu3.l2cache.mem_side::system.l3.cpu_side       308928                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size::total                1233152                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                               0                       # Total snoops (count)
system.tol3bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples            18352                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                  18352    100.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::total              18352                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy           32181283                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              9.2                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy          14533965                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             4.2                       # Layer utilization (%)
system.tol3bus.respLayer1.occupancy          14565130                       # Layer occupancy (ticks)
system.tol3bus.respLayer1.utilization             4.2                       # Layer utilization (%)
system.tol3bus.respLayer2.occupancy          14548025                       # Layer occupancy (ticks)
system.tol3bus.respLayer2.utilization             4.2                       # Layer utilization (%)
system.tol3bus.respLayer3.occupancy          14617310                       # Layer occupancy (ticks)
system.tol3bus.respLayer3.utilization             4.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
