cocci_test_suite() {
	const struct nvkm_sw_func *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/sw/base.c 99 */;
	struct nvkm_device *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/sw/base.c 99 */;
	const struct nvkm_engine_func cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/sw/base.c 91 */;
	struct nvkm_engine *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/sw/base.c 86 */;
	void *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/sw/base.c 85 */;
	struct nvkm_sw *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/sw/base.c 81 */;
	struct nvkm_object **cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/sw/base.c 79 */;
	const struct nvkm_oclass *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/sw/base.c 78 */;
	struct nvkm_fifo_chan *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/sw/base.c 77 */;
	int cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/sw/base.c 76 */;
	struct nvkm_oclass *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/sw/base.c 59 */;
	const struct nvkm_sw_chan_sclass *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/sw/base.c 54 */;
	unsigned long cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/sw/base.c 34 */;
	struct nvkm_sw_chan *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/sw/base.c 32 */;
	u32 cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/sw/base.c 30 */;
	bool cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/sw/base.c 29 */;
	struct nvkm_sw **cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/sw/base.c 100 */;
}
