#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002607009bde0 .scope module, "regfile_tb" "regfile_tb" 2 19;
 .timescale -9 -11;
v0000026070096510_0 .var "clk", 0 0;
v00000260700965b0_0 .var/i "error", 31 0;
v0000026070096650_0 .var/i "i", 31 0;
v0000026070178590_0 .var "reg_enable", 0 0;
v0000026070178630_0 .var "reg_write", 0 0;
v0000026070178810_0 .var "rst", 0 0;
v00000260701786d0_0 .net "src1", 31 0, v0000026070126580_0;  1 drivers
v0000026070178770_0 .var "src1_addr", 5 0;
v0000026070177d70_0 .net "src2", 31 0, v0000026070125000_0;  1 drivers
v0000026070177e10_0 .var "src2_addr", 5 0;
v0000026070178bd0_0 .var "write_addr", 5 0;
v0000026070177eb0_0 .var "write_data", 31 0;
S_000002607011a8f0 .scope module, "RF" "regfile" 2 37, 3 17 0, S_000002607009bde0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "reg_enable";
    .port_info 3 /INPUT 1 "reg_write";
    .port_info 4 /INPUT 6 "src1_addr";
    .port_info 5 /INPUT 6 "src2_addr";
    .port_info 6 /INPUT 6 "write_addr";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "src1";
    .port_info 9 /OUTPUT 32 "src2";
v000002607011f660 .array "REG", 0 63, 31 0;
v000002607011ae60_0 .net "clk", 0 0, v0000026070096510_0;  1 drivers
v00000260700ea250_0 .var/i "i", 31 0;
v00000260701263a0_0 .net "reg_enable", 0 0, v0000026070178590_0;  1 drivers
v0000026070126440_0 .net "reg_write", 0 0, v0000026070178630_0;  1 drivers
v00000260701264e0_0 .net "rst", 0 0, v0000026070178810_0;  1 drivers
v0000026070126580_0 .var "src1", 31 0;
v0000026070124f60_0 .net "src1_addr", 5 0, v0000026070178770_0;  1 drivers
v0000026070125000_0 .var "src2", 31 0;
v00000260701250a0_0 .net "src2_addr", 5 0, v0000026070177e10_0;  1 drivers
v0000026070125140_0 .net "write_addr", 5 0, v0000026070178bd0_0;  1 drivers
v0000026070096470_0 .net "write_data", 31 0, v0000026070177eb0_0;  1 drivers
E_0000026070121df0 .event posedge, v00000260701264e0_0, v000002607011ae60_0;
    .scope S_000002607011a8f0;
T_0 ;
    %wait E_0000026070121df0;
    %load/vec4 v00000260701264e0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000260700ea250_0, 0, 32;
T_0.2 ;
    %load/vec4 v00000260700ea250_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000260700ea250_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002607011f660, 0, 4;
    %load/vec4 v00000260700ea250_0;
    %addi 1, 0, 32;
    %store/vec4 v00000260700ea250_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026070126580_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026070125000_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000260701263a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.4, 4;
    %load/vec4 v0000026070126440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %load/vec4 v0000026070096470_0;
    %load/vec4 v0000026070125140_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002607011f660, 0, 4;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0000026070124f60_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v000002607011f660, 4;
    %assign/vec4 v0000026070126580_0, 0;
    %load/vec4 v00000260701250a0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v000002607011f660, 4;
    %assign/vec4 v0000026070125000_0, 0;
T_0.7 ;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026070126580_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026070125000_0, 0;
T_0.5 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000002607009bde0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000260700965b0_0, 0, 32;
    %delay 11000, 0;
    %load/vec4 v00000260701786d0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %vpi_call 2 45 "$display", "time", $time, "  output is correct\012" {0 0 0};
    %jmp T_1.1;
T_1.0 ;
    %vpi_call 2 47 "$display", "time", $time, "  src1 is Wrong .Your src1 is %h , but Correct src1 is 00000000 \012", v00000260701786d0_0 {0 0 0};
    %load/vec4 v00000260700965b0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000260700965b0_0, 0, 32;
T_1.1 ;
    %load/vec4 v0000026070177d70_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %vpi_call 2 51 "$display", "time", $time, "  output is correct\012" {0 0 0};
    %jmp T_1.3;
T_1.2 ;
    %vpi_call 2 53 "$display", "time", $time, "  src2 is Wrong .Your src2 is %h , but Correct src2 is 00000000 \012", v0000026070177d70_0 {0 0 0};
    %load/vec4 v00000260700965b0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000260700965b0_0, 0, 32;
T_1.3 ;
    %delay 1000, 0;
    %load/vec4 v00000260701786d0_0;
    %cmpi/e 4294901760, 0, 32;
    %jmp/0xz  T_1.4, 4;
    %vpi_call 2 57 "$display", "time", $time, "  output is correct\012" {0 0 0};
    %jmp T_1.5;
T_1.4 ;
    %vpi_call 2 59 "$display", "time", $time, "  src1 is Wrong .Your src1 is %h , but Correct src1 is ffff0000 \012", v00000260701786d0_0 {0 0 0};
    %load/vec4 v00000260700965b0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000260700965b0_0, 0, 32;
T_1.5 ;
    %load/vec4 v0000026070177d70_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.6, 4;
    %vpi_call 2 63 "$display", "time", $time, "  output is correct\012" {0 0 0};
    %jmp T_1.7;
T_1.6 ;
    %vpi_call 2 65 "$display", "time", $time, "  src2 is Wrong .Your src2 is %h , but Correct src2 is 00000000 \012", v0000026070177d70_0 {0 0 0};
    %load/vec4 v00000260700965b0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000260700965b0_0, 0, 32;
T_1.7 ;
    %delay 1000, 0;
    %load/vec4 v00000260701786d0_0;
    %cmpi/e 4294901761, 0, 32;
    %jmp/0xz  T_1.8, 4;
    %vpi_call 2 69 "$display", "time", $time, "  output is correct\012" {0 0 0};
    %jmp T_1.9;
T_1.8 ;
    %vpi_call 2 71 "$display", "time", $time, "  src1 is Wrong .Your src1 is %h , but Correct src1 is ffff0001 \012", v00000260701786d0_0 {0 0 0};
    %load/vec4 v00000260700965b0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000260700965b0_0, 0, 32;
T_1.9 ;
    %load/vec4 v0000026070177d70_0;
    %cmpi/e 4294901765, 0, 32;
    %jmp/0xz  T_1.10, 4;
    %vpi_call 2 75 "$display", "time", $time, "  output is correct\012" {0 0 0};
    %jmp T_1.11;
T_1.10 ;
    %vpi_call 2 77 "$display", "time", $time, "  src2 is Wrong .Your src2 is %h , but Correct src2 is ffff0005 \012", v0000026070177d70_0 {0 0 0};
    %load/vec4 v00000260700965b0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000260700965b0_0, 0, 32;
T_1.11 ;
    %delay 1000, 0;
    %load/vec4 v00000260701786d0_0;
    %cmpi/e 4294901762, 0, 32;
    %jmp/0xz  T_1.12, 4;
    %vpi_call 2 81 "$display", "time", $time, "  output is correct\012" {0 0 0};
    %jmp T_1.13;
T_1.12 ;
    %vpi_call 2 83 "$display", "time", $time, "  src1 is Wrong .Your src1 is %h , but Correct src1 is ffff0002 \012", v00000260701786d0_0 {0 0 0};
    %load/vec4 v00000260700965b0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000260700965b0_0, 0, 32;
T_1.13 ;
    %load/vec4 v0000026070177d70_0;
    %cmpi/e 4294967295, 0, 32;
    %jmp/0xz  T_1.14, 4;
    %vpi_call 2 87 "$display", "time", $time, "  output is correct\012" {0 0 0};
    %jmp T_1.15;
T_1.14 ;
    %vpi_call 2 89 "$display", "time", $time, "  src2 is Wrong .Your src2 is %h , but Correct src2 is ffffffff \012", v0000026070177d70_0 {0 0 0};
    %load/vec4 v00000260700965b0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000260700965b0_0, 0, 32;
T_1.15 ;
    %vpi_call 2 92 "$display", "-----------------------register file---------------------------" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026070096650_0, 0, 32;
T_1.16 ;
    %load/vec4 v0000026070096650_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_1.17, 5;
    %load/vec4 v0000026070096650_0;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_1.18, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 32;
    %cmp/u;
    %jmp/1 T_1.19, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 32;
    %cmp/u;
    %jmp/1 T_1.20, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 32;
    %cmp/u;
    %jmp/1 T_1.21, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 32;
    %cmp/u;
    %jmp/1 T_1.22, 6;
    %dup/vec4;
    %pushi/vec4 44, 0, 32;
    %cmp/u;
    %jmp/1 T_1.23, 6;
    %dup/vec4;
    %pushi/vec4 63, 0, 32;
    %cmp/u;
    %jmp/1 T_1.24, 6;
    %ix/getv/s 4, v0000026070096650_0;
    %load/vec4a v000002607011f660, 4;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.27, 4;
    %vpi_call 2 153 "$display", "REG[%d] = %h  ", v0000026070096650_0, &A<v000002607011f660, v0000026070096650_0 > {0 0 0};
    %jmp T_1.28;
T_1.27 ;
    %vpi_call 2 155 "$display", "error! your REG[%d] = %h  , but it should be 00000000", v0000026070096650_0, &A<v000002607011f660, v0000026070096650_0 > {0 0 0};
    %load/vec4 v00000260700965b0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000260700965b0_0, 0, 32;
T_1.28 ;
    %jmp T_1.26;
T_1.18 ;
    %ix/getv/s 4, v0000026070096650_0;
    %load/vec4a v000002607011f660, 4;
    %cmpi/e 4294901760, 0, 32;
    %jmp/0xz  T_1.29, 4;
    %vpi_call 2 97 "$display", "REG[%d] = %h  ", v0000026070096650_0, &A<v000002607011f660, v0000026070096650_0 > {0 0 0};
    %jmp T_1.30;
T_1.29 ;
    %vpi_call 2 99 "$display", "error! your REG[%d] = %h  , but it should be ffff0000", v0000026070096650_0, &A<v000002607011f660, v0000026070096650_0 > {0 0 0};
    %load/vec4 v00000260700965b0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000260700965b0_0, 0, 32;
T_1.30 ;
    %jmp T_1.26;
T_1.19 ;
    %ix/getv/s 4, v0000026070096650_0;
    %load/vec4a v000002607011f660, 4;
    %cmpi/e 4294901761, 0, 32;
    %jmp/0xz  T_1.31, 4;
    %vpi_call 2 105 "$display", "REG[%d] = %h  ", v0000026070096650_0, &A<v000002607011f660, v0000026070096650_0 > {0 0 0};
    %jmp T_1.32;
T_1.31 ;
    %vpi_call 2 107 "$display", "error! your REG[%d] = %h  , but it should be ffff0001", v0000026070096650_0, &A<v000002607011f660, v0000026070096650_0 > {0 0 0};
    %load/vec4 v00000260700965b0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000260700965b0_0, 0, 32;
T_1.32 ;
    %jmp T_1.26;
T_1.20 ;
    %ix/getv/s 4, v0000026070096650_0;
    %load/vec4a v000002607011f660, 4;
    %cmpi/e 4294901762, 0, 32;
    %jmp/0xz  T_1.33, 4;
    %vpi_call 2 113 "$display", "REG[%d] = %h  ", v0000026070096650_0, &A<v000002607011f660, v0000026070096650_0 > {0 0 0};
    %jmp T_1.34;
T_1.33 ;
    %vpi_call 2 115 "$display", "error! your REG[%d] = %h  , but it should be ffff0002", v0000026070096650_0, &A<v000002607011f660, v0000026070096650_0 > {0 0 0};
    %load/vec4 v00000260700965b0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000260700965b0_0, 0, 32;
T_1.34 ;
    %jmp T_1.26;
T_1.21 ;
    %ix/getv/s 4, v0000026070096650_0;
    %load/vec4a v000002607011f660, 4;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.35, 4;
    %vpi_call 2 121 "$display", "REG[%d] = %h  ", v0000026070096650_0, &A<v000002607011f660, v0000026070096650_0 > {0 0 0};
    %jmp T_1.36;
T_1.35 ;
    %vpi_call 2 123 "$display", "error! your REG[%d] = %h  , but it should be 00000000", v0000026070096650_0, &A<v000002607011f660, v0000026070096650_0 > {0 0 0};
    %load/vec4 v00000260700965b0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000260700965b0_0, 0, 32;
T_1.36 ;
    %jmp T_1.26;
T_1.22 ;
    %ix/getv/s 4, v0000026070096650_0;
    %load/vec4a v000002607011f660, 4;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.37, 4;
    %vpi_call 2 129 "$display", "REG[%d] = %h  ", v0000026070096650_0, &A<v000002607011f660, v0000026070096650_0 > {0 0 0};
    %jmp T_1.38;
T_1.37 ;
    %vpi_call 2 131 "$display", "error! your REG[%d] = %h  , but it should be 00000000", v0000026070096650_0, &A<v000002607011f660, v0000026070096650_0 > {0 0 0};
    %load/vec4 v00000260700965b0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000260700965b0_0, 0, 32;
T_1.38 ;
    %jmp T_1.26;
T_1.23 ;
    %ix/getv/s 4, v0000026070096650_0;
    %load/vec4a v000002607011f660, 4;
    %cmpi/e 4294901765, 0, 32;
    %jmp/0xz  T_1.39, 4;
    %vpi_call 2 137 "$display", "REG[%d] = %h  ", v0000026070096650_0, &A<v000002607011f660, v0000026070096650_0 > {0 0 0};
    %jmp T_1.40;
T_1.39 ;
    %vpi_call 2 139 "$display", "error! your REG[%d] = %h  , but it should be ffff0005", v0000026070096650_0, &A<v000002607011f660, v0000026070096650_0 > {0 0 0};
    %load/vec4 v00000260700965b0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000260700965b0_0, 0, 32;
T_1.40 ;
    %jmp T_1.26;
T_1.24 ;
    %ix/getv/s 4, v0000026070096650_0;
    %load/vec4a v000002607011f660, 4;
    %cmpi/e 4294967295, 0, 32;
    %jmp/0xz  T_1.41, 4;
    %vpi_call 2 145 "$display", "REG[%d] = %h  ", v0000026070096650_0, &A<v000002607011f660, v0000026070096650_0 > {0 0 0};
    %jmp T_1.42;
T_1.41 ;
    %vpi_call 2 147 "$display", "error! your REG[%d] = %h  , but it should be ffffffff", v0000026070096650_0, &A<v000002607011f660, v0000026070096650_0 > {0 0 0};
    %load/vec4 v00000260700965b0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000260700965b0_0, 0, 32;
T_1.42 ;
    %jmp T_1.26;
T_1.26 ;
    %pop/vec4 1;
    %load/vec4 v0000026070096650_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026070096650_0, 0, 32;
    %jmp T_1.16;
T_1.17 ;
    %vpi_call 2 162 "$display", "-----------------------------------------------------------\012" {0 0 0};
    %load/vec4 v00000260700965b0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.43, 4;
    %vpi_call 2 164 "$display", "        ***********************************************        " {0 0 0};
    %vpi_call 2 165 "$display", "        **                                           **        " {0 0 0};
    %vpi_call 2 166 "$display", "        **             Congratulations !!            **        " {0 0 0};
    %vpi_call 2 167 "$display", "        **               Test PASS  !!               **        " {0 0 0};
    %vpi_call 2 168 "$display", "        **                                           **        " {0 0 0};
    %vpi_call 2 169 "$display", "        ***********************************************        " {0 0 0};
    %jmp T_1.44;
T_1.43 ;
    %vpi_call 2 172 "$display", "total error = %d", v00000260700965b0_0 {0 0 0};
T_1.44 ;
    %vpi_call 2 173 "$display", "-----------------------------------------------------------\012" {0 0 0};
    %end;
    .thread T_1;
    .scope S_000002607009bde0;
T_2 ;
    %delay 500, 0;
    %load/vec4 v0000026070096510_0;
    %inv;
    %store/vec4 v0000026070096510_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_000002607009bde0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026070096510_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026070178810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026070178590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026070178630_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000026070178bd0_0, 0, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026070177eb0_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000026070178770_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000026070177e10_0, 0, 6;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026070178810_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000026070178770_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000026070177e10_0, 0, 6;
    %delay 600, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026070178590_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026070178630_0, 0, 1;
    %pushi/vec4 5, 0, 6;
    %store/vec4 v0000026070178bd0_0, 0, 6;
    %pushi/vec4 4294901760, 0, 32;
    %store/vec4 v0000026070177eb0_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000026070178770_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000026070177e10_0, 0, 6;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026070178590_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026070178630_0, 0, 1;
    %pushi/vec4 15, 0, 6;
    %store/vec4 v0000026070178bd0_0, 0, 6;
    %pushi/vec4 4294901761, 0, 32;
    %store/vec4 v0000026070177eb0_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000026070178770_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000026070177e10_0, 0, 6;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026070178630_0, 0, 1;
    %pushi/vec4 24, 0, 6;
    %store/vec4 v0000026070178bd0_0, 0, 6;
    %pushi/vec4 4294901762, 0, 32;
    %store/vec4 v0000026070177eb0_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000026070178770_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000026070177e10_0, 0, 6;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026070178630_0, 0, 1;
    %pushi/vec4 30, 0, 6;
    %store/vec4 v0000026070178bd0_0, 0, 6;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000026070177eb0_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000026070178770_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000026070177e10_0, 0, 6;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026070178630_0, 0, 1;
    %pushi/vec4 33, 0, 6;
    %store/vec4 v0000026070178bd0_0, 0, 6;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0000026070177eb0_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000026070178770_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000026070177e10_0, 0, 6;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026070178630_0, 0, 1;
    %pushi/vec4 44, 0, 6;
    %store/vec4 v0000026070178bd0_0, 0, 6;
    %pushi/vec4 4294901765, 0, 32;
    %store/vec4 v0000026070177eb0_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000026070178770_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000026070177e10_0, 0, 6;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026070178630_0, 0, 1;
    %pushi/vec4 63, 0, 6;
    %store/vec4 v0000026070178bd0_0, 0, 6;
    %pushi/vec4 4294901766, 0, 32;
    %store/vec4 v0000026070177eb0_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000026070178770_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000026070177e10_0, 0, 6;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026070178630_0, 0, 1;
    %pushi/vec4 63, 0, 6;
    %store/vec4 v0000026070178bd0_0, 0, 6;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000026070177eb0_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000026070178770_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000026070177e10_0, 0, 6;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026070178630_0, 0, 1;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0000026070178770_0, 0, 6;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0000026070177e10_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000026070178bd0_0, 0, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026070177eb0_0, 0, 32;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026070178630_0, 0, 1;
    %pushi/vec4 5, 0, 6;
    %store/vec4 v0000026070178770_0, 0, 6;
    %pushi/vec4 33, 0, 6;
    %store/vec4 v0000026070177e10_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000026070178bd0_0, 0, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026070177eb0_0, 0, 32;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026070178630_0, 0, 1;
    %pushi/vec4 15, 0, 6;
    %store/vec4 v0000026070178770_0, 0, 6;
    %pushi/vec4 44, 0, 6;
    %store/vec4 v0000026070177e10_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000026070178bd0_0, 0, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026070177eb0_0, 0, 32;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026070178630_0, 0, 1;
    %pushi/vec4 24, 0, 6;
    %store/vec4 v0000026070178770_0, 0, 6;
    %pushi/vec4 63, 0, 6;
    %store/vec4 v0000026070177e10_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000026070178bd0_0, 0, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026070177eb0_0, 0, 32;
    %delay 20000, 0;
    %vpi_call 2 268 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_000002607009bde0;
T_4 ;
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\regfile_tb.v";
    "./regfile.v";
