# Logic Gates Project

### About:

For this project, I created a circuit and used VHDL code to implement the following circuit whose output is 'F'.  

![Screen Shot 2021-10-09 at 5 20 41 PM](https://user-images.githubusercontent.com/89553126/136675056-9044f10b-8766-4f64-ab9c-09b1c9d25614.png)
