// SPDX-License-Identifier: GPL-2.0-only
/*
 * Copyright (c) 2013-2016, Linux Foundation. All rights reserved.
 */

#ifndef _UFS_DUMP_H_
#define _UFS_DUMP_H_

enum {
	LOG_STD_HCI_SFR = 0xFFFFFFF0,
	LOG_VS_HCI_SFR,
	LOG_FMP_SFR,
	LOG_UNIPRO_SFR,
	LOG_PMA_SFR,
	LOG_MCQ_SFR,
	LOG_SQCQ_SFR,
	LOG_INVALID,
};

enum {
	DBG_ATTR_UNIPRO = 0xEFFFFFF0,
	DBG_ATTR_PCS_CMN,
	DBG_ATTR_PCS_TX,
	DBG_ATTR_PCS_RX,
	DBG_ATTR_DIRECT_PCS_TX,
	DBG_ATTR_DIRECT_PCS_RX,
	DBG_ATTR_PCS_START,
	DBG_ATTR_PCS_END,
};

enum {
	DBG_ATTR_CPORT_TX = 0xDFFFFFF0,
	DBG_ATTR_CPORT_RX,
	DBG_ATTR_CPORT_PTR,
	DBG_ATTR_CPORT_UTRL,
	DBG_ATTR_CPORT_UCD,
	DBG_ATTR_CPORT_UTMRL,
	DBG_ATTR_CPORT_REMAP,
	DBG_ATTR_CPORT_END,
};

enum {
	SFR_VAL_H_0_FIRST = 0,
	SFR_VAL_H_0,
	SFR_VAL_NUM,
};

enum {
	ATTR_VAL_H_0_L_0_FIRST = 0,
	ATTR_VAL_H_0_L_1_FIRST,
	ATTR_VAL_H_0_L_0,
	ATTR_VAL_H_0_L_1,
	ATTR_VAL_NUM,
};

struct exynos_ufs_sfr_log {
	const char* name;
	const u32 offset;
	u32 val[SFR_VAL_NUM];
};

struct exynos_ufs_attr_log {
	const u32 mib;
	const u32 offset;
	/* 0: lane0, 1: lane1 */
	u32 val[ATTR_VAL_NUM];
};

struct exynos_ufs_cport_log {
	const u32 mib;
	const char *name;
	const u32 offset;
	const u32 size;
};

static struct exynos_ufs_cport_log ufs_cport_sfr[] = {
	{DBG_ATTR_CPORT_TX,	"TX BUF",	0x0,	0x100},
	{DBG_ATTR_CPORT_RX,	"RX BUF",	0x400,	0x100},
	{DBG_ATTR_CPORT_PTR,	"CPORT LOG PTR",	0x800,	0x100},
	{DBG_ATTR_CPORT_UTRL,	"UTRL",	0x2000,	0x800},
	{DBG_ATTR_CPORT_UCD,	"UCD",	0x4000, 0x800},
	{DBG_ATTR_CPORT_UTMRL,	"UTMRL",	0x6000, 0xc0},
	{DBG_ATTR_CPORT_REMAP,	"REMAP",	0x7000, 0x100},
	{DBG_ATTR_CPORT_END,	0,	0},
};

static struct exynos_ufs_sfr_log ufs_log_sfr[] = {
	{"STD HCI SFR",	LOG_STD_HCI_SFR,	{0}},

	{"AHIT",	0x18,	{0}},
	{"INTERRUPT STATUS",	0x20,	{0}},
	{"INTERRUPT ENABLE",	0x24,	{0}},
	{"CONTROLLER STATUS",	0x30,	{0}},
	{"CONTROLLER ENABLE",	0x34,	{0}},
	{"UFS_PH_UECPA",	0x38,	{0}},
	{"UFS_PH_UECDL",	0x3C,	{0}},
	{"UFS_PH_UECN",		0x40,	{0}},
	{"UFS_PH_UECT",		0x44,	{0}},
	{"UFS_PH_UECDME",	0x48,	{0}},
	{"UTP TRANSF REQ INT AGG CNTRL",	0x4C,	{0}},
	{"UTP TRANSF REQ LIST BASE L",	0x50,	{0}},
	{"UTP TRANSF REQ LIST BASE H",	0x54,	{0}},
	{"UTP TRANSF REQ DOOR BELL",	0x58,	{0}},
	{"UTP TRANSF REQ LIST CLEAR",	0x5C,	{0}},
	{"UTP TRANSF REQ LIST RUN STOP",	0x60,	{0}},
	{"UTP TRANSF REQ LIST CNR",	0x64,	{0}},
	{"UTP TASK REQ LIST BASE L",	0x70,	{0}},
	{"UTP TASK REQ LIST BASE H",	0x74,	{0}},
	{"UTP TASK REQ DOOR BELL",	0x78,	{0}},
	{"UTP TASK REQ LIST CLEAR",	0x7C,	{0}},
	{"UTP TASK REQ LIST RUN STOP",	0x80,	{0}},
	{"UIC COMMAND",	0x90,	{0}},
	{"UIC COMMAND ARG1",	0x94,	{0}},
	{"UIC COMMAND ARG2",	0x98,	{0}},
	{"UIC COMMAND ARG3",	0x9C,	{0}},
	{"MH_IS",	0xd0,	{0}},
	{"MH_IE",	0xd4,	{0}},
	{"DBR_DUPLICATION_INFO",	0xe8,	{0}},
	{"SMU_CDB_INVALID_INFO",	0xec,	{0}},
	{"SMU_UNMAP_INVALID_INFO",	0xf4,	{0}},
	{"CCAP",	0x100,	{0}},
	{"CFG",		0x300,	{0}},
	{"MCQCFG",	0x380,	{0}},

	{"VS HCI SFR",	LOG_VS_HCI_SFR,	{0}},

	{"TXPRDT ENTRY SIZE",	0x1100,	{0}},
	{"RXPRDT ENTRY SIZE",	0x1104,	{0}},
	{"TO CNT DIV VAL",	0x1108,	{0}},
	{"1US TO CNT VAL",	0x110C,	{0}},
	{"INVALID UPIU CTRL",	0x1110,	{0}},
	{"INVALID UPIU BADDR",	0x1114,	{0}},
	{"INVALID UPIU UBADDR",	0x1118,	{0}},
	{"INVALID UTMR OFFSET ADDR",	0x111C,	{0}},
	{"INVALID UTR OFFSET ADDR",	0x1120,	{0}},
	{"INVALID DIN OFFSET ADDR",	0x1124,	{0}},
	{"VENDOR SPECIFIC IS",	0x1138,	{0}},
	{"VENDOR SPECIFIC IE",	0x113C,	{0}},
	{"UTRL NEXUS TYPE",	0x1140,	{0}},
	{"UTMRL NEXUS TYPE",	0x1144,	{0}},
	{"SW RST",	0x1150,	{0}},
	{"RX UPIU MATCH ERROR CODE",	0x115C,	{0}},
	{"DATA REORDER",	0x1160,	{0}},
	{"AXIDMA RWDATA BURST LEN",	0x116C,	{0}},
	{"WRITE DMA CTRL",	0x1174,	{0}},
	{"V2P1 CTRL",	0x118C,	{0}},
	{"CLKSTOP CTRL",	0x11B0,	{0}},
	{"UFS_PH MISC",		0x11B4,	{0}},
	{"DMA0 MONITOR STATE",	0x11C8,	{0}},
	{"DMA0 MONITOR CNT",	0x11CC,	{0}},
	{"DMA1 MONITOR STATE",	0x11D0,	{0}},
	{"DMA1 MONITOR CNT",	0x11D4,	{0}},
	{"DMA0 DOORBELL DEBUG",	0x11D8,	{0}},
	{"DMA1 DOORBELL DEBUG",	0x11DC,	{0}},

	{"AXI DMA IF CTRL",	0x11F8,	{0}},
	{"UFS ACG DISABLE",	0x11FC,	{0}},
	{"MPHY REFCLK SEL",	0x1208,	{0}},

	{"SMU RD ABORT MATCH INFO",	0x1218,	{0}},
	{"SMU WR ABORT MATCH INFO",	0x121C,	{0}},

	{"VENDOR_SPECIFIC IS",			0x1330,	{0}},
	{"VENDOR_SPECIFIC IS INFO_IOV",		0x1348,	{0}},
	{"VENDOR_SPECIFIC IS ERR DATA_PATH",	0x1350,	{0}},
	{"VENDOR_SPECIFIC IS ERR AH8",		0x1360,	{0}},
	{"VENDOR_SPECIFIC IS INFO AH8", 	0x1368,	{0}},
	{"VENDOR_SPECIFIC IS ERR UTP", 		0x1370,	{0}},
	{"VENDOR_SPECIFIC IS ERR FMP SMU",	0x1380,	{0}},

	{"INVALID PRDT CTRL",	0x1230,	{0}},
	{"UFS_PH_AH8_H8T",	0x1604,	{0}},
	{"UFS_PH_AH8_CLKGATE_CONFIG",	0x1608,	{0}},
	{"UFS_PH_AH8_STATE",	0x160c,	{0}},
	{"UFS_PH_AH8_ERR_CONTROL",	0x1614,	{0}},
	{"UFS_PH_AH8_INT_CONTROL",	0x1618,	{0}},
	{"UFS_PH_AH8_PROC_MPHY",	0x161c,	{0}},
	{"UFS_PH_AH8_PROC_CONFIG",	0x1620,	{0}},
	{"UFS_PH_AH8_TIMEOUT",	0x1624,	{0}},
	{"UFS_PH_AH8_PRE",	0x1628,	{0}},
	{"UFS_CLKDIV",	0x1810,	{0}},
	{"UFS_AXIDMA_FSM_TIMER",	0x181C,	{0}},

	{"FMP SFR",	LOG_FMP_SFR,	{0}},

	{"UFSPRCTRL",	0x0000,	{0}},
	{"UFSPRSTAT0",	0x0008,	{0}},
	{"UFSPRSTAT1",	0x000C,	{0}},
	{"UFSPRSECURITY0",	0x0010,	{0}},
	{"UFSPRSECURITY1",	0x0014,	{0}},
	{"UFSPRSECURITY2",	0x0018,	{0}},
	{"UFSPRVERSION",	0x001C,	{0}},
	{"UFSPWCTRL",	0x0100,	{0}},
	{"UFSPWSTAT0",	0x0108,	{0}},
	{"UFSPWSTAT1",	0x010C,	{0}},
	{"UFSPSBEGIN0",	0x2000,	{0}},
	{"UFSPSEND0",	0x2004,	{0}},
	{"UFSPSLUN0",	0x2008,	{0}},
	{"UFSPSCTRL0",	0x200C,	{0}},
	{"UFSPSBEGIN1",	0x2010,	{0}},
	{"UFSPSEND1",	0x2014,	{0}},
	{"UFSPSLUN1",	0x2018,	{0}},
	{"UFSPSCTRL1",	0x201C,	{0}},
	{"UFSPSBEGIN2",	0x2020,	{0}},
	{"UFSPSEND2",	0x2024,	{0}},
	{"UFSPSLUN2",	0x2028,	{0}},
	{"UFSPSCTRL2",	0x202C,	{0}},
	{"UFSPSBEGIN3",	0x2030,	{0}},
	{"UFSPSEND3",	0x2034,	{0}},
	{"UFSPSLUN3",	0x2038,	{0}},
	{"UFSPSCTRL3",	0x203C,	{0}},
	{"UFSPSBEGIN4",	0x2040,	{0}},
	{"UFSPSEND4",	0x2044,	{0}},
	{"UFSPSLUN4",	0x2048,	{0}},
	{"UFSPSCTRL4",	0x204C,	{0}},
	{"UFSPSBEGIN5",	0x2050,	{0}},
	{"UFSPSEND5",	0x2054,	{0}},
	{"UFSPSLUN5",	0x2058,	{0}},
	{"UFSPSCTRL5",	0x205C,	{0}},
	{"UFSPSBEGIN6",	0x2060,	{0}},
	{"UFSPSEND6",	0x2064,	{0}},
	{"UFSPSLUN6",	0x2068,	{0}},
	{"UFSPSCTRL6",	0x206C,	{0}},
	{"UFSPSBEGIN7",	0x2070,	{0}},
	{"UFSPSEND7",	0x2074,	{0}},
	{"UFSPSLUN7",	0x2078,	{0}},
	{"UFSPSCTRL7",	0x207C,	{0}},

	{"UNIPRO SFR",	LOG_UNIPRO_SFR,	{0}},

	{"DME_RESET_RATE_MODE_LEVEL",		(0x7824),	{0}},
	{"DME_LINKSTARTUP_CNF_RESULT",		(0x7854),	{0}},
	{"DME_HIBERNATE_ENTER_CNF_RESULT",		(0x7864),	{0}},
	{"DME_HIBERNATE_ENTER_IND_RESULT",		(0x7868),	{0}},
	{"DME_HIBERNATE_EXIT_CNF_RESULT",		(0x7874),	{0}},
	{"DME_HIBERNATE_EXIT_IND_RESULT",		(0x7878),	{0}},
	{"DME_POWERMODE_IND_RESULT",		(0x78EC),	{0}},
	{"DME_CLKDIV_VAL",		(0x7A4C),	{0}},
	{"DME_INTR_STATUS_LSB",		(0x7B00),	{0}},
	{"DME_INTR_STATUS_MSB",		(0x7B04),	{0}},
	{"DME_INTR_ERROR_CODE",		(0x7B20),	{0}},
	{"DME_DBG_OPTION_SUITE",		(0x7C00),	{0}},
	{"DME_DBG_CLK_PERIOD",		(0x7C04),	{0}},
	{"DME_DBG_CTRL_FSM",		(0x7D00),	{0}},
	{"DME_DBG_FLAG_STATUS",		(0x7D14),	{0}},
	{"DME_DBG_LINKCFG_FSM",		(0x7D18),	{0}},
	{"DME_DBG_ERROR_HISTORY_COUNTER",		(0x7E10),	{0}},
	{"DME_DBG_ERROR_HISTORY_POINTER",		(0x7E14),	{0}},
	{"DME_DBG_ERROR_HISTORY_0",		(0x7E20),	{0}},
	{"DME_DBG_ERROR_HISTORY_1",		(0x7E24),	{0}},
	{"DME_DBG_ERROR_HISTORY_2",		(0x7E28),	{0}},
	{"DME_DBG_ERROR_HISTORY_3",		(0x7E2C),	{0}},
	{"DME_DBG_ERROR_HISTORY_4",		(0x7E30),	{0}},
	{"DME_DBG_ERROR_HISTORY_5",		(0x7E34),	{0}},
	{"DME_DBG_ERROR_HISTORY_6",		(0x7E38),	{0}},
	{"DME_DBG_ERROR_HISTORY_7",		(0x7E3C),	{0}},

	{"PMA SFR",	LOG_PMA_SFR,	{0}},

	{"CMN_REG028",		(0x00A0),	{0}},
	{"CMN_REG088",		(0x0220),	{0}},
	{"CMN_REG089",		(0x0224),	{0}},
	{"CMN_REG08A",		(0x0228),	{0}},
	{"CMN_REG08B",		(0x022C),	{0}},
	{"CMN_REG09E",		(0x0278),	{0}},
	{"CMN_REG380",		(0x0E00),	{0}},
	{"CMN_REG381",		(0x0E04),	{0}},
	{"CMN_REG382",		(0x0E08),	{0}},
	{"CMN_REG383",		(0x0E0C),	{0}},
	{"CMN_REG384",		(0x0E10),	{0}},
	{"CMN_REG385",		(0x0E14),	{0}},
	{"TRSV_REG014",		(0x1050),	{0}},
	{"TRSV_REG015",		(0x1054),	{0}},
	{"TRSV_REG016",		(0x1058),	{0}},
	{"TRSV_REG017",		(0x105C),	{0}},
	{"TRSV_REG149",		(0x1524),	{0}},
	{"TRSV_REG163",		(0x158C),	{0}},
	{"TRSV_REG26C",		(0x19B0),	{0}},
	{"TRSV_REG39E",		(0x1E78),	{0}},
	{"TRSV_REG39F",		(0x1E7C),	{0}},
	{"TRSV_REG3A0",		(0x1E80),	{0}},
	{"TRSV_REG3A1",		(0x1E84),	{0}},
	{"TRSV_REG3A2",		(0x1E88),	{0}},
	{"TRSV_REG3A3",		(0x1E8C),	{0}},
	{"TRSV_REG3A4",		(0x1E90),	{0}},
	{"TRSV_REG3A5",		(0x1E94),	{0}},
	{"TRSV_REG3A6",		(0x1E98),	{0}},
	{"TRSV_REG3A7",		(0x1E9C),	{0}},
	{"TRSV_REG3A8",		(0x1EA0),	{0}},
	{"TRSV_REG3A9",		(0x1EA4),	{0}},
	{"TRSV_REG3AA",		(0x1EA8),	{0}},
	{"TRSV_REG3AB",		(0x1EAC),	{0}},
	{"TRSV_REG3AC",		(0x1EB0),	{0}},
	{"TRSV_REG3AD",		(0x1EB4),	{0}},
	{"TRSV_REG3AE",		(0x1EB8),	{0}},
	{"TRSV_REG3AF",		(0x1EBC),	{0}},
	{"TRSV_REG3B0",		(0x1EC0),	{0}},
	{"TRSV_REG3B1",		(0x1EC4),	{0}},
	{"TRSV_REG3D7",		(0x1F5C),	{0}},
	{"TRSV_REG3D8",		(0x1F60),	{0}},
	{"TRSV_REG3D9",		(0x1F64),	{0}},
	{"TRSV_REG3DA",		(0x1F68),	{0}},
	{"TRSV_REG414",		(0x2050),	{0}},
	{"TRSV_REG415",		(0x2054),	{0}},
	{"TRSV_REG416",		(0x2058),	{0}},
	{"TRSV_REG417",		(0x205C),	{0}},
	{"TRSV_REG549",		(0x2524),	{0}},
	{"TRSV_REG563",		(0x258C),	{0}},
	{"TRSV_REG66C",		(0x29B0),	{0}},
	{"TRSV_REG79E",		(0x2E78),	{0}},
	{"TRSV_REG79F",		(0x2E7C),	{0}},
	{"TRSV_REG7A0",		(0x2E80),	{0}},
	{"TRSV_REG7A1",		(0x2E84),	{0}},
	{"TRSV_REG7A2",		(0x2E88),	{0}},
	{"TRSV_REG7A3",		(0x2E8C),	{0}},
	{"TRSV_REG7A4",		(0x2E90),	{0}},
	{"TRSV_REG7A5",		(0x2E94),	{0}},
	{"TRSV_REG7A6",		(0x2E98),	{0}},
	{"TRSV_REG7A7",		(0x2E9C),	{0}},
	{"TRSV_REG7A8",		(0x2EA0),	{0}},
	{"TRSV_REG7A9",		(0x2EA4),	{0}},
	{"TRSV_REG7AA",		(0x2EA8),	{0}},
	{"TRSV_REG7AB",		(0x2EAC),	{0}},
	{"TRSV_REG7AC",		(0x2EB0),	{0}},
	{"TRSV_REG7AD",		(0x2EB4),	{0}},
	{"TRSV_REG7AE",		(0x2EB8),	{0}},
	{"TRSV_REG7AF",		(0x2EBC),	{0}},
	{"TRSV_REG7B0",		(0x2EC0),	{0}},
	{"TRSV_REG7B1",		(0x2EC4),	{0}},
	{"TRSV_REG7D7",		(0x2F5C),	{0}},
	{"TRSV_REG7D8",		(0x2F60),	{0}},
	{"TRSV_REG7D9",		(0x2F64),	{0}},
	{"TRSV_REG7DA",		(0x2F68),	{0}},

	{"MCQ SFR",	LOG_MCQ_SFR,	{0}},
	{"SQATTR0",	(0X0000),	{0}},
	{"SQLBA0",	(0X0004),	{0}},
	{"SQUBA0",	(0X0008),	{0}},
	{"SQISAO0",	(0X0010),	{0}},
	{"CQATTR0",	(0X0020),	{0}},
	{"CQLBA0",	(0X0024),	{0}},
	{"CQUBA0",	(0X0028),	{0}},
	{"CQISAO0",	(0X0030),	{0}},
	
	{"SQATTR1",	(0X0040),	{0}},
	{"SQLBA1",	(0X0044),	{0}},
	{"SQUBA1",	(0X0048),	{0}},
	{"SQISAO1",	(0X0050),	{0}},
	{"CQATTR1",	(0X0060),	{0}},
	{"CQLBA1",	(0X0064),	{0}},
	{"CQUBA1",	(0X0068),	{0}},
	{"CQISAO1",	(0X0070),	{0}},
	
	{"SQATTR2",	(0X0080),	{0}},
	{"SQLBA2",	(0X0084),	{0}},
	{"SQUBA2",	(0X0088),	{0}},
	{"SQISAO2",	(0X0090),	{0}},
	{"CQATTR2",	(0X00A0),	{0}},
	{"CQLBA2",	(0X00A4),	{0}},
	{"CQUBA2",	(0X00A8),	{0}},
	{"CQISAO2",	(0X00B0),	{0}},
	
	{"SQATTR3",	(0X00C0),	{0}},
	{"SQLBA3",	(0X00C4),	{0}},
	{"SQUBA3",	(0X00C8),	{0}},
	{"SQISAO3",	(0X00D0),	{0}},
	{"CQATTR3",	(0X00E0),	{0}},
	{"CQLBA3",	(0X00E4),	{0}},
	{"CQUBA3",	(0X00E8),	{0}},
	{"CQISAO3",	(0X00F0),	{0}},
	
	{"SQATTR4",	(0X0100),	{0}},
	{"SQLBA4",	(0X0104),	{0}},
	{"SQUBA4",	(0X0108),	{0}},
	{"SQISAO4",	(0X0110),	{0}},
	{"CQATTR4",	(0X0120),	{0}},
	{"CQLBA4",	(0X0124),	{0}},
	{"CQUBA4",	(0X0128),	{0}},
	{"CQISAO4",	(0X0130),	{0}},
					
	{"SQATTR5",	(0X0140),	{0}},
	{"SQLBA5",	(0X0144),	{0}},
	{"SQUBA5",	(0X0148),	{0}},
	{"SQISAO5",	(0X0150),	{0}},
	{"CQATTR5",	(0X0160),	{0}},
	{"CQLBA5",	(0X0164),	{0}},
	{"CQUBA5",	(0X0168),	{0}},
	{"CQISAO5",	(0X0170),	{0}},
					
	{"SQATTR6",	(0X0180),	{0}},
	{"SQLBA6",	(0X0184),	{0}},
	{"SQUBA6",	(0X0188),	{0}},
	{"SQISAO6",	(0X0190),	{0}},
	{"CQATTR6",	(0X01A0),	{0}},
	{"CQLBA6",	(0X01A4),	{0}},
	{"CQUBA6",	(0X01A8),	{0}},
	{"CQISAO6",	(0X01B0),	{0}},
					
	{"SQATTR7",	(0X01C0),	{0}},
	{"SQLBA7",	(0X01C4),	{0}},
	{"SQUBA7",	(0X01C8),	{0}},
	{"SQISAO7",	(0X01D0),	{0}},
	{"CQATTR7",	(0X01E0),	{0}},
	{"CQLBA7",	(0X01E4),	{0}},
	{"CQUBA7",	(0X01E8),	{0}},
	{"CQISAO7",	(0X01F0),	{0}},
	
	{"MCQ SQ/CQ SFR",	LOG_SQCQ_SFR,	{0}},
	{"SQHP0",	(0X0000),	{0}},
	{"SQTP0",	(0X0004),	{0}},
	{"SQIS0",	(0X0020),	{0}},
	{"SQIE0",	(0X0024),	{0}},
	{"CQHP0",	(0X0040),	{0}},
	{"CQTP0",	(0X0044),	{0}},
	{"CQIS0",	(0X0060),	{0}},
	{"CQIE0",	(0X0064),	{0}},
	{"MCQIACR0",	(0X0068),	{0}},

	{"SQHP1",	(0X1000),	{0}},
	{"SQTP1",	(0X1004),	{0}},
	{"SQIS1",	(0X1020),	{0}},
	{"SQIE1",	(0X1024),	{0}},
	{"CQHP1",	(0X1040),	{0}},
	{"CQTP1",	(0X1044),	{0}},
	{"CQIS1",	(0X1060),	{0}},
	{"CQIE1",	(0X1064),	{0}},
	{"MCQIACR1",	(0X1068),	{0}},
	
	{"SQHP2",	(0X2000),	{0}},
	{"SQTP2",	(0X2004),	{0}},
	{"SQIS2",	(0X2020),	{0}},
	{"SQIE2",	(0X2024),	{0}},
	{"CQHP2",	(0X2040),	{0}},
	{"CQTP2",	(0X2044),	{0}},
	{"CQIS2",	(0X2060),	{0}},
	{"CQIE2",	(0X2064),	{0}},
	{"MCQIACR2",	(0X2068),	{0}},

	{"SQHP3",	(0X3000),	{0}},
	{"SQTP3",	(0X3004),	{0}},
	{"SQIS3",	(0X3020),	{0}},
	{"SQIE3",	(0X3024),	{0}},
	{"CQHP3",	(0X3040),	{0}},
	{"CQTP3",	(0X3044),	{0}},
	{"CQIS3",	(0X3060),	{0}},
	{"CQIE3",	(0X3064),	{0}},
	{"MCQIACR3",	(0X3068),	{0}},

	{"SQHP4",	(0X4000),	{0}},
	{"SQTP4",	(0X4004),	{0}},
	{"SQIS4",	(0X4020),	{0}},
	{"SQIE4",	(0X4024),	{0}},
	{"CQHP4",	(0X4040),	{0}},
	{"CQTP4",	(0X4044),	{0}},
	{"CQIS4",	(0X4060),	{0}},
	{"CQIE4",	(0X4064),	{0}},
	{"MCQIACR4",	(0X4068),	{0}},

	{"SQHP5",	(0X5000),	{0}},
	{"SQTP5",	(0X5004),	{0}},
	{"SQIS5",	(0X5020),	{0}},
	{"SQIE5",	(0X5024),	{0}},
	{"CQHP5",	(0X5040),	{0}},
	{"CQTP5",	(0X5044),	{0}},
	{"CQIS5",	(0X5060),	{0}},
	{"CQIE5",	(0X5064),	{0}},
	{"MCQIACR5",	(0X5068),	{0}},
	
	{"SQHP6",	(0X6000),	{0}},
	{"SQTP6",	(0X6004),	{0}},
	{"SQIS6",	(0X6020),	{0}},
	{"SQIE6",	(0X6024),	{0}},
	{"CQHP6",	(0X6040),	{0}},
	{"CQTP6",	(0X6044),	{0}},
	{"CQIS6",	(0X6060),	{0}},
	{"CQIE6",	(0X6064),	{0}},
	{"MCQIACR6",	(0X6068),	{0}},

	{"SQHP7",	(0X7000),	{0}},
	{"SQTP7",	(0X7004),	{0}},
	{"SQIS7",	(0X7020),	{0}},
	{"SQIE7",	(0X7024),	{0}},
	{"CQHP7",	(0X7040),	{0}},
	{"CQTP7",	(0X7044),	{0}},
	{"CQIS7",	(0X7060),	{0}},
	{"CQIE7",	(0X7064),	{0}},
	{"MCQIACR7",	(0X7068),	{0}},

	{0, 0,	{0}},
};

static struct exynos_ufs_sfr_log ufs_log_sfr_evt1[] = {
	{"STD HCI SFR",	LOG_STD_HCI_SFR,	{0}},

	{"AHIT",	0x18,	{0}},
	{"INTERRUPT STATUS",	0x20,	{0}},
	{"INTERRUPT ENABLE",	0x24,	{0}},
	{"CONTROLLER STATUS",	0x30,	{0}},
	{"CONTROLLER ENABLE",	0x34,	{0}},
	{"UFS_PH_UECPA",	0x38,	{0}},
	{"UFS_PH_UECDL",	0x3C,	{0}},
	{"UFS_PH_UECN",		0x40,	{0}},
	{"UFS_PH_UECT",		0x44,	{0}},
	{"UFS_PH_UECDME",	0x48,	{0}},
	{"UTP TRANSF REQ INT AGG CNTRL",	0x4C,	{0}},
	{"UTP TRANSF REQ LIST BASE L",	0x50,	{0}},
	{"UTP TRANSF REQ LIST BASE H",	0x54,	{0}},
	{"UTP TRANSF REQ DOOR BELL",	0x58,	{0}},
	{"UTP TRANSF REQ LIST CLEAR",	0x5C,	{0}},
	{"UTP TRANSF REQ LIST RUN STOP",	0x60,	{0}},
	{"UTP TRANSF REQ LIST CNR",	0x64,	{0}},
	{"UTP TASK REQ LIST BASE L",	0x70,	{0}},
	{"UTP TASK REQ LIST BASE H",	0x74,	{0}},
	{"UTP TASK REQ DOOR BELL",	0x78,	{0}},
	{"UTP TASK REQ LIST CLEAR",	0x7C,	{0}},
	{"UTP TASK REQ LIST RUN STOP",	0x80,	{0}},
	{"UIC COMMAND",	0x90,	{0}},
	{"UIC COMMAND ARG1",	0x94,	{0}},
	{"UIC COMMAND ARG2",	0x98,	{0}},
	{"UIC COMMAND ARG3",	0x9C,	{0}},
	{"MH_IS",	0xd0,	{0}},
	{"MH_IE",	0xd4,	{0}},
	{"DBR_DUPLICATION_INFO",	0xe8,	{0}},
	{"SMU_CDB_INVALID_INFO",	0xec,	{0}},
	{"SMU_UNMAP_INVALID_INFO",	0xf4,	{0}},
	{"CCAP",	0x100,	{0}},
	{"CFG",		0x300,	{0}},
	{"MCQCFG",	0x380,	{0}},

	{"VS HCI SFR",	LOG_VS_HCI_SFR,	{0}},

	{"TXPRDT ENTRY SIZE",	0x1100,	{0}},
	{"RXPRDT ENTRY SIZE",	0x1104,	{0}},
	{"TO CNT DIV VAL",	0x1108,	{0}},
	{"1US TO CNT VAL",	0x110C,	{0}},
	{"INVALID UPIU CTRL",	0x1110,	{0}},
	{"INVALID UPIU BADDR",	0x1114,	{0}},
	{"INVALID UPIU UBADDR",	0x1118,	{0}},
	{"INVALID UTMR OFFSET ADDR",	0x111C,	{0}},
	{"INVALID UTR OFFSET ADDR",	0x1120,	{0}},
	{"INVALID DIN OFFSET ADDR",	0x1124,	{0}},
	{"VENDOR SPECIFIC IS",	0x1138,	{0}},
	{"VENDOR SPECIFIC IE",	0x113C,	{0}},
	{"UTRL NEXUS TYPE",	0x1140,	{0}},
	{"UTMRL NEXUS TYPE",	0x1144,	{0}},
	{"SW RST",	0x1150,	{0}},
	{"RX UPIU MATCH ERROR CODE",	0x115C,	{0}},
	{"DATA REORDER",	0x1160,	{0}},
	{"AXIDMA RWDATA BURST LEN",	0x116C,	{0}},
	{"WRITE DMA CTRL",	0x1174,	{0}},
	{"V2P1 CTRL",	0x118C,	{0}},
	{"CLKSTOP CTRL",	0x11B0,	{0}},
	{"UFS_PH MISC",		0x11B4,	{0}},
	{"DMA0 MONITOR STATE",	0x11C8,	{0}},
	{"DMA0 MONITOR CNT",	0x11CC,	{0}},
	{"DMA1 MONITOR STATE",	0x11D0,	{0}},
	{"DMA1 MONITOR CNT",	0x11D4,	{0}},
	{"DMA0 DOORBELL DEBUG",	0x11D8,	{0}},
	{"DMA1 DOORBELL DEBUG",	0x11DC,	{0}},

	{"AXI DMA IF CTRL",	0x11F8,	{0}},
	{"UFS ACG DISABLE",	0x11FC,	{0}},
	{"MPHY REFCLK SEL",	0x1208,	{0}},

	{"SMU RD ABORT MATCH INFO",	0x1218,	{0}},
	{"SMU WR ABORT MATCH INFO",	0x121C,	{0}},

	{"VENDOR_SPECIFIC IS",			0x1330,	{0}},
	{"VENDOR_SPECIFIC IS INFO_IOV",		0x1348,	{0}},
	{"VENDOR_SPECIFIC IS ERR DATA_PATH",	0x1350,	{0}},
	{"VENDOR_SPECIFIC IS ERR AH8",		0x1360,	{0}},
	{"VENDOR_SPECIFIC IS INFO AH8", 	0x1368,	{0}},
	{"VENDOR_SPECIFIC IS ERR UTP", 		0x1370,	{0}},
	{"VENDOR_SPECIFIC IS ERR FMP SMU",	0x1380,	{0}},

	{"INVALID PRDT CTRL",	0x1230,	{0}},
	{"UFS_PH_AH8_H8T",	0x1604,	{0}},
	{"UFS_PH_AH8_CLKGATE_CONFIG",	0x1608,	{0}},
	{"UFS_PH_AH8_STATE",	0x160c,	{0}},
	{"UFS_PH_AH8_ERR_CONTROL",	0x1614,	{0}},
	{"UFS_PH_AH8_INT_CONTROL",	0x1618,	{0}},
	{"UFS_PH_AH8_PROC_MPHY",	0x161c,	{0}},
	{"UFS_PH_AH8_PROC_CONFIG",	0x1620,	{0}},
	{"UFS_PH_AH8_TIMEOUT",	0x1624,	{0}},
	{"UFS_PH_AH8_PRE",	0x1628,	{0}},
	{"UFS_CLKDIV",	0x1810,	{0}},

	{"FMP SFR",	LOG_FMP_SFR,	{0}},

	{"UFSPRCTRL",	0x0000,	{0}},
	{"UFSPRSTAT0",	0x0008,	{0}},
	{"UFSPRSTAT1",	0x000C,	{0}},
	{"UFSPRSECURITY0",	0x0010,	{0}},
	{"UFSPRSECURITY1",	0x0014,	{0}},
	{"UFSPRSECURITY2",	0x0018,	{0}},
	{"UFSPRVERSION",	0x001C,	{0}},
	{"UFSPWCTRL",	0x0100,	{0}},
	{"UFSPWSTAT0",	0x0108,	{0}},
	{"UFSPWSTAT1",	0x010C,	{0}},
	{"UFSPSBEGIN0",	0x2000,	{0}},
	{"UFSPSEND0",	0x2004,	{0}},
	{"UFSPSLUN0",	0x2008,	{0}},
	{"UFSPSCTRL0",	0x200C,	{0}},
	{"UFSPSBEGIN1",	0x2010,	{0}},
	{"UFSPSEND1",	0x2014,	{0}},
	{"UFSPSLUN1",	0x2018,	{0}},
	{"UFSPSCTRL1",	0x201C,	{0}},
	{"UFSPSBEGIN2",	0x2020,	{0}},
	{"UFSPSEND2",	0x2024,	{0}},
	{"UFSPSLUN2",	0x2028,	{0}},
	{"UFSPSCTRL2",	0x202C,	{0}},
	{"UFSPSBEGIN3",	0x2030,	{0}},
	{"UFSPSEND3",	0x2034,	{0}},
	{"UFSPSLUN3",	0x2038,	{0}},
	{"UFSPSCTRL3",	0x203C,	{0}},
	{"UFSPSBEGIN4",	0x2040,	{0}},
	{"UFSPSEND4",	0x2044,	{0}},
	{"UFSPSLUN4",	0x2048,	{0}},
	{"UFSPSCTRL4",	0x204C,	{0}},
	{"UFSPSBEGIN5",	0x2050,	{0}},
	{"UFSPSEND5",	0x2054,	{0}},
	{"UFSPSLUN5",	0x2058,	{0}},
	{"UFSPSCTRL5",	0x205C,	{0}},
	{"UFSPSBEGIN6",	0x2060,	{0}},
	{"UFSPSEND6",	0x2064,	{0}},
	{"UFSPSLUN6",	0x2068,	{0}},
	{"UFSPSCTRL6",	0x206C,	{0}},
	{"UFSPSBEGIN7",	0x2070,	{0}},
	{"UFSPSEND7",	0x2074,	{0}},
	{"UFSPSLUN7",	0x2078,	{0}},
	{"UFSPSCTRL7",	0x207C,	{0}},

	{"UNIPRO SFR",	LOG_UNIPRO_SFR,	{0}},

	{"DME_RESET_RATE_MODE_LEVEL",		(0x7824),	{0}},
	{"DME_LINKSTARTUP_CNF_RESULT",		(0x7854),	{0}},
	{"DME_HIBERNATE_ENTER_CNF_RESULT",		(0x7864),	{0}},
	{"DME_HIBERNATE_ENTER_IND_RESULT",		(0x7868),	{0}},
	{"DME_HIBERNATE_EXIT_CNF_RESULT",		(0x7874),	{0}},
	{"DME_HIBERNATE_EXIT_IND_RESULT",		(0x7878),	{0}},
	{"DME_POWERMODE_IND_RESULT",		(0x78EC),	{0}},
	{"DME_CLKDIV_VAL",		(0x7A4C),	{0}},
	{"DME_INTR_STATUS_LSB",		(0x7B00),	{0}},
	{"DME_INTR_STATUS_MSB",		(0x7B04),	{0}},
	{"DME_INTR_ERROR_CODE",		(0x7B20),	{0}},
	{"DME_DBG_OPTION_SUITE",		(0x7C00),	{0}},
	{"DME_DBG_CLK_PERIOD",		(0x7C04),	{0}},
	{"DME_DBG_CTRL_FSM",		(0x7D00),	{0}},
	{"DME_DBG_FLAG_STATUS",		(0x7D14),	{0}},
	{"DME_DBG_LINKCFG_FSM",		(0x7D18),	{0}},
	{"DME_DBG_ERROR_HISTORY_COUNTER",		(0x7E10),	{0}},
	{"DME_DBG_ERROR_HISTORY_POINTER",		(0x7E14),	{0}},
	{"DME_DBG_ERROR_HISTORY_0",		(0x7E20),	{0}},
	{"DME_DBG_ERROR_HISTORY_1",		(0x7E24),	{0}},
	{"DME_DBG_ERROR_HISTORY_2",		(0x7E28),	{0}},
	{"DME_DBG_ERROR_HISTORY_3",		(0x7E2C),	{0}},
	{"DME_DBG_ERROR_HISTORY_4",		(0x7E30),	{0}},
	{"DME_DBG_ERROR_HISTORY_5",		(0x7E34),	{0}},
	{"DME_DBG_ERROR_HISTORY_6",		(0x7E38),	{0}},
	{"DME_DBG_ERROR_HISTORY_7",		(0x7E3C),	{0}},

	{"PMA SFR",	LOG_PMA_SFR,	{0}},

	{"CMN_REG028",		(0x00A0),	{0}},
	{"CMN_REG088",		(0x0220),	{0}},
	{"CMN_REG089",		(0x0224),	{0}},
	{"CMN_REG08A",		(0x0228),	{0}},
	{"CMN_REG08B",		(0x022C),	{0}},
	{"CMN_REG09E",		(0x0278),	{0}},
	{"CMN_REG380",		(0x0E00),	{0}},
	{"CMN_REG381",		(0x0E04),	{0}},
	{"CMN_REG382",		(0x0E08),	{0}},
	{"CMN_REG383",		(0x0E0C),	{0}},
	{"CMN_REG384",		(0x0E10),	{0}},
	{"CMN_REG385",		(0x0E14),	{0}},
	{"TRSV_REG014",		(0x1050),	{0}},
	{"TRSV_REG015",		(0x1054),	{0}},
	{"TRSV_REG016",		(0x1058),	{0}},
	{"TRSV_REG017",		(0x105C),	{0}},
	{"TRSV_REG149",		(0x1524),	{0}},
	{"TRSV_REG163",		(0x158C),	{0}},
	{"TRSV_REG26C",		(0x19B0),	{0}},
	{"TRSV_REG39E",		(0x1E78),	{0}},
	{"TRSV_REG39F",		(0x1E7C),	{0}},
	{"TRSV_REG3A0",		(0x1E80),	{0}},
	{"TRSV_REG3A1",		(0x1E84),	{0}},
	{"TRSV_REG3A2",		(0x1E88),	{0}},
	{"TRSV_REG3A3",		(0x1E8C),	{0}},
	{"TRSV_REG3A4",		(0x1E90),	{0}},
	{"TRSV_REG3A5",		(0x1E94),	{0}},
	{"TRSV_REG3A6",		(0x1E98),	{0}},
	{"TRSV_REG3A7",		(0x1E9C),	{0}},
	{"TRSV_REG3A8",		(0x1EA0),	{0}},
	{"TRSV_REG3A9",		(0x1EA4),	{0}},
	{"TRSV_REG3AA",		(0x1EA8),	{0}},
	{"TRSV_REG3AB",		(0x1EAC),	{0}},
	{"TRSV_REG3AC",		(0x1EB0),	{0}},
	{"TRSV_REG3AD",		(0x1EB4),	{0}},
	{"TRSV_REG3AE",		(0x1EB8),	{0}},
	{"TRSV_REG3AF",		(0x1EBC),	{0}},
	{"TRSV_REG3B0",		(0x1EC0),	{0}},
	{"TRSV_REG3B1",		(0x1EC4),	{0}},
	{"TRSV_REG3D7",		(0x1F5C),	{0}},
	{"TRSV_REG3D8",		(0x1F60),	{0}},
	{"TRSV_REG3D9",		(0x1F64),	{0}},
	{"TRSV_REG3DA",		(0x1F68),	{0}},
	{"TRSV_REG414",		(0x2050),	{0}},
	{"TRSV_REG415",		(0x2054),	{0}},
	{"TRSV_REG416",		(0x2058),	{0}},
	{"TRSV_REG417",		(0x205C),	{0}},
	{"TRSV_REG549",		(0x2524),	{0}},
	{"TRSV_REG563",		(0x258C),	{0}},
	{"TRSV_REG66C",		(0x29B0),	{0}},
	{"TRSV_REG79E",		(0x2E78),	{0}},
	{"TRSV_REG79F",		(0x2E7C),	{0}},
	{"TRSV_REG7A0",		(0x2E80),	{0}},
	{"TRSV_REG7A1",		(0x2E84),	{0}},
	{"TRSV_REG7A2",		(0x2E88),	{0}},
	{"TRSV_REG7A3",		(0x2E8C),	{0}},
	{"TRSV_REG7A4",		(0x2E90),	{0}},
	{"TRSV_REG7A5",		(0x2E94),	{0}},
	{"TRSV_REG7A6",		(0x2E98),	{0}},
	{"TRSV_REG7A7",		(0x2E9C),	{0}},
	{"TRSV_REG7A8",		(0x2EA0),	{0}},
	{"TRSV_REG7A9",		(0x2EA4),	{0}},
	{"TRSV_REG7AA",		(0x2EA8),	{0}},
	{"TRSV_REG7AB",		(0x2EAC),	{0}},
	{"TRSV_REG7AC",		(0x2EB0),	{0}},
	{"TRSV_REG7AD",		(0x2EB4),	{0}},
	{"TRSV_REG7AE",		(0x2EB8),	{0}},
	{"TRSV_REG7AF",		(0x2EBC),	{0}},
	{"TRSV_REG7B0",		(0x2EC0),	{0}},
	{"TRSV_REG7B1",		(0x2EC4),	{0}},
	{"TRSV_REG7D7",		(0x2F5C),	{0}},
	{"TRSV_REG7D8",		(0x2F60),	{0}},
	{"TRSV_REG7D9",		(0x2F64),	{0}},
	{"TRSV_REG7DA",		(0x2F68),	{0}},

	{"MCQ SFR",	LOG_MCQ_SFR,	{0}},
	{"SQATTR0",	(0X0000),	{0}},
	{"SQLBA0",	(0X0004),	{0}},
	{"SQUBA0",	(0X0008),	{0}},
	{"SQISAO0",	(0X0010),	{0}},
	{"CQATTR0",	(0X0020),	{0}},
	{"CQLBA0",	(0X0024),	{0}},
	{"CQUBA0",	(0X0028),	{0}},
	{"CQISAO0",	(0X0030),	{0}},
	{"CQICFG0",	(0X0034),	{0}},

	{"SQATTR1",	(0X0040),	{0}},
	{"SQLBA1",	(0X0044),	{0}},
	{"SQUBA1",	(0X0048),	{0}},
	{"SQISAO1",	(0X0050),	{0}},
	{"CQATTR1",	(0X0060),	{0}},
	{"CQLBA1",	(0X0064),	{0}},
	{"CQUBA1",	(0X0068),	{0}},
	{"CQISAO1",	(0X0070),	{0}},
	{"CQICFG1",	(0X0074),	{0}},

	{"SQATTR2",	(0X0080),	{0}},
	{"SQLBA2",	(0X0084),	{0}},
	{"SQUBA2",	(0X0088),	{0}},
	{"SQISAO2",	(0X0090),	{0}},
	{"CQATTR2",	(0X00A0),	{0}},
	{"CQLBA2",	(0X00A4),	{0}},
	{"CQUBA2",	(0X00A8),	{0}},
	{"CQISAO2",	(0X00B0),	{0}},
	{"CQICFG2",	(0X00B4),	{0}},

	{"SQATTR3",	(0X00C0),	{0}},
	{"SQLBA3",	(0X00C4),	{0}},
	{"SQUBA3",	(0X00C8),	{0}},
	{"SQISAO3",	(0X00D0),	{0}},
	{"CQATTR3",	(0X00E0),	{0}},
	{"CQLBA3",	(0X00E4),	{0}},
	{"CQUBA3",	(0X00E8),	{0}},
	{"CQISAO3",	(0X00F0),	{0}},
	{"CQICFG3",	(0X00F4),	{0}},

	{"SQATTR4",	(0X0100),	{0}},
	{"SQLBA4",	(0X0104),	{0}},
	{"SQUBA4",	(0X0108),	{0}},
	{"SQISAO4",	(0X0110),	{0}},
	{"CQATTR4",	(0X0120),	{0}},
	{"CQLBA4",	(0X0124),	{0}},
	{"CQUBA4",	(0X0128),	{0}},
	{"CQISAO4",	(0X0130),	{0}},
	{"CQICFG4",	(0X0134),	{0}},

	{"SQATTR5",	(0X0140),	{0}},
	{"SQLBA5",	(0X0144),	{0}},
	{"SQUBA5",	(0X0148),	{0}},
	{"SQISAO5",	(0X0150),	{0}},
	{"CQATTR5",	(0X0160),	{0}},
	{"CQLBA5",	(0X0164),	{0}},
	{"CQUBA5",	(0X0168),	{0}},
	{"CQISAO5",	(0X0170),	{0}},
	{"CQICFG5",	(0X0174),	{0}},

	{"SQATTR6",	(0X0180),	{0}},
	{"SQLBA6",	(0X0184),	{0}},
	{"SQUBA6",	(0X0188),	{0}},
	{"SQISAO6",	(0X0190),	{0}},
	{"CQATTR6",	(0X01A0),	{0}},
	{"CQLBA6",	(0X01A4),	{0}},
	{"CQUBA6",	(0X01A8),	{0}},
	{"CQISAO6",	(0X01B0),	{0}},
	{"CQICFG6",	(0X01B4),	{0}},

	{"SQATTR7",	(0X01C0),	{0}},
	{"SQLBA7",	(0X01C4),	{0}},
	{"SQUBA7",	(0X01C8),	{0}},
	{"SQISAO7",	(0X01D0),	{0}},
	{"CQATTR7",	(0X01E0),	{0}},
	{"CQLBA7",	(0X01E4),	{0}},
	{"CQUBA7",	(0X01E8),	{0}},
	{"CQISAO7",	(0X01F0),	{0}},
	{"CQICFG7",	(0X01F4),	{0}},

	{"SQATTR8",	(0X0200),	{0}},
	{"SQLBA8",	(0X0204),	{0}},
	{"SQUBA8",	(0X0208),	{0}},
	{"SQISAO8",	(0X0210),	{0}},
	{"CQATTR8",	(0X0220),	{0}},
	{"CQLBA8",	(0X0224),	{0}},
	{"CQUBA8",	(0X0228),	{0}},
	{"CQISAO8",	(0X0230),	{0}},
	{"CQICFG8",	(0X0234),	{0}},

	{"SQATTR9",	(0X0240),	{0}},
	{"SQLBA9",	(0X0244),	{0}},
	{"SQUBA9",	(0X0248),	{0}},
	{"SQISAO9",	(0X0250),	{0}},
	{"CQATTR9",	(0X0260),	{0}},
	{"CQLBA9",	(0X0264),	{0}},
	{"CQUBA9",	(0X0268),	{0}},
	{"CQISAO9",	(0X0270),	{0}},
	{"CQICFG9",	(0X0274),	{0}},

	{"SQATTR10",	(0X0280),	{0}},
	{"SQLBA10",	(0X0284),	{0}},
	{"SQUBA10",	(0X0288),	{0}},
	{"SQISAO10",	(0X0290),	{0}},
	{"CQATTR10",	(0X02A0),	{0}},
	{"CQLBA10",	(0X02A4),	{0}},
	{"CQUBA10",	(0X02A8),	{0}},
	{"CQISAO10",	(0X02B0),	{0}},
	{"CQICFG10",	(0X02B4),	{0}},

	{"MCQ SQ/CQ SFR",	LOG_SQCQ_SFR,	{0}},
	{"SQHP0",	(0X0000),	{0}},
	{"SQTP0",	(0X0004),	{0}},
	{"SQIS0",	(0X0020),	{0}},
	{"SQIE0",	(0X0024),	{0}},
	{"CQHP0",	(0X0040),	{0}},
	{"CQTP0",	(0X0044),	{0}},
	{"CQIS0",	(0X0060),	{0}},
	{"CQIE0",	(0X0064),	{0}},
	{"MCQIACR0",	(0X0068),	{0}},

	{"SQHP1",	(0X1000),	{0}},
	{"SQTP1",	(0X1004),	{0}},
	{"SQIS1",	(0X1020),	{0}},
	{"SQIE1",	(0X1024),	{0}},
	{"CQHP1",	(0X1040),	{0}},
	{"CQTP1",	(0X1044),	{0}},
	{"CQIS1",	(0X1060),	{0}},
	{"CQIE1",	(0X1064),	{0}},
	{"MCQIACR1",	(0X1068),	{0}},

	{"SQHP2",	(0X2000),	{0}},
	{"SQTP2",	(0X2004),	{0}},
	{"SQIS2",	(0X2020),	{0}},
	{"SQIE2",	(0X2024),	{0}},
	{"CQHP2",	(0X2040),	{0}},
	{"CQTP2",	(0X2044),	{0}},
	{"CQIS2",	(0X2060),	{0}},
	{"CQIE2",	(0X2064),	{0}},
	{"MCQIACR2",	(0X2068),	{0}},

	{"SQHP3",	(0X3000),	{0}},
	{"SQTP3",	(0X3004),	{0}},
	{"SQIS3",	(0X3020),	{0}},
	{"SQIE3",	(0X3024),	{0}},
	{"CQHP3",	(0X3040),	{0}},
	{"CQTP3",	(0X3044),	{0}},
	{"CQIS3",	(0X3060),	{0}},
	{"CQIE3",	(0X3064),	{0}},
	{"MCQIACR3",	(0X3068),	{0}},

	{"SQHP4",	(0X4000),	{0}},
	{"SQTP4",	(0X4004),	{0}},
	{"SQIS4",	(0X4020),	{0}},
	{"SQIE4",	(0X4024),	{0}},
	{"CQHP4",	(0X4040),	{0}},
	{"CQTP4",	(0X4044),	{0}},
	{"CQIS4",	(0X4060),	{0}},
	{"CQIE4",	(0X4064),	{0}},
	{"MCQIACR4",	(0X4068),	{0}},

	{"SQHP5",	(0X5000),	{0}},
	{"SQTP5",	(0X5004),	{0}},
	{"SQIS5",	(0X5020),	{0}},
	{"SQIE5",	(0X5024),	{0}},
	{"CQHP5",	(0X5040),	{0}},
	{"CQTP5",	(0X5044),	{0}},
	{"CQIS5",	(0X5060),	{0}},
	{"CQIE5",	(0X5064),	{0}},
	{"MCQIACR5",	(0X5068),	{0}},

	{"SQHP6",	(0X6000),	{0}},
	{"SQTP6",	(0X6004),	{0}},
	{"SQIS6",	(0X6020),	{0}},
	{"SQIE6",	(0X6024),	{0}},
	{"CQHP6",	(0X6040),	{0}},
	{"CQTP6",	(0X6044),	{0}},
	{"CQIS6",	(0X6060),	{0}},
	{"CQIE6",	(0X6064),	{0}},
	{"MCQIACR6",	(0X6068),	{0}},

	{"SQHP7",	(0X7000),	{0}},
	{"SQTP7",	(0X7004),	{0}},
	{"SQIS7",	(0X7020),	{0}},
	{"SQIE7",	(0X7024),	{0}},
	{"CQHP7",	(0X7040),	{0}},
	{"CQTP7",	(0X7044),	{0}},
	{"CQIS7",	(0X7060),	{0}},
	{"CQIE7",	(0X7064),	{0}},
	{"MCQIACR7",	(0X7068),	{0}},

	{"SQHP8",	(0X8000),	{0}},
	{"SQTP8",	(0X8004),	{0}},
	{"SQIS8",	(0X8020),	{0}},
	{"SQIE8",	(0X8024),	{0}},
	{"CQHP8",	(0X8040),	{0}},
	{"CQTP8",	(0X8044),	{0}},
	{"CQIS8",	(0X8060),	{0}},
	{"CQIE8",	(0X8064),	{0}},
	{"MCQIACR8",	(0X8068),	{0}},

	{"SQHP9",	(0X9000),	{0}},
	{"SQTP9",	(0X9004),	{0}},
	{"SQIS9",	(0X9020),	{0}},
	{"SQIE9",	(0X9024),	{0}},
	{"CQHP9",	(0X9040),	{0}},
	{"CQTP9",	(0X9044),	{0}},
	{"CQIS9",	(0X9060),	{0}},
	{"CQIE9",	(0X9064),	{0}},
	{"MCQIACR9",	(0X9068),	{0}},

	{"SQHP10",	(0Xa000),	{0}},
	{"SQTP10",	(0Xa004),	{0}},
	{"SQIS10",	(0Xa020),	{0}},
	{"SQIE10",	(0Xa024),	{0}},
	{"CQHP10",	(0Xa040),	{0}},
	{"CQTP10",	(0Xa044),	{0}},
	{"CQIS10",	(0Xa060),	{0}},
	{"CQIE10",	(0Xa064),	{0}},
	{"MCQIACR10",	(0Xa068),	{0}},

	{0, 0,	{0}},
};

static struct exynos_ufs_attr_log ufs_log_attr[] = {
	{DBG_ATTR_UNIPRO, 0,	{0, 0}},
	/* PA Standard */
	{0x1520,	0x3080,	{0, 0}},
	{0x1540,	0x3100,	{0, 0}},
	{0x1543,	0x310C,	{0, 0}},
	{0x155C,	0x3170,	{0, 0}},
	{0x155D,	0x3174,	{0, 0}},
	{0x155F,	0x317C,	{0, 0}},
	{0x1560,	0x3180,	{0, 0}},
	{0x1561,	0x3184,	{0, 0}},
	{0x1564,	0x3190,	{0, 0}},
	{0x1567,	0x319C,	{0, 0}},
	{0x1568,	0x31A0,	{0, 0}},
	{0x1569,	0x31A4,	{0, 0}},
	{0x156A,	0x31A8,	{0, 0}},
	{0x1571,	0x31C4,	{0, 0}},
	{0x1580,	0x3200,	{0, 0}},
	{0x1581,	0x3204,	{0, 0}},
	{0x1582,	0x3208,	{0, 0}},
	{0x1583,	0x320C,	{0, 0}},
	{0x1584,	0x3210,	{0, 0}},
	{0x1585,	0x3214,	{0, 0}},
	{0x1590,	0x3240,	{0, 0}},
	{0x1591,	0x3244,	{0, 0}},
	{0x15A1,	0x3284,	{0, 0}},
	{0x15A2,	0x3288,	{0, 0}},
	{0x15A3,	0x328C,	{0, 0}},
	{0x15A4,	0x3290,	{0, 0}},
	{0x15A7,	0x329C,	{0, 0}},
	{0x15A8,	0x32A0,	{0, 0}},
	{0x15A9,	0x32A4,	{0, 0}},
	{0x15C0,	0x3300,	{0, 0}},
	{0x15C1,	0x3304,	{0, 0}},
	{0x15D2,	0x3348,	{0, 0}},
	{0x15D3,	0x334C,	{0, 0}},
	{0x15D4,	0x3350,	{0, 0}},
	{0x15D5,	0x3354,	{0, 0}},
	{0x15D8,	0x3360,	{0, 0}},
	{0x15D9,	0x3364,	{0, 0}},
	/* PA Debug */
	{0x9500,	0x3800,	{0, 0}},
	{0x9501,	0x3804,	{0, 0}},
	{0x9502,	0x3808,	{0, 0}},
	{0x9504,	0x3810,	{0, 0}},
	{0x9531,	0x38C4,	{0, 0}},
	{0x9564,	0x3990,	{0, 0}},
	{0x956A,	0x39A8,	{0, 0}},
	{0x956D,	0x39B4,	{0, 0}},
	{0x956E,	0x39B8,	{0, 0}},
	{0x956F,	0x39BC,	{0, 0}},
	{0x9570,	0x39C0,	{0, 0}},
	{0x9595,	0x3A54,	{0, 0}},
	{0x9596,	0x3A58,	{0, 0}},
	{0x9597,	0x3A5C,	{0, 0}},
	{0x95C0,	0x3B00,	{0, 0}},
	{0x95C1,	0x3B04,	{0, 0}},
	{0x0044,	0x0044,	{0, 0}},
	/* DL Standard */
	{0x2047,	0x411C, {0, 0}},
	{0x2067,	0x419C, {0, 0}},
	/* DL Debug */
	{0xA000,	0x4800, {0, 0}},
	{0xA005,	0x4814, {0, 0}},
	{0xA007,	0x481C, {0, 0}},
	{0xA010,	0x4840, {0, 0}},
	{0xA015,	0x4854, {0, 0}},
	{0xA020,	0x4880, {0, 0}},
	{0xA021,	0x4884, {0, 0}},
	{0xA022,	0x4888, {0, 0}},
	{0xA023,	0x488C, {0, 0}},
	{0xA024,	0x4890, {0, 0}},
	{0xA025,	0x4894, {0, 0}},
	{0xA026,	0x4898, {0, 0}},
	{0xA027,	0x489C, {0, 0}},
	{0xA100,	0x4C00, {0, 0}},
	{0xA101,	0x4C04, {0, 0}},
	{0xA102,	0x4C08, {0, 0}},
	{0xA103,	0x4C0C, {0, 0}},
	{0xA114,	0x4C50, {0, 0}},
	{0xA115,	0x4C54, {0, 0}},
	{0xA116,	0x4C58, {0, 0}},
	{0xA120,	0x4C80, {0, 0}},
	{0xA121,	0x4C84, {0, 0}},
	{0xA122,	0x4C88, {0, 0}},
	/* NL Standard */
	/* NL Debug */
	{0xB011,	0x5844,	{0, 0}},
	/* TL Standard */
	{0x4020,	0x6080, {0, 0}},
	/* TL Debug */
	{0xC001,	0x6804,	{0, 0}},
	{0xC024,	0x6890,	{0, 0}},
	{0xC026,	0x6898,	{0, 0}},
	{DBG_ATTR_PCS_START, 0, {0, 0}},
	{DBG_ATTR_PCS_CMN, 0, {0, 0}},
	{0x0102,	0x0408, {0, 0}},
	{0x0103,	0x040C, {0, 0}},
	{0x02A0,	0x0A80, {0, 0}},
	{0x02A1,	0x0A84, {0, 0}},
	{0x02A3,	0x0A8C, {0, 0}},
	{0x02A4,	0x0A90, {0, 0}},
	{0x02A5,	0x0A94, {0, 0}},
	{0x02A6,	0x0A98, {0, 0}},
	{0x02A7,	0x0A9C, {0, 0}},
	{0x02A8,	0x0AA0, {0, 0}},
	{0x02A9,	0x0AA4, {0, 0}},
	{0x02AA,	0x0AA8, {0, 0}},
	{0x02C4,	0x0B10, {0, 0}},
	{0x02C5,	0x0B14, {0, 0}},
	{0x02C6,	0x0B18, {0, 0}},
	{0x02C7,	0x0B1C, {0, 0}},
	{0x02C8,	0x0B20, {0, 0}},
	{0x02C9,	0x0B24, {0, 0}},
	{0x02D0,	0x0B40, {0, 0}},
	{0x02D1,	0x0B44, {0, 0}},
	{0x02D2,	0x0B48, {0, 0}},
	{0x02D3,	0x0B4C, {0, 0}},
	{0x02D4,	0x0B50, {0, 0}},
	{0x02D5,	0x0B54, {0, 0}},
	{0x02D6,	0x0B58, {0, 0}},
	{0x02D7,	0x0B5C, {0, 0}},
	{0x0320,	0x0C80, {0, 0}},
	{0x0321,	0x0C84, {0, 0}},
	{0x0322,	0x0C88, {0, 0}},
	{0x0323,	0x0C8C, {0, 0}},
	{0x0324,	0x0C90, {0, 0}},
	{0x0325,	0x0C94, {0, 0}},
	{0x032C,	0x0CB0, {0, 0}},
	{0x032D,	0x0CB4, {0, 0}},
	{0x032E,	0x0CB8, {0, 0}},
	{0x032F,	0x0CBC, {0, 0}},
	{0x0334,	0x0CD0, {0, 0}},
	{0x0335,	0x0CD4, {0, 0}},
	{DBG_ATTR_DIRECT_PCS_TX, 0, {0, 0}},
	/* MPHY PCS TX0 */
	{0x0021,	0x4084, {0, 0}},
	{0x0022,	0x4088, {0, 0}},
	{0x0023,	0x408C, {0, 0}},
	{0x0028,	0x40A0, {0, 0}},
	{0x0029,	0x40A4, {0, 0}},
	{0x002A,	0x40A8, {0, 0}},
	{0x002B,	0x40AC, {0, 0}},
	{0x002D,	0x40B4, {0, 0}},
	{0x0033,	0x40CC, {0, 0}},
	{0x0035,	0x40D4, {0, 0}},
	{0x0036,	0x40D8, {0, 0}},
	{0x0038,	0x40E0, {0, 0}},
	{0x0039,	0x40E4, {0, 0}},
	{0x003A,	0x40E8, {0, 0}},
	{0x0041,	0x4104, {0, 0}},
	{0x0148,	0x4520, {0, 0}},	
	{0x0184,        0x4184, {0, 0}},
	/* MPHY PCS TX1 */
	{0x0021,	0x5084, {0, 0}},
	{0x0022,	0x5088, {0, 0}},
	{0x0023,	0x508C, {0, 0}},
	{0x0028,	0x50A0, {0, 0}},
	{0x0029,	0x50A4, {0, 0}},
	{0x002A,	0x50A8, {0, 0}},
	{0x002B,	0x50AC, {0, 0}},
	{0x002D,	0x50B4, {0, 0}},
	{0x0033,	0x50CC, {0, 0}},
	{0x0035,	0x50D4, {0, 0}},
	{0x0036,	0x50D8, {0, 0}},
	{0x0038,	0x50E0, {0, 0}},
	{0x0039,	0x50E4, {0, 0}},
	{0x003A,	0x50E8, {0, 0}},
	{0x0041,	0x5104, {0, 0}},
	{0x0148,	0x5520, {0, 0}},
	{0x0184,        0x5184, {0, 0}},
	{DBG_ATTR_DIRECT_PCS_RX, 0, {0, 0}},
	/* MPHY PCS RX0 */
	{0x0071,	0x81C4, {0, 0}},
	{0x008B,	0x822C, {0, 0}},
	{0x008E,	0x8238, {0, 0}},
	{0x0094,	0x8250, {0, 0}},
	{0x0095,	0x8254, {0, 0}},
	{0x009B,	0x826C, {0, 0}},
	{0x00A1,	0x8284, {0, 0}},
	{0x00A2,	0x8288, {0, 0}},
	{0x00A3,	0x828C, {0, 0}},
	{0x00A7,	0x829C, {0, 0}},
	{0x00AA,	0x82A8, {0, 0}},
	{0x00C1,	0x8304, {0, 0}},
	{0x00F6,	0x83D8, {0, 0}},
	{0x00F7,	0x83DC, {0, 0}},
	{0x00F8,	0x83E0, {0, 0}},
	{0x00F9,	0x83E4, {0, 0}},
	{0x00FA,	0x83E8, {0, 0}},
	{0x00FB,	0x83EC, {0, 0}},
	{0x00FC,	0x83F0, {0, 0}},
	{0x0103,	0x840C, {0, 0}},
	{0x0104,	0x8410, {0, 0}},
	{0x0135,	0x84D4, {0, 0}},
	{0x0136,	0x84D8, {0, 0}},
	{0x0221,	0x8884, {0, 0}},
	{0x0222,	0x8888, {0, 0}},
	{0x0267,	0x899C, {0, 0}},
	{0x0268,	0x89A0, {0, 0}},
	{0x0269,	0x89A4, {0, 0}},
	{0x0364,	0x8D90, {0, 0}},
	{0x0184,        0x8184, {0, 0}},
	/* MPHY PCS RX1 */
	{0x0071,	0x91C4, {0, 0}},
	{0x008B,	0x922C, {0, 0}},
	{0x008E,	0x9238, {0, 0}},
	{0x0094,	0x9250, {0, 0}},
	{0x0095,	0x9254, {0, 0}},
	{0x009B,	0x926C, {0, 0}},
	{0x00A1,	0x9284, {0, 0}},
	{0x00A2,	0x9288, {0, 0}},
	{0x00A3,	0x928C, {0, 0}},
	{0x00A7,	0x929C, {0, 0}},
	{0x00AA,	0x92A8, {0, 0}},
	{0x00C1,	0x9304, {0, 0}},
	{0x00F6,	0x93D8, {0, 0}},
	{0x00F7,	0x93DC, {0, 0}},
	{0x00F8,	0x93E0, {0, 0}},
	{0x00F9,	0x93E4, {0, 0}},
	{0x00FA,	0x93E8, {0, 0}},
	{0x00FB,	0x93EC, {0, 0}},
	{0x00FC,	0x93F0, {0, 0}},
	{0x0103,	0x940C, {0, 0}},
	{0x0104,	0x9410, {0, 0}},
	{0x0135,	0x94D4, {0, 0}},
	{0x0136,	0x94D8, {0, 0}},
	{0x0221,	0x9884, {0, 0}},
	{0x0222,	0x9888, {0, 0}},
	{0x0267,	0x999C, {0, 0}},
	{0x0268,	0x99A0, {0, 0}},
	{0x0269,	0x99A4, {0, 0}},
	{0x0364,	0x9D90, {0, 0}},
	{0x0184,        0x9184, {0, 0}},
	{DBG_ATTR_PCS_END, 0,	{0, 0}},
	{0, 0,	{0, 0}},
};

#endif	/* _UFS_DUMP_H_ */
