<stg><name>load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4</name>


<trans_list>

<trans id="60" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="68" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="71" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="31" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %c_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="c_1"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="31" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %r = alloca i32 1

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="62" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten7 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten7"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_0, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_1, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_2, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_3, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:7 %A_dram_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_dram_read

]]></Node>
<StgValue><ssdm name="A_dram_read_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
newFuncRoot:8 %bound5_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %bound5

]]></Node>
<StgValue><ssdm name="bound5_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:9 %cols_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %cols

]]></Node>
<StgValue><ssdm name="cols_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="62" op_1_bw="62">
<![CDATA[
newFuncRoot:10 %store_ln0 = store i62 0, i62 %indvar_flatten7

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:11 %store_ln56 = store i31 0, i31 %r

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:12 %store_ln57 = store i31 0, i31 %c_1

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:13 %br_ln0 = br void %for.inc33

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="62" op_0_bw="62" op_1_bw="0">
<![CDATA[
for.inc33:1 %indvar_flatten7_load = load i62 %indvar_flatten7

]]></Node>
<StgValue><ssdm name="indvar_flatten7_load"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="62" op_1_bw="62">
<![CDATA[
for.inc33:4 %icmp_ln56 = icmp_eq  i62 %indvar_flatten7_load, i62 %bound5_read

]]></Node>
<StgValue><ssdm name="icmp_ln56"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
for.inc33:5 %add_ln56_1 = add i62 %indvar_flatten7_load, i62 1

]]></Node>
<StgValue><ssdm name="add_ln56_1"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc33:6 %br_ln56 = br i1 %icmp_ln56, void %for.inc36, void %for.end38.exitStub

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="62" op_1_bw="62" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx322.exit:1 %store_ln56 = store i62 %add_ln56_1, i62 %indvar_flatten7

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
for.inc33:0 %c = load i31 %c_1

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="31">
<![CDATA[
for.inc33:2 %zext_ln57 = zext i31 %c

]]></Node>
<StgValue><ssdm name="zext_ln57"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc33:3 %icmp_ln57 = icmp_slt  i32 %zext_ln57, i32 %cols_read

]]></Node>
<StgValue><ssdm name="icmp_ln57"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
for.inc36:0 %r_load = load i31 %r

]]></Node>
<StgValue><ssdm name="r_load"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc36:1 %add_ln56 = add i31 %r_load, i31 1

]]></Node>
<StgValue><ssdm name="add_ln56"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
for.inc36:3 %select_ln56 = select i1 %icmp_ln57, i31 %c, i31 0

]]></Node>
<StgValue><ssdm name="select_ln56"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
for.inc36:4 %select_ln56_1 = select i1 %icmp_ln57, i31 %r_load, i31 %add_ln56

]]></Node>
<StgValue><ssdm name="select_ln56_1"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc36:5 %shl_ln59 = shl i31 %select_ln56_1, i31 6

]]></Node>
<StgValue><ssdm name="shl_ln59"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc36:6 %shl_ln59_1 = shl i31 %select_ln56_1, i31 4

]]></Node>
<StgValue><ssdm name="shl_ln59_1"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc36:7 %add_ln59_1 = add i31 %shl_ln59, i31 %shl_ln59_1

]]></Node>
<StgValue><ssdm name="add_ln59_1"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="15" op_0_bw="31">
<![CDATA[
for.inc36:8 %trunc_ln59 = trunc i31 %add_ln59_1

]]></Node>
<StgValue><ssdm name="trunc_ln59"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="2" op_0_bw="31">
<![CDATA[
for.inc36:9 %trunc_ln57 = trunc i31 %select_ln56

]]></Node>
<StgValue><ssdm name="trunc_ln57"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="15" op_0_bw="15" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc36:11 %lshr_ln1 = partselect i15 @_ssdm_op_PartSelect.i15.i31.i32.i32, i31 %select_ln56, i32 2, i32 16

]]></Node>
<StgValue><ssdm name="lshr_ln1"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc36:12 %add_ln59 = add i15 %trunc_ln59, i15 %lshr_ln1

]]></Node>
<StgValue><ssdm name="add_ln59"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
for.inc36:18 %switch_ln59 = switch i2 %trunc_ln57, void %arrayidx322.case.3, i2 0, void %arrayidx322.case.0, i2 1, void %arrayidx322.case.1, i2 2, void %arrayidx322.case.2

]]></Node>
<StgValue><ssdm name="switch_ln59"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
arrayidx322.exit:0 %add_ln57 = add i31 %select_ln56, i31 1

]]></Node>
<StgValue><ssdm name="add_ln57"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx322.exit:2 %store_ln56 = store i31 %select_ln56_1, i31 %r

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx322.exit:3 %store_ln57 = store i31 %add_ln57, i31 %c_1

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
arrayidx322.exit:4 %br_ln57 = br void %for.inc33

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0">
<![CDATA[
for.end38.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc36:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_56_3_VITIS_LOOP_57_4_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc36:10 %specpipeline_ln57 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln57"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="15">
<![CDATA[
for.inc36:13 %zext_ln59 = zext i15 %add_ln59

]]></Node>
<StgValue><ssdm name="zext_ln59"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc36:14 %M_e_0_addr = getelementptr i32 %M_e_0, i64 0, i64 %zext_ln59

]]></Node>
<StgValue><ssdm name="M_e_0_addr"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc36:15 %M_e_1_addr = getelementptr i32 %M_e_1, i64 0, i64 %zext_ln59

]]></Node>
<StgValue><ssdm name="M_e_1_addr"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc36:16 %M_e_2_addr = getelementptr i32 %M_e_2, i64 0, i64 %zext_ln59

]]></Node>
<StgValue><ssdm name="M_e_2_addr"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc36:17 %M_e_3_addr = getelementptr i32 %M_e_3, i64 0, i64 %zext_ln59

]]></Node>
<StgValue><ssdm name="M_e_3_addr"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln57" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="32" op_1_bw="15">
<![CDATA[
arrayidx322.case.2:0 %store_ln59 = store i32 %A_dram_read_1, i15 %M_e_2_addr

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln57" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
arrayidx322.case.2:1 %br_ln59 = br void %arrayidx322.exit

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="32" op_1_bw="15">
<![CDATA[
arrayidx322.case.1:0 %store_ln59 = store i32 %A_dram_read_1, i15 %M_e_1_addr

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
arrayidx322.case.1:1 %br_ln59 = br void %arrayidx322.exit

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="32" op_1_bw="15">
<![CDATA[
arrayidx322.case.0:0 %store_ln59 = store i32 %A_dram_read_1, i15 %M_e_0_addr

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
arrayidx322.case.0:1 %br_ln59 = br void %arrayidx322.exit

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln57" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="32" op_1_bw="15">
<![CDATA[
arrayidx322.case.3:0 %store_ln59 = store i32 %A_dram_read_1, i15 %M_e_3_addr

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln57" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
arrayidx322.case.3:1 %br_ln59 = br void %arrayidx322.exit

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="73" name="cols" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="cols"/></StgValue>
</port>
<port id="74" name="bound5" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="bound5"/></StgValue>
</port>
<port id="75" name="A_dram_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="A_dram_read"/></StgValue>
</port>
<port id="76" name="M_e_0" dir="1" iftype="1">
<core>RAM_1P_LUTRAM</core><StgValue><ssdm name="M_e_0"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</port>
<port id="77" name="M_e_1" dir="1" iftype="1">
<core>RAM_1P_LUTRAM</core><StgValue><ssdm name="M_e_1"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</port>
<port id="78" name="M_e_2" dir="1" iftype="1">
<core>RAM_1P_LUTRAM</core><StgValue><ssdm name="M_e_2"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</port>
<port id="79" name="M_e_3" dir="1" iftype="1">
<core>RAM_1P_LUTRAM</core><StgValue><ssdm name="M_e_3"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="81" from="StgValue_80" to="c_1" fromId="80" toId="6">
</dataflow>
<dataflow id="82" from="StgValue_80" to="r" fromId="80" toId="7">
</dataflow>
<dataflow id="83" from="StgValue_80" to="indvar_flatten7" fromId="80" toId="8">
</dataflow>
<dataflow id="85" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="84" toId="9">
</dataflow>
<dataflow id="86" from="M_e_0" to="specmemcore_ln0" fromId="76" toId="9">
</dataflow>
<dataflow id="88" from="StgValue_87" to="specmemcore_ln0" fromId="87" toId="9">
</dataflow>
<dataflow id="90" from="StgValue_89" to="specmemcore_ln0" fromId="89" toId="9">
</dataflow>
<dataflow id="92" from="StgValue_91" to="specmemcore_ln0" fromId="91" toId="9">
</dataflow>
<dataflow id="93" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="84" toId="10">
</dataflow>
<dataflow id="94" from="M_e_1" to="specmemcore_ln0" fromId="77" toId="10">
</dataflow>
<dataflow id="95" from="StgValue_87" to="specmemcore_ln0" fromId="87" toId="10">
</dataflow>
<dataflow id="96" from="StgValue_89" to="specmemcore_ln0" fromId="89" toId="10">
</dataflow>
<dataflow id="97" from="StgValue_91" to="specmemcore_ln0" fromId="91" toId="10">
</dataflow>
<dataflow id="98" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="84" toId="11">
</dataflow>
<dataflow id="99" from="M_e_2" to="specmemcore_ln0" fromId="78" toId="11">
</dataflow>
<dataflow id="100" from="StgValue_87" to="specmemcore_ln0" fromId="87" toId="11">
</dataflow>
<dataflow id="101" from="StgValue_89" to="specmemcore_ln0" fromId="89" toId="11">
</dataflow>
<dataflow id="102" from="StgValue_91" to="specmemcore_ln0" fromId="91" toId="11">
</dataflow>
<dataflow id="103" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="84" toId="12">
</dataflow>
<dataflow id="104" from="M_e_3" to="specmemcore_ln0" fromId="79" toId="12">
</dataflow>
<dataflow id="105" from="StgValue_87" to="specmemcore_ln0" fromId="87" toId="12">
</dataflow>
<dataflow id="106" from="StgValue_89" to="specmemcore_ln0" fromId="89" toId="12">
</dataflow>
<dataflow id="107" from="StgValue_91" to="specmemcore_ln0" fromId="91" toId="12">
</dataflow>
<dataflow id="109" from="_ssdm_op_Read.ap_auto.i32" to="A_dram_read_1" fromId="108" toId="13">
</dataflow>
<dataflow id="110" from="A_dram_read" to="A_dram_read_1" fromId="75" toId="13">
</dataflow>
<dataflow id="112" from="_ssdm_op_Read.ap_auto.i62" to="bound5_read" fromId="111" toId="14">
</dataflow>
<dataflow id="113" from="bound5" to="bound5_read" fromId="74" toId="14">
</dataflow>
<dataflow id="114" from="_ssdm_op_Read.ap_auto.i32" to="cols_read" fromId="108" toId="15">
</dataflow>
<dataflow id="115" from="cols" to="cols_read" fromId="73" toId="15">
</dataflow>
<dataflow id="117" from="StgValue_116" to="store_ln0" fromId="116" toId="16">
</dataflow>
<dataflow id="118" from="indvar_flatten7" to="store_ln0" fromId="8" toId="16">
</dataflow>
<dataflow id="120" from="StgValue_119" to="store_ln56" fromId="119" toId="17">
</dataflow>
<dataflow id="121" from="r" to="store_ln56" fromId="7" toId="17">
</dataflow>
<dataflow id="122" from="StgValue_119" to="store_ln57" fromId="119" toId="18">
</dataflow>
<dataflow id="123" from="c_1" to="store_ln57" fromId="6" toId="18">
</dataflow>
<dataflow id="124" from="indvar_flatten7" to="indvar_flatten7_load" fromId="8" toId="20">
</dataflow>
<dataflow id="125" from="indvar_flatten7_load" to="icmp_ln56" fromId="20" toId="21">
</dataflow>
<dataflow id="126" from="bound5_read" to="icmp_ln56" fromId="14" toId="21">
</dataflow>
<dataflow id="127" from="indvar_flatten7_load" to="add_ln56_1" fromId="20" toId="22">
</dataflow>
<dataflow id="129" from="StgValue_128" to="add_ln56_1" fromId="128" toId="22">
</dataflow>
<dataflow id="130" from="icmp_ln56" to="br_ln56" fromId="21" toId="23">
</dataflow>
<dataflow id="131" from="add_ln56_1" to="store_ln56" fromId="22" toId="24">
</dataflow>
<dataflow id="132" from="indvar_flatten7" to="store_ln56" fromId="8" toId="24">
</dataflow>
<dataflow id="133" from="c_1" to="c" fromId="6" toId="25">
</dataflow>
<dataflow id="134" from="c" to="zext_ln57" fromId="25" toId="26">
</dataflow>
<dataflow id="135" from="zext_ln57" to="icmp_ln57" fromId="26" toId="27">
</dataflow>
<dataflow id="136" from="cols_read" to="icmp_ln57" fromId="15" toId="27">
</dataflow>
<dataflow id="137" from="r" to="r_load" fromId="7" toId="28">
</dataflow>
<dataflow id="138" from="r_load" to="add_ln56" fromId="28" toId="29">
</dataflow>
<dataflow id="140" from="StgValue_139" to="add_ln56" fromId="139" toId="29">
</dataflow>
<dataflow id="141" from="icmp_ln57" to="select_ln56" fromId="27" toId="30">
</dataflow>
<dataflow id="142" from="c" to="select_ln56" fromId="25" toId="30">
</dataflow>
<dataflow id="143" from="StgValue_119" to="select_ln56" fromId="119" toId="30">
</dataflow>
<dataflow id="144" from="icmp_ln57" to="select_ln56_1" fromId="27" toId="31">
</dataflow>
<dataflow id="145" from="r_load" to="select_ln56_1" fromId="28" toId="31">
</dataflow>
<dataflow id="146" from="add_ln56" to="select_ln56_1" fromId="29" toId="31">
</dataflow>
<dataflow id="147" from="select_ln56_1" to="shl_ln59" fromId="31" toId="32">
</dataflow>
<dataflow id="149" from="StgValue_148" to="shl_ln59" fromId="148" toId="32">
</dataflow>
<dataflow id="150" from="select_ln56_1" to="shl_ln59_1" fromId="31" toId="33">
</dataflow>
<dataflow id="152" from="StgValue_151" to="shl_ln59_1" fromId="151" toId="33">
</dataflow>
<dataflow id="153" from="shl_ln59" to="add_ln59_1" fromId="32" toId="34">
</dataflow>
<dataflow id="154" from="shl_ln59_1" to="add_ln59_1" fromId="33" toId="34">
</dataflow>
<dataflow id="155" from="add_ln59_1" to="trunc_ln59" fromId="34" toId="35">
</dataflow>
<dataflow id="156" from="select_ln56" to="trunc_ln57" fromId="30" toId="36">
</dataflow>
<dataflow id="158" from="_ssdm_op_PartSelect.i15.i31.i32.i32" to="lshr_ln1" fromId="157" toId="37">
</dataflow>
<dataflow id="159" from="select_ln56" to="lshr_ln1" fromId="30" toId="37">
</dataflow>
<dataflow id="161" from="StgValue_160" to="lshr_ln1" fromId="160" toId="37">
</dataflow>
<dataflow id="163" from="StgValue_162" to="lshr_ln1" fromId="162" toId="37">
</dataflow>
<dataflow id="164" from="trunc_ln59" to="add_ln59" fromId="35" toId="38">
</dataflow>
<dataflow id="165" from="lshr_ln1" to="add_ln59" fromId="37" toId="38">
</dataflow>
<dataflow id="166" from="trunc_ln57" to="switch_ln59" fromId="36" toId="39">
</dataflow>
<dataflow id="168" from="StgValue_167" to="switch_ln59" fromId="167" toId="39">
</dataflow>
<dataflow id="170" from="StgValue_169" to="switch_ln59" fromId="169" toId="39">
</dataflow>
<dataflow id="172" from="StgValue_171" to="switch_ln59" fromId="171" toId="39">
</dataflow>
<dataflow id="173" from="select_ln56" to="add_ln57" fromId="30" toId="40">
</dataflow>
<dataflow id="174" from="StgValue_139" to="add_ln57" fromId="139" toId="40">
</dataflow>
<dataflow id="175" from="select_ln56_1" to="store_ln56" fromId="31" toId="41">
</dataflow>
<dataflow id="176" from="r" to="store_ln56" fromId="7" toId="41">
</dataflow>
<dataflow id="177" from="add_ln57" to="store_ln57" fromId="40" toId="42">
</dataflow>
<dataflow id="178" from="c_1" to="store_ln57" fromId="6" toId="42">
</dataflow>
<dataflow id="180" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="179" toId="44">
</dataflow>
<dataflow id="182" from="VITIS_LOOP_56_3_VITIS_LOOP_57_4_str" to="specloopname_ln0" fromId="181" toId="44">
</dataflow>
<dataflow id="184" from="_ssdm_op_SpecPipeline" to="specpipeline_ln57" fromId="183" toId="45">
</dataflow>
<dataflow id="186" from="StgValue_185" to="specpipeline_ln57" fromId="185" toId="45">
</dataflow>
<dataflow id="188" from="StgValue_187" to="specpipeline_ln57" fromId="187" toId="45">
</dataflow>
<dataflow id="189" from="StgValue_187" to="specpipeline_ln57" fromId="187" toId="45">
</dataflow>
<dataflow id="190" from="StgValue_187" to="specpipeline_ln57" fromId="187" toId="45">
</dataflow>
<dataflow id="192" from="empty_0" to="specpipeline_ln57" fromId="191" toId="45">
</dataflow>
<dataflow id="193" from="add_ln59" to="zext_ln59" fromId="38" toId="46">
</dataflow>
<dataflow id="194" from="M_e_0" to="M_e_0_addr" fromId="76" toId="47">
</dataflow>
<dataflow id="196" from="StgValue_195" to="M_e_0_addr" fromId="195" toId="47">
</dataflow>
<dataflow id="197" from="zext_ln59" to="M_e_0_addr" fromId="46" toId="47">
</dataflow>
<dataflow id="198" from="M_e_1" to="M_e_1_addr" fromId="77" toId="48">
</dataflow>
<dataflow id="199" from="StgValue_195" to="M_e_1_addr" fromId="195" toId="48">
</dataflow>
<dataflow id="200" from="zext_ln59" to="M_e_1_addr" fromId="46" toId="48">
</dataflow>
<dataflow id="201" from="M_e_2" to="M_e_2_addr" fromId="78" toId="49">
</dataflow>
<dataflow id="202" from="StgValue_195" to="M_e_2_addr" fromId="195" toId="49">
</dataflow>
<dataflow id="203" from="zext_ln59" to="M_e_2_addr" fromId="46" toId="49">
</dataflow>
<dataflow id="204" from="M_e_3" to="M_e_3_addr" fromId="79" toId="50">
</dataflow>
<dataflow id="205" from="StgValue_195" to="M_e_3_addr" fromId="195" toId="50">
</dataflow>
<dataflow id="206" from="zext_ln59" to="M_e_3_addr" fromId="46" toId="50">
</dataflow>
<dataflow id="207" from="A_dram_read_1" to="store_ln59" fromId="13" toId="51">
</dataflow>
<dataflow id="208" from="M_e_2_addr" to="store_ln59" fromId="49" toId="51">
</dataflow>
<dataflow id="209" from="A_dram_read_1" to="store_ln59" fromId="13" toId="53">
</dataflow>
<dataflow id="210" from="M_e_1_addr" to="store_ln59" fromId="48" toId="53">
</dataflow>
<dataflow id="211" from="A_dram_read_1" to="store_ln59" fromId="13" toId="55">
</dataflow>
<dataflow id="212" from="M_e_0_addr" to="store_ln59" fromId="47" toId="55">
</dataflow>
<dataflow id="213" from="A_dram_read_1" to="store_ln59" fromId="13" toId="57">
</dataflow>
<dataflow id="214" from="M_e_3_addr" to="store_ln59" fromId="50" toId="57">
</dataflow>
<dataflow id="215" from="icmp_ln56" to="StgValue_2" fromId="21" toId="2">
</dataflow>
<dataflow id="216" from="icmp_ln56" to="StgValue_3" fromId="21" toId="3">
</dataflow>
<dataflow id="217" from="trunc_ln57" to="StgValue_4" fromId="36" toId="4">
</dataflow>
</dataflows>


</stg>
