v 20201216 2
C 3500 -100 1 0 0 gnd-1.sym
N 2600 200 4600 200 4
C 2200 200 1 0 0 nmos-switch.sym
{
T 2425 500 5 8 1 1 0 1 1
refdes=M8
T 2300 1000 5 10 0 1 0 0 1
value=NMOS_switch
T 2700 800 5 10 0 1 0 0 1
footprint=sot23-nmos
T 3700 800 5 10 0 1 0 0 1
device=NMOS
}
C 5000 200 1 0 1 nmos-switch.sym
{
T 4775 500 5 8 1 1 0 7 1
refdes=M9
T 4900 1000 5 10 0 1 0 6 1
value=NMOS_switch
T 4500 800 5 10 0 1 0 6 1
footprint=sot23-nmos
T 3500 800 5 10 0 1 0 6 1
device=NMOS
}
C 4200 900 1 0 0 nmos-switch.sym
{
T 4425 1200 5 8 1 1 0 1 1
refdes=M12
T 4300 1700 5 10 0 1 0 0 1
value=NMOS_switch
T 4700 1500 5 10 0 1 0 0 1
footprint=sot23-nmos
T 5700 1500 5 10 0 1 0 0 1
device=NMOS
}
C 3000 900 1 0 1 nmos-switch.sym
{
T 2775 1200 5 8 1 1 0 7 1
refdes=M11
T 2900 1700 5 10 0 1 0 6 1
value=NMOS_switch
T 2500 1500 5 10 0 1 0 6 1
footprint=sot23-nmos
T 1500 1500 5 10 0 1 0 6 1
device=NMOS
}
C 6200 900 1 0 1 nmos-switch.sym
{
T 5975 1200 5 8 1 1 0 7 1
refdes=M13
T 6100 1700 5 10 0 1 0 6 1
value=NMOS_switch
T 5700 1500 5 10 0 1 0 6 1
footprint=sot23-nmos
T 4700 1500 5 10 0 1 0 6 1
device=NMOS
}
C 1000 900 1 0 0 nmos-switch.sym
{
T 1225 1200 5 8 1 1 0 1 1
refdes=M10
T 1100 1700 5 10 0 1 0 0 1
value=NMOS_switch
T 1500 1500 5 10 0 1 0 0 1
footprint=sot23-nmos
T 2500 1500 5 10 0 1 0 0 1
device=NMOS
}
N 2600 700 2600 1000 4
N 1400 1000 1400 900 4
N 1400 900 2600 900 4
{
T 2000 950 5 6 1 1 0 3 1
netname=j0
}
N 4600 900 5800 900 4
{
T 5200 950 5 6 1 1 0 3 1
netname=j1
}
N 4600 1000 4600 700 4
N 5800 900 5800 1000 4
C 1400 1700 1 0 0 nmos-switch.sym
{
T 1500 2500 5 10 0 1 0 0 1
value=NMOS_switch
T 1900 2300 5 10 0 1 0 0 1
footprint=sot23-nmos
T 2900 2300 5 10 0 1 0 0 1
device=NMOS
T 1625 2000 5 8 1 1 0 1 1
refdes=M1
}
C 600 1700 1 0 0 nmos-switch.sym
{
T 700 2500 5 10 0 1 0 0 1
value=NMOS_switch
T 1100 2300 5 10 0 1 0 0 1
footprint=sot23-nmos
T 2100 2300 5 10 0 1 0 0 1
device=NMOS
T 825 2000 5 8 1 1 0 1 1
refdes=M0
}
N 1000 1800 1000 1600 4
N 1000 1600 1800 1600 4
{
T 1300 1650 5 6 1 1 0 3 1
netname=k0
}
N 1800 1800 1800 1600 4
C 3000 1700 1 0 0 nmos-switch.sym
{
T 3100 2500 5 10 0 1 0 0 1
value=NMOS_switch
T 3500 2300 5 10 0 1 0 0 1
footprint=sot23-nmos
T 4500 2300 5 10 0 1 0 0 1
device=NMOS
T 3225 2000 5 8 1 1 0 1 1
refdes=M3
}
C 2200 1700 1 0 0 nmos-switch.sym
{
T 2300 2500 5 10 0 1 0 0 1
value=NMOS_switch
T 2700 2300 5 10 0 1 0 0 1
footprint=sot23-nmos
T 3700 2300 5 10 0 1 0 0 1
device=NMOS
T 2425 2000 5 8 1 1 0 1 1
refdes=M2
}
N 2600 1800 2600 1400 4
N 2600 1600 3400 1600 4
{
T 2900 1650 5 6 1 1 0 3 1
netname=k1
}
N 3400 1600 3400 1800 4
C 4600 1700 1 0 0 nmos-switch.sym
{
T 4700 2500 5 10 0 1 0 0 1
value=NMOS_switch
T 5100 2300 5 10 0 1 0 0 1
footprint=sot23-nmos
T 6100 2300 5 10 0 1 0 0 1
device=NMOS
T 4825 2000 5 8 1 1 0 1 1
refdes=M6
}
C 3800 1700 1 0 0 nmos-switch.sym
{
T 3900 2500 5 10 0 1 0 0 1
value=NMOS_switch
T 4300 2300 5 10 0 1 0 0 1
footprint=sot23-nmos
T 5300 2300 5 10 0 1 0 0 1
device=NMOS
T 4025 2000 5 8 1 1 0 1 1
refdes=M4
}
N 4200 1800 4200 1600 4
N 4200 1600 5000 1600 4
{
T 4500 1650 5 6 1 1 0 3 1
netname=k2
}
N 4600 1600 4600 1400 4
C 6200 1700 1 0 0 nmos-switch.sym
{
T 6300 2500 5 10 0 1 0 0 1
value=NMOS_switch
T 6700 2300 5 10 0 1 0 0 1
footprint=sot23-nmos
T 7700 2300 5 10 0 1 0 0 1
device=NMOS
T 6425 2000 5 8 1 1 0 1 1
refdes=M7
}
C 5400 1700 1 0 0 nmos-switch.sym
{
T 5500 2500 5 10 0 1 0 0 1
value=NMOS_switch
T 5900 2300 5 10 0 1 0 0 1
footprint=sot23-nmos
T 6900 2300 5 10 0 1 0 0 1
device=NMOS
T 5625 2000 5 8 1 1 0 1 1
refdes=M5
}
N 5800 1800 5800 1400 4
N 5800 1600 6600 1600 4
{
T 6150 1650 5 6 1 1 0 3 1
netname=k3
}
N 6600 1600 6600 1800 4
N 800 1200 1000 1200 4
{
T 750 1200 5 10 1 1 0 7 1
netname=A1#
}
C 1100 2400 1 90 0 resistor-load.sym
{
T 700 2700 5 10 0 0 90 0 1
device=RESISTOR
T 1050 2600 5 10 1 1 0 2 1
refdes=R0
T 1000 2800 5 10 0 1 90 0 1
footprint=0603-boxed
T 1000 2800 5 10 0 1 90 0 1
value=3.3k
}
N 1000 2400 1000 2200 4
N 1800 2400 1800 2200 4
N 2600 2400 2600 2200 4
N 3400 2400 3400 2200 4
N 1400 1400 1400 1600 4
N 5000 1600 5000 1800 4
C 1900 2400 1 90 0 resistor-load.sym
{
T 1500 2700 5 10 0 0 90 0 1
device=RESISTOR
T 1850 2600 5 10 1 1 0 2 1
refdes=R1
T 1800 2800 5 10 0 1 90 0 1
footprint=0603-boxed
T 1800 2800 5 10 0 1 90 0 1
value=3.3k
}
C 2700 2400 1 90 0 resistor-load.sym
{
T 2300 2700 5 10 0 0 90 0 1
device=RESISTOR
T 2650 2600 5 10 1 1 0 2 1
refdes=R2
T 2600 2800 5 10 0 1 90 0 1
footprint=0603-boxed
T 2600 2800 5 10 0 1 90 0 1
value=3.3k
}
C 3500 2400 1 90 0 resistor-load.sym
{
T 3100 2700 5 10 0 0 90 0 1
device=RESISTOR
T 3450 2600 5 10 1 1 0 2 1
refdes=R3
T 3400 2800 5 10 0 1 90 0 1
footprint=0603-boxed
T 3400 2800 5 10 0 1 90 0 1
value=3.3k
}
C 4300 2400 1 90 0 resistor-load.sym
{
T 3900 2700 5 10 0 0 90 0 1
device=RESISTOR
T 4200 2800 5 10 0 1 90 0 1
footprint=0603-boxed
T 4200 2800 5 10 0 1 90 0 1
value=3.3k
T 4250 2600 5 10 1 1 0 2 1
refdes=R4
}
N 4200 2400 4200 2200 4
N 5000 2400 5000 2200 4
N 5800 2400 5800 2200 4
N 6600 2400 6600 2200 4
C 5100 2400 1 90 0 resistor-load.sym
{
T 4700 2700 5 10 0 0 90 0 1
device=RESISTOR
T 5000 2800 5 10 0 1 90 0 1
footprint=0603-boxed
T 5000 2800 5 10 0 1 90 0 1
value=3.3k
T 5050 2600 5 10 1 1 0 2 1
refdes=R6
}
C 5900 2400 1 90 0 resistor-load.sym
{
T 5500 2700 5 10 0 0 90 0 1
device=RESISTOR
T 5800 2800 5 10 0 1 90 0 1
footprint=0603-boxed
T 5800 2800 5 10 0 1 90 0 1
value=3.3k
T 5850 2600 5 10 1 1 0 2 1
refdes=R5
}
C 6700 2400 1 90 0 resistor-load.sym
{
T 6300 2700 5 10 0 0 90 0 1
device=RESISTOR
T 6600 2800 5 10 0 1 90 0 1
footprint=0603-boxed
T 6600 2800 5 10 0 1 90 0 1
value=3.3k
T 6650 2600 5 10 1 1 0 2 1
refdes=R7
}
N 2600 200 2600 300 4
N 4600 200 4600 300 4
C 800 2400 1 90 0 out-1.sym
{
T 500 2400 5 10 0 0 90 0 1
device=OUTPUT
T 700 3025 5 10 1 1 0 3 1
refdes=L0#
T 300 2400 5 10 0 0 90 0 1
footprint=anchor
}
N 700 2400 1000 2400 4
C 1600 2400 1 90 0 out-1.sym
{
T 1300 2400 5 10 0 0 90 0 1
device=OUTPUT
T 1100 2400 5 10 0 0 90 0 1
footprint=anchor
T 1500 3025 5 10 1 1 0 3 1
refdes=L1#
}
N 1500 2400 1800 2400 4
C 2400 2400 1 90 0 out-1.sym
{
T 2100 2400 5 10 0 0 90 0 1
device=OUTPUT
T 1900 2400 5 10 0 0 90 0 1
footprint=anchor
T 2300 3025 5 10 1 1 0 3 1
refdes=L2#
}
N 2300 2400 2600 2400 4
C 3200 2400 1 90 0 out-1.sym
{
T 2900 2400 5 10 0 0 90 0 1
device=OUTPUT
T 2700 2400 5 10 0 0 90 0 1
footprint=anchor
T 3100 3025 5 10 1 1 0 3 1
refdes=L3#
}
N 3100 2400 3400 2400 4
C 4000 2400 1 90 0 out-1.sym
{
T 3700 2400 5 10 0 0 90 0 1
device=OUTPUT
T 3500 2400 5 10 0 0 90 0 1
footprint=anchor
T 3900 3025 5 10 1 1 0 3 1
refdes=L4#
}
N 3900 2400 4200 2400 4
C 4800 2400 1 90 0 out-1.sym
{
T 4500 2400 5 10 0 0 90 0 1
device=OUTPUT
T 4300 2400 5 10 0 0 90 0 1
footprint=anchor
T 4700 3025 5 10 1 1 0 3 1
refdes=L6#
}
N 4700 2400 5000 2400 4
C 5600 2400 1 90 0 out-1.sym
{
T 5300 2400 5 10 0 0 90 0 1
device=OUTPUT
T 5100 2400 5 10 0 0 90 0 1
footprint=anchor
T 5500 3025 5 10 1 1 0 3 1
refdes=L5#
}
N 5500 2400 5800 2400 4
C 6400 2400 1 90 0 out-1.sym
{
T 6100 2400 5 10 0 0 90 0 1
device=OUTPUT
T 5900 2400 5 10 0 0 90 0 1
footprint=anchor
T 6300 3025 5 10 1 1 0 3 1
refdes=L7#
}
N 6300 2400 6600 2400 4
C 800 3300 1 0 0 vdd-1.sym
C 1600 3300 1 0 0 vdd-1.sym
C 2400 3300 1 0 0 vdd-1.sym
C 3200 3300 1 0 0 vdd-1.sym
C 4000 3300 1 0 0 vdd-1.sym
C 4800 3300 1 0 0 vdd-1.sym
C 5600 3300 1 0 0 vdd-1.sym
C 6400 3300 1 0 0 vdd-1.sym
C 1600 400 1 0 0 in-1.sym
{
T 1600 700 5 10 0 0 0 0 1
device=INPUT
T 1600 500 5 10 1 1 0 7 1
refdes=A2#
T 1600 900 5 10 0 0 0 0 1
footprint=anchor
}
C 5600 400 1 0 1 in-1.sym
{
T 5600 700 5 10 0 0 0 6 1
device=INPUT
T 5600 500 5 10 1 1 0 1 1
refdes=A2
T 5600 900 5 10 0 0 0 6 1
footprint=anchor
}
N 4000 1200 4200 1200 4
{
T 3950 1200 5 10 1 1 0 7 1
netname=A0#
}
N 3000 1200 3200 1200 4
{
T 3250 1200 5 10 1 1 0 1 1
netname=A1
}
N 6200 1200 6400 1200 4
{
T 6450 1200 5 10 1 1 0 1 1
netname=A0
}
N 600 2000 400 2000 4
{
T 500 2025 5 10 1 1 0 3 1
netname=A0#
}
N 1400 2000 1200 2000 4
{
T 1300 2025 5 10 1 1 0 3 1
netname=A0
}
N 2200 2000 2000 2000 4
{
T 2100 2025 5 10 1 1 0 3 1
netname=A0#
}
N 3000 2000 2800 2000 4
{
T 2900 2025 5 10 1 1 0 3 1
netname=A0
}
N 3800 2000 3600 2000 4
{
T 3700 2025 5 10 1 1 0 3 1
netname=A1#
}
N 4600 2000 4400 2000 4
{
T 4500 2025 5 10 1 1 0 3 1
netname=A1
}
N 5400 2000 5200 2000 4
{
T 5300 2025 5 10 1 1 0 3 1
netname=A1#
}
N 6200 2000 6000 2000 4
{
T 6100 2025 5 10 1 1 0 3 1
netname=A1
}
C 8500 3200 1 0 1 in-1.sym
{
T 8500 3500 5 10 0 0 0 6 1
device=INPUT
T 8500 3300 5 10 1 1 0 1 1
refdes=Vdd
T 8500 3700 5 10 0 0 0 6 1
footprint=anchor
}
C 7700 3300 1 0 0 vdd-1.sym
C 8500 100 1 0 1 in-1.sym
{
T 8500 400 5 10 0 0 0 6 1
device=INPUT
T 8500 200 5 10 1 1 0 1 1
refdes=GND
T 8500 600 5 10 0 0 0 6 1
footprint=anchor
}
C 7800 -100 1 0 0 gnd-1.sym
C 8500 2200 1 0 1 in-1.sym
{
T 8500 2500 5 10 0 0 0 6 1
device=INPUT
T 8500 2300 5 10 1 1 0 1 1
refdes=A0
T 8500 2700 5 10 0 0 0 6 1
footprint=anchor
}
C 8500 1900 1 0 1 in-1.sym
{
T 8500 2200 5 10 0 0 0 6 1
device=INPUT
T 8500 2000 5 10 1 1 0 1 1
refdes=A0#
T 8500 2400 5 10 0 0 0 6 1
footprint=anchor
}
C 8500 1500 1 0 1 in-1.sym
{
T 8500 1800 5 10 0 0 0 6 1
device=INPUT
T 8500 1600 5 10 1 1 0 1 1
refdes=A1
T 8500 2000 5 10 0 0 0 6 1
footprint=anchor
}
C 8500 1200 1 0 1 in-1.sym
{
T 8500 1500 5 10 0 0 0 6 1
device=INPUT
T 8500 1300 5 10 1 1 0 1 1
refdes=A1#
T 8500 1700 5 10 0 0 0 6 1
footprint=anchor
}
N 7700 2300 7900 2300 4
{
T 7650 2300 5 10 1 1 0 7 1
netname=A0
}
N 7700 2000 7900 2000 4
{
T 7650 2000 5 10 1 1 0 7 1
netname=A0#
}
N 7700 1600 7900 1600 4
{
T 7650 1600 5 10 1 1 0 7 1
netname=A1
}
N 7700 1300 7900 1300 4
{
T 7650 1300 5 10 1 1 0 7 1
netname=A1#
}
