#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Fri Mar 06 10:46:28 2020
# Process ID: 18964
# Current directory: C:/Users/port3116/Desktop/lab_6/project_6/project_6.runs/synth_1
# Command line: vivado.exe -log mem_cir_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source mem_cir_wrapper.tcl
# Log file: C:/Users/port3116/Desktop/lab_6/project_6/project_6.runs/synth_1/mem_cir_wrapper.vds
# Journal file: C:/Users/port3116/Desktop/lab_6/project_6/project_6.runs/synth_1\vivado.jou
#-----------------------------------------------------------
Sourcing tcl script 'C:/Xilinx/Vivado/2016.4/scripts/init.tcl'
source mem_cir_wrapper.tcl -notrace
Command: synth_design -top mem_cir_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7752 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 325.770 ; gain = 113.824
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mem_cir_wrapper' [C:/Users/port3116/Desktop/lab_6/project_6/project_6.srcs/sources_1/new/mem_cir_wrapper.sv:13]
INFO: [Synth 8-638] synthesizing module 'mem' [C:/Users/port3116/Desktop/lab_6/project_6/project_6.runs/synth_1/.Xil/Vivado-18964-ECE-BEL215-14/realtime/mem_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'mem' (1#1) [C:/Users/port3116/Desktop/lab_6/project_6/project_6.runs/synth_1/.Xil/Vivado-18964-ECE-BEL215-14/realtime/mem_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'mem_cir_wrapper' (2#1) [C:/Users/port3116/Desktop/lab_6/project_6/project_6.srcs/sources_1/new/mem_cir_wrapper.sv:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 362.969 ; gain = 151.023
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 362.969 ; gain = 151.023
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'mem' instantiated as 'mem1' [C:/Users/port3116/Desktop/lab_6/project_6/project_6.srcs/sources_1/new/mem_cir_wrapper.sv:25]
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/port3116/Desktop/lab_6/project_6/project_6.runs/synth_1/.Xil/Vivado-18964-ECE-BEL215-14/dcp/mem_in_context.xdc] for cell 'mem1'
Finished Parsing XDC File [C:/Users/port3116/Desktop/lab_6/project_6/project_6.runs/synth_1/.Xil/Vivado-18964-ECE-BEL215-14/dcp/mem_in_context.xdc] for cell 'mem1'
Parsing XDC File [C:/Users/port3116/Desktop/lab_6/project_6/project_6.srcs/constrs_1/imports/lab_4/ZYBO_Master.xdc]
WARNING: [Vivado 12-507] No nets matched 'mem1/we'. [C:/Users/port3116/Desktop/lab_6/project_6/project_6.srcs/constrs_1/imports/lab_4/ZYBO_Master.xdc:425]
WARNING: [Vivado 12-507] No nets matched 'mem1/spo[1]'. [C:/Users/port3116/Desktop/lab_6/project_6/project_6.srcs/constrs_1/imports/lab_4/ZYBO_Master.xdc:426]
WARNING: [Vivado 12-507] No nets matched 'mem1/spo[0]'. [C:/Users/port3116/Desktop/lab_6/project_6/project_6.srcs/constrs_1/imports/lab_4/ZYBO_Master.xdc:427]
WARNING: [Vivado 12-507] No nets matched 'mem1/d[1]'. [C:/Users/port3116/Desktop/lab_6/project_6/project_6.srcs/constrs_1/imports/lab_4/ZYBO_Master.xdc:428]
WARNING: [Vivado 12-507] No nets matched 'mem1/d[0]'. [C:/Users/port3116/Desktop/lab_6/project_6/project_6.srcs/constrs_1/imports/lab_4/ZYBO_Master.xdc:429]
WARNING: [Vivado 12-507] No nets matched 'mem1/a[2]'. [C:/Users/port3116/Desktop/lab_6/project_6/project_6.srcs/constrs_1/imports/lab_4/ZYBO_Master.xdc:430]
WARNING: [Vivado 12-507] No nets matched 'mem1/a[3]'. [C:/Users/port3116/Desktop/lab_6/project_6/project_6.srcs/constrs_1/imports/lab_4/ZYBO_Master.xdc:431]
WARNING: [Vivado 12-507] No nets matched 'mem1/a[0]'. [C:/Users/port3116/Desktop/lab_6/project_6/project_6.srcs/constrs_1/imports/lab_4/ZYBO_Master.xdc:432]
WARNING: [Vivado 12-507] No nets matched 'mem1/a[1]'. [C:/Users/port3116/Desktop/lab_6/project_6/project_6.srcs/constrs_1/imports/lab_4/ZYBO_Master.xdc:433]
Finished Parsing XDC File [C:/Users/port3116/Desktop/lab_6/project_6/project_6.srcs/constrs_1/imports/lab_4/ZYBO_Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/port3116/Desktop/lab_6/project_6/project_6.srcs/constrs_1/imports/lab_4/ZYBO_Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/mem_cir_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/port3116/Desktop/lab_6/project_6/project_6.srcs/constrs_1/imports/lab_4/ZYBO_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mem_cir_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mem_cir_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 619.723 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'mem1' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 619.723 ; gain = 407.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 619.723 ; gain = 407.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 619.723 ; gain = 407.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 619.723 ; gain = 407.777
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mem_cir_wrapper 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 619.723 ; gain = 407.777
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 620.809 ; gain = 408.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 630.477 ; gain = 418.531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 640.184 ; gain = 428.238
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 640.184 ; gain = 428.238
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 640.184 ; gain = 428.238
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 640.184 ; gain = 428.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 640.184 ; gain = 428.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 640.184 ; gain = 428.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 640.184 ; gain = 428.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |mem           |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |mem  |     1|
|2     |BUFG |     1|
|3     |LUT1 |     2|
|4     |LUT2 |     3|
|5     |LUT3 |     1|
|6     |LUT4 |     1|
|7     |FDRE |     4|
|8     |IBUF |     2|
|9     |OBUF |     2|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    18|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 640.184 ; gain = 428.238
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 640.184 ; gain = 130.672
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 640.184 ; gain = 428.238
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 643.207 ; gain = 394.844
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint 'C:/Users/port3116/Desktop/lab_6/project_6/project_6.runs/synth_1/mem_cir_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 643.207 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Mar 06 10:46:58 2020...
