// Seed: 198729148
module module_0;
  wire id_1;
  logic [7:0] id_5;
  assign id_3 = id_5[1'b0];
  wire id_6;
  wire id_7;
  module_2(
      id_6
  );
  assign id_7 = id_2;
  always id_3 = id_2;
  wire id_8;
endmodule
module module_1 (
    input wire  id_0,
    input uwire id_1
);
  module_0(); id_3(
      .id_0(id_1), .id_1(1), .id_2(1)
  );
endmodule
program module_2 (
    id_1
);
  inout wire id_1;
  assign id_1 = 1'b0 - id_1;
  wire id_2;
endprogram
