\hypertarget{union__hw__axbs__mgpcr4}{}\section{\+\_\+hw\+\_\+axbs\+\_\+mgpcr4 Union Reference}
\label{union__hw__axbs__mgpcr4}\index{\+\_\+hw\+\_\+axbs\+\_\+mgpcr4@{\+\_\+hw\+\_\+axbs\+\_\+mgpcr4}}


H\+W\+\_\+\+A\+X\+B\+S\+\_\+\+M\+G\+P\+C\+R4 -\/ Master General Purpose Control Register (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+axbs.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__axbs__mgpcr4_1_1__hw__axbs__mgpcr4__bitfields}{\+\_\+hw\+\_\+axbs\+\_\+mgpcr4\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__axbs__mgpcr4_a91cc8c8ae195b426b1f2929d1d1484ff}{}\label{union__hw__axbs__mgpcr4_a91cc8c8ae195b426b1f2929d1d1484ff}

\item 
struct \hyperlink{struct__hw__axbs__mgpcr4_1_1__hw__axbs__mgpcr4__bitfields}{\+\_\+hw\+\_\+axbs\+\_\+mgpcr4\+::\+\_\+hw\+\_\+axbs\+\_\+mgpcr4\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__axbs__mgpcr4_a7a9ec318d3622d5f4a5410ba60999d7e}{}\label{union__hw__axbs__mgpcr4_a7a9ec318d3622d5f4a5410ba60999d7e}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+A\+X\+B\+S\+\_\+\+M\+G\+P\+C\+R4 -\/ Master General Purpose Control Register (RW) 

Reset value\+: 0x00000000U

The M\+G\+P\+CR controls only whether the master\textquotesingle{}s undefined length burst accesses are allowed to complete uninterrupted or whether they can be broken by requests from higher priority masters. The M\+G\+P\+CR can be accessed only in Supervisor mode with 32-\/bit accesses. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+axbs.\+h\end{DoxyCompactItemize}
