
---------- Begin Simulation Statistics ----------
final_tick                                51519483000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  76875                       # Simulator instruction rate (inst/s)
host_mem_usage                                 717216                       # Number of bytes of host memory used
host_op_rate                                   127628                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1300.81                       # Real time elapsed on the host
host_tick_rate                               39605770                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     166019455                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.051519                       # Number of seconds simulated
sim_ticks                                 51519483000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  33119835                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 73429980                       # number of cc regfile writes
system.cpu.committedInsts                   100000001                       # Number of Instructions Simulated
system.cpu.committedOps                     166019455                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.030390                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.030390                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                  47728550                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 29453211                       # number of floating regfile writes
system.cpu.idleCycles                          199898                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               172130                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  5756983                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.889797                       # Inst execution rate
system.cpu.iew.exec_refs                     55011057                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   16812280                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                18633144                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              38426890                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                303                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              9517                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             18253184                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           197910944                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              38198777                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            420851                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             194722764                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                 106476                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               3642574                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 409147                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               3734462                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            601                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        91868                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          80262                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 257512761                       # num instructions consuming a value
system.cpu.iew.wb_count                     190895530                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.569787                       # average fanout of values written-back
system.cpu.iew.wb_producers                 146727349                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.852654                       # insts written-back per cycle
system.cpu.iew.wb_sent                      194347296                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                321393861                       # number of integer regfile reads
system.cpu.int_regfile_writes               144691758                       # number of integer regfile writes
system.cpu.ipc                               0.970507                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.970507                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           4243334      2.17%      2.17% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             111581456     57.18%     59.35% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              6333536      3.25%     62.60% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                106133      0.05%     62.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             1449488      0.74%     63.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     63.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  42      0.00%     63.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     63.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     63.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     63.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     63.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     63.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 3062      0.00%     63.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     63.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu              2863928      1.47%     64.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   66      0.00%     64.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 7909      0.00%     64.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             2869754      1.47%     66.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                 248      0.00%     66.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     66.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2701      0.00%     66.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     66.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     66.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     66.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         4781128      2.45%     68.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     68.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     68.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt         2386459      1.22%     70.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv              16      0.00%     70.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     70.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        3347076      1.72%     71.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     71.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     71.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     71.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     71.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     71.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     71.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     71.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     71.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     71.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     71.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     71.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     71.73% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             26671690     13.67%     85.40% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            10759340      5.51%     90.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead        11605267      5.95%     96.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        6130985      3.14%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              195143618                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                39250656                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            76622186                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses     36780935                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes           50957154                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     3701690                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.018969                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  586895     15.85%     15.85% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     15.85% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     15.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     15.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     15.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     15.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     15.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     15.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     15.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     15.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     15.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     15.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     15.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     99      0.00%     15.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     15.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     46      0.00%     15.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    24      0.00%     15.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     15.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     15.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   41      0.00%     15.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     15.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     15.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     15.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                22      0.00%     15.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     15.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     15.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     15.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     15.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     15.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                5      0.00%     15.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     15.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     15.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     15.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     15.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     15.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     15.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     15.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     15.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     15.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     15.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     15.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     15.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     15.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     15.86% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 425804     11.50%     27.36% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                791168     21.37%     48.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead           1621376     43.80%     92.54% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite           276210      7.46%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              155351318                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          420268795                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    154114595                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         178845765                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  197806828                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 195143618                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded              104116                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        31891409                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             62989                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          98727                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     12426996                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     102839069                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.897563                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.151130                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            44320184     43.10%     43.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             9832104      9.56%     52.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            13099312     12.74%     65.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            11102626     10.80%     76.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            10191150      9.91%     86.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             6341151      6.17%     92.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             3876585      3.77%     96.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             2532509      2.46%     98.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             1543448      1.50%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       102839069                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.893882                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           2207280                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          2110767                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             38426890                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            18253184                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                70310097                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                        103038967                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            2211                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   121                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       379163                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        767035                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           23                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       426582                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1294                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       854190                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1294                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 6657748                       # Number of BP lookups
system.cpu.branchPred.condPredicted           4682092                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            130076                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              3500359                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 3481081                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.449256                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  675350                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 18                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          662473                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             576905                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            85568                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1610                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        26099300                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            5389                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            129073                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     99141551                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.674570                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.567984                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        49779626     50.21%     50.21% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        19842610     20.01%     70.23% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         8641668      8.72%     78.94% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         3099717      3.13%     82.07% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         3155097      3.18%     85.25% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         1820920      1.84%     87.09% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         1179898      1.19%     88.28% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         2186138      2.21%     90.48% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         9435877      9.52%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     99141551                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            100000001                       # Number of instructions committed
system.cpu.commit.opsCommitted              166019455                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    39264133                       # Number of memory references committed
system.cpu.commit.loads                      30740931                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                         176                       # Number of memory barriers committed
system.cpu.commit.branches                    4827028                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                   26165588                       # Number of committed floating point instructions.
system.cpu.commit.integer                   148225635                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                531272                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      1046605      0.63%      0.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    101615079     61.21%     61.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult      6312256      3.80%     65.64% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        97655      0.06%     65.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd      1445015      0.87%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           32      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2294      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu      2855490      1.72%     68.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           66      0.00%     68.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt         5352      0.00%     68.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc      2865770      1.73%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult          248      0.00%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          900      0.00%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd      4779154      2.88%     72.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt      2384878      1.44%     74.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv           15      0.00%     74.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult      3344513      2.01%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     24849866     14.97%     91.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      7834725      4.72%     96.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead      5891065      3.55%     99.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       688477      0.41%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    166019455                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       9435877                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     42656385                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         42656385                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     44040602                       # number of overall hits
system.cpu.dcache.overall_hits::total        44040602                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       498013                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         498013                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       651747                       # number of overall misses
system.cpu.dcache.overall_misses::total        651747                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  33060591444                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  33060591444                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  33060591444                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  33060591444                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     43154398                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     43154398                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     44692349                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     44692349                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.011540                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011540                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014583                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014583                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66384.996866                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66384.996866                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 50726.112194                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 50726.112194                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       346374                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          251                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              5284                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    65.551476                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    83.666667                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       172640                       # number of writebacks
system.cpu.dcache.writebacks::total            172640                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       131371                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       131371                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       131371                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       131371                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       366642                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       366642                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       423591                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       423591                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  24233075944                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  24233075944                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  28480144444                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  28480144444                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.008496                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008496                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.009478                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009478                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66094.653488                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66094.653488                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67235.008402                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67235.008402                       # average overall mshr miss latency
system.cpu.dcache.replacements                 423078                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     34300942                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        34300942                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       330172                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        330172                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  20730786500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  20730786500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     34631114                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     34631114                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009534                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009534                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 62787.839369                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62787.839369                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       131364                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       131364                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       198808                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       198808                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  12071384500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  12071384500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005741                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005741                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 60718.806587                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 60718.806587                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      8355443                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8355443                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       167841                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       167841                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  12329804944                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  12329804944                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      8523284                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8523284                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.019692                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.019692                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73461.221895                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73461.221895                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            7                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       167834                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       167834                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  12161691444                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12161691444                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.019691                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.019691                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72462.620470                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72462.620470                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data      1384217                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total       1384217                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data       153734                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total       153734                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data      1537951                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total      1537951                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.099960                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.099960                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data        56949                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        56949                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data   4247068500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   4247068500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.037029                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.037029                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 74576.700205                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 74576.700205                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  51519483000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.687043                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            44464193                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            423590                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            104.969884                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.687043                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999389                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999389                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          356                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           92                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          89808288                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         89808288                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  51519483000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  8039311                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              68318587                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  11311325                       # Number of cycles decode is running
system.cpu.decode.unblockCycles              14760699                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 409147                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              3120288                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  2122                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              201485101                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  9909                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    38172061                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    16812380                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          5685                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        184002                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  51519483000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  51519483000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  51519483000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           13358043                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      120017088                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     6657748                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            4733336                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      89059513                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  822396                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                 1128                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          9114                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           64                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  12989572                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 50375                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples          102839069                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.072282                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.222841                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 67582606     65.72%     65.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  2009074      1.95%     67.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  3704100      3.60%     71.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  2640620      2.57%     73.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  1984514      1.93%     75.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  2080979      2.02%     77.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  1429412      1.39%     79.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  2409159      2.34%     81.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 18998605     18.47%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            102839069                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.064614                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.164774                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     12984525                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         12984525                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     12984525                       # number of overall hits
system.cpu.icache.overall_hits::total        12984525                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         5047                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5047                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         5047                       # number of overall misses
system.cpu.icache.overall_misses::total          5047                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    292681000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    292681000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    292681000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    292681000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     12989572                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     12989572                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     12989572                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     12989572                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000389                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000389                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000389                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000389                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 57991.083812                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 57991.083812                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 57991.083812                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 57991.083812                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          868                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                19                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    45.684211                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3504                       # number of writebacks
system.cpu.icache.writebacks::total              3504                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1030                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1030                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1030                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1030                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         4017                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4017                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         4017                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4017                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    235434000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    235434000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    235434000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    235434000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000309                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000309                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000309                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000309                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 58609.410007                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 58609.410007                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 58609.410007                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 58609.410007                       # average overall mshr miss latency
system.cpu.icache.replacements                   3504                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     12984525                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        12984525                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         5047                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5047                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    292681000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    292681000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     12989572                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     12989572                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000389                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000389                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 57991.083812                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 57991.083812                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1030                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1030                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         4017                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4017                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    235434000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    235434000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000309                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000309                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 58609.410007                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 58609.410007                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  51519483000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.519473                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            12988542                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4017                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           3233.393577                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.519473                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999061                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999061                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          494                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          25983161                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         25983161                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  51519483000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    12990898                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1592                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  51519483000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  51519483000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  51519483000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     1992753                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 7685944                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                  686                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 601                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                9729980                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                 9310                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   4421                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  51519483000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 409147                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 12788984                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                25785427                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           3100                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  21096054                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              42756357                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              199166406                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 31225                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               21912751                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                1534876                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               16203552                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents              15                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           251619227                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   485725495                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                329476627                       # Number of integer rename lookups
system.cpu.rename.fpLookups                  49087344                       # Number of floating rename lookups
system.cpu.rename.committedMaps             225115857                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 26503213                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      48                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  33                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  66323506                       # count of insts added to the skid buffer
system.cpu.rob.reads                        278190214                       # The number of ROB reads
system.cpu.rob.writes                       387935736                       # The number of ROB writes
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  166019455                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                 1033                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                38696                       # number of demand (read+write) hits
system.l2.demand_hits::total                    39729                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                1033                       # number of overall hits
system.l2.overall_hits::.cpu.data               38696                       # number of overall hits
system.l2.overall_hits::total                   39729                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2980                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             384894                       # number of demand (read+write) misses
system.l2.demand_misses::total                 387874                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2980                       # number of overall misses
system.l2.overall_misses::.cpu.data            384894                       # number of overall misses
system.l2.overall_misses::total                387874                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    218302000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  27415791500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      27634093500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    218302000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  27415791500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     27634093500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             4013                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           423590                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               427603                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            4013                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          423590                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              427603                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.742587                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.908648                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.907089                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.742587                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.908648                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.907089                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 73255.704698                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 71229.459280                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 71245.026735                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 73255.704698                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 71229.459280                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 71245.026735                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              165748                       # number of writebacks
system.l2.writebacks::total                    165748                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          2980                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        384894                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            387874                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2980                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       384894                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           387874                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    187865750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  23480885500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  23668751250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    187865750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  23480885500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  23668751250                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.742587                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.908648                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.907089                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.742587                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.908648                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.907089                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 63042.197987                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 61006.109474                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 61021.752554                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 63042.197987                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 61006.109474                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 61021.752554                       # average overall mshr miss latency
system.l2.replacements                         380418                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       172640                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           172640                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       172640                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       172640                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         3498                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3498                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         3498                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3498                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           36                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            36                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              2172                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2172                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          165661                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              165661                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  11869486500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11869486500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        167833                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            167833                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.987059                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.987059                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 71649.250578                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 71649.250578                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       165661                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         165661                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  10175517500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10175517500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.987059                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.987059                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 61423.735822                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 61423.735822                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           1033                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1033                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2980                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2980                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    218302000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    218302000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         4013                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           4013                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.742587                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.742587                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 73255.704698                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 73255.704698                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2980                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2980                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    187865750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    187865750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.742587                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.742587                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 63042.197987                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 63042.197987                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         36524                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             36524                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       219233                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          219233                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  15546305000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  15546305000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       255757                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        255757                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.857193                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.857193                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 70912.248612                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 70912.248612                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data       219233                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       219233                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  13305368000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  13305368000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.857193                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.857193                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60690.534728                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 60690.534728                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  51519483000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8127.229478                       # Cycle average of tags in use
system.l2.tags.total_refs                      854132                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    388610                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.197916                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      11.662438                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        82.899991                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8032.667048                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001424                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.010120                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.980550                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.992093                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          492                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4792                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2852                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   7221954                       # Number of tag accesses
system.l2.tags.data_accesses                  7221954                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  51519483000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    165747.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2980.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    384886.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003939772500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         9933                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         9933                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              941569                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             155981                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      387874                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     165748                       # Number of write requests accepted
system.mem_ctrls.readBursts                    387874                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   165748                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      8                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.57                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                387874                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               165748                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  354107                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   24570                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    8530                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     635                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   9863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   9991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   9980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  10017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   9993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  10056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  10125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  10004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  10033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  10086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   9960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         9933                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      38.991141                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     28.529104                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    240.018486                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          9898     99.65%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023           21      0.21%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            8      0.08%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047            2      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6655            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-12799            2      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12800-13311            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          9933                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         9933                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.683983                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.654432                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.011961                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6668     67.13%     67.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              131      1.32%     68.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2811     28.30%     96.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              267      2.69%     99.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               40      0.40%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               16      0.16%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          9933                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     512                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                24823936                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             10607872                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    481.84                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    205.90                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   51519394000                       # Total gap between requests
system.mem_ctrls.avgGap                      93058.79                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       190720                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     24632704                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     10606208                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 3701900.502378876787                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 478124052.603555858135                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 205867904.380950421095                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2980                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       384894                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       165748                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     89522000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  10779363500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1217495743500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     30040.94                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     28006.06                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   7345462.65                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       190720                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     24633216                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      24823936                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       190720                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       190720                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     10607872                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     10607872                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2980                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       384894                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         387874                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       165748                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        165748                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      3701901                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    478133991                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        481835891                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      3701901                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      3701901                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    205900203                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       205900203                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    205900203                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      3701901                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    478133991                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       687736094                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               387866                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              165722                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        24390                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        24845                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        24577                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        24759                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        24142                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        24168                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        23855                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        24119                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        23989                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        23900                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        23884                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        24083                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        23996                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        24234                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        24601                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        24324                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        10216                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        10510                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        10224                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        10257                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        10133                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        10307                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        10269                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        10417                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        10316                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        10232                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        10327                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        10415                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        10417                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        10676                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        10663                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        10343                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              3596398000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1939330000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        10868885500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 9272.27                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28022.27                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              326116                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             139001                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            84.08                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           83.88                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        88465                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   400.467891                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   250.191268                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   347.945663                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        23413     26.47%     26.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        17165     19.40%     45.87% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         9033     10.21%     56.08% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         8990     10.16%     66.24% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         5568      6.29%     72.54% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         3798      4.29%     76.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         4705      5.32%     82.15% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         3714      4.20%     86.35% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        12079     13.65%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        88465                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              24823424                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           10606208                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              481.825953                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              205.867904                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    5.37                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.76                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.61                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               84.02                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  51519483000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       313545960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       166642245                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     1391264700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     429778260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 4066458240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  19217825880                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   3600049440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   29185564725                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   566.495683                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   9118206750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1720160000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  40681116250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       318136980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       169082430                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     1378098540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     435290580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 4066458240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  19076491530                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   3719067840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   29162626140                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   566.050442                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   9424464000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1720160000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  40374859000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  51519483000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             222213                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       165748                       # Transaction distribution
system.membus.trans_dist::CleanEvict           213413                       # Transaction distribution
system.membus.trans_dist::ReadExReq            165661                       # Transaction distribution
system.membus.trans_dist::ReadExResp           165661                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        222213                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      1154909                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total      1154909                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                1154909                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     35431808                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     35431808                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                35431808                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            387874                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  387874    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              387874                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  51519483000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           357506750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          484842500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            259774                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       338388                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3504                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          465108                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           167833                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          167833                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          4017                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       255757                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        11534                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1270260                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1281794                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       481088                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     38158720                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               38639808                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          380422                       # Total snoops (count)
system.tol2bus.snoopTraffic                  10608128                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           808026                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001630                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.040339                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 806709     99.84%     99.84% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1317      0.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             808026                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  51519483000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          603239000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           6027496                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         635387496                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
