{"vcs1":{"timestamp_begin":1768865121.743073163, "rt":1.13, "ut":0.92, "st":0.24}}
{"vcselab":{"timestamp_begin":1768865122.978694676, "rt":0.39, "ut":0.22, "st":0.11}}
{"link":{"timestamp_begin":1768865123.433940952, "rt":0.20, "ut":0.12, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1768865121.335105798}
{"VCS_COMP_START_TIME": 1768865121.335105798}
{"VCS_COMP_END_TIME": 1768865123.808307722}
{"VCS_USER_OPTIONS": "-full64 -sverilog -debug_access+all -kdb +lint=PCWM -LDFLAGS -Wl,--no-as-needed +incdir+/home/urp03/lju/for_silhum/2025_W_URP_DDR2_bkctrl_sched/script/../STEP2/RTL+/home/urp03/lju/for_silhum/2025_W_URP_DDR2_bkctrl_sched/script/../STEP2/SIM/DDRPHY+/home/urp03/lju/for_silhum/2025_W_URP_DDR2_bkctrl_sched/script/../STEP2/SIM/DRAM+/home/urp03/lju/for_silhum/2025_W_URP_DDR2_bkctrl_sched/script/../STEP2/SIM/TB -f /home/urp03/lju/for_silhum/2025_W_URP_DDR2_bkctrl_sched/script/../script/filelist_step2_scn_rw_mix_sched_ref_v0.f"}
{"vcs1": {"peak_mem": 453196}}
{"vcselab": {"peak_mem": 167052}}
