{"introduction":{"name":"Srijeet Guha","label":"System Software Engineer and Independent Researcher","image":"","email":"srijeet2310@gmail.com","phone":"(+91) 7294929088","url":"https://srijeet2310.github.io/","summary":"Aspiring Computer Scientist","location":{"address":"R503, Rohan Mithila-1","postalCode":"411014","city":"Pune","countryCode":"IN","region":"Maharashtra"},"profiles":[{"network":"Linkedin","username":"srijeet-guha","url":"https://www.linkedin.com/in/srijeet-guha/"}]},"education":[{"institution":"Birla Institute of Technology and Science - Pilani Campus","location":"Pilani, India","url":"https://www.bits-pilani.ac.in/pilani","studyType":"Bachelor of Engineering","area":"Elecrical and Electronics Engineering","startDate":"2019-08-01","endDate":"2023-05-30","score":"8.18 / 10"}],"research experience":[{"name":"Haute Ecole Spécialisée de Suisse Occidentale, Valais-Wallis, Switzerland","position":"Independent Researcher","startDate":"2024-01-01","summary":"Project Advisor: Professor Andrea Guerrieri","highlights":["Developed an iterative frequency tuning framework to extract the best quality energy-efficient design for post-quantum cryptographic cores, converging to the best design frequency 2.89x faster than the classical approach","Explored the effects of high-level design parameters like loop unrolling, pipelining and dataflow optimization on latency, area, and energy consumption of placed and routed FPGA designs compiled from high-level codes","Presented the iterative frequency tuning framework at the ICECS’24 conference held in Nancy, France"]}]}