Release 14.1 - xst P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: asm.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "asm.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "asm"
Output Format                      : NGC
Target Device                      : xc3s1000-5-ft256

---- Source Options
Top Module Name                    : asm
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/hlocal/TOC/practica_final/practica_final/recursos/comparador.vhd" in Library work.
Architecture behavioral of Entity comparador is up to date.
Compiling vhdl file "C:/hlocal/TOC/practica_final/practica_final/recursos/flipflop.vhd" in Library work.
Architecture behavioral of Entity flipflop is up to date.
Compiling vhdl file "C:/hlocal/TOC/practica_final/practica_final/recursos/registro.vhd" in Library work.
Architecture behavioral of Entity registro is up to date.
Compiling vhdl file "C:/hlocal/TOC/practica_final/practica_final/recursos/ram.vhd" in Library work.
Architecture circuito of Entity rams is up to date.
Compiling vhdl file "C:/hlocal/TOC/practica_final/practica_final/recursos/asm.vhd" in Library work.
Architecture behavioral of Entity asm is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <asm> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <comparador> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <flipflop> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <registro> in library <work> (architecture <behavioral>) with generics.
	N = 5

Analyzing hierarchy for entity <registro> in library <work> (architecture <behavioral>) with generics.
	N = 6

Analyzing hierarchy for entity <rams> in library <work> (architecture <circuito>) with generics.
	M = 5
	N = 4


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <asm> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/hlocal/TOC/practica_final/practica_final/recursos/asm.vhd" line 172: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <i_dout>, <rams_do>, <clave>, <escribir>, <comp_s>
INFO:Xst:2679 - Register <ff_fin_load> in unit <asm> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ff_error_reset> in unit <asm> has a constant value of 1 during circuit operation. The register is replaced by logic.
Entity <asm> analyzed. Unit <asm> generated.

Analyzing Entity <comparador> in library <work> (Architecture <behavioral>).
Entity <comparador> analyzed. Unit <comparador> generated.

Analyzing Entity <flipflop> in library <work> (Architecture <behavioral>).
Entity <flipflop> analyzed. Unit <flipflop> generated.

Analyzing generic Entity <registro.1> in library <work> (Architecture <behavioral>).
	N = 5
Entity <registro.1> analyzed. Unit <registro.1> generated.

Analyzing generic Entity <registro.2> in library <work> (Architecture <behavioral>).
	N = 6
Entity <registro.2> analyzed. Unit <registro.2> generated.

Analyzing generic Entity <rams> in library <work> (Architecture <circuito>).
	M = 5
	N = 4
Entity <rams> analyzed. Unit <rams> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <comparador>.
    Related source file is "C:/hlocal/TOC/practica_final/practica_final/recursos/comparador.vhd".
    Found 4-bit comparator greater for signal <aux_z$cmp_gt0000> created at line 47.
    Found 1-bit xor2 for signal <aux_z$xor0000> created at line 47.
    Found 1-bit xor2 for signal <aux_z$xor0001> created at line 47.
    Found 1-bit xor2 for signal <aux_z$xor0002> created at line 47.
    Found 1-bit xor2 for signal <aux_z$xor0003> created at line 47.
    Summary:
	inferred   1 Comparator(s).
Unit <comparador> synthesized.


Synthesizing Unit <flipflop>.
    Related source file is "C:/hlocal/TOC/practica_final/practica_final/recursos/flipflop.vhd".
    Found 1-bit register for signal <data>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <flipflop> synthesized.


Synthesizing Unit <registro_1>.
    Related source file is "C:/hlocal/TOC/practica_final/practica_final/recursos/registro.vhd".
    Found 5-bit register for signal <data>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <registro_1> synthesized.


Synthesizing Unit <registro_2>.
    Related source file is "C:/hlocal/TOC/practica_final/practica_final/recursos/registro.vhd".
    Found 6-bit register for signal <data>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <registro_2> synthesized.


Synthesizing Unit <rams>.
    Related source file is "C:/hlocal/TOC/practica_final/practica_final/recursos/ram.vhd".
    Found 32x4-bit single-port RAM <Mram_RAM> for signal <RAM>.
    Found 4-bit register for signal <do>.
    Summary:
	inferred   1 RAM(s).
	inferred   4 D-type flip-flop(s).
Unit <rams> synthesized.


Synthesizing Unit <asm>.
    Related source file is "C:/hlocal/TOC/practica_final/practica_final/recursos/asm.vhd".
WARNING:Xst:1780 - Signal <reg_dir_reset> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <reg_dir_clk> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <i_reset> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <i_clk> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <ff_fin_reset> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <ff_fin_clk> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ff_error_clk> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
INFO:Xst:1799 - State s9 is never reached in FSM <STATE>.
    Found finite state machine <FSM_0> for signal <STATE>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 13                                             |
    | Inputs             | 5                                              |
    | Outputs            | 5                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst_n                     (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | s1                                             |
    | Power Up State     | s1                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit adder for signal <i_din$addsub0000> created at line 243.
    Found 4-bit comparator equal for signal <STATE$cmp_eq0000> created at line 213.
    Found 6-bit comparator less for signal <STATE$cmp_lt0000> created at line 201.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <asm> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 32x4-bit single-port RAM                              : 1
# Adders/Subtractors                                   : 1
 6-bit adder                                           : 1
# Registers                                            : 5
 1-bit register                                        : 2
 4-bit register                                        : 1
 5-bit register                                        : 1
 6-bit register                                        : 1
# Comparators                                          : 3
 4-bit comparator equal                                : 1
 4-bit comparator greater                              : 1
 6-bit comparator less                                 : 1
# Xors                                                 : 4
 1-bit xor2                                            : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <STATE/FSM> on signal <STATE[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 s1    | 000
 s2    | 001
 s3    | 011
 s4    | 010
 s5    | 110
 s6    | 111
 s7    | 100
 s8    | 101
 s9    | unreached
-------------------

Synthesizing (advanced) Unit <rams>.
INFO:Xst:3231 - The small RAM <Mram_RAM> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 4-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <di>            |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <rams> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# RAMs                                                 : 1
 32x4-bit single-port distributed RAM                  : 1
# Adders/Subtractors                                   : 1
 6-bit adder                                           : 1
# Registers                                            : 17
 Flip-Flops                                            : 17
# Comparators                                          : 3
 4-bit comparator equal                                : 1
 4-bit comparator greater                              : 1
 6-bit comparator less                                 : 1
# Xors                                                 : 4
 1-bit xor2                                            : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <asm> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block asm, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 20
 Flip-Flops                                            : 20

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : asm.ngr
Top Level Output File Name         : asm
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 19

Cell Usage :
# BELS                             : 31
#      LUT2                        : 3
#      LUT3                        : 9
#      LUT3_D                      : 1
#      LUT4                        : 12
#      LUT4_L                      : 5
#      VCC                         : 1
# FlipFlops/Latches                : 20
#      FD                          : 4
#      FDR                         : 1
#      FDRE                        : 13
#      FDRS                        : 2
# RAMS                             : 4
#      RAM32X1S                    : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 18
#      IBUF                        : 11
#      OBUF                        : 7
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1000ft256-5 

 Number of Slices:                       21  out of   7680     0%  
 Number of Slice Flip Flops:             19  out of  15360     0%  
 Number of 4 input LUTs:                 38  out of  15360     0%  
    Number used as logic:                30
    Number used as RAMs:                  8
 Number of IOs:                          19
 Number of bonded IOBs:                  19  out of    173    10%  
    IOB Flip Flops:                       1
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 24    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.668ns (Maximum Frequency: 176.429MHz)
   Minimum input arrival time before clock: 5.996ns
   Maximum output required time after clock: 6.216ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.668ns (frequency: 176.429MHz)
  Total number of paths / destination ports: 159 / 56
-------------------------------------------------------------------------
Delay:               5.668ns (Levels of Logic = 4)
  Source:            u_rams/do_1 (FF)
  Destination:       STATE_FSM_FFd3 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: u_rams/do_1 to STATE_FSM_FFd3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.626   0.838  u_rams/do_1 (u_rams/do_1)
     LUT4:I2->O            1   0.479   0.704  STATE_FSM_FFd3-In60_SW0 (N17)
     LUT4:I3->O            1   0.479   0.704  STATE_FSM_FFd3-In60 (STATE_FSM_FFd3-In60)
     LUT4:I3->O            1   0.479   0.704  STATE_FSM_FFd3-In66 (STATE_FSM_FFd3-In66)
     LUT4:I3->O            1   0.479   0.000  STATE_FSM_FFd3-In1151 (STATE_FSM_FFd3-In115)
     FDRS:D                    0.176          STATE_FSM_FFd3
    ----------------------------------------
    Total                      5.668ns (2.718ns logic, 2.950ns route)
                                       (48.0% logic, 52.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 36 / 22
-------------------------------------------------------------------------
Offset:              5.996ns (Levels of Logic = 5)
  Source:            clave<2> (PAD)
  Destination:       STATE_FSM_FFd3 (FF)
  Destination Clock: clk rising

  Data Path: clave<2> to STATE_FSM_FFd3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   0.715   1.078  clave_2_IBUF (clave_2_IBUF)
     LUT4:I0->O            1   0.479   0.704  STATE_FSM_FFd3-In60_SW0 (N17)
     LUT4:I3->O            1   0.479   0.704  STATE_FSM_FFd3-In60 (STATE_FSM_FFd3-In60)
     LUT4:I3->O            1   0.479   0.704  STATE_FSM_FFd3-In66 (STATE_FSM_FFd3-In66)
     LUT4:I3->O            1   0.479   0.000  STATE_FSM_FFd3-In1151 (STATE_FSM_FFd3-In115)
     FDRS:D                    0.176          STATE_FSM_FFd3
    ----------------------------------------
    Total                      5.996ns (2.807ns logic, 3.189ns route)
                                       (46.8% logic, 53.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              6.216ns (Levels of Logic = 1)
  Source:            u_flip2/data (FF)
  Destination:       error_o (PAD)
  Source Clock:      clk rising

  Data Path: u_flip2/data to error_o
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.626   0.681  u_flip2/data (u_flip2/data)
     OBUF:I->O                 4.909          error_o_OBUF (error_o)
    ----------------------------------------
    Total                      6.216ns (5.535ns logic, 0.681ns route)
                                       (89.0% logic, 11.0% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.07 secs
 
--> 

Total memory usage is 258332 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    8 (   0 filtered)
Number of infos    :    4 (   0 filtered)

