Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> 
Reading design: PmodAD1_to_LED.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "PmodAD1_to_LED.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "PmodAD1_to_LED"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : PmodAD1_to_LED
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/jikken/lj3/PWM_GEN.vhd" into library work
Parsing entity <PWM_GEN>.
Parsing architecture <RTL> of entity <pwm_gen>.
Parsing VHDL file "/home/jikken/lj3/PmodAD1.vhd" into library work
Parsing entity <PmodAD1>.
Parsing architecture <RTL> of entity <pmodad1>.
Parsing VHDL file "/home/jikken/lj3/PmodAD1_to_LED.vhd" into library work
Parsing entity <PmodAD1_to_LED>.
Parsing architecture <RTL> of entity <pmodad1_to_led>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <PmodAD1_to_LED> (architecture <RTL>) from library <work>.

Elaborating entity <PmodAD1> (architecture <RTL>) from library <work>.
WARNING:HDLCompiler:92 - "/home/jikken/lj3/PmodAD1.vhd" Line 42: rst should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/jikken/lj3/PmodAD1.vhd" Line 60: rst should be on the sensitivity list of the process
WARNING:HDLCompiler:1127 - "/home/jikken/lj3/PmodAD1_to_LED.vhd" Line 98: Assignment to freq ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/jikken/lj3/PmodAD1_to_LED.vhd" Line 99: Assignment to fu ignored, since the identifier is never used
WARNING:HDLCompiler:92 - "/home/jikken/lj3/PmodAD1_to_LED.vhd" Line 102: rst should be on the sensitivity list of the process
WARNING:HDLCompiler:1127 - "/home/jikken/lj3/PmodAD1_to_LED.vhd" Line 101: Assignment to diff_error ignored, since the identifier is never used

Elaborating entity <PWM_GEN> (architecture <RTL>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <PmodAD1_to_LED>.
    Related source file is "/home/jikken/lj3/PmodAD1_to_LED.vhd".
    Found 1-bit register for signal <clk1khz>.
    Found 32-bit register for signal <angle_ref>.
    Found 32-bit register for signal <u>.
    Found 1-bit register for signal <DIR_R>.
    Found 32-bit register for signal <count_clk100mhz_1k>.
    Found 32-bit adder for signal <count_clk100mhz_1k[31]_GND_4_o_add_0_OUT> created at line 72.
    Found 32-bit adder for signal <threshold_in> created at line 59.
    Found 23-bit adder for signal <n0059> created at line 130.
    Found 32-bit subtractor for signal <error> created at line 49.
    Found 32x32-bit multiplier for signal <n0073> created at line 110.
    Found 32-bit comparator greater for signal <GND_4_o_u[31]_LessThan_23_o> created at line 122
    Summary:
	inferred   1 Multiplier(s).
	inferred   4 Adder/Subtractor(s).
	inferred  98 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <PmodAD1_to_LED> synthesized.

Synthesizing Unit <PmodAD1>.
    Related source file is "/home/jikken/lj3/PmodAD1.vhd".
    Found 1-bit register for signal <SCLK_IN>.
    Found 32-bit register for signal <Count_SCLK_R>.
    Found 1-bit register for signal <CSB_IN>.
    Found 12-bit register for signal <DB_IN>.
    Found 12-bit register for signal <DB>.
    Found 32-bit register for signal <Count_CLK100MHz>.
    Found 32-bit adder for signal <Count_CLK100MHz[31]_GND_5_o_add_0_OUT> created at line 31.
    Found 32-bit adder for signal <Count_SCLK_R[31]_GND_5_o_add_5_OUT> created at line 46.
    Found 32-bit comparator greater for signal <n0001> created at line 32
    Found 32-bit comparator lessequal for signal <n0011> created at line 47
    Found 32-bit comparator lessequal for signal <GND_5_o_Count_SCLK_R[31]_LessThan_9_o> created at line 50
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  90 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  23 Multiplexer(s).
Unit <PmodAD1> synthesized.

Synthesizing Unit <PWM_GEN>.
    Related source file is "/home/jikken/lj3/PWM_GEN.vhd".
    Found 1-bit register for signal <PWM_OUT>.
    Found 32-bit register for signal <sawtooth>.
    Found 32-bit adder for signal <sawtooth[31]_GND_45_o_add_1_OUT> created at line 26.
    Found 32-bit comparator greater for signal <sawtooth[31]_GND_45_o_LessThan_1_o> created at line 23
    Found 32-bit comparator greater for signal <THRESHOLD[31]_sawtooth[31]_LessThan_6_o> created at line 35
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <PWM_GEN> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 32x32-bit multiplier                                  : 1
# Adders/Subtractors                                   : 7
 23-bit adder                                          : 1
 32-bit adder                                          : 5
 32-bit subtractor                                     : 1
# Registers                                            : 13
 1-bit register                                        : 5
 12-bit register                                       : 2
 32-bit register                                       : 6
# Comparators                                          : 6
 32-bit comparator greater                             : 4
 32-bit comparator lessequal                           : 2
# Multiplexers                                         : 23
 1-bit 2-to-1 multiplexer                              : 21
 12-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 1
# Xors                                                 : 31
 1-bit xor2                                            : 31

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1426 - The value init of the FF/Latch angle_ref_31 hinder the constant cleaning in the block PmodAD1_to_LED.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1293 - FF/Latch <angle_ref_30> has a constant value of 0 in block <PmodAD1_to_LED>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <angle_ref_29> has a constant value of 0 in block <PmodAD1_to_LED>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <angle_ref_28> has a constant value of 0 in block <PmodAD1_to_LED>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <angle_ref_27> has a constant value of 0 in block <PmodAD1_to_LED>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <angle_ref_26> has a constant value of 0 in block <PmodAD1_to_LED>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <angle_ref_25> has a constant value of 0 in block <PmodAD1_to_LED>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <angle_ref_24> has a constant value of 0 in block <PmodAD1_to_LED>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <angle_ref_23> has a constant value of 0 in block <PmodAD1_to_LED>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <angle_ref_22> has a constant value of 0 in block <PmodAD1_to_LED>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <angle_ref_21> has a constant value of 0 in block <PmodAD1_to_LED>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <angle_ref_20> has a constant value of 0 in block <PmodAD1_to_LED>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <angle_ref_19> has a constant value of 0 in block <PmodAD1_to_LED>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <angle_ref_18> has a constant value of 0 in block <PmodAD1_to_LED>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <angle_ref_17> has a constant value of 0 in block <PmodAD1_to_LED>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <angle_ref_16> has a constant value of 0 in block <PmodAD1_to_LED>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <angle_ref_15> has a constant value of 0 in block <PmodAD1_to_LED>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <angle_ref_14> has a constant value of 0 in block <PmodAD1_to_LED>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <angle_ref_13> has a constant value of 0 in block <PmodAD1_to_LED>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <angle_ref_12> has a constant value of 0 in block <PmodAD1_to_LED>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <PWM_GEN>.
The following registers are absorbed into counter <sawtooth>: 1 register on signal <sawtooth>.
Unit <PWM_GEN> synthesized (advanced).

Synthesizing (advanced) Unit <PmodAD1>.
The following registers are absorbed into counter <Count_CLK100MHz>: 1 register on signal <Count_CLK100MHz>.
Unit <PmodAD1> synthesized (advanced).

Synthesizing (advanced) Unit <PmodAD1_to_LED>.
The following registers are absorbed into counter <count_clk100mhz_1k>: 1 register on signal <count_clk100mhz_1k>.
Unit <PmodAD1_to_LED> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 15x32-bit multiplier                                  : 1
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 2
 32-bit subtractor                                     : 1
 8-bit adder                                           : 1
# Counters                                             : 3
 32-bit up counter                                     : 3
# Registers                                            : 125
 Flip-Flops                                            : 125
# Comparators                                          : 6
 32-bit comparator greater                             : 4
 32-bit comparator lessequal                           : 2
# Multiplexers                                         : 34
 1-bit 2-to-1 multiplexer                              : 33
 32-bit 2-to-1 multiplexer                             : 1
# Xors                                                 : 31
 1-bit xor2                                            : 31

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch angle_ref_31 hinder the constant cleaning in the block PmodAD1_to_LED.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1293 - FF/Latch <angle_ref_30> has a constant value of 0 in block <PmodAD1_to_LED>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <angle_ref_29> has a constant value of 0 in block <PmodAD1_to_LED>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <angle_ref_28> has a constant value of 0 in block <PmodAD1_to_LED>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <angle_ref_27> has a constant value of 0 in block <PmodAD1_to_LED>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <angle_ref_26> has a constant value of 0 in block <PmodAD1_to_LED>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <angle_ref_25> has a constant value of 0 in block <PmodAD1_to_LED>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <angle_ref_24> has a constant value of 0 in block <PmodAD1_to_LED>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <angle_ref_23> has a constant value of 0 in block <PmodAD1_to_LED>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <angle_ref_22> has a constant value of 0 in block <PmodAD1_to_LED>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <angle_ref_21> has a constant value of 0 in block <PmodAD1_to_LED>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <angle_ref_20> has a constant value of 0 in block <PmodAD1_to_LED>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <angle_ref_19> has a constant value of 0 in block <PmodAD1_to_LED>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <angle_ref_18> has a constant value of 0 in block <PmodAD1_to_LED>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <angle_ref_17> has a constant value of 0 in block <PmodAD1_to_LED>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <angle_ref_16> has a constant value of 0 in block <PmodAD1_to_LED>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <angle_ref_15> has a constant value of 0 in block <PmodAD1_to_LED>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <angle_ref_14> has a constant value of 0 in block <PmodAD1_to_LED>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <angle_ref_13> has a constant value of 0 in block <PmodAD1_to_LED>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <angle_ref_12> has a constant value of 0 in block <PmodAD1_to_LED>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set or reset and opposite initialization value:
    Count_SCLK_R_31 in unit <PmodAD1>


Optimizing unit <PmodAD1_to_LED> ...

Optimizing unit <PmodAD1> ...
INFO:Xst:2261 - The FF/Latch <count_clk100mhz_1k_0> in Unit <PmodAD1_to_LED> is equivalent to the following 2 FFs/Latches, which will be removed : <Subunit2/sawtooth_0> <Subunit1/Count_CLK100MHz_0> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block PmodAD1_to_LED, actual ratio is 4.
WARNING:Xst:1426 - The value init of the FF/Latch Subunit1/Count_SCLK_R_31_LD hinder the constant cleaning in the block PmodAD1_to_LED.
   You should achieve better results by setting this init to 0.
FlipFlop dir_in has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 202
 Flip-Flops                                            : 202

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : PmodAD1_to_LED.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 845
#      GND                         : 1
#      INV                         : 7
#      LUT1                        : 128
#      LUT2                        : 83
#      LUT3                        : 113
#      LUT4                        : 42
#      LUT5                        : 50
#      LUT6                        : 32
#      MUXCY                       : 216
#      VCC                         : 1
#      XORCY                       : 172
# FlipFlops/Latches                : 203
#      FD                          : 90
#      FDC                         : 45
#      FDCE                        : 12
#      FDE                         : 45
#      FDR                         : 10
#      LD                          : 1
# Clock Buffers                    : 3
#      BUFG                        : 3
# IO Buffers                       : 26
#      IBUF                        : 12
#      OBUF                        : 14
# DSPs                             : 2
#      DSP48A1                     : 2

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             202  out of  18224     1%  
 Number of Slice LUTs:                  455  out of   9112     4%  
    Number used as Logic:               455  out of   9112     4%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    501
   Number with an unused Flip Flop:     299  out of    501    59%  
   Number with an unused LUT:            46  out of    501     9%  
   Number of fully used LUT-FF pairs:   156  out of    501    31%  
   Number of unique control sets:         9

IO Utilization: 
 Number of IOs:                          26
 Number of bonded IOBs:                  26  out of    232    11%  
    IOB Flip Flops/Latches:               1

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  
 Number of DSP48A1s:                      2  out of     32     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------+-------------------------------------+-------+
Clock Signal                                                     | Clock buffer(FF name)               | Load  |
-----------------------------------------------------------------+-------------------------------------+-------+
CLK100MHZ                                                        | IBUF+BUFG                           | 112   |
clk1khz                                                          | BUFG                                | 32    |
Subunit1/SCLK_IN                                                 | BUFG                                | 58    |
Subunit1/CLK100MHz_RST_AND_3_o(Subunit1/CLK100MHz_RST_AND_3_o1:O)| NONE(*)(Subunit1/Count_SCLK_R_31_LD)| 1     |
-----------------------------------------------------------------+-------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.486ns (Maximum Frequency: 222.931MHz)
   Minimum input arrival time before clock: 10.612ns
   Maximum output required time after clock: 9.946ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK100MHZ'
  Clock period: 4.110ns (frequency: 243.291MHz)
  Total number of paths / destination ports: 6084 / 105
-------------------------------------------------------------------------
Delay:               4.110ns (Levels of Logic = 3)
  Source:            count_clk100mhz_1k_8 (FF)
  Destination:       count_clk100mhz_1k_31 (FF)
  Source Clock:      CLK100MHZ rising
  Destination Clock: CLK100MHZ rising

  Data Path: count_clk100mhz_1k_8 to count_clk100mhz_1k_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.961  count_clk100mhz_1k_8 (count_clk100mhz_1k_8)
     LUT5:I0->O            2   0.203   0.961  Mcount_count_clk100mhz_1k_val3212 (Mcount_count_clk100mhz_1k_val3212)
     LUT6:I1->O           17   0.203   1.028  Mcount_count_clk100mhz_1k_val3217 (Mcount_count_clk100mhz_1k_val321)
     LUT3:I2->O            1   0.205   0.000  count_clk100mhz_1k_31_glue_rst (count_clk100mhz_1k_31_glue_rst)
     FD:D                      0.102          count_clk100mhz_1k_31
    ----------------------------------------
    Total                      4.110ns (1.160ns logic, 2.950ns route)
                                       (28.2% logic, 71.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Subunit1/SCLK_IN'
  Clock period: 4.486ns (frequency: 222.931MHz)
  Total number of paths / destination ports: 3631 / 70
-------------------------------------------------------------------------
Delay:               4.486ns (Levels of Logic = 4)
  Source:            Subunit1/Count_SCLK_R_31_C_31 (FF)
  Destination:       Subunit1/DB_IN_11 (FF)
  Source Clock:      Subunit1/SCLK_IN rising
  Destination Clock: Subunit1/SCLK_IN rising

  Data Path: Subunit1/Count_SCLK_R_31_C_31 to Subunit1/DB_IN_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   0.755  Subunit1/Count_SCLK_R_31_C_31 (Subunit1/Count_SCLK_R_31_C_31)
     LUT3:I1->O            5   0.203   0.715  Subunit1/Count_SCLK_R_311 (Subunit1/Count_SCLK_R_31)
     LUT6:I5->O           13   0.205   0.933  Subunit1/GND_5_o_Count_SCLK_R[31]_equal_11_o<31>11 (Subunit1/GND_5_o_Count_SCLK_R[31]_equal_11_o<31>11)
     LUT6:I5->O            5   0.205   0.715  Subunit1/GND_5_o_Count_SCLK_R[31]_equal_11_o<31>21 (Subunit1/GND_5_o_Count_SCLK_R[31]_equal_11_o<31>2)
     LUT5:I4->O            1   0.205   0.000  Subunit1/mux112 (Subunit1/DB_IN[11]_SDATA_mux_23_OUT<10>)
     FDC:D                     0.102          Subunit1/DB_IN_10
    ----------------------------------------
    Total                      4.486ns (1.367ns logic, 3.119ns route)
                                       (30.5% logic, 69.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK100MHZ'
  Total number of paths / destination ports: 109 / 109
-------------------------------------------------------------------------
Offset:              4.888ns (Levels of Logic = 3)
  Source:            RST (PAD)
  Destination:       Subunit1/Count_CLK100MHz_30 (FF)
  Destination Clock: CLK100MHZ rising

  Data Path: RST to Subunit1/Count_CLK100MHz_30
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            91   1.222   1.817  RST_IBUF (RST_IBUF)
     INV:I->O              1   0.206   0.000  Subunit1/Mcount_Count_CLK100MHz_val321_lut_INV_0 (Subunit1/Mcount_Count_CLK100MHz_val321_lut)
     MUXCY:S->O            8   0.411   0.802  Subunit1/Mcount_Count_CLK100MHz_val321_cy (Subunit1/Mcount_Count_CLK100MHz_val)
     FDR:R                     0.430          Subunit1/Count_CLK100MHz_30
    ----------------------------------------
    Total                      4.888ns (2.269ns logic, 2.619ns route)
                                       (46.4% logic, 53.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk1khz'
  Total number of paths / destination ports: 5992 / 64
-------------------------------------------------------------------------
Offset:              10.612ns (Levels of Logic = 3)
  Source:            KP_INP<7> (PAD)
  Destination:       u_17 (FF)
  Destination Clock: clk1khz rising

  Data Path: KP_INP<7> to u_17
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  KP_INP_7_IBUF (KP_INP_7_IBUF)
     DSP48A1:B13->P47     18   4.394   1.049  Mmult_n0073 (Mmult_n0073_P47_to_Mmult_n00731)
     DSP48A1:C30->P14      1   2.687   0.579  Mmult_n00731 (n0073<31>)
     FDE:D                     0.102          u_31
    ----------------------------------------
    Total                     10.612ns (8.405ns logic, 2.207ns route)
                                       (79.2% logic, 20.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Subunit1/SCLK_IN'
  Total number of paths / destination ports: 126 / 69
-------------------------------------------------------------------------
Offset:              5.275ns (Levels of Logic = 2)
  Source:            RST (PAD)
  Destination:       Subunit1/CSB_IN (FF)
  Destination Clock: Subunit1/SCLK_IN rising

  Data Path: RST to Subunit1/CSB_IN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            91   1.222   1.818  RST_IBUF (RST_IBUF)
     LUT2:I1->O           58   0.205   1.600  Subunit1/CLK100MHz_RST_AND_3_o1 (Subunit1/CLK100MHz_RST_AND_3_o)
     FDC:CLR                   0.430          Subunit1/Count_SCLK_R_0
    ----------------------------------------
    Total                      5.275ns (1.857ns logic, 3.418ns route)
                                       (35.2% logic, 64.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk1khz'
  Total number of paths / destination ports: 2236 / 8
-------------------------------------------------------------------------
Offset:              9.946ns (Levels of Logic = 9)
  Source:            u_31 (FF)
  Destination:       LED<7> (PAD)
  Source Clock:      clk1khz rising

  Data Path: u_31 to LED<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             32   0.447   1.396  u_31 (u_31)
     LUT2:I0->O            1   0.203   0.000  Mxor_u[3]_u[31]_XOR_97_o_xo<0>1 (u[3]_u[31]_XOR_97_o)
     MUXCY:S->O            1   0.172   0.000  Madd_threshold_in_cy<3> (Madd_threshold_in_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Madd_threshold_in_cy<4> (Madd_threshold_in_cy<4>)
     XORCY:CI->O           3   0.180   1.015  Madd_threshold_in_xor<5> (threshold_in<5>)
     LUT6:I0->O            1   0.203   0.580  Madd_n0059_Madd_lut<0>_SW0 (N01)
     LUT6:I5->O            6   0.205   1.089  Madd_n0059_Madd_lut<0> (LED_0_OBUF)
     LUT6:I1->O            3   0.203   0.879  Madd_n0059_Madd_xor<5>111 (Madd_n0059_Madd_xor<5>11)
     LUT4:I1->O            1   0.205   0.579  Madd_n0059_Madd_xor<7>11 (LED_7_OBUF)
     OBUF:I->O                 2.571          LED_7_OBUF (LED<7>)
    ----------------------------------------
    Total                      9.946ns (4.408ns logic, 5.538ns route)
                                       (44.3% logic, 55.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Subunit1/SCLK_IN'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            Subunit1/CSB_IN (FF)
  Destination:       CSB_OUT (PAD)
  Source Clock:      Subunit1/SCLK_IN rising

  Data Path: Subunit1/CSB_IN to CSB_OUT
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  Subunit1/CSB_IN (Subunit1/CSB_IN)
     OBUF:I->O                 2.571          CSB_OUT_OBUF (CSB_OUT)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK100MHZ'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              4.382ns (Levels of Logic = 2)
  Source:            dir_in (FF)
  Destination:       DIR_L (PAD)
  Source Clock:      CLK100MHZ rising

  Data Path: dir_in to DIR_L
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  dir_in (dir_in)
     INV:I->O              1   0.206   0.579  DIR_L1_INV_0 (DIR_L_OBUF)
     OBUF:I->O                 2.571          DIR_L_OBUF (DIR_L)
    ----------------------------------------
    Total                      4.382ns (3.224ns logic, 1.158ns route)
                                       (73.6% logic, 26.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK100MHZ
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
CLK100MHZ       |    4.110|         |         |         |
Subunit1/SCLK_IN|    1.199|         |         |         |
clk1khz         |    4.531|         |         |         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock Subunit1/SCLK_IN
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
Subunit1/CLK100MHz_RST_AND_3_o|         |    4.663|         |         |
Subunit1/SCLK_IN              |    4.486|         |         |         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk1khz
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
CLK100MHZ       |   11.838|         |         |         |
Subunit1/SCLK_IN|   12.011|         |         |         |
----------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 26.00 secs
Total CPU time to Xst completion: 10.69 secs
 
--> 


Total memory usage is 395820 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   48 (   0 filtered)
Number of infos    :    2 (   0 filtered)

