$date
	Sun Oct 23 09:20:57 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#523646
b110 &
b110 %
1$
b110 !
1"
#523647
0"
#523650
b11 &
b11 %
#523654
b1010 &
b1010 %
#523658
b101 &
b101 %
#523662
b10000 &
b10000 %
#523666
b1000 &
b1000 %
#523670
b100 &
b100 %
#523674
b10 &
b10 %
#523678
b1 &
1#
b1 %
#523682
b0 &
b0 %
0#
0$
#1532707
b1101 !
1"
#1532710
b1101 &
b1101 %
1$
#1532711
0"
#1532714
b101000 &
b101000 %
#1532718
b10100 &
b10100 %
#1532722
b1010 &
b1010 %
#1532726
b101 &
b101 %
#1532730
b10000 &
b10000 %
#1532734
b1000 &
b1000 %
#1532738
b100 &
b100 %
#1532742
b10 &
b10 %
#1532746
b1 &
b1 %
1#
#1532750
b0 &
0#
b0 %
0$
#2538958
b11100 &
b11100 %
1$
b11100 !
1"
#2538959
0"
#2538962
b1110 &
b1110 %
#2538966
b111 &
b111 %
#2538970
b10110 &
b10110 %
#2538974
b1011 &
b1011 %
#2538978
b100010 &
b100010 %
#2538982
b10001 &
b10001 %
#2538986
b110100 &
b110100 %
#2538990
b11010 &
b11010 %
#2538994
b1101 &
b1101 %
#2538998
b101000 &
b101000 %
#2539002
b10100 &
b10100 %
#2539006
b1010 &
b1010 %
#2539010
b101 &
b101 %
#2539014
b10000 &
b10000 %
#2539018
b1000 &
b1000 %
#2539022
b100 &
b100 %
#2539026
b10 &
b10 %
#2539030
b1 &
1#
b1 %
#2539034
b0 &
b0 %
0#
0$
#4500012
