mvn r0, r1 
mvn r2, r0 
add r3, r2, r1, lsl #31 
orr r3, r3, r1 
