
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//ifconfig_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401af8 <.init>:
  401af8:	stp	x29, x30, [sp, #-16]!
  401afc:	mov	x29, sp
  401b00:	bl	402000 <ferror@plt+0x60>
  401b04:	ldp	x29, x30, [sp], #16
  401b08:	ret

Disassembly of section .plt:

0000000000401b10 <memcpy@plt-0x20>:
  401b10:	stp	x16, x30, [sp, #-16]!
  401b14:	adrp	x16, 429000 <argp_failure@@Base+0x18bc4>
  401b18:	ldr	x17, [x16, #4088]
  401b1c:	add	x16, x16, #0xff8
  401b20:	br	x17
  401b24:	nop
  401b28:	nop
  401b2c:	nop

0000000000401b30 <memcpy@plt>:
  401b30:	adrp	x16, 42a000 <memcpy@GLIBC_2.17>
  401b34:	ldr	x17, [x16]
  401b38:	add	x16, x16, #0x0
  401b3c:	br	x17

0000000000401b40 <memmove@plt>:
  401b40:	adrp	x16, 42a000 <memcpy@GLIBC_2.17>
  401b44:	ldr	x17, [x16, #8]
  401b48:	add	x16, x16, #0x8
  401b4c:	br	x17

0000000000401b50 <gai_strerror@plt>:
  401b50:	adrp	x16, 42a000 <memcpy@GLIBC_2.17>
  401b54:	ldr	x17, [x16, #16]
  401b58:	add	x16, x16, #0x10
  401b5c:	br	x17

0000000000401b60 <freeaddrinfo@plt>:
  401b60:	adrp	x16, 42a000 <memcpy@GLIBC_2.17>
  401b64:	ldr	x17, [x16, #24]
  401b68:	add	x16, x16, #0x18
  401b6c:	br	x17

0000000000401b70 <fwrite_unlocked@plt>:
  401b70:	adrp	x16, 42a000 <memcpy@GLIBC_2.17>
  401b74:	ldr	x17, [x16, #32]
  401b78:	add	x16, x16, #0x20
  401b7c:	br	x17

0000000000401b80 <strtoul@plt>:
  401b80:	adrp	x16, 42a000 <memcpy@GLIBC_2.17>
  401b84:	ldr	x17, [x16, #40]
  401b88:	add	x16, x16, #0x28
  401b8c:	br	x17

0000000000401b90 <strlen@plt>:
  401b90:	adrp	x16, 42a000 <memcpy@GLIBC_2.17>
  401b94:	ldr	x17, [x16, #48]
  401b98:	add	x16, x16, #0x30
  401b9c:	br	x17

0000000000401ba0 <fputs@plt>:
  401ba0:	adrp	x16, 42a000 <memcpy@GLIBC_2.17>
  401ba4:	ldr	x17, [x16, #56]
  401ba8:	add	x16, x16, #0x38
  401bac:	br	x17

0000000000401bb0 <exit@plt>:
  401bb0:	adrp	x16, 42a000 <memcpy@GLIBC_2.17>
  401bb4:	ldr	x17, [x16, #64]
  401bb8:	add	x16, x16, #0x40
  401bbc:	br	x17

0000000000401bc0 <error@plt>:
  401bc0:	adrp	x16, 42a000 <memcpy@GLIBC_2.17>
  401bc4:	ldr	x17, [x16, #72]
  401bc8:	add	x16, x16, #0x48
  401bcc:	br	x17

0000000000401bd0 <flockfile@plt>:
  401bd0:	adrp	x16, 42a000 <memcpy@GLIBC_2.17>
  401bd4:	ldr	x17, [x16, #80]
  401bd8:	add	x16, x16, #0x50
  401bdc:	br	x17

0000000000401be0 <getnameinfo@plt>:
  401be0:	adrp	x16, 42a000 <memcpy@GLIBC_2.17>
  401be4:	ldr	x17, [x16, #88]
  401be8:	add	x16, x16, #0x58
  401bec:	br	x17

0000000000401bf0 <putc@plt>:
  401bf0:	adrp	x16, 42a000 <memcpy@GLIBC_2.17>
  401bf4:	ldr	x17, [x16, #96]
  401bf8:	add	x16, x16, #0x60
  401bfc:	br	x17

0000000000401c00 <fputc@plt>:
  401c00:	adrp	x16, 42a000 <memcpy@GLIBC_2.17>
  401c04:	ldr	x17, [x16, #104]
  401c08:	add	x16, x16, #0x68
  401c0c:	br	x17

0000000000401c10 <qsort@plt>:
  401c10:	adrp	x16, 42a000 <memcpy@GLIBC_2.17>
  401c14:	ldr	x17, [x16, #112]
  401c18:	add	x16, x16, #0x70
  401c1c:	br	x17

0000000000401c20 <inet_ntoa@plt>:
  401c20:	adrp	x16, 42a000 <memcpy@GLIBC_2.17>
  401c24:	ldr	x17, [x16, #120]
  401c28:	add	x16, x16, #0x78
  401c2c:	br	x17

0000000000401c30 <fileno@plt>:
  401c30:	adrp	x16, 42a000 <memcpy@GLIBC_2.17>
  401c34:	ldr	x17, [x16, #128]
  401c38:	add	x16, x16, #0x80
  401c3c:	br	x17

0000000000401c40 <putc_unlocked@plt>:
  401c40:	adrp	x16, 42a000 <memcpy@GLIBC_2.17>
  401c44:	ldr	x17, [x16, #136]
  401c48:	add	x16, x16, #0x88
  401c4c:	br	x17

0000000000401c50 <fclose@plt>:
  401c50:	adrp	x16, 42a000 <memcpy@GLIBC_2.17>
  401c54:	ldr	x17, [x16, #144]
  401c58:	add	x16, x16, #0x90
  401c5c:	br	x17

0000000000401c60 <atoi@plt>:
  401c60:	adrp	x16, 42a000 <memcpy@GLIBC_2.17>
  401c64:	ldr	x17, [x16, #152]
  401c68:	add	x16, x16, #0x98
  401c6c:	br	x17

0000000000401c70 <fopen@plt>:
  401c70:	adrp	x16, 42a000 <memcpy@GLIBC_2.17>
  401c74:	ldr	x17, [x16, #160]
  401c78:	add	x16, x16, #0xa0
  401c7c:	br	x17

0000000000401c80 <malloc@plt>:
  401c80:	adrp	x16, 42a000 <memcpy@GLIBC_2.17>
  401c84:	ldr	x17, [x16, #168]
  401c88:	add	x16, x16, #0xa8
  401c8c:	br	x17

0000000000401c90 <funlockfile@plt>:
  401c90:	adrp	x16, 42a000 <memcpy@GLIBC_2.17>
  401c94:	ldr	x17, [x16, #176]
  401c98:	add	x16, x16, #0xb0
  401c9c:	br	x17

0000000000401ca0 <strncmp@plt>:
  401ca0:	adrp	x16, 42a000 <memcpy@GLIBC_2.17>
  401ca4:	ldr	x17, [x16, #184]
  401ca8:	add	x16, x16, #0xb8
  401cac:	br	x17

0000000000401cb0 <__libc_start_main@plt>:
  401cb0:	adrp	x16, 42a000 <memcpy@GLIBC_2.17>
  401cb4:	ldr	x17, [x16, #192]
  401cb8:	add	x16, x16, #0xc0
  401cbc:	br	x17

0000000000401cc0 <memset@plt>:
  401cc0:	adrp	x16, 42a000 <memcpy@GLIBC_2.17>
  401cc4:	ldr	x17, [x16, #200]
  401cc8:	add	x16, x16, #0xc8
  401ccc:	br	x17

0000000000401cd0 <sleep@plt>:
  401cd0:	adrp	x16, 42a000 <memcpy@GLIBC_2.17>
  401cd4:	ldr	x17, [x16, #208]
  401cd8:	add	x16, x16, #0xd0
  401cdc:	br	x17

0000000000401ce0 <strerror_r@plt>:
  401ce0:	adrp	x16, 42a000 <memcpy@GLIBC_2.17>
  401ce4:	ldr	x17, [x16, #216]
  401ce8:	add	x16, x16, #0xd8
  401cec:	br	x17

0000000000401cf0 <calloc@plt>:
  401cf0:	adrp	x16, 42a000 <memcpy@GLIBC_2.17>
  401cf4:	ldr	x17, [x16, #224]
  401cf8:	add	x16, x16, #0xe0
  401cfc:	br	x17

0000000000401d00 <strcasecmp@plt>:
  401d00:	adrp	x16, 42a000 <memcpy@GLIBC_2.17>
  401d04:	ldr	x17, [x16, #232]
  401d08:	add	x16, x16, #0xe8
  401d0c:	br	x17

0000000000401d10 <realloc@plt>:
  401d10:	adrp	x16, 42a000 <memcpy@GLIBC_2.17>
  401d14:	ldr	x17, [x16, #240]
  401d18:	add	x16, x16, #0xf0
  401d1c:	br	x17

0000000000401d20 <strdup@plt>:
  401d20:	adrp	x16, 42a000 <memcpy@GLIBC_2.17>
  401d24:	ldr	x17, [x16, #248]
  401d28:	add	x16, x16, #0xf8
  401d2c:	br	x17

0000000000401d30 <strerror@plt>:
  401d30:	adrp	x16, 42a000 <memcpy@GLIBC_2.17>
  401d34:	ldr	x17, [x16, #256]
  401d38:	add	x16, x16, #0x100
  401d3c:	br	x17

0000000000401d40 <close@plt>:
  401d40:	adrp	x16, 42a000 <memcpy@GLIBC_2.17>
  401d44:	ldr	x17, [x16, #264]
  401d48:	add	x16, x16, #0x108
  401d4c:	br	x17

0000000000401d50 <strrchr@plt>:
  401d50:	adrp	x16, 42a000 <memcpy@GLIBC_2.17>
  401d54:	ldr	x17, [x16, #272]
  401d58:	add	x16, x16, #0x110
  401d5c:	br	x17

0000000000401d60 <__gmon_start__@plt>:
  401d60:	adrp	x16, 42a000 <memcpy@GLIBC_2.17>
  401d64:	ldr	x17, [x16, #280]
  401d68:	add	x16, x16, #0x118
  401d6c:	br	x17

0000000000401d70 <abort@plt>:
  401d70:	adrp	x16, 42a000 <memcpy@GLIBC_2.17>
  401d74:	ldr	x17, [x16, #288]
  401d78:	add	x16, x16, #0x120
  401d7c:	br	x17

0000000000401d80 <strcmp@plt>:
  401d80:	adrp	x16, 42a000 <memcpy@GLIBC_2.17>
  401d84:	ldr	x17, [x16, #296]
  401d88:	add	x16, x16, #0x128
  401d8c:	br	x17

0000000000401d90 <__ctype_b_loc@plt>:
  401d90:	adrp	x16, 42a000 <memcpy@GLIBC_2.17>
  401d94:	ldr	x17, [x16, #304]
  401d98:	add	x16, x16, #0x130
  401d9c:	br	x17

0000000000401da0 <strtol@plt>:
  401da0:	adrp	x16, 42a000 <memcpy@GLIBC_2.17>
  401da4:	ldr	x17, [x16, #312]
  401da8:	add	x16, x16, #0x138
  401dac:	br	x17

0000000000401db0 <fread@plt>:
  401db0:	adrp	x16, 42a000 <memcpy@GLIBC_2.17>
  401db4:	ldr	x17, [x16, #320]
  401db8:	add	x16, x16, #0x140
  401dbc:	br	x17

0000000000401dc0 <getline@plt>:
  401dc0:	adrp	x16, 42a000 <memcpy@GLIBC_2.17>
  401dc4:	ldr	x17, [x16, #328]
  401dc8:	add	x16, x16, #0x148
  401dcc:	br	x17

0000000000401dd0 <free@plt>:
  401dd0:	adrp	x16, 42a000 <memcpy@GLIBC_2.17>
  401dd4:	ldr	x17, [x16, #336]
  401dd8:	add	x16, x16, #0x150
  401ddc:	br	x17

0000000000401de0 <mempcpy@plt>:
  401de0:	adrp	x16, 42a000 <memcpy@GLIBC_2.17>
  401de4:	ldr	x17, [x16, #344]
  401de8:	add	x16, x16, #0x158
  401dec:	br	x17

0000000000401df0 <strncasecmp@plt>:
  401df0:	adrp	x16, 42a000 <memcpy@GLIBC_2.17>
  401df4:	ldr	x17, [x16, #352]
  401df8:	add	x16, x16, #0x160
  401dfc:	br	x17

0000000000401e00 <strndup@plt>:
  401e00:	adrp	x16, 42a000 <memcpy@GLIBC_2.17>
  401e04:	ldr	x17, [x16, #360]
  401e08:	add	x16, x16, #0x168
  401e0c:	br	x17

0000000000401e10 <strchr@plt>:
  401e10:	adrp	x16, 42a000 <memcpy@GLIBC_2.17>
  401e14:	ldr	x17, [x16, #368]
  401e18:	add	x16, x16, #0x170
  401e1c:	br	x17

0000000000401e20 <fwrite@plt>:
  401e20:	adrp	x16, 42a000 <memcpy@GLIBC_2.17>
  401e24:	ldr	x17, [x16, #376]
  401e28:	add	x16, x16, #0x178
  401e2c:	br	x17

0000000000401e30 <socket@plt>:
  401e30:	adrp	x16, 42a000 <memcpy@GLIBC_2.17>
  401e34:	ldr	x17, [x16, #384]
  401e38:	add	x16, x16, #0x180
  401e3c:	br	x17

0000000000401e40 <ftello@plt>:
  401e40:	adrp	x16, 42a000 <memcpy@GLIBC_2.17>
  401e44:	ldr	x17, [x16, #392]
  401e48:	add	x16, x16, #0x188
  401e4c:	br	x17

0000000000401e50 <strcpy@plt>:
  401e50:	adrp	x16, 42a000 <memcpy@GLIBC_2.17>
  401e54:	ldr	x17, [x16, #400]
  401e58:	add	x16, x16, #0x190
  401e5c:	br	x17

0000000000401e60 <getaddrinfo@plt>:
  401e60:	adrp	x16, 42a000 <memcpy@GLIBC_2.17>
  401e64:	ldr	x17, [x16, #408]
  401e68:	add	x16, x16, #0x198
  401e6c:	br	x17

0000000000401e70 <memchr@plt>:
  401e70:	adrp	x16, 42a000 <memcpy@GLIBC_2.17>
  401e74:	ldr	x17, [x16, #416]
  401e78:	add	x16, x16, #0x1a0
  401e7c:	br	x17

0000000000401e80 <inet_aton@plt>:
  401e80:	adrp	x16, 42a000 <memcpy@GLIBC_2.17>
  401e84:	ldr	x17, [x16, #424]
  401e88:	add	x16, x16, #0x1a8
  401e8c:	br	x17

0000000000401e90 <__fxstat@plt>:
  401e90:	adrp	x16, 42a000 <memcpy@GLIBC_2.17>
  401e94:	ldr	x17, [x16, #432]
  401e98:	add	x16, x16, #0x1b0
  401e9c:	br	x17

0000000000401ea0 <if_nametoindex@plt>:
  401ea0:	adrp	x16, 42a000 <memcpy@GLIBC_2.17>
  401ea4:	ldr	x17, [x16, #440]
  401ea8:	add	x16, x16, #0x1b8
  401eac:	br	x17

0000000000401eb0 <strchrnul@plt>:
  401eb0:	adrp	x16, 42a000 <memcpy@GLIBC_2.17>
  401eb4:	ldr	x17, [x16, #448]
  401eb8:	add	x16, x16, #0x1c0
  401ebc:	br	x17

0000000000401ec0 <strstr@plt>:
  401ec0:	adrp	x16, 42a000 <memcpy@GLIBC_2.17>
  401ec4:	ldr	x17, [x16, #456]
  401ec8:	add	x16, x16, #0x1c8
  401ecc:	br	x17

0000000000401ed0 <__isoc99_sscanf@plt>:
  401ed0:	adrp	x16, 42a000 <memcpy@GLIBC_2.17>
  401ed4:	ldr	x17, [x16, #464]
  401ed8:	add	x16, x16, #0x1d0
  401edc:	br	x17

0000000000401ee0 <vsnprintf@plt>:
  401ee0:	adrp	x16, 42a000 <memcpy@GLIBC_2.17>
  401ee4:	ldr	x17, [x16, #472]
  401ee8:	add	x16, x16, #0x1d8
  401eec:	br	x17

0000000000401ef0 <fputs_unlocked@plt>:
  401ef0:	adrp	x16, 42a000 <memcpy@GLIBC_2.17>
  401ef4:	ldr	x17, [x16, #480]
  401ef8:	add	x16, x16, #0x1e0
  401efc:	br	x17

0000000000401f00 <strncpy@plt>:
  401f00:	adrp	x16, 42a000 <memcpy@GLIBC_2.17>
  401f04:	ldr	x17, [x16, #488]
  401f08:	add	x16, x16, #0x1e8
  401f0c:	br	x17

0000000000401f10 <vfprintf@plt>:
  401f10:	adrp	x16, 42a000 <memcpy@GLIBC_2.17>
  401f14:	ldr	x17, [x16, #496]
  401f18:	add	x16, x16, #0x1f0
  401f1c:	br	x17

0000000000401f20 <printf@plt>:
  401f20:	adrp	x16, 42a000 <memcpy@GLIBC_2.17>
  401f24:	ldr	x17, [x16, #504]
  401f28:	add	x16, x16, #0x1f8
  401f2c:	br	x17

0000000000401f30 <__assert_fail@plt>:
  401f30:	adrp	x16, 42a000 <memcpy@GLIBC_2.17>
  401f34:	ldr	x17, [x16, #512]
  401f38:	add	x16, x16, #0x200
  401f3c:	br	x17

0000000000401f40 <__errno_location@plt>:
  401f40:	adrp	x16, 42a000 <memcpy@GLIBC_2.17>
  401f44:	ldr	x17, [x16, #520]
  401f48:	add	x16, x16, #0x208
  401f4c:	br	x17

0000000000401f50 <tolower@plt>:
  401f50:	adrp	x16, 42a000 <memcpy@GLIBC_2.17>
  401f54:	ldr	x17, [x16, #528]
  401f58:	add	x16, x16, #0x210
  401f5c:	br	x17

0000000000401f60 <getenv@plt>:
  401f60:	adrp	x16, 42a000 <memcpy@GLIBC_2.17>
  401f64:	ldr	x17, [x16, #536]
  401f68:	add	x16, x16, #0x218
  401f6c:	br	x17

0000000000401f70 <putchar@plt>:
  401f70:	adrp	x16, 42a000 <memcpy@GLIBC_2.17>
  401f74:	ldr	x17, [x16, #544]
  401f78:	add	x16, x16, #0x220
  401f7c:	br	x17

0000000000401f80 <fprintf@plt>:
  401f80:	adrp	x16, 42a000 <memcpy@GLIBC_2.17>
  401f84:	ldr	x17, [x16, #552]
  401f88:	add	x16, x16, #0x228
  401f8c:	br	x17

0000000000401f90 <ioctl@plt>:
  401f90:	adrp	x16, 42a000 <memcpy@GLIBC_2.17>
  401f94:	ldr	x17, [x16, #560]
  401f98:	add	x16, x16, #0x230
  401f9c:	br	x17

0000000000401fa0 <ferror@plt>:
  401fa0:	adrp	x16, 42a000 <memcpy@GLIBC_2.17>
  401fa4:	ldr	x17, [x16, #568]
  401fa8:	add	x16, x16, #0x238
  401fac:	br	x17

Disassembly of section .text:

0000000000401fb0 <argp_parse@@Base-0x8f78>:
  401fb0:	mov	x29, #0x0                   	// #0
  401fb4:	mov	x30, #0x0                   	// #0
  401fb8:	mov	x5, x0
  401fbc:	ldr	x1, [sp]
  401fc0:	add	x2, sp, #0x8
  401fc4:	mov	x6, sp
  401fc8:	movz	x0, #0x0, lsl #48
  401fcc:	movk	x0, #0x0, lsl #32
  401fd0:	movk	x0, #0x40, lsl #16
  401fd4:	movk	x0, #0x2178
  401fd8:	movz	x3, #0x0, lsl #48
  401fdc:	movk	x3, #0x0, lsl #32
  401fe0:	movk	x3, #0x41, lsl #16
  401fe4:	movk	x3, #0x2f78
  401fe8:	movz	x4, #0x0, lsl #48
  401fec:	movk	x4, #0x0, lsl #32
  401ff0:	movk	x4, #0x41, lsl #16
  401ff4:	movk	x4, #0x2ff8
  401ff8:	bl	401cb0 <__libc_start_main@plt>
  401ffc:	bl	401d70 <abort@plt>
  402000:	adrp	x0, 429000 <argp_failure@@Base+0x18bc4>
  402004:	ldr	x0, [x0, #4064]
  402008:	cbz	x0, 402010 <ferror@plt+0x70>
  40200c:	b	401d60 <__gmon_start__@plt>
  402010:	ret
  402014:	stp	x29, x30, [sp, #-32]!
  402018:	mov	x29, sp
  40201c:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  402020:	add	x0, x0, #0x500
  402024:	str	x0, [sp, #24]
  402028:	ldr	x0, [sp, #24]
  40202c:	str	x0, [sp, #24]
  402030:	ldr	x1, [sp, #24]
  402034:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  402038:	add	x0, x0, #0x500
  40203c:	cmp	x1, x0
  402040:	b.eq	40207c <ferror@plt+0xdc>  // b.none
  402044:	adrp	x0, 413000 <argp_failure@@Base+0x2bc4>
  402048:	add	x0, x0, #0x28
  40204c:	ldr	x0, [x0]
  402050:	str	x0, [sp, #16]
  402054:	ldr	x0, [sp, #16]
  402058:	str	x0, [sp, #16]
  40205c:	ldr	x0, [sp, #16]
  402060:	cmp	x0, #0x0
  402064:	b.eq	402080 <ferror@plt+0xe0>  // b.none
  402068:	ldr	x1, [sp, #16]
  40206c:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  402070:	add	x0, x0, #0x500
  402074:	blr	x1
  402078:	b	402080 <ferror@plt+0xe0>
  40207c:	nop
  402080:	ldp	x29, x30, [sp], #32
  402084:	ret
  402088:	stp	x29, x30, [sp, #-48]!
  40208c:	mov	x29, sp
  402090:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  402094:	add	x0, x0, #0x500
  402098:	str	x0, [sp, #40]
  40209c:	ldr	x0, [sp, #40]
  4020a0:	str	x0, [sp, #40]
  4020a4:	ldr	x1, [sp, #40]
  4020a8:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  4020ac:	add	x0, x0, #0x500
  4020b0:	sub	x0, x1, x0
  4020b4:	asr	x0, x0, #3
  4020b8:	lsr	x1, x0, #63
  4020bc:	add	x0, x1, x0
  4020c0:	asr	x0, x0, #1
  4020c4:	str	x0, [sp, #32]
  4020c8:	ldr	x0, [sp, #32]
  4020cc:	cmp	x0, #0x0
  4020d0:	b.eq	402110 <ferror@plt+0x170>  // b.none
  4020d4:	adrp	x0, 413000 <argp_failure@@Base+0x2bc4>
  4020d8:	add	x0, x0, #0x30
  4020dc:	ldr	x0, [x0]
  4020e0:	str	x0, [sp, #24]
  4020e4:	ldr	x0, [sp, #24]
  4020e8:	str	x0, [sp, #24]
  4020ec:	ldr	x0, [sp, #24]
  4020f0:	cmp	x0, #0x0
  4020f4:	b.eq	402114 <ferror@plt+0x174>  // b.none
  4020f8:	ldr	x2, [sp, #24]
  4020fc:	ldr	x1, [sp, #32]
  402100:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  402104:	add	x0, x0, #0x500
  402108:	blr	x2
  40210c:	b	402114 <ferror@plt+0x174>
  402110:	nop
  402114:	ldp	x29, x30, [sp], #48
  402118:	ret
  40211c:	stp	x29, x30, [sp, #-16]!
  402120:	mov	x29, sp
  402124:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  402128:	add	x0, x0, #0x520
  40212c:	ldrb	w0, [x0]
  402130:	and	x0, x0, #0xff
  402134:	cmp	x0, #0x0
  402138:	b.ne	402154 <ferror@plt+0x1b4>  // b.any
  40213c:	bl	402014 <ferror@plt+0x74>
  402140:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  402144:	add	x0, x0, #0x520
  402148:	mov	w1, #0x1                   	// #1
  40214c:	strb	w1, [x0]
  402150:	b	402158 <ferror@plt+0x1b8>
  402154:	nop
  402158:	ldp	x29, x30, [sp], #16
  40215c:	ret
  402160:	stp	x29, x30, [sp, #-16]!
  402164:	mov	x29, sp
  402168:	bl	402088 <ferror@plt+0xe8>
  40216c:	nop
  402170:	ldp	x29, x30, [sp], #16
  402174:	ret
  402178:	stp	x29, x30, [sp, #-64]!
  40217c:	mov	x29, sp
  402180:	str	w0, [sp, #28]
  402184:	str	x1, [sp, #16]
  402188:	str	wzr, [sp, #60]
  40218c:	ldr	x0, [sp, #16]
  402190:	ldr	x0, [x0]
  402194:	bl	40b450 <argp_usage@@Base+0x2ac>
  402198:	ldr	x1, [sp, #16]
  40219c:	ldr	w0, [sp, #28]
  4021a0:	bl	404704 <ferror@plt+0x2764>
  4021a4:	mov	w2, #0x0                   	// #0
  4021a8:	mov	w1, #0x1                   	// #1
  4021ac:	mov	w0, #0x2                   	// #2
  4021b0:	bl	401e30 <socket@plt>
  4021b4:	str	w0, [sp, #44]
  4021b8:	ldr	w0, [sp, #44]
  4021bc:	cmp	w0, #0x0
  4021c0:	b.ge	4021e4 <ferror@plt+0x244>  // b.tcont
  4021c4:	bl	401f40 <__errno_location@plt>
  4021c8:	ldr	w1, [x0]
  4021cc:	adrp	x0, 413000 <argp_failure@@Base+0x2bc4>
  4021d0:	add	x2, x0, #0x38
  4021d4:	mov	w0, #0x0                   	// #0
  4021d8:	bl	401bc0 <error@plt>
  4021dc:	mov	w0, #0x1                   	// #1
  4021e0:	bl	401bb0 <exit@plt>
  4021e4:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  4021e8:	add	x0, x0, #0x680
  4021ec:	ldr	x0, [x0]
  4021f0:	str	x0, [sp, #48]
  4021f4:	b	402288 <ferror@plt+0x2e8>
  4021f8:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  4021fc:	add	x0, x0, #0x6ac
  402200:	ldr	w0, [x0]
  402204:	cmp	w0, #0x0
  402208:	b.eq	402258 <ferror@plt+0x2b8>  // b.none
  40220c:	ldr	x0, [sp, #48]
  402210:	ldr	x0, [x0]
  402214:	bl	401ea0 <if_nametoindex@plt>
  402218:	cmp	w0, #0x0
  40221c:	b.eq	402278 <ferror@plt+0x2d8>  // b.none
  402220:	ldr	w0, [sp, #60]
  402224:	add	w1, w0, #0x1
  402228:	str	w1, [sp, #60]
  40222c:	cmp	w0, #0x0
  402230:	b.eq	40223c <ferror@plt+0x29c>  // b.none
  402234:	mov	w0, #0x20                  	// #32
  402238:	bl	401f70 <putchar@plt>
  40223c:	ldr	x0, [sp, #48]
  402240:	ldr	x0, [x0]
  402244:	mov	x1, x0
  402248:	adrp	x0, 413000 <argp_failure@@Base+0x2bc4>
  40224c:	add	x0, x0, #0x48
  402250:	bl	401f20 <printf@plt>
  402254:	b	40227c <ferror@plt+0x2dc>
  402258:	ldr	x1, [sp, #48]
  40225c:	ldr	w0, [sp, #44]
  402260:	bl	40330c <ferror@plt+0x136c>
  402264:	str	w0, [sp, #60]
  402268:	ldr	w0, [sp, #60]
  40226c:	cmp	w0, #0x0
  402270:	b.ne	4022d0 <ferror@plt+0x330>  // b.any
  402274:	b	40227c <ferror@plt+0x2dc>
  402278:	nop
  40227c:	ldr	x0, [sp, #48]
  402280:	add	x0, x0, #0x58
  402284:	str	x0, [sp, #48]
  402288:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  40228c:	add	x0, x0, #0x680
  402290:	ldr	x2, [x0]
  402294:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  402298:	add	x0, x0, #0x690
  40229c:	ldr	w0, [x0]
  4022a0:	sxtw	x1, w0
  4022a4:	mov	x0, x1
  4022a8:	lsl	x0, x0, #1
  4022ac:	add	x0, x0, x1
  4022b0:	lsl	x0, x0, #2
  4022b4:	sub	x0, x0, x1
  4022b8:	lsl	x0, x0, #3
  4022bc:	add	x0, x2, x0
  4022c0:	ldr	x1, [sp, #48]
  4022c4:	cmp	x1, x0
  4022c8:	b.cc	4021f8 <ferror@plt+0x258>  // b.lo, b.ul, b.last
  4022cc:	b	4022d4 <ferror@plt+0x334>
  4022d0:	nop
  4022d4:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  4022d8:	add	x0, x0, #0x6ac
  4022dc:	ldr	w0, [x0]
  4022e0:	cmp	w0, #0x0
  4022e4:	b.eq	4022fc <ferror@plt+0x35c>  // b.none
  4022e8:	ldr	w0, [sp, #60]
  4022ec:	cmp	w0, #0x0
  4022f0:	b.eq	4022fc <ferror@plt+0x35c>  // b.none
  4022f4:	mov	w0, #0xa                   	// #10
  4022f8:	bl	401f70 <putchar@plt>
  4022fc:	ldr	w0, [sp, #44]
  402300:	bl	401d40 <close@plt>
  402304:	ldr	w0, [sp, #60]
  402308:	ldp	x29, x30, [sp], #64
  40230c:	ret
  402310:	stp	x29, x30, [sp, #-32]!
  402314:	mov	x29, sp
  402318:	str	x0, [sp, #24]
  40231c:	str	x1, [sp, #16]
  402320:	ldr	x0, [sp, #24]
  402324:	ldr	x2, [x0]
  402328:	ldr	x0, [sp, #16]
  40232c:	ldr	x0, [x0]
  402330:	mov	x1, x0
  402334:	mov	x0, x2
  402338:	bl	401d80 <strcmp@plt>
  40233c:	ldp	x29, x30, [sp], #32
  402340:	ret
  402344:	stp	x29, x30, [sp, #-112]!
  402348:	mov	x29, sp
  40234c:	stp	x19, x20, [sp, #16]
  402350:	str	x0, [sp, #40]
  402354:	str	xzr, [sp, #104]
  402358:	adrp	x0, 42a000 <argp_failure@@Base+0x19bc4>
  40235c:	add	x0, x0, #0x250
  402360:	str	x0, [sp, #96]
  402364:	str	xzr, [sp, #104]
  402368:	str	xzr, [sp, #80]
  40236c:	b	4023b8 <ferror@plt+0x418>
  402370:	ldr	x0, [sp, #96]
  402374:	ldr	w0, [x0, #12]
  402378:	cmp	w0, #0x0
  40237c:	b.ne	4023ac <ferror@plt+0x40c>  // b.any
  402380:	ldr	x0, [sp, #80]
  402384:	add	x0, x0, #0x1
  402388:	str	x0, [sp, #80]
  40238c:	ldr	x0, [sp, #96]
  402390:	ldr	x0, [x0]
  402394:	bl	401b90 <strlen@plt>
  402398:	mov	x1, x0
  40239c:	ldr	x0, [sp, #104]
  4023a0:	add	x0, x1, x0
  4023a4:	add	x0, x0, #0x1
  4023a8:	str	x0, [sp, #104]
  4023ac:	ldr	x0, [sp, #96]
  4023b0:	add	x0, x0, #0x10
  4023b4:	str	x0, [sp, #96]
  4023b8:	ldr	x0, [sp, #96]
  4023bc:	ldr	x0, [x0]
  4023c0:	cmp	x0, #0x0
  4023c4:	b.ne	402370 <ferror@plt+0x3d0>  // b.any
  4023c8:	mov	x0, #0x14                  	// #20
  4023cc:	str	x0, [sp, #80]
  4023d0:	ldr	x0, [sp, #80]
  4023d4:	lsl	x1, x0, #3
  4023d8:	ldr	x0, [sp, #104]
  4023dc:	add	x0, x1, x0
  4023e0:	bl	40c220 <argp_usage@@Base+0x107c>
  4023e4:	str	x0, [sp, #56]
  4023e8:	ldr	x0, [sp, #80]
  4023ec:	lsl	x0, x0, #3
  4023f0:	ldr	x1, [sp, #56]
  4023f4:	add	x0, x1, x0
  4023f8:	str	x0, [sp, #72]
  4023fc:	adrp	x0, 42a000 <argp_failure@@Base+0x19bc4>
  402400:	add	x0, x0, #0x250
  402404:	str	x0, [sp, #96]
  402408:	str	xzr, [sp, #88]
  40240c:	b	4024f4 <ferror@plt+0x554>
  402410:	ldr	x0, [sp, #96]
  402414:	ldr	w0, [x0, #12]
  402418:	cmp	w0, #0x0
  40241c:	b.ne	4024e8 <ferror@plt+0x548>  // b.any
  402420:	ldr	x0, [sp, #96]
  402424:	ldr	w1, [x0, #8]
  402428:	mov	w0, #0x48                  	// #72
  40242c:	and	w0, w1, w0
  402430:	cmp	w0, #0x0
  402434:	b.ne	4024e4 <ferror@plt+0x544>  // b.any
  402438:	ldr	x0, [sp, #88]
  40243c:	add	x1, x0, #0x1
  402440:	str	x1, [sp, #88]
  402444:	lsl	x0, x0, #3
  402448:	ldr	x1, [sp, #56]
  40244c:	add	x0, x1, x0
  402450:	ldr	x1, [sp, #72]
  402454:	str	x1, [x0]
  402458:	ldr	x0, [sp, #96]
  40245c:	ldr	x0, [x0]
  402460:	str	x0, [sp, #64]
  402464:	mov	x2, #0x2                   	// #2
  402468:	adrp	x0, 413000 <argp_failure@@Base+0x2bc4>
  40246c:	add	x1, x0, #0x120
  402470:	ldr	x0, [sp, #64]
  402474:	bl	401ca0 <strncmp@plt>
  402478:	cmp	w0, #0x0
  40247c:	b.ne	4024c0 <ferror@plt+0x520>  // b.any
  402480:	ldr	x0, [sp, #64]
  402484:	add	x0, x0, #0x2
  402488:	str	x0, [sp, #64]
  40248c:	b	4024c0 <ferror@plt+0x520>
  402490:	ldr	x0, [sp, #64]
  402494:	ldrb	w0, [x0]
  402498:	bl	401f50 <tolower@plt>
  40249c:	mov	w2, w0
  4024a0:	ldr	x0, [sp, #72]
  4024a4:	add	x1, x0, #0x1
  4024a8:	str	x1, [sp, #72]
  4024ac:	and	w1, w2, #0xff
  4024b0:	strb	w1, [x0]
  4024b4:	ldr	x0, [sp, #64]
  4024b8:	add	x0, x0, #0x1
  4024bc:	str	x0, [sp, #64]
  4024c0:	ldr	x0, [sp, #64]
  4024c4:	ldrb	w0, [x0]
  4024c8:	cmp	w0, #0x0
  4024cc:	b.ne	402490 <ferror@plt+0x4f0>  // b.any
  4024d0:	ldr	x0, [sp, #72]
  4024d4:	add	x1, x0, #0x1
  4024d8:	str	x1, [sp, #72]
  4024dc:	strb	wzr, [x0]
  4024e0:	b	4024e8 <ferror@plt+0x548>
  4024e4:	nop
  4024e8:	ldr	x0, [sp, #96]
  4024ec:	add	x0, x0, #0x10
  4024f0:	str	x0, [sp, #96]
  4024f4:	ldr	x0, [sp, #96]
  4024f8:	ldr	x0, [x0]
  4024fc:	cmp	x0, #0x0
  402500:	b.ne	402410 <ferror@plt+0x470>  // b.any
  402504:	ldr	x0, [sp, #88]
  402508:	str	x0, [sp, #80]
  40250c:	adrp	x0, 402000 <ferror@plt+0x60>
  402510:	add	x3, x0, #0x310
  402514:	mov	x2, #0x8                   	// #8
  402518:	ldr	x1, [sp, #80]
  40251c:	ldr	x0, [sp, #56]
  402520:	bl	401c10 <qsort@plt>
  402524:	ldr	x0, [sp, #80]
  402528:	lsl	x0, x0, #1
  40252c:	ldr	x1, [sp, #104]
  402530:	add	x0, x1, x0
  402534:	str	x0, [sp, #104]
  402538:	ldr	x0, [sp, #40]
  40253c:	cmp	x0, #0x0
  402540:	b.eq	40255c <ferror@plt+0x5bc>  // b.none
  402544:	ldr	x0, [sp, #40]
  402548:	bl	401b90 <strlen@plt>
  40254c:	mov	x1, x0
  402550:	ldr	x0, [sp, #104]
  402554:	add	x0, x0, x1
  402558:	str	x0, [sp, #104]
  40255c:	ldr	x0, [sp, #104]
  402560:	add	x0, x0, #0x23
  402564:	str	x0, [sp, #104]
  402568:	ldr	x0, [sp, #104]
  40256c:	add	x0, x0, #0x1
  402570:	bl	40c220 <argp_usage@@Base+0x107c>
  402574:	str	x0, [sp, #48]
  402578:	ldr	x0, [sp, #48]
  40257c:	str	x0, [sp, #72]
  402580:	ldr	x0, [sp, #40]
  402584:	cmp	x0, #0x0
  402588:	b.eq	4025b0 <ferror@plt+0x610>  // b.none
  40258c:	ldr	x1, [sp, #40]
  402590:	ldr	x0, [sp, #72]
  402594:	bl	401e50 <strcpy@plt>
  402598:	ldr	x0, [sp, #40]
  40259c:	bl	401b90 <strlen@plt>
  4025a0:	mov	x1, x0
  4025a4:	ldr	x0, [sp, #72]
  4025a8:	add	x0, x0, x1
  4025ac:	str	x0, [sp, #72]
  4025b0:	str	xzr, [sp, #88]
  4025b4:	b	4026bc <ferror@plt+0x71c>
  4025b8:	ldr	x0, [sp, #88]
  4025bc:	cmp	x0, #0x0
  4025c0:	b.eq	402624 <ferror@plt+0x684>  // b.none
  4025c4:	ldr	x0, [sp, #88]
  4025c8:	lsl	x0, x0, #3
  4025cc:	sub	x0, x0, #0x8
  4025d0:	ldr	x1, [sp, #56]
  4025d4:	add	x0, x1, x0
  4025d8:	ldr	x19, [x0]
  4025dc:	ldr	x0, [sp, #88]
  4025e0:	lsl	x0, x0, #3
  4025e4:	ldr	x1, [sp, #56]
  4025e8:	add	x0, x1, x0
  4025ec:	ldr	x20, [x0]
  4025f0:	ldr	x0, [sp, #88]
  4025f4:	lsl	x0, x0, #3
  4025f8:	sub	x0, x0, #0x8
  4025fc:	ldr	x1, [sp, #56]
  402600:	add	x0, x1, x0
  402604:	ldr	x0, [x0]
  402608:	bl	401b90 <strlen@plt>
  40260c:	mov	x2, x0
  402610:	mov	x1, x20
  402614:	mov	x0, x19
  402618:	bl	401ca0 <strncmp@plt>
  40261c:	cmp	w0, #0x0
  402620:	b.eq	4026ac <ferror@plt+0x70c>  // b.none
  402624:	ldr	x0, [sp, #88]
  402628:	lsl	x0, x0, #3
  40262c:	ldr	x1, [sp, #56]
  402630:	add	x0, x1, x0
  402634:	ldr	x0, [x0]
  402638:	mov	x1, x0
  40263c:	ldr	x0, [sp, #72]
  402640:	bl	401e50 <strcpy@plt>
  402644:	ldr	x0, [sp, #88]
  402648:	lsl	x0, x0, #3
  40264c:	ldr	x1, [sp, #56]
  402650:	add	x0, x1, x0
  402654:	ldr	x0, [x0]
  402658:	bl	401b90 <strlen@plt>
  40265c:	mov	x1, x0
  402660:	ldr	x0, [sp, #72]
  402664:	add	x0, x0, x1
  402668:	str	x0, [sp, #72]
  40266c:	ldr	x0, [sp, #88]
  402670:	add	x0, x0, #0x1
  402674:	ldr	x1, [sp, #80]
  402678:	cmp	x1, x0
  40267c:	b.ls	4026b0 <ferror@plt+0x710>  // b.plast
  402680:	ldr	x0, [sp, #72]
  402684:	add	x1, x0, #0x1
  402688:	str	x1, [sp, #72]
  40268c:	mov	w1, #0x2c                  	// #44
  402690:	strb	w1, [x0]
  402694:	ldr	x0, [sp, #72]
  402698:	add	x1, x0, #0x1
  40269c:	str	x1, [sp, #72]
  4026a0:	mov	w1, #0x20                  	// #32
  4026a4:	strb	w1, [x0]
  4026a8:	b	4026b0 <ferror@plt+0x710>
  4026ac:	nop
  4026b0:	ldr	x0, [sp, #88]
  4026b4:	add	x0, x0, #0x1
  4026b8:	str	x0, [sp, #88]
  4026bc:	ldr	x1, [sp, #88]
  4026c0:	ldr	x0, [sp, #80]
  4026c4:	cmp	x1, x0
  4026c8:	b.cc	4025b8 <ferror@plt+0x618>  // b.lo, b.ul, b.last
  4026cc:	ldr	x2, [sp, #72]
  4026d0:	adrp	x0, 413000 <argp_failure@@Base+0x2bc4>
  4026d4:	add	x1, x0, #0x128
  4026d8:	mov	x0, x2
  4026dc:	ldp	x2, x3, [x1]
  4026e0:	stp	x2, x3, [x0]
  4026e4:	ldp	x2, x3, [x1, #16]
  4026e8:	stp	x2, x3, [x0, #16]
  4026ec:	ldr	w1, [x1, #32]
  4026f0:	str	w1, [x0, #32]
  4026f4:	ldr	x0, [sp, #72]
  4026f8:	add	x0, x0, #0x23
  4026fc:	str	x0, [sp, #72]
  402700:	ldr	x0, [sp, #72]
  402704:	strb	wzr, [x0]
  402708:	ldr	x0, [sp, #56]
  40270c:	bl	401dd0 <free@plt>
  402710:	ldr	x0, [sp, #48]
  402714:	ldp	x19, x20, [sp, #16]
  402718:	ldp	x29, x30, [sp], #112
  40271c:	ret
  402720:	stp	x29, x30, [sp, #-64]!
  402724:	mov	x29, sp
  402728:	str	w0, [sp, #28]
  40272c:	str	x1, [sp, #16]
  402730:	str	xzr, [sp, #48]
  402734:	adrp	x0, 42a000 <argp_failure@@Base+0x19bc4>
  402738:	add	x0, x0, #0x250
  40273c:	str	x0, [sp, #56]
  402740:	ldr	x0, [sp, #56]
  402744:	ldr	x0, [x0]
  402748:	cmp	x0, #0x0
  40274c:	b.ne	402758 <ferror@plt+0x7b8>  // b.any
  402750:	mov	x0, #0x0                   	// #0
  402754:	b	402840 <ferror@plt+0x8a0>
  402758:	ldr	x0, [sp, #56]
  40275c:	ldr	w0, [x0, #8]
  402760:	ldr	w1, [sp, #28]
  402764:	cmp	w1, w0
  402768:	b.ne	40277c <ferror@plt+0x7dc>  // b.any
  40276c:	ldr	x0, [sp, #56]
  402770:	ldr	w0, [x0, #12]
  402774:	cmp	w0, #0x0
  402778:	b.eq	40278c <ferror@plt+0x7ec>  // b.none
  40277c:	ldr	x0, [sp, #56]
  402780:	add	x0, x0, #0x10
  402784:	str	x0, [sp, #56]
  402788:	b	402740 <ferror@plt+0x7a0>
  40278c:	nop
  402790:	ldr	x0, [sp, #56]
  402794:	ldr	x0, [x0]
  402798:	str	x0, [sp, #48]
  40279c:	ldr	x0, [sp, #16]
  4027a0:	cmp	x0, #0x0
  4027a4:	b.eq	402820 <ferror@plt+0x880>  // b.none
  4027a8:	ldr	x0, [sp, #56]
  4027ac:	ldr	x0, [x0]
  4027b0:	mov	x1, x0
  4027b4:	ldr	x0, [sp, #16]
  4027b8:	bl	401ec0 <strstr@plt>
  4027bc:	str	x0, [sp, #40]
  4027c0:	ldr	x0, [sp, #40]
  4027c4:	cmp	x0, #0x0
  4027c8:	b.eq	402820 <ferror@plt+0x880>  // b.none
  4027cc:	ldr	x0, [sp, #40]
  4027d0:	sub	x0, x0, #0x1
  4027d4:	ldrb	w0, [x0]
  4027d8:	cmp	w0, #0x3a
  4027dc:	b.ne	402820 <ferror@plt+0x880>  // b.any
  4027e0:	ldr	x0, [sp, #56]
  4027e4:	ldr	x0, [x0]
  4027e8:	bl	401b90 <strlen@plt>
  4027ec:	mov	x1, x0
  4027f0:	ldr	x0, [sp, #40]
  4027f4:	add	x0, x0, x1
  4027f8:	ldrb	w0, [x0]
  4027fc:	cmp	w0, #0x3a
  402800:	b.ne	402820 <ferror@plt+0x880>  // b.any
  402804:	ldr	x0, [sp, #56]
  402808:	add	x0, x0, #0x10
  40280c:	str	x0, [sp, #56]
  402810:	ldr	x0, [sp, #56]
  402814:	ldr	x0, [x0]
  402818:	cmp	x0, #0x0
  40281c:	b.ne	4027a8 <ferror@plt+0x808>  // b.any
  402820:	ldr	x0, [sp, #56]
  402824:	ldr	x0, [x0]
  402828:	cmp	x0, #0x0
  40282c:	b.eq	40283c <ferror@plt+0x89c>  // b.none
  402830:	ldr	x0, [sp, #56]
  402834:	ldr	x0, [x0]
  402838:	b	402840 <ferror@plt+0x8a0>
  40283c:	ldr	x0, [sp, #48]
  402840:	ldp	x29, x30, [sp], #64
  402844:	ret
  402848:	stp	x29, x30, [sp, #-64]!
  40284c:	mov	x29, sp
  402850:	str	x0, [sp, #40]
  402854:	str	x1, [sp, #32]
  402858:	str	x2, [sp, #24]
  40285c:	str	wzr, [sp, #52]
  402860:	ldr	x0, [sp, #32]
  402864:	cmp	x0, #0x1
  402868:	b.ls	4028a0 <ferror@plt+0x900>  // b.plast
  40286c:	ldr	x0, [sp, #40]
  402870:	ldrb	w0, [x0]
  402874:	cmp	w0, #0x2d
  402878:	b.ne	4028a0 <ferror@plt+0x900>  // b.any
  40287c:	ldr	x0, [sp, #40]
  402880:	add	x0, x0, #0x1
  402884:	str	x0, [sp, #40]
  402888:	ldr	x0, [sp, #32]
  40288c:	sub	x0, x0, #0x1
  402890:	str	x0, [sp, #32]
  402894:	mov	w0, #0x1                   	// #1
  402898:	str	w0, [sp, #52]
  40289c:	b	4028e8 <ferror@plt+0x948>
  4028a0:	ldr	x0, [sp, #32]
  4028a4:	cmp	x0, #0x2
  4028a8:	b.ls	4028e8 <ferror@plt+0x948>  // b.plast
  4028ac:	mov	x2, #0x2                   	// #2
  4028b0:	adrp	x0, 413000 <argp_failure@@Base+0x2bc4>
  4028b4:	add	x1, x0, #0x120
  4028b8:	ldr	x0, [sp, #40]
  4028bc:	bl	401df0 <strncasecmp@plt>
  4028c0:	cmp	w0, #0x0
  4028c4:	b.ne	4028e8 <ferror@plt+0x948>  // b.any
  4028c8:	ldr	x0, [sp, #40]
  4028cc:	add	x0, x0, #0x2
  4028d0:	str	x0, [sp, #40]
  4028d4:	ldr	x0, [sp, #32]
  4028d8:	sub	x0, x0, #0x2
  4028dc:	str	x0, [sp, #32]
  4028e0:	mov	w0, #0x1                   	// #1
  4028e4:	str	w0, [sp, #52]
  4028e8:	adrp	x0, 42a000 <argp_failure@@Base+0x19bc4>
  4028ec:	add	x0, x0, #0x250
  4028f0:	str	x0, [sp, #56]
  4028f4:	b	402944 <ferror@plt+0x9a4>
  4028f8:	ldr	x0, [sp, #56]
  4028fc:	ldr	x0, [x0]
  402900:	ldr	x2, [sp, #32]
  402904:	ldr	x1, [sp, #40]
  402908:	bl	401df0 <strncasecmp@plt>
  40290c:	cmp	w0, #0x0
  402910:	b.ne	402938 <ferror@plt+0x998>  // b.any
  402914:	ldr	x0, [sp, #56]
  402918:	ldr	w1, [x0, #12]
  40291c:	ldr	w0, [sp, #52]
  402920:	eor	w1, w1, w0
  402924:	ldr	x0, [sp, #24]
  402928:	str	w1, [x0]
  40292c:	ldr	x0, [sp, #56]
  402930:	ldr	w0, [x0, #8]
  402934:	b	402958 <ferror@plt+0x9b8>
  402938:	ldr	x0, [sp, #56]
  40293c:	add	x0, x0, #0x10
  402940:	str	x0, [sp, #56]
  402944:	ldr	x0, [sp, #56]
  402948:	ldr	x0, [x0]
  40294c:	cmp	x0, #0x0
  402950:	b.ne	4028f8 <ferror@plt+0x958>  // b.any
  402954:	mov	w0, #0x0                   	// #0
  402958:	ldp	x29, x30, [sp], #64
  40295c:	ret
  402960:	stp	x29, x30, [sp, #-32]!
  402964:	mov	x29, sp
  402968:	str	x0, [sp, #24]
  40296c:	str	x1, [sp, #16]
  402970:	ldr	x0, [sp, #24]
  402974:	bl	401b90 <strlen@plt>
  402978:	ldr	x2, [sp, #16]
  40297c:	mov	x1, x0
  402980:	ldr	x0, [sp, #24]
  402984:	bl	402848 <ferror@plt+0x8a8>
  402988:	ldp	x29, x30, [sp], #32
  40298c:	ret
  402990:	sub	sp, sp, #0x30
  402994:	str	w0, [sp, #28]
  402998:	str	x1, [sp, #16]
  40299c:	str	x2, [sp, #8]
  4029a0:	ldr	x0, [sp, #8]
  4029a4:	sub	x0, x0, #0x1
  4029a8:	str	x0, [sp, #8]
  4029ac:	adrp	x0, 42a000 <argp_failure@@Base+0x19bc4>
  4029b0:	add	x0, x0, #0x3a0
  4029b4:	str	x0, [sp, #40]
  4029b8:	b	402a08 <ferror@plt+0xa68>
  4029bc:	ldr	x0, [sp, #40]
  4029c0:	ldr	w1, [x0]
  4029c4:	ldr	w0, [sp, #28]
  4029c8:	and	w0, w1, w0
  4029cc:	cmp	w0, #0x0
  4029d0:	b.eq	4029fc <ferror@plt+0xa5c>  // b.none
  4029d4:	ldr	x0, [sp, #40]
  4029d8:	ldr	w2, [x0, #4]
  4029dc:	ldr	x0, [sp, #16]
  4029e0:	add	x1, x0, #0x1
  4029e4:	str	x1, [sp, #16]
  4029e8:	and	w1, w2, #0xff
  4029ec:	strb	w1, [x0]
  4029f0:	ldr	x0, [sp, #8]
  4029f4:	sub	x0, x0, #0x1
  4029f8:	str	x0, [sp, #8]
  4029fc:	ldr	x0, [sp, #40]
  402a00:	add	x0, x0, #0x8
  402a04:	str	x0, [sp, #40]
  402a08:	ldr	x0, [sp, #8]
  402a0c:	cmp	x0, #0x0
  402a10:	b.eq	402a24 <ferror@plt+0xa84>  // b.none
  402a14:	ldr	x0, [sp, #40]
  402a18:	ldr	w0, [x0]
  402a1c:	cmp	w0, #0x0
  402a20:	b.ne	4029bc <ferror@plt+0xa1c>  // b.any
  402a24:	ldr	x0, [sp, #16]
  402a28:	strb	wzr, [x0]
  402a2c:	nop
  402a30:	add	sp, sp, #0x30
  402a34:	ret
  402a38:	stp	x29, x30, [sp, #-64]!
  402a3c:	mov	x29, sp
  402a40:	str	w0, [sp, #28]
  402a44:	str	x1, [sp, #16]
  402a48:	strb	w2, [sp, #27]
  402a4c:	mov	w0, #0x1                   	// #1
  402a50:	str	w0, [sp, #60]
  402a54:	mov	w0, #0x1                   	// #1
  402a58:	str	w0, [sp, #56]
  402a5c:	str	wzr, [sp, #52]
  402a60:	b	402af8 <ferror@plt+0xb58>
  402a64:	ldr	w1, [sp, #60]
  402a68:	ldr	w0, [sp, #28]
  402a6c:	and	w0, w1, w0
  402a70:	cmp	w0, #0x0
  402a74:	b.eq	402aec <ferror@plt+0xb4c>  // b.none
  402a78:	ldr	x1, [sp, #16]
  402a7c:	ldr	w0, [sp, #60]
  402a80:	bl	402720 <ferror@plt+0x780>
  402a84:	str	x0, [sp, #40]
  402a88:	ldr	x0, [sp, #40]
  402a8c:	cmp	x0, #0x0
  402a90:	b.eq	402aec <ferror@plt+0xb4c>  // b.none
  402a94:	ldr	w0, [sp, #56]
  402a98:	cmp	w0, #0x0
  402a9c:	b.ne	402ab4 <ferror@plt+0xb14>  // b.any
  402aa0:	ldrb	w0, [sp, #27]
  402aa4:	bl	401f70 <putchar@plt>
  402aa8:	ldr	w0, [sp, #52]
  402aac:	add	w0, w0, #0x1
  402ab0:	str	w0, [sp, #52]
  402ab4:	ldr	x1, [sp, #40]
  402ab8:	adrp	x0, 413000 <argp_failure@@Base+0x2bc4>
  402abc:	add	x0, x0, #0x150
  402ac0:	bl	401f20 <printf@plt>
  402ac4:	mov	w1, w0
  402ac8:	ldr	w0, [sp, #52]
  402acc:	add	w0, w0, w1
  402ad0:	str	w0, [sp, #52]
  402ad4:	ldr	w0, [sp, #60]
  402ad8:	mvn	w0, w0
  402adc:	ldr	w1, [sp, #28]
  402ae0:	and	w0, w1, w0
  402ae4:	str	w0, [sp, #28]
  402ae8:	str	wzr, [sp, #56]
  402aec:	ldr	w0, [sp, #60]
  402af0:	lsl	w0, w0, #1
  402af4:	str	w0, [sp, #60]
  402af8:	ldr	w0, [sp, #28]
  402afc:	cmp	w0, #0x0
  402b00:	b.eq	402b10 <ferror@plt+0xb70>  // b.none
  402b04:	ldr	w0, [sp, #60]
  402b08:	cmp	w0, #0x0
  402b0c:	b.ne	402a64 <ferror@plt+0xac4>  // b.any
  402b10:	ldr	w0, [sp, #28]
  402b14:	cmp	w0, #0x0
  402b18:	b.eq	402b5c <ferror@plt+0xbbc>  // b.none
  402b1c:	ldr	w0, [sp, #56]
  402b20:	cmp	w0, #0x0
  402b24:	b.ne	402b3c <ferror@plt+0xb9c>  // b.any
  402b28:	ldrb	w0, [sp, #27]
  402b2c:	bl	401f70 <putchar@plt>
  402b30:	ldr	w0, [sp, #52]
  402b34:	add	w0, w0, #0x1
  402b38:	str	w0, [sp, #52]
  402b3c:	ldr	w1, [sp, #28]
  402b40:	adrp	x0, 413000 <argp_failure@@Base+0x2bc4>
  402b44:	add	x0, x0, #0x158
  402b48:	bl	401f20 <printf@plt>
  402b4c:	mov	w1, w0
  402b50:	ldr	w0, [sp, #52]
  402b54:	add	w0, w0, w1
  402b58:	str	w0, [sp, #52]
  402b5c:	ldr	w0, [sp, #52]
  402b60:	ldp	x29, x30, [sp], #64
  402b64:	ret
  402b68:	stp	x29, x30, [sp, #-160]!
  402b6c:	mov	x29, sp
  402b70:	str	x19, [sp, #16]
  402b74:	str	w0, [sp, #60]
  402b78:	str	x1, [sp, #48]
  402b7c:	str	x2, [sp, #40]
  402b80:	add	x0, sp, #0x48
  402b84:	mov	x2, #0x30                  	// #48
  402b88:	mov	w1, #0x0                   	// #0
  402b8c:	bl	401cc0 <memset@plt>
  402b90:	mov	w0, #0x2                   	// #2
  402b94:	str	w0, [sp, #76]
  402b98:	add	x1, sp, #0x40
  402b9c:	add	x0, sp, #0x48
  402ba0:	mov	x3, x1
  402ba4:	mov	x2, x0
  402ba8:	mov	x1, #0x0                   	// #0
  402bac:	ldr	x0, [sp, #40]
  402bb0:	bl	401e60 <getaddrinfo@plt>
  402bb4:	str	w0, [sp, #148]
  402bb8:	ldr	w0, [sp, #148]
  402bbc:	cmp	w0, #0x0
  402bc0:	b.eq	402bf0 <ferror@plt+0xc50>  // b.none
  402bc4:	ldr	w0, [sp, #148]
  402bc8:	bl	401b50 <gai_strerror@plt>
  402bcc:	mov	x4, x0
  402bd0:	ldr	x3, [sp, #40]
  402bd4:	adrp	x0, 413000 <argp_failure@@Base+0x2bc4>
  402bd8:	add	x2, x0, #0x160
  402bdc:	mov	w1, #0x0                   	// #0
  402be0:	mov	w0, #0x0                   	// #0
  402be4:	bl	401bc0 <error@plt>
  402be8:	mov	w0, #0xffffffff            	// #-1
  402bec:	b	402dbc <ferror@plt+0xe1c>
  402bf0:	ldr	x0, [sp, #64]
  402bf4:	str	x0, [sp, #152]
  402bf8:	b	402c18 <ferror@plt+0xc78>
  402bfc:	ldr	x0, [sp, #152]
  402c00:	ldr	w0, [x0, #4]
  402c04:	cmp	w0, #0x2
  402c08:	b.eq	402c28 <ferror@plt+0xc88>  // b.none
  402c0c:	ldr	x0, [sp, #152]
  402c10:	ldr	x0, [x0, #40]
  402c14:	str	x0, [sp, #152]
  402c18:	ldr	x0, [sp, #152]
  402c1c:	cmp	x0, #0x0
  402c20:	b.ne	402bfc <ferror@plt+0xc5c>  // b.any
  402c24:	b	402c2c <ferror@plt+0xc8c>
  402c28:	nop
  402c2c:	ldr	x0, [sp, #152]
  402c30:	cmp	x0, #0x0
  402c34:	b.ne	402c60 <ferror@plt+0xcc0>  // b.any
  402c38:	ldr	x3, [sp, #40]
  402c3c:	adrp	x0, 413000 <argp_failure@@Base+0x2bc4>
  402c40:	add	x2, x0, #0x178
  402c44:	mov	w1, #0x0                   	// #0
  402c48:	mov	w0, #0x0                   	// #0
  402c4c:	bl	401bc0 <error@plt>
  402c50:	ldr	x0, [sp, #64]
  402c54:	bl	401b60 <freeaddrinfo@plt>
  402c58:	mov	w0, #0xffffffff            	// #-1
  402c5c:	b	402dbc <ferror@plt+0xe1c>
  402c60:	ldr	x0, [sp, #152]
  402c64:	ldr	x7, [x0, #24]
  402c68:	ldr	x0, [sp, #152]
  402c6c:	ldr	w0, [x0, #16]
  402c70:	add	x1, sp, #0x78
  402c74:	mov	w6, #0x1                   	// #1
  402c78:	mov	w5, #0x0                   	// #0
  402c7c:	mov	x4, #0x0                   	// #0
  402c80:	mov	w3, #0x10                  	// #16
  402c84:	mov	x2, x1
  402c88:	mov	w1, w0
  402c8c:	mov	x0, x7
  402c90:	bl	401be0 <getnameinfo@plt>
  402c94:	str	w0, [sp, #148]
  402c98:	ldr	x0, [sp, #64]
  402c9c:	bl	401b60 <freeaddrinfo@plt>
  402ca0:	ldr	w0, [sp, #148]
  402ca4:	cmp	w0, #0x0
  402ca8:	b.eq	402cd8 <ferror@plt+0xd38>  // b.none
  402cac:	ldr	w0, [sp, #148]
  402cb0:	bl	401b50 <gai_strerror@plt>
  402cb4:	mov	x4, x0
  402cb8:	ldr	x3, [sp, #40]
  402cbc:	adrp	x0, 413000 <argp_failure@@Base+0x2bc4>
  402cc0:	add	x2, x0, #0x160
  402cc4:	mov	w1, #0x0                   	// #0
  402cc8:	mov	w0, #0x0                   	// #0
  402ccc:	bl	401bc0 <error@plt>
  402cd0:	mov	w0, #0xffffffff            	// #-1
  402cd4:	b	402dbc <ferror@plt+0xe1c>
  402cd8:	str	wzr, [sp, #144]
  402cdc:	ldr	x0, [sp, #48]
  402ce0:	add	x0, x0, #0x10
  402ce4:	str	x0, [sp, #136]
  402ce8:	ldr	x0, [sp, #136]
  402cec:	mov	w1, #0x2                   	// #2
  402cf0:	strh	w1, [x0]
  402cf4:	ldr	x0, [sp, #136]
  402cf8:	add	x1, x0, #0x4
  402cfc:	add	x0, sp, #0x78
  402d00:	bl	401e80 <inet_aton@plt>
  402d04:	str	w0, [sp, #144]
  402d08:	ldr	w0, [sp, #144]
  402d0c:	cmp	w0, #0x0
  402d10:	b.ne	402d38 <ferror@plt+0xd98>  // b.any
  402d14:	add	x0, sp, #0x78
  402d18:	mov	x3, x0
  402d1c:	adrp	x0, 413000 <argp_failure@@Base+0x2bc4>
  402d20:	add	x2, x0, #0x1a0
  402d24:	mov	w1, #0x0                   	// #0
  402d28:	mov	w0, #0x0                   	// #0
  402d2c:	bl	401bc0 <error@plt>
  402d30:	mov	w0, #0xffffffff            	// #-1
  402d34:	b	402dbc <ferror@plt+0xe1c>
  402d38:	ldr	x2, [sp, #48]
  402d3c:	mov	w1, #0x8916                	// #35094
  402d40:	ldr	w0, [sp, #60]
  402d44:	bl	40c508 <argp_usage@@Base+0x1364>
  402d48:	str	w0, [sp, #144]
  402d4c:	ldr	w0, [sp, #144]
  402d50:	cmp	w0, #0x0
  402d54:	b.ge	402d80 <ferror@plt+0xde0>  // b.tcont
  402d58:	bl	401f40 <__errno_location@plt>
  402d5c:	ldr	w1, [x0]
  402d60:	adrp	x0, 413000 <argp_failure@@Base+0x2bc4>
  402d64:	add	x3, x0, #0x1c0
  402d68:	adrp	x0, 413000 <argp_failure@@Base+0x2bc4>
  402d6c:	add	x2, x0, #0x1d0
  402d70:	mov	w0, #0x0                   	// #0
  402d74:	bl	401bc0 <error@plt>
  402d78:	mov	w0, #0xffffffff            	// #-1
  402d7c:	b	402dbc <ferror@plt+0xe1c>
  402d80:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  402d84:	add	x0, x0, #0x6a8
  402d88:	ldr	w0, [x0]
  402d8c:	cmp	w0, #0x0
  402d90:	b.eq	402db8 <ferror@plt+0xe18>  // b.none
  402d94:	ldr	x19, [sp, #48]
  402d98:	ldr	x0, [sp, #136]
  402d9c:	ldr	w0, [x0, #4]
  402da0:	bl	401c20 <inet_ntoa@plt>
  402da4:	mov	x2, x0
  402da8:	mov	x1, x19
  402dac:	adrp	x0, 413000 <argp_failure@@Base+0x2bc4>
  402db0:	add	x0, x0, #0x1e0
  402db4:	bl	401f20 <printf@plt>
  402db8:	mov	w0, #0x0                   	// #0
  402dbc:	ldr	x19, [sp, #16]
  402dc0:	ldp	x29, x30, [sp], #160
  402dc4:	ret
  402dc8:	stp	x29, x30, [sp, #-80]!
  402dcc:	mov	x29, sp
  402dd0:	str	x19, [sp, #16]
  402dd4:	str	w0, [sp, #60]
  402dd8:	str	x1, [sp, #48]
  402ddc:	str	x2, [sp, #40]
  402de0:	str	wzr, [sp, #76]
  402de4:	ldr	x0, [sp, #48]
  402de8:	add	x0, x0, #0x10
  402dec:	str	x0, [sp, #64]
  402df0:	ldr	x0, [sp, #64]
  402df4:	mov	w1, #0x2                   	// #2
  402df8:	strh	w1, [x0]
  402dfc:	ldr	x0, [sp, #64]
  402e00:	add	x0, x0, #0x4
  402e04:	mov	x1, x0
  402e08:	ldr	x0, [sp, #40]
  402e0c:	bl	401e80 <inet_aton@plt>
  402e10:	str	w0, [sp, #76]
  402e14:	ldr	w0, [sp, #76]
  402e18:	cmp	w0, #0x0
  402e1c:	b.ne	402e40 <ferror@plt+0xea0>  // b.any
  402e20:	ldr	x3, [sp, #40]
  402e24:	adrp	x0, 413000 <argp_failure@@Base+0x2bc4>
  402e28:	add	x2, x0, #0x1a0
  402e2c:	mov	w1, #0x0                   	// #0
  402e30:	mov	w0, #0x0                   	// #0
  402e34:	bl	401bc0 <error@plt>
  402e38:	mov	w0, #0xffffffff            	// #-1
  402e3c:	b	402ec4 <ferror@plt+0xf24>
  402e40:	ldr	x2, [sp, #48]
  402e44:	mov	w1, #0x891c                	// #35100
  402e48:	ldr	w0, [sp, #60]
  402e4c:	bl	40c508 <argp_usage@@Base+0x1364>
  402e50:	str	w0, [sp, #76]
  402e54:	ldr	w0, [sp, #76]
  402e58:	cmp	w0, #0x0
  402e5c:	b.ge	402e88 <ferror@plt+0xee8>  // b.tcont
  402e60:	bl	401f40 <__errno_location@plt>
  402e64:	ldr	w1, [x0]
  402e68:	adrp	x0, 413000 <argp_failure@@Base+0x2bc4>
  402e6c:	add	x3, x0, #0x208
  402e70:	adrp	x0, 413000 <argp_failure@@Base+0x2bc4>
  402e74:	add	x2, x0, #0x1d0
  402e78:	mov	w0, #0x0                   	// #0
  402e7c:	bl	401bc0 <error@plt>
  402e80:	mov	w0, #0xffffffff            	// #-1
  402e84:	b	402ec4 <ferror@plt+0xf24>
  402e88:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  402e8c:	add	x0, x0, #0x6a8
  402e90:	ldr	w0, [x0]
  402e94:	cmp	w0, #0x0
  402e98:	b.eq	402ec0 <ferror@plt+0xf20>  // b.none
  402e9c:	ldr	x19, [sp, #48]
  402ea0:	ldr	x0, [sp, #64]
  402ea4:	ldr	w0, [x0, #4]
  402ea8:	bl	401c20 <inet_ntoa@plt>
  402eac:	mov	x2, x0
  402eb0:	mov	x1, x19
  402eb4:	adrp	x0, 413000 <argp_failure@@Base+0x2bc4>
  402eb8:	add	x0, x0, #0x218
  402ebc:	bl	401f20 <printf@plt>
  402ec0:	mov	w0, #0x0                   	// #0
  402ec4:	ldr	x19, [sp, #16]
  402ec8:	ldp	x29, x30, [sp], #80
  402ecc:	ret
  402ed0:	stp	x29, x30, [sp, #-80]!
  402ed4:	mov	x29, sp
  402ed8:	str	x19, [sp, #16]
  402edc:	str	w0, [sp, #60]
  402ee0:	str	x1, [sp, #48]
  402ee4:	str	x2, [sp, #40]
  402ee8:	str	wzr, [sp, #76]
  402eec:	ldr	x0, [sp, #48]
  402ef0:	add	x0, x0, #0x10
  402ef4:	str	x0, [sp, #64]
  402ef8:	ldr	x0, [sp, #64]
  402efc:	mov	w1, #0x2                   	// #2
  402f00:	strh	w1, [x0]
  402f04:	ldr	x0, [sp, #64]
  402f08:	add	x0, x0, #0x4
  402f0c:	mov	x1, x0
  402f10:	ldr	x0, [sp, #40]
  402f14:	bl	401e80 <inet_aton@plt>
  402f18:	str	w0, [sp, #76]
  402f1c:	ldr	w0, [sp, #76]
  402f20:	cmp	w0, #0x0
  402f24:	b.ne	402f48 <ferror@plt+0xfa8>  // b.any
  402f28:	ldr	x3, [sp, #40]
  402f2c:	adrp	x0, 413000 <argp_failure@@Base+0x2bc4>
  402f30:	add	x2, x0, #0x1a0
  402f34:	mov	w1, #0x0                   	// #0
  402f38:	mov	w0, #0x0                   	// #0
  402f3c:	bl	401bc0 <error@plt>
  402f40:	mov	w0, #0xffffffff            	// #-1
  402f44:	b	402fcc <ferror@plt+0x102c>
  402f48:	ldr	x2, [sp, #48]
  402f4c:	mov	w1, #0x8918                	// #35096
  402f50:	ldr	w0, [sp, #60]
  402f54:	bl	40c508 <argp_usage@@Base+0x1364>
  402f58:	str	w0, [sp, #76]
  402f5c:	ldr	w0, [sp, #76]
  402f60:	cmp	w0, #0x0
  402f64:	b.ge	402f90 <ferror@plt+0xff0>  // b.tcont
  402f68:	bl	401f40 <__errno_location@plt>
  402f6c:	ldr	w1, [x0]
  402f70:	adrp	x0, 413000 <argp_failure@@Base+0x2bc4>
  402f74:	add	x3, x0, #0x240
  402f78:	adrp	x0, 413000 <argp_failure@@Base+0x2bc4>
  402f7c:	add	x2, x0, #0x1d0
  402f80:	mov	w0, #0x0                   	// #0
  402f84:	bl	401bc0 <error@plt>
  402f88:	mov	w0, #0xffffffff            	// #-1
  402f8c:	b	402fcc <ferror@plt+0x102c>
  402f90:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  402f94:	add	x0, x0, #0x6a8
  402f98:	ldr	w0, [x0]
  402f9c:	cmp	w0, #0x0
  402fa0:	b.eq	402fc8 <ferror@plt+0x1028>  // b.none
  402fa4:	ldr	x19, [sp, #48]
  402fa8:	ldr	x0, [sp, #64]
  402fac:	ldr	w0, [x0, #4]
  402fb0:	bl	401c20 <inet_ntoa@plt>
  402fb4:	mov	x2, x0
  402fb8:	mov	x1, x19
  402fbc:	adrp	x0, 413000 <argp_failure@@Base+0x2bc4>
  402fc0:	add	x0, x0, #0x250
  402fc4:	bl	401f20 <printf@plt>
  402fc8:	mov	w0, #0x0                   	// #0
  402fcc:	ldr	x19, [sp, #16]
  402fd0:	ldp	x29, x30, [sp], #80
  402fd4:	ret
  402fd8:	stp	x29, x30, [sp, #-80]!
  402fdc:	mov	x29, sp
  402fe0:	str	x19, [sp, #16]
  402fe4:	str	w0, [sp, #60]
  402fe8:	str	x1, [sp, #48]
  402fec:	str	x2, [sp, #40]
  402ff0:	str	wzr, [sp, #76]
  402ff4:	ldr	x0, [sp, #48]
  402ff8:	add	x0, x0, #0x10
  402ffc:	str	x0, [sp, #64]
  403000:	ldr	x0, [sp, #64]
  403004:	mov	w1, #0x2                   	// #2
  403008:	strh	w1, [x0]
  40300c:	ldr	x0, [sp, #64]
  403010:	add	x0, x0, #0x4
  403014:	mov	x1, x0
  403018:	ldr	x0, [sp, #40]
  40301c:	bl	401e80 <inet_aton@plt>
  403020:	str	w0, [sp, #76]
  403024:	ldr	w0, [sp, #76]
  403028:	cmp	w0, #0x0
  40302c:	b.ne	403050 <ferror@plt+0x10b0>  // b.any
  403030:	ldr	x3, [sp, #40]
  403034:	adrp	x0, 413000 <argp_failure@@Base+0x2bc4>
  403038:	add	x2, x0, #0x1a0
  40303c:	mov	w1, #0x0                   	// #0
  403040:	mov	w0, #0x0                   	// #0
  403044:	bl	401bc0 <error@plt>
  403048:	mov	w0, #0xffffffff            	// #-1
  40304c:	b	4030d4 <ferror@plt+0x1134>
  403050:	ldr	x2, [sp, #48]
  403054:	mov	w1, #0x891a                	// #35098
  403058:	ldr	w0, [sp, #60]
  40305c:	bl	40c508 <argp_usage@@Base+0x1364>
  403060:	str	w0, [sp, #76]
  403064:	ldr	w0, [sp, #76]
  403068:	cmp	w0, #0x0
  40306c:	b.ge	403098 <ferror@plt+0x10f8>  // b.tcont
  403070:	bl	401f40 <__errno_location@plt>
  403074:	ldr	w1, [x0]
  403078:	adrp	x0, 413000 <argp_failure@@Base+0x2bc4>
  40307c:	add	x3, x0, #0x280
  403080:	adrp	x0, 413000 <argp_failure@@Base+0x2bc4>
  403084:	add	x2, x0, #0x1d0
  403088:	mov	w0, #0x0                   	// #0
  40308c:	bl	401bc0 <error@plt>
  403090:	mov	w0, #0xffffffff            	// #-1
  403094:	b	4030d4 <ferror@plt+0x1134>
  403098:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  40309c:	add	x0, x0, #0x6a8
  4030a0:	ldr	w0, [x0]
  4030a4:	cmp	w0, #0x0
  4030a8:	b.eq	4030d0 <ferror@plt+0x1130>  // b.none
  4030ac:	ldr	x19, [sp, #48]
  4030b0:	ldr	x0, [sp, #64]
  4030b4:	ldr	w0, [x0, #4]
  4030b8:	bl	401c20 <inet_ntoa@plt>
  4030bc:	mov	x2, x0
  4030c0:	mov	x1, x19
  4030c4:	adrp	x0, 413000 <argp_failure@@Base+0x2bc4>
  4030c8:	add	x0, x0, #0x290
  4030cc:	bl	401f20 <printf@plt>
  4030d0:	mov	w0, #0x0                   	// #0
  4030d4:	ldr	x19, [sp, #16]
  4030d8:	ldp	x29, x30, [sp], #80
  4030dc:	ret
  4030e0:	stp	x29, x30, [sp, #-48]!
  4030e4:	mov	x29, sp
  4030e8:	str	w0, [sp, #28]
  4030ec:	str	x1, [sp, #16]
  4030f0:	str	w2, [sp, #24]
  4030f4:	str	wzr, [sp, #44]
  4030f8:	ldr	x0, [sp, #16]
  4030fc:	ldr	w1, [sp, #24]
  403100:	str	w1, [x0, #16]
  403104:	ldr	x2, [sp, #16]
  403108:	mov	w1, #0x8922                	// #35106
  40310c:	ldr	w0, [sp, #28]
  403110:	bl	40c508 <argp_usage@@Base+0x1364>
  403114:	str	w0, [sp, #44]
  403118:	ldr	w0, [sp, #44]
  40311c:	cmp	w0, #0x0
  403120:	b.ge	403144 <ferror@plt+0x11a4>  // b.tcont
  403124:	bl	401f40 <__errno_location@plt>
  403128:	ldr	w1, [x0]
  40312c:	adrp	x0, 413000 <argp_failure@@Base+0x2bc4>
  403130:	add	x2, x0, #0x2c0
  403134:	mov	w0, #0x0                   	// #0
  403138:	bl	401bc0 <error@plt>
  40313c:	mov	w0, #0xffffffff            	// #-1
  403140:	b	403178 <ferror@plt+0x11d8>
  403144:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  403148:	add	x0, x0, #0x6a8
  40314c:	ldr	w0, [x0]
  403150:	cmp	w0, #0x0
  403154:	b.eq	403174 <ferror@plt+0x11d4>  // b.none
  403158:	ldr	x1, [sp, #16]
  40315c:	ldr	x0, [sp, #16]
  403160:	ldr	w0, [x0, #16]
  403164:	mov	w2, w0
  403168:	adrp	x0, 413000 <argp_failure@@Base+0x2bc4>
  40316c:	add	x0, x0, #0x2d8
  403170:	bl	401f20 <printf@plt>
  403174:	mov	w0, #0x0                   	// #0
  403178:	ldp	x29, x30, [sp], #48
  40317c:	ret
  403180:	stp	x29, x30, [sp, #-48]!
  403184:	mov	x29, sp
  403188:	str	w0, [sp, #28]
  40318c:	str	x1, [sp, #16]
  403190:	str	w2, [sp, #24]
  403194:	str	wzr, [sp, #44]
  403198:	ldr	x0, [sp, #16]
  40319c:	ldr	w1, [sp, #24]
  4031a0:	str	w1, [x0, #16]
  4031a4:	ldr	x2, [sp, #16]
  4031a8:	mov	w1, #0x891e                	// #35102
  4031ac:	ldr	w0, [sp, #28]
  4031b0:	bl	40c508 <argp_usage@@Base+0x1364>
  4031b4:	str	w0, [sp, #44]
  4031b8:	ldr	w0, [sp, #44]
  4031bc:	cmp	w0, #0x0
  4031c0:	b.ge	4031e4 <ferror@plt+0x1244>  // b.tcont
  4031c4:	bl	401f40 <__errno_location@plt>
  4031c8:	ldr	w1, [x0]
  4031cc:	adrp	x0, 413000 <argp_failure@@Base+0x2bc4>
  4031d0:	add	x2, x0, #0x2f8
  4031d4:	mov	w0, #0x0                   	// #0
  4031d8:	bl	401bc0 <error@plt>
  4031dc:	mov	w0, #0xffffffff            	// #-1
  4031e0:	b	403218 <ferror@plt+0x1278>
  4031e4:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  4031e8:	add	x0, x0, #0x6a8
  4031ec:	ldr	w0, [x0]
  4031f0:	cmp	w0, #0x0
  4031f4:	b.eq	403214 <ferror@plt+0x1274>  // b.none
  4031f8:	ldr	x1, [sp, #16]
  4031fc:	ldr	x0, [sp, #16]
  403200:	ldr	w0, [x0, #16]
  403204:	mov	w2, w0
  403208:	adrp	x0, 413000 <argp_failure@@Base+0x2bc4>
  40320c:	add	x0, x0, #0x310
  403210:	bl	401f20 <printf@plt>
  403214:	mov	w0, #0x0                   	// #0
  403218:	ldp	x29, x30, [sp], #48
  40321c:	ret
  403220:	stp	x29, x30, [sp, #-96]!
  403224:	mov	x29, sp
  403228:	str	w0, [sp, #44]
  40322c:	str	x1, [sp, #32]
  403230:	str	w2, [sp, #40]
  403234:	str	w3, [sp, #28]
  403238:	ldr	x1, [sp, #32]
  40323c:	add	x0, sp, #0x38
  403240:	ldp	x2, x3, [x1]
  403244:	stp	x2, x3, [x0]
  403248:	ldp	x2, x3, [x1, #16]
  40324c:	stp	x2, x3, [x0, #16]
  403250:	ldr	x1, [x1, #32]
  403254:	str	x1, [x0, #32]
  403258:	add	x0, sp, #0x38
  40325c:	mov	x2, x0
  403260:	mov	w1, #0x8913                	// #35091
  403264:	ldr	w0, [sp, #44]
  403268:	bl	40c508 <argp_usage@@Base+0x1364>
  40326c:	cmp	w0, #0x0
  403270:	b.ge	403294 <ferror@plt+0x12f4>  // b.tcont
  403274:	bl	401f40 <__errno_location@plt>
  403278:	ldr	w1, [x0]
  40327c:	adrp	x0, 413000 <argp_failure@@Base+0x2bc4>
  403280:	add	x2, x0, #0x338
  403284:	mov	w0, #0x0                   	// #0
  403288:	bl	401bc0 <error@plt>
  40328c:	mov	w0, #0xffffffff            	// #-1
  403290:	b	403304 <ferror@plt+0x1364>
  403294:	ldrsh	w1, [sp, #72]
  403298:	ldr	w0, [sp, #40]
  40329c:	sxth	w0, w0
  4032a0:	orr	w0, w1, w0
  4032a4:	sxth	w1, w0
  4032a8:	ldr	w0, [sp, #28]
  4032ac:	sxth	w0, w0
  4032b0:	mvn	w0, w0
  4032b4:	sxth	w0, w0
  4032b8:	and	w0, w1, w0
  4032bc:	sxth	w1, w0
  4032c0:	ldr	x0, [sp, #32]
  4032c4:	strh	w1, [x0, #16]
  4032c8:	ldr	x2, [sp, #32]
  4032cc:	mov	w1, #0x8914                	// #35092
  4032d0:	ldr	w0, [sp, #44]
  4032d4:	bl	40c508 <argp_usage@@Base+0x1364>
  4032d8:	cmp	w0, #0x0
  4032dc:	b.ge	403300 <ferror@plt+0x1360>  // b.tcont
  4032e0:	bl	401f40 <__errno_location@plt>
  4032e4:	ldr	w1, [x0]
  4032e8:	adrp	x0, 413000 <argp_failure@@Base+0x2bc4>
  4032ec:	add	x2, x0, #0x350
  4032f0:	mov	w0, #0x0                   	// #0
  4032f4:	bl	401bc0 <error@plt>
  4032f8:	mov	w0, #0xffffffff            	// #-1
  4032fc:	b	403304 <ferror@plt+0x1364>
  403300:	mov	w0, #0x0                   	// #0
  403304:	ldp	x29, x30, [sp], #96
  403308:	ret
  40330c:	stp	x29, x30, [sp, #-80]!
  403310:	mov	x29, sp
  403314:	str	w0, [sp, #28]
  403318:	str	x1, [sp, #16]
  40331c:	str	wzr, [sp, #76]
  403320:	add	x0, sp, #0x20
  403324:	mov	x2, #0x28                  	// #40
  403328:	mov	w1, #0x0                   	// #0
  40332c:	bl	401cc0 <memset@plt>
  403330:	ldr	x0, [sp, #16]
  403334:	ldr	x1, [x0]
  403338:	add	x0, sp, #0x20
  40333c:	mov	x2, #0x10                  	// #16
  403340:	bl	401f00 <strncpy@plt>
  403344:	strb	wzr, [sp, #47]
  403348:	ldr	x0, [sp, #16]
  40334c:	ldr	w0, [x0, #8]
  403350:	and	w0, w0, #0x8
  403354:	cmp	w0, #0x0
  403358:	b.eq	40337c <ferror@plt+0x13dc>  // b.none
  40335c:	ldr	x0, [sp, #16]
  403360:	ldr	x1, [x0, #40]
  403364:	add	x0, sp, #0x20
  403368:	mov	x2, x1
  40336c:	mov	x1, x0
  403370:	ldr	w0, [sp, #28]
  403374:	bl	402b68 <ferror@plt+0xbc8>
  403378:	str	w0, [sp, #76]
  40337c:	ldr	w0, [sp, #76]
  403380:	cmp	w0, #0x0
  403384:	b.ne	4033bc <ferror@plt+0x141c>  // b.any
  403388:	ldr	x0, [sp, #16]
  40338c:	ldr	w0, [x0, #8]
  403390:	and	w0, w0, #0x10
  403394:	cmp	w0, #0x0
  403398:	b.eq	4033bc <ferror@plt+0x141c>  // b.none
  40339c:	ldr	x0, [sp, #16]
  4033a0:	ldr	x1, [x0, #48]
  4033a4:	add	x0, sp, #0x20
  4033a8:	mov	x2, x1
  4033ac:	mov	x1, x0
  4033b0:	ldr	w0, [sp, #28]
  4033b4:	bl	402dc8 <ferror@plt+0xe28>
  4033b8:	str	w0, [sp, #76]
  4033bc:	ldr	w0, [sp, #76]
  4033c0:	cmp	w0, #0x0
  4033c4:	b.ne	4033fc <ferror@plt+0x145c>  // b.any
  4033c8:	ldr	x0, [sp, #16]
  4033cc:	ldr	w0, [x0, #8]
  4033d0:	and	w0, w0, #0x20
  4033d4:	cmp	w0, #0x0
  4033d8:	b.eq	4033fc <ferror@plt+0x145c>  // b.none
  4033dc:	ldr	x0, [sp, #16]
  4033e0:	ldr	x1, [x0, #56]
  4033e4:	add	x0, sp, #0x20
  4033e8:	mov	x2, x1
  4033ec:	mov	x1, x0
  4033f0:	ldr	w0, [sp, #28]
  4033f4:	bl	402ed0 <ferror@plt+0xf30>
  4033f8:	str	w0, [sp, #76]
  4033fc:	ldr	w0, [sp, #76]
  403400:	cmp	w0, #0x0
  403404:	b.ne	40343c <ferror@plt+0x149c>  // b.any
  403408:	ldr	x0, [sp, #16]
  40340c:	ldr	w0, [x0, #8]
  403410:	and	w0, w0, #0x40
  403414:	cmp	w0, #0x0
  403418:	b.eq	40343c <ferror@plt+0x149c>  // b.none
  40341c:	ldr	x0, [sp, #16]
  403420:	ldr	x1, [x0, #64]
  403424:	add	x0, sp, #0x20
  403428:	mov	x2, x1
  40342c:	mov	x1, x0
  403430:	ldr	w0, [sp, #28]
  403434:	bl	402fd8 <ferror@plt+0x1038>
  403438:	str	w0, [sp, #76]
  40343c:	ldr	w0, [sp, #76]
  403440:	cmp	w0, #0x0
  403444:	b.ne	40347c <ferror@plt+0x14dc>  // b.any
  403448:	ldr	x0, [sp, #16]
  40344c:	ldr	w0, [x0, #8]
  403450:	and	w0, w0, #0x80
  403454:	cmp	w0, #0x0
  403458:	b.eq	40347c <ferror@plt+0x14dc>  // b.none
  40345c:	ldr	x0, [sp, #16]
  403460:	ldr	w1, [x0, #72]
  403464:	add	x0, sp, #0x20
  403468:	mov	w2, w1
  40346c:	mov	x1, x0
  403470:	ldr	w0, [sp, #28]
  403474:	bl	4030e0 <ferror@plt+0x1140>
  403478:	str	w0, [sp, #76]
  40347c:	ldr	w0, [sp, #76]
  403480:	cmp	w0, #0x0
  403484:	b.ne	4034bc <ferror@plt+0x151c>  // b.any
  403488:	ldr	x0, [sp, #16]
  40348c:	ldr	w0, [x0, #8]
  403490:	and	w0, w0, #0x100
  403494:	cmp	w0, #0x0
  403498:	b.eq	4034bc <ferror@plt+0x151c>  // b.none
  40349c:	ldr	x0, [sp, #16]
  4034a0:	ldr	w1, [x0, #76]
  4034a4:	add	x0, sp, #0x20
  4034a8:	mov	w2, w1
  4034ac:	mov	x1, x0
  4034b0:	ldr	w0, [sp, #28]
  4034b4:	bl	403180 <ferror@plt+0x11e0>
  4034b8:	str	w0, [sp, #76]
  4034bc:	ldr	w0, [sp, #76]
  4034c0:	cmp	w0, #0x0
  4034c4:	b.ne	4034fc <ferror@plt+0x155c>  // b.any
  4034c8:	ldr	x0, [sp, #16]
  4034cc:	ldr	w0, [x0, #8]
  4034d0:	and	w0, w0, #0x1
  4034d4:	cmp	w0, #0x0
  4034d8:	b.eq	4034fc <ferror@plt+0x155c>  // b.none
  4034dc:	ldr	x0, [sp, #16]
  4034e0:	ldr	x1, [x0, #16]
  4034e4:	add	x0, sp, #0x20
  4034e8:	mov	x2, x1
  4034ec:	mov	x1, x0
  4034f0:	ldr	w0, [sp, #28]
  4034f4:	bl	4093d0 <ferror@plt+0x7430>
  4034f8:	str	w0, [sp, #76]
  4034fc:	ldr	w0, [sp, #76]
  403500:	cmp	w0, #0x0
  403504:	b.ne	403554 <ferror@plt+0x15b4>  // b.any
  403508:	ldr	x0, [sp, #16]
  40350c:	ldr	w0, [x0, #80]
  403510:	cmp	w0, #0x0
  403514:	b.ne	403528 <ferror@plt+0x1588>  // b.any
  403518:	ldr	x0, [sp, #16]
  40351c:	ldr	w0, [x0, #84]
  403520:	cmp	w0, #0x0
  403524:	b.eq	403554 <ferror@plt+0x15b4>  // b.none
  403528:	ldr	x0, [sp, #16]
  40352c:	ldr	w1, [x0, #80]
  403530:	ldr	x0, [sp, #16]
  403534:	ldr	w2, [x0, #84]
  403538:	add	x0, sp, #0x20
  40353c:	mov	w3, w2
  403540:	mov	w2, w1
  403544:	mov	x1, x0
  403548:	ldr	w0, [sp, #28]
  40354c:	bl	403220 <ferror@plt+0x1280>
  403550:	str	w0, [sp, #76]
  403554:	ldr	w0, [sp, #76]
  403558:	cmp	w0, #0x0
  40355c:	b.ne	403598 <ferror@plt+0x15f8>  // b.any
  403560:	ldr	x0, [sp, #16]
  403564:	ldr	w0, [x0, #8]
  403568:	and	w0, w0, #0x2
  40356c:	cmp	w0, #0x0
  403570:	b.eq	403598 <ferror@plt+0x15f8>  // b.none
  403574:	ldr	x0, [sp, #16]
  403578:	ldr	x1, [x0]
  40357c:	ldr	x0, [sp, #16]
  403580:	ldr	x2, [x0, #24]
  403584:	add	x0, sp, #0x20
  403588:	mov	x3, x2
  40358c:	mov	x2, x0
  403590:	ldr	w0, [sp, #28]
  403594:	bl	407134 <ferror@plt+0x5194>
  403598:	ldr	w0, [sp, #76]
  40359c:	ldp	x29, x30, [sp], #80
  4035a0:	ret
  4035a4:	stp	x29, x30, [sp, #-48]!
  4035a8:	mov	x29, sp
  4035ac:	str	x0, [sp, #24]
  4035b0:	adrp	x0, 42a000 <argp_failure@@Base+0x19bc4>
  4035b4:	add	x0, x0, #0x410
  4035b8:	str	x0, [sp, #40]
  4035bc:	b	4035ec <ferror@plt+0x164c>
  4035c0:	ldr	x0, [sp, #40]
  4035c4:	ldr	x0, [x0]
  4035c8:	ldr	x1, [sp, #24]
  4035cc:	bl	401d80 <strcmp@plt>
  4035d0:	cmp	w0, #0x0
  4035d4:	b.ne	4035e0 <ferror@plt+0x1640>  // b.any
  4035d8:	ldr	x0, [sp, #40]
  4035dc:	b	403600 <ferror@plt+0x1660>
  4035e0:	ldr	x0, [sp, #40]
  4035e4:	add	x0, x0, #0x18
  4035e8:	str	x0, [sp, #40]
  4035ec:	ldr	x0, [sp, #40]
  4035f0:	ldr	x0, [x0]
  4035f4:	cmp	x0, #0x0
  4035f8:	b.ne	4035c0 <ferror@plt+0x1620>  // b.any
  4035fc:	mov	x0, #0x0                   	// #0
  403600:	ldp	x29, x30, [sp], #48
  403604:	ret
  403608:	stp	x29, x30, [sp, #-48]!
  40360c:	mov	x29, sp
  403610:	str	x0, [sp, #24]
  403614:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  403618:	add	x0, x0, #0x6a4
  40361c:	mov	w1, #0x1                   	// #1
  403620:	str	w1, [x0]
  403624:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  403628:	add	x0, x0, #0x680
  40362c:	ldr	x2, [x0]
  403630:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  403634:	add	x0, x0, #0x690
  403638:	ldr	w0, [x0]
  40363c:	add	w1, w0, #0x1
  403640:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  403644:	add	x0, x0, #0x690
  403648:	str	w1, [x0]
  40364c:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  403650:	add	x0, x0, #0x690
  403654:	ldr	w0, [x0]
  403658:	sxtw	x1, w0
  40365c:	mov	x0, x1
  403660:	lsl	x0, x0, #1
  403664:	add	x0, x0, x1
  403668:	lsl	x0, x0, #2
  40366c:	sub	x0, x0, x1
  403670:	lsl	x0, x0, #3
  403674:	mov	x1, x0
  403678:	mov	x0, x2
  40367c:	bl	401d10 <realloc@plt>
  403680:	mov	x1, x0
  403684:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  403688:	add	x0, x0, #0x680
  40368c:	str	x1, [x0]
  403690:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  403694:	add	x0, x0, #0x680
  403698:	ldr	x0, [x0]
  40369c:	cmp	x0, #0x0
  4036a0:	b.ne	4036bc <ferror@plt+0x171c>  // b.any
  4036a4:	bl	401f40 <__errno_location@plt>
  4036a8:	ldr	w1, [x0]
  4036ac:	adrp	x0, 414000 <argp_failure@@Base+0x3bc4>
  4036b0:	add	x2, x0, #0x688
  4036b4:	mov	w0, #0x1                   	// #1
  4036b8:	bl	401bc0 <error@plt>
  4036bc:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  4036c0:	add	x0, x0, #0x680
  4036c4:	ldr	x2, [x0]
  4036c8:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  4036cc:	add	x0, x0, #0x690
  4036d0:	ldr	w0, [x0]
  4036d4:	sxtw	x1, w0
  4036d8:	mov	x0, x1
  4036dc:	lsl	x0, x0, #1
  4036e0:	add	x0, x0, x1
  4036e4:	lsl	x0, x0, #2
  4036e8:	sub	x0, x0, x1
  4036ec:	lsl	x0, x0, #3
  4036f0:	sub	x0, x0, #0x58
  4036f4:	add	x0, x2, x0
  4036f8:	str	x0, [sp, #40]
  4036fc:	ldr	x2, [sp, #40]
  403700:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  403704:	add	x1, x0, #0x528
  403708:	mov	x0, x2
  40370c:	ldp	x2, x3, [x1]
  403710:	stp	x2, x3, [x0]
  403714:	ldp	x2, x3, [x1, #16]
  403718:	stp	x2, x3, [x0, #16]
  40371c:	ldp	x2, x3, [x1, #32]
  403720:	stp	x2, x3, [x0, #32]
  403724:	ldp	x2, x3, [x1, #48]
  403728:	stp	x2, x3, [x0, #48]
  40372c:	ldp	x2, x3, [x1, #64]
  403730:	stp	x2, x3, [x0, #64]
  403734:	ldr	x1, [x1, #80]
  403738:	str	x1, [x0, #80]
  40373c:	ldr	x0, [sp, #40]
  403740:	ldr	x1, [sp, #24]
  403744:	str	x1, [x0]
  403748:	ldr	x0, [sp, #40]
  40374c:	ldp	x29, x30, [sp], #48
  403750:	ret
  403754:	stp	x29, x30, [sp, #-32]!
  403758:	mov	x29, sp
  40375c:	str	x0, [sp, #24]
  403760:	str	x1, [sp, #16]
  403764:	ldr	x0, [sp, #24]
  403768:	cmp	x0, #0x0
  40376c:	b.ne	403790 <ferror@plt+0x17f0>  // b.any
  403770:	ldr	x4, [sp, #16]
  403774:	adrp	x0, 414000 <argp_failure@@Base+0x3bc4>
  403778:	add	x3, x0, #0x3e0
  40377c:	adrp	x0, 414000 <argp_failure@@Base+0x3bc4>
  403780:	add	x2, x0, #0x6b8
  403784:	mov	w1, #0x0                   	// #0
  403788:	mov	w0, #0x1                   	// #1
  40378c:	bl	401bc0 <error@plt>
  403790:	ldr	x0, [sp, #24]
  403794:	ldr	w0, [x0, #8]
  403798:	and	w0, w0, #0x8
  40379c:	cmp	w0, #0x0
  4037a0:	b.eq	4037cc <ferror@plt+0x182c>  // b.none
  4037a4:	ldr	x0, [sp, #24]
  4037a8:	ldr	x0, [x0]
  4037ac:	mov	x4, x0
  4037b0:	adrp	x0, 414000 <argp_failure@@Base+0x3bc4>
  4037b4:	add	x3, x0, #0x3e0
  4037b8:	adrp	x0, 414000 <argp_failure@@Base+0x3bc4>
  4037bc:	add	x2, x0, #0x6e0
  4037c0:	mov	w1, #0x0                   	// #0
  4037c4:	mov	w0, #0x1                   	// #1
  4037c8:	bl	401bc0 <error@plt>
  4037cc:	ldr	x0, [sp, #24]
  4037d0:	ldr	x1, [sp, #16]
  4037d4:	str	x1, [x0, #40]
  4037d8:	ldr	x0, [sp, #24]
  4037dc:	ldr	w0, [x0, #8]
  4037e0:	orr	w1, w0, #0x8
  4037e4:	ldr	x0, [sp, #24]
  4037e8:	str	w1, [x0, #8]
  4037ec:	nop
  4037f0:	ldp	x29, x30, [sp], #32
  4037f4:	ret
  4037f8:	stp	x29, x30, [sp, #-32]!
  4037fc:	mov	x29, sp
  403800:	str	x0, [sp, #24]
  403804:	str	x1, [sp, #16]
  403808:	ldr	x0, [sp, #24]
  40380c:	cmp	x0, #0x0
  403810:	b.ne	403834 <ferror@plt+0x1894>  // b.any
  403814:	ldr	x4, [sp, #16]
  403818:	adrp	x0, 414000 <argp_failure@@Base+0x3bc4>
  40381c:	add	x3, x0, #0x410
  403820:	adrp	x0, 414000 <argp_failure@@Base+0x3bc4>
  403824:	add	x2, x0, #0x6b8
  403828:	mov	w1, #0x0                   	// #0
  40382c:	mov	w0, #0x1                   	// #1
  403830:	bl	401bc0 <error@plt>
  403834:	ldr	x0, [sp, #24]
  403838:	ldr	w0, [x0, #8]
  40383c:	and	w0, w0, #0x10
  403840:	cmp	w0, #0x0
  403844:	b.eq	403870 <ferror@plt+0x18d0>  // b.none
  403848:	ldr	x0, [sp, #24]
  40384c:	ldr	x0, [x0]
  403850:	mov	x4, x0
  403854:	adrp	x0, 414000 <argp_failure@@Base+0x3bc4>
  403858:	add	x3, x0, #0x410
  40385c:	adrp	x0, 414000 <argp_failure@@Base+0x3bc4>
  403860:	add	x2, x0, #0x6e0
  403864:	mov	w1, #0x0                   	// #0
  403868:	mov	w0, #0x1                   	// #1
  40386c:	bl	401bc0 <error@plt>
  403870:	ldr	x0, [sp, #24]
  403874:	ldr	x1, [sp, #16]
  403878:	str	x1, [x0, #48]
  40387c:	ldr	x0, [sp, #24]
  403880:	ldr	w0, [x0, #8]
  403884:	orr	w1, w0, #0x10
  403888:	ldr	x0, [sp, #24]
  40388c:	str	w1, [x0, #8]
  403890:	nop
  403894:	ldp	x29, x30, [sp], #32
  403898:	ret
  40389c:	stp	x29, x30, [sp, #-32]!
  4038a0:	mov	x29, sp
  4038a4:	str	x0, [sp, #24]
  4038a8:	str	x1, [sp, #16]
  4038ac:	ldr	x0, [sp, #24]
  4038b0:	cmp	x0, #0x0
  4038b4:	b.ne	4038d8 <ferror@plt+0x1938>  // b.any
  4038b8:	ldr	x4, [sp, #16]
  4038bc:	adrp	x0, 414000 <argp_failure@@Base+0x3bc4>
  4038c0:	add	x3, x0, #0x708
  4038c4:	adrp	x0, 414000 <argp_failure@@Base+0x3bc4>
  4038c8:	add	x2, x0, #0x6b8
  4038cc:	mov	w1, #0x0                   	// #0
  4038d0:	mov	w0, #0x1                   	// #1
  4038d4:	bl	401bc0 <error@plt>
  4038d8:	ldr	x0, [sp, #24]
  4038dc:	ldr	w0, [x0, #8]
  4038e0:	and	w0, w0, #0x20
  4038e4:	cmp	w0, #0x0
  4038e8:	b.eq	403914 <ferror@plt+0x1974>  // b.none
  4038ec:	ldr	x0, [sp, #24]
  4038f0:	ldr	x0, [x0]
  4038f4:	mov	x4, x0
  4038f8:	adrp	x0, 414000 <argp_failure@@Base+0x3bc4>
  4038fc:	add	x3, x0, #0x708
  403900:	adrp	x0, 414000 <argp_failure@@Base+0x3bc4>
  403904:	add	x2, x0, #0x6e0
  403908:	mov	w1, #0x0                   	// #0
  40390c:	mov	w0, #0x1                   	// #1
  403910:	bl	401bc0 <error@plt>
  403914:	ldr	x0, [sp, #24]
  403918:	ldr	x1, [sp, #16]
  40391c:	str	x1, [x0, #56]
  403920:	ldr	x0, [sp, #24]
  403924:	ldr	w0, [x0, #8]
  403928:	orr	w1, w0, #0x20
  40392c:	ldr	x0, [sp, #24]
  403930:	str	w1, [x0, #8]
  403934:	nop
  403938:	ldp	x29, x30, [sp], #32
  40393c:	ret
  403940:	stp	x29, x30, [sp, #-32]!
  403944:	mov	x29, sp
  403948:	str	x0, [sp, #24]
  40394c:	str	x1, [sp, #16]
  403950:	ldr	x0, [sp, #24]
  403954:	cmp	x0, #0x0
  403958:	b.ne	40397c <ferror@plt+0x19dc>  // b.any
  40395c:	ldr	x4, [sp, #16]
  403960:	adrp	x0, 414000 <argp_failure@@Base+0x3bc4>
  403964:	add	x3, x0, #0x728
  403968:	adrp	x0, 414000 <argp_failure@@Base+0x3bc4>
  40396c:	add	x2, x0, #0x6b8
  403970:	mov	w1, #0x0                   	// #0
  403974:	mov	w0, #0x1                   	// #1
  403978:	bl	401bc0 <error@plt>
  40397c:	ldr	x0, [sp, #24]
  403980:	ldr	w0, [x0, #8]
  403984:	and	w0, w0, #0x40
  403988:	cmp	w0, #0x0
  40398c:	b.eq	4039b8 <ferror@plt+0x1a18>  // b.none
  403990:	ldr	x0, [sp, #24]
  403994:	ldr	x0, [x0]
  403998:	mov	x4, x0
  40399c:	adrp	x0, 414000 <argp_failure@@Base+0x3bc4>
  4039a0:	add	x3, x0, #0x728
  4039a4:	adrp	x0, 414000 <argp_failure@@Base+0x3bc4>
  4039a8:	add	x2, x0, #0x6e0
  4039ac:	mov	w1, #0x0                   	// #0
  4039b0:	mov	w0, #0x1                   	// #1
  4039b4:	bl	401bc0 <error@plt>
  4039b8:	ldr	x0, [sp, #24]
  4039bc:	ldr	x1, [sp, #16]
  4039c0:	str	x1, [x0, #64]
  4039c4:	ldr	x0, [sp, #24]
  4039c8:	ldr	w0, [x0, #8]
  4039cc:	orr	w1, w0, #0x40
  4039d0:	ldr	x0, [sp, #24]
  4039d4:	str	w1, [x0, #8]
  4039d8:	nop
  4039dc:	ldp	x29, x30, [sp], #32
  4039e0:	ret
  4039e4:	stp	x29, x30, [sp, #-48]!
  4039e8:	mov	x29, sp
  4039ec:	str	x0, [sp, #24]
  4039f0:	str	x1, [sp, #16]
  4039f4:	ldr	x0, [sp, #24]
  4039f8:	cmp	x0, #0x0
  4039fc:	b.ne	403a20 <ferror@plt+0x1a80>  // b.any
  403a00:	ldr	x4, [sp, #16]
  403a04:	adrp	x0, 414000 <argp_failure@@Base+0x3bc4>
  403a08:	add	x3, x0, #0x740
  403a0c:	adrp	x0, 414000 <argp_failure@@Base+0x3bc4>
  403a10:	add	x2, x0, #0x750
  403a14:	mov	w1, #0x0                   	// #0
  403a18:	mov	w0, #0x1                   	// #1
  403a1c:	bl	401bc0 <error@plt>
  403a20:	ldr	x0, [sp, #24]
  403a24:	ldr	w0, [x0, #8]
  403a28:	and	w0, w0, #0x80
  403a2c:	cmp	w0, #0x0
  403a30:	b.eq	403a5c <ferror@plt+0x1abc>  // b.none
  403a34:	ldr	x0, [sp, #24]
  403a38:	ldr	x0, [x0]
  403a3c:	mov	x4, x0
  403a40:	adrp	x0, 414000 <argp_failure@@Base+0x3bc4>
  403a44:	add	x3, x0, #0x740
  403a48:	adrp	x0, 414000 <argp_failure@@Base+0x3bc4>
  403a4c:	add	x2, x0, #0x6e0
  403a50:	mov	w1, #0x0                   	// #0
  403a54:	mov	w0, #0x1                   	// #1
  403a58:	bl	401bc0 <error@plt>
  403a5c:	add	x0, sp, #0x28
  403a60:	mov	w2, #0x0                   	// #0
  403a64:	mov	x1, x0
  403a68:	ldr	x0, [sp, #16]
  403a6c:	bl	401da0 <strtol@plt>
  403a70:	mov	w1, w0
  403a74:	ldr	x0, [sp, #24]
  403a78:	str	w1, [x0, #72]
  403a7c:	ldr	x0, [sp, #16]
  403a80:	ldrb	w0, [x0]
  403a84:	cmp	w0, #0x0
  403a88:	b.eq	403a9c <ferror@plt+0x1afc>  // b.none
  403a8c:	ldr	x0, [sp, #40]
  403a90:	ldrb	w0, [x0]
  403a94:	cmp	w0, #0x0
  403a98:	b.eq	403ac0 <ferror@plt+0x1b20>  // b.none
  403a9c:	ldr	x0, [sp, #24]
  403aa0:	ldr	x0, [x0]
  403aa4:	mov	x4, x0
  403aa8:	ldr	x3, [sp, #16]
  403aac:	adrp	x0, 414000 <argp_failure@@Base+0x3bc4>
  403ab0:	add	x2, x0, #0x778
  403ab4:	mov	w1, #0x0                   	// #0
  403ab8:	mov	w0, #0x1                   	// #1
  403abc:	bl	401bc0 <error@plt>
  403ac0:	ldr	x0, [sp, #24]
  403ac4:	ldr	w0, [x0, #8]
  403ac8:	orr	w1, w0, #0x80
  403acc:	ldr	x0, [sp, #24]
  403ad0:	str	w1, [x0, #8]
  403ad4:	nop
  403ad8:	ldp	x29, x30, [sp], #48
  403adc:	ret
  403ae0:	stp	x29, x30, [sp, #-48]!
  403ae4:	mov	x29, sp
  403ae8:	str	x0, [sp, #24]
  403aec:	str	x1, [sp, #16]
  403af0:	ldr	x0, [sp, #24]
  403af4:	cmp	x0, #0x0
  403af8:	b.ne	403b1c <ferror@plt+0x1b7c>  // b.any
  403afc:	ldr	x4, [sp, #16]
  403b00:	adrp	x0, 414000 <argp_failure@@Base+0x3bc4>
  403b04:	add	x3, x0, #0x7b0
  403b08:	adrp	x0, 414000 <argp_failure@@Base+0x3bc4>
  403b0c:	add	x2, x0, #0x750
  403b10:	mov	w1, #0x0                   	// #0
  403b14:	mov	w0, #0x1                   	// #1
  403b18:	bl	401bc0 <error@plt>
  403b1c:	ldr	x0, [sp, #24]
  403b20:	ldr	w0, [x0, #8]
  403b24:	and	w0, w0, #0x100
  403b28:	cmp	w0, #0x0
  403b2c:	b.eq	403b58 <ferror@plt+0x1bb8>  // b.none
  403b30:	ldr	x0, [sp, #24]
  403b34:	ldr	x0, [x0]
  403b38:	mov	x4, x0
  403b3c:	adrp	x0, 414000 <argp_failure@@Base+0x3bc4>
  403b40:	add	x3, x0, #0x7b0
  403b44:	adrp	x0, 414000 <argp_failure@@Base+0x3bc4>
  403b48:	add	x2, x0, #0x6e0
  403b4c:	mov	w1, #0x0                   	// #0
  403b50:	mov	w0, #0x1                   	// #1
  403b54:	bl	401bc0 <error@plt>
  403b58:	add	x0, sp, #0x28
  403b5c:	mov	w2, #0x0                   	// #0
  403b60:	mov	x1, x0
  403b64:	ldr	x0, [sp, #16]
  403b68:	bl	401da0 <strtol@plt>
  403b6c:	mov	w1, w0
  403b70:	ldr	x0, [sp, #24]
  403b74:	str	w1, [x0, #76]
  403b78:	ldr	x0, [sp, #16]
  403b7c:	ldrb	w0, [x0]
  403b80:	cmp	w0, #0x0
  403b84:	b.eq	403b98 <ferror@plt+0x1bf8>  // b.none
  403b88:	ldr	x0, [sp, #40]
  403b8c:	ldrb	w0, [x0]
  403b90:	cmp	w0, #0x0
  403b94:	b.eq	403bbc <ferror@plt+0x1c1c>  // b.none
  403b98:	ldr	x0, [sp, #24]
  403b9c:	ldr	x0, [x0]
  403ba0:	mov	x4, x0
  403ba4:	ldr	x3, [sp, #16]
  403ba8:	adrp	x0, 414000 <argp_failure@@Base+0x3bc4>
  403bac:	add	x2, x0, #0x778
  403bb0:	mov	w1, #0x0                   	// #0
  403bb4:	mov	w0, #0x1                   	// #1
  403bb8:	bl	401bc0 <error@plt>
  403bbc:	ldr	x0, [sp, #24]
  403bc0:	ldr	w0, [x0, #8]
  403bc4:	orr	w1, w0, #0x100
  403bc8:	ldr	x0, [sp, #24]
  403bcc:	str	w1, [x0, #8]
  403bd0:	nop
  403bd4:	ldp	x29, x30, [sp], #48
  403bd8:	ret
  403bdc:	stp	x29, x30, [sp, #-32]!
  403be0:	mov	x29, sp
  403be4:	str	x0, [sp, #24]
  403be8:	str	x1, [sp, #16]
  403bec:	ldr	x0, [sp, #24]
  403bf0:	cmp	x0, #0x0
  403bf4:	b.ne	403c10 <ferror@plt+0x1c70>  // b.any
  403bf8:	ldr	x3, [sp, #16]
  403bfc:	adrp	x0, 414000 <argp_failure@@Base+0x3bc4>
  403c00:	add	x2, x0, #0x7c0
  403c04:	mov	w1, #0x0                   	// #0
  403c08:	mov	w0, #0x1                   	// #1
  403c0c:	bl	401bc0 <error@plt>
  403c10:	adrp	x0, 414000 <argp_failure@@Base+0x3bc4>
  403c14:	add	x1, x0, #0x7f0
  403c18:	ldr	x0, [sp, #16]
  403c1c:	bl	401d00 <strcasecmp@plt>
  403c20:	cmp	w0, #0x0
  403c24:	b.ne	403c38 <ferror@plt+0x1c98>  // b.any
  403c28:	ldr	x0, [sp, #24]
  403c2c:	mov	w1, #0x2                   	// #2
  403c30:	strh	w1, [x0, #32]
  403c34:	b	403c5c <ferror@plt+0x1cbc>
  403c38:	ldr	x0, [sp, #24]
  403c3c:	ldr	x0, [x0]
  403c40:	mov	x4, x0
  403c44:	ldr	x3, [sp, #16]
  403c48:	adrp	x0, 414000 <argp_failure@@Base+0x3bc4>
  403c4c:	add	x2, x0, #0x7f8
  403c50:	mov	w1, #0x0                   	// #0
  403c54:	mov	w0, #0x1                   	// #1
  403c58:	bl	401bc0 <error@plt>
  403c5c:	ldr	x0, [sp, #24]
  403c60:	ldr	w0, [x0, #8]
  403c64:	orr	w1, w0, #0x4
  403c68:	ldr	x0, [sp, #24]
  403c6c:	str	w1, [x0, #8]
  403c70:	nop
  403c74:	ldp	x29, x30, [sp], #32
  403c78:	ret
  403c7c:	sub	sp, sp, #0x10
  403c80:	str	x0, [sp, #8]
  403c84:	str	w1, [sp, #4]
  403c88:	str	w2, [sp]
  403c8c:	ldr	w0, [sp]
  403c90:	cmp	w0, #0x0
  403c94:	b.eq	403ce0 <ferror@plt+0x1d40>  // b.none
  403c98:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  403c9c:	add	x0, x0, #0x688
  403ca0:	ldr	w1, [x0]
  403ca4:	ldr	w0, [sp, #4]
  403ca8:	orr	w1, w1, w0
  403cac:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  403cb0:	add	x0, x0, #0x688
  403cb4:	str	w1, [x0]
  403cb8:	ldr	w0, [sp, #4]
  403cbc:	mvn	w1, w0
  403cc0:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  403cc4:	add	x0, x0, #0x68c
  403cc8:	ldr	w0, [x0]
  403ccc:	and	w1, w1, w0
  403cd0:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  403cd4:	add	x0, x0, #0x68c
  403cd8:	str	w1, [x0]
  403cdc:	b	403d24 <ferror@plt+0x1d84>
  403ce0:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  403ce4:	add	x0, x0, #0x68c
  403ce8:	ldr	w1, [x0]
  403cec:	ldr	w0, [sp, #4]
  403cf0:	orr	w1, w1, w0
  403cf4:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  403cf8:	add	x0, x0, #0x68c
  403cfc:	str	w1, [x0]
  403d00:	ldr	w0, [sp, #4]
  403d04:	mvn	w1, w0
  403d08:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  403d0c:	add	x0, x0, #0x688
  403d10:	ldr	w0, [x0]
  403d14:	and	w1, w1, w0
  403d18:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  403d1c:	add	x0, x0, #0x688
  403d20:	str	w1, [x0]
  403d24:	nop
  403d28:	add	sp, sp, #0x10
  403d2c:	ret
  403d30:	stp	x29, x30, [sp, #-64]!
  403d34:	mov	x29, sp
  403d38:	str	x0, [sp, #24]
  403d3c:	str	x1, [sp, #16]
  403d40:	b	403e0c <ferror@plt+0x1e6c>
  403d44:	mov	w1, #0x2c                  	// #44
  403d48:	ldr	x0, [sp, #16]
  403d4c:	bl	401e10 <strchr@plt>
  403d50:	str	x0, [sp, #48]
  403d54:	ldr	x0, [sp, #48]
  403d58:	cmp	x0, #0x0
  403d5c:	b.eq	403d74 <ferror@plt+0x1dd4>  // b.none
  403d60:	ldr	x1, [sp, #48]
  403d64:	ldr	x0, [sp, #16]
  403d68:	sub	x0, x1, x0
  403d6c:	str	x0, [sp, #56]
  403d70:	b	403d80 <ferror@plt+0x1de0>
  403d74:	ldr	x0, [sp, #16]
  403d78:	bl	401b90 <strlen@plt>
  403d7c:	str	x0, [sp, #56]
  403d80:	add	x0, sp, #0x28
  403d84:	mov	x2, x0
  403d88:	ldr	x1, [sp, #56]
  403d8c:	ldr	x0, [sp, #16]
  403d90:	bl	402848 <ferror@plt+0x8a8>
  403d94:	str	w0, [sp, #44]
  403d98:	ldr	w0, [sp, #44]
  403d9c:	cmp	w0, #0x0
  403da0:	b.ne	403dd0 <ferror@plt+0x1e30>  // b.any
  403da4:	ldr	x0, [sp, #56]
  403da8:	mov	w1, w0
  403dac:	ldr	x0, [sp, #56]
  403db0:	ldr	x5, [sp, #16]
  403db4:	mov	w4, w0
  403db8:	mov	w3, w1
  403dbc:	adrp	x0, 414000 <argp_failure@@Base+0x3bc4>
  403dc0:	add	x2, x0, #0x838
  403dc4:	mov	w1, #0x0                   	// #0
  403dc8:	mov	w0, #0x1                   	// #1
  403dcc:	bl	401bc0 <error@plt>
  403dd0:	ldr	w0, [sp, #40]
  403dd4:	mov	w2, w0
  403dd8:	ldr	w1, [sp, #44]
  403ddc:	ldr	x0, [sp, #24]
  403de0:	bl	403c7c <ferror@plt+0x1cdc>
  403de4:	ldr	x1, [sp, #16]
  403de8:	ldr	x0, [sp, #56]
  403dec:	add	x0, x1, x0
  403df0:	str	x0, [sp, #16]
  403df4:	ldr	x0, [sp, #48]
  403df8:	cmp	x0, #0x0
  403dfc:	b.eq	403e0c <ferror@plt+0x1e6c>  // b.none
  403e00:	ldr	x0, [sp, #16]
  403e04:	add	x0, x0, #0x1
  403e08:	str	x0, [sp, #16]
  403e0c:	ldr	x0, [sp, #16]
  403e10:	ldrb	w0, [x0]
  403e14:	cmp	w0, #0x0
  403e18:	b.ne	403d44 <ferror@plt+0x1da4>  // b.any
  403e1c:	nop
  403e20:	nop
  403e24:	ldp	x29, x30, [sp], #64
  403e28:	ret
  403e2c:	stp	x29, x30, [sp, #-32]!
  403e30:	mov	x29, sp
  403e34:	str	x0, [sp, #24]
  403e38:	str	x1, [sp, #16]
  403e3c:	ldr	x1, [sp, #16]
  403e40:	ldr	x0, [sp, #24]
  403e44:	bl	40389c <ferror@plt+0x18fc>
  403e48:	mov	w2, #0x0                   	// #0
  403e4c:	mov	w1, #0x10                  	// #16
  403e50:	ldr	x0, [sp, #24]
  403e54:	bl	403c7c <ferror@plt+0x1cdc>
  403e58:	nop
  403e5c:	ldp	x29, x30, [sp], #32
  403e60:	ret
  403e64:	stp	x29, x30, [sp, #-48]!
  403e68:	mov	x29, sp
  403e6c:	str	x0, [sp, #24]
  403e70:	ldr	x0, [sp, #24]
  403e74:	cmp	x0, #0x0
  403e78:	b.ne	403eac <ferror@plt+0x1f0c>  // b.any
  403e7c:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  403e80:	add	x0, x0, #0x3e8
  403e84:	ldr	x0, [x0]
  403e88:	cmp	x0, #0x0
  403e8c:	b.eq	403ea0 <ferror@plt+0x1f00>  // b.none
  403e90:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  403e94:	add	x0, x0, #0x3e8
  403e98:	ldr	x0, [x0]
  403e9c:	b	403ea8 <ferror@plt+0x1f08>
  403ea0:	adrp	x0, 413000 <argp_failure@@Base+0x2bc4>
  403ea4:	add	x0, x0, #0x368
  403ea8:	str	x0, [sp, #24]
  403eac:	adrp	x0, 42a000 <argp_failure@@Base+0x19bc4>
  403eb0:	add	x0, x0, #0x410
  403eb4:	str	x0, [sp, #40]
  403eb8:	b	403ee4 <ferror@plt+0x1f44>
  403ebc:	ldr	x0, [sp, #40]
  403ec0:	ldr	x0, [x0]
  403ec4:	mov	x1, x0
  403ec8:	ldr	x0, [sp, #24]
  403ecc:	bl	401d80 <strcmp@plt>
  403ed0:	cmp	w0, #0x0
  403ed4:	b.eq	403ef8 <ferror@plt+0x1f58>  // b.none
  403ed8:	ldr	x0, [sp, #40]
  403edc:	add	x0, x0, #0x18
  403ee0:	str	x0, [sp, #40]
  403ee4:	ldr	x0, [sp, #40]
  403ee8:	ldr	x0, [x0]
  403eec:	cmp	x0, #0x0
  403ef0:	b.ne	403ebc <ferror@plt+0x1f1c>  // b.any
  403ef4:	b	403efc <ferror@plt+0x1f5c>
  403ef8:	nop
  403efc:	ldr	x0, [sp, #40]
  403f00:	cmp	x0, #0x0
  403f04:	b.eq	403f18 <ferror@plt+0x1f78>  // b.none
  403f08:	ldr	x0, [sp, #40]
  403f0c:	ldr	x0, [x0, #16]
  403f10:	cmp	x0, #0x0
  403f14:	b.ne	403f30 <ferror@plt+0x1f90>  // b.any
  403f18:	ldr	x3, [sp, #24]
  403f1c:	adrp	x0, 414000 <argp_failure@@Base+0x3bc4>
  403f20:	add	x2, x0, #0x850
  403f24:	mov	w1, #0x0                   	// #0
  403f28:	mov	w0, #0x1                   	// #1
  403f2c:	bl	401bc0 <error@plt>
  403f30:	ldr	x0, [sp, #40]
  403f34:	ldr	x1, [x0, #16]
  403f38:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  403f3c:	add	x0, x0, #0x698
  403f40:	str	x1, [x0]
  403f44:	nop
  403f48:	ldp	x29, x30, [sp], #48
  403f4c:	ret
  403f50:	sub	sp, sp, #0x20
  403f54:	str	x0, [sp, #8]
  403f58:	str	x1, [sp]
  403f5c:	b	403fb8 <ferror@plt+0x2018>
  403f60:	ldr	x0, [sp, #8]
  403f64:	add	x1, x0, #0x1
  403f68:	str	x1, [sp, #8]
  403f6c:	ldrb	w0, [x0]
  403f70:	str	w0, [sp, #28]
  403f74:	ldr	w0, [sp, #28]
  403f78:	cmp	w0, #0x23
  403f7c:	b.eq	403fa8 <ferror@plt+0x2008>  // b.none
  403f80:	ldr	w0, [sp, #28]
  403f84:	cmp	w0, #0x23
  403f88:	b.gt	403fb0 <ferror@plt+0x2010>
  403f8c:	ldr	w0, [sp, #28]
  403f90:	cmp	w0, #0x9
  403f94:	b.eq	403fb8 <ferror@plt+0x2018>  // b.none
  403f98:	ldr	w0, [sp, #28]
  403f9c:	cmp	w0, #0x20
  403fa0:	b.ne	403fb0 <ferror@plt+0x2010>  // b.any
  403fa4:	b	403fb8 <ferror@plt+0x2018>
  403fa8:	mov	w0, #0x1                   	// #1
  403fac:	b	403fd0 <ferror@plt+0x2030>
  403fb0:	mov	w0, #0x0                   	// #0
  403fb4:	b	403fd0 <ferror@plt+0x2030>
  403fb8:	ldr	x0, [sp]
  403fbc:	sub	x1, x0, #0x1
  403fc0:	str	x1, [sp]
  403fc4:	cmp	x0, #0x0
  403fc8:	b.ne	403f60 <ferror@plt+0x1fc0>  // b.any
  403fcc:	mov	w0, #0x0                   	// #0
  403fd0:	add	sp, sp, #0x20
  403fd4:	ret
  403fd8:	stp	x29, x30, [sp, #-128]!
  403fdc:	mov	x29, sp
  403fe0:	str	x0, [sp, #24]
  403fe4:	str	xzr, [sp, #48]
  403fe8:	str	xzr, [sp, #40]
  403fec:	adrp	x0, 414000 <argp_failure@@Base+0x3bc4>
  403ff0:	add	x1, x0, #0x870
  403ff4:	ldr	x0, [sp, #24]
  403ff8:	bl	401c70 <fopen@plt>
  403ffc:	str	x0, [sp, #112]
  404000:	ldr	x0, [sp, #112]
  404004:	cmp	x0, #0x0
  404008:	b.ne	404028 <ferror@plt+0x2088>  // b.any
  40400c:	bl	401f40 <__errno_location@plt>
  404010:	ldr	w1, [x0]
  404014:	ldr	x3, [sp, #24]
  404018:	adrp	x0, 414000 <argp_failure@@Base+0x3bc4>
  40401c:	add	x2, x0, #0x878
  404020:	mov	w0, #0x1                   	// #1
  404024:	bl	401bc0 <error@plt>
  404028:	adrp	x0, 401000 <memcpy@plt-0xb30>
  40402c:	add	x4, x0, #0xdd0
  404030:	adrp	x0, 401000 <memcpy@plt-0xb30>
  404034:	add	x3, x0, #0xc80
  404038:	mov	x2, #0x0                   	// #0
  40403c:	mov	x1, #0x0                   	// #0
  404040:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  404044:	add	x0, x0, #0x5c0
  404048:	bl	40c7fc <_obstack_begin@@Base>
  40404c:	b	40412c <ferror@plt+0x218c>
  404050:	ldr	x0, [sp, #48]
  404054:	bl	401b90 <strlen@plt>
  404058:	str	x0, [sp, #120]
  40405c:	ldr	x0, [sp, #120]
  404060:	cmp	x0, #0x0
  404064:	b.eq	404090 <ferror@plt+0x20f0>  // b.none
  404068:	ldr	x1, [sp, #48]
  40406c:	ldr	x0, [sp, #120]
  404070:	sub	x0, x0, #0x1
  404074:	add	x0, x1, x0
  404078:	ldrb	w0, [x0]
  40407c:	cmp	w0, #0xa
  404080:	b.ne	404090 <ferror@plt+0x20f0>  // b.any
  404084:	ldr	x0, [sp, #120]
  404088:	sub	x0, x0, #0x1
  40408c:	str	x0, [sp, #120]
  404090:	ldr	x0, [sp, #120]
  404094:	cmp	x0, #0x0
  404098:	b.eq	40412c <ferror@plt+0x218c>  // b.none
  40409c:	ldr	x0, [sp, #48]
  4040a0:	ldr	x1, [sp, #120]
  4040a4:	bl	403f50 <ferror@plt+0x1fb0>
  4040a8:	cmp	w0, #0x0
  4040ac:	b.eq	4040b4 <ferror@plt+0x2114>  // b.none
  4040b0:	b	40412c <ferror@plt+0x218c>
  4040b4:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  4040b8:	add	x0, x0, #0x5c0
  4040bc:	str	x0, [sp, #72]
  4040c0:	ldr	x0, [sp, #120]
  4040c4:	str	x0, [sp, #64]
  4040c8:	ldr	x0, [sp, #72]
  4040cc:	str	x0, [sp, #56]
  4040d0:	ldr	x0, [sp, #56]
  4040d4:	ldr	x1, [x0, #32]
  4040d8:	ldr	x0, [sp, #56]
  4040dc:	ldr	x0, [x0, #24]
  4040e0:	sub	x0, x1, x0
  4040e4:	mov	x1, x0
  4040e8:	ldr	x0, [sp, #64]
  4040ec:	cmp	x1, x0
  4040f0:	b.cs	404100 <ferror@plt+0x2160>  // b.hs, b.nlast
  4040f4:	ldr	x1, [sp, #64]
  4040f8:	ldr	x0, [sp, #72]
  4040fc:	bl	40c8c4 <_obstack_newchunk@@Base>
  404100:	ldr	x0, [sp, #72]
  404104:	ldr	x0, [x0, #24]
  404108:	ldr	x1, [sp, #48]
  40410c:	ldr	x2, [sp, #64]
  404110:	bl	401b30 <memcpy@plt>
  404114:	ldr	x0, [sp, #72]
  404118:	ldr	x1, [x0, #24]
  40411c:	ldr	x0, [sp, #64]
  404120:	add	x1, x1, x0
  404124:	ldr	x0, [sp, #72]
  404128:	str	x1, [x0, #24]
  40412c:	add	x1, sp, #0x28
  404130:	add	x0, sp, #0x30
  404134:	ldr	x2, [sp, #112]
  404138:	bl	401dc0 <getline@plt>
  40413c:	cmp	x0, #0x0
  404140:	b.gt	404050 <ferror@plt+0x20b0>
  404144:	ldr	x0, [sp, #48]
  404148:	bl	401dd0 <free@plt>
  40414c:	ldr	x0, [sp, #112]
  404150:	bl	401c50 <fclose@plt>
  404154:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  404158:	add	x0, x0, #0x5c0
  40415c:	str	x0, [sp, #104]
  404160:	ldr	x0, [sp, #104]
  404164:	str	x0, [sp, #96]
  404168:	ldr	x0, [sp, #96]
  40416c:	ldr	x1, [x0, #32]
  404170:	ldr	x0, [sp, #96]
  404174:	ldr	x0, [x0, #24]
  404178:	sub	x0, x1, x0
  40417c:	cmp	x0, #0x0
  404180:	b.ne	404190 <ferror@plt+0x21f0>  // b.any
  404184:	mov	x1, #0x1                   	// #1
  404188:	ldr	x0, [sp, #104]
  40418c:	bl	40c8c4 <_obstack_newchunk@@Base>
  404190:	ldr	x0, [sp, #104]
  404194:	ldr	x0, [x0, #24]
  404198:	add	x2, x0, #0x1
  40419c:	ldr	x1, [sp, #104]
  4041a0:	str	x2, [x1, #24]
  4041a4:	strb	wzr, [x0]
  4041a8:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  4041ac:	add	x0, x0, #0x5c0
  4041b0:	str	x0, [sp, #88]
  4041b4:	ldr	x0, [sp, #88]
  4041b8:	ldr	x0, [x0, #16]
  4041bc:	str	x0, [sp, #80]
  4041c0:	ldr	x0, [sp, #88]
  4041c4:	ldr	x0, [x0, #24]
  4041c8:	ldr	x1, [sp, #80]
  4041cc:	cmp	x1, x0
  4041d0:	b.ne	4041e4 <ferror@plt+0x2244>  // b.any
  4041d4:	ldr	x0, [sp, #88]
  4041d8:	ldrb	w1, [x0, #80]
  4041dc:	orr	w1, w1, #0x2
  4041e0:	strb	w1, [x0, #80]
  4041e4:	ldr	x0, [sp, #88]
  4041e8:	ldr	x0, [x0, #24]
  4041ec:	mov	x1, x0
  4041f0:	ldr	x0, [sp, #88]
  4041f4:	ldr	x0, [x0, #48]
  4041f8:	add	x1, x1, x0
  4041fc:	ldr	x0, [sp, #88]
  404200:	ldr	x0, [x0, #48]
  404204:	mvn	x0, x0
  404208:	and	x0, x1, x0
  40420c:	mov	x1, x0
  404210:	ldr	x0, [sp, #88]
  404214:	str	x1, [x0, #24]
  404218:	ldr	x0, [sp, #88]
  40421c:	ldr	x1, [x0, #24]
  404220:	ldr	x0, [sp, #88]
  404224:	ldr	x0, [x0, #8]
  404228:	sub	x0, x1, x0
  40422c:	mov	x2, x0
  404230:	ldr	x0, [sp, #88]
  404234:	ldr	x1, [x0, #32]
  404238:	ldr	x0, [sp, #88]
  40423c:	ldr	x0, [x0, #8]
  404240:	sub	x0, x1, x0
  404244:	cmp	x2, x0
  404248:	b.ls	40425c <ferror@plt+0x22bc>  // b.plast
  40424c:	ldr	x0, [sp, #88]
  404250:	ldr	x1, [x0, #32]
  404254:	ldr	x0, [sp, #88]
  404258:	str	x1, [x0, #24]
  40425c:	ldr	x0, [sp, #88]
  404260:	ldr	x1, [x0, #24]
  404264:	ldr	x0, [sp, #88]
  404268:	str	x1, [x0, #16]
  40426c:	ldr	x1, [sp, #80]
  404270:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  404274:	add	x0, x0, #0x698
  404278:	str	x1, [x0]
  40427c:	nop
  404280:	ldp	x29, x30, [sp], #128
  404284:	ret
  404288:	sub	sp, sp, #0x10
  40428c:	str	x0, [sp, #8]
  404290:	ldr	x0, [sp, #8]
  404294:	cmp	x0, #0x0
  404298:	b.eq	40430c <ferror@plt+0x236c>  // b.none
  40429c:	ldr	x0, [sp, #8]
  4042a0:	ldr	w0, [x0, #8]
  4042a4:	cmp	w0, #0x0
  4042a8:	b.ne	40430c <ferror@plt+0x236c>  // b.any
  4042ac:	ldr	x0, [sp, #8]
  4042b0:	mov	w1, #0x2                   	// #2
  4042b4:	str	w1, [x0, #8]
  4042b8:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  4042bc:	add	x0, x0, #0x698
  4042c0:	ldr	x1, [x0]
  4042c4:	ldr	x0, [sp, #8]
  4042c8:	str	x1, [x0, #24]
  4042cc:	ldr	x0, [sp, #8]
  4042d0:	ldr	w1, [x0, #80]
  4042d4:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  4042d8:	add	x0, x0, #0x68c
  4042dc:	ldr	w0, [x0]
  4042e0:	orr	w1, w1, w0
  4042e4:	ldr	x0, [sp, #8]
  4042e8:	str	w1, [x0, #80]
  4042ec:	ldr	x0, [sp, #8]
  4042f0:	ldr	w1, [x0, #84]
  4042f4:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  4042f8:	add	x0, x0, #0x688
  4042fc:	ldr	w0, [x0]
  404300:	orr	w1, w1, w0
  404304:	ldr	x0, [sp, #8]
  404308:	str	w1, [x0, #84]
  40430c:	nop
  404310:	add	sp, sp, #0x10
  404314:	ret
  404318:	stp	x29, x30, [sp, #-64]!
  40431c:	mov	x29, sp
  404320:	str	w0, [sp, #44]
  404324:	str	x1, [sp, #32]
  404328:	str	x2, [sp, #24]
  40432c:	ldr	x0, [sp, #24]
  404330:	ldr	x0, [x0, #40]
  404334:	ldr	x0, [x0]
  404338:	str	x0, [sp, #56]
  40433c:	ldr	w1, [sp, #44]
  404340:	mov	w0, #0x3                   	// #3
  404344:	movk	w0, #0x100, lsl #16
  404348:	cmp	w1, w0
  40434c:	b.eq	4044e8 <ferror@plt+0x2548>  // b.none
  404350:	ldr	w1, [sp, #44]
  404354:	mov	w0, #0x3                   	// #3
  404358:	movk	w0, #0x100, lsl #16
  40435c:	cmp	w1, w0
  404360:	b.gt	40465c <ferror@plt+0x26bc>
  404364:	ldr	w0, [sp, #44]
  404368:	cmp	w0, #0x103
  40436c:	b.eq	404648 <ferror@plt+0x26a8>  // b.none
  404370:	ldr	w0, [sp, #44]
  404374:	cmp	w0, #0x103
  404378:	b.gt	40465c <ferror@plt+0x26bc>
  40437c:	ldr	w0, [sp, #44]
  404380:	cmp	w0, #0x102
  404384:	b.eq	404634 <ferror@plt+0x2694>  // b.none
  404388:	ldr	w0, [sp, #44]
  40438c:	cmp	w0, #0x102
  404390:	b.gt	40465c <ferror@plt+0x26bc>
  404394:	ldr	w0, [sp, #44]
  404398:	cmp	w0, #0x101
  40439c:	b.eq	4045fc <ferror@plt+0x265c>  // b.none
  4043a0:	ldr	w0, [sp, #44]
  4043a4:	cmp	w0, #0x101
  4043a8:	b.gt	40465c <ferror@plt+0x26bc>
  4043ac:	ldr	w0, [sp, #44]
  4043b0:	cmp	w0, #0x100
  4043b4:	b.eq	4045ec <ferror@plt+0x264c>  // b.none
  4043b8:	ldr	w0, [sp, #44]
  4043bc:	cmp	w0, #0x100
  4043c0:	b.gt	40465c <ferror@plt+0x26bc>
  4043c4:	ldr	w0, [sp, #44]
  4043c8:	cmp	w0, #0x76
  4043cc:	b.eq	4045cc <ferror@plt+0x262c>  // b.none
  4043d0:	ldr	w0, [sp, #44]
  4043d4:	cmp	w0, #0x76
  4043d8:	b.gt	40465c <ferror@plt+0x26bc>
  4043dc:	ldr	w0, [sp, #44]
  4043e0:	cmp	w0, #0x73
  4043e4:	b.eq	40459c <ferror@plt+0x25fc>  // b.none
  4043e8:	ldr	w0, [sp, #44]
  4043ec:	cmp	w0, #0x73
  4043f0:	b.gt	40465c <ferror@plt+0x26bc>
  4043f4:	ldr	w0, [sp, #44]
  4043f8:	cmp	w0, #0x70
  4043fc:	b.eq	40455c <ferror@plt+0x25bc>  // b.none
  404400:	ldr	w0, [sp, #44]
  404404:	cmp	w0, #0x70
  404408:	b.gt	40465c <ferror@plt+0x26bc>
  40440c:	ldr	w0, [sp, #44]
  404410:	cmp	w0, #0x6d
  404414:	b.eq	40454c <ferror@plt+0x25ac>  // b.none
  404418:	ldr	w0, [sp, #44]
  40441c:	cmp	w0, #0x6d
  404420:	b.gt	40465c <ferror@plt+0x26bc>
  404424:	ldr	w0, [sp, #44]
  404428:	cmp	w0, #0x6c
  40442c:	b.eq	4045ac <ferror@plt+0x260c>  // b.none
  404430:	ldr	w0, [sp, #44]
  404434:	cmp	w0, #0x6c
  404438:	b.gt	40465c <ferror@plt+0x26bc>
  40443c:	ldr	w0, [sp, #44]
  404440:	cmp	w0, #0x69
  404444:	b.eq	404500 <ferror@plt+0x2560>  // b.none
  404448:	ldr	w0, [sp, #44]
  40444c:	cmp	w0, #0x69
  404450:	b.gt	40465c <ferror@plt+0x26bc>
  404454:	ldr	w0, [sp, #44]
  404458:	cmp	w0, #0x64
  40445c:	b.eq	40455c <ferror@plt+0x25bc>  // b.none
  404460:	ldr	w0, [sp, #44]
  404464:	cmp	w0, #0x64
  404468:	b.gt	40465c <ferror@plt+0x26bc>
  40446c:	ldr	w0, [sp, #44]
  404470:	cmp	w0, #0x62
  404474:	b.eq	40456c <ferror@plt+0x25cc>  // b.none
  404478:	ldr	w0, [sp, #44]
  40447c:	cmp	w0, #0x62
  404480:	b.gt	40465c <ferror@plt+0x26bc>
  404484:	ldr	w0, [sp, #44]
  404488:	cmp	w0, #0x61
  40448c:	b.eq	404528 <ferror@plt+0x2588>  // b.none
  404490:	ldr	w0, [sp, #44]
  404494:	cmp	w0, #0x61
  404498:	b.gt	40465c <ferror@plt+0x26bc>
  40449c:	ldr	w0, [sp, #44]
  4044a0:	cmp	w0, #0x4d
  4044a4:	b.eq	40458c <ferror@plt+0x25ec>  // b.none
  4044a8:	ldr	w0, [sp, #44]
  4044ac:	cmp	w0, #0x4d
  4044b0:	b.gt	40465c <ferror@plt+0x26bc>
  4044b4:	ldr	w0, [sp, #44]
  4044b8:	cmp	w0, #0x46
  4044bc:	b.eq	40457c <ferror@plt+0x25dc>  // b.none
  4044c0:	ldr	w0, [sp, #44]
  4044c4:	cmp	w0, #0x46
  4044c8:	b.gt	40465c <ferror@plt+0x26bc>
  4044cc:	ldr	w0, [sp, #44]
  4044d0:	cmp	w0, #0x41
  4044d4:	b.eq	40453c <ferror@plt+0x259c>  // b.none
  4044d8:	ldr	w0, [sp, #44]
  4044dc:	cmp	w0, #0x42
  4044e0:	b.eq	40456c <ferror@plt+0x25cc>  // b.none
  4044e4:	b	40465c <ferror@plt+0x26bc>
  4044e8:	ldr	x0, [sp, #24]
  4044ec:	ldr	x0, [x0, #48]
  4044f0:	ldr	x1, [sp, #24]
  4044f4:	ldr	x1, [x1, #40]
  4044f8:	str	x1, [x0]
  4044fc:	b	404664 <ferror@plt+0x26c4>
  404500:	ldr	x0, [sp, #56]
  404504:	bl	404288 <ferror@plt+0x22e8>
  404508:	ldr	x0, [sp, #32]
  40450c:	bl	403608 <ferror@plt+0x1668>
  404510:	str	x0, [sp, #56]
  404514:	ldr	x0, [sp, #24]
  404518:	ldr	x0, [x0, #40]
  40451c:	ldr	x1, [sp, #56]
  404520:	str	x1, [x0]
  404524:	b	404664 <ferror@plt+0x26c4>
  404528:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  40452c:	add	x0, x0, #0x6a0
  404530:	mov	w1, #0x1                   	// #1
  404534:	str	w1, [x0]
  404538:	b	404664 <ferror@plt+0x26c4>
  40453c:	ldr	x1, [sp, #32]
  404540:	ldr	x0, [sp, #56]
  404544:	bl	403754 <ferror@plt+0x17b4>
  404548:	b	404664 <ferror@plt+0x26c4>
  40454c:	ldr	x1, [sp, #32]
  404550:	ldr	x0, [sp, #56]
  404554:	bl	4037f8 <ferror@plt+0x1858>
  404558:	b	404664 <ferror@plt+0x26c4>
  40455c:	ldr	x1, [sp, #32]
  404560:	ldr	x0, [sp, #56]
  404564:	bl	403e2c <ferror@plt+0x1e8c>
  404568:	b	404664 <ferror@plt+0x26c4>
  40456c:	ldr	x1, [sp, #32]
  404570:	ldr	x0, [sp, #56]
  404574:	bl	403940 <ferror@plt+0x19a0>
  404578:	b	404664 <ferror@plt+0x26c4>
  40457c:	ldr	x1, [sp, #32]
  404580:	ldr	x0, [sp, #56]
  404584:	bl	403d30 <ferror@plt+0x1d90>
  404588:	b	404664 <ferror@plt+0x26c4>
  40458c:	ldr	x1, [sp, #32]
  404590:	ldr	x0, [sp, #56]
  404594:	bl	4039e4 <ferror@plt+0x1a44>
  404598:	b	404664 <ferror@plt+0x26c4>
  40459c:	adrp	x0, 413000 <argp_failure@@Base+0x2bc4>
  4045a0:	add	x0, x0, #0xbe0
  4045a4:	bl	403e64 <ferror@plt+0x1ec4>
  4045a8:	b	404664 <ferror@plt+0x26c4>
  4045ac:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  4045b0:	add	x0, x0, #0x6ac
  4045b4:	ldr	w0, [x0]
  4045b8:	add	w1, w0, #0x1
  4045bc:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  4045c0:	add	x0, x0, #0x6ac
  4045c4:	str	w1, [x0]
  4045c8:	b	404664 <ferror@plt+0x26c4>
  4045cc:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  4045d0:	add	x0, x0, #0x6a8
  4045d4:	ldr	w0, [x0]
  4045d8:	add	w1, w0, #0x1
  4045dc:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  4045e0:	add	x0, x0, #0x6a8
  4045e4:	str	w1, [x0]
  4045e8:	b	404664 <ferror@plt+0x26c4>
  4045ec:	ldr	x1, [sp, #32]
  4045f0:	ldr	x0, [sp, #56]
  4045f4:	bl	403ae0 <ferror@plt+0x1b40>
  4045f8:	b	404664 <ferror@plt+0x26c4>
  4045fc:	ldr	x0, [sp, #32]
  404600:	cmp	x0, #0x0
  404604:	b.eq	404628 <ferror@plt+0x2688>  // b.none
  404608:	ldr	x0, [sp, #32]
  40460c:	ldrb	w0, [x0]
  404610:	cmp	w0, #0x40
  404614:	b.ne	404628 <ferror@plt+0x2688>  // b.any
  404618:	ldr	x0, [sp, #32]
  40461c:	add	x0, x0, #0x1
  404620:	bl	403fd8 <ferror@plt+0x2038>
  404624:	b	404664 <ferror@plt+0x26c4>
  404628:	ldr	x0, [sp, #32]
  40462c:	bl	403e64 <ferror@plt+0x1ec4>
  404630:	b	404664 <ferror@plt+0x26c4>
  404634:	mov	w2, #0x0                   	// #0
  404638:	mov	w1, #0x41                  	// #65
  40463c:	ldr	x0, [sp, #56]
  404640:	bl	403c7c <ferror@plt+0x1cdc>
  404644:	b	404664 <ferror@plt+0x26c4>
  404648:	mov	w2, #0x1                   	// #1
  40464c:	mov	w1, #0x1                   	// #1
  404650:	ldr	x0, [sp, #56]
  404654:	bl	403c7c <ferror@plt+0x1cdc>
  404658:	b	404664 <ferror@plt+0x26c4>
  40465c:	mov	w0, #0x7                   	// #7
  404660:	b	404668 <ferror@plt+0x26c8>
  404664:	mov	w0, #0x0                   	// #0
  404668:	ldp	x29, x30, [sp], #64
  40466c:	ret
  404670:	stp	x29, x30, [sp, #-64]!
  404674:	mov	x29, sp
  404678:	str	w0, [sp, #44]
  40467c:	str	x1, [sp, #32]
  404680:	str	x2, [sp, #24]
  404684:	ldr	w1, [sp, #44]
  404688:	mov	w0, #0x4                   	// #4
  40468c:	movk	w0, #0x200, lsl #16
  404690:	cmp	w1, w0
  404694:	b.eq	4046a4 <ferror@plt+0x2704>  // b.none
  404698:	ldr	x0, [sp, #32]
  40469c:	str	x0, [sp, #56]
  4046a0:	b	4046b4 <ferror@plt+0x2714>
  4046a4:	adrp	x0, 414000 <argp_failure@@Base+0x3bc4>
  4046a8:	add	x0, x0, #0x898
  4046ac:	bl	402344 <ferror@plt+0x3a4>
  4046b0:	str	x0, [sp, #56]
  4046b4:	ldr	x0, [sp, #56]
  4046b8:	ldp	x29, x30, [sp], #64
  4046bc:	ret
  4046c0:	stp	x29, x30, [sp, #-48]!
  4046c4:	mov	x29, sp
  4046c8:	str	x0, [sp, #24]
  4046cc:	str	x1, [sp, #16]
  4046d0:	ldr	x0, [sp, #24]
  4046d4:	str	x0, [sp, #40]
  4046d8:	ldr	x0, [sp, #16]
  4046dc:	str	x0, [sp, #32]
  4046e0:	ldr	x0, [sp, #40]
  4046e4:	ldr	x2, [x0]
  4046e8:	ldr	x0, [sp, #32]
  4046ec:	ldr	x0, [x0]
  4046f0:	mov	x1, x0
  4046f4:	mov	x0, x2
  4046f8:	bl	401d80 <strcmp@plt>
  4046fc:	ldp	x29, x30, [sp], #48
  404700:	ret
  404704:	stp	x29, x30, [sp, #-80]!
  404708:	mov	x29, sp
  40470c:	str	w0, [sp, #28]
  404710:	str	x1, [sp, #16]
  404714:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  404718:	add	x0, x0, #0x680
  40471c:	ldr	x0, [x0]
  404720:	str	x0, [sp, #40]
  404724:	mov	x0, #0x0                   	// #0
  404728:	bl	403e64 <ferror@plt+0x1ec4>
  40472c:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  404730:	add	x0, x0, #0x6d8
  404734:	adrp	x1, 414000 <argp_failure@@Base+0x3bc4>
  404738:	add	x1, x1, #0x8b0
  40473c:	str	x1, [x0]
  404740:	adrp	x0, 42a000 <argp_failure@@Base+0x19bc4>
  404744:	add	x1, x0, #0x890
  404748:	adrp	x0, 414000 <argp_failure@@Base+0x3bc4>
  40474c:	add	x0, x0, #0x8c8
  404750:	bl	40b308 <argp_usage@@Base+0x164>
  404754:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  404758:	add	x1, x0, #0x580
  40475c:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  404760:	add	x0, x0, #0x490
  404764:	mov	x2, x1
  404768:	mov	x3, x0
  40476c:	ldp	x0, x1, [x3]
  404770:	stp	x0, x1, [x2]
  404774:	ldp	x0, x1, [x3, #16]
  404778:	stp	x0, x1, [x2, #16]
  40477c:	adrp	x0, 42a000 <argp_failure@@Base+0x19bc4>
  404780:	add	x0, x0, #0x8a0
  404784:	adrp	x1, 42b000 <argp_failure@@Base+0x1abc4>
  404788:	add	x1, x1, #0x580
  40478c:	str	x1, [x0, #32]
  404790:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  404794:	add	x0, x0, #0x3f0
  404798:	ldr	x1, [x0]
  40479c:	adrp	x0, 42a000 <argp_failure@@Base+0x19bc4>
  4047a0:	add	x0, x0, #0x8a0
  4047a4:	str	x1, [x0, #16]
  4047a8:	add	x1, sp, #0x28
  4047ac:	add	x0, sp, #0x34
  4047b0:	mov	x5, x1
  4047b4:	mov	x4, x0
  4047b8:	mov	w3, #0x8                   	// #8
  4047bc:	ldr	x2, [sp, #16]
  4047c0:	ldr	w1, [sp, #28]
  4047c4:	adrp	x0, 42a000 <argp_failure@@Base+0x19bc4>
  4047c8:	add	x0, x0, #0x8a0
  4047cc:	bl	40af28 <argp_parse@@Base>
  4047d0:	ldr	x0, [sp, #40]
  4047d4:	bl	404288 <ferror@plt+0x22e8>
  4047d8:	ldr	w0, [sp, #52]
  4047dc:	ldr	w1, [sp, #28]
  4047e0:	cmp	w1, w0
  4047e4:	b.le	40483c <ferror@plt+0x289c>
  4047e8:	ldr	w0, [sp, #52]
  4047ec:	ldr	w1, [sp, #28]
  4047f0:	sub	w3, w1, w0
  4047f4:	ldr	w0, [sp, #52]
  4047f8:	sxtw	x0, w0
  4047fc:	lsl	x0, x0, #3
  404800:	ldr	x1, [sp, #16]
  404804:	add	x1, x1, x0
  404808:	add	x0, sp, #0x28
  40480c:	mov	x2, x1
  404810:	mov	w1, w3
  404814:	bl	408d68 <ferror@plt+0x6dc8>
  404818:	cmp	w0, #0x0
  40481c:	b.ne	404834 <ferror@plt+0x2894>  // b.any
  404820:	adrp	x0, 414000 <argp_failure@@Base+0x3bc4>
  404824:	add	x2, x0, #0x8d8
  404828:	mov	w1, #0x0                   	// #0
  40482c:	mov	w0, #0x1                   	// #1
  404830:	bl	401bc0 <error@plt>
  404834:	ldr	x0, [sp, #40]
  404838:	bl	404288 <ferror@plt+0x22e8>
  40483c:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  404840:	add	x0, x0, #0x680
  404844:	ldr	x0, [x0]
  404848:	cmp	x0, #0x0
  40484c:	b.ne	404a34 <ferror@plt+0x2a94>  // b.any
  404850:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  404854:	add	x0, x0, #0x4b0
  404858:	ldr	x0, [x0]
  40485c:	blr	x0
  404860:	str	x0, [sp, #72]
  404864:	ldr	x0, [sp, #72]
  404868:	str	x0, [sp, #64]
  40486c:	ldr	x0, [sp, #64]
  404870:	cmp	x0, #0x0
  404874:	b.ne	4049e4 <ferror@plt+0x2a44>  // b.any
  404878:	adrp	x0, 414000 <argp_failure@@Base+0x3bc4>
  40487c:	add	x2, x0, #0x8f0
  404880:	mov	w1, #0x0                   	// #0
  404884:	mov	w0, #0x1                   	// #1
  404888:	bl	401bc0 <error@plt>
  40488c:	b	4049e4 <ferror@plt+0x2a44>
  404890:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  404894:	add	x0, x0, #0x680
  404898:	ldr	x2, [x0]
  40489c:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  4048a0:	add	x0, x0, #0x690
  4048a4:	ldr	w0, [x0]
  4048a8:	add	w1, w0, #0x1
  4048ac:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  4048b0:	add	x0, x0, #0x690
  4048b4:	str	w1, [x0]
  4048b8:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  4048bc:	add	x0, x0, #0x690
  4048c0:	ldr	w0, [x0]
  4048c4:	sxtw	x1, w0
  4048c8:	mov	x0, x1
  4048cc:	lsl	x0, x0, #1
  4048d0:	add	x0, x0, x1
  4048d4:	lsl	x0, x0, #2
  4048d8:	sub	x0, x0, x1
  4048dc:	lsl	x0, x0, #3
  4048e0:	mov	x1, x0
  4048e4:	mov	x0, x2
  4048e8:	bl	401d10 <realloc@plt>
  4048ec:	mov	x1, x0
  4048f0:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  4048f4:	add	x0, x0, #0x680
  4048f8:	str	x1, [x0]
  4048fc:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  404900:	add	x0, x0, #0x680
  404904:	ldr	x0, [x0]
  404908:	cmp	x0, #0x0
  40490c:	b.ne	404928 <ferror@plt+0x2988>  // b.any
  404910:	bl	401f40 <__errno_location@plt>
  404914:	ldr	w1, [x0]
  404918:	adrp	x0, 414000 <argp_failure@@Base+0x3bc4>
  40491c:	add	x2, x0, #0x688
  404920:	mov	w0, #0x1                   	// #1
  404924:	bl	401bc0 <error@plt>
  404928:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  40492c:	add	x0, x0, #0x680
  404930:	ldr	x2, [x0]
  404934:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  404938:	add	x0, x0, #0x690
  40493c:	ldr	w0, [x0]
  404940:	sxtw	x1, w0
  404944:	mov	x0, x1
  404948:	lsl	x0, x0, #1
  40494c:	add	x0, x0, x1
  404950:	lsl	x0, x0, #2
  404954:	sub	x0, x0, x1
  404958:	lsl	x0, x0, #3
  40495c:	sub	x0, x0, #0x58
  404960:	add	x0, x2, x0
  404964:	str	x0, [sp, #56]
  404968:	ldr	x2, [sp, #56]
  40496c:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  404970:	add	x1, x0, #0x528
  404974:	mov	x0, x2
  404978:	ldp	x2, x3, [x1]
  40497c:	stp	x2, x3, [x0]
  404980:	ldp	x2, x3, [x1, #16]
  404984:	stp	x2, x3, [x0, #16]
  404988:	ldp	x2, x3, [x1, #32]
  40498c:	stp	x2, x3, [x0, #32]
  404990:	ldp	x2, x3, [x1, #48]
  404994:	stp	x2, x3, [x0, #48]
  404998:	ldp	x2, x3, [x1, #64]
  40499c:	stp	x2, x3, [x0, #64]
  4049a0:	ldr	x1, [x1, #80]
  4049a4:	str	x1, [x0, #80]
  4049a8:	ldr	x0, [sp, #72]
  4049ac:	ldr	x1, [x0, #8]
  4049b0:	ldr	x0, [sp, #56]
  4049b4:	str	x1, [x0]
  4049b8:	ldr	x0, [sp, #56]
  4049bc:	mov	w1, #0x2                   	// #2
  4049c0:	str	w1, [x0, #8]
  4049c4:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  4049c8:	add	x0, x0, #0x698
  4049cc:	ldr	x1, [x0]
  4049d0:	ldr	x0, [sp, #56]
  4049d4:	str	x1, [x0, #24]
  4049d8:	ldr	x0, [sp, #72]
  4049dc:	add	x0, x0, #0x10
  4049e0:	str	x0, [sp, #72]
  4049e4:	ldr	x0, [sp, #72]
  4049e8:	ldr	w0, [x0]
  4049ec:	cmp	w0, #0x0
  4049f0:	b.ne	404890 <ferror@plt+0x28f0>  // b.any
  4049f4:	ldr	x0, [sp, #72]
  4049f8:	ldr	x0, [x0, #8]
  4049fc:	cmp	x0, #0x0
  404a00:	b.ne	404890 <ferror@plt+0x28f0>  // b.any
  404a04:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  404a08:	add	x0, x0, #0x680
  404a0c:	ldr	x4, [x0]
  404a10:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  404a14:	add	x0, x0, #0x690
  404a18:	ldr	w0, [x0]
  404a1c:	sxtw	x1, w0
  404a20:	adrp	x0, 404000 <ferror@plt+0x2060>
  404a24:	add	x3, x0, #0x6c0
  404a28:	mov	x2, #0x58                  	// #88
  404a2c:	mov	x0, x4
  404a30:	bl	401c10 <qsort@plt>
  404a34:	nop
  404a38:	ldp	x29, x30, [sp], #80
  404a3c:	ret
  404a40:	stp	x29, x30, [sp, #-32]!
  404a44:	mov	x29, sp
  404a48:	str	x0, [sp, #24]
  404a4c:	strb	w1, [sp, #23]
  404a50:	ldrb	w0, [sp, #23]
  404a54:	cmp	w0, #0x9
  404a58:	b.eq	404a78 <ferror@plt+0x2ad8>  // b.none
  404a5c:	cmp	w0, #0xa
  404a60:	b.ne	404ab4 <ferror@plt+0x2b14>  // b.any
  404a64:	adrp	x0, 42a000 <argp_failure@@Base+0x19bc4>
  404a68:	add	x0, x0, #0x8d8
  404a6c:	ldr	x0, [x0]
  404a70:	str	wzr, [x0]
  404a74:	b	404acc <ferror@plt+0x2b2c>
  404a78:	adrp	x0, 42a000 <argp_failure@@Base+0x19bc4>
  404a7c:	add	x0, x0, #0x8d8
  404a80:	ldr	x0, [x0]
  404a84:	ldr	w0, [x0]
  404a88:	add	w1, w0, #0x7
  404a8c:	cmp	w0, #0x0
  404a90:	csel	w0, w1, w0, lt  // lt = tstop
  404a94:	asr	w0, w0, #3
  404a98:	add	w1, w0, #0x1
  404a9c:	adrp	x0, 42a000 <argp_failure@@Base+0x19bc4>
  404aa0:	add	x0, x0, #0x8d8
  404aa4:	ldr	x0, [x0]
  404aa8:	lsl	w1, w1, #3
  404aac:	str	w1, [x0]
  404ab0:	b	404acc <ferror@plt+0x2b2c>
  404ab4:	adrp	x0, 42a000 <argp_failure@@Base+0x19bc4>
  404ab8:	add	x0, x0, #0x8d8
  404abc:	ldr	x0, [x0]
  404ac0:	ldr	w1, [x0]
  404ac4:	add	w1, w1, #0x1
  404ac8:	str	w1, [x0]
  404acc:	ldrb	w2, [sp, #23]
  404ad0:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  404ad4:	add	x0, x0, #0x6c0
  404ad8:	ldr	x0, [x0]
  404adc:	mov	x1, x0
  404ae0:	mov	w0, w2
  404ae4:	bl	401bf0 <putc@plt>
  404ae8:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  404aec:	add	x0, x0, #0x6b0
  404af0:	mov	w1, #0x1                   	// #1
  404af4:	str	w1, [x0]
  404af8:	nop
  404afc:	ldp	x29, x30, [sp], #32
  404b00:	ret
  404b04:	stp	x29, x30, [sp, #-32]!
  404b08:	mov	x29, sp
  404b0c:	str	x0, [sp, #24]
  404b10:	str	x1, [sp, #16]
  404b14:	b	404b34 <ferror@plt+0x2b94>
  404b18:	ldr	x0, [sp, #16]
  404b1c:	add	x1, x0, #0x1
  404b20:	str	x1, [sp, #16]
  404b24:	ldrb	w0, [x0]
  404b28:	mov	w1, w0
  404b2c:	ldr	x0, [sp, #24]
  404b30:	bl	404a40 <ferror@plt+0x2aa0>
  404b34:	ldr	x0, [sp, #16]
  404b38:	ldrb	w0, [x0]
  404b3c:	cmp	w0, #0x0
  404b40:	b.ne	404b18 <ferror@plt+0x2b78>  // b.any
  404b44:	nop
  404b48:	nop
  404b4c:	ldp	x29, x30, [sp], #32
  404b50:	ret
  404b54:	stp	x29, x30, [sp, #-64]!
  404b58:	mov	x29, sp
  404b5c:	str	x0, [sp, #40]
  404b60:	str	w1, [sp, #36]
  404b64:	str	x2, [sp, #24]
  404b68:	str	w3, [sp, #32]
  404b6c:	ldr	w0, [sp, #36]
  404b70:	cmp	w0, #0x0
  404b74:	b.le	404d28 <ferror@plt+0x2d88>
  404b78:	ldr	x0, [sp, #24]
  404b7c:	ldr	x0, [x0]
  404b80:	str	x0, [sp, #48]
  404b84:	ldr	x0, [sp, #48]
  404b88:	ldrb	w0, [x0]
  404b8c:	cmp	w0, #0x25
  404b90:	b.eq	404ba4 <ferror@plt+0x2c04>  // b.none
  404b94:	adrp	x0, 414000 <argp_failure@@Base+0x3bc4>
  404b98:	add	x0, x0, #0xca0
  404b9c:	str	x0, [sp, #56]
  404ba0:	b	404d34 <ferror@plt+0x2d94>
  404ba4:	ldr	x0, [sp, #48]
  404ba8:	add	x0, x0, #0x1
  404bac:	str	x0, [sp, #48]
  404bb0:	ldr	x0, [sp, #48]
  404bb4:	ldrb	w0, [x0]
  404bb8:	cmp	w0, #0x23
  404bbc:	b.ne	404bdc <ferror@plt+0x2c3c>  // b.any
  404bc0:	ldr	x0, [sp, #48]
  404bc4:	add	x0, x0, #0x1
  404bc8:	str	x0, [sp, #48]
  404bcc:	b	404bdc <ferror@plt+0x2c3c>
  404bd0:	ldr	x0, [sp, #48]
  404bd4:	add	x0, x0, #0x1
  404bd8:	str	x0, [sp, #48]
  404bdc:	bl	401d90 <__ctype_b_loc@plt>
  404be0:	ldr	x1, [x0]
  404be4:	ldr	x0, [sp, #48]
  404be8:	ldrb	w0, [x0]
  404bec:	and	x0, x0, #0xff
  404bf0:	lsl	x0, x0, #1
  404bf4:	add	x0, x1, x0
  404bf8:	ldrh	w0, [x0]
  404bfc:	and	w0, w0, #0x800
  404c00:	cmp	w0, #0x0
  404c04:	b.ne	404bd0 <ferror@plt+0x2c30>  // b.any
  404c08:	ldr	x0, [sp, #48]
  404c0c:	ldrb	w0, [x0]
  404c10:	cmp	w0, #0x68
  404c14:	b.eq	404c28 <ferror@plt+0x2c88>  // b.none
  404c18:	ldr	x0, [sp, #48]
  404c1c:	ldrb	w0, [x0]
  404c20:	cmp	w0, #0x48
  404c24:	b.ne	404c48 <ferror@plt+0x2ca8>  // b.any
  404c28:	ldr	x0, [sp, #48]
  404c2c:	add	x0, x0, #0x1
  404c30:	ldrb	w0, [x0]
  404c34:	cmp	w0, #0x0
  404c38:	b.eq	404c48 <ferror@plt+0x2ca8>  // b.none
  404c3c:	ldr	x0, [sp, #48]
  404c40:	add	x0, x0, #0x1
  404c44:	str	x0, [sp, #48]
  404c48:	ldr	x0, [sp, #48]
  404c4c:	ldrb	w0, [x0]
  404c50:	sub	w0, w0, #0x48
  404c54:	cmp	w0, #0x30
  404c58:	cset	w1, hi  // hi = pmore
  404c5c:	and	w1, w1, #0xff
  404c60:	cmp	w1, #0x0
  404c64:	b.ne	404cc4 <ferror@plt+0x2d24>  // b.any
  404c68:	mov	x1, #0x1                   	// #1
  404c6c:	lsl	x0, x1, x0
  404c70:	and	x1, x0, #0x8000000080
  404c74:	cmp	x1, #0x0
  404c78:	cset	w1, ne  // ne = any
  404c7c:	and	w1, w1, #0xff
  404c80:	cmp	w1, #0x0
  404c84:	b.ne	404cf4 <ferror@plt+0x2d54>  // b.any
  404c88:	mov	w1, #0x10001               	// #65537
  404c8c:	and	x1, x0, x1
  404c90:	cmp	x1, #0x0
  404c94:	cset	w1, ne  // ne = any
  404c98:	and	w1, w1, #0xff
  404c9c:	cmp	w1, #0x0
  404ca0:	b.ne	404ce4 <ferror@plt+0x2d44>  // b.any
  404ca4:	mov	x1, #0x100000000           	// #4294967296
  404ca8:	movk	x1, #0x1, lsl #48
  404cac:	and	x0, x0, x1
  404cb0:	cmp	x0, #0x0
  404cb4:	cset	w0, ne  // ne = any
  404cb8:	and	w0, w0, #0xff
  404cbc:	cmp	w0, #0x0
  404cc0:	b.ne	404cd4 <ferror@plt+0x2d34>  // b.any
  404cc4:	ldr	x0, [sp, #48]
  404cc8:	mov	w1, #0x69                  	// #105
  404ccc:	strb	w1, [x0]
  404cd0:	b	404d04 <ferror@plt+0x2d64>
  404cd4:	ldr	x0, [sp, #48]
  404cd8:	mov	w1, #0x78                  	// #120
  404cdc:	strb	w1, [x0]
  404ce0:	b	404d04 <ferror@plt+0x2d64>
  404ce4:	ldr	x0, [sp, #48]
  404ce8:	mov	w1, #0x58                  	// #88
  404cec:	strb	w1, [x0]
  404cf0:	b	404d04 <ferror@plt+0x2d64>
  404cf4:	ldr	x0, [sp, #48]
  404cf8:	mov	w1, #0x6f                  	// #111
  404cfc:	strb	w1, [x0]
  404d00:	nop
  404d04:	ldr	x0, [sp, #48]
  404d08:	add	x0, x0, #0x1
  404d0c:	str	x0, [sp, #48]
  404d10:	ldr	x0, [sp, #48]
  404d14:	strb	wzr, [x0]
  404d18:	ldr	x0, [sp, #24]
  404d1c:	ldr	x0, [x0]
  404d20:	str	x0, [sp, #56]
  404d24:	b	404d34 <ferror@plt+0x2d94>
  404d28:	adrp	x0, 414000 <argp_failure@@Base+0x3bc4>
  404d2c:	add	x0, x0, #0xca0
  404d30:	str	x0, [sp, #56]
  404d34:	ldr	w1, [sp, #32]
  404d38:	ldr	x0, [sp, #56]
  404d3c:	bl	401f20 <printf@plt>
  404d40:	mov	w2, w0
  404d44:	adrp	x0, 42a000 <argp_failure@@Base+0x19bc4>
  404d48:	add	x0, x0, #0x8d8
  404d4c:	ldr	x0, [x0]
  404d50:	ldr	w1, [x0]
  404d54:	adrp	x0, 42a000 <argp_failure@@Base+0x19bc4>
  404d58:	add	x0, x0, #0x8d8
  404d5c:	ldr	x0, [x0]
  404d60:	add	w1, w2, w1
  404d64:	str	w1, [x0]
  404d68:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  404d6c:	add	x0, x0, #0x6b0
  404d70:	mov	w1, #0x1                   	// #1
  404d74:	str	w1, [x0]
  404d78:	nop
  404d7c:	ldp	x29, x30, [sp], #64
  404d80:	ret
  404d84:	stp	x29, x30, [sp, #-64]!
  404d88:	mov	x29, sp
  404d8c:	str	x0, [sp, #40]
  404d90:	str	w1, [sp, #36]
  404d94:	str	x2, [sp, #24]
  404d98:	str	x3, [sp, #16]
  404d9c:	ldr	w0, [sp, #36]
  404da0:	cmp	w0, #0x0
  404da4:	b.le	404f34 <ferror@plt+0x2f94>
  404da8:	ldr	x0, [sp, #24]
  404dac:	ldr	x0, [x0]
  404db0:	str	x0, [sp, #48]
  404db4:	ldr	x0, [sp, #48]
  404db8:	ldrb	w0, [x0]
  404dbc:	cmp	w0, #0x25
  404dc0:	b.eq	404dd4 <ferror@plt+0x2e34>  // b.none
  404dc4:	adrp	x0, 414000 <argp_failure@@Base+0x3bc4>
  404dc8:	add	x0, x0, #0xca8
  404dcc:	str	x0, [sp, #56]
  404dd0:	b	404f40 <ferror@plt+0x2fa0>
  404dd4:	ldr	x0, [sp, #48]
  404dd8:	add	x0, x0, #0x1
  404ddc:	str	x0, [sp, #48]
  404de0:	b	404df0 <ferror@plt+0x2e50>
  404de4:	ldr	x0, [sp, #48]
  404de8:	add	x0, x0, #0x1
  404dec:	str	x0, [sp, #48]
  404df0:	bl	401d90 <__ctype_b_loc@plt>
  404df4:	ldr	x1, [x0]
  404df8:	ldr	x0, [sp, #48]
  404dfc:	ldrb	w0, [x0]
  404e00:	and	x0, x0, #0xff
  404e04:	lsl	x0, x0, #1
  404e08:	add	x0, x1, x0
  404e0c:	ldrh	w0, [x0]
  404e10:	and	w0, w0, #0x800
  404e14:	cmp	w0, #0x0
  404e18:	b.ne	404de4 <ferror@plt+0x2e44>  // b.any
  404e1c:	ldr	x0, [sp, #48]
  404e20:	ldrb	w0, [x0]
  404e24:	cmp	w0, #0x23
  404e28:	b.ne	404e38 <ferror@plt+0x2e98>  // b.any
  404e2c:	ldr	x0, [sp, #48]
  404e30:	add	x0, x0, #0x1
  404e34:	str	x0, [sp, #48]
  404e38:	ldr	x0, [sp, #48]
  404e3c:	ldrb	w0, [x0]
  404e40:	cmp	w0, #0x6c
  404e44:	b.ne	404e54 <ferror@plt+0x2eb4>  // b.any
  404e48:	ldr	x0, [sp, #48]
  404e4c:	add	x0, x0, #0x1
  404e50:	str	x0, [sp, #48]
  404e54:	ldr	x0, [sp, #48]
  404e58:	ldrb	w0, [x0]
  404e5c:	sub	w0, w0, #0x48
  404e60:	cmp	w0, #0x30
  404e64:	cset	w1, hi  // hi = pmore
  404e68:	and	w1, w1, #0xff
  404e6c:	cmp	w1, #0x0
  404e70:	b.ne	404ed0 <ferror@plt+0x2f30>  // b.any
  404e74:	mov	x1, #0x1                   	// #1
  404e78:	lsl	x0, x1, x0
  404e7c:	and	x1, x0, #0x8000000080
  404e80:	cmp	x1, #0x0
  404e84:	cset	w1, ne  // ne = any
  404e88:	and	w1, w1, #0xff
  404e8c:	cmp	w1, #0x0
  404e90:	b.ne	404f00 <ferror@plt+0x2f60>  // b.any
  404e94:	mov	w1, #0x10001               	// #65537
  404e98:	and	x1, x0, x1
  404e9c:	cmp	x1, #0x0
  404ea0:	cset	w1, ne  // ne = any
  404ea4:	and	w1, w1, #0xff
  404ea8:	cmp	w1, #0x0
  404eac:	b.ne	404ef0 <ferror@plt+0x2f50>  // b.any
  404eb0:	mov	x1, #0x100000000           	// #4294967296
  404eb4:	movk	x1, #0x1, lsl #48
  404eb8:	and	x0, x0, x1
  404ebc:	cmp	x0, #0x0
  404ec0:	cset	w0, ne  // ne = any
  404ec4:	and	w0, w0, #0xff
  404ec8:	cmp	w0, #0x0
  404ecc:	b.ne	404ee0 <ferror@plt+0x2f40>  // b.any
  404ed0:	ldr	x0, [sp, #48]
  404ed4:	mov	w1, #0x69                  	// #105
  404ed8:	strb	w1, [x0]
  404edc:	b	404f10 <ferror@plt+0x2f70>
  404ee0:	ldr	x0, [sp, #48]
  404ee4:	mov	w1, #0x78                  	// #120
  404ee8:	strb	w1, [x0]
  404eec:	b	404f10 <ferror@plt+0x2f70>
  404ef0:	ldr	x0, [sp, #48]
  404ef4:	mov	w1, #0x58                  	// #88
  404ef8:	strb	w1, [x0]
  404efc:	b	404f10 <ferror@plt+0x2f70>
  404f00:	ldr	x0, [sp, #48]
  404f04:	mov	w1, #0x6f                  	// #111
  404f08:	strb	w1, [x0]
  404f0c:	nop
  404f10:	ldr	x0, [sp, #48]
  404f14:	add	x0, x0, #0x1
  404f18:	str	x0, [sp, #48]
  404f1c:	ldr	x0, [sp, #48]
  404f20:	strb	wzr, [x0]
  404f24:	ldr	x0, [sp, #24]
  404f28:	ldr	x0, [x0]
  404f2c:	str	x0, [sp, #56]
  404f30:	b	404f40 <ferror@plt+0x2fa0>
  404f34:	adrp	x0, 414000 <argp_failure@@Base+0x3bc4>
  404f38:	add	x0, x0, #0xca8
  404f3c:	str	x0, [sp, #56]
  404f40:	ldr	x1, [sp, #16]
  404f44:	ldr	x0, [sp, #56]
  404f48:	bl	401f20 <printf@plt>
  404f4c:	mov	w2, w0
  404f50:	adrp	x0, 42a000 <argp_failure@@Base+0x19bc4>
  404f54:	add	x0, x0, #0x8d8
  404f58:	ldr	x0, [x0]
  404f5c:	ldr	w1, [x0]
  404f60:	adrp	x0, 42a000 <argp_failure@@Base+0x19bc4>
  404f64:	add	x0, x0, #0x8d8
  404f68:	ldr	x0, [x0]
  404f6c:	add	w1, w2, w1
  404f70:	str	w1, [x0]
  404f74:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  404f78:	add	x0, x0, #0x6b0
  404f7c:	mov	w1, #0x1                   	// #1
  404f80:	str	w1, [x0]
  404f84:	nop
  404f88:	ldp	x29, x30, [sp], #64
  404f8c:	ret
  404f90:	stp	x29, x30, [sp, #-48]!
  404f94:	mov	x29, sp
  404f98:	str	x0, [sp, #40]
  404f9c:	str	w1, [sp, #36]
  404fa0:	str	x2, [sp, #24]
  404fa4:	str	w3, [sp, #32]
  404fa8:	ldr	w1, [sp, #32]
  404fac:	ldr	w0, [sp, #36]
  404fb0:	cmp	w1, w0
  404fb4:	b.ge	404fe0 <ferror@plt+0x3040>  // b.tcont
  404fb8:	ldrsw	x0, [sp, #32]
  404fbc:	lsl	x0, x0, #3
  404fc0:	ldr	x1, [sp, #24]
  404fc4:	add	x0, x1, x0
  404fc8:	ldr	x1, [x0]
  404fcc:	ldr	x0, [sp, #40]
  404fd0:	str	x1, [x0, #24]
  404fd4:	mov	w1, #0x0                   	// #0
  404fd8:	ldr	x0, [sp, #40]
  404fdc:	bl	406cb4 <ferror@plt+0x4d14>
  404fe0:	nop
  404fe4:	ldp	x29, x30, [sp], #48
  404fe8:	ret
  404fec:	stp	x29, x30, [sp, #-112]!
  404ff0:	mov	x29, sp
  404ff4:	str	x0, [sp, #40]
  404ff8:	str	w1, [sp, #36]
  404ffc:	str	x2, [sp, #24]
  405000:	str	x3, [sp, #16]
  405004:	ldr	x0, [sp, #16]
  405008:	str	x0, [sp, #104]
  40500c:	ldr	x0, [sp, #104]
  405010:	ldr	w0, [x0, #4]
  405014:	bl	401c20 <inet_ntoa@plt>
  405018:	str	x0, [sp, #96]
  40501c:	mov	w1, #0x2e                  	// #46
  405020:	ldr	x0, [sp, #96]
  405024:	bl	401e10 <strchr@plt>
  405028:	str	x0, [sp, #88]
  40502c:	ldr	x0, [sp, #88]
  405030:	strb	wzr, [x0]
  405034:	mov	w2, #0x0                   	// #0
  405038:	mov	x1, #0x0                   	// #0
  40503c:	ldr	x0, [sp, #96]
  405040:	bl	401da0 <strtol@plt>
  405044:	mov	x1, x0
  405048:	add	x0, sp, #0x30
  40504c:	str	x1, [x0]
  405050:	ldr	x0, [sp, #88]
  405054:	add	x0, x0, #0x1
  405058:	str	x0, [sp, #96]
  40505c:	mov	w1, #0x2e                  	// #46
  405060:	ldr	x0, [sp, #96]
  405064:	bl	401e10 <strchr@plt>
  405068:	str	x0, [sp, #88]
  40506c:	ldr	x0, [sp, #88]
  405070:	strb	wzr, [x0]
  405074:	mov	w2, #0x0                   	// #0
  405078:	mov	x1, #0x0                   	// #0
  40507c:	ldr	x0, [sp, #96]
  405080:	bl	401da0 <strtol@plt>
  405084:	mov	x1, x0
  405088:	add	x0, sp, #0x30
  40508c:	str	x1, [x0, #8]
  405090:	ldr	x0, [sp, #88]
  405094:	add	x0, x0, #0x1
  405098:	str	x0, [sp, #96]
  40509c:	mov	w1, #0x2e                  	// #46
  4050a0:	ldr	x0, [sp, #96]
  4050a4:	bl	401e10 <strchr@plt>
  4050a8:	str	x0, [sp, #88]
  4050ac:	ldr	x0, [sp, #88]
  4050b0:	strb	wzr, [x0]
  4050b4:	mov	w2, #0x0                   	// #0
  4050b8:	mov	x1, #0x0                   	// #0
  4050bc:	ldr	x0, [sp, #96]
  4050c0:	bl	401da0 <strtol@plt>
  4050c4:	mov	x1, x0
  4050c8:	add	x0, sp, #0x30
  4050cc:	str	x1, [x0, #16]
  4050d0:	ldr	x0, [sp, #88]
  4050d4:	add	x0, x0, #0x1
  4050d8:	mov	w2, #0x0                   	// #0
  4050dc:	mov	x1, #0x0                   	// #0
  4050e0:	bl	401da0 <strtol@plt>
  4050e4:	mov	x1, x0
  4050e8:	add	x0, sp, #0x30
  4050ec:	str	x1, [x0, #24]
  4050f0:	ldr	x0, [sp, #104]
  4050f4:	ldr	w0, [x0, #4]
  4050f8:	bl	401c20 <inet_ntoa@plt>
  4050fc:	str	x0, [sp, #96]
  405100:	ldr	w0, [sp, #36]
  405104:	cmp	w0, #0x0
  405108:	b.le	40516c <ferror@plt+0x31cc>
  40510c:	ldr	x0, [sp, #24]
  405110:	ldr	x0, [x0]
  405114:	mov	w2, #0x0                   	// #0
  405118:	mov	x1, #0x0                   	// #0
  40511c:	bl	401da0 <strtol@plt>
  405120:	str	x0, [sp, #80]
  405124:	ldr	x0, [sp, #80]
  405128:	cmp	x0, #0x0
  40512c:	b.lt	405178 <ferror@plt+0x31d8>  // b.tstop
  405130:	ldr	x0, [sp, #80]
  405134:	cmp	x0, #0x3
  405138:	b.gt	405178 <ferror@plt+0x31d8>
  40513c:	ldr	w0, [sp, #36]
  405140:	sub	w4, w0, #0x1
  405144:	ldr	x0, [sp, #24]
  405148:	add	x2, x0, #0x8
  40514c:	add	x0, sp, #0x30
  405150:	ldr	x1, [sp, #80]
  405154:	ldr	x0, [x0, x1, lsl #3]
  405158:	mov	w3, w0
  40515c:	mov	w1, w4
  405160:	ldr	x0, [sp, #40]
  405164:	bl	404b54 <ferror@plt+0x2bb4>
  405168:	b	405178 <ferror@plt+0x31d8>
  40516c:	ldr	x1, [sp, #96]
  405170:	ldr	x0, [sp, #40]
  405174:	bl	404b04 <ferror@plt+0x2b64>
  405178:	nop
  40517c:	ldp	x29, x30, [sp], #112
  405180:	ret
  405184:	stp	x29, x30, [sp, #-80]!
  405188:	mov	x29, sp
  40518c:	str	x0, [sp, #40]
  405190:	str	w1, [sp, #36]
  405194:	str	x2, [sp, #24]
  405198:	str	w3, [sp, #32]
  40519c:	mov	w0, #0x1                   	// #1
  4051a0:	str	w0, [sp, #76]
  4051a4:	mov	w0, #0x1                   	// #1
  4051a8:	str	w0, [sp, #72]
  4051ac:	ldr	w0, [sp, #32]
  4051b0:	str	w0, [sp, #68]
  4051b4:	b	405254 <ferror@plt+0x32b4>
  4051b8:	ldr	w1, [sp, #76]
  4051bc:	ldr	w0, [sp, #68]
  4051c0:	and	w0, w1, w0
  4051c4:	cmp	w0, #0x0
  4051c8:	b.eq	405248 <ferror@plt+0x32a8>  // b.none
  4051cc:	ldr	w0, [sp, #76]
  4051d0:	mov	x1, #0x0                   	// #0
  4051d4:	bl	402720 <ferror@plt+0x780>
  4051d8:	str	x0, [sp, #56]
  4051dc:	ldr	x0, [sp, #56]
  4051e0:	cmp	x0, #0x0
  4051e4:	b.eq	405248 <ferror@plt+0x32a8>  // b.none
  4051e8:	ldr	w0, [sp, #72]
  4051ec:	cmp	w0, #0x0
  4051f0:	b.ne	405224 <ferror@plt+0x3284>  // b.any
  4051f4:	ldr	w0, [sp, #36]
  4051f8:	cmp	w0, #0x0
  4051fc:	b.le	405218 <ferror@plt+0x3278>
  405200:	ldr	x0, [sp, #24]
  405204:	ldr	x0, [x0]
  405208:	mov	x1, x0
  40520c:	ldr	x0, [sp, #40]
  405210:	bl	404b04 <ferror@plt+0x2b64>
  405214:	b	405224 <ferror@plt+0x3284>
  405218:	mov	w1, #0x20                  	// #32
  40521c:	ldr	x0, [sp, #40]
  405220:	bl	404a40 <ferror@plt+0x2aa0>
  405224:	ldr	x1, [sp, #56]
  405228:	ldr	x0, [sp, #40]
  40522c:	bl	404b04 <ferror@plt+0x2b64>
  405230:	ldr	w0, [sp, #76]
  405234:	mvn	w0, w0
  405238:	ldr	w1, [sp, #68]
  40523c:	and	w0, w1, w0
  405240:	str	w0, [sp, #68]
  405244:	str	wzr, [sp, #72]
  405248:	ldr	w0, [sp, #76]
  40524c:	lsl	w0, w0, #1
  405250:	str	w0, [sp, #76]
  405254:	ldr	w0, [sp, #68]
  405258:	cmp	w0, #0x0
  40525c:	b.eq	40526c <ferror@plt+0x32cc>  // b.none
  405260:	ldr	w0, [sp, #76]
  405264:	cmp	w0, #0x0
  405268:	b.ne	4051b8 <ferror@plt+0x3218>  // b.any
  40526c:	ldr	w0, [sp, #68]
  405270:	cmp	w0, #0x0
  405274:	b.eq	4052d8 <ferror@plt+0x3338>  // b.none
  405278:	ldr	w0, [sp, #72]
  40527c:	cmp	w0, #0x0
  405280:	b.ne	4052b4 <ferror@plt+0x3314>  // b.any
  405284:	ldr	w0, [sp, #36]
  405288:	cmp	w0, #0x0
  40528c:	b.le	4052a8 <ferror@plt+0x3308>
  405290:	ldr	x0, [sp, #24]
  405294:	ldr	x0, [x0]
  405298:	mov	x1, x0
  40529c:	ldr	x0, [sp, #40]
  4052a0:	bl	404b04 <ferror@plt+0x2b64>
  4052a4:	b	4052b4 <ferror@plt+0x3314>
  4052a8:	mov	w1, #0x20                  	// #32
  4052ac:	ldr	x0, [sp, #40]
  4052b0:	bl	404a40 <ferror@plt+0x2aa0>
  4052b4:	ldr	w0, [sp, #36]
  4052b8:	sub	w1, w0, #0x1
  4052bc:	ldr	x0, [sp, #24]
  4052c0:	add	x0, x0, #0x8
  4052c4:	ldr	w2, [sp, #68]
  4052c8:	mov	w3, w2
  4052cc:	mov	x2, x0
  4052d0:	ldr	x0, [sp, #40]
  4052d4:	bl	404b54 <ferror@plt+0x2bb4>
  4052d8:	nop
  4052dc:	ldp	x29, x30, [sp], #80
  4052e0:	ret
  4052e4:	stp	x29, x30, [sp, #-64]!
  4052e8:	mov	x29, sp
  4052ec:	str	x0, [sp, #40]
  4052f0:	str	w1, [sp, #36]
  4052f4:	str	x2, [sp, #24]
  4052f8:	str	w3, [sp, #32]
  4052fc:	add	x0, sp, #0x30
  405300:	mov	x2, #0xf                   	// #15
  405304:	mov	x1, x0
  405308:	ldr	w0, [sp, #32]
  40530c:	bl	402990 <ferror@plt+0x9f0>
  405310:	add	x0, sp, #0x30
  405314:	mov	x1, x0
  405318:	ldr	x0, [sp, #40]
  40531c:	bl	404b04 <ferror@plt+0x2b64>
  405320:	nop
  405324:	ldp	x29, x30, [sp], #64
  405328:	ret
  40532c:	stp	x29, x30, [sp, #-64]!
  405330:	mov	x29, sp
  405334:	str	x0, [sp, #40]
  405338:	str	x1, [sp, #32]
  40533c:	str	w2, [sp, #28]
  405340:	str	x3, [sp, #16]
  405344:	adrp	x0, 42a000 <argp_failure@@Base+0x19bc4>
  405348:	add	x0, x0, #0x8e0
  40534c:	str	x0, [sp, #56]
  405350:	b	4053a4 <ferror@plt+0x3404>
  405354:	ldr	x0, [sp, #56]
  405358:	ldr	x0, [x0]
  40535c:	ldr	x1, [sp, #40]
  405360:	bl	401d80 <strcmp@plt>
  405364:	cmp	w0, #0x0
  405368:	b.ne	405398 <ferror@plt+0x33f8>  // b.any
  40536c:	ldr	x0, [sp, #56]
  405370:	ldr	x0, [x0, #8]
  405374:	cmp	x0, #0x0
  405378:	b.eq	40543c <ferror@plt+0x349c>  // b.none
  40537c:	ldr	x0, [sp, #56]
  405380:	ldr	x3, [x0, #8]
  405384:	ldr	x2, [sp, #16]
  405388:	ldr	w1, [sp, #28]
  40538c:	ldr	x0, [sp, #32]
  405390:	blr	x3
  405394:	b	40543c <ferror@plt+0x349c>
  405398:	ldr	x0, [sp, #56]
  40539c:	add	x0, x0, #0x10
  4053a0:	str	x0, [sp, #56]
  4053a4:	ldr	x0, [sp, #56]
  4053a8:	ldr	x0, [x0]
  4053ac:	cmp	x0, #0x0
  4053b0:	b.ne	405354 <ferror@plt+0x33b4>  // b.any
  4053b4:	adrp	x0, 414000 <argp_failure@@Base+0x3bc4>
  4053b8:	add	x0, x0, #0xcb0
  4053bc:	bl	401f20 <printf@plt>
  4053c0:	mov	w2, w0
  4053c4:	adrp	x0, 42a000 <argp_failure@@Base+0x19bc4>
  4053c8:	add	x0, x0, #0x8d8
  4053cc:	ldr	x0, [x0]
  4053d0:	ldr	w1, [x0]
  4053d4:	adrp	x0, 42a000 <argp_failure@@Base+0x19bc4>
  4053d8:	add	x0, x0, #0x8d8
  4053dc:	ldr	x0, [x0]
  4053e0:	add	w1, w2, w1
  4053e4:	str	w1, [x0]
  4053e8:	ldr	x1, [sp, #40]
  4053ec:	ldr	x0, [sp, #32]
  4053f0:	bl	404b04 <ferror@plt+0x2b64>
  4053f4:	adrp	x0, 414000 <argp_failure@@Base+0x3bc4>
  4053f8:	add	x0, x0, #0xcb8
  4053fc:	bl	401f20 <printf@plt>
  405400:	mov	w2, w0
  405404:	adrp	x0, 42a000 <argp_failure@@Base+0x19bc4>
  405408:	add	x0, x0, #0x8d8
  40540c:	ldr	x0, [x0]
  405410:	ldr	w1, [x0]
  405414:	adrp	x0, 42a000 <argp_failure@@Base+0x19bc4>
  405418:	add	x0, x0, #0x8d8
  40541c:	ldr	x0, [x0]
  405420:	add	w1, w2, w1
  405424:	str	w1, [x0]
  405428:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  40542c:	add	x0, x0, #0x6b0
  405430:	mov	w1, #0x1                   	// #1
  405434:	str	w1, [x0]
  405438:	b	405440 <ferror@plt+0x34a0>
  40543c:	nop
  405440:	ldp	x29, x30, [sp], #64
  405444:	ret
  405448:	sub	sp, sp, #0x20
  40544c:	str	x0, [sp, #24]
  405450:	str	w1, [sp, #20]
  405454:	str	x2, [sp, #8]
  405458:	nop
  40545c:	add	sp, sp, #0x20
  405460:	ret
  405464:	stp	x29, x30, [sp, #-48]!
  405468:	mov	x29, sp
  40546c:	str	x0, [sp, #40]
  405470:	str	w1, [sp, #36]
  405474:	str	x2, [sp, #24]
  405478:	ldr	w0, [sp, #36]
  40547c:	cmp	w0, #0x0
  405480:	b.le	4054bc <ferror@plt+0x351c>
  405484:	ldr	x0, [sp, #24]
  405488:	ldr	x0, [x0]
  40548c:	bl	4035a4 <ferror@plt+0x1604>
  405490:	cmp	x0, #0x0
  405494:	b.eq	4054a0 <ferror@plt+0x3500>  // b.none
  405498:	mov	w0, #0x1                   	// #1
  40549c:	b	4054a4 <ferror@plt+0x3504>
  4054a0:	mov	w0, #0x2                   	// #2
  4054a4:	mov	w3, w0
  4054a8:	ldr	x2, [sp, #24]
  4054ac:	ldr	w1, [sp, #36]
  4054b0:	ldr	x0, [sp, #40]
  4054b4:	bl	404f90 <ferror@plt+0x2ff0>
  4054b8:	b	4054c0 <ferror@plt+0x3520>
  4054bc:	nop
  4054c0:	ldp	x29, x30, [sp], #48
  4054c4:	ret
  4054c8:	stp	x29, x30, [sp, #-64]!
  4054cc:	mov	x29, sp
  4054d0:	str	x0, [sp, #40]
  4054d4:	str	w1, [sp, #36]
  4054d8:	str	x2, [sp, #24]
  4054dc:	ldr	w0, [sp, #36]
  4054e0:	cmp	w0, #0x0
  4054e4:	b.ne	4054f4 <ferror@plt+0x3554>  // b.any
  4054e8:	ldr	x0, [sp, #40]
  4054ec:	ldr	x0, [x0]
  4054f0:	b	4054fc <ferror@plt+0x355c>
  4054f4:	ldr	x0, [sp, #24]
  4054f8:	ldr	x0, [x0]
  4054fc:	str	x0, [sp, #56]
  405500:	ldr	x0, [sp, #56]
  405504:	bl	4035a4 <ferror@plt+0x1604>
  405508:	str	x0, [sp, #48]
  40550c:	ldr	x0, [sp, #48]
  405510:	cmp	x0, #0x0
  405514:	b.ne	405534 <ferror@plt+0x3594>  // b.any
  405518:	bl	401f40 <__errno_location@plt>
  40551c:	ldr	w1, [x0]
  405520:	ldr	x3, [sp, #56]
  405524:	adrp	x0, 414000 <argp_failure@@Base+0x3bc4>
  405528:	add	x2, x0, #0xcc8
  40552c:	mov	w0, #0x1                   	// #1
  405530:	bl	401bc0 <error@plt>
  405534:	ldr	x0, [sp, #48]
  405538:	ldr	x0, [x0, #8]
  40553c:	mov	x1, x0
  405540:	ldr	x0, [sp, #40]
  405544:	bl	404b04 <ferror@plt+0x2b64>
  405548:	nop
  40554c:	ldp	x29, x30, [sp], #64
  405550:	ret
  405554:	stp	x29, x30, [sp, #-64]!
  405558:	mov	x29, sp
  40555c:	str	x0, [sp, #40]
  405560:	str	w1, [sp, #36]
  405564:	str	x2, [sp, #24]
  405568:	ldr	w0, [sp, #36]
  40556c:	cmp	w0, #0x0
  405570:	b.ne	405580 <ferror@plt+0x35e0>  // b.any
  405574:	ldr	x0, [sp, #40]
  405578:	ldr	x0, [x0]
  40557c:	b	405588 <ferror@plt+0x35e8>
  405580:	ldr	x0, [sp, #24]
  405584:	ldr	x0, [x0]
  405588:	str	x0, [sp, #56]
  40558c:	ldr	x0, [sp, #56]
  405590:	bl	4035a4 <ferror@plt+0x1604>
  405594:	str	x0, [sp, #48]
  405598:	ldr	x0, [sp, #48]
  40559c:	cmp	x0, #0x0
  4055a0:	b.ne	4055c0 <ferror@plt+0x3620>  // b.any
  4055a4:	bl	401f40 <__errno_location@plt>
  4055a8:	ldr	w1, [x0]
  4055ac:	ldr	x3, [sp, #56]
  4055b0:	adrp	x0, 414000 <argp_failure@@Base+0x3bc4>
  4055b4:	add	x2, x0, #0xcc8
  4055b8:	mov	w0, #0x1                   	// #1
  4055bc:	bl	401bc0 <error@plt>
  4055c0:	ldr	x0, [sp, #48]
  4055c4:	ldr	x0, [x0, #16]
  4055c8:	mov	x1, x0
  4055cc:	ldr	x0, [sp, #40]
  4055d0:	bl	404b04 <ferror@plt+0x2b64>
  4055d4:	nop
  4055d8:	ldp	x29, x30, [sp], #64
  4055dc:	ret
  4055e0:	stp	x29, x30, [sp, #-64]!
  4055e4:	mov	x29, sp
  4055e8:	str	x0, [sp, #40]
  4055ec:	str	w1, [sp, #36]
  4055f0:	str	x2, [sp, #24]
  4055f4:	ldr	w0, [sp, #36]
  4055f8:	cmp	w0, #0x0
  4055fc:	b.eq	405674 <ferror@plt+0x36d4>  // b.none
  405600:	ldr	x0, [sp, #40]
  405604:	ldr	x0, [x0]
  405608:	str	x0, [sp, #48]
  40560c:	adrp	x0, 42a000 <argp_failure@@Base+0x19bc4>
  405610:	add	x0, x0, #0x410
  405614:	str	x0, [sp, #56]
  405618:	b	405654 <ferror@plt+0x36b4>
  40561c:	ldr	x0, [sp, #56]
  405620:	ldr	x1, [x0]
  405624:	ldr	x0, [sp, #40]
  405628:	str	x1, [x0]
  40562c:	ldr	x0, [sp, #24]
  405630:	ldr	x1, [x0]
  405634:	ldr	x0, [sp, #40]
  405638:	str	x1, [x0, #24]
  40563c:	mov	w1, #0x0                   	// #0
  405640:	ldr	x0, [sp, #40]
  405644:	bl	406cb4 <ferror@plt+0x4d14>
  405648:	ldr	x0, [sp, #56]
  40564c:	add	x0, x0, #0x18
  405650:	str	x0, [sp, #56]
  405654:	ldr	x0, [sp, #56]
  405658:	ldr	x0, [x0]
  40565c:	cmp	x0, #0x0
  405660:	b.ne	40561c <ferror@plt+0x367c>  // b.any
  405664:	ldr	x0, [sp, #40]
  405668:	ldr	x1, [sp, #48]
  40566c:	str	x1, [x0]
  405670:	b	405678 <ferror@plt+0x36d8>
  405674:	nop
  405678:	ldp	x29, x30, [sp], #64
  40567c:	ret
  405680:	stp	x29, x30, [sp, #-48]!
  405684:	mov	x29, sp
  405688:	str	x0, [sp, #40]
  40568c:	str	w1, [sp, #36]
  405690:	str	x2, [sp, #24]
  405694:	mov	w1, #0xa                   	// #10
  405698:	ldr	x0, [sp, #40]
  40569c:	bl	404a40 <ferror@plt+0x2aa0>
  4056a0:	nop
  4056a4:	ldp	x29, x30, [sp], #48
  4056a8:	ret
  4056ac:	stp	x29, x30, [sp, #-48]!
  4056b0:	mov	x29, sp
  4056b4:	str	x0, [sp, #40]
  4056b8:	str	w1, [sp, #36]
  4056bc:	str	x2, [sp, #24]
  4056c0:	mov	w1, #0x9                   	// #9
  4056c4:	ldr	x0, [sp, #40]
  4056c8:	bl	404a40 <ferror@plt+0x2aa0>
  4056cc:	nop
  4056d0:	ldp	x29, x30, [sp], #48
  4056d4:	ret
  4056d8:	stp	x29, x30, [sp, #-64]!
  4056dc:	mov	x29, sp
  4056e0:	str	x0, [sp, #40]
  4056e4:	str	w1, [sp, #36]
  4056e8:	str	x2, [sp, #24]
  4056ec:	ldr	w0, [sp, #36]
  4056f0:	cmp	w0, #0x1
  4056f4:	b.le	40576c <ferror@plt+0x37cc>
  4056f8:	ldr	x0, [sp, #24]
  4056fc:	ldr	x0, [x0]
  405700:	add	x1, sp, #0x30
  405704:	mov	w2, #0xa                   	// #10
  405708:	bl	401b80 <strtoul@plt>
  40570c:	str	w0, [sp, #60]
  405710:	ldr	x0, [sp, #48]
  405714:	ldrb	w0, [x0]
  405718:	cmp	w0, #0x0
  40571c:	b.eq	405754 <ferror@plt+0x37b4>  // b.none
  405720:	adrp	x0, 414000 <argp_failure@@Base+0x3bc4>
  405724:	add	x2, x0, #0xce0
  405728:	mov	w1, #0x0                   	// #0
  40572c:	mov	w0, #0x1                   	// #1
  405730:	bl	401bc0 <error@plt>
  405734:	b	405754 <ferror@plt+0x37b4>
  405738:	ldr	x0, [sp, #24]
  40573c:	ldr	x1, [x0, #8]
  405740:	ldr	x0, [sp, #40]
  405744:	str	x1, [x0, #24]
  405748:	mov	w1, #0x0                   	// #0
  40574c:	ldr	x0, [sp, #40]
  405750:	bl	406cb4 <ferror@plt+0x4d14>
  405754:	ldr	w0, [sp, #60]
  405758:	sub	w1, w0, #0x1
  40575c:	str	w1, [sp, #60]
  405760:	cmp	w0, #0x0
  405764:	b.ne	405738 <ferror@plt+0x3798>  // b.any
  405768:	b	405770 <ferror@plt+0x37d0>
  40576c:	nop
  405770:	ldp	x29, x30, [sp], #64
  405774:	ret
  405778:	stp	x29, x30, [sp, #-48]!
  40577c:	mov	x29, sp
  405780:	str	x0, [sp, #40]
  405784:	str	w1, [sp, #36]
  405788:	str	x2, [sp, #24]
  40578c:	ldr	x0, [sp, #40]
  405790:	ldr	w0, [x0, #20]
  405794:	cmp	w0, #0x0
  405798:	cset	w0, eq  // eq = none
  40579c:	and	w0, w0, #0xff
  4057a0:	mov	w3, w0
  4057a4:	ldr	x2, [sp, #24]
  4057a8:	ldr	w1, [sp, #36]
  4057ac:	ldr	x0, [sp, #40]
  4057b0:	bl	404f90 <ferror@plt+0x2ff0>
  4057b4:	nop
  4057b8:	ldp	x29, x30, [sp], #48
  4057bc:	ret
  4057c0:	stp	x29, x30, [sp, #-64]!
  4057c4:	mov	x29, sp
  4057c8:	str	x0, [sp, #40]
  4057cc:	str	w1, [sp, #36]
  4057d0:	str	x2, [sp, #24]
  4057d4:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  4057d8:	add	x0, x0, #0x6a0
  4057dc:	ldr	w0, [x0]
  4057e0:	cmp	w0, #0x0
  4057e4:	b.ne	4057fc <ferror@plt+0x385c>  // b.any
  4057e8:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  4057ec:	add	x0, x0, #0x6a4
  4057f0:	ldr	w0, [x0]
  4057f4:	cmp	w0, #0x0
  4057f8:	b.eq	405804 <ferror@plt+0x3864>  // b.none
  4057fc:	mov	w0, #0x1                   	// #1
  405800:	b	405808 <ferror@plt+0x3868>
  405804:	mov	w0, #0x0                   	// #0
  405808:	str	w0, [sp, #60]
  40580c:	ldr	w0, [sp, #60]
  405810:	cmp	w0, #0x0
  405814:	b.ne	4058c8 <ferror@plt+0x3928>  // b.any
  405818:	str	wzr, [sp, #48]
  40581c:	add	x0, sp, #0x30
  405820:	mov	x1, x0
  405824:	adrp	x0, 414000 <argp_failure@@Base+0x3bc4>
  405828:	add	x0, x0, #0xcf8
  40582c:	bl	402960 <ferror@plt+0x9c0>
  405830:	str	w0, [sp, #56]
  405834:	ldr	w0, [sp, #56]
  405838:	cmp	w0, #0x0
  40583c:	b.eq	405870 <ferror@plt+0x38d0>  // b.none
  405840:	ldr	x0, [sp, #40]
  405844:	ldr	w3, [x0, #16]
  405848:	ldr	x0, [sp, #40]
  40584c:	ldr	x0, [x0, #8]
  405850:	mov	x2, x0
  405854:	mov	w1, #0x8913                	// #35091
  405858:	mov	w0, w3
  40585c:	bl	40c508 <argp_usage@@Base+0x1364>
  405860:	cmp	w0, #0x0
  405864:	b.ne	405870 <ferror@plt+0x38d0>  // b.any
  405868:	mov	w0, #0x1                   	// #1
  40586c:	b	405874 <ferror@plt+0x38d4>
  405870:	mov	w0, #0x0                   	// #0
  405874:	str	w0, [sp, #60]
  405878:	ldr	w0, [sp, #60]
  40587c:	cmp	w0, #0x0
  405880:	b.eq	4058c8 <ferror@plt+0x3928>  // b.none
  405884:	ldr	x0, [sp, #40]
  405888:	ldr	x0, [x0, #8]
  40588c:	ldrsh	w0, [x0, #16]
  405890:	and	w0, w0, #0xffff
  405894:	str	w0, [sp, #52]
  405898:	ldr	w0, [sp, #60]
  40589c:	cmp	w0, #0x0
  4058a0:	b.eq	4058c0 <ferror@plt+0x3920>  // b.none
  4058a4:	ldr	w1, [sp, #56]
  4058a8:	ldr	w0, [sp, #52]
  4058ac:	and	w0, w1, w0
  4058b0:	cmp	w0, #0x0
  4058b4:	b.eq	4058c0 <ferror@plt+0x3920>  // b.none
  4058b8:	mov	w0, #0x1                   	// #1
  4058bc:	b	4058c4 <ferror@plt+0x3924>
  4058c0:	mov	w0, #0x0                   	// #0
  4058c4:	str	w0, [sp, #60]
  4058c8:	ldr	w0, [sp, #60]
  4058cc:	cmp	w0, #0x0
  4058d0:	cset	w0, eq  // eq = none
  4058d4:	and	w0, w0, #0xff
  4058d8:	mov	w3, w0
  4058dc:	ldr	x2, [sp, #24]
  4058e0:	ldr	w1, [sp, #36]
  4058e4:	ldr	x0, [sp, #40]
  4058e8:	bl	404f90 <ferror@plt+0x2ff0>
  4058ec:	nop
  4058f0:	ldp	x29, x30, [sp], #64
  4058f4:	ret
  4058f8:	stp	x29, x30, [sp, #-48]!
  4058fc:	mov	x29, sp
  405900:	str	x0, [sp, #40]
  405904:	str	w1, [sp, #36]
  405908:	str	x2, [sp, #24]
  40590c:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  405910:	add	x0, x0, #0x6a8
  405914:	ldr	w0, [x0]
  405918:	cmp	w0, #0x0
  40591c:	cset	w0, eq  // eq = none
  405920:	and	w0, w0, #0xff
  405924:	mov	w3, w0
  405928:	ldr	x2, [sp, #24]
  40592c:	ldr	w1, [sp, #36]
  405930:	ldr	x0, [sp, #40]
  405934:	bl	404f90 <ferror@plt+0x2ff0>
  405938:	nop
  40593c:	ldp	x29, x30, [sp], #48
  405940:	ret
  405944:	stp	x29, x30, [sp, #-64]!
  405948:	mov	x29, sp
  40594c:	str	x0, [sp, #40]
  405950:	str	w1, [sp, #36]
  405954:	str	x2, [sp, #24]
  405958:	str	xzr, [sp, #56]
  40595c:	bl	401f40 <__errno_location@plt>
  405960:	str	wzr, [x0]
  405964:	ldr	w0, [sp, #36]
  405968:	cmp	w0, #0x0
  40596c:	b.le	405988 <ferror@plt+0x39e8>
  405970:	ldr	x0, [sp, #24]
  405974:	ldr	x0, [x0]
  405978:	mov	w2, #0x0                   	// #0
  40597c:	mov	x1, #0x0                   	// #0
  405980:	bl	401da0 <strtol@plt>
  405984:	str	x0, [sp, #56]
  405988:	ldr	x0, [sp, #56]
  40598c:	cmp	x0, #0x0
  405990:	b.gt	4059d4 <ferror@plt+0x3a34>
  405994:	adrp	x0, 42a000 <argp_failure@@Base+0x19bc4>
  405998:	add	x0, x0, #0x8d8
  40599c:	ldr	x0, [x0]
  4059a0:	ldr	w0, [x0]
  4059a4:	add	w1, w0, #0x7
  4059a8:	cmp	w0, #0x0
  4059ac:	csel	w0, w1, w0, lt  // lt = tstop
  4059b0:	asr	w0, w0, #3
  4059b4:	add	w0, w0, #0x1
  4059b8:	lsl	w0, w0, #3
  4059bc:	sxtw	x0, w0
  4059c0:	str	x0, [sp, #56]
  4059c4:	b	4059d4 <ferror@plt+0x3a34>
  4059c8:	mov	w1, #0x20                  	// #32
  4059cc:	ldr	x0, [sp, #40]
  4059d0:	bl	404a40 <ferror@plt+0x2aa0>
  4059d4:	adrp	x0, 42a000 <argp_failure@@Base+0x19bc4>
  4059d8:	add	x0, x0, #0x8d8
  4059dc:	ldr	x0, [x0]
  4059e0:	ldr	w0, [x0]
  4059e4:	sxtw	x0, w0
  4059e8:	ldr	x1, [sp, #56]
  4059ec:	cmp	x1, x0
  4059f0:	b.gt	4059c8 <ferror@plt+0x3a28>
  4059f4:	nop
  4059f8:	nop
  4059fc:	ldp	x29, x30, [sp], #64
  405a00:	ret
  405a04:	stp	x29, x30, [sp, #-64]!
  405a08:	mov	x29, sp
  405a0c:	str	x0, [sp, #40]
  405a10:	str	w1, [sp, #36]
  405a14:	str	x2, [sp, #24]
  405a18:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  405a1c:	add	x0, x0, #0x6b0
  405a20:	ldr	w0, [x0]
  405a24:	str	w0, [sp, #60]
  405a28:	str	wzr, [sp, #56]
  405a2c:	ldr	w0, [sp, #36]
  405a30:	cmp	w0, #0x1
  405a34:	b.le	405adc <ferror@plt+0x3b3c>
  405a38:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  405a3c:	add	x0, x0, #0x6b0
  405a40:	str	wzr, [x0]
  405a44:	b	405aac <ferror@plt+0x3b0c>
  405a48:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  405a4c:	add	x0, x0, #0x6b0
  405a50:	ldr	w0, [x0]
  405a54:	cmp	w0, #0x0
  405a58:	b.eq	405a84 <ferror@plt+0x3ae4>  // b.none
  405a5c:	ldr	x0, [sp, #24]
  405a60:	ldr	x0, [x0]
  405a64:	mov	x1, x0
  405a68:	ldr	x0, [sp, #40]
  405a6c:	bl	404b04 <ferror@plt+0x2b64>
  405a70:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  405a74:	add	x0, x0, #0x6b0
  405a78:	str	wzr, [x0]
  405a7c:	mov	w0, #0x1                   	// #1
  405a80:	str	w0, [sp, #60]
  405a84:	ldrsw	x0, [sp, #56]
  405a88:	lsl	x0, x0, #3
  405a8c:	ldr	x1, [sp, #24]
  405a90:	add	x0, x1, x0
  405a94:	ldr	x1, [x0]
  405a98:	ldr	x0, [sp, #40]
  405a9c:	str	x1, [x0, #24]
  405aa0:	mov	w1, #0x0                   	// #0
  405aa4:	ldr	x0, [sp, #40]
  405aa8:	bl	406cb4 <ferror@plt+0x4d14>
  405aac:	ldr	w0, [sp, #56]
  405ab0:	add	w0, w0, #0x1
  405ab4:	str	w0, [sp, #56]
  405ab8:	ldr	w1, [sp, #56]
  405abc:	ldr	w0, [sp, #36]
  405ac0:	cmp	w1, w0
  405ac4:	b.lt	405a48 <ferror@plt+0x3aa8>  // b.tstop
  405ac8:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  405acc:	add	x0, x0, #0x6b0
  405ad0:	ldr	w1, [sp, #60]
  405ad4:	str	w1, [x0]
  405ad8:	b	405ae0 <ferror@plt+0x3b40>
  405adc:	nop
  405ae0:	ldp	x29, x30, [sp], #64
  405ae4:	ret
  405ae8:	stp	x29, x30, [sp, #-64]!
  405aec:	mov	x29, sp
  405af0:	str	x0, [sp, #40]
  405af4:	str	w1, [sp, #36]
  405af8:	str	x2, [sp, #24]
  405afc:	ldr	w0, [sp, #36]
  405b00:	cmp	w0, #0x0
  405b04:	b.le	405b80 <ferror@plt+0x3be0>
  405b08:	mov	w0, #0x2                   	// #2
  405b0c:	str	w0, [sp, #52]
  405b10:	adrp	x0, 42a000 <argp_failure@@Base+0x19bc4>
  405b14:	add	x0, x0, #0x8e0
  405b18:	str	x0, [sp, #56]
  405b1c:	b	405b5c <ferror@plt+0x3bbc>
  405b20:	ldr	x0, [sp, #56]
  405b24:	ldr	x2, [x0]
  405b28:	ldr	x0, [sp, #24]
  405b2c:	ldr	x0, [x0]
  405b30:	mov	x1, x0
  405b34:	mov	x0, x2
  405b38:	bl	401d80 <strcmp@plt>
  405b3c:	cmp	w0, #0x0
  405b40:	b.ne	405b50 <ferror@plt+0x3bb0>  // b.any
  405b44:	mov	w0, #0x1                   	// #1
  405b48:	str	w0, [sp, #52]
  405b4c:	b	405b6c <ferror@plt+0x3bcc>
  405b50:	ldr	x0, [sp, #56]
  405b54:	add	x0, x0, #0x10
  405b58:	str	x0, [sp, #56]
  405b5c:	ldr	x0, [sp, #56]
  405b60:	ldr	x0, [x0]
  405b64:	cmp	x0, #0x0
  405b68:	b.ne	405b20 <ferror@plt+0x3b80>  // b.any
  405b6c:	ldr	w3, [sp, #52]
  405b70:	ldr	x2, [sp, #24]
  405b74:	ldr	w1, [sp, #36]
  405b78:	ldr	x0, [sp, #40]
  405b7c:	bl	404f90 <ferror@plt+0x2ff0>
  405b80:	nop
  405b84:	ldp	x29, x30, [sp], #64
  405b88:	ret
  405b8c:	stp	x29, x30, [sp, #-64]!
  405b90:	mov	x29, sp
  405b94:	str	x0, [sp, #40]
  405b98:	str	w1, [sp, #36]
  405b9c:	str	x2, [sp, #24]
  405ba0:	str	wzr, [sp, #60]
  405ba4:	b	405bfc <ferror@plt+0x3c5c>
  405ba8:	ldrsw	x0, [sp, #60]
  405bac:	lsl	x0, x0, #3
  405bb0:	ldr	x1, [sp, #24]
  405bb4:	add	x0, x1, x0
  405bb8:	ldr	x0, [x0]
  405bbc:	bl	4035a4 <ferror@plt+0x1604>
  405bc0:	str	x0, [sp, #48]
  405bc4:	ldr	x0, [sp, #48]
  405bc8:	cmp	x0, #0x0
  405bcc:	b.eq	405bf0 <ferror@plt+0x3c50>  // b.none
  405bd0:	ldr	x0, [sp, #48]
  405bd4:	ldr	x1, [x0, #16]
  405bd8:	ldr	x0, [sp, #40]
  405bdc:	str	x1, [x0, #24]
  405be0:	mov	w1, #0x0                   	// #0
  405be4:	ldr	x0, [sp, #40]
  405be8:	bl	406cb4 <ferror@plt+0x4d14>
  405bec:	b	405c10 <ferror@plt+0x3c70>
  405bf0:	ldr	w0, [sp, #60]
  405bf4:	add	w0, w0, #0x1
  405bf8:	str	w0, [sp, #60]
  405bfc:	ldr	w1, [sp, #60]
  405c00:	ldr	w0, [sp, #36]
  405c04:	cmp	w1, w0
  405c08:	b.lt	405ba8 <ferror@plt+0x3c08>  // b.tstop
  405c0c:	nop
  405c10:	nop
  405c14:	ldp	x29, x30, [sp], #64
  405c18:	ret
  405c1c:	stp	x29, x30, [sp, #-80]!
  405c20:	mov	x29, sp
  405c24:	str	x0, [sp, #40]
  405c28:	str	w1, [sp, #36]
  405c2c:	str	x2, [sp, #24]
  405c30:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  405c34:	add	x0, x0, #0x6c0
  405c38:	ldr	x0, [x0]
  405c3c:	str	x0, [sp, #64]
  405c40:	adrp	x0, 42a000 <argp_failure@@Base+0x19bc4>
  405c44:	add	x0, x0, #0x8d8
  405c48:	ldr	x0, [x0]
  405c4c:	str	x0, [sp, #56]
  405c50:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  405c54:	add	x0, x0, #0x508
  405c58:	ldr	x1, [x0]
  405c5c:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  405c60:	add	x0, x0, #0x6c0
  405c64:	str	x1, [x0]
  405c68:	adrp	x0, 42a000 <argp_failure@@Base+0x19bc4>
  405c6c:	add	x0, x0, #0x8d8
  405c70:	adrp	x1, 42b000 <argp_failure@@Base+0x1abc4>
  405c74:	add	x1, x1, #0x6b4
  405c78:	str	x1, [x0]
  405c7c:	str	wzr, [sp, #76]
  405c80:	b	405ca4 <ferror@plt+0x3d04>
  405c84:	ldr	w3, [sp, #76]
  405c88:	ldr	x2, [sp, #24]
  405c8c:	ldr	w1, [sp, #36]
  405c90:	ldr	x0, [sp, #40]
  405c94:	bl	404f90 <ferror@plt+0x2ff0>
  405c98:	ldr	w0, [sp, #76]
  405c9c:	add	w0, w0, #0x1
  405ca0:	str	w0, [sp, #76]
  405ca4:	ldr	w1, [sp, #76]
  405ca8:	ldr	w0, [sp, #36]
  405cac:	cmp	w1, w0
  405cb0:	b.lt	405c84 <ferror@plt+0x3ce4>  // b.tstop
  405cb4:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  405cb8:	add	x0, x0, #0x6c0
  405cbc:	ldr	x1, [sp, #64]
  405cc0:	str	x1, [x0]
  405cc4:	adrp	x0, 42a000 <argp_failure@@Base+0x19bc4>
  405cc8:	add	x0, x0, #0x8d8
  405ccc:	ldr	x1, [sp, #56]
  405cd0:	str	x1, [x0]
  405cd4:	nop
  405cd8:	ldp	x29, x30, [sp], #80
  405cdc:	ret
  405ce0:	stp	x29, x30, [sp, #-48]!
  405ce4:	mov	x29, sp
  405ce8:	str	x0, [sp, #40]
  405cec:	str	w1, [sp, #36]
  405cf0:	str	x2, [sp, #24]
  405cf4:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  405cf8:	add	x0, x0, #0x640
  405cfc:	ldr	x0, [x0]
  405d00:	mov	x1, x0
  405d04:	ldr	x0, [sp, #40]
  405d08:	bl	404b04 <ferror@plt+0x2b64>
  405d0c:	nop
  405d10:	ldp	x29, x30, [sp], #48
  405d14:	ret
  405d18:	stp	x29, x30, [sp, #-64]!
  405d1c:	mov	x29, sp
  405d20:	str	x0, [sp, #40]
  405d24:	str	w1, [sp, #36]
  405d28:	str	x2, [sp, #24]
  405d2c:	str	wzr, [sp, #60]
  405d30:	ldr	w0, [sp, #36]
  405d34:	cmp	w0, #0x0
  405d38:	b.le	405d54 <ferror@plt+0x3db4>
  405d3c:	ldr	x0, [sp, #24]
  405d40:	ldr	x0, [x0]
  405d44:	mov	w2, #0x0                   	// #0
  405d48:	mov	x1, #0x0                   	// #0
  405d4c:	bl	401b80 <strtoul@plt>
  405d50:	str	w0, [sp, #60]
  405d54:	ldr	w0, [sp, #60]
  405d58:	bl	401bb0 <exit@plt>
  405d5c:	stp	x29, x30, [sp, #-48]!
  405d60:	mov	x29, sp
  405d64:	str	x0, [sp, #40]
  405d68:	str	w1, [sp, #36]
  405d6c:	str	x2, [sp, #24]
  405d70:	ldr	x0, [sp, #40]
  405d74:	ldr	x0, [x0]
  405d78:	mov	x1, x0
  405d7c:	ldr	x0, [sp, #40]
  405d80:	bl	404b04 <ferror@plt+0x2b64>
  405d84:	nop
  405d88:	ldp	x29, x30, [sp], #48
  405d8c:	ret
  405d90:	stp	x29, x30, [sp, #-48]!
  405d94:	mov	x29, sp
  405d98:	str	x0, [sp, #40]
  405d9c:	str	w1, [sp, #36]
  405da0:	str	x2, [sp, #24]
  405da4:	ldr	x0, [sp, #40]
  405da8:	ldr	x0, [x0]
  405dac:	bl	401ea0 <if_nametoindex@plt>
  405db0:	cmp	w0, #0x0
  405db4:	cset	w0, eq  // eq = none
  405db8:	and	w0, w0, #0xff
  405dbc:	mov	w3, w0
  405dc0:	ldr	x2, [sp, #24]
  405dc4:	ldr	w1, [sp, #36]
  405dc8:	ldr	x0, [sp, #40]
  405dcc:	bl	404f90 <ferror@plt+0x2ff0>
  405dd0:	nop
  405dd4:	ldp	x29, x30, [sp], #48
  405dd8:	ret
  405ddc:	stp	x29, x30, [sp, #-64]!
  405de0:	mov	x29, sp
  405de4:	str	x0, [sp, #40]
  405de8:	str	w1, [sp, #36]
  405dec:	str	x2, [sp, #24]
  405df0:	ldr	x0, [sp, #40]
  405df4:	ldr	x0, [x0]
  405df8:	bl	401ea0 <if_nametoindex@plt>
  405dfc:	str	w0, [sp, #60]
  405e00:	ldr	w0, [sp, #60]
  405e04:	cmp	w0, #0x0
  405e08:	b.ne	405e30 <ferror@plt+0x3e90>  // b.any
  405e0c:	bl	401f40 <__errno_location@plt>
  405e10:	ldr	w1, [x0]
  405e14:	ldr	x0, [sp, #40]
  405e18:	ldr	x0, [x0]
  405e1c:	mov	x3, x0
  405e20:	adrp	x0, 414000 <argp_failure@@Base+0x3bc4>
  405e24:	add	x2, x0, #0xd00
  405e28:	mov	w0, #0x1                   	// #1
  405e2c:	bl	401bc0 <error@plt>
  405e30:	ldr	w1, [sp, #60]
  405e34:	adrp	x0, 414000 <argp_failure@@Base+0x3bc4>
  405e38:	add	x0, x0, #0xca0
  405e3c:	bl	401f20 <printf@plt>
  405e40:	mov	w2, w0
  405e44:	adrp	x0, 42a000 <argp_failure@@Base+0x19bc4>
  405e48:	add	x0, x0, #0x8d8
  405e4c:	ldr	x0, [x0]
  405e50:	ldr	w1, [x0]
  405e54:	adrp	x0, 42a000 <argp_failure@@Base+0x19bc4>
  405e58:	add	x0, x0, #0x8d8
  405e5c:	ldr	x0, [x0]
  405e60:	add	w1, w2, w1
  405e64:	str	w1, [x0]
  405e68:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  405e6c:	add	x0, x0, #0x6b0
  405e70:	mov	w1, #0x1                   	// #1
  405e74:	str	w1, [x0]
  405e78:	nop
  405e7c:	ldp	x29, x30, [sp], #64
  405e80:	ret
  405e84:	stp	x29, x30, [sp, #-48]!
  405e88:	mov	x29, sp
  405e8c:	str	x0, [sp, #40]
  405e90:	str	w1, [sp, #36]
  405e94:	str	x2, [sp, #24]
  405e98:	ldr	x0, [sp, #40]
  405e9c:	ldr	w3, [x0, #16]
  405ea0:	ldr	x0, [sp, #40]
  405ea4:	ldr	x0, [x0, #8]
  405ea8:	mov	x2, x0
  405eac:	mov	w1, #0x8915                	// #35093
  405eb0:	mov	w0, w3
  405eb4:	bl	40c508 <argp_usage@@Base+0x1364>
  405eb8:	cmp	w0, #0x0
  405ebc:	b.lt	405ed8 <ferror@plt+0x3f38>  // b.tstop
  405ec0:	mov	w3, #0x0                   	// #0
  405ec4:	ldr	x2, [sp, #24]
  405ec8:	ldr	w1, [sp, #36]
  405ecc:	ldr	x0, [sp, #40]
  405ed0:	bl	404f90 <ferror@plt+0x2ff0>
  405ed4:	b	405eec <ferror@plt+0x3f4c>
  405ed8:	mov	w3, #0x1                   	// #1
  405edc:	ldr	x2, [sp, #24]
  405ee0:	ldr	w1, [sp, #36]
  405ee4:	ldr	x0, [sp, #40]
  405ee8:	bl	404f90 <ferror@plt+0x2ff0>
  405eec:	nop
  405ef0:	ldp	x29, x30, [sp], #48
  405ef4:	ret
  405ef8:	stp	x29, x30, [sp, #-48]!
  405efc:	mov	x29, sp
  405f00:	str	x0, [sp, #40]
  405f04:	str	w1, [sp, #36]
  405f08:	str	x2, [sp, #24]
  405f0c:	ldr	x0, [sp, #40]
  405f10:	ldr	w3, [x0, #16]
  405f14:	ldr	x0, [sp, #40]
  405f18:	ldr	x0, [x0, #8]
  405f1c:	mov	x2, x0
  405f20:	mov	w1, #0x8915                	// #35093
  405f24:	mov	w0, w3
  405f28:	bl	40c508 <argp_usage@@Base+0x1364>
  405f2c:	cmp	w0, #0x0
  405f30:	b.ge	405f5c <ferror@plt+0x3fbc>  // b.tcont
  405f34:	bl	401f40 <__errno_location@plt>
  405f38:	ldr	w1, [x0]
  405f3c:	ldr	x0, [sp, #40]
  405f40:	ldr	x0, [x0, #8]
  405f44:	mov	x3, x0
  405f48:	adrp	x0, 414000 <argp_failure@@Base+0x3bc4>
  405f4c:	add	x2, x0, #0xd30
  405f50:	mov	w0, #0x1                   	// #1
  405f54:	bl	401bc0 <error@plt>
  405f58:	b	405f7c <ferror@plt+0x3fdc>
  405f5c:	ldr	x0, [sp, #40]
  405f60:	ldr	x0, [x0, #8]
  405f64:	add	x0, x0, #0x10
  405f68:	mov	x3, x0
  405f6c:	ldr	x2, [sp, #24]
  405f70:	ldr	w1, [sp, #36]
  405f74:	ldr	x0, [sp, #40]
  405f78:	bl	404fec <ferror@plt+0x304c>
  405f7c:	nop
  405f80:	ldp	x29, x30, [sp], #48
  405f84:	ret
  405f88:	stp	x29, x30, [sp, #-48]!
  405f8c:	mov	x29, sp
  405f90:	str	x0, [sp, #40]
  405f94:	str	w1, [sp, #36]
  405f98:	str	x2, [sp, #24]
  405f9c:	ldr	x0, [sp, #40]
  405fa0:	ldr	w3, [x0, #16]
  405fa4:	ldr	x0, [sp, #40]
  405fa8:	ldr	x0, [x0, #8]
  405fac:	mov	x2, x0
  405fb0:	mov	w1, #0x891b                	// #35099
  405fb4:	mov	w0, w3
  405fb8:	bl	40c508 <argp_usage@@Base+0x1364>
  405fbc:	cmp	w0, #0x0
  405fc0:	b.lt	405fdc <ferror@plt+0x403c>  // b.tstop
  405fc4:	mov	w3, #0x0                   	// #0
  405fc8:	ldr	x2, [sp, #24]
  405fcc:	ldr	w1, [sp, #36]
  405fd0:	ldr	x0, [sp, #40]
  405fd4:	bl	404f90 <ferror@plt+0x2ff0>
  405fd8:	b	405ff0 <ferror@plt+0x4050>
  405fdc:	mov	w3, #0x1                   	// #1
  405fe0:	ldr	x2, [sp, #24]
  405fe4:	ldr	w1, [sp, #36]
  405fe8:	ldr	x0, [sp, #40]
  405fec:	bl	404f90 <ferror@plt+0x2ff0>
  405ff0:	nop
  405ff4:	ldp	x29, x30, [sp], #48
  405ff8:	ret
  405ffc:	stp	x29, x30, [sp, #-48]!
  406000:	mov	x29, sp
  406004:	str	x0, [sp, #40]
  406008:	str	w1, [sp, #36]
  40600c:	str	x2, [sp, #24]
  406010:	ldr	x0, [sp, #40]
  406014:	ldr	w3, [x0, #16]
  406018:	ldr	x0, [sp, #40]
  40601c:	ldr	x0, [x0, #8]
  406020:	mov	x2, x0
  406024:	mov	w1, #0x891b                	// #35099
  406028:	mov	w0, w3
  40602c:	bl	40c508 <argp_usage@@Base+0x1364>
  406030:	cmp	w0, #0x0
  406034:	b.ge	406060 <ferror@plt+0x40c0>  // b.tcont
  406038:	bl	401f40 <__errno_location@plt>
  40603c:	ldr	w1, [x0]
  406040:	ldr	x0, [sp, #40]
  406044:	ldr	x0, [x0, #8]
  406048:	mov	x3, x0
  40604c:	adrp	x0, 414000 <argp_failure@@Base+0x3bc4>
  406050:	add	x2, x0, #0xd58
  406054:	mov	w0, #0x1                   	// #1
  406058:	bl	401bc0 <error@plt>
  40605c:	b	406080 <ferror@plt+0x40e0>
  406060:	ldr	x0, [sp, #40]
  406064:	ldr	x0, [x0, #8]
  406068:	add	x0, x0, #0x10
  40606c:	mov	x3, x0
  406070:	ldr	x2, [sp, #24]
  406074:	ldr	w1, [sp, #36]
  406078:	ldr	x0, [sp, #40]
  40607c:	bl	404fec <ferror@plt+0x304c>
  406080:	nop
  406084:	ldp	x29, x30, [sp], #48
  406088:	ret
  40608c:	stp	x29, x30, [sp, #-64]!
  406090:	mov	x29, sp
  406094:	str	x0, [sp, #40]
  406098:	str	w1, [sp, #36]
  40609c:	str	x2, [sp, #24]
  4060a0:	ldr	x0, [sp, #40]
  4060a4:	ldr	x0, [x0, #8]
  4060a8:	ldrsh	w0, [x0, #16]
  4060ac:	and	w0, w0, #0xffff
  4060b0:	str	w0, [sp, #60]
  4060b4:	add	x0, sp, #0x34
  4060b8:	mov	x1, x0
  4060bc:	adrp	x0, 414000 <argp_failure@@Base+0x3bc4>
  4060c0:	add	x0, x0, #0xd88
  4060c4:	bl	402960 <ferror@plt+0x9c0>
  4060c8:	str	w0, [sp, #56]
  4060cc:	ldr	w0, [sp, #56]
  4060d0:	cmp	w0, #0x0
  4060d4:	b.eq	406114 <ferror@plt+0x4174>  // b.none
  4060d8:	ldr	x0, [sp, #40]
  4060dc:	ldr	w3, [x0, #16]
  4060e0:	ldr	x0, [sp, #40]
  4060e4:	ldr	x0, [x0, #8]
  4060e8:	mov	x2, x0
  4060ec:	mov	w1, #0x8913                	// #35091
  4060f0:	mov	w0, w3
  4060f4:	bl	40c508 <argp_usage@@Base+0x1364>
  4060f8:	cmp	w0, #0x0
  4060fc:	b.lt	406114 <ferror@plt+0x4174>  // b.tstop
  406100:	ldr	w1, [sp, #56]
  406104:	ldr	w0, [sp, #60]
  406108:	and	w0, w1, w0
  40610c:	cmp	w0, #0x0
  406110:	b.ne	40612c <ferror@plt+0x418c>  // b.any
  406114:	mov	w3, #0x1                   	// #1
  406118:	ldr	x2, [sp, #24]
  40611c:	ldr	w1, [sp, #36]
  406120:	ldr	x0, [sp, #40]
  406124:	bl	404f90 <ferror@plt+0x2ff0>
  406128:	b	406180 <ferror@plt+0x41e0>
  40612c:	ldr	x0, [sp, #40]
  406130:	ldr	w3, [x0, #16]
  406134:	ldr	x0, [sp, #40]
  406138:	ldr	x0, [x0, #8]
  40613c:	mov	x2, x0
  406140:	mov	w1, #0x8919                	// #35097
  406144:	mov	w0, w3
  406148:	bl	40c508 <argp_usage@@Base+0x1364>
  40614c:	cmp	w0, #0x0
  406150:	b.lt	40616c <ferror@plt+0x41cc>  // b.tstop
  406154:	mov	w3, #0x0                   	// #0
  406158:	ldr	x2, [sp, #24]
  40615c:	ldr	w1, [sp, #36]
  406160:	ldr	x0, [sp, #40]
  406164:	bl	404f90 <ferror@plt+0x2ff0>
  406168:	b	406180 <ferror@plt+0x41e0>
  40616c:	mov	w3, #0x1                   	// #1
  406170:	ldr	x2, [sp, #24]
  406174:	ldr	w1, [sp, #36]
  406178:	ldr	x0, [sp, #40]
  40617c:	bl	404f90 <ferror@plt+0x2ff0>
  406180:	ldp	x29, x30, [sp], #64
  406184:	ret
  406188:	stp	x29, x30, [sp, #-48]!
  40618c:	mov	x29, sp
  406190:	str	x0, [sp, #40]
  406194:	str	w1, [sp, #36]
  406198:	str	x2, [sp, #24]
  40619c:	ldr	x0, [sp, #40]
  4061a0:	ldr	w3, [x0, #16]
  4061a4:	ldr	x0, [sp, #40]
  4061a8:	ldr	x0, [x0, #8]
  4061ac:	mov	x2, x0
  4061b0:	mov	w1, #0x8919                	// #35097
  4061b4:	mov	w0, w3
  4061b8:	bl	40c508 <argp_usage@@Base+0x1364>
  4061bc:	cmp	w0, #0x0
  4061c0:	b.ge	4061ec <ferror@plt+0x424c>  // b.tcont
  4061c4:	bl	401f40 <__errno_location@plt>
  4061c8:	ldr	w1, [x0]
  4061cc:	ldr	x0, [sp, #40]
  4061d0:	ldr	x0, [x0, #8]
  4061d4:	mov	x3, x0
  4061d8:	adrp	x0, 414000 <argp_failure@@Base+0x3bc4>
  4061dc:	add	x2, x0, #0xd98
  4061e0:	mov	w0, #0x1                   	// #1
  4061e4:	bl	401bc0 <error@plt>
  4061e8:	b	40620c <ferror@plt+0x426c>
  4061ec:	ldr	x0, [sp, #40]
  4061f0:	ldr	x0, [x0, #8]
  4061f4:	add	x0, x0, #0x10
  4061f8:	mov	x3, x0
  4061fc:	ldr	x2, [sp, #24]
  406200:	ldr	w1, [sp, #36]
  406204:	ldr	x0, [sp, #40]
  406208:	bl	404fec <ferror@plt+0x304c>
  40620c:	nop
  406210:	ldp	x29, x30, [sp], #48
  406214:	ret
  406218:	stp	x29, x30, [sp, #-64]!
  40621c:	mov	x29, sp
  406220:	str	x0, [sp, #40]
  406224:	str	w1, [sp, #36]
  406228:	str	x2, [sp, #24]
  40622c:	ldr	x0, [sp, #40]
  406230:	ldr	x0, [x0, #8]
  406234:	ldrsh	w0, [x0, #16]
  406238:	and	w0, w0, #0xffff
  40623c:	str	w0, [sp, #60]
  406240:	add	x0, sp, #0x34
  406244:	mov	x1, x0
  406248:	adrp	x0, 414000 <argp_failure@@Base+0x3bc4>
  40624c:	add	x0, x0, #0xdc8
  406250:	bl	402960 <ferror@plt+0x9c0>
  406254:	str	w0, [sp, #56]
  406258:	ldr	w0, [sp, #56]
  40625c:	cmp	w0, #0x0
  406260:	b.eq	4062a0 <ferror@plt+0x4300>  // b.none
  406264:	ldr	x0, [sp, #40]
  406268:	ldr	w3, [x0, #16]
  40626c:	ldr	x0, [sp, #40]
  406270:	ldr	x0, [x0, #8]
  406274:	mov	x2, x0
  406278:	mov	w1, #0x8913                	// #35091
  40627c:	mov	w0, w3
  406280:	bl	40c508 <argp_usage@@Base+0x1364>
  406284:	cmp	w0, #0x0
  406288:	b.lt	4062a0 <ferror@plt+0x4300>  // b.tstop
  40628c:	ldr	w1, [sp, #56]
  406290:	ldr	w0, [sp, #60]
  406294:	and	w0, w1, w0
  406298:	cmp	w0, #0x0
  40629c:	b.ne	4062b8 <ferror@plt+0x4318>  // b.any
  4062a0:	mov	w3, #0x1                   	// #1
  4062a4:	ldr	x2, [sp, #24]
  4062a8:	ldr	w1, [sp, #36]
  4062ac:	ldr	x0, [sp, #40]
  4062b0:	bl	404f90 <ferror@plt+0x2ff0>
  4062b4:	b	40630c <ferror@plt+0x436c>
  4062b8:	ldr	x0, [sp, #40]
  4062bc:	ldr	w3, [x0, #16]
  4062c0:	ldr	x0, [sp, #40]
  4062c4:	ldr	x0, [x0, #8]
  4062c8:	mov	x2, x0
  4062cc:	mov	w1, #0x8917                	// #35095
  4062d0:	mov	w0, w3
  4062d4:	bl	40c508 <argp_usage@@Base+0x1364>
  4062d8:	cmp	w0, #0x0
  4062dc:	b.lt	4062f8 <ferror@plt+0x4358>  // b.tstop
  4062e0:	mov	w3, #0x0                   	// #0
  4062e4:	ldr	x2, [sp, #24]
  4062e8:	ldr	w1, [sp, #36]
  4062ec:	ldr	x0, [sp, #40]
  4062f0:	bl	404f90 <ferror@plt+0x2ff0>
  4062f4:	b	40630c <ferror@plt+0x436c>
  4062f8:	mov	w3, #0x1                   	// #1
  4062fc:	ldr	x2, [sp, #24]
  406300:	ldr	w1, [sp, #36]
  406304:	ldr	x0, [sp, #40]
  406308:	bl	404f90 <ferror@plt+0x2ff0>
  40630c:	ldp	x29, x30, [sp], #64
  406310:	ret
  406314:	stp	x29, x30, [sp, #-48]!
  406318:	mov	x29, sp
  40631c:	str	x0, [sp, #40]
  406320:	str	w1, [sp, #36]
  406324:	str	x2, [sp, #24]
  406328:	ldr	x0, [sp, #40]
  40632c:	ldr	w3, [x0, #16]
  406330:	ldr	x0, [sp, #40]
  406334:	ldr	x0, [x0, #8]
  406338:	mov	x2, x0
  40633c:	mov	w1, #0x8917                	// #35095
  406340:	mov	w0, w3
  406344:	bl	40c508 <argp_usage@@Base+0x1364>
  406348:	cmp	w0, #0x0
  40634c:	b.ge	406378 <ferror@plt+0x43d8>  // b.tcont
  406350:	bl	401f40 <__errno_location@plt>
  406354:	ldr	w1, [x0]
  406358:	ldr	x0, [sp, #40]
  40635c:	ldr	x0, [x0, #8]
  406360:	mov	x3, x0
  406364:	adrp	x0, 414000 <argp_failure@@Base+0x3bc4>
  406368:	add	x2, x0, #0xdd8
  40636c:	mov	w0, #0x1                   	// #1
  406370:	bl	401bc0 <error@plt>
  406374:	b	406398 <ferror@plt+0x43f8>
  406378:	ldr	x0, [sp, #40]
  40637c:	ldr	x0, [x0, #8]
  406380:	add	x0, x0, #0x10
  406384:	mov	x3, x0
  406388:	ldr	x2, [sp, #24]
  40638c:	ldr	w1, [sp, #36]
  406390:	ldr	x0, [sp, #40]
  406394:	bl	404fec <ferror@plt+0x304c>
  406398:	nop
  40639c:	ldp	x29, x30, [sp], #48
  4063a0:	ret
  4063a4:	stp	x29, x30, [sp, #-48]!
  4063a8:	mov	x29, sp
  4063ac:	str	x0, [sp, #40]
  4063b0:	str	w1, [sp, #36]
  4063b4:	str	x2, [sp, #24]
  4063b8:	ldr	x0, [sp, #40]
  4063bc:	ldr	w3, [x0, #16]
  4063c0:	ldr	x0, [sp, #40]
  4063c4:	ldr	x0, [x0, #8]
  4063c8:	mov	x2, x0
  4063cc:	mov	w1, #0x8921                	// #35105
  4063d0:	mov	w0, w3
  4063d4:	bl	40c508 <argp_usage@@Base+0x1364>
  4063d8:	cmp	w0, #0x0
  4063dc:	b.lt	4063f8 <ferror@plt+0x4458>  // b.tstop
  4063e0:	mov	w3, #0x0                   	// #0
  4063e4:	ldr	x2, [sp, #24]
  4063e8:	ldr	w1, [sp, #36]
  4063ec:	ldr	x0, [sp, #40]
  4063f0:	bl	404f90 <ferror@plt+0x2ff0>
  4063f4:	b	40640c <ferror@plt+0x446c>
  4063f8:	mov	w3, #0x1                   	// #1
  4063fc:	ldr	x2, [sp, #24]
  406400:	ldr	w1, [sp, #36]
  406404:	ldr	x0, [sp, #40]
  406408:	bl	404f90 <ferror@plt+0x2ff0>
  40640c:	nop
  406410:	ldp	x29, x30, [sp], #48
  406414:	ret
  406418:	stp	x29, x30, [sp, #-48]!
  40641c:	mov	x29, sp
  406420:	str	x0, [sp, #40]
  406424:	str	w1, [sp, #36]
  406428:	str	x2, [sp, #24]
  40642c:	ldr	x0, [sp, #40]
  406430:	ldr	w3, [x0, #16]
  406434:	ldr	x0, [sp, #40]
  406438:	ldr	x0, [x0, #8]
  40643c:	mov	x2, x0
  406440:	mov	w1, #0x8921                	// #35105
  406444:	mov	w0, w3
  406448:	bl	40c508 <argp_usage@@Base+0x1364>
  40644c:	cmp	w0, #0x0
  406450:	b.ge	40647c <ferror@plt+0x44dc>  // b.tcont
  406454:	bl	401f40 <__errno_location@plt>
  406458:	ldr	w1, [x0]
  40645c:	ldr	x0, [sp, #40]
  406460:	ldr	x0, [x0, #8]
  406464:	mov	x3, x0
  406468:	adrp	x0, 414000 <argp_failure@@Base+0x3bc4>
  40646c:	add	x2, x0, #0xe08
  406470:	mov	w0, #0x1                   	// #1
  406474:	bl	401bc0 <error@plt>
  406478:	b	40649c <ferror@plt+0x44fc>
  40647c:	ldr	x0, [sp, #40]
  406480:	ldr	x0, [x0, #8]
  406484:	ldr	w0, [x0, #16]
  406488:	mov	w3, w0
  40648c:	ldr	x2, [sp, #24]
  406490:	ldr	w1, [sp, #36]
  406494:	ldr	x0, [sp, #40]
  406498:	bl	404b54 <ferror@plt+0x2bb4>
  40649c:	nop
  4064a0:	ldp	x29, x30, [sp], #48
  4064a4:	ret
  4064a8:	stp	x29, x30, [sp, #-48]!
  4064ac:	mov	x29, sp
  4064b0:	str	x0, [sp, #40]
  4064b4:	str	w1, [sp, #36]
  4064b8:	str	x2, [sp, #24]
  4064bc:	ldr	x0, [sp, #40]
  4064c0:	ldr	w3, [x0, #16]
  4064c4:	ldr	x0, [sp, #40]
  4064c8:	ldr	x0, [x0, #8]
  4064cc:	mov	x2, x0
  4064d0:	mov	w1, #0x891d                	// #35101
  4064d4:	mov	w0, w3
  4064d8:	bl	40c508 <argp_usage@@Base+0x1364>
  4064dc:	cmp	w0, #0x0
  4064e0:	b.lt	406510 <ferror@plt+0x4570>  // b.tstop
  4064e4:	ldr	x0, [sp, #40]
  4064e8:	ldr	x0, [x0, #8]
  4064ec:	ldr	w0, [x0, #16]
  4064f0:	cmp	w0, #0x0
  4064f4:	b.le	406510 <ferror@plt+0x4570>
  4064f8:	mov	w3, #0x0                   	// #0
  4064fc:	ldr	x2, [sp, #24]
  406500:	ldr	w1, [sp, #36]
  406504:	ldr	x0, [sp, #40]
  406508:	bl	404f90 <ferror@plt+0x2ff0>
  40650c:	b	406528 <ferror@plt+0x4588>
  406510:	mov	w3, #0x1                   	// #1
  406514:	ldr	x2, [sp, #24]
  406518:	ldr	w1, [sp, #36]
  40651c:	ldr	x0, [sp, #40]
  406520:	bl	404f90 <ferror@plt+0x2ff0>
  406524:	nop
  406528:	nop
  40652c:	ldp	x29, x30, [sp], #48
  406530:	ret
  406534:	stp	x29, x30, [sp, #-48]!
  406538:	mov	x29, sp
  40653c:	str	x0, [sp, #40]
  406540:	str	w1, [sp, #36]
  406544:	str	x2, [sp, #24]
  406548:	ldr	x0, [sp, #40]
  40654c:	ldr	w3, [x0, #16]
  406550:	ldr	x0, [sp, #40]
  406554:	ldr	x0, [x0, #8]
  406558:	mov	x2, x0
  40655c:	mov	w1, #0x891d                	// #35101
  406560:	mov	w0, w3
  406564:	bl	40c508 <argp_usage@@Base+0x1364>
  406568:	cmp	w0, #0x0
  40656c:	b.ge	406598 <ferror@plt+0x45f8>  // b.tcont
  406570:	bl	401f40 <__errno_location@plt>
  406574:	ldr	w1, [x0]
  406578:	ldr	x0, [sp, #40]
  40657c:	ldr	x0, [x0, #8]
  406580:	mov	x3, x0
  406584:	adrp	x0, 414000 <argp_failure@@Base+0x3bc4>
  406588:	add	x2, x0, #0xe30
  40658c:	mov	w0, #0x1                   	// #1
  406590:	bl	401bc0 <error@plt>
  406594:	b	4065b8 <ferror@plt+0x4618>
  406598:	ldr	x0, [sp, #40]
  40659c:	ldr	x0, [x0, #8]
  4065a0:	ldr	w0, [x0, #16]
  4065a4:	mov	w3, w0
  4065a8:	ldr	x2, [sp, #24]
  4065ac:	ldr	w1, [sp, #36]
  4065b0:	ldr	x0, [sp, #40]
  4065b4:	bl	404b54 <ferror@plt+0x2bb4>
  4065b8:	nop
  4065bc:	ldp	x29, x30, [sp], #48
  4065c0:	ret
  4065c4:	stp	x29, x30, [sp, #-48]!
  4065c8:	mov	x29, sp
  4065cc:	str	x0, [sp, #40]
  4065d0:	str	w1, [sp, #36]
  4065d4:	str	x2, [sp, #24]
  4065d8:	ldr	x0, [sp, #40]
  4065dc:	ldr	w3, [x0, #16]
  4065e0:	ldr	x0, [sp, #40]
  4065e4:	ldr	x0, [x0, #8]
  4065e8:	mov	x2, x0
  4065ec:	mov	w1, #0x8913                	// #35091
  4065f0:	mov	w0, w3
  4065f4:	bl	40c508 <argp_usage@@Base+0x1364>
  4065f8:	cmp	w0, #0x0
  4065fc:	b.lt	406618 <ferror@plt+0x4678>  // b.tstop
  406600:	mov	w3, #0x0                   	// #0
  406604:	ldr	x2, [sp, #24]
  406608:	ldr	w1, [sp, #36]
  40660c:	ldr	x0, [sp, #40]
  406610:	bl	404f90 <ferror@plt+0x2ff0>
  406614:	b	40662c <ferror@plt+0x468c>
  406618:	mov	w3, #0x1                   	// #1
  40661c:	ldr	x2, [sp, #24]
  406620:	ldr	w1, [sp, #36]
  406624:	ldr	x0, [sp, #40]
  406628:	bl	404f90 <ferror@plt+0x2ff0>
  40662c:	nop
  406630:	ldp	x29, x30, [sp], #48
  406634:	ret
  406638:	stp	x29, x30, [sp, #-64]!
  40663c:	mov	x29, sp
  406640:	str	x0, [sp, #40]
  406644:	str	w1, [sp, #36]
  406648:	str	x2, [sp, #24]
  40664c:	ldr	x0, [sp, #40]
  406650:	ldr	w3, [x0, #16]
  406654:	ldr	x0, [sp, #40]
  406658:	ldr	x0, [x0, #8]
  40665c:	mov	x2, x0
  406660:	mov	w1, #0x8913                	// #35091
  406664:	mov	w0, w3
  406668:	bl	40c508 <argp_usage@@Base+0x1364>
  40666c:	cmp	w0, #0x0
  406670:	b.ge	40669c <ferror@plt+0x46fc>  // b.tcont
  406674:	bl	401f40 <__errno_location@plt>
  406678:	ldr	w1, [x0]
  40667c:	ldr	x0, [sp, #40]
  406680:	ldr	x0, [x0, #8]
  406684:	mov	x3, x0
  406688:	adrp	x0, 414000 <argp_failure@@Base+0x3bc4>
  40668c:	add	x2, x0, #0xe58
  406690:	mov	w0, #0x1                   	// #1
  406694:	bl	401bc0 <error@plt>
  406698:	b	4067ac <ferror@plt+0x480c>
  40669c:	ldr	x0, [sp, #40]
  4066a0:	ldr	x0, [x0, #8]
  4066a4:	ldrsh	w0, [x0, #16]
  4066a8:	and	w0, w0, #0xffff
  4066ac:	str	w0, [sp, #60]
  4066b0:	ldr	w0, [sp, #36]
  4066b4:	cmp	w0, #0x0
  4066b8:	b.le	406794 <ferror@plt+0x47f4>
  4066bc:	ldr	x0, [sp, #24]
  4066c0:	ldr	x2, [x0]
  4066c4:	adrp	x0, 414000 <argp_failure@@Base+0x3bc4>
  4066c8:	add	x1, x0, #0xe80
  4066cc:	mov	x0, x2
  4066d0:	bl	401d80 <strcmp@plt>
  4066d4:	cmp	w0, #0x0
  4066d8:	b.ne	406704 <ferror@plt+0x4764>  // b.any
  4066dc:	ldr	w0, [sp, #36]
  4066e0:	sub	w1, w0, #0x1
  4066e4:	ldr	x0, [sp, #24]
  4066e8:	add	x0, x0, #0x8
  4066ec:	ldr	w2, [sp, #60]
  4066f0:	mov	w3, w2
  4066f4:	mov	x2, x0
  4066f8:	ldr	x0, [sp, #40]
  4066fc:	bl	404b54 <ferror@plt+0x2bb4>
  406700:	b	4067ac <ferror@plt+0x480c>
  406704:	ldr	x0, [sp, #24]
  406708:	ldr	x2, [x0]
  40670c:	adrp	x0, 414000 <argp_failure@@Base+0x3bc4>
  406710:	add	x1, x0, #0xe88
  406714:	mov	x0, x2
  406718:	bl	401d80 <strcmp@plt>
  40671c:	cmp	w0, #0x0
  406720:	b.ne	40674c <ferror@plt+0x47ac>  // b.any
  406724:	ldr	w0, [sp, #36]
  406728:	sub	w1, w0, #0x1
  40672c:	ldr	x0, [sp, #24]
  406730:	add	x0, x0, #0x8
  406734:	ldr	w2, [sp, #60]
  406738:	mov	w3, w2
  40673c:	mov	x2, x0
  406740:	ldr	x0, [sp, #40]
  406744:	bl	4052e4 <ferror@plt+0x3344>
  406748:	b	4067ac <ferror@plt+0x480c>
  40674c:	ldr	x0, [sp, #24]
  406750:	ldr	x2, [x0]
  406754:	adrp	x0, 414000 <argp_failure@@Base+0x3bc4>
  406758:	add	x1, x0, #0xe90
  40675c:	mov	x0, x2
  406760:	bl	401d80 <strcmp@plt>
  406764:	cmp	w0, #0x0
  406768:	b.ne	4067ac <ferror@plt+0x480c>  // b.any
  40676c:	ldr	w0, [sp, #36]
  406770:	sub	w1, w0, #0x1
  406774:	ldr	x0, [sp, #24]
  406778:	add	x0, x0, #0x8
  40677c:	ldr	w2, [sp, #60]
  406780:	mov	w3, w2
  406784:	mov	x2, x0
  406788:	ldr	x0, [sp, #40]
  40678c:	bl	405184 <ferror@plt+0x31e4>
  406790:	b	4067ac <ferror@plt+0x480c>
  406794:	ldr	w0, [sp, #60]
  406798:	mov	w3, w0
  40679c:	ldr	x2, [sp, #24]
  4067a0:	ldr	w1, [sp, #36]
  4067a4:	ldr	x0, [sp, #40]
  4067a8:	bl	405184 <ferror@plt+0x31e4>
  4067ac:	nop
  4067b0:	ldp	x29, x30, [sp], #64
  4067b4:	ret
  4067b8:	stp	x29, x30, [sp, #-48]!
  4067bc:	mov	x29, sp
  4067c0:	str	x0, [sp, #40]
  4067c4:	str	w1, [sp, #36]
  4067c8:	str	x2, [sp, #24]
  4067cc:	mov	w3, #0x1                   	// #1
  4067d0:	ldr	x2, [sp, #24]
  4067d4:	ldr	w1, [sp, #36]
  4067d8:	ldr	x0, [sp, #40]
  4067dc:	bl	404f90 <ferror@plt+0x2ff0>
  4067e0:	nop
  4067e4:	ldp	x29, x30, [sp], #48
  4067e8:	ret
  4067ec:	stp	x29, x30, [sp, #-48]!
  4067f0:	mov	x29, sp
  4067f4:	str	x0, [sp, #40]
  4067f8:	str	w1, [sp, #36]
  4067fc:	str	x2, [sp, #24]
  406800:	adrp	x0, 414000 <argp_failure@@Base+0x3bc4>
  406804:	add	x1, x0, #0xe98
  406808:	ldr	x0, [sp, #40]
  40680c:	bl	404b04 <ferror@plt+0x2b64>
  406810:	nop
  406814:	ldp	x29, x30, [sp], #48
  406818:	ret
  40681c:	stp	x29, x30, [sp, #-48]!
  406820:	mov	x29, sp
  406824:	str	x0, [sp, #40]
  406828:	str	w1, [sp, #36]
  40682c:	str	x2, [sp, #24]
  406830:	mov	w3, #0x1                   	// #1
  406834:	ldr	x2, [sp, #24]
  406838:	ldr	w1, [sp, #36]
  40683c:	ldr	x0, [sp, #40]
  406840:	bl	404f90 <ferror@plt+0x2ff0>
  406844:	nop
  406848:	ldp	x29, x30, [sp], #48
  40684c:	ret
  406850:	stp	x29, x30, [sp, #-48]!
  406854:	mov	x29, sp
  406858:	str	x0, [sp, #40]
  40685c:	str	w1, [sp, #36]
  406860:	str	x2, [sp, #24]
  406864:	adrp	x0, 414000 <argp_failure@@Base+0x3bc4>
  406868:	add	x1, x0, #0xe98
  40686c:	ldr	x0, [sp, #40]
  406870:	bl	404b04 <ferror@plt+0x2b64>
  406874:	nop
  406878:	ldp	x29, x30, [sp], #48
  40687c:	ret
  406880:	stp	x29, x30, [sp, #-48]!
  406884:	mov	x29, sp
  406888:	str	x0, [sp, #40]
  40688c:	str	w1, [sp, #36]
  406890:	str	x2, [sp, #24]
  406894:	ldr	x0, [sp, #40]
  406898:	ldr	w3, [x0, #16]
  40689c:	ldr	x0, [sp, #40]
  4068a0:	ldr	x0, [x0, #8]
  4068a4:	mov	x2, x0
  4068a8:	mov	w1, #0x8970                	// #35184
  4068ac:	mov	w0, w3
  4068b0:	bl	40c508 <argp_usage@@Base+0x1364>
  4068b4:	cmp	w0, #0x0
  4068b8:	b.lt	4068d4 <ferror@plt+0x4934>  // b.tstop
  4068bc:	mov	w3, #0x0                   	// #0
  4068c0:	ldr	x2, [sp, #24]
  4068c4:	ldr	w1, [sp, #36]
  4068c8:	ldr	x0, [sp, #40]
  4068cc:	bl	404f90 <ferror@plt+0x2ff0>
  4068d0:	b	4068e8 <ferror@plt+0x4948>
  4068d4:	mov	w3, #0x1                   	// #1
  4068d8:	ldr	x2, [sp, #24]
  4068dc:	ldr	w1, [sp, #36]
  4068e0:	ldr	x0, [sp, #40]
  4068e4:	bl	404f90 <ferror@plt+0x2ff0>
  4068e8:	nop
  4068ec:	ldp	x29, x30, [sp], #48
  4068f0:	ret
  4068f4:	stp	x29, x30, [sp, #-48]!
  4068f8:	mov	x29, sp
  4068fc:	str	x0, [sp, #40]
  406900:	str	w1, [sp, #36]
  406904:	str	x2, [sp, #24]
  406908:	ldr	x0, [sp, #40]
  40690c:	ldr	x0, [x0, #8]
  406910:	ldrb	w0, [x0, #34]
  406914:	cmp	w0, #0x0
  406918:	b.eq	406934 <ferror@plt+0x4994>  // b.none
  40691c:	mov	w3, #0x0                   	// #0
  406920:	ldr	x2, [sp, #24]
  406924:	ldr	w1, [sp, #36]
  406928:	ldr	x0, [sp, #40]
  40692c:	bl	404f90 <ferror@plt+0x2ff0>
  406930:	b	406948 <ferror@plt+0x49a8>
  406934:	mov	w3, #0x1                   	// #1
  406938:	ldr	x2, [sp, #24]
  40693c:	ldr	w1, [sp, #36]
  406940:	ldr	x0, [sp, #40]
  406944:	bl	404f90 <ferror@plt+0x2ff0>
  406948:	nop
  40694c:	ldp	x29, x30, [sp], #48
  406950:	ret
  406954:	stp	x29, x30, [sp, #-48]!
  406958:	mov	x29, sp
  40695c:	str	x0, [sp, #40]
  406960:	str	w1, [sp, #36]
  406964:	str	x2, [sp, #24]
  406968:	ldr	x0, [sp, #40]
  40696c:	ldr	x0, [x0, #8]
  406970:	ldrb	w0, [x0, #34]
  406974:	mov	w3, w0
  406978:	ldr	x2, [sp, #24]
  40697c:	ldr	w1, [sp, #36]
  406980:	ldr	x0, [sp, #40]
  406984:	bl	404b54 <ferror@plt+0x2bb4>
  406988:	nop
  40698c:	ldp	x29, x30, [sp], #48
  406990:	ret
  406994:	stp	x29, x30, [sp, #-48]!
  406998:	mov	x29, sp
  40699c:	str	x0, [sp, #40]
  4069a0:	str	w1, [sp, #36]
  4069a4:	str	x2, [sp, #24]
  4069a8:	ldr	x0, [sp, #40]
  4069ac:	ldr	x0, [x0, #8]
  4069b0:	ldrh	w0, [x0, #32]
  4069b4:	cmp	w0, #0xff
  4069b8:	b.ls	4069d4 <ferror@plt+0x4a34>  // b.plast
  4069bc:	mov	w3, #0x0                   	// #0
  4069c0:	ldr	x2, [sp, #24]
  4069c4:	ldr	w1, [sp, #36]
  4069c8:	ldr	x0, [sp, #40]
  4069cc:	bl	404f90 <ferror@plt+0x2ff0>
  4069d0:	b	4069e8 <ferror@plt+0x4a48>
  4069d4:	mov	w3, #0x1                   	// #1
  4069d8:	ldr	x2, [sp, #24]
  4069dc:	ldr	w1, [sp, #36]
  4069e0:	ldr	x0, [sp, #40]
  4069e4:	bl	404f90 <ferror@plt+0x2ff0>
  4069e8:	nop
  4069ec:	ldp	x29, x30, [sp], #48
  4069f0:	ret
  4069f4:	stp	x29, x30, [sp, #-48]!
  4069f8:	mov	x29, sp
  4069fc:	str	x0, [sp, #40]
  406a00:	str	w1, [sp, #36]
  406a04:	str	x2, [sp, #24]
  406a08:	ldr	x0, [sp, #40]
  406a0c:	ldr	x0, [x0, #8]
  406a10:	ldrh	w0, [x0, #32]
  406a14:	cmp	w0, #0xff
  406a18:	b.ls	406a40 <ferror@plt+0x4aa0>  // b.plast
  406a1c:	ldr	x0, [sp, #40]
  406a20:	ldr	x0, [x0, #8]
  406a24:	ldrh	w0, [x0, #32]
  406a28:	mov	w3, w0
  406a2c:	ldr	x2, [sp, #24]
  406a30:	ldr	w1, [sp, #36]
  406a34:	ldr	x0, [sp, #40]
  406a38:	bl	404b54 <ferror@plt+0x2bb4>
  406a3c:	b	406a50 <ferror@plt+0x4ab0>
  406a40:	adrp	x0, 414000 <argp_failure@@Base+0x3bc4>
  406a44:	add	x1, x0, #0xea8
  406a48:	ldr	x0, [sp, #40]
  406a4c:	bl	404b04 <ferror@plt+0x2b64>
  406a50:	nop
  406a54:	ldp	x29, x30, [sp], #48
  406a58:	ret
  406a5c:	stp	x29, x30, [sp, #-48]!
  406a60:	mov	x29, sp
  406a64:	str	x0, [sp, #40]
  406a68:	str	w1, [sp, #36]
  406a6c:	str	x2, [sp, #24]
  406a70:	ldr	x0, [sp, #40]
  406a74:	ldr	x0, [x0, #8]
  406a78:	ldr	x0, [x0, #16]
  406a7c:	cmp	x0, #0x0
  406a80:	b.eq	406a9c <ferror@plt+0x4afc>  // b.none
  406a84:	mov	w3, #0x0                   	// #0
  406a88:	ldr	x2, [sp, #24]
  406a8c:	ldr	w1, [sp, #36]
  406a90:	ldr	x0, [sp, #40]
  406a94:	bl	404f90 <ferror@plt+0x2ff0>
  406a98:	b	406ab0 <ferror@plt+0x4b10>
  406a9c:	mov	w3, #0x1                   	// #1
  406aa0:	ldr	x2, [sp, #24]
  406aa4:	ldr	w1, [sp, #36]
  406aa8:	ldr	x0, [sp, #40]
  406aac:	bl	404f90 <ferror@plt+0x2ff0>
  406ab0:	nop
  406ab4:	ldp	x29, x30, [sp], #48
  406ab8:	ret
  406abc:	stp	x29, x30, [sp, #-48]!
  406ac0:	mov	x29, sp
  406ac4:	str	x0, [sp, #40]
  406ac8:	str	w1, [sp, #36]
  406acc:	str	x2, [sp, #24]
  406ad0:	ldr	x0, [sp, #40]
  406ad4:	ldr	x0, [x0, #8]
  406ad8:	ldr	x0, [x0, #16]
  406adc:	cmp	x0, #0x0
  406ae0:	b.eq	406b08 <ferror@plt+0x4b68>  // b.none
  406ae4:	ldr	x0, [sp, #40]
  406ae8:	ldr	x0, [x0, #8]
  406aec:	ldr	x0, [x0, #16]
  406af0:	mov	x3, x0
  406af4:	ldr	x2, [sp, #24]
  406af8:	ldr	w1, [sp, #36]
  406afc:	ldr	x0, [sp, #40]
  406b00:	bl	404d84 <ferror@plt+0x2de4>
  406b04:	b	406b18 <ferror@plt+0x4b78>
  406b08:	adrp	x0, 414000 <argp_failure@@Base+0x3bc4>
  406b0c:	add	x1, x0, #0xea8
  406b10:	ldr	x0, [sp, #40]
  406b14:	bl	404b04 <ferror@plt+0x2b64>
  406b18:	nop
  406b1c:	ldp	x29, x30, [sp], #48
  406b20:	ret
  406b24:	stp	x29, x30, [sp, #-48]!
  406b28:	mov	x29, sp
  406b2c:	str	x0, [sp, #40]
  406b30:	str	w1, [sp, #36]
  406b34:	str	x2, [sp, #24]
  406b38:	ldr	x0, [sp, #40]
  406b3c:	ldr	x0, [x0, #8]
  406b40:	ldr	x0, [x0, #24]
  406b44:	cmp	x0, #0x0
  406b48:	b.eq	406b64 <ferror@plt+0x4bc4>  // b.none
  406b4c:	mov	w3, #0x0                   	// #0
  406b50:	ldr	x2, [sp, #24]
  406b54:	ldr	w1, [sp, #36]
  406b58:	ldr	x0, [sp, #40]
  406b5c:	bl	404f90 <ferror@plt+0x2ff0>
  406b60:	b	406b78 <ferror@plt+0x4bd8>
  406b64:	mov	w3, #0x1                   	// #1
  406b68:	ldr	x2, [sp, #24]
  406b6c:	ldr	w1, [sp, #36]
  406b70:	ldr	x0, [sp, #40]
  406b74:	bl	404f90 <ferror@plt+0x2ff0>
  406b78:	nop
  406b7c:	ldp	x29, x30, [sp], #48
  406b80:	ret
  406b84:	stp	x29, x30, [sp, #-48]!
  406b88:	mov	x29, sp
  406b8c:	str	x0, [sp, #40]
  406b90:	str	w1, [sp, #36]
  406b94:	str	x2, [sp, #24]
  406b98:	ldr	x0, [sp, #40]
  406b9c:	ldr	x0, [x0, #8]
  406ba0:	ldr	x0, [x0, #24]
  406ba4:	cmp	x0, #0x0
  406ba8:	b.eq	406bd0 <ferror@plt+0x4c30>  // b.none
  406bac:	ldr	x0, [sp, #40]
  406bb0:	ldr	x0, [x0, #8]
  406bb4:	ldr	x0, [x0, #24]
  406bb8:	mov	x3, x0
  406bbc:	ldr	x2, [sp, #24]
  406bc0:	ldr	w1, [sp, #36]
  406bc4:	ldr	x0, [sp, #40]
  406bc8:	bl	404d84 <ferror@plt+0x2de4>
  406bcc:	b	406be0 <ferror@plt+0x4c40>
  406bd0:	adrp	x0, 414000 <argp_failure@@Base+0x3bc4>
  406bd4:	add	x1, x0, #0xea8
  406bd8:	ldr	x0, [sp, #40]
  406bdc:	bl	404b04 <ferror@plt+0x2b64>
  406be0:	nop
  406be4:	ldp	x29, x30, [sp], #48
  406be8:	ret
  406bec:	stp	x29, x30, [sp, #-48]!
  406bf0:	mov	x29, sp
  406bf4:	str	x0, [sp, #40]
  406bf8:	str	w1, [sp, #36]
  406bfc:	str	x2, [sp, #24]
  406c00:	ldr	x0, [sp, #40]
  406c04:	ldr	x0, [x0, #8]
  406c08:	ldrb	w0, [x0, #35]
  406c0c:	cmp	w0, #0x0
  406c10:	b.eq	406c2c <ferror@plt+0x4c8c>  // b.none
  406c14:	mov	w3, #0x0                   	// #0
  406c18:	ldr	x2, [sp, #24]
  406c1c:	ldr	w1, [sp, #36]
  406c20:	ldr	x0, [sp, #40]
  406c24:	bl	404f90 <ferror@plt+0x2ff0>
  406c28:	b	406c40 <ferror@plt+0x4ca0>
  406c2c:	mov	w3, #0x1                   	// #1
  406c30:	ldr	x2, [sp, #24]
  406c34:	ldr	w1, [sp, #36]
  406c38:	ldr	x0, [sp, #40]
  406c3c:	bl	404f90 <ferror@plt+0x2ff0>
  406c40:	nop
  406c44:	ldp	x29, x30, [sp], #48
  406c48:	ret
  406c4c:	stp	x29, x30, [sp, #-48]!
  406c50:	mov	x29, sp
  406c54:	str	x0, [sp, #40]
  406c58:	str	w1, [sp, #36]
  406c5c:	str	x2, [sp, #24]
  406c60:	ldr	x0, [sp, #40]
  406c64:	ldr	x0, [x0, #8]
  406c68:	ldrb	w0, [x0, #35]
  406c6c:	cmp	w0, #0x0
  406c70:	b.eq	406c98 <ferror@plt+0x4cf8>  // b.none
  406c74:	ldr	x0, [sp, #40]
  406c78:	ldr	x0, [x0, #8]
  406c7c:	ldrb	w0, [x0, #35]
  406c80:	mov	w3, w0
  406c84:	ldr	x2, [sp, #24]
  406c88:	ldr	w1, [sp, #36]
  406c8c:	ldr	x0, [sp, #40]
  406c90:	bl	404b54 <ferror@plt+0x2bb4>
  406c94:	b	406ca8 <ferror@plt+0x4d08>
  406c98:	adrp	x0, 414000 <argp_failure@@Base+0x3bc4>
  406c9c:	add	x1, x0, #0xea8
  406ca0:	ldr	x0, [sp, #40]
  406ca4:	bl	404b04 <ferror@plt+0x2b64>
  406ca8:	nop
  406cac:	ldp	x29, x30, [sp], #48
  406cb0:	ret
  406cb4:	stp	x29, x30, [sp, #-96]!
  406cb8:	mov	x29, sp
  406cbc:	str	x19, [sp, #16]
  406cc0:	str	x0, [x29, #40]
  406cc4:	str	w1, [x29, #36]
  406cc8:	ldr	x0, [x29, #40]
  406ccc:	ldr	x0, [x0, #24]
  406cd0:	str	x0, [x29, #88]
  406cd4:	ldr	x0, [x29, #40]
  406cd8:	ldr	w0, [x0, #32]
  406cdc:	add	w1, w0, #0x1
  406ce0:	ldr	x0, [x29, #40]
  406ce4:	str	w1, [x0, #32]
  406ce8:	b	4070c8 <ferror@plt+0x5128>
  406cec:	ldr	w0, [x29, #36]
  406cf0:	cmp	w0, #0x0
  406cf4:	b.ne	406d0c <ferror@plt+0x4d6c>  // b.any
  406cf8:	ldr	x0, [x29, #88]
  406cfc:	ldrb	w0, [x0]
  406d00:	mov	w1, w0
  406d04:	ldr	x0, [x29, #40]
  406d08:	bl	404a40 <ferror@plt+0x2aa0>
  406d0c:	ldr	x0, [x29, #88]
  406d10:	add	x0, x0, #0x1
  406d14:	str	x0, [x29, #88]
  406d18:	ldr	x0, [x29, #88]
  406d1c:	ldrb	w0, [x0]
  406d20:	cmp	w0, #0x24
  406d24:	b.eq	406d58 <ferror@plt+0x4db8>  // b.none
  406d28:	ldr	x0, [x29, #88]
  406d2c:	ldrb	w0, [x0]
  406d30:	cmp	w0, #0x0
  406d34:	b.eq	406d58 <ferror@plt+0x4db8>  // b.none
  406d38:	ldr	x0, [x29, #40]
  406d3c:	ldr	w0, [x0, #32]
  406d40:	cmp	w0, #0x1
  406d44:	b.le	406cec <ferror@plt+0x4d4c>
  406d48:	ldr	x0, [x29, #88]
  406d4c:	ldrb	w0, [x0]
  406d50:	cmp	w0, #0x7d
  406d54:	b.ne	406cec <ferror@plt+0x4d4c>  // b.any
  406d58:	ldr	x0, [x29, #88]
  406d5c:	ldrb	w0, [x0]
  406d60:	cmp	w0, #0x24
  406d64:	b.ne	4070fc <ferror@plt+0x515c>  // b.any
  406d68:	ldr	x0, [x29, #88]
  406d6c:	add	x0, x0, #0x1
  406d70:	str	x0, [x29, #88]
  406d74:	ldr	x0, [x29, #88]
  406d78:	ldrb	w0, [x0]
  406d7c:	cmp	w0, #0x7d
  406d80:	b.eq	406db4 <ferror@plt+0x4e14>  // b.none
  406d84:	cmp	w0, #0x7d
  406d88:	b.gt	406d9c <ferror@plt+0x4dfc>
  406d8c:	cmp	w0, #0x24
  406d90:	b.eq	406db4 <ferror@plt+0x4e14>  // b.none
  406d94:	cmp	w0, #0x7b
  406d98:	b.eq	406de4 <ferror@plt+0x4e44>  // b.none
  406d9c:	ldr	w0, [x29, #36]
  406da0:	cmp	w0, #0x0
  406da4:	b.ne	406db4 <ferror@plt+0x4e14>  // b.any
  406da8:	mov	w1, #0x24                  	// #36
  406dac:	ldr	x0, [x29, #40]
  406db0:	bl	404a40 <ferror@plt+0x2aa0>
  406db4:	ldr	w0, [x29, #36]
  406db8:	cmp	w0, #0x0
  406dbc:	b.ne	406dd4 <ferror@plt+0x4e34>  // b.any
  406dc0:	ldr	x0, [x29, #88]
  406dc4:	ldrb	w0, [x0]
  406dc8:	mov	w1, w0
  406dcc:	ldr	x0, [x29, #40]
  406dd0:	bl	404a40 <ferror@plt+0x2aa0>
  406dd4:	ldr	x0, [x29, #88]
  406dd8:	add	x0, x0, #0x1
  406ddc:	str	x0, [x29, #88]
  406de0:	b	4070c8 <ferror@plt+0x5128>
  406de4:	ldr	x0, [x29, #88]
  406de8:	add	x0, x0, #0x1
  406dec:	str	x0, [x29, #88]
  406df0:	nop
  406df4:	mov	w1, #0x7d                  	// #125
  406df8:	ldr	x0, [x29, #88]
  406dfc:	bl	401e10 <strchr@plt>
  406e00:	str	x0, [x29, #80]
  406e04:	ldr	x0, [x29, #80]
  406e08:	cmp	x0, #0x0
  406e0c:	b.ne	406e44 <ferror@plt+0x4ea4>  // b.any
  406e10:	ldr	x0, [x29, #88]
  406e14:	sub	x0, x0, #0x2
  406e18:	str	x0, [x29, #88]
  406e1c:	ldr	x1, [x29, #88]
  406e20:	ldr	x0, [x29, #40]
  406e24:	bl	404b04 <ferror@plt+0x2b64>
  406e28:	ldr	x0, [x29, #88]
  406e2c:	bl	401b90 <strlen@plt>
  406e30:	mov	x1, x0
  406e34:	ldr	x0, [x29, #88]
  406e38:	add	x0, x0, x1
  406e3c:	str	x0, [x29, #88]
  406e40:	b	4070c8 <ferror@plt+0x5128>
  406e44:	ldr	x1, [x29, #80]
  406e48:	ldr	x0, [x29, #88]
  406e4c:	sub	x0, x1, x0
  406e50:	add	x0, x0, #0x1
  406e54:	add	x0, x0, #0xf
  406e58:	lsr	x0, x0, #4
  406e5c:	lsl	x0, x0, #4
  406e60:	sub	sp, sp, x0
  406e64:	mov	x0, sp
  406e68:	add	x0, x0, #0xf
  406e6c:	lsr	x0, x0, #4
  406e70:	lsl	x0, x0, #4
  406e74:	str	x0, [x29, #64]
  406e78:	ldr	x1, [x29, #80]
  406e7c:	ldr	x0, [x29, #88]
  406e80:	sub	x0, x1, x0
  406e84:	mov	x2, x0
  406e88:	ldr	x1, [x29, #88]
  406e8c:	ldr	x0, [x29, #64]
  406e90:	bl	401b30 <memcpy@plt>
  406e94:	ldr	x1, [x29, #80]
  406e98:	ldr	x0, [x29, #88]
  406e9c:	sub	x0, x1, x0
  406ea0:	mov	x1, x0
  406ea4:	ldr	x0, [x29, #64]
  406ea8:	add	x0, x0, x1
  406eac:	strb	wzr, [x0]
  406eb0:	ldr	x0, [x29, #80]
  406eb4:	add	x0, x0, #0x1
  406eb8:	str	x0, [x29, #88]
  406ebc:	ldr	w0, [x29, #36]
  406ec0:	cmp	w0, #0x0
  406ec4:	b.eq	406f44 <ferror@plt+0x4fa4>  // b.none
  406ec8:	ldr	x0, [x29, #40]
  406ecc:	ldr	x1, [x29, #88]
  406ed0:	str	x1, [x0, #24]
  406ed4:	b	406f20 <ferror@plt+0x4f80>
  406ed8:	ldr	x0, [x29, #40]
  406edc:	ldr	x0, [x0, #24]
  406ee0:	add	x1, x0, #0x1
  406ee4:	ldr	x0, [x29, #40]
  406ee8:	str	x1, [x0, #24]
  406eec:	mov	w1, #0x1                   	// #1
  406ef0:	ldr	x0, [x29, #40]
  406ef4:	bl	406cb4 <ferror@plt+0x4d14>
  406ef8:	ldr	x0, [x29, #40]
  406efc:	ldr	x0, [x0, #24]
  406f00:	ldrb	w0, [x0]
  406f04:	cmp	w0, #0x7d
  406f08:	b.ne	406f20 <ferror@plt+0x4f80>  // b.any
  406f0c:	ldr	x0, [x29, #40]
  406f10:	ldr	x0, [x0, #24]
  406f14:	add	x1, x0, #0x1
  406f18:	ldr	x0, [x29, #40]
  406f1c:	str	x1, [x0, #24]
  406f20:	ldr	x0, [x29, #40]
  406f24:	ldr	x0, [x0, #24]
  406f28:	ldrb	w0, [x0]
  406f2c:	cmp	w0, #0x7b
  406f30:	b.eq	406ed8 <ferror@plt+0x4f38>  // b.none
  406f34:	ldr	x0, [x29, #40]
  406f38:	ldr	x0, [x0, #24]
  406f3c:	str	x0, [x29, #88]
  406f40:	b	4070c8 <ferror@plt+0x5128>
  406f44:	str	wzr, [x29, #76]
  406f48:	ldr	x0, [x29, #80]
  406f4c:	bl	401b90 <strlen@plt>
  406f50:	lsr	x0, x0, #1
  406f54:	add	x0, x0, #0xf
  406f58:	lsr	x0, x0, #4
  406f5c:	lsl	x0, x0, #4
  406f60:	sub	sp, sp, x0
  406f64:	mov	x0, sp
  406f68:	add	x0, x0, #0xf
  406f6c:	lsr	x0, x0, #4
  406f70:	lsl	x0, x0, #4
  406f74:	str	x0, [x29, #56]
  406f78:	b	407064 <ferror@plt+0x50c4>
  406f7c:	ldr	x0, [x29, #88]
  406f80:	add	x0, x0, #0x1
  406f84:	str	x0, [x29, #88]
  406f88:	ldr	x0, [x29, #40]
  406f8c:	ldr	x1, [x29, #88]
  406f90:	str	x1, [x0, #24]
  406f94:	mov	w1, #0x1                   	// #1
  406f98:	ldr	x0, [x29, #40]
  406f9c:	bl	406cb4 <ferror@plt+0x4d14>
  406fa0:	ldr	x0, [x29, #40]
  406fa4:	ldr	x0, [x0, #24]
  406fa8:	str	x0, [x29, #80]
  406fac:	ldr	x1, [x29, #80]
  406fb0:	ldr	x0, [x29, #88]
  406fb4:	sub	x0, x1, x0
  406fb8:	add	x0, x0, #0x1
  406fbc:	mov	x2, x0
  406fc0:	ldrsw	x0, [x29, #76]
  406fc4:	lsl	x0, x0, #3
  406fc8:	ldr	x1, [x29, #56]
  406fcc:	add	x19, x1, x0
  406fd0:	mov	x0, x2
  406fd4:	bl	40c220 <argp_usage@@Base+0x107c>
  406fd8:	str	x0, [x19]
  406fdc:	ldrsw	x0, [x29, #76]
  406fe0:	lsl	x0, x0, #3
  406fe4:	ldr	x1, [x29, #56]
  406fe8:	add	x0, x1, x0
  406fec:	ldr	x3, [x0]
  406ff0:	ldr	x1, [x29, #80]
  406ff4:	ldr	x0, [x29, #88]
  406ff8:	sub	x0, x1, x0
  406ffc:	mov	x2, x0
  407000:	ldr	x1, [x29, #88]
  407004:	mov	x0, x3
  407008:	bl	401b30 <memcpy@plt>
  40700c:	ldrsw	x0, [x29, #76]
  407010:	lsl	x0, x0, #3
  407014:	ldr	x1, [x29, #56]
  407018:	add	x0, x1, x0
  40701c:	ldr	x0, [x0]
  407020:	ldr	x2, [x29, #80]
  407024:	ldr	x1, [x29, #88]
  407028:	sub	x1, x2, x1
  40702c:	add	x0, x0, x1
  407030:	strb	wzr, [x0]
  407034:	ldr	x0, [x29, #80]
  407038:	ldrb	w0, [x0]
  40703c:	cmp	w0, #0x7d
  407040:	b.ne	407050 <ferror@plt+0x50b0>  // b.any
  407044:	ldr	x0, [x29, #80]
  407048:	add	x0, x0, #0x1
  40704c:	str	x0, [x29, #80]
  407050:	ldr	x0, [x29, #80]
  407054:	str	x0, [x29, #88]
  407058:	ldr	w0, [x29, #76]
  40705c:	add	w0, w0, #0x1
  407060:	str	w0, [x29, #76]
  407064:	ldr	x0, [x29, #88]
  407068:	ldrb	w0, [x0]
  40706c:	cmp	w0, #0x7b
  407070:	b.eq	406f7c <ferror@plt+0x4fdc>  // b.none
  407074:	ldr	x3, [x29, #56]
  407078:	ldr	w2, [x29, #76]
  40707c:	ldr	x1, [x29, #40]
  407080:	ldr	x0, [x29, #64]
  407084:	bl	40532c <ferror@plt+0x338c>
  407088:	ldr	x0, [x29, #40]
  40708c:	ldr	x1, [x29, #88]
  407090:	str	x1, [x0, #24]
  407094:	b	4070b0 <ferror@plt+0x5110>
  407098:	ldrsw	x0, [x29, #76]
  40709c:	lsl	x0, x0, #3
  4070a0:	ldr	x1, [x29, #56]
  4070a4:	add	x0, x1, x0
  4070a8:	ldr	x0, [x0]
  4070ac:	bl	401dd0 <free@plt>
  4070b0:	ldr	w0, [x29, #76]
  4070b4:	sub	w0, w0, #0x1
  4070b8:	str	w0, [x29, #76]
  4070bc:	ldr	w0, [x29, #76]
  4070c0:	cmp	w0, #0x0
  4070c4:	b.ge	407098 <ferror@plt+0x50f8>  // b.tcont
  4070c8:	ldr	x0, [x29, #88]
  4070cc:	ldrb	w0, [x0]
  4070d0:	cmp	w0, #0x0
  4070d4:	b.eq	407100 <ferror@plt+0x5160>  // b.none
  4070d8:	ldr	x0, [x29, #40]
  4070dc:	ldr	w0, [x0, #32]
  4070e0:	cmp	w0, #0x1
  4070e4:	b.le	406d18 <ferror@plt+0x4d78>
  4070e8:	ldr	x0, [x29, #88]
  4070ec:	ldrb	w0, [x0]
  4070f0:	cmp	w0, #0x7d
  4070f4:	b.ne	406d18 <ferror@plt+0x4d78>  // b.any
  4070f8:	b	407100 <ferror@plt+0x5160>
  4070fc:	nop
  407100:	ldr	x0, [x29, #40]
  407104:	ldr	x1, [x29, #88]
  407108:	str	x1, [x0, #24]
  40710c:	ldr	x0, [x29, #40]
  407110:	ldr	w0, [x0, #32]
  407114:	sub	w1, w0, #0x1
  407118:	ldr	x0, [x29, #40]
  40711c:	str	w1, [x0, #32]
  407120:	nop
  407124:	mov	sp, x29
  407128:	ldr	x19, [sp, #16]
  40712c:	ldp	x29, x30, [sp], #96
  407130:	ret
  407134:	stp	x29, x30, [sp, #-96]!
  407138:	mov	x29, sp
  40713c:	str	w0, [sp, #44]
  407140:	str	x1, [sp, #32]
  407144:	str	x2, [sp, #24]
  407148:	str	x3, [sp, #16]
  40714c:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  407150:	add	x0, x0, #0x6c0
  407154:	ldr	x0, [x0]
  407158:	cmp	x0, #0x0
  40715c:	b.ne	407178 <ferror@plt+0x51d8>  // b.any
  407160:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  407164:	add	x0, x0, #0x510
  407168:	ldr	x1, [x0]
  40716c:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  407170:	add	x0, x0, #0x6c0
  407174:	str	x1, [x0]
  407178:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  40717c:	add	x0, x0, #0x618
  407180:	ldr	w0, [x0]
  407184:	cmp	w0, #0x0
  407188:	b.ne	4071a8 <ferror@plt+0x5208>  // b.any
  40718c:	mov	w0, #0x1                   	// #1
  407190:	str	w0, [sp, #76]
  407194:	ldr	w1, [sp, #76]
  407198:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  40719c:	add	x0, x0, #0x618
  4071a0:	str	w1, [x0]
  4071a4:	b	4071ac <ferror@plt+0x520c>
  4071a8:	str	wzr, [sp, #76]
  4071ac:	ldr	x0, [sp, #32]
  4071b0:	str	x0, [sp, #56]
  4071b4:	ldr	x0, [sp, #24]
  4071b8:	str	x0, [sp, #64]
  4071bc:	ldr	x0, [sp, #16]
  4071c0:	str	x0, [sp, #80]
  4071c4:	ldr	w0, [sp, #44]
  4071c8:	str	w0, [sp, #72]
  4071cc:	str	wzr, [sp, #88]
  4071d0:	add	x0, sp, #0x38
  4071d4:	mov	w1, #0x0                   	// #0
  4071d8:	bl	406cb4 <ferror@plt+0x4d14>
  4071dc:	nop
  4071e0:	ldp	x29, x30, [sp], #96
  4071e4:	ret
  4071e8:	stp	x29, x30, [sp, #-32]!
  4071ec:	mov	x29, sp
  4071f0:	str	x0, [sp, #24]
  4071f4:	str	x1, [sp, #16]
  4071f8:	ldr	x0, [sp, #16]
  4071fc:	ldrb	w0, [x0]
  407200:	mov	w1, w0
  407204:	ldr	x0, [sp, #16]
  407208:	add	x0, x0, #0x1
  40720c:	ldrb	w0, [x0]
  407210:	mov	w2, w0
  407214:	ldr	x0, [sp, #16]
  407218:	add	x0, x0, #0x2
  40721c:	ldrb	w0, [x0]
  407220:	mov	w3, w0
  407224:	ldr	x0, [sp, #16]
  407228:	add	x0, x0, #0x3
  40722c:	ldrb	w0, [x0]
  407230:	mov	w4, w0
  407234:	ldr	x0, [sp, #16]
  407238:	add	x0, x0, #0x4
  40723c:	ldrb	w0, [x0]
  407240:	mov	w5, w0
  407244:	ldr	x0, [sp, #16]
  407248:	add	x0, x0, #0x5
  40724c:	ldrb	w0, [x0]
  407250:	mov	w6, w0
  407254:	adrp	x0, 414000 <argp_failure@@Base+0x3bc4>
  407258:	add	x0, x0, #0xeb8
  40725c:	bl	401f20 <printf@plt>
  407260:	mov	w2, w0
  407264:	adrp	x0, 42a000 <argp_failure@@Base+0x19bc4>
  407268:	add	x0, x0, #0x8d8
  40726c:	ldr	x0, [x0]
  407270:	ldr	w1, [x0]
  407274:	adrp	x0, 42a000 <argp_failure@@Base+0x19bc4>
  407278:	add	x0, x0, #0x8d8
  40727c:	ldr	x0, [x0]
  407280:	add	w1, w2, w1
  407284:	str	w1, [x0]
  407288:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  40728c:	add	x0, x0, #0x6b0
  407290:	mov	w1, #0x1                   	// #1
  407294:	str	w1, [x0]
  407298:	nop
  40729c:	ldp	x29, x30, [sp], #32
  4072a0:	ret
  4072a4:	stp	x29, x30, [sp, #-32]!
  4072a8:	mov	x29, sp
  4072ac:	str	x0, [sp, #24]
  4072b0:	str	x1, [sp, #16]
  4072b4:	ldr	x0, [sp, #16]
  4072b8:	ldrb	w0, [x0]
  4072bc:	mov	w1, w0
  4072c0:	adrp	x0, 414000 <argp_failure@@Base+0x3bc4>
  4072c4:	add	x0, x0, #0xed8
  4072c8:	bl	401f20 <printf@plt>
  4072cc:	mov	w2, w0
  4072d0:	adrp	x0, 42a000 <argp_failure@@Base+0x19bc4>
  4072d4:	add	x0, x0, #0x8d8
  4072d8:	ldr	x0, [x0]
  4072dc:	ldr	w1, [x0]
  4072e0:	adrp	x0, 42a000 <argp_failure@@Base+0x19bc4>
  4072e4:	add	x0, x0, #0x8d8
  4072e8:	ldr	x0, [x0]
  4072ec:	add	w1, w2, w1
  4072f0:	str	w1, [x0]
  4072f4:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  4072f8:	add	x0, x0, #0x6b0
  4072fc:	mov	w1, #0x1                   	// #1
  407300:	str	w1, [x0]
  407304:	nop
  407308:	ldp	x29, x30, [sp], #32
  40730c:	ret
  407310:	stp	x29, x30, [sp, #-32]!
  407314:	mov	x29, sp
  407318:	str	x0, [sp, #24]
  40731c:	str	x1, [sp, #16]
  407320:	ldr	x0, [sp, #16]
  407324:	ldrsh	w0, [x0]
  407328:	mov	w1, w0
  40732c:	adrp	x0, 414000 <argp_failure@@Base+0x3bc4>
  407330:	add	x0, x0, #0xee0
  407334:	bl	401f20 <printf@plt>
  407338:	mov	w2, w0
  40733c:	adrp	x0, 42a000 <argp_failure@@Base+0x19bc4>
  407340:	add	x0, x0, #0x8d8
  407344:	ldr	x0, [x0]
  407348:	ldr	w1, [x0]
  40734c:	adrp	x0, 42a000 <argp_failure@@Base+0x19bc4>
  407350:	add	x0, x0, #0x8d8
  407354:	ldr	x0, [x0]
  407358:	add	w1, w2, w1
  40735c:	str	w1, [x0]
  407360:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  407364:	add	x0, x0, #0x6b0
  407368:	mov	w1, #0x1                   	// #1
  40736c:	str	w1, [x0]
  407370:	nop
  407374:	ldp	x29, x30, [sp], #32
  407378:	ret
  40737c:	stp	x29, x30, [sp, #-48]!
  407380:	mov	x29, sp
  407384:	str	x0, [sp, #24]
  407388:	str	x1, [sp, #16]
  40738c:	str	wzr, [sp, #44]
  407390:	b	4073c4 <ferror@plt+0x5424>
  407394:	ldrsw	x0, [sp, #44]
  407398:	ldr	x1, [sp, #16]
  40739c:	add	x0, x1, x0
  4073a0:	ldrb	w0, [x0]
  4073a4:	lsr	w0, w0, #1
  4073a8:	and	w0, w0, #0xff
  4073ac:	mov	w1, w0
  4073b0:	ldr	x0, [sp, #24]
  4073b4:	bl	404a40 <ferror@plt+0x2aa0>
  4073b8:	ldr	w0, [sp, #44]
  4073bc:	add	w0, w0, #0x1
  4073c0:	str	w0, [sp, #44]
  4073c4:	ldr	w0, [sp, #44]
  4073c8:	cmp	w0, #0x5
  4073cc:	b.gt	4073f0 <ferror@plt+0x5450>
  4073d0:	ldrsw	x0, [sp, #44]
  4073d4:	ldr	x1, [sp, #16]
  4073d8:	add	x0, x1, x0
  4073dc:	ldrb	w0, [x0]
  4073e0:	lsr	w0, w0, #1
  4073e4:	and	w0, w0, #0xff
  4073e8:	cmp	w0, #0x20
  4073ec:	b.ne	407394 <ferror@plt+0x53f4>  // b.any
  4073f0:	ldr	x0, [sp, #16]
  4073f4:	add	x0, x0, #0x6
  4073f8:	ldrb	w0, [x0]
  4073fc:	asr	w0, w0, #1
  407400:	and	w0, w0, #0xf
  407404:	str	w0, [sp, #44]
  407408:	ldr	w0, [sp, #44]
  40740c:	cmp	w0, #0x0
  407410:	b.eq	40745c <ferror@plt+0x54bc>  // b.none
  407414:	ldr	w1, [sp, #44]
  407418:	adrp	x0, 414000 <argp_failure@@Base+0x3bc4>
  40741c:	add	x0, x0, #0xee8
  407420:	bl	401f20 <printf@plt>
  407424:	mov	w2, w0
  407428:	adrp	x0, 42a000 <argp_failure@@Base+0x19bc4>
  40742c:	add	x0, x0, #0x8d8
  407430:	ldr	x0, [x0]
  407434:	ldr	w1, [x0]
  407438:	adrp	x0, 42a000 <argp_failure@@Base+0x19bc4>
  40743c:	add	x0, x0, #0x8d8
  407440:	ldr	x0, [x0]
  407444:	add	w1, w2, w1
  407448:	str	w1, [x0]
  40744c:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  407450:	add	x0, x0, #0x6b0
  407454:	mov	w1, #0x1                   	// #1
  407458:	str	w1, [x0]
  40745c:	nop
  407460:	ldp	x29, x30, [sp], #48
  407464:	ret
  407468:	stp	x29, x30, [sp, #-32]!
  40746c:	mov	x29, sp
  407470:	str	x0, [sp, #24]
  407474:	str	x1, [sp, #16]
  407478:	ldr	x0, [sp, #16]
  40747c:	add	x0, x0, #0x3
  407480:	ldrb	w0, [x0]
  407484:	mov	w1, w0
  407488:	ldr	x0, [sp, #16]
  40748c:	add	x0, x0, #0x2
  407490:	ldrb	w0, [x0]
  407494:	mov	w2, w0
  407498:	ldr	x0, [sp, #16]
  40749c:	add	x0, x0, #0x1
  4074a0:	ldrb	w0, [x0]
  4074a4:	mov	w3, w0
  4074a8:	ldr	x0, [sp, #16]
  4074ac:	ldrb	w0, [x0]
  4074b0:	mov	w4, w0
  4074b4:	adrp	x0, 414000 <argp_failure@@Base+0x3bc4>
  4074b8:	add	x0, x0, #0xef0
  4074bc:	bl	401f20 <printf@plt>
  4074c0:	mov	w2, w0
  4074c4:	adrp	x0, 42a000 <argp_failure@@Base+0x19bc4>
  4074c8:	add	x0, x0, #0x8d8
  4074cc:	ldr	x0, [x0]
  4074d0:	ldr	w1, [x0]
  4074d4:	adrp	x0, 42a000 <argp_failure@@Base+0x19bc4>
  4074d8:	add	x0, x0, #0x8d8
  4074dc:	ldr	x0, [x0]
  4074e0:	add	w1, w2, w1
  4074e4:	str	w1, [x0]
  4074e8:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  4074ec:	add	x0, x0, #0x6b0
  4074f0:	mov	w1, #0x1                   	// #1
  4074f4:	str	w1, [x0]
  4074f8:	nop
  4074fc:	ldp	x29, x30, [sp], #32
  407500:	ret
  407504:	stp	x29, x30, [sp, #-32]!
  407508:	mov	x29, sp
  40750c:	str	x0, [sp, #24]
  407510:	str	x1, [sp, #16]
  407514:	ldr	x0, [sp, #16]
  407518:	ldrb	w0, [x0]
  40751c:	mov	w1, w0
  407520:	ldr	x0, [sp, #16]
  407524:	add	x0, x0, #0x1
  407528:	ldrb	w0, [x0]
  40752c:	mov	w2, w0
  407530:	ldr	x0, [sp, #16]
  407534:	add	x0, x0, #0x2
  407538:	ldrb	w0, [x0]
  40753c:	mov	w3, w0
  407540:	ldr	x0, [sp, #16]
  407544:	add	x0, x0, #0x3
  407548:	ldrb	w0, [x0]
  40754c:	mov	w4, w0
  407550:	ldr	x0, [sp, #16]
  407554:	add	x0, x0, #0x4
  407558:	ldrb	w0, [x0]
  40755c:	mov	w5, w0
  407560:	adrp	x0, 414000 <argp_failure@@Base+0x3bc4>
  407564:	add	x0, x0, #0xf08
  407568:	bl	401f20 <printf@plt>
  40756c:	mov	w2, w0
  407570:	adrp	x0, 42a000 <argp_failure@@Base+0x19bc4>
  407574:	add	x0, x0, #0x8d8
  407578:	ldr	x0, [x0]
  40757c:	ldr	w1, [x0]
  407580:	adrp	x0, 42a000 <argp_failure@@Base+0x19bc4>
  407584:	add	x0, x0, #0x8d8
  407588:	ldr	x0, [x0]
  40758c:	add	w1, w2, w1
  407590:	str	w1, [x0]
  407594:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  407598:	add	x0, x0, #0x6b0
  40759c:	mov	w1, #0x1                   	// #1
  4075a0:	str	w1, [x0]
  4075a4:	nop
  4075a8:	ldp	x29, x30, [sp], #32
  4075ac:	ret
  4075b0:	sub	sp, sp, #0x20
  4075b4:	str	w0, [sp, #12]
  4075b8:	adrp	x0, 42a000 <argp_failure@@Base+0x19bc4>
  4075bc:	add	x0, x0, #0xe30
  4075c0:	str	x0, [sp, #24]
  4075c4:	b	4075e8 <ferror@plt+0x5648>
  4075c8:	ldr	x0, [sp, #24]
  4075cc:	ldr	w0, [x0, #16]
  4075d0:	ldr	w1, [sp, #12]
  4075d4:	cmp	w1, w0
  4075d8:	b.eq	4075fc <ferror@plt+0x565c>  // b.none
  4075dc:	ldr	x0, [sp, #24]
  4075e0:	add	x0, x0, #0x20
  4075e4:	str	x0, [sp, #24]
  4075e8:	ldr	x0, [sp, #24]
  4075ec:	ldr	x0, [x0]
  4075f0:	cmp	x0, #0x0
  4075f4:	b.ne	4075c8 <ferror@plt+0x5628>  // b.any
  4075f8:	b	407600 <ferror@plt+0x5660>
  4075fc:	nop
  407600:	ldr	x0, [sp, #24]
  407604:	ldr	x0, [x0]
  407608:	cmp	x0, #0x0
  40760c:	b.eq	407618 <ferror@plt+0x5678>  // b.none
  407610:	ldr	x0, [sp, #24]
  407614:	b	40761c <ferror@plt+0x567c>
  407618:	mov	x0, #0x0                   	// #0
  40761c:	add	sp, sp, #0x20
  407620:	ret
  407624:	sub	sp, sp, #0x60
  407628:	stp	x29, x30, [sp, #48]
  40762c:	add	x29, sp, #0x30
  407630:	str	x0, [sp, #72]
  407634:	str	x1, [sp, #64]
  407638:	ldr	x0, [sp, #64]
  40763c:	add	x8, x0, #0x10
  407640:	ldr	x0, [sp, #64]
  407644:	add	x9, x0, #0x30
  407648:	ldr	x0, [sp, #64]
  40764c:	add	x10, x0, #0x40
  407650:	ldr	x0, [sp, #64]
  407654:	add	x5, x0, #0x90
  407658:	ldr	x0, [sp, #64]
  40765c:	add	x6, x0, #0x88
  407660:	ldr	x0, [sp, #64]
  407664:	add	x7, x0, #0x18
  407668:	ldr	x0, [sp, #64]
  40766c:	add	x0, x0, #0x38
  407670:	ldr	x1, [sp, #64]
  407674:	add	x1, x1, #0x48
  407678:	ldr	x2, [sp, #64]
  40767c:	add	x2, x2, #0xb0
  407680:	ldr	x3, [sp, #64]
  407684:	add	x3, x3, #0x68
  407688:	ldr	x4, [sp, #64]
  40768c:	add	x4, x4, #0xa8
  407690:	str	x4, [sp, #32]
  407694:	str	x3, [sp, #24]
  407698:	str	x2, [sp, #16]
  40769c:	str	x1, [sp, #8]
  4076a0:	str	x0, [sp]
  4076a4:	mov	x4, x10
  4076a8:	mov	x3, x9
  4076ac:	mov	x2, x8
  4076b0:	adrp	x0, 415000 <argp_failure@@Base+0x4bc4>
  4076b4:	add	x1, x0, #0x370
  4076b8:	ldr	x0, [sp, #72]
  4076bc:	bl	401ed0 <__isoc99_sscanf@plt>
  4076c0:	str	w0, [sp, #92]
  4076c4:	ldr	x0, [sp, #64]
  4076c8:	str	xzr, [x0, #32]
  4076cc:	ldr	x0, [sp, #64]
  4076d0:	str	xzr, [x0, #40]
  4076d4:	ldr	x0, [sp, #64]
  4076d8:	str	xzr, [x0, #80]
  4076dc:	ldr	w0, [sp, #92]
  4076e0:	cmp	w0, #0xb
  4076e4:	cset	w0, eq  // eq = none
  4076e8:	and	w0, w0, #0xff
  4076ec:	ldp	x29, x30, [sp, #48]
  4076f0:	add	sp, sp, #0x60
  4076f4:	ret
  4076f8:	sub	sp, sp, #0x70
  4076fc:	stp	x29, x30, [sp, #64]
  407700:	add	x29, sp, #0x40
  407704:	str	x0, [sp, #88]
  407708:	str	x1, [sp, #80]
  40770c:	ldr	x0, [sp, #80]
  407710:	add	x8, x0, #0x20
  407714:	ldr	x0, [sp, #80]
  407718:	add	x9, x0, #0x10
  40771c:	ldr	x0, [sp, #80]
  407720:	add	x10, x0, #0x30
  407724:	ldr	x0, [sp, #80]
  407728:	add	x11, x0, #0x40
  40772c:	ldr	x0, [sp, #80]
  407730:	add	x12, x0, #0x90
  407734:	ldr	x0, [sp, #80]
  407738:	add	x7, x0, #0x88
  40773c:	ldr	x0, [sp, #80]
  407740:	add	x0, x0, #0x28
  407744:	ldr	x1, [sp, #80]
  407748:	add	x1, x1, #0x18
  40774c:	ldr	x2, [sp, #80]
  407750:	add	x2, x2, #0x38
  407754:	ldr	x3, [sp, #80]
  407758:	add	x3, x3, #0x48
  40775c:	ldr	x4, [sp, #80]
  407760:	add	x4, x4, #0xb0
  407764:	ldr	x5, [sp, #80]
  407768:	add	x5, x5, #0x68
  40776c:	ldr	x6, [sp, #80]
  407770:	add	x6, x6, #0xa8
  407774:	str	x6, [sp, #48]
  407778:	str	x5, [sp, #40]
  40777c:	str	x4, [sp, #32]
  407780:	str	x3, [sp, #24]
  407784:	str	x2, [sp, #16]
  407788:	str	x1, [sp, #8]
  40778c:	str	x0, [sp]
  407790:	mov	x6, x12
  407794:	mov	x5, x11
  407798:	mov	x4, x10
  40779c:	mov	x3, x9
  4077a0:	mov	x2, x8
  4077a4:	adrp	x0, 415000 <argp_failure@@Base+0x4bc4>
  4077a8:	add	x1, x0, #0x3a0
  4077ac:	ldr	x0, [sp, #88]
  4077b0:	bl	401ed0 <__isoc99_sscanf@plt>
  4077b4:	str	w0, [sp, #108]
  4077b8:	ldr	x0, [sp, #80]
  4077bc:	str	xzr, [x0, #80]
  4077c0:	ldr	w0, [sp, #108]
  4077c4:	cmp	w0, #0xd
  4077c8:	cset	w0, eq  // eq = none
  4077cc:	and	w0, w0, #0xff
  4077d0:	ldp	x29, x30, [sp, #64]
  4077d4:	add	sp, sp, #0x70
  4077d8:	ret
  4077dc:	sub	sp, sp, #0x80
  4077e0:	stp	x29, x30, [sp, #80]
  4077e4:	add	x29, sp, #0x50
  4077e8:	str	x0, [sp, #104]
  4077ec:	str	x1, [sp, #96]
  4077f0:	ldr	x0, [sp, #96]
  4077f4:	add	x10, x0, #0x20
  4077f8:	ldr	x0, [sp, #96]
  4077fc:	add	x11, x0, #0x10
  407800:	ldr	x0, [sp, #96]
  407804:	add	x12, x0, #0x30
  407808:	ldr	x0, [sp, #96]
  40780c:	add	x13, x0, #0x40
  407810:	ldr	x0, [sp, #96]
  407814:	add	x14, x0, #0x90
  407818:	ldr	x0, [sp, #96]
  40781c:	add	x15, x0, #0x88
  407820:	ldr	x0, [sp, #96]
  407824:	add	x0, x0, #0x58
  407828:	ldr	x1, [sp, #96]
  40782c:	add	x1, x1, #0x50
  407830:	ldr	x2, [sp, #96]
  407834:	add	x2, x2, #0x28
  407838:	ldr	x3, [sp, #96]
  40783c:	add	x3, x3, #0x18
  407840:	ldr	x4, [sp, #96]
  407844:	add	x4, x4, #0x38
  407848:	ldr	x5, [sp, #96]
  40784c:	add	x5, x5, #0x48
  407850:	ldr	x6, [sp, #96]
  407854:	add	x6, x6, #0xb0
  407858:	ldr	x7, [sp, #96]
  40785c:	add	x7, x7, #0x68
  407860:	ldr	x8, [sp, #96]
  407864:	add	x8, x8, #0xa8
  407868:	ldr	x9, [sp, #96]
  40786c:	add	x9, x9, #0x60
  407870:	str	x9, [sp, #72]
  407874:	str	x8, [sp, #64]
  407878:	str	x7, [sp, #56]
  40787c:	str	x6, [sp, #48]
  407880:	str	x5, [sp, #40]
  407884:	str	x4, [sp, #32]
  407888:	str	x3, [sp, #24]
  40788c:	str	x2, [sp, #16]
  407890:	str	x1, [sp, #8]
  407894:	str	x0, [sp]
  407898:	mov	x7, x15
  40789c:	mov	x6, x14
  4078a0:	mov	x5, x13
  4078a4:	mov	x4, x12
  4078a8:	mov	x3, x11
  4078ac:	mov	x2, x10
  4078b0:	adrp	x0, 415000 <argp_failure@@Base+0x4bc4>
  4078b4:	add	x1, x0, #0x3d8
  4078b8:	ldr	x0, [sp, #104]
  4078bc:	bl	401ed0 <__isoc99_sscanf@plt>
  4078c0:	str	w0, [sp, #124]
  4078c4:	ldr	w0, [sp, #124]
  4078c8:	cmp	w0, #0x10
  4078cc:	cset	w0, eq  // eq = none
  4078d0:	and	w0, w0, #0xff
  4078d4:	ldp	x29, x30, [sp, #80]
  4078d8:	add	sp, sp, #0x80
  4078dc:	ret
  4078e0:	stp	x29, x30, [sp, #-32]!
  4078e4:	mov	x29, sp
  4078e8:	str	x0, [sp, #24]
  4078ec:	adrp	x0, 415000 <argp_failure@@Base+0x4bc4>
  4078f0:	add	x1, x0, #0x420
  4078f4:	ldr	x0, [sp, #24]
  4078f8:	bl	401ec0 <strstr@plt>
  4078fc:	cmp	x0, #0x0
  407900:	b.eq	40790c <ferror@plt+0x596c>  // b.none
  407904:	mov	w0, #0x2                   	// #2
  407908:	b	407930 <ferror@plt+0x5990>
  40790c:	adrp	x0, 415000 <argp_failure@@Base+0x4bc4>
  407910:	add	x1, x0, #0x430
  407914:	ldr	x0, [sp, #24]
  407918:	bl	401ec0 <strstr@plt>
  40791c:	cmp	x0, #0x0
  407920:	b.eq	40792c <ferror@plt+0x598c>  // b.none
  407924:	mov	w0, #0x1                   	// #1
  407928:	b	407930 <ferror@plt+0x5990>
  40792c:	mov	w0, #0x0                   	// #0
  407930:	ldp	x29, x30, [sp], #32
  407934:	ret
  407938:	stp	x29, x30, [sp, #-80]!
  40793c:	mov	x29, sp
  407940:	str	xzr, [sp, #24]
  407944:	str	xzr, [sp, #16]
  407948:	adrp	x0, 415000 <argp_failure@@Base+0x4bc4>
  40794c:	add	x1, x0, #0x438
  407950:	adrp	x0, 415000 <argp_failure@@Base+0x4bc4>
  407954:	add	x0, x0, #0x440
  407958:	bl	401c70 <fopen@plt>
  40795c:	str	x0, [sp, #64]
  407960:	ldr	x0, [sp, #64]
  407964:	cmp	x0, #0x0
  407968:	b.ne	407990 <ferror@plt+0x59f0>  // b.any
  40796c:	bl	401f40 <__errno_location@plt>
  407970:	ldr	w1, [x0]
  407974:	adrp	x0, 415000 <argp_failure@@Base+0x4bc4>
  407978:	add	x3, x0, #0x440
  40797c:	adrp	x0, 415000 <argp_failure@@Base+0x4bc4>
  407980:	add	x2, x0, #0x450
  407984:	mov	w0, #0x0                   	// #0
  407988:	bl	401bc0 <error@plt>
  40798c:	b	407be0 <ferror@plt+0x5c40>
  407990:	add	x1, sp, #0x10
  407994:	add	x0, sp, #0x18
  407998:	ldr	x2, [sp, #64]
  40799c:	bl	401dc0 <getline@plt>
  4079a0:	cmp	x0, #0x0
  4079a4:	b.lt	4079c0 <ferror@plt+0x5a20>  // b.tstop
  4079a8:	add	x1, sp, #0x10
  4079ac:	add	x0, sp, #0x18
  4079b0:	ldr	x2, [sp, #64]
  4079b4:	bl	401dc0 <getline@plt>
  4079b8:	cmp	x0, #0x0
  4079bc:	b.ge	4079f4 <ferror@plt+0x5a54>  // b.tcont
  4079c0:	bl	401f40 <__errno_location@plt>
  4079c4:	ldr	w1, [x0]
  4079c8:	adrp	x0, 415000 <argp_failure@@Base+0x4bc4>
  4079cc:	add	x3, x0, #0x440
  4079d0:	adrp	x0, 415000 <argp_failure@@Base+0x4bc4>
  4079d4:	add	x2, x0, #0x460
  4079d8:	mov	w0, #0x0                   	// #0
  4079dc:	bl	401bc0 <error@plt>
  4079e0:	ldr	x0, [sp, #64]
  4079e4:	bl	401c50 <fclose@plt>
  4079e8:	ldr	x0, [sp, #24]
  4079ec:	bl	401dd0 <free@plt>
  4079f0:	b	407be0 <ferror@plt+0x5c40>
  4079f4:	ldr	x0, [sp, #24]
  4079f8:	bl	4078e0 <ferror@plt+0x5940>
  4079fc:	str	w0, [sp, #60]
  407a00:	b	407bb8 <ferror@plt+0x5c18>
  407a04:	mov	x0, #0xc8                  	// #200
  407a08:	bl	40c2f8 <argp_usage@@Base+0x1154>
  407a0c:	str	x0, [sp, #48]
  407a10:	ldr	x0, [sp, #24]
  407a14:	str	x0, [sp, #72]
  407a18:	b	407a28 <ferror@plt+0x5a88>
  407a1c:	ldr	x0, [sp, #72]
  407a20:	add	x0, x0, #0x1
  407a24:	str	x0, [sp, #72]
  407a28:	ldr	x0, [sp, #72]
  407a2c:	ldrb	w0, [x0]
  407a30:	cmp	w0, #0x0
  407a34:	b.eq	407a78 <ferror@plt+0x5ad8>  // b.none
  407a38:	ldr	x0, [sp, #72]
  407a3c:	ldrb	w0, [x0]
  407a40:	and	w0, w0, #0xffffff80
  407a44:	cmp	w0, #0x0
  407a48:	b.ne	407a78 <ferror@plt+0x5ad8>  // b.any
  407a4c:	bl	401d90 <__ctype_b_loc@plt>
  407a50:	ldr	x1, [x0]
  407a54:	ldr	x0, [sp, #72]
  407a58:	ldrb	w0, [x0]
  407a5c:	and	x0, x0, #0xff
  407a60:	lsl	x0, x0, #1
  407a64:	add	x0, x1, x0
  407a68:	ldrh	w0, [x0]
  407a6c:	and	w0, w0, #0x2000
  407a70:	cmp	w0, #0x0
  407a74:	b.ne	407a1c <ferror@plt+0x5a7c>  // b.any
  407a78:	mov	w1, #0x3a                  	// #58
  407a7c:	ldr	x0, [sp, #72]
  407a80:	bl	401e10 <strchr@plt>
  407a84:	str	x0, [sp, #40]
  407a88:	ldr	x0, [sp, #40]
  407a8c:	cmp	x0, #0x0
  407a90:	b.ne	407ac0 <ferror@plt+0x5b20>  // b.any
  407a94:	bl	401f40 <__errno_location@plt>
  407a98:	ldr	w1, [x0]
  407a9c:	adrp	x0, 415000 <argp_failure@@Base+0x4bc4>
  407aa0:	add	x3, x0, #0x440
  407aa4:	adrp	x0, 415000 <argp_failure@@Base+0x4bc4>
  407aa8:	add	x2, x0, #0x460
  407aac:	mov	w0, #0x0                   	// #0
  407ab0:	bl	401bc0 <error@plt>
  407ab4:	ldr	x0, [sp, #48]
  407ab8:	bl	401dd0 <free@plt>
  407abc:	b	407bd0 <ferror@plt+0x5c30>
  407ac0:	ldr	x1, [sp, #40]
  407ac4:	ldr	x0, [sp, #72]
  407ac8:	sub	x0, x1, x0
  407acc:	str	x0, [sp, #32]
  407ad0:	ldr	x0, [sp, #32]
  407ad4:	add	x0, x0, #0x1
  407ad8:	bl	40c220 <argp_usage@@Base+0x107c>
  407adc:	mov	x1, x0
  407ae0:	ldr	x0, [sp, #48]
  407ae4:	str	x1, [x0, #8]
  407ae8:	ldr	x0, [sp, #48]
  407aec:	ldr	x0, [x0, #8]
  407af0:	ldr	x2, [sp, #32]
  407af4:	ldr	x1, [sp, #72]
  407af8:	bl	401b30 <memcpy@plt>
  407afc:	ldr	x0, [sp, #48]
  407b00:	ldr	x1, [x0, #8]
  407b04:	ldr	x0, [sp, #32]
  407b08:	add	x0, x1, x0
  407b0c:	strb	wzr, [x0]
  407b10:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  407b14:	add	x0, x0, #0x3d0
  407b18:	ldrsw	x1, [sp, #60]
  407b1c:	ldr	x2, [x0, x1, lsl #3]
  407b20:	ldr	x0, [sp, #40]
  407b24:	add	x0, x0, #0x1
  407b28:	ldr	x1, [sp, #48]
  407b2c:	blr	x2
  407b30:	cmp	w0, #0x0
  407b34:	b.ne	407b64 <ferror@plt+0x5bc4>  // b.any
  407b38:	bl	401f40 <__errno_location@plt>
  407b3c:	ldr	w1, [x0]
  407b40:	adrp	x0, 415000 <argp_failure@@Base+0x4bc4>
  407b44:	add	x3, x0, #0x440
  407b48:	adrp	x0, 415000 <argp_failure@@Base+0x4bc4>
  407b4c:	add	x2, x0, #0x460
  407b50:	mov	w0, #0x0                   	// #0
  407b54:	bl	401bc0 <error@plt>
  407b58:	ldr	x0, [sp, #48]
  407b5c:	bl	401dd0 <free@plt>
  407b60:	b	407bd0 <ferror@plt+0x5c30>
  407b64:	ldr	x0, [sp, #48]
  407b68:	str	xzr, [x0]
  407b6c:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  407b70:	add	x0, x0, #0x6c8
  407b74:	ldr	x0, [x0]
  407b78:	cmp	x0, #0x0
  407b7c:	b.eq	407b98 <ferror@plt+0x5bf8>  // b.none
  407b80:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  407b84:	add	x0, x0, #0x6c8
  407b88:	ldr	x0, [x0]
  407b8c:	ldr	x1, [sp, #48]
  407b90:	str	x1, [x0]
  407b94:	b	407ba8 <ferror@plt+0x5c08>
  407b98:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  407b9c:	add	x0, x0, #0x6d0
  407ba0:	ldr	x1, [sp, #48]
  407ba4:	str	x1, [x0]
  407ba8:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  407bac:	add	x0, x0, #0x6c8
  407bb0:	ldr	x1, [sp, #48]
  407bb4:	str	x1, [x0]
  407bb8:	add	x1, sp, #0x10
  407bbc:	add	x0, sp, #0x18
  407bc0:	ldr	x2, [sp, #64]
  407bc4:	bl	401dc0 <getline@plt>
  407bc8:	cmp	x0, #0x0
  407bcc:	b.gt	407a04 <ferror@plt+0x5a64>
  407bd0:	ldr	x0, [sp, #64]
  407bd4:	bl	401c50 <fclose@plt>
  407bd8:	ldr	x0, [sp, #24]
  407bdc:	bl	401dd0 <free@plt>
  407be0:	ldp	x29, x30, [sp], #80
  407be4:	ret
  407be8:	stp	x29, x30, [sp, #-48]!
  407bec:	mov	x29, sp
  407bf0:	str	x0, [sp, #24]
  407bf4:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  407bf8:	add	x0, x0, #0x61c
  407bfc:	ldr	w0, [x0]
  407c00:	cmp	w0, #0x0
  407c04:	b.ne	407c1c <ferror@plt+0x5c7c>  // b.any
  407c08:	bl	407938 <ferror@plt+0x5998>
  407c0c:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  407c10:	add	x0, x0, #0x61c
  407c14:	mov	w1, #0x1                   	// #1
  407c18:	str	w1, [x0]
  407c1c:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  407c20:	add	x0, x0, #0x6d0
  407c24:	ldr	x0, [x0]
  407c28:	str	x0, [sp, #40]
  407c2c:	b	407c54 <ferror@plt+0x5cb4>
  407c30:	ldr	x0, [sp, #40]
  407c34:	ldr	x0, [x0, #8]
  407c38:	ldr	x1, [sp, #24]
  407c3c:	bl	401d80 <strcmp@plt>
  407c40:	cmp	w0, #0x0
  407c44:	b.eq	407c64 <ferror@plt+0x5cc4>  // b.none
  407c48:	ldr	x0, [sp, #40]
  407c4c:	ldr	x0, [x0]
  407c50:	str	x0, [sp, #40]
  407c54:	ldr	x0, [sp, #40]
  407c58:	cmp	x0, #0x0
  407c5c:	b.ne	407c30 <ferror@plt+0x5c90>  // b.any
  407c60:	b	407c68 <ferror@plt+0x5cc8>
  407c64:	nop
  407c68:	ldr	x0, [sp, #40]
  407c6c:	ldp	x29, x30, [sp], #48
  407c70:	ret
  407c74:	stp	x29, x30, [sp, #-48]!
  407c78:	mov	x29, sp
  407c7c:	str	x0, [sp, #40]
  407c80:	str	w1, [sp, #36]
  407c84:	str	x2, [sp, #24]
  407c88:	ldr	x0, [sp, #40]
  407c8c:	ldr	x0, [x0, #8]
  407c90:	bl	407be8 <ferror@plt+0x5c48>
  407c94:	cmp	x0, #0x0
  407c98:	cset	w0, eq  // eq = none
  407c9c:	and	w0, w0, #0xff
  407ca0:	mov	w3, w0
  407ca4:	ldr	x2, [sp, #24]
  407ca8:	ldr	w1, [sp, #36]
  407cac:	ldr	x0, [sp, #40]
  407cb0:	bl	404f90 <ferror@plt+0x2ff0>
  407cb4:	nop
  407cb8:	ldp	x29, x30, [sp], #48
  407cbc:	ret
  407cc0:	stp	x29, x30, [sp, #-64]!
  407cc4:	mov	x29, sp
  407cc8:	str	x0, [sp, #40]
  407ccc:	str	w1, [sp, #36]
  407cd0:	str	x2, [sp, #24]
  407cd4:	ldr	x0, [sp, #40]
  407cd8:	ldr	x0, [x0, #8]
  407cdc:	bl	407be8 <ferror@plt+0x5c48>
  407ce0:	str	x0, [sp, #56]
  407ce4:	ldr	x0, [sp, #56]
  407ce8:	cmp	x0, #0x0
  407cec:	b.ne	407d04 <ferror@plt+0x5d64>  // b.any
  407cf0:	adrp	x0, 415000 <argp_failure@@Base+0x4bc4>
  407cf4:	add	x1, x0, #0x480
  407cf8:	ldr	x0, [sp, #40]
  407cfc:	bl	404b04 <ferror@plt+0x2b64>
  407d00:	b	407d20 <ferror@plt+0x5d80>
  407d04:	ldr	x0, [sp, #56]
  407d08:	ldr	x0, [x0, #16]
  407d0c:	mov	x3, x0
  407d10:	ldr	x2, [sp, #24]
  407d14:	ldr	w1, [sp, #36]
  407d18:	ldr	x0, [sp, #40]
  407d1c:	bl	404d84 <ferror@plt+0x2de4>
  407d20:	nop
  407d24:	ldp	x29, x30, [sp], #64
  407d28:	ret
  407d2c:	stp	x29, x30, [sp, #-64]!
  407d30:	mov	x29, sp
  407d34:	str	x0, [sp, #40]
  407d38:	str	w1, [sp, #36]
  407d3c:	str	x2, [sp, #24]
  407d40:	ldr	x0, [sp, #40]
  407d44:	ldr	x0, [x0, #8]
  407d48:	bl	407be8 <ferror@plt+0x5c48>
  407d4c:	str	x0, [sp, #56]
  407d50:	ldr	x0, [sp, #56]
  407d54:	cmp	x0, #0x0
  407d58:	b.ne	407d70 <ferror@plt+0x5dd0>  // b.any
  407d5c:	adrp	x0, 415000 <argp_failure@@Base+0x4bc4>
  407d60:	add	x1, x0, #0x498
  407d64:	ldr	x0, [sp, #40]
  407d68:	bl	404b04 <ferror@plt+0x2b64>
  407d6c:	b	407d8c <ferror@plt+0x5dec>
  407d70:	ldr	x0, [sp, #56]
  407d74:	ldr	x0, [x0, #24]
  407d78:	mov	x3, x0
  407d7c:	ldr	x2, [sp, #24]
  407d80:	ldr	w1, [sp, #36]
  407d84:	ldr	x0, [sp, #40]
  407d88:	bl	404d84 <ferror@plt+0x2de4>
  407d8c:	nop
  407d90:	ldp	x29, x30, [sp], #64
  407d94:	ret
  407d98:	stp	x29, x30, [sp, #-64]!
  407d9c:	mov	x29, sp
  407da0:	str	x0, [sp, #40]
  407da4:	str	w1, [sp, #36]
  407da8:	str	x2, [sp, #24]
  407dac:	ldr	x0, [sp, #40]
  407db0:	ldr	x0, [x0, #8]
  407db4:	bl	407be8 <ferror@plt+0x5c48>
  407db8:	str	x0, [sp, #56]
  407dbc:	ldr	x0, [sp, #56]
  407dc0:	cmp	x0, #0x0
  407dc4:	b.ne	407ddc <ferror@plt+0x5e3c>  // b.any
  407dc8:	adrp	x0, 415000 <argp_failure@@Base+0x4bc4>
  407dcc:	add	x1, x0, #0x4b0
  407dd0:	ldr	x0, [sp, #40]
  407dd4:	bl	404b04 <ferror@plt+0x2b64>
  407dd8:	b	407df8 <ferror@plt+0x5e58>
  407ddc:	ldr	x0, [sp, #56]
  407de0:	ldr	x0, [x0, #32]
  407de4:	mov	x3, x0
  407de8:	ldr	x2, [sp, #24]
  407dec:	ldr	w1, [sp, #36]
  407df0:	ldr	x0, [sp, #40]
  407df4:	bl	404d84 <ferror@plt+0x2de4>
  407df8:	nop
  407dfc:	ldp	x29, x30, [sp], #64
  407e00:	ret
  407e04:	stp	x29, x30, [sp, #-64]!
  407e08:	mov	x29, sp
  407e0c:	str	x0, [sp, #40]
  407e10:	str	w1, [sp, #36]
  407e14:	str	x2, [sp, #24]
  407e18:	ldr	x0, [sp, #40]
  407e1c:	ldr	x0, [x0, #8]
  407e20:	bl	407be8 <ferror@plt+0x5c48>
  407e24:	str	x0, [sp, #56]
  407e28:	ldr	x0, [sp, #56]
  407e2c:	cmp	x0, #0x0
  407e30:	b.ne	407e48 <ferror@plt+0x5ea8>  // b.any
  407e34:	adrp	x0, 415000 <argp_failure@@Base+0x4bc4>
  407e38:	add	x1, x0, #0x4c8
  407e3c:	ldr	x0, [sp, #40]
  407e40:	bl	404b04 <ferror@plt+0x2b64>
  407e44:	b	407e64 <ferror@plt+0x5ec4>
  407e48:	ldr	x0, [sp, #56]
  407e4c:	ldr	x0, [x0, #40]
  407e50:	mov	x3, x0
  407e54:	ldr	x2, [sp, #24]
  407e58:	ldr	w1, [sp, #36]
  407e5c:	ldr	x0, [sp, #40]
  407e60:	bl	404d84 <ferror@plt+0x2de4>
  407e64:	nop
  407e68:	ldp	x29, x30, [sp], #64
  407e6c:	ret
  407e70:	stp	x29, x30, [sp, #-64]!
  407e74:	mov	x29, sp
  407e78:	str	x0, [sp, #40]
  407e7c:	str	w1, [sp, #36]
  407e80:	str	x2, [sp, #24]
  407e84:	ldr	x0, [sp, #40]
  407e88:	ldr	x0, [x0, #8]
  407e8c:	bl	407be8 <ferror@plt+0x5c48>
  407e90:	str	x0, [sp, #56]
  407e94:	ldr	x0, [sp, #56]
  407e98:	cmp	x0, #0x0
  407e9c:	b.ne	407eb4 <ferror@plt+0x5f14>  // b.any
  407ea0:	adrp	x0, 415000 <argp_failure@@Base+0x4bc4>
  407ea4:	add	x1, x0, #0x4e0
  407ea8:	ldr	x0, [sp, #40]
  407eac:	bl	404b04 <ferror@plt+0x2b64>
  407eb0:	b	407ed0 <ferror@plt+0x5f30>
  407eb4:	ldr	x0, [sp, #56]
  407eb8:	ldr	x0, [x0, #48]
  407ebc:	mov	x3, x0
  407ec0:	ldr	x2, [sp, #24]
  407ec4:	ldr	w1, [sp, #36]
  407ec8:	ldr	x0, [sp, #40]
  407ecc:	bl	404d84 <ferror@plt+0x2de4>
  407ed0:	nop
  407ed4:	ldp	x29, x30, [sp], #64
  407ed8:	ret
  407edc:	stp	x29, x30, [sp, #-64]!
  407ee0:	mov	x29, sp
  407ee4:	str	x0, [sp, #40]
  407ee8:	str	w1, [sp, #36]
  407eec:	str	x2, [sp, #24]
  407ef0:	ldr	x0, [sp, #40]
  407ef4:	ldr	x0, [x0, #8]
  407ef8:	bl	407be8 <ferror@plt+0x5c48>
  407efc:	str	x0, [sp, #56]
  407f00:	ldr	x0, [sp, #56]
  407f04:	cmp	x0, #0x0
  407f08:	b.ne	407f20 <ferror@plt+0x5f80>  // b.any
  407f0c:	adrp	x0, 415000 <argp_failure@@Base+0x4bc4>
  407f10:	add	x1, x0, #0x4f8
  407f14:	ldr	x0, [sp, #40]
  407f18:	bl	404b04 <ferror@plt+0x2b64>
  407f1c:	b	407f3c <ferror@plt+0x5f9c>
  407f20:	ldr	x0, [sp, #56]
  407f24:	ldr	x0, [x0, #56]
  407f28:	mov	x3, x0
  407f2c:	ldr	x2, [sp, #24]
  407f30:	ldr	w1, [sp, #36]
  407f34:	ldr	x0, [sp, #40]
  407f38:	bl	404d84 <ferror@plt+0x2de4>
  407f3c:	nop
  407f40:	ldp	x29, x30, [sp], #64
  407f44:	ret
  407f48:	stp	x29, x30, [sp, #-64]!
  407f4c:	mov	x29, sp
  407f50:	str	x0, [sp, #40]
  407f54:	str	w1, [sp, #36]
  407f58:	str	x2, [sp, #24]
  407f5c:	ldr	x0, [sp, #40]
  407f60:	ldr	x0, [x0, #8]
  407f64:	bl	407be8 <ferror@plt+0x5c48>
  407f68:	str	x0, [sp, #56]
  407f6c:	ldr	x0, [sp, #56]
  407f70:	cmp	x0, #0x0
  407f74:	b.ne	407f8c <ferror@plt+0x5fec>  // b.any
  407f78:	adrp	x0, 415000 <argp_failure@@Base+0x4bc4>
  407f7c:	add	x1, x0, #0x510
  407f80:	ldr	x0, [sp, #40]
  407f84:	bl	404b04 <ferror@plt+0x2b64>
  407f88:	b	407fa8 <ferror@plt+0x6008>
  407f8c:	ldr	x0, [sp, #56]
  407f90:	ldr	x0, [x0, #64]
  407f94:	mov	x3, x0
  407f98:	ldr	x2, [sp, #24]
  407f9c:	ldr	w1, [sp, #36]
  407fa0:	ldr	x0, [sp, #40]
  407fa4:	bl	404d84 <ferror@plt+0x2de4>
  407fa8:	nop
  407fac:	ldp	x29, x30, [sp], #64
  407fb0:	ret
  407fb4:	stp	x29, x30, [sp, #-64]!
  407fb8:	mov	x29, sp
  407fbc:	str	x0, [sp, #40]
  407fc0:	str	w1, [sp, #36]
  407fc4:	str	x2, [sp, #24]
  407fc8:	ldr	x0, [sp, #40]
  407fcc:	ldr	x0, [x0, #8]
  407fd0:	bl	407be8 <ferror@plt+0x5c48>
  407fd4:	str	x0, [sp, #56]
  407fd8:	ldr	x0, [sp, #56]
  407fdc:	cmp	x0, #0x0
  407fe0:	b.ne	407ff8 <ferror@plt+0x6058>  // b.any
  407fe4:	adrp	x0, 415000 <argp_failure@@Base+0x4bc4>
  407fe8:	add	x1, x0, #0x528
  407fec:	ldr	x0, [sp, #40]
  407ff0:	bl	404b04 <ferror@plt+0x2b64>
  407ff4:	b	408014 <ferror@plt+0x6074>
  407ff8:	ldr	x0, [sp, #56]
  407ffc:	ldr	x0, [x0, #72]
  408000:	mov	x3, x0
  408004:	ldr	x2, [sp, #24]
  408008:	ldr	w1, [sp, #36]
  40800c:	ldr	x0, [sp, #40]
  408010:	bl	404d84 <ferror@plt+0x2de4>
  408014:	nop
  408018:	ldp	x29, x30, [sp], #64
  40801c:	ret
  408020:	stp	x29, x30, [sp, #-64]!
  408024:	mov	x29, sp
  408028:	str	x0, [sp, #40]
  40802c:	str	w1, [sp, #36]
  408030:	str	x2, [sp, #24]
  408034:	ldr	x0, [sp, #40]
  408038:	ldr	x0, [x0, #8]
  40803c:	bl	407be8 <ferror@plt+0x5c48>
  408040:	str	x0, [sp, #56]
  408044:	ldr	x0, [sp, #56]
  408048:	cmp	x0, #0x0
  40804c:	b.ne	408064 <ferror@plt+0x60c4>  // b.any
  408050:	adrp	x0, 415000 <argp_failure@@Base+0x4bc4>
  408054:	add	x1, x0, #0x540
  408058:	ldr	x0, [sp, #40]
  40805c:	bl	404b04 <ferror@plt+0x2b64>
  408060:	b	408080 <ferror@plt+0x60e0>
  408064:	ldr	x0, [sp, #56]
  408068:	ldr	x0, [x0, #80]
  40806c:	mov	x3, x0
  408070:	ldr	x2, [sp, #24]
  408074:	ldr	w1, [sp, #36]
  408078:	ldr	x0, [sp, #40]
  40807c:	bl	404d84 <ferror@plt+0x2de4>
  408080:	nop
  408084:	ldp	x29, x30, [sp], #64
  408088:	ret
  40808c:	stp	x29, x30, [sp, #-64]!
  408090:	mov	x29, sp
  408094:	str	x0, [sp, #40]
  408098:	str	w1, [sp, #36]
  40809c:	str	x2, [sp, #24]
  4080a0:	ldr	x0, [sp, #40]
  4080a4:	ldr	x0, [x0, #8]
  4080a8:	bl	407be8 <ferror@plt+0x5c48>
  4080ac:	str	x0, [sp, #56]
  4080b0:	ldr	x0, [sp, #56]
  4080b4:	cmp	x0, #0x0
  4080b8:	b.ne	4080d0 <ferror@plt+0x6130>  // b.any
  4080bc:	adrp	x0, 415000 <argp_failure@@Base+0x4bc4>
  4080c0:	add	x1, x0, #0x558
  4080c4:	ldr	x0, [sp, #40]
  4080c8:	bl	404b04 <ferror@plt+0x2b64>
  4080cc:	b	4080ec <ferror@plt+0x614c>
  4080d0:	ldr	x0, [sp, #56]
  4080d4:	ldr	x0, [x0, #88]
  4080d8:	mov	x3, x0
  4080dc:	ldr	x2, [sp, #24]
  4080e0:	ldr	w1, [sp, #36]
  4080e4:	ldr	x0, [sp, #40]
  4080e8:	bl	404d84 <ferror@plt+0x2de4>
  4080ec:	nop
  4080f0:	ldp	x29, x30, [sp], #64
  4080f4:	ret
  4080f8:	stp	x29, x30, [sp, #-64]!
  4080fc:	mov	x29, sp
  408100:	str	x0, [sp, #40]
  408104:	str	w1, [sp, #36]
  408108:	str	x2, [sp, #24]
  40810c:	ldr	x0, [sp, #40]
  408110:	ldr	x0, [x0, #8]
  408114:	bl	407be8 <ferror@plt+0x5c48>
  408118:	str	x0, [sp, #56]
  40811c:	ldr	x0, [sp, #56]
  408120:	cmp	x0, #0x0
  408124:	b.ne	40813c <ferror@plt+0x619c>  // b.any
  408128:	adrp	x0, 415000 <argp_failure@@Base+0x4bc4>
  40812c:	add	x1, x0, #0x570
  408130:	ldr	x0, [sp, #40]
  408134:	bl	404b04 <ferror@plt+0x2b64>
  408138:	b	408158 <ferror@plt+0x61b8>
  40813c:	ldr	x0, [sp, #56]
  408140:	ldr	x0, [x0, #96]
  408144:	mov	x3, x0
  408148:	ldr	x2, [sp, #24]
  40814c:	ldr	w1, [sp, #36]
  408150:	ldr	x0, [sp, #40]
  408154:	bl	404d84 <ferror@plt+0x2de4>
  408158:	nop
  40815c:	ldp	x29, x30, [sp], #64
  408160:	ret
  408164:	stp	x29, x30, [sp, #-64]!
  408168:	mov	x29, sp
  40816c:	str	x0, [sp, #40]
  408170:	str	w1, [sp, #36]
  408174:	str	x2, [sp, #24]
  408178:	ldr	x0, [sp, #40]
  40817c:	ldr	x0, [x0, #8]
  408180:	bl	407be8 <ferror@plt+0x5c48>
  408184:	str	x0, [sp, #56]
  408188:	ldr	x0, [sp, #56]
  40818c:	cmp	x0, #0x0
  408190:	b.ne	4081a8 <ferror@plt+0x6208>  // b.any
  408194:	adrp	x0, 415000 <argp_failure@@Base+0x4bc4>
  408198:	add	x1, x0, #0x588
  40819c:	ldr	x0, [sp, #40]
  4081a0:	bl	404b04 <ferror@plt+0x2b64>
  4081a4:	b	4081c4 <ferror@plt+0x6224>
  4081a8:	ldr	x0, [sp, #56]
  4081ac:	ldr	x0, [x0, #104]
  4081b0:	mov	x3, x0
  4081b4:	ldr	x2, [sp, #24]
  4081b8:	ldr	w1, [sp, #36]
  4081bc:	ldr	x0, [sp, #40]
  4081c0:	bl	404d84 <ferror@plt+0x2de4>
  4081c4:	nop
  4081c8:	ldp	x29, x30, [sp], #64
  4081cc:	ret
  4081d0:	stp	x29, x30, [sp, #-64]!
  4081d4:	mov	x29, sp
  4081d8:	str	x0, [sp, #40]
  4081dc:	str	w1, [sp, #36]
  4081e0:	str	x2, [sp, #24]
  4081e4:	ldr	x0, [sp, #40]
  4081e8:	ldr	x0, [x0, #8]
  4081ec:	bl	407be8 <ferror@plt+0x5c48>
  4081f0:	str	x0, [sp, #56]
  4081f4:	ldr	x0, [sp, #56]
  4081f8:	cmp	x0, #0x0
  4081fc:	b.ne	408214 <ferror@plt+0x6274>  // b.any
  408200:	adrp	x0, 415000 <argp_failure@@Base+0x4bc4>
  408204:	add	x1, x0, #0x5a0
  408208:	ldr	x0, [sp, #40]
  40820c:	bl	404b04 <ferror@plt+0x2b64>
  408210:	b	408230 <ferror@plt+0x6290>
  408214:	ldr	x0, [sp, #56]
  408218:	ldr	x0, [x0, #112]
  40821c:	mov	x3, x0
  408220:	ldr	x2, [sp, #24]
  408224:	ldr	w1, [sp, #36]
  408228:	ldr	x0, [sp, #40]
  40822c:	bl	404d84 <ferror@plt+0x2de4>
  408230:	nop
  408234:	ldp	x29, x30, [sp], #64
  408238:	ret
  40823c:	stp	x29, x30, [sp, #-64]!
  408240:	mov	x29, sp
  408244:	str	x0, [sp, #40]
  408248:	str	w1, [sp, #36]
  40824c:	str	x2, [sp, #24]
  408250:	ldr	x0, [sp, #40]
  408254:	ldr	x0, [x0, #8]
  408258:	bl	407be8 <ferror@plt+0x5c48>
  40825c:	str	x0, [sp, #56]
  408260:	ldr	x0, [sp, #56]
  408264:	cmp	x0, #0x0
  408268:	b.ne	408280 <ferror@plt+0x62e0>  // b.any
  40826c:	adrp	x0, 415000 <argp_failure@@Base+0x4bc4>
  408270:	add	x1, x0, #0x5c0
  408274:	ldr	x0, [sp, #40]
  408278:	bl	404b04 <ferror@plt+0x2b64>
  40827c:	b	40829c <ferror@plt+0x62fc>
  408280:	ldr	x0, [sp, #56]
  408284:	ldr	x0, [x0, #120]
  408288:	mov	x3, x0
  40828c:	ldr	x2, [sp, #24]
  408290:	ldr	w1, [sp, #36]
  408294:	ldr	x0, [sp, #40]
  408298:	bl	404d84 <ferror@plt+0x2de4>
  40829c:	nop
  4082a0:	ldp	x29, x30, [sp], #64
  4082a4:	ret
  4082a8:	stp	x29, x30, [sp, #-64]!
  4082ac:	mov	x29, sp
  4082b0:	str	x0, [sp, #40]
  4082b4:	str	w1, [sp, #36]
  4082b8:	str	x2, [sp, #24]
  4082bc:	ldr	x0, [sp, #40]
  4082c0:	ldr	x0, [x0, #8]
  4082c4:	bl	407be8 <ferror@plt+0x5c48>
  4082c8:	str	x0, [sp, #56]
  4082cc:	ldr	x0, [sp, #56]
  4082d0:	cmp	x0, #0x0
  4082d4:	b.ne	4082ec <ferror@plt+0x634c>  // b.any
  4082d8:	adrp	x0, 415000 <argp_failure@@Base+0x4bc4>
  4082dc:	add	x1, x0, #0x5e0
  4082e0:	ldr	x0, [sp, #40]
  4082e4:	bl	404b04 <ferror@plt+0x2b64>
  4082e8:	b	408308 <ferror@plt+0x6368>
  4082ec:	ldr	x0, [sp, #56]
  4082f0:	ldr	x0, [x0, #128]
  4082f4:	mov	x3, x0
  4082f8:	ldr	x2, [sp, #24]
  4082fc:	ldr	w1, [sp, #36]
  408300:	ldr	x0, [sp, #40]
  408304:	bl	404d84 <ferror@plt+0x2de4>
  408308:	nop
  40830c:	ldp	x29, x30, [sp], #64
  408310:	ret
  408314:	stp	x29, x30, [sp, #-64]!
  408318:	mov	x29, sp
  40831c:	str	x0, [sp, #40]
  408320:	str	w1, [sp, #36]
  408324:	str	x2, [sp, #24]
  408328:	ldr	x0, [sp, #40]
  40832c:	ldr	x0, [x0, #8]
  408330:	bl	407be8 <ferror@plt+0x5c48>
  408334:	str	x0, [sp, #56]
  408338:	ldr	x0, [sp, #56]
  40833c:	cmp	x0, #0x0
  408340:	b.ne	408358 <ferror@plt+0x63b8>  // b.any
  408344:	adrp	x0, 415000 <argp_failure@@Base+0x4bc4>
  408348:	add	x1, x0, #0x5f8
  40834c:	ldr	x0, [sp, #40]
  408350:	bl	404b04 <ferror@plt+0x2b64>
  408354:	b	408374 <ferror@plt+0x63d4>
  408358:	ldr	x0, [sp, #56]
  40835c:	ldr	x0, [x0, #136]
  408360:	mov	x3, x0
  408364:	ldr	x2, [sp, #24]
  408368:	ldr	w1, [sp, #36]
  40836c:	ldr	x0, [sp, #40]
  408370:	bl	404d84 <ferror@plt+0x2de4>
  408374:	nop
  408378:	ldp	x29, x30, [sp], #64
  40837c:	ret
  408380:	stp	x29, x30, [sp, #-64]!
  408384:	mov	x29, sp
  408388:	str	x0, [sp, #40]
  40838c:	str	w1, [sp, #36]
  408390:	str	x2, [sp, #24]
  408394:	ldr	x0, [sp, #40]
  408398:	ldr	x0, [x0, #8]
  40839c:	bl	407be8 <ferror@plt+0x5c48>
  4083a0:	str	x0, [sp, #56]
  4083a4:	ldr	x0, [sp, #56]
  4083a8:	cmp	x0, #0x0
  4083ac:	b.ne	4083c4 <ferror@plt+0x6424>  // b.any
  4083b0:	adrp	x0, 415000 <argp_failure@@Base+0x4bc4>
  4083b4:	add	x1, x0, #0x618
  4083b8:	ldr	x0, [sp, #40]
  4083bc:	bl	404b04 <ferror@plt+0x2b64>
  4083c0:	b	4083e0 <ferror@plt+0x6440>
  4083c4:	ldr	x0, [sp, #56]
  4083c8:	ldr	x0, [x0, #144]
  4083cc:	mov	x3, x0
  4083d0:	ldr	x2, [sp, #24]
  4083d4:	ldr	w1, [sp, #36]
  4083d8:	ldr	x0, [sp, #40]
  4083dc:	bl	404d84 <ferror@plt+0x2de4>
  4083e0:	nop
  4083e4:	ldp	x29, x30, [sp], #64
  4083e8:	ret
  4083ec:	stp	x29, x30, [sp, #-64]!
  4083f0:	mov	x29, sp
  4083f4:	str	x0, [sp, #40]
  4083f8:	str	w1, [sp, #36]
  4083fc:	str	x2, [sp, #24]
  408400:	ldr	x0, [sp, #40]
  408404:	ldr	x0, [x0, #8]
  408408:	bl	407be8 <ferror@plt+0x5c48>
  40840c:	str	x0, [sp, #56]
  408410:	ldr	x0, [sp, #56]
  408414:	cmp	x0, #0x0
  408418:	b.ne	408430 <ferror@plt+0x6490>  // b.any
  40841c:	adrp	x0, 415000 <argp_failure@@Base+0x4bc4>
  408420:	add	x1, x0, #0x638
  408424:	ldr	x0, [sp, #40]
  408428:	bl	404b04 <ferror@plt+0x2b64>
  40842c:	b	40844c <ferror@plt+0x64ac>
  408430:	ldr	x0, [sp, #56]
  408434:	ldr	x0, [x0, #152]
  408438:	mov	x3, x0
  40843c:	ldr	x2, [sp, #24]
  408440:	ldr	w1, [sp, #36]
  408444:	ldr	x0, [sp, #40]
  408448:	bl	404d84 <ferror@plt+0x2de4>
  40844c:	nop
  408450:	ldp	x29, x30, [sp], #64
  408454:	ret
  408458:	stp	x29, x30, [sp, #-64]!
  40845c:	mov	x29, sp
  408460:	str	x0, [sp, #40]
  408464:	str	w1, [sp, #36]
  408468:	str	x2, [sp, #24]
  40846c:	ldr	x0, [sp, #40]
  408470:	ldr	x0, [x0, #8]
  408474:	bl	407be8 <ferror@plt+0x5c48>
  408478:	str	x0, [sp, #56]
  40847c:	ldr	x0, [sp, #56]
  408480:	cmp	x0, #0x0
  408484:	b.ne	40849c <ferror@plt+0x64fc>  // b.any
  408488:	adrp	x0, 415000 <argp_failure@@Base+0x4bc4>
  40848c:	add	x1, x0, #0x658
  408490:	ldr	x0, [sp, #40]
  408494:	bl	404b04 <ferror@plt+0x2b64>
  408498:	b	4084b8 <ferror@plt+0x6518>
  40849c:	ldr	x0, [sp, #56]
  4084a0:	ldr	x0, [x0, #160]
  4084a4:	mov	x3, x0
  4084a8:	ldr	x2, [sp, #24]
  4084ac:	ldr	w1, [sp, #36]
  4084b0:	ldr	x0, [sp, #40]
  4084b4:	bl	404d84 <ferror@plt+0x2de4>
  4084b8:	nop
  4084bc:	ldp	x29, x30, [sp], #64
  4084c0:	ret
  4084c4:	stp	x29, x30, [sp, #-64]!
  4084c8:	mov	x29, sp
  4084cc:	str	x0, [sp, #40]
  4084d0:	str	w1, [sp, #36]
  4084d4:	str	x2, [sp, #24]
  4084d8:	ldr	x0, [sp, #40]
  4084dc:	ldr	x0, [x0, #8]
  4084e0:	bl	407be8 <ferror@plt+0x5c48>
  4084e4:	str	x0, [sp, #56]
  4084e8:	ldr	x0, [sp, #56]
  4084ec:	cmp	x0, #0x0
  4084f0:	b.ne	408508 <ferror@plt+0x6568>  // b.any
  4084f4:	adrp	x0, 415000 <argp_failure@@Base+0x4bc4>
  4084f8:	add	x1, x0, #0x678
  4084fc:	ldr	x0, [sp, #40]
  408500:	bl	404b04 <ferror@plt+0x2b64>
  408504:	b	408524 <ferror@plt+0x6584>
  408508:	ldr	x0, [sp, #56]
  40850c:	ldr	x0, [x0, #168]
  408510:	mov	x3, x0
  408514:	ldr	x2, [sp, #24]
  408518:	ldr	w1, [sp, #36]
  40851c:	ldr	x0, [sp, #40]
  408520:	bl	404d84 <ferror@plt+0x2de4>
  408524:	nop
  408528:	ldp	x29, x30, [sp], #64
  40852c:	ret
  408530:	stp	x29, x30, [sp, #-64]!
  408534:	mov	x29, sp
  408538:	str	x0, [sp, #40]
  40853c:	str	w1, [sp, #36]
  408540:	str	x2, [sp, #24]
  408544:	ldr	x0, [sp, #40]
  408548:	ldr	x0, [x0, #8]
  40854c:	bl	407be8 <ferror@plt+0x5c48>
  408550:	str	x0, [sp, #56]
  408554:	ldr	x0, [sp, #56]
  408558:	cmp	x0, #0x0
  40855c:	b.ne	408574 <ferror@plt+0x65d4>  // b.any
  408560:	adrp	x0, 415000 <argp_failure@@Base+0x4bc4>
  408564:	add	x1, x0, #0x698
  408568:	ldr	x0, [sp, #40]
  40856c:	bl	404b04 <ferror@plt+0x2b64>
  408570:	b	408590 <ferror@plt+0x65f0>
  408574:	ldr	x0, [sp, #56]
  408578:	ldr	x0, [x0, #176]
  40857c:	mov	x3, x0
  408580:	ldr	x2, [sp, #24]
  408584:	ldr	w1, [sp, #36]
  408588:	ldr	x0, [sp, #40]
  40858c:	bl	404d84 <ferror@plt+0x2de4>
  408590:	nop
  408594:	ldp	x29, x30, [sp], #64
  408598:	ret
  40859c:	stp	x29, x30, [sp, #-64]!
  4085a0:	mov	x29, sp
  4085a4:	str	x0, [sp, #40]
  4085a8:	str	w1, [sp, #36]
  4085ac:	str	x2, [sp, #24]
  4085b0:	ldr	x0, [sp, #40]
  4085b4:	ldr	x0, [x0, #8]
  4085b8:	bl	407be8 <ferror@plt+0x5c48>
  4085bc:	str	x0, [sp, #56]
  4085c0:	ldr	x0, [sp, #56]
  4085c4:	cmp	x0, #0x0
  4085c8:	b.ne	4085e0 <ferror@plt+0x6640>  // b.any
  4085cc:	adrp	x0, 415000 <argp_failure@@Base+0x4bc4>
  4085d0:	add	x1, x0, #0x6b8
  4085d4:	ldr	x0, [sp, #40]
  4085d8:	bl	404b04 <ferror@plt+0x2b64>
  4085dc:	b	4085fc <ferror@plt+0x665c>
  4085e0:	ldr	x0, [sp, #56]
  4085e4:	ldr	x0, [x0, #184]
  4085e8:	mov	x3, x0
  4085ec:	ldr	x2, [sp, #24]
  4085f0:	ldr	w1, [sp, #36]
  4085f4:	ldr	x0, [sp, #40]
  4085f8:	bl	404d84 <ferror@plt+0x2de4>
  4085fc:	nop
  408600:	ldp	x29, x30, [sp], #64
  408604:	ret
  408608:	stp	x29, x30, [sp, #-64]!
  40860c:	mov	x29, sp
  408610:	str	x0, [sp, #40]
  408614:	str	w1, [sp, #36]
  408618:	str	x2, [sp, #24]
  40861c:	ldr	x0, [sp, #40]
  408620:	ldr	x0, [x0, #8]
  408624:	bl	407be8 <ferror@plt+0x5c48>
  408628:	str	x0, [sp, #56]
  40862c:	ldr	x0, [sp, #56]
  408630:	cmp	x0, #0x0
  408634:	b.ne	40864c <ferror@plt+0x66ac>  // b.any
  408638:	adrp	x0, 415000 <argp_failure@@Base+0x4bc4>
  40863c:	add	x1, x0, #0x6d8
  408640:	ldr	x0, [sp, #40]
  408644:	bl	404b04 <ferror@plt+0x2b64>
  408648:	b	408668 <ferror@plt+0x66c8>
  40864c:	ldr	x0, [sp, #56]
  408650:	ldr	x0, [x0, #192]
  408654:	mov	x3, x0
  408658:	ldr	x2, [sp, #24]
  40865c:	ldr	w1, [sp, #36]
  408660:	ldr	x0, [sp, #40]
  408664:	bl	404d84 <ferror@plt+0x2de4>
  408668:	nop
  40866c:	ldp	x29, x30, [sp], #64
  408670:	ret
  408674:	stp	x29, x30, [sp, #-64]!
  408678:	mov	x29, sp
  40867c:	str	x0, [sp, #40]
  408680:	str	w1, [sp, #36]
  408684:	str	x2, [sp, #24]
  408688:	ldr	x0, [sp, #40]
  40868c:	ldr	w3, [x0, #16]
  408690:	ldr	x0, [sp, #40]
  408694:	ldr	x0, [x0, #8]
  408698:	mov	x2, x0
  40869c:	mov	w1, #0x8927                	// #35111
  4086a0:	mov	w0, w3
  4086a4:	bl	40c508 <argp_usage@@Base+0x1364>
  4086a8:	cmp	w0, #0x0
  4086ac:	b.ge	4086c4 <ferror@plt+0x6724>  // b.tcont
  4086b0:	mov	w3, #0x1                   	// #1
  4086b4:	ldr	x2, [sp, #24]
  4086b8:	ldr	w1, [sp, #36]
  4086bc:	ldr	x0, [sp, #40]
  4086c0:	bl	404f90 <ferror@plt+0x2ff0>
  4086c4:	ldr	x0, [sp, #40]
  4086c8:	ldr	x0, [x0, #8]
  4086cc:	ldrh	w0, [x0, #16]
  4086d0:	bl	4075b0 <ferror@plt+0x5610>
  4086d4:	str	x0, [sp, #56]
  4086d8:	ldr	x0, [sp, #56]
  4086dc:	cmp	x0, #0x0
  4086e0:	b.eq	4086f4 <ferror@plt+0x6754>  // b.none
  4086e4:	ldr	x0, [sp, #56]
  4086e8:	ldr	x0, [x0, #24]
  4086ec:	cmp	x0, #0x0
  4086f0:	b.ne	4086fc <ferror@plt+0x675c>  // b.any
  4086f4:	mov	w0, #0x1                   	// #1
  4086f8:	b	408700 <ferror@plt+0x6760>
  4086fc:	mov	w0, #0x0                   	// #0
  408700:	mov	w3, w0
  408704:	ldr	x2, [sp, #24]
  408708:	ldr	w1, [sp, #36]
  40870c:	ldr	x0, [sp, #40]
  408710:	bl	404f90 <ferror@plt+0x2ff0>
  408714:	nop
  408718:	ldp	x29, x30, [sp], #64
  40871c:	ret
  408720:	stp	x29, x30, [sp, #-64]!
  408724:	mov	x29, sp
  408728:	str	x0, [sp, #40]
  40872c:	str	w1, [sp, #36]
  408730:	str	x2, [sp, #24]
  408734:	ldr	x0, [sp, #40]
  408738:	ldr	w3, [x0, #16]
  40873c:	ldr	x0, [sp, #40]
  408740:	ldr	x0, [x0, #8]
  408744:	mov	x2, x0
  408748:	mov	w1, #0x8927                	// #35111
  40874c:	mov	w0, w3
  408750:	bl	40c508 <argp_usage@@Base+0x1364>
  408754:	cmp	w0, #0x0
  408758:	b.ge	408784 <ferror@plt+0x67e4>  // b.tcont
  40875c:	bl	401f40 <__errno_location@plt>
  408760:	ldr	w1, [x0]
  408764:	ldr	x0, [sp, #40]
  408768:	ldr	x0, [x0, #8]
  40876c:	mov	x3, x0
  408770:	adrp	x0, 415000 <argp_failure@@Base+0x4bc4>
  408774:	add	x2, x0, #0x6f8
  408778:	mov	w0, #0x1                   	// #1
  40877c:	bl	401bc0 <error@plt>
  408780:	b	4087e8 <ferror@plt+0x6848>
  408784:	ldr	x0, [sp, #40]
  408788:	ldr	x0, [x0, #8]
  40878c:	ldrh	w0, [x0, #16]
  408790:	bl	4075b0 <ferror@plt+0x5610>
  408794:	str	x0, [sp, #56]
  408798:	ldr	x0, [sp, #56]
  40879c:	cmp	x0, #0x0
  4087a0:	b.eq	4087d8 <ferror@plt+0x6838>  // b.none
  4087a4:	ldr	x0, [sp, #56]
  4087a8:	ldr	x0, [x0, #24]
  4087ac:	cmp	x0, #0x0
  4087b0:	b.eq	4087d8 <ferror@plt+0x6838>  // b.none
  4087b4:	ldr	x0, [sp, #56]
  4087b8:	ldr	x2, [x0, #24]
  4087bc:	ldr	x0, [sp, #40]
  4087c0:	ldr	x0, [x0, #8]
  4087c4:	add	x0, x0, #0x12
  4087c8:	mov	x1, x0
  4087cc:	ldr	x0, [sp, #40]
  4087d0:	blr	x2
  4087d4:	b	4087e8 <ferror@plt+0x6848>
  4087d8:	adrp	x0, 415000 <argp_failure@@Base+0x4bc4>
  4087dc:	add	x1, x0, #0x720
  4087e0:	ldr	x0, [sp, #40]
  4087e4:	bl	404b04 <ferror@plt+0x2b64>
  4087e8:	nop
  4087ec:	ldp	x29, x30, [sp], #64
  4087f0:	ret
  4087f4:	stp	x29, x30, [sp, #-48]!
  4087f8:	mov	x29, sp
  4087fc:	str	x0, [sp, #40]
  408800:	str	w1, [sp, #36]
  408804:	str	x2, [sp, #24]
  408808:	ldr	x0, [sp, #40]
  40880c:	ldr	w3, [x0, #16]
  408810:	ldr	x0, [sp, #40]
  408814:	ldr	x0, [x0, #8]
  408818:	mov	x2, x0
  40881c:	mov	w1, #0x8927                	// #35111
  408820:	mov	w0, w3
  408824:	bl	40c508 <argp_usage@@Base+0x1364>
  408828:	cmp	w0, #0x0
  40882c:	b.lt	408848 <ferror@plt+0x68a8>  // b.tstop
  408830:	mov	w3, #0x0                   	// #0
  408834:	ldr	x2, [sp, #24]
  408838:	ldr	w1, [sp, #36]
  40883c:	ldr	x0, [sp, #40]
  408840:	bl	404f90 <ferror@plt+0x2ff0>
  408844:	b	40885c <ferror@plt+0x68bc>
  408848:	mov	w3, #0x1                   	// #1
  40884c:	ldr	x2, [sp, #24]
  408850:	ldr	w1, [sp, #36]
  408854:	ldr	x0, [sp, #40]
  408858:	bl	404f90 <ferror@plt+0x2ff0>
  40885c:	nop
  408860:	ldp	x29, x30, [sp], #48
  408864:	ret
  408868:	stp	x29, x30, [sp, #-64]!
  40886c:	mov	x29, sp
  408870:	str	x0, [sp, #40]
  408874:	str	w1, [sp, #36]
  408878:	str	x2, [sp, #24]
  40887c:	ldr	x0, [sp, #40]
  408880:	ldr	w3, [x0, #16]
  408884:	ldr	x0, [sp, #40]
  408888:	ldr	x0, [x0, #8]
  40888c:	mov	x2, x0
  408890:	mov	w1, #0x8927                	// #35111
  408894:	mov	w0, w3
  408898:	bl	40c508 <argp_usage@@Base+0x1364>
  40889c:	cmp	w0, #0x0
  4088a0:	b.ge	4088cc <ferror@plt+0x692c>  // b.tcont
  4088a4:	bl	401f40 <__errno_location@plt>
  4088a8:	ldr	w1, [x0]
  4088ac:	ldr	x0, [sp, #40]
  4088b0:	ldr	x0, [x0, #8]
  4088b4:	mov	x3, x0
  4088b8:	adrp	x0, 415000 <argp_failure@@Base+0x4bc4>
  4088bc:	add	x2, x0, #0x6f8
  4088c0:	mov	w0, #0x1                   	// #1
  4088c4:	bl	401bc0 <error@plt>
  4088c8:	b	408914 <ferror@plt+0x6974>
  4088cc:	ldr	x0, [sp, #40]
  4088d0:	ldr	x0, [x0, #8]
  4088d4:	ldrh	w0, [x0, #16]
  4088d8:	bl	4075b0 <ferror@plt+0x5610>
  4088dc:	str	x0, [sp, #56]
  4088e0:	ldr	x0, [sp, #56]
  4088e4:	cmp	x0, #0x0
  4088e8:	b.eq	408904 <ferror@plt+0x6964>  // b.none
  4088ec:	ldr	x0, [sp, #56]
  4088f0:	ldr	x0, [x0, #8]
  4088f4:	mov	x1, x0
  4088f8:	ldr	x0, [sp, #40]
  4088fc:	bl	404b04 <ferror@plt+0x2b64>
  408900:	b	408914 <ferror@plt+0x6974>
  408904:	adrp	x0, 415000 <argp_failure@@Base+0x4bc4>
  408908:	add	x1, x0, #0x738
  40890c:	ldr	x0, [sp, #40]
  408910:	bl	404b04 <ferror@plt+0x2b64>
  408914:	nop
  408918:	ldp	x29, x30, [sp], #64
  40891c:	ret
  408920:	stp	x29, x30, [sp, #-48]!
  408924:	mov	x29, sp
  408928:	str	x0, [sp, #40]
  40892c:	str	w1, [sp, #36]
  408930:	str	x2, [sp, #24]
  408934:	ldr	x0, [sp, #40]
  408938:	ldr	w3, [x0, #16]
  40893c:	ldr	x0, [sp, #40]
  408940:	ldr	x0, [x0, #8]
  408944:	mov	x2, x0
  408948:	mov	w1, #0x891d                	// #35101
  40894c:	mov	w0, w3
  408950:	bl	40c508 <argp_usage@@Base+0x1364>
  408954:	cmp	w0, #0x0
  408958:	b.lt	408974 <ferror@plt+0x69d4>  // b.tstop
  40895c:	mov	w3, #0x0                   	// #0
  408960:	ldr	x2, [sp, #24]
  408964:	ldr	w1, [sp, #36]
  408968:	ldr	x0, [sp, #40]
  40896c:	bl	404f90 <ferror@plt+0x2ff0>
  408970:	b	408988 <ferror@plt+0x69e8>
  408974:	mov	w3, #0x1                   	// #1
  408978:	ldr	x2, [sp, #24]
  40897c:	ldr	w1, [sp, #36]
  408980:	ldr	x0, [sp, #40]
  408984:	bl	404f90 <ferror@plt+0x2ff0>
  408988:	nop
  40898c:	ldp	x29, x30, [sp], #48
  408990:	ret
  408994:	stp	x29, x30, [sp, #-48]!
  408998:	mov	x29, sp
  40899c:	str	x0, [sp, #40]
  4089a0:	str	w1, [sp, #36]
  4089a4:	str	x2, [sp, #24]
  4089a8:	ldr	x0, [sp, #40]
  4089ac:	ldr	w3, [x0, #16]
  4089b0:	ldr	x0, [sp, #40]
  4089b4:	ldr	x0, [x0, #8]
  4089b8:	mov	x2, x0
  4089bc:	mov	w1, #0x891d                	// #35101
  4089c0:	mov	w0, w3
  4089c4:	bl	40c508 <argp_usage@@Base+0x1364>
  4089c8:	cmp	w0, #0x0
  4089cc:	b.ge	4089f8 <ferror@plt+0x6a58>  // b.tcont
  4089d0:	bl	401f40 <__errno_location@plt>
  4089d4:	ldr	w1, [x0]
  4089d8:	ldr	x0, [sp, #40]
  4089dc:	ldr	x0, [x0, #8]
  4089e0:	mov	x3, x0
  4089e4:	adrp	x0, 415000 <argp_failure@@Base+0x4bc4>
  4089e8:	add	x2, x0, #0x750
  4089ec:	mov	w0, #0x1                   	// #1
  4089f0:	bl	401bc0 <error@plt>
  4089f4:	b	408a34 <ferror@plt+0x6a94>
  4089f8:	ldr	x0, [sp, #40]
  4089fc:	ldr	x0, [x0, #8]
  408a00:	ldr	w0, [x0, #16]
  408a04:	cmp	w0, #0x0
  408a08:	b.eq	408a1c <ferror@plt+0x6a7c>  // b.none
  408a0c:	ldr	x0, [sp, #40]
  408a10:	ldr	x0, [x0, #8]
  408a14:	ldr	w0, [x0, #16]
  408a18:	b	408a20 <ferror@plt+0x6a80>
  408a1c:	mov	w0, #0x1                   	// #1
  408a20:	mov	w3, w0
  408a24:	ldr	x2, [sp, #24]
  408a28:	ldr	w1, [sp, #36]
  408a2c:	ldr	x0, [sp, #40]
  408a30:	bl	404b54 <ferror@plt+0x2bb4>
  408a34:	nop
  408a38:	ldp	x29, x30, [sp], #48
  408a3c:	ret
  408a40:	stp	x29, x30, [sp, #-48]!
  408a44:	mov	x29, sp
  408a48:	str	x0, [sp, #40]
  408a4c:	str	w1, [sp, #36]
  408a50:	str	x2, [sp, #24]
  408a54:	ldr	x0, [sp, #40]
  408a58:	ldr	w3, [x0, #16]
  408a5c:	ldr	x0, [sp, #40]
  408a60:	ldr	x0, [x0, #8]
  408a64:	mov	x2, x0
  408a68:	mov	w1, #0x8942                	// #35138
  408a6c:	mov	w0, w3
  408a70:	bl	40c508 <argp_usage@@Base+0x1364>
  408a74:	cmp	w0, #0x0
  408a78:	b.lt	408aa8 <ferror@plt+0x6b08>  // b.tstop
  408a7c:	ldr	x0, [sp, #40]
  408a80:	ldr	x0, [x0, #8]
  408a84:	ldr	w0, [x0, #16]
  408a88:	lsr	w0, w0, #31
  408a8c:	and	w0, w0, #0xff
  408a90:	mov	w3, w0
  408a94:	ldr	x2, [sp, #24]
  408a98:	ldr	w1, [sp, #36]
  408a9c:	ldr	x0, [sp, #40]
  408aa0:	bl	404f90 <ferror@plt+0x2ff0>
  408aa4:	b	408abc <ferror@plt+0x6b1c>
  408aa8:	mov	w3, #0x1                   	// #1
  408aac:	ldr	x2, [sp, #24]
  408ab0:	ldr	w1, [sp, #36]
  408ab4:	ldr	x0, [sp, #40]
  408ab8:	bl	404f90 <ferror@plt+0x2ff0>
  408abc:	nop
  408ac0:	ldp	x29, x30, [sp], #48
  408ac4:	ret
  408ac8:	stp	x29, x30, [sp, #-48]!
  408acc:	mov	x29, sp
  408ad0:	str	x0, [sp, #40]
  408ad4:	str	w1, [sp, #36]
  408ad8:	str	x2, [sp, #24]
  408adc:	ldr	x0, [sp, #40]
  408ae0:	ldr	w3, [x0, #16]
  408ae4:	ldr	x0, [sp, #40]
  408ae8:	ldr	x0, [x0, #8]
  408aec:	mov	x2, x0
  408af0:	mov	w1, #0x8942                	// #35138
  408af4:	mov	w0, w3
  408af8:	bl	40c508 <argp_usage@@Base+0x1364>
  408afc:	cmp	w0, #0x0
  408b00:	b.ge	408b2c <ferror@plt+0x6b8c>  // b.tcont
  408b04:	bl	401f40 <__errno_location@plt>
  408b08:	ldr	w1, [x0]
  408b0c:	ldr	x0, [sp, #40]
  408b10:	ldr	x0, [x0, #8]
  408b14:	mov	x3, x0
  408b18:	adrp	x0, 415000 <argp_failure@@Base+0x4bc4>
  408b1c:	add	x2, x0, #0x778
  408b20:	mov	w0, #0x1                   	// #1
  408b24:	bl	401bc0 <error@plt>
  408b28:	b	408b4c <ferror@plt+0x6bac>
  408b2c:	ldr	x0, [sp, #40]
  408b30:	ldr	x0, [x0, #8]
  408b34:	ldr	w0, [x0, #16]
  408b38:	mov	w3, w0
  408b3c:	ldr	x2, [sp, #24]
  408b40:	ldr	w1, [sp, #36]
  408b44:	ldr	x0, [sp, #40]
  408b48:	bl	404b54 <ferror@plt+0x2bb4>
  408b4c:	nop
  408b50:	ldp	x29, x30, [sp], #48
  408b54:	ret
  408b58:	stp	x29, x30, [sp, #-48]!
  408b5c:	mov	x29, sp
  408b60:	str	x0, [sp, #24]
  408b64:	str	x1, [sp, #16]
  408b68:	ldr	x0, [sp, #24]
  408b6c:	cmp	x0, #0x0
  408b70:	b.ne	408b8c <ferror@plt+0x6bec>  // b.any
  408b74:	ldr	x3, [sp, #16]
  408b78:	adrp	x0, 415000 <argp_failure@@Base+0x4bc4>
  408b7c:	add	x2, x0, #0x828
  408b80:	mov	w1, #0x0                   	// #0
  408b84:	mov	w0, #0x1                   	// #1
  408b88:	bl	401bc0 <error@plt>
  408b8c:	ldr	x0, [sp, #24]
  408b90:	ldr	w0, [x0, #8]
  408b94:	and	w0, w0, #0x1
  408b98:	cmp	w0, #0x0
  408b9c:	b.ne	408bfc <ferror@plt+0x6c5c>  // b.any
  408ba0:	mov	x0, #0x8                   	// #8
  408ba4:	bl	401c80 <malloc@plt>
  408ba8:	mov	x1, x0
  408bac:	ldr	x0, [sp, #24]
  408bb0:	str	x1, [x0, #16]
  408bb4:	ldr	x0, [sp, #24]
  408bb8:	ldr	x0, [x0, #16]
  408bbc:	cmp	x0, #0x0
  408bc0:	b.ne	408bdc <ferror@plt+0x6c3c>  // b.any
  408bc4:	bl	401f40 <__errno_location@plt>
  408bc8:	ldr	w1, [x0]
  408bcc:	adrp	x0, 415000 <argp_failure@@Base+0x4bc4>
  408bd0:	add	x2, x0, #0x850
  408bd4:	mov	w0, #0x1                   	// #1
  408bd8:	bl	401bc0 <error@plt>
  408bdc:	ldr	x0, [sp, #24]
  408be0:	ldr	x0, [x0, #16]
  408be4:	str	wzr, [x0]
  408be8:	ldr	x0, [sp, #24]
  408bec:	ldr	w0, [x0, #8]
  408bf0:	orr	w1, w0, #0x1
  408bf4:	ldr	x0, [sp, #24]
  408bf8:	str	w1, [x0, #8]
  408bfc:	ldr	x0, [sp, #24]
  408c00:	ldr	x0, [x0, #16]
  408c04:	ldr	w0, [x0]
  408c08:	and	w0, w0, #0x1
  408c0c:	cmp	w0, #0x0
  408c10:	b.eq	408c34 <ferror@plt+0x6c94>  // b.none
  408c14:	ldr	x0, [sp, #24]
  408c18:	ldr	x0, [x0]
  408c1c:	mov	x3, x0
  408c20:	adrp	x0, 415000 <argp_failure@@Base+0x4bc4>
  408c24:	add	x2, x0, #0x888
  408c28:	mov	w1, #0x0                   	// #0
  408c2c:	mov	w0, #0x1                   	// #1
  408c30:	bl	401bc0 <error@plt>
  408c34:	add	x0, sp, #0x28
  408c38:	mov	w2, #0x0                   	// #0
  408c3c:	mov	x1, x0
  408c40:	ldr	x0, [sp, #16]
  408c44:	bl	401da0 <strtol@plt>
  408c48:	mov	x1, x0
  408c4c:	ldr	x0, [sp, #24]
  408c50:	ldr	x0, [x0, #16]
  408c54:	str	w1, [x0, #4]
  408c58:	ldr	x0, [sp, #16]
  408c5c:	ldrb	w0, [x0]
  408c60:	cmp	w0, #0x0
  408c64:	b.eq	408c78 <ferror@plt+0x6cd8>  // b.none
  408c68:	ldr	x0, [sp, #40]
  408c6c:	ldrb	w0, [x0]
  408c70:	cmp	w0, #0x0
  408c74:	b.eq	408c9c <ferror@plt+0x6cfc>  // b.none
  408c78:	ldr	x0, [sp, #24]
  408c7c:	ldr	x0, [x0]
  408c80:	mov	x4, x0
  408c84:	ldr	x3, [sp, #16]
  408c88:	adrp	x0, 415000 <argp_failure@@Base+0x4bc4>
  408c8c:	add	x2, x0, #0x8b8
  408c90:	mov	w1, #0x0                   	// #0
  408c94:	mov	w0, #0x1                   	// #1
  408c98:	bl	401bc0 <error@plt>
  408c9c:	ldr	x0, [sp, #24]
  408ca0:	ldr	x0, [x0, #16]
  408ca4:	ldr	w1, [x0]
  408ca8:	ldr	x0, [sp, #24]
  408cac:	ldr	x0, [x0, #16]
  408cb0:	orr	w1, w1, #0x1
  408cb4:	str	w1, [x0]
  408cb8:	nop
  408cbc:	ldp	x29, x30, [sp], #48
  408cc0:	ret
  408cc4:	stp	x29, x30, [sp, #-64]!
  408cc8:	mov	x29, sp
  408ccc:	str	w0, [sp, #44]
  408cd0:	str	x1, [sp, #32]
  408cd4:	str	x2, [sp, #24]
  408cd8:	ldr	x0, [sp, #24]
  408cdc:	ldr	x0, [x0, #40]
  408ce0:	ldr	x0, [x0]
  408ce4:	str	x0, [sp, #56]
  408ce8:	ldr	w0, [sp, #44]
  408cec:	cmp	w0, #0x54
  408cf0:	b.ne	408d0c <ferror@plt+0x6d6c>  // b.any
  408cf4:	ldr	x1, [sp, #32]
  408cf8:	ldr	x0, [sp, #56]
  408cfc:	bl	408b58 <ferror@plt+0x6bb8>
  408d00:	nop
  408d04:	mov	w0, #0x0                   	// #0
  408d08:	b	408d10 <ferror@plt+0x6d70>
  408d0c:	mov	w0, #0x7                   	// #7
  408d10:	ldp	x29, x30, [sp], #64
  408d14:	ret
  408d18:	stp	x29, x30, [sp, #-64]!
  408d1c:	mov	x29, sp
  408d20:	str	x0, [sp, #40]
  408d24:	strb	w1, [sp, #39]
  408d28:	str	x2, [sp, #24]
  408d2c:	ldr	x0, [sp, #40]
  408d30:	ldr	x0, [x0]
  408d34:	str	x0, [sp, #56]
  408d38:	ldrb	w0, [sp, #39]
  408d3c:	cmp	w0, #0x54
  408d40:	b.ne	408d5c <ferror@plt+0x6dbc>  // b.any
  408d44:	ldr	x1, [sp, #24]
  408d48:	ldr	x0, [sp, #56]
  408d4c:	bl	408b58 <ferror@plt+0x6bb8>
  408d50:	nop
  408d54:	mov	w0, #0x1                   	// #1
  408d58:	b	408d60 <ferror@plt+0x6dc0>
  408d5c:	mov	w0, #0x0                   	// #0
  408d60:	ldp	x29, x30, [sp], #64
  408d64:	ret
  408d68:	stp	x29, x30, [sp, #-64]!
  408d6c:	mov	x29, sp
  408d70:	str	x0, [sp, #40]
  408d74:	str	w1, [sp, #36]
  408d78:	str	x2, [sp, #24]
  408d7c:	str	wzr, [sp, #60]
  408d80:	str	wzr, [sp, #56]
  408d84:	ldr	x0, [sp, #24]
  408d88:	ldr	x0, [x0]
  408d8c:	bl	403608 <ferror@plt+0x1668>
  408d90:	mov	x1, x0
  408d94:	ldr	x0, [sp, #40]
  408d98:	str	x1, [x0]
  408d9c:	b	409280 <ferror@plt+0x72e0>
  408da0:	ldr	w0, [sp, #56]
  408da4:	cmp	w0, #0x7
  408da8:	b.eq	408f24 <ferror@plt+0x6f84>  // b.none
  408dac:	ldr	w0, [sp, #56]
  408db0:	cmp	w0, #0x7
  408db4:	b.hi	408fec <ferror@plt+0x704c>  // b.pmore
  408db8:	ldr	w0, [sp, #56]
  408dbc:	cmp	w0, #0x6
  408dc0:	b.eq	408ef8 <ferror@plt+0x6f58>  // b.none
  408dc4:	ldr	w0, [sp, #56]
  408dc8:	cmp	w0, #0x6
  408dcc:	b.hi	408fec <ferror@plt+0x704c>  // b.pmore
  408dd0:	ldr	w0, [sp, #56]
  408dd4:	cmp	w0, #0x5
  408dd8:	b.eq	408ecc <ferror@plt+0x6f2c>  // b.none
  408ddc:	ldr	w0, [sp, #56]
  408de0:	cmp	w0, #0x5
  408de4:	b.hi	408fec <ferror@plt+0x704c>  // b.pmore
  408de8:	ldr	w0, [sp, #56]
  408dec:	cmp	w0, #0x4
  408df0:	b.eq	408ea0 <ferror@plt+0x6f00>  // b.none
  408df4:	ldr	w0, [sp, #56]
  408df8:	cmp	w0, #0x4
  408dfc:	b.hi	408fec <ferror@plt+0x704c>  // b.pmore
  408e00:	ldr	w0, [sp, #56]
  408e04:	cmp	w0, #0x3
  408e08:	b.eq	408e74 <ferror@plt+0x6ed4>  // b.none
  408e0c:	ldr	w0, [sp, #56]
  408e10:	cmp	w0, #0x3
  408e14:	b.hi	408fec <ferror@plt+0x704c>  // b.pmore
  408e18:	ldr	w0, [sp, #56]
  408e1c:	cmp	w0, #0x2
  408e20:	b.eq	408e48 <ferror@plt+0x6ea8>  // b.none
  408e24:	ldr	w0, [sp, #56]
  408e28:	cmp	w0, #0x2
  408e2c:	b.hi	408fec <ferror@plt+0x704c>  // b.pmore
  408e30:	ldr	w0, [sp, #56]
  408e34:	cmp	w0, #0x0
  408e38:	b.eq	408f50 <ferror@plt+0x6fb0>  // b.none
  408e3c:	ldr	w0, [sp, #56]
  408e40:	cmp	w0, #0x1
  408e44:	b	408fec <ferror@plt+0x704c>
  408e48:	ldr	x0, [sp, #40]
  408e4c:	ldr	x2, [x0]
  408e50:	ldrsw	x0, [sp, #60]
  408e54:	lsl	x0, x0, #3
  408e58:	ldr	x1, [sp, #24]
  408e5c:	add	x0, x1, x0
  408e60:	ldr	x0, [x0]
  408e64:	mov	x1, x0
  408e68:	mov	x0, x2
  408e6c:	bl	403940 <ferror@plt+0x19a0>
  408e70:	b	408fec <ferror@plt+0x704c>
  408e74:	ldr	x0, [sp, #40]
  408e78:	ldr	x2, [x0]
  408e7c:	ldrsw	x0, [sp, #60]
  408e80:	lsl	x0, x0, #3
  408e84:	ldr	x1, [sp, #24]
  408e88:	add	x0, x1, x0
  408e8c:	ldr	x0, [x0]
  408e90:	mov	x1, x0
  408e94:	mov	x0, x2
  408e98:	bl	403e2c <ferror@plt+0x1e8c>
  408e9c:	b	408fec <ferror@plt+0x704c>
  408ea0:	ldr	x0, [sp, #40]
  408ea4:	ldr	x2, [x0]
  408ea8:	ldrsw	x0, [sp, #60]
  408eac:	lsl	x0, x0, #3
  408eb0:	ldr	x1, [sp, #24]
  408eb4:	add	x0, x1, x0
  408eb8:	ldr	x0, [x0]
  408ebc:	mov	x1, x0
  408ec0:	mov	x0, x2
  408ec4:	bl	4037f8 <ferror@plt+0x1858>
  408ec8:	b	408fec <ferror@plt+0x704c>
  408ecc:	ldr	x0, [sp, #40]
  408ed0:	ldr	x2, [x0]
  408ed4:	ldrsw	x0, [sp, #60]
  408ed8:	lsl	x0, x0, #3
  408edc:	ldr	x1, [sp, #24]
  408ee0:	add	x0, x1, x0
  408ee4:	ldr	x0, [x0]
  408ee8:	mov	x1, x0
  408eec:	mov	x0, x2
  408ef0:	bl	4039e4 <ferror@plt+0x1a44>
  408ef4:	b	408fec <ferror@plt+0x704c>
  408ef8:	ldr	x0, [sp, #40]
  408efc:	ldr	x2, [x0]
  408f00:	ldrsw	x0, [sp, #60]
  408f04:	lsl	x0, x0, #3
  408f08:	ldr	x1, [sp, #24]
  408f0c:	add	x0, x1, x0
  408f10:	ldr	x0, [x0]
  408f14:	mov	x1, x0
  408f18:	mov	x0, x2
  408f1c:	bl	403ae0 <ferror@plt+0x1b40>
  408f20:	b	408fec <ferror@plt+0x704c>
  408f24:	ldr	x0, [sp, #40]
  408f28:	ldr	x2, [x0]
  408f2c:	ldrsw	x0, [sp, #60]
  408f30:	lsl	x0, x0, #3
  408f34:	ldr	x1, [sp, #24]
  408f38:	add	x0, x1, x0
  408f3c:	ldr	x0, [x0]
  408f40:	mov	x1, x0
  408f44:	mov	x0, x2
  408f48:	bl	408b58 <ferror@plt+0x6bb8>
  408f4c:	b	408fec <ferror@plt+0x704c>
  408f50:	mov	w0, #0x1                   	// #1
  408f54:	str	w0, [sp, #56]
  408f58:	ldrsw	x0, [sp, #60]
  408f5c:	lsl	x0, x0, #3
  408f60:	ldr	x1, [sp, #24]
  408f64:	add	x0, x1, x0
  408f68:	ldr	x2, [x0]
  408f6c:	adrp	x0, 415000 <argp_failure@@Base+0x4bc4>
  408f70:	add	x1, x0, #0x938
  408f74:	mov	x0, x2
  408f78:	bl	401d80 <strcmp@plt>
  408f7c:	cmp	w0, #0x0
  408f80:	b.ne	408f88 <ferror@plt+0x6fe8>  // b.any
  408f84:	b	409280 <ferror@plt+0x72e0>
  408f88:	ldrsw	x0, [sp, #60]
  408f8c:	lsl	x0, x0, #3
  408f90:	ldr	x1, [sp, #24]
  408f94:	add	x0, x1, x0
  408f98:	ldr	x2, [x0]
  408f9c:	adrp	x0, 415000 <argp_failure@@Base+0x4bc4>
  408fa0:	add	x1, x0, #0x940
  408fa4:	mov	x0, x2
  408fa8:	bl	401d80 <strcmp@plt>
  408fac:	cmp	w0, #0x0
  408fb0:	b.ne	408fe8 <ferror@plt+0x7048>  // b.any
  408fb4:	ldrsw	x0, [sp, #60]
  408fb8:	lsl	x0, x0, #3
  408fbc:	ldr	x1, [sp, #24]
  408fc0:	add	x0, x1, x0
  408fc4:	ldr	x0, [x0]
  408fc8:	mov	x3, x0
  408fcc:	adrp	x0, 415000 <argp_failure@@Base+0x4bc4>
  408fd0:	add	x2, x0, #0x948
  408fd4:	mov	w1, #0x0                   	// #0
  408fd8:	mov	w0, #0x0                   	// #0
  408fdc:	bl	401bc0 <error@plt>
  408fe0:	mov	w0, #0x0                   	// #0
  408fe4:	b	4093c8 <ferror@plt+0x7428>
  408fe8:	nop
  408fec:	ldr	w0, [sp, #56]
  408ff0:	cmp	w0, #0x1
  408ff4:	b.eq	409004 <ferror@plt+0x7064>  // b.none
  408ff8:	mov	w0, #0x1                   	// #1
  408ffc:	str	w0, [sp, #56]
  409000:	b	409280 <ferror@plt+0x72e0>
  409004:	ldrsw	x0, [sp, #60]
  409008:	lsl	x0, x0, #3
  40900c:	ldr	x1, [sp, #24]
  409010:	add	x0, x1, x0
  409014:	ldr	x2, [x0]
  409018:	adrp	x0, 415000 <argp_failure@@Base+0x4bc4>
  40901c:	add	x1, x0, #0x970
  409020:	mov	x0, x2
  409024:	bl	401d80 <strcmp@plt>
  409028:	cmp	w0, #0x0
  40902c:	b.ne	40903c <ferror@plt+0x709c>  // b.any
  409030:	mov	w0, #0x2                   	// #2
  409034:	str	w0, [sp, #56]
  409038:	b	409280 <ferror@plt+0x72e0>
  40903c:	ldrsw	x0, [sp, #60]
  409040:	lsl	x0, x0, #3
  409044:	ldr	x1, [sp, #24]
  409048:	add	x0, x1, x0
  40904c:	ldr	x2, [x0]
  409050:	adrp	x0, 415000 <argp_failure@@Base+0x4bc4>
  409054:	add	x1, x0, #0x980
  409058:	mov	x0, x2
  40905c:	bl	401d80 <strcmp@plt>
  409060:	cmp	w0, #0x0
  409064:	b.eq	409094 <ferror@plt+0x70f4>  // b.none
  409068:	ldrsw	x0, [sp, #60]
  40906c:	lsl	x0, x0, #3
  409070:	ldr	x1, [sp, #24]
  409074:	add	x0, x1, x0
  409078:	ldr	x2, [x0]
  40907c:	adrp	x0, 415000 <argp_failure@@Base+0x4bc4>
  409080:	add	x1, x0, #0x988
  409084:	mov	x0, x2
  409088:	bl	401d80 <strcmp@plt>
  40908c:	cmp	w0, #0x0
  409090:	b.ne	4090a0 <ferror@plt+0x7100>  // b.any
  409094:	mov	w0, #0x3                   	// #3
  409098:	str	w0, [sp, #56]
  40909c:	b	409280 <ferror@plt+0x72e0>
  4090a0:	ldrsw	x0, [sp, #60]
  4090a4:	lsl	x0, x0, #3
  4090a8:	ldr	x1, [sp, #24]
  4090ac:	add	x0, x1, x0
  4090b0:	ldr	x2, [x0]
  4090b4:	adrp	x0, 415000 <argp_failure@@Base+0x4bc4>
  4090b8:	add	x1, x0, #0x998
  4090bc:	mov	x0, x2
  4090c0:	bl	401d80 <strcmp@plt>
  4090c4:	cmp	w0, #0x0
  4090c8:	b.ne	4090d8 <ferror@plt+0x7138>  // b.any
  4090cc:	mov	w0, #0x4                   	// #4
  4090d0:	str	w0, [sp, #56]
  4090d4:	b	409280 <ferror@plt+0x72e0>
  4090d8:	ldrsw	x0, [sp, #60]
  4090dc:	lsl	x0, x0, #3
  4090e0:	ldr	x1, [sp, #24]
  4090e4:	add	x0, x1, x0
  4090e8:	ldr	x2, [x0]
  4090ec:	adrp	x0, 415000 <argp_failure@@Base+0x4bc4>
  4090f0:	add	x1, x0, #0x9a0
  4090f4:	mov	x0, x2
  4090f8:	bl	401d80 <strcmp@plt>
  4090fc:	cmp	w0, #0x0
  409100:	b.ne	409110 <ferror@plt+0x7170>  // b.any
  409104:	mov	w0, #0x6                   	// #6
  409108:	str	w0, [sp, #56]
  40910c:	b	409280 <ferror@plt+0x72e0>
  409110:	ldrsw	x0, [sp, #60]
  409114:	lsl	x0, x0, #3
  409118:	ldr	x1, [sp, #24]
  40911c:	add	x0, x1, x0
  409120:	ldr	x2, [x0]
  409124:	adrp	x0, 415000 <argp_failure@@Base+0x4bc4>
  409128:	add	x1, x0, #0x9a8
  40912c:	mov	x0, x2
  409130:	bl	401d80 <strcmp@plt>
  409134:	cmp	w0, #0x0
  409138:	b.ne	409148 <ferror@plt+0x71a8>  // b.any
  40913c:	mov	w0, #0x5                   	// #5
  409140:	str	w0, [sp, #56]
  409144:	b	409280 <ferror@plt+0x72e0>
  409148:	ldrsw	x0, [sp, #60]
  40914c:	lsl	x0, x0, #3
  409150:	ldr	x1, [sp, #24]
  409154:	add	x0, x1, x0
  409158:	ldr	x2, [x0]
  40915c:	adrp	x0, 415000 <argp_failure@@Base+0x4bc4>
  409160:	add	x1, x0, #0x9b0
  409164:	mov	x0, x2
  409168:	bl	401d80 <strcmp@plt>
  40916c:	cmp	w0, #0x0
  409170:	b.ne	409180 <ferror@plt+0x71e0>  // b.any
  409174:	mov	w0, #0x7                   	// #7
  409178:	str	w0, [sp, #56]
  40917c:	b	409280 <ferror@plt+0x72e0>
  409180:	ldrsw	x0, [sp, #60]
  409184:	lsl	x0, x0, #3
  409188:	ldr	x1, [sp, #24]
  40918c:	add	x0, x1, x0
  409190:	ldr	x2, [x0]
  409194:	adrp	x0, 415000 <argp_failure@@Base+0x4bc4>
  409198:	add	x1, x0, #0x9c0
  40919c:	mov	x0, x2
  4091a0:	bl	401d80 <strcmp@plt>
  4091a4:	cmp	w0, #0x0
  4091a8:	b.ne	4091c4 <ferror@plt+0x7224>  // b.any
  4091ac:	ldr	x0, [sp, #40]
  4091b0:	ldr	x0, [x0]
  4091b4:	mov	w2, #0x0                   	// #0
  4091b8:	mov	w1, #0x41                  	// #65
  4091bc:	bl	403c7c <ferror@plt+0x1cdc>
  4091c0:	b	409280 <ferror@plt+0x72e0>
  4091c4:	ldrsw	x0, [sp, #60]
  4091c8:	lsl	x0, x0, #3
  4091cc:	ldr	x1, [sp, #24]
  4091d0:	add	x0, x1, x0
  4091d4:	ldr	x2, [x0]
  4091d8:	adrp	x0, 415000 <argp_failure@@Base+0x4bc4>
  4091dc:	add	x1, x0, #0x9c8
  4091e0:	mov	x0, x2
  4091e4:	bl	401d80 <strcmp@plt>
  4091e8:	cmp	w0, #0x0
  4091ec:	b.ne	409208 <ferror@plt+0x7268>  // b.any
  4091f0:	ldr	x0, [sp, #40]
  4091f4:	ldr	x0, [x0]
  4091f8:	mov	w2, #0x1                   	// #1
  4091fc:	mov	w1, #0x1                   	// #1
  409200:	bl	403c7c <ferror@plt+0x1cdc>
  409204:	b	409280 <ferror@plt+0x72e0>
  409208:	ldrsw	x0, [sp, #60]
  40920c:	lsl	x0, x0, #3
  409210:	ldr	x1, [sp, #24]
  409214:	add	x0, x1, x0
  409218:	ldr	x0, [x0]
  40921c:	add	x1, sp, #0x30
  409220:	bl	402960 <ferror@plt+0x9c0>
  409224:	str	w0, [sp, #52]
  409228:	ldr	w1, [sp, #52]
  40922c:	mov	w0, #0xffffffb7            	// #-73
  409230:	and	w0, w1, w0
  409234:	cmp	w0, #0x0
  409238:	b.eq	409258 <ferror@plt+0x72b8>  // b.none
  40923c:	ldr	x0, [sp, #40]
  409240:	ldr	x0, [x0]
  409244:	ldr	w1, [sp, #48]
  409248:	mov	w2, w1
  40924c:	ldr	w1, [sp, #52]
  409250:	bl	403c7c <ferror@plt+0x1cdc>
  409254:	b	409280 <ferror@plt+0x72e0>
  409258:	ldr	x0, [sp, #40]
  40925c:	ldr	x2, [x0]
  409260:	ldrsw	x0, [sp, #60]
  409264:	lsl	x0, x0, #3
  409268:	ldr	x1, [sp, #24]
  40926c:	add	x0, x1, x0
  409270:	ldr	x0, [x0]
  409274:	mov	x1, x0
  409278:	mov	x0, x2
  40927c:	bl	403754 <ferror@plt+0x17b4>
  409280:	ldr	w0, [sp, #60]
  409284:	add	w0, w0, #0x1
  409288:	str	w0, [sp, #60]
  40928c:	ldr	w1, [sp, #60]
  409290:	ldr	w0, [sp, #36]
  409294:	cmp	w1, w0
  409298:	b.lt	408da0 <ferror@plt+0x6e00>  // b.tstop
  40929c:	ldr	w0, [sp, #56]
  4092a0:	cmp	w0, #0x7
  4092a4:	b.eq	4093a4 <ferror@plt+0x7404>  // b.none
  4092a8:	ldr	w0, [sp, #56]
  4092ac:	cmp	w0, #0x7
  4092b0:	b.hi	4093c4 <ferror@plt+0x7424>  // b.pmore
  4092b4:	ldr	w0, [sp, #56]
  4092b8:	cmp	w0, #0x6
  4092bc:	b.eq	409374 <ferror@plt+0x73d4>  // b.none
  4092c0:	ldr	w0, [sp, #56]
  4092c4:	cmp	w0, #0x6
  4092c8:	b.hi	4093c4 <ferror@plt+0x7424>  // b.pmore
  4092cc:	ldr	w0, [sp, #56]
  4092d0:	cmp	w0, #0x5
  4092d4:	b.eq	40938c <ferror@plt+0x73ec>  // b.none
  4092d8:	ldr	w0, [sp, #56]
  4092dc:	cmp	w0, #0x5
  4092e0:	b.hi	4093c4 <ferror@plt+0x7424>  // b.pmore
  4092e4:	ldr	w0, [sp, #56]
  4092e8:	cmp	w0, #0x4
  4092ec:	b.eq	40935c <ferror@plt+0x73bc>  // b.none
  4092f0:	ldr	w0, [sp, #56]
  4092f4:	cmp	w0, #0x4
  4092f8:	b.hi	4093c4 <ferror@plt+0x7424>  // b.pmore
  4092fc:	ldr	w0, [sp, #56]
  409300:	cmp	w0, #0x3
  409304:	b.eq	409344 <ferror@plt+0x73a4>  // b.none
  409308:	ldr	w0, [sp, #56]
  40930c:	cmp	w0, #0x3
  409310:	b.hi	4093c4 <ferror@plt+0x7424>  // b.pmore
  409314:	ldr	w0, [sp, #56]
  409318:	cmp	w0, #0x1
  40931c:	b.ls	4093bc <ferror@plt+0x741c>  // b.plast
  409320:	ldr	w0, [sp, #56]
  409324:	cmp	w0, #0x2
  409328:	b.ne	4093c4 <ferror@plt+0x7424>  // b.any
  40932c:	adrp	x0, 415000 <argp_failure@@Base+0x4bc4>
  409330:	add	x2, x0, #0x9d0
  409334:	mov	w1, #0x0                   	// #0
  409338:	mov	w0, #0x0                   	// #0
  40933c:	bl	401bc0 <error@plt>
  409340:	b	4093c4 <ferror@plt+0x7424>
  409344:	adrp	x0, 415000 <argp_failure@@Base+0x4bc4>
  409348:	add	x2, x0, #0x9f8
  40934c:	mov	w1, #0x0                   	// #0
  409350:	mov	w0, #0x0                   	// #0
  409354:	bl	401bc0 <error@plt>
  409358:	b	4093c4 <ferror@plt+0x7424>
  40935c:	adrp	x0, 415000 <argp_failure@@Base+0x4bc4>
  409360:	add	x2, x0, #0xa30
  409364:	mov	w1, #0x0                   	// #0
  409368:	mov	w0, #0x0                   	// #0
  40936c:	bl	401bc0 <error@plt>
  409370:	b	4093c4 <ferror@plt+0x7424>
  409374:	adrp	x0, 415000 <argp_failure@@Base+0x4bc4>
  409378:	add	x2, x0, #0xa58
  40937c:	mov	w1, #0x0                   	// #0
  409380:	mov	w0, #0x0                   	// #0
  409384:	bl	401bc0 <error@plt>
  409388:	b	4093c4 <ferror@plt+0x7424>
  40938c:	adrp	x0, 415000 <argp_failure@@Base+0x4bc4>
  409390:	add	x2, x0, #0xa80
  409394:	mov	w1, #0x0                   	// #0
  409398:	mov	w0, #0x0                   	// #0
  40939c:	bl	401bc0 <error@plt>
  4093a0:	b	4093c4 <ferror@plt+0x7424>
  4093a4:	adrp	x0, 415000 <argp_failure@@Base+0x4bc4>
  4093a8:	add	x2, x0, #0xaa8
  4093ac:	mov	w1, #0x0                   	// #0
  4093b0:	mov	w0, #0x0                   	// #0
  4093b4:	bl	401bc0 <error@plt>
  4093b8:	b	4093c4 <ferror@plt+0x7424>
  4093bc:	mov	w0, #0x1                   	// #1
  4093c0:	b	4093c8 <ferror@plt+0x7428>
  4093c4:	mov	w0, #0x0                   	// #0
  4093c8:	ldp	x29, x30, [sp], #64
  4093cc:	ret
  4093d0:	stp	x29, x30, [sp, #-64]!
  4093d4:	mov	x29, sp
  4093d8:	str	w0, [sp, #44]
  4093dc:	str	x1, [sp, #32]
  4093e0:	str	x2, [sp, #24]
  4093e4:	ldr	x0, [sp, #24]
  4093e8:	ldr	w0, [x0]
  4093ec:	and	w0, w0, #0x1
  4093f0:	cmp	w0, #0x0
  4093f4:	b.eq	409474 <ferror@plt+0x74d4>  // b.none
  4093f8:	str	wzr, [sp, #60]
  4093fc:	ldr	x0, [sp, #24]
  409400:	ldr	w1, [x0, #4]
  409404:	ldr	x0, [sp, #32]
  409408:	str	w1, [x0, #16]
  40940c:	ldr	x2, [sp, #32]
  409410:	mov	w1, #0x8943                	// #35139
  409414:	ldr	w0, [sp, #44]
  409418:	bl	40c508 <argp_usage@@Base+0x1364>
  40941c:	str	w0, [sp, #60]
  409420:	ldr	w0, [sp, #60]
  409424:	cmp	w0, #0x0
  409428:	b.ge	409444 <ferror@plt+0x74a4>  // b.tcont
  40942c:	bl	401f40 <__errno_location@plt>
  409430:	ldr	w1, [x0]
  409434:	adrp	x0, 415000 <argp_failure@@Base+0x4bc4>
  409438:	add	x2, x0, #0xad8
  40943c:	mov	w0, #0x0                   	// #0
  409440:	bl	401bc0 <error@plt>
  409444:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  409448:	add	x0, x0, #0x6a8
  40944c:	ldr	w0, [x0]
  409450:	cmp	w0, #0x0
  409454:	b.eq	409474 <ferror@plt+0x74d4>  // b.none
  409458:	ldr	x1, [sp, #32]
  40945c:	ldr	x0, [sp, #32]
  409460:	ldr	w0, [x0, #16]
  409464:	mov	w2, w0
  409468:	adrp	x0, 415000 <argp_failure@@Base+0x4bc4>
  40946c:	add	x0, x0, #0xaf0
  409470:	bl	401f20 <printf@plt>
  409474:	mov	w0, #0x0                   	// #0
  409478:	ldp	x29, x30, [sp], #64
  40947c:	ret
  409480:	stp	x29, x30, [sp, #-144]!
  409484:	mov	x29, sp
  409488:	str	x19, [sp, #16]
  40948c:	str	xzr, [sp, #104]
  409490:	mov	w2, #0x0                   	// #0
  409494:	mov	w1, #0x2                   	// #2
  409498:	mov	w0, #0x2                   	// #2
  40949c:	bl	401e30 <socket@plt>
  4094a0:	str	w0, [sp, #100]
  4094a4:	ldr	w0, [sp, #100]
  4094a8:	cmp	w0, #0x0
  4094ac:	b.ge	4094b8 <ferror@plt+0x7518>  // b.tcont
  4094b0:	mov	x0, #0x0                   	// #0
  4094b4:	b	409750 <ferror@plt+0x77b0>
  4094b8:	add	x0, sp, #0x48
  4094bc:	mov	x1, x0
  4094c0:	adrp	x0, 415000 <argp_failure@@Base+0x4bc4>
  4094c4:	add	x0, x0, #0x440
  4094c8:	bl	40b868 <argp_usage@@Base+0x6c4>
  4094cc:	str	x0, [sp, #88]
  4094d0:	ldr	x0, [sp, #88]
  4094d4:	cmp	x0, #0x0
  4094d8:	b.ne	4094e4 <ferror@plt+0x7544>  // b.any
  4094dc:	mov	x0, #0x0                   	// #0
  4094e0:	b	409750 <ferror@plt+0x77b0>
  4094e4:	str	xzr, [sp, #120]
  4094e8:	ldr	x0, [sp, #88]
  4094ec:	str	x0, [sp, #136]
  4094f0:	ldr	x0, [sp, #136]
  4094f4:	add	x3, x0, #0x1
  4094f8:	ldr	x0, [sp, #72]
  4094fc:	ldr	x2, [sp, #136]
  409500:	ldr	x1, [sp, #88]
  409504:	sub	x1, x2, x1
  409508:	sub	x0, x0, x1
  40950c:	mov	x2, x0
  409510:	mov	w1, #0x3a                  	// #58
  409514:	mov	x0, x3
  409518:	bl	401e70 <memchr@plt>
  40951c:	str	x0, [sp, #136]
  409520:	ldr	x0, [sp, #120]
  409524:	add	x0, x0, #0x1
  409528:	str	x0, [sp, #120]
  40952c:	ldr	x0, [sp, #136]
  409530:	cmp	x0, #0x0
  409534:	b.ne	4094f0 <ferror@plt+0x7550>  // b.any
  409538:	ldr	x0, [sp, #120]
  40953c:	lsl	x0, x0, #4
  409540:	bl	401c80 <malloc@plt>
  409544:	str	x0, [sp, #104]
  409548:	ldr	x0, [sp, #104]
  40954c:	cmp	x0, #0x0
  409550:	b.ne	409588 <ferror@plt+0x75e8>  // b.any
  409554:	bl	401f40 <__errno_location@plt>
  409558:	ldr	w0, [x0]
  40955c:	str	w0, [sp, #80]
  409560:	ldr	w0, [sp, #100]
  409564:	bl	401d40 <close@plt>
  409568:	ldr	x0, [sp, #88]
  40956c:	bl	401dd0 <free@plt>
  409570:	bl	401f40 <__errno_location@plt>
  409574:	mov	x1, x0
  409578:	ldr	w0, [sp, #80]
  40957c:	str	w0, [x1]
  409580:	mov	x0, #0x0                   	// #0
  409584:	b	409750 <ferror@plt+0x77b0>
  409588:	ldr	x0, [sp, #72]
  40958c:	mov	x2, x0
  409590:	mov	w1, #0x3a                  	// #58
  409594:	ldr	x0, [sp, #88]
  409598:	bl	401e70 <memchr@plt>
  40959c:	str	x0, [sp, #136]
  4095a0:	str	xzr, [sp, #128]
  4095a4:	b	409710 <ferror@plt+0x7770>
  4095a8:	ldr	x0, [sp, #136]
  4095ac:	sub	x0, x0, #0x1
  4095b0:	str	x0, [sp, #112]
  4095b4:	ldr	x0, [sp, #136]
  4095b8:	strb	wzr, [x0]
  4095bc:	b	4095cc <ferror@plt+0x762c>
  4095c0:	ldr	x0, [sp, #112]
  4095c4:	sub	x0, x0, #0x1
  4095c8:	str	x0, [sp, #112]
  4095cc:	ldr	x0, [sp, #112]
  4095d0:	ldrb	w0, [x0]
  4095d4:	cmp	w0, #0x20
  4095d8:	b.eq	4095ec <ferror@plt+0x764c>  // b.none
  4095dc:	ldr	x0, [sp, #112]
  4095e0:	ldrb	w0, [x0]
  4095e4:	cmp	w0, #0xa
  4095e8:	b.ne	4095c0 <ferror@plt+0x7620>  // b.any
  4095ec:	ldr	x0, [sp, #112]
  4095f0:	add	x2, x0, #0x1
  4095f4:	ldr	x0, [sp, #128]
  4095f8:	lsl	x0, x0, #4
  4095fc:	ldr	x1, [sp, #104]
  409600:	add	x19, x1, x0
  409604:	mov	x0, x2
  409608:	bl	401d20 <strdup@plt>
  40960c:	str	x0, [x19, #8]
  409610:	ldr	x0, [sp, #128]
  409614:	mov	w2, w0
  409618:	ldr	x0, [sp, #128]
  40961c:	lsl	x0, x0, #4
  409620:	ldr	x1, [sp, #104]
  409624:	add	x0, x1, x0
  409628:	add	w1, w2, #0x1
  40962c:	str	w1, [x0]
  409630:	ldr	x0, [sp, #128]
  409634:	lsl	x0, x0, #4
  409638:	ldr	x1, [sp, #104]
  40963c:	add	x0, x1, x0
  409640:	ldr	x1, [x0, #8]
  409644:	add	x0, sp, #0x20
  409648:	bl	401e50 <strcpy@plt>
  40964c:	mov	w0, #0xffffffff            	// #-1
  409650:	str	w0, [sp, #48]
  409654:	add	x0, sp, #0x20
  409658:	mov	x2, x0
  40965c:	mov	w1, #0x8933                	// #35123
  409660:	ldr	w0, [sp, #100]
  409664:	bl	40c508 <argp_usage@@Base+0x1364>
  409668:	cmp	w0, #0x0
  40966c:	b.lt	40968c <ferror@plt+0x76ec>  // b.tstop
  409670:	ldr	w2, [sp, #48]
  409674:	ldr	x0, [sp, #128]
  409678:	lsl	x0, x0, #4
  40967c:	ldr	x1, [sp, #104]
  409680:	add	x0, x1, x0
  409684:	mov	w1, w2
  409688:	str	w1, [x0]
  40968c:	ldr	x0, [sp, #128]
  409690:	lsl	x0, x0, #4
  409694:	ldr	x1, [sp, #104]
  409698:	add	x0, x1, x0
  40969c:	ldr	x0, [x0, #8]
  4096a0:	cmp	x0, #0x0
  4096a4:	b.ne	4096dc <ferror@plt+0x773c>  // b.any
  4096a8:	bl	401f40 <__errno_location@plt>
  4096ac:	ldr	w0, [x0]
  4096b0:	str	w0, [sp, #84]
  4096b4:	ldr	w0, [sp, #100]
  4096b8:	bl	401d40 <close@plt>
  4096bc:	ldr	x0, [sp, #88]
  4096c0:	bl	401dd0 <free@plt>
  4096c4:	bl	401f40 <__errno_location@plt>
  4096c8:	mov	x1, x0
  4096cc:	ldr	w0, [sp, #84]
  4096d0:	str	w0, [x1]
  4096d4:	mov	x0, #0x0                   	// #0
  4096d8:	b	409750 <ferror@plt+0x77b0>
  4096dc:	ldr	x0, [sp, #72]
  4096e0:	ldr	x2, [sp, #136]
  4096e4:	ldr	x1, [sp, #88]
  4096e8:	sub	x1, x2, x1
  4096ec:	sub	x0, x0, x1
  4096f0:	mov	x2, x0
  4096f4:	mov	w1, #0x3a                  	// #58
  4096f8:	ldr	x0, [sp, #136]
  4096fc:	bl	401e70 <memchr@plt>
  409700:	str	x0, [sp, #136]
  409704:	ldr	x0, [sp, #128]
  409708:	add	x0, x0, #0x1
  40970c:	str	x0, [sp, #128]
  409710:	ldr	x0, [sp, #136]
  409714:	cmp	x0, #0x0
  409718:	b.ne	4095a8 <ferror@plt+0x7608>  // b.any
  40971c:	ldr	x0, [sp, #128]
  409720:	lsl	x0, x0, #4
  409724:	ldr	x1, [sp, #104]
  409728:	add	x0, x1, x0
  40972c:	str	wzr, [x0]
  409730:	ldr	x0, [sp, #128]
  409734:	lsl	x0, x0, #4
  409738:	ldr	x1, [sp, #104]
  40973c:	add	x0, x1, x0
  409740:	str	xzr, [x0, #8]
  409744:	ldr	x0, [sp, #88]
  409748:	bl	401dd0 <free@plt>
  40974c:	ldr	x0, [sp, #104]
  409750:	ldr	x19, [sp, #16]
  409754:	ldp	x29, x30, [sp], #144
  409758:	ret
  40975c:	stp	x29, x30, [sp, #-48]!
  409760:	mov	x29, sp
  409764:	str	w0, [sp, #44]
  409768:	str	x1, [sp, #32]
  40976c:	str	x2, [sp, #24]
  409770:	ldr	w0, [sp, #44]
  409774:	cmp	w0, #0x3f
  409778:	b.eq	4097bc <ferror@plt+0x781c>  // b.none
  40977c:	ldr	w0, [sp, #44]
  409780:	cmp	w0, #0x3f
  409784:	b.gt	4098b8 <ferror@plt+0x7918>
  409788:	ldr	w0, [sp, #44]
  40978c:	cmn	w0, #0x2
  409790:	b.eq	4097f4 <ferror@plt+0x7854>  // b.none
  409794:	ldr	w0, [sp, #44]
  409798:	cmn	w0, #0x2
  40979c:	b.gt	4098b8 <ferror@plt+0x7918>
  4097a0:	ldr	w0, [sp, #44]
  4097a4:	cmn	w0, #0x4
  4097a8:	b.eq	409854 <ferror@plt+0x78b4>  // b.none
  4097ac:	ldr	w0, [sp, #44]
  4097b0:	cmn	w0, #0x3
  4097b4:	b.eq	4097d8 <ferror@plt+0x7838>  // b.none
  4097b8:	b	4098b8 <ferror@plt+0x7918>
  4097bc:	ldr	x0, [sp, #24]
  4097c0:	ldr	x0, [x0, #80]
  4097c4:	mov	w2, #0x27a                 	// #634
  4097c8:	mov	x1, x0
  4097cc:	ldr	x0, [sp, #24]
  4097d0:	bl	4101a8 <argp_state_help@@Base>
  4097d4:	b	4098c4 <ferror@plt+0x7924>
  4097d8:	ldr	x0, [sp, #24]
  4097dc:	ldr	x0, [x0, #80]
  4097e0:	mov	w2, #0x201                 	// #513
  4097e4:	mov	x1, x0
  4097e8:	ldr	x0, [sp, #24]
  4097ec:	bl	4101a8 <argp_state_help@@Base>
  4097f0:	b	4098c4 <ferror@plt+0x7924>
  4097f4:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  4097f8:	add	x0, x0, #0x500
  4097fc:	ldr	x1, [sp, #32]
  409800:	str	x1, [x0]
  409804:	ldr	x0, [sp, #32]
  409808:	bl	40b354 <argp_usage@@Base+0x1b0>
  40980c:	mov	x1, x0
  409810:	ldr	x0, [sp, #24]
  409814:	str	x1, [x0, #64]
  409818:	ldr	x0, [sp, #24]
  40981c:	ldr	x1, [x0, #64]
  409820:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  409824:	add	x0, x0, #0x518
  409828:	str	x1, [x0]
  40982c:	ldr	x0, [sp, #24]
  409830:	ldr	w0, [x0, #28]
  409834:	and	w0, w0, #0x3
  409838:	cmp	w0, #0x1
  40983c:	b.ne	4098c0 <ferror@plt+0x7920>  // b.any
  409840:	ldr	x0, [sp, #24]
  409844:	ldr	x0, [x0, #16]
  409848:	ldr	x1, [sp, #32]
  40984c:	str	x1, [x0]
  409850:	b	4098c0 <ferror@plt+0x7920>
  409854:	ldr	x0, [sp, #32]
  409858:	cmp	x0, #0x0
  40985c:	b.eq	409868 <ferror@plt+0x78c8>  // b.none
  409860:	ldr	x0, [sp, #32]
  409864:	b	409870 <ferror@plt+0x78d0>
  409868:	adrp	x0, 415000 <argp_failure@@Base+0x4bc4>
  40986c:	add	x0, x0, #0xcb8
  409870:	bl	401c60 <atoi@plt>
  409874:	mov	w1, w0
  409878:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  40987c:	add	x0, x0, #0x620
  409880:	str	w1, [x0]
  409884:	b	409890 <ferror@plt+0x78f0>
  409888:	mov	w0, #0x1                   	// #1
  40988c:	bl	401cd0 <sleep@plt>
  409890:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  409894:	add	x0, x0, #0x620
  409898:	ldr	w0, [x0]
  40989c:	sub	w2, w0, #0x1
  4098a0:	adrp	x1, 42b000 <argp_failure@@Base+0x1abc4>
  4098a4:	add	x1, x1, #0x620
  4098a8:	str	w2, [x1]
  4098ac:	cmp	w0, #0x0
  4098b0:	b.gt	409888 <ferror@plt+0x78e8>
  4098b4:	b	4098c4 <ferror@plt+0x7924>
  4098b8:	mov	w0, #0x7                   	// #7
  4098bc:	b	4098c8 <ferror@plt+0x7928>
  4098c0:	nop
  4098c4:	mov	w0, #0x0                   	// #0
  4098c8:	ldp	x29, x30, [sp], #48
  4098cc:	ret
  4098d0:	stp	x29, x30, [sp, #-48]!
  4098d4:	mov	x29, sp
  4098d8:	str	w0, [sp, #44]
  4098dc:	str	x1, [sp, #32]
  4098e0:	str	x2, [sp, #24]
  4098e4:	ldr	w0, [sp, #44]
  4098e8:	cmp	w0, #0x56
  4098ec:	b.ne	409998 <ferror@plt+0x79f8>  // b.any
  4098f0:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  4098f4:	add	x0, x0, #0x628
  4098f8:	ldr	x0, [x0]
  4098fc:	cmp	x0, #0x0
  409900:	b.eq	409924 <ferror@plt+0x7984>  // b.none
  409904:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  409908:	add	x0, x0, #0x628
  40990c:	ldr	x2, [x0]
  409910:	ldr	x0, [sp, #24]
  409914:	ldr	x0, [x0, #80]
  409918:	ldr	x1, [sp, #24]
  40991c:	blr	x2
  409920:	b	40997c <ferror@plt+0x79dc>
  409924:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  409928:	add	x0, x0, #0x6e0
  40992c:	ldr	x0, [x0]
  409930:	cmp	x0, #0x0
  409934:	b.eq	409964 <ferror@plt+0x79c4>  // b.none
  409938:	ldr	x0, [sp, #24]
  40993c:	ldr	x3, [x0, #80]
  409940:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  409944:	add	x0, x0, #0x6e0
  409948:	ldr	x0, [x0]
  40994c:	mov	x2, x0
  409950:	adrp	x0, 415000 <argp_failure@@Base+0x4bc4>
  409954:	add	x1, x0, #0xd80
  409958:	mov	x0, x3
  40995c:	bl	401f80 <fprintf@plt>
  409960:	b	40997c <ferror@plt+0x79dc>
  409964:	adrp	x0, 415000 <argp_failure@@Base+0x4bc4>
  409968:	add	x2, x0, #0xd88
  40996c:	adrp	x0, 415000 <argp_failure@@Base+0x4bc4>
  409970:	add	x1, x0, #0xdb0
  409974:	ldr	x0, [sp, #24]
  409978:	bl	4102d0 <argp_error@@Base>
  40997c:	ldr	x0, [sp, #24]
  409980:	ldr	w0, [x0, #28]
  409984:	and	w0, w0, #0x20
  409988:	cmp	w0, #0x0
  40998c:	b.ne	4099a0 <ferror@plt+0x7a00>  // b.any
  409990:	mov	w0, #0x0                   	// #0
  409994:	bl	401bb0 <exit@plt>
  409998:	mov	w0, #0x7                   	// #7
  40999c:	b	4099a8 <ferror@plt+0x7a08>
  4099a0:	nop
  4099a4:	mov	w0, #0x0                   	// #0
  4099a8:	ldp	x29, x30, [sp], #48
  4099ac:	ret
  4099b0:	stp	x29, x30, [sp, #-48]!
  4099b4:	mov	x29, sp
  4099b8:	str	x0, [sp, #24]
  4099bc:	str	x1, [sp, #16]
  4099c0:	ldr	x0, [sp, #24]
  4099c4:	str	x0, [sp, #40]
  4099c8:	b	409a10 <ferror@plt+0x7a70>
  4099cc:	ldr	x0, [sp, #16]
  4099d0:	cmp	x0, #0x0
  4099d4:	b.eq	409a04 <ferror@plt+0x7a64>  // b.none
  4099d8:	ldr	x0, [sp, #40]
  4099dc:	ldr	x0, [x0]
  4099e0:	ldr	x1, [sp, #16]
  4099e4:	bl	401d80 <strcmp@plt>
  4099e8:	cmp	w0, #0x0
  4099ec:	b.ne	409a04 <ferror@plt+0x7a64>  // b.any
  4099f0:	ldr	x1, [sp, #40]
  4099f4:	ldr	x0, [sp, #24]
  4099f8:	sub	x0, x1, x0
  4099fc:	asr	x0, x0, #5
  409a00:	b	409a44 <ferror@plt+0x7aa4>
  409a04:	ldr	x0, [sp, #40]
  409a08:	add	x0, x0, #0x20
  409a0c:	str	x0, [sp, #40]
  409a10:	ldr	x0, [sp, #40]
  409a14:	ldr	x0, [x0]
  409a18:	cmp	x0, #0x0
  409a1c:	b.ne	4099cc <ferror@plt+0x7a2c>  // b.any
  409a20:	ldr	x0, [sp, #16]
  409a24:	cmp	x0, #0x0
  409a28:	b.ne	409a40 <ferror@plt+0x7aa0>  // b.any
  409a2c:	ldr	x1, [sp, #40]
  409a30:	ldr	x0, [sp, #24]
  409a34:	sub	x0, x1, x0
  409a38:	asr	x0, x0, #5
  409a3c:	b	409a44 <ferror@plt+0x7aa4>
  409a40:	mov	w0, #0xffffffff            	// #-1
  409a44:	ldp	x29, x30, [sp], #48
  409a48:	ret
  409a4c:	stp	x29, x30, [sp, #-64]!
  409a50:	mov	x29, sp
  409a54:	str	x0, [sp, #40]
  409a58:	str	x1, [sp, #32]
  409a5c:	str	w2, [sp, #28]
  409a60:	str	x3, [sp, #16]
  409a64:	ldr	x0, [sp, #40]
  409a68:	ldr	x0, [x0]
  409a6c:	cmp	x0, #0x0
  409a70:	b.eq	409ae8 <ferror@plt+0x7b48>  // b.none
  409a74:	ldr	x0, [sp, #40]
  409a78:	ldr	x1, [x0, #64]
  409a7c:	ldr	x0, [sp, #32]
  409a80:	str	x1, [x0, #56]
  409a84:	ldr	x0, [sp, #40]
  409a88:	ldr	x1, [x0, #48]
  409a8c:	ldr	x0, [sp, #32]
  409a90:	str	x1, [x0, #40]
  409a94:	ldr	x0, [sp, #40]
  409a98:	ldr	x1, [x0, #56]
  409a9c:	ldr	x0, [sp, #32]
  409aa0:	str	x1, [x0, #48]
  409aa4:	ldr	x0, [sp, #40]
  409aa8:	ldr	w1, [x0, #24]
  409aac:	ldr	x0, [sp, #32]
  409ab0:	str	w1, [x0, #32]
  409ab4:	ldr	x0, [sp, #40]
  409ab8:	ldr	x3, [x0]
  409abc:	ldr	x2, [sp, #32]
  409ac0:	ldr	x1, [sp, #16]
  409ac4:	ldr	w0, [sp, #28]
  409ac8:	blr	x3
  409acc:	str	w0, [sp, #60]
  409ad0:	ldr	x0, [sp, #32]
  409ad4:	ldr	x1, [x0, #56]
  409ad8:	ldr	x0, [sp, #40]
  409adc:	str	x1, [x0, #64]
  409ae0:	ldr	w0, [sp, #60]
  409ae4:	b	409aec <ferror@plt+0x7b4c>
  409ae8:	mov	w0, #0x7                   	// #7
  409aec:	ldp	x29, x30, [sp], #64
  409af0:	ret
  409af4:	stp	x29, x30, [sp, #-96]!
  409af8:	mov	x29, sp
  409afc:	str	x0, [sp, #56]
  409b00:	str	x1, [sp, #48]
  409b04:	str	w2, [sp, #44]
  409b08:	str	x3, [sp, #32]
  409b0c:	str	x4, [sp, #24]
  409b10:	ldr	x0, [sp, #56]
  409b14:	ldr	x0, [x0]
  409b18:	str	x0, [sp, #88]
  409b1c:	ldr	x0, [sp, #56]
  409b20:	ldr	x0, [x0, #32]
  409b24:	str	x0, [sp, #80]
  409b28:	ldr	x0, [sp, #88]
  409b2c:	cmp	x0, #0x0
  409b30:	b.ne	409b44 <ferror@plt+0x7ba4>  // b.any
  409b34:	ldr	x0, [sp, #56]
  409b38:	ldr	x0, [x0, #8]
  409b3c:	cmp	x0, #0x0
  409b40:	b.eq	409e50 <ferror@plt+0x7eb0>  // b.none
  409b44:	ldr	x0, [sp, #88]
  409b48:	cmp	x0, #0x0
  409b4c:	b.eq	409d70 <ferror@plt+0x7dd0>  // b.none
  409b50:	ldr	x0, [sp, #88]
  409b54:	str	x0, [sp, #72]
  409b58:	b	409d60 <ferror@plt+0x7dc0>
  409b5c:	ldr	x0, [sp, #72]
  409b60:	ldr	w0, [x0, #24]
  409b64:	and	w0, w0, #0x4
  409b68:	cmp	w0, #0x0
  409b6c:	b.ne	409b78 <ferror@plt+0x7bd8>  // b.any
  409b70:	ldr	x0, [sp, #72]
  409b74:	str	x0, [sp, #88]
  409b78:	ldr	x0, [sp, #88]
  409b7c:	ldr	w0, [x0, #24]
  409b80:	and	w0, w0, #0x8
  409b84:	cmp	w0, #0x0
  409b88:	b.ne	409d54 <ferror@plt+0x7db4>  // b.any
  409b8c:	ldr	x0, [sp, #72]
  409b90:	bl	40b1d8 <argp_usage@@Base+0x34>
  409b94:	cmp	w0, #0x0
  409b98:	b.eq	409c28 <ferror@plt+0x7c88>  // b.none
  409b9c:	ldr	x0, [sp, #72]
  409ba0:	ldr	w3, [x0, #8]
  409ba4:	ldr	x0, [sp, #24]
  409ba8:	ldr	x0, [x0, #8]
  409bac:	add	x2, x0, #0x1
  409bb0:	ldr	x1, [sp, #24]
  409bb4:	str	x2, [x1, #8]
  409bb8:	and	w1, w3, #0xff
  409bbc:	strb	w1, [x0]
  409bc0:	ldr	x0, [sp, #88]
  409bc4:	ldr	x0, [x0, #16]
  409bc8:	cmp	x0, #0x0
  409bcc:	b.eq	409c1c <ferror@plt+0x7c7c>  // b.none
  409bd0:	ldr	x0, [sp, #24]
  409bd4:	ldr	x0, [x0, #8]
  409bd8:	add	x2, x0, #0x1
  409bdc:	ldr	x1, [sp, #24]
  409be0:	str	x2, [x1, #8]
  409be4:	mov	w1, #0x3a                  	// #58
  409be8:	strb	w1, [x0]
  409bec:	ldr	x0, [sp, #88]
  409bf0:	ldr	w0, [x0, #24]
  409bf4:	and	w0, w0, #0x1
  409bf8:	cmp	w0, #0x0
  409bfc:	b.eq	409c1c <ferror@plt+0x7c7c>  // b.none
  409c00:	ldr	x0, [sp, #24]
  409c04:	ldr	x0, [x0, #8]
  409c08:	add	x2, x0, #0x1
  409c0c:	ldr	x1, [sp, #24]
  409c10:	str	x2, [x1, #8]
  409c14:	mov	w1, #0x3a                  	// #58
  409c18:	strb	w1, [x0]
  409c1c:	ldr	x0, [sp, #24]
  409c20:	ldr	x0, [x0, #8]
  409c24:	strb	wzr, [x0]
  409c28:	ldr	x0, [sp, #72]
  409c2c:	ldr	x0, [x0]
  409c30:	cmp	x0, #0x0
  409c34:	b.eq	409d54 <ferror@plt+0x7db4>  // b.none
  409c38:	ldr	x0, [sp, #24]
  409c3c:	ldr	x0, [x0]
  409c40:	ldr	x2, [x0, #16]
  409c44:	ldr	x0, [sp, #72]
  409c48:	ldr	x0, [x0]
  409c4c:	mov	x1, x0
  409c50:	mov	x0, x2
  409c54:	bl	4099b0 <ferror@plt+0x7a10>
  409c58:	cmp	w0, #0x0
  409c5c:	b.ge	409d54 <ferror@plt+0x7db4>  // b.tcont
  409c60:	ldr	x0, [sp, #24]
  409c64:	ldr	x0, [x0, #16]
  409c68:	ldr	x1, [sp, #72]
  409c6c:	ldr	x1, [x1]
  409c70:	str	x1, [x0]
  409c74:	ldr	x0, [sp, #88]
  409c78:	ldr	x0, [x0, #16]
  409c7c:	cmp	x0, #0x0
  409c80:	b.eq	409ca8 <ferror@plt+0x7d08>  // b.none
  409c84:	ldr	x0, [sp, #88]
  409c88:	ldr	w0, [x0, #24]
  409c8c:	and	w0, w0, #0x1
  409c90:	cmp	w0, #0x0
  409c94:	b.eq	409ca0 <ferror@plt+0x7d00>  // b.none
  409c98:	mov	w0, #0x2                   	// #2
  409c9c:	b	409cac <ferror@plt+0x7d0c>
  409ca0:	mov	w0, #0x1                   	// #1
  409ca4:	b	409cac <ferror@plt+0x7d0c>
  409ca8:	mov	w0, #0x0                   	// #0
  409cac:	ldr	x1, [sp, #24]
  409cb0:	ldr	x1, [x1, #16]
  409cb4:	str	w0, [x1, #8]
  409cb8:	ldr	x0, [sp, #24]
  409cbc:	ldr	x0, [x0, #16]
  409cc0:	str	xzr, [x0, #16]
  409cc4:	ldr	x0, [sp, #72]
  409cc8:	ldr	w0, [x0, #8]
  409ccc:	cmp	w0, #0x0
  409cd0:	b.eq	409ce4 <ferror@plt+0x7d44>  // b.none
  409cd4:	ldr	x0, [sp, #72]
  409cd8:	ldr	w0, [x0, #8]
  409cdc:	and	w0, w0, #0xffffff
  409ce0:	b	409cf0 <ferror@plt+0x7d50>
  409ce4:	ldr	x0, [sp, #88]
  409ce8:	ldr	w0, [x0, #8]
  409cec:	and	w0, w0, #0xffffff
  409cf0:	ldr	x1, [sp, #24]
  409cf4:	ldr	x1, [x1]
  409cf8:	ldr	x1, [x1, #80]
  409cfc:	ldr	x2, [sp, #32]
  409d00:	sub	x1, x2, x1
  409d04:	asr	x2, x1, #3
  409d08:	mov	x1, #0x8e39                	// #36409
  409d0c:	movk	x1, #0x38e3, lsl #16
  409d10:	movk	x1, #0xe38e, lsl #32
  409d14:	movk	x1, #0x8e38, lsl #48
  409d18:	mul	x1, x2, x1
  409d1c:	add	w1, w1, #0x1
  409d20:	lsl	w1, w1, #24
  409d24:	add	w1, w0, w1
  409d28:	ldr	x0, [sp, #24]
  409d2c:	ldr	x0, [x0, #16]
  409d30:	str	w1, [x0, #24]
  409d34:	ldr	x0, [sp, #24]
  409d38:	ldr	x0, [x0, #16]
  409d3c:	add	x1, x0, #0x20
  409d40:	ldr	x0, [sp, #24]
  409d44:	str	x1, [x0, #16]
  409d48:	ldr	x0, [sp, #24]
  409d4c:	ldr	x0, [x0, #16]
  409d50:	str	xzr, [x0]
  409d54:	ldr	x0, [sp, #72]
  409d58:	add	x0, x0, #0x30
  409d5c:	str	x0, [sp, #72]
  409d60:	ldr	x0, [sp, #72]
  409d64:	bl	40b25c <argp_usage@@Base+0xb8>
  409d68:	cmp	w0, #0x0
  409d6c:	b.eq	409b5c <ferror@plt+0x7bbc>  // b.none
  409d70:	ldr	x0, [sp, #56]
  409d74:	ldr	x1, [x0, #8]
  409d78:	ldr	x0, [sp, #32]
  409d7c:	str	x1, [x0]
  409d80:	ldr	x0, [sp, #32]
  409d84:	ldr	x1, [sp, #56]
  409d88:	str	x1, [x0, #8]
  409d8c:	ldr	x0, [sp, #24]
  409d90:	ldr	x1, [x0, #8]
  409d94:	ldr	x0, [sp, #32]
  409d98:	str	x1, [x0, #16]
  409d9c:	ldr	x0, [sp, #32]
  409da0:	str	wzr, [x0, #24]
  409da4:	ldr	x0, [sp, #32]
  409da8:	ldr	x1, [sp, #48]
  409dac:	str	x1, [x0, #32]
  409db0:	ldr	x0, [sp, #32]
  409db4:	ldr	w1, [sp, #44]
  409db8:	str	w1, [x0, #40]
  409dbc:	ldr	x0, [sp, #32]
  409dc0:	str	xzr, [x0, #48]
  409dc4:	ldr	x0, [sp, #32]
  409dc8:	str	xzr, [x0, #64]
  409dcc:	ldr	x0, [sp, #32]
  409dd0:	str	xzr, [x0, #56]
  409dd4:	ldr	x0, [sp, #80]
  409dd8:	cmp	x0, #0x0
  409ddc:	b.eq	409e3c <ferror@plt+0x7e9c>  // b.none
  409de0:	str	wzr, [sp, #68]
  409de4:	b	409df4 <ferror@plt+0x7e54>
  409de8:	ldr	w0, [sp, #68]
  409dec:	add	w0, w0, #0x1
  409df0:	str	w0, [sp, #68]
  409df4:	ldr	w0, [sp, #68]
  409df8:	lsl	x0, x0, #5
  409dfc:	ldr	x1, [sp, #80]
  409e00:	add	x0, x1, x0
  409e04:	ldr	x0, [x0]
  409e08:	cmp	x0, #0x0
  409e0c:	b.ne	409de8 <ferror@plt+0x7e48>  // b.any
  409e10:	ldr	x0, [sp, #24]
  409e14:	ldr	x1, [x0, #24]
  409e18:	ldr	x0, [sp, #32]
  409e1c:	str	x1, [x0, #56]
  409e20:	ldr	x0, [sp, #24]
  409e24:	ldr	x1, [x0, #24]
  409e28:	ldr	w0, [sp, #68]
  409e2c:	lsl	x0, x0, #3
  409e30:	add	x1, x1, x0
  409e34:	ldr	x0, [sp, #24]
  409e38:	str	x1, [x0, #24]
  409e3c:	ldr	x0, [sp, #32]
  409e40:	add	x1, x0, #0x48
  409e44:	str	x1, [sp, #32]
  409e48:	str	x0, [sp, #48]
  409e4c:	b	409e54 <ferror@plt+0x7eb4>
  409e50:	str	xzr, [sp, #48]
  409e54:	ldr	x0, [sp, #80]
  409e58:	cmp	x0, #0x0
  409e5c:	b.eq	409eb0 <ferror@plt+0x7f10>  // b.none
  409e60:	str	wzr, [sp, #64]
  409e64:	b	409ea0 <ferror@plt+0x7f00>
  409e68:	ldr	x0, [sp, #80]
  409e6c:	add	x1, x0, #0x20
  409e70:	str	x1, [sp, #80]
  409e74:	ldr	x5, [x0]
  409e78:	ldr	w0, [sp, #64]
  409e7c:	add	w1, w0, #0x1
  409e80:	str	w1, [sp, #64]
  409e84:	ldr	x4, [sp, #24]
  409e88:	ldr	x3, [sp, #32]
  409e8c:	mov	w2, w0
  409e90:	ldr	x1, [sp, #48]
  409e94:	mov	x0, x5
  409e98:	bl	409af4 <ferror@plt+0x7b54>
  409e9c:	str	x0, [sp, #32]
  409ea0:	ldr	x0, [sp, #80]
  409ea4:	ldr	x0, [x0]
  409ea8:	cmp	x0, #0x0
  409eac:	b.ne	409e68 <ferror@plt+0x7ec8>  // b.any
  409eb0:	ldr	x0, [sp, #32]
  409eb4:	ldp	x29, x30, [sp], #96
  409eb8:	ret
  409ebc:	stp	x29, x30, [sp, #-80]!
  409ec0:	mov	x29, sp
  409ec4:	str	x0, [sp, #40]
  409ec8:	str	x1, [sp, #32]
  409ecc:	str	w2, [sp, #28]
  409ed0:	ldr	x0, [sp, #40]
  409ed4:	str	x0, [sp, #48]
  409ed8:	ldr	x0, [sp, #40]
  409edc:	ldr	x0, [x0, #8]
  409ee0:	str	x0, [sp, #56]
  409ee4:	ldr	x0, [sp, #40]
  409ee8:	ldr	x0, [x0, #16]
  409eec:	str	x0, [sp, #64]
  409ef0:	ldr	x0, [sp, #40]
  409ef4:	ldr	x0, [x0, #96]
  409ef8:	str	x0, [sp, #72]
  409efc:	ldr	w0, [sp, #28]
  409f00:	and	w0, w0, #0x8
  409f04:	cmp	w0, #0x0
  409f08:	b.eq	409f24 <ferror@plt+0x7f84>  // b.none
  409f0c:	ldr	x0, [sp, #56]
  409f10:	add	x1, x0, #0x1
  409f14:	str	x1, [sp, #56]
  409f18:	mov	w1, #0x2d                  	// #45
  409f1c:	strb	w1, [x0]
  409f20:	b	409f48 <ferror@plt+0x7fa8>
  409f24:	ldr	w0, [sp, #28]
  409f28:	and	w0, w0, #0x4
  409f2c:	cmp	w0, #0x0
  409f30:	b.eq	409f48 <ferror@plt+0x7fa8>  // b.none
  409f34:	ldr	x0, [sp, #56]
  409f38:	add	x1, x0, #0x1
  409f3c:	str	x1, [sp, #56]
  409f40:	mov	w1, #0x2b                  	// #43
  409f44:	strb	w1, [x0]
  409f48:	ldr	x0, [sp, #56]
  409f4c:	strb	wzr, [x0]
  409f50:	ldr	x0, [sp, #64]
  409f54:	str	xzr, [x0]
  409f58:	ldr	x0, [sp, #40]
  409f5c:	ldr	x1, [sp, #32]
  409f60:	str	x1, [x0]
  409f64:	ldr	x0, [sp, #32]
  409f68:	cmp	x0, #0x0
  409f6c:	b.eq	409fa4 <ferror@plt+0x8004>  // b.none
  409f70:	ldr	x0, [sp, #40]
  409f74:	ldr	x0, [x0, #80]
  409f78:	add	x1, sp, #0x30
  409f7c:	mov	x4, x1
  409f80:	mov	x3, x0
  409f84:	mov	w2, #0x0                   	// #0
  409f88:	mov	x1, #0x0                   	// #0
  409f8c:	ldr	x0, [sp, #32]
  409f90:	bl	409af4 <ferror@plt+0x7b54>
  409f94:	mov	x1, x0
  409f98:	ldr	x0, [sp, #40]
  409f9c:	str	x1, [x0, #88]
  409fa0:	b	409fb4 <ferror@plt+0x8014>
  409fa4:	ldr	x0, [sp, #40]
  409fa8:	ldr	x1, [x0, #80]
  409fac:	ldr	x0, [sp, #40]
  409fb0:	str	x1, [x0, #88]
  409fb4:	nop
  409fb8:	ldp	x29, x30, [sp], #80
  409fbc:	ret
  409fc0:	stp	x29, x30, [sp, #-64]!
  409fc4:	mov	x29, sp
  409fc8:	str	x0, [sp, #24]
  409fcc:	str	x1, [sp, #16]
  409fd0:	ldr	x0, [sp, #24]
  409fd4:	ldr	x0, [x0, #32]
  409fd8:	str	x0, [sp, #56]
  409fdc:	ldr	x0, [sp, #24]
  409fe0:	ldr	x0, [x0]
  409fe4:	str	x0, [sp, #48]
  409fe8:	ldr	x0, [sp, #48]
  409fec:	cmp	x0, #0x0
  409ff0:	b.ne	40a004 <ferror@plt+0x8064>  // b.any
  409ff4:	ldr	x0, [sp, #24]
  409ff8:	ldr	x0, [x0, #8]
  409ffc:	cmp	x0, #0x0
  40a000:	b.eq	40a090 <ferror@plt+0x80f0>  // b.none
  40a004:	ldr	x0, [sp, #16]
  40a008:	ldr	x0, [x0, #16]
  40a00c:	add	x1, x0, #0x1
  40a010:	ldr	x0, [sp, #16]
  40a014:	str	x1, [x0, #16]
  40a018:	ldr	x0, [sp, #48]
  40a01c:	cmp	x0, #0x0
  40a020:	b.eq	40a090 <ferror@plt+0x80f0>  // b.none
  40a024:	str	wzr, [sp, #44]
  40a028:	b	40a038 <ferror@plt+0x8098>
  40a02c:	ldr	w0, [sp, #44]
  40a030:	add	w0, w0, #0x1
  40a034:	str	w0, [sp, #44]
  40a038:	ldr	x0, [sp, #48]
  40a03c:	add	x1, x0, #0x30
  40a040:	str	x1, [sp, #48]
  40a044:	bl	40b25c <argp_usage@@Base+0xb8>
  40a048:	cmp	w0, #0x0
  40a04c:	b.eq	40a02c <ferror@plt+0x808c>  // b.none
  40a050:	ldr	x0, [sp, #16]
  40a054:	ldr	x2, [x0]
  40a058:	ldr	w1, [sp, #44]
  40a05c:	mov	w0, w1
  40a060:	lsl	w0, w0, #1
  40a064:	add	w0, w0, w1
  40a068:	sxtw	x0, w0
  40a06c:	add	x1, x2, x0
  40a070:	ldr	x0, [sp, #16]
  40a074:	str	x1, [x0]
  40a078:	ldr	x0, [sp, #16]
  40a07c:	ldr	x1, [x0, #8]
  40a080:	ldrsw	x0, [sp, #44]
  40a084:	add	x1, x1, x0
  40a088:	ldr	x0, [sp, #16]
  40a08c:	str	x1, [x0, #8]
  40a090:	ldr	x0, [sp, #56]
  40a094:	cmp	x0, #0x0
  40a098:	b.eq	40a0dc <ferror@plt+0x813c>  // b.none
  40a09c:	b	40a0cc <ferror@plt+0x812c>
  40a0a0:	ldr	x0, [sp, #56]
  40a0a4:	add	x1, x0, #0x20
  40a0a8:	str	x1, [sp, #56]
  40a0ac:	ldr	x0, [x0]
  40a0b0:	ldr	x1, [sp, #16]
  40a0b4:	bl	409fc0 <ferror@plt+0x8020>
  40a0b8:	ldr	x0, [sp, #16]
  40a0bc:	ldr	x0, [x0, #24]
  40a0c0:	add	x1, x0, #0x1
  40a0c4:	ldr	x0, [sp, #16]
  40a0c8:	str	x1, [x0, #24]
  40a0cc:	ldr	x0, [sp, #56]
  40a0d0:	ldr	x0, [x0]
  40a0d4:	cmp	x0, #0x0
  40a0d8:	b.ne	40a0a0 <ferror@plt+0x8100>  // b.any
  40a0dc:	nop
  40a0e0:	ldp	x29, x30, [sp], #64
  40a0e4:	ret
  40a0e8:	stp	x29, x30, [sp, #-240]!
  40a0ec:	mov	x29, sp
  40a0f0:	str	x0, [sp, #56]
  40a0f4:	str	x1, [sp, #48]
  40a0f8:	str	w2, [sp, #44]
  40a0fc:	str	x3, [sp, #32]
  40a100:	str	w4, [sp, #40]
  40a104:	str	x5, [sp, #24]
  40a108:	str	wzr, [sp, #236]
  40a10c:	stp	xzr, xzr, [sp, #64]
  40a110:	stp	xzr, xzr, [sp, #80]
  40a114:	stp	xzr, xzr, [sp, #96]
  40a118:	str	xzr, [sp, #112]
  40a11c:	mov	w0, #0x1                   	// #1
  40a120:	str	w0, [sp, #64]
  40a124:	mov	w0, #0x1                   	// #1
  40a128:	str	w0, [sp, #68]
  40a12c:	ldr	w0, [sp, #40]
  40a130:	and	w0, w0, #0x4
  40a134:	cmp	w0, #0x0
  40a138:	cset	w0, eq  // eq = none
  40a13c:	and	w0, w0, #0xff
  40a140:	and	x0, x0, #0xff
  40a144:	str	x0, [sp, #120]
  40a148:	str	xzr, [sp, #128]
  40a14c:	str	xzr, [sp, #136]
  40a150:	str	xzr, [sp, #144]
  40a154:	ldr	x0, [sp, #48]
  40a158:	cmp	x0, #0x0
  40a15c:	b.eq	40a170 <ferror@plt+0x81d0>  // b.none
  40a160:	add	x0, sp, #0x78
  40a164:	mov	x1, x0
  40a168:	ldr	x0, [sp, #48]
  40a16c:	bl	409fc0 <ferror@plt+0x8020>
  40a170:	ldr	x0, [sp, #136]
  40a174:	add	x1, x0, #0x1
  40a178:	mov	x0, x1
  40a17c:	lsl	x0, x0, #3
  40a180:	add	x0, x0, x1
  40a184:	lsl	x0, x0, #3
  40a188:	str	x0, [sp, #216]
  40a18c:	ldr	x0, [sp, #144]
  40a190:	lsl	x0, x0, #3
  40a194:	str	x0, [sp, #208]
  40a198:	ldr	x0, [sp, #128]
  40a19c:	add	x0, x0, #0x1
  40a1a0:	lsl	x0, x0, #5
  40a1a4:	str	x0, [sp, #200]
  40a1a8:	ldr	x0, [sp, #120]
  40a1ac:	add	x0, x0, #0x1
  40a1b0:	str	x0, [sp, #192]
  40a1b4:	ldr	x0, [sp, #216]
  40a1b8:	str	x0, [sp, #184]
  40a1bc:	ldr	x1, [sp, #184]
  40a1c0:	ldr	x0, [sp, #208]
  40a1c4:	add	x0, x1, x0
  40a1c8:	add	x0, x0, #0x7
  40a1cc:	and	x0, x0, #0xfffffffffffffff8
  40a1d0:	str	x0, [sp, #176]
  40a1d4:	ldr	x1, [sp, #176]
  40a1d8:	ldr	x0, [sp, #200]
  40a1dc:	add	x0, x1, x0
  40a1e0:	str	x0, [sp, #168]
  40a1e4:	ldr	x1, [sp, #168]
  40a1e8:	ldr	x0, [sp, #192]
  40a1ec:	add	x0, x1, x0
  40a1f0:	str	x0, [sp, #160]
  40a1f4:	ldr	x0, [sp, #160]
  40a1f8:	bl	401c80 <malloc@plt>
  40a1fc:	mov	x1, x0
  40a200:	ldr	x0, [sp, #56]
  40a204:	str	x1, [x0, #208]
  40a208:	ldr	x0, [sp, #56]
  40a20c:	ldr	x0, [x0, #208]
  40a210:	cmp	x0, #0x0
  40a214:	b.ne	40a220 <ferror@plt+0x8280>  // b.any
  40a218:	mov	w0, #0xc                   	// #12
  40a21c:	b	40a560 <ferror@plt+0x85c0>
  40a220:	ldr	x0, [sp, #56]
  40a224:	ldr	x0, [x0, #208]
  40a228:	str	x0, [sp, #152]
  40a22c:	ldr	x0, [sp, #56]
  40a230:	ldr	x1, [x0, #208]
  40a234:	ldr	x0, [sp, #56]
  40a238:	str	x1, [x0, #80]
  40a23c:	ldr	x1, [sp, #152]
  40a240:	ldr	x0, [sp, #184]
  40a244:	add	x1, x1, x0
  40a248:	ldr	x0, [sp, #56]
  40a24c:	str	x1, [x0, #96]
  40a250:	ldr	x1, [sp, #152]
  40a254:	ldr	x0, [sp, #176]
  40a258:	add	x1, x1, x0
  40a25c:	ldr	x0, [sp, #56]
  40a260:	str	x1, [x0, #16]
  40a264:	ldr	x1, [sp, #152]
  40a268:	ldr	x0, [sp, #168]
  40a26c:	add	x1, x1, x0
  40a270:	ldr	x0, [sp, #56]
  40a274:	str	x1, [x0, #8]
  40a278:	ldr	x0, [sp, #56]
  40a27c:	add	x0, x0, #0x18
  40a280:	mov	x1, x0
  40a284:	add	x0, sp, #0x40
  40a288:	ldp	x2, x3, [x0]
  40a28c:	stp	x2, x3, [x1]
  40a290:	ldp	x2, x3, [x0, #16]
  40a294:	stp	x2, x3, [x1, #16]
  40a298:	ldp	x2, x3, [x0, #32]
  40a29c:	stp	x2, x3, [x1, #32]
  40a2a0:	ldr	x0, [x0, #48]
  40a2a4:	str	x0, [x1, #48]
  40a2a8:	ldr	x0, [sp, #56]
  40a2ac:	ldr	x0, [x0, #96]
  40a2b0:	ldr	x2, [sp, #208]
  40a2b4:	mov	w1, #0x0                   	// #0
  40a2b8:	bl	401cc0 <memset@plt>
  40a2bc:	ldr	w2, [sp, #40]
  40a2c0:	ldr	x1, [sp, #48]
  40a2c4:	ldr	x0, [sp, #56]
  40a2c8:	bl	409ebc <ferror@plt+0x7f1c>
  40a2cc:	ldr	x0, [sp, #56]
  40a2d0:	add	x0, x0, #0x70
  40a2d4:	mov	x2, #0x60                  	// #96
  40a2d8:	mov	w1, #0x0                   	// #0
  40a2dc:	bl	401cc0 <memset@plt>
  40a2e0:	ldr	x0, [sp, #56]
  40a2e4:	ldr	x1, [x0]
  40a2e8:	ldr	x0, [sp, #56]
  40a2ec:	str	x1, [x0, #112]
  40a2f0:	ldr	x0, [sp, #56]
  40a2f4:	ldr	w1, [sp, #44]
  40a2f8:	str	w1, [x0, #120]
  40a2fc:	ldr	x0, [sp, #56]
  40a300:	ldr	x1, [sp, #32]
  40a304:	str	x1, [x0, #128]
  40a308:	ldr	w1, [sp, #40]
  40a30c:	ldr	x0, [sp, #56]
  40a310:	str	w1, [x0, #140]
  40a314:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  40a318:	add	x0, x0, #0x508
  40a31c:	ldr	x1, [x0]
  40a320:	ldr	x0, [sp, #56]
  40a324:	str	x1, [x0, #184]
  40a328:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  40a32c:	add	x0, x0, #0x510
  40a330:	ldr	x1, [x0]
  40a334:	ldr	x0, [sp, #56]
  40a338:	str	x1, [x0, #192]
  40a33c:	ldr	x0, [sp, #56]
  40a340:	str	wzr, [x0, #136]
  40a344:	ldr	x0, [sp, #56]
  40a348:	ldr	x1, [sp, #56]
  40a34c:	str	x1, [x0, #200]
  40a350:	ldr	x0, [sp, #56]
  40a354:	mov	w1, #0x1                   	// #1
  40a358:	str	w1, [x0, #104]
  40a35c:	ldr	x0, [sp, #56]
  40a360:	ldr	x1, [x0, #80]
  40a364:	ldr	x0, [sp, #56]
  40a368:	ldr	x0, [x0, #88]
  40a36c:	cmp	x1, x0
  40a370:	b.cs	40a384 <ferror@plt+0x83e4>  // b.hs, b.nlast
  40a374:	ldr	x0, [sp, #56]
  40a378:	ldr	x0, [x0, #80]
  40a37c:	ldr	x1, [sp, #24]
  40a380:	str	x1, [x0, #48]
  40a384:	ldr	x0, [sp, #56]
  40a388:	ldr	x0, [x0, #80]
  40a38c:	str	x0, [sp, #224]
  40a390:	b	40a450 <ferror@plt+0x84b0>
  40a394:	ldr	x0, [sp, #224]
  40a398:	ldr	x0, [x0, #32]
  40a39c:	cmp	x0, #0x0
  40a3a0:	b.eq	40a3d0 <ferror@plt+0x8430>  // b.none
  40a3a4:	ldr	x0, [sp, #224]
  40a3a8:	ldr	x0, [x0, #32]
  40a3ac:	ldr	x1, [x0, #56]
  40a3b0:	ldr	x0, [sp, #224]
  40a3b4:	ldr	w0, [x0, #40]
  40a3b8:	mov	w0, w0
  40a3bc:	lsl	x0, x0, #3
  40a3c0:	add	x0, x1, x0
  40a3c4:	ldr	x1, [x0]
  40a3c8:	ldr	x0, [sp, #224]
  40a3cc:	str	x1, [x0, #48]
  40a3d0:	ldr	x0, [sp, #224]
  40a3d4:	ldr	x0, [x0]
  40a3d8:	cmp	x0, #0x0
  40a3dc:	b.ne	40a420 <ferror@plt+0x8480>  // b.any
  40a3e0:	ldr	x0, [sp, #224]
  40a3e4:	ldr	x0, [x0, #8]
  40a3e8:	ldr	x0, [x0, #32]
  40a3ec:	cmp	x0, #0x0
  40a3f0:	b.eq	40a420 <ferror@plt+0x8480>  // b.none
  40a3f4:	ldr	x0, [sp, #224]
  40a3f8:	ldr	x0, [x0, #8]
  40a3fc:	ldr	x0, [x0, #32]
  40a400:	ldr	x0, [x0]
  40a404:	cmp	x0, #0x0
  40a408:	b.eq	40a420 <ferror@plt+0x8480>  // b.none
  40a40c:	ldr	x0, [sp, #224]
  40a410:	ldr	x0, [x0, #56]
  40a414:	ldr	x1, [sp, #224]
  40a418:	ldr	x1, [x1, #48]
  40a41c:	str	x1, [x0]
  40a420:	ldr	x0, [sp, #56]
  40a424:	add	x0, x0, #0x70
  40a428:	mov	x3, #0x0                   	// #0
  40a42c:	mov	w2, #0x3                   	// #3
  40a430:	movk	w2, #0x100, lsl #16
  40a434:	mov	x1, x0
  40a438:	ldr	x0, [sp, #224]
  40a43c:	bl	409a4c <ferror@plt+0x7aac>
  40a440:	str	w0, [sp, #236]
  40a444:	ldr	x0, [sp, #224]
  40a448:	add	x0, x0, #0x48
  40a44c:	str	x0, [sp, #224]
  40a450:	ldr	x0, [sp, #56]
  40a454:	ldr	x0, [x0, #88]
  40a458:	ldr	x1, [sp, #224]
  40a45c:	cmp	x1, x0
  40a460:	b.cs	40a47c <ferror@plt+0x84dc>  // b.hs, b.nlast
  40a464:	ldr	w0, [sp, #236]
  40a468:	cmp	w0, #0x0
  40a46c:	b.eq	40a394 <ferror@plt+0x83f4>  // b.none
  40a470:	ldr	w0, [sp, #236]
  40a474:	cmp	w0, #0x7
  40a478:	b.eq	40a394 <ferror@plt+0x83f4>  // b.none
  40a47c:	ldr	w0, [sp, #236]
  40a480:	cmp	w0, #0x7
  40a484:	b.ne	40a48c <ferror@plt+0x84ec>  // b.any
  40a488:	str	wzr, [sp, #236]
  40a48c:	ldr	w0, [sp, #236]
  40a490:	cmp	w0, #0x0
  40a494:	b.eq	40a4a0 <ferror@plt+0x8500>  // b.none
  40a498:	ldr	w0, [sp, #236]
  40a49c:	b	40a560 <ferror@plt+0x85c0>
  40a4a0:	ldr	x0, [sp, #56]
  40a4a4:	ldr	w0, [x0, #140]
  40a4a8:	and	w0, w0, #0x2
  40a4ac:	cmp	w0, #0x0
  40a4b0:	b.eq	40a4fc <ferror@plt+0x855c>  // b.none
  40a4b4:	ldr	x0, [sp, #56]
  40a4b8:	str	wzr, [x0, #28]
  40a4bc:	ldr	x0, [sp, #56]
  40a4c0:	ldr	w0, [x0, #140]
  40a4c4:	and	w0, w0, #0x1
  40a4c8:	cmp	w0, #0x0
  40a4cc:	b.eq	40a508 <ferror@plt+0x8568>  // b.none
  40a4d0:	ldr	x0, [sp, #56]
  40a4d4:	ldr	x0, [x0, #128]
  40a4d8:	sub	x1, x0, #0x8
  40a4dc:	ldr	x0, [sp, #56]
  40a4e0:	str	x1, [x0, #128]
  40a4e4:	ldr	x0, [sp, #56]
  40a4e8:	ldr	w0, [x0, #120]
  40a4ec:	add	w1, w0, #0x1
  40a4f0:	ldr	x0, [sp, #56]
  40a4f4:	str	w1, [x0, #120]
  40a4f8:	b	40a508 <ferror@plt+0x8568>
  40a4fc:	ldr	x0, [sp, #56]
  40a500:	mov	w1, #0x1                   	// #1
  40a504:	str	w1, [x0, #28]
  40a508:	ldr	x0, [sp, #56]
  40a50c:	ldr	x0, [x0, #128]
  40a510:	ldr	x1, [sp, #32]
  40a514:	cmp	x1, x0
  40a518:	b.ne	40a548 <ferror@plt+0x85a8>  // b.any
  40a51c:	ldr	x0, [sp, #32]
  40a520:	ldr	x0, [x0]
  40a524:	cmp	x0, #0x0
  40a528:	b.eq	40a548 <ferror@plt+0x85a8>  // b.none
  40a52c:	ldr	x0, [sp, #32]
  40a530:	ldr	x0, [x0]
  40a534:	bl	40b354 <argp_usage@@Base+0x1b0>
  40a538:	mov	x1, x0
  40a53c:	ldr	x0, [sp, #56]
  40a540:	str	x1, [x0, #176]
  40a544:	b	40a55c <ferror@plt+0x85bc>
  40a548:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  40a54c:	add	x0, x0, #0x518
  40a550:	ldr	x1, [x0]
  40a554:	ldr	x0, [sp, #56]
  40a558:	str	x1, [x0, #176]
  40a55c:	mov	w0, #0x0                   	// #0
  40a560:	ldp	x29, x30, [sp], #240
  40a564:	ret
  40a568:	stp	x29, x30, [sp, #-64]!
  40a56c:	mov	x29, sp
  40a570:	str	x0, [sp, #40]
  40a574:	str	w1, [sp, #36]
  40a578:	str	w2, [sp, #32]
  40a57c:	str	x3, [sp, #24]
  40a580:	ldr	w0, [sp, #36]
  40a584:	cmp	w0, #0x7
  40a588:	b.ne	40a59c <ferror@plt+0x85fc>  // b.any
  40a58c:	ldr	w0, [sp, #32]
  40a590:	cmp	w0, #0x0
  40a594:	b.eq	40a59c <ferror@plt+0x85fc>  // b.none
  40a598:	str	wzr, [sp, #36]
  40a59c:	ldr	w0, [sp, #36]
  40a5a0:	cmp	w0, #0x0
  40a5a4:	b.ne	40a74c <ferror@plt+0x87ac>  // b.any
  40a5a8:	ldr	x0, [sp, #40]
  40a5ac:	ldr	w1, [x0, #136]
  40a5b0:	ldr	x0, [sp, #40]
  40a5b4:	ldr	w0, [x0, #120]
  40a5b8:	cmp	w1, w0
  40a5bc:	b.ne	40a6dc <ferror@plt+0x873c>  // b.any
  40a5c0:	ldr	x0, [sp, #40]
  40a5c4:	ldr	x0, [x0, #80]
  40a5c8:	str	x0, [sp, #56]
  40a5cc:	b	40a610 <ferror@plt+0x8670>
  40a5d0:	ldr	x0, [sp, #56]
  40a5d4:	ldr	w0, [x0, #24]
  40a5d8:	cmp	w0, #0x0
  40a5dc:	b.ne	40a604 <ferror@plt+0x8664>  // b.any
  40a5e0:	ldr	x0, [sp, #40]
  40a5e4:	add	x0, x0, #0x70
  40a5e8:	mov	x3, #0x0                   	// #0
  40a5ec:	mov	w2, #0x2                   	// #2
  40a5f0:	movk	w2, #0x100, lsl #16
  40a5f4:	mov	x1, x0
  40a5f8:	ldr	x0, [sp, #56]
  40a5fc:	bl	409a4c <ferror@plt+0x7aac>
  40a600:	str	w0, [sp, #36]
  40a604:	ldr	x0, [sp, #56]
  40a608:	add	x0, x0, #0x48
  40a60c:	str	x0, [sp, #56]
  40a610:	ldr	x0, [sp, #40]
  40a614:	ldr	x0, [x0, #88]
  40a618:	ldr	x1, [sp, #56]
  40a61c:	cmp	x1, x0
  40a620:	b.cs	40a63c <ferror@plt+0x869c>  // b.hs, b.nlast
  40a624:	ldr	w0, [sp, #36]
  40a628:	cmp	w0, #0x0
  40a62c:	b.eq	40a5d0 <ferror@plt+0x8630>  // b.none
  40a630:	ldr	w0, [sp, #36]
  40a634:	cmp	w0, #0x7
  40a638:	b.eq	40a5d0 <ferror@plt+0x8630>  // b.none
  40a63c:	ldr	x0, [sp, #40]
  40a640:	ldr	x0, [x0, #88]
  40a644:	sub	x0, x0, #0x48
  40a648:	str	x0, [sp, #56]
  40a64c:	b	40a680 <ferror@plt+0x86e0>
  40a650:	ldr	x0, [sp, #40]
  40a654:	add	x0, x0, #0x70
  40a658:	mov	x3, #0x0                   	// #0
  40a65c:	mov	w2, #0x1                   	// #1
  40a660:	movk	w2, #0x100, lsl #16
  40a664:	mov	x1, x0
  40a668:	ldr	x0, [sp, #56]
  40a66c:	bl	409a4c <ferror@plt+0x7aac>
  40a670:	str	w0, [sp, #36]
  40a674:	ldr	x0, [sp, #56]
  40a678:	sub	x0, x0, #0x48
  40a67c:	str	x0, [sp, #56]
  40a680:	ldr	x0, [sp, #40]
  40a684:	ldr	x0, [x0, #80]
  40a688:	ldr	x1, [sp, #56]
  40a68c:	cmp	x1, x0
  40a690:	b.cc	40a6ac <ferror@plt+0x870c>  // b.lo, b.ul, b.last
  40a694:	ldr	w0, [sp, #36]
  40a698:	cmp	w0, #0x0
  40a69c:	b.eq	40a650 <ferror@plt+0x86b0>  // b.none
  40a6a0:	ldr	w0, [sp, #36]
  40a6a4:	cmp	w0, #0x7
  40a6a8:	b.eq	40a650 <ferror@plt+0x86b0>  // b.none
  40a6ac:	ldr	w0, [sp, #36]
  40a6b0:	cmp	w0, #0x7
  40a6b4:	b.ne	40a6bc <ferror@plt+0x871c>  // b.any
  40a6b8:	str	wzr, [sp, #36]
  40a6bc:	ldr	x0, [sp, #24]
  40a6c0:	cmp	x0, #0x0
  40a6c4:	b.eq	40a74c <ferror@plt+0x87ac>  // b.none
  40a6c8:	ldr	x0, [sp, #40]
  40a6cc:	ldr	w1, [x0, #136]
  40a6d0:	ldr	x0, [sp, #24]
  40a6d4:	str	w1, [x0]
  40a6d8:	b	40a74c <ferror@plt+0x87ac>
  40a6dc:	ldr	x0, [sp, #24]
  40a6e0:	cmp	x0, #0x0
  40a6e4:	b.eq	40a6fc <ferror@plt+0x875c>  // b.none
  40a6e8:	ldr	x0, [sp, #40]
  40a6ec:	ldr	w1, [x0, #136]
  40a6f0:	ldr	x0, [sp, #24]
  40a6f4:	str	w1, [x0]
  40a6f8:	b	40a74c <ferror@plt+0x87ac>
  40a6fc:	ldr	x0, [sp, #40]
  40a700:	ldr	w0, [x0, #140]
  40a704:	and	w0, w0, #0x2
  40a708:	cmp	w0, #0x0
  40a70c:	b.ne	40a744 <ferror@plt+0x87a4>  // b.any
  40a710:	ldr	x0, [sp, #40]
  40a714:	ldr	x0, [x0, #184]
  40a718:	cmp	x0, #0x0
  40a71c:	b.eq	40a744 <ferror@plt+0x87a4>  // b.none
  40a720:	ldr	x0, [sp, #40]
  40a724:	ldr	x3, [x0, #184]
  40a728:	ldr	x0, [sp, #40]
  40a72c:	ldr	x0, [x0, #176]
  40a730:	mov	x2, x0
  40a734:	adrp	x0, 415000 <argp_failure@@Base+0x4bc4>
  40a738:	add	x1, x0, #0xdf0
  40a73c:	mov	x0, x3
  40a740:	bl	401f80 <fprintf@plt>
  40a744:	mov	w0, #0x7                   	// #7
  40a748:	str	w0, [sp, #36]
  40a74c:	ldr	w0, [sp, #36]
  40a750:	cmp	w0, #0x0
  40a754:	b.eq	40a7d8 <ferror@plt+0x8838>  // b.none
  40a758:	ldr	w0, [sp, #36]
  40a75c:	cmp	w0, #0x7
  40a760:	b.ne	40a784 <ferror@plt+0x87e4>  // b.any
  40a764:	ldr	x0, [sp, #40]
  40a768:	add	x3, x0, #0x70
  40a76c:	ldr	x0, [sp, #40]
  40a770:	ldr	x0, [x0, #184]
  40a774:	mov	w2, #0x104                 	// #260
  40a778:	mov	x1, x0
  40a77c:	mov	x0, x3
  40a780:	bl	4101a8 <argp_state_help@@Base>
  40a784:	ldr	x0, [sp, #40]
  40a788:	ldr	x0, [x0, #80]
  40a78c:	str	x0, [sp, #56]
  40a790:	b	40a7c0 <ferror@plt+0x8820>
  40a794:	ldr	x0, [sp, #40]
  40a798:	add	x0, x0, #0x70
  40a79c:	mov	x3, #0x0                   	// #0
  40a7a0:	mov	w2, #0x5                   	// #5
  40a7a4:	movk	w2, #0x100, lsl #16
  40a7a8:	mov	x1, x0
  40a7ac:	ldr	x0, [sp, #56]
  40a7b0:	bl	409a4c <ferror@plt+0x7aac>
  40a7b4:	ldr	x0, [sp, #56]
  40a7b8:	add	x0, x0, #0x48
  40a7bc:	str	x0, [sp, #56]
  40a7c0:	ldr	x0, [sp, #40]
  40a7c4:	ldr	x0, [x0, #88]
  40a7c8:	ldr	x1, [sp, #56]
  40a7cc:	cmp	x1, x0
  40a7d0:	b.cc	40a794 <ferror@plt+0x87f4>  // b.lo, b.ul, b.last
  40a7d4:	b	40a858 <ferror@plt+0x88b8>
  40a7d8:	ldr	x0, [sp, #40]
  40a7dc:	ldr	x0, [x0, #88]
  40a7e0:	sub	x0, x0, #0x48
  40a7e4:	str	x0, [sp, #56]
  40a7e8:	b	40a81c <ferror@plt+0x887c>
  40a7ec:	ldr	x0, [sp, #40]
  40a7f0:	add	x0, x0, #0x70
  40a7f4:	mov	x3, #0x0                   	// #0
  40a7f8:	mov	w2, #0x4                   	// #4
  40a7fc:	movk	w2, #0x100, lsl #16
  40a800:	mov	x1, x0
  40a804:	ldr	x0, [sp, #56]
  40a808:	bl	409a4c <ferror@plt+0x7aac>
  40a80c:	str	w0, [sp, #36]
  40a810:	ldr	x0, [sp, #56]
  40a814:	sub	x0, x0, #0x48
  40a818:	str	x0, [sp, #56]
  40a81c:	ldr	x0, [sp, #40]
  40a820:	ldr	x0, [x0, #80]
  40a824:	ldr	x1, [sp, #56]
  40a828:	cmp	x1, x0
  40a82c:	b.cc	40a848 <ferror@plt+0x88a8>  // b.lo, b.ul, b.last
  40a830:	ldr	w0, [sp, #36]
  40a834:	cmp	w0, #0x0
  40a838:	b.eq	40a7ec <ferror@plt+0x884c>  // b.none
  40a83c:	ldr	w0, [sp, #36]
  40a840:	cmp	w0, #0x7
  40a844:	b.eq	40a7ec <ferror@plt+0x884c>  // b.none
  40a848:	ldr	w0, [sp, #36]
  40a84c:	cmp	w0, #0x7
  40a850:	b.ne	40a858 <ferror@plt+0x88b8>  // b.any
  40a854:	str	wzr, [sp, #36]
  40a858:	ldr	x0, [sp, #40]
  40a85c:	ldr	x0, [x0, #88]
  40a860:	sub	x0, x0, #0x48
  40a864:	str	x0, [sp, #56]
  40a868:	b	40a898 <ferror@plt+0x88f8>
  40a86c:	ldr	x0, [sp, #40]
  40a870:	add	x0, x0, #0x70
  40a874:	mov	x3, #0x0                   	// #0
  40a878:	mov	w2, #0x7                   	// #7
  40a87c:	movk	w2, #0x100, lsl #16
  40a880:	mov	x1, x0
  40a884:	ldr	x0, [sp, #56]
  40a888:	bl	409a4c <ferror@plt+0x7aac>
  40a88c:	ldr	x0, [sp, #56]
  40a890:	sub	x0, x0, #0x48
  40a894:	str	x0, [sp, #56]
  40a898:	ldr	x0, [sp, #40]
  40a89c:	ldr	x0, [x0, #80]
  40a8a0:	ldr	x1, [sp, #56]
  40a8a4:	cmp	x1, x0
  40a8a8:	b.cs	40a86c <ferror@plt+0x88cc>  // b.hs, b.nlast
  40a8ac:	ldr	w0, [sp, #36]
  40a8b0:	cmp	w0, #0x7
  40a8b4:	b.ne	40a8c0 <ferror@plt+0x8920>  // b.any
  40a8b8:	mov	w0, #0x16                  	// #22
  40a8bc:	str	w0, [sp, #36]
  40a8c0:	ldr	x0, [sp, #40]
  40a8c4:	ldr	x0, [x0, #208]
  40a8c8:	bl	401dd0 <free@plt>
  40a8cc:	ldr	w0, [sp, #36]
  40a8d0:	ldp	x29, x30, [sp], #64
  40a8d4:	ret
  40a8d8:	stp	x29, x30, [sp, #-64]!
  40a8dc:	mov	x29, sp
  40a8e0:	str	x0, [sp, #24]
  40a8e4:	str	x1, [sp, #16]
  40a8e8:	ldr	x0, [sp, #24]
  40a8ec:	ldr	w0, [x0, #136]
  40a8f0:	sub	w1, w0, #0x1
  40a8f4:	ldr	x0, [sp, #24]
  40a8f8:	str	w1, [x0, #136]
  40a8fc:	ldr	x0, [sp, #24]
  40a900:	ldr	w0, [x0, #136]
  40a904:	str	w0, [sp, #40]
  40a908:	mov	w0, #0x7                   	// #7
  40a90c:	str	w0, [sp, #60]
  40a910:	str	wzr, [sp, #44]
  40a914:	ldr	x0, [sp, #24]
  40a918:	ldr	x0, [x0, #80]
  40a91c:	str	x0, [sp, #48]
  40a920:	b	40a9b4 <ferror@plt+0x8a14>
  40a924:	ldr	x0, [sp, #24]
  40a928:	ldr	w0, [x0, #136]
  40a92c:	add	w1, w0, #0x1
  40a930:	ldr	x0, [sp, #24]
  40a934:	str	w1, [x0, #136]
  40a938:	str	wzr, [sp, #44]
  40a93c:	ldr	x0, [sp, #24]
  40a940:	add	x0, x0, #0x70
  40a944:	ldr	x3, [sp, #16]
  40a948:	ldr	w2, [sp, #44]
  40a94c:	mov	x1, x0
  40a950:	ldr	x0, [sp, #48]
  40a954:	bl	409a4c <ferror@plt+0x7aac>
  40a958:	str	w0, [sp, #60]
  40a95c:	ldr	w0, [sp, #60]
  40a960:	cmp	w0, #0x7
  40a964:	b.ne	40a9a8 <ferror@plt+0x8a08>  // b.any
  40a968:	ldr	x0, [sp, #24]
  40a96c:	ldr	w0, [x0, #136]
  40a970:	sub	w1, w0, #0x1
  40a974:	ldr	x0, [sp, #24]
  40a978:	str	w1, [x0, #136]
  40a97c:	mov	w0, #0x6                   	// #6
  40a980:	movk	w0, #0x100, lsl #16
  40a984:	str	w0, [sp, #44]
  40a988:	ldr	x0, [sp, #24]
  40a98c:	add	x0, x0, #0x70
  40a990:	mov	x3, #0x0                   	// #0
  40a994:	ldr	w2, [sp, #44]
  40a998:	mov	x1, x0
  40a99c:	ldr	x0, [sp, #48]
  40a9a0:	bl	409a4c <ferror@plt+0x7aac>
  40a9a4:	str	w0, [sp, #60]
  40a9a8:	ldr	x0, [sp, #48]
  40a9ac:	add	x0, x0, #0x48
  40a9b0:	str	x0, [sp, #48]
  40a9b4:	ldr	x0, [sp, #24]
  40a9b8:	ldr	x0, [x0, #88]
  40a9bc:	ldr	x1, [sp, #48]
  40a9c0:	cmp	x1, x0
  40a9c4:	b.cs	40a9d4 <ferror@plt+0x8a34>  // b.hs, b.nlast
  40a9c8:	ldr	w0, [sp, #60]
  40a9cc:	cmp	w0, #0x7
  40a9d0:	b.eq	40a924 <ferror@plt+0x8984>  // b.none
  40a9d4:	ldr	w0, [sp, #60]
  40a9d8:	cmp	w0, #0x0
  40a9dc:	b.ne	40aa54 <ferror@plt+0x8ab4>  // b.any
  40a9e0:	ldr	w1, [sp, #44]
  40a9e4:	mov	w0, #0x6                   	// #6
  40a9e8:	movk	w0, #0x100, lsl #16
  40a9ec:	cmp	w1, w0
  40a9f0:	b.ne	40aa04 <ferror@plt+0x8a64>  // b.any
  40a9f4:	ldr	x0, [sp, #24]
  40a9f8:	ldr	w1, [x0, #120]
  40a9fc:	ldr	x0, [sp, #24]
  40aa00:	str	w1, [x0, #136]
  40aa04:	ldr	x0, [sp, #24]
  40aa08:	ldr	w0, [x0, #136]
  40aa0c:	ldr	w1, [sp, #40]
  40aa10:	cmp	w1, w0
  40aa14:	b.ge	40aa48 <ferror@plt+0x8aa8>  // b.tcont
  40aa18:	ldr	x0, [sp, #48]
  40aa1c:	sub	x0, x0, #0x48
  40aa20:	str	x0, [sp, #48]
  40aa24:	ldr	x0, [sp, #48]
  40aa28:	ldr	w1, [x0, #24]
  40aa2c:	ldr	x2, [sp, #24]
  40aa30:	ldr	w3, [x2, #136]
  40aa34:	ldr	w2, [sp, #40]
  40aa38:	sub	w2, w3, w2
  40aa3c:	add	w1, w1, w2
  40aa40:	str	w1, [x0, #24]
  40aa44:	b	40aa54 <ferror@plt+0x8ab4>
  40aa48:	ldr	x0, [sp, #24]
  40aa4c:	mov	w1, #0x1                   	// #1
  40aa50:	str	w1, [x0, #104]
  40aa54:	ldr	w0, [sp, #60]
  40aa58:	ldp	x29, x30, [sp], #64
  40aa5c:	ret
  40aa60:	stp	x29, x30, [sp, #-96]!
  40aa64:	mov	x29, sp
  40aa68:	str	x0, [sp, #40]
  40aa6c:	str	w1, [sp, #36]
  40aa70:	str	x2, [sp, #24]
  40aa74:	ldr	w0, [sp, #36]
  40aa78:	asr	w0, w0, #24
  40aa7c:	str	w0, [sp, #68]
  40aa80:	mov	w0, #0x7                   	// #7
  40aa84:	str	w0, [sp, #92]
  40aa88:	ldr	w0, [sp, #68]
  40aa8c:	cmp	w0, #0x0
  40aa90:	b.ne	40ab24 <ferror@plt+0x8b84>  // b.any
  40aa94:	ldr	x0, [sp, #40]
  40aa98:	ldr	x0, [x0, #8]
  40aa9c:	ldr	w1, [sp, #36]
  40aaa0:	bl	401e10 <strchr@plt>
  40aaa4:	str	x0, [sp, #56]
  40aaa8:	ldr	x0, [sp, #56]
  40aaac:	cmp	x0, #0x0
  40aab0:	b.eq	40ab74 <ferror@plt+0x8bd4>  // b.none
  40aab4:	ldr	x0, [sp, #40]
  40aab8:	ldr	x0, [x0, #80]
  40aabc:	str	x0, [sp, #80]
  40aac0:	b	40ab0c <ferror@plt+0x8b6c>
  40aac4:	ldr	x0, [sp, #80]
  40aac8:	ldr	x0, [x0, #16]
  40aacc:	ldr	x1, [sp, #56]
  40aad0:	cmp	x1, x0
  40aad4:	b.cs	40ab00 <ferror@plt+0x8b60>  // b.hs, b.nlast
  40aad8:	ldr	x0, [sp, #40]
  40aadc:	add	x1, x0, #0x70
  40aae0:	ldr	x0, [sp, #40]
  40aae4:	ldr	x0, [x0, #40]
  40aae8:	mov	x3, x0
  40aaec:	ldr	w2, [sp, #36]
  40aaf0:	ldr	x0, [sp, #80]
  40aaf4:	bl	409a4c <ferror@plt+0x7aac>
  40aaf8:	str	w0, [sp, #92]
  40aafc:	b	40ab74 <ferror@plt+0x8bd4>
  40ab00:	ldr	x0, [sp, #80]
  40ab04:	add	x0, x0, #0x48
  40ab08:	str	x0, [sp, #80]
  40ab0c:	ldr	x0, [sp, #40]
  40ab10:	ldr	x0, [x0, #88]
  40ab14:	ldr	x1, [sp, #80]
  40ab18:	cmp	x1, x0
  40ab1c:	b.cc	40aac4 <ferror@plt+0x8b24>  // b.lo, b.ul, b.last
  40ab20:	b	40ab74 <ferror@plt+0x8bd4>
  40ab24:	ldr	x0, [sp, #40]
  40ab28:	ldr	x2, [x0, #80]
  40ab2c:	ldrsw	x1, [sp, #68]
  40ab30:	mov	x0, x1
  40ab34:	lsl	x0, x0, #3
  40ab38:	add	x0, x0, x1
  40ab3c:	lsl	x0, x0, #3
  40ab40:	sub	x0, x0, #0x48
  40ab44:	add	x4, x2, x0
  40ab48:	ldr	x0, [sp, #40]
  40ab4c:	add	x1, x0, #0x70
  40ab50:	ldr	w0, [sp, #36]
  40ab54:	lsl	w0, w0, #8
  40ab58:	asr	w2, w0, #8
  40ab5c:	ldr	x0, [sp, #40]
  40ab60:	ldr	x0, [x0, #40]
  40ab64:	mov	x3, x0
  40ab68:	mov	x0, x4
  40ab6c:	bl	409a4c <ferror@plt+0x7aac>
  40ab70:	str	w0, [sp, #92]
  40ab74:	ldr	w0, [sp, #92]
  40ab78:	cmp	w0, #0x7
  40ab7c:	b.ne	40ac3c <ferror@plt+0x8c9c>  // b.any
  40ab80:	ldr	w0, [sp, #68]
  40ab84:	cmp	w0, #0x0
  40ab88:	b.ne	40abb4 <ferror@plt+0x8c14>  // b.any
  40ab8c:	ldr	x0, [sp, #40]
  40ab90:	add	x4, x0, #0x70
  40ab94:	adrp	x0, 415000 <argp_failure@@Base+0x4bc4>
  40ab98:	add	x3, x0, #0xe30
  40ab9c:	ldr	w2, [sp, #36]
  40aba0:	adrp	x0, 415000 <argp_failure@@Base+0x4bc4>
  40aba4:	add	x1, x0, #0xe08
  40aba8:	mov	x0, x4
  40abac:	bl	4102d0 <argp_error@@Base>
  40abb0:	b	40ac3c <ferror@plt+0x8c9c>
  40abb4:	ldr	x0, [sp, #40]
  40abb8:	ldr	x0, [x0, #16]
  40abbc:	str	x0, [sp, #72]
  40abc0:	b	40abd0 <ferror@plt+0x8c30>
  40abc4:	ldr	x0, [sp, #72]
  40abc8:	add	x0, x0, #0x20
  40abcc:	str	x0, [sp, #72]
  40abd0:	ldr	x0, [sp, #72]
  40abd4:	ldr	w0, [x0, #24]
  40abd8:	ldr	w1, [sp, #36]
  40abdc:	cmp	w1, w0
  40abe0:	b.eq	40abf4 <ferror@plt+0x8c54>  // b.none
  40abe4:	ldr	x0, [sp, #72]
  40abe8:	ldr	x0, [x0]
  40abec:	cmp	x0, #0x0
  40abf0:	b.ne	40abc4 <ferror@plt+0x8c24>  // b.any
  40abf4:	ldr	x0, [sp, #40]
  40abf8:	add	x4, x0, #0x70
  40abfc:	ldr	x0, [sp, #72]
  40ac00:	ldr	x0, [x0]
  40ac04:	cmp	x0, #0x0
  40ac08:	b.eq	40ac18 <ferror@plt+0x8c78>  // b.none
  40ac0c:	ldr	x0, [sp, #72]
  40ac10:	ldr	x0, [x0]
  40ac14:	b	40ac20 <ferror@plt+0x8c80>
  40ac18:	adrp	x0, 415000 <argp_failure@@Base+0x4bc4>
  40ac1c:	add	x0, x0, #0xe10
  40ac20:	adrp	x1, 415000 <argp_failure@@Base+0x4bc4>
  40ac24:	add	x3, x1, #0xe30
  40ac28:	mov	x2, x0
  40ac2c:	adrp	x0, 415000 <argp_failure@@Base+0x4bc4>
  40ac30:	add	x1, x0, #0xe18
  40ac34:	mov	x0, x4
  40ac38:	bl	4102d0 <argp_error@@Base>
  40ac3c:	ldr	w0, [sp, #92]
  40ac40:	ldp	x29, x30, [sp], #96
  40ac44:	ret
  40ac48:	stp	x29, x30, [sp, #-48]!
  40ac4c:	mov	x29, sp
  40ac50:	str	x0, [sp, #24]
  40ac54:	str	x1, [sp, #16]
  40ac58:	str	wzr, [sp, #40]
  40ac5c:	ldr	x0, [sp, #24]
  40ac60:	ldr	w0, [x0, #148]
  40ac64:	cmp	w0, #0x0
  40ac68:	b.eq	40ac8c <ferror@plt+0x8cec>  // b.none
  40ac6c:	ldr	x0, [sp, #24]
  40ac70:	ldr	w1, [x0, #136]
  40ac74:	ldr	x0, [sp, #24]
  40ac78:	ldr	w0, [x0, #148]
  40ac7c:	cmp	w1, w0
  40ac80:	b.ge	40ac8c <ferror@plt+0x8cec>  // b.tcont
  40ac84:	ldr	x0, [sp, #24]
  40ac88:	str	wzr, [x0, #148]
  40ac8c:	ldr	x0, [sp, #24]
  40ac90:	ldr	w0, [x0, #104]
  40ac94:	cmp	w0, #0x0
  40ac98:	b.eq	40ae08 <ferror@plt+0x8e68>  // b.none
  40ac9c:	ldr	x0, [sp, #24]
  40aca0:	ldr	w0, [x0, #148]
  40aca4:	cmp	w0, #0x0
  40aca8:	b.ne	40ae08 <ferror@plt+0x8e68>  // b.any
  40acac:	ldr	x0, [sp, #24]
  40acb0:	ldr	w1, [x0, #136]
  40acb4:	ldr	x0, [sp, #24]
  40acb8:	str	w1, [x0, #24]
  40acbc:	ldr	x0, [sp, #24]
  40acc0:	mov	w1, #0xffffffff            	// #-1
  40acc4:	str	w1, [x0, #32]
  40acc8:	ldr	x0, [sp, #24]
  40accc:	ldr	w0, [x0, #140]
  40acd0:	and	w0, w0, #0x40
  40acd4:	cmp	w0, #0x0
  40acd8:	b.eq	40ad1c <ferror@plt+0x8d7c>  // b.none
  40acdc:	ldr	x0, [sp, #24]
  40ace0:	ldr	w6, [x0, #120]
  40ace4:	ldr	x0, [sp, #24]
  40ace8:	ldr	x1, [x0, #128]
  40acec:	ldr	x0, [sp, #24]
  40acf0:	ldr	x2, [x0, #8]
  40acf4:	ldr	x0, [sp, #24]
  40acf8:	ldr	x3, [x0, #16]
  40acfc:	ldr	x0, [sp, #24]
  40ad00:	add	x0, x0, #0x18
  40ad04:	mov	x5, x0
  40ad08:	mov	x4, #0x0                   	// #0
  40ad0c:	mov	w0, w6
  40ad10:	bl	40c4bc <argp_usage@@Base+0x1318>
  40ad14:	str	w0, [sp, #44]
  40ad18:	b	40ad58 <ferror@plt+0x8db8>
  40ad1c:	ldr	x0, [sp, #24]
  40ad20:	ldr	w6, [x0, #120]
  40ad24:	ldr	x0, [sp, #24]
  40ad28:	ldr	x1, [x0, #128]
  40ad2c:	ldr	x0, [sp, #24]
  40ad30:	ldr	x2, [x0, #8]
  40ad34:	ldr	x0, [sp, #24]
  40ad38:	ldr	x3, [x0, #16]
  40ad3c:	ldr	x0, [sp, #24]
  40ad40:	add	x0, x0, #0x18
  40ad44:	mov	x5, x0
  40ad48:	mov	x4, #0x0                   	// #0
  40ad4c:	mov	w0, w6
  40ad50:	bl	40c42c <argp_usage@@Base+0x1288>
  40ad54:	str	w0, [sp, #44]
  40ad58:	ldr	x0, [sp, #24]
  40ad5c:	ldr	w1, [x0, #24]
  40ad60:	ldr	x0, [sp, #24]
  40ad64:	str	w1, [x0, #136]
  40ad68:	ldr	w0, [sp, #44]
  40ad6c:	cmn	w0, #0x1
  40ad70:	b.ne	40addc <ferror@plt+0x8e3c>  // b.any
  40ad74:	ldr	x0, [sp, #24]
  40ad78:	str	wzr, [x0, #104]
  40ad7c:	ldr	x0, [sp, #24]
  40ad80:	ldr	w0, [x0, #136]
  40ad84:	cmp	w0, #0x1
  40ad88:	b.le	40ae14 <ferror@plt+0x8e74>
  40ad8c:	ldr	x0, [sp, #24]
  40ad90:	ldr	x1, [x0, #128]
  40ad94:	ldr	x0, [sp, #24]
  40ad98:	ldr	w0, [x0, #136]
  40ad9c:	sxtw	x0, w0
  40ada0:	lsl	x0, x0, #3
  40ada4:	sub	x0, x0, #0x8
  40ada8:	add	x0, x1, x0
  40adac:	ldr	x2, [x0]
  40adb0:	adrp	x0, 415000 <argp_failure@@Base+0x4bc4>
  40adb4:	add	x1, x0, #0xe28
  40adb8:	mov	x0, x2
  40adbc:	bl	401d80 <strcmp@plt>
  40adc0:	cmp	w0, #0x0
  40adc4:	b.ne	40ae14 <ferror@plt+0x8e74>  // b.any
  40adc8:	ldr	x0, [sp, #24]
  40adcc:	ldr	w1, [x0, #136]
  40add0:	ldr	x0, [sp, #24]
  40add4:	str	w1, [x0, #148]
  40add8:	b	40ae14 <ferror@plt+0x8e74>
  40addc:	ldr	w0, [sp, #44]
  40ade0:	cmp	w0, #0x3f
  40ade4:	b.ne	40ae14 <ferror@plt+0x8e74>  // b.any
  40ade8:	ldr	x0, [sp, #24]
  40adec:	ldr	w0, [x0, #32]
  40adf0:	cmn	w0, #0x1
  40adf4:	b.eq	40ae14 <ferror@plt+0x8e74>  // b.none
  40adf8:	ldr	x0, [sp, #16]
  40adfc:	str	wzr, [x0]
  40ae00:	mov	w0, #0x7                   	// #7
  40ae04:	b	40af20 <ferror@plt+0x8f80>
  40ae08:	mov	w0, #0xffffffff            	// #-1
  40ae0c:	str	w0, [sp, #44]
  40ae10:	b	40ae18 <ferror@plt+0x8e78>
  40ae14:	nop
  40ae18:	ldr	w0, [sp, #44]
  40ae1c:	cmn	w0, #0x1
  40ae20:	b.ne	40aea0 <ferror@plt+0x8f00>  // b.any
  40ae24:	ldr	x0, [sp, #24]
  40ae28:	ldr	w1, [x0, #136]
  40ae2c:	ldr	x0, [sp, #24]
  40ae30:	ldr	w0, [x0, #120]
  40ae34:	cmp	w1, w0
  40ae38:	b.ge	40ae50 <ferror@plt+0x8eb0>  // b.tcont
  40ae3c:	ldr	x0, [sp, #24]
  40ae40:	ldr	w0, [x0, #140]
  40ae44:	and	w0, w0, #0x4
  40ae48:	cmp	w0, #0x0
  40ae4c:	b.eq	40ae64 <ferror@plt+0x8ec4>  // b.none
  40ae50:	ldr	x0, [sp, #16]
  40ae54:	mov	w1, #0x1                   	// #1
  40ae58:	str	w1, [x0]
  40ae5c:	mov	w0, #0x7                   	// #7
  40ae60:	b	40af20 <ferror@plt+0x8f80>
  40ae64:	mov	w0, #0x1                   	// #1
  40ae68:	str	w0, [sp, #44]
  40ae6c:	ldr	x0, [sp, #24]
  40ae70:	ldr	x1, [x0, #128]
  40ae74:	ldr	x0, [sp, #24]
  40ae78:	ldr	w0, [x0, #136]
  40ae7c:	add	w3, w0, #0x1
  40ae80:	ldr	x2, [sp, #24]
  40ae84:	str	w3, [x2, #136]
  40ae88:	sxtw	x0, w0
  40ae8c:	lsl	x0, x0, #3
  40ae90:	add	x0, x1, x0
  40ae94:	ldr	x1, [x0]
  40ae98:	ldr	x0, [sp, #24]
  40ae9c:	str	x1, [x0, #40]
  40aea0:	ldr	w0, [sp, #44]
  40aea4:	cmp	w0, #0x1
  40aea8:	b.ne	40aec8 <ferror@plt+0x8f28>  // b.any
  40aeac:	ldr	x0, [sp, #24]
  40aeb0:	ldr	x0, [x0, #40]
  40aeb4:	mov	x1, x0
  40aeb8:	ldr	x0, [sp, #24]
  40aebc:	bl	40a8d8 <ferror@plt+0x8938>
  40aec0:	str	w0, [sp, #40]
  40aec4:	b	40aee4 <ferror@plt+0x8f44>
  40aec8:	ldr	x0, [sp, #24]
  40aecc:	ldr	x0, [x0, #40]
  40aed0:	mov	x2, x0
  40aed4:	ldr	w1, [sp, #44]
  40aed8:	ldr	x0, [sp, #24]
  40aedc:	bl	40aa60 <ferror@plt+0x8ac0>
  40aee0:	str	w0, [sp, #40]
  40aee4:	ldr	w0, [sp, #40]
  40aee8:	cmp	w0, #0x7
  40aeec:	b.ne	40af1c <ferror@plt+0x8f7c>  // b.any
  40aef0:	ldr	w0, [sp, #44]
  40aef4:	cmn	w0, #0x1
  40aef8:	b.eq	40af08 <ferror@plt+0x8f68>  // b.none
  40aefc:	ldr	w0, [sp, #44]
  40af00:	cmp	w0, #0x1
  40af04:	b.ne	40af10 <ferror@plt+0x8f70>  // b.any
  40af08:	mov	w0, #0x1                   	// #1
  40af0c:	b	40af14 <ferror@plt+0x8f74>
  40af10:	mov	w0, #0x0                   	// #0
  40af14:	ldr	x1, [sp, #16]
  40af18:	str	w0, [x1]
  40af1c:	ldr	w0, [sp, #40]
  40af20:	ldp	x29, x30, [sp], #48
  40af24:	ret

000000000040af28 <argp_parse@@Base>:
  40af28:	stp	x29, x30, [sp, #-320]!
  40af2c:	mov	x29, sp
  40af30:	str	x0, [x29, #56]
  40af34:	str	w1, [x29, #52]
  40af38:	str	x2, [x29, #40]
  40af3c:	str	w3, [x29, #48]
  40af40:	str	x4, [x29, #32]
  40af44:	str	x5, [x29, #24]
  40af48:	str	wzr, [x29, #76]
  40af4c:	ldr	w0, [x29, #48]
  40af50:	and	w0, w0, #0x1
  40af54:	cmp	w0, #0x0
  40af58:	b.ne	40afb4 <argp_parse@@Base+0x8c>  // b.any
  40af5c:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  40af60:	add	x0, x0, #0x500
  40af64:	ldr	x0, [x0]
  40af68:	cmp	x0, #0x0
  40af6c:	b.ne	40af84 <argp_parse@@Base+0x5c>  // b.any
  40af70:	ldr	x0, [x29, #40]
  40af74:	ldr	x1, [x0]
  40af78:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  40af7c:	add	x0, x0, #0x500
  40af80:	str	x1, [x0]
  40af84:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  40af88:	add	x0, x0, #0x518
  40af8c:	ldr	x0, [x0]
  40af90:	cmp	x0, #0x0
  40af94:	b.ne	40afb4 <argp_parse@@Base+0x8c>  // b.any
  40af98:	ldr	x0, [x29, #40]
  40af9c:	ldr	x0, [x0]
  40afa0:	bl	40b354 <argp_usage@@Base+0x1b0>
  40afa4:	mov	x1, x0
  40afa8:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  40afac:	add	x0, x0, #0x518
  40afb0:	str	x1, [x0]
  40afb4:	ldr	w0, [x29, #48]
  40afb8:	and	w0, w0, #0x10
  40afbc:	cmp	w0, #0x0
  40afc0:	b.ne	40b0a8 <argp_parse@@Base+0x180>  // b.any
  40afc4:	sub	sp, sp, #0x80
  40afc8:	mov	x0, sp
  40afcc:	add	x0, x0, #0xf
  40afd0:	lsr	x0, x0, #4
  40afd4:	lsl	x0, x0, #4
  40afd8:	str	x0, [x29, #304]
  40afdc:	sub	sp, sp, #0x40
  40afe0:	mov	x0, sp
  40afe4:	add	x0, x0, #0xf
  40afe8:	lsr	x0, x0, #4
  40afec:	lsl	x0, x0, #4
  40aff0:	str	x0, [x29, #296]
  40aff4:	mov	x2, #0x38                  	// #56
  40aff8:	mov	w1, #0x0                   	// #0
  40affc:	ldr	x0, [x29, #296]
  40b000:	bl	401cc0 <memset@plt>
  40b004:	ldr	x0, [x29, #296]
  40b008:	ldr	x1, [x29, #304]
  40b00c:	str	x1, [x0, #32]
  40b010:	mov	x2, #0x80                  	// #128
  40b014:	mov	w1, #0x0                   	// #0
  40b018:	ldr	x0, [x29, #304]
  40b01c:	bl	401cc0 <memset@plt>
  40b020:	ldr	x0, [x29, #56]
  40b024:	cmp	x0, #0x0
  40b028:	b.eq	40b040 <argp_parse@@Base+0x118>  // b.none
  40b02c:	ldr	x0, [x29, #304]
  40b030:	add	x1, x0, #0x20
  40b034:	str	x1, [x29, #304]
  40b038:	ldr	x1, [x29, #56]
  40b03c:	str	x1, [x0]
  40b040:	ldr	x0, [x29, #304]
  40b044:	add	x1, x0, #0x20
  40b048:	str	x1, [x29, #304]
  40b04c:	adrp	x1, 415000 <argp_failure@@Base+0x4bc4>
  40b050:	add	x1, x1, #0xcc8
  40b054:	str	x1, [x0]
  40b058:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  40b05c:	add	x0, x0, #0x6e0
  40b060:	ldr	x0, [x0]
  40b064:	cmp	x0, #0x0
  40b068:	b.ne	40b080 <argp_parse@@Base+0x158>  // b.any
  40b06c:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  40b070:	add	x0, x0, #0x628
  40b074:	ldr	x0, [x0]
  40b078:	cmp	x0, #0x0
  40b07c:	b.eq	40b098 <argp_parse@@Base+0x170>  // b.none
  40b080:	ldr	x0, [x29, #304]
  40b084:	add	x1, x0, #0x20
  40b088:	str	x1, [x29, #304]
  40b08c:	adrp	x1, 415000 <argp_failure@@Base+0x4bc4>
  40b090:	add	x1, x1, #0xdb8
  40b094:	str	x1, [x0]
  40b098:	ldr	x0, [x29, #304]
  40b09c:	str	xzr, [x0]
  40b0a0:	ldr	x0, [x29, #296]
  40b0a4:	str	x0, [x29, #56]
  40b0a8:	ldr	w1, [x29, #48]
  40b0ac:	add	x0, x29, #0x50
  40b0b0:	ldr	x5, [x29, #24]
  40b0b4:	mov	w4, w1
  40b0b8:	ldr	x3, [x29, #40]
  40b0bc:	ldr	w2, [x29, #52]
  40b0c0:	ldr	x1, [x29, #56]
  40b0c4:	bl	40a0e8 <ferror@plt+0x8148>
  40b0c8:	str	w0, [x29, #316]
  40b0cc:	ldr	w0, [x29, #316]
  40b0d0:	cmp	w0, #0x0
  40b0d4:	b.ne	40b114 <argp_parse@@Base+0x1ec>  // b.any
  40b0d8:	b	40b0ec <argp_parse@@Base+0x1c4>
  40b0dc:	add	x1, x29, #0x4c
  40b0e0:	add	x0, x29, #0x50
  40b0e4:	bl	40ac48 <ferror@plt+0x8ca8>
  40b0e8:	str	w0, [x29, #316]
  40b0ec:	ldr	w0, [x29, #316]
  40b0f0:	cmp	w0, #0x0
  40b0f4:	b.eq	40b0dc <argp_parse@@Base+0x1b4>  // b.none
  40b0f8:	ldr	w1, [x29, #76]
  40b0fc:	add	x0, x29, #0x50
  40b100:	ldr	x3, [x29, #32]
  40b104:	mov	w2, w1
  40b108:	ldr	w1, [x29, #316]
  40b10c:	bl	40a568 <ferror@plt+0x85c8>
  40b110:	str	w0, [x29, #316]
  40b114:	ldr	w0, [x29, #316]
  40b118:	mov	sp, x29
  40b11c:	ldp	x29, x30, [sp], #320
  40b120:	ret
  40b124:	sub	sp, sp, #0x20
  40b128:	str	x0, [sp, #8]
  40b12c:	str	x1, [sp]
  40b130:	ldr	x0, [sp]
  40b134:	cmp	x0, #0x0
  40b138:	b.eq	40b198 <argp_parse@@Base+0x270>  // b.none
  40b13c:	ldr	x0, [sp]
  40b140:	ldr	x0, [x0, #88]
  40b144:	str	x0, [sp, #16]
  40b148:	ldr	x0, [sp, #16]
  40b14c:	ldr	x0, [x0, #80]
  40b150:	str	x0, [sp, #24]
  40b154:	b	40b184 <argp_parse@@Base+0x25c>
  40b158:	ldr	x0, [sp, #24]
  40b15c:	ldr	x0, [x0, #8]
  40b160:	ldr	x1, [sp, #8]
  40b164:	cmp	x1, x0
  40b168:	b.ne	40b178 <argp_parse@@Base+0x250>  // b.any
  40b16c:	ldr	x0, [sp, #24]
  40b170:	ldr	x0, [x0, #48]
  40b174:	b	40b19c <argp_parse@@Base+0x274>
  40b178:	ldr	x0, [sp, #24]
  40b17c:	add	x0, x0, #0x48
  40b180:	str	x0, [sp, #24]
  40b184:	ldr	x0, [sp, #16]
  40b188:	ldr	x0, [x0, #88]
  40b18c:	ldr	x1, [sp, #24]
  40b190:	cmp	x1, x0
  40b194:	b.cc	40b158 <argp_parse@@Base+0x230>  // b.lo, b.ul, b.last
  40b198:	mov	x0, #0x0                   	// #0
  40b19c:	add	sp, sp, #0x20
  40b1a0:	ret

000000000040b1a4 <argp_usage@@Base>:
  40b1a4:	stp	x29, x30, [sp, #-32]!
  40b1a8:	mov	x29, sp
  40b1ac:	str	x0, [sp, #24]
  40b1b0:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  40b1b4:	add	x0, x0, #0x508
  40b1b8:	ldr	x0, [x0]
  40b1bc:	mov	w2, #0x106                 	// #262
  40b1c0:	mov	x1, x0
  40b1c4:	ldr	x0, [sp, #24]
  40b1c8:	bl	4101a8 <argp_state_help@@Base>
  40b1cc:	nop
  40b1d0:	ldp	x29, x30, [sp], #32
  40b1d4:	ret
  40b1d8:	stp	x29, x30, [sp, #-48]!
  40b1dc:	mov	x29, sp
  40b1e0:	str	x0, [sp, #24]
  40b1e4:	ldr	x0, [sp, #24]
  40b1e8:	ldr	w0, [x0, #24]
  40b1ec:	and	w0, w0, #0x8
  40b1f0:	cmp	w0, #0x0
  40b1f4:	b.eq	40b200 <argp_usage@@Base+0x5c>  // b.none
  40b1f8:	mov	w0, #0x0                   	// #0
  40b1fc:	b	40b254 <argp_usage@@Base+0xb0>
  40b200:	ldr	x0, [sp, #24]
  40b204:	ldr	w0, [x0, #8]
  40b208:	str	w0, [sp, #44]
  40b20c:	ldr	w0, [sp, #44]
  40b210:	cmp	w0, #0x0
  40b214:	b.le	40b250 <argp_usage@@Base+0xac>
  40b218:	ldr	w0, [sp, #44]
  40b21c:	cmp	w0, #0xff
  40b220:	b.gt	40b250 <argp_usage@@Base+0xac>
  40b224:	bl	401d90 <__ctype_b_loc@plt>
  40b228:	ldr	x1, [x0]
  40b22c:	ldrsw	x0, [sp, #44]
  40b230:	lsl	x0, x0, #1
  40b234:	add	x0, x1, x0
  40b238:	ldrh	w0, [x0]
  40b23c:	and	w0, w0, #0x4000
  40b240:	cmp	w0, #0x0
  40b244:	b.eq	40b250 <argp_usage@@Base+0xac>  // b.none
  40b248:	mov	w0, #0x1                   	// #1
  40b24c:	b	40b254 <argp_usage@@Base+0xb0>
  40b250:	mov	w0, #0x0                   	// #0
  40b254:	ldp	x29, x30, [sp], #48
  40b258:	ret
  40b25c:	sub	sp, sp, #0x10
  40b260:	str	x0, [sp, #8]
  40b264:	ldr	x0, [sp, #8]
  40b268:	ldr	w0, [x0, #8]
  40b26c:	cmp	w0, #0x0
  40b270:	b.ne	40b2ac <argp_usage@@Base+0x108>  // b.any
  40b274:	ldr	x0, [sp, #8]
  40b278:	ldr	x0, [x0]
  40b27c:	cmp	x0, #0x0
  40b280:	b.ne	40b2ac <argp_usage@@Base+0x108>  // b.any
  40b284:	ldr	x0, [sp, #8]
  40b288:	ldr	x0, [x0, #32]
  40b28c:	cmp	x0, #0x0
  40b290:	b.ne	40b2ac <argp_usage@@Base+0x108>  // b.any
  40b294:	ldr	x0, [sp, #8]
  40b298:	ldr	w0, [x0, #40]
  40b29c:	cmp	w0, #0x0
  40b2a0:	b.ne	40b2ac <argp_usage@@Base+0x108>  // b.any
  40b2a4:	mov	w0, #0x1                   	// #1
  40b2a8:	b	40b2b0 <argp_usage@@Base+0x10c>
  40b2ac:	mov	w0, #0x0                   	// #0
  40b2b0:	add	sp, sp, #0x10
  40b2b4:	ret
  40b2b8:	stp	x29, x30, [sp, #-32]!
  40b2bc:	mov	x29, sp
  40b2c0:	str	x0, [sp, #24]
  40b2c4:	str	x1, [sp, #16]
  40b2c8:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  40b2cc:	add	x0, x0, #0x630
  40b2d0:	ldr	x1, [x0]
  40b2d4:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  40b2d8:	add	x0, x0, #0x638
  40b2dc:	ldr	x0, [x0]
  40b2e0:	mov	x4, x0
  40b2e4:	adrp	x0, 415000 <argp_failure@@Base+0x4bc4>
  40b2e8:	add	x3, x0, #0xe68
  40b2ec:	adrp	x0, 415000 <argp_failure@@Base+0x4bc4>
  40b2f0:	add	x2, x0, #0xe70
  40b2f4:	ldr	x0, [sp, #24]
  40b2f8:	bl	40be0c <argp_usage@@Base+0xc68>
  40b2fc:	nop
  40b300:	ldp	x29, x30, [sp], #32
  40b304:	ret
  40b308:	sub	sp, sp, #0x10
  40b30c:	str	x0, [sp, #8]
  40b310:	str	x1, [sp]
  40b314:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  40b318:	add	x0, x0, #0x628
  40b31c:	adrp	x1, 40b000 <argp_parse@@Base+0xd8>
  40b320:	add	x1, x1, #0x2b8
  40b324:	str	x1, [x0]
  40b328:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  40b32c:	add	x0, x0, #0x630
  40b330:	ldr	x1, [sp, #8]
  40b334:	str	x1, [x0]
  40b338:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  40b33c:	add	x0, x0, #0x638
  40b340:	ldr	x1, [sp]
  40b344:	str	x1, [x0]
  40b348:	nop
  40b34c:	add	sp, sp, #0x10
  40b350:	ret
  40b354:	sub	sp, sp, #0x30
  40b358:	str	x0, [sp, #8]
  40b35c:	ldr	x0, [sp, #8]
  40b360:	str	x0, [sp, #40]
  40b364:	strb	wzr, [sp, #31]
  40b368:	b	40b378 <argp_usage@@Base+0x1d4>
  40b36c:	ldr	x0, [sp, #40]
  40b370:	add	x0, x0, #0x1
  40b374:	str	x0, [sp, #40]
  40b378:	ldr	x0, [sp, #40]
  40b37c:	ldrb	w0, [x0]
  40b380:	cmp	w0, #0x2f
  40b384:	b.eq	40b36c <argp_usage@@Base+0x1c8>  // b.none
  40b388:	ldr	x0, [sp, #40]
  40b38c:	str	x0, [sp, #32]
  40b390:	b	40b3d4 <argp_usage@@Base+0x230>
  40b394:	ldr	x0, [sp, #32]
  40b398:	ldrb	w0, [x0]
  40b39c:	cmp	w0, #0x2f
  40b3a0:	b.ne	40b3b0 <argp_usage@@Base+0x20c>  // b.any
  40b3a4:	mov	w0, #0x1                   	// #1
  40b3a8:	strb	w0, [sp, #31]
  40b3ac:	b	40b3c8 <argp_usage@@Base+0x224>
  40b3b0:	ldrb	w0, [sp, #31]
  40b3b4:	cmp	w0, #0x0
  40b3b8:	b.eq	40b3c8 <argp_usage@@Base+0x224>  // b.none
  40b3bc:	ldr	x0, [sp, #32]
  40b3c0:	str	x0, [sp, #40]
  40b3c4:	strb	wzr, [sp, #31]
  40b3c8:	ldr	x0, [sp, #32]
  40b3cc:	add	x0, x0, #0x1
  40b3d0:	str	x0, [sp, #32]
  40b3d4:	ldr	x0, [sp, #32]
  40b3d8:	ldrb	w0, [x0]
  40b3dc:	cmp	w0, #0x0
  40b3e0:	b.ne	40b394 <argp_usage@@Base+0x1f0>  // b.any
  40b3e4:	ldr	x0, [sp, #40]
  40b3e8:	add	sp, sp, #0x30
  40b3ec:	ret
  40b3f0:	stp	x29, x30, [sp, #-48]!
  40b3f4:	mov	x29, sp
  40b3f8:	str	x0, [sp, #24]
  40b3fc:	str	xzr, [sp, #32]
  40b400:	ldr	x0, [sp, #24]
  40b404:	bl	401b90 <strlen@plt>
  40b408:	str	x0, [sp, #40]
  40b40c:	b	40b41c <argp_usage@@Base+0x278>
  40b410:	ldr	x0, [sp, #40]
  40b414:	sub	x0, x0, #0x1
  40b418:	str	x0, [sp, #40]
  40b41c:	ldr	x0, [sp, #40]
  40b420:	cmp	x0, #0x1
  40b424:	b.ls	40b444 <argp_usage@@Base+0x2a0>  // b.plast
  40b428:	ldr	x0, [sp, #40]
  40b42c:	sub	x0, x0, #0x1
  40b430:	ldr	x1, [sp, #24]
  40b434:	add	x0, x1, x0
  40b438:	ldrb	w0, [x0]
  40b43c:	cmp	w0, #0x2f
  40b440:	b.eq	40b410 <argp_usage@@Base+0x26c>  // b.none
  40b444:	ldr	x0, [sp, #40]
  40b448:	ldp	x29, x30, [sp], #48
  40b44c:	ret
  40b450:	stp	x29, x30, [sp, #-48]!
  40b454:	mov	x29, sp
  40b458:	str	x0, [sp, #24]
  40b45c:	ldr	x0, [sp, #24]
  40b460:	cmp	x0, #0x0
  40b464:	b.ne	40b490 <argp_usage@@Base+0x2ec>  // b.any
  40b468:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  40b46c:	add	x0, x0, #0x508
  40b470:	ldr	x0, [x0]
  40b474:	mov	x3, x0
  40b478:	mov	x2, #0x37                  	// #55
  40b47c:	mov	x1, #0x1                   	// #1
  40b480:	adrp	x0, 415000 <argp_failure@@Base+0x4bc4>
  40b484:	add	x0, x0, #0xe80
  40b488:	bl	401e20 <fwrite@plt>
  40b48c:	bl	401d70 <abort@plt>
  40b490:	mov	w1, #0x2f                  	// #47
  40b494:	ldr	x0, [sp, #24]
  40b498:	bl	401d50 <strrchr@plt>
  40b49c:	str	x0, [sp, #40]
  40b4a0:	ldr	x0, [sp, #40]
  40b4a4:	cmp	x0, #0x0
  40b4a8:	b.eq	40b4b8 <argp_usage@@Base+0x314>  // b.none
  40b4ac:	ldr	x0, [sp, #40]
  40b4b0:	add	x0, x0, #0x1
  40b4b4:	b	40b4bc <argp_usage@@Base+0x318>
  40b4b8:	ldr	x0, [sp, #24]
  40b4bc:	str	x0, [sp, #32]
  40b4c0:	ldr	x1, [sp, #32]
  40b4c4:	ldr	x0, [sp, #24]
  40b4c8:	sub	x0, x1, x0
  40b4cc:	cmp	x0, #0x6
  40b4d0:	b.le	40b538 <argp_usage@@Base+0x394>
  40b4d4:	ldr	x0, [sp, #32]
  40b4d8:	sub	x3, x0, #0x7
  40b4dc:	mov	x2, #0x7                   	// #7
  40b4e0:	adrp	x0, 415000 <argp_failure@@Base+0x4bc4>
  40b4e4:	add	x1, x0, #0xeb8
  40b4e8:	mov	x0, x3
  40b4ec:	bl	401ca0 <strncmp@plt>
  40b4f0:	cmp	w0, #0x0
  40b4f4:	b.ne	40b538 <argp_usage@@Base+0x394>  // b.any
  40b4f8:	ldr	x0, [sp, #32]
  40b4fc:	str	x0, [sp, #24]
  40b500:	mov	x2, #0x3                   	// #3
  40b504:	adrp	x0, 415000 <argp_failure@@Base+0x4bc4>
  40b508:	add	x1, x0, #0xec0
  40b50c:	ldr	x0, [sp, #32]
  40b510:	bl	401ca0 <strncmp@plt>
  40b514:	cmp	w0, #0x0
  40b518:	b.ne	40b538 <argp_usage@@Base+0x394>  // b.any
  40b51c:	ldr	x0, [sp, #32]
  40b520:	add	x0, x0, #0x3
  40b524:	str	x0, [sp, #24]
  40b528:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  40b52c:	add	x0, x0, #0x518
  40b530:	ldr	x1, [sp, #24]
  40b534:	str	x1, [x0]
  40b538:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  40b53c:	add	x0, x0, #0x640
  40b540:	ldr	x1, [sp, #24]
  40b544:	str	x1, [x0]
  40b548:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  40b54c:	add	x0, x0, #0x500
  40b550:	ldr	x1, [sp, #24]
  40b554:	str	x1, [x0]
  40b558:	nop
  40b55c:	ldp	x29, x30, [sp], #48
  40b560:	ret
  40b564:	stp	x29, x30, [sp, #-240]!
  40b568:	mov	x29, sp
  40b56c:	str	x0, [sp, #24]
  40b570:	str	x1, [sp, #16]
  40b574:	str	xzr, [sp, #232]
  40b578:	mov	x0, #0x2000                	// #8192
  40b57c:	str	x0, [sp, #224]
  40b580:	ldr	x0, [sp, #24]
  40b584:	bl	401c30 <fileno@plt>
  40b588:	mov	w2, w0
  40b58c:	add	x0, sp, #0x20
  40b590:	mov	x1, x0
  40b594:	mov	w0, w2
  40b598:	bl	413000 <argp_failure@@Base+0x2bc4>
  40b59c:	cmp	w0, #0x0
  40b5a0:	b.lt	40b61c <argp_usage@@Base+0x478>  // b.tstop
  40b5a4:	ldr	w0, [sp, #48]
  40b5a8:	and	w0, w0, #0xf000
  40b5ac:	cmp	w0, #0x8, lsl #12
  40b5b0:	b.ne	40b61c <argp_usage@@Base+0x478>  // b.any
  40b5b4:	ldr	x0, [sp, #24]
  40b5b8:	bl	401e40 <ftello@plt>
  40b5bc:	str	x0, [sp, #200]
  40b5c0:	ldr	x0, [sp, #200]
  40b5c4:	cmp	x0, #0x0
  40b5c8:	b.lt	40b61c <argp_usage@@Base+0x478>  // b.tstop
  40b5cc:	ldr	x0, [sp, #80]
  40b5d0:	ldr	x1, [sp, #200]
  40b5d4:	cmp	x1, x0
  40b5d8:	b.ge	40b61c <argp_usage@@Base+0x478>  // b.tcont
  40b5dc:	ldr	x1, [sp, #80]
  40b5e0:	ldr	x0, [sp, #200]
  40b5e4:	sub	x0, x1, x0
  40b5e8:	str	x0, [sp, #192]
  40b5ec:	ldr	x0, [sp, #192]
  40b5f0:	cmn	x0, #0x1
  40b5f4:	b.ne	40b610 <argp_usage@@Base+0x46c>  // b.any
  40b5f8:	bl	401f40 <__errno_location@plt>
  40b5fc:	mov	x1, x0
  40b600:	mov	w0, #0xc                   	// #12
  40b604:	str	w0, [x1]
  40b608:	mov	x0, #0x0                   	// #0
  40b60c:	b	40b7b8 <argp_usage@@Base+0x614>
  40b610:	ldr	x0, [sp, #192]
  40b614:	add	x0, x0, #0x1
  40b618:	str	x0, [sp, #224]
  40b61c:	ldr	x0, [sp, #224]
  40b620:	bl	401c80 <malloc@plt>
  40b624:	str	x0, [sp, #232]
  40b628:	ldr	x0, [sp, #232]
  40b62c:	cmp	x0, #0x0
  40b630:	b.ne	40b63c <argp_usage@@Base+0x498>  // b.any
  40b634:	mov	x0, #0x0                   	// #0
  40b638:	b	40b7b8 <argp_usage@@Base+0x614>
  40b63c:	str	xzr, [sp, #216]
  40b640:	ldr	x1, [sp, #224]
  40b644:	ldr	x0, [sp, #216]
  40b648:	sub	x0, x1, x0
  40b64c:	str	x0, [sp, #184]
  40b650:	ldr	x1, [sp, #232]
  40b654:	ldr	x0, [sp, #216]
  40b658:	add	x0, x1, x0
  40b65c:	ldr	x3, [sp, #24]
  40b660:	ldr	x2, [sp, #184]
  40b664:	mov	x1, #0x1                   	// #1
  40b668:	bl	401db0 <fread@plt>
  40b66c:	str	x0, [sp, #176]
  40b670:	ldr	x1, [sp, #216]
  40b674:	ldr	x0, [sp, #176]
  40b678:	add	x0, x1, x0
  40b67c:	str	x0, [sp, #216]
  40b680:	ldr	x1, [sp, #176]
  40b684:	ldr	x0, [sp, #184]
  40b688:	cmp	x1, x0
  40b68c:	b.eq	40b710 <argp_usage@@Base+0x56c>  // b.none
  40b690:	bl	401f40 <__errno_location@plt>
  40b694:	ldr	w0, [x0]
  40b698:	str	w0, [sp, #212]
  40b69c:	ldr	x0, [sp, #24]
  40b6a0:	bl	401fa0 <ferror@plt>
  40b6a4:	cmp	w0, #0x0
  40b6a8:	b.ne	40b798 <argp_usage@@Base+0x5f4>  // b.any
  40b6ac:	ldr	x0, [sp, #224]
  40b6b0:	sub	x0, x0, #0x1
  40b6b4:	ldr	x1, [sp, #216]
  40b6b8:	cmp	x1, x0
  40b6bc:	b.cs	40b6ec <argp_usage@@Base+0x548>  // b.hs, b.nlast
  40b6c0:	ldr	x0, [sp, #216]
  40b6c4:	add	x0, x0, #0x1
  40b6c8:	mov	x1, x0
  40b6cc:	ldr	x0, [sp, #232]
  40b6d0:	bl	401d10 <realloc@plt>
  40b6d4:	str	x0, [sp, #160]
  40b6d8:	ldr	x0, [sp, #160]
  40b6dc:	cmp	x0, #0x0
  40b6e0:	b.eq	40b6ec <argp_usage@@Base+0x548>  // b.none
  40b6e4:	ldr	x0, [sp, #160]
  40b6e8:	str	x0, [sp, #232]
  40b6ec:	ldr	x1, [sp, #232]
  40b6f0:	ldr	x0, [sp, #216]
  40b6f4:	add	x0, x1, x0
  40b6f8:	strb	wzr, [x0]
  40b6fc:	ldr	x0, [sp, #16]
  40b700:	ldr	x1, [sp, #216]
  40b704:	str	x1, [x0]
  40b708:	ldr	x0, [sp, #232]
  40b70c:	b	40b7b8 <argp_usage@@Base+0x614>
  40b710:	ldr	x0, [sp, #224]
  40b714:	cmn	x0, #0x1
  40b718:	b.ne	40b728 <argp_usage@@Base+0x584>  // b.any
  40b71c:	mov	w0, #0xc                   	// #12
  40b720:	str	w0, [sp, #212]
  40b724:	b	40b79c <argp_usage@@Base+0x5f8>
  40b728:	ldr	x0, [sp, #224]
  40b72c:	lsr	x0, x0, #1
  40b730:	mvn	x0, x0
  40b734:	ldr	x1, [sp, #224]
  40b738:	cmp	x1, x0
  40b73c:	b.cs	40b758 <argp_usage@@Base+0x5b4>  // b.hs, b.nlast
  40b740:	ldr	x0, [sp, #224]
  40b744:	lsr	x0, x0, #1
  40b748:	ldr	x1, [sp, #224]
  40b74c:	add	x0, x1, x0
  40b750:	str	x0, [sp, #224]
  40b754:	b	40b760 <argp_usage@@Base+0x5bc>
  40b758:	mov	x0, #0xffffffffffffffff    	// #-1
  40b75c:	str	x0, [sp, #224]
  40b760:	ldr	x1, [sp, #224]
  40b764:	ldr	x0, [sp, #232]
  40b768:	bl	401d10 <realloc@plt>
  40b76c:	str	x0, [sp, #168]
  40b770:	ldr	x0, [sp, #168]
  40b774:	cmp	x0, #0x0
  40b778:	b.ne	40b78c <argp_usage@@Base+0x5e8>  // b.any
  40b77c:	bl	401f40 <__errno_location@plt>
  40b780:	ldr	w0, [x0]
  40b784:	str	w0, [sp, #212]
  40b788:	b	40b79c <argp_usage@@Base+0x5f8>
  40b78c:	ldr	x0, [sp, #168]
  40b790:	str	x0, [sp, #232]
  40b794:	b	40b640 <argp_usage@@Base+0x49c>
  40b798:	nop
  40b79c:	ldr	x0, [sp, #232]
  40b7a0:	bl	401dd0 <free@plt>
  40b7a4:	bl	401f40 <__errno_location@plt>
  40b7a8:	mov	x1, x0
  40b7ac:	ldr	w0, [sp, #212]
  40b7b0:	str	w0, [x1]
  40b7b4:	mov	x0, #0x0                   	// #0
  40b7b8:	ldp	x29, x30, [sp], #240
  40b7bc:	ret
  40b7c0:	stp	x29, x30, [sp, #-80]!
  40b7c4:	mov	x29, sp
  40b7c8:	str	x0, [sp, #40]
  40b7cc:	str	x1, [sp, #32]
  40b7d0:	str	x2, [sp, #24]
  40b7d4:	ldr	x1, [sp, #24]
  40b7d8:	ldr	x0, [sp, #40]
  40b7dc:	bl	401c70 <fopen@plt>
  40b7e0:	str	x0, [sp, #64]
  40b7e4:	ldr	x0, [sp, #64]
  40b7e8:	cmp	x0, #0x0
  40b7ec:	b.ne	40b7f8 <argp_usage@@Base+0x654>  // b.any
  40b7f0:	mov	x0, #0x0                   	// #0
  40b7f4:	b	40b860 <argp_usage@@Base+0x6bc>
  40b7f8:	ldr	x1, [sp, #32]
  40b7fc:	ldr	x0, [sp, #64]
  40b800:	bl	40b564 <argp_usage@@Base+0x3c0>
  40b804:	str	x0, [sp, #56]
  40b808:	bl	401f40 <__errno_location@plt>
  40b80c:	ldr	w0, [x0]
  40b810:	str	w0, [sp, #76]
  40b814:	ldr	x0, [sp, #64]
  40b818:	bl	401c50 <fclose@plt>
  40b81c:	cmp	w0, #0x0
  40b820:	b.eq	40b85c <argp_usage@@Base+0x6b8>  // b.none
  40b824:	ldr	x0, [sp, #56]
  40b828:	cmp	x0, #0x0
  40b82c:	b.eq	40b844 <argp_usage@@Base+0x6a0>  // b.none
  40b830:	bl	401f40 <__errno_location@plt>
  40b834:	ldr	w0, [x0]
  40b838:	str	w0, [sp, #76]
  40b83c:	ldr	x0, [sp, #56]
  40b840:	bl	401dd0 <free@plt>
  40b844:	bl	401f40 <__errno_location@plt>
  40b848:	mov	x1, x0
  40b84c:	ldr	w0, [sp, #76]
  40b850:	str	w0, [x1]
  40b854:	mov	x0, #0x0                   	// #0
  40b858:	b	40b860 <argp_usage@@Base+0x6bc>
  40b85c:	ldr	x0, [sp, #56]
  40b860:	ldp	x29, x30, [sp], #80
  40b864:	ret
  40b868:	stp	x29, x30, [sp, #-32]!
  40b86c:	mov	x29, sp
  40b870:	str	x0, [sp, #24]
  40b874:	str	x1, [sp, #16]
  40b878:	adrp	x0, 415000 <argp_failure@@Base+0x4bc4>
  40b87c:	add	x2, x0, #0xec8
  40b880:	ldr	x1, [sp, #16]
  40b884:	ldr	x0, [sp, #24]
  40b888:	bl	40b7c0 <argp_usage@@Base+0x61c>
  40b88c:	ldp	x29, x30, [sp], #32
  40b890:	ret
  40b894:	stp	x29, x30, [sp, #-32]!
  40b898:	mov	x29, sp
  40b89c:	str	x0, [sp, #24]
  40b8a0:	str	x1, [sp, #16]
  40b8a4:	adrp	x0, 415000 <argp_failure@@Base+0x4bc4>
  40b8a8:	add	x2, x0, #0xed0
  40b8ac:	ldr	x1, [sp, #16]
  40b8b0:	ldr	x0, [sp, #24]
  40b8b4:	bl	40b7c0 <argp_usage@@Base+0x61c>
  40b8b8:	ldp	x29, x30, [sp], #32
  40b8bc:	ret
  40b8c0:	sub	sp, sp, #0x60
  40b8c4:	stp	x29, x30, [sp, #32]
  40b8c8:	add	x29, sp, #0x20
  40b8cc:	str	x0, [sp, #88]
  40b8d0:	str	x1, [sp, #80]
  40b8d4:	str	x2, [sp, #72]
  40b8d8:	str	x3, [sp, #64]
  40b8dc:	str	x4, [sp, #56]
  40b8e0:	str	x5, [sp, #48]
  40b8e4:	ldr	x0, [sp, #80]
  40b8e8:	cmp	x0, #0x0
  40b8ec:	b.eq	40b910 <argp_usage@@Base+0x76c>  // b.none
  40b8f0:	ldr	x4, [sp, #64]
  40b8f4:	ldr	x3, [sp, #72]
  40b8f8:	ldr	x2, [sp, #80]
  40b8fc:	adrp	x0, 415000 <argp_failure@@Base+0x4bc4>
  40b900:	add	x1, x0, #0xed8
  40b904:	ldr	x0, [sp, #88]
  40b908:	bl	401f80 <fprintf@plt>
  40b90c:	b	40b928 <argp_usage@@Base+0x784>
  40b910:	ldr	x3, [sp, #64]
  40b914:	ldr	x2, [sp, #72]
  40b918:	adrp	x0, 415000 <argp_failure@@Base+0x4bc4>
  40b91c:	add	x1, x0, #0xee8
  40b920:	ldr	x0, [sp, #88]
  40b924:	bl	401f80 <fprintf@plt>
  40b928:	mov	w3, #0x7df                 	// #2015
  40b92c:	adrp	x0, 415000 <argp_failure@@Base+0x4bc4>
  40b930:	add	x2, x0, #0xef0
  40b934:	adrp	x0, 416000 <argp_failure@@Base+0x5bc4>
  40b938:	add	x1, x0, #0x218
  40b93c:	ldr	x0, [sp, #88]
  40b940:	bl	401f80 <fprintf@plt>
  40b944:	ldr	x3, [sp, #88]
  40b948:	mov	x2, #0xca                  	// #202
  40b94c:	mov	x1, #0x1                   	// #1
  40b950:	adrp	x0, 415000 <argp_failure@@Base+0x4bc4>
  40b954:	add	x0, x0, #0xef8
  40b958:	bl	401e20 <fwrite@plt>
  40b95c:	ldr	x0, [sp, #48]
  40b960:	cmp	x0, #0x9
  40b964:	b.eq	40bce4 <argp_usage@@Base+0xb40>  // b.none
  40b968:	ldr	x0, [sp, #48]
  40b96c:	cmp	x0, #0x9
  40b970:	b.hi	40bd70 <argp_usage@@Base+0xbcc>  // b.pmore
  40b974:	ldr	x0, [sp, #48]
  40b978:	cmp	x0, #0x8
  40b97c:	b.eq	40bc6c <argp_usage@@Base+0xac8>  // b.none
  40b980:	ldr	x0, [sp, #48]
  40b984:	cmp	x0, #0x8
  40b988:	b.hi	40bd70 <argp_usage@@Base+0xbcc>  // b.pmore
  40b98c:	ldr	x0, [sp, #48]
  40b990:	cmp	x0, #0x7
  40b994:	b.eq	40bbec <argp_usage@@Base+0xa48>  // b.none
  40b998:	ldr	x0, [sp, #48]
  40b99c:	cmp	x0, #0x7
  40b9a0:	b.hi	40bd70 <argp_usage@@Base+0xbcc>  // b.pmore
  40b9a4:	ldr	x0, [sp, #48]
  40b9a8:	cmp	x0, #0x6
  40b9ac:	b.eq	40bb7c <argp_usage@@Base+0x9d8>  // b.none
  40b9b0:	ldr	x0, [sp, #48]
  40b9b4:	cmp	x0, #0x6
  40b9b8:	b.hi	40bd70 <argp_usage@@Base+0xbcc>  // b.pmore
  40b9bc:	ldr	x0, [sp, #48]
  40b9c0:	cmp	x0, #0x5
  40b9c4:	b.eq	40bb1c <argp_usage@@Base+0x978>  // b.none
  40b9c8:	ldr	x0, [sp, #48]
  40b9cc:	cmp	x0, #0x5
  40b9d0:	b.hi	40bd70 <argp_usage@@Base+0xbcc>  // b.pmore
  40b9d4:	ldr	x0, [sp, #48]
  40b9d8:	cmp	x0, #0x4
  40b9dc:	b.eq	40bacc <argp_usage@@Base+0x928>  // b.none
  40b9e0:	ldr	x0, [sp, #48]
  40b9e4:	cmp	x0, #0x4
  40b9e8:	b.hi	40bd70 <argp_usage@@Base+0xbcc>  // b.pmore
  40b9ec:	ldr	x0, [sp, #48]
  40b9f0:	cmp	x0, #0x3
  40b9f4:	b.eq	40ba8c <argp_usage@@Base+0x8e8>  // b.none
  40b9f8:	ldr	x0, [sp, #48]
  40b9fc:	cmp	x0, #0x3
  40ba00:	b.hi	40bd70 <argp_usage@@Base+0xbcc>  // b.pmore
  40ba04:	ldr	x0, [sp, #48]
  40ba08:	cmp	x0, #0x2
  40ba0c:	b.eq	40ba5c <argp_usage@@Base+0x8b8>  // b.none
  40ba10:	ldr	x0, [sp, #48]
  40ba14:	cmp	x0, #0x2
  40ba18:	b.hi	40bd70 <argp_usage@@Base+0xbcc>  // b.pmore
  40ba1c:	ldr	x0, [sp, #48]
  40ba20:	cmp	x0, #0x0
  40ba24:	b.eq	40ba38 <argp_usage@@Base+0x894>  // b.none
  40ba28:	ldr	x0, [sp, #48]
  40ba2c:	cmp	x0, #0x1
  40ba30:	b.eq	40ba3c <argp_usage@@Base+0x898>  // b.none
  40ba34:	b	40bd70 <argp_usage@@Base+0xbcc>
  40ba38:	bl	401d70 <abort@plt>
  40ba3c:	ldr	x0, [sp, #56]
  40ba40:	ldr	x0, [x0]
  40ba44:	mov	x2, x0
  40ba48:	adrp	x0, 415000 <argp_failure@@Base+0x4bc4>
  40ba4c:	add	x1, x0, #0xfc8
  40ba50:	ldr	x0, [sp, #88]
  40ba54:	bl	401f80 <fprintf@plt>
  40ba58:	b	40bdfc <argp_usage@@Base+0xc58>
  40ba5c:	ldr	x0, [sp, #56]
  40ba60:	ldr	x1, [x0]
  40ba64:	ldr	x0, [sp, #56]
  40ba68:	add	x0, x0, #0x8
  40ba6c:	ldr	x0, [x0]
  40ba70:	mov	x3, x0
  40ba74:	mov	x2, x1
  40ba78:	adrp	x0, 415000 <argp_failure@@Base+0x4bc4>
  40ba7c:	add	x1, x0, #0xfd8
  40ba80:	ldr	x0, [sp, #88]
  40ba84:	bl	401f80 <fprintf@plt>
  40ba88:	b	40bdfc <argp_usage@@Base+0xc58>
  40ba8c:	ldr	x0, [sp, #56]
  40ba90:	ldr	x1, [x0]
  40ba94:	ldr	x0, [sp, #56]
  40ba98:	add	x0, x0, #0x8
  40ba9c:	ldr	x2, [x0]
  40baa0:	ldr	x0, [sp, #56]
  40baa4:	add	x0, x0, #0x10
  40baa8:	ldr	x0, [x0]
  40baac:	mov	x4, x0
  40bab0:	mov	x3, x2
  40bab4:	mov	x2, x1
  40bab8:	adrp	x0, 415000 <argp_failure@@Base+0x4bc4>
  40babc:	add	x1, x0, #0xff0
  40bac0:	ldr	x0, [sp, #88]
  40bac4:	bl	401f80 <fprintf@plt>
  40bac8:	b	40bdfc <argp_usage@@Base+0xc58>
  40bacc:	ldr	x0, [sp, #56]
  40bad0:	ldr	x1, [x0]
  40bad4:	ldr	x0, [sp, #56]
  40bad8:	add	x0, x0, #0x8
  40badc:	ldr	x2, [x0]
  40bae0:	ldr	x0, [sp, #56]
  40bae4:	add	x0, x0, #0x10
  40bae8:	ldr	x3, [x0]
  40baec:	ldr	x0, [sp, #56]
  40baf0:	add	x0, x0, #0x18
  40baf4:	ldr	x0, [x0]
  40baf8:	mov	x5, x0
  40bafc:	mov	x4, x3
  40bb00:	mov	x3, x2
  40bb04:	mov	x2, x1
  40bb08:	adrp	x0, 416000 <argp_failure@@Base+0x5bc4>
  40bb0c:	add	x1, x0, #0x10
  40bb10:	ldr	x0, [sp, #88]
  40bb14:	bl	401f80 <fprintf@plt>
  40bb18:	b	40bdfc <argp_usage@@Base+0xc58>
  40bb1c:	ldr	x0, [sp, #56]
  40bb20:	ldr	x1, [x0]
  40bb24:	ldr	x0, [sp, #56]
  40bb28:	add	x0, x0, #0x8
  40bb2c:	ldr	x2, [x0]
  40bb30:	ldr	x0, [sp, #56]
  40bb34:	add	x0, x0, #0x10
  40bb38:	ldr	x3, [x0]
  40bb3c:	ldr	x0, [sp, #56]
  40bb40:	add	x0, x0, #0x18
  40bb44:	ldr	x4, [x0]
  40bb48:	ldr	x0, [sp, #56]
  40bb4c:	add	x0, x0, #0x20
  40bb50:	ldr	x0, [x0]
  40bb54:	mov	x6, x0
  40bb58:	mov	x5, x4
  40bb5c:	mov	x4, x3
  40bb60:	mov	x3, x2
  40bb64:	mov	x2, x1
  40bb68:	adrp	x0, 416000 <argp_failure@@Base+0x5bc4>
  40bb6c:	add	x1, x0, #0x30
  40bb70:	ldr	x0, [sp, #88]
  40bb74:	bl	401f80 <fprintf@plt>
  40bb78:	b	40bdfc <argp_usage@@Base+0xc58>
  40bb7c:	ldr	x0, [sp, #56]
  40bb80:	ldr	x1, [x0]
  40bb84:	ldr	x0, [sp, #56]
  40bb88:	add	x0, x0, #0x8
  40bb8c:	ldr	x2, [x0]
  40bb90:	ldr	x0, [sp, #56]
  40bb94:	add	x0, x0, #0x10
  40bb98:	ldr	x3, [x0]
  40bb9c:	ldr	x0, [sp, #56]
  40bba0:	add	x0, x0, #0x18
  40bba4:	ldr	x4, [x0]
  40bba8:	ldr	x0, [sp, #56]
  40bbac:	add	x0, x0, #0x20
  40bbb0:	ldr	x5, [x0]
  40bbb4:	ldr	x0, [sp, #56]
  40bbb8:	add	x0, x0, #0x28
  40bbbc:	ldr	x0, [x0]
  40bbc0:	mov	x7, x0
  40bbc4:	mov	x6, x5
  40bbc8:	mov	x5, x4
  40bbcc:	mov	x4, x3
  40bbd0:	mov	x3, x2
  40bbd4:	mov	x2, x1
  40bbd8:	adrp	x0, 416000 <argp_failure@@Base+0x5bc4>
  40bbdc:	add	x1, x0, #0x58
  40bbe0:	ldr	x0, [sp, #88]
  40bbe4:	bl	401f80 <fprintf@plt>
  40bbe8:	b	40bdfc <argp_usage@@Base+0xc58>
  40bbec:	ldr	x0, [sp, #56]
  40bbf0:	ldr	x1, [x0]
  40bbf4:	ldr	x0, [sp, #56]
  40bbf8:	add	x0, x0, #0x8
  40bbfc:	ldr	x2, [x0]
  40bc00:	ldr	x0, [sp, #56]
  40bc04:	add	x0, x0, #0x10
  40bc08:	ldr	x3, [x0]
  40bc0c:	ldr	x0, [sp, #56]
  40bc10:	add	x0, x0, #0x18
  40bc14:	ldr	x4, [x0]
  40bc18:	ldr	x0, [sp, #56]
  40bc1c:	add	x0, x0, #0x20
  40bc20:	ldr	x5, [x0]
  40bc24:	ldr	x0, [sp, #56]
  40bc28:	add	x0, x0, #0x28
  40bc2c:	ldr	x6, [x0]
  40bc30:	ldr	x0, [sp, #56]
  40bc34:	add	x0, x0, #0x30
  40bc38:	ldr	x0, [x0]
  40bc3c:	str	x0, [sp]
  40bc40:	mov	x7, x6
  40bc44:	mov	x6, x5
  40bc48:	mov	x5, x4
  40bc4c:	mov	x4, x3
  40bc50:	mov	x3, x2
  40bc54:	mov	x2, x1
  40bc58:	adrp	x0, 416000 <argp_failure@@Base+0x5bc4>
  40bc5c:	add	x1, x0, #0x80
  40bc60:	ldr	x0, [sp, #88]
  40bc64:	bl	401f80 <fprintf@plt>
  40bc68:	b	40bdfc <argp_usage@@Base+0xc58>
  40bc6c:	ldr	x0, [sp, #56]
  40bc70:	ldr	x2, [x0]
  40bc74:	ldr	x0, [sp, #56]
  40bc78:	add	x0, x0, #0x8
  40bc7c:	ldr	x3, [x0]
  40bc80:	ldr	x0, [sp, #56]
  40bc84:	add	x0, x0, #0x10
  40bc88:	ldr	x4, [x0]
  40bc8c:	ldr	x0, [sp, #56]
  40bc90:	add	x0, x0, #0x18
  40bc94:	ldr	x5, [x0]
  40bc98:	ldr	x0, [sp, #56]
  40bc9c:	add	x0, x0, #0x20
  40bca0:	ldr	x6, [x0]
  40bca4:	ldr	x0, [sp, #56]
  40bca8:	add	x0, x0, #0x28
  40bcac:	ldr	x7, [x0]
  40bcb0:	ldr	x0, [sp, #56]
  40bcb4:	add	x0, x0, #0x30
  40bcb8:	ldr	x0, [x0]
  40bcbc:	ldr	x1, [sp, #56]
  40bcc0:	add	x1, x1, #0x38
  40bcc4:	ldr	x1, [x1]
  40bcc8:	str	x1, [sp, #8]
  40bccc:	str	x0, [sp]
  40bcd0:	adrp	x0, 416000 <argp_failure@@Base+0x5bc4>
  40bcd4:	add	x1, x0, #0xb0
  40bcd8:	ldr	x0, [sp, #88]
  40bcdc:	bl	401f80 <fprintf@plt>
  40bce0:	b	40bdfc <argp_usage@@Base+0xc58>
  40bce4:	ldr	x0, [sp, #56]
  40bce8:	ldr	x8, [x0]
  40bcec:	ldr	x0, [sp, #56]
  40bcf0:	add	x0, x0, #0x8
  40bcf4:	ldr	x3, [x0]
  40bcf8:	ldr	x0, [sp, #56]
  40bcfc:	add	x0, x0, #0x10
  40bd00:	ldr	x4, [x0]
  40bd04:	ldr	x0, [sp, #56]
  40bd08:	add	x0, x0, #0x18
  40bd0c:	ldr	x5, [x0]
  40bd10:	ldr	x0, [sp, #56]
  40bd14:	add	x0, x0, #0x20
  40bd18:	ldr	x6, [x0]
  40bd1c:	ldr	x0, [sp, #56]
  40bd20:	add	x0, x0, #0x28
  40bd24:	ldr	x7, [x0]
  40bd28:	ldr	x0, [sp, #56]
  40bd2c:	add	x0, x0, #0x30
  40bd30:	ldr	x0, [x0]
  40bd34:	ldr	x1, [sp, #56]
  40bd38:	add	x1, x1, #0x38
  40bd3c:	ldr	x1, [x1]
  40bd40:	ldr	x2, [sp, #56]
  40bd44:	add	x2, x2, #0x40
  40bd48:	ldr	x2, [x2]
  40bd4c:	str	x2, [sp, #16]
  40bd50:	str	x1, [sp, #8]
  40bd54:	str	x0, [sp]
  40bd58:	mov	x2, x8
  40bd5c:	adrp	x0, 416000 <argp_failure@@Base+0x5bc4>
  40bd60:	add	x1, x0, #0xe0
  40bd64:	ldr	x0, [sp, #88]
  40bd68:	bl	401f80 <fprintf@plt>
  40bd6c:	b	40bdfc <argp_usage@@Base+0xc58>
  40bd70:	ldr	x0, [sp, #56]
  40bd74:	ldr	x8, [x0]
  40bd78:	ldr	x0, [sp, #56]
  40bd7c:	add	x0, x0, #0x8
  40bd80:	ldr	x3, [x0]
  40bd84:	ldr	x0, [sp, #56]
  40bd88:	add	x0, x0, #0x10
  40bd8c:	ldr	x4, [x0]
  40bd90:	ldr	x0, [sp, #56]
  40bd94:	add	x0, x0, #0x18
  40bd98:	ldr	x5, [x0]
  40bd9c:	ldr	x0, [sp, #56]
  40bda0:	add	x0, x0, #0x20
  40bda4:	ldr	x6, [x0]
  40bda8:	ldr	x0, [sp, #56]
  40bdac:	add	x0, x0, #0x28
  40bdb0:	ldr	x7, [x0]
  40bdb4:	ldr	x0, [sp, #56]
  40bdb8:	add	x0, x0, #0x30
  40bdbc:	ldr	x0, [x0]
  40bdc0:	ldr	x1, [sp, #56]
  40bdc4:	add	x1, x1, #0x38
  40bdc8:	ldr	x1, [x1]
  40bdcc:	ldr	x2, [sp, #56]
  40bdd0:	add	x2, x2, #0x40
  40bdd4:	ldr	x2, [x2]
  40bdd8:	str	x2, [sp, #16]
  40bddc:	str	x1, [sp, #8]
  40bde0:	str	x0, [sp]
  40bde4:	mov	x2, x8
  40bde8:	adrp	x0, 416000 <argp_failure@@Base+0x5bc4>
  40bdec:	add	x1, x0, #0x118
  40bdf0:	ldr	x0, [sp, #88]
  40bdf4:	bl	401f80 <fprintf@plt>
  40bdf8:	nop
  40bdfc:	nop
  40be00:	ldp	x29, x30, [sp, #32]
  40be04:	add	sp, sp, #0x60
  40be08:	ret
  40be0c:	stp	x29, x30, [sp, #-80]!
  40be10:	mov	x29, sp
  40be14:	str	x0, [sp, #56]
  40be18:	str	x1, [sp, #48]
  40be1c:	str	x2, [sp, #40]
  40be20:	str	x3, [sp, #32]
  40be24:	str	x4, [sp, #24]
  40be28:	str	xzr, [sp, #72]
  40be2c:	b	40be3c <argp_usage@@Base+0xc98>
  40be30:	ldr	x0, [sp, #72]
  40be34:	add	x0, x0, #0x1
  40be38:	str	x0, [sp, #72]
  40be3c:	ldr	x0, [sp, #72]
  40be40:	lsl	x0, x0, #3
  40be44:	ldr	x1, [sp, #24]
  40be48:	add	x0, x1, x0
  40be4c:	ldr	x0, [x0]
  40be50:	cmp	x0, #0x0
  40be54:	b.ne	40be30 <argp_usage@@Base+0xc8c>  // b.any
  40be58:	ldr	x5, [sp, #72]
  40be5c:	ldr	x4, [sp, #24]
  40be60:	ldr	x3, [sp, #32]
  40be64:	ldr	x2, [sp, #40]
  40be68:	ldr	x1, [sp, #48]
  40be6c:	ldr	x0, [sp, #56]
  40be70:	bl	40b8c0 <argp_usage@@Base+0x71c>
  40be74:	nop
  40be78:	ldp	x29, x30, [sp], #80
  40be7c:	ret
  40be80:	stp	x29, x30, [sp, #-160]!
  40be84:	mov	x29, sp
  40be88:	str	x19, [sp, #16]
  40be8c:	str	x0, [sp, #56]
  40be90:	str	x1, [sp, #48]
  40be94:	str	x2, [sp, #40]
  40be98:	str	x3, [sp, #32]
  40be9c:	mov	x19, x4
  40bea0:	str	xzr, [sp, #152]
  40bea4:	b	40beb4 <argp_usage@@Base+0xd10>
  40bea8:	ldr	x0, [sp, #152]
  40beac:	add	x0, x0, #0x1
  40beb0:	str	x0, [sp, #152]
  40beb4:	ldr	x0, [sp, #152]
  40beb8:	cmp	x0, #0x9
  40bebc:	b.hi	40bf3c <argp_usage@@Base+0xd98>  // b.pmore
  40bec0:	ldr	w1, [x19, #24]
  40bec4:	ldr	x0, [x19]
  40bec8:	cmp	w1, #0x0
  40becc:	b.lt	40bee0 <argp_usage@@Base+0xd3c>  // b.tstop
  40bed0:	add	x1, x0, #0xf
  40bed4:	and	x1, x1, #0xfffffffffffffff8
  40bed8:	str	x1, [x19]
  40bedc:	b	40bf10 <argp_usage@@Base+0xd6c>
  40bee0:	add	w2, w1, #0x8
  40bee4:	str	w2, [x19, #24]
  40bee8:	ldr	w2, [x19, #24]
  40beec:	cmp	w2, #0x0
  40bef0:	b.le	40bf04 <argp_usage@@Base+0xd60>
  40bef4:	add	x1, x0, #0xf
  40bef8:	and	x1, x1, #0xfffffffffffffff8
  40befc:	str	x1, [x19]
  40bf00:	b	40bf10 <argp_usage@@Base+0xd6c>
  40bf04:	ldr	x2, [x19, #8]
  40bf08:	sxtw	x0, w1
  40bf0c:	add	x0, x2, x0
  40bf10:	ldr	x2, [x0]
  40bf14:	ldr	x0, [sp, #152]
  40bf18:	lsl	x0, x0, #3
  40bf1c:	add	x1, sp, #0x48
  40bf20:	str	x2, [x1, x0]
  40bf24:	ldr	x0, [sp, #152]
  40bf28:	lsl	x0, x0, #3
  40bf2c:	add	x1, sp, #0x48
  40bf30:	ldr	x0, [x1, x0]
  40bf34:	cmp	x0, #0x0
  40bf38:	b.ne	40bea8 <argp_usage@@Base+0xd04>  // b.any
  40bf3c:	add	x0, sp, #0x48
  40bf40:	ldr	x5, [sp, #152]
  40bf44:	mov	x4, x0
  40bf48:	ldr	x3, [sp, #32]
  40bf4c:	ldr	x2, [sp, #40]
  40bf50:	ldr	x1, [sp, #48]
  40bf54:	ldr	x0, [sp, #56]
  40bf58:	bl	40b8c0 <argp_usage@@Base+0x71c>
  40bf5c:	nop
  40bf60:	ldr	x19, [sp, #16]
  40bf64:	ldp	x29, x30, [sp], #160
  40bf68:	ret
  40bf6c:	stp	x29, x30, [sp, #-272]!
  40bf70:	mov	x29, sp
  40bf74:	str	x0, [sp, #72]
  40bf78:	str	x1, [sp, #64]
  40bf7c:	str	x2, [sp, #56]
  40bf80:	str	x3, [sp, #48]
  40bf84:	str	x4, [sp, #240]
  40bf88:	str	x5, [sp, #248]
  40bf8c:	str	x6, [sp, #256]
  40bf90:	str	x7, [sp, #264]
  40bf94:	str	q0, [sp, #112]
  40bf98:	str	q1, [sp, #128]
  40bf9c:	str	q2, [sp, #144]
  40bfa0:	str	q3, [sp, #160]
  40bfa4:	str	q4, [sp, #176]
  40bfa8:	str	q5, [sp, #192]
  40bfac:	str	q6, [sp, #208]
  40bfb0:	str	q7, [sp, #224]
  40bfb4:	add	x0, sp, #0x110
  40bfb8:	str	x0, [sp, #80]
  40bfbc:	add	x0, sp, #0x110
  40bfc0:	str	x0, [sp, #88]
  40bfc4:	add	x0, sp, #0xf0
  40bfc8:	str	x0, [sp, #96]
  40bfcc:	mov	w0, #0xffffffe0            	// #-32
  40bfd0:	str	w0, [sp, #104]
  40bfd4:	mov	w0, #0xffffff80            	// #-128
  40bfd8:	str	w0, [sp, #108]
  40bfdc:	add	x2, sp, #0x10
  40bfe0:	add	x3, sp, #0x50
  40bfe4:	ldp	x0, x1, [x3]
  40bfe8:	stp	x0, x1, [x2]
  40bfec:	ldp	x0, x1, [x3, #16]
  40bff0:	stp	x0, x1, [x2, #16]
  40bff4:	add	x0, sp, #0x10
  40bff8:	mov	x4, x0
  40bffc:	ldr	x3, [sp, #48]
  40c000:	ldr	x2, [sp, #56]
  40c004:	ldr	x1, [sp, #64]
  40c008:	ldr	x0, [sp, #72]
  40c00c:	bl	40be80 <argp_usage@@Base+0xcdc>
  40c010:	nop
  40c014:	ldp	x29, x30, [sp], #272
  40c018:	ret
  40c01c:	stp	x29, x30, [sp, #-16]!
  40c020:	mov	x29, sp
  40c024:	adrp	x0, 416000 <argp_failure@@Base+0x5bc4>
  40c028:	add	x1, x0, #0x158
  40c02c:	adrp	x0, 416000 <argp_failure@@Base+0x5bc4>
  40c030:	add	x0, x0, #0x170
  40c034:	bl	401f20 <printf@plt>
  40c038:	adrp	x0, 416000 <argp_failure@@Base+0x5bc4>
  40c03c:	add	x2, x0, #0x188
  40c040:	adrp	x0, 416000 <argp_failure@@Base+0x5bc4>
  40c044:	add	x1, x0, #0x1b0
  40c048:	adrp	x0, 416000 <argp_failure@@Base+0x5bc4>
  40c04c:	add	x0, x0, #0x1c0
  40c050:	bl	401f20 <printf@plt>
  40c054:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  40c058:	add	x0, x0, #0x510
  40c05c:	ldr	x0, [x0]
  40c060:	mov	x3, x0
  40c064:	mov	x2, #0x3f                  	// #63
  40c068:	mov	x1, #0x1                   	// #1
  40c06c:	adrp	x0, 416000 <argp_failure@@Base+0x5bc4>
  40c070:	add	x0, x0, #0x1d8
  40c074:	bl	401e20 <fwrite@plt>
  40c078:	nop
  40c07c:	ldp	x29, x30, [sp], #16
  40c080:	ret
  40c084:	stp	x29, x30, [sp, #-32]!
  40c088:	mov	x29, sp
  40c08c:	str	x0, [sp, #24]
  40c090:	str	x1, [sp, #16]
  40c094:	mov	x2, #0x0                   	// #0
  40c098:	ldr	x1, [sp, #24]
  40c09c:	ldr	x0, [sp, #16]
  40c0a0:	umulh	x0, x1, x0
  40c0a4:	cmp	x0, #0x0
  40c0a8:	b.eq	40c0b0 <argp_usage@@Base+0xf0c>  // b.none
  40c0ac:	mov	x2, #0x1                   	// #1
  40c0b0:	mov	x0, x2
  40c0b4:	cmp	x0, #0x0
  40c0b8:	b.eq	40c0c0 <argp_usage@@Base+0xf1c>  // b.none
  40c0bc:	bl	40c3b4 <argp_usage@@Base+0x1210>
  40c0c0:	ldr	x1, [sp, #24]
  40c0c4:	ldr	x0, [sp, #16]
  40c0c8:	mul	x0, x1, x0
  40c0cc:	bl	40c220 <argp_usage@@Base+0x107c>
  40c0d0:	ldp	x29, x30, [sp], #32
  40c0d4:	ret
  40c0d8:	stp	x29, x30, [sp, #-48]!
  40c0dc:	mov	x29, sp
  40c0e0:	str	x0, [sp, #40]
  40c0e4:	str	x1, [sp, #32]
  40c0e8:	str	x2, [sp, #24]
  40c0ec:	mov	x2, #0x0                   	// #0
  40c0f0:	ldr	x1, [sp, #32]
  40c0f4:	ldr	x0, [sp, #24]
  40c0f8:	umulh	x0, x1, x0
  40c0fc:	cmp	x0, #0x0
  40c100:	b.eq	40c108 <argp_usage@@Base+0xf64>  // b.none
  40c104:	mov	x2, #0x1                   	// #1
  40c108:	mov	x0, x2
  40c10c:	cmp	x0, #0x0
  40c110:	b.eq	40c118 <argp_usage@@Base+0xf74>  // b.none
  40c114:	bl	40c3b4 <argp_usage@@Base+0x1210>
  40c118:	ldr	x1, [sp, #32]
  40c11c:	ldr	x0, [sp, #24]
  40c120:	mul	x0, x1, x0
  40c124:	mov	x1, x0
  40c128:	ldr	x0, [sp, #40]
  40c12c:	bl	40c260 <argp_usage@@Base+0x10bc>
  40c130:	ldp	x29, x30, [sp], #48
  40c134:	ret
  40c138:	stp	x29, x30, [sp, #-64]!
  40c13c:	mov	x29, sp
  40c140:	str	x0, [sp, #40]
  40c144:	str	x1, [sp, #32]
  40c148:	str	x2, [sp, #24]
  40c14c:	ldr	x0, [sp, #32]
  40c150:	ldr	x0, [x0]
  40c154:	str	x0, [sp, #56]
  40c158:	ldr	x0, [sp, #40]
  40c15c:	cmp	x0, #0x0
  40c160:	b.ne	40c1a4 <argp_usage@@Base+0x1000>  // b.any
  40c164:	ldr	x0, [sp, #56]
  40c168:	cmp	x0, #0x0
  40c16c:	b.ne	40c1d8 <argp_usage@@Base+0x1034>  // b.any
  40c170:	mov	x1, #0x80                  	// #128
  40c174:	ldr	x0, [sp, #24]
  40c178:	udiv	x0, x1, x0
  40c17c:	str	x0, [sp, #56]
  40c180:	ldr	x0, [sp, #56]
  40c184:	cmp	x0, #0x0
  40c188:	cset	w0, eq  // eq = none
  40c18c:	and	w0, w0, #0xff
  40c190:	and	x0, x0, #0xff
  40c194:	ldr	x1, [sp, #56]
  40c198:	add	x0, x1, x0
  40c19c:	str	x0, [sp, #56]
  40c1a0:	b	40c1d8 <argp_usage@@Base+0x1034>
  40c1a4:	mov	x1, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  40c1a8:	ldr	x0, [sp, #24]
  40c1ac:	udiv	x0, x1, x0
  40c1b0:	ldr	x1, [sp, #56]
  40c1b4:	cmp	x1, x0
  40c1b8:	b.cc	40c1c0 <argp_usage@@Base+0x101c>  // b.lo, b.ul, b.last
  40c1bc:	bl	40c3b4 <argp_usage@@Base+0x1210>
  40c1c0:	ldr	x0, [sp, #56]
  40c1c4:	lsr	x1, x0, #1
  40c1c8:	ldr	x0, [sp, #56]
  40c1cc:	add	x0, x1, x0
  40c1d0:	add	x0, x0, #0x1
  40c1d4:	str	x0, [sp, #56]
  40c1d8:	ldr	x0, [sp, #32]
  40c1dc:	ldr	x1, [sp, #56]
  40c1e0:	str	x1, [x0]
  40c1e4:	ldr	x1, [sp, #56]
  40c1e8:	ldr	x0, [sp, #24]
  40c1ec:	mul	x0, x1, x0
  40c1f0:	mov	x1, x0
  40c1f4:	ldr	x0, [sp, #40]
  40c1f8:	bl	40c260 <argp_usage@@Base+0x10bc>
  40c1fc:	ldp	x29, x30, [sp], #64
  40c200:	ret
  40c204:	stp	x29, x30, [sp, #-32]!
  40c208:	mov	x29, sp
  40c20c:	str	x0, [sp, #24]
  40c210:	ldr	x0, [sp, #24]
  40c214:	bl	40c220 <argp_usage@@Base+0x107c>
  40c218:	ldp	x29, x30, [sp], #32
  40c21c:	ret
  40c220:	stp	x29, x30, [sp, #-48]!
  40c224:	mov	x29, sp
  40c228:	str	x0, [sp, #24]
  40c22c:	ldr	x0, [sp, #24]
  40c230:	bl	401c80 <malloc@plt>
  40c234:	str	x0, [sp, #40]
  40c238:	ldr	x0, [sp, #40]
  40c23c:	cmp	x0, #0x0
  40c240:	b.ne	40c254 <argp_usage@@Base+0x10b0>  // b.any
  40c244:	ldr	x0, [sp, #24]
  40c248:	cmp	x0, #0x0
  40c24c:	b.eq	40c254 <argp_usage@@Base+0x10b0>  // b.none
  40c250:	bl	40c3b4 <argp_usage@@Base+0x1210>
  40c254:	ldr	x0, [sp, #40]
  40c258:	ldp	x29, x30, [sp], #48
  40c25c:	ret
  40c260:	stp	x29, x30, [sp, #-32]!
  40c264:	mov	x29, sp
  40c268:	str	x0, [sp, #24]
  40c26c:	str	x1, [sp, #16]
  40c270:	ldr	x0, [sp, #16]
  40c274:	cmp	x0, #0x0
  40c278:	b.ne	40c298 <argp_usage@@Base+0x10f4>  // b.any
  40c27c:	ldr	x0, [sp, #24]
  40c280:	cmp	x0, #0x0
  40c284:	b.eq	40c298 <argp_usage@@Base+0x10f4>  // b.none
  40c288:	ldr	x0, [sp, #24]
  40c28c:	bl	401dd0 <free@plt>
  40c290:	mov	x0, #0x0                   	// #0
  40c294:	b	40c2c8 <argp_usage@@Base+0x1124>
  40c298:	ldr	x1, [sp, #16]
  40c29c:	ldr	x0, [sp, #24]
  40c2a0:	bl	401d10 <realloc@plt>
  40c2a4:	str	x0, [sp, #24]
  40c2a8:	ldr	x0, [sp, #24]
  40c2ac:	cmp	x0, #0x0
  40c2b0:	b.ne	40c2c4 <argp_usage@@Base+0x1120>  // b.any
  40c2b4:	ldr	x0, [sp, #16]
  40c2b8:	cmp	x0, #0x0
  40c2bc:	b.eq	40c2c4 <argp_usage@@Base+0x1120>  // b.none
  40c2c0:	bl	40c3b4 <argp_usage@@Base+0x1210>
  40c2c4:	ldr	x0, [sp, #24]
  40c2c8:	ldp	x29, x30, [sp], #32
  40c2cc:	ret
  40c2d0:	stp	x29, x30, [sp, #-32]!
  40c2d4:	mov	x29, sp
  40c2d8:	str	x0, [sp, #24]
  40c2dc:	str	x1, [sp, #16]
  40c2e0:	mov	x2, #0x1                   	// #1
  40c2e4:	ldr	x1, [sp, #16]
  40c2e8:	ldr	x0, [sp, #24]
  40c2ec:	bl	40c138 <argp_usage@@Base+0xf94>
  40c2f0:	ldp	x29, x30, [sp], #32
  40c2f4:	ret
  40c2f8:	stp	x29, x30, [sp, #-32]!
  40c2fc:	mov	x29, sp
  40c300:	str	x0, [sp, #24]
  40c304:	ldr	x0, [sp, #24]
  40c308:	bl	40c220 <argp_usage@@Base+0x107c>
  40c30c:	ldr	x2, [sp, #24]
  40c310:	mov	w1, #0x0                   	// #0
  40c314:	bl	401cc0 <memset@plt>
  40c318:	ldp	x29, x30, [sp], #32
  40c31c:	ret
  40c320:	stp	x29, x30, [sp, #-48]!
  40c324:	mov	x29, sp
  40c328:	str	x0, [sp, #24]
  40c32c:	str	x1, [sp, #16]
  40c330:	ldr	x1, [sp, #16]
  40c334:	ldr	x0, [sp, #24]
  40c338:	bl	401cf0 <calloc@plt>
  40c33c:	str	x0, [sp, #40]
  40c340:	ldr	x0, [sp, #40]
  40c344:	cmp	x0, #0x0
  40c348:	b.ne	40c350 <argp_usage@@Base+0x11ac>  // b.any
  40c34c:	bl	40c3b4 <argp_usage@@Base+0x1210>
  40c350:	ldr	x0, [sp, #40]
  40c354:	ldp	x29, x30, [sp], #48
  40c358:	ret
  40c35c:	stp	x29, x30, [sp, #-32]!
  40c360:	mov	x29, sp
  40c364:	str	x0, [sp, #24]
  40c368:	str	x1, [sp, #16]
  40c36c:	ldr	x0, [sp, #16]
  40c370:	bl	40c220 <argp_usage@@Base+0x107c>
  40c374:	ldr	x2, [sp, #16]
  40c378:	ldr	x1, [sp, #24]
  40c37c:	bl	401b30 <memcpy@plt>
  40c380:	ldp	x29, x30, [sp], #32
  40c384:	ret
  40c388:	stp	x29, x30, [sp, #-32]!
  40c38c:	mov	x29, sp
  40c390:	str	x0, [sp, #24]
  40c394:	ldr	x0, [sp, #24]
  40c398:	bl	401b90 <strlen@plt>
  40c39c:	add	x0, x0, #0x1
  40c3a0:	mov	x1, x0
  40c3a4:	ldr	x0, [sp, #24]
  40c3a8:	bl	40c35c <argp_usage@@Base+0x11b8>
  40c3ac:	ldp	x29, x30, [sp], #32
  40c3b0:	ret
  40c3b4:	stp	x29, x30, [sp, #-16]!
  40c3b8:	mov	x29, sp
  40c3bc:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  40c3c0:	add	x0, x0, #0x4e8
  40c3c4:	ldr	w4, [x0]
  40c3c8:	adrp	x0, 416000 <argp_failure@@Base+0x5bc4>
  40c3cc:	add	x3, x0, #0x248
  40c3d0:	adrp	x0, 416000 <argp_failure@@Base+0x5bc4>
  40c3d4:	add	x2, x0, #0x260
  40c3d8:	mov	w1, #0x0                   	// #0
  40c3dc:	mov	w0, w4
  40c3e0:	bl	401bc0 <error@plt>
  40c3e4:	bl	401d70 <abort@plt>
  40c3e8:	stp	x29, x30, [sp, #-64]!
  40c3ec:	mov	x29, sp
  40c3f0:	str	w0, [sp, #60]
  40c3f4:	str	x1, [sp, #48]
  40c3f8:	str	x2, [sp, #40]
  40c3fc:	str	x3, [sp, #32]
  40c400:	str	x4, [sp, #24]
  40c404:	mov	w6, #0x0                   	// #0
  40c408:	mov	w5, #0x0                   	// #0
  40c40c:	ldr	x4, [sp, #24]
  40c410:	ldr	x3, [sp, #32]
  40c414:	ldr	x2, [sp, #40]
  40c418:	ldr	x1, [sp, #48]
  40c41c:	ldr	w0, [sp, #60]
  40c420:	bl	411e84 <argp_failure@@Base+0x1a48>
  40c424:	ldp	x29, x30, [sp], #64
  40c428:	ret
  40c42c:	stp	x29, x30, [sp, #-64]!
  40c430:	mov	x29, sp
  40c434:	str	w0, [sp, #60]
  40c438:	str	x1, [sp, #48]
  40c43c:	str	x2, [sp, #40]
  40c440:	str	x3, [sp, #32]
  40c444:	str	x4, [sp, #24]
  40c448:	str	x5, [sp, #16]
  40c44c:	mov	w7, #0x0                   	// #0
  40c450:	ldr	x6, [sp, #16]
  40c454:	mov	w5, #0x0                   	// #0
  40c458:	ldr	x4, [sp, #24]
  40c45c:	ldr	x3, [sp, #32]
  40c460:	ldr	x2, [sp, #40]
  40c464:	ldr	x1, [sp, #48]
  40c468:	ldr	w0, [sp, #60]
  40c46c:	bl	410990 <argp_failure@@Base+0x554>
  40c470:	ldp	x29, x30, [sp], #64
  40c474:	ret
  40c478:	stp	x29, x30, [sp, #-64]!
  40c47c:	mov	x29, sp
  40c480:	str	w0, [sp, #60]
  40c484:	str	x1, [sp, #48]
  40c488:	str	x2, [sp, #40]
  40c48c:	str	x3, [sp, #32]
  40c490:	str	x4, [sp, #24]
  40c494:	mov	w6, #0x0                   	// #0
  40c498:	mov	w5, #0x1                   	// #1
  40c49c:	ldr	x4, [sp, #24]
  40c4a0:	ldr	x3, [sp, #32]
  40c4a4:	ldr	x2, [sp, #40]
  40c4a8:	ldr	x1, [sp, #48]
  40c4ac:	ldr	w0, [sp, #60]
  40c4b0:	bl	411e84 <argp_failure@@Base+0x1a48>
  40c4b4:	ldp	x29, x30, [sp], #64
  40c4b8:	ret
  40c4bc:	stp	x29, x30, [sp, #-64]!
  40c4c0:	mov	x29, sp
  40c4c4:	str	w0, [sp, #60]
  40c4c8:	str	x1, [sp, #48]
  40c4cc:	str	x2, [sp, #40]
  40c4d0:	str	x3, [sp, #32]
  40c4d4:	str	x4, [sp, #24]
  40c4d8:	str	x5, [sp, #16]
  40c4dc:	mov	w7, #0x0                   	// #0
  40c4e0:	ldr	x6, [sp, #16]
  40c4e4:	mov	w5, #0x1                   	// #1
  40c4e8:	ldr	x4, [sp, #24]
  40c4ec:	ldr	x3, [sp, #32]
  40c4f0:	ldr	x2, [sp, #40]
  40c4f4:	ldr	x1, [sp, #48]
  40c4f8:	ldr	w0, [sp, #60]
  40c4fc:	bl	410990 <argp_failure@@Base+0x554>
  40c500:	ldp	x29, x30, [sp], #64
  40c504:	ret
  40c508:	stp	x29, x30, [sp, #-256]!
  40c50c:	mov	x29, sp
  40c510:	str	w0, [sp, #28]
  40c514:	str	w1, [sp, #24]
  40c518:	str	x2, [sp, #208]
  40c51c:	str	x3, [sp, #216]
  40c520:	str	x4, [sp, #224]
  40c524:	str	x5, [sp, #232]
  40c528:	str	x6, [sp, #240]
  40c52c:	str	x7, [sp, #248]
  40c530:	str	q0, [sp, #80]
  40c534:	str	q1, [sp, #96]
  40c538:	str	q2, [sp, #112]
  40c53c:	str	q3, [sp, #128]
  40c540:	str	q4, [sp, #144]
  40c544:	str	q5, [sp, #160]
  40c548:	str	q6, [sp, #176]
  40c54c:	str	q7, [sp, #192]
  40c550:	add	x0, sp, #0x100
  40c554:	str	x0, [sp, #40]
  40c558:	add	x0, sp, #0x100
  40c55c:	str	x0, [sp, #48]
  40c560:	add	x0, sp, #0xd0
  40c564:	str	x0, [sp, #56]
  40c568:	mov	w0, #0xffffffd0            	// #-48
  40c56c:	str	w0, [sp, #64]
  40c570:	mov	w0, #0xffffff80            	// #-128
  40c574:	str	w0, [sp, #68]
  40c578:	ldr	w1, [sp, #64]
  40c57c:	ldr	x0, [sp, #40]
  40c580:	cmp	w1, #0x0
  40c584:	b.lt	40c598 <argp_usage@@Base+0x13f4>  // b.tstop
  40c588:	add	x1, x0, #0xf
  40c58c:	and	x1, x1, #0xfffffffffffffff8
  40c590:	str	x1, [sp, #40]
  40c594:	b	40c5c8 <argp_usage@@Base+0x1424>
  40c598:	add	w2, w1, #0x8
  40c59c:	str	w2, [sp, #64]
  40c5a0:	ldr	w2, [sp, #64]
  40c5a4:	cmp	w2, #0x0
  40c5a8:	b.le	40c5bc <argp_usage@@Base+0x1418>
  40c5ac:	add	x1, x0, #0xf
  40c5b0:	and	x1, x1, #0xfffffffffffffff8
  40c5b4:	str	x1, [sp, #40]
  40c5b8:	b	40c5c8 <argp_usage@@Base+0x1424>
  40c5bc:	ldr	x2, [sp, #48]
  40c5c0:	sxtw	x0, w1
  40c5c4:	add	x0, x2, x0
  40c5c8:	ldr	x0, [x0]
  40c5cc:	str	x0, [sp, #72]
  40c5d0:	ldr	w0, [sp, #24]
  40c5d4:	mov	w0, w0
  40c5d8:	ldr	x2, [sp, #72]
  40c5dc:	mov	x1, x0
  40c5e0:	ldr	w0, [sp, #28]
  40c5e4:	bl	401f90 <ioctl@plt>
  40c5e8:	ldp	x29, x30, [sp], #256
  40c5ec:	ret
  40c5f0:	stp	x29, x30, [sp, #-32]!
  40c5f4:	mov	x29, sp
  40c5f8:	str	x0, [sp, #24]
  40c5fc:	str	x1, [sp, #16]
  40c600:	ldr	x0, [sp, #24]
  40c604:	ldrb	w0, [x0, #80]
  40c608:	and	w0, w0, #0x1
  40c60c:	and	w0, w0, #0xff
  40c610:	cmp	w0, #0x0
  40c614:	b.eq	40c634 <argp_usage@@Base+0x1490>  // b.none
  40c618:	ldr	x0, [sp, #24]
  40c61c:	ldr	x2, [x0, #56]
  40c620:	ldr	x0, [sp, #24]
  40c624:	ldr	x0, [x0, #72]
  40c628:	ldr	x1, [sp, #16]
  40c62c:	blr	x2
  40c630:	b	40c644 <argp_usage@@Base+0x14a0>
  40c634:	ldr	x0, [sp, #24]
  40c638:	ldr	x1, [x0, #56]
  40c63c:	ldr	x0, [sp, #16]
  40c640:	blr	x1
  40c644:	ldp	x29, x30, [sp], #32
  40c648:	ret
  40c64c:	stp	x29, x30, [sp, #-32]!
  40c650:	mov	x29, sp
  40c654:	str	x0, [sp, #24]
  40c658:	str	x1, [sp, #16]
  40c65c:	ldr	x0, [sp, #24]
  40c660:	ldrb	w0, [x0, #80]
  40c664:	and	w0, w0, #0x1
  40c668:	and	w0, w0, #0xff
  40c66c:	cmp	w0, #0x0
  40c670:	b.eq	40c690 <argp_usage@@Base+0x14ec>  // b.none
  40c674:	ldr	x0, [sp, #24]
  40c678:	ldr	x2, [x0, #64]
  40c67c:	ldr	x0, [sp, #24]
  40c680:	ldr	x0, [x0, #72]
  40c684:	ldr	x1, [sp, #16]
  40c688:	blr	x2
  40c68c:	b	40c6a0 <argp_usage@@Base+0x14fc>
  40c690:	ldr	x0, [sp, #24]
  40c694:	ldr	x1, [x0, #64]
  40c698:	ldr	x0, [sp, #16]
  40c69c:	blr	x1
  40c6a0:	nop
  40c6a4:	ldp	x29, x30, [sp], #32
  40c6a8:	ret
  40c6ac:	stp	x29, x30, [sp, #-64]!
  40c6b0:	mov	x29, sp
  40c6b4:	str	x0, [sp, #40]
  40c6b8:	str	x1, [sp, #32]
  40c6bc:	str	x2, [sp, #24]
  40c6c0:	ldr	x0, [sp, #24]
  40c6c4:	cmp	x0, #0x0
  40c6c8:	b.ne	40c6d4 <argp_usage@@Base+0x1530>  // b.any
  40c6cc:	mov	x0, #0x10                  	// #16
  40c6d0:	str	x0, [sp, #24]
  40c6d4:	ldr	x0, [sp, #32]
  40c6d8:	cmp	x0, #0x0
  40c6dc:	b.ne	40c6fc <argp_usage@@Base+0x1558>  // b.any
  40c6e0:	mov	w0, #0x20                  	// #32
  40c6e4:	str	w0, [sp, #60]
  40c6e8:	mov	w1, #0x1000                	// #4096
  40c6ec:	ldr	w0, [sp, #60]
  40c6f0:	sub	w0, w1, w0
  40c6f4:	sxtw	x0, w0
  40c6f8:	str	x0, [sp, #32]
  40c6fc:	ldr	x0, [sp, #40]
  40c700:	ldr	x1, [sp, #32]
  40c704:	str	x1, [x0]
  40c708:	ldr	x0, [sp, #24]
  40c70c:	sub	x1, x0, #0x1
  40c710:	ldr	x0, [sp, #40]
  40c714:	str	x1, [x0, #48]
  40c718:	ldr	x0, [sp, #40]
  40c71c:	ldr	x0, [x0]
  40c720:	mov	x1, x0
  40c724:	ldr	x0, [sp, #40]
  40c728:	bl	40c5f0 <argp_usage@@Base+0x144c>
  40c72c:	mov	x1, x0
  40c730:	ldr	x0, [sp, #40]
  40c734:	str	x1, [x0, #8]
  40c738:	ldr	x0, [sp, #40]
  40c73c:	ldr	x0, [x0, #8]
  40c740:	str	x0, [sp, #48]
  40c744:	ldr	x0, [sp, #48]
  40c748:	cmp	x0, #0x0
  40c74c:	b.ne	40c760 <argp_usage@@Base+0x15bc>  // b.any
  40c750:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  40c754:	add	x0, x0, #0x4b8
  40c758:	ldr	x0, [x0]
  40c75c:	blr	x0
  40c760:	ldr	x0, [sp, #48]
  40c764:	add	x0, x0, #0x10
  40c768:	mov	x1, x0
  40c76c:	ldr	x0, [sp, #24]
  40c770:	add	x0, x1, x0
  40c774:	sub	x1, x0, #0x1
  40c778:	ldr	x0, [sp, #24]
  40c77c:	neg	x0, x0
  40c780:	and	x0, x1, x0
  40c784:	mov	x1, x0
  40c788:	ldr	x0, [sp, #40]
  40c78c:	str	x1, [x0, #16]
  40c790:	ldr	x0, [sp, #40]
  40c794:	ldr	x1, [x0, #16]
  40c798:	ldr	x0, [sp, #40]
  40c79c:	str	x1, [x0, #24]
  40c7a0:	ldr	x0, [sp, #40]
  40c7a4:	ldr	x0, [x0]
  40c7a8:	ldr	x1, [sp, #48]
  40c7ac:	add	x1, x1, x0
  40c7b0:	ldr	x0, [sp, #48]
  40c7b4:	str	x1, [x0]
  40c7b8:	ldr	x0, [sp, #48]
  40c7bc:	ldr	x1, [x0]
  40c7c0:	ldr	x0, [sp, #40]
  40c7c4:	str	x1, [x0, #32]
  40c7c8:	ldr	x0, [sp, #48]
  40c7cc:	str	xzr, [x0, #8]
  40c7d0:	ldr	x0, [sp, #40]
  40c7d4:	ldrb	w1, [x0, #80]
  40c7d8:	and	w1, w1, #0xfffffffd
  40c7dc:	strb	w1, [x0, #80]
  40c7e0:	ldr	x0, [sp, #40]
  40c7e4:	ldrb	w1, [x0, #80]
  40c7e8:	and	w1, w1, #0xfffffffb
  40c7ec:	strb	w1, [x0, #80]
  40c7f0:	mov	w0, #0x1                   	// #1
  40c7f4:	ldp	x29, x30, [sp], #64
  40c7f8:	ret

000000000040c7fc <_obstack_begin@@Base>:
  40c7fc:	stp	x29, x30, [sp, #-64]!
  40c800:	mov	x29, sp
  40c804:	str	x0, [sp, #56]
  40c808:	str	x1, [sp, #48]
  40c80c:	str	x2, [sp, #40]
  40c810:	str	x3, [sp, #32]
  40c814:	str	x4, [sp, #24]
  40c818:	ldr	x0, [sp, #56]
  40c81c:	ldr	x1, [sp, #32]
  40c820:	str	x1, [x0, #56]
  40c824:	ldr	x0, [sp, #56]
  40c828:	ldr	x1, [sp, #24]
  40c82c:	str	x1, [x0, #64]
  40c830:	ldr	x0, [sp, #56]
  40c834:	ldrb	w1, [x0, #80]
  40c838:	and	w1, w1, #0xfffffffe
  40c83c:	strb	w1, [x0, #80]
  40c840:	ldr	x2, [sp, #40]
  40c844:	ldr	x1, [sp, #48]
  40c848:	ldr	x0, [sp, #56]
  40c84c:	bl	40c6ac <argp_usage@@Base+0x1508>
  40c850:	ldp	x29, x30, [sp], #64
  40c854:	ret

000000000040c858 <_obstack_begin_1@@Base>:
  40c858:	stp	x29, x30, [sp, #-64]!
  40c85c:	mov	x29, sp
  40c860:	str	x0, [sp, #56]
  40c864:	str	x1, [sp, #48]
  40c868:	str	x2, [sp, #40]
  40c86c:	str	x3, [sp, #32]
  40c870:	str	x4, [sp, #24]
  40c874:	str	x5, [sp, #16]
  40c878:	ldr	x0, [sp, #56]
  40c87c:	ldr	x1, [sp, #32]
  40c880:	str	x1, [x0, #56]
  40c884:	ldr	x0, [sp, #56]
  40c888:	ldr	x1, [sp, #24]
  40c88c:	str	x1, [x0, #64]
  40c890:	ldr	x0, [sp, #56]
  40c894:	ldr	x1, [sp, #16]
  40c898:	str	x1, [x0, #72]
  40c89c:	ldr	x0, [sp, #56]
  40c8a0:	ldrb	w1, [x0, #80]
  40c8a4:	orr	w1, w1, #0x1
  40c8a8:	strb	w1, [x0, #80]
  40c8ac:	ldr	x2, [sp, #40]
  40c8b0:	ldr	x1, [sp, #48]
  40c8b4:	ldr	x0, [sp, #56]
  40c8b8:	bl	40c6ac <argp_usage@@Base+0x1508>
  40c8bc:	ldp	x29, x30, [sp], #64
  40c8c0:	ret

000000000040c8c4 <_obstack_newchunk@@Base>:
  40c8c4:	stp	x29, x30, [sp, #-96]!
  40c8c8:	mov	x29, sp
  40c8cc:	str	x0, [sp, #24]
  40c8d0:	str	x1, [sp, #16]
  40c8d4:	ldr	x0, [sp, #24]
  40c8d8:	ldr	x0, [x0, #8]
  40c8dc:	str	x0, [sp, #72]
  40c8e0:	str	xzr, [sp, #88]
  40c8e4:	ldr	x0, [sp, #24]
  40c8e8:	ldr	x1, [x0, #24]
  40c8ec:	ldr	x0, [sp, #24]
  40c8f0:	ldr	x0, [x0, #16]
  40c8f4:	sub	x0, x1, x0
  40c8f8:	str	x0, [sp, #64]
  40c8fc:	ldr	x1, [sp, #64]
  40c900:	ldr	x0, [sp, #16]
  40c904:	add	x0, x1, x0
  40c908:	str	x0, [sp, #56]
  40c90c:	ldr	x0, [sp, #24]
  40c910:	ldr	x0, [x0, #48]
  40c914:	ldr	x1, [sp, #56]
  40c918:	add	x0, x1, x0
  40c91c:	str	x0, [sp, #48]
  40c920:	ldr	x0, [sp, #64]
  40c924:	lsr	x1, x0, #3
  40c928:	ldr	x0, [sp, #48]
  40c92c:	add	x0, x1, x0
  40c930:	add	x0, x0, #0x64
  40c934:	str	x0, [sp, #80]
  40c938:	ldr	x1, [sp, #80]
  40c93c:	ldr	x0, [sp, #48]
  40c940:	cmp	x1, x0
  40c944:	b.cs	40c950 <_obstack_newchunk@@Base+0x8c>  // b.hs, b.nlast
  40c948:	ldr	x0, [sp, #48]
  40c94c:	str	x0, [sp, #80]
  40c950:	ldr	x0, [sp, #24]
  40c954:	ldr	x0, [x0]
  40c958:	ldr	x1, [sp, #80]
  40c95c:	cmp	x1, x0
  40c960:	b.cs	40c970 <_obstack_newchunk@@Base+0xac>  // b.hs, b.nlast
  40c964:	ldr	x0, [sp, #24]
  40c968:	ldr	x0, [x0]
  40c96c:	str	x0, [sp, #80]
  40c970:	ldr	x1, [sp, #64]
  40c974:	ldr	x0, [sp, #56]
  40c978:	cmp	x1, x0
  40c97c:	b.hi	40c9a0 <_obstack_newchunk@@Base+0xdc>  // b.pmore
  40c980:	ldr	x1, [sp, #56]
  40c984:	ldr	x0, [sp, #48]
  40c988:	cmp	x1, x0
  40c98c:	b.hi	40c9a0 <_obstack_newchunk@@Base+0xdc>  // b.pmore
  40c990:	ldr	x1, [sp, #80]
  40c994:	ldr	x0, [sp, #24]
  40c998:	bl	40c5f0 <argp_usage@@Base+0x144c>
  40c99c:	str	x0, [sp, #88]
  40c9a0:	ldr	x0, [sp, #88]
  40c9a4:	cmp	x0, #0x0
  40c9a8:	b.ne	40c9bc <_obstack_newchunk@@Base+0xf8>  // b.any
  40c9ac:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  40c9b0:	add	x0, x0, #0x4b8
  40c9b4:	ldr	x0, [x0]
  40c9b8:	blr	x0
  40c9bc:	ldr	x0, [sp, #24]
  40c9c0:	ldr	x1, [sp, #88]
  40c9c4:	str	x1, [x0, #8]
  40c9c8:	ldr	x0, [sp, #88]
  40c9cc:	ldr	x1, [sp, #72]
  40c9d0:	str	x1, [x0, #8]
  40c9d4:	ldr	x1, [sp, #88]
  40c9d8:	ldr	x0, [sp, #80]
  40c9dc:	add	x1, x1, x0
  40c9e0:	ldr	x0, [sp, #24]
  40c9e4:	str	x1, [x0, #32]
  40c9e8:	ldr	x0, [sp, #24]
  40c9ec:	ldr	x1, [x0, #32]
  40c9f0:	ldr	x0, [sp, #88]
  40c9f4:	str	x1, [x0]
  40c9f8:	ldr	x0, [sp, #88]
  40c9fc:	add	x0, x0, #0x10
  40ca00:	mov	x1, x0
  40ca04:	ldr	x0, [sp, #24]
  40ca08:	ldr	x0, [x0, #48]
  40ca0c:	add	x1, x1, x0
  40ca10:	ldr	x0, [sp, #24]
  40ca14:	ldr	x0, [x0, #48]
  40ca18:	mvn	x0, x0
  40ca1c:	and	x0, x1, x0
  40ca20:	str	x0, [sp, #40]
  40ca24:	ldr	x0, [sp, #24]
  40ca28:	ldr	x0, [x0, #16]
  40ca2c:	ldr	x2, [sp, #64]
  40ca30:	mov	x1, x0
  40ca34:	ldr	x0, [sp, #40]
  40ca38:	bl	401b30 <memcpy@plt>
  40ca3c:	ldr	x0, [sp, #24]
  40ca40:	ldrb	w0, [x0, #80]
  40ca44:	and	w0, w0, #0x2
  40ca48:	and	w0, w0, #0xff
  40ca4c:	cmp	w0, #0x0
  40ca50:	b.ne	40caa8 <_obstack_newchunk@@Base+0x1e4>  // b.any
  40ca54:	ldr	x0, [sp, #24]
  40ca58:	ldr	x0, [x0, #16]
  40ca5c:	ldr	x1, [sp, #72]
  40ca60:	add	x1, x1, #0x10
  40ca64:	mov	x2, x1
  40ca68:	ldr	x1, [sp, #24]
  40ca6c:	ldr	x1, [x1, #48]
  40ca70:	add	x2, x2, x1
  40ca74:	ldr	x1, [sp, #24]
  40ca78:	ldr	x1, [x1, #48]
  40ca7c:	mvn	x1, x1
  40ca80:	and	x1, x2, x1
  40ca84:	cmp	x0, x1
  40ca88:	b.ne	40caa8 <_obstack_newchunk@@Base+0x1e4>  // b.any
  40ca8c:	ldr	x0, [sp, #72]
  40ca90:	ldr	x1, [x0, #8]
  40ca94:	ldr	x0, [sp, #88]
  40ca98:	str	x1, [x0, #8]
  40ca9c:	ldr	x1, [sp, #72]
  40caa0:	ldr	x0, [sp, #24]
  40caa4:	bl	40c64c <argp_usage@@Base+0x14a8>
  40caa8:	ldr	x0, [sp, #24]
  40caac:	ldr	x1, [sp, #40]
  40cab0:	str	x1, [x0, #16]
  40cab4:	ldr	x0, [sp, #24]
  40cab8:	ldr	x1, [x0, #16]
  40cabc:	ldr	x0, [sp, #64]
  40cac0:	add	x1, x1, x0
  40cac4:	ldr	x0, [sp, #24]
  40cac8:	str	x1, [x0, #24]
  40cacc:	ldr	x0, [sp, #24]
  40cad0:	ldrb	w1, [x0, #80]
  40cad4:	and	w1, w1, #0xfffffffd
  40cad8:	strb	w1, [x0, #80]
  40cadc:	nop
  40cae0:	ldp	x29, x30, [sp], #96
  40cae4:	ret

000000000040cae8 <_obstack_allocated_p@@Base>:
  40cae8:	sub	sp, sp, #0x20
  40caec:	str	x0, [sp, #8]
  40caf0:	str	x1, [sp]
  40caf4:	ldr	x0, [sp, #8]
  40caf8:	ldr	x0, [x0, #8]
  40cafc:	str	x0, [sp, #24]
  40cb00:	b	40cb18 <_obstack_allocated_p@@Base+0x30>
  40cb04:	ldr	x0, [sp, #24]
  40cb08:	ldr	x0, [x0, #8]
  40cb0c:	str	x0, [sp, #16]
  40cb10:	ldr	x0, [sp, #16]
  40cb14:	str	x0, [sp, #24]
  40cb18:	ldr	x0, [sp, #24]
  40cb1c:	cmp	x0, #0x0
  40cb20:	b.eq	40cb48 <_obstack_allocated_p@@Base+0x60>  // b.none
  40cb24:	ldr	x1, [sp, #24]
  40cb28:	ldr	x0, [sp]
  40cb2c:	cmp	x1, x0
  40cb30:	b.cs	40cb04 <_obstack_allocated_p@@Base+0x1c>  // b.hs, b.nlast
  40cb34:	ldr	x0, [sp, #24]
  40cb38:	ldr	x0, [x0]
  40cb3c:	ldr	x1, [sp]
  40cb40:	cmp	x1, x0
  40cb44:	b.hi	40cb04 <_obstack_allocated_p@@Base+0x1c>  // b.pmore
  40cb48:	ldr	x0, [sp, #24]
  40cb4c:	cmp	x0, #0x0
  40cb50:	cset	w0, ne  // ne = any
  40cb54:	and	w0, w0, #0xff
  40cb58:	add	sp, sp, #0x20
  40cb5c:	ret

000000000040cb60 <_obstack_free@@Base>:
  40cb60:	stp	x29, x30, [sp, #-48]!
  40cb64:	mov	x29, sp
  40cb68:	str	x0, [sp, #24]
  40cb6c:	str	x1, [sp, #16]
  40cb70:	ldr	x0, [sp, #24]
  40cb74:	ldr	x0, [x0, #8]
  40cb78:	str	x0, [sp, #40]
  40cb7c:	b	40cbb0 <_obstack_free@@Base+0x50>
  40cb80:	ldr	x0, [sp, #40]
  40cb84:	ldr	x0, [x0, #8]
  40cb88:	str	x0, [sp, #32]
  40cb8c:	ldr	x1, [sp, #40]
  40cb90:	ldr	x0, [sp, #24]
  40cb94:	bl	40c64c <argp_usage@@Base+0x14a8>
  40cb98:	ldr	x0, [sp, #32]
  40cb9c:	str	x0, [sp, #40]
  40cba0:	ldr	x0, [sp, #24]
  40cba4:	ldrb	w1, [x0, #80]
  40cba8:	orr	w1, w1, #0x2
  40cbac:	strb	w1, [x0, #80]
  40cbb0:	ldr	x0, [sp, #40]
  40cbb4:	cmp	x0, #0x0
  40cbb8:	b.eq	40cbe0 <_obstack_free@@Base+0x80>  // b.none
  40cbbc:	ldr	x1, [sp, #40]
  40cbc0:	ldr	x0, [sp, #16]
  40cbc4:	cmp	x1, x0
  40cbc8:	b.cs	40cb80 <_obstack_free@@Base+0x20>  // b.hs, b.nlast
  40cbcc:	ldr	x0, [sp, #40]
  40cbd0:	ldr	x0, [x0]
  40cbd4:	ldr	x1, [sp, #16]
  40cbd8:	cmp	x1, x0
  40cbdc:	b.hi	40cb80 <_obstack_free@@Base+0x20>  // b.pmore
  40cbe0:	ldr	x0, [sp, #40]
  40cbe4:	cmp	x0, #0x0
  40cbe8:	b.eq	40cc28 <_obstack_free@@Base+0xc8>  // b.none
  40cbec:	ldr	x0, [sp, #24]
  40cbf0:	ldr	x1, [sp, #16]
  40cbf4:	str	x1, [x0, #24]
  40cbf8:	ldr	x0, [sp, #24]
  40cbfc:	ldr	x1, [x0, #24]
  40cc00:	ldr	x0, [sp, #24]
  40cc04:	str	x1, [x0, #16]
  40cc08:	ldr	x0, [sp, #40]
  40cc0c:	ldr	x1, [x0]
  40cc10:	ldr	x0, [sp, #24]
  40cc14:	str	x1, [x0, #32]
  40cc18:	ldr	x0, [sp, #24]
  40cc1c:	ldr	x1, [sp, #40]
  40cc20:	str	x1, [x0, #8]
  40cc24:	b	40cc38 <_obstack_free@@Base+0xd8>
  40cc28:	ldr	x0, [sp, #16]
  40cc2c:	cmp	x0, #0x0
  40cc30:	b.eq	40cc38 <_obstack_free@@Base+0xd8>  // b.none
  40cc34:	bl	401d70 <abort@plt>
  40cc38:	nop
  40cc3c:	ldp	x29, x30, [sp], #48
  40cc40:	ret

000000000040cc44 <_obstack_memory_used@@Base>:
  40cc44:	sub	sp, sp, #0x20
  40cc48:	str	x0, [sp, #8]
  40cc4c:	str	xzr, [sp, #16]
  40cc50:	ldr	x0, [sp, #8]
  40cc54:	ldr	x0, [x0, #8]
  40cc58:	str	x0, [sp, #24]
  40cc5c:	b	40cc8c <_obstack_memory_used@@Base+0x48>
  40cc60:	ldr	x0, [sp, #24]
  40cc64:	ldr	x1, [x0]
  40cc68:	ldr	x0, [sp, #24]
  40cc6c:	sub	x0, x1, x0
  40cc70:	mov	x1, x0
  40cc74:	ldr	x0, [sp, #16]
  40cc78:	add	x0, x0, x1
  40cc7c:	str	x0, [sp, #16]
  40cc80:	ldr	x0, [sp, #24]
  40cc84:	ldr	x0, [x0, #8]
  40cc88:	str	x0, [sp, #24]
  40cc8c:	ldr	x0, [sp, #24]
  40cc90:	cmp	x0, #0x0
  40cc94:	b.ne	40cc60 <_obstack_memory_used@@Base+0x1c>  // b.any
  40cc98:	ldr	x0, [sp, #16]
  40cc9c:	add	sp, sp, #0x20
  40cca0:	ret
  40cca4:	stp	x29, x30, [sp, #-16]!
  40cca8:	mov	x29, sp
  40ccac:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  40ccb0:	add	x0, x0, #0x508
  40ccb4:	ldr	x3, [x0]
  40ccb8:	adrp	x0, 416000 <argp_failure@@Base+0x5bc4>
  40ccbc:	add	x2, x0, #0x268
  40ccc0:	adrp	x0, 416000 <argp_failure@@Base+0x5bc4>
  40ccc4:	add	x1, x0, #0x280
  40ccc8:	mov	x0, x3
  40cccc:	bl	401f80 <fprintf@plt>
  40ccd0:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  40ccd4:	add	x0, x0, #0x4e8
  40ccd8:	ldr	w0, [x0]
  40ccdc:	bl	401bb0 <exit@plt>
  40cce0:	stp	x29, x30, [sp, #-48]!
  40cce4:	mov	x29, sp
  40cce8:	str	x0, [sp, #24]
  40ccec:	str	x1, [sp, #16]
  40ccf0:	adrp	x0, 416000 <argp_failure@@Base+0x5bc4>
  40ccf4:	add	x0, x0, #0x310
  40ccf8:	str	x0, [sp, #40]
  40ccfc:	b	40cd84 <_obstack_memory_used@@Base+0x140>
  40cd00:	ldr	x0, [sp, #40]
  40cd04:	ldr	w0, [x0, #8]
  40cd08:	cmp	w0, #0x0
  40cd0c:	b.ne	40cd74 <_obstack_memory_used@@Base+0x130>  // b.any
  40cd10:	ldr	x0, [sp, #40]
  40cd14:	ldr	x0, [x0, #16]
  40cd18:	cmp	x0, #0x20
  40cd1c:	b.eq	40cd74 <_obstack_memory_used@@Base+0x130>  // b.none
  40cd20:	ldr	x0, [sp, #40]
  40cd24:	ldr	x0, [x0, #16]
  40cd28:	ldr	x1, [sp, #16]
  40cd2c:	add	x0, x1, x0
  40cd30:	ldr	w1, [x0]
  40cd34:	ldr	x0, [sp, #16]
  40cd38:	ldr	w0, [x0, #32]
  40cd3c:	cmp	w1, w0
  40cd40:	b.lt	40cd78 <_obstack_memory_used@@Base+0x134>  // b.tstop
  40cd44:	ldr	x0, [sp, #40]
  40cd48:	ldr	x0, [x0]
  40cd4c:	mov	x5, x0
  40cd50:	adrp	x0, 416000 <argp_failure@@Base+0x5bc4>
  40cd54:	add	x4, x0, #0x308
  40cd58:	adrp	x0, 416000 <argp_failure@@Base+0x5bc4>
  40cd5c:	add	x3, x0, #0x400
  40cd60:	mov	w2, #0x0                   	// #0
  40cd64:	mov	w1, #0x0                   	// #0
  40cd68:	ldr	x0, [sp, #24]
  40cd6c:	bl	41043c <argp_failure@@Base>
  40cd70:	b	40cdc8 <_obstack_memory_used@@Base+0x184>
  40cd74:	nop
  40cd78:	ldr	x0, [sp, #40]
  40cd7c:	add	x0, x0, #0x18
  40cd80:	str	x0, [sp, #40]
  40cd84:	ldr	x0, [sp, #40]
  40cd88:	ldr	x0, [x0]
  40cd8c:	cmp	x0, #0x0
  40cd90:	b.ne	40cd00 <_obstack_memory_used@@Base+0xbc>  // b.any
  40cd94:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  40cd98:	add	x0, x0, #0x4c0
  40cd9c:	ldr	x1, [sp, #16]
  40cda0:	ldp	x2, x3, [x1]
  40cda4:	stp	x2, x3, [x0]
  40cda8:	ldp	x2, x3, [x1, #16]
  40cdac:	stp	x2, x3, [x0, #16]
  40cdb0:	ldr	x1, [x1, #32]
  40cdb4:	str	x1, [x0, #32]
  40cdb8:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  40cdbc:	add	x0, x0, #0x4c0
  40cdc0:	mov	w1, #0x1                   	// #1
  40cdc4:	str	w1, [x0, #36]
  40cdc8:	ldp	x29, x30, [sp], #48
  40cdcc:	ret
  40cdd0:	stp	x29, x30, [sp, #-112]!
  40cdd4:	mov	x29, sp
  40cdd8:	str	x0, [sp, #24]
  40cddc:	adrp	x0, 416000 <argp_failure@@Base+0x5bc4>
  40cde0:	add	x0, x0, #0x438
  40cde4:	bl	401f60 <getenv@plt>
  40cde8:	str	x0, [sp, #104]
  40cdec:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  40cdf0:	add	x1, x0, #0x4c0
  40cdf4:	add	x0, sp, #0x20
  40cdf8:	ldp	x2, x3, [x1]
  40cdfc:	stp	x2, x3, [x0]
  40ce00:	ldp	x2, x3, [x1, #16]
  40ce04:	stp	x2, x3, [x0, #16]
  40ce08:	ldr	x1, [x1, #32]
  40ce0c:	str	x1, [x0, #32]
  40ce10:	ldr	x0, [sp, #104]
  40ce14:	cmp	x0, #0x0
  40ce18:	b.eq	40d288 <_obstack_memory_used@@Base+0x644>  // b.none
  40ce1c:	b	40d268 <_obstack_memory_used@@Base+0x624>
  40ce20:	ldr	x0, [sp, #104]
  40ce24:	add	x0, x0, #0x1
  40ce28:	str	x0, [sp, #104]
  40ce2c:	bl	401d90 <__ctype_b_loc@plt>
  40ce30:	ldr	x1, [x0]
  40ce34:	ldr	x0, [sp, #104]
  40ce38:	ldrb	w0, [x0]
  40ce3c:	and	x0, x0, #0xff
  40ce40:	lsl	x0, x0, #1
  40ce44:	add	x0, x1, x0
  40ce48:	ldrh	w0, [x0]
  40ce4c:	and	w0, w0, #0x2000
  40ce50:	cmp	w0, #0x0
  40ce54:	b.ne	40ce20 <_obstack_memory_used@@Base+0x1dc>  // b.any
  40ce58:	bl	401d90 <__ctype_b_loc@plt>
  40ce5c:	ldr	x1, [x0]
  40ce60:	ldr	x0, [sp, #104]
  40ce64:	ldrb	w0, [x0]
  40ce68:	and	x0, x0, #0xff
  40ce6c:	lsl	x0, x0, #1
  40ce70:	add	x0, x1, x0
  40ce74:	ldrh	w0, [x0]
  40ce78:	and	w0, w0, #0x400
  40ce7c:	cmp	w0, #0x0
  40ce80:	b.eq	40d238 <_obstack_memory_used@@Base+0x5f4>  // b.none
  40ce84:	str	wzr, [sp, #84]
  40ce88:	str	wzr, [sp, #80]
  40ce8c:	ldr	x0, [sp, #104]
  40ce90:	str	x0, [sp, #72]
  40ce94:	b	40cea4 <_obstack_memory_used@@Base+0x260>
  40ce98:	ldr	x0, [sp, #72]
  40ce9c:	add	x0, x0, #0x1
  40cea0:	str	x0, [sp, #72]
  40cea4:	bl	401d90 <__ctype_b_loc@plt>
  40cea8:	ldr	x1, [x0]
  40ceac:	ldr	x0, [sp, #72]
  40ceb0:	ldrb	w0, [x0]
  40ceb4:	and	x0, x0, #0xff
  40ceb8:	lsl	x0, x0, #1
  40cebc:	add	x0, x1, x0
  40cec0:	ldrh	w0, [x0]
  40cec4:	and	w0, w0, #0x8
  40cec8:	cmp	w0, #0x0
  40cecc:	b.ne	40ce98 <_obstack_memory_used@@Base+0x254>  // b.any
  40ced0:	ldr	x0, [sp, #72]
  40ced4:	ldrb	w0, [x0]
  40ced8:	cmp	w0, #0x2d
  40cedc:	b.eq	40ce98 <_obstack_memory_used@@Base+0x254>  // b.none
  40cee0:	ldr	x0, [sp, #72]
  40cee4:	ldrb	w0, [x0]
  40cee8:	cmp	w0, #0x5f
  40ceec:	b.eq	40ce98 <_obstack_memory_used@@Base+0x254>  // b.none
  40cef0:	ldr	x1, [sp, #72]
  40cef4:	ldr	x0, [sp, #104]
  40cef8:	sub	x0, x1, x0
  40cefc:	str	x0, [sp, #96]
  40cf00:	b	40cf10 <_obstack_memory_used@@Base+0x2cc>
  40cf04:	ldr	x0, [sp, #72]
  40cf08:	add	x0, x0, #0x1
  40cf0c:	str	x0, [sp, #72]
  40cf10:	bl	401d90 <__ctype_b_loc@plt>
  40cf14:	ldr	x1, [x0]
  40cf18:	ldr	x0, [sp, #72]
  40cf1c:	ldrb	w0, [x0]
  40cf20:	and	x0, x0, #0xff
  40cf24:	lsl	x0, x0, #1
  40cf28:	add	x0, x1, x0
  40cf2c:	ldrh	w0, [x0]
  40cf30:	and	w0, w0, #0x2000
  40cf34:	cmp	w0, #0x0
  40cf38:	b.ne	40cf04 <_obstack_memory_used@@Base+0x2c0>  // b.any
  40cf3c:	ldr	x0, [sp, #72]
  40cf40:	ldrb	w0, [x0]
  40cf44:	cmp	w0, #0x0
  40cf48:	b.eq	40cf5c <_obstack_memory_used@@Base+0x318>  // b.none
  40cf4c:	ldr	x0, [sp, #72]
  40cf50:	ldrb	w0, [x0]
  40cf54:	cmp	w0, #0x2c
  40cf58:	b.ne	40cf68 <_obstack_memory_used@@Base+0x324>  // b.any
  40cf5c:	mov	w0, #0x1                   	// #1
  40cf60:	str	w0, [sp, #84]
  40cf64:	b	40cfc0 <_obstack_memory_used@@Base+0x37c>
  40cf68:	ldr	x0, [sp, #72]
  40cf6c:	ldrb	w0, [x0]
  40cf70:	cmp	w0, #0x3d
  40cf74:	b.ne	40cfc0 <_obstack_memory_used@@Base+0x37c>  // b.any
  40cf78:	ldr	x0, [sp, #72]
  40cf7c:	add	x0, x0, #0x1
  40cf80:	str	x0, [sp, #72]
  40cf84:	b	40cf94 <_obstack_memory_used@@Base+0x350>
  40cf88:	ldr	x0, [sp, #72]
  40cf8c:	add	x0, x0, #0x1
  40cf90:	str	x0, [sp, #72]
  40cf94:	bl	401d90 <__ctype_b_loc@plt>
  40cf98:	ldr	x1, [x0]
  40cf9c:	ldr	x0, [sp, #72]
  40cfa0:	ldrb	w0, [x0]
  40cfa4:	and	x0, x0, #0xff
  40cfa8:	lsl	x0, x0, #1
  40cfac:	add	x0, x1, x0
  40cfb0:	ldrh	w0, [x0]
  40cfb4:	and	w0, w0, #0x2000
  40cfb8:	cmp	w0, #0x0
  40cfbc:	b.ne	40cf88 <_obstack_memory_used@@Base+0x344>  // b.any
  40cfc0:	ldr	w0, [sp, #84]
  40cfc4:	cmp	w0, #0x0
  40cfc8:	b.eq	40d030 <_obstack_memory_used@@Base+0x3ec>  // b.none
  40cfcc:	ldr	x0, [sp, #104]
  40cfd0:	ldrb	w0, [x0]
  40cfd4:	cmp	w0, #0x6e
  40cfd8:	b.ne	40d024 <_obstack_memory_used@@Base+0x3e0>  // b.any
  40cfdc:	ldr	x0, [sp, #104]
  40cfe0:	add	x0, x0, #0x1
  40cfe4:	ldrb	w0, [x0]
  40cfe8:	cmp	w0, #0x6f
  40cfec:	b.ne	40d024 <_obstack_memory_used@@Base+0x3e0>  // b.any
  40cff0:	ldr	x0, [sp, #104]
  40cff4:	add	x0, x0, #0x2
  40cff8:	ldrb	w0, [x0]
  40cffc:	cmp	w0, #0x2d
  40d000:	b.ne	40d024 <_obstack_memory_used@@Base+0x3e0>  // b.any
  40d004:	str	wzr, [sp, #80]
  40d008:	ldr	x0, [sp, #104]
  40d00c:	add	x0, x0, #0x3
  40d010:	str	x0, [sp, #104]
  40d014:	ldr	x0, [sp, #96]
  40d018:	sub	x0, x0, #0x3
  40d01c:	str	x0, [sp, #96]
  40d020:	b	40d0e0 <_obstack_memory_used@@Base+0x49c>
  40d024:	mov	w0, #0x1                   	// #1
  40d028:	str	w0, [sp, #80]
  40d02c:	b	40d0e0 <_obstack_memory_used@@Base+0x49c>
  40d030:	bl	401d90 <__ctype_b_loc@plt>
  40d034:	ldr	x1, [x0]
  40d038:	ldr	x0, [sp, #72]
  40d03c:	ldrb	w0, [x0]
  40d040:	and	x0, x0, #0xff
  40d044:	lsl	x0, x0, #1
  40d048:	add	x0, x1, x0
  40d04c:	ldrh	w0, [x0]
  40d050:	and	w0, w0, #0x800
  40d054:	cmp	w0, #0x0
  40d058:	b.eq	40d0e0 <_obstack_memory_used@@Base+0x49c>  // b.none
  40d05c:	ldr	x0, [sp, #72]
  40d060:	bl	401c60 <atoi@plt>
  40d064:	str	w0, [sp, #80]
  40d068:	b	40d078 <_obstack_memory_used@@Base+0x434>
  40d06c:	ldr	x0, [sp, #72]
  40d070:	add	x0, x0, #0x1
  40d074:	str	x0, [sp, #72]
  40d078:	bl	401d90 <__ctype_b_loc@plt>
  40d07c:	ldr	x1, [x0]
  40d080:	ldr	x0, [sp, #72]
  40d084:	ldrb	w0, [x0]
  40d088:	and	x0, x0, #0xff
  40d08c:	lsl	x0, x0, #1
  40d090:	add	x0, x1, x0
  40d094:	ldrh	w0, [x0]
  40d098:	and	w0, w0, #0x800
  40d09c:	cmp	w0, #0x0
  40d0a0:	b.ne	40d06c <_obstack_memory_used@@Base+0x428>  // b.any
  40d0a4:	b	40d0b4 <_obstack_memory_used@@Base+0x470>
  40d0a8:	ldr	x0, [sp, #72]
  40d0ac:	add	x0, x0, #0x1
  40d0b0:	str	x0, [sp, #72]
  40d0b4:	bl	401d90 <__ctype_b_loc@plt>
  40d0b8:	ldr	x1, [x0]
  40d0bc:	ldr	x0, [sp, #72]
  40d0c0:	ldrb	w0, [x0]
  40d0c4:	and	x0, x0, #0xff
  40d0c8:	lsl	x0, x0, #1
  40d0cc:	add	x0, x1, x0
  40d0d0:	ldrh	w0, [x0]
  40d0d4:	and	w0, w0, #0x2000
  40d0d8:	cmp	w0, #0x0
  40d0dc:	b.ne	40d0a8 <_obstack_memory_used@@Base+0x464>  // b.any
  40d0e0:	adrp	x0, 416000 <argp_failure@@Base+0x5bc4>
  40d0e4:	add	x0, x0, #0x310
  40d0e8:	str	x0, [sp, #88]
  40d0ec:	b	40d1cc <_obstack_memory_used@@Base+0x588>
  40d0f0:	ldr	x0, [sp, #88]
  40d0f4:	ldr	x0, [x0]
  40d0f8:	bl	401b90 <strlen@plt>
  40d0fc:	mov	x1, x0
  40d100:	ldr	x0, [sp, #96]
  40d104:	cmp	x0, x1
  40d108:	b.ne	40d1c0 <_obstack_memory_used@@Base+0x57c>  // b.any
  40d10c:	ldr	x0, [sp, #88]
  40d110:	ldr	x0, [x0]
  40d114:	ldr	x2, [sp, #96]
  40d118:	mov	x1, x0
  40d11c:	ldr	x0, [sp, #104]
  40d120:	bl	401ca0 <strncmp@plt>
  40d124:	cmp	w0, #0x0
  40d128:	b.ne	40d1c0 <_obstack_memory_used@@Base+0x57c>  // b.any
  40d12c:	ldr	w0, [sp, #84]
  40d130:	cmp	w0, #0x0
  40d134:	b.eq	40d170 <_obstack_memory_used@@Base+0x52c>  // b.none
  40d138:	ldr	x0, [sp, #88]
  40d13c:	ldr	w0, [x0, #8]
  40d140:	cmp	w0, #0x0
  40d144:	b.ne	40d170 <_obstack_memory_used@@Base+0x52c>  // b.any
  40d148:	ldr	x0, [sp, #96]
  40d14c:	ldr	x5, [sp, #104]
  40d150:	mov	w4, w0
  40d154:	adrp	x0, 416000 <argp_failure@@Base+0x5bc4>
  40d158:	add	x3, x0, #0x448
  40d15c:	mov	w2, #0x0                   	// #0
  40d160:	mov	w1, #0x0                   	// #0
  40d164:	ldr	x0, [sp, #24]
  40d168:	bl	41043c <argp_failure@@Base>
  40d16c:	b	40d1dc <_obstack_memory_used@@Base+0x598>
  40d170:	ldr	w0, [sp, #80]
  40d174:	cmp	w0, #0x0
  40d178:	b.ge	40d1a4 <_obstack_memory_used@@Base+0x560>  // b.tcont
  40d17c:	ldr	x0, [sp, #96]
  40d180:	ldr	x5, [sp, #104]
  40d184:	mov	w4, w0
  40d188:	adrp	x0, 416000 <argp_failure@@Base+0x5bc4>
  40d18c:	add	x3, x0, #0x478
  40d190:	mov	w2, #0x0                   	// #0
  40d194:	mov	w1, #0x0                   	// #0
  40d198:	ldr	x0, [sp, #24]
  40d19c:	bl	41043c <argp_failure@@Base>
  40d1a0:	b	40d1dc <_obstack_memory_used@@Base+0x598>
  40d1a4:	ldr	x0, [sp, #88]
  40d1a8:	ldr	x0, [x0, #16]
  40d1ac:	add	x1, sp, #0x20
  40d1b0:	add	x0, x1, x0
  40d1b4:	ldr	w1, [sp, #80]
  40d1b8:	str	w1, [x0]
  40d1bc:	b	40d1dc <_obstack_memory_used@@Base+0x598>
  40d1c0:	ldr	x0, [sp, #88]
  40d1c4:	add	x0, x0, #0x18
  40d1c8:	str	x0, [sp, #88]
  40d1cc:	ldr	x0, [sp, #88]
  40d1d0:	ldr	x0, [x0]
  40d1d4:	cmp	x0, #0x0
  40d1d8:	b.ne	40d0f0 <_obstack_memory_used@@Base+0x4ac>  // b.any
  40d1dc:	ldr	x0, [sp, #88]
  40d1e0:	ldr	x0, [x0]
  40d1e4:	cmp	x0, #0x0
  40d1e8:	b.ne	40d210 <_obstack_memory_used@@Base+0x5cc>  // b.any
  40d1ec:	ldr	x0, [sp, #96]
  40d1f0:	ldr	x5, [sp, #104]
  40d1f4:	mov	w4, w0
  40d1f8:	adrp	x0, 416000 <argp_failure@@Base+0x5bc4>
  40d1fc:	add	x3, x0, #0x4a8
  40d200:	mov	w2, #0x0                   	// #0
  40d204:	mov	w1, #0x0                   	// #0
  40d208:	ldr	x0, [sp, #24]
  40d20c:	bl	41043c <argp_failure@@Base>
  40d210:	ldr	x0, [sp, #72]
  40d214:	str	x0, [sp, #104]
  40d218:	ldr	x0, [sp, #104]
  40d21c:	ldrb	w0, [x0]
  40d220:	cmp	w0, #0x2c
  40d224:	b.ne	40d268 <_obstack_memory_used@@Base+0x624>  // b.any
  40d228:	ldr	x0, [sp, #104]
  40d22c:	add	x0, x0, #0x1
  40d230:	str	x0, [sp, #104]
  40d234:	b	40d268 <_obstack_memory_used@@Base+0x624>
  40d238:	ldr	x0, [sp, #104]
  40d23c:	ldrb	w0, [x0]
  40d240:	cmp	w0, #0x0
  40d244:	b.eq	40d268 <_obstack_memory_used@@Base+0x624>  // b.none
  40d248:	ldr	x4, [sp, #104]
  40d24c:	adrp	x0, 416000 <argp_failure@@Base+0x5bc4>
  40d250:	add	x3, x0, #0x4d0
  40d254:	mov	w2, #0x0                   	// #0
  40d258:	mov	w1, #0x0                   	// #0
  40d25c:	ldr	x0, [sp, #24]
  40d260:	bl	41043c <argp_failure@@Base>
  40d264:	b	40d278 <_obstack_memory_used@@Base+0x634>
  40d268:	ldr	x0, [sp, #104]
  40d26c:	ldrb	w0, [x0]
  40d270:	cmp	w0, #0x0
  40d274:	b.ne	40ce2c <_obstack_memory_used@@Base+0x1e8>  // b.any
  40d278:	add	x0, sp, #0x20
  40d27c:	mov	x1, x0
  40d280:	ldr	x0, [sp, #24]
  40d284:	bl	40cce0 <_obstack_memory_used@@Base+0x9c>
  40d288:	nop
  40d28c:	ldp	x29, x30, [sp], #112
  40d290:	ret
  40d294:	sub	sp, sp, #0x20
  40d298:	strb	w0, [sp, #31]
  40d29c:	str	x1, [sp, #16]
  40d2a0:	str	x2, [sp, #8]
  40d2a4:	b	40d2d0 <_obstack_memory_used@@Base+0x68c>
  40d2a8:	ldr	x0, [sp, #16]
  40d2ac:	ldrb	w0, [x0]
  40d2b0:	ldrb	w1, [sp, #31]
  40d2b4:	cmp	w1, w0
  40d2b8:	b.ne	40d2c4 <_obstack_memory_used@@Base+0x680>  // b.any
  40d2bc:	mov	w0, #0x1                   	// #1
  40d2c0:	b	40d2e4 <_obstack_memory_used@@Base+0x6a0>
  40d2c4:	ldr	x0, [sp, #16]
  40d2c8:	add	x0, x0, #0x1
  40d2cc:	str	x0, [sp, #16]
  40d2d0:	ldr	x1, [sp, #16]
  40d2d4:	ldr	x0, [sp, #8]
  40d2d8:	cmp	x1, x0
  40d2dc:	b.cc	40d2a8 <_obstack_memory_used@@Base+0x664>  // b.lo, b.ul, b.last
  40d2e0:	mov	w0, #0x0                   	// #0
  40d2e4:	add	sp, sp, #0x20
  40d2e8:	ret
  40d2ec:	stp	x29, x30, [sp, #-80]!
  40d2f0:	mov	x29, sp
  40d2f4:	str	x0, [sp, #24]
  40d2f8:	str	x1, [sp, #16]
  40d2fc:	ldr	x0, [sp, #24]
  40d300:	ldr	x0, [x0]
  40d304:	str	x0, [sp, #40]
  40d308:	str	wzr, [sp, #52]
  40d30c:	mov	x0, #0x20                  	// #32
  40d310:	bl	401c80 <malloc@plt>
  40d314:	str	x0, [sp, #32]
  40d318:	ldr	x0, [sp, #32]
  40d31c:	cmp	x0, #0x0
  40d320:	b.ne	40d344 <_obstack_memory_used@@Base+0x700>  // b.any
  40d324:	adrp	x0, 416000 <argp_failure@@Base+0x5bc4>
  40d328:	add	x3, x0, #0x700
  40d32c:	mov	w2, #0x1ba                 	// #442
  40d330:	adrp	x0, 416000 <argp_failure@@Base+0x5bc4>
  40d334:	add	x1, x0, #0x4f0
  40d338:	adrp	x0, 416000 <argp_failure@@Base+0x5bc4>
  40d33c:	add	x0, x0, #0x500
  40d340:	bl	401f30 <__assert_fail@plt>
  40d344:	ldr	x0, [sp, #32]
  40d348:	str	wzr, [x0, #8]
  40d34c:	ldr	x0, [sp, #32]
  40d350:	str	xzr, [x0, #24]
  40d354:	ldr	x0, [sp, #40]
  40d358:	cmp	x0, #0x0
  40d35c:	b.eq	40d604 <_obstack_memory_used@@Base+0x9c0>  // b.none
  40d360:	str	wzr, [sp, #48]
  40d364:	ldr	x0, [sp, #40]
  40d368:	ldr	w0, [x0, #24]
  40d36c:	and	w0, w0, #0x4
  40d370:	cmp	w0, #0x0
  40d374:	b.eq	40d398 <_obstack_memory_used@@Base+0x754>  // b.none
  40d378:	adrp	x0, 416000 <argp_failure@@Base+0x5bc4>
  40d37c:	add	x3, x0, #0x700
  40d380:	mov	w2, #0x1c4                 	// #452
  40d384:	adrp	x0, 416000 <argp_failure@@Base+0x5bc4>
  40d388:	add	x1, x0, #0x4f0
  40d38c:	adrp	x0, 416000 <argp_failure@@Base+0x5bc4>
  40d390:	add	x0, x0, #0x508
  40d394:	bl	401f30 <__assert_fail@plt>
  40d398:	ldr	x0, [sp, #40]
  40d39c:	str	x0, [sp, #64]
  40d3a0:	b	40d3f4 <_obstack_memory_used@@Base+0x7b0>
  40d3a4:	ldr	x0, [sp, #64]
  40d3a8:	ldr	w0, [x0, #24]
  40d3ac:	and	w0, w0, #0x4
  40d3b0:	cmp	w0, #0x0
  40d3b4:	b.ne	40d3cc <_obstack_memory_used@@Base+0x788>  // b.any
  40d3b8:	ldr	x0, [sp, #32]
  40d3bc:	ldr	w0, [x0, #8]
  40d3c0:	add	w1, w0, #0x1
  40d3c4:	ldr	x0, [sp, #32]
  40d3c8:	str	w1, [x0, #8]
  40d3cc:	ldr	x0, [sp, #64]
  40d3d0:	bl	40b1d8 <argp_usage@@Base+0x34>
  40d3d4:	cmp	w0, #0x0
  40d3d8:	b.eq	40d3e8 <_obstack_memory_used@@Base+0x7a4>  // b.none
  40d3dc:	ldr	w0, [sp, #52]
  40d3e0:	add	w0, w0, #0x1
  40d3e4:	str	w0, [sp, #52]
  40d3e8:	ldr	x0, [sp, #64]
  40d3ec:	add	x0, x0, #0x30
  40d3f0:	str	x0, [sp, #64]
  40d3f4:	ldr	x0, [sp, #64]
  40d3f8:	bl	40b25c <argp_usage@@Base+0xb8>
  40d3fc:	cmp	w0, #0x0
  40d400:	b.eq	40d3a4 <_obstack_memory_used@@Base+0x760>  // b.none
  40d404:	ldr	x0, [sp, #32]
  40d408:	ldr	w0, [x0, #8]
  40d40c:	mov	w1, w0
  40d410:	mov	x0, x1
  40d414:	lsl	x0, x0, #3
  40d418:	sub	x0, x0, x1
  40d41c:	lsl	x0, x0, #3
  40d420:	bl	401c80 <malloc@plt>
  40d424:	mov	x1, x0
  40d428:	ldr	x0, [sp, #32]
  40d42c:	str	x1, [x0]
  40d430:	ldr	w0, [sp, #52]
  40d434:	add	w0, w0, #0x1
  40d438:	mov	w0, w0
  40d43c:	bl	401c80 <malloc@plt>
  40d440:	mov	x1, x0
  40d444:	ldr	x0, [sp, #32]
  40d448:	str	x1, [x0, #16]
  40d44c:	ldr	x0, [sp, #32]
  40d450:	ldr	x0, [x0]
  40d454:	cmp	x0, #0x0
  40d458:	b.eq	40d46c <_obstack_memory_used@@Base+0x828>  // b.none
  40d45c:	ldr	x0, [sp, #32]
  40d460:	ldr	x0, [x0, #16]
  40d464:	cmp	x0, #0x0
  40d468:	b.ne	40d48c <_obstack_memory_used@@Base+0x848>  // b.any
  40d46c:	adrp	x0, 416000 <argp_failure@@Base+0x5bc4>
  40d470:	add	x3, x0, #0x700
  40d474:	mov	w2, #0x1d2                 	// #466
  40d478:	adrp	x0, 416000 <argp_failure@@Base+0x5bc4>
  40d47c:	add	x1, x0, #0x4f0
  40d480:	adrp	x0, 416000 <argp_failure@@Base+0x5bc4>
  40d484:	add	x0, x0, #0x518
  40d488:	bl	401f30 <__assert_fail@plt>
  40d48c:	ldr	x0, [sp, #32]
  40d490:	ldr	x0, [x0, #16]
  40d494:	str	x0, [sp, #72]
  40d498:	ldr	x0, [sp, #40]
  40d49c:	str	x0, [sp, #64]
  40d4a0:	ldr	x0, [sp, #32]
  40d4a4:	ldr	x0, [x0]
  40d4a8:	str	x0, [sp, #56]
  40d4ac:	b	40d5ec <_obstack_memory_used@@Base+0x9a8>
  40d4b0:	ldr	x0, [sp, #56]
  40d4b4:	ldr	x1, [sp, #64]
  40d4b8:	str	x1, [x0]
  40d4bc:	ldr	x0, [sp, #56]
  40d4c0:	str	wzr, [x0, #8]
  40d4c4:	ldr	x0, [sp, #56]
  40d4c8:	ldr	x1, [sp, #72]
  40d4cc:	str	x1, [x0, #16]
  40d4d0:	ldr	x0, [sp, #64]
  40d4d4:	ldr	w0, [x0, #40]
  40d4d8:	cmp	w0, #0x0
  40d4dc:	b.eq	40d4ec <_obstack_memory_used@@Base+0x8a8>  // b.none
  40d4e0:	ldr	x0, [sp, #64]
  40d4e4:	ldr	w0, [x0, #40]
  40d4e8:	b	40d51c <_obstack_memory_used@@Base+0x8d8>
  40d4ec:	ldr	x0, [sp, #64]
  40d4f0:	ldr	x0, [x0]
  40d4f4:	cmp	x0, #0x0
  40d4f8:	b.ne	40d518 <_obstack_memory_used@@Base+0x8d4>  // b.any
  40d4fc:	ldr	x0, [sp, #64]
  40d500:	ldr	w0, [x0, #8]
  40d504:	cmp	w0, #0x0
  40d508:	b.ne	40d518 <_obstack_memory_used@@Base+0x8d4>  // b.any
  40d50c:	ldr	w0, [sp, #48]
  40d510:	add	w0, w0, #0x1
  40d514:	b	40d51c <_obstack_memory_used@@Base+0x8d8>
  40d518:	ldr	w0, [sp, #48]
  40d51c:	str	w0, [sp, #48]
  40d520:	ldr	x0, [sp, #56]
  40d524:	ldr	w1, [sp, #48]
  40d528:	str	w1, [x0, #24]
  40d52c:	ldr	x0, [sp, #56]
  40d530:	ldr	x1, [sp, #16]
  40d534:	str	x1, [x0, #32]
  40d538:	ldr	x0, [sp, #56]
  40d53c:	ldr	x1, [sp, #24]
  40d540:	str	x1, [x0, #40]
  40d544:	ldr	x0, [sp, #56]
  40d548:	ldr	w0, [x0, #8]
  40d54c:	add	w1, w0, #0x1
  40d550:	ldr	x0, [sp, #56]
  40d554:	str	w1, [x0, #8]
  40d558:	ldr	x0, [sp, #64]
  40d55c:	bl	40b1d8 <argp_usage@@Base+0x34>
  40d560:	cmp	w0, #0x0
  40d564:	b.eq	40d5b0 <_obstack_memory_used@@Base+0x96c>  // b.none
  40d568:	ldr	x0, [sp, #64]
  40d56c:	ldr	w0, [x0, #8]
  40d570:	and	w3, w0, #0xff
  40d574:	ldr	x0, [sp, #32]
  40d578:	ldr	x0, [x0, #16]
  40d57c:	ldr	x2, [sp, #72]
  40d580:	mov	x1, x0
  40d584:	mov	w0, w3
  40d588:	bl	40d294 <_obstack_memory_used@@Base+0x650>
  40d58c:	cmp	w0, #0x0
  40d590:	b.ne	40d5b0 <_obstack_memory_used@@Base+0x96c>  // b.any
  40d594:	ldr	x0, [sp, #64]
  40d598:	ldr	w2, [x0, #8]
  40d59c:	ldr	x0, [sp, #72]
  40d5a0:	add	x1, x0, #0x1
  40d5a4:	str	x1, [sp, #72]
  40d5a8:	and	w1, w2, #0xff
  40d5ac:	strb	w1, [x0]
  40d5b0:	ldr	x0, [sp, #64]
  40d5b4:	add	x0, x0, #0x30
  40d5b8:	str	x0, [sp, #64]
  40d5bc:	ldr	x0, [sp, #64]
  40d5c0:	bl	40b25c <argp_usage@@Base+0xb8>
  40d5c4:	cmp	w0, #0x0
  40d5c8:	b.ne	40d5e0 <_obstack_memory_used@@Base+0x99c>  // b.any
  40d5cc:	ldr	x0, [sp, #64]
  40d5d0:	ldr	w0, [x0, #24]
  40d5d4:	and	w0, w0, #0x4
  40d5d8:	cmp	w0, #0x0
  40d5dc:	b.ne	40d544 <_obstack_memory_used@@Base+0x900>  // b.any
  40d5e0:	ldr	x0, [sp, #56]
  40d5e4:	add	x0, x0, #0x38
  40d5e8:	str	x0, [sp, #56]
  40d5ec:	ldr	x0, [sp, #64]
  40d5f0:	bl	40b25c <argp_usage@@Base+0xb8>
  40d5f4:	cmp	w0, #0x0
  40d5f8:	b.eq	40d4b0 <_obstack_memory_used@@Base+0x86c>  // b.none
  40d5fc:	ldr	x0, [sp, #72]
  40d600:	strb	wzr, [x0]
  40d604:	ldr	x0, [sp, #32]
  40d608:	ldp	x29, x30, [sp], #80
  40d60c:	ret
  40d610:	stp	x29, x30, [sp, #-80]!
  40d614:	mov	x29, sp
  40d618:	str	x0, [sp, #56]
  40d61c:	str	w1, [sp, #52]
  40d620:	str	x2, [sp, #40]
  40d624:	str	w3, [sp, #48]
  40d628:	str	x4, [sp, #32]
  40d62c:	str	x5, [sp, #24]
  40d630:	mov	x0, #0x30                  	// #48
  40d634:	bl	401c80 <malloc@plt>
  40d638:	str	x0, [sp, #72]
  40d63c:	ldr	x0, [sp, #72]
  40d640:	cmp	x0, #0x0
  40d644:	b.eq	40d6c8 <_obstack_memory_used@@Base+0xa84>  // b.none
  40d648:	ldr	x0, [sp, #72]
  40d64c:	ldr	w1, [sp, #52]
  40d650:	str	w1, [x0, #12]
  40d654:	ldr	x0, [sp, #72]
  40d658:	ldr	x1, [sp, #40]
  40d65c:	str	x1, [x0]
  40d660:	ldr	x0, [sp, #72]
  40d664:	ldr	w1, [sp, #48]
  40d668:	str	w1, [x0, #8]
  40d66c:	ldr	x0, [sp, #72]
  40d670:	ldr	x1, [sp, #32]
  40d674:	str	x1, [x0, #16]
  40d678:	ldr	x0, [sp, #72]
  40d67c:	ldr	x1, [sp, #24]
  40d680:	str	x1, [x0, #24]
  40d684:	ldr	x0, [sp, #32]
  40d688:	cmp	x0, #0x0
  40d68c:	b.eq	40d6a0 <_obstack_memory_used@@Base+0xa5c>  // b.none
  40d690:	ldr	x0, [sp, #32]
  40d694:	ldr	w0, [x0, #32]
  40d698:	add	w0, w0, #0x1
  40d69c:	b	40d6a4 <_obstack_memory_used@@Base+0xa60>
  40d6a0:	mov	w0, #0x0                   	// #0
  40d6a4:	ldr	x1, [sp, #72]
  40d6a8:	str	w0, [x1, #32]
  40d6ac:	ldr	x0, [sp, #56]
  40d6b0:	ldr	x1, [x0, #24]
  40d6b4:	ldr	x0, [sp, #72]
  40d6b8:	str	x1, [x0, #40]
  40d6bc:	ldr	x0, [sp, #56]
  40d6c0:	ldr	x1, [sp, #72]
  40d6c4:	str	x1, [x0, #24]
  40d6c8:	ldr	x0, [sp, #72]
  40d6cc:	ldp	x29, x30, [sp], #80
  40d6d0:	ret
  40d6d4:	stp	x29, x30, [sp, #-48]!
  40d6d8:	mov	x29, sp
  40d6dc:	str	x0, [sp, #24]
  40d6e0:	ldr	x0, [sp, #24]
  40d6e4:	ldr	x0, [x0, #24]
  40d6e8:	str	x0, [sp, #40]
  40d6ec:	b	40d70c <_obstack_memory_used@@Base+0xac8>
  40d6f0:	ldr	x0, [sp, #40]
  40d6f4:	ldr	x0, [x0, #40]
  40d6f8:	str	x0, [sp, #32]
  40d6fc:	ldr	x0, [sp, #40]
  40d700:	bl	401dd0 <free@plt>
  40d704:	ldr	x0, [sp, #32]
  40d708:	str	x0, [sp, #40]
  40d70c:	ldr	x0, [sp, #40]
  40d710:	cmp	x0, #0x0
  40d714:	b.ne	40d6f0 <_obstack_memory_used@@Base+0xaac>  // b.any
  40d718:	ldr	x0, [sp, #24]
  40d71c:	ldr	w0, [x0, #8]
  40d720:	cmp	w0, #0x0
  40d724:	b.eq	40d740 <_obstack_memory_used@@Base+0xafc>  // b.none
  40d728:	ldr	x0, [sp, #24]
  40d72c:	ldr	x0, [x0]
  40d730:	bl	401dd0 <free@plt>
  40d734:	ldr	x0, [sp, #24]
  40d738:	ldr	x0, [x0, #16]
  40d73c:	bl	401dd0 <free@plt>
  40d740:	ldr	x0, [sp, #24]
  40d744:	bl	401dd0 <free@plt>
  40d748:	nop
  40d74c:	ldp	x29, x30, [sp], #48
  40d750:	ret
  40d754:	stp	x29, x30, [sp, #-80]!
  40d758:	mov	x29, sp
  40d75c:	str	x0, [sp, #40]
  40d760:	str	x1, [sp, #32]
  40d764:	str	x2, [sp, #24]
  40d768:	str	x3, [sp, #16]
  40d76c:	str	wzr, [sp, #72]
  40d770:	ldr	x0, [sp, #40]
  40d774:	ldr	x0, [x0]
  40d778:	str	x0, [sp, #56]
  40d77c:	ldr	x0, [sp, #40]
  40d780:	ldr	x0, [x0, #16]
  40d784:	str	x0, [sp, #48]
  40d788:	ldr	x0, [sp, #56]
  40d78c:	str	x0, [sp, #64]
  40d790:	ldr	x0, [sp, #40]
  40d794:	ldr	w0, [x0, #8]
  40d798:	str	w0, [sp, #76]
  40d79c:	b	40d83c <_obstack_memory_used@@Base+0xbf8>
  40d7a0:	ldr	x0, [sp, #64]
  40d7a4:	bl	40b1d8 <argp_usage@@Base+0x34>
  40d7a8:	cmp	w0, #0x0
  40d7ac:	b.eq	40d824 <_obstack_memory_used@@Base+0xbe0>  // b.none
  40d7b0:	ldr	x0, [sp, #48]
  40d7b4:	ldrb	w0, [x0]
  40d7b8:	mov	w1, w0
  40d7bc:	ldr	x0, [sp, #64]
  40d7c0:	ldr	w0, [x0, #8]
  40d7c4:	cmp	w1, w0
  40d7c8:	b.ne	40d824 <_obstack_memory_used@@Base+0xbe0>  // b.any
  40d7cc:	ldr	x0, [sp, #64]
  40d7d0:	ldr	w0, [x0, #24]
  40d7d4:	and	w0, w0, #0x4
  40d7d8:	cmp	w0, #0x0
  40d7dc:	b.ne	40d7e8 <_obstack_memory_used@@Base+0xba4>  // b.any
  40d7e0:	ldr	x0, [sp, #64]
  40d7e4:	str	x0, [sp, #56]
  40d7e8:	ldr	x0, [sp, #64]
  40d7ec:	ldr	w0, [x0, #24]
  40d7f0:	and	w0, w0, #0x2
  40d7f4:	cmp	w0, #0x0
  40d7f8:	b.ne	40d818 <_obstack_memory_used@@Base+0xbd4>  // b.any
  40d7fc:	ldr	x4, [sp, #32]
  40d800:	ldr	x3, [sp, #16]
  40d804:	ldr	x2, [sp, #24]
  40d808:	ldr	x1, [sp, #56]
  40d80c:	ldr	x0, [sp, #64]
  40d810:	blr	x4
  40d814:	str	w0, [sp, #72]
  40d818:	ldr	x0, [sp, #48]
  40d81c:	add	x0, x0, #0x1
  40d820:	str	x0, [sp, #48]
  40d824:	ldr	x0, [sp, #64]
  40d828:	add	x0, x0, #0x30
  40d82c:	str	x0, [sp, #64]
  40d830:	ldr	w0, [sp, #76]
  40d834:	sub	w0, w0, #0x1
  40d838:	str	w0, [sp, #76]
  40d83c:	ldr	w0, [sp, #76]
  40d840:	cmp	w0, #0x0
  40d844:	b.eq	40d854 <_obstack_memory_used@@Base+0xc10>  // b.none
  40d848:	ldr	w0, [sp, #72]
  40d84c:	cmp	w0, #0x0
  40d850:	b.eq	40d7a0 <_obstack_memory_used@@Base+0xb5c>  // b.none
  40d854:	ldr	w0, [sp, #72]
  40d858:	ldp	x29, x30, [sp], #80
  40d85c:	ret
  40d860:	stp	x29, x30, [sp, #-48]!
  40d864:	mov	x29, sp
  40d868:	str	x0, [sp, #40]
  40d86c:	str	x1, [sp, #32]
  40d870:	str	x2, [sp, #24]
  40d874:	str	x3, [sp, #16]
  40d878:	ldr	x0, [sp, #40]
  40d87c:	bl	40b1d8 <argp_usage@@Base+0x34>
  40d880:	cmp	w0, #0x0
  40d884:	b.eq	40d894 <_obstack_memory_used@@Base+0xc50>  // b.none
  40d888:	ldr	x0, [sp, #40]
  40d88c:	ldr	w0, [x0, #8]
  40d890:	b	40d898 <_obstack_memory_used@@Base+0xc54>
  40d894:	mov	w0, #0x0                   	// #0
  40d898:	ldp	x29, x30, [sp], #48
  40d89c:	ret
  40d8a0:	stp	x29, x30, [sp, #-32]!
  40d8a4:	mov	x29, sp
  40d8a8:	str	x0, [sp, #24]
  40d8ac:	ldr	x0, [sp, #24]
  40d8b0:	ldr	x0, [x0, #40]
  40d8b4:	ldr	x0, [x0, #48]
  40d8b8:	mov	x3, #0x0                   	// #0
  40d8bc:	mov	x2, x0
  40d8c0:	adrp	x0, 40d000 <_obstack_memory_used@@Base+0x3bc>
  40d8c4:	add	x1, x0, #0x860
  40d8c8:	ldr	x0, [sp, #24]
  40d8cc:	bl	40d754 <_obstack_memory_used@@Base+0xb10>
  40d8d0:	and	w0, w0, #0xff
  40d8d4:	ldp	x29, x30, [sp], #32
  40d8d8:	ret
  40d8dc:	sub	sp, sp, #0x20
  40d8e0:	str	x0, [sp, #8]
  40d8e4:	ldr	x0, [sp, #8]
  40d8e8:	ldr	x0, [x0]
  40d8ec:	str	x0, [sp, #24]
  40d8f0:	ldr	x0, [sp, #8]
  40d8f4:	ldr	w0, [x0, #8]
  40d8f8:	str	w0, [sp, #20]
  40d8fc:	b	40d948 <_obstack_memory_used@@Base+0xd04>
  40d900:	ldr	x0, [sp, #24]
  40d904:	ldr	x0, [x0]
  40d908:	cmp	x0, #0x0
  40d90c:	b.eq	40d930 <_obstack_memory_used@@Base+0xcec>  // b.none
  40d910:	ldr	x0, [sp, #24]
  40d914:	ldr	w0, [x0, #24]
  40d918:	and	w0, w0, #0x2
  40d91c:	cmp	w0, #0x0
  40d920:	b.ne	40d930 <_obstack_memory_used@@Base+0xcec>  // b.any
  40d924:	ldr	x0, [sp, #24]
  40d928:	ldr	x0, [x0]
  40d92c:	b	40d958 <_obstack_memory_used@@Base+0xd14>
  40d930:	ldr	x0, [sp, #24]
  40d934:	add	x0, x0, #0x30
  40d938:	str	x0, [sp, #24]
  40d93c:	ldr	w0, [sp, #20]
  40d940:	sub	w0, w0, #0x1
  40d944:	str	w0, [sp, #20]
  40d948:	ldr	w0, [sp, #20]
  40d94c:	cmp	w0, #0x0
  40d950:	b.ne	40d900 <_obstack_memory_used@@Base+0xcbc>  // b.any
  40d954:	mov	x0, #0x0                   	// #0
  40d958:	add	sp, sp, #0x20
  40d95c:	ret
  40d960:	stp	x29, x30, [sp, #-64]!
  40d964:	mov	x29, sp
  40d968:	str	x0, [sp, #24]
  40d96c:	str	x1, [sp, #16]
  40d970:	ldr	x0, [sp, #24]
  40d974:	ldr	x0, [x0]
  40d978:	str	x0, [sp, #56]
  40d97c:	ldr	x0, [sp, #24]
  40d980:	ldr	w0, [x0, #8]
  40d984:	str	w0, [sp, #52]
  40d988:	b	40da18 <_obstack_memory_used@@Base+0xdd4>
  40d98c:	ldr	x0, [sp, #56]
  40d990:	ldr	x0, [x0]
  40d994:	str	x0, [sp, #40]
  40d998:	ldr	x0, [sp, #56]
  40d99c:	ldr	w0, [x0, #8]
  40d9a0:	str	w0, [sp, #36]
  40d9a4:	b	40d9f8 <_obstack_memory_used@@Base+0xdb4>
  40d9a8:	ldr	x0, [sp, #40]
  40d9ac:	ldr	x0, [x0]
  40d9b0:	cmp	x0, #0x0
  40d9b4:	b.eq	40d9ec <_obstack_memory_used@@Base+0xda8>  // b.none
  40d9b8:	ldr	x0, [sp, #40]
  40d9bc:	ldr	w0, [x0, #24]
  40d9c0:	and	w0, w0, #0x2
  40d9c4:	cmp	w0, #0x0
  40d9c8:	b.ne	40d9ec <_obstack_memory_used@@Base+0xda8>  // b.any
  40d9cc:	ldr	x0, [sp, #40]
  40d9d0:	ldr	x0, [x0]
  40d9d4:	ldr	x1, [sp, #16]
  40d9d8:	bl	401d80 <strcmp@plt>
  40d9dc:	cmp	w0, #0x0
  40d9e0:	b.ne	40d9ec <_obstack_memory_used@@Base+0xda8>  // b.any
  40d9e4:	ldr	x0, [sp, #56]
  40d9e8:	b	40da30 <_obstack_memory_used@@Base+0xdec>
  40d9ec:	ldr	x0, [sp, #40]
  40d9f0:	add	x0, x0, #0x30
  40d9f4:	str	x0, [sp, #40]
  40d9f8:	ldr	w0, [sp, #36]
  40d9fc:	sub	w1, w0, #0x1
  40da00:	str	w1, [sp, #36]
  40da04:	cmp	w0, #0x0
  40da08:	b.ne	40d9a8 <_obstack_memory_used@@Base+0xd64>  // b.any
  40da0c:	ldr	x0, [sp, #56]
  40da10:	add	x0, x0, #0x38
  40da14:	str	x0, [sp, #56]
  40da18:	ldr	w0, [sp, #52]
  40da1c:	sub	w1, w0, #0x1
  40da20:	str	w1, [sp, #52]
  40da24:	cmp	w0, #0x0
  40da28:	b.ne	40d98c <_obstack_memory_used@@Base+0xd48>  // b.any
  40da2c:	mov	x0, #0x0                   	// #0
  40da30:	ldp	x29, x30, [sp], #64
  40da34:	ret
  40da38:	stp	x29, x30, [sp, #-64]!
  40da3c:	mov	x29, sp
  40da40:	str	x0, [sp, #40]
  40da44:	str	x1, [sp, #32]
  40da48:	str	w2, [sp, #28]
  40da4c:	ldr	x1, [sp, #32]
  40da50:	ldr	x0, [sp, #40]
  40da54:	bl	40d960 <_obstack_memory_used@@Base+0xd1c>
  40da58:	str	x0, [sp, #56]
  40da5c:	ldr	x0, [sp, #56]
  40da60:	cmp	x0, #0x0
  40da64:	b.eq	40da74 <_obstack_memory_used@@Base+0xe30>  // b.none
  40da68:	ldr	x0, [sp, #56]
  40da6c:	ldr	w1, [sp, #28]
  40da70:	str	w1, [x0, #24]
  40da74:	nop
  40da78:	ldp	x29, x30, [sp], #64
  40da7c:	ret
  40da80:	sub	sp, sp, #0x10
  40da84:	str	w0, [sp, #12]
  40da88:	str	w1, [sp, #8]
  40da8c:	str	w2, [sp, #4]
  40da90:	ldr	w1, [sp, #12]
  40da94:	ldr	w0, [sp, #8]
  40da98:	cmp	w1, w0
  40da9c:	b.ne	40daa8 <_obstack_memory_used@@Base+0xe64>  // b.any
  40daa0:	ldr	w0, [sp, #4]
  40daa4:	b	40daf4 <_obstack_memory_used@@Base+0xeb0>
  40daa8:	ldr	w0, [sp, #12]
  40daac:	cmp	w0, #0x0
  40dab0:	b.ge	40dac0 <_obstack_memory_used@@Base+0xe7c>  // b.tcont
  40dab4:	ldr	w0, [sp, #8]
  40dab8:	cmp	w0, #0x0
  40dabc:	b.lt	40dad8 <_obstack_memory_used@@Base+0xe94>  // b.tstop
  40dac0:	ldr	w0, [sp, #12]
  40dac4:	cmp	w0, #0x0
  40dac8:	b.lt	40dae8 <_obstack_memory_used@@Base+0xea4>  // b.tstop
  40dacc:	ldr	w0, [sp, #8]
  40dad0:	cmp	w0, #0x0
  40dad4:	b.lt	40dae8 <_obstack_memory_used@@Base+0xea4>  // b.tstop
  40dad8:	ldr	w1, [sp, #12]
  40dadc:	ldr	w0, [sp, #8]
  40dae0:	sub	w0, w1, w0
  40dae4:	b	40daf4 <_obstack_memory_used@@Base+0xeb0>
  40dae8:	ldr	w1, [sp, #8]
  40daec:	ldr	w0, [sp, #12]
  40daf0:	sub	w0, w1, w0
  40daf4:	add	sp, sp, #0x10
  40daf8:	ret
  40dafc:	stp	x29, x30, [sp, #-32]!
  40db00:	mov	x29, sp
  40db04:	str	x0, [sp, #24]
  40db08:	str	x1, [sp, #16]
  40db0c:	b	40db1c <_obstack_memory_used@@Base+0xed8>
  40db10:	ldr	x0, [sp, #24]
  40db14:	ldr	x0, [x0, #16]
  40db18:	str	x0, [sp, #24]
  40db1c:	ldr	x0, [sp, #24]
  40db20:	ldr	w1, [x0, #32]
  40db24:	ldr	x0, [sp, #16]
  40db28:	ldr	w0, [x0, #32]
  40db2c:	cmp	w1, w0
  40db30:	b.gt	40db10 <_obstack_memory_used@@Base+0xecc>
  40db34:	b	40db44 <_obstack_memory_used@@Base+0xf00>
  40db38:	ldr	x0, [sp, #16]
  40db3c:	ldr	x0, [x0, #16]
  40db40:	str	x0, [sp, #16]
  40db44:	ldr	x0, [sp, #16]
  40db48:	ldr	w1, [x0, #32]
  40db4c:	ldr	x0, [sp, #24]
  40db50:	ldr	w0, [x0, #32]
  40db54:	cmp	w1, w0
  40db58:	b.gt	40db38 <_obstack_memory_used@@Base+0xef4>
  40db5c:	b	40db78 <_obstack_memory_used@@Base+0xf34>
  40db60:	ldr	x0, [sp, #24]
  40db64:	ldr	x0, [x0, #16]
  40db68:	str	x0, [sp, #24]
  40db6c:	ldr	x0, [sp, #16]
  40db70:	ldr	x0, [x0, #16]
  40db74:	str	x0, [sp, #16]
  40db78:	ldr	x0, [sp, #24]
  40db7c:	ldr	x1, [x0, #16]
  40db80:	ldr	x0, [sp, #16]
  40db84:	ldr	x0, [x0, #16]
  40db88:	cmp	x1, x0
  40db8c:	b.ne	40db60 <_obstack_memory_used@@Base+0xf1c>  // b.any
  40db90:	ldr	x0, [sp, #24]
  40db94:	ldr	w3, [x0, #12]
  40db98:	ldr	x0, [sp, #16]
  40db9c:	ldr	w4, [x0, #12]
  40dba0:	ldr	x0, [sp, #16]
  40dba4:	ldr	w1, [x0, #8]
  40dba8:	ldr	x0, [sp, #24]
  40dbac:	ldr	w0, [x0, #8]
  40dbb0:	sub	w0, w1, w0
  40dbb4:	mov	w2, w0
  40dbb8:	mov	w1, w4
  40dbbc:	mov	w0, w3
  40dbc0:	bl	40da80 <_obstack_memory_used@@Base+0xe3c>
  40dbc4:	ldp	x29, x30, [sp], #32
  40dbc8:	ret
  40dbcc:	sub	sp, sp, #0x10
  40dbd0:	str	x0, [sp, #8]
  40dbd4:	b	40dbe4 <_obstack_memory_used@@Base+0xfa0>
  40dbd8:	ldr	x0, [sp, #8]
  40dbdc:	ldr	x0, [x0, #16]
  40dbe0:	str	x0, [sp, #8]
  40dbe4:	ldr	x0, [sp, #8]
  40dbe8:	ldr	x0, [x0, #16]
  40dbec:	cmp	x0, #0x0
  40dbf0:	b.ne	40dbd8 <_obstack_memory_used@@Base+0xf94>  // b.any
  40dbf4:	ldr	x0, [sp, #8]
  40dbf8:	add	sp, sp, #0x10
  40dbfc:	ret
  40dc00:	sub	sp, sp, #0x10
  40dc04:	str	x0, [sp, #8]
  40dc08:	str	x1, [sp]
  40dc0c:	b	40dc1c <_obstack_memory_used@@Base+0xfd8>
  40dc10:	ldr	x0, [sp, #8]
  40dc14:	ldr	x0, [x0, #16]
  40dc18:	str	x0, [sp, #8]
  40dc1c:	ldr	x0, [sp, #8]
  40dc20:	cmp	x0, #0x0
  40dc24:	b.eq	40dc38 <_obstack_memory_used@@Base+0xff4>  // b.none
  40dc28:	ldr	x1, [sp, #8]
  40dc2c:	ldr	x0, [sp]
  40dc30:	cmp	x1, x0
  40dc34:	b.ne	40dc10 <_obstack_memory_used@@Base+0xfcc>  // b.any
  40dc38:	ldr	x1, [sp, #8]
  40dc3c:	ldr	x0, [sp]
  40dc40:	cmp	x1, x0
  40dc44:	cset	w0, eq  // eq = none
  40dc48:	and	w0, w0, #0xff
  40dc4c:	add	sp, sp, #0x10
  40dc50:	ret
  40dc54:	stp	x29, x30, [sp, #-48]!
  40dc58:	mov	x29, sp
  40dc5c:	str	x0, [sp, #24]
  40dc60:	ldr	x0, [sp, #24]
  40dc64:	ldr	x0, [x0]
  40dc68:	cmp	x0, #0x0
  40dc6c:	b.ne	40dc90 <_obstack_memory_used@@Base+0x104c>  // b.any
  40dc70:	mov	w0, #0x1                   	// #1
  40dc74:	str	w0, [sp, #44]
  40dc78:	b	40dd38 <_obstack_memory_used@@Base+0x10f4>
  40dc7c:	ldr	x0, [sp, #24]
  40dc80:	ldr	x0, [x0]
  40dc84:	add	x1, x0, #0x1
  40dc88:	ldr	x0, [sp, #24]
  40dc8c:	str	x1, [x0]
  40dc90:	bl	401d90 <__ctype_b_loc@plt>
  40dc94:	ldr	x1, [x0]
  40dc98:	ldr	x0, [sp, #24]
  40dc9c:	ldr	x0, [x0]
  40dca0:	ldrb	w0, [x0]
  40dca4:	and	x0, x0, #0xff
  40dca8:	lsl	x0, x0, #1
  40dcac:	add	x0, x1, x0
  40dcb0:	ldrh	w0, [x0]
  40dcb4:	and	w0, w0, #0x2000
  40dcb8:	cmp	w0, #0x0
  40dcbc:	b.ne	40dc7c <_obstack_memory_used@@Base+0x1038>  // b.any
  40dcc0:	ldr	x0, [sp, #24]
  40dcc4:	ldr	x0, [x0]
  40dcc8:	ldrb	w0, [x0]
  40dccc:	cmp	w0, #0x2d
  40dcd0:	cset	w0, ne  // ne = any
  40dcd4:	and	w0, w0, #0xff
  40dcd8:	str	w0, [sp, #44]
  40dcdc:	b	40dcf4 <_obstack_memory_used@@Base+0x10b0>
  40dce0:	ldr	x0, [sp, #24]
  40dce4:	ldr	x0, [x0]
  40dce8:	add	x1, x0, #0x1
  40dcec:	ldr	x0, [sp, #24]
  40dcf0:	str	x1, [x0]
  40dcf4:	ldr	x0, [sp, #24]
  40dcf8:	ldr	x0, [x0]
  40dcfc:	ldrb	w0, [x0]
  40dd00:	cmp	w0, #0x0
  40dd04:	b.eq	40dd38 <_obstack_memory_used@@Base+0x10f4>  // b.none
  40dd08:	bl	401d90 <__ctype_b_loc@plt>
  40dd0c:	ldr	x1, [x0]
  40dd10:	ldr	x0, [sp, #24]
  40dd14:	ldr	x0, [x0]
  40dd18:	ldrb	w0, [x0]
  40dd1c:	and	x0, x0, #0xff
  40dd20:	lsl	x0, x0, #1
  40dd24:	add	x0, x1, x0
  40dd28:	ldrh	w0, [x0]
  40dd2c:	and	w0, w0, #0x8
  40dd30:	cmp	w0, #0x0
  40dd34:	b.eq	40dce0 <_obstack_memory_used@@Base+0x109c>  // b.none
  40dd38:	ldr	w0, [sp, #44]
  40dd3c:	ldp	x29, x30, [sp], #48
  40dd40:	ret
  40dd44:	stp	x29, x30, [sp, #-112]!
  40dd48:	mov	x29, sp
  40dd4c:	str	x19, [sp, #16]
  40dd50:	str	x0, [sp, #40]
  40dd54:	str	x1, [sp, #32]
  40dd58:	ldr	x0, [sp, #40]
  40dd5c:	ldr	w0, [x0, #24]
  40dd60:	str	w0, [sp, #100]
  40dd64:	ldr	x0, [sp, #32]
  40dd68:	ldr	w0, [x0, #24]
  40dd6c:	str	w0, [sp, #96]
  40dd70:	ldr	x0, [sp, #40]
  40dd74:	ldr	x1, [x0, #32]
  40dd78:	ldr	x0, [sp, #32]
  40dd7c:	ldr	x0, [x0, #32]
  40dd80:	cmp	x1, x0
  40dd84:	b.eq	40de48 <_obstack_memory_used@@Base+0x1204>  // b.none
  40dd88:	ldr	x0, [sp, #40]
  40dd8c:	ldr	x0, [x0, #32]
  40dd90:	cmp	x0, #0x0
  40dd94:	b.ne	40ddbc <_obstack_memory_used@@Base+0x1178>  // b.any
  40dd98:	ldr	x0, [sp, #32]
  40dd9c:	ldr	x0, [x0, #32]
  40dda0:	bl	40dbcc <_obstack_memory_used@@Base+0xf88>
  40dda4:	ldr	w0, [x0, #12]
  40dda8:	mov	w2, #0xffffffff            	// #-1
  40ddac:	mov	w1, w0
  40ddb0:	ldr	w0, [sp, #100]
  40ddb4:	bl	40da80 <_obstack_memory_used@@Base+0xe3c>
  40ddb8:	b	40e0a4 <_obstack_memory_used@@Base+0x1460>
  40ddbc:	ldr	x0, [sp, #32]
  40ddc0:	ldr	x0, [x0, #32]
  40ddc4:	cmp	x0, #0x0
  40ddc8:	b.ne	40ddec <_obstack_memory_used@@Base+0x11a8>  // b.any
  40ddcc:	ldr	x0, [sp, #40]
  40ddd0:	ldr	x0, [x0, #32]
  40ddd4:	bl	40dbcc <_obstack_memory_used@@Base+0xf88>
  40ddd8:	ldr	w0, [x0, #12]
  40dddc:	mov	w2, #0x1                   	// #1
  40dde0:	ldr	w1, [sp, #96]
  40dde4:	bl	40da80 <_obstack_memory_used@@Base+0xe3c>
  40dde8:	b	40e0a4 <_obstack_memory_used@@Base+0x1460>
  40ddec:	ldr	x0, [sp, #40]
  40ddf0:	ldr	x2, [x0, #32]
  40ddf4:	ldr	x0, [sp, #32]
  40ddf8:	ldr	x0, [x0, #32]
  40ddfc:	mov	x1, x0
  40de00:	mov	x0, x2
  40de04:	bl	40dafc <_obstack_memory_used@@Base+0xeb8>
  40de08:	str	w0, [sp, #84]
  40de0c:	ldr	w0, [sp, #84]
  40de10:	cmp	w0, #0x0
  40de14:	b.ne	40de40 <_obstack_memory_used@@Base+0x11fc>  // b.any
  40de18:	ldr	x0, [sp, #40]
  40de1c:	ldr	w1, [x0, #48]
  40de20:	ldr	x0, [sp, #32]
  40de24:	ldr	w0, [x0, #48]
  40de28:	cmp	w1, w0
  40de2c:	b.cs	40de38 <_obstack_memory_used@@Base+0x11f4>  // b.hs, b.nlast
  40de30:	mov	w0, #0xffffffff            	// #-1
  40de34:	b	40e0a4 <_obstack_memory_used@@Base+0x1460>
  40de38:	mov	w0, #0x1                   	// #1
  40de3c:	b	40e0a4 <_obstack_memory_used@@Base+0x1460>
  40de40:	ldr	w0, [sp, #84]
  40de44:	b	40e0a4 <_obstack_memory_used@@Base+0x1460>
  40de48:	ldr	w1, [sp, #100]
  40de4c:	ldr	w0, [sp, #96]
  40de50:	cmp	w1, w0
  40de54:	b.ne	40e070 <_obstack_memory_used@@Base+0x142c>  // b.any
  40de58:	ldr	x0, [sp, #40]
  40de5c:	bl	40d8a0 <_obstack_memory_used@@Base+0xc5c>
  40de60:	and	w0, w0, #0xff
  40de64:	str	w0, [sp, #92]
  40de68:	ldr	x0, [sp, #32]
  40de6c:	bl	40d8a0 <_obstack_memory_used@@Base+0xc5c>
  40de70:	and	w0, w0, #0xff
  40de74:	str	w0, [sp, #88]
  40de78:	ldr	x0, [sp, #40]
  40de7c:	ldr	x0, [x0]
  40de80:	ldr	w0, [x0, #24]
  40de84:	and	w0, w0, #0x8
  40de88:	str	w0, [sp, #108]
  40de8c:	ldr	x0, [sp, #32]
  40de90:	ldr	x0, [x0]
  40de94:	ldr	w0, [x0, #24]
  40de98:	and	w0, w0, #0x8
  40de9c:	str	w0, [sp, #104]
  40dea0:	ldr	x0, [sp, #40]
  40dea4:	bl	40d8dc <_obstack_memory_used@@Base+0xc98>
  40dea8:	str	x0, [sp, #64]
  40deac:	ldr	x0, [sp, #32]
  40deb0:	bl	40d8dc <_obstack_memory_used@@Base+0xc98>
  40deb4:	str	x0, [sp, #56]
  40deb8:	ldr	w0, [sp, #108]
  40debc:	cmp	w0, #0x0
  40dec0:	b.eq	40ded0 <_obstack_memory_used@@Base+0x128c>  // b.none
  40dec4:	add	x0, sp, #0x40
  40dec8:	bl	40dc54 <_obstack_memory_used@@Base+0x1010>
  40decc:	str	w0, [sp, #108]
  40ded0:	ldr	w0, [sp, #104]
  40ded4:	cmp	w0, #0x0
  40ded8:	b.eq	40dee8 <_obstack_memory_used@@Base+0x12a4>  // b.none
  40dedc:	add	x0, sp, #0x38
  40dee0:	bl	40dc54 <_obstack_memory_used@@Base+0x1010>
  40dee4:	str	w0, [sp, #104]
  40dee8:	ldr	w1, [sp, #108]
  40deec:	ldr	w0, [sp, #104]
  40def0:	cmp	w1, w0
  40def4:	b.eq	40df08 <_obstack_memory_used@@Base+0x12c4>  // b.none
  40def8:	ldr	w1, [sp, #108]
  40defc:	ldr	w0, [sp, #104]
  40df00:	sub	w0, w1, w0
  40df04:	b	40e0a4 <_obstack_memory_used@@Base+0x1460>
  40df08:	ldr	w0, [sp, #92]
  40df0c:	cmp	w0, #0x0
  40df10:	b.ne	40df84 <_obstack_memory_used@@Base+0x1340>  // b.any
  40df14:	ldr	w0, [sp, #88]
  40df18:	cmp	w0, #0x0
  40df1c:	b.ne	40df84 <_obstack_memory_used@@Base+0x1340>  // b.any
  40df20:	ldr	x0, [sp, #64]
  40df24:	cmp	x0, #0x0
  40df28:	b.eq	40df84 <_obstack_memory_used@@Base+0x1340>  // b.none
  40df2c:	ldr	x0, [sp, #56]
  40df30:	cmp	x0, #0x0
  40df34:	b.eq	40df84 <_obstack_memory_used@@Base+0x1340>  // b.none
  40df38:	ldr	x0, [sp, #64]
  40df3c:	ldr	x1, [sp, #56]
  40df40:	bl	401d00 <strcasecmp@plt>
  40df44:	str	w0, [sp, #84]
  40df48:	ldr	w0, [sp, #84]
  40df4c:	cmp	w0, #0x0
  40df50:	b.ne	40df7c <_obstack_memory_used@@Base+0x1338>  // b.any
  40df54:	ldr	x0, [sp, #40]
  40df58:	ldr	w1, [x0, #48]
  40df5c:	ldr	x0, [sp, #32]
  40df60:	ldr	w0, [x0, #48]
  40df64:	cmp	w1, w0
  40df68:	b.cs	40df74 <_obstack_memory_used@@Base+0x1330>  // b.hs, b.nlast
  40df6c:	mov	w0, #0xffffffff            	// #-1
  40df70:	b	40e0a4 <_obstack_memory_used@@Base+0x1460>
  40df74:	mov	w0, #0x1                   	// #1
  40df78:	b	40e0a4 <_obstack_memory_used@@Base+0x1460>
  40df7c:	ldr	w0, [sp, #84]
  40df80:	b	40e0a4 <_obstack_memory_used@@Base+0x1460>
  40df84:	ldr	w0, [sp, #92]
  40df88:	cmp	w0, #0x0
  40df8c:	b.ne	40dfb0 <_obstack_memory_used@@Base+0x136c>  // b.any
  40df90:	ldr	x0, [sp, #64]
  40df94:	cmp	x0, #0x0
  40df98:	b.eq	40dfa8 <_obstack_memory_used@@Base+0x1364>  // b.none
  40df9c:	ldr	x0, [sp, #64]
  40dfa0:	ldrb	w0, [x0]
  40dfa4:	b	40dfb8 <_obstack_memory_used@@Base+0x1374>
  40dfa8:	mov	w0, #0x0                   	// #0
  40dfac:	b	40dfb8 <_obstack_memory_used@@Base+0x1374>
  40dfb0:	ldr	w0, [sp, #92]
  40dfb4:	and	w0, w0, #0xff
  40dfb8:	strb	w0, [sp, #83]
  40dfbc:	ldr	w0, [sp, #88]
  40dfc0:	cmp	w0, #0x0
  40dfc4:	b.ne	40dfe8 <_obstack_memory_used@@Base+0x13a4>  // b.any
  40dfc8:	ldr	x0, [sp, #56]
  40dfcc:	cmp	x0, #0x0
  40dfd0:	b.eq	40dfe0 <_obstack_memory_used@@Base+0x139c>  // b.none
  40dfd4:	ldr	x0, [sp, #56]
  40dfd8:	ldrb	w0, [x0]
  40dfdc:	b	40dff0 <_obstack_memory_used@@Base+0x13ac>
  40dfe0:	mov	w0, #0x0                   	// #0
  40dfe4:	b	40dff0 <_obstack_memory_used@@Base+0x13ac>
  40dfe8:	ldr	w0, [sp, #88]
  40dfec:	and	w0, w0, #0xff
  40dff0:	strb	w0, [sp, #82]
  40dff4:	ldrb	w0, [sp, #83]
  40dff8:	bl	401f50 <tolower@plt>
  40dffc:	mov	w19, w0
  40e000:	ldrb	w0, [sp, #82]
  40e004:	bl	401f50 <tolower@plt>
  40e008:	sub	w0, w19, w0
  40e00c:	str	w0, [sp, #76]
  40e010:	ldr	w0, [sp, #76]
  40e014:	cmp	w0, #0x0
  40e018:	b.ne	40e068 <_obstack_memory_used@@Base+0x1424>  // b.any
  40e01c:	ldrb	w1, [sp, #82]
  40e020:	ldrb	w0, [sp, #83]
  40e024:	sub	w0, w1, w0
  40e028:	str	w0, [sp, #84]
  40e02c:	ldr	w0, [sp, #84]
  40e030:	cmp	w0, #0x0
  40e034:	b.ne	40e060 <_obstack_memory_used@@Base+0x141c>  // b.any
  40e038:	ldr	x0, [sp, #40]
  40e03c:	ldr	w1, [x0, #48]
  40e040:	ldr	x0, [sp, #32]
  40e044:	ldr	w0, [x0, #48]
  40e048:	cmp	w1, w0
  40e04c:	b.cs	40e058 <_obstack_memory_used@@Base+0x1414>  // b.hs, b.nlast
  40e050:	mov	w0, #0xffffffff            	// #-1
  40e054:	b	40e0a4 <_obstack_memory_used@@Base+0x1460>
  40e058:	mov	w0, #0x1                   	// #1
  40e05c:	b	40e0a4 <_obstack_memory_used@@Base+0x1460>
  40e060:	ldr	w0, [sp, #84]
  40e064:	b	40e0a4 <_obstack_memory_used@@Base+0x1460>
  40e068:	ldr	w0, [sp, #76]
  40e06c:	b	40e0a4 <_obstack_memory_used@@Base+0x1460>
  40e070:	ldr	x0, [sp, #40]
  40e074:	ldr	w1, [x0, #48]
  40e078:	ldr	x0, [sp, #32]
  40e07c:	ldr	w0, [x0, #48]
  40e080:	cmp	w1, w0
  40e084:	b.cs	40e090 <_obstack_memory_used@@Base+0x144c>  // b.hs, b.nlast
  40e088:	mov	w0, #0xffffffff            	// #-1
  40e08c:	b	40e094 <_obstack_memory_used@@Base+0x1450>
  40e090:	mov	w0, #0x1                   	// #1
  40e094:	mov	w2, w0
  40e098:	ldr	w1, [sp, #96]
  40e09c:	ldr	w0, [sp, #100]
  40e0a0:	bl	40da80 <_obstack_memory_used@@Base+0xe3c>
  40e0a4:	ldr	x19, [sp, #16]
  40e0a8:	ldp	x29, x30, [sp], #112
  40e0ac:	ret
  40e0b0:	stp	x29, x30, [sp, #-32]!
  40e0b4:	mov	x29, sp
  40e0b8:	str	x0, [sp, #24]
  40e0bc:	str	x1, [sp, #16]
  40e0c0:	ldr	x1, [sp, #16]
  40e0c4:	ldr	x0, [sp, #24]
  40e0c8:	bl	40dd44 <_obstack_memory_used@@Base+0x1100>
  40e0cc:	ldp	x29, x30, [sp], #32
  40e0d0:	ret
  40e0d4:	stp	x29, x30, [sp, #-48]!
  40e0d8:	mov	x29, sp
  40e0dc:	str	x0, [sp, #24]
  40e0e0:	ldr	x0, [sp, #24]
  40e0e4:	ldr	w0, [x0, #8]
  40e0e8:	cmp	w0, #0x0
  40e0ec:	b.eq	40e164 <_obstack_memory_used@@Base+0x1520>  // b.none
  40e0f0:	str	wzr, [sp, #44]
  40e0f4:	ldr	x0, [sp, #24]
  40e0f8:	ldr	x0, [x0]
  40e0fc:	str	x0, [sp, #32]
  40e100:	b	40e128 <_obstack_memory_used@@Base+0x14e4>
  40e104:	ldr	x0, [sp, #32]
  40e108:	ldr	w1, [sp, #44]
  40e10c:	str	w1, [x0, #48]
  40e110:	ldr	w0, [sp, #44]
  40e114:	add	w0, w0, #0x1
  40e118:	str	w0, [sp, #44]
  40e11c:	ldr	x0, [sp, #32]
  40e120:	add	x0, x0, #0x38
  40e124:	str	x0, [sp, #32]
  40e128:	ldr	x0, [sp, #24]
  40e12c:	ldr	w0, [x0, #8]
  40e130:	ldr	w1, [sp, #44]
  40e134:	cmp	w1, w0
  40e138:	b.cc	40e104 <_obstack_memory_used@@Base+0x14c0>  // b.lo, b.ul, b.last
  40e13c:	ldr	x0, [sp, #24]
  40e140:	ldr	x4, [x0]
  40e144:	ldr	x0, [sp, #24]
  40e148:	ldr	w0, [x0, #8]
  40e14c:	mov	w1, w0
  40e150:	adrp	x0, 40e000 <_obstack_memory_used@@Base+0x13bc>
  40e154:	add	x3, x0, #0xb0
  40e158:	mov	x2, #0x38                  	// #56
  40e15c:	mov	x0, x4
  40e160:	bl	401c10 <qsort@plt>
  40e164:	nop
  40e168:	ldp	x29, x30, [sp], #48
  40e16c:	ret
  40e170:	stp	x29, x30, [sp, #-144]!
  40e174:	mov	x29, sp
  40e178:	str	x19, [sp, #16]
  40e17c:	str	x0, [sp, #40]
  40e180:	str	x1, [sp, #32]
  40e184:	ldr	x0, [sp, #40]
  40e188:	add	x0, x0, #0x18
  40e18c:	str	x0, [sp, #136]
  40e190:	b	40e1a4 <_obstack_memory_used@@Base+0x1560>
  40e194:	ldr	x0, [sp, #136]
  40e198:	ldr	x0, [x0]
  40e19c:	add	x0, x0, #0x28
  40e1a0:	str	x0, [sp, #136]
  40e1a4:	ldr	x0, [sp, #136]
  40e1a8:	ldr	x0, [x0]
  40e1ac:	cmp	x0, #0x0
  40e1b0:	b.ne	40e194 <_obstack_memory_used@@Base+0x1550>  // b.any
  40e1b4:	ldr	x0, [sp, #32]
  40e1b8:	ldr	x1, [x0, #24]
  40e1bc:	ldr	x0, [sp, #136]
  40e1c0:	str	x1, [x0]
  40e1c4:	ldr	x0, [sp, #32]
  40e1c8:	str	xzr, [x0, #24]
  40e1cc:	ldr	x0, [sp, #32]
  40e1d0:	ldr	w0, [x0, #8]
  40e1d4:	cmp	w0, #0x0
  40e1d8:	b.eq	40e510 <_obstack_memory_used@@Base+0x18cc>  // b.none
  40e1dc:	ldr	x0, [sp, #40]
  40e1e0:	ldr	w0, [x0, #8]
  40e1e4:	cmp	w0, #0x0
  40e1e8:	b.ne	40e228 <_obstack_memory_used@@Base+0x15e4>  // b.any
  40e1ec:	ldr	x0, [sp, #32]
  40e1f0:	ldr	w1, [x0, #8]
  40e1f4:	ldr	x0, [sp, #40]
  40e1f8:	str	w1, [x0, #8]
  40e1fc:	ldr	x0, [sp, #32]
  40e200:	ldr	x1, [x0]
  40e204:	ldr	x0, [sp, #40]
  40e208:	str	x1, [x0]
  40e20c:	ldr	x0, [sp, #32]
  40e210:	ldr	x1, [x0, #16]
  40e214:	ldr	x0, [sp, #40]
  40e218:	str	x1, [x0, #16]
  40e21c:	ldr	x0, [sp, #32]
  40e220:	str	wzr, [x0, #8]
  40e224:	b	40e510 <_obstack_memory_used@@Base+0x18cc>
  40e228:	ldr	x0, [sp, #40]
  40e22c:	ldr	w1, [x0, #8]
  40e230:	ldr	x0, [sp, #32]
  40e234:	ldr	w0, [x0, #8]
  40e238:	add	w0, w1, w0
  40e23c:	str	w0, [sp, #84]
  40e240:	ldr	w1, [sp, #84]
  40e244:	mov	x0, x1
  40e248:	lsl	x0, x0, #3
  40e24c:	sub	x0, x0, x1
  40e250:	lsl	x0, x0, #3
  40e254:	bl	401c80 <malloc@plt>
  40e258:	str	x0, [sp, #72]
  40e25c:	ldr	x0, [sp, #40]
  40e260:	ldr	x0, [x0, #16]
  40e264:	bl	401b90 <strlen@plt>
  40e268:	str	w0, [sp, #68]
  40e26c:	ldr	w19, [sp, #68]
  40e270:	ldr	x0, [sp, #32]
  40e274:	ldr	x0, [x0, #16]
  40e278:	bl	401b90 <strlen@plt>
  40e27c:	add	x0, x19, x0
  40e280:	add	x0, x0, #0x1
  40e284:	bl	401c80 <malloc@plt>
  40e288:	str	x0, [sp, #56]
  40e28c:	ldr	x0, [sp, #72]
  40e290:	cmp	x0, #0x0
  40e294:	b.eq	40e2a4 <_obstack_memory_used@@Base+0x1660>  // b.none
  40e298:	ldr	x0, [sp, #56]
  40e29c:	cmp	x0, #0x0
  40e2a0:	b.ne	40e2c4 <_obstack_memory_used@@Base+0x1680>  // b.any
  40e2a4:	adrp	x0, 416000 <argp_failure@@Base+0x5bc4>
  40e2a8:	add	x3, x0, #0x710
  40e2ac:	mov	w2, #0x372                 	// #882
  40e2b0:	adrp	x0, 416000 <argp_failure@@Base+0x5bc4>
  40e2b4:	add	x1, x0, #0x4f0
  40e2b8:	adrp	x0, 416000 <argp_failure@@Base+0x5bc4>
  40e2bc:	add	x0, x0, #0x540
  40e2c0:	bl	401f30 <__assert_fail@plt>
  40e2c4:	ldr	x0, [sp, #40]
  40e2c8:	ldr	x3, [x0]
  40e2cc:	ldr	x0, [sp, #40]
  40e2d0:	ldr	w0, [x0, #8]
  40e2d4:	mov	w1, w0
  40e2d8:	mov	x0, x1
  40e2dc:	lsl	x0, x0, #3
  40e2e0:	sub	x0, x0, x1
  40e2e4:	lsl	x0, x0, #3
  40e2e8:	mov	x2, x0
  40e2ec:	mov	x1, x3
  40e2f0:	ldr	x0, [sp, #72]
  40e2f4:	bl	401de0 <mempcpy@plt>
  40e2f8:	mov	x4, x0
  40e2fc:	ldr	x0, [sp, #32]
  40e300:	ldr	x3, [x0]
  40e304:	ldr	x0, [sp, #32]
  40e308:	ldr	w0, [x0, #8]
  40e30c:	mov	w1, w0
  40e310:	mov	x0, x1
  40e314:	lsl	x0, x0, #3
  40e318:	sub	x0, x0, x1
  40e31c:	lsl	x0, x0, #3
  40e320:	mov	x2, x0
  40e324:	mov	x1, x3
  40e328:	mov	x0, x4
  40e32c:	bl	401de0 <mempcpy@plt>
  40e330:	ldr	x0, [sp, #40]
  40e334:	ldr	x0, [x0, #16]
  40e338:	ldr	w1, [sp, #68]
  40e33c:	mov	x2, x1
  40e340:	mov	x1, x0
  40e344:	ldr	x0, [sp, #56]
  40e348:	bl	401de0 <mempcpy@plt>
  40e34c:	ldr	x0, [sp, #72]
  40e350:	str	x0, [sp, #104]
  40e354:	ldr	x0, [sp, #40]
  40e358:	ldr	w0, [x0, #8]
  40e35c:	str	w0, [sp, #132]
  40e360:	b	40e3a4 <_obstack_memory_used@@Base+0x1760>
  40e364:	ldr	x0, [sp, #104]
  40e368:	ldr	x1, [x0, #16]
  40e36c:	ldr	x0, [sp, #40]
  40e370:	ldr	x0, [x0, #16]
  40e374:	sub	x0, x1, x0
  40e378:	mov	x1, x0
  40e37c:	ldr	x0, [sp, #56]
  40e380:	add	x1, x0, x1
  40e384:	ldr	x0, [sp, #104]
  40e388:	str	x1, [x0, #16]
  40e38c:	ldr	x0, [sp, #104]
  40e390:	add	x0, x0, #0x38
  40e394:	str	x0, [sp, #104]
  40e398:	ldr	w0, [sp, #132]
  40e39c:	sub	w0, w0, #0x1
  40e3a0:	str	w0, [sp, #132]
  40e3a4:	ldr	w0, [sp, #132]
  40e3a8:	cmp	w0, #0x0
  40e3ac:	b.ne	40e364 <_obstack_memory_used@@Base+0x1720>  // b.any
  40e3b0:	ldr	w0, [sp, #68]
  40e3b4:	ldr	x1, [sp, #56]
  40e3b8:	add	x0, x1, x0
  40e3bc:	str	x0, [sp, #120]
  40e3c0:	ldr	x0, [sp, #32]
  40e3c4:	ldr	x0, [x0, #16]
  40e3c8:	str	x0, [sp, #112]
  40e3cc:	ldr	x0, [sp, #32]
  40e3d0:	ldr	w0, [x0, #8]
  40e3d4:	str	w0, [sp, #132]
  40e3d8:	b	40e4c0 <_obstack_memory_used@@Base+0x187c>
  40e3dc:	ldr	x0, [sp, #104]
  40e3e0:	ldr	x1, [sp, #120]
  40e3e4:	str	x1, [x0, #16]
  40e3e8:	ldr	x0, [sp, #104]
  40e3ec:	ldr	w0, [x0, #8]
  40e3f0:	str	w0, [sp, #100]
  40e3f4:	ldr	x0, [sp, #104]
  40e3f8:	ldr	x0, [x0]
  40e3fc:	str	x0, [sp, #88]
  40e400:	b	40e49c <_obstack_memory_used@@Base+0x1858>
  40e404:	ldr	x0, [sp, #112]
  40e408:	ldrb	w0, [x0]
  40e40c:	str	w0, [sp, #52]
  40e410:	ldr	x0, [sp, #88]
  40e414:	bl	40b1d8 <argp_usage@@Base+0x34>
  40e418:	cmp	w0, #0x0
  40e41c:	b.eq	40e484 <_obstack_memory_used@@Base+0x1840>  // b.none
  40e420:	ldr	x0, [sp, #88]
  40e424:	ldr	w0, [x0, #8]
  40e428:	ldr	w1, [sp, #52]
  40e42c:	cmp	w1, w0
  40e430:	b.ne	40e484 <_obstack_memory_used@@Base+0x1840>  // b.any
  40e434:	ldr	w0, [sp, #52]
  40e438:	and	w3, w0, #0xff
  40e43c:	ldr	w0, [sp, #68]
  40e440:	ldr	x1, [sp, #56]
  40e444:	add	x0, x1, x0
  40e448:	mov	x2, x0
  40e44c:	ldr	x1, [sp, #56]
  40e450:	mov	w0, w3
  40e454:	bl	40d294 <_obstack_memory_used@@Base+0x650>
  40e458:	cmp	w0, #0x0
  40e45c:	b.ne	40e478 <_obstack_memory_used@@Base+0x1834>  // b.any
  40e460:	ldr	x0, [sp, #120]
  40e464:	add	x1, x0, #0x1
  40e468:	str	x1, [sp, #120]
  40e46c:	ldr	w1, [sp, #52]
  40e470:	and	w1, w1, #0xff
  40e474:	strb	w1, [x0]
  40e478:	ldr	x0, [sp, #112]
  40e47c:	add	x0, x0, #0x1
  40e480:	str	x0, [sp, #112]
  40e484:	ldr	x0, [sp, #88]
  40e488:	add	x0, x0, #0x30
  40e48c:	str	x0, [sp, #88]
  40e490:	ldr	w0, [sp, #100]
  40e494:	sub	w0, w0, #0x1
  40e498:	str	w0, [sp, #100]
  40e49c:	ldr	w0, [sp, #100]
  40e4a0:	cmp	w0, #0x0
  40e4a4:	b.ne	40e404 <_obstack_memory_used@@Base+0x17c0>  // b.any
  40e4a8:	ldr	x0, [sp, #104]
  40e4ac:	add	x0, x0, #0x38
  40e4b0:	str	x0, [sp, #104]
  40e4b4:	ldr	w0, [sp, #132]
  40e4b8:	sub	w0, w0, #0x1
  40e4bc:	str	w0, [sp, #132]
  40e4c0:	ldr	w0, [sp, #132]
  40e4c4:	cmp	w0, #0x0
  40e4c8:	b.ne	40e3dc <_obstack_memory_used@@Base+0x1798>  // b.any
  40e4cc:	ldr	x0, [sp, #120]
  40e4d0:	strb	wzr, [x0]
  40e4d4:	ldr	x0, [sp, #40]
  40e4d8:	ldr	x0, [x0]
  40e4dc:	bl	401dd0 <free@plt>
  40e4e0:	ldr	x0, [sp, #40]
  40e4e4:	ldr	x0, [x0, #16]
  40e4e8:	bl	401dd0 <free@plt>
  40e4ec:	ldr	x0, [sp, #40]
  40e4f0:	ldr	x1, [sp, #72]
  40e4f4:	str	x1, [x0]
  40e4f8:	ldr	x0, [sp, #40]
  40e4fc:	ldr	w1, [sp, #84]
  40e500:	str	w1, [x0, #8]
  40e504:	ldr	x0, [sp, #40]
  40e508:	ldr	x1, [sp, #56]
  40e50c:	str	x1, [x0, #16]
  40e510:	ldr	x0, [sp, #32]
  40e514:	bl	40d6d4 <_obstack_memory_used@@Base+0xa90>
  40e518:	nop
  40e51c:	ldr	x19, [sp, #16]
  40e520:	ldp	x29, x30, [sp], #144
  40e524:	ret
  40e528:	stp	x29, x30, [sp, #-48]!
  40e52c:	mov	x29, sp
  40e530:	str	x0, [sp, #24]
  40e534:	str	w1, [sp, #20]
  40e538:	ldr	x0, [sp, #24]
  40e53c:	bl	412f20 <argp_failure@@Base+0x2ae4>
  40e540:	mov	w1, w0
  40e544:	ldr	w0, [sp, #20]
  40e548:	sub	w0, w0, w1
  40e54c:	str	w0, [sp, #44]
  40e550:	b	40e560 <_obstack_memory_used@@Base+0x191c>
  40e554:	mov	w1, #0x20                  	// #32
  40e558:	ldr	x0, [sp, #24]
  40e55c:	bl	412d84 <argp_failure@@Base+0x2948>
  40e560:	ldr	w0, [sp, #44]
  40e564:	sub	w1, w0, #0x1
  40e568:	str	w1, [sp, #44]
  40e56c:	cmp	w0, #0x0
  40e570:	b.gt	40e554 <_obstack_memory_used@@Base+0x1910>
  40e574:	nop
  40e578:	nop
  40e57c:	ldp	x29, x30, [sp], #48
  40e580:	ret
  40e584:	stp	x29, x30, [sp, #-32]!
  40e588:	mov	x29, sp
  40e58c:	str	x0, [sp, #24]
  40e590:	str	x1, [sp, #16]
  40e594:	ldr	x0, [sp, #24]
  40e598:	bl	412f20 <argp_failure@@Base+0x2ae4>
  40e59c:	mov	x1, x0
  40e5a0:	ldr	x0, [sp, #16]
  40e5a4:	add	x1, x1, x0
  40e5a8:	ldr	x0, [sp, #24]
  40e5ac:	ldr	x0, [x0, #16]
  40e5b0:	cmp	x1, x0
  40e5b4:	b.cc	40e5c8 <_obstack_memory_used@@Base+0x1984>  // b.lo, b.ul, b.last
  40e5b8:	mov	w1, #0xa                   	// #10
  40e5bc:	ldr	x0, [sp, #24]
  40e5c0:	bl	412d84 <argp_failure@@Base+0x2948>
  40e5c4:	b	40e5d4 <_obstack_memory_used@@Base+0x1990>
  40e5c8:	mov	w1, #0x20                  	// #32
  40e5cc:	ldr	x0, [sp, #24]
  40e5d0:	bl	412d84 <argp_failure@@Base+0x2948>
  40e5d4:	nop
  40e5d8:	ldp	x29, x30, [sp], #32
  40e5dc:	ret
  40e5e0:	stp	x29, x30, [sp, #-64]!
  40e5e4:	mov	x29, sp
  40e5e8:	str	x0, [sp, #56]
  40e5ec:	str	x1, [sp, #48]
  40e5f0:	str	x2, [sp, #40]
  40e5f4:	str	x3, [sp, #32]
  40e5f8:	str	x4, [sp, #24]
  40e5fc:	ldr	x0, [sp, #56]
  40e600:	ldr	x0, [x0, #16]
  40e604:	cmp	x0, #0x0
  40e608:	b.eq	40e654 <_obstack_memory_used@@Base+0x1a10>  // b.none
  40e60c:	ldr	x0, [sp, #56]
  40e610:	ldr	w0, [x0, #24]
  40e614:	and	w0, w0, #0x1
  40e618:	cmp	w0, #0x0
  40e61c:	b.eq	40e63c <_obstack_memory_used@@Base+0x19f8>  // b.none
  40e620:	ldr	x0, [sp, #56]
  40e624:	ldr	x0, [x0, #16]
  40e628:	mov	x2, x0
  40e62c:	ldr	x1, [sp, #40]
  40e630:	ldr	x0, [sp, #24]
  40e634:	bl	412b58 <argp_failure@@Base+0x271c>
  40e638:	b	40e654 <_obstack_memory_used@@Base+0x1a10>
  40e63c:	ldr	x0, [sp, #56]
  40e640:	ldr	x0, [x0, #16]
  40e644:	mov	x2, x0
  40e648:	ldr	x1, [sp, #48]
  40e64c:	ldr	x0, [sp, #24]
  40e650:	bl	412b58 <argp_failure@@Base+0x271c>
  40e654:	nop
  40e658:	ldp	x29, x30, [sp], #64
  40e65c:	ret
  40e660:	stp	x29, x30, [sp, #-64]!
  40e664:	mov	x29, sp
  40e668:	str	x0, [sp, #40]
  40e66c:	str	w1, [sp, #36]
  40e670:	str	x2, [sp, #24]
  40e674:	str	x3, [sp, #16]
  40e678:	ldr	x0, [sp, #24]
  40e67c:	ldr	x0, [x0, #40]
  40e680:	cmp	x0, #0x0
  40e684:	b.eq	40e6b4 <_obstack_memory_used@@Base+0x1a70>  // b.none
  40e688:	ldr	x1, [sp, #16]
  40e68c:	ldr	x0, [sp, #24]
  40e690:	bl	40b124 <argp_parse@@Base+0x1fc>
  40e694:	str	x0, [sp, #56]
  40e698:	ldr	x0, [sp, #24]
  40e69c:	ldr	x3, [x0, #40]
  40e6a0:	ldr	x2, [sp, #56]
  40e6a4:	ldr	x1, [sp, #40]
  40e6a8:	ldr	w0, [sp, #36]
  40e6ac:	blr	x3
  40e6b0:	b	40e6b8 <_obstack_memory_used@@Base+0x1a74>
  40e6b4:	ldr	x0, [sp, #40]
  40e6b8:	ldp	x29, x30, [sp], #64
  40e6bc:	ret
  40e6c0:	stp	x29, x30, [sp, #-64]!
  40e6c4:	mov	x29, sp
  40e6c8:	str	x0, [sp, #40]
  40e6cc:	str	x1, [sp, #32]
  40e6d0:	str	x2, [sp, #24]
  40e6d4:	ldr	x0, [sp, #40]
  40e6d8:	str	x0, [sp, #56]
  40e6dc:	ldr	x0, [sp, #24]
  40e6e0:	ldr	x0, [x0, #32]
  40e6e4:	mov	x3, x0
  40e6e8:	ldr	x2, [sp, #32]
  40e6ec:	mov	w1, #0x3                   	// #3
  40e6f0:	movk	w1, #0x200, lsl #16
  40e6f4:	ldr	x0, [sp, #56]
  40e6f8:	bl	40e660 <_obstack_memory_used@@Base+0x1a1c>
  40e6fc:	str	x0, [sp, #48]
  40e700:	ldr	x0, [sp, #48]
  40e704:	cmp	x0, #0x0
  40e708:	b.eq	40e7e8 <_obstack_memory_used@@Base+0x1ba4>  // b.none
  40e70c:	ldr	x0, [sp, #48]
  40e710:	ldrb	w0, [x0]
  40e714:	cmp	w0, #0x0
  40e718:	b.eq	40e7d8 <_obstack_memory_used@@Base+0x1b94>  // b.none
  40e71c:	ldr	x0, [sp, #24]
  40e720:	ldr	x0, [x0, #16]
  40e724:	ldr	x0, [x0]
  40e728:	cmp	x0, #0x0
  40e72c:	b.eq	40e740 <_obstack_memory_used@@Base+0x1afc>  // b.none
  40e730:	ldr	x0, [sp, #24]
  40e734:	ldr	x0, [x0, #8]
  40e738:	mov	w1, #0xa                   	// #10
  40e73c:	bl	412d84 <argp_failure@@Base+0x2948>
  40e740:	ldr	x0, [sp, #24]
  40e744:	ldr	x2, [x0, #8]
  40e748:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  40e74c:	add	x0, x0, #0x4c0
  40e750:	ldr	w0, [x0, #24]
  40e754:	mov	w1, w0
  40e758:	mov	x0, x2
  40e75c:	bl	40e528 <_obstack_memory_used@@Base+0x18e4>
  40e760:	ldr	x0, [sp, #24]
  40e764:	ldr	x2, [x0, #8]
  40e768:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  40e76c:	add	x0, x0, #0x4c0
  40e770:	ldr	w0, [x0, #24]
  40e774:	sxtw	x0, w0
  40e778:	mov	x1, x0
  40e77c:	mov	x0, x2
  40e780:	bl	412df4 <argp_failure@@Base+0x29b8>
  40e784:	ldr	x0, [sp, #24]
  40e788:	ldr	x2, [x0, #8]
  40e78c:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  40e790:	add	x0, x0, #0x4c0
  40e794:	ldr	w0, [x0, #24]
  40e798:	sxtw	x0, w0
  40e79c:	mov	x1, x0
  40e7a0:	mov	x0, x2
  40e7a4:	bl	412ebc <argp_failure@@Base+0x2a80>
  40e7a8:	ldr	x0, [sp, #24]
  40e7ac:	ldr	x0, [x0, #8]
  40e7b0:	ldr	x1, [sp, #48]
  40e7b4:	bl	412d1c <argp_failure@@Base+0x28e0>
  40e7b8:	ldr	x0, [sp, #24]
  40e7bc:	ldr	x0, [x0, #8]
  40e7c0:	mov	x1, #0x0                   	// #0
  40e7c4:	bl	412df4 <argp_failure@@Base+0x29b8>
  40e7c8:	ldr	x0, [sp, #24]
  40e7cc:	ldr	x0, [x0, #8]
  40e7d0:	mov	w1, #0xa                   	// #10
  40e7d4:	bl	412d84 <argp_failure@@Base+0x2948>
  40e7d8:	ldr	x0, [sp, #24]
  40e7dc:	ldr	x0, [x0, #16]
  40e7e0:	mov	w1, #0x1                   	// #1
  40e7e4:	str	w1, [x0, #8]
  40e7e8:	ldr	x1, [sp, #48]
  40e7ec:	ldr	x0, [sp, #56]
  40e7f0:	cmp	x1, x0
  40e7f4:	b.eq	40e800 <_obstack_memory_used@@Base+0x1bbc>  // b.none
  40e7f8:	ldr	x0, [sp, #48]
  40e7fc:	bl	401dd0 <free@plt>
  40e800:	nop
  40e804:	ldp	x29, x30, [sp], #64
  40e808:	ret
  40e80c:	stp	x29, x30, [sp, #-64]!
  40e810:	mov	x29, sp
  40e814:	str	w0, [sp, #28]
  40e818:	str	x1, [sp, #16]
  40e81c:	ldr	x0, [sp, #16]
  40e820:	ldr	w0, [x0, #24]
  40e824:	cmp	w0, #0x0
  40e828:	b.eq	40e94c <_obstack_memory_used@@Base+0x1d08>  // b.none
  40e82c:	ldr	x0, [sp, #16]
  40e830:	ldr	x0, [x0, #16]
  40e834:	ldr	x0, [x0]
  40e838:	str	x0, [sp, #56]
  40e83c:	ldr	x0, [sp, #16]
  40e840:	ldr	x0, [x0]
  40e844:	ldr	x0, [x0, #32]
  40e848:	str	x0, [sp, #48]
  40e84c:	ldr	x0, [sp, #16]
  40e850:	ldr	x0, [x0, #16]
  40e854:	ldr	w0, [x0, #8]
  40e858:	cmp	w0, #0x0
  40e85c:	b.eq	40e898 <_obstack_memory_used@@Base+0x1c54>  // b.none
  40e860:	ldr	x0, [sp, #56]
  40e864:	cmp	x0, #0x0
  40e868:	b.eq	40e898 <_obstack_memory_used@@Base+0x1c54>  // b.none
  40e86c:	ldr	x0, [sp, #16]
  40e870:	ldr	x0, [x0]
  40e874:	ldr	w1, [x0, #24]
  40e878:	ldr	x0, [sp, #56]
  40e87c:	ldr	w0, [x0, #24]
  40e880:	cmp	w1, w0
  40e884:	b.eq	40e898 <_obstack_memory_used@@Base+0x1c54>  // b.none
  40e888:	ldr	x0, [sp, #16]
  40e88c:	ldr	x0, [x0, #8]
  40e890:	mov	w1, #0xa                   	// #10
  40e894:	bl	412d84 <argp_failure@@Base+0x2948>
  40e898:	ldr	x0, [sp, #48]
  40e89c:	cmp	x0, #0x0
  40e8a0:	b.eq	40e940 <_obstack_memory_used@@Base+0x1cfc>  // b.none
  40e8a4:	ldr	x0, [sp, #48]
  40e8a8:	ldr	x0, [x0]
  40e8ac:	cmp	x0, #0x0
  40e8b0:	b.eq	40e940 <_obstack_memory_used@@Base+0x1cfc>  // b.none
  40e8b4:	ldr	x0, [sp, #48]
  40e8b8:	ldr	x0, [x0]
  40e8bc:	ldrb	w0, [x0]
  40e8c0:	cmp	w0, #0x0
  40e8c4:	b.eq	40e940 <_obstack_memory_used@@Base+0x1cfc>  // b.none
  40e8c8:	ldr	x0, [sp, #56]
  40e8cc:	cmp	x0, #0x0
  40e8d0:	b.eq	40e900 <_obstack_memory_used@@Base+0x1cbc>  // b.none
  40e8d4:	ldr	x0, [sp, #56]
  40e8d8:	ldr	x0, [x0, #32]
  40e8dc:	ldr	x1, [sp, #48]
  40e8e0:	cmp	x1, x0
  40e8e4:	b.eq	40e940 <_obstack_memory_used@@Base+0x1cfc>  // b.none
  40e8e8:	ldr	x0, [sp, #56]
  40e8ec:	ldr	x0, [x0, #32]
  40e8f0:	ldr	x1, [sp, #48]
  40e8f4:	bl	40dc00 <_obstack_memory_used@@Base+0xfbc>
  40e8f8:	cmp	w0, #0x0
  40e8fc:	b.ne	40e940 <_obstack_memory_used@@Base+0x1cfc>  // b.any
  40e900:	ldr	x0, [sp, #16]
  40e904:	ldr	x0, [x0, #8]
  40e908:	ldr	x0, [x0, #24]
  40e90c:	str	w0, [sp, #44]
  40e910:	ldr	x0, [sp, #48]
  40e914:	ldr	x3, [x0]
  40e918:	ldr	x0, [sp, #48]
  40e91c:	ldr	x0, [x0, #24]
  40e920:	ldr	x2, [sp, #16]
  40e924:	mov	x1, x0
  40e928:	mov	x0, x3
  40e92c:	bl	40e6c0 <_obstack_memory_used@@Base+0x1a7c>
  40e930:	ldr	x0, [sp, #16]
  40e934:	ldr	x0, [x0, #8]
  40e938:	ldrsw	x1, [sp, #44]
  40e93c:	bl	412ebc <argp_failure@@Base+0x2a80>
  40e940:	ldr	x0, [sp, #16]
  40e944:	str	wzr, [x0, #24]
  40e948:	b	40e964 <_obstack_memory_used@@Base+0x1d20>
  40e94c:	ldr	x0, [sp, #16]
  40e950:	ldr	x2, [x0, #8]
  40e954:	adrp	x0, 416000 <argp_failure@@Base+0x5bc4>
  40e958:	add	x1, x0, #0x560
  40e95c:	mov	x0, x2
  40e960:	bl	412d1c <argp_failure@@Base+0x28e0>
  40e964:	ldr	x0, [sp, #16]
  40e968:	ldr	x0, [x0, #8]
  40e96c:	ldr	w1, [sp, #28]
  40e970:	bl	40e528 <_obstack_memory_used@@Base+0x18e4>
  40e974:	nop
  40e978:	ldp	x29, x30, [sp], #64
  40e97c:	ret
  40e980:	stp	x29, x30, [sp, #-176]!
  40e984:	mov	x29, sp
  40e988:	str	x0, [sp, #40]
  40e98c:	str	x1, [sp, #32]
  40e990:	str	x2, [sp, #24]
  40e994:	str	x3, [sp, #16]
  40e998:	ldr	x0, [sp, #40]
  40e99c:	ldr	x0, [x0]
  40e9a0:	str	x0, [sp, #136]
  40e9a4:	ldr	x0, [sp, #40]
  40e9a8:	ldr	x0, [x0, #16]
  40e9ac:	str	x0, [sp, #152]
  40e9b0:	str	wzr, [sp, #148]
  40e9b4:	mov	x1, #0x0                   	// #0
  40e9b8:	ldr	x0, [sp, #24]
  40e9bc:	bl	412df4 <argp_failure@@Base+0x29b8>
  40e9c0:	str	w0, [sp, #132]
  40e9c4:	ldr	x0, [sp, #24]
  40e9c8:	ldr	x0, [x0, #24]
  40e9cc:	str	w0, [sp, #128]
  40e9d0:	ldr	x0, [sp, #40]
  40e9d4:	str	x0, [sp, #56]
  40e9d8:	ldr	x0, [sp, #24]
  40e9dc:	str	x0, [sp, #64]
  40e9e0:	ldr	x0, [sp, #16]
  40e9e4:	str	x0, [sp, #72]
  40e9e8:	mov	w0, #0x1                   	// #1
  40e9ec:	str	w0, [sp, #80]
  40e9f0:	ldr	x0, [sp, #32]
  40e9f4:	str	x0, [sp, #88]
  40e9f8:	ldr	x0, [sp, #136]
  40e9fc:	ldr	w0, [x0, #24]
  40ea00:	and	w0, w0, #0x8
  40ea04:	cmp	w0, #0x0
  40ea08:	b.ne	40ea78 <_obstack_memory_used@@Base+0x1e34>  // b.any
  40ea0c:	ldr	x0, [sp, #136]
  40ea10:	str	x0, [sp, #160]
  40ea14:	ldr	x0, [sp, #40]
  40ea18:	ldr	w0, [x0, #8]
  40ea1c:	str	w0, [sp, #172]
  40ea20:	b	40ea6c <_obstack_memory_used@@Base+0x1e28>
  40ea24:	ldr	x0, [sp, #160]
  40ea28:	ldr	x0, [x0]
  40ea2c:	cmp	x0, #0x0
  40ea30:	b.eq	40ea54 <_obstack_memory_used@@Base+0x1e10>  // b.none
  40ea34:	ldr	x0, [sp, #160]
  40ea38:	ldr	w0, [x0, #24]
  40ea3c:	and	w0, w0, #0x2
  40ea40:	cmp	w0, #0x0
  40ea44:	b.ne	40ea54 <_obstack_memory_used@@Base+0x1e10>  // b.any
  40ea48:	mov	w0, #0x1                   	// #1
  40ea4c:	str	w0, [sp, #148]
  40ea50:	b	40ea78 <_obstack_memory_used@@Base+0x1e34>
  40ea54:	ldr	x0, [sp, #160]
  40ea58:	add	x0, x0, #0x30
  40ea5c:	str	x0, [sp, #160]
  40ea60:	ldr	w0, [sp, #172]
  40ea64:	sub	w0, w0, #0x1
  40ea68:	str	w0, [sp, #172]
  40ea6c:	ldr	w0, [sp, #172]
  40ea70:	cmp	w0, #0x0
  40ea74:	b.ne	40ea24 <_obstack_memory_used@@Base+0x1de0>  // b.any
  40ea78:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  40ea7c:	add	x0, x0, #0x4c0
  40ea80:	ldr	w0, [x0, #8]
  40ea84:	sxtw	x0, w0
  40ea88:	mov	x1, x0
  40ea8c:	ldr	x0, [sp, #24]
  40ea90:	bl	412ebc <argp_failure@@Base+0x2a80>
  40ea94:	ldr	x0, [sp, #136]
  40ea98:	str	x0, [sp, #160]
  40ea9c:	ldr	x0, [sp, #40]
  40eaa0:	ldr	w0, [x0, #8]
  40eaa4:	str	w0, [sp, #172]
  40eaa8:	b	40ebb8 <_obstack_memory_used@@Base+0x1f74>
  40eaac:	ldr	x0, [sp, #160]
  40eab0:	bl	40b1d8 <argp_usage@@Base+0x34>
  40eab4:	cmp	w0, #0x0
  40eab8:	b.eq	40eba0 <_obstack_memory_used@@Base+0x1f5c>  // b.none
  40eabc:	ldr	x0, [sp, #160]
  40eac0:	ldr	w0, [x0, #8]
  40eac4:	ldr	x1, [sp, #152]
  40eac8:	ldrb	w1, [x1]
  40eacc:	cmp	w0, w1
  40ead0:	b.ne	40eba0 <_obstack_memory_used@@Base+0x1f5c>  // b.any
  40ead4:	ldr	x0, [sp, #160]
  40ead8:	ldr	w0, [x0, #24]
  40eadc:	and	w0, w0, #0x2
  40eae0:	cmp	w0, #0x0
  40eae4:	b.ne	40eb94 <_obstack_memory_used@@Base+0x1f50>  // b.any
  40eae8:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  40eaec:	add	x0, x0, #0x4c0
  40eaf0:	ldr	w0, [x0, #8]
  40eaf4:	mov	w2, w0
  40eaf8:	add	x0, sp, #0x38
  40eafc:	mov	x1, x0
  40eb00:	mov	w0, w2
  40eb04:	bl	40e80c <_obstack_memory_used@@Base+0x1bc8>
  40eb08:	mov	w1, #0x2d                  	// #45
  40eb0c:	ldr	x0, [sp, #24]
  40eb10:	bl	412d84 <argp_failure@@Base+0x2948>
  40eb14:	ldr	x0, [sp, #152]
  40eb18:	ldrb	w0, [x0]
  40eb1c:	mov	w1, w0
  40eb20:	ldr	x0, [sp, #24]
  40eb24:	bl	412d84 <argp_failure@@Base+0x2948>
  40eb28:	ldr	w0, [sp, #148]
  40eb2c:	cmp	w0, #0x0
  40eb30:	b.eq	40eb48 <_obstack_memory_used@@Base+0x1f04>  // b.none
  40eb34:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  40eb38:	add	x0, x0, #0x4c0
  40eb3c:	ldr	w0, [x0]
  40eb40:	cmp	w0, #0x0
  40eb44:	b.eq	40eb78 <_obstack_memory_used@@Base+0x1f34>  // b.none
  40eb48:	ldr	x0, [sp, #32]
  40eb4c:	ldr	x0, [x0]
  40eb50:	ldr	x0, [x0, #48]
  40eb54:	ldr	x4, [sp, #24]
  40eb58:	mov	x3, x0
  40eb5c:	adrp	x0, 416000 <argp_failure@@Base+0x5bc4>
  40eb60:	add	x2, x0, #0x568
  40eb64:	adrp	x0, 416000 <argp_failure@@Base+0x5bc4>
  40eb68:	add	x1, x0, #0x570
  40eb6c:	ldr	x0, [sp, #136]
  40eb70:	bl	40e5e0 <_obstack_memory_used@@Base+0x199c>
  40eb74:	b	40eb94 <_obstack_memory_used@@Base+0x1f50>
  40eb78:	ldr	x0, [sp, #136]
  40eb7c:	ldr	x0, [x0, #16]
  40eb80:	cmp	x0, #0x0
  40eb84:	b.eq	40eb94 <_obstack_memory_used@@Base+0x1f50>  // b.none
  40eb88:	ldr	x0, [sp, #16]
  40eb8c:	mov	w1, #0x1                   	// #1
  40eb90:	str	w1, [x0, #12]
  40eb94:	ldr	x0, [sp, #152]
  40eb98:	add	x0, x0, #0x1
  40eb9c:	str	x0, [sp, #152]
  40eba0:	ldr	x0, [sp, #160]
  40eba4:	add	x0, x0, #0x30
  40eba8:	str	x0, [sp, #160]
  40ebac:	ldr	w0, [sp, #172]
  40ebb0:	sub	w0, w0, #0x1
  40ebb4:	str	w0, [sp, #172]
  40ebb8:	ldr	w0, [sp, #172]
  40ebbc:	cmp	w0, #0x0
  40ebc0:	b.ne	40eaac <_obstack_memory_used@@Base+0x1e68>  // b.any
  40ebc4:	ldr	x0, [sp, #136]
  40ebc8:	ldr	w0, [x0, #24]
  40ebcc:	and	w0, w0, #0x8
  40ebd0:	cmp	w0, #0x0
  40ebd4:	b.eq	40eca0 <_obstack_memory_used@@Base+0x205c>  // b.none
  40ebd8:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  40ebdc:	add	x0, x0, #0x4c0
  40ebe0:	ldr	w0, [x0, #16]
  40ebe4:	sxtw	x0, w0
  40ebe8:	mov	x1, x0
  40ebec:	ldr	x0, [sp, #24]
  40ebf0:	bl	412ebc <argp_failure@@Base+0x2a80>
  40ebf4:	ldr	x0, [sp, #136]
  40ebf8:	str	x0, [sp, #160]
  40ebfc:	ldr	x0, [sp, #40]
  40ec00:	ldr	w0, [x0, #8]
  40ec04:	str	w0, [sp, #172]
  40ec08:	b	40ec90 <_obstack_memory_used@@Base+0x204c>
  40ec0c:	ldr	x0, [sp, #160]
  40ec10:	ldr	x0, [x0]
  40ec14:	cmp	x0, #0x0
  40ec18:	b.eq	40ec78 <_obstack_memory_used@@Base+0x2034>  // b.none
  40ec1c:	ldr	x0, [sp, #160]
  40ec20:	ldr	x0, [x0]
  40ec24:	ldrb	w0, [x0]
  40ec28:	cmp	w0, #0x0
  40ec2c:	b.eq	40ec78 <_obstack_memory_used@@Base+0x2034>  // b.none
  40ec30:	ldr	x0, [sp, #160]
  40ec34:	ldr	w0, [x0, #24]
  40ec38:	and	w0, w0, #0x2
  40ec3c:	cmp	w0, #0x0
  40ec40:	b.ne	40ec78 <_obstack_memory_used@@Base+0x2034>  // b.any
  40ec44:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  40ec48:	add	x0, x0, #0x4c0
  40ec4c:	ldr	w0, [x0, #16]
  40ec50:	mov	w2, w0
  40ec54:	add	x0, sp, #0x38
  40ec58:	mov	x1, x0
  40ec5c:	mov	w0, w2
  40ec60:	bl	40e80c <_obstack_memory_used@@Base+0x1bc8>
  40ec64:	ldr	x0, [sp, #160]
  40ec68:	ldr	x0, [x0]
  40ec6c:	mov	x1, x0
  40ec70:	ldr	x0, [sp, #24]
  40ec74:	bl	412d1c <argp_failure@@Base+0x28e0>
  40ec78:	ldr	x0, [sp, #160]
  40ec7c:	add	x0, x0, #0x30
  40ec80:	str	x0, [sp, #160]
  40ec84:	ldr	w0, [sp, #172]
  40ec88:	sub	w0, w0, #0x1
  40ec8c:	str	w0, [sp, #172]
  40ec90:	ldr	w0, [sp, #172]
  40ec94:	cmp	w0, #0x0
  40ec98:	b.ne	40ec0c <_obstack_memory_used@@Base+0x1fc8>  // b.any
  40ec9c:	b	40edcc <_obstack_memory_used@@Base+0x2188>
  40eca0:	mov	w0, #0x1                   	// #1
  40eca4:	str	w0, [sp, #124]
  40eca8:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  40ecac:	add	x0, x0, #0x4c0
  40ecb0:	ldr	w0, [x0, #12]
  40ecb4:	sxtw	x0, w0
  40ecb8:	mov	x1, x0
  40ecbc:	ldr	x0, [sp, #24]
  40ecc0:	bl	412ebc <argp_failure@@Base+0x2a80>
  40ecc4:	ldr	x0, [sp, #136]
  40ecc8:	str	x0, [sp, #160]
  40eccc:	ldr	x0, [sp, #40]
  40ecd0:	ldr	w0, [x0, #8]
  40ecd4:	str	w0, [sp, #172]
  40ecd8:	b	40edc0 <_obstack_memory_used@@Base+0x217c>
  40ecdc:	ldr	x0, [sp, #160]
  40ece0:	ldr	x0, [x0]
  40ece4:	cmp	x0, #0x0
  40ece8:	b.eq	40eda8 <_obstack_memory_used@@Base+0x2164>  // b.none
  40ecec:	ldr	x0, [sp, #160]
  40ecf0:	ldr	w0, [x0, #24]
  40ecf4:	and	w0, w0, #0x2
  40ecf8:	cmp	w0, #0x0
  40ecfc:	b.ne	40eda8 <_obstack_memory_used@@Base+0x2164>  // b.any
  40ed00:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  40ed04:	add	x0, x0, #0x4c0
  40ed08:	ldr	w0, [x0, #12]
  40ed0c:	mov	w2, w0
  40ed10:	add	x0, sp, #0x38
  40ed14:	mov	x1, x0
  40ed18:	mov	w0, w2
  40ed1c:	bl	40e80c <_obstack_memory_used@@Base+0x1bc8>
  40ed20:	ldr	x0, [sp, #160]
  40ed24:	ldr	x0, [x0]
  40ed28:	mov	x2, x0
  40ed2c:	adrp	x0, 416000 <argp_failure@@Base+0x5bc4>
  40ed30:	add	x1, x0, #0x578
  40ed34:	ldr	x0, [sp, #24]
  40ed38:	bl	412b58 <argp_failure@@Base+0x271c>
  40ed3c:	ldr	w0, [sp, #124]
  40ed40:	cmp	w0, #0x0
  40ed44:	b.ne	40ed5c <_obstack_memory_used@@Base+0x2118>  // b.any
  40ed48:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  40ed4c:	add	x0, x0, #0x4c0
  40ed50:	ldr	w0, [x0]
  40ed54:	cmp	w0, #0x0
  40ed58:	b.eq	40ed8c <_obstack_memory_used@@Base+0x2148>  // b.none
  40ed5c:	ldr	x0, [sp, #32]
  40ed60:	ldr	x0, [x0]
  40ed64:	ldr	x0, [x0, #48]
  40ed68:	ldr	x4, [sp, #24]
  40ed6c:	mov	x3, x0
  40ed70:	adrp	x0, 416000 <argp_failure@@Base+0x5bc4>
  40ed74:	add	x2, x0, #0x580
  40ed78:	adrp	x0, 416000 <argp_failure@@Base+0x5bc4>
  40ed7c:	add	x1, x0, #0x588
  40ed80:	ldr	x0, [sp, #136]
  40ed84:	bl	40e5e0 <_obstack_memory_used@@Base+0x199c>
  40ed88:	b	40eda8 <_obstack_memory_used@@Base+0x2164>
  40ed8c:	ldr	x0, [sp, #136]
  40ed90:	ldr	x0, [x0, #16]
  40ed94:	cmp	x0, #0x0
  40ed98:	b.eq	40eda8 <_obstack_memory_used@@Base+0x2164>  // b.none
  40ed9c:	ldr	x0, [sp, #16]
  40eda0:	mov	w1, #0x1                   	// #1
  40eda4:	str	w1, [x0, #12]
  40eda8:	ldr	x0, [sp, #160]
  40edac:	add	x0, x0, #0x30
  40edb0:	str	x0, [sp, #160]
  40edb4:	ldr	w0, [sp, #172]
  40edb8:	sub	w0, w0, #0x1
  40edbc:	str	w0, [sp, #172]
  40edc0:	ldr	w0, [sp, #172]
  40edc4:	cmp	w0, #0x0
  40edc8:	b.ne	40ecdc <_obstack_memory_used@@Base+0x2098>  // b.any
  40edcc:	mov	x1, #0x0                   	// #0
  40edd0:	ldr	x0, [sp, #24]
  40edd4:	bl	412df4 <argp_failure@@Base+0x29b8>
  40edd8:	ldr	w0, [sp, #80]
  40eddc:	cmp	w0, #0x0
  40ede0:	b.eq	40ee2c <_obstack_memory_used@@Base+0x21e8>  // b.none
  40ede4:	ldr	x0, [sp, #136]
  40ede8:	bl	40b1d8 <argp_usage@@Base+0x34>
  40edec:	cmp	w0, #0x0
  40edf0:	b.ne	40ef8c <_obstack_memory_used@@Base+0x2348>  // b.any
  40edf4:	ldr	x0, [sp, #136]
  40edf8:	ldr	x0, [x0]
  40edfc:	cmp	x0, #0x0
  40ee00:	b.ne	40ef8c <_obstack_memory_used@@Base+0x2348>  // b.any
  40ee04:	ldr	x0, [sp, #136]
  40ee08:	ldr	x3, [x0, #32]
  40ee0c:	ldr	x0, [sp, #40]
  40ee10:	ldr	x0, [x0, #40]
  40ee14:	add	x1, sp, #0x38
  40ee18:	mov	x2, x1
  40ee1c:	mov	x1, x0
  40ee20:	mov	x0, x3
  40ee24:	bl	40e6c0 <_obstack_memory_used@@Base+0x1a7c>
  40ee28:	b	40ef7c <_obstack_memory_used@@Base+0x2338>
  40ee2c:	ldr	x0, [sp, #136]
  40ee30:	ldr	x0, [x0, #32]
  40ee34:	str	x0, [sp, #112]
  40ee38:	ldr	x0, [sp, #136]
  40ee3c:	ldr	w1, [x0, #8]
  40ee40:	ldr	x0, [sp, #40]
  40ee44:	ldr	x0, [x0, #40]
  40ee48:	ldr	x3, [sp, #32]
  40ee4c:	mov	x2, x0
  40ee50:	ldr	x0, [sp, #112]
  40ee54:	bl	40e660 <_obstack_memory_used@@Base+0x1a1c>
  40ee58:	str	x0, [sp, #104]
  40ee5c:	ldr	x0, [sp, #104]
  40ee60:	cmp	x0, #0x0
  40ee64:	b.eq	40ef40 <_obstack_memory_used@@Base+0x22fc>  // b.none
  40ee68:	ldr	x0, [sp, #104]
  40ee6c:	ldrb	w0, [x0]
  40ee70:	cmp	w0, #0x0
  40ee74:	b.eq	40ef40 <_obstack_memory_used@@Base+0x22fc>  // b.none
  40ee78:	ldr	x0, [sp, #24]
  40ee7c:	bl	412f20 <argp_failure@@Base+0x2ae4>
  40ee80:	str	w0, [sp, #100]
  40ee84:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  40ee88:	add	x0, x0, #0x4c0
  40ee8c:	ldr	w0, [x0, #20]
  40ee90:	sxtw	x0, w0
  40ee94:	mov	x1, x0
  40ee98:	ldr	x0, [sp, #24]
  40ee9c:	bl	412df4 <argp_failure@@Base+0x29b8>
  40eea0:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  40eea4:	add	x0, x0, #0x4c0
  40eea8:	ldr	w0, [x0, #20]
  40eeac:	sxtw	x0, w0
  40eeb0:	mov	x1, x0
  40eeb4:	ldr	x0, [sp, #24]
  40eeb8:	bl	412ebc <argp_failure@@Base+0x2a80>
  40eebc:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  40eec0:	add	x0, x0, #0x4c0
  40eec4:	ldr	w0, [x0, #20]
  40eec8:	add	w0, w0, #0x3
  40eecc:	mov	w1, w0
  40eed0:	ldr	w0, [sp, #100]
  40eed4:	cmp	w0, w1
  40eed8:	b.ls	40eeec <_obstack_memory_used@@Base+0x22a8>  // b.plast
  40eedc:	mov	w1, #0xa                   	// #10
  40eee0:	ldr	x0, [sp, #24]
  40eee4:	bl	412d84 <argp_failure@@Base+0x2948>
  40eee8:	b	40ef34 <_obstack_memory_used@@Base+0x22f0>
  40eeec:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  40eef0:	add	x0, x0, #0x4c0
  40eef4:	ldr	w0, [x0, #20]
  40eef8:	mov	w1, w0
  40eefc:	ldr	w0, [sp, #100]
  40ef00:	cmp	w0, w1
  40ef04:	b.cc	40ef1c <_obstack_memory_used@@Base+0x22d8>  // b.lo, b.ul, b.last
  40ef08:	adrp	x0, 416000 <argp_failure@@Base+0x5bc4>
  40ef0c:	add	x1, x0, #0x590
  40ef10:	ldr	x0, [sp, #24]
  40ef14:	bl	412d1c <argp_failure@@Base+0x28e0>
  40ef18:	b	40ef34 <_obstack_memory_used@@Base+0x22f0>
  40ef1c:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  40ef20:	add	x0, x0, #0x4c0
  40ef24:	ldr	w0, [x0, #20]
  40ef28:	mov	w1, w0
  40ef2c:	ldr	x0, [sp, #24]
  40ef30:	bl	40e528 <_obstack_memory_used@@Base+0x18e4>
  40ef34:	ldr	x1, [sp, #104]
  40ef38:	ldr	x0, [sp, #24]
  40ef3c:	bl	412d1c <argp_failure@@Base+0x28e0>
  40ef40:	ldr	x0, [sp, #104]
  40ef44:	cmp	x0, #0x0
  40ef48:	b.eq	40ef64 <_obstack_memory_used@@Base+0x2320>  // b.none
  40ef4c:	ldr	x1, [sp, #104]
  40ef50:	ldr	x0, [sp, #112]
  40ef54:	cmp	x1, x0
  40ef58:	b.eq	40ef64 <_obstack_memory_used@@Base+0x2320>  // b.none
  40ef5c:	ldr	x0, [sp, #104]
  40ef60:	bl	401dd0 <free@plt>
  40ef64:	mov	x1, #0x0                   	// #0
  40ef68:	ldr	x0, [sp, #24]
  40ef6c:	bl	412df4 <argp_failure@@Base+0x29b8>
  40ef70:	mov	w1, #0xa                   	// #10
  40ef74:	ldr	x0, [sp, #24]
  40ef78:	bl	412d84 <argp_failure@@Base+0x2948>
  40ef7c:	ldr	x0, [sp, #16]
  40ef80:	ldr	x1, [sp, #40]
  40ef84:	str	x1, [x0]
  40ef88:	b	40ef90 <_obstack_memory_used@@Base+0x234c>
  40ef8c:	nop
  40ef90:	ldrsw	x0, [sp, #132]
  40ef94:	mov	x1, x0
  40ef98:	ldr	x0, [sp, #24]
  40ef9c:	bl	412df4 <argp_failure@@Base+0x29b8>
  40efa0:	ldrsw	x0, [sp, #128]
  40efa4:	mov	x1, x0
  40efa8:	ldr	x0, [sp, #24]
  40efac:	bl	412ebc <argp_failure@@Base+0x2a80>
  40efb0:	nop
  40efb4:	ldp	x29, x30, [sp], #176
  40efb8:	ret
  40efbc:	stp	x29, x30, [sp, #-96]!
  40efc0:	mov	x29, sp
  40efc4:	str	x0, [sp, #40]
  40efc8:	str	x1, [sp, #32]
  40efcc:	str	x2, [sp, #24]
  40efd0:	str	xzr, [sp, #48]
  40efd4:	str	wzr, [sp, #56]
  40efd8:	str	wzr, [sp, #60]
  40efdc:	ldr	x0, [sp, #40]
  40efe0:	ldr	x0, [x0]
  40efe4:	str	x0, [sp, #80]
  40efe8:	ldr	x0, [sp, #40]
  40efec:	ldr	w0, [x0, #8]
  40eff0:	str	w0, [sp, #92]
  40eff4:	b	40f028 <_obstack_memory_used@@Base+0x23e4>
  40eff8:	add	x0, sp, #0x30
  40effc:	mov	x3, x0
  40f000:	ldr	x2, [sp, #24]
  40f004:	ldr	x1, [sp, #32]
  40f008:	ldr	x0, [sp, #80]
  40f00c:	bl	40e980 <_obstack_memory_used@@Base+0x1d3c>
  40f010:	ldr	x0, [sp, #80]
  40f014:	add	x0, x0, #0x38
  40f018:	str	x0, [sp, #80]
  40f01c:	ldr	w0, [sp, #92]
  40f020:	sub	w0, w0, #0x1
  40f024:	str	w0, [sp, #92]
  40f028:	ldr	w0, [sp, #92]
  40f02c:	cmp	w0, #0x0
  40f030:	b.ne	40eff8 <_obstack_memory_used@@Base+0x23b4>  // b.any
  40f034:	ldr	w0, [sp, #60]
  40f038:	cmp	w0, #0x0
  40f03c:	b.eq	40f0fc <_obstack_memory_used@@Base+0x24b8>  // b.none
  40f040:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  40f044:	add	x0, x0, #0x4c0
  40f048:	ldr	w0, [x0, #4]
  40f04c:	cmp	w0, #0x0
  40f050:	b.eq	40f0fc <_obstack_memory_used@@Base+0x24b8>  // b.none
  40f054:	adrp	x0, 416000 <argp_failure@@Base+0x5bc4>
  40f058:	add	x0, x0, #0x598
  40f05c:	str	x0, [sp, #72]
  40f060:	ldr	x0, [sp, #32]
  40f064:	cmp	x0, #0x0
  40f068:	b.eq	40f078 <_obstack_memory_used@@Base+0x2434>  // b.none
  40f06c:	ldr	x0, [sp, #32]
  40f070:	ldr	x0, [x0]
  40f074:	b	40f07c <_obstack_memory_used@@Base+0x2438>
  40f078:	mov	x0, #0x0                   	// #0
  40f07c:	ldr	x3, [sp, #32]
  40f080:	mov	x2, x0
  40f084:	mov	w1, #0x5                   	// #5
  40f088:	movk	w1, #0x200, lsl #16
  40f08c:	ldr	x0, [sp, #72]
  40f090:	bl	40e660 <_obstack_memory_used@@Base+0x1a1c>
  40f094:	str	x0, [sp, #64]
  40f098:	ldr	x0, [sp, #64]
  40f09c:	cmp	x0, #0x0
  40f0a0:	b.eq	40f0d8 <_obstack_memory_used@@Base+0x2494>  // b.none
  40f0a4:	ldr	x0, [sp, #64]
  40f0a8:	ldrb	w0, [x0]
  40f0ac:	cmp	w0, #0x0
  40f0b0:	b.eq	40f0d8 <_obstack_memory_used@@Base+0x2494>  // b.none
  40f0b4:	mov	w1, #0xa                   	// #10
  40f0b8:	ldr	x0, [sp, #24]
  40f0bc:	bl	412d84 <argp_failure@@Base+0x2948>
  40f0c0:	ldr	x1, [sp, #64]
  40f0c4:	ldr	x0, [sp, #24]
  40f0c8:	bl	412d1c <argp_failure@@Base+0x28e0>
  40f0cc:	mov	w1, #0xa                   	// #10
  40f0d0:	ldr	x0, [sp, #24]
  40f0d4:	bl	412d84 <argp_failure@@Base+0x2948>
  40f0d8:	ldr	x0, [sp, #64]
  40f0dc:	cmp	x0, #0x0
  40f0e0:	b.eq	40f0fc <_obstack_memory_used@@Base+0x24b8>  // b.none
  40f0e4:	ldr	x1, [sp, #64]
  40f0e8:	ldr	x0, [sp, #72]
  40f0ec:	cmp	x1, x0
  40f0f0:	b.eq	40f0fc <_obstack_memory_used@@Base+0x24b8>  // b.none
  40f0f4:	ldr	x0, [sp, #64]
  40f0f8:	bl	401dd0 <free@plt>
  40f0fc:	nop
  40f100:	ldp	x29, x30, [sp], #96
  40f104:	ret
  40f108:	sub	sp, sp, #0x30
  40f10c:	str	x0, [sp, #24]
  40f110:	str	x1, [sp, #16]
  40f114:	str	x2, [sp, #8]
  40f118:	str	x3, [sp]
  40f11c:	ldr	x0, [sp]
  40f120:	str	x0, [sp, #40]
  40f124:	ldr	x0, [sp, #24]
  40f128:	ldr	x0, [x0, #16]
  40f12c:	cmp	x0, #0x0
  40f130:	b.ne	40f188 <_obstack_memory_used@@Base+0x2544>  // b.any
  40f134:	ldr	x0, [sp, #16]
  40f138:	ldr	x0, [x0, #16]
  40f13c:	cmp	x0, #0x0
  40f140:	b.ne	40f188 <_obstack_memory_used@@Base+0x2544>  // b.any
  40f144:	ldr	x0, [sp, #24]
  40f148:	ldr	w1, [x0, #24]
  40f14c:	ldr	x0, [sp, #16]
  40f150:	ldr	w0, [x0, #24]
  40f154:	orr	w0, w1, w0
  40f158:	and	w0, w0, #0x10
  40f15c:	cmp	w0, #0x0
  40f160:	b.ne	40f188 <_obstack_memory_used@@Base+0x2544>  // b.any
  40f164:	ldr	x0, [sp, #24]
  40f168:	ldr	w3, [x0, #8]
  40f16c:	ldr	x0, [sp, #40]
  40f170:	ldr	x0, [x0]
  40f174:	add	x2, x0, #0x1
  40f178:	ldr	x1, [sp, #40]
  40f17c:	str	x2, [x1]
  40f180:	and	w1, w3, #0xff
  40f184:	strb	w1, [x0]
  40f188:	mov	w0, #0x0                   	// #0
  40f18c:	add	sp, sp, #0x30
  40f190:	ret
  40f194:	stp	x29, x30, [sp, #-80]!
  40f198:	mov	x29, sp
  40f19c:	str	x0, [sp, #40]
  40f1a0:	str	x1, [sp, #32]
  40f1a4:	str	x2, [sp, #24]
  40f1a8:	str	x3, [sp, #16]
  40f1ac:	ldr	x0, [sp, #16]
  40f1b0:	str	x0, [sp, #64]
  40f1b4:	ldr	x0, [sp, #40]
  40f1b8:	ldr	x0, [x0, #16]
  40f1bc:	str	x0, [sp, #72]
  40f1c0:	ldr	x0, [sp, #40]
  40f1c4:	ldr	w1, [x0, #24]
  40f1c8:	ldr	x0, [sp, #32]
  40f1cc:	ldr	w0, [x0, #24]
  40f1d0:	orr	w0, w1, w0
  40f1d4:	str	w0, [sp, #60]
  40f1d8:	ldr	x0, [sp, #72]
  40f1dc:	cmp	x0, #0x0
  40f1e0:	b.ne	40f1f0 <_obstack_memory_used@@Base+0x25ac>  // b.any
  40f1e4:	ldr	x0, [sp, #32]
  40f1e8:	ldr	x0, [x0, #16]
  40f1ec:	str	x0, [sp, #72]
  40f1f0:	ldr	x0, [sp, #72]
  40f1f4:	cmp	x0, #0x0
  40f1f8:	b.eq	40f278 <_obstack_memory_used@@Base+0x2634>  // b.none
  40f1fc:	ldr	w0, [sp, #60]
  40f200:	and	w0, w0, #0x10
  40f204:	cmp	w0, #0x0
  40f208:	b.ne	40f278 <_obstack_memory_used@@Base+0x2634>  // b.any
  40f20c:	ldr	w0, [sp, #60]
  40f210:	and	w0, w0, #0x1
  40f214:	cmp	w0, #0x0
  40f218:	b.eq	40f240 <_obstack_memory_used@@Base+0x25fc>  // b.none
  40f21c:	ldr	x0, [sp, #40]
  40f220:	ldr	w0, [x0, #8]
  40f224:	ldr	x3, [sp, #72]
  40f228:	mov	w2, w0
  40f22c:	adrp	x0, 416000 <argp_failure@@Base+0x5bc4>
  40f230:	add	x1, x0, #0x610
  40f234:	ldr	x0, [sp, #64]
  40f238:	bl	412b58 <argp_failure@@Base+0x271c>
  40f23c:	b	40f278 <_obstack_memory_used@@Base+0x2634>
  40f240:	ldr	x0, [sp, #72]
  40f244:	bl	401b90 <strlen@plt>
  40f248:	add	x0, x0, #0x6
  40f24c:	mov	x1, x0
  40f250:	ldr	x0, [sp, #64]
  40f254:	bl	40e584 <_obstack_memory_used@@Base+0x1940>
  40f258:	ldr	x0, [sp, #40]
  40f25c:	ldr	w0, [x0, #8]
  40f260:	ldr	x3, [sp, #72]
  40f264:	mov	w2, w0
  40f268:	adrp	x0, 416000 <argp_failure@@Base+0x5bc4>
  40f26c:	add	x1, x0, #0x620
  40f270:	ldr	x0, [sp, #64]
  40f274:	bl	412b58 <argp_failure@@Base+0x271c>
  40f278:	mov	w0, #0x0                   	// #0
  40f27c:	ldp	x29, x30, [sp], #80
  40f280:	ret
  40f284:	stp	x29, x30, [sp, #-80]!
  40f288:	mov	x29, sp
  40f28c:	str	x0, [sp, #40]
  40f290:	str	x1, [sp, #32]
  40f294:	str	x2, [sp, #24]
  40f298:	str	x3, [sp, #16]
  40f29c:	ldr	x0, [sp, #16]
  40f2a0:	str	x0, [sp, #64]
  40f2a4:	ldr	x0, [sp, #40]
  40f2a8:	ldr	x0, [x0, #16]
  40f2ac:	str	x0, [sp, #72]
  40f2b0:	ldr	x0, [sp, #40]
  40f2b4:	ldr	w1, [x0, #24]
  40f2b8:	ldr	x0, [sp, #32]
  40f2bc:	ldr	w0, [x0, #24]
  40f2c0:	orr	w0, w1, w0
  40f2c4:	str	w0, [sp, #60]
  40f2c8:	ldr	x0, [sp, #72]
  40f2cc:	cmp	x0, #0x0
  40f2d0:	b.ne	40f2e0 <_obstack_memory_used@@Base+0x269c>  // b.any
  40f2d4:	ldr	x0, [sp, #32]
  40f2d8:	ldr	x0, [x0, #16]
  40f2dc:	str	x0, [sp, #72]
  40f2e0:	ldr	w0, [sp, #60]
  40f2e4:	and	w0, w0, #0x10
  40f2e8:	cmp	w0, #0x0
  40f2ec:	b.ne	40f384 <_obstack_memory_used@@Base+0x2740>  // b.any
  40f2f0:	ldr	x0, [sp, #40]
  40f2f4:	ldr	w0, [x0, #24]
  40f2f8:	and	w0, w0, #0x8
  40f2fc:	cmp	w0, #0x0
  40f300:	b.ne	40f384 <_obstack_memory_used@@Base+0x2740>  // b.any
  40f304:	ldr	x0, [sp, #72]
  40f308:	cmp	x0, #0x0
  40f30c:	b.eq	40f368 <_obstack_memory_used@@Base+0x2724>  // b.none
  40f310:	ldr	w0, [sp, #60]
  40f314:	and	w0, w0, #0x1
  40f318:	cmp	w0, #0x0
  40f31c:	b.eq	40f344 <_obstack_memory_used@@Base+0x2700>  // b.none
  40f320:	ldr	x0, [sp, #40]
  40f324:	ldr	x0, [x0]
  40f328:	ldr	x3, [sp, #72]
  40f32c:	mov	x2, x0
  40f330:	adrp	x0, 416000 <argp_failure@@Base+0x5bc4>
  40f334:	add	x1, x0, #0x630
  40f338:	ldr	x0, [sp, #64]
  40f33c:	bl	412b58 <argp_failure@@Base+0x271c>
  40f340:	b	40f384 <_obstack_memory_used@@Base+0x2740>
  40f344:	ldr	x0, [sp, #40]
  40f348:	ldr	x0, [x0]
  40f34c:	ldr	x3, [sp, #72]
  40f350:	mov	x2, x0
  40f354:	adrp	x0, 416000 <argp_failure@@Base+0x5bc4>
  40f358:	add	x1, x0, #0x640
  40f35c:	ldr	x0, [sp, #64]
  40f360:	bl	412b58 <argp_failure@@Base+0x271c>
  40f364:	b	40f384 <_obstack_memory_used@@Base+0x2740>
  40f368:	ldr	x0, [sp, #40]
  40f36c:	ldr	x0, [x0]
  40f370:	mov	x2, x0
  40f374:	adrp	x0, 416000 <argp_failure@@Base+0x5bc4>
  40f378:	add	x1, x0, #0x650
  40f37c:	ldr	x0, [sp, #64]
  40f380:	bl	412b58 <argp_failure@@Base+0x271c>
  40f384:	mov	w0, #0x0                   	// #0
  40f388:	ldp	x29, x30, [sp], #80
  40f38c:	ret
  40f390:	stp	x29, x30, [sp, #-128]!
  40f394:	mov	x29, sp
  40f398:	str	x0, [x29, #24]
  40f39c:	str	x1, [x29, #16]
  40f3a0:	ldr	x0, [x29, #24]
  40f3a4:	ldr	w0, [x0, #8]
  40f3a8:	cmp	w0, #0x0
  40f3ac:	b.eq	40f610 <_obstack_memory_used@@Base+0x29cc>  // b.none
  40f3b0:	ldr	x0, [x29, #24]
  40f3b4:	ldr	x0, [x0, #16]
  40f3b8:	bl	401b90 <strlen@plt>
  40f3bc:	add	x0, x0, #0x1
  40f3c0:	add	x0, x0, #0xf
  40f3c4:	lsr	x0, x0, #4
  40f3c8:	lsl	x0, x0, #4
  40f3cc:	sub	sp, sp, x0
  40f3d0:	mov	x0, sp
  40f3d4:	add	x0, x0, #0xf
  40f3d8:	lsr	x0, x0, #4
  40f3dc:	lsl	x0, x0, #4
  40f3e0:	str	x0, [x29, #104]
  40f3e4:	ldr	x0, [x29, #104]
  40f3e8:	str	x0, [x29, #32]
  40f3ec:	ldr	x0, [x29, #24]
  40f3f0:	ldr	x0, [x0]
  40f3f4:	str	x0, [x29, #112]
  40f3f8:	ldr	x0, [x29, #24]
  40f3fc:	ldr	w0, [x0, #8]
  40f400:	str	w0, [x29, #124]
  40f404:	b	40f448 <_obstack_memory_used@@Base+0x2804>
  40f408:	ldr	x0, [x29, #112]
  40f40c:	ldr	x0, [x0, #40]
  40f410:	ldr	x0, [x0, #48]
  40f414:	add	x1, x29, #0x20
  40f418:	mov	x3, x1
  40f41c:	mov	x2, x0
  40f420:	adrp	x0, 40f000 <_obstack_memory_used@@Base+0x23bc>
  40f424:	add	x1, x0, #0x108
  40f428:	ldr	x0, [x29, #112]
  40f42c:	bl	40d754 <_obstack_memory_used@@Base+0xb10>
  40f430:	ldr	x0, [x29, #112]
  40f434:	add	x0, x0, #0x38
  40f438:	str	x0, [x29, #112]
  40f43c:	ldr	w0, [x29, #124]
  40f440:	sub	w0, w0, #0x1
  40f444:	str	w0, [x29, #124]
  40f448:	ldr	w0, [x29, #124]
  40f44c:	cmp	w0, #0x0
  40f450:	b.ne	40f408 <_obstack_memory_used@@Base+0x27c4>  // b.any
  40f454:	ldr	x0, [x29, #32]
  40f458:	ldr	x1, [x29, #104]
  40f45c:	cmp	x1, x0
  40f460:	b.cs	40f488 <_obstack_memory_used@@Base+0x2844>  // b.hs, b.nlast
  40f464:	ldr	x0, [x29, #32]
  40f468:	add	x1, x0, #0x1
  40f46c:	str	x1, [x29, #32]
  40f470:	strb	wzr, [x0]
  40f474:	ldr	x2, [x29, #104]
  40f478:	adrp	x0, 416000 <argp_failure@@Base+0x5bc4>
  40f47c:	add	x1, x0, #0x658
  40f480:	ldr	x0, [x29, #16]
  40f484:	bl	412b58 <argp_failure@@Base+0x271c>
  40f488:	ldr	x0, [x29, #24]
  40f48c:	ldr	x0, [x0]
  40f490:	str	x0, [x29, #112]
  40f494:	ldr	x0, [x29, #24]
  40f498:	ldr	w0, [x0, #8]
  40f49c:	str	w0, [x29, #124]
  40f4a0:	b	40f4e0 <_obstack_memory_used@@Base+0x289c>
  40f4a4:	ldr	x0, [x29, #112]
  40f4a8:	ldr	x0, [x0, #40]
  40f4ac:	ldr	x0, [x0, #48]
  40f4b0:	ldr	x3, [x29, #16]
  40f4b4:	mov	x2, x0
  40f4b8:	adrp	x0, 40f000 <_obstack_memory_used@@Base+0x23bc>
  40f4bc:	add	x1, x0, #0x194
  40f4c0:	ldr	x0, [x29, #112]
  40f4c4:	bl	40d754 <_obstack_memory_used@@Base+0xb10>
  40f4c8:	ldr	x0, [x29, #112]
  40f4cc:	add	x0, x0, #0x38
  40f4d0:	str	x0, [x29, #112]
  40f4d4:	ldr	w0, [x29, #124]
  40f4d8:	sub	w0, w0, #0x1
  40f4dc:	str	w0, [x29, #124]
  40f4e0:	ldr	w0, [x29, #124]
  40f4e4:	cmp	w0, #0x0
  40f4e8:	b.ne	40f4a4 <_obstack_memory_used@@Base+0x2860>  // b.any
  40f4ec:	ldr	x0, [x29, #24]
  40f4f0:	ldr	x0, [x0]
  40f4f4:	str	x0, [x29, #112]
  40f4f8:	ldr	x0, [x29, #24]
  40f4fc:	ldr	w0, [x0, #8]
  40f500:	str	w0, [x29, #124]
  40f504:	b	40f604 <_obstack_memory_used@@Base+0x29c0>
  40f508:	ldr	x0, [x29, #112]
  40f50c:	ldr	x0, [x0, #40]
  40f510:	ldr	x0, [x0, #48]
  40f514:	ldr	x1, [x29, #112]
  40f518:	str	x1, [x29, #96]
  40f51c:	adrp	x1, 40f000 <_obstack_memory_used@@Base+0x23bc>
  40f520:	add	x1, x1, #0x284
  40f524:	str	x1, [x29, #88]
  40f528:	str	x0, [x29, #80]
  40f52c:	ldr	x0, [x29, #16]
  40f530:	str	x0, [x29, #72]
  40f534:	str	wzr, [x29, #68]
  40f538:	ldr	x0, [x29, #96]
  40f53c:	ldr	x0, [x0]
  40f540:	str	x0, [x29, #56]
  40f544:	ldr	x0, [x29, #56]
  40f548:	str	x0, [x29, #48]
  40f54c:	ldr	x0, [x29, #96]
  40f550:	ldr	w0, [x0, #8]
  40f554:	str	w0, [x29, #44]
  40f558:	b	40f5d0 <_obstack_memory_used@@Base+0x298c>
  40f55c:	ldr	x0, [x29, #48]
  40f560:	ldr	x0, [x0]
  40f564:	cmp	x0, #0x0
  40f568:	b.eq	40f5b8 <_obstack_memory_used@@Base+0x2974>  // b.none
  40f56c:	ldr	x0, [x29, #48]
  40f570:	ldr	w0, [x0, #24]
  40f574:	and	w0, w0, #0x4
  40f578:	cmp	w0, #0x0
  40f57c:	b.ne	40f588 <_obstack_memory_used@@Base+0x2944>  // b.any
  40f580:	ldr	x0, [x29, #48]
  40f584:	str	x0, [x29, #56]
  40f588:	ldr	x0, [x29, #48]
  40f58c:	ldr	w0, [x0, #24]
  40f590:	and	w0, w0, #0x2
  40f594:	cmp	w0, #0x0
  40f598:	b.ne	40f5b8 <_obstack_memory_used@@Base+0x2974>  // b.any
  40f59c:	ldr	x4, [x29, #88]
  40f5a0:	ldr	x3, [x29, #72]
  40f5a4:	ldr	x2, [x29, #80]
  40f5a8:	ldr	x1, [x29, #56]
  40f5ac:	ldr	x0, [x29, #48]
  40f5b0:	blr	x4
  40f5b4:	str	w0, [x29, #68]
  40f5b8:	ldr	x0, [x29, #48]
  40f5bc:	add	x0, x0, #0x30
  40f5c0:	str	x0, [x29, #48]
  40f5c4:	ldr	w0, [x29, #44]
  40f5c8:	sub	w0, w0, #0x1
  40f5cc:	str	w0, [x29, #44]
  40f5d0:	ldr	w0, [x29, #44]
  40f5d4:	cmp	w0, #0x0
  40f5d8:	b.eq	40f5e8 <_obstack_memory_used@@Base+0x29a4>  // b.none
  40f5dc:	ldr	w0, [x29, #68]
  40f5e0:	cmp	w0, #0x0
  40f5e4:	b.eq	40f55c <_obstack_memory_used@@Base+0x2918>  // b.none
  40f5e8:	nop
  40f5ec:	ldr	x0, [x29, #112]
  40f5f0:	add	x0, x0, #0x38
  40f5f4:	str	x0, [x29, #112]
  40f5f8:	ldr	w0, [x29, #124]
  40f5fc:	sub	w0, w0, #0x1
  40f600:	str	w0, [x29, #124]
  40f604:	ldr	w0, [x29, #124]
  40f608:	cmp	w0, #0x0
  40f60c:	b.ne	40f508 <_obstack_memory_used@@Base+0x28c4>  // b.any
  40f610:	nop
  40f614:	mov	sp, x29
  40f618:	ldp	x29, x30, [sp], #128
  40f61c:	ret
  40f620:	stp	x29, x30, [sp, #-64]!
  40f624:	mov	x29, sp
  40f628:	str	x0, [sp, #24]
  40f62c:	str	x1, [sp, #16]
  40f630:	ldr	x0, [sp, #24]
  40f634:	ldr	x0, [x0, #32]
  40f638:	str	x0, [sp, #56]
  40f63c:	ldr	x1, [sp, #16]
  40f640:	ldr	x0, [sp, #24]
  40f644:	bl	40d2ec <_obstack_memory_used@@Base+0x6a8>
  40f648:	str	x0, [sp, #48]
  40f64c:	ldr	x0, [sp, #56]
  40f650:	cmp	x0, #0x0
  40f654:	b.eq	40f6fc <_obstack_memory_used@@Base+0x2ab8>  // b.none
  40f658:	b	40f6ec <_obstack_memory_used@@Base+0x2aa8>
  40f65c:	ldr	x0, [sp, #56]
  40f660:	ldr	w0, [x0, #24]
  40f664:	cmp	w0, #0x0
  40f668:	b.ne	40f67c <_obstack_memory_used@@Base+0x2a38>  // b.any
  40f66c:	ldr	x0, [sp, #56]
  40f670:	ldr	x0, [x0, #16]
  40f674:	cmp	x0, #0x0
  40f678:	b.eq	40f6bc <_obstack_memory_used@@Base+0x2a78>  // b.none
  40f67c:	ldr	x0, [sp, #56]
  40f680:	ldr	w6, [x0, #24]
  40f684:	ldr	x0, [sp, #56]
  40f688:	ldr	x2, [x0, #16]
  40f68c:	ldr	x0, [sp, #24]
  40f690:	ldr	x0, [x0, #32]
  40f694:	ldr	x1, [sp, #56]
  40f698:	sub	x0, x1, x0
  40f69c:	asr	x0, x0, #5
  40f6a0:	ldr	x5, [sp, #24]
  40f6a4:	ldr	x4, [sp, #16]
  40f6a8:	mov	w3, w0
  40f6ac:	mov	w1, w6
  40f6b0:	ldr	x0, [sp, #48]
  40f6b4:	bl	40d610 <_obstack_memory_used@@Base+0x9cc>
  40f6b8:	b	40f6c0 <_obstack_memory_used@@Base+0x2a7c>
  40f6bc:	ldr	x0, [sp, #16]
  40f6c0:	str	x0, [sp, #40]
  40f6c4:	ldr	x0, [sp, #56]
  40f6c8:	ldr	x0, [x0]
  40f6cc:	ldr	x1, [sp, #40]
  40f6d0:	bl	40f620 <_obstack_memory_used@@Base+0x29dc>
  40f6d4:	mov	x1, x0
  40f6d8:	ldr	x0, [sp, #48]
  40f6dc:	bl	40e170 <_obstack_memory_used@@Base+0x152c>
  40f6e0:	ldr	x0, [sp, #56]
  40f6e4:	add	x0, x0, #0x20
  40f6e8:	str	x0, [sp, #56]
  40f6ec:	ldr	x0, [sp, #56]
  40f6f0:	ldr	x0, [x0]
  40f6f4:	cmp	x0, #0x0
  40f6f8:	b.ne	40f65c <_obstack_memory_used@@Base+0x2a18>  // b.any
  40f6fc:	ldr	x0, [sp, #48]
  40f700:	ldp	x29, x30, [sp], #64
  40f704:	ret
  40f708:	stp	x29, x30, [sp, #-48]!
  40f70c:	mov	x29, sp
  40f710:	str	x0, [sp, #24]
  40f714:	str	xzr, [sp, #40]
  40f718:	ldr	x0, [sp, #24]
  40f71c:	ldr	x0, [x0, #32]
  40f720:	str	x0, [sp, #32]
  40f724:	ldr	x0, [sp, #24]
  40f728:	ldr	x0, [x0, #16]
  40f72c:	cmp	x0, #0x0
  40f730:	b.eq	40f758 <_obstack_memory_used@@Base+0x2b14>  // b.none
  40f734:	ldr	x0, [sp, #24]
  40f738:	ldr	x0, [x0, #16]
  40f73c:	mov	w1, #0xa                   	// #10
  40f740:	bl	401e10 <strchr@plt>
  40f744:	cmp	x0, #0x0
  40f748:	b.eq	40f758 <_obstack_memory_used@@Base+0x2b14>  // b.none
  40f74c:	ldr	x0, [sp, #40]
  40f750:	add	x0, x0, #0x1
  40f754:	str	x0, [sp, #40]
  40f758:	ldr	x0, [sp, #32]
  40f75c:	cmp	x0, #0x0
  40f760:	b.eq	40f79c <_obstack_memory_used@@Base+0x2b58>  // b.none
  40f764:	b	40f78c <_obstack_memory_used@@Base+0x2b48>
  40f768:	ldr	x0, [sp, #32]
  40f76c:	add	x1, x0, #0x20
  40f770:	str	x1, [sp, #32]
  40f774:	ldr	x0, [x0]
  40f778:	bl	40f708 <_obstack_memory_used@@Base+0x2ac4>
  40f77c:	mov	x1, x0
  40f780:	ldr	x0, [sp, #40]
  40f784:	add	x0, x0, x1
  40f788:	str	x0, [sp, #40]
  40f78c:	ldr	x0, [sp, #32]
  40f790:	ldr	x0, [x0]
  40f794:	cmp	x0, #0x0
  40f798:	b.ne	40f768 <_obstack_memory_used@@Base+0x2b24>  // b.any
  40f79c:	ldr	x0, [sp, #40]
  40f7a0:	ldp	x29, x30, [sp], #48
  40f7a4:	ret
  40f7a8:	stp	x29, x30, [sp, #-128]!
  40f7ac:	mov	x29, sp
  40f7b0:	str	x0, [sp, #56]
  40f7b4:	str	x1, [sp, #48]
  40f7b8:	str	x2, [sp, #40]
  40f7bc:	str	w3, [sp, #36]
  40f7c0:	str	x4, [sp, #24]
  40f7c4:	ldr	x0, [sp, #40]
  40f7c8:	ldr	x0, [x0]
  40f7cc:	str	x0, [sp, #80]
  40f7d0:	str	wzr, [sp, #124]
  40f7d4:	ldr	x0, [sp, #56]
  40f7d8:	ldr	x0, [x0, #32]
  40f7dc:	str	x0, [sp, #112]
  40f7e0:	ldr	x0, [sp, #56]
  40f7e4:	ldr	x0, [x0, #16]
  40f7e8:	str	x0, [sp, #72]
  40f7ec:	str	xzr, [sp, #104]
  40f7f0:	ldr	x3, [sp, #48]
  40f7f4:	ldr	x2, [sp, #56]
  40f7f8:	mov	w1, #0x6                   	// #6
  40f7fc:	movk	w1, #0x200, lsl #16
  40f800:	ldr	x0, [sp, #72]
  40f804:	bl	40e660 <_obstack_memory_used@@Base+0x1a1c>
  40f808:	str	x0, [sp, #64]
  40f80c:	ldr	x0, [sp, #64]
  40f810:	cmp	x0, #0x0
  40f814:	b.eq	40f8dc <_obstack_memory_used@@Base+0x2c98>  // b.none
  40f818:	ldr	x0, [sp, #64]
  40f81c:	str	x0, [sp, #96]
  40f820:	mov	w1, #0xa                   	// #10
  40f824:	ldr	x0, [sp, #96]
  40f828:	bl	401eb0 <strchrnul@plt>
  40f82c:	str	x0, [sp, #104]
  40f830:	ldr	x0, [sp, #104]
  40f834:	ldrb	w0, [x0]
  40f838:	cmp	w0, #0x0
  40f83c:	b.eq	40f8a4 <_obstack_memory_used@@Base+0x2c60>  // b.none
  40f840:	mov	w0, #0x1                   	// #1
  40f844:	str	w0, [sp, #124]
  40f848:	str	wzr, [sp, #92]
  40f84c:	b	40f878 <_obstack_memory_used@@Base+0x2c34>
  40f850:	ldr	x0, [sp, #104]
  40f854:	add	x0, x0, #0x1
  40f858:	str	x0, [sp, #96]
  40f85c:	mov	w1, #0xa                   	// #10
  40f860:	ldr	x0, [sp, #96]
  40f864:	bl	401eb0 <strchrnul@plt>
  40f868:	str	x0, [sp, #104]
  40f86c:	ldr	w0, [sp, #92]
  40f870:	add	w0, w0, #0x1
  40f874:	str	w0, [sp, #92]
  40f878:	ldr	x0, [sp, #80]
  40f87c:	ldrb	w0, [x0]
  40f880:	mov	w1, w0
  40f884:	ldr	w0, [sp, #92]
  40f888:	cmp	w0, w1
  40f88c:	b.lt	40f850 <_obstack_memory_used@@Base+0x2c0c>  // b.tstop
  40f890:	ldr	x0, [sp, #40]
  40f894:	ldr	x0, [x0]
  40f898:	add	x1, x0, #0x1
  40f89c:	ldr	x0, [sp, #40]
  40f8a0:	str	x1, [x0]
  40f8a4:	ldr	x0, [sp, #104]
  40f8a8:	add	x1, x0, #0x1
  40f8ac:	ldr	x0, [sp, #96]
  40f8b0:	sub	x0, x1, x0
  40f8b4:	mov	x1, x0
  40f8b8:	ldr	x0, [sp, #24]
  40f8bc:	bl	40e584 <_obstack_memory_used@@Base+0x1940>
  40f8c0:	ldr	x1, [sp, #104]
  40f8c4:	ldr	x0, [sp, #96]
  40f8c8:	sub	x0, x1, x0
  40f8cc:	mov	x2, x0
  40f8d0:	ldr	x1, [sp, #96]
  40f8d4:	ldr	x0, [sp, #24]
  40f8d8:	bl	412c94 <argp_failure@@Base+0x2858>
  40f8dc:	ldr	x0, [sp, #64]
  40f8e0:	cmp	x0, #0x0
  40f8e4:	b.eq	40f900 <_obstack_memory_used@@Base+0x2cbc>  // b.none
  40f8e8:	ldr	x1, [sp, #64]
  40f8ec:	ldr	x0, [sp, #72]
  40f8f0:	cmp	x1, x0
  40f8f4:	b.eq	40f900 <_obstack_memory_used@@Base+0x2cbc>  // b.none
  40f8f8:	ldr	x0, [sp, #64]
  40f8fc:	bl	401dd0 <free@plt>
  40f900:	ldr	x0, [sp, #112]
  40f904:	cmp	x0, #0x0
  40f908:	b.eq	40f954 <_obstack_memory_used@@Base+0x2d10>  // b.none
  40f90c:	b	40f944 <_obstack_memory_used@@Base+0x2d00>
  40f910:	ldr	x0, [sp, #112]
  40f914:	add	x1, x0, #0x20
  40f918:	str	x1, [sp, #112]
  40f91c:	ldr	x0, [x0]
  40f920:	ldr	x4, [sp, #24]
  40f924:	ldr	w3, [sp, #36]
  40f928:	ldr	x2, [sp, #40]
  40f92c:	ldr	x1, [sp, #48]
  40f930:	bl	40f7a8 <_obstack_memory_used@@Base+0x2b64>
  40f934:	cmp	w0, #0x0
  40f938:	cset	w0, eq  // eq = none
  40f93c:	and	w0, w0, #0xff
  40f940:	str	w0, [sp, #36]
  40f944:	ldr	x0, [sp, #112]
  40f948:	ldr	x0, [x0]
  40f94c:	cmp	x0, #0x0
  40f950:	b.ne	40f910 <_obstack_memory_used@@Base+0x2ccc>  // b.any
  40f954:	ldr	w0, [sp, #36]
  40f958:	cmp	w0, #0x0
  40f95c:	b.eq	40f9b4 <_obstack_memory_used@@Base+0x2d70>  // b.none
  40f960:	ldr	w0, [sp, #124]
  40f964:	cmp	w0, #0x0
  40f968:	b.eq	40f9b4 <_obstack_memory_used@@Base+0x2d70>  // b.none
  40f96c:	ldr	x0, [sp, #104]
  40f970:	ldrb	w0, [x0]
  40f974:	cmp	w0, #0x0
  40f978:	b.eq	40f99c <_obstack_memory_used@@Base+0x2d58>  // b.none
  40f97c:	ldr	x0, [sp, #80]
  40f980:	ldrb	w0, [x0]
  40f984:	add	w0, w0, #0x1
  40f988:	and	w1, w0, #0xff
  40f98c:	ldr	x0, [sp, #80]
  40f990:	strb	w1, [x0]
  40f994:	str	wzr, [sp, #36]
  40f998:	b	40f9b4 <_obstack_memory_used@@Base+0x2d70>
  40f99c:	ldr	x0, [sp, #80]
  40f9a0:	ldrb	w0, [x0]
  40f9a4:	cmp	w0, #0x0
  40f9a8:	b.eq	40f9b4 <_obstack_memory_used@@Base+0x2d70>  // b.none
  40f9ac:	ldr	x0, [sp, #80]
  40f9b0:	strb	wzr, [x0]
  40f9b4:	ldr	w0, [sp, #36]
  40f9b8:	cmp	w0, #0x0
  40f9bc:	cset	w0, eq  // eq = none
  40f9c0:	and	w0, w0, #0xff
  40f9c4:	ldp	x29, x30, [sp], #128
  40f9c8:	ret
  40f9cc:	stp	x29, x30, [sp, #-128]!
  40f9d0:	mov	x29, sp
  40f9d4:	str	x0, [sp, #56]
  40f9d8:	str	x1, [sp, #48]
  40f9dc:	str	w2, [sp, #44]
  40f9e0:	str	w3, [sp, #40]
  40f9e4:	str	w4, [sp, #36]
  40f9e8:	str	x5, [sp, #24]
  40f9ec:	str	xzr, [sp, #104]
  40f9f0:	str	xzr, [sp, #88]
  40f9f4:	str	wzr, [sp, #84]
  40f9f8:	ldr	x0, [sp, #56]
  40f9fc:	ldr	x0, [x0, #32]
  40fa00:	str	x0, [sp, #72]
  40fa04:	ldr	x0, [sp, #56]
  40fa08:	ldr	x0, [x0, #24]
  40fa0c:	cmp	x0, #0x0
  40fa10:	b.eq	40fad0 <_obstack_memory_used@@Base+0x2e8c>  // b.none
  40fa14:	ldr	x0, [sp, #56]
  40fa18:	ldr	x0, [x0, #24]
  40fa1c:	mov	w1, #0xb                   	// #11
  40fa20:	bl	401e10 <strchr@plt>
  40fa24:	str	x0, [sp, #64]
  40fa28:	ldr	x0, [sp, #64]
  40fa2c:	cmp	x0, #0x0
  40fa30:	b.eq	40faa4 <_obstack_memory_used@@Base+0x2e60>  // b.none
  40fa34:	ldr	w0, [sp, #44]
  40fa38:	cmp	w0, #0x0
  40fa3c:	b.eq	40fa64 <_obstack_memory_used@@Base+0x2e20>  // b.none
  40fa40:	ldr	x0, [sp, #64]
  40fa44:	add	x0, x0, #0x1
  40fa48:	str	x0, [sp, #112]
  40fa4c:	ldr	x0, [sp, #112]
  40fa50:	ldrb	w0, [x0]
  40fa54:	cmp	w0, #0x0
  40fa58:	b.ne	40fac4 <_obstack_memory_used@@Base+0x2e80>  // b.any
  40fa5c:	str	xzr, [sp, #112]
  40fa60:	b	40fac4 <_obstack_memory_used@@Base+0x2e80>
  40fa64:	ldr	x0, [sp, #56]
  40fa68:	ldr	x0, [x0, #24]
  40fa6c:	ldr	x1, [sp, #64]
  40fa70:	sub	x0, x1, x0
  40fa74:	str	x0, [sp, #104]
  40fa78:	ldr	x0, [sp, #104]
  40fa7c:	cmp	x0, #0x0
  40fa80:	b.eq	40fa98 <_obstack_memory_used@@Base+0x2e54>  // b.none
  40fa84:	ldr	x0, [sp, #56]
  40fa88:	ldr	x0, [x0, #24]
  40fa8c:	ldr	x1, [sp, #104]
  40fa90:	bl	401e00 <strndup@plt>
  40fa94:	b	40fa9c <_obstack_memory_used@@Base+0x2e58>
  40fa98:	mov	x0, #0x0                   	// #0
  40fa9c:	str	x0, [sp, #112]
  40faa0:	b	40fac4 <_obstack_memory_used@@Base+0x2e80>
  40faa4:	ldr	w0, [sp, #44]
  40faa8:	cmp	w0, #0x0
  40faac:	b.ne	40fabc <_obstack_memory_used@@Base+0x2e78>  // b.any
  40fab0:	ldr	x0, [sp, #56]
  40fab4:	ldr	x0, [x0, #24]
  40fab8:	b	40fac0 <_obstack_memory_used@@Base+0x2e7c>
  40fabc:	mov	x0, #0x0                   	// #0
  40fac0:	str	x0, [sp, #112]
  40fac4:	ldr	x0, [sp, #112]
  40fac8:	str	x0, [sp, #96]
  40facc:	b	40fadc <_obstack_memory_used@@Base+0x2e98>
  40fad0:	str	xzr, [sp, #112]
  40fad4:	ldr	x0, [sp, #112]
  40fad8:	str	x0, [sp, #96]
  40fadc:	ldr	x0, [sp, #56]
  40fae0:	ldr	x0, [x0, #40]
  40fae4:	cmp	x0, #0x0
  40fae8:	b.eq	40fb38 <_obstack_memory_used@@Base+0x2ef4>  // b.none
  40faec:	ldr	x1, [sp, #48]
  40faf0:	ldr	x0, [sp, #56]
  40faf4:	bl	40b124 <argp_parse@@Base+0x1fc>
  40faf8:	str	x0, [sp, #88]
  40fafc:	ldr	x0, [sp, #56]
  40fb00:	ldr	x3, [x0, #40]
  40fb04:	ldr	w0, [sp, #44]
  40fb08:	cmp	w0, #0x0
  40fb0c:	b.eq	40fb1c <_obstack_memory_used@@Base+0x2ed8>  // b.none
  40fb10:	mov	w0, #0x2                   	// #2
  40fb14:	movk	w0, #0x200, lsl #16
  40fb18:	b	40fb24 <_obstack_memory_used@@Base+0x2ee0>
  40fb1c:	mov	w0, #0x1                   	// #1
  40fb20:	movk	w0, #0x200, lsl #16
  40fb24:	ldr	x2, [sp, #88]
  40fb28:	ldr	x1, [sp, #96]
  40fb2c:	blr	x3
  40fb30:	str	x0, [sp, #120]
  40fb34:	b	40fb40 <_obstack_memory_used@@Base+0x2efc>
  40fb38:	ldr	x0, [sp, #96]
  40fb3c:	str	x0, [sp, #120]
  40fb40:	ldr	x0, [sp, #120]
  40fb44:	cmp	x0, #0x0
  40fb48:	b.eq	40fba0 <_obstack_memory_used@@Base+0x2f5c>  // b.none
  40fb4c:	ldr	w0, [sp, #40]
  40fb50:	cmp	w0, #0x0
  40fb54:	b.eq	40fb64 <_obstack_memory_used@@Base+0x2f20>  // b.none
  40fb58:	mov	w1, #0xa                   	// #10
  40fb5c:	ldr	x0, [sp, #24]
  40fb60:	bl	412d84 <argp_failure@@Base+0x2948>
  40fb64:	ldr	x1, [sp, #120]
  40fb68:	ldr	x0, [sp, #24]
  40fb6c:	bl	412d1c <argp_failure@@Base+0x28e0>
  40fb70:	ldr	x0, [sp, #24]
  40fb74:	bl	412f20 <argp_failure@@Base+0x2ae4>
  40fb78:	mov	x1, x0
  40fb7c:	ldr	x0, [sp, #24]
  40fb80:	ldr	x0, [x0, #8]
  40fb84:	cmp	x1, x0
  40fb88:	b.ls	40fb98 <_obstack_memory_used@@Base+0x2f54>  // b.plast
  40fb8c:	mov	w1, #0xa                   	// #10
  40fb90:	ldr	x0, [sp, #24]
  40fb94:	bl	412d84 <argp_failure@@Base+0x2948>
  40fb98:	mov	w0, #0x1                   	// #1
  40fb9c:	str	w0, [sp, #84]
  40fba0:	ldr	x0, [sp, #120]
  40fba4:	cmp	x0, #0x0
  40fba8:	b.eq	40fbc4 <_obstack_memory_used@@Base+0x2f80>  // b.none
  40fbac:	ldr	x1, [sp, #120]
  40fbb0:	ldr	x0, [sp, #96]
  40fbb4:	cmp	x1, x0
  40fbb8:	b.eq	40fbc4 <_obstack_memory_used@@Base+0x2f80>  // b.none
  40fbbc:	ldr	x0, [sp, #120]
  40fbc0:	bl	401dd0 <free@plt>
  40fbc4:	ldr	x0, [sp, #112]
  40fbc8:	cmp	x0, #0x0
  40fbcc:	b.eq	40fbe4 <_obstack_memory_used@@Base+0x2fa0>  // b.none
  40fbd0:	ldr	x0, [sp, #104]
  40fbd4:	cmp	x0, #0x0
  40fbd8:	b.eq	40fbe4 <_obstack_memory_used@@Base+0x2fa0>  // b.none
  40fbdc:	ldr	x0, [sp, #112]
  40fbe0:	bl	401dd0 <free@plt>
  40fbe4:	ldr	w0, [sp, #44]
  40fbe8:	cmp	w0, #0x0
  40fbec:	b.eq	40fc94 <_obstack_memory_used@@Base+0x3050>  // b.none
  40fbf0:	ldr	x0, [sp, #56]
  40fbf4:	ldr	x0, [x0, #40]
  40fbf8:	cmp	x0, #0x0
  40fbfc:	b.eq	40fc94 <_obstack_memory_used@@Base+0x3050>  // b.none
  40fc00:	ldr	x0, [sp, #56]
  40fc04:	ldr	x3, [x0, #40]
  40fc08:	ldr	x2, [sp, #88]
  40fc0c:	mov	x1, #0x0                   	// #0
  40fc10:	mov	w0, #0x4                   	// #4
  40fc14:	movk	w0, #0x200, lsl #16
  40fc18:	blr	x3
  40fc1c:	str	x0, [sp, #120]
  40fc20:	ldr	x0, [sp, #120]
  40fc24:	cmp	x0, #0x0
  40fc28:	b.eq	40fc94 <_obstack_memory_used@@Base+0x3050>  // b.none
  40fc2c:	ldr	w0, [sp, #84]
  40fc30:	cmp	w0, #0x0
  40fc34:	b.ne	40fc44 <_obstack_memory_used@@Base+0x3000>  // b.any
  40fc38:	ldr	w0, [sp, #40]
  40fc3c:	cmp	w0, #0x0
  40fc40:	b.eq	40fc50 <_obstack_memory_used@@Base+0x300c>  // b.none
  40fc44:	mov	w1, #0xa                   	// #10
  40fc48:	ldr	x0, [sp, #24]
  40fc4c:	bl	412d84 <argp_failure@@Base+0x2948>
  40fc50:	ldr	x1, [sp, #120]
  40fc54:	ldr	x0, [sp, #24]
  40fc58:	bl	412d1c <argp_failure@@Base+0x28e0>
  40fc5c:	ldr	x0, [sp, #120]
  40fc60:	bl	401dd0 <free@plt>
  40fc64:	ldr	x0, [sp, #24]
  40fc68:	bl	412f20 <argp_failure@@Base+0x2ae4>
  40fc6c:	mov	x1, x0
  40fc70:	ldr	x0, [sp, #24]
  40fc74:	ldr	x0, [x0, #8]
  40fc78:	cmp	x1, x0
  40fc7c:	b.ls	40fc8c <_obstack_memory_used@@Base+0x3048>  // b.plast
  40fc80:	mov	w1, #0xa                   	// #10
  40fc84:	ldr	x0, [sp, #24]
  40fc88:	bl	412d84 <argp_failure@@Base+0x2948>
  40fc8c:	mov	w0, #0x1                   	// #1
  40fc90:	str	w0, [sp, #84]
  40fc94:	ldr	x0, [sp, #72]
  40fc98:	cmp	x0, #0x0
  40fc9c:	b.eq	40fd2c <_obstack_memory_used@@Base+0x30e8>  // b.none
  40fca0:	b	40fd04 <_obstack_memory_used@@Base+0x30c0>
  40fca4:	ldr	x0, [sp, #72]
  40fca8:	add	x1, x0, #0x20
  40fcac:	str	x1, [sp, #72]
  40fcb0:	ldr	x6, [x0]
  40fcb4:	ldr	w0, [sp, #84]
  40fcb8:	cmp	w0, #0x0
  40fcbc:	b.ne	40fccc <_obstack_memory_used@@Base+0x3088>  // b.any
  40fcc0:	ldr	w0, [sp, #40]
  40fcc4:	cmp	w0, #0x0
  40fcc8:	b.eq	40fcd4 <_obstack_memory_used@@Base+0x3090>  // b.none
  40fccc:	mov	w0, #0x1                   	// #1
  40fcd0:	b	40fcd8 <_obstack_memory_used@@Base+0x3094>
  40fcd4:	mov	w0, #0x0                   	// #0
  40fcd8:	ldr	x5, [sp, #24]
  40fcdc:	ldr	w4, [sp, #36]
  40fce0:	mov	w3, w0
  40fce4:	ldr	w2, [sp, #44]
  40fce8:	ldr	x1, [sp, #48]
  40fcec:	mov	x0, x6
  40fcf0:	bl	40f9cc <_obstack_memory_used@@Base+0x2d88>
  40fcf4:	mov	w1, w0
  40fcf8:	ldr	w0, [sp, #84]
  40fcfc:	orr	w0, w0, w1
  40fd00:	str	w0, [sp, #84]
  40fd04:	ldr	x0, [sp, #72]
  40fd08:	ldr	x0, [x0]
  40fd0c:	cmp	x0, #0x0
  40fd10:	b.eq	40fd2c <_obstack_memory_used@@Base+0x30e8>  // b.none
  40fd14:	ldr	w0, [sp, #36]
  40fd18:	cmp	w0, #0x0
  40fd1c:	b.eq	40fca4 <_obstack_memory_used@@Base+0x3060>  // b.none
  40fd20:	ldr	w0, [sp, #84]
  40fd24:	cmp	w0, #0x0
  40fd28:	b.eq	40fca4 <_obstack_memory_used@@Base+0x3060>  // b.none
  40fd2c:	ldr	w0, [sp, #84]
  40fd30:	ldp	x29, x30, [sp], #128
  40fd34:	ret
  40fd38:	stp	x29, x30, [sp, #-144]!
  40fd3c:	mov	x29, sp
  40fd40:	str	x0, [x29, #56]
  40fd44:	str	x1, [x29, #48]
  40fd48:	str	x2, [x29, #40]
  40fd4c:	str	w3, [x29, #36]
  40fd50:	str	x4, [x29, #24]
  40fd54:	str	wzr, [x29, #140]
  40fd58:	str	xzr, [x29, #128]
  40fd5c:	ldr	x0, [x29, #40]
  40fd60:	cmp	x0, #0x0
  40fd64:	b.eq	410140 <_obstack_memory_used@@Base+0x34fc>  // b.none
  40fd68:	ldr	x0, [x29, #40]
  40fd6c:	bl	401bd0 <flockfile@plt>
  40fd70:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  40fd74:	add	x0, x0, #0x4c0
  40fd78:	ldr	w0, [x0, #36]
  40fd7c:	cmp	w0, #0x0
  40fd80:	b.ne	40fd8c <_obstack_memory_used@@Base+0x3148>  // b.any
  40fd84:	ldr	x0, [x29, #48]
  40fd88:	bl	40cdd0 <_obstack_memory_used@@Base+0x18c>
  40fd8c:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  40fd90:	add	x0, x0, #0x4c0
  40fd94:	ldr	w0, [x0, #32]
  40fd98:	sxtw	x0, w0
  40fd9c:	mov	x3, #0x0                   	// #0
  40fda0:	mov	x2, x0
  40fda4:	mov	x1, #0x0                   	// #0
  40fda8:	ldr	x0, [x29, #40]
  40fdac:	bl	411f94 <argp_failure@@Base+0x1b58>
  40fdb0:	str	x0, [x29, #112]
  40fdb4:	ldr	x0, [x29, #112]
  40fdb8:	cmp	x0, #0x0
  40fdbc:	b.ne	40fdcc <_obstack_memory_used@@Base+0x3188>  // b.any
  40fdc0:	ldr	x0, [x29, #40]
  40fdc4:	bl	401c90 <funlockfile@plt>
  40fdc8:	b	410144 <_obstack_memory_used@@Base+0x3500>
  40fdcc:	ldr	w1, [x29, #36]
  40fdd0:	mov	w0, #0xb                   	// #11
  40fdd4:	and	w0, w1, w0
  40fdd8:	cmp	w0, #0x0
  40fddc:	b.eq	40fe20 <_obstack_memory_used@@Base+0x31dc>  // b.none
  40fde0:	mov	x1, #0x0                   	// #0
  40fde4:	ldr	x0, [x29, #56]
  40fde8:	bl	40f620 <_obstack_memory_used@@Base+0x29dc>
  40fdec:	str	x0, [x29, #128]
  40fdf0:	mov	w2, #0xffffffff            	// #-1
  40fdf4:	adrp	x0, 416000 <argp_failure@@Base+0x5bc4>
  40fdf8:	add	x1, x0, #0x660
  40fdfc:	ldr	x0, [x29, #128]
  40fe00:	bl	40da38 <_obstack_memory_used@@Base+0xdf4>
  40fe04:	mov	w2, #0xffffffff            	// #-1
  40fe08:	adrp	x0, 416000 <argp_failure@@Base+0x5bc4>
  40fe0c:	add	x1, x0, #0x668
  40fe10:	ldr	x0, [x29, #128]
  40fe14:	bl	40da38 <_obstack_memory_used@@Base+0xdf4>
  40fe18:	ldr	x0, [x29, #128]
  40fe1c:	bl	40e0d4 <_obstack_memory_used@@Base+0x1490>
  40fe20:	ldr	w0, [x29, #36]
  40fe24:	and	w0, w0, #0x3
  40fe28:	cmp	w0, #0x0
  40fe2c:	b.eq	40ffbc <_obstack_memory_used@@Base+0x3378>  // b.none
  40fe30:	mov	w0, #0x1                   	// #1
  40fe34:	str	w0, [x29, #124]
  40fe38:	ldr	x0, [x29, #56]
  40fe3c:	bl	40f708 <_obstack_memory_used@@Base+0x2ac4>
  40fe40:	str	x0, [x29, #104]
  40fe44:	ldr	x0, [x29, #104]
  40fe48:	add	x0, x0, #0xf
  40fe4c:	lsr	x0, x0, #4
  40fe50:	lsl	x0, x0, #4
  40fe54:	sub	sp, sp, x0
  40fe58:	mov	x0, sp
  40fe5c:	add	x0, x0, #0xf
  40fe60:	lsr	x0, x0, #4
  40fe64:	lsl	x0, x0, #4
  40fe68:	str	x0, [x29, #96]
  40fe6c:	ldr	x2, [x29, #104]
  40fe70:	mov	w1, #0x0                   	// #0
  40fe74:	ldr	x0, [x29, #96]
  40fe78:	bl	401cc0 <memset@plt>
  40fe7c:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  40fe80:	add	x0, x0, #0x4c0
  40fe84:	ldr	w0, [x0, #28]
  40fe88:	sxtw	x0, w0
  40fe8c:	mov	x1, x0
  40fe90:	ldr	x0, [x29, #112]
  40fe94:	bl	412ebc <argp_failure@@Base+0x2a80>
  40fe98:	str	w0, [x29, #92]
  40fe9c:	ldr	x0, [x29, #96]
  40fea0:	str	x0, [x29, #72]
  40fea4:	ldr	w0, [x29, #124]
  40fea8:	cmp	w0, #0x0
  40feac:	b.eq	40fed0 <_obstack_memory_used@@Base+0x328c>  // b.none
  40feb0:	ldr	x3, [x29, #24]
  40feb4:	adrp	x0, 416000 <argp_failure@@Base+0x5bc4>
  40feb8:	add	x2, x0, #0x670
  40febc:	adrp	x0, 416000 <argp_failure@@Base+0x5bc4>
  40fec0:	add	x1, x0, #0x678
  40fec4:	ldr	x0, [x29, #112]
  40fec8:	bl	412b58 <argp_failure@@Base+0x271c>
  40fecc:	b	40feec <_obstack_memory_used@@Base+0x32a8>
  40fed0:	ldr	x3, [x29, #24]
  40fed4:	adrp	x0, 416000 <argp_failure@@Base+0x5bc4>
  40fed8:	add	x2, x0, #0x680
  40fedc:	adrp	x0, 416000 <argp_failure@@Base+0x5bc4>
  40fee0:	add	x1, x0, #0x678
  40fee4:	ldr	x0, [x29, #112]
  40fee8:	bl	412b58 <argp_failure@@Base+0x271c>
  40feec:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  40fef0:	add	x0, x0, #0x4c0
  40fef4:	ldr	w0, [x0, #28]
  40fef8:	sxtw	x0, w0
  40fefc:	mov	x1, x0
  40ff00:	ldr	x0, [x29, #112]
  40ff04:	bl	412df4 <argp_failure@@Base+0x29b8>
  40ff08:	str	w0, [x29, #88]
  40ff0c:	ldr	w0, [x29, #36]
  40ff10:	and	w0, w0, #0x2
  40ff14:	cmp	w0, #0x0
  40ff18:	b.eq	40ff40 <_obstack_memory_used@@Base+0x32fc>  // b.none
  40ff1c:	ldr	x0, [x29, #128]
  40ff20:	ldr	w0, [x0, #8]
  40ff24:	cmp	w0, #0x0
  40ff28:	b.eq	40ff58 <_obstack_memory_used@@Base+0x3314>  // b.none
  40ff2c:	adrp	x0, 416000 <argp_failure@@Base+0x5bc4>
  40ff30:	add	x1, x0, #0x688
  40ff34:	ldr	x0, [x29, #112]
  40ff38:	bl	412d1c <argp_failure@@Base+0x28e0>
  40ff3c:	b	40ff58 <_obstack_memory_used@@Base+0x3314>
  40ff40:	ldr	x1, [x29, #112]
  40ff44:	ldr	x0, [x29, #128]
  40ff48:	bl	40f390 <_obstack_memory_used@@Base+0x274c>
  40ff4c:	ldr	w0, [x29, #36]
  40ff50:	orr	w0, w0, #0x2
  40ff54:	str	w0, [x29, #36]
  40ff58:	add	x0, x29, #0x48
  40ff5c:	ldr	x4, [x29, #112]
  40ff60:	mov	w3, #0x1                   	// #1
  40ff64:	mov	x2, x0
  40ff68:	ldr	x1, [x29, #48]
  40ff6c:	ldr	x0, [x29, #56]
  40ff70:	bl	40f7a8 <_obstack_memory_used@@Base+0x2b64>
  40ff74:	str	w0, [x29, #84]
  40ff78:	ldrsw	x0, [x29, #92]
  40ff7c:	mov	x1, x0
  40ff80:	ldr	x0, [x29, #112]
  40ff84:	bl	412ebc <argp_failure@@Base+0x2a80>
  40ff88:	ldrsw	x0, [x29, #88]
  40ff8c:	mov	x1, x0
  40ff90:	ldr	x0, [x29, #112]
  40ff94:	bl	412df4 <argp_failure@@Base+0x29b8>
  40ff98:	mov	w1, #0xa                   	// #10
  40ff9c:	ldr	x0, [x29, #112]
  40ffa0:	bl	412d84 <argp_failure@@Base+0x2948>
  40ffa4:	mov	w0, #0x1                   	// #1
  40ffa8:	str	w0, [x29, #140]
  40ffac:	str	wzr, [x29, #124]
  40ffb0:	ldr	w0, [x29, #84]
  40ffb4:	cmp	w0, #0x0
  40ffb8:	b.ne	40fe7c <_obstack_memory_used@@Base+0x3238>  // b.any
  40ffbc:	ldr	w0, [x29, #36]
  40ffc0:	and	w0, w0, #0x10
  40ffc4:	cmp	w0, #0x0
  40ffc8:	b.eq	40fff8 <_obstack_memory_used@@Base+0x33b4>  // b.none
  40ffcc:	ldr	x5, [x29, #112]
  40ffd0:	mov	w4, #0x1                   	// #1
  40ffd4:	mov	w3, #0x0                   	// #0
  40ffd8:	mov	w2, #0x0                   	// #0
  40ffdc:	ldr	x1, [x29, #48]
  40ffe0:	ldr	x0, [x29, #56]
  40ffe4:	bl	40f9cc <_obstack_memory_used@@Base+0x2d88>
  40ffe8:	mov	w1, w0
  40ffec:	ldr	w0, [x29, #140]
  40fff0:	orr	w0, w0, w1
  40fff4:	str	w0, [x29, #140]
  40fff8:	ldr	w0, [x29, #36]
  40fffc:	and	w0, w0, #0x4
  410000:	cmp	w0, #0x0
  410004:	b.eq	410028 <_obstack_memory_used@@Base+0x33e4>  // b.none
  410008:	ldr	x3, [x29, #24]
  41000c:	ldr	x2, [x29, #24]
  410010:	adrp	x0, 416000 <argp_failure@@Base+0x5bc4>
  410014:	add	x1, x0, #0x698
  410018:	ldr	x0, [x29, #112]
  41001c:	bl	412b58 <argp_failure@@Base+0x271c>
  410020:	mov	w0, #0x1                   	// #1
  410024:	str	w0, [x29, #140]
  410028:	ldr	w0, [x29, #36]
  41002c:	and	w0, w0, #0x8
  410030:	cmp	w0, #0x0
  410034:	b.eq	410078 <_obstack_memory_used@@Base+0x3434>  // b.none
  410038:	ldr	x0, [x29, #128]
  41003c:	ldr	w0, [x0, #8]
  410040:	cmp	w0, #0x0
  410044:	b.eq	410078 <_obstack_memory_used@@Base+0x3434>  // b.none
  410048:	ldr	w0, [x29, #140]
  41004c:	cmp	w0, #0x0
  410050:	b.eq	410060 <_obstack_memory_used@@Base+0x341c>  // b.none
  410054:	mov	w1, #0xa                   	// #10
  410058:	ldr	x0, [x29, #112]
  41005c:	bl	412d84 <argp_failure@@Base+0x2948>
  410060:	ldr	x2, [x29, #112]
  410064:	ldr	x1, [x29, #48]
  410068:	ldr	x0, [x29, #128]
  41006c:	bl	40efbc <_obstack_memory_used@@Base+0x2378>
  410070:	mov	w0, #0x1                   	// #1
  410074:	str	w0, [x29, #140]
  410078:	ldr	w0, [x29, #36]
  41007c:	and	w0, w0, #0x20
  410080:	cmp	w0, #0x0
  410084:	b.eq	4100b4 <_obstack_memory_used@@Base+0x3470>  // b.none
  410088:	ldr	x5, [x29, #112]
  41008c:	mov	w4, #0x0                   	// #0
  410090:	ldr	w3, [x29, #140]
  410094:	mov	w2, #0x1                   	// #1
  410098:	ldr	x1, [x29, #48]
  41009c:	ldr	x0, [x29, #56]
  4100a0:	bl	40f9cc <_obstack_memory_used@@Base+0x2d88>
  4100a4:	mov	w1, w0
  4100a8:	ldr	w0, [x29, #140]
  4100ac:	orr	w0, w0, w1
  4100b0:	str	w0, [x29, #140]
  4100b4:	ldr	w0, [x29, #36]
  4100b8:	and	w0, w0, #0x40
  4100bc:	cmp	w0, #0x0
  4100c0:	b.eq	410118 <_obstack_memory_used@@Base+0x34d4>  // b.none
  4100c4:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  4100c8:	add	x0, x0, #0x6d8
  4100cc:	ldr	x0, [x0]
  4100d0:	cmp	x0, #0x0
  4100d4:	b.eq	410118 <_obstack_memory_used@@Base+0x34d4>  // b.none
  4100d8:	ldr	w0, [x29, #140]
  4100dc:	cmp	w0, #0x0
  4100e0:	b.eq	4100f0 <_obstack_memory_used@@Base+0x34ac>  // b.none
  4100e4:	mov	w1, #0xa                   	// #10
  4100e8:	ldr	x0, [x29, #112]
  4100ec:	bl	412d84 <argp_failure@@Base+0x2948>
  4100f0:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  4100f4:	add	x0, x0, #0x6d8
  4100f8:	ldr	x0, [x0]
  4100fc:	mov	x2, x0
  410100:	adrp	x0, 416000 <argp_failure@@Base+0x5bc4>
  410104:	add	x1, x0, #0x6d0
  410108:	ldr	x0, [x29, #112]
  41010c:	bl	412b58 <argp_failure@@Base+0x271c>
  410110:	mov	w0, #0x1                   	// #1
  410114:	str	w0, [x29, #140]
  410118:	ldr	x0, [x29, #40]
  41011c:	bl	401c90 <funlockfile@plt>
  410120:	ldr	x0, [x29, #128]
  410124:	cmp	x0, #0x0
  410128:	b.eq	410134 <_obstack_memory_used@@Base+0x34f0>  // b.none
  41012c:	ldr	x0, [x29, #128]
  410130:	bl	40d6d4 <_obstack_memory_used@@Base+0xa90>
  410134:	ldr	x0, [x29, #112]
  410138:	bl	412068 <argp_failure@@Base+0x1c2c>
  41013c:	b	410144 <_obstack_memory_used@@Base+0x3500>
  410140:	nop
  410144:	mov	sp, x29
  410148:	ldp	x29, x30, [sp], #144
  41014c:	ret

0000000000410150 <argp_help@@Base>:
  410150:	stp	x29, x30, [sp, #-144]!
  410154:	mov	x29, sp
  410158:	str	x0, [sp, #40]
  41015c:	str	x1, [sp, #32]
  410160:	str	w2, [sp, #28]
  410164:	str	x3, [sp, #16]
  410168:	add	x0, sp, #0x30
  41016c:	mov	x2, #0x60                  	// #96
  410170:	mov	w1, #0x0                   	// #0
  410174:	bl	401cc0 <memset@plt>
  410178:	ldr	x0, [sp, #40]
  41017c:	str	x0, [sp, #48]
  410180:	add	x0, sp, #0x30
  410184:	ldr	x4, [sp, #16]
  410188:	ldr	w3, [sp, #28]
  41018c:	ldr	x2, [sp, #32]
  410190:	mov	x1, x0
  410194:	ldr	x0, [sp, #40]
  410198:	bl	40fd38 <_obstack_memory_used@@Base+0x30f4>
  41019c:	nop
  4101a0:	ldp	x29, x30, [sp], #144
  4101a4:	ret

00000000004101a8 <argp_state_help@@Base>:
  4101a8:	stp	x29, x30, [sp, #-48]!
  4101ac:	mov	x29, sp
  4101b0:	str	x0, [sp, #40]
  4101b4:	str	x1, [sp, #32]
  4101b8:	str	w2, [sp, #28]
  4101bc:	ldr	x0, [sp, #40]
  4101c0:	cmp	x0, #0x0
  4101c4:	b.eq	4101dc <argp_state_help@@Base+0x34>  // b.none
  4101c8:	ldr	x0, [sp, #40]
  4101cc:	ldr	w0, [x0, #28]
  4101d0:	and	w0, w0, #0x2
  4101d4:	cmp	w0, #0x0
  4101d8:	b.ne	4102c4 <argp_state_help@@Base+0x11c>  // b.any
  4101dc:	ldr	x0, [sp, #32]
  4101e0:	cmp	x0, #0x0
  4101e4:	b.eq	4102c4 <argp_state_help@@Base+0x11c>  // b.none
  4101e8:	ldr	x0, [sp, #40]
  4101ec:	cmp	x0, #0x0
  4101f0:	b.eq	410214 <argp_state_help@@Base+0x6c>  // b.none
  4101f4:	ldr	x0, [sp, #40]
  4101f8:	ldr	w0, [x0, #28]
  4101fc:	and	w0, w0, #0x40
  410200:	cmp	w0, #0x0
  410204:	b.eq	410214 <argp_state_help@@Base+0x6c>  // b.none
  410208:	ldr	w0, [sp, #28]
  41020c:	orr	w0, w0, #0x80
  410210:	str	w0, [sp, #28]
  410214:	ldr	x0, [sp, #40]
  410218:	cmp	x0, #0x0
  41021c:	b.eq	41022c <argp_state_help@@Base+0x84>  // b.none
  410220:	ldr	x0, [sp, #40]
  410224:	ldr	x5, [x0]
  410228:	b	410230 <argp_state_help@@Base+0x88>
  41022c:	mov	x5, #0x0                   	// #0
  410230:	ldr	x0, [sp, #40]
  410234:	cmp	x0, #0x0
  410238:	b.eq	410248 <argp_state_help@@Base+0xa0>  // b.none
  41023c:	ldr	x0, [sp, #40]
  410240:	ldr	x0, [x0, #64]
  410244:	b	410254 <argp_state_help@@Base+0xac>
  410248:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  41024c:	add	x0, x0, #0x518
  410250:	ldr	x0, [x0]
  410254:	mov	x4, x0
  410258:	ldr	w3, [sp, #28]
  41025c:	ldr	x2, [sp, #32]
  410260:	ldr	x1, [sp, #40]
  410264:	mov	x0, x5
  410268:	bl	40fd38 <_obstack_memory_used@@Base+0x30f4>
  41026c:	ldr	x0, [sp, #40]
  410270:	cmp	x0, #0x0
  410274:	b.eq	41028c <argp_state_help@@Base+0xe4>  // b.none
  410278:	ldr	x0, [sp, #40]
  41027c:	ldr	w0, [x0, #28]
  410280:	and	w0, w0, #0x20
  410284:	cmp	w0, #0x0
  410288:	b.ne	4102c4 <argp_state_help@@Base+0x11c>  // b.any
  41028c:	ldr	w0, [sp, #28]
  410290:	and	w0, w0, #0x100
  410294:	cmp	w0, #0x0
  410298:	b.eq	4102ac <argp_state_help@@Base+0x104>  // b.none
  41029c:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  4102a0:	add	x0, x0, #0x4f8
  4102a4:	ldr	w0, [x0]
  4102a8:	bl	401bb0 <exit@plt>
  4102ac:	ldr	w0, [sp, #28]
  4102b0:	and	w0, w0, #0x200
  4102b4:	cmp	w0, #0x0
  4102b8:	b.eq	4102c4 <argp_state_help@@Base+0x11c>  // b.none
  4102bc:	mov	w0, #0x0                   	// #0
  4102c0:	bl	401bb0 <exit@plt>
  4102c4:	nop
  4102c8:	ldp	x29, x30, [sp], #48
  4102cc:	ret

00000000004102d0 <argp_error@@Base>:
  4102d0:	stp	x29, x30, [sp, #-288]!
  4102d4:	mov	x29, sp
  4102d8:	str	x0, [sp, #56]
  4102dc:	str	x1, [sp, #48]
  4102e0:	str	x2, [sp, #240]
  4102e4:	str	x3, [sp, #248]
  4102e8:	str	x4, [sp, #256]
  4102ec:	str	x5, [sp, #264]
  4102f0:	str	x6, [sp, #272]
  4102f4:	str	x7, [sp, #280]
  4102f8:	str	q0, [sp, #112]
  4102fc:	str	q1, [sp, #128]
  410300:	str	q2, [sp, #144]
  410304:	str	q3, [sp, #160]
  410308:	str	q4, [sp, #176]
  41030c:	str	q5, [sp, #192]
  410310:	str	q6, [sp, #208]
  410314:	str	q7, [sp, #224]
  410318:	ldr	x0, [sp, #56]
  41031c:	cmp	x0, #0x0
  410320:	b.eq	410338 <argp_error@@Base+0x68>  // b.none
  410324:	ldr	x0, [sp, #56]
  410328:	ldr	w0, [x0, #28]
  41032c:	and	w0, w0, #0x2
  410330:	cmp	w0, #0x0
  410334:	b.ne	410430 <argp_error@@Base+0x160>  // b.any
  410338:	ldr	x0, [sp, #56]
  41033c:	cmp	x0, #0x0
  410340:	b.eq	410350 <argp_error@@Base+0x80>  // b.none
  410344:	ldr	x0, [sp, #56]
  410348:	ldr	x0, [x0, #72]
  41034c:	b	41035c <argp_error@@Base+0x8c>
  410350:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  410354:	add	x0, x0, #0x508
  410358:	ldr	x0, [x0]
  41035c:	str	x0, [sp, #104]
  410360:	ldr	x0, [sp, #104]
  410364:	cmp	x0, #0x0
  410368:	b.eq	410430 <argp_error@@Base+0x160>  // b.none
  41036c:	ldr	x0, [sp, #104]
  410370:	bl	401bd0 <flockfile@plt>
  410374:	add	x0, sp, #0x120
  410378:	str	x0, [sp, #72]
  41037c:	add	x0, sp, #0x120
  410380:	str	x0, [sp, #80]
  410384:	add	x0, sp, #0xf0
  410388:	str	x0, [sp, #88]
  41038c:	mov	w0, #0xffffffd0            	// #-48
  410390:	str	w0, [sp, #96]
  410394:	mov	w0, #0xffffff80            	// #-128
  410398:	str	w0, [sp, #100]
  41039c:	ldr	x0, [sp, #56]
  4103a0:	cmp	x0, #0x0
  4103a4:	b.eq	4103b4 <argp_error@@Base+0xe4>  // b.none
  4103a8:	ldr	x0, [sp, #56]
  4103ac:	ldr	x0, [x0, #64]
  4103b0:	b	4103c0 <argp_error@@Base+0xf0>
  4103b4:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  4103b8:	add	x0, x0, #0x518
  4103bc:	ldr	x0, [x0]
  4103c0:	ldr	x1, [sp, #104]
  4103c4:	bl	401ef0 <fputs_unlocked@plt>
  4103c8:	ldr	x1, [sp, #104]
  4103cc:	mov	w0, #0x3a                  	// #58
  4103d0:	bl	401c40 <putc_unlocked@plt>
  4103d4:	ldr	x1, [sp, #104]
  4103d8:	mov	w0, #0x20                  	// #32
  4103dc:	bl	401c40 <putc_unlocked@plt>
  4103e0:	add	x2, sp, #0x10
  4103e4:	add	x3, sp, #0x48
  4103e8:	ldp	x0, x1, [x3]
  4103ec:	stp	x0, x1, [x2]
  4103f0:	ldp	x0, x1, [x3, #16]
  4103f4:	stp	x0, x1, [x2, #16]
  4103f8:	add	x0, sp, #0x10
  4103fc:	mov	x2, x0
  410400:	ldr	x1, [sp, #48]
  410404:	ldr	x0, [sp, #104]
  410408:	bl	401f10 <vfprintf@plt>
  41040c:	ldr	x1, [sp, #104]
  410410:	mov	w0, #0xa                   	// #10
  410414:	bl	401c40 <putc_unlocked@plt>
  410418:	mov	w2, #0x104                 	// #260
  41041c:	ldr	x1, [sp, #104]
  410420:	ldr	x0, [sp, #56]
  410424:	bl	4101a8 <argp_state_help@@Base>
  410428:	ldr	x0, [sp, #104]
  41042c:	bl	401c90 <funlockfile@plt>
  410430:	nop
  410434:	ldp	x29, x30, [sp], #288
  410438:	ret

000000000041043c <argp_failure@@Base>:
  41043c:	stp	x29, x30, [sp, #-464]!
  410440:	mov	x29, sp
  410444:	str	x0, [sp, #72]
  410448:	str	w1, [sp, #68]
  41044c:	str	w2, [sp, #64]
  410450:	str	x3, [sp, #56]
  410454:	str	x4, [sp, #432]
  410458:	str	x5, [sp, #440]
  41045c:	str	x6, [sp, #448]
  410460:	str	x7, [sp, #456]
  410464:	str	q0, [sp, #304]
  410468:	str	q1, [sp, #320]
  41046c:	str	q2, [sp, #336]
  410470:	str	q3, [sp, #352]
  410474:	str	q4, [sp, #368]
  410478:	str	q5, [sp, #384]
  41047c:	str	q6, [sp, #400]
  410480:	str	q7, [sp, #416]
  410484:	ldr	x0, [sp, #72]
  410488:	cmp	x0, #0x0
  41048c:	b.eq	4104a4 <argp_failure@@Base+0x68>  // b.none
  410490:	ldr	x0, [sp, #72]
  410494:	ldr	w0, [x0, #28]
  410498:	and	w0, w0, #0x2
  41049c:	cmp	w0, #0x0
  4104a0:	b.ne	410648 <argp_failure@@Base+0x20c>  // b.any
  4104a4:	ldr	x0, [sp, #72]
  4104a8:	cmp	x0, #0x0
  4104ac:	b.eq	4104bc <argp_failure@@Base+0x80>  // b.none
  4104b0:	ldr	x0, [sp, #72]
  4104b4:	ldr	x0, [x0, #72]
  4104b8:	b	4104c8 <argp_failure@@Base+0x8c>
  4104bc:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  4104c0:	add	x0, x0, #0x508
  4104c4:	ldr	x0, [x0]
  4104c8:	str	x0, [sp, #288]
  4104cc:	ldr	x0, [sp, #288]
  4104d0:	cmp	x0, #0x0
  4104d4:	b.eq	410648 <argp_failure@@Base+0x20c>  // b.none
  4104d8:	ldr	x0, [sp, #288]
  4104dc:	bl	401bd0 <flockfile@plt>
  4104e0:	ldr	x0, [sp, #72]
  4104e4:	cmp	x0, #0x0
  4104e8:	b.eq	4104f8 <argp_failure@@Base+0xbc>  // b.none
  4104ec:	ldr	x0, [sp, #72]
  4104f0:	ldr	x0, [x0, #64]
  4104f4:	b	410504 <argp_failure@@Base+0xc8>
  4104f8:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  4104fc:	add	x0, x0, #0x518
  410500:	ldr	x0, [x0]
  410504:	ldr	x1, [sp, #288]
  410508:	bl	401ef0 <fputs_unlocked@plt>
  41050c:	ldr	x0, [sp, #56]
  410510:	cmp	x0, #0x0
  410514:	b.eq	410584 <argp_failure@@Base+0x148>  // b.none
  410518:	add	x0, sp, #0x1d0
  41051c:	str	x0, [sp, #88]
  410520:	add	x0, sp, #0x1d0
  410524:	str	x0, [sp, #96]
  410528:	add	x0, sp, #0x1b0
  41052c:	str	x0, [sp, #104]
  410530:	mov	w0, #0xffffffe0            	// #-32
  410534:	str	w0, [sp, #112]
  410538:	mov	w0, #0xffffff80            	// #-128
  41053c:	str	w0, [sp, #116]
  410540:	ldr	x1, [sp, #288]
  410544:	mov	w0, #0x3a                  	// #58
  410548:	bl	401c40 <putc_unlocked@plt>
  41054c:	ldr	x1, [sp, #288]
  410550:	mov	w0, #0x20                  	// #32
  410554:	bl	401c40 <putc_unlocked@plt>
  410558:	add	x2, sp, #0x10
  41055c:	add	x3, sp, #0x58
  410560:	ldp	x0, x1, [x3]
  410564:	stp	x0, x1, [x2]
  410568:	ldp	x0, x1, [x3, #16]
  41056c:	stp	x0, x1, [x2, #16]
  410570:	add	x0, sp, #0x10
  410574:	mov	x2, x0
  410578:	ldr	x1, [sp, #56]
  41057c:	ldr	x0, [sp, #288]
  410580:	bl	401f10 <vfprintf@plt>
  410584:	ldr	w0, [sp, #64]
  410588:	cmp	w0, #0x0
  41058c:	b.eq	410600 <argp_failure@@Base+0x1c4>  // b.none
  410590:	str	xzr, [sp, #296]
  410594:	ldr	x1, [sp, #288]
  410598:	mov	w0, #0x3a                  	// #58
  41059c:	bl	401c40 <putc_unlocked@plt>
  4105a0:	ldr	x1, [sp, #288]
  4105a4:	mov	w0, #0x20                  	// #32
  4105a8:	bl	401c40 <putc_unlocked@plt>
  4105ac:	add	x0, sp, #0x58
  4105b0:	mov	x2, #0xc8                  	// #200
  4105b4:	mov	x1, x0
  4105b8:	ldr	w0, [sp, #64]
  4105bc:	bl	401ce0 <strerror_r@plt>
  4105c0:	str	x0, [sp, #296]
  4105c4:	ldr	x0, [sp, #296]
  4105c8:	cmp	x0, #0x0
  4105cc:	b.ne	4105f4 <argp_failure@@Base+0x1b8>  // b.any
  4105d0:	ldr	w0, [sp, #64]
  4105d4:	bl	401d30 <strerror@plt>
  4105d8:	str	x0, [sp, #296]
  4105dc:	ldr	x0, [sp, #296]
  4105e0:	cmp	x0, #0x0
  4105e4:	b.ne	4105f4 <argp_failure@@Base+0x1b8>  // b.any
  4105e8:	adrp	x0, 416000 <argp_failure@@Base+0x5bc4>
  4105ec:	add	x0, x0, #0x6e8
  4105f0:	str	x0, [sp, #296]
  4105f4:	ldr	x1, [sp, #288]
  4105f8:	ldr	x0, [sp, #296]
  4105fc:	bl	401ba0 <fputs@plt>
  410600:	ldr	x1, [sp, #288]
  410604:	mov	w0, #0xa                   	// #10
  410608:	bl	401c40 <putc_unlocked@plt>
  41060c:	ldr	x0, [sp, #288]
  410610:	bl	401c90 <funlockfile@plt>
  410614:	ldr	w0, [sp, #68]
  410618:	cmp	w0, #0x0
  41061c:	b.eq	410648 <argp_failure@@Base+0x20c>  // b.none
  410620:	ldr	x0, [sp, #72]
  410624:	cmp	x0, #0x0
  410628:	b.eq	410640 <argp_failure@@Base+0x204>  // b.none
  41062c:	ldr	x0, [sp, #72]
  410630:	ldr	w0, [x0, #28]
  410634:	and	w0, w0, #0x20
  410638:	cmp	w0, #0x0
  41063c:	b.ne	410648 <argp_failure@@Base+0x20c>  // b.any
  410640:	ldr	w0, [sp, #68]
  410644:	bl	401bb0 <exit@plt>
  410648:	nop
  41064c:	ldp	x29, x30, [sp], #464
  410650:	ret
  410654:	str	x19, [sp, #-64]!
  410658:	str	x0, [sp, #24]
  41065c:	str	x1, [sp, #16]
  410660:	ldr	x0, [sp, #16]
  410664:	ldr	w0, [x0, #48]
  410668:	str	w0, [sp, #60]
  41066c:	ldr	x0, [sp, #16]
  410670:	ldr	w0, [x0, #52]
  410674:	str	w0, [sp, #52]
  410678:	ldr	x0, [sp, #16]
  41067c:	ldr	w0, [x0]
  410680:	str	w0, [sp, #56]
  410684:	b	41082c <argp_failure@@Base+0x3f0>
  410688:	ldr	w1, [sp, #56]
  41068c:	ldr	w0, [sp, #52]
  410690:	sub	w1, w1, w0
  410694:	ldr	w2, [sp, #52]
  410698:	ldr	w0, [sp, #60]
  41069c:	sub	w0, w2, w0
  4106a0:	cmp	w1, w0
  4106a4:	b.le	41077c <argp_failure@@Base+0x340>
  4106a8:	ldr	w1, [sp, #52]
  4106ac:	ldr	w0, [sp, #60]
  4106b0:	sub	w0, w1, w0
  4106b4:	str	w0, [sp, #36]
  4106b8:	mov	w19, #0x0                   	// #0
  4106bc:	b	41075c <argp_failure@@Base+0x320>
  4106c0:	ldr	w0, [sp, #60]
  4106c4:	add	w0, w19, w0
  4106c8:	sxtw	x0, w0
  4106cc:	lsl	x0, x0, #3
  4106d0:	ldr	x1, [sp, #24]
  4106d4:	add	x0, x1, x0
  4106d8:	ldr	x0, [x0]
  4106dc:	str	x0, [sp, #40]
  4106e0:	ldr	w1, [sp, #52]
  4106e4:	ldr	w0, [sp, #60]
  4106e8:	sub	w0, w1, w0
  4106ec:	ldr	w1, [sp, #56]
  4106f0:	sub	w0, w1, w0
  4106f4:	add	w0, w19, w0
  4106f8:	sxtw	x0, w0
  4106fc:	lsl	x0, x0, #3
  410700:	ldr	x1, [sp, #24]
  410704:	add	x1, x1, x0
  410708:	ldr	w0, [sp, #60]
  41070c:	add	w0, w19, w0
  410710:	sxtw	x0, w0
  410714:	lsl	x0, x0, #3
  410718:	ldr	x2, [sp, #24]
  41071c:	add	x0, x2, x0
  410720:	ldr	x1, [x1]
  410724:	str	x1, [x0]
  410728:	ldr	w1, [sp, #52]
  41072c:	ldr	w0, [sp, #60]
  410730:	sub	w0, w1, w0
  410734:	ldr	w1, [sp, #56]
  410738:	sub	w0, w1, w0
  41073c:	add	w0, w19, w0
  410740:	sxtw	x0, w0
  410744:	lsl	x0, x0, #3
  410748:	ldr	x1, [sp, #24]
  41074c:	add	x0, x1, x0
  410750:	ldr	x1, [sp, #40]
  410754:	str	x1, [x0]
  410758:	add	w19, w19, #0x1
  41075c:	ldr	w0, [sp, #36]
  410760:	cmp	w19, w0
  410764:	b.lt	4106c0 <argp_failure@@Base+0x284>  // b.tstop
  410768:	ldr	w1, [sp, #56]
  41076c:	ldr	w0, [sp, #36]
  410770:	sub	w0, w1, w0
  410774:	str	w0, [sp, #56]
  410778:	b	41082c <argp_failure@@Base+0x3f0>
  41077c:	ldr	w1, [sp, #56]
  410780:	ldr	w0, [sp, #52]
  410784:	sub	w0, w1, w0
  410788:	str	w0, [sp, #48]
  41078c:	mov	w19, #0x0                   	// #0
  410790:	b	410810 <argp_failure@@Base+0x3d4>
  410794:	ldr	w0, [sp, #60]
  410798:	add	w0, w19, w0
  41079c:	sxtw	x0, w0
  4107a0:	lsl	x0, x0, #3
  4107a4:	ldr	x1, [sp, #24]
  4107a8:	add	x0, x1, x0
  4107ac:	ldr	x0, [x0]
  4107b0:	str	x0, [sp, #40]
  4107b4:	ldr	w0, [sp, #52]
  4107b8:	add	w0, w19, w0
  4107bc:	sxtw	x0, w0
  4107c0:	lsl	x0, x0, #3
  4107c4:	ldr	x1, [sp, #24]
  4107c8:	add	x1, x1, x0
  4107cc:	ldr	w0, [sp, #60]
  4107d0:	add	w0, w19, w0
  4107d4:	sxtw	x0, w0
  4107d8:	lsl	x0, x0, #3
  4107dc:	ldr	x2, [sp, #24]
  4107e0:	add	x0, x2, x0
  4107e4:	ldr	x1, [x1]
  4107e8:	str	x1, [x0]
  4107ec:	ldr	w0, [sp, #52]
  4107f0:	add	w0, w19, w0
  4107f4:	sxtw	x0, w0
  4107f8:	lsl	x0, x0, #3
  4107fc:	ldr	x1, [sp, #24]
  410800:	add	x0, x1, x0
  410804:	ldr	x1, [sp, #40]
  410808:	str	x1, [x0]
  41080c:	add	w19, w19, #0x1
  410810:	ldr	w0, [sp, #48]
  410814:	cmp	w19, w0
  410818:	b.lt	410794 <argp_failure@@Base+0x358>  // b.tstop
  41081c:	ldr	w1, [sp, #60]
  410820:	ldr	w0, [sp, #48]
  410824:	add	w0, w1, w0
  410828:	str	w0, [sp, #60]
  41082c:	ldr	w1, [sp, #56]
  410830:	ldr	w0, [sp, #52]
  410834:	cmp	w1, w0
  410838:	b.le	41084c <argp_failure@@Base+0x410>
  41083c:	ldr	w1, [sp, #52]
  410840:	ldr	w0, [sp, #60]
  410844:	cmp	w1, w0
  410848:	b.gt	410688 <argp_failure@@Base+0x24c>
  41084c:	ldr	x0, [sp, #16]
  410850:	ldr	w1, [x0, #48]
  410854:	ldr	x0, [sp, #16]
  410858:	ldr	w2, [x0]
  41085c:	ldr	x0, [sp, #16]
  410860:	ldr	w0, [x0, #52]
  410864:	sub	w0, w2, w0
  410868:	add	w1, w1, w0
  41086c:	ldr	x0, [sp, #16]
  410870:	str	w1, [x0, #48]
  410874:	ldr	x0, [sp, #16]
  410878:	ldr	w1, [x0]
  41087c:	ldr	x0, [sp, #16]
  410880:	str	w1, [x0, #52]
  410884:	nop
  410888:	ldr	x19, [sp], #64
  41088c:	ret
  410890:	stp	x29, x30, [sp, #-48]!
  410894:	mov	x29, sp
  410898:	str	w0, [sp, #44]
  41089c:	str	x1, [sp, #32]
  4108a0:	str	x2, [sp, #24]
  4108a4:	str	x3, [sp, #16]
  4108a8:	str	w4, [sp, #40]
  4108ac:	ldr	x0, [sp, #16]
  4108b0:	ldr	w1, [x0]
  4108b4:	ldr	x0, [sp, #16]
  4108b8:	str	w1, [x0, #52]
  4108bc:	ldr	x0, [sp, #16]
  4108c0:	ldr	w1, [x0, #52]
  4108c4:	ldr	x0, [sp, #16]
  4108c8:	str	w1, [x0, #48]
  4108cc:	ldr	x0, [sp, #16]
  4108d0:	str	xzr, [x0, #32]
  4108d4:	ldr	w0, [sp, #40]
  4108d8:	cmp	w0, #0x0
  4108dc:	b.ne	4108f4 <argp_failure@@Base+0x4b8>  // b.any
  4108e0:	adrp	x0, 416000 <argp_failure@@Base+0x5bc4>
  4108e4:	add	x0, x0, #0x720
  4108e8:	bl	401f60 <getenv@plt>
  4108ec:	cmp	x0, #0x0
  4108f0:	b.eq	4108fc <argp_failure@@Base+0x4c0>  // b.none
  4108f4:	mov	w0, #0x1                   	// #1
  4108f8:	b	410900 <argp_failure@@Base+0x4c4>
  4108fc:	mov	w0, #0x0                   	// #0
  410900:	ldr	x1, [sp, #16]
  410904:	str	w0, [x1, #44]
  410908:	ldr	x0, [sp, #24]
  41090c:	ldrb	w0, [x0]
  410910:	cmp	w0, #0x2d
  410914:	b.ne	410934 <argp_failure@@Base+0x4f8>  // b.any
  410918:	ldr	x0, [sp, #16]
  41091c:	mov	w1, #0x2                   	// #2
  410920:	str	w1, [x0, #40]
  410924:	ldr	x0, [sp, #24]
  410928:	add	x0, x0, #0x1
  41092c:	str	x0, [sp, #24]
  410930:	b	410984 <argp_failure@@Base+0x548>
  410934:	ldr	x0, [sp, #24]
  410938:	ldrb	w0, [x0]
  41093c:	cmp	w0, #0x2b
  410940:	b.ne	41095c <argp_failure@@Base+0x520>  // b.any
  410944:	ldr	x0, [sp, #16]
  410948:	str	wzr, [x0, #40]
  41094c:	ldr	x0, [sp, #24]
  410950:	add	x0, x0, #0x1
  410954:	str	x0, [sp, #24]
  410958:	b	410984 <argp_failure@@Base+0x548>
  41095c:	ldr	x0, [sp, #16]
  410960:	ldr	w0, [x0, #44]
  410964:	cmp	w0, #0x0
  410968:	b.eq	410978 <argp_failure@@Base+0x53c>  // b.none
  41096c:	ldr	x0, [sp, #16]
  410970:	str	wzr, [x0, #40]
  410974:	b	410984 <argp_failure@@Base+0x548>
  410978:	ldr	x0, [sp, #16]
  41097c:	mov	w1, #0x1                   	// #1
  410980:	str	w1, [x0, #40]
  410984:	ldr	x0, [sp, #24]
  410988:	ldp	x29, x30, [sp], #48
  41098c:	ret
  410990:	stp	x29, x30, [sp, #-272]!
  410994:	mov	x29, sp
  410998:	str	x19, [sp, #16]
  41099c:	str	w0, [sp, #92]
  4109a0:	str	x1, [sp, #80]
  4109a4:	str	x2, [sp, #72]
  4109a8:	str	x3, [sp, #64]
  4109ac:	str	x4, [sp, #56]
  4109b0:	str	w5, [sp, #88]
  4109b4:	str	x6, [sp, #48]
  4109b8:	str	w7, [sp, #44]
  4109bc:	ldr	x0, [sp, #48]
  4109c0:	ldr	w0, [x0, #4]
  4109c4:	str	w0, [sp, #268]
  4109c8:	ldr	w0, [sp, #92]
  4109cc:	cmp	w0, #0x0
  4109d0:	b.gt	4109dc <argp_failure@@Base+0x5a0>
  4109d4:	mov	w0, #0xffffffff            	// #-1
  4109d8:	b	411e78 <argp_failure@@Base+0x1a3c>
  4109dc:	ldr	x0, [sp, #48]
  4109e0:	str	xzr, [x0, #16]
  4109e4:	ldr	x0, [sp, #48]
  4109e8:	ldr	w0, [x0]
  4109ec:	cmp	w0, #0x0
  4109f0:	b.eq	410a04 <argp_failure@@Base+0x5c8>  // b.none
  4109f4:	ldr	x0, [sp, #48]
  4109f8:	ldr	w0, [x0, #24]
  4109fc:	cmp	w0, #0x0
  410a00:	b.ne	410a4c <argp_failure@@Base+0x610>  // b.any
  410a04:	ldr	x0, [sp, #48]
  410a08:	ldr	w0, [x0]
  410a0c:	cmp	w0, #0x0
  410a10:	b.ne	410a20 <argp_failure@@Base+0x5e4>  // b.any
  410a14:	ldr	x0, [sp, #48]
  410a18:	mov	w1, #0x1                   	// #1
  410a1c:	str	w1, [x0]
  410a20:	ldr	w4, [sp, #44]
  410a24:	ldr	x3, [sp, #48]
  410a28:	ldr	x2, [sp, #72]
  410a2c:	ldr	x1, [sp, #80]
  410a30:	ldr	w0, [sp, #92]
  410a34:	bl	410890 <argp_failure@@Base+0x454>
  410a38:	str	x0, [sp, #72]
  410a3c:	ldr	x0, [sp, #48]
  410a40:	mov	w1, #0x1                   	// #1
  410a44:	str	w1, [x0, #24]
  410a48:	b	410a78 <argp_failure@@Base+0x63c>
  410a4c:	ldr	x0, [sp, #72]
  410a50:	ldrb	w0, [x0]
  410a54:	cmp	w0, #0x2d
  410a58:	b.eq	410a6c <argp_failure@@Base+0x630>  // b.none
  410a5c:	ldr	x0, [sp, #72]
  410a60:	ldrb	w0, [x0]
  410a64:	cmp	w0, #0x2b
  410a68:	b.ne	410a78 <argp_failure@@Base+0x63c>  // b.any
  410a6c:	ldr	x0, [sp, #72]
  410a70:	add	x0, x0, #0x1
  410a74:	str	x0, [sp, #72]
  410a78:	ldr	x0, [sp, #72]
  410a7c:	ldrb	w0, [x0]
  410a80:	cmp	w0, #0x3a
  410a84:	b.ne	410a8c <argp_failure@@Base+0x650>  // b.any
  410a88:	str	wzr, [sp, #268]
  410a8c:	ldr	x0, [sp, #48]
  410a90:	ldr	x0, [x0, #32]
  410a94:	cmp	x0, #0x0
  410a98:	b.eq	410ab0 <argp_failure@@Base+0x674>  // b.none
  410a9c:	ldr	x0, [sp, #48]
  410aa0:	ldr	x0, [x0, #32]
  410aa4:	ldrb	w0, [x0]
  410aa8:	cmp	w0, #0x0
  410aac:	b.ne	410e40 <argp_failure@@Base+0xa04>  // b.any
  410ab0:	ldr	x0, [sp, #48]
  410ab4:	ldr	w1, [x0, #52]
  410ab8:	ldr	x0, [sp, #48]
  410abc:	ldr	w0, [x0]
  410ac0:	cmp	w1, w0
  410ac4:	b.le	410ad8 <argp_failure@@Base+0x69c>
  410ac8:	ldr	x0, [sp, #48]
  410acc:	ldr	w1, [x0]
  410ad0:	ldr	x0, [sp, #48]
  410ad4:	str	w1, [x0, #52]
  410ad8:	ldr	x0, [sp, #48]
  410adc:	ldr	w1, [x0, #48]
  410ae0:	ldr	x0, [sp, #48]
  410ae4:	ldr	w0, [x0]
  410ae8:	cmp	w1, w0
  410aec:	b.le	410b00 <argp_failure@@Base+0x6c4>
  410af0:	ldr	x0, [sp, #48]
  410af4:	ldr	w1, [x0]
  410af8:	ldr	x0, [sp, #48]
  410afc:	str	w1, [x0, #48]
  410b00:	ldr	x0, [sp, #48]
  410b04:	ldr	w0, [x0, #40]
  410b08:	cmp	w0, #0x1
  410b0c:	b.ne	410c08 <argp_failure@@Base+0x7cc>  // b.any
  410b10:	ldr	x0, [sp, #48]
  410b14:	ldr	w1, [x0, #48]
  410b18:	ldr	x0, [sp, #48]
  410b1c:	ldr	w0, [x0, #52]
  410b20:	cmp	w1, w0
  410b24:	b.eq	410b50 <argp_failure@@Base+0x714>  // b.none
  410b28:	ldr	x0, [sp, #48]
  410b2c:	ldr	w1, [x0, #52]
  410b30:	ldr	x0, [sp, #48]
  410b34:	ldr	w0, [x0]
  410b38:	cmp	w1, w0
  410b3c:	b.eq	410b50 <argp_failure@@Base+0x714>  // b.none
  410b40:	ldr	x1, [sp, #48]
  410b44:	ldr	x0, [sp, #80]
  410b48:	bl	410654 <argp_failure@@Base+0x218>
  410b4c:	b	410b78 <argp_failure@@Base+0x73c>
  410b50:	ldr	x0, [sp, #48]
  410b54:	ldr	w1, [x0, #52]
  410b58:	ldr	x0, [sp, #48]
  410b5c:	ldr	w0, [x0]
  410b60:	cmp	w1, w0
  410b64:	b.eq	410b90 <argp_failure@@Base+0x754>  // b.none
  410b68:	ldr	x0, [sp, #48]
  410b6c:	ldr	w1, [x0]
  410b70:	ldr	x0, [sp, #48]
  410b74:	str	w1, [x0, #48]
  410b78:	b	410b90 <argp_failure@@Base+0x754>
  410b7c:	ldr	x0, [sp, #48]
  410b80:	ldr	w0, [x0]
  410b84:	add	w1, w0, #0x1
  410b88:	ldr	x0, [sp, #48]
  410b8c:	str	w1, [x0]
  410b90:	ldr	x0, [sp, #48]
  410b94:	ldr	w0, [x0]
  410b98:	ldr	w1, [sp, #92]
  410b9c:	cmp	w1, w0
  410ba0:	b.le	410bf8 <argp_failure@@Base+0x7bc>
  410ba4:	ldr	x0, [sp, #48]
  410ba8:	ldr	w0, [x0]
  410bac:	sxtw	x0, w0
  410bb0:	lsl	x0, x0, #3
  410bb4:	ldr	x1, [sp, #80]
  410bb8:	add	x0, x1, x0
  410bbc:	ldr	x0, [x0]
  410bc0:	ldrb	w0, [x0]
  410bc4:	cmp	w0, #0x2d
  410bc8:	b.ne	410b7c <argp_failure@@Base+0x740>  // b.any
  410bcc:	ldr	x0, [sp, #48]
  410bd0:	ldr	w0, [x0]
  410bd4:	sxtw	x0, w0
  410bd8:	lsl	x0, x0, #3
  410bdc:	ldr	x1, [sp, #80]
  410be0:	add	x0, x1, x0
  410be4:	ldr	x0, [x0]
  410be8:	add	x0, x0, #0x1
  410bec:	ldrb	w0, [x0]
  410bf0:	cmp	w0, #0x0
  410bf4:	b.eq	410b7c <argp_failure@@Base+0x740>  // b.none
  410bf8:	ldr	x0, [sp, #48]
  410bfc:	ldr	w1, [x0]
  410c00:	ldr	x0, [sp, #48]
  410c04:	str	w1, [x0, #52]
  410c08:	ldr	x0, [sp, #48]
  410c0c:	ldr	w0, [x0]
  410c10:	ldr	w1, [sp, #92]
  410c14:	cmp	w1, w0
  410c18:	b.eq	410ce4 <argp_failure@@Base+0x8a8>  // b.none
  410c1c:	ldr	x0, [sp, #48]
  410c20:	ldr	w0, [x0]
  410c24:	sxtw	x0, w0
  410c28:	lsl	x0, x0, #3
  410c2c:	ldr	x1, [sp, #80]
  410c30:	add	x0, x1, x0
  410c34:	ldr	x2, [x0]
  410c38:	adrp	x0, 416000 <argp_failure@@Base+0x5bc4>
  410c3c:	add	x1, x0, #0x730
  410c40:	mov	x0, x2
  410c44:	bl	401d80 <strcmp@plt>
  410c48:	cmp	w0, #0x0
  410c4c:	b.ne	410ce4 <argp_failure@@Base+0x8a8>  // b.any
  410c50:	ldr	x0, [sp, #48]
  410c54:	ldr	w0, [x0]
  410c58:	add	w1, w0, #0x1
  410c5c:	ldr	x0, [sp, #48]
  410c60:	str	w1, [x0]
  410c64:	ldr	x0, [sp, #48]
  410c68:	ldr	w1, [x0, #48]
  410c6c:	ldr	x0, [sp, #48]
  410c70:	ldr	w0, [x0, #52]
  410c74:	cmp	w1, w0
  410c78:	b.eq	410ca4 <argp_failure@@Base+0x868>  // b.none
  410c7c:	ldr	x0, [sp, #48]
  410c80:	ldr	w1, [x0, #52]
  410c84:	ldr	x0, [sp, #48]
  410c88:	ldr	w0, [x0]
  410c8c:	cmp	w1, w0
  410c90:	b.eq	410ca4 <argp_failure@@Base+0x868>  // b.none
  410c94:	ldr	x1, [sp, #48]
  410c98:	ldr	x0, [sp, #80]
  410c9c:	bl	410654 <argp_failure@@Base+0x218>
  410ca0:	b	410ccc <argp_failure@@Base+0x890>
  410ca4:	ldr	x0, [sp, #48]
  410ca8:	ldr	w1, [x0, #48]
  410cac:	ldr	x0, [sp, #48]
  410cb0:	ldr	w0, [x0, #52]
  410cb4:	cmp	w1, w0
  410cb8:	b.ne	410ccc <argp_failure@@Base+0x890>  // b.any
  410cbc:	ldr	x0, [sp, #48]
  410cc0:	ldr	w1, [x0]
  410cc4:	ldr	x0, [sp, #48]
  410cc8:	str	w1, [x0, #48]
  410ccc:	ldr	x0, [sp, #48]
  410cd0:	ldr	w1, [sp, #92]
  410cd4:	str	w1, [x0, #52]
  410cd8:	ldr	x0, [sp, #48]
  410cdc:	ldr	w1, [sp, #92]
  410ce0:	str	w1, [x0]
  410ce4:	ldr	x0, [sp, #48]
  410ce8:	ldr	w0, [x0]
  410cec:	ldr	w1, [sp, #92]
  410cf0:	cmp	w1, w0
  410cf4:	b.ne	410d28 <argp_failure@@Base+0x8ec>  // b.any
  410cf8:	ldr	x0, [sp, #48]
  410cfc:	ldr	w1, [x0, #48]
  410d00:	ldr	x0, [sp, #48]
  410d04:	ldr	w0, [x0, #52]
  410d08:	cmp	w1, w0
  410d0c:	b.eq	410d20 <argp_failure@@Base+0x8e4>  // b.none
  410d10:	ldr	x0, [sp, #48]
  410d14:	ldr	w1, [x0, #48]
  410d18:	ldr	x0, [sp, #48]
  410d1c:	str	w1, [x0]
  410d20:	mov	w0, #0xffffffff            	// #-1
  410d24:	b	411e78 <argp_failure@@Base+0x1a3c>
  410d28:	ldr	x0, [sp, #48]
  410d2c:	ldr	w0, [x0]
  410d30:	sxtw	x0, w0
  410d34:	lsl	x0, x0, #3
  410d38:	ldr	x1, [sp, #80]
  410d3c:	add	x0, x1, x0
  410d40:	ldr	x0, [x0]
  410d44:	ldrb	w0, [x0]
  410d48:	cmp	w0, #0x2d
  410d4c:	b.ne	410d7c <argp_failure@@Base+0x940>  // b.any
  410d50:	ldr	x0, [sp, #48]
  410d54:	ldr	w0, [x0]
  410d58:	sxtw	x0, w0
  410d5c:	lsl	x0, x0, #3
  410d60:	ldr	x1, [sp, #80]
  410d64:	add	x0, x1, x0
  410d68:	ldr	x0, [x0]
  410d6c:	add	x0, x0, #0x1
  410d70:	ldrb	w0, [x0]
  410d74:	cmp	w0, #0x0
  410d78:	b.ne	410dcc <argp_failure@@Base+0x990>  // b.any
  410d7c:	ldr	x0, [sp, #48]
  410d80:	ldr	w0, [x0, #40]
  410d84:	cmp	w0, #0x0
  410d88:	b.ne	410d94 <argp_failure@@Base+0x958>  // b.any
  410d8c:	mov	w0, #0xffffffff            	// #-1
  410d90:	b	411e78 <argp_failure@@Base+0x1a3c>
  410d94:	ldr	x0, [sp, #48]
  410d98:	ldr	w0, [x0]
  410d9c:	add	w2, w0, #0x1
  410da0:	ldr	x1, [sp, #48]
  410da4:	str	w2, [x1]
  410da8:	sxtw	x0, w0
  410dac:	lsl	x0, x0, #3
  410db0:	ldr	x1, [sp, #80]
  410db4:	add	x0, x1, x0
  410db8:	ldr	x1, [x0]
  410dbc:	ldr	x0, [sp, #48]
  410dc0:	str	x1, [x0, #16]
  410dc4:	mov	w0, #0x1                   	// #1
  410dc8:	b	411e78 <argp_failure@@Base+0x1a3c>
  410dcc:	ldr	x0, [sp, #48]
  410dd0:	ldr	w0, [x0]
  410dd4:	sxtw	x0, w0
  410dd8:	lsl	x0, x0, #3
  410ddc:	ldr	x1, [sp, #80]
  410de0:	add	x0, x1, x0
  410de4:	ldr	x1, [x0]
  410de8:	ldr	x0, [sp, #64]
  410dec:	cmp	x0, #0x0
  410df0:	b.eq	410e28 <argp_failure@@Base+0x9ec>  // b.none
  410df4:	ldr	x0, [sp, #48]
  410df8:	ldr	w0, [x0]
  410dfc:	sxtw	x0, w0
  410e00:	lsl	x0, x0, #3
  410e04:	ldr	x2, [sp, #80]
  410e08:	add	x0, x2, x0
  410e0c:	ldr	x0, [x0]
  410e10:	add	x0, x0, #0x1
  410e14:	ldrb	w0, [x0]
  410e18:	cmp	w0, #0x2d
  410e1c:	b.ne	410e28 <argp_failure@@Base+0x9ec>  // b.any
  410e20:	mov	w0, #0x1                   	// #1
  410e24:	b	410e2c <argp_failure@@Base+0x9f0>
  410e28:	mov	w0, #0x0                   	// #0
  410e2c:	sxtw	x0, w0
  410e30:	add	x0, x0, #0x1
  410e34:	add	x1, x1, x0
  410e38:	ldr	x0, [sp, #48]
  410e3c:	str	x1, [x0, #32]
  410e40:	ldr	x0, [sp, #64]
  410e44:	cmp	x0, #0x0
  410e48:	b.eq	4116dc <argp_failure@@Base+0x12a0>  // b.none
  410e4c:	ldr	x0, [sp, #48]
  410e50:	ldr	w0, [x0]
  410e54:	sxtw	x0, w0
  410e58:	lsl	x0, x0, #3
  410e5c:	ldr	x1, [sp, #80]
  410e60:	add	x0, x1, x0
  410e64:	ldr	x0, [x0]
  410e68:	add	x0, x0, #0x1
  410e6c:	ldrb	w0, [x0]
  410e70:	cmp	w0, #0x2d
  410e74:	b.eq	410ee8 <argp_failure@@Base+0xaac>  // b.none
  410e78:	ldr	w0, [sp, #88]
  410e7c:	cmp	w0, #0x0
  410e80:	b.eq	4116dc <argp_failure@@Base+0x12a0>  // b.none
  410e84:	ldr	x0, [sp, #48]
  410e88:	ldr	w0, [x0]
  410e8c:	sxtw	x0, w0
  410e90:	lsl	x0, x0, #3
  410e94:	ldr	x1, [sp, #80]
  410e98:	add	x0, x1, x0
  410e9c:	ldr	x0, [x0]
  410ea0:	add	x0, x0, #0x2
  410ea4:	ldrb	w0, [x0]
  410ea8:	cmp	w0, #0x0
  410eac:	b.ne	410ee8 <argp_failure@@Base+0xaac>  // b.any
  410eb0:	ldr	x0, [sp, #48]
  410eb4:	ldr	w0, [x0]
  410eb8:	sxtw	x0, w0
  410ebc:	lsl	x0, x0, #3
  410ec0:	ldr	x1, [sp, #80]
  410ec4:	add	x0, x1, x0
  410ec8:	ldr	x0, [x0]
  410ecc:	add	x0, x0, #0x1
  410ed0:	ldrb	w0, [x0]
  410ed4:	mov	w1, w0
  410ed8:	ldr	x0, [sp, #72]
  410edc:	bl	401e10 <strchr@plt>
  410ee0:	cmp	x0, #0x0
  410ee4:	b.ne	4116dc <argp_failure@@Base+0x12a0>  // b.any
  410ee8:	str	xzr, [sp, #240]
  410eec:	str	xzr, [sp, #232]
  410ef0:	str	wzr, [sp, #228]
  410ef4:	str	wzr, [sp, #224]
  410ef8:	mov	w0, #0xffffffff            	// #-1
  410efc:	str	w0, [sp, #220]
  410f00:	ldr	x0, [sp, #48]
  410f04:	ldr	x0, [x0, #32]
  410f08:	str	x0, [sp, #256]
  410f0c:	b	410f1c <argp_failure@@Base+0xae0>
  410f10:	ldr	x0, [sp, #256]
  410f14:	add	x0, x0, #0x1
  410f18:	str	x0, [sp, #256]
  410f1c:	ldr	x0, [sp, #256]
  410f20:	ldrb	w0, [x0]
  410f24:	cmp	w0, #0x0
  410f28:	b.eq	410f3c <argp_failure@@Base+0xb00>  // b.none
  410f2c:	ldr	x0, [sp, #256]
  410f30:	ldrb	w0, [x0]
  410f34:	cmp	w0, #0x3d
  410f38:	b.ne	410f10 <argp_failure@@Base+0xad4>  // b.any
  410f3c:	ldr	x0, [sp, #48]
  410f40:	ldr	x0, [x0, #32]
  410f44:	ldr	x1, [sp, #256]
  410f48:	sub	x0, x1, x0
  410f4c:	str	w0, [sp, #164]
  410f50:	ldr	x0, [sp, #64]
  410f54:	str	x0, [sp, #248]
  410f58:	str	wzr, [sp, #216]
  410f5c:	b	4110d0 <argp_failure@@Base+0xc94>
  410f60:	ldr	x0, [sp, #248]
  410f64:	ldr	x3, [x0]
  410f68:	ldr	x0, [sp, #48]
  410f6c:	ldr	x0, [x0, #32]
  410f70:	ldr	w1, [sp, #164]
  410f74:	mov	x2, x1
  410f78:	mov	x1, x0
  410f7c:	mov	x0, x3
  410f80:	bl	401ca0 <strncmp@plt>
  410f84:	cmp	w0, #0x0
  410f88:	b.ne	4110b8 <argp_failure@@Base+0xc7c>  // b.any
  410f8c:	ldr	x0, [sp, #248]
  410f90:	ldr	x0, [x0]
  410f94:	bl	401b90 <strlen@plt>
  410f98:	mov	w1, w0
  410f9c:	ldr	w0, [sp, #164]
  410fa0:	cmp	w0, w1
  410fa4:	b.ne	410fc4 <argp_failure@@Base+0xb88>  // b.any
  410fa8:	ldr	x0, [sp, #248]
  410fac:	str	x0, [sp, #240]
  410fb0:	ldr	w0, [sp, #216]
  410fb4:	str	w0, [sp, #220]
  410fb8:	mov	w0, #0x1                   	// #1
  410fbc:	str	w0, [sp, #228]
  410fc0:	b	4110e0 <argp_failure@@Base+0xca4>
  410fc4:	ldr	x0, [sp, #240]
  410fc8:	cmp	x0, #0x0
  410fcc:	b.ne	410fe4 <argp_failure@@Base+0xba8>  // b.any
  410fd0:	ldr	x0, [sp, #248]
  410fd4:	str	x0, [sp, #240]
  410fd8:	ldr	w0, [sp, #216]
  410fdc:	str	w0, [sp, #220]
  410fe0:	b	4110b8 <argp_failure@@Base+0xc7c>
  410fe4:	ldr	w0, [sp, #224]
  410fe8:	cmp	w0, #0x0
  410fec:	b.ne	4110b8 <argp_failure@@Base+0xc7c>  // b.any
  410ff0:	ldr	w0, [sp, #88]
  410ff4:	cmp	w0, #0x0
  410ff8:	b.ne	411044 <argp_failure@@Base+0xc08>  // b.any
  410ffc:	ldr	x0, [sp, #240]
  411000:	ldr	w1, [x0, #8]
  411004:	ldr	x0, [sp, #248]
  411008:	ldr	w0, [x0, #8]
  41100c:	cmp	w1, w0
  411010:	b.ne	411044 <argp_failure@@Base+0xc08>  // b.any
  411014:	ldr	x0, [sp, #240]
  411018:	ldr	x1, [x0, #16]
  41101c:	ldr	x0, [sp, #248]
  411020:	ldr	x0, [x0, #16]
  411024:	cmp	x1, x0
  411028:	b.ne	411044 <argp_failure@@Base+0xc08>  // b.any
  41102c:	ldr	x0, [sp, #240]
  411030:	ldr	w1, [x0, #24]
  411034:	ldr	x0, [sp, #248]
  411038:	ldr	w0, [x0, #24]
  41103c:	cmp	w1, w0
  411040:	b.eq	4110b8 <argp_failure@@Base+0xc7c>  // b.none
  411044:	mov	x0, #0x10                  	// #16
  411048:	bl	401c80 <malloc@plt>
  41104c:	str	x0, [sp, #152]
  411050:	ldr	x0, [sp, #152]
  411054:	cmp	x0, #0x0
  411058:	b.ne	411098 <argp_failure@@Base+0xc5c>  // b.any
  41105c:	b	41107c <argp_failure@@Base+0xc40>
  411060:	ldr	x0, [sp, #232]
  411064:	ldr	x0, [x0, #8]
  411068:	str	x0, [sp, #144]
  41106c:	ldr	x0, [sp, #232]
  411070:	bl	401dd0 <free@plt>
  411074:	ldr	x0, [sp, #144]
  411078:	str	x0, [sp, #232]
  41107c:	ldr	x0, [sp, #232]
  411080:	cmp	x0, #0x0
  411084:	b.ne	411060 <argp_failure@@Base+0xc24>  // b.any
  411088:	str	xzr, [sp, #232]
  41108c:	mov	w0, #0x1                   	// #1
  411090:	str	w0, [sp, #224]
  411094:	b	4110b8 <argp_failure@@Base+0xc7c>
  411098:	ldr	x0, [sp, #152]
  41109c:	ldr	x1, [sp, #248]
  4110a0:	str	x1, [x0]
  4110a4:	ldr	x0, [sp, #152]
  4110a8:	ldr	x1, [sp, #232]
  4110ac:	str	x1, [x0, #8]
  4110b0:	ldr	x0, [sp, #152]
  4110b4:	str	x0, [sp, #232]
  4110b8:	ldr	x0, [sp, #248]
  4110bc:	add	x0, x0, #0x20
  4110c0:	str	x0, [sp, #248]
  4110c4:	ldr	w0, [sp, #216]
  4110c8:	add	w0, w0, #0x1
  4110cc:	str	w0, [sp, #216]
  4110d0:	ldr	x0, [sp, #248]
  4110d4:	ldr	x0, [x0]
  4110d8:	cmp	x0, #0x0
  4110dc:	b.ne	410f60 <argp_failure@@Base+0xb24>  // b.any
  4110e0:	ldr	w0, [sp, #224]
  4110e4:	cmp	w0, #0x0
  4110e8:	b.ne	4110f8 <argp_failure@@Base+0xcbc>  // b.any
  4110ec:	ldr	x0, [sp, #232]
  4110f0:	cmp	x0, #0x0
  4110f4:	b.eq	4112c0 <argp_failure@@Base+0xe84>  // b.none
  4110f8:	ldr	w0, [sp, #228]
  4110fc:	cmp	w0, #0x0
  411100:	b.ne	4112c0 <argp_failure@@Base+0xe84>  // b.any
  411104:	ldr	w0, [sp, #268]
  411108:	cmp	w0, #0x0
  41110c:	b.eq	4111d8 <argp_failure@@Base+0xd9c>  // b.none
  411110:	ldr	x0, [sp, #232]
  411114:	cmp	x0, #0x0
  411118:	b.eq	4111d8 <argp_failure@@Base+0xd9c>  // b.none
  41111c:	ldr	x0, [sp, #240]
  411120:	str	x0, [sp, #104]
  411124:	ldr	x0, [sp, #232]
  411128:	str	x0, [sp, #112]
  41112c:	add	x0, sp, #0x68
  411130:	str	x0, [sp, #232]
  411134:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  411138:	add	x0, x0, #0x508
  41113c:	ldr	x4, [x0]
  411140:	ldr	x0, [sp, #80]
  411144:	ldr	x2, [x0]
  411148:	ldr	x0, [sp, #48]
  41114c:	ldr	w0, [x0]
  411150:	sxtw	x0, w0
  411154:	lsl	x0, x0, #3
  411158:	ldr	x1, [sp, #80]
  41115c:	add	x0, x1, x0
  411160:	ldr	x0, [x0]
  411164:	mov	x3, x0
  411168:	adrp	x0, 416000 <argp_failure@@Base+0x5bc4>
  41116c:	add	x1, x0, #0x738
  411170:	mov	x0, x4
  411174:	bl	401f80 <fprintf@plt>
  411178:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  41117c:	add	x0, x0, #0x508
  411180:	ldr	x3, [x0]
  411184:	ldr	x0, [sp, #232]
  411188:	ldr	x0, [x0]
  41118c:	ldr	x0, [x0]
  411190:	mov	x2, x0
  411194:	adrp	x0, 416000 <argp_failure@@Base+0x5bc4>
  411198:	add	x1, x0, #0x768
  41119c:	mov	x0, x3
  4111a0:	bl	401f80 <fprintf@plt>
  4111a4:	ldr	x0, [sp, #232]
  4111a8:	ldr	x0, [x0, #8]
  4111ac:	str	x0, [sp, #232]
  4111b0:	ldr	x0, [sp, #232]
  4111b4:	cmp	x0, #0x0
  4111b8:	b.ne	411178 <argp_failure@@Base+0xd3c>  // b.any
  4111bc:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  4111c0:	add	x0, x0, #0x508
  4111c4:	ldr	x0, [x0]
  4111c8:	mov	x1, x0
  4111cc:	mov	w0, #0xa                   	// #10
  4111d0:	bl	401c00 <fputc@plt>
  4111d4:	b	411234 <argp_failure@@Base+0xdf8>
  4111d8:	ldr	w0, [sp, #268]
  4111dc:	cmp	w0, #0x0
  4111e0:	b.eq	411234 <argp_failure@@Base+0xdf8>  // b.none
  4111e4:	ldr	w0, [sp, #224]
  4111e8:	cmp	w0, #0x0
  4111ec:	b.eq	411234 <argp_failure@@Base+0xdf8>  // b.none
  4111f0:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  4111f4:	add	x0, x0, #0x508
  4111f8:	ldr	x4, [x0]
  4111fc:	ldr	x0, [sp, #80]
  411200:	ldr	x2, [x0]
  411204:	ldr	x0, [sp, #48]
  411208:	ldr	w0, [x0]
  41120c:	sxtw	x0, w0
  411210:	lsl	x0, x0, #3
  411214:	ldr	x1, [sp, #80]
  411218:	add	x0, x1, x0
  41121c:	ldr	x0, [x0]
  411220:	mov	x3, x0
  411224:	adrp	x0, 416000 <argp_failure@@Base+0x5bc4>
  411228:	add	x1, x0, #0x770
  41122c:	mov	x0, x4
  411230:	bl	401f80 <fprintf@plt>
  411234:	ldr	x0, [sp, #48]
  411238:	ldr	x19, [x0, #32]
  41123c:	ldr	x0, [sp, #48]
  411240:	ldr	x0, [x0, #32]
  411244:	bl	401b90 <strlen@plt>
  411248:	add	x1, x19, x0
  41124c:	ldr	x0, [sp, #48]
  411250:	str	x1, [x0, #32]
  411254:	ldr	x0, [sp, #48]
  411258:	ldr	w0, [x0]
  41125c:	add	w1, w0, #0x1
  411260:	ldr	x0, [sp, #48]
  411264:	str	w1, [x0]
  411268:	ldr	x0, [sp, #48]
  41126c:	str	wzr, [x0, #8]
  411270:	b	411290 <argp_failure@@Base+0xe54>
  411274:	ldr	x0, [sp, #232]
  411278:	ldr	x0, [x0, #8]
  41127c:	str	x0, [sp, #136]
  411280:	ldr	x0, [sp, #232]
  411284:	bl	401dd0 <free@plt>
  411288:	ldr	x0, [sp, #136]
  41128c:	str	x0, [sp, #232]
  411290:	ldr	x0, [sp, #232]
  411294:	cmp	x0, #0x0
  411298:	b.ne	411274 <argp_failure@@Base+0xe38>  // b.any
  41129c:	mov	w0, #0x3f                  	// #63
  4112a0:	b	411e78 <argp_failure@@Base+0x1a3c>
  4112a4:	ldr	x0, [sp, #232]
  4112a8:	ldr	x0, [x0, #8]
  4112ac:	str	x0, [sp, #128]
  4112b0:	ldr	x0, [sp, #232]
  4112b4:	bl	401dd0 <free@plt>
  4112b8:	ldr	x0, [sp, #128]
  4112bc:	str	x0, [sp, #232]
  4112c0:	ldr	x0, [sp, #232]
  4112c4:	cmp	x0, #0x0
  4112c8:	b.ne	4112a4 <argp_failure@@Base+0xe68>  // b.any
  4112cc:	ldr	x0, [sp, #240]
  4112d0:	cmp	x0, #0x0
  4112d4:	b.eq	411588 <argp_failure@@Base+0x114c>  // b.none
  4112d8:	ldr	w0, [sp, #220]
  4112dc:	str	w0, [sp, #216]
  4112e0:	ldr	x0, [sp, #48]
  4112e4:	ldr	w0, [x0]
  4112e8:	add	w1, w0, #0x1
  4112ec:	ldr	x0, [sp, #48]
  4112f0:	str	w1, [x0]
  4112f4:	ldr	x0, [sp, #256]
  4112f8:	ldrb	w0, [x0]
  4112fc:	cmp	w0, #0x0
  411300:	b.eq	411430 <argp_failure@@Base+0xff4>  // b.none
  411304:	ldr	x0, [sp, #240]
  411308:	ldr	w0, [x0, #8]
  41130c:	cmp	w0, #0x0
  411310:	b.eq	411328 <argp_failure@@Base+0xeec>  // b.none
  411314:	ldr	x0, [sp, #256]
  411318:	add	x1, x0, #0x1
  41131c:	ldr	x0, [sp, #48]
  411320:	str	x1, [x0, #16]
  411324:	b	411518 <argp_failure@@Base+0x10dc>
  411328:	ldr	w0, [sp, #268]
  41132c:	cmp	w0, #0x0
  411330:	b.eq	4113f8 <argp_failure@@Base+0xfbc>  // b.none
  411334:	ldr	x0, [sp, #48]
  411338:	ldr	w0, [x0]
  41133c:	sxtw	x0, w0
  411340:	lsl	x0, x0, #3
  411344:	sub	x0, x0, #0x8
  411348:	ldr	x1, [sp, #80]
  41134c:	add	x0, x1, x0
  411350:	ldr	x0, [x0]
  411354:	add	x0, x0, #0x1
  411358:	ldrb	w0, [x0]
  41135c:	cmp	w0, #0x2d
  411360:	b.ne	41139c <argp_failure@@Base+0xf60>  // b.any
  411364:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  411368:	add	x0, x0, #0x508
  41136c:	ldr	x4, [x0]
  411370:	ldr	x0, [sp, #80]
  411374:	ldr	x1, [x0]
  411378:	ldr	x0, [sp, #240]
  41137c:	ldr	x0, [x0]
  411380:	mov	x3, x0
  411384:	mov	x2, x1
  411388:	adrp	x0, 416000 <argp_failure@@Base+0x5bc4>
  41138c:	add	x1, x0, #0x790
  411390:	mov	x0, x4
  411394:	bl	401f80 <fprintf@plt>
  411398:	b	4113f8 <argp_failure@@Base+0xfbc>
  41139c:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  4113a0:	add	x0, x0, #0x508
  4113a4:	ldr	x5, [x0]
  4113a8:	ldr	x0, [sp, #80]
  4113ac:	ldr	x2, [x0]
  4113b0:	ldr	x0, [sp, #48]
  4113b4:	ldr	w0, [x0]
  4113b8:	sxtw	x0, w0
  4113bc:	lsl	x0, x0, #3
  4113c0:	sub	x0, x0, #0x8
  4113c4:	ldr	x1, [sp, #80]
  4113c8:	add	x0, x1, x0
  4113cc:	ldr	x0, [x0]
  4113d0:	ldrb	w0, [x0]
  4113d4:	mov	w1, w0
  4113d8:	ldr	x0, [sp, #240]
  4113dc:	ldr	x0, [x0]
  4113e0:	mov	x4, x0
  4113e4:	mov	w3, w1
  4113e8:	adrp	x0, 416000 <argp_failure@@Base+0x5bc4>
  4113ec:	add	x1, x0, #0x7c0
  4113f0:	mov	x0, x5
  4113f4:	bl	401f80 <fprintf@plt>
  4113f8:	ldr	x0, [sp, #48]
  4113fc:	ldr	x19, [x0, #32]
  411400:	ldr	x0, [sp, #48]
  411404:	ldr	x0, [x0, #32]
  411408:	bl	401b90 <strlen@plt>
  41140c:	add	x1, x19, x0
  411410:	ldr	x0, [sp, #48]
  411414:	str	x1, [x0, #32]
  411418:	ldr	x0, [sp, #240]
  41141c:	ldr	w1, [x0, #24]
  411420:	ldr	x0, [sp, #48]
  411424:	str	w1, [x0, #8]
  411428:	mov	w0, #0x3f                  	// #63
  41142c:	b	411e78 <argp_failure@@Base+0x1a3c>
  411430:	ldr	x0, [sp, #240]
  411434:	ldr	w0, [x0, #8]
  411438:	cmp	w0, #0x1
  41143c:	b.ne	411518 <argp_failure@@Base+0x10dc>  // b.any
  411440:	ldr	x0, [sp, #48]
  411444:	ldr	w0, [x0]
  411448:	ldr	w1, [sp, #92]
  41144c:	cmp	w1, w0
  411450:	b.le	411488 <argp_failure@@Base+0x104c>
  411454:	ldr	x0, [sp, #48]
  411458:	ldr	w0, [x0]
  41145c:	add	w2, w0, #0x1
  411460:	ldr	x1, [sp, #48]
  411464:	str	w2, [x1]
  411468:	sxtw	x0, w0
  41146c:	lsl	x0, x0, #3
  411470:	ldr	x1, [sp, #80]
  411474:	add	x0, x1, x0
  411478:	ldr	x1, [x0]
  41147c:	ldr	x0, [sp, #48]
  411480:	str	x1, [x0, #16]
  411484:	b	411518 <argp_failure@@Base+0x10dc>
  411488:	ldr	w0, [sp, #268]
  41148c:	cmp	w0, #0x0
  411490:	b.eq	4114c8 <argp_failure@@Base+0x108c>  // b.none
  411494:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  411498:	add	x0, x0, #0x508
  41149c:	ldr	x4, [x0]
  4114a0:	ldr	x0, [sp, #80]
  4114a4:	ldr	x1, [x0]
  4114a8:	ldr	x0, [sp, #240]
  4114ac:	ldr	x0, [x0]
  4114b0:	mov	x3, x0
  4114b4:	mov	x2, x1
  4114b8:	adrp	x0, 416000 <argp_failure@@Base+0x5bc4>
  4114bc:	add	x1, x0, #0x7f0
  4114c0:	mov	x0, x4
  4114c4:	bl	401f80 <fprintf@plt>
  4114c8:	ldr	x0, [sp, #48]
  4114cc:	ldr	x19, [x0, #32]
  4114d0:	ldr	x0, [sp, #48]
  4114d4:	ldr	x0, [x0, #32]
  4114d8:	bl	401b90 <strlen@plt>
  4114dc:	add	x1, x19, x0
  4114e0:	ldr	x0, [sp, #48]
  4114e4:	str	x1, [x0, #32]
  4114e8:	ldr	x0, [sp, #240]
  4114ec:	ldr	w1, [x0, #24]
  4114f0:	ldr	x0, [sp, #48]
  4114f4:	str	w1, [x0, #8]
  4114f8:	ldr	x0, [sp, #72]
  4114fc:	ldrb	w0, [x0]
  411500:	cmp	w0, #0x3a
  411504:	b.ne	411510 <argp_failure@@Base+0x10d4>  // b.any
  411508:	mov	w0, #0x3a                  	// #58
  41150c:	b	411e78 <argp_failure@@Base+0x1a3c>
  411510:	mov	w0, #0x3f                  	// #63
  411514:	b	411e78 <argp_failure@@Base+0x1a3c>
  411518:	ldr	x0, [sp, #48]
  41151c:	ldr	x19, [x0, #32]
  411520:	ldr	x0, [sp, #48]
  411524:	ldr	x0, [x0, #32]
  411528:	bl	401b90 <strlen@plt>
  41152c:	add	x1, x19, x0
  411530:	ldr	x0, [sp, #48]
  411534:	str	x1, [x0, #32]
  411538:	ldr	x0, [sp, #56]
  41153c:	cmp	x0, #0x0
  411540:	b.eq	411550 <argp_failure@@Base+0x1114>  // b.none
  411544:	ldr	x0, [sp, #56]
  411548:	ldr	w1, [sp, #216]
  41154c:	str	w1, [x0]
  411550:	ldr	x0, [sp, #240]
  411554:	ldr	x0, [x0, #16]
  411558:	cmp	x0, #0x0
  41155c:	b.eq	41157c <argp_failure@@Base+0x1140>  // b.none
  411560:	ldr	x0, [sp, #240]
  411564:	ldr	x0, [x0, #16]
  411568:	ldr	x1, [sp, #240]
  41156c:	ldr	w1, [x1, #24]
  411570:	str	w1, [x0]
  411574:	mov	w0, #0x0                   	// #0
  411578:	b	411e78 <argp_failure@@Base+0x1a3c>
  41157c:	ldr	x0, [sp, #240]
  411580:	ldr	w0, [x0, #24]
  411584:	b	411e78 <argp_failure@@Base+0x1a3c>
  411588:	ldr	w0, [sp, #88]
  41158c:	cmp	w0, #0x0
  411590:	b.eq	4115e0 <argp_failure@@Base+0x11a4>  // b.none
  411594:	ldr	x0, [sp, #48]
  411598:	ldr	w0, [x0]
  41159c:	sxtw	x0, w0
  4115a0:	lsl	x0, x0, #3
  4115a4:	ldr	x1, [sp, #80]
  4115a8:	add	x0, x1, x0
  4115ac:	ldr	x0, [x0]
  4115b0:	add	x0, x0, #0x1
  4115b4:	ldrb	w0, [x0]
  4115b8:	cmp	w0, #0x2d
  4115bc:	b.eq	4115e0 <argp_failure@@Base+0x11a4>  // b.none
  4115c0:	ldr	x0, [sp, #48]
  4115c4:	ldr	x0, [x0, #32]
  4115c8:	ldrb	w0, [x0]
  4115cc:	mov	w1, w0
  4115d0:	ldr	x0, [sp, #72]
  4115d4:	bl	401e10 <strchr@plt>
  4115d8:	cmp	x0, #0x0
  4115dc:	b.ne	4116dc <argp_failure@@Base+0x12a0>  // b.any
  4115e0:	ldr	w0, [sp, #268]
  4115e4:	cmp	w0, #0x0
  4115e8:	b.eq	4116a8 <argp_failure@@Base+0x126c>  // b.none
  4115ec:	ldr	x0, [sp, #48]
  4115f0:	ldr	w0, [x0]
  4115f4:	sxtw	x0, w0
  4115f8:	lsl	x0, x0, #3
  4115fc:	ldr	x1, [sp, #80]
  411600:	add	x0, x1, x0
  411604:	ldr	x0, [x0]
  411608:	add	x0, x0, #0x1
  41160c:	ldrb	w0, [x0]
  411610:	cmp	w0, #0x2d
  411614:	b.ne	411650 <argp_failure@@Base+0x1214>  // b.any
  411618:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  41161c:	add	x0, x0, #0x508
  411620:	ldr	x4, [x0]
  411624:	ldr	x0, [sp, #80]
  411628:	ldr	x1, [x0]
  41162c:	ldr	x0, [sp, #48]
  411630:	ldr	x0, [x0, #32]
  411634:	mov	x3, x0
  411638:	mov	x2, x1
  41163c:	adrp	x0, 416000 <argp_failure@@Base+0x5bc4>
  411640:	add	x1, x0, #0x818
  411644:	mov	x0, x4
  411648:	bl	401f80 <fprintf@plt>
  41164c:	b	4116a8 <argp_failure@@Base+0x126c>
  411650:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  411654:	add	x0, x0, #0x508
  411658:	ldr	x5, [x0]
  41165c:	ldr	x0, [sp, #80]
  411660:	ldr	x2, [x0]
  411664:	ldr	x0, [sp, #48]
  411668:	ldr	w0, [x0]
  41166c:	sxtw	x0, w0
  411670:	lsl	x0, x0, #3
  411674:	ldr	x1, [sp, #80]
  411678:	add	x0, x1, x0
  41167c:	ldr	x0, [x0]
  411680:	ldrb	w0, [x0]
  411684:	mov	w1, w0
  411688:	ldr	x0, [sp, #48]
  41168c:	ldr	x0, [x0, #32]
  411690:	mov	x4, x0
  411694:	mov	w3, w1
  411698:	adrp	x0, 416000 <argp_failure@@Base+0x5bc4>
  41169c:	add	x1, x0, #0x838
  4116a0:	mov	x0, x5
  4116a4:	bl	401f80 <fprintf@plt>
  4116a8:	ldr	x0, [sp, #48]
  4116ac:	adrp	x1, 416000 <argp_failure@@Base+0x5bc4>
  4116b0:	add	x1, x1, #0x858
  4116b4:	str	x1, [x0, #32]
  4116b8:	ldr	x0, [sp, #48]
  4116bc:	ldr	w0, [x0]
  4116c0:	add	w1, w0, #0x1
  4116c4:	ldr	x0, [sp, #48]
  4116c8:	str	w1, [x0]
  4116cc:	ldr	x0, [sp, #48]
  4116d0:	str	wzr, [x0, #8]
  4116d4:	mov	w0, #0x3f                  	// #63
  4116d8:	b	411e78 <argp_failure@@Base+0x1a3c>
  4116dc:	ldr	x0, [sp, #48]
  4116e0:	ldr	x0, [x0, #32]
  4116e4:	add	x2, x0, #0x1
  4116e8:	ldr	x1, [sp, #48]
  4116ec:	str	x2, [x1, #32]
  4116f0:	ldrb	w0, [x0]
  4116f4:	strb	w0, [sp, #215]
  4116f8:	ldrb	w0, [sp, #215]
  4116fc:	mov	w1, w0
  411700:	ldr	x0, [sp, #72]
  411704:	bl	401e10 <strchr@plt>
  411708:	str	x0, [sp, #120]
  41170c:	ldr	x0, [sp, #48]
  411710:	ldr	x0, [x0, #32]
  411714:	ldrb	w0, [x0]
  411718:	cmp	w0, #0x0
  41171c:	b.ne	411734 <argp_failure@@Base+0x12f8>  // b.any
  411720:	ldr	x0, [sp, #48]
  411724:	ldr	w0, [x0]
  411728:	add	w1, w0, #0x1
  41172c:	ldr	x0, [sp, #48]
  411730:	str	w1, [x0]
  411734:	ldr	x0, [sp, #120]
  411738:	cmp	x0, #0x0
  41173c:	b.eq	411758 <argp_failure@@Base+0x131c>  // b.none
  411740:	ldrb	w0, [sp, #215]
  411744:	cmp	w0, #0x3a
  411748:	b.eq	411758 <argp_failure@@Base+0x131c>  // b.none
  41174c:	ldrb	w0, [sp, #215]
  411750:	cmp	w0, #0x3b
  411754:	b.ne	4117a8 <argp_failure@@Base+0x136c>  // b.any
  411758:	ldr	w0, [sp, #268]
  41175c:	cmp	w0, #0x0
  411760:	b.eq	411794 <argp_failure@@Base+0x1358>  // b.none
  411764:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  411768:	add	x0, x0, #0x508
  41176c:	ldr	x4, [x0]
  411770:	ldr	x0, [sp, #80]
  411774:	ldr	x0, [x0]
  411778:	ldrb	w1, [sp, #215]
  41177c:	mov	w3, w1
  411780:	mov	x2, x0
  411784:	adrp	x0, 416000 <argp_failure@@Base+0x5bc4>
  411788:	add	x1, x0, #0x860
  41178c:	mov	x0, x4
  411790:	bl	401f80 <fprintf@plt>
  411794:	ldrb	w1, [sp, #215]
  411798:	ldr	x0, [sp, #48]
  41179c:	str	w1, [x0, #8]
  4117a0:	mov	w0, #0x3f                  	// #63
  4117a4:	b	411e78 <argp_failure@@Base+0x1a3c>
  4117a8:	ldr	x0, [sp, #120]
  4117ac:	ldrb	w0, [x0]
  4117b0:	cmp	w0, #0x57
  4117b4:	b.ne	411d04 <argp_failure@@Base+0x18c8>  // b.any
  4117b8:	ldr	x0, [sp, #120]
  4117bc:	add	x0, x0, #0x1
  4117c0:	ldrb	w0, [x0]
  4117c4:	cmp	w0, #0x3b
  4117c8:	b.ne	411d04 <argp_failure@@Base+0x18c8>  // b.any
  4117cc:	str	xzr, [sp, #184]
  4117d0:	str	wzr, [sp, #180]
  4117d4:	str	wzr, [sp, #176]
  4117d8:	str	wzr, [sp, #172]
  4117dc:	ldr	x0, [sp, #64]
  4117e0:	cmp	x0, #0x0
  4117e4:	b.eq	411ce8 <argp_failure@@Base+0x18ac>  // b.none
  4117e8:	ldr	x0, [sp, #48]
  4117ec:	ldr	x0, [x0, #32]
  4117f0:	ldrb	w0, [x0]
  4117f4:	cmp	w0, #0x0
  4117f8:	b.eq	411824 <argp_failure@@Base+0x13e8>  // b.none
  4117fc:	ldr	x0, [sp, #48]
  411800:	ldr	x1, [x0, #32]
  411804:	ldr	x0, [sp, #48]
  411808:	str	x1, [x0, #16]
  41180c:	ldr	x0, [sp, #48]
  411810:	ldr	w0, [x0]
  411814:	add	w1, w0, #0x1
  411818:	ldr	x0, [sp, #48]
  41181c:	str	w1, [x0]
  411820:	b	4118dc <argp_failure@@Base+0x14a0>
  411824:	ldr	x0, [sp, #48]
  411828:	ldr	w0, [x0]
  41182c:	ldr	w1, [sp, #92]
  411830:	cmp	w1, w0
  411834:	b.ne	4118ac <argp_failure@@Base+0x1470>  // b.any
  411838:	ldr	w0, [sp, #268]
  41183c:	cmp	w0, #0x0
  411840:	b.eq	411874 <argp_failure@@Base+0x1438>  // b.none
  411844:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  411848:	add	x0, x0, #0x508
  41184c:	ldr	x4, [x0]
  411850:	ldr	x0, [sp, #80]
  411854:	ldr	x0, [x0]
  411858:	ldrb	w1, [sp, #215]
  41185c:	mov	w3, w1
  411860:	mov	x2, x0
  411864:	adrp	x0, 416000 <argp_failure@@Base+0x5bc4>
  411868:	add	x1, x0, #0x880
  41186c:	mov	x0, x4
  411870:	bl	401f80 <fprintf@plt>
  411874:	ldrb	w1, [sp, #215]
  411878:	ldr	x0, [sp, #48]
  41187c:	str	w1, [x0, #8]
  411880:	ldr	x0, [sp, #72]
  411884:	ldrb	w0, [x0]
  411888:	cmp	w0, #0x3a
  41188c:	b.ne	41189c <argp_failure@@Base+0x1460>  // b.any
  411890:	mov	w0, #0x3a                  	// #58
  411894:	strb	w0, [sp, #215]
  411898:	b	4118a4 <argp_failure@@Base+0x1468>
  41189c:	mov	w0, #0x3f                  	// #63
  4118a0:	strb	w0, [sp, #215]
  4118a4:	ldrb	w0, [sp, #215]
  4118a8:	b	411e78 <argp_failure@@Base+0x1a3c>
  4118ac:	ldr	x0, [sp, #48]
  4118b0:	ldr	w0, [x0]
  4118b4:	add	w2, w0, #0x1
  4118b8:	ldr	x1, [sp, #48]
  4118bc:	str	w2, [x1]
  4118c0:	sxtw	x0, w0
  4118c4:	lsl	x0, x0, #3
  4118c8:	ldr	x1, [sp, #80]
  4118cc:	add	x0, x1, x0
  4118d0:	ldr	x1, [x0]
  4118d4:	ldr	x0, [sp, #48]
  4118d8:	str	x1, [x0, #16]
  4118dc:	ldr	x0, [sp, #48]
  4118e0:	ldr	x0, [x0, #16]
  4118e4:	str	x0, [sp, #200]
  4118e8:	ldr	x0, [sp, #48]
  4118ec:	ldr	x1, [sp, #200]
  4118f0:	str	x1, [x0, #32]
  4118f4:	b	411904 <argp_failure@@Base+0x14c8>
  4118f8:	ldr	x0, [sp, #200]
  4118fc:	add	x0, x0, #0x1
  411900:	str	x0, [sp, #200]
  411904:	ldr	x0, [sp, #200]
  411908:	ldrb	w0, [x0]
  41190c:	cmp	w0, #0x0
  411910:	b.eq	411924 <argp_failure@@Base+0x14e8>  // b.none
  411914:	ldr	x0, [sp, #200]
  411918:	ldrb	w0, [x0]
  41191c:	cmp	w0, #0x3d
  411920:	b.ne	4118f8 <argp_failure@@Base+0x14bc>  // b.any
  411924:	ldr	x0, [sp, #64]
  411928:	str	x0, [sp, #192]
  41192c:	str	wzr, [sp, #168]
  411930:	b	411a44 <argp_failure@@Base+0x1608>
  411934:	ldr	x0, [sp, #192]
  411938:	ldr	x3, [x0]
  41193c:	ldr	x0, [sp, #48]
  411940:	ldr	x4, [x0, #32]
  411944:	ldr	x0, [sp, #48]
  411948:	ldr	x0, [x0, #32]
  41194c:	ldr	x1, [sp, #200]
  411950:	sub	x0, x1, x0
  411954:	mov	x2, x0
  411958:	mov	x1, x4
  41195c:	mov	x0, x3
  411960:	bl	401ca0 <strncmp@plt>
  411964:	cmp	w0, #0x0
  411968:	b.ne	411a2c <argp_failure@@Base+0x15f0>  // b.any
  41196c:	ldr	x0, [sp, #48]
  411970:	ldr	x0, [x0, #32]
  411974:	ldr	x1, [sp, #200]
  411978:	sub	x0, x1, x0
  41197c:	mov	w19, w0
  411980:	ldr	x0, [sp, #192]
  411984:	ldr	x0, [x0]
  411988:	bl	401b90 <strlen@plt>
  41198c:	cmp	x19, x0
  411990:	b.ne	4119b0 <argp_failure@@Base+0x1574>  // b.any
  411994:	ldr	x0, [sp, #192]
  411998:	str	x0, [sp, #184]
  41199c:	ldr	w0, [sp, #168]
  4119a0:	str	w0, [sp, #172]
  4119a4:	mov	w0, #0x1                   	// #1
  4119a8:	str	w0, [sp, #180]
  4119ac:	b	411a54 <argp_failure@@Base+0x1618>
  4119b0:	ldr	x0, [sp, #184]
  4119b4:	cmp	x0, #0x0
  4119b8:	b.ne	4119d0 <argp_failure@@Base+0x1594>  // b.any
  4119bc:	ldr	x0, [sp, #192]
  4119c0:	str	x0, [sp, #184]
  4119c4:	ldr	w0, [sp, #168]
  4119c8:	str	w0, [sp, #172]
  4119cc:	b	411a2c <argp_failure@@Base+0x15f0>
  4119d0:	ldr	w0, [sp, #88]
  4119d4:	cmp	w0, #0x0
  4119d8:	b.ne	411a24 <argp_failure@@Base+0x15e8>  // b.any
  4119dc:	ldr	x0, [sp, #184]
  4119e0:	ldr	w1, [x0, #8]
  4119e4:	ldr	x0, [sp, #192]
  4119e8:	ldr	w0, [x0, #8]
  4119ec:	cmp	w1, w0
  4119f0:	b.ne	411a24 <argp_failure@@Base+0x15e8>  // b.any
  4119f4:	ldr	x0, [sp, #184]
  4119f8:	ldr	x1, [x0, #16]
  4119fc:	ldr	x0, [sp, #192]
  411a00:	ldr	x0, [x0, #16]
  411a04:	cmp	x1, x0
  411a08:	b.ne	411a24 <argp_failure@@Base+0x15e8>  // b.any
  411a0c:	ldr	x0, [sp, #184]
  411a10:	ldr	w1, [x0, #24]
  411a14:	ldr	x0, [sp, #192]
  411a18:	ldr	w0, [x0, #24]
  411a1c:	cmp	w1, w0
  411a20:	b.eq	411a2c <argp_failure@@Base+0x15f0>  // b.none
  411a24:	mov	w0, #0x1                   	// #1
  411a28:	str	w0, [sp, #176]
  411a2c:	ldr	x0, [sp, #192]
  411a30:	add	x0, x0, #0x20
  411a34:	str	x0, [sp, #192]
  411a38:	ldr	w0, [sp, #168]
  411a3c:	add	w0, w0, #0x1
  411a40:	str	w0, [sp, #168]
  411a44:	ldr	x0, [sp, #192]
  411a48:	ldr	x0, [x0]
  411a4c:	cmp	x0, #0x0
  411a50:	b.ne	411934 <argp_failure@@Base+0x14f8>  // b.any
  411a54:	ldr	w0, [sp, #176]
  411a58:	cmp	w0, #0x0
  411a5c:	b.eq	411ae8 <argp_failure@@Base+0x16ac>  // b.none
  411a60:	ldr	w0, [sp, #180]
  411a64:	cmp	w0, #0x0
  411a68:	b.ne	411ae8 <argp_failure@@Base+0x16ac>  // b.any
  411a6c:	ldr	w0, [sp, #268]
  411a70:	cmp	w0, #0x0
  411a74:	b.eq	411aac <argp_failure@@Base+0x1670>  // b.none
  411a78:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  411a7c:	add	x0, x0, #0x508
  411a80:	ldr	x4, [x0]
  411a84:	ldr	x0, [sp, #80]
  411a88:	ldr	x1, [x0]
  411a8c:	ldr	x0, [sp, #48]
  411a90:	ldr	x0, [x0, #16]
  411a94:	mov	x3, x0
  411a98:	mov	x2, x1
  411a9c:	adrp	x0, 416000 <argp_failure@@Base+0x5bc4>
  411aa0:	add	x1, x0, #0x8b0
  411aa4:	mov	x0, x4
  411aa8:	bl	401f80 <fprintf@plt>
  411aac:	ldr	x0, [sp, #48]
  411ab0:	ldr	x19, [x0, #32]
  411ab4:	ldr	x0, [sp, #48]
  411ab8:	ldr	x0, [x0, #32]
  411abc:	bl	401b90 <strlen@plt>
  411ac0:	add	x1, x19, x0
  411ac4:	ldr	x0, [sp, #48]
  411ac8:	str	x1, [x0, #32]
  411acc:	ldr	x0, [sp, #48]
  411ad0:	ldr	w0, [x0]
  411ad4:	add	w1, w0, #0x1
  411ad8:	ldr	x0, [sp, #48]
  411adc:	str	w1, [x0]
  411ae0:	mov	w0, #0x3f                  	// #63
  411ae4:	b	411e78 <argp_failure@@Base+0x1a3c>
  411ae8:	ldr	x0, [sp, #184]
  411aec:	cmp	x0, #0x0
  411af0:	b.eq	411cf0 <argp_failure@@Base+0x18b4>  // b.none
  411af4:	ldr	w0, [sp, #172]
  411af8:	str	w0, [sp, #168]
  411afc:	ldr	x0, [sp, #200]
  411b00:	ldrb	w0, [x0]
  411b04:	cmp	w0, #0x0
  411b08:	b.eq	411b98 <argp_failure@@Base+0x175c>  // b.none
  411b0c:	ldr	x0, [sp, #184]
  411b10:	ldr	w0, [x0, #8]
  411b14:	cmp	w0, #0x0
  411b18:	b.eq	411b30 <argp_failure@@Base+0x16f4>  // b.none
  411b1c:	ldr	x0, [sp, #200]
  411b20:	add	x1, x0, #0x1
  411b24:	ldr	x0, [sp, #48]
  411b28:	str	x1, [x0, #16]
  411b2c:	b	411c78 <argp_failure@@Base+0x183c>
  411b30:	ldr	w0, [sp, #268]
  411b34:	cmp	w0, #0x0
  411b38:	b.eq	411b70 <argp_failure@@Base+0x1734>  // b.none
  411b3c:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  411b40:	add	x0, x0, #0x508
  411b44:	ldr	x4, [x0]
  411b48:	ldr	x0, [sp, #80]
  411b4c:	ldr	x1, [x0]
  411b50:	ldr	x0, [sp, #184]
  411b54:	ldr	x0, [x0]
  411b58:	mov	x3, x0
  411b5c:	mov	x2, x1
  411b60:	adrp	x0, 416000 <argp_failure@@Base+0x5bc4>
  411b64:	add	x1, x0, #0x8d8
  411b68:	mov	x0, x4
  411b6c:	bl	401f80 <fprintf@plt>
  411b70:	ldr	x0, [sp, #48]
  411b74:	ldr	x19, [x0, #32]
  411b78:	ldr	x0, [sp, #48]
  411b7c:	ldr	x0, [x0, #32]
  411b80:	bl	401b90 <strlen@plt>
  411b84:	add	x1, x19, x0
  411b88:	ldr	x0, [sp, #48]
  411b8c:	str	x1, [x0, #32]
  411b90:	mov	w0, #0x3f                  	// #63
  411b94:	b	411e78 <argp_failure@@Base+0x1a3c>
  411b98:	ldr	x0, [sp, #184]
  411b9c:	ldr	w0, [x0, #8]
  411ba0:	cmp	w0, #0x1
  411ba4:	b.ne	411c70 <argp_failure@@Base+0x1834>  // b.any
  411ba8:	ldr	x0, [sp, #48]
  411bac:	ldr	w0, [x0]
  411bb0:	ldr	w1, [sp, #92]
  411bb4:	cmp	w1, w0
  411bb8:	b.le	411bf0 <argp_failure@@Base+0x17b4>
  411bbc:	ldr	x0, [sp, #48]
  411bc0:	ldr	w0, [x0]
  411bc4:	add	w2, w0, #0x1
  411bc8:	ldr	x1, [sp, #48]
  411bcc:	str	w2, [x1]
  411bd0:	sxtw	x0, w0
  411bd4:	lsl	x0, x0, #3
  411bd8:	ldr	x1, [sp, #80]
  411bdc:	add	x0, x1, x0
  411be0:	ldr	x1, [x0]
  411be4:	ldr	x0, [sp, #48]
  411be8:	str	x1, [x0, #16]
  411bec:	b	411c78 <argp_failure@@Base+0x183c>
  411bf0:	ldr	w0, [sp, #268]
  411bf4:	cmp	w0, #0x0
  411bf8:	b.eq	411c30 <argp_failure@@Base+0x17f4>  // b.none
  411bfc:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  411c00:	add	x0, x0, #0x508
  411c04:	ldr	x4, [x0]
  411c08:	ldr	x0, [sp, #80]
  411c0c:	ldr	x1, [x0]
  411c10:	ldr	x0, [sp, #184]
  411c14:	ldr	x0, [x0]
  411c18:	mov	x3, x0
  411c1c:	mov	x2, x1
  411c20:	adrp	x0, 416000 <argp_failure@@Base+0x5bc4>
  411c24:	add	x1, x0, #0x908
  411c28:	mov	x0, x4
  411c2c:	bl	401f80 <fprintf@plt>
  411c30:	ldr	x0, [sp, #48]
  411c34:	ldr	x19, [x0, #32]
  411c38:	ldr	x0, [sp, #48]
  411c3c:	ldr	x0, [x0, #32]
  411c40:	bl	401b90 <strlen@plt>
  411c44:	add	x1, x19, x0
  411c48:	ldr	x0, [sp, #48]
  411c4c:	str	x1, [x0, #32]
  411c50:	ldr	x0, [sp, #72]
  411c54:	ldrb	w0, [x0]
  411c58:	cmp	w0, #0x3a
  411c5c:	b.ne	411c68 <argp_failure@@Base+0x182c>  // b.any
  411c60:	mov	w0, #0x3a                  	// #58
  411c64:	b	411e78 <argp_failure@@Base+0x1a3c>
  411c68:	mov	w0, #0x3f                  	// #63
  411c6c:	b	411e78 <argp_failure@@Base+0x1a3c>
  411c70:	ldr	x0, [sp, #48]
  411c74:	str	xzr, [x0, #16]
  411c78:	ldr	x0, [sp, #48]
  411c7c:	ldr	x19, [x0, #32]
  411c80:	ldr	x0, [sp, #48]
  411c84:	ldr	x0, [x0, #32]
  411c88:	bl	401b90 <strlen@plt>
  411c8c:	add	x1, x19, x0
  411c90:	ldr	x0, [sp, #48]
  411c94:	str	x1, [x0, #32]
  411c98:	ldr	x0, [sp, #56]
  411c9c:	cmp	x0, #0x0
  411ca0:	b.eq	411cb0 <argp_failure@@Base+0x1874>  // b.none
  411ca4:	ldr	x0, [sp, #56]
  411ca8:	ldr	w1, [sp, #168]
  411cac:	str	w1, [x0]
  411cb0:	ldr	x0, [sp, #184]
  411cb4:	ldr	x0, [x0, #16]
  411cb8:	cmp	x0, #0x0
  411cbc:	b.eq	411cdc <argp_failure@@Base+0x18a0>  // b.none
  411cc0:	ldr	x0, [sp, #184]
  411cc4:	ldr	x0, [x0, #16]
  411cc8:	ldr	x1, [sp, #184]
  411ccc:	ldr	w1, [x1, #24]
  411cd0:	str	w1, [x0]
  411cd4:	mov	w0, #0x0                   	// #0
  411cd8:	b	411e78 <argp_failure@@Base+0x1a3c>
  411cdc:	ldr	x0, [sp, #184]
  411ce0:	ldr	w0, [x0, #24]
  411ce4:	b	411e78 <argp_failure@@Base+0x1a3c>
  411ce8:	nop
  411cec:	b	411cf4 <argp_failure@@Base+0x18b8>
  411cf0:	nop
  411cf4:	ldr	x0, [sp, #48]
  411cf8:	str	xzr, [x0, #32]
  411cfc:	mov	w0, #0x57                  	// #87
  411d00:	b	411e78 <argp_failure@@Base+0x1a3c>
  411d04:	ldr	x0, [sp, #120]
  411d08:	add	x0, x0, #0x1
  411d0c:	ldrb	w0, [x0]
  411d10:	cmp	w0, #0x3a
  411d14:	b.ne	411e74 <argp_failure@@Base+0x1a38>  // b.any
  411d18:	ldr	x0, [sp, #120]
  411d1c:	add	x0, x0, #0x2
  411d20:	ldrb	w0, [x0]
  411d24:	cmp	w0, #0x3a
  411d28:	b.ne	411d7c <argp_failure@@Base+0x1940>  // b.any
  411d2c:	ldr	x0, [sp, #48]
  411d30:	ldr	x0, [x0, #32]
  411d34:	ldrb	w0, [x0]
  411d38:	cmp	w0, #0x0
  411d3c:	b.eq	411d68 <argp_failure@@Base+0x192c>  // b.none
  411d40:	ldr	x0, [sp, #48]
  411d44:	ldr	x1, [x0, #32]
  411d48:	ldr	x0, [sp, #48]
  411d4c:	str	x1, [x0, #16]
  411d50:	ldr	x0, [sp, #48]
  411d54:	ldr	w0, [x0]
  411d58:	add	w1, w0, #0x1
  411d5c:	ldr	x0, [sp, #48]
  411d60:	str	w1, [x0]
  411d64:	b	411d70 <argp_failure@@Base+0x1934>
  411d68:	ldr	x0, [sp, #48]
  411d6c:	str	xzr, [x0, #16]
  411d70:	ldr	x0, [sp, #48]
  411d74:	str	xzr, [x0, #32]
  411d78:	b	411e74 <argp_failure@@Base+0x1a38>
  411d7c:	ldr	x0, [sp, #48]
  411d80:	ldr	x0, [x0, #32]
  411d84:	ldrb	w0, [x0]
  411d88:	cmp	w0, #0x0
  411d8c:	b.eq	411db8 <argp_failure@@Base+0x197c>  // b.none
  411d90:	ldr	x0, [sp, #48]
  411d94:	ldr	x1, [x0, #32]
  411d98:	ldr	x0, [sp, #48]
  411d9c:	str	x1, [x0, #16]
  411da0:	ldr	x0, [sp, #48]
  411da4:	ldr	w0, [x0]
  411da8:	add	w1, w0, #0x1
  411dac:	ldr	x0, [sp, #48]
  411db0:	str	w1, [x0]
  411db4:	b	411e6c <argp_failure@@Base+0x1a30>
  411db8:	ldr	x0, [sp, #48]
  411dbc:	ldr	w0, [x0]
  411dc0:	ldr	w1, [sp, #92]
  411dc4:	cmp	w1, w0
  411dc8:	b.ne	411e3c <argp_failure@@Base+0x1a00>  // b.any
  411dcc:	ldr	w0, [sp, #268]
  411dd0:	cmp	w0, #0x0
  411dd4:	b.eq	411e08 <argp_failure@@Base+0x19cc>  // b.none
  411dd8:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  411ddc:	add	x0, x0, #0x508
  411de0:	ldr	x4, [x0]
  411de4:	ldr	x0, [sp, #80]
  411de8:	ldr	x0, [x0]
  411dec:	ldrb	w1, [sp, #215]
  411df0:	mov	w3, w1
  411df4:	mov	x2, x0
  411df8:	adrp	x0, 416000 <argp_failure@@Base+0x5bc4>
  411dfc:	add	x1, x0, #0x880
  411e00:	mov	x0, x4
  411e04:	bl	401f80 <fprintf@plt>
  411e08:	ldrb	w1, [sp, #215]
  411e0c:	ldr	x0, [sp, #48]
  411e10:	str	w1, [x0, #8]
  411e14:	ldr	x0, [sp, #72]
  411e18:	ldrb	w0, [x0]
  411e1c:	cmp	w0, #0x3a
  411e20:	b.ne	411e30 <argp_failure@@Base+0x19f4>  // b.any
  411e24:	mov	w0, #0x3a                  	// #58
  411e28:	strb	w0, [sp, #215]
  411e2c:	b	411e6c <argp_failure@@Base+0x1a30>
  411e30:	mov	w0, #0x3f                  	// #63
  411e34:	strb	w0, [sp, #215]
  411e38:	b	411e6c <argp_failure@@Base+0x1a30>
  411e3c:	ldr	x0, [sp, #48]
  411e40:	ldr	w0, [x0]
  411e44:	add	w2, w0, #0x1
  411e48:	ldr	x1, [sp, #48]
  411e4c:	str	w2, [x1]
  411e50:	sxtw	x0, w0
  411e54:	lsl	x0, x0, #3
  411e58:	ldr	x1, [sp, #80]
  411e5c:	add	x0, x1, x0
  411e60:	ldr	x1, [x0]
  411e64:	ldr	x0, [sp, #48]
  411e68:	str	x1, [x0, #16]
  411e6c:	ldr	x0, [sp, #48]
  411e70:	str	xzr, [x0, #32]
  411e74:	ldrb	w0, [sp, #215]
  411e78:	ldr	x19, [sp, #16]
  411e7c:	ldp	x29, x30, [sp], #272
  411e80:	ret
  411e84:	stp	x29, x30, [sp, #-80]!
  411e88:	mov	x29, sp
  411e8c:	str	w0, [sp, #60]
  411e90:	str	x1, [sp, #48]
  411e94:	str	x2, [sp, #40]
  411e98:	str	x3, [sp, #32]
  411e9c:	str	x4, [sp, #24]
  411ea0:	str	w5, [sp, #56]
  411ea4:	str	w6, [sp, #20]
  411ea8:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  411eac:	add	x0, x0, #0x4ec
  411eb0:	ldr	w1, [x0]
  411eb4:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  411eb8:	add	x0, x0, #0x648
  411ebc:	str	w1, [x0]
  411ec0:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  411ec4:	add	x0, x0, #0x4f0
  411ec8:	ldr	w1, [x0]
  411ecc:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  411ed0:	add	x0, x0, #0x648
  411ed4:	str	w1, [x0, #4]
  411ed8:	ldr	w7, [sp, #20]
  411edc:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  411ee0:	add	x6, x0, #0x648
  411ee4:	ldr	w5, [sp, #56]
  411ee8:	ldr	x4, [sp, #24]
  411eec:	ldr	x3, [sp, #32]
  411ef0:	ldr	x2, [sp, #40]
  411ef4:	ldr	x1, [sp, #48]
  411ef8:	ldr	w0, [sp, #60]
  411efc:	bl	410990 <argp_failure@@Base+0x554>
  411f00:	str	w0, [sp, #76]
  411f04:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  411f08:	add	x0, x0, #0x648
  411f0c:	ldr	w1, [x0]
  411f10:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  411f14:	add	x0, x0, #0x4ec
  411f18:	str	w1, [x0]
  411f1c:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  411f20:	add	x0, x0, #0x648
  411f24:	ldr	x1, [x0, #16]
  411f28:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  411f2c:	add	x0, x0, #0x6e8
  411f30:	str	x1, [x0]
  411f34:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  411f38:	add	x0, x0, #0x648
  411f3c:	ldr	w1, [x0, #8]
  411f40:	adrp	x0, 42b000 <argp_failure@@Base+0x1abc4>
  411f44:	add	x0, x0, #0x4f4
  411f48:	str	w1, [x0]
  411f4c:	ldr	w0, [sp, #76]
  411f50:	ldp	x29, x30, [sp], #80
  411f54:	ret
  411f58:	stp	x29, x30, [sp, #-48]!
  411f5c:	mov	x29, sp
  411f60:	str	w0, [sp, #44]
  411f64:	str	x1, [sp, #32]
  411f68:	str	x2, [sp, #24]
  411f6c:	mov	w6, #0x1                   	// #1
  411f70:	mov	w5, #0x0                   	// #0
  411f74:	mov	x4, #0x0                   	// #0
  411f78:	mov	x3, #0x0                   	// #0
  411f7c:	ldr	x2, [sp, #24]
  411f80:	ldr	x1, [sp, #32]
  411f84:	ldr	w0, [sp, #44]
  411f88:	bl	411e84 <argp_failure@@Base+0x1a48>
  411f8c:	ldp	x29, x30, [sp], #48
  411f90:	ret
  411f94:	stp	x29, x30, [sp, #-64]!
  411f98:	mov	x29, sp
  411f9c:	str	x0, [sp, #40]
  411fa0:	str	x1, [sp, #32]
  411fa4:	str	x2, [sp, #24]
  411fa8:	str	x3, [sp, #16]
  411fac:	mov	x0, #0x48                  	// #72
  411fb0:	bl	401c80 <malloc@plt>
  411fb4:	str	x0, [sp, #56]
  411fb8:	ldr	x0, [sp, #56]
  411fbc:	cmp	x0, #0x0
  411fc0:	b.eq	41205c <argp_failure@@Base+0x1c20>  // b.none
  411fc4:	ldr	x0, [sp, #56]
  411fc8:	ldr	x1, [sp, #40]
  411fcc:	str	x1, [x0]
  411fd0:	ldr	x0, [sp, #56]
  411fd4:	ldr	x1, [sp, #32]
  411fd8:	str	x1, [x0, #8]
  411fdc:	ldr	x0, [sp, #56]
  411fe0:	ldr	x1, [sp, #24]
  411fe4:	str	x1, [x0, #16]
  411fe8:	ldr	x0, [sp, #56]
  411fec:	ldr	x1, [sp, #16]
  411ff0:	str	x1, [x0, #24]
  411ff4:	ldr	x0, [sp, #56]
  411ff8:	str	xzr, [x0, #40]
  411ffc:	ldr	x0, [sp, #56]
  412000:	str	xzr, [x0, #32]
  412004:	mov	x0, #0xc8                  	// #200
  412008:	bl	401c80 <malloc@plt>
  41200c:	mov	x1, x0
  412010:	ldr	x0, [sp, #56]
  412014:	str	x1, [x0, #48]
  412018:	ldr	x0, [sp, #56]
  41201c:	ldr	x0, [x0, #48]
  412020:	cmp	x0, #0x0
  412024:	b.ne	412038 <argp_failure@@Base+0x1bfc>  // b.any
  412028:	ldr	x0, [sp, #56]
  41202c:	bl	401dd0 <free@plt>
  412030:	str	xzr, [sp, #56]
  412034:	b	41205c <argp_failure@@Base+0x1c20>
  412038:	ldr	x0, [sp, #56]
  41203c:	ldr	x1, [x0, #48]
  412040:	ldr	x0, [sp, #56]
  412044:	str	x1, [x0, #56]
  412048:	ldr	x0, [sp, #56]
  41204c:	ldr	x0, [x0, #48]
  412050:	add	x1, x0, #0xc8
  412054:	ldr	x0, [sp, #56]
  412058:	str	x1, [x0, #64]
  41205c:	ldr	x0, [sp, #56]
  412060:	ldp	x29, x30, [sp], #64
  412064:	ret
  412068:	stp	x29, x30, [sp, #-32]!
  41206c:	mov	x29, sp
  412070:	str	x0, [sp, #24]
  412074:	ldr	x0, [sp, #24]
  412078:	bl	4120f0 <argp_failure@@Base+0x1cb4>
  41207c:	ldr	x0, [sp, #24]
  412080:	ldr	x1, [x0, #56]
  412084:	ldr	x0, [sp, #24]
  412088:	ldr	x0, [x0, #48]
  41208c:	cmp	x1, x0
  412090:	b.ls	4120d0 <argp_failure@@Base+0x1c94>  // b.plast
  412094:	ldr	x0, [sp, #24]
  412098:	ldr	x4, [x0, #48]
  41209c:	ldr	x0, [sp, #24]
  4120a0:	ldr	x1, [x0, #56]
  4120a4:	ldr	x0, [sp, #24]
  4120a8:	ldr	x0, [x0, #48]
  4120ac:	sub	x0, x1, x0
  4120b0:	mov	x1, x0
  4120b4:	ldr	x0, [sp, #24]
  4120b8:	ldr	x0, [x0]
  4120bc:	mov	x3, x0
  4120c0:	mov	x2, x1
  4120c4:	mov	x1, #0x1                   	// #1
  4120c8:	mov	x0, x4
  4120cc:	bl	401b70 <fwrite_unlocked@plt>
  4120d0:	ldr	x0, [sp, #24]
  4120d4:	ldr	x0, [x0, #48]
  4120d8:	bl	401dd0 <free@plt>
  4120dc:	ldr	x0, [sp, #24]
  4120e0:	bl	401dd0 <free@plt>
  4120e4:	nop
  4120e8:	ldp	x29, x30, [sp], #32
  4120ec:	ret
  4120f0:	stp	x29, x30, [sp, #-112]!
  4120f4:	mov	x29, sp
  4120f8:	str	x0, [sp, #24]
  4120fc:	ldr	x0, [sp, #24]
  412100:	ldr	x1, [x0, #48]
  412104:	ldr	x0, [sp, #24]
  412108:	ldr	x0, [x0, #32]
  41210c:	add	x0, x1, x0
  412110:	str	x0, [sp, #104]
  412114:	b	412918 <argp_failure@@Base+0x24dc>
  412118:	ldr	x0, [sp, #24]
  41211c:	ldr	x0, [x0, #40]
  412120:	cmp	x0, #0x0
  412124:	b.ne	412210 <argp_failure@@Base+0x1dd4>  // b.any
  412128:	ldr	x0, [sp, #24]
  41212c:	ldr	x0, [x0, #8]
  412130:	cmp	x0, #0x0
  412134:	b.eq	412210 <argp_failure@@Base+0x1dd4>  // b.none
  412138:	ldr	x0, [sp, #24]
  41213c:	ldr	x0, [x0, #8]
  412140:	str	x0, [sp, #48]
  412144:	ldr	x0, [sp, #24]
  412148:	ldr	x1, [x0, #56]
  41214c:	ldr	x0, [sp, #48]
  412150:	add	x1, x1, x0
  412154:	ldr	x0, [sp, #24]
  412158:	ldr	x0, [x0, #64]
  41215c:	cmp	x1, x0
  412160:	b.cs	4121cc <argp_failure@@Base+0x1d90>  // b.hs, b.nlast
  412164:	ldr	x1, [sp, #104]
  412168:	ldr	x0, [sp, #48]
  41216c:	add	x3, x1, x0
  412170:	ldr	x0, [sp, #24]
  412174:	ldr	x1, [x0, #56]
  412178:	ldr	x0, [sp, #104]
  41217c:	sub	x0, x1, x0
  412180:	mov	x2, x0
  412184:	ldr	x1, [sp, #104]
  412188:	mov	x0, x3
  41218c:	bl	401b40 <memmove@plt>
  412190:	ldr	x0, [sp, #24]
  412194:	ldr	x1, [x0, #56]
  412198:	ldr	x0, [sp, #48]
  41219c:	add	x1, x1, x0
  4121a0:	ldr	x0, [sp, #24]
  4121a4:	str	x1, [x0, #56]
  4121a8:	ldr	x2, [sp, #48]
  4121ac:	mov	w1, #0x20                  	// #32
  4121b0:	ldr	x0, [sp, #104]
  4121b4:	bl	401cc0 <memset@plt>
  4121b8:	ldr	x1, [sp, #104]
  4121bc:	ldr	x0, [sp, #48]
  4121c0:	add	x0, x1, x0
  4121c4:	str	x0, [sp, #104]
  4121c8:	b	412204 <argp_failure@@Base+0x1dc8>
  4121cc:	str	xzr, [sp, #80]
  4121d0:	b	4121f4 <argp_failure@@Base+0x1db8>
  4121d4:	ldr	x0, [sp, #24]
  4121d8:	ldr	x0, [x0]
  4121dc:	mov	x1, x0
  4121e0:	mov	w0, #0x20                  	// #32
  4121e4:	bl	401c40 <putc_unlocked@plt>
  4121e8:	ldr	x0, [sp, #80]
  4121ec:	add	x0, x0, #0x1
  4121f0:	str	x0, [sp, #80]
  4121f4:	ldr	x1, [sp, #80]
  4121f8:	ldr	x0, [sp, #48]
  4121fc:	cmp	x1, x0
  412200:	b.cc	4121d4 <argp_failure@@Base+0x1d98>  // b.lo, b.ul, b.last
  412204:	ldr	x1, [sp, #48]
  412208:	ldr	x0, [sp, #24]
  41220c:	str	x1, [x0, #40]
  412210:	ldr	x0, [sp, #24]
  412214:	ldr	x1, [x0, #56]
  412218:	ldr	x0, [sp, #104]
  41221c:	sub	x0, x1, x0
  412220:	str	x0, [sp, #88]
  412224:	ldr	x2, [sp, #88]
  412228:	mov	w1, #0xa                   	// #10
  41222c:	ldr	x0, [sp, #104]
  412230:	bl	401e70 <memchr@plt>
  412234:	str	x0, [sp, #96]
  412238:	ldr	x0, [sp, #24]
  41223c:	ldr	x0, [x0, #40]
  412240:	cmp	x0, #0x0
  412244:	b.ge	412250 <argp_failure@@Base+0x1e14>  // b.tcont
  412248:	ldr	x0, [sp, #24]
  41224c:	str	xzr, [x0, #40]
  412250:	ldr	x0, [sp, #96]
  412254:	cmp	x0, #0x0
  412258:	b.ne	4122b4 <argp_failure@@Base+0x1e78>  // b.any
  41225c:	ldr	x0, [sp, #24]
  412260:	ldr	x0, [x0, #40]
  412264:	mov	x1, x0
  412268:	ldr	x0, [sp, #88]
  41226c:	add	x1, x1, x0
  412270:	ldr	x0, [sp, #24]
  412274:	ldr	x0, [x0, #16]
  412278:	cmp	x1, x0
  41227c:	b.cs	4122a4 <argp_failure@@Base+0x1e68>  // b.hs, b.nlast
  412280:	ldr	x0, [sp, #24]
  412284:	ldr	x0, [x0, #40]
  412288:	mov	x1, x0
  41228c:	ldr	x0, [sp, #88]
  412290:	add	x0, x1, x0
  412294:	mov	x1, x0
  412298:	ldr	x0, [sp, #24]
  41229c:	str	x1, [x0, #40]
  4122a0:	b	41292c <argp_failure@@Base+0x24f0>
  4122a4:	ldr	x0, [sp, #24]
  4122a8:	ldr	x0, [x0, #56]
  4122ac:	str	x0, [sp, #96]
  4122b0:	b	4122f4 <argp_failure@@Base+0x1eb8>
  4122b4:	ldr	x0, [sp, #24]
  4122b8:	ldr	x1, [x0, #40]
  4122bc:	ldr	x2, [sp, #96]
  4122c0:	ldr	x0, [sp, #104]
  4122c4:	sub	x0, x2, x0
  4122c8:	add	x0, x1, x0
  4122cc:	ldr	x1, [sp, #24]
  4122d0:	ldr	x1, [x1, #16]
  4122d4:	cmp	x0, x1
  4122d8:	b.ge	4122f4 <argp_failure@@Base+0x1eb8>  // b.tcont
  4122dc:	ldr	x0, [sp, #24]
  4122e0:	str	xzr, [x0, #40]
  4122e4:	ldr	x0, [sp, #96]
  4122e8:	add	x0, x0, #0x1
  4122ec:	str	x0, [sp, #104]
  4122f0:	b	412918 <argp_failure@@Base+0x24dc>
  4122f4:	ldr	x0, [sp, #24]
  4122f8:	ldr	x0, [x0, #16]
  4122fc:	sub	x0, x0, #0x1
  412300:	str	x0, [sp, #40]
  412304:	ldr	x0, [sp, #24]
  412308:	ldr	x0, [x0, #24]
  41230c:	cmp	x0, #0x0
  412310:	b.ge	41240c <argp_failure@@Base+0x1fd0>  // b.tcont
  412314:	ldr	x0, [sp, #24]
  412318:	ldr	x0, [x0, #56]
  41231c:	ldr	x1, [sp, #96]
  412320:	cmp	x1, x0
  412324:	b.cs	4123c0 <argp_failure@@Base+0x1f84>  // b.hs, b.nlast
  412328:	ldr	x0, [sp, #24]
  41232c:	ldr	x0, [x0, #40]
  412330:	mov	x1, x0
  412334:	ldr	x0, [sp, #40]
  412338:	sub	x0, x0, x1
  41233c:	ldr	x1, [sp, #104]
  412340:	add	x3, x1, x0
  412344:	ldr	x0, [sp, #24]
  412348:	ldr	x1, [x0, #56]
  41234c:	ldr	x0, [sp, #96]
  412350:	sub	x0, x1, x0
  412354:	mov	x2, x0
  412358:	ldr	x1, [sp, #96]
  41235c:	mov	x0, x3
  412360:	bl	401b40 <memmove@plt>
  412364:	ldr	x0, [sp, #24]
  412368:	ldr	x1, [x0, #56]
  41236c:	ldr	x0, [sp, #24]
  412370:	ldr	x0, [x0, #40]
  412374:	mov	x2, x0
  412378:	ldr	x0, [sp, #40]
  41237c:	sub	x0, x0, x2
  412380:	ldr	x2, [sp, #104]
  412384:	add	x2, x2, x0
  412388:	ldr	x0, [sp, #96]
  41238c:	sub	x0, x2, x0
  412390:	neg	x0, x0
  412394:	add	x1, x1, x0
  412398:	ldr	x0, [sp, #24]
  41239c:	str	x1, [x0, #56]
  4123a0:	ldr	x0, [sp, #24]
  4123a4:	str	xzr, [x0, #40]
  4123a8:	ldr	x0, [sp, #40]
  4123ac:	add	x0, x0, #0x1
  4123b0:	ldr	x1, [sp, #104]
  4123b4:	add	x0, x1, x0
  4123b8:	str	x0, [sp, #104]
  4123bc:	b	412918 <argp_failure@@Base+0x24dc>
  4123c0:	ldr	x0, [sp, #24]
  4123c4:	ldr	x0, [x0, #40]
  4123c8:	mov	x1, x0
  4123cc:	ldr	x0, [sp, #88]
  4123d0:	add	x0, x1, x0
  4123d4:	mov	x1, x0
  4123d8:	ldr	x0, [sp, #24]
  4123dc:	str	x1, [x0, #40]
  4123e0:	ldr	x0, [sp, #24]
  4123e4:	ldr	x1, [x0, #56]
  4123e8:	ldr	x0, [sp, #24]
  4123ec:	ldr	x0, [x0, #40]
  4123f0:	mov	x2, x0
  4123f4:	ldr	x0, [sp, #40]
  4123f8:	sub	x0, x0, x2
  4123fc:	add	x1, x1, x0
  412400:	ldr	x0, [sp, #24]
  412404:	str	x1, [x0, #56]
  412408:	b	41292c <argp_failure@@Base+0x24f0>
  41240c:	ldr	x0, [sp, #24]
  412410:	ldr	x0, [x0, #40]
  412414:	mov	x1, x0
  412418:	ldr	x0, [sp, #40]
  41241c:	sub	x0, x0, x1
  412420:	add	x0, x0, #0x1
  412424:	ldr	x1, [sp, #104]
  412428:	add	x0, x1, x0
  41242c:	str	x0, [sp, #72]
  412430:	b	412440 <argp_failure@@Base+0x2004>
  412434:	ldr	x0, [sp, #72]
  412438:	sub	x0, x0, #0x1
  41243c:	str	x0, [sp, #72]
  412440:	ldr	x1, [sp, #72]
  412444:	ldr	x0, [sp, #104]
  412448:	cmp	x1, x0
  41244c:	b.cc	41247c <argp_failure@@Base+0x2040>  // b.lo, b.ul, b.last
  412450:	bl	401d90 <__ctype_b_loc@plt>
  412454:	ldr	x1, [x0]
  412458:	ldr	x0, [sp, #72]
  41245c:	ldrb	w0, [x0]
  412460:	and	x0, x0, #0xff
  412464:	lsl	x0, x0, #1
  412468:	add	x0, x1, x0
  41246c:	ldrh	w0, [x0]
  412470:	and	w0, w0, #0x1
  412474:	cmp	w0, #0x0
  412478:	b.eq	412434 <argp_failure@@Base+0x1ff8>  // b.none
  41247c:	ldr	x0, [sp, #72]
  412480:	add	x0, x0, #0x1
  412484:	str	x0, [sp, #64]
  412488:	ldr	x1, [sp, #64]
  41248c:	ldr	x0, [sp, #104]
  412490:	cmp	x1, x0
  412494:	b.ls	412500 <argp_failure@@Base+0x20c4>  // b.plast
  412498:	ldr	x1, [sp, #72]
  41249c:	ldr	x0, [sp, #104]
  4124a0:	cmp	x1, x0
  4124a4:	b.cc	4124f0 <argp_failure@@Base+0x20b4>  // b.lo, b.ul, b.last
  4124a8:	ldr	x0, [sp, #72]
  4124ac:	sub	x0, x0, #0x1
  4124b0:	str	x0, [sp, #72]
  4124b4:	ldr	x1, [sp, #72]
  4124b8:	ldr	x0, [sp, #104]
  4124bc:	cmp	x1, x0
  4124c0:	b.cc	4124f0 <argp_failure@@Base+0x20b4>  // b.lo, b.ul, b.last
  4124c4:	bl	401d90 <__ctype_b_loc@plt>
  4124c8:	ldr	x1, [x0]
  4124cc:	ldr	x0, [sp, #72]
  4124d0:	ldrb	w0, [x0]
  4124d4:	and	x0, x0, #0xff
  4124d8:	lsl	x0, x0, #1
  4124dc:	add	x0, x1, x0
  4124e0:	ldrh	w0, [x0]
  4124e4:	and	w0, w0, #0x1
  4124e8:	cmp	w0, #0x0
  4124ec:	b.ne	4124a8 <argp_failure@@Base+0x206c>  // b.any
  4124f0:	ldr	x0, [sp, #72]
  4124f4:	add	x0, x0, #0x1
  4124f8:	str	x0, [sp, #96]
  4124fc:	b	4125ec <argp_failure@@Base+0x21b0>
  412500:	ldr	x0, [sp, #24]
  412504:	ldr	x0, [x0, #40]
  412508:	mov	x1, x0
  41250c:	ldr	x0, [sp, #40]
  412510:	sub	x0, x0, x1
  412514:	add	x0, x0, #0x1
  412518:	ldr	x1, [sp, #104]
  41251c:	add	x0, x1, x0
  412520:	str	x0, [sp, #72]
  412524:	ldr	x1, [sp, #72]
  412528:	ldr	x0, [sp, #96]
  41252c:	cmp	x1, x0
  412530:	b.cs	41257c <argp_failure@@Base+0x2140>  // b.hs, b.nlast
  412534:	ldr	x0, [sp, #72]
  412538:	add	x0, x0, #0x1
  41253c:	str	x0, [sp, #72]
  412540:	ldr	x1, [sp, #72]
  412544:	ldr	x0, [sp, #96]
  412548:	cmp	x1, x0
  41254c:	b.cs	41257c <argp_failure@@Base+0x2140>  // b.hs, b.nlast
  412550:	bl	401d90 <__ctype_b_loc@plt>
  412554:	ldr	x1, [x0]
  412558:	ldr	x0, [sp, #72]
  41255c:	ldrb	w0, [x0]
  412560:	and	x0, x0, #0xff
  412564:	lsl	x0, x0, #1
  412568:	add	x0, x1, x0
  41256c:	ldrh	w0, [x0]
  412570:	and	w0, w0, #0x1
  412574:	cmp	w0, #0x0
  412578:	b.eq	412534 <argp_failure@@Base+0x20f8>  // b.none
  41257c:	ldr	x1, [sp, #72]
  412580:	ldr	x0, [sp, #96]
  412584:	cmp	x1, x0
  412588:	b.ne	4125a4 <argp_failure@@Base+0x2168>  // b.any
  41258c:	ldr	x0, [sp, #24]
  412590:	str	xzr, [x0, #40]
  412594:	ldr	x0, [sp, #96]
  412598:	add	x0, x0, #0x1
  41259c:	str	x0, [sp, #104]
  4125a0:	b	412918 <argp_failure@@Base+0x24dc>
  4125a4:	ldr	x0, [sp, #72]
  4125a8:	str	x0, [sp, #96]
  4125ac:	ldr	x0, [sp, #72]
  4125b0:	add	x0, x0, #0x1
  4125b4:	str	x0, [sp, #72]
  4125b8:	bl	401d90 <__ctype_b_loc@plt>
  4125bc:	ldr	x1, [x0]
  4125c0:	ldr	x0, [sp, #72]
  4125c4:	ldrb	w0, [x0]
  4125c8:	and	x0, x0, #0xff
  4125cc:	lsl	x0, x0, #1
  4125d0:	add	x0, x1, x0
  4125d4:	ldrh	w0, [x0]
  4125d8:	and	w0, w0, #0x1
  4125dc:	cmp	w0, #0x0
  4125e0:	b.ne	4125ac <argp_failure@@Base+0x2170>  // b.any
  4125e4:	ldr	x0, [sp, #72]
  4125e8:	str	x0, [sp, #64]
  4125ec:	ldr	x0, [sp, #88]
  4125f0:	add	x0, x0, #0x1
  4125f4:	ldr	x1, [sp, #104]
  4125f8:	add	x0, x1, x0
  4125fc:	ldr	x1, [sp, #64]
  412600:	cmp	x1, x0
  412604:	b.ne	41262c <argp_failure@@Base+0x21f0>  // b.any
  412608:	ldr	x0, [sp, #24]
  41260c:	ldr	x1, [x0, #24]
  412610:	ldr	x0, [sp, #24]
  412614:	ldr	x2, [x0, #64]
  412618:	ldr	x0, [sp, #96]
  41261c:	sub	x0, x2, x0
  412620:	cmp	x1, x0
  412624:	b.ge	41264c <argp_failure@@Base+0x2210>  // b.tcont
  412628:	b	41279c <argp_failure@@Base+0x2360>
  41262c:	ldr	x0, [sp, #96]
  412630:	add	x0, x0, #0x1
  412634:	ldr	x1, [sp, #64]
  412638:	sub	x1, x1, x0
  41263c:	ldr	x0, [sp, #24]
  412640:	ldr	x0, [x0, #24]
  412644:	cmp	x1, x0
  412648:	b.ge	41279c <argp_failure@@Base+0x2360>  // b.tcont
  41264c:	ldr	x0, [sp, #24]
  412650:	ldr	x0, [x0, #56]
  412654:	ldr	x1, [sp, #64]
  412658:	cmp	x1, x0
  41265c:	b.cs	41279c <argp_failure@@Base+0x2360>  // b.hs, b.nlast
  412660:	ldr	x0, [sp, #24]
  412664:	ldr	x1, [x0, #64]
  412668:	ldr	x0, [sp, #24]
  41266c:	ldr	x0, [x0, #56]
  412670:	sub	x1, x1, x0
  412674:	ldr	x0, [sp, #24]
  412678:	ldr	x0, [x0, #24]
  41267c:	add	x0, x0, #0x1
  412680:	cmp	x1, x0
  412684:	b.le	412704 <argp_failure@@Base+0x22c8>
  412688:	ldr	x0, [sp, #24]
  41268c:	ldr	x1, [x0, #56]
  412690:	ldr	x0, [sp, #64]
  412694:	sub	x0, x1, x0
  412698:	str	x0, [sp, #32]
  41269c:	ldr	x0, [sp, #24]
  4126a0:	ldr	x0, [x0, #24]
  4126a4:	add	x0, x0, #0x1
  4126a8:	ldr	x1, [sp, #96]
  4126ac:	add	x0, x1, x0
  4126b0:	ldr	x2, [sp, #32]
  4126b4:	ldr	x1, [sp, #64]
  4126b8:	bl	401b40 <memmove@plt>
  4126bc:	ldr	x0, [sp, #24]
  4126c0:	ldr	x0, [x0, #24]
  4126c4:	add	x0, x0, #0x1
  4126c8:	ldr	x1, [sp, #96]
  4126cc:	add	x0, x1, x0
  4126d0:	str	x0, [sp, #64]
  4126d4:	ldr	x1, [sp, #64]
  4126d8:	ldr	x0, [sp, #32]
  4126dc:	add	x1, x1, x0
  4126e0:	ldr	x0, [sp, #104]
  4126e4:	sub	x0, x1, x0
  4126e8:	str	x0, [sp, #88]
  4126ec:	ldr	x0, [sp, #96]
  4126f0:	add	x1, x0, #0x1
  4126f4:	str	x1, [sp, #96]
  4126f8:	mov	w1, #0xa                   	// #10
  4126fc:	strb	w1, [x0]
  412700:	b	4127b0 <argp_failure@@Base+0x2374>
  412704:	ldr	x0, [sp, #24]
  412708:	ldr	x0, [x0, #48]
  41270c:	ldr	x1, [sp, #96]
  412710:	cmp	x1, x0
  412714:	b.ls	412750 <argp_failure@@Base+0x2314>  // b.plast
  412718:	ldr	x0, [sp, #24]
  41271c:	ldr	x4, [x0, #48]
  412720:	ldr	x0, [sp, #24]
  412724:	ldr	x0, [x0, #48]
  412728:	ldr	x1, [sp, #96]
  41272c:	sub	x0, x1, x0
  412730:	mov	x1, x0
  412734:	ldr	x0, [sp, #24]
  412738:	ldr	x0, [x0]
  41273c:	mov	x3, x0
  412740:	mov	x2, x1
  412744:	mov	x1, #0x1                   	// #1
  412748:	mov	x0, x4
  41274c:	bl	401b70 <fwrite_unlocked@plt>
  412750:	ldr	x0, [sp, #24]
  412754:	ldr	x0, [x0]
  412758:	mov	x1, x0
  41275c:	mov	w0, #0xa                   	// #10
  412760:	bl	401c40 <putc_unlocked@plt>
  412764:	ldr	x0, [sp, #24]
  412768:	ldr	x0, [x0, #48]
  41276c:	ldr	x1, [sp, #104]
  412770:	sub	x0, x1, x0
  412774:	mov	x1, x0
  412778:	ldr	x0, [sp, #88]
  41277c:	add	x0, x0, x1
  412780:	str	x0, [sp, #88]
  412784:	ldr	x0, [sp, #24]
  412788:	ldr	x0, [x0, #48]
  41278c:	str	x0, [sp, #104]
  412790:	ldr	x0, [sp, #104]
  412794:	str	x0, [sp, #96]
  412798:	b	4127b0 <argp_failure@@Base+0x2374>
  41279c:	ldr	x0, [sp, #96]
  4127a0:	add	x1, x0, #0x1
  4127a4:	str	x1, [sp, #96]
  4127a8:	mov	w1, #0xa                   	// #10
  4127ac:	strb	w1, [x0]
  4127b0:	ldr	x1, [sp, #64]
  4127b4:	ldr	x0, [sp, #96]
  4127b8:	sub	x1, x1, x0
  4127bc:	ldr	x0, [sp, #24]
  4127c0:	ldr	x0, [x0, #24]
  4127c4:	cmp	x1, x0
  4127c8:	b.ge	412808 <argp_failure@@Base+0x23cc>  // b.tcont
  4127cc:	ldr	x0, [sp, #88]
  4127d0:	add	x0, x0, #0x1
  4127d4:	ldr	x1, [sp, #104]
  4127d8:	add	x0, x1, x0
  4127dc:	ldr	x1, [sp, #64]
  4127e0:	cmp	x1, x0
  4127e4:	b.ne	412848 <argp_failure@@Base+0x240c>  // b.any
  4127e8:	ldr	x0, [sp, #24]
  4127ec:	ldr	x1, [x0, #64]
  4127f0:	ldr	x0, [sp, #64]
  4127f4:	sub	x1, x1, x0
  4127f8:	ldr	x0, [sp, #24]
  4127fc:	ldr	x0, [x0, #24]
  412800:	cmp	x1, x0
  412804:	b.lt	412848 <argp_failure@@Base+0x240c>  // b.tstop
  412808:	str	wzr, [sp, #60]
  41280c:	b	412830 <argp_failure@@Base+0x23f4>
  412810:	ldr	x0, [sp, #96]
  412814:	add	x1, x0, #0x1
  412818:	str	x1, [sp, #96]
  41281c:	mov	w1, #0x20                  	// #32
  412820:	strb	w1, [x0]
  412824:	ldr	w0, [sp, #60]
  412828:	add	w0, w0, #0x1
  41282c:	str	w0, [sp, #60]
  412830:	ldrsw	x1, [sp, #60]
  412834:	ldr	x0, [sp, #24]
  412838:	ldr	x0, [x0, #24]
  41283c:	cmp	x1, x0
  412840:	b.lt	412810 <argp_failure@@Base+0x23d4>  // b.tstop
  412844:	b	412884 <argp_failure@@Base+0x2448>
  412848:	str	wzr, [sp, #60]
  41284c:	b	412870 <argp_failure@@Base+0x2434>
  412850:	ldr	x0, [sp, #24]
  412854:	ldr	x0, [x0]
  412858:	mov	x1, x0
  41285c:	mov	w0, #0x20                  	// #32
  412860:	bl	401c40 <putc_unlocked@plt>
  412864:	ldr	w0, [sp, #60]
  412868:	add	w0, w0, #0x1
  41286c:	str	w0, [sp, #60]
  412870:	ldrsw	x1, [sp, #60]
  412874:	ldr	x0, [sp, #24]
  412878:	ldr	x0, [x0, #24]
  41287c:	cmp	x1, x0
  412880:	b.lt	412850 <argp_failure@@Base+0x2414>  // b.tstop
  412884:	ldr	x1, [sp, #96]
  412888:	ldr	x0, [sp, #64]
  41288c:	cmp	x1, x0
  412890:	b.cs	4128b8 <argp_failure@@Base+0x247c>  // b.hs, b.nlast
  412894:	ldr	x1, [sp, #104]
  412898:	ldr	x0, [sp, #88]
  41289c:	add	x1, x1, x0
  4128a0:	ldr	x0, [sp, #64]
  4128a4:	sub	x0, x1, x0
  4128a8:	mov	x2, x0
  4128ac:	ldr	x1, [sp, #64]
  4128b0:	ldr	x0, [sp, #96]
  4128b4:	bl	401b40 <memmove@plt>
  4128b8:	ldr	x1, [sp, #64]
  4128bc:	ldr	x0, [sp, #104]
  4128c0:	sub	x0, x1, x0
  4128c4:	mov	x1, x0
  4128c8:	ldr	x0, [sp, #88]
  4128cc:	sub	x0, x0, x1
  4128d0:	str	x0, [sp, #88]
  4128d4:	ldr	x0, [sp, #96]
  4128d8:	str	x0, [sp, #104]
  4128dc:	ldr	x1, [sp, #96]
  4128e0:	ldr	x0, [sp, #88]
  4128e4:	add	x1, x1, x0
  4128e8:	ldr	x0, [sp, #24]
  4128ec:	str	x1, [x0, #56]
  4128f0:	ldr	x0, [sp, #24]
  4128f4:	ldr	x0, [x0, #24]
  4128f8:	cmp	x0, #0x0
  4128fc:	b.eq	41290c <argp_failure@@Base+0x24d0>  // b.none
  412900:	ldr	x0, [sp, #24]
  412904:	ldr	x0, [x0, #24]
  412908:	b	412910 <argp_failure@@Base+0x24d4>
  41290c:	mov	x0, #0xffffffffffffffff    	// #-1
  412910:	ldr	x1, [sp, #24]
  412914:	str	x0, [x1, #40]
  412918:	ldr	x0, [sp, #24]
  41291c:	ldr	x0, [x0, #56]
  412920:	ldr	x1, [sp, #104]
  412924:	cmp	x1, x0
  412928:	b.cc	412118 <argp_failure@@Base+0x1cdc>  // b.lo, b.ul, b.last
  41292c:	ldr	x0, [sp, #24]
  412930:	ldr	x1, [x0, #56]
  412934:	ldr	x0, [sp, #24]
  412938:	ldr	x0, [x0, #48]
  41293c:	sub	x0, x1, x0
  412940:	mov	x1, x0
  412944:	ldr	x0, [sp, #24]
  412948:	str	x1, [x0, #32]
  41294c:	nop
  412950:	ldp	x29, x30, [sp], #112
  412954:	ret
  412958:	stp	x29, x30, [sp, #-64]!
  41295c:	mov	x29, sp
  412960:	str	x0, [sp, #24]
  412964:	str	x1, [sp, #16]
  412968:	ldr	x0, [sp, #24]
  41296c:	ldr	x1, [x0, #64]
  412970:	ldr	x0, [sp, #24]
  412974:	ldr	x0, [x0, #56]
  412978:	sub	x0, x1, x0
  41297c:	mov	x1, x0
  412980:	ldr	x0, [sp, #16]
  412984:	cmp	x0, x1
  412988:	b.ls	412b4c <argp_failure@@Base+0x2710>  // b.plast
  41298c:	ldr	x0, [sp, #24]
  412990:	bl	4120f0 <argp_failure@@Base+0x1cb4>
  412994:	ldr	x0, [sp, #24]
  412998:	ldr	x4, [x0, #48]
  41299c:	ldr	x0, [sp, #24]
  4129a0:	ldr	x1, [x0, #56]
  4129a4:	ldr	x0, [sp, #24]
  4129a8:	ldr	x0, [x0, #48]
  4129ac:	sub	x0, x1, x0
  4129b0:	mov	x1, x0
  4129b4:	ldr	x0, [sp, #24]
  4129b8:	ldr	x0, [x0]
  4129bc:	mov	x3, x0
  4129c0:	mov	x2, x1
  4129c4:	mov	x1, #0x1                   	// #1
  4129c8:	mov	x0, x4
  4129cc:	bl	401b70 <fwrite_unlocked@plt>
  4129d0:	str	x0, [sp, #56]
  4129d4:	ldr	x0, [sp, #24]
  4129d8:	ldr	x1, [x0, #56]
  4129dc:	ldr	x0, [sp, #24]
  4129e0:	ldr	x0, [x0, #48]
  4129e4:	sub	x0, x1, x0
  4129e8:	ldr	x1, [sp, #56]
  4129ec:	cmp	x1, x0
  4129f0:	b.ne	412a34 <argp_failure@@Base+0x25f8>  // b.any
  4129f4:	ldr	x0, [sp, #24]
  4129f8:	ldr	x1, [x0, #48]
  4129fc:	ldr	x0, [sp, #24]
  412a00:	str	x1, [x0, #56]
  412a04:	ldr	x0, [sp, #24]
  412a08:	str	xzr, [x0, #32]
  412a0c:	ldr	x0, [sp, #24]
  412a10:	ldr	x1, [x0, #64]
  412a14:	ldr	x0, [sp, #24]
  412a18:	ldr	x0, [x0, #48]
  412a1c:	sub	x0, x1, x0
  412a20:	mov	x1, x0
  412a24:	ldr	x0, [sp, #16]
  412a28:	cmp	x0, x1
  412a2c:	b.ls	412b4c <argp_failure@@Base+0x2710>  // b.plast
  412a30:	b	412aac <argp_failure@@Base+0x2670>
  412a34:	ldr	x0, [sp, #24]
  412a38:	ldr	x1, [x0, #56]
  412a3c:	ldr	x0, [sp, #56]
  412a40:	neg	x0, x0
  412a44:	add	x1, x1, x0
  412a48:	ldr	x0, [sp, #24]
  412a4c:	str	x1, [x0, #56]
  412a50:	ldr	x0, [sp, #24]
  412a54:	ldr	x1, [x0, #32]
  412a58:	ldr	x0, [sp, #56]
  412a5c:	sub	x1, x1, x0
  412a60:	ldr	x0, [sp, #24]
  412a64:	str	x1, [x0, #32]
  412a68:	ldr	x0, [sp, #24]
  412a6c:	ldr	x3, [x0, #48]
  412a70:	ldr	x0, [sp, #24]
  412a74:	ldr	x1, [x0, #48]
  412a78:	ldr	x0, [sp, #56]
  412a7c:	add	x4, x1, x0
  412a80:	ldr	x0, [sp, #24]
  412a84:	ldr	x1, [x0, #56]
  412a88:	ldr	x0, [sp, #24]
  412a8c:	ldr	x0, [x0, #48]
  412a90:	sub	x0, x1, x0
  412a94:	mov	x2, x0
  412a98:	mov	x1, x4
  412a9c:	mov	x0, x3
  412aa0:	bl	401b40 <memmove@plt>
  412aa4:	mov	w0, #0x0                   	// #0
  412aa8:	b	412b50 <argp_failure@@Base+0x2714>
  412aac:	ldr	x0, [sp, #24]
  412ab0:	ldr	x1, [x0, #64]
  412ab4:	ldr	x0, [sp, #24]
  412ab8:	ldr	x0, [x0, #48]
  412abc:	sub	x0, x1, x0
  412ac0:	str	x0, [sp, #48]
  412ac4:	ldr	x1, [sp, #48]
  412ac8:	ldr	x0, [sp, #16]
  412acc:	add	x0, x1, x0
  412ad0:	str	x0, [sp, #40]
  412ad4:	ldr	x1, [sp, #40]
  412ad8:	ldr	x0, [sp, #48]
  412adc:	cmp	x1, x0
  412ae0:	b.cc	412b04 <argp_failure@@Base+0x26c8>  // b.lo, b.ul, b.last
  412ae4:	ldr	x0, [sp, #24]
  412ae8:	ldr	x0, [x0, #48]
  412aec:	ldr	x1, [sp, #40]
  412af0:	bl	401d10 <realloc@plt>
  412af4:	str	x0, [sp, #32]
  412af8:	ldr	x0, [sp, #32]
  412afc:	cmp	x0, #0x0
  412b00:	b.ne	412b1c <argp_failure@@Base+0x26e0>  // b.any
  412b04:	bl	401f40 <__errno_location@plt>
  412b08:	mov	x1, x0
  412b0c:	mov	w0, #0xc                   	// #12
  412b10:	str	w0, [x1]
  412b14:	mov	w0, #0x0                   	// #0
  412b18:	b	412b50 <argp_failure@@Base+0x2714>
  412b1c:	ldr	x0, [sp, #24]
  412b20:	ldr	x1, [sp, #32]
  412b24:	str	x1, [x0, #48]
  412b28:	ldr	x1, [sp, #32]
  412b2c:	ldr	x0, [sp, #40]
  412b30:	add	x1, x1, x0
  412b34:	ldr	x0, [sp, #24]
  412b38:	str	x1, [x0, #64]
  412b3c:	ldr	x0, [sp, #24]
  412b40:	ldr	x1, [x0, #48]
  412b44:	ldr	x0, [sp, #24]
  412b48:	str	x1, [x0, #56]
  412b4c:	mov	w0, #0x1                   	// #1
  412b50:	ldp	x29, x30, [sp], #64
  412b54:	ret
  412b58:	stp	x29, x30, [sp, #-304]!
  412b5c:	mov	x29, sp
  412b60:	str	x0, [sp, #56]
  412b64:	str	x1, [sp, #48]
  412b68:	str	x2, [sp, #256]
  412b6c:	str	x3, [sp, #264]
  412b70:	str	x4, [sp, #272]
  412b74:	str	x5, [sp, #280]
  412b78:	str	x6, [sp, #288]
  412b7c:	str	x7, [sp, #296]
  412b80:	str	q0, [sp, #128]
  412b84:	str	q1, [sp, #144]
  412b88:	str	q2, [sp, #160]
  412b8c:	str	q3, [sp, #176]
  412b90:	str	q4, [sp, #192]
  412b94:	str	q5, [sp, #208]
  412b98:	str	q6, [sp, #224]
  412b9c:	str	q7, [sp, #240]
  412ba0:	mov	x0, #0x96                  	// #150
  412ba4:	str	x0, [sp, #120]
  412ba8:	ldr	x1, [sp, #120]
  412bac:	ldr	x0, [sp, #56]
  412bb0:	bl	412958 <argp_failure@@Base+0x251c>
  412bb4:	cmp	w0, #0x0
  412bb8:	b.ne	412bc4 <argp_failure@@Base+0x2788>  // b.any
  412bbc:	mov	x0, #0xffffffffffffffff    	// #-1
  412bc0:	b	412c8c <argp_failure@@Base+0x2850>
  412bc4:	add	x0, sp, #0x130
  412bc8:	str	x0, [sp, #72]
  412bcc:	add	x0, sp, #0x130
  412bd0:	str	x0, [sp, #80]
  412bd4:	add	x0, sp, #0x100
  412bd8:	str	x0, [sp, #88]
  412bdc:	mov	w0, #0xffffffd0            	// #-48
  412be0:	str	w0, [sp, #96]
  412be4:	mov	w0, #0xffffff80            	// #-128
  412be8:	str	w0, [sp, #100]
  412bec:	ldr	x0, [sp, #56]
  412bf0:	ldr	x1, [x0, #64]
  412bf4:	ldr	x0, [sp, #56]
  412bf8:	ldr	x0, [x0, #56]
  412bfc:	sub	x0, x1, x0
  412c00:	str	x0, [sp, #112]
  412c04:	ldr	x0, [sp, #56]
  412c08:	ldr	x4, [x0, #56]
  412c0c:	add	x2, sp, #0x10
  412c10:	add	x3, sp, #0x48
  412c14:	ldp	x0, x1, [x3]
  412c18:	stp	x0, x1, [x2]
  412c1c:	ldp	x0, x1, [x3, #16]
  412c20:	stp	x0, x1, [x2, #16]
  412c24:	add	x0, sp, #0x10
  412c28:	mov	x3, x0
  412c2c:	ldr	x2, [sp, #48]
  412c30:	ldr	x1, [sp, #112]
  412c34:	mov	x0, x4
  412c38:	bl	401ee0 <vsnprintf@plt>
  412c3c:	str	w0, [sp, #108]
  412c40:	ldrsw	x0, [sp, #108]
  412c44:	ldr	x1, [sp, #112]
  412c48:	cmp	x1, x0
  412c4c:	b.hi	412c60 <argp_failure@@Base+0x2824>  // b.pmore
  412c50:	ldr	w0, [sp, #108]
  412c54:	add	w0, w0, #0x1
  412c58:	sxtw	x0, w0
  412c5c:	str	x0, [sp, #120]
  412c60:	ldrsw	x0, [sp, #108]
  412c64:	ldr	x1, [sp, #112]
  412c68:	cmp	x1, x0
  412c6c:	b.ls	412ba8 <argp_failure@@Base+0x276c>  // b.plast
  412c70:	ldr	x0, [sp, #56]
  412c74:	ldr	x1, [x0, #56]
  412c78:	ldrsw	x0, [sp, #108]
  412c7c:	add	x1, x1, x0
  412c80:	ldr	x0, [sp, #56]
  412c84:	str	x1, [x0, #56]
  412c88:	ldrsw	x0, [sp, #108]
  412c8c:	ldp	x29, x30, [sp], #304
  412c90:	ret
  412c94:	stp	x29, x30, [sp, #-48]!
  412c98:	mov	x29, sp
  412c9c:	str	x0, [sp, #40]
  412ca0:	str	x1, [sp, #32]
  412ca4:	str	x2, [sp, #24]
  412ca8:	ldr	x0, [sp, #40]
  412cac:	ldr	x1, [x0, #56]
  412cb0:	ldr	x0, [sp, #24]
  412cb4:	add	x1, x1, x0
  412cb8:	ldr	x0, [sp, #40]
  412cbc:	ldr	x0, [x0, #64]
  412cc0:	cmp	x1, x0
  412cc4:	b.ls	412cdc <argp_failure@@Base+0x28a0>  // b.plast
  412cc8:	ldr	x1, [sp, #24]
  412ccc:	ldr	x0, [sp, #40]
  412cd0:	bl	412958 <argp_failure@@Base+0x251c>
  412cd4:	cmp	w0, #0x0
  412cd8:	b.eq	412d10 <argp_failure@@Base+0x28d4>  // b.none
  412cdc:	ldr	x0, [sp, #40]
  412ce0:	ldr	x0, [x0, #56]
  412ce4:	ldr	x2, [sp, #24]
  412ce8:	ldr	x1, [sp, #32]
  412cec:	bl	401b30 <memcpy@plt>
  412cf0:	ldr	x0, [sp, #40]
  412cf4:	ldr	x1, [x0, #56]
  412cf8:	ldr	x0, [sp, #24]
  412cfc:	add	x1, x1, x0
  412d00:	ldr	x0, [sp, #40]
  412d04:	str	x1, [x0, #56]
  412d08:	ldr	x0, [sp, #24]
  412d0c:	b	412d14 <argp_failure@@Base+0x28d8>
  412d10:	mov	x0, #0x0                   	// #0
  412d14:	ldp	x29, x30, [sp], #48
  412d18:	ret
  412d1c:	stp	x29, x30, [sp, #-48]!
  412d20:	mov	x29, sp
  412d24:	str	x0, [sp, #24]
  412d28:	str	x1, [sp, #16]
  412d2c:	ldr	x0, [sp, #16]
  412d30:	bl	401b90 <strlen@plt>
  412d34:	str	x0, [sp, #40]
  412d38:	ldr	x0, [sp, #40]
  412d3c:	cmp	x0, #0x0
  412d40:	b.eq	412d78 <argp_failure@@Base+0x293c>  // b.none
  412d44:	ldr	x2, [sp, #40]
  412d48:	ldr	x1, [sp, #16]
  412d4c:	ldr	x0, [sp, #24]
  412d50:	bl	412c94 <argp_failure@@Base+0x2858>
  412d54:	str	x0, [sp, #32]
  412d58:	ldr	x1, [sp, #32]
  412d5c:	ldr	x0, [sp, #40]
  412d60:	cmp	x1, x0
  412d64:	b.ne	412d70 <argp_failure@@Base+0x2934>  // b.any
  412d68:	mov	w0, #0x0                   	// #0
  412d6c:	b	412d7c <argp_failure@@Base+0x2940>
  412d70:	mov	w0, #0xffffffff            	// #-1
  412d74:	b	412d7c <argp_failure@@Base+0x2940>
  412d78:	mov	w0, #0x0                   	// #0
  412d7c:	ldp	x29, x30, [sp], #48
  412d80:	ret
  412d84:	stp	x29, x30, [sp, #-32]!
  412d88:	mov	x29, sp
  412d8c:	str	x0, [sp, #24]
  412d90:	str	w1, [sp, #20]
  412d94:	ldr	x0, [sp, #24]
  412d98:	ldr	x1, [x0, #56]
  412d9c:	ldr	x0, [sp, #24]
  412da0:	ldr	x0, [x0, #64]
  412da4:	cmp	x1, x0
  412da8:	b.cc	412dc0 <argp_failure@@Base+0x2984>  // b.lo, b.ul, b.last
  412dac:	mov	x1, #0x1                   	// #1
  412db0:	ldr	x0, [sp, #24]
  412db4:	bl	412958 <argp_failure@@Base+0x251c>
  412db8:	cmp	w0, #0x0
  412dbc:	b.eq	412de8 <argp_failure@@Base+0x29ac>  // b.none
  412dc0:	ldr	x0, [sp, #24]
  412dc4:	ldr	x0, [x0, #56]
  412dc8:	add	x2, x0, #0x1
  412dcc:	ldr	x1, [sp, #24]
  412dd0:	str	x2, [x1, #56]
  412dd4:	ldr	w1, [sp, #20]
  412dd8:	and	w1, w1, #0xff
  412ddc:	strb	w1, [x0]
  412de0:	ldrb	w0, [x0]
  412de4:	b	412dec <argp_failure@@Base+0x29b0>
  412de8:	mov	w0, #0xffffffff            	// #-1
  412dec:	ldp	x29, x30, [sp], #32
  412df0:	ret
  412df4:	stp	x29, x30, [sp, #-48]!
  412df8:	mov	x29, sp
  412dfc:	str	x0, [sp, #24]
  412e00:	str	x1, [sp, #16]
  412e04:	ldr	x0, [sp, #24]
  412e08:	ldr	x1, [x0, #56]
  412e0c:	ldr	x0, [sp, #24]
  412e10:	ldr	x0, [x0, #48]
  412e14:	sub	x0, x1, x0
  412e18:	mov	x1, x0
  412e1c:	ldr	x0, [sp, #24]
  412e20:	ldr	x0, [x0, #32]
  412e24:	cmp	x1, x0
  412e28:	b.ls	412e34 <argp_failure@@Base+0x29f8>  // b.plast
  412e2c:	ldr	x0, [sp, #24]
  412e30:	bl	4120f0 <argp_failure@@Base+0x1cb4>
  412e34:	ldr	x0, [sp, #24]
  412e38:	ldr	x0, [x0, #8]
  412e3c:	str	x0, [sp, #40]
  412e40:	ldr	x0, [sp, #24]
  412e44:	ldr	x1, [sp, #16]
  412e48:	str	x1, [x0, #8]
  412e4c:	ldr	x0, [sp, #40]
  412e50:	ldp	x29, x30, [sp], #48
  412e54:	ret
  412e58:	stp	x29, x30, [sp, #-48]!
  412e5c:	mov	x29, sp
  412e60:	str	x0, [sp, #24]
  412e64:	str	x1, [sp, #16]
  412e68:	ldr	x0, [sp, #24]
  412e6c:	ldr	x1, [x0, #56]
  412e70:	ldr	x0, [sp, #24]
  412e74:	ldr	x0, [x0, #48]
  412e78:	sub	x0, x1, x0
  412e7c:	mov	x1, x0
  412e80:	ldr	x0, [sp, #24]
  412e84:	ldr	x0, [x0, #32]
  412e88:	cmp	x1, x0
  412e8c:	b.ls	412e98 <argp_failure@@Base+0x2a5c>  // b.plast
  412e90:	ldr	x0, [sp, #24]
  412e94:	bl	4120f0 <argp_failure@@Base+0x1cb4>
  412e98:	ldr	x0, [sp, #24]
  412e9c:	ldr	x0, [x0, #16]
  412ea0:	str	x0, [sp, #40]
  412ea4:	ldr	x0, [sp, #24]
  412ea8:	ldr	x1, [sp, #16]
  412eac:	str	x1, [x0, #16]
  412eb0:	ldr	x0, [sp, #40]
  412eb4:	ldp	x29, x30, [sp], #48
  412eb8:	ret
  412ebc:	stp	x29, x30, [sp, #-48]!
  412ec0:	mov	x29, sp
  412ec4:	str	x0, [sp, #24]
  412ec8:	str	x1, [sp, #16]
  412ecc:	ldr	x0, [sp, #24]
  412ed0:	ldr	x1, [x0, #56]
  412ed4:	ldr	x0, [sp, #24]
  412ed8:	ldr	x0, [x0, #48]
  412edc:	sub	x0, x1, x0
  412ee0:	mov	x1, x0
  412ee4:	ldr	x0, [sp, #24]
  412ee8:	ldr	x0, [x0, #32]
  412eec:	cmp	x1, x0
  412ef0:	b.ls	412efc <argp_failure@@Base+0x2ac0>  // b.plast
  412ef4:	ldr	x0, [sp, #24]
  412ef8:	bl	4120f0 <argp_failure@@Base+0x1cb4>
  412efc:	ldr	x0, [sp, #24]
  412f00:	ldr	x0, [x0, #24]
  412f04:	str	x0, [sp, #40]
  412f08:	ldr	x1, [sp, #16]
  412f0c:	ldr	x0, [sp, #24]
  412f10:	str	x1, [x0, #24]
  412f14:	ldr	x0, [sp, #40]
  412f18:	ldp	x29, x30, [sp], #48
  412f1c:	ret
  412f20:	stp	x29, x30, [sp, #-32]!
  412f24:	mov	x29, sp
  412f28:	str	x0, [sp, #24]
  412f2c:	ldr	x0, [sp, #24]
  412f30:	ldr	x1, [x0, #56]
  412f34:	ldr	x0, [sp, #24]
  412f38:	ldr	x0, [x0, #48]
  412f3c:	sub	x0, x1, x0
  412f40:	mov	x1, x0
  412f44:	ldr	x0, [sp, #24]
  412f48:	ldr	x0, [x0, #32]
  412f4c:	cmp	x1, x0
  412f50:	b.ls	412f5c <argp_failure@@Base+0x2b20>  // b.plast
  412f54:	ldr	x0, [sp, #24]
  412f58:	bl	4120f0 <argp_failure@@Base+0x1cb4>
  412f5c:	ldr	x0, [sp, #24]
  412f60:	ldr	x0, [x0, #40]
  412f64:	mov	x1, #0x0                   	// #0
  412f68:	cmp	x0, #0x0
  412f6c:	csel	x0, x0, x1, ge  // ge = tcont
  412f70:	ldp	x29, x30, [sp], #32
  412f74:	ret
  412f78:	stp	x29, x30, [sp, #-64]!
  412f7c:	mov	x29, sp
  412f80:	stp	x19, x20, [sp, #16]
  412f84:	adrp	x20, 429000 <argp_failure@@Base+0x18bc4>
  412f88:	add	x20, x20, #0xdf0
  412f8c:	stp	x21, x22, [sp, #32]
  412f90:	adrp	x21, 429000 <argp_failure@@Base+0x18bc4>
  412f94:	add	x21, x21, #0xde8
  412f98:	sub	x20, x20, x21
  412f9c:	mov	w22, w0
  412fa0:	stp	x23, x24, [sp, #48]
  412fa4:	mov	x23, x1
  412fa8:	mov	x24, x2
  412fac:	bl	401af8 <memcpy@plt-0x38>
  412fb0:	cmp	xzr, x20, asr #3
  412fb4:	b.eq	412fe0 <argp_failure@@Base+0x2ba4>  // b.none
  412fb8:	asr	x20, x20, #3
  412fbc:	mov	x19, #0x0                   	// #0
  412fc0:	ldr	x3, [x21, x19, lsl #3]
  412fc4:	mov	x2, x24
  412fc8:	add	x19, x19, #0x1
  412fcc:	mov	x1, x23
  412fd0:	mov	w0, w22
  412fd4:	blr	x3
  412fd8:	cmp	x20, x19
  412fdc:	b.ne	412fc0 <argp_failure@@Base+0x2b84>  // b.any
  412fe0:	ldp	x19, x20, [sp, #16]
  412fe4:	ldp	x21, x22, [sp, #32]
  412fe8:	ldp	x23, x24, [sp, #48]
  412fec:	ldp	x29, x30, [sp], #64
  412ff0:	ret
  412ff4:	nop
  412ff8:	ret
  412ffc:	nop
  413000:	mov	x2, x1
  413004:	mov	w1, w0
  413008:	mov	w0, #0x0                   	// #0
  41300c:	b	401e90 <__fxstat@plt>

Disassembly of section .fini:

0000000000413010 <.fini>:
  413010:	stp	x29, x30, [sp, #-16]!
  413014:	mov	x29, sp
  413018:	ldp	x29, x30, [sp], #16
  41301c:	ret
