# 100DaysOfRtl
I am Shashank Sirohiya, a VLSI enthusiast and this is my journey of 100 days of RTL(Verilog, System verilog, UVM).I mostly use Questasim software for the simulation of RTL Codes and the Synthesis is performed by using Xilinx Vivado Design Suite.

Day:1 _"ALU"

Day:2 _"Binary_to_Gray_Decoder"

Day:3 _"Gray_to_Binary_Decoder"

Day:4 _"3_8Decoder"

Day:5 _"8_3Encoder"

Day:6 _"Parity_Encoder"

Day:7 _"Priority_Encoder"

Day:8 _"Binary_to_Bcd"

Day:9 _"Bcd_to_7Segment"

Day:10_"Parameterized_full_adder"

Day:11_"Carry_Look_Ahead_Adder"

Day:12_"Full_Subtractor"

Day:13_"Multiplier"

Day:14_"Divider"

Day:15_"Comparator"

Day:16_"Multiplexer"

Day:17_"Demultiplexer"

Day:18_"Endianess"

Day:19_"Inter_Intra_Delay"

Day:20_"Booth algorithm"

Day:21_"D_Latch"

Day:22_"SR_Latch"

Day:23_"D_FF"

Day:24_"JK_FF"

-----------------------------------------------
Day:25_"Mod7_Counter"

Day:26_"Gray_Counter"

Day:27_"Ring_Counter"

Day:28_"Jhonson_Counter"

Day:29_"Up_Down_Counter"

Day:30_"Universal_Binary_Counter"

Day:31_"FSM_Onehot"

Day:32_"FSM_Sequence_Detector_101011"

Day:33_"FSM_Traffic_Light_Controller"

Day:34_"FSM_Sequence_Generator"

----------------------------------------------
Day:35_"LFSR"

Day:36_"RSB"

Day:37_"SISO"

Day:38_"SIPO"

Day:39_"PISO"

Day:40_"PIPO"

Day:41_"Universal_Shift_Register"

Day:42_"Parameterised_Register"

Day:43_"Barrel_Shift_Registor"

Day:44_"FIFO_Synchronous"

Day:45_"15_15Rom"

Day:46_"Rom_Asynchronous"

Day:47_"Rom_Using_Case"

Day:48_"Rom_Alu_Decoder"

Day:49_"Ram_Synchronous"  //Single port

Day:50_"16_16Ram"  //Dual port

Day:51_"Asynchronous_Ram"

Day:52_"Bi_directional_Ram"

Day:53_"Parameterised_Ram"

Day:54_"Ram_8191k"

Day:55_"Clock_Divider"

Day:56_"Clock_Buffer"

Day:57_"Frequency_Divider_by_Oddnumber"

Day:58_"Frequency_Divider_by_Even_number"

------------------------------------------------
Day:59_"Priority_resolver"

Day:60_"Psuedo_Random_Sequence"

Day:61_"Parameterised_Cube"

Day:62_"Password(Digital Safe locker)"

Day:63_"Prime_Number"

Day:64_"Elevator"

Day:65_"Vending_Machine"

Day:66_"Rail_Track"

Day:67_"Running_Led" 

Day:68_"Palindrome_of_a_number"

--------------------------------------------
Day:69_"Data_Encryption"

Day:70_"Data_Decryption"

-------------------------------------------
Day:71_"AXI4_LITE"

Day:72_"APB"

Day:73_"UART"

Day:74_"SPI"

Day:75_"AHB"

Day:76_"AHB_APB_Bridge"

Day:77_"VGA"

--------------------------------------------
Day:78_"Typecasting"

Day:79_"Always_Comb"

Day:80_"Always_Latch"

Day:81_"Always_FF"

Day:82_"Queue"

Day:83_"Ah_as,Ah_s,Al_as,Al_s_Reset"

Day:84_"Sequence_Detector_Enum"

Day:85_"Parameterised_Sram"

Day:86_"ALU_Enum"

Day:87_"Fixed_Array"

Day:88_"Dynamic_Array"    

Day:89_"Associative_Array" 

Day:90_"Packed_Array" 

Day:91_"Unpacked_Array"   

Day:92_"Structure" 

Day:93_"Cast"   

Day:94_"How to make Interface of sv testbench env" 

Day:95_"How to make Transaction, Generator and Driver modules" 

Day:96_"How to make monitor and scoreboard modules" 

Day:97_"How to make Agent, Environment, Test, Tb_top modules" 

Day:98_"SV_TB_ADDER"

Day:99_"SV_TB_MEMORY"

Day:100_"UVM_TB_ADDER"
