#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Nov  9 18:30:31 2021
# Process ID: 21524
# Current directory: C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23204 C:\Users\losyo\Desktop\verilog\Lab4\Lab4_Mealy_Sequence_Detector\Lab4_Mealy_Sequence_Detector.xpr
# Log file: C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/vivado.log
# Journal file: C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_Mealy_Sequence_Detector.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_Mealy_Sequence_Detector.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_Mealy_Sequence_Detector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Lab4_TeamX_Mealy_Sequence_Detector_t' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_Mealy_Sequence_Detector.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Lab4_TeamX_Mealy_Sequence_Detector_t_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/losyo/Desktop/verilog/Lab4/Lab4_TeamX_Mealy_Sequence_Detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mealy_Sequence_Detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_Mealy_Sequence_Detector.srcs/sources_1/new/Lab4_TeamX_Mealy_Sequence_Detector_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab4_TeamX_Mealy_Sequence_Detector_t
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_Mealy_Sequence_Detector.sim/sim_1/behav/xsim'
"xelab -wto 3183270562df45a39dbcd44e98b972f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab4_TeamX_Mealy_Sequence_Detector_t_behav xil_defaultlib.Lab4_TeamX_Mealy_Sequence_Detector_t xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 3183270562df45a39dbcd44e98b972f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab4_TeamX_Mealy_Sequence_Detector_t_behav xil_defaultlib.Lab4_TeamX_Mealy_Sequence_Detector_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
ERROR: [XSIM 43-4287] "C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_Mealy_Sequence_Detector.srcs/sources_1/new/Lab4_TeamX_Mealy_Sequence_Detector_t.v" Line 16. Undefined system task '$fsdbDumpfile'
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_Mealy_Sequence_Detector.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_Mealy_Sequence_Detector.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_Mealy_Sequence_Detector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Lab4_TeamX_Mealy_Sequence_Detector_t' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_Mealy_Sequence_Detector.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Lab4_TeamX_Mealy_Sequence_Detector_t_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_Mealy_Sequence_Detector.sim/sim_1/behav/xsim'
"xelab -wto 3183270562df45a39dbcd44e98b972f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab4_TeamX_Mealy_Sequence_Detector_t_behav xil_defaultlib.Lab4_TeamX_Mealy_Sequence_Detector_t xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 3183270562df45a39dbcd44e98b972f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab4_TeamX_Mealy_Sequence_Detector_t_behav xil_defaultlib.Lab4_TeamX_Mealy_Sequence_Detector_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
ERROR: [XSIM 43-4287] "C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_Mealy_Sequence_Detector.srcs/sources_1/new/Lab4_TeamX_Mealy_Sequence_Detector_t.v" Line 16. Undefined system task '$fsdbDumpfile'
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_Mealy_Sequence_Detector.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_Mealy_Sequence_Detector.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_Mealy_Sequence_Detector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Lab4_TeamX_Mealy_Sequence_Detector_t' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_Mealy_Sequence_Detector.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Lab4_TeamX_Mealy_Sequence_Detector_t_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/losyo/Desktop/verilog/Lab4/Lab4_TeamX_Mealy_Sequence_Detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mealy_Sequence_Detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_Mealy_Sequence_Detector.srcs/sources_1/new/Lab4_TeamX_Mealy_Sequence_Detector_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab4_TeamX_Mealy_Sequence_Detector_t
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_Mealy_Sequence_Detector.sim/sim_1/behav/xsim'
"xelab -wto 3183270562df45a39dbcd44e98b972f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab4_TeamX_Mealy_Sequence_Detector_t_behav xil_defaultlib.Lab4_TeamX_Mealy_Sequence_Detector_t xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 3183270562df45a39dbcd44e98b972f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab4_TeamX_Mealy_Sequence_Detector_t_behav xil_defaultlib.Lab4_TeamX_Mealy_Sequence_Detector_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mealy_Sequence_Detector
Compiling module xil_defaultlib.Lab4_TeamX_Mealy_Sequence_Detect...
Compiling module xil_defaultlib.glbl
Built simulation snapshot Lab4_TeamX_Mealy_Sequence_Detector_t_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_Mealy_Sequence_Detector.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Lab4_TeamX_Mealy_Sequence_Detector_t_behav -key {Behavioral:sim_1:Functional:Lab4_TeamX_Mealy_Sequence_Detector_t} -tclbatch {Lab4_TeamX_Mealy_Sequence_Detector_t.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source Lab4_TeamX_Mealy_Sequence_Detector_t.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 380 ns : File "C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_Mealy_Sequence_Detector.srcs/sources_1/new/Lab4_TeamX_Mealy_Sequence_Detector_t.v" Line 42
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1014.992 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Lab4_TeamX_Mealy_Sequence_Detector_t_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1014.992 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_Mealy_Sequence_Detector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Lab4_TeamX_Mealy_Sequence_Detector_t' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_Mealy_Sequence_Detector.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Lab4_TeamX_Mealy_Sequence_Detector_t_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/losyo/Desktop/verilog/Lab4/Lab4_TeamX_Mealy_Sequence_Detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mealy_Sequence_Detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_Mealy_Sequence_Detector.srcs/sources_1/new/Lab4_TeamX_Mealy_Sequence_Detector_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab4_TeamX_Mealy_Sequence_Detector_t
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_Mealy_Sequence_Detector.sim/sim_1/behav/xsim'
"xelab -wto 3183270562df45a39dbcd44e98b972f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab4_TeamX_Mealy_Sequence_Detector_t_behav xil_defaultlib.Lab4_TeamX_Mealy_Sequence_Detector_t xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 3183270562df45a39dbcd44e98b972f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab4_TeamX_Mealy_Sequence_Detector_t_behav xil_defaultlib.Lab4_TeamX_Mealy_Sequence_Detector_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mealy_Sequence_Detector
Compiling module xil_defaultlib.Lab4_TeamX_Mealy_Sequence_Detect...
Compiling module xil_defaultlib.glbl
Built simulation snapshot Lab4_TeamX_Mealy_Sequence_Detector_t_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_Mealy_Sequence_Detector.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Lab4_TeamX_Mealy_Sequence_Detector_t_behav -key {Behavioral:sim_1:Functional:Lab4_TeamX_Mealy_Sequence_Detector_t} -tclbatch {Lab4_TeamX_Mealy_Sequence_Detector_t.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source Lab4_TeamX_Mealy_Sequence_Detector_t.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 460 ns : File "C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_Mealy_Sequence_Detector.srcs/sources_1/new/Lab4_TeamX_Mealy_Sequence_Detector_t.v" Line 50
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1014.992 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Lab4_TeamX_Mealy_Sequence_Detector_t_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1014.992 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_Mealy_Sequence_Detector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Lab4_TeamX_Mealy_Sequence_Detector_t' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_Mealy_Sequence_Detector.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Lab4_TeamX_Mealy_Sequence_Detector_t_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/losyo/Desktop/verilog/Lab4/Lab4_TeamX_Mealy_Sequence_Detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mealy_Sequence_Detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_Mealy_Sequence_Detector.srcs/sources_1/new/Lab4_TeamX_Mealy_Sequence_Detector_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mealy_Sequence_Detector_t
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_Mealy_Sequence_Detector.sim/sim_1/behav/xsim'
"xelab -wto 3183270562df45a39dbcd44e98b972f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab4_TeamX_Mealy_Sequence_Detector_t_behav xil_defaultlib.Lab4_TeamX_Mealy_Sequence_Detector_t xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 3183270562df45a39dbcd44e98b972f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab4_TeamX_Mealy_Sequence_Detector_t_behav xil_defaultlib.Lab4_TeamX_Mealy_Sequence_Detector_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mealy_Sequence_Detector
Compiling module xil_defaultlib.Lab4_TeamX_Mealy_Sequence_Detect...
Compiling module xil_defaultlib.glbl
Built simulation snapshot Lab4_TeamX_Mealy_Sequence_Detector_t_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_Mealy_Sequence_Detector.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Lab4_TeamX_Mealy_Sequence_Detector_t_behav -key {Behavioral:sim_1:Functional:Lab4_TeamX_Mealy_Sequence_Detector_t} -tclbatch {Lab4_TeamX_Mealy_Sequence_Detector_t.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source Lab4_TeamX_Mealy_Sequence_Detector_t.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 460 ns : File "C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_Mealy_Sequence_Detector.srcs/sources_1/new/Lab4_TeamX_Mealy_Sequence_Detector_t.v" Line 50
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1014.992 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Lab4_TeamX_Mealy_Sequence_Detector_t_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 1014.992 ; gain = 0.000
set_property top Mealy_Sequence_Detector_t [current_fileset]
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: 程序無法存取檔案，因為檔案正由另一個程序使用。: "C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_Mealy_Sequence_Detector.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_Mealy_Sequence_Detector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Mealy_Sequence_Detector_t' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_Mealy_Sequence_Detector.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Mealy_Sequence_Detector_t_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_Mealy_Sequence_Detector.sim/sim_1/behav/xsim'
"xelab -wto 3183270562df45a39dbcd44e98b972f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Mealy_Sequence_Detector_t_behav xil_defaultlib.Mealy_Sequence_Detector_t xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 3183270562df45a39dbcd44e98b972f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Mealy_Sequence_Detector_t_behav xil_defaultlib.Mealy_Sequence_Detector_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mealy_Sequence_Detector
Compiling module xil_defaultlib.Mealy_Sequence_Detector_t
Compiling module xil_defaultlib.glbl
Built simulation snapshot Mealy_Sequence_Detector_t_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_Mealy_Sequence_Detector.sim/sim_1/behav/xsim/xsim.dir/Mealy_Sequence_Detector_t_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_Mealy_Sequence_Detector.sim/sim_1/behav/xsim/xsim.dir/Mealy_Sequence_Detector_t_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Nov 10 00:44:06 2021. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 10 00:44:06 2021...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_Mealy_Sequence_Detector.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Mealy_Sequence_Detector_t_behav -key {Behavioral:sim_1:Functional:Mealy_Sequence_Detector_t} -tclbatch {Mealy_Sequence_Detector_t.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source Mealy_Sequence_Detector_t.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 655 ns : File "C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_Mealy_Sequence_Detector.srcs/sources_1/new/Lab4_TeamX_Mealy_Sequence_Detector_t.v" Line 33
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Mealy_Sequence_Detector_t_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1014.992 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_Mealy_Sequence_Detector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Mealy_Sequence_Detector_t' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_Mealy_Sequence_Detector.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Mealy_Sequence_Detector_t_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/losyo/Desktop/verilog/Lab4/Lab4_TeamX_Mealy_Sequence_Detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mealy_Sequence_Detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_Mealy_Sequence_Detector.srcs/sources_1/new/Lab4_TeamX_Mealy_Sequence_Detector_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab4_TeamX_Mealy_Sequence_Detector_t
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_Mealy_Sequence_Detector.sim/sim_1/behav/xsim'
"xelab -wto 3183270562df45a39dbcd44e98b972f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Mealy_Sequence_Detector_t_behav xil_defaultlib.Mealy_Sequence_Detector_t xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 3183270562df45a39dbcd44e98b972f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Mealy_Sequence_Detector_t_behav xil_defaultlib.Mealy_Sequence_Detector_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mealy_Sequence_Detector
Compiling module xil_defaultlib.Mealy_Sequence_Detector_t
Compiling module xil_defaultlib.glbl
Built simulation snapshot Mealy_Sequence_Detector_t_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_Mealy_Sequence_Detector.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Mealy_Sequence_Detector_t_behav -key {Behavioral:sim_1:Functional:Mealy_Sequence_Detector_t} -tclbatch {Mealy_Sequence_Detector_t.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source Mealy_Sequence_Detector_t.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 655 ns : File "C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_Mealy_Sequence_Detector.srcs/sources_1/new/Lab4_TeamX_Mealy_Sequence_Detector_t.v" Line 33
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Mealy_Sequence_Detector_t_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1014.992 ; gain = 0.000
set_property top Lab4_TeamX_Mealy_Sequence_Detector_t [current_fileset]
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: 程序無法存取檔案，因為檔案正由另一個程序使用。: "C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_Mealy_Sequence_Detector.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_Mealy_Sequence_Detector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Lab4_TeamX_Mealy_Sequence_Detector_t' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_Mealy_Sequence_Detector.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Lab4_TeamX_Mealy_Sequence_Detector_t_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_Mealy_Sequence_Detector.sim/sim_1/behav/xsim'
"xelab -wto 3183270562df45a39dbcd44e98b972f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab4_TeamX_Mealy_Sequence_Detector_t_behav xil_defaultlib.Lab4_TeamX_Mealy_Sequence_Detector_t xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 3183270562df45a39dbcd44e98b972f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab4_TeamX_Mealy_Sequence_Detector_t_behav xil_defaultlib.Lab4_TeamX_Mealy_Sequence_Detector_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mealy_Sequence_Detector
Compiling module xil_defaultlib.Lab4_TeamX_Mealy_Sequence_Detect...
Compiling module xil_defaultlib.glbl
Built simulation snapshot Lab4_TeamX_Mealy_Sequence_Detector_t_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_Mealy_Sequence_Detector.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Lab4_TeamX_Mealy_Sequence_Detector_t_behav -key {Behavioral:sim_1:Functional:Lab4_TeamX_Mealy_Sequence_Detector_t} -tclbatch {Lab4_TeamX_Mealy_Sequence_Detector_t.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source Lab4_TeamX_Mealy_Sequence_Detector_t.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 460 ns : File "C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_Mealy_Sequence_Detector.srcs/sources_1/new/Lab4_TeamX_Mealy_Sequence_Detector_t.v" Line 50
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Lab4_TeamX_Mealy_Sequence_Detector_t_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1014.992 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_Mealy_Sequence_Detector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Lab4_TeamX_Mealy_Sequence_Detector_t' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_Mealy_Sequence_Detector.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Lab4_TeamX_Mealy_Sequence_Detector_t_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/losyo/Desktop/verilog/Lab4/Lab4_TeamX_Mealy_Sequence_Detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mealy_Sequence_Detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_Mealy_Sequence_Detector.srcs/sources_1/new/Lab4_TeamX_Mealy_Sequence_Detector_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab4_TeamX_Mealy_Sequence_Detector_t
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_Mealy_Sequence_Detector.sim/sim_1/behav/xsim'
"xelab -wto 3183270562df45a39dbcd44e98b972f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab4_TeamX_Mealy_Sequence_Detector_t_behav xil_defaultlib.Lab4_TeamX_Mealy_Sequence_Detector_t xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 3183270562df45a39dbcd44e98b972f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab4_TeamX_Mealy_Sequence_Detector_t_behav xil_defaultlib.Lab4_TeamX_Mealy_Sequence_Detector_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mealy_Sequence_Detector
Compiling module xil_defaultlib.Lab4_TeamX_Mealy_Sequence_Detect...
Compiling module xil_defaultlib.glbl
Built simulation snapshot Lab4_TeamX_Mealy_Sequence_Detector_t_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_Mealy_Sequence_Detector.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Lab4_TeamX_Mealy_Sequence_Detector_t_behav -key {Behavioral:sim_1:Functional:Lab4_TeamX_Mealy_Sequence_Detector_t} -tclbatch {Lab4_TeamX_Mealy_Sequence_Detector_t.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source Lab4_TeamX_Mealy_Sequence_Detector_t.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 655 ns : File "C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_Mealy_Sequence_Detector.srcs/sources_1/new/Lab4_TeamX_Mealy_Sequence_Detector_t.v" Line 37
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Lab4_TeamX_Mealy_Sequence_Detector_t_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1014.992 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_Mealy_Sequence_Detector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Lab4_TeamX_Mealy_Sequence_Detector_t' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_Mealy_Sequence_Detector.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Lab4_TeamX_Mealy_Sequence_Detector_t_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/losyo/Desktop/verilog/Lab4/Lab4_TeamX_Mealy_Sequence_Detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mealy_Sequence_Detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_Mealy_Sequence_Detector.srcs/sources_1/new/Lab4_TeamX_Mealy_Sequence_Detector_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab4_TeamX_Mealy_Sequence_Detector_t
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_Mealy_Sequence_Detector.sim/sim_1/behav/xsim'
"xelab -wto 3183270562df45a39dbcd44e98b972f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab4_TeamX_Mealy_Sequence_Detector_t_behav xil_defaultlib.Lab4_TeamX_Mealy_Sequence_Detector_t xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 3183270562df45a39dbcd44e98b972f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab4_TeamX_Mealy_Sequence_Detector_t_behav xil_defaultlib.Lab4_TeamX_Mealy_Sequence_Detector_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mealy_Sequence_Detector
Compiling module xil_defaultlib.Lab4_TeamX_Mealy_Sequence_Detect...
Compiling module xil_defaultlib.glbl
Built simulation snapshot Lab4_TeamX_Mealy_Sequence_Detector_t_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_Mealy_Sequence_Detector.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Lab4_TeamX_Mealy_Sequence_Detector_t_behav -key {Behavioral:sim_1:Functional:Lab4_TeamX_Mealy_Sequence_Detector_t} -tclbatch {Lab4_TeamX_Mealy_Sequence_Detector_t.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source Lab4_TeamX_Mealy_Sequence_Detector_t.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 655 ns : File "C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_Mealy_Sequence_Detector.srcs/sources_1/new/Lab4_TeamX_Mealy_Sequence_Detector_t.v" Line 39
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Lab4_TeamX_Mealy_Sequence_Detector_t_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1014.992 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_Mealy_Sequence_Detector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Lab4_TeamX_Mealy_Sequence_Detector_t' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_Mealy_Sequence_Detector.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Lab4_TeamX_Mealy_Sequence_Detector_t_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/losyo/Desktop/verilog/Lab4/Lab4_TeamX_Mealy_Sequence_Detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mealy_Sequence_Detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_Mealy_Sequence_Detector.srcs/sources_1/new/Lab4_TeamX_Mealy_Sequence_Detector_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab4_TeamX_Mealy_Sequence_Detector_t
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_Mealy_Sequence_Detector.sim/sim_1/behav/xsim'
"xelab -wto 3183270562df45a39dbcd44e98b972f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab4_TeamX_Mealy_Sequence_Detector_t_behav xil_defaultlib.Lab4_TeamX_Mealy_Sequence_Detector_t xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 3183270562df45a39dbcd44e98b972f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab4_TeamX_Mealy_Sequence_Detector_t_behav xil_defaultlib.Lab4_TeamX_Mealy_Sequence_Detector_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mealy_Sequence_Detector
Compiling module xil_defaultlib.Lab4_TeamX_Mealy_Sequence_Detect...
Compiling module xil_defaultlib.glbl
Built simulation snapshot Lab4_TeamX_Mealy_Sequence_Detector_t_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_Mealy_Sequence_Detector.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Lab4_TeamX_Mealy_Sequence_Detector_t_behav -key {Behavioral:sim_1:Functional:Lab4_TeamX_Mealy_Sequence_Detector_t} -tclbatch {Lab4_TeamX_Mealy_Sequence_Detector_t.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source Lab4_TeamX_Mealy_Sequence_Detector_t.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 460 ns : File "C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_Mealy_Sequence_Detector.srcs/sources_1/new/Lab4_TeamX_Mealy_Sequence_Detector_t.v" Line 50
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1014.992 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Lab4_TeamX_Mealy_Sequence_Detector_t_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1014.992 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_Mealy_Sequence_Detector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Lab4_TeamX_Mealy_Sequence_Detector_t' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_Mealy_Sequence_Detector.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Lab4_TeamX_Mealy_Sequence_Detector_t_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/losyo/Desktop/verilog/Lab4/Lab4_TeamX_Mealy_Sequence_Detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mealy_Sequence_Detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_Mealy_Sequence_Detector.srcs/sources_1/new/Lab4_TeamX_Mealy_Sequence_Detector_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab4_TeamX_Mealy_Sequence_Detector_t
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_Mealy_Sequence_Detector.sim/sim_1/behav/xsim'
"xelab -wto 3183270562df45a39dbcd44e98b972f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab4_TeamX_Mealy_Sequence_Detector_t_behav xil_defaultlib.Lab4_TeamX_Mealy_Sequence_Detector_t xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 3183270562df45a39dbcd44e98b972f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab4_TeamX_Mealy_Sequence_Detector_t_behav xil_defaultlib.Lab4_TeamX_Mealy_Sequence_Detector_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mealy_Sequence_Detector
Compiling module xil_defaultlib.Lab4_TeamX_Mealy_Sequence_Detect...
Compiling module xil_defaultlib.glbl
Built simulation snapshot Lab4_TeamX_Mealy_Sequence_Detector_t_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_Mealy_Sequence_Detector.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Lab4_TeamX_Mealy_Sequence_Detector_t_behav -key {Behavioral:sim_1:Functional:Lab4_TeamX_Mealy_Sequence_Detector_t} -tclbatch {Lab4_TeamX_Mealy_Sequence_Detector_t.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source Lab4_TeamX_Mealy_Sequence_Detector_t.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 655 ns : File "C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_Mealy_Sequence_Detector.srcs/sources_1/new/Lab4_TeamX_Mealy_Sequence_Detector_t.v" Line 34
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1014.992 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Lab4_TeamX_Mealy_Sequence_Detector_t_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1014.992 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_Mealy_Sequence_Detector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Lab4_TeamX_Mealy_Sequence_Detector_t' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_Mealy_Sequence_Detector.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Lab4_TeamX_Mealy_Sequence_Detector_t_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/losyo/Desktop/verilog/Lab4/Lab4_TeamX_Mealy_Sequence_Detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mealy_Sequence_Detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_Mealy_Sequence_Detector.srcs/sources_1/new/Lab4_TeamX_Mealy_Sequence_Detector_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab4_TeamX_Mealy_Sequence_Detector_t
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_Mealy_Sequence_Detector.sim/sim_1/behav/xsim'
"xelab -wto 3183270562df45a39dbcd44e98b972f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab4_TeamX_Mealy_Sequence_Detector_t_behav xil_defaultlib.Lab4_TeamX_Mealy_Sequence_Detector_t xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 3183270562df45a39dbcd44e98b972f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab4_TeamX_Mealy_Sequence_Detector_t_behav xil_defaultlib.Lab4_TeamX_Mealy_Sequence_Detector_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mealy_Sequence_Detector
Compiling module xil_defaultlib.Lab4_TeamX_Mealy_Sequence_Detect...
Compiling module xil_defaultlib.glbl
Built simulation snapshot Lab4_TeamX_Mealy_Sequence_Detector_t_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_Mealy_Sequence_Detector.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Lab4_TeamX_Mealy_Sequence_Detector_t_behav -key {Behavioral:sim_1:Functional:Lab4_TeamX_Mealy_Sequence_Detector_t} -tclbatch {Lab4_TeamX_Mealy_Sequence_Detector_t.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source Lab4_TeamX_Mealy_Sequence_Detector_t.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 665 ns : File "C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_Mealy_Sequence_Detector.srcs/sources_1/new/Lab4_TeamX_Mealy_Sequence_Detector_t.v" Line 34
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1014.992 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Lab4_TeamX_Mealy_Sequence_Detector_t_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1014.992 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_Mealy_Sequence_Detector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Lab4_TeamX_Mealy_Sequence_Detector_t' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_Mealy_Sequence_Detector.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Lab4_TeamX_Mealy_Sequence_Detector_t_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/losyo/Desktop/verilog/Lab4/Lab4_TeamX_Mealy_Sequence_Detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mealy_Sequence_Detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_Mealy_Sequence_Detector.srcs/sources_1/new/Lab4_TeamX_Mealy_Sequence_Detector_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab4_TeamX_Mealy_Sequence_Detector_t
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_Mealy_Sequence_Detector.sim/sim_1/behav/xsim'
"xelab -wto 3183270562df45a39dbcd44e98b972f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab4_TeamX_Mealy_Sequence_Detector_t_behav xil_defaultlib.Lab4_TeamX_Mealy_Sequence_Detector_t xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 3183270562df45a39dbcd44e98b972f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab4_TeamX_Mealy_Sequence_Detector_t_behav xil_defaultlib.Lab4_TeamX_Mealy_Sequence_Detector_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mealy_Sequence_Detector
Compiling module xil_defaultlib.Lab4_TeamX_Mealy_Sequence_Detect...
Compiling module xil_defaultlib.glbl
Built simulation snapshot Lab4_TeamX_Mealy_Sequence_Detector_t_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_Mealy_Sequence_Detector.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Lab4_TeamX_Mealy_Sequence_Detector_t_behav -key {Behavioral:sim_1:Functional:Lab4_TeamX_Mealy_Sequence_Detector_t} -tclbatch {Lab4_TeamX_Mealy_Sequence_Detector_t.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source Lab4_TeamX_Mealy_Sequence_Detector_t.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 665 ns : File "C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_Mealy_Sequence_Detector.srcs/sources_1/new/Lab4_TeamX_Mealy_Sequence_Detector_t.v" Line 34
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Lab4_TeamX_Mealy_Sequence_Detector_t_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1014.992 ; gain = 0.000
current_wave_config {Untitled 12}
Untitled 12
add_wave {{/Lab4_TeamX_Mealy_Sequence_Detector_t/ff/state}} 
save_wave_config {C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_TeamX_Mealy_Sequence_Detector_t_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_TeamX_Mealy_Sequence_Detector_t_behav.wcfg
set_property xsim.view C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_TeamX_Mealy_Sequence_Detector_t_behav.wcfg [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_Mealy_Sequence_Detector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Lab4_TeamX_Mealy_Sequence_Detector_t' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_Mealy_Sequence_Detector.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Lab4_TeamX_Mealy_Sequence_Detector_t_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_Mealy_Sequence_Detector.sim/sim_1/behav/xsim'
"xelab -wto 3183270562df45a39dbcd44e98b972f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab4_TeamX_Mealy_Sequence_Detector_t_behav xil_defaultlib.Lab4_TeamX_Mealy_Sequence_Detector_t xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 3183270562df45a39dbcd44e98b972f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab4_TeamX_Mealy_Sequence_Detector_t_behav xil_defaultlib.Lab4_TeamX_Mealy_Sequence_Detector_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_Mealy_Sequence_Detector.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Lab4_TeamX_Mealy_Sequence_Detector_t_behav -key {Behavioral:sim_1:Functional:Lab4_TeamX_Mealy_Sequence_Detector_t} -tclbatch {Lab4_TeamX_Mealy_Sequence_Detector_t.tcl} -view {C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_TeamX_Mealy_Sequence_Detector_t_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_TeamX_Mealy_Sequence_Detector_t_behav.wcfg
source Lab4_TeamX_Mealy_Sequence_Detector_t.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 665 ns : File "C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_Mealy_Sequence_Detector.srcs/sources_1/new/Lab4_TeamX_Mealy_Sequence_Detector_t.v" Line 34
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1014.992 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Lab4_TeamX_Mealy_Sequence_Detector_t_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1014.992 ; gain = 0.000
current_wave_config {Lab4_TeamX_Mealy_Sequence_Detector_t_behav.wcfg}
Lab4_TeamX_Mealy_Sequence_Detector_t_behav.wcfg
add_wave {{/Lab4_TeamX_Mealy_Sequence_Detector_t/ff/count}} 
save_wave_config {C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_TeamX_Mealy_Sequence_Detector_t_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_Mealy_Sequence_Detector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Lab4_TeamX_Mealy_Sequence_Detector_t' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_Mealy_Sequence_Detector.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Lab4_TeamX_Mealy_Sequence_Detector_t_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_Mealy_Sequence_Detector.sim/sim_1/behav/xsim'
"xelab -wto 3183270562df45a39dbcd44e98b972f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab4_TeamX_Mealy_Sequence_Detector_t_behav xil_defaultlib.Lab4_TeamX_Mealy_Sequence_Detector_t xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 3183270562df45a39dbcd44e98b972f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab4_TeamX_Mealy_Sequence_Detector_t_behav xil_defaultlib.Lab4_TeamX_Mealy_Sequence_Detector_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_Mealy_Sequence_Detector.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Lab4_TeamX_Mealy_Sequence_Detector_t_behav -key {Behavioral:sim_1:Functional:Lab4_TeamX_Mealy_Sequence_Detector_t} -tclbatch {Lab4_TeamX_Mealy_Sequence_Detector_t.tcl} -view {C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_TeamX_Mealy_Sequence_Detector_t_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_TeamX_Mealy_Sequence_Detector_t_behav.wcfg
source Lab4_TeamX_Mealy_Sequence_Detector_t.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 665 ns : File "C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_Mealy_Sequence_Detector.srcs/sources_1/new/Lab4_TeamX_Mealy_Sequence_Detector_t.v" Line 34
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1014.992 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Lab4_TeamX_Mealy_Sequence_Detector_t_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1014.992 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_Mealy_Sequence_Detector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Lab4_TeamX_Mealy_Sequence_Detector_t' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_Mealy_Sequence_Detector.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Lab4_TeamX_Mealy_Sequence_Detector_t_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/losyo/Desktop/verilog/Lab4/Lab4_TeamX_Mealy_Sequence_Detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mealy_Sequence_Detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_Mealy_Sequence_Detector.srcs/sources_1/new/Lab4_TeamX_Mealy_Sequence_Detector_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab4_TeamX_Mealy_Sequence_Detector_t
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_Mealy_Sequence_Detector.sim/sim_1/behav/xsim'
"xelab -wto 3183270562df45a39dbcd44e98b972f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab4_TeamX_Mealy_Sequence_Detector_t_behav xil_defaultlib.Lab4_TeamX_Mealy_Sequence_Detector_t xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 3183270562df45a39dbcd44e98b972f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab4_TeamX_Mealy_Sequence_Detector_t_behav xil_defaultlib.Lab4_TeamX_Mealy_Sequence_Detector_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mealy_Sequence_Detector
Compiling module xil_defaultlib.Lab4_TeamX_Mealy_Sequence_Detect...
Compiling module xil_defaultlib.glbl
Built simulation snapshot Lab4_TeamX_Mealy_Sequence_Detector_t_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_Mealy_Sequence_Detector.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Lab4_TeamX_Mealy_Sequence_Detector_t_behav -key {Behavioral:sim_1:Functional:Lab4_TeamX_Mealy_Sequence_Detector_t} -tclbatch {Lab4_TeamX_Mealy_Sequence_Detector_t.tcl} -view {C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_TeamX_Mealy_Sequence_Detector_t_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_TeamX_Mealy_Sequence_Detector_t_behav.wcfg
source Lab4_TeamX_Mealy_Sequence_Detector_t.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 665 ns : File "C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_Mealy_Sequence_Detector.srcs/sources_1/new/Lab4_TeamX_Mealy_Sequence_Detector_t.v" Line 34
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Lab4_TeamX_Mealy_Sequence_Detector_t_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1014.992 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_Mealy_Sequence_Detector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Lab4_TeamX_Mealy_Sequence_Detector_t' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_Mealy_Sequence_Detector.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Lab4_TeamX_Mealy_Sequence_Detector_t_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/losyo/Desktop/verilog/Lab4/Lab4_TeamX_Mealy_Sequence_Detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mealy_Sequence_Detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_Mealy_Sequence_Detector.srcs/sources_1/new/Lab4_TeamX_Mealy_Sequence_Detector_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab4_TeamX_Mealy_Sequence_Detector_t
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_Mealy_Sequence_Detector.sim/sim_1/behav/xsim'
"xelab -wto 3183270562df45a39dbcd44e98b972f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab4_TeamX_Mealy_Sequence_Detector_t_behav xil_defaultlib.Lab4_TeamX_Mealy_Sequence_Detector_t xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 3183270562df45a39dbcd44e98b972f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab4_TeamX_Mealy_Sequence_Detector_t_behav xil_defaultlib.Lab4_TeamX_Mealy_Sequence_Detector_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mealy_Sequence_Detector
Compiling module xil_defaultlib.Lab4_TeamX_Mealy_Sequence_Detect...
Compiling module xil_defaultlib.glbl
Built simulation snapshot Lab4_TeamX_Mealy_Sequence_Detector_t_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_Mealy_Sequence_Detector.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Lab4_TeamX_Mealy_Sequence_Detector_t_behav -key {Behavioral:sim_1:Functional:Lab4_TeamX_Mealy_Sequence_Detector_t} -tclbatch {Lab4_TeamX_Mealy_Sequence_Detector_t.tcl} -view {C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_TeamX_Mealy_Sequence_Detector_t_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_TeamX_Mealy_Sequence_Detector_t_behav.wcfg
source Lab4_TeamX_Mealy_Sequence_Detector_t.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 665 ns : File "C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_Mealy_Sequence_Detector.srcs/sources_1/new/Lab4_TeamX_Mealy_Sequence_Detector_t.v" Line 34
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Lab4_TeamX_Mealy_Sequence_Detector_t_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1014.992 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_Mealy_Sequence_Detector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Lab4_TeamX_Mealy_Sequence_Detector_t' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_Mealy_Sequence_Detector.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Lab4_TeamX_Mealy_Sequence_Detector_t_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/losyo/Desktop/verilog/Lab4/Lab4_TeamX_Mealy_Sequence_Detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mealy_Sequence_Detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_Mealy_Sequence_Detector.srcs/sources_1/new/Lab4_TeamX_Mealy_Sequence_Detector_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab4_TeamX_Mealy_Sequence_Detector_t
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_Mealy_Sequence_Detector.sim/sim_1/behav/xsim'
"xelab -wto 3183270562df45a39dbcd44e98b972f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab4_TeamX_Mealy_Sequence_Detector_t_behav xil_defaultlib.Lab4_TeamX_Mealy_Sequence_Detector_t xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 3183270562df45a39dbcd44e98b972f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab4_TeamX_Mealy_Sequence_Detector_t_behav xil_defaultlib.Lab4_TeamX_Mealy_Sequence_Detector_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mealy_Sequence_Detector
Compiling module xil_defaultlib.Lab4_TeamX_Mealy_Sequence_Detect...
Compiling module xil_defaultlib.glbl
Built simulation snapshot Lab4_TeamX_Mealy_Sequence_Detector_t_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_Mealy_Sequence_Detector.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Lab4_TeamX_Mealy_Sequence_Detector_t_behav -key {Behavioral:sim_1:Functional:Lab4_TeamX_Mealy_Sequence_Detector_t} -tclbatch {Lab4_TeamX_Mealy_Sequence_Detector_t.tcl} -view {C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_TeamX_Mealy_Sequence_Detector_t_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_TeamX_Mealy_Sequence_Detector_t_behav.wcfg
source Lab4_TeamX_Mealy_Sequence_Detector_t.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 655 ns : File "C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Mealy_Sequence_Detector/Lab4_Mealy_Sequence_Detector.srcs/sources_1/new/Lab4_TeamX_Mealy_Sequence_Detector_t.v" Line 34
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Lab4_TeamX_Mealy_Sequence_Detector_t_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1014.992 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov 10 01:52:14 2021...
