{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 12 12:08:37 2013 " "Info: Processing started: Wed Jun 12 12:08:37 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off LoginCircuit -c LoginCircuit " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off LoginCircuit -c LoginCircuit" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "LoginCircuit EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"LoginCircuit\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "4 36 " "Warning: No exact pin location assignment(s) for 4 pins of 36 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG1 " "Info: Pin LEDG1 not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { LEDG1 } } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 57 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDRADMIN " "Info: Pin LEDRADMIN not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { LEDRADMIN } } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 57 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDRADMIN } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "KEY1 " "Info: Pin KEY1 not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { KEY1 } } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 54 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SWADMIN " "Info: Pin SWADMIN not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { SWADMIN } } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 54 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SWADMIN } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_50MHZ (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node CLK_50MHZ (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLK1 " "Info: Destination node CLK1" {  } { { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 64 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { CLK_50MHZ } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_50MHZ" } } } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 54 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_50MHZ } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK1  " "Info: Automatically promoted node CLK1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLK1~0 " "Info: Destination node CLK1~0" {  } { { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 64 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK1~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 64 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK1 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "4 unused 3.3V 2 2 0 " "Info: Number of I/O pins in group: 4 (unused VREF, 3.3V VCCIO, 2 input, 2 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 64 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  64 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 15 44 " "Info: I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 15 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 3 62 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  62 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 4 55 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  55 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 10 48 " "Info: I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 10 total pin(s) used --  48 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 3 53 " "Info: I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 3 total pin(s) used --  53 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register CLK2\[2\] register DATA_BUS\[2\]~reg0 -12.423 ns " "Info: Slack time is -12.423 ns between source register \"CLK2\[2\]\" and destination register \"DATA_BUS\[2\]~reg0\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.786 ns + Largest register register " "Info: + Largest register to register requirement is 0.786 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_50MHZ destination 6.604 ns   Shortest register " "Info:   Shortest clock path from clock \"CLK_50MHZ\" to destination register is 6.604 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns CLK_50MHZ 1 CLK Unassigned 2 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = Unassigned; Fanout = 2; CLK Node = 'CLK_50MHZ'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_50MHZ } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.402 ns) + CELL(0.787 ns) 2.949 ns CLK1 2 REG Unassigned 2 " "Info: 2: + IC(1.402 ns) + CELL(0.787 ns) = 2.949 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'CLK1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.189 ns" { CLK_50MHZ CLK1 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.087 ns) + CELL(0.000 ns) 5.036 ns CLK1~clkctrl 3 COMB Unassigned 144 " "Info: 3: + IC(2.087 ns) + CELL(0.000 ns) = 5.036 ns; Loc. = Unassigned; Fanout = 144; COMB Node = 'CLK1~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.087 ns" { CLK1 CLK1~clkctrl } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 6.604 ns DATA_BUS\[2\]~reg0 4 REG Unassigned 2 " "Info: 4: + IC(1.031 ns) + CELL(0.537 ns) = 6.604 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'DATA_BUS\[2\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { CLK1~clkctrl DATA_BUS[2]~reg0 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 106 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.084 ns ( 31.56 % ) " "Info: Total cell delay = 2.084 ns ( 31.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.520 ns ( 68.44 % ) " "Info: Total interconnect delay = 4.520 ns ( 68.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 54 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_50MHZ destination 6.604 ns   Longest register " "Info:   Longest clock path from clock \"CLK_50MHZ\" to destination register is 6.604 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns CLK_50MHZ 1 CLK Unassigned 2 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = Unassigned; Fanout = 2; CLK Node = 'CLK_50MHZ'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_50MHZ } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.402 ns) + CELL(0.787 ns) 2.949 ns CLK1 2 REG Unassigned 2 " "Info: 2: + IC(1.402 ns) + CELL(0.787 ns) = 2.949 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'CLK1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.189 ns" { CLK_50MHZ CLK1 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.087 ns) + CELL(0.000 ns) 5.036 ns CLK1~clkctrl 3 COMB Unassigned 144 " "Info: 3: + IC(2.087 ns) + CELL(0.000 ns) = 5.036 ns; Loc. = Unassigned; Fanout = 144; COMB Node = 'CLK1~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.087 ns" { CLK1 CLK1~clkctrl } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 6.604 ns DATA_BUS\[2\]~reg0 4 REG Unassigned 2 " "Info: 4: + IC(1.031 ns) + CELL(0.537 ns) = 6.604 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'DATA_BUS\[2\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { CLK1~clkctrl DATA_BUS[2]~reg0 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 106 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.084 ns ( 31.56 % ) " "Info: Total cell delay = 2.084 ns ( 31.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.520 ns ( 68.44 % ) " "Info: Total interconnect delay = 4.520 ns ( 68.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 54 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_50MHZ source 6.604 ns   Shortest register " "Info:   Shortest clock path from clock \"CLK_50MHZ\" to source register is 6.604 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns CLK_50MHZ 1 CLK Unassigned 2 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = Unassigned; Fanout = 2; CLK Node = 'CLK_50MHZ'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_50MHZ } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.402 ns) + CELL(0.787 ns) 2.949 ns CLK1 2 REG Unassigned 2 " "Info: 2: + IC(1.402 ns) + CELL(0.787 ns) = 2.949 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'CLK1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.189 ns" { CLK_50MHZ CLK1 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.087 ns) + CELL(0.000 ns) 5.036 ns CLK1~clkctrl 3 COMB Unassigned 144 " "Info: 3: + IC(2.087 ns) + CELL(0.000 ns) = 5.036 ns; Loc. = Unassigned; Fanout = 144; COMB Node = 'CLK1~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.087 ns" { CLK1 CLK1~clkctrl } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 6.604 ns CLK2\[2\] 4 REG Unassigned 3 " "Info: 4: + IC(1.031 ns) + CELL(0.537 ns) = 6.604 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'CLK2\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { CLK1~clkctrl CLK2[2] } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.084 ns ( 31.56 % ) " "Info: Total cell delay = 2.084 ns ( 31.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.520 ns ( 68.44 % ) " "Info: Total interconnect delay = 4.520 ns ( 68.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 54 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_50MHZ source 6.604 ns   Longest register " "Info:   Longest clock path from clock \"CLK_50MHZ\" to source register is 6.604 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns CLK_50MHZ 1 CLK Unassigned 2 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = Unassigned; Fanout = 2; CLK Node = 'CLK_50MHZ'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_50MHZ } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.402 ns) + CELL(0.787 ns) 2.949 ns CLK1 2 REG Unassigned 2 " "Info: 2: + IC(1.402 ns) + CELL(0.787 ns) = 2.949 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'CLK1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.189 ns" { CLK_50MHZ CLK1 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.087 ns) + CELL(0.000 ns) 5.036 ns CLK1~clkctrl 3 COMB Unassigned 144 " "Info: 3: + IC(2.087 ns) + CELL(0.000 ns) = 5.036 ns; Loc. = Unassigned; Fanout = 144; COMB Node = 'CLK1~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.087 ns" { CLK1 CLK1~clkctrl } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 6.604 ns CLK2\[2\] 4 REG Unassigned 3 " "Info: 4: + IC(1.031 ns) + CELL(0.537 ns) = 6.604 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'CLK2\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { CLK1~clkctrl CLK2[2] } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.084 ns ( 31.56 % ) " "Info: Total cell delay = 2.084 ns ( 31.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.520 ns ( 68.44 % ) " "Info: Total interconnect delay = 4.520 ns ( 68.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 54 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns   " "Info:   Micro clock to output delay of source is 0.250 ns" {  } { { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 106 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns   " "Info:   Micro setup delay of destination is -0.036 ns" {  } { { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 106 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.209 ns - Longest register register " "Info: - Longest register to register delay is 13.209 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CLK2\[2\] 1 REG Unassigned 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'CLK2\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK2[2] } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.947 ns) + CELL(0.414 ns) 1.361 ns Add1~5 2 COMB Unassigned 2 " "Info: 2: + IC(0.947 ns) + CELL(0.414 ns) = 1.361 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add1~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.361 ns" { CLK2[2] Add1~5 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.432 ns Add1~7 3 COMB Unassigned 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.432 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add1~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~5 Add1~7 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.503 ns Add1~9 4 COMB Unassigned 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.503 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add1~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~7 Add1~9 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.574 ns Add1~11 5 COMB Unassigned 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.574 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add1~11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~9 Add1~11 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.645 ns Add1~13 6 COMB Unassigned 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.645 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add1~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~11 Add1~13 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.716 ns Add1~15 7 COMB Unassigned 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.716 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add1~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~13 Add1~15 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.787 ns Add1~17 8 COMB Unassigned 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.787 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add1~17'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~15 Add1~17 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.858 ns Add1~19 9 COMB Unassigned 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.858 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add1~19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~17 Add1~19 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.929 ns Add1~21 10 COMB Unassigned 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.929 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add1~21'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~19 Add1~21 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.000 ns Add1~23 11 COMB Unassigned 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 2.000 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add1~23'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~21 Add1~23 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.071 ns Add1~25 12 COMB Unassigned 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 2.071 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add1~25'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~23 Add1~25 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.142 ns Add1~27 13 COMB Unassigned 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 2.142 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add1~27'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~25 Add1~27 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.213 ns Add1~29 14 COMB Unassigned 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 2.213 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add1~29'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~27 Add1~29 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.284 ns Add1~31 15 COMB Unassigned 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 2.284 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add1~31'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~29 Add1~31 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 2.445 ns Add1~33 16 COMB Unassigned 2 " "Info: 16: + IC(0.090 ns) + CELL(0.071 ns) = 2.445 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add1~33'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { Add1~31 Add1~33 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.516 ns Add1~35 17 COMB Unassigned 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 2.516 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add1~35'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~33 Add1~35 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.587 ns Add1~37 18 COMB Unassigned 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 2.587 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add1~37'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~35 Add1~37 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.658 ns Add1~39 19 COMB Unassigned 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.658 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add1~39'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~37 Add1~39 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.729 ns Add1~41 20 COMB Unassigned 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.729 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add1~41'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~39 Add1~41 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.800 ns Add1~43 21 COMB Unassigned 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.800 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add1~43'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~41 Add1~43 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.871 ns Add1~45 22 COMB Unassigned 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.871 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add1~45'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~43 Add1~45 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.942 ns Add1~47 23 COMB Unassigned 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.942 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add1~47'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~45 Add1~47 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.013 ns Add1~49 24 COMB Unassigned 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 3.013 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add1~49'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~47 Add1~49 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.084 ns Add1~51 25 COMB Unassigned 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 3.084 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add1~51'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~49 Add1~51 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.155 ns Add1~53 26 COMB Unassigned 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 3.155 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add1~53'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~51 Add1~53 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.226 ns Add1~55 27 COMB Unassigned 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 3.226 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add1~55'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~53 Add1~55 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.297 ns Add1~57 28 COMB Unassigned 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 3.297 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add1~57'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~55 Add1~57 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.368 ns Add1~59 29 COMB Unassigned 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 3.368 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add1~59'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~57 Add1~59 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.439 ns Add1~61 30 COMB Unassigned 1 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 3.439 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Add1~61'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~59 Add1~61 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.849 ns Add1~62 31 COMB Unassigned 24 " "Info: 31: + IC(0.000 ns) + CELL(0.410 ns) = 3.849 ns; Loc. = Unassigned; Fanout = 24; COMB Node = 'Add1~62'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add1~61 Add1~62 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.750 ns) + CELL(0.275 ns) 4.874 ns CLK2~405 32 COMB Unassigned 2 " "Info: 32: + IC(0.750 ns) + CELL(0.275 ns) = 4.874 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'CLK2~405'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.025 ns" { Add1~62 CLK2~405 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.327 ns) + CELL(0.398 ns) 5.599 ns LessThan3~3 33 COMB Unassigned 2 " "Info: 33: + IC(0.327 ns) + CELL(0.398 ns) = 5.599 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'LessThan3~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.725 ns" { CLK2~405 LessThan3~3 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 303 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.419 ns) 6.163 ns LessThan3~5 34 COMB Unassigned 1 " "Info: 34: + IC(0.145 ns) + CELL(0.419 ns) = 6.163 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'LessThan3~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.564 ns" { LessThan3~3 LessThan3~5 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 303 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.175 ns) + CELL(0.150 ns) 7.488 ns LessThan3~6 35 COMB Unassigned 1 " "Info: 35: + IC(1.175 ns) + CELL(0.150 ns) = 7.488 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'LessThan3~6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.325 ns" { LessThan3~5 LessThan3~6 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 303 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 8.053 ns LessThan3~10 36 COMB Unassigned 6 " "Info: 36: + IC(0.290 ns) + CELL(0.275 ns) = 8.053 ns; Loc. = Unassigned; Fanout = 6; COMB Node = 'LessThan3~10'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { LessThan3~6 LessThan3~10 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 303 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 8.618 ns LessThan6~0 37 COMB Unassigned 9 " "Info: 37: + IC(0.290 ns) + CELL(0.275 ns) = 8.618 ns; Loc. = Unassigned; Fanout = 9; COMB Node = 'LessThan6~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { LessThan3~10 LessThan6~0 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 844 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 9.183 ns Selector100~24 38 COMB Unassigned 1 " "Info: 38: + IC(0.290 ns) + CELL(0.275 ns) = 9.183 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Selector100~24'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { LessThan6~0 Selector100~24 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 838 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 9.748 ns Selector98~3 39 COMB Unassigned 1 " "Info: 39: + IC(0.415 ns) + CELL(0.150 ns) = 9.748 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Selector98~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Selector100~24 Selector98~3 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 838 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.271 ns) 10.309 ns Selector98~4 40 COMB Unassigned 1 " "Info: 40: + IC(0.290 ns) + CELL(0.271 ns) = 10.309 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Selector98~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.561 ns" { Selector98~3 Selector98~4 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 838 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.419 ns) 10.873 ns Selector146~3 41 COMB Unassigned 1 " "Info: 41: + IC(0.145 ns) + CELL(0.419 ns) = 10.873 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Selector146~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.564 ns" { Selector98~4 Selector146~3 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 205 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.271 ns) 11.434 ns Selector146~4 42 COMB Unassigned 1 " "Info: 42: + IC(0.290 ns) + CELL(0.271 ns) = 11.434 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Selector146~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.561 ns" { Selector146~3 Selector146~4 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 205 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 11.999 ns Selector146~5 43 COMB Unassigned 1 " "Info: 43: + IC(0.415 ns) + CELL(0.150 ns) = 11.999 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Selector146~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Selector146~4 Selector146~5 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 205 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.271 ns) 12.560 ns Selector146~6 44 COMB Unassigned 1 " "Info: 44: + IC(0.290 ns) + CELL(0.271 ns) = 12.560 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Selector146~6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.561 ns" { Selector146~5 Selector146~6 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 205 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 13.125 ns Selector146~7 45 COMB Unassigned 1 " "Info: 45: + IC(0.145 ns) + CELL(0.420 ns) = 13.125 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Selector146~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Selector146~6 Selector146~7 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 205 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 13.209 ns DATA_BUS\[2\]~reg0 46 REG Unassigned 2 " "Info: 46: + IC(0.000 ns) + CELL(0.084 ns) = 13.209 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'DATA_BUS\[2\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Selector146~7 DATA_BUS[2]~reg0 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 106 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.915 ns ( 52.35 % ) " "Info: Total cell delay = 6.915 ns ( 52.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.294 ns ( 47.65 % ) " "Info: Total interconnect delay = 6.294 ns ( 47.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.209 ns" { CLK2[2] Add1~5 Add1~7 Add1~9 Add1~11 Add1~13 Add1~15 Add1~17 Add1~19 Add1~21 Add1~23 Add1~25 Add1~27 Add1~29 Add1~31 Add1~33 Add1~35 Add1~37 Add1~39 Add1~41 Add1~43 Add1~45 Add1~47 Add1~49 Add1~51 Add1~53 Add1~55 Add1~57 Add1~59 Add1~61 Add1~62 CLK2~405 LessThan3~3 LessThan3~5 LessThan3~6 LessThan3~10 LessThan6~0 Selector100~24 Selector98~3 Selector98~4 Selector146~3 Selector146~4 Selector146~5 Selector146~6 Selector146~7 DATA_BUS[2]~reg0 } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.209 ns" { CLK2[2] Add1~5 Add1~7 Add1~9 Add1~11 Add1~13 Add1~15 Add1~17 Add1~19 Add1~21 Add1~23 Add1~25 Add1~27 Add1~29 Add1~31 Add1~33 Add1~35 Add1~37 Add1~39 Add1~41 Add1~43 Add1~45 Add1~47 Add1~49 Add1~51 Add1~53 Add1~55 Add1~57 Add1~59 Add1~61 Add1~62 CLK2~405 LessThan3~3 LessThan3~5 LessThan3~6 LessThan3~10 LessThan6~0 Selector100~24 Selector98~3 Selector98~4 Selector146~3 Selector146~4 Selector146~5 Selector146~6 Selector146~7 DATA_BUS[2]~reg0 } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "13.209 ns register register " "Info: Estimated most critical path is register to register delay of 13.209 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CLK2\[2\] 1 REG LAB_X46_Y17 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X46_Y17; Fanout = 3; REG Node = 'CLK2\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK2[2] } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.947 ns) + CELL(0.414 ns) 1.361 ns Add1~5 2 COMB LAB_X47_Y20 2 " "Info: 2: + IC(0.947 ns) + CELL(0.414 ns) = 1.361 ns; Loc. = LAB_X47_Y20; Fanout = 2; COMB Node = 'Add1~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.361 ns" { CLK2[2] Add1~5 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.432 ns Add1~7 3 COMB LAB_X47_Y20 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.432 ns; Loc. = LAB_X47_Y20; Fanout = 2; COMB Node = 'Add1~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~5 Add1~7 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.503 ns Add1~9 4 COMB LAB_X47_Y20 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.503 ns; Loc. = LAB_X47_Y20; Fanout = 2; COMB Node = 'Add1~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~7 Add1~9 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.574 ns Add1~11 5 COMB LAB_X47_Y20 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.574 ns; Loc. = LAB_X47_Y20; Fanout = 2; COMB Node = 'Add1~11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~9 Add1~11 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.645 ns Add1~13 6 COMB LAB_X47_Y20 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.645 ns; Loc. = LAB_X47_Y20; Fanout = 2; COMB Node = 'Add1~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~11 Add1~13 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.716 ns Add1~15 7 COMB LAB_X47_Y20 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.716 ns; Loc. = LAB_X47_Y20; Fanout = 2; COMB Node = 'Add1~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~13 Add1~15 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.787 ns Add1~17 8 COMB LAB_X47_Y20 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.787 ns; Loc. = LAB_X47_Y20; Fanout = 2; COMB Node = 'Add1~17'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~15 Add1~17 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.858 ns Add1~19 9 COMB LAB_X47_Y20 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.858 ns; Loc. = LAB_X47_Y20; Fanout = 2; COMB Node = 'Add1~19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~17 Add1~19 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.929 ns Add1~21 10 COMB LAB_X47_Y20 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.929 ns; Loc. = LAB_X47_Y20; Fanout = 2; COMB Node = 'Add1~21'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~19 Add1~21 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.000 ns Add1~23 11 COMB LAB_X47_Y20 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 2.000 ns; Loc. = LAB_X47_Y20; Fanout = 2; COMB Node = 'Add1~23'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~21 Add1~23 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.071 ns Add1~25 12 COMB LAB_X47_Y20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 2.071 ns; Loc. = LAB_X47_Y20; Fanout = 2; COMB Node = 'Add1~25'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~23 Add1~25 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.142 ns Add1~27 13 COMB LAB_X47_Y20 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 2.142 ns; Loc. = LAB_X47_Y20; Fanout = 2; COMB Node = 'Add1~27'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~25 Add1~27 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.213 ns Add1~29 14 COMB LAB_X47_Y20 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 2.213 ns; Loc. = LAB_X47_Y20; Fanout = 2; COMB Node = 'Add1~29'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~27 Add1~29 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.284 ns Add1~31 15 COMB LAB_X47_Y20 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 2.284 ns; Loc. = LAB_X47_Y20; Fanout = 2; COMB Node = 'Add1~31'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~29 Add1~31 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 2.445 ns Add1~33 16 COMB LAB_X47_Y19 2 " "Info: 16: + IC(0.090 ns) + CELL(0.071 ns) = 2.445 ns; Loc. = LAB_X47_Y19; Fanout = 2; COMB Node = 'Add1~33'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { Add1~31 Add1~33 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.516 ns Add1~35 17 COMB LAB_X47_Y19 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 2.516 ns; Loc. = LAB_X47_Y19; Fanout = 2; COMB Node = 'Add1~35'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~33 Add1~35 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.587 ns Add1~37 18 COMB LAB_X47_Y19 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 2.587 ns; Loc. = LAB_X47_Y19; Fanout = 2; COMB Node = 'Add1~37'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~35 Add1~37 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.658 ns Add1~39 19 COMB LAB_X47_Y19 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.658 ns; Loc. = LAB_X47_Y19; Fanout = 2; COMB Node = 'Add1~39'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~37 Add1~39 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.729 ns Add1~41 20 COMB LAB_X47_Y19 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.729 ns; Loc. = LAB_X47_Y19; Fanout = 2; COMB Node = 'Add1~41'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~39 Add1~41 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.800 ns Add1~43 21 COMB LAB_X47_Y19 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.800 ns; Loc. = LAB_X47_Y19; Fanout = 2; COMB Node = 'Add1~43'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~41 Add1~43 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.871 ns Add1~45 22 COMB LAB_X47_Y19 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.871 ns; Loc. = LAB_X47_Y19; Fanout = 2; COMB Node = 'Add1~45'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~43 Add1~45 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.942 ns Add1~47 23 COMB LAB_X47_Y19 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.942 ns; Loc. = LAB_X47_Y19; Fanout = 2; COMB Node = 'Add1~47'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~45 Add1~47 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.013 ns Add1~49 24 COMB LAB_X47_Y19 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 3.013 ns; Loc. = LAB_X47_Y19; Fanout = 2; COMB Node = 'Add1~49'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~47 Add1~49 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.084 ns Add1~51 25 COMB LAB_X47_Y19 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 3.084 ns; Loc. = LAB_X47_Y19; Fanout = 2; COMB Node = 'Add1~51'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~49 Add1~51 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.155 ns Add1~53 26 COMB LAB_X47_Y19 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 3.155 ns; Loc. = LAB_X47_Y19; Fanout = 2; COMB Node = 'Add1~53'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~51 Add1~53 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.226 ns Add1~55 27 COMB LAB_X47_Y19 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 3.226 ns; Loc. = LAB_X47_Y19; Fanout = 2; COMB Node = 'Add1~55'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~53 Add1~55 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.297 ns Add1~57 28 COMB LAB_X47_Y19 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 3.297 ns; Loc. = LAB_X47_Y19; Fanout = 2; COMB Node = 'Add1~57'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~55 Add1~57 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.368 ns Add1~59 29 COMB LAB_X47_Y19 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 3.368 ns; Loc. = LAB_X47_Y19; Fanout = 2; COMB Node = 'Add1~59'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~57 Add1~59 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.439 ns Add1~61 30 COMB LAB_X47_Y19 1 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 3.439 ns; Loc. = LAB_X47_Y19; Fanout = 1; COMB Node = 'Add1~61'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~59 Add1~61 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.849 ns Add1~62 31 COMB LAB_X47_Y19 24 " "Info: 31: + IC(0.000 ns) + CELL(0.410 ns) = 3.849 ns; Loc. = LAB_X47_Y19; Fanout = 24; COMB Node = 'Add1~62'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add1~61 Add1~62 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.750 ns) + CELL(0.275 ns) 4.874 ns CLK2~405 32 COMB LAB_X49_Y19 2 " "Info: 32: + IC(0.750 ns) + CELL(0.275 ns) = 4.874 ns; Loc. = LAB_X49_Y19; Fanout = 2; COMB Node = 'CLK2~405'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.025 ns" { Add1~62 CLK2~405 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.327 ns) + CELL(0.398 ns) 5.599 ns LessThan3~3 33 COMB LAB_X48_Y19 2 " "Info: 33: + IC(0.327 ns) + CELL(0.398 ns) = 5.599 ns; Loc. = LAB_X48_Y19; Fanout = 2; COMB Node = 'LessThan3~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.725 ns" { CLK2~405 LessThan3~3 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 303 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.419 ns) 6.163 ns LessThan3~5 34 COMB LAB_X48_Y19 1 " "Info: 34: + IC(0.145 ns) + CELL(0.419 ns) = 6.163 ns; Loc. = LAB_X48_Y19; Fanout = 1; COMB Node = 'LessThan3~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.564 ns" { LessThan3~3 LessThan3~5 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 303 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.175 ns) + CELL(0.150 ns) 7.488 ns LessThan3~6 35 COMB LAB_X45_Y17 1 " "Info: 35: + IC(1.175 ns) + CELL(0.150 ns) = 7.488 ns; Loc. = LAB_X45_Y17; Fanout = 1; COMB Node = 'LessThan3~6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.325 ns" { LessThan3~5 LessThan3~6 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 303 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 8.053 ns LessThan3~10 36 COMB LAB_X45_Y17 6 " "Info: 36: + IC(0.290 ns) + CELL(0.275 ns) = 8.053 ns; Loc. = LAB_X45_Y17; Fanout = 6; COMB Node = 'LessThan3~10'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { LessThan3~6 LessThan3~10 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 303 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 8.618 ns LessThan6~0 37 COMB LAB_X45_Y17 9 " "Info: 37: + IC(0.290 ns) + CELL(0.275 ns) = 8.618 ns; Loc. = LAB_X45_Y17; Fanout = 9; COMB Node = 'LessThan6~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { LessThan3~10 LessThan6~0 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 844 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 9.183 ns Selector100~24 38 COMB LAB_X45_Y17 1 " "Info: 38: + IC(0.290 ns) + CELL(0.275 ns) = 9.183 ns; Loc. = LAB_X45_Y17; Fanout = 1; COMB Node = 'Selector100~24'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { LessThan6~0 Selector100~24 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 838 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 9.748 ns Selector98~3 39 COMB LAB_X45_Y17 1 " "Info: 39: + IC(0.415 ns) + CELL(0.150 ns) = 9.748 ns; Loc. = LAB_X45_Y17; Fanout = 1; COMB Node = 'Selector98~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Selector100~24 Selector98~3 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 838 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.271 ns) 10.309 ns Selector98~4 40 COMB LAB_X45_Y17 1 " "Info: 40: + IC(0.290 ns) + CELL(0.271 ns) = 10.309 ns; Loc. = LAB_X45_Y17; Fanout = 1; COMB Node = 'Selector98~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.561 ns" { Selector98~3 Selector98~4 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 838 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.419 ns) 10.873 ns Selector146~3 41 COMB LAB_X45_Y17 1 " "Info: 41: + IC(0.145 ns) + CELL(0.419 ns) = 10.873 ns; Loc. = LAB_X45_Y17; Fanout = 1; COMB Node = 'Selector146~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.564 ns" { Selector98~4 Selector146~3 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 205 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.271 ns) 11.434 ns Selector146~4 42 COMB LAB_X45_Y17 1 " "Info: 42: + IC(0.290 ns) + CELL(0.271 ns) = 11.434 ns; Loc. = LAB_X45_Y17; Fanout = 1; COMB Node = 'Selector146~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.561 ns" { Selector146~3 Selector146~4 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 205 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 11.999 ns Selector146~5 43 COMB LAB_X45_Y17 1 " "Info: 43: + IC(0.415 ns) + CELL(0.150 ns) = 11.999 ns; Loc. = LAB_X45_Y17; Fanout = 1; COMB Node = 'Selector146~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Selector146~4 Selector146~5 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 205 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.271 ns) 12.560 ns Selector146~6 44 COMB LAB_X45_Y17 1 " "Info: 44: + IC(0.290 ns) + CELL(0.271 ns) = 12.560 ns; Loc. = LAB_X45_Y17; Fanout = 1; COMB Node = 'Selector146~6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.561 ns" { Selector146~5 Selector146~6 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 205 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 13.125 ns Selector146~7 45 COMB LAB_X45_Y17 1 " "Info: 45: + IC(0.145 ns) + CELL(0.420 ns) = 13.125 ns; Loc. = LAB_X45_Y17; Fanout = 1; COMB Node = 'Selector146~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Selector146~6 Selector146~7 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 205 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 13.209 ns DATA_BUS\[2\]~reg0 46 REG LAB_X45_Y17 2 " "Info: 46: + IC(0.000 ns) + CELL(0.084 ns) = 13.209 ns; Loc. = LAB_X45_Y17; Fanout = 2; REG Node = 'DATA_BUS\[2\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Selector146~7 DATA_BUS[2]~reg0 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 106 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.915 ns ( 52.35 % ) " "Info: Total cell delay = 6.915 ns ( 52.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.294 ns ( 47.65 % ) " "Info: Total interconnect delay = 6.294 ns ( 47.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.209 ns" { CLK2[2] Add1~5 Add1~7 Add1~9 Add1~11 Add1~13 Add1~15 Add1~17 Add1~19 Add1~21 Add1~23 Add1~25 Add1~27 Add1~29 Add1~31 Add1~33 Add1~35 Add1~37 Add1~39 Add1~41 Add1~43 Add1~45 Add1~47 Add1~49 Add1~51 Add1~53 Add1~55 Add1~57 Add1~59 Add1~61 Add1~62 CLK2~405 LessThan3~3 LessThan3~5 LessThan3~6 LessThan3~10 LessThan6~0 Selector100~24 Selector98~3 Selector98~4 Selector146~3 Selector146~4 Selector146~5 Selector146~6 Selector146~7 DATA_BUS[2]~reg0 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X44_Y12 X54_Y23 " "Info: Peak interconnect usage is 6% of the available device resources in the region that extends from location X44_Y12 to location X54_Y23" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "24 " "Warning: Found 24 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RS 0 " "Info: Pin \"LCD_RS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_E 0 " "Info: Pin \"LCD_E\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_ON 0 " "Info: Pin \"LCD_ON\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RW 0 " "Info: Pin \"LCD_RW\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[0\] 0 " "Info: Pin \"DATA_BUS\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[1\] 0 " "Info: Pin \"DATA_BUS\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[2\] 0 " "Info: Pin \"DATA_BUS\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[3\] 0 " "Info: Pin \"DATA_BUS\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[4\] 0 " "Info: Pin \"DATA_BUS\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[5\] 0 " "Info: Pin \"DATA_BUS\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[6\] 0 " "Info: Pin \"DATA_BUS\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[7\] 0 " "Info: Pin \"DATA_BUS\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG3 0 " "Info: Pin \"LEDG3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG2 0 " "Info: Pin \"LEDG2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG1 0 " "Info: Pin \"LEDG1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG0 0 " "Info: Pin \"LEDG0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[0\] 0 " "Info: Pin \"LEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[1\] 0 " "Info: Pin \"LEDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[2\] 0 " "Info: Pin \"LEDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[3\] 0 " "Info: Pin \"LEDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[4\] 0 " "Info: Pin \"LEDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[5\] 0 " "Info: Pin \"LEDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDRLOG 0 " "Info: Pin \"LEDRLOG\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDRADMIN 0 " "Info: Pin \"LEDRADMIN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "1 " "Warning: Following 1 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCD_ON VCC " "Info: Pin LCD_ON has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { LCD_ON } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 60 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_ON } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "276 " "Info: Peak virtual memory: 276 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 12 12:08:43 2013 " "Info: Processing ended: Wed Jun 12 12:08:43 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
