Parsing XST project file successfully ...
Analyzing HDL source files ...
Analyzing HDL source files successfully ...
HDL language for the peripheral (top level) design unit top_noiseCancelling is
vhdl ...
INFO:EDK:3391 - Create temporary xst project file:
   /home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/pcores/nc_
   test.prj
WARNING:HDLParsers:3497 - Ignoring Verilog File
   "/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/pcores/nc
   _test_v1_00_a/hdl/verilog/user_logic.v"
WARNING:HDLParsers:3497 - Ignoring Verilog File
   "/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/pcores/nc
   _test_v1_00_a/hdl/verilog/controller.v"
WARNING:HDLParsers:3497 - Ignoring Verilog File
   "/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/pcores/nc
   _test_v1_00_a/hdl/verilog/demux_1_3.v"
WARNING:HDLParsers:3497 - Ignoring Verilog File
   "/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/pcores/nc
   _test_v1_00_a/hdl/verilog/demux_1_4.v"
WARNING:HDLParsers:3497 - Ignoring Verilog File
   "/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/pcores/nc
   _test_v1_00_a/hdl/verilog/demux_1_5.v"
WARNING:HDLParsers:3497 - Ignoring Verilog File
   "/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/pcores/nc
   _test_v1_00_a/hdl/verilog/FFT.v"
WARNING:HDLParsers:3497 - Ignoring Verilog File
   "/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/pcores/nc
   _test_v1_00_a/hdl/verilog/fifo128_type1.v"
WARNING:HDLParsers:3497 - Ignoring Verilog File
   "/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/pcores/nc
   _test_v1_00_a/hdl/verilog/fifo128_type2.v"
WARNING:HDLParsers:3497 - Ignoring Verilog File
   "/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/pcores/nc
   _test_v1_00_a/hdl/verilog/fifo128_type3.v"
WARNING:HDLParsers:3497 - Ignoring Verilog File
   "/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/pcores/nc
   _test_v1_00_a/hdl/verilog/fifo128_type4.v"
WARNING:HDLParsers:3497 - Ignoring Verilog File
   "/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/pcores/nc
   _test_v1_00_a/hdl/verilog/hanning_recover.v"
WARNING:HDLParsers:3497 - Ignoring Verilog File
   "/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/pcores/nc
   _test_v1_00_a/hdl/verilog/hanning_wd.v"
WARNING:HDLParsers:3497 - Ignoring Verilog File
   "/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/pcores/nc
   _test_v1_00_a/hdl/verilog/mux_5_1.v"
WARNING:HDLParsers:3497 - Ignoring Verilog File
   "/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/pcores/nc
   _test_v1_00_a/hdl/verilog/overlap_add.v"
WARNING:HDLParsers:3497 - Ignoring Verilog File
   "/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/pcores/nc
   _test_v1_00_a/hdl/verilog/top_noiseCancelling.v"
Compiling vhdl file
"/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/
hdl/vhdl/proc_common_pkg.vhd" in Library proc_common_v3_00_a.
Package <proc_common_pkg> compiled.
Package body <proc_common_pkg> compiled.
Compiling vhdl file
"/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/
hdl/vhdl/family_support.vhd" in Library proc_common_v3_00_a.
Package <family_support> compiled.
Package body <family_support> compiled.
Compiling vhdl file
"/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/
hdl/vhdl/or_muxcy.vhd" in Library proc_common_v3_00_a.
Entity <or_muxcy> compiled.
Entity <or_muxcy> (Architecture <implementation>) compiled.
Compiling vhdl file
"/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/
hdl/vhdl/or_gate128.vhd" in Library proc_common_v3_00_a.
Entity <or_gate128> compiled.
Entity <or_gate128> (Architecture <imp>) compiled.
Compiling vhdl file
"/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/
hdl/vhdl/counter_f.vhd" in Library proc_common_v3_00_a.
Entity <counter_f> compiled.
Entity <counter_f> (Architecture <imp>) compiled.
Compiling vhdl file
"/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/
hdl/vhdl/pselect_f.vhd" in Library proc_common_v3_00_a.
Entity <pselect_f> compiled.
Entity <pselect_f> (Architecture <imp>) compiled.
Compiling vhdl file
"/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/
hdl/vhdl/ipif_pkg.vhd" in Library proc_common_v3_00_a.
Package <ipif_pkg> compiled.
Package body <ipif_pkg> compiled.
Compiling vhdl file
"/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_
a/hdl/vhdl/address_decoder.vhd" in Library axi_lite_ipif_v1_01_a.
Entity <address_decoder> compiled.
Entity <address_decoder> (Architecture <IMP>) compiled.
Compiling vhdl file
"/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_
a/hdl/vhdl/slave_attachment.vhd" in Library axi_lite_ipif_v1_01_a.
Entity <slave_attachment> compiled.
Entity <slave_attachment> (Architecture <imp>) compiled.
Compiling vhdl file
"/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_
a/hdl/vhdl/axi_lite_ipif.vhd" in Library axi_lite_ipif_v1_01_a.
Entity <axi_lite_ipif> compiled.
Entity <axi_lite_ipif> (Architecture <imp>) compiled.
Compiling vhdl file
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/pcores/nc_te
st_v1_00_a/hdl/vhdl/nc_test.vhd" in Library nc_test_v1_00_a.
Entity <nc_test> compiled.
Entity <nc_test> (Architecture <IMP>) compiled.


Analyzing HDL attributes ...
Entity name = nc_test
INFO:EDK:1607 - IPTYPE set to value : PERIPHERAL
INFO:EDK:1511 - IMP_NETLIST set to value : TRUE
INFO:EDK:1486 - HDL set to value : VHDL
INFO:EDK:1631 - Infer bus clock [S_AXI_ACLK] for bus interface S_AXI ...
INFO:EDK:1470 - Get attribute value CONSTANT from previous MPD file.
INFO:EDK:1470 - Get attribute value CONSTANT from previous MPD file.
INFO:EDK:1470 - Get attribute value 0x100 from previous MPD file.
INFO:EDK:1470 - Get attribute value CONSTANT from previous MPD file.
INFO:EDK:1470 - Get attribute value CONSTANT from previous MPD file.
INFO:EDK:1470 - Get attribute value 0x100 from previous MPD file.
Copying file user_logic.v to
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/pcores/nc_tes
t_v1_00_a/hdl/verilog/ ...
Copying file nc_test.vhd to
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/pcores/nc_tes
t_v1_00_a/hdl/vhdl/ ...
Copying file controller.v to
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/pcores/nc_tes
t_v1_00_a/hdl/verilog/ ...
Copying file demux_1_3.v to
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/pcores/nc_tes
t_v1_00_a/hdl/verilog/ ...
Copying file demux_1_4.v to
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/pcores/nc_tes
t_v1_00_a/hdl/verilog/ ...
Copying file demux_1_5.v to
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/pcores/nc_tes
t_v1_00_a/hdl/verilog/ ...
Copying file FFT.v to
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/pcores/nc_tes
t_v1_00_a/hdl/verilog/ ...
Copying file fifo128_type1.v to
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/pcores/nc_tes
t_v1_00_a/hdl/verilog/ ...
Copying file fifo128_type2.v to
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/pcores/nc_tes
t_v1_00_a/hdl/verilog/ ...
Copying file fifo128_type3.v to
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/pcores/nc_tes
t_v1_00_a/hdl/verilog/ ...
Copying file fifo128_type4.v to
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/pcores/nc_tes
t_v1_00_a/hdl/verilog/ ...
Copying file hanning_recover.v to
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/pcores/nc_tes
t_v1_00_a/hdl/verilog/ ...
Copying file hanning_wd.v to
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/pcores/nc_tes
t_v1_00_a/hdl/verilog/ ...
Copying file mux_5_1.v to
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/pcores/nc_tes
t_v1_00_a/hdl/verilog/ ...
Copying file overlap_add.v to
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/pcores/nc_tes
t_v1_00_a/hdl/verilog/ ...
Copying file top_noiseCancelling.v to
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/pcores/nc_tes
t_v1_00_a/hdl/verilog/ ...

Thank you for using Create and Import Peripheral Wizard! Please find your
imported peripheral under
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/pcores/nc_tes
t_v1_00_a.

Summary:

  Logical library     : nc_test_v1_00_a
  Version             : 1.00.a
  Bus interface(s)    : S_AXI4LITE 

The following sub-directories will be created:

  - nc_test_v1_00_a/data
  - nc_test_v1_00_a/hdl
  - nc_test_v1_00_a/hdl/verilog
  - nc_test_v1_00_a/hdl/vhdl
  - nc_test_v1_00_a/netlist

The following HDL source files will be copied into the
nc_test_v1_00_a/hdl/verilog directory:

  - user_logic.v
  - controller.v
  - demux_1_3.v
  - demux_1_4.v
  - demux_1_5.v
  - FFT.v
  - fifo128_type1.v
  - fifo128_type2.v
  - fifo128_type3.v
  - fifo128_type4.v
  - hanning_recover.v
  - hanning_wd.v
  - mux_5_1.v
  - overlap_add.v
  - top_noiseCancelling.v

The following HDL source files will be copied into the nc_test_v1_00_a/hdl/vhdl
directory:

  - nc_test.vhd

The following files will be created under the nc_test_v1_00_a/data directory:

  - nc_test_v2_1_0.mpd
  - nc_test_v2_1_0.pao

  - nc_test_v2_1_0.bbd

The following netlist file(s) will be copied into the nc_test_v1_00_a/netlist
directory:

  - FFT.ngc


