Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Nov 27 23:37:31 2017
| Host         : MANOVELLA4169 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file datadevnull_timing_summary_routed.rpt -rpx datadevnull_timing_summary_routed.rpx
| Design       : datadevnull
| Device       : 7z010-clg225
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.588        0.000                      0                  201        0.136        0.000                      0                  201        1.500        0.000                       0                   105  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.588        0.000                      0                  201        0.136        0.000                      0                  201        1.500        0.000                       0                   105  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.588ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.588ns  (required time - arrival time)
  Source:                 grp_devnull_fu_34/max_V_reg_70_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ap_reg_grp_devnull_fu_34_ap_start_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.429ns  (logic 1.984ns (57.852%)  route 1.445ns (42.148%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.536ns = ( 5.536 - 4.000 ) 
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=104, unset)          1.714     1.714    grp_devnull_fu_34/ap_clk
    SLICE_X4Y54          FDRE                                         r  grp_devnull_fu_34/max_V_reg_70_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.478     2.192 r  grp_devnull_fu_34/max_V_reg_70_reg[5]/Q
                         net (fo=1, routed)           0.971     3.163    grp_devnull_fu_34/max_V_reg_70[5]
    SLICE_X2Y54          LUT6 (Prop_lut6_I2_O)        0.301     3.464 r  grp_devnull_fu_34/exitcond_fu_54_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     3.464    grp_devnull_fu_34/exitcond_fu_54_p2_carry_i_3_n_0
    SLICE_X2Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.014 r  grp_devnull_fu_34/exitcond_fu_54_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.014    grp_devnull_fu_34/exitcond_fu_54_p2_carry_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.128 r  grp_devnull_fu_34/exitcond_fu_54_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.128    grp_devnull_fu_34/exitcond_fu_54_p2_carry__0_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.356 f  grp_devnull_fu_34/exitcond_fu_54_p2_carry__1/CO[2]
                         net (fo=5, routed)           0.474     4.830    grp_devnull_fu_34/exitcond_fu_54_p2
    SLICE_X4Y57          LUT4 (Prop_lut4_I0_O)        0.313     5.143 r  grp_devnull_fu_34/ap_reg_grp_devnull_fu_34_ap_start_i_1/O
                         net (fo=1, routed)           0.000     5.143    grp_devnull_fu_34_n_1
    SLICE_X4Y57          FDRE                                         r  ap_reg_grp_devnull_fu_34_ap_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=104, unset)          1.536     5.536    ap_clk
    SLICE_X4Y57          FDRE                                         r  ap_reg_grp_devnull_fu_34_ap_start_reg/C
                         clock pessimism              0.152     5.688    
                         clock uncertainty           -0.035     5.653    
    SLICE_X4Y57          FDRE (Setup_fdre_C_D)        0.079     5.732    ap_reg_grp_devnull_fu_34_ap_start_reg
  -------------------------------------------------------------------
                         required time                          5.732    
                         arrival time                          -5.143    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.606ns  (required time - arrival time)
  Source:                 grp_devnull_fu_34/max_V_reg_70_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ap_CS_fsm_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.414ns  (logic 1.984ns (58.116%)  route 1.430ns (41.884%))
  Logic Levels:           5  (CARRY4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.536ns = ( 5.536 - 4.000 ) 
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=104, unset)          1.714     1.714    grp_devnull_fu_34/ap_clk
    SLICE_X4Y54          FDRE                                         r  grp_devnull_fu_34/max_V_reg_70_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.478     2.192 r  grp_devnull_fu_34/max_V_reg_70_reg[5]/Q
                         net (fo=1, routed)           0.971     3.163    grp_devnull_fu_34/max_V_reg_70[5]
    SLICE_X2Y54          LUT6 (Prop_lut6_I2_O)        0.301     3.464 r  grp_devnull_fu_34/exitcond_fu_54_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     3.464    grp_devnull_fu_34/exitcond_fu_54_p2_carry_i_3_n_0
    SLICE_X2Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.014 r  grp_devnull_fu_34/exitcond_fu_54_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.014    grp_devnull_fu_34/exitcond_fu_54_p2_carry_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.128 r  grp_devnull_fu_34/exitcond_fu_54_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.128    grp_devnull_fu_34/exitcond_fu_54_p2_carry__0_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.356 f  grp_devnull_fu_34/exitcond_fu_54_p2_carry__1/CO[2]
                         net (fo=5, routed)           0.459     4.815    grp_devnull_fu_34/exitcond_fu_54_p2
    SLICE_X4Y57          LUT5 (Prop_lut5_I1_O)        0.313     5.128 r  grp_devnull_fu_34/ap_CS_fsm[1]_i_1/O
                         net (fo=1, routed)           0.000     5.128    ap_NS_fsm[1]
    SLICE_X4Y57          FDRE                                         r  ap_CS_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=104, unset)          1.536     5.536    ap_clk
    SLICE_X4Y57          FDRE                                         r  ap_CS_fsm_reg[1]/C
                         clock pessimism              0.152     5.688    
                         clock uncertainty           -0.035     5.653    
    SLICE_X4Y57          FDRE (Setup_fdre_C_D)        0.081     5.734    ap_CS_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                          5.734    
                         arrival time                          -5.128    
  -------------------------------------------------------------------
                         slack                                  0.606    

Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 grp_devnull_fu_34/max_V_reg_70_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ap_CS_fsm_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.403ns  (logic 1.984ns (58.303%)  route 1.419ns (41.697%))
  Logic Levels:           5  (CARRY4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.536ns = ( 5.536 - 4.000 ) 
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=104, unset)          1.714     1.714    grp_devnull_fu_34/ap_clk
    SLICE_X4Y54          FDRE                                         r  grp_devnull_fu_34/max_V_reg_70_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.478     2.192 r  grp_devnull_fu_34/max_V_reg_70_reg[5]/Q
                         net (fo=1, routed)           0.971     3.163    grp_devnull_fu_34/max_V_reg_70[5]
    SLICE_X2Y54          LUT6 (Prop_lut6_I2_O)        0.301     3.464 r  grp_devnull_fu_34/exitcond_fu_54_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     3.464    grp_devnull_fu_34/exitcond_fu_54_p2_carry_i_3_n_0
    SLICE_X2Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.014 r  grp_devnull_fu_34/exitcond_fu_54_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.014    grp_devnull_fu_34/exitcond_fu_54_p2_carry_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.128 r  grp_devnull_fu_34/exitcond_fu_54_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.128    grp_devnull_fu_34/exitcond_fu_54_p2_carry__0_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.356 r  grp_devnull_fu_34/exitcond_fu_54_p2_carry__1/CO[2]
                         net (fo=5, routed)           0.448     4.804    grp_devnull_fu_34/exitcond_fu_54_p2
    SLICE_X4Y57          LUT5 (Prop_lut5_I3_O)        0.313     5.117 r  grp_devnull_fu_34/ap_CS_fsm[0]_i_1/O
                         net (fo=1, routed)           0.000     5.117    ap_NS_fsm[0]
    SLICE_X4Y57          FDSE                                         r  ap_CS_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=104, unset)          1.536     5.536    ap_clk
    SLICE_X4Y57          FDSE                                         r  ap_CS_fsm_reg[0]/C
                         clock pessimism              0.152     5.688    
                         clock uncertainty           -0.035     5.653    
    SLICE_X4Y57          FDSE (Setup_fdse_C_D)        0.077     5.730    ap_CS_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                          5.730    
                         arrival time                          -5.117    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.730ns  (required time - arrival time)
  Source:                 grp_devnull_fu_34/max_V_reg_70_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            grp_devnull_fu_34/ap_CS_fsm_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.288ns  (logic 1.984ns (60.333%)  route 1.304ns (39.667%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 5.537 - 4.000 ) 
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=104, unset)          1.714     1.714    grp_devnull_fu_34/ap_clk
    SLICE_X4Y54          FDRE                                         r  grp_devnull_fu_34/max_V_reg_70_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.478     2.192 r  grp_devnull_fu_34/max_V_reg_70_reg[5]/Q
                         net (fo=1, routed)           0.971     3.163    grp_devnull_fu_34/max_V_reg_70[5]
    SLICE_X2Y54          LUT6 (Prop_lut6_I2_O)        0.301     3.464 r  grp_devnull_fu_34/exitcond_fu_54_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     3.464    grp_devnull_fu_34/exitcond_fu_54_p2_carry_i_3_n_0
    SLICE_X2Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.014 r  grp_devnull_fu_34/exitcond_fu_54_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.014    grp_devnull_fu_34/exitcond_fu_54_p2_carry_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.128 r  grp_devnull_fu_34/exitcond_fu_54_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.128    grp_devnull_fu_34/exitcond_fu_54_p2_carry__0_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.356 r  grp_devnull_fu_34/exitcond_fu_54_p2_carry__1/CO[2]
                         net (fo=5, routed)           0.333     4.689    grp_devnull_fu_34/exitcond_fu_54_p2
    SLICE_X4Y56          LUT4 (Prop_lut4_I0_O)        0.313     5.002 r  grp_devnull_fu_34/__0/ap_CS_fsm[0]_i_1/O
                         net (fo=1, routed)           0.000     5.002    grp_devnull_fu_34/ap_NS_fsm[0]
    SLICE_X4Y56          FDSE                                         r  grp_devnull_fu_34/ap_CS_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=104, unset)          1.537     5.537    grp_devnull_fu_34/ap_clk
    SLICE_X4Y56          FDSE                                         r  grp_devnull_fu_34/ap_CS_fsm_reg[0]/C
                         clock pessimism              0.152     5.689    
                         clock uncertainty           -0.035     5.654    
    SLICE_X4Y56          FDSE (Setup_fdse_C_D)        0.079     5.733    grp_devnull_fu_34/ap_CS_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                          5.733    
                         arrival time                          -5.002    
  -------------------------------------------------------------------
                         slack                                  0.730    

Slack (MET) :             0.731ns  (required time - arrival time)
  Source:                 grp_devnull_fu_34/max_V_reg_70_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            grp_devnull_fu_34/ap_CS_fsm_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.289ns  (logic 1.984ns (60.315%)  route 1.305ns (39.685%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 5.537 - 4.000 ) 
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=104, unset)          1.714     1.714    grp_devnull_fu_34/ap_clk
    SLICE_X4Y54          FDRE                                         r  grp_devnull_fu_34/max_V_reg_70_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.478     2.192 r  grp_devnull_fu_34/max_V_reg_70_reg[5]/Q
                         net (fo=1, routed)           0.971     3.163    grp_devnull_fu_34/max_V_reg_70[5]
    SLICE_X2Y54          LUT6 (Prop_lut6_I2_O)        0.301     3.464 r  grp_devnull_fu_34/exitcond_fu_54_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     3.464    grp_devnull_fu_34/exitcond_fu_54_p2_carry_i_3_n_0
    SLICE_X2Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.014 r  grp_devnull_fu_34/exitcond_fu_54_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.014    grp_devnull_fu_34/exitcond_fu_54_p2_carry_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.128 r  grp_devnull_fu_34/exitcond_fu_54_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.128    grp_devnull_fu_34/exitcond_fu_54_p2_carry__0_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.356 f  grp_devnull_fu_34/exitcond_fu_54_p2_carry__1/CO[2]
                         net (fo=5, routed)           0.334     4.690    grp_devnull_fu_34/exitcond_fu_54_p2
    SLICE_X4Y56          LUT2 (Prop_lut2_I0_O)        0.313     5.003 r  grp_devnull_fu_34/ap_CS_fsm[3]_i_1/O
                         net (fo=1, routed)           0.000     5.003    grp_devnull_fu_34/ap_CS_fsm[3]_i_1_n_0
    SLICE_X4Y56          FDRE                                         r  grp_devnull_fu_34/ap_CS_fsm_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=104, unset)          1.537     5.537    grp_devnull_fu_34/ap_clk
    SLICE_X4Y56          FDRE                                         r  grp_devnull_fu_34/ap_CS_fsm_reg[3]/C
                         clock pessimism              0.152     5.689    
                         clock uncertainty           -0.035     5.654    
    SLICE_X4Y56          FDRE (Setup_fdre_C_D)        0.081     5.735    grp_devnull_fu_34/ap_CS_fsm_reg[3]
  -------------------------------------------------------------------
                         required time                          5.735    
                         arrival time                          -5.003    
  -------------------------------------------------------------------
                         slack                                  0.731    

Slack (MET) :             1.151ns  (required time - arrival time)
  Source:                 grp_devnull_fu_34/t_V_reg_43_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            grp_devnull_fu_34/counter_V_reg_83_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.850ns  (logic 2.054ns (72.066%)  route 0.796ns (27.934%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.535ns = ( 5.535 - 4.000 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=104, unset)          1.712     1.712    grp_devnull_fu_34/ap_clk
    SLICE_X2Y57          FDRE                                         r  grp_devnull_fu_34/t_V_reg_43_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDRE (Prop_fdre_C_Q)         0.456     2.168 r  grp_devnull_fu_34/t_V_reg_43_reg[0]/Q
                         net (fo=3, routed)           0.796     2.964    grp_devnull_fu_34/t_V_reg_43[0]
    SLICE_X3Y52          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.544 r  grp_devnull_fu_34/counter_V_fu_59_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.544    grp_devnull_fu_34/counter_V_fu_59_p2_carry_n_0
    SLICE_X3Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.658 r  grp_devnull_fu_34/counter_V_fu_59_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.658    grp_devnull_fu_34/counter_V_fu_59_p2_carry__0_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.772 r  grp_devnull_fu_34/counter_V_fu_59_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.772    grp_devnull_fu_34/counter_V_fu_59_p2_carry__1_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.886 r  grp_devnull_fu_34/counter_V_fu_59_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.886    grp_devnull_fu_34/counter_V_fu_59_p2_carry__2_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.000 r  grp_devnull_fu_34/counter_V_fu_59_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.000    grp_devnull_fu_34/counter_V_fu_59_p2_carry__3_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.114 r  grp_devnull_fu_34/counter_V_fu_59_p2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.114    grp_devnull_fu_34/counter_V_fu_59_p2_carry__4_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.228 r  grp_devnull_fu_34/counter_V_fu_59_p2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.228    grp_devnull_fu_34/counter_V_fu_59_p2_carry__5_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.562 r  grp_devnull_fu_34/counter_V_fu_59_p2_carry__6/O[1]
                         net (fo=1, routed)           0.000     4.562    grp_devnull_fu_34/counter_V_fu_59_p2[30]
    SLICE_X3Y59          FDRE                                         r  grp_devnull_fu_34/counter_V_reg_83_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=104, unset)          1.535     5.535    grp_devnull_fu_34/ap_clk
    SLICE_X3Y59          FDRE                                         r  grp_devnull_fu_34/counter_V_reg_83_reg[30]/C
                         clock pessimism              0.152     5.687    
                         clock uncertainty           -0.035     5.652    
    SLICE_X3Y59          FDRE (Setup_fdre_C_D)        0.062     5.714    grp_devnull_fu_34/counter_V_reg_83_reg[30]
  -------------------------------------------------------------------
                         required time                          5.714    
                         arrival time                          -4.562    
  -------------------------------------------------------------------
                         slack                                  1.151    

Slack (MET) :             1.246ns  (required time - arrival time)
  Source:                 grp_devnull_fu_34/t_V_reg_43_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            grp_devnull_fu_34/counter_V_reg_83_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.755ns  (logic 1.959ns (71.103%)  route 0.796ns (28.897%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.535ns = ( 5.535 - 4.000 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=104, unset)          1.712     1.712    grp_devnull_fu_34/ap_clk
    SLICE_X2Y57          FDRE                                         r  grp_devnull_fu_34/t_V_reg_43_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDRE (Prop_fdre_C_Q)         0.456     2.168 r  grp_devnull_fu_34/t_V_reg_43_reg[0]/Q
                         net (fo=3, routed)           0.796     2.964    grp_devnull_fu_34/t_V_reg_43[0]
    SLICE_X3Y52          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.544 r  grp_devnull_fu_34/counter_V_fu_59_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.544    grp_devnull_fu_34/counter_V_fu_59_p2_carry_n_0
    SLICE_X3Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.658 r  grp_devnull_fu_34/counter_V_fu_59_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.658    grp_devnull_fu_34/counter_V_fu_59_p2_carry__0_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.772 r  grp_devnull_fu_34/counter_V_fu_59_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.772    grp_devnull_fu_34/counter_V_fu_59_p2_carry__1_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.886 r  grp_devnull_fu_34/counter_V_fu_59_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.886    grp_devnull_fu_34/counter_V_fu_59_p2_carry__2_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.000 r  grp_devnull_fu_34/counter_V_fu_59_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.000    grp_devnull_fu_34/counter_V_fu_59_p2_carry__3_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.114 r  grp_devnull_fu_34/counter_V_fu_59_p2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.114    grp_devnull_fu_34/counter_V_fu_59_p2_carry__4_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.228 r  grp_devnull_fu_34/counter_V_fu_59_p2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.228    grp_devnull_fu_34/counter_V_fu_59_p2_carry__5_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.467 r  grp_devnull_fu_34/counter_V_fu_59_p2_carry__6/O[2]
                         net (fo=1, routed)           0.000     4.467    grp_devnull_fu_34/counter_V_fu_59_p2[31]
    SLICE_X3Y59          FDRE                                         r  grp_devnull_fu_34/counter_V_reg_83_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=104, unset)          1.535     5.535    grp_devnull_fu_34/ap_clk
    SLICE_X3Y59          FDRE                                         r  grp_devnull_fu_34/counter_V_reg_83_reg[31]/C
                         clock pessimism              0.152     5.687    
                         clock uncertainty           -0.035     5.652    
    SLICE_X3Y59          FDRE (Setup_fdre_C_D)        0.062     5.714    grp_devnull_fu_34/counter_V_reg_83_reg[31]
  -------------------------------------------------------------------
                         required time                          5.714    
                         arrival time                          -4.467    
  -------------------------------------------------------------------
                         slack                                  1.246    

Slack (MET) :             1.259ns  (required time - arrival time)
  Source:                 grp_devnull_fu_34/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            grp_devnull_fu_34/t_V_reg_43_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.251ns  (logic 0.642ns (28.516%)  route 1.609ns (71.484%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 5.537 - 4.000 ) 
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=104, unset)          1.714     1.714    grp_devnull_fu_34/ap_clk
    SLICE_X4Y56          FDRE                                         r  grp_devnull_fu_34/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDRE (Prop_fdre_C_Q)         0.518     2.232 r  grp_devnull_fu_34/ap_CS_fsm_reg[1]/Q
                         net (fo=35, routed)          0.726     2.958    grp_devnull_fu_34/ap_CS_fsm_state2
    SLICE_X4Y56          LUT2 (Prop_lut2_I0_O)        0.124     3.082 r  grp_devnull_fu_34/t_V_reg_43[31]_i_1/O
                         net (fo=32, routed)          0.884     3.965    grp_devnull_fu_34/t_V_reg_43[31]_i_1_n_0
    SLICE_X5Y54          FDRE                                         r  grp_devnull_fu_34/t_V_reg_43_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=104, unset)          1.537     5.537    grp_devnull_fu_34/ap_clk
    SLICE_X5Y54          FDRE                                         r  grp_devnull_fu_34/t_V_reg_43_reg[10]/C
                         clock pessimism              0.152     5.689    
                         clock uncertainty           -0.035     5.654    
    SLICE_X5Y54          FDRE (Setup_fdre_C_R)       -0.429     5.225    grp_devnull_fu_34/t_V_reg_43_reg[10]
  -------------------------------------------------------------------
                         required time                          5.225    
                         arrival time                          -3.965    
  -------------------------------------------------------------------
                         slack                                  1.259    

Slack (MET) :             1.259ns  (required time - arrival time)
  Source:                 grp_devnull_fu_34/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            grp_devnull_fu_34/t_V_reg_43_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.251ns  (logic 0.642ns (28.516%)  route 1.609ns (71.484%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 5.537 - 4.000 ) 
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=104, unset)          1.714     1.714    grp_devnull_fu_34/ap_clk
    SLICE_X4Y56          FDRE                                         r  grp_devnull_fu_34/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDRE (Prop_fdre_C_Q)         0.518     2.232 r  grp_devnull_fu_34/ap_CS_fsm_reg[1]/Q
                         net (fo=35, routed)          0.726     2.958    grp_devnull_fu_34/ap_CS_fsm_state2
    SLICE_X4Y56          LUT2 (Prop_lut2_I0_O)        0.124     3.082 r  grp_devnull_fu_34/t_V_reg_43[31]_i_1/O
                         net (fo=32, routed)          0.884     3.965    grp_devnull_fu_34/t_V_reg_43[31]_i_1_n_0
    SLICE_X5Y54          FDRE                                         r  grp_devnull_fu_34/t_V_reg_43_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=104, unset)          1.537     5.537    grp_devnull_fu_34/ap_clk
    SLICE_X5Y54          FDRE                                         r  grp_devnull_fu_34/t_V_reg_43_reg[11]/C
                         clock pessimism              0.152     5.689    
                         clock uncertainty           -0.035     5.654    
    SLICE_X5Y54          FDRE (Setup_fdre_C_R)       -0.429     5.225    grp_devnull_fu_34/t_V_reg_43_reg[11]
  -------------------------------------------------------------------
                         required time                          5.225    
                         arrival time                          -3.965    
  -------------------------------------------------------------------
                         slack                                  1.259    

Slack (MET) :             1.259ns  (required time - arrival time)
  Source:                 grp_devnull_fu_34/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            grp_devnull_fu_34/t_V_reg_43_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.251ns  (logic 0.642ns (28.516%)  route 1.609ns (71.484%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 5.537 - 4.000 ) 
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=104, unset)          1.714     1.714    grp_devnull_fu_34/ap_clk
    SLICE_X4Y56          FDRE                                         r  grp_devnull_fu_34/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDRE (Prop_fdre_C_Q)         0.518     2.232 r  grp_devnull_fu_34/ap_CS_fsm_reg[1]/Q
                         net (fo=35, routed)          0.726     2.958    grp_devnull_fu_34/ap_CS_fsm_state2
    SLICE_X4Y56          LUT2 (Prop_lut2_I0_O)        0.124     3.082 r  grp_devnull_fu_34/t_V_reg_43[31]_i_1/O
                         net (fo=32, routed)          0.884     3.965    grp_devnull_fu_34/t_V_reg_43[31]_i_1_n_0
    SLICE_X5Y54          FDRE                                         r  grp_devnull_fu_34/t_V_reg_43_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=104, unset)          1.537     5.537    grp_devnull_fu_34/ap_clk
    SLICE_X5Y54          FDRE                                         r  grp_devnull_fu_34/t_V_reg_43_reg[12]/C
                         clock pessimism              0.152     5.689    
                         clock uncertainty           -0.035     5.654    
    SLICE_X5Y54          FDRE (Setup_fdre_C_R)       -0.429     5.225    grp_devnull_fu_34/t_V_reg_43_reg[12]
  -------------------------------------------------------------------
                         required time                          5.225    
                         arrival time                          -3.965    
  -------------------------------------------------------------------
                         slack                                  1.259    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 grp_devnull_fu_34/counter_V_reg_83_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            grp_devnull_fu_34/t_V_reg_43_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.737%)  route 0.058ns (29.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.579ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=104, unset)          0.579     0.579    grp_devnull_fu_34/ap_clk
    SLICE_X3Y58          FDRE                                         r  grp_devnull_fu_34/counter_V_reg_83_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          FDRE (Prop_fdre_C_Q)         0.141     0.720 r  grp_devnull_fu_34/counter_V_reg_83_reg[26]/Q
                         net (fo=1, routed)           0.058     0.778    grp_devnull_fu_34/params_V_Din_A[26]
    SLICE_X2Y58          FDRE                                         r  grp_devnull_fu_34/t_V_reg_43_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=104, unset)          0.848     0.848    grp_devnull_fu_34/ap_clk
    SLICE_X2Y58          FDRE                                         r  grp_devnull_fu_34/t_V_reg_43_reg[26]/C
                         clock pessimism             -0.253     0.595    
    SLICE_X2Y58          FDRE (Hold_fdre_C_D)         0.047     0.642    grp_devnull_fu_34/t_V_reg_43_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.642    
                         arrival time                           0.778    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 grp_devnull_fu_34/counter_V_reg_83_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            grp_devnull_fu_34/t_V_reg_43_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=104, unset)          0.580     0.580    grp_devnull_fu_34/ap_clk
    SLICE_X3Y54          FDRE                                         r  grp_devnull_fu_34/counter_V_reg_83_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.141     0.721 r  grp_devnull_fu_34/counter_V_reg_83_reg[10]/Q
                         net (fo=1, routed)           0.101     0.822    grp_devnull_fu_34/params_V_Din_A[10]
    SLICE_X5Y54          FDRE                                         r  grp_devnull_fu_34/t_V_reg_43_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=104, unset)          0.849     0.849    grp_devnull_fu_34/ap_clk
    SLICE_X5Y54          FDRE                                         r  grp_devnull_fu_34/t_V_reg_43_reg[10]/C
                         clock pessimism             -0.253     0.596    
    SLICE_X5Y54          FDRE (Hold_fdre_C_D)         0.070     0.666    grp_devnull_fu_34/t_V_reg_43_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.666    
                         arrival time                           0.822    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 grp_devnull_fu_34/counter_V_reg_83_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            grp_devnull_fu_34/t_V_reg_43_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=104, unset)          0.580     0.580    grp_devnull_fu_34/ap_clk
    SLICE_X3Y54          FDRE                                         r  grp_devnull_fu_34/counter_V_reg_83_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.141     0.721 r  grp_devnull_fu_34/counter_V_reg_83_reg[12]/Q
                         net (fo=1, routed)           0.101     0.822    grp_devnull_fu_34/params_V_Din_A[12]
    SLICE_X5Y54          FDRE                                         r  grp_devnull_fu_34/t_V_reg_43_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=104, unset)          0.849     0.849    grp_devnull_fu_34/ap_clk
    SLICE_X5Y54          FDRE                                         r  grp_devnull_fu_34/t_V_reg_43_reg[12]/C
                         clock pessimism             -0.253     0.596    
    SLICE_X5Y54          FDRE (Hold_fdre_C_D)         0.070     0.666    grp_devnull_fu_34/t_V_reg_43_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.666    
                         arrival time                           0.822    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 grp_devnull_fu_34/counter_V_reg_83_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            grp_devnull_fu_34/t_V_reg_43_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.579ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=104, unset)          0.579     0.579    grp_devnull_fu_34/ap_clk
    SLICE_X3Y59          FDRE                                         r  grp_devnull_fu_34/counter_V_reg_83_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDRE (Prop_fdre_C_Q)         0.141     0.720 r  grp_devnull_fu_34/counter_V_reg_83_reg[30]/Q
                         net (fo=1, routed)           0.113     0.833    grp_devnull_fu_34/params_V_Din_A[30]
    SLICE_X2Y58          FDRE                                         r  grp_devnull_fu_34/t_V_reg_43_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=104, unset)          0.848     0.848    grp_devnull_fu_34/ap_clk
    SLICE_X2Y58          FDRE                                         r  grp_devnull_fu_34/t_V_reg_43_reg[30]/C
                         clock pessimism             -0.253     0.595    
    SLICE_X2Y58          FDRE (Hold_fdre_C_D)         0.076     0.671    grp_devnull_fu_34/t_V_reg_43_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           0.833    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 grp_devnull_fu_34/counter_V_reg_83_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            grp_devnull_fu_34/t_V_reg_43_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.167%)  route 0.119ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.577ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=104, unset)          0.577     0.577    grp_devnull_fu_34/ap_clk
    SLICE_X1Y57          FDRE                                         r  grp_devnull_fu_34/counter_V_reg_83_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.141     0.718 r  grp_devnull_fu_34/counter_V_reg_83_reg[0]/Q
                         net (fo=1, routed)           0.119     0.837    grp_devnull_fu_34/params_V_Din_A[0]
    SLICE_X2Y57          FDRE                                         r  grp_devnull_fu_34/t_V_reg_43_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=104, unset)          0.848     0.848    grp_devnull_fu_34/ap_clk
    SLICE_X2Y57          FDRE                                         r  grp_devnull_fu_34/t_V_reg_43_reg[0]/C
                         clock pessimism             -0.234     0.614    
    SLICE_X2Y57          FDRE (Hold_fdre_C_D)         0.046     0.660    grp_devnull_fu_34/t_V_reg_43_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.660    
                         arrival time                           0.837    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 grp_devnull_fu_34/ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            grp_devnull_fu_34/ap_CS_fsm_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.201%)  route 0.134ns (41.799%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=104, unset)          0.580     0.580    grp_devnull_fu_34/ap_clk
    SLICE_X5Y56          FDRE                                         r  grp_devnull_fu_34/ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y56          FDRE (Prop_fdre_C_Q)         0.141     0.721 f  grp_devnull_fu_34/ap_CS_fsm_reg[2]/Q
                         net (fo=38, routed)          0.134     0.855    grp_devnull_fu_34/ap_CS_fsm_state3
    SLICE_X4Y56          LUT5 (Prop_lut5_I4_O)        0.045     0.900 r  grp_devnull_fu_34/__0/ap_CS_fsm[1]_i_1/O
                         net (fo=1, routed)           0.000     0.900    grp_devnull_fu_34/ap_NS_fsm[1]
    SLICE_X4Y56          FDRE                                         r  grp_devnull_fu_34/ap_CS_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=104, unset)          0.849     0.849    grp_devnull_fu_34/ap_clk
    SLICE_X4Y56          FDRE                                         r  grp_devnull_fu_34/ap_CS_fsm_reg[1]/C
                         clock pessimism             -0.253     0.596    
    SLICE_X4Y56          FDRE (Hold_fdre_C_D)         0.120     0.716    grp_devnull_fu_34/ap_CS_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.716    
                         arrival time                           0.900    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 grp_devnull_fu_34/ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            grp_devnull_fu_34/ap_CS_fsm_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.482%)  route 0.138ns (42.518%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=104, unset)          0.580     0.580    grp_devnull_fu_34/ap_clk
    SLICE_X5Y56          FDRE                                         r  grp_devnull_fu_34/ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y56          FDRE (Prop_fdre_C_Q)         0.141     0.721 r  grp_devnull_fu_34/ap_CS_fsm_reg[2]/Q
                         net (fo=38, routed)          0.138     0.859    grp_devnull_fu_34/ap_CS_fsm_state3
    SLICE_X4Y56          LUT2 (Prop_lut2_I1_O)        0.045     0.904 r  grp_devnull_fu_34/ap_CS_fsm[3]_i_1/O
                         net (fo=1, routed)           0.000     0.904    grp_devnull_fu_34/ap_CS_fsm[3]_i_1_n_0
    SLICE_X4Y56          FDRE                                         r  grp_devnull_fu_34/ap_CS_fsm_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=104, unset)          0.849     0.849    grp_devnull_fu_34/ap_clk
    SLICE_X4Y56          FDRE                                         r  grp_devnull_fu_34/ap_CS_fsm_reg[3]/C
                         clock pessimism             -0.253     0.596    
    SLICE_X4Y56          FDRE (Hold_fdre_C_D)         0.121     0.717    grp_devnull_fu_34/ap_CS_fsm_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.717    
                         arrival time                           0.904    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 grp_devnull_fu_34/counter_V_reg_83_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            grp_devnull_fu_34/t_V_reg_43_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.391%)  route 0.114ns (44.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=104, unset)          0.581     0.581    grp_devnull_fu_34/ap_clk
    SLICE_X3Y52          FDRE                                         r  grp_devnull_fu_34/counter_V_reg_83_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y52          FDRE (Prop_fdre_C_Q)         0.141     0.722 r  grp_devnull_fu_34/counter_V_reg_83_reg[4]/Q
                         net (fo=1, routed)           0.114     0.836    grp_devnull_fu_34/params_V_Din_A[4]
    SLICE_X2Y53          FDRE                                         r  grp_devnull_fu_34/t_V_reg_43_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=104, unset)          0.849     0.849    grp_devnull_fu_34/ap_clk
    SLICE_X2Y53          FDRE                                         r  grp_devnull_fu_34/t_V_reg_43_reg[4]/C
                         clock pessimism             -0.253     0.596    
    SLICE_X2Y53          FDRE (Hold_fdre_C_D)         0.047     0.643    grp_devnull_fu_34/t_V_reg_43_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.643    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 grp_devnull_fu_34/counter_V_reg_83_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            grp_devnull_fu_34/t_V_reg_43_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.208%)  route 0.114ns (44.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=104, unset)          0.580     0.580    grp_devnull_fu_34/ap_clk
    SLICE_X3Y56          FDRE                                         r  grp_devnull_fu_34/counter_V_reg_83_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.141     0.721 r  grp_devnull_fu_34/counter_V_reg_83_reg[18]/Q
                         net (fo=1, routed)           0.114     0.835    grp_devnull_fu_34/params_V_Din_A[18]
    SLICE_X2Y57          FDRE                                         r  grp_devnull_fu_34/t_V_reg_43_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=104, unset)          0.848     0.848    grp_devnull_fu_34/ap_clk
    SLICE_X2Y57          FDRE                                         r  grp_devnull_fu_34/t_V_reg_43_reg[18]/C
                         clock pessimism             -0.253     0.595    
    SLICE_X2Y57          FDRE (Hold_fdre_C_D)         0.047     0.642    grp_devnull_fu_34/t_V_reg_43_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.642    
                         arrival time                           0.835    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 grp_devnull_fu_34/t_V_reg_43_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            grp_devnull_fu_34/counter_V_reg_83_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.251ns (79.408%)  route 0.065ns (20.592%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.579ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=104, unset)          0.579     0.579    grp_devnull_fu_34/ap_clk
    SLICE_X2Y58          FDRE                                         r  grp_devnull_fu_34/t_V_reg_43_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          FDRE (Prop_fdre_C_Q)         0.141     0.720 r  grp_devnull_fu_34/t_V_reg_43_reg[26]/Q
                         net (fo=2, routed)           0.065     0.785    grp_devnull_fu_34/t_V_reg_43[26]
    SLICE_X3Y58          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.895 r  grp_devnull_fu_34/counter_V_fu_59_p2_carry__5/O[1]
                         net (fo=1, routed)           0.000     0.895    grp_devnull_fu_34/counter_V_fu_59_p2[26]
    SLICE_X3Y58          FDRE                                         r  grp_devnull_fu_34/counter_V_reg_83_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=104, unset)          0.848     0.848    grp_devnull_fu_34/ap_clk
    SLICE_X3Y58          FDRE                                         r  grp_devnull_fu_34/counter_V_reg_83_reg[26]/C
                         clock pessimism             -0.253     0.595    
    SLICE_X3Y58          FDRE (Hold_fdre_C_D)         0.105     0.700    grp_devnull_fu_34/counter_V_reg_83_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           0.895    
  -------------------------------------------------------------------
                         slack                                  0.195    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     FDSE/C   n/a            1.000         4.000       3.000      SLICE_X4Y57  ap_CS_fsm_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000      SLICE_X4Y57  ap_CS_fsm_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000      SLICE_X4Y57  ap_reg_grp_devnull_fu_34_ap_start_reg/C
Min Period        n/a     FDSE/C   n/a            1.000         4.000       3.000      SLICE_X4Y56  grp_devnull_fu_34/ap_CS_fsm_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000      SLICE_X4Y56  grp_devnull_fu_34/ap_CS_fsm_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000      SLICE_X5Y56  grp_devnull_fu_34/ap_CS_fsm_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000      SLICE_X4Y56  grp_devnull_fu_34/ap_CS_fsm_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000      SLICE_X1Y57  grp_devnull_fu_34/counter_V_reg_83_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000      SLICE_X3Y54  grp_devnull_fu_34/counter_V_reg_83_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000      SLICE_X3Y54  grp_devnull_fu_34/counter_V_reg_83_reg[11]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         2.000       1.500      SLICE_X4Y57  ap_CS_fsm_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X4Y57  ap_CS_fsm_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X4Y57  ap_reg_grp_devnull_fu_34_ap_start_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X1Y57  grp_devnull_fu_34/counter_V_reg_83_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X3Y57  grp_devnull_fu_34/counter_V_reg_83_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X3Y57  grp_devnull_fu_34/counter_V_reg_83_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X3Y57  grp_devnull_fu_34/counter_V_reg_83_reg[23]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X3Y57  grp_devnull_fu_34/counter_V_reg_83_reg[24]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X3Y58  grp_devnull_fu_34/counter_V_reg_83_reg[25]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X3Y58  grp_devnull_fu_34/counter_V_reg_83_reg[26]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         2.000       1.500      SLICE_X4Y56  grp_devnull_fu_34/ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X4Y56  grp_devnull_fu_34/ap_CS_fsm_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X5Y56  grp_devnull_fu_34/ap_CS_fsm_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X4Y56  grp_devnull_fu_34/ap_CS_fsm_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X3Y54  grp_devnull_fu_34/counter_V_reg_83_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X3Y54  grp_devnull_fu_34/counter_V_reg_83_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X3Y54  grp_devnull_fu_34/counter_V_reg_83_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X3Y55  grp_devnull_fu_34/counter_V_reg_83_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X3Y55  grp_devnull_fu_34/counter_V_reg_83_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X3Y55  grp_devnull_fu_34/counter_V_reg_83_reg[15]/C



