// Seed: 563144085
module module_0 (
    input uwire id_0,
    output supply1 id_1,
    output wor id_2,
    input wor id_3,
    output wand id_4,
    output supply1 id_5
    , id_7
);
  wor id_8 = -1;
  assign module_1.id_8 = 0;
endmodule
module module_1 #(
    parameter id_10 = 32'd85,
    parameter id_4  = 32'd89
) (
    input uwire id_0,
    input wor id_1,
    output uwire id_2,
    input supply0 id_3,
    input wor _id_4,
    input wire id_5,
    output uwire id_6,
    input tri id_7,
    output supply1 id_8,
    output tri id_9,
    input tri0 _id_10,
    input tri id_11,
    output tri1 id_12,
    input wire id_13,
    output tri0 id_14,
    input supply0 id_15
);
  wor [id_10 : id_10  -  id_10] id_17 = -1;
  tri1 id_18 = 1;
  wire id_19 = id_5;
  assign id_9 = -1'b0;
  assign id_6 = 1;
  logic id_20;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_6,
      id_3,
      id_2,
      id_14
  );
  logic [id_4 : 1] id_21;
  ;
endmodule
