[02/18 17:57:12      0s] 
[02/18 17:57:12      0s] Cadence Innovus(TM) Implementation System.
[02/18 17:57:12      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[02/18 17:57:12      0s] 
[02/18 17:57:12      0s] Version:	v21.39-s058_1, built Thu Apr 4 09:59:42 PDT 2024
[02/18 17:57:12      0s] Options:	-batch -no_gui -init /u/ee/ugrad/palatics/ee201a/lab4/lab4_part2.tcl 
[02/18 17:57:12      0s] Date:		Wed Feb 18 17:57:12 2026
[02/18 17:57:12      0s] Host:		eeapps03.labidm.seas.ucla.edu (x86_64 w/Linux 4.18.0-553.85.1.el8_10.x86_64) (8cores*32cpus*Intel(R) Xeon(R) CPU E5-2630 v3 @ 2.40GHz 20480KB)
[02/18 17:57:12      0s] OS:		Red Hat Enterprise Linux 8.10 (Ootpa)
[02/18 17:57:12      0s] 
[02/18 17:57:12      0s] License:
[02/18 17:57:12      0s] 		[17:57:12.224697] Configured Lic search path (21.01-s002): 5281@lm-cadence.seas.ucla.edu

[02/18 17:57:12      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[02/18 17:57:12      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[02/18 17:57:27     13s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v21.39-s058_1 (64bit) 04/04/2024 09:59 (Linux 3.10.0-693.el7.x86_64)
[02/18 17:57:30     15s] @(#)CDS: NanoRoute 21.39-s058_1 NR231113-0413/21_19-UB (database version 18.20.605_1) {superthreading v2.17}
[02/18 17:57:30     15s] @(#)CDS: AAE 21.19-s004 (64bit) 04/04/2024 (Linux 3.10.0-693.el7.x86_64)
[02/18 17:57:30     15s] @(#)CDS: CTE 21.19-s010_1 () Mar 27 2024 01:55:37 ( )
[02/18 17:57:30     15s] @(#)CDS: SYNTECH 21.19-s002_1 () Sep  6 2023 22:17:00 ( )
[02/18 17:57:30     15s] @(#)CDS: CPE v21.19-s026
[02/18 17:57:30     15s] @(#)CDS: IQuantus/TQuantus 21.1.1-s966 (64bit) Wed Mar 8 10:22:20 PST 2023 (Linux 3.10.0-693.el7.x86_64)
[02/18 17:57:30     15s] @(#)CDS: OA 22.60-p087 Thu Feb  9 09:35:26 2023
[02/18 17:57:30     15s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[02/18 17:57:30     15s] @(#)CDS: RCDB 11.15.0
[02/18 17:57:30     15s] @(#)CDS: STYLUS 21.12-s019_1 (12/20/2022 05:13 PST)
[02/18 17:57:30     15s] @(#)CDS: SystemPlanner-21.18-10439 (21.18) (2023-03-01 15:40:03+0800)
[02/18 17:57:30     15s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_1716878_eeapps03.labidm.seas.ucla.edu_palatics_8RrrHG.

[02/18 17:57:30     15s] Change the soft stacksize limit to 0.2%RAM (127 mbytes). Set global soft_stack_size_limit to change the value.
[02/18 17:57:31     17s] 
[02/18 17:57:31     17s] **INFO:  MMMC transition support version v31-84 
[02/18 17:57:31     17s] 
[02/18 17:57:31     17s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[02/18 17:57:31     17s] <CMD> suppressMessage ENCEXT-2799
[02/18 17:57:31     17s] Sourcing file "/u/ee/ugrad/palatics/ee201a/lab4/lab4_part2.tcl" ...
[02/18 17:57:31     17s] <CMD> suppressMessage TECHLIB-436
[02/18 17:57:31     17s] <CMD> suppressMessage IMPVL-159
[02/18 17:57:31     17s] <CMD> suppressMessage IMPOPT-310
[02/18 17:57:31     17s] <CMD> set init_verilog s1494_synth.v
[02/18 17:57:31     17s] <CMD> set init_design_netlisttype Verilog
[02/18 17:57:31     17s] <CMD> set init_design_settop 1
[02/18 17:57:31     17s] <CMD> set init_top_cell s1494_bench
[02/18 17:57:31     17s] <CMD> set init_lef_file NangateOpenCellLibrary.lef
[02/18 17:57:31     17s] <CMD> set init_pwr_net VDD
[02/18 17:57:31     17s] <CMD> set init_gnd_net VSS
[02/18 17:57:31     17s] <CMD> create_library_set -name default_library_set -timing ./NangateOpenCellLibrary_typical_conditional_nldm.lib
[02/18 17:57:31     17s] <CMD> create_rc_corner -name _default_rc_corner_ -T 25.0
[02/18 17:57:31     17s] <CMD> create_delay_corner -name _default_delay_corner_ -library_set default_library_set -opcond typical  -opcond_library NangateOpenCellLibrary -rc_corner _default_rc_corner_
[02/18 17:57:31     17s] <CMD> create_constraint_mode -name _default_constraint_mode_ -sdc_files {s1494.sdc}
[02/18 17:57:31     17s] <CMD> create_analysis_view -name _default_view_  -constraint_mode _default_constraint_mode_ -delay_corner _default_delay_corner_
[02/18 17:57:31     17s] <CMD> init_design -setup _default_view_ -hold _default_view_
[02/18 17:57:31     17s] 
[02/18 17:57:31     17s] Loading LEF file NangateOpenCellLibrary.lef ...
[02/18 17:57:31     17s] Set DBUPerIGU to M2 pitch 380.
[02/18 17:57:31     17s] 
##  Check design process and node:  
##  Both design process and tech node are not set.

[02/18 17:57:31     17s] Reading default_library_set timing library '/w/home.19/ee/ugrad/palatics/ee201a/lab4/NangateOpenCellLibrary_typical_conditional_nldm.lib' ...
[02/18 17:57:32     17s] Read 134 cells in library 'NangateOpenCellLibrary' 
[02/18 17:57:32     17s] Ending "PreSetAnalysisView" (total cpu=0:00:00.2, real=0:00:01.0, peak res=959.2M, current mem=917.5M)
[02/18 17:57:32     17s] *** End library_loading (cpu=0.00min, real=0.02min, mem=29.0M, fe_cpu=0.30min, fe_real=0.33min, fe_mem=968.3M) ***
[02/18 17:57:32     17s] #% Begin Load netlist data ... (date=02/18 17:57:32, mem=917.5M)
[02/18 17:57:32     17s] *** Begin netlist parsing (mem=968.3M) ***
[02/18 17:57:32     17s] **WARN: (EMS-42):	Message (IMPVL-159) has been suppressed from output.
[02/18 17:57:32     17s] Created 134 new cells from 1 timing libraries.
[02/18 17:57:32     17s] Reading netlist ...
[02/18 17:57:32     17s] Backslashed names will retain backslash and a trailing blank character.
[02/18 17:57:32     17s] Reading verilog netlist 's1494_synth.v'
[02/18 17:57:32     17s] 
[02/18 17:57:32     17s] *** Memory Usage v#1 (Current mem = 968.332M, initial mem = 486.996M) ***
[02/18 17:57:32     17s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=968.3M) ***
[02/18 17:57:32     17s] #% End Load netlist data ... (date=02/18 17:57:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=923.2M, current mem=923.2M)
[02/18 17:57:32     17s] Set top cell to s1494_bench.
[02/18 17:57:32     17s] Hooked 134 DB cells to tlib cells.
[02/18 17:57:32     17s] Ending "BindLib:" (total cpu=0:00:00.0, real=0:00:00.0, peak res=926.2M, current mem=926.2M)
[02/18 17:57:32     17s] Starting recursive module instantiation check.
[02/18 17:57:32     17s] No recursion found.
[02/18 17:57:32     17s] Building hierarchical netlist for Cell s1494_bench ...
[02/18 17:57:32     17s] *** Netlist is unique.
[02/18 17:57:32     17s] Setting Std. cell height to 2800 DBU (smallest netlist inst).
[02/18 17:57:32     17s] ** info: there are 135 modules.
[02/18 17:57:32     17s] ** info: there are 314 stdCell insts.
[02/18 17:57:32     17s] 
[02/18 17:57:32     17s] *** Memory Usage v#1 (Current mem = 1018.746M, initial mem = 486.996M) ***
[02/18 17:57:32     17s] Start create_tracks
[02/18 17:57:32     17s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[02/18 17:57:32     17s] Generated pitch 0.84 in metal9 is different from 1.6 defined in technology file in unpreferred direction.
[02/18 17:57:32     17s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in unpreferred direction.
[02/18 17:57:32     17s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[02/18 17:57:32     17s] Generated pitch 0.28 in metal7 is different from 0.8 defined in technology file in unpreferred direction.
[02/18 17:57:32     17s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[02/18 17:57:32     17s] Generated pitch 0.14 in metal4 is different from 0.28 defined in technology file in unpreferred direction.
[02/18 17:57:32     18s] Extraction setup Started 
[02/18 17:57:32     18s] 
[02/18 17:57:32     18s] Trim Metal Layers:
[02/18 17:57:32     18s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[02/18 17:57:32     18s] **WARN: (IMPEXT-2773):	The via resistance between layers POLY and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[02/18 17:57:32     18s] Type 'man IMPEXT-2773' for more detail.
[02/18 17:57:32     18s] **WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[02/18 17:57:32     18s] Type 'man IMPEXT-2773' for more detail.
[02/18 17:57:32     18s] **WARN: (IMPEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[02/18 17:57:32     18s] Type 'man IMPEXT-2773' for more detail.
[02/18 17:57:32     18s] **WARN: (IMPEXT-2773):	The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[02/18 17:57:32     18s] Type 'man IMPEXT-2773' for more detail.
[02/18 17:57:32     18s] **WARN: (IMPEXT-2773):	The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[02/18 17:57:32     18s] Type 'man IMPEXT-2773' for more detail.
[02/18 17:57:32     18s] **WARN: (IMPEXT-2773):	The via resistance between layers M5 and M6 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[02/18 17:57:32     18s] Type 'man IMPEXT-2773' for more detail.
[02/18 17:57:32     18s] **WARN: (IMPEXT-2773):	The via resistance between layers M6 and M7 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[02/18 17:57:32     18s] Type 'man IMPEXT-2773' for more detail.
[02/18 17:57:32     18s] **WARN: (IMPEXT-2773):	The via resistance between layers M7 and M8 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[02/18 17:57:32     18s] Type 'man IMPEXT-2773' for more detail.
[02/18 17:57:32     18s] **WARN: (IMPEXT-2773):	The via resistance between layers M8 and M9 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[02/18 17:57:32     18s] Type 'man IMPEXT-2773' for more detail.
[02/18 17:57:32     18s] **WARN: (IMPEXT-2773):	The via resistance between layers M9 and M10 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[02/18 17:57:32     18s] Type 'man IMPEXT-2773' for more detail.
[02/18 17:57:32     18s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.38 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[02/18 17:57:32     18s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[02/18 17:57:32     18s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[02/18 17:57:32     18s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[02/18 17:57:32     18s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[02/18 17:57:32     18s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[02/18 17:57:32     18s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[02/18 17:57:32     18s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[02/18 17:57:32     18s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[02/18 17:57:32     18s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M10 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[02/18 17:57:32     18s] Summary of Active RC-Corners : 
[02/18 17:57:32     18s]  
[02/18 17:57:32     18s]  Analysis View: _default_view_
[02/18 17:57:32     18s]     RC-Corner Name        : _default_rc_corner_
[02/18 17:57:32     18s]     RC-Corner Index       : 0
[02/18 17:57:32     18s]     RC-Corner Temperature : 25 Celsius
[02/18 17:57:32     18s]     RC-Corner Cap Table   : ''
[02/18 17:57:32     18s]     RC-Corner PreRoute Res Factor         : 1
[02/18 17:57:32     18s]     RC-Corner PreRoute Cap Factor         : 1
[02/18 17:57:32     18s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[02/18 17:57:32     18s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[02/18 17:57:32     18s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[02/18 17:57:32     18s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[02/18 17:57:32     18s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[02/18 17:57:32     18s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[02/18 17:57:32     18s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[02/18 17:57:32     18s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[02/18 17:57:32     18s] 
[02/18 17:57:32     18s] Trim Metal Layers:
[02/18 17:57:32     18s] LayerId::1 widthSet size::1
[02/18 17:57:32     18s] LayerId::2 widthSet size::1
[02/18 17:57:32     18s] LayerId::3 widthSet size::1
[02/18 17:57:32     18s] LayerId::4 widthSet size::1
[02/18 17:57:32     18s] LayerId::5 widthSet size::1
[02/18 17:57:32     18s] LayerId::6 widthSet size::1
[02/18 17:57:32     18s] LayerId::7 widthSet size::1
[02/18 17:57:32     18s] LayerId::8 widthSet size::1
[02/18 17:57:32     18s] LayerId::9 widthSet size::1
[02/18 17:57:32     18s] LayerId::10 widthSet size::1
[02/18 17:57:32     18s] Updating RC grid for preRoute extraction ...
[02/18 17:57:32     18s] eee: pegSigSF::1.070000
[02/18 17:57:32     18s] Initializing multi-corner resistance tables ...
[02/18 17:57:32     18s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:57:32     18s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:57:32     18s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:57:32     18s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:57:32     18s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:57:32     18s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:57:32     18s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:57:32     18s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:57:32     18s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:57:32     18s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:57:32     18s] {RT _default_rc_corner_ 0 10 10 {4 1} {7 0} {9 0} 3}
[02/18 17:57:32     18s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.535700 newSi=0.000000 wHLS=1.339250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[02/18 17:57:32     18s] *Info: initialize multi-corner CTS.
[02/18 17:57:32     18s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1205.2M, current mem=958.1M)
[02/18 17:57:32     18s] Reading timing constraints file 's1494.sdc' ...
[02/18 17:57:32     18s] Current (total cpu=0:00:18.3, real=0:00:20.0, peak res=1214.0M, current mem=1214.0M)
[02/18 17:57:32     18s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File s1494.sdc, Line 9).
[02/18 17:57:32     18s] 
[02/18 17:57:32     18s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File s1494.sdc, Line 10).
[02/18 17:57:32     18s] 
[02/18 17:57:32     18s] **WARN: (TCLNL-330):	set_input_delay on clock root 'blif_clk_net' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File s1494.sdc, Line 27).
[02/18 17:57:32     18s] 
[02/18 17:57:32     18s] INFO (CTE): Reading of timing constraints file s1494.sdc completed, with 3 WARNING
[02/18 17:57:32     18s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1233.5M, current mem=1233.5M)
[02/18 17:57:32     18s] Current (total cpu=0:00:18.4, real=0:00:20.0, peak res=1233.5M, current mem=1233.5M)
[02/18 17:57:32     18s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/18 17:57:32     18s] 
[02/18 17:57:32     18s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[02/18 17:57:32     18s] Summary for sequential cells identification: 
[02/18 17:57:32     18s]   Identified SBFF number: 16
[02/18 17:57:32     18s]   Identified MBFF number: 0
[02/18 17:57:32     18s]   Identified SB Latch number: 0
[02/18 17:57:32     18s]   Identified MB Latch number: 0
[02/18 17:57:32     18s]   Not identified SBFF number: 0
[02/18 17:57:32     18s]   Not identified MBFF number: 0
[02/18 17:57:32     18s]   Not identified SB Latch number: 0
[02/18 17:57:32     18s]   Not identified MB Latch number: 0
[02/18 17:57:32     18s]   Number of sequential cells which are not FFs: 13
[02/18 17:57:32     18s] Total number of combinational cells: 93
[02/18 17:57:32     18s] Total number of sequential cells: 29
[02/18 17:57:32     18s] Total number of tristate cells: 6
[02/18 17:57:32     18s] Total number of level shifter cells: 0
[02/18 17:57:32     18s] Total number of power gating cells: 0
[02/18 17:57:32     18s] Total number of isolation cells: 0
[02/18 17:57:32     18s] Total number of power switch cells: 0
[02/18 17:57:32     18s] Total number of pulse generator cells: 0
[02/18 17:57:32     18s] Total number of always on buffers: 0
[02/18 17:57:32     18s] Total number of retention cells: 0
[02/18 17:57:32     18s] Total number of physical cells: 6
[02/18 17:57:32     18s] List of usable buffers: BUF_X2 BUF_X1 BUF_X4 BUF_X8 CLKBUF_X1 CLKBUF_X3 CLKBUF_X2
[02/18 17:57:32     18s] Total number of usable buffers: 7
[02/18 17:57:32     18s] List of unusable buffers:
[02/18 17:57:32     18s] Total number of unusable buffers: 0
[02/18 17:57:32     18s] List of usable inverters: INV_X2 INV_X1 INV_X16 INV_X32 INV_X4 INV_X8
[02/18 17:57:32     18s] Total number of usable inverters: 6
[02/18 17:57:32     18s] List of unusable inverters:
[02/18 17:57:32     18s] Total number of unusable inverters: 0
[02/18 17:57:32     18s] List of identified usable delay cells: BUF_X16 BUF_X32
[02/18 17:57:32     18s] Total number of identified usable delay cells: 2
[02/18 17:57:32     18s] List of identified unusable delay cells:
[02/18 17:57:32     18s] Total number of identified unusable delay cells: 0
[02/18 17:57:32     18s] 
[02/18 17:57:32     18s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[02/18 17:57:32     18s] 
[02/18 17:57:32     18s] TimeStamp Deleting Cell Server Begin ...
[02/18 17:57:32     18s] 
[02/18 17:57:32     18s] TimeStamp Deleting Cell Server End ...
[02/18 17:57:32     18s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1255.7M, current mem=1255.7M)
[02/18 17:57:32     18s] 
[02/18 17:57:32     18s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/18 17:57:32     18s] Summary for sequential cells identification: 
[02/18 17:57:32     18s]   Identified SBFF number: 16
[02/18 17:57:32     18s]   Identified MBFF number: 0
[02/18 17:57:32     18s]   Identified SB Latch number: 0
[02/18 17:57:32     18s]   Identified MB Latch number: 0
[02/18 17:57:32     18s]   Not identified SBFF number: 0
[02/18 17:57:32     18s]   Not identified MBFF number: 0
[02/18 17:57:32     18s]   Not identified SB Latch number: 0
[02/18 17:57:32     18s]   Not identified MB Latch number: 0
[02/18 17:57:32     18s]   Number of sequential cells which are not FFs: 13
[02/18 17:57:32     18s]  Visiting view : _default_view_
[02/18 17:57:32     18s]    : PowerDomain = none : Weighted F : unweighted  = 14.10 (1.000) with rcCorner = 0
[02/18 17:57:32     18s]    : PowerDomain = none : Weighted F : unweighted  = 12.80 (1.000) with rcCorner = -1
[02/18 17:57:32     18s]  Visiting view : _default_view_
[02/18 17:57:32     18s]    : PowerDomain = none : Weighted F : unweighted  = 14.10 (1.000) with rcCorner = 0
[02/18 17:57:32     18s]    : PowerDomain = none : Weighted F : unweighted  = 12.80 (1.000) with rcCorner = -1
[02/18 17:57:32     18s] TLC MultiMap info (StdDelay):
[02/18 17:57:32     18s]   : _default_delay_corner_ + default_library_set + 1 + no RcCorner := 12.8ps
[02/18 17:57:32     18s]   : _default_delay_corner_ + default_library_set + 1 + _default_rc_corner_ := 14.1ps
[02/18 17:57:32     18s]  Setting StdDelay to: 14.1ps
[02/18 17:57:32     18s] 
[02/18 17:57:32     18s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/18 17:57:32     18s] 
[02/18 17:57:32     18s] TimeStamp Deleting Cell Server Begin ...
[02/18 17:57:32     18s] 
[02/18 17:57:32     18s] TimeStamp Deleting Cell Server End ...
[02/18 17:57:32     18s] 
[02/18 17:57:32     18s] *** Summary of all messages that are not suppressed in this session:
[02/18 17:57:32     18s] Severity  ID               Count  Summary                                  
[02/18 17:57:32     18s] WARNING   IMPEXT-2766         10  The sheet resistance for layer %s is not...
[02/18 17:57:32     18s] WARNING   IMPEXT-2773         10  The via resistance between layers %s and...
[02/18 17:57:32     18s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[02/18 17:57:32     18s] WARNING   TCLNL-330            1  set_input_delay on clock root '%s' is no...
[02/18 17:57:32     18s] *** Message Summary: 23 warning(s), 0 error(s)
[02/18 17:57:32     18s] 
[02/18 17:57:32     18s] <CMD> setAnalysisMode -analysisType onChipVariation -cppr both
[02/18 17:57:32     18s] <CMD> setDesignMode -process 45
[02/18 17:57:32     18s] ##  Process: 45            (User Set)               
[02/18 17:57:32     18s] ##     Node: (not set)                           
[02/18 17:57:32     18s] 
##  Check design process and node:  
##  Design tech node is not set.

[02/18 17:57:32     18s] Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[02/18 17:57:32     18s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[02/18 17:57:32     18s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[02/18 17:57:32     18s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[02/18 17:57:32     18s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[02/18 17:57:32     18s] <CMD> setRouteMode -earlyGlobalMaxRouteLayer 4
[02/18 17:57:32     18s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[02/18 17:57:32     18s] <CMD> setPinAssignMode -maxLayer 4
[02/18 17:57:32     18s] **WARN: (IMPPTN-867):	Found use of setPinAssignMode -maxLayer. This will continue to work in this release; however, it is recommended to use setDesignMode -topRoutingLayer instead.
[02/18 17:57:32     18s] <CMD> setNanoRouteMode -routeTopRoutingLayer 4
[02/18 17:57:32     18s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[02/18 17:57:32     18s] <CMD> setDesignMode -topRoutingLayer metal4
[02/18 17:57:32     18s] **WARN: (IMPSYT-21024):	Command "setMaxRouteLayer" has become obsolete. It will be removed in the next release and is replaced by "setDesignMode -topRoutingLayer". The obsolete command still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your scripts.
[02/18 17:57:32     18s] <CMD> floorPlan -r 1.0 0.991 6 6 6 6
[02/18 17:57:32     18s] Start create_tracks
[02/18 17:57:32     18s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[02/18 17:57:32     18s] Generated pitch 0.84 in metal9 is different from 1.6 defined in technology file in unpreferred direction.
[02/18 17:57:32     18s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in unpreferred direction.
[02/18 17:57:32     18s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[02/18 17:57:32     18s] Generated pitch 0.28 in metal7 is different from 0.8 defined in technology file in unpreferred direction.
[02/18 17:57:32     18s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[02/18 17:57:32     18s] Generated pitch 0.14 in metal4 is different from 0.28 defined in technology file in unpreferred direction.
[02/18 17:57:32     18s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[02/18 17:57:32     18s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -module {}
[02/18 17:57:32     18s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -module {}
[02/18 17:57:32     18s] <CMD> addRing -layer {top metal1 bottom metal1 left metal2 right metal2} -spacing {top 1 bottom 1 left 1 right 1} -width {top 1 bottom 1 left 1 right 1} -center 1 -nets { VDD VSS }
[02/18 17:57:32     18s] #% Begin addRing (date=02/18 17:57:32, mem=1262.2M)
[02/18 17:57:32     18s] 
[02/18 17:57:32     18s] 
[02/18 17:57:32     18s] viaInitial starts at Wed Feb 18 17:57:32 2026
viaInitial ends at Wed Feb 18 17:57:32 2026
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1328.8M)
[02/18 17:57:32     18s] Ring generation is complete.
[02/18 17:57:32     18s] vias are now being generated.
[02/18 17:57:32     18s] addRing created 8 wires.
[02/18 17:57:32     18s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[02/18 17:57:32     18s] +--------+----------------+----------------+
[02/18 17:57:32     18s] |  Layer |     Created    |     Deleted    |
[02/18 17:57:32     18s] +--------+----------------+----------------+
[02/18 17:57:32     18s] | metal1 |        4       |       NA       |
[02/18 17:57:32     18s] |  via1  |        8       |        0       |
[02/18 17:57:32     18s] | metal2 |        4       |       NA       |
[02/18 17:57:32     18s] +--------+----------------+----------------+
[02/18 17:57:32     18s] #% End addRing (date=02/18 17:57:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=1266.4M, current mem=1266.4M)
[02/18 17:57:32     18s] <CMD> setAnalysisMode -checkType setup -asyncChecks async -skew true
[02/18 17:57:32     18s] <CMD> buildTimingGraph
[02/18 17:57:32     18s] <CMD> report_timing -nworst 10 -net > $setup_rpt
[02/18 17:57:32     18s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/18 17:57:33     19s] AAE DB initialization (MEM=1353.68 CPU=0:00:00.0 REAL=0:00:00.0) 
[02/18 17:57:33     19s] #################################################################################
[02/18 17:57:33     19s] # Design Stage: PreRoute
[02/18 17:57:33     19s] # Design Name: s1494_bench
[02/18 17:57:33     19s] # Design Mode: 45nm
[02/18 17:57:33     19s] # Analysis Mode: MMMC OCV 
[02/18 17:57:33     19s] # Parasitics Mode: No SPEF/RCDB 
[02/18 17:57:33     19s] # Signoff Settings: SI Off 
[02/18 17:57:33     19s] #################################################################################
[02/18 17:57:33     19s] Calculate early delays in OCV mode...
[02/18 17:57:33     19s] Calculate late delays in OCV mode...
[02/18 17:57:33     19s] Topological Sorting (REAL = 0:00:00.0, MEM = 1483.0M, InitMEM = 1483.0M)
[02/18 17:57:33     19s] Start delay calculation (fullDC) (1 T). (MEM=1483)
[02/18 17:57:33     19s] Start AAE Lib Loading. (MEM=1502.73)
[02/18 17:57:33     19s] End AAE Lib Loading. (MEM=1521.81 CPU=0:00:00.0 Real=0:00:00.0)
[02/18 17:57:33     19s] End AAE Lib Interpolated Model. (MEM=1521.81 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/18 17:57:33     19s] Total number of fetched objects 330
[02/18 17:57:33     19s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/18 17:57:33     19s] End delay calculation. (MEM=1593.2 CPU=0:00:00.1 REAL=0:00:00.0)
[02/18 17:57:33     19s] End delay calculation (fullDC). (MEM=1593.2 CPU=0:00:00.1 REAL=0:00:00.0)
[02/18 17:57:33     19s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1593.2M) ***
[02/18 17:57:33     19s] <CMD> setAnalysisMode -checkType hold -asyncChecks async -skew true
[02/18 17:57:33     19s] <CMD> buildTimingGraph
[02/18 17:57:33     19s] <CMD> report_timing -nworst 10 -net > $hold_rpt
[02/18 17:57:34     19s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/18 17:57:34     19s] #################################################################################
[02/18 17:57:34     19s] # Design Stage: PreRoute
[02/18 17:57:34     19s] # Design Name: s1494_bench
[02/18 17:57:34     19s] # Design Mode: 45nm
[02/18 17:57:34     19s] # Analysis Mode: MMMC OCV 
[02/18 17:57:34     19s] # Parasitics Mode: No SPEF/RCDB 
[02/18 17:57:34     19s] # Signoff Settings: SI Off 
[02/18 17:57:34     19s] #################################################################################
[02/18 17:57:34     19s] Calculate late delays in OCV mode...
[02/18 17:57:34     19s] Calculate early delays in OCV mode...
[02/18 17:57:34     19s] Topological Sorting (REAL = 0:00:00.0, MEM = 1565.5M, InitMEM = 1565.5M)
[02/18 17:57:34     19s] Start delay calculation (fullDC) (1 T). (MEM=1565.47)
[02/18 17:57:34     19s] End AAE Lib Interpolated Model. (MEM=1585.2 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/18 17:57:34     19s] Total number of fetched objects 330
[02/18 17:57:34     19s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/18 17:57:34     19s] End delay calculation. (MEM=1604.28 CPU=0:00:00.1 REAL=0:00:00.0)
[02/18 17:57:34     19s] End delay calculation (fullDC). (MEM=1604.28 CPU=0:00:00.1 REAL=0:00:00.0)
[02/18 17:57:34     19s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1604.3M) ***
[02/18 17:57:34     19s] <CMD> report_power > /u/ee/ugrad/palatics/ee201a/lab4/output/part2_run_20260218_175712_1716857_util0.991/timing_driven/metrics/timing_driven_before_placement_power.rpt
[02/18 17:57:34     19s] env CDS_WORKAREA is set to /w/home.19/ee/ugrad/palatics/ee201a/lab4
[02/18 17:57:34     19s] 
[02/18 17:57:34     19s] Power Net Detected:
[02/18 17:57:34     19s]         Voltage	    Name
[02/18 17:57:34     19s]              0V	    VSS
[02/18 17:57:34     19s]            1.1V	    VDD
[02/18 17:57:34     19s] 
[02/18 17:57:34     19s] Begin Power Analysis
[02/18 17:57:34     19s] 
[02/18 17:57:34     19s]              0V	    VSS
[02/18 17:57:34     19s]            1.1V	    VDD
[02/18 17:57:34     19s] Begin Processing Timing Library for Power Calculation
[02/18 17:57:34     19s] 
[02/18 17:57:34     19s] Ended Processing Timing Library for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1445.29MB/2964.69MB/1445.29MB)
[02/18 17:57:34     19s] 
[02/18 17:57:34     19s] 
[02/18 17:57:34     19s] 
[02/18 17:57:34     19s] Begin Processing Power Net/Grid for Power Calculation
[02/18 17:57:34     19s] 
[02/18 17:57:34     19s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1445.29MB/2964.69MB/1445.29MB)
[02/18 17:57:34     19s] 
[02/18 17:57:34     19s] Begin Processing Timing Window Data for Power Calculation
[02/18 17:57:34     19s] 
[02/18 17:57:34     19s] blif_clk_net(666.667MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1446.02MB/2964.69MB/1446.02MB)
[02/18 17:57:34     19s] 
[02/18 17:57:34     19s] Begin Processing User Attributes
[02/18 17:57:34     19s] 
[02/18 17:57:34     19s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1446.02MB/2964.69MB/1446.02MB)
[02/18 17:57:34     19s] 
[02/18 17:57:34     19s] Begin Processing Signal Activity
[02/18 17:57:34     19s] 
[02/18 17:57:34     19s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1446.02MB/2964.69MB/1446.02MB)
[02/18 17:57:34     19s] 
[02/18 17:57:34     19s] Begin Power Computation
[02/18 17:57:34     19s] 
[02/18 17:57:34     19s]       ----------------------------------------------------------
[02/18 17:57:34     19s]       # of cell(s) missing both power/leakage table: 0
[02/18 17:57:34     19s]       # of cell(s) missing power table: 0
[02/18 17:57:34     19s]       # of cell(s) missing leakage table: 0
[02/18 17:57:34     19s]       ----------------------------------------------------------
[02/18 17:57:34     19s] 
[02/18 17:57:34     19s] 
[02/18 17:57:34     19s]       # of MSMV cell(s) missing power_level: 0
[02/18 17:57:34     19s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1448.16MB/2972.70MB/1448.16MB)
[02/18 17:57:34     19s] 
[02/18 17:57:34     19s] Begin Processing User Attributes
[02/18 17:57:34     19s] 
[02/18 17:57:34     19s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1448.16MB/2972.70MB/1448.16MB)
[02/18 17:57:34     19s] 
[02/18 17:57:34     19s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1448.16MB/2972.70MB/1448.16MB)
[02/18 17:57:34     19s] 
[02/18 17:57:34     19s] *



[02/18 17:57:34     19s] Total Power
[02/18 17:57:34     19s] -----------------------------------------------------------------------------------------
[02/18 17:57:34     19s] Total Internal Power:        0.15272017 	   63.1279%
[02/18 17:57:34     19s] Total Switching Power:       0.08422420 	   34.8146%
[02/18 17:57:34     19s] Total Leakage Power:         0.00497756 	    2.0575%
[02/18 17:57:34     19s] Total Power:                 0.24192193
[02/18 17:57:34     19s] -----------------------------------------------------------------------------------------
[02/18 17:57:34     19s] <CMD> setPlaceMode -place_global_place_io_pins true -reorderScan false
[02/18 17:57:34     19s] <CMD> setPlaceMode -timingDriven true
[02/18 17:57:34     19s] <CMD> getPlaceMode -place_hierarchical_flow -quiet
[02/18 17:57:34     19s] <CMD> report_message -start_cmd
[02/18 17:57:34     19s] <CMD> getRouteMode -maxRouteLayer -quiet
[02/18 17:57:34     19s] <CMD> getRouteMode -user -maxRouteLayer
[02/18 17:57:34     19s] <CMD> getPlaceMode -place_global_place_io_pins -quiet
[02/18 17:57:34     19s] <CMD> getPlaceMode -user -maxRouteLayer
[02/18 17:57:34     19s] <CMD> getPlaceMode -quiet -adaptiveFlowMode
[02/18 17:57:34     19s] <CMD> getPlaceMode -timingDriven -quiet
[02/18 17:57:34     19s] <CMD> getPlaceMode -adaptive -quiet
[02/18 17:57:34     19s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[02/18 17:57:34     19s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[02/18 17:57:34     19s] <CMD> getPlaceMode -ignoreScan -quiet
[02/18 17:57:34     19s] <CMD> getPlaceMode -user -ignoreScan
[02/18 17:57:34     19s] <CMD> getPlaceMode -repairPlace -quiet
[02/18 17:57:34     19s] <CMD> getPlaceMode -user -repairPlace
[02/18 17:57:34     19s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[02/18 17:57:34     19s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[02/18 17:57:34     19s] <CMD> getDesignMode -quiet -siPrevention
[02/18 17:57:34     19s] <CMD> getPlaceMode -quiet -place_global_exp_enable_3d
[02/18 17:57:34     19s] *** placeDesign #1 [begin] : totSession cpu/real = 0:00:20.0/0:00:21.0 (1.0), mem = 1620.3M
[02/18 17:57:34     19s] <CMD> getPlaceMode -exp_slack_driven -quiet
[02/18 17:57:34     19s] <CMD> um::push_snapshot_stack
[02/18 17:57:34     19s] <CMD> getDesignMode -quiet -flowEffort
[02/18 17:57:34     19s] <CMD> getDesignMode -highSpeedCore -quiet
[02/18 17:57:34     19s] <CMD> getPlaceMode -quiet -adaptive
[02/18 17:57:34     19s] <CMD> set spgFlowInInitialPlace 1
[02/18 17:57:34     19s] <CMD> getPlaceMode -sdpAlignment -quiet
[02/18 17:57:34     19s] <CMD> getPlaceMode -softGuide -quiet
[02/18 17:57:34     19s] <CMD> getPlaceMode -useSdpGroup -quiet
[02/18 17:57:34     19s] <CMD> getPlaceMode -sdpAlignment -quiet
[02/18 17:57:34     19s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[02/18 17:57:34     19s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[02/18 17:57:34     19s] <CMD> getPlaceMode -sdpPlace -quiet
[02/18 17:57:34     19s] <CMD> getPlaceMode -exp_slack_driven -quiet
[02/18 17:57:34     19s] <CMD> getPlaceMode -sdpPlace -quiet
[02/18 17:57:34     19s] <CMD> getPlaceMode -groupHighLevelClkGate -quiet
[02/18 17:57:34     19s] <CMD_INTERNAL> setvar spgRptErrorForScanConnection 0
[02/18 17:57:34     19s] <CMD> getPlaceMode -place_global_exp_allow_missing_scan_chain -quiet
[02/18 17:57:34     19s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 6, percentage of missing scan cell = 0.00% (0 / 6)
[02/18 17:57:34     19s] <CMD> getPlaceMode -place_check_library -quiet
[02/18 17:57:34     19s] <CMD> getPlaceMode -trimView -quiet
[02/18 17:57:34     19s] <CMD> getPlaceMode -expTrimOptBeforeTDGP -quiet
[02/18 17:57:34     19s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[02/18 17:57:34     19s] <CMD> getPlaceMode -congEffort -quiet
[02/18 17:57:34     19s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[02/18 17:57:34     19s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[02/18 17:57:34     19s] <CMD> getPlaceMode -ignoreScan -quiet
[02/18 17:57:34     19s] <CMD> getPlaceMode -user -ignoreScan
[02/18 17:57:34     19s] <CMD> getPlaceMode -repairPlace -quiet
[02/18 17:57:34     19s] <CMD> getPlaceMode -user -repairPlace
[02/18 17:57:34     19s] <CMD> getPlaceMode -congEffort -quiet
[02/18 17:57:34     19s] <CMD> getPlaceMode -fp -quiet
[02/18 17:57:34     19s] <CMD> getPlaceMode -timingDriven -quiet
[02/18 17:57:34     19s] <CMD> getPlaceMode -user -timingDriven
[02/18 17:57:34     19s] <CMD> getPlaceMode -fastFp -quiet
[02/18 17:57:34     19s] <CMD> getPlaceMode -clusterMode -quiet
[02/18 17:57:34     19s] <CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[02/18 17:57:34     19s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[02/18 17:57:34     19s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[02/18 17:57:34     19s] <CMD> getPlaceMode -ultraCongEffortFlow -quiet
[02/18 17:57:34     19s] <CMD> getPlaceMode -forceTiming -quiet
[02/18 17:57:34     19s] <CMD> getPlaceMode -fp -quiet
[02/18 17:57:34     19s] <CMD> getPlaceMode -fastfp -quiet
[02/18 17:57:34     19s] <CMD> getPlaceMode -timingDriven -quiet
[02/18 17:57:34     19s] <CMD> getPlaceMode -fp -quiet
[02/18 17:57:34     19s] <CMD> getPlaceMode -fastfp -quiet
[02/18 17:57:34     19s] <CMD> getPlaceMode -powerDriven -quiet
[02/18 17:57:34     19s] <CMD> getExtractRCMode -quiet -engine
[02/18 17:57:34     19s] <CMD> getAnalysisMode -quiet -clkSrcPath
[02/18 17:57:34     19s] <CMD> getAnalysisMode -quiet -clockPropagation
[02/18 17:57:34     19s] <CMD> getAnalysisMode -quiet -cppr
[02/18 17:57:34     19s] <CMD> setExtractRCMode -engine preRoute
[02/18 17:57:34     19s] <CMD> setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
[02/18 17:57:34     20s] <CMD> getPlaceMode -exp_slack_driven -quiet
[02/18 17:57:34     20s] <CMD_INTERNAL> isAnalysisModeSetup
[02/18 17:57:34     20s] <CMD> setAnalysisMode -checkType setup
[02/18 17:57:34     20s] <CMD> getPlaceMode -quiet -place_global_exp_solve_unbalance_path
[02/18 17:57:34     20s] <CMD> getPlaceMode -quiet -NMPsuppressInfo
[02/18 17:57:34     20s] <CMD> getPlaceMode -quiet -place_global_exp_wns_focus_v2
[02/18 17:57:34     20s] <CMD> getPlaceMode -quiet -place_incr_exp_isolation_flow
[02/18 17:57:34     20s] <CMD> getPlaceMode -enableDistPlace -quiet
[02/18 17:57:34     20s] <CMD> getPlaceMode -quiet -clusterMode
[02/18 17:57:34     20s] <CMD> getPlaceMode -wl_budget_mode -quiet
[02/18 17:57:34     20s] <CMD> setPlaceMode -reset -place_global_exp_balance_buffer_chain
[02/18 17:57:34     20s] <CMD> getPlaceMode -wl_budget_mode -quiet
[02/18 17:57:34     20s] <CMD> setPlaceMode -reset -place_global_exp_balance_pipeline
[02/18 17:57:34     20s] <CMD> getPlaceMode -place_global_exp_balance_buffer_chain -quiet
[02/18 17:57:34     20s] <CMD> getPlaceMode -place_global_exp_balance_pipeline -quiet
[02/18 17:57:34     20s] <CMD> getPlaceMode -tdgpMemFlow -quiet
[02/18 17:57:34     20s] <CMD> getPlaceMode -user -resetCombineRFLevel
[02/18 17:57:34     20s] <CMD> getPlaceMode -quiet -resetCombineRFLevel
[02/18 17:57:34     20s] <CMD> setPlaceMode -resetCombineRFLevel 1000
[02/18 17:57:34     20s] <CMD_INTERNAL> setvar spgSpeedupBuildVSM 1
[02/18 17:57:34     20s] <CMD> getPlaceMode -tdgpResetCteTG -quiet
[02/18 17:57:34     20s] <CMD> getPlaceMode -macroPlaceMode -quiet
[02/18 17:57:34     20s] <CMD> getPlaceMode -place_global_replace_QP -quiet
[02/18 17:57:34     20s] <CMD> getPlaceMode -macroPlaceMode -quiet
[02/18 17:57:34     20s] <CMD> getPlaceMode -enableDistPlace -quiet
[02/18 17:57:34     20s] <CMD> getPlaceMode -exp_slack_driven -quiet
[02/18 17:57:34     20s] <CMD> getPlaceMode -place_global_ignore_spare -quiet
[02/18 17:57:34     20s] <CMD> getPlaceMode -enableDistPlace -quiet
[02/18 17:57:34     20s] <CMD> getPlaceMode -quiet -expNewFastMode
[02/18 17:57:34     20s] <CMD> setPlaceMode -expHiddenFastMode 1
[02/18 17:57:34     20s] <CMD> setPlaceMode -reset -ignoreScan
[02/18 17:57:34     20s] <CMD> getPlaceMode -quiet -place_global_exp_auto_finish_floorplan
[02/18 17:57:34     20s] <CMD> getPlaceMode -quiet -IOSlackAdjust
[02/18 17:57:34     20s] *** Starting placeDesign default flow ***
[02/18 17:57:34     20s] <CMD> getPlaceMode -tdgpCteZeroDelayModeDelBuf -quiet
[02/18 17:57:34     20s] <CMD> set_global timing_enable_zero_delay_analysis_mode true
[02/18 17:57:34     20s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[02/18 17:57:34     20s] <CMD> getPlaceMode -quiet -prePlaceOptSimplifyNetlist
[02/18 17:57:34     20s] <CMD> getPlaceMode -quiet -enablePrePlaceOptimizations
[02/18 17:57:34     20s] <CMD> getPlaceMode -quiet -prePlaceOptDecloneInv
[02/18 17:57:34     20s] <CMD> deleteBufferTree -decloneInv
[02/18 17:57:34     20s] ### Creating LA Mngr. totSessionCpu=0:00:20.1 mem=1594.6M
[02/18 17:57:34     20s] ### Creating LA Mngr, finished. totSessionCpu=0:00:20.1 mem=1594.6M
[02/18 17:57:34     20s] *** Start deleteBufferTree ***
[02/18 17:57:34     20s] Info: Detect buffers to remove automatically.
[02/18 17:57:34     20s] Analyzing netlist ...
[02/18 17:57:34     20s] Updating netlist
[02/18 17:57:34     20s] 
[02/18 17:57:34     20s] *summary: 0 instances (buffers/inverters) removed
[02/18 17:57:34     20s] *** Finish deleteBufferTree (0:00:00.1) ***
[02/18 17:57:34     20s] <CMD> getPlaceMode -tdgpCteZeroDelayModeDelBuf -quiet
[02/18 17:57:34     20s] <CMD> set_global timing_enable_zero_delay_analysis_mode false
[02/18 17:57:34     20s] <CMD> getAnalysisMode -quiet -honorClockDomains
[02/18 17:57:34     20s] <CMD> getPlaceMode -honorUserPathGroup -quiet
[02/18 17:57:34     20s] <CMD> getAnalysisMode -quiet -honorClockDomains
[02/18 17:57:34     20s] **INFO: Enable pre-place timing setting for timing analysis
[02/18 17:57:34     20s] Set Using Default Delay Limit as 101.
[02/18 17:57:34     20s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[02/18 17:57:34     20s] <CMD> set delaycal_use_default_delay_limit 101
[02/18 17:57:34     20s] Set Default Net Delay as 0 ps.
[02/18 17:57:34     20s] <CMD> set delaycal_default_net_delay 0
[02/18 17:57:34     20s] Set Default Net Load as 0 pF. 
[02/18 17:57:34     20s] <CMD> set delaycal_default_net_load 0
[02/18 17:57:34     20s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[02/18 17:57:34     20s] Set Default Input Pin Transition as 1 ps.
[02/18 17:57:34     20s] <CMD> set delaycal_input_transition_delay 1ps
[02/18 17:57:34     20s] <CMD> getAnalysisMode -clkSrcPath -quiet
[02/18 17:57:34     20s] <CMD> getAnalysisMode -clockPropagation -quiet
[02/18 17:57:34     20s] <CMD> getAnalysisMode -checkType -quiet
[02/18 17:57:34     20s] <CMD> buildTimingGraph
[02/18 17:57:34     20s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[02/18 17:57:34     20s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[02/18 17:57:34     20s] <CMD> setDelayCalMode -ignoreNetLoad true -quiet
[02/18 17:57:34     20s] **INFO: Analyzing IO path groups for slack adjustment
[02/18 17:57:34     20s] <CMD> get_global timing_enable_path_group_priority
[02/18 17:57:34     20s] <CMD> get_global timing_constraint_enable_group_path_resetting
[02/18 17:57:34     20s] <CMD> set_global timing_enable_path_group_priority false
[02/18 17:57:34     20s] <CMD> set_global timing_constraint_enable_group_path_resetting false
[02/18 17:57:34     20s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[02/18 17:57:34     20s] <CMD> set_global _is_ipo_interactive_path_groups 1
[02/18 17:57:34     20s] <CMD> group_path -name in2reg_tmp.1716878 -from {0x49 0x4c} -to 0x4d -ignore_source_of_trigger_arc
[02/18 17:57:34     20s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[02/18 17:57:34     20s] <CMD> set_global _is_ipo_interactive_path_groups 1
[02/18 17:57:34     20s] <CMD> group_path -name in2out_tmp.1716878 -from {0x50 0x53} -to 0x54 -ignore_source_of_trigger_arc
[02/18 17:57:34     20s] <CMD> set_global _is_ipo_interactive_path_groups 1
[02/18 17:57:34     20s] <CMD> group_path -name reg2reg_tmp.1716878 -from 0x56 -to 0x57
[02/18 17:57:34     20s] <CMD> set_global _is_ipo_interactive_path_groups 1
[02/18 17:57:34     20s] <CMD> group_path -name reg2out_tmp.1716878 -from 0x5a -to 0x5b
[02/18 17:57:34     20s] <CMD> setPathGroupOptions reg2reg_tmp.1716878 -effortLevel high
[02/18 17:57:34     20s] Effort level <high> specified for reg2reg_tmp.1716878 path_group
[02/18 17:57:34     20s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/18 17:57:34     20s] #################################################################################
[02/18 17:57:34     20s] # Design Stage: PreRoute
[02/18 17:57:34     20s] # Design Name: s1494_bench
[02/18 17:57:34     20s] # Design Mode: 45nm
[02/18 17:57:34     20s] # Analysis Mode: MMMC OCV 
[02/18 17:57:34     20s] # Parasitics Mode: No SPEF/RCDB 
[02/18 17:57:34     20s] # Signoff Settings: SI Off 
[02/18 17:57:34     20s] #################################################################################
[02/18 17:57:34     20s] Calculate early delays in OCV mode...
[02/18 17:57:34     20s] Calculate late delays in OCV mode...
[02/18 17:57:34     20s] Topological Sorting (REAL = 0:00:00.0, MEM = 1592.6M, InitMEM = 1592.6M)
[02/18 17:57:34     20s] Start delay calculation (fullDC) (1 T). (MEM=1592.55)
[02/18 17:57:34     20s] End AAE Lib Interpolated Model. (MEM=1612.28 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/18 17:57:34     20s] Total number of fetched objects 330
[02/18 17:57:34     20s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/18 17:57:34     20s] End delay calculation. (MEM=1604.28 CPU=0:00:00.1 REAL=0:00:00.0)
[02/18 17:57:34     20s] End delay calculation (fullDC). (MEM=1604.28 CPU=0:00:00.1 REAL=0:00:00.0)
[02/18 17:57:34     20s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1604.3M) ***
[02/18 17:57:34     20s] <CMD> reset_path_group -name reg2out_tmp.1716878
[02/18 17:57:34     20s] <CMD> set_global _is_ipo_interactive_path_groups 0
[02/18 17:57:34     20s] <CMD> reset_path_group -name in2reg_tmp.1716878
[02/18 17:57:34     20s] <CMD> set_global _is_ipo_interactive_path_groups 0
[02/18 17:57:34     20s] <CMD> reset_path_group -name in2out_tmp.1716878
[02/18 17:57:34     20s] <CMD> set_global _is_ipo_interactive_path_groups 0
[02/18 17:57:34     20s] <CMD> reset_path_group -name reg2reg_tmp.1716878
[02/18 17:57:34     20s] <CMD> set_global _is_ipo_interactive_path_groups 0
[02/18 17:57:34     20s] **INFO: Disable pre-place timing setting for timing analysis
[02/18 17:57:34     20s] <CMD> setDelayCalMode -ignoreNetLoad false
[02/18 17:57:35     20s] Set Using Default Delay Limit as 1000.
[02/18 17:57:35     20s] <CMD> set delaycal_use_default_delay_limit 1000
[02/18 17:57:35     20s] Set Default Net Delay as 1000 ps.
[02/18 17:57:35     20s] <CMD> set delaycal_default_net_delay 1000ps
[02/18 17:57:35     20s] Set Default Input Pin Transition as 0.1 ps.
[02/18 17:57:35     20s] <CMD> set delaycal_input_transition_delay 0ps
[02/18 17:57:35     20s] Set Default Net Load as 0.5 pF. 
[02/18 17:57:35     20s] <CMD> set delaycal_default_net_load 0.5pf
[02/18 17:57:35     20s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[02/18 17:57:35     20s] <CMD> all_setup_analysis_views
[02/18 17:57:35     20s] <CMD> getPlaceMode -place_global_exp_ignore_low_effort_path_groups -quiet
[02/18 17:57:35     20s] <CMD> getPlaceMode -exp_slack_driven -quiet
[02/18 17:57:35     20s] <CMD> getAnalysisMode -quiet -honorClockDomains
[02/18 17:57:35     20s] **INFO: Pre-place timing setting for timing analysis already disabled
[02/18 17:57:35     20s] <CMD> getPlaceMode -quiet -place_global_exp_inverter_rewiring
[02/18 17:57:35     20s] <CMD> getPlaceMode -ignoreUnproperPowerInit -quiet
[02/18 17:57:35     20s] <CMD> getPlaceMode -quiet -expSkipGP
[02/18 17:57:35     20s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1586.6M, EPOCH TIME: 1771466255.021999
[02/18 17:57:35     20s] Deleted 0 physical inst  (cell - / prefix -).
[02/18 17:57:35     20s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1586.6M, EPOCH TIME: 1771466255.022160
[02/18 17:57:35     20s] INFO: #ExclusiveGroups=0
[02/18 17:57:35     20s] INFO: There are no Exclusive Groups.
[02/18 17:57:35     20s] Extracting standard cell pins and blockage ...... 
[02/18 17:57:35     20s] Pin and blockage extraction finished
[02/18 17:57:35     20s] Extracting macro/IO cell pins and blockage ...... 
[02/18 17:57:35     20s] Pin and blockage extraction finished
[02/18 17:57:35     20s] *** Starting "NanoPlace(TM) placement v#2 (mem=1586.6M)" ...
[02/18 17:57:35     20s] <CMD> setDelayCalMode -engine feDc
[02/18 17:57:35     20s] Wait...
[02/18 17:57:35     20s] *** Build Buffered Sizing Timing Model
[02/18 17:57:35     20s] (cpu=0:00:00.2 mem=1594.6M) ***
[02/18 17:57:35     20s] *** Build Virtual Sizing Timing Model
[02/18 17:57:35     20s] (cpu=0:00:00.2 mem=1594.6M) ***
[02/18 17:57:35     20s] No user-set net weight.
[02/18 17:57:35     20s] Net fanout histogram:
[02/18 17:57:35     20s] 2		: 172 (52.1%) nets
[02/18 17:57:35     20s] 3		: 54 (16.4%) nets
[02/18 17:57:35     20s] 4     -	14	: 98 (29.7%) nets
[02/18 17:57:35     20s] 15    -	39	: 6 (1.8%) nets
[02/18 17:57:35     20s] 40    -	79	: 0 (0.0%) nets
[02/18 17:57:35     20s] 80    -	159	: 0 (0.0%) nets
[02/18 17:57:35     20s] 160   -	319	: 0 (0.0%) nets
[02/18 17:57:35     20s] 320   -	639	: 0 (0.0%) nets
[02/18 17:57:35     20s] 640   -	1279	: 0 (0.0%) nets
[02/18 17:57:35     20s] 1280  -	2559	: 0 (0.0%) nets
[02/18 17:57:35     20s] 2560  -	5119	: 0 (0.0%) nets
[02/18 17:57:35     20s] 5120+		: 0 (0.0%) nets
[02/18 17:57:35     20s] no activity file in design. spp won't run.
[02/18 17:57:35     20s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[02/18 17:57:35     20s] Scan chains were not defined.
[02/18 17:57:35     20s] Processing tracks to init pin-track alignment.
[02/18 17:57:35     20s] z: 2, totalTracks: 1
[02/18 17:57:35     20s] z: 4, totalTracks: 1
[02/18 17:57:35     20s] z: 6, totalTracks: 1
[02/18 17:57:35     20s] z: 8, totalTracks: 1
[02/18 17:57:35     20s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[02/18 17:57:35     20s] All LLGs are deleted
[02/18 17:57:35     20s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:35     20s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:35     20s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1594.6M, EPOCH TIME: 1771466255.230220
[02/18 17:57:35     20s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1594.6M, EPOCH TIME: 1771466255.230678
[02/18 17:57:35     20s] # Building s1494_bench llgBox search-tree.
[02/18 17:57:35     20s] #std cell=314 (0 fixed + 314 movable) #buf cell=0 #inv cell=51 #block=0 (0 floating + 0 preplaced)
[02/18 17:57:35     20s] #ioInst=0 #net=330 #term=1197 #term/net=3.63, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=29
[02/18 17:57:35     20s] stdCell: 314 single + 0 double + 0 multi
[02/18 17:57:35     20s] Total standard cell length = 0.2449 (mm), area = 0.0003 (mm^2)
[02/18 17:57:35     20s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1594.6M, EPOCH TIME: 1771466255.231832
[02/18 17:57:35     20s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:35     20s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:35     20s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1594.6M, EPOCH TIME: 1771466255.232037
[02/18 17:57:35     20s] Max number of tech site patterns supported in site array is 256.
[02/18 17:57:35     20s] Core basic site is NCSU_FreePDK_45nm
[02/18 17:57:35     20s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1594.6M, EPOCH TIME: 1771466255.234583
[02/18 17:57:35     20s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df625c0): Create thread pool 0x7f72249664b0.
[02/18 17:57:35     20s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df625c0): 0 out of 1 thread pools are available.
[02/18 17:57:35     20s] After signature check, allow fast init is false, keep pre-filter is false.
[02/18 17:57:35     20s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[02/18 17:57:35     20s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.004, REAL:0.003, MEM:1722.6M, EPOCH TIME: 1771466255.237884
[02/18 17:57:35     20s] Use non-trimmed site array because memory saving is not enough.
[02/18 17:57:35     20s] SiteArray: non-trimmed site array dimensions = 13 x 101
[02/18 17:57:35     20s] SiteArray: use 20,480 bytes
[02/18 17:57:35     20s] SiteArray: current memory after site array memory allocation 1722.6M
[02/18 17:57:35     20s] SiteArray: FP blocked sites are writable
[02/18 17:57:35     20s] Estimated cell power/ground rail width = 0.175 um
[02/18 17:57:35     20s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/18 17:57:35     20s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1722.6M, EPOCH TIME: 1771466255.238634
[02/18 17:57:35     20s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1722.6M, EPOCH TIME: 1771466255.238684
[02/18 17:57:35     20s] SiteArray: number of non floorplan blocked sites for llg default is 1313
[02/18 17:57:35     20s] Atter site array init, number of instance map data is 0.
[02/18 17:57:35     20s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.007, REAL:0.007, MEM:1722.6M, EPOCH TIME: 1771466255.238793
[02/18 17:57:35     20s] 
[02/18 17:57:35     20s] Scanning PG Shapes for Pre-Colorizing...Done.
[02/18 17:57:35     20s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/18 17:57:35     20s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/18 17:57:35     20s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.007, REAL:0.008, MEM:1722.6M, EPOCH TIME: 1771466255.239478
[02/18 17:57:35     20s] 
[02/18 17:57:35     20s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/18 17:57:35     20s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/18 17:57:35     20s] Average module density = 0.982.
[02/18 17:57:35     20s] Density for the design = 0.982.
[02/18 17:57:35     20s]        = stdcell_area 1289 sites (343 um^2) / alloc_area 1313 sites (349 um^2).
[02/18 17:57:35     20s] Pin Density = 0.9117.
[02/18 17:57:35     20s]             = total # of pins 1197 / total area 1313.
[02/18 17:57:35     20s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:1722.6M, EPOCH TIME: 1771466255.240721
[02/18 17:57:35     20s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.000, REAL:0.000, MEM:1722.6M, EPOCH TIME: 1771466255.240822
[02/18 17:57:35     20s] OPERPROF: Starting pre-place ADS at level 1, MEM:1722.6M, EPOCH TIME: 1771466255.240882
[02/18 17:57:35     20s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1722.6M, EPOCH TIME: 1771466255.241075
[02/18 17:57:35     20s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1722.6M, EPOCH TIME: 1771466255.241327
[02/18 17:57:35     20s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1722.6M, EPOCH TIME: 1771466255.241376
[02/18 17:57:35     20s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1722.6M, EPOCH TIME: 1771466255.241411
[02/18 17:57:35     20s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1722.6M, EPOCH TIME: 1771466255.241443
[02/18 17:57:35     20s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1722.6M, EPOCH TIME: 1771466255.241484
[02/18 17:57:35     20s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1722.6M, EPOCH TIME: 1771466255.241516
[02/18 17:57:35     20s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1722.6M, EPOCH TIME: 1771466255.241544
[02/18 17:57:35     20s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:1722.6M, EPOCH TIME: 1771466255.241573
[02/18 17:57:35     20s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.001, MEM:1722.6M, EPOCH TIME: 1771466255.241604
[02/18 17:57:35     20s] ADSU 0.982 -> 0.983. site 1313.000 -> 1311.400. GS 11.200
[02/18 17:57:35     20s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.001, REAL:0.001, MEM:1722.6M, EPOCH TIME: 1771466255.241990
[02/18 17:57:35     20s] OPERPROF: Starting spMPad at level 1, MEM:1672.6M, EPOCH TIME: 1771466255.243092
[02/18 17:57:35     20s] OPERPROF:   Starting spContextMPad at level 2, MEM:1672.6M, EPOCH TIME: 1771466255.243171
[02/18 17:57:35     20s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1672.6M, EPOCH TIME: 1771466255.243206
[02/18 17:57:35     20s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1672.6M, EPOCH TIME: 1771466255.243471
[02/18 17:57:35     20s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1672.6M, EPOCH TIME: 1771466255.244316
[02/18 17:57:35     20s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:1672.6M, EPOCH TIME: 1771466255.244400
[02/18 17:57:35     20s] === lastAutoLevel = 5 
[02/18 17:57:35     20s] OPERPROF: Starting spInitNetWt at level 1, MEM:1672.6M, EPOCH TIME: 1771466255.245105
[02/18 17:57:35     20s] no activity file in design. spp won't run.
[02/18 17:57:35     20s] [spp] 0
[02/18 17:57:35     20s] [adp] 0:1:1:3
[02/18 17:57:35     20s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.203, REAL:0.210, MEM:1715.3M, EPOCH TIME: 1771466255.455271
[02/18 17:57:35     20s] Clock gating cells determined by native netlist tracing.
[02/18 17:57:35     20s] no activity file in design. spp won't run.
[02/18 17:57:35     20s] no activity file in design. spp won't run.
[02/18 17:57:35     20s] <CMD> createBasicPathGroups -quiet
[02/18 17:57:35     20s] Effort level <high> specified for reg2reg path_group
[02/18 17:57:35     21s] OPERPROF: Starting npMain at level 1, MEM:1717.3M, EPOCH TIME: 1771466255.555649
[02/18 17:57:36     21s] OPERPROF:   Starting npPlace at level 2, MEM:1741.3M, EPOCH TIME: 1771466256.559918
[02/18 17:57:36     21s] Iteration  1: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
[02/18 17:57:36     21s]               Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
[02/18 17:57:36     21s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1741.3M
[02/18 17:57:36     21s] Iteration  2: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
[02/18 17:57:36     21s]               Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
[02/18 17:57:36     21s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1741.3M
[02/18 17:57:36     21s] exp_mt_sequential is set from setPlaceMode option to 1
[02/18 17:57:36     21s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[02/18 17:57:36     21s] place_exp_mt_interval set to default 32
[02/18 17:57:36     21s] place_exp_mt_interval_bias (first half) set to default 0.750000
[02/18 17:57:36     21s] Iteration  3: Total net bbox = 7.645e-01 (5.07e-01 2.57e-01)
[02/18 17:57:36     21s]               Est.  stn bbox = 8.557e-01 (5.70e-01 2.86e-01)
[02/18 17:57:36     21s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1758.8M
[02/18 17:57:36     21s] Total number of setup views is 1.
[02/18 17:57:36     21s] Total number of active setup views is 1.
[02/18 17:57:36     21s] Active setup views:
[02/18 17:57:36     21s]     _default_view_
[02/18 17:57:36     21s] Iteration  4: Total net bbox = 1.792e+03 (8.73e+02 9.19e+02)
[02/18 17:57:36     21s]               Est.  stn bbox = 2.085e+03 (1.02e+03 1.07e+03)
[02/18 17:57:36     21s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1758.8M
[02/18 17:57:36     21s] Iteration  5: Total net bbox = 1.997e+03 (1.04e+03 9.58e+02)
[02/18 17:57:36     21s]               Est.  stn bbox = 2.330e+03 (1.21e+03 1.12e+03)
[02/18 17:57:36     21s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1758.8M
[02/18 17:57:36     21s] OPERPROF:   Finished npPlace at level 2, CPU:0.228, REAL:0.235, MEM:1758.8M, EPOCH TIME: 1771466256.795011
[02/18 17:57:36     21s] OPERPROF: Finished npMain at level 1, CPU:0.233, REAL:1.240, MEM:1758.8M, EPOCH TIME: 1771466256.795756
[02/18 17:57:36     21s] [adp] clock
[02/18 17:57:36     21s] [adp] weight, nr nets, wire length
[02/18 17:57:36     21s] [adp]      0        1  29.239000
[02/18 17:57:36     21s] [adp] data
[02/18 17:57:36     21s] [adp] weight, nr nets, wire length
[02/18 17:57:36     21s] [adp]      0      329  2861.630000
[02/18 17:57:36     21s] [adp] 0.000000|0.000000|0.000000
[02/18 17:57:36     21s] Iteration  6: Total net bbox = 2.277e+03 (1.20e+03 1.08e+03)
[02/18 17:57:36     21s]               Est.  stn bbox = 2.639e+03 (1.39e+03 1.25e+03)
[02/18 17:57:36     21s]               cpu = 0:00:00.3 real = 0:00:01.0 mem = 1758.8M
[02/18 17:57:36     21s] *** cost = 2.277e+03 (1.20e+03 1.08e+03) (cpu for global=0:00:00.3) real=0:00:01.0***
[02/18 17:57:36     21s] Info: 0 clock gating cells identified, 0 (on average) moved 0/1
[02/18 17:57:36     21s] <CMD> reset_path_group
[02/18 17:57:36     21s] <CMD> set_global _is_ipo_interactive_path_groups 0
[02/18 17:57:36     21s] Saved padding area to DB
[02/18 17:57:36     21s] All LLGs are deleted
[02/18 17:57:36     21s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:36     21s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:36     21s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1750.8M, EPOCH TIME: 1771466256.833888
[02/18 17:57:36     21s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1750.8M, EPOCH TIME: 1771466256.834205
[02/18 17:57:36     21s] Solver runtime cpu: 0:00:00.2 real: 0:00:00.2
[02/18 17:57:36     21s] Core Placement runtime cpu: 0:00:00.3 real: 0:00:01.0
[02/18 17:57:36     21s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1750.8M, EPOCH TIME: 1771466256.835114
[02/18 17:57:36     21s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1750.8M, EPOCH TIME: 1771466256.835199
[02/18 17:57:36     21s] Processing tracks to init pin-track alignment.
[02/18 17:57:36     21s] z: 2, totalTracks: 1
[02/18 17:57:36     21s] z: 4, totalTracks: 1
[02/18 17:57:36     21s] z: 6, totalTracks: 1
[02/18 17:57:36     21s] z: 8, totalTracks: 1
[02/18 17:57:36     21s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/18 17:57:36     21s] All LLGs are deleted
[02/18 17:57:36     21s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:36     21s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:36     21s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1750.8M, EPOCH TIME: 1771466256.836364
[02/18 17:57:36     21s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1750.8M, EPOCH TIME: 1771466256.836607
[02/18 17:57:36     21s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1750.8M, EPOCH TIME: 1771466256.836942
[02/18 17:57:36     21s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:36     21s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:36     21s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1750.8M, EPOCH TIME: 1771466256.837533
[02/18 17:57:36     21s] Max number of tech site patterns supported in site array is 256.
[02/18 17:57:36     21s] Core basic site is NCSU_FreePDK_45nm
[02/18 17:57:36     21s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1750.8M, EPOCH TIME: 1771466256.840317
[02/18 17:57:36     21s] After signature check, allow fast init is true, keep pre-filter is true.
[02/18 17:57:36     21s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/18 17:57:36     21s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.000, MEM:1750.8M, EPOCH TIME: 1771466256.840792
[02/18 17:57:36     21s] Fast DP-INIT is on for default
[02/18 17:57:36     21s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/18 17:57:36     21s] Atter site array init, number of instance map data is 0.
[02/18 17:57:36     21s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.003, REAL:0.004, MEM:1750.8M, EPOCH TIME: 1771466256.841920
[02/18 17:57:36     21s] 
[02/18 17:57:36     21s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/18 17:57:36     21s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/18 17:57:36     21s] OPERPROF:       Starting CMU at level 4, MEM:1750.8M, EPOCH TIME: 1771466256.842839
[02/18 17:57:36     21s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1750.8M, EPOCH TIME: 1771466256.843285
[02/18 17:57:36     21s] 
[02/18 17:57:36     21s] Bad Lib Cell Checking (CMU) is done! (0)
[02/18 17:57:36     21s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.004, REAL:0.006, MEM:1750.8M, EPOCH TIME: 1771466256.843415
[02/18 17:57:36     21s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1750.8M, EPOCH TIME: 1771466256.843581
[02/18 17:57:36     21s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.001, MEM:1750.8M, EPOCH TIME: 1771466256.844293
[02/18 17:57:36     21s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1750.8MB).
[02/18 17:57:36     21s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.006, REAL:0.010, MEM:1750.8M, EPOCH TIME: 1771466256.844724
[02/18 17:57:36     21s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.006, REAL:0.010, MEM:1750.8M, EPOCH TIME: 1771466256.844764
[02/18 17:57:36     21s] TDRefine: refinePlace mode is spiral
[02/18 17:57:36     21s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1716878.1
[02/18 17:57:36     21s] OPERPROF: Starting RefinePlace at level 1, MEM:1750.8M, EPOCH TIME: 1771466256.845274
[02/18 17:57:36     21s] *** Starting refinePlace (0:00:21.4 mem=1750.8M) ***
[02/18 17:57:36     21s] Total net bbox length = 2.287e+03 (1.160e+03 1.128e+03) (ext = 2.540e+02)
[02/18 17:57:36     21s] 
[02/18 17:57:36     21s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/18 17:57:36     21s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/18 17:57:36     21s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/18 17:57:36     21s] (I)      Default pattern map key = s1494_bench_default.
[02/18 17:57:36     21s] (I)      Default pattern map key = s1494_bench_default.
[02/18 17:57:36     21s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1750.8M, EPOCH TIME: 1771466256.848097
[02/18 17:57:36     21s] Starting refinePlace ...
[02/18 17:57:36     21s] (I)      Default pattern map key = s1494_bench_default.
[02/18 17:57:36     21s] (I)      Default pattern map key = s1494_bench_default.
[02/18 17:57:36     21s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:1750.8M, EPOCH TIME: 1771466256.850753
[02/18 17:57:36     21s] DDP initSite1 nrRow 13 nrJob 13
[02/18 17:57:36     21s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:1750.8M, EPOCH TIME: 1771466256.850818
[02/18 17:57:36     21s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:1750.8M, EPOCH TIME: 1771466256.850865
[02/18 17:57:36     21s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:1750.8M, EPOCH TIME: 1771466256.851163
[02/18 17:57:36     21s] DDP markSite nrRow 13 nrJob 13
[02/18 17:57:36     21s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:1750.8M, EPOCH TIME: 1771466256.851482
[02/18 17:57:36     21s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.001, MEM:1750.8M, EPOCH TIME: 1771466256.851686
[02/18 17:57:36     21s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:1750.8M, EPOCH TIME: 1771466256.852126
[02/18 17:57:36     21s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:1750.8M, EPOCH TIME: 1771466256.852370
[02/18 17:57:36     21s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.000, REAL:0.000, MEM:1750.8M, EPOCH TIME: 1771466256.852820
[02/18 17:57:36     21s] ** Cut row section cpu time 0:00:00.0.
[02/18 17:57:36     21s]  ** Cut row section real time 0:00:00.0.
[02/18 17:57:36     21s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.001, MEM:1750.8M, EPOCH TIME: 1771466256.853102
[02/18 17:57:36     21s]   Spread Effort: high, standalone mode, useDDP on.
[02/18 17:57:36     21s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1750.8MB) @(0:00:21.4 - 0:00:21.4).
[02/18 17:57:36     21s] Move report: preRPlace moves 314 insts, mean move: 1.62 um, max move: 4.28 um 
[02/18 17:57:36     21s] 	Max move on inst (g7202): (18.30, 7.59) --> (19.95, 10.22)
[02/18 17:57:36     21s] 	Length: 2 sites, height: 1 rows, site name: NCSU_FreePDK_45nm, cell type: INV_X2
[02/18 17:57:36     21s] wireLenOptFixPriorityInst 0 inst fixed
[02/18 17:57:36     21s] Placement tweakage begins.
[02/18 17:57:36     21s] wire length = 3.282e+03
[02/18 17:57:36     21s] wire length = 3.025e+03
[02/18 17:57:36     21s] Placement tweakage ends.
[02/18 17:57:36     21s] Move report: tweak moves 210 insts, mean move: 1.78 um, max move: 9.12 um 
[02/18 17:57:36     21s] 	Max move on inst (g7265): (20.33, 21.42) --> (11.21, 21.42)
[02/18 17:57:36     21s] 
[02/18 17:57:36     21s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[02/18 17:57:36     21s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df625c0): Rebuild thread pool 0x7f72249664b0.
[02/18 17:57:36     21s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df625c0): 0 out of 1 thread pools are available.
[02/18 17:57:36     21s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[02/18 17:57:36     21s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[02/18 17:57:36     21s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/18 17:57:36     21s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1735.8MB) @(0:00:21.4 - 0:00:21.4).
[02/18 17:57:36     21s] Move report: Detail placement moves 314 insts, mean move: 1.85 um, max move: 10.66 um 
[02/18 17:57:36     21s] 	Max move on inst (g7265): (21.69, 21.24) --> (11.21, 21.42)
[02/18 17:57:36     21s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1735.8MB
[02/18 17:57:36     21s] Statistics of distance of Instance movement in refine placement:
[02/18 17:57:36     21s]   maximum (X+Y) =        10.66 um
[02/18 17:57:36     21s]   inst (g7265) with max move: (21.6935, 21.239) -> (11.21, 21.42)
[02/18 17:57:36     21s]   mean    (X+Y) =         1.85 um
[02/18 17:57:36     21s] Summary Report:
[02/18 17:57:36     21s] Instances move: 314 (out of 314 movable)
[02/18 17:57:36     21s] Instances flipped: 0
[02/18 17:57:36     21s] Mean displacement: 1.85 um
[02/18 17:57:36     21s] Max displacement: 10.66 um (Instance: g7265) (21.6935, 21.239) -> (11.21, 21.42)
[02/18 17:57:36     21s] 	Length: 3 sites, height: 1 rows, site name: NCSU_FreePDK_45nm, cell type: NAND2_X2
[02/18 17:57:36     21s] Total instances moved : 314
[02/18 17:57:36     21s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.061, REAL:0.063, MEM:1735.8M, EPOCH TIME: 1771466256.911370
[02/18 17:57:36     21s] Total net bbox length = 2.505e+03 (1.252e+03 1.253e+03) (ext = 2.234e+02)
[02/18 17:57:36     21s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1735.8MB
[02/18 17:57:36     21s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1735.8MB) @(0:00:21.4 - 0:00:21.4).
[02/18 17:57:36     21s] *** Finished refinePlace (0:00:21.4 mem=1735.8M) ***
[02/18 17:57:36     21s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1716878.1
[02/18 17:57:36     21s] OPERPROF: Finished RefinePlace at level 1, CPU:0.063, REAL:0.067, MEM:1735.8M, EPOCH TIME: 1771466256.912340
[02/18 17:57:36     21s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1735.8M, EPOCH TIME: 1771466256.912383
[02/18 17:57:36     21s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:314).
[02/18 17:57:36     21s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:36     21s] All LLGs are deleted
[02/18 17:57:36     21s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:36     21s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:36     21s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1735.8M, EPOCH TIME: 1771466256.912853
[02/18 17:57:36     21s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1735.8M, EPOCH TIME: 1771466256.912904
[02/18 17:57:36     21s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.001, REAL:0.001, MEM:1735.8M, EPOCH TIME: 1771466256.913470
[02/18 17:57:36     21s] *** End of Placement (cpu=0:00:00.9, real=0:00:01.0, mem=1735.8M) ***
[02/18 17:57:36     21s] Processing tracks to init pin-track alignment.
[02/18 17:57:36     21s] z: 2, totalTracks: 1
[02/18 17:57:36     21s] z: 4, totalTracks: 1
[02/18 17:57:36     21s] z: 6, totalTracks: 1
[02/18 17:57:36     21s] z: 8, totalTracks: 1
[02/18 17:57:36     21s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/18 17:57:36     21s] All LLGs are deleted
[02/18 17:57:36     21s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:36     21s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:36     21s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1735.8M, EPOCH TIME: 1771466256.915377
[02/18 17:57:36     21s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1735.8M, EPOCH TIME: 1771466256.915426
[02/18 17:57:36     21s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1735.8M, EPOCH TIME: 1771466256.915513
[02/18 17:57:36     21s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:36     21s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:36     21s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1735.8M, EPOCH TIME: 1771466256.915703
[02/18 17:57:36     21s] Max number of tech site patterns supported in site array is 256.
[02/18 17:57:36     21s] Core basic site is NCSU_FreePDK_45nm
[02/18 17:57:36     21s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1735.8M, EPOCH TIME: 1771466256.918509
[02/18 17:57:36     21s] After signature check, allow fast init is true, keep pre-filter is true.
[02/18 17:57:36     21s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/18 17:57:36     21s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1735.8M, EPOCH TIME: 1771466256.918992
[02/18 17:57:36     21s] Fast DP-INIT is on for default
[02/18 17:57:36     21s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/18 17:57:36     21s] Atter site array init, number of instance map data is 0.
[02/18 17:57:36     21s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.003, REAL:0.004, MEM:1735.8M, EPOCH TIME: 1771466256.919749
[02/18 17:57:36     21s] 
[02/18 17:57:36     21s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/18 17:57:36     21s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/18 17:57:36     21s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.005, MEM:1735.8M, EPOCH TIME: 1771466256.920444
[02/18 17:57:36     21s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:1735.8M, EPOCH TIME: 1771466256.920767
[02/18 17:57:36     21s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:1735.8M, EPOCH TIME: 1771466256.921151
[02/18 17:57:36     21s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.001, REAL:0.001, MEM:1751.8M, EPOCH TIME: 1771466256.921849
[02/18 17:57:36     21s] default core: bins with density > 0.750 = 25.00 % ( 1 / 4 )
[02/18 17:57:36     21s] Density distribution unevenness ratio = 0.429%
[02/18 17:57:36     21s] Density distribution unevenness ratio (U70) = 0.429%
[02/18 17:57:36     21s] Density distribution unevenness ratio (U80) = 0.429%
[02/18 17:57:36     21s] Density distribution unevenness ratio (U90) = 0.429%
[02/18 17:57:36     21s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.001, REAL:0.002, MEM:1751.8M, EPOCH TIME: 1771466256.922324
[02/18 17:57:36     21s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1751.8M, EPOCH TIME: 1771466256.922406
[02/18 17:57:36     21s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:36     21s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:36     21s] All LLGs are deleted
[02/18 17:57:36     21s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:36     21s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:36     21s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1751.8M, EPOCH TIME: 1771466256.923019
[02/18 17:57:36     21s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1751.8M, EPOCH TIME: 1771466256.923065
[02/18 17:57:36     21s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.001, REAL:0.001, MEM:1751.8M, EPOCH TIME: 1771466256.923261
[02/18 17:57:36     21s] *** Free Virtual Timing Model ...(mem=1751.8M)
[02/18 17:57:36     21s] Starting IO pin assignment...
[02/18 17:57:36     21s] The design is not routed. Using placement based method for pin assignment.
[02/18 17:57:36     21s] <CMD> getExtractRCMode -relative_c_th -quiet
[02/18 17:57:36     21s] <CMD> getExtractRCMode -coupling_c_th -quiet
[02/18 17:57:36     21s] <CMD> getExtractRCMode -total_c_th -quiet
[02/18 17:57:36     21s] <CMD> getDesignMode -pessimisticMode -quiet
[02/18 17:57:36     21s] <CMD> getExtractRCMode -lefTechFileMap -quiet
[02/18 17:57:36     21s] <CMD> getExtractRCMode -turboReduce -quiet
[02/18 17:57:36     21s] <CMD> getExtractRCMode -coupled -quiet
[02/18 17:57:36     21s] #create default rule from bind_ndr_rule rule=0x7f7232b67870 0x7f720f81e018
[02/18 17:57:36     21s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 via=1185899695 routing_via=1
[02/18 17:57:36     21s] Completed IO pin assignment.
[02/18 17:57:36     21s] <CMD> setDelayCalMode -engine aae
[02/18 17:57:36     21s] <CMD> all_setup_analysis_views
[02/18 17:57:36     21s] <CMD> getPlaceMode -exp_slack_driven -quiet
[02/18 17:57:36     21s] <CMD> set_global timing_enable_path_group_priority $gpsPrivate::optSave_ctePGPriority
[02/18 17:57:36     21s] <CMD> set_global timing_constraint_enable_group_path_resetting $gpsPrivate::optSave_ctePGResetting
[02/18 17:57:37     21s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[02/18 17:57:37     21s] <CMD> get_ccopt_clock_trees *
[02/18 17:57:37     21s] <CMD> getPlaceMode -exp_insert_guidance_clock_tree -quiet
[02/18 17:57:37     21s] <CMD> getPlaceMode -exp_cluster_based_high_fanout_buffering -quiet
[02/18 17:57:37     21s] <CMD> getPlaceMode -place_global_exp_incr_skp_preserve_mode_v2 -quiet
[02/18 17:57:37     21s] <CMD> getPlaceMode -quiet -place_global_exp_netlist_balance_flow
[02/18 17:57:37     21s] <CMD> getPlaceMode -quiet -timingEffort
[02/18 17:57:37     21s] <CMD> getAnalysisMode -quiet -honorClockDomains
[02/18 17:57:37     21s] <CMD> getPlaceMode -honorUserPathGroup -quiet
[02/18 17:57:37     21s] <CMD> getAnalysisMode -quiet -honorClockDomains
[02/18 17:57:37     21s] **INFO: Enable pre-place timing setting for timing analysis
[02/18 17:57:37     21s] Set Using Default Delay Limit as 101.
[02/18 17:57:37     21s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[02/18 17:57:37     21s] <CMD> set delaycal_use_default_delay_limit 101
[02/18 17:57:37     21s] Set Default Net Delay as 0 ps.
[02/18 17:57:37     21s] <CMD> set delaycal_default_net_delay 0
[02/18 17:57:37     21s] Set Default Net Load as 0 pF. 
[02/18 17:57:37     21s] <CMD> set delaycal_default_net_load 0
[02/18 17:57:37     21s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[02/18 17:57:37     21s] <CMD> getAnalysisMode -clkSrcPath -quiet
[02/18 17:57:37     21s] <CMD> getAnalysisMode -clockPropagation -quiet
[02/18 17:57:37     21s] <CMD> getAnalysisMode -checkType -quiet
[02/18 17:57:37     21s] <CMD> buildTimingGraph
[02/18 17:57:37     21s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[02/18 17:57:37     21s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[02/18 17:57:37     21s] <CMD> setDelayCalMode -ignoreNetLoad true -quiet
[02/18 17:57:37     21s] **INFO: Analyzing IO path groups for slack adjustment
[02/18 17:57:37     21s] <CMD> get_global timing_enable_path_group_priority
[02/18 17:57:37     21s] <CMD> get_global timing_constraint_enable_group_path_resetting
[02/18 17:57:37     21s] <CMD> set_global timing_enable_path_group_priority false
[02/18 17:57:37     21s] <CMD> set_global timing_constraint_enable_group_path_resetting false
[02/18 17:57:37     21s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[02/18 17:57:37     21s] <CMD> set_global _is_ipo_interactive_path_groups 1
[02/18 17:57:37     21s] <CMD> group_path -name in2reg_tmp.1716878 -from {0x64 0x67} -to 0x68 -ignore_source_of_trigger_arc
[02/18 17:57:37     21s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[02/18 17:57:37     21s] <CMD> set_global _is_ipo_interactive_path_groups 1
[02/18 17:57:37     21s] <CMD> group_path -name in2out_tmp.1716878 -from {0x6b 0x6e} -to 0x6f -ignore_source_of_trigger_arc
[02/18 17:57:37     21s] <CMD> set_global _is_ipo_interactive_path_groups 1
[02/18 17:57:37     21s] <CMD> group_path -name reg2reg_tmp.1716878 -from 0x71 -to 0x72
[02/18 17:57:37     21s] <CMD> set_global _is_ipo_interactive_path_groups 1
[02/18 17:57:37     21s] <CMD> group_path -name reg2out_tmp.1716878 -from 0x75 -to 0x76
[02/18 17:57:37     21s] <CMD> setPathGroupOptions reg2reg_tmp.1716878 -effortLevel high
[02/18 17:57:37     21s] Effort level <high> specified for reg2reg_tmp.1716878 path_group
[02/18 17:57:37     21s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/18 17:57:37     21s] #################################################################################
[02/18 17:57:37     21s] # Design Stage: PreRoute
[02/18 17:57:37     21s] # Design Name: s1494_bench
[02/18 17:57:37     21s] # Design Mode: 45nm
[02/18 17:57:37     21s] # Analysis Mode: MMMC OCV 
[02/18 17:57:37     21s] # Parasitics Mode: No SPEF/RCDB 
[02/18 17:57:37     21s] # Signoff Settings: SI Off 
[02/18 17:57:37     21s] #################################################################################
[02/18 17:57:37     21s] Calculate early delays in OCV mode...
[02/18 17:57:37     21s] Calculate late delays in OCV mode...
[02/18 17:57:37     21s] Topological Sorting (REAL = 0:00:00.0, MEM = 1746.0M, InitMEM = 1746.0M)
[02/18 17:57:37     21s] Start delay calculation (fullDC) (1 T). (MEM=1746.05)
[02/18 17:57:37     21s] End AAE Lib Interpolated Model. (MEM=1765.77 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/18 17:57:37     21s] Total number of fetched objects 330
[02/18 17:57:37     21s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/18 17:57:37     21s] End delay calculation. (MEM=1813.47 CPU=0:00:00.1 REAL=0:00:00.0)
[02/18 17:57:37     21s] End delay calculation (fullDC). (MEM=1813.47 CPU=0:00:00.1 REAL=0:00:00.0)
[02/18 17:57:37     21s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1813.5M) ***
[02/18 17:57:37     21s] <CMD> reset_path_group -name reg2out_tmp.1716878
[02/18 17:57:37     21s] <CMD> set_global _is_ipo_interactive_path_groups 0
[02/18 17:57:37     21s] <CMD> reset_path_group -name in2reg_tmp.1716878
[02/18 17:57:37     21s] <CMD> set_global _is_ipo_interactive_path_groups 0
[02/18 17:57:37     21s] <CMD> reset_path_group -name in2out_tmp.1716878
[02/18 17:57:37     21s] <CMD> set_global _is_ipo_interactive_path_groups 0
[02/18 17:57:37     21s] <CMD> reset_path_group -name reg2reg_tmp.1716878
[02/18 17:57:37     21s] <CMD> set_global _is_ipo_interactive_path_groups 0
[02/18 17:57:37     21s] **INFO: Disable pre-place timing setting for timing analysis
[02/18 17:57:37     21s] <CMD> setDelayCalMode -ignoreNetLoad false
[02/18 17:57:37     21s] Set Using Default Delay Limit as 1000.
[02/18 17:57:37     21s] <CMD> set delaycal_use_default_delay_limit 1000
[02/18 17:57:37     21s] Set Default Net Delay as 1000 ps.
[02/18 17:57:37     21s] <CMD> set delaycal_default_net_delay 1000ps
[02/18 17:57:37     21s] Set Default Net Load as 0.5 pF. 
[02/18 17:57:37     21s] <CMD> set delaycal_default_net_load 0.5pf
[02/18 17:57:37     21s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[02/18 17:57:37     21s] <CMD> all_setup_analysis_views
[02/18 17:57:37     21s] <CMD> getPlaceMode -place_global_exp_ignore_low_effort_path_groups -quiet
[02/18 17:57:37     21s] <CMD> getPlaceMode -exp_slack_driven -quiet
[02/18 17:57:37     21s] <CMD> getPlaceMode -quiet -cong_repair_commit_clock_net_route_attr
[02/18 17:57:37     21s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[02/18 17:57:37     21s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[02/18 17:57:37     21s] <CMD> setPlaceMode -reset -improveWithPsp
[02/18 17:57:37     21s] <CMD> getPlaceMode -quiet -debugGlobalPlace
[02/18 17:57:37     21s] <CMD> getPlaceMode -congRepair -quiet
[02/18 17:57:37     21s] <CMD> getPlaceMode -fp -quiet
[02/18 17:57:37     21s] <CMD> getPlaceMode -user -rplaceIncrNPClkGateAwareMode
[02/18 17:57:37     21s] <CMD> getPlaceMode -user -congRepairMaxIter
[02/18 17:57:37     21s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[02/18 17:57:37     21s] <CMD> setPlaceMode -rplaceIncrNPClkGateAwareMode 4
[02/18 17:57:37     21s] <CMD> getPlaceMode -quiet -expCongRepairPDOneLoop
[02/18 17:57:37     21s] <CMD> setPlaceMode -congRepairMaxIter 1
[02/18 17:57:37     21s] <CMD> getPlaceMode -quickCTS -quiet
[02/18 17:57:37     21s] <CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[02/18 17:57:37     21s] <CMD> getPlaceMode -congRepairForceTrialRoute -quiet
[02/18 17:57:37     21s] <CMD> getPlaceMode -user -congRepairForceTrialRoute
[02/18 17:57:37     21s] <CMD> setPlaceMode -congRepairForceTrialRoute true
[02/18 17:57:37     21s] <CMD> ::goMC::is_advanced_metrics_collection_running
[02/18 17:57:37     21s] <CMD> congRepair
[02/18 17:57:37     21s] Info: Disable timing driven in postCTS congRepair.
[02/18 17:57:37     21s] 
[02/18 17:57:37     21s] Starting congRepair ...
[02/18 17:57:37     21s] User Input Parameters:
[02/18 17:57:37     21s] - Congestion Driven    : On
[02/18 17:57:37     21s] - Timing Driven        : Off
[02/18 17:57:37     21s] - Area-Violation Based : On
[02/18 17:57:37     21s] - Start Rollback Level : -5
[02/18 17:57:37     21s] - Legalized            : On
[02/18 17:57:37     21s] - Window Based         : Off
[02/18 17:57:37     21s] - eDen incr mode       : Off
[02/18 17:57:37     21s] - Small incr mode      : Off
[02/18 17:57:37     21s] 
[02/18 17:57:37     21s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1795.7M, EPOCH TIME: 1771466257.374548
[02/18 17:57:37     21s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.006, REAL:0.006, MEM:1795.7M, EPOCH TIME: 1771466257.380915
[02/18 17:57:37     21s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1795.7M, EPOCH TIME: 1771466257.380994
[02/18 17:57:37     21s] Starting Early Global Route congestion estimation: mem = 1795.7M
[02/18 17:57:37     21s] (I)      ==================== Layers =====================
[02/18 17:57:37     21s] (I)      +-----+----+---------+---------+--------+-------+
[02/18 17:57:37     21s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[02/18 17:57:37     21s] (I)      +-----+----+---------+---------+--------+-------+
[02/18 17:57:37     21s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[02/18 17:57:37     21s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[02/18 17:57:37     21s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[02/18 17:57:37     21s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[02/18 17:57:37     21s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[02/18 17:57:37     21s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[02/18 17:57:37     21s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[02/18 17:57:37     21s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[02/18 17:57:37     21s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[02/18 17:57:37     21s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[02/18 17:57:37     21s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[02/18 17:57:37     21s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[02/18 17:57:37     21s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[02/18 17:57:37     21s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[02/18 17:57:37     21s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[02/18 17:57:37     21s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[02/18 17:57:37     21s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[02/18 17:57:37     21s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[02/18 17:57:37     21s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[02/18 17:57:37     21s] (I)      +-----+----+---------+---------+--------+-------+
[02/18 17:57:37     21s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[02/18 17:57:37     21s] (I)      +-----+----+---------+---------+--------+-------+
[02/18 17:57:37     21s] (I)      Started Import and model ( Curr Mem: 1795.74 MB )
[02/18 17:57:37     21s] (I)      Default pattern map key = s1494_bench_default.
[02/18 17:57:37     21s] (I)      == Non-default Options ==
[02/18 17:57:37     21s] (I)      Maximum routing layer                              : 4
[02/18 17:57:37     21s] (I)      Number of threads                                  : 1
[02/18 17:57:37     21s] (I)      Use non-blocking free Dbs wires                    : false
[02/18 17:57:37     21s] (I)      Method to set GCell size                           : row
[02/18 17:57:37     21s] (I)      Counted 16 PG shapes. We will not process PG shapes layer by layer.
[02/18 17:57:37     21s] (I)      Use row-based GCell size
[02/18 17:57:37     21s] (I)      Use row-based GCell align
[02/18 17:57:37     21s] (I)      layer 0 area = 0
[02/18 17:57:37     21s] (I)      layer 1 area = 0
[02/18 17:57:37     21s] (I)      layer 2 area = 0
[02/18 17:57:37     21s] (I)      layer 3 area = 0
[02/18 17:57:37     21s] (I)      GCell unit size   : 2800
[02/18 17:57:37     21s] (I)      GCell multiplier  : 1
[02/18 17:57:37     21s] (I)      GCell row height  : 2800
[02/18 17:57:37     21s] (I)      Actual row height : 2800
[02/18 17:57:37     21s] (I)      GCell align ref   : 12160 12040
[02/18 17:57:37     21s] [NR-eGR] Track table information for default rule: 
[02/18 17:57:37     21s] [NR-eGR] metal1 has single uniform track structure
[02/18 17:57:37     21s] [NR-eGR] metal2 has single uniform track structure
[02/18 17:57:37     21s] [NR-eGR] metal3 has single uniform track structure
[02/18 17:57:37     21s] [NR-eGR] metal4 has single uniform track structure
[02/18 17:57:37     21s] [NR-eGR] metal5 has single uniform track structure
[02/18 17:57:37     21s] [NR-eGR] metal6 has single uniform track structure
[02/18 17:57:37     21s] [NR-eGR] metal7 has single uniform track structure
[02/18 17:57:37     21s] [NR-eGR] metal8 has single uniform track structure
[02/18 17:57:37     21s] [NR-eGR] metal9 has single uniform track structure
[02/18 17:57:37     21s] [NR-eGR] metal10 has single uniform track structure
[02/18 17:57:37     21s] (I)      ============== Default via ===============
[02/18 17:57:37     21s] (I)      +---+------------------+-----------------+
[02/18 17:57:37     21s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[02/18 17:57:37     21s] (I)      +---+------------------+-----------------+
[02/18 17:57:37     21s] (I)      | 1 |    9  via1_8     |    1  via1_0    |
[02/18 17:57:37     21s] (I)      | 2 |   18  via2_8     |   10  via2_0    |
[02/18 17:57:37     21s] (I)      | 3 |   21  via3_2     |   19  via3_0    |
[02/18 17:57:37     21s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[02/18 17:57:37     21s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[02/18 17:57:37     21s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[02/18 17:57:37     21s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[02/18 17:57:37     21s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[02/18 17:57:37     21s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[02/18 17:57:37     21s] (I)      +---+------------------+-----------------+
[02/18 17:57:37     21s] [NR-eGR] Read 12 PG shapes
[02/18 17:57:37     21s] [NR-eGR] Read 0 clock shapes
[02/18 17:57:37     21s] [NR-eGR] Read 0 other shapes
[02/18 17:57:37     21s] [NR-eGR] #Routing Blockages  : 0
[02/18 17:57:37     21s] [NR-eGR] #Instance Blockages : 0
[02/18 17:57:37     21s] [NR-eGR] #PG Blockages       : 12
[02/18 17:57:37     21s] [NR-eGR] #Halo Blockages     : 0
[02/18 17:57:37     21s] [NR-eGR] #Boundary Blockages : 0
[02/18 17:57:37     21s] [NR-eGR] #Clock Blockages    : 0
[02/18 17:57:37     21s] [NR-eGR] #Other Blockages    : 0
[02/18 17:57:37     21s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/18 17:57:37     21s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[02/18 17:57:37     21s] [NR-eGR] Read 330 nets ( ignored 0 )
[02/18 17:57:37     21s] (I)      early_global_route_priority property id does not exist.
[02/18 17:57:37     21s] (I)      Read Num Blocks=12  Num Prerouted Wires=0  Num CS=0
[02/18 17:57:37     21s] (I)      Layer 1 (V) : #blockages 12 : #preroutes 0
[02/18 17:57:37     21s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[02/18 17:57:37     21s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[02/18 17:57:37     21s] (I)      Number of ignored nets                =      0
[02/18 17:57:37     21s] (I)      Number of connected nets              =      0
[02/18 17:57:37     21s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[02/18 17:57:37     21s] (I)      Number of clock nets                  =      1.  Ignored: No
[02/18 17:57:37     21s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/18 17:57:37     21s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/18 17:57:37     21s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/18 17:57:37     21s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/18 17:57:37     21s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/18 17:57:37     21s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[02/18 17:57:37     21s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/18 17:57:37     21s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[02/18 17:57:37     21s] (I)      Ndr track 0 does not exist
[02/18 17:57:37     21s] (I)      ---------------------Grid Graph Info--------------------
[02/18 17:57:37     21s] (I)      Routing area        : (0, 0) - (62700, 60480)
[02/18 17:57:37     21s] (I)      Core area           : (12160, 12040) - (50540, 48440)
[02/18 17:57:37     21s] (I)      Site width          :   380  (dbu)
[02/18 17:57:37     21s] (I)      Row height          :  2800  (dbu)
[02/18 17:57:37     21s] (I)      GCell row height    :  2800  (dbu)
[02/18 17:57:37     21s] (I)      GCell width         :  2800  (dbu)
[02/18 17:57:37     21s] (I)      GCell height        :  2800  (dbu)
[02/18 17:57:37     21s] (I)      Grid                :    23    22     4
[02/18 17:57:37     21s] (I)      Layer numbers       :     1     2     3     4
[02/18 17:57:37     21s] (I)      Vertical capacity   :     0  2800     0  2800
[02/18 17:57:37     21s] (I)      Horizontal capacity :     0     0  2800     0
[02/18 17:57:37     21s] (I)      Default wire width  :   140   140   140   280
[02/18 17:57:37     21s] (I)      Default wire space  :   130   140   140   280
[02/18 17:57:37     21s] (I)      Default wire pitch  :   270   280   280   560
[02/18 17:57:37     21s] (I)      Default pitch size  :   270   380   280   560
[02/18 17:57:37     21s] (I)      First track coord   :   140   190   140   590
[02/18 17:57:37     21s] (I)      Num tracks per GCell: 10.37  7.37 10.00  5.00
[02/18 17:57:37     21s] (I)      Total num of tracks :   216   165   216   111
[02/18 17:57:37     21s] (I)      Num of masks        :     1     1     1     1
[02/18 17:57:37     21s] (I)      Num of trim masks   :     0     0     0     0
[02/18 17:57:37     21s] (I)      --------------------------------------------------------
[02/18 17:57:37     21s] 
[02/18 17:57:37     21s] [NR-eGR] ============ Routing rule table ============
[02/18 17:57:37     21s] [NR-eGR] Rule id: 0  Nets: 330
[02/18 17:57:37     21s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[02/18 17:57:37     21s] (I)                    Layer    2    3    4 
[02/18 17:57:37     21s] (I)                    Pitch  380  280  560 
[02/18 17:57:37     21s] (I)             #Used tracks    1    1    1 
[02/18 17:57:37     21s] (I)       #Fully used tracks    1    1    1 
[02/18 17:57:37     21s] [NR-eGR] ========================================
[02/18 17:57:37     21s] [NR-eGR] 
[02/18 17:57:37     21s] (I)      =============== Blocked Tracks ===============
[02/18 17:57:37     21s] (I)      +-------+---------+----------+---------------+
[02/18 17:57:37     21s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/18 17:57:37     21s] (I)      +-------+---------+----------+---------------+
[02/18 17:57:37     21s] (I)      |     1 |       0 |        0 |         0.00% |
[02/18 17:57:37     21s] (I)      |     2 |    3630 |      608 |        16.75% |
[02/18 17:57:37     21s] (I)      |     3 |    4968 |        0 |         0.00% |
[02/18 17:57:37     21s] (I)      |     4 |    2442 |        0 |         0.00% |
[02/18 17:57:37     21s] (I)      +-------+---------+----------+---------------+
[02/18 17:57:37     21s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1795.74 MB )
[02/18 17:57:37     21s] (I)      Reset routing kernel
[02/18 17:57:37     21s] (I)      Started Global Routing ( Curr Mem: 1795.74 MB )
[02/18 17:57:37     21s] (I)      totalPins=1197  totalGlobalPin=1109 (92.65%)
[02/18 17:57:37     21s] (I)      total 2D Cap : 10444 = (4968 H, 5476 V)
[02/18 17:57:37     21s] [NR-eGR] Layer group 1: route 330 net(s) in layer range [2, 4]
[02/18 17:57:37     21s] (I)      
[02/18 17:57:37     21s] (I)      ============  Phase 1a Route ============
[02/18 17:57:37     21s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[02/18 17:57:37     21s] (I)      Usage: 2027 = (1035 H, 992 V) = (20.83% H, 18.12% V) = (1.449e+03um H, 1.389e+03um V)
[02/18 17:57:37     21s] (I)      
[02/18 17:57:37     21s] (I)      ============  Phase 1b Route ============
[02/18 17:57:37     21s] (I)      Usage: 2030 = (1036 H, 994 V) = (20.85% H, 18.15% V) = (1.450e+03um H, 1.392e+03um V)
[02/18 17:57:37     21s] (I)      Overflow of layer group 1: 0.41% H + 2.83% V. EstWL: 2.842000e+03um
[02/18 17:57:37     21s] (I)      Congestion metric : 0.41%H 2.83%V, 3.24%HV
[02/18 17:57:37     21s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/18 17:57:37     21s] (I)      
[02/18 17:57:37     21s] (I)      ============  Phase 1c Route ============
[02/18 17:57:37     21s] (I)      Level2 Grid: 5 x 5
[02/18 17:57:37     21s] (I)      Usage: 2030 = (1036 H, 994 V) = (20.85% H, 18.15% V) = (1.450e+03um H, 1.392e+03um V)
[02/18 17:57:37     21s] (I)      
[02/18 17:57:37     21s] (I)      ============  Phase 1d Route ============
[02/18 17:57:37     21s] (I)      Usage: 2038 = (1039 H, 999 V) = (20.91% H, 18.24% V) = (1.455e+03um H, 1.399e+03um V)
[02/18 17:57:37     21s] (I)      
[02/18 17:57:37     21s] (I)      ============  Phase 1e Route ============
[02/18 17:57:37     21s] (I)      Usage: 2038 = (1039 H, 999 V) = (20.91% H, 18.24% V) = (1.455e+03um H, 1.399e+03um V)
[02/18 17:57:37     21s] [NR-eGR] Early Global Route overflow of layer group 1: 0.50% H + 2.84% V. EstWL: 2.853200e+03um
[02/18 17:57:37     21s] (I)      
[02/18 17:57:37     21s] (I)      ============  Phase 1l Route ============
[02/18 17:57:37     21s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[02/18 17:57:37     21s] (I)      Layer  2:       2885      1055        30         354        3205    ( 9.94%) 
[02/18 17:57:37     21s] (I)      Layer  3:       4752      1182        10           0        4840    ( 0.00%) 
[02/18 17:57:37     21s] (I)      Layer  4:       2331       508        10         105        2310    ( 4.35%) 
[02/18 17:57:37     21s] (I)      Total:          9968      2745        50         458       10355    ( 4.24%) 
[02/18 17:57:37     21s] (I)      
[02/18 17:57:37     21s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/18 17:57:37     21s] [NR-eGR]                        OverCon           OverCon            
[02/18 17:57:37     21s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[02/18 17:57:37     21s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[02/18 17:57:37     21s] [NR-eGR] ---------------------------------------------------------------
[02/18 17:57:37     21s] [NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/18 17:57:37     21s] [NR-eGR]  metal2 ( 2)        20( 4.59%)         2( 0.46%)   ( 5.05%) 
[02/18 17:57:37     21s] [NR-eGR]  metal3 ( 3)         8( 1.65%)         0( 0.00%)   ( 1.65%) 
[02/18 17:57:37     21s] [NR-eGR]  metal4 ( 4)         8( 1.73%)         0( 0.00%)   ( 1.73%) 
[02/18 17:57:37     21s] [NR-eGR] ---------------------------------------------------------------
[02/18 17:57:37     21s] [NR-eGR]        Total        36( 2.60%)         2( 0.14%)   ( 2.75%) 
[02/18 17:57:37     21s] [NR-eGR] 
[02/18 17:57:37     21s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1803.74 MB )
[02/18 17:57:37     21s] (I)      total 2D Cap : 10458 = (4968 H, 5490 V)
[02/18 17:57:37     21s] [NR-eGR] Overflow after Early Global Route 1.58% H + 1.01% V
[02/18 17:57:37     21s] Early Global Route congestion estimation runtime: 0.06 seconds, mem = 1803.7M
[02/18 17:57:37     21s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.027, REAL:0.061, MEM:1803.7M, EPOCH TIME: 1771466257.441634
[02/18 17:57:37     21s] OPERPROF: Starting HotSpotCal at level 1, MEM:1803.7M, EPOCH TIME: 1771466257.441691
[02/18 17:57:37     21s] [hotspot] +------------+---------------+---------------+
[02/18 17:57:37     21s] [hotspot] |            |   max hotspot | total hotspot |
[02/18 17:57:37     21s] [hotspot] +------------+---------------+---------------+
[02/18 17:57:37     21s] [hotspot] | normalized |          1.00 |          1.00 |
[02/18 17:57:37     21s] [hotspot] +------------+---------------+---------------+
[02/18 17:57:37     21s] Local HotSpot Analysis: normalized max congestion hotspot area = 1.00, normalized total congestion hotspot area = 1.00 (area is in unit of 4 std-cell row bins)
[02/18 17:57:37     21s] [hotspot] max/total 1.00/1.00, big hotspot (>10) total 0.00
[02/18 17:57:37     21s] [hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[02/18 17:57:37     21s] [hotspot] +-----+-------------------------------------+---------------+
[02/18 17:57:37     21s] [hotspot] | top |            hotspot bbox             | hotspot score |
[02/18 17:57:37     21s] [hotspot] +-----+-------------------------------------+---------------+
[02/18 17:57:37     21s] [hotspot] |  1  |    11.68    11.62    17.28    17.22 |        1.00   |
[02/18 17:57:37     21s] [hotspot] +-----+-------------------------------------+---------------+
[02/18 17:57:37     21s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:1819.7M, EPOCH TIME: 1771466257.443046
[02/18 17:57:37     21s] Skipped repairing congestion.
[02/18 17:57:37     21s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1819.7M, EPOCH TIME: 1771466257.443291
[02/18 17:57:37     21s] Starting Early Global Route wiring: mem = 1819.7M
[02/18 17:57:37     21s] (I)      ============= Track Assignment ============
[02/18 17:57:37     21s] (I)      Started Track Assignment (1T) ( Curr Mem: 1819.74 MB )
[02/18 17:57:37     21s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[02/18 17:57:37     21s] (I)      Run Multi-thread track assignment
[02/18 17:57:37     21s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1819.74 MB )
[02/18 17:57:37     21s] (I)      Started Export ( Curr Mem: 1819.74 MB )
[02/18 17:57:37     21s] [NR-eGR]                  Length (um)  Vias 
[02/18 17:57:37     21s] [NR-eGR] -----------------------------------
[02/18 17:57:37     21s] [NR-eGR]  metal1   (1H)             0  1168 
[02/18 17:57:37     21s] [NR-eGR]  metal2   (2V)          1012  1491 
[02/18 17:57:37     21s] [NR-eGR]  metal3   (3H)          1544   485 
[02/18 17:57:37     21s] [NR-eGR]  metal4   (4V)           714     0 
[02/18 17:57:37     21s] [NR-eGR]  metal5   (5H)             0     0 
[02/18 17:57:37     21s] [NR-eGR]  metal6   (6V)             0     0 
[02/18 17:57:37     21s] [NR-eGR]  metal7   (7H)             0     0 
[02/18 17:57:37     21s] [NR-eGR]  metal8   (8V)             0     0 
[02/18 17:57:37     21s] [NR-eGR]  metal9   (9H)             0     0 
[02/18 17:57:37     21s] [NR-eGR]  metal10  (10V)            0     0 
[02/18 17:57:37     21s] [NR-eGR] -----------------------------------
[02/18 17:57:37     21s] [NR-eGR]           Total         3270  3144 
[02/18 17:57:37     21s] [NR-eGR] --------------------------------------------------------------------------
[02/18 17:57:37     21s] [NR-eGR] Total half perimeter of net bounding box: 2494um
[02/18 17:57:37     21s] [NR-eGR] Total length: 3270um, number of vias: 3144
[02/18 17:57:37     21s] [NR-eGR] --------------------------------------------------------------------------
[02/18 17:57:37     21s] [NR-eGR] Total eGR-routed clock nets wire length: 16um, number of vias: 14
[02/18 17:57:37     21s] [NR-eGR] --------------------------------------------------------------------------
[02/18 17:57:37     21s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1819.74 MB )
[02/18 17:57:37     21s] Early Global Route wiring runtime: 0.01 seconds, mem = 1819.7M
[02/18 17:57:37     21s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.010, REAL:0.013, MEM:1819.7M, EPOCH TIME: 1771466257.456363
[02/18 17:57:37     21s] Tdgp not successfully inited but do clear! skip clearing
[02/18 17:57:37     21s] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[02/18 17:57:37     21s] <CMD> ::goMC::is_advanced_metrics_collection_running
[02/18 17:57:37     21s] <CMD> ::goMC::is_advanced_metrics_collection_running
[02/18 17:57:37     21s] <CMD> ::goMC::is_advanced_metrics_collection_running
[02/18 17:57:37     21s] <CMD> setPlaceMode -reset -congRepairForceTrialRoute
[02/18 17:57:37     21s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[02/18 17:57:37     21s] <CMD> setPlaceMode -reset -rplaceIncrNPClkGateAwareMode
[02/18 17:57:37     21s] <CMD> setPlaceMode -reset -congRepairMaxIter
[02/18 17:57:37     21s] <CMD> getPlaceMode -congRepairCleanupPadding -quiet
[02/18 17:57:37     21s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[02/18 17:57:37     21s] <CMD> all_setup_analysis_views
[02/18 17:57:37     21s] <CMD> getPlaceMode -exp_slack_driven -quiet
[02/18 17:57:37     21s] <CMD> set_global timing_enable_path_group_priority $gpsPrivate::optSave_ctePGPriority
[02/18 17:57:37     21s] <CMD> set_global timing_constraint_enable_group_path_resetting $gpsPrivate::optSave_ctePGResetting
[02/18 17:57:37     21s] <CMD> getPlaceMode -place_global_exp_incr_skp_preserve_mode_v2 -quiet
[02/18 17:57:37     21s] <CMD> getPlaceMode -quiet -place_global_exp_netlist_balance_flow
[02/18 17:57:37     21s] <CMD> getPlaceMode -quiet -timingEffort
[02/18 17:57:37     21s] <CMD> getPlaceMode -tdgpDumpStageTiming -quiet
[02/18 17:57:37     21s] *** Finishing placeDesign default flow ***
[02/18 17:57:37     21s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[02/18 17:57:37     21s] **placeDesign ... cpu = 0: 0: 2, real = 0: 0: 3, mem = 1761.7M **
[02/18 17:57:37     21s] <CMD> getPlaceMode -trimView -quiet
[02/18 17:57:37     21s] <CMD> getOptMode -quiet -viewOptPolishing
[02/18 17:57:37     21s] <CMD> getOptMode -quiet -fastViewOpt
[02/18 17:57:37     21s] <CMD_INTERNAL> spInternalUse deleteViewOptManager
[02/18 17:57:37     21s] <CMD_INTERNAL> spInternalUse tdgp clearSkpData
[02/18 17:57:37     21s] Tdgp not successfully inited but do clear! skip clearing
[02/18 17:57:37     21s] <CMD> setAnalysisMode -clkSrcPath true -clockPropagation sdcControl
[02/18 17:57:37     21s] <CMD> getPlaceMode -exp_slack_driven -quiet
[02/18 17:57:37     21s] <CMD> setExtractRCMode -engine preRoute
[02/18 17:57:37     21s] <CMD> setPlaceMode -reset -relaxSoftBlockageMode
[02/18 17:57:37     21s] <CMD> setPlaceMode -reset -ignoreScan
[02/18 17:57:37     21s] <CMD> setPlaceMode -reset -repairPlace
[02/18 17:57:37     21s] <CMD> getPlaceMode -quiet -NMPsuppressInfo
[02/18 17:57:37     21s] <CMD_INTERNAL> setvar spgSpeedupBuildVSM 0
[02/18 17:57:37     21s] <CMD> getPlaceMode -macroPlaceMode -quiet
[02/18 17:57:37     21s] <CMD> getPlaceMode -place_global_replace_QP -quiet
[02/18 17:57:37     21s] <CMD> getPlaceMode -macroPlaceMode -quiet
[02/18 17:57:37     21s] <CMD> getPlaceMode -exp_slack_driven -quiet
[02/18 17:57:37     21s] <CMD> getPlaceMode -enableDistPlace -quiet
[02/18 17:57:37     21s] <CMD> getPlaceMode -place_global_ignore_spare -quiet
[02/18 17:57:37     21s] <CMD> getPlaceMode -tdgpMemFlow -quiet
[02/18 17:57:37     21s] <CMD> setPlaceMode -reset -resetCombineRFLevel
[02/18 17:57:37     21s] <CMD> getPlaceMode -enableDistPlace -quiet
[02/18 17:57:37     21s] <CMD> getPlaceMode -quiet -clusterMode
[02/18 17:57:37     21s] <CMD> getPlaceMode -quiet -place_global_exp_solve_unbalance_path
[02/18 17:57:37     21s] <CMD> getPlaceMode -enableDistPlace -quiet
[02/18 17:57:37     21s] <CMD> setPlaceMode -reset -expHiddenFastMode
[02/18 17:57:37     21s] <CMD> getPlaceMode -tcg2Pass -quiet
[02/18 17:57:37     21s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[02/18 17:57:37     21s] <CMD> getPlaceMode -fp -quiet
[02/18 17:57:37     21s] <CMD> getPlaceMode -fastfp -quiet
[02/18 17:57:37     21s] <CMD> getPlaceMode -doRPlace -quiet
[02/18 17:57:37     21s] <CMD> getPlaceMode -RTCPlaceDesignFlow -quiet
[02/18 17:57:37     21s] <CMD> getPlaceMode -quickCTS -quiet
[02/18 17:57:37     21s] <CMD> set spgFlowInInitialPlace 0
[02/18 17:57:37     21s] <CMD> getPlaceMode -user -maxRouteLayer
[02/18 17:57:37     21s] <CMD_INTERNAL> spInternalUse TDGP resetIgnoreNetLoad
[02/18 17:57:37     21s] <CMD> getPlaceMode -place_global_exp_balance_pipeline -quiet
[02/18 17:57:37     21s] <CMD> getDesignMode -quiet -flowEffort
[02/18 17:57:37     21s] <CMD> report_message -end_cmd
[02/18 17:57:37     21s] 
[02/18 17:57:37     21s] *** Summary of all messages that are not suppressed in this session:
[02/18 17:57:37     21s] Severity  ID               Count  Summary                                  
[02/18 17:57:37     21s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[02/18 17:57:37     21s] *** Message Summary: 2 warning(s), 0 error(s)
[02/18 17:57:37     21s] 
[02/18 17:57:37     21s] <CMD> um::create_snapshot -name final -auto min
[02/18 17:57:37     21s] <CMD> um::pop_snapshot_stack
[02/18 17:57:37     21s] <CMD> um::create_snapshot -name place_design
[02/18 17:57:37     21s] *** placeDesign #1 [finish] : cpu/real = 0:00:02.0/0:00:03.1 (0.6), totSession cpu/real = 0:00:21.9/0:00:24.1 (0.9), mem = 1761.7M
[02/18 17:57:37     21s] 
[02/18 17:57:37     21s] =============================================================================================
[02/18 17:57:37     21s]  Final TAT Report : placeDesign #1                                              21.39-s058_1
[02/18 17:57:37     21s] =============================================================================================
[02/18 17:57:37     21s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/18 17:57:37     21s] ---------------------------------------------------------------------------------------------
[02/18 17:57:37     21s] [ TimingUpdate           ]      6   0:00:00.1  (   2.8 % )     0:00:00.1 /  0:00:00.1    1.0
[02/18 17:57:37     21s] [ FullDelayCalc          ]      3   0:00:00.3  (   9.5 % )     0:00:00.3 /  0:00:00.3    0.9
[02/18 17:57:37     21s] [ MISC                   ]          0:00:02.7  (  87.7 % )     0:00:02.7 /  0:00:01.6    0.6
[02/18 17:57:37     21s] ---------------------------------------------------------------------------------------------
[02/18 17:57:37     21s]  placeDesign #1 TOTAL               0:00:03.1  ( 100.0 % )     0:00:03.1 /  0:00:02.0    0.6
[02/18 17:57:37     21s] ---------------------------------------------------------------------------------------------
[02/18 17:57:37     21s] 
[02/18 17:57:37     21s] <CMD> getPlaceMode -exp_slack_driven -quiet
[02/18 17:57:37     21s] <CMD> refinePlace
[02/18 17:57:37     21s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1761.7M, EPOCH TIME: 1771466257.520194
[02/18 17:57:37     21s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1761.7M, EPOCH TIME: 1771466257.520289
[02/18 17:57:37     21s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1761.7M, EPOCH TIME: 1771466257.520631
[02/18 17:57:37     21s] Processing tracks to init pin-track alignment.
[02/18 17:57:37     21s] z: 2, totalTracks: 1
[02/18 17:57:37     21s] z: 4, totalTracks: 1
[02/18 17:57:37     21s] z: 6, totalTracks: 1
[02/18 17:57:37     21s] z: 8, totalTracks: 1
[02/18 17:57:37     21s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[02/18 17:57:37     21s] All LLGs are deleted
[02/18 17:57:37     21s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:37     21s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:37     21s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:1761.7M, EPOCH TIME: 1771466257.522277
[02/18 17:57:37     21s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:1761.7M, EPOCH TIME: 1771466257.522328
[02/18 17:57:37     21s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1761.7M, EPOCH TIME: 1771466257.522860
[02/18 17:57:37     21s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:37     21s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:37     21s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:1761.7M, EPOCH TIME: 1771466257.523280
[02/18 17:57:37     21s] Max number of tech site patterns supported in site array is 256.
[02/18 17:57:37     21s] Core basic site is NCSU_FreePDK_45nm
[02/18 17:57:37     21s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:1761.7M, EPOCH TIME: 1771466257.525865
[02/18 17:57:37     21s] After signature check, allow fast init is true, keep pre-filter is true.
[02/18 17:57:37     21s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/18 17:57:37     21s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.000, REAL:0.000, MEM:1761.7M, EPOCH TIME: 1771466257.526357
[02/18 17:57:37     21s] Fast DP-INIT is on for default
[02/18 17:57:37     21s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/18 17:57:37     21s] Atter site array init, number of instance map data is 0.
[02/18 17:57:37     21s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.003, REAL:0.004, MEM:1761.7M, EPOCH TIME: 1771466257.527539
[02/18 17:57:37     21s] 
[02/18 17:57:37     21s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/18 17:57:37     21s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/18 17:57:37     21s] OPERPROF:         Starting CMU at level 5, MEM:1761.7M, EPOCH TIME: 1771466257.527869
[02/18 17:57:37     21s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:1761.7M, EPOCH TIME: 1771466257.528091
[02/18 17:57:37     21s] 
[02/18 17:57:37     21s] Bad Lib Cell Checking (CMU) is done! (0)
[02/18 17:57:37     21s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.004, REAL:0.005, MEM:1761.7M, EPOCH TIME: 1771466257.528324
[02/18 17:57:37     21s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:1761.7M, EPOCH TIME: 1771466257.528506
[02/18 17:57:37     21s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.001, MEM:1761.7M, EPOCH TIME: 1771466257.529164
[02/18 17:57:37     21s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1761.7MB).
[02/18 17:57:37     21s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.006, REAL:0.009, MEM:1761.7M, EPOCH TIME: 1771466257.529586
[02/18 17:57:37     21s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.006, REAL:0.010, MEM:1761.7M, EPOCH TIME: 1771466257.529876
[02/18 17:57:37     21s] TDRefine: refinePlace mode is spiral
[02/18 17:57:37     21s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1716878.2
[02/18 17:57:37     21s] OPERPROF:   Starting RefinePlace at level 2, MEM:1761.7M, EPOCH TIME: 1771466257.530425
[02/18 17:57:37     21s] *** Starting refinePlace (0:00:22.0 mem=1761.7M) ***
[02/18 17:57:37     21s] Total net bbox length = 2.494e+03 (1.275e+03 1.220e+03) (ext = 2.155e+02)
[02/18 17:57:37     21s] 
[02/18 17:57:37     21s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/18 17:57:37     21s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/18 17:57:37     21s] (I)      Default pattern map key = s1494_bench_default.
[02/18 17:57:37     21s] (I)      Default pattern map key = s1494_bench_default.
[02/18 17:57:37     21s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1761.7M, EPOCH TIME: 1771466257.532957
[02/18 17:57:37     21s] Starting refinePlace ...
[02/18 17:57:37     21s] (I)      Default pattern map key = s1494_bench_default.
[02/18 17:57:37     21s] One DDP V2 for no tweak run.
[02/18 17:57:37     21s] (I)      Default pattern map key = s1494_bench_default.
[02/18 17:57:37     21s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:1761.7M, EPOCH TIME: 1771466257.535613
[02/18 17:57:37     21s] DDP initSite1 nrRow 13 nrJob 13
[02/18 17:57:37     21s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:1761.7M, EPOCH TIME: 1771466257.535678
[02/18 17:57:37     21s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:1761.7M, EPOCH TIME: 1771466257.535725
[02/18 17:57:37     21s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:1761.7M, EPOCH TIME: 1771466257.536040
[02/18 17:57:37     21s] DDP markSite nrRow 13 nrJob 13
[02/18 17:57:37     21s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:1761.7M, EPOCH TIME: 1771466257.536349
[02/18 17:57:37     21s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.001, MEM:1761.7M, EPOCH TIME: 1771466257.536561
[02/18 17:57:37     21s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:1761.7M, EPOCH TIME: 1771466257.537093
[02/18 17:57:37     21s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:1761.7M, EPOCH TIME: 1771466257.537305
[02/18 17:57:37     21s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.000, REAL:0.000, MEM:1761.7M, EPOCH TIME: 1771466257.537722
[02/18 17:57:37     21s] ** Cut row section cpu time 0:00:00.0.
[02/18 17:57:37     21s]  ** Cut row section real time 0:00:00.0.
[02/18 17:57:37     21s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.000, REAL:0.001, MEM:1761.7M, EPOCH TIME: 1771466257.538038
[02/18 17:57:37     21s]   Spread Effort: high, standalone mode, useDDP on.
[02/18 17:57:37     21s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1761.7MB) @(0:00:22.0 - 0:00:22.0).
[02/18 17:57:37     21s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/18 17:57:37     21s] wireLenOptFixPriorityInst 0 inst fixed
[02/18 17:57:37     21s] 
[02/18 17:57:37     21s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[02/18 17:57:37     21s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df625c0): Rebuild thread pool 0x7f72249664b0.
[02/18 17:57:37     21s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df625c0): 0 out of 1 thread pools are available.
[02/18 17:57:37     21s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[02/18 17:57:37     21s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[02/18 17:57:37     21s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/18 17:57:37     21s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1737.7MB) @(0:00:22.0 - 0:00:22.0).
[02/18 17:57:37     21s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/18 17:57:37     21s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1737.7MB
[02/18 17:57:37     21s] Statistics of distance of Instance movement in refine placement:
[02/18 17:57:37     21s]   maximum (X+Y) =         0.00 um
[02/18 17:57:37     21s]   mean    (X+Y) =         0.00 um
[02/18 17:57:37     21s] Summary Report:
[02/18 17:57:37     21s] Instances move: 0 (out of 314 movable)
[02/18 17:57:37     21s] Instances flipped: 0
[02/18 17:57:37     21s] Mean displacement: 0.00 um
[02/18 17:57:37     21s] Max displacement: 0.00 um 
[02/18 17:57:37     21s] Total instances moved : 0
[02/18 17:57:37     21s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.017, REAL:0.019, MEM:1737.7M, EPOCH TIME: 1771466257.552240
[02/18 17:57:37     21s] Total net bbox length = 2.494e+03 (1.275e+03 1.220e+03) (ext = 2.155e+02)
[02/18 17:57:37     21s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1737.7MB
[02/18 17:57:37     21s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1737.7MB) @(0:00:22.0 - 0:00:22.0).
[02/18 17:57:37     21s] *** Finished refinePlace (0:00:22.0 mem=1737.7M) ***
[02/18 17:57:37     21s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1716878.2
[02/18 17:57:37     21s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.019, REAL:0.023, MEM:1737.7M, EPOCH TIME: 1771466257.553055
[02/18 17:57:37     21s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1737.7M, EPOCH TIME: 1771466257.553103
[02/18 17:57:37     21s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:314).
[02/18 17:57:37     21s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:37     21s] All LLGs are deleted
[02/18 17:57:37     21s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:37     21s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:37     21s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1737.7M, EPOCH TIME: 1771466257.554147
[02/18 17:57:37     21s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1737.7M, EPOCH TIME: 1771466257.554201
[02/18 17:57:37     21s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.001, REAL:0.001, MEM:1737.7M, EPOCH TIME: 1771466257.554522
[02/18 17:57:37     21s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.027, REAL:0.034, MEM:1737.7M, EPOCH TIME: 1771466257.554634
[02/18 17:57:37     21s] <CMD> saveNetlist -excludeLeafCell /u/ee/ugrad/palatics/ee201a/lab4/output/part2_run_20260218_175712_1716857_util0.991/timing_driven/s1494_timing_driven_placed.v
[02/18 17:57:37     21s] Writing Netlist "/u/ee/ugrad/palatics/ee201a/lab4/output/part2_run_20260218_175712_1716857_util0.991/timing_driven/s1494_timing_driven_placed.v" ...
[02/18 17:57:37     21s] <CMD> setAnalysisMode -checkType setup -asyncChecks async -skew true
[02/18 17:57:37     21s] <CMD> buildTimingGraph
[02/18 17:57:37     21s] <CMD> report_timing -nworst 10 -net > $setup_rpt
[02/18 17:57:37     22s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/18 17:57:37     22s] #################################################################################
[02/18 17:57:37     22s] # Design Stage: PreRoute
[02/18 17:57:37     22s] # Design Name: s1494_bench
[02/18 17:57:37     22s] # Design Mode: 45nm
[02/18 17:57:37     22s] # Analysis Mode: MMMC OCV 
[02/18 17:57:37     22s] # Parasitics Mode: No SPEF/RCDB 
[02/18 17:57:37     22s] # Signoff Settings: SI Off 
[02/18 17:57:37     22s] #################################################################################
[02/18 17:57:37     22s] Extraction called for design 's1494_bench' of instances=314 and nets=332 using extraction engine 'preRoute' .
[02/18 17:57:37     22s] PreRoute RC Extraction called for design s1494_bench.
[02/18 17:57:37     22s] RC Extraction called in multi-corner(1) mode.
[02/18 17:57:37     22s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[02/18 17:57:37     22s] Type 'man IMPEXT-6197' for more detail.
[02/18 17:57:37     22s] RCMode: PreRoute
[02/18 17:57:37     22s]       RC Corner Indexes            0   
[02/18 17:57:37     22s] Capacitance Scaling Factor   : 1.00000 
[02/18 17:57:37     22s] Resistance Scaling Factor    : 1.00000 
[02/18 17:57:37     22s] Clock Cap. Scaling Factor    : 1.00000 
[02/18 17:57:37     22s] Clock Res. Scaling Factor    : 1.00000 
[02/18 17:57:37     22s] Shrink Factor                : 1.00000
[02/18 17:57:37     22s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/18 17:57:37     22s] 
[02/18 17:57:37     22s] Trim Metal Layers:
[02/18 17:57:37     22s] LayerId::1 widthSet size::1
[02/18 17:57:37     22s] LayerId::2 widthSet size::1
[02/18 17:57:37     22s] LayerId::3 widthSet size::1
[02/18 17:57:37     22s] LayerId::4 widthSet size::1
[02/18 17:57:37     22s] LayerId::5 widthSet size::1
[02/18 17:57:37     22s] LayerId::6 widthSet size::1
[02/18 17:57:37     22s] LayerId::7 widthSet size::1
[02/18 17:57:37     22s] LayerId::8 widthSet size::1
[02/18 17:57:37     22s] LayerId::9 widthSet size::1
[02/18 17:57:37     22s] LayerId::10 widthSet size::1
[02/18 17:57:37     22s] Updating RC grid for preRoute extraction ...
[02/18 17:57:37     22s] eee: pegSigSF::1.070000
[02/18 17:57:37     22s] Initializing multi-corner resistance tables ...
[02/18 17:57:37     22s] eee: l::1 avDens::0.016873 usedTrk::15.186000 availTrk::900.000000 sigTrk::15.186000
[02/18 17:57:37     22s] eee: l::2 avDens::0.127245 usedTrk::84.383394 availTrk::663.157895 sigTrk::84.383394
[02/18 17:57:37     22s] eee: l::3 avDens::0.165653 usedTrk::115.957322 availTrk::700.000000 sigTrk::115.957322
[02/18 17:57:37     22s] eee: l::4 avDens::0.170165 usedTrk::51.049643 availTrk::300.000000 sigTrk::51.049643
[02/18 17:57:37     22s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:57:37     22s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:57:37     22s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:57:37     22s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:57:37     22s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:57:37     22s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:57:37     22s] {RT _default_rc_corner_ 0 4 4 {3 0} 1}
[02/18 17:57:37     22s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.277840 uaWl=1.000000 uaWlH=0.218280 aWlH=0.000000 lMod=0 pMax=0.874900 pMod=80 wcR=0.223500 newSi=0.001600 wHLS=0.558750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[02/18 17:57:37     22s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1743.742M)
[02/18 17:57:37     22s] Calculate early delays in OCV mode...
[02/18 17:57:37     22s] Calculate late delays in OCV mode...
[02/18 17:57:37     22s] Topological Sorting (REAL = 0:00:00.0, MEM = 1754.3M, InitMEM = 1754.3M)
[02/18 17:57:37     22s] Start delay calculation (fullDC) (1 T). (MEM=1754.28)
[02/18 17:57:37     22s] End AAE Lib Interpolated Model. (MEM=1774.01 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/18 17:57:37     22s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via1_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[02/18 17:57:37     22s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via2_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[02/18 17:57:37     22s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via3_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[02/18 17:57:37     22s] Total number of fetched objects 330
[02/18 17:57:37     22s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/18 17:57:37     22s] End delay calculation. (MEM=1813.7 CPU=0:00:00.1 REAL=0:00:00.0)
[02/18 17:57:37     22s] End delay calculation (fullDC). (MEM=1813.7 CPU=0:00:00.1 REAL=0:00:00.0)
[02/18 17:57:37     22s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1813.7M) ***
[02/18 17:57:37     22s] <CMD> setAnalysisMode -checkType hold -asyncChecks async -skew true
[02/18 17:57:37     22s] <CMD> buildTimingGraph
[02/18 17:57:37     22s] <CMD> report_timing -nworst 10 -net > $hold_rpt
[02/18 17:57:38     22s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/18 17:57:38     22s] #################################################################################
[02/18 17:57:38     22s] # Design Stage: PreRoute
[02/18 17:57:38     22s] # Design Name: s1494_bench
[02/18 17:57:38     22s] # Design Mode: 45nm
[02/18 17:57:38     22s] # Analysis Mode: MMMC OCV 
[02/18 17:57:38     22s] # Parasitics Mode: No SPEF/RCDB 
[02/18 17:57:38     22s] # Signoff Settings: SI Off 
[02/18 17:57:38     22s] #################################################################################
[02/18 17:57:38     22s] Calculate late delays in OCV mode...
[02/18 17:57:38     22s] Calculate early delays in OCV mode...
[02/18 17:57:38     22s] Topological Sorting (REAL = 0:00:00.0, MEM = 1794.0M, InitMEM = 1794.0M)
[02/18 17:57:38     22s] Start delay calculation (fullDC) (1 T). (MEM=1793.98)
[02/18 17:57:38     22s] End AAE Lib Interpolated Model. (MEM=1813.7 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/18 17:57:38     22s] Total number of fetched objects 330
[02/18 17:57:38     22s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/18 17:57:38     22s] End delay calculation. (MEM=1818.23 CPU=0:00:00.1 REAL=0:00:00.0)
[02/18 17:57:38     22s] End delay calculation (fullDC). (MEM=1818.23 CPU=0:00:00.1 REAL=0:00:00.0)
[02/18 17:57:38     22s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1818.2M) ***
[02/18 17:57:38     22s] <CMD> report_power > /u/ee/ugrad/palatics/ee201a/lab4/output/part2_run_20260218_175712_1716857_util0.991/timing_driven/metrics/timing_driven_after_placement_power.rpt
[02/18 17:57:38     22s] env CDS_WORKAREA is set to /w/home.19/ee/ugrad/palatics/ee201a/lab4
[02/18 17:57:38     22s] 
[02/18 17:57:38     22s] Begin Power Analysis
[02/18 17:57:38     22s] 
[02/18 17:57:38     22s]              0V	    VSS
[02/18 17:57:38     22s]            1.1V	    VDD
[02/18 17:57:38     22s] Begin Processing Timing Library for Power Calculation
[02/18 17:57:38     22s] 
[02/18 17:57:38     22s] Ended Processing Timing Library for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1522.67MB/3178.69MB/1522.67MB)
[02/18 17:57:38     22s] 
[02/18 17:57:38     22s] 
[02/18 17:57:38     22s] 
[02/18 17:57:38     22s] Begin Processing Power Net/Grid for Power Calculation
[02/18 17:57:38     22s] 
[02/18 17:57:38     22s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1522.67MB/3178.69MB/1522.67MB)
[02/18 17:57:38     22s] 
[02/18 17:57:38     22s] Begin Processing Timing Window Data for Power Calculation
[02/18 17:57:38     22s] 
[02/18 17:57:38     22s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1522.67MB/3178.69MB/1522.67MB)
[02/18 17:57:38     22s] 
[02/18 17:57:38     22s] Begin Processing User Attributes
[02/18 17:57:38     22s] 
[02/18 17:57:38     22s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1522.67MB/3178.69MB/1522.67MB)
[02/18 17:57:38     22s] 
[02/18 17:57:38     22s] Begin Processing Signal Activity
[02/18 17:57:38     22s] 
[02/18 17:57:38     22s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1522.67MB/3178.69MB/1522.67MB)
[02/18 17:57:38     22s] 
[02/18 17:57:38     22s] Begin Power Computation
[02/18 17:57:38     22s] 
[02/18 17:57:38     22s]       ----------------------------------------------------------
[02/18 17:57:38     22s]       # of cell(s) missing both power/leakage table: 0
[02/18 17:57:38     22s]       # of cell(s) missing power table: 0
[02/18 17:57:38     22s]       # of cell(s) missing leakage table: 0
[02/18 17:57:38     22s]       ----------------------------------------------------------
[02/18 17:57:38     22s] 
[02/18 17:57:38     22s] 
[02/18 17:57:38     22s]       # of MSMV cell(s) missing power_level: 0
[02/18 17:57:38     22s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1523.27MB/3186.70MB/1523.27MB)
[02/18 17:57:38     22s] 
[02/18 17:57:38     22s] Begin Processing User Attributes
[02/18 17:57:38     22s] 
[02/18 17:57:38     22s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1523.27MB/3186.70MB/1523.27MB)
[02/18 17:57:38     22s] 
[02/18 17:57:38     22s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1523.27MB/3186.70MB/1523.27MB)
[02/18 17:57:38     22s] 
[02/18 17:57:38     22s] *



[02/18 17:57:38     22s] Total Power
[02/18 17:57:38     22s] -----------------------------------------------------------------------------------------
[02/18 17:57:38     22s] Total Internal Power:        0.15536852 	   51.3821%
[02/18 17:57:38     22s] Total Switching Power:       0.14203257 	   46.9718%
[02/18 17:57:38     22s] Total Leakage Power:         0.00497756 	    1.6461%
[02/18 17:57:38     22s] Total Power:                 0.30237865
[02/18 17:57:38     22s] -----------------------------------------------------------------------------------------
[02/18 17:57:38     22s] <CMD> optDesign -preCTS
[02/18 17:57:38     22s] Executing: place_opt_design -opt
[02/18 17:57:38     22s] **INFO: User settings:
[02/18 17:57:38     22s] setDesignMode -process                    45
[02/18 17:57:38     22s] setDesignMode -topRoutingLayer            metal4
[02/18 17:57:38     22s] setExtractRCMode -coupling_c_th           0.1
[02/18 17:57:38     22s] setExtractRCMode -engine                  preRoute
[02/18 17:57:38     22s] setExtractRCMode -relative_c_th           1
[02/18 17:57:38     22s] setExtractRCMode -total_c_th              0
[02/18 17:57:38     22s] setDelayCalMode -engine                   aae
[02/18 17:57:38     22s] setDelayCalMode -ignoreNetLoad            false
[02/18 17:57:38     22s] setPlaceMode -place_global_place_io_pins  true
[02/18 17:57:38     22s] setPlaceMode -place_global_reorder_scan   false
[02/18 17:57:38     22s] setPlaceMode -timingDriven                true
[02/18 17:57:38     22s] setAnalysisMode -analysisType             onChipVariation
[02/18 17:57:38     22s] setAnalysisMode -asyncChecks              async
[02/18 17:57:38     22s] setAnalysisMode -checkType                hold
[02/18 17:57:38     22s] setAnalysisMode -clkSrcPath               true
[02/18 17:57:38     22s] setAnalysisMode -clockPropagation         sdcControl
[02/18 17:57:38     22s] setAnalysisMode -cppr                     both
[02/18 17:57:38     22s] setAnalysisMode -skew                     true
[02/18 17:57:38     22s] setAnalysisMode -virtualIPO               false
[02/18 17:57:38     22s] setRouteMode -earlyGlobalMaxRouteLayer    4
[02/18 17:57:38     22s] 
[02/18 17:57:38     22s] *** place_opt_design #1 [begin] : totSession cpu/real = 0:00:22.7/0:00:24.9 (0.9), mem = 1834.2M
[02/18 17:57:38     22s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[02/18 17:57:38     22s] *** Starting GigaPlace ***
[02/18 17:57:38     22s] #optDebug: fT-E <X 2 3 1 0>
[02/18 17:57:38     22s] OPERPROF: Starting DPlace-Init at level 1, MEM:1834.2M, EPOCH TIME: 1771466258.357258
[02/18 17:57:38     22s] Processing tracks to init pin-track alignment.
[02/18 17:57:38     22s] z: 2, totalTracks: 1
[02/18 17:57:38     22s] z: 4, totalTracks: 1
[02/18 17:57:38     22s] z: 6, totalTracks: 1
[02/18 17:57:38     22s] z: 8, totalTracks: 1
[02/18 17:57:38     22s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[02/18 17:57:38     22s] All LLGs are deleted
[02/18 17:57:38     22s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:38     22s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:38     22s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1834.2M, EPOCH TIME: 1771466258.358724
[02/18 17:57:38     22s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1834.2M, EPOCH TIME: 1771466258.359039
[02/18 17:57:38     22s] # Building s1494_bench llgBox search-tree.
[02/18 17:57:38     22s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1834.2M, EPOCH TIME: 1771466258.359368
[02/18 17:57:38     22s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:38     22s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:38     22s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1834.2M, EPOCH TIME: 1771466258.359946
[02/18 17:57:38     22s] Max number of tech site patterns supported in site array is 256.
[02/18 17:57:38     22s] Core basic site is NCSU_FreePDK_45nm
[02/18 17:57:38     22s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1834.2M, EPOCH TIME: 1771466258.362764
[02/18 17:57:38     22s] After signature check, allow fast init is true, keep pre-filter is true.
[02/18 17:57:38     22s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[02/18 17:57:38     22s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:1834.2M, EPOCH TIME: 1771466258.363166
[02/18 17:57:38     22s] SiteArray: non-trimmed site array dimensions = 13 x 101
[02/18 17:57:38     22s] SiteArray: use 20,480 bytes
[02/18 17:57:38     22s] SiteArray: current memory after site array memory allocation 1834.2M
[02/18 17:57:38     22s] SiteArray: FP blocked sites are writable
[02/18 17:57:38     22s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/18 17:57:38     22s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1834.2M, EPOCH TIME: 1771466258.364530
[02/18 17:57:38     22s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1834.2M, EPOCH TIME: 1771466258.364896
[02/18 17:57:38     22s] SiteArray: number of non floorplan blocked sites for llg default is 1313
[02/18 17:57:38     22s] Atter site array init, number of instance map data is 0.
[02/18 17:57:38     22s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.003, REAL:0.006, MEM:1834.2M, EPOCH TIME: 1771466258.365475
[02/18 17:57:38     22s] 
[02/18 17:57:38     22s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/18 17:57:38     22s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/18 17:57:38     22s] OPERPROF:     Starting CMU at level 3, MEM:1834.2M, EPOCH TIME: 1771466258.366181
[02/18 17:57:38     22s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1834.2M, EPOCH TIME: 1771466258.366525
[02/18 17:57:38     22s] 
[02/18 17:57:38     22s] Bad Lib Cell Checking (CMU) is done! (0)
[02/18 17:57:38     22s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.004, REAL:0.007, MEM:1834.2M, EPOCH TIME: 1771466258.366712
[02/18 17:57:38     22s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1834.2M, EPOCH TIME: 1771466258.366906
[02/18 17:57:38     22s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:1850.2M, EPOCH TIME: 1771466258.367691
[02/18 17:57:38     22s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1850.2MB).
[02/18 17:57:38     22s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.006, REAL:0.011, MEM:1850.2M, EPOCH TIME: 1771466258.368073
[02/18 17:57:38     22s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1850.2M, EPOCH TIME: 1771466258.368403
[02/18 17:57:38     22s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:38     22s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:38     22s] All LLGs are deleted
[02/18 17:57:38     22s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:38     22s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:38     22s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1850.2M, EPOCH TIME: 1771466258.369591
[02/18 17:57:38     22s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1850.2M, EPOCH TIME: 1771466258.369890
[02/18 17:57:38     22s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.002, REAL:0.002, MEM:1806.2M, EPOCH TIME: 1771466258.370787
[02/18 17:57:38     22s] *** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:22.7/0:00:24.9 (0.9), mem = 1806.2M
[02/18 17:57:38     22s] VSMManager cleared!
[02/18 17:57:38     22s] *** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:22.7/0:00:24.9 (0.9), mem = 1806.2M
[02/18 17:57:38     22s] 
[02/18 17:57:38     22s] =============================================================================================
[02/18 17:57:38     22s]  Step TAT Report : GlobalPlace #1 / place_opt_design #1                         21.39-s058_1
[02/18 17:57:38     22s] =============================================================================================
[02/18 17:57:38     22s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/18 17:57:38     22s] ---------------------------------------------------------------------------------------------
[02/18 17:57:38     22s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/18 17:57:38     22s] ---------------------------------------------------------------------------------------------
[02/18 17:57:38     22s]  GlobalPlace #1 TOTAL               0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/18 17:57:38     22s] ---------------------------------------------------------------------------------------------
[02/18 17:57:38     22s] 
[02/18 17:57:38     22s] Enable CTE adjustment.
[02/18 17:57:38     22s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1521.3M, totSessionCpu=0:00:23 **
[02/18 17:57:38     22s] Info: 1 threads available for lower-level modules during optimization.
[02/18 17:57:38     22s] GigaOpt running with 1 threads.
[02/18 17:57:38     22s] *** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:22.7/0:00:24.9 (0.9), mem = 1806.2M
[02/18 17:57:38     22s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[02/18 17:57:38     22s] OPERPROF: Starting DPlace-Init at level 1, MEM:1806.2M, EPOCH TIME: 1771466258.389524
[02/18 17:57:38     22s] Processing tracks to init pin-track alignment.
[02/18 17:57:38     22s] z: 2, totalTracks: 1
[02/18 17:57:38     22s] z: 4, totalTracks: 1
[02/18 17:57:38     22s] z: 6, totalTracks: 1
[02/18 17:57:38     22s] z: 8, totalTracks: 1
[02/18 17:57:38     22s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/18 17:57:38     22s] All LLGs are deleted
[02/18 17:57:38     22s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:38     22s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:38     22s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1806.2M, EPOCH TIME: 1771466258.390554
[02/18 17:57:38     22s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1806.2M, EPOCH TIME: 1771466258.390850
[02/18 17:57:38     22s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1806.2M, EPOCH TIME: 1771466258.391157
[02/18 17:57:38     22s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:38     22s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:38     22s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1806.2M, EPOCH TIME: 1771466258.391482
[02/18 17:57:38     22s] Max number of tech site patterns supported in site array is 256.
[02/18 17:57:38     22s] Core basic site is NCSU_FreePDK_45nm
[02/18 17:57:38     22s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1806.2M, EPOCH TIME: 1771466258.394149
[02/18 17:57:38     22s] After signature check, allow fast init is true, keep pre-filter is true.
[02/18 17:57:38     22s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/18 17:57:38     22s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:1806.2M, EPOCH TIME: 1771466258.394645
[02/18 17:57:38     22s] Fast DP-INIT is on for default
[02/18 17:57:38     22s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/18 17:57:38     22s] Atter site array init, number of instance map data is 0.
[02/18 17:57:38     22s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.003, REAL:0.005, MEM:1806.2M, EPOCH TIME: 1771466258.396014
[02/18 17:57:38     22s] 
[02/18 17:57:38     22s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/18 17:57:38     22s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/18 17:57:38     22s] OPERPROF:     Starting CMU at level 3, MEM:1806.2M, EPOCH TIME: 1771466258.396715
[02/18 17:57:38     22s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1806.2M, EPOCH TIME: 1771466258.397036
[02/18 17:57:38     22s] 
[02/18 17:57:38     22s] Bad Lib Cell Checking (CMU) is done! (0)
[02/18 17:57:38     22s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.003, REAL:0.006, MEM:1806.2M, EPOCH TIME: 1771466258.397322
[02/18 17:57:38     22s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1806.2M, EPOCH TIME: 1771466258.397533
[02/18 17:57:38     22s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:1806.2M, EPOCH TIME: 1771466258.398071
[02/18 17:57:38     22s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1806.2MB).
[02/18 17:57:38     22s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.005, REAL:0.009, MEM:1806.2M, EPOCH TIME: 1771466258.398539
[02/18 17:57:38     22s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1806.2M, EPOCH TIME: 1771466258.398802
[02/18 17:57:38     22s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:38     22s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:38     22s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:38     22s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:38     22s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:1806.2M, EPOCH TIME: 1771466258.400106
[02/18 17:57:38     22s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/18 17:57:38     22s] 
[02/18 17:57:38     22s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/18 17:57:38     22s] Summary for sequential cells identification: 
[02/18 17:57:38     22s]   Identified SBFF number: 16
[02/18 17:57:38     22s]   Identified MBFF number: 0
[02/18 17:57:38     22s]   Identified SB Latch number: 0
[02/18 17:57:38     22s]   Identified MB Latch number: 0
[02/18 17:57:38     22s]   Not identified SBFF number: 0
[02/18 17:57:38     22s]   Not identified MBFF number: 0
[02/18 17:57:38     22s]   Not identified SB Latch number: 0
[02/18 17:57:38     22s]   Not identified MB Latch number: 0
[02/18 17:57:38     22s]   Number of sequential cells which are not FFs: 13
[02/18 17:57:38     22s]  Visiting view : _default_view_
[02/18 17:57:38     22s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[02/18 17:57:38     22s]    : PowerDomain = none : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = -1
[02/18 17:57:38     22s]  Visiting view : _default_view_
[02/18 17:57:38     22s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[02/18 17:57:38     22s]    : PowerDomain = none : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = -1
[02/18 17:57:38     22s] TLC MultiMap info (StdDelay):
[02/18 17:57:38     22s]   : _default_delay_corner_ + default_library_set + 1 + no RcCorner := 10.9ps
[02/18 17:57:38     22s]   : _default_delay_corner_ + default_library_set + 1 + _default_rc_corner_ := 11.9ps
[02/18 17:57:38     22s]  Setting StdDelay to: 11.9ps
[02/18 17:57:38     22s] 
[02/18 17:57:38     22s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/18 17:57:38     22s] 
[02/18 17:57:38     22s] Creating Lib Analyzer ...
[02/18 17:57:38     22s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 BUF_X4 BUF_X2 BUF_X1 BUF_X8)
[02/18 17:57:38     22s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X4 INV_X2 INV_X1 INV_X8 INV_X16 INV_X32)
[02/18 17:57:38     22s] Total number of usable delay cells from Lib Analyzer: 2 ( BUF_X16 BUF_X32)
[02/18 17:57:38     22s] 
[02/18 17:57:38     22s] {RT _default_rc_corner_ 0 4 4 {3 0} 1}
[02/18 17:57:38     22s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:23.0 mem=1812.2M
[02/18 17:57:38     22s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:23.0 mem=1812.2M
[02/18 17:57:38     22s] Creating Lib Analyzer, finished. 
[02/18 17:57:38     23s] AAE DB initialization (MEM=1757.9 CPU=0:00:00.0 REAL=0:00:00.0) 
[02/18 17:57:38     23s] #optDebug: fT-S <1 2 3 1 0>
[02/18 17:57:38     23s] Setting timing_disable_library_data_to_data_checks to 'true'.
[02/18 17:57:38     23s] Setting timing_disable_user_data_to_data_checks to 'true'.
[02/18 17:57:38     23s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1487.5M, totSessionCpu=0:00:23 **
[02/18 17:57:38     23s] *** Changing analysis mode to setup ***
[02/18 17:57:38     23s] 
[02/18 17:57:38     23s] TimeStamp Deleting Cell Server Begin ...
[02/18 17:57:38     23s] Deleting Lib Analyzer.
[02/18 17:57:38     23s] 
[02/18 17:57:38     23s] TimeStamp Deleting Cell Server End ...
[02/18 17:57:38     23s] *** optDesign -preCTS ***
[02/18 17:57:38     23s] DRC Margin: user margin 0.0; extra margin 0.2
[02/18 17:57:38     23s] Setup Target Slack: user slack 0; extra slack 0.0
[02/18 17:57:38     23s] Hold Target Slack: user slack 0
[02/18 17:57:38     23s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/18 17:57:38     23s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[02/18 17:57:38     23s] Type 'man IMPOPT-3195' for more detail.
[02/18 17:57:38     23s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1750.9M, EPOCH TIME: 1771466258.708201
[02/18 17:57:38     23s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:38     23s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:38     23s] 
[02/18 17:57:38     23s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/18 17:57:38     23s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/18 17:57:38     23s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.003, MEM:1750.9M, EPOCH TIME: 1771466258.711223
[02/18 17:57:38     23s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:38     23s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:38     23s] Multi-VT timing optimization disabled based on library information.
[02/18 17:57:38     23s] 
[02/18 17:57:38     23s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/18 17:57:38     23s] Summary for sequential cells identification: 
[02/18 17:57:38     23s]   Identified SBFF number: 16
[02/18 17:57:38     23s]   Identified MBFF number: 0
[02/18 17:57:38     23s]   Identified SB Latch number: 0
[02/18 17:57:38     23s]   Identified MB Latch number: 0
[02/18 17:57:38     23s]   Not identified SBFF number: 0
[02/18 17:57:38     23s]   Not identified MBFF number: 0
[02/18 17:57:38     23s]   Not identified SB Latch number: 0
[02/18 17:57:38     23s]   Not identified MB Latch number: 0
[02/18 17:57:38     23s]   Number of sequential cells which are not FFs: 13
[02/18 17:57:38     23s]  Visiting view : _default_view_
[02/18 17:57:38     23s]    : PowerDomain = none : Weighted F : unweighted  = 14.10 (1.000) with rcCorner = 0
[02/18 17:57:38     23s]    : PowerDomain = none : Weighted F : unweighted  = 12.80 (1.000) with rcCorner = -1
[02/18 17:57:38     23s]  Visiting view : _default_view_
[02/18 17:57:38     23s]    : PowerDomain = none : Weighted F : unweighted  = 14.10 (1.000) with rcCorner = 0
[02/18 17:57:38     23s]    : PowerDomain = none : Weighted F : unweighted  = 12.80 (1.000) with rcCorner = -1
[02/18 17:57:38     23s] TLC MultiMap info (StdDelay):
[02/18 17:57:38     23s]   : _default_delay_corner_ + default_library_set + 1 + no RcCorner := 12.8ps
[02/18 17:57:38     23s]   : _default_delay_corner_ + default_library_set + 1 + _default_rc_corner_ := 14.1ps
[02/18 17:57:38     23s]  Setting StdDelay to: 14.1ps
[02/18 17:57:38     23s] 
[02/18 17:57:38     23s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/18 17:57:38     23s] 
[02/18 17:57:38     23s] TimeStamp Deleting Cell Server Begin ...
[02/18 17:57:38     23s] 
[02/18 17:57:38     23s] TimeStamp Deleting Cell Server End ...
[02/18 17:57:38     23s] 
[02/18 17:57:38     23s] Creating Lib Analyzer ...
[02/18 17:57:38     23s] 
[02/18 17:57:38     23s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/18 17:57:38     23s] Summary for sequential cells identification: 
[02/18 17:57:38     23s]   Identified SBFF number: 16
[02/18 17:57:38     23s]   Identified MBFF number: 0
[02/18 17:57:38     23s]   Identified SB Latch number: 0
[02/18 17:57:38     23s]   Identified MB Latch number: 0
[02/18 17:57:38     23s]   Not identified SBFF number: 0
[02/18 17:57:38     23s]   Not identified MBFF number: 0
[02/18 17:57:38     23s]   Not identified SB Latch number: 0
[02/18 17:57:38     23s]   Not identified MB Latch number: 0
[02/18 17:57:38     23s]   Number of sequential cells which are not FFs: 13
[02/18 17:57:38     23s]  Visiting view : _default_view_
[02/18 17:57:38     23s]    : PowerDomain = none : Weighted F : unweighted  = 14.10 (1.000) with rcCorner = 0
[02/18 17:57:38     23s]    : PowerDomain = none : Weighted F : unweighted  = 12.80 (1.000) with rcCorner = -1
[02/18 17:57:38     23s]  Visiting view : _default_view_
[02/18 17:57:38     23s]    : PowerDomain = none : Weighted F : unweighted  = 14.10 (1.000) with rcCorner = 0
[02/18 17:57:38     23s]    : PowerDomain = none : Weighted F : unweighted  = 12.80 (1.000) with rcCorner = -1
[02/18 17:57:38     23s] TLC MultiMap info (StdDelay):
[02/18 17:57:38     23s]   : _default_delay_corner_ + default_library_set + 1 + no RcCorner := 12.8ps
[02/18 17:57:38     23s]   : _default_delay_corner_ + default_library_set + 1 + _default_rc_corner_ := 14.1ps
[02/18 17:57:38     23s]  Setting StdDelay to: 14.1ps
[02/18 17:57:38     23s] 
[02/18 17:57:38     23s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/18 17:57:38     23s] Total number of usable buffers from Lib Analyzer: 5 ( CLKBUF_X3 CLKBUF_X2 BUF_X4 BUF_X2 BUF_X8)
[02/18 17:57:38     23s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X4 INV_X2 INV_X1 INV_X8 INV_X16 INV_X32)
[02/18 17:57:38     23s] Total number of usable delay cells from Lib Analyzer: 2 ( BUF_X16 BUF_X32)
[02/18 17:57:38     23s] 
[02/18 17:57:38     23s] {RT _default_rc_corner_ 0 4 4 {3 0} 1}
[02/18 17:57:38     23s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:23.3 mem=1750.9M
[02/18 17:57:38     23s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:23.3 mem=1750.9M
[02/18 17:57:38     23s] Creating Lib Analyzer, finished. 
[02/18 17:57:38     23s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1750.9M, EPOCH TIME: 1771466258.924120
[02/18 17:57:38     23s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:38     23s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:38     23s] All LLGs are deleted
[02/18 17:57:38     23s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:38     23s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:38     23s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1750.9M, EPOCH TIME: 1771466258.924225
[02/18 17:57:38     23s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1750.9M, EPOCH TIME: 1771466258.924609
[02/18 17:57:38     23s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1750.9M, EPOCH TIME: 1771466258.925017
[02/18 17:57:38     23s] {MMLU 0 0 330}
[02/18 17:57:38     23s] ### Creating LA Mngr. totSessionCpu=0:00:23.3 mem=1750.9M
[02/18 17:57:38     23s] ### Creating LA Mngr, finished. totSessionCpu=0:00:23.3 mem=1750.9M
[02/18 17:57:38     23s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1750.90 MB )
[02/18 17:57:38     23s] (I)      ==================== Layers =====================
[02/18 17:57:38     23s] (I)      +-----+----+---------+---------+--------+-------+
[02/18 17:57:38     23s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[02/18 17:57:38     23s] (I)      +-----+----+---------+---------+--------+-------+
[02/18 17:57:38     23s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[02/18 17:57:38     23s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[02/18 17:57:38     23s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[02/18 17:57:38     23s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[02/18 17:57:38     23s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[02/18 17:57:38     23s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[02/18 17:57:38     23s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[02/18 17:57:38     23s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[02/18 17:57:38     23s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[02/18 17:57:38     23s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[02/18 17:57:38     23s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[02/18 17:57:38     23s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[02/18 17:57:38     23s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[02/18 17:57:38     23s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[02/18 17:57:38     23s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[02/18 17:57:38     23s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[02/18 17:57:38     23s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[02/18 17:57:38     23s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[02/18 17:57:38     23s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[02/18 17:57:38     23s] (I)      +-----+----+---------+---------+--------+-------+
[02/18 17:57:38     23s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[02/18 17:57:38     23s] (I)      +-----+----+---------+---------+--------+-------+
[02/18 17:57:38     23s] (I)      Started Import and model ( Curr Mem: 1750.90 MB )
[02/18 17:57:38     23s] (I)      Default pattern map key = s1494_bench_default.
[02/18 17:57:38     23s] (I)      Number of ignored instance 0
[02/18 17:57:38     23s] (I)      Number of inbound cells 0
[02/18 17:57:38     23s] (I)      Number of opened ILM blockages 0
[02/18 17:57:38     23s] (I)      Number of instances temporarily fixed by detailed placement 0
[02/18 17:57:38     23s] (I)      numMoveCells=314, numMacros=0  numPads=29  numMultiRowHeightInsts=0
[02/18 17:57:38     23s] (I)      cell height: 2800, count: 314
[02/18 17:57:38     23s] (I)      Number of nets = 330 ( 0 ignored )
[02/18 17:57:38     23s] (I)      Read rows... (mem=1750.9M)
[02/18 17:57:38     23s] (I)      Done Read rows (cpu=0.000s, mem=1750.9M)
[02/18 17:57:38     23s] (I)      Identified Clock instances: Flop 6, Clock buffer/inverter 0, Gate 0, Logic 0
[02/18 17:57:38     23s] (I)      Read module constraints... (mem=1750.9M)
[02/18 17:57:38     23s] (I)      Done Read module constraints (cpu=0.000s, mem=1750.9M)
[02/18 17:57:38     23s] (I)      == Non-default Options ==
[02/18 17:57:38     23s] (I)      Maximum routing layer                              : 4
[02/18 17:57:38     23s] (I)      Buffering-aware routing                            : true
[02/18 17:57:38     23s] (I)      Spread congestion away from blockages              : true
[02/18 17:57:38     23s] (I)      Number of threads                                  : 1
[02/18 17:57:38     23s] (I)      Overflow penalty cost                              : 10
[02/18 17:57:38     23s] (I)      Punch through distance                             : 612.849000
[02/18 17:57:38     23s] (I)      Source-to-sink ratio                               : 0.300000
[02/18 17:57:38     23s] (I)      Method to set GCell size                           : row
[02/18 17:57:38     23s] (I)      Counted 16 PG shapes. We will not process PG shapes layer by layer.
[02/18 17:57:38     23s] (I)      Use row-based GCell size
[02/18 17:57:38     23s] (I)      Use row-based GCell align
[02/18 17:57:38     23s] (I)      layer 0 area = 0
[02/18 17:57:38     23s] (I)      layer 1 area = 0
[02/18 17:57:38     23s] (I)      layer 2 area = 0
[02/18 17:57:38     23s] (I)      layer 3 area = 0
[02/18 17:57:38     23s] (I)      GCell unit size   : 2800
[02/18 17:57:38     23s] (I)      GCell multiplier  : 1
[02/18 17:57:38     23s] (I)      GCell row height  : 2800
[02/18 17:57:38     23s] (I)      Actual row height : 2800
[02/18 17:57:38     23s] (I)      GCell align ref   : 12160 12040
[02/18 17:57:38     23s] [NR-eGR] Track table information for default rule: 
[02/18 17:57:38     23s] [NR-eGR] metal1 has single uniform track structure
[02/18 17:57:38     23s] [NR-eGR] metal2 has single uniform track structure
[02/18 17:57:38     23s] [NR-eGR] metal3 has single uniform track structure
[02/18 17:57:38     23s] [NR-eGR] metal4 has single uniform track structure
[02/18 17:57:38     23s] [NR-eGR] metal5 has single uniform track structure
[02/18 17:57:38     23s] [NR-eGR] metal6 has single uniform track structure
[02/18 17:57:38     23s] [NR-eGR] metal7 has single uniform track structure
[02/18 17:57:38     23s] [NR-eGR] metal8 has single uniform track structure
[02/18 17:57:38     23s] [NR-eGR] metal9 has single uniform track structure
[02/18 17:57:38     23s] [NR-eGR] metal10 has single uniform track structure
[02/18 17:57:38     23s] (I)      ============== Default via ===============
[02/18 17:57:38     23s] (I)      +---+------------------+-----------------+
[02/18 17:57:38     23s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[02/18 17:57:38     23s] (I)      +---+------------------+-----------------+
[02/18 17:57:38     23s] (I)      | 1 |    9  via1_8     |    1  via1_0    |
[02/18 17:57:38     23s] (I)      | 2 |   18  via2_8     |   10  via2_0    |
[02/18 17:57:38     23s] (I)      | 3 |   21  via3_2     |   19  via3_0    |
[02/18 17:57:38     23s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[02/18 17:57:38     23s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[02/18 17:57:38     23s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[02/18 17:57:38     23s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[02/18 17:57:38     23s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[02/18 17:57:38     23s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[02/18 17:57:38     23s] (I)      +---+------------------+-----------------+
[02/18 17:57:38     23s] [NR-eGR] Read 12 PG shapes
[02/18 17:57:38     23s] [NR-eGR] Read 0 clock shapes
[02/18 17:57:38     23s] [NR-eGR] Read 0 other shapes
[02/18 17:57:38     23s] [NR-eGR] #Routing Blockages  : 0
[02/18 17:57:38     23s] [NR-eGR] #Instance Blockages : 0
[02/18 17:57:38     23s] [NR-eGR] #PG Blockages       : 12
[02/18 17:57:38     23s] [NR-eGR] #Halo Blockages     : 0
[02/18 17:57:38     23s] [NR-eGR] #Boundary Blockages : 0
[02/18 17:57:38     23s] [NR-eGR] #Clock Blockages    : 0
[02/18 17:57:38     23s] [NR-eGR] #Other Blockages    : 0
[02/18 17:57:38     23s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/18 17:57:38     23s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[02/18 17:57:38     23s] [NR-eGR] Read 330 nets ( ignored 0 )
[02/18 17:57:38     23s] (I)      early_global_route_priority property id does not exist.
[02/18 17:57:38     23s] (I)      Read Num Blocks=12  Num Prerouted Wires=0  Num CS=0
[02/18 17:57:38     23s] (I)      Layer 1 (V) : #blockages 12 : #preroutes 0
[02/18 17:57:38     23s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[02/18 17:57:38     23s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[02/18 17:57:38     23s] (I)      Number of ignored nets                =      0
[02/18 17:57:38     23s] (I)      Number of connected nets              =      0
[02/18 17:57:38     23s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[02/18 17:57:38     23s] (I)      Number of clock nets                  =      1.  Ignored: No
[02/18 17:57:38     23s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/18 17:57:38     23s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/18 17:57:38     23s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/18 17:57:38     23s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/18 17:57:38     23s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/18 17:57:38     23s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[02/18 17:57:38     23s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/18 17:57:38     23s] (I)      Constructing bin map
[02/18 17:57:38     23s] (I)      Initialize bin information with width=5600 height=5600
[02/18 17:57:38     23s] (I)      Done constructing bin map
[02/18 17:57:38     23s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[02/18 17:57:38     23s] (I)      Ndr track 0 does not exist
[02/18 17:57:38     23s] (I)      ---------------------Grid Graph Info--------------------
[02/18 17:57:38     23s] (I)      Routing area        : (0, 0) - (62700, 60480)
[02/18 17:57:38     23s] (I)      Core area           : (12160, 12040) - (50540, 48440)
[02/18 17:57:38     23s] (I)      Site width          :   380  (dbu)
[02/18 17:57:38     23s] (I)      Row height          :  2800  (dbu)
[02/18 17:57:38     23s] (I)      GCell row height    :  2800  (dbu)
[02/18 17:57:38     23s] (I)      GCell width         :  2800  (dbu)
[02/18 17:57:38     23s] (I)      GCell height        :  2800  (dbu)
[02/18 17:57:38     23s] (I)      Grid                :    23    22     4
[02/18 17:57:38     23s] (I)      Layer numbers       :     1     2     3     4
[02/18 17:57:38     23s] (I)      Vertical capacity   :     0  2800     0  2800
[02/18 17:57:38     23s] (I)      Horizontal capacity :     0     0  2800     0
[02/18 17:57:38     23s] (I)      Default wire width  :   140   140   140   280
[02/18 17:57:38     23s] (I)      Default wire space  :   130   140   140   280
[02/18 17:57:38     23s] (I)      Default wire pitch  :   270   280   280   560
[02/18 17:57:38     23s] (I)      Default pitch size  :   270   380   280   560
[02/18 17:57:38     23s] (I)      First track coord   :   140   190   140   590
[02/18 17:57:38     23s] (I)      Num tracks per GCell: 10.37  7.37 10.00  5.00
[02/18 17:57:38     23s] (I)      Total num of tracks :   216   165   216   111
[02/18 17:57:38     23s] (I)      Num of masks        :     1     1     1     1
[02/18 17:57:38     23s] (I)      Num of trim masks   :     0     0     0     0
[02/18 17:57:38     23s] (I)      --------------------------------------------------------
[02/18 17:57:38     23s] 
[02/18 17:57:38     23s] [NR-eGR] ============ Routing rule table ============
[02/18 17:57:38     23s] [NR-eGR] Rule id: 0  Nets: 330
[02/18 17:57:38     23s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[02/18 17:57:38     23s] (I)                    Layer    2    3    4 
[02/18 17:57:38     23s] (I)                    Pitch  380  280  560 
[02/18 17:57:38     23s] (I)             #Used tracks    1    1    1 
[02/18 17:57:38     23s] (I)       #Fully used tracks    1    1    1 
[02/18 17:57:38     23s] [NR-eGR] ========================================
[02/18 17:57:38     23s] [NR-eGR] 
[02/18 17:57:38     23s] (I)      =============== Blocked Tracks ===============
[02/18 17:57:38     23s] (I)      +-------+---------+----------+---------------+
[02/18 17:57:38     23s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/18 17:57:38     23s] (I)      +-------+---------+----------+---------------+
[02/18 17:57:38     23s] (I)      |     1 |       0 |        0 |         0.00% |
[02/18 17:57:38     23s] (I)      |     2 |    3630 |      608 |        16.75% |
[02/18 17:57:38     23s] (I)      |     3 |    4968 |        0 |         0.00% |
[02/18 17:57:38     23s] (I)      |     4 |    2442 |        0 |         0.00% |
[02/18 17:57:38     23s] (I)      +-------+---------+----------+---------------+
[02/18 17:57:38     23s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1750.90 MB )
[02/18 17:57:38     23s] (I)      Reset routing kernel
[02/18 17:57:38     23s] (I)      Started Global Routing ( Curr Mem: 1750.90 MB )
[02/18 17:57:38     23s] (I)      totalPins=1197  totalGlobalPin=1109 (92.65%)
[02/18 17:57:38     23s] (I)      total 2D Cap : 10444 = (4968 H, 5476 V)
[02/18 17:57:38     23s] (I)      #blocked areas for congestion spreading : 0
[02/18 17:57:38     23s] [NR-eGR] Layer group 1: route 330 net(s) in layer range [2, 4]
[02/18 17:57:38     23s] (I)      
[02/18 17:57:38     23s] (I)      ============  Phase 1a Route ============
[02/18 17:57:38     23s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[02/18 17:57:38     23s] (I)      Usage: 2050 = (1069 H, 981 V) = (21.52% H, 17.91% V) = (1.497e+03um H, 1.373e+03um V)
[02/18 17:57:38     23s] (I)      
[02/18 17:57:38     23s] (I)      ============  Phase 1b Route ============
[02/18 17:57:38     23s] (I)      Usage: 2055 = (1073 H, 982 V) = (21.60% H, 17.93% V) = (1.502e+03um H, 1.375e+03um V)
[02/18 17:57:38     23s] (I)      Overflow of layer group 1: 0.21% H + 2.05% V. EstWL: 2.877000e+03um
[02/18 17:57:38     23s] (I)      Congestion metric : 0.21%H 2.05%V, 2.26%HV
[02/18 17:57:38     23s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/18 17:57:38     23s] (I)      
[02/18 17:57:38     23s] (I)      ============  Phase 1c Route ============
[02/18 17:57:38     23s] (I)      Level2 Grid: 5 x 5
[02/18 17:57:38     23s] (I)      Usage: 2055 = (1073 H, 982 V) = (21.60% H, 17.93% V) = (1.502e+03um H, 1.375e+03um V)
[02/18 17:57:38     23s] (I)      
[02/18 17:57:38     23s] (I)      ============  Phase 1d Route ============
[02/18 17:57:38     23s] (I)      Usage: 2059 = (1078 H, 981 V) = (21.70% H, 17.91% V) = (1.509e+03um H, 1.373e+03um V)
[02/18 17:57:38     23s] (I)      
[02/18 17:57:38     23s] (I)      ============  Phase 1e Route ============
[02/18 17:57:38     23s] (I)      Usage: 2059 = (1078 H, 981 V) = (21.70% H, 17.91% V) = (1.509e+03um H, 1.373e+03um V)
[02/18 17:57:38     23s] [NR-eGR] Early Global Route overflow of layer group 1: 0.82% H + 1.99% V. EstWL: 2.882600e+03um
[02/18 17:57:38     23s] (I)      
[02/18 17:57:38     23s] (I)      ============  Phase 1l Route ============
[02/18 17:57:38     23s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[02/18 17:57:38     23s] (I)      Layer  2:       2885      1044        28         354        3205    ( 9.94%) 
[02/18 17:57:38     23s] (I)      Layer  3:       4752      1218        12           0        4840    ( 0.00%) 
[02/18 17:57:38     23s] (I)      Layer  4:       2331       507         9         105        2310    ( 4.35%) 
[02/18 17:57:38     23s] (I)      Total:          9968      2769        49         458       10355    ( 4.24%) 
[02/18 17:57:38     23s] (I)      
[02/18 17:57:38     23s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/18 17:57:38     23s] [NR-eGR]                        OverCon           OverCon            
[02/18 17:57:38     23s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[02/18 17:57:38     23s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[02/18 17:57:38     23s] [NR-eGR] ---------------------------------------------------------------
[02/18 17:57:38     23s] [NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/18 17:57:38     23s] [NR-eGR]  metal2 ( 2)        21( 4.82%)         1( 0.23%)   ( 5.05%) 
[02/18 17:57:38     23s] [NR-eGR]  metal3 ( 3)         9( 1.86%)         0( 0.00%)   ( 1.86%) 
[02/18 17:57:38     23s] [NR-eGR]  metal4 ( 4)         8( 1.73%)         0( 0.00%)   ( 1.73%) 
[02/18 17:57:38     23s] [NR-eGR] ---------------------------------------------------------------
[02/18 17:57:38     23s] [NR-eGR]        Total        38( 2.75%)         1( 0.07%)   ( 2.82%) 
[02/18 17:57:38     23s] [NR-eGR] 
[02/18 17:57:38     23s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1750.90 MB )
[02/18 17:57:38     23s] (I)      total 2D Cap : 10458 = (4968 H, 5490 V)
[02/18 17:57:38     23s] [NR-eGR] Overflow after Early Global Route 1.78% H + 0.81% V
[02/18 17:57:38     23s] (I)      ============= Track Assignment ============
[02/18 17:57:38     23s] (I)      Started Track Assignment (1T) ( Curr Mem: 1750.90 MB )
[02/18 17:57:38     23s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[02/18 17:57:38     23s] (I)      Run Multi-thread track assignment
[02/18 17:57:38     23s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1750.90 MB )
[02/18 17:57:38     23s] (I)      Started Export ( Curr Mem: 1750.90 MB )
[02/18 17:57:39     23s] [NR-eGR]                  Length (um)  Vias 
[02/18 17:57:39     23s] [NR-eGR] -----------------------------------
[02/18 17:57:39     23s] [NR-eGR]  metal1   (1H)             0  1168 
[02/18 17:57:39     23s] [NR-eGR]  metal2   (2V)           985  1511 
[02/18 17:57:39     23s] [NR-eGR]  metal3   (3H)          1590   479 
[02/18 17:57:39     23s] [NR-eGR]  metal4   (4V)           707     0 
[02/18 17:57:39     23s] [NR-eGR]  metal5   (5H)             0     0 
[02/18 17:57:39     23s] [NR-eGR]  metal6   (6V)             0     0 
[02/18 17:57:39     23s] [NR-eGR]  metal7   (7H)             0     0 
[02/18 17:57:39     23s] [NR-eGR]  metal8   (8V)             0     0 
[02/18 17:57:39     23s] [NR-eGR]  metal9   (9H)             0     0 
[02/18 17:57:39     23s] [NR-eGR]  metal10  (10V)            0     0 
[02/18 17:57:39     23s] [NR-eGR] -----------------------------------
[02/18 17:57:39     23s] [NR-eGR]           Total         3283  3158 
[02/18 17:57:39     23s] [NR-eGR] --------------------------------------------------------------------------
[02/18 17:57:39     23s] [NR-eGR] Total half perimeter of net bounding box: 2494um
[02/18 17:57:39     23s] [NR-eGR] Total length: 3283um, number of vias: 3158
[02/18 17:57:39     23s] [NR-eGR] --------------------------------------------------------------------------
[02/18 17:57:39     23s] [NR-eGR] Total eGR-routed clock nets wire length: 16um, number of vias: 14
[02/18 17:57:39     23s] [NR-eGR] --------------------------------------------------------------------------
[02/18 17:57:39     23s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1750.90 MB )
[02/18 17:57:39     23s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.08 sec, Curr Mem: 1750.90 MB )
[02/18 17:57:39     23s] (I)      ========================================= Runtime Summary ==========================================
[02/18 17:57:39     23s] (I)       Step                                                     %     Start    Finish      Real       CPU 
[02/18 17:57:39     23s] (I)      ----------------------------------------------------------------------------------------------------
[02/18 17:57:39     23s] (I)       Early Global Route kernel                          100.00%  1.53 sec  1.60 sec  0.08 sec  0.04 sec 
[02/18 17:57:39     23s] (I)       +-Import and model                                  24.72%  1.55 sec  1.57 sec  0.02 sec  0.01 sec 
[02/18 17:57:39     23s] (I)       | +-Create place DB                                  4.33%  1.55 sec  1.55 sec  0.00 sec  0.00 sec 
[02/18 17:57:39     23s] (I)       | | +-Import place data                              4.23%  1.55 sec  1.55 sec  0.00 sec  0.00 sec 
[02/18 17:57:39     23s] (I)       | | | +-Read instances and placement                 1.37%  1.55 sec  1.55 sec  0.00 sec  0.00 sec 
[02/18 17:57:39     23s] (I)       | | | +-Read nets                                    0.79%  1.55 sec  1.55 sec  0.00 sec  0.00 sec 
[02/18 17:57:39     23s] (I)       | +-Create route DB                                 14.27%  1.55 sec  1.56 sec  0.01 sec  0.00 sec 
[02/18 17:57:39     23s] (I)       | | +-Import route data (1T)                        13.02%  1.55 sec  1.56 sec  0.01 sec  0.00 sec 
[02/18 17:57:39     23s] (I)       | | | +-Read blockages ( Layer 2-4 )                 2.43%  1.56 sec  1.56 sec  0.00 sec  0.00 sec 
[02/18 17:57:39     23s] (I)       | | | | +-Read routing blockages                     0.00%  1.56 sec  1.56 sec  0.00 sec  0.00 sec 
[02/18 17:57:39     23s] (I)       | | | | +-Read instance blockages                    0.15%  1.56 sec  1.56 sec  0.00 sec  0.00 sec 
[02/18 17:57:39     23s] (I)       | | | | +-Read PG blockages                          0.07%  1.56 sec  1.56 sec  0.00 sec  0.00 sec 
[02/18 17:57:39     23s] (I)       | | | | +-Read clock blockages                       0.26%  1.56 sec  1.56 sec  0.00 sec  0.00 sec 
[02/18 17:57:39     23s] (I)       | | | | +-Read other blockages                       0.25%  1.56 sec  1.56 sec  0.00 sec  0.00 sec 
[02/18 17:57:39     23s] (I)       | | | | +-Read halo blockages                        0.01%  1.56 sec  1.56 sec  0.00 sec  0.00 sec 
[02/18 17:57:39     23s] (I)       | | | | +-Read boundary cut boxes                    0.00%  1.56 sec  1.56 sec  0.00 sec  0.00 sec 
[02/18 17:57:39     23s] (I)       | | | +-Read blackboxes                              0.25%  1.56 sec  1.56 sec  0.00 sec  0.00 sec 
[02/18 17:57:39     23s] (I)       | | | +-Read prerouted                               0.39%  1.56 sec  1.56 sec  0.00 sec  0.00 sec 
[02/18 17:57:39     23s] (I)       | | | +-Read unlegalized nets                        0.04%  1.56 sec  1.56 sec  0.00 sec  0.00 sec 
[02/18 17:57:39     23s] (I)       | | | +-Read nets                                    0.26%  1.56 sec  1.56 sec  0.00 sec  0.00 sec 
[02/18 17:57:39     23s] (I)       | | | +-Set up via pillars                           0.01%  1.56 sec  1.56 sec  0.00 sec  0.00 sec 
[02/18 17:57:39     23s] (I)       | | | +-Initialize 3D grid graph                     0.01%  1.56 sec  1.56 sec  0.00 sec  0.00 sec 
[02/18 17:57:39     23s] (I)       | | | +-Model blockage capacity                      1.96%  1.56 sec  1.56 sec  0.00 sec  0.00 sec 
[02/18 17:57:39     23s] (I)       | | | | +-Initialize 3D capacity                     1.83%  1.56 sec  1.56 sec  0.00 sec  0.00 sec 
[02/18 17:57:39     23s] (I)       | +-Read aux data                                    0.70%  1.56 sec  1.56 sec  0.00 sec  0.00 sec 
[02/18 17:57:39     23s] (I)       | +-Others data preparation                          0.32%  1.56 sec  1.56 sec  0.00 sec  0.00 sec 
[02/18 17:57:39     23s] (I)       | +-Create route kernel                              4.41%  1.56 sec  1.57 sec  0.00 sec  0.00 sec 
[02/18 17:57:39     23s] (I)       +-Global Routing                                    29.59%  1.57 sec  1.59 sec  0.02 sec  0.02 sec 
[02/18 17:57:39     23s] (I)       | +-Initialization                                   0.41%  1.57 sec  1.57 sec  0.00 sec  0.00 sec 
[02/18 17:57:39     23s] (I)       | +-Net group 1                                     24.31%  1.57 sec  1.59 sec  0.02 sec  0.02 sec 
[02/18 17:57:39     23s] (I)       | | +-Generate topology                              0.74%  1.57 sec  1.57 sec  0.00 sec  0.00 sec 
[02/18 17:57:39     23s] (I)       | | +-Phase 1a                                       1.98%  1.57 sec  1.57 sec  0.00 sec  0.00 sec 
[02/18 17:57:39     23s] (I)       | | | +-Pattern routing (1T)                         1.44%  1.57 sec  1.57 sec  0.00 sec  0.00 sec 
[02/18 17:57:39     23s] (I)       | | | +-Pattern Routing Avoiding Blockages           0.11%  1.57 sec  1.57 sec  0.00 sec  0.00 sec 
[02/18 17:57:39     23s] (I)       | | | +-Add via demand to 2D                         0.10%  1.57 sec  1.57 sec  0.00 sec  0.00 sec 
[02/18 17:57:39     23s] (I)       | | +-Phase 1b                                       1.47%  1.57 sec  1.57 sec  0.00 sec  0.00 sec 
[02/18 17:57:39     23s] (I)       | | | +-Monotonic routing (1T)                       0.99%  1.57 sec  1.57 sec  0.00 sec  0.00 sec 
[02/18 17:57:39     23s] (I)       | | +-Phase 1c                                       0.91%  1.57 sec  1.57 sec  0.00 sec  0.00 sec 
[02/18 17:57:39     23s] (I)       | | | +-Two level Routing                            0.77%  1.57 sec  1.57 sec  0.00 sec  0.00 sec 
[02/18 17:57:39     23s] (I)       | | | | +-Two Level Routing (Regular)                0.06%  1.57 sec  1.57 sec  0.00 sec  0.00 sec 
[02/18 17:57:39     23s] (I)       | | | | +-Two Level Routing (Strong)                 0.04%  1.57 sec  1.57 sec  0.00 sec  0.00 sec 
[02/18 17:57:39     23s] (I)       | | | | +-Two Level Routing ( Reach Aware Clean )    0.01%  1.57 sec  1.57 sec  0.00 sec  0.00 sec 
[02/18 17:57:39     23s] (I)       | | +-Phase 1d                                       2.34%  1.57 sec  1.57 sec  0.00 sec  0.00 sec 
[02/18 17:57:39     23s] (I)       | | | +-Detoured routing (1T)                        2.19%  1.57 sec  1.57 sec  0.00 sec  0.00 sec 
[02/18 17:57:39     23s] (I)       | | +-Phase 1e                                       0.88%  1.57 sec  1.57 sec  0.00 sec  0.00 sec 
[02/18 17:57:39     23s] (I)       | | | +-Route legalization                           0.28%  1.57 sec  1.57 sec  0.00 sec  0.00 sec 
[02/18 17:57:39     23s] (I)       | | | | +-Legalize Blockage Violations               0.10%  1.57 sec  1.57 sec  0.00 sec  0.00 sec 
[02/18 17:57:39     23s] (I)       | | | | +-Legalize Reach Aware Violations            0.01%  1.57 sec  1.57 sec  0.00 sec  0.00 sec 
[02/18 17:57:39     23s] (I)       | | +-Phase 1l                                      13.41%  1.57 sec  1.59 sec  0.01 sec  0.01 sec 
[02/18 17:57:39     23s] (I)       | | | +-Layer assignment (1T)                       13.25%  1.58 sec  1.59 sec  0.01 sec  0.01 sec 
[02/18 17:57:39     23s] (I)       | +-Clean cong LA                                    0.00%  1.59 sec  1.59 sec  0.00 sec  0.00 sec 
[02/18 17:57:39     23s] (I)       +-Export 3D cong map                                 0.38%  1.59 sec  1.59 sec  0.00 sec  0.00 sec 
[02/18 17:57:39     23s] (I)       | +-Export 2D cong map                               0.14%  1.59 sec  1.59 sec  0.00 sec  0.00 sec 
[02/18 17:57:39     23s] (I)       +-Extract Global 3D Wires                            0.10%  1.59 sec  1.59 sec  0.00 sec  0.00 sec 
[02/18 17:57:39     23s] (I)       +-Track Assignment (1T)                              7.55%  1.59 sec  1.60 sec  0.01 sec  0.01 sec 
[02/18 17:57:39     23s] (I)       | +-Initialization                                   0.05%  1.59 sec  1.59 sec  0.00 sec  0.00 sec 
[02/18 17:57:39     23s] (I)       | +-Track Assignment Kernel                          7.20%  1.59 sec  1.60 sec  0.01 sec  0.01 sec 
[02/18 17:57:39     23s] (I)       | +-Free Memory                                      0.00%  1.60 sec  1.60 sec  0.00 sec  0.00 sec 
[02/18 17:57:39     23s] (I)       +-Export                                            10.59%  1.60 sec  1.60 sec  0.01 sec  0.01 sec 
[02/18 17:57:39     23s] (I)       | +-Export DB wires                                  2.74%  1.60 sec  1.60 sec  0.00 sec  0.00 sec 
[02/18 17:57:39     23s] (I)       | | +-Export all nets                                2.05%  1.60 sec  1.60 sec  0.00 sec  0.00 sec 
[02/18 17:57:39     23s] (I)       | | +-Set wire vias                                  0.38%  1.60 sec  1.60 sec  0.00 sec  0.00 sec 
[02/18 17:57:39     23s] (I)       | +-Report wirelength                                6.06%  1.60 sec  1.60 sec  0.00 sec  0.00 sec 
[02/18 17:57:39     23s] (I)       | +-Update net boxes                                 1.02%  1.60 sec  1.60 sec  0.00 sec  0.00 sec 
[02/18 17:57:39     23s] (I)       | +-Update timing                                    0.00%  1.60 sec  1.60 sec  0.00 sec  0.00 sec 
[02/18 17:57:39     23s] (I)       +-Postprocess design                                 0.08%  1.60 sec  1.60 sec  0.00 sec  0.00 sec 
[02/18 17:57:39     23s] (I)      ========================== Summary by functions ==========================
[02/18 17:57:39     23s] (I)       Lv  Step                                           %      Real       CPU 
[02/18 17:57:39     23s] (I)      --------------------------------------------------------------------------
[02/18 17:57:39     23s] (I)        0  Early Global Route kernel                100.00%  0.08 sec  0.04 sec 
[02/18 17:57:39     23s] (I)        1  Global Routing                            29.59%  0.02 sec  0.02 sec 
[02/18 17:57:39     23s] (I)        1  Import and model                          24.72%  0.02 sec  0.01 sec 
[02/18 17:57:39     23s] (I)        1  Export                                    10.59%  0.01 sec  0.01 sec 
[02/18 17:57:39     23s] (I)        1  Track Assignment (1T)                      7.55%  0.01 sec  0.01 sec 
[02/18 17:57:39     23s] (I)        1  Export 3D cong map                         0.38%  0.00 sec  0.00 sec 
[02/18 17:57:39     23s] (I)        1  Extract Global 3D Wires                    0.10%  0.00 sec  0.00 sec 
[02/18 17:57:39     23s] (I)        1  Postprocess design                         0.08%  0.00 sec  0.00 sec 
[02/18 17:57:39     23s] (I)        2  Net group 1                               24.31%  0.02 sec  0.02 sec 
[02/18 17:57:39     23s] (I)        2  Create route DB                           14.27%  0.01 sec  0.00 sec 
[02/18 17:57:39     23s] (I)        2  Track Assignment Kernel                    7.20%  0.01 sec  0.01 sec 
[02/18 17:57:39     23s] (I)        2  Report wirelength                          6.06%  0.00 sec  0.00 sec 
[02/18 17:57:39     23s] (I)        2  Create route kernel                        4.41%  0.00 sec  0.00 sec 
[02/18 17:57:39     23s] (I)        2  Create place DB                            4.33%  0.00 sec  0.00 sec 
[02/18 17:57:39     23s] (I)        2  Export DB wires                            2.74%  0.00 sec  0.00 sec 
[02/18 17:57:39     23s] (I)        2  Update net boxes                           1.02%  0.00 sec  0.00 sec 
[02/18 17:57:39     23s] (I)        2  Read aux data                              0.70%  0.00 sec  0.00 sec 
[02/18 17:57:39     23s] (I)        2  Initialization                             0.45%  0.00 sec  0.00 sec 
[02/18 17:57:39     23s] (I)        2  Others data preparation                    0.32%  0.00 sec  0.00 sec 
[02/18 17:57:39     23s] (I)        2  Export 2D cong map                         0.14%  0.00 sec  0.00 sec 
[02/18 17:57:39     23s] (I)        2  Update timing                              0.00%  0.00 sec  0.00 sec 
[02/18 17:57:39     23s] (I)        2  Free Memory                                0.00%  0.00 sec  0.00 sec 
[02/18 17:57:39     23s] (I)        2  Clean cong LA                              0.00%  0.00 sec  0.00 sec 
[02/18 17:57:39     23s] (I)        3  Phase 1l                                  13.41%  0.01 sec  0.01 sec 
[02/18 17:57:39     23s] (I)        3  Import route data (1T)                    13.02%  0.01 sec  0.00 sec 
[02/18 17:57:39     23s] (I)        3  Import place data                          4.23%  0.00 sec  0.00 sec 
[02/18 17:57:39     23s] (I)        3  Phase 1d                                   2.34%  0.00 sec  0.00 sec 
[02/18 17:57:39     23s] (I)        3  Export all nets                            2.05%  0.00 sec  0.00 sec 
[02/18 17:57:39     23s] (I)        3  Phase 1a                                   1.98%  0.00 sec  0.00 sec 
[02/18 17:57:39     23s] (I)        3  Phase 1b                                   1.47%  0.00 sec  0.00 sec 
[02/18 17:57:39     23s] (I)        3  Phase 1c                                   0.91%  0.00 sec  0.00 sec 
[02/18 17:57:39     23s] (I)        3  Phase 1e                                   0.88%  0.00 sec  0.00 sec 
[02/18 17:57:39     23s] (I)        3  Generate topology                          0.74%  0.00 sec  0.00 sec 
[02/18 17:57:39     23s] (I)        3  Set wire vias                              0.38%  0.00 sec  0.00 sec 
[02/18 17:57:39     23s] (I)        4  Layer assignment (1T)                     13.25%  0.01 sec  0.01 sec 
[02/18 17:57:39     23s] (I)        4  Read blockages ( Layer 2-4 )               2.43%  0.00 sec  0.00 sec 
[02/18 17:57:39     23s] (I)        4  Detoured routing (1T)                      2.19%  0.00 sec  0.00 sec 
[02/18 17:57:39     23s] (I)        4  Model blockage capacity                    1.96%  0.00 sec  0.00 sec 
[02/18 17:57:39     23s] (I)        4  Pattern routing (1T)                       1.44%  0.00 sec  0.00 sec 
[02/18 17:57:39     23s] (I)        4  Read instances and placement               1.37%  0.00 sec  0.00 sec 
[02/18 17:57:39     23s] (I)        4  Read nets                                  1.05%  0.00 sec  0.00 sec 
[02/18 17:57:39     23s] (I)        4  Monotonic routing (1T)                     0.99%  0.00 sec  0.00 sec 
[02/18 17:57:39     23s] (I)        4  Two level Routing                          0.77%  0.00 sec  0.00 sec 
[02/18 17:57:39     23s] (I)        4  Read prerouted                             0.39%  0.00 sec  0.00 sec 
[02/18 17:57:39     23s] (I)        4  Route legalization                         0.28%  0.00 sec  0.00 sec 
[02/18 17:57:39     23s] (I)        4  Read blackboxes                            0.25%  0.00 sec  0.00 sec 
[02/18 17:57:39     23s] (I)        4  Pattern Routing Avoiding Blockages         0.11%  0.00 sec  0.00 sec 
[02/18 17:57:39     23s] (I)        4  Add via demand to 2D                       0.10%  0.00 sec  0.00 sec 
[02/18 17:57:39     23s] (I)        4  Read unlegalized nets                      0.04%  0.00 sec  0.00 sec 
[02/18 17:57:39     23s] (I)        4  Initialize 3D grid graph                   0.01%  0.00 sec  0.00 sec 
[02/18 17:57:39     23s] (I)        4  Set up via pillars                         0.01%  0.00 sec  0.00 sec 
[02/18 17:57:39     23s] (I)        5  Initialize 3D capacity                     1.83%  0.00 sec  0.00 sec 
[02/18 17:57:39     23s] (I)        5  Read clock blockages                       0.26%  0.00 sec  0.00 sec 
[02/18 17:57:39     23s] (I)        5  Read other blockages                       0.25%  0.00 sec  0.00 sec 
[02/18 17:57:39     23s] (I)        5  Read instance blockages                    0.15%  0.00 sec  0.00 sec 
[02/18 17:57:39     23s] (I)        5  Legalize Blockage Violations               0.10%  0.00 sec  0.00 sec 
[02/18 17:57:39     23s] (I)        5  Read PG blockages                          0.07%  0.00 sec  0.00 sec 
[02/18 17:57:39     23s] (I)        5  Two Level Routing (Regular)                0.06%  0.00 sec  0.00 sec 
[02/18 17:57:39     23s] (I)        5  Two Level Routing (Strong)                 0.04%  0.00 sec  0.00 sec 
[02/18 17:57:39     23s] (I)        5  Legalize Reach Aware Violations            0.01%  0.00 sec  0.00 sec 
[02/18 17:57:39     23s] (I)        5  Two Level Routing ( Reach Aware Clean )    0.01%  0.00 sec  0.00 sec 
[02/18 17:57:39     23s] (I)        5  Read halo blockages                        0.01%  0.00 sec  0.00 sec 
[02/18 17:57:39     23s] (I)        5  Read routing blockages                     0.00%  0.00 sec  0.00 sec 
[02/18 17:57:39     23s] (I)        5  Read boundary cut boxes                    0.00%  0.00 sec  0.00 sec 
[02/18 17:57:39     23s] Extraction called for design 's1494_bench' of instances=314 and nets=332 using extraction engine 'preRoute' .
[02/18 17:57:39     23s] PreRoute RC Extraction called for design s1494_bench.
[02/18 17:57:39     23s] RC Extraction called in multi-corner(1) mode.
[02/18 17:57:39     23s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[02/18 17:57:39     23s] Type 'man IMPEXT-6197' for more detail.
[02/18 17:57:39     23s] RCMode: PreRoute
[02/18 17:57:39     23s]       RC Corner Indexes            0   
[02/18 17:57:39     23s] Capacitance Scaling Factor   : 1.00000 
[02/18 17:57:39     23s] Resistance Scaling Factor    : 1.00000 
[02/18 17:57:39     23s] Clock Cap. Scaling Factor    : 1.00000 
[02/18 17:57:39     23s] Clock Res. Scaling Factor    : 1.00000 
[02/18 17:57:39     23s] Shrink Factor                : 1.00000
[02/18 17:57:39     23s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/18 17:57:39     23s] 
[02/18 17:57:39     23s] Trim Metal Layers:
[02/18 17:57:39     23s] LayerId::1 widthSet size::1
[02/18 17:57:39     23s] LayerId::2 widthSet size::1
[02/18 17:57:39     23s] LayerId::3 widthSet size::1
[02/18 17:57:39     23s] LayerId::4 widthSet size::1
[02/18 17:57:39     23s] LayerId::5 widthSet size::1
[02/18 17:57:39     23s] LayerId::6 widthSet size::1
[02/18 17:57:39     23s] LayerId::7 widthSet size::1
[02/18 17:57:39     23s] LayerId::8 widthSet size::1
[02/18 17:57:39     23s] LayerId::9 widthSet size::1
[02/18 17:57:39     23s] LayerId::10 widthSet size::1
[02/18 17:57:39     23s] Updating RC grid for preRoute extraction ...
[02/18 17:57:39     23s] eee: pegSigSF::1.070000
[02/18 17:57:39     23s] Initializing multi-corner resistance tables ...
[02/18 17:57:39     23s] eee: l::1 avDens::0.016873 usedTrk::15.186000 availTrk::900.000000 sigTrk::15.186000
[02/18 17:57:39     23s] eee: l::2 avDens::0.123094 usedTrk::81.631073 availTrk::663.157895 sigTrk::81.631073
[02/18 17:57:39     23s] eee: l::3 avDens::0.170530 usedTrk::119.371251 availTrk::700.000000 sigTrk::119.371251
[02/18 17:57:39     23s] eee: l::4 avDens::0.146821 usedTrk::51.387322 availTrk::350.000000 sigTrk::51.387322
[02/18 17:57:39     23s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:57:39     23s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:57:39     23s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:57:39     23s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:57:39     23s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:57:39     23s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:57:39     23s] {RT _default_rc_corner_ 0 4 4 {3 0} 1}
[02/18 17:57:39     23s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.283300 uaWl=1.000000 uaWlH=0.215411 aWlH=0.000000 lMod=0 pMax=0.874100 pMod=80 wcR=0.223500 newSi=0.001600 wHLS=0.558750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[02/18 17:57:39     23s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1750.898M)
[02/18 17:57:39     23s] All LLGs are deleted
[02/18 17:57:39     23s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:39     23s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:39     23s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1750.9M, EPOCH TIME: 1771466259.074030
[02/18 17:57:39     23s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1750.9M, EPOCH TIME: 1771466259.074392
[02/18 17:57:39     23s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1750.9M, EPOCH TIME: 1771466259.074807
[02/18 17:57:39     23s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:39     23s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:39     23s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1750.9M, EPOCH TIME: 1771466259.075257
[02/18 17:57:39     23s] Max number of tech site patterns supported in site array is 256.
[02/18 17:57:39     23s] Core basic site is NCSU_FreePDK_45nm
[02/18 17:57:39     23s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1750.9M, EPOCH TIME: 1771466259.078094
[02/18 17:57:39     23s] After signature check, allow fast init is true, keep pre-filter is true.
[02/18 17:57:39     23s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/18 17:57:39     23s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1750.9M, EPOCH TIME: 1771466259.078577
[02/18 17:57:39     23s] Fast DP-INIT is on for default
[02/18 17:57:39     23s] Atter site array init, number of instance map data is 0.
[02/18 17:57:39     23s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.003, REAL:0.004, MEM:1750.9M, EPOCH TIME: 1771466259.079267
[02/18 17:57:39     23s] 
[02/18 17:57:39     23s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/18 17:57:39     23s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/18 17:57:39     23s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.005, MEM:1750.9M, EPOCH TIME: 1771466259.080036
[02/18 17:57:39     23s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:39     23s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:39     23s] Starting delay calculation for Setup views
[02/18 17:57:39     23s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/18 17:57:39     23s] #################################################################################
[02/18 17:57:39     23s] # Design Stage: PreRoute
[02/18 17:57:39     23s] # Design Name: s1494_bench
[02/18 17:57:39     23s] # Design Mode: 45nm
[02/18 17:57:39     23s] # Analysis Mode: MMMC OCV 
[02/18 17:57:39     23s] # Parasitics Mode: No SPEF/RCDB 
[02/18 17:57:39     23s] # Signoff Settings: SI Off 
[02/18 17:57:39     23s] #################################################################################
[02/18 17:57:39     23s] Calculate early delays in OCV mode...
[02/18 17:57:39     23s] Calculate late delays in OCV mode...
[02/18 17:57:39     23s] Topological Sorting (REAL = 0:00:00.0, MEM = 1756.4M, InitMEM = 1756.4M)
[02/18 17:57:39     23s] Start delay calculation (fullDC) (1 T). (MEM=1756.42)
[02/18 17:57:39     23s] Start AAE Lib Loading. (MEM=1776.15)
[02/18 17:57:39     23s] End AAE Lib Loading. (MEM=1795.23 CPU=0:00:00.0 Real=0:00:00.0)
[02/18 17:57:39     23s] End AAE Lib Interpolated Model. (MEM=1795.23 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/18 17:57:39     23s] Total number of fetched objects 330
[02/18 17:57:39     23s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/18 17:57:39     23s] End delay calculation. (MEM=1840.98 CPU=0:00:00.1 REAL=0:00:00.0)
[02/18 17:57:39     23s] End delay calculation (fullDC). (MEM=1840.98 CPU=0:00:00.2 REAL=0:00:00.0)
[02/18 17:57:39     23s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1841.0M) ***
[02/18 17:57:39     23s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:23.7 mem=1841.0M)
[02/18 17:57:39     23s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 _default_view_ 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.590  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   31    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:1857.0M, EPOCH TIME: 1771466259.433221
[02/18 17:57:39     23s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:39     23s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:39     23s] 
[02/18 17:57:39     23s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/18 17:57:39     23s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/18 17:57:39     23s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.003, MEM:1857.0M, EPOCH TIME: 1771466259.436250
[02/18 17:57:39     23s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:39     23s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:39     23s] Density: 98.172%
------------------------------------------------------------------

[02/18 17:57:39     23s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1539.5M, totSessionCpu=0:00:24 **
[02/18 17:57:39     23s] *** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.0/0:00:01.1 (0.9), totSession cpu/real = 0:00:23.7/0:00:26.0 (0.9), mem = 1814.0M
[02/18 17:57:39     23s] 
[02/18 17:57:39     23s] =============================================================================================
[02/18 17:57:39     23s]  Step TAT Report : InitOpt #1 / place_opt_design #1                             21.39-s058_1
[02/18 17:57:39     23s] =============================================================================================
[02/18 17:57:39     23s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/18 17:57:39     23s] ---------------------------------------------------------------------------------------------
[02/18 17:57:39     23s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/18 17:57:39     23s] [ OptSummaryReport       ]      1   0:00:00.0  (   1.7 % )     0:00:00.4 /  0:00:00.3    1.0
[02/18 17:57:39     23s] [ DrvReport              ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[02/18 17:57:39     23s] [ CellServerInit         ]      3   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.6
[02/18 17:57:39     23s] [ LibAnalyzerInit        ]      2   0:00:00.4  (  35.3 % )     0:00:00.4 /  0:00:00.4    1.0
[02/18 17:57:39     23s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/18 17:57:39     23s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/18 17:57:39     23s] [ EarlyGlobalRoute       ]      1   0:00:00.1  (  11.0 % )     0:00:00.1 /  0:00:00.1    0.4
[02/18 17:57:39     23s] [ ExtractRC              ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    1.3
[02/18 17:57:39     23s] [ TimingUpdate           ]      1   0:00:00.1  (  14.0 % )     0:00:00.3 /  0:00:00.3    1.0
[02/18 17:57:39     23s] [ FullDelayCalc          ]      1   0:00:00.2  (  18.0 % )     0:00:00.2 /  0:00:00.2    0.9
[02/18 17:57:39     23s] [ TimingReport           ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[02/18 17:57:39     23s] [ MISC                   ]          0:00:00.2  (  16.4 % )     0:00:00.2 /  0:00:00.1    0.8
[02/18 17:57:39     23s] ---------------------------------------------------------------------------------------------
[02/18 17:57:39     23s]  InitOpt #1 TOTAL                   0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:01.0    0.9
[02/18 17:57:39     23s] ---------------------------------------------------------------------------------------------
[02/18 17:57:39     23s] 
[02/18 17:57:39     23s] ** INFO : this run is activating medium effort placeOptDesign flow
[02/18 17:57:39     23s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/18 17:57:39     23s] ### Creating PhyDesignMc. totSessionCpu=0:00:23.7 mem=1814.0M
[02/18 17:57:39     23s] OPERPROF: Starting DPlace-Init at level 1, MEM:1814.0M, EPOCH TIME: 1771466259.442610
[02/18 17:57:39     23s] Processing tracks to init pin-track alignment.
[02/18 17:57:39     23s] z: 2, totalTracks: 1
[02/18 17:57:39     23s] z: 4, totalTracks: 1
[02/18 17:57:39     23s] z: 6, totalTracks: 1
[02/18 17:57:39     23s] z: 8, totalTracks: 1
[02/18 17:57:39     23s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/18 17:57:39     23s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1814.0M, EPOCH TIME: 1771466259.443908
[02/18 17:57:39     23s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:39     23s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:39     23s] 
[02/18 17:57:39     23s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/18 17:57:39     23s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/18 17:57:39     23s] OPERPROF:     Starting CMU at level 3, MEM:1814.0M, EPOCH TIME: 1771466259.446924
[02/18 17:57:39     23s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1814.0M, EPOCH TIME: 1771466259.447025
[02/18 17:57:39     23s] 
[02/18 17:57:39     23s] Bad Lib Cell Checking (CMU) is done! (0)
[02/18 17:57:39     23s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.003, REAL:0.004, MEM:1814.0M, EPOCH TIME: 1771466259.447578
[02/18 17:57:39     23s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1814.0M, EPOCH TIME: 1771466259.447857
[02/18 17:57:39     23s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1814.0M, EPOCH TIME: 1771466259.448142
[02/18 17:57:39     23s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1814.0MB).
[02/18 17:57:39     23s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.004, REAL:0.006, MEM:1814.0M, EPOCH TIME: 1771466259.448725
[02/18 17:57:39     23s] TotalInstCnt at PhyDesignMc Initialization: 314
[02/18 17:57:39     23s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:23.7 mem=1814.0M
[02/18 17:57:39     23s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1814.0M, EPOCH TIME: 1771466259.449943
[02/18 17:57:39     23s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:39     23s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:39     23s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:39     23s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:39     23s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:1814.0M, EPOCH TIME: 1771466259.451172
[02/18 17:57:39     23s] TotalInstCnt at PhyDesignMc Destruction: 314
[02/18 17:57:39     23s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/18 17:57:39     23s] ### Creating PhyDesignMc. totSessionCpu=0:00:23.7 mem=1814.0M
[02/18 17:57:39     23s] OPERPROF: Starting DPlace-Init at level 1, MEM:1814.0M, EPOCH TIME: 1771466259.455425
[02/18 17:57:39     23s] Processing tracks to init pin-track alignment.
[02/18 17:57:39     23s] z: 2, totalTracks: 1
[02/18 17:57:39     23s] z: 4, totalTracks: 1
[02/18 17:57:39     23s] z: 6, totalTracks: 1
[02/18 17:57:39     23s] z: 8, totalTracks: 1
[02/18 17:57:39     23s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/18 17:57:39     23s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1814.0M, EPOCH TIME: 1771466259.456909
[02/18 17:57:39     23s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:39     23s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:39     23s] 
[02/18 17:57:39     23s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/18 17:57:39     23s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/18 17:57:39     23s] OPERPROF:     Starting CMU at level 3, MEM:1814.0M, EPOCH TIME: 1771466259.459584
[02/18 17:57:39     23s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1814.0M, EPOCH TIME: 1771466259.459989
[02/18 17:57:39     23s] 
[02/18 17:57:39     23s] Bad Lib Cell Checking (CMU) is done! (0)
[02/18 17:57:39     23s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.003, REAL:0.003, MEM:1814.0M, EPOCH TIME: 1771466259.460387
[02/18 17:57:39     23s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1814.0M, EPOCH TIME: 1771466259.460691
[02/18 17:57:39     23s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1814.0M, EPOCH TIME: 1771466259.460970
[02/18 17:57:39     23s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1814.0MB).
[02/18 17:57:39     23s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.005, REAL:0.006, MEM:1814.0M, EPOCH TIME: 1771466259.461426
[02/18 17:57:39     23s] TotalInstCnt at PhyDesignMc Initialization: 314
[02/18 17:57:39     23s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:23.7 mem=1814.0M
[02/18 17:57:39     23s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1814.0M, EPOCH TIME: 1771466259.462443
[02/18 17:57:39     23s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:39     23s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:39     23s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:39     23s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:39     23s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:1814.0M, EPOCH TIME: 1771466259.463793
[02/18 17:57:39     23s] TotalInstCnt at PhyDesignMc Destruction: 314
[02/18 17:57:39     23s] *** Starting optimizing excluded clock nets MEM= 1814.0M) ***
[02/18 17:57:39     23s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1814.0M) ***
[02/18 17:57:39     23s] GigaOpt Checkpoint: Internal congRefineRouteType -preCTS -congThreshold 0.001 -rescheduleForCongestion  -aggressiveCongestionMode  -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence 
[02/18 17:57:39     23s] Begin: GigaOpt Route Type Constraints Refinement
[02/18 17:57:39     23s] *** CongRefineRouteType #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:23.7/0:00:26.0 (0.9), mem = 1814.0M
[02/18 17:57:39     23s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1716878.1
[02/18 17:57:39     23s] ### Creating RouteCongInterface, started
[02/18 17:57:39     23s] ### Creating TopoMgr, started
[02/18 17:57:39     23s] ### Creating TopoMgr, finished
[02/18 17:57:39     23s] #optDebug: Start CG creation (mem=1814.0M)
[02/18 17:57:39     23s]  ...initializing CG  maxDriveDist 304.759500 stdCellHgt 1.400000 defLenToSkip 9.800000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 30.475500 
[02/18 17:57:39     23s] (cpu=0:00:00.1, mem=1890.5M)
[02/18 17:57:39     23s]  ...processing cgPrt (cpu=0:00:00.1, mem=1890.5M)
[02/18 17:57:39     23s]  ...processing cgEgp (cpu=0:00:00.1, mem=1890.5M)
[02/18 17:57:39     23s]  ...processing cgPbk (cpu=0:00:00.1, mem=1890.5M)
[02/18 17:57:39     23s]  ...processing cgNrb(cpu=0:00:00.1, mem=1890.5M)
[02/18 17:57:39     23s]  ...processing cgObs (cpu=0:00:00.1, mem=1890.5M)
[02/18 17:57:39     23s]  ...processing cgCon (cpu=0:00:00.1, mem=1890.5M)
[02/18 17:57:39     23s]  ...processing cgPdm (cpu=0:00:00.1, mem=1890.5M)
[02/18 17:57:39     23s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=1890.5M)
[02/18 17:57:39     23s] 
[02/18 17:57:39     23s] #optDebug:  {2, 1.000, 0.8500} {3, 0.200, 0.6214} {4, 0.200, 0.6214} 
[02/18 17:57:39     23s] 
[02/18 17:57:39     23s] #optDebug: {0, 1.000}
[02/18 17:57:39     23s] ### Creating RouteCongInterface, finished
[02/18 17:57:39     23s] Updated routing constraints on 0 nets.
[02/18 17:57:39     23s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1716878.1
[02/18 17:57:39     23s] Bottom Preferred Layer:
[02/18 17:57:39     23s]     None
[02/18 17:57:39     23s] Via Pillar Rule:
[02/18 17:57:39     23s]     None
[02/18 17:57:39     23s] *** CongRefineRouteType #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:00:23.8/0:00:26.1 (0.9), mem = 1890.5M
[02/18 17:57:39     23s] 
[02/18 17:57:39     23s] =============================================================================================
[02/18 17:57:39     23s]  Step TAT Report : CongRefineRouteType #1 / place_opt_design #1                 21.39-s058_1
[02/18 17:57:39     23s] =============================================================================================
[02/18 17:57:39     23s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/18 17:57:39     23s] ---------------------------------------------------------------------------------------------
[02/18 17:57:39     23s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  98.3 % )     0:00:00.1 /  0:00:00.1    0.9
[02/18 17:57:39     23s] [ MISC                   ]          0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    0.0
[02/18 17:57:39     23s] ---------------------------------------------------------------------------------------------
[02/18 17:57:39     23s]  CongRefineRouteType #1 TOTAL       0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[02/18 17:57:39     23s] ---------------------------------------------------------------------------------------------
[02/18 17:57:39     23s] 
[02/18 17:57:39     23s] End: GigaOpt Route Type Constraints Refinement
[02/18 17:57:39     23s] The useful skew maximum allowed delay is: 0.3
[02/18 17:57:39     23s] Deleting Lib Analyzer.
[02/18 17:57:39     23s] *** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:23.8/0:00:26.1 (0.9), mem = 1890.5M
[02/18 17:57:39     23s] Info: 1 clock net  excluded from IPO operation.
[02/18 17:57:39     23s] ### Creating LA Mngr. totSessionCpu=0:00:23.8 mem=1890.5M
[02/18 17:57:39     23s] ### Creating LA Mngr, finished. totSessionCpu=0:00:23.8 mem=1890.5M
[02/18 17:57:39     23s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[02/18 17:57:39     23s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1716878.2
[02/18 17:57:39     23s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/18 17:57:39     23s] ### Creating PhyDesignMc. totSessionCpu=0:00:23.9 mem=1890.5M
[02/18 17:57:39     23s] OPERPROF: Starting DPlace-Init at level 1, MEM:1890.5M, EPOCH TIME: 1771466259.597225
[02/18 17:57:39     23s] Processing tracks to init pin-track alignment.
[02/18 17:57:39     23s] z: 2, totalTracks: 1
[02/18 17:57:39     23s] z: 4, totalTracks: 1
[02/18 17:57:39     23s] z: 6, totalTracks: 1
[02/18 17:57:39     23s] z: 8, totalTracks: 1
[02/18 17:57:39     23s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/18 17:57:39     23s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1890.5M, EPOCH TIME: 1771466259.599143
[02/18 17:57:39     23s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:39     23s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:39     23s] 
[02/18 17:57:39     23s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/18 17:57:39     23s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/18 17:57:39     23s] OPERPROF:     Starting CMU at level 3, MEM:1890.5M, EPOCH TIME: 1771466259.601909
[02/18 17:57:39     23s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1890.5M, EPOCH TIME: 1771466259.602380
[02/18 17:57:39     23s] 
[02/18 17:57:39     23s] Bad Lib Cell Checking (CMU) is done! (0)
[02/18 17:57:39     23s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.003, REAL:0.004, MEM:1890.5M, EPOCH TIME: 1771466259.602793
[02/18 17:57:39     23s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1890.5M, EPOCH TIME: 1771466259.603045
[02/18 17:57:39     23s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:1890.5M, EPOCH TIME: 1771466259.603808
[02/18 17:57:39     23s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1890.5MB).
[02/18 17:57:39     23s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.005, REAL:0.007, MEM:1890.5M, EPOCH TIME: 1771466259.604200
[02/18 17:57:39     23s] TotalInstCnt at PhyDesignMc Initialization: 314
[02/18 17:57:39     23s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:23.9 mem=1890.5M
[02/18 17:57:39     23s] 
[02/18 17:57:39     23s] Footprint cell information for calculating maxBufDist
[02/18 17:57:39     23s] *info: There are 5 candidate Buffer cells
[02/18 17:57:39     23s] *info: There are 6 candidate Inverter cells
[02/18 17:57:39     23s] 
[02/18 17:57:39     23s] #optDebug: Start CG creation (mem=1890.5M)
[02/18 17:57:39     23s]  ...initializing CG  maxDriveDist -0.000500 stdCellHgt 1.400000 defLenToSkip 9.800000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 9.800000 
[02/18 17:57:39     23s] (cpu=0:00:00.1, mem=1898.4M)
[02/18 17:57:39     23s]  ...processing cgPrt (cpu=0:00:00.1, mem=1898.4M)
[02/18 17:57:39     23s]  ...processing cgEgp (cpu=0:00:00.1, mem=1898.4M)
[02/18 17:57:39     23s]  ...processing cgPbk (cpu=0:00:00.1, mem=1898.4M)
[02/18 17:57:39     23s]  ...processing cgNrb(cpu=0:00:00.1, mem=1898.4M)
[02/18 17:57:39     23s]  ...processing cgObs (cpu=0:00:00.1, mem=1898.4M)
[02/18 17:57:39     23s]  ...processing cgCon (cpu=0:00:00.1, mem=1898.4M)
[02/18 17:57:39     23s]  ...processing cgPdm (cpu=0:00:00.1, mem=1898.4M)
[02/18 17:57:39     23s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=1898.4M)
[02/18 17:57:39     23s] ### Creating RouteCongInterface, started
[02/18 17:57:39     23s] 
[02/18 17:57:39     23s] Creating Lib Analyzer ...
[02/18 17:57:39     23s] Total number of usable buffers from Lib Analyzer: 5 ( CLKBUF_X3 CLKBUF_X2 BUF_X4 BUF_X2 BUF_X8)
[02/18 17:57:39     23s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X4 INV_X2 INV_X1 INV_X8 INV_X16 INV_X32)
[02/18 17:57:39     23s] Total number of usable delay cells from Lib Analyzer: 2 ( BUF_X16 BUF_X32)
[02/18 17:57:39     23s] 
[02/18 17:57:39     23s] {RT _default_rc_corner_ 0 4 4 {3 0} 1}
[02/18 17:57:39     24s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:24.1 mem=1898.4M
[02/18 17:57:39     24s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:24.1 mem=1898.4M
[02/18 17:57:39     24s] Creating Lib Analyzer, finished. 
[02/18 17:57:39     24s] 
[02/18 17:57:39     24s] #optDebug:  {2, 1.000, 0.8500} {3, 0.200, 0.6214} {4, 0.200, 0.6214} 
[02/18 17:57:39     24s] 
[02/18 17:57:39     24s] #optDebug: {0, 1.000}
[02/18 17:57:39     24s] ### Creating RouteCongInterface, finished
[02/18 17:57:39     24s] {MG  {3 0 2.8 0.2} }
[02/18 17:57:39     24s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1917.4M, EPOCH TIME: 1771466259.921132
[02/18 17:57:39     24s] Found 0 hard placement blockage before merging.
[02/18 17:57:39     24s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1917.4M, EPOCH TIME: 1771466259.921238
[02/18 17:57:39     24s] 
[02/18 17:57:39     24s] Netlist preparation processing... 
[02/18 17:57:39     24s] Removed 0 instance
[02/18 17:57:39     24s] *info: Marking 0 isolation instances dont touch
[02/18 17:57:39     24s] *info: Marking 0 level shifter instances dont touch
[02/18 17:57:39     24s] Deleting 0 temporary hard placement blockage(s).
[02/18 17:57:39     24s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1933.4M, EPOCH TIME: 1771466259.926066
[02/18 17:57:39     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:314).
[02/18 17:57:39     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:39     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:39     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:39     24s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:1866.4M, EPOCH TIME: 1771466259.928477
[02/18 17:57:39     24s] TotalInstCnt at PhyDesignMc Destruction: 314
[02/18 17:57:39     24s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1716878.2
[02/18 17:57:39     24s] *** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.3/0:00:00.3 (0.9), totSession cpu/real = 0:00:24.2/0:00:26.5 (0.9), mem = 1866.4M
[02/18 17:57:39     24s] 
[02/18 17:57:39     24s] =============================================================================================
[02/18 17:57:39     24s]  Step TAT Report : SimplifyNetlist #1 / place_opt_design #1                     21.39-s058_1
[02/18 17:57:39     24s] =============================================================================================
[02/18 17:57:39     24s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/18 17:57:39     24s] ---------------------------------------------------------------------------------------------
[02/18 17:57:39     24s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  50.7 % )     0:00:00.2 /  0:00:00.2    1.0
[02/18 17:57:39     24s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/18 17:57:39     24s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   2.8 % )     0:00:00.0 /  0:00:00.0    0.0
[02/18 17:57:39     24s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[02/18 17:57:39     24s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.6 % )     0:00:00.2 /  0:00:00.2    1.0
[02/18 17:57:39     24s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (  34.4 % )     0:00:00.1 /  0:00:00.1    1.0
[02/18 17:57:39     24s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/18 17:57:39     24s] [ TimingUpdate           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/18 17:57:39     24s] [ MISC                   ]          0:00:00.0  (   9.7 % )     0:00:00.0 /  0:00:00.0    0.9
[02/18 17:57:39     24s] ---------------------------------------------------------------------------------------------
[02/18 17:57:39     24s]  SimplifyNetlist #1 TOTAL           0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    0.9
[02/18 17:57:39     24s] ---------------------------------------------------------------------------------------------
[02/18 17:57:39     24s] 
[02/18 17:57:39     24s] Deleting Lib Analyzer.
[02/18 17:57:39     24s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -doRemoveUselessTerm -tgtSlackMult 3 -noRouteTypeResizePolish -noViewPrune -force -dontUseCTELevelCommit -weedwhack -nonLegal -nativePathGroupFlow
[02/18 17:57:39     24s] Info: 1 clock net  excluded from IPO operation.
[02/18 17:57:39     24s] ### Creating LA Mngr. totSessionCpu=0:00:24.2 mem=1866.4M
[02/18 17:57:39     24s] ### Creating LA Mngr, finished. totSessionCpu=0:00:24.2 mem=1866.4M
[02/18 17:57:39     24s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[02/18 17:57:39     24s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/18 17:57:39     24s] ### Creating PhyDesignMc. totSessionCpu=0:00:24.2 mem=1923.7M
[02/18 17:57:39     24s] OPERPROF: Starting DPlace-Init at level 1, MEM:1923.7M, EPOCH TIME: 1771466259.934852
[02/18 17:57:39     24s] Processing tracks to init pin-track alignment.
[02/18 17:57:39     24s] z: 2, totalTracks: 1
[02/18 17:57:39     24s] z: 4, totalTracks: 1
[02/18 17:57:39     24s] z: 6, totalTracks: 1
[02/18 17:57:39     24s] z: 8, totalTracks: 1
[02/18 17:57:39     24s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/18 17:57:39     24s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1923.7M, EPOCH TIME: 1771466259.936270
[02/18 17:57:39     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:39     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:39     24s] 
[02/18 17:57:39     24s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/18 17:57:39     24s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/18 17:57:39     24s] OPERPROF:     Starting CMU at level 3, MEM:1923.7M, EPOCH TIME: 1771466259.939037
[02/18 17:57:39     24s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1923.7M, EPOCH TIME: 1771466259.939398
[02/18 17:57:39     24s] 
[02/18 17:57:39     24s] Bad Lib Cell Checking (CMU) is done! (0)
[02/18 17:57:39     24s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.003, REAL:0.004, MEM:1923.7M, EPOCH TIME: 1771466259.939835
[02/18 17:57:39     24s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1923.7M, EPOCH TIME: 1771466259.940050
[02/18 17:57:39     24s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1923.7M, EPOCH TIME: 1771466259.940518
[02/18 17:57:39     24s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1923.7MB).
[02/18 17:57:39     24s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.005, REAL:0.006, MEM:1923.7M, EPOCH TIME: 1771466259.941003
[02/18 17:57:39     24s] TotalInstCnt at PhyDesignMc Initialization: 314
[02/18 17:57:39     24s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:24.2 mem=1923.7M
[02/18 17:57:39     24s] Begin: Area Reclaim Optimization
[02/18 17:57:39     24s] *** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:24.2/0:00:26.5 (0.9), mem = 1923.7M
[02/18 17:57:39     24s] 
[02/18 17:57:39     24s] Creating Lib Analyzer ...
[02/18 17:57:39     24s] Total number of usable buffers from Lib Analyzer: 5 ( CLKBUF_X3 CLKBUF_X2 BUF_X4 BUF_X2 BUF_X8)
[02/18 17:57:39     24s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X4 INV_X2 INV_X1 INV_X8 INV_X16 INV_X32)
[02/18 17:57:39     24s] Total number of usable delay cells from Lib Analyzer: 2 ( BUF_X16 BUF_X32)
[02/18 17:57:39     24s] 
[02/18 17:57:39     24s] {RT _default_rc_corner_ 0 4 4 {3 0} 1}
[02/18 17:57:40     24s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:24.3 mem=1923.7M
[02/18 17:57:40     24s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:24.3 mem=1923.7M
[02/18 17:57:40     24s] Creating Lib Analyzer, finished. 
[02/18 17:57:40     24s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1716878.3
[02/18 17:57:40     24s] ### Creating RouteCongInterface, started
[02/18 17:57:40     24s] 
[02/18 17:57:40     24s] #optDebug:  {2, 1.000, 0.8500} {3, 0.200, 0.6214} {4, 0.200, 0.6214} 
[02/18 17:57:40     24s] 
[02/18 17:57:40     24s] #optDebug: {0, 1.000}
[02/18 17:57:40     24s] ### Creating RouteCongInterface, finished
[02/18 17:57:40     24s] {MG  {3 0 2.8 0.2} }
[02/18 17:57:40     24s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1923.7M, EPOCH TIME: 1771466260.118809
[02/18 17:57:40     24s] Found 0 hard placement blockage before merging.
[02/18 17:57:40     24s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1923.7M, EPOCH TIME: 1771466260.118892
[02/18 17:57:40     24s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 98.17
[02/18 17:57:40     24s] +---------+---------+--------+--------+------------+--------+
[02/18 17:57:40     24s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[02/18 17:57:40     24s] +---------+---------+--------+--------+------------+--------+
[02/18 17:57:40     24s] |   98.17%|        -|   0.000|   0.000|   0:00:00.0| 1923.7M|
[02/18 17:57:40     24s] |   98.17%|        0|   0.000|   0.000|   0:00:00.0| 1924.7M|
[02/18 17:57:40     24s] #optDebug: <stH: 1.4000 MiSeL: 25.5530>
[02/18 17:57:40     24s] |   98.17%|        0|   0.000|   0.000|   0:00:00.0| 1924.7M|
[02/18 17:57:40     24s] |   98.17%|        0|   0.000|   0.000|   0:00:00.0| 1924.7M|
[02/18 17:57:40     24s] #optDebug: <stH: 1.4000 MiSeL: 25.5530>
[02/18 17:57:40     24s] +---------+---------+--------+--------+------------+--------+
[02/18 17:57:40     24s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 98.17
[02/18 17:57:40     24s] 
[02/18 17:57:40     24s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[02/18 17:57:40     24s] --------------------------------------------------------------
[02/18 17:57:40     24s] |                                   | Total     | Sequential |
[02/18 17:57:40     24s] --------------------------------------------------------------
[02/18 17:57:40     24s] | Num insts resized                 |       0  |       0    |
[02/18 17:57:40     24s] | Num insts undone                  |       0  |       0    |
[02/18 17:57:40     24s] | Num insts Downsized               |       0  |       0    |
[02/18 17:57:40     24s] | Num insts Samesized               |       0  |       0    |
[02/18 17:57:40     24s] | Num insts Upsized                 |       0  |       0    |
[02/18 17:57:40     24s] | Num multiple commits+uncommits    |       0  |       -    |
[02/18 17:57:40     24s] --------------------------------------------------------------
[02/18 17:57:40     24s] Bottom Preferred Layer:
[02/18 17:57:40     24s]     None
[02/18 17:57:40     24s] Via Pillar Rule:
[02/18 17:57:40     24s]     None
[02/18 17:57:40     24s] 
[02/18 17:57:40     24s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[02/18 17:57:40     24s] End: Core Area Reclaim Optimization (cpu = 0:00:00.2) (real = 0:00:01.0) **
[02/18 17:57:40     24s] Deleting 0 temporary hard placement blockage(s).
[02/18 17:57:40     24s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1716878.3
[02/18 17:57:40     24s] *** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:00:24.4/0:00:26.7 (0.9), mem = 1924.7M
[02/18 17:57:40     24s] 
[02/18 17:57:40     24s] =============================================================================================
[02/18 17:57:40     24s]  Step TAT Report : AreaOpt #1 / place_opt_design #1                             21.39-s058_1
[02/18 17:57:40     24s] =============================================================================================
[02/18 17:57:40     24s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/18 17:57:40     24s] ---------------------------------------------------------------------------------------------
[02/18 17:57:40     24s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.0
[02/18 17:57:40     24s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  69.9 % )     0:00:00.2 /  0:00:00.2    1.0
[02/18 17:57:40     24s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/18 17:57:40     24s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[02/18 17:57:40     24s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[02/18 17:57:40     24s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/18 17:57:40     24s] [ OptimizationStep       ]      1   0:00:00.0  (   3.1 % )     0:00:00.1 /  0:00:00.0    1.0
[02/18 17:57:40     24s] [ OptSingleIteration     ]      3   0:00:00.0  (   2.6 % )     0:00:00.0 /  0:00:00.0    1.1
[02/18 17:57:40     24s] [ OptGetWeight           ]     27   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[02/18 17:57:40     24s] [ OptEval                ]     27   0:00:00.0  (  15.6 % )     0:00:00.0 /  0:00:00.0    1.1
[02/18 17:57:40     24s] [ OptCommit              ]     27   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[02/18 17:57:40     24s] [ PostCommitDelayUpdate  ]     27   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[02/18 17:57:40     24s] [ MISC                   ]          0:00:00.0  (   5.3 % )     0:00:00.0 /  0:00:00.0    1.6
[02/18 17:57:40     24s] ---------------------------------------------------------------------------------------------
[02/18 17:57:40     24s]  AreaOpt #1 TOTAL                   0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[02/18 17:57:40     24s] ---------------------------------------------------------------------------------------------
[02/18 17:57:40     24s] 
[02/18 17:57:40     24s] Executing incremental physical updates
[02/18 17:57:40     24s] Executing incremental physical updates
[02/18 17:57:40     24s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1905.6M, EPOCH TIME: 1771466260.178050
[02/18 17:57:40     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:314).
[02/18 17:57:40     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:40     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:40     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:40     24s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:1867.6M, EPOCH TIME: 1771466260.179839
[02/18 17:57:40     24s] TotalInstCnt at PhyDesignMc Destruction: 314
[02/18 17:57:40     24s] End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:01, mem=1867.59M, totSessionCpu=0:00:24).
[02/18 17:57:40     24s] 
[02/18 17:57:40     24s] Active setup views:
[02/18 17:57:40     24s]  _default_view_
[02/18 17:57:40     24s]   Dominating endpoints: 0
[02/18 17:57:40     24s]   Dominating TNS: -0.000
[02/18 17:57:40     24s] 
[02/18 17:57:40     24s] Deleting Lib Analyzer.
[02/18 17:57:40     24s] Begin: GigaOpt Global Optimization
[02/18 17:57:40     24s] *info: use new DP (enabled)
[02/18 17:57:40     24s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[02/18 17:57:40     24s] Info: 1 clock net  excluded from IPO operation.
[02/18 17:57:40     24s] *** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:24.4/0:00:26.8 (0.9), mem = 1905.8M
[02/18 17:57:40     24s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1716878.4
[02/18 17:57:40     24s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/18 17:57:40     24s] ### Creating PhyDesignMc. totSessionCpu=0:00:24.4 mem=1905.8M
[02/18 17:57:40     24s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[02/18 17:57:40     24s] OPERPROF: Starting DPlace-Init at level 1, MEM:1905.8M, EPOCH TIME: 1771466260.215840
[02/18 17:57:40     24s] Processing tracks to init pin-track alignment.
[02/18 17:57:40     24s] z: 2, totalTracks: 1
[02/18 17:57:40     24s] z: 4, totalTracks: 1
[02/18 17:57:40     24s] z: 6, totalTracks: 1
[02/18 17:57:40     24s] z: 8, totalTracks: 1
[02/18 17:57:40     24s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/18 17:57:40     24s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1905.8M, EPOCH TIME: 1771466260.217883
[02/18 17:57:40     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:40     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:40     24s] 
[02/18 17:57:40     24s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/18 17:57:40     24s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/18 17:57:40     24s] OPERPROF:     Starting CMU at level 3, MEM:1905.8M, EPOCH TIME: 1771466260.223414
[02/18 17:57:40     24s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1905.8M, EPOCH TIME: 1771466260.223762
[02/18 17:57:40     24s] 
[02/18 17:57:40     24s] Bad Lib Cell Checking (CMU) is done! (0)
[02/18 17:57:40     24s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.006, REAL:0.006, MEM:1905.8M, EPOCH TIME: 1771466260.224141
[02/18 17:57:40     24s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1905.8M, EPOCH TIME: 1771466260.224300
[02/18 17:57:40     24s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1905.8M, EPOCH TIME: 1771466260.224784
[02/18 17:57:40     24s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1905.8MB).
[02/18 17:57:40     24s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.008, REAL:0.009, MEM:1905.8M, EPOCH TIME: 1771466260.225104
[02/18 17:57:40     24s] TotalInstCnt at PhyDesignMc Initialization: 314
[02/18 17:57:40     24s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:24.5 mem=1905.8M
[02/18 17:57:40     24s] ### Creating RouteCongInterface, started
[02/18 17:57:40     24s] 
[02/18 17:57:40     24s] Creating Lib Analyzer ...
[02/18 17:57:40     24s] Total number of usable buffers from Lib Analyzer: 5 ( CLKBUF_X3 CLKBUF_X2 BUF_X4 BUF_X2 BUF_X8)
[02/18 17:57:40     24s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X4 INV_X2 INV_X1 INV_X8 INV_X16 INV_X32)
[02/18 17:57:40     24s] Total number of usable delay cells from Lib Analyzer: 2 ( BUF_X16 BUF_X32)
[02/18 17:57:40     24s] 
[02/18 17:57:40     24s] {RT _default_rc_corner_ 0 4 4 {3 0} 1}
[02/18 17:57:40     24s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:24.6 mem=1905.8M
[02/18 17:57:40     24s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:24.6 mem=1905.8M
[02/18 17:57:40     24s] Creating Lib Analyzer, finished. 
[02/18 17:57:40     24s] 
[02/18 17:57:40     24s] #optDebug:  {2, 1.000, 0.8500} {3, 0.200, 0.6214} {4, 0.200, 0.6214} 
[02/18 17:57:40     24s] 
[02/18 17:57:40     24s] #optDebug: {0, 1.000}
[02/18 17:57:40     24s] ### Creating RouteCongInterface, finished
[02/18 17:57:40     24s] {MG  {3 0 2.8 0.2} }
[02/18 17:57:40     24s] *info: 1 clock net excluded
[02/18 17:57:40     24s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1943.9M, EPOCH TIME: 1771466260.444342
[02/18 17:57:40     24s] Found 0 hard placement blockage before merging.
[02/18 17:57:40     24s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1943.9M, EPOCH TIME: 1771466260.444455
[02/18 17:57:40     24s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[02/18 17:57:40     24s] +--------+--------+---------+------------+--------+--------------+---------+-------------+
[02/18 17:57:40     24s] |  WNS   |  TNS   | Density |    Real    |  Mem   |  Worst View  |Pathgroup|  End Point  |
[02/18 17:57:40     24s] +--------+--------+---------+------------+--------+--------------+---------+-------------+
[02/18 17:57:40     24s] |   0.000|   0.000|   98.17%|   0:00:00.0| 1943.9M|_default_view_|       NA| NA          |
[02/18 17:57:40     24s] +--------+--------+---------+------------+--------+--------------+---------+-------------+
[02/18 17:57:40     24s] 
[02/18 17:57:40     24s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1943.9M) ***
[02/18 17:57:40     24s] 
[02/18 17:57:40     24s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1943.9M) ***
[02/18 17:57:40     24s] Deleting 0 temporary hard placement blockage(s).
[02/18 17:57:40     24s] Bottom Preferred Layer:
[02/18 17:57:40     24s]     None
[02/18 17:57:40     24s] Via Pillar Rule:
[02/18 17:57:40     24s]     None
[02/18 17:57:40     24s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[02/18 17:57:40     24s] Total-nets :: 330, Stn-nets :: 0, ratio :: 0 %, Total-len 3282.76, Stn-len 0
[02/18 17:57:40     24s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1924.8M, EPOCH TIME: 1771466260.524615
[02/18 17:57:40     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:314).
[02/18 17:57:40     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:40     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:40     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:40     24s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:1870.8M, EPOCH TIME: 1771466260.526662
[02/18 17:57:40     24s] TotalInstCnt at PhyDesignMc Destruction: 314
[02/18 17:57:40     24s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1716878.4
[02/18 17:57:40     24s] *** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:00:24.7/0:00:27.1 (0.9), mem = 1870.8M
[02/18 17:57:40     24s] 
[02/18 17:57:40     24s] =============================================================================================
[02/18 17:57:40     24s]  Step TAT Report : GlobalOpt #1 / place_opt_design #1                           21.39-s058_1
[02/18 17:57:40     24s] =============================================================================================
[02/18 17:57:40     24s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/18 17:57:40     24s] ---------------------------------------------------------------------------------------------
[02/18 17:57:40     24s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[02/18 17:57:40     24s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  56.8 % )     0:00:00.2 /  0:00:00.2    1.0
[02/18 17:57:40     24s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/18 17:57:40     24s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   4.2 % )     0:00:00.0 /  0:00:00.0    0.8
[02/18 17:57:40     24s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[02/18 17:57:40     24s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.4 % )     0:00:00.2 /  0:00:00.2    1.0
[02/18 17:57:40     24s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/18 17:57:40     24s] [ TransformInit          ]      1   0:00:00.0  (  10.5 % )     0:00:00.0 /  0:00:00.0    1.2
[02/18 17:57:40     24s] [ MISC                   ]          0:00:00.1  (  25.8 % )     0:00:00.1 /  0:00:00.1    0.9
[02/18 17:57:40     24s] ---------------------------------------------------------------------------------------------
[02/18 17:57:40     24s]  GlobalOpt #1 TOTAL                 0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[02/18 17:57:40     24s] ---------------------------------------------------------------------------------------------
[02/18 17:57:40     24s] 
[02/18 17:57:40     24s] End: GigaOpt Global Optimization
[02/18 17:57:40     24s] *** Timing Is met
[02/18 17:57:40     24s] *** Check timing (0:00:00.0)
[02/18 17:57:40     24s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[02/18 17:57:40     24s] Deleting Lib Analyzer.
[02/18 17:57:40     24s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[02/18 17:57:40     24s] Info: 1 clock net  excluded from IPO operation.
[02/18 17:57:40     24s] ### Creating LA Mngr. totSessionCpu=0:00:24.8 mem=1870.8M
[02/18 17:57:40     24s] ### Creating LA Mngr, finished. totSessionCpu=0:00:24.8 mem=1870.8M
[02/18 17:57:40     24s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[02/18 17:57:40     24s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/18 17:57:40     24s] ### Creating PhyDesignMc. totSessionCpu=0:00:24.8 mem=1928.1M
[02/18 17:57:40     24s] OPERPROF: Starting DPlace-Init at level 1, MEM:1928.1M, EPOCH TIME: 1771466260.543679
[02/18 17:57:40     24s] Processing tracks to init pin-track alignment.
[02/18 17:57:40     24s] z: 2, totalTracks: 1
[02/18 17:57:40     24s] z: 4, totalTracks: 1
[02/18 17:57:40     24s] z: 6, totalTracks: 1
[02/18 17:57:40     24s] z: 8, totalTracks: 1
[02/18 17:57:40     24s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/18 17:57:40     24s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1928.1M, EPOCH TIME: 1771466260.545272
[02/18 17:57:40     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:40     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:40     24s] 
[02/18 17:57:40     24s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/18 17:57:40     24s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/18 17:57:40     24s] OPERPROF:     Starting CMU at level 3, MEM:1928.1M, EPOCH TIME: 1771466260.548473
[02/18 17:57:40     24s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1928.1M, EPOCH TIME: 1771466260.548588
[02/18 17:57:40     24s] 
[02/18 17:57:40     24s] Bad Lib Cell Checking (CMU) is done! (0)
[02/18 17:57:40     24s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.003, REAL:0.004, MEM:1928.1M, EPOCH TIME: 1771466260.548946
[02/18 17:57:40     24s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1928.1M, EPOCH TIME: 1771466260.549013
[02/18 17:57:40     24s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:1928.1M, EPOCH TIME: 1771466260.549673
[02/18 17:57:40     24s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1928.1MB).
[02/18 17:57:40     24s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.005, REAL:0.006, MEM:1928.1M, EPOCH TIME: 1771466260.550056
[02/18 17:57:40     24s] TotalInstCnt at PhyDesignMc Initialization: 314
[02/18 17:57:40     24s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:24.8 mem=1928.1M
[02/18 17:57:40     24s] Begin: Area Reclaim Optimization
[02/18 17:57:40     24s] *** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:24.8/0:00:27.1 (0.9), mem = 1928.1M
[02/18 17:57:40     24s] 
[02/18 17:57:40     24s] Creating Lib Analyzer ...
[02/18 17:57:40     24s] Total number of usable buffers from Lib Analyzer: 5 ( CLKBUF_X3 CLKBUF_X2 BUF_X4 BUF_X2 BUF_X8)
[02/18 17:57:40     24s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X4 INV_X2 INV_X1 INV_X8 INV_X16 INV_X32)
[02/18 17:57:40     24s] Total number of usable delay cells from Lib Analyzer: 2 ( BUF_X16 BUF_X32)
[02/18 17:57:40     24s] 
[02/18 17:57:40     24s] {RT _default_rc_corner_ 0 4 4 {3 0} 1}
[02/18 17:57:40     24s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:24.9 mem=1930.1M
[02/18 17:57:40     24s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:24.9 mem=1930.1M
[02/18 17:57:40     24s] Creating Lib Analyzer, finished. 
[02/18 17:57:40     24s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1716878.5
[02/18 17:57:40     24s] ### Creating RouteCongInterface, started
[02/18 17:57:40     24s] 
[02/18 17:57:40     24s] #optDebug:  {2, 1.000, 0.8500} {3, 0.200, 0.6214} {4, 0.200, 0.6214} 
[02/18 17:57:40     24s] 
[02/18 17:57:40     24s] #optDebug: {0, 1.000}
[02/18 17:57:40     24s] ### Creating RouteCongInterface, finished
[02/18 17:57:40     24s] {MG  {3 0 2.8 0.2} }
[02/18 17:57:40     24s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1930.1M, EPOCH TIME: 1771466260.744869
[02/18 17:57:40     24s] Found 0 hard placement blockage before merging.
[02/18 17:57:40     24s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1930.1M, EPOCH TIME: 1771466260.744969
[02/18 17:57:40     24s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 98.17
[02/18 17:57:40     24s] +---------+---------+--------+--------+------------+--------+
[02/18 17:57:40     24s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[02/18 17:57:40     24s] +---------+---------+--------+--------+------------+--------+
[02/18 17:57:40     24s] |   98.17%|        -|   0.000|   0.000|   0:00:00.0| 1930.1M|
[02/18 17:57:40     24s] |   98.17%|        0|   0.000|   0.000|   0:00:00.0| 1931.1M|
[02/18 17:57:40     24s] #optDebug: <stH: 1.4000 MiSeL: 25.5530>
[02/18 17:57:40     24s] |   98.17%|        0|   0.000|   0.000|   0:00:00.0| 1931.1M|
[02/18 17:57:40     25s] |   98.17%|        0|   0.000|   0.000|   0:00:00.0| 1931.1M|
[02/18 17:57:40     25s] |   98.17%|        0|   0.000|   0.000|   0:00:00.0| 1931.1M|
[02/18 17:57:40     25s] #optDebug: <stH: 1.4000 MiSeL: 25.5530>
[02/18 17:57:40     25s] |   98.17%|        0|   0.000|   0.000|   0:00:00.0| 1931.1M|
[02/18 17:57:40     25s] +---------+---------+--------+--------+------------+--------+
[02/18 17:57:40     25s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 98.17
[02/18 17:57:40     25s] 
[02/18 17:57:40     25s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[02/18 17:57:40     25s] --------------------------------------------------------------
[02/18 17:57:40     25s] |                                   | Total     | Sequential |
[02/18 17:57:40     25s] --------------------------------------------------------------
[02/18 17:57:40     25s] | Num insts resized                 |       0  |       0    |
[02/18 17:57:40     25s] | Num insts undone                  |       0  |       0    |
[02/18 17:57:40     25s] | Num insts Downsized               |       0  |       0    |
[02/18 17:57:40     25s] | Num insts Samesized               |       0  |       0    |
[02/18 17:57:40     25s] | Num insts Upsized                 |       0  |       0    |
[02/18 17:57:40     25s] | Num multiple commits+uncommits    |       0  |       -    |
[02/18 17:57:40     25s] --------------------------------------------------------------
[02/18 17:57:40     25s] Bottom Preferred Layer:
[02/18 17:57:40     25s]     None
[02/18 17:57:40     25s] Via Pillar Rule:
[02/18 17:57:40     25s]     None
[02/18 17:57:40     25s] 
[02/18 17:57:40     25s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[02/18 17:57:40     25s] End: Core Area Reclaim Optimization (cpu = 0:00:00.3) (real = 0:00:00.0) **
[02/18 17:57:40     25s] Deleting 0 temporary hard placement blockage(s).
[02/18 17:57:40     25s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1716878.5
[02/18 17:57:40     25s] *** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:00:25.0/0:00:27.4 (0.9), mem = 1931.1M
[02/18 17:57:40     25s] 
[02/18 17:57:40     25s] =============================================================================================
[02/18 17:57:40     25s]  Step TAT Report : AreaOpt #2 / place_opt_design #1                             21.39-s058_1
[02/18 17:57:40     25s] =============================================================================================
[02/18 17:57:40     25s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/18 17:57:40     25s] ---------------------------------------------------------------------------------------------
[02/18 17:57:40     25s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/18 17:57:40     25s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  72.0 % )     0:00:00.2 /  0:00:00.2    1.0
[02/18 17:57:40     25s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/18 17:57:40     25s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[02/18 17:57:40     25s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[02/18 17:57:40     25s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/18 17:57:40     25s] [ OptimizationStep       ]      1   0:00:00.0  (   4.1 % )     0:00:00.1 /  0:00:00.1    1.1
[02/18 17:57:40     25s] [ OptSingleIteration     ]      5   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.1    1.2
[02/18 17:57:40     25s] [ OptGetWeight           ]     27   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[02/18 17:57:40     25s] [ OptEval                ]     27   0:00:00.0  (  13.9 % )     0:00:00.0 /  0:00:00.0    1.1
[02/18 17:57:40     25s] [ OptCommit              ]     27   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[02/18 17:57:40     25s] [ PostCommitDelayUpdate  ]     27   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[02/18 17:57:40     25s] [ MISC                   ]          0:00:00.0  (   4.6 % )     0:00:00.0 /  0:00:00.0    0.9
[02/18 17:57:40     25s] ---------------------------------------------------------------------------------------------
[02/18 17:57:40     25s]  AreaOpt #2 TOTAL                   0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[02/18 17:57:40     25s] ---------------------------------------------------------------------------------------------
[02/18 17:57:40     25s] 
[02/18 17:57:40     25s] Executing incremental physical updates
[02/18 17:57:40     25s] Executing incremental physical updates
[02/18 17:57:40     25s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1912.0M, EPOCH TIME: 1771466260.804905
[02/18 17:57:40     25s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:314).
[02/18 17:57:40     25s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:40     25s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:40     25s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:40     25s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:1874.0M, EPOCH TIME: 1771466260.806829
[02/18 17:57:40     25s] TotalInstCnt at PhyDesignMc Destruction: 314
[02/18 17:57:40     25s] End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=1873.99M, totSessionCpu=0:00:25).
[02/18 17:57:40     25s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1874.0M, EPOCH TIME: 1771466260.817909
[02/18 17:57:40     25s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:40     25s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:40     25s] 
[02/18 17:57:40     25s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/18 17:57:40     25s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/18 17:57:40     25s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.003, MEM:1874.0M, EPOCH TIME: 1771466260.820731
[02/18 17:57:40     25s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:40     25s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:40     25s] **INFO: Flow update: Design is easy to close.
[02/18 17:57:40     25s] *** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:25.0/0:00:27.4 (0.9), mem = 1874.0M
[02/18 17:57:40     25s] 
[02/18 17:57:40     25s] *** Start incrementalPlace ***
[02/18 17:57:40     25s] User Input Parameters:
[02/18 17:57:40     25s] - Congestion Driven    : On
[02/18 17:57:40     25s] - Timing Driven        : On
[02/18 17:57:40     25s] - Area-Violation Based : On
[02/18 17:57:40     25s] - Start Rollback Level : -5
[02/18 17:57:40     25s] - Legalized            : On
[02/18 17:57:40     25s] - Window Based         : Off
[02/18 17:57:40     25s] - eDen incr mode       : Off
[02/18 17:57:40     25s] - Small incr mode      : Off
[02/18 17:57:40     25s] 
[02/18 17:57:40     25s] no activity file in design. spp won't run.
[02/18 17:57:40     25s] Effort level <high> specified for reg2reg path_group
[02/18 17:57:40     25s] No Views given, use default active views for adaptive view pruning
[02/18 17:57:40     25s] SKP will enable view:
[02/18 17:57:40     25s]   _default_view_
[02/18 17:57:40     25s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1868.0M, EPOCH TIME: 1771466260.902110
[02/18 17:57:40     25s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.003, REAL:0.003, MEM:1868.0M, EPOCH TIME: 1771466260.904796
[02/18 17:57:40     25s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1868.0M, EPOCH TIME: 1771466260.904851
[02/18 17:57:40     25s] Starting Early Global Route congestion estimation: mem = 1868.0M
[02/18 17:57:40     25s] (I)      ==================== Layers =====================
[02/18 17:57:40     25s] (I)      +-----+----+---------+---------+--------+-------+
[02/18 17:57:40     25s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[02/18 17:57:40     25s] (I)      +-----+----+---------+---------+--------+-------+
[02/18 17:57:40     25s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[02/18 17:57:40     25s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[02/18 17:57:40     25s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[02/18 17:57:40     25s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[02/18 17:57:40     25s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[02/18 17:57:40     25s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[02/18 17:57:40     25s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[02/18 17:57:40     25s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[02/18 17:57:40     25s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[02/18 17:57:40     25s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[02/18 17:57:40     25s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[02/18 17:57:40     25s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[02/18 17:57:40     25s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[02/18 17:57:40     25s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[02/18 17:57:40     25s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[02/18 17:57:40     25s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[02/18 17:57:40     25s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[02/18 17:57:40     25s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[02/18 17:57:40     25s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[02/18 17:57:40     25s] (I)      +-----+----+---------+---------+--------+-------+
[02/18 17:57:40     25s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[02/18 17:57:40     25s] (I)      +-----+----+---------+---------+--------+-------+
[02/18 17:57:40     25s] (I)      Started Import and model ( Curr Mem: 1867.99 MB )
[02/18 17:57:40     25s] (I)      Default pattern map key = s1494_bench_default.
[02/18 17:57:40     25s] (I)      == Non-default Options ==
[02/18 17:57:40     25s] (I)      Maximum routing layer                              : 4
[02/18 17:57:40     25s] (I)      Number of threads                                  : 1
[02/18 17:57:40     25s] (I)      Use non-blocking free Dbs wires                    : false
[02/18 17:57:40     25s] (I)      Method to set GCell size                           : row
[02/18 17:57:40     25s] (I)      Counted 16 PG shapes. We will not process PG shapes layer by layer.
[02/18 17:57:40     25s] (I)      Use row-based GCell size
[02/18 17:57:40     25s] (I)      Use row-based GCell align
[02/18 17:57:40     25s] (I)      layer 0 area = 0
[02/18 17:57:40     25s] (I)      layer 1 area = 0
[02/18 17:57:40     25s] (I)      layer 2 area = 0
[02/18 17:57:40     25s] (I)      layer 3 area = 0
[02/18 17:57:40     25s] (I)      GCell unit size   : 2800
[02/18 17:57:40     25s] (I)      GCell multiplier  : 1
[02/18 17:57:40     25s] (I)      GCell row height  : 2800
[02/18 17:57:40     25s] (I)      Actual row height : 2800
[02/18 17:57:40     25s] (I)      GCell align ref   : 12160 12040
[02/18 17:57:40     25s] [NR-eGR] Track table information for default rule: 
[02/18 17:57:40     25s] [NR-eGR] metal1 has single uniform track structure
[02/18 17:57:40     25s] [NR-eGR] metal2 has single uniform track structure
[02/18 17:57:40     25s] [NR-eGR] metal3 has single uniform track structure
[02/18 17:57:40     25s] [NR-eGR] metal4 has single uniform track structure
[02/18 17:57:40     25s] [NR-eGR] metal5 has single uniform track structure
[02/18 17:57:40     25s] [NR-eGR] metal6 has single uniform track structure
[02/18 17:57:40     25s] [NR-eGR] metal7 has single uniform track structure
[02/18 17:57:40     25s] [NR-eGR] metal8 has single uniform track structure
[02/18 17:57:40     25s] [NR-eGR] metal9 has single uniform track structure
[02/18 17:57:40     25s] [NR-eGR] metal10 has single uniform track structure
[02/18 17:57:40     25s] (I)      ============== Default via ===============
[02/18 17:57:40     25s] (I)      +---+------------------+-----------------+
[02/18 17:57:40     25s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[02/18 17:57:40     25s] (I)      +---+------------------+-----------------+
[02/18 17:57:40     25s] (I)      | 1 |    9  via1_8     |    1  via1_0    |
[02/18 17:57:40     25s] (I)      | 2 |   18  via2_8     |   10  via2_0    |
[02/18 17:57:40     25s] (I)      | 3 |   21  via3_2     |   19  via3_0    |
[02/18 17:57:40     25s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[02/18 17:57:40     25s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[02/18 17:57:40     25s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[02/18 17:57:40     25s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[02/18 17:57:40     25s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[02/18 17:57:40     25s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[02/18 17:57:40     25s] (I)      +---+------------------+-----------------+
[02/18 17:57:40     25s] [NR-eGR] Read 12 PG shapes
[02/18 17:57:40     25s] [NR-eGR] Read 0 clock shapes
[02/18 17:57:40     25s] [NR-eGR] Read 0 other shapes
[02/18 17:57:40     25s] [NR-eGR] #Routing Blockages  : 0
[02/18 17:57:40     25s] [NR-eGR] #Instance Blockages : 0
[02/18 17:57:40     25s] [NR-eGR] #PG Blockages       : 12
[02/18 17:57:40     25s] [NR-eGR] #Halo Blockages     : 0
[02/18 17:57:40     25s] [NR-eGR] #Boundary Blockages : 0
[02/18 17:57:40     25s] [NR-eGR] #Clock Blockages    : 0
[02/18 17:57:40     25s] [NR-eGR] #Other Blockages    : 0
[02/18 17:57:40     25s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/18 17:57:40     25s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[02/18 17:57:40     25s] [NR-eGR] Read 330 nets ( ignored 0 )
[02/18 17:57:40     25s] (I)      early_global_route_priority property id does not exist.
[02/18 17:57:40     25s] (I)      Read Num Blocks=12  Num Prerouted Wires=0  Num CS=0
[02/18 17:57:40     25s] (I)      Layer 1 (V) : #blockages 12 : #preroutes 0
[02/18 17:57:40     25s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[02/18 17:57:40     25s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[02/18 17:57:40     25s] (I)      Number of ignored nets                =      0
[02/18 17:57:40     25s] (I)      Number of connected nets              =      0
[02/18 17:57:40     25s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[02/18 17:57:40     25s] (I)      Number of clock nets                  =      1.  Ignored: No
[02/18 17:57:40     25s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/18 17:57:40     25s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/18 17:57:40     25s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/18 17:57:40     25s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/18 17:57:40     25s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/18 17:57:40     25s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[02/18 17:57:40     25s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/18 17:57:40     25s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[02/18 17:57:40     25s] (I)      Ndr track 0 does not exist
[02/18 17:57:40     25s] (I)      ---------------------Grid Graph Info--------------------
[02/18 17:57:40     25s] (I)      Routing area        : (0, 0) - (62700, 60480)
[02/18 17:57:40     25s] (I)      Core area           : (12160, 12040) - (50540, 48440)
[02/18 17:57:40     25s] (I)      Site width          :   380  (dbu)
[02/18 17:57:40     25s] (I)      Row height          :  2800  (dbu)
[02/18 17:57:40     25s] (I)      GCell row height    :  2800  (dbu)
[02/18 17:57:40     25s] (I)      GCell width         :  2800  (dbu)
[02/18 17:57:40     25s] (I)      GCell height        :  2800  (dbu)
[02/18 17:57:40     25s] (I)      Grid                :    23    22     4
[02/18 17:57:40     25s] (I)      Layer numbers       :     1     2     3     4
[02/18 17:57:40     25s] (I)      Vertical capacity   :     0  2800     0  2800
[02/18 17:57:40     25s] (I)      Horizontal capacity :     0     0  2800     0
[02/18 17:57:40     25s] (I)      Default wire width  :   140   140   140   280
[02/18 17:57:40     25s] (I)      Default wire space  :   130   140   140   280
[02/18 17:57:40     25s] (I)      Default wire pitch  :   270   280   280   560
[02/18 17:57:40     25s] (I)      Default pitch size  :   270   380   280   560
[02/18 17:57:40     25s] (I)      First track coord   :   140   190   140   590
[02/18 17:57:40     25s] (I)      Num tracks per GCell: 10.37  7.37 10.00  5.00
[02/18 17:57:40     25s] (I)      Total num of tracks :   216   165   216   111
[02/18 17:57:40     25s] (I)      Num of masks        :     1     1     1     1
[02/18 17:57:40     25s] (I)      Num of trim masks   :     0     0     0     0
[02/18 17:57:40     25s] (I)      --------------------------------------------------------
[02/18 17:57:40     25s] 
[02/18 17:57:40     25s] [NR-eGR] ============ Routing rule table ============
[02/18 17:57:40     25s] [NR-eGR] Rule id: 0  Nets: 330
[02/18 17:57:40     25s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[02/18 17:57:40     25s] (I)                    Layer    2    3    4 
[02/18 17:57:40     25s] (I)                    Pitch  380  280  560 
[02/18 17:57:40     25s] (I)             #Used tracks    1    1    1 
[02/18 17:57:40     25s] (I)       #Fully used tracks    1    1    1 
[02/18 17:57:40     25s] [NR-eGR] ========================================
[02/18 17:57:40     25s] [NR-eGR] 
[02/18 17:57:40     25s] (I)      =============== Blocked Tracks ===============
[02/18 17:57:40     25s] (I)      +-------+---------+----------+---------------+
[02/18 17:57:40     25s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/18 17:57:40     25s] (I)      +-------+---------+----------+---------------+
[02/18 17:57:40     25s] (I)      |     1 |       0 |        0 |         0.00% |
[02/18 17:57:40     25s] (I)      |     2 |    3630 |      608 |        16.75% |
[02/18 17:57:40     25s] (I)      |     3 |    4968 |        0 |         0.00% |
[02/18 17:57:40     25s] (I)      |     4 |    2442 |        0 |         0.00% |
[02/18 17:57:40     25s] (I)      +-------+---------+----------+---------------+
[02/18 17:57:40     25s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1867.99 MB )
[02/18 17:57:40     25s] (I)      Reset routing kernel
[02/18 17:57:40     25s] (I)      Started Global Routing ( Curr Mem: 1867.99 MB )
[02/18 17:57:40     25s] (I)      totalPins=1197  totalGlobalPin=1109 (92.65%)
[02/18 17:57:40     25s] (I)      total 2D Cap : 10444 = (4968 H, 5476 V)
[02/18 17:57:40     25s] [NR-eGR] Layer group 1: route 330 net(s) in layer range [2, 4]
[02/18 17:57:40     25s] (I)      
[02/18 17:57:40     25s] (I)      ============  Phase 1a Route ============
[02/18 17:57:40     25s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[02/18 17:57:40     25s] (I)      Usage: 2027 = (1035 H, 992 V) = (20.83% H, 18.12% V) = (1.449e+03um H, 1.389e+03um V)
[02/18 17:57:40     25s] (I)      
[02/18 17:57:40     25s] (I)      ============  Phase 1b Route ============
[02/18 17:57:40     25s] (I)      Usage: 2030 = (1036 H, 994 V) = (20.85% H, 18.15% V) = (1.450e+03um H, 1.392e+03um V)
[02/18 17:57:40     25s] (I)      Overflow of layer group 1: 0.41% H + 2.83% V. EstWL: 2.842000e+03um
[02/18 17:57:40     25s] (I)      Congestion metric : 0.41%H 2.83%V, 3.24%HV
[02/18 17:57:40     25s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/18 17:57:40     25s] (I)      
[02/18 17:57:40     25s] (I)      ============  Phase 1c Route ============
[02/18 17:57:40     25s] (I)      Level2 Grid: 5 x 5
[02/18 17:57:40     25s] (I)      Usage: 2030 = (1036 H, 994 V) = (20.85% H, 18.15% V) = (1.450e+03um H, 1.392e+03um V)
[02/18 17:57:40     25s] (I)      
[02/18 17:57:40     25s] (I)      ============  Phase 1d Route ============
[02/18 17:57:40     25s] (I)      Usage: 2038 = (1039 H, 999 V) = (20.91% H, 18.24% V) = (1.455e+03um H, 1.399e+03um V)
[02/18 17:57:40     25s] (I)      
[02/18 17:57:40     25s] (I)      ============  Phase 1e Route ============
[02/18 17:57:40     25s] (I)      Usage: 2038 = (1039 H, 999 V) = (20.91% H, 18.24% V) = (1.455e+03um H, 1.399e+03um V)
[02/18 17:57:40     25s] [NR-eGR] Early Global Route overflow of layer group 1: 0.50% H + 2.84% V. EstWL: 2.853200e+03um
[02/18 17:57:40     25s] (I)      
[02/18 17:57:40     25s] (I)      ============  Phase 1l Route ============
[02/18 17:57:40     25s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[02/18 17:57:40     25s] (I)      Layer  2:       2885      1055        30         354        3205    ( 9.94%) 
[02/18 17:57:40     25s] (I)      Layer  3:       4752      1182        10           0        4840    ( 0.00%) 
[02/18 17:57:40     25s] (I)      Layer  4:       2331       508        10         105        2310    ( 4.35%) 
[02/18 17:57:40     25s] (I)      Total:          9968      2745        50         458       10355    ( 4.24%) 
[02/18 17:57:40     25s] (I)      
[02/18 17:57:40     25s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/18 17:57:40     25s] [NR-eGR]                        OverCon           OverCon            
[02/18 17:57:40     25s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[02/18 17:57:40     25s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[02/18 17:57:40     25s] [NR-eGR] ---------------------------------------------------------------
[02/18 17:57:40     25s] [NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/18 17:57:40     25s] [NR-eGR]  metal2 ( 2)        20( 4.59%)         2( 0.46%)   ( 5.05%) 
[02/18 17:57:40     25s] [NR-eGR]  metal3 ( 3)         8( 1.65%)         0( 0.00%)   ( 1.65%) 
[02/18 17:57:40     25s] [NR-eGR]  metal4 ( 4)         8( 1.73%)         0( 0.00%)   ( 1.73%) 
[02/18 17:57:40     25s] [NR-eGR] ---------------------------------------------------------------
[02/18 17:57:40     25s] [NR-eGR]        Total        36( 2.60%)         2( 0.14%)   ( 2.75%) 
[02/18 17:57:40     25s] [NR-eGR] 
[02/18 17:57:40     25s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1867.99 MB )
[02/18 17:57:40     25s] (I)      total 2D Cap : 10458 = (4968 H, 5490 V)
[02/18 17:57:40     25s] [NR-eGR] Overflow after Early Global Route 1.58% H + 1.01% V
[02/18 17:57:40     25s] Early Global Route congestion estimation runtime: 0.07 seconds, mem = 1868.0M
[02/18 17:57:40     25s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.029, REAL:0.067, MEM:1868.0M, EPOCH TIME: 1771466260.971792
[02/18 17:57:40     25s] OPERPROF: Starting HotSpotCal at level 1, MEM:1868.0M, EPOCH TIME: 1771466260.971875
[02/18 17:57:40     25s] [hotspot] +------------+---------------+---------------+
[02/18 17:57:40     25s] [hotspot] |            |   max hotspot | total hotspot |
[02/18 17:57:40     25s] [hotspot] +------------+---------------+---------------+
[02/18 17:57:40     25s] [hotspot] | normalized |          1.00 |          1.00 |
[02/18 17:57:40     25s] [hotspot] +------------+---------------+---------------+
[02/18 17:57:40     25s] Local HotSpot Analysis: normalized max congestion hotspot area = 1.00, normalized total congestion hotspot area = 1.00 (area is in unit of 4 std-cell row bins)
[02/18 17:57:40     25s] [hotspot] max/total 1.00/1.00, big hotspot (>10) total 0.00
[02/18 17:57:40     25s] [hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[02/18 17:57:40     25s] [hotspot] +-----+-------------------------------------+---------------+
[02/18 17:57:40     25s] [hotspot] | top |            hotspot bbox             | hotspot score |
[02/18 17:57:40     25s] [hotspot] +-----+-------------------------------------+---------------+
[02/18 17:57:40     25s] [hotspot] |  1  |    11.68    11.62    17.28    17.22 |        1.00   |
[02/18 17:57:40     25s] [hotspot] +-----+-------------------------------------+---------------+
[02/18 17:57:40     25s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:1868.0M, EPOCH TIME: 1771466260.972726
[02/18 17:57:40     25s] 
[02/18 17:57:40     25s] === incrementalPlace Internal Loop 1 ===
[02/18 17:57:40     25s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[02/18 17:57:40     25s] OPERPROF: Starting IPInitSPData at level 1, MEM:1868.0M, EPOCH TIME: 1771466260.973236
[02/18 17:57:40     25s] Processing tracks to init pin-track alignment.
[02/18 17:57:40     25s] z: 2, totalTracks: 1
[02/18 17:57:40     25s] z: 4, totalTracks: 1
[02/18 17:57:40     25s] z: 6, totalTracks: 1
[02/18 17:57:40     25s] z: 8, totalTracks: 1
[02/18 17:57:40     25s] #spOpts: N=45 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[02/18 17:57:40     25s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1868.0M, EPOCH TIME: 1771466260.974683
[02/18 17:57:40     25s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:40     25s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:40     25s] 
[02/18 17:57:40     25s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/18 17:57:40     25s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/18 17:57:40     25s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.003, REAL:0.003, MEM:1868.0M, EPOCH TIME: 1771466260.977716
[02/18 17:57:40     25s] OPERPROF:   Starting post-place ADS at level 2, MEM:1868.0M, EPOCH TIME: 1771466260.978029
[02/18 17:57:40     25s] ADSU 0.982 -> 0.982. site 1313.000 -> 1313.000. GS 11.200
[02/18 17:57:40     25s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.001, REAL:0.001, MEM:1868.0M, EPOCH TIME: 1771466260.978889
[02/18 17:57:40     25s] OPERPROF:   Starting spMPad at level 2, MEM:1868.0M, EPOCH TIME: 1771466260.979415
[02/18 17:57:40     25s] OPERPROF:     Starting spContextMPad at level 3, MEM:1868.0M, EPOCH TIME: 1771466260.979609
[02/18 17:57:40     25s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:1868.0M, EPOCH TIME: 1771466260.979855
[02/18 17:57:40     25s] OPERPROF:   Finished spMPad at level 2, CPU:0.000, REAL:0.001, MEM:1868.0M, EPOCH TIME: 1771466260.980191
[02/18 17:57:40     25s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:1868.0M, EPOCH TIME: 1771466260.980515
[02/18 17:57:40     25s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.000, REAL:0.000, MEM:1868.0M, EPOCH TIME: 1771466260.980801
[02/18 17:57:40     25s] OPERPROF:   Starting spInitNetWt at level 2, MEM:1868.0M, EPOCH TIME: 1771466260.981126
[02/18 17:57:40     25s] no activity file in design. spp won't run.
[02/18 17:57:40     25s] [spp] 0
[02/18 17:57:40     25s] [adp] 0:1:1:3
[02/18 17:57:40     25s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.000, MEM:1868.0M, EPOCH TIME: 1771466260.981451
[02/18 17:57:40     25s] SP #FI/SF FL/PI 0/0 314/0
[02/18 17:57:40     25s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.007, REAL:0.009, MEM:1868.0M, EPOCH TIME: 1771466260.982002
[02/18 17:57:40     25s] PP off. flexM 0
[02/18 17:57:40     25s] OPERPROF: Starting CDPad at level 1, MEM:1868.0M, EPOCH TIME: 1771466260.982752
[02/18 17:57:40     25s] 3DP is on.
[02/18 17:57:40     25s] 3DP OF M2 0.066, M4 0.021. Diff 1, Offset 0
[02/18 17:57:40     25s] pin dist: (1, 1.000), (2, 0.000), (3, 0.000), (4, 0.000), 
[02/18 17:57:40     25s] M4 smooth 0
[02/18 17:57:40     25s] 3DP (1, 3) DPT Adjust 1. 0.976, 0.901, delta 0.074. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[02/18 17:57:40     25s] CDPadU 1.000 -> 1.000. R=0.982, N=314, GS=1.400
[02/18 17:57:40     25s] OPERPROF: Finished CDPad at level 1, CPU:0.003, REAL:0.004, MEM:1868.0M, EPOCH TIME: 1771466260.986532
[02/18 17:57:40     25s] OPERPROF: Starting InitSKP at level 1, MEM:1868.0M, EPOCH TIME: 1771466260.986802
[02/18 17:57:40     25s] no activity file in design. spp won't run.
[02/18 17:57:41     25s] no activity file in design. spp won't run.
[02/18 17:57:41     25s] *** Finished SKP initialization (cpu=0:00:00.1, real=0:00:01.0)***
[02/18 17:57:41     25s] OPERPROF: Finished InitSKP at level 1, CPU:0.079, REAL:0.079, MEM:1876.0M, EPOCH TIME: 1771466261.066222
[02/18 17:57:41     25s] NP #FI/FS/SF FL/PI: 0/0/0 314/0
[02/18 17:57:41     25s] no activity file in design. spp won't run.
[02/18 17:57:41     25s] OPERPROF: Starting npPlace at level 1, MEM:1876.0M, EPOCH TIME: 1771466261.070374
[02/18 17:57:41     25s] Iteration  4: Total net bbox = 2.203e+03 (1.18e+03 1.02e+03)
[02/18 17:57:41     25s]               Est.  stn bbox = 2.537e+03 (1.36e+03 1.17e+03)
[02/18 17:57:41     25s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1874.7M
[02/18 17:57:41     25s] OPERPROF: Finished npPlace at level 1, CPU:0.094, REAL:0.096, MEM:1874.7M, EPOCH TIME: 1771466261.166450
[02/18 17:57:41     25s] Legalizing MH Cells... 0 / 0 (level 2)
[02/18 17:57:41     25s] No instances found in the vector
[02/18 17:57:41     25s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1858.7M, DRC: 0)
[02/18 17:57:41     25s] 0 (out of 0) MH cells were successfully legalized.
[02/18 17:57:41     25s] no activity file in design. spp won't run.
[02/18 17:57:41     25s] NP #FI/FS/SF FL/PI: 0/0/0 314/0
[02/18 17:57:41     25s] no activity file in design. spp won't run.
[02/18 17:57:41     25s] OPERPROF: Starting npPlace at level 1, MEM:1858.7M, EPOCH TIME: 1771466261.172527
[02/18 17:57:41     25s] Iteration  5: Total net bbox = 2.264e+03 (1.21e+03 1.06e+03)
[02/18 17:57:41     25s]               Est.  stn bbox = 2.619e+03 (1.39e+03 1.22e+03)
[02/18 17:57:41     25s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1858.7M
[02/18 17:57:41     25s] OPERPROF: Finished npPlace at level 1, CPU:0.101, REAL:0.106, MEM:1858.7M, EPOCH TIME: 1771466261.278396
[02/18 17:57:41     25s] Legalizing MH Cells... 0 / 0 (level 3)
[02/18 17:57:41     25s] No instances found in the vector
[02/18 17:57:41     25s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1858.7M, DRC: 0)
[02/18 17:57:41     25s] 0 (out of 0) MH cells were successfully legalized.
[02/18 17:57:41     25s] no activity file in design. spp won't run.
[02/18 17:57:41     25s] NP #FI/FS/SF FL/PI: 0/0/0 314/0
[02/18 17:57:41     25s] no activity file in design. spp won't run.
[02/18 17:57:41     25s] OPERPROF: Starting npPlace at level 1, MEM:1858.7M, EPOCH TIME: 1771466261.284458
[02/18 17:57:41     25s] Iteration  6: Total net bbox = 2.376e+03 (1.25e+03 1.12e+03)
[02/18 17:57:41     25s]               Est.  stn bbox = 2.749e+03 (1.45e+03 1.30e+03)
[02/18 17:57:41     25s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1858.7M
[02/18 17:57:41     25s] OPERPROF: Finished npPlace at level 1, CPU:0.099, REAL:0.109, MEM:1858.7M, EPOCH TIME: 1771466261.393758
[02/18 17:57:41     25s] Legalizing MH Cells... 0 / 0 (level 4)
[02/18 17:57:41     25s] No instances found in the vector
[02/18 17:57:41     25s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1858.7M, DRC: 0)
[02/18 17:57:41     25s] 0 (out of 0) MH cells were successfully legalized.
[02/18 17:57:41     25s] no activity file in design. spp won't run.
[02/18 17:57:41     25s] NP #FI/FS/SF FL/PI: 0/0/0 314/0
[02/18 17:57:41     25s] no activity file in design. spp won't run.
[02/18 17:57:41     25s] OPERPROF: Starting npPlace at level 1, MEM:1858.7M, EPOCH TIME: 1771466261.399440
[02/18 17:57:41     25s] GP RA stats: MHOnly 0 nrInst 314 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[02/18 17:57:41     25s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:1874.7M, EPOCH TIME: 1771466261.606100
[02/18 17:57:41     25s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.000, REAL:0.000, MEM:1874.7M, EPOCH TIME: 1771466261.606178
[02/18 17:57:41     25s] Iteration  7: Total net bbox = 2.104e+03 (1.11e+03 9.90e+02)
[02/18 17:57:41     25s]               Est.  stn bbox = 2.429e+03 (1.29e+03 1.14e+03)
[02/18 17:57:41     25s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1874.7M
[02/18 17:57:41     25s] OPERPROF: Finished npPlace at level 1, CPU:0.192, REAL:0.208, MEM:1874.7M, EPOCH TIME: 1771466261.607488
[02/18 17:57:41     25s] Legalizing MH Cells... 0 / 0 (level 5)
[02/18 17:57:41     25s] No instances found in the vector
[02/18 17:57:41     25s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1858.7M, DRC: 0)
[02/18 17:57:41     25s] 0 (out of 0) MH cells were successfully legalized.
[02/18 17:57:41     25s] Move report: Timing Driven Placement moves 314 insts, mean move: 2.63 um, max move: 7.46 um 
[02/18 17:57:41     25s] 	Max move on inst (g6993): (7.60, 15.82) --> (13.66, 17.21)
[02/18 17:57:41     25s] no activity file in design. spp won't run.
[02/18 17:57:41     25s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:1858.7M, EPOCH TIME: 1771466261.610634
[02/18 17:57:41     25s] Saved padding area to DB
[02/18 17:57:41     25s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:1858.7M, EPOCH TIME: 1771466261.611044
[02/18 17:57:41     25s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.000, REAL:0.000, MEM:1858.7M, EPOCH TIME: 1771466261.611419
[02/18 17:57:41     25s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:1858.7M, EPOCH TIME: 1771466261.611849
[02/18 17:57:41     25s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/18 17:57:41     25s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.000, REAL:0.001, MEM:1858.7M, EPOCH TIME: 1771466261.612384
[02/18 17:57:41     25s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:41     25s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:41     25s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1858.7M, EPOCH TIME: 1771466261.612903
[02/18 17:57:41     25s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1858.7M, EPOCH TIME: 1771466261.613177
[02/18 17:57:41     25s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.001, REAL:0.003, MEM:1858.7M, EPOCH TIME: 1771466261.613734
[02/18 17:57:41     25s] 
[02/18 17:57:41     25s] Finished Incremental Placement (cpu=0:00:00.6, real=0:00:01.0, mem=1858.7M)
[02/18 17:57:41     25s] CongRepair sets shifter mode to gplace
[02/18 17:57:41     25s] TDRefine: refinePlace mode is spiral
[02/18 17:57:41     25s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1858.7M, EPOCH TIME: 1771466261.614423
[02/18 17:57:41     25s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1858.7M, EPOCH TIME: 1771466261.614468
[02/18 17:57:41     25s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1858.7M, EPOCH TIME: 1771466261.614531
[02/18 17:57:41     25s] Processing tracks to init pin-track alignment.
[02/18 17:57:41     25s] z: 2, totalTracks: 1
[02/18 17:57:41     25s] z: 4, totalTracks: 1
[02/18 17:57:41     25s] z: 6, totalTracks: 1
[02/18 17:57:41     25s] z: 8, totalTracks: 1
[02/18 17:57:41     25s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/18 17:57:41     25s] All LLGs are deleted
[02/18 17:57:41     25s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:41     25s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:41     25s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:1858.7M, EPOCH TIME: 1771466261.615941
[02/18 17:57:41     25s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:1858.7M, EPOCH TIME: 1771466261.616312
[02/18 17:57:41     25s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1858.7M, EPOCH TIME: 1771466261.616441
[02/18 17:57:41     25s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:41     25s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:41     25s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:1858.7M, EPOCH TIME: 1771466261.617129
[02/18 17:57:41     25s] Max number of tech site patterns supported in site array is 256.
[02/18 17:57:41     25s] Core basic site is NCSU_FreePDK_45nm
[02/18 17:57:41     25s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:1858.7M, EPOCH TIME: 1771466261.620077
[02/18 17:57:41     25s] After signature check, allow fast init is true, keep pre-filter is true.
[02/18 17:57:41     25s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/18 17:57:41     25s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.000, REAL:0.001, MEM:1858.7M, EPOCH TIME: 1771466261.620586
[02/18 17:57:41     25s] Fast DP-INIT is on for default
[02/18 17:57:41     25s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/18 17:57:41     25s] Atter site array init, number of instance map data is 0.
[02/18 17:57:41     25s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.003, REAL:0.005, MEM:1858.7M, EPOCH TIME: 1771466261.621865
[02/18 17:57:41     25s] 
[02/18 17:57:41     25s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/18 17:57:41     25s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/18 17:57:41     25s] OPERPROF:         Starting CMU at level 5, MEM:1858.7M, EPOCH TIME: 1771466261.622530
[02/18 17:57:41     25s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:1858.7M, EPOCH TIME: 1771466261.622843
[02/18 17:57:41     25s] 
[02/18 17:57:41     25s] Bad Lib Cell Checking (CMU) is done! (0)
[02/18 17:57:41     25s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.004, REAL:0.007, MEM:1858.7M, EPOCH TIME: 1771466261.623244
[02/18 17:57:41     25s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:1858.7M, EPOCH TIME: 1771466261.623428
[02/18 17:57:41     25s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.001, MEM:1858.7M, EPOCH TIME: 1771466261.623947
[02/18 17:57:41     25s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1858.7MB).
[02/18 17:57:41     25s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.006, REAL:0.010, MEM:1858.7M, EPOCH TIME: 1771466261.624441
[02/18 17:57:41     25s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.006, REAL:0.010, MEM:1858.7M, EPOCH TIME: 1771466261.624481
[02/18 17:57:41     25s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1716878.3
[02/18 17:57:41     25s] OPERPROF:   Starting RefinePlace at level 2, MEM:1858.7M, EPOCH TIME: 1771466261.625021
[02/18 17:57:41     25s] *** Starting refinePlace (0:00:25.7 mem=1858.7M) ***
[02/18 17:57:41     25s] Total net bbox length = 2.168e+03 (1.110e+03 1.058e+03) (ext = 2.268e+02)
[02/18 17:57:41     25s] 
[02/18 17:57:41     25s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/18 17:57:41     25s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/18 17:57:41     25s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/18 17:57:41     25s] (I)      Default pattern map key = s1494_bench_default.
[02/18 17:57:41     25s] (I)      Default pattern map key = s1494_bench_default.
[02/18 17:57:41     25s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1858.7M, EPOCH TIME: 1771466261.627657
[02/18 17:57:41     25s] Starting refinePlace ...
[02/18 17:57:41     25s] (I)      Default pattern map key = s1494_bench_default.
[02/18 17:57:41     25s] (I)      Default pattern map key = s1494_bench_default.
[02/18 17:57:41     25s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:1858.7M, EPOCH TIME: 1771466261.630482
[02/18 17:57:41     25s] DDP initSite1 nrRow 13 nrJob 13
[02/18 17:57:41     25s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:1858.7M, EPOCH TIME: 1771466261.630553
[02/18 17:57:41     25s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:1858.7M, EPOCH TIME: 1771466261.630623
[02/18 17:57:41     25s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:1858.7M, EPOCH TIME: 1771466261.631009
[02/18 17:57:41     25s] DDP markSite nrRow 13 nrJob 13
[02/18 17:57:41     25s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:1858.7M, EPOCH TIME: 1771466261.631482
[02/18 17:57:41     25s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.002, MEM:1858.7M, EPOCH TIME: 1771466261.632080
[02/18 17:57:41     25s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[02/18 17:57:41     25s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:1858.7M, EPOCH TIME: 1771466261.632489
[02/18 17:57:41     25s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:1858.7M, EPOCH TIME: 1771466261.632783
[02/18 17:57:41     25s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.000, REAL:0.000, MEM:1858.7M, EPOCH TIME: 1771466261.632884
[02/18 17:57:41     25s] ** Cut row section cpu time 0:00:00.0.
[02/18 17:57:41     25s]  ** Cut row section real time 0:00:00.0.
[02/18 17:57:41     25s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.000, REAL:0.001, MEM:1858.7M, EPOCH TIME: 1771466261.633061
[02/18 17:57:41     25s]   Spread Effort: high, pre-route mode, useDDP on.
[02/18 17:57:41     25s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1858.7MB) @(0:00:25.7 - 0:00:25.8).
[02/18 17:57:41     25s] Move report: preRPlace moves 314 insts, mean move: 1.64 um, max move: 5.76 um 
[02/18 17:57:41     25s] 	Max move on inst (g7174): (18.95, 18.63) --> (20.52, 22.82)
[02/18 17:57:41     25s] 	Length: 2 sites, height: 1 rows, site name: NCSU_FreePDK_45nm, cell type: INV_X2
[02/18 17:57:41     25s] wireLenOptFixPriorityInst 0 inst fixed
[02/18 17:57:41     25s] Placement tweakage begins.
[02/18 17:57:41     25s] wire length = 3.172e+03
[02/18 17:57:41     25s] wire length = 3.026e+03
[02/18 17:57:41     25s] Placement tweakage ends.
[02/18 17:57:41     25s] Move report: tweak moves 148 insts, mean move: 0.94 um, max move: 3.99 um 
[02/18 17:57:41     25s] 	Max move on inst (v9_reg): (6.08, 22.82) --> (10.07, 22.82)
[02/18 17:57:41     25s] 
[02/18 17:57:41     25s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[02/18 17:57:41     25s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df625c0): Rebuild thread pool 0x7f72249664b0.
[02/18 17:57:41     25s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df625c0): 0 out of 1 thread pools are available.
[02/18 17:57:41     25s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[02/18 17:57:41     25s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[02/18 17:57:41     25s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/18 17:57:41     25s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1826.7MB) @(0:00:25.8 - 0:00:25.8).
[02/18 17:57:41     25s] Move report: Detail placement moves 314 insts, mean move: 1.73 um, max move: 6.01 um 
[02/18 17:57:41     25s] 	Max move on inst (g7010): (24.41, 11.62) --> (22.61, 15.82)
[02/18 17:57:41     25s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1826.7MB
[02/18 17:57:41     25s] Statistics of distance of Instance movement in refine placement:
[02/18 17:57:41     25s]   maximum (X+Y) =         6.01 um
[02/18 17:57:41     25s]   inst (g7010) with max move: (24.415, 11.6195) -> (22.61, 15.82)
[02/18 17:57:41     25s]   mean    (X+Y) =         1.73 um
[02/18 17:57:41     25s] Summary Report:
[02/18 17:57:41     25s] Instances move: 314 (out of 314 movable)
[02/18 17:57:41     25s] Instances flipped: 0
[02/18 17:57:41     25s] Mean displacement: 1.73 um
[02/18 17:57:41     25s] Max displacement: 6.01 um (Instance: g7010) (24.415, 11.6195) -> (22.61, 15.82)
[02/18 17:57:41     25s] 	Length: 2 sites, height: 1 rows, site name: NCSU_FreePDK_45nm, cell type: INV_X2
[02/18 17:57:41     25s] Total instances moved : 314
[02/18 17:57:41     25s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.039, REAL:0.042, MEM:1826.7M, EPOCH TIME: 1771466261.669473
[02/18 17:57:41     25s] Total net bbox length = 2.513e+03 (1.295e+03 1.218e+03) (ext = 2.260e+02)
[02/18 17:57:41     25s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1826.7MB
[02/18 17:57:41     25s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1826.7MB) @(0:00:25.7 - 0:00:25.8).
[02/18 17:57:41     25s] *** Finished refinePlace (0:00:25.8 mem=1826.7M) ***
[02/18 17:57:41     25s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1716878.3
[02/18 17:57:41     25s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.042, REAL:0.045, MEM:1826.7M, EPOCH TIME: 1771466261.670442
[02/18 17:57:41     25s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1826.7M, EPOCH TIME: 1771466261.670494
[02/18 17:57:41     25s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:314).
[02/18 17:57:41     25s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:41     25s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:41     25s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:41     25s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.002, REAL:0.002, MEM:1826.7M, EPOCH TIME: 1771466261.672157
[02/18 17:57:41     25s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.050, REAL:0.058, MEM:1826.7M, EPOCH TIME: 1771466261.672219
[02/18 17:57:41     25s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1826.7M, EPOCH TIME: 1771466261.672785
[02/18 17:57:41     25s] Starting Early Global Route congestion estimation: mem = 1826.7M
[02/18 17:57:41     25s] (I)      ==================== Layers =====================
[02/18 17:57:41     25s] (I)      +-----+----+---------+---------+--------+-------+
[02/18 17:57:41     25s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[02/18 17:57:41     25s] (I)      +-----+----+---------+---------+--------+-------+
[02/18 17:57:41     25s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[02/18 17:57:41     25s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[02/18 17:57:41     25s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[02/18 17:57:41     25s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[02/18 17:57:41     25s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[02/18 17:57:41     25s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[02/18 17:57:41     25s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[02/18 17:57:41     25s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[02/18 17:57:41     25s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[02/18 17:57:41     25s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[02/18 17:57:41     25s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[02/18 17:57:41     25s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[02/18 17:57:41     25s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[02/18 17:57:41     25s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[02/18 17:57:41     25s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[02/18 17:57:41     25s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[02/18 17:57:41     25s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[02/18 17:57:41     25s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[02/18 17:57:41     25s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[02/18 17:57:41     25s] (I)      +-----+----+---------+---------+--------+-------+
[02/18 17:57:41     25s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[02/18 17:57:41     25s] (I)      +-----+----+---------+---------+--------+-------+
[02/18 17:57:41     25s] (I)      Started Import and model ( Curr Mem: 1826.68 MB )
[02/18 17:57:41     25s] (I)      Default pattern map key = s1494_bench_default.
[02/18 17:57:41     25s] (I)      == Non-default Options ==
[02/18 17:57:41     25s] (I)      Maximum routing layer                              : 4
[02/18 17:57:41     25s] (I)      Number of threads                                  : 1
[02/18 17:57:41     25s] (I)      Use non-blocking free Dbs wires                    : false
[02/18 17:57:41     25s] (I)      Method to set GCell size                           : row
[02/18 17:57:41     25s] (I)      Counted 16 PG shapes. We will not process PG shapes layer by layer.
[02/18 17:57:41     25s] (I)      Use row-based GCell size
[02/18 17:57:41     25s] (I)      Use row-based GCell align
[02/18 17:57:41     25s] (I)      layer 0 area = 0
[02/18 17:57:41     25s] (I)      layer 1 area = 0
[02/18 17:57:41     25s] (I)      layer 2 area = 0
[02/18 17:57:41     25s] (I)      layer 3 area = 0
[02/18 17:57:41     25s] (I)      GCell unit size   : 2800
[02/18 17:57:41     25s] (I)      GCell multiplier  : 1
[02/18 17:57:41     25s] (I)      GCell row height  : 2800
[02/18 17:57:41     25s] (I)      Actual row height : 2800
[02/18 17:57:41     25s] (I)      GCell align ref   : 12160 12040
[02/18 17:57:41     25s] [NR-eGR] Track table information for default rule: 
[02/18 17:57:41     25s] [NR-eGR] metal1 has single uniform track structure
[02/18 17:57:41     25s] [NR-eGR] metal2 has single uniform track structure
[02/18 17:57:41     25s] [NR-eGR] metal3 has single uniform track structure
[02/18 17:57:41     25s] [NR-eGR] metal4 has single uniform track structure
[02/18 17:57:41     25s] [NR-eGR] metal5 has single uniform track structure
[02/18 17:57:41     25s] [NR-eGR] metal6 has single uniform track structure
[02/18 17:57:41     25s] [NR-eGR] metal7 has single uniform track structure
[02/18 17:57:41     25s] [NR-eGR] metal8 has single uniform track structure
[02/18 17:57:41     25s] [NR-eGR] metal9 has single uniform track structure
[02/18 17:57:41     25s] [NR-eGR] metal10 has single uniform track structure
[02/18 17:57:41     25s] (I)      ============== Default via ===============
[02/18 17:57:41     25s] (I)      +---+------------------+-----------------+
[02/18 17:57:41     25s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[02/18 17:57:41     25s] (I)      +---+------------------+-----------------+
[02/18 17:57:41     25s] (I)      | 1 |    9  via1_8     |    1  via1_0    |
[02/18 17:57:41     25s] (I)      | 2 |   18  via2_8     |   10  via2_0    |
[02/18 17:57:41     25s] (I)      | 3 |   21  via3_2     |   19  via3_0    |
[02/18 17:57:41     25s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[02/18 17:57:41     25s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[02/18 17:57:41     25s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[02/18 17:57:41     25s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[02/18 17:57:41     25s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[02/18 17:57:41     25s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[02/18 17:57:41     25s] (I)      +---+------------------+-----------------+
[02/18 17:57:41     25s] [NR-eGR] Read 12 PG shapes
[02/18 17:57:41     25s] [NR-eGR] Read 0 clock shapes
[02/18 17:57:41     25s] [NR-eGR] Read 0 other shapes
[02/18 17:57:41     25s] [NR-eGR] #Routing Blockages  : 0
[02/18 17:57:41     25s] [NR-eGR] #Instance Blockages : 0
[02/18 17:57:41     25s] [NR-eGR] #PG Blockages       : 12
[02/18 17:57:41     25s] [NR-eGR] #Halo Blockages     : 0
[02/18 17:57:41     25s] [NR-eGR] #Boundary Blockages : 0
[02/18 17:57:41     25s] [NR-eGR] #Clock Blockages    : 0
[02/18 17:57:41     25s] [NR-eGR] #Other Blockages    : 0
[02/18 17:57:41     25s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/18 17:57:41     25s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[02/18 17:57:41     25s] [NR-eGR] Read 330 nets ( ignored 0 )
[02/18 17:57:41     25s] (I)      early_global_route_priority property id does not exist.
[02/18 17:57:41     25s] (I)      Read Num Blocks=12  Num Prerouted Wires=0  Num CS=0
[02/18 17:57:41     25s] (I)      Layer 1 (V) : #blockages 12 : #preroutes 0
[02/18 17:57:41     25s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[02/18 17:57:41     25s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[02/18 17:57:41     25s] (I)      Number of ignored nets                =      0
[02/18 17:57:41     25s] (I)      Number of connected nets              =      0
[02/18 17:57:41     25s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[02/18 17:57:41     25s] (I)      Number of clock nets                  =      1.  Ignored: No
[02/18 17:57:41     25s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/18 17:57:41     25s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/18 17:57:41     25s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/18 17:57:41     25s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/18 17:57:41     25s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/18 17:57:41     25s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[02/18 17:57:41     25s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/18 17:57:41     25s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[02/18 17:57:41     25s] (I)      Ndr track 0 does not exist
[02/18 17:57:41     25s] (I)      ---------------------Grid Graph Info--------------------
[02/18 17:57:41     25s] (I)      Routing area        : (0, 0) - (62700, 60480)
[02/18 17:57:41     25s] (I)      Core area           : (12160, 12040) - (50540, 48440)
[02/18 17:57:41     25s] (I)      Site width          :   380  (dbu)
[02/18 17:57:41     25s] (I)      Row height          :  2800  (dbu)
[02/18 17:57:41     25s] (I)      GCell row height    :  2800  (dbu)
[02/18 17:57:41     25s] (I)      GCell width         :  2800  (dbu)
[02/18 17:57:41     25s] (I)      GCell height        :  2800  (dbu)
[02/18 17:57:41     25s] (I)      Grid                :    23    22     4
[02/18 17:57:41     25s] (I)      Layer numbers       :     1     2     3     4
[02/18 17:57:41     25s] (I)      Vertical capacity   :     0  2800     0  2800
[02/18 17:57:41     25s] (I)      Horizontal capacity :     0     0  2800     0
[02/18 17:57:41     25s] (I)      Default wire width  :   140   140   140   280
[02/18 17:57:41     25s] (I)      Default wire space  :   130   140   140   280
[02/18 17:57:41     25s] (I)      Default wire pitch  :   270   280   280   560
[02/18 17:57:41     25s] (I)      Default pitch size  :   270   380   280   560
[02/18 17:57:41     25s] (I)      First track coord   :   140   190   140   590
[02/18 17:57:41     25s] (I)      Num tracks per GCell: 10.37  7.37 10.00  5.00
[02/18 17:57:41     25s] (I)      Total num of tracks :   216   165   216   111
[02/18 17:57:41     25s] (I)      Num of masks        :     1     1     1     1
[02/18 17:57:41     25s] (I)      Num of trim masks   :     0     0     0     0
[02/18 17:57:41     25s] (I)      --------------------------------------------------------
[02/18 17:57:41     25s] 
[02/18 17:57:41     25s] [NR-eGR] ============ Routing rule table ============
[02/18 17:57:41     25s] [NR-eGR] Rule id: 0  Nets: 330
[02/18 17:57:41     25s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[02/18 17:57:41     25s] (I)                    Layer    2    3    4 
[02/18 17:57:41     25s] (I)                    Pitch  380  280  560 
[02/18 17:57:41     25s] (I)             #Used tracks    1    1    1 
[02/18 17:57:41     25s] (I)       #Fully used tracks    1    1    1 
[02/18 17:57:41     25s] [NR-eGR] ========================================
[02/18 17:57:41     25s] [NR-eGR] 
[02/18 17:57:41     25s] (I)      =============== Blocked Tracks ===============
[02/18 17:57:41     25s] (I)      +-------+---------+----------+---------------+
[02/18 17:57:41     25s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/18 17:57:41     25s] (I)      +-------+---------+----------+---------------+
[02/18 17:57:41     25s] (I)      |     1 |       0 |        0 |         0.00% |
[02/18 17:57:41     25s] (I)      |     2 |    3630 |      608 |        16.75% |
[02/18 17:57:41     25s] (I)      |     3 |    4968 |        0 |         0.00% |
[02/18 17:57:41     25s] (I)      |     4 |    2442 |        0 |         0.00% |
[02/18 17:57:41     25s] (I)      +-------+---------+----------+---------------+
[02/18 17:57:41     25s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1826.68 MB )
[02/18 17:57:41     25s] (I)      Reset routing kernel
[02/18 17:57:41     25s] (I)      Started Global Routing ( Curr Mem: 1826.68 MB )
[02/18 17:57:41     25s] (I)      totalPins=1197  totalGlobalPin=1103 (92.15%)
[02/18 17:57:41     25s] (I)      total 2D Cap : 10444 = (4968 H, 5476 V)
[02/18 17:57:41     25s] [NR-eGR] Layer group 1: route 330 net(s) in layer range [2, 4]
[02/18 17:57:41     25s] (I)      
[02/18 17:57:41     25s] (I)      ============  Phase 1a Route ============
[02/18 17:57:41     25s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[02/18 17:57:41     25s] (I)      Usage: 2032 = (1032 H, 1000 V) = (20.77% H, 18.26% V) = (1.445e+03um H, 1.400e+03um V)
[02/18 17:57:41     25s] (I)      
[02/18 17:57:41     25s] (I)      ============  Phase 1b Route ============
[02/18 17:57:41     25s] (I)      Usage: 2037 = (1034 H, 1003 V) = (20.81% H, 18.32% V) = (1.448e+03um H, 1.404e+03um V)
[02/18 17:57:41     25s] (I)      Overflow of layer group 1: 0.70% H + 1.85% V. EstWL: 2.851800e+03um
[02/18 17:57:41     25s] (I)      Congestion metric : 0.70%H 1.85%V, 2.56%HV
[02/18 17:57:41     25s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/18 17:57:41     25s] (I)      
[02/18 17:57:41     25s] (I)      ============  Phase 1c Route ============
[02/18 17:57:41     25s] (I)      Level2 Grid: 5 x 5
[02/18 17:57:41     25s] (I)      Usage: 2037 = (1034 H, 1003 V) = (20.81% H, 18.32% V) = (1.448e+03um H, 1.404e+03um V)
[02/18 17:57:41     25s] (I)      
[02/18 17:57:41     25s] (I)      ============  Phase 1d Route ============
[02/18 17:57:41     25s] (I)      Usage: 2045 = (1038 H, 1007 V) = (20.89% H, 18.39% V) = (1.453e+03um H, 1.410e+03um V)
[02/18 17:57:41     25s] (I)      
[02/18 17:57:41     25s] (I)      ============  Phase 1e Route ============
[02/18 17:57:41     25s] (I)      Usage: 2045 = (1038 H, 1007 V) = (20.89% H, 18.39% V) = (1.453e+03um H, 1.410e+03um V)
[02/18 17:57:41     25s] [NR-eGR] Early Global Route overflow of layer group 1: 0.91% H + 2.65% V. EstWL: 2.863000e+03um
[02/18 17:57:41     25s] (I)      
[02/18 17:57:41     25s] (I)      ============  Phase 1l Route ============
[02/18 17:57:41     25s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[02/18 17:57:41     25s] (I)      Layer  2:       2885      1047        28         354        3205    ( 9.94%) 
[02/18 17:57:41     25s] (I)      Layer  3:       4752      1187        12           0        4840    ( 0.00%) 
[02/18 17:57:41     25s] (I)      Layer  4:       2331       531        12         105        2310    ( 4.35%) 
[02/18 17:57:41     25s] (I)      Total:          9968      2765        52         458       10355    ( 4.24%) 
[02/18 17:57:41     25s] (I)      
[02/18 17:57:41     25s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/18 17:57:41     25s] [NR-eGR]                        OverCon           OverCon            
[02/18 17:57:41     25s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[02/18 17:57:41     25s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[02/18 17:57:41     25s] [NR-eGR] ---------------------------------------------------------------
[02/18 17:57:41     25s] [NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/18 17:57:41     25s] [NR-eGR]  metal2 ( 2)        18( 4.13%)         2( 0.46%)   ( 4.59%) 
[02/18 17:57:41     25s] [NR-eGR]  metal3 ( 3)         8( 1.65%)         1( 0.21%)   ( 1.86%) 
[02/18 17:57:41     25s] [NR-eGR]  metal4 ( 4)        10( 2.16%)         0( 0.00%)   ( 2.16%) 
[02/18 17:57:41     25s] [NR-eGR] ---------------------------------------------------------------
[02/18 17:57:41     25s] [NR-eGR]        Total        36( 2.60%)         3( 0.22%)   ( 2.82%) 
[02/18 17:57:41     25s] [NR-eGR] 
[02/18 17:57:41     25s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1834.68 MB )
[02/18 17:57:41     25s] (I)      total 2D Cap : 10458 = (4968 H, 5490 V)
[02/18 17:57:41     25s] [NR-eGR] Overflow after Early Global Route 1.78% H + 1.42% V
[02/18 17:57:41     25s] Early Global Route congestion estimation runtime: 0.06 seconds, mem = 1834.7M
[02/18 17:57:41     25s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.029, REAL:0.059, MEM:1834.7M, EPOCH TIME: 1771466261.731832
[02/18 17:57:41     25s] OPERPROF: Starting HotSpotCal at level 1, MEM:1834.7M, EPOCH TIME: 1771466261.731929
[02/18 17:57:41     25s] [hotspot] +------------+---------------+---------------+
[02/18 17:57:41     25s] [hotspot] |            |   max hotspot | total hotspot |
[02/18 17:57:41     25s] [hotspot] +------------+---------------+---------------+
[02/18 17:57:41     25s] [hotspot] | normalized |          1.00 |          1.00 |
[02/18 17:57:41     25s] [hotspot] +------------+---------------+---------------+
[02/18 17:57:41     25s] Local HotSpot Analysis: normalized max congestion hotspot area = 1.00, normalized total congestion hotspot area = 1.00 (area is in unit of 4 std-cell row bins)
[02/18 17:57:41     25s] [hotspot] max/total 1.00/1.00, big hotspot (>10) total 0.00
[02/18 17:57:41     25s] [hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[02/18 17:57:41     25s] [hotspot] +-----+-------------------------------------+---------------+
[02/18 17:57:41     25s] [hotspot] | top |            hotspot bbox             | hotspot score |
[02/18 17:57:41     25s] [hotspot] +-----+-------------------------------------+---------------+
[02/18 17:57:41     25s] [hotspot] |  1  |    11.68    11.62    17.28    17.22 |        1.00   |
[02/18 17:57:41     25s] [hotspot] +-----+-------------------------------------+---------------+
[02/18 17:57:41     25s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:1850.7M, EPOCH TIME: 1771466261.733051
[02/18 17:57:41     25s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1850.7M, EPOCH TIME: 1771466261.733156
[02/18 17:57:41     25s] Starting Early Global Route wiring: mem = 1850.7M
[02/18 17:57:41     25s] (I)      ============= Track Assignment ============
[02/18 17:57:41     25s] (I)      Started Track Assignment (1T) ( Curr Mem: 1850.68 MB )
[02/18 17:57:41     25s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[02/18 17:57:41     25s] (I)      Run Multi-thread track assignment
[02/18 17:57:41     25s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1850.68 MB )
[02/18 17:57:41     25s] (I)      Started Export ( Curr Mem: 1850.68 MB )
[02/18 17:57:41     25s] [NR-eGR]                  Length (um)  Vias 
[02/18 17:57:41     25s] [NR-eGR] -----------------------------------
[02/18 17:57:41     25s] [NR-eGR]  metal1   (1H)             0  1168 
[02/18 17:57:41     25s] [NR-eGR]  metal2   (2V)           978  1518 
[02/18 17:57:41     25s] [NR-eGR]  metal3   (3H)          1553   510 
[02/18 17:57:41     25s] [NR-eGR]  metal4   (4V)           737     0 
[02/18 17:57:41     25s] [NR-eGR]  metal5   (5H)             0     0 
[02/18 17:57:41     25s] [NR-eGR]  metal6   (6V)             0     0 
[02/18 17:57:41     25s] [NR-eGR]  metal7   (7H)             0     0 
[02/18 17:57:41     25s] [NR-eGR]  metal8   (8V)             0     0 
[02/18 17:57:41     25s] [NR-eGR]  metal9   (9H)             0     0 
[02/18 17:57:41     25s] [NR-eGR]  metal10  (10V)            0     0 
[02/18 17:57:41     25s] [NR-eGR] -----------------------------------
[02/18 17:57:41     25s] [NR-eGR]           Total         3268  3196 
[02/18 17:57:41     25s] [NR-eGR] --------------------------------------------------------------------------
[02/18 17:57:41     25s] [NR-eGR] Total half perimeter of net bounding box: 2513um
[02/18 17:57:41     25s] [NR-eGR] Total length: 3268um, number of vias: 3196
[02/18 17:57:41     25s] [NR-eGR] --------------------------------------------------------------------------
[02/18 17:57:41     25s] [NR-eGR] Total eGR-routed clock nets wire length: 21um, number of vias: 18
[02/18 17:57:41     25s] [NR-eGR] --------------------------------------------------------------------------
[02/18 17:57:41     25s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1850.68 MB )
[02/18 17:57:41     25s] Early Global Route wiring runtime: 0.01 seconds, mem = 1850.7M
[02/18 17:57:41     25s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.011, REAL:0.015, MEM:1850.7M, EPOCH TIME: 1771466261.748144
[02/18 17:57:41     25s] 0 delay mode for cte disabled.
[02/18 17:57:41     25s] SKP cleared!
[02/18 17:57:41     25s] 
[02/18 17:57:41     25s] *** Finished incrementalPlace (cpu=0:00:00.8, real=0:00:01.0)***
[02/18 17:57:41     25s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1850.7M, EPOCH TIME: 1771466261.764146
[02/18 17:57:41     25s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:41     25s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:41     25s] All LLGs are deleted
[02/18 17:57:41     25s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:41     25s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:41     25s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1850.7M, EPOCH TIME: 1771466261.764226
[02/18 17:57:41     25s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1850.7M, EPOCH TIME: 1771466261.764280
[02/18 17:57:41     25s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:1850.7M, EPOCH TIME: 1771466261.765145
[02/18 17:57:41     25s] Start to check current routing status for nets...
[02/18 17:57:41     25s] All nets are already routed correctly.
[02/18 17:57:41     25s] End to check current routing status for nets (mem=1850.7M)
[02/18 17:57:41     25s] Extraction called for design 's1494_bench' of instances=314 and nets=332 using extraction engine 'preRoute' .
[02/18 17:57:41     25s] PreRoute RC Extraction called for design s1494_bench.
[02/18 17:57:41     25s] RC Extraction called in multi-corner(1) mode.
[02/18 17:57:41     25s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[02/18 17:57:41     25s] Type 'man IMPEXT-6197' for more detail.
[02/18 17:57:41     25s] RCMode: PreRoute
[02/18 17:57:41     25s]       RC Corner Indexes            0   
[02/18 17:57:41     25s] Capacitance Scaling Factor   : 1.00000 
[02/18 17:57:41     25s] Resistance Scaling Factor    : 1.00000 
[02/18 17:57:41     25s] Clock Cap. Scaling Factor    : 1.00000 
[02/18 17:57:41     25s] Clock Res. Scaling Factor    : 1.00000 
[02/18 17:57:41     25s] Shrink Factor                : 1.00000
[02/18 17:57:41     25s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/18 17:57:41     25s] 
[02/18 17:57:41     25s] Trim Metal Layers:
[02/18 17:57:41     25s] LayerId::1 widthSet size::1
[02/18 17:57:41     25s] LayerId::2 widthSet size::1
[02/18 17:57:41     25s] LayerId::3 widthSet size::1
[02/18 17:57:41     25s] LayerId::4 widthSet size::1
[02/18 17:57:41     25s] LayerId::5 widthSet size::1
[02/18 17:57:41     25s] LayerId::6 widthSet size::1
[02/18 17:57:41     25s] LayerId::7 widthSet size::1
[02/18 17:57:41     25s] LayerId::8 widthSet size::1
[02/18 17:57:41     25s] LayerId::9 widthSet size::1
[02/18 17:57:41     25s] LayerId::10 widthSet size::1
[02/18 17:57:41     25s] Updating RC grid for preRoute extraction ...
[02/18 17:57:41     25s] eee: pegSigSF::1.070000
[02/18 17:57:41     25s] Initializing multi-corner resistance tables ...
[02/18 17:57:41     25s] eee: l::1 avDens::0.016873 usedTrk::15.186000 availTrk::900.000000 sigTrk::15.186000
[02/18 17:57:41     25s] eee: l::2 avDens::0.124644 usedTrk::82.658536 availTrk::663.157895 sigTrk::82.658536
[02/18 17:57:41     25s] eee: l::3 avDens::0.166205 usedTrk::116.343747 availTrk::700.000000 sigTrk::116.343747
[02/18 17:57:41     25s] eee: l::4 avDens::0.210727 usedTrk::52.681785 availTrk::250.000000 sigTrk::52.681785
[02/18 17:57:41     25s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:57:41     25s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:57:41     25s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:57:41     25s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:57:41     25s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:57:41     25s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:57:41     25s] {RT _default_rc_corner_ 0 4 4 {3 0} 1}
[02/18 17:57:41     25s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.292500 uaWl=1.000000 uaWlH=0.225551 aWlH=0.000000 lMod=0 pMax=0.876800 pMod=80 wcR=0.223500 newSi=0.001600 wHLS=0.558750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[02/18 17:57:41     25s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1850.680M)
[02/18 17:57:41     25s] Compute RC Scale Done ...
[02/18 17:57:41     25s] **optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1561.4M, totSessionCpu=0:00:26 **
[02/18 17:57:41     25s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/18 17:57:41     25s] #################################################################################
[02/18 17:57:41     25s] # Design Stage: PreRoute
[02/18 17:57:41     25s] # Design Name: s1494_bench
[02/18 17:57:41     25s] # Design Mode: 45nm
[02/18 17:57:41     25s] # Analysis Mode: MMMC OCV 
[02/18 17:57:41     25s] # Parasitics Mode: No SPEF/RCDB 
[02/18 17:57:41     25s] # Signoff Settings: SI Off 
[02/18 17:57:41     25s] #################################################################################
[02/18 17:57:41     26s] Calculate early delays in OCV mode...
[02/18 17:57:41     26s] Calculate late delays in OCV mode...
[02/18 17:57:41     26s] Topological Sorting (REAL = 0:00:00.0, MEM = 1856.3M, InitMEM = 1856.3M)
[02/18 17:57:41     26s] Start delay calculation (fullDC) (1 T). (MEM=1856.28)
[02/18 17:57:41     26s] End AAE Lib Interpolated Model. (MEM=1876.01 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/18 17:57:42     26s] Total number of fetched objects 330
[02/18 17:57:42     26s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/18 17:57:42     26s] End delay calculation. (MEM=1891.7 CPU=0:00:00.1 REAL=0:00:01.0)
[02/18 17:57:42     26s] End delay calculation (fullDC). (MEM=1891.7 CPU=0:00:00.1 REAL=0:00:01.0)
[02/18 17:57:42     26s] *** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 1891.7M) ***
[02/18 17:57:42     26s] *** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.1/0:00:01.3 (0.9), totSession cpu/real = 0:00:26.2/0:00:28.6 (0.9), mem = 1899.7M
[02/18 17:57:42     26s] 
[02/18 17:57:42     26s] =============================================================================================
[02/18 17:57:42     26s]  Step TAT Report : IncrReplace #1 / place_opt_design #1                         21.39-s058_1
[02/18 17:57:42     26s] =============================================================================================
[02/18 17:57:42     26s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/18 17:57:42     26s] ---------------------------------------------------------------------------------------------
[02/18 17:57:42     26s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/18 17:57:42     26s] [ ExtractRC              ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.6
[02/18 17:57:42     26s] [ TimingUpdate           ]      4   0:00:00.0  (   3.0 % )     0:00:00.0 /  0:00:00.1    1.3
[02/18 17:57:42     26s] [ FullDelayCalc          ]      1   0:00:00.2  (  12.1 % )     0:00:00.2 /  0:00:00.1    1.0
[02/18 17:57:42     26s] [ MISC                   ]          0:00:01.1  (  83.7 % )     0:00:01.1 /  0:00:00.9    0.9
[02/18 17:57:42     26s] ---------------------------------------------------------------------------------------------
[02/18 17:57:42     26s]  IncrReplace #1 TOTAL               0:00:01.3  ( 100.0 % )     0:00:01.3 /  0:00:01.1    0.9
[02/18 17:57:42     26s] ---------------------------------------------------------------------------------------------
[02/18 17:57:42     26s] 
[02/18 17:57:42     26s] *** Timing Is met
[02/18 17:57:42     26s] *** Check timing (0:00:00.0)
[02/18 17:57:42     26s] *** Timing Is met
[02/18 17:57:42     26s] *** Check timing (0:00:00.0)
[02/18 17:57:42     26s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[02/18 17:57:42     26s] Info: 1 clock net  excluded from IPO operation.
[02/18 17:57:42     26s] ### Creating LA Mngr. totSessionCpu=0:00:26.2 mem=1915.7M
[02/18 17:57:42     26s] ### Creating LA Mngr, finished. totSessionCpu=0:00:26.2 mem=1915.7M
[02/18 17:57:42     26s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/18 17:57:42     26s] ### Creating PhyDesignMc. totSessionCpu=0:00:26.2 mem=1934.8M
[02/18 17:57:42     26s] OPERPROF: Starting DPlace-Init at level 1, MEM:1934.8M, EPOCH TIME: 1771466262.143974
[02/18 17:57:42     26s] Processing tracks to init pin-track alignment.
[02/18 17:57:42     26s] z: 2, totalTracks: 1
[02/18 17:57:42     26s] z: 4, totalTracks: 1
[02/18 17:57:42     26s] z: 6, totalTracks: 1
[02/18 17:57:42     26s] z: 8, totalTracks: 1
[02/18 17:57:42     26s] #spOpts: N=45 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[02/18 17:57:42     26s] All LLGs are deleted
[02/18 17:57:42     26s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:42     26s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:42     26s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1934.8M, EPOCH TIME: 1771466262.145790
[02/18 17:57:42     26s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1934.8M, EPOCH TIME: 1771466262.145840
[02/18 17:57:42     26s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1934.8M, EPOCH TIME: 1771466262.146178
[02/18 17:57:42     26s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:42     26s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:42     26s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1934.8M, EPOCH TIME: 1771466262.146923
[02/18 17:57:42     26s] Max number of tech site patterns supported in site array is 256.
[02/18 17:57:42     26s] Core basic site is NCSU_FreePDK_45nm
[02/18 17:57:42     26s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1934.8M, EPOCH TIME: 1771466262.149850
[02/18 17:57:42     26s] After signature check, allow fast init is true, keep pre-filter is true.
[02/18 17:57:42     26s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/18 17:57:42     26s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:1934.8M, EPOCH TIME: 1771466262.150284
[02/18 17:57:42     26s] Fast DP-INIT is on for default
[02/18 17:57:42     26s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/18 17:57:42     26s] Atter site array init, number of instance map data is 0.
[02/18 17:57:42     26s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.003, REAL:0.004, MEM:1934.8M, EPOCH TIME: 1771466262.151059
[02/18 17:57:42     26s] 
[02/18 17:57:42     26s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/18 17:57:42     26s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/18 17:57:42     26s] OPERPROF:     Starting CMU at level 3, MEM:1934.8M, EPOCH TIME: 1771466262.151824
[02/18 17:57:42     26s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1934.8M, EPOCH TIME: 1771466262.152125
[02/18 17:57:42     26s] 
[02/18 17:57:42     26s] Bad Lib Cell Checking (CMU) is done! (0)
[02/18 17:57:42     26s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.004, REAL:0.006, MEM:1934.8M, EPOCH TIME: 1771466262.152408
[02/18 17:57:42     26s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1934.8M, EPOCH TIME: 1771466262.152619
[02/18 17:57:42     26s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:1950.8M, EPOCH TIME: 1771466262.153442
[02/18 17:57:42     26s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1950.8MB).
[02/18 17:57:42     26s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.007, REAL:0.010, MEM:1950.8M, EPOCH TIME: 1771466262.153840
[02/18 17:57:42     26s] TotalInstCnt at PhyDesignMc Initialization: 314
[02/18 17:57:42     26s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:26.2 mem=1950.8M
[02/18 17:57:42     26s] Begin: Area Reclaim Optimization
[02/18 17:57:42     26s] *** AreaOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:26.2/0:00:28.7 (0.9), mem = 1950.8M
[02/18 17:57:42     26s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1716878.6
[02/18 17:57:42     26s] ### Creating RouteCongInterface, started
[02/18 17:57:42     26s] 
[02/18 17:57:42     26s] #optDebug:  {2, 1.000, 0.8500} {3, 0.200, 0.6214} {4, 0.200, 0.6214} 
[02/18 17:57:42     26s] 
[02/18 17:57:42     26s] #optDebug: {0, 1.000}
[02/18 17:57:42     26s] ### Creating RouteCongInterface, finished
[02/18 17:57:42     26s] {MG  {3 0 2.8 0.2} }
[02/18 17:57:42     26s] ### Creating LA Mngr. totSessionCpu=0:00:26.2 mem=1950.8M
[02/18 17:57:42     26s] ### Creating LA Mngr, finished. totSessionCpu=0:00:26.2 mem=1950.8M
[02/18 17:57:42     26s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1950.8M, EPOCH TIME: 1771466262.167377
[02/18 17:57:42     26s] Found 0 hard placement blockage before merging.
[02/18 17:57:42     26s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1950.8M, EPOCH TIME: 1771466262.167477
[02/18 17:57:42     26s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 98.17
[02/18 17:57:42     26s] +---------+---------+--------+--------+------------+--------+
[02/18 17:57:42     26s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[02/18 17:57:42     26s] +---------+---------+--------+--------+------------+--------+
[02/18 17:57:42     26s] |   98.17%|        -|   0.000|   0.000|   0:00:00.0| 1950.8M|
[02/18 17:57:42     26s] #optDebug: <stH: 1.4000 MiSeL: 25.5530>
[02/18 17:57:42     26s] |   98.17%|        0|   0.000|   0.000|   0:00:00.0| 1950.8M|
[02/18 17:57:42     26s] |   98.17%|        0|   0.000|   0.000|   0:00:00.0| 1950.8M|
[02/18 17:57:42     26s] |   98.17%|        0|   0.000|   0.000|   0:00:00.0| 1950.8M|
[02/18 17:57:42     26s] #optDebug: <stH: 1.4000 MiSeL: 25.5530>
[02/18 17:57:42     26s] #optDebug: RTR_SNLTF <10.0000 1.4000> <14.0000> 
[02/18 17:57:42     26s] |   98.17%|        0|   0.000|   0.000|   0:00:00.0| 1950.8M|
[02/18 17:57:42     26s] +---------+---------+--------+--------+------------+--------+
[02/18 17:57:42     26s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 98.17
[02/18 17:57:42     26s] 
[02/18 17:57:42     26s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[02/18 17:57:42     26s] --------------------------------------------------------------
[02/18 17:57:42     26s] |                                   | Total     | Sequential |
[02/18 17:57:42     26s] --------------------------------------------------------------
[02/18 17:57:42     26s] | Num insts resized                 |       0  |       0    |
[02/18 17:57:42     26s] | Num insts undone                  |       0  |       0    |
[02/18 17:57:42     26s] | Num insts Downsized               |       0  |       0    |
[02/18 17:57:42     26s] | Num insts Samesized               |       0  |       0    |
[02/18 17:57:42     26s] | Num insts Upsized                 |       0  |       0    |
[02/18 17:57:42     26s] | Num multiple commits+uncommits    |       0  |       -    |
[02/18 17:57:42     26s] --------------------------------------------------------------
[02/18 17:57:42     26s] Bottom Preferred Layer:
[02/18 17:57:42     26s]     None
[02/18 17:57:42     26s] Via Pillar Rule:
[02/18 17:57:42     26s]     None
[02/18 17:57:42     26s] 
[02/18 17:57:42     26s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[02/18 17:57:42     26s] End: Core Area Reclaim Optimization (cpu = 0:00:00.1) (real = 0:00:00.0) **
[02/18 17:57:42     26s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1950.8M, EPOCH TIME: 1771466262.206032
[02/18 17:57:42     26s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:314).
[02/18 17:57:42     26s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:42     26s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:42     26s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:42     26s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:1944.8M, EPOCH TIME: 1771466262.207554
[02/18 17:57:42     26s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1944.8M, EPOCH TIME: 1771466262.208125
[02/18 17:57:42     26s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1944.8M, EPOCH TIME: 1771466262.208207
[02/18 17:57:42     26s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1944.8M, EPOCH TIME: 1771466262.209175
[02/18 17:57:42     26s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:42     26s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:42     26s] 
[02/18 17:57:42     26s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/18 17:57:42     26s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/18 17:57:42     26s] OPERPROF:       Starting CMU at level 4, MEM:1944.8M, EPOCH TIME: 1771466262.212297
[02/18 17:57:42     26s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1944.8M, EPOCH TIME: 1771466262.212677
[02/18 17:57:42     26s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.003, REAL:0.004, MEM:1944.8M, EPOCH TIME: 1771466262.213039
[02/18 17:57:42     26s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1944.8M, EPOCH TIME: 1771466262.213319
[02/18 17:57:42     26s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.001, MEM:1944.8M, EPOCH TIME: 1771466262.213906
[02/18 17:57:42     26s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1944.8M, EPOCH TIME: 1771466262.214085
[02/18 17:57:42     26s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1944.8M, EPOCH TIME: 1771466262.214424
[02/18 17:57:42     26s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.005, REAL:0.007, MEM:1944.8M, EPOCH TIME: 1771466262.214786
[02/18 17:57:42     26s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.005, REAL:0.007, MEM:1944.8M, EPOCH TIME: 1771466262.215118
[02/18 17:57:42     26s] TDRefine: refinePlace mode is spiral
[02/18 17:57:42     26s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1716878.4
[02/18 17:57:42     26s] OPERPROF: Starting RefinePlace at level 1, MEM:1944.8M, EPOCH TIME: 1771466262.215513
[02/18 17:57:42     26s] *** Starting refinePlace (0:00:26.3 mem=1944.8M) ***
[02/18 17:57:42     26s] Total net bbox length = 2.513e+03 (1.295e+03 1.218e+03) (ext = 2.260e+02)
[02/18 17:57:42     26s] 
[02/18 17:57:42     26s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/18 17:57:42     26s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/18 17:57:42     26s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/18 17:57:42     26s] (I)      Default pattern map key = s1494_bench_default.
[02/18 17:57:42     26s] (I)      Default pattern map key = s1494_bench_default.
[02/18 17:57:42     26s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1944.8M, EPOCH TIME: 1771466262.218898
[02/18 17:57:42     26s] Starting refinePlace ...
[02/18 17:57:42     26s] (I)      Default pattern map key = s1494_bench_default.
[02/18 17:57:42     26s] One DDP V2 for no tweak run.
[02/18 17:57:42     26s] 
[02/18 17:57:42     26s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[02/18 17:57:42     26s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df625c0): Rebuild thread pool 0x7f72249664b0.
[02/18 17:57:42     26s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df625c0): 0 out of 1 thread pools are available.
[02/18 17:57:42     26s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[02/18 17:57:42     26s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[02/18 17:57:42     26s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/18 17:57:42     26s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1928.8MB) @(0:00:26.3 - 0:00:26.3).
[02/18 17:57:42     26s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/18 17:57:42     26s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1928.8MB
[02/18 17:57:42     26s] Statistics of distance of Instance movement in refine placement:
[02/18 17:57:42     26s]   maximum (X+Y) =         0.00 um
[02/18 17:57:42     26s]   mean    (X+Y) =         0.00 um
[02/18 17:57:42     26s] Summary Report:
[02/18 17:57:42     26s] Instances move: 0 (out of 314 movable)
[02/18 17:57:42     26s] Instances flipped: 0
[02/18 17:57:42     26s] Mean displacement: 0.00 um
[02/18 17:57:42     26s] Max displacement: 0.00 um 
[02/18 17:57:42     26s] Total instances moved : 0
[02/18 17:57:42     26s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.014, REAL:0.014, MEM:1928.8M, EPOCH TIME: 1771466262.233328
[02/18 17:57:42     26s] Total net bbox length = 2.513e+03 (1.295e+03 1.218e+03) (ext = 2.260e+02)
[02/18 17:57:42     26s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1928.8MB
[02/18 17:57:42     26s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1928.8MB) @(0:00:26.3 - 0:00:26.3).
[02/18 17:57:42     26s] *** Finished refinePlace (0:00:26.3 mem=1928.8M) ***
[02/18 17:57:42     26s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1716878.4
[02/18 17:57:42     26s] OPERPROF: Finished RefinePlace at level 1, CPU:0.017, REAL:0.019, MEM:1928.8M, EPOCH TIME: 1771466262.234127
[02/18 17:57:42     26s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1928.8M, EPOCH TIME: 1771466262.235704
[02/18 17:57:42     26s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:314).
[02/18 17:57:42     26s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:42     26s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:42     26s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:42     26s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:1928.8M, EPOCH TIME: 1771466262.236945
[02/18 17:57:42     26s] *** maximum move = 0.00 um ***
[02/18 17:57:42     26s] *** Finished re-routing un-routed nets (1928.8M) ***
[02/18 17:57:42     26s] OPERPROF: Starting DPlace-Init at level 1, MEM:1928.8M, EPOCH TIME: 1771466262.238338
[02/18 17:57:42     26s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1928.8M, EPOCH TIME: 1771466262.239582
[02/18 17:57:42     26s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:42     26s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:42     26s] 
[02/18 17:57:42     26s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/18 17:57:42     26s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/18 17:57:42     26s] OPERPROF:     Starting CMU at level 3, MEM:1928.8M, EPOCH TIME: 1771466262.242208
[02/18 17:57:42     26s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1928.8M, EPOCH TIME: 1771466262.242559
[02/18 17:57:42     26s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.003, REAL:0.003, MEM:1928.8M, EPOCH TIME: 1771466262.242825
[02/18 17:57:42     26s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1928.8M, EPOCH TIME: 1771466262.243032
[02/18 17:57:42     26s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:1944.8M, EPOCH TIME: 1771466262.243749
[02/18 17:57:42     26s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1944.8M, EPOCH TIME: 1771466262.243859
[02/18 17:57:42     26s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1944.8M, EPOCH TIME: 1771466262.244128
[02/18 17:57:42     26s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.005, REAL:0.006, MEM:1944.8M, EPOCH TIME: 1771466262.244385
[02/18 17:57:42     26s] 
[02/18 17:57:42     26s] *** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=1944.8M) ***
[02/18 17:57:42     26s] Deleting 0 temporary hard placement blockage(s).
[02/18 17:57:42     26s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1716878.6
[02/18 17:57:42     26s] *** AreaOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:00:26.3/0:00:28.8 (0.9), mem = 1944.8M
[02/18 17:57:42     26s] 
[02/18 17:57:42     26s] =============================================================================================
[02/18 17:57:42     26s]  Step TAT Report : AreaOpt #3 / place_opt_design #1                             21.39-s058_1
[02/18 17:57:42     26s] =============================================================================================
[02/18 17:57:42     26s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/18 17:57:42     26s] ---------------------------------------------------------------------------------------------
[02/18 17:57:42     26s] [ SlackTraversorInit     ]      1   0:00:00.0  (   2.9 % )     0:00:00.0 /  0:00:00.0    0.0
[02/18 17:57:42     26s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/18 17:57:42     26s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.0
[02/18 17:57:42     26s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    0.0
[02/18 17:57:42     26s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/18 17:57:42     26s] [ OptimizationStep       ]      1   0:00:00.0  (  13.2 % )     0:00:00.0 /  0:00:00.0    0.6
[02/18 17:57:42     26s] [ OptSingleIteration     ]      4   0:00:00.0  (   4.8 % )     0:00:00.0 /  0:00:00.0    1.0
[02/18 17:57:42     26s] [ OptGetWeight           ]     18   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[02/18 17:57:42     26s] [ OptEval                ]     18   0:00:00.0  (  16.5 % )     0:00:00.0 /  0:00:00.0    0.7
[02/18 17:57:42     26s] [ OptCommit              ]     18   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[02/18 17:57:42     26s] [ PostCommitDelayUpdate  ]     18   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[02/18 17:57:42     26s] [ RefinePlace            ]      1   0:00:00.0  (  46.0 % )     0:00:00.0 /  0:00:00.0    1.0
[02/18 17:57:42     26s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/18 17:57:42     26s] [ MISC                   ]          0:00:00.0  (  11.7 % )     0:00:00.0 /  0:00:00.0    0.0
[02/18 17:57:42     26s] ---------------------------------------------------------------------------------------------
[02/18 17:57:42     26s]  AreaOpt #3 TOTAL                   0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[02/18 17:57:42     26s] ---------------------------------------------------------------------------------------------
[02/18 17:57:42     26s] 
[02/18 17:57:42     26s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1925.7M, EPOCH TIME: 1771466262.248155
[02/18 17:57:42     26s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:42     26s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:42     26s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:42     26s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:42     26s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.002, MEM:1887.7M, EPOCH TIME: 1771466262.249725
[02/18 17:57:42     26s] TotalInstCnt at PhyDesignMc Destruction: 314
[02/18 17:57:42     26s] End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=1887.70M, totSessionCpu=0:00:26).
[02/18 17:57:42     26s] **INFO: Flow update: Design timing is met.
[02/18 17:57:42     26s] OPTC: user 20.0
[02/18 17:57:42     26s] Begin: GigaOpt postEco DRV Optimization
[02/18 17:57:42     26s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS
[02/18 17:57:42     26s] *** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:26.3/0:00:28.8 (0.9), mem = 1887.7M
[02/18 17:57:42     26s] Info: 1 clock net  excluded from IPO operation.
[02/18 17:57:42     26s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1716878.7
[02/18 17:57:42     26s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/18 17:57:42     26s] ### Creating PhyDesignMc. totSessionCpu=0:00:26.3 mem=1887.7M
[02/18 17:57:42     26s] OPERPROF: Starting DPlace-Init at level 1, MEM:1887.7M, EPOCH TIME: 1771466262.276022
[02/18 17:57:42     26s] Processing tracks to init pin-track alignment.
[02/18 17:57:42     26s] z: 2, totalTracks: 1
[02/18 17:57:42     26s] z: 4, totalTracks: 1
[02/18 17:57:42     26s] z: 6, totalTracks: 1
[02/18 17:57:42     26s] z: 8, totalTracks: 1
[02/18 17:57:42     26s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/18 17:57:42     26s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1887.7M, EPOCH TIME: 1771466262.277202
[02/18 17:57:42     26s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:42     26s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:42     26s] 
[02/18 17:57:42     26s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/18 17:57:42     26s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/18 17:57:42     26s] OPERPROF:     Starting CMU at level 3, MEM:1887.7M, EPOCH TIME: 1771466262.280084
[02/18 17:57:42     26s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1887.7M, EPOCH TIME: 1771466262.280478
[02/18 17:57:42     26s] 
[02/18 17:57:42     26s] Bad Lib Cell Checking (CMU) is done! (0)
[02/18 17:57:42     26s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.003, REAL:0.004, MEM:1887.7M, EPOCH TIME: 1771466262.280890
[02/18 17:57:42     26s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1887.7M, EPOCH TIME: 1771466262.281132
[02/18 17:57:42     26s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:1887.7M, EPOCH TIME: 1771466262.281653
[02/18 17:57:42     26s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1887.7MB).
[02/18 17:57:42     26s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.005, REAL:0.006, MEM:1887.7M, EPOCH TIME: 1771466262.282151
[02/18 17:57:42     26s] TotalInstCnt at PhyDesignMc Initialization: 314
[02/18 17:57:42     26s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:26.3 mem=1887.7M
[02/18 17:57:42     26s] ### Creating RouteCongInterface, started
[02/18 17:57:42     26s] 
[02/18 17:57:42     26s] #optDebug:  {2, 1.000, 0.8500} {3, 0.200, 0.4971} {4, 0.200, 0.4971} 
[02/18 17:57:42     26s] 
[02/18 17:57:42     26s] #optDebug: {0, 1.000}
[02/18 17:57:42     26s] ### Creating RouteCongInterface, finished
[02/18 17:57:42     26s] {MG  {3 0 2.8 0.2} }
[02/18 17:57:42     26s] ### Creating LA Mngr. totSessionCpu=0:00:26.3 mem=1887.7M
[02/18 17:57:42     26s] ### Creating LA Mngr, finished. totSessionCpu=0:00:26.3 mem=1887.7M
[02/18 17:57:42     26s] [GPS-DRV] Optimizer parameters ============================= 
[02/18 17:57:42     26s] [GPS-DRV] maxDensity (design): 0.95
[02/18 17:57:42     26s] [GPS-DRV] maxLocalDensity: 0.98
[02/18 17:57:42     26s] [GPS-DRV] MaxBufDistForPlaceBlk: 280 Microns
[02/18 17:57:42     26s] [GPS-DRV] All active and enabled setup views
[02/18 17:57:42     26s] [GPS-DRV]     _default_view_
[02/18 17:57:42     26s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[02/18 17:57:42     26s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[02/18 17:57:42     26s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[02/18 17:57:42     26s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[02/18 17:57:42     26s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[02/18 17:57:42     26s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1944.9M, EPOCH TIME: 1771466262.300855
[02/18 17:57:42     26s] Found 0 hard placement blockage before merging.
[02/18 17:57:42     26s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1944.9M, EPOCH TIME: 1771466262.301268
[02/18 17:57:42     26s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/18 17:57:42     26s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[02/18 17:57:42     26s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/18 17:57:42     26s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[02/18 17:57:42     26s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/18 17:57:42     26s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/18 17:57:42     26s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.57|     0.00|       0|       0|       0| 98.17%|          |         |
[02/18 17:57:42     26s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/18 17:57:42     26s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.57|     0.00|       0|       0|       0| 98.17%| 0:00:00.0|  1944.9M|
[02/18 17:57:42     26s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/18 17:57:42     26s] Bottom Preferred Layer:
[02/18 17:57:42     26s]     None
[02/18 17:57:42     26s] Via Pillar Rule:
[02/18 17:57:42     26s]     None
[02/18 17:57:42     26s] 
[02/18 17:57:42     26s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1944.9M) ***
[02/18 17:57:42     26s] 
[02/18 17:57:42     26s] Deleting 0 temporary hard placement blockage(s).
[02/18 17:57:42     26s] Total-nets :: 330, Stn-nets :: 0, ratio :: 0 %, Total-len 3267.99, Stn-len 0
[02/18 17:57:42     26s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1925.9M, EPOCH TIME: 1771466262.310482
[02/18 17:57:42     26s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:314).
[02/18 17:57:42     26s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:42     26s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:42     26s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:42     26s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:1887.9M, EPOCH TIME: 1771466262.311821
[02/18 17:57:42     26s] TotalInstCnt at PhyDesignMc Destruction: 314
[02/18 17:57:42     26s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1716878.7
[02/18 17:57:42     26s] *** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (1.1), totSession cpu/real = 0:00:26.4/0:00:28.9 (0.9), mem = 1887.9M
[02/18 17:57:42     26s] 
[02/18 17:57:42     26s] =============================================================================================
[02/18 17:57:42     26s]  Step TAT Report : DrvOpt #1 / place_opt_design #1                              21.39-s058_1
[02/18 17:57:42     26s] =============================================================================================
[02/18 17:57:42     26s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/18 17:57:42     26s] ---------------------------------------------------------------------------------------------
[02/18 17:57:42     26s] [ SlackTraversorInit     ]      1   0:00:00.0  (   6.6 % )     0:00:00.0 /  0:00:00.0    0.0
[02/18 17:57:42     26s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[02/18 17:57:42     26s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (  21.6 % )     0:00:00.0 /  0:00:00.0    0.0
[02/18 17:57:42     26s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   4.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/18 17:57:42     26s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   4.3 % )     0:00:00.0 /  0:00:00.0    0.0
[02/18 17:57:42     26s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/18 17:57:42     26s] [ OptimizationStep       ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[02/18 17:57:42     26s] [ DrvFindVioNets         ]      2   0:00:00.0  (   6.8 % )     0:00:00.0 /  0:00:00.0    0.0
[02/18 17:57:42     26s] [ DrvComputeSummary      ]      2   0:00:00.0  (   4.5 % )     0:00:00.0 /  0:00:00.0    0.0
[02/18 17:57:42     26s] [ MISC                   ]          0:00:00.0  (  50.9 % )     0:00:00.0 /  0:00:00.0    0.5
[02/18 17:57:42     26s] ---------------------------------------------------------------------------------------------
[02/18 17:57:42     26s]  DrvOpt #1 TOTAL                    0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    1.1
[02/18 17:57:42     26s] ---------------------------------------------------------------------------------------------
[02/18 17:57:42     26s] 
[02/18 17:57:42     26s] End: GigaOpt postEco DRV Optimization
[02/18 17:57:42     26s] **INFO: Flow update: Design timing is met.
[02/18 17:57:42     26s] **INFO: Skipping refine place as no non-legal commits were detected
[02/18 17:57:42     26s] **INFO: Flow update: Design timing is met.
[02/18 17:57:42     26s] **INFO: Flow update: Design timing is met.
[02/18 17:57:42     26s] **INFO: Flow update: Design timing is met.
[02/18 17:57:42     26s] Register exp ratio and priority group on 0 nets on 330 nets : 
[02/18 17:57:42     26s] 
[02/18 17:57:42     26s] Active setup views:
[02/18 17:57:42     26s]  _default_view_
[02/18 17:57:42     26s]   Dominating endpoints: 0
[02/18 17:57:42     26s]   Dominating TNS: -0.000
[02/18 17:57:42     26s] 
[02/18 17:57:42     26s] Extraction called for design 's1494_bench' of instances=314 and nets=332 using extraction engine 'preRoute' .
[02/18 17:57:42     26s] PreRoute RC Extraction called for design s1494_bench.
[02/18 17:57:42     26s] RC Extraction called in multi-corner(1) mode.
[02/18 17:57:42     26s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[02/18 17:57:42     26s] Type 'man IMPEXT-6197' for more detail.
[02/18 17:57:42     26s] RCMode: PreRoute
[02/18 17:57:42     26s]       RC Corner Indexes            0   
[02/18 17:57:42     26s] Capacitance Scaling Factor   : 1.00000 
[02/18 17:57:42     26s] Resistance Scaling Factor    : 1.00000 
[02/18 17:57:42     26s] Clock Cap. Scaling Factor    : 1.00000 
[02/18 17:57:42     26s] Clock Res. Scaling Factor    : 1.00000 
[02/18 17:57:42     26s] Shrink Factor                : 1.00000
[02/18 17:57:42     26s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/18 17:57:42     26s] RC Grid backup saved.
[02/18 17:57:42     26s] 
[02/18 17:57:42     26s] Trim Metal Layers:
[02/18 17:57:42     26s] LayerId::1 widthSet size::1
[02/18 17:57:42     26s] LayerId::2 widthSet size::1
[02/18 17:57:42     26s] LayerId::3 widthSet size::1
[02/18 17:57:42     26s] LayerId::4 widthSet size::1
[02/18 17:57:42     26s] LayerId::5 widthSet size::1
[02/18 17:57:42     26s] LayerId::6 widthSet size::1
[02/18 17:57:42     26s] LayerId::7 widthSet size::1
[02/18 17:57:42     26s] LayerId::8 widthSet size::1
[02/18 17:57:42     26s] LayerId::9 widthSet size::1
[02/18 17:57:42     26s] LayerId::10 widthSet size::1
[02/18 17:57:42     26s] Skipped RC grid update for preRoute extraction.
[02/18 17:57:42     26s] eee: pegSigSF::1.070000
[02/18 17:57:42     26s] Initializing multi-corner resistance tables ...
[02/18 17:57:42     26s] eee: l::1 avDens::0.016873 usedTrk::15.186000 availTrk::900.000000 sigTrk::15.186000
[02/18 17:57:42     26s] eee: l::2 avDens::0.124644 usedTrk::82.658536 availTrk::663.157895 sigTrk::82.658536
[02/18 17:57:42     26s] eee: l::3 avDens::0.166205 usedTrk::116.343747 availTrk::700.000000 sigTrk::116.343747
[02/18 17:57:42     26s] eee: l::4 avDens::0.210727 usedTrk::52.681785 availTrk::250.000000 sigTrk::52.681785
[02/18 17:57:42     26s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:57:42     26s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:57:42     26s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:57:42     26s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:57:42     26s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:57:42     26s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:57:42     26s] {RT _default_rc_corner_ 0 4 4 {3 0} 1}
[02/18 17:57:42     26s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.292500 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.876800 pMod=80 wcR=0.223500 newSi=0.001600 wHLS=0.558750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[02/18 17:57:42     26s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1900.289M)
[02/18 17:57:42     26s] Skewing Data Summary (End_of_FINAL)
[02/18 17:57:42     26s] --------------------------------------------------
[02/18 17:57:42     26s]  Total skewed count:0
[02/18 17:57:42     26s] --------------------------------------------------
[02/18 17:57:42     26s] Starting delay calculation for Setup views
[02/18 17:57:42     26s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/18 17:57:42     26s] #################################################################################
[02/18 17:57:42     26s] # Design Stage: PreRoute
[02/18 17:57:42     26s] # Design Name: s1494_bench
[02/18 17:57:42     26s] # Design Mode: 45nm
[02/18 17:57:42     26s] # Analysis Mode: MMMC OCV 
[02/18 17:57:42     26s] # Parasitics Mode: No SPEF/RCDB 
[02/18 17:57:42     26s] # Signoff Settings: SI Off 
[02/18 17:57:42     26s] #################################################################################
[02/18 17:57:42     26s] Calculate early delays in OCV mode...
[02/18 17:57:42     26s] Calculate late delays in OCV mode...
[02/18 17:57:42     26s] Topological Sorting (REAL = 0:00:00.0, MEM = 1898.3M, InitMEM = 1898.3M)
[02/18 17:57:42     26s] Start delay calculation (fullDC) (1 T). (MEM=1898.29)
[02/18 17:57:42     26s] End AAE Lib Interpolated Model. (MEM=1918.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/18 17:57:42     26s] Total number of fetched objects 330
[02/18 17:57:42     26s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/18 17:57:42     26s] End delay calculation. (MEM=1893.55 CPU=0:00:00.1 REAL=0:00:00.0)
[02/18 17:57:42     26s] End delay calculation (fullDC). (MEM=1893.55 CPU=0:00:00.1 REAL=0:00:00.0)
[02/18 17:57:42     26s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1893.5M) ***
[02/18 17:57:42     26s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:26.7 mem=1901.5M)
[02/18 17:57:42     26s] OPTC: user 20.0
[02/18 17:57:42     26s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1901.55 MB )
[02/18 17:57:42     26s] (I)      ==================== Layers =====================
[02/18 17:57:42     26s] (I)      +-----+----+---------+---------+--------+-------+
[02/18 17:57:42     26s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[02/18 17:57:42     26s] (I)      +-----+----+---------+---------+--------+-------+
[02/18 17:57:42     26s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[02/18 17:57:42     26s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[02/18 17:57:42     26s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[02/18 17:57:42     26s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[02/18 17:57:42     26s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[02/18 17:57:42     26s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[02/18 17:57:42     26s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[02/18 17:57:42     26s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[02/18 17:57:42     26s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[02/18 17:57:42     26s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[02/18 17:57:42     26s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[02/18 17:57:42     26s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[02/18 17:57:42     26s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[02/18 17:57:42     26s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[02/18 17:57:42     26s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[02/18 17:57:42     26s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[02/18 17:57:42     26s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[02/18 17:57:42     26s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[02/18 17:57:42     26s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[02/18 17:57:42     26s] (I)      +-----+----+---------+---------+--------+-------+
[02/18 17:57:42     26s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[02/18 17:57:42     26s] (I)      +-----+----+---------+---------+--------+-------+
[02/18 17:57:42     26s] (I)      Started Import and model ( Curr Mem: 1901.55 MB )
[02/18 17:57:42     26s] (I)      Default pattern map key = s1494_bench_default.
[02/18 17:57:42     26s] (I)      == Non-default Options ==
[02/18 17:57:42     26s] (I)      Build term to term wires                           : false
[02/18 17:57:42     26s] (I)      Maximum routing layer                              : 4
[02/18 17:57:42     26s] (I)      Number of threads                                  : 1
[02/18 17:57:42     26s] (I)      Method to set GCell size                           : row
[02/18 17:57:42     26s] (I)      Counted 16 PG shapes. We will not process PG shapes layer by layer.
[02/18 17:57:42     26s] (I)      Use row-based GCell size
[02/18 17:57:42     26s] (I)      Use row-based GCell align
[02/18 17:57:42     26s] (I)      layer 0 area = 0
[02/18 17:57:42     26s] (I)      layer 1 area = 0
[02/18 17:57:42     26s] (I)      layer 2 area = 0
[02/18 17:57:42     26s] (I)      layer 3 area = 0
[02/18 17:57:42     26s] (I)      GCell unit size   : 2800
[02/18 17:57:42     26s] (I)      GCell multiplier  : 1
[02/18 17:57:42     26s] (I)      GCell row height  : 2800
[02/18 17:57:42     26s] (I)      Actual row height : 2800
[02/18 17:57:42     26s] (I)      GCell align ref   : 12160 12040
[02/18 17:57:42     26s] [NR-eGR] Track table information for default rule: 
[02/18 17:57:42     26s] [NR-eGR] metal1 has single uniform track structure
[02/18 17:57:42     26s] [NR-eGR] metal2 has single uniform track structure
[02/18 17:57:42     26s] [NR-eGR] metal3 has single uniform track structure
[02/18 17:57:42     26s] [NR-eGR] metal4 has single uniform track structure
[02/18 17:57:42     26s] [NR-eGR] metal5 has single uniform track structure
[02/18 17:57:42     26s] [NR-eGR] metal6 has single uniform track structure
[02/18 17:57:42     26s] [NR-eGR] metal7 has single uniform track structure
[02/18 17:57:42     26s] [NR-eGR] metal8 has single uniform track structure
[02/18 17:57:42     26s] [NR-eGR] metal9 has single uniform track structure
[02/18 17:57:42     26s] [NR-eGR] metal10 has single uniform track structure
[02/18 17:57:42     26s] (I)      ============== Default via ===============
[02/18 17:57:42     26s] (I)      +---+------------------+-----------------+
[02/18 17:57:42     26s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[02/18 17:57:42     26s] (I)      +---+------------------+-----------------+
[02/18 17:57:42     26s] (I)      | 1 |    9  via1_8     |    1  via1_0    |
[02/18 17:57:42     26s] (I)      | 2 |   18  via2_8     |   10  via2_0    |
[02/18 17:57:42     26s] (I)      | 3 |   21  via3_2     |   19  via3_0    |
[02/18 17:57:42     26s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[02/18 17:57:42     26s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[02/18 17:57:42     26s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[02/18 17:57:42     26s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[02/18 17:57:42     26s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[02/18 17:57:42     26s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[02/18 17:57:42     26s] (I)      +---+------------------+-----------------+
[02/18 17:57:42     26s] [NR-eGR] Read 12 PG shapes
[02/18 17:57:42     26s] [NR-eGR] Read 0 clock shapes
[02/18 17:57:42     26s] [NR-eGR] Read 0 other shapes
[02/18 17:57:42     26s] [NR-eGR] #Routing Blockages  : 0
[02/18 17:57:42     26s] [NR-eGR] #Instance Blockages : 0
[02/18 17:57:42     26s] [NR-eGR] #PG Blockages       : 12
[02/18 17:57:42     26s] [NR-eGR] #Halo Blockages     : 0
[02/18 17:57:42     26s] [NR-eGR] #Boundary Blockages : 0
[02/18 17:57:42     26s] [NR-eGR] #Clock Blockages    : 0
[02/18 17:57:42     26s] [NR-eGR] #Other Blockages    : 0
[02/18 17:57:42     26s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/18 17:57:42     26s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[02/18 17:57:42     26s] [NR-eGR] Read 330 nets ( ignored 0 )
[02/18 17:57:42     26s] (I)      early_global_route_priority property id does not exist.
[02/18 17:57:42     26s] (I)      Read Num Blocks=12  Num Prerouted Wires=0  Num CS=0
[02/18 17:57:42     26s] (I)      Layer 1 (V) : #blockages 12 : #preroutes 0
[02/18 17:57:42     26s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[02/18 17:57:42     26s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[02/18 17:57:42     26s] (I)      Number of ignored nets                =      0
[02/18 17:57:42     26s] (I)      Number of connected nets              =      0
[02/18 17:57:42     26s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[02/18 17:57:42     26s] (I)      Number of clock nets                  =      1.  Ignored: No
[02/18 17:57:42     26s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/18 17:57:42     26s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/18 17:57:42     26s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/18 17:57:42     26s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/18 17:57:42     26s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/18 17:57:42     26s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[02/18 17:57:42     26s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/18 17:57:42     26s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[02/18 17:57:42     26s] (I)      Ndr track 0 does not exist
[02/18 17:57:42     26s] (I)      ---------------------Grid Graph Info--------------------
[02/18 17:57:42     26s] (I)      Routing area        : (0, 0) - (62700, 60480)
[02/18 17:57:42     26s] (I)      Core area           : (12160, 12040) - (50540, 48440)
[02/18 17:57:42     26s] (I)      Site width          :   380  (dbu)
[02/18 17:57:42     26s] (I)      Row height          :  2800  (dbu)
[02/18 17:57:42     26s] (I)      GCell row height    :  2800  (dbu)
[02/18 17:57:42     26s] (I)      GCell width         :  2800  (dbu)
[02/18 17:57:42     26s] (I)      GCell height        :  2800  (dbu)
[02/18 17:57:42     26s] (I)      Grid                :    23    22     4
[02/18 17:57:42     26s] (I)      Layer numbers       :     1     2     3     4
[02/18 17:57:42     26s] (I)      Vertical capacity   :     0  2800     0  2800
[02/18 17:57:42     26s] (I)      Horizontal capacity :     0     0  2800     0
[02/18 17:57:42     26s] (I)      Default wire width  :   140   140   140   280
[02/18 17:57:42     26s] (I)      Default wire space  :   130   140   140   280
[02/18 17:57:42     26s] (I)      Default wire pitch  :   270   280   280   560
[02/18 17:57:42     26s] (I)      Default pitch size  :   270   380   280   560
[02/18 17:57:42     26s] (I)      First track coord   :   140   190   140   590
[02/18 17:57:42     26s] (I)      Num tracks per GCell: 10.37  7.37 10.00  5.00
[02/18 17:57:42     26s] (I)      Total num of tracks :   216   165   216   111
[02/18 17:57:42     26s] (I)      Num of masks        :     1     1     1     1
[02/18 17:57:42     26s] (I)      Num of trim masks   :     0     0     0     0
[02/18 17:57:42     26s] (I)      --------------------------------------------------------
[02/18 17:57:42     26s] 
[02/18 17:57:42     26s] [NR-eGR] ============ Routing rule table ============
[02/18 17:57:42     26s] [NR-eGR] Rule id: 0  Nets: 330
[02/18 17:57:42     26s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[02/18 17:57:42     26s] (I)                    Layer    2    3    4 
[02/18 17:57:42     26s] (I)                    Pitch  380  280  560 
[02/18 17:57:42     26s] (I)             #Used tracks    1    1    1 
[02/18 17:57:42     26s] (I)       #Fully used tracks    1    1    1 
[02/18 17:57:42     26s] [NR-eGR] ========================================
[02/18 17:57:42     26s] [NR-eGR] 
[02/18 17:57:42     26s] (I)      =============== Blocked Tracks ===============
[02/18 17:57:42     26s] (I)      +-------+---------+----------+---------------+
[02/18 17:57:42     26s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/18 17:57:42     26s] (I)      +-------+---------+----------+---------------+
[02/18 17:57:42     26s] (I)      |     1 |       0 |        0 |         0.00% |
[02/18 17:57:42     26s] (I)      |     2 |    3630 |      608 |        16.75% |
[02/18 17:57:42     26s] (I)      |     3 |    4968 |        0 |         0.00% |
[02/18 17:57:42     26s] (I)      |     4 |    2442 |        0 |         0.00% |
[02/18 17:57:42     26s] (I)      +-------+---------+----------+---------------+
[02/18 17:57:42     26s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1901.55 MB )
[02/18 17:57:42     26s] (I)      Reset routing kernel
[02/18 17:57:42     26s] (I)      Started Global Routing ( Curr Mem: 1901.55 MB )
[02/18 17:57:42     26s] (I)      totalPins=1197  totalGlobalPin=1103 (92.15%)
[02/18 17:57:42     26s] (I)      total 2D Cap : 10444 = (4968 H, 5476 V)
[02/18 17:57:42     26s] [NR-eGR] Layer group 1: route 330 net(s) in layer range [2, 4]
[02/18 17:57:42     26s] (I)      
[02/18 17:57:42     26s] (I)      ============  Phase 1a Route ============
[02/18 17:57:42     26s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[02/18 17:57:42     26s] (I)      Usage: 2032 = (1032 H, 1000 V) = (20.77% H, 18.26% V) = (1.445e+03um H, 1.400e+03um V)
[02/18 17:57:42     26s] (I)      
[02/18 17:57:42     26s] (I)      ============  Phase 1b Route ============
[02/18 17:57:42     26s] (I)      Usage: 2037 = (1034 H, 1003 V) = (20.81% H, 18.32% V) = (1.448e+03um H, 1.404e+03um V)
[02/18 17:57:42     26s] (I)      Overflow of layer group 1: 0.70% H + 1.85% V. EstWL: 2.851800e+03um
[02/18 17:57:42     26s] (I)      Congestion metric : 0.70%H 1.85%V, 2.56%HV
[02/18 17:57:42     26s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/18 17:57:42     26s] (I)      
[02/18 17:57:42     26s] (I)      ============  Phase 1c Route ============
[02/18 17:57:42     26s] (I)      Level2 Grid: 5 x 5
[02/18 17:57:42     26s] (I)      Usage: 2037 = (1034 H, 1003 V) = (20.81% H, 18.32% V) = (1.448e+03um H, 1.404e+03um V)
[02/18 17:57:42     26s] (I)      
[02/18 17:57:42     26s] (I)      ============  Phase 1d Route ============
[02/18 17:57:42     26s] (I)      Usage: 2045 = (1038 H, 1007 V) = (20.89% H, 18.39% V) = (1.453e+03um H, 1.410e+03um V)
[02/18 17:57:42     26s] (I)      
[02/18 17:57:42     26s] (I)      ============  Phase 1e Route ============
[02/18 17:57:42     26s] (I)      Usage: 2045 = (1038 H, 1007 V) = (20.89% H, 18.39% V) = (1.453e+03um H, 1.410e+03um V)
[02/18 17:57:42     26s] [NR-eGR] Early Global Route overflow of layer group 1: 0.91% H + 2.65% V. EstWL: 2.863000e+03um
[02/18 17:57:42     26s] (I)      
[02/18 17:57:42     26s] (I)      ============  Phase 1l Route ============
[02/18 17:57:42     26s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[02/18 17:57:42     26s] (I)      Layer  2:       2885      1047        28         354        3205    ( 9.94%) 
[02/18 17:57:42     26s] (I)      Layer  3:       4752      1187        12           0        4840    ( 0.00%) 
[02/18 17:57:42     26s] (I)      Layer  4:       2331       531        12         105        2310    ( 4.35%) 
[02/18 17:57:42     26s] (I)      Total:          9968      2765        52         458       10355    ( 4.24%) 
[02/18 17:57:42     26s] (I)      
[02/18 17:57:42     26s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/18 17:57:42     26s] [NR-eGR]                        OverCon           OverCon            
[02/18 17:57:42     26s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[02/18 17:57:42     26s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[02/18 17:57:42     26s] [NR-eGR] ---------------------------------------------------------------
[02/18 17:57:42     26s] [NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/18 17:57:42     26s] [NR-eGR]  metal2 ( 2)        18( 4.13%)         2( 0.46%)   ( 4.59%) 
[02/18 17:57:42     26s] [NR-eGR]  metal3 ( 3)         8( 1.65%)         1( 0.21%)   ( 1.86%) 
[02/18 17:57:42     26s] [NR-eGR]  metal4 ( 4)        10( 2.16%)         0( 0.00%)   ( 2.16%) 
[02/18 17:57:42     26s] [NR-eGR] ---------------------------------------------------------------
[02/18 17:57:42     26s] [NR-eGR]        Total        36( 2.60%)         3( 0.22%)   ( 2.82%) 
[02/18 17:57:42     26s] [NR-eGR] 
[02/18 17:57:42     26s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1909.55 MB )
[02/18 17:57:42     26s] (I)      total 2D Cap : 10458 = (4968 H, 5490 V)
[02/18 17:57:42     26s] [NR-eGR] Overflow after Early Global Route 1.78% H + 1.42% V
[02/18 17:57:42     26s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.03 sec, Real: 0.07 sec, Curr Mem: 1909.55 MB )
[02/18 17:57:42     26s] (I)      ====================================== Runtime Summary ======================================
[02/18 17:57:42     26s] (I)       Step                                              %     Start    Finish      Real       CPU 
[02/18 17:57:42     26s] (I)      ---------------------------------------------------------------------------------------------
[02/18 17:57:42     26s] (I)       Early Global Route kernel                   100.00%  5.27 sec  5.34 sec  0.07 sec  0.03 sec 
[02/18 17:57:42     26s] (I)       +-Import and model                           28.93%  5.30 sec  5.32 sec  0.02 sec  0.01 sec 
[02/18 17:57:42     26s] (I)       | +-Create place DB                           1.82%  5.30 sec  5.30 sec  0.00 sec  0.00 sec 
[02/18 17:57:42     26s] (I)       | | +-Import place data                       1.72%  5.30 sec  5.30 sec  0.00 sec  0.00 sec 
[02/18 17:57:42     26s] (I)       | | | +-Read instances and placement          0.56%  5.30 sec  5.30 sec  0.00 sec  0.00 sec 
[02/18 17:57:42     26s] (I)       | | | +-Read nets                             0.91%  5.30 sec  5.30 sec  0.00 sec  0.00 sec 
[02/18 17:57:42     26s] (I)       | +-Create route DB                          18.65%  5.30 sec  5.31 sec  0.01 sec  0.00 sec 
[02/18 17:57:42     26s] (I)       | | +-Import route data (1T)                 17.45%  5.30 sec  5.31 sec  0.01 sec  0.00 sec 
[02/18 17:57:42     26s] (I)       | | | +-Read blockages ( Layer 2-4 )          3.37%  5.31 sec  5.31 sec  0.00 sec  0.00 sec 
[02/18 17:57:42     26s] (I)       | | | | +-Read routing blockages              0.00%  5.31 sec  5.31 sec  0.00 sec  0.00 sec 
[02/18 17:57:42     26s] (I)       | | | | +-Read instance blockages             0.14%  5.31 sec  5.31 sec  0.00 sec  0.00 sec 
[02/18 17:57:42     26s] (I)       | | | | +-Read PG blockages                   0.56%  5.31 sec  5.31 sec  0.00 sec  0.00 sec 
[02/18 17:57:42     26s] (I)       | | | | +-Read clock blockages                0.44%  5.31 sec  5.31 sec  0.00 sec  0.00 sec 
[02/18 17:57:42     26s] (I)       | | | | +-Read other blockages                0.43%  5.31 sec  5.31 sec  0.00 sec  0.00 sec 
[02/18 17:57:42     26s] (I)       | | | | +-Read halo blockages                 0.01%  5.31 sec  5.31 sec  0.00 sec  0.00 sec 
[02/18 17:57:42     26s] (I)       | | | | +-Read boundary cut boxes             0.00%  5.31 sec  5.31 sec  0.00 sec  0.00 sec 
[02/18 17:57:42     26s] (I)       | | | +-Read blackboxes                       0.02%  5.31 sec  5.31 sec  0.00 sec  0.00 sec 
[02/18 17:57:42     26s] (I)       | | | +-Read prerouted                        0.67%  5.31 sec  5.31 sec  0.00 sec  0.00 sec 
[02/18 17:57:42     26s] (I)       | | | +-Read unlegalized nets                 0.04%  5.31 sec  5.31 sec  0.00 sec  0.00 sec 
[02/18 17:57:42     26s] (I)       | | | +-Read nets                             0.70%  5.31 sec  5.31 sec  0.00 sec  0.00 sec 
[02/18 17:57:42     26s] (I)       | | | +-Set up via pillars                    0.01%  5.31 sec  5.31 sec  0.00 sec  0.00 sec 
[02/18 17:57:42     26s] (I)       | | | +-Initialize 3D grid graph              0.01%  5.31 sec  5.31 sec  0.00 sec  0.00 sec 
[02/18 17:57:42     26s] (I)       | | | +-Model blockage capacity               1.21%  5.31 sec  5.31 sec  0.00 sec  0.00 sec 
[02/18 17:57:42     26s] (I)       | | | | +-Initialize 3D capacity              1.07%  5.31 sec  5.31 sec  0.00 sec  0.00 sec 
[02/18 17:57:42     26s] (I)       | +-Read aux data                             0.00%  5.31 sec  5.31 sec  0.00 sec  0.00 sec 
[02/18 17:57:42     26s] (I)       | +-Others data preparation                   0.25%  5.31 sec  5.31 sec  0.00 sec  0.00 sec 
[02/18 17:57:42     26s] (I)       | +-Create route kernel                       7.08%  5.31 sec  5.32 sec  0.00 sec  0.00 sec 
[02/18 17:57:42     26s] (I)       +-Global Routing                             29.63%  5.32 sec  5.34 sec  0.02 sec  0.02 sec 
[02/18 17:57:42     26s] (I)       | +-Initialization                            0.34%  5.32 sec  5.32 sec  0.00 sec  0.00 sec 
[02/18 17:57:42     26s] (I)       | +-Net group 1                              23.99%  5.32 sec  5.34 sec  0.02 sec  0.02 sec 
[02/18 17:57:42     26s] (I)       | | +-Generate topology                       0.67%  5.32 sec  5.32 sec  0.00 sec  0.00 sec 
[02/18 17:57:42     26s] (I)       | | +-Phase 1a                                2.09%  5.32 sec  5.32 sec  0.00 sec  0.00 sec 
[02/18 17:57:42     26s] (I)       | | | +-Pattern routing (1T)                  1.53%  5.32 sec  5.32 sec  0.00 sec  0.00 sec 
[02/18 17:57:42     26s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.11%  5.32 sec  5.32 sec  0.00 sec  0.00 sec 
[02/18 17:57:42     26s] (I)       | | | +-Add via demand to 2D                  0.11%  5.32 sec  5.32 sec  0.00 sec  0.00 sec 
[02/18 17:57:42     26s] (I)       | | +-Phase 1b                                1.54%  5.32 sec  5.32 sec  0.00 sec  0.00 sec 
[02/18 17:57:42     26s] (I)       | | | +-Monotonic routing (1T)                0.93%  5.32 sec  5.32 sec  0.00 sec  0.00 sec 
[02/18 17:57:42     26s] (I)       | | +-Phase 1c                                0.96%  5.32 sec  5.32 sec  0.00 sec  0.00 sec 
[02/18 17:57:42     26s] (I)       | | | +-Two level Routing                     0.74%  5.32 sec  5.32 sec  0.00 sec  0.00 sec 
[02/18 17:57:42     26s] (I)       | | | | +-Two Level Routing (Regular)         0.07%  5.32 sec  5.32 sec  0.00 sec  0.00 sec 
[02/18 17:57:42     26s] (I)       | | | | +-Two Level Routing (Strong)          0.04%  5.32 sec  5.32 sec  0.00 sec  0.00 sec 
[02/18 17:57:42     26s] (I)       | | +-Phase 1d                                2.78%  5.32 sec  5.33 sec  0.00 sec  0.00 sec 
[02/18 17:57:42     26s] (I)       | | | +-Detoured routing (1T)                 2.56%  5.32 sec  5.33 sec  0.00 sec  0.00 sec 
[02/18 17:57:42     26s] (I)       | | +-Phase 1e                                0.48%  5.33 sec  5.33 sec  0.00 sec  0.00 sec 
[02/18 17:57:42     26s] (I)       | | | +-Route legalization                    0.15%  5.33 sec  5.33 sec  0.00 sec  0.00 sec 
[02/18 17:57:42     26s] (I)       | | | | +-Legalize Blockage Violations        0.07%  5.33 sec  5.33 sec  0.00 sec  0.00 sec 
[02/18 17:57:42     26s] (I)       | | +-Phase 1l                               13.22%  5.33 sec  5.34 sec  0.01 sec  0.01 sec 
[02/18 17:57:42     26s] (I)       | | | +-Layer assignment (1T)                13.04%  5.33 sec  5.34 sec  0.01 sec  0.01 sec 
[02/18 17:57:42     26s] (I)       | +-Clean cong LA                             0.00%  5.34 sec  5.34 sec  0.00 sec  0.00 sec 
[02/18 17:57:42     26s] (I)       +-Export 3D cong map                          0.42%  5.34 sec  5.34 sec  0.00 sec  0.00 sec 
[02/18 17:57:42     26s] (I)       | +-Export 2D cong map                        0.21%  5.34 sec  5.34 sec  0.00 sec  0.00 sec 
[02/18 17:57:42     26s] (I)      ======================= Summary by functions ========================
[02/18 17:57:42     26s] (I)       Lv  Step                                      %      Real       CPU 
[02/18 17:57:42     26s] (I)      ---------------------------------------------------------------------
[02/18 17:57:42     26s] (I)        0  Early Global Route kernel           100.00%  0.07 sec  0.03 sec 
[02/18 17:57:42     26s] (I)        1  Global Routing                       29.63%  0.02 sec  0.02 sec 
[02/18 17:57:42     26s] (I)        1  Import and model                     28.93%  0.02 sec  0.01 sec 
[02/18 17:57:42     26s] (I)        1  Export 3D cong map                    0.42%  0.00 sec  0.00 sec 
[02/18 17:57:42     26s] (I)        2  Net group 1                          23.99%  0.02 sec  0.02 sec 
[02/18 17:57:42     26s] (I)        2  Create route DB                      18.65%  0.01 sec  0.00 sec 
[02/18 17:57:42     26s] (I)        2  Create route kernel                   7.08%  0.00 sec  0.00 sec 
[02/18 17:57:42     26s] (I)        2  Create place DB                       1.82%  0.00 sec  0.00 sec 
[02/18 17:57:42     26s] (I)        2  Initialization                        0.34%  0.00 sec  0.00 sec 
[02/18 17:57:42     26s] (I)        2  Others data preparation               0.25%  0.00 sec  0.00 sec 
[02/18 17:57:42     26s] (I)        2  Export 2D cong map                    0.21%  0.00 sec  0.00 sec 
[02/18 17:57:42     26s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[02/18 17:57:42     26s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[02/18 17:57:42     26s] (I)        3  Import route data (1T)               17.45%  0.01 sec  0.00 sec 
[02/18 17:57:42     26s] (I)        3  Phase 1l                             13.22%  0.01 sec  0.01 sec 
[02/18 17:57:42     26s] (I)        3  Phase 1d                              2.78%  0.00 sec  0.00 sec 
[02/18 17:57:42     26s] (I)        3  Phase 1a                              2.09%  0.00 sec  0.00 sec 
[02/18 17:57:42     26s] (I)        3  Import place data                     1.72%  0.00 sec  0.00 sec 
[02/18 17:57:42     26s] (I)        3  Phase 1b                              1.54%  0.00 sec  0.00 sec 
[02/18 17:57:42     26s] (I)        3  Phase 1c                              0.96%  0.00 sec  0.00 sec 
[02/18 17:57:42     26s] (I)        3  Generate topology                     0.67%  0.00 sec  0.00 sec 
[02/18 17:57:42     26s] (I)        3  Phase 1e                              0.48%  0.00 sec  0.00 sec 
[02/18 17:57:42     26s] (I)        4  Layer assignment (1T)                13.04%  0.01 sec  0.01 sec 
[02/18 17:57:42     26s] (I)        4  Read blockages ( Layer 2-4 )          3.37%  0.00 sec  0.00 sec 
[02/18 17:57:42     26s] (I)        4  Detoured routing (1T)                 2.56%  0.00 sec  0.00 sec 
[02/18 17:57:42     26s] (I)        4  Read nets                             1.61%  0.00 sec  0.00 sec 
[02/18 17:57:42     26s] (I)        4  Pattern routing (1T)                  1.53%  0.00 sec  0.00 sec 
[02/18 17:57:42     26s] (I)        4  Model blockage capacity               1.21%  0.00 sec  0.00 sec 
[02/18 17:57:42     26s] (I)        4  Monotonic routing (1T)                0.93%  0.00 sec  0.00 sec 
[02/18 17:57:42     26s] (I)        4  Two level Routing                     0.74%  0.00 sec  0.00 sec 
[02/18 17:57:42     26s] (I)        4  Read prerouted                        0.67%  0.00 sec  0.00 sec 
[02/18 17:57:42     26s] (I)        4  Read instances and placement          0.56%  0.00 sec  0.00 sec 
[02/18 17:57:42     26s] (I)        4  Route legalization                    0.15%  0.00 sec  0.00 sec 
[02/18 17:57:42     26s] (I)        4  Pattern Routing Avoiding Blockages    0.11%  0.00 sec  0.00 sec 
[02/18 17:57:42     26s] (I)        4  Add via demand to 2D                  0.11%  0.00 sec  0.00 sec 
[02/18 17:57:42     26s] (I)        4  Read unlegalized nets                 0.04%  0.00 sec  0.00 sec 
[02/18 17:57:42     26s] (I)        4  Read blackboxes                       0.02%  0.00 sec  0.00 sec 
[02/18 17:57:42     26s] (I)        4  Initialize 3D grid graph              0.01%  0.00 sec  0.00 sec 
[02/18 17:57:42     26s] (I)        4  Set up via pillars                    0.01%  0.00 sec  0.00 sec 
[02/18 17:57:42     26s] (I)        5  Initialize 3D capacity                1.07%  0.00 sec  0.00 sec 
[02/18 17:57:42     26s] (I)        5  Read PG blockages                     0.56%  0.00 sec  0.00 sec 
[02/18 17:57:42     26s] (I)        5  Read clock blockages                  0.44%  0.00 sec  0.00 sec 
[02/18 17:57:42     26s] (I)        5  Read other blockages                  0.43%  0.00 sec  0.00 sec 
[02/18 17:57:42     26s] (I)        5  Read instance blockages               0.14%  0.00 sec  0.00 sec 
[02/18 17:57:42     26s] (I)        5  Legalize Blockage Violations          0.07%  0.00 sec  0.00 sec 
[02/18 17:57:42     26s] (I)        5  Two Level Routing (Regular)           0.07%  0.00 sec  0.00 sec 
[02/18 17:57:42     26s] (I)        5  Two Level Routing (Strong)            0.04%  0.00 sec  0.00 sec 
[02/18 17:57:42     26s] (I)        5  Read halo blockages                   0.01%  0.00 sec  0.00 sec 
[02/18 17:57:42     26s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[02/18 17:57:42     26s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[02/18 17:57:42     26s] OPERPROF: Starting HotSpotCal at level 1, MEM:1909.5M, EPOCH TIME: 1771466262.791677
[02/18 17:57:42     26s] [hotspot] +------------+---------------+---------------+
[02/18 17:57:42     26s] [hotspot] |            |   max hotspot | total hotspot |
[02/18 17:57:42     26s] [hotspot] +------------+---------------+---------------+
[02/18 17:57:42     26s] [hotspot] | normalized |          1.00 |          1.00 |
[02/18 17:57:42     26s] [hotspot] +------------+---------------+---------------+
[02/18 17:57:42     26s] Local HotSpot Analysis: normalized max congestion hotspot area = 1.00, normalized total congestion hotspot area = 1.00 (area is in unit of 4 std-cell row bins)
[02/18 17:57:42     26s] [hotspot] max/total 1.00/1.00, big hotspot (>10) total 0.00
[02/18 17:57:42     26s] [hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[02/18 17:57:42     26s] [hotspot] +-----+-------------------------------------+---------------+
[02/18 17:57:42     26s] [hotspot] | top |            hotspot bbox             | hotspot score |
[02/18 17:57:42     26s] [hotspot] +-----+-------------------------------------+---------------+
[02/18 17:57:42     26s] [hotspot] |  1  |    11.68    11.62    17.28    17.22 |        1.00   |
[02/18 17:57:42     26s] [hotspot] +-----+-------------------------------------+---------------+
[02/18 17:57:42     26s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.002, MEM:1925.5M, EPOCH TIME: 1771466262.793498
[02/18 17:57:42     26s] [hotspot] Hotspot report including placement blocked areas
[02/18 17:57:42     26s] OPERPROF: Starting HotSpotCal at level 1, MEM:1925.5M, EPOCH TIME: 1771466262.793865
[02/18 17:57:42     26s] [hotspot] +------------+---------------+---------------+
[02/18 17:57:42     26s] [hotspot] |            |   max hotspot | total hotspot |
[02/18 17:57:42     26s] [hotspot] +------------+---------------+---------------+
[02/18 17:57:42     26s] [hotspot] | normalized |          1.00 |          1.00 |
[02/18 17:57:42     26s] [hotspot] +------------+---------------+---------------+
[02/18 17:57:42     26s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 1.00, normalized total congestion hotspot area = 1.00 (area is in unit of 4 std-cell row bins)
[02/18 17:57:42     26s] [hotspot] max/total 1.00/1.00, big hotspot (>10) total 0.00
[02/18 17:57:42     26s] [hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[02/18 17:57:42     26s] [hotspot] +-----+-------------------------------------+---------------+
[02/18 17:57:42     26s] [hotspot] | top |            hotspot bbox             | hotspot score |
[02/18 17:57:42     26s] [hotspot] +-----+-------------------------------------+---------------+
[02/18 17:57:42     26s] [hotspot] |  1  |    11.68    11.62    17.28    17.22 |        1.00   |
[02/18 17:57:42     26s] [hotspot] +-----+-------------------------------------+---------------+
[02/18 17:57:42     26s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:1925.5M, EPOCH TIME: 1771466262.794770
[02/18 17:57:42     26s] Reported timing to dir ./timingReports
[02/18 17:57:42     26s] **optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1610.2M, totSessionCpu=0:00:27 **
[02/18 17:57:42     26s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1883.5M, EPOCH TIME: 1771466262.799332
[02/18 17:57:42     26s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:42     26s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:42     26s] 
[02/18 17:57:42     26s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/18 17:57:42     26s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/18 17:57:42     26s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.003, MEM:1883.5M, EPOCH TIME: 1771466262.802578
[02/18 17:57:42     26s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:42     26s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:43     26s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 _default_view_ 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.571  |  0.571  |  0.744  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   31    |    6    |   31    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:1883.7M, EPOCH TIME: 1771466263.911291
[02/18 17:57:43     26s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:43     26s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:43     26s] 
[02/18 17:57:43     26s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/18 17:57:43     26s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/18 17:57:43     26s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.003, MEM:1883.7M, EPOCH TIME: 1771466263.914363
[02/18 17:57:43     26s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:43     26s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:43     26s] Density: 98.172%
Routing Overflow: 1.78% H and 1.42% V
------------------------------------------------------------------

[02/18 17:57:43     26s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1883.7M, EPOCH TIME: 1771466263.916372
[02/18 17:57:43     26s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:43     26s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:43     26s] 
[02/18 17:57:43     26s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/18 17:57:43     26s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/18 17:57:43     26s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.003, MEM:1883.7M, EPOCH TIME: 1771466263.919120
[02/18 17:57:43     26s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:43     26s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:43     26s] **optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 1610.7M, totSessionCpu=0:00:27 **
[02/18 17:57:43     26s] 
[02/18 17:57:43     26s] TimeStamp Deleting Cell Server Begin ...
[02/18 17:57:43     26s] Deleting Lib Analyzer.
[02/18 17:57:43     26s] 
[02/18 17:57:43     26s] TimeStamp Deleting Cell Server End ...
[02/18 17:57:43     26s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[02/18 17:57:43     26s] Type 'man IMPOPT-3195' for more detail.
[02/18 17:57:43     26s] *** Finished optDesign ***
[02/18 17:57:43     26s] *** Changing analysis mode to hold ***
[02/18 17:57:43     26s] 
[02/18 17:57:43     26s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:05.0 real=0:00:06.6)
[02/18 17:57:43     26s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:00.3 real=0:00:00.4)
[02/18 17:57:43     26s] 	OPT_RUNTIME:            reclaim (count =  3): (cpu=0:00:00.6 real=0:00:00.6)
[02/18 17:57:43     26s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:00.3 real=0:00:00.3)
[02/18 17:57:43     26s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:00.8 real=0:00:01.0)
[02/18 17:57:43     26s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:00.1 real=0:00:00.0)
[02/18 17:57:43     26s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[02/18 17:57:43     26s] clean pInstBBox. size 0
[02/18 17:57:44     26s] All LLGs are deleted
[02/18 17:57:44     26s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:44     26s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:44     26s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1858.0M, EPOCH TIME: 1771466264.011776
[02/18 17:57:44     26s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1858.0M, EPOCH TIME: 1771466264.011876
[02/18 17:57:44     26s] Info: pop threads available for lower-level modules during optimization.
[02/18 17:57:44     26s] Disable CTE adjustment.
[02/18 17:57:44     26s] #optDebug: fT-D <X 1 0 0 0>
[02/18 17:57:44     26s] VSMManager cleared!
[02/18 17:57:44     26s] **place_opt_design ... cpu = 0:00:04, real = 0:00:06, mem = 1813.0M **
[02/18 17:57:44     26s] *** Finished GigaPlace ***
[02/18 17:57:44     26s] 
[02/18 17:57:44     26s] *** Summary of all messages that are not suppressed in this session:
[02/18 17:57:44     26s] Severity  ID               Count  Summary                                  
[02/18 17:57:44     26s] WARNING   IMPEXT-6197          3  The Cap table file is not specified. Thi...
[02/18 17:57:44     26s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[02/18 17:57:44     26s] *** Message Summary: 5 warning(s), 0 error(s)
[02/18 17:57:44     26s] 
[02/18 17:57:44     26s] *** place_opt_design #1 [finish] : cpu/real = 0:00:04.3/0:00:05.7 (0.7), totSession cpu/real = 0:00:27.0/0:00:30.6 (0.9), mem = 1813.0M
[02/18 17:57:44     26s] 
[02/18 17:57:44     26s] =============================================================================================
[02/18 17:57:44     26s]  Final TAT Report : place_opt_design #1                                         21.39-s058_1
[02/18 17:57:44     26s] =============================================================================================
[02/18 17:57:44     26s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/18 17:57:44     26s] ---------------------------------------------------------------------------------------------
[02/18 17:57:44     26s] [ InitOpt                ]      1   0:00:00.6  (   9.8 % )     0:00:01.1 /  0:00:01.0    0.9
[02/18 17:57:44     26s] [ GlobalOpt              ]      1   0:00:00.3  (   5.5 % )     0:00:00.3 /  0:00:00.3    1.0
[02/18 17:57:44     26s] [ DrvOpt                 ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.0
[02/18 17:57:44     26s] [ SimplifyNetlist        ]      1   0:00:00.3  (   6.1 % )     0:00:00.3 /  0:00:00.3    0.9
[02/18 17:57:44     26s] [ SkewPreCTSReport       ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.9
[02/18 17:57:44     26s] [ AreaOpt                ]      3   0:00:00.5  (   9.4 % )     0:00:00.6 /  0:00:00.6    1.0
[02/18 17:57:44     26s] [ ViewPruning            ]      8   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.7
[02/18 17:57:44     26s] [ OptSummaryReport       ]      2   0:00:00.0  (   0.7 % )     0:00:01.5 /  0:00:00.4    0.3
[02/18 17:57:44     26s] [ DrvReport              ]      2   0:00:01.0  (  18.4 % )     0:00:01.0 /  0:00:00.1    0.0
[02/18 17:57:44     26s] [ CongRefineRouteType    ]      1   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    1.0
[02/18 17:57:44     26s] [ SlackTraversorInit     ]      5   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.1
[02/18 17:57:44     26s] [ PowerInterfaceInit     ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/18 17:57:44     26s] [ PlacerInterfaceInit    ]      3   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.3
[02/18 17:57:44     26s] [ ReportTranViolation    ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/18 17:57:44     26s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/18 17:57:44     26s] [ GlobalPlace            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/18 17:57:44     26s] [ IncrReplace            ]      1   0:00:01.1  (  18.6 % )     0:00:01.3 /  0:00:01.1    0.9
[02/18 17:57:44     26s] [ RefinePlace            ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.0
[02/18 17:57:44     26s] [ EarlyGlobalRoute       ]      2   0:00:00.2  (   4.1 % )     0:00:00.2 /  0:00:00.1    0.4
[02/18 17:57:44     26s] [ ExtractRC              ]      3   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.9
[02/18 17:57:44     26s] [ TimingUpdate           ]     29   0:00:00.3  (   4.8 % )     0:00:00.6 /  0:00:00.6    1.0
[02/18 17:57:44     26s] [ FullDelayCalc          ]      3   0:00:00.5  (   8.2 % )     0:00:00.5 /  0:00:00.4    1.0
[02/18 17:57:44     26s] [ TimingReport           ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.8
[02/18 17:57:44     26s] [ GenerateReports        ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.8
[02/18 17:57:44     26s] [ MISC                   ]          0:00:00.4  (   7.7 % )     0:00:00.4 /  0:00:00.4    0.9
[02/18 17:57:44     26s] ---------------------------------------------------------------------------------------------
[02/18 17:57:44     26s]  place_opt_design #1 TOTAL          0:00:05.7  ( 100.0 % )     0:00:05.7 /  0:00:04.3    0.7
[02/18 17:57:44     26s] ---------------------------------------------------------------------------------------------
[02/18 17:57:44     26s] 
[02/18 17:57:44     26s] <CMD> setAnalysisMode -checkType setup -asyncChecks async -skew true
[02/18 17:57:44     26s] <CMD> buildTimingGraph
[02/18 17:57:44     26s] <CMD> report_timing -nworst 10 -net > $setup_rpt
[02/18 17:57:44     27s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/18 17:57:44     27s] #################################################################################
[02/18 17:57:44     27s] # Design Stage: PreRoute
[02/18 17:57:44     27s] # Design Name: s1494_bench
[02/18 17:57:44     27s] # Design Mode: 45nm
[02/18 17:57:44     27s] # Analysis Mode: MMMC OCV 
[02/18 17:57:44     27s] # Parasitics Mode: No SPEF/RCDB 
[02/18 17:57:44     27s] # Signoff Settings: SI Off 
[02/18 17:57:44     27s] #################################################################################
[02/18 17:57:44     27s] Calculate early delays in OCV mode...
[02/18 17:57:44     27s] Calculate late delays in OCV mode...
[02/18 17:57:44     27s] Topological Sorting (REAL = 0:00:00.0, MEM = 1818.5M, InitMEM = 1818.5M)
[02/18 17:57:44     27s] Start delay calculation (fullDC) (1 T). (MEM=1818.51)
[02/18 17:57:44     27s] End AAE Lib Interpolated Model. (MEM=1838.23 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/18 17:57:44     27s] Total number of fetched objects 330
[02/18 17:57:44     27s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/18 17:57:44     27s] End delay calculation. (MEM=1861.93 CPU=0:00:00.1 REAL=0:00:00.0)
[02/18 17:57:44     27s] End delay calculation (fullDC). (MEM=1861.93 CPU=0:00:00.1 REAL=0:00:00.0)
[02/18 17:57:44     27s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1861.9M) ***
[02/18 17:57:44     27s] <CMD> setAnalysisMode -checkType hold -asyncChecks async -skew true
[02/18 17:57:44     27s] <CMD> buildTimingGraph
[02/18 17:57:44     27s] <CMD> report_timing -nworst 10 -net > $hold_rpt
[02/18 17:57:44     27s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/18 17:57:44     27s] #################################################################################
[02/18 17:57:44     27s] # Design Stage: PreRoute
[02/18 17:57:44     27s] # Design Name: s1494_bench
[02/18 17:57:44     27s] # Design Mode: 45nm
[02/18 17:57:44     27s] # Analysis Mode: MMMC OCV 
[02/18 17:57:44     27s] # Parasitics Mode: No SPEF/RCDB 
[02/18 17:57:44     27s] # Signoff Settings: SI Off 
[02/18 17:57:44     27s] #################################################################################
[02/18 17:57:44     27s] Calculate late delays in OCV mode...
[02/18 17:57:44     27s] Calculate early delays in OCV mode...
[02/18 17:57:44     27s] Topological Sorting (REAL = 0:00:00.0, MEM = 1842.2M, InitMEM = 1842.2M)
[02/18 17:57:44     27s] Start delay calculation (fullDC) (1 T). (MEM=1842.2)
[02/18 17:57:44     27s] End AAE Lib Interpolated Model. (MEM=1861.93 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/18 17:57:44     27s] Total number of fetched objects 330
[02/18 17:57:44     27s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/18 17:57:44     27s] End delay calculation. (MEM=1881.01 CPU=0:00:00.1 REAL=0:00:00.0)
[02/18 17:57:44     27s] End delay calculation (fullDC). (MEM=1881.01 CPU=0:00:00.1 REAL=0:00:00.0)
[02/18 17:57:44     27s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1881.0M) ***
[02/18 17:57:44     27s] <CMD> report_power > /u/ee/ugrad/palatics/ee201a/lab4/output/part2_run_20260218_175712_1716857_util0.991/timing_driven/metrics/timing_driven_after_opt_prects_power.rpt
[02/18 17:57:44     27s] env CDS_WORKAREA is set to /w/home.19/ee/ugrad/palatics/ee201a/lab4
[02/18 17:57:44     27s] 
[02/18 17:57:44     27s] Begin Power Analysis
[02/18 17:57:44     27s] 
[02/18 17:57:44     27s]              0V	    VSS
[02/18 17:57:44     27s]            1.1V	    VDD
[02/18 17:57:44     27s] Begin Processing Timing Library for Power Calculation
[02/18 17:57:44     27s] 
[02/18 17:57:44     27s] Ended Processing Timing Library for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1577.07MB/3241.92MB/1610.43MB)
[02/18 17:57:44     27s] 
[02/18 17:57:44     27s] 
[02/18 17:57:44     27s] 
[02/18 17:57:44     27s] Begin Processing Power Net/Grid for Power Calculation
[02/18 17:57:44     27s] 
[02/18 17:57:44     27s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1577.07MB/3241.92MB/1610.43MB)
[02/18 17:57:44     27s] 
[02/18 17:57:44     27s] Begin Processing Timing Window Data for Power Calculation
[02/18 17:57:44     27s] 
[02/18 17:57:44     27s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1577.07MB/3241.92MB/1610.43MB)
[02/18 17:57:44     27s] 
[02/18 17:57:44     27s] Begin Processing User Attributes
[02/18 17:57:44     27s] 
[02/18 17:57:44     27s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1577.07MB/3241.92MB/1610.43MB)
[02/18 17:57:44     27s] 
[02/18 17:57:44     27s] Begin Processing Signal Activity
[02/18 17:57:44     27s] 
[02/18 17:57:44     27s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1577.07MB/3241.92MB/1610.43MB)
[02/18 17:57:44     27s] 
[02/18 17:57:44     27s] Begin Power Computation
[02/18 17:57:44     27s] 
[02/18 17:57:44     27s]       ----------------------------------------------------------
[02/18 17:57:44     27s]       # of cell(s) missing both power/leakage table: 0
[02/18 17:57:44     27s]       # of cell(s) missing power table: 0
[02/18 17:57:44     27s]       # of cell(s) missing leakage table: 0
[02/18 17:57:44     27s]       ----------------------------------------------------------
[02/18 17:57:44     27s] 
[02/18 17:57:44     27s] 
[02/18 17:57:44     27s]       # of MSMV cell(s) missing power_level: 0
[02/18 17:57:44     27s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1577.62MB/3249.93MB/1610.43MB)
[02/18 17:57:44     27s] 
[02/18 17:57:44     27s] Begin Processing User Attributes
[02/18 17:57:44     27s] 
[02/18 17:57:44     27s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1577.62MB/3249.93MB/1610.43MB)
[02/18 17:57:44     27s] 
[02/18 17:57:44     27s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1577.62MB/3249.93MB/1610.43MB)
[02/18 17:57:44     27s] 
[02/18 17:57:44     27s] *



[02/18 17:57:44     27s] Total Power
[02/18 17:57:44     27s] -----------------------------------------------------------------------------------------
[02/18 17:57:44     27s] Total Internal Power:        0.08290936 	   50.4871%
[02/18 17:57:44     27s] Total Switching Power:       0.07633559 	   46.4840%
[02/18 17:57:44     27s] Total Leakage Power:         0.00497407 	    3.0289%
[02/18 17:57:44     27s] Total Power:                 0.16421903
[02/18 17:57:44     27s] -----------------------------------------------------------------------------------------
[02/18 17:57:44     27s] Processing average sequential pin duty cycle 
[02/18 17:57:44     27s] 
[02/18 17:57:44     27s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/18 17:57:44     27s] Summary for sequential cells identification: 
[02/18 17:57:44     27s]   Identified SBFF number: 16
[02/18 17:57:44     27s]   Identified MBFF number: 0
[02/18 17:57:44     27s]   Identified SB Latch number: 0
[02/18 17:57:44     27s]   Identified MB Latch number: 0
[02/18 17:57:44     27s]   Not identified SBFF number: 0
[02/18 17:57:44     27s]   Not identified MBFF number: 0
[02/18 17:57:44     27s]   Not identified SB Latch number: 0
[02/18 17:57:44     27s]   Not identified MB Latch number: 0
[02/18 17:57:44     27s]   Number of sequential cells which are not FFs: 13
[02/18 17:57:44     27s]  Visiting view : _default_view_
[02/18 17:57:44     27s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[02/18 17:57:44     27s]    : PowerDomain = none : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = -1
[02/18 17:57:44     27s]  Visiting view : _default_view_
[02/18 17:57:44     27s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[02/18 17:57:44     27s]    : PowerDomain = none : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = -1
[02/18 17:57:44     27s] TLC MultiMap info (StdDelay):
[02/18 17:57:44     27s]   : _default_delay_corner_ + default_library_set + 1 + no RcCorner := 10.9ps
[02/18 17:57:44     27s]   : _default_delay_corner_ + default_library_set + 1 + _default_rc_corner_ := 11.9ps
[02/18 17:57:44     27s]  Setting StdDelay to: 11.9ps
[02/18 17:57:44     27s] 
[02/18 17:57:44     27s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/18 17:57:44     27s] <CMD> sroute -connect { corePin } -corePinTarget { firstAfterRowEnd } -nets { VDD VSS }
[02/18 17:57:44     27s] #% Begin sroute (date=02/18 17:57:44, mem=1567.5M)
[02/18 17:57:44     27s] *** Begin SPECIAL ROUTE on Wed Feb 18 17:57:44 2026 ***
[02/18 17:57:44     27s] SPECIAL ROUTE ran on directory: /w/home.19/ee/ugrad/palatics/ee201a/lab4
[02/18 17:57:44     27s] SPECIAL ROUTE ran on machine: eeapps03.labidm.seas.ucla.edu (Linux 4.18.0-553.85.1.el8_10.x86_64 Xeon 3.20Ghz)
[02/18 17:57:44     27s] 
[02/18 17:57:44     27s] Begin option processing ...
[02/18 17:57:44     27s] srouteConnectPowerBump set to false
[02/18 17:57:44     27s] routeSelectNet set to "VDD VSS"
[02/18 17:57:44     27s] routeSpecial set to true
[02/18 17:57:44     27s] srouteConnectBlockPin set to false
[02/18 17:57:44     27s] srouteConnectConverterPin set to false
[02/18 17:57:44     27s] srouteConnectPadPin set to false
[02/18 17:57:44     27s] srouteConnectStripe set to false
[02/18 17:57:44     27s] srouteFollowCorePinEnd set to 3
[02/18 17:57:44     27s] srouteFollowPadPin set to false
[02/18 17:57:44     27s] srouteJogControl set to "preferWithChanges differentLayer"
[02/18 17:57:44     27s] sroutePadPinAllPorts set to true
[02/18 17:57:44     27s] sroutePreserveExistingRoutes set to true
[02/18 17:57:44     27s] srouteRoutePowerBarPortOnBothDir set to true
[02/18 17:57:44     27s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3185.00 megs.
[02/18 17:57:44     27s] 
[02/18 17:57:44     27s] Reading DB technology information...
[02/18 17:57:44     27s] Finished reading DB technology information.
[02/18 17:57:44     27s] Reading floorplan and netlist information...
[02/18 17:57:44     27s] Finished reading floorplan and netlist information.
[02/18 17:57:44     27s] Read in 20 layers, 10 routing layers, 1 overlap layer
[02/18 17:57:44     27s] Read in 134 macros, 35 used
[02/18 17:57:44     27s] Read in 314 components
[02/18 17:57:44     27s]   314 core components: 0 unplaced, 314 placed, 0 fixed
[02/18 17:57:44     27s] Read in 29 physical pins
[02/18 17:57:44     27s]   29 physical pins: 0 unplaced, 29 placed, 0 fixed
[02/18 17:57:44     27s] Read in 29 nets
[02/18 17:57:44     27s] Read in 2 special nets, 2 routed
[02/18 17:57:44     27s] Read in 657 terminals
[02/18 17:57:44     27s] 2 nets selected.
[02/18 17:57:44     27s] 
[02/18 17:57:44     27s] Begin power routing ...
[02/18 17:57:44     27s] CPU time for VDD FollowPin 0 seconds
[02/18 17:57:44     27s] CPU time for VSS FollowPin 0 seconds
[02/18 17:57:44     27s]   Number of Core ports routed: 28
[02/18 17:57:44     27s]   Number of Followpin connections: 14
[02/18 17:57:44     27s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3188.00 megs.
[02/18 17:57:44     27s] 
[02/18 17:57:44     27s] 
[02/18 17:57:44     27s] 
[02/18 17:57:44     27s]  Begin updating DB with routing results ...
[02/18 17:57:44     27s]  Updating DB with 29 io pins ...
[02/18 17:57:44     27s]  Updating DB with 0 via definition ...
[02/18 17:57:44     27s] sroute created 42 wires.
[02/18 17:57:44     27s] ViaGen created 28 vias, deleted 0 via to avoid violation.
[02/18 17:57:44     27s] +--------+----------------+----------------+
[02/18 17:57:44     27s] |  Layer |     Created    |     Deleted    |
[02/18 17:57:44     27s] +--------+----------------+----------------+
[02/18 17:57:44     27s] | metal1 |       42       |       NA       |
[02/18 17:57:44     27s] |  via1  |       28       |        0       |
[02/18 17:57:44     27s] +--------+----------------+----------------+
[02/18 17:57:44     27s] #% End sroute (date=02/18 17:57:44, total cpu=0:00:00.1, real=0:00:00.0, peak res=1576.6M, current mem=1576.6M)
[02/18 17:57:45     27s] **WARN: (IMPTR-9999):	The trialRoute command is obsolete and should not be used anymore.  It still works in this release but will be removed in a future release.  You should change to use earlyGlobalRoute to avoid this warning and to be compatible with future releases.
[02/18 17:57:45     27s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[02/18 17:57:45     27s] enableMT= 3
[02/18 17:57:45     27s] useHNameCompare= 3 (lazy mode)
[02/18 17:57:45     27s] doMTMainInit= 1
[02/18 17:57:45     27s] doMTFlushLazyWireDelete= 1
[02/18 17:57:45     27s] useFastLRoute= 0
[02/18 17:57:45     27s] useFastCRoute= 1
[02/18 17:57:45     27s] doMTNetInitAdjWires= 1
[02/18 17:57:45     27s] wireMPoolNoThreadCheck= 1
[02/18 17:57:45     27s] allMPoolNoThreadCheck= 1
[02/18 17:57:45     27s] doNotUseMPoolInCRoute= 1
[02/18 17:57:45     27s] doMTSprFixZeroViaCodes= 1
[02/18 17:57:45     27s] doMTDtrRoute1CleanupA= 1
[02/18 17:57:45     27s] doMTDtrRoute1CleanupB= 1
[02/18 17:57:45     27s] doMTWireLenCalc= 0
[02/18 17:57:45     27s] doSkipQALenRecalc= 1
[02/18 17:57:45     27s] doMTMainCleanup= 1
[02/18 17:57:45     27s] doMTMoveCellTermsToMSLayer= 1
[02/18 17:57:45     27s] doMTConvertWiresToNewViaCode= 1
[02/18 17:57:45     27s] doMTRemoveAntenna= 1
[02/18 17:57:45     27s] doMTCheckConnectivity= 1
[02/18 17:57:45     27s] enableRuntimeLog= 0
[02/18 17:57:45     27s] Set wireMPool w/ noThreadCheck
[02/18 17:57:45     27s] *** New algorithm with color map for Partitions and Power Domain handling will be activated...
[02/18 17:57:45     27s] 
[02/18 17:57:45     27s] Saved RC grid cleaned up.
[02/18 17:57:45     27s] *** Starting trialRoute (mem=1849.3M) ***
[02/18 17:57:45     27s] 
[02/18 17:57:45     27s] Using hname+ instead name for net compare
[02/18 17:57:45     27s] There are 0 guide points passed to earlyGlobalRoute for fixed pins.
[02/18 17:57:45     27s] There are 0 guide points passed to earlyGlobalRoute for pinGroup/netGroup/pinGuide pins.
[02/18 17:57:45     27s] triMarkNetsWithAllFixedWires runtime= 0:00:00.0
[02/18 17:57:45     27s] Phase 0 (cpu= 0:00:00.0 real= 0:00:00.0 mem= 1849.3M)
[02/18 17:57:45     27s] Options:  -maxRouteLayer 4 -noPinGuide
[02/18 17:57:45     27s] 
[02/18 17:57:45     27s] Starting trMTUpdateAllNetBoxWithoutSpr in ST mode ...
[02/18 17:57:45     27s] Set wireMPool w/ noThreadCheck
[02/18 17:57:45     27s] routingBox: (0 0) (62700 60480)
[02/18 17:57:45     27s] coreBox:    (12160 12040) (50540 48440)
[02/18 17:57:45     27s] Setting of trcDoMultiPinNet= 0
[02/18 17:57:45     27s] 
[02/18 17:57:45     27s] Phase 1a route (cpu=0:00:00.0 real=0:00:00.0 mem=1849.3M):
[02/18 17:57:45     27s] Est net length = 2.829e+03um = 1.452e+03H + 1.376e+03V
[02/18 17:57:45     27s] Usage: (36.0%H 45.0%V) = (1.847e+03um 2.724e+03um) = (1867 1936)
[02/18 17:57:45     27s] Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
[02/18 17:57:45     27s] Overflow: 111 = 40 (8.74% H) + 71 (15.65% V)
[02/18 17:57:45     27s] 
[02/18 17:57:45     27s] Phase 1b route (cpu=0:00:00.0 real=0:00:00.0 mem=1849.3M):
[02/18 17:57:45     27s] Usage: (36.0%H 44.9%V) = (1.837e+03um 2.719e+03um) = (1865 1932)
[02/18 17:57:45     27s] Overflow: 111 = 36 (7.94% H) + 74 (16.30% V)
[02/18 17:57:45     27s] 
[02/18 17:57:45     27s] Phase 1c route (cpu=0:00:00.0 real=0:00:00.0 mem=1849.3M):
[02/18 17:57:45     27s] Usage: (36.0%H 45.0%V) = (1.836e+03um 2.720e+03um) = (1864 1933)
[02/18 17:57:45     27s] Overflow: 100 = 28 (6.13% H) + 72 (15.73% V)
[02/18 17:57:45     27s] 
[02/18 17:57:45     27s] Phase 1d route (cpu=0:00:00.0 real=0:00:00.0 mem=1849.3M):
[02/18 17:57:45     27s] Usage: (36.1%H 45.1%V) = (1.846e+03um 2.731e+03um) = (1874 1939)
[02/18 17:57:45     27s] Overflow: 88 = 17 (3.82% H) + 70 (15.45% V)
[02/18 17:57:45     27s] 
[02/18 17:57:45     27s] Phase 1a-1d Overflow: 3.82% H + 15.45% V (0:00:00.0 1849.3M)

[02/18 17:57:45     27s] 
[02/18 17:57:45     27s] Phase 1e route (cpu=0:00:00.0 real=0:00:00.0 mem=1849.3M):
[02/18 17:57:45     27s] Usage: (37.3%H 45.7%V) = (1.928e+03um 2.770e+03um) = (1934 1965)
[02/18 17:57:45     27s] Overflow: 28 = 3 (0.66% H) + 25 (5.57% V)
[02/18 17:57:45     27s] 
[02/18 17:57:45     27s] Phase 1f route (cpu=0:00:00.0 real=0:00:00.0 mem=1849.3M):
[02/18 17:57:45     27s] Usage: (37.9%H 46.0%V) = (1.970e+03um 2.786e+03um) = (1966 1976)
[02/18 17:57:45     27s] Overflow: 12 = 2 (0.44% H) + 10 (2.19% V)
[02/18 17:57:45     27s] 
[02/18 17:57:45     27s] Congestion distribution:
[02/18 17:57:45     27s] 
[02/18 17:57:45     27s] Remain	cntH		cntV
[02/18 17:57:45     27s] --------------------------------------
[02/18 17:57:45     27s]  -1:	2	 0.44%	10	 2.19%
[02/18 17:57:45     27s] --------------------------------------
[02/18 17:57:45     27s]   0:	49	10.75%	120	26.32%
[02/18 17:57:45     27s]   1:	54	11.84%	54	11.84%
[02/18 17:57:45     27s]   2:	46	10.09%	28	 6.14%
[02/18 17:57:45     27s]   3:	27	 5.92%	13	 2.85%
[02/18 17:57:45     27s]   4:	22	 4.82%	9	 1.97%
[02/18 17:57:45     27s]   5:	256	56.14%	222	48.68%
[02/18 17:57:45     27s] 
[02/18 17:57:45     27s] 
[02/18 17:57:45     27s] Phase 1e-1f Overflow: 0.44% H + 2.19% V (0:00:00.0 1849.3M)

[02/18 17:57:45     27s] Global route (cpu=0.0s real=0.0s 1849.3M)
[02/18 17:57:45     27s] 
[02/18 17:57:45     27s] 
[02/18 17:57:45     27s] *** After '-updateRemainTrks' operation: 
[02/18 17:57:45     27s] 
[02/18 17:57:45     27s] Usage: (41.0%H 50.0%V) = (2.124e+03um 3.028e+03um) = (2126 2148)
[02/18 17:57:45     27s] Overflow: 144 = 36 (7.89% H) + 108 (23.77% V)
[02/18 17:57:45     27s] 
[02/18 17:57:45     27s] Phase 1l Overflow: 7.89% H + 23.77% V (0:00:00.0 1849.3M)

[02/18 17:57:45     27s] 
[02/18 17:57:45     27s] Congestion distribution:
[02/18 17:57:45     27s] 
[02/18 17:57:45     27s] Remain	cntH		cntV
[02/18 17:57:45     27s] --------------------------------------
[02/18 17:57:45     27s]  -3:	0	 0.00%	2	 0.44%
[02/18 17:57:45     27s]  -2:	0	 0.00%	24	 5.26%
[02/18 17:57:45     27s]  -1:	36	 7.89%	71	15.57%
[02/18 17:57:45     27s] --------------------------------------
[02/18 17:57:45     27s]   0:	50	10.96%	64	14.04%
[02/18 17:57:45     27s]   1:	51	11.18%	38	 8.33%
[02/18 17:57:45     27s]   2:	27	 5.92%	18	 3.95%
[02/18 17:57:45     27s]   3:	28	 6.14%	7	 1.54%
[02/18 17:57:45     27s]   4:	23	 5.04%	12	 2.63%
[02/18 17:57:45     27s]   5:	241	52.85%	220	48.25%
[02/18 17:57:45     27s] 
[02/18 17:57:45     27s] Starting trMTInitAdjWires in ST mode ...
[02/18 17:57:45     27s] 
[02/18 17:57:45     27s] *** Completed Phase 1 route (cpu=0:00:00.0 real=0:00:00.0 1849.3M) ***
[02/18 17:57:45     27s] 
[02/18 17:57:45     27s] Using trMTFlushLazyWireDel= 1
[02/18 17:57:45     27s] Not using mpools for CRoute
[02/18 17:57:45     27s] Starting trMTDtrRoute1CleanupA in ST mode ...
[02/18 17:57:45     27s] Phase 2a (cpu=0:00:00.0 real=0:00:00.0 mem=1849.3M)
[02/18 17:57:45     27s] Not using mpools for CRoute
[02/18 17:57:45     27s] Remain wire count= 22 (w/term= 22)
[02/18 17:57:45     27s] Phase 2b (cpu=0:00:00.0 real=0:00:00.0 mem=1849.3M)
[02/18 17:57:45     27s] Starting trMTDtrRoute1CleanupB in ST mode ...
[02/18 17:57:45     27s] Cleanup real= 0:00:00.0
[02/18 17:57:45     27s] Phase 2 total (cpu=0:00:00.0 real=0:00:00.0 mem=1849.3M)
[02/18 17:57:45     27s] 
[02/18 17:57:45     27s] Total length: 3.474e+03um, number of vias: 2586
[02/18 17:57:45     27s] M1(H) length: 1.151e+02um, number of vias: 1167
[02/18 17:57:45     27s] M2(V) length: 1.073e+03um, number of vias: 971
[02/18 17:57:45     27s] M3(H) length: 1.562e+03um, number of vias: 448
[02/18 17:57:45     27s] M4(V) length: 7.236e+02um
[02/18 17:57:45     27s] *** Completed Phase 2 route (cpu=0:00:00.0 real=0:00:00.0 1849.3M) ***
[02/18 17:57:45     27s] 
[02/18 17:57:45     27s] Skipping QALenRecalc
[02/18 17:57:45     27s] Starting trMTMoveCellTermsToMSLayer in ST mode ...
[02/18 17:57:45     27s] Starting trMTConvertWiresToNewViaCode in ST mode ...
[02/18 17:57:45     27s] *** Finished all Phases (cpu=0:00:00.1 mem=1849.3M) ***
[02/18 17:57:45     27s] trMTFlushLazyWireDel was already disabled
[02/18 17:57:45     27s] Starting trMTSprFixZeroViaCodes in ST mode ...
[02/18 17:57:45     27s] trMTSprFixZeroViaCodes runtime= 0:00:00.0
[02/18 17:57:45     27s] Starting trMTRemoveAntenna in ST mode ...
[02/18 17:57:45     27s] Peak Memory Usage was 1849.3M 
[02/18 17:57:45     27s] TrialRoute+GlbRouteEst total runtime= 0:00:00.1
[02/18 17:57:45     27s] *** Finished trialRoute (cpu=0:00:00.1 mem=1849.3M) ***
[02/18 17:57:45     27s] 
[02/18 17:57:45     27s] Set wireMPool w/ threadCheck
[02/18 17:57:45     27s] <CMD> buildTimingGraph
[02/18 17:57:45     27s] <CMD> set_ccopt_property buffer_cells {BUF_X1 BUF_X2}
[02/18 17:57:45     27s] <CMD> set_ccopt_property inverter_cells {INV_X1 INV_X2 INV_X4 INV_X8 INV_X16}
[02/18 17:57:45     27s] <CMD> create_ccopt_clock_tree_spec
[02/18 17:57:45     27s] Creating clock tree spec for modes (timing configs): _default_constraint_mode_
[02/18 17:57:45     27s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[02/18 17:57:45     28s] Reset timing graph...
[02/18 17:57:45     28s] Ignoring AAE DB Resetting ...
[02/18 17:57:45     28s] Reset timing graph done.
[02/18 17:57:45     28s] Ignoring AAE DB Resetting ...
[02/18 17:57:45     28s] Analyzing clock structure...
[02/18 17:57:45     28s] Analyzing clock structure done.
[02/18 17:57:45     28s] Reset timing graph...
[02/18 17:57:45     28s] Ignoring AAE DB Resetting ...
[02/18 17:57:45     28s] Reset timing graph done.
[02/18 17:57:45     28s] Extracting original clock gating for blif_clk_net...
[02/18 17:57:45     28s]   clock_tree blif_clk_net contains 6 sinks and 0 clock gates.
[02/18 17:57:45     28s] Extracting original clock gating for blif_clk_net done.
[02/18 17:57:45     28s] The skew group blif_clk_net/_default_constraint_mode_ was created. It contains 6 sinks and 1 sources.
[02/18 17:57:45     28s] Checking clock tree convergence...
[02/18 17:57:45     28s] Checking clock tree convergence done.
[02/18 17:57:45     28s] <CMD> ccopt_design -cts
[02/18 17:57:45     28s] #% Begin ccopt_design (date=02/18 17:57:45, mem=1540.9M)
[02/18 17:57:45     28s] Turning off fast DC mode.
[02/18 17:57:45     28s] *** ccopt_design #1 [begin] : totSession cpu/real = 0:00:28.2/0:00:31.8 (0.9), mem = 1798.6M
[02/18 17:57:45     28s] Runtime...
[02/18 17:57:45     28s] **INFO: User's settings:
[02/18 17:57:45     28s] setNanoRouteMode -extractThirdPartyCompatible  false
[02/18 17:57:45     28s] setNanoRouteMode -grouteExpTdStdDelay          14.1
[02/18 17:57:45     28s] setNanoRouteMode -routeTopRoutingLayer         4
[02/18 17:57:45     28s] setDesignMode -process                         45
[02/18 17:57:45     28s] setDesignMode -topRoutingLayer                 metal4
[02/18 17:57:45     28s] setExtractRCMode -coupling_c_th                0.1
[02/18 17:57:45     28s] setExtractRCMode -engine                       preRoute
[02/18 17:57:45     28s] setExtractRCMode -relative_c_th                1
[02/18 17:57:45     28s] setExtractRCMode -total_c_th                   0
[02/18 17:57:45     28s] setDelayCalMode -enable_high_fanout            true
[02/18 17:57:45     28s] setDelayCalMode -engine                        aae
[02/18 17:57:45     28s] setDelayCalMode -ignoreNetLoad                 false
[02/18 17:57:45     28s] setDelayCalMode -socv_accuracy_mode            low
[02/18 17:57:45     28s] setPlaceMode -place_global_place_io_pins       true
[02/18 17:57:45     28s] setPlaceMode -place_global_reorder_scan        false
[02/18 17:57:45     28s] setPlaceMode -timingDriven                     true
[02/18 17:57:45     28s] setRouteMode -earlyGlobalMaxRouteLayer         4
[02/18 17:57:45     28s] 
[02/18 17:57:45     28s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[02/18 17:57:45     28s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[02/18 17:57:45     28s] Set place::cacheFPlanSiteMark to 1
[02/18 17:57:45     28s] CCOpt::Phase::Initialization...
[02/18 17:57:45     28s] Check Prerequisites...
[02/18 17:57:45     28s] Leaving CCOpt scope - CheckPlace...
[02/18 17:57:45     28s] OPERPROF: Starting checkPlace at level 1, MEM:1798.6M, EPOCH TIME: 1771466265.320187
[02/18 17:57:45     28s] Processing tracks to init pin-track alignment.
[02/18 17:57:45     28s] z: 2, totalTracks: 1
[02/18 17:57:45     28s] z: 4, totalTracks: 1
[02/18 17:57:45     28s] z: 6, totalTracks: 1
[02/18 17:57:45     28s] z: 8, totalTracks: 1
[02/18 17:57:45     28s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[02/18 17:57:45     28s] All LLGs are deleted
[02/18 17:57:45     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:45     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:45     28s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1798.6M, EPOCH TIME: 1771466265.322290
[02/18 17:57:45     28s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1798.6M, EPOCH TIME: 1771466265.322344
[02/18 17:57:45     28s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1798.6M, EPOCH TIME: 1771466265.322668
[02/18 17:57:45     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:45     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:45     28s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1798.6M, EPOCH TIME: 1771466265.323224
[02/18 17:57:45     28s] Max number of tech site patterns supported in site array is 256.
[02/18 17:57:45     28s] Core basic site is NCSU_FreePDK_45nm
[02/18 17:57:45     28s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1798.6M, EPOCH TIME: 1771466265.323590
[02/18 17:57:45     28s] After signature check, allow fast init is false, keep pre-filter is true.
[02/18 17:57:45     28s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[02/18 17:57:45     28s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.001, MEM:1798.6M, EPOCH TIME: 1771466265.324101
[02/18 17:57:45     28s] SiteArray: non-trimmed site array dimensions = 13 x 101
[02/18 17:57:45     28s] SiteArray: use 20,480 bytes
[02/18 17:57:45     28s] SiteArray: current memory after site array memory allocation 1798.6M
[02/18 17:57:45     28s] SiteArray: FP blocked sites are writable
[02/18 17:57:45     28s] SiteArray: number of non floorplan blocked sites for llg default is 1313
[02/18 17:57:45     28s] Atter site array init, number of instance map data is 0.
[02/18 17:57:45     28s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.001, REAL:0.002, MEM:1798.6M, EPOCH TIME: 1771466265.325162
[02/18 17:57:45     28s] 
[02/18 17:57:45     28s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/18 17:57:45     28s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/18 17:57:45     28s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.001, REAL:0.003, MEM:1798.6M, EPOCH TIME: 1771466265.326012
[02/18 17:57:45     28s] Begin checking placement ... (start mem=1798.6M, init mem=1798.6M)
[02/18 17:57:45     28s] Begin checking exclusive groups violation ...
[02/18 17:57:45     28s] There are 0 groups to check, max #box is 0, total #box is 0
[02/18 17:57:45     28s] Finished checking exclusive groups violations. Found 0 Vio.
[02/18 17:57:45     28s] 
[02/18 17:57:45     28s] Running CheckPlace using 1 thread in normal mode...
[02/18 17:57:45     28s] 
[02/18 17:57:45     28s] ...checkPlace normal is done!
[02/18 17:57:45     28s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1798.6M, EPOCH TIME: 1771466265.330191
[02/18 17:57:45     28s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.001, MEM:1798.6M, EPOCH TIME: 1771466265.330926
[02/18 17:57:45     28s] *info: Placed = 314           
[02/18 17:57:45     28s] *info: Unplaced = 0           
[02/18 17:57:45     28s] Placement Density:98.17%(343/349)
[02/18 17:57:45     28s] Placement Density (including fixed std cells):98.17%(343/349)
[02/18 17:57:45     28s] All LLGs are deleted
[02/18 17:57:45     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:314).
[02/18 17:57:45     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:45     28s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1798.6M, EPOCH TIME: 1771466265.331712
[02/18 17:57:45     28s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1798.6M, EPOCH TIME: 1771466265.331774
[02/18 17:57:45     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:45     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:45     28s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1798.6M)
[02/18 17:57:45     28s] OPERPROF: Finished checkPlace at level 1, CPU:0.008, REAL:0.012, MEM:1798.6M, EPOCH TIME: 1771466265.332380
[02/18 17:57:45     28s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:57:45     28s] Innovus will update I/O latencies
[02/18 17:57:45     28s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[02/18 17:57:45     28s] 
[02/18 17:57:45     28s] 
[02/18 17:57:45     28s] 
[02/18 17:57:45     28s] Check Prerequisites done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:57:45     28s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:57:45     28s] Info: 1 threads available for lower-level modules during optimization.
[02/18 17:57:45     28s] Processing average sequential pin duty cycle 
[02/18 17:57:45     28s] Executing ccopt post-processing.
[02/18 17:57:45     28s] Synthesizing clock trees with CCOpt...
[02/18 17:57:45     28s] *** CTS #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:00:28.2/0:00:31.9 (0.9), mem = 1835.2M
[02/18 17:57:45     28s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/18 17:57:45     28s] CCOpt::Phase::PreparingToBalance...
[02/18 17:57:45     28s] Leaving CCOpt scope - Initializing power interface...
[02/18 17:57:45     28s] Processing average sequential pin duty cycle 
[02/18 17:57:45     28s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:57:45     28s] 
[02/18 17:57:45     28s] Positive (advancing) pin insertion delays
[02/18 17:57:45     28s] =========================================
[02/18 17:57:45     28s] 
[02/18 17:57:45     28s] Found 0 advancing pin insertion delay (0.000% of 6 clock tree sinks)
[02/18 17:57:45     28s] 
[02/18 17:57:45     28s] Negative (delaying) pin insertion delays
[02/18 17:57:45     28s] ========================================
[02/18 17:57:45     28s] 
[02/18 17:57:45     28s] Found 0 delaying pin insertion delay (0.000% of 6 clock tree sinks)
[02/18 17:57:45     28s] Notify start of optimization...
[02/18 17:57:45     28s] Notify start of optimization done.
[02/18 17:57:45     28s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[02/18 17:57:45     28s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1835.2M, EPOCH TIME: 1771466265.360253
[02/18 17:57:45     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:45     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:45     28s] All LLGs are deleted
[02/18 17:57:45     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:45     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:45     28s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1835.2M, EPOCH TIME: 1771466265.360392
[02/18 17:57:45     28s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1835.2M, EPOCH TIME: 1771466265.360435
[02/18 17:57:45     28s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1833.2M, EPOCH TIME: 1771466265.360574
[02/18 17:57:45     28s] ### Creating LA Mngr. totSessionCpu=0:00:28.2 mem=1833.2M
[02/18 17:57:45     28s] 
[02/18 17:57:45     28s] Trim Metal Layers:
[02/18 17:57:45     28s] LayerId::1 widthSet size::1
[02/18 17:57:45     28s] LayerId::2 widthSet size::1
[02/18 17:57:45     28s] LayerId::3 widthSet size::1
[02/18 17:57:45     28s] LayerId::4 widthSet size::1
[02/18 17:57:45     28s] LayerId::5 widthSet size::1
[02/18 17:57:45     28s] LayerId::6 widthSet size::1
[02/18 17:57:45     28s] LayerId::7 widthSet size::1
[02/18 17:57:45     28s] LayerId::8 widthSet size::1
[02/18 17:57:45     28s] LayerId::9 widthSet size::1
[02/18 17:57:45     28s] LayerId::10 widthSet size::1
[02/18 17:57:45     28s] Updating RC grid for preRoute extraction ...
[02/18 17:57:45     28s] eee: pegSigSF::1.070000
[02/18 17:57:45     28s] Initializing multi-corner resistance tables ...
[02/18 17:57:45     28s] eee: l::1 avDens::0.047889 usedTrk::43.100072 availTrk::900.000000 sigTrk::43.100072
[02/18 17:57:45     28s] eee: l::2 avDens::0.017617 usedTrk::10.384821 availTrk::589.473684 sigTrk::10.384821
[02/18 17:57:45     28s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:57:45     28s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:57:45     28s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:57:45     28s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:57:45     28s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:57:45     28s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:57:45     28s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:57:45     28s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:57:45     28s] {RT _default_rc_corner_ 0 4 4 {3 0} 1}
[02/18 17:57:45     28s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.876800 pMod=80 wcR=0.223500 newSi=0.001600 wHLS=0.558750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[02/18 17:57:45     28s] ### Creating LA Mngr, finished. totSessionCpu=0:00:28.2 mem=1833.2M
[02/18 17:57:45     28s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1833.20 MB )
[02/18 17:57:45     28s] (I)      ==================== Layers =====================
[02/18 17:57:45     28s] (I)      +-----+----+---------+---------+--------+-------+
[02/18 17:57:45     28s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[02/18 17:57:45     28s] (I)      +-----+----+---------+---------+--------+-------+
[02/18 17:57:45     28s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[02/18 17:57:45     28s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[02/18 17:57:45     28s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[02/18 17:57:45     28s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[02/18 17:57:45     28s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[02/18 17:57:45     28s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[02/18 17:57:45     28s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[02/18 17:57:45     28s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[02/18 17:57:45     28s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[02/18 17:57:45     28s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[02/18 17:57:45     28s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[02/18 17:57:45     28s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[02/18 17:57:45     28s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[02/18 17:57:45     28s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[02/18 17:57:45     28s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[02/18 17:57:45     28s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[02/18 17:57:45     28s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[02/18 17:57:45     28s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[02/18 17:57:45     28s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[02/18 17:57:45     28s] (I)      +-----+----+---------+---------+--------+-------+
[02/18 17:57:45     28s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[02/18 17:57:45     28s] (I)      +-----+----+---------+---------+--------+-------+
[02/18 17:57:45     28s] (I)      Started Import and model ( Curr Mem: 1833.20 MB )
[02/18 17:57:45     28s] (I)      Default pattern map key = s1494_bench_default.
[02/18 17:57:45     28s] (I)      == Non-default Options ==
[02/18 17:57:45     28s] (I)      Maximum routing layer                              : 4
[02/18 17:57:45     28s] (I)      Number of threads                                  : 1
[02/18 17:57:45     28s] (I)      Method to set GCell size                           : row
[02/18 17:57:45     28s] (I)      Counted 86 PG shapes. We will not process PG shapes layer by layer.
[02/18 17:57:45     28s] (I)      Use row-based GCell size
[02/18 17:57:45     28s] (I)      Use row-based GCell align
[02/18 17:57:45     28s] (I)      layer 0 area = 0
[02/18 17:57:45     28s] (I)      layer 1 area = 0
[02/18 17:57:45     28s] (I)      layer 2 area = 0
[02/18 17:57:45     28s] (I)      layer 3 area = 0
[02/18 17:57:45     28s] (I)      GCell unit size   : 2800
[02/18 17:57:45     28s] (I)      GCell multiplier  : 1
[02/18 17:57:45     28s] (I)      GCell row height  : 2800
[02/18 17:57:45     28s] (I)      Actual row height : 2800
[02/18 17:57:45     28s] (I)      GCell align ref   : 12160 12040
[02/18 17:57:45     28s] [NR-eGR] Track table information for default rule: 
[02/18 17:57:45     28s] [NR-eGR] metal1 has single uniform track structure
[02/18 17:57:45     28s] [NR-eGR] metal2 has single uniform track structure
[02/18 17:57:45     28s] [NR-eGR] metal3 has single uniform track structure
[02/18 17:57:45     28s] [NR-eGR] metal4 has single uniform track structure
[02/18 17:57:45     28s] [NR-eGR] metal5 has single uniform track structure
[02/18 17:57:45     28s] [NR-eGR] metal6 has single uniform track structure
[02/18 17:57:45     28s] [NR-eGR] metal7 has single uniform track structure
[02/18 17:57:45     28s] [NR-eGR] metal8 has single uniform track structure
[02/18 17:57:45     28s] [NR-eGR] metal9 has single uniform track structure
[02/18 17:57:45     28s] [NR-eGR] metal10 has single uniform track structure
[02/18 17:57:45     28s] (I)      ============== Default via ===============
[02/18 17:57:45     28s] (I)      +---+------------------+-----------------+
[02/18 17:57:45     28s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[02/18 17:57:45     28s] (I)      +---+------------------+-----------------+
[02/18 17:57:45     28s] (I)      | 1 |    9  via1_8     |    1  via1_0    |
[02/18 17:57:45     28s] (I)      | 2 |   18  via2_8     |   10  via2_0    |
[02/18 17:57:45     28s] (I)      | 3 |   21  via3_2     |   19  via3_0    |
[02/18 17:57:45     28s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[02/18 17:57:45     28s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[02/18 17:57:45     28s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[02/18 17:57:45     28s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[02/18 17:57:45     28s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[02/18 17:57:45     28s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[02/18 17:57:45     28s] (I)      +---+------------------+-----------------+
[02/18 17:57:45     28s] [NR-eGR] Read 40 PG shapes
[02/18 17:57:45     28s] [NR-eGR] Read 0 clock shapes
[02/18 17:57:45     28s] [NR-eGR] Read 0 other shapes
[02/18 17:57:45     28s] [NR-eGR] #Routing Blockages  : 0
[02/18 17:57:45     28s] [NR-eGR] #Instance Blockages : 0
[02/18 17:57:45     28s] [NR-eGR] #PG Blockages       : 40
[02/18 17:57:45     28s] [NR-eGR] #Halo Blockages     : 0
[02/18 17:57:45     28s] [NR-eGR] #Boundary Blockages : 0
[02/18 17:57:45     28s] [NR-eGR] #Clock Blockages    : 0
[02/18 17:57:45     28s] [NR-eGR] #Other Blockages    : 0
[02/18 17:57:45     28s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/18 17:57:45     28s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[02/18 17:57:45     28s] [NR-eGR] Read 330 nets ( ignored 0 )
[02/18 17:57:45     28s] (I)      early_global_route_priority property id does not exist.
[02/18 17:57:45     28s] (I)      Read Num Blocks=40  Num Prerouted Wires=0  Num CS=0
[02/18 17:57:45     28s] (I)      Layer 1 (V) : #blockages 40 : #preroutes 0
[02/18 17:57:45     28s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[02/18 17:57:45     28s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[02/18 17:57:45     28s] (I)      Number of ignored nets                =      0
[02/18 17:57:45     28s] (I)      Number of connected nets              =      0
[02/18 17:57:45     28s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[02/18 17:57:45     28s] (I)      Number of clock nets                  =      1.  Ignored: No
[02/18 17:57:45     28s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/18 17:57:45     28s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/18 17:57:45     28s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/18 17:57:45     28s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/18 17:57:45     28s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/18 17:57:45     28s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[02/18 17:57:45     28s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/18 17:57:45     28s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[02/18 17:57:45     28s] (I)      Ndr track 0 does not exist
[02/18 17:57:45     28s] (I)      ---------------------Grid Graph Info--------------------
[02/18 17:57:45     28s] (I)      Routing area        : (0, 0) - (62700, 60480)
[02/18 17:57:45     28s] (I)      Core area           : (12160, 12040) - (50540, 48440)
[02/18 17:57:45     28s] (I)      Site width          :   380  (dbu)
[02/18 17:57:45     28s] (I)      Row height          :  2800  (dbu)
[02/18 17:57:45     28s] (I)      GCell row height    :  2800  (dbu)
[02/18 17:57:45     28s] (I)      GCell width         :  2800  (dbu)
[02/18 17:57:45     28s] (I)      GCell height        :  2800  (dbu)
[02/18 17:57:45     28s] (I)      Grid                :    23    22     4
[02/18 17:57:45     28s] (I)      Layer numbers       :     1     2     3     4
[02/18 17:57:45     28s] (I)      Vertical capacity   :     0  2800     0  2800
[02/18 17:57:45     28s] (I)      Horizontal capacity :     0     0  2800     0
[02/18 17:57:45     28s] (I)      Default wire width  :   140   140   140   280
[02/18 17:57:45     28s] (I)      Default wire space  :   130   140   140   280
[02/18 17:57:45     28s] (I)      Default wire pitch  :   270   280   280   560
[02/18 17:57:45     28s] (I)      Default pitch size  :   270   380   280   560
[02/18 17:57:45     28s] (I)      First track coord   :   140   190   140   590
[02/18 17:57:45     28s] (I)      Num tracks per GCell: 10.37  7.37 10.00  5.00
[02/18 17:57:45     28s] (I)      Total num of tracks :   216   165   216   111
[02/18 17:57:45     28s] (I)      Num of masks        :     1     1     1     1
[02/18 17:57:45     28s] (I)      Num of trim masks   :     0     0     0     0
[02/18 17:57:45     28s] (I)      --------------------------------------------------------
[02/18 17:57:45     28s] 
[02/18 17:57:45     28s] [NR-eGR] ============ Routing rule table ============
[02/18 17:57:45     28s] [NR-eGR] Rule id: 0  Nets: 330
[02/18 17:57:45     28s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[02/18 17:57:45     28s] (I)                    Layer    2    3    4 
[02/18 17:57:45     28s] (I)                    Pitch  380  280  560 
[02/18 17:57:45     28s] (I)             #Used tracks    1    1    1 
[02/18 17:57:45     28s] (I)       #Fully used tracks    1    1    1 
[02/18 17:57:45     28s] [NR-eGR] ========================================
[02/18 17:57:45     28s] [NR-eGR] 
[02/18 17:57:45     28s] (I)      =============== Blocked Tracks ===============
[02/18 17:57:45     28s] (I)      +-------+---------+----------+---------------+
[02/18 17:57:45     28s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/18 17:57:45     28s] (I)      +-------+---------+----------+---------------+
[02/18 17:57:45     28s] (I)      |     1 |       0 |        0 |         0.00% |
[02/18 17:57:45     28s] (I)      |     2 |    3630 |      608 |        16.75% |
[02/18 17:57:45     28s] (I)      |     3 |    4968 |        0 |         0.00% |
[02/18 17:57:45     28s] (I)      |     4 |    2442 |        0 |         0.00% |
[02/18 17:57:45     28s] (I)      +-------+---------+----------+---------------+
[02/18 17:57:45     28s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1833.20 MB )
[02/18 17:57:45     28s] (I)      Reset routing kernel
[02/18 17:57:45     28s] (I)      Started Global Routing ( Curr Mem: 1833.20 MB )
[02/18 17:57:45     28s] (I)      totalPins=1197  totalGlobalPin=1103 (92.15%)
[02/18 17:57:45     28s] (I)      total 2D Cap : 10444 = (4968 H, 5476 V)
[02/18 17:57:45     28s] [NR-eGR] Layer group 1: route 330 net(s) in layer range [2, 4]
[02/18 17:57:45     28s] (I)      
[02/18 17:57:45     28s] (I)      ============  Phase 1a Route ============
[02/18 17:57:45     28s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[02/18 17:57:45     28s] (I)      Usage: 2032 = (1032 H, 1000 V) = (20.77% H, 18.26% V) = (1.445e+03um H, 1.400e+03um V)
[02/18 17:57:45     28s] (I)      
[02/18 17:57:45     28s] (I)      ============  Phase 1b Route ============
[02/18 17:57:45     28s] (I)      Usage: 2037 = (1034 H, 1003 V) = (20.81% H, 18.32% V) = (1.448e+03um H, 1.404e+03um V)
[02/18 17:57:45     28s] (I)      Overflow of layer group 1: 0.70% H + 1.85% V. EstWL: 2.851800e+03um
[02/18 17:57:45     28s] (I)      Congestion metric : 0.70%H 1.85%V, 2.56%HV
[02/18 17:57:45     28s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/18 17:57:45     28s] (I)      
[02/18 17:57:45     28s] (I)      ============  Phase 1c Route ============
[02/18 17:57:45     28s] (I)      Level2 Grid: 5 x 5
[02/18 17:57:45     28s] (I)      Usage: 2037 = (1034 H, 1003 V) = (20.81% H, 18.32% V) = (1.448e+03um H, 1.404e+03um V)
[02/18 17:57:45     28s] (I)      
[02/18 17:57:45     28s] (I)      ============  Phase 1d Route ============
[02/18 17:57:45     28s] (I)      Usage: 2045 = (1038 H, 1007 V) = (20.89% H, 18.39% V) = (1.453e+03um H, 1.410e+03um V)
[02/18 17:57:45     28s] (I)      
[02/18 17:57:45     28s] (I)      ============  Phase 1e Route ============
[02/18 17:57:45     28s] (I)      Usage: 2045 = (1038 H, 1007 V) = (20.89% H, 18.39% V) = (1.453e+03um H, 1.410e+03um V)
[02/18 17:57:45     28s] [NR-eGR] Early Global Route overflow of layer group 1: 0.91% H + 2.65% V. EstWL: 2.863000e+03um
[02/18 17:57:45     28s] (I)      
[02/18 17:57:45     28s] (I)      ============  Phase 1l Route ============
[02/18 17:57:45     28s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[02/18 17:57:45     28s] (I)      Layer  2:       2885      1047        28         354        3205    ( 9.94%) 
[02/18 17:57:45     28s] (I)      Layer  3:       4752      1187        12           0        4840    ( 0.00%) 
[02/18 17:57:45     28s] (I)      Layer  4:       2331       531        12         105        2310    ( 4.35%) 
[02/18 17:57:45     28s] (I)      Total:          9968      2765        52         458       10355    ( 4.24%) 
[02/18 17:57:45     28s] (I)      
[02/18 17:57:45     28s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/18 17:57:45     28s] [NR-eGR]                        OverCon           OverCon            
[02/18 17:57:45     28s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[02/18 17:57:45     28s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[02/18 17:57:45     28s] [NR-eGR] ---------------------------------------------------------------
[02/18 17:57:45     28s] [NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/18 17:57:45     28s] [NR-eGR]  metal2 ( 2)        18( 4.13%)         2( 0.46%)   ( 4.59%) 
[02/18 17:57:45     28s] [NR-eGR]  metal3 ( 3)         8( 1.65%)         1( 0.21%)   ( 1.86%) 
[02/18 17:57:45     28s] [NR-eGR]  metal4 ( 4)        10( 2.16%)         0( 0.00%)   ( 2.16%) 
[02/18 17:57:45     28s] [NR-eGR] ---------------------------------------------------------------
[02/18 17:57:45     28s] [NR-eGR]        Total        36( 2.60%)         3( 0.22%)   ( 2.82%) 
[02/18 17:57:45     28s] [NR-eGR] 
[02/18 17:57:45     28s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1833.20 MB )
[02/18 17:57:45     28s] (I)      total 2D Cap : 10458 = (4968 H, 5490 V)
[02/18 17:57:45     28s] [NR-eGR] Overflow after Early Global Route 1.78% H + 1.42% V
[02/18 17:57:45     28s] (I)      ============= Track Assignment ============
[02/18 17:57:45     28s] (I)      Started Track Assignment (1T) ( Curr Mem: 1833.20 MB )
[02/18 17:57:45     28s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[02/18 17:57:45     28s] (I)      Run Multi-thread track assignment
[02/18 17:57:45     28s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1833.20 MB )
[02/18 17:57:45     28s] (I)      Started Export ( Curr Mem: 1833.20 MB )
[02/18 17:57:45     28s] [NR-eGR]                  Length (um)  Vias 
[02/18 17:57:45     28s] [NR-eGR] -----------------------------------
[02/18 17:57:45     28s] [NR-eGR]  metal1   (1H)             0  1168 
[02/18 17:57:45     28s] [NR-eGR]  metal2   (2V)           978  1518 
[02/18 17:57:45     28s] [NR-eGR]  metal3   (3H)          1553   510 
[02/18 17:57:45     28s] [NR-eGR]  metal4   (4V)           737     0 
[02/18 17:57:45     28s] [NR-eGR]  metal5   (5H)             0     0 
[02/18 17:57:45     28s] [NR-eGR]  metal6   (6V)             0     0 
[02/18 17:57:45     28s] [NR-eGR]  metal7   (7H)             0     0 
[02/18 17:57:45     28s] [NR-eGR]  metal8   (8V)             0     0 
[02/18 17:57:45     28s] [NR-eGR]  metal9   (9H)             0     0 
[02/18 17:57:45     28s] [NR-eGR]  metal10  (10V)            0     0 
[02/18 17:57:45     28s] [NR-eGR] -----------------------------------
[02/18 17:57:45     28s] [NR-eGR]           Total         3268  3196 
[02/18 17:57:45     28s] [NR-eGR] --------------------------------------------------------------------------
[02/18 17:57:45     28s] [NR-eGR] Total half perimeter of net bounding box: 2513um
[02/18 17:57:45     28s] [NR-eGR] Total length: 3268um, number of vias: 3196
[02/18 17:57:45     28s] [NR-eGR] --------------------------------------------------------------------------
[02/18 17:57:45     28s] [NR-eGR] Total eGR-routed clock nets wire length: 21um, number of vias: 18
[02/18 17:57:45     28s] [NR-eGR] --------------------------------------------------------------------------
[02/18 17:57:45     28s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1833.20 MB )
[02/18 17:57:45     28s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.08 sec, Curr Mem: 1833.20 MB )
[02/18 17:57:45     28s] (I)      ====================================== Runtime Summary ======================================
[02/18 17:57:45     28s] (I)       Step                                              %     Start    Finish      Real       CPU 
[02/18 17:57:45     28s] (I)      ---------------------------------------------------------------------------------------------
[02/18 17:57:45     28s] (I)       Early Global Route kernel                   100.00%  7.97 sec  8.05 sec  0.08 sec  0.04 sec 
[02/18 17:57:45     28s] (I)       +-Import and model                           26.10%  7.99 sec  8.01 sec  0.02 sec  0.01 sec 
[02/18 17:57:45     28s] (I)       | +-Create place DB                           1.44%  7.99 sec  8.00 sec  0.00 sec  0.00 sec 
[02/18 17:57:45     28s] (I)       | | +-Import place data                       1.36%  8.00 sec  8.00 sec  0.00 sec  0.00 sec 
[02/18 17:57:45     28s] (I)       | | | +-Read instances and placement          0.48%  8.00 sec  8.00 sec  0.00 sec  0.00 sec 
[02/18 17:57:45     28s] (I)       | | | +-Read nets                             0.68%  8.00 sec  8.00 sec  0.00 sec  0.00 sec 
[02/18 17:57:45     28s] (I)       | +-Create route DB                          16.73%  8.00 sec  8.01 sec  0.01 sec  0.00 sec 
[02/18 17:57:45     28s] (I)       | | +-Import route data (1T)                 15.85%  8.00 sec  8.01 sec  0.01 sec  0.00 sec 
[02/18 17:57:45     28s] (I)       | | | +-Read blockages ( Layer 2-4 )          2.49%  8.00 sec  8.01 sec  0.00 sec  0.00 sec 
[02/18 17:57:45     28s] (I)       | | | | +-Read routing blockages              0.00%  8.00 sec  8.00 sec  0.00 sec  0.00 sec 
[02/18 17:57:45     28s] (I)       | | | | +-Read instance blockages             0.12%  8.00 sec  8.00 sec  0.00 sec  0.00 sec 
[02/18 17:57:45     28s] (I)       | | | | +-Read PG blockages                   0.07%  8.00 sec  8.00 sec  0.00 sec  0.00 sec 
[02/18 17:57:45     28s] (I)       | | | | +-Read clock blockages                0.41%  8.00 sec  8.00 sec  0.00 sec  0.00 sec 
[02/18 17:57:45     28s] (I)       | | | | +-Read other blockages                0.35%  8.00 sec  8.00 sec  0.00 sec  0.00 sec 
[02/18 17:57:45     28s] (I)       | | | | +-Read halo blockages                 0.01%  8.00 sec  8.00 sec  0.00 sec  0.00 sec 
[02/18 17:57:45     28s] (I)       | | | | +-Read boundary cut boxes             0.00%  8.00 sec  8.00 sec  0.00 sec  0.00 sec 
[02/18 17:57:45     28s] (I)       | | | +-Read blackboxes                       0.28%  8.01 sec  8.01 sec  0.00 sec  0.00 sec 
[02/18 17:57:45     28s] (I)       | | | +-Read prerouted                        0.26%  8.01 sec  8.01 sec  0.00 sec  0.00 sec 
[02/18 17:57:45     28s] (I)       | | | +-Read unlegalized nets                 0.03%  8.01 sec  8.01 sec  0.00 sec  0.00 sec 
[02/18 17:57:45     28s] (I)       | | | +-Read nets                             0.86%  8.01 sec  8.01 sec  0.00 sec  0.00 sec 
[02/18 17:57:45     28s] (I)       | | | +-Set up via pillars                    0.01%  8.01 sec  8.01 sec  0.00 sec  0.00 sec 
[02/18 17:57:45     28s] (I)       | | | +-Initialize 3D grid graph              0.03%  8.01 sec  8.01 sec  0.00 sec  0.00 sec 
[02/18 17:57:45     28s] (I)       | | | +-Model blockage capacity               1.54%  8.01 sec  8.01 sec  0.00 sec  0.00 sec 
[02/18 17:57:45     28s] (I)       | | | | +-Initialize 3D capacity              0.95%  8.01 sec  8.01 sec  0.00 sec  0.00 sec 
[02/18 17:57:45     28s] (I)       | +-Read aux data                             0.00%  8.01 sec  8.01 sec  0.00 sec  0.00 sec 
[02/18 17:57:45     28s] (I)       | +-Others data preparation                   0.22%  8.01 sec  8.01 sec  0.00 sec  0.00 sec 
[02/18 17:57:45     28s] (I)       | +-Create route kernel                       6.94%  8.01 sec  8.01 sec  0.01 sec  0.00 sec 
[02/18 17:57:45     28s] (I)       +-Global Routing                             28.44%  8.02 sec  8.04 sec  0.02 sec  0.02 sec 
[02/18 17:57:45     28s] (I)       | +-Initialization                            0.38%  8.02 sec  8.02 sec  0.00 sec  0.00 sec 
[02/18 17:57:45     28s] (I)       | +-Net group 1                              22.95%  8.02 sec  8.03 sec  0.02 sec  0.02 sec 
[02/18 17:57:45     28s] (I)       | | +-Generate topology                       0.70%  8.02 sec  8.02 sec  0.00 sec  0.00 sec 
[02/18 17:57:45     28s] (I)       | | +-Phase 1a                                2.53%  8.02 sec  8.02 sec  0.00 sec  0.00 sec 
[02/18 17:57:45     28s] (I)       | | | +-Pattern routing (1T)                  1.45%  8.02 sec  8.02 sec  0.00 sec  0.00 sec 
[02/18 17:57:45     28s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.10%  8.02 sec  8.02 sec  0.00 sec  0.00 sec 
[02/18 17:57:45     28s] (I)       | | | +-Add via demand to 2D                  0.22%  8.02 sec  8.02 sec  0.00 sec  0.00 sec 
[02/18 17:57:45     28s] (I)       | | +-Phase 1b                                1.65%  8.02 sec  8.02 sec  0.00 sec  0.00 sec 
[02/18 17:57:45     28s] (I)       | | | +-Monotonic routing (1T)                1.03%  8.02 sec  8.02 sec  0.00 sec  0.00 sec 
[02/18 17:57:45     28s] (I)       | | +-Phase 1c                                0.85%  8.02 sec  8.02 sec  0.00 sec  0.00 sec 
[02/18 17:57:45     28s] (I)       | | | +-Two level Routing                     0.75%  8.02 sec  8.02 sec  0.00 sec  0.00 sec 
[02/18 17:57:45     28s] (I)       | | | | +-Two Level Routing (Regular)         0.06%  8.02 sec  8.02 sec  0.00 sec  0.00 sec 
[02/18 17:57:45     28s] (I)       | | | | +-Two Level Routing (Strong)          0.04%  8.02 sec  8.02 sec  0.00 sec  0.00 sec 
[02/18 17:57:45     28s] (I)       | | +-Phase 1d                                2.03%  8.02 sec  8.02 sec  0.00 sec  0.00 sec 
[02/18 17:57:45     28s] (I)       | | | +-Detoured routing (1T)                 1.88%  8.02 sec  8.02 sec  0.00 sec  0.00 sec 
[02/18 17:57:45     28s] (I)       | | +-Phase 1e                                0.53%  8.02 sec  8.02 sec  0.00 sec  0.00 sec 
[02/18 17:57:45     28s] (I)       | | | +-Route legalization                    0.15%  8.02 sec  8.02 sec  0.00 sec  0.00 sec 
[02/18 17:57:45     28s] (I)       | | | | +-Legalize Blockage Violations        0.07%  8.02 sec  8.02 sec  0.00 sec  0.00 sec 
[02/18 17:57:45     28s] (I)       | | +-Phase 1l                               11.79%  8.02 sec  8.03 sec  0.01 sec  0.01 sec 
[02/18 17:57:45     28s] (I)       | | | +-Layer assignment (1T)                11.63%  8.02 sec  8.03 sec  0.01 sec  0.01 sec 
[02/18 17:57:45     28s] (I)       | +-Clean cong LA                             0.00%  8.03 sec  8.03 sec  0.00 sec  0.00 sec 
[02/18 17:57:45     28s] (I)       +-Export 3D cong map                          0.34%  8.04 sec  8.04 sec  0.00 sec  0.00 sec 
[02/18 17:57:45     28s] (I)       | +-Export 2D cong map                        0.10%  8.04 sec  8.04 sec  0.00 sec  0.00 sec 
[02/18 17:57:45     28s] (I)       +-Extract Global 3D Wires                     0.08%  8.04 sec  8.04 sec  0.00 sec  0.00 sec 
[02/18 17:57:45     28s] (I)       +-Track Assignment (1T)                       6.47%  8.04 sec  8.04 sec  0.00 sec  0.00 sec 
[02/18 17:57:45     28s] (I)       | +-Initialization                            0.06%  8.04 sec  8.04 sec  0.00 sec  0.00 sec 
[02/18 17:57:45     28s] (I)       | +-Track Assignment Kernel                   6.08%  8.04 sec  8.04 sec  0.00 sec  0.00 sec 
[02/18 17:57:45     28s] (I)       | +-Free Memory                               0.00%  8.04 sec  8.04 sec  0.00 sec  0.00 sec 
[02/18 17:57:45     28s] (I)       +-Export                                      9.66%  8.04 sec  8.05 sec  0.01 sec  0.00 sec 
[02/18 17:57:45     28s] (I)       | +-Export DB wires                           2.54%  8.04 sec  8.05 sec  0.00 sec  0.00 sec 
[02/18 17:57:45     28s] (I)       | | +-Export all nets                         1.92%  8.04 sec  8.05 sec  0.00 sec  0.00 sec 
[02/18 17:57:45     28s] (I)       | | +-Set wire vias                           0.34%  8.05 sec  8.05 sec  0.00 sec  0.00 sec 
[02/18 17:57:45     28s] (I)       | +-Report wirelength                         5.31%  8.05 sec  8.05 sec  0.00 sec  0.00 sec 
[02/18 17:57:45     28s] (I)       | +-Update net boxes                          0.96%  8.05 sec  8.05 sec  0.00 sec  0.00 sec 
[02/18 17:57:45     28s] (I)       | +-Update timing                             0.00%  8.05 sec  8.05 sec  0.00 sec  0.00 sec 
[02/18 17:57:45     28s] (I)       +-Postprocess design                          0.00%  8.05 sec  8.05 sec  0.00 sec  0.00 sec 
[02/18 17:57:45     28s] (I)      ======================= Summary by functions ========================
[02/18 17:57:45     28s] (I)       Lv  Step                                      %      Real       CPU 
[02/18 17:57:45     28s] (I)      ---------------------------------------------------------------------
[02/18 17:57:45     28s] (I)        0  Early Global Route kernel           100.00%  0.08 sec  0.04 sec 
[02/18 17:57:45     28s] (I)        1  Global Routing                       28.44%  0.02 sec  0.02 sec 
[02/18 17:57:45     28s] (I)        1  Import and model                     26.10%  0.02 sec  0.01 sec 
[02/18 17:57:45     28s] (I)        1  Export                                9.66%  0.01 sec  0.00 sec 
[02/18 17:57:45     28s] (I)        1  Track Assignment (1T)                 6.47%  0.00 sec  0.00 sec 
[02/18 17:57:45     28s] (I)        1  Export 3D cong map                    0.34%  0.00 sec  0.00 sec 
[02/18 17:57:45     28s] (I)        1  Extract Global 3D Wires               0.08%  0.00 sec  0.00 sec 
[02/18 17:57:45     28s] (I)        1  Postprocess design                    0.00%  0.00 sec  0.00 sec 
[02/18 17:57:45     28s] (I)        2  Net group 1                          22.95%  0.02 sec  0.02 sec 
[02/18 17:57:45     28s] (I)        2  Create route DB                      16.73%  0.01 sec  0.00 sec 
[02/18 17:57:45     28s] (I)        2  Create route kernel                   6.94%  0.01 sec  0.00 sec 
[02/18 17:57:45     28s] (I)        2  Track Assignment Kernel               6.08%  0.00 sec  0.00 sec 
[02/18 17:57:45     28s] (I)        2  Report wirelength                     5.31%  0.00 sec  0.00 sec 
[02/18 17:57:45     28s] (I)        2  Export DB wires                       2.54%  0.00 sec  0.00 sec 
[02/18 17:57:45     28s] (I)        2  Create place DB                       1.44%  0.00 sec  0.00 sec 
[02/18 17:57:45     28s] (I)        2  Update net boxes                      0.96%  0.00 sec  0.00 sec 
[02/18 17:57:45     28s] (I)        2  Initialization                        0.43%  0.00 sec  0.00 sec 
[02/18 17:57:45     28s] (I)        2  Others data preparation               0.22%  0.00 sec  0.00 sec 
[02/18 17:57:45     28s] (I)        2  Export 2D cong map                    0.10%  0.00 sec  0.00 sec 
[02/18 17:57:45     28s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[02/18 17:57:45     28s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[02/18 17:57:45     28s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[02/18 17:57:45     28s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[02/18 17:57:45     28s] (I)        3  Import route data (1T)               15.85%  0.01 sec  0.00 sec 
[02/18 17:57:45     28s] (I)        3  Phase 1l                             11.79%  0.01 sec  0.01 sec 
[02/18 17:57:45     28s] (I)        3  Phase 1a                              2.53%  0.00 sec  0.00 sec 
[02/18 17:57:45     28s] (I)        3  Phase 1d                              2.03%  0.00 sec  0.00 sec 
[02/18 17:57:45     28s] (I)        3  Export all nets                       1.92%  0.00 sec  0.00 sec 
[02/18 17:57:45     28s] (I)        3  Phase 1b                              1.65%  0.00 sec  0.00 sec 
[02/18 17:57:45     28s] (I)        3  Import place data                     1.36%  0.00 sec  0.00 sec 
[02/18 17:57:45     28s] (I)        3  Phase 1c                              0.85%  0.00 sec  0.00 sec 
[02/18 17:57:45     28s] (I)        3  Generate topology                     0.70%  0.00 sec  0.00 sec 
[02/18 17:57:45     28s] (I)        3  Phase 1e                              0.53%  0.00 sec  0.00 sec 
[02/18 17:57:45     28s] (I)        3  Set wire vias                         0.34%  0.00 sec  0.00 sec 
[02/18 17:57:45     28s] (I)        4  Layer assignment (1T)                11.63%  0.01 sec  0.01 sec 
[02/18 17:57:45     28s] (I)        4  Read blockages ( Layer 2-4 )          2.49%  0.00 sec  0.00 sec 
[02/18 17:57:45     28s] (I)        4  Detoured routing (1T)                 1.88%  0.00 sec  0.00 sec 
[02/18 17:57:45     28s] (I)        4  Model blockage capacity               1.54%  0.00 sec  0.00 sec 
[02/18 17:57:45     28s] (I)        4  Read nets                             1.54%  0.00 sec  0.00 sec 
[02/18 17:57:45     28s] (I)        4  Pattern routing (1T)                  1.45%  0.00 sec  0.00 sec 
[02/18 17:57:45     28s] (I)        4  Monotonic routing (1T)                1.03%  0.00 sec  0.00 sec 
[02/18 17:57:45     28s] (I)        4  Two level Routing                     0.75%  0.00 sec  0.00 sec 
[02/18 17:57:45     28s] (I)        4  Read instances and placement          0.48%  0.00 sec  0.00 sec 
[02/18 17:57:45     28s] (I)        4  Read blackboxes                       0.28%  0.00 sec  0.00 sec 
[02/18 17:57:45     28s] (I)        4  Read prerouted                        0.26%  0.00 sec  0.00 sec 
[02/18 17:57:45     28s] (I)        4  Add via demand to 2D                  0.22%  0.00 sec  0.00 sec 
[02/18 17:57:45     28s] (I)        4  Route legalization                    0.15%  0.00 sec  0.00 sec 
[02/18 17:57:45     28s] (I)        4  Pattern Routing Avoiding Blockages    0.10%  0.00 sec  0.00 sec 
[02/18 17:57:45     28s] (I)        4  Read unlegalized nets                 0.03%  0.00 sec  0.00 sec 
[02/18 17:57:45     28s] (I)        4  Initialize 3D grid graph              0.03%  0.00 sec  0.00 sec 
[02/18 17:57:45     28s] (I)        4  Set up via pillars                    0.01%  0.00 sec  0.00 sec 
[02/18 17:57:45     28s] (I)        5  Initialize 3D capacity                0.95%  0.00 sec  0.00 sec 
[02/18 17:57:45     28s] (I)        5  Read clock blockages                  0.41%  0.00 sec  0.00 sec 
[02/18 17:57:45     28s] (I)        5  Read other blockages                  0.35%  0.00 sec  0.00 sec 
[02/18 17:57:45     28s] (I)        5  Read instance blockages               0.12%  0.00 sec  0.00 sec 
[02/18 17:57:45     28s] (I)        5  Read PG blockages                     0.07%  0.00 sec  0.00 sec 
[02/18 17:57:45     28s] (I)        5  Legalize Blockage Violations          0.07%  0.00 sec  0.00 sec 
[02/18 17:57:45     28s] (I)        5  Two Level Routing (Regular)           0.06%  0.00 sec  0.00 sec 
[02/18 17:57:45     28s] (I)        5  Two Level Routing (Strong)            0.04%  0.00 sec  0.00 sec 
[02/18 17:57:45     28s] (I)        5  Read halo blockages                   0.01%  0.00 sec  0.00 sec 
[02/18 17:57:45     28s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[02/18 17:57:45     28s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[02/18 17:57:45     28s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/18 17:57:45     28s] Legalization setup...
[02/18 17:57:45     28s] Using cell based legalization.
[02/18 17:57:45     28s] Initializing placement interface...
[02/18 17:57:45     28s]   Use check_library -place or consult logv if problems occur.
[02/18 17:57:45     28s]   Leaving CCOpt scope - Initializing placement interface...
[02/18 17:57:45     28s] OPERPROF: Starting DPlace-Init at level 1, MEM:1833.2M, EPOCH TIME: 1771466265.488479
[02/18 17:57:45     28s] Processing tracks to init pin-track alignment.
[02/18 17:57:45     28s] z: 2, totalTracks: 1
[02/18 17:57:45     28s] z: 4, totalTracks: 1
[02/18 17:57:45     28s] z: 6, totalTracks: 1
[02/18 17:57:45     28s] z: 8, totalTracks: 1
[02/18 17:57:45     28s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[02/18 17:57:45     28s] All LLGs are deleted
[02/18 17:57:45     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:45     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:45     28s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1833.2M, EPOCH TIME: 1771466265.490003
[02/18 17:57:45     28s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1833.2M, EPOCH TIME: 1771466265.490058
[02/18 17:57:45     28s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1833.2M, EPOCH TIME: 1771466265.490177
[02/18 17:57:45     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:45     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:45     28s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1833.2M, EPOCH TIME: 1771466265.490668
[02/18 17:57:45     28s] Max number of tech site patterns supported in site array is 256.
[02/18 17:57:45     28s] Core basic site is NCSU_FreePDK_45nm
[02/18 17:57:45     28s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1833.2M, EPOCH TIME: 1771466265.493823
[02/18 17:57:45     28s] After signature check, allow fast init is false, keep pre-filter is true.
[02/18 17:57:45     28s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[02/18 17:57:45     28s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:1833.2M, EPOCH TIME: 1771466265.494295
[02/18 17:57:45     28s] SiteArray: non-trimmed site array dimensions = 13 x 101
[02/18 17:57:45     28s] SiteArray: use 20,480 bytes
[02/18 17:57:45     28s] SiteArray: current memory after site array memory allocation 1833.2M
[02/18 17:57:45     28s] SiteArray: FP blocked sites are writable
[02/18 17:57:45     28s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/18 17:57:45     28s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1833.2M, EPOCH TIME: 1771466265.495091
[02/18 17:57:45     28s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1833.2M, EPOCH TIME: 1771466265.495145
[02/18 17:57:45     28s] SiteArray: number of non floorplan blocked sites for llg default is 1313
[02/18 17:57:45     28s] Atter site array init, number of instance map data is 0.
[02/18 17:57:45     28s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.003, REAL:0.005, MEM:1833.2M, EPOCH TIME: 1771466265.495585
[02/18 17:57:45     28s] 
[02/18 17:57:45     28s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/18 17:57:45     28s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/18 17:57:45     28s] OPERPROF:     Starting CMU at level 3, MEM:1833.2M, EPOCH TIME: 1771466265.495883
[02/18 17:57:45     28s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1833.2M, EPOCH TIME: 1771466265.496251
[02/18 17:57:45     28s] 
[02/18 17:57:45     28s] Bad Lib Cell Checking (CMU) is done! (0)
[02/18 17:57:45     28s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.004, REAL:0.006, MEM:1833.2M, EPOCH TIME: 1771466265.496433
[02/18 17:57:45     28s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1833.2M, EPOCH TIME: 1771466265.496620
[02/18 17:57:45     28s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:1849.2M, EPOCH TIME: 1771466265.497168
[02/18 17:57:45     28s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1849.2MB).
[02/18 17:57:45     28s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.007, REAL:0.009, MEM:1849.2M, EPOCH TIME: 1771466265.497619
[02/18 17:57:45     28s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:57:45     28s] Initializing placement interface done.
[02/18 17:57:45     28s] Leaving CCOpt scope - Cleaning up placement interface...
[02/18 17:57:45     28s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1849.2M, EPOCH TIME: 1771466265.498059
[02/18 17:57:45     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:45     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:45     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:45     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:45     28s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.001, REAL:0.001, MEM:1849.2M, EPOCH TIME: 1771466265.499483
[02/18 17:57:45     28s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:57:45     28s] Leaving CCOpt scope - Initializing placement interface...
[02/18 17:57:45     28s] OPERPROF: Starting DPlace-Init at level 1, MEM:1849.2M, EPOCH TIME: 1771466265.503427
[02/18 17:57:45     28s] Processing tracks to init pin-track alignment.
[02/18 17:57:45     28s] z: 2, totalTracks: 1
[02/18 17:57:45     28s] z: 4, totalTracks: 1
[02/18 17:57:45     28s] z: 6, totalTracks: 1
[02/18 17:57:45     28s] z: 8, totalTracks: 1
[02/18 17:57:45     28s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/18 17:57:45     28s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1849.2M, EPOCH TIME: 1771466265.504423
[02/18 17:57:45     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:45     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:45     28s] 
[02/18 17:57:45     28s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/18 17:57:45     28s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/18 17:57:45     28s] OPERPROF:     Starting CMU at level 3, MEM:1849.2M, EPOCH TIME: 1771466265.507121
[02/18 17:57:45     28s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1849.2M, EPOCH TIME: 1771466265.507568
[02/18 17:57:45     28s] 
[02/18 17:57:45     28s] Bad Lib Cell Checking (CMU) is done! (0)
[02/18 17:57:45     28s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.003, REAL:0.003, MEM:1849.2M, EPOCH TIME: 1771466265.507812
[02/18 17:57:45     28s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1849.2M, EPOCH TIME: 1771466265.507993
[02/18 17:57:45     28s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1849.2M, EPOCH TIME: 1771466265.508414
[02/18 17:57:45     28s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1849.2MB).
[02/18 17:57:45     28s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.004, REAL:0.005, MEM:1849.2M, EPOCH TIME: 1771466265.508773
[02/18 17:57:45     28s] Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:57:45     28s] (I)      Default pattern map key = s1494_bench_default.
[02/18 17:57:45     28s] (I)      Load db... (mem=1849.2M)
[02/18 17:57:45     28s] (I)      Read data from FE... (mem=1849.2M)
[02/18 17:57:45     28s] (I)      Number of ignored instance 0
[02/18 17:57:45     28s] (I)      Number of inbound cells 0
[02/18 17:57:45     28s] (I)      Number of opened ILM blockages 0
[02/18 17:57:45     28s] (I)      Number of instances temporarily fixed by detailed placement 0
[02/18 17:57:45     28s] (I)      numMoveCells=314, numMacros=0  numPads=29  numMultiRowHeightInsts=0
[02/18 17:57:45     28s] (I)      cell height: 2800, count: 314
[02/18 17:57:45     28s] (I)      Read rows... (mem=1849.2M)
[02/18 17:57:45     28s] (I)      Done Read rows (cpu=0.000s, mem=1849.2M)
[02/18 17:57:45     28s] (I)      Done Read data from FE (cpu=0.001s, mem=1849.2M)
[02/18 17:57:45     28s] (I)      Done Load db (cpu=0.001s, mem=1849.2M)
[02/18 17:57:45     28s] (I)      Constructing placeable region... (mem=1849.2M)
[02/18 17:57:45     28s] (I)      Constructing bin map
[02/18 17:57:45     28s] (I)      Initialize bin information with width=28000 height=28000
[02/18 17:57:45     28s] (I)      Done constructing bin map
[02/18 17:57:45     28s] (I)      Compute region effective width... (mem=1849.2M)
[02/18 17:57:45     28s] (I)      Done Compute region effective width (cpu=0.000s, mem=1849.2M)
[02/18 17:57:45     28s] (I)      Done Constructing placeable region (cpu=0.000s, mem=1849.2M)
[02/18 17:57:45     28s] Legalization setup done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:57:45     28s] Validating CTS configuration...
[02/18 17:57:45     28s] Checking module port directions...
[02/18 17:57:45     28s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:57:45     28s] Non-default CCOpt properties:
[02/18 17:57:45     28s]   Public non-default CCOpt properties:
[02/18 17:57:45     28s]     buffer_cells is set for at least one object
[02/18 17:57:45     28s]     inverter_cells is set for at least one object
[02/18 17:57:45     28s]     route_type is set for at least one object
[02/18 17:57:45     28s]     target_max_trans_sdc is set for at least one object
[02/18 17:57:45     28s]   No private non-default CCOpt properties
[02/18 17:57:45     28s] Route type trimming info:
[02/18 17:57:45     28s]   No route type modifications were made.
[02/18 17:57:45     28s] 
[02/18 17:57:45     28s] Trim Metal Layers:
[02/18 17:57:45     28s] LayerId::1 widthSet size::1
[02/18 17:57:45     28s] LayerId::2 widthSet size::1
[02/18 17:57:45     28s] LayerId::3 widthSet size::1
[02/18 17:57:45     28s] LayerId::4 widthSet size::1
[02/18 17:57:45     28s] LayerId::5 widthSet size::1
[02/18 17:57:45     28s] LayerId::6 widthSet size::1
[02/18 17:57:45     28s] LayerId::7 widthSet size::1
[02/18 17:57:45     28s] LayerId::8 widthSet size::1
[02/18 17:57:45     28s] LayerId::9 widthSet size::1
[02/18 17:57:45     28s] LayerId::10 widthSet size::1
[02/18 17:57:45     28s] Updating RC grid for preRoute extraction ...
[02/18 17:57:45     28s] eee: pegSigSF::1.070000
[02/18 17:57:45     28s] Initializing multi-corner resistance tables ...
[02/18 17:57:45     28s] eee: l::1 avDens::0.047889 usedTrk::43.100072 availTrk::900.000000 sigTrk::43.100072
[02/18 17:57:45     28s] eee: l::2 avDens::0.124644 usedTrk::82.658536 availTrk::663.157895 sigTrk::82.658536
[02/18 17:57:45     28s] eee: l::3 avDens::0.166205 usedTrk::116.343747 availTrk::700.000000 sigTrk::116.343747
[02/18 17:57:45     28s] eee: l::4 avDens::0.210727 usedTrk::52.681785 availTrk::250.000000 sigTrk::52.681785
[02/18 17:57:45     28s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:57:45     28s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:57:45     28s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:57:45     28s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:57:45     28s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:57:45     28s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:57:45     28s] {RT _default_rc_corner_ 0 4 4 {3 0} 1}
[02/18 17:57:45     28s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.292500 uaWl=1.000000 uaWlH=0.225551 aWlH=0.000000 lMod=0 pMax=0.876800 pMod=80 wcR=0.223500 newSi=0.001600 wHLS=0.558750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[02/18 17:57:45     28s] End AAE Lib Interpolated Model. (MEM=1849.2 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/18 17:57:45     28s] Accumulated time to calculate placeable region: 7.5e-05
[02/18 17:57:45     28s] Accumulated time to calculate placeable region: 8.8e-05
[02/18 17:57:45     28s] (I)      Initializing Steiner engine. 
[02/18 17:57:45     28s] (I)      ==================== Layers =====================
[02/18 17:57:45     28s] (I)      +-----+----+---------+---------+--------+-------+
[02/18 17:57:45     28s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[02/18 17:57:45     28s] (I)      +-----+----+---------+---------+--------+-------+
[02/18 17:57:45     28s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[02/18 17:57:45     28s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[02/18 17:57:45     28s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[02/18 17:57:45     28s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[02/18 17:57:45     28s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[02/18 17:57:45     28s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[02/18 17:57:45     28s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[02/18 17:57:45     28s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[02/18 17:57:45     28s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[02/18 17:57:45     28s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[02/18 17:57:45     28s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[02/18 17:57:45     28s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[02/18 17:57:45     28s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[02/18 17:57:45     28s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[02/18 17:57:45     28s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[02/18 17:57:45     28s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[02/18 17:57:45     28s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[02/18 17:57:45     28s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[02/18 17:57:45     28s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[02/18 17:57:45     28s] (I)      +-----+----+---------+---------+--------+-------+
[02/18 17:57:45     28s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[02/18 17:57:45     28s] (I)      +-----+----+---------+---------+--------+-------+
[02/18 17:57:45     28s] Library trimming buffers in power domain auto-default and half-corner _default_delay_corner_:both.late removed 0 of 2 cells
[02/18 17:57:45     28s] Original list had 2 cells:
[02/18 17:57:45     28s] BUF_X2 BUF_X1 
[02/18 17:57:45     28s] Library trimming was not able to trim any cells:
[02/18 17:57:45     28s] BUF_X2 BUF_X1 
[02/18 17:57:45     28s] Accumulated time to calculate placeable region: 0.000106
[02/18 17:57:45     28s] Accumulated time to calculate placeable region: 0.000117
[02/18 17:57:45     28s] Accumulated time to calculate placeable region: 0.000128
[02/18 17:57:45     28s] Accumulated time to calculate placeable region: 0.00014
[02/18 17:57:45     28s] Accumulated time to calculate placeable region: 0.00015
[02/18 17:57:45     28s] Library trimming inverters in power domain auto-default and half-corner _default_delay_corner_:both.late removed 1 of 5 cells
[02/18 17:57:45     28s] Original list had 5 cells:
[02/18 17:57:45     28s] INV_X16 INV_X8 INV_X4 INV_X2 INV_X1 
[02/18 17:57:45     28s] New trimmed list has 4 cells:
[02/18 17:57:45     28s] INV_X16 INV_X8 INV_X4 INV_X1 
[02/18 17:57:45     28s] Accumulated time to calculate placeable region: 0.000169
[02/18 17:57:45     28s] Accumulated time to calculate placeable region: 0.000182
[02/18 17:57:45     28s] Accumulated time to calculate placeable region: 0.000194
[02/18 17:57:45     28s] Accumulated time to calculate placeable region: 0.000208
[02/18 17:57:45     28s] Accumulated time to calculate placeable region: 0.000224
[02/18 17:57:45     28s] Accumulated time to calculate placeable region: 0.000237
[02/18 17:57:45     28s] Accumulated time to calculate placeable region: 0.000248
[02/18 17:57:45     28s] Accumulated time to calculate placeable region: 0.000261
[02/18 17:57:46     29s] Clock tree balancer configuration for clock_tree blif_clk_net:
[02/18 17:57:46     29s] Non-default CCOpt properties:
[02/18 17:57:46     29s]   Public non-default CCOpt properties:
[02/18 17:57:46     29s]     route_type (leaf): default_route_type_leaf (default: default)
[02/18 17:57:46     29s]     route_type (top): default_route_type_nonleaf (default: default)
[02/18 17:57:46     29s]     route_type (trunk): default_route_type_nonleaf (default: default)
[02/18 17:57:46     29s]   No private non-default CCOpt properties
[02/18 17:57:46     29s] For power domain auto-default:
[02/18 17:57:46     29s]   Buffers:     BUF_X2 BUF_X1 
[02/18 17:57:46     29s]   Inverters:   {INV_X16 INV_X8 INV_X4 INV_X1}
[02/18 17:57:46     29s]   Clock gates (with test): CLKGATETST_X8 CLKGATETST_X4 CLKGATETST_X2 CLKGATETST_X1 
[02/18 17:57:46     29s]   Clock gates   (no test): CLKGATE_X8 CLKGATE_X4 CLKGATE_X2 CLKGATE_X1 
[02/18 17:57:46     29s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 349.258um^2
[02/18 17:57:46     29s] Top Routing info:
[02/18 17:57:46     29s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[02/18 17:57:46     29s]   Unshielded; Mask Constraint: 0; Source: route_type.
[02/18 17:57:46     29s] Trunk Routing info:
[02/18 17:57:46     29s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[02/18 17:57:46     29s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[02/18 17:57:46     29s] Leaf Routing info:
[02/18 17:57:46     29s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: metal4/metal3; 
[02/18 17:57:46     29s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[02/18 17:57:46     29s] For timing_corner _default_delay_corner_:both, late and power domain auto-default:
[02/18 17:57:46     29s]   Slew time target (leaf):    0.100ns
[02/18 17:57:46     29s]   Slew time target (trunk):   0.100ns
[02/18 17:57:46     29s]   Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
[02/18 17:57:46     29s]   Buffer unit delay: 0.059ns
[02/18 17:57:46     29s]   Buffer max distance: 100.552um
[02/18 17:57:46     29s] Fastest wire driving cells and distances:
[02/18 17:57:46     29s]   Buffer    : {lib_cell:BUF_X2, fastest_considered_half_corner=_default_delay_corner_:both.late, optimalDrivingDistance=100.552um, saturatedSlew=0.084ns, speed=800.573um per ns, cellArea=7.936um^2 per 1000um}
[02/18 17:57:46     29s]   Inverter  : {lib_cell:INV_X16, fastest_considered_half_corner=_default_delay_corner_:both.late, optimalDrivingDistance=431.375um, saturatedSlew=0.058ns, speed=5163.076um per ns, cellArea=3.083um^2 per 1000um}
[02/18 17:57:46     29s]   Clock gate (with test): {lib_cell:CLKGATETST_X8, fastest_considered_half_corner=_default_delay_corner_:both.late, optimalDrivingDistance=253.973um, saturatedSlew=0.084ns, speed=1977.983um per ns, cellArea=16.758um^2 per 1000um}
[02/18 17:57:46     29s]   Clock gate   (no test): {lib_cell:CLKGATE_X8, fastest_considered_half_corner=_default_delay_corner_:both.late, optimalDrivingDistance=258.082um, saturatedSlew=0.084ns, speed=1723.995um per ns, cellArea=13.399um^2 per 1000um}
[02/18 17:57:46     29s] 
[02/18 17:57:46     29s] 
[02/18 17:57:46     29s] Logic Sizing Table:
[02/18 17:57:46     29s] 
[02/18 17:57:46     29s] ----------------------------------------------------------
[02/18 17:57:46     29s] Cell    Instance count    Source    Eligible library cells
[02/18 17:57:46     29s] ----------------------------------------------------------
[02/18 17:57:46     29s]   (empty table)
[02/18 17:57:46     29s] ----------------------------------------------------------
[02/18 17:57:46     29s] 
[02/18 17:57:46     29s] 
[02/18 17:57:46     29s] Clock tree balancer configuration for skew_group blif_clk_net/_default_constraint_mode_:
[02/18 17:57:46     29s]   Sources:                     pin blif_clk_net
[02/18 17:57:46     29s]   Total number of sinks:       6
[02/18 17:57:46     29s]   Delay constrained sinks:     6
[02/18 17:57:46     29s]   Constrains:                  default
[02/18 17:57:46     29s]   Non-leaf sinks:              0
[02/18 17:57:46     29s]   Ignore pins:                 0
[02/18 17:57:46     29s]  Timing corner _default_delay_corner_:both.late:
[02/18 17:57:46     29s]   Skew target:                 0.059ns
[02/18 17:57:46     29s] Primary reporting skew groups are:
[02/18 17:57:46     29s] skew_group blif_clk_net/_default_constraint_mode_ with 6 clock sinks
[02/18 17:57:46     29s] 
[02/18 17:57:46     29s] Clock DAG stats initial state:
[02/18 17:57:46     29s]   cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/18 17:57:46     29s]   sink counts      : regular=6, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=6
[02/18 17:57:46     29s]   misc counts      : r=1, pp=0
[02/18 17:57:46     29s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/18 17:57:46     29s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/18 17:57:46     29s] Clock DAG hash initial state: 14821273811892896189 14113815084777253011
[02/18 17:57:46     29s] CTS services accumulated run-time stats initial state:
[02/18 17:57:46     29s]   delay calculator: calls=3574, total_wall_time=0.128s, mean_wall_time=0.036ms
[02/18 17:57:46     29s]   legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/18 17:57:46     29s]   steiner router: calls=3575, total_wall_time=0.031s, mean_wall_time=0.009ms
[02/18 17:57:46     29s] Route-type name: default_route_type_leaf; Top/bottom preferred layer name: metal4/metal3; 
[02/18 17:57:46     29s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[02/18 17:57:46     29s] 
[02/18 17:57:46     29s] Layer information for route type default_route_type_leaf:
[02/18 17:57:46     29s] 
[02/18 17:57:46     29s] ----------------------------------------------------------------------
[02/18 17:57:46     29s] Layer      Preferred    Route    Res.          Cap.          RC
[02/18 17:57:46     29s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[02/18 17:57:46     29s] ----------------------------------------------------------------------
[02/18 17:57:46     29s] metal1     N            H          5.429         0.162         0.881
[02/18 17:57:46     29s] metal2     N            V          3.571         0.143         0.511
[02/18 17:57:46     29s] metal3     Y            H          3.571         0.165         0.588
[02/18 17:57:46     29s] metal4     Y            V          1.500         0.171         0.256
[02/18 17:57:46     29s] metal5     N            H          1.500         0.171         0.256
[02/18 17:57:46     29s] metal6     N            V          1.500         0.171         0.256
[02/18 17:57:46     29s] metal7     N            H          0.188         0.196         0.037
[02/18 17:57:46     29s] metal8     N            V          0.188         0.196         0.037
[02/18 17:57:46     29s] metal9     N            H          0.037         0.265         0.010
[02/18 17:57:46     29s] metal10    N            V          0.037         0.216         0.008
[02/18 17:57:46     29s] ----------------------------------------------------------------------
[02/18 17:57:46     29s] 
[02/18 17:57:46     29s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[02/18 17:57:46     29s] Unshielded; Mask Constraint: 0; Source: route_type.
[02/18 17:57:46     29s] 
[02/18 17:57:46     29s] Layer information for route type default_route_type_nonleaf:
[02/18 17:57:46     29s] 
[02/18 17:57:46     29s] ----------------------------------------------------------------------
[02/18 17:57:46     29s] Layer      Preferred    Route    Res.          Cap.          RC
[02/18 17:57:46     29s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[02/18 17:57:46     29s] ----------------------------------------------------------------------
[02/18 17:57:46     29s] metal1     N            H          5.429         0.249         1.353
[02/18 17:57:46     29s] metal2     N            V          3.571         0.220         0.786
[02/18 17:57:46     29s] metal3     Y            H          3.571         0.251         0.896
[02/18 17:57:46     29s] metal4     Y            V          1.500         0.255         0.383
[02/18 17:57:46     29s] metal5     N            H          1.500         0.255         0.383
[02/18 17:57:46     29s] metal6     N            V          1.500         0.255         0.383
[02/18 17:57:46     29s] metal7     N            H          0.188         0.269         0.050
[02/18 17:57:46     29s] metal8     N            V          0.188         0.269         0.050
[02/18 17:57:46     29s] metal9     N            H          0.037         0.341         0.013
[02/18 17:57:46     29s] metal10    N            V          0.037         0.326         0.012
[02/18 17:57:46     29s] ----------------------------------------------------------------------
[02/18 17:57:46     29s] 
[02/18 17:57:46     29s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[02/18 17:57:46     29s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[02/18 17:57:46     29s] 
[02/18 17:57:46     29s] Layer information for route type default_route_type_nonleaf:
[02/18 17:57:46     29s] 
[02/18 17:57:46     29s] ----------------------------------------------------------------------
[02/18 17:57:46     29s] Layer      Preferred    Route    Res.          Cap.          RC
[02/18 17:57:46     29s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[02/18 17:57:46     29s] ----------------------------------------------------------------------
[02/18 17:57:46     29s] metal1     N            H          5.429         0.162         0.881
[02/18 17:57:46     29s] metal2     N            V          3.571         0.143         0.511
[02/18 17:57:46     29s] metal3     Y            H          3.571         0.165         0.588
[02/18 17:57:46     29s] metal4     Y            V          1.500         0.171         0.256
[02/18 17:57:46     29s] metal5     N            H          1.500         0.171         0.256
[02/18 17:57:46     29s] metal6     N            V          1.500         0.171         0.256
[02/18 17:57:46     29s] metal7     N            H          0.188         0.196         0.037
[02/18 17:57:46     29s] metal8     N            V          0.188         0.196         0.037
[02/18 17:57:46     29s] metal9     N            H          0.037         0.265         0.010
[02/18 17:57:46     29s] metal10    N            V          0.037         0.216         0.008
[02/18 17:57:46     29s] ----------------------------------------------------------------------
[02/18 17:57:46     29s] 
[02/18 17:57:46     29s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via4_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[02/18 17:57:46     29s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via5_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[02/18 17:57:46     29s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via6_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[02/18 17:57:46     29s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via7_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[02/18 17:57:46     29s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via8_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[02/18 17:57:46     29s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via9_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[02/18 17:57:46     29s] 
[02/18 17:57:46     29s] Via selection for estimated routes (rule default):
[02/18 17:57:46     29s] 
[02/18 17:57:46     29s] ---------------------------------------------------------------------
[02/18 17:57:46     29s] Layer             Via Cell    Res.     Cap.     RC       Top of Stack
[02/18 17:57:46     29s] Range                         (Ohm)    (fF)     (fs)     Only
[02/18 17:57:46     29s] ---------------------------------------------------------------------
[02/18 17:57:46     29s] metal1-metal2     via1_0      4.000    0.000    0.000    false
[02/18 17:57:46     29s] metal2-metal3     via2_0      4.000    0.000    0.000    false
[02/18 17:57:46     29s] metal3-metal4     via3_0      4.000    0.000    0.000    false
[02/18 17:57:46     29s] metal4-metal5     via4_0      4.000    0.000    0.000    false
[02/18 17:57:46     29s] metal5-metal6     via5_0      4.000    0.000    0.000    false
[02/18 17:57:46     29s] metal6-metal7     via6_0      4.000    0.000    0.000    false
[02/18 17:57:46     29s] metal7-metal8     via7_0      4.000    0.000    0.000    false
[02/18 17:57:46     29s] metal8-metal9     via8_0      4.000    0.000    0.000    false
[02/18 17:57:46     29s] metal9-metal10    via9_0      4.000    0.000    0.000    false
[02/18 17:57:46     29s] ---------------------------------------------------------------------
[02/18 17:57:46     29s] 
[02/18 17:57:46     29s] No ideal or dont_touch nets found in the clock tree
[02/18 17:57:46     29s] No dont_touch hnets found in the clock tree
[02/18 17:57:46     29s] No dont_touch hpins found in the clock network.
[02/18 17:57:46     29s] Checking for illegal sizes of clock logic instances...
[02/18 17:57:46     29s] Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:57:46     29s] 
[02/18 17:57:46     29s] Filtering reasons for cell type: inverter
[02/18 17:57:46     29s] =========================================
[02/18 17:57:46     29s] 
[02/18 17:57:46     29s] ----------------------------------------------------------------
[02/18 17:57:46     29s] Clock trees    Power domain    Reason              Library cells
[02/18 17:57:46     29s] ----------------------------------------------------------------
[02/18 17:57:46     29s] all            auto-default    Library trimming    { INV_X2 }
[02/18 17:57:46     29s] ----------------------------------------------------------------
[02/18 17:57:46     29s] 
[02/18 17:57:46     29s] 
[02/18 17:57:46     29s] Validating CTS configuration done. (took cpu=0:00:00.7 real=0:00:00.8)
[02/18 17:57:46     29s] CCOpt configuration status: all checks passed.
[02/18 17:57:46     29s] Adding exclusion drivers to pins that are effective_sink_type exclude...
[02/18 17:57:46     29s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[02/18 17:57:46     29s]   No exclusion drivers are needed.
[02/18 17:57:46     29s] Adding exclusion drivers to pins that are effective_sink_type exclude done.
[02/18 17:57:46     29s] Antenna diode management...
[02/18 17:57:46     29s]   Found 0 antenna diodes in the clock trees.
[02/18 17:57:46     29s]   
[02/18 17:57:46     29s] Antenna diode management done.
[02/18 17:57:46     29s] Adding driver cells for primary IOs...
[02/18 17:57:46     29s]   
[02/18 17:57:46     29s]   ----------------------------------------------------------------------------------------------
[02/18 17:57:46     29s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[02/18 17:57:46     29s]   ----------------------------------------------------------------------------------------------
[02/18 17:57:46     29s]     (empty table)
[02/18 17:57:46     29s]   ----------------------------------------------------------------------------------------------
[02/18 17:57:46     29s]   
[02/18 17:57:46     29s]   
[02/18 17:57:46     29s] Adding driver cells for primary IOs done.
[02/18 17:57:46     29s] Adding driver cell for primary IO roots...
[02/18 17:57:46     29s] Adding driver cell for primary IO roots done.
[02/18 17:57:46     29s] Maximizing clock DAG abstraction...
[02/18 17:57:46     29s]   Removing clock DAG drivers
[02/18 17:57:46     29s] Maximizing clock DAG abstraction done.
[02/18 17:57:46     29s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:00.8 real=0:00:00.9)
[02/18 17:57:46     29s] Synthesizing clock trees...
[02/18 17:57:46     29s]   Preparing To Balance...
[02/18 17:57:46     29s]   Leaving CCOpt scope - Cleaning up placement interface...
[02/18 17:57:46     29s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1901.5M, EPOCH TIME: 1771466266.275927
[02/18 17:57:46     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:46     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:46     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:46     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:46     29s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.001, REAL:0.001, MEM:1901.5M, EPOCH TIME: 1771466266.277418
[02/18 17:57:46     29s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:57:46     29s]   Leaving CCOpt scope - Initializing placement interface...
[02/18 17:57:46     29s] OPERPROF: Starting DPlace-Init at level 1, MEM:1891.9M, EPOCH TIME: 1771466266.277633
[02/18 17:57:46     29s] Processing tracks to init pin-track alignment.
[02/18 17:57:46     29s] z: 2, totalTracks: 1
[02/18 17:57:46     29s] z: 4, totalTracks: 1
[02/18 17:57:46     29s] z: 6, totalTracks: 1
[02/18 17:57:46     29s] z: 8, totalTracks: 1
[02/18 17:57:46     29s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/18 17:57:46     29s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1891.9M, EPOCH TIME: 1771466266.279066
[02/18 17:57:46     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:46     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:46     29s] 
[02/18 17:57:46     29s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/18 17:57:46     29s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/18 17:57:46     29s] OPERPROF:     Starting CMU at level 3, MEM:1891.9M, EPOCH TIME: 1771466266.282292
[02/18 17:57:46     29s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1891.9M, EPOCH TIME: 1771466266.282843
[02/18 17:57:46     29s] 
[02/18 17:57:46     29s] Bad Lib Cell Checking (CMU) is done! (0)
[02/18 17:57:46     29s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.003, REAL:0.004, MEM:1891.9M, EPOCH TIME: 1771466266.283135
[02/18 17:57:46     29s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1891.9M, EPOCH TIME: 1771466266.283308
[02/18 17:57:46     29s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:1891.9M, EPOCH TIME: 1771466266.283993
[02/18 17:57:46     29s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1891.9MB).
[02/18 17:57:46     29s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.005, REAL:0.007, MEM:1891.9M, EPOCH TIME: 1771466266.284433
[02/18 17:57:46     29s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:57:46     29s]   Merging duplicate siblings in DAG...
[02/18 17:57:46     29s]     Clock DAG stats before merging:
[02/18 17:57:46     29s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/18 17:57:46     29s]       sink counts      : regular=6, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=6
[02/18 17:57:46     29s]       misc counts      : r=1, pp=0
[02/18 17:57:46     29s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/18 17:57:46     29s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/18 17:57:46     29s]     Clock DAG hash before merging: 14821273811892896189 14113815084777253011
[02/18 17:57:46     29s]     CTS services accumulated run-time stats before merging:
[02/18 17:57:46     29s]       delay calculator: calls=3574, total_wall_time=0.128s, mean_wall_time=0.036ms
[02/18 17:57:46     29s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/18 17:57:46     29s]       steiner router: calls=3575, total_wall_time=0.031s, mean_wall_time=0.009ms
[02/18 17:57:46     29s]     Resynthesising clock tree into netlist...
[02/18 17:57:46     29s]       Reset timing graph...
[02/18 17:57:46     29s] Ignoring AAE DB Resetting ...
[02/18 17:57:46     29s]       Reset timing graph done.
[02/18 17:57:46     29s]     Resynthesising clock tree into netlist done.
[02/18 17:57:46     29s]     Merging duplicate clock dag driver clones in DAG...
[02/18 17:57:46     29s]     Merging duplicate clock dag driver clones in DAG done.
[02/18 17:57:46     29s]     
[02/18 17:57:46     29s]     Disconnecting clock tree from netlist...
[02/18 17:57:46     29s]     Disconnecting clock tree from netlist done.
[02/18 17:57:46     29s]   Merging duplicate siblings in DAG done.
[02/18 17:57:46     29s]   Applying movement limits...
[02/18 17:57:46     29s]   Applying movement limits done.
[02/18 17:57:46     29s]   Preparing To Balance done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:57:46     29s]   CCOpt::Phase::Construction...
[02/18 17:57:46     29s]   Stage::Clustering...
[02/18 17:57:46     29s]   Clustering...
[02/18 17:57:46     29s]     Clock DAG hash before 'Clustering': 14821273811892896189 14113815084777253011
[02/18 17:57:46     29s]     CTS services accumulated run-time stats before 'Clustering':
[02/18 17:57:46     29s]       delay calculator: calls=3574, total_wall_time=0.128s, mean_wall_time=0.036ms
[02/18 17:57:46     29s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/18 17:57:46     29s]       steiner router: calls=3575, total_wall_time=0.031s, mean_wall_time=0.009ms
[02/18 17:57:46     29s]     Initialize for clustering...
[02/18 17:57:46     29s]     Clock DAG stats before clustering:
[02/18 17:57:46     29s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/18 17:57:46     29s]       sink counts      : regular=6, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=6
[02/18 17:57:46     29s]       misc counts      : r=1, pp=0
[02/18 17:57:46     29s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/18 17:57:46     29s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/18 17:57:46     29s]     Clock DAG hash before clustering: 14821273811892896189 14113815084777253011
[02/18 17:57:46     29s]     CTS services accumulated run-time stats before clustering:
[02/18 17:57:46     29s]       delay calculator: calls=3574, total_wall_time=0.128s, mean_wall_time=0.036ms
[02/18 17:57:46     29s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/18 17:57:46     29s]       steiner router: calls=3575, total_wall_time=0.031s, mean_wall_time=0.009ms
[02/18 17:57:46     29s]     Computing max distances from locked parents...
[02/18 17:57:46     29s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[02/18 17:57:46     29s]     Computing max distances from locked parents done.
[02/18 17:57:46     29s]     Computing optimal clock node locations...
[02/18 17:57:46     29s]     : ...20% ...40% ...60% ...80% ...100% 
[02/18 17:57:46     29s]     Optimal path computation stats:
[02/18 17:57:46     29s]       Successful          : 0
[02/18 17:57:46     29s]       Unsuccessful        : 0
[02/18 17:57:46     29s]       Immovable           : 140127602999297
[02/18 17:57:46     29s]       lockedParentLocation: 0
[02/18 17:57:46     29s]       Region hash         : e4d0d11cb7a6f7ec
[02/18 17:57:46     29s]     Unsuccessful details:
[02/18 17:57:46     29s]     
[02/18 17:57:46     29s]     Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:57:46     29s] End AAE Lib Interpolated Model. (MEM=1891.91 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/18 17:57:46     29s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:57:46     29s]     Bottom-up phase...
[02/18 17:57:46     29s]     Clustering bottom-up starting from leaves...
[02/18 17:57:46     29s]       Clustering clock_tree blif_clk_net...
[02/18 17:57:46     29s]       Clustering clock_tree blif_clk_net done.
[02/18 17:57:46     29s]     Clustering bottom-up starting from leaves done.
[02/18 17:57:46     29s]     Rebuilding the clock tree after clustering...
[02/18 17:57:46     29s]     Rebuilding the clock tree after clustering done.
[02/18 17:57:46     29s]     Clock DAG stats after bottom-up phase:
[02/18 17:57:46     29s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/18 17:57:46     29s]       sink counts      : regular=6, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=6
[02/18 17:57:46     29s]       misc counts      : r=1, pp=0
[02/18 17:57:46     29s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/18 17:57:46     29s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/18 17:57:46     29s]     Clock DAG hash after bottom-up phase: 14821273811892896189 14113815084777253011
[02/18 17:57:46     29s]     CTS services accumulated run-time stats after bottom-up phase:
[02/18 17:57:46     29s]       delay calculator: calls=3576, total_wall_time=0.128s, mean_wall_time=0.036ms
[02/18 17:57:46     29s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/18 17:57:46     29s]       steiner router: calls=3577, total_wall_time=0.031s, mean_wall_time=0.009ms
[02/18 17:57:46     29s]     Bottom-up phase done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:57:46     29s]     Legalizing clock trees...
[02/18 17:57:46     29s]     Resynthesising clock tree into netlist...
[02/18 17:57:46     29s]       Reset timing graph...
[02/18 17:57:46     29s] Ignoring AAE DB Resetting ...
[02/18 17:57:46     29s]       Reset timing graph done.
[02/18 17:57:46     29s]     Resynthesising clock tree into netlist done.
[02/18 17:57:46     29s]     Commiting net attributes....
[02/18 17:57:46     29s]     Commiting net attributes. done.
[02/18 17:57:46     29s]     Leaving CCOpt scope - ClockRefiner...
[02/18 17:57:46     29s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1891.9M, EPOCH TIME: 1771466266.296695
[02/18 17:57:46     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:46     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:46     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:46     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:46     29s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.001, REAL:0.001, MEM:1853.9M, EPOCH TIME: 1771466266.298006
[02/18 17:57:46     29s]     Assigned high priority to 6 instances.
[02/18 17:57:46     29s]     Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
[02/18 17:57:46     29s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short checks only, Datapath : Short checks Only.
[02/18 17:57:46     29s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1853.9M, EPOCH TIME: 1771466266.301993
[02/18 17:57:46     29s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1853.9M, EPOCH TIME: 1771466266.302079
[02/18 17:57:46     29s] Processing tracks to init pin-track alignment.
[02/18 17:57:46     29s] z: 2, totalTracks: 1
[02/18 17:57:46     29s] z: 4, totalTracks: 1
[02/18 17:57:46     29s] z: 6, totalTracks: 1
[02/18 17:57:46     29s] z: 8, totalTracks: 1
[02/18 17:57:46     29s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/18 17:57:46     29s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1853.9M, EPOCH TIME: 1771466266.303208
[02/18 17:57:46     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:46     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:46     29s] 
[02/18 17:57:46     29s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/18 17:57:46     29s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/18 17:57:46     29s] OPERPROF:       Starting CMU at level 4, MEM:1853.9M, EPOCH TIME: 1771466266.306068
[02/18 17:57:46     29s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1853.9M, EPOCH TIME: 1771466266.306525
[02/18 17:57:46     29s] 
[02/18 17:57:46     29s] Bad Lib Cell Checking (CMU) is done! (0)
[02/18 17:57:46     29s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.003, REAL:0.004, MEM:1853.9M, EPOCH TIME: 1771466266.306862
[02/18 17:57:46     29s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1853.9M, EPOCH TIME: 1771466266.307179
[02/18 17:57:46     29s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1853.9M, EPOCH TIME: 1771466266.307485
[02/18 17:57:46     29s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1853.9MB).
[02/18 17:57:46     29s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.005, REAL:0.006, MEM:1853.9M, EPOCH TIME: 1771466266.307896
[02/18 17:57:46     29s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.005, REAL:0.006, MEM:1853.9M, EPOCH TIME: 1771466266.307947
[02/18 17:57:46     29s] TDRefine: refinePlace mode is spiral
[02/18 17:57:46     29s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1716878.5
[02/18 17:57:46     29s] OPERPROF: Starting RefinePlace at level 1, MEM:1853.9M, EPOCH TIME: 1771466266.308369
[02/18 17:57:46     29s] *** Starting refinePlace (0:00:29.1 mem=1853.9M) ***
[02/18 17:57:46     29s] Total net bbox length = 2.513e+03 (1.295e+03 1.218e+03) (ext = 2.260e+02)
[02/18 17:57:46     29s] 
[02/18 17:57:46     29s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/18 17:57:46     29s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/18 17:57:46     29s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/18 17:57:46     29s] (I)      Default pattern map key = s1494_bench_default.
[02/18 17:57:46     29s] (I)      Default pattern map key = s1494_bench_default.
[02/18 17:57:46     29s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1853.9M, EPOCH TIME: 1771466266.311036
[02/18 17:57:46     29s] Starting refinePlace ...
[02/18 17:57:46     29s] (I)      Default pattern map key = s1494_bench_default.
[02/18 17:57:46     29s] One DDP V2 for no tweak run.
[02/18 17:57:46     29s] (I)      Default pattern map key = s1494_bench_default.
[02/18 17:57:46     29s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:1853.9M, EPOCH TIME: 1771466266.313686
[02/18 17:57:46     29s] DDP initSite1 nrRow 13 nrJob 13
[02/18 17:57:46     29s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:1853.9M, EPOCH TIME: 1771466266.313749
[02/18 17:57:46     29s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:1853.9M, EPOCH TIME: 1771466266.313798
[02/18 17:57:46     29s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:1853.9M, EPOCH TIME: 1771466266.314087
[02/18 17:57:46     29s] DDP markSite nrRow 13 nrJob 13
[02/18 17:57:46     29s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:1853.9M, EPOCH TIME: 1771466266.314156
[02/18 17:57:46     29s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.001, MEM:1853.9M, EPOCH TIME: 1771466266.314498
[02/18 17:57:46     29s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:1853.9M, EPOCH TIME: 1771466266.314681
[02/18 17:57:46     29s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:1853.9M, EPOCH TIME: 1771466266.314902
[02/18 17:57:46     29s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.000, REAL:0.000, MEM:1853.9M, EPOCH TIME: 1771466266.315008
[02/18 17:57:46     29s] ** Cut row section cpu time 0:00:00.0.
[02/18 17:57:46     29s]  ** Cut row section real time 0:00:00.0.
[02/18 17:57:46     29s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.001, MEM:1853.9M, EPOCH TIME: 1771466266.315256
[02/18 17:57:46     29s]   Spread Effort: high, standalone mode, useDDP on.
[02/18 17:57:46     29s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1853.9MB) @(0:00:29.1 - 0:00:29.1).
[02/18 17:57:46     29s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/18 17:57:46     29s] wireLenOptFixPriorityInst 6 inst fixed
[02/18 17:57:46     29s] 
[02/18 17:57:46     29s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[02/18 17:57:46     29s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df625c0): Rebuild thread pool 0x7f72249664b0.
[02/18 17:57:46     29s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df625c0): 0 out of 1 thread pools are available.
[02/18 17:57:46     29s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[02/18 17:57:46     29s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[02/18 17:57:46     29s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/18 17:57:46     29s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1829.9MB) @(0:00:29.1 - 0:00:29.1).
[02/18 17:57:46     29s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/18 17:57:46     29s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1829.9MB
[02/18 17:57:46     29s] Statistics of distance of Instance movement in refine placement:
[02/18 17:57:46     29s]   maximum (X+Y) =         0.00 um
[02/18 17:57:46     29s]   mean    (X+Y) =         0.00 um
[02/18 17:57:46     29s] Summary Report:
[02/18 17:57:46     29s] Instances move: 0 (out of 314 movable)
[02/18 17:57:46     29s] Instances flipped: 0
[02/18 17:57:46     29s] Mean displacement: 0.00 um
[02/18 17:57:46     29s] Max displacement: 0.00 um 
[02/18 17:57:46     29s] Total instances moved : 0
[02/18 17:57:46     29s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.018, REAL:0.019, MEM:1829.9M, EPOCH TIME: 1771466266.329795
[02/18 17:57:46     29s] Total net bbox length = 2.513e+03 (1.295e+03 1.218e+03) (ext = 2.260e+02)
[02/18 17:57:46     29s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1829.9MB
[02/18 17:57:46     29s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1829.9MB) @(0:00:29.1 - 0:00:29.1).
[02/18 17:57:46     29s] *** Finished refinePlace (0:00:29.1 mem=1829.9M) ***
[02/18 17:57:46     29s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1716878.5
[02/18 17:57:46     29s] OPERPROF: Finished RefinePlace at level 1, CPU:0.020, REAL:0.022, MEM:1829.9M, EPOCH TIME: 1771466266.330649
[02/18 17:57:46     29s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1829.9M, EPOCH TIME: 1771466266.330874
[02/18 17:57:46     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:314).
[02/18 17:57:46     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:46     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:46     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:46     29s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.001, REAL:0.001, MEM:1829.9M, EPOCH TIME: 1771466266.332242
[02/18 17:57:46     29s]     ClockRefiner summary
[02/18 17:57:46     29s]     All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 6).
[02/18 17:57:46     29s]     Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 0).
[02/18 17:57:46     29s]     Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 6).
[02/18 17:57:46     29s]     Revert refine place priority changes on 0 instances.
[02/18 17:57:46     29s] OPERPROF: Starting DPlace-Init at level 1, MEM:1829.9M, EPOCH TIME: 1771466266.336714
[02/18 17:57:46     29s] Processing tracks to init pin-track alignment.
[02/18 17:57:46     29s] z: 2, totalTracks: 1
[02/18 17:57:46     29s] z: 4, totalTracks: 1
[02/18 17:57:46     29s] z: 6, totalTracks: 1
[02/18 17:57:46     29s] z: 8, totalTracks: 1
[02/18 17:57:46     29s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/18 17:57:46     29s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1829.9M, EPOCH TIME: 1771466266.337896
[02/18 17:57:46     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:46     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:46     29s] 
[02/18 17:57:46     29s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/18 17:57:46     29s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/18 17:57:46     29s] OPERPROF:     Starting CMU at level 3, MEM:1829.9M, EPOCH TIME: 1771466266.340794
[02/18 17:57:46     29s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1829.9M, EPOCH TIME: 1771466266.341266
[02/18 17:57:46     29s] 
[02/18 17:57:46     29s] Bad Lib Cell Checking (CMU) is done! (0)
[02/18 17:57:46     29s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.003, REAL:0.004, MEM:1829.9M, EPOCH TIME: 1771466266.341563
[02/18 17:57:46     29s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1829.9M, EPOCH TIME: 1771466266.341830
[02/18 17:57:46     29s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:1845.9M, EPOCH TIME: 1771466266.342399
[02/18 17:57:46     29s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1845.9MB).
[02/18 17:57:46     29s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.005, REAL:0.006, MEM:1845.9M, EPOCH TIME: 1771466266.342792
[02/18 17:57:46     29s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:57:46     29s]     Disconnecting clock tree from netlist...
[02/18 17:57:46     29s]     Disconnecting clock tree from netlist done.
[02/18 17:57:46     29s]     Leaving CCOpt scope - Cleaning up placement interface...
[02/18 17:57:46     29s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1845.9M, EPOCH TIME: 1771466266.343693
[02/18 17:57:46     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:46     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:46     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:46     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:46     29s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.001, REAL:0.001, MEM:1845.9M, EPOCH TIME: 1771466266.344911
[02/18 17:57:46     29s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:57:46     29s]     Leaving CCOpt scope - Initializing placement interface...
[02/18 17:57:46     29s] OPERPROF: Starting DPlace-Init at level 1, MEM:1845.9M, EPOCH TIME: 1771466266.345524
[02/18 17:57:46     29s] Processing tracks to init pin-track alignment.
[02/18 17:57:46     29s] z: 2, totalTracks: 1
[02/18 17:57:46     29s] z: 4, totalTracks: 1
[02/18 17:57:46     29s] z: 6, totalTracks: 1
[02/18 17:57:46     29s] z: 8, totalTracks: 1
[02/18 17:57:46     29s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/18 17:57:46     29s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1845.9M, EPOCH TIME: 1771466266.346742
[02/18 17:57:46     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:46     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:46     29s] 
[02/18 17:57:46     29s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/18 17:57:46     29s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/18 17:57:46     29s] OPERPROF:     Starting CMU at level 3, MEM:1845.9M, EPOCH TIME: 1771466266.349679
[02/18 17:57:46     29s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1845.9M, EPOCH TIME: 1771466266.350097
[02/18 17:57:46     29s] 
[02/18 17:57:46     29s] Bad Lib Cell Checking (CMU) is done! (0)
[02/18 17:57:46     29s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.003, REAL:0.004, MEM:1845.9M, EPOCH TIME: 1771466266.350452
[02/18 17:57:46     29s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1845.9M, EPOCH TIME: 1771466266.350657
[02/18 17:57:46     29s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1845.9M, EPOCH TIME: 1771466266.351092
[02/18 17:57:46     29s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1845.9MB).
[02/18 17:57:46     29s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.005, REAL:0.006, MEM:1845.9M, EPOCH TIME: 1771466266.351669
[02/18 17:57:46     29s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:57:46     29s]     Clock tree timing engine global stage delay update for _default_delay_corner_:both.late...
[02/18 17:57:46     29s] End AAE Lib Interpolated Model. (MEM=1845.91 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/18 17:57:46     29s]     Clock tree timing engine global stage delay update for _default_delay_corner_:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:57:46     29s]     
[02/18 17:57:46     29s]     Clock tree legalization - Histogram:
[02/18 17:57:46     29s]     ====================================
[02/18 17:57:46     29s]     
[02/18 17:57:46     29s]     --------------------------------
[02/18 17:57:46     29s]     Movement (um)    Number of cells
[02/18 17:57:46     29s]     --------------------------------
[02/18 17:57:46     29s]       (empty table)
[02/18 17:57:46     29s]     --------------------------------
[02/18 17:57:46     29s]     
[02/18 17:57:46     29s]     
[02/18 17:57:46     29s]     Clock tree legalization - There are no Movements:
[02/18 17:57:46     29s]     =================================================
[02/18 17:57:46     29s]     
[02/18 17:57:46     29s]     ---------------------------------------------
[02/18 17:57:46     29s]     Movement (um)    Desired     Achieved    Node
[02/18 17:57:46     29s]                      location    location    
[02/18 17:57:46     29s]     ---------------------------------------------
[02/18 17:57:46     29s]       (empty table)
[02/18 17:57:46     29s]     ---------------------------------------------
[02/18 17:57:46     29s]     
[02/18 17:57:46     29s]     Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/18 17:57:46     29s]     Clock DAG stats after 'Clustering':
[02/18 17:57:46     29s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/18 17:57:46     29s]       sink counts      : regular=6, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=6
[02/18 17:57:46     29s]       misc counts      : r=1, pp=0
[02/18 17:57:46     29s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/18 17:57:46     29s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/18 17:57:46     29s]       sink capacitance : total=0.004pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/18 17:57:46     29s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
[02/18 17:57:46     29s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=20.380um, total=20.380um
[02/18 17:57:46     29s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/18 17:57:46     29s]     Clock DAG net violations after 'Clustering': none
[02/18 17:57:46     29s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[02/18 17:57:46     29s]       Leaf : target=0.100ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[02/18 17:57:46     29s]     Clock DAG hash after 'Clustering': 14821273811892896189 14113815084777253011
[02/18 17:57:46     29s]     CTS services accumulated run-time stats after 'Clustering':
[02/18 17:57:46     29s]       delay calculator: calls=3577, total_wall_time=0.128s, mean_wall_time=0.036ms
[02/18 17:57:46     29s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/18 17:57:46     29s]       steiner router: calls=3578, total_wall_time=0.031s, mean_wall_time=0.009ms
[02/18 17:57:46     29s]     Primary reporting skew groups after 'Clustering':
[02/18 17:57:46     29s]       skew_group blif_clk_net/_default_constraint_mode_: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.059], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/18 17:57:46     29s]           min path sink: v10_reg/CK
[02/18 17:57:46     29s]           max path sink: v10_reg/CK
[02/18 17:57:46     29s]     Skew group summary after 'Clustering':
[02/18 17:57:46     29s]       skew_group blif_clk_net/_default_constraint_mode_: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.059], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/18 17:57:46     29s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/18 17:57:46     29s]   Clustering done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/18 17:57:46     29s]   
[02/18 17:57:46     29s]   Post-Clustering Statistics Report
[02/18 17:57:46     29s]   =================================
[02/18 17:57:46     29s]   
[02/18 17:57:46     29s]   Fanout Statistics:
[02/18 17:57:46     29s]   
[02/18 17:57:46     29s]   ----------------------------------------------------------------------------
[02/18 17:57:46     29s]   Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[02/18 17:57:46     29s]                        Fanout    Fanout    Fanout    Fanout       Distribution
[02/18 17:57:46     29s]   ----------------------------------------------------------------------------
[02/18 17:57:46     29s]   Trunk         1      1.000       1         1         0.000      {1 <= 2}
[02/18 17:57:46     29s]   Leaf          1      6.000       6         6         0.000      {1 <= 6}
[02/18 17:57:46     29s]   ----------------------------------------------------------------------------
[02/18 17:57:46     29s]   
[02/18 17:57:46     29s]   Clustering Failure Statistics:
[02/18 17:57:46     29s]   
[02/18 17:57:46     29s]   --------------------------------
[02/18 17:57:46     29s]   Net Type    Clusters    Clusters
[02/18 17:57:46     29s]               Tried       Failed
[02/18 17:57:46     29s]   --------------------------------
[02/18 17:57:46     29s]     (empty table)
[02/18 17:57:46     29s]   --------------------------------
[02/18 17:57:46     29s]   
[02/18 17:57:46     29s]   Clustering Partition Statistics:
[02/18 17:57:46     29s]   
[02/18 17:57:46     29s]   ----------------------------------------------------------------------------------
[02/18 17:57:46     29s]   Net Type    Case B      Case C      Partition    Mean    Min     Max     Std. Dev.
[02/18 17:57:46     29s]               Fraction    Fraction    Count        Size    Size    Size    Size
[02/18 17:57:46     29s]   ----------------------------------------------------------------------------------
[02/18 17:57:46     29s]     (empty table)
[02/18 17:57:46     29s]   ----------------------------------------------------------------------------------
[02/18 17:57:46     29s]   
[02/18 17:57:46     29s]   Longest 5 runtime clustering solutions:
[02/18 17:57:46     29s]   
[02/18 17:57:46     29s]   ------------------------------------------------------------------------------------
[02/18 17:57:46     29s]   Wall time    Fanout    Instances Added    Iterations    Clock Tree      Driver
[02/18 17:57:46     29s]   ------------------------------------------------------------------------------------
[02/18 17:57:46     29s]   2164.063        6         0                  0          blif_clk_net    blif_clk_net
[02/18 17:57:46     29s]   ------------------------------------------------------------------------------------
[02/18 17:57:46     29s]   
[02/18 17:57:46     29s]   Bottom-up runtime statistics:
[02/18 17:57:46     29s]   
[02/18 17:57:46     29s]   -----------------------------------------------------
[02/18 17:57:46     29s]   Mean        Min         Max         Std. Dev    Count
[02/18 17:57:46     29s]   -----------------------------------------------------
[02/18 17:57:46     29s]   2164.063    2164.063    2164.063     0.000         1
[02/18 17:57:46     29s]   -----------------------------------------------------
[02/18 17:57:46     29s]   
[02/18 17:57:46     29s]   
[02/18 17:57:46     29s]   Looking for fanout violations...
[02/18 17:57:46     29s]   Looking for fanout violations done.
[02/18 17:57:46     29s]   CongRepair After Initial Clustering...
[02/18 17:57:46     29s]   Reset timing graph...
[02/18 17:57:46     29s] Ignoring AAE DB Resetting ...
[02/18 17:57:46     29s]   Reset timing graph done.
[02/18 17:57:46     29s]   Leaving CCOpt scope - Early Global Route...
[02/18 17:57:46     29s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1884.1M, EPOCH TIME: 1771466266.364708
[02/18 17:57:46     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:6).
[02/18 17:57:46     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:46     29s] All LLGs are deleted
[02/18 17:57:46     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:46     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:46     29s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1884.1M, EPOCH TIME: 1771466266.365788
[02/18 17:57:46     29s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1884.1M, EPOCH TIME: 1771466266.365842
[02/18 17:57:46     29s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:1846.1M, EPOCH TIME: 1771466266.366149
[02/18 17:57:46     29s]   Clock implementation routing...
[02/18 17:57:46     29s] Net route status summary:
[02/18 17:57:46     29s]   Clock:         1 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[02/18 17:57:46     29s]   Non-clock:   331 (unrouted=2, trialRouted=329, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[02/18 17:57:46     29s]     Routing using eGR only...
[02/18 17:57:46     29s]       Early Global Route - eGR only step...
[02/18 17:57:46     29s] (ccopt eGR): There are 1 nets to be routed. 0 nets have skip routing designation.
[02/18 17:57:46     29s] (ccopt eGR): There are 1 nets for routing of which 1 have one or more fixed wires.
[02/18 17:57:46     29s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[02/18 17:57:46     29s] (ccopt eGR): Start to route 1 all nets
[02/18 17:57:46     29s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[02/18 17:57:46     29s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1846.07 MB )
[02/18 17:57:46     29s] (I)      ==================== Layers =====================
[02/18 17:57:46     29s] (I)      +-----+----+---------+---------+--------+-------+
[02/18 17:57:46     29s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[02/18 17:57:46     29s] (I)      +-----+----+---------+---------+--------+-------+
[02/18 17:57:46     29s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[02/18 17:57:46     29s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[02/18 17:57:46     29s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[02/18 17:57:46     29s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[02/18 17:57:46     29s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[02/18 17:57:46     29s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[02/18 17:57:46     29s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[02/18 17:57:46     29s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[02/18 17:57:46     29s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[02/18 17:57:46     29s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[02/18 17:57:46     29s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[02/18 17:57:46     29s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[02/18 17:57:46     29s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[02/18 17:57:46     29s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[02/18 17:57:46     29s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[02/18 17:57:46     29s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[02/18 17:57:46     29s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[02/18 17:57:46     29s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[02/18 17:57:46     29s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[02/18 17:57:46     29s] (I)      +-----+----+---------+---------+--------+-------+
[02/18 17:57:46     29s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[02/18 17:57:46     29s] (I)      +-----+----+---------+---------+--------+-------+
[02/18 17:57:46     29s] (I)      Started Import and model ( Curr Mem: 1846.07 MB )
[02/18 17:57:46     29s] (I)      Default pattern map key = s1494_bench_default.
[02/18 17:57:46     29s] (I)      == Non-default Options ==
[02/18 17:57:46     29s] (I)      Clean congestion better                            : true
[02/18 17:57:46     29s] (I)      Estimate vias on DPT layer                         : true
[02/18 17:57:46     29s] (I)      Clean congestion layer assignment rounds           : 3
[02/18 17:57:46     29s] (I)      Layer constraints as soft constraints              : true
[02/18 17:57:46     29s] (I)      Soft top layer                                     : true
[02/18 17:57:46     29s] (I)      Skip prospective layer relax nets                  : true
[02/18 17:57:46     29s] (I)      Better NDR handling                                : true
[02/18 17:57:46     29s] (I)      Improved NDR modeling in LA                        : true
[02/18 17:57:46     29s] (I)      Routing cost fix for NDR handling                  : true
[02/18 17:57:46     29s] (I)      Block tracks for preroutes                         : true
[02/18 17:57:46     29s] (I)      Assign IRoute by net group key                     : true
[02/18 17:57:46     29s] (I)      Block unroutable channels                          : true
[02/18 17:57:46     29s] (I)      Block unroutable channels 3D                       : true
[02/18 17:57:46     29s] (I)      Bound layer relaxed segment wl                     : true
[02/18 17:57:46     29s] (I)      Blocked pin reach length threshold                 : 2
[02/18 17:57:46     29s] (I)      Check blockage within NDR space in TA              : true
[02/18 17:57:46     29s] (I)      Skip must join for term with via pillar            : true
[02/18 17:57:46     29s] (I)      Model find APA for IO pin                          : true
[02/18 17:57:46     29s] (I)      On pin location for off pin term                   : true
[02/18 17:57:46     29s] (I)      Handle EOL spacing                                 : true
[02/18 17:57:46     29s] (I)      Merge PG vias by gap                               : true
[02/18 17:57:46     29s] (I)      Maximum routing layer                              : 4
[02/18 17:57:46     29s] (I)      Route selected nets only                           : true
[02/18 17:57:46     29s] (I)      Refine MST                                         : true
[02/18 17:57:46     29s] (I)      Honor PRL                                          : true
[02/18 17:57:46     29s] (I)      Strong congestion aware                            : true
[02/18 17:57:46     29s] (I)      Improved initial location for IRoutes              : true
[02/18 17:57:46     29s] (I)      Multi panel TA                                     : true
[02/18 17:57:46     29s] (I)      Penalize wire overlap                              : true
[02/18 17:57:46     29s] (I)      Expand small instance blockage                     : true
[02/18 17:57:46     29s] (I)      Reduce via in TA                                   : true
[02/18 17:57:46     29s] (I)      SS-aware routing                                   : true
[02/18 17:57:46     29s] (I)      Improve tree edge sharing                          : true
[02/18 17:57:46     29s] (I)      Improve 2D via estimation                          : true
[02/18 17:57:46     29s] (I)      Refine Steiner tree                                : true
[02/18 17:57:46     29s] (I)      Build spine tree                                   : true
[02/18 17:57:46     29s] (I)      Model pass through capacity                        : true
[02/18 17:57:46     29s] (I)      Extend blockages by a half GCell                   : true
[02/18 17:57:46     29s] (I)      Consider pin shapes                                : true
[02/18 17:57:46     29s] (I)      Consider pin shapes for all nodes                  : true
[02/18 17:57:46     29s] (I)      Consider NR APA                                    : true
[02/18 17:57:46     29s] (I)      Consider IO pin shape                              : true
[02/18 17:57:46     29s] (I)      Fix pin connection bug                             : true
[02/18 17:57:46     29s] (I)      Consider layer RC for local wires                  : true
[02/18 17:57:46     29s] (I)      Route to clock mesh pin                            : true
[02/18 17:57:46     29s] (I)      LA-aware pin escape length                         : 2
[02/18 17:57:46     29s] (I)      Connect multiple ports                             : true
[02/18 17:57:46     29s] (I)      Split for must join                                : true
[02/18 17:57:46     29s] (I)      Number of threads                                  : 1
[02/18 17:57:46     29s] (I)      Routing effort level                               : 10000
[02/18 17:57:46     29s] (I)      Prefer layer length threshold                      : 8
[02/18 17:57:46     29s] (I)      Overflow penalty cost                              : 10
[02/18 17:57:46     29s] (I)      A-star cost                                        : 0.300000
[02/18 17:57:46     29s] (I)      Misalignment cost                                  : 10.000000
[02/18 17:57:46     29s] (I)      Threshold for short IRoute                         : 6
[02/18 17:57:46     29s] (I)      Via cost during post routing                       : 1.000000
[02/18 17:57:46     29s] (I)      Layer congestion ratios                            : { { 1.0 } }
[02/18 17:57:46     29s] (I)      Source-to-sink ratio                               : 0.300000
[02/18 17:57:46     29s] (I)      Scenic ratio bound                                 : 3.000000
[02/18 17:57:46     29s] (I)      Segment layer relax scenic ratio                   : 1.250000
[02/18 17:57:46     29s] (I)      Source-sink aware LA ratio                         : 0.500000
[02/18 17:57:46     29s] (I)      PG-aware similar topology routing                  : true
[02/18 17:57:46     29s] (I)      Maze routing via cost fix                          : true
[02/18 17:57:46     29s] (I)      Apply PRL on PG terms                              : true
[02/18 17:57:46     29s] (I)      Apply PRL on obs objects                           : true
[02/18 17:57:46     29s] (I)      Handle range-type spacing rules                    : true
[02/18 17:57:46     29s] (I)      PG gap threshold multiplier                        : 10.000000
[02/18 17:57:46     29s] (I)      Parallel spacing query fix                         : true
[02/18 17:57:46     29s] (I)      Force source to root IR                            : true
[02/18 17:57:46     29s] (I)      Layer Weights                                      : L2:4 L3:2.5
[02/18 17:57:46     29s] (I)      Do not relax to DPT layer                          : true
[02/18 17:57:46     29s] (I)      No DPT in post routing                             : true
[02/18 17:57:46     29s] (I)      Modeling PG via merging fix                        : true
[02/18 17:57:46     29s] (I)      Shield aware TA                                    : true
[02/18 17:57:46     29s] (I)      Strong shield aware TA                             : true
[02/18 17:57:46     29s] (I)      Overflow calculation fix in LA                     : true
[02/18 17:57:46     29s] (I)      Post routing fix                                   : true
[02/18 17:57:46     29s] (I)      Strong post routing                                : true
[02/18 17:57:46     29s] (I)      NDR via pillar fix                                 : true
[02/18 17:57:46     29s] (I)      Violation on path threshold                        : 1
[02/18 17:57:46     29s] (I)      Pass through capacity modeling                     : true
[02/18 17:57:46     29s] (I)      Select the non-relaxed segments in post routing stage : true
[02/18 17:57:46     29s] (I)      Select term pin box for io pin                     : true
[02/18 17:57:46     29s] (I)      Penalize NDR sharing                               : true
[02/18 17:57:46     29s] (I)      Enable special modeling                            : false
[02/18 17:57:46     29s] (I)      Keep fixed segments                                : true
[02/18 17:57:46     29s] (I)      Reorder net groups by key                          : true
[02/18 17:57:46     29s] (I)      Increase net scenic ratio                          : true
[02/18 17:57:46     29s] (I)      Method to set GCell size                           : row
[02/18 17:57:46     29s] (I)      Connect multiple ports and must join fix           : true
[02/18 17:57:46     29s] (I)      Avoid high resistance layers                       : true
[02/18 17:57:46     29s] (I)      Model find APA for IO pin fix                      : true
[02/18 17:57:46     29s] (I)      Avoid connecting non-metal layers                  : true
[02/18 17:57:46     29s] (I)      Use track pitch for NDR                            : true
[02/18 17:57:46     29s] (I)      Enable layer relax to lower layer                  : true
[02/18 17:57:46     29s] (I)      Enable layer relax to upper layer                  : true
[02/18 17:57:46     29s] (I)      Top layer relaxation fix                           : true
[02/18 17:57:46     29s] (I)      Handle non-default track width                     : false
[02/18 17:57:46     29s] (I)      Counted 86 PG shapes. We will not process PG shapes layer by layer.
[02/18 17:57:46     29s] (I)      Use row-based GCell size
[02/18 17:57:46     29s] (I)      Use row-based GCell align
[02/18 17:57:46     29s] (I)      layer 0 area = 0
[02/18 17:57:46     29s] (I)      layer 1 area = 0
[02/18 17:57:46     29s] (I)      layer 2 area = 0
[02/18 17:57:46     29s] (I)      layer 3 area = 0
[02/18 17:57:46     29s] (I)      GCell unit size   : 2800
[02/18 17:57:46     29s] (I)      GCell multiplier  : 1
[02/18 17:57:46     29s] (I)      GCell row height  : 2800
[02/18 17:57:46     29s] (I)      Actual row height : 2800
[02/18 17:57:46     29s] (I)      GCell align ref   : 12160 12040
[02/18 17:57:46     29s] [NR-eGR] Track table information for default rule: 
[02/18 17:57:46     29s] [NR-eGR] metal1 has single uniform track structure
[02/18 17:57:46     29s] [NR-eGR] metal2 has single uniform track structure
[02/18 17:57:46     29s] [NR-eGR] metal3 has single uniform track structure
[02/18 17:57:46     29s] [NR-eGR] metal4 has single uniform track structure
[02/18 17:57:46     29s] [NR-eGR] metal5 has single uniform track structure
[02/18 17:57:46     29s] [NR-eGR] metal6 has single uniform track structure
[02/18 17:57:46     29s] [NR-eGR] metal7 has single uniform track structure
[02/18 17:57:46     29s] [NR-eGR] metal8 has single uniform track structure
[02/18 17:57:46     29s] [NR-eGR] metal9 has single uniform track structure
[02/18 17:57:46     29s] [NR-eGR] metal10 has single uniform track structure
[02/18 17:57:46     29s] (I)      ============== Default via ===============
[02/18 17:57:46     29s] (I)      +---+------------------+-----------------+
[02/18 17:57:46     29s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[02/18 17:57:46     29s] (I)      +---+------------------+-----------------+
[02/18 17:57:46     29s] (I)      | 1 |    9  via1_8     |    1  via1_0    |
[02/18 17:57:46     29s] (I)      | 2 |   18  via2_8     |   10  via2_0    |
[02/18 17:57:46     29s] (I)      | 3 |   21  via3_2     |   19  via3_0    |
[02/18 17:57:46     29s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[02/18 17:57:46     29s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[02/18 17:57:46     29s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[02/18 17:57:46     29s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[02/18 17:57:46     29s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[02/18 17:57:46     29s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[02/18 17:57:46     29s] (I)      +---+------------------+-----------------+
[02/18 17:57:46     29s] [NR-eGR] Read 136 PG shapes
[02/18 17:57:46     29s] [NR-eGR] Read 0 clock shapes
[02/18 17:57:46     29s] [NR-eGR] Read 0 other shapes
[02/18 17:57:46     29s] [NR-eGR] #Routing Blockages  : 0
[02/18 17:57:46     29s] [NR-eGR] #Instance Blockages : 0
[02/18 17:57:46     29s] [NR-eGR] #PG Blockages       : 136
[02/18 17:57:46     29s] [NR-eGR] #Halo Blockages     : 0
[02/18 17:57:46     29s] [NR-eGR] #Boundary Blockages : 0
[02/18 17:57:46     29s] [NR-eGR] #Clock Blockages    : 0
[02/18 17:57:46     29s] [NR-eGR] #Other Blockages    : 0
[02/18 17:57:46     29s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/18 17:57:46     29s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[02/18 17:57:46     29s] [NR-eGR] Read 330 nets ( ignored 329 )
[02/18 17:57:46     29s] [NR-eGR] Connected 0 must-join pins/ports
[02/18 17:57:46     29s] (I)      early_global_route_priority property id does not exist.
[02/18 17:57:46     29s] (I)      Read Num Blocks=136  Num Prerouted Wires=0  Num CS=0
[02/18 17:57:46     29s] (I)      Layer 1 (V) : #blockages 136 : #preroutes 0
[02/18 17:57:46     29s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[02/18 17:57:46     29s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[02/18 17:57:46     29s] (I)      Moved 1 terms for better access 
[02/18 17:57:46     29s] (I)      Number of ignored nets                =      0
[02/18 17:57:46     29s] (I)      Number of connected nets              =      0
[02/18 17:57:46     29s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[02/18 17:57:46     29s] (I)      Number of clock nets                  =      1.  Ignored: No
[02/18 17:57:46     29s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/18 17:57:46     29s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/18 17:57:46     29s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/18 17:57:46     29s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/18 17:57:46     29s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/18 17:57:46     29s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[02/18 17:57:46     29s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/18 17:57:46     29s] [NR-eGR] There are 1 clock nets ( 1 with NDR ).
[02/18 17:57:46     29s] (I)      Ndr track 0 does not exist
[02/18 17:57:46     29s] (I)      ---------------------Grid Graph Info--------------------
[02/18 17:57:46     29s] (I)      Routing area        : (0, 0) - (62700, 60480)
[02/18 17:57:46     29s] (I)      Core area           : (12160, 12040) - (50540, 48440)
[02/18 17:57:46     29s] (I)      Site width          :   380  (dbu)
[02/18 17:57:46     29s] (I)      Row height          :  2800  (dbu)
[02/18 17:57:46     29s] (I)      GCell row height    :  2800  (dbu)
[02/18 17:57:46     29s] (I)      GCell width         :  2800  (dbu)
[02/18 17:57:46     29s] (I)      GCell height        :  2800  (dbu)
[02/18 17:57:46     29s] (I)      Grid                :    23    22     4
[02/18 17:57:46     29s] (I)      Layer numbers       :     1     2     3     4
[02/18 17:57:46     29s] (I)      Vertical capacity   :     0  2800     0  2800
[02/18 17:57:46     29s] (I)      Horizontal capacity :     0     0  2800     0
[02/18 17:57:46     29s] (I)      Default wire width  :   140   140   140   280
[02/18 17:57:46     29s] (I)      Default wire space  :   130   140   140   280
[02/18 17:57:46     29s] (I)      Default wire pitch  :   270   280   280   560
[02/18 17:57:46     29s] (I)      Default pitch size  :   270   380   280   560
[02/18 17:57:46     29s] (I)      First track coord   :   140   190   140   590
[02/18 17:57:46     29s] (I)      Num tracks per GCell: 10.37  7.37 10.00  5.00
[02/18 17:57:46     29s] (I)      Total num of tracks :   216   165   216   111
[02/18 17:57:46     29s] (I)      Num of masks        :     1     1     1     1
[02/18 17:57:46     29s] (I)      Num of trim masks   :     0     0     0     0
[02/18 17:57:46     29s] (I)      --------------------------------------------------------
[02/18 17:57:46     29s] 
[02/18 17:57:46     29s] [NR-eGR] ============ Routing rule table ============
[02/18 17:57:46     29s] [NR-eGR] Rule id: 0  Nets: 1
[02/18 17:57:46     29s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[02/18 17:57:46     29s] (I)                    Layer    2    3     4 
[02/18 17:57:46     29s] (I)                    Pitch  760  560  1120 
[02/18 17:57:46     29s] (I)             #Used tracks    2    2     2 
[02/18 17:57:46     29s] (I)       #Fully used tracks    1    1     1 
[02/18 17:57:46     29s] [NR-eGR] ========================================
[02/18 17:57:46     29s] [NR-eGR] 
[02/18 17:57:46     29s] (I)      =============== Blocked Tracks ===============
[02/18 17:57:46     29s] (I)      +-------+---------+----------+---------------+
[02/18 17:57:46     29s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/18 17:57:46     29s] (I)      +-------+---------+----------+---------------+
[02/18 17:57:46     29s] (I)      |     1 |       0 |        0 |         0.00% |
[02/18 17:57:46     29s] (I)      |     2 |    3630 |      760 |        20.94% |
[02/18 17:57:46     29s] (I)      |     3 |    4968 |        0 |         0.00% |
[02/18 17:57:46     29s] (I)      |     4 |    2442 |        0 |         0.00% |
[02/18 17:57:46     29s] (I)      +-------+---------+----------+---------------+
[02/18 17:57:46     29s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.03 sec, Curr Mem: 1846.07 MB )
[02/18 17:57:46     29s] (I)      Reset routing kernel
[02/18 17:57:46     29s] (I)      Started Global Routing ( Curr Mem: 1846.07 MB )
[02/18 17:57:46     29s] (I)      totalPins=7  totalGlobalPin=7 (100.00%)
[02/18 17:57:46     29s] (I)      total 2D Cap : 7410 = (4968 H, 2442 V)
[02/18 17:57:46     29s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[02/18 17:57:46     29s] (I)      
[02/18 17:57:46     29s] (I)      ============  Phase 1a Route ============
[02/18 17:57:46     29s] (I)      Usage: 12 = (8 H, 4 V) = (0.16% H, 0.16% V) = (1.120e+01um H, 5.600e+00um V)
[02/18 17:57:46     29s] (I)      
[02/18 17:57:46     29s] (I)      ============  Phase 1b Route ============
[02/18 17:57:46     29s] (I)      Usage: 12 = (8 H, 4 V) = (0.16% H, 0.16% V) = (1.120e+01um H, 5.600e+00um V)
[02/18 17:57:46     29s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.680000e+01um
[02/18 17:57:46     29s] (I)      
[02/18 17:57:46     29s] (I)      ============  Phase 1c Route ============
[02/18 17:57:46     29s] (I)      Usage: 12 = (8 H, 4 V) = (0.16% H, 0.16% V) = (1.120e+01um H, 5.600e+00um V)
[02/18 17:57:46     29s] (I)      
[02/18 17:57:46     29s] (I)      ============  Phase 1d Route ============
[02/18 17:57:46     29s] (I)      Usage: 12 = (8 H, 4 V) = (0.16% H, 0.16% V) = (1.120e+01um H, 5.600e+00um V)
[02/18 17:57:46     29s] (I)      
[02/18 17:57:46     29s] (I)      ============  Phase 1e Route ============
[02/18 17:57:46     29s] (I)      Usage: 12 = (8 H, 4 V) = (0.16% H, 0.16% V) = (1.120e+01um H, 5.600e+00um V)
[02/18 17:57:46     29s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.680000e+01um
[02/18 17:57:46     29s] (I)      
[02/18 17:57:46     29s] (I)      ============  Phase 1f Route ============
[02/18 17:57:46     29s] (I)      Usage: 12 = (8 H, 4 V) = (0.16% H, 0.16% V) = (1.120e+01um H, 5.600e+00um V)
[02/18 17:57:46     29s] (I)      
[02/18 17:57:46     29s] (I)      ============  Phase 1g Route ============
[02/18 17:57:46     29s] (I)      Usage: 12 = (8 H, 4 V) = (0.16% H, 0.16% V) = (1.120e+01um H, 5.600e+00um V)
[02/18 17:57:46     29s] (I)      #Nets         : 1
[02/18 17:57:46     29s] (I)      #Relaxed nets : 0
[02/18 17:57:46     29s] (I)      Wire length   : 12
[02/18 17:57:46     29s] (I)      
[02/18 17:57:46     29s] (I)      ============  Phase 1h Route ============
[02/18 17:57:46     29s] (I)      Usage: 12 = (8 H, 4 V) = (0.16% H, 0.16% V) = (1.120e+01um H, 5.600e+00um V)
[02/18 17:57:46     29s] (I)      
[02/18 17:57:46     29s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/18 17:57:46     29s] [NR-eGR]                        OverCon            
[02/18 17:57:46     29s] [NR-eGR]                         #Gcell     %Gcell
[02/18 17:57:46     29s] [NR-eGR]        Layer             (1-0)    OverCon
[02/18 17:57:46     29s] [NR-eGR] ----------------------------------------------
[02/18 17:57:46     29s] [NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[02/18 17:57:46     29s] [NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[02/18 17:57:46     29s] [NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[02/18 17:57:46     29s] [NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[02/18 17:57:46     29s] [NR-eGR] ----------------------------------------------
[02/18 17:57:46     29s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[02/18 17:57:46     29s] [NR-eGR] 
[02/18 17:57:46     29s] (I)      Finished Global Routing ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1846.07 MB )
[02/18 17:57:46     29s] (I)      total 2D Cap : 10294 = (4968 H, 5326 V)
[02/18 17:57:46     29s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[02/18 17:57:46     29s] (I)      ============= Track Assignment ============
[02/18 17:57:46     29s] (I)      Started Track Assignment (1T) ( Curr Mem: 1846.07 MB )
[02/18 17:57:46     29s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[02/18 17:57:46     29s] (I)      Run Multi-thread track assignment
[02/18 17:57:46     29s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1846.07 MB )
[02/18 17:57:46     29s] (I)      Started Export ( Curr Mem: 1846.07 MB )
[02/18 17:57:46     29s] [NR-eGR]                  Length (um)  Vias 
[02/18 17:57:46     29s] [NR-eGR] -----------------------------------
[02/18 17:57:46     29s] [NR-eGR]  metal1   (1H)             0  1168 
[02/18 17:57:46     29s] [NR-eGR]  metal2   (2V)           979  1516 
[02/18 17:57:46     29s] [NR-eGR]  metal3   (3H)          1553   508 
[02/18 17:57:46     29s] [NR-eGR]  metal4   (4V)           737     0 
[02/18 17:57:46     29s] [NR-eGR]  metal5   (5H)             0     0 
[02/18 17:57:46     29s] [NR-eGR]  metal6   (6V)             0     0 
[02/18 17:57:46     29s] [NR-eGR]  metal7   (7H)             0     0 
[02/18 17:57:46     29s] [NR-eGR]  metal8   (8V)             0     0 
[02/18 17:57:46     29s] [NR-eGR]  metal9   (9H)             0     0 
[02/18 17:57:46     29s] [NR-eGR]  metal10  (10V)            0     0 
[02/18 17:57:46     29s] [NR-eGR] -----------------------------------
[02/18 17:57:46     29s] [NR-eGR]           Total         3269  3192 
[02/18 17:57:46     29s] [NR-eGR] --------------------------------------------------------------------------
[02/18 17:57:46     29s] [NR-eGR] Total half perimeter of net bounding box: 2513um
[02/18 17:57:46     29s] [NR-eGR] Total length: 3269um, number of vias: 3192
[02/18 17:57:46     29s] [NR-eGR] --------------------------------------------------------------------------
[02/18 17:57:46     29s] [NR-eGR] Total eGR-routed clock nets wire length: 22um, number of vias: 14
[02/18 17:57:46     29s] [NR-eGR] --------------------------------------------------------------------------
[02/18 17:57:46     29s] [NR-eGR] Report for selected net(s) only.
[02/18 17:57:46     29s] [NR-eGR]                  Length (um)  Vias 
[02/18 17:57:46     29s] [NR-eGR] -----------------------------------
[02/18 17:57:46     29s] [NR-eGR]  metal1   (1H)             0     6 
[02/18 17:57:46     29s] [NR-eGR]  metal2   (2V)             8     8 
[02/18 17:57:46     29s] [NR-eGR]  metal3   (3H)            14     0 
[02/18 17:57:46     29s] [NR-eGR]  metal4   (4V)             0     0 
[02/18 17:57:46     29s] [NR-eGR]  metal5   (5H)             0     0 
[02/18 17:57:46     29s] [NR-eGR]  metal6   (6V)             0     0 
[02/18 17:57:46     29s] [NR-eGR]  metal7   (7H)             0     0 
[02/18 17:57:46     29s] [NR-eGR]  metal8   (8V)             0     0 
[02/18 17:57:46     29s] [NR-eGR]  metal9   (9H)             0     0 
[02/18 17:57:46     29s] [NR-eGR]  metal10  (10V)            0     0 
[02/18 17:57:46     29s] [NR-eGR] -----------------------------------
[02/18 17:57:46     29s] [NR-eGR]           Total           22    14 
[02/18 17:57:46     29s] [NR-eGR] --------------------------------------------------------------------------
[02/18 17:57:46     29s] [NR-eGR] Total half perimeter of net bounding box: 16um
[02/18 17:57:46     29s] [NR-eGR] Total length: 22um, number of vias: 14
[02/18 17:57:46     29s] [NR-eGR] --------------------------------------------------------------------------
[02/18 17:57:46     29s] [NR-eGR] Total routed clock nets wire length: 22um, number of vias: 14
[02/18 17:57:46     29s] [NR-eGR] --------------------------------------------------------------------------
[02/18 17:57:46     29s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1846.07 MB )
[02/18 17:57:46     29s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.07 sec, Curr Mem: 1846.07 MB )
[02/18 17:57:46     29s] (I)      ==================================== Runtime Summary ====================================
[02/18 17:57:46     29s] (I)       Step                                          %     Start    Finish      Real       CPU 
[02/18 17:57:46     29s] (I)      -----------------------------------------------------------------------------------------
[02/18 17:57:46     29s] (I)       Early Global Route kernel               100.00%  9.00 sec  9.06 sec  0.07 sec  0.02 sec 
[02/18 17:57:46     29s] (I)       +-Import and model                       38.67%  9.02 sec  9.05 sec  0.03 sec  0.01 sec 
[02/18 17:57:46     29s] (I)       | +-Create place DB                       1.62%  9.02 sec  9.02 sec  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)       | | +-Import place data                   1.52%  9.02 sec  9.02 sec  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)       | | | +-Read instances and placement      0.46%  9.02 sec  9.02 sec  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)       | | | +-Read nets                         0.84%  9.02 sec  9.02 sec  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)       | +-Create route DB                      28.59%  9.02 sec  9.04 sec  0.02 sec  0.01 sec 
[02/18 17:57:46     29s] (I)       | | +-Import route data (1T)             16.06%  9.03 sec  9.04 sec  0.01 sec  0.00 sec 
[02/18 17:57:46     29s] (I)       | | | +-Read blockages ( Layer 2-4 )      3.21%  9.04 sec  9.04 sec  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)       | | | | +-Read routing blockages          0.01%  9.04 sec  9.04 sec  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)       | | | | +-Read instance blockages         0.21%  9.04 sec  9.04 sec  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)       | | | | +-Read PG blockages               0.56%  9.04 sec  9.04 sec  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)       | | | | +-Read clock blockages            0.29%  9.04 sec  9.04 sec  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)       | | | | +-Read other blockages            0.49%  9.04 sec  9.04 sec  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)       | | | | +-Read halo blockages             0.01%  9.04 sec  9.04 sec  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)       | | | | +-Read boundary cut boxes         0.00%  9.04 sec  9.04 sec  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)       | | | +-Read blackboxes                   0.02%  9.04 sec  9.04 sec  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)       | | | +-Read prerouted                    0.23%  9.04 sec  9.04 sec  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)       | | | +-Read unlegalized nets             0.06%  9.04 sec  9.04 sec  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)       | | | +-Read nets                         0.08%  9.04 sec  9.04 sec  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)       | | | +-Set up via pillars                0.01%  9.04 sec  9.04 sec  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)       | | | +-Initialize 3D grid graph          0.03%  9.04 sec  9.04 sec  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)       | | | +-Model blockage capacity           0.65%  9.04 sec  9.04 sec  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)       | | | | +-Initialize 3D capacity          0.32%  9.04 sec  9.04 sec  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)       | | | +-Move terms for access (1T)        0.25%  9.04 sec  9.04 sec  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)       | +-Read aux data                         0.00%  9.04 sec  9.04 sec  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)       | +-Others data preparation               0.19%  9.04 sec  9.04 sec  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)       | +-Create route kernel                   7.45%  9.04 sec  9.05 sec  0.01 sec  0.00 sec 
[02/18 17:57:46     29s] (I)       +-Global Routing                          8.77%  9.05 sec  9.05 sec  0.01 sec  0.00 sec 
[02/18 17:57:46     29s] (I)       | +-Initialization                        0.04%  9.05 sec  9.05 sec  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)       | +-Net group 1                           5.68%  9.05 sec  9.05 sec  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)       | | +-Generate topology                   0.10%  9.05 sec  9.05 sec  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)       | | +-Phase 1a                            0.97%  9.05 sec  9.05 sec  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)       | | | +-Pattern routing (1T)              0.79%  9.05 sec  9.05 sec  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)       | | +-Phase 1b                            0.05%  9.05 sec  9.05 sec  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)       | | +-Phase 1c                            0.02%  9.05 sec  9.05 sec  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)       | | +-Phase 1d                            0.44%  9.05 sec  9.05 sec  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)       | | +-Phase 1e                            0.58%  9.05 sec  9.05 sec  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)       | | | +-Route legalization                0.08%  9.05 sec  9.05 sec  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)       | | | | +-Legalize Blockage Violations    0.00%  9.05 sec  9.05 sec  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)       | | +-Phase 1f                            0.06%  9.05 sec  9.05 sec  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)       | | +-Phase 1g                            0.60%  9.05 sec  9.05 sec  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)       | | | +-Post Routing                      0.09%  9.05 sec  9.05 sec  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)       | | +-Phase 1h                            0.17%  9.05 sec  9.05 sec  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)       | | | +-Post Routing                      0.04%  9.05 sec  9.05 sec  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)       | | +-Layer assignment (1T)               0.67%  9.05 sec  9.05 sec  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)       +-Export 3D cong map                      0.66%  9.05 sec  9.05 sec  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)       | +-Export 2D cong map                    0.41%  9.05 sec  9.05 sec  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)       +-Extract Global 3D Wires                 0.00%  9.05 sec  9.05 sec  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)       +-Track Assignment (1T)                   1.32%  9.05 sec  9.05 sec  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)       | +-Initialization                        0.03%  9.05 sec  9.05 sec  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)       | +-Track Assignment Kernel               0.98%  9.05 sec  9.05 sec  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)       | +-Free Memory                           0.00%  9.05 sec  9.05 sec  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)       +-Export                                 15.31%  9.05 sec  9.06 sec  0.01 sec  0.00 sec 
[02/18 17:57:46     29s] (I)       | +-Export DB wires                       0.25%  9.05 sec  9.05 sec  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)       | | +-Export all nets                     0.04%  9.05 sec  9.05 sec  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)       | | +-Set wire vias                       0.01%  9.05 sec  9.05 sec  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)       | +-Report wirelength                    13.02%  9.05 sec  9.06 sec  0.01 sec  0.00 sec 
[02/18 17:57:46     29s] (I)       | +-Update net boxes                      1.18%  9.06 sec  9.06 sec  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)       | +-Update timing                         0.00%  9.06 sec  9.06 sec  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)       +-Postprocess design                      0.07%  9.06 sec  9.06 sec  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)      ==================== Summary by functions =====================
[02/18 17:57:46     29s] (I)       Lv  Step                                %      Real       CPU 
[02/18 17:57:46     29s] (I)      ---------------------------------------------------------------
[02/18 17:57:46     29s] (I)        0  Early Global Route kernel     100.00%  0.07 sec  0.02 sec 
[02/18 17:57:46     29s] (I)        1  Import and model               38.67%  0.03 sec  0.01 sec 
[02/18 17:57:46     29s] (I)        1  Export                         15.31%  0.01 sec  0.00 sec 
[02/18 17:57:46     29s] (I)        1  Global Routing                  8.77%  0.01 sec  0.00 sec 
[02/18 17:57:46     29s] (I)        1  Track Assignment (1T)           1.32%  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)        1  Export 3D cong map              0.66%  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)        1  Postprocess design              0.07%  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)        1  Extract Global 3D Wires         0.00%  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)        2  Create route DB                28.59%  0.02 sec  0.01 sec 
[02/18 17:57:46     29s] (I)        2  Report wirelength              13.02%  0.01 sec  0.00 sec 
[02/18 17:57:46     29s] (I)        2  Create route kernel             7.45%  0.01 sec  0.00 sec 
[02/18 17:57:46     29s] (I)        2  Net group 1                     5.68%  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)        2  Create place DB                 1.62%  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)        2  Update net boxes                1.18%  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)        2  Track Assignment Kernel         0.98%  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)        2  Export 2D cong map              0.41%  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)        2  Export DB wires                 0.25%  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)        2  Others data preparation         0.19%  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)        2  Initialization                  0.07%  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)        2  Read aux data                   0.00%  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)        2  Update timing                   0.00%  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)        2  Free Memory                     0.00%  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)        3  Import route data (1T)         16.06%  0.01 sec  0.00 sec 
[02/18 17:57:46     29s] (I)        3  Import place data               1.52%  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)        3  Phase 1a                        0.97%  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)        3  Layer assignment (1T)           0.67%  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)        3  Phase 1g                        0.60%  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)        3  Phase 1e                        0.58%  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)        3  Phase 1d                        0.44%  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)        3  Phase 1h                        0.17%  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)        3  Generate topology               0.10%  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)        3  Phase 1f                        0.06%  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)        3  Phase 1b                        0.05%  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)        3  Export all nets                 0.04%  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)        3  Phase 1c                        0.02%  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)        3  Set wire vias                   0.01%  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)        4  Read blockages ( Layer 2-4 )    3.21%  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)        4  Read nets                       0.91%  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)        4  Pattern routing (1T)            0.79%  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)        4  Model blockage capacity         0.65%  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)        4  Read instances and placement    0.46%  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)        4  Move terms for access (1T)      0.25%  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)        4  Read prerouted                  0.23%  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)        4  Post Routing                    0.12%  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)        4  Route legalization              0.08%  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)        4  Read unlegalized nets           0.06%  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)        4  Initialize 3D grid graph        0.03%  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)        4  Read blackboxes                 0.02%  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)        4  Set up via pillars              0.01%  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)        5  Read PG blockages               0.56%  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)        5  Read other blockages            0.49%  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)        5  Initialize 3D capacity          0.32%  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)        5  Read clock blockages            0.29%  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)        5  Read instance blockages         0.21%  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)        5  Read halo blockages             0.01%  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)        5  Read routing blockages          0.01%  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)        5  Legalize Blockage Violations    0.00%  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)        5  Read boundary cut boxes         0.00%  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[02/18 17:57:46     29s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[02/18 17:57:46     29s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[02/18 17:57:46     29s]       Early Global Route - eGR only step done. (took cpu=0:00:00.1 real=0:00:00.2)
[02/18 17:57:46     29s]     Routing using eGR only done.
[02/18 17:57:46     29s] Net route status summary:
[02/18 17:57:46     29s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[02/18 17:57:46     29s]   Non-clock:   331 (unrouted=2, trialRouted=329, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[02/18 17:57:46     29s] 
[02/18 17:57:46     29s] CCOPT: Done with clock implementation routing.
[02/18 17:57:46     29s] 
[02/18 17:57:46     29s]   Clock implementation routing done.
[02/18 17:57:46     29s]   Fixed 1 wires.
[02/18 17:57:46     29s]   CCOpt: Starting congestion repair using flow wrapper...
[02/18 17:57:46     29s]     Congestion Repair...
[02/18 17:57:46     29s] *** IncrReplace #1 [begin] (CTS #1 / ccopt_design #1) : totSession cpu/real = 0:00:29.2/0:00:33.1 (0.9), mem = 1846.1M
[02/18 17:57:46     29s] Info: Disable timing driven in postCTS congRepair.
[02/18 17:57:46     29s] 
[02/18 17:57:46     29s] Starting congRepair ...
[02/18 17:57:46     29s] User Input Parameters:
[02/18 17:57:46     29s] - Congestion Driven    : On
[02/18 17:57:46     29s] - Timing Driven        : Off
[02/18 17:57:46     29s] - Area-Violation Based : On
[02/18 17:57:46     29s] - Start Rollback Level : -5
[02/18 17:57:46     29s] - Legalized            : On
[02/18 17:57:46     29s] - Window Based         : Off
[02/18 17:57:46     29s] - eDen incr mode       : Off
[02/18 17:57:46     29s] - Small incr mode      : Off
[02/18 17:57:46     29s] 
[02/18 17:57:46     29s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1846.1M, EPOCH TIME: 1771466266.532259
[02/18 17:57:46     29s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.002, REAL:0.002, MEM:1846.1M, EPOCH TIME: 1771466266.534006
[02/18 17:57:46     29s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1846.1M, EPOCH TIME: 1771466266.534067
[02/18 17:57:46     29s] Starting Early Global Route congestion estimation: mem = 1846.1M
[02/18 17:57:46     29s] (I)      ==================== Layers =====================
[02/18 17:57:46     29s] (I)      +-----+----+---------+---------+--------+-------+
[02/18 17:57:46     29s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[02/18 17:57:46     29s] (I)      +-----+----+---------+---------+--------+-------+
[02/18 17:57:46     29s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[02/18 17:57:46     29s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[02/18 17:57:46     29s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[02/18 17:57:46     29s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[02/18 17:57:46     29s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[02/18 17:57:46     29s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[02/18 17:57:46     29s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[02/18 17:57:46     29s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[02/18 17:57:46     29s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[02/18 17:57:46     29s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[02/18 17:57:46     29s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[02/18 17:57:46     29s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[02/18 17:57:46     29s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[02/18 17:57:46     29s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[02/18 17:57:46     29s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[02/18 17:57:46     29s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[02/18 17:57:46     29s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[02/18 17:57:46     29s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[02/18 17:57:46     29s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[02/18 17:57:46     29s] (I)      +-----+----+---------+---------+--------+-------+
[02/18 17:57:46     29s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[02/18 17:57:46     29s] (I)      +-----+----+---------+---------+--------+-------+
[02/18 17:57:46     29s] (I)      Started Import and model ( Curr Mem: 1846.07 MB )
[02/18 17:57:46     29s] (I)      Default pattern map key = s1494_bench_default.
[02/18 17:57:46     29s] (I)      == Non-default Options ==
[02/18 17:57:46     29s] (I)      Maximum routing layer                              : 4
[02/18 17:57:46     29s] (I)      Number of threads                                  : 1
[02/18 17:57:46     29s] (I)      Use non-blocking free Dbs wires                    : false
[02/18 17:57:46     29s] (I)      Method to set GCell size                           : row
[02/18 17:57:46     29s] (I)      Counted 86 PG shapes. We will not process PG shapes layer by layer.
[02/18 17:57:46     29s] (I)      Use row-based GCell size
[02/18 17:57:46     29s] (I)      Use row-based GCell align
[02/18 17:57:46     29s] (I)      layer 0 area = 0
[02/18 17:57:46     29s] (I)      layer 1 area = 0
[02/18 17:57:46     29s] (I)      layer 2 area = 0
[02/18 17:57:46     29s] (I)      layer 3 area = 0
[02/18 17:57:46     29s] (I)      GCell unit size   : 2800
[02/18 17:57:46     29s] (I)      GCell multiplier  : 1
[02/18 17:57:46     29s] (I)      GCell row height  : 2800
[02/18 17:57:46     29s] (I)      Actual row height : 2800
[02/18 17:57:46     29s] (I)      GCell align ref   : 12160 12040
[02/18 17:57:46     29s] [NR-eGR] Track table information for default rule: 
[02/18 17:57:46     29s] [NR-eGR] metal1 has single uniform track structure
[02/18 17:57:46     29s] [NR-eGR] metal2 has single uniform track structure
[02/18 17:57:46     29s] [NR-eGR] metal3 has single uniform track structure
[02/18 17:57:46     29s] [NR-eGR] metal4 has single uniform track structure
[02/18 17:57:46     29s] [NR-eGR] metal5 has single uniform track structure
[02/18 17:57:46     29s] [NR-eGR] metal6 has single uniform track structure
[02/18 17:57:46     29s] [NR-eGR] metal7 has single uniform track structure
[02/18 17:57:46     29s] [NR-eGR] metal8 has single uniform track structure
[02/18 17:57:46     29s] [NR-eGR] metal9 has single uniform track structure
[02/18 17:57:46     29s] [NR-eGR] metal10 has single uniform track structure
[02/18 17:57:46     29s] (I)      ============== Default via ===============
[02/18 17:57:46     29s] (I)      +---+------------------+-----------------+
[02/18 17:57:46     29s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[02/18 17:57:46     29s] (I)      +---+------------------+-----------------+
[02/18 17:57:46     29s] (I)      | 1 |    9  via1_8     |    1  via1_0    |
[02/18 17:57:46     29s] (I)      | 2 |   18  via2_8     |   10  via2_0    |
[02/18 17:57:46     29s] (I)      | 3 |   21  via3_2     |   19  via3_0    |
[02/18 17:57:46     29s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[02/18 17:57:46     29s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[02/18 17:57:46     29s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[02/18 17:57:46     29s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[02/18 17:57:46     29s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[02/18 17:57:46     29s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[02/18 17:57:46     29s] (I)      +---+------------------+-----------------+
[02/18 17:57:46     29s] [NR-eGR] Read 40 PG shapes
[02/18 17:57:46     29s] [NR-eGR] Read 0 clock shapes
[02/18 17:57:46     29s] [NR-eGR] Read 0 other shapes
[02/18 17:57:46     29s] [NR-eGR] #Routing Blockages  : 0
[02/18 17:57:46     29s] [NR-eGR] #Instance Blockages : 0
[02/18 17:57:46     29s] [NR-eGR] #PG Blockages       : 40
[02/18 17:57:46     29s] [NR-eGR] #Halo Blockages     : 0
[02/18 17:57:46     29s] [NR-eGR] #Boundary Blockages : 0
[02/18 17:57:46     29s] [NR-eGR] #Clock Blockages    : 0
[02/18 17:57:46     29s] [NR-eGR] #Other Blockages    : 0
[02/18 17:57:46     29s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/18 17:57:46     29s] [NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 16
[02/18 17:57:46     29s] [NR-eGR] Read 330 nets ( ignored 1 )
[02/18 17:57:46     29s] (I)      early_global_route_priority property id does not exist.
[02/18 17:57:46     29s] (I)      Read Num Blocks=40  Num Prerouted Wires=16  Num CS=0
[02/18 17:57:46     29s] (I)      Layer 1 (V) : #blockages 40 : #preroutes 13
[02/18 17:57:46     29s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 3
[02/18 17:57:46     29s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[02/18 17:57:46     29s] (I)      Number of ignored nets                =      1
[02/18 17:57:46     29s] (I)      Number of connected nets              =      0
[02/18 17:57:46     29s] (I)      Number of fixed nets                  =      1.  Ignored: Yes
[02/18 17:57:46     29s] (I)      Number of clock nets                  =      1.  Ignored: No
[02/18 17:57:46     29s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/18 17:57:46     29s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/18 17:57:46     29s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/18 17:57:46     29s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/18 17:57:46     29s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/18 17:57:46     29s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[02/18 17:57:46     29s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/18 17:57:46     29s] (I)      Ndr track 0 does not exist
[02/18 17:57:46     29s] (I)      ---------------------Grid Graph Info--------------------
[02/18 17:57:46     29s] (I)      Routing area        : (0, 0) - (62700, 60480)
[02/18 17:57:46     29s] (I)      Core area           : (12160, 12040) - (50540, 48440)
[02/18 17:57:46     29s] (I)      Site width          :   380  (dbu)
[02/18 17:57:46     29s] (I)      Row height          :  2800  (dbu)
[02/18 17:57:46     29s] (I)      GCell row height    :  2800  (dbu)
[02/18 17:57:46     29s] (I)      GCell width         :  2800  (dbu)
[02/18 17:57:46     29s] (I)      GCell height        :  2800  (dbu)
[02/18 17:57:46     29s] (I)      Grid                :    23    22     4
[02/18 17:57:46     29s] (I)      Layer numbers       :     1     2     3     4
[02/18 17:57:46     29s] (I)      Vertical capacity   :     0  2800     0  2800
[02/18 17:57:46     29s] (I)      Horizontal capacity :     0     0  2800     0
[02/18 17:57:46     29s] (I)      Default wire width  :   140   140   140   280
[02/18 17:57:46     29s] (I)      Default wire space  :   130   140   140   280
[02/18 17:57:46     29s] (I)      Default wire pitch  :   270   280   280   560
[02/18 17:57:46     29s] (I)      Default pitch size  :   270   380   280   560
[02/18 17:57:46     29s] (I)      First track coord   :   140   190   140   590
[02/18 17:57:46     29s] (I)      Num tracks per GCell: 10.37  7.37 10.00  5.00
[02/18 17:57:46     29s] (I)      Total num of tracks :   216   165   216   111
[02/18 17:57:46     29s] (I)      Num of masks        :     1     1     1     1
[02/18 17:57:46     29s] (I)      Num of trim masks   :     0     0     0     0
[02/18 17:57:46     29s] (I)      --------------------------------------------------------
[02/18 17:57:46     29s] 
[02/18 17:57:46     29s] [NR-eGR] ============ Routing rule table ============
[02/18 17:57:46     29s] [NR-eGR] Rule id: 1  Nets: 329
[02/18 17:57:46     29s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[02/18 17:57:46     29s] (I)                    Layer    2    3    4 
[02/18 17:57:46     29s] (I)                    Pitch  380  280  560 
[02/18 17:57:46     29s] (I)             #Used tracks    1    1    1 
[02/18 17:57:46     29s] (I)       #Fully used tracks    1    1    1 
[02/18 17:57:46     29s] [NR-eGR] ========================================
[02/18 17:57:46     29s] [NR-eGR] 
[02/18 17:57:46     29s] (I)      =============== Blocked Tracks ===============
[02/18 17:57:46     29s] (I)      +-------+---------+----------+---------------+
[02/18 17:57:46     29s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/18 17:57:46     29s] (I)      +-------+---------+----------+---------------+
[02/18 17:57:46     29s] (I)      |     1 |       0 |        0 |         0.00% |
[02/18 17:57:46     29s] (I)      |     2 |    3630 |      608 |        16.75% |
[02/18 17:57:46     29s] (I)      |     3 |    4968 |        0 |         0.00% |
[02/18 17:57:46     29s] (I)      |     4 |    2442 |        0 |         0.00% |
[02/18 17:57:46     29s] (I)      +-------+---------+----------+---------------+
[02/18 17:57:46     29s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1846.07 MB )
[02/18 17:57:46     29s] (I)      Reset routing kernel
[02/18 17:57:46     29s] (I)      Started Global Routing ( Curr Mem: 1846.07 MB )
[02/18 17:57:46     29s] (I)      totalPins=1190  totalGlobalPin=1096 (92.10%)
[02/18 17:57:46     29s] (I)      total 2D Cap : 10444 = (4968 H, 5476 V)
[02/18 17:57:46     29s] [NR-eGR] Layer group 1: route 329 net(s) in layer range [2, 4]
[02/18 17:57:46     29s] (I)      
[02/18 17:57:46     29s] (I)      ============  Phase 1a Route ============
[02/18 17:57:46     29s] (I)      Usage: 2020 = (1024 H, 996 V) = (20.61% H, 18.19% V) = (1.434e+03um H, 1.394e+03um V)
[02/18 17:57:46     29s] (I)      
[02/18 17:57:46     29s] (I)      ============  Phase 1b Route ============
[02/18 17:57:46     29s] (I)      Usage: 2020 = (1024 H, 996 V) = (20.61% H, 18.19% V) = (1.434e+03um H, 1.394e+03um V)
[02/18 17:57:46     29s] (I)      Overflow of layer group 1: 0.58% H + 3.49% V. EstWL: 2.828000e+03um
[02/18 17:57:46     29s] (I)      Congestion metric : 0.58%H 3.49%V, 4.07%HV
[02/18 17:57:46     29s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/18 17:57:46     29s] (I)      
[02/18 17:57:46     29s] (I)      ============  Phase 1c Route ============
[02/18 17:57:46     29s] (I)      Usage: 2020 = (1024 H, 996 V) = (20.61% H, 18.19% V) = (1.434e+03um H, 1.394e+03um V)
[02/18 17:57:46     29s] (I)      
[02/18 17:57:46     29s] (I)      ============  Phase 1d Route ============
[02/18 17:57:46     29s] (I)      Usage: 2020 = (1024 H, 996 V) = (20.61% H, 18.19% V) = (1.434e+03um H, 1.394e+03um V)
[02/18 17:57:46     29s] (I)      
[02/18 17:57:46     29s] (I)      ============  Phase 1e Route ============
[02/18 17:57:46     29s] (I)      Usage: 2020 = (1024 H, 996 V) = (20.61% H, 18.19% V) = (1.434e+03um H, 1.394e+03um V)
[02/18 17:57:46     29s] [NR-eGR] Early Global Route overflow of layer group 1: 0.58% H + 3.49% V. EstWL: 2.828000e+03um
[02/18 17:57:46     29s] (I)      
[02/18 17:57:46     29s] (I)      ============  Phase 1l Route ============
[02/18 17:57:46     29s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[02/18 17:57:46     29s] (I)      Layer  2:       2885      1057        26         354        3205    ( 9.94%) 
[02/18 17:57:46     29s] (I)      Layer  3:       4752      1205        13           0        4840    ( 0.00%) 
[02/18 17:57:46     29s] (I)      Layer  4:       2331       524         8         105        2310    ( 4.35%) 
[02/18 17:57:46     29s] (I)      Total:          9968      2786        47         458       10355    ( 4.24%) 
[02/18 17:57:46     29s] (I)      
[02/18 17:57:46     29s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/18 17:57:46     29s] [NR-eGR]                        OverCon           OverCon            
[02/18 17:57:46     29s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[02/18 17:57:46     29s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[02/18 17:57:46     29s] [NR-eGR] ---------------------------------------------------------------
[02/18 17:57:46     29s] [NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/18 17:57:46     29s] [NR-eGR]  metal2 ( 2)        18( 4.13%)         1( 0.23%)   ( 4.36%) 
[02/18 17:57:46     29s] [NR-eGR]  metal3 ( 3)         8( 1.65%)         0( 0.00%)   ( 1.65%) 
[02/18 17:57:46     29s] [NR-eGR]  metal4 ( 4)         7( 1.51%)         0( 0.00%)   ( 1.51%) 
[02/18 17:57:46     29s] [NR-eGR] ---------------------------------------------------------------
[02/18 17:57:46     29s] [NR-eGR]        Total        33( 2.39%)         1( 0.07%)   ( 2.46%) 
[02/18 17:57:46     29s] [NR-eGR] 
[02/18 17:57:46     29s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1846.07 MB )
[02/18 17:57:46     29s] (I)      total 2D Cap : 10458 = (4968 H, 5490 V)
[02/18 17:57:46     29s] [NR-eGR] Overflow after Early Global Route 1.58% H + 2.02% V
[02/18 17:57:46     29s] Early Global Route congestion estimation runtime: 0.06 seconds, mem = 1846.1M
[02/18 17:57:46     29s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.024, REAL:0.058, MEM:1846.1M, EPOCH TIME: 1771466266.592477
[02/18 17:57:46     29s] OPERPROF: Starting HotSpotCal at level 1, MEM:1846.1M, EPOCH TIME: 1771466266.592516
[02/18 17:57:46     29s] [hotspot] +------------+---------------+---------------+
[02/18 17:57:46     29s] [hotspot] |            |   max hotspot | total hotspot |
[02/18 17:57:46     29s] [hotspot] +------------+---------------+---------------+
[02/18 17:57:46     29s] [hotspot] | normalized |          1.00 |          1.00 |
[02/18 17:57:46     29s] [hotspot] +------------+---------------+---------------+
[02/18 17:57:46     29s] Local HotSpot Analysis: normalized max congestion hotspot area = 1.00, normalized total congestion hotspot area = 1.00 (area is in unit of 4 std-cell row bins)
[02/18 17:57:46     29s] [hotspot] max/total 1.00/1.00, big hotspot (>10) total 0.00
[02/18 17:57:46     29s] [hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[02/18 17:57:46     29s] [hotspot] +-----+-------------------------------------+---------------+
[02/18 17:57:46     29s] [hotspot] | top |            hotspot bbox             | hotspot score |
[02/18 17:57:46     29s] [hotspot] +-----+-------------------------------------+---------------+
[02/18 17:57:46     29s] [hotspot] |  1  |    11.68    11.62    17.28    17.22 |        1.00   |
[02/18 17:57:46     29s] [hotspot] +-----+-------------------------------------+---------------+
[02/18 17:57:46     29s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:1846.1M, EPOCH TIME: 1771466266.593139
[02/18 17:57:46     29s] Skipped repairing congestion.
[02/18 17:57:46     29s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1846.1M, EPOCH TIME: 1771466266.593272
[02/18 17:57:46     29s] Starting Early Global Route wiring: mem = 1846.1M
[02/18 17:57:46     29s] (I)      ============= Track Assignment ============
[02/18 17:57:46     29s] (I)      Started Track Assignment (1T) ( Curr Mem: 1846.07 MB )
[02/18 17:57:46     29s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[02/18 17:57:46     29s] (I)      Run Multi-thread track assignment
[02/18 17:57:46     29s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1846.07 MB )
[02/18 17:57:46     29s] (I)      Started Export ( Curr Mem: 1846.07 MB )
[02/18 17:57:46     29s] [NR-eGR]                  Length (um)  Vias 
[02/18 17:57:46     29s] [NR-eGR] -----------------------------------
[02/18 17:57:46     29s] [NR-eGR]  metal1   (1H)             0  1168 
[02/18 17:57:46     29s] [NR-eGR]  metal2   (2V)           984  1517 
[02/18 17:57:46     29s] [NR-eGR]  metal3   (3H)          1548   482 
[02/18 17:57:46     29s] [NR-eGR]  metal4   (4V)           724     0 
[02/18 17:57:46     29s] [NR-eGR]  metal5   (5H)             0     0 
[02/18 17:57:46     29s] [NR-eGR]  metal6   (6V)             0     0 
[02/18 17:57:46     29s] [NR-eGR]  metal7   (7H)             0     0 
[02/18 17:57:46     29s] [NR-eGR]  metal8   (8V)             0     0 
[02/18 17:57:46     29s] [NR-eGR]  metal9   (9H)             0     0 
[02/18 17:57:46     29s] [NR-eGR]  metal10  (10V)            0     0 
[02/18 17:57:46     29s] [NR-eGR] -----------------------------------
[02/18 17:57:46     29s] [NR-eGR]           Total         3256  3167 
[02/18 17:57:46     29s] [NR-eGR] --------------------------------------------------------------------------
[02/18 17:57:46     29s] [NR-eGR] Total half perimeter of net bounding box: 2513um
[02/18 17:57:46     29s] [NR-eGR] Total length: 3256um, number of vias: 3167
[02/18 17:57:46     29s] [NR-eGR] --------------------------------------------------------------------------
[02/18 17:57:46     29s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[02/18 17:57:46     29s] [NR-eGR] --------------------------------------------------------------------------
[02/18 17:57:46     29s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1846.07 MB )
[02/18 17:57:46     29s] Early Global Route wiring runtime: 0.01 seconds, mem = 1846.1M
[02/18 17:57:46     29s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.011, REAL:0.014, MEM:1846.1M, EPOCH TIME: 1771466266.607319
[02/18 17:57:46     29s] Tdgp not successfully inited but do clear! skip clearing
[02/18 17:57:46     29s] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[02/18 17:57:46     29s] *** IncrReplace #1 [finish] (CTS #1 / ccopt_design #1) : cpu/real = 0:00:00.0/0:00:00.1 (0.5), totSession cpu/real = 0:00:29.2/0:00:33.2 (0.9), mem = 1846.1M
[02/18 17:57:46     29s] 
[02/18 17:57:46     29s] =============================================================================================
[02/18 17:57:46     29s]  Step TAT Report : IncrReplace #1 / CTS #1 / ccopt_design #1                    21.39-s058_1
[02/18 17:57:46     29s] =============================================================================================
[02/18 17:57:46     29s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/18 17:57:46     29s] ---------------------------------------------------------------------------------------------
[02/18 17:57:46     29s] [ MISC                   ]          0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.0    0.5
[02/18 17:57:46     29s] ---------------------------------------------------------------------------------------------
[02/18 17:57:46     29s]  IncrReplace #1 TOTAL               0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.0    0.5
[02/18 17:57:46     29s] ---------------------------------------------------------------------------------------------
[02/18 17:57:46     29s] 
[02/18 17:57:46     29s]     Congestion Repair done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/18 17:57:46     29s]   CCOpt: Starting congestion repair using flow wrapper done.
[02/18 17:57:46     29s] OPERPROF: Starting DPlace-Init at level 1, MEM:1846.1M, EPOCH TIME: 1771466266.619638
[02/18 17:57:46     29s] Processing tracks to init pin-track alignment.
[02/18 17:57:46     29s] z: 2, totalTracks: 1
[02/18 17:57:46     29s] z: 4, totalTracks: 1
[02/18 17:57:46     29s] z: 6, totalTracks: 1
[02/18 17:57:46     29s] z: 8, totalTracks: 1
[02/18 17:57:46     29s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[02/18 17:57:46     29s] All LLGs are deleted
[02/18 17:57:46     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:46     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:46     29s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1846.1M, EPOCH TIME: 1771466266.621661
[02/18 17:57:46     29s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1846.1M, EPOCH TIME: 1771466266.621723
[02/18 17:57:46     29s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1846.1M, EPOCH TIME: 1771466266.621847
[02/18 17:57:46     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:46     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:46     29s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1846.1M, EPOCH TIME: 1771466266.622335
[02/18 17:57:46     29s] Max number of tech site patterns supported in site array is 256.
[02/18 17:57:46     29s] Core basic site is NCSU_FreePDK_45nm
[02/18 17:57:46     29s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1846.1M, EPOCH TIME: 1771466266.625171
[02/18 17:57:46     29s] After signature check, allow fast init is true, keep pre-filter is true.
[02/18 17:57:46     29s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/18 17:57:46     29s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:1846.1M, EPOCH TIME: 1771466266.625639
[02/18 17:57:46     29s] Fast DP-INIT is on for default
[02/18 17:57:46     29s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/18 17:57:46     29s] Atter site array init, number of instance map data is 0.
[02/18 17:57:46     29s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.003, REAL:0.004, MEM:1846.1M, EPOCH TIME: 1771466266.626401
[02/18 17:57:46     29s] 
[02/18 17:57:46     29s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/18 17:57:46     29s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/18 17:57:46     29s] OPERPROF:     Starting CMU at level 3, MEM:1846.1M, EPOCH TIME: 1771466266.626635
[02/18 17:57:46     29s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1846.1M, EPOCH TIME: 1771466266.626912
[02/18 17:57:46     29s] 
[02/18 17:57:46     29s] Bad Lib Cell Checking (CMU) is done! (0)
[02/18 17:57:46     29s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.004, REAL:0.005, MEM:1846.1M, EPOCH TIME: 1771466266.627072
[02/18 17:57:46     29s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1846.1M, EPOCH TIME: 1771466266.627115
[02/18 17:57:46     29s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1846.1M, EPOCH TIME: 1771466266.627404
[02/18 17:57:46     29s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1846.1MB).
[02/18 17:57:46     29s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.006, REAL:0.008, MEM:1846.1M, EPOCH TIME: 1771466266.627828
[02/18 17:57:46     29s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:00.1 real=0:00:00.3)
[02/18 17:57:46     29s]   Leaving CCOpt scope - extractRC...
[02/18 17:57:46     29s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[02/18 17:57:46     29s] Extraction called for design 's1494_bench' of instances=314 and nets=332 using extraction engine 'preRoute' .
[02/18 17:57:46     29s] PreRoute RC Extraction called for design s1494_bench.
[02/18 17:57:46     29s] RC Extraction called in multi-corner(1) mode.
[02/18 17:57:46     29s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[02/18 17:57:46     29s] Type 'man IMPEXT-6197' for more detail.
[02/18 17:57:46     29s] RCMode: PreRoute
[02/18 17:57:46     29s]       RC Corner Indexes            0   
[02/18 17:57:46     29s] Capacitance Scaling Factor   : 1.00000 
[02/18 17:57:46     29s] Resistance Scaling Factor    : 1.00000 
[02/18 17:57:46     29s] Clock Cap. Scaling Factor    : 1.00000 
[02/18 17:57:46     29s] Clock Res. Scaling Factor    : 1.00000 
[02/18 17:57:46     29s] Shrink Factor                : 1.00000
[02/18 17:57:46     29s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/18 17:57:46     29s] 
[02/18 17:57:46     29s] Trim Metal Layers:
[02/18 17:57:46     29s] LayerId::1 widthSet size::1
[02/18 17:57:46     29s] LayerId::2 widthSet size::1
[02/18 17:57:46     29s] LayerId::3 widthSet size::1
[02/18 17:57:46     29s] LayerId::4 widthSet size::1
[02/18 17:57:46     29s] LayerId::5 widthSet size::1
[02/18 17:57:46     29s] LayerId::6 widthSet size::1
[02/18 17:57:46     29s] LayerId::7 widthSet size::1
[02/18 17:57:46     29s] LayerId::8 widthSet size::1
[02/18 17:57:46     29s] LayerId::9 widthSet size::1
[02/18 17:57:46     29s] LayerId::10 widthSet size::1
[02/18 17:57:46     29s] Updating RC grid for preRoute extraction ...
[02/18 17:57:46     29s] eee: pegSigSF::1.070000
[02/18 17:57:46     29s] Initializing multi-corner resistance tables ...
[02/18 17:57:46     29s] eee: l::1 avDens::0.047889 usedTrk::43.100072 availTrk::900.000000 sigTrk::43.100072
[02/18 17:57:46     29s] eee: l::2 avDens::0.125301 usedTrk::83.094609 availTrk::663.157895 sigTrk::83.094609
[02/18 17:57:46     29s] eee: l::3 avDens::0.165689 usedTrk::115.981966 availTrk::700.000000 sigTrk::115.981966
[02/18 17:57:46     29s] eee: l::4 avDens::0.206987 usedTrk::51.746785 availTrk::250.000000 sigTrk::51.746785
[02/18 17:57:46     29s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:57:46     29s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:57:46     29s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:57:46     29s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:57:46     29s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:57:46     29s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:57:46     29s] {RT _default_rc_corner_ 0 4 4 {3 0} 1}
[02/18 17:57:46     29s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.281200 uaWl=1.000000 uaWlH=0.223877 aWlH=0.000000 lMod=0 pMax=0.876300 pMod=80 wcR=0.223500 newSi=0.001600 wHLS=0.558750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[02/18 17:57:46     29s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1846.070M)
[02/18 17:57:46     29s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[02/18 17:57:46     29s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:57:46     29s]   Clock tree timing engine global stage delay update for _default_delay_corner_:both.late...
[02/18 17:57:46     29s] End AAE Lib Interpolated Model. (MEM=1846.07 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/18 17:57:46     29s]   Clock tree timing engine global stage delay update for _default_delay_corner_:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:57:46     29s]   Clock DAG stats after clustering cong repair call:
[02/18 17:57:46     29s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/18 17:57:46     29s]     sink counts      : regular=6, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=6
[02/18 17:57:46     29s]     misc counts      : r=1, pp=0
[02/18 17:57:46     29s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/18 17:57:46     29s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/18 17:57:46     29s]     sink capacitance : total=0.004pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/18 17:57:46     29s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
[02/18 17:57:46     29s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=20.380um, total=20.380um
[02/18 17:57:46     29s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/18 17:57:46     29s]   Clock DAG net violations after clustering cong repair call: none
[02/18 17:57:46     29s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[02/18 17:57:46     29s]     Leaf : target=0.100ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[02/18 17:57:46     29s]   Clock DAG hash after clustering cong repair call: 14821273811892896189 14113815084777253011
[02/18 17:57:46     29s]   CTS services accumulated run-time stats after clustering cong repair call:
[02/18 17:57:46     29s]     delay calculator: calls=3578, total_wall_time=0.128s, mean_wall_time=0.036ms
[02/18 17:57:46     29s]     legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/18 17:57:46     29s]     steiner router: calls=3580, total_wall_time=0.032s, mean_wall_time=0.009ms
[02/18 17:57:46     29s]   Primary reporting skew groups after clustering cong repair call:
[02/18 17:57:46     29s]     skew_group blif_clk_net/_default_constraint_mode_: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.059], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/18 17:57:46     29s]         min path sink: v10_reg/CK
[02/18 17:57:46     29s]         max path sink: v10_reg/CK
[02/18 17:57:46     29s]   Skew group summary after clustering cong repair call:
[02/18 17:57:46     29s]     skew_group blif_clk_net/_default_constraint_mode_: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.059], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/18 17:57:46     29s]   CongRepair After Initial Clustering done. (took cpu=0:00:00.2 real=0:00:00.3)
[02/18 17:57:46     29s]   Stage::Clustering done. (took cpu=0:00:00.2 real=0:00:00.4)
[02/18 17:57:46     29s]   Stage::DRV Fixing...
[02/18 17:57:46     29s]   Fixing clock tree slew time and max cap violations...
[02/18 17:57:46     29s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations': 14821273811892896189 14113815084777253011
[02/18 17:57:46     29s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations':
[02/18 17:57:46     29s]       delay calculator: calls=3578, total_wall_time=0.128s, mean_wall_time=0.036ms
[02/18 17:57:46     29s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/18 17:57:46     29s]       steiner router: calls=3580, total_wall_time=0.032s, mean_wall_time=0.009ms
[02/18 17:57:46     29s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[02/18 17:57:46     29s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[02/18 17:57:46     29s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/18 17:57:46     29s]       sink counts      : regular=6, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=6
[02/18 17:57:46     29s]       misc counts      : r=1, pp=0
[02/18 17:57:46     29s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/18 17:57:46     29s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/18 17:57:46     29s]       sink capacitance : total=0.004pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/18 17:57:46     29s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
[02/18 17:57:46     29s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=20.380um, total=20.380um
[02/18 17:57:46     29s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/18 17:57:46     29s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[02/18 17:57:46     29s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[02/18 17:57:46     29s]       Leaf : target=0.100ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[02/18 17:57:46     29s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations': 14821273811892896189 14113815084777253011
[02/18 17:57:46     29s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations':
[02/18 17:57:46     29s]       delay calculator: calls=3578, total_wall_time=0.128s, mean_wall_time=0.036ms
[02/18 17:57:46     29s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/18 17:57:46     29s]       steiner router: calls=3580, total_wall_time=0.032s, mean_wall_time=0.009ms
[02/18 17:57:46     29s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[02/18 17:57:46     29s]       skew_group blif_clk_net/_default_constraint_mode_: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.059]
[02/18 17:57:46     29s]           min path sink: v10_reg/CK
[02/18 17:57:46     29s]           max path sink: v10_reg/CK
[02/18 17:57:46     29s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[02/18 17:57:46     29s]       skew_group blif_clk_net/_default_constraint_mode_: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.059]
[02/18 17:57:46     29s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/18 17:57:46     29s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:57:46     29s]   Fixing clock tree slew time and max cap violations - detailed pass...
[02/18 17:57:46     29s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations - detailed pass': 14821273811892896189 14113815084777253011
[02/18 17:57:46     29s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations - detailed pass':
[02/18 17:57:46     29s]       delay calculator: calls=3578, total_wall_time=0.128s, mean_wall_time=0.036ms
[02/18 17:57:46     29s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/18 17:57:46     29s]       steiner router: calls=3580, total_wall_time=0.032s, mean_wall_time=0.009ms
[02/18 17:57:46     29s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[02/18 17:57:46     29s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[02/18 17:57:46     29s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/18 17:57:46     29s]       sink counts      : regular=6, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=6
[02/18 17:57:46     29s]       misc counts      : r=1, pp=0
[02/18 17:57:46     29s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/18 17:57:46     29s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/18 17:57:46     29s]       sink capacitance : total=0.004pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/18 17:57:46     29s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
[02/18 17:57:46     29s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=20.380um, total=20.380um
[02/18 17:57:46     29s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/18 17:57:46     29s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[02/18 17:57:46     29s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[02/18 17:57:46     29s]       Leaf : target=0.100ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[02/18 17:57:46     29s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations - detailed pass': 14821273811892896189 14113815084777253011
[02/18 17:57:46     29s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[02/18 17:57:46     29s]       delay calculator: calls=3578, total_wall_time=0.128s, mean_wall_time=0.036ms
[02/18 17:57:46     29s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/18 17:57:46     29s]       steiner router: calls=3580, total_wall_time=0.032s, mean_wall_time=0.009ms
[02/18 17:57:46     29s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[02/18 17:57:46     29s]       skew_group blif_clk_net/_default_constraint_mode_: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.059], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/18 17:57:46     29s]           min path sink: v10_reg/CK
[02/18 17:57:46     29s]           max path sink: v10_reg/CK
[02/18 17:57:46     29s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[02/18 17:57:46     29s]       skew_group blif_clk_net/_default_constraint_mode_: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.059], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/18 17:57:46     29s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/18 17:57:46     29s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:57:46     29s]   Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:57:46     29s]   Stage::Insertion Delay Reduction...
[02/18 17:57:46     29s]   Removing unnecessary root buffering...
[02/18 17:57:46     29s]     Clock DAG hash before 'Removing unnecessary root buffering': 14821273811892896189 14113815084777253011
[02/18 17:57:46     29s]     CTS services accumulated run-time stats before 'Removing unnecessary root buffering':
[02/18 17:57:46     29s]       delay calculator: calls=3578, total_wall_time=0.128s, mean_wall_time=0.036ms
[02/18 17:57:46     29s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/18 17:57:46     29s]       steiner router: calls=3580, total_wall_time=0.032s, mean_wall_time=0.009ms
[02/18 17:57:46     29s]     Clock DAG stats after 'Removing unnecessary root buffering':
[02/18 17:57:46     29s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/18 17:57:46     29s]       sink counts      : regular=6, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=6
[02/18 17:57:46     29s]       misc counts      : r=1, pp=0
[02/18 17:57:46     29s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/18 17:57:46     29s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/18 17:57:46     29s]       sink capacitance : total=0.004pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/18 17:57:46     29s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
[02/18 17:57:46     29s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=20.380um, total=20.380um
[02/18 17:57:46     29s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/18 17:57:46     29s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[02/18 17:57:46     29s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[02/18 17:57:46     29s]       Leaf : target=0.100ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[02/18 17:57:46     29s]     Clock DAG hash after 'Removing unnecessary root buffering': 14821273811892896189 14113815084777253011
[02/18 17:57:46     29s]     CTS services accumulated run-time stats after 'Removing unnecessary root buffering':
[02/18 17:57:46     29s]       delay calculator: calls=3578, total_wall_time=0.128s, mean_wall_time=0.036ms
[02/18 17:57:46     29s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/18 17:57:46     29s]       steiner router: calls=3580, total_wall_time=0.032s, mean_wall_time=0.009ms
[02/18 17:57:46     29s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[02/18 17:57:46     29s]       skew_group blif_clk_net/_default_constraint_mode_: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.059]
[02/18 17:57:46     29s]           min path sink: v10_reg/CK
[02/18 17:57:46     29s]           max path sink: v10_reg/CK
[02/18 17:57:46     29s]     Skew group summary after 'Removing unnecessary root buffering':
[02/18 17:57:46     29s]       skew_group blif_clk_net/_default_constraint_mode_: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.059]
[02/18 17:57:46     29s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/18 17:57:46     29s]   Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:57:46     29s]   Removing unconstrained drivers...
[02/18 17:57:46     29s]     Clock DAG hash before 'Removing unconstrained drivers': 14821273811892896189 14113815084777253011
[02/18 17:57:46     29s]     CTS services accumulated run-time stats before 'Removing unconstrained drivers':
[02/18 17:57:46     29s]       delay calculator: calls=3578, total_wall_time=0.128s, mean_wall_time=0.036ms
[02/18 17:57:46     29s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/18 17:57:46     29s]       steiner router: calls=3580, total_wall_time=0.032s, mean_wall_time=0.009ms
[02/18 17:57:46     29s]     Clock DAG stats after 'Removing unconstrained drivers':
[02/18 17:57:46     29s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/18 17:57:46     29s]       sink counts      : regular=6, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=6
[02/18 17:57:46     29s]       misc counts      : r=1, pp=0
[02/18 17:57:46     29s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/18 17:57:46     29s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/18 17:57:46     29s]       sink capacitance : total=0.004pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/18 17:57:46     29s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
[02/18 17:57:46     29s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=20.380um, total=20.380um
[02/18 17:57:46     29s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/18 17:57:46     29s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[02/18 17:57:46     29s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[02/18 17:57:46     29s]       Leaf : target=0.100ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[02/18 17:57:46     29s]     Clock DAG hash after 'Removing unconstrained drivers': 14821273811892896189 14113815084777253011
[02/18 17:57:46     29s]     CTS services accumulated run-time stats after 'Removing unconstrained drivers':
[02/18 17:57:46     29s]       delay calculator: calls=3578, total_wall_time=0.128s, mean_wall_time=0.036ms
[02/18 17:57:46     29s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/18 17:57:46     29s]       steiner router: calls=3580, total_wall_time=0.032s, mean_wall_time=0.009ms
[02/18 17:57:46     29s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[02/18 17:57:46     29s]       skew_group blif_clk_net/_default_constraint_mode_: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.059]
[02/18 17:57:46     29s]           min path sink: v10_reg/CK
[02/18 17:57:46     29s]           max path sink: v10_reg/CK
[02/18 17:57:46     29s]     Skew group summary after 'Removing unconstrained drivers':
[02/18 17:57:46     29s]       skew_group blif_clk_net/_default_constraint_mode_: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.059]
[02/18 17:57:46     29s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/18 17:57:46     29s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:57:46     29s]   Reducing insertion delay 1...
[02/18 17:57:46     29s]     Clock DAG hash before 'Reducing insertion delay 1': 14821273811892896189 14113815084777253011
[02/18 17:57:46     29s]     CTS services accumulated run-time stats before 'Reducing insertion delay 1':
[02/18 17:57:46     29s]       delay calculator: calls=3578, total_wall_time=0.128s, mean_wall_time=0.036ms
[02/18 17:57:46     29s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/18 17:57:46     29s]       steiner router: calls=3580, total_wall_time=0.032s, mean_wall_time=0.009ms
[02/18 17:57:46     29s]     Clock DAG stats after 'Reducing insertion delay 1':
[02/18 17:57:46     29s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/18 17:57:46     29s]       sink counts      : regular=6, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=6
[02/18 17:57:46     29s]       misc counts      : r=1, pp=0
[02/18 17:57:46     29s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/18 17:57:46     29s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/18 17:57:46     29s]       sink capacitance : total=0.004pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/18 17:57:46     29s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
[02/18 17:57:46     29s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=20.380um, total=20.380um
[02/18 17:57:46     29s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/18 17:57:46     29s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[02/18 17:57:46     29s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[02/18 17:57:46     29s]       Leaf : target=0.100ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[02/18 17:57:46     29s]     Clock DAG hash after 'Reducing insertion delay 1': 14821273811892896189 14113815084777253011
[02/18 17:57:46     29s]     CTS services accumulated run-time stats after 'Reducing insertion delay 1':
[02/18 17:57:46     29s]       delay calculator: calls=3583, total_wall_time=0.128s, mean_wall_time=0.036ms
[02/18 17:57:46     29s]       legalizer: calls=2, total_wall_time=0.003s, mean_wall_time=1.378ms
[02/18 17:57:46     29s]       steiner router: calls=3585, total_wall_time=0.032s, mean_wall_time=0.009ms
[02/18 17:57:46     29s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[02/18 17:57:46     29s]       skew_group blif_clk_net/_default_constraint_mode_: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.059]
[02/18 17:57:46     29s]           min path sink: v10_reg/CK
[02/18 17:57:46     29s]           max path sink: v10_reg/CK
[02/18 17:57:46     29s]     Skew group summary after 'Reducing insertion delay 1':
[02/18 17:57:46     29s]       skew_group blif_clk_net/_default_constraint_mode_: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.059]
[02/18 17:57:46     29s]     Legalizer API calls during this step: 2 succeeded with high effort: 2 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/18 17:57:46     29s]   Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:57:46     29s]   Removing longest path buffering...
[02/18 17:57:46     29s]     Clock DAG hash before 'Removing longest path buffering': 14821273811892896189 14113815084777253011
[02/18 17:57:46     29s]     CTS services accumulated run-time stats before 'Removing longest path buffering':
[02/18 17:57:46     29s]       delay calculator: calls=3583, total_wall_time=0.128s, mean_wall_time=0.036ms
[02/18 17:57:46     29s]       legalizer: calls=2, total_wall_time=0.003s, mean_wall_time=1.378ms
[02/18 17:57:46     29s]       steiner router: calls=3585, total_wall_time=0.032s, mean_wall_time=0.009ms
[02/18 17:57:46     29s]     Clock DAG stats after 'Removing longest path buffering':
[02/18 17:57:46     29s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/18 17:57:46     29s]       sink counts      : regular=6, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=6
[02/18 17:57:46     29s]       misc counts      : r=1, pp=0
[02/18 17:57:46     29s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/18 17:57:46     29s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/18 17:57:46     29s]       sink capacitance : total=0.004pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/18 17:57:46     29s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
[02/18 17:57:46     29s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=20.380um, total=20.380um
[02/18 17:57:46     29s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/18 17:57:46     29s]     Clock DAG net violations after 'Removing longest path buffering': none
[02/18 17:57:46     29s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[02/18 17:57:46     29s]       Leaf : target=0.100ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[02/18 17:57:46     29s]     Clock DAG hash after 'Removing longest path buffering': 14821273811892896189 14113815084777253011
[02/18 17:57:46     29s]     CTS services accumulated run-time stats after 'Removing longest path buffering':
[02/18 17:57:46     29s]       delay calculator: calls=3583, total_wall_time=0.128s, mean_wall_time=0.036ms
[02/18 17:57:46     29s]       legalizer: calls=2, total_wall_time=0.003s, mean_wall_time=1.378ms
[02/18 17:57:46     29s]       steiner router: calls=3585, total_wall_time=0.032s, mean_wall_time=0.009ms
[02/18 17:57:46     29s]     Primary reporting skew groups after 'Removing longest path buffering':
[02/18 17:57:46     29s]       skew_group blif_clk_net/_default_constraint_mode_: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.059]
[02/18 17:57:46     29s]           min path sink: v10_reg/CK
[02/18 17:57:46     29s]           max path sink: v10_reg/CK
[02/18 17:57:46     29s]     Skew group summary after 'Removing longest path buffering':
[02/18 17:57:46     29s]       skew_group blif_clk_net/_default_constraint_mode_: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.059]
[02/18 17:57:46     29s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/18 17:57:46     29s]   Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:57:46     29s]   Reducing insertion delay 2...
[02/18 17:57:46     29s]     Clock DAG hash before 'Reducing insertion delay 2': 14821273811892896189 14113815084777253011
[02/18 17:57:46     29s]     CTS services accumulated run-time stats before 'Reducing insertion delay 2':
[02/18 17:57:46     29s]       delay calculator: calls=3583, total_wall_time=0.128s, mean_wall_time=0.036ms
[02/18 17:57:46     29s]       legalizer: calls=2, total_wall_time=0.003s, mean_wall_time=1.378ms
[02/18 17:57:46     29s]       steiner router: calls=3585, total_wall_time=0.032s, mean_wall_time=0.009ms
[02/18 17:57:46     29s]     Path optimization required 0 stage delay updates 
[02/18 17:57:46     29s]     Clock DAG stats after 'Reducing insertion delay 2':
[02/18 17:57:46     29s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/18 17:57:46     29s]       sink counts      : regular=6, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=6
[02/18 17:57:46     29s]       misc counts      : r=1, pp=0
[02/18 17:57:46     29s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/18 17:57:46     29s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/18 17:57:46     29s]       sink capacitance : total=0.004pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/18 17:57:46     29s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
[02/18 17:57:46     29s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=20.380um, total=20.380um
[02/18 17:57:46     29s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/18 17:57:46     29s]     Clock DAG net violations after 'Reducing insertion delay 2': none
[02/18 17:57:46     29s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[02/18 17:57:46     29s]       Leaf : target=0.100ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[02/18 17:57:46     29s]     Clock DAG hash after 'Reducing insertion delay 2': 14821273811892896189 14113815084777253011
[02/18 17:57:46     29s]     CTS services accumulated run-time stats after 'Reducing insertion delay 2':
[02/18 17:57:46     29s]       delay calculator: calls=3583, total_wall_time=0.128s, mean_wall_time=0.036ms
[02/18 17:57:46     29s]       legalizer: calls=2, total_wall_time=0.003s, mean_wall_time=1.378ms
[02/18 17:57:46     29s]       steiner router: calls=3585, total_wall_time=0.032s, mean_wall_time=0.009ms
[02/18 17:57:46     29s]     Primary reporting skew groups after 'Reducing insertion delay 2':
[02/18 17:57:46     29s]       skew_group blif_clk_net/_default_constraint_mode_: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.059], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/18 17:57:46     29s]           min path sink: v10_reg/CK
[02/18 17:57:46     29s]           max path sink: v10_reg/CK
[02/18 17:57:46     29s]     Skew group summary after 'Reducing insertion delay 2':
[02/18 17:57:46     29s]       skew_group blif_clk_net/_default_constraint_mode_: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.059], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/18 17:57:46     29s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/18 17:57:46     29s]   Reducing insertion delay 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:57:46     29s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:57:46     29s]   CCOpt::Phase::Construction done. (took cpu=0:00:00.2 real=0:00:00.4)
[02/18 17:57:46     29s]   CCOpt::Phase::Implementation...
[02/18 17:57:46     29s]   Stage::Reducing Power...
[02/18 17:57:46     29s]   Improving clock tree routing...
[02/18 17:57:46     29s]     Clock DAG hash before 'Improving clock tree routing': 14821273811892896189 14113815084777253011
[02/18 17:57:46     29s]     CTS services accumulated run-time stats before 'Improving clock tree routing':
[02/18 17:57:46     29s]       delay calculator: calls=3583, total_wall_time=0.128s, mean_wall_time=0.036ms
[02/18 17:57:46     29s]       legalizer: calls=2, total_wall_time=0.003s, mean_wall_time=1.378ms
[02/18 17:57:46     29s]       steiner router: calls=3585, total_wall_time=0.032s, mean_wall_time=0.009ms
[02/18 17:57:46     29s]     Iteration 1...
[02/18 17:57:46     29s]     Iteration 1 done.
[02/18 17:57:46     29s]     Clock DAG stats after 'Improving clock tree routing':
[02/18 17:57:46     29s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/18 17:57:46     29s]       sink counts      : regular=6, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=6
[02/18 17:57:46     29s]       misc counts      : r=1, pp=0
[02/18 17:57:46     29s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/18 17:57:46     29s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/18 17:57:46     29s]       sink capacitance : total=0.004pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/18 17:57:46     29s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
[02/18 17:57:46     29s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=20.380um, total=20.380um
[02/18 17:57:46     29s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/18 17:57:46     29s]     Clock DAG net violations after 'Improving clock tree routing': none
[02/18 17:57:46     29s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[02/18 17:57:46     29s]       Leaf : target=0.100ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[02/18 17:57:46     29s]     Clock DAG hash after 'Improving clock tree routing': 14821273811892896189 14113815084777253011
[02/18 17:57:46     29s]     CTS services accumulated run-time stats after 'Improving clock tree routing':
[02/18 17:57:46     29s]       delay calculator: calls=3583, total_wall_time=0.128s, mean_wall_time=0.036ms
[02/18 17:57:46     29s]       legalizer: calls=2, total_wall_time=0.003s, mean_wall_time=1.378ms
[02/18 17:57:46     29s]       steiner router: calls=3585, total_wall_time=0.032s, mean_wall_time=0.009ms
[02/18 17:57:46     29s]     Primary reporting skew groups after 'Improving clock tree routing':
[02/18 17:57:46     29s]       skew_group blif_clk_net/_default_constraint_mode_: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.059]
[02/18 17:57:46     29s]           min path sink: v10_reg/CK
[02/18 17:57:46     29s]           max path sink: v10_reg/CK
[02/18 17:57:46     29s]     Skew group summary after 'Improving clock tree routing':
[02/18 17:57:46     29s]       skew_group blif_clk_net/_default_constraint_mode_: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.059]
[02/18 17:57:46     29s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/18 17:57:46     29s]   Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:57:46     29s]   Reducing clock tree power 1...
[02/18 17:57:46     29s]     Clock DAG hash before 'Reducing clock tree power 1': 14821273811892896189 14113815084777253011
[02/18 17:57:46     29s]     CTS services accumulated run-time stats before 'Reducing clock tree power 1':
[02/18 17:57:46     29s]       delay calculator: calls=3583, total_wall_time=0.128s, mean_wall_time=0.036ms
[02/18 17:57:46     29s]       legalizer: calls=2, total_wall_time=0.003s, mean_wall_time=1.378ms
[02/18 17:57:46     29s]       steiner router: calls=3585, total_wall_time=0.032s, mean_wall_time=0.009ms
[02/18 17:57:46     29s]     Resizing gates: 
[02/18 17:57:46     29s]     Legalizer releasing space for clock trees
[02/18 17:57:46     29s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[02/18 17:57:46     29s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:57:46     29s]     100% 
[02/18 17:57:46     29s]     Clock DAG stats after 'Reducing clock tree power 1':
[02/18 17:57:46     29s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/18 17:57:46     29s]       sink counts      : regular=6, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=6
[02/18 17:57:46     29s]       misc counts      : r=1, pp=0
[02/18 17:57:46     29s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/18 17:57:46     29s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/18 17:57:46     29s]       sink capacitance : total=0.004pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/18 17:57:46     29s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
[02/18 17:57:46     29s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=20.380um, total=20.380um
[02/18 17:57:46     29s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/18 17:57:46     29s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[02/18 17:57:46     29s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[02/18 17:57:46     29s]       Leaf : target=0.100ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[02/18 17:57:46     29s]     Clock DAG hash after 'Reducing clock tree power 1': 14821273811892896189 14113815084777253011
[02/18 17:57:46     29s]     CTS services accumulated run-time stats after 'Reducing clock tree power 1':
[02/18 17:57:46     29s]       delay calculator: calls=3583, total_wall_time=0.128s, mean_wall_time=0.036ms
[02/18 17:57:46     29s]       legalizer: calls=2, total_wall_time=0.003s, mean_wall_time=1.378ms
[02/18 17:57:46     29s]       steiner router: calls=3585, total_wall_time=0.032s, mean_wall_time=0.009ms
[02/18 17:57:46     29s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[02/18 17:57:46     29s]       skew_group blif_clk_net/_default_constraint_mode_: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.059]
[02/18 17:57:46     29s]           min path sink: v10_reg/CK
[02/18 17:57:46     29s]           max path sink: v10_reg/CK
[02/18 17:57:46     29s]     Skew group summary after 'Reducing clock tree power 1':
[02/18 17:57:46     29s]       skew_group blif_clk_net/_default_constraint_mode_: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.059]
[02/18 17:57:46     29s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/18 17:57:46     29s]   Reducing clock tree power 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:57:46     29s]   Reducing clock tree power 2...
[02/18 17:57:46     29s]     Clock DAG hash before 'Reducing clock tree power 2': 14821273811892896189 14113815084777253011
[02/18 17:57:46     29s]     CTS services accumulated run-time stats before 'Reducing clock tree power 2':
[02/18 17:57:46     29s]       delay calculator: calls=3583, total_wall_time=0.128s, mean_wall_time=0.036ms
[02/18 17:57:46     29s]       legalizer: calls=2, total_wall_time=0.003s, mean_wall_time=1.378ms
[02/18 17:57:46     29s]       steiner router: calls=3585, total_wall_time=0.032s, mean_wall_time=0.009ms
[02/18 17:57:46     29s]     Path optimization required 0 stage delay updates 
[02/18 17:57:46     29s]     Clock DAG stats after 'Reducing clock tree power 2':
[02/18 17:57:46     29s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/18 17:57:46     29s]       sink counts      : regular=6, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=6
[02/18 17:57:46     29s]       misc counts      : r=1, pp=0
[02/18 17:57:46     29s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/18 17:57:46     29s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/18 17:57:46     29s]       sink capacitance : total=0.004pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/18 17:57:46     29s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
[02/18 17:57:46     29s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=20.380um, total=20.380um
[02/18 17:57:46     29s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/18 17:57:46     29s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[02/18 17:57:46     29s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[02/18 17:57:46     29s]       Leaf : target=0.100ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[02/18 17:57:46     29s]     Clock DAG hash after 'Reducing clock tree power 2': 14821273811892896189 14113815084777253011
[02/18 17:57:46     29s]     CTS services accumulated run-time stats after 'Reducing clock tree power 2':
[02/18 17:57:46     29s]       delay calculator: calls=3583, total_wall_time=0.128s, mean_wall_time=0.036ms
[02/18 17:57:46     29s]       legalizer: calls=2, total_wall_time=0.003s, mean_wall_time=1.378ms
[02/18 17:57:46     29s]       steiner router: calls=3585, total_wall_time=0.032s, mean_wall_time=0.009ms
[02/18 17:57:46     29s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[02/18 17:57:46     29s]       skew_group blif_clk_net/_default_constraint_mode_: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.059], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/18 17:57:46     29s]           min path sink: v10_reg/CK
[02/18 17:57:46     29s]           max path sink: v10_reg/CK
[02/18 17:57:46     29s]     Skew group summary after 'Reducing clock tree power 2':
[02/18 17:57:46     29s]       skew_group blif_clk_net/_default_constraint_mode_: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.059], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/18 17:57:46     29s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/18 17:57:46     29s]   Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:57:46     29s]   Stage::Reducing Power done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:57:46     29s]   Stage::Balancing...
[02/18 17:57:46     29s]   Approximately balancing fragments step...
[02/18 17:57:46     29s]     Clock DAG hash before 'Approximately balancing fragments step': 14821273811892896189 14113815084777253011
[02/18 17:57:46     29s]     CTS services accumulated run-time stats before 'Approximately balancing fragments step':
[02/18 17:57:46     29s]       delay calculator: calls=3583, total_wall_time=0.128s, mean_wall_time=0.036ms
[02/18 17:57:46     29s]       legalizer: calls=2, total_wall_time=0.003s, mean_wall_time=1.378ms
[02/18 17:57:46     29s]       steiner router: calls=3585, total_wall_time=0.032s, mean_wall_time=0.009ms
[02/18 17:57:46     29s]     Resolve constraints - Approximately balancing fragments...
[02/18 17:57:46     29s]     Resolving skew group constraints...
[02/18 17:57:46     29s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[02/18 17:57:46     29s]     Resolving skew group constraints done.
[02/18 17:57:46     29s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:57:46     29s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[02/18 17:57:46     29s]     Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
[02/18 17:57:46     29s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:57:46     29s]     Approximately balancing fragments...
[02/18 17:57:46     29s]       Moving gates to improve sub-tree skew...
[02/18 17:57:46     29s]         Clock DAG hash before 'Moving gates to improve sub-tree skew': 14821273811892896189 14113815084777253011
[02/18 17:57:46     29s]         CTS services accumulated run-time stats before 'Moving gates to improve sub-tree skew':
[02/18 17:57:46     29s]           delay calculator: calls=3599, total_wall_time=0.128s, mean_wall_time=0.036ms
[02/18 17:57:46     29s]           legalizer: calls=2, total_wall_time=0.003s, mean_wall_time=1.378ms
[02/18 17:57:46     29s]           steiner router: calls=3601, total_wall_time=0.032s, mean_wall_time=0.009ms
[02/18 17:57:46     29s]         Tried: 2 Succeeded: 0
[02/18 17:57:46     29s]         Topology Tried: 0 Succeeded: 0
[02/18 17:57:46     29s]         0 Succeeded with SS ratio
[02/18 17:57:46     29s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[02/18 17:57:46     29s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[02/18 17:57:46     29s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[02/18 17:57:46     29s]           cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/18 17:57:46     29s]           sink counts      : regular=6, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=6
[02/18 17:57:46     29s]           misc counts      : r=1, pp=0
[02/18 17:57:46     29s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/18 17:57:46     29s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/18 17:57:46     29s]           sink capacitance : total=0.004pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/18 17:57:46     29s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
[02/18 17:57:46     29s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=20.380um, total=20.380um
[02/18 17:57:46     29s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/18 17:57:46     29s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[02/18 17:57:46     29s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[02/18 17:57:46     29s]           Leaf : target=0.100ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[02/18 17:57:46     29s]         Clock DAG hash after 'Moving gates to improve sub-tree skew': 14821273811892896189 14113815084777253011
[02/18 17:57:46     29s]         CTS services accumulated run-time stats after 'Moving gates to improve sub-tree skew':
[02/18 17:57:46     29s]           delay calculator: calls=3599, total_wall_time=0.128s, mean_wall_time=0.036ms
[02/18 17:57:46     29s]           legalizer: calls=2, total_wall_time=0.003s, mean_wall_time=1.378ms
[02/18 17:57:46     29s]           steiner router: calls=3601, total_wall_time=0.032s, mean_wall_time=0.009ms
[02/18 17:57:46     29s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/18 17:57:46     29s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:57:46     29s]       Approximately balancing fragments bottom up...
[02/18 17:57:46     29s]         Clock DAG hash before 'Approximately balancing fragments bottom up': 14821273811892896189 14113815084777253011
[02/18 17:57:46     29s]         CTS services accumulated run-time stats before 'Approximately balancing fragments bottom up':
[02/18 17:57:46     29s]           delay calculator: calls=3599, total_wall_time=0.128s, mean_wall_time=0.036ms
[02/18 17:57:46     29s]           legalizer: calls=2, total_wall_time=0.003s, mean_wall_time=1.378ms
[02/18 17:57:46     29s]           steiner router: calls=3601, total_wall_time=0.032s, mean_wall_time=0.009ms
[02/18 17:57:46     29s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[02/18 17:57:46     29s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[02/18 17:57:46     29s]           cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/18 17:57:46     29s]           sink counts      : regular=6, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=6
[02/18 17:57:46     29s]           misc counts      : r=1, pp=0
[02/18 17:57:46     29s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/18 17:57:46     29s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/18 17:57:46     29s]           sink capacitance : total=0.004pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/18 17:57:46     29s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
[02/18 17:57:46     29s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=20.380um, total=20.380um
[02/18 17:57:46     29s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/18 17:57:46     29s]         Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[02/18 17:57:46     29s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[02/18 17:57:46     29s]           Leaf : target=0.100ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[02/18 17:57:46     29s]         Clock DAG hash after 'Approximately balancing fragments bottom up': 14821273811892896189 14113815084777253011
[02/18 17:57:46     29s]         CTS services accumulated run-time stats after 'Approximately balancing fragments bottom up':
[02/18 17:57:46     29s]           delay calculator: calls=3599, total_wall_time=0.128s, mean_wall_time=0.036ms
[02/18 17:57:46     29s]           legalizer: calls=2, total_wall_time=0.003s, mean_wall_time=1.378ms
[02/18 17:57:46     29s]           steiner router: calls=3601, total_wall_time=0.032s, mean_wall_time=0.009ms
[02/18 17:57:46     29s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/18 17:57:46     29s]       Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:57:46     29s]       Approximately balancing fragments, wire and cell delays...
[02/18 17:57:46     29s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[02/18 17:57:46     29s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[02/18 17:57:46     29s]           cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/18 17:57:46     29s]           sink counts      : regular=6, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=6
[02/18 17:57:46     29s]           misc counts      : r=1, pp=0
[02/18 17:57:46     29s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/18 17:57:46     29s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/18 17:57:46     29s]           sink capacitance : total=0.004pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/18 17:57:46     29s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
[02/18 17:57:46     29s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=20.380um, total=20.380um
[02/18 17:57:46     29s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/18 17:57:46     29s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[02/18 17:57:46     29s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[02/18 17:57:46     29s]           Leaf : target=0.100ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[02/18 17:57:46     29s]         Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 1: 14821273811892896189 14113815084777253011
[02/18 17:57:46     29s]         CTS services accumulated run-time stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[02/18 17:57:46     29s]           delay calculator: calls=3600, total_wall_time=0.128s, mean_wall_time=0.036ms
[02/18 17:57:46     29s]           legalizer: calls=2, total_wall_time=0.003s, mean_wall_time=1.378ms
[02/18 17:57:46     29s]           steiner router: calls=3602, total_wall_time=0.032s, mean_wall_time=0.009ms
[02/18 17:57:46     29s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[02/18 17:57:46     29s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:57:46     29s]     Approximately balancing fragments done.
[02/18 17:57:46     29s]     Clock DAG stats after 'Approximately balancing fragments step':
[02/18 17:57:46     29s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/18 17:57:46     29s]       sink counts      : regular=6, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=6
[02/18 17:57:46     29s]       misc counts      : r=1, pp=0
[02/18 17:57:46     29s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/18 17:57:46     29s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/18 17:57:46     29s]       sink capacitance : total=0.004pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/18 17:57:46     29s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
[02/18 17:57:46     29s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=20.380um, total=20.380um
[02/18 17:57:46     29s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/18 17:57:46     29s]     Clock DAG net violations after 'Approximately balancing fragments step': none
[02/18 17:57:46     29s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[02/18 17:57:46     29s]       Leaf : target=0.100ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[02/18 17:57:46     29s]     Clock DAG hash after 'Approximately balancing fragments step': 14821273811892896189 14113815084777253011
[02/18 17:57:46     29s]     CTS services accumulated run-time stats after 'Approximately balancing fragments step':
[02/18 17:57:46     29s]       delay calculator: calls=3600, total_wall_time=0.128s, mean_wall_time=0.036ms
[02/18 17:57:46     29s]       legalizer: calls=2, total_wall_time=0.003s, mean_wall_time=1.378ms
[02/18 17:57:46     29s]       steiner router: calls=3602, total_wall_time=0.032s, mean_wall_time=0.009ms
[02/18 17:57:46     29s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/18 17:57:46     29s]   Approximately balancing fragments step done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:57:46     29s]   Clock DAG stats after Approximately balancing fragments:
[02/18 17:57:46     29s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/18 17:57:46     29s]     sink counts      : regular=6, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=6
[02/18 17:57:46     29s]     misc counts      : r=1, pp=0
[02/18 17:57:46     29s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/18 17:57:46     29s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/18 17:57:46     29s]     sink capacitance : total=0.004pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/18 17:57:46     29s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
[02/18 17:57:46     29s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=20.380um, total=20.380um
[02/18 17:57:46     29s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/18 17:57:46     29s]   Clock DAG net violations after Approximately balancing fragments: none
[02/18 17:57:46     29s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[02/18 17:57:46     29s]     Leaf : target=0.100ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[02/18 17:57:46     29s]   Clock DAG hash after Approximately balancing fragments: 14821273811892896189 14113815084777253011
[02/18 17:57:46     29s]   CTS services accumulated run-time stats after Approximately balancing fragments:
[02/18 17:57:46     29s]     delay calculator: calls=3600, total_wall_time=0.128s, mean_wall_time=0.036ms
[02/18 17:57:46     29s]     legalizer: calls=2, total_wall_time=0.003s, mean_wall_time=1.378ms
[02/18 17:57:46     29s]     steiner router: calls=3602, total_wall_time=0.032s, mean_wall_time=0.009ms
[02/18 17:57:46     29s]   Primary reporting skew groups after Approximately balancing fragments:
[02/18 17:57:46     29s]     skew_group blif_clk_net/_default_constraint_mode_: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.059]
[02/18 17:57:46     29s]         min path sink: v10_reg/CK
[02/18 17:57:46     29s]         max path sink: v10_reg/CK
[02/18 17:57:46     29s]   Skew group summary after Approximately balancing fragments:
[02/18 17:57:46     29s]     skew_group blif_clk_net/_default_constraint_mode_: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.059]
[02/18 17:57:46     29s]   Improving fragments clock skew...
[02/18 17:57:46     29s]     Clock DAG hash before 'Improving fragments clock skew': 14821273811892896189 14113815084777253011
[02/18 17:57:46     29s]     CTS services accumulated run-time stats before 'Improving fragments clock skew':
[02/18 17:57:46     29s]       delay calculator: calls=3600, total_wall_time=0.128s, mean_wall_time=0.036ms
[02/18 17:57:46     29s]       legalizer: calls=2, total_wall_time=0.003s, mean_wall_time=1.378ms
[02/18 17:57:46     29s]       steiner router: calls=3602, total_wall_time=0.032s, mean_wall_time=0.009ms
[02/18 17:57:46     29s]     Clock DAG stats after 'Improving fragments clock skew':
[02/18 17:57:46     29s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/18 17:57:46     29s]       sink counts      : regular=6, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=6
[02/18 17:57:46     29s]       misc counts      : r=1, pp=0
[02/18 17:57:46     29s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/18 17:57:46     29s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/18 17:57:46     29s]       sink capacitance : total=0.004pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/18 17:57:46     29s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
[02/18 17:57:46     29s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=20.380um, total=20.380um
[02/18 17:57:46     29s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/18 17:57:46     29s]     Clock DAG net violations after 'Improving fragments clock skew': none
[02/18 17:57:46     29s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[02/18 17:57:46     29s]       Leaf : target=0.100ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[02/18 17:57:46     29s]     Clock DAG hash after 'Improving fragments clock skew': 14821273811892896189 14113815084777253011
[02/18 17:57:46     29s]     CTS services accumulated run-time stats after 'Improving fragments clock skew':
[02/18 17:57:46     29s]       delay calculator: calls=3600, total_wall_time=0.128s, mean_wall_time=0.036ms
[02/18 17:57:46     29s]       legalizer: calls=2, total_wall_time=0.003s, mean_wall_time=1.378ms
[02/18 17:57:46     29s]       steiner router: calls=3602, total_wall_time=0.032s, mean_wall_time=0.009ms
[02/18 17:57:46     29s]     Primary reporting skew groups after 'Improving fragments clock skew':
[02/18 17:57:46     29s]       skew_group blif_clk_net/_default_constraint_mode_: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.059]
[02/18 17:57:46     29s]           min path sink: v10_reg/CK
[02/18 17:57:46     29s]           max path sink: v10_reg/CK
[02/18 17:57:46     29s]     Skew group summary after 'Improving fragments clock skew':
[02/18 17:57:46     29s]       skew_group blif_clk_net/_default_constraint_mode_: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.059]
[02/18 17:57:46     29s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/18 17:57:46     29s]   Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:57:46     29s]   Approximately balancing step...
[02/18 17:57:46     29s]     Clock DAG hash before 'Approximately balancing step': 14821273811892896189 14113815084777253011
[02/18 17:57:46     29s]     CTS services accumulated run-time stats before 'Approximately balancing step':
[02/18 17:57:46     29s]       delay calculator: calls=3600, total_wall_time=0.128s, mean_wall_time=0.036ms
[02/18 17:57:46     29s]       legalizer: calls=2, total_wall_time=0.003s, mean_wall_time=1.378ms
[02/18 17:57:46     29s]       steiner router: calls=3602, total_wall_time=0.032s, mean_wall_time=0.009ms
[02/18 17:57:46     29s]     Resolve constraints - Approximately balancing...
[02/18 17:57:46     29s]     Resolving skew group constraints...
[02/18 17:57:46     29s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[02/18 17:57:46     29s]     Resolving skew group constraints done.
[02/18 17:57:46     29s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:57:46     29s]     Approximately balancing...
[02/18 17:57:46     29s]       Approximately balancing, wire and cell delays...
[02/18 17:57:46     29s]       Approximately balancing, wire and cell delays, iteration 1...
[02/18 17:57:46     29s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[02/18 17:57:46     29s]           cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/18 17:57:46     29s]           sink counts      : regular=6, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=6
[02/18 17:57:46     29s]           misc counts      : r=1, pp=0
[02/18 17:57:46     29s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/18 17:57:46     29s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/18 17:57:46     29s]           sink capacitance : total=0.004pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/18 17:57:46     29s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
[02/18 17:57:46     29s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=20.380um, total=20.380um
[02/18 17:57:46     29s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/18 17:57:46     29s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[02/18 17:57:46     29s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[02/18 17:57:46     29s]           Leaf : target=0.100ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[02/18 17:57:46     29s]         Clock DAG hash after Approximately balancing, wire and cell delays, iteration 1: 14821273811892896189 14113815084777253011
[02/18 17:57:46     29s]         CTS services accumulated run-time stats after Approximately balancing, wire and cell delays, iteration 1:
[02/18 17:57:46     29s]           delay calculator: calls=3600, total_wall_time=0.128s, mean_wall_time=0.036ms
[02/18 17:57:46     29s]           legalizer: calls=2, total_wall_time=0.003s, mean_wall_time=1.378ms
[02/18 17:57:46     29s]           steiner router: calls=3602, total_wall_time=0.032s, mean_wall_time=0.009ms
[02/18 17:57:46     29s]       Approximately balancing, wire and cell delays, iteration 1 done.
[02/18 17:57:46     29s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:57:46     29s]     Approximately balancing done.
[02/18 17:57:46     29s]     Clock DAG stats after 'Approximately balancing step':
[02/18 17:57:46     29s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/18 17:57:46     29s]       sink counts      : regular=6, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=6
[02/18 17:57:46     29s]       misc counts      : r=1, pp=0
[02/18 17:57:46     29s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/18 17:57:46     29s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/18 17:57:46     29s]       sink capacitance : total=0.004pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/18 17:57:46     29s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
[02/18 17:57:46     29s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=20.380um, total=20.380um
[02/18 17:57:46     29s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/18 17:57:46     29s]     Clock DAG net violations after 'Approximately balancing step': none
[02/18 17:57:46     29s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[02/18 17:57:46     29s]       Leaf : target=0.100ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[02/18 17:57:46     29s]     Clock DAG hash after 'Approximately balancing step': 14821273811892896189 14113815084777253011
[02/18 17:57:46     29s]     CTS services accumulated run-time stats after 'Approximately balancing step':
[02/18 17:57:46     29s]       delay calculator: calls=3600, total_wall_time=0.128s, mean_wall_time=0.036ms
[02/18 17:57:46     29s]       legalizer: calls=2, total_wall_time=0.003s, mean_wall_time=1.378ms
[02/18 17:57:46     29s]       steiner router: calls=3602, total_wall_time=0.032s, mean_wall_time=0.009ms
[02/18 17:57:46     29s]     Primary reporting skew groups after 'Approximately balancing step':
[02/18 17:57:46     29s]       skew_group blif_clk_net/_default_constraint_mode_: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.059]
[02/18 17:57:46     29s]           min path sink: v10_reg/CK
[02/18 17:57:46     29s]           max path sink: v10_reg/CK
[02/18 17:57:46     29s]     Skew group summary after 'Approximately balancing step':
[02/18 17:57:46     29s]       skew_group blif_clk_net/_default_constraint_mode_: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.059]
[02/18 17:57:46     29s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/18 17:57:46     29s]   Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:57:46     29s]   Fixing clock tree overload...
[02/18 17:57:46     29s]     Clock DAG hash before 'Fixing clock tree overload': 14821273811892896189 14113815084777253011
[02/18 17:57:46     29s]     CTS services accumulated run-time stats before 'Fixing clock tree overload':
[02/18 17:57:46     29s]       delay calculator: calls=3600, total_wall_time=0.128s, mean_wall_time=0.036ms
[02/18 17:57:46     29s]       legalizer: calls=2, total_wall_time=0.003s, mean_wall_time=1.378ms
[02/18 17:57:46     29s]       steiner router: calls=3602, total_wall_time=0.032s, mean_wall_time=0.009ms
[02/18 17:57:46     29s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[02/18 17:57:46     29s]     Clock DAG stats after 'Fixing clock tree overload':
[02/18 17:57:46     29s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/18 17:57:46     29s]       sink counts      : regular=6, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=6
[02/18 17:57:46     29s]       misc counts      : r=1, pp=0
[02/18 17:57:46     29s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/18 17:57:46     29s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/18 17:57:46     29s]       sink capacitance : total=0.004pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/18 17:57:46     29s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
[02/18 17:57:46     29s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=20.380um, total=20.380um
[02/18 17:57:46     29s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/18 17:57:46     29s]     Clock DAG net violations after 'Fixing clock tree overload': none
[02/18 17:57:46     29s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[02/18 17:57:46     29s]       Leaf : target=0.100ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[02/18 17:57:46     29s]     Clock DAG hash after 'Fixing clock tree overload': 14821273811892896189 14113815084777253011
[02/18 17:57:46     29s]     CTS services accumulated run-time stats after 'Fixing clock tree overload':
[02/18 17:57:46     29s]       delay calculator: calls=3600, total_wall_time=0.128s, mean_wall_time=0.036ms
[02/18 17:57:46     29s]       legalizer: calls=2, total_wall_time=0.003s, mean_wall_time=1.378ms
[02/18 17:57:46     29s]       steiner router: calls=3602, total_wall_time=0.032s, mean_wall_time=0.009ms
[02/18 17:57:46     29s]     Primary reporting skew groups after 'Fixing clock tree overload':
[02/18 17:57:46     29s]       skew_group blif_clk_net/_default_constraint_mode_: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.059]
[02/18 17:57:46     29s]           min path sink: v10_reg/CK
[02/18 17:57:46     29s]           max path sink: v10_reg/CK
[02/18 17:57:46     29s]     Skew group summary after 'Fixing clock tree overload':
[02/18 17:57:46     29s]       skew_group blif_clk_net/_default_constraint_mode_: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.059]
[02/18 17:57:46     29s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/18 17:57:46     29s]   Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:57:46     29s]   Approximately balancing paths...
[02/18 17:57:46     29s]     Clock DAG hash before 'Approximately balancing paths': 14821273811892896189 14113815084777253011
[02/18 17:57:46     29s]     CTS services accumulated run-time stats before 'Approximately balancing paths':
[02/18 17:57:46     29s]       delay calculator: calls=3600, total_wall_time=0.128s, mean_wall_time=0.036ms
[02/18 17:57:46     29s]       legalizer: calls=2, total_wall_time=0.003s, mean_wall_time=1.378ms
[02/18 17:57:46     29s]       steiner router: calls=3602, total_wall_time=0.032s, mean_wall_time=0.009ms
[02/18 17:57:46     29s]     Added 0 buffers.
[02/18 17:57:46     29s]     Clock DAG stats after 'Approximately balancing paths':
[02/18 17:57:46     29s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/18 17:57:46     29s]       sink counts      : regular=6, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=6
[02/18 17:57:46     29s]       misc counts      : r=1, pp=0
[02/18 17:57:46     29s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/18 17:57:46     29s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/18 17:57:46     29s]       sink capacitance : total=0.004pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/18 17:57:46     29s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
[02/18 17:57:46     29s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=20.380um, total=20.380um
[02/18 17:57:46     29s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/18 17:57:46     29s]     Clock DAG net violations after 'Approximately balancing paths': none
[02/18 17:57:46     29s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[02/18 17:57:46     29s]       Leaf : target=0.100ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[02/18 17:57:46     29s]     Clock DAG hash after 'Approximately balancing paths': 14821273811892896189 14113815084777253011
[02/18 17:57:46     29s]     CTS services accumulated run-time stats after 'Approximately balancing paths':
[02/18 17:57:46     29s]       delay calculator: calls=3600, total_wall_time=0.128s, mean_wall_time=0.036ms
[02/18 17:57:46     29s]       legalizer: calls=2, total_wall_time=0.003s, mean_wall_time=1.378ms
[02/18 17:57:46     29s]       steiner router: calls=3602, total_wall_time=0.032s, mean_wall_time=0.009ms
[02/18 17:57:46     29s]     Primary reporting skew groups after 'Approximately balancing paths':
[02/18 17:57:46     29s]       skew_group blif_clk_net/_default_constraint_mode_: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.059], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/18 17:57:46     29s]           min path sink: v10_reg/CK
[02/18 17:57:46     29s]           max path sink: v10_reg/CK
[02/18 17:57:46     29s]     Skew group summary after 'Approximately balancing paths':
[02/18 17:57:46     29s]       skew_group blif_clk_net/_default_constraint_mode_: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.059], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/18 17:57:46     29s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/18 17:57:46     29s]   Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:57:46     29s]   Stage::Balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:57:46     29s]   Stage::Polishing...
[02/18 17:57:46     29s]   Clock tree timing engine global stage delay update for _default_delay_corner_:both.late...
[02/18 17:57:46     29s]   Clock tree timing engine global stage delay update for _default_delay_corner_:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:57:46     29s]   Clock DAG stats before polishing:
[02/18 17:57:46     29s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/18 17:57:46     29s]     sink counts      : regular=6, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=6
[02/18 17:57:46     29s]     misc counts      : r=1, pp=0
[02/18 17:57:46     29s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/18 17:57:46     29s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/18 17:57:46     29s]     sink capacitance : total=0.004pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/18 17:57:46     29s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
[02/18 17:57:46     29s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=20.380um, total=20.380um
[02/18 17:57:46     29s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/18 17:57:46     29s]   Clock DAG net violations before polishing: none
[02/18 17:57:46     29s]   Clock DAG primary half-corner transition distribution before polishing:
[02/18 17:57:46     29s]     Leaf : target=0.100ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[02/18 17:57:46     29s]   Clock DAG hash before polishing: 14821273811892896189 14113815084777253011
[02/18 17:57:46     29s]   CTS services accumulated run-time stats before polishing:
[02/18 17:57:46     29s]     delay calculator: calls=3601, total_wall_time=0.128s, mean_wall_time=0.036ms
[02/18 17:57:46     29s]     legalizer: calls=2, total_wall_time=0.003s, mean_wall_time=1.378ms
[02/18 17:57:46     29s]     steiner router: calls=3603, total_wall_time=0.032s, mean_wall_time=0.009ms
[02/18 17:57:46     29s]   Primary reporting skew groups before polishing:
[02/18 17:57:46     29s]     skew_group blif_clk_net/_default_constraint_mode_: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.059]
[02/18 17:57:46     29s]         min path sink: v10_reg/CK
[02/18 17:57:46     29s]         max path sink: v10_reg/CK
[02/18 17:57:46     29s]   Skew group summary before polishing:
[02/18 17:57:46     29s]     skew_group blif_clk_net/_default_constraint_mode_: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.059]
[02/18 17:57:46     29s]   Merging balancing drivers for power...
[02/18 17:57:46     29s]     Clock DAG hash before 'Merging balancing drivers for power': 14821273811892896189 14113815084777253011
[02/18 17:57:46     29s]     CTS services accumulated run-time stats before 'Merging balancing drivers for power':
[02/18 17:57:46     29s]       delay calculator: calls=3601, total_wall_time=0.128s, mean_wall_time=0.036ms
[02/18 17:57:46     29s]       legalizer: calls=2, total_wall_time=0.003s, mean_wall_time=1.378ms
[02/18 17:57:46     29s]       steiner router: calls=3603, total_wall_time=0.032s, mean_wall_time=0.009ms
[02/18 17:57:46     29s]     Tried: 2 Succeeded: 0
[02/18 17:57:46     29s]     Clock DAG stats after 'Merging balancing drivers for power':
[02/18 17:57:46     29s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/18 17:57:46     29s]       sink counts      : regular=6, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=6
[02/18 17:57:46     29s]       misc counts      : r=1, pp=0
[02/18 17:57:46     29s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/18 17:57:46     29s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/18 17:57:46     29s]       sink capacitance : total=0.004pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/18 17:57:46     29s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
[02/18 17:57:46     29s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=20.380um, total=20.380um
[02/18 17:57:46     29s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/18 17:57:46     29s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[02/18 17:57:46     29s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[02/18 17:57:46     29s]       Leaf : target=0.100ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[02/18 17:57:46     29s]     Clock DAG hash after 'Merging balancing drivers for power': 14821273811892896189 14113815084777253011
[02/18 17:57:46     29s]     CTS services accumulated run-time stats after 'Merging balancing drivers for power':
[02/18 17:57:46     29s]       delay calculator: calls=3601, total_wall_time=0.128s, mean_wall_time=0.036ms
[02/18 17:57:46     29s]       legalizer: calls=2, total_wall_time=0.003s, mean_wall_time=1.378ms
[02/18 17:57:46     29s]       steiner router: calls=3603, total_wall_time=0.032s, mean_wall_time=0.009ms
[02/18 17:57:46     29s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[02/18 17:57:46     29s]       skew_group blif_clk_net/_default_constraint_mode_: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.059]
[02/18 17:57:46     29s]           min path sink: v10_reg/CK
[02/18 17:57:46     29s]           max path sink: v10_reg/CK
[02/18 17:57:46     29s]     Skew group summary after 'Merging balancing drivers for power':
[02/18 17:57:46     29s]       skew_group blif_clk_net/_default_constraint_mode_: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.059]
[02/18 17:57:46     29s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/18 17:57:46     29s]   Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:57:46     29s]   Improving clock skew...
[02/18 17:57:46     29s]     Clock DAG hash before 'Improving clock skew': 14821273811892896189 14113815084777253011
[02/18 17:57:46     29s]     CTS services accumulated run-time stats before 'Improving clock skew':
[02/18 17:57:46     29s]       delay calculator: calls=3601, total_wall_time=0.128s, mean_wall_time=0.036ms
[02/18 17:57:46     29s]       legalizer: calls=2, total_wall_time=0.003s, mean_wall_time=1.378ms
[02/18 17:57:46     29s]       steiner router: calls=3603, total_wall_time=0.032s, mean_wall_time=0.009ms
[02/18 17:57:46     29s]     Clock DAG stats after 'Improving clock skew':
[02/18 17:57:46     29s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/18 17:57:46     29s]       sink counts      : regular=6, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=6
[02/18 17:57:46     29s]       misc counts      : r=1, pp=0
[02/18 17:57:46     29s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/18 17:57:46     29s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/18 17:57:46     29s]       sink capacitance : total=0.004pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/18 17:57:46     29s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
[02/18 17:57:46     29s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=20.380um, total=20.380um
[02/18 17:57:46     29s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/18 17:57:46     29s]     Clock DAG net violations after 'Improving clock skew': none
[02/18 17:57:46     29s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[02/18 17:57:46     29s]       Leaf : target=0.100ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[02/18 17:57:46     29s]     Clock DAG hash after 'Improving clock skew': 14821273811892896189 14113815084777253011
[02/18 17:57:46     29s]     CTS services accumulated run-time stats after 'Improving clock skew':
[02/18 17:57:46     29s]       delay calculator: calls=3601, total_wall_time=0.128s, mean_wall_time=0.036ms
[02/18 17:57:46     29s]       legalizer: calls=2, total_wall_time=0.003s, mean_wall_time=1.378ms
[02/18 17:57:46     29s]       steiner router: calls=3603, total_wall_time=0.032s, mean_wall_time=0.009ms
[02/18 17:57:46     29s]     Primary reporting skew groups after 'Improving clock skew':
[02/18 17:57:46     29s]       skew_group blif_clk_net/_default_constraint_mode_: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.059], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/18 17:57:46     29s]           min path sink: v10_reg/CK
[02/18 17:57:46     29s]           max path sink: v10_reg/CK
[02/18 17:57:46     29s]     Skew group summary after 'Improving clock skew':
[02/18 17:57:46     29s]       skew_group blif_clk_net/_default_constraint_mode_: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.059], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/18 17:57:46     29s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/18 17:57:46     29s]   Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:57:46     29s]   Moving gates to reduce wire capacitance...
[02/18 17:57:46     29s]     Clock DAG hash before 'Moving gates to reduce wire capacitance': 14821273811892896189 14113815084777253011
[02/18 17:57:46     29s]     CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance':
[02/18 17:57:46     29s]       delay calculator: calls=3601, total_wall_time=0.128s, mean_wall_time=0.036ms
[02/18 17:57:46     29s]       legalizer: calls=2, total_wall_time=0.003s, mean_wall_time=1.378ms
[02/18 17:57:46     29s]       steiner router: calls=3603, total_wall_time=0.032s, mean_wall_time=0.009ms
[02/18 17:57:46     29s]     Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
[02/18 17:57:46     29s]     Iteration 1...
[02/18 17:57:46     29s]       Artificially removing short and long paths...
[02/18 17:57:46     29s]         Clock DAG hash before 'Artificially removing short and long paths': 14821273811892896189 14113815084777253011
[02/18 17:57:46     29s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[02/18 17:57:46     29s]           delay calculator: calls=3601, total_wall_time=0.128s, mean_wall_time=0.036ms
[02/18 17:57:46     29s]           legalizer: calls=2, total_wall_time=0.003s, mean_wall_time=1.378ms
[02/18 17:57:46     29s]           steiner router: calls=3603, total_wall_time=0.032s, mean_wall_time=0.009ms
[02/18 17:57:46     29s]         For skew_group blif_clk_net/_default_constraint_mode_ target band (0.000, 0.000)
[02/18 17:57:46     29s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/18 17:57:46     29s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:57:46     29s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
[02/18 17:57:46     29s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction': 14821273811892896189 14113815084777253011
[02/18 17:57:46     29s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction':
[02/18 17:57:46     29s]           delay calculator: calls=3601, total_wall_time=0.128s, mean_wall_time=0.036ms
[02/18 17:57:46     29s]           legalizer: calls=2, total_wall_time=0.003s, mean_wall_time=1.378ms
[02/18 17:57:46     29s]           steiner router: calls=3603, total_wall_time=0.032s, mean_wall_time=0.009ms
[02/18 17:57:46     29s]         Legalizer releasing space for clock trees
[02/18 17:57:46     29s]         Legalizing clock trees...
[02/18 17:57:46     29s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:57:46     29s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/18 17:57:46     29s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:57:46     29s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates...
[02/18 17:57:46     29s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates': 14821273811892896189 14113815084777253011
[02/18 17:57:46     29s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates':
[02/18 17:57:46     29s]           delay calculator: calls=3601, total_wall_time=0.128s, mean_wall_time=0.036ms
[02/18 17:57:46     29s]           legalizer: calls=2, total_wall_time=0.003s, mean_wall_time=1.378ms
[02/18 17:57:46     29s]           steiner router: calls=3603, total_wall_time=0.032s, mean_wall_time=0.009ms
[02/18 17:57:46     29s]         Moving gates: 
[02/18 17:57:46     29s]         Legalizer releasing space for clock trees
[02/18 17:57:46     29s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[02/18 17:57:46     29s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:57:46     29s]         100% 
[02/18 17:57:46     29s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/18 17:57:46     29s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:57:46     29s]     Iteration 1 done.
[02/18 17:57:46     29s]     Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
[02/18 17:57:46     29s]     Clock DAG stats after 'Moving gates to reduce wire capacitance':
[02/18 17:57:46     29s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/18 17:57:46     29s]       sink counts      : regular=6, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=6
[02/18 17:57:46     29s]       misc counts      : r=1, pp=0
[02/18 17:57:46     29s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/18 17:57:46     29s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/18 17:57:46     29s]       sink capacitance : total=0.004pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/18 17:57:46     29s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
[02/18 17:57:46     29s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=20.380um, total=20.380um
[02/18 17:57:46     29s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/18 17:57:46     29s]     Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
[02/18 17:57:46     29s]     Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
[02/18 17:57:46     29s]       Leaf : target=0.100ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[02/18 17:57:46     29s]     Clock DAG hash after 'Moving gates to reduce wire capacitance': 14821273811892896189 14113815084777253011
[02/18 17:57:46     29s]     CTS services accumulated run-time stats after 'Moving gates to reduce wire capacitance':
[02/18 17:57:46     29s]       delay calculator: calls=3601, total_wall_time=0.128s, mean_wall_time=0.036ms
[02/18 17:57:46     29s]       legalizer: calls=2, total_wall_time=0.003s, mean_wall_time=1.378ms
[02/18 17:57:46     29s]       steiner router: calls=3603, total_wall_time=0.032s, mean_wall_time=0.009ms
[02/18 17:57:46     29s]     Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
[02/18 17:57:46     29s]       skew_group blif_clk_net/_default_constraint_mode_: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.059], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/18 17:57:46     29s]           min path sink: v10_reg/CK
[02/18 17:57:46     29s]           max path sink: v10_reg/CK
[02/18 17:57:46     29s]     Skew group summary after 'Moving gates to reduce wire capacitance':
[02/18 17:57:46     29s]       skew_group blif_clk_net/_default_constraint_mode_: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.059], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/18 17:57:46     29s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/18 17:57:46     29s]   Moving gates to reduce wire capacitance done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:57:46     29s]   Reducing clock tree power 3...
[02/18 17:57:46     29s]     Clock DAG hash before 'Reducing clock tree power 3': 14821273811892896189 14113815084777253011
[02/18 17:57:46     29s]     CTS services accumulated run-time stats before 'Reducing clock tree power 3':
[02/18 17:57:46     29s]       delay calculator: calls=3601, total_wall_time=0.128s, mean_wall_time=0.036ms
[02/18 17:57:46     29s]       legalizer: calls=2, total_wall_time=0.003s, mean_wall_time=1.378ms
[02/18 17:57:46     29s]       steiner router: calls=3603, total_wall_time=0.032s, mean_wall_time=0.009ms
[02/18 17:57:46     29s]     Artificially removing short and long paths...
[02/18 17:57:46     29s]       Clock DAG hash before 'Artificially removing short and long paths': 14821273811892896189 14113815084777253011
[02/18 17:57:46     29s]       CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[02/18 17:57:46     29s]         delay calculator: calls=3601, total_wall_time=0.128s, mean_wall_time=0.036ms
[02/18 17:57:46     29s]         legalizer: calls=2, total_wall_time=0.003s, mean_wall_time=1.378ms
[02/18 17:57:46     29s]         steiner router: calls=3603, total_wall_time=0.032s, mean_wall_time=0.009ms
[02/18 17:57:46     29s]       For skew_group blif_clk_net/_default_constraint_mode_ target band (0.000, 0.000)
[02/18 17:57:46     29s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/18 17:57:46     29s]     Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:57:46     29s]     Initial gate capacitance is (rise=0.004pF fall=0.004pF).
[02/18 17:57:46     29s]     Resizing gates: 
[02/18 17:57:46     29s]     Legalizer releasing space for clock trees
[02/18 17:57:46     29s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[02/18 17:57:46     29s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:57:46     29s]     100% 
[02/18 17:57:46     29s]     Clock DAG stats after 'Reducing clock tree power 3':
[02/18 17:57:46     29s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/18 17:57:46     29s]       sink counts      : regular=6, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=6
[02/18 17:57:46     29s]       misc counts      : r=1, pp=0
[02/18 17:57:46     29s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/18 17:57:46     29s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/18 17:57:46     29s]       sink capacitance : total=0.004pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/18 17:57:46     29s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
[02/18 17:57:46     29s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=20.380um, total=20.380um
[02/18 17:57:46     29s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/18 17:57:46     29s]     Clock DAG net violations after 'Reducing clock tree power 3': none
[02/18 17:57:46     29s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[02/18 17:57:46     29s]       Leaf : target=0.100ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[02/18 17:57:46     29s]     Clock DAG hash after 'Reducing clock tree power 3': 14821273811892896189 14113815084777253011
[02/18 17:57:46     29s]     CTS services accumulated run-time stats after 'Reducing clock tree power 3':
[02/18 17:57:46     29s]       delay calculator: calls=3601, total_wall_time=0.128s, mean_wall_time=0.036ms
[02/18 17:57:46     29s]       legalizer: calls=2, total_wall_time=0.003s, mean_wall_time=1.378ms
[02/18 17:57:46     29s]       steiner router: calls=3603, total_wall_time=0.032s, mean_wall_time=0.009ms
[02/18 17:57:46     29s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[02/18 17:57:46     29s]       skew_group blif_clk_net/_default_constraint_mode_: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.059], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/18 17:57:46     29s]           min path sink: v10_reg/CK
[02/18 17:57:46     29s]           max path sink: v10_reg/CK
[02/18 17:57:46     29s]     Skew group summary after 'Reducing clock tree power 3':
[02/18 17:57:46     29s]       skew_group blif_clk_net/_default_constraint_mode_: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.059], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/18 17:57:46     29s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/18 17:57:46     29s]   Reducing clock tree power 3 done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:57:46     29s]   Improving insertion delay...
[02/18 17:57:46     29s]     Clock DAG hash before 'Improving insertion delay': 14821273811892896189 14113815084777253011
[02/18 17:57:46     29s]     CTS services accumulated run-time stats before 'Improving insertion delay':
[02/18 17:57:46     29s]       delay calculator: calls=3601, total_wall_time=0.128s, mean_wall_time=0.036ms
[02/18 17:57:46     29s]       legalizer: calls=2, total_wall_time=0.003s, mean_wall_time=1.378ms
[02/18 17:57:46     29s]       steiner router: calls=3603, total_wall_time=0.032s, mean_wall_time=0.009ms
[02/18 17:57:46     29s]     Clock DAG stats after 'Improving insertion delay':
[02/18 17:57:46     29s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/18 17:57:46     29s]       sink counts      : regular=6, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=6
[02/18 17:57:46     29s]       misc counts      : r=1, pp=0
[02/18 17:57:46     29s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/18 17:57:46     29s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/18 17:57:46     29s]       sink capacitance : total=0.004pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/18 17:57:46     29s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
[02/18 17:57:46     29s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=20.380um, total=20.380um
[02/18 17:57:46     29s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/18 17:57:46     29s]     Clock DAG net violations after 'Improving insertion delay': none
[02/18 17:57:46     29s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[02/18 17:57:46     29s]       Leaf : target=0.100ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[02/18 17:57:46     29s]     Clock DAG hash after 'Improving insertion delay': 14821273811892896189 14113815084777253011
[02/18 17:57:46     29s]     CTS services accumulated run-time stats after 'Improving insertion delay':
[02/18 17:57:46     29s]       delay calculator: calls=3601, total_wall_time=0.128s, mean_wall_time=0.036ms
[02/18 17:57:46     29s]       legalizer: calls=2, total_wall_time=0.003s, mean_wall_time=1.378ms
[02/18 17:57:46     29s]       steiner router: calls=3603, total_wall_time=0.032s, mean_wall_time=0.009ms
[02/18 17:57:46     29s]     Primary reporting skew groups after 'Improving insertion delay':
[02/18 17:57:46     29s]       skew_group blif_clk_net/_default_constraint_mode_: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.059], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/18 17:57:46     29s]           min path sink: v10_reg/CK
[02/18 17:57:46     29s]           max path sink: v10_reg/CK
[02/18 17:57:46     29s]     Skew group summary after 'Improving insertion delay':
[02/18 17:57:46     29s]       skew_group blif_clk_net/_default_constraint_mode_: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.059], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/18 17:57:46     29s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/18 17:57:46     29s]   Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:57:46     29s]   Wire Opt OverFix...
[02/18 17:57:46     29s]     Clock DAG hash before 'Wire Opt OverFix': 14821273811892896189 14113815084777253011
[02/18 17:57:46     29s]     CTS services accumulated run-time stats before 'Wire Opt OverFix':
[02/18 17:57:46     29s]       delay calculator: calls=3601, total_wall_time=0.128s, mean_wall_time=0.036ms
[02/18 17:57:46     29s]       legalizer: calls=2, total_wall_time=0.003s, mean_wall_time=1.378ms
[02/18 17:57:46     29s]       steiner router: calls=3603, total_wall_time=0.032s, mean_wall_time=0.009ms
[02/18 17:57:46     29s]     Wire Reduction extra effort...
[02/18 17:57:46     29s]       Clock DAG hash before 'Wire Reduction extra effort': 14821273811892896189 14113815084777253011
[02/18 17:57:46     29s]       CTS services accumulated run-time stats before 'Wire Reduction extra effort':
[02/18 17:57:46     29s]         delay calculator: calls=3601, total_wall_time=0.128s, mean_wall_time=0.036ms
[02/18 17:57:46     29s]         legalizer: calls=2, total_wall_time=0.003s, mean_wall_time=1.378ms
[02/18 17:57:46     29s]         steiner router: calls=3603, total_wall_time=0.032s, mean_wall_time=0.009ms
[02/18 17:57:46     29s]       Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
[02/18 17:57:46     29s]       Artificially removing short and long paths...
[02/18 17:57:46     29s]         Clock DAG hash before 'Artificially removing short and long paths': 14821273811892896189 14113815084777253011
[02/18 17:57:46     29s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[02/18 17:57:46     29s]           delay calculator: calls=3601, total_wall_time=0.128s, mean_wall_time=0.036ms
[02/18 17:57:46     29s]           legalizer: calls=2, total_wall_time=0.003s, mean_wall_time=1.378ms
[02/18 17:57:46     29s]           steiner router: calls=3603, total_wall_time=0.032s, mean_wall_time=0.009ms
[02/18 17:57:46     29s]         For skew_group blif_clk_net/_default_constraint_mode_ target band (0.000, 0.000)
[02/18 17:57:46     29s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/18 17:57:46     29s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:57:46     29s]       Global shorten wires A0...
[02/18 17:57:46     29s]         Clock DAG hash before 'Global shorten wires A0': 14821273811892896189 14113815084777253011
[02/18 17:57:46     29s]         CTS services accumulated run-time stats before 'Global shorten wires A0':
[02/18 17:57:46     29s]           delay calculator: calls=3601, total_wall_time=0.128s, mean_wall_time=0.036ms
[02/18 17:57:46     29s]           legalizer: calls=2, total_wall_time=0.003s, mean_wall_time=1.378ms
[02/18 17:57:46     29s]           steiner router: calls=3603, total_wall_time=0.032s, mean_wall_time=0.009ms
[02/18 17:57:46     29s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/18 17:57:46     29s]       Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:57:46     29s]       Move For Wirelength - core...
[02/18 17:57:46     29s]         Clock DAG hash before 'Move For Wirelength - core': 14821273811892896189 14113815084777253011
[02/18 17:57:46     29s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[02/18 17:57:46     29s]           delay calculator: calls=3601, total_wall_time=0.128s, mean_wall_time=0.036ms
[02/18 17:57:46     29s]           legalizer: calls=2, total_wall_time=0.003s, mean_wall_time=1.378ms
[02/18 17:57:46     29s]           steiner router: calls=3603, total_wall_time=0.032s, mean_wall_time=0.009ms
[02/18 17:57:46     29s]         Move for wirelength. considered=1, filtered=1, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[02/18 17:57:46     29s]         Max accepted move=0.000um, total accepted move=0.000um
[02/18 17:57:46     29s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/18 17:57:46     29s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:57:46     29s]       Global shorten wires A1...
[02/18 17:57:46     29s]         Clock DAG hash before 'Global shorten wires A1': 14821273811892896189 14113815084777253011
[02/18 17:57:46     29s]         CTS services accumulated run-time stats before 'Global shorten wires A1':
[02/18 17:57:46     29s]           delay calculator: calls=3601, total_wall_time=0.128s, mean_wall_time=0.036ms
[02/18 17:57:46     29s]           legalizer: calls=2, total_wall_time=0.003s, mean_wall_time=1.378ms
[02/18 17:57:46     29s]           steiner router: calls=3603, total_wall_time=0.032s, mean_wall_time=0.009ms
[02/18 17:57:46     29s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/18 17:57:46     29s]       Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:57:46     29s]       Move For Wirelength - core...
[02/18 17:57:46     29s]         Clock DAG hash before 'Move For Wirelength - core': 14821273811892896189 14113815084777253011
[02/18 17:57:46     29s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[02/18 17:57:46     29s]           delay calculator: calls=3601, total_wall_time=0.128s, mean_wall_time=0.036ms
[02/18 17:57:46     29s]           legalizer: calls=2, total_wall_time=0.003s, mean_wall_time=1.378ms
[02/18 17:57:46     29s]           steiner router: calls=3603, total_wall_time=0.032s, mean_wall_time=0.009ms
[02/18 17:57:46     29s]         Move for wirelength. considered=1, filtered=1, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[02/18 17:57:46     29s]         Max accepted move=0.000um, total accepted move=0.000um
[02/18 17:57:46     29s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/18 17:57:46     29s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:57:46     29s]       Global shorten wires B...
[02/18 17:57:46     29s]         Clock DAG hash before 'Global shorten wires B': 14821273811892896189 14113815084777253011
[02/18 17:57:46     29s]         CTS services accumulated run-time stats before 'Global shorten wires B':
[02/18 17:57:46     29s]           delay calculator: calls=3601, total_wall_time=0.128s, mean_wall_time=0.036ms
[02/18 17:57:46     29s]           legalizer: calls=2, total_wall_time=0.003s, mean_wall_time=1.378ms
[02/18 17:57:46     29s]           steiner router: calls=3603, total_wall_time=0.032s, mean_wall_time=0.009ms
[02/18 17:57:46     29s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/18 17:57:46     29s]       Global shorten wires B done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:57:46     29s]       Move For Wirelength - branch...
[02/18 17:57:46     29s]         Clock DAG hash before 'Move For Wirelength - branch': 14821273811892896189 14113815084777253011
[02/18 17:57:46     29s]         CTS services accumulated run-time stats before 'Move For Wirelength - branch':
[02/18 17:57:46     29s]           delay calculator: calls=3601, total_wall_time=0.128s, mean_wall_time=0.036ms
[02/18 17:57:46     29s]           legalizer: calls=2, total_wall_time=0.003s, mean_wall_time=1.378ms
[02/18 17:57:46     29s]           steiner router: calls=3603, total_wall_time=0.032s, mean_wall_time=0.009ms
[02/18 17:57:46     29s]         Move for wirelength. considered=1, filtered=1, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[02/18 17:57:46     29s]         Max accepted move=0.000um, total accepted move=0.000um
[02/18 17:57:46     29s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/18 17:57:46     29s]       Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:57:46     29s]       Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
[02/18 17:57:46     29s]       Clock DAG stats after 'Wire Reduction extra effort':
[02/18 17:57:46     29s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/18 17:57:46     29s]         sink counts      : regular=6, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=6
[02/18 17:57:46     29s]         misc counts      : r=1, pp=0
[02/18 17:57:46     29s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/18 17:57:46     29s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/18 17:57:46     29s]         sink capacitance : total=0.004pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/18 17:57:46     29s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
[02/18 17:57:46     29s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=20.380um, total=20.380um
[02/18 17:57:46     29s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/18 17:57:46     29s]       Clock DAG net violations after 'Wire Reduction extra effort': none
[02/18 17:57:46     29s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[02/18 17:57:46     29s]         Leaf : target=0.100ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[02/18 17:57:46     29s]       Clock DAG hash after 'Wire Reduction extra effort': 14821273811892896189 14113815084777253011
[02/18 17:57:46     29s]       CTS services accumulated run-time stats after 'Wire Reduction extra effort':
[02/18 17:57:46     29s]         delay calculator: calls=3601, total_wall_time=0.128s, mean_wall_time=0.036ms
[02/18 17:57:46     29s]         legalizer: calls=2, total_wall_time=0.003s, mean_wall_time=1.378ms
[02/18 17:57:46     29s]         steiner router: calls=3603, total_wall_time=0.032s, mean_wall_time=0.009ms
[02/18 17:57:46     29s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[02/18 17:57:46     29s]         skew_group blif_clk_net/_default_constraint_mode_: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.059], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/18 17:57:46     29s]             min path sink: v10_reg/CK
[02/18 17:57:46     29s]             max path sink: v10_reg/CK
[02/18 17:57:46     29s]       Skew group summary after 'Wire Reduction extra effort':
[02/18 17:57:46     29s]         skew_group blif_clk_net/_default_constraint_mode_: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.059], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/18 17:57:46     29s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/18 17:57:46     29s]     Wire Reduction extra effort done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:57:46     29s]     Optimizing orientation...
[02/18 17:57:46     29s]     FlipOpt...
[02/18 17:57:46     29s]     Disconnecting clock tree from netlist...
[02/18 17:57:46     29s]     Disconnecting clock tree from netlist done.
[02/18 17:57:46     29s]     Performing Single Threaded FlipOpt
[02/18 17:57:46     29s]     Optimizing orientation on clock cells...
[02/18 17:57:46     29s]       Orientation Wirelength Optimization: Attempted = 2 , Succeeded = 0 , Constraints Broken = 0 , CannotMove = 2 , Illegal = 0 , Other = 0
[02/18 17:57:46     29s]     Optimizing orientation on clock cells done.
[02/18 17:57:46     29s]     Resynthesising clock tree into netlist...
[02/18 17:57:46     29s]       Reset timing graph...
[02/18 17:57:46     29s] Ignoring AAE DB Resetting ...
[02/18 17:57:46     29s]       Reset timing graph done.
[02/18 17:57:46     29s]     Resynthesising clock tree into netlist done.
[02/18 17:57:46     29s]     FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:57:46     29s]     Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:57:46     29s] End AAE Lib Interpolated Model. (MEM=1884.23 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/18 17:57:46     29s]     Clock DAG stats after 'Wire Opt OverFix':
[02/18 17:57:46     29s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/18 17:57:46     29s]       sink counts      : regular=6, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=6
[02/18 17:57:46     29s]       misc counts      : r=1, pp=0
[02/18 17:57:46     29s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/18 17:57:46     29s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/18 17:57:46     29s]       sink capacitance : total=0.004pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/18 17:57:46     29s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
[02/18 17:57:46     29s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=21.975um, total=21.975um
[02/18 17:57:46     29s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/18 17:57:46     29s]     Clock DAG net violations after 'Wire Opt OverFix': none
[02/18 17:57:46     29s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[02/18 17:57:46     29s]       Leaf : target=0.100ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[02/18 17:57:46     29s]     Clock DAG hash after 'Wire Opt OverFix': 14821273811892896189 14113815084777253011
[02/18 17:57:46     29s]     CTS services accumulated run-time stats after 'Wire Opt OverFix':
[02/18 17:57:46     29s]       delay calculator: calls=3602, total_wall_time=0.129s, mean_wall_time=0.036ms
[02/18 17:57:46     29s]       legalizer: calls=2, total_wall_time=0.003s, mean_wall_time=1.378ms
[02/18 17:57:46     29s]       steiner router: calls=3603, total_wall_time=0.032s, mean_wall_time=0.009ms
[02/18 17:57:46     29s]     Primary reporting skew groups after 'Wire Opt OverFix':
[02/18 17:57:46     29s]       skew_group blif_clk_net/_default_constraint_mode_: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.059], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/18 17:57:46     29s]           min path sink: v10_reg/CK
[02/18 17:57:46     29s]           max path sink: v10_reg/CK
[02/18 17:57:46     29s]     Skew group summary after 'Wire Opt OverFix':
[02/18 17:57:46     29s]       skew_group blif_clk_net/_default_constraint_mode_: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.059], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/18 17:57:46     29s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/18 17:57:46     29s]   Wire Opt OverFix done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:57:46     29s]   Total capacitance is (rise=0.007pF fall=0.006pF), of which (rise=0.002pF fall=0.002pF) is wire, and (rise=0.004pF fall=0.004pF) is gate.
[02/18 17:57:46     29s]   Stage::Polishing done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:57:46     29s]   Stage::Updating netlist...
[02/18 17:57:46     29s]   Reset timing graph...
[02/18 17:57:46     29s] Ignoring AAE DB Resetting ...
[02/18 17:57:46     29s]   Reset timing graph done.
[02/18 17:57:46     29s]   Setting non-default rules before calling refine place.
[02/18 17:57:46     29s]   Leaving CCOpt scope - Cleaning up placement interface...
[02/18 17:57:46     29s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1884.2M, EPOCH TIME: 1771466266.800588
[02/18 17:57:46     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:6).
[02/18 17:57:46     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:46     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:46     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:46     29s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.002, REAL:0.002, MEM:1842.2M, EPOCH TIME: 1771466266.802493
[02/18 17:57:46     29s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:57:46     29s]   Leaving CCOpt scope - ClockRefiner...
[02/18 17:57:46     29s]   Assigned high priority to 0 instances.
[02/18 17:57:46     29s]   Soft fixed 0 clock instances.
[02/18 17:57:46     29s]   Performing Clock Only Refine Place.
[02/18 17:57:46     29s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Skipped, Datapath : Skipped.
[02/18 17:57:46     29s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1842.2M, EPOCH TIME: 1771466266.806864
[02/18 17:57:46     29s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1842.2M, EPOCH TIME: 1771466266.806939
[02/18 17:57:46     29s] Processing tracks to init pin-track alignment.
[02/18 17:57:46     29s] z: 2, totalTracks: 1
[02/18 17:57:46     29s] z: 4, totalTracks: 1
[02/18 17:57:46     29s] z: 6, totalTracks: 1
[02/18 17:57:46     29s] z: 8, totalTracks: 1
[02/18 17:57:46     29s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/18 17:57:46     29s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1842.2M, EPOCH TIME: 1771466266.808223
[02/18 17:57:46     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:46     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:46     29s] 
[02/18 17:57:46     29s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/18 17:57:46     29s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/18 17:57:46     29s] OPERPROF:       Starting CMU at level 4, MEM:1842.2M, EPOCH TIME: 1771466266.811167
[02/18 17:57:46     29s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1842.2M, EPOCH TIME: 1771466266.811409
[02/18 17:57:46     29s] 
[02/18 17:57:46     29s] Bad Lib Cell Checking (CMU) is done! (0)
[02/18 17:57:46     29s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.003, REAL:0.003, MEM:1842.2M, EPOCH TIME: 1771466266.811548
[02/18 17:57:46     29s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1842.2M, EPOCH TIME: 1771466266.811591
[02/18 17:57:46     29s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.001, MEM:1842.2M, EPOCH TIME: 1771466266.812245
[02/18 17:57:46     29s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1842.2MB).
[02/18 17:57:46     29s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.005, REAL:0.006, MEM:1842.2M, EPOCH TIME: 1771466266.812506
[02/18 17:57:46     29s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.005, REAL:0.006, MEM:1842.2M, EPOCH TIME: 1771466266.812539
[02/18 17:57:46     29s] TDRefine: refinePlace mode is spiral
[02/18 17:57:46     29s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1716878.6
[02/18 17:57:46     29s] OPERPROF: Starting RefinePlace at level 1, MEM:1842.2M, EPOCH TIME: 1771466266.812601
[02/18 17:57:46     29s] *** Starting refinePlace (0:00:29.4 mem=1842.2M) ***
[02/18 17:57:46     29s] Total net bbox length = 2.513e+03 (1.295e+03 1.218e+03) (ext = 2.260e+02)
[02/18 17:57:46     29s] 
[02/18 17:57:46     29s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/18 17:57:46     29s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/18 17:57:46     29s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/18 17:57:46     29s] (I)      Default pattern map key = s1494_bench_default.
[02/18 17:57:46     29s] (I)      Default pattern map key = s1494_bench_default.
[02/18 17:57:46     29s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1842.2M, EPOCH TIME: 1771466266.814259
[02/18 17:57:46     29s] Starting refinePlace ...
[02/18 17:57:46     29s] (I)      Default pattern map key = s1494_bench_default.
[02/18 17:57:46     29s] One DDP V2 for no tweak run.
[02/18 17:57:46     29s] (I)      Default pattern map key = s1494_bench_default.
[02/18 17:57:46     29s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:1842.2M, EPOCH TIME: 1771466266.816232
[02/18 17:57:46     29s] DDP initSite1 nrRow 13 nrJob 13
[02/18 17:57:46     29s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:1842.2M, EPOCH TIME: 1771466266.816678
[02/18 17:57:46     29s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:1842.2M, EPOCH TIME: 1771466266.816762
[02/18 17:57:46     29s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:1842.2M, EPOCH TIME: 1771466266.817096
[02/18 17:57:46     29s] DDP markSite nrRow 13 nrJob 13
[02/18 17:57:46     29s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:1842.2M, EPOCH TIME: 1771466266.817166
[02/18 17:57:46     29s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.001, MEM:1842.2M, EPOCH TIME: 1771466266.817203
[02/18 17:57:46     29s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:1842.2M, EPOCH TIME: 1771466266.817408
[02/18 17:57:46     29s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:1842.2M, EPOCH TIME: 1771466266.817534
[02/18 17:57:46     29s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.000, REAL:0.000, MEM:1842.2M, EPOCH TIME: 1771466266.817633
[02/18 17:57:46     29s] ** Cut row section cpu time 0:00:00.0.
[02/18 17:57:46     29s]  ** Cut row section real time 0:00:00.0.
[02/18 17:57:46     29s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.001, MEM:1842.2M, EPOCH TIME: 1771466266.818013
[02/18 17:57:46     29s]   Spread Effort: high, standalone mode, useDDP on.
[02/18 17:57:46     29s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1842.2MB) @(0:00:29.4 - 0:00:29.4).
[02/18 17:57:46     29s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/18 17:57:46     29s] wireLenOptFixPriorityInst 6 inst fixed
[02/18 17:57:46     29s] 
[02/18 17:57:46     29s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[02/18 17:57:46     29s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df625c0): Rebuild thread pool 0x7f72249664b0.
[02/18 17:57:46     29s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df625c0): 0 out of 1 thread pools are available.
[02/18 17:57:46     29s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[02/18 17:57:46     29s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[02/18 17:57:46     29s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/18 17:57:46     29s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1826.2MB) @(0:00:29.4 - 0:00:29.4).
[02/18 17:57:46     29s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/18 17:57:46     29s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1826.2MB
[02/18 17:57:46     29s] Statistics of distance of Instance movement in refine placement:
[02/18 17:57:46     29s]   maximum (X+Y) =         0.00 um
[02/18 17:57:46     29s]   mean    (X+Y) =         0.00 um
[02/18 17:57:46     29s] Summary Report:
[02/18 17:57:46     29s] Instances move: 0 (out of 314 movable)
[02/18 17:57:46     29s] Instances flipped: 0
[02/18 17:57:46     29s] Mean displacement: 0.00 um
[02/18 17:57:46     29s] Max displacement: 0.00 um 
[02/18 17:57:46     29s] Total instances moved : 0
[02/18 17:57:46     29s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.018, REAL:0.020, MEM:1826.2M, EPOCH TIME: 1771466266.833868
[02/18 17:57:46     29s] Total net bbox length = 2.513e+03 (1.295e+03 1.218e+03) (ext = 2.260e+02)
[02/18 17:57:46     29s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1826.2MB
[02/18 17:57:46     29s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1826.2MB) @(0:00:29.4 - 0:00:29.4).
[02/18 17:57:46     29s] *** Finished refinePlace (0:00:29.4 mem=1826.2M) ***
[02/18 17:57:46     29s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1716878.6
[02/18 17:57:46     29s] OPERPROF: Finished RefinePlace at level 1, CPU:0.020, REAL:0.022, MEM:1826.2M, EPOCH TIME: 1771466266.834699
[02/18 17:57:46     29s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1826.2M, EPOCH TIME: 1771466266.834922
[02/18 17:57:46     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:314).
[02/18 17:57:46     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:46     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:46     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:46     29s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.001, REAL:0.001, MEM:1826.2M, EPOCH TIME: 1771466266.836276
[02/18 17:57:46     29s]   ClockRefiner summary
[02/18 17:57:46     29s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 6).
[02/18 17:57:46     29s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 0).
[02/18 17:57:46     29s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 6).
[02/18 17:57:46     29s]   Restoring pStatusCts on 0 clock instances.
[02/18 17:57:46     29s]   Revert refine place priority changes on 0 instances.
[02/18 17:57:46     29s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:57:46     29s]   Stage::Updating netlist done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:57:46     29s]   CCOpt::Phase::Implementation done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/18 17:57:46     29s]   CCOpt::Phase::eGRPC...
[02/18 17:57:46     29s]   eGR Post Conditioning loop iteration 0...
[02/18 17:57:46     29s]     Clock implementation routing...
[02/18 17:57:46     29s]       Leaving CCOpt scope - Routing Tools...
[02/18 17:57:46     29s] Net route status summary:
[02/18 17:57:46     29s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[02/18 17:57:46     29s]   Non-clock:   331 (unrouted=2, trialRouted=329, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[02/18 17:57:46     29s]       Routing using eGR only...
[02/18 17:57:46     29s]         Early Global Route - eGR only step...
[02/18 17:57:46     29s] (ccopt eGR): There are 1 nets to be routed. 0 nets have skip routing designation.
[02/18 17:57:46     29s] (ccopt eGR): There are 1 nets for routing of which 1 have one or more fixed wires.
[02/18 17:57:46     29s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[02/18 17:57:46     29s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[02/18 17:57:46     29s] (ccopt eGR): Start to route 1 all nets
[02/18 17:57:46     29s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[02/18 17:57:46     29s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1826.23 MB )
[02/18 17:57:46     29s] (I)      ==================== Layers =====================
[02/18 17:57:46     29s] (I)      +-----+----+---------+---------+--------+-------+
[02/18 17:57:46     29s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[02/18 17:57:46     29s] (I)      +-----+----+---------+---------+--------+-------+
[02/18 17:57:46     29s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[02/18 17:57:46     29s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[02/18 17:57:46     29s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[02/18 17:57:46     29s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[02/18 17:57:46     29s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[02/18 17:57:46     29s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[02/18 17:57:46     29s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[02/18 17:57:46     29s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[02/18 17:57:46     29s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[02/18 17:57:46     29s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[02/18 17:57:46     29s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[02/18 17:57:46     29s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[02/18 17:57:46     29s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[02/18 17:57:46     29s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[02/18 17:57:46     29s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[02/18 17:57:46     29s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[02/18 17:57:46     29s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[02/18 17:57:46     29s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[02/18 17:57:46     29s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[02/18 17:57:46     29s] (I)      +-----+----+---------+---------+--------+-------+
[02/18 17:57:46     29s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[02/18 17:57:46     29s] (I)      +-----+----+---------+---------+--------+-------+
[02/18 17:57:46     29s] (I)      Started Import and model ( Curr Mem: 1826.23 MB )
[02/18 17:57:46     29s] (I)      Default pattern map key = s1494_bench_default.
[02/18 17:57:46     29s] (I)      == Non-default Options ==
[02/18 17:57:46     29s] (I)      Clean congestion better                            : true
[02/18 17:57:46     29s] (I)      Estimate vias on DPT layer                         : true
[02/18 17:57:46     29s] (I)      Clean congestion layer assignment rounds           : 3
[02/18 17:57:46     29s] (I)      Layer constraints as soft constraints              : true
[02/18 17:57:46     29s] (I)      Soft top layer                                     : true
[02/18 17:57:46     29s] (I)      Skip prospective layer relax nets                  : true
[02/18 17:57:46     29s] (I)      Better NDR handling                                : true
[02/18 17:57:46     29s] (I)      Improved NDR modeling in LA                        : true
[02/18 17:57:46     29s] (I)      Routing cost fix for NDR handling                  : true
[02/18 17:57:46     29s] (I)      Block tracks for preroutes                         : true
[02/18 17:57:46     29s] (I)      Assign IRoute by net group key                     : true
[02/18 17:57:46     29s] (I)      Block unroutable channels                          : true
[02/18 17:57:46     29s] (I)      Block unroutable channels 3D                       : true
[02/18 17:57:46     29s] (I)      Bound layer relaxed segment wl                     : true
[02/18 17:57:46     29s] (I)      Blocked pin reach length threshold                 : 2
[02/18 17:57:46     29s] (I)      Check blockage within NDR space in TA              : true
[02/18 17:57:46     29s] (I)      Skip must join for term with via pillar            : true
[02/18 17:57:46     29s] (I)      Model find APA for IO pin                          : true
[02/18 17:57:46     29s] (I)      On pin location for off pin term                   : true
[02/18 17:57:46     29s] (I)      Handle EOL spacing                                 : true
[02/18 17:57:46     29s] (I)      Merge PG vias by gap                               : true
[02/18 17:57:46     29s] (I)      Maximum routing layer                              : 4
[02/18 17:57:46     29s] (I)      Route selected nets only                           : true
[02/18 17:57:46     29s] (I)      Refine MST                                         : true
[02/18 17:57:46     29s] (I)      Honor PRL                                          : true
[02/18 17:57:46     29s] (I)      Strong congestion aware                            : true
[02/18 17:57:46     29s] (I)      Improved initial location for IRoutes              : true
[02/18 17:57:46     29s] (I)      Multi panel TA                                     : true
[02/18 17:57:46     29s] (I)      Penalize wire overlap                              : true
[02/18 17:57:46     29s] (I)      Expand small instance blockage                     : true
[02/18 17:57:46     29s] (I)      Reduce via in TA                                   : true
[02/18 17:57:46     29s] (I)      SS-aware routing                                   : true
[02/18 17:57:46     29s] (I)      Improve tree edge sharing                          : true
[02/18 17:57:46     29s] (I)      Improve 2D via estimation                          : true
[02/18 17:57:46     29s] (I)      Refine Steiner tree                                : true
[02/18 17:57:46     29s] (I)      Build spine tree                                   : true
[02/18 17:57:46     29s] (I)      Model pass through capacity                        : true
[02/18 17:57:46     29s] (I)      Extend blockages by a half GCell                   : true
[02/18 17:57:46     29s] (I)      Consider pin shapes                                : true
[02/18 17:57:46     29s] (I)      Consider pin shapes for all nodes                  : true
[02/18 17:57:46     29s] (I)      Consider NR APA                                    : true
[02/18 17:57:46     29s] (I)      Consider IO pin shape                              : true
[02/18 17:57:46     29s] (I)      Fix pin connection bug                             : true
[02/18 17:57:46     29s] (I)      Consider layer RC for local wires                  : true
[02/18 17:57:46     29s] (I)      Route to clock mesh pin                            : true
[02/18 17:57:46     29s] (I)      LA-aware pin escape length                         : 2
[02/18 17:57:46     29s] (I)      Connect multiple ports                             : true
[02/18 17:57:46     29s] (I)      Split for must join                                : true
[02/18 17:57:46     29s] (I)      Number of threads                                  : 1
[02/18 17:57:46     29s] (I)      Routing effort level                               : 10000
[02/18 17:57:46     29s] (I)      Prefer layer length threshold                      : 8
[02/18 17:57:46     29s] (I)      Overflow penalty cost                              : 10
[02/18 17:57:46     29s] (I)      A-star cost                                        : 0.300000
[02/18 17:57:46     29s] (I)      Misalignment cost                                  : 10.000000
[02/18 17:57:46     29s] (I)      Threshold for short IRoute                         : 6
[02/18 17:57:46     29s] (I)      Via cost during post routing                       : 1.000000
[02/18 17:57:46     29s] (I)      Layer congestion ratios                            : { { 1.0 } }
[02/18 17:57:46     29s] (I)      Source-to-sink ratio                               : 0.300000
[02/18 17:57:46     29s] (I)      Scenic ratio bound                                 : 3.000000
[02/18 17:57:46     29s] (I)      Segment layer relax scenic ratio                   : 1.250000
[02/18 17:57:46     29s] (I)      Source-sink aware LA ratio                         : 0.500000
[02/18 17:57:46     29s] (I)      PG-aware similar topology routing                  : true
[02/18 17:57:46     29s] (I)      Maze routing via cost fix                          : true
[02/18 17:57:46     29s] (I)      Apply PRL on PG terms                              : true
[02/18 17:57:46     29s] (I)      Apply PRL on obs objects                           : true
[02/18 17:57:46     29s] (I)      Handle range-type spacing rules                    : true
[02/18 17:57:46     29s] (I)      PG gap threshold multiplier                        : 10.000000
[02/18 17:57:46     29s] (I)      Parallel spacing query fix                         : true
[02/18 17:57:46     29s] (I)      Force source to root IR                            : true
[02/18 17:57:46     29s] (I)      Layer Weights                                      : L2:4 L3:2.5
[02/18 17:57:46     29s] (I)      Do not relax to DPT layer                          : true
[02/18 17:57:46     29s] (I)      No DPT in post routing                             : true
[02/18 17:57:46     29s] (I)      Modeling PG via merging fix                        : true
[02/18 17:57:46     29s] (I)      Shield aware TA                                    : true
[02/18 17:57:46     29s] (I)      Strong shield aware TA                             : true
[02/18 17:57:46     29s] (I)      Overflow calculation fix in LA                     : true
[02/18 17:57:46     29s] (I)      Post routing fix                                   : true
[02/18 17:57:46     29s] (I)      Strong post routing                                : true
[02/18 17:57:46     29s] (I)      NDR via pillar fix                                 : true
[02/18 17:57:46     29s] (I)      Violation on path threshold                        : 1
[02/18 17:57:46     29s] (I)      Pass through capacity modeling                     : true
[02/18 17:57:46     29s] (I)      Select the non-relaxed segments in post routing stage : true
[02/18 17:57:46     29s] (I)      Select term pin box for io pin                     : true
[02/18 17:57:46     29s] (I)      Penalize NDR sharing                               : true
[02/18 17:57:46     29s] (I)      Enable special modeling                            : false
[02/18 17:57:46     29s] (I)      Keep fixed segments                                : true
[02/18 17:57:46     29s] (I)      Reorder net groups by key                          : true
[02/18 17:57:46     29s] (I)      Increase net scenic ratio                          : true
[02/18 17:57:46     29s] (I)      Method to set GCell size                           : row
[02/18 17:57:46     29s] (I)      Connect multiple ports and must join fix           : true
[02/18 17:57:46     29s] (I)      Avoid high resistance layers                       : true
[02/18 17:57:46     29s] (I)      Model find APA for IO pin fix                      : true
[02/18 17:57:46     29s] (I)      Avoid connecting non-metal layers                  : true
[02/18 17:57:46     29s] (I)      Use track pitch for NDR                            : true
[02/18 17:57:46     29s] (I)      Enable layer relax to lower layer                  : true
[02/18 17:57:46     29s] (I)      Enable layer relax to upper layer                  : true
[02/18 17:57:46     29s] (I)      Top layer relaxation fix                           : true
[02/18 17:57:46     29s] (I)      Handle non-default track width                     : false
[02/18 17:57:46     29s] (I)      Counted 86 PG shapes. We will not process PG shapes layer by layer.
[02/18 17:57:46     29s] (I)      Use row-based GCell size
[02/18 17:57:46     29s] (I)      Use row-based GCell align
[02/18 17:57:46     29s] (I)      layer 0 area = 0
[02/18 17:57:46     29s] (I)      layer 1 area = 0
[02/18 17:57:46     29s] (I)      layer 2 area = 0
[02/18 17:57:46     29s] (I)      layer 3 area = 0
[02/18 17:57:46     29s] (I)      GCell unit size   : 2800
[02/18 17:57:46     29s] (I)      GCell multiplier  : 1
[02/18 17:57:46     29s] (I)      GCell row height  : 2800
[02/18 17:57:46     29s] (I)      Actual row height : 2800
[02/18 17:57:46     29s] (I)      GCell align ref   : 12160 12040
[02/18 17:57:46     29s] [NR-eGR] Track table information for default rule: 
[02/18 17:57:46     29s] [NR-eGR] metal1 has single uniform track structure
[02/18 17:57:46     29s] [NR-eGR] metal2 has single uniform track structure
[02/18 17:57:46     29s] [NR-eGR] metal3 has single uniform track structure
[02/18 17:57:46     29s] [NR-eGR] metal4 has single uniform track structure
[02/18 17:57:46     29s] [NR-eGR] metal5 has single uniform track structure
[02/18 17:57:46     29s] [NR-eGR] metal6 has single uniform track structure
[02/18 17:57:46     29s] [NR-eGR] metal7 has single uniform track structure
[02/18 17:57:46     29s] [NR-eGR] metal8 has single uniform track structure
[02/18 17:57:46     29s] [NR-eGR] metal9 has single uniform track structure
[02/18 17:57:46     29s] [NR-eGR] metal10 has single uniform track structure
[02/18 17:57:46     29s] (I)      ============== Default via ===============
[02/18 17:57:46     29s] (I)      +---+------------------+-----------------+
[02/18 17:57:46     29s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[02/18 17:57:46     29s] (I)      +---+------------------+-----------------+
[02/18 17:57:46     29s] (I)      | 1 |    9  via1_8     |    1  via1_0    |
[02/18 17:57:46     29s] (I)      | 2 |   18  via2_8     |   10  via2_0    |
[02/18 17:57:46     29s] (I)      | 3 |   21  via3_2     |   19  via3_0    |
[02/18 17:57:46     29s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[02/18 17:57:46     29s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[02/18 17:57:46     29s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[02/18 17:57:46     29s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[02/18 17:57:46     29s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[02/18 17:57:46     29s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[02/18 17:57:46     29s] (I)      +---+------------------+-----------------+
[02/18 17:57:46     29s] [NR-eGR] Read 136 PG shapes
[02/18 17:57:46     29s] [NR-eGR] Read 0 clock shapes
[02/18 17:57:46     29s] [NR-eGR] Read 0 other shapes
[02/18 17:57:46     29s] [NR-eGR] #Routing Blockages  : 0
[02/18 17:57:46     29s] [NR-eGR] #Instance Blockages : 0
[02/18 17:57:46     29s] [NR-eGR] #PG Blockages       : 136
[02/18 17:57:46     29s] [NR-eGR] #Halo Blockages     : 0
[02/18 17:57:46     29s] [NR-eGR] #Boundary Blockages : 0
[02/18 17:57:46     29s] [NR-eGR] #Clock Blockages    : 0
[02/18 17:57:46     29s] [NR-eGR] #Other Blockages    : 0
[02/18 17:57:46     29s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/18 17:57:46     29s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[02/18 17:57:46     29s] [NR-eGR] Read 330 nets ( ignored 329 )
[02/18 17:57:46     29s] [NR-eGR] Connected 0 must-join pins/ports
[02/18 17:57:46     29s] (I)      early_global_route_priority property id does not exist.
[02/18 17:57:46     29s] (I)      Read Num Blocks=136  Num Prerouted Wires=0  Num CS=0
[02/18 17:57:46     29s] (I)      Layer 1 (V) : #blockages 136 : #preroutes 0
[02/18 17:57:46     29s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[02/18 17:57:46     29s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[02/18 17:57:46     29s] (I)      Moved 1 terms for better access 
[02/18 17:57:46     29s] (I)      Number of ignored nets                =      0
[02/18 17:57:46     29s] (I)      Number of connected nets              =      0
[02/18 17:57:46     29s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[02/18 17:57:46     29s] (I)      Number of clock nets                  =      1.  Ignored: No
[02/18 17:57:46     29s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/18 17:57:46     29s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/18 17:57:46     29s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/18 17:57:46     29s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/18 17:57:46     29s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/18 17:57:46     29s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[02/18 17:57:46     29s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/18 17:57:46     29s] [NR-eGR] There are 1 clock nets ( 1 with NDR ).
[02/18 17:57:46     29s] (I)      Ndr track 0 does not exist
[02/18 17:57:46     29s] (I)      ---------------------Grid Graph Info--------------------
[02/18 17:57:46     29s] (I)      Routing area        : (0, 0) - (62700, 60480)
[02/18 17:57:46     29s] (I)      Core area           : (12160, 12040) - (50540, 48440)
[02/18 17:57:46     29s] (I)      Site width          :   380  (dbu)
[02/18 17:57:46     29s] (I)      Row height          :  2800  (dbu)
[02/18 17:57:46     29s] (I)      GCell row height    :  2800  (dbu)
[02/18 17:57:46     29s] (I)      GCell width         :  2800  (dbu)
[02/18 17:57:46     29s] (I)      GCell height        :  2800  (dbu)
[02/18 17:57:46     29s] (I)      Grid                :    23    22     4
[02/18 17:57:46     29s] (I)      Layer numbers       :     1     2     3     4
[02/18 17:57:46     29s] (I)      Vertical capacity   :     0  2800     0  2800
[02/18 17:57:46     29s] (I)      Horizontal capacity :     0     0  2800     0
[02/18 17:57:46     29s] (I)      Default wire width  :   140   140   140   280
[02/18 17:57:46     29s] (I)      Default wire space  :   130   140   140   280
[02/18 17:57:46     29s] (I)      Default wire pitch  :   270   280   280   560
[02/18 17:57:46     29s] (I)      Default pitch size  :   270   380   280   560
[02/18 17:57:46     29s] (I)      First track coord   :   140   190   140   590
[02/18 17:57:46     29s] (I)      Num tracks per GCell: 10.37  7.37 10.00  5.00
[02/18 17:57:46     29s] (I)      Total num of tracks :   216   165   216   111
[02/18 17:57:46     29s] (I)      Num of masks        :     1     1     1     1
[02/18 17:57:46     29s] (I)      Num of trim masks   :     0     0     0     0
[02/18 17:57:46     29s] (I)      --------------------------------------------------------
[02/18 17:57:46     29s] 
[02/18 17:57:46     29s] [NR-eGR] ============ Routing rule table ============
[02/18 17:57:46     29s] [NR-eGR] Rule id: 0  Nets: 1
[02/18 17:57:46     29s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[02/18 17:57:46     29s] (I)                    Layer    2    3     4 
[02/18 17:57:46     29s] (I)                    Pitch  760  560  1120 
[02/18 17:57:46     29s] (I)             #Used tracks    2    2     2 
[02/18 17:57:46     29s] (I)       #Fully used tracks    1    1     1 
[02/18 17:57:46     29s] [NR-eGR] ========================================
[02/18 17:57:46     29s] [NR-eGR] 
[02/18 17:57:46     29s] (I)      =============== Blocked Tracks ===============
[02/18 17:57:46     29s] (I)      +-------+---------+----------+---------------+
[02/18 17:57:46     29s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/18 17:57:46     29s] (I)      +-------+---------+----------+---------------+
[02/18 17:57:46     29s] (I)      |     1 |       0 |        0 |         0.00% |
[02/18 17:57:46     29s] (I)      |     2 |    3630 |      760 |        20.94% |
[02/18 17:57:46     29s] (I)      |     3 |    4968 |        0 |         0.00% |
[02/18 17:57:46     29s] (I)      |     4 |    2442 |        0 |         0.00% |
[02/18 17:57:46     29s] (I)      +-------+---------+----------+---------------+
[02/18 17:57:46     29s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1826.23 MB )
[02/18 17:57:46     29s] (I)      Reset routing kernel
[02/18 17:57:46     29s] (I)      Started Global Routing ( Curr Mem: 1826.23 MB )
[02/18 17:57:46     29s] (I)      totalPins=7  totalGlobalPin=7 (100.00%)
[02/18 17:57:46     29s] (I)      total 2D Cap : 7410 = (4968 H, 2442 V)
[02/18 17:57:46     29s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[02/18 17:57:46     29s] (I)      
[02/18 17:57:46     29s] (I)      ============  Phase 1a Route ============
[02/18 17:57:46     29s] (I)      Usage: 12 = (8 H, 4 V) = (0.16% H, 0.16% V) = (1.120e+01um H, 5.600e+00um V)
[02/18 17:57:46     29s] (I)      
[02/18 17:57:46     29s] (I)      ============  Phase 1b Route ============
[02/18 17:57:46     29s] (I)      Usage: 12 = (8 H, 4 V) = (0.16% H, 0.16% V) = (1.120e+01um H, 5.600e+00um V)
[02/18 17:57:46     29s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.680000e+01um
[02/18 17:57:46     29s] (I)      
[02/18 17:57:46     29s] (I)      ============  Phase 1c Route ============
[02/18 17:57:46     29s] (I)      Usage: 12 = (8 H, 4 V) = (0.16% H, 0.16% V) = (1.120e+01um H, 5.600e+00um V)
[02/18 17:57:46     29s] (I)      
[02/18 17:57:46     29s] (I)      ============  Phase 1d Route ============
[02/18 17:57:46     29s] (I)      Usage: 12 = (8 H, 4 V) = (0.16% H, 0.16% V) = (1.120e+01um H, 5.600e+00um V)
[02/18 17:57:46     29s] (I)      
[02/18 17:57:46     29s] (I)      ============  Phase 1e Route ============
[02/18 17:57:46     29s] (I)      Usage: 12 = (8 H, 4 V) = (0.16% H, 0.16% V) = (1.120e+01um H, 5.600e+00um V)
[02/18 17:57:46     29s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.680000e+01um
[02/18 17:57:46     29s] (I)      
[02/18 17:57:46     29s] (I)      ============  Phase 1f Route ============
[02/18 17:57:46     29s] (I)      Usage: 12 = (8 H, 4 V) = (0.16% H, 0.16% V) = (1.120e+01um H, 5.600e+00um V)
[02/18 17:57:46     29s] (I)      
[02/18 17:57:46     29s] (I)      ============  Phase 1g Route ============
[02/18 17:57:46     29s] (I)      Usage: 12 = (8 H, 4 V) = (0.16% H, 0.16% V) = (1.120e+01um H, 5.600e+00um V)
[02/18 17:57:46     29s] (I)      #Nets         : 1
[02/18 17:57:46     29s] (I)      #Relaxed nets : 0
[02/18 17:57:46     29s] (I)      Wire length   : 12
[02/18 17:57:46     29s] (I)      
[02/18 17:57:46     29s] (I)      ============  Phase 1h Route ============
[02/18 17:57:46     29s] (I)      Usage: 12 = (8 H, 4 V) = (0.16% H, 0.16% V) = (1.120e+01um H, 5.600e+00um V)
[02/18 17:57:46     29s] (I)      
[02/18 17:57:46     29s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/18 17:57:46     29s] [NR-eGR]                        OverCon            
[02/18 17:57:46     29s] [NR-eGR]                         #Gcell     %Gcell
[02/18 17:57:46     29s] [NR-eGR]        Layer             (1-0)    OverCon
[02/18 17:57:46     29s] [NR-eGR] ----------------------------------------------
[02/18 17:57:46     29s] [NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[02/18 17:57:46     29s] [NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[02/18 17:57:46     29s] [NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[02/18 17:57:46     29s] [NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[02/18 17:57:46     29s] [NR-eGR] ----------------------------------------------
[02/18 17:57:46     29s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[02/18 17:57:46     29s] [NR-eGR] 
[02/18 17:57:46     29s] (I)      Finished Global Routing ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1834.23 MB )
[02/18 17:57:46     29s] (I)      total 2D Cap : 10294 = (4968 H, 5326 V)
[02/18 17:57:46     29s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[02/18 17:57:46     29s] (I)      ============= Track Assignment ============
[02/18 17:57:46     29s] (I)      Started Track Assignment (1T) ( Curr Mem: 1834.23 MB )
[02/18 17:57:46     29s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[02/18 17:57:46     29s] (I)      Run Multi-thread track assignment
[02/18 17:57:46     29s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1834.23 MB )
[02/18 17:57:46     29s] (I)      Started Export ( Curr Mem: 1834.23 MB )
[02/18 17:57:46     29s] [NR-eGR]                  Length (um)  Vias 
[02/18 17:57:46     29s] [NR-eGR] -----------------------------------
[02/18 17:57:46     29s] [NR-eGR]  metal1   (1H)             0  1168 
[02/18 17:57:46     29s] [NR-eGR]  metal2   (2V)           984  1517 
[02/18 17:57:46     29s] [NR-eGR]  metal3   (3H)          1548   482 
[02/18 17:57:46     29s] [NR-eGR]  metal4   (4V)           724     0 
[02/18 17:57:46     29s] [NR-eGR]  metal5   (5H)             0     0 
[02/18 17:57:46     29s] [NR-eGR]  metal6   (6V)             0     0 
[02/18 17:57:46     29s] [NR-eGR]  metal7   (7H)             0     0 
[02/18 17:57:46     29s] [NR-eGR]  metal8   (8V)             0     0 
[02/18 17:57:46     29s] [NR-eGR]  metal9   (9H)             0     0 
[02/18 17:57:46     29s] [NR-eGR]  metal10  (10V)            0     0 
[02/18 17:57:46     29s] [NR-eGR] -----------------------------------
[02/18 17:57:46     29s] [NR-eGR]           Total         3256  3167 
[02/18 17:57:46     29s] [NR-eGR] --------------------------------------------------------------------------
[02/18 17:57:46     29s] [NR-eGR] Total half perimeter of net bounding box: 2513um
[02/18 17:57:46     29s] [NR-eGR] Total length: 3256um, number of vias: 3167
[02/18 17:57:46     29s] [NR-eGR] --------------------------------------------------------------------------
[02/18 17:57:46     29s] [NR-eGR] Total eGR-routed clock nets wire length: 22um, number of vias: 14
[02/18 17:57:46     29s] [NR-eGR] --------------------------------------------------------------------------
[02/18 17:57:46     29s] [NR-eGR] Report for selected net(s) only.
[02/18 17:57:46     29s] [NR-eGR]                  Length (um)  Vias 
[02/18 17:57:46     29s] [NR-eGR] -----------------------------------
[02/18 17:57:46     29s] [NR-eGR]  metal1   (1H)             0     6 
[02/18 17:57:46     29s] [NR-eGR]  metal2   (2V)             8     8 
[02/18 17:57:46     29s] [NR-eGR]  metal3   (3H)            14     0 
[02/18 17:57:46     29s] [NR-eGR]  metal4   (4V)             0     0 
[02/18 17:57:46     29s] [NR-eGR]  metal5   (5H)             0     0 
[02/18 17:57:46     29s] [NR-eGR]  metal6   (6V)             0     0 
[02/18 17:57:46     29s] [NR-eGR]  metal7   (7H)             0     0 
[02/18 17:57:46     29s] [NR-eGR]  metal8   (8V)             0     0 
[02/18 17:57:46     29s] [NR-eGR]  metal9   (9H)             0     0 
[02/18 17:57:46     29s] [NR-eGR]  metal10  (10V)            0     0 
[02/18 17:57:46     29s] [NR-eGR] -----------------------------------
[02/18 17:57:46     29s] [NR-eGR]           Total           22    14 
[02/18 17:57:46     29s] [NR-eGR] --------------------------------------------------------------------------
[02/18 17:57:46     29s] [NR-eGR] Total half perimeter of net bounding box: 16um
[02/18 17:57:46     29s] [NR-eGR] Total length: 22um, number of vias: 14
[02/18 17:57:46     29s] [NR-eGR] --------------------------------------------------------------------------
[02/18 17:57:46     29s] [NR-eGR] Total routed clock nets wire length: 22um, number of vias: 14
[02/18 17:57:46     29s] [NR-eGR] --------------------------------------------------------------------------
[02/18 17:57:46     29s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1834.23 MB )
[02/18 17:57:46     29s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.04 sec, Curr Mem: 1834.23 MB )
[02/18 17:57:46     29s] (I)      ==================================== Runtime Summary ====================================
[02/18 17:57:46     29s] (I)       Step                                          %     Start    Finish      Real       CPU 
[02/18 17:57:46     29s] (I)      -----------------------------------------------------------------------------------------
[02/18 17:57:46     29s] (I)       Early Global Route kernel               100.00%  9.47 sec  9.51 sec  0.04 sec  0.02 sec 
[02/18 17:57:46     29s] (I)       +-Import and model                       35.88%  9.47 sec  9.49 sec  0.02 sec  0.01 sec 
[02/18 17:57:46     29s] (I)       | +-Create place DB                       2.49%  9.47 sec  9.48 sec  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)       | | +-Import place data                   2.36%  9.47 sec  9.48 sec  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)       | | | +-Read instances and placement      0.75%  9.47 sec  9.48 sec  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)       | | | +-Read nets                         1.31%  9.48 sec  9.48 sec  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)       | +-Create route DB                      26.25%  9.48 sec  9.49 sec  0.01 sec  0.01 sec 
[02/18 17:57:46     29s] (I)       | | +-Import route data (1T)             18.48%  9.48 sec  9.49 sec  0.01 sec  0.00 sec 
[02/18 17:57:46     29s] (I)       | | | +-Read blockages ( Layer 2-4 )      4.09%  9.48 sec  9.49 sec  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)       | | | | +-Read routing blockages          0.01%  9.48 sec  9.48 sec  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)       | | | | +-Read instance blockages         0.21%  9.48 sec  9.48 sec  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)       | | | | +-Read PG blockages               0.40%  9.48 sec  9.48 sec  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)       | | | | +-Read clock blockages            0.49%  9.48 sec  9.48 sec  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)       | | | | +-Read other blockages            0.04%  9.48 sec  9.48 sec  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)       | | | | +-Read halo blockages             0.01%  9.48 sec  9.48 sec  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)       | | | | +-Read boundary cut boxes         0.00%  9.48 sec  9.48 sec  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)       | | | +-Read blackboxes                   0.03%  9.49 sec  9.49 sec  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)       | | | +-Read prerouted                    0.63%  9.49 sec  9.49 sec  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)       | | | +-Read unlegalized nets             0.06%  9.49 sec  9.49 sec  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)       | | | +-Read nets                         0.06%  9.49 sec  9.49 sec  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)       | | | +-Set up via pillars                0.01%  9.49 sec  9.49 sec  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)       | | | +-Initialize 3D grid graph          0.05%  9.49 sec  9.49 sec  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)       | | | +-Model blockage capacity           1.40%  9.49 sec  9.49 sec  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)       | | | | +-Initialize 3D capacity          0.61%  9.49 sec  9.49 sec  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)       | | | +-Move terms for access (1T)        0.58%  9.49 sec  9.49 sec  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)       | +-Read aux data                         0.01%  9.49 sec  9.49 sec  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)       | +-Others data preparation               0.06%  9.49 sec  9.49 sec  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)       | +-Create route kernel                   5.85%  9.49 sec  9.49 sec  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)       +-Global Routing                         14.20%  9.49 sec  9.50 sec  0.01 sec  0.00 sec 
[02/18 17:57:46     29s] (I)       | +-Initialization                        0.78%  9.49 sec  9.49 sec  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)       | +-Net group 1                           9.31%  9.49 sec  9.50 sec  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)       | | +-Generate topology                   0.22%  9.49 sec  9.49 sec  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)       | | +-Phase 1a                            1.29%  9.49 sec  9.49 sec  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)       | | | +-Pattern routing (1T)              1.10%  9.49 sec  9.49 sec  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)       | | +-Phase 1b                            0.13%  9.49 sec  9.49 sec  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)       | | +-Phase 1c                            0.49%  9.49 sec  9.49 sec  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)       | | +-Phase 1d                            0.03%  9.49 sec  9.49 sec  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)       | | +-Phase 1e                            0.93%  9.49 sec  9.49 sec  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)       | | | +-Route legalization                0.17%  9.49 sec  9.49 sec  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)       | | | | +-Legalize Blockage Violations    0.01%  9.49 sec  9.49 sec  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)       | | +-Phase 1f                            0.03%  9.49 sec  9.49 sec  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)       | | +-Phase 1g                            0.28%  9.49 sec  9.49 sec  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)       | | | +-Post Routing                      0.11%  9.49 sec  9.49 sec  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)       | | +-Phase 1h                            0.23%  9.50 sec  9.50 sec  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)       | | | +-Post Routing                      0.05%  9.50 sec  9.50 sec  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)       | | +-Layer assignment (1T)               1.58%  9.50 sec  9.50 sec  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)       +-Export 3D cong map                      0.56%  9.50 sec  9.50 sec  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)       | +-Export 2D cong map                    0.20%  9.50 sec  9.50 sec  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)       +-Extract Global 3D Wires                 0.01%  9.50 sec  9.50 sec  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)       +-Track Assignment (1T)                   1.41%  9.50 sec  9.50 sec  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)       | +-Initialization                        0.04%  9.50 sec  9.50 sec  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)       | +-Track Assignment Kernel               0.87%  9.50 sec  9.50 sec  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)       | +-Free Memory                           0.00%  9.50 sec  9.50 sec  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)       +-Export                                 23.91%  9.50 sec  9.51 sec  0.01 sec  0.00 sec 
[02/18 17:57:46     29s] (I)       | +-Export DB wires                       0.30%  9.50 sec  9.50 sec  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)       | | +-Export all nets                     0.03%  9.50 sec  9.50 sec  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)       | | +-Set wire vias                       0.01%  9.50 sec  9.50 sec  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)       | +-Report wirelength                    21.16%  9.50 sec  9.51 sec  0.01 sec  0.00 sec 
[02/18 17:57:46     29s] (I)       | +-Update net boxes                      1.81%  9.51 sec  9.51 sec  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)       | +-Update timing                         0.01%  9.51 sec  9.51 sec  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)       +-Postprocess design                      0.11%  9.51 sec  9.51 sec  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)      ==================== Summary by functions =====================
[02/18 17:57:46     29s] (I)       Lv  Step                                %      Real       CPU 
[02/18 17:57:46     29s] (I)      ---------------------------------------------------------------
[02/18 17:57:46     29s] (I)        0  Early Global Route kernel     100.00%  0.04 sec  0.02 sec 
[02/18 17:57:46     29s] (I)        1  Import and model               35.88%  0.02 sec  0.01 sec 
[02/18 17:57:46     29s] (I)        1  Export                         23.91%  0.01 sec  0.00 sec 
[02/18 17:57:46     29s] (I)        1  Global Routing                 14.20%  0.01 sec  0.00 sec 
[02/18 17:57:46     29s] (I)        1  Track Assignment (1T)           1.41%  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)        1  Export 3D cong map              0.56%  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)        1  Postprocess design              0.11%  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)        1  Extract Global 3D Wires         0.01%  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)        2  Create route DB                26.25%  0.01 sec  0.01 sec 
[02/18 17:57:46     29s] (I)        2  Report wirelength              21.16%  0.01 sec  0.00 sec 
[02/18 17:57:46     29s] (I)        2  Net group 1                     9.31%  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)        2  Create route kernel             5.85%  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)        2  Create place DB                 2.49%  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)        2  Update net boxes                1.81%  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)        2  Track Assignment Kernel         0.87%  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)        2  Initialization                  0.82%  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)        2  Export DB wires                 0.30%  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)        2  Export 2D cong map              0.20%  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)        2  Others data preparation         0.06%  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)        2  Update timing                   0.01%  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)        2  Read aux data                   0.01%  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)        2  Free Memory                     0.00%  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)        3  Import route data (1T)         18.48%  0.01 sec  0.00 sec 
[02/18 17:57:46     29s] (I)        3  Import place data               2.36%  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)        3  Layer assignment (1T)           1.58%  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)        3  Phase 1a                        1.29%  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)        3  Phase 1e                        0.93%  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)        3  Phase 1c                        0.49%  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)        3  Phase 1g                        0.28%  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)        3  Phase 1h                        0.23%  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)        3  Generate topology               0.22%  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)        3  Phase 1b                        0.13%  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)        3  Phase 1f                        0.03%  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)        3  Phase 1d                        0.03%  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)        3  Export all nets                 0.03%  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)        3  Set wire vias                   0.01%  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)        4  Read blockages ( Layer 2-4 )    4.09%  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)        4  Model blockage capacity         1.40%  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)        4  Read nets                       1.37%  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)        4  Pattern routing (1T)            1.10%  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)        4  Read instances and placement    0.75%  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)        4  Read prerouted                  0.63%  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)        4  Move terms for access (1T)      0.58%  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)        4  Route legalization              0.17%  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)        4  Post Routing                    0.16%  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)        4  Read unlegalized nets           0.06%  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)        4  Initialize 3D grid graph        0.05%  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)        4  Read blackboxes                 0.03%  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)        4  Set up via pillars              0.01%  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)        5  Initialize 3D capacity          0.61%  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)        5  Read clock blockages            0.49%  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)        5  Read PG blockages               0.40%  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)        5  Read instance blockages         0.21%  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)        5  Read other blockages            0.04%  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)        5  Read halo blockages             0.01%  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)        5  Legalize Blockage Violations    0.01%  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)        5  Read routing blockages          0.01%  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] (I)        5  Read boundary cut boxes         0.00%  0.00 sec  0.00 sec 
[02/18 17:57:46     29s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[02/18 17:57:46     29s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[02/18 17:57:46     29s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[02/18 17:57:46     29s]         Early Global Route - eGR only step done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/18 17:57:46     29s]       Routing using eGR only done.
[02/18 17:57:46     29s] Net route status summary:
[02/18 17:57:46     29s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[02/18 17:57:46     29s]   Non-clock:   331 (unrouted=2, trialRouted=329, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[02/18 17:57:46     29s] 
[02/18 17:57:46     29s] CCOPT: Done with clock implementation routing.
[02/18 17:57:46     29s] 
[02/18 17:57:46     29s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/18 17:57:46     29s]     Clock implementation routing done.
[02/18 17:57:46     29s]     Leaving CCOpt scope - extractRC...
[02/18 17:57:46     29s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[02/18 17:57:46     29s] Extraction called for design 's1494_bench' of instances=314 and nets=332 using extraction engine 'preRoute' .
[02/18 17:57:46     29s] PreRoute RC Extraction called for design s1494_bench.
[02/18 17:57:46     29s] RC Extraction called in multi-corner(1) mode.
[02/18 17:57:46     29s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[02/18 17:57:46     29s] Type 'man IMPEXT-6197' for more detail.
[02/18 17:57:46     29s] RCMode: PreRoute
[02/18 17:57:46     29s]       RC Corner Indexes            0   
[02/18 17:57:46     29s] Capacitance Scaling Factor   : 1.00000 
[02/18 17:57:46     29s] Resistance Scaling Factor    : 1.00000 
[02/18 17:57:46     29s] Clock Cap. Scaling Factor    : 1.00000 
[02/18 17:57:46     29s] Clock Res. Scaling Factor    : 1.00000 
[02/18 17:57:46     29s] Shrink Factor                : 1.00000
[02/18 17:57:46     29s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/18 17:57:46     29s] 
[02/18 17:57:46     29s] Trim Metal Layers:
[02/18 17:57:46     29s] LayerId::1 widthSet size::1
[02/18 17:57:46     29s] LayerId::2 widthSet size::1
[02/18 17:57:46     29s] LayerId::3 widthSet size::1
[02/18 17:57:46     29s] LayerId::4 widthSet size::1
[02/18 17:57:46     29s] LayerId::5 widthSet size::1
[02/18 17:57:46     29s] LayerId::6 widthSet size::1
[02/18 17:57:46     29s] LayerId::7 widthSet size::1
[02/18 17:57:46     29s] LayerId::8 widthSet size::1
[02/18 17:57:46     29s] LayerId::9 widthSet size::1
[02/18 17:57:46     29s] LayerId::10 widthSet size::1
[02/18 17:57:46     29s] Updating RC grid for preRoute extraction ...
[02/18 17:57:46     29s] eee: pegSigSF::1.070000
[02/18 17:57:46     29s] Initializing multi-corner resistance tables ...
[02/18 17:57:46     29s] eee: l::1 avDens::0.047889 usedTrk::43.100072 availTrk::900.000000 sigTrk::43.100072
[02/18 17:57:46     29s] eee: l::2 avDens::0.125301 usedTrk::83.094609 availTrk::663.157895 sigTrk::83.094609
[02/18 17:57:46     29s] eee: l::3 avDens::0.165689 usedTrk::115.981966 availTrk::700.000000 sigTrk::115.981966
[02/18 17:57:46     29s] eee: l::4 avDens::0.206987 usedTrk::51.746785 availTrk::250.000000 sigTrk::51.746785
[02/18 17:57:46     29s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:57:46     29s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:57:46     29s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:57:46     29s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:57:46     29s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:57:46     29s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:57:46     29s] {RT _default_rc_corner_ 0 4 4 {3 0} 1}
[02/18 17:57:46     29s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.281200 uaWl=1.000000 uaWlH=0.223877 aWlH=0.000000 lMod=0 pMax=0.876300 pMod=80 wcR=0.223500 newSi=0.001600 wHLS=0.558750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[02/18 17:57:46     29s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1834.227M)
[02/18 17:57:46     29s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[02/18 17:57:46     29s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:57:46     29s]     Leaving CCOpt scope - Initializing placement interface...
[02/18 17:57:46     29s] OPERPROF: Starting DPlace-Init at level 1, MEM:1834.2M, EPOCH TIME: 1771466266.994377
[02/18 17:57:46     29s] Processing tracks to init pin-track alignment.
[02/18 17:57:46     29s] z: 2, totalTracks: 1
[02/18 17:57:46     29s] z: 4, totalTracks: 1
[02/18 17:57:46     29s] z: 6, totalTracks: 1
[02/18 17:57:46     29s] z: 8, totalTracks: 1
[02/18 17:57:46     29s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/18 17:57:46     29s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1834.2M, EPOCH TIME: 1771466266.996058
[02/18 17:57:46     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:46     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:46     29s] 
[02/18 17:57:46     29s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/18 17:57:46     29s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/18 17:57:46     29s] OPERPROF:     Starting CMU at level 3, MEM:1834.2M, EPOCH TIME: 1771466266.999033
[02/18 17:57:46     29s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1834.2M, EPOCH TIME: 1771466266.999609
[02/18 17:57:46     29s] 
[02/18 17:57:46     29s] Bad Lib Cell Checking (CMU) is done! (0)
[02/18 17:57:46     29s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.003, REAL:0.004, MEM:1834.2M, EPOCH TIME: 1771466266.999932
[02/18 17:57:47     29s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1834.2M, EPOCH TIME: 1771466267.000259
[02/18 17:57:47     29s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:1850.2M, EPOCH TIME: 1771466267.000915
[02/18 17:57:47     29s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=1850.2MB).
[02/18 17:57:47     29s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.006, REAL:0.007, MEM:1850.2M, EPOCH TIME: 1771466267.001288
[02/18 17:57:47     29s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:57:47     29s]     Legalizer reserving space for clock trees
[02/18 17:57:47     29s]     Calling post conditioning for eGRPC...
[02/18 17:57:47     29s]       eGRPC...
[02/18 17:57:47     29s]         eGRPC active optimizations:
[02/18 17:57:47     29s]          - Move Down
[02/18 17:57:47     29s]          - Downsizing before DRV sizing
[02/18 17:57:47     29s]          - DRV fixing with sizing
[02/18 17:57:47     29s]          - Move to fanout
[02/18 17:57:47     29s]          - Cloning
[02/18 17:57:47     29s]         
[02/18 17:57:47     29s]         Currently running CTS, using active skew data
[02/18 17:57:47     29s]         Reset bufferability constraints...
[02/18 17:57:47     29s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[02/18 17:57:47     29s]         Clock tree timing engine global stage delay update for _default_delay_corner_:both.late...
[02/18 17:57:47     29s] End AAE Lib Interpolated Model. (MEM=1850.23 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/18 17:57:47     29s]         Clock tree timing engine global stage delay update for _default_delay_corner_:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:57:47     29s]         Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:57:47     29s]         Clock DAG stats eGRPC initial state:
[02/18 17:57:47     29s]           cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/18 17:57:47     29s]           sink counts      : regular=6, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=6
[02/18 17:57:47     29s]           misc counts      : r=1, pp=0
[02/18 17:57:47     29s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/18 17:57:47     29s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/18 17:57:47     29s]           sink capacitance : total=0.004pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/18 17:57:47     29s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
[02/18 17:57:47     29s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=21.975um, total=21.975um
[02/18 17:57:47     29s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/18 17:57:47     29s]         Clock DAG net violations eGRPC initial state: none
[02/18 17:57:47     29s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[02/18 17:57:47     29s]           Leaf : target=0.100ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[02/18 17:57:47     29s]         Clock DAG hash eGRPC initial state: 14821273811892896189 14113815084777253011
[02/18 17:57:47     29s]         CTS services accumulated run-time stats eGRPC initial state:
[02/18 17:57:47     29s]           delay calculator: calls=3603, total_wall_time=0.129s, mean_wall_time=0.036ms
[02/18 17:57:47     29s]           legalizer: calls=2, total_wall_time=0.003s, mean_wall_time=1.378ms
[02/18 17:57:47     29s]           steiner router: calls=3604, total_wall_time=0.032s, mean_wall_time=0.009ms
[02/18 17:57:47     29s]         Primary reporting skew groups eGRPC initial state:
[02/18 17:57:47     29s]           skew_group blif_clk_net/_default_constraint_mode_: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.059], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/18 17:57:47     29s]               min path sink: v10_reg/CK
[02/18 17:57:47     29s]               max path sink: v10_reg/CK
[02/18 17:57:47     29s]         Skew group summary eGRPC initial state:
[02/18 17:57:47     29s]           skew_group blif_clk_net/_default_constraint_mode_: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.059], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/18 17:57:47     29s]         eGRPC Moving buffers...
[02/18 17:57:47     29s]           Clock DAG hash before 'eGRPC Moving buffers': 14821273811892896189 14113815084777253011
[02/18 17:57:47     29s]           CTS services accumulated run-time stats before 'eGRPC Moving buffers':
[02/18 17:57:47     29s]             delay calculator: calls=3603, total_wall_time=0.129s, mean_wall_time=0.036ms
[02/18 17:57:47     29s]             legalizer: calls=2, total_wall_time=0.003s, mean_wall_time=1.378ms
[02/18 17:57:47     29s]             steiner router: calls=3604, total_wall_time=0.032s, mean_wall_time=0.009ms
[02/18 17:57:47     29s]           Violation analysis...
[02/18 17:57:47     29s]           Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:57:47     29s]           Clock DAG stats after 'eGRPC Moving buffers':
[02/18 17:57:47     29s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/18 17:57:47     29s]             sink counts      : regular=6, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=6
[02/18 17:57:47     29s]             misc counts      : r=1, pp=0
[02/18 17:57:47     29s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/18 17:57:47     29s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/18 17:57:47     29s]             sink capacitance : total=0.004pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/18 17:57:47     29s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
[02/18 17:57:47     29s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=21.975um, total=21.975um
[02/18 17:57:47     29s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/18 17:57:47     29s]           Clock DAG net violations after 'eGRPC Moving buffers': none
[02/18 17:57:47     29s]           Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
[02/18 17:57:47     29s]             Leaf : target=0.100ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[02/18 17:57:47     29s]           Clock DAG hash after 'eGRPC Moving buffers': 14821273811892896189 14113815084777253011
[02/18 17:57:47     29s]           CTS services accumulated run-time stats after 'eGRPC Moving buffers':
[02/18 17:57:47     29s]             delay calculator: calls=3603, total_wall_time=0.129s, mean_wall_time=0.036ms
[02/18 17:57:47     29s]             legalizer: calls=2, total_wall_time=0.003s, mean_wall_time=1.378ms
[02/18 17:57:47     29s]             steiner router: calls=3604, total_wall_time=0.032s, mean_wall_time=0.009ms
[02/18 17:57:47     29s]           Primary reporting skew groups after 'eGRPC Moving buffers':
[02/18 17:57:47     29s]             skew_group blif_clk_net/_default_constraint_mode_: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.059]
[02/18 17:57:47     29s]                 min path sink: v10_reg/CK
[02/18 17:57:47     29s]                 max path sink: v10_reg/CK
[02/18 17:57:47     29s]           Skew group summary after 'eGRPC Moving buffers':
[02/18 17:57:47     29s]             skew_group blif_clk_net/_default_constraint_mode_: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.059]
[02/18 17:57:47     29s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/18 17:57:47     29s]         eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:57:47     29s]         eGRPC Initial Pass of Downsizing Clock Tree cells...
[02/18 17:57:47     29s]           Clock DAG hash before 'eGRPC Initial Pass of Downsizing Clock Tree cells': 14821273811892896189 14113815084777253011
[02/18 17:57:47     29s]           CTS services accumulated run-time stats before 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[02/18 17:57:47     29s]             delay calculator: calls=3603, total_wall_time=0.129s, mean_wall_time=0.036ms
[02/18 17:57:47     29s]             legalizer: calls=2, total_wall_time=0.003s, mean_wall_time=1.378ms
[02/18 17:57:47     29s]             steiner router: calls=3604, total_wall_time=0.032s, mean_wall_time=0.009ms
[02/18 17:57:47     29s]           Artificially removing long paths...
[02/18 17:57:47     29s]             Clock DAG hash before 'Artificially removing long paths': 14821273811892896189 14113815084777253011
[02/18 17:57:47     29s]             CTS services accumulated run-time stats before 'Artificially removing long paths':
[02/18 17:57:47     29s]               delay calculator: calls=3603, total_wall_time=0.129s, mean_wall_time=0.036ms
[02/18 17:57:47     29s]               legalizer: calls=2, total_wall_time=0.003s, mean_wall_time=1.378ms
[02/18 17:57:47     29s]               steiner router: calls=3604, total_wall_time=0.032s, mean_wall_time=0.009ms
[02/18 17:57:47     29s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/18 17:57:47     29s]           Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:57:47     29s]           Modifying slew-target multiplier from 1 to 0.9
[02/18 17:57:47     29s]           Downsizing prefiltering...
[02/18 17:57:47     29s]           Downsizing prefiltering done.
[02/18 17:57:47     29s]           Downsizing: ...20% ...40% ...60% ...80% ...100% 
[02/18 17:57:47     29s]           DoDownSizing Summary : numSized = 0, numUnchanged = 1, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 0
[02/18 17:57:47     29s]           CCOpt-eGRPC Downsizing: considered: 1, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
[02/18 17:57:47     29s]           Reverting slew-target multiplier from 0.9 to 1
[02/18 17:57:47     29s]           Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[02/18 17:57:47     29s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/18 17:57:47     29s]             sink counts      : regular=6, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=6
[02/18 17:57:47     29s]             misc counts      : r=1, pp=0
[02/18 17:57:47     29s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/18 17:57:47     29s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/18 17:57:47     29s]             sink capacitance : total=0.004pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/18 17:57:47     29s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
[02/18 17:57:47     29s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=21.975um, total=21.975um
[02/18 17:57:47     29s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/18 17:57:47     29s]           Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells': none
[02/18 17:57:47     29s]           Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[02/18 17:57:47     29s]             Leaf : target=0.100ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[02/18 17:57:47     29s]           Clock DAG hash after 'eGRPC Initial Pass of Downsizing Clock Tree cells': 14821273811892896189 14113815084777253011
[02/18 17:57:47     29s]           CTS services accumulated run-time stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[02/18 17:57:47     29s]             delay calculator: calls=3603, total_wall_time=0.129s, mean_wall_time=0.036ms
[02/18 17:57:47     29s]             legalizer: calls=2, total_wall_time=0.003s, mean_wall_time=1.378ms
[02/18 17:57:47     29s]             steiner router: calls=3604, total_wall_time=0.032s, mean_wall_time=0.009ms
[02/18 17:57:47     29s]           Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[02/18 17:57:47     29s]             skew_group blif_clk_net/_default_constraint_mode_: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.059]
[02/18 17:57:47     29s]                 min path sink: v10_reg/CK
[02/18 17:57:47     29s]                 max path sink: v10_reg/CK
[02/18 17:57:47     29s]           Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[02/18 17:57:47     29s]             skew_group blif_clk_net/_default_constraint_mode_: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.059]
[02/18 17:57:47     29s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/18 17:57:47     29s]         eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:57:47     29s]         eGRPC Fixing DRVs...
[02/18 17:57:47     29s]           Clock DAG hash before 'eGRPC Fixing DRVs': 14821273811892896189 14113815084777253011
[02/18 17:57:47     29s]           CTS services accumulated run-time stats before 'eGRPC Fixing DRVs':
[02/18 17:57:47     29s]             delay calculator: calls=3603, total_wall_time=0.129s, mean_wall_time=0.036ms
[02/18 17:57:47     29s]             legalizer: calls=2, total_wall_time=0.003s, mean_wall_time=1.378ms
[02/18 17:57:47     29s]             steiner router: calls=3604, total_wall_time=0.032s, mean_wall_time=0.009ms
[02/18 17:57:47     29s]           Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[02/18 17:57:47     29s]           CCOpt-eGRPC: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[02/18 17:57:47     29s]           
[02/18 17:57:47     29s]           Statistics: Fix DRVs (cell sizing):
[02/18 17:57:47     29s]           ===================================
[02/18 17:57:47     29s]           
[02/18 17:57:47     29s]           Cell changes by Net Type:
[02/18 17:57:47     29s]           
[02/18 17:57:47     29s]           -------------------------------------------------------------------------------------------------
[02/18 17:57:47     29s]           Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[02/18 17:57:47     29s]           -------------------------------------------------------------------------------------------------
[02/18 17:57:47     29s]           top                0            0           0            0                    0                0
[02/18 17:57:47     29s]           trunk              0            0           0            0                    0                0
[02/18 17:57:47     29s]           leaf               0            0           0            0                    0                0
[02/18 17:57:47     29s]           -------------------------------------------------------------------------------------------------
[02/18 17:57:47     29s]           Total              0            0           0            0                    0                0
[02/18 17:57:47     29s]           -------------------------------------------------------------------------------------------------
[02/18 17:57:47     29s]           
[02/18 17:57:47     29s]           Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[02/18 17:57:47     29s]           Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[02/18 17:57:47     29s]           
[02/18 17:57:47     29s]           Clock DAG stats after 'eGRPC Fixing DRVs':
[02/18 17:57:47     29s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/18 17:57:47     29s]             sink counts      : regular=6, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=6
[02/18 17:57:47     29s]             misc counts      : r=1, pp=0
[02/18 17:57:47     29s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/18 17:57:47     29s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/18 17:57:47     29s]             sink capacitance : total=0.004pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/18 17:57:47     29s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
[02/18 17:57:47     29s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=21.975um, total=21.975um
[02/18 17:57:47     29s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/18 17:57:47     29s]           Clock DAG net violations after 'eGRPC Fixing DRVs': none
[02/18 17:57:47     29s]           Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
[02/18 17:57:47     29s]             Leaf : target=0.100ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[02/18 17:57:47     29s]           Clock DAG hash after 'eGRPC Fixing DRVs': 14821273811892896189 14113815084777253011
[02/18 17:57:47     29s]           CTS services accumulated run-time stats after 'eGRPC Fixing DRVs':
[02/18 17:57:47     29s]             delay calculator: calls=3603, total_wall_time=0.129s, mean_wall_time=0.036ms
[02/18 17:57:47     29s]             legalizer: calls=2, total_wall_time=0.003s, mean_wall_time=1.378ms
[02/18 17:57:47     29s]             steiner router: calls=3604, total_wall_time=0.032s, mean_wall_time=0.009ms
[02/18 17:57:47     29s]           Primary reporting skew groups after 'eGRPC Fixing DRVs':
[02/18 17:57:47     29s]             skew_group blif_clk_net/_default_constraint_mode_: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.059]
[02/18 17:57:47     29s]                 min path sink: v10_reg/CK
[02/18 17:57:47     29s]                 max path sink: v10_reg/CK
[02/18 17:57:47     29s]           Skew group summary after 'eGRPC Fixing DRVs':
[02/18 17:57:47     29s]             skew_group blif_clk_net/_default_constraint_mode_: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.059]
[02/18 17:57:47     29s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/18 17:57:47     29s]         eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:57:47     29s]         
[02/18 17:57:47     29s]         Slew Diagnostics: After DRV fixing
[02/18 17:57:47     29s]         ==================================
[02/18 17:57:47     29s]         
[02/18 17:57:47     29s]         Global Causes:
[02/18 17:57:47     29s]         
[02/18 17:57:47     29s]         -------------------------------------
[02/18 17:57:47     29s]         Cause
[02/18 17:57:47     29s]         -------------------------------------
[02/18 17:57:47     29s]         DRV fixing with buffering is disabled
[02/18 17:57:47     29s]         -------------------------------------
[02/18 17:57:47     29s]         
[02/18 17:57:47     29s]         Top 5 overslews:
[02/18 17:57:47     29s]         
[02/18 17:57:47     29s]         ---------------------------------
[02/18 17:57:47     29s]         Overslew    Causes    Driving Pin
[02/18 17:57:47     29s]         ---------------------------------
[02/18 17:57:47     29s]           (empty table)
[02/18 17:57:47     29s]         ---------------------------------
[02/18 17:57:47     29s]         
[02/18 17:57:47     29s]         Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[02/18 17:57:47     29s]         
[02/18 17:57:47     29s]         -------------------
[02/18 17:57:47     29s]         Cause    Occurences
[02/18 17:57:47     29s]         -------------------
[02/18 17:57:47     29s]           (empty table)
[02/18 17:57:47     29s]         -------------------
[02/18 17:57:47     29s]         
[02/18 17:57:47     29s]         Violation diagnostics counts from the 0 nodes that have violations:
[02/18 17:57:47     29s]         
[02/18 17:57:47     29s]         -------------------
[02/18 17:57:47     29s]         Cause    Occurences
[02/18 17:57:47     29s]         -------------------
[02/18 17:57:47     29s]           (empty table)
[02/18 17:57:47     29s]         -------------------
[02/18 17:57:47     29s]         
[02/18 17:57:47     29s]         Reconnecting optimized routes...
[02/18 17:57:47     29s]         Reset timing graph...
[02/18 17:57:47     29s] Ignoring AAE DB Resetting ...
[02/18 17:57:47     29s]         Reset timing graph done.
[02/18 17:57:47     29s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:57:47     29s]         Violation analysis...
[02/18 17:57:47     29s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:57:47     29s]         Clock instances to consider for cloning: 0
[02/18 17:57:47     29s]         Reset timing graph...
[02/18 17:57:47     29s] Ignoring AAE DB Resetting ...
[02/18 17:57:47     29s]         Reset timing graph done.
[02/18 17:57:47     29s]         Set dirty flag on 0 instances, 0 nets
[02/18 17:57:47     29s]         Clock DAG stats before routing clock trees:
[02/18 17:57:47     29s]           cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/18 17:57:47     29s]           sink counts      : regular=6, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=6
[02/18 17:57:47     29s]           misc counts      : r=1, pp=0
[02/18 17:57:47     29s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/18 17:57:47     29s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/18 17:57:47     29s]           sink capacitance : total=0.004pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/18 17:57:47     29s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
[02/18 17:57:47     29s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=21.975um, total=21.975um
[02/18 17:57:47     29s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/18 17:57:47     29s]         Clock DAG net violations before routing clock trees: none
[02/18 17:57:47     29s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[02/18 17:57:47     29s]           Leaf : target=0.100ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[02/18 17:57:47     29s]         Clock DAG hash before routing clock trees: 14821273811892896189 14113815084777253011
[02/18 17:57:47     29s]         CTS services accumulated run-time stats before routing clock trees:
[02/18 17:57:47     29s]           delay calculator: calls=3603, total_wall_time=0.129s, mean_wall_time=0.036ms
[02/18 17:57:47     29s]           legalizer: calls=2, total_wall_time=0.003s, mean_wall_time=1.378ms
[02/18 17:57:47     29s]           steiner router: calls=3604, total_wall_time=0.032s, mean_wall_time=0.009ms
[02/18 17:57:47     29s]         Primary reporting skew groups before routing clock trees:
[02/18 17:57:47     29s]           skew_group blif_clk_net/_default_constraint_mode_: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.059], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/18 17:57:47     29s]               min path sink: v10_reg/CK
[02/18 17:57:47     29s]               max path sink: v10_reg/CK
[02/18 17:57:47     29s]         Skew group summary before routing clock trees:
[02/18 17:57:47     29s]           skew_group blif_clk_net/_default_constraint_mode_: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.059], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/18 17:57:47     29s]       eGRPC done.
[02/18 17:57:47     29s]     Calling post conditioning for eGRPC done.
[02/18 17:57:47     29s]   eGR Post Conditioning loop iteration 0 done.
[02/18 17:57:47     29s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[02/18 17:57:47     29s]   Leaving CCOpt scope - Cleaning up placement interface...
[02/18 17:57:47     29s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1888.4M, EPOCH TIME: 1771466267.028688
[02/18 17:57:47     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:47     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:47     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:47     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:47     29s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.001, REAL:0.002, MEM:1849.4M, EPOCH TIME: 1771466267.030415
[02/18 17:57:47     29s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:57:47     29s]   Leaving CCOpt scope - ClockRefiner...
[02/18 17:57:47     29s]   Assigned high priority to 0 instances.
[02/18 17:57:47     29s]   Soft fixed 0 clock instances.
[02/18 17:57:47     29s]   Performing Single Pass Refine Place.
[02/18 17:57:47     29s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[02/18 17:57:47     29s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1849.4M, EPOCH TIME: 1771466267.034149
[02/18 17:57:47     29s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1849.4M, EPOCH TIME: 1771466267.034237
[02/18 17:57:47     29s] Processing tracks to init pin-track alignment.
[02/18 17:57:47     29s] z: 2, totalTracks: 1
[02/18 17:57:47     29s] z: 4, totalTracks: 1
[02/18 17:57:47     29s] z: 6, totalTracks: 1
[02/18 17:57:47     29s] z: 8, totalTracks: 1
[02/18 17:57:47     29s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/18 17:57:47     29s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1849.4M, EPOCH TIME: 1771466267.035431
[02/18 17:57:47     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:47     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:47     29s] 
[02/18 17:57:47     29s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/18 17:57:47     29s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/18 17:57:47     29s] OPERPROF:       Starting CMU at level 4, MEM:1849.4M, EPOCH TIME: 1771466267.038286
[02/18 17:57:47     29s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1849.4M, EPOCH TIME: 1771466267.038788
[02/18 17:57:47     29s] 
[02/18 17:57:47     29s] Bad Lib Cell Checking (CMU) is done! (0)
[02/18 17:57:47     29s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.003, REAL:0.004, MEM:1849.4M, EPOCH TIME: 1771466267.039135
[02/18 17:57:47     29s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1849.4M, EPOCH TIME: 1771466267.039421
[02/18 17:57:47     29s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1849.4M, EPOCH TIME: 1771466267.039703
[02/18 17:57:47     29s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1849.4MB).
[02/18 17:57:47     29s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.005, REAL:0.006, MEM:1849.4M, EPOCH TIME: 1771466267.040127
[02/18 17:57:47     29s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.005, REAL:0.006, MEM:1849.4M, EPOCH TIME: 1771466267.040163
[02/18 17:57:47     29s] TDRefine: refinePlace mode is spiral
[02/18 17:57:47     29s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1716878.7
[02/18 17:57:47     29s] OPERPROF: Starting RefinePlace at level 1, MEM:1849.4M, EPOCH TIME: 1771466267.040220
[02/18 17:57:47     29s] *** Starting refinePlace (0:00:29.5 mem=1849.4M) ***
[02/18 17:57:47     29s] Total net bbox length = 2.513e+03 (1.295e+03 1.218e+03) (ext = 2.260e+02)
[02/18 17:57:47     29s] 
[02/18 17:57:47     29s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/18 17:57:47     29s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/18 17:57:47     29s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/18 17:57:47     29s] (I)      Default pattern map key = s1494_bench_default.
[02/18 17:57:47     29s] (I)      Default pattern map key = s1494_bench_default.
[02/18 17:57:47     29s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1849.4M, EPOCH TIME: 1771466267.041963
[02/18 17:57:47     29s] Starting refinePlace ...
[02/18 17:57:47     29s] (I)      Default pattern map key = s1494_bench_default.
[02/18 17:57:47     29s] One DDP V2 for no tweak run.
[02/18 17:57:47     29s] (I)      Default pattern map key = s1494_bench_default.
[02/18 17:57:47     29s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:1849.4M, EPOCH TIME: 1771466267.043849
[02/18 17:57:47     29s] DDP initSite1 nrRow 13 nrJob 13
[02/18 17:57:47     29s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:1849.4M, EPOCH TIME: 1771466267.043907
[02/18 17:57:47     29s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:1849.4M, EPOCH TIME: 1771466267.043960
[02/18 17:57:47     29s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:1849.4M, EPOCH TIME: 1771466267.043999
[02/18 17:57:47     29s] DDP markSite nrRow 13 nrJob 13
[02/18 17:57:47     29s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:1849.4M, EPOCH TIME: 1771466267.044047
[02/18 17:57:47     29s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.000, MEM:1849.4M, EPOCH TIME: 1771466267.044086
[02/18 17:57:47     29s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:1849.4M, EPOCH TIME: 1771466267.044497
[02/18 17:57:47     29s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:1849.4M, EPOCH TIME: 1771466267.044707
[02/18 17:57:47     29s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.000, REAL:0.000, MEM:1849.4M, EPOCH TIME: 1771466267.044778
[02/18 17:57:47     29s] ** Cut row section cpu time 0:00:00.0.
[02/18 17:57:47     29s]  ** Cut row section real time 0:00:00.0.
[02/18 17:57:47     29s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.001, MEM:1849.4M, EPOCH TIME: 1771466267.045002
[02/18 17:57:47     29s]   Spread Effort: high, standalone mode, useDDP on.
[02/18 17:57:47     29s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1849.4MB) @(0:00:29.5 - 0:00:29.5).
[02/18 17:57:47     29s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/18 17:57:47     29s] wireLenOptFixPriorityInst 6 inst fixed
[02/18 17:57:47     29s] 
[02/18 17:57:47     29s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[02/18 17:57:47     29s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df625c0): Rebuild thread pool 0x7f72249664b0.
[02/18 17:57:47     29s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df625c0): 0 out of 1 thread pools are available.
[02/18 17:57:47     29s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[02/18 17:57:47     29s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[02/18 17:57:47     29s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/18 17:57:47     29s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1825.4MB) @(0:00:29.5 - 0:00:29.5).
[02/18 17:57:47     29s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/18 17:57:47     29s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1825.4MB
[02/18 17:57:47     29s] Statistics of distance of Instance movement in refine placement:
[02/18 17:57:47     29s]   maximum (X+Y) =         0.00 um
[02/18 17:57:47     29s]   mean    (X+Y) =         0.00 um
[02/18 17:57:47     29s] Summary Report:
[02/18 17:57:47     29s] Instances move: 0 (out of 314 movable)
[02/18 17:57:47     29s] Instances flipped: 0
[02/18 17:57:47     29s] Mean displacement: 0.00 um
[02/18 17:57:47     29s] Max displacement: 0.00 um 
[02/18 17:57:47     29s] Total instances moved : 0
[02/18 17:57:47     29s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.018, REAL:0.018, MEM:1825.4M, EPOCH TIME: 1771466267.059869
[02/18 17:57:47     29s] Total net bbox length = 2.513e+03 (1.295e+03 1.218e+03) (ext = 2.260e+02)
[02/18 17:57:47     29s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1825.4MB
[02/18 17:57:47     29s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1825.4MB) @(0:00:29.5 - 0:00:29.5).
[02/18 17:57:47     29s] *** Finished refinePlace (0:00:29.5 mem=1825.4M) ***
[02/18 17:57:47     29s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1716878.7
[02/18 17:57:47     29s] OPERPROF: Finished RefinePlace at level 1, CPU:0.019, REAL:0.021, MEM:1825.4M, EPOCH TIME: 1771466267.060905
[02/18 17:57:47     29s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1825.4M, EPOCH TIME: 1771466267.060953
[02/18 17:57:47     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:314).
[02/18 17:57:47     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:47     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:47     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:47     29s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.001, REAL:0.001, MEM:1825.4M, EPOCH TIME: 1771466267.062301
[02/18 17:57:47     29s]   ClockRefiner summary
[02/18 17:57:47     29s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 6).
[02/18 17:57:47     29s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 0).
[02/18 17:57:47     29s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 6).
[02/18 17:57:47     29s]   Restoring pStatusCts on 0 clock instances.
[02/18 17:57:47     29s]   Revert refine place priority changes on 0 instances.
[02/18 17:57:47     29s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:57:47     29s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:00.1 real=0:00:00.2)
[02/18 17:57:47     29s]   CCOpt::Phase::Routing...
[02/18 17:57:47     29s]   Clock implementation routing...
[02/18 17:57:47     29s]     Leaving CCOpt scope - Routing Tools...
[02/18 17:57:47     29s] Net route status summary:
[02/18 17:57:47     29s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[02/18 17:57:47     29s]   Non-clock:   331 (unrouted=2, trialRouted=329, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[02/18 17:57:47     29s]     Routing using eGR in eGR->NR Step...
[02/18 17:57:47     29s]       Early Global Route - eGR->Nr High Frequency step...
[02/18 17:57:47     29s] (ccopt eGR): There are 1 nets to be routed. 0 nets have skip routing designation.
[02/18 17:57:47     29s] (ccopt eGR): There are 1 nets for routing of which 1 have one or more fixed wires.
[02/18 17:57:47     29s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[02/18 17:57:47     29s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[02/18 17:57:47     29s] (ccopt eGR): Start to route 1 all nets
[02/18 17:57:47     29s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[02/18 17:57:47     29s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1825.38 MB )
[02/18 17:57:47     29s] (I)      ==================== Layers =====================
[02/18 17:57:47     29s] (I)      +-----+----+---------+---------+--------+-------+
[02/18 17:57:47     29s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[02/18 17:57:47     29s] (I)      +-----+----+---------+---------+--------+-------+
[02/18 17:57:47     29s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[02/18 17:57:47     29s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[02/18 17:57:47     29s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[02/18 17:57:47     29s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[02/18 17:57:47     29s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[02/18 17:57:47     29s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[02/18 17:57:47     29s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[02/18 17:57:47     29s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[02/18 17:57:47     29s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[02/18 17:57:47     29s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[02/18 17:57:47     29s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[02/18 17:57:47     29s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[02/18 17:57:47     29s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[02/18 17:57:47     29s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[02/18 17:57:47     29s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[02/18 17:57:47     29s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[02/18 17:57:47     29s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[02/18 17:57:47     29s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[02/18 17:57:47     29s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[02/18 17:57:47     29s] (I)      +-----+----+---------+---------+--------+-------+
[02/18 17:57:47     29s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[02/18 17:57:47     29s] (I)      +-----+----+---------+---------+--------+-------+
[02/18 17:57:47     29s] (I)      Started Import and model ( Curr Mem: 1825.38 MB )
[02/18 17:57:47     29s] (I)      Default pattern map key = s1494_bench_default.
[02/18 17:57:47     29s] (I)      == Non-default Options ==
[02/18 17:57:47     29s] (I)      Clean congestion better                            : true
[02/18 17:57:47     29s] (I)      Estimate vias on DPT layer                         : true
[02/18 17:57:47     29s] (I)      Clean congestion layer assignment rounds           : 3
[02/18 17:57:47     29s] (I)      Layer constraints as soft constraints              : true
[02/18 17:57:47     29s] (I)      Soft top layer                                     : true
[02/18 17:57:47     29s] (I)      Skip prospective layer relax nets                  : true
[02/18 17:57:47     29s] (I)      Better NDR handling                                : true
[02/18 17:57:47     29s] (I)      Improved NDR modeling in LA                        : true
[02/18 17:57:47     29s] (I)      Routing cost fix for NDR handling                  : true
[02/18 17:57:47     29s] (I)      Block tracks for preroutes                         : true
[02/18 17:57:47     29s] (I)      Assign IRoute by net group key                     : true
[02/18 17:57:47     29s] (I)      Block unroutable channels                          : true
[02/18 17:57:47     29s] (I)      Block unroutable channels 3D                       : true
[02/18 17:57:47     29s] (I)      Bound layer relaxed segment wl                     : true
[02/18 17:57:47     29s] (I)      Blocked pin reach length threshold                 : 2
[02/18 17:57:47     29s] (I)      Check blockage within NDR space in TA              : true
[02/18 17:57:47     29s] (I)      Skip must join for term with via pillar            : true
[02/18 17:57:47     29s] (I)      Model find APA for IO pin                          : true
[02/18 17:57:47     29s] (I)      On pin location for off pin term                   : true
[02/18 17:57:47     29s] (I)      Handle EOL spacing                                 : true
[02/18 17:57:47     29s] (I)      Merge PG vias by gap                               : true
[02/18 17:57:47     29s] (I)      Maximum routing layer                              : 4
[02/18 17:57:47     29s] (I)      Route selected nets only                           : true
[02/18 17:57:47     29s] (I)      Refine MST                                         : true
[02/18 17:57:47     29s] (I)      Honor PRL                                          : true
[02/18 17:57:47     29s] (I)      Strong congestion aware                            : true
[02/18 17:57:47     29s] (I)      Improved initial location for IRoutes              : true
[02/18 17:57:47     29s] (I)      Multi panel TA                                     : true
[02/18 17:57:47     29s] (I)      Penalize wire overlap                              : true
[02/18 17:57:47     29s] (I)      Expand small instance blockage                     : true
[02/18 17:57:47     29s] (I)      Reduce via in TA                                   : true
[02/18 17:57:47     29s] (I)      SS-aware routing                                   : true
[02/18 17:57:47     29s] (I)      Improve tree edge sharing                          : true
[02/18 17:57:47     29s] (I)      Improve 2D via estimation                          : true
[02/18 17:57:47     29s] (I)      Refine Steiner tree                                : true
[02/18 17:57:47     29s] (I)      Build spine tree                                   : true
[02/18 17:57:47     29s] (I)      Model pass through capacity                        : true
[02/18 17:57:47     29s] (I)      Extend blockages by a half GCell                   : true
[02/18 17:57:47     29s] (I)      Consider pin shapes                                : true
[02/18 17:57:47     29s] (I)      Consider pin shapes for all nodes                  : true
[02/18 17:57:47     29s] (I)      Consider NR APA                                    : true
[02/18 17:57:47     29s] (I)      Consider IO pin shape                              : true
[02/18 17:57:47     29s] (I)      Fix pin connection bug                             : true
[02/18 17:57:47     29s] (I)      Consider layer RC for local wires                  : true
[02/18 17:57:47     29s] (I)      Route to clock mesh pin                            : true
[02/18 17:57:47     29s] (I)      LA-aware pin escape length                         : 2
[02/18 17:57:47     29s] (I)      Connect multiple ports                             : true
[02/18 17:57:47     29s] (I)      Split for must join                                : true
[02/18 17:57:47     29s] (I)      Number of threads                                  : 1
[02/18 17:57:47     29s] (I)      Routing effort level                               : 10000
[02/18 17:57:47     29s] (I)      Prefer layer length threshold                      : 8
[02/18 17:57:47     29s] (I)      Overflow penalty cost                              : 10
[02/18 17:57:47     29s] (I)      A-star cost                                        : 0.300000
[02/18 17:57:47     29s] (I)      Misalignment cost                                  : 10.000000
[02/18 17:57:47     29s] (I)      Threshold for short IRoute                         : 6
[02/18 17:57:47     29s] (I)      Via cost during post routing                       : 1.000000
[02/18 17:57:47     29s] (I)      Layer congestion ratios                            : { { 1.0 } }
[02/18 17:57:47     29s] (I)      Source-to-sink ratio                               : 0.300000
[02/18 17:57:47     29s] (I)      Scenic ratio bound                                 : 3.000000
[02/18 17:57:47     29s] (I)      Segment layer relax scenic ratio                   : 1.250000
[02/18 17:57:47     29s] (I)      Source-sink aware LA ratio                         : 0.500000
[02/18 17:57:47     29s] (I)      PG-aware similar topology routing                  : true
[02/18 17:57:47     29s] (I)      Maze routing via cost fix                          : true
[02/18 17:57:47     29s] (I)      Apply PRL on PG terms                              : true
[02/18 17:57:47     29s] (I)      Apply PRL on obs objects                           : true
[02/18 17:57:47     29s] (I)      Handle range-type spacing rules                    : true
[02/18 17:57:47     29s] (I)      PG gap threshold multiplier                        : 10.000000
[02/18 17:57:47     29s] (I)      Parallel spacing query fix                         : true
[02/18 17:57:47     29s] (I)      Force source to root IR                            : true
[02/18 17:57:47     29s] (I)      Layer Weights                                      : L2:4 L3:2.5
[02/18 17:57:47     29s] (I)      Do not relax to DPT layer                          : true
[02/18 17:57:47     29s] (I)      No DPT in post routing                             : true
[02/18 17:57:47     29s] (I)      Modeling PG via merging fix                        : true
[02/18 17:57:47     29s] (I)      Shield aware TA                                    : true
[02/18 17:57:47     29s] (I)      Strong shield aware TA                             : true
[02/18 17:57:47     29s] (I)      Overflow calculation fix in LA                     : true
[02/18 17:57:47     29s] (I)      Post routing fix                                   : true
[02/18 17:57:47     29s] (I)      Strong post routing                                : true
[02/18 17:57:47     29s] (I)      NDR via pillar fix                                 : true
[02/18 17:57:47     29s] (I)      Violation on path threshold                        : 1
[02/18 17:57:47     29s] (I)      Pass through capacity modeling                     : true
[02/18 17:57:47     29s] (I)      Select the non-relaxed segments in post routing stage : true
[02/18 17:57:47     29s] (I)      Select term pin box for io pin                     : true
[02/18 17:57:47     29s] (I)      Penalize NDR sharing                               : true
[02/18 17:57:47     29s] (I)      Enable special modeling                            : false
[02/18 17:57:47     29s] (I)      Keep fixed segments                                : true
[02/18 17:57:47     29s] (I)      Reorder net groups by key                          : true
[02/18 17:57:47     29s] (I)      Increase net scenic ratio                          : true
[02/18 17:57:47     29s] (I)      Method to set GCell size                           : row
[02/18 17:57:47     29s] (I)      Connect multiple ports and must join fix           : true
[02/18 17:57:47     29s] (I)      Avoid high resistance layers                       : true
[02/18 17:57:47     29s] (I)      Model find APA for IO pin fix                      : true
[02/18 17:57:47     29s] (I)      Avoid connecting non-metal layers                  : true
[02/18 17:57:47     29s] (I)      Use track pitch for NDR                            : true
[02/18 17:57:47     29s] (I)      Enable layer relax to lower layer                  : true
[02/18 17:57:47     29s] (I)      Enable layer relax to upper layer                  : true
[02/18 17:57:47     29s] (I)      Top layer relaxation fix                           : true
[02/18 17:57:47     29s] (I)      Handle non-default track width                     : false
[02/18 17:57:47     29s] (I)      Counted 86 PG shapes. We will not process PG shapes layer by layer.
[02/18 17:57:47     29s] (I)      Use row-based GCell size
[02/18 17:57:47     29s] (I)      Use row-based GCell align
[02/18 17:57:47     29s] (I)      layer 0 area = 0
[02/18 17:57:47     29s] (I)      layer 1 area = 0
[02/18 17:57:47     29s] (I)      layer 2 area = 0
[02/18 17:57:47     29s] (I)      layer 3 area = 0
[02/18 17:57:47     29s] (I)      GCell unit size   : 2800
[02/18 17:57:47     29s] (I)      GCell multiplier  : 1
[02/18 17:57:47     29s] (I)      GCell row height  : 2800
[02/18 17:57:47     29s] (I)      Actual row height : 2800
[02/18 17:57:47     29s] (I)      GCell align ref   : 12160 12040
[02/18 17:57:47     29s] [NR-eGR] Track table information for default rule: 
[02/18 17:57:47     29s] [NR-eGR] metal1 has single uniform track structure
[02/18 17:57:47     29s] [NR-eGR] metal2 has single uniform track structure
[02/18 17:57:47     29s] [NR-eGR] metal3 has single uniform track structure
[02/18 17:57:47     29s] [NR-eGR] metal4 has single uniform track structure
[02/18 17:57:47     29s] [NR-eGR] metal5 has single uniform track structure
[02/18 17:57:47     29s] [NR-eGR] metal6 has single uniform track structure
[02/18 17:57:47     29s] [NR-eGR] metal7 has single uniform track structure
[02/18 17:57:47     29s] [NR-eGR] metal8 has single uniform track structure
[02/18 17:57:47     29s] [NR-eGR] metal9 has single uniform track structure
[02/18 17:57:47     29s] [NR-eGR] metal10 has single uniform track structure
[02/18 17:57:47     29s] (I)      ============== Default via ===============
[02/18 17:57:47     29s] (I)      +---+------------------+-----------------+
[02/18 17:57:47     29s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[02/18 17:57:47     29s] (I)      +---+------------------+-----------------+
[02/18 17:57:47     29s] (I)      | 1 |    9  via1_8     |    1  via1_0    |
[02/18 17:57:47     29s] (I)      | 2 |   18  via2_8     |   10  via2_0    |
[02/18 17:57:47     29s] (I)      | 3 |   21  via3_2     |   19  via3_0    |
[02/18 17:57:47     29s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[02/18 17:57:47     29s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[02/18 17:57:47     29s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[02/18 17:57:47     29s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[02/18 17:57:47     29s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[02/18 17:57:47     29s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[02/18 17:57:47     29s] (I)      +---+------------------+-----------------+
[02/18 17:57:47     29s] [NR-eGR] Read 136 PG shapes
[02/18 17:57:47     29s] [NR-eGR] Read 0 clock shapes
[02/18 17:57:47     29s] [NR-eGR] Read 0 other shapes
[02/18 17:57:47     29s] [NR-eGR] #Routing Blockages  : 0
[02/18 17:57:47     29s] [NR-eGR] #Instance Blockages : 0
[02/18 17:57:47     29s] [NR-eGR] #PG Blockages       : 136
[02/18 17:57:47     29s] [NR-eGR] #Halo Blockages     : 0
[02/18 17:57:47     29s] [NR-eGR] #Boundary Blockages : 0
[02/18 17:57:47     29s] [NR-eGR] #Clock Blockages    : 0
[02/18 17:57:47     29s] [NR-eGR] #Other Blockages    : 0
[02/18 17:57:47     29s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/18 17:57:47     29s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[02/18 17:57:47     29s] [NR-eGR] Read 330 nets ( ignored 329 )
[02/18 17:57:47     29s] [NR-eGR] Connected 0 must-join pins/ports
[02/18 17:57:47     29s] (I)      early_global_route_priority property id does not exist.
[02/18 17:57:47     29s] (I)      Read Num Blocks=136  Num Prerouted Wires=0  Num CS=0
[02/18 17:57:47     29s] (I)      Layer 1 (V) : #blockages 136 : #preroutes 0
[02/18 17:57:47     29s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[02/18 17:57:47     29s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[02/18 17:57:47     29s] (I)      Moved 1 terms for better access 
[02/18 17:57:47     29s] (I)      Number of ignored nets                =      0
[02/18 17:57:47     29s] (I)      Number of connected nets              =      0
[02/18 17:57:47     29s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[02/18 17:57:47     29s] (I)      Number of clock nets                  =      1.  Ignored: No
[02/18 17:57:47     29s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/18 17:57:47     29s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/18 17:57:47     29s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/18 17:57:47     29s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/18 17:57:47     29s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/18 17:57:47     29s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[02/18 17:57:47     29s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/18 17:57:47     29s] [NR-eGR] There are 1 clock nets ( 1 with NDR ).
[02/18 17:57:47     29s] (I)      Ndr track 0 does not exist
[02/18 17:57:47     29s] (I)      ---------------------Grid Graph Info--------------------
[02/18 17:57:47     29s] (I)      Routing area        : (0, 0) - (62700, 60480)
[02/18 17:57:47     29s] (I)      Core area           : (12160, 12040) - (50540, 48440)
[02/18 17:57:47     29s] (I)      Site width          :   380  (dbu)
[02/18 17:57:47     29s] (I)      Row height          :  2800  (dbu)
[02/18 17:57:47     29s] (I)      GCell row height    :  2800  (dbu)
[02/18 17:57:47     29s] (I)      GCell width         :  2800  (dbu)
[02/18 17:57:47     29s] (I)      GCell height        :  2800  (dbu)
[02/18 17:57:47     29s] (I)      Grid                :    23    22     4
[02/18 17:57:47     29s] (I)      Layer numbers       :     1     2     3     4
[02/18 17:57:47     29s] (I)      Vertical capacity   :     0  2800     0  2800
[02/18 17:57:47     29s] (I)      Horizontal capacity :     0     0  2800     0
[02/18 17:57:47     29s] (I)      Default wire width  :   140   140   140   280
[02/18 17:57:47     29s] (I)      Default wire space  :   130   140   140   280
[02/18 17:57:47     29s] (I)      Default wire pitch  :   270   280   280   560
[02/18 17:57:47     29s] (I)      Default pitch size  :   270   380   280   560
[02/18 17:57:47     29s] (I)      First track coord   :   140   190   140   590
[02/18 17:57:47     29s] (I)      Num tracks per GCell: 10.37  7.37 10.00  5.00
[02/18 17:57:47     29s] (I)      Total num of tracks :   216   165   216   111
[02/18 17:57:47     29s] (I)      Num of masks        :     1     1     1     1
[02/18 17:57:47     29s] (I)      Num of trim masks   :     0     0     0     0
[02/18 17:57:47     29s] (I)      --------------------------------------------------------
[02/18 17:57:47     29s] 
[02/18 17:57:47     29s] [NR-eGR] ============ Routing rule table ============
[02/18 17:57:47     29s] [NR-eGR] Rule id: 0  Nets: 1
[02/18 17:57:47     29s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[02/18 17:57:47     29s] (I)                    Layer    2    3     4 
[02/18 17:57:47     29s] (I)                    Pitch  760  560  1120 
[02/18 17:57:47     29s] (I)             #Used tracks    2    2     2 
[02/18 17:57:47     29s] (I)       #Fully used tracks    1    1     1 
[02/18 17:57:47     29s] [NR-eGR] ========================================
[02/18 17:57:47     29s] [NR-eGR] 
[02/18 17:57:47     29s] (I)      =============== Blocked Tracks ===============
[02/18 17:57:47     29s] (I)      +-------+---------+----------+---------------+
[02/18 17:57:47     29s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/18 17:57:47     29s] (I)      +-------+---------+----------+---------------+
[02/18 17:57:47     29s] (I)      |     1 |       0 |        0 |         0.00% |
[02/18 17:57:47     29s] (I)      |     2 |    3630 |      760 |        20.94% |
[02/18 17:57:47     29s] (I)      |     3 |    4968 |        0 |         0.00% |
[02/18 17:57:47     29s] (I)      |     4 |    2442 |        0 |         0.00% |
[02/18 17:57:47     29s] (I)      +-------+---------+----------+---------------+
[02/18 17:57:47     29s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.03 sec, Curr Mem: 1825.38 MB )
[02/18 17:57:47     29s] (I)      Reset routing kernel
[02/18 17:57:47     29s] (I)      Started Global Routing ( Curr Mem: 1825.38 MB )
[02/18 17:57:47     29s] (I)      totalPins=7  totalGlobalPin=7 (100.00%)
[02/18 17:57:47     29s] (I)      total 2D Cap : 7410 = (4968 H, 2442 V)
[02/18 17:57:47     29s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[02/18 17:57:47     29s] (I)      
[02/18 17:57:47     29s] (I)      ============  Phase 1a Route ============
[02/18 17:57:47     29s] (I)      Usage: 12 = (8 H, 4 V) = (0.16% H, 0.16% V) = (1.120e+01um H, 5.600e+00um V)
[02/18 17:57:47     29s] (I)      
[02/18 17:57:47     29s] (I)      ============  Phase 1b Route ============
[02/18 17:57:47     29s] (I)      Usage: 12 = (8 H, 4 V) = (0.16% H, 0.16% V) = (1.120e+01um H, 5.600e+00um V)
[02/18 17:57:47     29s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.680000e+01um
[02/18 17:57:47     29s] (I)      
[02/18 17:57:47     29s] (I)      ============  Phase 1c Route ============
[02/18 17:57:47     29s] (I)      Usage: 12 = (8 H, 4 V) = (0.16% H, 0.16% V) = (1.120e+01um H, 5.600e+00um V)
[02/18 17:57:47     29s] (I)      
[02/18 17:57:47     29s] (I)      ============  Phase 1d Route ============
[02/18 17:57:47     29s] (I)      Usage: 12 = (8 H, 4 V) = (0.16% H, 0.16% V) = (1.120e+01um H, 5.600e+00um V)
[02/18 17:57:47     29s] (I)      
[02/18 17:57:47     29s] (I)      ============  Phase 1e Route ============
[02/18 17:57:47     29s] (I)      Usage: 12 = (8 H, 4 V) = (0.16% H, 0.16% V) = (1.120e+01um H, 5.600e+00um V)
[02/18 17:57:47     29s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.680000e+01um
[02/18 17:57:47     29s] (I)      
[02/18 17:57:47     29s] (I)      ============  Phase 1f Route ============
[02/18 17:57:47     29s] (I)      Usage: 12 = (8 H, 4 V) = (0.16% H, 0.16% V) = (1.120e+01um H, 5.600e+00um V)
[02/18 17:57:47     29s] (I)      
[02/18 17:57:47     29s] (I)      ============  Phase 1g Route ============
[02/18 17:57:47     29s] (I)      Usage: 12 = (8 H, 4 V) = (0.16% H, 0.16% V) = (1.120e+01um H, 5.600e+00um V)
[02/18 17:57:47     29s] (I)      #Nets         : 1
[02/18 17:57:47     29s] (I)      #Relaxed nets : 0
[02/18 17:57:47     29s] (I)      Wire length   : 12
[02/18 17:57:47     29s] (I)      
[02/18 17:57:47     29s] (I)      ============  Phase 1h Route ============
[02/18 17:57:47     29s] (I)      Usage: 12 = (8 H, 4 V) = (0.16% H, 0.16% V) = (1.120e+01um H, 5.600e+00um V)
[02/18 17:57:47     29s] (I)      
[02/18 17:57:47     29s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/18 17:57:47     29s] [NR-eGR]                        OverCon            
[02/18 17:57:47     29s] [NR-eGR]                         #Gcell     %Gcell
[02/18 17:57:47     29s] [NR-eGR]        Layer             (1-0)    OverCon
[02/18 17:57:47     29s] [NR-eGR] ----------------------------------------------
[02/18 17:57:47     29s] [NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[02/18 17:57:47     29s] [NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[02/18 17:57:47     29s] [NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[02/18 17:57:47     29s] [NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[02/18 17:57:47     29s] [NR-eGR] ----------------------------------------------
[02/18 17:57:47     29s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[02/18 17:57:47     29s] [NR-eGR] 
[02/18 17:57:47     29s] (I)      Finished Global Routing ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1833.38 MB )
[02/18 17:57:47     29s] (I)      total 2D Cap : 10294 = (4968 H, 5326 V)
[02/18 17:57:47     29s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[02/18 17:57:47     29s] (I)      ============= Track Assignment ============
[02/18 17:57:47     29s] (I)      Started Track Assignment (1T) ( Curr Mem: 1833.38 MB )
[02/18 17:57:47     29s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[02/18 17:57:47     29s] (I)      Run Multi-thread track assignment
[02/18 17:57:47     29s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1833.38 MB )
[02/18 17:57:47     29s] (I)      Started Export ( Curr Mem: 1833.38 MB )
[02/18 17:57:47     29s] [NR-eGR]                  Length (um)  Vias 
[02/18 17:57:47     29s] [NR-eGR] -----------------------------------
[02/18 17:57:47     29s] [NR-eGR]  metal1   (1H)             0  1168 
[02/18 17:57:47     29s] [NR-eGR]  metal2   (2V)           984  1517 
[02/18 17:57:47     29s] [NR-eGR]  metal3   (3H)          1548   482 
[02/18 17:57:47     29s] [NR-eGR]  metal4   (4V)           724     0 
[02/18 17:57:47     29s] [NR-eGR]  metal5   (5H)             0     0 
[02/18 17:57:47     29s] [NR-eGR]  metal6   (6V)             0     0 
[02/18 17:57:47     29s] [NR-eGR]  metal7   (7H)             0     0 
[02/18 17:57:47     29s] [NR-eGR]  metal8   (8V)             0     0 
[02/18 17:57:47     29s] [NR-eGR]  metal9   (9H)             0     0 
[02/18 17:57:47     29s] [NR-eGR]  metal10  (10V)            0     0 
[02/18 17:57:47     29s] [NR-eGR] -----------------------------------
[02/18 17:57:47     29s] [NR-eGR]           Total         3256  3167 
[02/18 17:57:47     29s] [NR-eGR] --------------------------------------------------------------------------
[02/18 17:57:47     29s] [NR-eGR] Total half perimeter of net bounding box: 2513um
[02/18 17:57:47     29s] [NR-eGR] Total length: 3256um, number of vias: 3167
[02/18 17:57:47     29s] [NR-eGR] --------------------------------------------------------------------------
[02/18 17:57:47     29s] [NR-eGR] Total eGR-routed clock nets wire length: 22um, number of vias: 14
[02/18 17:57:47     29s] [NR-eGR] --------------------------------------------------------------------------
[02/18 17:57:47     29s] [NR-eGR] Report for selected net(s) only.
[02/18 17:57:47     29s] [NR-eGR]                  Length (um)  Vias 
[02/18 17:57:47     29s] [NR-eGR] -----------------------------------
[02/18 17:57:47     29s] [NR-eGR]  metal1   (1H)             0     6 
[02/18 17:57:47     29s] [NR-eGR]  metal2   (2V)             8     8 
[02/18 17:57:47     29s] [NR-eGR]  metal3   (3H)            14     0 
[02/18 17:57:47     29s] [NR-eGR]  metal4   (4V)             0     0 
[02/18 17:57:47     29s] [NR-eGR]  metal5   (5H)             0     0 
[02/18 17:57:47     29s] [NR-eGR]  metal6   (6V)             0     0 
[02/18 17:57:47     29s] [NR-eGR]  metal7   (7H)             0     0 
[02/18 17:57:47     29s] [NR-eGR]  metal8   (8V)             0     0 
[02/18 17:57:47     29s] [NR-eGR]  metal9   (9H)             0     0 
[02/18 17:57:47     29s] [NR-eGR]  metal10  (10V)            0     0 
[02/18 17:57:47     29s] [NR-eGR] -----------------------------------
[02/18 17:57:47     29s] [NR-eGR]           Total           22    14 
[02/18 17:57:47     29s] [NR-eGR] --------------------------------------------------------------------------
[02/18 17:57:47     29s] [NR-eGR] Total half perimeter of net bounding box: 16um
[02/18 17:57:47     29s] [NR-eGR] Total length: 22um, number of vias: 14
[02/18 17:57:47     29s] [NR-eGR] --------------------------------------------------------------------------
[02/18 17:57:47     29s] [NR-eGR] Total routed clock nets wire length: 22um, number of vias: 14
[02/18 17:57:47     29s] [NR-eGR] --------------------------------------------------------------------------
[02/18 17:57:47     29s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1833.38 MB )
[02/18 17:57:47     29s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.08 sec, Curr Mem: 1833.38 MB )
[02/18 17:57:47     29s] (I)      ==================================== Runtime Summary ====================================
[02/18 17:57:47     29s] (I)       Step                                          %     Start    Finish      Real       CPU 
[02/18 17:57:47     29s] (I)      -----------------------------------------------------------------------------------------
[02/18 17:57:47     29s] (I)       Early Global Route kernel               100.00%  9.69 sec  9.77 sec  0.08 sec  0.02 sec 
[02/18 17:57:47     29s] (I)       +-Import and model                       36.12%  9.72 sec  9.75 sec  0.03 sec  0.01 sec 
[02/18 17:57:47     29s] (I)       | +-Create place DB                       1.42%  9.72 sec  9.72 sec  0.00 sec  0.00 sec 
[02/18 17:57:47     29s] (I)       | | +-Import place data                   1.32%  9.72 sec  9.72 sec  0.00 sec  0.00 sec 
[02/18 17:57:47     29s] (I)       | | | +-Read instances and placement      0.45%  9.72 sec  9.72 sec  0.00 sec  0.00 sec 
[02/18 17:57:47     29s] (I)       | | | +-Read nets                         0.65%  9.72 sec  9.72 sec  0.00 sec  0.00 sec 
[02/18 17:57:47     29s] (I)       | +-Create route DB                      27.23%  9.72 sec  9.74 sec  0.02 sec  0.01 sec 
[02/18 17:57:47     29s] (I)       | | +-Import route data (1T)             14.56%  9.73 sec  9.74 sec  0.01 sec  0.00 sec 
[02/18 17:57:47     29s] (I)       | | | +-Read blockages ( Layer 2-4 )      2.24%  9.74 sec  9.74 sec  0.00 sec  0.00 sec 
[02/18 17:57:47     29s] (I)       | | | | +-Read routing blockages          0.00%  9.74 sec  9.74 sec  0.00 sec  0.00 sec 
[02/18 17:57:47     29s] (I)       | | | | +-Read instance blockages         0.12%  9.74 sec  9.74 sec  0.00 sec  0.00 sec 
[02/18 17:57:47     29s] (I)       | | | | +-Read PG blockages               0.06%  9.74 sec  9.74 sec  0.00 sec  0.00 sec 
[02/18 17:57:47     29s] (I)       | | | | +-Read clock blockages            0.29%  9.74 sec  9.74 sec  0.00 sec  0.00 sec 
[02/18 17:57:47     29s] (I)       | | | | +-Read other blockages            0.25%  9.74 sec  9.74 sec  0.00 sec  0.00 sec 
[02/18 17:57:47     29s] (I)       | | | | +-Read halo blockages             0.01%  9.74 sec  9.74 sec  0.00 sec  0.00 sec 
[02/18 17:57:47     29s] (I)       | | | | +-Read boundary cut boxes         0.00%  9.74 sec  9.74 sec  0.00 sec  0.00 sec 
[02/18 17:57:47     29s] (I)       | | | +-Read blackboxes                   0.04%  9.74 sec  9.74 sec  0.00 sec  0.00 sec 
[02/18 17:57:47     29s] (I)       | | | +-Read prerouted                    0.45%  9.74 sec  9.74 sec  0.00 sec  0.00 sec 
[02/18 17:57:47     29s] (I)       | | | +-Read unlegalized nets             0.06%  9.74 sec  9.74 sec  0.00 sec  0.00 sec 
[02/18 17:57:47     29s] (I)       | | | +-Read nets                         0.14%  9.74 sec  9.74 sec  0.00 sec  0.00 sec 
[02/18 17:57:47     29s] (I)       | | | +-Set up via pillars                0.01%  9.74 sec  9.74 sec  0.00 sec  0.00 sec 
[02/18 17:57:47     29s] (I)       | | | +-Initialize 3D grid graph          0.03%  9.74 sec  9.74 sec  0.00 sec  0.00 sec 
[02/18 17:57:47     29s] (I)       | | | +-Model blockage capacity           1.14%  9.74 sec  9.74 sec  0.00 sec  0.00 sec 
[02/18 17:57:47     29s] (I)       | | | | +-Initialize 3D capacity          1.01%  9.74 sec  9.74 sec  0.00 sec  0.00 sec 
[02/18 17:57:47     29s] (I)       | | | +-Move terms for access (1T)        0.22%  9.74 sec  9.74 sec  0.00 sec  0.00 sec 
[02/18 17:57:47     29s] (I)       | +-Read aux data                         0.01%  9.74 sec  9.74 sec  0.00 sec  0.00 sec 
[02/18 17:57:47     29s] (I)       | +-Others data preparation               0.12%  9.74 sec  9.74 sec  0.00 sec  0.00 sec 
[02/18 17:57:47     29s] (I)       | +-Create route kernel                   6.06%  9.74 sec  9.75 sec  0.00 sec  0.00 sec 
[02/18 17:57:47     29s] (I)       +-Global Routing                          6.97%  9.75 sec  9.75 sec  0.01 sec  0.00 sec 
[02/18 17:57:47     29s] (I)       | +-Initialization                        0.04%  9.75 sec  9.75 sec  0.00 sec  0.00 sec 
[02/18 17:57:47     29s] (I)       | +-Net group 1                           4.83%  9.75 sec  9.75 sec  0.00 sec  0.00 sec 
[02/18 17:57:47     29s] (I)       | | +-Generate topology                   0.08%  9.75 sec  9.75 sec  0.00 sec  0.00 sec 
[02/18 17:57:47     29s] (I)       | | +-Phase 1a                            0.83%  9.75 sec  9.75 sec  0.00 sec  0.00 sec 
[02/18 17:57:47     29s] (I)       | | | +-Pattern routing (1T)              0.72%  9.75 sec  9.75 sec  0.00 sec  0.00 sec 
[02/18 17:57:47     29s] (I)       | | +-Phase 1b                            0.04%  9.75 sec  9.75 sec  0.00 sec  0.00 sec 
[02/18 17:57:47     29s] (I)       | | +-Phase 1c                            0.02%  9.75 sec  9.75 sec  0.00 sec  0.00 sec 
[02/18 17:57:47     29s] (I)       | | +-Phase 1d                            0.29%  9.75 sec  9.75 sec  0.00 sec  0.00 sec 
[02/18 17:57:47     29s] (I)       | | +-Phase 1e                            0.26%  9.75 sec  9.75 sec  0.00 sec  0.00 sec 
[02/18 17:57:47     29s] (I)       | | | +-Route legalization                0.08%  9.75 sec  9.75 sec  0.00 sec  0.00 sec 
[02/18 17:57:47     29s] (I)       | | | | +-Legalize Blockage Violations    0.00%  9.75 sec  9.75 sec  0.00 sec  0.00 sec 
[02/18 17:57:47     29s] (I)       | | +-Phase 1f                            0.02%  9.75 sec  9.75 sec  0.00 sec  0.00 sec 
[02/18 17:57:47     29s] (I)       | | +-Phase 1g                            0.19%  9.75 sec  9.75 sec  0.00 sec  0.00 sec 
[02/18 17:57:47     29s] (I)       | | | +-Post Routing                      0.09%  9.75 sec  9.75 sec  0.00 sec  0.00 sec 
[02/18 17:57:47     29s] (I)       | | +-Phase 1h                            0.14%  9.75 sec  9.75 sec  0.00 sec  0.00 sec 
[02/18 17:57:47     29s] (I)       | | | +-Post Routing                      0.03%  9.75 sec  9.75 sec  0.00 sec  0.00 sec 
[02/18 17:57:47     29s] (I)       | | +-Layer assignment (1T)               0.89%  9.75 sec  9.75 sec  0.00 sec  0.00 sec 
[02/18 17:57:47     29s] (I)       +-Export 3D cong map                      0.38%  9.75 sec  9.75 sec  0.00 sec  0.00 sec 
[02/18 17:57:47     29s] (I)       | +-Export 2D cong map                    0.20%  9.75 sec  9.75 sec  0.00 sec  0.00 sec 
[02/18 17:57:47     29s] (I)       +-Extract Global 3D Wires                 0.01%  9.75 sec  9.75 sec  0.00 sec  0.00 sec 
[02/18 17:57:47     29s] (I)       +-Track Assignment (1T)                   1.78%  9.75 sec  9.75 sec  0.00 sec  0.00 sec 
[02/18 17:57:47     29s] (I)       | +-Initialization                        0.33%  9.75 sec  9.75 sec  0.00 sec  0.00 sec 
[02/18 17:57:47     29s] (I)       | +-Track Assignment Kernel               1.15%  9.75 sec  9.75 sec  0.00 sec  0.00 sec 
[02/18 17:57:47     29s] (I)       | +-Free Memory                           0.00%  9.75 sec  9.75 sec  0.00 sec  0.00 sec 
[02/18 17:57:47     29s] (I)       +-Export                                 17.90%  9.75 sec  9.77 sec  0.01 sec  0.00 sec 
[02/18 17:57:47     29s] (I)       | +-Export DB wires                       0.21%  9.75 sec  9.75 sec  0.00 sec  0.00 sec 
[02/18 17:57:47     29s] (I)       | | +-Export all nets                     0.02%  9.75 sec  9.75 sec  0.00 sec  0.00 sec 
[02/18 17:57:47     29s] (I)       | | +-Set wire vias                       0.01%  9.75 sec  9.75 sec  0.00 sec  0.00 sec 
[02/18 17:57:47     29s] (I)       | +-Report wirelength                    16.18%  9.75 sec  9.77 sec  0.01 sec  0.00 sec 
[02/18 17:57:47     29s] (I)       | +-Update net boxes                      1.16%  9.77 sec  9.77 sec  0.00 sec  0.00 sec 
[02/18 17:57:47     29s] (I)       | +-Update timing                         0.00%  9.77 sec  9.77 sec  0.00 sec  0.00 sec 
[02/18 17:57:47     29s] (I)       +-Postprocess design                      0.08%  9.77 sec  9.77 sec  0.00 sec  0.00 sec 
[02/18 17:57:47     29s] (I)      ==================== Summary by functions =====================
[02/18 17:57:47     29s] (I)       Lv  Step                                %      Real       CPU 
[02/18 17:57:47     29s] (I)      ---------------------------------------------------------------
[02/18 17:57:47     29s] (I)        0  Early Global Route kernel     100.00%  0.08 sec  0.02 sec 
[02/18 17:57:47     29s] (I)        1  Import and model               36.12%  0.03 sec  0.01 sec 
[02/18 17:57:47     29s] (I)        1  Export                         17.90%  0.01 sec  0.00 sec 
[02/18 17:57:47     29s] (I)        1  Global Routing                  6.97%  0.01 sec  0.00 sec 
[02/18 17:57:47     29s] (I)        1  Track Assignment (1T)           1.78%  0.00 sec  0.00 sec 
[02/18 17:57:47     29s] (I)        1  Export 3D cong map              0.38%  0.00 sec  0.00 sec 
[02/18 17:57:47     29s] (I)        1  Postprocess design              0.08%  0.00 sec  0.00 sec 
[02/18 17:57:47     29s] (I)        1  Extract Global 3D Wires         0.01%  0.00 sec  0.00 sec 
[02/18 17:57:47     29s] (I)        2  Create route DB                27.23%  0.02 sec  0.01 sec 
[02/18 17:57:47     29s] (I)        2  Report wirelength              16.18%  0.01 sec  0.00 sec 
[02/18 17:57:47     29s] (I)        2  Create route kernel             6.06%  0.00 sec  0.00 sec 
[02/18 17:57:47     29s] (I)        2  Net group 1                     4.83%  0.00 sec  0.00 sec 
[02/18 17:57:47     29s] (I)        2  Create place DB                 1.42%  0.00 sec  0.00 sec 
[02/18 17:57:47     29s] (I)        2  Update net boxes                1.16%  0.00 sec  0.00 sec 
[02/18 17:57:47     29s] (I)        2  Track Assignment Kernel         1.15%  0.00 sec  0.00 sec 
[02/18 17:57:47     29s] (I)        2  Initialization                  0.36%  0.00 sec  0.00 sec 
[02/18 17:57:47     29s] (I)        2  Export DB wires                 0.21%  0.00 sec  0.00 sec 
[02/18 17:57:47     29s] (I)        2  Export 2D cong map              0.20%  0.00 sec  0.00 sec 
[02/18 17:57:47     29s] (I)        2  Others data preparation         0.12%  0.00 sec  0.00 sec 
[02/18 17:57:47     29s] (I)        2  Read aux data                   0.01%  0.00 sec  0.00 sec 
[02/18 17:57:47     29s] (I)        2  Update timing                   0.00%  0.00 sec  0.00 sec 
[02/18 17:57:47     29s] (I)        2  Free Memory                     0.00%  0.00 sec  0.00 sec 
[02/18 17:57:47     29s] (I)        3  Import route data (1T)         14.56%  0.01 sec  0.00 sec 
[02/18 17:57:47     29s] (I)        3  Import place data               1.32%  0.00 sec  0.00 sec 
[02/18 17:57:47     29s] (I)        3  Layer assignment (1T)           0.89%  0.00 sec  0.00 sec 
[02/18 17:57:47     29s] (I)        3  Phase 1a                        0.83%  0.00 sec  0.00 sec 
[02/18 17:57:47     29s] (I)        3  Phase 1d                        0.29%  0.00 sec  0.00 sec 
[02/18 17:57:47     29s] (I)        3  Phase 1e                        0.26%  0.00 sec  0.00 sec 
[02/18 17:57:47     29s] (I)        3  Phase 1g                        0.19%  0.00 sec  0.00 sec 
[02/18 17:57:47     29s] (I)        3  Phase 1h                        0.14%  0.00 sec  0.00 sec 
[02/18 17:57:47     29s] (I)        3  Generate topology               0.08%  0.00 sec  0.00 sec 
[02/18 17:57:47     29s] (I)        3  Phase 1b                        0.04%  0.00 sec  0.00 sec 
[02/18 17:57:47     29s] (I)        3  Phase 1f                        0.02%  0.00 sec  0.00 sec 
[02/18 17:57:47     29s] (I)        3  Export all nets                 0.02%  0.00 sec  0.00 sec 
[02/18 17:57:47     29s] (I)        3  Phase 1c                        0.02%  0.00 sec  0.00 sec 
[02/18 17:57:47     29s] (I)        3  Set wire vias                   0.01%  0.00 sec  0.00 sec 
[02/18 17:57:47     29s] (I)        4  Read blockages ( Layer 2-4 )    2.24%  0.00 sec  0.00 sec 
[02/18 17:57:47     29s] (I)        4  Model blockage capacity         1.14%  0.00 sec  0.00 sec 
[02/18 17:57:47     29s] (I)        4  Read nets                       0.79%  0.00 sec  0.00 sec 
[02/18 17:57:47     29s] (I)        4  Pattern routing (1T)            0.72%  0.00 sec  0.00 sec 
[02/18 17:57:47     29s] (I)        4  Read instances and placement    0.45%  0.00 sec  0.00 sec 
[02/18 17:57:47     29s] (I)        4  Read prerouted                  0.45%  0.00 sec  0.00 sec 
[02/18 17:57:47     29s] (I)        4  Move terms for access (1T)      0.22%  0.00 sec  0.00 sec 
[02/18 17:57:47     29s] (I)        4  Post Routing                    0.13%  0.00 sec  0.00 sec 
[02/18 17:57:47     29s] (I)        4  Route legalization              0.08%  0.00 sec  0.00 sec 
[02/18 17:57:47     29s] (I)        4  Read unlegalized nets           0.06%  0.00 sec  0.00 sec 
[02/18 17:57:47     29s] (I)        4  Read blackboxes                 0.04%  0.00 sec  0.00 sec 
[02/18 17:57:47     29s] (I)        4  Initialize 3D grid graph        0.03%  0.00 sec  0.00 sec 
[02/18 17:57:47     29s] (I)        4  Set up via pillars              0.01%  0.00 sec  0.00 sec 
[02/18 17:57:47     29s] (I)        5  Initialize 3D capacity          1.01%  0.00 sec  0.00 sec 
[02/18 17:57:47     29s] (I)        5  Read clock blockages            0.29%  0.00 sec  0.00 sec 
[02/18 17:57:47     29s] (I)        5  Read other blockages            0.25%  0.00 sec  0.00 sec 
[02/18 17:57:47     29s] (I)        5  Read instance blockages         0.12%  0.00 sec  0.00 sec 
[02/18 17:57:47     29s] (I)        5  Read PG blockages               0.06%  0.00 sec  0.00 sec 
[02/18 17:57:47     29s] (I)        5  Read halo blockages             0.01%  0.00 sec  0.00 sec 
[02/18 17:57:47     29s] (I)        5  Legalize Blockage Violations    0.00%  0.00 sec  0.00 sec 
[02/18 17:57:47     29s] (I)        5  Read routing blockages          0.00%  0.00 sec  0.00 sec 
[02/18 17:57:47     29s] (I)        5  Read boundary cut boxes         0.00%  0.00 sec  0.00 sec 
[02/18 17:57:47     29s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[02/18 17:57:47     29s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[02/18 17:57:47     29s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[02/18 17:57:47     29s]       Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.1 real=0:00:00.2)
[02/18 17:57:47     29s]     Routing using eGR in eGR->NR Step done.
[02/18 17:57:47     29s]     Routing using NR in eGR->NR Step...
[02/18 17:57:47     29s] 
[02/18 17:57:47     29s] CCOPT: Preparing to route 1 clock nets with NanoRoute.
[02/18 17:57:47     29s]   All net are default rule.
[02/18 17:57:47     29s]   Preferred NanoRoute mode settings: Current
[02/18 17:57:47     29s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[02/18 17:57:47     29s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[02/18 17:57:47     29s] **WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[02/18 17:57:47     29s] **WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[02/18 17:57:47     29s]       Clock detailed routing...
[02/18 17:57:47     29s]         NanoRoute...
[02/18 17:57:47     29s] % Begin globalDetailRoute (date=02/18 17:57:47, mem=1594.6M)
[02/18 17:57:47     29s] 
[02/18 17:57:47     29s] globalDetailRoute
[02/18 17:57:47     29s] 
[02/18 17:57:47     29s] #Start globalDetailRoute on Wed Feb 18 17:57:47 2026
[02/18 17:57:47     29s] #
[02/18 17:57:47     29s] ### Time Record (globalDetailRoute) is installed.
[02/18 17:57:47     29s] ### Time Record (Pre Callback) is installed.
[02/18 17:57:47     29s] ### Time Record (Pre Callback) is uninstalled.
[02/18 17:57:47     29s] ### Time Record (DB Import) is installed.
[02/18 17:57:47     29s] ### Time Record (Timing Data Generation) is installed.
[02/18 17:57:47     29s] ### Time Record (Timing Data Generation) is uninstalled.
[02/18 17:57:47     29s] ### info: trigger incremental cell import ( 134 new cells ).
[02/18 17:57:47     29s] ### info: trigger incremental reloading library data ( #cell = 134 ).
[02/18 17:57:47     29s] ### Net info: total nets: 332
[02/18 17:57:47     29s] ### Net info: dirty nets: 0
[02/18 17:57:47     29s] ### Net info: marked as disconnected nets: 0
[02/18 17:57:47     29s] #num needed restored net=0
[02/18 17:57:47     29s] #need_extraction net=0 (total=332)
[02/18 17:57:47     29s] ### Net info: fully routed nets: 1
[02/18 17:57:47     29s] ### Net info: trivial (< 2 pins) nets: 2
[02/18 17:57:47     29s] ### Net info: unrouted nets: 329
[02/18 17:57:47     29s] ### Net info: re-extraction nets: 0
[02/18 17:57:47     29s] ### Net info: selected nets: 1
[02/18 17:57:47     29s] ### Net info: ignored nets: 0
[02/18 17:57:47     29s] ### Net info: skip routing nets: 0
[02/18 17:57:47     29s] ### import design signature (2): route=911500008 fixed_route=1856704831 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1753933917 dirty_area=0 del_dirty_area=0 cell=244597546 placement=61652558 pin_access=1 inst_pattern=1 via=1185899695 routing_via=1
[02/18 17:57:47     29s] ### Time Record (DB Import) is uninstalled.
[02/18 17:57:47     29s] #NanoRoute Version 21.39-s058_1 NR231113-0413/21_19-UB
[02/18 17:57:47     29s] #
[02/18 17:57:47     29s] #Wire/Via statistics before line assignment ...
[02/18 17:57:47     29s] #Total number of nets with non-default rule or having extra spacing = 1
[02/18 17:57:47     29s] #Total wire length = 22 um.
[02/18 17:57:47     29s] #Total half perimeter of net bounding box = 16 um.
[02/18 17:57:47     29s] #Total wire length on LAYER metal1 = 0 um.
[02/18 17:57:47     29s] #Total wire length on LAYER metal2 = 8 um.
[02/18 17:57:47     29s] #Total wire length on LAYER metal3 = 14 um.
[02/18 17:57:47     29s] #Total wire length on LAYER metal4 = 0 um.
[02/18 17:57:47     29s] #Total wire length on LAYER metal5 = 0 um.
[02/18 17:57:47     29s] #Total wire length on LAYER metal6 = 0 um.
[02/18 17:57:47     29s] #Total wire length on LAYER metal7 = 0 um.
[02/18 17:57:47     29s] #Total wire length on LAYER metal8 = 0 um.
[02/18 17:57:47     29s] #Total wire length on LAYER metal9 = 0 um.
[02/18 17:57:47     29s] #Total wire length on LAYER metal10 = 0 um.
[02/18 17:57:47     29s] #Total number of vias = 14
[02/18 17:57:47     29s] #Up-Via Summary (total 14):
[02/18 17:57:47     29s] #           
[02/18 17:57:47     29s] #-----------------------
[02/18 17:57:47     29s] # metal1              6
[02/18 17:57:47     29s] # metal2              8
[02/18 17:57:47     29s] #-----------------------
[02/18 17:57:47     29s] #                    14 
[02/18 17:57:47     29s] #
[02/18 17:57:47     29s] ### Time Record (Data Preparation) is installed.
[02/18 17:57:47     29s] #Start routing data preparation on Wed Feb 18 17:57:47 2026
[02/18 17:57:47     29s] #
[02/18 17:57:47     29s] #Minimum voltage of a net in the design = 0.000.
[02/18 17:57:47     29s] #Maximum voltage of a net in the design = 1.100.
[02/18 17:57:47     29s] #Voltage range [0.000 - 1.100] has 330 nets.
[02/18 17:57:47     29s] #Voltage range [1.100 - 1.100] has 1 net.
[02/18 17:57:47     29s] #Voltage range [0.000 - 0.000] has 1 net.
[02/18 17:57:47     29s] #Build and mark too close pins for the same net.
[02/18 17:57:47     29s] ### Time Record (Cell Pin Access) is installed.
[02/18 17:57:47     29s] #Initial pin access analysis.
[02/18 17:57:47     30s] #Detail pin access analysis.
[02/18 17:57:47     30s] ### Time Record (Cell Pin Access) is uninstalled.
[02/18 17:57:47     30s] # metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
[02/18 17:57:47     30s] # metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
[02/18 17:57:47     30s] # metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
[02/18 17:57:47     30s] # metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[02/18 17:57:47     30s] # metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[02/18 17:57:47     30s] # metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[02/18 17:57:47     30s] # metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[02/18 17:57:47     30s] # metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[02/18 17:57:47     30s] # metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
[02/18 17:57:47     30s] # metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
[02/18 17:57:47     30s] #Bottom routing layer index=1(metal1), bottom routing layer for shielding=1(metal1), bottom shield layer=1(metal1)
[02/18 17:57:47     30s] #shield_bottom_stripe_layer=1(metal1), shield_top_stripe_layer=4(metal4)
[02/18 17:57:47     30s] #pin_access_rlayer=2(metal2)
[02/18 17:57:47     30s] #shield_top_dpt_rlayer=-1 top_rlayer=4 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[02/18 17:57:47     30s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[02/18 17:57:47     30s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1602.27 (MB), peak = 1636.88 (MB)
[02/18 17:57:47     30s] #Regenerating Ggrids automatically.
[02/18 17:57:47     30s] #Auto generating G-grids with size=15 tracks, using layer metal2's pitch = 0.19000.
[02/18 17:57:47     30s] #Using automatically generated G-grids.
[02/18 17:57:47     30s] #Done routing data preparation.
[02/18 17:57:47     30s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1604.39 (MB), peak = 1636.88 (MB)
[02/18 17:57:47     30s] ### Time Record (Data Preparation) is uninstalled.
[02/18 17:57:47     30s] #Minimum voltage of a net in the design = 0.000.
[02/18 17:57:47     30s] #Maximum voltage of a net in the design = 1.100.
[02/18 17:57:47     30s] #Voltage range [0.000 - 1.100] has 330 nets.
[02/18 17:57:47     30s] #Voltage range [1.100 - 1.100] has 1 net.
[02/18 17:57:47     30s] #Voltage range [0.000 - 0.000] has 1 net.
[02/18 17:57:47     30s] 
[02/18 17:57:47     30s] Trim Metal Layers:
[02/18 17:57:47     30s] LayerId::1 widthSet size::1
[02/18 17:57:47     30s] LayerId::2 widthSet size::1
[02/18 17:57:47     30s] LayerId::3 widthSet size::1
[02/18 17:57:47     30s] LayerId::4 widthSet size::1
[02/18 17:57:47     30s] LayerId::5 widthSet size::1
[02/18 17:57:47     30s] LayerId::6 widthSet size::1
[02/18 17:57:47     30s] LayerId::7 widthSet size::1
[02/18 17:57:47     30s] LayerId::8 widthSet size::1
[02/18 17:57:47     30s] LayerId::9 widthSet size::1
[02/18 17:57:47     30s] LayerId::10 widthSet size::1
[02/18 17:57:47     30s] Updating RC grid for preRoute extraction ...
[02/18 17:57:47     30s] eee: pegSigSF::1.070000
[02/18 17:57:47     30s] Initializing multi-corner resistance tables ...
[02/18 17:57:47     30s] eee: l::1 avDens::0.047889 usedTrk::43.100072 availTrk::900.000000 sigTrk::43.100072
[02/18 17:57:47     30s] eee: l::2 avDens::0.017617 usedTrk::10.384821 availTrk::589.473684 sigTrk::10.384821
[02/18 17:57:47     30s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:57:47     30s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:57:47     30s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:57:47     30s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:57:47     30s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:57:47     30s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:57:47     30s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:57:47     30s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:57:47     30s] {RT _default_rc_corner_ 0 4 4 {3 0} 1}
[02/18 17:57:47     30s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.876300 pMod=80 wcR=0.223500 newSi=0.001600 wHLS=0.558750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[02/18 17:57:47     30s] ### Successfully loaded pre-route RC model
[02/18 17:57:47     30s] ### Time Record (Line Assignment) is installed.
[02/18 17:57:47     30s] #
[02/18 17:57:47     30s] #Distribution of nets:
[02/18 17:57:47     30s] #  
[02/18 17:57:47     30s] # #pin range           #net       %
[02/18 17:57:47     30s] #------------------------------------
[02/18 17:57:47     30s] #          2             172 ( 51.8%)
[02/18 17:57:47     30s] #          3              54 ( 16.3%)
[02/18 17:57:47     30s] #          4              32 (  9.6%)
[02/18 17:57:47     30s] #          5              23 (  6.9%)
[02/18 17:57:47     30s] #          6              10 (  3.0%)
[02/18 17:57:47     30s] #          7              10 (  3.0%)
[02/18 17:57:47     30s] #          8               8 (  2.4%)
[02/18 17:57:47     30s] #          9               6 (  1.8%)
[02/18 17:57:47     30s] #  10  -  19              15 (  4.5%)
[02/18 17:57:47     30s] #     >=2000               0 (  0.0%)
[02/18 17:57:47     30s] #
[02/18 17:57:47     30s] #Total: 332 nets, 330 non-trivial nets
[02/18 17:57:47     30s] #                              #net       %
[02/18 17:57:47     30s] #-------------------------------------------
[02/18 17:57:47     30s] #  Fully global routed            1 ( 0.3%)
[02/18 17:57:47     30s] #  Clock                          1
[02/18 17:57:47     30s] #  Extra space                    1
[02/18 17:57:47     30s] #  Prefer layer range             1
[02/18 17:57:47     30s] #
[02/18 17:57:47     30s] #Nets in 1 layer range:
[02/18 17:57:47     30s] #  Bottom Pref.Layer    Top Pref.Layer       #net       %
[02/18 17:57:47     30s] #---------------------------------------------------------
[02/18 17:57:47     30s] #             metal3          -------           1 (  0.3%)
[02/18 17:57:47     30s] #
[02/18 17:57:47     30s] #1 net selected.
[02/18 17:57:47     30s] #
[02/18 17:57:47     30s] ### 
[02/18 17:57:47     30s] ### Net length summary before Line Assignment:
[02/18 17:57:47     30s] ### Layer     H-Len   V-Len         Total       #Up-Via
[02/18 17:57:47     30s] ### ---------------------------------------------------
[02/18 17:57:47     30s] ### metal1        0       0       0(  0%)       6( 23%)
[02/18 17:57:47     30s] ### metal2        0       7       7( 33%)      20( 77%)
[02/18 17:57:47     30s] ### metal3       14       0      14( 67%)       0(  0%)
[02/18 17:57:47     30s] ### metal4        0       0       0(  0%)       0(  0%)
[02/18 17:57:47     30s] ### metal5        0       0       0(  0%)       0(  0%)
[02/18 17:57:47     30s] ### metal6        0       0       0(  0%)       0(  0%)
[02/18 17:57:47     30s] ### metal7        0       0       0(  0%)       0(  0%)
[02/18 17:57:47     30s] ### metal8        0       0       0(  0%)       0(  0%)
[02/18 17:57:47     30s] ### metal9        0       0       0(  0%)       0(  0%)
[02/18 17:57:47     30s] ### metal10       0       0       0(  0%)       0(  0%)
[02/18 17:57:47     30s] ### ---------------------------------------------------
[02/18 17:57:47     30s] ###              14       7      21            26      
[02/18 17:57:47     30s] #Iteration 1.1: cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[02/18 17:57:47     30s] #Iteration 2.1: cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[02/18 17:57:47     30s] #Iteration 3.1: cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[02/18 17:57:47     30s] ### 
[02/18 17:57:47     30s] ### Net length and overlap summary after Line Assignment:
[02/18 17:57:47     30s] ### Layer     H-Len   V-Len         Total       #Up-Via   #Overlap   Overlap-Len
[02/18 17:57:47     30s] ### ----------------------------------------------------------------------------
[02/18 17:57:47     30s] ### metal1        0       0       0(  0%)       6( 35%)    0(  0%)     0(  0.0%)
[02/18 17:57:47     30s] ### metal2        0       7       7( 34%)      11( 65%)    0(  0%)     0(  0.0%)
[02/18 17:57:47     30s] ### metal3       14       0      14( 66%)       0(  0%)    0(  0%)     0(  0.0%)
[02/18 17:57:47     30s] ### metal4        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[02/18 17:57:47     30s] ### metal5        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[02/18 17:57:47     30s] ### metal6        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[02/18 17:57:47     30s] ### metal7        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[02/18 17:57:47     30s] ### metal8        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[02/18 17:57:47     30s] ### metal9        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[02/18 17:57:47     30s] ### metal10       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[02/18 17:57:47     30s] ### ----------------------------------------------------------------------------
[02/18 17:57:47     30s] ###              14       7      21            17          0           0        
[02/18 17:57:47     30s] #
[02/18 17:57:47     30s] #Line Assignment statistics:
[02/18 17:57:47     30s] #Cpu time = 00:00:00
[02/18 17:57:47     30s] #Elapsed time = 00:00:00
[02/18 17:57:47     30s] #Increased memory = 1.00 (MB)
[02/18 17:57:47     30s] #Total memory = 1608.30 (MB)
[02/18 17:57:47     30s] #Peak memory = 1636.88 (MB)
[02/18 17:57:47     30s] #End Line Assignment: cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[02/18 17:57:47     30s] ### Time Record (Line Assignment) is uninstalled.
[02/18 17:57:47     30s] #
[02/18 17:57:47     30s] #Wire/Via statistics after line assignment ...
[02/18 17:57:47     30s] #Total number of nets with non-default rule or having extra spacing = 1
[02/18 17:57:47     30s] #Total wire length = 21 um.
[02/18 17:57:47     30s] #Total half perimeter of net bounding box = 16 um.
[02/18 17:57:47     30s] #Total wire length on LAYER metal1 = 0 um.
[02/18 17:57:47     30s] #Total wire length on LAYER metal2 = 7 um.
[02/18 17:57:47     30s] #Total wire length on LAYER metal3 = 14 um.
[02/18 17:57:47     30s] #Total wire length on LAYER metal4 = 0 um.
[02/18 17:57:47     30s] #Total wire length on LAYER metal5 = 0 um.
[02/18 17:57:47     30s] #Total wire length on LAYER metal6 = 0 um.
[02/18 17:57:47     30s] #Total wire length on LAYER metal7 = 0 um.
[02/18 17:57:47     30s] #Total wire length on LAYER metal8 = 0 um.
[02/18 17:57:47     30s] #Total wire length on LAYER metal9 = 0 um.
[02/18 17:57:47     30s] #Total wire length on LAYER metal10 = 0 um.
[02/18 17:57:47     30s] #Total number of vias = 17
[02/18 17:57:47     30s] #Up-Via Summary (total 17):
[02/18 17:57:47     30s] #           
[02/18 17:57:47     30s] #-----------------------
[02/18 17:57:47     30s] # metal1              6
[02/18 17:57:47     30s] # metal2             11
[02/18 17:57:47     30s] #-----------------------
[02/18 17:57:47     30s] #                    17 
[02/18 17:57:47     30s] #
[02/18 17:57:47     30s] #Routing data preparation, pin analysis, line assignment statistics:
[02/18 17:57:47     30s] #Cpu time = 00:00:01
[02/18 17:57:47     30s] #Elapsed time = 00:00:01
[02/18 17:57:47     30s] #Increased memory = 10.62 (MB)
[02/18 17:57:47     30s] #Total memory = 1606.72 (MB)
[02/18 17:57:47     30s] #Peak memory = 1636.88 (MB)
[02/18 17:57:47     30s] #RTESIG:78da95934f4f032110c53dfb2926b48735b19581dd2e1cbc987855d3a8d706bb74b39105
[02/18 17:57:47     30s] #       b3b09a7e7bf14f4cda6cc0721bf2cb9b798f61367fbe5d0361b8e472e169253608776bc6
[02/18 17:57:47     30s] #       11912f6889fc8ae106e5e2e9869ccfe6f70f8f0c0828efbbd66e7ad7e8ebad71db57085d
[02/18 17:57:47     30s] #       dfd9f6e70609143e0cb1be84d1eb01bc0e215617bf02358461d450bc386726895ac04e19
[02/18 17:57:47     30s] #       ff87347babfa6e0b8ddea9d184231acbf2109feac925300a4567836ef530c9704a4f69cb
[02/18 17:57:47     30s] #       a364c647250490e0de9c71ed1e8c8b017d74834ec7238fed64dc53e459fbf12dc5c1b019
[02/18 17:57:47     30s] #       4dacf869787d122e563196c8c720b41dfbe99159c973f9c6be2bc07289f4eb40b1334e85
[02/18 17:57:47     30s] #       69b28e3b45be634aa78f751c0eabf4a6440308e49d67a484a4407c50b6514393f42a64d4
[02/18 17:57:47     30s] #       b3ce261361c8442e11868241999e9ea1a4f90f8332bf568c51f61fa84a41679f230867ab
[02/18 17:57:47     30s] #
[02/18 17:57:47     30s] #Skip comparing routing design signature in db-snapshot flow
[02/18 17:57:47     30s] #Minimum voltage of a net in the design = 0.000.
[02/18 17:57:47     30s] #Maximum voltage of a net in the design = 1.100.
[02/18 17:57:47     30s] #Voltage range [0.000 - 1.100] has 330 nets.
[02/18 17:57:47     30s] #Voltage range [1.100 - 1.100] has 1 net.
[02/18 17:57:47     30s] #Voltage range [0.000 - 0.000] has 1 net.
[02/18 17:57:47     30s] ### Time Record (Detail Routing) is installed.
[02/18 17:57:47     30s] #Minimum voltage of a net in the design = 0.000.
[02/18 17:57:47     30s] #Maximum voltage of a net in the design = 1.100.
[02/18 17:57:47     30s] #Voltage range [0.000 - 1.100] has 330 nets.
[02/18 17:57:47     30s] #Voltage range [1.100 - 1.100] has 1 net.
[02/18 17:57:47     30s] #Voltage range [0.000 - 0.000] has 1 net.
[02/18 17:57:47     30s] #Minimum voltage of a net in the design = 0.000.
[02/18 17:57:47     30s] #Maximum voltage of a net in the design = 1.100.
[02/18 17:57:47     30s] #Voltage range [0.000 - 1.100] has 330 nets.
[02/18 17:57:47     30s] #Voltage range [1.100 - 1.100] has 1 net.
[02/18 17:57:47     30s] #Voltage range [0.000 - 0.000] has 1 net.
[02/18 17:57:47     30s] #Minimum voltage of a net in the design = 0.000.
[02/18 17:57:47     30s] #Maximum voltage of a net in the design = 1.100.
[02/18 17:57:47     30s] #Voltage range [0.000 - 1.100] has 330 nets.
[02/18 17:57:47     30s] #Voltage range [1.100 - 1.100] has 1 net.
[02/18 17:57:47     30s] #Voltage range [0.000 - 0.000] has 1 net.
[02/18 17:57:47     30s] ### drc_pitch = 3280 ( 1.64000 um) drc_range = 3140 ( 1.57000 um) route_pitch = 560 ( 0.28000 um) patch_pitch = 6360 ( 3.18000 um) top_route_layer = 4 top_pin_layer = 4
[02/18 17:57:47     30s] #
[02/18 17:57:47     30s] #Start Detail Routing..
[02/18 17:57:47     30s] #start initial detail routing ...
[02/18 17:57:47     30s] ### Design has 1 dirty net
[02/18 17:57:48     30s] ### Gcell dirty-map stats: routing = 63.64%
[02/18 17:57:48     30s] #   number of violations = 0
[02/18 17:57:48     30s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1609.69 (MB), peak = 1646.27 (MB)
[02/18 17:57:48     30s] #Complete Detail Routing.
[02/18 17:57:48     30s] #Total number of nets with non-default rule or having extra spacing = 1
[02/18 17:57:48     30s] #Total wire length = 22 um.
[02/18 17:57:48     30s] #Total half perimeter of net bounding box = 16 um.
[02/18 17:57:48     30s] #Total wire length on LAYER metal1 = 0 um.
[02/18 17:57:48     30s] #Total wire length on LAYER metal2 = 3 um.
[02/18 17:57:48     30s] #Total wire length on LAYER metal3 = 14 um.
[02/18 17:57:48     30s] #Total wire length on LAYER metal4 = 4 um.
[02/18 17:57:48     30s] #Total wire length on LAYER metal5 = 0 um.
[02/18 17:57:48     30s] #Total wire length on LAYER metal6 = 0 um.
[02/18 17:57:48     30s] #Total wire length on LAYER metal7 = 0 um.
[02/18 17:57:48     30s] #Total wire length on LAYER metal8 = 0 um.
[02/18 17:57:48     30s] #Total wire length on LAYER metal9 = 0 um.
[02/18 17:57:48     30s] #Total wire length on LAYER metal10 = 0 um.
[02/18 17:57:48     30s] #Total number of vias = 14
[02/18 17:57:48     30s] #Up-Via Summary (total 14):
[02/18 17:57:48     30s] #           
[02/18 17:57:48     30s] #-----------------------
[02/18 17:57:48     30s] # metal1              6
[02/18 17:57:48     30s] # metal2              5
[02/18 17:57:48     30s] # metal3              3
[02/18 17:57:48     30s] #-----------------------
[02/18 17:57:48     30s] #                    14 
[02/18 17:57:48     30s] #
[02/18 17:57:48     30s] #Total number of DRC violations = 0
[02/18 17:57:48     30s] ### Time Record (Detail Routing) is uninstalled.
[02/18 17:57:48     30s] #Cpu time = 00:00:00
[02/18 17:57:48     30s] #Elapsed time = 00:00:00
[02/18 17:57:48     30s] #Increased memory = 2.97 (MB)
[02/18 17:57:48     30s] #Total memory = 1609.69 (MB)
[02/18 17:57:48     30s] #Peak memory = 1646.27 (MB)
[02/18 17:57:48     30s] #Skip updating routing design signature in db-snapshot flow
[02/18 17:57:48     30s] #detailRoute Statistics:
[02/18 17:57:48     30s] #Cpu time = 00:00:00
[02/18 17:57:48     30s] #Elapsed time = 00:00:00
[02/18 17:57:48     30s] #Increased memory = 2.97 (MB)
[02/18 17:57:48     30s] #Total memory = 1609.69 (MB)
[02/18 17:57:48     30s] #Peak memory = 1646.27 (MB)
[02/18 17:57:48     30s] ### Time Record (DB Export) is installed.
[02/18 17:57:48     30s] Extracting standard cell pins and blockage ...... 
[02/18 17:57:48     30s] Pin and blockage extraction finished
[02/18 17:57:48     30s] ### export design design signature (7): route=383355370 fixed_route=1856704831 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1863555143 dirty_area=0 del_dirty_area=0 cell=244597546 placement=61652558 pin_access=819410142 inst_pattern=1 via=1185899695 routing_via=1774068281
[02/18 17:57:48     30s] ### Time Record (DB Export) is uninstalled.
[02/18 17:57:48     30s] ### Time Record (Post Callback) is installed.
[02/18 17:57:48     30s] ### Time Record (Post Callback) is uninstalled.
[02/18 17:57:48     30s] #
[02/18 17:57:48     30s] #globalDetailRoute statistics:
[02/18 17:57:48     30s] #Cpu time = 00:00:01
[02/18 17:57:48     30s] #Elapsed time = 00:00:01
[02/18 17:57:48     30s] #Increased memory = 24.17 (MB)
[02/18 17:57:48     30s] #Total memory = 1618.78 (MB)
[02/18 17:57:48     30s] #Peak memory = 1646.27 (MB)
[02/18 17:57:48     30s] #Number of warnings = 0
[02/18 17:57:48     30s] #Total number of warnings = 3
[02/18 17:57:48     30s] #Number of fails = 0
[02/18 17:57:48     30s] #Total number of fails = 0
[02/18 17:57:48     30s] #Complete globalDetailRoute on Wed Feb 18 17:57:48 2026
[02/18 17:57:48     30s] #
[02/18 17:57:48     30s] ### import design signature (8): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=819410142 inst_pattern=1 via=1185899695 routing_via=1774068281
[02/18 17:57:48     30s] ### Time Record (globalDetailRoute) is uninstalled.
[02/18 17:57:48     30s] ### 
[02/18 17:57:48     30s] ###   Scalability Statistics
[02/18 17:57:48     30s] ### 
[02/18 17:57:48     30s] ### --------------------------------+----------------+----------------+----------------+
[02/18 17:57:48     30s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[02/18 17:57:48     30s] ### --------------------------------+----------------+----------------+----------------+
[02/18 17:57:48     30s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[02/18 17:57:48     30s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[02/18 17:57:48     30s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[02/18 17:57:48     30s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[02/18 17:57:48     30s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[02/18 17:57:48     30s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[02/18 17:57:48     30s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[02/18 17:57:48     30s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[02/18 17:57:48     30s] ###   Line Assignment               |        00:00:00|        00:00:00|             1.0|
[02/18 17:57:48     30s] ###   Entire Command                |        00:00:01|        00:00:01|             1.0|
[02/18 17:57:48     30s] ### --------------------------------+----------------+----------------+----------------+
[02/18 17:57:48     30s] ### 
[02/18 17:57:48     30s] % End globalDetailRoute (date=02/18 17:57:48, total cpu=0:00:00.8, real=0:00:01.0, peak res=1646.3M, current mem=1618.5M)
[02/18 17:57:48     30s]         NanoRoute done. (took cpu=0:00:00.8 real=0:00:00.9)
[02/18 17:57:48     30s]       Clock detailed routing done.
[02/18 17:57:48     30s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[02/18 17:57:48     30s] Skipping check of guided vs. routed net lengths.
[02/18 17:57:48     30s] Set FIXED routing status on 1 net(s)
[02/18 17:57:48     30s]       Route Remaining Unrouted Nets...
[02/18 17:57:48     30s] Running earlyGlobalRoute to complete any remaining unrouted nets.
[02/18 17:57:48     30s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1861.8M, EPOCH TIME: 1771466268.137453
[02/18 17:57:48     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:48     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:48     30s] All LLGs are deleted
[02/18 17:57:48     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:48     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:48     30s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1861.8M, EPOCH TIME: 1771466268.137536
[02/18 17:57:48     30s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1861.8M, EPOCH TIME: 1771466268.137600
[02/18 17:57:48     30s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1861.8M, EPOCH TIME: 1771466268.137710
[02/18 17:57:48     30s] ### Creating LA Mngr. totSessionCpu=0:00:30.5 mem=1861.8M
[02/18 17:57:48     30s] ### Creating LA Mngr, finished. totSessionCpu=0:00:30.5 mem=1861.8M
[02/18 17:57:48     30s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1861.79 MB )
[02/18 17:57:48     30s] (I)      ==================== Layers =====================
[02/18 17:57:48     30s] (I)      +-----+----+---------+---------+--------+-------+
[02/18 17:57:48     30s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[02/18 17:57:48     30s] (I)      +-----+----+---------+---------+--------+-------+
[02/18 17:57:48     30s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[02/18 17:57:48     30s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[02/18 17:57:48     30s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[02/18 17:57:48     30s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[02/18 17:57:48     30s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[02/18 17:57:48     30s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[02/18 17:57:48     30s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[02/18 17:57:48     30s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[02/18 17:57:48     30s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[02/18 17:57:48     30s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[02/18 17:57:48     30s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[02/18 17:57:48     30s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[02/18 17:57:48     30s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[02/18 17:57:48     30s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[02/18 17:57:48     30s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[02/18 17:57:48     30s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[02/18 17:57:48     30s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[02/18 17:57:48     30s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[02/18 17:57:48     30s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[02/18 17:57:48     30s] (I)      +-----+----+---------+---------+--------+-------+
[02/18 17:57:48     30s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[02/18 17:57:48     30s] (I)      +-----+----+---------+---------+--------+-------+
[02/18 17:57:48     30s] (I)      Started Import and model ( Curr Mem: 1861.79 MB )
[02/18 17:57:48     30s] (I)      Default pattern map key = s1494_bench_default.
[02/18 17:57:48     30s] (I)      == Non-default Options ==
[02/18 17:57:48     30s] (I)      Maximum routing layer                              : 4
[02/18 17:57:48     30s] (I)      Number of threads                                  : 1
[02/18 17:57:48     30s] (I)      Method to set GCell size                           : row
[02/18 17:57:48     30s] (I)      Counted 86 PG shapes. We will not process PG shapes layer by layer.
[02/18 17:57:48     30s] (I)      Use row-based GCell size
[02/18 17:57:48     30s] (I)      Use row-based GCell align
[02/18 17:57:48     30s] (I)      layer 0 area = 0
[02/18 17:57:48     30s] (I)      layer 1 area = 0
[02/18 17:57:48     30s] (I)      layer 2 area = 0
[02/18 17:57:48     30s] (I)      layer 3 area = 0
[02/18 17:57:48     30s] (I)      GCell unit size   : 2800
[02/18 17:57:48     30s] (I)      GCell multiplier  : 1
[02/18 17:57:48     30s] (I)      GCell row height  : 2800
[02/18 17:57:48     30s] (I)      Actual row height : 2800
[02/18 17:57:48     30s] (I)      GCell align ref   : 12160 12040
[02/18 17:57:48     30s] [NR-eGR] Track table information for default rule: 
[02/18 17:57:48     30s] [NR-eGR] metal1 has single uniform track structure
[02/18 17:57:48     30s] [NR-eGR] metal2 has single uniform track structure
[02/18 17:57:48     30s] [NR-eGR] metal3 has single uniform track structure
[02/18 17:57:48     30s] [NR-eGR] metal4 has single uniform track structure
[02/18 17:57:48     30s] [NR-eGR] metal5 has single uniform track structure
[02/18 17:57:48     30s] [NR-eGR] metal6 has single uniform track structure
[02/18 17:57:48     30s] [NR-eGR] metal7 has single uniform track structure
[02/18 17:57:48     30s] [NR-eGR] metal8 has single uniform track structure
[02/18 17:57:48     30s] [NR-eGR] metal9 has single uniform track structure
[02/18 17:57:48     30s] [NR-eGR] metal10 has single uniform track structure
[02/18 17:57:48     30s] (I)      ============== Default via ===============
[02/18 17:57:48     30s] (I)      +---+------------------+-----------------+
[02/18 17:57:48     30s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[02/18 17:57:48     30s] (I)      +---+------------------+-----------------+
[02/18 17:57:48     30s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[02/18 17:57:48     30s] (I)      | 2 |   18  via2_8     |   15  via2_5    |
[02/18 17:57:48     30s] (I)      | 3 |   21  via3_2     |   21  via3_2    |
[02/18 17:57:48     30s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[02/18 17:57:48     30s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[02/18 17:57:48     30s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[02/18 17:57:48     30s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[02/18 17:57:48     30s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[02/18 17:57:48     30s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[02/18 17:57:48     30s] (I)      +---+------------------+-----------------+
[02/18 17:57:48     30s] [NR-eGR] Read 40 PG shapes
[02/18 17:57:48     30s] [NR-eGR] Read 0 clock shapes
[02/18 17:57:48     30s] [NR-eGR] Read 0 other shapes
[02/18 17:57:48     30s] [NR-eGR] #Routing Blockages  : 0
[02/18 17:57:48     30s] [NR-eGR] #Instance Blockages : 0
[02/18 17:57:48     30s] [NR-eGR] #PG Blockages       : 40
[02/18 17:57:48     30s] [NR-eGR] #Halo Blockages     : 0
[02/18 17:57:48     30s] [NR-eGR] #Boundary Blockages : 0
[02/18 17:57:48     30s] [NR-eGR] #Clock Blockages    : 0
[02/18 17:57:48     30s] [NR-eGR] #Other Blockages    : 0
[02/18 17:57:48     30s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/18 17:57:48     30s] [NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 17
[02/18 17:57:48     30s] [NR-eGR] Read 330 nets ( ignored 1 )
[02/18 17:57:48     30s] (I)      early_global_route_priority property id does not exist.
[02/18 17:57:48     30s] (I)      Read Num Blocks=40  Num Prerouted Wires=17  Num CS=0
[02/18 17:57:48     30s] (I)      Layer 1 (V) : #blockages 40 : #preroutes 9
[02/18 17:57:48     30s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 7
[02/18 17:57:48     30s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 1
[02/18 17:57:48     30s] (I)      Number of ignored nets                =      1
[02/18 17:57:48     30s] (I)      Number of connected nets              =      0
[02/18 17:57:48     30s] (I)      Number of fixed nets                  =      1.  Ignored: Yes
[02/18 17:57:48     30s] (I)      Number of clock nets                  =      1.  Ignored: No
[02/18 17:57:48     30s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/18 17:57:48     30s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/18 17:57:48     30s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/18 17:57:48     30s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/18 17:57:48     30s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/18 17:57:48     30s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[02/18 17:57:48     30s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/18 17:57:48     30s] (I)      Ndr track 0 does not exist
[02/18 17:57:48     30s] (I)      ---------------------Grid Graph Info--------------------
[02/18 17:57:48     30s] (I)      Routing area        : (0, 0) - (62700, 60480)
[02/18 17:57:48     30s] (I)      Core area           : (12160, 12040) - (50540, 48440)
[02/18 17:57:48     30s] (I)      Site width          :   380  (dbu)
[02/18 17:57:48     30s] (I)      Row height          :  2800  (dbu)
[02/18 17:57:48     30s] (I)      GCell row height    :  2800  (dbu)
[02/18 17:57:48     30s] (I)      GCell width         :  2800  (dbu)
[02/18 17:57:48     30s] (I)      GCell height        :  2800  (dbu)
[02/18 17:57:48     30s] (I)      Grid                :    23    22     4
[02/18 17:57:48     30s] (I)      Layer numbers       :     1     2     3     4
[02/18 17:57:48     30s] (I)      Vertical capacity   :     0  2800     0  2800
[02/18 17:57:48     30s] (I)      Horizontal capacity :     0     0  2800     0
[02/18 17:57:48     30s] (I)      Default wire width  :   140   140   140   280
[02/18 17:57:48     30s] (I)      Default wire space  :   130   140   140   280
[02/18 17:57:48     30s] (I)      Default wire pitch  :   270   280   280   560
[02/18 17:57:48     30s] (I)      Default pitch size  :   270   380   280   560
[02/18 17:57:48     30s] (I)      First track coord   :   140   190   140   590
[02/18 17:57:48     30s] (I)      Num tracks per GCell: 10.37  7.37 10.00  5.00
[02/18 17:57:48     30s] (I)      Total num of tracks :   216   165   216   111
[02/18 17:57:48     30s] (I)      Num of masks        :     1     1     1     1
[02/18 17:57:48     30s] (I)      Num of trim masks   :     0     0     0     0
[02/18 17:57:48     30s] (I)      --------------------------------------------------------
[02/18 17:57:48     30s] 
[02/18 17:57:48     30s] [NR-eGR] ============ Routing rule table ============
[02/18 17:57:48     30s] [NR-eGR] Rule id: 1  Nets: 329
[02/18 17:57:48     30s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[02/18 17:57:48     30s] (I)                    Layer    2    3    4 
[02/18 17:57:48     30s] (I)                    Pitch  380  280  560 
[02/18 17:57:48     30s] (I)             #Used tracks    1    1    1 
[02/18 17:57:48     30s] (I)       #Fully used tracks    1    1    1 
[02/18 17:57:48     30s] [NR-eGR] ========================================
[02/18 17:57:48     30s] [NR-eGR] 
[02/18 17:57:48     30s] (I)      =============== Blocked Tracks ===============
[02/18 17:57:48     30s] (I)      +-------+---------+----------+---------------+
[02/18 17:57:48     30s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/18 17:57:48     30s] (I)      +-------+---------+----------+---------------+
[02/18 17:57:48     30s] (I)      |     1 |       0 |        0 |         0.00% |
[02/18 17:57:48     30s] (I)      |     2 |    3630 |      608 |        16.75% |
[02/18 17:57:48     30s] (I)      |     3 |    4968 |        0 |         0.00% |
[02/18 17:57:48     30s] (I)      |     4 |    2442 |        0 |         0.00% |
[02/18 17:57:48     30s] (I)      +-------+---------+----------+---------------+
[02/18 17:57:48     30s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1861.79 MB )
[02/18 17:57:48     30s] (I)      Reset routing kernel
[02/18 17:57:48     30s] (I)      Started Global Routing ( Curr Mem: 1861.79 MB )
[02/18 17:57:48     30s] (I)      totalPins=1190  totalGlobalPin=1096 (92.10%)
[02/18 17:57:48     30s] (I)      total 2D Cap : 10444 = (4968 H, 5476 V)
[02/18 17:57:48     30s] [NR-eGR] Layer group 1: route 329 net(s) in layer range [2, 4]
[02/18 17:57:48     30s] (I)      
[02/18 17:57:48     30s] (I)      ============  Phase 1a Route ============
[02/18 17:57:48     30s] (I)      Usage: 2020 = (1024 H, 996 V) = (20.61% H, 18.19% V) = (1.434e+03um H, 1.394e+03um V)
[02/18 17:57:48     30s] (I)      
[02/18 17:57:48     30s] (I)      ============  Phase 1b Route ============
[02/18 17:57:48     30s] (I)      Usage: 2020 = (1024 H, 996 V) = (20.61% H, 18.19% V) = (1.434e+03um H, 1.394e+03um V)
[02/18 17:57:48     30s] (I)      Overflow of layer group 1: 0.58% H + 3.49% V. EstWL: 2.828000e+03um
[02/18 17:57:48     30s] (I)      Congestion metric : 0.58%H 3.49%V, 4.07%HV
[02/18 17:57:48     30s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/18 17:57:48     30s] (I)      
[02/18 17:57:48     30s] (I)      ============  Phase 1c Route ============
[02/18 17:57:48     30s] (I)      Usage: 2020 = (1024 H, 996 V) = (20.61% H, 18.19% V) = (1.434e+03um H, 1.394e+03um V)
[02/18 17:57:48     30s] (I)      
[02/18 17:57:48     30s] (I)      ============  Phase 1d Route ============
[02/18 17:57:48     30s] (I)      Usage: 2020 = (1024 H, 996 V) = (20.61% H, 18.19% V) = (1.434e+03um H, 1.394e+03um V)
[02/18 17:57:48     30s] (I)      
[02/18 17:57:48     30s] (I)      ============  Phase 1e Route ============
[02/18 17:57:48     30s] (I)      Usage: 2020 = (1024 H, 996 V) = (20.61% H, 18.19% V) = (1.434e+03um H, 1.394e+03um V)
[02/18 17:57:48     30s] [NR-eGR] Early Global Route overflow of layer group 1: 0.58% H + 3.49% V. EstWL: 2.828000e+03um
[02/18 17:57:48     30s] (I)      
[02/18 17:57:48     30s] (I)      ============  Phase 1l Route ============
[02/18 17:57:48     30s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[02/18 17:57:48     30s] (I)      Layer  2:       2885      1049        26         354        3205    ( 9.94%) 
[02/18 17:57:48     30s] (I)      Layer  3:       4752      1206        13           0        4840    ( 0.00%) 
[02/18 17:57:48     30s] (I)      Layer  4:       2331       532         8         105        2310    ( 4.35%) 
[02/18 17:57:48     30s] (I)      Total:          9968      2787        47         458       10355    ( 4.24%) 
[02/18 17:57:48     30s] (I)      
[02/18 17:57:48     30s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/18 17:57:48     30s] [NR-eGR]                        OverCon           OverCon            
[02/18 17:57:48     30s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[02/18 17:57:48     30s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[02/18 17:57:48     30s] [NR-eGR] ---------------------------------------------------------------
[02/18 17:57:48     30s] [NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/18 17:57:48     30s] [NR-eGR]  metal2 ( 2)        18( 4.13%)         1( 0.23%)   ( 4.36%) 
[02/18 17:57:48     30s] [NR-eGR]  metal3 ( 3)         8( 1.65%)         0( 0.00%)   ( 1.65%) 
[02/18 17:57:48     30s] [NR-eGR]  metal4 ( 4)         7( 1.51%)         0( 0.00%)   ( 1.51%) 
[02/18 17:57:48     30s] [NR-eGR] ---------------------------------------------------------------
[02/18 17:57:48     30s] [NR-eGR]        Total        33( 2.39%)         1( 0.07%)   ( 2.46%) 
[02/18 17:57:48     30s] [NR-eGR] 
[02/18 17:57:48     30s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1861.79 MB )
[02/18 17:57:48     30s] (I)      total 2D Cap : 10458 = (4968 H, 5490 V)
[02/18 17:57:48     30s] [NR-eGR] Overflow after Early Global Route 1.58% H + 2.02% V
[02/18 17:57:48     30s] (I)      ============= Track Assignment ============
[02/18 17:57:48     30s] (I)      Started Track Assignment (1T) ( Curr Mem: 1861.79 MB )
[02/18 17:57:48     30s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[02/18 17:57:48     30s] (I)      Run Multi-thread track assignment
[02/18 17:57:48     30s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1861.79 MB )
[02/18 17:57:48     30s] (I)      Started Export ( Curr Mem: 1861.79 MB )
[02/18 17:57:48     30s] [NR-eGR]                  Length (um)  Vias 
[02/18 17:57:48     30s] [NR-eGR] -----------------------------------
[02/18 17:57:48     30s] [NR-eGR]  metal1   (1H)             0  1168 
[02/18 17:57:48     30s] [NR-eGR]  metal2   (2V)           978  1514 
[02/18 17:57:48     30s] [NR-eGR]  metal3   (3H)          1547   488 
[02/18 17:57:48     30s] [NR-eGR]  metal4   (4V)           728     0 
[02/18 17:57:48     30s] [NR-eGR]  metal5   (5H)             0     0 
[02/18 17:57:48     30s] [NR-eGR]  metal6   (6V)             0     0 
[02/18 17:57:48     30s] [NR-eGR]  metal7   (7H)             0     0 
[02/18 17:57:48     30s] [NR-eGR]  metal8   (8V)             0     0 
[02/18 17:57:48     30s] [NR-eGR]  metal9   (9H)             0     0 
[02/18 17:57:48     30s] [NR-eGR]  metal10  (10V)            0     0 
[02/18 17:57:48     30s] [NR-eGR] -----------------------------------
[02/18 17:57:48     30s] [NR-eGR]           Total         3253  3170 
[02/18 17:57:48     30s] [NR-eGR] --------------------------------------------------------------------------
[02/18 17:57:48     30s] [NR-eGR] Total half perimeter of net bounding box: 2513um
[02/18 17:57:48     30s] [NR-eGR] Total length: 3253um, number of vias: 3170
[02/18 17:57:48     30s] [NR-eGR] --------------------------------------------------------------------------
[02/18 17:57:48     30s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[02/18 17:57:48     30s] [NR-eGR] --------------------------------------------------------------------------
[02/18 17:57:48     30s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1861.79 MB )
[02/18 17:57:48     30s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.07 sec, Curr Mem: 1861.79 MB )
[02/18 17:57:48     30s] (I)      ===================================== Runtime Summary =====================================
[02/18 17:57:48     30s] (I)       Step                                          %      Start     Finish      Real       CPU 
[02/18 17:57:48     30s] (I)      -------------------------------------------------------------------------------------------
[02/18 17:57:48     30s] (I)       Early Global Route kernel               100.00%  10.74 sec  10.81 sec  0.07 sec  0.04 sec 
[02/18 17:57:48     30s] (I)       +-Import and model                       28.21%  10.76 sec  10.78 sec  0.02 sec  0.01 sec 
[02/18 17:57:48     30s] (I)       | +-Create place DB                       1.62%  10.76 sec  10.76 sec  0.00 sec  0.00 sec 
[02/18 17:57:48     30s] (I)       | | +-Import place data                   1.53%  10.76 sec  10.76 sec  0.00 sec  0.00 sec 
[02/18 17:57:48     30s] (I)       | | | +-Read instances and placement      0.52%  10.76 sec  10.76 sec  0.00 sec  0.00 sec 
[02/18 17:57:48     30s] (I)       | | | +-Read nets                         0.83%  10.76 sec  10.76 sec  0.00 sec  0.00 sec 
[02/18 17:57:48     30s] (I)       | +-Create route DB                      18.25%  10.76 sec  10.77 sec  0.01 sec  0.00 sec 
[02/18 17:57:48     30s] (I)       | | +-Import route data (1T)             16.88%  10.76 sec  10.77 sec  0.01 sec  0.00 sec 
[02/18 17:57:48     30s] (I)       | | | +-Read blockages ( Layer 2-4 )      2.74%  10.77 sec  10.77 sec  0.00 sec  0.00 sec 
[02/18 17:57:48     30s] (I)       | | | | +-Read routing blockages          0.00%  10.77 sec  10.77 sec  0.00 sec  0.00 sec 
[02/18 17:57:48     30s] (I)       | | | | +-Read instance blockages         0.17%  10.77 sec  10.77 sec  0.00 sec  0.00 sec 
[02/18 17:57:48     30s] (I)       | | | | +-Read PG blockages               0.08%  10.77 sec  10.77 sec  0.00 sec  0.00 sec 
[02/18 17:57:48     30s] (I)       | | | | +-Read clock blockages            0.29%  10.77 sec  10.77 sec  0.00 sec  0.00 sec 
[02/18 17:57:48     30s] (I)       | | | | +-Read other blockages            0.28%  10.77 sec  10.77 sec  0.00 sec  0.00 sec 
[02/18 17:57:48     30s] (I)       | | | | +-Read halo blockages             0.01%  10.77 sec  10.77 sec  0.00 sec  0.00 sec 
[02/18 17:57:48     30s] (I)       | | | | +-Read boundary cut boxes         0.00%  10.77 sec  10.77 sec  0.00 sec  0.00 sec 
[02/18 17:57:48     30s] (I)       | | | +-Read blackboxes                   0.45%  10.77 sec  10.77 sec  0.00 sec  0.00 sec 
[02/18 17:57:48     30s] (I)       | | | +-Read prerouted                    0.37%  10.77 sec  10.77 sec  0.00 sec  0.00 sec 
[02/18 17:57:48     30s] (I)       | | | +-Read unlegalized nets             0.04%  10.77 sec  10.77 sec  0.00 sec  0.00 sec 
[02/18 17:57:48     30s] (I)       | | | +-Read nets                         0.22%  10.77 sec  10.77 sec  0.00 sec  0.00 sec 
[02/18 17:57:48     30s] (I)       | | | +-Set up via pillars                0.01%  10.77 sec  10.77 sec  0.00 sec  0.00 sec 
[02/18 17:57:48     30s] (I)       | | | +-Initialize 3D grid graph          0.01%  10.77 sec  10.77 sec  0.00 sec  0.00 sec 
[02/18 17:57:48     30s] (I)       | | | +-Model blockage capacity           1.08%  10.77 sec  10.77 sec  0.00 sec  0.00 sec 
[02/18 17:57:48     30s] (I)       | | | | +-Initialize 3D capacity          0.96%  10.77 sec  10.77 sec  0.00 sec  0.00 sec 
[02/18 17:57:48     30s] (I)       | +-Read aux data                         0.01%  10.77 sec  10.77 sec  0.00 sec  0.00 sec 
[02/18 17:57:48     30s] (I)       | +-Others data preparation               0.05%  10.77 sec  10.77 sec  0.00 sec  0.00 sec 
[02/18 17:57:48     30s] (I)       | +-Create route kernel                   7.29%  10.77 sec  10.78 sec  0.01 sec  0.00 sec 
[02/18 17:57:48     30s] (I)       +-Global Routing                         26.03%  10.78 sec  10.80 sec  0.02 sec  0.01 sec 
[02/18 17:57:48     30s] (I)       | +-Initialization                        0.44%  10.78 sec  10.78 sec  0.00 sec  0.00 sec 
[02/18 17:57:48     30s] (I)       | +-Net group 1                          20.31%  10.78 sec  10.79 sec  0.01 sec  0.01 sec 
[02/18 17:57:48     30s] (I)       | | +-Generate topology                   0.67%  10.78 sec  10.78 sec  0.00 sec  0.00 sec 
[02/18 17:57:48     30s] (I)       | | +-Phase 1a                            1.86%  10.78 sec  10.78 sec  0.00 sec  0.00 sec 
[02/18 17:57:48     30s] (I)       | | | +-Pattern routing (1T)              1.48%  10.78 sec  10.78 sec  0.00 sec  0.00 sec 
[02/18 17:57:48     30s] (I)       | | | +-Add via demand to 2D              0.12%  10.78 sec  10.78 sec  0.00 sec  0.00 sec 
[02/18 17:57:48     30s] (I)       | | +-Phase 1b                            0.94%  10.78 sec  10.78 sec  0.00 sec  0.00 sec 
[02/18 17:57:48     30s] (I)       | | +-Phase 1c                            0.42%  10.78 sec  10.78 sec  0.00 sec  0.00 sec 
[02/18 17:57:48     30s] (I)       | | +-Phase 1d                            0.43%  10.78 sec  10.78 sec  0.00 sec  0.00 sec 
[02/18 17:57:48     30s] (I)       | | +-Phase 1e                            0.79%  10.78 sec  10.78 sec  0.00 sec  0.00 sec 
[02/18 17:57:48     30s] (I)       | | | +-Route legalization                0.13%  10.78 sec  10.78 sec  0.00 sec  0.00 sec 
[02/18 17:57:48     30s] (I)       | | | | +-Legalize Blockage Violations    0.05%  10.78 sec  10.78 sec  0.00 sec  0.00 sec 
[02/18 17:57:48     30s] (I)       | | +-Phase 1l                           13.10%  10.78 sec  10.79 sec  0.01 sec  0.01 sec 
[02/18 17:57:48     30s] (I)       | | | +-Layer assignment (1T)            12.93%  10.78 sec  10.79 sec  0.01 sec  0.01 sec 
[02/18 17:57:48     30s] (I)       | +-Clean cong LA                         0.00%  10.79 sec  10.79 sec  0.00 sec  0.00 sec 
[02/18 17:57:48     30s] (I)       +-Export 3D cong map                      0.46%  10.80 sec  10.80 sec  0.00 sec  0.00 sec 
[02/18 17:57:48     30s] (I)       | +-Export 2D cong map                    0.20%  10.80 sec  10.80 sec  0.00 sec  0.00 sec 
[02/18 17:57:48     30s] (I)       +-Extract Global 3D Wires                 0.08%  10.80 sec  10.80 sec  0.00 sec  0.00 sec 
[02/18 17:57:48     30s] (I)       +-Track Assignment (1T)                   6.52%  10.80 sec  10.80 sec  0.00 sec  0.00 sec 
[02/18 17:57:48     30s] (I)       | +-Initialization                        0.06%  10.80 sec  10.80 sec  0.00 sec  0.00 sec 
[02/18 17:57:48     30s] (I)       | +-Track Assignment Kernel               6.08%  10.80 sec  10.80 sec  0.00 sec  0.00 sec 
[02/18 17:57:48     30s] (I)       | +-Free Memory                           0.00%  10.80 sec  10.80 sec  0.00 sec  0.00 sec 
[02/18 17:57:48     30s] (I)       +-Export                                 10.93%  10.80 sec  10.81 sec  0.01 sec  0.01 sec 
[02/18 17:57:48     30s] (I)       | +-Export DB wires                       2.84%  10.80 sec  10.80 sec  0.00 sec  0.00 sec 
[02/18 17:57:48     30s] (I)       | | +-Export all nets                     2.12%  10.80 sec  10.80 sec  0.00 sec  0.00 sec 
[02/18 17:57:48     30s] (I)       | | +-Set wire vias                       0.35%  10.80 sec  10.80 sec  0.00 sec  0.00 sec 
[02/18 17:57:48     30s] (I)       | +-Report wirelength                     5.80%  10.80 sec  10.81 sec  0.00 sec  0.00 sec 
[02/18 17:57:48     30s] (I)       | +-Update net boxes                      1.21%  10.81 sec  10.81 sec  0.00 sec  0.00 sec 
[02/18 17:57:48     30s] (I)       | +-Update timing                         0.00%  10.81 sec  10.81 sec  0.00 sec  0.00 sec 
[02/18 17:57:48     30s] (I)       +-Postprocess design                      0.07%  10.81 sec  10.81 sec  0.00 sec  0.00 sec 
[02/18 17:57:48     30s] (I)      ==================== Summary by functions =====================
[02/18 17:57:48     30s] (I)       Lv  Step                                %      Real       CPU 
[02/18 17:57:48     30s] (I)      ---------------------------------------------------------------
[02/18 17:57:48     30s] (I)        0  Early Global Route kernel     100.00%  0.07 sec  0.04 sec 
[02/18 17:57:48     30s] (I)        1  Import and model               28.21%  0.02 sec  0.01 sec 
[02/18 17:57:48     30s] (I)        1  Global Routing                 26.03%  0.02 sec  0.01 sec 
[02/18 17:57:48     30s] (I)        1  Export                         10.93%  0.01 sec  0.01 sec 
[02/18 17:57:48     30s] (I)        1  Track Assignment (1T)           6.52%  0.00 sec  0.00 sec 
[02/18 17:57:48     30s] (I)        1  Export 3D cong map              0.46%  0.00 sec  0.00 sec 
[02/18 17:57:48     30s] (I)        1  Extract Global 3D Wires         0.08%  0.00 sec  0.00 sec 
[02/18 17:57:48     30s] (I)        1  Postprocess design              0.07%  0.00 sec  0.00 sec 
[02/18 17:57:48     30s] (I)        2  Net group 1                    20.31%  0.01 sec  0.01 sec 
[02/18 17:57:48     30s] (I)        2  Create route DB                18.25%  0.01 sec  0.00 sec 
[02/18 17:57:48     30s] (I)        2  Create route kernel             7.29%  0.01 sec  0.00 sec 
[02/18 17:57:48     30s] (I)        2  Track Assignment Kernel         6.08%  0.00 sec  0.00 sec 
[02/18 17:57:48     30s] (I)        2  Report wirelength               5.80%  0.00 sec  0.00 sec 
[02/18 17:57:48     30s] (I)        2  Export DB wires                 2.84%  0.00 sec  0.00 sec 
[02/18 17:57:48     30s] (I)        2  Create place DB                 1.62%  0.00 sec  0.00 sec 
[02/18 17:57:48     30s] (I)        2  Update net boxes                1.21%  0.00 sec  0.00 sec 
[02/18 17:57:48     30s] (I)        2  Initialization                  0.50%  0.00 sec  0.00 sec 
[02/18 17:57:48     30s] (I)        2  Export 2D cong map              0.20%  0.00 sec  0.00 sec 
[02/18 17:57:48     30s] (I)        2  Others data preparation         0.05%  0.00 sec  0.00 sec 
[02/18 17:57:48     30s] (I)        2  Read aux data                   0.01%  0.00 sec  0.00 sec 
[02/18 17:57:48     30s] (I)        2  Update timing                   0.00%  0.00 sec  0.00 sec 
[02/18 17:57:48     30s] (I)        2  Free Memory                     0.00%  0.00 sec  0.00 sec 
[02/18 17:57:48     30s] (I)        2  Clean cong LA                   0.00%  0.00 sec  0.00 sec 
[02/18 17:57:48     30s] (I)        3  Import route data (1T)         16.88%  0.01 sec  0.00 sec 
[02/18 17:57:48     30s] (I)        3  Phase 1l                       13.10%  0.01 sec  0.01 sec 
[02/18 17:57:48     30s] (I)        3  Export all nets                 2.12%  0.00 sec  0.00 sec 
[02/18 17:57:48     30s] (I)        3  Phase 1a                        1.86%  0.00 sec  0.00 sec 
[02/18 17:57:48     30s] (I)        3  Import place data               1.53%  0.00 sec  0.00 sec 
[02/18 17:57:48     30s] (I)        3  Phase 1b                        0.94%  0.00 sec  0.00 sec 
[02/18 17:57:48     30s] (I)        3  Phase 1e                        0.79%  0.00 sec  0.00 sec 
[02/18 17:57:48     30s] (I)        3  Generate topology               0.67%  0.00 sec  0.00 sec 
[02/18 17:57:48     30s] (I)        3  Phase 1d                        0.43%  0.00 sec  0.00 sec 
[02/18 17:57:48     30s] (I)        3  Phase 1c                        0.42%  0.00 sec  0.00 sec 
[02/18 17:57:48     30s] (I)        3  Set wire vias                   0.35%  0.00 sec  0.00 sec 
[02/18 17:57:48     30s] (I)        4  Layer assignment (1T)          12.93%  0.01 sec  0.01 sec 
[02/18 17:57:48     30s] (I)        4  Read blockages ( Layer 2-4 )    2.74%  0.00 sec  0.00 sec 
[02/18 17:57:48     30s] (I)        4  Pattern routing (1T)            1.48%  0.00 sec  0.00 sec 
[02/18 17:57:48     30s] (I)        4  Model blockage capacity         1.08%  0.00 sec  0.00 sec 
[02/18 17:57:48     30s] (I)        4  Read nets                       1.06%  0.00 sec  0.00 sec 
[02/18 17:57:48     30s] (I)        4  Read instances and placement    0.52%  0.00 sec  0.00 sec 
[02/18 17:57:48     30s] (I)        4  Read blackboxes                 0.45%  0.00 sec  0.00 sec 
[02/18 17:57:48     30s] (I)        4  Read prerouted                  0.37%  0.00 sec  0.00 sec 
[02/18 17:57:48     30s] (I)        4  Route legalization              0.13%  0.00 sec  0.00 sec 
[02/18 17:57:48     30s] (I)        4  Add via demand to 2D            0.12%  0.00 sec  0.00 sec 
[02/18 17:57:48     30s] (I)        4  Read unlegalized nets           0.04%  0.00 sec  0.00 sec 
[02/18 17:57:48     30s] (I)        4  Initialize 3D grid graph        0.01%  0.00 sec  0.00 sec 
[02/18 17:57:48     30s] (I)        4  Set up via pillars              0.01%  0.00 sec  0.00 sec 
[02/18 17:57:48     30s] (I)        5  Initialize 3D capacity          0.96%  0.00 sec  0.00 sec 
[02/18 17:57:48     30s] (I)        5  Read clock blockages            0.29%  0.00 sec  0.00 sec 
[02/18 17:57:48     30s] (I)        5  Read other blockages            0.28%  0.00 sec  0.00 sec 
[02/18 17:57:48     30s] (I)        5  Read instance blockages         0.17%  0.00 sec  0.00 sec 
[02/18 17:57:48     30s] (I)        5  Read PG blockages               0.08%  0.00 sec  0.00 sec 
[02/18 17:57:48     30s] (I)        5  Legalize Blockage Violations    0.05%  0.00 sec  0.00 sec 
[02/18 17:57:48     30s] (I)        5  Read halo blockages             0.01%  0.00 sec  0.00 sec 
[02/18 17:57:48     30s] (I)        5  Read routing blockages          0.00%  0.00 sec  0.00 sec 
[02/18 17:57:48     30s] (I)        5  Read boundary cut boxes         0.00%  0.00 sec  0.00 sec 
[02/18 17:57:48     30s]       Route Remaining Unrouted Nets done. (took cpu=0:00:00.0 real=0:00:00.1)
[02/18 17:57:48     30s]     Routing using NR in eGR->NR Step done.
[02/18 17:57:48     30s] Net route status summary:
[02/18 17:57:48     30s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[02/18 17:57:48     30s]   Non-clock:   331 (unrouted=2, trialRouted=329, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[02/18 17:57:48     30s] 
[02/18 17:57:48     30s] CCOPT: Done with clock implementation routing.
[02/18 17:57:48     30s] 
[02/18 17:57:48     30s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:01.0 real=0:00:01.2)
[02/18 17:57:48     30s]   Clock implementation routing done.
[02/18 17:57:48     30s]   Leaving CCOpt scope - extractRC...
[02/18 17:57:48     30s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[02/18 17:57:48     30s] Extraction called for design 's1494_bench' of instances=314 and nets=332 using extraction engine 'preRoute' .
[02/18 17:57:48     30s] PreRoute RC Extraction called for design s1494_bench.
[02/18 17:57:48     30s] RC Extraction called in multi-corner(1) mode.
[02/18 17:57:48     30s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[02/18 17:57:48     30s] Type 'man IMPEXT-6197' for more detail.
[02/18 17:57:48     30s] RCMode: PreRoute
[02/18 17:57:48     30s]       RC Corner Indexes            0   
[02/18 17:57:48     30s] Capacitance Scaling Factor   : 1.00000 
[02/18 17:57:48     30s] Resistance Scaling Factor    : 1.00000 
[02/18 17:57:48     30s] Clock Cap. Scaling Factor    : 1.00000 
[02/18 17:57:48     30s] Clock Res. Scaling Factor    : 1.00000 
[02/18 17:57:48     30s] Shrink Factor                : 1.00000
[02/18 17:57:48     30s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/18 17:57:48     30s] 
[02/18 17:57:48     30s] Trim Metal Layers:
[02/18 17:57:48     30s] LayerId::1 widthSet size::1
[02/18 17:57:48     30s] LayerId::2 widthSet size::1
[02/18 17:57:48     30s] LayerId::3 widthSet size::1
[02/18 17:57:48     30s] LayerId::4 widthSet size::1
[02/18 17:57:48     30s] LayerId::5 widthSet size::1
[02/18 17:57:48     30s] LayerId::6 widthSet size::1
[02/18 17:57:48     30s] LayerId::7 widthSet size::1
[02/18 17:57:48     30s] LayerId::8 widthSet size::1
[02/18 17:57:48     30s] LayerId::9 widthSet size::1
[02/18 17:57:48     30s] LayerId::10 widthSet size::1
[02/18 17:57:48     30s] Updating RC grid for preRoute extraction ...
[02/18 17:57:48     30s] eee: pegSigSF::1.070000
[02/18 17:57:48     30s] Initializing multi-corner resistance tables ...
[02/18 17:57:48     30s] eee: l::1 avDens::0.047889 usedTrk::43.100072 availTrk::900.000000 sigTrk::43.100072
[02/18 17:57:48     30s] eee: l::2 avDens::0.124635 usedTrk::82.652466 availTrk::663.157895 sigTrk::82.652466
[02/18 17:57:48     30s] eee: l::3 avDens::0.165605 usedTrk::115.923394 availTrk::700.000000 sigTrk::115.923394
[02/18 17:57:48     30s] eee: l::4 avDens::0.208067 usedTrk::52.016785 availTrk::250.000000 sigTrk::52.016785
[02/18 17:57:48     30s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:57:48     30s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:57:48     30s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:57:48     30s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:57:48     30s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:57:48     30s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:57:48     30s] {RT _default_rc_corner_ 0 4 4 {3 0} 1}
[02/18 17:57:48     30s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.283000 uaWl=1.000000 uaWlH=0.224111 aWlH=0.000000 lMod=0 pMax=0.876400 pMod=80 wcR=0.223500 newSi=0.001600 wHLS=0.558750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[02/18 17:57:48     30s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1861.789M)
[02/18 17:57:48     30s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[02/18 17:57:48     30s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:57:48     30s]   Clock tree timing engine global stage delay update for _default_delay_corner_:both.late...
[02/18 17:57:48     30s] End AAE Lib Interpolated Model. (MEM=1861.79 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/18 17:57:48     30s]   Clock tree timing engine global stage delay update for _default_delay_corner_:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:57:48     30s]   Clock DAG stats after routing clock trees:
[02/18 17:57:48     30s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/18 17:57:48     30s]     sink counts      : regular=6, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=6
[02/18 17:57:48     30s]     misc counts      : r=1, pp=0
[02/18 17:57:48     30s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/18 17:57:48     30s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/18 17:57:48     30s]     sink capacitance : total=0.004pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/18 17:57:48     30s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
[02/18 17:57:48     30s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=21.500um, total=21.500um
[02/18 17:57:48     30s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/18 17:57:48     30s]   Clock DAG net violations after routing clock trees: none
[02/18 17:57:48     30s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[02/18 17:57:48     30s]     Leaf : target=0.100ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[02/18 17:57:48     30s]   Clock DAG hash after routing clock trees: 14821273811892896189 14113815084777253011
[02/18 17:57:48     30s]   CTS services accumulated run-time stats after routing clock trees:
[02/18 17:57:48     30s]     delay calculator: calls=3604, total_wall_time=0.129s, mean_wall_time=0.036ms
[02/18 17:57:48     30s]     legalizer: calls=2, total_wall_time=0.003s, mean_wall_time=1.378ms
[02/18 17:57:48     30s]     steiner router: calls=3605, total_wall_time=0.032s, mean_wall_time=0.009ms
[02/18 17:57:48     30s]   Primary reporting skew groups after routing clock trees:
[02/18 17:57:48     30s]     skew_group blif_clk_net/_default_constraint_mode_: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.059], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/18 17:57:48     30s]         min path sink: v10_reg/CK
[02/18 17:57:48     30s]         max path sink: v10_reg/CK
[02/18 17:57:48     30s]   Skew group summary after routing clock trees:
[02/18 17:57:48     30s]     skew_group blif_clk_net/_default_constraint_mode_: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.059], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/18 17:57:48     30s]   CCOpt::Phase::Routing done. (took cpu=0:00:01.0 real=0:00:01.2)
[02/18 17:57:48     30s]   CCOpt::Phase::PostConditioning...
[02/18 17:57:48     30s]   Leaving CCOpt scope - Initializing placement interface...
[02/18 17:57:48     30s] OPERPROF: Starting DPlace-Init at level 1, MEM:1909.5M, EPOCH TIME: 1771466268.276907
[02/18 17:57:48     30s] Processing tracks to init pin-track alignment.
[02/18 17:57:48     30s] z: 2, totalTracks: 1
[02/18 17:57:48     30s] z: 4, totalTracks: 1
[02/18 17:57:48     30s] z: 6, totalTracks: 1
[02/18 17:57:48     30s] z: 8, totalTracks: 1
[02/18 17:57:48     30s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/18 17:57:48     30s] All LLGs are deleted
[02/18 17:57:48     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:48     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:48     30s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1909.5M, EPOCH TIME: 1771466268.278551
[02/18 17:57:48     30s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1909.5M, EPOCH TIME: 1771466268.278914
[02/18 17:57:48     30s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1909.5M, EPOCH TIME: 1771466268.279286
[02/18 17:57:48     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:48     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:48     30s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1909.5M, EPOCH TIME: 1771466268.279845
[02/18 17:57:48     30s] Max number of tech site patterns supported in site array is 256.
[02/18 17:57:48     30s] Core basic site is NCSU_FreePDK_45nm
[02/18 17:57:48     30s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1909.5M, EPOCH TIME: 1771466268.282719
[02/18 17:57:48     30s] After signature check, allow fast init is true, keep pre-filter is true.
[02/18 17:57:48     30s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/18 17:57:48     30s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:1909.5M, EPOCH TIME: 1771466268.283178
[02/18 17:57:48     30s] Fast DP-INIT is on for default
[02/18 17:57:48     30s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/18 17:57:48     30s] Atter site array init, number of instance map data is 0.
[02/18 17:57:48     30s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.003, REAL:0.004, MEM:1909.5M, EPOCH TIME: 1771466268.284322
[02/18 17:57:48     30s] 
[02/18 17:57:48     30s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/18 17:57:48     30s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/18 17:57:48     30s] OPERPROF:     Starting CMU at level 3, MEM:1909.5M, EPOCH TIME: 1771466268.285211
[02/18 17:57:48     30s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1909.5M, EPOCH TIME: 1771466268.285491
[02/18 17:57:48     30s] 
[02/18 17:57:48     30s] Bad Lib Cell Checking (CMU) is done! (0)
[02/18 17:57:48     30s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.004, REAL:0.006, MEM:1909.5M, EPOCH TIME: 1771466268.285680
[02/18 17:57:48     30s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1909.5M, EPOCH TIME: 1771466268.285882
[02/18 17:57:48     30s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:1925.5M, EPOCH TIME: 1771466268.286705
[02/18 17:57:48     30s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1925.5MB).
[02/18 17:57:48     30s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.006, REAL:0.010, MEM:1925.5M, EPOCH TIME: 1771466268.287139
[02/18 17:57:48     30s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:57:48     30s]   Removing CTS place status from clock tree and sinks.
[02/18 17:57:48     30s]   Removed CTS place status from 0 clock cells (out of 2 ) and 0 clock sinks (out of 0 ).
[02/18 17:57:48     30s]   Legalizer reserving space for clock trees
[02/18 17:57:48     30s]   PostConditioning...
[02/18 17:57:48     30s]     PostConditioning active optimizations:
[02/18 17:57:48     30s]      - DRV fixing with initial upsizing, sizing and buffering
[02/18 17:57:48     30s]      - Skew fixing with sizing
[02/18 17:57:48     30s]     
[02/18 17:57:48     30s]     Currently running CTS, using active skew data
[02/18 17:57:48     30s]     Reset bufferability constraints...
[02/18 17:57:48     30s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[02/18 17:57:48     30s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:57:48     30s]     PostConditioning Upsizing To Fix DRVs...
[02/18 17:57:48     30s]       Clock DAG hash before 'PostConditioning Upsizing To Fix DRVs': 14821273811892896189 14113815084777253011
[02/18 17:57:48     30s]       CTS services accumulated run-time stats before 'PostConditioning Upsizing To Fix DRVs':
[02/18 17:57:48     30s]         delay calculator: calls=3604, total_wall_time=0.129s, mean_wall_time=0.036ms
[02/18 17:57:48     30s]         legalizer: calls=2, total_wall_time=0.003s, mean_wall_time=1.378ms
[02/18 17:57:48     30s]         steiner router: calls=3605, total_wall_time=0.032s, mean_wall_time=0.009ms
[02/18 17:57:48     30s]       Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
[02/18 17:57:48     30s]       CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[02/18 17:57:48     30s]       
[02/18 17:57:48     30s]       Statistics: Fix DRVs (initial upsizing):
[02/18 17:57:48     30s]       ========================================
[02/18 17:57:48     30s]       
[02/18 17:57:48     30s]       Cell changes by Net Type:
[02/18 17:57:48     30s]       
[02/18 17:57:48     30s]       -------------------------------------------------------------------------------------------------
[02/18 17:57:48     30s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[02/18 17:57:48     30s]       -------------------------------------------------------------------------------------------------
[02/18 17:57:48     30s]       top                0            0           0            0                    0                0
[02/18 17:57:48     30s]       trunk              0            0           0            0                    0                0
[02/18 17:57:48     30s]       leaf               0            0           0            0                    0                0
[02/18 17:57:48     30s]       -------------------------------------------------------------------------------------------------
[02/18 17:57:48     30s]       Total              0            0           0            0                    0                0
[02/18 17:57:48     30s]       -------------------------------------------------------------------------------------------------
[02/18 17:57:48     30s]       
[02/18 17:57:48     30s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[02/18 17:57:48     30s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[02/18 17:57:48     30s]       
[02/18 17:57:48     30s]       Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
[02/18 17:57:48     30s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/18 17:57:48     30s]         sink counts      : regular=6, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=6
[02/18 17:57:48     30s]         misc counts      : r=1, pp=0
[02/18 17:57:48     30s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/18 17:57:48     30s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/18 17:57:48     30s]         sink capacitance : total=0.004pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/18 17:57:48     30s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
[02/18 17:57:48     30s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=21.500um, total=21.500um
[02/18 17:57:48     30s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/18 17:57:48     30s]       Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs': none
[02/18 17:57:48     30s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
[02/18 17:57:48     30s]         Leaf : target=0.100ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[02/18 17:57:48     30s]       Clock DAG hash after 'PostConditioning Upsizing To Fix DRVs': 14821273811892896189 14113815084777253011
[02/18 17:57:48     30s]       CTS services accumulated run-time stats after 'PostConditioning Upsizing To Fix DRVs':
[02/18 17:57:48     30s]         delay calculator: calls=3604, total_wall_time=0.129s, mean_wall_time=0.036ms
[02/18 17:57:48     30s]         legalizer: calls=2, total_wall_time=0.003s, mean_wall_time=1.378ms
[02/18 17:57:48     30s]         steiner router: calls=3605, total_wall_time=0.032s, mean_wall_time=0.009ms
[02/18 17:57:48     30s]       Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
[02/18 17:57:48     30s]         skew_group blif_clk_net/_default_constraint_mode_: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.059]
[02/18 17:57:48     30s]             min path sink: v10_reg/CK
[02/18 17:57:48     30s]             max path sink: v10_reg/CK
[02/18 17:57:48     30s]       Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
[02/18 17:57:48     30s]         skew_group blif_clk_net/_default_constraint_mode_: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.059]
[02/18 17:57:48     30s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/18 17:57:48     30s]     PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:57:48     30s]     Recomputing CTS skew targets...
[02/18 17:57:48     30s]     Resolving skew group constraints...
[02/18 17:57:48     30s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[02/18 17:57:48     30s]     Resolving skew group constraints done.
[02/18 17:57:48     30s]     Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:57:48     30s]     PostConditioning Fixing DRVs...
[02/18 17:57:48     30s]       Clock DAG hash before 'PostConditioning Fixing DRVs': 14821273811892896189 14113815084777253011
[02/18 17:57:48     30s]       CTS services accumulated run-time stats before 'PostConditioning Fixing DRVs':
[02/18 17:57:48     30s]         delay calculator: calls=3604, total_wall_time=0.129s, mean_wall_time=0.036ms
[02/18 17:57:48     30s]         legalizer: calls=2, total_wall_time=0.003s, mean_wall_time=1.378ms
[02/18 17:57:48     30s]         steiner router: calls=3605, total_wall_time=0.032s, mean_wall_time=0.009ms
[02/18 17:57:48     30s]       Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[02/18 17:57:48     30s]       CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[02/18 17:57:48     30s]       
[02/18 17:57:48     30s]       Statistics: Fix DRVs (cell sizing):
[02/18 17:57:48     30s]       ===================================
[02/18 17:57:48     30s]       
[02/18 17:57:48     30s]       Cell changes by Net Type:
[02/18 17:57:48     30s]       
[02/18 17:57:48     30s]       -------------------------------------------------------------------------------------------------
[02/18 17:57:48     30s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[02/18 17:57:48     30s]       -------------------------------------------------------------------------------------------------
[02/18 17:57:48     30s]       top                0            0           0            0                    0                0
[02/18 17:57:48     30s]       trunk              0            0           0            0                    0                0
[02/18 17:57:48     30s]       leaf               0            0           0            0                    0                0
[02/18 17:57:48     30s]       -------------------------------------------------------------------------------------------------
[02/18 17:57:48     30s]       Total              0            0           0            0                    0                0
[02/18 17:57:48     30s]       -------------------------------------------------------------------------------------------------
[02/18 17:57:48     30s]       
[02/18 17:57:48     30s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[02/18 17:57:48     30s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[02/18 17:57:48     30s]       
[02/18 17:57:48     30s]       Clock DAG stats after 'PostConditioning Fixing DRVs':
[02/18 17:57:48     30s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/18 17:57:48     30s]         sink counts      : regular=6, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=6
[02/18 17:57:48     30s]         misc counts      : r=1, pp=0
[02/18 17:57:48     30s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/18 17:57:48     30s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/18 17:57:48     30s]         sink capacitance : total=0.004pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/18 17:57:48     30s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
[02/18 17:57:48     30s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=21.500um, total=21.500um
[02/18 17:57:48     30s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/18 17:57:48     30s]       Clock DAG net violations after 'PostConditioning Fixing DRVs': none
[02/18 17:57:48     30s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
[02/18 17:57:48     30s]         Leaf : target=0.100ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[02/18 17:57:48     30s]       Clock DAG hash after 'PostConditioning Fixing DRVs': 14821273811892896189 14113815084777253011
[02/18 17:57:48     30s]       CTS services accumulated run-time stats after 'PostConditioning Fixing DRVs':
[02/18 17:57:48     30s]         delay calculator: calls=3604, total_wall_time=0.129s, mean_wall_time=0.036ms
[02/18 17:57:48     30s]         legalizer: calls=2, total_wall_time=0.003s, mean_wall_time=1.378ms
[02/18 17:57:48     30s]         steiner router: calls=3605, total_wall_time=0.032s, mean_wall_time=0.009ms
[02/18 17:57:48     30s]       Primary reporting skew groups after 'PostConditioning Fixing DRVs':
[02/18 17:57:48     30s]         skew_group blif_clk_net/_default_constraint_mode_: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.059]
[02/18 17:57:48     30s]             min path sink: v10_reg/CK
[02/18 17:57:48     30s]             max path sink: v10_reg/CK
[02/18 17:57:48     30s]       Skew group summary after 'PostConditioning Fixing DRVs':
[02/18 17:57:48     30s]         skew_group blif_clk_net/_default_constraint_mode_: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.059]
[02/18 17:57:48     30s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/18 17:57:48     30s]     PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:57:48     30s]     Buffering to fix DRVs...
[02/18 17:57:48     30s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[02/18 17:57:48     30s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[02/18 17:57:48     30s]     Inserted 0 buffers and inverters.
[02/18 17:57:48     30s]     success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
[02/18 17:57:48     30s]     CCOpt-PostConditioning: nets considered: 1, nets tested: 1, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
[02/18 17:57:48     30s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[02/18 17:57:48     30s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/18 17:57:48     30s]       sink counts      : regular=6, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=6
[02/18 17:57:48     30s]       misc counts      : r=1, pp=0
[02/18 17:57:48     30s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/18 17:57:48     30s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/18 17:57:48     30s]       sink capacitance : total=0.004pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/18 17:57:48     30s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
[02/18 17:57:48     30s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=21.500um, total=21.500um
[02/18 17:57:48     30s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/18 17:57:48     30s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
[02/18 17:57:48     30s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[02/18 17:57:48     30s]       Leaf : target=0.100ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[02/18 17:57:48     30s]     Clock DAG hash PostConditioning after re-buffering DRV fixing: 14821273811892896189 14113815084777253011
[02/18 17:57:48     30s]     CTS services accumulated run-time stats PostConditioning after re-buffering DRV fixing:
[02/18 17:57:48     30s]       delay calculator: calls=3604, total_wall_time=0.129s, mean_wall_time=0.036ms
[02/18 17:57:48     30s]       legalizer: calls=2, total_wall_time=0.003s, mean_wall_time=1.378ms
[02/18 17:57:48     30s]       steiner router: calls=3605, total_wall_time=0.032s, mean_wall_time=0.009ms
[02/18 17:57:48     30s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[02/18 17:57:48     30s]       skew_group blif_clk_net/_default_constraint_mode_: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.059], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/18 17:57:48     30s]           min path sink: v10_reg/CK
[02/18 17:57:48     30s]           max path sink: v10_reg/CK
[02/18 17:57:48     30s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[02/18 17:57:48     30s]       skew_group blif_clk_net/_default_constraint_mode_: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.059], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/18 17:57:48     30s]     Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:57:48     30s]     
[02/18 17:57:48     30s]     Slew Diagnostics: After DRV fixing
[02/18 17:57:48     30s]     ==================================
[02/18 17:57:48     30s]     
[02/18 17:57:48     30s]     Global Causes:
[02/18 17:57:48     30s]     
[02/18 17:57:48     30s]     -----
[02/18 17:57:48     30s]     Cause
[02/18 17:57:48     30s]     -----
[02/18 17:57:48     30s]       (empty table)
[02/18 17:57:48     30s]     -----
[02/18 17:57:48     30s]     
[02/18 17:57:48     30s]     Top 5 overslews:
[02/18 17:57:48     30s]     
[02/18 17:57:48     30s]     ---------------------------------
[02/18 17:57:48     30s]     Overslew    Causes    Driving Pin
[02/18 17:57:48     30s]     ---------------------------------
[02/18 17:57:48     30s]       (empty table)
[02/18 17:57:48     30s]     ---------------------------------
[02/18 17:57:48     30s]     
[02/18 17:57:48     30s]     Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[02/18 17:57:48     30s]     
[02/18 17:57:48     30s]     -------------------
[02/18 17:57:48     30s]     Cause    Occurences
[02/18 17:57:48     30s]     -------------------
[02/18 17:57:48     30s]       (empty table)
[02/18 17:57:48     30s]     -------------------
[02/18 17:57:48     30s]     
[02/18 17:57:48     30s]     Violation diagnostics counts from the 0 nodes that have violations:
[02/18 17:57:48     30s]     
[02/18 17:57:48     30s]     -------------------
[02/18 17:57:48     30s]     Cause    Occurences
[02/18 17:57:48     30s]     -------------------
[02/18 17:57:48     30s]       (empty table)
[02/18 17:57:48     30s]     -------------------
[02/18 17:57:48     30s]     
[02/18 17:57:48     30s]     PostConditioning Fixing Skew by cell sizing...
[02/18 17:57:48     30s]       Clock DAG hash before 'PostConditioning Fixing Skew by cell sizing': 14821273811892896189 14113815084777253011
[02/18 17:57:48     30s]       CTS services accumulated run-time stats before 'PostConditioning Fixing Skew by cell sizing':
[02/18 17:57:48     30s]         delay calculator: calls=3604, total_wall_time=0.129s, mean_wall_time=0.036ms
[02/18 17:57:48     30s]         legalizer: calls=2, total_wall_time=0.003s, mean_wall_time=1.378ms
[02/18 17:57:48     30s]         steiner router: calls=3605, total_wall_time=0.032s, mean_wall_time=0.009ms
[02/18 17:57:48     30s]       Path optimization required 0 stage delay updates 
[02/18 17:57:48     30s]       Resized 0 clock insts to decrease delay.
[02/18 17:57:48     30s]       Fixing short paths with downsize only
[02/18 17:57:48     30s]       Path optimization required 0 stage delay updates 
[02/18 17:57:48     30s]       Resized 0 clock insts to increase delay.
[02/18 17:57:48     30s]       
[02/18 17:57:48     30s]       Statistics: Fix Skew (cell sizing):
[02/18 17:57:48     30s]       ===================================
[02/18 17:57:48     30s]       
[02/18 17:57:48     30s]       Cell changes by Net Type:
[02/18 17:57:48     30s]       
[02/18 17:57:48     30s]       -------------------------------------------------------------------------------------------------
[02/18 17:57:48     30s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[02/18 17:57:48     30s]       -------------------------------------------------------------------------------------------------
[02/18 17:57:48     30s]       top                0            0           0            0                    0                0
[02/18 17:57:48     30s]       trunk              0            0           0            0                    0                0
[02/18 17:57:48     30s]       leaf               0            0           0            0                    0                0
[02/18 17:57:48     30s]       -------------------------------------------------------------------------------------------------
[02/18 17:57:48     30s]       Total              0            0           0            0                    0                0
[02/18 17:57:48     30s]       -------------------------------------------------------------------------------------------------
[02/18 17:57:48     30s]       
[02/18 17:57:48     30s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[02/18 17:57:48     30s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[02/18 17:57:48     30s]       
[02/18 17:57:48     30s]       Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
[02/18 17:57:48     30s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/18 17:57:48     30s]         sink counts      : regular=6, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=6
[02/18 17:57:48     30s]         misc counts      : r=1, pp=0
[02/18 17:57:48     30s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/18 17:57:48     30s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/18 17:57:48     30s]         sink capacitance : total=0.004pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/18 17:57:48     30s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
[02/18 17:57:48     30s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=21.500um, total=21.500um
[02/18 17:57:48     30s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/18 17:57:48     30s]       Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing': none
[02/18 17:57:48     30s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
[02/18 17:57:48     30s]         Leaf : target=0.100ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[02/18 17:57:48     30s]       Clock DAG hash after 'PostConditioning Fixing Skew by cell sizing': 14821273811892896189 14113815084777253011
[02/18 17:57:48     30s]       CTS services accumulated run-time stats after 'PostConditioning Fixing Skew by cell sizing':
[02/18 17:57:48     30s]         delay calculator: calls=3604, total_wall_time=0.129s, mean_wall_time=0.036ms
[02/18 17:57:48     30s]         legalizer: calls=2, total_wall_time=0.003s, mean_wall_time=1.378ms
[02/18 17:57:48     30s]         steiner router: calls=3605, total_wall_time=0.032s, mean_wall_time=0.009ms
[02/18 17:57:48     30s]       Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
[02/18 17:57:48     30s]         skew_group blif_clk_net/_default_constraint_mode_: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.059], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/18 17:57:48     30s]             min path sink: v10_reg/CK
[02/18 17:57:48     30s]             max path sink: v10_reg/CK
[02/18 17:57:48     30s]       Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
[02/18 17:57:48     30s]         skew_group blif_clk_net/_default_constraint_mode_: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.059], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/18 17:57:48     30s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/18 17:57:48     30s]     PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:57:48     30s]     Reconnecting optimized routes...
[02/18 17:57:48     30s]     Reset timing graph...
[02/18 17:57:48     30s] Ignoring AAE DB Resetting ...
[02/18 17:57:48     30s]     Reset timing graph done.
[02/18 17:57:48     30s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:57:48     30s] Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
[02/18 17:57:48     30s]     Set dirty flag on 0 instances, 0 nets
[02/18 17:57:48     30s]   PostConditioning done.
[02/18 17:57:48     30s] Net route status summary:
[02/18 17:57:48     30s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[02/18 17:57:48     30s]   Non-clock:   331 (unrouted=2, trialRouted=329, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[02/18 17:57:48     30s]   Update timing and DAG stats after post-conditioning...
[02/18 17:57:48     30s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:57:48     30s]   Clock tree timing engine global stage delay update for _default_delay_corner_:both.late...
[02/18 17:57:48     30s] End AAE Lib Interpolated Model. (MEM=1915.95 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/18 17:57:48     30s]   Clock tree timing engine global stage delay update for _default_delay_corner_:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:57:48     30s]   Clock DAG stats after post-conditioning:
[02/18 17:57:48     30s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/18 17:57:48     30s]     sink counts      : regular=6, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=6
[02/18 17:57:48     30s]     misc counts      : r=1, pp=0
[02/18 17:57:48     30s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/18 17:57:48     30s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/18 17:57:48     30s]     sink capacitance : total=0.004pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/18 17:57:48     30s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
[02/18 17:57:48     30s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=21.500um, total=21.500um
[02/18 17:57:48     30s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/18 17:57:48     30s]   Clock DAG net violations after post-conditioning: none
[02/18 17:57:48     30s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[02/18 17:57:48     30s]     Leaf : target=0.100ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[02/18 17:57:48     30s]   Clock DAG hash after post-conditioning: 14821273811892896189 14113815084777253011
[02/18 17:57:48     30s]   CTS services accumulated run-time stats after post-conditioning:
[02/18 17:57:48     30s]     delay calculator: calls=3605, total_wall_time=0.129s, mean_wall_time=0.036ms
[02/18 17:57:48     30s]     legalizer: calls=2, total_wall_time=0.003s, mean_wall_time=1.378ms
[02/18 17:57:48     30s]     steiner router: calls=3605, total_wall_time=0.032s, mean_wall_time=0.009ms
[02/18 17:57:48     30s]   Primary reporting skew groups after post-conditioning:
[02/18 17:57:48     30s]     skew_group blif_clk_net/_default_constraint_mode_: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.059], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/18 17:57:48     30s]         min path sink: v10_reg/CK
[02/18 17:57:48     30s]         max path sink: v10_reg/CK
[02/18 17:57:48     30s]   Skew group summary after post-conditioning:
[02/18 17:57:48     30s]     skew_group blif_clk_net/_default_constraint_mode_: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.059], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/18 17:57:48     30s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.0 real=0:00:00.1)
[02/18 17:57:48     30s]   Setting CTS place status to fixed for clock tree and sinks.
[02/18 17:57:48     30s]   numClockCells = 2, numClockCellsFixed = 2, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[02/18 17:57:48     30s]   Post-balance tidy up or trial balance steps...
[02/18 17:57:48     30s]   
[02/18 17:57:48     30s]   Clock DAG stats at end of CTS:
[02/18 17:57:48     30s]   ==============================
[02/18 17:57:48     30s]   
[02/18 17:57:48     30s]   -------------------------------------------------------
[02/18 17:57:48     30s]   Cell type                 Count    Area     Capacitance
[02/18 17:57:48     30s]   -------------------------------------------------------
[02/18 17:57:48     30s]   Buffers                     0      0.000       0.000
[02/18 17:57:48     30s]   Inverters                   0      0.000       0.000
[02/18 17:57:48     30s]   Integrated Clock Gates      0      0.000       0.000
[02/18 17:57:48     30s]   Discrete Clock Gates        0      0.000       0.000
[02/18 17:57:48     30s]   Clock Logic                 0      0.000       0.000
[02/18 17:57:48     30s]   All                         0      0.000       0.000
[02/18 17:57:48     30s]   -------------------------------------------------------
[02/18 17:57:48     30s]   
[02/18 17:57:48     30s]   
[02/18 17:57:48     30s]   Clock DAG sink counts at end of CTS:
[02/18 17:57:48     30s]   ====================================
[02/18 17:57:48     30s]   
[02/18 17:57:48     30s]   -------------------------
[02/18 17:57:48     30s]   Sink type           Count
[02/18 17:57:48     30s]   -------------------------
[02/18 17:57:48     30s]   Regular               6
[02/18 17:57:48     30s]   Enable Latch          0
[02/18 17:57:48     30s]   Load Capacitance      0
[02/18 17:57:48     30s]   Antenna Diode         0
[02/18 17:57:48     30s]   Node Sink             0
[02/18 17:57:48     30s]   Total                 6
[02/18 17:57:48     30s]   -------------------------
[02/18 17:57:48     30s]   
[02/18 17:57:48     30s]   
[02/18 17:57:48     30s]   Clock DAG wire lengths at end of CTS:
[02/18 17:57:48     30s]   =====================================
[02/18 17:57:48     30s]   
[02/18 17:57:48     30s]   --------------------
[02/18 17:57:48     30s]   Type     Wire Length
[02/18 17:57:48     30s]   --------------------
[02/18 17:57:48     30s]   Top         0.000
[02/18 17:57:48     30s]   Trunk       0.000
[02/18 17:57:48     30s]   Leaf       21.500
[02/18 17:57:48     30s]   Total      21.500
[02/18 17:57:48     30s]   --------------------
[02/18 17:57:48     30s]   
[02/18 17:57:48     30s]   
[02/18 17:57:48     30s]   Clock DAG hp wire lengths at end of CTS:
[02/18 17:57:48     30s]   ========================================
[02/18 17:57:48     30s]   
[02/18 17:57:48     30s]   -----------------------
[02/18 17:57:48     30s]   Type     hp Wire Length
[02/18 17:57:48     30s]   -----------------------
[02/18 17:57:48     30s]   Top          0.000
[02/18 17:57:48     30s]   Trunk        0.000
[02/18 17:57:48     30s]   Leaf         0.000
[02/18 17:57:48     30s]   Total        0.000
[02/18 17:57:48     30s]   -----------------------
[02/18 17:57:48     30s]   
[02/18 17:57:48     30s]   
[02/18 17:57:48     30s]   Clock DAG capacitances at end of CTS:
[02/18 17:57:48     30s]   =====================================
[02/18 17:57:48     30s]   
[02/18 17:57:48     30s]   --------------------------------
[02/18 17:57:48     30s]   Type     Gate     Wire     Total
[02/18 17:57:48     30s]   --------------------------------
[02/18 17:57:48     30s]   Top      0.000    0.000    0.000
[02/18 17:57:48     30s]   Trunk    0.000    0.000    0.000
[02/18 17:57:48     30s]   Leaf     0.004    0.002    0.007
[02/18 17:57:48     30s]   Total    0.004    0.002    0.007
[02/18 17:57:48     30s]   --------------------------------
[02/18 17:57:48     30s]   
[02/18 17:57:48     30s]   
[02/18 17:57:48     30s]   Clock DAG sink capacitances at end of CTS:
[02/18 17:57:48     30s]   ==========================================
[02/18 17:57:48     30s]   
[02/18 17:57:48     30s]   -----------------------------------------------
[02/18 17:57:48     30s]   Total    Average    Std. Dev.    Min      Max
[02/18 17:57:48     30s]   -----------------------------------------------
[02/18 17:57:48     30s]   0.004     0.001       0.000      0.001    0.001
[02/18 17:57:48     30s]   -----------------------------------------------
[02/18 17:57:48     30s]   
[02/18 17:57:48     30s]   
[02/18 17:57:48     30s]   Clock DAG net violations at end of CTS:
[02/18 17:57:48     30s]   =======================================
[02/18 17:57:48     30s]   
[02/18 17:57:48     30s]   None
[02/18 17:57:48     30s]   
[02/18 17:57:48     30s]   
[02/18 17:57:48     30s]   Clock DAG primary half-corner transition distribution at end of CTS:
[02/18 17:57:48     30s]   ====================================================================
[02/18 17:57:48     30s]   
[02/18 17:57:48     30s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/18 17:57:48     30s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
[02/18 17:57:48     30s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/18 17:57:48     30s]   Leaf        0.100       1       0.002       0.000      0.002    0.002    {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}         -
[02/18 17:57:48     30s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/18 17:57:48     30s]   
[02/18 17:57:48     30s]   Clock DAG hash at end of CTS: 14821273811892896189 14113815084777253011
[02/18 17:57:48     30s]   CTS services accumulated run-time stats at end of CTS:
[02/18 17:57:48     30s]     delay calculator: calls=3605, total_wall_time=0.129s, mean_wall_time=0.036ms
[02/18 17:57:48     30s]     legalizer: calls=2, total_wall_time=0.003s, mean_wall_time=1.378ms
[02/18 17:57:48     30s]     steiner router: calls=3605, total_wall_time=0.032s, mean_wall_time=0.009ms
[02/18 17:57:48     30s]   
[02/18 17:57:48     30s]   Primary reporting skew groups summary at end of CTS:
[02/18 17:57:48     30s]   ====================================================
[02/18 17:57:48     30s]   
[02/18 17:57:48     30s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/18 17:57:48     30s]   Half-corner                         Skew Group                                Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[02/18 17:57:48     30s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/18 17:57:48     30s]   _default_delay_corner_:both.late    blif_clk_net/_default_constraint_mode_    0.000     0.000     0.000       0.059         0.000           0.000           0.000        0.000     100% {0.000, 0.000}
[02/18 17:57:48     30s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/18 17:57:48     30s]   
[02/18 17:57:48     30s]   
[02/18 17:57:48     30s]   Skew group summary at end of CTS:
[02/18 17:57:48     30s]   =================================
[02/18 17:57:48     30s]   
[02/18 17:57:48     30s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/18 17:57:48     30s]   Half-corner                         Skew Group                                Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[02/18 17:57:48     30s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/18 17:57:48     30s]   _default_delay_corner_:both.late    blif_clk_net/_default_constraint_mode_    0.000     0.000     0.000       0.059         0.000           0.000           0.000        0.000     100% {0.000, 0.000}
[02/18 17:57:48     30s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/18 17:57:48     30s]   
[02/18 17:57:48     30s]   
[02/18 17:57:48     30s]   Found a total of 0 clock tree pins with a slew violation.
[02/18 17:57:48     30s]   
[02/18 17:57:48     30s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:57:48     30s] Synthesizing clock trees done.
[02/18 17:57:48     30s] Tidy Up And Update Timing...
[02/18 17:57:48     30s] External - Set all clocks to propagated mode...
[02/18 17:57:48     30s] Innovus updating I/O latencies
[02/18 17:57:48     30s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/18 17:57:48     30s] #################################################################################
[02/18 17:57:48     30s] # Design Stage: PreRoute
[02/18 17:57:48     30s] # Design Name: s1494_bench
[02/18 17:57:48     30s] # Design Mode: 45nm
[02/18 17:57:48     30s] # Analysis Mode: MMMC OCV 
[02/18 17:57:48     30s] # Parasitics Mode: No SPEF/RCDB 
[02/18 17:57:48     30s] # Signoff Settings: SI Off 
[02/18 17:57:48     30s] #################################################################################
[02/18 17:57:48     30s] Calculate late delays in OCV mode...
[02/18 17:57:48     30s] Calculate early delays in OCV mode...
[02/18 17:57:48     30s] Topological Sorting (REAL = 0:00:00.0, MEM = 1931.0M, InitMEM = 1931.0M)
[02/18 17:57:48     30s] Start delay calculation (fullDC) (1 T). (MEM=1931.01)
[02/18 17:57:48     30s] End AAE Lib Interpolated Model. (MEM=1950.73 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/18 17:57:48     30s] Total number of fetched objects 330
[02/18 17:57:48     30s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/18 17:57:48     30s] End delay calculation. (MEM=1966.43 CPU=0:00:00.0 REAL=0:00:00.0)
[02/18 17:57:48     30s] End delay calculation (fullDC). (MEM=1966.43 CPU=0:00:00.1 REAL=0:00:00.0)
[02/18 17:57:48     30s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1966.4M) ***
[02/18 17:57:48     30s] Setting all clocks to propagated mode.
[02/18 17:57:48     30s] External - Set all clocks to propagated mode done. (took cpu=0:00:00.2 real=0:00:00.2)
[02/18 17:57:48     30s] Clock DAG stats after update timingGraph:
[02/18 17:57:48     30s]   cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/18 17:57:48     30s]   sink counts      : regular=6, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=6
[02/18 17:57:48     30s]   misc counts      : r=1, pp=0
[02/18 17:57:48     30s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/18 17:57:48     30s]   cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/18 17:57:48     30s]   sink capacitance : total=0.004pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/18 17:57:48     30s]   wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
[02/18 17:57:48     30s]   wire lengths     : top=0.000um, trunk=0.000um, leaf=21.500um, total=21.500um
[02/18 17:57:48     30s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/18 17:57:48     30s] Clock DAG net violations after update timingGraph: none
[02/18 17:57:48     30s] Clock DAG primary half-corner transition distribution after update timingGraph:
[02/18 17:57:48     30s]   Leaf : target=0.100ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[02/18 17:57:48     30s] Clock DAG hash after update timingGraph: 14821273811892896189 14113815084777253011
[02/18 17:57:48     30s] CTS services accumulated run-time stats after update timingGraph:
[02/18 17:57:48     30s]   delay calculator: calls=3605, total_wall_time=0.129s, mean_wall_time=0.036ms
[02/18 17:57:48     30s]   legalizer: calls=2, total_wall_time=0.003s, mean_wall_time=1.378ms
[02/18 17:57:48     30s]   steiner router: calls=3605, total_wall_time=0.032s, mean_wall_time=0.009ms
[02/18 17:57:48     30s] Primary reporting skew groups after update timingGraph:
[02/18 17:57:48     30s]   skew_group blif_clk_net/_default_constraint_mode_: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.059], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/18 17:57:48     30s]       min path sink: v10_reg/CK
[02/18 17:57:48     30s]       max path sink: v10_reg/CK
[02/18 17:57:48     30s] Skew group summary after update timingGraph:
[02/18 17:57:48     30s]   skew_group blif_clk_net/_default_constraint_mode_: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.059], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/18 17:57:48     30s] Logging CTS constraint violations...
[02/18 17:57:48     30s]   No violations found.
[02/18 17:57:48     30s] Logging CTS constraint violations done.
[02/18 17:57:48     30s] Tidy Up And Update Timing done. (took cpu=0:00:00.2 real=0:00:00.2)
[02/18 17:57:48     30s] Runtime done. (took cpu=0:00:02.6 real=0:00:03.3)
[02/18 17:57:48     30s] Runtime Report Coverage % = 98.7
[02/18 17:57:48     30s] Runtime Summary
[02/18 17:57:48     30s] ===============
[02/18 17:57:48     30s] Clock Runtime:  (40%) Core CTS           1.32 (Init 0.80, Construction 0.07, Implementation 0.11, eGRPC 0.05, PostConditioning 0.05, Other 0.23)
[02/18 17:57:48     30s] Clock Runtime:  (41%) CTS services       1.34 (RefinePlace 0.11, EarlyGlobalClock 0.30, NanoRoute 0.86, ExtractRC 0.07, TimingAnalysis 0.00)
[02/18 17:57:48     30s] Clock Runtime:  (17%) Other CTS          0.57 (Init 0.14, CongRepair/EGR-DP 0.19, TimingUpdate 0.24, Other 0.00)
[02/18 17:57:48     30s] Clock Runtime: (100%) Total              3.22
[02/18 17:57:48     30s] 
[02/18 17:57:48     30s] 
[02/18 17:57:48     30s] Runtime Summary:
[02/18 17:57:48     30s] ================
[02/18 17:57:48     30s] 
[02/18 17:57:48     30s] -------------------------------------------------------------------------------------------------------------------------------
[02/18 17:57:48     30s] wall  % time  children  called  name
[02/18 17:57:48     30s] -------------------------------------------------------------------------------------------------------------------------------
[02/18 17:57:48     30s] 3.27  100.00    3.27      0       
[02/18 17:57:48     30s] 3.27  100.00    3.22      1     Runtime
[02/18 17:57:48     30s] 0.01    0.45    0.01      1     CCOpt::Phase::Initialization
[02/18 17:57:48     30s] 0.01    0.44    0.01      1       Check Prerequisites
[02/18 17:57:48     30s] 0.01    0.42    0.00      1         Leaving CCOpt scope - CheckPlace
[02/18 17:57:48     30s] 0.92   28.08    0.91      1     CCOpt::Phase::PreparingToBalance
[02/18 17:57:48     30s] 0.00    0.01    0.00      1       Leaving CCOpt scope - Initializing power interface
[02/18 17:57:48     30s] 0.13    3.91    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[02/18 17:57:48     30s] 0.03    0.80    0.02      1       Legalization setup
[02/18 17:57:48     30s] 0.01    0.46    0.00      2         Leaving CCOpt scope - Initializing placement interface
[02/18 17:57:48     30s] 0.00    0.05    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[02/18 17:57:48     30s] 0.76   23.22    0.00      1       Validating CTS configuration
[02/18 17:57:48     30s] 0.00    0.00    0.00      1         Checking module port directions
[02/18 17:57:48     30s] 0.00    0.00    0.00      1         Checking for illegal sizes of clock logic instances
[02/18 17:57:48     30s] 0.01    0.41    0.01      1     Preparing To Balance
[02/18 17:57:48     30s] 0.00    0.05    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[02/18 17:57:48     30s] 0.01    0.21    0.00      1       Leaving CCOpt scope - Initializing placement interface
[02/18 17:57:48     30s] 0.40   12.33    0.40      1     CCOpt::Phase::Construction
[02/18 17:57:48     30s] 0.37   11.27    0.37      1       Stage::Clustering
[02/18 17:57:48     30s] 0.07    2.26    0.06      1         Clustering
[02/18 17:57:48     30s] 0.00    0.09    0.00      1           Initialize for clustering
[02/18 17:57:48     30s] 0.00    0.02    0.00      1             Computing optimal clock node locations
[02/18 17:57:48     30s] 0.00    0.10    0.00      1           Bottom-up phase
[02/18 17:57:48     30s] 0.06    1.80    0.06      1           Legalizing clock trees
[02/18 17:57:48     30s] 0.05    1.42    0.00      1             Leaving CCOpt scope - ClockRefiner
[02/18 17:57:48     30s] 0.00    0.04    0.00      1             Leaving CCOpt scope - Cleaning up placement interface
[02/18 17:57:48     30s] 0.01    0.19    0.00      1             Leaving CCOpt scope - Initializing placement interface
[02/18 17:57:48     30s] 0.00    0.05    0.00      1             Clock tree timing engine global stage delay update for _default_delay_corner_:both.late
[02/18 17:57:48     30s] 0.29    8.97    0.29      1         CongRepair After Initial Clustering
[02/18 17:57:48     30s] 0.26    8.06    0.24      1           Leaving CCOpt scope - Early Global Route
[02/18 17:57:48     30s] 0.15    4.68    0.00      1             Early Global Route - eGR only step
[02/18 17:57:48     30s] 0.09    2.79    0.00      1             Congestion Repair
[02/18 17:57:48     30s] 0.02    0.73    0.00      1           Leaving CCOpt scope - extractRC
[02/18 17:57:48     30s] 0.00    0.04    0.00      1           Clock tree timing engine global stage delay update for _default_delay_corner_:both.late
[02/18 17:57:48     30s] 0.01    0.29    0.01      1       Stage::DRV Fixing
[02/18 17:57:48     30s] 0.01    0.16    0.00      1         Fixing clock tree slew time and max cap violations
[02/18 17:57:48     30s] 0.00    0.12    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[02/18 17:57:48     30s] 0.02    0.76    0.02      1       Stage::Insertion Delay Reduction
[02/18 17:57:48     30s] 0.00    0.09    0.00      1         Removing unnecessary root buffering
[02/18 17:57:48     30s] 0.00    0.12    0.00      1         Removing unconstrained drivers
[02/18 17:57:48     30s] 0.01    0.27    0.00      1         Reducing insertion delay 1
[02/18 17:57:48     30s] 0.00    0.10    0.00      1         Removing longest path buffering
[02/18 17:57:48     30s] 0.00    0.12    0.00      1         Reducing insertion delay 2
[02/18 17:57:48     30s] 0.15    4.46    0.14      1     CCOpt::Phase::Implementation
[02/18 17:57:48     30s] 0.01    0.41    0.01      1       Stage::Reducing Power
[02/18 17:57:48     30s] 0.00    0.11    0.00      1         Improving clock tree routing
[02/18 17:57:48     30s] 0.01    0.17    0.00      1         Reducing clock tree power 1
[02/18 17:57:48     30s] 0.00    0.00    0.00      1           Legalizing clock trees
[02/18 17:57:48     30s] 0.00    0.12    0.00      1         Reducing clock tree power 2
[02/18 17:57:48     30s] 0.05    1.44    0.04      1       Stage::Balancing
[02/18 17:57:48     30s] 0.02    0.64    0.02      1         Approximately balancing fragments step
[02/18 17:57:48     30s] 0.01    0.22    0.00      1           Resolve constraints - Approximately balancing fragments
[02/18 17:57:48     30s] 0.00    0.04    0.00      1           Estimate delay to be added in balancing - Approximately balancing fragments
[02/18 17:57:48     30s] 0.00    0.07    0.00      1           Moving gates to improve sub-tree skew
[02/18 17:57:48     30s] 0.00    0.11    0.00      1           Approximately balancing fragments bottom up
[02/18 17:57:48     30s] 0.00    0.10    0.00      1           Approximately balancing fragments, wire and cell delays
[02/18 17:57:48     30s] 0.00    0.12    0.00      1         Improving fragments clock skew
[02/18 17:57:48     30s] 0.01    0.32    0.01      1         Approximately balancing step
[02/18 17:57:48     30s] 0.00    0.12    0.00      1           Resolve constraints - Approximately balancing
[02/18 17:57:48     30s] 0.00    0.09    0.00      1           Approximately balancing, wire and cell delays
[02/18 17:57:48     30s] 0.00    0.12    0.00      1         Fixing clock tree overload
[02/18 17:57:48     30s] 0.00    0.10    0.00      1         Approximately balancing paths
[02/18 17:57:48     30s] 0.05    1.44    0.04      1       Stage::Polishing
[02/18 17:57:48     30s] 0.00    0.01    0.00      1         Clock tree timing engine global stage delay update for _default_delay_corner_:both.late
[02/18 17:57:48     30s] 0.00    0.13    0.00      1         Merging balancing drivers for power
[02/18 17:57:48     30s] 0.00    0.14    0.00      1         Improving clock skew
[02/18 17:57:48     30s] 0.01    0.28    0.00      1         Moving gates to reduce wire capacitance
[02/18 17:57:48     30s] 0.00    0.02    0.00      1           Artificially removing short and long paths
[02/18 17:57:48     30s] 0.00    0.03    0.00      1           Moving gates to reduce wire capacitance - iteration 1: WireCapReduction
[02/18 17:57:48     30s] 0.00    0.00    0.00      1             Legalizing clock trees
[02/18 17:57:48     30s] 0.00    0.06    0.00      1           Moving gates to reduce wire capacitance - iteration 1: MoveGates
[02/18 17:57:48     30s] 0.00    0.00    0.00      1             Legalizing clock trees
[02/18 17:57:48     30s] 0.01    0.16    0.00      1         Reducing clock tree power 3
[02/18 17:57:48     30s] 0.00    0.01    0.00      1           Artificially removing short and long paths
[02/18 17:57:48     30s] 0.00    0.00    0.00      1           Legalizing clock trees
[02/18 17:57:48     30s] 0.00    0.13    0.00      1         Improving insertion delay
[02/18 17:57:48     30s] 0.01    0.41    0.01      1         Wire Opt OverFix
[02/18 17:57:48     30s] 0.01    0.24    0.00      1           Wire Reduction extra effort
[02/18 17:57:48     30s] 0.00    0.01    0.00      1             Artificially removing short and long paths
[02/18 17:57:48     30s] 0.00    0.01    0.00      1             Global shorten wires A0
[02/18 17:57:48     30s] 0.00    0.05    0.00      2             Move For Wirelength - core
[02/18 17:57:48     30s] 0.00    0.01    0.00      1             Global shorten wires A1
[02/18 17:57:48     30s] 0.00    0.00    0.00      1             Global shorten wires B
[02/18 17:57:48     30s] 0.00    0.03    0.00      1             Move For Wirelength - branch
[02/18 17:57:48     30s] 0.00    0.03    0.00      1           Optimizing orientation
[02/18 17:57:48     30s] 0.00    0.02    0.00      1             FlipOpt
[02/18 17:57:48     30s] 0.04    1.14    0.03      1       Stage::Updating netlist
[02/18 17:57:48     30s] 0.00    0.06    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[02/18 17:57:48     30s] 0.03    0.94    0.00      1         Leaving CCOpt scope - ClockRefiner
[02/18 17:57:48     30s] 0.23    6.92    0.21      1     CCOpt::Phase::eGRPC
[02/18 17:57:48     30s] 0.13    3.90    0.13      1       Leaving CCOpt scope - Routing Tools
[02/18 17:57:48     30s] 0.13    3.87    0.00      1         Early Global Route - eGR only step
[02/18 17:57:48     30s] 0.02    0.75    0.00      1       Leaving CCOpt scope - extractRC
[02/18 17:57:48     30s] 0.01    0.22    0.00      1       Leaving CCOpt scope - Initializing placement interface
[02/18 17:57:48     30s] 0.00    0.06    0.00      1       Reset bufferability constraints
[02/18 17:57:48     30s] 0.00    0.05    0.00      1         Clock tree timing engine global stage delay update for _default_delay_corner_:both.late
[02/18 17:57:48     30s] 0.00    0.11    0.00      1       eGRPC Moving buffers
[02/18 17:57:48     30s] 0.00    0.00    0.00      1         Violation analysis
[02/18 17:57:48     30s] 0.01    0.17    0.00      1       eGRPC Initial Pass of Downsizing Clock Tree cells
[02/18 17:57:48     30s] 0.00    0.01    0.00      1         Artificially removing long paths
[02/18 17:57:48     30s] 0.00    0.14    0.00      1       eGRPC Fixing DRVs
[02/18 17:57:48     30s] 0.00    0.03    0.00      1       Reconnecting optimized routes
[02/18 17:57:48     30s] 0.00    0.00    0.00      1       Violation analysis
[02/18 17:57:48     30s] 0.00    0.06    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[02/18 17:57:48     30s] 0.03    0.89    0.00      1       Leaving CCOpt scope - ClockRefiner
[02/18 17:57:48     30s] 1.21   37.02    1.20      1     CCOpt::Phase::Routing
[02/18 17:57:48     30s] 1.18   36.02    1.11      1       Leaving CCOpt scope - Routing Tools
[02/18 17:57:48     30s] 0.15    4.65    0.00      1         Early Global Route - eGR->Nr High Frequency step
[02/18 17:57:48     30s] 0.86   26.28    0.00      1         NanoRoute
[02/18 17:57:48     30s] 0.10    3.14    0.00      1         Route Remaining Unrouted Nets
[02/18 17:57:48     30s] 0.03    0.79    0.00      1       Leaving CCOpt scope - extractRC
[02/18 17:57:48     30s] 0.00    0.06    0.00      1       Clock tree timing engine global stage delay update for _default_delay_corner_:both.late
[02/18 17:57:48     30s] 0.05    1.55    0.04      1     CCOpt::Phase::PostConditioning
[02/18 17:57:48     30s] 0.01    0.33    0.00      1       Leaving CCOpt scope - Initializing placement interface
[02/18 17:57:48     30s] 0.00    0.00    0.00      1       Reset bufferability constraints
[02/18 17:57:48     30s] 0.01    0.19    0.00      1       PostConditioning Upsizing To Fix DRVs
[02/18 17:57:48     30s] 0.00    0.13    0.00      1       Recomputing CTS skew targets
[02/18 17:57:48     30s] 0.00    0.13    0.00      1       PostConditioning Fixing DRVs
[02/18 17:57:48     30s] 0.00    0.14    0.00      1       Buffering to fix DRVs
[02/18 17:57:48     30s] 0.01    0.18    0.00      1       PostConditioning Fixing Skew by cell sizing
[02/18 17:57:48     30s] 0.00    0.01    0.00      1       Reconnecting optimized routes
[02/18 17:57:48     30s] 0.00    0.00    0.00      1       Update timing and DAG stats after post-conditioning
[02/18 17:57:48     30s] 0.00    0.05    0.00      1       Clock tree timing engine global stage delay update for _default_delay_corner_:both.late
[02/18 17:57:48     30s] 0.01    0.22    0.00      1     Post-balance tidy up or trial balance steps
[02/18 17:57:48     30s] 0.24    7.30    0.24      1     Tidy Up And Update Timing
[02/18 17:57:48     30s] 0.24    7.20    0.00      1       External - Set all clocks to propagated mode
[02/18 17:57:48     30s] -------------------------------------------------------------------------------------------------------------------------------
[02/18 17:57:48     30s] 
[02/18 17:57:48     30s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/18 17:57:48     30s] Leaving CCOpt scope - Cleaning up placement interface...
[02/18 17:57:48     30s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1939.2M, EPOCH TIME: 1771466268.583689
[02/18 17:57:48     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:6).
[02/18 17:57:48     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:48     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:48     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:48     30s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.002, REAL:0.002, MEM:1854.2M, EPOCH TIME: 1771466268.585779
[02/18 17:57:48     30s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:57:48     30s] *** CTS #1 [finish] (ccopt_design #1) : cpu/real = 0:00:02.6/0:00:03.2 (0.8), totSession cpu/real = 0:00:30.8/0:00:35.1 (0.9), mem = 1854.2M
[02/18 17:57:48     30s] 
[02/18 17:57:48     30s] =============================================================================================
[02/18 17:57:48     30s]  Step TAT Report : CTS #1 / ccopt_design #1                                     21.39-s058_1
[02/18 17:57:48     30s] =============================================================================================
[02/18 17:57:48     30s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/18 17:57:48     30s] ---------------------------------------------------------------------------------------------
[02/18 17:57:48     30s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/18 17:57:48     30s] [ IncrReplace            ]      1   0:00:00.1  (   2.6 % )     0:00:00.1 /  0:00:00.0    0.5
[02/18 17:57:48     30s] [ EarlyGlobalRoute       ]      5   0:00:00.5  (  15.9 % )     0:00:00.5 /  0:00:00.2    0.4
[02/18 17:57:48     30s] [ DetailRoute            ]      1   0:00:00.1  (   2.1 % )     0:00:00.1 /  0:00:00.1    0.9
[02/18 17:57:48     30s] [ ExtractRC              ]      3   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.7
[02/18 17:57:48     30s] [ FullDelayCalc          ]      1   0:00:00.1  (   2.1 % )     0:00:00.1 /  0:00:00.1    0.9
[02/18 17:57:48     30s] [ MISC                   ]          0:00:02.5  (  75.8 % )     0:00:02.5 /  0:00:02.2    0.9
[02/18 17:57:48     30s] ---------------------------------------------------------------------------------------------
[02/18 17:57:48     30s]  CTS #1 TOTAL                       0:00:03.2  ( 100.0 % )     0:00:03.2 /  0:00:02.6    0.8
[02/18 17:57:48     30s] ---------------------------------------------------------------------------------------------
[02/18 17:57:48     30s] 
[02/18 17:57:48     30s] Synthesizing clock trees with CCOpt done.
[02/18 17:57:48     30s] Set place::cacheFPlanSiteMark to 0
[02/18 17:57:48     30s] All LLGs are deleted
[02/18 17:57:48     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:48     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:48     30s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1854.2M, EPOCH TIME: 1771466268.592171
[02/18 17:57:48     30s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1854.2M, EPOCH TIME: 1771466268.592268
[02/18 17:57:48     30s] Info: pop threads available for lower-level modules during optimization.
[02/18 17:57:48     30s] 
[02/18 17:57:48     30s] *** Summary of all messages that are not suppressed in this session:
[02/18 17:57:48     30s] Severity  ID               Count  Summary                                  
[02/18 17:57:48     30s] WARNING   IMPEXT-6197          3  The Cap table file is not specified. Thi...
[02/18 17:57:48     30s] WARNING   IMPEXT-2882          6  Unable to find the resistance for via '%...
[02/18 17:57:48     30s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[02/18 17:57:48     30s] WARNING   IMPPSP-1003         17  Found use of '%s'. This will continue to...
[02/18 17:57:48     30s] *** Message Summary: 28 warning(s), 0 error(s)
[02/18 17:57:48     30s] 
[02/18 17:57:48     30s] *** ccopt_design #1 [finish] : cpu/real = 0:00:02.7/0:00:03.3 (0.8), totSession cpu/real = 0:00:30.8/0:00:35.2 (0.9), mem = 1854.2M
[02/18 17:57:48     30s] 
[02/18 17:57:48     30s] =============================================================================================
[02/18 17:57:48     30s]  Final TAT Report : ccopt_design #1                                             21.39-s058_1
[02/18 17:57:48     30s] =============================================================================================
[02/18 17:57:48     30s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/18 17:57:48     30s] ---------------------------------------------------------------------------------------------
[02/18 17:57:48     30s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.9
[02/18 17:57:48     30s] [ IncrReplace            ]      1   0:00:00.1  (   2.5 % )     0:00:00.1 /  0:00:00.0    0.5
[02/18 17:57:48     30s] [ CTS                    ]      1   0:00:02.5  (  76.2 % )     0:00:03.2 /  0:00:02.6    0.8
[02/18 17:57:48     30s] [ EarlyGlobalRoute       ]      5   0:00:00.5  (  15.6 % )     0:00:00.5 /  0:00:00.2    0.4
[02/18 17:57:48     30s] [ ExtractRC              ]      3   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.7
[02/18 17:57:48     30s] [ FullDelayCalc          ]      1   0:00:00.1  (   2.1 % )     0:00:00.1 /  0:00:00.1    0.9
[02/18 17:57:48     30s] [ MISC                   ]          0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    1.1
[02/18 17:57:48     30s] ---------------------------------------------------------------------------------------------
[02/18 17:57:48     30s]  ccopt_design #1 TOTAL              0:00:03.3  ( 100.0 % )     0:00:03.3 /  0:00:02.7    0.8
[02/18 17:57:48     30s] ---------------------------------------------------------------------------------------------
[02/18 17:57:48     30s] 
[02/18 17:57:48     30s] #% End ccopt_design (date=02/18 17:57:48, total cpu=0:00:02.7, real=0:00:03.0, peak res=1660.2M, current mem=1627.1M)
[02/18 17:57:48     30s] <CMD> refinePlace
[02/18 17:57:48     30s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1854.2M, EPOCH TIME: 1771466268.624570
[02/18 17:57:48     30s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1854.2M, EPOCH TIME: 1771466268.624723
[02/18 17:57:48     30s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1854.2M, EPOCH TIME: 1771466268.624781
[02/18 17:57:48     30s] Processing tracks to init pin-track alignment.
[02/18 17:57:48     30s] z: 2, totalTracks: 1
[02/18 17:57:48     30s] z: 4, totalTracks: 1
[02/18 17:57:48     30s] z: 6, totalTracks: 1
[02/18 17:57:48     30s] z: 8, totalTracks: 1
[02/18 17:57:48     30s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[02/18 17:57:48     30s] All LLGs are deleted
[02/18 17:57:48     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:48     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:48     30s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:1854.2M, EPOCH TIME: 1771466268.626391
[02/18 17:57:48     30s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:1854.2M, EPOCH TIME: 1771466268.626450
[02/18 17:57:48     30s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1854.2M, EPOCH TIME: 1771466268.626573
[02/18 17:57:48     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:48     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:48     30s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:1854.2M, EPOCH TIME: 1771466268.626802
[02/18 17:57:48     30s] Max number of tech site patterns supported in site array is 256.
[02/18 17:57:48     30s] Core basic site is NCSU_FreePDK_45nm
[02/18 17:57:48     30s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:1854.2M, EPOCH TIME: 1771466268.629934
[02/18 17:57:48     30s] After signature check, allow fast init is true, keep pre-filter is true.
[02/18 17:57:48     30s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/18 17:57:48     30s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.000, REAL:0.000, MEM:1854.2M, EPOCH TIME: 1771466268.630334
[02/18 17:57:48     30s] Fast DP-INIT is on for default
[02/18 17:57:48     30s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/18 17:57:48     30s] Atter site array init, number of instance map data is 0.
[02/18 17:57:48     30s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.003, REAL:0.004, MEM:1854.2M, EPOCH TIME: 1771466268.631242
[02/18 17:57:48     30s] 
[02/18 17:57:48     30s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/18 17:57:48     30s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/18 17:57:48     30s] OPERPROF:         Starting CMU at level 5, MEM:1854.2M, EPOCH TIME: 1771466268.631821
[02/18 17:57:48     30s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:1854.2M, EPOCH TIME: 1771466268.632179
[02/18 17:57:48     30s] 
[02/18 17:57:48     30s] Bad Lib Cell Checking (CMU) is done! (0)
[02/18 17:57:48     30s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.004, REAL:0.006, MEM:1854.2M, EPOCH TIME: 1771466268.632368
[02/18 17:57:48     30s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:1854.2M, EPOCH TIME: 1771466268.632550
[02/18 17:57:48     30s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.001, REAL:0.001, MEM:1870.2M, EPOCH TIME: 1771466268.633463
[02/18 17:57:48     30s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1870.2MB).
[02/18 17:57:48     30s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.006, REAL:0.009, MEM:1870.2M, EPOCH TIME: 1771466268.633945
[02/18 17:57:48     30s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.007, REAL:0.009, MEM:1870.2M, EPOCH TIME: 1771466268.634002
[02/18 17:57:48     30s] TDRefine: refinePlace mode is spiral
[02/18 17:57:48     30s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1716878.8
[02/18 17:57:48     30s] OPERPROF:   Starting RefinePlace at level 2, MEM:1870.2M, EPOCH TIME: 1771466268.634647
[02/18 17:57:48     30s] *** Starting refinePlace (0:00:30.9 mem=1870.2M) ***
[02/18 17:57:48     30s] Total net bbox length = 2.513e+03 (1.295e+03 1.218e+03) (ext = 2.260e+02)
[02/18 17:57:48     30s] 
[02/18 17:57:48     30s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/18 17:57:48     30s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/18 17:57:48     30s] (I)      Default pattern map key = s1494_bench_default.
[02/18 17:57:48     30s] (I)      Default pattern map key = s1494_bench_default.
[02/18 17:57:48     30s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1870.2M, EPOCH TIME: 1771466268.636583
[02/18 17:57:48     30s] Starting refinePlace ...
[02/18 17:57:48     30s] (I)      Default pattern map key = s1494_bench_default.
[02/18 17:57:48     30s] One DDP V2 for no tweak run.
[02/18 17:57:48     30s] (I)      Default pattern map key = s1494_bench_default.
[02/18 17:57:48     30s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:1870.2M, EPOCH TIME: 1771466268.638665
[02/18 17:57:48     30s] DDP initSite1 nrRow 13 nrJob 13
[02/18 17:57:48     30s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:1870.2M, EPOCH TIME: 1771466268.638724
[02/18 17:57:48     30s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:1870.2M, EPOCH TIME: 1771466268.638771
[02/18 17:57:48     30s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:1870.2M, EPOCH TIME: 1771466268.639013
[02/18 17:57:48     30s] DDP markSite nrRow 13 nrJob 13
[02/18 17:57:48     30s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:1870.2M, EPOCH TIME: 1771466268.639341
[02/18 17:57:48     30s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.001, MEM:1870.2M, EPOCH TIME: 1771466268.639525
[02/18 17:57:48     30s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:1870.2M, EPOCH TIME: 1771466268.640155
[02/18 17:57:48     30s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:1870.2M, EPOCH TIME: 1771466268.640228
[02/18 17:57:48     30s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.000, REAL:0.000, MEM:1870.2M, EPOCH TIME: 1771466268.640577
[02/18 17:57:48     30s] ** Cut row section cpu time 0:00:00.0.
[02/18 17:57:48     30s]  ** Cut row section real time 0:00:00.0.
[02/18 17:57:48     30s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.000, REAL:0.001, MEM:1870.2M, EPOCH TIME: 1771466268.640760
[02/18 17:57:48     30s]   Spread Effort: high, standalone mode, useDDP on.
[02/18 17:57:48     30s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1870.2MB) @(0:00:30.9 - 0:00:30.9).
[02/18 17:57:48     30s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/18 17:57:48     30s] wireLenOptFixPriorityInst 6 inst fixed
[02/18 17:57:48     30s] 
[02/18 17:57:48     30s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[02/18 17:57:48     30s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df625c0): Rebuild thread pool 0x7f72249664b0.
[02/18 17:57:48     30s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df625c0): 0 out of 1 thread pools are available.
[02/18 17:57:48     30s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[02/18 17:57:48     30s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[02/18 17:57:48     30s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/18 17:57:48     30s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1854.2MB) @(0:00:30.9 - 0:00:30.9).
[02/18 17:57:48     30s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/18 17:57:48     30s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1854.2MB
[02/18 17:57:48     30s] Statistics of distance of Instance movement in refine placement:
[02/18 17:57:48     30s]   maximum (X+Y) =         0.00 um
[02/18 17:57:48     30s]   mean    (X+Y) =         0.00 um
[02/18 17:57:48     30s] Summary Report:
[02/18 17:57:48     30s] Instances move: 0 (out of 314 movable)
[02/18 17:57:48     30s] Instances flipped: 0
[02/18 17:57:48     30s] Mean displacement: 0.00 um
[02/18 17:57:48     30s] Max displacement: 0.00 um 
[02/18 17:57:48     30s] Total instances moved : 0
[02/18 17:57:48     30s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.018, REAL:0.019, MEM:1854.2M, EPOCH TIME: 1771466268.656061
[02/18 17:57:48     30s] Total net bbox length = 2.513e+03 (1.295e+03 1.218e+03) (ext = 2.260e+02)
[02/18 17:57:48     30s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1854.2MB
[02/18 17:57:48     30s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1854.2MB) @(0:00:30.9 - 0:00:30.9).
[02/18 17:57:48     30s] *** Finished refinePlace (0:00:30.9 mem=1854.2M) ***
[02/18 17:57:48     30s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1716878.8
[02/18 17:57:48     30s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.020, REAL:0.022, MEM:1854.2M, EPOCH TIME: 1771466268.656923
[02/18 17:57:48     30s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1854.2M, EPOCH TIME: 1771466268.657181
[02/18 17:57:48     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:314).
[02/18 17:57:48     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:48     30s] All LLGs are deleted
[02/18 17:57:48     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:48     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:48     30s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1854.2M, EPOCH TIME: 1771466268.658270
[02/18 17:57:48     30s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1854.2M, EPOCH TIME: 1771466268.658333
[02/18 17:57:48     30s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.001, REAL:0.001, MEM:1854.2M, EPOCH TIME: 1771466268.658666
[02/18 17:57:48     30s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.028, REAL:0.034, MEM:1854.2M, EPOCH TIME: 1771466268.658716
[02/18 17:57:48     30s] <CMD> setTrialRouteMode -highEffort true
[02/18 17:57:48     30s] **WARN: (IMPTR-9998):	The setTrialRouteMode command is obsolete and should not be used anymore.  It still works in this release but will be removed in a future release.  You should change to use setRouteMode to set modes for earlyGlobalRoute which is the replacement tool for trialRoute.
[02/18 17:57:48     30s] **WARN: (IMPTR-9999):	The trialRoute command is obsolete and should not be used anymore.  It still works in this release but will be removed in a future release.  You should change to use earlyGlobalRoute to avoid this warning and to be compatible with future releases.
[02/18 17:57:48     30s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[02/18 17:57:48     30s] Set wireMPool w/ noThreadCheck
[02/18 17:57:48     30s] *** New algorithm with color map for Partitions and Power Domain handling will be activated...
[02/18 17:57:48     30s] 
[02/18 17:57:48     30s] *** Starting trialRoute (mem=1854.2M) ***
[02/18 17:57:48     30s] 
[02/18 17:57:48     30s] Using hname+ instead name for net compare
[02/18 17:57:48     30s] There are 0 guide points passed to earlyGlobalRoute for fixed pins.
[02/18 17:57:48     30s] There are 0 guide points passed to earlyGlobalRoute for pinGroup/netGroup/pinGuide pins.
[02/18 17:57:48     30s] triMarkNetsWithAllFixedWires runtime= 0:00:00.0
[02/18 17:57:48     30s] Phase 0 (cpu= 0:00:00.0 real= 0:00:00.0 mem= 1854.2M)
[02/18 17:57:48     30s] Nr of prerouted/Fixed nets = 1
[02/18 17:57:48     30s] Options:  -highEffort -maxRouteLayer 4 -noPinGuide
[02/18 17:57:48     30s] 
[02/18 17:57:48     30s] Nr of prerouted/Fixed nets = 1
[02/18 17:57:48     30s] There are 1 nets with 1 extra space.
[02/18 17:57:48     30s] Starting trMTUpdateAllNetBoxWithoutSpr in ST mode ...
[02/18 17:57:48     30s] routingBox: (0 0) (62700 60480)
[02/18 17:57:48     30s] coreBox:    (12160 12040) (50540 48440)
[02/18 17:57:48     30s] There are 1 prerouted nets with extraSpace.
[02/18 17:57:48     30s] 
[02/18 17:57:48     30s] Phase 1a route (cpu=0:00:00.0 real=0:00:00.0 mem=1854.2M):
[02/18 17:57:48     30s] Est net length = 2.811e+03um = 1.440e+03H + 1.371e+03V
[02/18 17:57:48     30s] Usage: (37.0%H 45.5%V) = (1.912e+03um 2.755e+03um) = (1916 1958)
[02/18 17:57:48     30s] Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
[02/18 17:57:48     30s] Overflow: 111 = 40 (8.74% H) + 71 (15.65% V)
[02/18 17:57:48     30s] 
[02/18 17:57:48     30s] Phase 1b route (cpu=0:00:00.0 real=0:00:00.0 mem=1854.2M):
[02/18 17:57:48     30s] Usage: (36.9%H 45.4%V) = (1.902e+03um 2.749e+03um) = (1914 1954)
[02/18 17:57:48     30s] Overflow: 111 = 36 (7.94% H) + 74 (16.30% V)
[02/18 17:57:48     30s] 
[02/18 17:57:48     30s] Phase 1c route (cpu=0:00:00.0 real=0:00:00.0 mem=1854.2M):
[02/18 17:57:48     30s] Usage: (36.9%H 45.5%V) = (1.901e+03um 2.751e+03um) = (1913 1955)
[02/18 17:57:48     30s] Overflow: 100 = 28 (6.13% H) + 72 (15.73% V)
[02/18 17:57:48     30s] 
[02/18 17:57:48     30s] Phase 1d route (cpu=0:00:00.0 real=0:00:00.0 mem=1854.2M):
[02/18 17:57:48     30s] Usage: (37.1%H 45.6%V) = (1.911e+03um 2.762e+03um) = (1923 1961)
[02/18 17:57:48     30s] Overflow: 88 = 17 (3.82% H) + 70 (15.45% V)
[02/18 17:57:48     30s] 
[02/18 17:57:48     30s] Phase 1a-1d Overflow: 3.82% H + 15.45% V (0:00:00.0 1854.2M)

[02/18 17:57:48     30s] 
[02/18 17:57:48     30s] Phase 1e route (cpu=0:00:00.0 real=0:00:00.0 mem=1854.2M):
[02/18 17:57:48     30s] Usage: (38.3%H 46.2%V) = (1.993e+03um 2.801e+03um) = (1983 1987)
[02/18 17:57:48     30s] Overflow: 28 = 3 (0.66% H) + 25 (5.57% V)
[02/18 17:57:48     30s] 
[02/18 17:57:48     30s] Phase 1f route (cpu=0:00:00.0 real=0:00:00.0 mem=1854.2M):
[02/18 17:57:48     30s] Usage: (38.9%H 46.5%V) = (2.036e+03um 2.817e+03um) = (2015 1998)
[02/18 17:57:48     30s] Overflow: 12 = 2 (0.44% H) + 10 (2.19% V)
[02/18 17:57:48     30s] 
[02/18 17:57:48     30s] Phase 1g route (cpu=0:00:00.0 real=0:00:00.0 mem=1854.2M):
[02/18 17:57:48     30s] Usage: (39.6%H 47.0%V) = (2.093e+03um 2.846e+03um) = (2053 2019)
[02/18 17:57:48     30s] Overflow: 4 = 1 (0.22% H) + 3 (0.66% V)
[02/18 17:57:48     30s] 
[02/18 17:57:48     30s] Phase 1h route (cpu=0:00:00.0 real=0:00:00.0 mem=1854.2M):
[02/18 17:57:48     30s] Usage: (39.9%H 47.2%V) = (2.113e+03um 2.862e+03um) = (2070 2030)
[02/18 17:57:48     30s] Overflow: 1 = 0 (0.00% H) + 1 (0.22% V)
[02/18 17:57:48     30s] 
[02/18 17:57:48     30s] Congestion distribution:
[02/18 17:57:48     30s] 
[02/18 17:57:48     30s] Remain	cntH		cntV
[02/18 17:57:48     30s] --------------------------------------
[02/18 17:57:48     30s]  -1:	0	 0.00%	1	 0.22%
[02/18 17:57:48     30s] --------------------------------------
[02/18 17:57:48     30s]   0:	53	11.62%	133	29.17%
[02/18 17:57:48     30s]   1:	54	11.84%	54	11.84%
[02/18 17:57:48     30s]   2:	53	11.62%	28	 6.14%
[02/18 17:57:48     30s]   3:	34	 7.46%	14	 3.07%
[02/18 17:57:48     30s]   4:	20	 4.39%	11	 2.41%
[02/18 17:57:48     30s]   5:	242	53.07%	215	47.15%
[02/18 17:57:48     30s] 
[02/18 17:57:48     30s] 
[02/18 17:57:48     30s] Phase 1e-1h Overflow: 0.00% H + 0.22% V (0:00:00.0 1854.2M)

[02/18 17:57:48     30s] Global route (cpu=0.0s real=0.0s 1854.2M)
[02/18 17:57:48     30s] There are 1 prerouted nets with extraSpace.
[02/18 17:57:48     30s] 
[02/18 17:57:48     30s] 
[02/18 17:57:48     30s] *** After '-updateRemainTrks' operation: 
[02/18 17:57:48     30s] 
[02/18 17:57:48     30s] Usage: (42.9%H 51.0%V) = (2.263e+03um 3.091e+03um) = (2226 2193)
[02/18 17:57:48     30s] Overflow: 135 = 32 (7.02% H) + 103 (22.69% V)
[02/18 17:57:48     30s] 
[02/18 17:57:48     30s] Phase 1l Overflow: 7.02% H + 22.69% V (0:00:00.0 1862.2M)

[02/18 17:57:48     30s] 
[02/18 17:57:48     30s] Congestion distribution:
[02/18 17:57:48     30s] 
[02/18 17:57:48     30s] Remain	cntH		cntV
[02/18 17:57:48     30s] --------------------------------------
[02/18 17:57:48     30s]  -2:	0	 0.00%	18	 3.95%
[02/18 17:57:48     30s]  -1:	32	 7.02%	78	17.11%
[02/18 17:57:48     30s] --------------------------------------
[02/18 17:57:48     30s]   0:	58	12.72%	64	14.04%
[02/18 17:57:48     30s]   1:	53	11.62%	41	 8.99%
[02/18 17:57:48     30s]   2:	33	 7.24%	21	 4.61%
[02/18 17:57:48     30s]   3:	29	 6.36%	7	 1.54%
[02/18 17:57:48     30s]   4:	23	 5.04%	14	 3.07%
[02/18 17:57:48     30s]   5:	228	50.00%	213	46.71%
[02/18 17:57:48     30s] 
[02/18 17:57:48     30s] Starting trMTInitAdjWires in ST mode ...
[02/18 17:57:48     30s] 
[02/18 17:57:48     30s] *** Completed Phase 1 route (cpu=0:00:00.0 real=0:00:00.0 1862.2M) ***
[02/18 17:57:48     30s] 
[02/18 17:57:48     30s] Using trMTFlushLazyWireDel= 1
[02/18 17:57:48     30s] Not using mpools for CRoute
[02/18 17:57:48     30s] Starting trMTDtrRoute1CleanupA in ST mode ...
[02/18 17:57:48     30s] Phase 2a (cpu=0:00:00.0 real=0:00:00.0 mem=1862.2M)
[02/18 17:57:48     30s] Not using mpools for CRoute
[02/18 17:57:48     30s] Remain wire count= 22 (w/term= 22)
[02/18 17:57:48     30s] Phase 2b (cpu=0:00:00.0 real=0:00:00.0 mem=1862.2M)
[02/18 17:57:48     30s] Starting trMTDtrRoute1CleanupB in ST mode ...
[02/18 17:57:48     30s] Cleanup real= 0:00:00.0
[02/18 17:57:48     30s] Phase 2 total (cpu=0:00:00.0 real=0:00:00.0 mem=1862.2M)
[02/18 17:57:48     30s] 
[02/18 17:57:48     30s] Total length: 3.558e+03um, number of vias: 2596
[02/18 17:57:48     30s] M1(H) length: 1.146e+02um, number of vias: 1167
[02/18 17:57:48     30s] M2(V) length: 1.048e+03um, number of vias: 979
[02/18 17:57:48     30s] M3(H) length: 1.621e+03um, number of vias: 450
[02/18 17:57:48     30s] M4(V) length: 7.747e+02um
[02/18 17:57:48     30s] *** Completed Phase 2 route (cpu=0:00:00.0 real=0:00:00.0 1862.2M) ***
[02/18 17:57:48     30s] 
[02/18 17:57:48     30s] Skipping QALenRecalc
[02/18 17:57:48     30s] Starting trMTMoveCellTermsToMSLayer in ST mode ...
[02/18 17:57:48     30s] Starting trMTConvertWiresToNewViaCode in ST mode ...
[02/18 17:57:48     30s] *** Finished all Phases (cpu=0:00:00.1 mem=1862.2M) ***
[02/18 17:57:48     30s] trMTFlushLazyWireDel was already disabled
[02/18 17:57:48     30s] Starting trMTSprFixZeroViaCodes in ST mode ...
[02/18 17:57:48     30s] trMTSprFixZeroViaCodes runtime= 0:00:00.0
[02/18 17:57:48     30s] Starting trMTRemoveAntenna in ST mode ...
[02/18 17:57:48     30s] Peak Memory Usage was 1862.2M 
[02/18 17:57:48     30s] TrialRoute+GlbRouteEst total runtime= +0:00:00.1 = 0:00:00.1
[02/18 17:57:48     30s]   TrialRoute full (called 2x) runtime= 0:00:00.1
[02/18 17:57:48     30s] *** Finished trialRoute (cpu=0:00:00.1 mem=1862.2M) ***
[02/18 17:57:48     30s] 
[02/18 17:57:48     30s] Set wireMPool w/ threadCheck
[02/18 17:57:48     30s] <CMD> setExtractRCMode -layerIndependent 1
[02/18 17:57:48     30s] <CMD> extractRC
[02/18 17:57:48     30s] Extraction called for design 's1494_bench' of instances=314 and nets=332 using extraction engine 'preRoute' .
[02/18 17:57:48     30s] PreRoute RC Extraction called for design s1494_bench.
[02/18 17:57:48     30s] RC Extraction called in multi-corner(1) mode.
[02/18 17:57:48     30s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[02/18 17:57:48     30s] Type 'man IMPEXT-6197' for more detail.
[02/18 17:57:48     30s] RCMode: PreRoute
[02/18 17:57:48     30s]       RC Corner Indexes            0   
[02/18 17:57:48     30s] Capacitance Scaling Factor   : 1.00000 
[02/18 17:57:48     30s] Resistance Scaling Factor    : 1.00000 
[02/18 17:57:48     30s] Clock Cap. Scaling Factor    : 1.00000 
[02/18 17:57:48     30s] Clock Res. Scaling Factor    : 1.00000 
[02/18 17:57:48     30s] Shrink Factor                : 1.00000
[02/18 17:57:48     30s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/18 17:57:48     30s] 
[02/18 17:57:48     30s] Trim Metal Layers:
[02/18 17:57:48     30s] LayerId::1 widthSet size::1
[02/18 17:57:48     30s] LayerId::2 widthSet size::1
[02/18 17:57:48     30s] LayerId::3 widthSet size::1
[02/18 17:57:48     30s] LayerId::4 widthSet size::1
[02/18 17:57:48     30s] LayerId::5 widthSet size::1
[02/18 17:57:48     30s] LayerId::6 widthSet size::1
[02/18 17:57:48     30s] LayerId::7 widthSet size::1
[02/18 17:57:48     30s] LayerId::8 widthSet size::1
[02/18 17:57:48     30s] LayerId::9 widthSet size::1
[02/18 17:57:48     30s] LayerId::10 widthSet size::1
[02/18 17:57:48     30s] Updating RC grid for preRoute extraction ...
[02/18 17:57:48     30s] eee: pegSigSF::1.070000
[02/18 17:57:48     30s] Initializing multi-corner resistance tables ...
[02/18 17:57:48     30s] eee: l::1 avDens::0.056986 usedTrk::51.287214 availTrk::900.000000 sigTrk::51.287214
[02/18 17:57:48     30s] eee: l::2 avDens::0.131040 usedTrk::86.900536 availTrk::663.157895 sigTrk::86.900536
[02/18 17:57:48     30s] eee: l::3 avDens::0.202180 usedTrk::121.307717 availTrk::600.000000 sigTrk::121.307717
[02/18 17:57:48     30s] eee: l::4 avDens::0.190066 usedTrk::57.019929 availTrk::300.000000 sigTrk::57.019929
[02/18 17:57:48     30s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:57:48     30s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:57:48     30s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:57:48     30s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:57:48     30s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:57:48     30s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:57:48     30s] {RT _default_rc_corner_ 0 4 4 {3 0} 1}
[02/18 17:57:48     30s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.294833 uaWl=1.000000 uaWlH=0.218023 aWlH=0.000000 lMod=0 pMax=0.874800 pMod=80 wcR=0.223500 newSi=0.001600 wHLS=0.558750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[02/18 17:57:48     30s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1870.164M)
[02/18 17:57:48     30s] <CMD> setAnalysisMode -checkType setup -asyncChecks async -skew true
[02/18 17:57:48     31s] 
[02/18 17:57:48     31s] TimeStamp Deleting Cell Server Begin ...
[02/18 17:57:48     31s] 
[02/18 17:57:48     31s] TimeStamp Deleting Cell Server End ...
[02/18 17:57:48     31s] <CMD> buildTimingGraph
[02/18 17:57:48     31s] <CMD> report_timing -nworst 10 -net > $setup_rpt
[02/18 17:57:48     31s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/18 17:57:48     31s] #################################################################################
[02/18 17:57:48     31s] # Design Stage: PreRoute
[02/18 17:57:48     31s] # Design Name: s1494_bench
[02/18 17:57:48     31s] # Design Mode: 45nm
[02/18 17:57:48     31s] # Analysis Mode: MMMC OCV 
[02/18 17:57:48     31s] # Parasitics Mode: No SPEF/RCDB 
[02/18 17:57:48     31s] # Signoff Settings: SI Off 
[02/18 17:57:48     31s] #################################################################################
[02/18 17:57:48     31s] Calculate early delays in OCV mode...
[02/18 17:57:48     31s] Calculate late delays in OCV mode...
[02/18 17:57:48     31s] Topological Sorting (REAL = 0:00:00.0, MEM = 1868.2M, InitMEM = 1868.2M)
[02/18 17:57:48     31s] Start delay calculation (fullDC) (1 T). (MEM=1868.16)
[02/18 17:57:48     31s] End AAE Lib Interpolated Model. (MEM=1887.89 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/18 17:57:49     31s] Total number of fetched objects 330
[02/18 17:57:49     31s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/18 17:57:49     31s] End delay calculation. (MEM=1927.59 CPU=0:00:00.1 REAL=0:00:01.0)
[02/18 17:57:49     31s] End delay calculation (fullDC). (MEM=1927.59 CPU=0:00:00.1 REAL=0:00:01.0)
[02/18 17:57:49     31s] *** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 1927.6M) ***
[02/18 17:57:49     31s] <CMD> setAnalysisMode -checkType hold -asyncChecks async -skew true
[02/18 17:57:49     31s] <CMD> buildTimingGraph
[02/18 17:57:49     31s] <CMD> report_timing -nworst 10 -net > $hold_rpt
[02/18 17:57:49     31s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/18 17:57:49     31s] #################################################################################
[02/18 17:57:49     31s] # Design Stage: PreRoute
[02/18 17:57:49     31s] # Design Name: s1494_bench
[02/18 17:57:49     31s] # Design Mode: 45nm
[02/18 17:57:49     31s] # Analysis Mode: MMMC OCV 
[02/18 17:57:49     31s] # Parasitics Mode: No SPEF/RCDB 
[02/18 17:57:49     31s] # Signoff Settings: SI Off 
[02/18 17:57:49     31s] #################################################################################
[02/18 17:57:49     31s] Calculate late delays in OCV mode...
[02/18 17:57:49     31s] Calculate early delays in OCV mode...
[02/18 17:57:49     31s] Topological Sorting (REAL = 0:00:00.0, MEM = 1907.9M, InitMEM = 1907.9M)
[02/18 17:57:49     31s] Start delay calculation (fullDC) (1 T). (MEM=1907.86)
[02/18 17:57:49     31s] End AAE Lib Interpolated Model. (MEM=1927.59 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/18 17:57:49     31s] Total number of fetched objects 330
[02/18 17:57:49     31s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/18 17:57:49     31s] End delay calculation. (MEM=1927.59 CPU=0:00:00.1 REAL=0:00:00.0)
[02/18 17:57:49     31s] End delay calculation (fullDC). (MEM=1927.59 CPU=0:00:00.1 REAL=0:00:00.0)
[02/18 17:57:49     31s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1927.6M) ***
[02/18 17:57:49     31s] <CMD> report_power > /u/ee/ugrad/palatics/ee201a/lab4/output/part2_run_20260218_175712_1716857_util0.991/timing_driven/metrics/timing_driven_after_extractrc_postcts_power.rpt
[02/18 17:57:49     31s] env CDS_WORKAREA is set to /w/home.19/ee/ugrad/palatics/ee201a/lab4
[02/18 17:57:49     31s] 
[02/18 17:57:49     31s] Begin Power Analysis
[02/18 17:57:49     31s] 
[02/18 17:57:49     31s]              0V	    VSS
[02/18 17:57:49     31s]            1.1V	    VDD
[02/18 17:57:49     31s] Begin Processing Timing Library for Power Calculation
[02/18 17:57:49     31s] 
[02/18 17:57:49     31s] Ended Processing Timing Library for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1669.46MB/3295.08MB/1669.46MB)
[02/18 17:57:49     31s] 
[02/18 17:57:49     31s] 
[02/18 17:57:49     31s] 
[02/18 17:57:49     31s] Begin Processing Power Net/Grid for Power Calculation
[02/18 17:57:49     31s] 
[02/18 17:57:49     31s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1669.46MB/3295.08MB/1669.46MB)
[02/18 17:57:49     31s] 
[02/18 17:57:49     31s] Begin Processing Timing Window Data for Power Calculation
[02/18 17:57:49     31s] 
[02/18 17:57:49     31s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1669.46MB/3295.08MB/1669.46MB)
[02/18 17:57:49     31s] 
[02/18 17:57:49     31s] Begin Processing User Attributes
[02/18 17:57:49     31s] 
[02/18 17:57:49     31s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1669.46MB/3295.08MB/1669.46MB)
[02/18 17:57:49     31s] 
[02/18 17:57:49     31s] Begin Processing Signal Activity
[02/18 17:57:49     31s] 
[02/18 17:57:49     31s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1669.46MB/3295.08MB/1669.46MB)
[02/18 17:57:49     31s] 
[02/18 17:57:49     31s] Begin Power Computation
[02/18 17:57:49     31s] 
[02/18 17:57:49     31s]       ----------------------------------------------------------
[02/18 17:57:49     31s]       # of cell(s) missing both power/leakage table: 0
[02/18 17:57:49     31s]       # of cell(s) missing power table: 0
[02/18 17:57:49     31s]       # of cell(s) missing leakage table: 0
[02/18 17:57:49     31s]       ----------------------------------------------------------
[02/18 17:57:49     31s] 
[02/18 17:57:49     31s] 
[02/18 17:57:49     31s]       # of MSMV cell(s) missing power_level: 0
[02/18 17:57:49     31s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1669.92MB/3303.08MB/1669.92MB)
[02/18 17:57:49     31s] 
[02/18 17:57:49     31s] Begin Processing User Attributes
[02/18 17:57:49     31s] 
[02/18 17:57:49     31s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1669.92MB/3303.08MB/1669.92MB)
[02/18 17:57:49     31s] 
[02/18 17:57:49     31s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1669.92MB/3303.08MB/1669.92MB)
[02/18 17:57:49     31s] 
[02/18 17:57:49     31s] *



[02/18 17:57:49     31s] Total Power
[02/18 17:57:49     31s] -----------------------------------------------------------------------------------------
[02/18 17:57:49     31s] Total Internal Power:        0.08158321 	   49.0991%
[02/18 17:57:49     31s] Total Switching Power:       0.07960308 	   47.9074%
[02/18 17:57:49     31s] Total Leakage Power:         0.00497407 	    2.9935%
[02/18 17:57:49     31s] Total Power:                 0.16616036
[02/18 17:57:49     31s] -----------------------------------------------------------------------------------------
[02/18 17:57:49     31s] Processing average sequential pin duty cycle 
[02/18 17:57:49     31s] 
[02/18 17:57:49     31s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/18 17:57:49     31s] Summary for sequential cells identification: 
[02/18 17:57:49     31s]   Identified SBFF number: 16
[02/18 17:57:49     31s]   Identified MBFF number: 0
[02/18 17:57:49     31s]   Identified SB Latch number: 0
[02/18 17:57:49     31s]   Identified MB Latch number: 0
[02/18 17:57:49     31s]   Not identified SBFF number: 0
[02/18 17:57:49     31s]   Not identified MBFF number: 0
[02/18 17:57:49     31s]   Not identified SB Latch number: 0
[02/18 17:57:49     31s]   Not identified MB Latch number: 0
[02/18 17:57:49     31s]   Number of sequential cells which are not FFs: 13
[02/18 17:57:49     31s]  Visiting view : _default_view_
[02/18 17:57:49     31s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[02/18 17:57:49     31s]    : PowerDomain = none : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = -1
[02/18 17:57:49     31s]  Visiting view : _default_view_
[02/18 17:57:49     31s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[02/18 17:57:49     31s]    : PowerDomain = none : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = -1
[02/18 17:57:49     31s] TLC MultiMap info (StdDelay):
[02/18 17:57:49     31s]   : _default_delay_corner_ + default_library_set + 1 + no RcCorner := 10.9ps
[02/18 17:57:49     31s]   : _default_delay_corner_ + default_library_set + 1 + _default_rc_corner_ := 11.9ps
[02/18 17:57:49     31s]  Setting StdDelay to: 11.9ps
[02/18 17:57:49     31s] 
[02/18 17:57:49     31s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/18 17:57:49     31s] <CMD> setAnalysisMode -checkType hold -asyncChecks async -skew true
[02/18 17:57:49     31s] <CMD> buildTimingGraph
[02/18 17:57:49     31s] <CMD> optDesign -postCTS -hold
[02/18 17:57:49     31s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1666.4M, totSessionCpu=0:00:32 **
[02/18 17:57:49     31s] *** optDesign #1 [begin] : totSession cpu/real = 0:00:31.7/0:00:36.1 (0.9), mem = 1898.6M
[02/18 17:57:49     31s] Info: 1 threads available for lower-level modules during optimization.
[02/18 17:57:49     31s] GigaOpt running with 1 threads.
[02/18 17:57:49     31s] *** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:00:31.7/0:00:36.1 (0.9), mem = 1898.6M
[02/18 17:57:49     31s] **INFO: User settings:
[02/18 17:57:49     31s] setDesignMode -process                    45
[02/18 17:57:49     31s] setDesignMode -topRoutingLayer            metal4
[02/18 17:57:49     31s] setExtractRCMode -coupling_c_th           0.1
[02/18 17:57:49     31s] setExtractRCMode -engine                  preRoute
[02/18 17:57:49     31s] setExtractRCMode -layerIndependent        1
[02/18 17:57:49     31s] setExtractRCMode -relative_c_th           1
[02/18 17:57:49     31s] setExtractRCMode -total_c_th              0
[02/18 17:57:49     31s] setDelayCalMode -enable_high_fanout       true
[02/18 17:57:49     31s] setDelayCalMode -engine                   aae
[02/18 17:57:49     31s] setDelayCalMode -ignoreNetLoad            false
[02/18 17:57:49     31s] setDelayCalMode -socv_accuracy_mode       low
[02/18 17:57:49     31s] setOptMode -activeHoldViews               { _default_view_ }
[02/18 17:57:49     31s] setOptMode -activeSetupViews              { _default_view_ }
[02/18 17:57:49     31s] setOptMode -autoSetupViews                { _default_view_}
[02/18 17:57:49     31s] setOptMode -autoTDGRSetupViews            { _default_view_}
[02/18 17:57:49     31s] setOptMode -drcMargin                     0
[02/18 17:57:49     31s] setOptMode -fixDrc                        true
[02/18 17:57:49     31s] setOptMode -optimizeFF                    true
[02/18 17:57:49     31s] setOptMode -preserveAllSequential         false
[02/18 17:57:49     31s] setOptMode -setupTargetSlack              0
[02/18 17:57:49     31s] setPlaceMode -place_global_place_io_pins  true
[02/18 17:57:49     31s] setPlaceMode -place_global_reorder_scan   false
[02/18 17:57:49     31s] setPlaceMode -timingDriven                true
[02/18 17:57:49     31s] setAnalysisMode -analysisType             onChipVariation
[02/18 17:57:49     31s] setAnalysisMode -asyncChecks              async
[02/18 17:57:49     31s] setAnalysisMode -checkType                hold
[02/18 17:57:49     31s] setAnalysisMode -clkSrcPath               true
[02/18 17:57:49     31s] setAnalysisMode -clockPropagation         sdcControl
[02/18 17:57:49     31s] setAnalysisMode -cppr                     both
[02/18 17:57:49     31s] setAnalysisMode -skew                     true
[02/18 17:57:49     31s] setAnalysisMode -usefulSkew               true
[02/18 17:57:49     31s] setAnalysisMode -virtualIPO               false
[02/18 17:57:49     31s] setRouteMode -earlyGlobalMaxRouteLayer    4
[02/18 17:57:49     31s] setRouteMode -earlyGlobalMinRouteLayer    2
[02/18 17:57:49     31s] 
[02/18 17:57:49     31s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[02/18 17:57:49     31s] Need call spDPlaceInit before registerPrioInstLoc.
[02/18 17:57:49     31s] OPERPROF: Starting DPlace-Init at level 1, MEM:1899.6M, EPOCH TIME: 1771466269.580710
[02/18 17:57:49     31s] Processing tracks to init pin-track alignment.
[02/18 17:57:49     31s] z: 2, totalTracks: 1
[02/18 17:57:49     31s] z: 4, totalTracks: 1
[02/18 17:57:49     31s] z: 6, totalTracks: 1
[02/18 17:57:49     31s] z: 8, totalTracks: 1
[02/18 17:57:49     31s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[02/18 17:57:49     31s] All LLGs are deleted
[02/18 17:57:49     31s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:49     31s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:49     31s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1899.6M, EPOCH TIME: 1771466269.582406
[02/18 17:57:49     31s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1899.6M, EPOCH TIME: 1771466269.582833
[02/18 17:57:49     31s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1899.6M, EPOCH TIME: 1771466269.583277
[02/18 17:57:49     31s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:49     31s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:49     31s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1899.6M, EPOCH TIME: 1771466269.584045
[02/18 17:57:49     31s] Max number of tech site patterns supported in site array is 256.
[02/18 17:57:49     31s] Core basic site is NCSU_FreePDK_45nm
[02/18 17:57:49     31s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1899.6M, EPOCH TIME: 1771466269.586980
[02/18 17:57:49     31s] After signature check, allow fast init is true, keep pre-filter is true.
[02/18 17:57:49     31s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/18 17:57:49     31s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.001, MEM:1899.6M, EPOCH TIME: 1771466269.587491
[02/18 17:57:49     31s] Fast DP-INIT is on for default
[02/18 17:57:49     31s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/18 17:57:49     31s] Atter site array init, number of instance map data is 0.
[02/18 17:57:49     31s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.003, REAL:0.005, MEM:1899.6M, EPOCH TIME: 1771466269.588661
[02/18 17:57:49     31s] 
[02/18 17:57:49     31s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/18 17:57:49     31s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/18 17:57:49     31s] OPERPROF:     Starting CMU at level 3, MEM:1899.6M, EPOCH TIME: 1771466269.589054
[02/18 17:57:49     31s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1899.6M, EPOCH TIME: 1771466269.589519
[02/18 17:57:49     31s] 
[02/18 17:57:49     31s] Bad Lib Cell Checking (CMU) is done! (0)
[02/18 17:57:49     31s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.004, REAL:0.006, MEM:1899.6M, EPOCH TIME: 1771466269.589773
[02/18 17:57:49     31s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1899.6M, EPOCH TIME: 1771466269.590060
[02/18 17:57:49     31s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:1915.6M, EPOCH TIME: 1771466269.590742
[02/18 17:57:49     31s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1915.6MB).
[02/18 17:57:49     31s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.007, REAL:0.010, MEM:1915.6M, EPOCH TIME: 1771466269.591110
[02/18 17:57:49     31s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1915.6M, EPOCH TIME: 1771466269.591474
[02/18 17:57:49     31s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:49     31s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:49     31s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:49     31s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:49     31s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:1915.6M, EPOCH TIME: 1771466269.592823
[02/18 17:57:49     31s] 
[02/18 17:57:49     31s] Creating Lib Analyzer ...
[02/18 17:57:49     31s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 BUF_X4 BUF_X2 BUF_X1 BUF_X8)
[02/18 17:57:49     31s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X4 INV_X2 INV_X1 INV_X8 INV_X16 INV_X32)
[02/18 17:57:49     31s] Total number of usable delay cells from Lib Analyzer: 2 ( BUF_X16 BUF_X32)
[02/18 17:57:49     31s] 
[02/18 17:57:49     31s] {RT _default_rc_corner_ 0 4 4 {3 0} 1}
[02/18 17:57:49     31s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:32.0 mem=1921.6M
[02/18 17:57:49     31s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:32.0 mem=1921.6M
[02/18 17:57:49     31s] Creating Lib Analyzer, finished. 
[02/18 17:57:49     31s] Processing average sequential pin duty cycle 
[02/18 17:57:49     31s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1709.3M, totSessionCpu=0:00:32 **
[02/18 17:57:49     31s] *** Changing analysis mode to setup ***
[02/18 17:57:49     32s] 
[02/18 17:57:49     32s] TimeStamp Deleting Cell Server Begin ...
[02/18 17:57:49     32s] Deleting Lib Analyzer.
[02/18 17:57:49     32s] 
[02/18 17:57:49     32s] TimeStamp Deleting Cell Server End ...
[02/18 17:57:49     32s] *** optDesign -postCTS ***
[02/18 17:57:49     32s] DRC Margin: user margin 0.0
[02/18 17:57:49     32s] Hold Target Slack: user slack 0
[02/18 17:57:49     32s] Setup Target Slack: user slack 0;
[02/18 17:57:49     32s] setUsefulSkewMode -ecoRoute false
[02/18 17:57:49     32s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1932.5M, EPOCH TIME: 1771466269.895376
[02/18 17:57:49     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:49     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:49     32s] 
[02/18 17:57:49     32s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/18 17:57:49     32s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/18 17:57:49     32s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.003, MEM:1932.5M, EPOCH TIME: 1771466269.898416
[02/18 17:57:49     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:49     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:49     32s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[02/18 17:57:49     32s] 
[02/18 17:57:49     32s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/18 17:57:49     32s] Summary for sequential cells identification: 
[02/18 17:57:49     32s]   Identified SBFF number: 16
[02/18 17:57:49     32s]   Identified MBFF number: 0
[02/18 17:57:49     32s]   Identified SB Latch number: 0
[02/18 17:57:49     32s]   Identified MB Latch number: 0
[02/18 17:57:49     32s]   Not identified SBFF number: 0
[02/18 17:57:49     32s]   Not identified MBFF number: 0
[02/18 17:57:49     32s]   Not identified SB Latch number: 0
[02/18 17:57:49     32s]   Not identified MB Latch number: 0
[02/18 17:57:49     32s]   Number of sequential cells which are not FFs: 13
[02/18 17:57:49     32s]  Visiting view : _default_view_
[02/18 17:57:49     32s]    : PowerDomain = none : Weighted F : unweighted  = 14.10 (1.000) with rcCorner = 0
[02/18 17:57:49     32s]    : PowerDomain = none : Weighted F : unweighted  = 12.80 (1.000) with rcCorner = -1
[02/18 17:57:49     32s]  Visiting view : _default_view_
[02/18 17:57:49     32s]    : PowerDomain = none : Weighted F : unweighted  = 14.10 (1.000) with rcCorner = 0
[02/18 17:57:49     32s]    : PowerDomain = none : Weighted F : unweighted  = 12.80 (1.000) with rcCorner = -1
[02/18 17:57:49     32s] TLC MultiMap info (StdDelay):
[02/18 17:57:49     32s]   : _default_delay_corner_ + default_library_set + 1 + no RcCorner := 12.8ps
[02/18 17:57:49     32s]   : _default_delay_corner_ + default_library_set + 1 + _default_rc_corner_ := 14.1ps
[02/18 17:57:49     32s]  Setting StdDelay to: 14.1ps
[02/18 17:57:49     32s] 
[02/18 17:57:49     32s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/18 17:57:49     32s] 
[02/18 17:57:49     32s] TimeStamp Deleting Cell Server Begin ...
[02/18 17:57:49     32s] 
[02/18 17:57:49     32s] TimeStamp Deleting Cell Server End ...
[02/18 17:57:49     32s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1932.5M, EPOCH TIME: 1771466269.911381
[02/18 17:57:49     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:49     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:49     32s] All LLGs are deleted
[02/18 17:57:49     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:49     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:49     32s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1932.5M, EPOCH TIME: 1771466269.911478
[02/18 17:57:49     32s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1932.5M, EPOCH TIME: 1771466269.911804
[02/18 17:57:49     32s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.002, REAL:0.002, MEM:1916.5M, EPOCH TIME: 1771466269.913706
[02/18 17:57:49     32s] Start to check current routing status for nets...
[02/18 17:57:49     32s] Using hname+ instead name for net compare
[02/18 17:57:49     32s] All nets are already routed correctly.
[02/18 17:57:49     32s] End to check current routing status for nets (mem=1916.5M)
[02/18 17:57:49     32s] 
[02/18 17:57:49     32s] Creating Lib Analyzer ...
[02/18 17:57:49     32s] 
[02/18 17:57:49     32s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/18 17:57:49     32s] Summary for sequential cells identification: 
[02/18 17:57:49     32s]   Identified SBFF number: 16
[02/18 17:57:49     32s]   Identified MBFF number: 0
[02/18 17:57:49     32s]   Identified SB Latch number: 0
[02/18 17:57:49     32s]   Identified MB Latch number: 0
[02/18 17:57:49     32s]   Not identified SBFF number: 0
[02/18 17:57:49     32s]   Not identified MBFF number: 0
[02/18 17:57:49     32s]   Not identified SB Latch number: 0
[02/18 17:57:49     32s]   Not identified MB Latch number: 0
[02/18 17:57:49     32s]   Number of sequential cells which are not FFs: 13
[02/18 17:57:49     32s]  Visiting view : _default_view_
[02/18 17:57:49     32s]    : PowerDomain = none : Weighted F : unweighted  = 14.10 (1.000) with rcCorner = 0
[02/18 17:57:49     32s]    : PowerDomain = none : Weighted F : unweighted  = 12.80 (1.000) with rcCorner = -1
[02/18 17:57:49     32s]  Visiting view : _default_view_
[02/18 17:57:49     32s]    : PowerDomain = none : Weighted F : unweighted  = 14.10 (1.000) with rcCorner = 0
[02/18 17:57:49     32s]    : PowerDomain = none : Weighted F : unweighted  = 12.80 (1.000) with rcCorner = -1
[02/18 17:57:49     32s] TLC MultiMap info (StdDelay):
[02/18 17:57:49     32s]   : _default_delay_corner_ + default_library_set + 1 + no RcCorner := 12.8ps
[02/18 17:57:49     32s]   : _default_delay_corner_ + default_library_set + 1 + _default_rc_corner_ := 14.1ps
[02/18 17:57:49     32s]  Setting StdDelay to: 14.1ps
[02/18 17:57:49     32s] 
[02/18 17:57:49     32s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/18 17:57:49     32s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 BUF_X4 BUF_X2 BUF_X1 BUF_X8)
[02/18 17:57:49     32s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X4 INV_X2 INV_X1 INV_X8 INV_X16 INV_X32)
[02/18 17:57:49     32s] Total number of usable delay cells from Lib Analyzer: 2 ( BUF_X16 BUF_X32)
[02/18 17:57:49     32s] 
[02/18 17:57:49     32s] {RT _default_rc_corner_ 0 4 4 {3 0} 1}
[02/18 17:57:50     32s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:32.3 mem=1922.5M
[02/18 17:57:50     32s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:32.3 mem=1922.5M
[02/18 17:57:50     32s] Creating Lib Analyzer, finished. 
[02/18 17:57:50     32s] #optDebug: Start CG creation (mem=1951.1M)
[02/18 17:57:50     32s]  ...initializing CG  maxDriveDist 304.759500 stdCellHgt 1.400000 defLenToSkip 9.800000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 30.475500 
[02/18 17:57:50     32s] (cpu=0:00:00.1, mem=2026.1M)
[02/18 17:57:50     32s]  ...processing cgPrt (cpu=0:00:00.1, mem=2026.1M)
[02/18 17:57:50     32s]  ...processing cgEgp (cpu=0:00:00.1, mem=2026.1M)
[02/18 17:57:50     32s]  ...processing cgPbk (cpu=0:00:00.1, mem=2026.1M)
[02/18 17:57:50     32s]  ...processing cgNrb(cpu=0:00:00.1, mem=2026.1M)
[02/18 17:57:50     32s]  ...processing cgObs (cpu=0:00:00.1, mem=2026.1M)
[02/18 17:57:50     32s]  ...processing cgCon (cpu=0:00:00.1, mem=2026.1M)
[02/18 17:57:50     32s]  ...processing cgPdm (cpu=0:00:00.1, mem=2026.1M)
[02/18 17:57:50     32s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2026.1M)
[02/18 17:57:50     32s] Compute RC Scale Done ...
[02/18 17:57:50     32s] *** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:00:32.3/0:00:36.8 (0.9), mem = 2016.6M
[02/18 17:57:50     32s] 
[02/18 17:57:50     32s] =============================================================================================
[02/18 17:57:50     32s]  Step TAT Report : InitOpt #1 / optDesign #1                                    21.39-s058_1
[02/18 17:57:50     32s] =============================================================================================
[02/18 17:57:50     32s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/18 17:57:50     32s] ---------------------------------------------------------------------------------------------
[02/18 17:57:50     32s] [ CellServerInit         ]      2   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.0
[02/18 17:57:50     32s] [ LibAnalyzerInit        ]      2   0:00:00.4  (  66.4 % )     0:00:00.4 /  0:00:00.4    1.0
[02/18 17:57:50     32s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   3.2 % )     0:00:00.0 /  0:00:00.0    1.4
[02/18 17:57:50     32s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (  10.6 % )     0:00:00.1 /  0:00:00.1    0.9
[02/18 17:57:50     32s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/18 17:57:50     32s] [ MISC                   ]          0:00:00.1  (  18.4 % )     0:00:00.1 /  0:00:00.1    0.8
[02/18 17:57:50     32s] ---------------------------------------------------------------------------------------------
[02/18 17:57:50     32s]  InitOpt #1 TOTAL                   0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.6    1.0
[02/18 17:57:50     32s] ---------------------------------------------------------------------------------------------
[02/18 17:57:50     32s] 
[02/18 17:57:50     32s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/18 17:57:50     32s] ### Creating PhyDesignMc. totSessionCpu=0:00:32.3 mem=2016.6M
[02/18 17:57:50     32s] OPERPROF: Starting DPlace-Init at level 1, MEM:2016.6M, EPOCH TIME: 1771466270.216754
[02/18 17:57:50     32s] Processing tracks to init pin-track alignment.
[02/18 17:57:50     32s] z: 2, totalTracks: 1
[02/18 17:57:50     32s] z: 4, totalTracks: 1
[02/18 17:57:50     32s] z: 6, totalTracks: 1
[02/18 17:57:50     32s] z: 8, totalTracks: 1
[02/18 17:57:50     32s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/18 17:57:50     32s] All LLGs are deleted
[02/18 17:57:50     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:50     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:50     32s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2016.6M, EPOCH TIME: 1771466270.219259
[02/18 17:57:50     32s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2016.6M, EPOCH TIME: 1771466270.219312
[02/18 17:57:50     32s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2016.6M, EPOCH TIME: 1771466270.219769
[02/18 17:57:50     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:50     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:50     32s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2016.6M, EPOCH TIME: 1771466270.220265
[02/18 17:57:50     32s] Max number of tech site patterns supported in site array is 256.
[02/18 17:57:50     32s] Core basic site is NCSU_FreePDK_45nm
[02/18 17:57:50     32s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2016.6M, EPOCH TIME: 1771466270.223121
[02/18 17:57:50     32s] After signature check, allow fast init is true, keep pre-filter is true.
[02/18 17:57:50     32s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/18 17:57:50     32s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2016.6M, EPOCH TIME: 1771466270.223587
[02/18 17:57:50     32s] Fast DP-INIT is on for default
[02/18 17:57:50     32s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/18 17:57:50     32s] Atter site array init, number of instance map data is 0.
[02/18 17:57:50     32s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.003, REAL:0.005, MEM:2016.6M, EPOCH TIME: 1771466270.224814
[02/18 17:57:50     32s] 
[02/18 17:57:50     32s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/18 17:57:50     32s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/18 17:57:50     32s] 
[02/18 17:57:50     32s]  Skipping Bad Lib Cell Checking (CMU) !
[02/18 17:57:50     32s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.004, REAL:0.006, MEM:2016.6M, EPOCH TIME: 1771466270.225687
[02/18 17:57:50     32s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2016.6M, EPOCH TIME: 1771466270.225892
[02/18 17:57:50     32s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:2016.6M, EPOCH TIME: 1771466270.226701
[02/18 17:57:50     32s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2016.6MB).
[02/18 17:57:50     32s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.007, REAL:0.010, MEM:2016.6M, EPOCH TIME: 1771466270.226999
[02/18 17:57:50     32s] TotalInstCnt at PhyDesignMc Initialization: 314
[02/18 17:57:50     32s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:32.4 mem=2016.6M
[02/18 17:57:50     32s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2016.6M, EPOCH TIME: 1771466270.228025
[02/18 17:57:50     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:50     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:50     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:50     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:50     32s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.002, MEM:1958.6M, EPOCH TIME: 1771466270.229785
[02/18 17:57:50     32s] TotalInstCnt at PhyDesignMc Destruction: 314
[02/18 17:57:50     32s] GigaOpt Hold Optimizer is used
[02/18 17:57:50     32s] GigaOpt Checkpoint: Internal optHold -postCts -maxLocalDensity 1.0 -numThreads 1 -nativePathGroupFlow -viewPruneEffortLevel 1
[02/18 17:57:50     32s] Deleting Lib Analyzer.
[02/18 17:57:50     32s] End AAE Lib Interpolated Model. (MEM=1958.59 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/18 17:57:50     32s] 
[02/18 17:57:50     32s] Creating Lib Analyzer ...
[02/18 17:57:50     32s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 BUF_X4 BUF_X2 BUF_X1 BUF_X8)
[02/18 17:57:50     32s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X4 INV_X2 INV_X1 INV_X8 INV_X16 INV_X32)
[02/18 17:57:50     32s] Total number of usable delay cells from Lib Analyzer: 2 ( BUF_X16 BUF_X32)
[02/18 17:57:50     32s] 
[02/18 17:57:50     32s] {RT _default_rc_corner_ 0 4 4 {3 0} 1}
[02/18 17:57:50     32s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:32.6 mem=1958.6M
[02/18 17:57:50     32s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:32.6 mem=1958.6M
[02/18 17:57:50     32s] Creating Lib Analyzer, finished. 
[02/18 17:57:50     32s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:00:32.6 mem=1958.6M ***
[02/18 17:57:50     32s] *** BuildHoldData #1 [begin] (optDesign #1) : totSession cpu/real = 0:00:32.6/0:00:37.0 (0.9), mem = 1958.6M
[02/18 17:57:50     32s] Processing average sequential pin duty cycle 
[02/18 17:57:50     32s] Effort level <high> specified for reg2reg path_group
[02/18 17:57:50     32s] OPTC: user 20.0
[02/18 17:57:50     32s] 
[02/18 17:57:50     32s] TimeStamp Deleting Cell Server Begin ...
[02/18 17:57:50     32s] Deleting Lib Analyzer.
[02/18 17:57:50     32s] 
[02/18 17:57:50     32s] TimeStamp Deleting Cell Server End ...
[02/18 17:57:50     32s] Starting delay calculation for Hold views
[02/18 17:57:50     32s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/18 17:57:50     32s] #################################################################################
[02/18 17:57:50     32s] # Design Stage: PreRoute
[02/18 17:57:50     32s] # Design Name: s1494_bench
[02/18 17:57:50     32s] # Design Mode: 45nm
[02/18 17:57:50     32s] # Analysis Mode: MMMC OCV 
[02/18 17:57:50     32s] # Parasitics Mode: No SPEF/RCDB 
[02/18 17:57:50     32s] # Signoff Settings: SI Off 
[02/18 17:57:50     32s] #################################################################################
[02/18 17:57:50     32s] Calculate late delays in OCV mode...
[02/18 17:57:50     32s] Calculate early delays in OCV mode...
[02/18 17:57:50     32s] Topological Sorting (REAL = 0:00:00.0, MEM = 1969.6M, InitMEM = 1969.6M)
[02/18 17:57:50     32s] Start delay calculation (fullDC) (1 T). (MEM=1969.63)
[02/18 17:57:50     32s] End AAE Lib Interpolated Model. (MEM=1989.36 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/18 17:57:50     32s] Total number of fetched objects 330
[02/18 17:57:50     32s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/18 17:57:50     32s] End delay calculation. (MEM=2013.05 CPU=0:00:00.1 REAL=0:00:00.0)
[02/18 17:57:50     32s] End delay calculation (fullDC). (MEM=2013.05 CPU=0:00:00.1 REAL=0:00:00.0)
[02/18 17:57:50     32s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2013.1M) ***
[02/18 17:57:50     32s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:32.9 mem=2021.1M)
[02/18 17:57:50     32s] 
[02/18 17:57:50     32s] Active hold views:
[02/18 17:57:50     32s]  _default_view_
[02/18 17:57:50     32s]   Dominating endpoints: 0
[02/18 17:57:50     32s]   Dominating TNS: -0.000
[02/18 17:57:50     32s] 
[02/18 17:57:50     32s] Done building cte hold timing graph (fixHold) cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:32.9 mem=2053.1M ***
[02/18 17:57:50     32s] OPTC: user 20.0
[02/18 17:57:50     32s] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:00:33.0 mem=2053.1M ***
[02/18 17:57:50     33s] Starting delay calculation for Setup views
[02/18 17:57:50     33s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/18 17:57:50     33s] #################################################################################
[02/18 17:57:50     33s] # Design Stage: PreRoute
[02/18 17:57:50     33s] # Design Name: s1494_bench
[02/18 17:57:50     33s] # Design Mode: 45nm
[02/18 17:57:50     33s] # Analysis Mode: MMMC OCV 
[02/18 17:57:50     33s] # Parasitics Mode: No SPEF/RCDB 
[02/18 17:57:50     33s] # Signoff Settings: SI Off 
[02/18 17:57:50     33s] #################################################################################
[02/18 17:57:50     33s] Calculate early delays in OCV mode...
[02/18 17:57:50     33s] Calculate late delays in OCV mode...
[02/18 17:57:50     33s] Topological Sorting (REAL = 0:00:00.0, MEM = 2025.3M, InitMEM = 2025.3M)
[02/18 17:57:50     33s] Start delay calculation (fullDC) (1 T). (MEM=2025.33)
[02/18 17:57:51     33s] End AAE Lib Interpolated Model. (MEM=2045.05 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/18 17:57:51     33s] Total number of fetched objects 330
[02/18 17:57:51     33s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/18 17:57:51     33s] End delay calculation. (MEM=2013.05 CPU=0:00:00.1 REAL=0:00:00.0)
[02/18 17:57:51     33s] End delay calculation (fullDC). (MEM=2013.05 CPU=0:00:00.1 REAL=0:00:01.0)
[02/18 17:57:51     33s] *** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 2013.1M) ***
[02/18 17:57:51     33s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:00:33.2 mem=2021.1M)
[02/18 17:57:51     33s] Done building cte setup timing graph (fixHold) cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:00:33.3 mem=2021.1M ***
[02/18 17:57:51     33s] *info: category slack lower bound [L 0.0] default
[02/18 17:57:51     33s] *info: category slack lower bound [H 0.0] reg2reg 
[02/18 17:57:51     33s] --------------------------------------------------- 
[02/18 17:57:51     33s]    Setup Violation Summary with Target Slack (0.000 ns)
[02/18 17:57:51     33s] --------------------------------------------------- 
[02/18 17:57:51     33s]          WNS    reg2regWNS
[02/18 17:57:51     33s]     0.582 ns      0.582 ns
[02/18 17:57:51     33s] --------------------------------------------------- 
[02/18 17:57:51     33s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[02/18 17:57:51     33s] 
[02/18 17:57:51     33s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/18 17:57:51     33s] Summary for sequential cells identification: 
[02/18 17:57:51     33s]   Identified SBFF number: 16
[02/18 17:57:51     33s]   Identified MBFF number: 0
[02/18 17:57:51     33s]   Identified SB Latch number: 0
[02/18 17:57:51     33s]   Identified MB Latch number: 0
[02/18 17:57:51     33s]   Not identified SBFF number: 0
[02/18 17:57:51     33s]   Not identified MBFF number: 0
[02/18 17:57:51     33s]   Not identified SB Latch number: 0
[02/18 17:57:51     33s]   Not identified MB Latch number: 0
[02/18 17:57:51     33s]   Number of sequential cells which are not FFs: 13
[02/18 17:57:51     33s]  Visiting view : _default_view_
[02/18 17:57:51     33s]    : PowerDomain = none : Weighted F : unweighted  = 14.10 (1.000) with rcCorner = 0
[02/18 17:57:51     33s]    : PowerDomain = none : Weighted F : unweighted  = 12.80 (1.000) with rcCorner = -1
[02/18 17:57:51     33s]  Visiting view : _default_view_
[02/18 17:57:51     33s]    : PowerDomain = none : Weighted F : unweighted  = 14.10 (1.000) with rcCorner = 0
[02/18 17:57:51     33s]    : PowerDomain = none : Weighted F : unweighted  = 12.80 (1.000) with rcCorner = -1
[02/18 17:57:51     33s] TLC MultiMap info (StdDelay):
[02/18 17:57:51     33s]   : _default_delay_corner_ + default_library_set + 1 + no RcCorner := 12.8ps
[02/18 17:57:51     33s]   : _default_delay_corner_ + default_library_set + 1 + _default_rc_corner_ := 14.1ps
[02/18 17:57:51     33s]  Setting StdDelay to: 14.1ps
[02/18 17:57:51     33s] 
[02/18 17:57:51     33s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/18 17:57:51     33s] 
[02/18 17:57:51     33s] TimeStamp Deleting Cell Server Begin ...
[02/18 17:57:51     33s] 
[02/18 17:57:51     33s] TimeStamp Deleting Cell Server End ...
[02/18 17:57:51     33s] 
[02/18 17:57:51     33s] Creating Lib Analyzer ...
[02/18 17:57:51     33s] 
[02/18 17:57:51     33s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/18 17:57:51     33s] Summary for sequential cells identification: 
[02/18 17:57:51     33s]   Identified SBFF number: 16
[02/18 17:57:51     33s]   Identified MBFF number: 0
[02/18 17:57:51     33s]   Identified SB Latch number: 0
[02/18 17:57:51     33s]   Identified MB Latch number: 0
[02/18 17:57:51     33s]   Not identified SBFF number: 0
[02/18 17:57:51     33s]   Not identified MBFF number: 0
[02/18 17:57:51     33s]   Not identified SB Latch number: 0
[02/18 17:57:51     33s]   Not identified MB Latch number: 0
[02/18 17:57:51     33s]   Number of sequential cells which are not FFs: 13
[02/18 17:57:51     33s]  Visiting view : _default_view_
[02/18 17:57:51     33s]    : PowerDomain = none : Weighted F : unweighted  = 14.10 (1.000) with rcCorner = 0
[02/18 17:57:51     33s]    : PowerDomain = none : Weighted F : unweighted  = 12.80 (1.000) with rcCorner = -1
[02/18 17:57:51     33s]  Visiting view : _default_view_
[02/18 17:57:51     33s]    : PowerDomain = none : Weighted F : unweighted  = 14.10 (1.000) with rcCorner = 0
[02/18 17:57:51     33s]    : PowerDomain = none : Weighted F : unweighted  = 12.80 (1.000) with rcCorner = -1
[02/18 17:57:51     33s] TLC MultiMap info (StdDelay):
[02/18 17:57:51     33s]   : _default_delay_corner_ + default_library_set + 1 + no RcCorner := 12.8ps
[02/18 17:57:51     33s]   : _default_delay_corner_ + default_library_set + 1 + _default_rc_corner_ := 14.1ps
[02/18 17:57:51     33s]  Setting StdDelay to: 14.1ps
[02/18 17:57:51     33s] 
[02/18 17:57:51     33s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/18 17:57:51     33s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 BUF_X4 BUF_X2 BUF_X1 BUF_X8)
[02/18 17:57:51     33s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X4 INV_X2 INV_X1 INV_X8 INV_X16 INV_X32)
[02/18 17:57:51     33s] Total number of usable delay cells from Lib Analyzer: 2 ( BUF_X16 BUF_X32)
[02/18 17:57:51     33s] 
[02/18 17:57:51     33s] {RT _default_rc_corner_ 0 4 4 {3 0} 1}
[02/18 17:57:51     33s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:33.5 mem=2037.1M
[02/18 17:57:51     33s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:33.5 mem=2037.1M
[02/18 17:57:51     33s] Creating Lib Analyzer, finished. 
[02/18 17:57:51     33s] 
[02/18 17:57:51     33s] *Info: minBufDelay = 30.3 ps, libStdDelay = 14.1 ps, minBufSize = 3192000 (3.0)
[02/18 17:57:51     33s] *Info: worst delay setup view: _default_view_
[02/18 17:57:51     33s] Footprint list for hold buffering (delay unit: ps)
[02/18 17:57:51     33s] =================================================================
[02/18 17:57:51     33s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[02/18 17:57:51     33s] ------------------------------------------------------------------
[02/18 17:57:51     33s] *Info:       30.9       1.00     24.97    3.0  21.53 BUF_X4 (A,Z)
[02/18 17:57:51     33s] *Info:       30.3       1.00     30.43    3.0  28.69 CLKBUF_X3 (A,Z)
[02/18 17:57:51     33s] *Info:       31.7       1.00     44.47    3.0  43.25 CLKBUF_X2 (A,Z)
[02/18 17:57:51     33s] *Info:       31.9       1.00     44.47    3.0  43.25 BUF_X2 (A,Z)
[02/18 17:57:51     33s] *Info:       40.5       1.00     89.72    3.0  89.12 BUF_X1 (A,Z)
[02/18 17:57:51     33s] *Info:       40.8       1.00     89.72    3.0  89.16 CLKBUF_X1 (A,Z)
[02/18 17:57:51     33s] *Info:       38.9       1.00     15.60    4.0  11.03 BUF_X8 (A,Z)
[02/18 17:57:51     33s] *Info:       58.2       1.00     10.14    6.0   5.77 BUF_X16 (A,Z)
[02/18 17:57:51     33s] *Info:       97.8       1.00      6.24    9.0   3.12 BUF_X32 (A,Z)
[02/18 17:57:51     33s] =================================================================
[02/18 17:57:51     33s] Hold Timer stdDelay = 14.1ps
[02/18 17:57:51     33s]  Visiting view : _default_view_
[02/18 17:57:51     33s]    : PowerDomain = none : Weighted F : unweighted  = 14.10 (1.000) with rcCorner = 0
[02/18 17:57:51     33s]    : PowerDomain = none : Weighted F : unweighted  = 12.80 (1.000) with rcCorner = -1
[02/18 17:57:51     33s] Hold Timer stdDelay = 14.1ps (_default_view_)
[02/18 17:57:51     33s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2037.1M, EPOCH TIME: 1771466271.411833
[02/18 17:57:51     33s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:51     33s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:51     33s] 
[02/18 17:57:51     33s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/18 17:57:51     33s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/18 17:57:51     33s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.003, MEM:2037.1M, EPOCH TIME: 1771466271.414831
[02/18 17:57:51     33s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:51     33s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:51     33s] 
------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 _default_view_
Hold views included:
 _default_view_

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.582  |  0.582  |  0.746  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   31    |    6    |   31    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.017  |  0.222  |  0.017  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   31    |    6    |   31    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2056.1M, EPOCH TIME: 1771466271.430864
[02/18 17:57:51     33s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:51     33s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:51     33s] 
[02/18 17:57:51     33s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/18 17:57:51     33s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/18 17:57:51     33s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.003, MEM:2056.1M, EPOCH TIME: 1771466271.433821
[02/18 17:57:51     33s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:51     33s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:51     33s] Density: 98.172%
------------------------------------------------------------------

[02/18 17:57:51     33s] **optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1758.5M, totSessionCpu=0:00:34 **
[02/18 17:57:51     33s] *** BuildHoldData #1 [finish] (optDesign #1) : cpu/real = 0:00:00.9/0:00:01.0 (1.0), totSession cpu/real = 0:00:33.5/0:00:38.0 (0.9), mem = 2001.1M
[02/18 17:57:51     33s] 
[02/18 17:57:51     33s] =============================================================================================
[02/18 17:57:51     33s]  Step TAT Report : BuildHoldData #1 / optDesign #1                              21.39-s058_1
[02/18 17:57:51     33s] =============================================================================================
[02/18 17:57:51     33s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/18 17:57:51     33s] ---------------------------------------------------------------------------------------------
[02/18 17:57:51     33s] [ ViewPruning            ]      5   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.7
[02/18 17:57:51     33s] [ OptSummaryReport       ]      1   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    0.8
[02/18 17:57:51     33s] [ DrvReport              ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[02/18 17:57:51     33s] [ SlackTraversorInit     ]      3   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    1.9
[02/18 17:57:51     33s] [ CellServerInit         ]      2   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[02/18 17:57:51     33s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  22.1 % )     0:00:00.2 /  0:00:00.2    1.0
[02/18 17:57:51     33s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/18 17:57:51     33s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/18 17:57:51     33s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/18 17:57:51     33s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[02/18 17:57:51     33s] [ ReportCapViolation     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[02/18 17:57:51     33s] [ HoldTimerNodeList      ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[02/18 17:57:51     33s] [ TimingUpdate           ]      9   0:00:00.2  (  15.9 % )     0:00:00.4 /  0:00:00.4    1.0
[02/18 17:57:51     33s] [ FullDelayCalc          ]      2   0:00:00.2  (  23.7 % )     0:00:00.2 /  0:00:00.2    1.0
[02/18 17:57:51     33s] [ TimingReport           ]      2   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    0.5
[02/18 17:57:51     33s] [ MISC                   ]          0:00:00.3  (  29.0 % )     0:00:00.3 /  0:00:00.3    1.0
[02/18 17:57:51     33s] ---------------------------------------------------------------------------------------------
[02/18 17:57:51     33s]  BuildHoldData #1 TOTAL             0:00:01.0  ( 100.0 % )     0:00:01.0 /  0:00:00.9    1.0
[02/18 17:57:51     33s] ---------------------------------------------------------------------------------------------
[02/18 17:57:51     33s] 
[02/18 17:57:51     33s] *** HoldOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:00:33.5/0:00:38.0 (0.9), mem = 2001.1M
[02/18 17:57:51     33s] Processing average sequential pin duty cycle 
[02/18 17:57:51     33s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1716878.8
[02/18 17:57:51     33s] {MMLU 1 1 330}
[02/18 17:57:51     33s] ### Creating LA Mngr. totSessionCpu=0:00:33.5 mem=2001.1M
[02/18 17:57:51     33s] ### Creating LA Mngr, finished. totSessionCpu=0:00:33.5 mem=2001.1M
[02/18 17:57:51     33s] HoldSingleBuffer minRootGain=0.000
[02/18 17:57:51     33s] GigaOpt Hold fixing search radius: 40 5 125 (stdCellHgt 2800 dbu)
[02/18 17:57:51     33s] HoldSingleBuffer minRootGain=0.000
[02/18 17:57:51     33s] HoldSingleBuffer minRootGain=0.000
[02/18 17:57:51     33s] HoldSingleBuffer minRootGain=0.000
[02/18 17:57:51     33s] *info: Run optDesign holdfix with 1 thread.
[02/18 17:57:51     33s] Info: 1 net with fixed/cover wires excluded.
[02/18 17:57:51     33s] Info: 1 clock net  excluded from IPO operation.
[02/18 17:57:51     33s] --------------------------------------------------- 
[02/18 17:57:51     33s]    Hold Timing Summary  - Initial 
[02/18 17:57:51     33s] --------------------------------------------------- 
[02/18 17:57:51     33s]  Target slack:       0.0000 ns
[02/18 17:57:51     33s]  View: _default_view_ 
[02/18 17:57:51     33s]    WNS:       0.0172
[02/18 17:57:51     33s]    TNS:       0.0000
[02/18 17:57:51     33s]    VP :            0
[02/18 17:57:51     33s]    Worst hold path end point: v13_D_15 
[02/18 17:57:51     33s] --------------------------------------------------- 
[02/18 17:57:51     33s] *** Hold timing is met. Hold fixing is not needed 
[02/18 17:57:51     33s] **INFO: total 0 insts, 0 nets marked don't touch
[02/18 17:57:51     33s] **INFO: total 0 insts, 0 nets marked don't touch DB property
[02/18 17:57:51     33s] **INFO: total 0 insts, 0 nets unmarked don't touch
[02/18 17:57:51     33s] 
[02/18 17:57:51     33s] 
[02/18 17:57:51     33s] Capturing REF for hold ...
[02/18 17:57:51     33s]    Hold Timing Snapshot: (REF)
[02/18 17:57:51     33s]              All PG WNS: 0.000
[02/18 17:57:51     33s]              All PG TNS: 0.000
[02/18 17:57:51     33s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1716878.8
[02/18 17:57:51     33s] *** HoldOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.0/0:00:00.0 (1.4), totSession cpu/real = 0:00:33.5/0:00:38.0 (0.9), mem = 2039.3M
[02/18 17:57:51     33s] 
[02/18 17:57:51     33s] =============================================================================================
[02/18 17:57:51     33s]  Step TAT Report : HoldOpt #1 / optDesign #1                                    21.39-s058_1
[02/18 17:57:51     33s] =============================================================================================
[02/18 17:57:51     33s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/18 17:57:51     33s] ---------------------------------------------------------------------------------------------
[02/18 17:57:51     33s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   8.5 % )     0:00:00.0 /  0:00:00.0    0.0
[02/18 17:57:51     33s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[02/18 17:57:51     33s] [ MISC                   ]          0:00:00.0  (  91.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/18 17:57:51     33s] ---------------------------------------------------------------------------------------------
[02/18 17:57:51     33s]  HoldOpt #1 TOTAL                   0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/18 17:57:51     33s] ---------------------------------------------------------------------------------------------
[02/18 17:57:51     33s] 
[02/18 17:57:51     33s] 
[02/18 17:57:51     33s] Active setup views:
[02/18 17:57:51     33s]  _default_view_
[02/18 17:57:51     33s]   Dominating endpoints: 0
[02/18 17:57:51     33s]   Dominating TNS: -0.000
[02/18 17:57:51     33s] 
[02/18 17:57:51     33s] OPTC: user 20.0
[02/18 17:57:51     33s] OPTC: user 20.0
[02/18 17:57:51     33s] Reported timing to dir ./timingReports
[02/18 17:57:51     33s] **optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1759.2M, totSessionCpu=0:00:34 **
[02/18 17:57:51     33s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2017.4M, EPOCH TIME: 1771466271.457178
[02/18 17:57:51     33s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:51     33s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:51     33s] 
[02/18 17:57:51     33s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/18 17:57:51     33s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/18 17:57:51     33s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.004, MEM:2017.4M, EPOCH TIME: 1771466271.460845
[02/18 17:57:51     33s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:51     33s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:51     33s] Saving timing graph ...
[02/18 17:57:51     33s] TG backup dir: /u/ee/ugrad/palatics/ee201a/lab4/innovus_temp_1716878_eeapps03.labidm.seas.ucla.edu_palatics_8RrrHG/opt_timing_graph_33e1nL
[02/18 17:57:51     33s] Disk Usage:
[02/18 17:57:51     33s] Filesystem                              1K-blocks      Used Available Use% Mounted on
[02/18 17:57:51     33s] barlock.seas.ucla.edu:/vol/vol6/home.19 419430400 212715456 206714944  51% /w/home.19
[02/18 17:57:51     33s] Done save timing graph
[02/18 17:57:51     33s] Disk Usage:
[02/18 17:57:51     33s] Filesystem                              1K-blocks      Used Available Use% Mounted on
[02/18 17:57:51     33s] barlock.seas.ucla.edu:/vol/vol6/home.19 419430400 212717888 206712512  51% /w/home.19
[02/18 17:57:51     33s] 
[02/18 17:57:51     33s] TimeStamp Deleting Cell Server Begin ...
[02/18 17:57:51     33s] 
[02/18 17:57:51     33s] TimeStamp Deleting Cell Server End ...
[02/18 17:57:51     33s] Starting delay calculation for Hold views
[02/18 17:57:51     33s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/18 17:57:51     33s] #################################################################################
[02/18 17:57:51     33s] # Design Stage: PreRoute
[02/18 17:57:51     33s] # Design Name: s1494_bench
[02/18 17:57:51     33s] # Design Mode: 45nm
[02/18 17:57:51     33s] # Analysis Mode: MMMC OCV 
[02/18 17:57:51     33s] # Parasitics Mode: No SPEF/RCDB 
[02/18 17:57:51     33s] # Signoff Settings: SI Off 
[02/18 17:57:51     33s] #################################################################################
[02/18 17:57:51     33s] Calculate late delays in OCV mode...
[02/18 17:57:51     33s] Calculate early delays in OCV mode...
[02/18 17:57:51     33s] Topological Sorting (REAL = 0:00:00.0, MEM = 2020.2M, InitMEM = 2020.2M)
[02/18 17:57:51     33s] Start delay calculation (fullDC) (1 T). (MEM=2020.24)
[02/18 17:57:51     33s] End AAE Lib Interpolated Model. (MEM=2039.97 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/18 17:57:51     33s] Total number of fetched objects 330
[02/18 17:57:51     33s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/18 17:57:51     33s] End delay calculation. (MEM=2027.05 CPU=0:00:00.1 REAL=0:00:00.0)
[02/18 17:57:51     33s] End delay calculation (fullDC). (MEM=2027.05 CPU=0:00:00.1 REAL=0:00:00.0)
[02/18 17:57:51     33s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2027.0M) ***
[02/18 17:57:51     34s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:34.0 mem=2035.0M)
[02/18 17:57:52     34s] Restoring timing graph ...
[02/18 17:57:52     34s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[02/18 17:57:52     34s] Done restore timing graph
[02/18 17:57:53     34s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 _default_view_ 
Hold views included:
 _default_view_

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.582  |  0.582  |  0.746  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   31    |    6    |   31    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.017  |  0.222  |  0.017  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   31    |    6    |   31    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[02/18 17:57:53     34s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2037.8M, EPOCH TIME: 1771466273.692254
[02/18 17:57:53     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:53     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:53     34s] 
[02/18 17:57:53     34s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/18 17:57:53     34s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/18 17:57:53     34s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.003, MEM:2037.8M, EPOCH TIME: 1771466273.695703
[02/18 17:57:53     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:53     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:53     34s] Density: 98.172%
Routing Overflow: 7.02% H and 22.69% V
------------------------------------------------------------------

[02/18 17:57:53     34s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2037.8M, EPOCH TIME: 1771466273.697714
[02/18 17:57:53     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:53     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:53     34s] 
[02/18 17:57:53     34s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/18 17:57:53     34s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/18 17:57:53     34s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.003, MEM:2037.8M, EPOCH TIME: 1771466273.700851
[02/18 17:57:53     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:53     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:53     34s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2037.8M, EPOCH TIME: 1771466273.702690
[02/18 17:57:53     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:53     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:53     34s] 
[02/18 17:57:53     34s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/18 17:57:53     34s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/18 17:57:53     34s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.003, MEM:2037.8M, EPOCH TIME: 1771466273.705778
[02/18 17:57:53     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:53     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:53     34s] *** Final Summary (holdfix) CPU=0:00:01.2, REAL=0:00:02.0, MEM=2037.8M
[02/18 17:57:53     34s] **optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 1799.8M, totSessionCpu=0:00:35 **
[02/18 17:57:53     34s] *** Finished optDesign ***
[02/18 17:57:53     34s] *** Changing analysis mode to hold ***
[02/18 17:57:53     34s] 
[02/18 17:57:53     34s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:03.0 real=0:00:04.2)
[02/18 17:57:53     34s] Info: Destroy the CCOpt slew target map.
[02/18 17:57:53     34s] clean pInstBBox. size 0
[02/18 17:57:53     34s] All LLGs are deleted
[02/18 17:57:53     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:53     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:57:53     34s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2012.1M, EPOCH TIME: 1771466273.840768
[02/18 17:57:53     34s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:2012.1M, EPOCH TIME: 1771466273.841370
[02/18 17:57:53     34s] Info: pop threads available for lower-level modules during optimization.
[02/18 17:57:53     34s] *** optDesign #1 [finish] : cpu/real = 0:00:03.1/0:00:04.3 (0.7), totSession cpu/real = 0:00:34.8/0:00:40.4 (0.9), mem = 2012.1M
[02/18 17:57:53     34s] 
[02/18 17:57:53     34s] =============================================================================================
[02/18 17:57:53     34s]  Final TAT Report : optDesign #1                                                21.39-s058_1
[02/18 17:57:53     34s] =============================================================================================
[02/18 17:57:53     34s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/18 17:57:53     34s] ---------------------------------------------------------------------------------------------
[02/18 17:57:53     34s] [ InitOpt                ]      1   0:00:00.6  (  15.0 % )     0:00:00.6 /  0:00:00.6    1.0
[02/18 17:57:53     34s] [ HoldOpt                ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[02/18 17:57:53     34s] [ ViewPruning            ]      8   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.5
[02/18 17:57:53     34s] [ BuildHoldData          ]      1   0:00:00.5  (  12.5 % )     0:00:01.0 /  0:00:00.9    1.0
[02/18 17:57:53     34s] [ OptSummaryReport       ]      2   0:00:00.8  (  19.0 % )     0:00:02.3 /  0:00:01.2    0.5
[02/18 17:57:53     34s] [ DrvReport              ]      2   0:00:01.1  (  24.6 % )     0:00:01.1 /  0:00:00.0    0.0
[02/18 17:57:53     34s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   4.9 % )     0:00:00.2 /  0:00:00.2    1.0
[02/18 17:57:53     34s] [ TimingUpdate           ]     15   0:00:00.2  (   5.4 % )     0:00:00.6 /  0:00:00.6    1.0
[02/18 17:57:53     34s] [ FullDelayCalc          ]      4   0:00:00.4  (   8.4 % )     0:00:00.4 /  0:00:00.3    0.9
[02/18 17:57:53     34s] [ TimingReport           ]      4   0:00:00.1  (   3.3 % )     0:00:00.1 /  0:00:00.1    0.9
[02/18 17:57:53     34s] [ GenerateReports        ]      2   0:00:00.1  (   2.1 % )     0:00:00.1 /  0:00:00.1    1.1
[02/18 17:57:53     34s] [ MISC                   ]          0:00:00.2  (   4.1 % )     0:00:00.2 /  0:00:00.2    0.9
[02/18 17:57:53     34s] ---------------------------------------------------------------------------------------------
[02/18 17:57:53     34s]  optDesign #1 TOTAL                 0:00:04.3  ( 100.0 % )     0:00:04.3 /  0:00:03.1    0.7
[02/18 17:57:53     34s] ---------------------------------------------------------------------------------------------
[02/18 17:57:53     34s] 
[02/18 17:57:53     34s] <CMD> setAnalysisMode -checkType setup -asyncChecks async -skew true
[02/18 17:57:53     34s] <CMD> buildTimingGraph
[02/18 17:57:53     34s] <CMD> report_timing -nworst 10 -net > $setup_rpt
[02/18 17:57:53     34s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/18 17:57:53     34s] #################################################################################
[02/18 17:57:53     34s] # Design Stage: PreRoute
[02/18 17:57:53     34s] # Design Name: s1494_bench
[02/18 17:57:53     34s] # Design Mode: 45nm
[02/18 17:57:53     34s] # Analysis Mode: MMMC OCV 
[02/18 17:57:53     34s] # Parasitics Mode: No SPEF/RCDB 
[02/18 17:57:53     34s] # Signoff Settings: SI Off 
[02/18 17:57:53     34s] #################################################################################
[02/18 17:57:53     34s] Calculate early delays in OCV mode...
[02/18 17:57:53     34s] Calculate late delays in OCV mode...
[02/18 17:57:53     34s] Topological Sorting (REAL = 0:00:00.0, MEM = 2010.1M, InitMEM = 2010.1M)
[02/18 17:57:53     34s] Start delay calculation (fullDC) (1 T). (MEM=2010.06)
[02/18 17:57:54     35s] End AAE Lib Interpolated Model. (MEM=2029.79 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/18 17:57:54     35s] Total number of fetched objects 330
[02/18 17:57:54     35s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/18 17:57:54     35s] End delay calculation. (MEM=2051.95 CPU=0:00:00.1 REAL=0:00:00.0)
[02/18 17:57:54     35s] End delay calculation (fullDC). (MEM=2051.95 CPU=0:00:00.1 REAL=0:00:01.0)
[02/18 17:57:54     35s] *** CDM Built up (cpu=0:00:00.2  real=0:00:01.0  mem= 2051.9M) ***
[02/18 17:57:54     35s] <CMD> setAnalysisMode -checkType hold -asyncChecks async -skew true
[02/18 17:57:54     35s] <CMD> buildTimingGraph
[02/18 17:57:54     35s] <CMD> report_timing -nworst 10 -net > $hold_rpt
[02/18 17:57:54     35s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/18 17:57:54     35s] #################################################################################
[02/18 17:57:54     35s] # Design Stage: PreRoute
[02/18 17:57:54     35s] # Design Name: s1494_bench
[02/18 17:57:54     35s] # Design Mode: 45nm
[02/18 17:57:54     35s] # Analysis Mode: MMMC OCV 
[02/18 17:57:54     35s] # Parasitics Mode: No SPEF/RCDB 
[02/18 17:57:54     35s] # Signoff Settings: SI Off 
[02/18 17:57:54     35s] #################################################################################
[02/18 17:57:54     35s] Calculate late delays in OCV mode...
[02/18 17:57:54     35s] Calculate early delays in OCV mode...
[02/18 17:57:54     35s] Topological Sorting (REAL = 0:00:00.0, MEM = 2032.2M, InitMEM = 2032.2M)
[02/18 17:57:54     35s] Start delay calculation (fullDC) (1 T). (MEM=2032.22)
[02/18 17:57:54     35s] End AAE Lib Interpolated Model. (MEM=2051.95 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/18 17:57:54     35s] Total number of fetched objects 330
[02/18 17:57:54     35s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/18 17:57:54     35s] End delay calculation. (MEM=2051.95 CPU=0:00:00.1 REAL=0:00:00.0)
[02/18 17:57:54     35s] End delay calculation (fullDC). (MEM=2051.95 CPU=0:00:00.1 REAL=0:00:00.0)
[02/18 17:57:54     35s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2051.9M) ***
[02/18 17:57:54     35s] <CMD> report_power > /u/ee/ugrad/palatics/ee201a/lab4/output/part2_run_20260218_175712_1716857_util0.991/timing_driven/metrics/timing_driven_after_opt_postcts_hold_power.rpt
[02/18 17:57:54     35s] env CDS_WORKAREA is set to /w/home.19/ee/ugrad/palatics/ee201a/lab4
[02/18 17:57:54     35s] 
[02/18 17:57:54     35s] Begin Power Analysis
[02/18 17:57:54     35s] 
[02/18 17:57:54     35s]              0V	    VSS
[02/18 17:57:54     35s]            1.1V	    VDD
[02/18 17:57:54     35s] Begin Processing Timing Library for Power Calculation
[02/18 17:57:54     35s] 
[02/18 17:57:54     35s] Ended Processing Timing Library for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1801.75MB/3430.35MB/1801.75MB)
[02/18 17:57:54     35s] 
[02/18 17:57:54     35s] 
[02/18 17:57:54     35s] 
[02/18 17:57:54     35s] Begin Processing Power Net/Grid for Power Calculation
[02/18 17:57:54     35s] 
[02/18 17:57:54     35s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1801.75MB/3430.35MB/1801.75MB)
[02/18 17:57:54     35s] 
[02/18 17:57:54     35s] Begin Processing Timing Window Data for Power Calculation
[02/18 17:57:54     35s] 
[02/18 17:57:54     35s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1801.75MB/3430.35MB/1801.75MB)
[02/18 17:57:54     35s] 
[02/18 17:57:54     35s] Begin Processing User Attributes
[02/18 17:57:54     35s] 
[02/18 17:57:54     35s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1801.75MB/3430.35MB/1801.75MB)
[02/18 17:57:54     35s] 
[02/18 17:57:54     35s] Begin Processing Signal Activity
[02/18 17:57:54     35s] 
[02/18 17:57:54     35s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1801.75MB/3430.35MB/1801.75MB)
[02/18 17:57:54     35s] 
[02/18 17:57:54     35s] Begin Power Computation
[02/18 17:57:54     35s] 
[02/18 17:57:54     35s]       ----------------------------------------------------------
[02/18 17:57:54     35s]       # of cell(s) missing both power/leakage table: 0
[02/18 17:57:54     35s]       # of cell(s) missing power table: 0
[02/18 17:57:54     35s]       # of cell(s) missing leakage table: 0
[02/18 17:57:54     35s]       ----------------------------------------------------------
[02/18 17:57:54     35s] 
[02/18 17:57:54     35s] 
[02/18 17:57:54     35s]       # of MSMV cell(s) missing power_level: 0
[02/18 17:57:54     35s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1802.25MB/3438.35MB/1802.25MB)
[02/18 17:57:54     35s] 
[02/18 17:57:54     35s] Begin Processing User Attributes
[02/18 17:57:54     35s] 
[02/18 17:57:54     35s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1802.25MB/3438.35MB/1802.25MB)
[02/18 17:57:54     35s] 
[02/18 17:57:54     35s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1802.25MB/3438.35MB/1802.25MB)
[02/18 17:57:54     35s] 
[02/18 17:57:54     35s] *



[02/18 17:57:54     35s] Total Power
[02/18 17:57:54     35s] -----------------------------------------------------------------------------------------
[02/18 17:57:54     35s] Total Internal Power:        0.08158321 	   49.0991%
[02/18 17:57:54     35s] Total Switching Power:       0.07960308 	   47.9074%
[02/18 17:57:54     35s] Total Leakage Power:         0.00497407 	    2.9935%
[02/18 17:57:54     35s] Total Power:                 0.16616036
[02/18 17:57:54     35s] -----------------------------------------------------------------------------------------
[02/18 17:57:54     35s] Processing average sequential pin duty cycle 
[02/18 17:57:54     35s] 
[02/18 17:57:54     35s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/18 17:57:54     35s] Summary for sequential cells identification: 
[02/18 17:57:54     35s]   Identified SBFF number: 16
[02/18 17:57:54     35s]   Identified MBFF number: 0
[02/18 17:57:54     35s]   Identified SB Latch number: 0
[02/18 17:57:54     35s]   Identified MB Latch number: 0
[02/18 17:57:54     35s]   Not identified SBFF number: 0
[02/18 17:57:54     35s]   Not identified MBFF number: 0
[02/18 17:57:54     35s]   Not identified SB Latch number: 0
[02/18 17:57:54     35s]   Not identified MB Latch number: 0
[02/18 17:57:54     35s]   Number of sequential cells which are not FFs: 13
[02/18 17:57:54     35s]  Visiting view : _default_view_
[02/18 17:57:54     35s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[02/18 17:57:54     35s]    : PowerDomain = none : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = -1
[02/18 17:57:54     35s]  Visiting view : _default_view_
[02/18 17:57:54     35s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[02/18 17:57:54     35s]    : PowerDomain = none : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = -1
[02/18 17:57:54     35s] TLC MultiMap info (StdDelay):
[02/18 17:57:54     35s]   : _default_delay_corner_ + default_library_set + 1 + no RcCorner := 10.9ps
[02/18 17:57:54     35s]   : _default_delay_corner_ + default_library_set + 1 + _default_rc_corner_ := 11.9ps
[02/18 17:57:54     35s]  Setting StdDelay to: 11.9ps
[02/18 17:57:54     35s] 
[02/18 17:57:54     35s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/18 17:57:54     35s] <CMD> setExtractRCMode -engine preRoute -assumeMetFill
[02/18 17:57:54     35s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[02/18 17:57:54     35s] Type 'man IMPEXT-3493' for more detail.
[02/18 17:57:54     35s] <CMD> extractRC
[02/18 17:57:54     35s] Extraction called for design 's1494_bench' of instances=314 and nets=332 using extraction engine 'preRoute' .
[02/18 17:57:54     35s] PreRoute RC Extraction called for design s1494_bench.
[02/18 17:57:54     35s] RC Extraction called in multi-corner(1) mode.
[02/18 17:57:54     35s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[02/18 17:57:54     35s] Type 'man IMPEXT-6197' for more detail.
[02/18 17:57:54     35s] RCMode: PreRoute, with Assume Metal Fill 1.00
[02/18 17:57:54     35s]       RC Corner Indexes            0   
[02/18 17:57:54     35s] Capacitance Scaling Factor   : 1.00000 
[02/18 17:57:54     35s] Resistance Scaling Factor    : 1.00000 
[02/18 17:57:54     35s] Clock Cap. Scaling Factor    : 1.00000 
[02/18 17:57:54     35s] Clock Res. Scaling Factor    : 1.00000 
[02/18 17:57:54     35s] Shrink Factor                : 1.00000
[02/18 17:57:54     35s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/18 17:57:54     35s] RC extraction is honoring NDR for assume metal fill.
[02/18 17:57:54     35s] 
[02/18 17:57:54     35s] Trim Metal Layers:
[02/18 17:57:54     35s] LayerId::1 widthSet size::1
[02/18 17:57:54     35s] LayerId::2 widthSet size::1
[02/18 17:57:54     35s] LayerId::3 widthSet size::1
[02/18 17:57:54     35s] LayerId::4 widthSet size::1
[02/18 17:57:54     35s] LayerId::5 widthSet size::1
[02/18 17:57:54     35s] LayerId::6 widthSet size::1
[02/18 17:57:54     35s] LayerId::7 widthSet size::1
[02/18 17:57:54     35s] LayerId::8 widthSet size::1
[02/18 17:57:54     35s] LayerId::9 widthSet size::1
[02/18 17:57:54     35s] LayerId::10 widthSet size::1
[02/18 17:57:54     35s] Updating RC grid for preRoute extraction ...
[02/18 17:57:54     35s] eee: pegSigSF::1.070000
[02/18 17:57:54     35s] Initializing multi-corner resistance tables ...
[02/18 17:57:54     35s] eee: l::1 avDens::0.056986 usedTrk::51.287214 availTrk::900.000000 sigTrk::51.287214
[02/18 17:57:54     35s] eee: l::2 avDens::0.131040 usedTrk::86.900536 availTrk::663.157895 sigTrk::86.900536
[02/18 17:57:54     35s] eee: l::3 avDens::0.202180 usedTrk::121.307717 availTrk::600.000000 sigTrk::121.307717
[02/18 17:57:54     35s] eee: l::4 avDens::0.190066 usedTrk::57.019929 availTrk::300.000000 sigTrk::57.019929
[02/18 17:57:54     35s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:57:54     35s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:57:54     35s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:57:54     35s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:57:54     35s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:57:54     35s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:57:54     35s] {RT _default_rc_corner_ 0 4 4 {3 0} 1}
[02/18 17:57:54     35s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.294833 uaWl=1.000000 uaWlH=0.218023 aWlH=0.000000 lMod=0 pMax=0.874800 pMod=80 wcR=0.223500 newSi=0.001600 wHLS=0.558750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[02/18 17:57:54     35s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2067.945M)
[02/18 17:57:54     35s] <CMD> buildTimingGraph
[02/18 17:57:54     35s] <CMD> setAnalysisMode -checkType setup -asyncChecks async -skew true
[02/18 17:57:54     35s] 
[02/18 17:57:54     35s] TimeStamp Deleting Cell Server Begin ...
[02/18 17:57:54     35s] 
[02/18 17:57:54     35s] TimeStamp Deleting Cell Server End ...
[02/18 17:57:54     35s] <CMD> buildTimingGraph
[02/18 17:57:54     35s] <CMD> report_timing -nworst 10 -net > $setup_rpt
[02/18 17:57:54     35s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/18 17:57:54     35s] #################################################################################
[02/18 17:57:54     35s] # Design Stage: PreRoute
[02/18 17:57:54     35s] # Design Name: s1494_bench
[02/18 17:57:54     35s] # Design Mode: 45nm
[02/18 17:57:54     35s] # Analysis Mode: MMMC OCV 
[02/18 17:57:54     35s] # Parasitics Mode: No SPEF/RCDB 
[02/18 17:57:54     35s] # Signoff Settings: SI Off 
[02/18 17:57:54     35s] #################################################################################
[02/18 17:57:54     35s] Calculate early delays in OCV mode...
[02/18 17:57:54     35s] Calculate late delays in OCV mode...
[02/18 17:57:54     35s] Topological Sorting (REAL = 0:00:00.0, MEM = 2040.2M, InitMEM = 2040.2M)
[02/18 17:57:54     35s] Start delay calculation (fullDC) (1 T). (MEM=2040.22)
[02/18 17:57:54     35s] End AAE Lib Interpolated Model. (MEM=2059.95 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/18 17:57:55     35s] Total number of fetched objects 330
[02/18 17:57:55     35s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/18 17:57:55     35s] End delay calculation. (MEM=2051.95 CPU=0:00:00.1 REAL=0:00:01.0)
[02/18 17:57:55     35s] End delay calculation (fullDC). (MEM=2051.95 CPU=0:00:00.1 REAL=0:00:01.0)
[02/18 17:57:55     35s] *** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 2051.9M) ***
[02/18 17:57:55     36s] <CMD> setAnalysisMode -checkType hold -asyncChecks async -skew true
[02/18 17:57:55     36s] <CMD> buildTimingGraph
[02/18 17:57:55     36s] <CMD> report_timing -nworst 10 -net > $hold_rpt
[02/18 17:57:55     36s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/18 17:57:55     36s] #################################################################################
[02/18 17:57:55     36s] # Design Stage: PreRoute
[02/18 17:57:55     36s] # Design Name: s1494_bench
[02/18 17:57:55     36s] # Design Mode: 45nm
[02/18 17:57:55     36s] # Analysis Mode: MMMC OCV 
[02/18 17:57:55     36s] # Parasitics Mode: No SPEF/RCDB 
[02/18 17:57:55     36s] # Signoff Settings: SI Off 
[02/18 17:57:55     36s] #################################################################################
[02/18 17:57:55     36s] Calculate late delays in OCV mode...
[02/18 17:57:55     36s] Calculate early delays in OCV mode...
[02/18 17:57:55     36s] Topological Sorting (REAL = 0:00:00.0, MEM = 2032.2M, InitMEM = 2032.2M)
[02/18 17:57:55     36s] Start delay calculation (fullDC) (1 T). (MEM=2032.22)
[02/18 17:57:55     36s] End AAE Lib Interpolated Model. (MEM=2051.95 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/18 17:57:55     36s] Total number of fetched objects 330
[02/18 17:57:55     36s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/18 17:57:55     36s] End delay calculation. (MEM=2051.95 CPU=0:00:00.1 REAL=0:00:00.0)
[02/18 17:57:55     36s] End delay calculation (fullDC). (MEM=2051.95 CPU=0:00:00.1 REAL=0:00:00.0)
[02/18 17:57:55     36s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2051.9M) ***
[02/18 17:57:55     36s] <CMD> report_power > /u/ee/ugrad/palatics/ee201a/lab4/output/part2_run_20260218_175712_1716857_util0.991/timing_driven/metrics/timing_driven_after_extractrc_preroute_power.rpt
[02/18 17:57:55     36s] env CDS_WORKAREA is set to /w/home.19/ee/ugrad/palatics/ee201a/lab4
[02/18 17:57:55     36s] 
[02/18 17:57:55     36s] Begin Power Analysis
[02/18 17:57:55     36s] 
[02/18 17:57:55     36s]              0V	    VSS
[02/18 17:57:55     36s]            1.1V	    VDD
[02/18 17:57:55     36s] Begin Processing Timing Library for Power Calculation
[02/18 17:57:55     36s] 
[02/18 17:57:55     36s] Ended Processing Timing Library for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1802.50MB/3430.35MB/1802.50MB)
[02/18 17:57:55     36s] 
[02/18 17:57:55     36s] 
[02/18 17:57:55     36s] 
[02/18 17:57:55     36s] Begin Processing Power Net/Grid for Power Calculation
[02/18 17:57:55     36s] 
[02/18 17:57:55     36s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1802.50MB/3430.35MB/1802.50MB)
[02/18 17:57:55     36s] 
[02/18 17:57:55     36s] Begin Processing Timing Window Data for Power Calculation
[02/18 17:57:55     36s] 
[02/18 17:57:55     36s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1802.50MB/3430.35MB/1802.50MB)
[02/18 17:57:55     36s] 
[02/18 17:57:55     36s] Begin Processing User Attributes
[02/18 17:57:55     36s] 
[02/18 17:57:55     36s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1802.50MB/3430.35MB/1802.50MB)
[02/18 17:57:55     36s] 
[02/18 17:57:55     36s] Begin Processing Signal Activity
[02/18 17:57:55     36s] 
[02/18 17:57:55     36s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1802.50MB/3430.35MB/1802.50MB)
[02/18 17:57:55     36s] 
[02/18 17:57:55     36s] Begin Power Computation
[02/18 17:57:55     36s] 
[02/18 17:57:55     36s]       ----------------------------------------------------------
[02/18 17:57:55     36s]       # of cell(s) missing both power/leakage table: 0
[02/18 17:57:55     36s]       # of cell(s) missing power table: 0
[02/18 17:57:55     36s]       # of cell(s) missing leakage table: 0
[02/18 17:57:55     36s]       ----------------------------------------------------------
[02/18 17:57:55     36s] 
[02/18 17:57:55     36s] 
[02/18 17:57:55     36s]       # of MSMV cell(s) missing power_level: 0
[02/18 17:57:55     36s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1803.04MB/3438.35MB/1803.04MB)
[02/18 17:57:55     36s] 
[02/18 17:57:55     36s] Begin Processing User Attributes
[02/18 17:57:55     36s] 
[02/18 17:57:55     36s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1803.04MB/3438.35MB/1803.04MB)
[02/18 17:57:55     36s] 
[02/18 17:57:55     36s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1803.04MB/3438.35MB/1803.04MB)
[02/18 17:57:55     36s] 
[02/18 17:57:55     36s] *



[02/18 17:57:55     36s] Total Power
[02/18 17:57:55     36s] -----------------------------------------------------------------------------------------
[02/18 17:57:55     36s] Total Internal Power:        0.08273244 	   43.2974%
[02/18 17:57:55     36s] Total Switching Power:       0.10337312 	   54.0995%
[02/18 17:57:55     36s] Total Leakage Power:         0.00497407 	    2.6031%
[02/18 17:57:55     36s] Total Power:                 0.19107963
[02/18 17:57:55     36s] -----------------------------------------------------------------------------------------
[02/18 17:57:55     36s] Processing average sequential pin duty cycle 
[02/18 17:57:55     36s] 
[02/18 17:57:55     36s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/18 17:57:55     36s] Summary for sequential cells identification: 
[02/18 17:57:55     36s]   Identified SBFF number: 16
[02/18 17:57:55     36s]   Identified MBFF number: 0
[02/18 17:57:55     36s]   Identified SB Latch number: 0
[02/18 17:57:55     36s]   Identified MB Latch number: 0
[02/18 17:57:55     36s]   Not identified SBFF number: 0
[02/18 17:57:55     36s]   Not identified MBFF number: 0
[02/18 17:57:55     36s]   Not identified SB Latch number: 0
[02/18 17:57:55     36s]   Not identified MB Latch number: 0
[02/18 17:57:55     36s]   Number of sequential cells which are not FFs: 13
[02/18 17:57:55     36s]  Visiting view : _default_view_
[02/18 17:57:55     36s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[02/18 17:57:55     36s]    : PowerDomain = none : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = -1
[02/18 17:57:55     36s]  Visiting view : _default_view_
[02/18 17:57:55     36s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[02/18 17:57:55     36s]    : PowerDomain = none : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = -1
[02/18 17:57:55     36s] TLC MultiMap info (StdDelay):
[02/18 17:57:55     36s]   : _default_delay_corner_ + default_library_set + 1 + no RcCorner := 10.9ps
[02/18 17:57:55     36s]   : _default_delay_corner_ + default_library_set + 1 + _default_rc_corner_ := 11.9ps
[02/18 17:57:55     36s]  Setting StdDelay to: 11.9ps
[02/18 17:57:55     36s] 
[02/18 17:57:55     36s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/18 17:57:55     36s] <CMD> globalNetConnect VDD -type tiehi
[02/18 17:57:55     36s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -override
[02/18 17:57:55     36s] <CMD> globalNetConnect VSS -type tielo
[02/18 17:57:55     36s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -override
[02/18 17:57:55     36s] <CMD> globalRoute
[02/18 17:57:55     36s] #% Begin globalRoute (date=02/18 17:57:55, mem=1738.1M)
[02/18 17:57:55     36s] 
[02/18 17:57:55     36s] globalRoute
[02/18 17:57:55     36s] 
[02/18 17:57:55     36s] #Start globalRoute on Wed Feb 18 17:57:55 2026
[02/18 17:57:55     36s] #
[02/18 17:57:55     36s] ### Time Record (globalRoute) is installed.
[02/18 17:57:55     36s] ### Time Record (Pre Callback) is installed.
[02/18 17:57:55     36s] ### Time Record (Pre Callback) is uninstalled.
[02/18 17:57:55     36s] ### Time Record (DB Import) is installed.
[02/18 17:57:55     36s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
[02/18 17:57:55     36s] ### Net info: total nets: 332
[02/18 17:57:55     36s] ### Net info: dirty nets: 0
[02/18 17:57:55     36s] ### Net info: marked as disconnected nets: 0
[02/18 17:57:55     36s] #num needed restored net=0
[02/18 17:57:55     36s] #need_extraction net=0 (total=332)
[02/18 17:57:55     36s] ### Net info: fully routed nets: 1
[02/18 17:57:55     36s] ### Net info: trivial (< 2 pins) nets: 2
[02/18 17:57:55     36s] ### Net info: unrouted nets: 329
[02/18 17:57:55     36s] ### Net info: re-extraction nets: 0
[02/18 17:57:55     36s] ### Net info: ignored nets: 0
[02/18 17:57:55     36s] ### Net info: skip routing nets: 0
[02/18 17:57:55     36s] ### import design signature (9): route=329033505 fixed_route=1856704831 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1789039841 dirty_area=0 del_dirty_area=0 cell=244597546 placement=61652558 pin_access=819410142 inst_pattern=1 via=1185899695 routing_via=1774068281
[02/18 17:57:55     36s] ### Time Record (DB Import) is uninstalled.
[02/18 17:57:55     36s] #NanoRoute Version 21.39-s058_1 NR231113-0413/21_19-UB
[02/18 17:57:55     36s] ### Time Record (Data Preparation) is installed.
[02/18 17:57:55     36s] #RTESIG:78da95cf3d6fc230100660e6fe8a936148a5067c3e27b1d74aac80506145a67150a4c491
[02/18 17:57:55     36s] #       6c67e8bfe76b020125b7be8feede1b4fb6f335308153d269e099da212cd6821091522e91
[02/18 17:57:55     36s] #       660277a8d3cd37fb184f96ab9f4241659a6021d9775df305e59f336dfd0ba5ad4cdf4408
[02/18 17:57:55     36s] #       36c6da1d3eaf9a381fc2b594433872a45bdf07ebef119282e8fb77776246c37831846745
[02/18 17:57:55     36s] #       0e28a7c8cf0349d574263eae9d2bfeff6f4a7360211a571a5f3248acebdb671281b9ced9
[02/18 17:57:55     36s] #       974a5306ec72f5c442f4a7e82114a80448486a17edc1fa7b333a0246b8b8a3
[02/18 17:57:55     36s] #
[02/18 17:57:55     36s] ### Time Record (Data Preparation) is uninstalled.
[02/18 17:57:55     36s] ### Time Record (Global Routing) is installed.
[02/18 17:57:55     36s] ### Time Record (Global Routing) is uninstalled.
[02/18 17:57:55     36s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[02/18 17:57:55     36s] #Total number of routable nets = 330.
[02/18 17:57:55     36s] #Total number of nets in the design = 332.
[02/18 17:57:55     36s] #329 routable nets do not have any wires.
[02/18 17:57:55     36s] #1 routable net has routed wires.
[02/18 17:57:55     36s] #329 nets will be global routed.
[02/18 17:57:55     36s] #1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[02/18 17:57:55     36s] ### Time Record (Data Preparation) is installed.
[02/18 17:57:55     36s] #Start routing data preparation on Wed Feb 18 17:57:55 2026
[02/18 17:57:55     36s] #
[02/18 17:57:55     36s] #Minimum voltage of a net in the design = 0.000.
[02/18 17:57:55     36s] #Maximum voltage of a net in the design = 1.100.
[02/18 17:57:55     36s] #Voltage range [0.000 - 1.100] has 330 nets.
[02/18 17:57:55     36s] #Voltage range [1.100 - 1.100] has 1 net.
[02/18 17:57:55     36s] #Voltage range [0.000 - 0.000] has 1 net.
[02/18 17:57:55     36s] #Build and mark too close pins for the same net.
[02/18 17:57:55     36s] ### Time Record (Cell Pin Access) is installed.
[02/18 17:57:55     36s] #Initial pin access analysis.
[02/18 17:57:55     36s] #Detail pin access analysis.
[02/18 17:57:55     36s] ### Time Record (Cell Pin Access) is uninstalled.
[02/18 17:57:55     36s] # metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
[02/18 17:57:55     36s] # metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
[02/18 17:57:55     36s] # metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
[02/18 17:57:55     36s] # metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[02/18 17:57:55     36s] # metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[02/18 17:57:55     36s] # metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[02/18 17:57:55     36s] # metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[02/18 17:57:55     36s] # metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[02/18 17:57:55     36s] # metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
[02/18 17:57:55     36s] # metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
[02/18 17:57:55     36s] #Bottom routing layer index=1(metal1), bottom routing layer for shielding=1(metal1), bottom shield layer=1(metal1)
[02/18 17:57:55     36s] #shield_bottom_stripe_layer=1(metal1), shield_top_stripe_layer=4(metal4)
[02/18 17:57:55     36s] #pin_access_rlayer=2(metal2)
[02/18 17:57:55     36s] #shield_top_dpt_rlayer=-1 top_rlayer=4 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[02/18 17:57:55     36s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[02/18 17:57:55     36s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1742.82 (MB), peak = 1810.62 (MB)
[02/18 17:57:55     36s] #Regenerating Ggrids automatically.
[02/18 17:57:55     36s] #Auto generating G-grids with size=15 tracks, using layer metal2's pitch = 0.19000.
[02/18 17:57:55     36s] #Using automatically generated G-grids.
[02/18 17:57:55     36s] #Done routing data preparation.
[02/18 17:57:55     36s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1744.83 (MB), peak = 1810.62 (MB)
[02/18 17:57:55     36s] #Minimum voltage of a net in the design = 0.000.
[02/18 17:57:55     36s] #Maximum voltage of a net in the design = 1.100.
[02/18 17:57:55     36s] #Voltage range [0.000 - 1.100] has 330 nets.
[02/18 17:57:55     36s] #Voltage range [1.100 - 1.100] has 1 net.
[02/18 17:57:55     36s] #Voltage range [0.000 - 0.000] has 1 net.
[02/18 17:57:55     36s] #
[02/18 17:57:55     36s] #Finished routing data preparation on Wed Feb 18 17:57:55 2026
[02/18 17:57:55     36s] #
[02/18 17:57:55     36s] #Cpu time = 00:00:00
[02/18 17:57:55     36s] #Elapsed time = 00:00:00
[02/18 17:57:55     36s] #Increased memory = 6.14 (MB)
[02/18 17:57:55     36s] #Total memory = 1744.83 (MB)
[02/18 17:57:55     36s] #Peak memory = 1810.62 (MB)
[02/18 17:57:55     36s] #
[02/18 17:57:55     36s] ### Time Record (Data Preparation) is uninstalled.
[02/18 17:57:55     36s] ### Time Record (Global Routing) is installed.
[02/18 17:57:55     36s] #
[02/18 17:57:55     36s] #Start global routing on Wed Feb 18 17:57:55 2026
[02/18 17:57:55     36s] #
[02/18 17:57:55     36s] #
[02/18 17:57:55     36s] #Start global routing initialization on Wed Feb 18 17:57:55 2026
[02/18 17:57:55     36s] #
[02/18 17:57:55     36s] #Number of eco nets is 0
[02/18 17:57:55     36s] #
[02/18 17:57:55     36s] #Start global routing data preparation on Wed Feb 18 17:57:55 2026
[02/18 17:57:55     36s] #
[02/18 17:57:55     36s] ### build_merged_routing_blockage_rect_list starts on Wed Feb 18 17:57:55 2026 with memory = 1744.83 (MB), peak = 1810.62 (MB)
[02/18 17:57:55     36s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[02/18 17:57:55     36s] #Start routing resource analysis on Wed Feb 18 17:57:55 2026
[02/18 17:57:55     36s] #
[02/18 17:57:55     36s] ### init_is_bin_blocked starts on Wed Feb 18 17:57:55 2026 with memory = 1744.83 (MB), peak = 1810.62 (MB)
[02/18 17:57:55     36s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[02/18 17:57:55     36s] ### PDHT_Row_Thread::compute_flow_cap starts on Wed Feb 18 17:57:55 2026 with memory = 1745.18 (MB), peak = 1810.62 (MB)
[02/18 17:57:55     36s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[02/18 17:57:55     36s] ### adjust_flow_cap starts on Wed Feb 18 17:57:55 2026 with memory = 1745.18 (MB), peak = 1810.62 (MB)
[02/18 17:57:55     36s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[02/18 17:57:55     36s] ### adjust_flow_per_partial_route_obs starts on Wed Feb 18 17:57:55 2026 with memory = 1745.18 (MB), peak = 1810.62 (MB)
[02/18 17:57:55     36s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[02/18 17:57:55     36s] ### set_via_blocked starts on Wed Feb 18 17:57:55 2026 with memory = 1745.18 (MB), peak = 1810.62 (MB)
[02/18 17:57:55     36s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[02/18 17:57:55     36s] ### copy_flow starts on Wed Feb 18 17:57:55 2026 with memory = 1745.18 (MB), peak = 1810.62 (MB)
[02/18 17:57:55     36s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[02/18 17:57:55     36s] #Routing resource analysis is done on Wed Feb 18 17:57:55 2026
[02/18 17:57:55     36s] #
[02/18 17:57:55     36s] ### report_flow_cap starts on Wed Feb 18 17:57:55 2026 with memory = 1745.18 (MB), peak = 1810.62 (MB)
[02/18 17:57:55     36s] #  Resource Analysis:
[02/18 17:57:55     36s] #
[02/18 17:57:55     36s] #               Routing  #Avail      #Track     #Total     %Gcell
[02/18 17:57:55     36s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[02/18 17:57:55     36s] #  --------------------------------------------------------------
[02/18 17:57:55     36s] #  metal1         H          59         157         121    36.36%
[02/18 17:57:55     36s] #  metal2         V         115          50         121     0.00%
[02/18 17:57:55     36s] #  metal3         H         209           3         121     0.00%
[02/18 17:57:55     36s] #  metal4         V         109           1         121     0.00%
[02/18 17:57:55     36s] #  --------------------------------------------------------------
[02/18 17:57:55     36s] #  Total                    493      26.16%         484     9.09%
[02/18 17:57:55     36s] #
[02/18 17:57:55     36s] #  1 nets (0.30%) with 1 preferred extra spacing.
[02/18 17:57:55     36s] #
[02/18 17:57:55     36s] #
[02/18 17:57:55     36s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[02/18 17:57:55     36s] ### analyze_m2_tracks starts on Wed Feb 18 17:57:55 2026 with memory = 1745.18 (MB), peak = 1810.62 (MB)
[02/18 17:57:55     36s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[02/18 17:57:55     36s] ### report_initial_resource starts on Wed Feb 18 17:57:55 2026 with memory = 1745.18 (MB), peak = 1810.62 (MB)
[02/18 17:57:55     36s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[02/18 17:57:55     36s] ### mark_pg_pins_accessibility starts on Wed Feb 18 17:57:55 2026 with memory = 1745.18 (MB), peak = 1810.62 (MB)
[02/18 17:57:55     36s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[02/18 17:57:55     36s] ### set_net_region starts on Wed Feb 18 17:57:55 2026 with memory = 1745.18 (MB), peak = 1810.62 (MB)
[02/18 17:57:55     36s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[02/18 17:57:55     36s] #
[02/18 17:57:55     36s] #Global routing data preparation is done on Wed Feb 18 17:57:55 2026
[02/18 17:57:55     36s] #
[02/18 17:57:55     36s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1745.18 (MB), peak = 1810.62 (MB)
[02/18 17:57:55     36s] #
[02/18 17:57:55     36s] ### prepare_level starts on Wed Feb 18 17:57:55 2026 with memory = 1745.18 (MB), peak = 1810.62 (MB)
[02/18 17:57:55     36s] ### init level 1 starts on Wed Feb 18 17:57:55 2026 with memory = 1745.18 (MB), peak = 1810.62 (MB)
[02/18 17:57:55     36s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[02/18 17:57:55     36s] ### Level 1 hgrid = 11 X 11
[02/18 17:57:55     36s] ### prepare_level_flow starts on Wed Feb 18 17:57:55 2026 with memory = 1745.18 (MB), peak = 1810.62 (MB)
[02/18 17:57:55     36s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[02/18 17:57:55     36s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[02/18 17:57:55     36s] #
[02/18 17:57:55     36s] #Global routing initialization is done on Wed Feb 18 17:57:55 2026
[02/18 17:57:55     36s] #
[02/18 17:57:55     36s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1745.18 (MB), peak = 1810.62 (MB)
[02/18 17:57:55     36s] #
[02/18 17:57:55     36s] #start global routing iteration 1...
[02/18 17:57:55     36s] ### init_flow_edge starts on Wed Feb 18 17:57:55 2026 with memory = 1745.18 (MB), peak = 1810.62 (MB)
[02/18 17:57:55     36s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[02/18 17:57:55     36s] ### routing at level 1 (topmost level) iter 0
[02/18 17:57:55     36s] ### measure_qor starts on Wed Feb 18 17:57:55 2026 with memory = 1749.50 (MB), peak = 1810.62 (MB)
[02/18 17:57:55     36s] ### measure_congestion starts on Wed Feb 18 17:57:55 2026 with memory = 1749.50 (MB), peak = 1810.62 (MB)
[02/18 17:57:55     36s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[02/18 17:57:55     36s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[02/18 17:57:55     36s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1749.50 (MB), peak = 1810.62 (MB)
[02/18 17:57:55     36s] #
[02/18 17:57:55     36s] #start global routing iteration 2...
[02/18 17:57:55     36s] ### routing at level 1 (topmost level) iter 1
[02/18 17:57:55     36s] ### measure_qor starts on Wed Feb 18 17:57:55 2026 with memory = 1749.50 (MB), peak = 1810.62 (MB)
[02/18 17:57:55     36s] ### measure_congestion starts on Wed Feb 18 17:57:55 2026 with memory = 1749.50 (MB), peak = 1810.62 (MB)
[02/18 17:57:55     36s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[02/18 17:57:55     36s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[02/18 17:57:55     36s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1749.50 (MB), peak = 1810.62 (MB)
[02/18 17:57:55     36s] #
[02/18 17:57:55     36s] #start global routing iteration 3...
[02/18 17:57:55     36s] ### routing at level 1 (topmost level) iter 2
[02/18 17:57:55     36s] ### measure_qor starts on Wed Feb 18 17:57:55 2026 with memory = 1749.50 (MB), peak = 1810.62 (MB)
[02/18 17:57:55     36s] ### measure_congestion starts on Wed Feb 18 17:57:55 2026 with memory = 1749.50 (MB), peak = 1810.62 (MB)
[02/18 17:57:55     36s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[02/18 17:57:55     36s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[02/18 17:57:55     36s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1749.50 (MB), peak = 1810.62 (MB)
[02/18 17:57:55     36s] #
[02/18 17:57:55     36s] #start global routing iteration 4...
[02/18 17:57:55     36s] ### routing at level 1 (topmost level) iter 3
[02/18 17:57:56     36s] ### measure_qor starts on Wed Feb 18 17:57:56 2026 with memory = 1749.50 (MB), peak = 1810.62 (MB)
[02/18 17:57:56     36s] ### measure_congestion starts on Wed Feb 18 17:57:56 2026 with memory = 1749.50 (MB), peak = 1810.62 (MB)
[02/18 17:57:56     36s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[02/18 17:57:56     36s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[02/18 17:57:56     36s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1749.50 (MB), peak = 1810.62 (MB)
[02/18 17:57:56     36s] #
[02/18 17:57:56     36s] ### route_end starts on Wed Feb 18 17:57:56 2026 with memory = 1749.50 (MB), peak = 1810.62 (MB)
[02/18 17:57:56     36s] #
[02/18 17:57:56     36s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[02/18 17:57:56     36s] #Total number of routable nets = 330.
[02/18 17:57:56     36s] #Total number of nets in the design = 332.
[02/18 17:57:56     36s] #
[02/18 17:57:56     36s] #330 routable nets have routed wires.
[02/18 17:57:56     36s] #1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[02/18 17:57:56     36s] #
[02/18 17:57:56     36s] #Routed nets constraints summary:
[02/18 17:57:56     36s] #-----------------------------
[02/18 17:57:56     36s] #        Rules   Unconstrained  
[02/18 17:57:56     36s] #-----------------------------
[02/18 17:57:56     36s] #      Default             329  
[02/18 17:57:56     36s] #-----------------------------
[02/18 17:57:56     36s] #        Total             329  
[02/18 17:57:56     36s] #-----------------------------
[02/18 17:57:56     36s] #
[02/18 17:57:56     36s] #Routing constraints summary of the whole design:
[02/18 17:57:56     36s] #------------------------------------------------
[02/18 17:57:56     36s] #        Rules   Pref Extra Space   Unconstrained  
[02/18 17:57:56     36s] #------------------------------------------------
[02/18 17:57:56     36s] #      Default                  1             329  
[02/18 17:57:56     36s] #------------------------------------------------
[02/18 17:57:56     36s] #        Total                  1             329  
[02/18 17:57:56     36s] #------------------------------------------------
[02/18 17:57:56     36s] #
[02/18 17:57:56     36s] ### adjust_flow_per_partial_route_obs starts on Wed Feb 18 17:57:56 2026 with memory = 1749.50 (MB), peak = 1810.62 (MB)
[02/18 17:57:56     36s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[02/18 17:57:56     36s] ### cal_base_flow starts on Wed Feb 18 17:57:56 2026 with memory = 1749.50 (MB), peak = 1810.62 (MB)
[02/18 17:57:56     36s] ### init_flow_edge starts on Wed Feb 18 17:57:56 2026 with memory = 1749.50 (MB), peak = 1810.62 (MB)
[02/18 17:57:56     36s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[02/18 17:57:56     36s] ### cal_flow starts on Wed Feb 18 17:57:56 2026 with memory = 1749.50 (MB), peak = 1810.62 (MB)
[02/18 17:57:56     36s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[02/18 17:57:56     36s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[02/18 17:57:56     36s] ### report_overcon starts on Wed Feb 18 17:57:56 2026 with memory = 1749.50 (MB), peak = 1810.62 (MB)
[02/18 17:57:56     36s] #
[02/18 17:57:56     36s] #  Congestion Analysis: (blocked Gcells are excluded)
[02/18 17:57:56     36s] #
[02/18 17:57:56     36s] #                 OverCon       OverCon       OverCon       OverCon          
[02/18 17:57:56     36s] #                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
[02/18 17:57:56     36s] #     Layer         (1-2)         (3-4)         (5-6)         (7-8)   OverCon  Flow/Cap
[02/18 17:57:56     36s] #  ----------------------------------------------------------------------------------------
[02/18 17:57:56     36s] #  metal1        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.34  
[02/18 17:57:56     36s] #  metal2       16(13.2%)     12( 9.9%)      6(4.96%)      3(2.48%)   (30.6%)     0.76  
[02/18 17:57:56     36s] #  metal3        6(4.96%)      6(4.96%)      8(6.61%)     10(8.26%)   (24.8%)     0.68  
[02/18 17:57:56     36s] #  metal4       21(17.4%)      5(4.13%)      0(0.00%)      0(0.00%)   (21.5%)     0.67  
[02/18 17:57:56     36s] #  ----------------------------------------------------------------------------------------
[02/18 17:57:56     36s] #     Total     43(9.75%)     23(5.22%)     14(3.17%)     13(2.95%)   (21.1%)
[02/18 17:57:56     36s] #
[02/18 17:57:56     36s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 8
[02/18 17:57:56     36s] #  Overflow after GR: 6.80% H + 14.29% V
[02/18 17:57:56     36s] #
[02/18 17:57:56     36s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[02/18 17:57:56     36s] ### cal_base_flow starts on Wed Feb 18 17:57:56 2026 with memory = 1749.50 (MB), peak = 1810.62 (MB)
[02/18 17:57:56     36s] ### init_flow_edge starts on Wed Feb 18 17:57:56 2026 with memory = 1749.50 (MB), peak = 1810.62 (MB)
[02/18 17:57:56     36s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[02/18 17:57:56     36s] ### cal_flow starts on Wed Feb 18 17:57:56 2026 with memory = 1749.50 (MB), peak = 1810.62 (MB)
[02/18 17:57:56     36s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[02/18 17:57:56     36s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[02/18 17:57:56     36s] ### generate_cong_map_content starts on Wed Feb 18 17:57:56 2026 with memory = 1749.50 (MB), peak = 1810.62 (MB)
[02/18 17:57:56     36s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[02/18 17:57:56     36s] ### update starts on Wed Feb 18 17:57:56 2026 with memory = 1749.50 (MB), peak = 1810.62 (MB)
[02/18 17:57:56     36s] #Complete Global Routing.
[02/18 17:57:56     36s] #Total number of nets with non-default rule or having extra spacing = 1
[02/18 17:57:56     36s] #Total wire length = 4910 um.
[02/18 17:57:56     36s] #Total half perimeter of net bounding box = 2750 um.
[02/18 17:57:56     36s] #Total wire length on LAYER metal1 = 34 um.
[02/18 17:57:56     36s] #Total wire length on LAYER metal2 = 857 um.
[02/18 17:57:56     36s] #Total wire length on LAYER metal3 = 2406 um.
[02/18 17:57:56     36s] #Total wire length on LAYER metal4 = 1613 um.
[02/18 17:57:56     36s] #Total wire length on LAYER metal5 = 0 um.
[02/18 17:57:56     36s] #Total wire length on LAYER metal6 = 0 um.
[02/18 17:57:56     36s] #Total wire length on LAYER metal7 = 0 um.
[02/18 17:57:56     36s] #Total wire length on LAYER metal8 = 0 um.
[02/18 17:57:56     36s] #Total wire length on LAYER metal9 = 0 um.
[02/18 17:57:56     36s] #Total wire length on LAYER metal10 = 0 um.
[02/18 17:57:56     36s] #Total number of vias = 2327
[02/18 17:57:56     36s] #Up-Via Summary (total 2327):
[02/18 17:57:56     36s] #           
[02/18 17:57:56     36s] #-----------------------
[02/18 17:57:56     36s] # metal1           1112
[02/18 17:57:56     36s] # metal2            720
[02/18 17:57:56     36s] # metal3            495
[02/18 17:57:56     36s] #-----------------------
[02/18 17:57:56     36s] #                  2327 
[02/18 17:57:56     36s] #
[02/18 17:57:56     36s] ### update cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[02/18 17:57:56     36s] ### report_overcon starts on Wed Feb 18 17:57:56 2026 with memory = 1749.61 (MB), peak = 1810.62 (MB)
[02/18 17:57:56     36s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[02/18 17:57:56     36s] ### report_overcon starts on Wed Feb 18 17:57:56 2026 with memory = 1749.61 (MB), peak = 1810.62 (MB)
[02/18 17:57:56     36s] #Max overcon = 8 tracks.
[02/18 17:57:56     36s] #Total overcon = 21.09%.
[02/18 17:57:56     36s] #Worst layer Gcell overcon rate = 24.79%.
[02/18 17:57:56     36s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[02/18 17:57:56     36s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[02/18 17:57:56     36s] ### global_route design signature (12): route=630912462 net_attr=1701673780
[02/18 17:57:56     36s] #
[02/18 17:57:56     36s] #Global routing statistics:
[02/18 17:57:56     36s] #Cpu time = 00:00:00
[02/18 17:57:56     36s] #Elapsed time = 00:00:00
[02/18 17:57:56     36s] #Increased memory = 4.79 (MB)
[02/18 17:57:56     36s] #Total memory = 1749.61 (MB)
[02/18 17:57:56     36s] #Peak memory = 1810.62 (MB)
[02/18 17:57:56     36s] #
[02/18 17:57:56     36s] #Finished global routing on Wed Feb 18 17:57:56 2026
[02/18 17:57:56     36s] #
[02/18 17:57:56     36s] #
[02/18 17:57:56     36s] ### Time Record (Global Routing) is uninstalled.
[02/18 17:57:56     36s] ### Time Record (Data Preparation) is installed.
[02/18 17:57:56     36s] ### Time Record (Data Preparation) is uninstalled.
[02/18 17:57:56     36s] ### track-assign external-init starts on Wed Feb 18 17:57:56 2026 with memory = 1749.61 (MB), peak = 1810.62 (MB)
[02/18 17:57:56     36s] ### Time Record (Track Assignment) is installed.
[02/18 17:57:56     36s] #Minimum voltage of a net in the design = 0.000.
[02/18 17:57:56     36s] #Maximum voltage of a net in the design = 1.100.
[02/18 17:57:56     36s] #Voltage range [0.000 - 1.100] has 330 nets.
[02/18 17:57:56     36s] #Voltage range [1.100 - 1.100] has 1 net.
[02/18 17:57:56     36s] #Voltage range [0.000 - 0.000] has 1 net.
[02/18 17:57:56     36s] #Minimum voltage of a net in the design = 0.000.
[02/18 17:57:56     36s] #Maximum voltage of a net in the design = 1.100.
[02/18 17:57:56     36s] #Voltage range [0.000 - 1.100] has 330 nets.
[02/18 17:57:56     36s] #Voltage range [1.100 - 1.100] has 1 net.
[02/18 17:57:56     36s] #Voltage range [0.000 - 0.000] has 1 net.
[02/18 17:57:56     36s] ### Time Record (Track Assignment) is uninstalled.
[02/18 17:57:56     36s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[02/18 17:57:56     36s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1749.61 (MB), peak = 1810.62 (MB)
[02/18 17:57:56     36s] ### track-assign engine-init starts on Wed Feb 18 17:57:56 2026 with memory = 1749.61 (MB), peak = 1810.62 (MB)
[02/18 17:57:56     36s] ### Time Record (Track Assignment) is installed.
[02/18 17:57:56     36s] #Minimum voltage of a net in the design = 0.000.
[02/18 17:57:56     36s] #Maximum voltage of a net in the design = 1.100.
[02/18 17:57:56     36s] #Voltage range [0.000 - 1.100] has 330 nets.
[02/18 17:57:56     36s] #Voltage range [1.100 - 1.100] has 1 net.
[02/18 17:57:56     36s] #Voltage range [0.000 - 0.000] has 1 net.
[02/18 17:57:56     36s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[02/18 17:57:56     36s] ### track-assign core-engine starts on Wed Feb 18 17:57:56 2026 with memory = 1749.61 (MB), peak = 1810.62 (MB)
[02/18 17:57:56     36s] #Start Track Assignment.
[02/18 17:57:56     36s] #Done with 549 horizontal wires in 1 hboxes and 565 vertical wires in 1 hboxes.
[02/18 17:57:56     37s] #Done with 176 horizontal wires in 1 hboxes and 111 vertical wires in 1 hboxes.
[02/18 17:57:56     37s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[02/18 17:57:56     37s] #
[02/18 17:57:56     37s] #Track assignment summary:
[02/18 17:57:56     37s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[02/18 17:57:56     37s] #------------------------------------------------------------------------
[02/18 17:57:56     37s] # metal1        31.13 	  0.00%  	  0.00% 	  0.00%
[02/18 17:57:56     37s] # metal2       819.56 	  0.84%  	  0.00% 	  0.00%
[02/18 17:57:56     37s] # metal3      2302.04 	  0.16%  	  0.00% 	  0.04%
[02/18 17:57:56     37s] # metal4      1554.84 	  0.63%  	  0.00% 	  0.00%
[02/18 17:57:56     37s] #------------------------------------------------------------------------
[02/18 17:57:56     37s] # All        4707.57  	  0.43% 	  0.00% 	  0.00%
[02/18 17:57:56     37s] #Complete Track Assignment.
[02/18 17:57:56     37s] #Total number of nets with non-default rule or having extra spacing = 1
[02/18 17:57:56     37s] #Total wire length = 4665 um.
[02/18 17:57:56     37s] #Total half perimeter of net bounding box = 2750 um.
[02/18 17:57:56     37s] #Total wire length on LAYER metal1 = 31 um.
[02/18 17:57:56     37s] #Total wire length on LAYER metal2 = 808 um.
[02/18 17:57:56     37s] #Total wire length on LAYER metal3 = 2296 um.
[02/18 17:57:56     37s] #Total wire length on LAYER metal4 = 1530 um.
[02/18 17:57:56     37s] #Total wire length on LAYER metal5 = 0 um.
[02/18 17:57:56     37s] #Total wire length on LAYER metal6 = 0 um.
[02/18 17:57:56     37s] #Total wire length on LAYER metal7 = 0 um.
[02/18 17:57:56     37s] #Total wire length on LAYER metal8 = 0 um.
[02/18 17:57:56     37s] #Total wire length on LAYER metal9 = 0 um.
[02/18 17:57:56     37s] #Total wire length on LAYER metal10 = 0 um.
[02/18 17:57:56     37s] #Total number of vias = 2327
[02/18 17:57:56     37s] #Up-Via Summary (total 2327):
[02/18 17:57:56     37s] #           
[02/18 17:57:56     37s] #-----------------------
[02/18 17:57:56     37s] # metal1           1112
[02/18 17:57:56     37s] # metal2            720
[02/18 17:57:56     37s] # metal3            495
[02/18 17:57:56     37s] #-----------------------
[02/18 17:57:56     37s] #                  2327 
[02/18 17:57:56     37s] #
[02/18 17:57:56     37s] ### track_assign design signature (15): route=667027205
[02/18 17:57:56     37s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[02/18 17:57:56     37s] ### Time Record (Track Assignment) is uninstalled.
[02/18 17:57:56     37s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1749.68 (MB), peak = 1810.62 (MB)
[02/18 17:57:56     37s] #
[02/18 17:57:56     37s] #number of short segments in preferred routing layers
[02/18 17:57:56     37s] #	
[02/18 17:57:56     37s] #	
[02/18 17:57:56     37s] #
[02/18 17:57:56     37s] ### Time Record (DB Export) is installed.
[02/18 17:57:56     37s] ### export design design signature (17): route=400621844 fixed_route=1856704831 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1599035625 dirty_area=0 del_dirty_area=0 cell=244597546 placement=61652558 pin_access=819410142 inst_pattern=1 via=1185899695 routing_via=1774068281
[02/18 17:57:56     37s] ### Time Record (DB Export) is uninstalled.
[02/18 17:57:56     37s] ### Time Record (Post Callback) is installed.
[02/18 17:57:56     37s] ### Time Record (Post Callback) is uninstalled.
[02/18 17:57:56     37s] #
[02/18 17:57:56     37s] #globalRoute statistics:
[02/18 17:57:56     37s] #Cpu time = 00:00:01
[02/18 17:57:56     37s] #Elapsed time = 00:00:01
[02/18 17:57:56     37s] #Increased memory = 9.24 (MB)
[02/18 17:57:56     37s] #Total memory = 1747.35 (MB)
[02/18 17:57:56     37s] #Peak memory = 1810.62 (MB)
[02/18 17:57:56     37s] #Number of warnings = 1
[02/18 17:57:56     37s] #Total number of warnings = 6
[02/18 17:57:56     37s] #Number of fails = 0
[02/18 17:57:56     37s] #Total number of fails = 0
[02/18 17:57:56     37s] #Complete globalRoute on Wed Feb 18 17:57:56 2026
[02/18 17:57:56     37s] #
[02/18 17:57:56     37s] ### import design signature (18): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=819410142 inst_pattern=1 via=1185899695 routing_via=1774068281
[02/18 17:57:56     37s] ### Time Record (globalRoute) is uninstalled.
[02/18 17:57:56     37s] ### 
[02/18 17:57:56     37s] ###   Scalability Statistics
[02/18 17:57:56     37s] ### 
[02/18 17:57:56     37s] ### ------------------------+----------------+----------------+----------------+
[02/18 17:57:56     37s] ###   globalRoute           |        cpu time|    elapsed time|     scalability|
[02/18 17:57:56     37s] ### ------------------------+----------------+----------------+----------------+
[02/18 17:57:56     37s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[02/18 17:57:56     37s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[02/18 17:57:56     37s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[02/18 17:57:56     37s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[02/18 17:57:56     37s] ###   Cell Pin Access       |        00:00:00|        00:00:00|             1.0|
[02/18 17:57:56     37s] ###   Data Preparation      |        00:00:00|        00:00:00|             1.0|
[02/18 17:57:56     37s] ###   Global Routing        |        00:00:00|        00:00:00|             1.0|
[02/18 17:57:56     37s] ###   Track Assignment      |        00:00:00|        00:00:00|             1.0|
[02/18 17:57:56     37s] ###   Entire Command        |        00:00:01|        00:00:01|             0.9|
[02/18 17:57:56     37s] ### ------------------------+----------------+----------------+----------------+
[02/18 17:57:56     37s] ### 
[02/18 17:57:56     37s] #% End globalRoute (date=02/18 17:57:56, total cpu=0:00:00.6, real=0:00:01.0, peak res=1747.4M, current mem=1747.4M)
[02/18 17:57:56     37s] <CMD> setAnalysisMode -checkType setup -asyncChecks async -skew true
[02/18 17:57:56     37s] 
[02/18 17:57:56     37s] TimeStamp Deleting Cell Server Begin ...
[02/18 17:57:56     37s] 
[02/18 17:57:56     37s] TimeStamp Deleting Cell Server End ...
[02/18 17:57:56     37s] <CMD> buildTimingGraph
[02/18 17:57:56     37s] <CMD> report_timing -nworst 10 -net > $setup_rpt
[02/18 17:57:56     37s] AAE_INFO: opIsDesignInPostRouteState() is 1
[02/18 17:57:56     37s] AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
[02/18 17:57:56     37s] AAE DB initialization (MEM=1929.53 CPU=0:00:00.0 REAL=0:00:00.0) 
[02/18 17:57:56     37s] #################################################################################
[02/18 17:57:56     37s] # Design Stage: PostRoute
[02/18 17:57:56     37s] # Design Name: s1494_bench
[02/18 17:57:56     37s] # Design Mode: 45nm
[02/18 17:57:56     37s] # Analysis Mode: MMMC OCV 
[02/18 17:57:56     37s] # Parasitics Mode: No SPEF/RCDB 
[02/18 17:57:56     37s] # Signoff Settings: SI Off 
[02/18 17:57:56     37s] #################################################################################
[02/18 17:57:56     37s] Extraction called for design 's1494_bench' of instances=314 and nets=332 using extraction engine 'preRoute' .
[02/18 17:57:56     37s] PreRoute RC Extraction called for design s1494_bench.
[02/18 17:57:56     37s] RC Extraction called in multi-corner(1) mode.
[02/18 17:57:56     37s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[02/18 17:57:56     37s] Type 'man IMPEXT-6197' for more detail.
[02/18 17:57:56     37s] RCMode: PreRoute, with Assume Metal Fill 1.00
[02/18 17:57:56     37s]       RC Corner Indexes            0   
[02/18 17:57:56     37s] Capacitance Scaling Factor   : 1.00000 
[02/18 17:57:56     37s] Resistance Scaling Factor    : 1.00000 
[02/18 17:57:56     37s] Clock Cap. Scaling Factor    : 1.00000 
[02/18 17:57:56     37s] Clock Res. Scaling Factor    : 1.00000 
[02/18 17:57:56     37s] Shrink Factor                : 1.00000
[02/18 17:57:56     37s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/18 17:57:56     37s] RC extraction is honoring NDR for assume metal fill.
[02/18 17:57:56     37s] 
[02/18 17:57:56     37s] Trim Metal Layers:
[02/18 17:57:56     37s] LayerId::1 widthSet size::1
[02/18 17:57:56     37s] LayerId::2 widthSet size::1
[02/18 17:57:56     37s] LayerId::3 widthSet size::1
[02/18 17:57:56     37s] LayerId::4 widthSet size::1
[02/18 17:57:56     37s] LayerId::5 widthSet size::1
[02/18 17:57:56     37s] LayerId::6 widthSet size::1
[02/18 17:57:56     37s] LayerId::7 widthSet size::1
[02/18 17:57:56     37s] LayerId::8 widthSet size::1
[02/18 17:57:56     37s] LayerId::9 widthSet size::1
[02/18 17:57:56     37s] LayerId::10 widthSet size::1
[02/18 17:57:56     37s] Updating RC grid for preRoute extraction ...
[02/18 17:57:56     37s] eee: pegSigSF::1.070000
[02/18 17:57:56     37s] Initializing multi-corner resistance tables ...
[02/18 17:57:56     37s] eee: l::1 avDens::0.054355 usedTrk::48.919287 availTrk::900.000000 sigTrk::48.919287
[02/18 17:57:56     37s] eee: l::2 avDens::0.111347 usedTrk::73.840965 availTrk::663.157895 sigTrk::73.840965
[02/18 17:57:56     37s] eee: l::3 avDens::0.241162 usedTrk::192.929536 availTrk::800.000000 sigTrk::192.929536
[02/18 17:57:56     37s] eee: l::4 avDens::0.311255 usedTrk::124.502071 availTrk::400.000000 sigTrk::124.502071
[02/18 17:57:56     37s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:57:56     37s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:57:56     37s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:57:56     37s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:57:56     37s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:57:56     37s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:57:56     37s] {RT _default_rc_corner_ 0 4 4 {3 0} 1}
[02/18 17:57:56     37s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.468290 uaWl=1.000000 uaWlH=0.256367 aWlH=0.000000 lMod=0 pMax=0.884800 pMod=79 wcR=0.223500 newSi=0.001600 wHLS=0.558750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[02/18 17:57:56     37s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1929.531M)
[02/18 17:57:56     37s] Calculate early delays in OCV mode...
[02/18 17:57:56     37s] Calculate late delays in OCV mode...
[02/18 17:57:56     37s] Topological Sorting (REAL = 0:00:00.0, MEM = 1929.5M, InitMEM = 1929.5M)
[02/18 17:57:56     37s] Start delay calculation (fullDC) (1 T). (MEM=1929.53)
[02/18 17:57:56     37s] Start AAE Lib Loading. (MEM=1949.26)
[02/18 17:57:56     37s] End AAE Lib Loading. (MEM=1968.34 CPU=0:00:00.0 Real=0:00:00.0)
[02/18 17:57:56     37s] End AAE Lib Interpolated Model. (MEM=1968.34 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/18 17:57:56     37s] Total number of fetched objects 330
[02/18 17:57:56     37s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/18 17:57:56     37s] End delay calculation. (MEM=2017.57 CPU=0:00:00.1 REAL=0:00:00.0)
[02/18 17:57:56     37s] End delay calculation (fullDC). (MEM=2017.57 CPU=0:00:00.1 REAL=0:00:00.0)
[02/18 17:57:56     37s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2017.6M) ***
[02/18 17:57:56     37s] <CMD> setAnalysisMode -checkType hold -asyncChecks async -skew true
[02/18 17:57:56     37s] <CMD> buildTimingGraph
[02/18 17:57:56     37s] <CMD> report_timing -nworst 10 -net > $hold_rpt
[02/18 17:57:56     37s] AAE_INFO: opIsDesignInPostRouteState() is 1
[02/18 17:57:56     37s] #################################################################################
[02/18 17:57:56     37s] # Design Stage: PostRoute
[02/18 17:57:56     37s] # Design Name: s1494_bench
[02/18 17:57:56     37s] # Design Mode: 45nm
[02/18 17:57:56     37s] # Analysis Mode: MMMC OCV 
[02/18 17:57:56     37s] # Parasitics Mode: No SPEF/RCDB 
[02/18 17:57:56     37s] # Signoff Settings: SI Off 
[02/18 17:57:56     37s] #################################################################################
[02/18 17:57:56     37s] Calculate late delays in OCV mode...
[02/18 17:57:56     37s] Calculate early delays in OCV mode...
[02/18 17:57:56     37s] Topological Sorting (REAL = 0:00:00.0, MEM = 1989.8M, InitMEM = 1989.8M)
[02/18 17:57:56     37s] Start delay calculation (fullDC) (1 T). (MEM=1989.84)
[02/18 17:57:56     37s] End AAE Lib Interpolated Model. (MEM=2009.57 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/18 17:57:56     37s] Total number of fetched objects 330
[02/18 17:57:56     37s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/18 17:57:56     37s] End delay calculation. (MEM=2014.09 CPU=0:00:00.1 REAL=0:00:00.0)
[02/18 17:57:56     37s] End delay calculation (fullDC). (MEM=2014.09 CPU=0:00:00.1 REAL=0:00:00.0)
[02/18 17:57:56     37s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2014.1M) ***
[02/18 17:57:57     37s] <CMD> report_power > /u/ee/ugrad/palatics/ee201a/lab4/output/part2_run_20260218_175712_1716857_util0.991/timing_driven/metrics/timing_driven_after_global_route_power.rpt
[02/18 17:57:57     37s] env CDS_WORKAREA is set to /w/home.19/ee/ugrad/palatics/ee201a/lab4
[02/18 17:57:57     37s] 
[02/18 17:57:57     37s] Begin Power Analysis
[02/18 17:57:57     37s] 
[02/18 17:57:57     37s]              0V	    VSS
[02/18 17:57:57     37s]            1.1V	    VDD
[02/18 17:57:57     37s] Begin Processing Timing Library for Power Calculation
[02/18 17:57:57     37s] 
[02/18 17:57:57     37s] Ended Processing Timing Library for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1757.87MB/3392.50MB/1803.04MB)
[02/18 17:57:57     37s] 
[02/18 17:57:57     37s] 
[02/18 17:57:57     37s] 
[02/18 17:57:57     37s] Begin Processing Power Net/Grid for Power Calculation
[02/18 17:57:57     37s] 
[02/18 17:57:57     37s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1757.87MB/3392.50MB/1803.04MB)
[02/18 17:57:57     37s] 
[02/18 17:57:57     37s] Begin Processing Timing Window Data for Power Calculation
[02/18 17:57:57     37s] 
[02/18 17:57:57     37s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1757.87MB/3392.50MB/1803.04MB)
[02/18 17:57:57     37s] 
[02/18 17:57:57     37s] Begin Processing User Attributes
[02/18 17:57:57     37s] 
[02/18 17:57:57     37s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1757.87MB/3392.50MB/1803.04MB)
[02/18 17:57:57     37s] 
[02/18 17:57:57     37s] Begin Processing Signal Activity
[02/18 17:57:57     37s] 
[02/18 17:57:57     37s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1757.87MB/3392.50MB/1803.04MB)
[02/18 17:57:57     37s] 
[02/18 17:57:57     37s] Begin Power Computation
[02/18 17:57:57     37s] 
[02/18 17:57:57     37s]       ----------------------------------------------------------
[02/18 17:57:57     37s]       # of cell(s) missing both power/leakage table: 0
[02/18 17:57:57     37s]       # of cell(s) missing power table: 0
[02/18 17:57:57     37s]       # of cell(s) missing leakage table: 0
[02/18 17:57:57     37s]       ----------------------------------------------------------
[02/18 17:57:57     37s] 
[02/18 17:57:57     37s] 
[02/18 17:57:57     37s]       # of MSMV cell(s) missing power_level: 0
[02/18 17:57:57     37s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1758.36MB/3400.50MB/1803.04MB)
[02/18 17:57:57     37s] 
[02/18 17:57:57     37s] Begin Processing User Attributes
[02/18 17:57:57     37s] 
[02/18 17:57:57     37s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1758.36MB/3400.50MB/1803.04MB)
[02/18 17:57:57     37s] 
[02/18 17:57:57     37s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1758.36MB/3400.50MB/1803.04MB)
[02/18 17:57:57     37s] 
[02/18 17:57:57     37s] *



[02/18 17:57:57     37s] Total Power
[02/18 17:57:57     37s] -----------------------------------------------------------------------------------------
[02/18 17:57:57     37s] Total Internal Power:        0.08426916 	   40.2744%
[02/18 17:57:57     37s] Total Switching Power:       0.11999413 	   57.3483%
[02/18 17:57:57     37s] Total Leakage Power:         0.00497407 	    2.3772%
[02/18 17:57:57     37s] Total Power:                 0.20923736
[02/18 17:57:57     37s] -----------------------------------------------------------------------------------------
[02/18 17:57:57     37s] Processing average sequential pin duty cycle 
[02/18 17:57:57     37s] 
[02/18 17:57:57     37s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/18 17:57:57     37s] Summary for sequential cells identification: 
[02/18 17:57:57     37s]   Identified SBFF number: 16
[02/18 17:57:57     37s]   Identified MBFF number: 0
[02/18 17:57:57     37s]   Identified SB Latch number: 0
[02/18 17:57:57     37s]   Identified MB Latch number: 0
[02/18 17:57:57     37s]   Not identified SBFF number: 0
[02/18 17:57:57     37s]   Not identified MBFF number: 0
[02/18 17:57:57     37s]   Not identified SB Latch number: 0
[02/18 17:57:57     37s]   Not identified MB Latch number: 0
[02/18 17:57:57     37s]   Number of sequential cells which are not FFs: 13
[02/18 17:57:57     37s]  Visiting view : _default_view_
[02/18 17:57:57     37s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[02/18 17:57:57     37s]    : PowerDomain = none : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = -1
[02/18 17:57:57     37s]  Visiting view : _default_view_
[02/18 17:57:57     37s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[02/18 17:57:57     37s]    : PowerDomain = none : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = -1
[02/18 17:57:57     37s] TLC MultiMap info (StdDelay):
[02/18 17:57:57     37s]   : _default_delay_corner_ + default_library_set + 1 + no RcCorner := 10.9ps
[02/18 17:57:57     37s]   : _default_delay_corner_ + default_library_set + 1 + _default_rc_corner_ := 11.9ps
[02/18 17:57:57     37s]  Setting StdDelay to: 11.9ps
[02/18 17:57:57     37s] 
[02/18 17:57:57     37s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/18 17:57:57     37s] <CMD> detailRoute
[02/18 17:57:57     37s] #% Begin detailRoute (date=02/18 17:57:57, mem=1754.6M)
[02/18 17:57:57     37s] 
[02/18 17:57:57     37s] detailRoute
[02/18 17:57:57     37s] 
[02/18 17:57:57     37s] #Start detailRoute on Wed Feb 18 17:57:57 2026
[02/18 17:57:57     37s] #
[02/18 17:57:57     37s] ### Time Record (detailRoute) is installed.
[02/18 17:57:57     37s] ### Time Record (Pre Callback) is installed.
[02/18 17:57:57     37s] ### Time Record (Pre Callback) is uninstalled.
[02/18 17:57:57     37s] ### Time Record (DB Import) is installed.
[02/18 17:57:57     37s] ### Time Record (Timing Data Generation) is installed.
[02/18 17:57:57     37s] ### Time Record (Timing Data Generation) is uninstalled.
[02/18 17:57:57     37s] ### Net info: total nets: 332
[02/18 17:57:57     37s] ### Net info: dirty nets: 0
[02/18 17:57:57     37s] ### Net info: marked as disconnected nets: 0
[02/18 17:57:57     37s] #num needed restored net=0
[02/18 17:57:57     37s] #need_extraction net=0 (total=332)
[02/18 17:57:57     37s] ### Net info: fully routed nets: 330
[02/18 17:57:57     37s] ### Net info: trivial (< 2 pins) nets: 2
[02/18 17:57:57     37s] ### Net info: unrouted nets: 0
[02/18 17:57:57     37s] ### Net info: re-extraction nets: 0
[02/18 17:57:57     37s] ### Net info: ignored nets: 0
[02/18 17:57:57     37s] ### Net info: skip routing nets: 0
[02/18 17:57:57     37s] ### import design signature (19): route=1899479797 fixed_route=1856704831 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=2083083870 dirty_area=0 del_dirty_area=0 cell=244597546 placement=61652558 pin_access=819410142 inst_pattern=1 via=1185899695 routing_via=1774068281
[02/18 17:57:57     37s] ### Time Record (DB Import) is uninstalled.
[02/18 17:57:57     37s] #NanoRoute Version 21.39-s058_1 NR231113-0413/21_19-UB
[02/18 17:57:57     37s] #RTESIG:78da95cfbd0e8230140560679fe2a6306022d8db1628ab89ab1aa3aea44a212450125a06
[02/18 17:57:57     37s] #       dfde1827897f9cf9cbc9399e7fde1c80308c78165a1acb1c617b601c11794805f215c31c
[02/18 17:57:57     37s] #       b3f0b42673cfdfed8fa9845235564370e9ba6609c5cda8b6be42a14b35340eac76ae36d5
[02/18 17:57:57     37s] #       e2a939a5537826c4148e14f9ab1faceec708b904d70fff7662cca7f1740a8fd304504448
[02/18 17:57:57     37s] #       1f81a06c3ae5decf4e24fdfd4d66148875ca14aa2f0804da0ced2789404c67f437c55032
[02/18 17:57:57     37s] #       1010d4c6e94af76333bb03ae21abed
[02/18 17:57:57     37s] #
[02/18 17:57:57     37s] ### Time Record (Data Preparation) is installed.
[02/18 17:57:57     37s] #Start routing data preparation on Wed Feb 18 17:57:57 2026
[02/18 17:57:57     37s] #
[02/18 17:57:57     37s] #Minimum voltage of a net in the design = 0.000.
[02/18 17:57:57     37s] #Maximum voltage of a net in the design = 1.100.
[02/18 17:57:57     37s] #Voltage range [0.000 - 1.100] has 330 nets.
[02/18 17:57:57     37s] #Voltage range [1.100 - 1.100] has 1 net.
[02/18 17:57:57     37s] #Voltage range [0.000 - 0.000] has 1 net.
[02/18 17:57:57     37s] #Build and mark too close pins for the same net.
[02/18 17:57:57     37s] ### Time Record (Cell Pin Access) is installed.
[02/18 17:57:57     37s] #Initial pin access analysis.
[02/18 17:57:57     37s] #Detail pin access analysis.
[02/18 17:57:57     37s] ### Time Record (Cell Pin Access) is uninstalled.
[02/18 17:57:57     37s] # metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
[02/18 17:57:57     37s] # metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
[02/18 17:57:57     37s] # metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
[02/18 17:57:57     37s] # metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[02/18 17:57:57     37s] # metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[02/18 17:57:57     37s] # metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[02/18 17:57:57     37s] # metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[02/18 17:57:57     37s] # metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[02/18 17:57:57     37s] # metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
[02/18 17:57:57     37s] # metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
[02/18 17:57:57     37s] #Bottom routing layer index=1(metal1), bottom routing layer for shielding=1(metal1), bottom shield layer=1(metal1)
[02/18 17:57:57     37s] #shield_bottom_stripe_layer=1(metal1), shield_top_stripe_layer=4(metal4)
[02/18 17:57:57     37s] #pin_access_rlayer=2(metal2)
[02/18 17:57:57     37s] #shield_top_dpt_rlayer=-1 top_rlayer=4 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[02/18 17:57:57     37s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[02/18 17:57:57     38s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1759.18 (MB), peak = 1810.62 (MB)
[02/18 17:57:57     38s] #Using user defined Ggrids in DB.
[02/18 17:57:57     38s] #Done routing data preparation.
[02/18 17:57:57     38s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1760.98 (MB), peak = 1810.62 (MB)
[02/18 17:57:57     38s] ### Time Record (Data Preparation) is uninstalled.
[02/18 17:57:57     38s] ### Time Record (Detail Routing) is installed.
[02/18 17:57:57     38s] #Minimum voltage of a net in the design = 0.000.
[02/18 17:57:57     38s] #Maximum voltage of a net in the design = 1.100.
[02/18 17:57:57     38s] #Voltage range [0.000 - 1.100] has 330 nets.
[02/18 17:57:57     38s] #Voltage range [1.100 - 1.100] has 1 net.
[02/18 17:57:57     38s] #Voltage range [0.000 - 0.000] has 1 net.
[02/18 17:57:57     38s] #Minimum voltage of a net in the design = 0.000.
[02/18 17:57:57     38s] #Maximum voltage of a net in the design = 1.100.
[02/18 17:57:57     38s] #Voltage range [0.000 - 1.100] has 330 nets.
[02/18 17:57:57     38s] #Voltage range [1.100 - 1.100] has 1 net.
[02/18 17:57:57     38s] #Voltage range [0.000 - 0.000] has 1 net.
[02/18 17:57:57     38s] #Minimum voltage of a net in the design = 0.000.
[02/18 17:57:57     38s] #Maximum voltage of a net in the design = 1.100.
[02/18 17:57:57     38s] #Voltage range [0.000 - 1.100] has 330 nets.
[02/18 17:57:57     38s] #Voltage range [1.100 - 1.100] has 1 net.
[02/18 17:57:57     38s] #Voltage range [0.000 - 0.000] has 1 net.
[02/18 17:57:57     38s] ### drc_pitch = 3280 ( 1.64000 um) drc_range = 3140 ( 1.57000 um) route_pitch = 560 ( 0.28000 um) patch_pitch = 6360 ( 3.18000 um) top_route_layer = 4 top_pin_layer = 4
[02/18 17:57:57     38s] #
[02/18 17:57:57     38s] #Start Detail Routing..
[02/18 17:57:57     38s] #start initial detail routing ...
[02/18 17:57:57     38s] ### Design has 0 dirty nets
[02/18 17:57:59     39s] ### Gcell dirty-map stats: routing = 100.00%
[02/18 17:57:59     39s] #   number of violations = 21
[02/18 17:57:59     39s] #
[02/18 17:57:59     39s] #    By Layer and Type :
[02/18 17:57:59     39s] #	         MetSpc    Short   Totals
[02/18 17:57:59     39s] #	metal1        0        1        1
[02/18 17:57:59     39s] #	metal2        0       11       11
[02/18 17:57:59     39s] #	metal3        3        2        5
[02/18 17:57:59     39s] #	metal4        0        4        4
[02/18 17:57:59     39s] #	Totals        3       18       21
[02/18 17:57:59     39s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1773.77 (MB), peak = 1844.45 (MB)
[02/18 17:57:59     39s] #start 1st optimization iteration ...
[02/18 17:58:00     41s] ### Gcell dirty-map stats: routing = 100.00%
[02/18 17:58:00     41s] #   number of violations = 3
[02/18 17:58:00     41s] #
[02/18 17:58:00     41s] #    By Layer and Type :
[02/18 17:58:00     41s] #	          Short   Totals
[02/18 17:58:00     41s] #	metal1        0        0
[02/18 17:58:00     41s] #	metal2        3        3
[02/18 17:58:00     41s] #	Totals        3        3
[02/18 17:58:00     41s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1779.07 (MB), peak = 1844.45 (MB)
[02/18 17:58:00     41s] #start 2nd optimization iteration ...
[02/18 17:58:00     41s] ### Gcell dirty-map stats: routing = 100.00%
[02/18 17:58:00     41s] #   number of violations = 0
[02/18 17:58:00     41s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1778.63 (MB), peak = 1844.45 (MB)
[02/18 17:58:00     41s] #Complete Detail Routing.
[02/18 17:58:00     41s] #Total number of nets with non-default rule or having extra spacing = 1
[02/18 17:58:00     41s] #Total wire length = 3197 um.
[02/18 17:58:00     41s] #Total half perimeter of net bounding box = 2750 um.
[02/18 17:58:00     41s] #Total wire length on LAYER metal1 = 91 um.
[02/18 17:58:00     41s] #Total wire length on LAYER metal2 = 881 um.
[02/18 17:58:00     41s] #Total wire length on LAYER metal3 = 1504 um.
[02/18 17:58:00     41s] #Total wire length on LAYER metal4 = 720 um.
[02/18 17:58:00     41s] #Total wire length on LAYER metal5 = 0 um.
[02/18 17:58:00     41s] #Total wire length on LAYER metal6 = 0 um.
[02/18 17:58:00     41s] #Total wire length on LAYER metal7 = 0 um.
[02/18 17:58:00     41s] #Total wire length on LAYER metal8 = 0 um.
[02/18 17:58:00     41s] #Total wire length on LAYER metal9 = 0 um.
[02/18 17:58:00     41s] #Total wire length on LAYER metal10 = 0 um.
[02/18 17:58:00     41s] #Total number of vias = 2729
[02/18 17:58:00     41s] #Up-Via Summary (total 2729):
[02/18 17:58:00     41s] #           
[02/18 17:58:00     41s] #-----------------------
[02/18 17:58:00     41s] # metal1           1182
[02/18 17:58:00     41s] # metal2           1095
[02/18 17:58:00     41s] # metal3            452
[02/18 17:58:00     41s] #-----------------------
[02/18 17:58:00     41s] #                  2729 
[02/18 17:58:00     41s] #
[02/18 17:58:00     41s] #Total number of DRC violations = 0
[02/18 17:58:00     41s] ### Time Record (Detail Routing) is uninstalled.
[02/18 17:58:00     41s] #Cpu time = 00:00:03
[02/18 17:58:00     41s] #Elapsed time = 00:00:03
[02/18 17:58:00     41s] #Increased memory = 23.52 (MB)
[02/18 17:58:00     41s] #Total memory = 1778.63 (MB)
[02/18 17:58:00     41s] #Peak memory = 1844.45 (MB)
[02/18 17:58:00     41s] ### detail_route design signature (28): route=1748225658 flt_obj=0 vio=1905142130 shield_wire=1
[02/18 17:58:00     41s] ### Time Record (DB Export) is installed.
[02/18 17:58:00     41s] ### export design design signature (29): route=1748225658 fixed_route=1856704831 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=921729340 dirty_area=0 del_dirty_area=0 cell=244597546 placement=61652558 pin_access=819410142 inst_pattern=1 via=1185899695 routing_via=1774068281
[02/18 17:58:00     41s] ### Time Record (DB Export) is uninstalled.
[02/18 17:58:00     41s] ### Time Record (Post Callback) is installed.
[02/18 17:58:00     41s] ### Time Record (Post Callback) is uninstalled.
[02/18 17:58:00     41s] #
[02/18 17:58:00     41s] #detailRoute statistics:
[02/18 17:58:00     41s] #Cpu time = 00:00:03
[02/18 17:58:00     41s] #Elapsed time = 00:00:04
[02/18 17:58:00     41s] #Increased memory = -20.75 (MB)
[02/18 17:58:00     41s] #Total memory = 1733.85 (MB)
[02/18 17:58:00     41s] #Peak memory = 1844.45 (MB)
[02/18 17:58:00     41s] #Number of warnings = 0
[02/18 17:58:00     41s] #Total number of warnings = 6
[02/18 17:58:00     41s] #Number of fails = 0
[02/18 17:58:00     41s] #Total number of fails = 0
[02/18 17:58:00     41s] #Complete detailRoute on Wed Feb 18 17:58:00 2026
[02/18 17:58:00     41s] #
[02/18 17:58:00     41s] ### import design signature (30): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=819410142 inst_pattern=1 via=1185899695 routing_via=1774068281
[02/18 17:58:00     41s] ### Time Record (detailRoute) is uninstalled.
[02/18 17:58:00     41s] ### 
[02/18 17:58:00     41s] ###   Scalability Statistics
[02/18 17:58:00     41s] ### 
[02/18 17:58:00     41s] ### --------------------------------+----------------+----------------+----------------+
[02/18 17:58:00     41s] ###   detailRoute                   |        cpu time|    elapsed time|     scalability|
[02/18 17:58:00     41s] ### --------------------------------+----------------+----------------+----------------+
[02/18 17:58:00     41s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[02/18 17:58:00     41s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[02/18 17:58:00     41s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[02/18 17:58:00     41s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[02/18 17:58:00     41s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[02/18 17:58:00     41s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[02/18 17:58:00     41s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[02/18 17:58:00     41s] ###   Detail Routing                |        00:00:03|        00:00:03|             1.0|
[02/18 17:58:00     41s] ###   Entire Command                |        00:00:03|        00:00:04|             1.0|
[02/18 17:58:00     41s] ### --------------------------------+----------------+----------------+----------------+
[02/18 17:58:00     41s] ### 
[02/18 17:58:00     41s] #% End detailRoute (date=02/18 17:58:00, total cpu=0:00:03.5, real=0:00:03.0, peak res=1844.5M, current mem=1733.9M)
[02/18 17:58:00     41s] <CMD> setAnalysisMode -checkType setup -asyncChecks async -skew true
[02/18 17:58:00     41s] 
[02/18 17:58:00     41s] TimeStamp Deleting Cell Server Begin ...
[02/18 17:58:00     41s] 
[02/18 17:58:00     41s] TimeStamp Deleting Cell Server End ...
[02/18 17:58:00     41s] <CMD> buildTimingGraph
[02/18 17:58:00     41s] <CMD> report_timing -nworst 10 -net > $setup_rpt
[02/18 17:58:00     41s] AAE_INFO: opIsDesignInPostRouteState() is 1
[02/18 17:58:00     41s] #################################################################################
[02/18 17:58:00     41s] # Design Stage: PostRoute
[02/18 17:58:00     41s] # Design Name: s1494_bench
[02/18 17:58:00     41s] # Design Mode: 45nm
[02/18 17:58:00     41s] # Analysis Mode: MMMC OCV 
[02/18 17:58:00     41s] # Parasitics Mode: No SPEF/RCDB 
[02/18 17:58:00     41s] # Signoff Settings: SI Off 
[02/18 17:58:00     41s] #################################################################################
[02/18 17:58:00     41s] Extraction called for design 's1494_bench' of instances=314 and nets=332 using extraction engine 'preRoute' .
[02/18 17:58:00     41s] PreRoute RC Extraction called for design s1494_bench.
[02/18 17:58:00     41s] RC Extraction called in multi-corner(1) mode.
[02/18 17:58:00     41s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[02/18 17:58:00     41s] Type 'man IMPEXT-6197' for more detail.
[02/18 17:58:00     41s] RCMode: PreRoute, with Assume Metal Fill 1.00
[02/18 17:58:00     41s]       RC Corner Indexes            0   
[02/18 17:58:00     41s] Capacitance Scaling Factor   : 1.00000 
[02/18 17:58:00     41s] Resistance Scaling Factor    : 1.00000 
[02/18 17:58:00     41s] Clock Cap. Scaling Factor    : 1.00000 
[02/18 17:58:00     41s] Clock Res. Scaling Factor    : 1.00000 
[02/18 17:58:00     41s] Shrink Factor                : 1.00000
[02/18 17:58:00     41s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/18 17:58:00     41s] RC extraction is honoring NDR for assume metal fill.
[02/18 17:58:00     41s] 
[02/18 17:58:00     41s] Trim Metal Layers:
[02/18 17:58:00     41s] LayerId::1 widthSet size::1
[02/18 17:58:00     41s] LayerId::2 widthSet size::1
[02/18 17:58:00     41s] LayerId::3 widthSet size::1
[02/18 17:58:00     41s] LayerId::4 widthSet size::1
[02/18 17:58:00     41s] LayerId::5 widthSet size::1
[02/18 17:58:00     41s] LayerId::6 widthSet size::1
[02/18 17:58:00     41s] LayerId::7 widthSet size::1
[02/18 17:58:00     41s] LayerId::8 widthSet size::1
[02/18 17:58:00     41s] LayerId::9 widthSet size::1
[02/18 17:58:00     41s] LayerId::10 widthSet size::1
[02/18 17:58:00     41s] Updating RC grid for preRoute extraction ...
[02/18 17:58:00     41s] eee: pegSigSF::1.070000
[02/18 17:58:00     41s] Initializing multi-corner resistance tables ...
[02/18 17:58:00     41s] eee: l::1 avDens::0.055626 usedTrk::50.063607 availTrk::900.000000 sigTrk::50.063607
[02/18 17:58:00     41s] eee: l::2 avDens::0.113018 usedTrk::74.948929 availTrk::663.157895 sigTrk::74.948929
[02/18 17:58:00     41s] eee: l::3 avDens::0.187292 usedTrk::112.375182 availTrk::600.000000 sigTrk::112.375182
[02/18 17:58:00     41s] eee: l::4 avDens::0.257300 usedTrk::51.459999 availTrk::200.000000 sigTrk::51.459999
[02/18 17:58:00     41s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:58:00     41s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:58:00     41s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:58:00     41s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:58:00     41s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:58:00     41s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:58:00     41s] {RT _default_rc_corner_ 0 4 4 {3 0} 1}
[02/18 17:58:00     41s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.282348 uaWl=1.000000 uaWlH=0.224268 aWlH=0.000000 lMod=0 pMax=0.876400 pMod=80 wcR=0.223500 newSi=0.001600 wHLS=0.558750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[02/18 17:58:00     41s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1979.727M)
[02/18 17:58:00     41s] Calculate early delays in OCV mode...
[02/18 17:58:00     41s] Calculate late delays in OCV mode...
[02/18 17:58:00     41s] Topological Sorting (REAL = 0:00:00.0, MEM = 1987.2M, InitMEM = 1987.2M)
[02/18 17:58:00     41s] Start delay calculation (fullDC) (1 T). (MEM=1987.25)
[02/18 17:58:00     41s] End AAE Lib Interpolated Model. (MEM=2006.98 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/18 17:58:01     41s] Total number of fetched objects 330
[02/18 17:58:01     41s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/18 17:58:01     41s] End delay calculation. (MEM=2046.67 CPU=0:00:00.1 REAL=0:00:01.0)
[02/18 17:58:01     41s] End delay calculation (fullDC). (MEM=2046.67 CPU=0:00:00.1 REAL=0:00:01.0)
[02/18 17:58:01     41s] *** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 2046.7M) ***
[02/18 17:58:01     41s] <CMD> setAnalysisMode -checkType hold -asyncChecks async -skew true
[02/18 17:58:01     41s] <CMD> buildTimingGraph
[02/18 17:58:01     41s] <CMD> report_timing -nworst 10 -net > $hold_rpt
[02/18 17:58:01     41s] AAE_INFO: opIsDesignInPostRouteState() is 1
[02/18 17:58:01     41s] #################################################################################
[02/18 17:58:01     41s] # Design Stage: PostRoute
[02/18 17:58:01     41s] # Design Name: s1494_bench
[02/18 17:58:01     41s] # Design Mode: 45nm
[02/18 17:58:01     41s] # Analysis Mode: MMMC OCV 
[02/18 17:58:01     41s] # Parasitics Mode: No SPEF/RCDB 
[02/18 17:58:01     41s] # Signoff Settings: SI Off 
[02/18 17:58:01     41s] #################################################################################
[02/18 17:58:01     41s] Calculate late delays in OCV mode...
[02/18 17:58:01     41s] Calculate early delays in OCV mode...
[02/18 17:58:01     41s] Topological Sorting (REAL = 0:00:00.0, MEM = 2026.9M, InitMEM = 2026.9M)
[02/18 17:58:01     41s] Start delay calculation (fullDC) (1 T). (MEM=2026.95)
[02/18 17:58:01     41s] End AAE Lib Interpolated Model. (MEM=2046.67 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/18 17:58:01     42s] Total number of fetched objects 330
[02/18 17:58:01     42s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/18 17:58:01     42s] End delay calculation. (MEM=2046.67 CPU=0:00:00.1 REAL=0:00:00.0)
[02/18 17:58:01     42s] End delay calculation (fullDC). (MEM=2046.67 CPU=0:00:00.1 REAL=0:00:00.0)
[02/18 17:58:01     42s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2046.7M) ***
[02/18 17:58:01     42s] <CMD> report_power > /u/ee/ugrad/palatics/ee201a/lab4/output/part2_run_20260218_175712_1716857_util0.991/timing_driven/metrics/timing_driven_after_detail_route_power.rpt
[02/18 17:58:01     42s] env CDS_WORKAREA is set to /w/home.19/ee/ugrad/palatics/ee201a/lab4
[02/18 17:58:01     42s] 
[02/18 17:58:01     42s] Begin Power Analysis
[02/18 17:58:01     42s] 
[02/18 17:58:01     42s]              0V	    VSS
[02/18 17:58:01     42s]            1.1V	    VDD
[02/18 17:58:01     42s] Begin Processing Timing Library for Power Calculation
[02/18 17:58:01     42s] 
[02/18 17:58:01     42s] Ended Processing Timing Library for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1786.12MB/3425.07MB/1834.15MB)
[02/18 17:58:01     42s] 
[02/18 17:58:01     42s] 
[02/18 17:58:01     42s] 
[02/18 17:58:01     42s] Begin Processing Power Net/Grid for Power Calculation
[02/18 17:58:01     42s] 
[02/18 17:58:01     42s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1786.12MB/3425.07MB/1834.15MB)
[02/18 17:58:01     42s] 
[02/18 17:58:01     42s] Begin Processing Timing Window Data for Power Calculation
[02/18 17:58:01     42s] 
[02/18 17:58:01     42s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1786.12MB/3425.07MB/1834.15MB)
[02/18 17:58:01     42s] 
[02/18 17:58:01     42s] Begin Processing User Attributes
[02/18 17:58:01     42s] 
[02/18 17:58:01     42s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1786.12MB/3425.07MB/1834.15MB)
[02/18 17:58:01     42s] 
[02/18 17:58:01     42s] Begin Processing Signal Activity
[02/18 17:58:01     42s] 
[02/18 17:58:01     42s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1786.12MB/3425.07MB/1834.15MB)
[02/18 17:58:01     42s] 
[02/18 17:58:01     42s] Begin Power Computation
[02/18 17:58:01     42s] 
[02/18 17:58:01     42s]       ----------------------------------------------------------
[02/18 17:58:01     42s]       # of cell(s) missing both power/leakage table: 0
[02/18 17:58:01     42s]       # of cell(s) missing power table: 0
[02/18 17:58:01     42s]       # of cell(s) missing leakage table: 0
[02/18 17:58:01     42s]       ----------------------------------------------------------
[02/18 17:58:01     42s] 
[02/18 17:58:01     42s] 
[02/18 17:58:01     42s]       # of MSMV cell(s) missing power_level: 0
[02/18 17:58:01     42s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1786.75MB/3433.08MB/1834.15MB)
[02/18 17:58:01     42s] 
[02/18 17:58:01     42s] Begin Processing User Attributes
[02/18 17:58:01     42s] 
[02/18 17:58:01     42s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1786.75MB/3433.08MB/1834.15MB)
[02/18 17:58:01     42s] 
[02/18 17:58:01     42s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1786.75MB/3433.08MB/1834.15MB)
[02/18 17:58:01     42s] 
[02/18 17:58:01     42s] *



[02/18 17:58:01     42s] Total Power
[02/18 17:58:01     42s] -----------------------------------------------------------------------------------------
[02/18 17:58:01     42s] Total Internal Power:        0.08263718 	   44.7209%
[02/18 17:58:01     42s] Total Switching Power:       0.09717308 	   52.5873%
[02/18 17:58:01     42s] Total Leakage Power:         0.00497407 	    2.6918%
[02/18 17:58:01     42s] Total Power:                 0.18478434
[02/18 17:58:01     42s] -----------------------------------------------------------------------------------------
[02/18 17:58:01     42s] Processing average sequential pin duty cycle 
[02/18 17:58:01     42s] 
[02/18 17:58:01     42s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/18 17:58:01     42s] Summary for sequential cells identification: 
[02/18 17:58:01     42s]   Identified SBFF number: 16
[02/18 17:58:01     42s]   Identified MBFF number: 0
[02/18 17:58:01     42s]   Identified SB Latch number: 0
[02/18 17:58:01     42s]   Identified MB Latch number: 0
[02/18 17:58:01     42s]   Not identified SBFF number: 0
[02/18 17:58:01     42s]   Not identified MBFF number: 0
[02/18 17:58:01     42s]   Not identified SB Latch number: 0
[02/18 17:58:01     42s]   Not identified MB Latch number: 0
[02/18 17:58:01     42s]   Number of sequential cells which are not FFs: 13
[02/18 17:58:01     42s]  Visiting view : _default_view_
[02/18 17:58:01     42s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[02/18 17:58:01     42s]    : PowerDomain = none : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = -1
[02/18 17:58:01     42s]  Visiting view : _default_view_
[02/18 17:58:01     42s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[02/18 17:58:01     42s]    : PowerDomain = none : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = -1
[02/18 17:58:01     42s] TLC MultiMap info (StdDelay):
[02/18 17:58:01     42s]   : _default_delay_corner_ + default_library_set + 1 + no RcCorner := 10.9ps
[02/18 17:58:01     42s]   : _default_delay_corner_ + default_library_set + 1 + _default_rc_corner_ := 11.9ps
[02/18 17:58:01     42s]  Setting StdDelay to: 11.9ps
[02/18 17:58:01     42s] 
[02/18 17:58:01     42s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/18 17:58:01     42s] <CMD> optDesign -postRoute
[02/18 17:58:01     42s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1779.2M, totSessionCpu=0:00:42 **
[02/18 17:58:01     42s] *** optDesign #2 [begin] : totSession cpu/real = 0:00:42.2/0:00:48.1 (0.9), mem = 2018.7M
[02/18 17:58:01     42s] Info: 1 threads available for lower-level modules during optimization.
[02/18 17:58:01     42s] GigaOpt running with 1 threads.
[02/18 17:58:01     42s] *** InitOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:00:42.2/0:00:48.1 (0.9), mem = 2018.7M
[02/18 17:58:01     42s] **INFO: User settings:
[02/18 17:58:01     42s] setNanoRouteMode -extractThirdPartyCompatible  false
[02/18 17:58:01     42s] setNanoRouteMode -grouteExpTdStdDelay          14.1
[02/18 17:58:01     42s] setNanoRouteMode -routeTopRoutingLayer         4
[02/18 17:58:01     42s] setDesignMode -process                         45
[02/18 17:58:01     42s] setDesignMode -topRoutingLayer                 metal4
[02/18 17:58:01     42s] setExtractRCMode -assumeMetFill                1
[02/18 17:58:01     42s] setExtractRCMode -coupling_c_th                0.1
[02/18 17:58:01     42s] setExtractRCMode -engine                       preRoute
[02/18 17:58:01     42s] setExtractRCMode -layerIndependent             1
[02/18 17:58:01     42s] setExtractRCMode -relative_c_th                1
[02/18 17:58:01     42s] setExtractRCMode -total_c_th                   0
[02/18 17:58:01     42s] setUsefulSkewMode -ecoRoute                    false
[02/18 17:58:01     42s] setDelayCalMode -enable_high_fanout            true
[02/18 17:58:01     42s] setDelayCalMode -engine                        aae
[02/18 17:58:01     42s] setDelayCalMode -ignoreNetLoad                 false
[02/18 17:58:01     42s] setDelayCalMode -socv_accuracy_mode            low
[02/18 17:58:01     42s] setOptMode -activeHoldViews                    { _default_view_ }
[02/18 17:58:01     42s] setOptMode -activeSetupViews                   { _default_view_ }
[02/18 17:58:01     42s] setOptMode -autoHoldViews                      { _default_view_}
[02/18 17:58:01     42s] setOptMode -autoSetupViews                     { _default_view_}
[02/18 17:58:01     42s] setOptMode -autoTDGRSetupViews                 { _default_view_}
[02/18 17:58:01     42s] setOptMode -autoViewHoldTargetSlack            0
[02/18 17:58:01     42s] setOptMode -drcMargin                          0
[02/18 17:58:01     42s] setOptMode -fixDrc                             true
[02/18 17:58:01     42s] setOptMode -optimizeFF                         true
[02/18 17:58:01     42s] setOptMode -preserveAllSequential              false
[02/18 17:58:01     42s] setOptMode -setupTargetSlack                   0
[02/18 17:58:01     42s] setSIMode -separate_delta_delay_on_data        true
[02/18 17:58:01     42s] setPlaceMode -place_global_place_io_pins       true
[02/18 17:58:01     42s] setPlaceMode -place_global_reorder_scan        false
[02/18 17:58:01     42s] setPlaceMode -timingDriven                     true
[02/18 17:58:01     42s] setAnalysisMode -analysisType                  onChipVariation
[02/18 17:58:01     42s] setAnalysisMode -asyncChecks                   async
[02/18 17:58:01     42s] setAnalysisMode -checkType                     hold
[02/18 17:58:01     42s] setAnalysisMode -clkSrcPath                    true
[02/18 17:58:01     42s] setAnalysisMode -clockPropagation              sdcControl
[02/18 17:58:01     42s] setAnalysisMode -cppr                          both
[02/18 17:58:01     42s] setAnalysisMode -skew                          true
[02/18 17:58:01     42s] setAnalysisMode -usefulSkew                    true
[02/18 17:58:01     42s] setAnalysisMode -virtualIPO                    false
[02/18 17:58:01     42s] 
[02/18 17:58:01     42s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[02/18 17:58:01     42s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[02/18 17:58:01     42s] Need call spDPlaceInit before registerPrioInstLoc.
[02/18 17:58:01     42s] Switching SI Aware to true by default in postroute mode   
[02/18 17:58:01     42s] AAE_INFO: switching -siAware from false to true ...
[02/18 17:58:01     42s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[02/18 17:58:01     42s] OPERPROF: Starting DPlace-Init at level 1, MEM:1992.9M, EPOCH TIME: 1771466281.584467
[02/18 17:58:01     42s] Processing tracks to init pin-track alignment.
[02/18 17:58:01     42s] z: 2, totalTracks: 1
[02/18 17:58:01     42s] z: 4, totalTracks: 1
[02/18 17:58:01     42s] z: 6, totalTracks: 1
[02/18 17:58:01     42s] z: 8, totalTracks: 1
[02/18 17:58:01     42s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/18 17:58:01     42s] All LLGs are deleted
[02/18 17:58:01     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:01     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:01     42s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1992.9M, EPOCH TIME: 1771466281.586552
[02/18 17:58:01     42s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1992.9M, EPOCH TIME: 1771466281.586606
[02/18 17:58:01     42s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1992.9M, EPOCH TIME: 1771466281.586991
[02/18 17:58:01     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:01     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:01     42s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1992.9M, EPOCH TIME: 1771466281.587477
[02/18 17:58:01     42s] Max number of tech site patterns supported in site array is 256.
[02/18 17:58:01     42s] Core basic site is NCSU_FreePDK_45nm
[02/18 17:58:01     42s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1992.9M, EPOCH TIME: 1771466281.590725
[02/18 17:58:01     42s] After signature check, allow fast init is true, keep pre-filter is true.
[02/18 17:58:01     42s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/18 17:58:01     42s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:1992.9M, EPOCH TIME: 1771466281.591135
[02/18 17:58:01     42s] Fast DP-INIT is on for default
[02/18 17:58:01     42s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/18 17:58:01     42s] Atter site array init, number of instance map data is 0.
[02/18 17:58:01     42s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.003, REAL:0.005, MEM:1992.9M, EPOCH TIME: 1771466281.592195
[02/18 17:58:01     42s] 
[02/18 17:58:01     42s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/18 17:58:01     42s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/18 17:58:01     42s] OPERPROF:     Starting CMU at level 3, MEM:1992.9M, EPOCH TIME: 1771466281.592692
[02/18 17:58:01     42s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1992.9M, EPOCH TIME: 1771466281.593167
[02/18 17:58:01     42s] 
[02/18 17:58:01     42s] Bad Lib Cell Checking (CMU) is done! (0)
[02/18 17:58:01     42s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.004, REAL:0.007, MEM:1992.9M, EPOCH TIME: 1771466281.593532
[02/18 17:58:01     42s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1992.9M, EPOCH TIME: 1771466281.593813
[02/18 17:58:01     42s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:2008.9M, EPOCH TIME: 1771466281.594505
[02/18 17:58:01     42s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2008.9MB).
[02/18 17:58:01     42s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.007, REAL:0.010, MEM:2008.9M, EPOCH TIME: 1771466281.594892
[02/18 17:58:01     42s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2008.9M, EPOCH TIME: 1771466281.594939
[02/18 17:58:01     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:01     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:01     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:01     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:01     42s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:1998.9M, EPOCH TIME: 1771466281.598105
[02/18 17:58:01     42s] 
[02/18 17:58:01     42s] Creating Lib Analyzer ...
[02/18 17:58:01     42s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 BUF_X4 BUF_X2 BUF_X1 BUF_X8)
[02/18 17:58:01     42s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X4 INV_X2 INV_X1 INV_X8 INV_X16 INV_X32)
[02/18 17:58:01     42s] Total number of usable delay cells from Lib Analyzer: 2 ( BUF_X16 BUF_X32)
[02/18 17:58:01     42s] 
[02/18 17:58:01     42s] {RT _default_rc_corner_ 0 4 4 {3 0} 1}
[02/18 17:58:01     42s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:42.5 mem=2005.0M
[02/18 17:58:01     42s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:42.5 mem=2005.0M
[02/18 17:58:01     42s] Creating Lib Analyzer, finished. 
[02/18 17:58:01     42s] Effort level <high> specified for reg2reg path_group
[02/18 17:58:01     42s] **WARN: (IMPOPT-7320):	Glitch fixing is enabled but glitch report is disabled. Glitch reporting can be enabled using command setSIMode -enable_glitch_report true
[02/18 17:58:01     42s] Processing average sequential pin duty cycle 
[02/18 17:58:01     42s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1796.4M, totSessionCpu=0:00:43 **
[02/18 17:58:01     42s] *** Changing analysis mode to setup ***
[02/18 17:58:01     42s] 
[02/18 17:58:01     42s] TimeStamp Deleting Cell Server Begin ...
[02/18 17:58:01     42s] Deleting Lib Analyzer.
[02/18 17:58:01     42s] 
[02/18 17:58:01     42s] TimeStamp Deleting Cell Server End ...
[02/18 17:58:01     42s] Existing Dirty Nets : 0
[02/18 17:58:01     42s] New Signature Flow (optDesignCheckOptions) ....
[02/18 17:58:01     42s] #Taking db snapshot
[02/18 17:58:01     42s] #Taking db snapshot ... done
[02/18 17:58:01     42s] OPERPROF: Starting checkPlace at level 1, MEM:2051.1M, EPOCH TIME: 1771466281.942840
[02/18 17:58:01     42s] Processing tracks to init pin-track alignment.
[02/18 17:58:01     42s] z: 2, totalTracks: 1
[02/18 17:58:01     42s] z: 4, totalTracks: 1
[02/18 17:58:01     42s] z: 6, totalTracks: 1
[02/18 17:58:01     42s] z: 8, totalTracks: 1
[02/18 17:58:01     42s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[02/18 17:58:01     42s] All LLGs are deleted
[02/18 17:58:01     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:01     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:01     42s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2051.1M, EPOCH TIME: 1771466281.944730
[02/18 17:58:01     42s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2051.1M, EPOCH TIME: 1771466281.945113
[02/18 17:58:01     42s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2051.1M, EPOCH TIME: 1771466281.945506
[02/18 17:58:01     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:01     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:01     42s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2051.1M, EPOCH TIME: 1771466281.946172
[02/18 17:58:01     42s] Max number of tech site patterns supported in site array is 256.
[02/18 17:58:01     42s] Core basic site is NCSU_FreePDK_45nm
[02/18 17:58:01     42s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2051.1M, EPOCH TIME: 1771466281.948896
[02/18 17:58:01     42s] After signature check, allow fast init is false, keep pre-filter is true.
[02/18 17:58:01     42s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[02/18 17:58:01     42s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2051.1M, EPOCH TIME: 1771466281.949280
[02/18 17:58:01     42s] SiteArray: non-trimmed site array dimensions = 13 x 101
[02/18 17:58:01     42s] SiteArray: use 20,480 bytes
[02/18 17:58:01     42s] SiteArray: current memory after site array memory allocation 2051.1M
[02/18 17:58:01     42s] SiteArray: FP blocked sites are writable
[02/18 17:58:01     42s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/18 17:58:01     42s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2051.1M, EPOCH TIME: 1771466281.950769
[02/18 17:58:01     42s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:2051.1M, EPOCH TIME: 1771466281.950877
[02/18 17:58:01     42s] SiteArray: number of non floorplan blocked sites for llg default is 1313
[02/18 17:58:01     42s] Atter site array init, number of instance map data is 0.
[02/18 17:58:01     42s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.003, REAL:0.005, MEM:2051.1M, EPOCH TIME: 1771466281.951264
[02/18 17:58:01     42s] 
[02/18 17:58:01     42s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/18 17:58:01     42s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/18 17:58:01     42s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.004, REAL:0.007, MEM:2051.1M, EPOCH TIME: 1771466281.952029
[02/18 17:58:01     42s] Begin checking placement ... (start mem=2051.1M, init mem=2051.1M)
[02/18 17:58:01     42s] Begin checking exclusive groups violation ...
[02/18 17:58:01     42s] There are 0 groups to check, max #box is 0, total #box is 0
[02/18 17:58:01     42s] Finished checking exclusive groups violations. Found 0 Vio.
[02/18 17:58:01     42s] 
[02/18 17:58:01     42s] Running CheckPlace using 1 thread in normal mode...
[02/18 17:58:01     42s] 
[02/18 17:58:01     42s] ...checkPlace normal is done!
[02/18 17:58:01     42s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2051.1M, EPOCH TIME: 1771466281.956599
[02/18 17:58:01     42s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.001, MEM:2051.1M, EPOCH TIME: 1771466281.957135
[02/18 17:58:01     42s] *info: Placed = 314           
[02/18 17:58:01     42s] *info: Unplaced = 0           
[02/18 17:58:01     42s] Placement Density:98.17%(343/349)
[02/18 17:58:01     42s] Placement Density (including fixed std cells):98.17%(343/349)
[02/18 17:58:01     42s] All LLGs are deleted
[02/18 17:58:01     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:314).
[02/18 17:58:01     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:01     42s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2051.1M, EPOCH TIME: 1771466281.958135
[02/18 17:58:01     42s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2051.1M, EPOCH TIME: 1771466281.958187
[02/18 17:58:01     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:01     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:01     42s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2051.1M)
[02/18 17:58:01     42s] OPERPROF: Finished checkPlace at level 1, CPU:0.011, REAL:0.016, MEM:2051.1M, EPOCH TIME: 1771466281.958728
[02/18 17:58:01     42s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[02/18 17:58:01     42s] Type 'man IMPEXT-3493' for more detail.
[02/18 17:58:01     42s]  Initial DC engine is -> aae
[02/18 17:58:01     42s]  
[02/18 17:58:01     42s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[02/18 17:58:01     42s]  
[02/18 17:58:01     42s]  
[02/18 17:58:01     42s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[02/18 17:58:01     42s]  
[02/18 17:58:01     42s] Reset EOS DB
[02/18 17:58:01     42s] Ignoring AAE DB Resetting ...
[02/18 17:58:01     42s]  Set Options for AAE Based Opt flow 
[02/18 17:58:01     42s] *** optDesign -postRoute ***
[02/18 17:58:01     42s] DRC Margin: user margin 0.0; extra margin 0
[02/18 17:58:01     42s] Setup Target Slack: user slack 0
[02/18 17:58:01     42s] Hold Target Slack: user slack 0
[02/18 17:58:01     42s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/18 17:58:01     42s] Opt: RC extraction mode changed to 'detail'
[02/18 17:58:01     42s] All LLGs are deleted
[02/18 17:58:01     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:01     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:01     42s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2051.1M, EPOCH TIME: 1771466281.975405
[02/18 17:58:01     42s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2051.1M, EPOCH TIME: 1771466281.975461
[02/18 17:58:01     42s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2051.1M, EPOCH TIME: 1771466281.975908
[02/18 17:58:01     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:01     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:01     42s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2051.1M, EPOCH TIME: 1771466281.976532
[02/18 17:58:01     42s] Max number of tech site patterns supported in site array is 256.
[02/18 17:58:01     42s] Core basic site is NCSU_FreePDK_45nm
[02/18 17:58:01     42s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2051.1M, EPOCH TIME: 1771466281.979392
[02/18 17:58:01     42s] After signature check, allow fast init is false, keep pre-filter is true.
[02/18 17:58:01     42s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[02/18 17:58:01     42s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2051.1M, EPOCH TIME: 1771466281.979818
[02/18 17:58:01     42s] SiteArray: non-trimmed site array dimensions = 13 x 101
[02/18 17:58:01     42s] SiteArray: use 20,480 bytes
[02/18 17:58:01     42s] SiteArray: current memory after site array memory allocation 2051.1M
[02/18 17:58:01     42s] SiteArray: FP blocked sites are writable
[02/18 17:58:01     42s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2051.1M, EPOCH TIME: 1771466281.980302
[02/18 17:58:01     42s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:2051.1M, EPOCH TIME: 1771466281.980552
[02/18 17:58:01     42s] SiteArray: number of non floorplan blocked sites for llg default is 1313
[02/18 17:58:01     42s] Atter site array init, number of instance map data is 0.
[02/18 17:58:01     42s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.003, REAL:0.004, MEM:2051.1M, EPOCH TIME: 1771466281.980648
[02/18 17:58:01     42s] 
[02/18 17:58:01     42s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/18 17:58:01     42s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/18 17:58:01     42s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.004, REAL:0.005, MEM:2051.1M, EPOCH TIME: 1771466281.980838
[02/18 17:58:01     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:01     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:01     42s] Multi-VT timing optimization disabled based on library information.
[02/18 17:58:01     42s] 
[02/18 17:58:01     42s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/18 17:58:01     42s] Summary for sequential cells identification: 
[02/18 17:58:01     42s]   Identified SBFF number: 16
[02/18 17:58:01     42s]   Identified MBFF number: 0
[02/18 17:58:01     42s]   Identified SB Latch number: 0
[02/18 17:58:01     42s]   Identified MB Latch number: 0
[02/18 17:58:01     42s]   Not identified SBFF number: 0
[02/18 17:58:01     42s]   Not identified MBFF number: 0
[02/18 17:58:01     42s]   Not identified SB Latch number: 0
[02/18 17:58:01     42s]   Not identified MB Latch number: 0
[02/18 17:58:01     42s]   Number of sequential cells which are not FFs: 13
[02/18 17:58:01     42s]  Visiting view : _default_view_
[02/18 17:58:01     42s]    : PowerDomain = none : Weighted F : unweighted  = 14.10 (1.000) with rcCorner = 0
[02/18 17:58:01     42s]    : PowerDomain = none : Weighted F : unweighted  = 12.80 (1.000) with rcCorner = -1
[02/18 17:58:01     42s]  Visiting view : _default_view_
[02/18 17:58:01     42s]    : PowerDomain = none : Weighted F : unweighted  = 14.10 (1.000) with rcCorner = 0
[02/18 17:58:01     42s]    : PowerDomain = none : Weighted F : unweighted  = 12.80 (1.000) with rcCorner = -1
[02/18 17:58:01     42s] TLC MultiMap info (StdDelay):
[02/18 17:58:01     42s]   : _default_delay_corner_ + default_library_set + 1 + no RcCorner := 12.8ps
[02/18 17:58:01     42s]   : _default_delay_corner_ + default_library_set + 1 + _default_rc_corner_ := 14.1ps
[02/18 17:58:01     42s]  Setting StdDelay to: 14.1ps
[02/18 17:58:01     42s] 
[02/18 17:58:01     42s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/18 17:58:02     42s] 
[02/18 17:58:02     42s] TimeStamp Deleting Cell Server Begin ...
[02/18 17:58:02     42s] 
[02/18 17:58:02     42s] TimeStamp Deleting Cell Server End ...
[02/18 17:58:02     42s] *** InitOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:00.5/0:00:00.5 (0.9), totSession cpu/real = 0:00:42.7/0:00:48.6 (0.9), mem = 2051.1M
[02/18 17:58:02     42s] 
[02/18 17:58:02     42s] =============================================================================================
[02/18 17:58:02     42s]  Step TAT Report : InitOpt #1 / optDesign #2                                    21.39-s058_1
[02/18 17:58:02     42s] =============================================================================================
[02/18 17:58:02     42s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/18 17:58:02     42s] ---------------------------------------------------------------------------------------------
[02/18 17:58:02     42s] [ CellServerInit         ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[02/18 17:58:02     42s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  43.0 % )     0:00:00.2 /  0:00:00.2    1.0
[02/18 17:58:02     42s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   4.5 % )     0:00:00.0 /  0:00:00.0    0.9
[02/18 17:58:02     42s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/18 17:58:02     42s] [ CheckPlace             ]      1   0:00:00.0  (   3.4 % )     0:00:00.0 /  0:00:00.0    0.6
[02/18 17:58:02     42s] [ MISC                   ]          0:00:00.2  (  48.2 % )     0:00:00.2 /  0:00:00.2    0.9
[02/18 17:58:02     42s] ---------------------------------------------------------------------------------------------
[02/18 17:58:02     42s]  InitOpt #1 TOTAL                   0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.5    0.9
[02/18 17:58:02     42s] ---------------------------------------------------------------------------------------------
[02/18 17:58:02     42s] 
[02/18 17:58:02     42s] ** INFO : this run is activating 'postRoute' automaton
[02/18 17:58:02     42s] **INFO: flowCheckPoint #1 InitialSummary
[02/18 17:58:02     42s] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
[02/18 17:58:02     42s] Extraction called for design 's1494_bench' of instances=314 and nets=332 using extraction engine 'postRoute' at effort level 'low' .
[02/18 17:58:02     42s] PostRoute (effortLevel low) RC Extraction called for design s1494_bench.
[02/18 17:58:02     42s] RC Extraction called in multi-corner(1) mode.
[02/18 17:58:02     42s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[02/18 17:58:02     42s] Type 'man IMPEXT-6197' for more detail.
[02/18 17:58:02     42s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[02/18 17:58:02     42s] * Layer Id             : 1 - M1
[02/18 17:58:02     42s]       Thickness        : 0.13
[02/18 17:58:02     42s]       Min Width        : 0.07
[02/18 17:58:02     42s]       Layer Dielectric : 4.1
[02/18 17:58:02     42s] * Layer Id             : 2 - M2
[02/18 17:58:02     42s]       Thickness        : 0.14
[02/18 17:58:02     42s]       Min Width        : 0.07
[02/18 17:58:02     42s]       Layer Dielectric : 4.1
[02/18 17:58:02     42s] * Layer Id             : 3 - M3
[02/18 17:58:02     42s]       Thickness        : 0.14
[02/18 17:58:02     42s]       Min Width        : 0.07
[02/18 17:58:02     42s]       Layer Dielectric : 4.1
[02/18 17:58:02     42s] * Layer Id             : 4 - M4
[02/18 17:58:02     42s]       Thickness        : 0.28
[02/18 17:58:02     42s]       Min Width        : 0.14
[02/18 17:58:02     42s]       Layer Dielectric : 4.1
[02/18 17:58:02     42s] * Layer Id             : 5 - M5
[02/18 17:58:02     42s]       Thickness        : 0.28
[02/18 17:58:02     42s]       Min Width        : 0.14
[02/18 17:58:02     42s]       Layer Dielectric : 4.1
[02/18 17:58:02     42s] * Layer Id             : 6 - M6
[02/18 17:58:02     42s]       Thickness        : 0.28
[02/18 17:58:02     42s]       Min Width        : 0.14
[02/18 17:58:02     42s]       Layer Dielectric : 4.1
[02/18 17:58:02     42s] * Layer Id             : 7 - M7
[02/18 17:58:02     42s]       Thickness        : 0.8
[02/18 17:58:02     42s]       Min Width        : 0.4
[02/18 17:58:02     42s]       Layer Dielectric : 4.1
[02/18 17:58:02     42s] * Layer Id             : 8 - M8
[02/18 17:58:02     42s]       Thickness        : 0.8
[02/18 17:58:02     42s]       Min Width        : 0.4
[02/18 17:58:02     42s]       Layer Dielectric : 4.1
[02/18 17:58:02     42s] * Layer Id             : 9 - M9
[02/18 17:58:02     42s]       Thickness        : 2
[02/18 17:58:02     42s]       Min Width        : 0.8
[02/18 17:58:02     42s]       Layer Dielectric : 4.1
[02/18 17:58:02     42s] * Layer Id             : 10 - M10
[02/18 17:58:02     42s]       Thickness        : 2
[02/18 17:58:02     42s]       Min Width        : 0.8
[02/18 17:58:02     42s]       Layer Dielectric : 4.1
[02/18 17:58:02     42s] extractDetailRC Option : -outfile /tmp/innovus_temp_1716878_eeapps03.labidm.seas.ucla.edu_palatics_8RrrHG/s1494_bench_1716878_pJRCW0.rcdb.d  -basic -newAssumeMetFill
[02/18 17:58:02     42s] Assumed metal fill uses the following parameters:
[02/18 17:58:02     42s]               Active Spacing      Min. Width
[02/18 17:58:02     42s]                 [microns]         [microns]
[02/18 17:58:02     42s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M1 is not specified. The tool will use  0.600 microns.
[02/18 17:58:02     42s]   Layer M1        0.600             0.400 
[02/18 17:58:02     42s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M2 is not specified. The tool will use  0.600 microns.
[02/18 17:58:02     42s]   Layer M2        0.600             0.400 
[02/18 17:58:02     42s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M3 is not specified. The tool will use  0.600 microns.
[02/18 17:58:02     42s]   Layer M3        0.600             0.400 
[02/18 17:58:02     42s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M4 is not specified. The tool will use  0.600 microns.
[02/18 17:58:02     42s]   Layer M4        0.600             0.400 
[02/18 17:58:02     42s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M5 is not specified. The tool will use  0.600 microns.
[02/18 17:58:02     42s]   Layer M5        0.600             0.400 
[02/18 17:58:02     42s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M6 is not specified. The tool will use  0.600 microns.
[02/18 17:58:02     42s]   Layer M6        0.600             0.400 
[02/18 17:58:02     42s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M7 is not specified. The tool will use  0.600 microns.
[02/18 17:58:02     42s]   Layer M7        0.600             0.400 
[02/18 17:58:02     42s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M8 is not specified. The tool will use  0.600 microns.
[02/18 17:58:02     42s]   Layer M8        0.600             0.400 
[02/18 17:58:02     42s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M9 is not specified. The tool will use  0.600 microns.
[02/18 17:58:02     42s]   Layer M9        0.600             0.400 
[02/18 17:58:02     42s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M10 is not specified. The tool will use  0.600 microns.
[02/18 17:58:02     42s]   Layer M10        0.600             0.400 
[02/18 17:58:02     42s] RC Mode: PostRoute effortLevel low [Assume Metal Fill, LEF Resistances]
[02/18 17:58:02     42s]       RC Corner Indexes            0   
[02/18 17:58:02     42s] Capacitance Scaling Factor   : 1.00000 
[02/18 17:58:02     42s] Coupling Cap. Scaling Factor : 1.00000 
[02/18 17:58:02     42s] Resistance Scaling Factor    : 1.00000 
[02/18 17:58:02     42s] Clock Cap. Scaling Factor    : 1.00000 
[02/18 17:58:02     42s] Clock Res. Scaling Factor    : 1.00000 
[02/18 17:58:02     42s] Shrink Factor                : 1.00000
[02/18 17:58:02     42s] RC extraction is honoring NDR for assume metal fill.
[02/18 17:58:02     42s] 
[02/18 17:58:02     42s] Trim Metal Layers:
[02/18 17:58:02     42s] LayerId::1 widthSet size::1
[02/18 17:58:02     42s] LayerId::2 widthSet size::1
[02/18 17:58:02     42s] LayerId::3 widthSet size::1
[02/18 17:58:02     42s] LayerId::4 widthSet size::1
[02/18 17:58:02     42s] LayerId::5 widthSet size::1
[02/18 17:58:02     42s] LayerId::6 widthSet size::1
[02/18 17:58:02     42s] LayerId::7 widthSet size::1
[02/18 17:58:02     42s] LayerId::8 widthSet size::1
[02/18 17:58:02     42s] LayerId::9 widthSet size::1
[02/18 17:58:02     42s] LayerId::10 widthSet size::1
[02/18 17:58:02     42s] eee: pegSigSF::1.070000
[02/18 17:58:02     42s] Initializing multi-corner resistance tables ...
[02/18 17:58:02     42s] eee: l::1 avDens::0.055626 usedTrk::50.063607 availTrk::900.000000 sigTrk::50.063607
[02/18 17:58:02     42s] eee: l::2 avDens::0.113018 usedTrk::74.948929 availTrk::663.157895 sigTrk::74.948929
[02/18 17:58:02     42s] eee: l::3 avDens::0.187292 usedTrk::112.375182 availTrk::600.000000 sigTrk::112.375182
[02/18 17:58:02     42s] eee: l::4 avDens::0.257300 usedTrk::51.459999 availTrk::200.000000 sigTrk::51.459999
[02/18 17:58:02     42s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:58:02     42s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:58:02     42s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:58:02     42s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:58:02     42s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:58:02     42s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:58:02     42s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.282348 uaWl=1.000000 uaWlH=0.224268 aWlH=0.000000 lMod=0 pMax=0.876400 pMod=80 wcR=0.223500 newSi=0.001600 wHLS=0.558750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[02/18 17:58:02     42s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2051.1M)
[02/18 17:58:02     42s] Creating parasitic data file '/tmp/innovus_temp_1716878_eeapps03.labidm.seas.ucla.edu_palatics_8RrrHG/s1494_bench_1716878_pJRCW0.rcdb.d' for storing RC.
[02/18 17:58:02     42s] Extracted 10.0464% (CPU Time= 0:00:00.0  MEM= 2095.1M)
[02/18 17:58:02     42s] Extracted 20.0597% (CPU Time= 0:00:00.0  MEM= 2095.1M)
[02/18 17:58:02     42s] Extracted 30.0398% (CPU Time= 0:00:00.0  MEM= 2095.1M)
[02/18 17:58:02     42s] Extracted 40.0531% (CPU Time= 0:00:00.0  MEM= 2095.1M)
[02/18 17:58:02     42s] Extracted 50.0663% (CPU Time= 0:00:00.0  MEM= 2095.1M)
[02/18 17:58:02     42s] Extracted 60.0464% (CPU Time= 0:00:00.0  MEM= 2095.1M)
[02/18 17:58:02     42s] Extracted 70.0597% (CPU Time= 0:00:00.0  MEM= 2095.1M)
[02/18 17:58:02     42s] Extracted 80.0398% (CPU Time= 0:00:00.0  MEM= 2095.1M)
[02/18 17:58:02     42s] Extracted 90.0531% (CPU Time= 0:00:00.0  MEM= 2095.1M)
[02/18 17:58:02     42s] Extracted 100% (CPU Time= 0:00:00.0  MEM= 2095.1M)
[02/18 17:58:02     42s] Number of Extracted Resistors     : 5745
[02/18 17:58:02     42s] Number of Extracted Ground Cap.   : 6075
[02/18 17:58:02     42s] Number of Extracted Coupling Cap. : 10484
[02/18 17:58:02     42s] Opening parasitic data file '/tmp/innovus_temp_1716878_eeapps03.labidm.seas.ucla.edu_palatics_8RrrHG/s1494_bench_1716878_pJRCW0.rcdb.d' for reading (mem: 2071.109M)
[02/18 17:58:02     42s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[02/18 17:58:02     42s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2071.1M)
[02/18 17:58:02     42s] Creating parasitic data file '/tmp/innovus_temp_1716878_eeapps03.labidm.seas.ucla.edu_palatics_8RrrHG/s1494_bench_1716878_pJRCW0.rcdb_Filter.rcdb.d' for storing RC.
[02/18 17:58:02     42s] Closing parasitic data file '/tmp/innovus_temp_1716878_eeapps03.labidm.seas.ucla.edu_palatics_8RrrHG/s1494_bench_1716878_pJRCW0.rcdb.d': 330 access done (mem: 2075.109M)
[02/18 17:58:02     42s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2075.109M)
[02/18 17:58:02     42s] Opening parasitic data file '/tmp/innovus_temp_1716878_eeapps03.labidm.seas.ucla.edu_palatics_8RrrHG/s1494_bench_1716878_pJRCW0.rcdb.d' for reading (mem: 2075.109M)
[02/18 17:58:02     42s] processing rcdb (/tmp/innovus_temp_1716878_eeapps03.labidm.seas.ucla.edu_palatics_8RrrHG/s1494_bench_1716878_pJRCW0.rcdb.d) for hinst (top) of cell (s1494_bench);
[02/18 17:58:02     43s] Closing parasitic data file '/tmp/innovus_temp_1716878_eeapps03.labidm.seas.ucla.edu_palatics_8RrrHG/s1494_bench_1716878_pJRCW0.rcdb.d': 0 access done (mem: 2075.109M)
[02/18 17:58:02     43s] Lumped Parasitic Loading Completed (total cpu=0:00:00.3, real=0:00:00.0, current mem=2075.109M)
[02/18 17:58:02     43s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 2075.109M)
[02/18 17:58:02     43s] Opening parasitic data file '/tmp/innovus_temp_1716878_eeapps03.labidm.seas.ucla.edu_palatics_8RrrHG/s1494_bench_1716878_pJRCW0.rcdb.d' for reading (mem: 2075.109M)
[02/18 17:58:02     43s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2075.1M)
[02/18 17:58:02     43s] 
[02/18 17:58:02     43s] Trim Metal Layers:
[02/18 17:58:02     43s] LayerId::1 widthSet size::1
[02/18 17:58:02     43s] LayerId::2 widthSet size::1
[02/18 17:58:02     43s] LayerId::3 widthSet size::1
[02/18 17:58:02     43s] LayerId::4 widthSet size::1
[02/18 17:58:02     43s] LayerId::5 widthSet size::1
[02/18 17:58:02     43s] LayerId::6 widthSet size::1
[02/18 17:58:02     43s] LayerId::7 widthSet size::1
[02/18 17:58:02     43s] LayerId::8 widthSet size::1
[02/18 17:58:02     43s] LayerId::9 widthSet size::1
[02/18 17:58:02     43s] LayerId::10 widthSet size::1
[02/18 17:58:02     43s] eee: pegSigSF::1.070000
[02/18 17:58:02     43s] Initializing multi-corner resistance tables ...
[02/18 17:58:02     43s] eee: l::1 avDens::0.055626 usedTrk::50.063607 availTrk::900.000000 sigTrk::50.063607
[02/18 17:58:02     43s] eee: l::2 avDens::0.113018 usedTrk::74.948929 availTrk::663.157895 sigTrk::74.948929
[02/18 17:58:02     43s] eee: l::3 avDens::0.187292 usedTrk::112.375182 availTrk::600.000000 sigTrk::112.375182
[02/18 17:58:02     43s] eee: l::4 avDens::0.257300 usedTrk::51.459999 availTrk::200.000000 sigTrk::51.459999
[02/18 17:58:02     43s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:58:02     43s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:58:02     43s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:58:02     43s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:58:02     43s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:58:02     43s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:58:02     43s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.282348 uaWl=1.000000 uaWlH=0.224268 aWlH=0.000000 lMod=0 pMax=0.876400 pMod=80 wcR=0.223500 newSi=0.001600 wHLS=0.558750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[02/18 17:58:02     43s] *** BuildHoldData #1 [begin] (optDesign #2) : totSession cpu/real = 0:00:43.0/0:00:49.2 (0.9), mem = 2103.7M
[02/18 17:58:02     43s] AAE_INFO: switching -siAware from true to false ...
[02/18 17:58:02     43s] AAE_INFO: The setting is changed from true to false in setDelayCalMode -SIAware
[02/18 17:58:02     43s] OPTC: user 20.0
[02/18 17:58:02     43s] Starting delay calculation for Hold views
[02/18 17:58:02     43s] AAE_INFO: opIsDesignInPostRouteState() is 1
[02/18 17:58:02     43s] #################################################################################
[02/18 17:58:02     43s] # Design Stage: PostRoute
[02/18 17:58:02     43s] # Design Name: s1494_bench
[02/18 17:58:02     43s] # Design Mode: 45nm
[02/18 17:58:02     43s] # Analysis Mode: MMMC OCV 
[02/18 17:58:02     43s] # Parasitics Mode: SPEF/RCDB 
[02/18 17:58:02     43s] # Signoff Settings: SI Off 
[02/18 17:58:02     43s] #################################################################################
[02/18 17:58:02     43s] Calculate late delays in OCV mode...
[02/18 17:58:02     43s] Calculate early delays in OCV mode...
[02/18 17:58:02     43s] Topological Sorting (REAL = 0:00:00.0, MEM = 2101.7M, InitMEM = 2101.7M)
[02/18 17:58:02     43s] Start delay calculation (fullDC) (1 T). (MEM=2101.73)
[02/18 17:58:02     43s] End AAE Lib Interpolated Model. (MEM=2121.45 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/18 17:58:02     43s] Total number of fetched objects 330
[02/18 17:58:02     43s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/18 17:58:02     43s] End delay calculation. (MEM=2137.15 CPU=0:00:00.1 REAL=0:00:00.0)
[02/18 17:58:02     43s] End delay calculation (fullDC). (MEM=2137.15 CPU=0:00:00.1 REAL=0:00:00.0)
[02/18 17:58:02     43s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2137.1M) ***
[02/18 17:58:02     43s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:43.3 mem=2145.1M)
[02/18 17:58:02     43s] Done building cte hold timing graph (HoldAware) cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:43.3 mem=2145.1M ***
[02/18 17:58:02     43s] Warning: No proper clock gate cell delay was found for clock standard delay computation.
[02/18 17:58:02     43s] AAE_INFO: switching -siAware from false to true ...
[02/18 17:58:03     43s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[02/18 17:58:03     43s] Starting delay calculation for Setup views
[02/18 17:58:03     43s] AAE_INFO: opIsDesignInPostRouteState() is 1
[02/18 17:58:03     43s] AAE_INFO: resetNetProps viewIdx 0 
[02/18 17:58:03     43s] Starting SI iteration 1 using Infinite Timing Windows
[02/18 17:58:03     43s] #################################################################################
[02/18 17:58:03     43s] # Design Stage: PostRoute
[02/18 17:58:03     43s] # Design Name: s1494_bench
[02/18 17:58:03     43s] # Design Mode: 45nm
[02/18 17:58:03     43s] # Analysis Mode: MMMC OCV 
[02/18 17:58:03     43s] # Parasitics Mode: SPEF/RCDB 
[02/18 17:58:03     43s] # Signoff Settings: SI On 
[02/18 17:58:03     43s] #################################################################################
[02/18 17:58:03     43s] AAE_INFO: 1 threads acquired from CTE.
[02/18 17:58:03     43s] Setting infinite Tws ...
[02/18 17:58:03     43s] First Iteration Infinite Tw... 
[02/18 17:58:03     43s] Calculate early delays in OCV mode...
[02/18 17:58:03     43s] Calculate late delays in OCV mode...
[02/18 17:58:03     43s] Topological Sorting (REAL = 0:00:00.0, MEM = 2133.4M, InitMEM = 2133.4M)
[02/18 17:58:03     43s] Start delay calculation (fullDC) (1 T). (MEM=2133.42)
[02/18 17:58:03     43s] End AAE Lib Interpolated Model. (MEM=2145.03 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/18 17:58:03     43s] Total number of fetched objects 330
[02/18 17:58:03     43s] AAE_INFO-618: Total number of nets in the design is 332,  100.0 percent of the nets selected for SI analysis
[02/18 17:58:03     43s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/18 17:58:03     43s] End delay calculation. (MEM=2129.03 CPU=0:00:00.2 REAL=0:00:00.0)
[02/18 17:58:03     43s] End delay calculation (fullDC). (MEM=2129.03 CPU=0:00:00.2 REAL=0:00:00.0)
[02/18 17:58:03     43s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2129.0M) ***
[02/18 17:58:03     43s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2137.0M)
[02/18 17:58:03     43s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/18 17:58:03     43s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2137.0M)
[02/18 17:58:03     43s] 
[02/18 17:58:03     43s] Executing IPO callback for view pruning ..
[02/18 17:58:03     43s] Starting SI iteration 2
[02/18 17:58:03     43s] Calculate early delays in OCV mode...
[02/18 17:58:03     43s] Calculate late delays in OCV mode...
[02/18 17:58:03     43s] Start delay calculation (fullDC) (1 T). (MEM=2079.15)
[02/18 17:58:03     43s] End AAE Lib Interpolated Model. (MEM=2079.15 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/18 17:58:03     43s] Glitch Analysis: View _default_view_ -- Total Number of Nets Skipped = 68. 
[02/18 17:58:03     43s] Glitch Analysis: View _default_view_ -- Total Number of Nets Analyzed = 330. 
[02/18 17:58:03     43s] Total number of fetched objects 330
[02/18 17:58:03     43s] AAE_INFO-618: Total number of nets in the design is 332,  0.3 percent of the nets selected for SI analysis
[02/18 17:58:03     43s] End delay calculation. (MEM=2118.31 CPU=0:00:00.0 REAL=0:00:00.0)
[02/18 17:58:03     43s] End delay calculation (fullDC). (MEM=2118.31 CPU=0:00:00.0 REAL=0:00:00.0)
[02/18 17:58:03     43s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2118.3M) ***
[02/18 17:58:03     44s] *** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:00.0 totSessionCpu=0:00:44.1 mem=2126.3M)
[02/18 17:58:03     44s] End AAE Lib Interpolated Model. (MEM=2126.31 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/18 17:58:03     44s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2126.3M, EPOCH TIME: 1771466283.718238
[02/18 17:58:03     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:03     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:03     44s] 
[02/18 17:58:03     44s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/18 17:58:03     44s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/18 17:58:03     44s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.003, MEM:2126.3M, EPOCH TIME: 1771466283.721194
[02/18 17:58:03     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:03     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:03     44s] 
------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 _default_view_ 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.516  |  0.516  |  0.705  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   31    |    6    |   31    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2142.3M, EPOCH TIME: 1771466283.750872
[02/18 17:58:03     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:03     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:03     44s] 
[02/18 17:58:03     44s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/18 17:58:03     44s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/18 17:58:03     44s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.003, MEM:2142.3M, EPOCH TIME: 1771466283.754108
[02/18 17:58:03     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:03     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:03     44s] Density: 98.172%
------------------------------------------------------------------

[02/18 17:58:03     44s] *** BuildHoldData #1 [finish] (optDesign #2) : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 0:00:44.1/0:00:50.3 (0.9), mem = 2142.3M
[02/18 17:58:03     44s] 
[02/18 17:58:03     44s] =============================================================================================
[02/18 17:58:03     44s]  Step TAT Report : BuildHoldData #1 / optDesign #2                              21.39-s058_1
[02/18 17:58:03     44s] =============================================================================================
[02/18 17:58:03     44s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/18 17:58:03     44s] ---------------------------------------------------------------------------------------------
[02/18 17:58:03     44s] [ ViewPruning            ]      6   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/18 17:58:03     44s] [ OptSummaryReport       ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    0.8
[02/18 17:58:03     44s] [ DrvReport              ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[02/18 17:58:03     44s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[02/18 17:58:03     44s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/18 17:58:03     44s] [ TimingUpdate           ]      4   0:00:00.5  (  43.1 % )     0:00:00.8 /  0:00:00.8    1.0
[02/18 17:58:03     44s] [ FullDelayCalc          ]      3   0:00:00.4  (  32.7 % )     0:00:00.4 /  0:00:00.3    0.9
[02/18 17:58:03     44s] [ TimingReport           ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    1.3
[02/18 17:58:03     44s] [ MISC                   ]          0:00:00.2  (  20.2 % )     0:00:00.2 /  0:00:00.2    1.0
[02/18 17:58:03     44s] ---------------------------------------------------------------------------------------------
[02/18 17:58:03     44s]  BuildHoldData #1 TOTAL             0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:01.1    1.0
[02/18 17:58:03     44s] ---------------------------------------------------------------------------------------------
[02/18 17:58:03     44s] 
[02/18 17:58:03     44s] **optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1829.1M, totSessionCpu=0:00:44 **
[02/18 17:58:03     44s] OPTC: m1 20.0 20.0
[02/18 17:58:03     44s] Setting latch borrow mode to budget during optimization.
[02/18 17:58:03     44s] Info: Done creating the CCOpt slew target map.
[02/18 17:58:03     44s] **INFO: flowCheckPoint #2 OptimizationPass1
[02/18 17:58:03     44s] Glitch fixing enabled
[02/18 17:58:03     44s] *** ClockDrv #1 [begin] (optDesign #2) : totSession cpu/real = 0:00:44.2/0:00:50.4 (0.9), mem = 2104.3M
[02/18 17:58:03     44s] Running CCOpt-PRO on entire clock network
[02/18 17:58:03     44s] Net route status summary:
[02/18 17:58:03     44s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[02/18 17:58:03     44s]   Non-clock:   331 (unrouted=2, trialRouted=0, noStatus=0, routed=329, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[02/18 17:58:03     44s] Clock tree cells fixed by user: 0 out of 0
[02/18 17:58:03     44s] PRO...
[02/18 17:58:03     44s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[02/18 17:58:03     44s] Initializing clock structures...
[02/18 17:58:03     44s]   Creating own balancer
[02/18 17:58:03     44s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[02/18 17:58:03     44s]   Removing CTS place status from clock tree and sinks.
[02/18 17:58:03     44s]   Removed CTS place status from 0 clock cells (out of 2 ) and 0 clock sinks (out of 0 ).
[02/18 17:58:03     44s]   Initializing legalizer
[02/18 17:58:03     44s]   Using cell based legalization.
[02/18 17:58:03     44s]   Leaving CCOpt scope - Initializing placement interface...
[02/18 17:58:03     44s] OPERPROF: Starting DPlace-Init at level 1, MEM:2104.3M, EPOCH TIME: 1771466283.828665
[02/18 17:58:03     44s] Processing tracks to init pin-track alignment.
[02/18 17:58:03     44s] z: 2, totalTracks: 1
[02/18 17:58:03     44s] z: 4, totalTracks: 1
[02/18 17:58:03     44s] z: 6, totalTracks: 1
[02/18 17:58:03     44s] z: 8, totalTracks: 1
[02/18 17:58:03     44s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/18 17:58:03     44s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2104.3M, EPOCH TIME: 1771466283.830569
[02/18 17:58:03     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:03     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:03     44s] 
[02/18 17:58:03     44s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/18 17:58:03     44s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/18 17:58:03     44s] 
[02/18 17:58:03     44s]  Skipping Bad Lib Cell Checking (CMU) !
[02/18 17:58:03     44s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.003, REAL:0.003, MEM:2104.3M, EPOCH TIME: 1771466283.833836
[02/18 17:58:03     44s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2104.3M, EPOCH TIME: 1771466283.834125
[02/18 17:58:03     44s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:2104.3M, EPOCH TIME: 1771466283.834952
[02/18 17:58:03     44s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2104.3MB).
[02/18 17:58:03     44s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.006, REAL:0.007, MEM:2104.3M, EPOCH TIME: 1771466283.835333
[02/18 17:58:03     44s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:58:03     44s] (I)      Default pattern map key = s1494_bench_default.
[02/18 17:58:03     44s] (I)      Load db... (mem=2104.3M)
[02/18 17:58:03     44s] (I)      Read data from FE... (mem=2104.3M)
[02/18 17:58:03     44s] (I)      Number of ignored instance 0
[02/18 17:58:03     44s] (I)      Number of inbound cells 0
[02/18 17:58:03     44s] (I)      Number of opened ILM blockages 0
[02/18 17:58:03     44s] (I)      Number of instances temporarily fixed by detailed placement 6
[02/18 17:58:03     44s] (I)      numMoveCells=308, numMacros=0  numPads=29  numMultiRowHeightInsts=0
[02/18 17:58:03     44s] (I)      cell height: 2800, count: 314
[02/18 17:58:03     44s] (I)      Read rows... (mem=2104.3M)
[02/18 17:58:03     44s] (I)      Done Read rows (cpu=0.000s, mem=2104.3M)
[02/18 17:58:03     44s] (I)      Done Read data from FE (cpu=0.001s, mem=2104.3M)
[02/18 17:58:03     44s] (I)      Done Load db (cpu=0.001s, mem=2104.3M)
[02/18 17:58:03     44s] (I)      Constructing placeable region... (mem=2104.3M)
[02/18 17:58:03     44s] (I)      Constructing bin map
[02/18 17:58:03     44s] (I)      Initialize bin information with width=28000 height=28000
[02/18 17:58:03     44s] (I)      Done constructing bin map
[02/18 17:58:03     44s] (I)      Compute region effective width... (mem=2104.3M)
[02/18 17:58:03     44s] (I)      Done Compute region effective width (cpu=0.000s, mem=2104.3M)
[02/18 17:58:03     44s] (I)      Done Constructing placeable region (cpu=0.000s, mem=2104.3M)
[02/18 17:58:03     44s]   Legalizer reserving space for clock trees
[02/18 17:58:03     44s]   Reconstructing clock tree datastructures, skew aware...
[02/18 17:58:03     44s]     Validating CTS configuration...
[02/18 17:58:03     44s]     Checking module port directions...
[02/18 17:58:03     44s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:58:03     44s]     Non-default CCOpt properties:
[02/18 17:58:03     44s]       Public non-default CCOpt properties:
[02/18 17:58:03     44s]         adjacent_rows_legal: true (default: false)
[02/18 17:58:03     44s]         buffer_cells is set for at least one object
[02/18 17:58:03     44s]         cell_density is set for at least one object
[02/18 17:58:03     44s]         cell_halo_rows: 0 (default: 1)
[02/18 17:58:03     44s]         cell_halo_sites: 0 (default: 4)
[02/18 17:58:03     44s]         inverter_cells is set for at least one object
[02/18 17:58:03     44s]         route_type is set for at least one object
[02/18 17:58:03     44s]         target_insertion_delay is set for at least one object
[02/18 17:58:03     44s]         target_max_trans_sdc is set for at least one object
[02/18 17:58:03     44s]         target_skew is set for at least one object
[02/18 17:58:03     44s]         target_skew_wire is set for at least one object
[02/18 17:58:03     44s]       Private non-default CCOpt properties:
[02/18 17:58:03     44s]         allow_non_fterm_identical_swaps: 0 (default: true)
[02/18 17:58:03     44s]         clock_nets_detailed_routed: 1 (default: false)
[02/18 17:58:03     44s]         exp_use_early_global_min_max_route_layers: 0 (default: true)
[02/18 17:58:03     44s]         force_design_routing_status: 1 (default: auto)
[02/18 17:58:03     44s]         pro_enable_post_commit_delay_update: 1 (default: false)
[02/18 17:58:03     44s]     Route type trimming info:
[02/18 17:58:03     44s]       No route type modifications were made.
[02/18 17:58:03     44s] End AAE Lib Interpolated Model. (MEM=2104.31 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/18 17:58:03     44s]     Accumulated time to calculate placeable region: 0.000301
[02/18 17:58:03     44s]     Accumulated time to calculate placeable region: 0.000313
[02/18 17:58:03     44s] (I)      Initializing Steiner engine. 
[02/18 17:58:03     44s] (I)      ==================== Layers =====================
[02/18 17:58:03     44s] (I)      +-----+----+---------+---------+--------+-------+
[02/18 17:58:03     44s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[02/18 17:58:03     44s] (I)      +-----+----+---------+---------+--------+-------+
[02/18 17:58:03     44s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[02/18 17:58:03     44s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[02/18 17:58:03     44s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[02/18 17:58:03     44s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[02/18 17:58:03     44s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[02/18 17:58:03     44s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[02/18 17:58:03     44s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[02/18 17:58:03     44s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[02/18 17:58:03     44s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[02/18 17:58:03     44s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[02/18 17:58:03     44s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[02/18 17:58:03     44s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[02/18 17:58:03     44s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[02/18 17:58:03     44s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[02/18 17:58:03     44s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[02/18 17:58:03     44s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[02/18 17:58:03     44s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[02/18 17:58:03     44s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[02/18 17:58:03     44s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[02/18 17:58:03     44s] (I)      +-----+----+---------+---------+--------+-------+
[02/18 17:58:03     44s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[02/18 17:58:03     44s] (I)      +-----+----+---------+---------+--------+-------+
[02/18 17:58:03     44s]     Library trimming buffers in power domain auto-default and half-corner _default_delay_corner_:both.late removed 0 of 2 cells
[02/18 17:58:03     44s]     Original list had 2 cells:
[02/18 17:58:03     44s]     BUF_X2 BUF_X1 
[02/18 17:58:03     44s]     Library trimming was not able to trim any cells:
[02/18 17:58:03     44s]     BUF_X2 BUF_X1 
[02/18 17:58:03     44s]     Accumulated time to calculate placeable region: 0.000331
[02/18 17:58:03     44s]     Accumulated time to calculate placeable region: 0.000343
[02/18 17:58:03     44s]     Accumulated time to calculate placeable region: 0.000352
[02/18 17:58:03     44s]     Accumulated time to calculate placeable region: 0.000364
[02/18 17:58:03     44s]     Accumulated time to calculate placeable region: 0.000384
[02/18 17:58:03     44s]     Library trimming inverters in power domain auto-default and half-corner _default_delay_corner_:both.late removed 1 of 5 cells
[02/18 17:58:03     44s]     Original list had 5 cells:
[02/18 17:58:03     44s]     INV_X16 INV_X8 INV_X4 INV_X2 INV_X1 
[02/18 17:58:03     44s]     New trimmed list has 4 cells:
[02/18 17:58:03     44s]     INV_X16 INV_X8 INV_X4 INV_X1 
[02/18 17:58:03     44s]     Accumulated time to calculate placeable region: 0.000402
[02/18 17:58:03     44s]     Accumulated time to calculate placeable region: 0.000415
[02/18 17:58:03     44s]     Accumulated time to calculate placeable region: 0.000427
[02/18 17:58:03     44s]     Accumulated time to calculate placeable region: 0.000439
[02/18 17:58:03     44s]     Accumulated time to calculate placeable region: 0.000465
[02/18 17:58:03     44s]     Accumulated time to calculate placeable region: 0.000477
[02/18 17:58:03     44s]     Accumulated time to calculate placeable region: 0.00049
[02/18 17:58:03     44s]     Accumulated time to calculate placeable region: 0.000501
[02/18 17:58:04     44s]     Clock tree balancer configuration for clock_tree blif_clk_net:
[02/18 17:58:04     44s]     Non-default CCOpt properties:
[02/18 17:58:04     44s]       Public non-default CCOpt properties:
[02/18 17:58:04     44s]         cell_density: 1 (default: 0.75)
[02/18 17:58:04     44s]         route_type (leaf): default_route_type_leaf (default: default)
[02/18 17:58:04     44s]         route_type (top): default_route_type_nonleaf (default: default)
[02/18 17:58:04     44s]         route_type (trunk): default_route_type_nonleaf (default: default)
[02/18 17:58:04     44s]       No private non-default CCOpt properties
[02/18 17:58:04     44s]     For power domain auto-default:
[02/18 17:58:04     44s]       Buffers:     BUF_X2 BUF_X1 
[02/18 17:58:04     44s]       Inverters:   {INV_X16 INV_X8 INV_X4 INV_X1}
[02/18 17:58:04     44s]       Clock gates (with test): CLKGATETST_X8 CLKGATETST_X4 CLKGATETST_X2 CLKGATETST_X1 
[02/18 17:58:04     44s]       Clock gates   (no test): CLKGATE_X8 CLKGATE_X4 CLKGATE_X2 CLKGATE_X1 
[02/18 17:58:04     44s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 349.258um^2
[02/18 17:58:04     44s]     Top Routing info:
[02/18 17:58:04     44s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[02/18 17:58:04     44s]       Unshielded; Mask Constraint: 0; Source: route_type.
[02/18 17:58:04     44s]     Trunk Routing info:
[02/18 17:58:04     44s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[02/18 17:58:04     44s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[02/18 17:58:04     44s]     Leaf Routing info:
[02/18 17:58:04     44s]       Route-type name: default_route_type_leaf; Top/bottom preferred layer name: metal4/metal3; 
[02/18 17:58:04     44s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[02/18 17:58:04     44s]     For timing_corner _default_delay_corner_:both, late and power domain auto-default:
[02/18 17:58:04     44s]       Slew time target (leaf):    0.100ns
[02/18 17:58:04     44s]       Slew time target (trunk):   0.100ns
[02/18 17:58:04     44s]       Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
[02/18 17:58:04     44s]       Buffer unit delay: 0.059ns
[02/18 17:58:04     44s]       Buffer max distance: 100.773um
[02/18 17:58:04     44s]     Fastest wire driving cells and distances:
[02/18 17:58:04     44s]       Buffer    : {lib_cell:BUF_X2, fastest_considered_half_corner=_default_delay_corner_:both.late, optimalDrivingDistance=100.773um, saturatedSlew=0.084ns, speed=801.057um per ns, cellArea=7.919um^2 per 1000um}
[02/18 17:58:04     44s]       Inverter  : {lib_cell:INV_X16, fastest_considered_half_corner=_default_delay_corner_:both.late, optimalDrivingDistance=431.375um, saturatedSlew=0.058ns, speed=5163.076um per ns, cellArea=3.083um^2 per 1000um}
[02/18 17:58:04     44s]       Clock gate (with test): {lib_cell:CLKGATETST_X8, fastest_considered_half_corner=_default_delay_corner_:both.late, optimalDrivingDistance=253.973um, saturatedSlew=0.084ns, speed=1977.983um per ns, cellArea=16.758um^2 per 1000um}
[02/18 17:58:04     44s]       Clock gate   (no test): {lib_cell:CLKGATE_X8, fastest_considered_half_corner=_default_delay_corner_:both.late, optimalDrivingDistance=258.082um, saturatedSlew=0.084ns, speed=1723.995um per ns, cellArea=13.399um^2 per 1000um}
[02/18 17:58:04     44s]     
[02/18 17:58:04     44s]     
[02/18 17:58:04     44s]     Logic Sizing Table:
[02/18 17:58:04     44s]     
[02/18 17:58:04     44s]     ----------------------------------------------------------
[02/18 17:58:04     44s]     Cell    Instance count    Source    Eligible library cells
[02/18 17:58:04     44s]     ----------------------------------------------------------
[02/18 17:58:04     44s]       (empty table)
[02/18 17:58:04     44s]     ----------------------------------------------------------
[02/18 17:58:04     44s]     
[02/18 17:58:04     44s]     
[02/18 17:58:04     44s]     Clock tree balancer configuration for skew_group blif_clk_net/_default_constraint_mode_:
[02/18 17:58:04     44s]       Sources:                     pin blif_clk_net
[02/18 17:58:04     44s]       Total number of sinks:       6
[02/18 17:58:04     44s]       Delay constrained sinks:     6
[02/18 17:58:04     44s]       Constrains:                  default
[02/18 17:58:04     44s]       Non-leaf sinks:              0
[02/18 17:58:04     44s]       Ignore pins:                 0
[02/18 17:58:04     44s]      Timing corner _default_delay_corner_:both.late:
[02/18 17:58:04     44s]       Skew target:                 0.059ns
[02/18 17:58:04     44s]     Primary reporting skew groups are:
[02/18 17:58:04     44s]     skew_group blif_clk_net/_default_constraint_mode_ with 6 clock sinks
[02/18 17:58:04     44s]     
[02/18 17:58:04     44s]     Clock DAG stats initial state:
[02/18 17:58:04     44s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/18 17:58:04     44s]       sink counts      : regular=6, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=6
[02/18 17:58:04     44s]       misc counts      : r=1, pp=0
[02/18 17:58:04     44s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/18 17:58:04     44s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/18 17:58:04     44s]     Clock DAG hash initial state: 14821273811892896189 14113815084777253011
[02/18 17:58:04     44s]     CTS services accumulated run-time stats initial state:
[02/18 17:58:04     44s]       delay calculator: calls=7180, total_wall_time=0.254s, mean_wall_time=0.035ms
[02/18 17:58:04     44s]       legalizer: calls=2, total_wall_time=0.003s, mean_wall_time=1.378ms
[02/18 17:58:04     44s]       steiner router: calls=7181, total_wall_time=0.064s, mean_wall_time=0.009ms
[02/18 17:58:04     44s]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: metal4/metal3; 
[02/18 17:58:04     44s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[02/18 17:58:04     44s]     
[02/18 17:58:04     44s]     Layer information for route type default_route_type_leaf:
[02/18 17:58:04     44s]     
[02/18 17:58:04     44s]     ----------------------------------------------------------------------
[02/18 17:58:04     44s]     Layer      Preferred    Route    Res.          Cap.          RC
[02/18 17:58:04     44s]                             Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[02/18 17:58:04     44s]     ----------------------------------------------------------------------
[02/18 17:58:04     44s]     metal1     N            H          5.429         0.162         0.881
[02/18 17:58:04     44s]     metal2     N            V          3.571         0.143         0.511
[02/18 17:58:04     44s]     metal3     Y            H          3.571         0.165         0.588
[02/18 17:58:04     44s]     metal4     Y            V          1.500         0.171         0.256
[02/18 17:58:04     44s]     metal5     N            H          1.500         0.171         0.256
[02/18 17:58:04     44s]     metal6     N            V          1.500         0.171         0.256
[02/18 17:58:04     44s]     metal7     N            H          0.188         0.196         0.037
[02/18 17:58:04     44s]     metal8     N            V          0.188         0.196         0.037
[02/18 17:58:04     44s]     metal9     N            H          0.037         0.265         0.010
[02/18 17:58:04     44s]     metal10    N            V          0.037         0.216         0.008
[02/18 17:58:04     44s]     ----------------------------------------------------------------------
[02/18 17:58:04     44s]     
[02/18 17:58:04     44s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[02/18 17:58:04     44s]     Unshielded; Mask Constraint: 0; Source: route_type.
[02/18 17:58:04     44s]     
[02/18 17:58:04     44s]     Layer information for route type default_route_type_nonleaf:
[02/18 17:58:04     44s]     
[02/18 17:58:04     44s]     ----------------------------------------------------------------------
[02/18 17:58:04     44s]     Layer      Preferred    Route    Res.          Cap.          RC
[02/18 17:58:04     44s]                             Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[02/18 17:58:04     44s]     ----------------------------------------------------------------------
[02/18 17:58:04     44s]     metal1     N            H          5.429         0.249         1.353
[02/18 17:58:04     44s]     metal2     N            V          3.571         0.220         0.786
[02/18 17:58:04     44s]     metal3     Y            H          3.571         0.251         0.896
[02/18 17:58:04     44s]     metal4     Y            V          1.500         0.255         0.383
[02/18 17:58:04     44s]     metal5     N            H          1.500         0.255         0.383
[02/18 17:58:04     44s]     metal6     N            V          1.500         0.255         0.383
[02/18 17:58:04     44s]     metal7     N            H          0.188         0.269         0.050
[02/18 17:58:04     44s]     metal8     N            V          0.188         0.269         0.050
[02/18 17:58:04     44s]     metal9     N            H          0.037         0.341         0.013
[02/18 17:58:04     44s]     metal10    N            V          0.037         0.326         0.012
[02/18 17:58:04     44s]     ----------------------------------------------------------------------
[02/18 17:58:04     44s]     
[02/18 17:58:04     44s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[02/18 17:58:04     44s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[02/18 17:58:04     44s]     
[02/18 17:58:04     44s]     Layer information for route type default_route_type_nonleaf:
[02/18 17:58:04     44s]     
[02/18 17:58:04     44s]     ----------------------------------------------------------------------
[02/18 17:58:04     44s]     Layer      Preferred    Route    Res.          Cap.          RC
[02/18 17:58:04     44s]                             Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[02/18 17:58:04     44s]     ----------------------------------------------------------------------
[02/18 17:58:04     44s]     metal1     N            H          5.429         0.162         0.881
[02/18 17:58:04     44s]     metal2     N            V          3.571         0.143         0.511
[02/18 17:58:04     44s]     metal3     Y            H          3.571         0.165         0.588
[02/18 17:58:04     44s]     metal4     Y            V          1.500         0.171         0.256
[02/18 17:58:04     44s]     metal5     N            H          1.500         0.171         0.256
[02/18 17:58:04     44s]     metal6     N            V          1.500         0.171         0.256
[02/18 17:58:04     44s]     metal7     N            H          0.188         0.196         0.037
[02/18 17:58:04     44s]     metal8     N            V          0.188         0.196         0.037
[02/18 17:58:04     44s]     metal9     N            H          0.037         0.265         0.010
[02/18 17:58:04     44s]     metal10    N            V          0.037         0.216         0.008
[02/18 17:58:04     44s]     ----------------------------------------------------------------------
[02/18 17:58:04     44s]     
[02/18 17:58:04     44s]     
[02/18 17:58:04     44s]     Via selection for estimated routes (rule default):
[02/18 17:58:04     44s]     
[02/18 17:58:04     44s]     ---------------------------------------------------------------------
[02/18 17:58:04     44s]     Layer             Via Cell    Res.     Cap.     RC       Top of Stack
[02/18 17:58:04     44s]     Range                         (Ohm)    (fF)     (fs)     Only
[02/18 17:58:04     44s]     ---------------------------------------------------------------------
[02/18 17:58:04     44s]     metal1-metal2     via1_7      4.000    0.000    0.000    false
[02/18 17:58:04     44s]     metal2-metal3     via2_5      4.000    0.000    0.000    false
[02/18 17:58:04     44s]     metal3-metal4     via3_2      4.000    0.000    0.000    false
[02/18 17:58:04     44s]     metal4-metal5     via4_0      4.000    0.000    0.000    false
[02/18 17:58:04     44s]     metal5-metal6     via5_0      4.000    0.000    0.000    false
[02/18 17:58:04     44s]     metal6-metal7     via6_0      4.000    0.000    0.000    false
[02/18 17:58:04     44s]     metal7-metal8     via7_0      4.000    0.000    0.000    false
[02/18 17:58:04     44s]     metal8-metal9     via8_0      4.000    0.000    0.000    false
[02/18 17:58:04     44s]     metal9-metal10    via9_0      4.000    0.000    0.000    false
[02/18 17:58:04     44s]     ---------------------------------------------------------------------
[02/18 17:58:04     44s]     
[02/18 17:58:04     44s]     No ideal or dont_touch nets found in the clock tree
[02/18 17:58:04     44s]     No dont_touch hnets found in the clock tree
[02/18 17:58:04     44s]     No dont_touch hpins found in the clock network.
[02/18 17:58:04     44s]     Checking for illegal sizes of clock logic instances...
[02/18 17:58:04     44s]     Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:58:04     44s]     
[02/18 17:58:04     44s]     Filtering reasons for cell type: inverter
[02/18 17:58:04     44s]     =========================================
[02/18 17:58:04     44s]     
[02/18 17:58:04     44s]     ----------------------------------------------------------------
[02/18 17:58:04     44s]     Clock trees    Power domain    Reason              Library cells
[02/18 17:58:04     44s]     ----------------------------------------------------------------
[02/18 17:58:04     44s]     all            auto-default    Library trimming    { INV_X2 }
[02/18 17:58:04     44s]     ----------------------------------------------------------------
[02/18 17:58:04     44s]     
[02/18 17:58:04     44s]     
[02/18 17:58:04     44s]     Validating CTS configuration done. (took cpu=0:00:00.7 real=0:00:00.7)
[02/18 17:58:04     44s]     CCOpt configuration status: all checks passed.
[02/18 17:58:04     44s]   Reconstructing clock tree datastructures, skew aware done.
[02/18 17:58:04     44s] Initializing clock structures done.
[02/18 17:58:04     44s] PRO...
[02/18 17:58:04     44s]   PRO active optimizations:
[02/18 17:58:04     44s]    - DRV fixing with sizing
[02/18 17:58:04     44s]   
[02/18 17:58:04     44s]   Detected clock skew data from CTS
[02/18 17:58:04     44s]   Clock tree timing engine global stage delay update for _default_delay_corner_:both.late...
[02/18 17:58:04     44s]   Clock tree timing engine global stage delay update for _default_delay_corner_:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:58:04     44s]   Clock DAG stats PRO initial state:
[02/18 17:58:04     44s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/18 17:58:04     44s]     sink counts      : regular=6, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=6
[02/18 17:58:04     44s]     misc counts      : r=1, pp=0
[02/18 17:58:04     44s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/18 17:58:04     44s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/18 17:58:04     44s]     sink capacitance : total=0.006pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/18 17:58:04     44s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
[02/18 17:58:04     44s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=21.500um, total=21.500um
[02/18 17:58:04     44s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/18 17:58:04     44s]   Clock DAG net violations PRO initial state: none
[02/18 17:58:04     44s]   Clock DAG primary half-corner transition distribution PRO initial state:
[02/18 17:58:04     44s]     Leaf : target=0.100ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[02/18 17:58:04     44s]   Clock DAG hash PRO initial state: 14821273811892896189 14113815084777253011
[02/18 17:58:04     44s]   CTS services accumulated run-time stats PRO initial state:
[02/18 17:58:04     44s]     delay calculator: calls=7181, total_wall_time=0.254s, mean_wall_time=0.035ms
[02/18 17:58:04     44s]     legalizer: calls=2, total_wall_time=0.003s, mean_wall_time=1.378ms
[02/18 17:58:04     44s]     steiner router: calls=7181, total_wall_time=0.064s, mean_wall_time=0.009ms
[02/18 17:58:04     44s]   Primary reporting skew groups PRO initial state:
[02/18 17:58:04     44s]     skew_group default.blif_clk_net/_default_constraint_mode_: unconstrained
[02/18 17:58:04     44s]         min path sink: v10_reg/CK
[02/18 17:58:04     44s]         max path sink: v10_reg/CK
[02/18 17:58:04     44s]   Skew group summary PRO initial state:
[02/18 17:58:04     44s]     skew_group blif_clk_net/_default_constraint_mode_: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.059], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/18 17:58:04     44s]   Recomputing CTS skew targets...
[02/18 17:58:04     44s]   Resolving skew group constraints...
[02/18 17:58:04     44s]     Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[02/18 17:58:04     44s]   Resolving skew group constraints done.
[02/18 17:58:04     44s]   Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:58:04     44s]   PRO Fixing DRVs...
[02/18 17:58:04     44s]     Clock DAG hash before 'PRO Fixing DRVs': 14821273811892896189 14113815084777253011
[02/18 17:58:04     44s]     CTS services accumulated run-time stats before 'PRO Fixing DRVs':
[02/18 17:58:04     44s]       delay calculator: calls=7193, total_wall_time=0.255s, mean_wall_time=0.035ms
[02/18 17:58:04     44s]       legalizer: calls=2, total_wall_time=0.003s, mean_wall_time=1.378ms
[02/18 17:58:04     44s]       steiner router: calls=7193, total_wall_time=0.064s, mean_wall_time=0.009ms
[02/18 17:58:04     44s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[02/18 17:58:04     44s]     CCOpt-PRO: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[02/18 17:58:04     44s]     
[02/18 17:58:04     44s]     Statistics: Fix DRVs (cell sizing):
[02/18 17:58:04     44s]     ===================================
[02/18 17:58:04     44s]     
[02/18 17:58:04     44s]     Cell changes by Net Type:
[02/18 17:58:04     44s]     
[02/18 17:58:04     44s]     -------------------------------------------------------------------------------------------------
[02/18 17:58:04     44s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[02/18 17:58:04     44s]     -------------------------------------------------------------------------------------------------
[02/18 17:58:04     44s]     top                0            0           0            0                    0                0
[02/18 17:58:04     44s]     trunk              0            0           0            0                    0                0
[02/18 17:58:04     44s]     leaf               0            0           0            0                    0                0
[02/18 17:58:04     44s]     -------------------------------------------------------------------------------------------------
[02/18 17:58:04     44s]     Total              0            0           0            0                    0                0
[02/18 17:58:04     44s]     -------------------------------------------------------------------------------------------------
[02/18 17:58:04     44s]     
[02/18 17:58:04     44s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[02/18 17:58:04     44s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[02/18 17:58:04     44s]     
[02/18 17:58:04     44s]     Clock DAG stats after 'PRO Fixing DRVs':
[02/18 17:58:04     44s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/18 17:58:04     44s]       sink counts      : regular=6, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=6
[02/18 17:58:04     44s]       misc counts      : r=1, pp=0
[02/18 17:58:04     44s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/18 17:58:04     44s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/18 17:58:04     44s]       sink capacitance : total=0.006pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/18 17:58:04     44s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
[02/18 17:58:04     44s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=21.500um, total=21.500um
[02/18 17:58:04     44s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/18 17:58:04     44s]     Clock DAG net violations after 'PRO Fixing DRVs': none
[02/18 17:58:04     44s]     Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
[02/18 17:58:04     44s]       Leaf : target=0.100ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[02/18 17:58:04     44s]     Clock DAG hash after 'PRO Fixing DRVs': 14821273811892896189 14113815084777253011
[02/18 17:58:04     44s]     CTS services accumulated run-time stats after 'PRO Fixing DRVs':
[02/18 17:58:04     44s]       delay calculator: calls=7193, total_wall_time=0.255s, mean_wall_time=0.035ms
[02/18 17:58:04     44s]       legalizer: calls=2, total_wall_time=0.003s, mean_wall_time=1.378ms
[02/18 17:58:04     44s]       steiner router: calls=7193, total_wall_time=0.064s, mean_wall_time=0.009ms
[02/18 17:58:04     44s]     Primary reporting skew groups after 'PRO Fixing DRVs':
[02/18 17:58:04     44s]       skew_group default.blif_clk_net/_default_constraint_mode_: unconstrained
[02/18 17:58:04     44s]           min path sink: v10_reg/CK
[02/18 17:58:04     44s]           max path sink: v10_reg/CK
[02/18 17:58:04     44s]     Skew group summary after 'PRO Fixing DRVs':
[02/18 17:58:04     44s]       skew_group blif_clk_net/_default_constraint_mode_: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.059]
[02/18 17:58:04     44s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/18 17:58:04     44s]   PRO Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:58:04     44s]   
[02/18 17:58:04     44s]   Slew Diagnostics: After DRV fixing
[02/18 17:58:04     44s]   ==================================
[02/18 17:58:04     44s]   
[02/18 17:58:04     44s]   Global Causes:
[02/18 17:58:04     44s]   
[02/18 17:58:04     44s]   -------------------------------------
[02/18 17:58:04     44s]   Cause
[02/18 17:58:04     44s]   -------------------------------------
[02/18 17:58:04     44s]   DRV fixing with buffering is disabled
[02/18 17:58:04     44s]   -------------------------------------
[02/18 17:58:04     44s]   
[02/18 17:58:04     44s]   Top 5 overslews:
[02/18 17:58:04     44s]   
[02/18 17:58:04     44s]   ---------------------------------
[02/18 17:58:04     44s]   Overslew    Causes    Driving Pin
[02/18 17:58:04     44s]   ---------------------------------
[02/18 17:58:04     44s]     (empty table)
[02/18 17:58:04     44s]   ---------------------------------
[02/18 17:58:04     44s]   
[02/18 17:58:04     44s]   Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[02/18 17:58:04     44s]   
[02/18 17:58:04     44s]   -------------------
[02/18 17:58:04     44s]   Cause    Occurences
[02/18 17:58:04     44s]   -------------------
[02/18 17:58:04     44s]     (empty table)
[02/18 17:58:04     44s]   -------------------
[02/18 17:58:04     44s]   
[02/18 17:58:04     44s]   Violation diagnostics counts from the 0 nodes that have violations:
[02/18 17:58:04     44s]   
[02/18 17:58:04     44s]   -------------------
[02/18 17:58:04     44s]   Cause    Occurences
[02/18 17:58:04     44s]   -------------------
[02/18 17:58:04     44s]     (empty table)
[02/18 17:58:04     44s]   -------------------
[02/18 17:58:04     44s]   
[02/18 17:58:04     44s]   Reconnecting optimized routes...
[02/18 17:58:04     44s]   Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:58:04     44s]   Set dirty flag on 0 instances, 0 nets
[02/18 17:58:04     44s]   Clock tree timing engine global stage delay update for _default_delay_corner_:both.late...
[02/18 17:58:04     44s] End AAE Lib Interpolated Model. (MEM=2142.47 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/18 17:58:04     44s]   Clock tree timing engine global stage delay update for _default_delay_corner_:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:58:04     44s]   Clock DAG stats PRO final:
[02/18 17:58:04     44s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/18 17:58:04     44s]     sink counts      : regular=6, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=6
[02/18 17:58:04     44s]     misc counts      : r=1, pp=0
[02/18 17:58:04     44s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/18 17:58:04     44s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/18 17:58:04     44s]     sink capacitance : total=0.006pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/18 17:58:04     44s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
[02/18 17:58:04     44s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=21.500um, total=21.500um
[02/18 17:58:04     44s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/18 17:58:04     44s]   Clock DAG net violations PRO final: none
[02/18 17:58:04     44s]   Clock DAG primary half-corner transition distribution PRO final:
[02/18 17:58:04     44s]     Leaf : target=0.100ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[02/18 17:58:04     44s]   Clock DAG hash PRO final: 14821273811892896189 14113815084777253011
[02/18 17:58:04     44s]   CTS services accumulated run-time stats PRO final:
[02/18 17:58:04     44s]     delay calculator: calls=7194, total_wall_time=0.255s, mean_wall_time=0.035ms
[02/18 17:58:04     44s]     legalizer: calls=2, total_wall_time=0.003s, mean_wall_time=1.378ms
[02/18 17:58:04     44s]     steiner router: calls=7193, total_wall_time=0.064s, mean_wall_time=0.009ms
[02/18 17:58:04     44s]   Primary reporting skew groups PRO final:
[02/18 17:58:04     44s]     skew_group default.blif_clk_net/_default_constraint_mode_: unconstrained
[02/18 17:58:04     44s]         min path sink: v10_reg/CK
[02/18 17:58:04     44s]         max path sink: v10_reg/CK
[02/18 17:58:04     44s]   Skew group summary PRO final:
[02/18 17:58:04     44s]     skew_group blif_clk_net/_default_constraint_mode_: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.059], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/18 17:58:04     44s] PRO done.
[02/18 17:58:04     44s] Restoring CTS place status for unmodified clock tree cells and sinks.
[02/18 17:58:04     44s] numClockCells = 2, numClockCellsFixed = 0, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[02/18 17:58:04     44s] Net route status summary:
[02/18 17:58:04     44s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[02/18 17:58:04     44s]   Non-clock:   331 (unrouted=2, trialRouted=0, noStatus=0, routed=329, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[02/18 17:58:04     44s] Updating delays...
[02/18 17:58:04     44s] Updating delays done.
[02/18 17:58:04     44s] PRO done. (took cpu=0:00:00.8 real=0:00:00.8)
[02/18 17:58:04     44s] Leaving CCOpt scope - Cleaning up placement interface...
[02/18 17:58:04     44s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2199.7M, EPOCH TIME: 1771466284.618480
[02/18 17:58:04     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:6).
[02/18 17:58:04     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:04     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:04     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:04     44s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.002, REAL:0.002, MEM:2104.7M, EPOCH TIME: 1771466284.620691
[02/18 17:58:04     44s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:58:04     44s] *** ClockDrv #1 [finish] (optDesign #2) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:00:45.0/0:00:51.2 (0.9), mem = 2104.7M
[02/18 17:58:04     44s] 
[02/18 17:58:04     44s] =============================================================================================
[02/18 17:58:04     44s]  Step TAT Report : ClockDrv #1 / optDesign #2                                   21.39-s058_1
[02/18 17:58:04     44s] =============================================================================================
[02/18 17:58:04     44s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/18 17:58:04     44s] ---------------------------------------------------------------------------------------------
[02/18 17:58:04     44s] [ OptimizationStep       ]      1   0:00:00.8  (  99.4 % )     0:00:00.8 /  0:00:00.8    1.0
[02/18 17:58:04     44s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/18 17:58:04     44s] [ IncrDelayCalc          ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[02/18 17:58:04     44s] [ MISC                   ]          0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/18 17:58:04     44s] ---------------------------------------------------------------------------------------------
[02/18 17:58:04     44s]  ClockDrv #1 TOTAL                  0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.8    1.0
[02/18 17:58:04     44s] ---------------------------------------------------------------------------------------------
[02/18 17:58:04     44s] 
[02/18 17:58:04     44s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[02/18 17:58:04     44s] **INFO: Start fixing DRV (Mem = 2104.70M) ...
[02/18 17:58:04     44s] Begin: GigaOpt DRV Optimization
[02/18 17:58:04     44s] Glitch fixing enabled
[02/18 17:58:04     44s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 1  -glitch
[02/18 17:58:04     44s] *** DrvOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:00:45.0/0:00:51.2 (0.9), mem = 2104.7M
[02/18 17:58:04     44s] Info: 1 net with fixed/cover wires excluded.
[02/18 17:58:04     45s] Info: 1 clock net  excluded from IPO operation.
[02/18 17:58:04     45s] End AAE Lib Interpolated Model. (MEM=2104.7 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/18 17:58:04     45s] Processing average sequential pin duty cycle 
[02/18 17:58:04     45s] 
[02/18 17:58:04     45s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/18 17:58:04     45s] Summary for sequential cells identification: 
[02/18 17:58:04     45s]   Identified SBFF number: 16
[02/18 17:58:04     45s]   Identified MBFF number: 0
[02/18 17:58:04     45s]   Identified SB Latch number: 0
[02/18 17:58:04     45s]   Identified MB Latch number: 0
[02/18 17:58:04     45s]   Not identified SBFF number: 0
[02/18 17:58:04     45s]   Not identified MBFF number: 0
[02/18 17:58:04     45s]   Not identified SB Latch number: 0
[02/18 17:58:04     45s]   Not identified MB Latch number: 0
[02/18 17:58:04     45s]   Number of sequential cells which are not FFs: 13
[02/18 17:58:04     45s]  Visiting view : _default_view_
[02/18 17:58:04     45s]    : PowerDomain = none : Weighted F : unweighted  = 14.10 (1.000) with rcCorner = 0
[02/18 17:58:04     45s]    : PowerDomain = none : Weighted F : unweighted  = 12.80 (1.000) with rcCorner = -1
[02/18 17:58:04     45s]  Visiting view : _default_view_
[02/18 17:58:04     45s]    : PowerDomain = none : Weighted F : unweighted  = 14.10 (1.000) with rcCorner = 0
[02/18 17:58:04     45s]    : PowerDomain = none : Weighted F : unweighted  = 12.80 (1.000) with rcCorner = -1
[02/18 17:58:04     45s] TLC MultiMap info (StdDelay):
[02/18 17:58:04     45s]   : _default_delay_corner_ + default_library_set + 1 + no RcCorner := 12.8ps
[02/18 17:58:04     45s]   : _default_delay_corner_ + default_library_set + 1 + _default_rc_corner_ := 14.1ps
[02/18 17:58:04     45s]  Setting StdDelay to: 14.1ps
[02/18 17:58:04     45s] 
[02/18 17:58:04     45s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/18 17:58:04     45s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1716878.9
[02/18 17:58:04     45s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/18 17:58:04     45s] ### Creating PhyDesignMc. totSessionCpu=0:00:45.0 mem=2106.7M
[02/18 17:58:04     45s] OPERPROF: Starting DPlace-Init at level 1, MEM:2106.7M, EPOCH TIME: 1771466284.670645
[02/18 17:58:04     45s] Processing tracks to init pin-track alignment.
[02/18 17:58:04     45s] z: 2, totalTracks: 1
[02/18 17:58:04     45s] z: 4, totalTracks: 1
[02/18 17:58:04     45s] z: 6, totalTracks: 1
[02/18 17:58:04     45s] z: 8, totalTracks: 1
[02/18 17:58:04     45s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/18 17:58:04     45s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2106.7M, EPOCH TIME: 1771466284.672699
[02/18 17:58:04     45s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:04     45s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:04     45s] 
[02/18 17:58:04     45s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/18 17:58:04     45s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/18 17:58:04     45s] 
[02/18 17:58:04     45s]  Skipping Bad Lib Cell Checking (CMU) !
[02/18 17:58:04     45s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.003, REAL:0.003, MEM:2106.7M, EPOCH TIME: 1771466284.675709
[02/18 17:58:04     45s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2106.7M, EPOCH TIME: 1771466284.675937
[02/18 17:58:04     45s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:2106.7M, EPOCH TIME: 1771466284.676658
[02/18 17:58:04     45s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2106.7MB).
[02/18 17:58:04     45s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.005, REAL:0.006, MEM:2106.7M, EPOCH TIME: 1771466284.677062
[02/18 17:58:04     45s] TotalInstCnt at PhyDesignMc Initialization: 314
[02/18 17:58:04     45s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:45.0 mem=2106.7M
[02/18 17:58:04     45s] #optDebug: Start CG creation (mem=2106.7M)
[02/18 17:58:04     45s]  ...initializing CG  maxDriveDist -0.000500 stdCellHgt 1.400000 defLenToSkip 9.800000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 9.800000 
[02/18 17:58:04     45s] (cpu=0:00:00.1, mem=2181.7M)
[02/18 17:58:04     45s]  ...processing cgPrt (cpu=0:00:00.1, mem=2181.7M)
[02/18 17:58:04     45s]  ...processing cgEgp (cpu=0:00:00.1, mem=2181.7M)
[02/18 17:58:04     45s]  ...processing cgPbk (cpu=0:00:00.1, mem=2181.7M)
[02/18 17:58:04     45s]  ...processing cgNrb(cpu=0:00:00.1, mem=2181.7M)
[02/18 17:58:04     45s]  ...processing cgObs (cpu=0:00:00.1, mem=2181.7M)
[02/18 17:58:04     45s]  ...processing cgCon (cpu=0:00:00.1, mem=2181.7M)
[02/18 17:58:04     45s]  ...processing cgPdm (cpu=0:00:00.1, mem=2181.7M)
[02/18 17:58:04     45s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2181.7M)
[02/18 17:58:04     45s] ### Creating RouteCongInterface, started
[02/18 17:58:04     45s] {MMLU 0 1 330}
[02/18 17:58:04     45s] ### Creating LA Mngr. totSessionCpu=0:00:45.1 mem=2181.7M
[02/18 17:58:04     45s] ### Creating LA Mngr, finished. totSessionCpu=0:00:45.1 mem=2181.7M
[02/18 17:58:04     45s] ### Creating RouteCongInterface, finished
[02/18 17:58:04     45s] 
[02/18 17:58:04     45s] Creating Lib Analyzer ...
[02/18 17:58:04     45s] Total number of usable buffers from Lib Analyzer: 5 ( CLKBUF_X3 CLKBUF_X2 BUF_X4 BUF_X2 BUF_X8)
[02/18 17:58:04     45s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X4 INV_X2 INV_X1 INV_X8 INV_X16 INV_X32)
[02/18 17:58:04     45s] Total number of usable delay cells from Lib Analyzer: 2 ( BUF_X16 BUF_X32)
[02/18 17:58:04     45s] 
[02/18 17:58:04     45s] {RT _default_rc_corner_ 0 4 4 {3 0} 1}
[02/18 17:58:04     45s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:45.3 mem=2181.7M
[02/18 17:58:04     45s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:45.3 mem=2181.7M
[02/18 17:58:04     45s] Creating Lib Analyzer, finished. 
[02/18 17:58:04     45s] DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
[02/18 17:58:04     45s] [GPS-DRV] Optimizer parameters ============================= 
[02/18 17:58:04     45s] [GPS-DRV] maxDensity (design): 0.95
[02/18 17:58:04     45s] [GPS-DRV] maxLocalDensity: 0.96
[02/18 17:58:04     45s] [GPS-DRV] MaxBufDistForPlaceBlk: 280 Microns
[02/18 17:58:04     45s] [GPS-DRV] MaintainWNS: 1
[02/18 17:58:04     45s] [GPS-DRV] All active and enabled setup views
[02/18 17:58:04     45s] [GPS-DRV]     _default_view_
[02/18 17:58:04     45s] [GPS-DRV] MarginForMaxTran: 0 (in which tool's ExtraDrcMargin: 0.2)
[02/18 17:58:04     45s] [GPS-DRV] MarginForMaxCap : 0 (in which tool's ExtraDrcMargin: 0.2)
[02/18 17:58:04     45s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[02/18 17:58:04     45s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[02/18 17:58:04     45s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2219.9M, EPOCH TIME: 1771466284.968649
[02/18 17:58:04     45s] Found 0 hard placement blockage before merging.
[02/18 17:58:04     45s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2219.9M, EPOCH TIME: 1771466284.968731
[02/18 17:58:04     45s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/18 17:58:04     45s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[02/18 17:58:04     45s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/18 17:58:04     45s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[02/18 17:58:04     45s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/18 17:58:04     45s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/18 17:58:04     45s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.52|     0.00|       0|       0|       0| 98.17%|          |         |
[02/18 17:58:04     45s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/18 17:58:04     45s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.52|     0.00|       0|       0|       0| 98.17%| 0:00:00.0|  2235.9M|
[02/18 17:58:04     45s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/18 17:58:04     45s] Bottom Preferred Layer:
[02/18 17:58:04     45s] +---------------+------------+----------+
[02/18 17:58:04     45s] |     Layer     |    CLK     |   Rule   |
[02/18 17:58:04     45s] +---------------+------------+----------+
[02/18 17:58:04     45s] | metal3 (z=3)  |          1 | default  |
[02/18 17:58:04     45s] +---------------+------------+----------+
[02/18 17:58:04     45s] Via Pillar Rule:
[02/18 17:58:04     45s]     None
[02/18 17:58:04     45s] 
[02/18 17:58:04     45s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2235.9M) ***
[02/18 17:58:04     45s] 
[02/18 17:58:04     45s] Deleting 0 temporary hard placement blockage(s).
[02/18 17:58:04     45s] Total-nets :: 330, Stn-nets :: 0, ratio :: 0 %, Total-len 3196.81, Stn-len 0
[02/18 17:58:04     45s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2216.8M, EPOCH TIME: 1771466284.983390
[02/18 17:58:04     45s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:314).
[02/18 17:58:04     45s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:04     45s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:04     45s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:04     45s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.002, MEM:2166.8M, EPOCH TIME: 1771466284.984947
[02/18 17:58:04     45s] TotalInstCnt at PhyDesignMc Destruction: 314
[02/18 17:58:04     45s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1716878.9
[02/18 17:58:04     45s] *** DrvOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:00:45.3/0:00:51.5 (0.9), mem = 2166.8M
[02/18 17:58:04     45s] 
[02/18 17:58:04     45s] =============================================================================================
[02/18 17:58:04     45s]  Step TAT Report : DrvOpt #1 / optDesign #2                                     21.39-s058_1
[02/18 17:58:04     45s] =============================================================================================
[02/18 17:58:04     45s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/18 17:58:04     45s] ---------------------------------------------------------------------------------------------
[02/18 17:58:04     45s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/18 17:58:04     45s] [ CellServerInit         ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.0
[02/18 17:58:04     45s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  60.0 % )     0:00:00.2 /  0:00:00.2    1.0
[02/18 17:58:04     45s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/18 17:58:04     45s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   2.8 % )     0:00:00.0 /  0:00:00.0    0.0
[02/18 17:58:04     45s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[02/18 17:58:04     45s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[02/18 17:58:04     45s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (  21.1 % )     0:00:00.1 /  0:00:00.1    0.9
[02/18 17:58:04     45s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/18 17:58:04     45s] [ DrvFindVioNets         ]      2   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.0
[02/18 17:58:04     45s] [ DrvComputeSummary      ]      2   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.0
[02/18 17:58:04     45s] [ ReportGlitchViolation  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/18 17:58:04     45s] [ MISC                   ]          0:00:00.0  (   9.6 % )     0:00:00.0 /  0:00:00.0    1.0
[02/18 17:58:04     45s] ---------------------------------------------------------------------------------------------
[02/18 17:58:04     45s]  DrvOpt #1 TOTAL                    0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[02/18 17:58:04     45s] ---------------------------------------------------------------------------------------------
[02/18 17:58:04     45s] 
[02/18 17:58:04     45s] drv optimizer changes nothing and skips refinePlace
[02/18 17:58:04     45s] End: GigaOpt DRV Optimization
[02/18 17:58:04     45s] **optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1873.4M, totSessionCpu=0:00:45 **
[02/18 17:58:04     45s] *info:
[02/18 17:58:04     45s] **INFO: Completed fixing DRV (CPU Time = 0:00:00, Mem = 2166.78M).
[02/18 17:58:04     45s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2166.8M, EPOCH TIME: 1771466284.988987
[02/18 17:58:04     45s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:04     45s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:04     45s] 
[02/18 17:58:04     45s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/18 17:58:04     45s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/18 17:58:04     45s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.003, MEM:2166.8M, EPOCH TIME: 1771466284.992126
[02/18 17:58:04     45s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:04     45s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:05     45s] 
------------------------------------------------------------------
     SI Timing Summary (cpu=0.01min real=0.00min mem=2166.8M)
------------------------------------------------------------------

Setup views included:
 _default_view_ 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.516  |  0.516  |  0.705  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   31    |    6    |   31    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2214.9M, EPOCH TIME: 1771466285.020516
[02/18 17:58:05     45s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:05     45s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:05     45s] 
[02/18 17:58:05     45s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/18 17:58:05     45s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/18 17:58:05     45s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.004, MEM:2214.9M, EPOCH TIME: 1771466285.024033
[02/18 17:58:05     45s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:05     45s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:05     45s] Density: 98.172%
------------------------------------------------------------------

[02/18 17:58:05     45s] **optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 1874.9M, totSessionCpu=0:00:45 **
[02/18 17:58:05     45s]   DRV Snapshot: (REF)
[02/18 17:58:05     45s]          Tran DRV: 0 (0)
[02/18 17:58:05     45s]           Cap DRV: 0 (0)
[02/18 17:58:05     45s]        Fanout DRV: 0 (0)
[02/18 17:58:05     45s]            Glitch: 0 (0)
[02/18 17:58:05     45s] *** Timing Is met
[02/18 17:58:05     45s] *** Check timing (0:00:00.0)
[02/18 17:58:05     45s] *** Setup timing is met (target slack 0ns)
[02/18 17:58:05     45s]   Timing Snapshot: (REF)
[02/18 17:58:05     45s]      Weighted WNS: 0.000
[02/18 17:58:05     45s]       All  PG WNS: 0.000
[02/18 17:58:05     45s]       High PG WNS: 0.000
[02/18 17:58:05     45s]       All  PG TNS: 0.000
[02/18 17:58:05     45s]       High PG TNS: 0.000
[02/18 17:58:05     45s]       Low  PG TNS: 0.000
[02/18 17:58:05     45s]    Category Slack: { [L, 0.516] [H, 0.516] }
[02/18 17:58:05     45s] 
[02/18 17:58:05     45s] **INFO: flowCheckPoint #3 OptimizationPreEco
[02/18 17:58:05     45s] Running postRoute recovery in preEcoRoute mode
[02/18 17:58:05     45s] **optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 1875.0M, totSessionCpu=0:00:45 **
[02/18 17:58:05     45s]   DRV Snapshot: (TGT)
[02/18 17:58:05     45s]          Tran DRV: 0 (0)
[02/18 17:58:05     45s]           Cap DRV: 0 (0)
[02/18 17:58:05     45s]        Fanout DRV: 0 (0)
[02/18 17:58:05     45s]            Glitch: 0 (0)
[02/18 17:58:05     45s] Checking DRV degradation...
[02/18 17:58:05     45s] 
[02/18 17:58:05     45s] Recovery Manager:
[02/18 17:58:05     45s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[02/18 17:58:05     45s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[02/18 17:58:05     45s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[02/18 17:58:05     45s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[02/18 17:58:05     45s] 
[02/18 17:58:05     45s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[02/18 17:58:05     45s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=2167.26M, totSessionCpu=0:00:45).
[02/18 17:58:05     45s] **optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 1875.0M, totSessionCpu=0:00:45 **
[02/18 17:58:05     45s] 
[02/18 17:58:05     45s]   DRV Snapshot: (REF)
[02/18 17:58:05     45s]          Tran DRV: 0 (0)
[02/18 17:58:05     45s]           Cap DRV: 0 (0)
[02/18 17:58:05     45s]        Fanout DRV: 0 (0)
[02/18 17:58:05     45s]            Glitch: 0 (0)
[02/18 17:58:05     45s] Skipping pre eco harden opt
[02/18 17:58:05     45s] Running refinePlace -preserveRouting true -hardFence false
[02/18 17:58:05     45s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2205.4M, EPOCH TIME: 1771466285.056328
[02/18 17:58:05     45s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2205.4M, EPOCH TIME: 1771466285.056431
[02/18 17:58:05     45s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2205.4M, EPOCH TIME: 1771466285.056488
[02/18 17:58:05     45s] Processing tracks to init pin-track alignment.
[02/18 17:58:05     45s] z: 2, totalTracks: 1
[02/18 17:58:05     45s] z: 4, totalTracks: 1
[02/18 17:58:05     45s] z: 6, totalTracks: 1
[02/18 17:58:05     45s] z: 8, totalTracks: 1
[02/18 17:58:05     45s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[02/18 17:58:05     45s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2205.4M, EPOCH TIME: 1771466285.057860
[02/18 17:58:05     45s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:05     45s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:05     45s] 
[02/18 17:58:05     45s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/18 17:58:05     45s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/18 17:58:05     45s] 
[02/18 17:58:05     45s]  Skipping Bad Lib Cell Checking (CMU) !
[02/18 17:58:05     45s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.003, REAL:0.003, MEM:2205.4M, EPOCH TIME: 1771466285.060941
[02/18 17:58:05     45s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2205.4M, EPOCH TIME: 1771466285.061305
[02/18 17:58:05     45s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2205.4M, EPOCH TIME: 1771466285.061676
[02/18 17:58:05     45s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2205.4MB).
[02/18 17:58:05     45s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.005, REAL:0.006, MEM:2205.4M, EPOCH TIME: 1771466285.062118
[02/18 17:58:05     45s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.005, REAL:0.006, MEM:2205.4M, EPOCH TIME: 1771466285.062511
[02/18 17:58:05     45s] TDRefine: refinePlace mode is spiral
[02/18 17:58:05     45s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1716878.9
[02/18 17:58:05     45s] OPERPROF:   Starting RefinePlace at level 2, MEM:2205.4M, EPOCH TIME: 1771466285.062981
[02/18 17:58:05     45s] *** Starting refinePlace (0:00:45.4 mem=2205.4M) ***
[02/18 17:58:05     45s] Total net bbox length = 2.513e+03 (1.295e+03 1.218e+03) (ext = 2.260e+02)
[02/18 17:58:05     45s] 
[02/18 17:58:05     45s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/18 17:58:05     45s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/18 17:58:05     45s] (I)      Default pattern map key = s1494_bench_default.
[02/18 17:58:05     45s] (I)      Default pattern map key = s1494_bench_default.
[02/18 17:58:05     45s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2205.4M, EPOCH TIME: 1771466285.065114
[02/18 17:58:05     45s] Starting refinePlace ...
[02/18 17:58:05     45s] (I)      Default pattern map key = s1494_bench_default.
[02/18 17:58:05     45s] One DDP V2 for no tweak run.
[02/18 17:58:05     45s] (I)      Default pattern map key = s1494_bench_default.
[02/18 17:58:05     45s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2205.4M, EPOCH TIME: 1771466285.067215
[02/18 17:58:05     45s] DDP initSite1 nrRow 13 nrJob 13
[02/18 17:58:05     45s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2205.4M, EPOCH TIME: 1771466285.067278
[02/18 17:58:05     45s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2205.4M, EPOCH TIME: 1771466285.067327
[02/18 17:58:05     45s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2205.4M, EPOCH TIME: 1771466285.067639
[02/18 17:58:05     45s] DDP markSite nrRow 13 nrJob 13
[02/18 17:58:05     45s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:2205.4M, EPOCH TIME: 1771466285.067733
[02/18 17:58:05     45s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.001, MEM:2205.4M, EPOCH TIME: 1771466285.068030
[02/18 17:58:05     45s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:2205.4M, EPOCH TIME: 1771466285.068253
[02/18 17:58:05     45s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:2205.4M, EPOCH TIME: 1771466285.068359
[02/18 17:58:05     45s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.000, REAL:0.000, MEM:2205.4M, EPOCH TIME: 1771466285.068758
[02/18 17:58:05     45s] ** Cut row section cpu time 0:00:00.0.
[02/18 17:58:05     45s]  ** Cut row section real time 0:00:00.0.
[02/18 17:58:05     45s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.000, REAL:0.001, MEM:2205.4M, EPOCH TIME: 1771466285.068996
[02/18 17:58:05     45s]   Spread Effort: high, post-route mode, useDDP on.
[02/18 17:58:05     45s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2205.4MB) @(0:00:45.4 - 0:00:45.4).
[02/18 17:58:05     45s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/18 17:58:05     45s] wireLenOptFixPriorityInst 6 inst fixed
[02/18 17:58:05     45s] 
[02/18 17:58:05     45s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[02/18 17:58:05     45s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df625c0): Rebuild thread pool 0x7f72249664b0.
[02/18 17:58:05     45s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df625c0): 0 out of 1 thread pools are available.
[02/18 17:58:05     45s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[02/18 17:58:05     45s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[02/18 17:58:05     45s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/18 17:58:05     45s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2173.4MB) @(0:00:45.4 - 0:00:45.4).
[02/18 17:58:05     45s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/18 17:58:05     45s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2173.4MB
[02/18 17:58:05     45s] Statistics of distance of Instance movement in refine placement:
[02/18 17:58:05     45s]   maximum (X+Y) =         0.00 um
[02/18 17:58:05     45s]   mean    (X+Y) =         0.00 um
[02/18 17:58:05     45s] Summary Report:
[02/18 17:58:05     45s] Instances move: 0 (out of 314 movable)
[02/18 17:58:05     45s] Instances flipped: 0
[02/18 17:58:05     45s] Mean displacement: 0.00 um
[02/18 17:58:05     45s] Max displacement: 0.00 um 
[02/18 17:58:05     45s] Total instances moved : 0
[02/18 17:58:05     45s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.019, REAL:0.020, MEM:2173.4M, EPOCH TIME: 1771466285.084928
[02/18 17:58:05     45s] Total net bbox length = 2.513e+03 (1.295e+03 1.218e+03) (ext = 2.260e+02)
[02/18 17:58:05     45s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2173.4MB
[02/18 17:58:05     45s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2173.4MB) @(0:00:45.4 - 0:00:45.4).
[02/18 17:58:05     45s] *** Finished refinePlace (0:00:45.4 mem=2173.4M) ***
[02/18 17:58:05     45s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1716878.9
[02/18 17:58:05     45s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.021, REAL:0.023, MEM:2173.4M, EPOCH TIME: 1771466285.085877
[02/18 17:58:05     45s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2173.4M, EPOCH TIME: 1771466285.085925
[02/18 17:58:05     45s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:314).
[02/18 17:58:05     45s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:05     45s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:05     45s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:05     45s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.002, REAL:0.002, MEM:2135.4M, EPOCH TIME: 1771466285.087554
[02/18 17:58:05     45s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.028, REAL:0.031, MEM:2135.4M, EPOCH TIME: 1771466285.087667
[02/18 17:58:05     45s] {MMLU 0 1 330}
[02/18 17:58:05     45s] ### Creating LA Mngr. totSessionCpu=0:00:45.4 mem=2135.4M
[02/18 17:58:05     45s] ### Creating LA Mngr, finished. totSessionCpu=0:00:45.4 mem=2135.4M
[02/18 17:58:05     45s] Default Rule : ""
[02/18 17:58:05     45s] Non Default Rules :
[02/18 17:58:05     45s] Worst Slack : 0.516 ns
[02/18 17:58:05     45s] 
[02/18 17:58:05     45s] Start Layer Assignment ...
[02/18 17:58:05     45s] WNS(0.516ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)
[02/18 17:58:05     45s] 
[02/18 17:58:05     45s] Select 0 cadidates out of 332.
[02/18 17:58:05     45s] No critical nets selected. Skipped !
[02/18 17:58:05     45s] GigaOpt: setting up router preferences
[02/18 17:58:05     45s] GigaOpt: 0 nets assigned router directives
[02/18 17:58:05     45s] 
[02/18 17:58:05     45s] Start Assign Priority Nets ...
[02/18 17:58:05     45s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[02/18 17:58:05     45s] Existing Priority Nets 0 (0.0%)
[02/18 17:58:05     45s] Assigned Priority Nets 0 (0.0%)
[02/18 17:58:05     45s] 
[02/18 17:58:05     45s] Set Prefer Layer Routing Effort ...
[02/18 17:58:05     45s] Total Net(330) IPOed(0) PreferLayer(0) -> MediumEffort(0)
[02/18 17:58:05     45s] 
[02/18 17:58:05     45s] {MMLU 0 1 330}
[02/18 17:58:05     45s] ### Creating LA Mngr. totSessionCpu=0:00:45.4 mem=2154.5M
[02/18 17:58:05     45s] ### Creating LA Mngr, finished. totSessionCpu=0:00:45.4 mem=2154.5M
[02/18 17:58:05     45s] #optDebug: Start CG creation (mem=2154.5M)
[02/18 17:58:05     45s]  ...initializing CG  maxDriveDist 304.759500 stdCellHgt 1.400000 defLenToSkip 9.800000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 30.475500 
[02/18 17:58:05     45s] (cpu=0:00:00.1, mem=2185.7M)
[02/18 17:58:05     45s]  ...processing cgPrt (cpu=0:00:00.1, mem=2185.7M)
[02/18 17:58:05     45s]  ...processing cgEgp (cpu=0:00:00.1, mem=2185.7M)
[02/18 17:58:05     45s]  ...processing cgPbk (cpu=0:00:00.1, mem=2185.7M)
[02/18 17:58:05     45s]  ...processing cgNrb(cpu=0:00:00.1, mem=2185.7M)
[02/18 17:58:05     45s]  ...processing cgObs (cpu=0:00:00.1, mem=2185.7M)
[02/18 17:58:05     45s]  ...processing cgCon (cpu=0:00:00.1, mem=2185.7M)
[02/18 17:58:05     45s]  ...processing cgPdm (cpu=0:00:00.1, mem=2185.7M)
[02/18 17:58:05     45s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2185.7M)
[02/18 17:58:05     45s] Default Rule : ""
[02/18 17:58:05     45s] Non Default Rules :
[02/18 17:58:05     45s] Worst Slack : 0.516 ns
[02/18 17:58:05     45s] 
[02/18 17:58:05     45s] Start Layer Assignment ...
[02/18 17:58:05     45s] WNS(0.516ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)
[02/18 17:58:05     45s] 
[02/18 17:58:05     45s] Select 0 cadidates out of 332.
[02/18 17:58:05     45s] No critical nets selected. Skipped !
[02/18 17:58:05     45s] GigaOpt: setting up router preferences
[02/18 17:58:05     45s] GigaOpt: 0 nets assigned router directives
[02/18 17:58:05     45s] 
[02/18 17:58:05     45s] Start Assign Priority Nets ...
[02/18 17:58:05     45s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[02/18 17:58:05     45s] Existing Priority Nets 0 (0.0%)
[02/18 17:58:05     45s] Assigned Priority Nets 0 (0.0%)
[02/18 17:58:05     45s] {MMLU 0 1 330}
[02/18 17:58:05     45s] ### Creating LA Mngr. totSessionCpu=0:00:45.5 mem=2185.7M
[02/18 17:58:05     45s] ### Creating LA Mngr, finished. totSessionCpu=0:00:45.5 mem=2185.7M
[02/18 17:58:05     45s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2185.7M, EPOCH TIME: 1771466285.187727
[02/18 17:58:05     45s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:05     45s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:05     45s] 
[02/18 17:58:05     45s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/18 17:58:05     45s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/18 17:58:05     45s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.003, MEM:2185.7M, EPOCH TIME: 1771466285.190698
[02/18 17:58:05     45s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:05     45s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:05     45s] 
------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 _default_view_ 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.516  |  0.516  |  0.705  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   31    |    6    |   31    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[02/18 17:58:05     45s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2201.7M, EPOCH TIME: 1771466285.213023
[02/18 17:58:05     45s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:05     45s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:05     45s] 
[02/18 17:58:05     45s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/18 17:58:05     45s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/18 17:58:05     45s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.004, MEM:2201.7M, EPOCH TIME: 1771466285.216738
[02/18 17:58:05     45s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:05     45s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:05     45s] Density: 98.172%
------------------------------------------------------------------

[02/18 17:58:05     45s] **optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 1839.3M, totSessionCpu=0:00:46 **
[02/18 17:58:05     45s] **INFO: flowCheckPoint #4 GlobalDetailRoute
[02/18 17:58:05     45s] -routeWithEco false                       # bool, default=false
[02/18 17:58:05     45s] -routeSelectedNetOnly false               # bool, default=false
[02/18 17:58:05     45s] -routeWithTimingDriven false              # bool, default=false
[02/18 17:58:05     45s] -routeWithSiDriven false                  # bool, default=false
[02/18 17:58:05     45s] Existing Dirty Nets : 0
[02/18 17:58:05     45s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[02/18 17:58:05     45s] Reset Dirty Nets : 0
[02/18 17:58:05     45s] *** EcoRoute #1 [begin] (optDesign #2) : totSession cpu/real = 0:00:45.5/0:00:51.8 (0.9), mem = 2108.2M
[02/18 17:58:05     45s] 
[02/18 17:58:05     45s] globalDetailRoute
[02/18 17:58:05     45s] 
[02/18 17:58:05     45s] #Start globalDetailRoute on Wed Feb 18 17:58:05 2026
[02/18 17:58:05     45s] #
[02/18 17:58:05     45s] ### Time Record (globalDetailRoute) is installed.
[02/18 17:58:05     45s] ### Time Record (Pre Callback) is installed.
[02/18 17:58:05     45s] Closing parasitic data file '/tmp/innovus_temp_1716878_eeapps03.labidm.seas.ucla.edu_palatics_8RrrHG/s1494_bench_1716878_pJRCW0.rcdb.d': 330 access done (mem: 2089.203M)
[02/18 17:58:05     45s] ### Time Record (Pre Callback) is uninstalled.
[02/18 17:58:05     45s] ### Time Record (DB Import) is installed.
[02/18 17:58:05     45s] ### Time Record (Timing Data Generation) is installed.
[02/18 17:58:05     45s] ### Time Record (Timing Data Generation) is uninstalled.
[02/18 17:58:05     45s] ### Net info: total nets: 332
[02/18 17:58:05     45s] ### Net info: dirty nets: 0
[02/18 17:58:05     45s] ### Net info: marked as disconnected nets: 0
[02/18 17:58:05     45s] #num needed restored net=0
[02/18 17:58:05     45s] #need_extraction net=0 (total=332)
[02/18 17:58:05     45s] ### Net info: fully routed nets: 330
[02/18 17:58:05     45s] ### Net info: trivial (< 2 pins) nets: 2
[02/18 17:58:05     45s] ### Net info: unrouted nets: 0
[02/18 17:58:05     45s] ### Net info: re-extraction nets: 0
[02/18 17:58:05     45s] ### Net info: ignored nets: 0
[02/18 17:58:05     45s] ### Net info: skip routing nets: 0
[02/18 17:58:05     45s] ### import design signature (31): route=578837706 fixed_route=1856704831 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=2083083870 dirty_area=0 del_dirty_area=0 cell=244597546 placement=61652558 pin_access=819410142 inst_pattern=1 via=1185899695 routing_via=1774068281
[02/18 17:58:05     45s] ### Time Record (DB Import) is uninstalled.
[02/18 17:58:05     45s] #NanoRoute Version 21.39-s058_1 NR231113-0413/21_19-UB
[02/18 17:58:05     45s] #RTESIG:78da95cf314fc330140460e6fe8a27b743904879673b89bd56620554016b658853454a1d
[02/18 17:58:05     45s] #       297606fe3d424c452d26377f3addad376f0f7b12125b65cbc89539801ef7520150256ba8
[02/18 17:58:05     45s] #       7b89036cf9ba13abf5e6e9f9a531d4b9217a2adec771b8a3f633b853ff41adefdc3c248a
[02/18 17:58:05     45s] #       3ea53e1c6f7fb4625ec2add64b3818eadccfd14fbf1194a134cdffed44a596f16609af9a
[02/18 17:58:05     45s] #       9aa0b7e0ef50d10da34b9767d7b0f96fb5e13c329649c4e442eba65650e1c37cba264122
[02/18 17:58:05     45s] #       8cc167943ebb7cc9d8c6e48c6489ac8191a4a9e843f2473f5d3156657b24ffb5f9e60b70
[02/18 17:58:05     45s] #       d3ef90
[02/18 17:58:05     45s] #
[02/18 17:58:05     45s] #Skip comparing routing design signature in db-snapshot flow
[02/18 17:58:05     45s] ### Time Record (Data Preparation) is installed.
[02/18 17:58:05     45s] #RTESIG:78da95cf314fc330100560667ec5c9ed102452ee7c4e62af48ac802a60ad5ce254915247
[02/18 17:58:05     45s] #       b29d817f4f81a9a8c1e4d6fbf4f4de6afdf6b0052169c3a68c58e91dc1e356321171898a
[02/18 17:58:05     45s] #       f84ed28e4cf97a2fae57eba7e79746436787e8a0d88fe3700bed87b7c7fe1d5ad7d96948
[02/18 17:58:05     45s] #       105d4abd3fdcfc68465cc28d524b3821f1b99fa20bbf11b18614a6ff6652c5cb78b38457
[02/18 17:58:05     45s] #       4d0da436845f0745378c365dae5d93c96fab35e69136082226eb5b1b5a0185f3d3714e12
[02/18 17:58:05     45s] #       083f7a9751ea6cf22563b802f1ddec14155338bd6660a373611225650d69090a8ade2777
[02/18 17:58:05     45s] #       7061c618cee648fc6bdcd527d616fc46
[02/18 17:58:05     45s] #
[02/18 17:58:05     45s] ### Time Record (Data Preparation) is uninstalled.
[02/18 17:58:05     45s] ### Time Record (Global Routing) is installed.
[02/18 17:58:05     45s] ### Time Record (Global Routing) is uninstalled.
[02/18 17:58:05     45s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[02/18 17:58:05     45s] #Total number of routable nets = 330.
[02/18 17:58:05     45s] #Total number of nets in the design = 332.
[02/18 17:58:05     45s] #330 routable nets have routed wires.
[02/18 17:58:05     45s] #1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[02/18 17:58:05     45s] #No nets have been global routed.
[02/18 17:58:05     45s] ### Time Record (Data Preparation) is installed.
[02/18 17:58:05     45s] #Start routing data preparation on Wed Feb 18 17:58:05 2026
[02/18 17:58:05     45s] #
[02/18 17:58:05     45s] #Minimum voltage of a net in the design = 0.000.
[02/18 17:58:05     45s] #Maximum voltage of a net in the design = 1.100.
[02/18 17:58:05     45s] #Voltage range [0.000 - 1.100] has 330 nets.
[02/18 17:58:05     45s] #Voltage range [1.100 - 1.100] has 1 net.
[02/18 17:58:05     45s] #Voltage range [0.000 - 0.000] has 1 net.
[02/18 17:58:05     45s] #Build and mark too close pins for the same net.
[02/18 17:58:05     45s] ### Time Record (Cell Pin Access) is installed.
[02/18 17:58:05     45s] #Initial pin access analysis.
[02/18 17:58:05     45s] #Detail pin access analysis.
[02/18 17:58:05     45s] ### Time Record (Cell Pin Access) is uninstalled.
[02/18 17:58:05     45s] # metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
[02/18 17:58:05     45s] # metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
[02/18 17:58:05     45s] # metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
[02/18 17:58:05     45s] # metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[02/18 17:58:05     45s] # metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[02/18 17:58:05     45s] # metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[02/18 17:58:05     45s] # metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[02/18 17:58:05     45s] # metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[02/18 17:58:05     45s] # metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
[02/18 17:58:05     45s] # metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
[02/18 17:58:05     45s] #Bottom routing layer index=1(metal1), bottom routing layer for shielding=1(metal1), bottom shield layer=1(metal1)
[02/18 17:58:05     45s] #shield_bottom_stripe_layer=1(metal1), shield_top_stripe_layer=4(metal4)
[02/18 17:58:05     45s] #pin_access_rlayer=2(metal2)
[02/18 17:58:05     45s] #shield_top_dpt_rlayer=-1 top_rlayer=4 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[02/18 17:58:05     45s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[02/18 17:58:05     45s] #Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[02/18 17:58:05     45s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1840.71 (MB), peak = 1878.45 (MB)
[02/18 17:58:05     45s] #Regenerating Ggrids automatically.
[02/18 17:58:05     45s] #Auto generating G-grids with size=15 tracks, using layer metal2's pitch = 0.19000.
[02/18 17:58:05     45s] #Using automatically generated G-grids.
[02/18 17:58:05     45s] #Done routing data preparation.
[02/18 17:58:05     45s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1842.52 (MB), peak = 1878.45 (MB)
[02/18 17:58:05     45s] #Minimum voltage of a net in the design = 0.000.
[02/18 17:58:05     45s] #Maximum voltage of a net in the design = 1.100.
[02/18 17:58:05     45s] #Voltage range [0.000 - 1.100] has 330 nets.
[02/18 17:58:05     45s] #Voltage range [1.100 - 1.100] has 1 net.
[02/18 17:58:05     45s] #Voltage range [0.000 - 0.000] has 1 net.
[02/18 17:58:05     45s] #Found 0 nets for post-route si or timing fixing.
[02/18 17:58:05     45s] #
[02/18 17:58:05     45s] #Finished routing data preparation on Wed Feb 18 17:58:05 2026
[02/18 17:58:05     45s] #
[02/18 17:58:05     45s] #Cpu time = 00:00:00
[02/18 17:58:05     45s] #Elapsed time = 00:00:00
[02/18 17:58:05     45s] #Increased memory = 5.79 (MB)
[02/18 17:58:05     45s] #Total memory = 1842.52 (MB)
[02/18 17:58:05     45s] #Peak memory = 1878.45 (MB)
[02/18 17:58:05     45s] #
[02/18 17:58:05     45s] ### Time Record (Data Preparation) is uninstalled.
[02/18 17:58:05     45s] ### Time Record (Global Routing) is installed.
[02/18 17:58:05     45s] #
[02/18 17:58:05     45s] #Start global routing on Wed Feb 18 17:58:05 2026
[02/18 17:58:05     45s] #
[02/18 17:58:05     45s] #
[02/18 17:58:05     45s] #Start global routing initialization on Wed Feb 18 17:58:05 2026
[02/18 17:58:05     45s] #
[02/18 17:58:05     45s] #WARNING (NRGR-22) Design is already detail routed.
[02/18 17:58:05     45s] ### Time Record (Global Routing) is uninstalled.
[02/18 17:58:05     45s] ### Time Record (Data Preparation) is installed.
[02/18 17:58:05     45s] ### Time Record (Data Preparation) is uninstalled.
[02/18 17:58:05     45s] ### track-assign external-init starts on Wed Feb 18 17:58:05 2026 with memory = 1842.52 (MB), peak = 1878.45 (MB)
[02/18 17:58:05     45s] ### Time Record (Track Assignment) is installed.
[02/18 17:58:05     45s] #Minimum voltage of a net in the design = 0.000.
[02/18 17:58:05     45s] #Maximum voltage of a net in the design = 1.100.
[02/18 17:58:05     45s] #Voltage range [0.000 - 1.100] has 330 nets.
[02/18 17:58:05     45s] #Voltage range [1.100 - 1.100] has 1 net.
[02/18 17:58:05     45s] #Voltage range [0.000 - 0.000] has 1 net.
[02/18 17:58:05     45s] #Minimum voltage of a net in the design = 0.000.
[02/18 17:58:05     45s] #Maximum voltage of a net in the design = 1.100.
[02/18 17:58:05     45s] #Voltage range [0.000 - 1.100] has 330 nets.
[02/18 17:58:05     45s] #Voltage range [1.100 - 1.100] has 1 net.
[02/18 17:58:05     45s] #Voltage range [0.000 - 0.000] has 1 net.
[02/18 17:58:05     45s] ### Time Record (Track Assignment) is uninstalled.
[02/18 17:58:05     45s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[02/18 17:58:05     45s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[02/18 17:58:05     45s] #Cpu time = 00:00:00
[02/18 17:58:05     45s] #Elapsed time = 00:00:00
[02/18 17:58:05     45s] #Increased memory = 5.89 (MB)
[02/18 17:58:05     45s] #Total memory = 1842.52 (MB)
[02/18 17:58:05     45s] #Peak memory = 1878.45 (MB)
[02/18 17:58:05     45s] #Minimum voltage of a net in the design = 0.000.
[02/18 17:58:05     45s] #Maximum voltage of a net in the design = 1.100.
[02/18 17:58:05     45s] #Voltage range [0.000 - 1.100] has 330 nets.
[02/18 17:58:05     45s] #Voltage range [1.100 - 1.100] has 1 net.
[02/18 17:58:05     45s] #Voltage range [0.000 - 0.000] has 1 net.
[02/18 17:58:05     45s] ### Time Record (Detail Routing) is installed.
[02/18 17:58:05     45s] #Minimum voltage of a net in the design = 0.000.
[02/18 17:58:05     45s] #Maximum voltage of a net in the design = 1.100.
[02/18 17:58:05     45s] #Voltage range [0.000 - 1.100] has 330 nets.
[02/18 17:58:05     45s] #Voltage range [1.100 - 1.100] has 1 net.
[02/18 17:58:05     45s] #Voltage range [0.000 - 0.000] has 1 net.
[02/18 17:58:05     45s] #Minimum voltage of a net in the design = 0.000.
[02/18 17:58:05     45s] #Maximum voltage of a net in the design = 1.100.
[02/18 17:58:05     45s] #Voltage range [0.000 - 1.100] has 330 nets.
[02/18 17:58:05     45s] #Voltage range [1.100 - 1.100] has 1 net.
[02/18 17:58:05     45s] #Voltage range [0.000 - 0.000] has 1 net.
[02/18 17:58:05     45s] #Minimum voltage of a net in the design = 0.000.
[02/18 17:58:05     45s] #Maximum voltage of a net in the design = 1.100.
[02/18 17:58:05     45s] #Voltage range [0.000 - 1.100] has 330 nets.
[02/18 17:58:05     45s] #Voltage range [1.100 - 1.100] has 1 net.
[02/18 17:58:05     45s] #Voltage range [0.000 - 0.000] has 1 net.
[02/18 17:58:05     45s] ### drc_pitch = 3280 ( 1.64000 um) drc_range = 3140 ( 1.57000 um) route_pitch = 560 ( 0.28000 um) patch_pitch = 6360 ( 3.18000 um) top_route_layer = 4 top_pin_layer = 4
[02/18 17:58:05     45s] #
[02/18 17:58:05     45s] #Start Detail Routing..
[02/18 17:58:05     45s] #start initial detail routing ...
[02/18 17:58:05     45s] ### Design has 0 dirty nets, has valid drcs
[02/18 17:58:05     45s] ### Gcell dirty-map stats: routing = 0.00%
[02/18 17:58:05     45s] #   number of violations = 0
[02/18 17:58:05     45s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1842.52 (MB), peak = 1878.45 (MB)
[02/18 17:58:05     45s] #Complete Detail Routing.
[02/18 17:58:05     45s] #Total number of nets with non-default rule or having extra spacing = 1
[02/18 17:58:05     45s] #Total wire length = 3197 um.
[02/18 17:58:05     45s] #Total half perimeter of net bounding box = 2750 um.
[02/18 17:58:05     45s] #Total wire length on LAYER metal1 = 91 um.
[02/18 17:58:05     45s] #Total wire length on LAYER metal2 = 881 um.
[02/18 17:58:05     45s] #Total wire length on LAYER metal3 = 1504 um.
[02/18 17:58:05     45s] #Total wire length on LAYER metal4 = 720 um.
[02/18 17:58:05     45s] #Total wire length on LAYER metal5 = 0 um.
[02/18 17:58:05     45s] #Total wire length on LAYER metal6 = 0 um.
[02/18 17:58:05     45s] #Total wire length on LAYER metal7 = 0 um.
[02/18 17:58:05     45s] #Total wire length on LAYER metal8 = 0 um.
[02/18 17:58:05     45s] #Total wire length on LAYER metal9 = 0 um.
[02/18 17:58:05     45s] #Total wire length on LAYER metal10 = 0 um.
[02/18 17:58:05     45s] #Total number of vias = 2729
[02/18 17:58:05     45s] #Up-Via Summary (total 2729):
[02/18 17:58:05     45s] #           
[02/18 17:58:05     45s] #-----------------------
[02/18 17:58:05     45s] # metal1           1182
[02/18 17:58:05     45s] # metal2           1095
[02/18 17:58:05     45s] # metal3            452
[02/18 17:58:05     45s] #-----------------------
[02/18 17:58:05     45s] #                  2729 
[02/18 17:58:05     45s] #
[02/18 17:58:05     45s] #Total number of DRC violations = 0
[02/18 17:58:05     45s] ### Time Record (Detail Routing) is uninstalled.
[02/18 17:58:05     45s] #Cpu time = 00:00:00
[02/18 17:58:05     45s] #Elapsed time = 00:00:00
[02/18 17:58:05     45s] #Increased memory = 0.18 (MB)
[02/18 17:58:05     45s] #Total memory = 1842.69 (MB)
[02/18 17:58:05     45s] #Peak memory = 1878.45 (MB)
[02/18 17:58:05     45s] #Minimum voltage of a net in the design = 0.000.
[02/18 17:58:05     45s] #Maximum voltage of a net in the design = 1.100.
[02/18 17:58:05     45s] #Voltage range [0.000 - 1.100] has 330 nets.
[02/18 17:58:05     45s] #Voltage range [1.100 - 1.100] has 1 net.
[02/18 17:58:05     45s] #Voltage range [0.000 - 0.000] has 1 net.
[02/18 17:58:05     45s] #Minimum voltage of a net in the design = 0.000.
[02/18 17:58:05     45s] #Maximum voltage of a net in the design = 1.100.
[02/18 17:58:05     45s] #Voltage range [0.000 - 1.100] has 330 nets.
[02/18 17:58:05     45s] #Voltage range [1.100 - 1.100] has 1 net.
[02/18 17:58:05     45s] #Voltage range [0.000 - 0.000] has 1 net.
[02/18 17:58:05     45s] ### Time Record (Post Route Wire Spreading) is installed.
[02/18 17:58:05     45s] ### drc_pitch = 3280 ( 1.64000 um) drc_range = 3140 ( 1.57000 um) route_pitch = 560 ( 0.28000 um) patch_pitch = 6360 ( 3.18000 um) top_route_layer = 4 top_pin_layer = 4
[02/18 17:58:05     45s] #
[02/18 17:58:05     45s] #Start Post Route wire spreading..
[02/18 17:58:05     45s] #Minimum voltage of a net in the design = 0.000.
[02/18 17:58:05     45s] #Maximum voltage of a net in the design = 1.100.
[02/18 17:58:05     45s] #Voltage range [0.000 - 1.100] has 330 nets.
[02/18 17:58:05     45s] #Voltage range [1.100 - 1.100] has 1 net.
[02/18 17:58:05     45s] #Voltage range [0.000 - 0.000] has 1 net.
[02/18 17:58:05     45s] #Minimum voltage of a net in the design = 0.000.
[02/18 17:58:05     45s] #Maximum voltage of a net in the design = 1.100.
[02/18 17:58:05     45s] #Voltage range [0.000 - 1.100] has 330 nets.
[02/18 17:58:05     45s] #Voltage range [1.100 - 1.100] has 1 net.
[02/18 17:58:05     45s] #Voltage range [0.000 - 0.000] has 1 net.
[02/18 17:58:05     45s] #
[02/18 17:58:05     45s] #Start data preparation for wire spreading...
[02/18 17:58:05     45s] #
[02/18 17:58:05     45s] #Data preparation is done on Wed Feb 18 17:58:05 2026
[02/18 17:58:05     45s] #
[02/18 17:58:05     45s] ### track-assign engine-init starts on Wed Feb 18 17:58:05 2026 with memory = 1842.69 (MB), peak = 1878.45 (MB)
[02/18 17:58:05     45s] #Minimum voltage of a net in the design = 0.000.
[02/18 17:58:05     45s] #Maximum voltage of a net in the design = 1.100.
[02/18 17:58:05     45s] #Voltage range [0.000 - 1.100] has 330 nets.
[02/18 17:58:05     45s] #Voltage range [1.100 - 1.100] has 1 net.
[02/18 17:58:05     45s] #Voltage range [0.000 - 0.000] has 1 net.
[02/18 17:58:05     45s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[02/18 17:58:05     45s] #
[02/18 17:58:05     45s] #Start Post Route Wire Spread.
[02/18 17:58:05     45s] #Done with 43 horizontal wires in 1 hboxes and 14 vertical wires in 1 hboxes.
[02/18 17:58:05     45s] #Complete Post Route Wire Spread.
[02/18 17:58:05     45s] #
[02/18 17:58:05     45s] #Total number of nets with non-default rule or having extra spacing = 1
[02/18 17:58:05     45s] #Total wire length = 3213 um.
[02/18 17:58:05     45s] #Total half perimeter of net bounding box = 2750 um.
[02/18 17:58:05     45s] #Total wire length on LAYER metal1 = 92 um.
[02/18 17:58:05     45s] #Total wire length on LAYER metal2 = 884 um.
[02/18 17:58:05     45s] #Total wire length on LAYER metal3 = 1514 um.
[02/18 17:58:05     45s] #Total wire length on LAYER metal4 = 724 um.
[02/18 17:58:05     45s] #Total wire length on LAYER metal5 = 0 um.
[02/18 17:58:05     45s] #Total wire length on LAYER metal6 = 0 um.
[02/18 17:58:05     45s] #Total wire length on LAYER metal7 = 0 um.
[02/18 17:58:05     45s] #Total wire length on LAYER metal8 = 0 um.
[02/18 17:58:05     45s] #Total wire length on LAYER metal9 = 0 um.
[02/18 17:58:05     45s] #Total wire length on LAYER metal10 = 0 um.
[02/18 17:58:05     45s] #Total number of vias = 2729
[02/18 17:58:05     45s] #Up-Via Summary (total 2729):
[02/18 17:58:05     45s] #           
[02/18 17:58:05     45s] #-----------------------
[02/18 17:58:05     45s] # metal1           1182
[02/18 17:58:05     45s] # metal2           1095
[02/18 17:58:05     45s] # metal3            452
[02/18 17:58:05     45s] #-----------------------
[02/18 17:58:05     45s] #                  2729 
[02/18 17:58:05     45s] #
[02/18 17:58:05     45s] #   number of violations = 0
[02/18 17:58:05     45s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1843.50 (MB), peak = 1878.45 (MB)
[02/18 17:58:05     45s] #CELL_VIEW s1494_bench,init has no DRC violation.
[02/18 17:58:05     45s] #Total number of DRC violations = 0
[02/18 17:58:05     45s] #Post Route wire spread is done.
[02/18 17:58:05     45s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[02/18 17:58:05     45s] #Total number of nets with non-default rule or having extra spacing = 1
[02/18 17:58:05     45s] #Total wire length = 3213 um.
[02/18 17:58:05     45s] #Total half perimeter of net bounding box = 2750 um.
[02/18 17:58:05     45s] #Total wire length on LAYER metal1 = 92 um.
[02/18 17:58:05     45s] #Total wire length on LAYER metal2 = 884 um.
[02/18 17:58:05     45s] #Total wire length on LAYER metal3 = 1514 um.
[02/18 17:58:05     45s] #Total wire length on LAYER metal4 = 724 um.
[02/18 17:58:05     45s] #Total wire length on LAYER metal5 = 0 um.
[02/18 17:58:05     45s] #Total wire length on LAYER metal6 = 0 um.
[02/18 17:58:05     45s] #Total wire length on LAYER metal7 = 0 um.
[02/18 17:58:05     45s] #Total wire length on LAYER metal8 = 0 um.
[02/18 17:58:05     45s] #Total wire length on LAYER metal9 = 0 um.
[02/18 17:58:05     45s] #Total wire length on LAYER metal10 = 0 um.
[02/18 17:58:05     45s] #Total number of vias = 2729
[02/18 17:58:05     45s] #Up-Via Summary (total 2729):
[02/18 17:58:05     45s] #           
[02/18 17:58:05     45s] #-----------------------
[02/18 17:58:05     45s] # metal1           1182
[02/18 17:58:05     45s] # metal2           1095
[02/18 17:58:05     45s] # metal3            452
[02/18 17:58:05     45s] #-----------------------
[02/18 17:58:05     45s] #                  2729 
[02/18 17:58:05     45s] #
[02/18 17:58:05     45s] #detailRoute Statistics:
[02/18 17:58:05     45s] #Cpu time = 00:00:00
[02/18 17:58:05     45s] #Elapsed time = 00:00:00
[02/18 17:58:05     45s] #Increased memory = 0.99 (MB)
[02/18 17:58:05     45s] #Total memory = 1843.50 (MB)
[02/18 17:58:05     45s] #Peak memory = 1878.45 (MB)
[02/18 17:58:05     45s] #Skip updating routing design signature in db-snapshot flow
[02/18 17:58:05     45s] ### global_detail_route design signature (44): route=1238060696 flt_obj=0 vio=1905142130 shield_wire=1
[02/18 17:58:05     45s] ### Time Record (DB Export) is installed.
[02/18 17:58:05     45s] ### export design design signature (45): route=1238060696 fixed_route=1856704831 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=2041154037 dirty_area=0 del_dirty_area=0 cell=244597546 placement=61652558 pin_access=819410142 inst_pattern=1 via=1185899695 routing_via=1774068281
[02/18 17:58:05     45s] ### Time Record (DB Export) is uninstalled.
[02/18 17:58:05     45s] ### Time Record (Post Callback) is installed.
[02/18 17:58:05     45s] ### Time Record (Post Callback) is uninstalled.
[02/18 17:58:05     45s] #
[02/18 17:58:05     45s] #globalDetailRoute statistics:
[02/18 17:58:05     45s] #Cpu time = 00:00:00
[02/18 17:58:05     45s] #Elapsed time = 00:00:00
[02/18 17:58:05     45s] #Increased memory = 1.88 (MB)
[02/18 17:58:05     45s] #Total memory = 1841.24 (MB)
[02/18 17:58:05     45s] #Peak memory = 1878.45 (MB)
[02/18 17:58:05     45s] #Number of warnings = 1
[02/18 17:58:05     45s] #Total number of warnings = 7
[02/18 17:58:05     45s] #Number of fails = 0
[02/18 17:58:05     45s] #Total number of fails = 0
[02/18 17:58:05     45s] #Complete globalDetailRoute on Wed Feb 18 17:58:05 2026
[02/18 17:58:05     45s] #
[02/18 17:58:05     45s] ### import design signature (46): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=819410142 inst_pattern=1 via=1185899695 routing_via=1774068281
[02/18 17:58:05     45s] ### Time Record (globalDetailRoute) is uninstalled.
[02/18 17:58:05     45s] ### 
[02/18 17:58:05     45s] ###   Scalability Statistics
[02/18 17:58:05     45s] ### 
[02/18 17:58:05     45s] ### --------------------------------+----------------+----------------+----------------+
[02/18 17:58:05     45s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[02/18 17:58:05     45s] ### --------------------------------+----------------+----------------+----------------+
[02/18 17:58:05     45s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[02/18 17:58:05     45s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[02/18 17:58:05     45s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[02/18 17:58:05     45s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[02/18 17:58:05     45s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[02/18 17:58:05     45s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[02/18 17:58:05     45s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[02/18 17:58:05     45s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[02/18 17:58:05     45s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[02/18 17:58:05     45s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[02/18 17:58:05     45s] ###   Post Route Wire Spreading     |        00:00:00|        00:00:00|             1.0|
[02/18 17:58:05     45s] ###   Entire Command                |        00:00:00|        00:00:00|             0.9|
[02/18 17:58:05     45s] ### --------------------------------+----------------+----------------+----------------+
[02/18 17:58:05     45s] ### 
[02/18 17:58:05     45s] *** EcoRoute #1 [finish] (optDesign #2) : cpu/real = 0:00:00.2/0:00:00.3 (0.7), totSession cpu/real = 0:00:45.8/0:00:52.1 (0.9), mem = 2099.0M
[02/18 17:58:05     45s] 
[02/18 17:58:05     45s] =============================================================================================
[02/18 17:58:05     45s]  Step TAT Report : EcoRoute #1 / optDesign #2                                   21.39-s058_1
[02/18 17:58:05     45s] =============================================================================================
[02/18 17:58:05     45s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/18 17:58:05     45s] ---------------------------------------------------------------------------------------------
[02/18 17:58:05     45s] [ GlobalRoute            ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[02/18 17:58:05     45s] [ DetailRoute            ]      1   0:00:00.0  (   4.4 % )     0:00:00.0 /  0:00:00.0    0.7
[02/18 17:58:05     45s] [ MISC                   ]          0:00:00.3  (  95.4 % )     0:00:00.3 /  0:00:00.2    0.7
[02/18 17:58:05     45s] ---------------------------------------------------------------------------------------------
[02/18 17:58:05     45s]  EcoRoute #1 TOTAL                  0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.2    0.7
[02/18 17:58:05     45s] ---------------------------------------------------------------------------------------------
[02/18 17:58:05     45s] 
[02/18 17:58:05     45s] **optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1841.3M, totSessionCpu=0:00:46 **
[02/18 17:58:05     45s] New Signature Flow (restoreNanoRouteOptions) ....
[02/18 17:58:05     45s] OPTC: user 20.0
[02/18 17:58:05     45s] **INFO: flowCheckPoint #5 PostEcoSummary
[02/18 17:58:05     45s] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
[02/18 17:58:05     45s] Extraction called for design 's1494_bench' of instances=314 and nets=332 using extraction engine 'postRoute' at effort level 'low' .
[02/18 17:58:05     45s] PostRoute (effortLevel low) RC Extraction called for design s1494_bench.
[02/18 17:58:05     45s] RC Extraction called in multi-corner(1) mode.
[02/18 17:58:05     45s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[02/18 17:58:05     45s] Type 'man IMPEXT-6197' for more detail.
[02/18 17:58:05     45s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[02/18 17:58:05     45s] * Layer Id             : 1 - M1
[02/18 17:58:05     45s]       Thickness        : 0.13
[02/18 17:58:05     45s]       Min Width        : 0.07
[02/18 17:58:05     45s]       Layer Dielectric : 4.1
[02/18 17:58:05     45s] * Layer Id             : 2 - M2
[02/18 17:58:05     45s]       Thickness        : 0.14
[02/18 17:58:05     45s]       Min Width        : 0.07
[02/18 17:58:05     45s]       Layer Dielectric : 4.1
[02/18 17:58:05     45s] * Layer Id             : 3 - M3
[02/18 17:58:05     45s]       Thickness        : 0.14
[02/18 17:58:05     45s]       Min Width        : 0.07
[02/18 17:58:05     45s]       Layer Dielectric : 4.1
[02/18 17:58:05     45s] * Layer Id             : 4 - M4
[02/18 17:58:05     45s]       Thickness        : 0.28
[02/18 17:58:05     45s]       Min Width        : 0.14
[02/18 17:58:05     45s]       Layer Dielectric : 4.1
[02/18 17:58:05     45s] * Layer Id             : 5 - M5
[02/18 17:58:05     45s]       Thickness        : 0.28
[02/18 17:58:05     45s]       Min Width        : 0.14
[02/18 17:58:05     45s]       Layer Dielectric : 4.1
[02/18 17:58:05     45s] * Layer Id             : 6 - M6
[02/18 17:58:05     45s]       Thickness        : 0.28
[02/18 17:58:05     45s]       Min Width        : 0.14
[02/18 17:58:05     45s]       Layer Dielectric : 4.1
[02/18 17:58:05     45s] * Layer Id             : 7 - M7
[02/18 17:58:05     45s]       Thickness        : 0.8
[02/18 17:58:05     45s]       Min Width        : 0.4
[02/18 17:58:05     45s]       Layer Dielectric : 4.1
[02/18 17:58:05     45s] * Layer Id             : 8 - M8
[02/18 17:58:05     45s]       Thickness        : 0.8
[02/18 17:58:05     45s]       Min Width        : 0.4
[02/18 17:58:05     45s]       Layer Dielectric : 4.1
[02/18 17:58:05     45s] * Layer Id             : 9 - M9
[02/18 17:58:05     45s]       Thickness        : 2
[02/18 17:58:05     45s]       Min Width        : 0.8
[02/18 17:58:05     45s]       Layer Dielectric : 4.1
[02/18 17:58:05     45s] * Layer Id             : 10 - M10
[02/18 17:58:05     45s]       Thickness        : 2
[02/18 17:58:05     45s]       Min Width        : 0.8
[02/18 17:58:05     45s]       Layer Dielectric : 4.1
[02/18 17:58:05     45s] extractDetailRC Option : -outfile /tmp/innovus_temp_1716878_eeapps03.labidm.seas.ucla.edu_palatics_8RrrHG/s1494_bench_1716878_pJRCW0.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
[02/18 17:58:05     45s] Assumed metal fill uses the following parameters:
[02/18 17:58:05     45s]               Active Spacing      Min. Width
[02/18 17:58:05     45s]                 [microns]         [microns]
[02/18 17:58:05     45s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M1 is not specified. The tool will use  0.600 microns.
[02/18 17:58:05     45s]   Layer M1        0.600             0.400 
[02/18 17:58:05     45s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M2 is not specified. The tool will use  0.600 microns.
[02/18 17:58:05     45s]   Layer M2        0.600             0.400 
[02/18 17:58:05     45s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M3 is not specified. The tool will use  0.600 microns.
[02/18 17:58:05     45s]   Layer M3        0.600             0.400 
[02/18 17:58:05     45s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M4 is not specified. The tool will use  0.600 microns.
[02/18 17:58:05     45s]   Layer M4        0.600             0.400 
[02/18 17:58:05     45s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M5 is not specified. The tool will use  0.600 microns.
[02/18 17:58:05     45s]   Layer M5        0.600             0.400 
[02/18 17:58:05     45s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M6 is not specified. The tool will use  0.600 microns.
[02/18 17:58:05     45s]   Layer M6        0.600             0.400 
[02/18 17:58:05     45s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M7 is not specified. The tool will use  0.600 microns.
[02/18 17:58:05     45s]   Layer M7        0.600             0.400 
[02/18 17:58:05     45s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M8 is not specified. The tool will use  0.600 microns.
[02/18 17:58:05     45s]   Layer M8        0.600             0.400 
[02/18 17:58:05     45s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M9 is not specified. The tool will use  0.600 microns.
[02/18 17:58:05     45s]   Layer M9        0.600             0.400 
[02/18 17:58:05     45s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M10 is not specified. The tool will use  0.600 microns.
[02/18 17:58:05     45s]   Layer M10        0.600             0.400 
[02/18 17:58:05     45s] RC Mode: PostRoute effortLevel low [Assume Metal Fill, LEF Resistances]
[02/18 17:58:05     45s]       RC Corner Indexes            0   
[02/18 17:58:05     45s] Capacitance Scaling Factor   : 1.00000 
[02/18 17:58:05     45s] Coupling Cap. Scaling Factor : 1.00000 
[02/18 17:58:05     45s] Resistance Scaling Factor    : 1.00000 
[02/18 17:58:05     45s] Clock Cap. Scaling Factor    : 1.00000 
[02/18 17:58:05     45s] Clock Res. Scaling Factor    : 1.00000 
[02/18 17:58:05     45s] Shrink Factor                : 1.00000
[02/18 17:58:05     45s] RC extraction is honoring NDR for assume metal fill.
[02/18 17:58:05     45s] 
[02/18 17:58:05     45s] Trim Metal Layers:
[02/18 17:58:05     45s] LayerId::1 widthSet size::1
[02/18 17:58:05     45s] LayerId::2 widthSet size::1
[02/18 17:58:05     45s] LayerId::3 widthSet size::1
[02/18 17:58:05     45s] LayerId::4 widthSet size::1
[02/18 17:58:05     45s] LayerId::5 widthSet size::1
[02/18 17:58:05     45s] LayerId::6 widthSet size::1
[02/18 17:58:05     45s] LayerId::7 widthSet size::1
[02/18 17:58:05     45s] LayerId::8 widthSet size::1
[02/18 17:58:05     45s] LayerId::9 widthSet size::1
[02/18 17:58:05     45s] LayerId::10 widthSet size::1
[02/18 17:58:05     45s] eee: pegSigSF::1.070000
[02/18 17:58:05     45s] Initializing multi-corner resistance tables ...
[02/18 17:58:05     45s] eee: l::1 avDens::0.055695 usedTrk::50.125392 availTrk::900.000000 sigTrk::50.125392
[02/18 17:58:05     45s] eee: l::2 avDens::0.113325 usedTrk::75.152501 availTrk::663.157895 sigTrk::75.152501
[02/18 17:58:05     45s] eee: l::3 avDens::0.188707 usedTrk::113.224142 availTrk::600.000000 sigTrk::113.224142
[02/18 17:58:05     45s] eee: l::4 avDens::0.258400 usedTrk::51.680000 availTrk::200.000000 sigTrk::51.680000
[02/18 17:58:05     45s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:58:05     45s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:58:05     45s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:58:05     45s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:58:05     45s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:58:05     45s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:58:05     45s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.283681 uaWl=1.000000 uaWlH=0.224109 aWlH=0.000000 lMod=0 pMax=0.876400 pMod=80 wcR=0.223500 newSi=0.001600 wHLS=0.558750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[02/18 17:58:05     45s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2099.0M)
[02/18 17:58:05     45s] Creating parasitic data file '/tmp/innovus_temp_1716878_eeapps03.labidm.seas.ucla.edu_palatics_8RrrHG/s1494_bench_1716878_pJRCW0.rcdb.d' for storing RC.
[02/18 17:58:05     45s] Extracted 10.0557% (CPU Time= 0:00:00.0  MEM= 2151.0M)
[02/18 17:58:05     45s] Extracted 20.0495% (CPU Time= 0:00:00.0  MEM= 2151.0M)
[02/18 17:58:05     45s] Extracted 30.0433% (CPU Time= 0:00:00.0  MEM= 2151.0M)
[02/18 17:58:05     45s] Extracted 40.0371% (CPU Time= 0:00:00.0  MEM= 2151.0M)
[02/18 17:58:05     45s] Extracted 50.0619% (CPU Time= 0:00:00.0  MEM= 2151.0M)
[02/18 17:58:05     45s] Extracted 60.0557% (CPU Time= 0:00:00.0  MEM= 2151.0M)
[02/18 17:58:05     45s] Extracted 70.0495% (CPU Time= 0:00:00.0  MEM= 2151.0M)
[02/18 17:58:05     45s] Extracted 80.0433% (CPU Time= 0:00:00.0  MEM= 2151.0M)
[02/18 17:58:05     45s] Extracted 90.0371% (CPU Time= 0:00:00.0  MEM= 2151.0M)
[02/18 17:58:05     45s] Extracted 100% (CPU Time= 0:00:00.0  MEM= 2151.0M)
[02/18 17:58:05     45s] Number of Extracted Resistors     : 5961
[02/18 17:58:05     45s] Number of Extracted Ground Cap.   : 6291
[02/18 17:58:05     45s] Number of Extracted Coupling Cap. : 10732
[02/18 17:58:05     45s] Opening parasitic data file '/tmp/innovus_temp_1716878_eeapps03.labidm.seas.ucla.edu_palatics_8RrrHG/s1494_bench_1716878_pJRCW0.rcdb.d' for reading (mem: 2126.969M)
[02/18 17:58:05     45s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[02/18 17:58:05     45s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2127.0M)
[02/18 17:58:05     45s] Creating parasitic data file '/tmp/innovus_temp_1716878_eeapps03.labidm.seas.ucla.edu_palatics_8RrrHG/s1494_bench_1716878_pJRCW0.rcdb_Filter.rcdb.d' for storing RC.
[02/18 17:58:05     45s] Closing parasitic data file '/tmp/innovus_temp_1716878_eeapps03.labidm.seas.ucla.edu_palatics_8RrrHG/s1494_bench_1716878_pJRCW0.rcdb.d': 330 access done (mem: 2134.969M)
[02/18 17:58:05     45s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2134.969M)
[02/18 17:58:05     45s] Opening parasitic data file '/tmp/innovus_temp_1716878_eeapps03.labidm.seas.ucla.edu_palatics_8RrrHG/s1494_bench_1716878_pJRCW0.rcdb.d' for reading (mem: 2134.969M)
[02/18 17:58:05     45s] processing rcdb (/tmp/innovus_temp_1716878_eeapps03.labidm.seas.ucla.edu_palatics_8RrrHG/s1494_bench_1716878_pJRCW0.rcdb.d) for hinst (top) of cell (s1494_bench);
[02/18 17:58:06     46s] Closing parasitic data file '/tmp/innovus_temp_1716878_eeapps03.labidm.seas.ucla.edu_palatics_8RrrHG/s1494_bench_1716878_pJRCW0.rcdb.d': 0 access done (mem: 2134.969M)
[02/18 17:58:06     46s] Lumped Parasitic Loading Completed (total cpu=0:00:00.3, real=0:00:01.0, current mem=2134.969M)
[02/18 17:58:06     46s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 2134.969M)
[02/18 17:58:06     46s] **optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 1798.6M, totSessionCpu=0:00:46 **
[02/18 17:58:06     46s] Starting delay calculation for Setup views
[02/18 17:58:06     46s] AAE_INFO: opIsDesignInPostRouteState() is 1
[02/18 17:58:06     46s] AAE_INFO: resetNetProps viewIdx 0 
[02/18 17:58:06     46s] Starting SI iteration 1 using Infinite Timing Windows
[02/18 17:58:06     46s] #################################################################################
[02/18 17:58:06     46s] # Design Stage: PostRoute
[02/18 17:58:06     46s] # Design Name: s1494_bench
[02/18 17:58:06     46s] # Design Mode: 45nm
[02/18 17:58:06     46s] # Analysis Mode: MMMC OCV 
[02/18 17:58:06     46s] # Parasitics Mode: SPEF/RCDB 
[02/18 17:58:06     46s] # Signoff Settings: SI On 
[02/18 17:58:06     46s] #################################################################################
[02/18 17:58:06     46s] AAE_INFO: 1 threads acquired from CTE.
[02/18 17:58:06     46s] Setting infinite Tws ...
[02/18 17:58:06     46s] First Iteration Infinite Tw... 
[02/18 17:58:06     46s] Calculate early delays in OCV mode...
[02/18 17:58:06     46s] Calculate late delays in OCV mode...
[02/18 17:58:06     46s] Topological Sorting (REAL = 0:00:00.0, MEM = 2073.8M, InitMEM = 2073.8M)
[02/18 17:58:06     46s] Start delay calculation (fullDC) (1 T). (MEM=2073.77)
[02/18 17:58:06     46s] 
[02/18 17:58:06     46s] Trim Metal Layers:
[02/18 17:58:06     46s] LayerId::1 widthSet size::1
[02/18 17:58:06     46s] LayerId::2 widthSet size::1
[02/18 17:58:06     46s] LayerId::3 widthSet size::1
[02/18 17:58:06     46s] LayerId::4 widthSet size::1
[02/18 17:58:06     46s] LayerId::5 widthSet size::1
[02/18 17:58:06     46s] LayerId::6 widthSet size::1
[02/18 17:58:06     46s] LayerId::7 widthSet size::1
[02/18 17:58:06     46s] LayerId::8 widthSet size::1
[02/18 17:58:06     46s] LayerId::9 widthSet size::1
[02/18 17:58:06     46s] LayerId::10 widthSet size::1
[02/18 17:58:06     46s] eee: pegSigSF::1.070000
[02/18 17:58:06     46s] Initializing multi-corner resistance tables ...
[02/18 17:58:06     46s] eee: l::1 avDens::0.055695 usedTrk::50.125392 availTrk::900.000000 sigTrk::50.125392
[02/18 17:58:06     46s] eee: l::2 avDens::0.113325 usedTrk::75.152501 availTrk::663.157895 sigTrk::75.152501
[02/18 17:58:06     46s] eee: l::3 avDens::0.188707 usedTrk::113.224142 availTrk::600.000000 sigTrk::113.224142
[02/18 17:58:06     46s] eee: l::4 avDens::0.258400 usedTrk::51.680000 availTrk::200.000000 sigTrk::51.680000
[02/18 17:58:06     46s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:58:06     46s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:58:06     46s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:58:06     46s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:58:06     46s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:58:06     46s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:58:06     46s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.283681 uaWl=1.000000 uaWlH=0.224109 aWlH=0.000000 lMod=0 pMax=0.876400 pMod=80 wcR=0.223500 newSi=0.001600 wHLS=0.558750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[02/18 17:58:06     46s] End AAE Lib Interpolated Model. (MEM=2085.38 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/18 17:58:06     46s] Opening parasitic data file '/tmp/innovus_temp_1716878_eeapps03.labidm.seas.ucla.edu_palatics_8RrrHG/s1494_bench_1716878_pJRCW0.rcdb.d' for reading (mem: 2085.375M)
[02/18 17:58:06     46s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2085.4M)
[02/18 17:58:06     46s] Total number of fetched objects 330
[02/18 17:58:06     46s] AAE_INFO-618: Total number of nets in the design is 332,  100.0 percent of the nets selected for SI analysis
[02/18 17:58:06     46s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/18 17:58:06     46s] End delay calculation. (MEM=2101.07 CPU=0:00:00.2 REAL=0:00:00.0)
[02/18 17:58:06     46s] End delay calculation (fullDC). (MEM=2101.07 CPU=0:00:00.2 REAL=0:00:00.0)
[02/18 17:58:06     46s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2101.1M) ***
[02/18 17:58:06     46s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2109.1M)
[02/18 17:58:06     46s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/18 17:58:06     46s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2109.1M)
[02/18 17:58:06     46s] Starting SI iteration 2
[02/18 17:58:06     46s] Calculate early delays in OCV mode...
[02/18 17:58:06     46s] Calculate late delays in OCV mode...
[02/18 17:58:06     46s] Start delay calculation (fullDC) (1 T). (MEM=2066.19)
[02/18 17:58:06     46s] End AAE Lib Interpolated Model. (MEM=2066.19 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/18 17:58:06     46s] Glitch Analysis: View _default_view_ -- Total Number of Nets Skipped = 70. 
[02/18 17:58:06     46s] Glitch Analysis: View _default_view_ -- Total Number of Nets Analyzed = 330. 
[02/18 17:58:06     46s] Total number of fetched objects 330
[02/18 17:58:06     46s] AAE_INFO-618: Total number of nets in the design is 332,  0.3 percent of the nets selected for SI analysis
[02/18 17:58:06     46s] End delay calculation. (MEM=2105.34 CPU=0:00:00.0 REAL=0:00:00.0)
[02/18 17:58:06     46s] End delay calculation (fullDC). (MEM=2105.34 CPU=0:00:00.0 REAL=0:00:00.0)
[02/18 17:58:06     46s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2105.3M) ***
[02/18 17:58:06     46s] *** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:00.0 totSessionCpu=0:00:46.9 mem=2113.3M)
[02/18 17:58:06     46s] End AAE Lib Interpolated Model. (MEM=2113.34 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/18 17:58:06     46s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2113.3M, EPOCH TIME: 1771466286.952221
[02/18 17:58:06     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:06     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:06     46s] 
[02/18 17:58:06     46s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/18 17:58:06     46s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/18 17:58:06     46s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.003, MEM:2113.3M, EPOCH TIME: 1771466286.955172
[02/18 17:58:06     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:06     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:06     46s] 
------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 _default_view_ 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.515  |  0.515  |  0.709  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   31    |    6    |   31    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2148.4M, EPOCH TIME: 1771466286.985265
[02/18 17:58:06     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:06     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:06     46s] 
[02/18 17:58:06     46s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/18 17:58:06     46s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/18 17:58:06     46s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.003, MEM:2148.4M, EPOCH TIME: 1771466286.988512
[02/18 17:58:06     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:06     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:06     46s] Density: 98.172%
------------------------------------------------------------------

[02/18 17:58:06     46s] **optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1842.9M, totSessionCpu=0:00:47 **
[02/18 17:58:06     46s] Executing marking Critical Nets1
[02/18 17:58:06     46s] **INFO: flowCheckPoint #6 OptimizationRecovery
[02/18 17:58:06     46s] *** Timing Is met
[02/18 17:58:06     46s] *** Check timing (0:00:00.0)
[02/18 17:58:06     46s] Running postRoute recovery in postEcoRoute mode
[02/18 17:58:06     46s] **optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1842.9M, totSessionCpu=0:00:47 **
[02/18 17:58:07     46s]   Timing/DRV Snapshot: (TGT)
[02/18 17:58:07     46s]      Weighted WNS: 0.000
[02/18 17:58:07     46s]       All  PG WNS: 0.000
[02/18 17:58:07     46s]       High PG WNS: 0.000
[02/18 17:58:07     46s]       All  PG TNS: 0.000
[02/18 17:58:07     46s]       High PG TNS: 0.000
[02/18 17:58:07     46s]       Low  PG TNS: 0.000
[02/18 17:58:07     46s]          Tran DRV: 0 (0)
[02/18 17:58:07     46s]           Cap DRV: 0 (0)
[02/18 17:58:07     46s]        Fanout DRV: 0 (0)
[02/18 17:58:07     46s]            Glitch: 0 (0)
[02/18 17:58:07     46s]    Category Slack: { [L, 0.515] [H, 0.515] }
[02/18 17:58:07     46s] 
[02/18 17:58:07     46s] Checking setup slack degradation ...
[02/18 17:58:07     46s] 
[02/18 17:58:07     46s] Recovery Manager:
[02/18 17:58:07     46s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.141) - Skip
[02/18 17:58:07     46s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.071) - Skip
[02/18 17:58:07     46s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[02/18 17:58:07     46s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[02/18 17:58:07     46s] 
[02/18 17:58:07     46s] Checking DRV degradation...
[02/18 17:58:07     46s] 
[02/18 17:58:07     46s] Recovery Manager:
[02/18 17:58:07     46s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[02/18 17:58:07     46s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[02/18 17:58:07     46s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[02/18 17:58:07     46s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[02/18 17:58:07     46s] 
[02/18 17:58:07     46s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[02/18 17:58:07     46s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:01, mem=2091.66M, totSessionCpu=0:00:47).
[02/18 17:58:07     46s] **optDesign ... cpu = 0:00:05, real = 0:00:06, mem = 1843.0M, totSessionCpu=0:00:47 **
[02/18 17:58:07     46s] 
[02/18 17:58:07     46s] Latch borrow mode reset to max_borrow
[02/18 17:58:07     46s] **INFO: flowCheckPoint #7 FinalSummary
[02/18 17:58:07     46s] OPTC: user 20.0
[02/18 17:58:07     47s] Reported timing to dir ./timingReports
[02/18 17:58:07     47s] **optDesign ... cpu = 0:00:05, real = 0:00:06, mem = 1841.1M, totSessionCpu=0:00:47 **
[02/18 17:58:07     47s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2083.7M, EPOCH TIME: 1771466287.103483
[02/18 17:58:07     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:07     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:07     47s] 
[02/18 17:58:07     47s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/18 17:58:07     47s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/18 17:58:07     47s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.003, MEM:2083.7M, EPOCH TIME: 1771466287.106577
[02/18 17:58:07     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:07     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:08     47s] 
------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 _default_view_ 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.515  |  0.515  |  0.709  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   31    |    6    |   31    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2092.0M, EPOCH TIME: 1771466288.265590
[02/18 17:58:08     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:08     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:08     47s] 
[02/18 17:58:08     47s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/18 17:58:08     47s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/18 17:58:08     47s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.003, MEM:2092.0M, EPOCH TIME: 1771466288.268624
[02/18 17:58:08     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:08     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:08     47s] Density: 98.172%
------------------------------------------------------------------

[02/18 17:58:08     47s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2092.0M, EPOCH TIME: 1771466288.270394
[02/18 17:58:08     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:08     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:08     47s] 
[02/18 17:58:08     47s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/18 17:58:08     47s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/18 17:58:08     47s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.003, MEM:2092.0M, EPOCH TIME: 1771466288.273359
[02/18 17:58:08     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:08     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:08     47s] **optDesign ... cpu = 0:00:05, real = 0:00:07, mem = 1843.2M, totSessionCpu=0:00:47 **
[02/18 17:58:08     47s]  ReSet Options after AAE Based Opt flow 
[02/18 17:58:08     47s] 
[02/18 17:58:08     47s] TimeStamp Deleting Cell Server Begin ...
[02/18 17:58:08     47s] Deleting Lib Analyzer.
[02/18 17:58:08     47s] 
[02/18 17:58:08     47s] TimeStamp Deleting Cell Server End ...
[02/18 17:58:08     47s] Opt: RC extraction mode changed to 'detail'
[02/18 17:58:08     47s] *** Finished optDesign ***
[02/18 17:58:08     47s] *** Changing analysis mode to hold ***
[02/18 17:58:08     47s] 
[02/18 17:58:08     47s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:05.1 real=0:00:06.9)
[02/18 17:58:08     47s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:58:08     47s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:00.8 real=0:00:01.3)
[02/18 17:58:08     47s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:01.1 real=0:00:01.2)
[02/18 17:58:08     47s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:58:08     47s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.8 real=0:00:00.8)
[02/18 17:58:08     47s] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:00.4 real=0:00:00.4)
[02/18 17:58:08     47s] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.1)
[02/18 17:58:08     47s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:00.1 real=0:00:00.1)
[02/18 17:58:08     47s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:00.3 real=0:00:00.3)
[02/18 17:58:08     47s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:00.7 real=0:00:00.8)
[02/18 17:58:08     47s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:58:08     47s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:00.1 real=0:00:00.1)
[02/18 17:58:08     47s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:58:08     47s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[02/18 17:58:08     47s] Info: Destroy the CCOpt slew target map.
[02/18 17:58:08     47s] clean pInstBBox. size 0
[02/18 17:58:08     47s] All LLGs are deleted
[02/18 17:58:08     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:08     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:08     47s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2066.2M, EPOCH TIME: 1771466288.377826
[02/18 17:58:08     47s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2066.2M, EPOCH TIME: 1771466288.377924
[02/18 17:58:08     47s] Info: pop threads available for lower-level modules during optimization.
[02/18 17:58:08     47s] *** optDesign #2 [finish] : cpu/real = 0:00:05.0/0:00:06.9 (0.7), totSession cpu/real = 0:00:47.2/0:00:54.9 (0.9), mem = 2066.2M
[02/18 17:58:08     47s] 
[02/18 17:58:08     47s] =============================================================================================
[02/18 17:58:08     47s]  Final TAT Report : optDesign #2                                                21.39-s058_1
[02/18 17:58:08     47s] =============================================================================================
[02/18 17:58:08     47s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/18 17:58:08     47s] ---------------------------------------------------------------------------------------------
[02/18 17:58:08     47s] [ InitOpt                ]      1   0:00:00.5  (   6.8 % )     0:00:00.5 /  0:00:00.5    0.9
[02/18 17:58:08     47s] [ DrvOpt                 ]      1   0:00:00.3  (   4.7 % )     0:00:00.3 /  0:00:00.3    1.0
[02/18 17:58:08     47s] [ ViewPruning            ]     10   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/18 17:58:08     47s] [ LayerAssignment        ]      2   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    0.9
[02/18 17:58:08     47s] [ BuildHoldData          ]      1   0:00:00.2  (   3.3 % )     0:00:01.1 /  0:00:01.1    1.0
[02/18 17:58:08     47s] [ OptSummaryReport       ]      5   0:00:00.1  (   1.3 % )     0:00:01.3 /  0:00:00.2    0.2
[02/18 17:58:08     47s] [ DrvReport              ]      9   0:00:01.1  (  16.2 % )     0:00:01.1 /  0:00:00.0    0.0
[02/18 17:58:08     47s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/18 17:58:08     47s] [ CheckPlace             ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.6
[02/18 17:58:08     47s] [ RefinePlace            ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.7
[02/18 17:58:08     47s] [ ClockDrv               ]      1   0:00:00.8  (  11.7 % )     0:00:00.8 /  0:00:00.8    1.0
[02/18 17:58:08     47s] [ EcoRoute               ]      1   0:00:00.3  (   4.6 % )     0:00:00.3 /  0:00:00.2    0.7
[02/18 17:58:08     47s] [ ExtractRC              ]      2   0:00:01.3  (  18.7 % )     0:00:01.3 /  0:00:00.8    0.6
[02/18 17:58:08     47s] [ TimingUpdate           ]     18   0:00:01.0  (  14.6 % )     0:00:01.6 /  0:00:01.6    1.0
[02/18 17:58:08     47s] [ FullDelayCalc          ]      5   0:00:00.6  (   9.4 % )     0:00:00.6 /  0:00:00.6    0.9
[02/18 17:58:08     47s] [ TimingReport           ]      5   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    0.9
[02/18 17:58:08     47s] [ GenerateReports        ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.1    1.0
[02/18 17:58:08     47s] [ MISC                   ]          0:00:00.3  (   4.7 % )     0:00:00.3 /  0:00:00.3    0.9
[02/18 17:58:08     47s] ---------------------------------------------------------------------------------------------
[02/18 17:58:08     47s]  optDesign #2 TOTAL                 0:00:06.9  ( 100.0 % )     0:00:06.9 /  0:00:05.0    0.7
[02/18 17:58:08     47s] ---------------------------------------------------------------------------------------------
[02/18 17:58:08     47s] 
[02/18 17:58:08     47s] <CMD> setAnalysisMode -checkType setup -asyncChecks async -skew true
[02/18 17:58:08     47s] <CMD> buildTimingGraph
[02/18 17:58:08     47s] <CMD> report_timing -nworst 10 -net > $setup_rpt
[02/18 17:58:08     47s] AAE_INFO: opIsDesignInPostRouteState() is 1
[02/18 17:58:08     47s] AAE_INFO: resetNetProps viewIdx 0 
[02/18 17:58:08     47s] Starting SI iteration 1 using Infinite Timing Windows
[02/18 17:58:08     47s] #################################################################################
[02/18 17:58:08     47s] # Design Stage: PostRoute
[02/18 17:58:08     47s] # Design Name: s1494_bench
[02/18 17:58:08     47s] # Design Mode: 45nm
[02/18 17:58:08     47s] # Analysis Mode: MMMC OCV 
[02/18 17:58:08     47s] # Parasitics Mode: SPEF/RCDB 
[02/18 17:58:08     47s] # Signoff Settings: SI On 
[02/18 17:58:08     47s] #################################################################################
[02/18 17:58:08     47s] AAE_INFO: 1 threads acquired from CTE.
[02/18 17:58:08     47s] Setting infinite Tws ...
[02/18 17:58:08     47s] First Iteration Infinite Tw... 
[02/18 17:58:08     47s] Calculate early delays in OCV mode...
[02/18 17:58:08     47s] Calculate late delays in OCV mode...
[02/18 17:58:08     47s] Topological Sorting (REAL = 0:00:00.0, MEM = 2064.2M, InitMEM = 2064.2M)
[02/18 17:58:08     47s] Start delay calculation (fullDC) (1 T). (MEM=2064.25)
[02/18 17:58:08     47s] End AAE Lib Interpolated Model. (MEM=2075.86 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/18 17:58:08     47s] Total number of fetched objects 330
[02/18 17:58:08     47s] AAE_INFO-618: Total number of nets in the design is 332,  100.0 percent of the nets selected for SI analysis
[02/18 17:58:08     47s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/18 17:58:08     47s] End delay calculation. (MEM=2107.55 CPU=0:00:00.2 REAL=0:00:00.0)
[02/18 17:58:08     47s] End delay calculation (fullDC). (MEM=2107.55 CPU=0:00:00.2 REAL=0:00:00.0)
[02/18 17:58:08     47s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2107.6M) ***
[02/18 17:58:08     47s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2115.6M)
[02/18 17:58:08     47s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/18 17:58:08     47s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2115.6M)
[02/18 17:58:08     47s] Starting SI iteration 2
[02/18 17:58:08     47s] Calculate early delays in OCV mode...
[02/18 17:58:08     47s] Calculate late delays in OCV mode...
[02/18 17:58:08     47s] Start delay calculation (fullDC) (1 T). (MEM=2064.67)
[02/18 17:58:08     47s] End AAE Lib Interpolated Model. (MEM=2064.67 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/18 17:58:08     47s] Glitch Analysis: View _default_view_ -- Total Number of Nets Skipped = 70. 
[02/18 17:58:08     47s] Glitch Analysis: View _default_view_ -- Total Number of Nets Analyzed = 330. 
[02/18 17:58:08     47s] Total number of fetched objects 330
[02/18 17:58:08     47s] AAE_INFO-618: Total number of nets in the design is 332,  0.3 percent of the nets selected for SI analysis
[02/18 17:58:08     47s] End delay calculation. (MEM=2105.84 CPU=0:00:00.0 REAL=0:00:00.0)
[02/18 17:58:08     47s] End delay calculation (fullDC). (MEM=2105.84 CPU=0:00:00.0 REAL=0:00:00.0)
[02/18 17:58:08     47s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2105.8M) ***
[02/18 17:58:09     47s] <CMD> setAnalysisMode -checkType hold -asyncChecks async -skew true
[02/18 17:58:09     47s] <CMD> buildTimingGraph
[02/18 17:58:09     47s] <CMD> report_timing -nworst 10 -net > $hold_rpt
[02/18 17:58:09     48s] AAE_INFO: opIsDesignInPostRouteState() is 1
[02/18 17:58:09     48s] AAE_INFO: resetNetProps viewIdx 0 
[02/18 17:58:09     48s] Starting SI iteration 1 using Infinite Timing Windows
[02/18 17:58:09     48s] #################################################################################
[02/18 17:58:09     48s] # Design Stage: PostRoute
[02/18 17:58:09     48s] # Design Name: s1494_bench
[02/18 17:58:09     48s] # Design Mode: 45nm
[02/18 17:58:09     48s] # Analysis Mode: MMMC OCV 
[02/18 17:58:09     48s] # Parasitics Mode: SPEF/RCDB 
[02/18 17:58:09     48s] # Signoff Settings: SI On 
[02/18 17:58:09     48s] #################################################################################
[02/18 17:58:09     48s] AAE_INFO: 1 threads acquired from CTE.
[02/18 17:58:09     48s] Setting infinite Tws ...
[02/18 17:58:09     48s] First Iteration Infinite Tw... 
[02/18 17:58:09     48s] Calculate late delays in OCV mode...
[02/18 17:58:09     48s] Calculate early delays in OCV mode...
[02/18 17:58:09     48s] Topological Sorting (REAL = 0:00:00.0, MEM = 2086.1M, InitMEM = 2086.1M)
[02/18 17:58:09     48s] Start delay calculation (fullDC) (1 T). (MEM=2086.12)
[02/18 17:58:09     48s] End AAE Lib Interpolated Model. (MEM=2097.73 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/18 17:58:09     48s] Total number of fetched objects 330
[02/18 17:58:09     48s] AAE_INFO-618: Total number of nets in the design is 332,  100.0 percent of the nets selected for SI analysis
[02/18 17:58:09     48s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/18 17:58:09     48s] End delay calculation. (MEM=2102.25 CPU=0:00:00.2 REAL=0:00:00.0)
[02/18 17:58:09     48s] End delay calculation (fullDC). (MEM=2102.25 CPU=0:00:00.2 REAL=0:00:00.0)
[02/18 17:58:09     48s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2102.2M) ***
[02/18 17:58:09     48s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2110.2M)
[02/18 17:58:09     48s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/18 17:58:09     48s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2110.2M)
[02/18 17:58:09     48s] Starting SI iteration 2
[02/18 17:58:09     48s] Calculate late delays in OCV mode...
[02/18 17:58:09     48s] Calculate early delays in OCV mode...
[02/18 17:58:09     48s] Start delay calculation (fullDC) (1 T). (MEM=2068.37)
[02/18 17:58:09     48s] End AAE Lib Interpolated Model. (MEM=2068.37 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/18 17:58:09     48s] Glitch Analysis: View _default_view_ -- Total Number of Nets Skipped = 70. 
[02/18 17:58:09     48s] Glitch Analysis: View _default_view_ -- Total Number of Nets Analyzed = 330. 
[02/18 17:58:09     48s] Total number of fetched objects 330
[02/18 17:58:09     48s] AAE_INFO-618: Total number of nets in the design is 332,  0.9 percent of the nets selected for SI analysis
[02/18 17:58:09     48s] End delay calculation. (MEM=2115.07 CPU=0:00:00.0 REAL=0:00:00.0)
[02/18 17:58:09     48s] End delay calculation (fullDC). (MEM=2115.07 CPU=0:00:00.0 REAL=0:00:00.0)
[02/18 17:58:09     48s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2115.1M) ***
[02/18 17:58:09     48s] <CMD> report_power > /u/ee/ugrad/palatics/ee201a/lab4/output/part2_run_20260218_175712_1716857_util0.991/timing_driven/metrics/timing_driven_after_opt_postroute_setup_power.rpt
[02/18 17:58:09     48s] env CDS_WORKAREA is set to /w/home.19/ee/ugrad/palatics/ee201a/lab4
[02/18 17:58:09     48s] 
[02/18 17:58:09     48s] Begin Power Analysis
[02/18 17:58:09     48s] 
[02/18 17:58:09     48s]              0V	    VSS
[02/18 17:58:09     48s]            1.1V	    VDD
[02/18 17:58:09     48s] Begin Processing Timing Library for Power Calculation
[02/18 17:58:09     48s] 
[02/18 17:58:09     48s] Ended Processing Timing Library for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1842.95MB/3493.62MB/1842.95MB)
[02/18 17:58:09     48s] 
[02/18 17:58:09     48s] 
[02/18 17:58:09     48s] 
[02/18 17:58:09     48s] Begin Processing Power Net/Grid for Power Calculation
[02/18 17:58:09     48s] 
[02/18 17:58:09     48s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1842.95MB/3493.62MB/1842.95MB)
[02/18 17:58:09     48s] 
[02/18 17:58:09     48s] Begin Processing Timing Window Data for Power Calculation
[02/18 17:58:09     48s] 
[02/18 17:58:09     48s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1842.95MB/3493.62MB/1842.95MB)
[02/18 17:58:09     48s] 
[02/18 17:58:09     48s] Begin Processing User Attributes
[02/18 17:58:09     48s] 
[02/18 17:58:09     48s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1842.95MB/3493.62MB/1842.95MB)
[02/18 17:58:09     48s] 
[02/18 17:58:09     48s] Begin Processing Signal Activity
[02/18 17:58:09     48s] 
[02/18 17:58:09     48s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1842.95MB/3493.62MB/1842.95MB)
[02/18 17:58:09     48s] 
[02/18 17:58:09     48s] Begin Power Computation
[02/18 17:58:09     48s] 
[02/18 17:58:09     48s]       ----------------------------------------------------------
[02/18 17:58:09     48s]       # of cell(s) missing both power/leakage table: 0
[02/18 17:58:09     48s]       # of cell(s) missing power table: 0
[02/18 17:58:09     48s]       # of cell(s) missing leakage table: 0
[02/18 17:58:09     48s]       ----------------------------------------------------------
[02/18 17:58:09     48s] 
[02/18 17:58:09     48s] 
[02/18 17:58:10     48s]       # of MSMV cell(s) missing power_level: 0
[02/18 17:58:10     48s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1843.66MB/3501.62MB/1843.66MB)
[02/18 17:58:10     48s] 
[02/18 17:58:10     48s] Begin Processing User Attributes
[02/18 17:58:10     48s] 
[02/18 17:58:10     48s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1843.66MB/3501.62MB/1843.66MB)
[02/18 17:58:10     48s] 
[02/18 17:58:10     48s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1843.66MB/3501.62MB/1843.66MB)
[02/18 17:58:10     48s] 
[02/18 17:58:10     48s] *



[02/18 17:58:10     48s] Total Power
[02/18 17:58:10     48s] -----------------------------------------------------------------------------------------
[02/18 17:58:10     48s] Total Internal Power:        0.08173042 	   49.1715%
[02/18 17:58:10     48s] Total Switching Power:       0.07951058 	   47.8360%
[02/18 17:58:10     48s] Total Leakage Power:         0.00497407 	    2.9926%
[02/18 17:58:10     48s] Total Power:                 0.16621507
[02/18 17:58:10     48s] -----------------------------------------------------------------------------------------
[02/18 17:58:10     48s] Processing average sequential pin duty cycle 
[02/18 17:58:10     48s] 
[02/18 17:58:10     48s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/18 17:58:10     48s] Summary for sequential cells identification: 
[02/18 17:58:10     48s]   Identified SBFF number: 16
[02/18 17:58:10     48s]   Identified MBFF number: 0
[02/18 17:58:10     48s]   Identified SB Latch number: 0
[02/18 17:58:10     48s]   Identified MB Latch number: 0
[02/18 17:58:10     48s]   Not identified SBFF number: 0
[02/18 17:58:10     48s]   Not identified MBFF number: 0
[02/18 17:58:10     48s]   Not identified SB Latch number: 0
[02/18 17:58:10     48s]   Not identified MB Latch number: 0
[02/18 17:58:10     48s]   Number of sequential cells which are not FFs: 13
[02/18 17:58:10     48s]  Visiting view : _default_view_
[02/18 17:58:10     48s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[02/18 17:58:10     48s]    : PowerDomain = none : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = -1
[02/18 17:58:10     48s]  Visiting view : _default_view_
[02/18 17:58:10     48s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[02/18 17:58:10     48s]    : PowerDomain = none : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = -1
[02/18 17:58:10     48s] TLC MultiMap info (StdDelay):
[02/18 17:58:10     48s]   : _default_delay_corner_ + default_library_set + 1 + no RcCorner := 10.9ps
[02/18 17:58:10     48s]   : _default_delay_corner_ + default_library_set + 1 + _default_rc_corner_ := 11.9ps
[02/18 17:58:10     48s]  Setting StdDelay to: 11.9ps
[02/18 17:58:10     48s] 
[02/18 17:58:10     48s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/18 17:58:10     48s] <CMD> optDesign -postRoute -hold
[02/18 17:58:10     48s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1842.5M, totSessionCpu=0:00:49 **
[02/18 17:58:10     48s] *** optDesign #3 [begin] : totSession cpu/real = 0:00:48.8/0:00:56.6 (0.9), mem = 2089.1M
[02/18 17:58:10     48s] Info: 1 threads available for lower-level modules during optimization.
[02/18 17:58:10     48s] GigaOpt running with 1 threads.
[02/18 17:58:10     48s] *** InitOpt #1 [begin] (optDesign #3) : totSession cpu/real = 0:00:48.8/0:00:56.6 (0.9), mem = 2089.1M
[02/18 17:58:10     48s] **INFO: User settings:
[02/18 17:58:10     48s] setNanoRouteMode -drouteAntennaFactor          1
[02/18 17:58:10     48s] setNanoRouteMode -droutePostRouteSpreadWire    auto
[02/18 17:58:10     48s] setNanoRouteMode -drouteStartIteration         0
[02/18 17:58:10     48s] setNanoRouteMode -extractThirdPartyCompatible  false
[02/18 17:58:10     48s] setNanoRouteMode -grouteExpTdStdDelay          14.1
[02/18 17:58:10     48s] setNanoRouteMode -routeTopRoutingLayer         4
[02/18 17:58:10     48s] setNanoRouteMode -routeWithSiPostRouteFix      false
[02/18 17:58:10     48s] setDesignMode -process                         45
[02/18 17:58:10     48s] setDesignMode -topRoutingLayer                 metal4
[02/18 17:58:10     48s] setExtractRCMode -assumeMetFill                1
[02/18 17:58:10     48s] setExtractRCMode -basic                        true
[02/18 17:58:10     48s] setExtractRCMode -coupled                      true
[02/18 17:58:10     48s] setExtractRCMode -coupling_c_th                0.1
[02/18 17:58:10     48s] setExtractRCMode -engine                       postRoute
[02/18 17:58:10     48s] setExtractRCMode -extended                     false
[02/18 17:58:10     48s] setExtractRCMode -layerIndependent             1
[02/18 17:58:10     48s] setExtractRCMode -noCleanRCDB                  true
[02/18 17:58:10     48s] setExtractRCMode -nrNetInMemory                100000
[02/18 17:58:10     48s] setExtractRCMode -relative_c_th                1
[02/18 17:58:10     48s] setExtractRCMode -total_c_th                   0
[02/18 17:58:10     48s] setUsefulSkewMode -ecoRoute                    false
[02/18 17:58:10     48s] setDelayCalMode -enable_high_fanout            true
[02/18 17:58:10     48s] setDelayCalMode -engine                        aae
[02/18 17:58:10     48s] setDelayCalMode -ignoreNetLoad                 false
[02/18 17:58:10     48s] setDelayCalMode -SIAware                       true
[02/18 17:58:10     48s] setDelayCalMode -socv_accuracy_mode            low
[02/18 17:58:10     48s] setOptMode -activeSetupViews                   { _default_view_ }
[02/18 17:58:10     48s] setOptMode -autoSetupViews                     { _default_view_}
[02/18 17:58:10     48s] setOptMode -autoTDGRSetupViews                 { _default_view_}
[02/18 17:58:10     48s] setOptMode -deleteInst                         true
[02/18 17:58:10     48s] setOptMode -drcMargin                          0
[02/18 17:58:10     48s] setOptMode -fixDrc                             true
[02/18 17:58:10     48s] setOptMode -optimizeFF                         true
[02/18 17:58:10     48s] setOptMode -preserveAllSequential              false
[02/18 17:58:10     48s] setOptMode -setupTargetSlack                   0
[02/18 17:58:10     48s] setSIMode -separate_delta_delay_on_data        true
[02/18 17:58:10     48s] setPlaceMode -place_global_place_io_pins       true
[02/18 17:58:10     48s] setPlaceMode -place_global_reorder_scan        false
[02/18 17:58:10     48s] setPlaceMode -timingDriven                     true
[02/18 17:58:10     48s] setAnalysisMode -analysisType                  onChipVariation
[02/18 17:58:10     48s] setAnalysisMode -asyncChecks                   async
[02/18 17:58:10     48s] setAnalysisMode -checkType                     hold
[02/18 17:58:10     48s] setAnalysisMode -clkSrcPath                    true
[02/18 17:58:10     48s] setAnalysisMode -clockPropagation              sdcControl
[02/18 17:58:10     48s] setAnalysisMode -cppr                          both
[02/18 17:58:10     48s] setAnalysisMode -skew                          true
[02/18 17:58:10     48s] setAnalysisMode -usefulSkew                    true
[02/18 17:58:10     48s] setAnalysisMode -virtualIPO                    false
[02/18 17:58:10     48s] 
[02/18 17:58:10     48s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[02/18 17:58:10     48s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[02/18 17:58:10     48s] Need call spDPlaceInit before registerPrioInstLoc.
[02/18 17:58:10     48s] OPERPROF: Starting DPlace-Init at level 1, MEM:2089.1M, EPOCH TIME: 1771466290.060559
[02/18 17:58:10     48s] Processing tracks to init pin-track alignment.
[02/18 17:58:10     48s] z: 2, totalTracks: 1
[02/18 17:58:10     48s] z: 4, totalTracks: 1
[02/18 17:58:10     48s] z: 6, totalTracks: 1
[02/18 17:58:10     48s] z: 8, totalTracks: 1
[02/18 17:58:10     48s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/18 17:58:10     48s] All LLGs are deleted
[02/18 17:58:10     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:10     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:10     48s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2089.1M, EPOCH TIME: 1771466290.062547
[02/18 17:58:10     48s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2089.1M, EPOCH TIME: 1771466290.062973
[02/18 17:58:10     48s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2089.1M, EPOCH TIME: 1771466290.063502
[02/18 17:58:10     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:10     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:10     48s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2089.1M, EPOCH TIME: 1771466290.064142
[02/18 17:58:10     48s] Max number of tech site patterns supported in site array is 256.
[02/18 17:58:10     48s] Core basic site is NCSU_FreePDK_45nm
[02/18 17:58:10     48s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2089.1M, EPOCH TIME: 1771466290.067060
[02/18 17:58:10     48s] After signature check, allow fast init is true, keep pre-filter is true.
[02/18 17:58:10     48s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/18 17:58:10     48s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2089.1M, EPOCH TIME: 1771466290.067550
[02/18 17:58:10     48s] Fast DP-INIT is on for default
[02/18 17:58:10     48s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/18 17:58:10     48s] Atter site array init, number of instance map data is 0.
[02/18 17:58:10     48s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.003, REAL:0.005, MEM:2089.1M, EPOCH TIME: 1771466290.068788
[02/18 17:58:10     48s] 
[02/18 17:58:10     48s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/18 17:58:10     48s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/18 17:58:10     48s] OPERPROF:     Starting CMU at level 3, MEM:2089.1M, EPOCH TIME: 1771466290.069511
[02/18 17:58:10     48s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2089.1M, EPOCH TIME: 1771466290.069989
[02/18 17:58:10     48s] 
[02/18 17:58:10     48s] Bad Lib Cell Checking (CMU) is done! (0)
[02/18 17:58:10     48s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.004, REAL:0.007, MEM:2089.1M, EPOCH TIME: 1771466290.070250
[02/18 17:58:10     48s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2089.1M, EPOCH TIME: 1771466290.070528
[02/18 17:58:10     48s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:2105.1M, EPOCH TIME: 1771466290.071753
[02/18 17:58:10     48s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2105.1MB).
[02/18 17:58:10     48s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.007, REAL:0.012, MEM:2105.1M, EPOCH TIME: 1771466290.072182
[02/18 17:58:10     48s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2105.1M, EPOCH TIME: 1771466290.072575
[02/18 17:58:10     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:10     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:10     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:10     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:10     48s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.002, MEM:2105.1M, EPOCH TIME: 1771466290.074193
[02/18 17:58:10     48s] 
[02/18 17:58:10     48s] Creating Lib Analyzer ...
[02/18 17:58:10     48s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 BUF_X4 BUF_X2 BUF_X1 BUF_X8)
[02/18 17:58:10     48s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X4 INV_X2 INV_X1 INV_X8 INV_X16 INV_X32)
[02/18 17:58:10     48s] Total number of usable delay cells from Lib Analyzer: 2 ( BUF_X16 BUF_X32)
[02/18 17:58:10     48s] 
[02/18 17:58:10     48s] {RT _default_rc_corner_ 0 4 4 {3 0} 1}
[02/18 17:58:10     49s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:49.0 mem=2111.1M
[02/18 17:58:10     49s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:49.0 mem=2111.1M
[02/18 17:58:10     49s] Creating Lib Analyzer, finished. 
[02/18 17:58:10     49s] **WARN: (IMPOPT-7320):	Glitch fixing is enabled but glitch report is disabled. Glitch reporting can be enabled using command setSIMode -enable_glitch_report true
[02/18 17:58:10     49s] Processing average sequential pin duty cycle 
[02/18 17:58:10     49s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1886.0M, totSessionCpu=0:00:49 **
[02/18 17:58:10     49s] *** Changing analysis mode to setup ***
[02/18 17:58:10     49s] 
[02/18 17:58:10     49s] TimeStamp Deleting Cell Server Begin ...
[02/18 17:58:10     49s] Deleting Lib Analyzer.
[02/18 17:58:10     49s] 
[02/18 17:58:10     49s] TimeStamp Deleting Cell Server End ...
[02/18 17:58:10     49s] Existing Dirty Nets : 0
[02/18 17:58:10     49s] New Signature Flow (optDesignCheckOptions) ....
[02/18 17:58:10     49s] #Taking db snapshot
[02/18 17:58:10     49s] #Taking db snapshot ... done
[02/18 17:58:10     49s] OPERPROF: Starting checkPlace at level 1, MEM:2122.0M, EPOCH TIME: 1771466290.380843
[02/18 17:58:10     49s] Processing tracks to init pin-track alignment.
[02/18 17:58:10     49s] z: 2, totalTracks: 1
[02/18 17:58:10     49s] z: 4, totalTracks: 1
[02/18 17:58:10     49s] z: 6, totalTracks: 1
[02/18 17:58:10     49s] z: 8, totalTracks: 1
[02/18 17:58:10     49s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[02/18 17:58:10     49s] All LLGs are deleted
[02/18 17:58:10     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:10     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:10     49s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2122.0M, EPOCH TIME: 1771466290.382775
[02/18 17:58:10     49s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2122.0M, EPOCH TIME: 1771466290.383195
[02/18 17:58:10     49s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2122.0M, EPOCH TIME: 1771466290.383567
[02/18 17:58:10     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:10     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:10     49s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2122.0M, EPOCH TIME: 1771466290.384277
[02/18 17:58:10     49s] Max number of tech site patterns supported in site array is 256.
[02/18 17:58:10     49s] Core basic site is NCSU_FreePDK_45nm
[02/18 17:58:10     49s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2122.0M, EPOCH TIME: 1771466290.386799
[02/18 17:58:10     49s] After signature check, allow fast init is false, keep pre-filter is true.
[02/18 17:58:10     49s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[02/18 17:58:10     49s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2122.0M, EPOCH TIME: 1771466290.387217
[02/18 17:58:10     49s] SiteArray: non-trimmed site array dimensions = 13 x 101
[02/18 17:58:10     49s] SiteArray: use 20,480 bytes
[02/18 17:58:10     49s] SiteArray: current memory after site array memory allocation 2122.0M
[02/18 17:58:10     49s] SiteArray: FP blocked sites are writable
[02/18 17:58:10     49s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/18 17:58:10     49s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2122.0M, EPOCH TIME: 1771466290.388657
[02/18 17:58:10     49s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:2122.0M, EPOCH TIME: 1771466290.389015
[02/18 17:58:10     49s] SiteArray: number of non floorplan blocked sites for llg default is 1313
[02/18 17:58:10     49s] Atter site array init, number of instance map data is 0.
[02/18 17:58:10     49s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.003, REAL:0.005, MEM:2122.0M, EPOCH TIME: 1771466290.389648
[02/18 17:58:10     49s] 
[02/18 17:58:10     49s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/18 17:58:10     49s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/18 17:58:10     49s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.004, REAL:0.007, MEM:2122.0M, EPOCH TIME: 1771466290.390185
[02/18 17:58:10     49s] Begin checking placement ... (start mem=2122.0M, init mem=2122.0M)
[02/18 17:58:10     49s] Begin checking exclusive groups violation ...
[02/18 17:58:10     49s] There are 0 groups to check, max #box is 0, total #box is 0
[02/18 17:58:10     49s] Finished checking exclusive groups violations. Found 0 Vio.
[02/18 17:58:10     49s] 
[02/18 17:58:10     49s] Running CheckPlace using 1 thread in normal mode...
[02/18 17:58:10     49s] 
[02/18 17:58:10     49s] ...checkPlace normal is done!
[02/18 17:58:10     49s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2122.0M, EPOCH TIME: 1771466290.394740
[02/18 17:58:10     49s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.001, MEM:2122.0M, EPOCH TIME: 1771466290.395261
[02/18 17:58:10     49s] *info: Placed = 314           
[02/18 17:58:10     49s] *info: Unplaced = 0           
[02/18 17:58:10     49s] Placement Density:98.17%(343/349)
[02/18 17:58:10     49s] Placement Density (including fixed std cells):98.17%(343/349)
[02/18 17:58:10     49s] All LLGs are deleted
[02/18 17:58:10     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:314).
[02/18 17:58:10     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:10     49s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2122.0M, EPOCH TIME: 1771466290.396182
[02/18 17:58:10     49s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2122.0M, EPOCH TIME: 1771466290.396238
[02/18 17:58:10     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:10     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:10     49s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2122.0M)
[02/18 17:58:10     49s] OPERPROF: Finished checkPlace at level 1, CPU:0.010, REAL:0.016, MEM:2122.0M, EPOCH TIME: 1771466290.397127
[02/18 17:58:10     49s]  Initial DC engine is -> aae
[02/18 17:58:10     49s]  
[02/18 17:58:10     49s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[02/18 17:58:10     49s]  
[02/18 17:58:10     49s]  
[02/18 17:58:10     49s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[02/18 17:58:10     49s]  
[02/18 17:58:10     49s] Reset EOS DB
[02/18 17:58:10     49s] Ignoring AAE DB Resetting ...
[02/18 17:58:10     49s]  Set Options for AAE Based Opt flow 
[02/18 17:58:10     49s] *** optDesign -postRoute ***
[02/18 17:58:10     49s] DRC Margin: user margin 0.0; extra margin 0
[02/18 17:58:10     49s] Setup Target Slack: user slack 0
[02/18 17:58:10     49s] Hold Target Slack: user slack 0
[02/18 17:58:10     49s] All LLGs are deleted
[02/18 17:58:10     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:10     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:10     49s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2122.0M, EPOCH TIME: 1771466290.402512
[02/18 17:58:10     49s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2122.0M, EPOCH TIME: 1771466290.402566
[02/18 17:58:10     49s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2122.0M, EPOCH TIME: 1771466290.402905
[02/18 17:58:10     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:10     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:10     49s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2122.0M, EPOCH TIME: 1771466290.403393
[02/18 17:58:10     49s] Max number of tech site patterns supported in site array is 256.
[02/18 17:58:10     49s] Core basic site is NCSU_FreePDK_45nm
[02/18 17:58:10     49s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2122.0M, EPOCH TIME: 1771466290.406020
[02/18 17:58:10     49s] After signature check, allow fast init is false, keep pre-filter is true.
[02/18 17:58:10     49s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[02/18 17:58:10     49s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2122.0M, EPOCH TIME: 1771466290.406475
[02/18 17:58:10     49s] SiteArray: non-trimmed site array dimensions = 13 x 101
[02/18 17:58:10     49s] SiteArray: use 20,480 bytes
[02/18 17:58:10     49s] SiteArray: current memory after site array memory allocation 2122.0M
[02/18 17:58:10     49s] SiteArray: FP blocked sites are writable
[02/18 17:58:10     49s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2122.0M, EPOCH TIME: 1771466290.407618
[02/18 17:58:10     49s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:2122.0M, EPOCH TIME: 1771466290.407839
[02/18 17:58:10     49s] SiteArray: number of non floorplan blocked sites for llg default is 1313
[02/18 17:58:10     49s] Atter site array init, number of instance map data is 0.
[02/18 17:58:10     49s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.003, REAL:0.005, MEM:2122.0M, EPOCH TIME: 1771466290.408426
[02/18 17:58:10     49s] 
[02/18 17:58:10     49s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/18 17:58:10     49s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/18 17:58:10     49s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.006, MEM:2122.0M, EPOCH TIME: 1771466290.409238
[02/18 17:58:10     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:10     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:10     49s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[02/18 17:58:10     49s] 
[02/18 17:58:10     49s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/18 17:58:10     49s] Summary for sequential cells identification: 
[02/18 17:58:10     49s]   Identified SBFF number: 16
[02/18 17:58:10     49s]   Identified MBFF number: 0
[02/18 17:58:10     49s]   Identified SB Latch number: 0
[02/18 17:58:10     49s]   Identified MB Latch number: 0
[02/18 17:58:10     49s]   Not identified SBFF number: 0
[02/18 17:58:10     49s]   Not identified MBFF number: 0
[02/18 17:58:10     49s]   Not identified SB Latch number: 0
[02/18 17:58:10     49s]   Not identified MB Latch number: 0
[02/18 17:58:10     49s]   Number of sequential cells which are not FFs: 13
[02/18 17:58:10     49s]  Visiting view : _default_view_
[02/18 17:58:10     49s]    : PowerDomain = none : Weighted F : unweighted  = 14.10 (1.000) with rcCorner = 0
[02/18 17:58:10     49s]    : PowerDomain = none : Weighted F : unweighted  = 12.80 (1.000) with rcCorner = -1
[02/18 17:58:10     49s]  Visiting view : _default_view_
[02/18 17:58:10     49s]    : PowerDomain = none : Weighted F : unweighted  = 14.10 (1.000) with rcCorner = 0
[02/18 17:58:10     49s]    : PowerDomain = none : Weighted F : unweighted  = 12.80 (1.000) with rcCorner = -1
[02/18 17:58:10     49s] TLC MultiMap info (StdDelay):
[02/18 17:58:10     49s]   : _default_delay_corner_ + default_library_set + 1 + no RcCorner := 12.8ps
[02/18 17:58:10     49s]   : _default_delay_corner_ + default_library_set + 1 + _default_rc_corner_ := 14.1ps
[02/18 17:58:10     49s]  Setting StdDelay to: 14.1ps
[02/18 17:58:10     49s] 
[02/18 17:58:10     49s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/18 17:58:10     49s] 
[02/18 17:58:10     49s] TimeStamp Deleting Cell Server Begin ...
[02/18 17:58:10     49s] 
[02/18 17:58:10     49s] TimeStamp Deleting Cell Server End ...
[02/18 17:58:10     49s] *** InitOpt #1 [finish] (optDesign #3) : cpu/real = 0:00:00.3/0:00:00.4 (0.9), totSession cpu/real = 0:00:49.1/0:00:57.0 (0.9), mem = 2122.0M
[02/18 17:58:10     49s] 
[02/18 17:58:10     49s] =============================================================================================
[02/18 17:58:10     49s]  Step TAT Report : InitOpt #1 / optDesign #3                                    21.39-s058_1
[02/18 17:58:10     49s] =============================================================================================
[02/18 17:58:10     49s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/18 17:58:10     49s] ---------------------------------------------------------------------------------------------
[02/18 17:58:10     49s] [ CellServerInit         ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.0
[02/18 17:58:10     49s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  57.7 % )     0:00:00.2 /  0:00:00.2    1.0
[02/18 17:58:10     49s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   5.6 % )     0:00:00.0 /  0:00:00.0    1.5
[02/18 17:58:10     49s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/18 17:58:10     49s] [ CheckPlace             ]      1   0:00:00.0  (   4.6 % )     0:00:00.0 /  0:00:00.0    0.6
[02/18 17:58:10     49s] [ MISC                   ]          0:00:00.1  (  30.9 % )     0:00:00.1 /  0:00:00.1    0.8
[02/18 17:58:10     49s] ---------------------------------------------------------------------------------------------
[02/18 17:58:10     49s]  InitOpt #1 TOTAL                   0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.3    0.9
[02/18 17:58:10     49s] ---------------------------------------------------------------------------------------------
[02/18 17:58:10     49s] 
[02/18 17:58:10     49s] ** INFO : this run is activating 'postRoute' automaton
[02/18 17:58:10     49s] **INFO: flowCheckPoint #8 InitialSummary
[02/18 17:58:10     49s] Closing parasitic data file '/tmp/innovus_temp_1716878_eeapps03.labidm.seas.ucla.edu_palatics_8RrrHG/s1494_bench_1716878_pJRCW0.rcdb.d': 330 access done (mem: 2121.984M)
[02/18 17:58:10     49s] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
[02/18 17:58:10     49s] Extraction called for design 's1494_bench' of instances=314 and nets=332 using extraction engine 'postRoute' at effort level 'low' .
[02/18 17:58:10     49s] PostRoute (effortLevel low) RC Extraction called for design s1494_bench.
[02/18 17:58:10     49s] RC Extraction called in multi-corner(1) mode.
[02/18 17:58:10     49s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[02/18 17:58:10     49s] Type 'man IMPEXT-6197' for more detail.
[02/18 17:58:10     49s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[02/18 17:58:10     49s] * Layer Id             : 1 - M1
[02/18 17:58:10     49s]       Thickness        : 0.13
[02/18 17:58:10     49s]       Min Width        : 0.07
[02/18 17:58:10     49s]       Layer Dielectric : 4.1
[02/18 17:58:10     49s] * Layer Id             : 2 - M2
[02/18 17:58:10     49s]       Thickness        : 0.14
[02/18 17:58:10     49s]       Min Width        : 0.07
[02/18 17:58:10     49s]       Layer Dielectric : 4.1
[02/18 17:58:10     49s] * Layer Id             : 3 - M3
[02/18 17:58:10     49s]       Thickness        : 0.14
[02/18 17:58:10     49s]       Min Width        : 0.07
[02/18 17:58:10     49s]       Layer Dielectric : 4.1
[02/18 17:58:10     49s] * Layer Id             : 4 - M4
[02/18 17:58:10     49s]       Thickness        : 0.28
[02/18 17:58:10     49s]       Min Width        : 0.14
[02/18 17:58:10     49s]       Layer Dielectric : 4.1
[02/18 17:58:10     49s] * Layer Id             : 5 - M5
[02/18 17:58:10     49s]       Thickness        : 0.28
[02/18 17:58:10     49s]       Min Width        : 0.14
[02/18 17:58:10     49s]       Layer Dielectric : 4.1
[02/18 17:58:10     49s] * Layer Id             : 6 - M6
[02/18 17:58:10     49s]       Thickness        : 0.28
[02/18 17:58:10     49s]       Min Width        : 0.14
[02/18 17:58:10     49s]       Layer Dielectric : 4.1
[02/18 17:58:10     49s] * Layer Id             : 7 - M7
[02/18 17:58:10     49s]       Thickness        : 0.8
[02/18 17:58:10     49s]       Min Width        : 0.4
[02/18 17:58:10     49s]       Layer Dielectric : 4.1
[02/18 17:58:10     49s] * Layer Id             : 8 - M8
[02/18 17:58:10     49s]       Thickness        : 0.8
[02/18 17:58:10     49s]       Min Width        : 0.4
[02/18 17:58:10     49s]       Layer Dielectric : 4.1
[02/18 17:58:10     49s] * Layer Id             : 9 - M9
[02/18 17:58:10     49s]       Thickness        : 2
[02/18 17:58:10     49s]       Min Width        : 0.8
[02/18 17:58:10     49s]       Layer Dielectric : 4.1
[02/18 17:58:10     49s] * Layer Id             : 10 - M10
[02/18 17:58:10     49s]       Thickness        : 2
[02/18 17:58:10     49s]       Min Width        : 0.8
[02/18 17:58:10     49s]       Layer Dielectric : 4.1
[02/18 17:58:10     49s] extractDetailRC Option : -outfile /tmp/innovus_temp_1716878_eeapps03.labidm.seas.ucla.edu_palatics_8RrrHG/s1494_bench_1716878_pJRCW0.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
[02/18 17:58:10     49s] Assumed metal fill uses the following parameters:
[02/18 17:58:10     49s]               Active Spacing      Min. Width
[02/18 17:58:10     49s]                 [microns]         [microns]
[02/18 17:58:10     49s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M1 is not specified. The tool will use  0.600 microns.
[02/18 17:58:10     49s]   Layer M1        0.600             0.400 
[02/18 17:58:10     49s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M2 is not specified. The tool will use  0.600 microns.
[02/18 17:58:10     49s]   Layer M2        0.600             0.400 
[02/18 17:58:10     49s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M3 is not specified. The tool will use  0.600 microns.
[02/18 17:58:10     49s]   Layer M3        0.600             0.400 
[02/18 17:58:10     49s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M4 is not specified. The tool will use  0.600 microns.
[02/18 17:58:10     49s]   Layer M4        0.600             0.400 
[02/18 17:58:10     49s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M5 is not specified. The tool will use  0.600 microns.
[02/18 17:58:10     49s]   Layer M5        0.600             0.400 
[02/18 17:58:10     49s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M6 is not specified. The tool will use  0.600 microns.
[02/18 17:58:10     49s]   Layer M6        0.600             0.400 
[02/18 17:58:10     49s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M7 is not specified. The tool will use  0.600 microns.
[02/18 17:58:10     49s]   Layer M7        0.600             0.400 
[02/18 17:58:10     49s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M8 is not specified. The tool will use  0.600 microns.
[02/18 17:58:10     49s]   Layer M8        0.600             0.400 
[02/18 17:58:10     49s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M9 is not specified. The tool will use  0.600 microns.
[02/18 17:58:10     49s]   Layer M9        0.600             0.400 
[02/18 17:58:10     49s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M10 is not specified. The tool will use  0.600 microns.
[02/18 17:58:10     49s]   Layer M10        0.600             0.400 
[02/18 17:58:10     49s] RC Mode: PostRoute effortLevel low [Assume Metal Fill, LEF Resistances]
[02/18 17:58:10     49s]       RC Corner Indexes            0   
[02/18 17:58:10     49s] Capacitance Scaling Factor   : 1.00000 
[02/18 17:58:10     49s] Coupling Cap. Scaling Factor : 1.00000 
[02/18 17:58:10     49s] Resistance Scaling Factor    : 1.00000 
[02/18 17:58:10     49s] Clock Cap. Scaling Factor    : 1.00000 
[02/18 17:58:10     49s] Clock Res. Scaling Factor    : 1.00000 
[02/18 17:58:10     49s] Shrink Factor                : 1.00000
[02/18 17:58:10     49s] RC extraction is honoring NDR for assume metal fill.
[02/18 17:58:10     49s] 
[02/18 17:58:10     49s] Trim Metal Layers:
[02/18 17:58:10     49s] LayerId::1 widthSet size::1
[02/18 17:58:10     49s] LayerId::2 widthSet size::1
[02/18 17:58:10     49s] LayerId::3 widthSet size::1
[02/18 17:58:10     49s] LayerId::4 widthSet size::1
[02/18 17:58:10     49s] LayerId::5 widthSet size::1
[02/18 17:58:10     49s] LayerId::6 widthSet size::1
[02/18 17:58:10     49s] LayerId::7 widthSet size::1
[02/18 17:58:10     49s] LayerId::8 widthSet size::1
[02/18 17:58:10     49s] LayerId::9 widthSet size::1
[02/18 17:58:10     49s] LayerId::10 widthSet size::1
[02/18 17:58:10     49s] eee: pegSigSF::1.070000
[02/18 17:58:10     49s] Initializing multi-corner resistance tables ...
[02/18 17:58:10     49s] eee: l::1 avDens::0.055695 usedTrk::50.125392 availTrk::900.000000 sigTrk::50.125392
[02/18 17:58:10     49s] eee: l::2 avDens::0.113325 usedTrk::75.152501 availTrk::663.157895 sigTrk::75.152501
[02/18 17:58:10     49s] eee: l::3 avDens::0.188707 usedTrk::113.224142 availTrk::600.000000 sigTrk::113.224142
[02/18 17:58:10     49s] eee: l::4 avDens::0.258400 usedTrk::51.680000 availTrk::200.000000 sigTrk::51.680000
[02/18 17:58:10     49s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:58:10     49s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:58:10     49s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:58:10     49s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:58:10     49s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:58:10     49s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:58:10     49s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.283681 uaWl=1.000000 uaWlH=0.224109 aWlH=0.000000 lMod=0 pMax=0.876400 pMod=80 wcR=0.223500 newSi=0.001600 wHLS=0.558750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[02/18 17:58:10     49s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2122.0M)
[02/18 17:58:10     49s] Creating parasitic data file '/tmp/innovus_temp_1716878_eeapps03.labidm.seas.ucla.edu_palatics_8RrrHG/s1494_bench_1716878_pJRCW0.rcdb.d' for storing RC.
[02/18 17:58:10     49s] Extracted 10.0557% (CPU Time= 0:00:00.0  MEM= 2166.0M)
[02/18 17:58:10     49s] Extracted 20.0495% (CPU Time= 0:00:00.0  MEM= 2166.0M)
[02/18 17:58:10     49s] Extracted 30.0433% (CPU Time= 0:00:00.0  MEM= 2166.0M)
[02/18 17:58:10     49s] Extracted 40.0371% (CPU Time= 0:00:00.0  MEM= 2166.0M)
[02/18 17:58:10     49s] Extracted 50.0619% (CPU Time= 0:00:00.0  MEM= 2166.0M)
[02/18 17:58:10     49s] Extracted 60.0557% (CPU Time= 0:00:00.0  MEM= 2166.0M)
[02/18 17:58:10     49s] Extracted 70.0495% (CPU Time= 0:00:00.0  MEM= 2166.0M)
[02/18 17:58:10     49s] Extracted 80.0433% (CPU Time= 0:00:00.0  MEM= 2166.0M)
[02/18 17:58:10     49s] Extracted 90.0371% (CPU Time= 0:00:00.0  MEM= 2166.0M)
[02/18 17:58:10     49s] Extracted 100% (CPU Time= 0:00:00.1  MEM= 2166.0M)
[02/18 17:58:10     49s] Number of Extracted Resistors     : 5961
[02/18 17:58:10     49s] Number of Extracted Ground Cap.   : 6291
[02/18 17:58:10     49s] Number of Extracted Coupling Cap. : 10732
[02/18 17:58:10     49s] Opening parasitic data file '/tmp/innovus_temp_1716878_eeapps03.labidm.seas.ucla.edu_palatics_8RrrHG/s1494_bench_1716878_pJRCW0.rcdb.d' for reading (mem: 2141.984M)
[02/18 17:58:10     49s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[02/18 17:58:10     49s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2142.0M)
[02/18 17:58:10     49s] Creating parasitic data file '/tmp/innovus_temp_1716878_eeapps03.labidm.seas.ucla.edu_palatics_8RrrHG/s1494_bench_1716878_pJRCW0.rcdb_Filter.rcdb.d' for storing RC.
[02/18 17:58:10     49s] Closing parasitic data file '/tmp/innovus_temp_1716878_eeapps03.labidm.seas.ucla.edu_palatics_8RrrHG/s1494_bench_1716878_pJRCW0.rcdb.d': 330 access done (mem: 2145.984M)
[02/18 17:58:10     49s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2145.984M)
[02/18 17:58:10     49s] Opening parasitic data file '/tmp/innovus_temp_1716878_eeapps03.labidm.seas.ucla.edu_palatics_8RrrHG/s1494_bench_1716878_pJRCW0.rcdb.d' for reading (mem: 2145.984M)
[02/18 17:58:10     49s] processing rcdb (/tmp/innovus_temp_1716878_eeapps03.labidm.seas.ucla.edu_palatics_8RrrHG/s1494_bench_1716878_pJRCW0.rcdb.d) for hinst (top) of cell (s1494_bench);
[02/18 17:58:11     49s] Closing parasitic data file '/tmp/innovus_temp_1716878_eeapps03.labidm.seas.ucla.edu_palatics_8RrrHG/s1494_bench_1716878_pJRCW0.rcdb.d': 0 access done (mem: 2145.984M)
[02/18 17:58:11     49s] Lumped Parasitic Loading Completed (total cpu=0:00:00.3, real=0:00:01.0, current mem=2145.984M)
[02/18 17:58:11     49s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 2145.984M)
[02/18 17:58:11     49s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2146.0M, EPOCH TIME: 1771466291.031104
[02/18 17:58:11     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:11     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:11     49s] 
[02/18 17:58:11     49s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/18 17:58:11     49s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/18 17:58:11     49s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.003, MEM:2146.0M, EPOCH TIME: 1771466291.034216
[02/18 17:58:11     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:11     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:11     49s] **WARN: (EMS-42):	Message (IMPOPT-310) has been suppressed from output.
[02/18 17:58:11     49s] **INFO: flowCheckPoint #9 OptimizationHold
[02/18 17:58:11     49s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2174.6M, EPOCH TIME: 1771466291.039576
[02/18 17:58:11     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:11     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:11     49s] 
[02/18 17:58:11     49s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/18 17:58:11     49s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/18 17:58:11     49s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.003, MEM:2174.6M, EPOCH TIME: 1771466291.042509
[02/18 17:58:11     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:11     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:11     49s] GigaOpt Hold Optimizer is used
[02/18 17:58:11     49s] GigaOpt Checkpoint: Internal optHold -postRoute -maxLocalDensity 1.0 -numThreads 1 -nativePathGroupFlow -viewPruneEffortLevel 1
[02/18 17:58:11     49s] Opening parasitic data file '/tmp/innovus_temp_1716878_eeapps03.labidm.seas.ucla.edu_palatics_8RrrHG/s1494_bench_1716878_pJRCW0.rcdb.d' for reading (mem: 2174.602M)
[02/18 17:58:11     49s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2174.6M)
[02/18 17:58:11     49s] 
[02/18 17:58:11     49s] Trim Metal Layers:
[02/18 17:58:11     49s] LayerId::1 widthSet size::1
[02/18 17:58:11     49s] LayerId::2 widthSet size::1
[02/18 17:58:11     49s] LayerId::3 widthSet size::1
[02/18 17:58:11     49s] LayerId::4 widthSet size::1
[02/18 17:58:11     49s] LayerId::5 widthSet size::1
[02/18 17:58:11     49s] LayerId::6 widthSet size::1
[02/18 17:58:11     49s] LayerId::7 widthSet size::1
[02/18 17:58:11     49s] LayerId::8 widthSet size::1
[02/18 17:58:11     49s] LayerId::9 widthSet size::1
[02/18 17:58:11     49s] LayerId::10 widthSet size::1
[02/18 17:58:11     49s] eee: pegSigSF::1.070000
[02/18 17:58:11     49s] Initializing multi-corner resistance tables ...
[02/18 17:58:11     49s] eee: l::1 avDens::0.055695 usedTrk::50.125392 availTrk::900.000000 sigTrk::50.125392
[02/18 17:58:11     49s] eee: l::2 avDens::0.113325 usedTrk::75.152501 availTrk::663.157895 sigTrk::75.152501
[02/18 17:58:11     49s] eee: l::3 avDens::0.188707 usedTrk::113.224142 availTrk::600.000000 sigTrk::113.224142
[02/18 17:58:11     49s] eee: l::4 avDens::0.258400 usedTrk::51.680000 availTrk::200.000000 sigTrk::51.680000
[02/18 17:58:11     49s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:58:11     49s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:58:11     49s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:58:11     49s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:58:11     49s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:58:11     49s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:58:11     49s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.283681 uaWl=1.000000 uaWlH=0.224109 aWlH=0.000000 lMod=0 pMax=0.876400 pMod=80 wcR=0.223500 newSi=0.001600 wHLS=0.558750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[02/18 17:58:11     49s] End AAE Lib Interpolated Model. (MEM=2174.6 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/18 17:58:11     49s] 
[02/18 17:58:11     49s] Creating Lib Analyzer ...
[02/18 17:58:11     49s] 
[02/18 17:58:11     49s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/18 17:58:11     49s] Summary for sequential cells identification: 
[02/18 17:58:11     49s]   Identified SBFF number: 16
[02/18 17:58:11     49s]   Identified MBFF number: 0
[02/18 17:58:11     49s]   Identified SB Latch number: 0
[02/18 17:58:11     49s]   Identified MB Latch number: 0
[02/18 17:58:11     49s]   Not identified SBFF number: 0
[02/18 17:58:11     49s]   Not identified MBFF number: 0
[02/18 17:58:11     49s]   Not identified SB Latch number: 0
[02/18 17:58:11     49s]   Not identified MB Latch number: 0
[02/18 17:58:11     49s]   Number of sequential cells which are not FFs: 13
[02/18 17:58:11     49s]  Visiting view : _default_view_
[02/18 17:58:11     49s]    : PowerDomain = none : Weighted F : unweighted  = 14.10 (1.000) with rcCorner = 0
[02/18 17:58:11     49s]    : PowerDomain = none : Weighted F : unweighted  = 12.80 (1.000) with rcCorner = -1
[02/18 17:58:11     49s]  Visiting view : _default_view_
[02/18 17:58:11     49s]    : PowerDomain = none : Weighted F : unweighted  = 14.10 (1.000) with rcCorner = 0
[02/18 17:58:11     49s]    : PowerDomain = none : Weighted F : unweighted  = 12.80 (1.000) with rcCorner = -1
[02/18 17:58:11     49s] TLC MultiMap info (StdDelay):
[02/18 17:58:11     49s]   : _default_delay_corner_ + default_library_set + 1 + no RcCorner := 12.8ps
[02/18 17:58:11     49s]   : _default_delay_corner_ + default_library_set + 1 + _default_rc_corner_ := 14.1ps
[02/18 17:58:11     49s]  Setting StdDelay to: 14.1ps
[02/18 17:58:11     49s] 
[02/18 17:58:11     49s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/18 17:58:11     49s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 BUF_X4 BUF_X2 BUF_X1 BUF_X8)
[02/18 17:58:11     49s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X4 INV_X2 INV_X1 INV_X8 INV_X16 INV_X32)
[02/18 17:58:11     49s] Total number of usable delay cells from Lib Analyzer: 2 ( BUF_X16 BUF_X32)
[02/18 17:58:11     49s] 
[02/18 17:58:11     49s] {RT _default_rc_corner_ 0 4 4 {3 0} 1}
[02/18 17:58:11     49s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:49.7 mem=2174.6M
[02/18 17:58:11     49s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:49.7 mem=2174.6M
[02/18 17:58:11     49s] Creating Lib Analyzer, finished. 
[02/18 17:58:11     49s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:00:49.7 mem=2174.6M ***
[02/18 17:58:11     49s] *** BuildHoldData #1 [begin] (optDesign #3) : totSession cpu/real = 0:00:49.7/0:00:57.9 (0.9), mem = 2174.6M
[02/18 17:58:11     49s] Processing average sequential pin duty cycle 
[02/18 17:58:11     49s] Effort level <high> specified for reg2reg path_group
[02/18 17:58:11     49s] OPTC: user 20.0
[02/18 17:58:11     49s] 
[02/18 17:58:11     49s] TimeStamp Deleting Cell Server Begin ...
[02/18 17:58:11     49s] Deleting Lib Analyzer.
[02/18 17:58:11     49s] 
[02/18 17:58:11     49s] TimeStamp Deleting Cell Server End ...
[02/18 17:58:11     49s] Starting delay calculation for Hold views
[02/18 17:58:11     49s] AAE_INFO: opIsDesignInPostRouteState() is 1
[02/18 17:58:11     49s] AAE_INFO: resetNetProps viewIdx 0 
[02/18 17:58:11     49s] Starting SI iteration 1 using Infinite Timing Windows
[02/18 17:58:11     49s] #################################################################################
[02/18 17:58:11     49s] # Design Stage: PostRoute
[02/18 17:58:11     49s] # Design Name: s1494_bench
[02/18 17:58:11     49s] # Design Mode: 45nm
[02/18 17:58:11     49s] # Analysis Mode: MMMC OCV 
[02/18 17:58:11     49s] # Parasitics Mode: SPEF/RCDB 
[02/18 17:58:11     49s] # Signoff Settings: SI On 
[02/18 17:58:11     49s] #################################################################################
[02/18 17:58:11     49s] AAE_INFO: 1 threads acquired from CTE.
[02/18 17:58:11     49s] Setting infinite Tws ...
[02/18 17:58:11     49s] First Iteration Infinite Tw... 
[02/18 17:58:11     49s] Calculate late delays in OCV mode...
[02/18 17:58:11     49s] Calculate early delays in OCV mode...
[02/18 17:58:11     49s] Topological Sorting (REAL = 0:00:00.0, MEM = 2172.6M, InitMEM = 2172.6M)
[02/18 17:58:11     49s] Start delay calculation (fullDC) (1 T). (MEM=2172.6)
[02/18 17:58:11     50s] End AAE Lib Interpolated Model. (MEM=2184.21 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/18 17:58:11     50s] Total number of fetched objects 330
[02/18 17:58:11     50s] AAE_INFO-618: Total number of nets in the design is 332,  100.0 percent of the nets selected for SI analysis
[02/18 17:58:11     50s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/18 17:58:11     50s] End delay calculation. (MEM=2199.91 CPU=0:00:00.2 REAL=0:00:00.0)
[02/18 17:58:11     50s] End delay calculation (fullDC). (MEM=2199.91 CPU=0:00:00.2 REAL=0:00:00.0)
[02/18 17:58:11     50s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2199.9M) ***
[02/18 17:58:11     50s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2207.9M)
[02/18 17:58:11     50s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/18 17:58:11     50s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2207.9M)
[02/18 17:58:11     50s] 
[02/18 17:58:11     50s] Executing IPO callback for view pruning ..
[02/18 17:58:11     50s] Starting SI iteration 2
[02/18 17:58:11     50s] Calculate late delays in OCV mode...
[02/18 17:58:11     50s] Calculate early delays in OCV mode...
[02/18 17:58:11     50s] Start delay calculation (fullDC) (1 T). (MEM=2147.02)
[02/18 17:58:11     50s] End AAE Lib Interpolated Model. (MEM=2147.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/18 17:58:11     50s] Glitch Analysis: View _default_view_ -- Total Number of Nets Skipped = 70. 
[02/18 17:58:11     50s] Glitch Analysis: View _default_view_ -- Total Number of Nets Analyzed = 330. 
[02/18 17:58:11     50s] Total number of fetched objects 330
[02/18 17:58:11     50s] AAE_INFO-618: Total number of nets in the design is 332,  0.9 percent of the nets selected for SI analysis
[02/18 17:58:11     50s] End delay calculation. (MEM=2191.72 CPU=0:00:00.0 REAL=0:00:00.0)
[02/18 17:58:11     50s] End delay calculation (fullDC). (MEM=2191.72 CPU=0:00:00.0 REAL=0:00:00.0)
[02/18 17:58:11     50s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2191.7M) ***
[02/18 17:58:12     50s] *** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:00:50.5 mem=2199.7M)
[02/18 17:58:12     50s] 
[02/18 17:58:12     50s] Active hold views:
[02/18 17:58:12     50s]  _default_view_
[02/18 17:58:12     50s]   Dominating endpoints: 0
[02/18 17:58:12     50s]   Dominating TNS: -0.000
[02/18 17:58:12     50s] 
[02/18 17:58:12     50s] Done building cte hold timing graph (fixHold) cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:00:50.5 mem=2231.7M ***
[02/18 17:58:12     50s] OPTC: user 20.0
[02/18 17:58:12     50s] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:00:50.6 mem=2231.7M ***
[02/18 17:58:12     50s] Starting delay calculation for Setup views
[02/18 17:58:12     50s] AAE_INFO: opIsDesignInPostRouteState() is 1
[02/18 17:58:12     50s] AAE_INFO: resetNetProps viewIdx 0 
[02/18 17:58:12     50s] Starting SI iteration 1 using Infinite Timing Windows
[02/18 17:58:12     50s] #################################################################################
[02/18 17:58:12     50s] # Design Stage: PostRoute
[02/18 17:58:12     50s] # Design Name: s1494_bench
[02/18 17:58:12     50s] # Design Mode: 45nm
[02/18 17:58:12     50s] # Analysis Mode: MMMC OCV 
[02/18 17:58:12     50s] # Parasitics Mode: SPEF/RCDB 
[02/18 17:58:12     50s] # Signoff Settings: SI On 
[02/18 17:58:12     50s] #################################################################################
[02/18 17:58:12     50s] AAE_INFO: 1 threads acquired from CTE.
[02/18 17:58:12     50s] Setting infinite Tws ...
[02/18 17:58:12     50s] First Iteration Infinite Tw... 
[02/18 17:58:12     50s] Calculate early delays in OCV mode...
[02/18 17:58:12     50s] Calculate late delays in OCV mode...
[02/18 17:58:12     50s] Topological Sorting (REAL = 0:00:00.0, MEM = 2204.0M, InitMEM = 2204.0M)
[02/18 17:58:12     50s] Start delay calculation (fullDC) (1 T). (MEM=2203.99)
[02/18 17:58:12     50s] End AAE Lib Interpolated Model. (MEM=2215.6 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/18 17:58:12     51s] Total number of fetched objects 330
[02/18 17:58:12     51s] AAE_INFO-618: Total number of nets in the design is 332,  100.0 percent of the nets selected for SI analysis
[02/18 17:58:12     51s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/18 17:58:12     51s] End delay calculation. (MEM=2188.12 CPU=0:00:00.2 REAL=0:00:00.0)
[02/18 17:58:12     51s] End delay calculation (fullDC). (MEM=2188.12 CPU=0:00:00.2 REAL=0:00:00.0)
[02/18 17:58:12     51s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2188.1M) ***
[02/18 17:58:12     51s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2196.1M)
[02/18 17:58:12     51s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/18 17:58:12     51s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2196.1M)
[02/18 17:58:12     51s] 
[02/18 17:58:12     51s] Executing IPO callback for view pruning ..
[02/18 17:58:12     51s] Starting SI iteration 2
[02/18 17:58:12     51s] Calculate early delays in OCV mode...
[02/18 17:58:12     51s] Calculate late delays in OCV mode...
[02/18 17:58:12     51s] Start delay calculation (fullDC) (1 T). (MEM=2154.24)
[02/18 17:58:12     51s] End AAE Lib Interpolated Model. (MEM=2154.24 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/18 17:58:12     51s] Glitch Analysis: View _default_view_ -- Total Number of Nets Skipped = 70. 
[02/18 17:58:12     51s] Glitch Analysis: View _default_view_ -- Total Number of Nets Analyzed = 330. 
[02/18 17:58:12     51s] Total number of fetched objects 330
[02/18 17:58:12     51s] AAE_INFO-618: Total number of nets in the design is 332,  0.3 percent of the nets selected for SI analysis
[02/18 17:58:12     51s] End delay calculation. (MEM=2195.41 CPU=0:00:00.0 REAL=0:00:00.0)
[02/18 17:58:12     51s] End delay calculation (fullDC). (MEM=2195.41 CPU=0:00:00.0 REAL=0:00:00.0)
[02/18 17:58:12     51s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2195.4M) ***
[02/18 17:58:13     51s] *** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:00:51.4 mem=2203.4M)
[02/18 17:58:13     51s] Done building cte setup timing graph (fixHold) cpu=0:00:01.7 real=0:00:02.0 totSessionCpu=0:00:51.4 mem=2203.4M ***
[02/18 17:58:13     51s] *info: category slack lower bound [L 0.0] default
[02/18 17:58:13     51s] *info: category slack lower bound [H 0.0] reg2reg 
[02/18 17:58:13     51s] --------------------------------------------------- 
[02/18 17:58:13     51s]    Setup Violation Summary with Target Slack (0.000 ns)
[02/18 17:58:13     51s] --------------------------------------------------- 
[02/18 17:58:13     51s]          WNS    reg2regWNS
[02/18 17:58:13     51s]     0.515 ns      0.515 ns
[02/18 17:58:13     51s] --------------------------------------------------- 
[02/18 17:58:13     51s]   Timing/DRV Snapshot: (REF)
[02/18 17:58:13     51s]      Weighted WNS: 0.000
[02/18 17:58:13     51s]       All  PG WNS: 0.000
[02/18 17:58:13     51s]       High PG WNS: 0.000
[02/18 17:58:13     51s]       All  PG TNS: 0.000
[02/18 17:58:13     51s]       High PG TNS: 0.000
[02/18 17:58:13     51s]       Low  PG TNS: 0.000
[02/18 17:58:13     51s]          Tran DRV: 0 (0)
[02/18 17:58:13     51s]           Cap DRV: 0 (0)
[02/18 17:58:13     51s]        Fanout DRV: 0 (0)
[02/18 17:58:13     51s]            Glitch: 0 (0)
[02/18 17:58:13     51s]    Category Slack: { [L, 0.515] [H, 0.515] }
[02/18 17:58:13     51s] 
[02/18 17:58:13     51s] 
[02/18 17:58:13     51s] Creating Lib Analyzer ...
[02/18 17:58:13     51s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/18 17:58:13     51s] 
[02/18 17:58:13     51s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/18 17:58:13     51s] Summary for sequential cells identification: 
[02/18 17:58:13     51s]   Identified SBFF number: 16
[02/18 17:58:13     51s]   Identified MBFF number: 0
[02/18 17:58:13     51s]   Identified SB Latch number: 0
[02/18 17:58:13     51s]   Identified MB Latch number: 0
[02/18 17:58:13     51s]   Not identified SBFF number: 0
[02/18 17:58:13     51s]   Not identified MBFF number: 0
[02/18 17:58:13     51s]   Not identified SB Latch number: 0
[02/18 17:58:13     51s]   Not identified MB Latch number: 0
[02/18 17:58:13     51s]   Number of sequential cells which are not FFs: 13
[02/18 17:58:13     51s]  Visiting view : _default_view_
[02/18 17:58:13     51s]    : PowerDomain = none : Weighted F : unweighted  = 14.10 (1.000) with rcCorner = 0
[02/18 17:58:13     51s]    : PowerDomain = none : Weighted F : unweighted  = 12.80 (1.000) with rcCorner = -1
[02/18 17:58:13     51s]  Visiting view : _default_view_
[02/18 17:58:13     51s]    : PowerDomain = none : Weighted F : unweighted  = 14.10 (1.000) with rcCorner = 0
[02/18 17:58:13     51s]    : PowerDomain = none : Weighted F : unweighted  = 12.80 (1.000) with rcCorner = -1
[02/18 17:58:13     51s] TLC MultiMap info (StdDelay):
[02/18 17:58:13     51s]   : _default_delay_corner_ + default_library_set + 1 + no RcCorner := 12.8ps
[02/18 17:58:13     51s]   : _default_delay_corner_ + default_library_set + 1 + _default_rc_corner_ := 14.1ps
[02/18 17:58:13     51s]  Setting StdDelay to: 14.1ps
[02/18 17:58:13     51s] 
[02/18 17:58:13     51s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/18 17:58:13     51s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 BUF_X4 BUF_X2 BUF_X1 BUF_X8)
[02/18 17:58:13     51s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X4 INV_X2 INV_X1 INV_X8 INV_X16 INV_X32)
[02/18 17:58:13     51s] Total number of usable delay cells from Lib Analyzer: 2 ( BUF_X16 BUF_X32)
[02/18 17:58:13     51s] 
[02/18 17:58:13     51s] {RT _default_rc_corner_ 0 4 4 {3 0} 1}
[02/18 17:58:13     51s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:51.7 mem=2219.4M
[02/18 17:58:13     51s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:51.7 mem=2219.4M
[02/18 17:58:13     51s] Creating Lib Analyzer, finished. 
[02/18 17:58:13     51s] OPTC: m1 20.0 20.0
[02/18 17:58:13     51s] Setting latch borrow mode to budget during optimization.
[02/18 17:58:13     51s] 
[02/18 17:58:13     51s] TimeStamp Deleting Cell Server Begin ...
[02/18 17:58:13     51s] Deleting Lib Analyzer.
[02/18 17:58:13     51s] 
[02/18 17:58:13     51s] TimeStamp Deleting Cell Server End ...
[02/18 17:58:13     51s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/18 17:58:13     51s] 
[02/18 17:58:13     51s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/18 17:58:13     51s] Summary for sequential cells identification: 
[02/18 17:58:13     51s]   Identified SBFF number: 16
[02/18 17:58:13     51s]   Identified MBFF number: 0
[02/18 17:58:13     51s]   Identified SB Latch number: 0
[02/18 17:58:13     51s]   Identified MB Latch number: 0
[02/18 17:58:13     51s]   Not identified SBFF number: 0
[02/18 17:58:13     51s]   Not identified MBFF number: 0
[02/18 17:58:13     51s]   Not identified SB Latch number: 0
[02/18 17:58:13     51s]   Not identified MB Latch number: 0
[02/18 17:58:13     51s]   Number of sequential cells which are not FFs: 13
[02/18 17:58:13     51s]  Visiting view : _default_view_
[02/18 17:58:13     51s]    : PowerDomain = none : Weighted F : unweighted  = 14.10 (1.000) with rcCorner = 0
[02/18 17:58:13     51s]    : PowerDomain = none : Weighted F : unweighted  = 12.80 (1.000) with rcCorner = -1
[02/18 17:58:13     51s]  Visiting view : _default_view_
[02/18 17:58:13     51s]    : PowerDomain = none : Weighted F : unweighted  = 14.10 (1.000) with rcCorner = 0
[02/18 17:58:13     51s]    : PowerDomain = none : Weighted F : unweighted  = 12.80 (1.000) with rcCorner = -1
[02/18 17:58:13     51s] TLC MultiMap info (StdDelay):
[02/18 17:58:13     51s]   : _default_delay_corner_ + default_library_set + 1 + no RcCorner := 12.8ps
[02/18 17:58:13     51s]   : _default_delay_corner_ + default_library_set + 1 + _default_rc_corner_ := 14.1ps
[02/18 17:58:13     51s]  Setting StdDelay to: 14.1ps
[02/18 17:58:13     51s] 
[02/18 17:58:13     51s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/18 17:58:13     51s] 
[02/18 17:58:13     51s] TimeStamp Deleting Cell Server Begin ...
[02/18 17:58:13     51s] 
[02/18 17:58:13     51s] TimeStamp Deleting Cell Server End ...
[02/18 17:58:13     51s] 
[02/18 17:58:13     51s] Creating Lib Analyzer ...
[02/18 17:58:13     51s] 
[02/18 17:58:13     51s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/18 17:58:13     51s] Summary for sequential cells identification: 
[02/18 17:58:13     51s]   Identified SBFF number: 16
[02/18 17:58:13     51s]   Identified MBFF number: 0
[02/18 17:58:13     51s]   Identified SB Latch number: 0
[02/18 17:58:13     51s]   Identified MB Latch number: 0
[02/18 17:58:13     51s]   Not identified SBFF number: 0
[02/18 17:58:13     51s]   Not identified MBFF number: 0
[02/18 17:58:13     51s]   Not identified SB Latch number: 0
[02/18 17:58:13     51s]   Not identified MB Latch number: 0
[02/18 17:58:13     51s]   Number of sequential cells which are not FFs: 13
[02/18 17:58:13     51s]  Visiting view : _default_view_
[02/18 17:58:13     51s]    : PowerDomain = none : Weighted F : unweighted  = 14.10 (1.000) with rcCorner = 0
[02/18 17:58:13     51s]    : PowerDomain = none : Weighted F : unweighted  = 12.80 (1.000) with rcCorner = -1
[02/18 17:58:13     51s]  Visiting view : _default_view_
[02/18 17:58:13     51s]    : PowerDomain = none : Weighted F : unweighted  = 14.10 (1.000) with rcCorner = 0
[02/18 17:58:13     51s]    : PowerDomain = none : Weighted F : unweighted  = 12.80 (1.000) with rcCorner = -1
[02/18 17:58:13     51s] TLC MultiMap info (StdDelay):
[02/18 17:58:13     51s]   : _default_delay_corner_ + default_library_set + 1 + no RcCorner := 12.8ps
[02/18 17:58:13     51s]   : _default_delay_corner_ + default_library_set + 1 + _default_rc_corner_ := 14.1ps
[02/18 17:58:13     51s]  Setting StdDelay to: 14.1ps
[02/18 17:58:13     51s] 
[02/18 17:58:13     51s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/18 17:58:13     51s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 BUF_X4 BUF_X2 BUF_X1 BUF_X8)
[02/18 17:58:13     51s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X4 INV_X2 INV_X1 INV_X8 INV_X16 INV_X32)
[02/18 17:58:13     51s] Total number of usable delay cells from Lib Analyzer: 2 ( BUF_X16 BUF_X32)
[02/18 17:58:13     51s] 
[02/18 17:58:13     51s] {RT _default_rc_corner_ 0 4 4 {3 0} 1}
[02/18 17:58:13     51s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:52.0 mem=2219.4M
[02/18 17:58:13     51s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:52.0 mem=2219.4M
[02/18 17:58:13     51s] Creating Lib Analyzer, finished. 
[02/18 17:58:13     51s] 
[02/18 17:58:13     51s] *Info: minBufDelay = 30.3 ps, libStdDelay = 14.1 ps, minBufSize = 3192000 (3.0)
[02/18 17:58:13     51s] *Info: worst delay setup view: _default_view_
[02/18 17:58:13     51s] Footprint list for hold buffering (delay unit: ps)
[02/18 17:58:13     51s] =================================================================
[02/18 17:58:13     51s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[02/18 17:58:13     51s] ------------------------------------------------------------------
[02/18 17:58:13     51s] *Info:       30.9       1.00     24.97    3.0  21.53 BUF_X4 (A,Z)
[02/18 17:58:13     51s] *Info:       30.3       1.00     30.43    3.0  28.69 CLKBUF_X3 (A,Z)
[02/18 17:58:13     51s] *Info:       31.7       1.00     44.47    3.0  43.25 CLKBUF_X2 (A,Z)
[02/18 17:58:13     51s] *Info:       31.9       1.00     44.47    3.0  43.25 BUF_X2 (A,Z)
[02/18 17:58:13     51s] *Info:       40.5       1.00     89.72    3.0  89.12 BUF_X1 (A,Z)
[02/18 17:58:13     51s] *Info:       40.8       1.00     89.72    3.0  89.16 CLKBUF_X1 (A,Z)
[02/18 17:58:13     51s] *Info:       38.9       1.00     15.60    4.0  11.03 BUF_X8 (A,Z)
[02/18 17:58:13     51s] *Info:       58.2       1.00     10.14    6.0   5.77 BUF_X16 (A,Z)
[02/18 17:58:13     51s] *Info:       97.8       1.00      6.24    9.0   3.12 BUF_X32 (A,Z)
[02/18 17:58:13     51s] =================================================================
[02/18 17:58:13     51s] Hold Timer stdDelay = 14.1ps
[02/18 17:58:13     51s]  Visiting view : _default_view_
[02/18 17:58:13     51s]    : PowerDomain = none : Weighted F : unweighted  = 14.10 (1.000) with rcCorner = 0
[02/18 17:58:13     51s]    : PowerDomain = none : Weighted F : unweighted  = 12.80 (1.000) with rcCorner = -1
[02/18 17:58:13     51s] Hold Timer stdDelay = 14.1ps (_default_view_)
[02/18 17:58:13     51s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2219.4M, EPOCH TIME: 1771466293.567681
[02/18 17:58:13     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:13     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:13     51s] 
[02/18 17:58:13     51s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/18 17:58:13     51s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/18 17:58:13     51s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.003, MEM:2219.4M, EPOCH TIME: 1771466293.571035
[02/18 17:58:13     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:13     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:13     51s] 
------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 _default_view_
Hold views included:
 _default_view_

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.515  |  0.515  |  0.709  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   31    |    6    |   31    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.017  |  0.206  |  0.017  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   31    |    6    |   31    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2238.5M, EPOCH TIME: 1771466293.586195
[02/18 17:58:13     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:13     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:13     51s] 
[02/18 17:58:13     51s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/18 17:58:13     51s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/18 17:58:13     51s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.003, MEM:2238.5M, EPOCH TIME: 1771466293.589344
[02/18 17:58:13     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:13     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:13     51s] Density: 98.172%
------------------------------------------------------------------

[02/18 17:58:13     51s] **optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1898.0M, totSessionCpu=0:00:52 **
[02/18 17:58:13     51s] *** BuildHoldData #1 [finish] (optDesign #3) : cpu/real = 0:00:02.3/0:00:02.3 (1.0), totSession cpu/real = 0:00:52.0/0:01:00.1 (0.9), mem = 2187.5M
[02/18 17:58:13     51s] 
[02/18 17:58:13     51s] =============================================================================================
[02/18 17:58:13     51s]  Step TAT Report : BuildHoldData #1 / optDesign #3                              21.39-s058_1
[02/18 17:58:13     51s] =============================================================================================
[02/18 17:58:13     51s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/18 17:58:13     51s] ---------------------------------------------------------------------------------------------
[02/18 17:58:13     51s] [ ViewPruning            ]      6   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.2
[02/18 17:58:13     51s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.2
[02/18 17:58:13     51s] [ DrvReport              ]      2   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.8
[02/18 17:58:13     51s] [ SlackTraversorInit     ]      3   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.7
[02/18 17:58:13     51s] [ CellServerInit         ]      3   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.8
[02/18 17:58:13     51s] [ LibAnalyzerInit        ]      2   0:00:00.4  (  18.4 % )     0:00:00.4 /  0:00:00.4    1.0
[02/18 17:58:13     51s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/18 17:58:13     51s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/18 17:58:13     51s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/18 17:58:13     51s] [ HoldTimerNodeList      ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[02/18 17:58:13     51s] [ TimingUpdate           ]      7   0:00:01.0  (  42.5 % )     0:00:01.5 /  0:00:01.4    1.0
[02/18 17:58:13     51s] [ FullDelayCalc          ]      4   0:00:00.5  (  20.8 % )     0:00:00.5 /  0:00:00.4    0.9
[02/18 17:58:13     51s] [ TimingReport           ]      2   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    1.0
[02/18 17:58:13     51s] [ MISC                   ]          0:00:00.3  (  13.4 % )     0:00:00.3 /  0:00:00.3    1.0
[02/18 17:58:13     51s] ---------------------------------------------------------------------------------------------
[02/18 17:58:13     51s]  BuildHoldData #1 TOTAL             0:00:02.3  ( 100.0 % )     0:00:02.3 /  0:00:02.3    1.0
[02/18 17:58:13     51s] ---------------------------------------------------------------------------------------------
[02/18 17:58:13     51s] 
[02/18 17:58:13     51s] *** HoldOpt #1 [begin] (optDesign #3) : totSession cpu/real = 0:00:52.0/0:01:00.1 (0.9), mem = 2187.5M
[02/18 17:58:13     51s] Processing average sequential pin duty cycle 
[02/18 17:58:13     51s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1716878.10
[02/18 17:58:13     51s] #optDebug: Start CG creation (mem=2187.5M)
[02/18 17:58:13     51s]  ...initializing CG  maxDriveDist 304.759500 stdCellHgt 1.400000 defLenToSkip 9.800000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 30.475500 
[02/18 17:58:13     52s] (cpu=0:00:00.1, mem=2264.1M)
[02/18 17:58:13     52s]  ...processing cgPrt (cpu=0:00:00.1, mem=2264.1M)
[02/18 17:58:13     52s]  ...processing cgEgp (cpu=0:00:00.1, mem=2264.1M)
[02/18 17:58:13     52s]  ...processing cgPbk (cpu=0:00:00.1, mem=2264.1M)
[02/18 17:58:13     52s]  ...processing cgNrb(cpu=0:00:00.1, mem=2264.1M)
[02/18 17:58:13     52s]  ...processing cgObs (cpu=0:00:00.1, mem=2264.1M)
[02/18 17:58:13     52s]  ...processing cgCon (cpu=0:00:00.1, mem=2264.1M)
[02/18 17:58:13     52s]  ...processing cgPdm (cpu=0:00:00.1, mem=2264.1M)
[02/18 17:58:13     52s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2264.1M)
[02/18 17:58:13     52s] HoldSingleBuffer minRootGain=0.000
[02/18 17:58:13     52s] HoldSingleBuffer minRootGain=0.000
[02/18 17:58:13     52s] HoldSingleBuffer minRootGain=0.000
[02/18 17:58:13     52s] HoldSingleBuffer minRootGain=0.000
[02/18 17:58:13     52s] *info: Run optDesign holdfix with 1 thread.
[02/18 17:58:13     52s] Info: 1 net with fixed/cover wires excluded.
[02/18 17:58:13     52s] Info: 1 clock net  excluded from IPO operation.
[02/18 17:58:13     52s] --------------------------------------------------- 
[02/18 17:58:13     52s]    Hold Timing Summary  - Initial 
[02/18 17:58:13     52s] --------------------------------------------------- 
[02/18 17:58:13     52s]  Target slack:       0.0000 ns
[02/18 17:58:13     52s]  View: _default_view_ 
[02/18 17:58:13     52s]    WNS:       0.0166
[02/18 17:58:13     52s]    TNS:       0.0000
[02/18 17:58:13     52s]    VP :            0
[02/18 17:58:13     52s]    Worst hold path end point: v13_D_15 
[02/18 17:58:13     52s] --------------------------------------------------- 
[02/18 17:58:13     52s] *** Hold timing is met. Hold fixing is not needed 
[02/18 17:58:13     52s] **INFO: total 0 insts, 0 nets marked don't touch
[02/18 17:58:13     52s] **INFO: total 0 insts, 0 nets marked don't touch DB property
[02/18 17:58:13     52s] **INFO: total 0 insts, 0 nets unmarked don't touch
[02/18 17:58:13     52s] 
[02/18 17:58:13     52s] 
[02/18 17:58:13     52s] Capturing REF for hold ...
[02/18 17:58:13     52s]    Hold Timing Snapshot: (REF)
[02/18 17:58:13     52s]              All PG WNS: 0.000
[02/18 17:58:13     52s]              All PG TNS: 0.000
[02/18 17:58:13     52s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1716878.10
[02/18 17:58:13     52s] *** HoldOpt #1 [finish] (optDesign #3) : cpu/real = 0:00:00.1/0:00:00.1 (0.8), totSession cpu/real = 0:00:52.0/0:01:00.2 (0.9), mem = 2283.1M
[02/18 17:58:13     52s] 
[02/18 17:58:13     52s] =============================================================================================
[02/18 17:58:13     52s]  Step TAT Report : HoldOpt #1 / optDesign #3                                    21.39-s058_1
[02/18 17:58:13     52s] =============================================================================================
[02/18 17:58:13     52s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/18 17:58:13     52s] ---------------------------------------------------------------------------------------------
[02/18 17:58:13     52s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[02/18 17:58:13     52s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (  90.5 % )     0:00:00.1 /  0:00:00.1    0.9
[02/18 17:58:13     52s] [ MISC                   ]          0:00:00.0  (   8.7 % )     0:00:00.0 /  0:00:00.0    0.0
[02/18 17:58:13     52s] ---------------------------------------------------------------------------------------------
[02/18 17:58:13     52s]  HoldOpt #1 TOTAL                   0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    0.8
[02/18 17:58:13     52s] ---------------------------------------------------------------------------------------------
[02/18 17:58:13     52s] 
[02/18 17:58:13     52s] Running postRoute recovery in preEcoRoute mode
[02/18 17:58:13     52s] **optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1935.5M, totSessionCpu=0:00:52 **
[02/18 17:58:13     52s]   DRV Snapshot: (TGT)
[02/18 17:58:13     52s]          Tran DRV: 0 (0)
[02/18 17:58:13     52s]           Cap DRV: 0 (0)
[02/18 17:58:13     52s]        Fanout DRV: 0 (0)
[02/18 17:58:13     52s]            Glitch: 0 (0)
[02/18 17:58:13     52s] Checking DRV degradation...
[02/18 17:58:13     52s] 
[02/18 17:58:13     52s] Recovery Manager:
[02/18 17:58:13     52s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[02/18 17:58:13     52s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[02/18 17:58:13     52s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[02/18 17:58:13     52s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[02/18 17:58:13     52s] 
[02/18 17:58:13     52s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[02/18 17:58:13     52s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=2225.29M, totSessionCpu=0:00:52).
[02/18 17:58:13     52s] **optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1935.6M, totSessionCpu=0:00:52 **
[02/18 17:58:13     52s] 
[02/18 17:58:13     52s]   DRV Snapshot: (REF)
[02/18 17:58:13     52s]          Tran DRV: 0 (0)
[02/18 17:58:13     52s]           Cap DRV: 0 (0)
[02/18 17:58:13     52s]        Fanout DRV: 0 (0)
[02/18 17:58:13     52s]            Glitch: 0 (0)
[02/18 17:58:13     52s] Running refinePlace -preserveRouting true -hardFence false
[02/18 17:58:13     52s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2263.4M, EPOCH TIME: 1771466293.683633
[02/18 17:58:13     52s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2263.4M, EPOCH TIME: 1771466293.683699
[02/18 17:58:13     52s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2263.4M, EPOCH TIME: 1771466293.683767
[02/18 17:58:13     52s] Processing tracks to init pin-track alignment.
[02/18 17:58:13     52s] z: 2, totalTracks: 1
[02/18 17:58:13     52s] z: 4, totalTracks: 1
[02/18 17:58:13     52s] z: 6, totalTracks: 1
[02/18 17:58:13     52s] z: 8, totalTracks: 1
[02/18 17:58:13     52s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[02/18 17:58:13     52s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2263.4M, EPOCH TIME: 1771466293.685273
[02/18 17:58:13     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:13     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:13     52s] 
[02/18 17:58:13     52s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/18 17:58:13     52s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/18 17:58:13     52s] 
[02/18 17:58:13     52s]  Skipping Bad Lib Cell Checking (CMU) !
[02/18 17:58:13     52s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.003, REAL:0.003, MEM:2263.4M, EPOCH TIME: 1771466293.688280
[02/18 17:58:13     52s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2263.4M, EPOCH TIME: 1771466293.688580
[02/18 17:58:13     52s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.001, MEM:2263.4M, EPOCH TIME: 1771466293.689105
[02/18 17:58:13     52s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2263.4MB).
[02/18 17:58:13     52s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.005, REAL:0.006, MEM:2263.4M, EPOCH TIME: 1771466293.689491
[02/18 17:58:13     52s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.005, REAL:0.006, MEM:2263.4M, EPOCH TIME: 1771466293.689548
[02/18 17:58:13     52s] TDRefine: refinePlace mode is spiral
[02/18 17:58:13     52s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1716878.10
[02/18 17:58:13     52s] OPERPROF:   Starting RefinePlace at level 2, MEM:2263.4M, EPOCH TIME: 1771466293.689909
[02/18 17:58:13     52s] *** Starting refinePlace (0:00:52.1 mem=2263.4M) ***
[02/18 17:58:13     52s] Total net bbox length = 2.513e+03 (1.295e+03 1.218e+03) (ext = 2.260e+02)
[02/18 17:58:13     52s] 
[02/18 17:58:13     52s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/18 17:58:13     52s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/18 17:58:13     52s] (I)      Default pattern map key = s1494_bench_default.
[02/18 17:58:13     52s] (I)      Default pattern map key = s1494_bench_default.
[02/18 17:58:13     52s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2263.4M, EPOCH TIME: 1771466293.691833
[02/18 17:58:13     52s] Starting refinePlace ...
[02/18 17:58:13     52s] (I)      Default pattern map key = s1494_bench_default.
[02/18 17:58:13     52s] One DDP V2 for no tweak run.
[02/18 17:58:13     52s] (I)      Default pattern map key = s1494_bench_default.
[02/18 17:58:13     52s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2263.4M, EPOCH TIME: 1771466293.693810
[02/18 17:58:13     52s] DDP initSite1 nrRow 13 nrJob 13
[02/18 17:58:13     52s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2263.4M, EPOCH TIME: 1771466293.693876
[02/18 17:58:13     52s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2263.4M, EPOCH TIME: 1771466293.693923
[02/18 17:58:13     52s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2263.4M, EPOCH TIME: 1771466293.694274
[02/18 17:58:13     52s] DDP markSite nrRow 13 nrJob 13
[02/18 17:58:13     52s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:2263.4M, EPOCH TIME: 1771466293.694683
[02/18 17:58:13     52s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.001, MEM:2263.4M, EPOCH TIME: 1771466293.694971
[02/18 17:58:13     52s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:2263.4M, EPOCH TIME: 1771466293.695529
[02/18 17:58:13     52s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:2263.4M, EPOCH TIME: 1771466293.695599
[02/18 17:58:13     52s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.000, REAL:0.000, MEM:2263.4M, EPOCH TIME: 1771466293.695712
[02/18 17:58:13     52s] ** Cut row section cpu time 0:00:00.0.
[02/18 17:58:13     52s]  ** Cut row section real time 0:00:00.0.
[02/18 17:58:13     52s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.000, REAL:0.000, MEM:2263.4M, EPOCH TIME: 1771466293.695864
[02/18 17:58:13     52s]   Spread Effort: high, post-route mode, useDDP on.
[02/18 17:58:13     52s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2263.4MB) @(0:00:52.1 - 0:00:52.1).
[02/18 17:58:13     52s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/18 17:58:13     52s] wireLenOptFixPriorityInst 6 inst fixed
[02/18 17:58:13     52s] 
[02/18 17:58:13     52s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[02/18 17:58:13     52s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df625c0): Rebuild thread pool 0x7f72249664b0.
[02/18 17:58:13     52s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df625c0): 0 out of 1 thread pools are available.
[02/18 17:58:13     52s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[02/18 17:58:13     52s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[02/18 17:58:13     52s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/18 17:58:13     52s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2247.4MB) @(0:00:52.1 - 0:00:52.1).
[02/18 17:58:13     52s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/18 17:58:13     52s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2247.4MB
[02/18 17:58:13     52s] Statistics of distance of Instance movement in refine placement:
[02/18 17:58:13     52s]   maximum (X+Y) =         0.00 um
[02/18 17:58:13     52s]   mean    (X+Y) =         0.00 um
[02/18 17:58:13     52s] Summary Report:
[02/18 17:58:13     52s] Instances move: 0 (out of 314 movable)
[02/18 17:58:13     52s] Instances flipped: 0
[02/18 17:58:13     52s] Mean displacement: 0.00 um
[02/18 17:58:13     52s] Max displacement: 0.00 um 
[02/18 17:58:13     52s] Total instances moved : 0
[02/18 17:58:13     52s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.018, REAL:0.019, MEM:2247.4M, EPOCH TIME: 1771466293.711218
[02/18 17:58:13     52s] Total net bbox length = 2.513e+03 (1.295e+03 1.218e+03) (ext = 2.260e+02)
[02/18 17:58:13     52s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2247.4MB
[02/18 17:58:13     52s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2247.4MB) @(0:00:52.1 - 0:00:52.1).
[02/18 17:58:13     52s] *** Finished refinePlace (0:00:52.1 mem=2247.4M) ***
[02/18 17:58:13     52s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1716878.10
[02/18 17:58:13     52s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.020, REAL:0.022, MEM:2247.4M, EPOCH TIME: 1771466293.712365
[02/18 17:58:13     52s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2247.4M, EPOCH TIME: 1771466293.712406
[02/18 17:58:13     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:314).
[02/18 17:58:13     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:13     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:13     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:13     52s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.001, REAL:0.002, MEM:2209.4M, EPOCH TIME: 1771466293.713908
[02/18 17:58:13     52s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.026, REAL:0.030, MEM:2209.4M, EPOCH TIME: 1771466293.713978
[02/18 17:58:13     52s] Latch borrow mode reset to max_borrow
[02/18 17:58:13     52s] **INFO: flowCheckPoint #10 FinalSummary
[02/18 17:58:13     52s] OPTC: user 20.0
[02/18 17:58:13     52s] Reported timing to dir ./timingReports
[02/18 17:58:13     52s] **optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1935.1M, totSessionCpu=0:00:52 **
[02/18 17:58:13     52s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2201.4M, EPOCH TIME: 1771466293.814720
[02/18 17:58:13     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:13     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:13     52s] 
[02/18 17:58:13     52s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/18 17:58:13     52s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/18 17:58:13     52s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.003, MEM:2201.4M, EPOCH TIME: 1771466293.817699
[02/18 17:58:13     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:13     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:13     52s] Saving timing graph ...
[02/18 17:58:13     52s] TG backup dir: /u/ee/ugrad/palatics/ee201a/lab4/innovus_temp_1716878_eeapps03.labidm.seas.ucla.edu_palatics_8RrrHG/opt_timing_graph_P1HmBI
[02/18 17:58:13     52s] Disk Usage:
[02/18 17:58:13     52s] Filesystem                              1K-blocks      Used Available Use% Mounted on
[02/18 17:58:13     52s] barlock.seas.ucla.edu:/vol/vol6/home.19 419430400 212716416 206713984  51% /w/home.19
[02/18 17:58:14     52s] Done save timing graph
[02/18 17:58:14     52s] Disk Usage:
[02/18 17:58:14     52s] Filesystem                              1K-blocks      Used Available Use% Mounted on
[02/18 17:58:14     52s] barlock.seas.ucla.edu:/vol/vol6/home.19 419430400 212718848 206711552  51% /w/home.19
[02/18 17:58:14     52s] 
[02/18 17:58:14     52s] TimeStamp Deleting Cell Server Begin ...
[02/18 17:58:14     52s] 
[02/18 17:58:14     52s] TimeStamp Deleting Cell Server End ...
[02/18 17:58:14     52s] Starting delay calculation for Hold views
[02/18 17:58:14     52s] AAE_INFO: opIsDesignInPostRouteState() is 1
[02/18 17:58:14     52s] AAE_INFO: resetNetProps viewIdx 0 
[02/18 17:58:14     52s] Starting SI iteration 1 using Infinite Timing Windows
[02/18 17:58:14     52s] #################################################################################
[02/18 17:58:14     52s] # Design Stage: PostRoute
[02/18 17:58:14     52s] # Design Name: s1494_bench
[02/18 17:58:14     52s] # Design Mode: 45nm
[02/18 17:58:14     52s] # Analysis Mode: MMMC OCV 
[02/18 17:58:14     52s] # Parasitics Mode: SPEF/RCDB 
[02/18 17:58:14     52s] # Signoff Settings: SI On 
[02/18 17:58:14     52s] #################################################################################
[02/18 17:58:14     52s] AAE_INFO: 1 threads acquired from CTE.
[02/18 17:58:14     52s] Setting infinite Tws ...
[02/18 17:58:14     52s] First Iteration Infinite Tw... 
[02/18 17:58:14     52s] Calculate late delays in OCV mode...
[02/18 17:58:14     52s] Calculate early delays in OCV mode...
[02/18 17:58:14     52s] Topological Sorting (REAL = 0:00:00.0, MEM = 2212.2M, InitMEM = 2212.2M)
[02/18 17:58:14     52s] Start delay calculation (fullDC) (1 T). (MEM=2212.24)
[02/18 17:58:14     52s] End AAE Lib Interpolated Model. (MEM=2223.85 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/18 17:58:14     52s] Total number of fetched objects 330
[02/18 17:58:14     52s] AAE_INFO-618: Total number of nets in the design is 332,  100.0 percent of the nets selected for SI analysis
[02/18 17:58:14     52s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/18 17:58:14     52s] End delay calculation. (MEM=2242.93 CPU=0:00:00.2 REAL=0:00:00.0)
[02/18 17:58:14     52s] End delay calculation (fullDC). (MEM=2242.93 CPU=0:00:00.2 REAL=0:00:00.0)
[02/18 17:58:14     52s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2242.9M) ***
[02/18 17:58:14     52s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2250.9M)
[02/18 17:58:14     52s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/18 17:58:14     52s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2250.9M)
[02/18 17:58:14     52s] Starting SI iteration 2
[02/18 17:58:14     53s] Calculate late delays in OCV mode...
[02/18 17:58:14     53s] Calculate early delays in OCV mode...
[02/18 17:58:14     53s] Start delay calculation (fullDC) (1 T). (MEM=2198.05)
[02/18 17:58:14     53s] End AAE Lib Interpolated Model. (MEM=2198.05 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/18 17:58:14     53s] Glitch Analysis: View _default_view_ -- Total Number of Nets Skipped = 70. 
[02/18 17:58:14     53s] Glitch Analysis: View _default_view_ -- Total Number of Nets Analyzed = 330. 
[02/18 17:58:14     53s] Total number of fetched objects 330
[02/18 17:58:14     53s] AAE_INFO-618: Total number of nets in the design is 332,  0.9 percent of the nets selected for SI analysis
[02/18 17:58:14     53s] End delay calculation. (MEM=2243.75 CPU=0:00:00.0 REAL=0:00:00.0)
[02/18 17:58:14     53s] End delay calculation (fullDC). (MEM=2243.75 CPU=0:00:00.0 REAL=0:00:00.0)
[02/18 17:58:14     53s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2243.8M) ***
[02/18 17:58:14     53s] *** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:00.0 totSessionCpu=0:00:53.2 mem=2251.8M)
[02/18 17:58:15     53s] Restoring timing graph ...
[02/18 17:58:15     53s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[02/18 17:58:15     53s] Done restore timing graph
[02/18 17:58:16     53s] 
------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 _default_view_ 
Hold views included:
 _default_view_

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.515  |  0.515  |  0.709  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   31    |    6    |   31    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.017  |  0.206  |  0.017  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   31    |    6    |   31    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[02/18 17:58:16     53s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2257.0M, EPOCH TIME: 1771466296.592223
[02/18 17:58:16     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:16     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:16     53s] 
[02/18 17:58:16     53s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/18 17:58:16     53s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/18 17:58:16     53s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.003, MEM:2257.0M, EPOCH TIME: 1771466296.595441
[02/18 17:58:16     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:16     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:16     53s] Density: 98.172%
------------------------------------------------------------------

[02/18 17:58:16     53s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2257.0M, EPOCH TIME: 1771466296.597398
[02/18 17:58:16     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:16     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:16     53s] 
[02/18 17:58:16     53s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/18 17:58:16     53s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/18 17:58:16     53s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.003, MEM:2257.0M, EPOCH TIME: 1771466296.600728
[02/18 17:58:16     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:16     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:16     53s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2257.0M, EPOCH TIME: 1771466296.602203
[02/18 17:58:16     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:16     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:16     53s] 
[02/18 17:58:16     53s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/18 17:58:16     53s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/18 17:58:16     53s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.003, REAL:0.003, MEM:2257.0M, EPOCH TIME: 1771466296.605132
[02/18 17:58:16     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:16     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:16     53s] *** Final Summary (holdfix) CPU=0:00:01.7, REAL=0:00:03.0, MEM=2257.0M
[02/18 17:58:16     53s] **optDesign ... cpu = 0:00:05, real = 0:00:06, mem = 1965.7M, totSessionCpu=0:00:54 **
[02/18 17:58:16     53s]  ReSet Options after AAE Based Opt flow 
[02/18 17:58:16     53s] *** Finished optDesign ***
[02/18 17:58:16     53s] *** Changing analysis mode to hold ***
[02/18 17:58:16     53s] 
[02/18 17:58:16     53s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:05.3 real=0:00:06.7)
[02/18 17:58:16     53s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:58:16     53s] 	OPT_RUNTIME:         Extraction (count =  1): (cpu=0:00:00.3 real=0:00:00.6)
[02/18 17:58:16     53s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:58:16     53s] 	OPT_RUNTIME:            holdOpt (count =  1): (cpu=0:00:02.7 real=0:00:02.7)
[02/18 17:58:16     53s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[02/18 17:58:16     53s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2231.2M)
[02/18 17:58:16     53s] Info: Destroy the CCOpt slew target map.
[02/18 17:58:16     53s] clean pInstBBox. size 0
[02/18 17:58:16     53s] All LLGs are deleted
[02/18 17:58:16     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:16     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:16     53s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2231.2M, EPOCH TIME: 1771466296.739292
[02/18 17:58:16     53s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:2231.2M, EPOCH TIME: 1771466296.739802
[02/18 17:58:16     53s] Info: pop threads available for lower-level modules during optimization.
[02/18 17:58:16     53s] *** optDesign #3 [finish] : cpu/real = 0:00:05.2/0:00:06.7 (0.8), totSession cpu/real = 0:00:54.0/0:01:03.3 (0.9), mem = 2231.2M
[02/18 17:58:16     53s] 
[02/18 17:58:16     53s] =============================================================================================
[02/18 17:58:16     53s]  Final TAT Report : optDesign #3                                                21.39-s058_1
[02/18 17:58:16     53s] =============================================================================================
[02/18 17:58:16     53s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/18 17:58:16     53s] ---------------------------------------------------------------------------------------------
[02/18 17:58:16     53s] [ InitOpt                ]      1   0:00:00.3  (   5.2 % )     0:00:00.4 /  0:00:00.3    0.9
[02/18 17:58:16     53s] [ HoldOpt                ]      1   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    0.8
[02/18 17:58:16     53s] [ ViewPruning            ]     10   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.2
[02/18 17:58:16     53s] [ BuildHoldData          ]      1   0:00:00.8  (  11.4 % )     0:00:02.3 /  0:00:02.3    1.0
[02/18 17:58:16     53s] [ OptSummaryReport       ]      2   0:00:00.8  (  12.3 % )     0:00:02.8 /  0:00:01.7    0.6
[02/18 17:58:16     53s] [ DrvReport              ]      5   0:00:01.1  (  16.3 % )     0:00:01.1 /  0:00:00.0    0.0
[02/18 17:58:16     53s] [ CellServerInit         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/18 17:58:16     53s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   3.2 % )     0:00:00.2 /  0:00:00.2    1.0
[02/18 17:58:16     53s] [ CheckPlace             ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.6
[02/18 17:58:16     53s] [ RefinePlace            ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.7
[02/18 17:58:16     53s] [ ExtractRC              ]      1   0:00:00.6  (   9.1 % )     0:00:00.6 /  0:00:00.3    0.6
[02/18 17:58:16     53s] [ TimingUpdate           ]     11   0:00:01.5  (  21.7 % )     0:00:02.2 /  0:00:02.1    1.0
[02/18 17:58:16     53s] [ FullDelayCalc          ]      7   0:00:00.7  (  10.8 % )     0:00:00.7 /  0:00:00.7    0.9
[02/18 17:58:16     53s] [ TimingReport           ]      4   0:00:00.2  (   2.4 % )     0:00:00.2 /  0:00:00.2    1.0
[02/18 17:58:16     53s] [ GenerateReports        ]      2   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    1.0
[02/18 17:58:16     53s] [ MISC                   ]          0:00:00.3  (   3.9 % )     0:00:00.3 /  0:00:00.2    0.9
[02/18 17:58:16     53s] ---------------------------------------------------------------------------------------------
[02/18 17:58:16     53s]  optDesign #3 TOTAL                 0:00:06.7  ( 100.0 % )     0:00:06.7 /  0:00:05.2    0.8
[02/18 17:58:16     53s] ---------------------------------------------------------------------------------------------
[02/18 17:58:16     53s] 
[02/18 17:58:16     54s] <CMD> setAnalysisMode -checkType setup -asyncChecks async -skew true
[02/18 17:58:16     54s] <CMD> buildTimingGraph
[02/18 17:58:16     54s] <CMD> report_timing -nworst 10 -net > $setup_rpt
[02/18 17:58:16     54s] AAE_INFO: opIsDesignInPostRouteState() is 1
[02/18 17:58:16     54s] AAE_INFO: resetNetProps viewIdx 0 
[02/18 17:58:16     54s] Starting SI iteration 1 using Infinite Timing Windows
[02/18 17:58:16     54s] #################################################################################
[02/18 17:58:16     54s] # Design Stage: PostRoute
[02/18 17:58:16     54s] # Design Name: s1494_bench
[02/18 17:58:16     54s] # Design Mode: 45nm
[02/18 17:58:16     54s] # Analysis Mode: MMMC OCV 
[02/18 17:58:16     54s] # Parasitics Mode: SPEF/RCDB 
[02/18 17:58:16     54s] # Signoff Settings: SI On 
[02/18 17:58:16     54s] #################################################################################
[02/18 17:58:16     54s] AAE_INFO: 1 threads acquired from CTE.
[02/18 17:58:16     54s] Setting infinite Tws ...
[02/18 17:58:16     54s] First Iteration Infinite Tw... 
[02/18 17:58:16     54s] Calculate early delays in OCV mode...
[02/18 17:58:16     54s] Calculate late delays in OCV mode...
[02/18 17:58:16     54s] Topological Sorting (REAL = 0:00:00.0, MEM = 2229.2M, InitMEM = 2229.2M)
[02/18 17:58:16     54s] Start delay calculation (fullDC) (1 T). (MEM=2229.25)
[02/18 17:58:16     54s] End AAE Lib Interpolated Model. (MEM=2240.86 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/18 17:58:17     54s] Total number of fetched objects 330
[02/18 17:58:17     54s] AAE_INFO-618: Total number of nets in the design is 332,  100.0 percent of the nets selected for SI analysis
[02/18 17:58:17     54s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/18 17:58:17     54s] End delay calculation. (MEM=2263.02 CPU=0:00:00.2 REAL=0:00:01.0)
[02/18 17:58:17     54s] End delay calculation (fullDC). (MEM=2263.02 CPU=0:00:00.2 REAL=0:00:01.0)
[02/18 17:58:17     54s] *** CDM Built up (cpu=0:00:00.2  real=0:00:01.0  mem= 2263.0M) ***
[02/18 17:58:17     54s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2271.0M)
[02/18 17:58:17     54s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/18 17:58:17     54s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2271.0M)
[02/18 17:58:17     54s] Starting SI iteration 2
[02/18 17:58:17     54s] Calculate early delays in OCV mode...
[02/18 17:58:17     54s] Calculate late delays in OCV mode...
[02/18 17:58:17     54s] Start delay calculation (fullDC) (1 T). (MEM=2162.13)
[02/18 17:58:17     54s] End AAE Lib Interpolated Model. (MEM=2162.13 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/18 17:58:17     54s] Glitch Analysis: View _default_view_ -- Total Number of Nets Skipped = 70. 
[02/18 17:58:17     54s] Glitch Analysis: View _default_view_ -- Total Number of Nets Analyzed = 330. 
[02/18 17:58:17     54s] Total number of fetched objects 330
[02/18 17:58:17     54s] AAE_INFO-618: Total number of nets in the design is 332,  0.3 percent of the nets selected for SI analysis
[02/18 17:58:17     54s] End delay calculation. (MEM=2201.3 CPU=0:00:00.0 REAL=0:00:00.0)
[02/18 17:58:17     54s] End delay calculation (fullDC). (MEM=2201.3 CPU=0:00:00.0 REAL=0:00:00.0)
[02/18 17:58:17     54s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2201.3M) ***
[02/18 17:58:17     54s] <CMD> setAnalysisMode -checkType hold -asyncChecks async -skew true
[02/18 17:58:17     54s] <CMD> buildTimingGraph
[02/18 17:58:17     54s] <CMD> report_timing -nworst 10 -net > $hold_rpt
[02/18 17:58:17     54s] AAE_INFO: opIsDesignInPostRouteState() is 1
[02/18 17:58:17     54s] AAE_INFO: resetNetProps viewIdx 0 
[02/18 17:58:17     54s] Starting SI iteration 1 using Infinite Timing Windows
[02/18 17:58:17     54s] #################################################################################
[02/18 17:58:17     54s] # Design Stage: PostRoute
[02/18 17:58:17     54s] # Design Name: s1494_bench
[02/18 17:58:17     54s] # Design Mode: 45nm
[02/18 17:58:17     54s] # Analysis Mode: MMMC OCV 
[02/18 17:58:17     54s] # Parasitics Mode: SPEF/RCDB 
[02/18 17:58:17     54s] # Signoff Settings: SI On 
[02/18 17:58:17     54s] #################################################################################
[02/18 17:58:17     54s] AAE_INFO: 1 threads acquired from CTE.
[02/18 17:58:17     54s] Setting infinite Tws ...
[02/18 17:58:17     54s] First Iteration Infinite Tw... 
[02/18 17:58:17     54s] Calculate late delays in OCV mode...
[02/18 17:58:17     54s] Calculate early delays in OCV mode...
[02/18 17:58:17     54s] Topological Sorting (REAL = 0:00:00.0, MEM = 2181.6M, InitMEM = 2181.6M)
[02/18 17:58:17     54s] Start delay calculation (fullDC) (1 T). (MEM=2181.57)
[02/18 17:58:17     54s] End AAE Lib Interpolated Model. (MEM=2193.18 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/18 17:58:17     55s] Total number of fetched objects 330
[02/18 17:58:17     55s] AAE_INFO-618: Total number of nets in the design is 332,  100.0 percent of the nets selected for SI analysis
[02/18 17:58:17     55s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/18 17:58:17     55s] End delay calculation. (MEM=2212.26 CPU=0:00:00.2 REAL=0:00:00.0)
[02/18 17:58:17     55s] End delay calculation (fullDC). (MEM=2212.26 CPU=0:00:00.2 REAL=0:00:00.0)
[02/18 17:58:17     55s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2212.3M) ***
[02/18 17:58:17     55s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2220.3M)
[02/18 17:58:17     55s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/18 17:58:17     55s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2220.3M)
[02/18 17:58:17     55s] Starting SI iteration 2
[02/18 17:58:18     55s] Calculate late delays in OCV mode...
[02/18 17:58:18     55s] Calculate early delays in OCV mode...
[02/18 17:58:18     55s] Start delay calculation (fullDC) (1 T). (MEM=2165.38)
[02/18 17:58:18     55s] End AAE Lib Interpolated Model. (MEM=2165.38 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/18 17:58:18     55s] Glitch Analysis: View _default_view_ -- Total Number of Nets Skipped = 70. 
[02/18 17:58:18     55s] Glitch Analysis: View _default_view_ -- Total Number of Nets Analyzed = 330. 
[02/18 17:58:18     55s] Total number of fetched objects 330
[02/18 17:58:18     55s] AAE_INFO-618: Total number of nets in the design is 332,  0.9 percent of the nets selected for SI analysis
[02/18 17:58:18     55s] End delay calculation. (MEM=2212.08 CPU=0:00:00.0 REAL=0:00:00.0)
[02/18 17:58:18     55s] End delay calculation (fullDC). (MEM=2212.08 CPU=0:00:00.0 REAL=0:00:00.0)
[02/18 17:58:18     55s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2212.1M) ***
[02/18 17:58:18     55s] <CMD> report_power > /u/ee/ugrad/palatics/ee201a/lab4/output/part2_run_20260218_175712_1716857_util0.991/timing_driven/metrics/timing_driven_after_opt_postroute_hold_power.rpt
[02/18 17:58:18     55s] env CDS_WORKAREA is set to /w/home.19/ee/ugrad/palatics/ee201a/lab4
[02/18 17:58:18     55s] 
[02/18 17:58:18     55s] Begin Power Analysis
[02/18 17:58:18     55s] 
[02/18 17:58:18     55s]              0V	    VSS
[02/18 17:58:18     55s]            1.1V	    VDD
[02/18 17:58:18     55s] Begin Processing Timing Library for Power Calculation
[02/18 17:58:18     55s] 
[02/18 17:58:18     55s] Ended Processing Timing Library for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1895.67MB/3590.63MB/1895.67MB)
[02/18 17:58:18     55s] 
[02/18 17:58:18     55s] 
[02/18 17:58:18     55s] 
[02/18 17:58:18     55s] Begin Processing Power Net/Grid for Power Calculation
[02/18 17:58:18     55s] 
[02/18 17:58:18     55s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1895.67MB/3590.63MB/1895.67MB)
[02/18 17:58:18     55s] 
[02/18 17:58:18     55s] Begin Processing Timing Window Data for Power Calculation
[02/18 17:58:18     55s] 
[02/18 17:58:18     55s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1895.67MB/3590.63MB/1895.67MB)
[02/18 17:58:18     55s] 
[02/18 17:58:18     55s] Begin Processing User Attributes
[02/18 17:58:18     55s] 
[02/18 17:58:18     55s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1895.67MB/3590.63MB/1895.67MB)
[02/18 17:58:18     55s] 
[02/18 17:58:18     55s] Begin Processing Signal Activity
[02/18 17:58:18     55s] 
[02/18 17:58:18     55s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1895.67MB/3590.63MB/1895.67MB)
[02/18 17:58:18     55s] 
[02/18 17:58:18     55s] Begin Power Computation
[02/18 17:58:18     55s] 
[02/18 17:58:18     55s]       ----------------------------------------------------------
[02/18 17:58:18     55s]       # of cell(s) missing both power/leakage table: 0
[02/18 17:58:18     55s]       # of cell(s) missing power table: 0
[02/18 17:58:18     55s]       # of cell(s) missing leakage table: 0
[02/18 17:58:18     55s]       ----------------------------------------------------------
[02/18 17:58:18     55s] 
[02/18 17:58:18     55s] 
[02/18 17:58:18     55s]       # of MSMV cell(s) missing power_level: 0
[02/18 17:58:18     55s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1896.46MB/3598.63MB/1896.46MB)
[02/18 17:58:18     55s] 
[02/18 17:58:18     55s] Begin Processing User Attributes
[02/18 17:58:18     55s] 
[02/18 17:58:18     55s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1896.46MB/3598.63MB/1896.46MB)
[02/18 17:58:18     55s] 
[02/18 17:58:18     55s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1896.46MB/3598.63MB/1896.46MB)
[02/18 17:58:18     55s] 
[02/18 17:58:18     55s] *



[02/18 17:58:18     55s] Total Power
[02/18 17:58:18     55s] -----------------------------------------------------------------------------------------
[02/18 17:58:18     55s] Total Internal Power:        0.08173042 	   49.1715%
[02/18 17:58:18     55s] Total Switching Power:       0.07951058 	   47.8360%
[02/18 17:58:18     55s] Total Leakage Power:         0.00497407 	    2.9926%
[02/18 17:58:18     55s] Total Power:                 0.16621507
[02/18 17:58:18     55s] -----------------------------------------------------------------------------------------
[02/18 17:58:18     55s] Processing average sequential pin duty cycle 
[02/18 17:58:18     55s] 
[02/18 17:58:18     55s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/18 17:58:18     55s] Summary for sequential cells identification: 
[02/18 17:58:18     55s]   Identified SBFF number: 16
[02/18 17:58:18     55s]   Identified MBFF number: 0
[02/18 17:58:18     55s]   Identified SB Latch number: 0
[02/18 17:58:18     55s]   Identified MB Latch number: 0
[02/18 17:58:18     55s]   Not identified SBFF number: 0
[02/18 17:58:18     55s]   Not identified MBFF number: 0
[02/18 17:58:18     55s]   Not identified SB Latch number: 0
[02/18 17:58:18     55s]   Not identified MB Latch number: 0
[02/18 17:58:18     55s]   Number of sequential cells which are not FFs: 13
[02/18 17:58:18     55s]  Visiting view : _default_view_
[02/18 17:58:18     55s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[02/18 17:58:18     55s]    : PowerDomain = none : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = -1
[02/18 17:58:18     55s]  Visiting view : _default_view_
[02/18 17:58:18     55s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[02/18 17:58:18     55s]    : PowerDomain = none : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = -1
[02/18 17:58:18     55s] TLC MultiMap info (StdDelay):
[02/18 17:58:18     55s]   : _default_delay_corner_ + default_library_set + 1 + no RcCorner := 10.9ps
[02/18 17:58:18     55s]   : _default_delay_corner_ + default_library_set + 1 + _default_rc_corner_ := 11.9ps
[02/18 17:58:18     55s]  Setting StdDelay to: 11.9ps
[02/18 17:58:18     55s] 
[02/18 17:58:18     55s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/18 17:58:18     55s] <CMD> setExtractRCMode -engine postRoute
[02/18 17:58:18     55s] Closing parasitic data file '/tmp/innovus_temp_1716878_eeapps03.labidm.seas.ucla.edu_palatics_8RrrHG/s1494_bench_1716878_pJRCW0.rcdb.d': 660 access done (mem: 2228.078M)
[02/18 17:58:18     55s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[02/18 17:58:18     55s] Type 'man IMPEXT-3493' for more detail.
[02/18 17:58:18     55s] <CMD> extractRC
[02/18 17:58:18     55s] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
[02/18 17:58:18     55s] Extraction called for design 's1494_bench' of instances=314 and nets=332 using extraction engine 'postRoute' at effort level 'low' .
[02/18 17:58:18     55s] PostRoute (effortLevel low) RC Extraction called for design s1494_bench.
[02/18 17:58:18     55s] RC Extraction called in multi-corner(1) mode.
[02/18 17:58:18     55s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[02/18 17:58:18     55s] Type 'man IMPEXT-6197' for more detail.
[02/18 17:58:18     55s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[02/18 17:58:18     55s] * Layer Id             : 1 - M1
[02/18 17:58:18     55s]       Thickness        : 0.13
[02/18 17:58:18     55s]       Min Width        : 0.07
[02/18 17:58:18     55s]       Layer Dielectric : 4.1
[02/18 17:58:18     55s] * Layer Id             : 2 - M2
[02/18 17:58:18     55s]       Thickness        : 0.14
[02/18 17:58:18     55s]       Min Width        : 0.07
[02/18 17:58:18     55s]       Layer Dielectric : 4.1
[02/18 17:58:18     55s] * Layer Id             : 3 - M3
[02/18 17:58:18     55s]       Thickness        : 0.14
[02/18 17:58:18     55s]       Min Width        : 0.07
[02/18 17:58:18     55s]       Layer Dielectric : 4.1
[02/18 17:58:18     55s] * Layer Id             : 4 - M4
[02/18 17:58:18     55s]       Thickness        : 0.28
[02/18 17:58:18     55s]       Min Width        : 0.14
[02/18 17:58:18     55s]       Layer Dielectric : 4.1
[02/18 17:58:18     55s] * Layer Id             : 5 - M5
[02/18 17:58:18     55s]       Thickness        : 0.28
[02/18 17:58:18     55s]       Min Width        : 0.14
[02/18 17:58:18     55s]       Layer Dielectric : 4.1
[02/18 17:58:18     55s] * Layer Id             : 6 - M6
[02/18 17:58:18     55s]       Thickness        : 0.28
[02/18 17:58:18     55s]       Min Width        : 0.14
[02/18 17:58:18     55s]       Layer Dielectric : 4.1
[02/18 17:58:18     55s] * Layer Id             : 7 - M7
[02/18 17:58:18     55s]       Thickness        : 0.8
[02/18 17:58:18     55s]       Min Width        : 0.4
[02/18 17:58:18     55s]       Layer Dielectric : 4.1
[02/18 17:58:18     55s] * Layer Id             : 8 - M8
[02/18 17:58:18     55s]       Thickness        : 0.8
[02/18 17:58:18     55s]       Min Width        : 0.4
[02/18 17:58:18     55s]       Layer Dielectric : 4.1
[02/18 17:58:18     55s] * Layer Id             : 9 - M9
[02/18 17:58:18     55s]       Thickness        : 2
[02/18 17:58:18     55s]       Min Width        : 0.8
[02/18 17:58:18     55s]       Layer Dielectric : 4.1
[02/18 17:58:18     55s] * Layer Id             : 10 - M10
[02/18 17:58:18     55s]       Thickness        : 2
[02/18 17:58:18     55s]       Min Width        : 0.8
[02/18 17:58:18     55s]       Layer Dielectric : 4.1
[02/18 17:58:18     55s] extractDetailRC Option : -outfile /tmp/innovus_temp_1716878_eeapps03.labidm.seas.ucla.edu_palatics_8RrrHG/s1494_bench_1716878_pJRCW0.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
[02/18 17:58:18     55s] Assumed metal fill uses the following parameters:
[02/18 17:58:18     55s]               Active Spacing      Min. Width
[02/18 17:58:18     55s]                 [microns]         [microns]
[02/18 17:58:18     55s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M1 is not specified. The tool will use  0.600 microns.
[02/18 17:58:18     55s]   Layer M1        0.600             0.400 
[02/18 17:58:18     55s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M2 is not specified. The tool will use  0.600 microns.
[02/18 17:58:18     55s]   Layer M2        0.600             0.400 
[02/18 17:58:18     55s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M3 is not specified. The tool will use  0.600 microns.
[02/18 17:58:18     55s]   Layer M3        0.600             0.400 
[02/18 17:58:18     55s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M4 is not specified. The tool will use  0.600 microns.
[02/18 17:58:18     55s]   Layer M4        0.600             0.400 
[02/18 17:58:18     55s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M5 is not specified. The tool will use  0.600 microns.
[02/18 17:58:18     55s]   Layer M5        0.600             0.400 
[02/18 17:58:18     55s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M6 is not specified. The tool will use  0.600 microns.
[02/18 17:58:18     55s]   Layer M6        0.600             0.400 
[02/18 17:58:18     55s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M7 is not specified. The tool will use  0.600 microns.
[02/18 17:58:18     55s]   Layer M7        0.600             0.400 
[02/18 17:58:18     55s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M8 is not specified. The tool will use  0.600 microns.
[02/18 17:58:18     55s]   Layer M8        0.600             0.400 
[02/18 17:58:18     55s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M9 is not specified. The tool will use  0.600 microns.
[02/18 17:58:18     55s]   Layer M9        0.600             0.400 
[02/18 17:58:18     55s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M10 is not specified. The tool will use  0.600 microns.
[02/18 17:58:18     55s]   Layer M10        0.600             0.400 
[02/18 17:58:18     55s] RC Mode: PostRoute effortLevel low [Assume Metal Fill, LEF Resistances]
[02/18 17:58:18     55s]       RC Corner Indexes            0   
[02/18 17:58:18     55s] Capacitance Scaling Factor   : 1.00000 
[02/18 17:58:18     55s] Coupling Cap. Scaling Factor : 1.00000 
[02/18 17:58:18     55s] Resistance Scaling Factor    : 1.00000 
[02/18 17:58:18     55s] Clock Cap. Scaling Factor    : 1.00000 
[02/18 17:58:18     55s] Clock Res. Scaling Factor    : 1.00000 
[02/18 17:58:18     55s] Shrink Factor                : 1.00000
[02/18 17:58:18     55s] RC extraction is honoring NDR for assume metal fill.
[02/18 17:58:18     55s] 
[02/18 17:58:18     55s] Trim Metal Layers:
[02/18 17:58:18     55s] LayerId::1 widthSet size::1
[02/18 17:58:18     55s] LayerId::2 widthSet size::1
[02/18 17:58:18     55s] LayerId::3 widthSet size::1
[02/18 17:58:18     55s] LayerId::4 widthSet size::1
[02/18 17:58:18     55s] LayerId::5 widthSet size::1
[02/18 17:58:18     55s] LayerId::6 widthSet size::1
[02/18 17:58:18     55s] LayerId::7 widthSet size::1
[02/18 17:58:18     55s] LayerId::8 widthSet size::1
[02/18 17:58:18     55s] LayerId::9 widthSet size::1
[02/18 17:58:18     55s] LayerId::10 widthSet size::1
[02/18 17:58:18     55s] eee: pegSigSF::1.070000
[02/18 17:58:18     55s] Initializing multi-corner resistance tables ...
[02/18 17:58:18     55s] eee: l::1 avDens::0.055695 usedTrk::50.125392 availTrk::900.000000 sigTrk::50.125392
[02/18 17:58:18     55s] eee: l::2 avDens::0.113325 usedTrk::75.152501 availTrk::663.157895 sigTrk::75.152501
[02/18 17:58:18     55s] eee: l::3 avDens::0.188707 usedTrk::113.224142 availTrk::600.000000 sigTrk::113.224142
[02/18 17:58:18     55s] eee: l::4 avDens::0.258400 usedTrk::51.680000 availTrk::200.000000 sigTrk::51.680000
[02/18 17:58:18     55s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:58:18     55s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:58:18     55s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:58:18     55s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:58:18     55s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:58:18     55s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:58:18     55s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.283681 uaWl=1.000000 uaWlH=0.224109 aWlH=0.000000 lMod=0 pMax=0.876400 pMod=80 wcR=0.223500 newSi=0.001600 wHLS=0.558750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[02/18 17:58:18     55s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2228.1M)
[02/18 17:58:18     55s] Creating parasitic data file '/tmp/innovus_temp_1716878_eeapps03.labidm.seas.ucla.edu_palatics_8RrrHG/s1494_bench_1716878_pJRCW0.rcdb.d' for storing RC.
[02/18 17:58:18     55s] Extracted 10.0557% (CPU Time= 0:00:00.0  MEM= 2276.1M)
[02/18 17:58:18     55s] Extracted 20.0495% (CPU Time= 0:00:00.0  MEM= 2276.1M)
[02/18 17:58:18     55s] Extracted 30.0433% (CPU Time= 0:00:00.0  MEM= 2276.1M)
[02/18 17:58:18     55s] Extracted 40.0371% (CPU Time= 0:00:00.0  MEM= 2276.1M)
[02/18 17:58:18     55s] Extracted 50.0619% (CPU Time= 0:00:00.0  MEM= 2276.1M)
[02/18 17:58:18     55s] Extracted 60.0557% (CPU Time= 0:00:00.0  MEM= 2276.1M)
[02/18 17:58:18     55s] Extracted 70.0495% (CPU Time= 0:00:00.0  MEM= 2276.1M)
[02/18 17:58:18     55s] Extracted 80.0433% (CPU Time= 0:00:00.0  MEM= 2276.1M)
[02/18 17:58:18     55s] Extracted 90.0371% (CPU Time= 0:00:00.0  MEM= 2276.1M)
[02/18 17:58:18     55s] Extracted 100% (CPU Time= 0:00:00.0  MEM= 2276.1M)
[02/18 17:58:18     55s] Number of Extracted Resistors     : 5961
[02/18 17:58:18     55s] Number of Extracted Ground Cap.   : 6291
[02/18 17:58:18     55s] Number of Extracted Coupling Cap. : 10732
[02/18 17:58:18     55s] Opening parasitic data file '/tmp/innovus_temp_1716878_eeapps03.labidm.seas.ucla.edu_palatics_8RrrHG/s1494_bench_1716878_pJRCW0.rcdb.d' for reading (mem: 2252.078M)
[02/18 17:58:18     55s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[02/18 17:58:18     55s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2252.1M)
[02/18 17:58:18     55s] Creating parasitic data file '/tmp/innovus_temp_1716878_eeapps03.labidm.seas.ucla.edu_palatics_8RrrHG/s1494_bench_1716878_pJRCW0.rcdb_Filter.rcdb.d' for storing RC.
[02/18 17:58:18     55s] Closing parasitic data file '/tmp/innovus_temp_1716878_eeapps03.labidm.seas.ucla.edu_palatics_8RrrHG/s1494_bench_1716878_pJRCW0.rcdb.d': 330 access done (mem: 2252.078M)
[02/18 17:58:18     55s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2252.078M)
[02/18 17:58:18     55s] Opening parasitic data file '/tmp/innovus_temp_1716878_eeapps03.labidm.seas.ucla.edu_palatics_8RrrHG/s1494_bench_1716878_pJRCW0.rcdb.d' for reading (mem: 2252.078M)
[02/18 17:58:18     55s] processing rcdb (/tmp/innovus_temp_1716878_eeapps03.labidm.seas.ucla.edu_palatics_8RrrHG/s1494_bench_1716878_pJRCW0.rcdb.d) for hinst (top) of cell (s1494_bench);
[02/18 17:58:18     55s] Closing parasitic data file '/tmp/innovus_temp_1716878_eeapps03.labidm.seas.ucla.edu_palatics_8RrrHG/s1494_bench_1716878_pJRCW0.rcdb.d': 0 access done (mem: 2252.078M)
[02/18 17:58:18     55s] Lumped Parasitic Loading Completed (total cpu=0:00:00.3, real=0:00:00.0, current mem=2252.078M)
[02/18 17:58:18     55s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 2252.078M)
[02/18 17:58:19     55s] <CMD> buildTimingGraph
[02/18 17:58:19     55s] <CMD> setAnalysisMode -checkType setup -asyncChecks async -skew true
[02/18 17:58:19     55s] 
[02/18 17:58:19     55s] TimeStamp Deleting Cell Server Begin ...
[02/18 17:58:19     55s] 
[02/18 17:58:19     55s] TimeStamp Deleting Cell Server End ...
[02/18 17:58:19     55s] <CMD> buildTimingGraph
[02/18 17:58:19     55s] <CMD> report_timing -nworst 10 -net > $setup_rpt
[02/18 17:58:19     56s] AAE_INFO: opIsDesignInPostRouteState() is 1
[02/18 17:58:19     56s] AAE_INFO: resetNetProps viewIdx 0 
[02/18 17:58:19     56s] Starting SI iteration 1 using Infinite Timing Windows
[02/18 17:58:19     56s] #################################################################################
[02/18 17:58:19     56s] # Design Stage: PostRoute
[02/18 17:58:19     56s] # Design Name: s1494_bench
[02/18 17:58:19     56s] # Design Mode: 45nm
[02/18 17:58:19     56s] # Analysis Mode: MMMC OCV 
[02/18 17:58:19     56s] # Parasitics Mode: SPEF/RCDB 
[02/18 17:58:19     56s] # Signoff Settings: SI On 
[02/18 17:58:19     56s] #################################################################################
[02/18 17:58:19     56s] AAE_INFO: 1 threads acquired from CTE.
[02/18 17:58:19     56s] Setting infinite Tws ...
[02/18 17:58:19     56s] First Iteration Infinite Tw... 
[02/18 17:58:19     56s] Calculate early delays in OCV mode...
[02/18 17:58:19     56s] Calculate late delays in OCV mode...
[02/18 17:58:19     56s] Topological Sorting (REAL = 0:00:00.0, MEM = 2224.4M, InitMEM = 2224.4M)
[02/18 17:58:19     56s] Start delay calculation (fullDC) (1 T). (MEM=2224.35)
[02/18 17:58:19     56s] 
[02/18 17:58:19     56s] Trim Metal Layers:
[02/18 17:58:19     56s] LayerId::1 widthSet size::1
[02/18 17:58:19     56s] LayerId::2 widthSet size::1
[02/18 17:58:19     56s] LayerId::3 widthSet size::1
[02/18 17:58:19     56s] LayerId::4 widthSet size::1
[02/18 17:58:19     56s] LayerId::5 widthSet size::1
[02/18 17:58:19     56s] LayerId::6 widthSet size::1
[02/18 17:58:19     56s] LayerId::7 widthSet size::1
[02/18 17:58:19     56s] LayerId::8 widthSet size::1
[02/18 17:58:19     56s] LayerId::9 widthSet size::1
[02/18 17:58:19     56s] LayerId::10 widthSet size::1
[02/18 17:58:19     56s] eee: pegSigSF::1.070000
[02/18 17:58:19     56s] Initializing multi-corner resistance tables ...
[02/18 17:58:19     56s] eee: l::1 avDens::0.055695 usedTrk::50.125392 availTrk::900.000000 sigTrk::50.125392
[02/18 17:58:19     56s] eee: l::2 avDens::0.113325 usedTrk::75.152501 availTrk::663.157895 sigTrk::75.152501
[02/18 17:58:19     56s] eee: l::3 avDens::0.188707 usedTrk::113.224142 availTrk::600.000000 sigTrk::113.224142
[02/18 17:58:19     56s] eee: l::4 avDens::0.258400 usedTrk::51.680000 availTrk::200.000000 sigTrk::51.680000
[02/18 17:58:19     56s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:58:19     56s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:58:19     56s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:58:19     56s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:58:19     56s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:58:19     56s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/18 17:58:19     56s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.283681 uaWl=1.000000 uaWlH=0.224109 aWlH=0.000000 lMod=0 pMax=0.876400 pMod=80 wcR=0.223500 newSi=0.001600 wHLS=0.558750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[02/18 17:58:19     56s] End AAE Lib Interpolated Model. (MEM=2235.96 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/18 17:58:19     56s] Opening parasitic data file '/tmp/innovus_temp_1716878_eeapps03.labidm.seas.ucla.edu_palatics_8RrrHG/s1494_bench_1716878_pJRCW0.rcdb.d' for reading (mem: 2235.961M)
[02/18 17:58:19     56s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2236.0M)
[02/18 17:58:19     56s] Total number of fetched objects 330
[02/18 17:58:19     56s] AAE_INFO-618: Total number of nets in the design is 332,  100.0 percent of the nets selected for SI analysis
[02/18 17:58:19     56s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/18 17:58:19     56s] End delay calculation. (MEM=2208.48 CPU=0:00:00.2 REAL=0:00:00.0)
[02/18 17:58:19     56s] End delay calculation (fullDC). (MEM=2208.48 CPU=0:00:00.2 REAL=0:00:00.0)
[02/18 17:58:19     56s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2208.5M) ***
[02/18 17:58:19     56s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2216.5M)
[02/18 17:58:19     56s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/18 17:58:19     56s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2216.5M)
[02/18 17:58:19     56s] Starting SI iteration 2
[02/18 17:58:19     56s] Calculate early delays in OCV mode...
[02/18 17:58:19     56s] Calculate late delays in OCV mode...
[02/18 17:58:19     56s] Start delay calculation (fullDC) (1 T). (MEM=2176.6)
[02/18 17:58:19     56s] End AAE Lib Interpolated Model. (MEM=2176.6 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/18 17:58:19     56s] Glitch Analysis: View _default_view_ -- Total Number of Nets Skipped = 70. 
[02/18 17:58:19     56s] Glitch Analysis: View _default_view_ -- Total Number of Nets Analyzed = 330. 
[02/18 17:58:19     56s] Total number of fetched objects 330
[02/18 17:58:19     56s] AAE_INFO-618: Total number of nets in the design is 332,  0.3 percent of the nets selected for SI analysis
[02/18 17:58:19     56s] End delay calculation. (MEM=2217.78 CPU=0:00:00.0 REAL=0:00:00.0)
[02/18 17:58:19     56s] End delay calculation (fullDC). (MEM=2217.78 CPU=0:00:00.0 REAL=0:00:00.0)
[02/18 17:58:19     56s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2217.8M) ***
[02/18 17:58:19     56s] <CMD> setAnalysisMode -checkType hold -asyncChecks async -skew true
[02/18 17:58:19     56s] <CMD> buildTimingGraph
[02/18 17:58:19     56s] <CMD> report_timing -nworst 10 -net > $hold_rpt
[02/18 17:58:19     56s] AAE_INFO: opIsDesignInPostRouteState() is 1
[02/18 17:58:19     56s] AAE_INFO: resetNetProps viewIdx 0 
[02/18 17:58:19     56s] Starting SI iteration 1 using Infinite Timing Windows
[02/18 17:58:19     56s] #################################################################################
[02/18 17:58:19     56s] # Design Stage: PostRoute
[02/18 17:58:19     56s] # Design Name: s1494_bench
[02/18 17:58:19     56s] # Design Mode: 45nm
[02/18 17:58:19     56s] # Analysis Mode: MMMC OCV 
[02/18 17:58:19     56s] # Parasitics Mode: SPEF/RCDB 
[02/18 17:58:19     56s] # Signoff Settings: SI On 
[02/18 17:58:19     56s] #################################################################################
[02/18 17:58:19     56s] AAE_INFO: 1 threads acquired from CTE.
[02/18 17:58:19     56s] Setting infinite Tws ...
[02/18 17:58:19     56s] First Iteration Infinite Tw... 
[02/18 17:58:19     56s] Calculate late delays in OCV mode...
[02/18 17:58:19     56s] Calculate early delays in OCV mode...
[02/18 17:58:19     56s] Topological Sorting (REAL = 0:00:00.0, MEM = 2198.1M, InitMEM = 2198.1M)
[02/18 17:58:19     56s] Start delay calculation (fullDC) (1 T). (MEM=2198.05)
[02/18 17:58:19     56s] End AAE Lib Interpolated Model. (MEM=2209.66 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/18 17:58:20     56s] Total number of fetched objects 330
[02/18 17:58:20     56s] AAE_INFO-618: Total number of nets in the design is 332,  100.0 percent of the nets selected for SI analysis
[02/18 17:58:20     56s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/18 17:58:20     56s] End delay calculation. (MEM=2214.19 CPU=0:00:00.2 REAL=0:00:01.0)
[02/18 17:58:20     56s] End delay calculation (fullDC). (MEM=2214.19 CPU=0:00:00.2 REAL=0:00:01.0)
[02/18 17:58:20     56s] *** CDM Built up (cpu=0:00:00.2  real=0:00:01.0  mem= 2214.2M) ***
[02/18 17:58:20     57s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2222.2M)
[02/18 17:58:20     57s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/18 17:58:20     57s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2222.2M)
[02/18 17:58:20     57s] Starting SI iteration 2
[02/18 17:58:20     57s] Calculate late delays in OCV mode...
[02/18 17:58:20     57s] Calculate early delays in OCV mode...
[02/18 17:58:20     57s] Start delay calculation (fullDC) (1 T). (MEM=2182.3)
[02/18 17:58:20     57s] End AAE Lib Interpolated Model. (MEM=2182.3 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/18 17:58:20     57s] Glitch Analysis: View _default_view_ -- Total Number of Nets Skipped = 70. 
[02/18 17:58:20     57s] Glitch Analysis: View _default_view_ -- Total Number of Nets Analyzed = 330. 
[02/18 17:58:20     57s] Total number of fetched objects 330
[02/18 17:58:20     57s] AAE_INFO-618: Total number of nets in the design is 332,  0.9 percent of the nets selected for SI analysis
[02/18 17:58:20     57s] End delay calculation. (MEM=2228.01 CPU=0:00:00.0 REAL=0:00:00.0)
[02/18 17:58:20     57s] End delay calculation (fullDC). (MEM=2228.01 CPU=0:00:00.0 REAL=0:00:00.0)
[02/18 17:58:20     57s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2228.0M) ***
[02/18 17:58:20     57s] <CMD> report_power > /u/ee/ugrad/palatics/ee201a/lab4/output/part2_run_20260218_175712_1716857_util0.991/timing_driven/metrics/timing_driven_after_extractrc_postroute_power.rpt
[02/18 17:58:20     57s] env CDS_WORKAREA is set to /w/home.19/ee/ugrad/palatics/ee201a/lab4
[02/18 17:58:20     57s] 
[02/18 17:58:20     57s] Begin Power Analysis
[02/18 17:58:20     57s] 
[02/18 17:58:20     57s]              0V	    VSS
[02/18 17:58:20     57s]            1.1V	    VDD
[02/18 17:58:20     57s] Begin Processing Timing Library for Power Calculation
[02/18 17:58:20     57s] 
[02/18 17:58:20     57s] Ended Processing Timing Library for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1907.85MB/3606.56MB/1907.85MB)
[02/18 17:58:20     57s] 
[02/18 17:58:20     57s] 
[02/18 17:58:20     57s] 
[02/18 17:58:20     57s] Begin Processing Power Net/Grid for Power Calculation
[02/18 17:58:20     57s] 
[02/18 17:58:20     57s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1907.85MB/3606.56MB/1907.85MB)
[02/18 17:58:20     57s] 
[02/18 17:58:20     57s] Begin Processing Timing Window Data for Power Calculation
[02/18 17:58:20     57s] 
[02/18 17:58:20     57s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1907.85MB/3606.56MB/1907.85MB)
[02/18 17:58:20     57s] 
[02/18 17:58:20     57s] Begin Processing User Attributes
[02/18 17:58:20     57s] 
[02/18 17:58:20     57s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1907.85MB/3606.56MB/1907.85MB)
[02/18 17:58:20     57s] 
[02/18 17:58:20     57s] Begin Processing Signal Activity
[02/18 17:58:20     57s] 
[02/18 17:58:20     57s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1907.85MB/3606.56MB/1907.85MB)
[02/18 17:58:20     57s] 
[02/18 17:58:20     57s] Begin Power Computation
[02/18 17:58:20     57s] 
[02/18 17:58:20     57s]       ----------------------------------------------------------
[02/18 17:58:20     57s]       # of cell(s) missing both power/leakage table: 0
[02/18 17:58:20     57s]       # of cell(s) missing power table: 0
[02/18 17:58:20     57s]       # of cell(s) missing leakage table: 0
[02/18 17:58:20     57s]       ----------------------------------------------------------
[02/18 17:58:20     57s] 
[02/18 17:58:20     57s] 
[02/18 17:58:20     57s]       # of MSMV cell(s) missing power_level: 0
[02/18 17:58:20     57s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1908.56MB/3614.56MB/1908.56MB)
[02/18 17:58:20     57s] 
[02/18 17:58:20     57s] Begin Processing User Attributes
[02/18 17:58:20     57s] 
[02/18 17:58:20     57s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1908.56MB/3614.56MB/1908.56MB)
[02/18 17:58:20     57s] 
[02/18 17:58:20     57s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1908.56MB/3614.56MB/1908.56MB)
[02/18 17:58:20     57s] 
[02/18 17:58:20     57s] *



[02/18 17:58:20     57s] Total Power
[02/18 17:58:20     57s] -----------------------------------------------------------------------------------------
[02/18 17:58:20     57s] Total Internal Power:        0.08173042 	   49.1715%
[02/18 17:58:20     57s] Total Switching Power:       0.07951058 	   47.8360%
[02/18 17:58:20     57s] Total Leakage Power:         0.00497407 	    2.9926%
[02/18 17:58:20     57s] Total Power:                 0.16621507
[02/18 17:58:20     57s] -----------------------------------------------------------------------------------------
[02/18 17:58:20     57s] Processing average sequential pin duty cycle 
[02/18 17:58:20     57s] 
[02/18 17:58:20     57s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/18 17:58:20     57s] Summary for sequential cells identification: 
[02/18 17:58:20     57s]   Identified SBFF number: 16
[02/18 17:58:20     57s]   Identified MBFF number: 0
[02/18 17:58:20     57s]   Identified SB Latch number: 0
[02/18 17:58:20     57s]   Identified MB Latch number: 0
[02/18 17:58:20     57s]   Not identified SBFF number: 0
[02/18 17:58:20     57s]   Not identified MBFF number: 0
[02/18 17:58:20     57s]   Not identified SB Latch number: 0
[02/18 17:58:20     57s]   Not identified MB Latch number: 0
[02/18 17:58:20     57s]   Number of sequential cells which are not FFs: 13
[02/18 17:58:20     57s]  Visiting view : _default_view_
[02/18 17:58:20     57s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[02/18 17:58:20     57s]    : PowerDomain = none : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = -1
[02/18 17:58:20     57s]  Visiting view : _default_view_
[02/18 17:58:20     57s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[02/18 17:58:20     57s]    : PowerDomain = none : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = -1
[02/18 17:58:20     57s] TLC MultiMap info (StdDelay):
[02/18 17:58:20     57s]   : _default_delay_corner_ + default_library_set + 1 + no RcCorner := 10.9ps
[02/18 17:58:20     57s]   : _default_delay_corner_ + default_library_set + 1 + _default_rc_corner_ := 11.9ps
[02/18 17:58:20     57s]  Setting StdDelay to: 11.9ps
[02/18 17:58:20     57s] 
[02/18 17:58:20     57s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/18 17:58:20     57s] <CMD> setAnalysisMode -checkType hold -asyncChecks async -skew true
[02/18 17:58:20     57s] <CMD> buildTimingGraph
[02/18 17:58:20     57s] <CMD> report_timing -nworst 10 -net > ${OUTPUTDIR}/${DNAME}_${RUN_LABEL}_postrouting_hold.tarpt
[02/18 17:58:20     57s] <CMD> setAnalysisMode -checkType setup -asyncChecks async -skew true
[02/18 17:58:20     57s] 
[02/18 17:58:20     57s] TimeStamp Deleting Cell Server Begin ...
[02/18 17:58:20     57s] 
[02/18 17:58:20     57s] TimeStamp Deleting Cell Server End ...
[02/18 17:58:20     57s] <CMD> buildTimingGraph
[02/18 17:58:20     57s] <CMD> report_timing -nworst 10 -net > ${OUTPUTDIR}/${DNAME}_${RUN_LABEL}_postrouting_setup.tarpt
[02/18 17:58:20     57s] AAE_INFO: opIsDesignInPostRouteState() is 1
[02/18 17:58:20     57s] AAE_INFO: resetNetProps viewIdx 0 
[02/18 17:58:20     57s] Starting SI iteration 1 using Infinite Timing Windows
[02/18 17:58:20     57s] #################################################################################
[02/18 17:58:20     57s] # Design Stage: PostRoute
[02/18 17:58:20     57s] # Design Name: s1494_bench
[02/18 17:58:20     57s] # Design Mode: 45nm
[02/18 17:58:20     57s] # Analysis Mode: MMMC OCV 
[02/18 17:58:20     57s] # Parasitics Mode: SPEF/RCDB 
[02/18 17:58:20     57s] # Signoff Settings: SI On 
[02/18 17:58:20     57s] #################################################################################
[02/18 17:58:20     57s] AAE_INFO: 1 threads acquired from CTE.
[02/18 17:58:20     57s] Setting infinite Tws ...
[02/18 17:58:20     57s] First Iteration Infinite Tw... 
[02/18 17:58:20     57s] Calculate early delays in OCV mode...
[02/18 17:58:20     57s] Calculate late delays in OCV mode...
[02/18 17:58:20     57s] Topological Sorting (REAL = 0:00:00.0, MEM = 2216.3M, InitMEM = 2216.3M)
[02/18 17:58:20     57s] Start delay calculation (fullDC) (1 T). (MEM=2216.28)
[02/18 17:58:20     57s] End AAE Lib Interpolated Model. (MEM=2227.89 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/18 17:58:20     57s] Total number of fetched objects 330
[02/18 17:58:20     57s] AAE_INFO-618: Total number of nets in the design is 332,  100.0 percent of the nets selected for SI analysis
[02/18 17:58:20     57s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/18 17:58:20     57s] End delay calculation. (MEM=2224.41 CPU=0:00:00.2 REAL=0:00:00.0)
[02/18 17:58:20     57s] End delay calculation (fullDC). (MEM=2224.41 CPU=0:00:00.2 REAL=0:00:00.0)
[02/18 17:58:20     57s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2224.4M) ***
[02/18 17:58:20     57s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2232.4M)
[02/18 17:58:20     57s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/18 17:58:20     57s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2232.4M)
[02/18 17:58:20     57s] Starting SI iteration 2
[02/18 17:58:21     57s] Calculate early delays in OCV mode...
[02/18 17:58:21     57s] Calculate late delays in OCV mode...
[02/18 17:58:21     57s] Start delay calculation (fullDC) (1 T). (MEM=2192.53)
[02/18 17:58:21     57s] End AAE Lib Interpolated Model. (MEM=2192.53 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/18 17:58:21     57s] Glitch Analysis: View _default_view_ -- Total Number of Nets Skipped = 70. 
[02/18 17:58:21     57s] Glitch Analysis: View _default_view_ -- Total Number of Nets Analyzed = 330. 
[02/18 17:58:21     57s] Total number of fetched objects 330
[02/18 17:58:21     57s] AAE_INFO-618: Total number of nets in the design is 332,  0.3 percent of the nets selected for SI analysis
[02/18 17:58:21     57s] End delay calculation. (MEM=2232.7 CPU=0:00:00.0 REAL=0:00:00.0)
[02/18 17:58:21     57s] End delay calculation (fullDC). (MEM=2232.7 CPU=0:00:00.0 REAL=0:00:00.0)
[02/18 17:58:21     57s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2232.7M) ***
[02/18 17:58:21     57s] <CMD> addFiller -cell FILLCELL_X1 FILLCELL_X2 FILLCELL_X4 FILLCELL_X8 FILLCELL_X16 FILLCELL_X32
[02/18 17:58:21     58s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[02/18 17:58:21     58s] Type 'man IMPSP-5217' for more detail.
[02/18 17:58:21     58s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:2240.7M, EPOCH TIME: 1771466301.166023
[02/18 17:58:21     58s] OPERPROF:   Starting DPlace-Init-For-Physical at level 2, MEM:2240.7M, EPOCH TIME: 1771466301.166173
[02/18 17:58:21     58s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2240.7M, EPOCH TIME: 1771466301.166611
[02/18 17:58:21     58s] Processing tracks to init pin-track alignment.
[02/18 17:58:21     58s] z: 2, totalTracks: 1
[02/18 17:58:21     58s] z: 4, totalTracks: 1
[02/18 17:58:21     58s] z: 6, totalTracks: 1
[02/18 17:58:21     58s] z: 8, totalTracks: 1
[02/18 17:58:21     58s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[02/18 17:58:21     58s] All LLGs are deleted
[02/18 17:58:21     58s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:21     58s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:21     58s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2240.7M, EPOCH TIME: 1771466301.168568
[02/18 17:58:21     58s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2240.7M, EPOCH TIME: 1771466301.168996
[02/18 17:58:21     58s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2240.7M, EPOCH TIME: 1771466301.169393
[02/18 17:58:21     58s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:21     58s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:21     58s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2240.7M, EPOCH TIME: 1771466301.169971
[02/18 17:58:21     58s] Max number of tech site patterns supported in site array is 256.
[02/18 17:58:21     58s] Core basic site is NCSU_FreePDK_45nm
[02/18 17:58:21     58s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2240.7M, EPOCH TIME: 1771466301.172627
[02/18 17:58:21     58s] After signature check, allow fast init is false, keep pre-filter is true.
[02/18 17:58:21     58s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[02/18 17:58:21     58s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.002, REAL:0.002, MEM:2240.7M, EPOCH TIME: 1771466301.174727
[02/18 17:58:21     58s] SiteArray: non-trimmed site array dimensions = 13 x 101
[02/18 17:58:21     58s] SiteArray: use 20,480 bytes
[02/18 17:58:21     58s] SiteArray: current memory after site array memory allocation 2240.7M
[02/18 17:58:21     58s] SiteArray: FP blocked sites are writable
[02/18 17:58:21     58s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/18 17:58:21     58s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:2240.7M, EPOCH TIME: 1771466301.175804
[02/18 17:58:21     58s] Process 5853 wires and vias for routing blockage and capacity analysis
[02/18 17:58:21     58s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:0.002, REAL:0.002, MEM:2240.7M, EPOCH TIME: 1771466301.177837
[02/18 17:58:21     58s] SiteArray: number of non floorplan blocked sites for llg default is 1313
[02/18 17:58:21     58s] Atter site array init, number of instance map data is 0.
[02/18 17:58:21     58s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.007, REAL:0.008, MEM:2240.7M, EPOCH TIME: 1771466301.178283
[02/18 17:58:21     58s] 
[02/18 17:58:21     58s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/18 17:58:21     58s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/18 17:58:21     58s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.007, REAL:0.010, MEM:2240.7M, EPOCH TIME: 1771466301.179120
[02/18 17:58:21     58s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2240.7M, EPOCH TIME: 1771466301.179403
[02/18 17:58:21     58s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.001, REAL:0.001, MEM:2256.7M, EPOCH TIME: 1771466301.180250
[02/18 17:58:21     58s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2256.7MB).
[02/18 17:58:21     58s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.010, REAL:0.014, MEM:2256.7M, EPOCH TIME: 1771466301.180637
[02/18 17:58:21     58s] OPERPROF:   Finished DPlace-Init-For-Physical at level 2, CPU:0.010, REAL:0.015, MEM:2256.7M, EPOCH TIME: 1771466301.181023
[02/18 17:58:21     58s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:2256.7M, EPOCH TIME: 1771466301.181059
[02/18 17:58:21     58s]   Signal wire search tree: 5961 elements. (cpu=0:00:00.0, mem=0.0M)
[02/18 17:58:21     58s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.002, REAL:0.002, MEM:2256.7M, EPOCH TIME: 1771466301.182996
[02/18 17:58:21     58s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:2256.7M, EPOCH TIME: 1771466301.183770
[02/18 17:58:21     58s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:2256.7M, EPOCH TIME: 1771466301.183817
[02/18 17:58:21     58s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:2256.7M, EPOCH TIME: 1771466301.183860
[02/18 17:58:21     58s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2256.7M, EPOCH TIME: 1771466301.184191
[02/18 17:58:21     58s] AddFiller init all instances time CPU:0.000, REAL:0.000
[02/18 17:58:21     58s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df625c0): Rebuild thread pool 0x7f72249664b0.
[02/18 17:58:21     58s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df625c0): 0 out of 1 thread pools are available.
[02/18 17:58:21     58s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df625c0): Rebuild thread pool 0x7f72249664b0.
[02/18 17:58:21     58s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df625c0): 0 out of 1 thread pools are available.
[02/18 17:58:21     58s] AddFiller main function time CPU:0.001, REAL:0.010
[02/18 17:58:21     58s] Filler instance commit time CPU:0.000, REAL:0.000
[02/18 17:58:21     58s] *INFO: Adding fillers to top-module.
[02/18 17:58:21     58s] *INFO:   Added 0 filler inst  (cell FILLCELL_X32 / prefix FILLER).
[02/18 17:58:21     58s] *INFO:   Added 0 filler inst  (cell FILLCELL_X16 / prefix FILLER).
[02/18 17:58:21     58s] *INFO:   Added 1 filler inst  (cell FILLCELL_X8 / prefix FILLER).
[02/18 17:58:21     58s] *INFO:   Added 2 filler insts (cell FILLCELL_X4 / prefix FILLER).
[02/18 17:58:21     58s] *INFO:   Added 3 filler insts (cell FILLCELL_X2 / prefix FILLER).
[02/18 17:58:21     58s] *INFO:   Added 2 filler insts (cell FILLCELL_X1 / prefix FILLER).
[02/18 17:58:21     58s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.012, REAL:0.011, MEM:2240.7M, EPOCH TIME: 1771466301.195387
[02/18 17:58:21     58s] *INFO: Total 8 filler insts added - prefix FILLER (CPU: 0:00:00.0).
[02/18 17:58:21     58s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.012, REAL:0.012, MEM:2240.7M, EPOCH TIME: 1771466301.195657
[02/18 17:58:21     58s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:2240.7M, EPOCH TIME: 1771466301.195955
[02/18 17:58:21     58s] For 8 new insts, OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.000, REAL:0.000, MEM:2240.7M, EPOCH TIME: 1771466301.196145
[02/18 17:58:21     58s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.013, REAL:0.012, MEM:2240.7M, EPOCH TIME: 1771466301.196191
[02/18 17:58:21     58s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.013, REAL:0.012, MEM:2240.7M, EPOCH TIME: 1771466301.196226
[02/18 17:58:21     58s] OPERPROF:   Starting spDPlaceCleanup(full) at level 2, MEM:2240.7M, EPOCH TIME: 1771466301.196290
[02/18 17:58:21     58s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:322).
[02/18 17:58:21     58s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:21     58s] All LLGs are deleted
[02/18 17:58:21     58s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:21     58s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:21     58s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2240.7M, EPOCH TIME: 1771466301.197372
[02/18 17:58:21     58s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:2240.7M, EPOCH TIME: 1771466301.197448
[02/18 17:58:21     58s] OPERPROF:   Finished spDPlaceCleanup(full) at level 2, CPU:0.002, REAL:0.002, MEM:2202.7M, EPOCH TIME: 1771466301.197956
[02/18 17:58:21     58s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:0.027, REAL:0.032, MEM:2202.7M, EPOCH TIME: 1771466301.198024
[02/18 17:58:21     58s] **WARN: (IMPVFG-173):	Verify Geometry does not write any warning markers, so the -warning option does not change the output of the tool. The option will be removed from future releases.
[02/18 17:58:21     58s]  *** Starting Verify Geometry (MEM: 2202.7) ***
[02/18 17:58:21     58s] 
[02/18 17:58:21     58s] **WARN: (IMPVFG-257):	setVerifyGeometryMode/verifyGeometry command is obsolete and should not be used any more. It still works in this release but will be removed in future release. You should change to use set_verify_drc_mode/verify_drc which is the replacement tool for verifyGeometry.
[02/18 17:58:21     58s]   VERIFY GEOMETRY ...... Starting Verification
[02/18 17:58:21     58s]   VERIFY GEOMETRY ...... Initializing
[02/18 17:58:21     58s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[02/18 17:58:21     58s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[02/18 17:58:21     58s]                   ...... bin size: 2160
[02/18 17:58:21     58s]   VERIFY GEOMETRY ...... SubArea : 1 of 1
[02/18 17:58:21     58s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[02/18 17:58:21     58s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[02/18 17:58:21     58s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[02/18 17:58:21     58s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[02/18 17:58:21     58s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
[02/18 17:58:21     58s] VG: elapsed time: 0.00
[02/18 17:58:21     58s] Begin Summary ...
[02/18 17:58:21     58s]   Cells       : 0
[02/18 17:58:21     58s]   SameNet     : 0
[02/18 17:58:21     58s]   Wiring      : 0
[02/18 17:58:21     58s]   Antenna     : 0
[02/18 17:58:21     58s]   Short       : 0
[02/18 17:58:21     58s]   Overlap     : 0
[02/18 17:58:21     58s] End Summary
[02/18 17:58:21     58s] 
[02/18 17:58:21     58s]   Verification Complete : 0 Viols.  0 Wrngs.
[02/18 17:58:21     58s] 
[02/18 17:58:21     58s] **********End: VERIFY GEOMETRY**********
[02/18 17:58:21     58s]  *** verify geometry (CPU: 0:00:00.2  MEM: 358.5M)
[02/18 17:58:21     58s] 
[02/18 17:58:21     58s] <CMD> summaryReport -noHtml -outfile /u/ee/ugrad/palatics/ee201a/lab4/output/part2_run_20260218_175712_1716857_util0.991/timing_driven/timing_driven_summary.rpt
[02/18 17:58:21     58s] Start to collect the design information.
[02/18 17:58:21     58s] Build netlist information for Cell s1494_bench.
[02/18 17:58:21     58s] Finished collecting the design information.
[02/18 17:58:21     58s] Generating standard cells used in the design report.
[02/18 17:58:21     58s] Analyze library ... 
[02/18 17:58:21     58s] Analyze netlist ... 
[02/18 17:58:21     58s] Analyze timing ... 
[02/18 17:58:21     58s] Analyze floorplan/placement ... 
[02/18 17:58:21     58s] All LLGs are deleted
[02/18 17:58:21     58s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:21     58s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:21     58s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2561.2M, EPOCH TIME: 1771466301.374424
[02/18 17:58:21     58s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2561.2M, EPOCH TIME: 1771466301.374482
[02/18 17:58:21     58s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2561.2M, EPOCH TIME: 1771466301.374617
[02/18 17:58:21     58s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:21     58s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:21     58s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2561.2M, EPOCH TIME: 1771466301.374791
[02/18 17:58:21     58s] Max number of tech site patterns supported in site array is 256.
[02/18 17:58:21     58s] Core basic site is NCSU_FreePDK_45nm
[02/18 17:58:21     58s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2561.2M, EPOCH TIME: 1771466301.377514
[02/18 17:58:21     58s] After signature check, allow fast init is false, keep pre-filter is true.
[02/18 17:58:21     58s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[02/18 17:58:21     58s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2561.2M, EPOCH TIME: 1771466301.377925
[02/18 17:58:21     58s] SiteArray: non-trimmed site array dimensions = 13 x 101
[02/18 17:58:21     58s] SiteArray: use 20,480 bytes
[02/18 17:58:21     58s] SiteArray: current memory after site array memory allocation 2561.2M
[02/18 17:58:21     58s] SiteArray: FP blocked sites are writable
[02/18 17:58:21     58s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2561.2M, EPOCH TIME: 1771466301.378826
[02/18 17:58:21     58s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:2561.2M, EPOCH TIME: 1771466301.379110
[02/18 17:58:21     58s] SiteArray: number of non floorplan blocked sites for llg default is 1313
[02/18 17:58:21     58s] Atter site array init, number of instance map data is 0.
[02/18 17:58:21     58s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.003, REAL:0.005, MEM:2561.2M, EPOCH TIME: 1771466301.379847
[02/18 17:58:21     58s] 
[02/18 17:58:21     58s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/18 17:58:21     58s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/18 17:58:21     58s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.004, REAL:0.006, MEM:2561.2M, EPOCH TIME: 1771466301.380651
[02/18 17:58:21     58s] All LLGs are deleted
[02/18 17:58:21     58s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:21     58s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:21     58s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2561.2M, EPOCH TIME: 1771466301.381147
[02/18 17:58:21     58s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2561.2M, EPOCH TIME: 1771466301.381400
[02/18 17:58:21     58s] Analysis Routing ...
[02/18 17:58:21     58s] Report saved in file /u/ee/ugrad/palatics/ee201a/lab4/output/part2_run_20260218_175712_1716857_util0.991/timing_driven/timing_driven_summary.rpt
[02/18 17:58:21     58s] <CMD> reportGateCount -level 10 -outfile /u/ee/ugrad/palatics/ee201a/lab4/output/part2_run_20260218_175712_1716857_util0.991/timing_driven/timing_driven_gate_count.rpt
[02/18 17:58:21     58s] Gate area 0.7980 um^2
[02/18 17:58:21     58s] <CMD> checkDesign -io -netlist -physicalLibrary -powerGround -tieHilo -timingLibrary -floorplan -place -noHtml -outfile /u/ee/ugrad/palatics/ee201a/lab4/output/part2_run_20260218_175712_1716857_util0.991/timing_driven/timing_driven_design.rpt
[02/18 17:58:21     58s] OPERPROF: Starting checkPlace at level 1, MEM:2561.2M, EPOCH TIME: 1771466301.390688
[02/18 17:58:21     58s] Processing tracks to init pin-track alignment.
[02/18 17:58:21     58s] z: 2, totalTracks: 1
[02/18 17:58:21     58s] z: 4, totalTracks: 1
[02/18 17:58:21     58s] z: 6, totalTracks: 1
[02/18 17:58:21     58s] z: 8, totalTracks: 1
[02/18 17:58:21     58s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[02/18 17:58:21     58s] All LLGs are deleted
[02/18 17:58:21     58s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:21     58s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:21     58s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2561.2M, EPOCH TIME: 1771466301.391935
[02/18 17:58:21     58s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2561.2M, EPOCH TIME: 1771466301.392306
[02/18 17:58:21     58s] # Building s1494_bench llgBox search-tree.
[02/18 17:58:21     58s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2561.2M, EPOCH TIME: 1771466301.392686
[02/18 17:58:21     58s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:21     58s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:21     58s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2561.2M, EPOCH TIME: 1771466301.393371
[02/18 17:58:21     58s] Max number of tech site patterns supported in site array is 256.
[02/18 17:58:21     58s] Core basic site is NCSU_FreePDK_45nm
[02/18 17:58:21     58s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2561.2M, EPOCH TIME: 1771466301.396030
[02/18 17:58:21     58s] After signature check, allow fast init is false, keep pre-filter is true.
[02/18 17:58:21     58s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[02/18 17:58:21     58s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2561.2M, EPOCH TIME: 1771466301.396466
[02/18 17:58:21     58s] SiteArray: non-trimmed site array dimensions = 13 x 101
[02/18 17:58:21     58s] SiteArray: use 20,480 bytes
[02/18 17:58:21     58s] SiteArray: current memory after site array memory allocation 2561.2M
[02/18 17:58:21     58s] SiteArray: FP blocked sites are writable
[02/18 17:58:21     58s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/18 17:58:21     58s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2561.2M, EPOCH TIME: 1771466301.403140
[02/18 17:58:21     58s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.002, MEM:2561.2M, EPOCH TIME: 1771466301.405391
[02/18 17:58:21     58s] SiteArray: number of non floorplan blocked sites for llg default is 1313
[02/18 17:58:21     58s] Atter site array init, number of instance map data is 0.
[02/18 17:58:21     58s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.003, REAL:0.014, MEM:2561.2M, EPOCH TIME: 1771466301.407258
[02/18 17:58:21     58s] 
[02/18 17:58:21     58s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/18 17:58:21     58s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/18 17:58:21     58s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.004, REAL:0.016, MEM:2561.2M, EPOCH TIME: 1771466301.409110
[02/18 17:58:21     58s] Begin checking placement ... (start mem=2561.2M, init mem=2561.2M)
[02/18 17:58:21     58s] Begin checking exclusive groups violation ...
[02/18 17:58:21     58s] There are 0 groups to check, max #box is 0, total #box is 0
[02/18 17:58:21     58s] Finished checking exclusive groups violations. Found 0 Vio.
[02/18 17:58:21     58s] 
[02/18 17:58:21     58s] Running CheckPlace using 1 thread in normal mode...
[02/18 17:58:21     58s] 
[02/18 17:58:21     58s] ...checkPlace normal is done!
[02/18 17:58:21     58s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2561.2M, EPOCH TIME: 1771466301.416637
[02/18 17:58:21     58s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.003, MEM:2561.2M, EPOCH TIME: 1771466301.419705
[02/18 17:58:21     58s] *info: Recommended don't use cell = 0           
[02/18 17:58:21     58s] *info: Placed = 322           
[02/18 17:58:21     58s] *info: Unplaced = 0           
[02/18 17:58:21     58s] Placement Density:100.00%(349/349)
[02/18 17:58:21     58s] Placement Density (including fixed std cells):100.00%(349/349)
[02/18 17:58:21     58s] All LLGs are deleted
[02/18 17:58:21     58s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:322).
[02/18 17:58:21     58s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:21     58s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2561.2M, EPOCH TIME: 1771466301.432455
[02/18 17:58:21     58s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2561.2M, EPOCH TIME: 1771466301.432516
[02/18 17:58:21     58s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:21     58s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/18 17:58:21     58s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2561.2M)
[02/18 17:58:21     58s] OPERPROF: Finished checkPlace at level 1, CPU:0.011, REAL:0.042, MEM:2561.2M, EPOCH TIME: 1771466301.432824
[02/18 17:58:21     58s] ############################################################################
[02/18 17:58:21     58s] # Innovus Netlist Design Rule Check
[02/18 17:58:21     58s] # Wed Feb 18 17:58:21 2026
############################################################################
[02/18 17:58:21     58s] Design: s1494_bench
[02/18 17:58:21     58s] 
[02/18 17:58:21     58s] ------ Design Summary:
[02/18 17:58:21     58s] Total Standard Cell Number   (cells) : 322
[02/18 17:58:21     58s] Total Block Cell Number      (cells) : 0
[02/18 17:58:21     58s] Total I/O Pad Cell Number    (cells) : 0
[02/18 17:58:21     58s] Total Standard Cell Area     ( um^2) : 349.26
[02/18 17:58:21     58s] Total Block Cell Area        ( um^2) : 0.00
[02/18 17:58:21     58s] Total I/O Pad Cell Area      ( um^2) : 0.00
[02/18 17:58:21     58s] 
[02/18 17:58:21     58s] ------ Design Statistics:
[02/18 17:58:21     58s] 
[02/18 17:58:21     58s] Number of Instances            : 322
[02/18 17:58:21     58s] Number of Non-uniquified Insts : 311
[02/18 17:58:21     58s] Number of Nets                 : 332
[02/18 17:58:21     58s] Average number of Pins per Net : 3.61
[02/18 17:58:21     58s] Maximum number of Pins in Net  : 18
[02/18 17:58:21     58s] 
[02/18 17:58:21     58s] ------ I/O Port summary
[02/18 17:58:21     58s] 
[02/18 17:58:21     58s] Number of Primary I/O Ports    : 29
[02/18 17:58:21     58s] Number of Input Ports          : 10
[02/18 17:58:21     58s] Number of Output Ports         : 19
[02/18 17:58:21     58s] Number of Bidirectional Ports  : 0
[02/18 17:58:21     58s] Number of Power/Ground Ports   : 0
[02/18 17:58:21     58s] Number of Floating Ports                     *: 0
[02/18 17:58:21     58s] Number of Ports Connected to Multiple Pads   *: 0
[02/18 17:58:21     58s] Number of Ports Connected to Core Instances   : 29
[02/18 17:58:21     58s] **WARN: (IMPREPO-202):	There are 29 Ports connected to core instances.
[02/18 17:58:21     58s] 
[02/18 17:58:21     58s] ------ Design Rule Checking:
[02/18 17:58:21     58s] 
[02/18 17:58:21     58s] Number of Output Pins connect to Power/Ground *: 0
[02/18 17:58:21     58s] Number of Insts with Input Pins tied together ?: 0
[02/18 17:58:21     58s] Number of TieHi/Lo term nets not connected to instance's PG terms ?: 0
[02/18 17:58:21     58s] Number of Input/InOut Floating Pins            : 0
[02/18 17:58:21     58s] Number of Output Floating Pins                 : 0
[02/18 17:58:21     58s] Number of Output Term Marked TieHi/Lo         *: 0
[02/18 17:58:21     58s] 
[02/18 17:58:21     58s] Number of nets with tri-state drivers          : 0
[02/18 17:58:21     58s] Number of nets with parallel drivers           : 0
[02/18 17:58:21     58s] Number of nets with multiple drivers           : 0
[02/18 17:58:21     58s] Number of nets with no driver (No FanIn)       : 0
[02/18 17:58:21     58s] Number of Output Floating nets (No FanOut)     : 0
[02/18 17:58:21     58s] Number of High Fanout nets (>50)               : 0
[02/18 17:58:21     58s] **WARN: (IMPREPO-231):	Input netlist has a cell 'FILLCELL_X8' which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change. Instances of this cell are : <output of dbGet top.insts.cell.name <the cell> -p2
[02/18 17:58:21     58s] **WARN: (IMPREPO-231):	Input netlist has a cell 'FILLCELL_X2' which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change. Instances of this cell are : <output of dbGet top.insts.cell.name <the cell> -p2
[02/18 17:58:21     58s] **WARN: (IMPREPO-231):	Input netlist has a cell 'FILLCELL_X1' which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change. Instances of this cell are : <output of dbGet top.insts.cell.name <the cell> -p2
[02/18 17:58:21     58s] **WARN: (IMPREPO-231):	Input netlist has a cell 'FILLCELL_X4' which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change. Instances of this cell are : <output of dbGet top.insts.cell.name <the cell> -p2
[02/18 17:58:21     58s] 
[02/18 17:58:21     58s] # Number of cells of input netlist marked dont_use = 4.
[02/18 17:58:21     58s] 
[02/18 17:58:21     58s] **WARN: (IMPREPO-213):	There are 29 I/O Pins connected to Non-IO Insts.
[02/18 17:58:21     58s] Checking routing tracks.....
[02/18 17:58:21     58s] Checking other grids.....
[02/18 17:58:21     58s] Checking routing blockage.....
[02/18 17:58:21     58s] Checking components.....
[02/18 17:58:21     58s] Checking constraints (guide/region/fence).....
[02/18 17:58:21     58s] Checking groups.....
[02/18 17:58:21     58s] Checking Ptn Core Box.....
[02/18 17:58:21     58s] 
[02/18 17:58:21     58s] Checking Preroutes.....
[02/18 17:58:21     58s] No. of regular pre-routes not on tracks : 0 
[02/18 17:58:21     58s]  Design check done.
[02/18 17:58:21     58s] 
[02/18 17:58:21     58s] 
[02/18 17:58:21     58s] ---
[02/18 17:58:21     58s] --- Please refer to file /u/ee/ugrad/palatics/ee201a/lab4/output/part2_run_20260218_175712_1716857_util0.991/timing_driven/timing_driven_design.rpt for detailed report.
[02/18 17:58:21     58s] ---
[02/18 17:58:21     58s] 
[02/18 17:58:21     58s] *** Summary of all messages that are not suppressed in this session:
[02/18 17:58:21     58s] Severity  ID               Count  Summary                                  
[02/18 17:58:21     58s] WARNING   IMPREPO-231          4  Input netlist has a cell '%s' which is m...
[02/18 17:58:21     58s] WARNING   IMPREPO-202          1  There are %d Ports connected to core ins...
[02/18 17:58:21     58s] WARNING   IMPREPO-213          1  There are %d I/O Pins connected to Non-I...
[02/18 17:58:21     58s] *** Message Summary: 6 warning(s), 0 error(s)
[02/18 17:58:21     58s] 
[02/18 17:58:21     58s] <CMD> saveDesign /u/ee/ugrad/palatics/ee201a/lab4/output/part2_run_20260218_175712_1716857_util0.991/timing_driven/s1494_timing_driven_part2.invs
[02/18 17:58:21     58s] The in-memory database contained RC information but was not saved. To save 
[02/18 17:58:21     58s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[02/18 17:58:21     58s] so it should only be saved when it is really desired.
[02/18 17:58:21     58s] #% Begin save design ... (date=02/18 17:58:21, mem=1923.8M)
[02/18 17:58:21     58s] % Begin Save ccopt configuration ... (date=02/18 17:58:21, mem=1923.9M)
[02/18 17:58:21     58s] % End Save ccopt configuration ... (date=02/18 17:58:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=1924.1M, current mem=1924.1M)
[02/18 17:58:21     58s] % Begin Save netlist data ... (date=02/18 17:58:21, mem=1924.1M)
[02/18 17:58:21     58s] Writing Binary DB to /u/ee/ugrad/palatics/ee201a/lab4/output/part2_run_20260218_175712_1716857_util0.991/timing_driven/s1494_timing_driven_part2.invs.dat/s1494_bench.v.bin in single-threaded mode...
[02/18 17:58:21     58s] % End Save netlist data ... (date=02/18 17:58:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=1924.5M, current mem=1924.5M)
[02/18 17:58:21     58s] Saving symbol-table file ...
[02/18 17:58:21     58s] Saving congestion map file /u/ee/ugrad/palatics/ee201a/lab4/output/part2_run_20260218_175712_1716857_util0.991/timing_driven/s1494_timing_driven_part2.invs.dat/s1494_bench.route.congmap.gz ...
[02/18 17:58:21     58s] % Begin Save AAE data ... (date=02/18 17:58:21, mem=1924.5M)
[02/18 17:58:21     58s] Saving AAE Data ...
[02/18 17:58:21     58s] % End Save AAE data ... (date=02/18 17:58:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=1924.5M, current mem=1924.5M)
[02/18 17:58:21     58s] Saving preference file /u/ee/ugrad/palatics/ee201a/lab4/output/part2_run_20260218_175712_1716857_util0.991/timing_driven/s1494_timing_driven_part2.invs.dat/gui.pref.tcl ...
[02/18 17:58:21     58s] Saving mode setting ...
[02/18 17:58:21     58s] Saving global file ...
[02/18 17:58:22     58s] % Begin Save floorplan data ... (date=02/18 17:58:22, mem=1926.2M)
[02/18 17:58:22     58s] Saving floorplan file ...
[02/18 17:58:22     58s] % End Save floorplan data ... (date=02/18 17:58:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=1926.3M, current mem=1926.3M)
[02/18 17:58:22     58s] Saving PG file /u/ee/ugrad/palatics/ee201a/lab4/output/part2_run_20260218_175712_1716857_util0.991/timing_driven/s1494_timing_driven_part2.invs.dat/s1494_bench.pg.gz, version#2, (Created by Innovus v21.39-s058_1 on Wed Feb 18 17:58:22 2026)
[02/18 17:58:22     58s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2231.7M) ***
[02/18 17:58:22     58s] Saving Drc markers ...
[02/18 17:58:22     58s] ... No Drc file written since there is no markers found.
[02/18 17:58:22     58s] % Begin Save placement data ... (date=02/18 17:58:22, mem=1926.3M)
[02/18 17:58:22     58s] ** Saving stdCellPlacement_binary (version# 2) ...
[02/18 17:58:22     58s] Save Adaptive View Pruning View Names to Binary file
[02/18 17:58:22     58s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2234.7M) ***
[02/18 17:58:22     58s] % End Save placement data ... (date=02/18 17:58:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=1926.5M, current mem=1926.5M)
[02/18 17:58:22     58s] % Begin Save routing data ... (date=02/18 17:58:22, mem=1926.5M)
[02/18 17:58:22     58s] Saving route file ...
[02/18 17:58:22     58s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2231.7M) ***
[02/18 17:58:22     58s] % End Save routing data ... (date=02/18 17:58:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=1926.7M, current mem=1926.7M)
[02/18 17:58:22     58s] Saving property file /u/ee/ugrad/palatics/ee201a/lab4/output/part2_run_20260218_175712_1716857_util0.991/timing_driven/s1494_timing_driven_part2.invs.dat/s1494_bench.prop
[02/18 17:58:22     58s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2234.7M) ***
[02/18 17:58:22     58s] #Saving pin access data to file /u/ee/ugrad/palatics/ee201a/lab4/output/part2_run_20260218_175712_1716857_util0.991/timing_driven/s1494_timing_driven_part2.invs.dat/s1494_bench.apa ...
[02/18 17:58:22     58s] #
[02/18 17:58:22     58s] % Begin Save power constraints data ... (date=02/18 17:58:22, mem=1927.8M)
[02/18 17:58:22     58s] % End Save power constraints data ... (date=02/18 17:58:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=1927.8M, current mem=1927.8M)
[02/18 17:58:23     58s] Generated self-contained design s1494_timing_driven_part2.invs.dat
[02/18 17:58:23     58s] #% End save design ... (date=02/18 17:58:23, total cpu=0:00:00.6, real=0:00:02.0, peak res=1929.3M, current mem=1929.3M)
[02/18 17:58:23     58s] *** Message Summary: 0 warning(s), 0 error(s)
[02/18 17:58:23     58s] 
[02/18 17:58:23     58s] <CMD> setAnalysisMode -checkType setup -asyncChecks async -skew true
[02/18 17:58:23     58s] <CMD> buildTimingGraph
[02/18 17:58:23     58s] <CMD> report_timing -nworst 10 -net > $setup_rpt
[02/18 17:58:23     58s] <CMD> setAnalysisMode -checkType hold -asyncChecks async -skew true
[02/18 17:58:23     58s] <CMD> buildTimingGraph
[02/18 17:58:23     58s] <CMD> report_timing -nworst 10 -net > $hold_rpt
[02/18 17:58:23     59s] AAE_INFO: opIsDesignInPostRouteState() is 1
[02/18 17:58:23     59s] AAE_INFO: resetNetProps viewIdx 0 
[02/18 17:58:23     59s] Starting SI iteration 1 using Infinite Timing Windows
[02/18 17:58:23     59s] #################################################################################
[02/18 17:58:23     59s] # Design Stage: PostRoute
[02/18 17:58:23     59s] # Design Name: s1494_bench
[02/18 17:58:23     59s] # Design Mode: 45nm
[02/18 17:58:23     59s] # Analysis Mode: MMMC OCV 
[02/18 17:58:23     59s] # Parasitics Mode: SPEF/RCDB 
[02/18 17:58:23     59s] # Signoff Settings: SI On 
[02/18 17:58:23     59s] #################################################################################
[02/18 17:58:23     59s] AAE_INFO: 1 threads acquired from CTE.
[02/18 17:58:23     59s] Setting infinite Tws ...
[02/18 17:58:23     59s] First Iteration Infinite Tw... 
[02/18 17:58:23     59s] Calculate late delays in OCV mode...
[02/18 17:58:23     59s] Calculate early delays in OCV mode...
[02/18 17:58:23     59s] Topological Sorting (REAL = 0:00:00.0, MEM = 2236.2M, InitMEM = 2236.2M)
[02/18 17:58:23     59s] Start delay calculation (fullDC) (1 T). (MEM=2236.21)
[02/18 17:58:23     59s] End AAE Lib Interpolated Model. (MEM=2247.82 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/18 17:58:23     59s] Total number of fetched objects 330
[02/18 17:58:23     59s] AAE_INFO-618: Total number of nets in the design is 332,  100.0 percent of the nets selected for SI analysis
[02/18 17:58:23     59s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/18 17:58:23     59s] End delay calculation. (MEM=2295.52 CPU=0:00:00.1 REAL=0:00:00.0)
[02/18 17:58:23     59s] End delay calculation (fullDC). (MEM=2295.52 CPU=0:00:00.2 REAL=0:00:00.0)
[02/18 17:58:23     59s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2295.5M) ***
[02/18 17:58:23     59s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2303.5M)
[02/18 17:58:23     59s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/18 17:58:23     59s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2303.5M)
[02/18 17:58:23     59s] Starting SI iteration 2
[02/18 17:58:23     59s] Calculate late delays in OCV mode...
[02/18 17:58:23     59s] Calculate early delays in OCV mode...
[02/18 17:58:23     59s] Start delay calculation (fullDC) (1 T). (MEM=2255.63)
[02/18 17:58:23     59s] End AAE Lib Interpolated Model. (MEM=2255.63 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/18 17:58:23     59s] Glitch Analysis: View _default_view_ -- Total Number of Nets Skipped = 70. 
[02/18 17:58:23     59s] Glitch Analysis: View _default_view_ -- Total Number of Nets Analyzed = 330. 
[02/18 17:58:23     59s] Total number of fetched objects 330
[02/18 17:58:23     59s] AAE_INFO-618: Total number of nets in the design is 332,  0.9 percent of the nets selected for SI analysis
[02/18 17:58:23     59s] End delay calculation. (MEM=2299.32 CPU=0:00:00.0 REAL=0:00:00.0)
[02/18 17:58:23     59s] End delay calculation (fullDC). (MEM=2299.32 CPU=0:00:00.0 REAL=0:00:00.0)
[02/18 17:58:23     59s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2299.3M) ***
[02/18 17:58:23     59s] <CMD> report_power > /u/ee/ugrad/palatics/ee201a/lab4/output/part2_run_20260218_175712_1716857_util0.991/timing_driven/metrics/timing_driven_final_postroute_power.rpt
[02/18 17:58:23     59s] env CDS_WORKAREA is set to /w/home.19/ee/ugrad/palatics/ee201a/lab4
[02/18 17:58:23     59s] 
[02/18 17:58:23     59s] Begin Power Analysis
[02/18 17:58:23     59s] 
[02/18 17:58:23     59s]              0V	    VSS
[02/18 17:58:23     59s]            1.1V	    VDD
[02/18 17:58:23     59s] Begin Processing Timing Library for Power Calculation
[02/18 17:58:23     59s] 
[02/18 17:58:23     59s] Ended Processing Timing Library for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1934.35MB/3677.87MB/1934.35MB)
[02/18 17:58:23     59s] 
[02/18 17:58:23     59s] 
[02/18 17:58:23     59s] 
[02/18 17:58:23     59s] Begin Processing Power Net/Grid for Power Calculation
[02/18 17:58:23     59s] 
[02/18 17:58:23     59s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1934.35MB/3677.87MB/1934.35MB)
[02/18 17:58:23     59s] 
[02/18 17:58:23     59s] Begin Processing Timing Window Data for Power Calculation
[02/18 17:58:23     59s] 
[02/18 17:58:23     59s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1934.35MB/3677.87MB/1934.35MB)
[02/18 17:58:23     59s] 
[02/18 17:58:23     59s] Begin Processing User Attributes
[02/18 17:58:23     59s] 
[02/18 17:58:23     59s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1934.35MB/3677.87MB/1934.35MB)
[02/18 17:58:23     59s] 
[02/18 17:58:23     59s] Begin Processing Signal Activity
[02/18 17:58:23     59s] 
[02/18 17:58:24     59s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1934.35MB/3677.87MB/1934.35MB)
[02/18 17:58:24     59s] 
[02/18 17:58:24     59s] Begin Power Computation
[02/18 17:58:24     59s] 
[02/18 17:58:24     59s]       ----------------------------------------------------------
[02/18 17:58:24     59s]       # of cell(s) missing both power/leakage table: 0
[02/18 17:58:24     59s]       # of cell(s) missing power table: 0
[02/18 17:58:24     59s]       # of cell(s) missing leakage table: 0
[02/18 17:58:24     59s]       ----------------------------------------------------------
[02/18 17:58:24     59s] 
[02/18 17:58:24     59s] 
[02/18 17:58:24     59s]       # of MSMV cell(s) missing power_level: 0
[02/18 17:58:24     59s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1935.17MB/3685.88MB/1935.17MB)
[02/18 17:58:24     59s] 
[02/18 17:58:24     59s] Begin Processing User Attributes
[02/18 17:58:24     59s] 
[02/18 17:58:24     59s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1935.17MB/3685.88MB/1935.17MB)
[02/18 17:58:24     59s] 
[02/18 17:58:24     59s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1935.17MB/3685.88MB/1935.17MB)
[02/18 17:58:24     59s] 
[02/18 17:58:24     59s] *



[02/18 17:58:24     59s] Total Power
[02/18 17:58:24     59s] -----------------------------------------------------------------------------------------
[02/18 17:58:24     59s] Total Internal Power:        0.08173042 	   49.1715%
[02/18 17:58:24     59s] Total Switching Power:       0.07951058 	   47.8360%
[02/18 17:58:24     59s] Total Leakage Power:         0.00497407 	    2.9926%
[02/18 17:58:24     59s] Total Power:                 0.16621507
[02/18 17:58:24     59s] -----------------------------------------------------------------------------------------
[02/18 17:58:24     59s] Processing average sequential pin duty cycle 
[02/18 17:58:24     59s] 
[02/18 17:58:24     59s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/18 17:58:24     59s] Summary for sequential cells identification: 
[02/18 17:58:24     59s]   Identified SBFF number: 16
[02/18 17:58:24     59s]   Identified MBFF number: 0
[02/18 17:58:24     59s]   Identified SB Latch number: 0
[02/18 17:58:24     59s]   Identified MB Latch number: 0
[02/18 17:58:24     59s]   Not identified SBFF number: 0
[02/18 17:58:24     59s]   Not identified MBFF number: 0
[02/18 17:58:24     59s]   Not identified SB Latch number: 0
[02/18 17:58:24     59s]   Not identified MB Latch number: 0
[02/18 17:58:24     59s]   Number of sequential cells which are not FFs: 13
[02/18 17:58:24     59s]  Visiting view : _default_view_
[02/18 17:58:24     59s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[02/18 17:58:24     59s]    : PowerDomain = none : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = -1
[02/18 17:58:24     59s]  Visiting view : _default_view_
[02/18 17:58:24     59s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[02/18 17:58:24     59s]    : PowerDomain = none : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = -1
[02/18 17:58:24     59s] TLC MultiMap info (StdDelay):
[02/18 17:58:24     59s]   : _default_delay_corner_ + default_library_set + 1 + no RcCorner := 10.9ps
[02/18 17:58:24     59s]   : _default_delay_corner_ + default_library_set + 1 + _default_rc_corner_ := 11.9ps
[02/18 17:58:24     59s]  Setting StdDelay to: 11.9ps
[02/18 17:58:24     59s] 
[02/18 17:58:24     59s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/18 17:58:24     59s] 
[02/18 17:58:24     59s] *** Memory Usage v#1 (Current mem = 2273.320M, initial mem = 486.996M) ***
[02/18 17:58:24     59s] 
[02/18 17:58:24     59s] *** Summary of all messages that are not suppressed in this session:
[02/18 17:58:24     59s] Severity  ID               Count  Summary                                  
[02/18 17:58:24     59s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[02/18 17:58:24     59s] WARNING   IMPPTN-867           1  Found use of %s. This will continue to w...
[02/18 17:58:24     59s] WARNING   IMPEXT-3087         40  Fill active spacing for layer %s is not ...
[02/18 17:58:24     59s] WARNING   IMPEXT-6197         15  The Cap table file is not specified. Thi...
[02/18 17:58:24     59s] WARNING   IMPEXT-2766         10  The sheet resistance for layer %s is not...
[02/18 17:58:24     59s] WARNING   IMPEXT-2773         10  The via resistance between layers %s and...
[02/18 17:58:24     59s] WARNING   IMPEXT-2882          9  Unable to find the resistance for via '%...
[02/18 17:58:24     59s] WARNING   IMPEXT-3493          3  The design extraction status has been re...
[02/18 17:58:24     59s] WARNING   IMPEXT-3518          4  The lower process node is set (using com...
[02/18 17:58:24     59s] WARNING   IMPEXT-3032          4  Because the cap table file was not provi...
[02/18 17:58:24     59s] WARNING   IMPSYT-21024         1  Command "setMaxRouteLayer" has become ob...
[02/18 17:58:24     59s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[02/18 17:58:24     59s] WARNING   IMPVFG-257           1  setVerifyGeometryMode/verifyGeometry com...
[02/18 17:58:24     59s] WARNING   IMPVFG-173           1  Verify Geometry does not write any warni...
[02/18 17:58:24     59s] WARNING   IMPSP-5217           1  addFiller command is running on a postRo...
[02/18 17:58:24     59s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[02/18 17:58:24     59s] WARNING   IMPOPT-7320          2  Glitch fixing is enabled but glitch repo...
[02/18 17:58:24     59s] WARNING   IMPTR-9999           2  The trialRoute command is obsolete and s...
[02/18 17:58:24     59s] WARNING   IMPTR-9998           1  The setTrialRouteMode command is obsolet...
[02/18 17:58:24     59s] WARNING   IMPREPO-231          4  Input netlist has a cell '%s' which is m...
[02/18 17:58:24     59s] WARNING   IMPREPO-202          1  There are %d Ports connected to core ins...
[02/18 17:58:24     59s] WARNING   IMPREPO-213          1  There are %d I/O Pins connected to Non-I...
[02/18 17:58:24     59s] WARNING   NRGR-22              1  Design is already detail routed.         
[02/18 17:58:24     59s] WARNING   NRIG-1303            1  The congestion map does not match the GC...
[02/18 17:58:24     59s] WARNING   NRIF-91              1  Option setNanoRouteMode -routeTopRouting...
[02/18 17:58:24     59s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[02/18 17:58:24     59s] WARNING   IMPPSP-1003         18  Found use of '%s'. This will continue to...
[02/18 17:58:24     59s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[02/18 17:58:24     59s] WARNING   TCLNL-330            1  set_input_delay on clock root '%s' is no...
[02/18 17:58:24     59s] *** Message Summary: 142 warning(s), 0 error(s)
[02/18 17:58:24     59s] 
[02/18 17:58:24     59s] --- Ending "Innovus" (totcpu=0:00:59.7, real=0:01:12, mem=2273.3M) ---
