{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1462248178490 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1462248178490 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 02 23:02:58 2016 " "Processing started: Mon May 02 23:02:58 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1462248178490 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1462248178490 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LA_dig -c LA_dig " "Command: quartus_map --read_settings_files=on --write_settings_files=off LA_dig -c LA_dig" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1462248178490 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1462248181127 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "State state UART_wrapper.sv(3) " "Verilog HDL Declaration information at UART_wrapper.sv(3): object \"State\" differs only in case from object \"state\" in the same scope" {  } { { "UART_wrapper.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/UART_wrapper.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1462248256506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_wrapper " "Found entity 1: UART_wrapper" {  } { { "UART_wrapper.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/UART_wrapper.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462248256506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462248256506 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 UART_tx_stor.sv(19) " "Verilog HDL Expression warning at UART_tx_stor.sv(19): truncated literal to match 7 bits" {  } { { "UART_tx_stor.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/UART_tx_stor.sv" 19 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1462248256521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx_stor.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx_stor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_tx_stor " "Found entity 1: UART_tx_stor" {  } { { "UART_tx_stor.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/UART_tx_stor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462248256521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462248256521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx_count.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx_count.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_tx_count " "Found entity 1: UART_tx_count" {  } { { "UART_tx_count.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/UART_tx_count.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462248256537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462248256537 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SHIFT shift UART_tx_control.sv(3) " "Verilog HDL Declaration information at UART_tx_control.sv(3): object \"SHIFT\" differs only in case from object \"shift\" in the same scope" {  } { { "UART_tx_control.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/UART_tx_control.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1462248256537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_tx_control " "Found entity 1: UART_tx_control" {  } { { "UART_tx_control.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/UART_tx_control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462248256537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462248256537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx_baud.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx_baud.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_tx_baud " "Found entity 1: UART_tx_baud" {  } { { "UART_tx_baud.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/UART_tx_baud.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462248256537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462248256537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_tx " "Found entity 1: UART_tx" {  } { { "UART_tx.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/UART_tx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462248256552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462248256552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx_stor.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx_stor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_rx_stor " "Found entity 1: UART_rx_stor" {  } { { "UART_rx_stor.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/UART_rx_stor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462248256552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462248256552 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "State state UART_RX_Prot.sv(23) " "Verilog HDL Declaration information at UART_RX_Prot.sv(23): object \"State\" differs only in case from object \"state\" in the same scope" {  } { { "UART_RX_Prot.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/UART_RX_Prot.sv" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1462248256568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx_prot.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx_prot.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_RX_Prot " "Found entity 1: UART_RX_Prot" {  } { { "UART_RX_Prot.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/UART_RX_Prot.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462248256568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462248256568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx_count.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx_count.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_rx_count " "Found entity 1: UART_rx_count" {  } { { "UART_rx_count.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/UART_rx_count.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462248256568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462248256568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_rx_control " "Found entity 1: UART_rx_control" {  } { { "UART_rx_control.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/UART_rx_control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462248256568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462248256568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx_baud.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx_baud.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_rx_baud " "Found entity 1: UART_rx_baud" {  } { { "UART_rx_baud.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/UART_rx_baud.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462248256584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462248256584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_rx " "Found entity 1: UART_rx" {  } { { "UART_rx.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/UART_rx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462248256584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462248256584 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RX rx UART.sv(15) " "Verilog HDL Declaration information at UART.sv(15): object \"RX\" differs only in case from object \"rx\" in the same scope" {  } { { "UART.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/UART.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1462248256599 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TX tx UART.sv(20) " "Verilog HDL Declaration information at UART.sv(20): object \"TX\" differs only in case from object \"tx\" in the same scope" {  } { { "UART.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/UART.sv" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1462248256599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "UART.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/UART.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462248256599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462248256599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trigger_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file trigger_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Trigger_Unit " "Found entity 1: Trigger_Unit" {  } { { "Trigger_Unit.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/Trigger_Unit.sv" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462248256599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462248256599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trigger_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file trigger_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 trigger_logic " "Found entity 1: trigger_logic" {  } { { "trigger_logic.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/trigger_logic.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462248256599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462248256599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_rx_edge.sv 1 1 " "Found 1 design units, including 1 entities, in source file spi_rx_edge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_RX_Edge " "Found entity 1: SPI_RX_Edge" {  } { { "SPI_RX_Edge.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/SPI_RX_Edge.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462248256615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462248256615 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SHIFT shift SPI_RX.sv(43) " "Verilog HDL Declaration information at SPI_RX.sv(43): object \"SHIFT\" differs only in case from object \"shift\" in the same scope" {  } { { "SPI_RX.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/SPI_RX.sv" 43 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1462248256615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_rx.sv 1 1 " "Found 1 design units, including 1 entities, in source file spi_rx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_RX " "Found entity 1: SPI_RX" {  } { { "SPI_RX.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/SPI_RX.sv" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462248256615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462248256615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_mstr.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_mstr.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_mstr " "Found entity 1: SPI_mstr" {  } { { "SPI_mstr.v" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/SPI_mstr.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462248256630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462248256630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramqueue_post_synth.v 1 1 " "Found 1 design units, including 1 entities, in source file ramqueue_post_synth.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAMqueue_ENTRIES384_LOG29 " "Found entity 1: RAMqueue_ENTRIES384_LOG29" {  } { { "RAMqueue_post_synth.v" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/RAMqueue_post_synth.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462248256630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462248256630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramqueue.v 1 1 " "Found 1 design units, including 1 entities, in source file ramqueue.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAMqueue " "Found entity 1: RAMqueue" {  } { { "RAMqueue.v" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/RAMqueue.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462248256646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462248256646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm8.sv 1 1 " "Found 1 design units, including 1 entities, in source file pwm8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PWM8 " "Found entity 1: PWM8" {  } { { "PWM8.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/PWM8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462248256646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462248256646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "protocol_trigger_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file protocol_trigger_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Protocol_Trigger_Unit " "Found entity 1: Protocol_Trigger_Unit" {  } { { "Protocol_Trigger_Unit.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/Protocol_Trigger_Unit.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462248256662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462248256662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll8x_updated.v 1 1 " "Found 1 design units, including 1 entities, in source file pll8x_updated.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll8x_updated " "Found entity 1: pll8x_updated" {  } { { "pll8x_updated.v" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/pll8x_updated.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462248256662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462248256662 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RST_n rst_n LA_dig.sv(8) " "Verilog HDL Declaration information at LA_dig.sv(8): object \"RST_n\" differs only in case from object \"rst_n\" in the same scope" {  } { { "LA_dig.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/LA_dig.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1462248256662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "la_dig.sv 1 1 " "Found 1 design units, including 1 entities, in source file la_dig.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LA_dig " "Found entity 1: LA_dig" {  } { { "LA_dig.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/LA_dig.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462248256662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462248256662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dual_pwm.sv 1 1 " "Found 1 design units, including 1 entities, in source file dual_pwm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dual_PWM " "Found entity 1: dual_PWM" {  } { { "dual_PWM.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/dual_PWM.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462248256677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462248256677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dig_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file dig_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dig_core " "Found entity 1: dig_core" {  } { { "dig_core.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/dig_core.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462248256677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462248256677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462248256693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462248256693 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TX tx CommMaster.sv(13) " "Verilog HDL Declaration information at CommMaster.sv(13): object \"TX\" differs only in case from object \"tx\" in the same scope" {  } { { "CommMaster.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/CommMaster.sv" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1462248256693 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RX rx CommMaster.sv(10) " "Verilog HDL Declaration information at CommMaster.sv(10): object \"RX\" differs only in case from object \"rx\" in the same scope" {  } { { "CommMaster.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/CommMaster.sv" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1462248256693 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "State state CommMaster.sv(3) " "Verilog HDL Declaration information at CommMaster.sv(3): object \"State\" differs only in case from object \"state\" in the same scope" {  } { { "CommMaster.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/CommMaster.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1462248256693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "commmaster.sv 1 1 " "Found 1 design units, including 1 entities, in source file commmaster.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CommMaster " "Found entity 1: CommMaster" {  } { { "CommMaster.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/CommMaster.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462248256693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462248256693 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RESP resp cmd_cfg.sv(80) " "Verilog HDL Declaration information at cmd_cfg.sv(80): object \"RESP\" differs only in case from object \"resp\" in the same scope" {  } { { "cmd_cfg.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/cmd_cfg.sv" 80 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1462248256693 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Command command cmd_cfg.sv(77) " "Verilog HDL Declaration information at cmd_cfg.sv(77): object \"Command\" differs only in case from object \"command\" in the same scope" {  } { { "cmd_cfg.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/cmd_cfg.sv" 77 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1462248256693 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Register register cmd_cfg.sv(79) " "Verilog HDL Declaration information at cmd_cfg.sv(79): object \"Register\" differs only in case from object \"register\" in the same scope" {  } { { "cmd_cfg.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/cmd_cfg.sv" 79 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1462248256693 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "State state cmd_cfg.sv(80) " "Verilog HDL Declaration information at cmd_cfg.sv(80): object \"State\" differs only in case from object \"state\" in the same scope" {  } { { "cmd_cfg.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/cmd_cfg.sv" 80 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1462248256693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmd_cfg.sv 1 1 " "Found 1 design units, including 1 entities, in source file cmd_cfg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cmd_cfg " "Found entity 1: cmd_cfg" {  } { { "cmd_cfg.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/cmd_cfg.sv" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462248256693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462248256693 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RST_n rst_n clk_rst_smpl.sv(4) " "Verilog HDL Declaration information at clk_rst_smpl.sv(4): object \"RST_n\" differs only in case from object \"rst_n\" in the same scope" {  } { { "clk_rst_smpl.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/clk_rst_smpl.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1462248256708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_rst_smpl.sv 1 1 " "Found 1 design units, including 1 entities, in source file clk_rst_smpl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clk_rst_smpl " "Found entity 1: clk_rst_smpl" {  } { { "clk_rst_smpl.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/clk_rst_smpl.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462248256708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462248256708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "channel_trigger_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file channel_trigger_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Channel_Trigger_Unit " "Found entity 1: Channel_Trigger_Unit" {  } { { "Channel_Trigger_Unit.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/Channel_Trigger_Unit.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462248256708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462248256708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "channel_sample.sv 1 1 " "Found 1 design units, including 1 entities, in source file channel_sample.sv" { { "Info" "ISGN_ENTITY_NAME" "1 channel_sample " "Found entity 1: channel_sample" {  } { { "channel_sample.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/channel_sample.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462248256724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462248256724 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "State state Capture_Unit.sv(28) " "Verilog HDL Declaration information at Capture_Unit.sv(28): object \"State\" differs only in case from object \"state\" in the same scope" {  } { { "Capture_Unit.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/Capture_Unit.sv" 28 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1462248256724 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RUN run Capture_Unit.sv(28) " "Verilog HDL Declaration information at Capture_Unit.sv(28): object \"RUN\" differs only in case from object \"run\" in the same scope" {  } { { "Capture_Unit.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/Capture_Unit.sv" 28 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1462248256724 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DONE done Capture_Unit.sv(28) " "Verilog HDL Declaration information at Capture_Unit.sv(28): object \"DONE\" differs only in case from object \"done\" in the same scope" {  } { { "Capture_Unit.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/Capture_Unit.sv" 28 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1462248256724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "capture_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file capture_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Capture_Unit " "Found entity 1: Capture_Unit" {  } { { "Capture_Unit.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/Capture_Unit.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462248256724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462248256724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "afe.v 1 1 " "Found 1 design units, including 1 entities, in source file afe.v" { { "Info" "ISGN_ENTITY_NAME" "1 AFE " "Found entity 1: AFE" {  } { { "AFE.v" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/AFE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462248256724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462248256724 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "done UART_tx.sv(23) " "Verilog HDL Implicit Net warning at UART_tx.sv(23): created implicit net for \"done\"" {  } { { "UART_tx.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/UART_tx.sv" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462248256740 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "trig_set trigger_logic.sv(40) " "Verilog HDL Implicit Net warning at trigger_logic.sv(40): created implicit net for \"trig_set\"" {  } { { "trigger_logic.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/trigger_logic.sv" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462248256740 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "posedge_SS_n SPI_RX.sv(78) " "Verilog HDL Implicit Net warning at SPI_RX.sv(78): created implicit net for \"posedge_SS_n\"" {  } { { "SPI_RX.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/SPI_RX.sv" 78 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462248256740 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tx_done CommMaster.sv(28) " "Verilog HDL Implicit Net warning at CommMaster.sv(28): created implicit net for \"tx_done\"" {  } { { "CommMaster.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/CommMaster.sv" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462248256740 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LA_dig " "Elaborating entity \"LA_dig\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1462248257348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_rst_smpl clk_rst_smpl:iCLKRST " "Elaborating entity \"clk_rst_smpl\" for hierarchy \"clk_rst_smpl:iCLKRST\"" {  } { { "LA_dig.sv" "iCLKRST" { Text "I:/ece551/modelsim/project/ECE_551/Testing/LA_dig.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462248257364 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 clk_rst_smpl.sv(44) " "Verilog HDL assignment warning at clk_rst_smpl.sv(44): truncated value with size 32 to match size of target (2)" {  } { { "clk_rst_smpl.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/clk_rst_smpl.sv" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1462248257364 "|LA_dig|clk_rst_smpl:iCLKRST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 clk_rst_smpl.sv(80) " "Verilog HDL assignment warning at clk_rst_smpl.sv(80): truncated value with size 32 to match size of target (10)" {  } { { "clk_rst_smpl.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/clk_rst_smpl.sv" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1462248257364 "|LA_dig|clk_rst_smpl:iCLKRST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 clk_rst_smpl.sv(115) " "Verilog HDL assignment warning at clk_rst_smpl.sv(115): truncated value with size 32 to match size of target (2)" {  } { { "clk_rst_smpl.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/clk_rst_smpl.sv" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1462248257364 "|LA_dig|clk_rst_smpl:iCLKRST"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_PWM dual_PWM:iPWM " "Elaborating entity \"dual_PWM\" for hierarchy \"dual_PWM:iPWM\"" {  } { { "LA_dig.sv" "iPWM" { Text "I:/ece551/modelsim/project/ECE_551/Testing/LA_dig.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462248257365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM8 dual_PWM:iPWM\|PWM8:High " "Elaborating entity \"PWM8\" for hierarchy \"dual_PWM:iPWM\|PWM8:High\"" {  } { { "dual_PWM.sv" "High" { Text "I:/ece551/modelsim/project/ECE_551/Testing/dual_PWM.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462248257365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter dual_PWM:iPWM\|PWM8:High\|counter:coun " "Elaborating entity \"counter\" for hierarchy \"dual_PWM:iPWM\|PWM8:High\|counter:coun\"" {  } { { "PWM8.sv" "coun" { Text "I:/ece551/modelsim/project/ECE_551/Testing/PWM8.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462248257397 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 counter.sv(12) " "Verilog HDL assignment warning at counter.sv(12): truncated value with size 32 to match size of target (8)" {  } { { "counter.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/counter.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1462248257397 "|LA_dig|dual_PWM:iPWM|PWM8:High|counter:coun"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_wrapper UART_wrapper:iCOMM " "Elaborating entity \"UART_wrapper\" for hierarchy \"UART_wrapper:iCOMM\"" {  } { { "LA_dig.sv" "iCOMM" { Text "I:/ece551/modelsim/project/ECE_551/Testing/LA_dig.sv" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462248257397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART UART_wrapper:iCOMM\|UART:uart " "Elaborating entity \"UART\" for hierarchy \"UART_wrapper:iCOMM\|UART:uart\"" {  } { { "UART_wrapper.sv" "uart" { Text "I:/ece551/modelsim/project/ECE_551/Testing/UART_wrapper.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462248257412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_rx UART_wrapper:iCOMM\|UART:uart\|UART_rx:rx " "Elaborating entity \"UART_rx\" for hierarchy \"UART_wrapper:iCOMM\|UART:uart\|UART_rx:rx\"" {  } { { "UART.sv" "rx" { Text "I:/ece551/modelsim/project/ECE_551/Testing/UART.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462248257412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_rx_control UART_wrapper:iCOMM\|UART:uart\|UART_rx:rx\|UART_rx_control:control_dv " "Elaborating entity \"UART_rx_control\" for hierarchy \"UART_wrapper:iCOMM\|UART:uart\|UART_rx:rx\|UART_rx_control:control_dv\"" {  } { { "UART_rx.sv" "control_dv" { Text "I:/ece551/modelsim/project/ECE_551/Testing/UART_rx.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462248257428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_rx_count UART_wrapper:iCOMM\|UART:uart\|UART_rx:rx\|UART_rx_count:count_dv " "Elaborating entity \"UART_rx_count\" for hierarchy \"UART_wrapper:iCOMM\|UART:uart\|UART_rx:rx\|UART_rx_count:count_dv\"" {  } { { "UART_rx.sv" "count_dv" { Text "I:/ece551/modelsim/project/ECE_551/Testing/UART_rx.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462248257444 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART_rx_count.sv(26) " "Verilog HDL assignment warning at UART_rx_count.sv(26): truncated value with size 32 to match size of target (4)" {  } { { "UART_rx_count.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/UART_rx_count.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1462248257444 "|LA_dig|UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_count:count_dv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_rx_baud UART_wrapper:iCOMM\|UART:uart\|UART_rx:rx\|UART_rx_baud:baud_dv " "Elaborating entity \"UART_rx_baud\" for hierarchy \"UART_wrapper:iCOMM\|UART:uart\|UART_rx:rx\|UART_rx_baud:baud_dv\"" {  } { { "UART_rx.sv" "baud_dv" { Text "I:/ece551/modelsim/project/ECE_551/Testing/UART_rx.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462248257459 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 UART_rx_baud.sv(26) " "Verilog HDL assignment warning at UART_rx_baud.sv(26): truncated value with size 32 to match size of target (8)" {  } { { "UART_rx_baud.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/UART_rx_baud.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1462248257459 "|LA_dig|UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_baud:baud_dv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_rx_stor UART_wrapper:iCOMM\|UART:uart\|UART_rx:rx\|UART_rx_stor:stor_dv " "Elaborating entity \"UART_rx_stor\" for hierarchy \"UART_wrapper:iCOMM\|UART:uart\|UART_rx:rx\|UART_rx_stor:stor_dv\"" {  } { { "UART_rx.sv" "stor_dv" { Text "I:/ece551/modelsim/project/ECE_551/Testing/UART_rx.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462248257459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_tx UART_wrapper:iCOMM\|UART:uart\|UART_tx:tx " "Elaborating entity \"UART_tx\" for hierarchy \"UART_wrapper:iCOMM\|UART:uart\|UART_tx:tx\"" {  } { { "UART.sv" "tx" { Text "I:/ece551/modelsim/project/ECE_551/Testing/UART.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462248257475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_tx_control UART_wrapper:iCOMM\|UART:uart\|UART_tx:tx\|UART_tx_control:control_dv " "Elaborating entity \"UART_tx_control\" for hierarchy \"UART_wrapper:iCOMM\|UART:uart\|UART_tx:tx\|UART_tx_control:control_dv\"" {  } { { "UART_tx.sv" "control_dv" { Text "I:/ece551/modelsim/project/ECE_551/Testing/UART_tx.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462248257490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_tx_stor UART_wrapper:iCOMM\|UART:uart\|UART_tx:tx\|UART_tx_stor:stor_dv " "Elaborating entity \"UART_tx_stor\" for hierarchy \"UART_wrapper:iCOMM\|UART:uart\|UART_tx:tx\|UART_tx_stor:stor_dv\"" {  } { { "UART_tx.sv" "stor_dv" { Text "I:/ece551/modelsim/project/ECE_551/Testing/UART_tx.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462248257506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_tx_count UART_wrapper:iCOMM\|UART:uart\|UART_tx:tx\|UART_tx_count:count_dv " "Elaborating entity \"UART_tx_count\" for hierarchy \"UART_wrapper:iCOMM\|UART:uart\|UART_tx:tx\|UART_tx_count:count_dv\"" {  } { { "UART_tx.sv" "count_dv" { Text "I:/ece551/modelsim/project/ECE_551/Testing/UART_tx.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462248257506 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART_tx_count.sv(26) " "Verilog HDL assignment warning at UART_tx_count.sv(26): truncated value with size 32 to match size of target (4)" {  } { { "UART_tx_count.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/UART_tx_count.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1462248257522 "|LA_dig|UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_count:count_dv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_tx_baud UART_wrapper:iCOMM\|UART:uart\|UART_tx:tx\|UART_tx_baud:baud_dv " "Elaborating entity \"UART_tx_baud\" for hierarchy \"UART_wrapper:iCOMM\|UART:uart\|UART_tx:tx\|UART_tx_baud:baud_dv\"" {  } { { "UART_tx.sv" "baud_dv" { Text "I:/ece551/modelsim/project/ECE_551/Testing/UART_tx.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462248257522 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 UART_tx_baud.sv(26) " "Verilog HDL assignment warning at UART_tx_baud.sv(26): truncated value with size 32 to match size of target (8)" {  } { { "UART_tx_baud.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/UART_tx_baud.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1462248257522 "|LA_dig|UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_baud:baud_dv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAMqueue RAMqueue:iRAMCH1 " "Elaborating entity \"RAMqueue\" for hierarchy \"RAMqueue:iRAMCH1\"" {  } { { "LA_dig.sv" "iRAMCH1" { Text "I:/ece551/modelsim/project/ECE_551/Testing/LA_dig.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462248257522 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rdata RAMqueue.v(11) " "Output port \"rdata\" at RAMqueue.v(11) has no driver" {  } { { "RAMqueue.v" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/RAMqueue.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1462248257537 "|LA_dig|RAMqueue:iRAMCH1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dig_core dig_core:iDIG " "Elaborating entity \"dig_core\" for hierarchy \"dig_core:iDIG\"" {  } { { "LA_dig.sv" "iDIG" { Text "I:/ece551/modelsim/project/ECE_551/Testing/LA_dig.sv" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462248257537 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED dig_core.sv(31) " "Output port \"LED\" at dig_core.sv(31) has no driver" {  } { { "dig_core.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/dig_core.sv" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1462248257553 "|LA_dig|dig_core:iDIG"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Trigger_Unit dig_core:iDIG\|Trigger_Unit:Trigger " "Elaborating entity \"Trigger_Unit\" for hierarchy \"dig_core:iDIG\|Trigger_Unit:Trigger\"" {  } { { "dig_core.sv" "Trigger" { Text "I:/ece551/modelsim/project/ECE_551/Testing/dig_core.sv" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462248257553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trigger_logic dig_core:iDIG\|Trigger_Unit:Trigger\|trigger_logic:Trig " "Elaborating entity \"trigger_logic\" for hierarchy \"dig_core:iDIG\|Trigger_Unit:Trigger\|trigger_logic:Trig\"" {  } { { "Trigger_Unit.sv" "Trig" { Text "I:/ece551/modelsim/project/ECE_551/Testing/Trigger_Unit.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462248257553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Protocol_Trigger_Unit dig_core:iDIG\|Trigger_Unit:Trigger\|Protocol_Trigger_Unit:Prot_Trig " "Elaborating entity \"Protocol_Trigger_Unit\" for hierarchy \"dig_core:iDIG\|Trigger_Unit:Trigger\|Protocol_Trigger_Unit:Prot_Trig\"" {  } { { "Trigger_Unit.sv" "Prot_Trig" { Text "I:/ece551/modelsim/project/ECE_551/Testing/Trigger_Unit.sv" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462248257568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_RX dig_core:iDIG\|Trigger_Unit:Trigger\|Protocol_Trigger_Unit:Prot_Trig\|SPI_RX:spi " "Elaborating entity \"SPI_RX\" for hierarchy \"dig_core:iDIG\|Trigger_Unit:Trigger\|Protocol_Trigger_Unit:Prot_Trig\|SPI_RX:spi\"" {  } { { "Protocol_Trigger_Unit.sv" "spi" { Text "I:/ece551/modelsim/project/ECE_551/Testing/Protocol_Trigger_Unit.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462248257584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_RX_Edge dig_core:iDIG\|Trigger_Unit:Trigger\|Protocol_Trigger_Unit:Prot_Trig\|SPI_RX:spi\|SPI_RX_Edge:spi_edge " "Elaborating entity \"SPI_RX_Edge\" for hierarchy \"dig_core:iDIG\|Trigger_Unit:Trigger\|Protocol_Trigger_Unit:Prot_Trig\|SPI_RX:spi\|SPI_RX_Edge:spi_edge\"" {  } { { "SPI_RX.sv" "spi_edge" { Text "I:/ece551/modelsim/project/ECE_551/Testing/SPI_RX.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462248257615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_RX_Prot dig_core:iDIG\|Trigger_Unit:Trigger\|Protocol_Trigger_Unit:Prot_Trig\|UART_RX_Prot:uart " "Elaborating entity \"UART_RX_Prot\" for hierarchy \"dig_core:iDIG\|Trigger_Unit:Trigger\|Protocol_Trigger_Unit:Prot_Trig\|UART_RX_Prot:uart\"" {  } { { "Protocol_Trigger_Unit.sv" "uart" { Text "I:/ece551/modelsim/project/ECE_551/Testing/Protocol_Trigger_Unit.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462248257646 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART_RX_Prot.sv(138) " "Verilog HDL assignment warning at UART_RX_Prot.sv(138): truncated value with size 32 to match size of target (4)" {  } { { "UART_RX_Prot.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/UART_RX_Prot.sv" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1462248257662 "|LA_dig|dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 UART_RX_Prot.sv(151) " "Verilog HDL assignment warning at UART_RX_Prot.sv(151): truncated value with size 32 to match size of target (16)" {  } { { "UART_RX_Prot.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/UART_RX_Prot.sv" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1462248257662 "|LA_dig|dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Channel_Trigger_Unit dig_core:iDIG\|Trigger_Unit:Trigger\|Channel_Trigger_Unit:CH1 " "Elaborating entity \"Channel_Trigger_Unit\" for hierarchy \"dig_core:iDIG\|Trigger_Unit:Trigger\|Channel_Trigger_Unit:CH1\"" {  } { { "Trigger_Unit.sv" "CH1" { Text "I:/ece551/modelsim/project/ECE_551/Testing/Trigger_Unit.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462248257662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmd_cfg dig_core:iDIG\|cmd_cfg:cmd_unit " "Elaborating entity \"cmd_cfg\" for hierarchy \"dig_core:iDIG\|cmd_cfg:cmd_unit\"" {  } { { "dig_core.sv" "cmd_unit" { Text "I:/ece551/modelsim/project/ECE_551/Testing/dig_core.sv" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462248257678 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 cmd_cfg.sv(375) " "Verilog HDL assignment warning at cmd_cfg.sv(375): truncated value with size 32 to match size of target (9)" {  } { { "cmd_cfg.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/cmd_cfg.sv" 375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1462248257678 "|LA_dig|dig_core:iDIG|cmd_cfg:cmd_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Capture_Unit dig_core:iDIG\|Capture_Unit:capture " "Elaborating entity \"Capture_Unit\" for hierarchy \"dig_core:iDIG\|Capture_Unit:capture\"" {  } { { "dig_core.sv" "capture" { Text "I:/ece551/modelsim/project/ECE_551/Testing/dig_core.sv" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462248257834 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Capture_Unit.sv(81) " "Verilog HDL assignment warning at Capture_Unit.sv(81): truncated value with size 32 to match size of target (9)" {  } { { "Capture_Unit.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/Capture_Unit.sv" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1462248257849 "|LA_dig|dig_core:iDIG|Capture_Unit:capture"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Capture_Unit.sv(92) " "Verilog HDL assignment warning at Capture_Unit.sv(92): truncated value with size 32 to match size of target (16)" {  } { { "Capture_Unit.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/Capture_Unit.sv" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1462248257849 "|LA_dig|dig_core:iDIG|Capture_Unit:capture"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Capture_Unit.sv(103) " "Verilog HDL assignment warning at Capture_Unit.sv(103): truncated value with size 32 to match size of target (16)" {  } { { "Capture_Unit.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/Capture_Unit.sv" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1462248257849 "|LA_dig|dig_core:iDIG|Capture_Unit:capture"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "channel_sample dig_core:iDIG\|channel_sample:ch1_samp " "Elaborating entity \"channel_sample\" for hierarchy \"dig_core:iDIG\|channel_sample:ch1_samp\"" {  } { { "dig_core.sv" "ch1_samp" { Text "I:/ece551/modelsim/project/ECE_551/Testing/dig_core.sv" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462248257849 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "clk_rst_smpl:iCLKRST\|smpl_clk " "Found clock multiplexer clk_rst_smpl:iCLKRST\|smpl_clk" {  } { { "clk_rst_smpl.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/clk_rst_smpl.sv" 8 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1462248258910 "|LA_dig|clk_rst_smpl:iCLKRST|smpl_clk"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1462248258910 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "PWM8.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/PWM8.sv" 7 -1 0 } } { "UART_tx_stor.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/UART_tx_stor.sv" 21 -1 0 } } { "cmd_cfg.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/cmd_cfg.sv" 205 -1 0 } } { "cmd_cfg.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/cmd_cfg.sv" 212 -1 0 } } { "cmd_cfg.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/cmd_cfg.sv" 268 -1 0 } } { "cmd_cfg.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/cmd_cfg.sv" 191 -1 0 } } { "cmd_cfg.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/cmd_cfg.sv" 184 -1 0 } } { "cmd_cfg.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/cmd_cfg.sv" 177 -1 0 } } { "cmd_cfg.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/cmd_cfg.sv" 170 -1 0 } } { "cmd_cfg.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/cmd_cfg.sv" 163 -1 0 } } { "cmd_cfg.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/cmd_cfg.sv" 154 -1 0 } } { "cmd_cfg.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/cmd_cfg.sv" 247 -1 0 } } { "cmd_cfg.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/cmd_cfg.sv" 254 -1 0 } } { "SPI_RX.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/SPI_RX.sv" 89 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1462248259706 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1462248259706 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED GND " "Pin \"LED\" is stuck at GND" {  } { { "LA_dig.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/LA_dig.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462248259862 "|LA_dig|LED"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1462248259862 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1462248259986 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1462248260751 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "I:/ece551/modelsim/project/ECE_551/Testing/output_files/LA_dig.map.smsg " "Generated suppressed messages file I:/ece551/modelsim/project/ECE_551/Testing/output_files/LA_dig.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1462248260876 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1462248261687 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462248261687 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "744 " "Implemented 744 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1462248262280 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1462248262280 ""} { "Info" "ICUT_CUT_TM_LCELLS" "726 " "Implemented 726 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1462248262280 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1462248262280 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "851 " "Peak virtual memory: 851 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1462248262482 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 02 23:04:22 2016 " "Processing ended: Mon May 02 23:04:22 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1462248262482 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:24 " "Elapsed time: 00:01:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1462248262482 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1462248262482 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1462248262482 ""}
