{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1665397513672 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665397513672 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 10 21:25:13 2022 " "Processing started: Mon Oct 10 21:25:13 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665397513672 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665397513672 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off group -c group " "Command: quartus_map --read_settings_files=on --write_settings_files=off group -c group" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665397513672 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1665397514019 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1665397514019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/group.v 1 1 " "Found 1 design units, including 1 entities, in source file hdl/group.v" { { "Info" "ISGN_ENTITY_NAME" "1 group " "Found entity 1: group" {  } { { "hdl/group.v" "" { Text "C:/Users/starl/Downloads/Shruti FPGA/hdl/group.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665397520909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665397520909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/testbenches/group_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file hdl/testbenches/group_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 group_tb " "Found entity 1: group_tb" {  } { { "hdl/testbenches/group_tb.v" "" { Text "C:/Users/starl/Downloads/Shruti FPGA/hdl/testbenches/group_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665397520910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665397520910 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "group_tb " "Elaborating entity \"group_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1665397520931 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "group_tb.v(29) " "Verilog HDL warning at group_tb.v(29): ignoring unsupported system task" {  } { { "hdl/testbenches/group_tb.v" "" { Text "C:/Users/starl/Downloads/Shruti FPGA/hdl/testbenches/group_tb.v" 29 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1665397520932 "|group_tb"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "group_tb.v(30) " "Verilog HDL warning at group_tb.v(30): ignoring unsupported system task" {  } { { "hdl/testbenches/group_tb.v" "" { Text "C:/Users/starl/Downloads/Shruti FPGA/hdl/testbenches/group_tb.v" 30 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1665397520932 "|group_tb"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "group_tb.v(31) " "Verilog HDL warning at group_tb.v(31): ignoring unsupported system task" {  } { { "hdl/testbenches/group_tb.v" "" { Text "C:/Users/starl/Downloads/Shruti FPGA/hdl/testbenches/group_tb.v" 31 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1665397520932 "|group_tb"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "group_tb.v(60) " "Verilog HDL warning at group_tb.v(60): ignoring unsupported system task" {  } { { "hdl/testbenches/group_tb.v" "" { Text "C:/Users/starl/Downloads/Shruti FPGA/hdl/testbenches/group_tb.v" 60 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1665397520932 "|group_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "group group:HD " "Elaborating entity \"group\" for hierarchy \"group:HD\"" {  } { { "hdl/testbenches/group_tb.v" "HD" { Text "C:/Users/starl/Downloads/Shruti FPGA/hdl/testbenches/group_tb.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665397520933 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 group.v(52) " "Verilog HDL assignment warning at group.v(52): truncated value with size 32 to match size of target (18)" {  } { { "hdl/group.v" "" { Text "C:/Users/starl/Downloads/Shruti FPGA/hdl/group.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665397520933 "|group_tb|group:HD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 group.v(59) " "Verilog HDL assignment warning at group.v(59): truncated value with size 32 to match size of target (18)" {  } { { "hdl/group.v" "" { Text "C:/Users/starl/Downloads/Shruti FPGA/hdl/group.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665397520934 "|group_tb|group:HD"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1665397521312 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1665397521408 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1665397521690 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665397521690 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "200 " "Implemented 200 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1665397521714 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1665397521714 ""} { "Info" "ICUT_CUT_TM_LCELLS" "193 " "Implemented 193 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1665397521714 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1665397521714 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4873 " "Peak virtual memory: 4873 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665397521723 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 10 21:25:21 2022 " "Processing ended: Mon Oct 10 21:25:21 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665397521723 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665397521723 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665397521723 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1665397521723 ""}
