set SynModuleInfo {
  {SRCNAME Direct_FIR_SRL MODELNAME Direct_FIR_SRL RTLNAME Direct_FIR_SRL IS_TOP 1
    SUBMODULES {
      {MODELNAME Direct_FIR_SRL_mul_16s_10s_26_1_1 RTLNAME Direct_FIR_SRL_mul_16s_10s_26_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME Direct_FIR_SRL_mul_19s_8ns_26_1_1 RTLNAME Direct_FIR_SRL_mul_19s_8ns_26_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME Direct_FIR_SRL_mul_19s_8ns_27_1_1 RTLNAME Direct_FIR_SRL_mul_19s_8ns_27_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME Direct_FIR_SRL_mul_18s_7ns_25_1_1 RTLNAME Direct_FIR_SRL_mul_18s_7ns_25_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME Direct_FIR_SRL_ama_addmuladd_16s_16s_13ns_26s_30_4_1 RTLNAME Direct_FIR_SRL_ama_addmuladd_16s_16s_13ns_26s_30_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME Direct_FIR_SRL_ama_addmuladd_16s_16s_14ns_30s_32_4_1 RTLNAME Direct_FIR_SRL_ama_addmuladd_16s_16s_14ns_30s_32_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME Direct_FIR_SRL_am_addmul_16s_16s_13ns_31_4_1 RTLNAME Direct_FIR_SRL_am_addmul_16s_16s_13ns_31_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME Direct_FIR_SRL_ama_addmuladd_16s_16s_13ns_31s_31_4_1 RTLNAME Direct_FIR_SRL_ama_addmuladd_16s_16s_13ns_31s_31_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME Direct_FIR_SRL_am_addmul_16s_16s_13ns_30_4_1 RTLNAME Direct_FIR_SRL_am_addmul_16s_16s_13ns_30_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME Direct_FIR_SRL_ama_addmuladd_16s_16s_12ns_30s_30_4_1 RTLNAME Direct_FIR_SRL_ama_addmuladd_16s_16s_12ns_30s_30_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME Direct_FIR_SRL_am_addmul_16s_16s_11ns_28_4_1 RTLNAME Direct_FIR_SRL_am_addmul_16s_16s_11ns_28_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME Direct_FIR_SRL_ama_addmuladd_16s_16s_9ns_28s_28_4_1 RTLNAME Direct_FIR_SRL_ama_addmuladd_16s_16s_9ns_28s_28_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME Direct_FIR_SRL_am_addmul_16s_16s_12s_29_4_1 RTLNAME Direct_FIR_SRL_am_addmul_16s_16s_12s_29_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME Direct_FIR_SRL_ama_addmuladd_16s_16s_11s_29s_29_4_1 RTLNAME Direct_FIR_SRL_ama_addmuladd_16s_16s_11s_29s_29_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME Direct_FIR_SRL_ama_addmuladd_16s_16s_12s_29s_29_4_1 RTLNAME Direct_FIR_SRL_ama_addmuladd_16s_16s_12s_29s_29_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME Direct_FIR_SRL_ama_addmuladd_16s_16s_9ns_20s_26_4_1 RTLNAME Direct_FIR_SRL_ama_addmuladd_16s_16s_9ns_20s_26_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME Direct_FIR_SRL_ama_addmuladd_16s_16s_11s_26s_28_4_1 RTLNAME Direct_FIR_SRL_ama_addmuladd_16s_16s_11s_26s_28_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME Direct_FIR_SRL_am_addmul_16s_16s_10ns_28_4_1 RTLNAME Direct_FIR_SRL_am_addmul_16s_16s_10ns_28_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME Direct_FIR_SRL_ama_addmuladd_16s_16s_11ns_28s_28_4_1 RTLNAME Direct_FIR_SRL_ama_addmuladd_16s_16s_11ns_28s_28_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME Direct_FIR_SRL_ama_addmuladd_16s_16s_10ns_28s_28_4_1 RTLNAME Direct_FIR_SRL_ama_addmuladd_16s_16s_10ns_28s_28_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME Direct_FIR_SRL_am_addmul_16s_16s_10ns_27_4_1 RTLNAME Direct_FIR_SRL_am_addmul_16s_16s_10ns_27_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME Direct_FIR_SRL_ama_addmuladd_16s_16s_9ns_27s_27_4_1 RTLNAME Direct_FIR_SRL_ama_addmuladd_16s_16s_9ns_27s_27_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME Direct_FIR_SRL_am_addmul_16s_16s_11s_28_4_1 RTLNAME Direct_FIR_SRL_am_addmul_16s_16s_11s_28_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME Direct_FIR_SRL_ama_addmuladd_16s_16s_10s_28s_28_4_1 RTLNAME Direct_FIR_SRL_ama_addmuladd_16s_16s_10s_28s_28_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME Direct_FIR_SRL_ama_addmuladd_16s_16s_11s_28s_28_4_1 RTLNAME Direct_FIR_SRL_ama_addmuladd_16s_16s_11s_28s_28_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME Direct_FIR_SRL_am_addmul_16s_16s_11s_27_4_1 RTLNAME Direct_FIR_SRL_am_addmul_16s_16s_11s_27_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME Direct_FIR_SRL_ama_addmuladd_16s_16s_10s_27s_27_4_1 RTLNAME Direct_FIR_SRL_ama_addmuladd_16s_16s_10s_27s_27_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME Direct_FIR_SRL_ama_addmuladd_16s_16s_9ns_25s_26_4_1 RTLNAME Direct_FIR_SRL_ama_addmuladd_16s_16s_9ns_25s_26_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME Direct_FIR_SRL_ama_addmuladd_16s_16s_10s_26s_27_4_1 RTLNAME Direct_FIR_SRL_ama_addmuladd_16s_16s_10s_26s_27_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME Direct_FIR_SRL_am_addmul_16s_16s_10s_27_4_1 RTLNAME Direct_FIR_SRL_am_addmul_16s_16s_10s_27_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME Direct_FIR_SRL_am_addmul_16s_16s_9ns_27_4_1 RTLNAME Direct_FIR_SRL_am_addmul_16s_16s_9ns_27_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME Direct_FIR_SRL_am_addmul_16s_16s_9s_26_4_1 RTLNAME Direct_FIR_SRL_am_addmul_16s_16s_9s_26_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME Direct_FIR_SRL_ama_addmuladd_16s_16s_7ns_26s_26_4_1 RTLNAME Direct_FIR_SRL_ama_addmuladd_16s_16s_7ns_26s_26_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME Direct_FIR_SRL_ama_addmuladd_16s_16s_9ns_26s_27_4_1 RTLNAME Direct_FIR_SRL_ama_addmuladd_16s_16s_9ns_26s_27_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME Direct_FIR_SRL_ama_addmuladd_16s_16s_10s_27s_28_4_1 RTLNAME Direct_FIR_SRL_ama_addmuladd_16s_16s_10s_27s_28_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME Direct_FIR_SRL_ama_addmuladd_16s_16s_8ns_27s_27_4_1 RTLNAME Direct_FIR_SRL_ama_addmuladd_16s_16s_8ns_27s_27_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME Direct_FIR_SRL_ama_addmuladd_18s_16s_9ns_27s_27_4_1 RTLNAME Direct_FIR_SRL_ama_addmuladd_18s_16s_9ns_27s_27_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME Direct_FIR_SRL_ama_addmuladd_16s_16s_8ns_25s_26_4_1 RTLNAME Direct_FIR_SRL_ama_addmuladd_16s_16s_8ns_25s_26_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME Direct_FIR_SRL_ama_addmuladd_16s_16s_9s_26s_26_4_1 RTLNAME Direct_FIR_SRL_ama_addmuladd_16s_16s_9s_26s_26_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME Direct_FIR_SRL_am_addmul_16s_16s_8ns_26_4_1 RTLNAME Direct_FIR_SRL_am_addmul_16s_16s_8ns_26_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME Direct_FIR_SRL_ama_addmuladd_16s_16s_8ns_26s_26_4_1 RTLNAME Direct_FIR_SRL_ama_addmuladd_16s_16s_8ns_26s_26_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME Direct_FIR_SRL_ama_addmuladd_17s_17s_9s_26s_27_4_1 RTLNAME Direct_FIR_SRL_ama_addmuladd_17s_17s_9s_26s_27_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME Direct_FIR_SRL_ama_addmuladd_17s_17s_9s_24s_26_4_1 RTLNAME Direct_FIR_SRL_ama_addmuladd_17s_17s_9s_24s_26_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME Direct_FIR_SRL_am_addmul_17s_17s_9s_27_4_1 RTLNAME Direct_FIR_SRL_am_addmul_17s_17s_9s_27_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME Direct_FIR_SRL_ama_addmuladd_16s_16s_9s_27s_27_4_1 RTLNAME Direct_FIR_SRL_ama_addmuladd_16s_16s_9s_27s_27_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME Direct_FIR_SRL_am_addmul_16s_16s_8s_25_4_1 RTLNAME Direct_FIR_SRL_am_addmul_16s_16s_8s_25_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME Direct_FIR_SRL_ama_addmuladd_16s_16s_8ns_25s_25_4_1 RTLNAME Direct_FIR_SRL_ama_addmuladd_16s_16s_8ns_25s_25_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME Direct_FIR_SRL_ama_addmuladd_18s_16s_8ns_26s_27_4_1 RTLNAME Direct_FIR_SRL_ama_addmuladd_18s_16s_8ns_26s_27_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME Direct_FIR_SRL_ama_addmuladd_16s_16s_7ns_25s_25_4_1 RTLNAME Direct_FIR_SRL_ama_addmuladd_16s_16s_7ns_25s_25_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME Direct_FIR_SRL_ama_addmuladd_16s_16s_9s_25s_26_4_1 RTLNAME Direct_FIR_SRL_ama_addmuladd_16s_16s_9s_25s_26_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME Direct_FIR_SRL_ama_addmuladd_16s_16s_8s_26s_26_4_1 RTLNAME Direct_FIR_SRL_ama_addmuladd_16s_16s_8s_26s_26_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME Direct_FIR_SRL_ama_addmuladd_17s_18s_7ns_27s_27_4_1 RTLNAME Direct_FIR_SRL_ama_addmuladd_17s_18s_7ns_27s_27_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME Direct_FIR_SRL_ama_addmuladd_17s_17s_8s_25s_26_4_1 RTLNAME Direct_FIR_SRL_ama_addmuladd_17s_17s_8s_25s_26_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME Direct_FIR_SRL_ama_addmuladd_17s_17s_7s_22s_24_4_1 RTLNAME Direct_FIR_SRL_ama_addmuladd_17s_17s_7s_22s_24_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME Direct_FIR_SRL_ama_addmuladd_16s_16s_7ns_24s_25_4_1 RTLNAME Direct_FIR_SRL_ama_addmuladd_16s_16s_7ns_24s_25_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME Direct_FIR_SRL_ama_addmuladd_19s_16s_6ns_25s_26_4_1 RTLNAME Direct_FIR_SRL_ama_addmuladd_19s_16s_6ns_25s_26_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME Direct_FIR_SRL_ama_submuladd_19s_16s_6ns_25s_25_4_1 RTLNAME Direct_FIR_SRL_ama_submuladd_19s_16s_6ns_25s_25_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME Direct_FIR_SRL_am_addmul_17s_18s_6ns_25_4_1 RTLNAME Direct_FIR_SRL_am_addmul_17s_18s_6ns_25_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME Direct_FIR_SRL_ama_addmuladd_16s_16s_6ns_25s_25_4_1 RTLNAME Direct_FIR_SRL_ama_addmuladd_16s_16s_6ns_25s_25_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME Direct_FIR_SRL_ama_submuladd_18s_16s_5ns_24s_24_4_1 RTLNAME Direct_FIR_SRL_ama_submuladd_18s_16s_5ns_24s_24_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME Direct_FIR_SRL_ama_submuladd_18s_16s_5ns_22s_23_4_1 RTLNAME Direct_FIR_SRL_ama_submuladd_18s_16s_5ns_22s_23_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME Direct_FIR_SRL_ama_addmuladd_17s_17s_7ns_26s_26_4_1 RTLNAME Direct_FIR_SRL_ama_addmuladd_17s_17s_7ns_26s_26_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME Direct_FIR_SRL_am_addmul_18s_18s_7ns_27_4_1 RTLNAME Direct_FIR_SRL_am_addmul_18s_18s_7ns_27_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME Direct_FIR_SRL_fir_shiftreg_V_SHIFTREG_AUTO_0R0W RTLNAME Direct_FIR_SRL_fir_shiftreg_V_SHIFTREG_AUTO_0R0W BINDTYPE storage TYPE shiftreg IMPL auto LATENCY 1 ALLOW_PRAGMA 1}
      {MODELNAME Direct_FIR_SRL_regslice_both RTLNAME Direct_FIR_SRL_regslice_both BINDTYPE interface TYPE adapter IMPL reg_slice}
    }
  }
}
