{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0.19  2019-03-26 bk=1.5019 VDI=41 GEI=35 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port led1_0 -pg 1 -lvl 6 -x 1980 -y 20 -defaultsOSRD
preplace port reset_riscv_0 -pg 1 -lvl 6 -x 1980 -y -10 -defaultsOSRD
preplace port ser_rx_0 -pg 1 -lvl 0 -x -260 -y 20 -defaultsOSRD
preplace port ser_tx_0 -pg 1 -lvl 6 -x 1980 -y -50 -defaultsOSRD
preplace port ser_tx_1 -pg 1 -lvl 6 -x 1980 -y 1790 -defaultsOSRD
preplace port ser_rx_1 -pg 1 -lvl 6 -x 1980 -y 1220 -defaultsOSRD -right
preplace port led2_0 -pg 1 -lvl 6 -x 1980 -y -90 -defaultsOSRD
preplace inst zynq_ultra_ps_e_0 -pg 1 -lvl 1 -x 60 -y 210 -defaultsOSRD
preplace inst ps8_0_axi_periph -pg 1 -lvl 2 -x 620 -y 180 -defaultsOSRD
preplace inst rst_ps8_0_100M -pg 1 -lvl 1 -x 60 -y 410 -defaultsOSRD
preplace inst zcu104_0 -pg 1 -lvl 3 -x 1700 -y 310 -defaultsOSRD
preplace inst zcu104_1 -pg 1 -lvl 3 -x 1700 -y 900 -defaultsOSRD
preplace netloc zynq_ultra_ps_e_0_pl_clk0 1 0 3 -240 110 370 40 770
preplace netloc zynq_ultra_ps_e_0_pl_resetn0 1 0 2 -230 120 350
preplace netloc rst_ps8_0_100M_peripheral_aresetn 1 1 2 380 430 780
preplace netloc zcu104_0_reset_riscv 1 3 3 1860 -10 N -10 N
preplace netloc ser_rx_0_1 1 0 3 NJ 20 NJ 20 820
preplace netloc zcu104_0_ser_tx 1 3 3 1840 -50 N -50 N
preplace netloc zcu104_0_IN_N_ACK 1 3 3 1870 20 N 20 N
preplace netloc ser_rx_1_1 1 2 4 810 1220 N 1220 NJ 1220 N
preplace netloc zcu104_1_ser_tx 1 3 3 N 810 NJ 810 1960
preplace netloc zcu104_0_IN_S_ACK 1 2 4 800 490 1850 -90 NJ -90 N
preplace netloc zcu104_1_OUT_N 1 2 2 790 520 1840
preplace netloc zcu104_0_OUT_S 1 2 2 820 500 1840
preplace netloc zcu104_1_IN_N_ACK 1 2 2 810 510 1860
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM0_FPD 1 1 1 360 100n
preplace netloc ps8_0_axi_periph_M00_AXI 1 2 1 810 170n
preplace netloc ps8_0_axi_periph_M01_AXI 1 2 1 760 190n
levelinfo -pg 1 -260 60 620 1700 1890 1940 1980
pagesize -pg 1 -db -bbox -sgen -360 -300 2110 1810
"
}
{
   "da_axi4_cnt":"2",
   "da_clkrst_cnt":"4",
   "da_zynq_ultra_ps_e_cnt":"1"
}
