Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Tue Aug 27 14:57:53 2024
| Host         : Lolo running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file printeo_timing_summary_routed.rpt -pb printeo_timing_summary_routed.pb -rpx printeo_timing_summary_routed.rpx -warn_on_violation
| Design       : printeo
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  25          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.702        0.000                      0                   26        0.262        0.000                      0                   26        4.500        0.000                       0                    27  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
gclk   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
gclk                7.702        0.000                      0                   26        0.262        0.000                      0                   26        4.500        0.000                       0                    27  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        gclk                        
(none)                      gclk          


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  gclk
  To Clock:  gclk

Setup :            0  Failing Endpoints,  Worst Slack        7.702ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.702ns  (required time - arrival time)
  Source:                 disp_mux_1/counter_inst/r_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_mux_1/counter_inst/r_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        2.345ns  (logic 1.462ns (62.356%)  route 0.883ns (37.644%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.615     5.141    disp_mux_1/counter_inst/clk_IBUF_BUFG
    SLICE_X64Y67         FDCE                                         r  disp_mux_1/counter_inst/r_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y67         FDCE (Prop_fdce_C_Q)         0.518     5.659 r  disp_mux_1/counter_inst/r_reg_reg[2]/Q
                         net (fo=3, routed)           0.883     6.542    disp_mux_1/counter_inst/r_reg_reg_n_0_[2]
    SLICE_X64Y67         LUT2 (Prop_lut2_I0_O)        0.124     6.666 r  disp_mux_1/counter_inst/r_next0_carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.666    disp_mux_1/counter_inst/r_next0_carry_i_3__0_n_0
    SLICE_X64Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.046 r  disp_mux_1/counter_inst/r_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.046    disp_mux_1/counter_inst/r_next0_carry_n_0
    SLICE_X64Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.163 r  disp_mux_1/counter_inst/r_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.163    disp_mux_1/counter_inst/r_next0_carry__0_n_0
    SLICE_X64Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.486 r  disp_mux_1/counter_inst/r_next0_carry__1/O[1]
                         net (fo=1, routed)           0.000     7.486    disp_mux_1/counter_inst/r_next0_carry__1_n_6
    SLICE_X64Y69         FDCE                                         r  disp_mux_1/counter_inst/r_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.495    14.842    disp_mux_1/counter_inst/clk_IBUF_BUFG
    SLICE_X64Y69         FDCE                                         r  disp_mux_1/counter_inst/r_reg_reg[10]/C
                         clock pessimism              0.272    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X64Y69         FDCE (Setup_fdce_C_D)        0.109    15.188    disp_mux_1/counter_inst/r_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                          -7.486    
  -------------------------------------------------------------------
                         slack                                  7.702    

Slack (MET) :             7.708ns  (required time - arrival time)
  Source:                 disp_mux_0/counter_inst/r_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_mux_0/counter_inst/r_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        2.345ns  (logic 1.462ns (62.356%)  route 0.883ns (37.644%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.613     5.139    disp_mux_0/counter_inst/clk_IBUF_BUFG
    SLICE_X64Y81         FDCE                                         r  disp_mux_0/counter_inst/r_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y81         FDCE (Prop_fdce_C_Q)         0.518     5.657 r  disp_mux_0/counter_inst/r_reg_reg[2]/Q
                         net (fo=3, routed)           0.883     6.540    disp_mux_0/counter_inst/r_reg_reg_n_0_[2]
    SLICE_X64Y81         LUT2 (Prop_lut2_I0_O)        0.124     6.664 r  disp_mux_0/counter_inst/r_next0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.664    disp_mux_0/counter_inst/r_next0_carry_i_3_n_0
    SLICE_X64Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.044 r  disp_mux_0/counter_inst/r_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.044    disp_mux_0/counter_inst/r_next0_carry_n_0
    SLICE_X64Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.161 r  disp_mux_0/counter_inst/r_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.161    disp_mux_0/counter_inst/r_next0_carry__0_n_0
    SLICE_X64Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.484 r  disp_mux_0/counter_inst/r_next0_carry__1/O[1]
                         net (fo=1, routed)           0.000     7.484    disp_mux_0/counter_inst/r_next0_carry__1_n_6
    SLICE_X64Y83         FDCE                                         r  disp_mux_0/counter_inst/r_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.499    14.846    disp_mux_0/counter_inst/clk_IBUF_BUFG
    SLICE_X64Y83         FDCE                                         r  disp_mux_0/counter_inst/r_reg_reg[10]/C
                         clock pessimism              0.272    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X64Y83         FDCE (Setup_fdce_C_D)        0.109    15.192    disp_mux_0/counter_inst/r_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         15.192    
                         arrival time                          -7.484    
  -------------------------------------------------------------------
                         slack                                  7.708    

Slack (MET) :             7.710ns  (required time - arrival time)
  Source:                 disp_mux_1/counter_inst/r_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_mux_1/counter_inst/r_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        2.337ns  (logic 1.454ns (62.227%)  route 0.883ns (37.773%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.615     5.141    disp_mux_1/counter_inst/clk_IBUF_BUFG
    SLICE_X64Y67         FDCE                                         r  disp_mux_1/counter_inst/r_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y67         FDCE (Prop_fdce_C_Q)         0.518     5.659 r  disp_mux_1/counter_inst/r_reg_reg[2]/Q
                         net (fo=3, routed)           0.883     6.542    disp_mux_1/counter_inst/r_reg_reg_n_0_[2]
    SLICE_X64Y67         LUT2 (Prop_lut2_I0_O)        0.124     6.666 r  disp_mux_1/counter_inst/r_next0_carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.666    disp_mux_1/counter_inst/r_next0_carry_i_3__0_n_0
    SLICE_X64Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.046 r  disp_mux_1/counter_inst/r_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.046    disp_mux_1/counter_inst/r_next0_carry_n_0
    SLICE_X64Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.163 r  disp_mux_1/counter_inst/r_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.163    disp_mux_1/counter_inst/r_next0_carry__0_n_0
    SLICE_X64Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.478 r  disp_mux_1/counter_inst/r_next0_carry__1/O[3]
                         net (fo=1, routed)           0.000     7.478    disp_mux_1/counter_inst/r_next0_carry__1_n_4
    SLICE_X64Y69         FDCE                                         r  disp_mux_1/counter_inst/r_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.495    14.842    disp_mux_1/counter_inst/clk_IBUF_BUFG
    SLICE_X64Y69         FDCE                                         r  disp_mux_1/counter_inst/r_reg_reg[12]/C
                         clock pessimism              0.272    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X64Y69         FDCE (Setup_fdce_C_D)        0.109    15.188    disp_mux_1/counter_inst/r_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                          -7.478    
  -------------------------------------------------------------------
                         slack                                  7.710    

Slack (MET) :             7.716ns  (required time - arrival time)
  Source:                 disp_mux_0/counter_inst/r_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_mux_0/counter_inst/r_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        2.337ns  (logic 1.454ns (62.227%)  route 0.883ns (37.773%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.613     5.139    disp_mux_0/counter_inst/clk_IBUF_BUFG
    SLICE_X64Y81         FDCE                                         r  disp_mux_0/counter_inst/r_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y81         FDCE (Prop_fdce_C_Q)         0.518     5.657 r  disp_mux_0/counter_inst/r_reg_reg[2]/Q
                         net (fo=3, routed)           0.883     6.540    disp_mux_0/counter_inst/r_reg_reg_n_0_[2]
    SLICE_X64Y81         LUT2 (Prop_lut2_I0_O)        0.124     6.664 r  disp_mux_0/counter_inst/r_next0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.664    disp_mux_0/counter_inst/r_next0_carry_i_3_n_0
    SLICE_X64Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.044 r  disp_mux_0/counter_inst/r_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.044    disp_mux_0/counter_inst/r_next0_carry_n_0
    SLICE_X64Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.161 r  disp_mux_0/counter_inst/r_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.161    disp_mux_0/counter_inst/r_next0_carry__0_n_0
    SLICE_X64Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.476 r  disp_mux_0/counter_inst/r_next0_carry__1/O[3]
                         net (fo=1, routed)           0.000     7.476    disp_mux_0/counter_inst/r_next0_carry__1_n_4
    SLICE_X64Y83         FDCE                                         r  disp_mux_0/counter_inst/r_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.499    14.846    disp_mux_0/counter_inst/clk_IBUF_BUFG
    SLICE_X64Y83         FDCE                                         r  disp_mux_0/counter_inst/r_reg_reg[12]/C
                         clock pessimism              0.272    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X64Y83         FDCE (Setup_fdce_C_D)        0.109    15.192    disp_mux_0/counter_inst/r_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         15.192    
                         arrival time                          -7.476    
  -------------------------------------------------------------------
                         slack                                  7.716    

Slack (MET) :             7.786ns  (required time - arrival time)
  Source:                 disp_mux_1/counter_inst/r_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_mux_1/counter_inst/r_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        2.261ns  (logic 1.378ns (60.957%)  route 0.883ns (39.043%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.615     5.141    disp_mux_1/counter_inst/clk_IBUF_BUFG
    SLICE_X64Y67         FDCE                                         r  disp_mux_1/counter_inst/r_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y67         FDCE (Prop_fdce_C_Q)         0.518     5.659 r  disp_mux_1/counter_inst/r_reg_reg[2]/Q
                         net (fo=3, routed)           0.883     6.542    disp_mux_1/counter_inst/r_reg_reg_n_0_[2]
    SLICE_X64Y67         LUT2 (Prop_lut2_I0_O)        0.124     6.666 r  disp_mux_1/counter_inst/r_next0_carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.666    disp_mux_1/counter_inst/r_next0_carry_i_3__0_n_0
    SLICE_X64Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.046 r  disp_mux_1/counter_inst/r_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.046    disp_mux_1/counter_inst/r_next0_carry_n_0
    SLICE_X64Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.163 r  disp_mux_1/counter_inst/r_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.163    disp_mux_1/counter_inst/r_next0_carry__0_n_0
    SLICE_X64Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.402 r  disp_mux_1/counter_inst/r_next0_carry__1/O[2]
                         net (fo=1, routed)           0.000     7.402    disp_mux_1/counter_inst/r_next0_carry__1_n_5
    SLICE_X64Y69         FDCE                                         r  disp_mux_1/counter_inst/r_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.495    14.842    disp_mux_1/counter_inst/clk_IBUF_BUFG
    SLICE_X64Y69         FDCE                                         r  disp_mux_1/counter_inst/r_reg_reg[11]/C
                         clock pessimism              0.272    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X64Y69         FDCE (Setup_fdce_C_D)        0.109    15.188    disp_mux_1/counter_inst/r_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                          -7.402    
  -------------------------------------------------------------------
                         slack                                  7.786    

Slack (MET) :             7.792ns  (required time - arrival time)
  Source:                 disp_mux_0/counter_inst/r_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_mux_0/counter_inst/r_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        2.261ns  (logic 1.378ns (60.957%)  route 0.883ns (39.043%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.613     5.139    disp_mux_0/counter_inst/clk_IBUF_BUFG
    SLICE_X64Y81         FDCE                                         r  disp_mux_0/counter_inst/r_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y81         FDCE (Prop_fdce_C_Q)         0.518     5.657 r  disp_mux_0/counter_inst/r_reg_reg[2]/Q
                         net (fo=3, routed)           0.883     6.540    disp_mux_0/counter_inst/r_reg_reg_n_0_[2]
    SLICE_X64Y81         LUT2 (Prop_lut2_I0_O)        0.124     6.664 r  disp_mux_0/counter_inst/r_next0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.664    disp_mux_0/counter_inst/r_next0_carry_i_3_n_0
    SLICE_X64Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.044 r  disp_mux_0/counter_inst/r_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.044    disp_mux_0/counter_inst/r_next0_carry_n_0
    SLICE_X64Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.161 r  disp_mux_0/counter_inst/r_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.161    disp_mux_0/counter_inst/r_next0_carry__0_n_0
    SLICE_X64Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.400 r  disp_mux_0/counter_inst/r_next0_carry__1/O[2]
                         net (fo=1, routed)           0.000     7.400    disp_mux_0/counter_inst/r_next0_carry__1_n_5
    SLICE_X64Y83         FDCE                                         r  disp_mux_0/counter_inst/r_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.499    14.846    disp_mux_0/counter_inst/clk_IBUF_BUFG
    SLICE_X64Y83         FDCE                                         r  disp_mux_0/counter_inst/r_reg_reg[11]/C
                         clock pessimism              0.272    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X64Y83         FDCE (Setup_fdce_C_D)        0.109    15.192    disp_mux_0/counter_inst/r_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         15.192    
                         arrival time                          -7.400    
  -------------------------------------------------------------------
                         slack                                  7.792    

Slack (MET) :             7.806ns  (required time - arrival time)
  Source:                 disp_mux_1/counter_inst/r_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_mux_1/counter_inst/r_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        2.241ns  (logic 1.358ns (60.608%)  route 0.883ns (39.392%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.615     5.141    disp_mux_1/counter_inst/clk_IBUF_BUFG
    SLICE_X64Y67         FDCE                                         r  disp_mux_1/counter_inst/r_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y67         FDCE (Prop_fdce_C_Q)         0.518     5.659 r  disp_mux_1/counter_inst/r_reg_reg[2]/Q
                         net (fo=3, routed)           0.883     6.542    disp_mux_1/counter_inst/r_reg_reg_n_0_[2]
    SLICE_X64Y67         LUT2 (Prop_lut2_I0_O)        0.124     6.666 r  disp_mux_1/counter_inst/r_next0_carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.666    disp_mux_1/counter_inst/r_next0_carry_i_3__0_n_0
    SLICE_X64Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.046 r  disp_mux_1/counter_inst/r_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.046    disp_mux_1/counter_inst/r_next0_carry_n_0
    SLICE_X64Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.163 r  disp_mux_1/counter_inst/r_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.163    disp_mux_1/counter_inst/r_next0_carry__0_n_0
    SLICE_X64Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.382 r  disp_mux_1/counter_inst/r_next0_carry__1/O[0]
                         net (fo=1, routed)           0.000     7.382    disp_mux_1/counter_inst/r_next0_carry__1_n_7
    SLICE_X64Y69         FDCE                                         r  disp_mux_1/counter_inst/r_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.495    14.842    disp_mux_1/counter_inst/clk_IBUF_BUFG
    SLICE_X64Y69         FDCE                                         r  disp_mux_1/counter_inst/r_reg_reg[9]/C
                         clock pessimism              0.272    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X64Y69         FDCE (Setup_fdce_C_D)        0.109    15.188    disp_mux_1/counter_inst/r_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                          -7.382    
  -------------------------------------------------------------------
                         slack                                  7.806    

Slack (MET) :             7.812ns  (required time - arrival time)
  Source:                 disp_mux_0/counter_inst/r_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_mux_0/counter_inst/r_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        2.241ns  (logic 1.358ns (60.608%)  route 0.883ns (39.392%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.613     5.139    disp_mux_0/counter_inst/clk_IBUF_BUFG
    SLICE_X64Y81         FDCE                                         r  disp_mux_0/counter_inst/r_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y81         FDCE (Prop_fdce_C_Q)         0.518     5.657 r  disp_mux_0/counter_inst/r_reg_reg[2]/Q
                         net (fo=3, routed)           0.883     6.540    disp_mux_0/counter_inst/r_reg_reg_n_0_[2]
    SLICE_X64Y81         LUT2 (Prop_lut2_I0_O)        0.124     6.664 r  disp_mux_0/counter_inst/r_next0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.664    disp_mux_0/counter_inst/r_next0_carry_i_3_n_0
    SLICE_X64Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.044 r  disp_mux_0/counter_inst/r_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.044    disp_mux_0/counter_inst/r_next0_carry_n_0
    SLICE_X64Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.161 r  disp_mux_0/counter_inst/r_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.161    disp_mux_0/counter_inst/r_next0_carry__0_n_0
    SLICE_X64Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.380 r  disp_mux_0/counter_inst/r_next0_carry__1/O[0]
                         net (fo=1, routed)           0.000     7.380    disp_mux_0/counter_inst/r_next0_carry__1_n_7
    SLICE_X64Y83         FDCE                                         r  disp_mux_0/counter_inst/r_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.499    14.846    disp_mux_0/counter_inst/clk_IBUF_BUFG
    SLICE_X64Y83         FDCE                                         r  disp_mux_0/counter_inst/r_reg_reg[9]/C
                         clock pessimism              0.272    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X64Y83         FDCE (Setup_fdce_C_D)        0.109    15.192    disp_mux_0/counter_inst/r_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         15.192    
                         arrival time                          -7.380    
  -------------------------------------------------------------------
                         slack                                  7.812    

Slack (MET) :             7.820ns  (required time - arrival time)
  Source:                 disp_mux_1/counter_inst/r_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_mux_1/counter_inst/r_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        2.228ns  (logic 1.345ns (60.378%)  route 0.883ns (39.622%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.615     5.141    disp_mux_1/counter_inst/clk_IBUF_BUFG
    SLICE_X64Y67         FDCE                                         r  disp_mux_1/counter_inst/r_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y67         FDCE (Prop_fdce_C_Q)         0.518     5.659 r  disp_mux_1/counter_inst/r_reg_reg[2]/Q
                         net (fo=3, routed)           0.883     6.542    disp_mux_1/counter_inst/r_reg_reg_n_0_[2]
    SLICE_X64Y67         LUT2 (Prop_lut2_I0_O)        0.124     6.666 r  disp_mux_1/counter_inst/r_next0_carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.666    disp_mux_1/counter_inst/r_next0_carry_i_3__0_n_0
    SLICE_X64Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.046 r  disp_mux_1/counter_inst/r_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.046    disp_mux_1/counter_inst/r_next0_carry_n_0
    SLICE_X64Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.369 r  disp_mux_1/counter_inst/r_next0_carry__0/O[1]
                         net (fo=1, routed)           0.000     7.369    disp_mux_1/counter_inst/r_next0_carry__0_n_6
    SLICE_X64Y68         FDCE                                         r  disp_mux_1/counter_inst/r_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.496    14.843    disp_mux_1/counter_inst/clk_IBUF_BUFG
    SLICE_X64Y68         FDCE                                         r  disp_mux_1/counter_inst/r_reg_reg[6]/C
                         clock pessimism              0.272    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X64Y68         FDCE (Setup_fdce_C_D)        0.109    15.189    disp_mux_1/counter_inst/r_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         15.189    
                         arrival time                          -7.369    
  -------------------------------------------------------------------
                         slack                                  7.820    

Slack (MET) :             7.824ns  (required time - arrival time)
  Source:                 disp_mux_0/counter_inst/r_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_mux_0/counter_inst/r_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        2.228ns  (logic 1.345ns (60.378%)  route 0.883ns (39.622%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.613     5.139    disp_mux_0/counter_inst/clk_IBUF_BUFG
    SLICE_X64Y81         FDCE                                         r  disp_mux_0/counter_inst/r_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y81         FDCE (Prop_fdce_C_Q)         0.518     5.657 r  disp_mux_0/counter_inst/r_reg_reg[2]/Q
                         net (fo=3, routed)           0.883     6.540    disp_mux_0/counter_inst/r_reg_reg_n_0_[2]
    SLICE_X64Y81         LUT2 (Prop_lut2_I0_O)        0.124     6.664 r  disp_mux_0/counter_inst/r_next0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.664    disp_mux_0/counter_inst/r_next0_carry_i_3_n_0
    SLICE_X64Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.044 r  disp_mux_0/counter_inst/r_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.044    disp_mux_0/counter_inst/r_next0_carry_n_0
    SLICE_X64Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.367 r  disp_mux_0/counter_inst/r_next0_carry__0/O[1]
                         net (fo=1, routed)           0.000     7.367    disp_mux_0/counter_inst/r_next0_carry__0_n_6
    SLICE_X64Y82         FDCE                                         r  disp_mux_0/counter_inst/r_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.498    14.845    disp_mux_0/counter_inst/clk_IBUF_BUFG
    SLICE_X64Y82         FDCE                                         r  disp_mux_0/counter_inst/r_reg_reg[6]/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X64Y82         FDCE (Setup_fdce_C_D)        0.109    15.191    disp_mux_0/counter_inst/r_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                          -7.367    
  -------------------------------------------------------------------
                         slack                                  7.824    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 disp_mux_0/counter_inst/r_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_mux_0/counter_inst/r_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.584     1.470    disp_mux_0/counter_inst/clk_IBUF_BUFG
    SLICE_X65Y81         FDCE                                         r  disp_mux_0/counter_inst/r_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDCE (Prop_fdce_C_Q)         0.141     1.611 f  disp_mux_0/counter_inst/r_reg_reg[0]/Q
                         net (fo=2, routed)           0.167     1.778    disp_mux_0/counter_inst/r_reg_reg_n_0_[0]
    SLICE_X65Y81         LUT1 (Prop_lut1_I0_O)        0.045     1.823 r  disp_mux_0/counter_inst/r_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.823    disp_mux_0/counter_inst/r_reg[0]_i_1_n_0
    SLICE_X65Y81         FDCE                                         r  disp_mux_0/counter_inst/r_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.853     1.984    disp_mux_0/counter_inst/clk_IBUF_BUFG
    SLICE_X65Y81         FDCE                                         r  disp_mux_0/counter_inst/r_reg_reg[0]/C
                         clock pessimism             -0.514     1.470    
    SLICE_X65Y81         FDCE (Hold_fdce_C_D)         0.091     1.561    disp_mux_0/counter_inst/r_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 disp_mux_1/counter_inst/r_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_mux_1/counter_inst/r_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.585     1.471    disp_mux_1/counter_inst/clk_IBUF_BUFG
    SLICE_X65Y67         FDCE                                         r  disp_mux_1/counter_inst/r_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y67         FDCE (Prop_fdce_C_Q)         0.141     1.612 f  disp_mux_1/counter_inst/r_reg_reg[0]/Q
                         net (fo=2, routed)           0.167     1.779    disp_mux_1/counter_inst/r_reg_reg_n_0_[0]
    SLICE_X65Y67         LUT1 (Prop_lut1_I0_O)        0.045     1.824 r  disp_mux_1/counter_inst/r_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.824    disp_mux_1/counter_inst/r_reg[0]_i_1__0_n_0
    SLICE_X65Y67         FDCE                                         r  disp_mux_1/counter_inst/r_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.854     1.985    disp_mux_1/counter_inst/clk_IBUF_BUFG
    SLICE_X65Y67         FDCE                                         r  disp_mux_1/counter_inst/r_reg_reg[0]/C
                         clock pessimism             -0.514     1.471    
    SLICE_X65Y67         FDCE (Hold_fdce_C_D)         0.091     1.562    disp_mux_1/counter_inst/r_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 disp_mux_0/counter_inst/r_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_mux_0/counter_inst/r_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.299ns (70.143%)  route 0.127ns (29.857%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.584     1.470    disp_mux_0/counter_inst/clk_IBUF_BUFG
    SLICE_X65Y81         FDCE                                         r  disp_mux_0/counter_inst/r_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  disp_mux_0/counter_inst/r_reg_reg[0]/Q
                         net (fo=2, routed)           0.127     1.739    disp_mux_0/counter_inst/r_reg_reg_n_0_[0]
    SLICE_X64Y81         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.158     1.897 r  disp_mux_0/counter_inst/r_next0_carry/O[0]
                         net (fo=1, routed)           0.000     1.897    disp_mux_0/counter_inst/r_next0_carry_n_7
    SLICE_X64Y81         FDCE                                         r  disp_mux_0/counter_inst/r_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.853     1.984    disp_mux_0/counter_inst/clk_IBUF_BUFG
    SLICE_X64Y81         FDCE                                         r  disp_mux_0/counter_inst/r_reg_reg[1]/C
                         clock pessimism             -0.501     1.483    
    SLICE_X64Y81         FDCE (Hold_fdce_C_D)         0.134     1.617    disp_mux_0/counter_inst/r_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 disp_mux_1/counter_inst/r_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_mux_1/counter_inst/r_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.299ns (70.143%)  route 0.127ns (29.857%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.585     1.471    disp_mux_1/counter_inst/clk_IBUF_BUFG
    SLICE_X65Y67         FDCE                                         r  disp_mux_1/counter_inst/r_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y67         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  disp_mux_1/counter_inst/r_reg_reg[0]/Q
                         net (fo=2, routed)           0.127     1.740    disp_mux_1/counter_inst/r_reg_reg_n_0_[0]
    SLICE_X64Y67         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.158     1.898 r  disp_mux_1/counter_inst/r_next0_carry/O[0]
                         net (fo=1, routed)           0.000     1.898    disp_mux_1/counter_inst/r_next0_carry_n_7
    SLICE_X64Y67         FDCE                                         r  disp_mux_1/counter_inst/r_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.854     1.985    disp_mux_1/counter_inst/clk_IBUF_BUFG
    SLICE_X64Y67         FDCE                                         r  disp_mux_1/counter_inst/r_reg_reg[1]/C
                         clock pessimism             -0.501     1.484    
    SLICE_X64Y67         FDCE (Hold_fdce_C_D)         0.134     1.618    disp_mux_1/counter_inst/r_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 disp_mux_0/counter_inst/r_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_mux_0/counter_inst/r_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.585     1.471    disp_mux_0/counter_inst/clk_IBUF_BUFG
    SLICE_X64Y82         FDCE                                         r  disp_mux_0/counter_inst/r_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y82         FDCE (Prop_fdce_C_Q)         0.164     1.635 r  disp_mux_0/counter_inst/r_reg_reg[8]/Q
                         net (fo=3, routed)           0.149     1.785    disp_mux_0/counter_inst/r_reg_reg_n_0_[8]
    SLICE_X64Y82         LUT2 (Prop_lut2_I1_O)        0.045     1.830 r  disp_mux_0/counter_inst/r_next0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.830    disp_mux_0/counter_inst/r_next0_carry__0_i_1_n_0
    SLICE_X64Y82         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.894 r  disp_mux_0/counter_inst/r_next0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.894    disp_mux_0/counter_inst/r_next0_carry__0_n_4
    SLICE_X64Y82         FDCE                                         r  disp_mux_0/counter_inst/r_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.854     1.985    disp_mux_0/counter_inst/clk_IBUF_BUFG
    SLICE_X64Y82         FDCE                                         r  disp_mux_0/counter_inst/r_reg_reg[8]/C
                         clock pessimism             -0.514     1.471    
    SLICE_X64Y82         FDCE (Hold_fdce_C_D)         0.134     1.605    disp_mux_0/counter_inst/r_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 disp_mux_1/counter_inst/r_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_mux_1/counter_inst/r_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.585     1.471    disp_mux_1/counter_inst/clk_IBUF_BUFG
    SLICE_X64Y67         FDCE                                         r  disp_mux_1/counter_inst/r_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y67         FDCE (Prop_fdce_C_Q)         0.164     1.635 r  disp_mux_1/counter_inst/r_reg_reg[4]/Q
                         net (fo=3, routed)           0.149     1.785    disp_mux_1/counter_inst/r_reg_reg_n_0_[4]
    SLICE_X64Y67         LUT2 (Prop_lut2_I1_O)        0.045     1.830 r  disp_mux_1/counter_inst/r_next0_carry_i_2__0/O
                         net (fo=1, routed)           0.000     1.830    disp_mux_1/counter_inst/r_next0_carry_i_2__0_n_0
    SLICE_X64Y67         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.894 r  disp_mux_1/counter_inst/r_next0_carry/O[3]
                         net (fo=1, routed)           0.000     1.894    disp_mux_1/counter_inst/r_next0_carry_n_4
    SLICE_X64Y67         FDCE                                         r  disp_mux_1/counter_inst/r_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.854     1.985    disp_mux_1/counter_inst/clk_IBUF_BUFG
    SLICE_X64Y67         FDCE                                         r  disp_mux_1/counter_inst/r_reg_reg[4]/C
                         clock pessimism             -0.514     1.471    
    SLICE_X64Y67         FDCE (Hold_fdce_C_D)         0.134     1.605    disp_mux_1/counter_inst/r_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 disp_mux_0/counter_inst/r_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_mux_0/counter_inst/r_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.313ns (71.093%)  route 0.127ns (28.907%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.584     1.470    disp_mux_0/counter_inst/clk_IBUF_BUFG
    SLICE_X65Y81         FDCE                                         r  disp_mux_0/counter_inst/r_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  disp_mux_0/counter_inst/r_reg_reg[0]/Q
                         net (fo=2, routed)           0.127     1.739    disp_mux_0/counter_inst/r_reg_reg_n_0_[0]
    SLICE_X64Y81         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.172     1.911 r  disp_mux_0/counter_inst/r_next0_carry/O[2]
                         net (fo=1, routed)           0.000     1.911    disp_mux_0/counter_inst/r_next0_carry_n_5
    SLICE_X64Y81         FDCE                                         r  disp_mux_0/counter_inst/r_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.853     1.984    disp_mux_0/counter_inst/clk_IBUF_BUFG
    SLICE_X64Y81         FDCE                                         r  disp_mux_0/counter_inst/r_reg_reg[3]/C
                         clock pessimism             -0.501     1.483    
    SLICE_X64Y81         FDCE (Hold_fdce_C_D)         0.134     1.617    disp_mux_0/counter_inst/r_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 disp_mux_1/counter_inst/r_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_mux_1/counter_inst/r_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.313ns (71.093%)  route 0.127ns (28.907%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.585     1.471    disp_mux_1/counter_inst/clk_IBUF_BUFG
    SLICE_X65Y67         FDCE                                         r  disp_mux_1/counter_inst/r_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y67         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  disp_mux_1/counter_inst/r_reg_reg[0]/Q
                         net (fo=2, routed)           0.127     1.740    disp_mux_1/counter_inst/r_reg_reg_n_0_[0]
    SLICE_X64Y67         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.172     1.912 r  disp_mux_1/counter_inst/r_next0_carry/O[2]
                         net (fo=1, routed)           0.000     1.912    disp_mux_1/counter_inst/r_next0_carry_n_5
    SLICE_X64Y67         FDCE                                         r  disp_mux_1/counter_inst/r_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.854     1.985    disp_mux_1/counter_inst/clk_IBUF_BUFG
    SLICE_X64Y67         FDCE                                         r  disp_mux_1/counter_inst/r_reg_reg[3]/C
                         clock pessimism             -0.501     1.484    
    SLICE_X64Y67         FDCE (Hold_fdce_C_D)         0.134     1.618    disp_mux_1/counter_inst/r_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 disp_mux_0/counter_inst/r_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_mux_0/counter_inst/r_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.273ns (62.840%)  route 0.161ns (37.160%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.584     1.470    disp_mux_0/counter_inst/clk_IBUF_BUFG
    SLICE_X64Y81         FDCE                                         r  disp_mux_0/counter_inst/r_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y81         FDCE (Prop_fdce_C_Q)         0.164     1.634 r  disp_mux_0/counter_inst/r_reg_reg[4]/Q
                         net (fo=3, routed)           0.161     1.796    disp_mux_0/counter_inst/r_reg_reg_n_0_[4]
    SLICE_X64Y81         LUT2 (Prop_lut2_I1_O)        0.045     1.841 r  disp_mux_0/counter_inst/r_next0_carry_i_2/O
                         net (fo=1, routed)           0.000     1.841    disp_mux_0/counter_inst/r_next0_carry_i_2_n_0
    SLICE_X64Y81         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.905 r  disp_mux_0/counter_inst/r_next0_carry/O[3]
                         net (fo=1, routed)           0.000     1.905    disp_mux_0/counter_inst/r_next0_carry_n_4
    SLICE_X64Y81         FDCE                                         r  disp_mux_0/counter_inst/r_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.853     1.984    disp_mux_0/counter_inst/clk_IBUF_BUFG
    SLICE_X64Y81         FDCE                                         r  disp_mux_0/counter_inst/r_reg_reg[4]/C
                         clock pessimism             -0.514     1.470    
    SLICE_X64Y81         FDCE (Hold_fdce_C_D)         0.134     1.604    disp_mux_0/counter_inst/r_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 disp_mux_1/counter_inst/r_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_mux_1/counter_inst/r_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.273ns (62.840%)  route 0.161ns (37.160%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.584     1.470    disp_mux_1/counter_inst/clk_IBUF_BUFG
    SLICE_X64Y68         FDCE                                         r  disp_mux_1/counter_inst/r_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDCE (Prop_fdce_C_Q)         0.164     1.634 r  disp_mux_1/counter_inst/r_reg_reg[8]/Q
                         net (fo=3, routed)           0.161     1.796    disp_mux_1/counter_inst/r_reg_reg_n_0_[8]
    SLICE_X64Y68         LUT2 (Prop_lut2_I1_O)        0.045     1.841 r  disp_mux_1/counter_inst/r_next0_carry__0_i_1__0/O
                         net (fo=1, routed)           0.000     1.841    disp_mux_1/counter_inst/r_next0_carry__0_i_1__0_n_0
    SLICE_X64Y68         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.905 r  disp_mux_1/counter_inst/r_next0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.905    disp_mux_1/counter_inst/r_next0_carry__0_n_4
    SLICE_X64Y68         FDCE                                         r  disp_mux_1/counter_inst/r_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.853     1.984    disp_mux_1/counter_inst/clk_IBUF_BUFG
    SLICE_X64Y68         FDCE                                         r  disp_mux_1/counter_inst/r_reg_reg[8]/C
                         clock pessimism             -0.514     1.470    
    SLICE_X64Y68         FDCE (Hold_fdce_C_D)         0.134     1.604    disp_mux_1/counter_inst/r_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.300    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y81    disp_mux_0/counter_inst/r_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y83    disp_mux_0/counter_inst/r_reg_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y83    disp_mux_0/counter_inst/r_reg_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y83    disp_mux_0/counter_inst/r_reg_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y81    disp_mux_0/counter_inst/r_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y81    disp_mux_0/counter_inst/r_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y81    disp_mux_0/counter_inst/r_reg_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y81    disp_mux_0/counter_inst/r_reg_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y82    disp_mux_0/counter_inst/r_reg_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y81    disp_mux_0/counter_inst/r_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y81    disp_mux_0/counter_inst/r_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y83    disp_mux_0/counter_inst/r_reg_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y83    disp_mux_0/counter_inst/r_reg_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y83    disp_mux_0/counter_inst/r_reg_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y83    disp_mux_0/counter_inst/r_reg_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y83    disp_mux_0/counter_inst/r_reg_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y83    disp_mux_0/counter_inst/r_reg_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y81    disp_mux_0/counter_inst/r_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y81    disp_mux_0/counter_inst/r_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y81    disp_mux_0/counter_inst/r_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y81    disp_mux_0/counter_inst/r_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y83    disp_mux_0/counter_inst/r_reg_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y83    disp_mux_0/counter_inst/r_reg_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y83    disp_mux_0/counter_inst/r_reg_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y83    disp_mux_0/counter_inst/r_reg_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y83    disp_mux_0/counter_inst/r_reg_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y83    disp_mux_0/counter_inst/r_reg_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y81    disp_mux_0/counter_inst/r_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y81    disp_mux_0/counter_inst/r_reg_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 n1[0]
                            (input port)
  Destination:            error
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.039ns  (logic 6.634ns (36.775%)  route 11.405ns (63.225%))
  Logic Levels:           10  (CARRY4=1 IBUF=1 LUT4=1 LUT5=2 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M1                                                0.000     0.000 r  n1[0] (IN)
                         net (fo=0)                   0.000     0.000    n1[0]
    M1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  n1_IBUF[0]_inst/O
                         net (fo=30, routed)          2.793     4.243    alu_4_bits/calculadora_elemental_inst/n1_printeo_OBUF[0]
    SLICE_X63Y66         LUT4 (Prop_lut4_I0_O)        0.118     4.361 r  alu_4_bits/calculadora_elemental_inst/i___0_carry_i_12/O
                         net (fo=21, routed)          1.107     5.468    alu_4_bits/calculadora_elemental_inst/A[2]
    SLICE_X58Y67         LUT6 (Prop_lut6_I1_O)        0.326     5.794 r  alu_4_bits/calculadora_elemental_inst/i___0_carry_i_20/O
                         net (fo=2, routed)           0.808     6.603    alu_4_bits/calculadora_elemental_inst/i___0_carry_i_20_n_0
    SLICE_X58Y66         LUT6 (Prop_lut6_I5_O)        0.124     6.727 r  alu_4_bits/calculadora_elemental_inst/i___0_carry_i_8/O
                         net (fo=2, routed)           0.678     7.405    alu_4_bits/calculadora_elemental_inst/i___0_carry_i_8_n_0
    SLICE_X58Y66         LUT6 (Prop_lut6_I5_O)        0.124     7.529 r  alu_4_bits/calculadora_elemental_inst/i___0_carry_i_14/O
                         net (fo=4, routed)           1.046     8.575    alu_4_bits/calculadora_elemental_inst/i___0_carry_i_14_n_0
    SLICE_X59Y67         LUT6 (Prop_lut6_I4_O)        0.124     8.699 r  alu_4_bits/calculadora_elemental_inst/i___0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.699    alu_4_bits/calculadora_elemental_inst/i___0_carry__0_i_3_n_0
    SLICE_X59Y67         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     9.123 r  alu_4_bits/calculadora_elemental_inst/salida_extendida0_inferred__2/i___0_carry__0/O[1]
                         net (fo=1, routed)           0.808     9.931    alu_4_bits/calculadora_elemental_inst/salida_extendida0[7]
    SLICE_X60Y68         LUT5 (Prop_lut5_I1_O)        0.303    10.234 r  alu_4_bits/calculadora_elemental_inst/error_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.426    10.660    alu_4_bits/calculadora_elemental_inst/error_OBUF_inst_i_3_n_0
    SLICE_X62Y68         LUT5 (Prop_lut5_I1_O)        0.124    10.784 r  alu_4_bits/calculadora_elemental_inst/error_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.738    14.522    error_OBUF
    V6                   OBUF (Prop_obuf_I_O)         3.517    18.039 r  error_OBUF_inst/O
                         net (fo=0)                   0.000    18.039    error
    V6                                                                r  error (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 n1[0]
                            (input port)
  Destination:            sseg_1[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.562ns  (logic 6.823ns (38.851%)  route 10.739ns (61.149%))
  Logic Levels:           11  (CARRY4=1 IBUF=1 LUT4=1 LUT5=2 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M1                                                0.000     0.000 r  n1[0] (IN)
                         net (fo=0)                   0.000     0.000    n1[0]
    M1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  n1_IBUF[0]_inst/O
                         net (fo=30, routed)          2.793     4.243    alu_4_bits/calculadora_elemental_inst/n1_printeo_OBUF[0]
    SLICE_X63Y66         LUT4 (Prop_lut4_I0_O)        0.118     4.361 r  alu_4_bits/calculadora_elemental_inst/i___0_carry_i_12/O
                         net (fo=21, routed)          1.107     5.468    alu_4_bits/calculadora_elemental_inst/A[2]
    SLICE_X58Y67         LUT6 (Prop_lut6_I1_O)        0.326     5.794 r  alu_4_bits/calculadora_elemental_inst/i___0_carry_i_20/O
                         net (fo=2, routed)           0.808     6.603    alu_4_bits/calculadora_elemental_inst/i___0_carry_i_20_n_0
    SLICE_X58Y66         LUT6 (Prop_lut6_I5_O)        0.124     6.727 r  alu_4_bits/calculadora_elemental_inst/i___0_carry_i_8/O
                         net (fo=2, routed)           0.685     7.412    alu_4_bits/calculadora_elemental_inst/i___0_carry_i_8_n_0
    SLICE_X58Y66         LUT6 (Prop_lut6_I0_O)        0.124     7.536 r  alu_4_bits/calculadora_elemental_inst/i___0_carry_i_1/O
                         net (fo=4, routed)           0.588     8.124    alu_4_bits/calculadora_elemental_inst/i___0_carry_i_1_n_0
    SLICE_X59Y66         LUT5 (Prop_lut5_I0_O)        0.124     8.248 r  alu_4_bits/calculadora_elemental_inst/i___0_carry_i_5/O
                         net (fo=1, routed)           0.000     8.248    alu_4_bits/calculadora_elemental_inst/i___0_carry_i_5_n_0
    SLICE_X59Y66         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     8.496 r  alu_4_bits/calculadora_elemental_inst/salida_extendida0_inferred__2/i___0_carry/O[2]
                         net (fo=1, routed)           0.861     9.357    alu_4_bits/calculadora_elemental_inst/salida_extendida0[4]
    SLICE_X61Y68         LUT6 (Prop_lut6_I1_O)        0.302     9.659 r  alu_4_bits/calculadora_elemental_inst/error_OBUF_inst_i_4/O
                         net (fo=11, routed)          1.177    10.836    alu_4_bits/calculadora_elemental_inst/resultado_calculadora[4]
    SLICE_X63Y70         LUT6 (Prop_lut6_I4_O)        0.124    10.960 r  alu_4_bits/calculadora_elemental_inst/sseg_1_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.777    11.737    disp_mux_1/counter_inst/sseg_1[5][2]
    SLICE_X65Y70         LUT5 (Prop_lut5_I4_O)        0.150    11.887 r  disp_mux_1/counter_inst/sseg_1_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.942    13.829    sseg_1_OBUF[3]
    C2                   OBUF (Prop_obuf_I_O)         3.733    17.562 r  sseg_1_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.562    sseg_1[3]
    C2                                                                r  sseg_1[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 n1[0]
                            (input port)
  Destination:            sseg_1[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.306ns  (logic 6.800ns (39.290%)  route 10.507ns (60.710%))
  Logic Levels:           11  (CARRY4=1 IBUF=1 LUT4=1 LUT5=2 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M1                                                0.000     0.000 r  n1[0] (IN)
                         net (fo=0)                   0.000     0.000    n1[0]
    M1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  n1_IBUF[0]_inst/O
                         net (fo=30, routed)          2.793     4.243    alu_4_bits/calculadora_elemental_inst/n1_printeo_OBUF[0]
    SLICE_X63Y66         LUT4 (Prop_lut4_I0_O)        0.118     4.361 r  alu_4_bits/calculadora_elemental_inst/i___0_carry_i_12/O
                         net (fo=21, routed)          1.107     5.468    alu_4_bits/calculadora_elemental_inst/A[2]
    SLICE_X58Y67         LUT6 (Prop_lut6_I1_O)        0.326     5.794 r  alu_4_bits/calculadora_elemental_inst/i___0_carry_i_20/O
                         net (fo=2, routed)           0.808     6.603    alu_4_bits/calculadora_elemental_inst/i___0_carry_i_20_n_0
    SLICE_X58Y66         LUT6 (Prop_lut6_I5_O)        0.124     6.727 r  alu_4_bits/calculadora_elemental_inst/i___0_carry_i_8/O
                         net (fo=2, routed)           0.685     7.412    alu_4_bits/calculadora_elemental_inst/i___0_carry_i_8_n_0
    SLICE_X58Y66         LUT6 (Prop_lut6_I0_O)        0.124     7.536 r  alu_4_bits/calculadora_elemental_inst/i___0_carry_i_1/O
                         net (fo=4, routed)           0.588     8.124    alu_4_bits/calculadora_elemental_inst/i___0_carry_i_1_n_0
    SLICE_X59Y66         LUT5 (Prop_lut5_I0_O)        0.124     8.248 r  alu_4_bits/calculadora_elemental_inst/i___0_carry_i_5/O
                         net (fo=1, routed)           0.000     8.248    alu_4_bits/calculadora_elemental_inst/i___0_carry_i_5_n_0
    SLICE_X59Y66         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     8.496 r  alu_4_bits/calculadora_elemental_inst/salida_extendida0_inferred__2/i___0_carry/O[2]
                         net (fo=1, routed)           0.861     9.357    alu_4_bits/calculadora_elemental_inst/salida_extendida0[4]
    SLICE_X61Y68         LUT6 (Prop_lut6_I1_O)        0.302     9.659 r  alu_4_bits/calculadora_elemental_inst/error_OBUF_inst_i_4/O
                         net (fo=11, routed)          0.798    10.457    alu_4_bits/calculadora_elemental_inst/resultado_calculadora[4]
    SLICE_X63Y69         LUT6 (Prop_lut6_I4_O)        0.124    10.581 r  alu_4_bits/calculadora_elemental_inst/sseg_1_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.783    11.364    disp_mux_1/counter_inst/sseg_1[5][4]
    SLICE_X65Y68         LUT5 (Prop_lut5_I4_O)        0.150    11.514 r  disp_mux_1/counter_inst/sseg_1_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.083    13.597    sseg_1_OBUF[5]
    H4                   OBUF (Prop_obuf_I_O)         3.710    17.306 r  sseg_1_OBUF[5]_inst/O
                         net (fo=0)                   0.000    17.306    sseg_1[5]
    H4                                                                r  sseg_1[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 n1[0]
                            (input port)
  Destination:            sseg_1[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.240ns  (logic 6.783ns (39.342%)  route 10.458ns (60.658%))
  Logic Levels:           11  (CARRY4=1 IBUF=1 LUT4=1 LUT5=2 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M1                                                0.000     0.000 r  n1[0] (IN)
                         net (fo=0)                   0.000     0.000    n1[0]
    M1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  n1_IBUF[0]_inst/O
                         net (fo=30, routed)          2.793     4.243    alu_4_bits/calculadora_elemental_inst/n1_printeo_OBUF[0]
    SLICE_X63Y66         LUT4 (Prop_lut4_I0_O)        0.118     4.361 r  alu_4_bits/calculadora_elemental_inst/i___0_carry_i_12/O
                         net (fo=21, routed)          1.107     5.468    alu_4_bits/calculadora_elemental_inst/A[2]
    SLICE_X58Y67         LUT6 (Prop_lut6_I1_O)        0.326     5.794 r  alu_4_bits/calculadora_elemental_inst/i___0_carry_i_20/O
                         net (fo=2, routed)           0.808     6.603    alu_4_bits/calculadora_elemental_inst/i___0_carry_i_20_n_0
    SLICE_X58Y66         LUT6 (Prop_lut6_I5_O)        0.124     6.727 r  alu_4_bits/calculadora_elemental_inst/i___0_carry_i_8/O
                         net (fo=2, routed)           0.685     7.412    alu_4_bits/calculadora_elemental_inst/i___0_carry_i_8_n_0
    SLICE_X58Y66         LUT6 (Prop_lut6_I0_O)        0.124     7.536 r  alu_4_bits/calculadora_elemental_inst/i___0_carry_i_1/O
                         net (fo=4, routed)           0.588     8.124    alu_4_bits/calculadora_elemental_inst/i___0_carry_i_1_n_0
    SLICE_X59Y66         LUT5 (Prop_lut5_I0_O)        0.124     8.248 r  alu_4_bits/calculadora_elemental_inst/i___0_carry_i_5/O
                         net (fo=1, routed)           0.000     8.248    alu_4_bits/calculadora_elemental_inst/i___0_carry_i_5_n_0
    SLICE_X59Y66         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     8.496 r  alu_4_bits/calculadora_elemental_inst/salida_extendida0_inferred__2/i___0_carry/O[2]
                         net (fo=1, routed)           0.861     9.357    alu_4_bits/calculadora_elemental_inst/salida_extendida0[4]
    SLICE_X61Y68         LUT6 (Prop_lut6_I1_O)        0.302     9.659 r  alu_4_bits/calculadora_elemental_inst/error_OBUF_inst_i_4/O
                         net (fo=11, routed)          1.009    10.668    alu_4_bits/calculadora_elemental_inst/resultado_calculadora[4]
    SLICE_X63Y69         LUT5 (Prop_lut5_I3_O)        0.152    10.820 r  alu_4_bits/calculadora_elemental_inst/sseg_1_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.727    11.547    alu_4_bits/calculadora_elemental_inst/sseg_1_OBUF[1]_inst_i_4_n_0
    SLICE_X63Y68         LUT6 (Prop_lut6_I3_O)        0.326    11.873 r  alu_4_bits/calculadora_elemental_inst/sseg_1_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.879    13.752    sseg_1_OBUF[1]
    J3                   OBUF (Prop_obuf_I_O)         3.488    17.240 r  sseg_1_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.240    sseg_1[1]
    J3                                                                r  sseg_1[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 n1[0]
                            (input port)
  Destination:            sseg_1[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.086ns  (logic 6.595ns (38.597%)  route 10.491ns (61.403%))
  Logic Levels:           11  (CARRY4=1 IBUF=1 LUT4=2 LUT5=1 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M1                                                0.000     0.000 r  n1[0] (IN)
                         net (fo=0)                   0.000     0.000    n1[0]
    M1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  n1_IBUF[0]_inst/O
                         net (fo=30, routed)          2.793     4.243    alu_4_bits/calculadora_elemental_inst/n1_printeo_OBUF[0]
    SLICE_X63Y66         LUT4 (Prop_lut4_I0_O)        0.118     4.361 r  alu_4_bits/calculadora_elemental_inst/i___0_carry_i_12/O
                         net (fo=21, routed)          1.107     5.468    alu_4_bits/calculadora_elemental_inst/A[2]
    SLICE_X58Y67         LUT6 (Prop_lut6_I1_O)        0.326     5.794 r  alu_4_bits/calculadora_elemental_inst/i___0_carry_i_20/O
                         net (fo=2, routed)           0.808     6.603    alu_4_bits/calculadora_elemental_inst/i___0_carry_i_20_n_0
    SLICE_X58Y66         LUT6 (Prop_lut6_I5_O)        0.124     6.727 r  alu_4_bits/calculadora_elemental_inst/i___0_carry_i_8/O
                         net (fo=2, routed)           0.685     7.412    alu_4_bits/calculadora_elemental_inst/i___0_carry_i_8_n_0
    SLICE_X58Y66         LUT6 (Prop_lut6_I0_O)        0.124     7.536 r  alu_4_bits/calculadora_elemental_inst/i___0_carry_i_1/O
                         net (fo=4, routed)           0.588     8.124    alu_4_bits/calculadora_elemental_inst/i___0_carry_i_1_n_0
    SLICE_X59Y66         LUT5 (Prop_lut5_I0_O)        0.124     8.248 r  alu_4_bits/calculadora_elemental_inst/i___0_carry_i_5/O
                         net (fo=1, routed)           0.000     8.248    alu_4_bits/calculadora_elemental_inst/i___0_carry_i_5_n_0
    SLICE_X59Y66         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     8.496 r  alu_4_bits/calculadora_elemental_inst/salida_extendida0_inferred__2/i___0_carry/O[2]
                         net (fo=1, routed)           0.861     9.357    alu_4_bits/calculadora_elemental_inst/salida_extendida0[4]
    SLICE_X61Y68         LUT6 (Prop_lut6_I1_O)        0.302     9.659 r  alu_4_bits/calculadora_elemental_inst/error_OBUF_inst_i_4/O
                         net (fo=11, routed)          1.177    10.836    alu_4_bits/calculadora_elemental_inst/resultado_calculadora[4]
    SLICE_X62Y70         LUT6 (Prop_lut6_I4_O)        0.124    10.960 r  alu_4_bits/calculadora_elemental_inst/sseg_1_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.585    11.545    disp_mux_1/counter_inst/sseg_1[5][3]
    SLICE_X64Y70         LUT4 (Prop_lut4_I3_O)        0.124    11.669 r  disp_mux_1/counter_inst/sseg_1_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.886    13.555    sseg_1_OBUF[4]
    B1                   OBUF (Prop_obuf_I_O)         3.531    17.086 r  sseg_1_OBUF[4]_inst/O
                         net (fo=0)                   0.000    17.086    sseg_1[4]
    B1                                                                r  sseg_1[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 n1[0]
                            (input port)
  Destination:            sseg_1[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.941ns  (logic 6.825ns (40.285%)  route 10.116ns (59.715%))
  Logic Levels:           11  (CARRY4=1 IBUF=1 LUT4=1 LUT5=2 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M1                                                0.000     0.000 r  n1[0] (IN)
                         net (fo=0)                   0.000     0.000    n1[0]
    M1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  n1_IBUF[0]_inst/O
                         net (fo=30, routed)          2.793     4.243    alu_4_bits/calculadora_elemental_inst/n1_printeo_OBUF[0]
    SLICE_X63Y66         LUT4 (Prop_lut4_I0_O)        0.118     4.361 r  alu_4_bits/calculadora_elemental_inst/i___0_carry_i_12/O
                         net (fo=21, routed)          1.107     5.468    alu_4_bits/calculadora_elemental_inst/A[2]
    SLICE_X58Y67         LUT6 (Prop_lut6_I1_O)        0.326     5.794 r  alu_4_bits/calculadora_elemental_inst/i___0_carry_i_20/O
                         net (fo=2, routed)           0.808     6.603    alu_4_bits/calculadora_elemental_inst/i___0_carry_i_20_n_0
    SLICE_X58Y66         LUT6 (Prop_lut6_I5_O)        0.124     6.727 r  alu_4_bits/calculadora_elemental_inst/i___0_carry_i_8/O
                         net (fo=2, routed)           0.685     7.412    alu_4_bits/calculadora_elemental_inst/i___0_carry_i_8_n_0
    SLICE_X58Y66         LUT6 (Prop_lut6_I0_O)        0.124     7.536 r  alu_4_bits/calculadora_elemental_inst/i___0_carry_i_1/O
                         net (fo=4, routed)           0.588     8.124    alu_4_bits/calculadora_elemental_inst/i___0_carry_i_1_n_0
    SLICE_X59Y66         LUT5 (Prop_lut5_I0_O)        0.124     8.248 r  alu_4_bits/calculadora_elemental_inst/i___0_carry_i_5/O
                         net (fo=1, routed)           0.000     8.248    alu_4_bits/calculadora_elemental_inst/i___0_carry_i_5_n_0
    SLICE_X59Y66         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     8.496 r  alu_4_bits/calculadora_elemental_inst/salida_extendida0_inferred__2/i___0_carry/O[2]
                         net (fo=1, routed)           0.861     9.357    alu_4_bits/calculadora_elemental_inst/salida_extendida0[4]
    SLICE_X61Y68         LUT6 (Prop_lut6_I1_O)        0.302     9.659 r  alu_4_bits/calculadora_elemental_inst/error_OBUF_inst_i_4/O
                         net (fo=11, routed)          0.784    10.443    alu_4_bits/calculadora_elemental_inst/resultado_calculadora[4]
    SLICE_X63Y69         LUT6 (Prop_lut6_I4_O)        0.124    10.567 r  alu_4_bits/calculadora_elemental_inst/sseg_1_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.632    11.199    disp_mux_1/counter_inst/sseg_1[5][0]
    SLICE_X65Y69         LUT5 (Prop_lut5_I4_O)        0.152    11.351 r  disp_mux_1/counter_inst/sseg_1_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.857    13.209    sseg_1_OBUF[0]
    F4                   OBUF (Prop_obuf_I_O)         3.733    16.941 r  sseg_1_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.941    sseg_1[0]
    F4                                                                r  sseg_1[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 n1[0]
                            (input port)
  Destination:            sseg_1[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.863ns  (logic 6.584ns (39.046%)  route 10.279ns (60.954%))
  Logic Levels:           11  (CARRY4=1 IBUF=1 LUT4=1 LUT5=2 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M1                                                0.000     0.000 r  n1[0] (IN)
                         net (fo=0)                   0.000     0.000    n1[0]
    M1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  n1_IBUF[0]_inst/O
                         net (fo=30, routed)          2.793     4.243    alu_4_bits/calculadora_elemental_inst/n1_printeo_OBUF[0]
    SLICE_X63Y66         LUT4 (Prop_lut4_I0_O)        0.118     4.361 r  alu_4_bits/calculadora_elemental_inst/i___0_carry_i_12/O
                         net (fo=21, routed)          1.107     5.468    alu_4_bits/calculadora_elemental_inst/A[2]
    SLICE_X58Y67         LUT6 (Prop_lut6_I1_O)        0.326     5.794 r  alu_4_bits/calculadora_elemental_inst/i___0_carry_i_20/O
                         net (fo=2, routed)           0.808     6.603    alu_4_bits/calculadora_elemental_inst/i___0_carry_i_20_n_0
    SLICE_X58Y66         LUT6 (Prop_lut6_I5_O)        0.124     6.727 r  alu_4_bits/calculadora_elemental_inst/i___0_carry_i_8/O
                         net (fo=2, routed)           0.685     7.412    alu_4_bits/calculadora_elemental_inst/i___0_carry_i_8_n_0
    SLICE_X58Y66         LUT6 (Prop_lut6_I0_O)        0.124     7.536 r  alu_4_bits/calculadora_elemental_inst/i___0_carry_i_1/O
                         net (fo=4, routed)           0.588     8.124    alu_4_bits/calculadora_elemental_inst/i___0_carry_i_1_n_0
    SLICE_X59Y66         LUT5 (Prop_lut5_I0_O)        0.124     8.248 r  alu_4_bits/calculadora_elemental_inst/i___0_carry_i_5/O
                         net (fo=1, routed)           0.000     8.248    alu_4_bits/calculadora_elemental_inst/i___0_carry_i_5_n_0
    SLICE_X59Y66         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     8.496 r  alu_4_bits/calculadora_elemental_inst/salida_extendida0_inferred__2/i___0_carry/O[2]
                         net (fo=1, routed)           0.861     9.357    alu_4_bits/calculadora_elemental_inst/salida_extendida0[4]
    SLICE_X61Y68         LUT6 (Prop_lut6_I1_O)        0.302     9.659 r  alu_4_bits/calculadora_elemental_inst/error_OBUF_inst_i_4/O
                         net (fo=11, routed)          1.204    10.863    alu_4_bits/calculadora_elemental_inst/resultado_calculadora[4]
    SLICE_X63Y70         LUT6 (Prop_lut6_I4_O)        0.124    10.987 r  alu_4_bits/calculadora_elemental_inst/sseg_1_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.433    11.420    alu_4_bits/calculadora_elemental_inst/cod_inst_resultado/codigo_display__32[6]
    SLICE_X63Y70         LUT5 (Prop_lut5_I4_O)        0.124    11.544 r  alu_4_bits/calculadora_elemental_inst/sseg_1_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.799    13.343    sseg_1_OBUF[6]
    D1                   OBUF (Prop_obuf_I_O)         3.520    16.863 r  sseg_1_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.863    sseg_1[6]
    D1                                                                r  sseg_1[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 n1[0]
                            (input port)
  Destination:            sseg_1[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.575ns  (logic 6.836ns (41.245%)  route 9.739ns (58.755%))
  Logic Levels:           11  (CARRY4=1 IBUF=1 LUT4=1 LUT5=2 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M1                                                0.000     0.000 r  n1[0] (IN)
                         net (fo=0)                   0.000     0.000    n1[0]
    M1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  n1_IBUF[0]_inst/O
                         net (fo=30, routed)          2.793     4.243    alu_4_bits/calculadora_elemental_inst/n1_printeo_OBUF[0]
    SLICE_X63Y66         LUT4 (Prop_lut4_I0_O)        0.118     4.361 r  alu_4_bits/calculadora_elemental_inst/i___0_carry_i_12/O
                         net (fo=21, routed)          1.107     5.468    alu_4_bits/calculadora_elemental_inst/A[2]
    SLICE_X58Y67         LUT6 (Prop_lut6_I1_O)        0.326     5.794 r  alu_4_bits/calculadora_elemental_inst/i___0_carry_i_20/O
                         net (fo=2, routed)           0.808     6.603    alu_4_bits/calculadora_elemental_inst/i___0_carry_i_20_n_0
    SLICE_X58Y66         LUT6 (Prop_lut6_I5_O)        0.124     6.727 r  alu_4_bits/calculadora_elemental_inst/i___0_carry_i_8/O
                         net (fo=2, routed)           0.685     7.412    alu_4_bits/calculadora_elemental_inst/i___0_carry_i_8_n_0
    SLICE_X58Y66         LUT6 (Prop_lut6_I0_O)        0.124     7.536 r  alu_4_bits/calculadora_elemental_inst/i___0_carry_i_1/O
                         net (fo=4, routed)           0.588     8.124    alu_4_bits/calculadora_elemental_inst/i___0_carry_i_1_n_0
    SLICE_X59Y66         LUT5 (Prop_lut5_I0_O)        0.124     8.248 r  alu_4_bits/calculadora_elemental_inst/i___0_carry_i_5/O
                         net (fo=1, routed)           0.000     8.248    alu_4_bits/calculadora_elemental_inst/i___0_carry_i_5_n_0
    SLICE_X59Y66         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     8.496 r  alu_4_bits/calculadora_elemental_inst/salida_extendida0_inferred__2/i___0_carry/O[2]
                         net (fo=1, routed)           0.861     9.357    alu_4_bits/calculadora_elemental_inst/salida_extendida0[4]
    SLICE_X61Y68         LUT6 (Prop_lut6_I1_O)        0.302     9.659 r  alu_4_bits/calculadora_elemental_inst/error_OBUF_inst_i_4/O
                         net (fo=11, routed)          0.502    10.161    alu_4_bits/calculadora_elemental_inst/resultado_calculadora[4]
    SLICE_X63Y69         LUT6 (Prop_lut6_I4_O)        0.124    10.285 r  alu_4_bits/calculadora_elemental_inst/sseg_1_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.567    10.853    disp_mux_1/counter_inst/sseg_1[5][1]
    SLICE_X65Y69         LUT5 (Prop_lut5_I4_O)        0.150    11.003 r  disp_mux_1/counter_inst/sseg_1_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.826    12.829    sseg_1_OBUF[2]
    D2                   OBUF (Prop_obuf_I_O)         3.746    16.575 r  sseg_1_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.575    sseg_1[2]
    D2                                                                r  sseg_1[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 n1[0]
                            (input port)
  Destination:            sseg_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.368ns  (logic 5.476ns (48.167%)  route 5.892ns (51.833%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M1                                                0.000     0.000 r  n1[0] (IN)
                         net (fo=0)                   0.000     0.000    n1[0]
    M1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  n1_IBUF[0]_inst/O
                         net (fo=30, routed)          3.157     4.607    disp_mux_0/counter_inst/n1_printeo_OBUF[0]
    SLICE_X64Y84         LUT3 (Prop_lut3_I1_O)        0.152     4.759 r  disp_mux_0/counter_inst/sseg_0_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.825     5.584    disp_mux_0/counter_inst/cod_inst_n1/codigo_display__13[0]
    SLICE_X64Y85         LUT6 (Prop_lut6_I0_O)        0.348     5.932 r  disp_mux_0/counter_inst/sseg_0_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.911     7.843    sseg_0_OBUF[0]
    D7                   OBUF (Prop_obuf_I_O)         3.526    11.368 r  sseg_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.368    sseg_0[0]
    D7                                                                r  sseg_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 n1[0]
                            (input port)
  Destination:            sseg_0[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.302ns  (logic 5.463ns (48.336%)  route 5.839ns (51.664%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M1                                                0.000     0.000 r  n1[0] (IN)
                         net (fo=0)                   0.000     0.000    n1[0]
    M1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  n1_IBUF[0]_inst/O
                         net (fo=30, routed)          3.167     4.617    disp_mux_0/counter_inst/n1_printeo_OBUF[0]
    SLICE_X64Y84         LUT3 (Prop_lut3_I2_O)        0.150     4.767 r  disp_mux_0/counter_inst/sseg_0_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.469     5.236    disp_mux_0/counter_inst/cod_inst_n1/codigo_display__13[4]
    SLICE_X64Y84         LUT6 (Prop_lut6_I0_O)        0.328     5.564 r  disp_mux_0/counter_inst/sseg_0_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.203     7.767    sseg_0_OBUF[4]
    A7                   OBUF (Prop_obuf_I_O)         3.535    11.302 r  sseg_0_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.302    sseg_0[4]
    A7                                                                r  sseg_0[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 op[1]
                            (input port)
  Destination:            op_printeo[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.325ns  (logic 1.461ns (62.841%)  route 0.864ns (37.159%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  op[1] (IN)
                         net (fo=0)                   0.000     0.000    op[1]
    R2                   IBUF (Prop_ibuf_I_O)         0.216     0.216 r  op_IBUF[1]_inst/O
                         net (fo=22, routed)          0.864     1.080    op_printeo_OBUF[1]
    E2                   OBUF (Prop_obuf_I_O)         1.246     2.325 r  op_printeo_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.325    op_printeo[1]
    E2                                                                r  op_printeo[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 n2[3]
                            (input port)
  Destination:            n2_printeo[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.640ns  (logic 1.454ns (55.066%)  route 1.186ns (44.934%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N1                                                0.000     0.000 r  n2[3] (IN)
                         net (fo=0)                   0.000     0.000    n2[3]
    N1                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  n2_IBUF[3]_inst/O
                         net (fo=14, routed)          1.186     1.406    n2_printeo_OBUF[3]
    B2                   OBUF (Prop_obuf_I_O)         1.234     2.640 r  n2_printeo_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.640    n2_printeo[3]
    B2                                                                r  n2_printeo[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 op[0]
                            (input port)
  Destination:            op_printeo[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.666ns  (logic 1.444ns (54.175%)  route 1.222ns (45.825%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  op[0] (IN)
                         net (fo=0)                   0.000     0.000    op[0]
    T1                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  op_IBUF[0]_inst/O
                         net (fo=22, routed)          1.222     1.445    op_printeo_OBUF[0]
    E1                   OBUF (Prop_obuf_I_O)         1.220     2.666 r  op_printeo_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.666    op_printeo[0]
    E1                                                                r  op_printeo[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 n1[2]
                            (input port)
  Destination:            n1_printeo[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.773ns  (logic 1.453ns (52.405%)  route 1.320ns (47.595%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  n1[2] (IN)
                         net (fo=0)                   0.000     0.000    n1[2]
    K2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  n1_IBUF[2]_inst/O
                         net (fo=11, routed)          1.320     1.545    n1_printeo_OBUF[2]
    B4                   OBUF (Prop_obuf_I_O)         1.228     2.773 r  n1_printeo_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.773    n1_printeo[2]
    B4                                                                r  n1_printeo[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 op[0]
                            (input port)
  Destination:            sseg_1[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.820ns  (logic 1.573ns (55.768%)  route 1.247ns (44.232%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  op[0] (IN)
                         net (fo=0)                   0.000     0.000    op[0]
    T1                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  op_IBUF[0]_inst/O
                         net (fo=22, routed)          0.874     1.098    disp_mux_1/counter_inst/op_printeo_OBUF[0]
    SLICE_X65Y69         LUT5 (Prop_lut5_I1_O)        0.042     1.140 r  disp_mux_1/counter_inst/sseg_1_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.373     1.513    sseg_1_OBUF[2]
    D2                   OBUF (Prop_obuf_I_O)         1.307     2.820 r  sseg_1_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.820    sseg_1[2]
    D2                                                                r  sseg_1[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 n1[0]
                            (input port)
  Destination:            n1_printeo[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.851ns  (logic 1.446ns (50.712%)  route 1.405ns (49.288%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M1                                                0.000     0.000 r  n1[0] (IN)
                         net (fo=0)                   0.000     0.000    n1[0]
    M1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  n1_IBUF[0]_inst/O
                         net (fo=30, routed)          1.405     1.623    n1_printeo_OBUF[0]
    B3                   OBUF (Prop_obuf_I_O)         1.227     2.851 r  n1_printeo_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.851    n1_printeo[0]
    B3                                                                r  n1_printeo[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 n2[2]
                            (input port)
  Destination:            n2_printeo[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.858ns  (logic 1.446ns (50.612%)  route 1.411ns (49.388%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N2                                                0.000     0.000 r  n2[2] (IN)
                         net (fo=0)                   0.000     0.000    n2[2]
    N2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  n2_IBUF[2]_inst/O
                         net (fo=15, routed)          1.411     1.635    n2_printeo_OBUF[2]
    C3                   OBUF (Prop_obuf_I_O)         1.222     2.858 r  n2_printeo_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.858    n2_printeo[2]
    C3                                                                r  n2_printeo[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 n1[3]
                            (input port)
  Destination:            n1_printeo[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.863ns  (logic 1.461ns (51.035%)  route 1.402ns (48.965%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K1                                                0.000     0.000 r  n1[3] (IN)
                         net (fo=0)                   0.000     0.000    n1[3]
    K1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  n1_IBUF[3]_inst/O
                         net (fo=11, routed)          1.402     1.620    n1_printeo_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         1.243     2.863 r  n1_printeo_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.863    n1_printeo[3]
    A4                                                                r  n1_printeo[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 n1[1]
                            (input port)
  Destination:            n1_printeo[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.883ns  (logic 1.455ns (50.455%)  route 1.428ns (49.545%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L1                                                0.000     0.000 r  n1[1] (IN)
                         net (fo=0)                   0.000     0.000    n1[1]
    L1                   IBUF (Prop_ibuf_I_O)         0.217     0.217 r  n1_IBUF[1]_inst/O
                         net (fo=17, routed)          1.428     1.645    n1_printeo_OBUF[1]
    A3                   OBUF (Prop_obuf_I_O)         1.238     2.883 r  n1_printeo_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.883    n1_printeo[1]
    A3                                                                r  n1_printeo[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 op[1]
                            (input port)
  Destination:            sseg_1[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.939ns  (logic 1.482ns (50.421%)  route 1.457ns (49.579%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  op[1] (IN)
                         net (fo=0)                   0.000     0.000    op[1]
    R2                   IBUF (Prop_ibuf_I_O)         0.216     0.216 f  op_IBUF[1]_inst/O
                         net (fo=22, routed)          1.079     1.295    alu_4_bits/calculadora_elemental_inst/op_printeo_OBUF[1]
    SLICE_X63Y70         LUT5 (Prop_lut5_I0_O)        0.045     1.340 r  alu_4_bits/calculadora_elemental_inst/sseg_1_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.378     1.718    sseg_1_OBUF[6]
    D1                   OBUF (Prop_obuf_I_O)         1.221     2.939 r  sseg_1_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.939    sseg_1[6]
    D1                                                                r  sseg_1[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  gclk
  To Clock:  

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 disp_mux_1/counter_inst/r_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_1[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.883ns  (logic 4.380ns (55.558%)  route 3.503ns (44.442%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.612     5.138    disp_mux_1/counter_inst/clk_IBUF_BUFG
    SLICE_X64Y69         FDCE                                         r  disp_mux_1/counter_inst/r_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDCE (Prop_fdce_C_Q)         0.518     5.656 r  disp_mux_1/counter_inst/r_reg_reg[12]/Q
                         net (fo=12, routed)          1.421     7.077    disp_mux_1/counter_inst/r_reg_reg[12]_0
    SLICE_X65Y68         LUT5 (Prop_lut5_I3_O)        0.152     7.229 r  disp_mux_1/counter_inst/sseg_1_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.083     9.311    sseg_1_OBUF[5]
    H4                   OBUF (Prop_obuf_I_O)         3.710    13.021 r  sseg_1_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.021    sseg_1[5]
    H4                                                                r  sseg_1[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_mux_0/counter_inst/r_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.636ns  (logic 4.412ns (57.785%)  route 3.223ns (42.215%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.616     5.142    disp_mux_0/counter_inst/clk_IBUF_BUFG
    SLICE_X64Y83         FDCE                                         r  disp_mux_0/counter_inst/r_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDCE (Prop_fdce_C_Q)         0.518     5.660 r  disp_mux_0/counter_inst/r_reg_reg[12]/Q
                         net (fo=12, routed)          1.017     6.677    disp_mux_0/counter_inst/contador[12]
    SLICE_X65Y85         LUT2 (Prop_lut2_I1_O)        0.152     6.829 r  disp_mux_0/counter_inst/an_0_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.207     9.035    an_0_OBUF[0]
    A8                   OBUF (Prop_obuf_I_O)         3.742    12.778 r  an_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.778    an_0[0]
    A8                                                                r  an_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_mux_1/counter_inst/r_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an_1[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.480ns  (logic 4.153ns (55.521%)  route 3.327ns (44.479%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.612     5.138    disp_mux_1/counter_inst/clk_IBUF_BUFG
    SLICE_X64Y69         FDCE                                         r  disp_mux_1/counter_inst/r_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDCE (Prop_fdce_C_Q)         0.518     5.656 f  disp_mux_1/counter_inst/r_reg_reg[12]/Q
                         net (fo=12, routed)          1.421     7.077    disp_mux_1/counter_inst/r_reg_reg[12]_0
    SLICE_X65Y68         LUT2 (Prop_lut2_I1_O)        0.124     7.201 r  disp_mux_1/counter_inst/an_1_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.907     9.107    an_1_OBUF[3]
    H3                   OBUF (Prop_obuf_I_O)         3.511    12.618 r  an_1_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.618    an_1[3]
    H3                                                                r  an_1[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_mux_0/counter_inst/r_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_0[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.311ns  (logic 4.177ns (57.129%)  route 3.134ns (42.871%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.616     5.142    disp_mux_0/counter_inst/clk_IBUF_BUFG
    SLICE_X64Y83         FDCE                                         r  disp_mux_0/counter_inst/r_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDCE (Prop_fdce_C_Q)         0.518     5.660 f  disp_mux_0/counter_inst/r_reg_reg[11]/Q
                         net (fo=13, routed)          0.931     6.591    disp_mux_0/counter_inst/contador[11]
    SLICE_X64Y84         LUT6 (Prop_lut6_I5_O)        0.124     6.715 r  disp_mux_0/counter_inst/sseg_0_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.203     8.918    sseg_0_OBUF[4]
    A7                   OBUF (Prop_obuf_I_O)         3.535    12.453 r  sseg_0_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.453    sseg_0[4]
    A7                                                                r  sseg_0[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_mux_1/counter_inst/r_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_1[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.203ns  (logic 4.403ns (61.127%)  route 2.800ns (38.873%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.612     5.138    disp_mux_1/counter_inst/clk_IBUF_BUFG
    SLICE_X64Y69         FDCE                                         r  disp_mux_1/counter_inst/r_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDCE (Prop_fdce_C_Q)         0.518     5.656 r  disp_mux_1/counter_inst/r_reg_reg[12]/Q
                         net (fo=12, routed)          0.858     6.514    disp_mux_1/counter_inst/r_reg_reg[12]_0
    SLICE_X65Y70         LUT5 (Prop_lut5_I3_O)        0.152     6.666 r  disp_mux_1/counter_inst/sseg_1_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.942     8.608    sseg_1_OBUF[3]
    C2                   OBUF (Prop_obuf_I_O)         3.733    12.341 r  sseg_1_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.341    sseg_1[3]
    C2                                                                r  sseg_1[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_mux_0/counter_inst/r_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.189ns  (logic 4.169ns (57.998%)  route 3.019ns (42.002%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.616     5.142    disp_mux_0/counter_inst/clk_IBUF_BUFG
    SLICE_X64Y83         FDCE                                         r  disp_mux_0/counter_inst/r_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDCE (Prop_fdce_C_Q)         0.518     5.660 r  disp_mux_0/counter_inst/r_reg_reg[12]/Q
                         net (fo=12, routed)          1.018     6.678    disp_mux_0/counter_inst/contador[12]
    SLICE_X65Y85         LUT2 (Prop_lut2_I0_O)        0.124     6.802 r  disp_mux_0/counter_inst/an_0_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.002     8.803    an_0_OBUF[1]
    C7                   OBUF (Prop_obuf_I_O)         3.527    12.331 r  an_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.331    an_0[1]
    C7                                                                r  an_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_mux_1/counter_inst/r_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_1[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.162ns  (logic 4.403ns (61.468%)  route 2.760ns (38.532%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.612     5.138    disp_mux_1/counter_inst/clk_IBUF_BUFG
    SLICE_X64Y69         FDCE                                         r  disp_mux_1/counter_inst/r_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDCE (Prop_fdce_C_Q)         0.518     5.656 r  disp_mux_1/counter_inst/r_reg_reg[11]/Q
                         net (fo=13, routed)          0.902     6.558    disp_mux_1/counter_inst/r_reg_reg[11]_0
    SLICE_X65Y69         LUT5 (Prop_lut5_I0_O)        0.152     6.710 r  disp_mux_1/counter_inst/sseg_1_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.857     8.568    sseg_1_OBUF[0]
    F4                   OBUF (Prop_obuf_I_O)         3.733    12.300 r  sseg_1_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.300    sseg_1[0]
    F4                                                                r  sseg_1[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_mux_0/counter_inst/r_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.088ns  (logic 4.396ns (62.027%)  route 2.691ns (37.973%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.616     5.142    disp_mux_0/counter_inst/clk_IBUF_BUFG
    SLICE_X64Y83         FDCE                                         r  disp_mux_0/counter_inst/r_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDCE (Prop_fdce_C_Q)         0.518     5.660 f  disp_mux_0/counter_inst/r_reg_reg[12]/Q
                         net (fo=12, routed)          1.018     6.678    disp_mux_0/counter_inst/contador[12]
    SLICE_X65Y85         LUT2 (Prop_lut2_I1_O)        0.152     6.830 r  disp_mux_0/counter_inst/an_0_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.674     8.503    an_0_OBUF[2]
    C4                   OBUF (Prop_obuf_I_O)         3.726    12.230 r  an_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.230    an_0[2]
    C4                                                                r  an_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_mux_0/counter_inst/r_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_0[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.073ns  (logic 4.162ns (58.840%)  route 2.911ns (41.160%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.616     5.142    disp_mux_0/counter_inst/clk_IBUF_BUFG
    SLICE_X64Y83         FDCE                                         r  disp_mux_0/counter_inst/r_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDCE (Prop_fdce_C_Q)         0.518     5.660 r  disp_mux_0/counter_inst/r_reg_reg[12]/Q
                         net (fo=12, routed)          0.852     6.511    disp_mux_0/counter_inst/contador[12]
    SLICE_X65Y82         LUT6 (Prop_lut6_I4_O)        0.124     6.635 r  disp_mux_0/counter_inst/sseg_0_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.060     8.695    sseg_0_OBUF[6]
    B5                   OBUF (Prop_obuf_I_O)         3.520    12.215 r  sseg_0_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.215    sseg_0[6]
    B5                                                                r  sseg_0[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_mux_1/counter_inst/r_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_1[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.987ns  (logic 4.130ns (59.112%)  route 2.857ns (40.888%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.612     5.138    disp_mux_1/counter_inst/clk_IBUF_BUFG
    SLICE_X64Y69         FDCE                                         r  disp_mux_1/counter_inst/r_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDCE (Prop_fdce_C_Q)         0.518     5.656 r  disp_mux_1/counter_inst/r_reg_reg[11]/Q
                         net (fo=13, routed)          0.978     6.634    alu_4_bits/calculadora_elemental_inst/contador[0]
    SLICE_X63Y68         LUT6 (Prop_lut6_I0_O)        0.124     6.758 r  alu_4_bits/calculadora_elemental_inst/sseg_1_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.879     8.637    sseg_1_OBUF[1]
    J3                   OBUF (Prop_obuf_I_O)         3.488    12.125 r  sseg_1_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.125    sseg_1[1]
    J3                                                                r  sseg_1[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 disp_mux_1/counter_inst/r_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an_1[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.029ns  (logic 1.438ns (70.877%)  route 0.591ns (29.123%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.583     1.469    disp_mux_1/counter_inst/clk_IBUF_BUFG
    SLICE_X64Y69         FDCE                                         r  disp_mux_1/counter_inst/r_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDCE (Prop_fdce_C_Q)         0.164     1.633 r  disp_mux_1/counter_inst/r_reg_reg[12]/Q
                         net (fo=12, routed)          0.254     1.888    disp_mux_1/counter_inst/r_reg_reg[12]_0
    SLICE_X65Y69         LUT2 (Prop_lut2_I0_O)        0.045     1.933 r  disp_mux_1/counter_inst/an_1_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.337     2.269    an_1_OBUF[1]
    F3                   OBUF (Prop_obuf_I_O)         1.229     3.499 r  an_1_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.499    an_1[1]
    F3                                                                r  an_1[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_mux_0/counter_inst/r_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.027ns  (logic 1.428ns (70.442%)  route 0.599ns (29.558%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.586     1.472    disp_mux_0/counter_inst/clk_IBUF_BUFG
    SLICE_X64Y83         FDCE                                         r  disp_mux_0/counter_inst/r_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDCE (Prop_fdce_C_Q)         0.164     1.636 f  disp_mux_0/counter_inst/r_reg_reg[11]/Q
                         net (fo=13, routed)          0.097     1.733    disp_mux_0/counter_inst/contador[11]
    SLICE_X65Y83         LUT6 (Prop_lut6_I5_O)        0.045     1.778 r  disp_mux_0/counter_inst/sseg_0_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.503     2.280    sseg_0_OBUF[1]
    C5                   OBUF (Prop_obuf_I_O)         1.219     3.499 r  sseg_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.499    sseg_0[1]
    C5                                                                r  sseg_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_mux_0/counter_inst/r_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_0[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.042ns  (logic 1.425ns (69.776%)  route 0.617ns (30.224%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.586     1.472    disp_mux_0/counter_inst/clk_IBUF_BUFG
    SLICE_X64Y83         FDCE                                         r  disp_mux_0/counter_inst/r_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDCE (Prop_fdce_C_Q)         0.164     1.636 f  disp_mux_0/counter_inst/r_reg_reg[11]/Q
                         net (fo=13, routed)          0.200     1.837    disp_mux_0/counter_inst/contador[11]
    SLICE_X65Y84         LUT6 (Prop_lut6_I5_O)        0.045     1.882 r  disp_mux_0/counter_inst/sseg_0_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.417     2.298    sseg_0_OBUF[5]
    D6                   OBUF (Prop_obuf_I_O)         1.216     3.514 r  sseg_0_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.514    sseg_0[5]
    D6                                                                r  sseg_0[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_mux_1/counter_inst/r_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an_1[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.045ns  (logic 1.433ns (70.041%)  route 0.613ns (29.959%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.583     1.469    disp_mux_1/counter_inst/clk_IBUF_BUFG
    SLICE_X64Y69         FDCE                                         r  disp_mux_1/counter_inst/r_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDCE (Prop_fdce_C_Q)         0.164     1.633 r  disp_mux_1/counter_inst/r_reg_reg[11]/Q
                         net (fo=13, routed)          0.200     1.834    disp_mux_1/counter_inst/r_reg_reg[11]_0
    SLICE_X65Y69         LUT2 (Prop_lut2_I0_O)        0.045     1.879 r  disp_mux_1/counter_inst/an_1_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.412     2.291    an_1_OBUF[0]
    E4                   OBUF (Prop_obuf_I_O)         1.224     3.515 r  an_1_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.515    an_1[0]
    E4                                                                r  an_1[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_mux_1/counter_inst/r_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an_1[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.090ns  (logic 1.402ns (67.079%)  route 0.688ns (32.921%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.583     1.469    disp_mux_1/counter_inst/clk_IBUF_BUFG
    SLICE_X64Y69         FDCE                                         r  disp_mux_1/counter_inst/r_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDCE (Prop_fdce_C_Q)         0.164     1.633 r  disp_mux_1/counter_inst/r_reg_reg[11]/Q
                         net (fo=13, routed)          0.253     1.887    disp_mux_1/counter_inst/r_reg_reg[11]_0
    SLICE_X65Y70         LUT2 (Prop_lut2_I0_O)        0.045     1.932 r  disp_mux_1/counter_inst/an_1_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.435     2.366    an_1_OBUF[2]
    J4                   OBUF (Prop_obuf_I_O)         1.193     3.559 r  an_1_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.559    an_1[2]
    J4                                                                r  an_1[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_mux_1/counter_inst/r_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_1[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.092ns  (logic 1.519ns (72.595%)  route 0.573ns (27.405%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.583     1.469    disp_mux_1/counter_inst/clk_IBUF_BUFG
    SLICE_X64Y69         FDCE                                         r  disp_mux_1/counter_inst/r_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDCE (Prop_fdce_C_Q)         0.164     1.633 r  disp_mux_1/counter_inst/r_reg_reg[11]/Q
                         net (fo=13, routed)          0.200     1.834    disp_mux_1/counter_inst/r_reg_reg[11]_0
    SLICE_X65Y69         LUT5 (Prop_lut5_I0_O)        0.048     1.882 r  disp_mux_1/counter_inst/sseg_1_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.373     2.255    sseg_1_OBUF[2]
    D2                   OBUF (Prop_obuf_I_O)         1.307     3.562 r  sseg_1_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.562    sseg_1[2]
    D2                                                                r  sseg_1[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_mux_0/counter_inst/r_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_0[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.091ns  (logic 1.430ns (68.382%)  route 0.661ns (31.618%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.586     1.472    disp_mux_0/counter_inst/clk_IBUF_BUFG
    SLICE_X64Y83         FDCE                                         r  disp_mux_0/counter_inst/r_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDCE (Prop_fdce_C_Q)         0.164     1.636 r  disp_mux_0/counter_inst/r_reg_reg[11]/Q
                         net (fo=13, routed)          0.158     1.795    disp_mux_0/counter_inst/contador[11]
    SLICE_X65Y82         LUT6 (Prop_lut6_I2_O)        0.045     1.840 r  disp_mux_0/counter_inst/sseg_0_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.503     2.342    sseg_0_OBUF[6]
    B5                   OBUF (Prop_obuf_I_O)         1.221     3.563 r  sseg_0_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.563    sseg_0[6]
    B5                                                                r  sseg_0[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_mux_0/counter_inst/r_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.103ns  (logic 1.453ns (69.090%)  route 0.650ns (30.910%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.586     1.472    disp_mux_0/counter_inst/clk_IBUF_BUFG
    SLICE_X64Y83         FDCE                                         r  disp_mux_0/counter_inst/r_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDCE (Prop_fdce_C_Q)         0.164     1.636 r  disp_mux_0/counter_inst/r_reg_reg[12]/Q
                         net (fo=12, routed)          0.319     1.955    disp_mux_0/counter_inst/contador[12]
    SLICE_X65Y82         LUT6 (Prop_lut6_I1_O)        0.045     2.000 r  disp_mux_0/counter_inst/sseg_0_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.331     2.331    sseg_0_OBUF[2]
    A5                   OBUF (Prop_obuf_I_O)         1.244     3.575 r  sseg_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.575    sseg_0[2]
    A5                                                                r  sseg_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_mux_0/counter_inst/r_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an_0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.117ns  (logic 1.429ns (67.493%)  route 0.688ns (32.507%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.586     1.472    disp_mux_0/counter_inst/clk_IBUF_BUFG
    SLICE_X64Y83         FDCE                                         r  disp_mux_0/counter_inst/r_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDCE (Prop_fdce_C_Q)         0.164     1.636 f  disp_mux_0/counter_inst/r_reg_reg[11]/Q
                         net (fo=13, routed)          0.347     1.984    disp_mux_0/counter_inst/contador[11]
    SLICE_X65Y85         LUT2 (Prop_lut2_I0_O)        0.045     2.029 r  disp_mux_0/counter_inst/an_0_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.341     2.370    an_0_OBUF[3]
    D5                   OBUF (Prop_obuf_I_O)         1.220     3.590 r  an_0_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.590    an_0[3]
    D5                                                                r  an_0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_mux_0/counter_inst/r_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.123ns  (logic 1.436ns (67.627%)  route 0.687ns (32.373%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.586     1.472    disp_mux_0/counter_inst/clk_IBUF_BUFG
    SLICE_X64Y83         FDCE                                         r  disp_mux_0/counter_inst/r_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDCE (Prop_fdce_C_Q)         0.164     1.636 r  disp_mux_0/counter_inst/r_reg_reg[12]/Q
                         net (fo=12, routed)          0.246     1.882    disp_mux_0/counter_inst/contador[12]
    SLICE_X64Y85         LUT6 (Prop_lut6_I1_O)        0.045     1.927 r  disp_mux_0/counter_inst/sseg_0_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.442     2.368    sseg_0_OBUF[0]
    D7                   OBUF (Prop_obuf_I_O)         1.227     3.595 r  sseg_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.595    sseg_0[0]
    D7                                                                r  sseg_0[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  gclk

Max Delay            26 Endpoints
Min Delay            26 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            disp_mux_0/counter_inst/r_reg_reg[10]/CLR
                            (recovery check against rising-edge clock gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.100ns  (logic 1.456ns (35.522%)  route 2.644ns (64.478%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=26, routed)          2.644     4.100    disp_mux_0/counter_inst/reset_IBUF
    SLICE_X64Y83         FDCE                                         f  disp_mux_0/counter_inst/r_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.499     4.846    disp_mux_0/counter_inst/clk_IBUF_BUFG
    SLICE_X64Y83         FDCE                                         r  disp_mux_0/counter_inst/r_reg_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            disp_mux_0/counter_inst/r_reg_reg[11]/CLR
                            (recovery check against rising-edge clock gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.100ns  (logic 1.456ns (35.522%)  route 2.644ns (64.478%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=26, routed)          2.644     4.100    disp_mux_0/counter_inst/reset_IBUF
    SLICE_X64Y83         FDCE                                         f  disp_mux_0/counter_inst/r_reg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.499     4.846    disp_mux_0/counter_inst/clk_IBUF_BUFG
    SLICE_X64Y83         FDCE                                         r  disp_mux_0/counter_inst/r_reg_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            disp_mux_0/counter_inst/r_reg_reg[12]/CLR
                            (recovery check against rising-edge clock gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.100ns  (logic 1.456ns (35.522%)  route 2.644ns (64.478%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=26, routed)          2.644     4.100    disp_mux_0/counter_inst/reset_IBUF
    SLICE_X64Y83         FDCE                                         f  disp_mux_0/counter_inst/r_reg_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.499     4.846    disp_mux_0/counter_inst/clk_IBUF_BUFG
    SLICE_X64Y83         FDCE                                         r  disp_mux_0/counter_inst/r_reg_reg[12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            disp_mux_0/counter_inst/r_reg_reg[9]/CLR
                            (recovery check against rising-edge clock gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.100ns  (logic 1.456ns (35.522%)  route 2.644ns (64.478%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=26, routed)          2.644     4.100    disp_mux_0/counter_inst/reset_IBUF
    SLICE_X64Y83         FDCE                                         f  disp_mux_0/counter_inst/r_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.499     4.846    disp_mux_0/counter_inst/clk_IBUF_BUFG
    SLICE_X64Y83         FDCE                                         r  disp_mux_0/counter_inst/r_reg_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            disp_mux_0/counter_inst/r_reg_reg[5]/CLR
                            (recovery check against rising-edge clock gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.958ns  (logic 1.456ns (36.795%)  route 2.502ns (63.205%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=26, routed)          2.502     3.958    disp_mux_0/counter_inst/reset_IBUF
    SLICE_X64Y82         FDCE                                         f  disp_mux_0/counter_inst/r_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.498     4.845    disp_mux_0/counter_inst/clk_IBUF_BUFG
    SLICE_X64Y82         FDCE                                         r  disp_mux_0/counter_inst/r_reg_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            disp_mux_0/counter_inst/r_reg_reg[6]/CLR
                            (recovery check against rising-edge clock gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.958ns  (logic 1.456ns (36.795%)  route 2.502ns (63.205%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=26, routed)          2.502     3.958    disp_mux_0/counter_inst/reset_IBUF
    SLICE_X64Y82         FDCE                                         f  disp_mux_0/counter_inst/r_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.498     4.845    disp_mux_0/counter_inst/clk_IBUF_BUFG
    SLICE_X64Y82         FDCE                                         r  disp_mux_0/counter_inst/r_reg_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            disp_mux_0/counter_inst/r_reg_reg[7]/CLR
                            (recovery check against rising-edge clock gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.958ns  (logic 1.456ns (36.795%)  route 2.502ns (63.205%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=26, routed)          2.502     3.958    disp_mux_0/counter_inst/reset_IBUF
    SLICE_X64Y82         FDCE                                         f  disp_mux_0/counter_inst/r_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.498     4.845    disp_mux_0/counter_inst/clk_IBUF_BUFG
    SLICE_X64Y82         FDCE                                         r  disp_mux_0/counter_inst/r_reg_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            disp_mux_0/counter_inst/r_reg_reg[8]/CLR
                            (recovery check against rising-edge clock gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.958ns  (logic 1.456ns (36.795%)  route 2.502ns (63.205%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=26, routed)          2.502     3.958    disp_mux_0/counter_inst/reset_IBUF
    SLICE_X64Y82         FDCE                                         f  disp_mux_0/counter_inst/r_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.498     4.845    disp_mux_0/counter_inst/clk_IBUF_BUFG
    SLICE_X64Y82         FDCE                                         r  disp_mux_0/counter_inst/r_reg_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            disp_mux_0/counter_inst/r_reg_reg[0]/CLR
                            (recovery check against rising-edge clock gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.817ns  (logic 1.456ns (38.155%)  route 2.361ns (61.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=26, routed)          2.361     3.817    disp_mux_0/counter_inst/reset_IBUF
    SLICE_X65Y81         FDCE                                         f  disp_mux_0/counter_inst/r_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.496     4.843    disp_mux_0/counter_inst/clk_IBUF_BUFG
    SLICE_X65Y81         FDCE                                         r  disp_mux_0/counter_inst/r_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            disp_mux_0/counter_inst/r_reg_reg[1]/CLR
                            (recovery check against rising-edge clock gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.817ns  (logic 1.456ns (38.155%)  route 2.361ns (61.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=26, routed)          2.361     3.817    disp_mux_0/counter_inst/reset_IBUF
    SLICE_X64Y81         FDCE                                         f  disp_mux_0/counter_inst/r_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.496     4.843    disp_mux_0/counter_inst/clk_IBUF_BUFG
    SLICE_X64Y81         FDCE                                         r  disp_mux_0/counter_inst/r_reg_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            disp_mux_1/counter_inst/r_reg_reg[0]/CLR
                            (removal check against rising-edge clock gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.837ns  (logic 0.225ns (26.822%)  route 0.613ns (73.178%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 f  reset_IBUF_inst/O
                         net (fo=26, routed)          0.613     0.837    disp_mux_1/counter_inst/reset_IBUF
    SLICE_X65Y67         FDCE                                         f  disp_mux_1/counter_inst/r_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.854     1.985    disp_mux_1/counter_inst/clk_IBUF_BUFG
    SLICE_X65Y67         FDCE                                         r  disp_mux_1/counter_inst/r_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            disp_mux_1/counter_inst/r_reg_reg[1]/CLR
                            (removal check against rising-edge clock gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.837ns  (logic 0.225ns (26.822%)  route 0.613ns (73.178%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 f  reset_IBUF_inst/O
                         net (fo=26, routed)          0.613     0.837    disp_mux_1/counter_inst/reset_IBUF
    SLICE_X64Y67         FDCE                                         f  disp_mux_1/counter_inst/r_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.854     1.985    disp_mux_1/counter_inst/clk_IBUF_BUFG
    SLICE_X64Y67         FDCE                                         r  disp_mux_1/counter_inst/r_reg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            disp_mux_1/counter_inst/r_reg_reg[2]/CLR
                            (removal check against rising-edge clock gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.837ns  (logic 0.225ns (26.822%)  route 0.613ns (73.178%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 f  reset_IBUF_inst/O
                         net (fo=26, routed)          0.613     0.837    disp_mux_1/counter_inst/reset_IBUF
    SLICE_X64Y67         FDCE                                         f  disp_mux_1/counter_inst/r_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.854     1.985    disp_mux_1/counter_inst/clk_IBUF_BUFG
    SLICE_X64Y67         FDCE                                         r  disp_mux_1/counter_inst/r_reg_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            disp_mux_1/counter_inst/r_reg_reg[3]/CLR
                            (removal check against rising-edge clock gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.837ns  (logic 0.225ns (26.822%)  route 0.613ns (73.178%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 f  reset_IBUF_inst/O
                         net (fo=26, routed)          0.613     0.837    disp_mux_1/counter_inst/reset_IBUF
    SLICE_X64Y67         FDCE                                         f  disp_mux_1/counter_inst/r_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.854     1.985    disp_mux_1/counter_inst/clk_IBUF_BUFG
    SLICE_X64Y67         FDCE                                         r  disp_mux_1/counter_inst/r_reg_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            disp_mux_1/counter_inst/r_reg_reg[4]/CLR
                            (removal check against rising-edge clock gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.837ns  (logic 0.225ns (26.822%)  route 0.613ns (73.178%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 f  reset_IBUF_inst/O
                         net (fo=26, routed)          0.613     0.837    disp_mux_1/counter_inst/reset_IBUF
    SLICE_X64Y67         FDCE                                         f  disp_mux_1/counter_inst/r_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.854     1.985    disp_mux_1/counter_inst/clk_IBUF_BUFG
    SLICE_X64Y67         FDCE                                         r  disp_mux_1/counter_inst/r_reg_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            disp_mux_1/counter_inst/r_reg_reg[5]/CLR
                            (removal check against rising-edge clock gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.901ns  (logic 0.225ns (24.915%)  route 0.677ns (75.085%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 f  reset_IBUF_inst/O
                         net (fo=26, routed)          0.677     0.901    disp_mux_1/counter_inst/reset_IBUF
    SLICE_X64Y68         FDCE                                         f  disp_mux_1/counter_inst/r_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.853     1.984    disp_mux_1/counter_inst/clk_IBUF_BUFG
    SLICE_X64Y68         FDCE                                         r  disp_mux_1/counter_inst/r_reg_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            disp_mux_1/counter_inst/r_reg_reg[6]/CLR
                            (removal check against rising-edge clock gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.901ns  (logic 0.225ns (24.915%)  route 0.677ns (75.085%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 f  reset_IBUF_inst/O
                         net (fo=26, routed)          0.677     0.901    disp_mux_1/counter_inst/reset_IBUF
    SLICE_X64Y68         FDCE                                         f  disp_mux_1/counter_inst/r_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.853     1.984    disp_mux_1/counter_inst/clk_IBUF_BUFG
    SLICE_X64Y68         FDCE                                         r  disp_mux_1/counter_inst/r_reg_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            disp_mux_1/counter_inst/r_reg_reg[7]/CLR
                            (removal check against rising-edge clock gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.901ns  (logic 0.225ns (24.915%)  route 0.677ns (75.085%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 f  reset_IBUF_inst/O
                         net (fo=26, routed)          0.677     0.901    disp_mux_1/counter_inst/reset_IBUF
    SLICE_X64Y68         FDCE                                         f  disp_mux_1/counter_inst/r_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.853     1.984    disp_mux_1/counter_inst/clk_IBUF_BUFG
    SLICE_X64Y68         FDCE                                         r  disp_mux_1/counter_inst/r_reg_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            disp_mux_1/counter_inst/r_reg_reg[8]/CLR
                            (removal check against rising-edge clock gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.901ns  (logic 0.225ns (24.915%)  route 0.677ns (75.085%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 f  reset_IBUF_inst/O
                         net (fo=26, routed)          0.677     0.901    disp_mux_1/counter_inst/reset_IBUF
    SLICE_X64Y68         FDCE                                         f  disp_mux_1/counter_inst/r_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.853     1.984    disp_mux_1/counter_inst/clk_IBUF_BUFG
    SLICE_X64Y68         FDCE                                         r  disp_mux_1/counter_inst/r_reg_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            disp_mux_1/counter_inst/r_reg_reg[10]/CLR
                            (removal check against rising-edge clock gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.956ns  (logic 0.225ns (23.487%)  route 0.732ns (76.513%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 f  reset_IBUF_inst/O
                         net (fo=26, routed)          0.732     0.956    disp_mux_1/counter_inst/reset_IBUF
    SLICE_X64Y69         FDCE                                         f  disp_mux_1/counter_inst/r_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.851     1.983    disp_mux_1/counter_inst/clk_IBUF_BUFG
    SLICE_X64Y69         FDCE                                         r  disp_mux_1/counter_inst/r_reg_reg[10]/C





