Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto c9be953bc0de46dfa7f579575bab88e9 --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "tb_time_impl.sdf", for root module "tb/dut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "tb_time_impl.sdf", for root module "tb/dut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.adder_0
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.LUT4
Compiling module xil_defaultlib.flop_r
Compiling module simprims_ver.RAMD32
Compiling module simprims_ver.RAMS32
Compiling module xil_defaultlib.RAM32M_UNIQ_BASE_
Compiling module xil_defaultlib.RAM32M_HD43
Compiling module xil_defaultlib.RAM32M_HD44
Compiling module xil_defaultlib.RAM32M_HD45
Compiling module xil_defaultlib.RAM32M_HD46
Compiling module xil_defaultlib.RAM32M_HD47
Compiling module xil_defaultlib.RAM32M_HD48
Compiling module xil_defaultlib.RAM32M_HD49
Compiling module xil_defaultlib.RAM32M_HD50
Compiling module xil_defaultlib.RAM32M_HD51
Compiling module xil_defaultlib.RAM32M_HD52
Compiling module xil_defaultlib.RAM32M_HD53
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.data_path
Compiling module xil_defaultlib.MIPS
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_MASK=2'b11,R...
Compiling module xil_defaultlib.RAM64X1S_UNIQ_BASE_
Compiling module xil_defaultlib.RAM64X1S_HD54
Compiling module xil_defaultlib.RAM64X1S_HD55
Compiling module xil_defaultlib.RAM64X1S_HD56
Compiling module xil_defaultlib.RAM64X1S_HD57
Compiling module xil_defaultlib.RAM64X1S_HD58
Compiling module xil_defaultlib.RAM64X1S_HD59
Compiling module xil_defaultlib.RAM64X1S_HD60
Compiling module xil_defaultlib.RAM64X1S_HD61
Compiling module xil_defaultlib.RAM64X1S_HD62
Compiling module xil_defaultlib.RAM64X1S_HD63
Compiling module xil_defaultlib.RAM64X1S_HD64
Compiling module xil_defaultlib.RAM64X1S_HD65
Compiling module xil_defaultlib.RAM64X1S_HD66
Compiling module xil_defaultlib.RAM64X1S_HD67
Compiling module xil_defaultlib.RAM64X1S_HD68
Compiling module xil_defaultlib.RAM64X1S_HD69
Compiling module xil_defaultlib.RAM64X1S_HD70
Compiling module xil_defaultlib.RAM64X1S_HD71
Compiling module xil_defaultlib.RAM64X1S_HD72
Compiling module xil_defaultlib.RAM64X1S_HD73
Compiling module xil_defaultlib.RAM64X1S_HD74
Compiling module xil_defaultlib.RAM64X1S_HD75
Compiling module xil_defaultlib.RAM64X1S_HD76
Compiling module xil_defaultlib.RAM64X1S_HD77
Compiling module xil_defaultlib.RAM64X1S_HD78
Compiling module xil_defaultlib.RAM64X1S_HD79
Compiling module xil_defaultlib.RAM64X1S_HD80
Compiling module xil_defaultlib.RAM64X1S_HD81
Compiling module xil_defaultlib.RAM64X1S_HD82
Compiling module xil_defaultlib.RAM64X1S_HD83
Compiling module xil_defaultlib.RAM64X1S_HD84
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_time_impl
