{"vcs1":{"timestamp_begin":1680390618.006104172, "rt":0.93, "ut":0.25, "st":0.14}}
{"vcselab":{"timestamp_begin":1680390618.971557177, "rt":1.10, "ut":0.19, "st":0.10}}
{"link":{"timestamp_begin":1680390620.089307087, "rt":0.51, "ut":0.06, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680390617.723994772}
{"VCS_COMP_START_TIME": 1680390617.723994772}
{"VCS_COMP_END_TIME": 1680390621.671233412}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340000}}
{"stitch_vcselab": {"peak_mem": 239072}}
