From 84dc51bd4a89ac54d10b714b8b2475f6b4c23c44 Mon Sep 17 00:00:00 2001
From: Tom Englund <tomenglund26@gmail.com>
Date: Wed, 27 Jan 2021 10:18:38 +0100
Subject: [PATCH] add trwsr and trwdrdd to cmos

---
 src/mainboard/lenovo/x230/cmos.default        |  2 ++
 src/mainboard/lenovo/x230/cmos.layout         | 13 ++++++++--
 .../intel/sandybridge/raminit_common.c        | 24 +++++++++++++++++--
 3 files changed, 35 insertions(+), 4 deletions(-)

diff --git a/src/mainboard/lenovo/x230/cmos.default b/src/mainboard/lenovo/x230/cmos.default
index 3cbdd20d1b..1c4f7fae43 100644
--- a/src/mainboard/lenovo/x230/cmos.default
+++ b/src/mainboard/lenovo/x230/cmos.default
@@ -21,3 +21,5 @@ mem_cmdrate=Auto
 mem_srt=Enable
 force_mem_training=Disable
 turbo_overclock=Disable
+trwdrdd=Auto
+trwsr=Auto
diff --git a/src/mainboard/lenovo/x230/cmos.layout b/src/mainboard/lenovo/x230/cmos.layout
index 074f05c369..3370b7a9ff 100644
--- a/src/mainboard/lenovo/x230/cmos.layout
+++ b/src/mainboard/lenovo/x230/cmos.layout
@@ -44,11 +44,13 @@ entries
 438	1	e	1	force_mem_training
 439	1	e	1	mem_srt
 428	1	e	1	turbo_overclock
+449	3	e	15	trwdrdd
+452	3	e	15	trwsr
 
 440	8	h	0	volume
 
 # VBOOT
-448	128	r	0	vbnv
+600	128	r	0	vbnv
 
 # SandyBridge MRC Scrambler Seed values
 896	32	r	0	mrc_scrambler_seed
@@ -106,8 +108,15 @@ enumerations
 14	0	1T
 14	1	2T
 14	2	Auto
+15	0	Auto
+15	1	1
+15	2	2
+15	3	3
+15	4	4
+15	5	5
+15	6	6
 
 # -----------------------------------------------------------------
 checksums
 
-checksum 392 447 984
+checksum 392 455 984
diff --git a/src/northbridge/intel/sandybridge/raminit_common.c b/src/northbridge/intel/sandybridge/raminit_common.c
index ad9df0cea9..795678ab19 100644
--- a/src/northbridge/intel/sandybridge/raminit_common.c
+++ b/src/northbridge/intel/sandybridge/raminit_common.c
@@ -2838,8 +2838,28 @@ void prepare_training(ramctr_timing *ctrl)
 void set_read_write_timings(ramctr_timing *ctrl)
 {
 	/* Use a larger delay when running fast to improve stability */
-	const u32 tRWDRDD_inc = ctrl->tCK <= TCK_1066MHZ ? 4 : 2;
-	const u32 tRWSR_inc = ctrl->tCK <= TCK_1066MHZ ? 4 : 2;
+	u32 tRWDRDD_inc = ctrl->tCK <= TCK_1066MHZ ? 4 : 2;
+	u32 tRWSR_inc = ctrl->tCK <= TCK_1066MHZ ? 4 : 2;
+	u8 tRWDRDD_cmos = 0;
+	u8 tRWSR_cmos = 0;
+
+	if(get_option(&tRWDRDD_cmos, "trwdrdd") == CB_SUCCESS) {
+		if(tRWDRDD_cmos > 0) {
+			tRWDRDD_inc = tRWDRDD_cmos;
+		}
+	}
+	else {
+		printk(BIOS_DEBUG, "Didnt find tRWDRDD in cmos, sticking to defaults.\n");
+	}
+
+	if(get_option(&tRWSR_cmos, "trwsr") == CB_SUCCESS) {
+		if(tRWSR_cmos > 0) {
+			tRWSR_inc = tRWSR_cmos;
+		}
+	}
+	else {
+		printk(BIOS_DEBUG, "Didnt find tRWSR in cmos, sticking to defaults.\n");
+	}
 
 	int channel, slotrank;
 
-- 
2.30.0

