v 20100214 1
C 2200 300 1 0 0 in_port_vector.sym   
{
T 2200 300 5 10 1 1 0 6 1 1
refdes=divider_in[SIZE-1:0]
}
C 2200 700 1 0 0 in_port.sym  
{
T 2200 700 5 10 1 1 0 6 1 1 
refdes=reset
}
C 2200 1100 1 0 0 in_port.sym  
{
T 2200 1100 5 10 1 1 0 6 1 1 
refdes=enable
}
C 2200 1500 1 0 0 in_port.sym  
{
T 2200 1500 5 10 1 1 0 6 1 1 
refdes=clk
}
C 4600 300  1 0 0 out_port.sym
{
T 5600 300 5  10 1 1 0 0 1 1
refdes=divider_out
}
