{"Source Block": ["oh/elink/hdl/etx_protocol.v@139:149@HdlIdDef", "\t\t\t next_match       &\n\t\t\t burst_addr_match;\n\n   reg tx_wr_wait_reg;\n   reg tx_rd_wait_reg;   \n   reg tx_io_wait_reg; \n   reg tx_burst_reg;\n   //reg tx_burst;   \n   //sample to align up witth tx_access   \n   always @ (posedge clk) \n     begin\n"], "Clone Blocks": [["oh/elink/hdl/etx_protocol.v@137:147", "     \n   assign tx_burst_in =  current_match    &\n\t\t\t next_match       &\n\t\t\t burst_addr_match;\n\n   reg tx_wr_wait_reg;\n   reg tx_rd_wait_reg;   \n   reg tx_io_wait_reg; \n   reg tx_burst_reg;\n   //reg tx_burst;   \n   //sample to align up witth tx_access   \n"], ["oh/elink/hdl/etx_protocol.v@140:150", "\t\t\t burst_addr_match;\n\n   reg tx_wr_wait_reg;\n   reg tx_rd_wait_reg;   \n   reg tx_io_wait_reg; \n   reg tx_burst_reg;\n   //reg tx_burst;   \n   //sample to align up witth tx_access   \n   always @ (posedge clk) \n     begin\n\ttx_burst_reg      <= tx_burst_in & tx_access_reg;\n"], ["oh/elink/hdl/etx_protocol.v@138:148", "   assign tx_burst_in =  current_match    &\n\t\t\t next_match       &\n\t\t\t burst_addr_match;\n\n   reg tx_wr_wait_reg;\n   reg tx_rd_wait_reg;   \n   reg tx_io_wait_reg; \n   reg tx_burst_reg;\n   //reg tx_burst;   \n   //sample to align up witth tx_access   \n   always @ (posedge clk) \n"]], "Diff Content": {"Delete": [[144, "   reg tx_io_wait_reg; \n"]], "Add": []}}