
SmartHome.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000dfb4  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000d0c  0800e148  0800e148  0000f148  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ee54  0800ee54  000101d8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800ee54  0800ee54  0000fe54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ee5c  0800ee5c  000101d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ee5c  0800ee5c  0000fe5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ee60  0800ee60  0000fe60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  0800ee64  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003cb4  200001d8  0800f03c  000101d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20003e8c  0800f03c  00010e8c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000101d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   000227ee  00000000  00000000  00010208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004769  00000000  00000000  000329f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001d40  00000000  00000000  00037160  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000016be  00000000  00000000  00038ea0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000069f0  00000000  00000000  0003a55e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000219c9  00000000  00000000  00040f4e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000db18f  00000000  00000000  00062917  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0013daa6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008d7c  00000000  00000000  0013daec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000063  00000000  00000000  00146868  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d8 	.word	0x200001d8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800e12c 	.word	0x0800e12c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001dc 	.word	0x200001dc
 80001cc:	0800e12c 	.word	0x0800e12c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_ldivmod>:
 8000ba8:	b97b      	cbnz	r3, 8000bca <__aeabi_ldivmod+0x22>
 8000baa:	b972      	cbnz	r2, 8000bca <__aeabi_ldivmod+0x22>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bfbe      	ittt	lt
 8000bb0:	2000      	movlt	r0, #0
 8000bb2:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000bb6:	e006      	blt.n	8000bc6 <__aeabi_ldivmod+0x1e>
 8000bb8:	bf08      	it	eq
 8000bba:	2800      	cmpeq	r0, #0
 8000bbc:	bf1c      	itt	ne
 8000bbe:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000bc2:	f04f 30ff 	movne.w	r0, #4294967295
 8000bc6:	f000 b9d3 	b.w	8000f70 <__aeabi_idiv0>
 8000bca:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bce:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd2:	2900      	cmp	r1, #0
 8000bd4:	db09      	blt.n	8000bea <__aeabi_ldivmod+0x42>
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	db1a      	blt.n	8000c10 <__aeabi_ldivmod+0x68>
 8000bda:	f000 f84d 	bl	8000c78 <__udivmoddi4>
 8000bde:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be6:	b004      	add	sp, #16
 8000be8:	4770      	bx	lr
 8000bea:	4240      	negs	r0, r0
 8000bec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	db1b      	blt.n	8000c2c <__aeabi_ldivmod+0x84>
 8000bf4:	f000 f840 	bl	8000c78 <__udivmoddi4>
 8000bf8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bfc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c00:	b004      	add	sp, #16
 8000c02:	4240      	negs	r0, r0
 8000c04:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c08:	4252      	negs	r2, r2
 8000c0a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c0e:	4770      	bx	lr
 8000c10:	4252      	negs	r2, r2
 8000c12:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c16:	f000 f82f 	bl	8000c78 <__udivmoddi4>
 8000c1a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c1e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c22:	b004      	add	sp, #16
 8000c24:	4240      	negs	r0, r0
 8000c26:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c2a:	4770      	bx	lr
 8000c2c:	4252      	negs	r2, r2
 8000c2e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c32:	f000 f821 	bl	8000c78 <__udivmoddi4>
 8000c36:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c3a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c3e:	b004      	add	sp, #16
 8000c40:	4252      	negs	r2, r2
 8000c42:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c46:	4770      	bx	lr

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b988 	b.w	8000f70 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9d08      	ldr	r5, [sp, #32]
 8000c7e:	468e      	mov	lr, r1
 8000c80:	4604      	mov	r4, r0
 8000c82:	4688      	mov	r8, r1
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d14a      	bne.n	8000d1e <__udivmoddi4+0xa6>
 8000c88:	428a      	cmp	r2, r1
 8000c8a:	4617      	mov	r7, r2
 8000c8c:	d962      	bls.n	8000d54 <__udivmoddi4+0xdc>
 8000c8e:	fab2 f682 	clz	r6, r2
 8000c92:	b14e      	cbz	r6, 8000ca8 <__udivmoddi4+0x30>
 8000c94:	f1c6 0320 	rsb	r3, r6, #32
 8000c98:	fa01 f806 	lsl.w	r8, r1, r6
 8000c9c:	fa20 f303 	lsr.w	r3, r0, r3
 8000ca0:	40b7      	lsls	r7, r6
 8000ca2:	ea43 0808 	orr.w	r8, r3, r8
 8000ca6:	40b4      	lsls	r4, r6
 8000ca8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cac:	fa1f fc87 	uxth.w	ip, r7
 8000cb0:	fbb8 f1fe 	udiv	r1, r8, lr
 8000cb4:	0c23      	lsrs	r3, r4, #16
 8000cb6:	fb0e 8811 	mls	r8, lr, r1, r8
 8000cba:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cbe:	fb01 f20c 	mul.w	r2, r1, ip
 8000cc2:	429a      	cmp	r2, r3
 8000cc4:	d909      	bls.n	8000cda <__udivmoddi4+0x62>
 8000cc6:	18fb      	adds	r3, r7, r3
 8000cc8:	f101 30ff 	add.w	r0, r1, #4294967295
 8000ccc:	f080 80ea 	bcs.w	8000ea4 <__udivmoddi4+0x22c>
 8000cd0:	429a      	cmp	r2, r3
 8000cd2:	f240 80e7 	bls.w	8000ea4 <__udivmoddi4+0x22c>
 8000cd6:	3902      	subs	r1, #2
 8000cd8:	443b      	add	r3, r7
 8000cda:	1a9a      	subs	r2, r3, r2
 8000cdc:	b2a3      	uxth	r3, r4
 8000cde:	fbb2 f0fe 	udiv	r0, r2, lr
 8000ce2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000ce6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cea:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cee:	459c      	cmp	ip, r3
 8000cf0:	d909      	bls.n	8000d06 <__udivmoddi4+0x8e>
 8000cf2:	18fb      	adds	r3, r7, r3
 8000cf4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000cf8:	f080 80d6 	bcs.w	8000ea8 <__udivmoddi4+0x230>
 8000cfc:	459c      	cmp	ip, r3
 8000cfe:	f240 80d3 	bls.w	8000ea8 <__udivmoddi4+0x230>
 8000d02:	443b      	add	r3, r7
 8000d04:	3802      	subs	r0, #2
 8000d06:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d0a:	eba3 030c 	sub.w	r3, r3, ip
 8000d0e:	2100      	movs	r1, #0
 8000d10:	b11d      	cbz	r5, 8000d1a <__udivmoddi4+0xa2>
 8000d12:	40f3      	lsrs	r3, r6
 8000d14:	2200      	movs	r2, #0
 8000d16:	e9c5 3200 	strd	r3, r2, [r5]
 8000d1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d1e:	428b      	cmp	r3, r1
 8000d20:	d905      	bls.n	8000d2e <__udivmoddi4+0xb6>
 8000d22:	b10d      	cbz	r5, 8000d28 <__udivmoddi4+0xb0>
 8000d24:	e9c5 0100 	strd	r0, r1, [r5]
 8000d28:	2100      	movs	r1, #0
 8000d2a:	4608      	mov	r0, r1
 8000d2c:	e7f5      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000d2e:	fab3 f183 	clz	r1, r3
 8000d32:	2900      	cmp	r1, #0
 8000d34:	d146      	bne.n	8000dc4 <__udivmoddi4+0x14c>
 8000d36:	4573      	cmp	r3, lr
 8000d38:	d302      	bcc.n	8000d40 <__udivmoddi4+0xc8>
 8000d3a:	4282      	cmp	r2, r0
 8000d3c:	f200 8105 	bhi.w	8000f4a <__udivmoddi4+0x2d2>
 8000d40:	1a84      	subs	r4, r0, r2
 8000d42:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d46:	2001      	movs	r0, #1
 8000d48:	4690      	mov	r8, r2
 8000d4a:	2d00      	cmp	r5, #0
 8000d4c:	d0e5      	beq.n	8000d1a <__udivmoddi4+0xa2>
 8000d4e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d52:	e7e2      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000d54:	2a00      	cmp	r2, #0
 8000d56:	f000 8090 	beq.w	8000e7a <__udivmoddi4+0x202>
 8000d5a:	fab2 f682 	clz	r6, r2
 8000d5e:	2e00      	cmp	r6, #0
 8000d60:	f040 80a4 	bne.w	8000eac <__udivmoddi4+0x234>
 8000d64:	1a8a      	subs	r2, r1, r2
 8000d66:	0c03      	lsrs	r3, r0, #16
 8000d68:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d6c:	b280      	uxth	r0, r0
 8000d6e:	b2bc      	uxth	r4, r7
 8000d70:	2101      	movs	r1, #1
 8000d72:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d76:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d7a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d7e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d82:	429a      	cmp	r2, r3
 8000d84:	d907      	bls.n	8000d96 <__udivmoddi4+0x11e>
 8000d86:	18fb      	adds	r3, r7, r3
 8000d88:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d8c:	d202      	bcs.n	8000d94 <__udivmoddi4+0x11c>
 8000d8e:	429a      	cmp	r2, r3
 8000d90:	f200 80e0 	bhi.w	8000f54 <__udivmoddi4+0x2dc>
 8000d94:	46c4      	mov	ip, r8
 8000d96:	1a9b      	subs	r3, r3, r2
 8000d98:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d9c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000da0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000da4:	fb02 f404 	mul.w	r4, r2, r4
 8000da8:	429c      	cmp	r4, r3
 8000daa:	d907      	bls.n	8000dbc <__udivmoddi4+0x144>
 8000dac:	18fb      	adds	r3, r7, r3
 8000dae:	f102 30ff 	add.w	r0, r2, #4294967295
 8000db2:	d202      	bcs.n	8000dba <__udivmoddi4+0x142>
 8000db4:	429c      	cmp	r4, r3
 8000db6:	f200 80ca 	bhi.w	8000f4e <__udivmoddi4+0x2d6>
 8000dba:	4602      	mov	r2, r0
 8000dbc:	1b1b      	subs	r3, r3, r4
 8000dbe:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000dc2:	e7a5      	b.n	8000d10 <__udivmoddi4+0x98>
 8000dc4:	f1c1 0620 	rsb	r6, r1, #32
 8000dc8:	408b      	lsls	r3, r1
 8000dca:	fa22 f706 	lsr.w	r7, r2, r6
 8000dce:	431f      	orrs	r7, r3
 8000dd0:	fa0e f401 	lsl.w	r4, lr, r1
 8000dd4:	fa20 f306 	lsr.w	r3, r0, r6
 8000dd8:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ddc:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000de0:	4323      	orrs	r3, r4
 8000de2:	fa00 f801 	lsl.w	r8, r0, r1
 8000de6:	fa1f fc87 	uxth.w	ip, r7
 8000dea:	fbbe f0f9 	udiv	r0, lr, r9
 8000dee:	0c1c      	lsrs	r4, r3, #16
 8000df0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000df4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000df8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000dfc:	45a6      	cmp	lr, r4
 8000dfe:	fa02 f201 	lsl.w	r2, r2, r1
 8000e02:	d909      	bls.n	8000e18 <__udivmoddi4+0x1a0>
 8000e04:	193c      	adds	r4, r7, r4
 8000e06:	f100 3aff 	add.w	sl, r0, #4294967295
 8000e0a:	f080 809c 	bcs.w	8000f46 <__udivmoddi4+0x2ce>
 8000e0e:	45a6      	cmp	lr, r4
 8000e10:	f240 8099 	bls.w	8000f46 <__udivmoddi4+0x2ce>
 8000e14:	3802      	subs	r0, #2
 8000e16:	443c      	add	r4, r7
 8000e18:	eba4 040e 	sub.w	r4, r4, lr
 8000e1c:	fa1f fe83 	uxth.w	lr, r3
 8000e20:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e24:	fb09 4413 	mls	r4, r9, r3, r4
 8000e28:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e2c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e30:	45a4      	cmp	ip, r4
 8000e32:	d908      	bls.n	8000e46 <__udivmoddi4+0x1ce>
 8000e34:	193c      	adds	r4, r7, r4
 8000e36:	f103 3eff 	add.w	lr, r3, #4294967295
 8000e3a:	f080 8082 	bcs.w	8000f42 <__udivmoddi4+0x2ca>
 8000e3e:	45a4      	cmp	ip, r4
 8000e40:	d97f      	bls.n	8000f42 <__udivmoddi4+0x2ca>
 8000e42:	3b02      	subs	r3, #2
 8000e44:	443c      	add	r4, r7
 8000e46:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e4a:	eba4 040c 	sub.w	r4, r4, ip
 8000e4e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e52:	4564      	cmp	r4, ip
 8000e54:	4673      	mov	r3, lr
 8000e56:	46e1      	mov	r9, ip
 8000e58:	d362      	bcc.n	8000f20 <__udivmoddi4+0x2a8>
 8000e5a:	d05f      	beq.n	8000f1c <__udivmoddi4+0x2a4>
 8000e5c:	b15d      	cbz	r5, 8000e76 <__udivmoddi4+0x1fe>
 8000e5e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e62:	eb64 0409 	sbc.w	r4, r4, r9
 8000e66:	fa04 f606 	lsl.w	r6, r4, r6
 8000e6a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e6e:	431e      	orrs	r6, r3
 8000e70:	40cc      	lsrs	r4, r1
 8000e72:	e9c5 6400 	strd	r6, r4, [r5]
 8000e76:	2100      	movs	r1, #0
 8000e78:	e74f      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000e7a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e7e:	0c01      	lsrs	r1, r0, #16
 8000e80:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e84:	b280      	uxth	r0, r0
 8000e86:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e8a:	463b      	mov	r3, r7
 8000e8c:	4638      	mov	r0, r7
 8000e8e:	463c      	mov	r4, r7
 8000e90:	46b8      	mov	r8, r7
 8000e92:	46be      	mov	lr, r7
 8000e94:	2620      	movs	r6, #32
 8000e96:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e9a:	eba2 0208 	sub.w	r2, r2, r8
 8000e9e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000ea2:	e766      	b.n	8000d72 <__udivmoddi4+0xfa>
 8000ea4:	4601      	mov	r1, r0
 8000ea6:	e718      	b.n	8000cda <__udivmoddi4+0x62>
 8000ea8:	4610      	mov	r0, r2
 8000eaa:	e72c      	b.n	8000d06 <__udivmoddi4+0x8e>
 8000eac:	f1c6 0220 	rsb	r2, r6, #32
 8000eb0:	fa2e f302 	lsr.w	r3, lr, r2
 8000eb4:	40b7      	lsls	r7, r6
 8000eb6:	40b1      	lsls	r1, r6
 8000eb8:	fa20 f202 	lsr.w	r2, r0, r2
 8000ebc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ec0:	430a      	orrs	r2, r1
 8000ec2:	fbb3 f8fe 	udiv	r8, r3, lr
 8000ec6:	b2bc      	uxth	r4, r7
 8000ec8:	fb0e 3318 	mls	r3, lr, r8, r3
 8000ecc:	0c11      	lsrs	r1, r2, #16
 8000ece:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ed2:	fb08 f904 	mul.w	r9, r8, r4
 8000ed6:	40b0      	lsls	r0, r6
 8000ed8:	4589      	cmp	r9, r1
 8000eda:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000ede:	b280      	uxth	r0, r0
 8000ee0:	d93e      	bls.n	8000f60 <__udivmoddi4+0x2e8>
 8000ee2:	1879      	adds	r1, r7, r1
 8000ee4:	f108 3cff 	add.w	ip, r8, #4294967295
 8000ee8:	d201      	bcs.n	8000eee <__udivmoddi4+0x276>
 8000eea:	4589      	cmp	r9, r1
 8000eec:	d81f      	bhi.n	8000f2e <__udivmoddi4+0x2b6>
 8000eee:	eba1 0109 	sub.w	r1, r1, r9
 8000ef2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ef6:	fb09 f804 	mul.w	r8, r9, r4
 8000efa:	fb0e 1119 	mls	r1, lr, r9, r1
 8000efe:	b292      	uxth	r2, r2
 8000f00:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f04:	4542      	cmp	r2, r8
 8000f06:	d229      	bcs.n	8000f5c <__udivmoddi4+0x2e4>
 8000f08:	18ba      	adds	r2, r7, r2
 8000f0a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f0e:	d2c4      	bcs.n	8000e9a <__udivmoddi4+0x222>
 8000f10:	4542      	cmp	r2, r8
 8000f12:	d2c2      	bcs.n	8000e9a <__udivmoddi4+0x222>
 8000f14:	f1a9 0102 	sub.w	r1, r9, #2
 8000f18:	443a      	add	r2, r7
 8000f1a:	e7be      	b.n	8000e9a <__udivmoddi4+0x222>
 8000f1c:	45f0      	cmp	r8, lr
 8000f1e:	d29d      	bcs.n	8000e5c <__udivmoddi4+0x1e4>
 8000f20:	ebbe 0302 	subs.w	r3, lr, r2
 8000f24:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f28:	3801      	subs	r0, #1
 8000f2a:	46e1      	mov	r9, ip
 8000f2c:	e796      	b.n	8000e5c <__udivmoddi4+0x1e4>
 8000f2e:	eba7 0909 	sub.w	r9, r7, r9
 8000f32:	4449      	add	r1, r9
 8000f34:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f38:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f3c:	fb09 f804 	mul.w	r8, r9, r4
 8000f40:	e7db      	b.n	8000efa <__udivmoddi4+0x282>
 8000f42:	4673      	mov	r3, lr
 8000f44:	e77f      	b.n	8000e46 <__udivmoddi4+0x1ce>
 8000f46:	4650      	mov	r0, sl
 8000f48:	e766      	b.n	8000e18 <__udivmoddi4+0x1a0>
 8000f4a:	4608      	mov	r0, r1
 8000f4c:	e6fd      	b.n	8000d4a <__udivmoddi4+0xd2>
 8000f4e:	443b      	add	r3, r7
 8000f50:	3a02      	subs	r2, #2
 8000f52:	e733      	b.n	8000dbc <__udivmoddi4+0x144>
 8000f54:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f58:	443b      	add	r3, r7
 8000f5a:	e71c      	b.n	8000d96 <__udivmoddi4+0x11e>
 8000f5c:	4649      	mov	r1, r9
 8000f5e:	e79c      	b.n	8000e9a <__udivmoddi4+0x222>
 8000f60:	eba1 0109 	sub.w	r1, r1, r9
 8000f64:	46c4      	mov	ip, r8
 8000f66:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f6a:	fb09 f804 	mul.w	r8, r9, r4
 8000f6e:	e7c4      	b.n	8000efa <__udivmoddi4+0x282>

08000f70 <__aeabi_idiv0>:
 8000f70:	4770      	bx	lr
 8000f72:	bf00      	nop

08000f74 <bme280_init>:
/*!
 *  @brief This API is the entry point.
 *  It reads the chip-id and calibration data from the sensor.
 */
int8_t bme280_init(struct bme280_dev *dev)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b084      	sub	sp, #16
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	6078      	str	r0, [r7, #4]
	int8_t rslt;
	/* chip id read try count */
	uint8_t try_count = 5;
 8000f7c:	2305      	movs	r3, #5
 8000f7e:	73bb      	strb	r3, [r7, #14]
	uint8_t chip_id = 0;
 8000f80:	2300      	movs	r3, #0
 8000f82:	737b      	strb	r3, [r7, #13]

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8000f84:	6878      	ldr	r0, [r7, #4]
 8000f86:	f001 fad9 	bl	800253c <null_ptr_check>
 8000f8a:	4603      	mov	r3, r0
 8000f8c:	73fb      	strb	r3, [r7, #15]
	/* Proceed if null check is fine */
	if (rslt ==  BME280_OK) {
 8000f8e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d133      	bne.n	8000ffe <bme280_init+0x8a>
		while (try_count) {
 8000f96:	e028      	b.n	8000fea <bme280_init+0x76>
			/* Read the chip-id of bme280 sensor */
			rslt = bme280_get_regs(BME280_CHIP_ID_ADDR, &chip_id, 1, dev);
 8000f98:	f107 010d 	add.w	r1, r7, #13
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	2201      	movs	r2, #1
 8000fa0:	20d0      	movs	r0, #208	@ 0xd0
 8000fa2:	f000 f832 	bl	800100a <bme280_get_regs>
 8000fa6:	4603      	mov	r3, r0
 8000fa8:	73fb      	strb	r3, [r7, #15]
			/* Check for chip id validity */
			if ((rslt == BME280_OK) && (chip_id == BME280_CHIP_ID)) {
 8000faa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d114      	bne.n	8000fdc <bme280_init+0x68>
 8000fb2:	7b7b      	ldrb	r3, [r7, #13]
 8000fb4:	2b60      	cmp	r3, #96	@ 0x60
 8000fb6:	d111      	bne.n	8000fdc <bme280_init+0x68>
				dev->chip_id = chip_id;
 8000fb8:	7b7a      	ldrb	r2, [r7, #13]
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	701a      	strb	r2, [r3, #0]
				/* Reset the sensor */
				rslt = bme280_soft_reset(dev);
 8000fbe:	6878      	ldr	r0, [r7, #4]
 8000fc0:	f000 f978 	bl	80012b4 <bme280_soft_reset>
 8000fc4:	4603      	mov	r3, r0
 8000fc6:	73fb      	strb	r3, [r7, #15]
				if (rslt == BME280_OK) {
 8000fc8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d110      	bne.n	8000ff2 <bme280_init+0x7e>
					/* Read the calibration data */
					rslt = get_calib_data(dev);
 8000fd0:	6878      	ldr	r0, [r7, #4]
 8000fd2:	f001 f91b 	bl	800220c <get_calib_data>
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	73fb      	strb	r3, [r7, #15]
				}
				break;
 8000fda:	e00a      	b.n	8000ff2 <bme280_init+0x7e>
			}
			/* Wait for 1 ms */
			dev->delay_ms(1);
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	68db      	ldr	r3, [r3, #12]
 8000fe0:	2001      	movs	r0, #1
 8000fe2:	4798      	blx	r3
			--try_count;
 8000fe4:	7bbb      	ldrb	r3, [r7, #14]
 8000fe6:	3b01      	subs	r3, #1
 8000fe8:	73bb      	strb	r3, [r7, #14]
		while (try_count) {
 8000fea:	7bbb      	ldrb	r3, [r7, #14]
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	d1d3      	bne.n	8000f98 <bme280_init+0x24>
 8000ff0:	e000      	b.n	8000ff4 <bme280_init+0x80>
				break;
 8000ff2:	bf00      	nop
		}
		/* Chip id check failed */
		if (!try_count)
 8000ff4:	7bbb      	ldrb	r3, [r7, #14]
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d101      	bne.n	8000ffe <bme280_init+0x8a>
			rslt = BME280_E_DEV_NOT_FOUND;
 8000ffa:	23fe      	movs	r3, #254	@ 0xfe
 8000ffc:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 8000ffe:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001002:	4618      	mov	r0, r3
 8001004:	3710      	adds	r7, #16
 8001006:	46bd      	mov	sp, r7
 8001008:	bd80      	pop	{r7, pc}

0800100a <bme280_get_regs>:

/*!
 * @brief This API reads the data from the given register address of the sensor.
 */
int8_t bme280_get_regs(uint8_t reg_addr, uint8_t *reg_data, uint16_t len, const struct bme280_dev *dev)
{
 800100a:	b590      	push	{r4, r7, lr}
 800100c:	b087      	sub	sp, #28
 800100e:	af00      	add	r7, sp, #0
 8001010:	60b9      	str	r1, [r7, #8]
 8001012:	607b      	str	r3, [r7, #4]
 8001014:	4603      	mov	r3, r0
 8001016:	73fb      	strb	r3, [r7, #15]
 8001018:	4613      	mov	r3, r2
 800101a:	81bb      	strh	r3, [r7, #12]
	int8_t rslt;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 800101c:	6878      	ldr	r0, [r7, #4]
 800101e:	f001 fa8d 	bl	800253c <null_ptr_check>
 8001022:	4603      	mov	r3, r0
 8001024:	75fb      	strb	r3, [r7, #23]
	/* Proceed if null check is fine */
	if (rslt == BME280_OK) {
 8001026:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800102a:	2b00      	cmp	r3, #0
 800102c:	d117      	bne.n	800105e <bme280_get_regs+0x54>
		/* If interface selected is SPI */
		if (dev->intf != BME280_I2C_INTF)
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	789b      	ldrb	r3, [r3, #2]
 8001032:	2b01      	cmp	r3, #1
 8001034:	d003      	beq.n	800103e <bme280_get_regs+0x34>
			reg_addr = reg_addr | 0x80;
 8001036:	7bfb      	ldrb	r3, [r7, #15]
 8001038:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800103c:	73fb      	strb	r3, [r7, #15]
		/* Read the data  */
		rslt = dev->read(dev->dev_id, reg_addr, reg_data, len);
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	685c      	ldr	r4, [r3, #4]
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	7858      	ldrb	r0, [r3, #1]
 8001046:	89bb      	ldrh	r3, [r7, #12]
 8001048:	7bf9      	ldrb	r1, [r7, #15]
 800104a:	68ba      	ldr	r2, [r7, #8]
 800104c:	47a0      	blx	r4
 800104e:	4603      	mov	r3, r0
 8001050:	75fb      	strb	r3, [r7, #23]
		/* Check for communication error */
		if (rslt != BME280_OK)
 8001052:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001056:	2b00      	cmp	r3, #0
 8001058:	d001      	beq.n	800105e <bme280_get_regs+0x54>
			rslt = BME280_E_COMM_FAIL;
 800105a:	23fc      	movs	r3, #252	@ 0xfc
 800105c:	75fb      	strb	r3, [r7, #23]
	}

	return rslt;
 800105e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001062:	4618      	mov	r0, r3
 8001064:	371c      	adds	r7, #28
 8001066:	46bd      	mov	sp, r7
 8001068:	bd90      	pop	{r4, r7, pc}

0800106a <bme280_set_regs>:
/*!
 * @brief This API writes the given data to the register address
 * of the sensor.
 */
int8_t bme280_set_regs(uint8_t *reg_addr, const uint8_t *reg_data, uint8_t len, const struct bme280_dev *dev)
{
 800106a:	b590      	push	{r4, r7, lr}
 800106c:	b08d      	sub	sp, #52	@ 0x34
 800106e:	af00      	add	r7, sp, #0
 8001070:	60f8      	str	r0, [r7, #12]
 8001072:	60b9      	str	r1, [r7, #8]
 8001074:	603b      	str	r3, [r7, #0]
 8001076:	4613      	mov	r3, r2
 8001078:	71fb      	strb	r3, [r7, #7]
	int8_t rslt;
	uint8_t temp_buff[20]; /* Typically not to write more than 10 registers */

	if (len > 10)
 800107a:	79fb      	ldrb	r3, [r7, #7]
 800107c:	2b0a      	cmp	r3, #10
 800107e:	d901      	bls.n	8001084 <bme280_set_regs+0x1a>
		len = 10;
 8001080:	230a      	movs	r3, #10
 8001082:	71fb      	strb	r3, [r7, #7]

	uint16_t temp_len;
	uint8_t reg_addr_cnt;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8001084:	6838      	ldr	r0, [r7, #0]
 8001086:	f001 fa59 	bl	800253c <null_ptr_check>
 800108a:	4603      	mov	r3, r0
 800108c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	/* Check for arguments validity */
	if ((rslt ==  BME280_OK) && (reg_addr != NULL) && (reg_data != NULL)) {
 8001090:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8001094:	2b00      	cmp	r3, #0
 8001096:	d156      	bne.n	8001146 <bme280_set_regs+0xdc>
 8001098:	68fb      	ldr	r3, [r7, #12]
 800109a:	2b00      	cmp	r3, #0
 800109c:	d053      	beq.n	8001146 <bme280_set_regs+0xdc>
 800109e:	68bb      	ldr	r3, [r7, #8]
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d050      	beq.n	8001146 <bme280_set_regs+0xdc>
		if (len != 0) {
 80010a4:	79fb      	ldrb	r3, [r7, #7]
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d049      	beq.n	800113e <bme280_set_regs+0xd4>
			temp_buff[0] = reg_data[0];
 80010aa:	68bb      	ldr	r3, [r7, #8]
 80010ac:	781b      	ldrb	r3, [r3, #0]
 80010ae:	753b      	strb	r3, [r7, #20]
			/* If interface selected is SPI */
			if (dev->intf != BME280_I2C_INTF) {
 80010b0:	683b      	ldr	r3, [r7, #0]
 80010b2:	789b      	ldrb	r3, [r3, #2]
 80010b4:	2b01      	cmp	r3, #1
 80010b6:	d01a      	beq.n	80010ee <bme280_set_regs+0x84>
				for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 80010b8:	2300      	movs	r3, #0
 80010ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80010be:	e011      	b.n	80010e4 <bme280_set_regs+0x7a>
					reg_addr[reg_addr_cnt] = reg_addr[reg_addr_cnt] & 0x7F;
 80010c0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80010c4:	68fa      	ldr	r2, [r7, #12]
 80010c6:	4413      	add	r3, r2
 80010c8:	781a      	ldrb	r2, [r3, #0]
 80010ca:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80010ce:	68f9      	ldr	r1, [r7, #12]
 80010d0:	440b      	add	r3, r1
 80010d2:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80010d6:	b2d2      	uxtb	r2, r2
 80010d8:	701a      	strb	r2, [r3, #0]
				for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 80010da:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80010de:	3301      	adds	r3, #1
 80010e0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80010e4:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 80010e8:	79fb      	ldrb	r3, [r7, #7]
 80010ea:	429a      	cmp	r2, r3
 80010ec:	d3e8      	bcc.n	80010c0 <bme280_set_regs+0x56>
			}
			/* Burst write mode */
			if (len > 1) {
 80010ee:	79fb      	ldrb	r3, [r7, #7]
 80010f0:	2b01      	cmp	r3, #1
 80010f2:	d90d      	bls.n	8001110 <bme280_set_regs+0xa6>
				/* Interleave register address w.r.t data for
				burst write*/
				interleave_reg_addr(reg_addr, temp_buff, reg_data, len);
 80010f4:	79fb      	ldrb	r3, [r7, #7]
 80010f6:	f107 0114 	add.w	r1, r7, #20
 80010fa:	68ba      	ldr	r2, [r7, #8]
 80010fc:	68f8      	ldr	r0, [r7, #12]
 80010fe:	f001 f8c9 	bl	8002294 <interleave_reg_addr>
				temp_len = ((len * 2) - 1);
 8001102:	79fb      	ldrb	r3, [r7, #7]
 8001104:	b29b      	uxth	r3, r3
 8001106:	005b      	lsls	r3, r3, #1
 8001108:	b29b      	uxth	r3, r3
 800110a:	3b01      	subs	r3, #1
 800110c:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800110e:	e001      	b.n	8001114 <bme280_set_regs+0xaa>
			} else {
				temp_len = len;
 8001110:	79fb      	ldrb	r3, [r7, #7]
 8001112:	85bb      	strh	r3, [r7, #44]	@ 0x2c
			}
			rslt = dev->write(dev->dev_id, reg_addr[0], temp_buff, temp_len);
 8001114:	683b      	ldr	r3, [r7, #0]
 8001116:	689c      	ldr	r4, [r3, #8]
 8001118:	683b      	ldr	r3, [r7, #0]
 800111a:	7858      	ldrb	r0, [r3, #1]
 800111c:	68fb      	ldr	r3, [r7, #12]
 800111e:	7819      	ldrb	r1, [r3, #0]
 8001120:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8001122:	f107 0214 	add.w	r2, r7, #20
 8001126:	47a0      	blx	r4
 8001128:	4603      	mov	r3, r0
 800112a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			/* Check for communication error */
			if (rslt != BME280_OK)
 800112e:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8001132:	2b00      	cmp	r3, #0
 8001134:	d00b      	beq.n	800114e <bme280_set_regs+0xe4>
				rslt = BME280_E_COMM_FAIL;
 8001136:	23fc      	movs	r3, #252	@ 0xfc
 8001138:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (len != 0) {
 800113c:	e007      	b.n	800114e <bme280_set_regs+0xe4>
		} else {
			rslt = BME280_E_INVALID_LEN;
 800113e:	23fd      	movs	r3, #253	@ 0xfd
 8001140:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (len != 0) {
 8001144:	e003      	b.n	800114e <bme280_set_regs+0xe4>
		}
	} else {
		rslt = BME280_E_NULL_PTR;
 8001146:	23ff      	movs	r3, #255	@ 0xff
 8001148:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800114c:	e000      	b.n	8001150 <bme280_set_regs+0xe6>
		if (len != 0) {
 800114e:	bf00      	nop
	}


	return rslt;
 8001150:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 8001154:	4618      	mov	r0, r3
 8001156:	3734      	adds	r7, #52	@ 0x34
 8001158:	46bd      	mov	sp, r7
 800115a:	bd90      	pop	{r4, r7, pc}

0800115c <bme280_set_sensor_settings>:
/*!
 * @brief This API sets the oversampling, filter and standby duration
 * (normal mode) settings in the sensor.
 */
int8_t bme280_set_sensor_settings(uint8_t desired_settings, const struct bme280_dev *dev)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	b084      	sub	sp, #16
 8001160:	af00      	add	r7, sp, #0
 8001162:	4603      	mov	r3, r0
 8001164:	6039      	str	r1, [r7, #0]
 8001166:	71fb      	strb	r3, [r7, #7]
	int8_t rslt;
	uint8_t sensor_mode;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8001168:	6838      	ldr	r0, [r7, #0]
 800116a:	f001 f9e7 	bl	800253c <null_ptr_check>
 800116e:	4603      	mov	r3, r0
 8001170:	73fb      	strb	r3, [r7, #15]
	/* Proceed if null check is fine */
	if (rslt == BME280_OK) {
 8001172:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001176:	2b00      	cmp	r3, #0
 8001178:	d13f      	bne.n	80011fa <bme280_set_sensor_settings+0x9e>
		rslt = bme280_get_sensor_mode(&sensor_mode, dev);
 800117a:	f107 030e 	add.w	r3, r7, #14
 800117e:	6839      	ldr	r1, [r7, #0]
 8001180:	4618      	mov	r0, r3
 8001182:	f000 f874 	bl	800126e <bme280_get_sensor_mode>
 8001186:	4603      	mov	r3, r0
 8001188:	73fb      	strb	r3, [r7, #15]
		if ((rslt == BME280_OK) && (sensor_mode != BME280_SLEEP_MODE))
 800118a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800118e:	2b00      	cmp	r3, #0
 8001190:	d107      	bne.n	80011a2 <bme280_set_sensor_settings+0x46>
 8001192:	7bbb      	ldrb	r3, [r7, #14]
 8001194:	2b00      	cmp	r3, #0
 8001196:	d004      	beq.n	80011a2 <bme280_set_sensor_settings+0x46>
			rslt = put_device_to_sleep(dev);
 8001198:	6838      	ldr	r0, [r7, #0]
 800119a:	f000 fb3b 	bl	8001814 <put_device_to_sleep>
 800119e:	4603      	mov	r3, r0
 80011a0:	73fb      	strb	r3, [r7, #15]
		if (rslt == BME280_OK) {
 80011a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d127      	bne.n	80011fa <bme280_set_sensor_settings+0x9e>
			/* Check if user wants to change oversampling
			   settings */
			if (are_settings_changed(OVERSAMPLING_SETTINGS, desired_settings))
 80011aa:	79fb      	ldrb	r3, [r7, #7]
 80011ac:	4619      	mov	r1, r3
 80011ae:	2007      	movs	r0, #7
 80011b0:	f001 f9a8 	bl	8002504 <are_settings_changed>
 80011b4:	4603      	mov	r3, r0
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d009      	beq.n	80011ce <bme280_set_sensor_settings+0x72>
				rslt = set_osr_settings(desired_settings, &dev->settings, dev);
 80011ba:	683b      	ldr	r3, [r7, #0]
 80011bc:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 80011c0:	79fb      	ldrb	r3, [r7, #7]
 80011c2:	683a      	ldr	r2, [r7, #0]
 80011c4:	4618      	mov	r0, r3
 80011c6:	f000 f973 	bl	80014b0 <set_osr_settings>
 80011ca:	4603      	mov	r3, r0
 80011cc:	73fb      	strb	r3, [r7, #15]
			/* Check if user wants to change filter and/or
			   standby settings */
			if ((rslt == BME280_OK) && are_settings_changed(FILTER_STANDBY_SETTINGS, desired_settings))
 80011ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d111      	bne.n	80011fa <bme280_set_sensor_settings+0x9e>
 80011d6:	79fb      	ldrb	r3, [r7, #7]
 80011d8:	4619      	mov	r1, r3
 80011da:	2018      	movs	r0, #24
 80011dc:	f001 f992 	bl	8002504 <are_settings_changed>
 80011e0:	4603      	mov	r3, r0
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d009      	beq.n	80011fa <bme280_set_sensor_settings+0x9e>
				rslt = set_filter_standby_settings(desired_settings, &dev->settings, dev);
 80011e6:	683b      	ldr	r3, [r7, #0]
 80011e8:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 80011ec:	79fb      	ldrb	r3, [r7, #7]
 80011ee:	683a      	ldr	r2, [r7, #0]
 80011f0:	4618      	mov	r0, r3
 80011f2:	f000 f9fa 	bl	80015ea <set_filter_standby_settings>
 80011f6:	4603      	mov	r3, r0
 80011f8:	73fb      	strb	r3, [r7, #15]
		}
	}

	return rslt;
 80011fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80011fe:	4618      	mov	r0, r3
 8001200:	3710      	adds	r7, #16
 8001202:	46bd      	mov	sp, r7
 8001204:	bd80      	pop	{r7, pc}

08001206 <bme280_set_sensor_mode>:

/*!
 * @brief This API sets the power mode of the sensor.
 */
int8_t bme280_set_sensor_mode(uint8_t sensor_mode, const struct bme280_dev *dev)
{
 8001206:	b580      	push	{r7, lr}
 8001208:	b084      	sub	sp, #16
 800120a:	af00      	add	r7, sp, #0
 800120c:	4603      	mov	r3, r0
 800120e:	6039      	str	r1, [r7, #0]
 8001210:	71fb      	strb	r3, [r7, #7]
	int8_t rslt;
	uint8_t last_set_mode;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8001212:	6838      	ldr	r0, [r7, #0]
 8001214:	f001 f992 	bl	800253c <null_ptr_check>
 8001218:	4603      	mov	r3, r0
 800121a:	73fb      	strb	r3, [r7, #15]

	if (rslt == BME280_OK) {
 800121c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001220:	2b00      	cmp	r3, #0
 8001222:	d11e      	bne.n	8001262 <bme280_set_sensor_mode+0x5c>
		rslt = bme280_get_sensor_mode(&last_set_mode, dev);
 8001224:	f107 030e 	add.w	r3, r7, #14
 8001228:	6839      	ldr	r1, [r7, #0]
 800122a:	4618      	mov	r0, r3
 800122c:	f000 f81f 	bl	800126e <bme280_get_sensor_mode>
 8001230:	4603      	mov	r3, r0
 8001232:	73fb      	strb	r3, [r7, #15]
		/* If the sensor is not in sleep mode put the device to sleep
		   mode */
		if ((rslt == BME280_OK) && (last_set_mode != BME280_SLEEP_MODE))
 8001234:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001238:	2b00      	cmp	r3, #0
 800123a:	d107      	bne.n	800124c <bme280_set_sensor_mode+0x46>
 800123c:	7bbb      	ldrb	r3, [r7, #14]
 800123e:	2b00      	cmp	r3, #0
 8001240:	d004      	beq.n	800124c <bme280_set_sensor_mode+0x46>
			rslt = put_device_to_sleep(dev);
 8001242:	6838      	ldr	r0, [r7, #0]
 8001244:	f000 fae6 	bl	8001814 <put_device_to_sleep>
 8001248:	4603      	mov	r3, r0
 800124a:	73fb      	strb	r3, [r7, #15]
		/* Set the power mode */
		if (rslt == BME280_OK)
 800124c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001250:	2b00      	cmp	r3, #0
 8001252:	d106      	bne.n	8001262 <bme280_set_sensor_mode+0x5c>
			rslt = write_power_mode(sensor_mode, dev);
 8001254:	79fb      	ldrb	r3, [r7, #7]
 8001256:	6839      	ldr	r1, [r7, #0]
 8001258:	4618      	mov	r0, r3
 800125a:	f000 faa8 	bl	80017ae <write_power_mode>
 800125e:	4603      	mov	r3, r0
 8001260:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 8001262:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001266:	4618      	mov	r0, r3
 8001268:	3710      	adds	r7, #16
 800126a:	46bd      	mov	sp, r7
 800126c:	bd80      	pop	{r7, pc}

0800126e <bme280_get_sensor_mode>:

/*!
 * @brief This API gets the power mode of the sensor.
 */
int8_t bme280_get_sensor_mode(uint8_t *sensor_mode, const struct bme280_dev *dev)
{
 800126e:	b580      	push	{r7, lr}
 8001270:	b084      	sub	sp, #16
 8001272:	af00      	add	r7, sp, #0
 8001274:	6078      	str	r0, [r7, #4]
 8001276:	6039      	str	r1, [r7, #0]
	int8_t rslt;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8001278:	6838      	ldr	r0, [r7, #0]
 800127a:	f001 f95f 	bl	800253c <null_ptr_check>
 800127e:	4603      	mov	r3, r0
 8001280:	73fb      	strb	r3, [r7, #15]

	if (rslt == BME280_OK) {
 8001282:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001286:	2b00      	cmp	r3, #0
 8001288:	d10e      	bne.n	80012a8 <bme280_get_sensor_mode+0x3a>
		/* Read the power mode register */
		rslt = bme280_get_regs(BME280_PWR_CTRL_ADDR, sensor_mode, 1, dev);
 800128a:	683b      	ldr	r3, [r7, #0]
 800128c:	2201      	movs	r2, #1
 800128e:	6879      	ldr	r1, [r7, #4]
 8001290:	20f4      	movs	r0, #244	@ 0xf4
 8001292:	f7ff feba 	bl	800100a <bme280_get_regs>
 8001296:	4603      	mov	r3, r0
 8001298:	73fb      	strb	r3, [r7, #15]
		/* Assign the power mode in the device structure */
		*sensor_mode = BME280_GET_BITS_POS_0(*sensor_mode, BME280_SENSOR_MODE);
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	781b      	ldrb	r3, [r3, #0]
 800129e:	f003 0303 	and.w	r3, r3, #3
 80012a2:	b2da      	uxtb	r2, r3
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	701a      	strb	r2, [r3, #0]
	}

	return rslt;
 80012a8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80012ac:	4618      	mov	r0, r3
 80012ae:	3710      	adds	r7, #16
 80012b0:	46bd      	mov	sp, r7
 80012b2:	bd80      	pop	{r7, pc}

080012b4 <bme280_soft_reset>:

/*!
 * @brief This API performs the soft reset of the sensor.
 */
int8_t bme280_soft_reset(const struct bme280_dev *dev)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b084      	sub	sp, #16
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]
	int8_t rslt;
	uint8_t reg_addr = BME280_RESET_ADDR;
 80012bc:	23e0      	movs	r3, #224	@ 0xe0
 80012be:	73bb      	strb	r3, [r7, #14]
	/* 0xB6 is the soft reset command */
	uint8_t soft_rst_cmd = 0xB6;
 80012c0:	23b6      	movs	r3, #182	@ 0xb6
 80012c2:	737b      	strb	r3, [r7, #13]

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 80012c4:	6878      	ldr	r0, [r7, #4]
 80012c6:	f001 f939 	bl	800253c <null_ptr_check>
 80012ca:	4603      	mov	r3, r0
 80012cc:	73fb      	strb	r3, [r7, #15]
	/* Proceed if null check is fine */
	if (rslt == BME280_OK) {
 80012ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d10d      	bne.n	80012f2 <bme280_soft_reset+0x3e>
		/* Write the soft reset command in the sensor */
		rslt = bme280_set_regs(&reg_addr, &soft_rst_cmd, 1, dev);
 80012d6:	f107 010d 	add.w	r1, r7, #13
 80012da:	f107 000e 	add.w	r0, r7, #14
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	2201      	movs	r2, #1
 80012e2:	f7ff fec2 	bl	800106a <bme280_set_regs>
 80012e6:	4603      	mov	r3, r0
 80012e8:	73fb      	strb	r3, [r7, #15]
		/* As per data sheet, startup time is 2 ms. */
		dev->delay_ms(2);
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	68db      	ldr	r3, [r3, #12]
 80012ee:	2002      	movs	r0, #2
 80012f0:	4798      	blx	r3
	}

	return rslt;
 80012f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80012f6:	4618      	mov	r0, r3
 80012f8:	3710      	adds	r7, #16
 80012fa:	46bd      	mov	sp, r7
 80012fc:	bd80      	pop	{r7, pc}

080012fe <bme280_get_sensor_data>:
 * @brief This API reads the pressure, temperature and humidity data from the
 * sensor, compensates the data and store it in the bme280_data structure
 * instance passed by the user.
 */
int8_t bme280_get_sensor_data(uint8_t sensor_comp, struct bme280_data *comp_data, struct bme280_dev *dev)
{
 80012fe:	b580      	push	{r7, lr}
 8001300:	b08a      	sub	sp, #40	@ 0x28
 8001302:	af00      	add	r7, sp, #0
 8001304:	4603      	mov	r3, r0
 8001306:	60b9      	str	r1, [r7, #8]
 8001308:	607a      	str	r2, [r7, #4]
 800130a:	73fb      	strb	r3, [r7, #15]
	int8_t rslt;
	/* Array to store the pressure, temperature and humidity data read from
	the sensor */
	uint8_t reg_data[BME280_P_T_H_DATA_LEN] = {0};
 800130c:	f107 031c 	add.w	r3, r7, #28
 8001310:	2200      	movs	r2, #0
 8001312:	601a      	str	r2, [r3, #0]
 8001314:	605a      	str	r2, [r3, #4]
	struct bme280_uncomp_data uncomp_data = {0};
 8001316:	f107 0310 	add.w	r3, r7, #16
 800131a:	2200      	movs	r2, #0
 800131c:	601a      	str	r2, [r3, #0]
 800131e:	605a      	str	r2, [r3, #4]
 8001320:	609a      	str	r2, [r3, #8]

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8001322:	6878      	ldr	r0, [r7, #4]
 8001324:	f001 f90a 	bl	800253c <null_ptr_check>
 8001328:	4603      	mov	r3, r0
 800132a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	if ((rslt == BME280_OK) && (comp_data != NULL)) {
 800132e:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8001332:	2b00      	cmp	r3, #0
 8001334:	d124      	bne.n	8001380 <bme280_get_sensor_data+0x82>
 8001336:	68bb      	ldr	r3, [r7, #8]
 8001338:	2b00      	cmp	r3, #0
 800133a:	d021      	beq.n	8001380 <bme280_get_sensor_data+0x82>
		/* Read the pressure and temperature data from the sensor */
		rslt = bme280_get_regs(BME280_DATA_ADDR, reg_data, BME280_P_T_H_DATA_LEN, dev);
 800133c:	f107 011c 	add.w	r1, r7, #28
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	2208      	movs	r2, #8
 8001344:	20f7      	movs	r0, #247	@ 0xf7
 8001346:	f7ff fe60 	bl	800100a <bme280_get_regs>
 800134a:	4603      	mov	r3, r0
 800134c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

		if (rslt == BME280_OK) {
 8001350:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8001354:	2b00      	cmp	r3, #0
 8001356:	d116      	bne.n	8001386 <bme280_get_sensor_data+0x88>
			/* Parse the read data from the sensor */
			bme280_parse_sensor_data(reg_data, &uncomp_data);
 8001358:	f107 0210 	add.w	r2, r7, #16
 800135c:	f107 031c 	add.w	r3, r7, #28
 8001360:	4611      	mov	r1, r2
 8001362:	4618      	mov	r0, r3
 8001364:	f000 f815 	bl	8001392 <bme280_parse_sensor_data>
			/* Compensate the pressure and/or temperature and/or
			   humidity data from the sensor */
			rslt = bme280_compensate_data(sensor_comp, &uncomp_data, comp_data, &dev->calib_data);
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	3310      	adds	r3, #16
 800136c:	f107 0110 	add.w	r1, r7, #16
 8001370:	7bf8      	ldrb	r0, [r7, #15]
 8001372:	68ba      	ldr	r2, [r7, #8]
 8001374:	f000 f853 	bl	800141e <bme280_compensate_data>
 8001378:	4603      	mov	r3, r0
 800137a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if (rslt == BME280_OK) {
 800137e:	e002      	b.n	8001386 <bme280_get_sensor_data+0x88>
		}
	} else {
		rslt = BME280_E_NULL_PTR;
 8001380:	23ff      	movs	r3, #255	@ 0xff
 8001382:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	}

	return rslt;
 8001386:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 800138a:	4618      	mov	r0, r3
 800138c:	3728      	adds	r7, #40	@ 0x28
 800138e:	46bd      	mov	sp, r7
 8001390:	bd80      	pop	{r7, pc}

08001392 <bme280_parse_sensor_data>:
/*!
 *  @brief This API is used to parse the pressure, temperature and
 *  humidity data and store it in the bme280_uncomp_data structure instance.
 */
void bme280_parse_sensor_data(const uint8_t *reg_data, struct bme280_uncomp_data *uncomp_data)
{
 8001392:	b480      	push	{r7}
 8001394:	b087      	sub	sp, #28
 8001396:	af00      	add	r7, sp, #0
 8001398:	6078      	str	r0, [r7, #4]
 800139a:	6039      	str	r1, [r7, #0]
	uint32_t data_xlsb;
	uint32_t data_lsb;
	uint32_t data_msb;

	/* Store the parsed register values for pressure data */
	data_msb = (uint32_t)reg_data[0] << 12;
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	781b      	ldrb	r3, [r3, #0]
 80013a0:	031b      	lsls	r3, r3, #12
 80013a2:	617b      	str	r3, [r7, #20]
	data_lsb = (uint32_t)reg_data[1] << 4;
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	3301      	adds	r3, #1
 80013a8:	781b      	ldrb	r3, [r3, #0]
 80013aa:	011b      	lsls	r3, r3, #4
 80013ac:	613b      	str	r3, [r7, #16]
	data_xlsb = (uint32_t)reg_data[2] >> 4;
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	3302      	adds	r3, #2
 80013b2:	781b      	ldrb	r3, [r3, #0]
 80013b4:	091b      	lsrs	r3, r3, #4
 80013b6:	b2db      	uxtb	r3, r3
 80013b8:	60fb      	str	r3, [r7, #12]
	uncomp_data->pressure = data_msb | data_lsb | data_xlsb;
 80013ba:	697a      	ldr	r2, [r7, #20]
 80013bc:	693b      	ldr	r3, [r7, #16]
 80013be:	431a      	orrs	r2, r3
 80013c0:	68fb      	ldr	r3, [r7, #12]
 80013c2:	431a      	orrs	r2, r3
 80013c4:	683b      	ldr	r3, [r7, #0]
 80013c6:	601a      	str	r2, [r3, #0]

	/* Store the parsed register values for temperature data */
	data_msb = (uint32_t)reg_data[3] << 12;
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	3303      	adds	r3, #3
 80013cc:	781b      	ldrb	r3, [r3, #0]
 80013ce:	031b      	lsls	r3, r3, #12
 80013d0:	617b      	str	r3, [r7, #20]
	data_lsb = (uint32_t)reg_data[4] << 4;
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	3304      	adds	r3, #4
 80013d6:	781b      	ldrb	r3, [r3, #0]
 80013d8:	011b      	lsls	r3, r3, #4
 80013da:	613b      	str	r3, [r7, #16]
	data_xlsb = (uint32_t)reg_data[5] >> 4;
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	3305      	adds	r3, #5
 80013e0:	781b      	ldrb	r3, [r3, #0]
 80013e2:	091b      	lsrs	r3, r3, #4
 80013e4:	b2db      	uxtb	r3, r3
 80013e6:	60fb      	str	r3, [r7, #12]
	uncomp_data->temperature = data_msb | data_lsb | data_xlsb;
 80013e8:	697a      	ldr	r2, [r7, #20]
 80013ea:	693b      	ldr	r3, [r7, #16]
 80013ec:	431a      	orrs	r2, r3
 80013ee:	68fb      	ldr	r3, [r7, #12]
 80013f0:	431a      	orrs	r2, r3
 80013f2:	683b      	ldr	r3, [r7, #0]
 80013f4:	605a      	str	r2, [r3, #4]

	/* Store the parsed register values for temperature data */
	data_lsb = (uint32_t)reg_data[6] << 8;
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	3306      	adds	r3, #6
 80013fa:	781b      	ldrb	r3, [r3, #0]
 80013fc:	021b      	lsls	r3, r3, #8
 80013fe:	613b      	str	r3, [r7, #16]
	data_msb = (uint32_t)reg_data[7];
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	3307      	adds	r3, #7
 8001404:	781b      	ldrb	r3, [r3, #0]
 8001406:	617b      	str	r3, [r7, #20]
	uncomp_data->humidity = data_msb | data_lsb;
 8001408:	697a      	ldr	r2, [r7, #20]
 800140a:	693b      	ldr	r3, [r7, #16]
 800140c:	431a      	orrs	r2, r3
 800140e:	683b      	ldr	r3, [r7, #0]
 8001410:	609a      	str	r2, [r3, #8]
}
 8001412:	bf00      	nop
 8001414:	371c      	adds	r7, #28
 8001416:	46bd      	mov	sp, r7
 8001418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800141c:	4770      	bx	lr

0800141e <bme280_compensate_data>:
 * temperature and/or humidity data according to the component selected
 * by the user.
 */
int8_t bme280_compensate_data(uint8_t sensor_comp, const struct bme280_uncomp_data *uncomp_data,
				     struct bme280_data *comp_data, struct bme280_calib_data *calib_data)
{
 800141e:	b580      	push	{r7, lr}
 8001420:	b086      	sub	sp, #24
 8001422:	af00      	add	r7, sp, #0
 8001424:	60b9      	str	r1, [r7, #8]
 8001426:	607a      	str	r2, [r7, #4]
 8001428:	603b      	str	r3, [r7, #0]
 800142a:	4603      	mov	r3, r0
 800142c:	73fb      	strb	r3, [r7, #15]
	int8_t rslt = BME280_OK;
 800142e:	2300      	movs	r3, #0
 8001430:	75fb      	strb	r3, [r7, #23]

	if ((uncomp_data != NULL) && (comp_data != NULL) && (calib_data != NULL)) {
 8001432:	68bb      	ldr	r3, [r7, #8]
 8001434:	2b00      	cmp	r3, #0
 8001436:	d033      	beq.n	80014a0 <bme280_compensate_data+0x82>
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	2b00      	cmp	r3, #0
 800143c:	d030      	beq.n	80014a0 <bme280_compensate_data+0x82>
 800143e:	683b      	ldr	r3, [r7, #0]
 8001440:	2b00      	cmp	r3, #0
 8001442:	d02d      	beq.n	80014a0 <bme280_compensate_data+0x82>
		/* Initialize to zero */
		comp_data->temperature = 0;
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	2200      	movs	r2, #0
 8001448:	605a      	str	r2, [r3, #4]
		comp_data->pressure = 0;
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	2200      	movs	r2, #0
 800144e:	601a      	str	r2, [r3, #0]
		comp_data->humidity = 0;
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	2200      	movs	r2, #0
 8001454:	609a      	str	r2, [r3, #8]
		/* If pressure or temperature component is selected */
		if (sensor_comp & (BME280_PRESS | BME280_TEMP | BME280_HUM)) {
 8001456:	7bfb      	ldrb	r3, [r7, #15]
 8001458:	f003 0307 	and.w	r3, r3, #7
 800145c:	2b00      	cmp	r3, #0
 800145e:	d006      	beq.n	800146e <bme280_compensate_data+0x50>
			/* Compensate the temperature data */
			comp_data->temperature = compensate_temperature(uncomp_data, calib_data);
 8001460:	6839      	ldr	r1, [r7, #0]
 8001462:	68b8      	ldr	r0, [r7, #8]
 8001464:	f000 fa24 	bl	80018b0 <compensate_temperature>
 8001468:	4602      	mov	r2, r0
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	605a      	str	r2, [r3, #4]
		}
		if (sensor_comp & BME280_PRESS) {
 800146e:	7bfb      	ldrb	r3, [r7, #15]
 8001470:	f003 0301 	and.w	r3, r3, #1
 8001474:	2b00      	cmp	r3, #0
 8001476:	d006      	beq.n	8001486 <bme280_compensate_data+0x68>
			/* Compensate the pressure data */
			comp_data->pressure = compensate_pressure(uncomp_data, calib_data);
 8001478:	6839      	ldr	r1, [r7, #0]
 800147a:	68b8      	ldr	r0, [r7, #8]
 800147c:	f000 fa7a 	bl	8001974 <compensate_pressure>
 8001480:	4602      	mov	r2, r0
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	601a      	str	r2, [r3, #0]
		}
		if (sensor_comp & BME280_HUM) {
 8001486:	7bfb      	ldrb	r3, [r7, #15]
 8001488:	f003 0304 	and.w	r3, r3, #4
 800148c:	2b00      	cmp	r3, #0
 800148e:	d009      	beq.n	80014a4 <bme280_compensate_data+0x86>
			/* Compensate the humidity data */
			comp_data->humidity = compensate_humidity(uncomp_data, calib_data);
 8001490:	6839      	ldr	r1, [r7, #0]
 8001492:	68b8      	ldr	r0, [r7, #8]
 8001494:	f000 fe0e 	bl	80020b4 <compensate_humidity>
 8001498:	4602      	mov	r2, r0
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	609a      	str	r2, [r3, #8]
		if (sensor_comp & BME280_HUM) {
 800149e:	e001      	b.n	80014a4 <bme280_compensate_data+0x86>
		}
	} else {
		rslt = BME280_E_NULL_PTR;
 80014a0:	23ff      	movs	r3, #255	@ 0xff
 80014a2:	75fb      	strb	r3, [r7, #23]
	}

	return rslt;
 80014a4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80014a8:	4618      	mov	r0, r3
 80014aa:	3718      	adds	r7, #24
 80014ac:	46bd      	mov	sp, r7
 80014ae:	bd80      	pop	{r7, pc}

080014b0 <set_osr_settings>:
 * @brief This internal API sets the oversampling settings for pressure,
 * temperature and humidity in the sensor.
 */
static int8_t set_osr_settings(uint8_t desired_settings, const struct bme280_settings *settings,
				const struct bme280_dev *dev)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	b086      	sub	sp, #24
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	4603      	mov	r3, r0
 80014b8:	60b9      	str	r1, [r7, #8]
 80014ba:	607a      	str	r2, [r7, #4]
 80014bc:	73fb      	strb	r3, [r7, #15]
	int8_t rslt = BME280_W_INVALID_OSR_MACRO;
 80014be:	2301      	movs	r3, #1
 80014c0:	75fb      	strb	r3, [r7, #23]

	if (desired_settings & BME280_OSR_HUM_SEL)
 80014c2:	7bfb      	ldrb	r3, [r7, #15]
 80014c4:	f003 0304 	and.w	r3, r3, #4
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d005      	beq.n	80014d8 <set_osr_settings+0x28>
		rslt = set_osr_humidity_settings(settings, dev);
 80014cc:	6879      	ldr	r1, [r7, #4]
 80014ce:	68b8      	ldr	r0, [r7, #8]
 80014d0:	f000 f815 	bl	80014fe <set_osr_humidity_settings>
 80014d4:	4603      	mov	r3, r0
 80014d6:	75fb      	strb	r3, [r7, #23]
	if (desired_settings & (BME280_OSR_PRESS_SEL | BME280_OSR_TEMP_SEL))
 80014d8:	7bfb      	ldrb	r3, [r7, #15]
 80014da:	f003 0303 	and.w	r3, r3, #3
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d007      	beq.n	80014f2 <set_osr_settings+0x42>
		rslt = set_osr_press_temp_settings(desired_settings, settings, dev);
 80014e2:	7bfb      	ldrb	r3, [r7, #15]
 80014e4:	687a      	ldr	r2, [r7, #4]
 80014e6:	68b9      	ldr	r1, [r7, #8]
 80014e8:	4618      	mov	r0, r3
 80014ea:	f000 f842 	bl	8001572 <set_osr_press_temp_settings>
 80014ee:	4603      	mov	r3, r0
 80014f0:	75fb      	strb	r3, [r7, #23]

	return rslt;
 80014f2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80014f6:	4618      	mov	r0, r3
 80014f8:	3718      	adds	r7, #24
 80014fa:	46bd      	mov	sp, r7
 80014fc:	bd80      	pop	{r7, pc}

080014fe <set_osr_humidity_settings>:

/*!
 * @brief This API sets the humidity oversampling settings of the sensor.
 */
static int8_t set_osr_humidity_settings(const struct bme280_settings *settings, const struct bme280_dev *dev)
{
 80014fe:	b580      	push	{r7, lr}
 8001500:	b084      	sub	sp, #16
 8001502:	af00      	add	r7, sp, #0
 8001504:	6078      	str	r0, [r7, #4]
 8001506:	6039      	str	r1, [r7, #0]
	int8_t rslt;
	uint8_t ctrl_hum;
	uint8_t ctrl_meas;
	uint8_t reg_addr = BME280_CTRL_HUM_ADDR;
 8001508:	23f2      	movs	r3, #242	@ 0xf2
 800150a:	733b      	strb	r3, [r7, #12]

	ctrl_hum = settings->osr_h & BME280_CTRL_HUM_MSK;
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	789b      	ldrb	r3, [r3, #2]
 8001510:	f003 0307 	and.w	r3, r3, #7
 8001514:	b2db      	uxtb	r3, r3
 8001516:	73bb      	strb	r3, [r7, #14]
	/* Write the humidity control value in the register */
	rslt = bme280_set_regs(&reg_addr, &ctrl_hum, 1, dev);
 8001518:	f107 010e 	add.w	r1, r7, #14
 800151c:	f107 000c 	add.w	r0, r7, #12
 8001520:	683b      	ldr	r3, [r7, #0]
 8001522:	2201      	movs	r2, #1
 8001524:	f7ff fda1 	bl	800106a <bme280_set_regs>
 8001528:	4603      	mov	r3, r0
 800152a:	73fb      	strb	r3, [r7, #15]
	/* Humidity related changes will be only effective after a
	   write operation to ctrl_meas register */
	if (rslt == BME280_OK) {
 800152c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001530:	2b00      	cmp	r3, #0
 8001532:	d118      	bne.n	8001566 <set_osr_humidity_settings+0x68>
		reg_addr = BME280_CTRL_MEAS_ADDR;
 8001534:	23f4      	movs	r3, #244	@ 0xf4
 8001536:	733b      	strb	r3, [r7, #12]
		rslt = bme280_get_regs(reg_addr, &ctrl_meas, 1, dev);
 8001538:	7b38      	ldrb	r0, [r7, #12]
 800153a:	f107 010d 	add.w	r1, r7, #13
 800153e:	683b      	ldr	r3, [r7, #0]
 8001540:	2201      	movs	r2, #1
 8001542:	f7ff fd62 	bl	800100a <bme280_get_regs>
 8001546:	4603      	mov	r3, r0
 8001548:	73fb      	strb	r3, [r7, #15]
		if (rslt == BME280_OK)
 800154a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800154e:	2b00      	cmp	r3, #0
 8001550:	d109      	bne.n	8001566 <set_osr_humidity_settings+0x68>
			rslt = bme280_set_regs(&reg_addr, &ctrl_meas, 1, dev);
 8001552:	f107 010d 	add.w	r1, r7, #13
 8001556:	f107 000c 	add.w	r0, r7, #12
 800155a:	683b      	ldr	r3, [r7, #0]
 800155c:	2201      	movs	r2, #1
 800155e:	f7ff fd84 	bl	800106a <bme280_set_regs>
 8001562:	4603      	mov	r3, r0
 8001564:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 8001566:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800156a:	4618      	mov	r0, r3
 800156c:	3710      	adds	r7, #16
 800156e:	46bd      	mov	sp, r7
 8001570:	bd80      	pop	{r7, pc}

08001572 <set_osr_press_temp_settings>:
 * @brief This API sets the pressure and/or temperature oversampling settings
 * in the sensor according to the settings selected by the user.
 */
static int8_t set_osr_press_temp_settings(uint8_t desired_settings, const struct bme280_settings *settings,
						const struct bme280_dev *dev)
{
 8001572:	b580      	push	{r7, lr}
 8001574:	b086      	sub	sp, #24
 8001576:	af00      	add	r7, sp, #0
 8001578:	4603      	mov	r3, r0
 800157a:	60b9      	str	r1, [r7, #8]
 800157c:	607a      	str	r2, [r7, #4]
 800157e:	73fb      	strb	r3, [r7, #15]
	int8_t rslt;
	uint8_t reg_addr = BME280_CTRL_MEAS_ADDR;
 8001580:	23f4      	movs	r3, #244	@ 0xf4
 8001582:	75bb      	strb	r3, [r7, #22]
	uint8_t reg_data;

	rslt = bme280_get_regs(reg_addr, &reg_data, 1, dev);
 8001584:	7db8      	ldrb	r0, [r7, #22]
 8001586:	f107 0115 	add.w	r1, r7, #21
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	2201      	movs	r2, #1
 800158e:	f7ff fd3c 	bl	800100a <bme280_get_regs>
 8001592:	4603      	mov	r3, r0
 8001594:	75fb      	strb	r3, [r7, #23]

	if (rslt == BME280_OK) {
 8001596:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800159a:	2b00      	cmp	r3, #0
 800159c:	d11f      	bne.n	80015de <set_osr_press_temp_settings+0x6c>
		if (desired_settings & BME280_OSR_PRESS_SEL)
 800159e:	7bfb      	ldrb	r3, [r7, #15]
 80015a0:	f003 0301 	and.w	r3, r3, #1
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d005      	beq.n	80015b4 <set_osr_press_temp_settings+0x42>
			fill_osr_press_settings(&reg_data, settings);
 80015a8:	f107 0315 	add.w	r3, r7, #21
 80015ac:	68b9      	ldr	r1, [r7, #8]
 80015ae:	4618      	mov	r0, r3
 80015b0:	f000 f890 	bl	80016d4 <fill_osr_press_settings>
		if (desired_settings & BME280_OSR_TEMP_SEL)
 80015b4:	7bfb      	ldrb	r3, [r7, #15]
 80015b6:	f003 0302 	and.w	r3, r3, #2
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d005      	beq.n	80015ca <set_osr_press_temp_settings+0x58>
			fill_osr_temp_settings(&reg_data, settings);
 80015be:	f107 0315 	add.w	r3, r7, #21
 80015c2:	68b9      	ldr	r1, [r7, #8]
 80015c4:	4618      	mov	r0, r3
 80015c6:	f000 f8a3 	bl	8001710 <fill_osr_temp_settings>
		/* Write the oversampling settings in the register */
		rslt = bme280_set_regs(&reg_addr, &reg_data, 1, dev);
 80015ca:	f107 0115 	add.w	r1, r7, #21
 80015ce:	f107 0016 	add.w	r0, r7, #22
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	2201      	movs	r2, #1
 80015d6:	f7ff fd48 	bl	800106a <bme280_set_regs>
 80015da:	4603      	mov	r3, r0
 80015dc:	75fb      	strb	r3, [r7, #23]
	}

	return rslt;
 80015de:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80015e2:	4618      	mov	r0, r3
 80015e4:	3718      	adds	r7, #24
 80015e6:	46bd      	mov	sp, r7
 80015e8:	bd80      	pop	{r7, pc}

080015ea <set_filter_standby_settings>:
 * @brief This internal API sets the filter and/or standby duration settings
 * in the sensor according to the settings selected by the user.
 */
static int8_t set_filter_standby_settings(uint8_t desired_settings, const struct bme280_settings *settings,
						const struct bme280_dev *dev)
{
 80015ea:	b580      	push	{r7, lr}
 80015ec:	b086      	sub	sp, #24
 80015ee:	af00      	add	r7, sp, #0
 80015f0:	4603      	mov	r3, r0
 80015f2:	60b9      	str	r1, [r7, #8]
 80015f4:	607a      	str	r2, [r7, #4]
 80015f6:	73fb      	strb	r3, [r7, #15]
	int8_t rslt;
	uint8_t reg_addr = BME280_CONFIG_ADDR;
 80015f8:	23f5      	movs	r3, #245	@ 0xf5
 80015fa:	75bb      	strb	r3, [r7, #22]
	uint8_t reg_data;

	rslt = bme280_get_regs(reg_addr, &reg_data, 1, dev);
 80015fc:	7db8      	ldrb	r0, [r7, #22]
 80015fe:	f107 0115 	add.w	r1, r7, #21
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	2201      	movs	r2, #1
 8001606:	f7ff fd00 	bl	800100a <bme280_get_regs>
 800160a:	4603      	mov	r3, r0
 800160c:	75fb      	strb	r3, [r7, #23]

	if (rslt == BME280_OK) {
 800160e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001612:	2b00      	cmp	r3, #0
 8001614:	d11f      	bne.n	8001656 <set_filter_standby_settings+0x6c>
		if (desired_settings & BME280_FILTER_SEL)
 8001616:	7bfb      	ldrb	r3, [r7, #15]
 8001618:	f003 0308 	and.w	r3, r3, #8
 800161c:	2b00      	cmp	r3, #0
 800161e:	d005      	beq.n	800162c <set_filter_standby_settings+0x42>
			fill_filter_settings(&reg_data, settings);
 8001620:	f107 0315 	add.w	r3, r7, #21
 8001624:	68b9      	ldr	r1, [r7, #8]
 8001626:	4618      	mov	r0, r3
 8001628:	f000 f81b 	bl	8001662 <fill_filter_settings>
		if (desired_settings & BME280_STANDBY_SEL)
 800162c:	7bfb      	ldrb	r3, [r7, #15]
 800162e:	f003 0310 	and.w	r3, r3, #16
 8001632:	2b00      	cmp	r3, #0
 8001634:	d005      	beq.n	8001642 <set_filter_standby_settings+0x58>
			fill_standby_settings(&reg_data, settings);
 8001636:	f107 0315 	add.w	r3, r7, #21
 800163a:	68b9      	ldr	r1, [r7, #8]
 800163c:	4618      	mov	r0, r3
 800163e:	f000 f82e 	bl	800169e <fill_standby_settings>
		/* Write the oversampling settings in the register */
		rslt = bme280_set_regs(&reg_addr, &reg_data, 1, dev);
 8001642:	f107 0115 	add.w	r1, r7, #21
 8001646:	f107 0016 	add.w	r0, r7, #22
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	2201      	movs	r2, #1
 800164e:	f7ff fd0c 	bl	800106a <bme280_set_regs>
 8001652:	4603      	mov	r3, r0
 8001654:	75fb      	strb	r3, [r7, #23]
	}

	return rslt;
 8001656:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800165a:	4618      	mov	r0, r3
 800165c:	3718      	adds	r7, #24
 800165e:	46bd      	mov	sp, r7
 8001660:	bd80      	pop	{r7, pc}

08001662 <fill_filter_settings>:
/*!
 * @brief This internal API fills the filter settings provided by the user
 * in the data buffer so as to write in the sensor.
 */
static void fill_filter_settings(uint8_t *reg_data, const struct bme280_settings *settings)
{
 8001662:	b480      	push	{r7}
 8001664:	b083      	sub	sp, #12
 8001666:	af00      	add	r7, sp, #0
 8001668:	6078      	str	r0, [r7, #4]
 800166a:	6039      	str	r1, [r7, #0]
	*reg_data = BME280_SET_BITS(*reg_data, BME280_FILTER, settings->filter);
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	781b      	ldrb	r3, [r3, #0]
 8001670:	b25b      	sxtb	r3, r3
 8001672:	f023 031c 	bic.w	r3, r3, #28
 8001676:	b25a      	sxtb	r2, r3
 8001678:	683b      	ldr	r3, [r7, #0]
 800167a:	78db      	ldrb	r3, [r3, #3]
 800167c:	b25b      	sxtb	r3, r3
 800167e:	009b      	lsls	r3, r3, #2
 8001680:	b25b      	sxtb	r3, r3
 8001682:	f003 031c 	and.w	r3, r3, #28
 8001686:	b25b      	sxtb	r3, r3
 8001688:	4313      	orrs	r3, r2
 800168a:	b25b      	sxtb	r3, r3
 800168c:	b2da      	uxtb	r2, r3
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	701a      	strb	r2, [r3, #0]
}
 8001692:	bf00      	nop
 8001694:	370c      	adds	r7, #12
 8001696:	46bd      	mov	sp, r7
 8001698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800169c:	4770      	bx	lr

0800169e <fill_standby_settings>:
/*!
 * @brief This internal API fills the standby duration settings provided by
 * the user in the data buffer so as to write in the sensor.
 */
static void fill_standby_settings(uint8_t *reg_data, const struct bme280_settings *settings)
{
 800169e:	b480      	push	{r7}
 80016a0:	b083      	sub	sp, #12
 80016a2:	af00      	add	r7, sp, #0
 80016a4:	6078      	str	r0, [r7, #4]
 80016a6:	6039      	str	r1, [r7, #0]
	*reg_data = BME280_SET_BITS(*reg_data, BME280_STANDBY, settings->standby_time);
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	781b      	ldrb	r3, [r3, #0]
 80016ac:	b25b      	sxtb	r3, r3
 80016ae:	f003 031f 	and.w	r3, r3, #31
 80016b2:	b25a      	sxtb	r2, r3
 80016b4:	683b      	ldr	r3, [r7, #0]
 80016b6:	791b      	ldrb	r3, [r3, #4]
 80016b8:	b25b      	sxtb	r3, r3
 80016ba:	015b      	lsls	r3, r3, #5
 80016bc:	b25b      	sxtb	r3, r3
 80016be:	4313      	orrs	r3, r2
 80016c0:	b25b      	sxtb	r3, r3
 80016c2:	b2da      	uxtb	r2, r3
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	701a      	strb	r2, [r3, #0]
}
 80016c8:	bf00      	nop
 80016ca:	370c      	adds	r7, #12
 80016cc:	46bd      	mov	sp, r7
 80016ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d2:	4770      	bx	lr

080016d4 <fill_osr_press_settings>:
/*!
 * @brief This internal API fills the pressure oversampling settings provided by
 * the user in the data buffer so as to write in the sensor.
 */
static void fill_osr_press_settings(uint8_t *reg_data, const struct bme280_settings *settings)
{
 80016d4:	b480      	push	{r7}
 80016d6:	b083      	sub	sp, #12
 80016d8:	af00      	add	r7, sp, #0
 80016da:	6078      	str	r0, [r7, #4]
 80016dc:	6039      	str	r1, [r7, #0]
	*reg_data = BME280_SET_BITS(*reg_data, BME280_CTRL_PRESS, settings->osr_p);
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	781b      	ldrb	r3, [r3, #0]
 80016e2:	b25b      	sxtb	r3, r3
 80016e4:	f023 031c 	bic.w	r3, r3, #28
 80016e8:	b25a      	sxtb	r2, r3
 80016ea:	683b      	ldr	r3, [r7, #0]
 80016ec:	781b      	ldrb	r3, [r3, #0]
 80016ee:	b25b      	sxtb	r3, r3
 80016f0:	009b      	lsls	r3, r3, #2
 80016f2:	b25b      	sxtb	r3, r3
 80016f4:	f003 031c 	and.w	r3, r3, #28
 80016f8:	b25b      	sxtb	r3, r3
 80016fa:	4313      	orrs	r3, r2
 80016fc:	b25b      	sxtb	r3, r3
 80016fe:	b2da      	uxtb	r2, r3
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	701a      	strb	r2, [r3, #0]
}
 8001704:	bf00      	nop
 8001706:	370c      	adds	r7, #12
 8001708:	46bd      	mov	sp, r7
 800170a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170e:	4770      	bx	lr

08001710 <fill_osr_temp_settings>:
/*!
 * @brief This internal API fills the temperature oversampling settings
 * provided by the user in the data buffer so as to write in the sensor.
 */
static void fill_osr_temp_settings(uint8_t *reg_data, const struct bme280_settings *settings)
{
 8001710:	b480      	push	{r7}
 8001712:	b083      	sub	sp, #12
 8001714:	af00      	add	r7, sp, #0
 8001716:	6078      	str	r0, [r7, #4]
 8001718:	6039      	str	r1, [r7, #0]
	*reg_data = BME280_SET_BITS(*reg_data, BME280_CTRL_TEMP, settings->osr_t);
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	781b      	ldrb	r3, [r3, #0]
 800171e:	b25b      	sxtb	r3, r3
 8001720:	f003 031f 	and.w	r3, r3, #31
 8001724:	b25a      	sxtb	r2, r3
 8001726:	683b      	ldr	r3, [r7, #0]
 8001728:	785b      	ldrb	r3, [r3, #1]
 800172a:	b25b      	sxtb	r3, r3
 800172c:	015b      	lsls	r3, r3, #5
 800172e:	b25b      	sxtb	r3, r3
 8001730:	4313      	orrs	r3, r2
 8001732:	b25b      	sxtb	r3, r3
 8001734:	b2da      	uxtb	r2, r3
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	701a      	strb	r2, [r3, #0]
}
 800173a:	bf00      	nop
 800173c:	370c      	adds	r7, #12
 800173e:	46bd      	mov	sp, r7
 8001740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001744:	4770      	bx	lr

08001746 <parse_device_settings>:
 * @brief This internal API parse the oversampling(pressure, temperature
 * and humidity), filter and standby duration settings and store in the
 * device structure.
 */
static void parse_device_settings(const uint8_t *reg_data, struct bme280_settings *settings)
{
 8001746:	b480      	push	{r7}
 8001748:	b083      	sub	sp, #12
 800174a:	af00      	add	r7, sp, #0
 800174c:	6078      	str	r0, [r7, #4]
 800174e:	6039      	str	r1, [r7, #0]
	settings->osr_h = BME280_GET_BITS_POS_0(reg_data[0], BME280_CTRL_HUM);
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	781b      	ldrb	r3, [r3, #0]
 8001754:	f003 0307 	and.w	r3, r3, #7
 8001758:	b2da      	uxtb	r2, r3
 800175a:	683b      	ldr	r3, [r7, #0]
 800175c:	709a      	strb	r2, [r3, #2]
	settings->osr_p = BME280_GET_BITS(reg_data[2], BME280_CTRL_PRESS);
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	3302      	adds	r3, #2
 8001762:	781b      	ldrb	r3, [r3, #0]
 8001764:	109b      	asrs	r3, r3, #2
 8001766:	b2db      	uxtb	r3, r3
 8001768:	f003 0307 	and.w	r3, r3, #7
 800176c:	b2da      	uxtb	r2, r3
 800176e:	683b      	ldr	r3, [r7, #0]
 8001770:	701a      	strb	r2, [r3, #0]
	settings->osr_t = BME280_GET_BITS(reg_data[2], BME280_CTRL_TEMP);
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	3302      	adds	r3, #2
 8001776:	781b      	ldrb	r3, [r3, #0]
 8001778:	095b      	lsrs	r3, r3, #5
 800177a:	b2da      	uxtb	r2, r3
 800177c:	683b      	ldr	r3, [r7, #0]
 800177e:	705a      	strb	r2, [r3, #1]
	settings->filter = BME280_GET_BITS(reg_data[3], BME280_FILTER);
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	3303      	adds	r3, #3
 8001784:	781b      	ldrb	r3, [r3, #0]
 8001786:	109b      	asrs	r3, r3, #2
 8001788:	b2db      	uxtb	r3, r3
 800178a:	f003 0307 	and.w	r3, r3, #7
 800178e:	b2da      	uxtb	r2, r3
 8001790:	683b      	ldr	r3, [r7, #0]
 8001792:	70da      	strb	r2, [r3, #3]
	settings->standby_time = BME280_GET_BITS(reg_data[3], BME280_STANDBY);
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	3303      	adds	r3, #3
 8001798:	781b      	ldrb	r3, [r3, #0]
 800179a:	095b      	lsrs	r3, r3, #5
 800179c:	b2da      	uxtb	r2, r3
 800179e:	683b      	ldr	r3, [r7, #0]
 80017a0:	711a      	strb	r2, [r3, #4]
}
 80017a2:	bf00      	nop
 80017a4:	370c      	adds	r7, #12
 80017a6:	46bd      	mov	sp, r7
 80017a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ac:	4770      	bx	lr

080017ae <write_power_mode>:
/*!
 * @brief This internal API writes the power mode in the sensor.
 */
static int8_t write_power_mode(uint8_t sensor_mode, const struct bme280_dev *dev)
{
 80017ae:	b580      	push	{r7, lr}
 80017b0:	b084      	sub	sp, #16
 80017b2:	af00      	add	r7, sp, #0
 80017b4:	4603      	mov	r3, r0
 80017b6:	6039      	str	r1, [r7, #0]
 80017b8:	71fb      	strb	r3, [r7, #7]
	int8_t rslt;
	uint8_t reg_addr = BME280_PWR_CTRL_ADDR;
 80017ba:	23f4      	movs	r3, #244	@ 0xf4
 80017bc:	73bb      	strb	r3, [r7, #14]
	/* Variable to store the value read from power mode register */
	uint8_t sensor_mode_reg_val;

	/* Read the power mode register */
	rslt = bme280_get_regs(reg_addr, &sensor_mode_reg_val, 1, dev);
 80017be:	7bb8      	ldrb	r0, [r7, #14]
 80017c0:	f107 010d 	add.w	r1, r7, #13
 80017c4:	683b      	ldr	r3, [r7, #0]
 80017c6:	2201      	movs	r2, #1
 80017c8:	f7ff fc1f 	bl	800100a <bme280_get_regs>
 80017cc:	4603      	mov	r3, r0
 80017ce:	73fb      	strb	r3, [r7, #15]
	/* Set the power mode */
	if (rslt == BME280_OK) {
 80017d0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d117      	bne.n	8001808 <write_power_mode+0x5a>
		sensor_mode_reg_val = BME280_SET_BITS_POS_0(sensor_mode_reg_val, BME280_SENSOR_MODE, sensor_mode);
 80017d8:	7b7b      	ldrb	r3, [r7, #13]
 80017da:	b25b      	sxtb	r3, r3
 80017dc:	f023 0303 	bic.w	r3, r3, #3
 80017e0:	b25a      	sxtb	r2, r3
 80017e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017e6:	f003 0303 	and.w	r3, r3, #3
 80017ea:	b25b      	sxtb	r3, r3
 80017ec:	4313      	orrs	r3, r2
 80017ee:	b25b      	sxtb	r3, r3
 80017f0:	b2db      	uxtb	r3, r3
 80017f2:	737b      	strb	r3, [r7, #13]
		/* Write the power mode in the register */
		rslt = bme280_set_regs(&reg_addr, &sensor_mode_reg_val, 1, dev);
 80017f4:	f107 010d 	add.w	r1, r7, #13
 80017f8:	f107 000e 	add.w	r0, r7, #14
 80017fc:	683b      	ldr	r3, [r7, #0]
 80017fe:	2201      	movs	r2, #1
 8001800:	f7ff fc33 	bl	800106a <bme280_set_regs>
 8001804:	4603      	mov	r3, r0
 8001806:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 8001808:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800180c:	4618      	mov	r0, r3
 800180e:	3710      	adds	r7, #16
 8001810:	46bd      	mov	sp, r7
 8001812:	bd80      	pop	{r7, pc}

08001814 <put_device_to_sleep>:

/*!
 * @brief This internal API puts the device to sleep mode.
 */
static int8_t put_device_to_sleep(const struct bme280_dev *dev)
{
 8001814:	b580      	push	{r7, lr}
 8001816:	b086      	sub	sp, #24
 8001818:	af00      	add	r7, sp, #0
 800181a:	6078      	str	r0, [r7, #4]
	int8_t rslt;
	uint8_t reg_data[4];
	struct bme280_settings settings;

	rslt = bme280_get_regs(BME280_CTRL_HUM_ADDR, reg_data, 4, dev);
 800181c:	f107 0110 	add.w	r1, r7, #16
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	2204      	movs	r2, #4
 8001824:	20f2      	movs	r0, #242	@ 0xf2
 8001826:	f7ff fbf0 	bl	800100a <bme280_get_regs>
 800182a:	4603      	mov	r3, r0
 800182c:	75fb      	strb	r3, [r7, #23]
	if (rslt == BME280_OK) {
 800182e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001832:	2b00      	cmp	r3, #0
 8001834:	d118      	bne.n	8001868 <put_device_to_sleep+0x54>
		parse_device_settings(reg_data, &settings);
 8001836:	f107 0208 	add.w	r2, r7, #8
 800183a:	f107 0310 	add.w	r3, r7, #16
 800183e:	4611      	mov	r1, r2
 8001840:	4618      	mov	r0, r3
 8001842:	f7ff ff80 	bl	8001746 <parse_device_settings>
		rslt = bme280_soft_reset(dev);
 8001846:	6878      	ldr	r0, [r7, #4]
 8001848:	f7ff fd34 	bl	80012b4 <bme280_soft_reset>
 800184c:	4603      	mov	r3, r0
 800184e:	75fb      	strb	r3, [r7, #23]
		if (rslt == BME280_OK)
 8001850:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001854:	2b00      	cmp	r3, #0
 8001856:	d107      	bne.n	8001868 <put_device_to_sleep+0x54>
			rslt = reload_device_settings(&settings, dev);
 8001858:	f107 0308 	add.w	r3, r7, #8
 800185c:	6879      	ldr	r1, [r7, #4]
 800185e:	4618      	mov	r0, r3
 8001860:	f000 f808 	bl	8001874 <reload_device_settings>
 8001864:	4603      	mov	r3, r0
 8001866:	75fb      	strb	r3, [r7, #23]
	}

	return rslt;
 8001868:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800186c:	4618      	mov	r0, r3
 800186e:	3718      	adds	r7, #24
 8001870:	46bd      	mov	sp, r7
 8001872:	bd80      	pop	{r7, pc}

08001874 <reload_device_settings>:
/*!
 * @brief This internal API reloads the already existing device settings in
 * the sensor after soft reset.
 */
static int8_t reload_device_settings(const struct bme280_settings *settings, const struct bme280_dev *dev)
{
 8001874:	b580      	push	{r7, lr}
 8001876:	b084      	sub	sp, #16
 8001878:	af00      	add	r7, sp, #0
 800187a:	6078      	str	r0, [r7, #4]
 800187c:	6039      	str	r1, [r7, #0]
	int8_t rslt;

	rslt = set_osr_settings(BME280_ALL_SETTINGS_SEL, settings, dev);
 800187e:	683a      	ldr	r2, [r7, #0]
 8001880:	6879      	ldr	r1, [r7, #4]
 8001882:	201f      	movs	r0, #31
 8001884:	f7ff fe14 	bl	80014b0 <set_osr_settings>
 8001888:	4603      	mov	r3, r0
 800188a:	73fb      	strb	r3, [r7, #15]
	if (rslt == BME280_OK)
 800188c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001890:	2b00      	cmp	r3, #0
 8001892:	d106      	bne.n	80018a2 <reload_device_settings+0x2e>
		rslt = set_filter_standby_settings(BME280_ALL_SETTINGS_SEL, settings, dev);
 8001894:	683a      	ldr	r2, [r7, #0]
 8001896:	6879      	ldr	r1, [r7, #4]
 8001898:	201f      	movs	r0, #31
 800189a:	f7ff fea6 	bl	80015ea <set_filter_standby_settings>
 800189e:	4603      	mov	r3, r0
 80018a0:	73fb      	strb	r3, [r7, #15]

	return rslt;
 80018a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80018a6:	4618      	mov	r0, r3
 80018a8:	3710      	adds	r7, #16
 80018aa:	46bd      	mov	sp, r7
 80018ac:	bd80      	pop	{r7, pc}
	...

080018b0 <compensate_temperature>:
 * @brief This internal API is used to compensate the raw temperature data and
 * return the compensated temperature data in integer data type.
 */
static int32_t compensate_temperature(const struct bme280_uncomp_data *uncomp_data,
						struct bme280_calib_data *calib_data)
{
 80018b0:	b480      	push	{r7}
 80018b2:	b089      	sub	sp, #36	@ 0x24
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	6078      	str	r0, [r7, #4]
 80018b8:	6039      	str	r1, [r7, #0]
	int32_t var1;
	int32_t var2;
	int32_t temperature;
	int32_t temperature_min = -4000;
 80018ba:	4b2d      	ldr	r3, [pc, #180]	@ (8001970 <compensate_temperature+0xc0>)
 80018bc:	61bb      	str	r3, [r7, #24]
	int32_t temperature_max = 8500;
 80018be:	f242 1334 	movw	r3, #8500	@ 0x2134
 80018c2:	617b      	str	r3, [r7, #20]

	var1 = (int32_t)((uncomp_data->temperature / 8) - ((int32_t)calib_data->dig_T1 * 2));
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	685b      	ldr	r3, [r3, #4]
 80018c8:	08db      	lsrs	r3, r3, #3
 80018ca:	683a      	ldr	r2, [r7, #0]
 80018cc:	8812      	ldrh	r2, [r2, #0]
 80018ce:	0052      	lsls	r2, r2, #1
 80018d0:	1a9b      	subs	r3, r3, r2
 80018d2:	613b      	str	r3, [r7, #16]
	var1 = (var1 * ((int32_t)calib_data->dig_T2)) / 2048;
 80018d4:	683b      	ldr	r3, [r7, #0]
 80018d6:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80018da:	461a      	mov	r2, r3
 80018dc:	693b      	ldr	r3, [r7, #16]
 80018de:	fb02 f303 	mul.w	r3, r2, r3
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	da01      	bge.n	80018ea <compensate_temperature+0x3a>
 80018e6:	f203 73ff 	addw	r3, r3, #2047	@ 0x7ff
 80018ea:	12db      	asrs	r3, r3, #11
 80018ec:	613b      	str	r3, [r7, #16]
	var2 = (int32_t)((uncomp_data->temperature / 16) - ((int32_t)calib_data->dig_T1));
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	685b      	ldr	r3, [r3, #4]
 80018f2:	091b      	lsrs	r3, r3, #4
 80018f4:	683a      	ldr	r2, [r7, #0]
 80018f6:	8812      	ldrh	r2, [r2, #0]
 80018f8:	1a9b      	subs	r3, r3, r2
 80018fa:	60fb      	str	r3, [r7, #12]
	var2 = (((var2 * var2) / 4096) * ((int32_t)calib_data->dig_T3)) / 16384;
 80018fc:	68fb      	ldr	r3, [r7, #12]
 80018fe:	fb03 f303 	mul.w	r3, r3, r3
 8001902:	2b00      	cmp	r3, #0
 8001904:	da01      	bge.n	800190a <compensate_temperature+0x5a>
 8001906:	f603 73ff 	addw	r3, r3, #4095	@ 0xfff
 800190a:	131b      	asrs	r3, r3, #12
 800190c:	461a      	mov	r2, r3
 800190e:	683b      	ldr	r3, [r7, #0]
 8001910:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001914:	fb02 f303 	mul.w	r3, r2, r3
 8001918:	2b00      	cmp	r3, #0
 800191a:	da02      	bge.n	8001922 <compensate_temperature+0x72>
 800191c:	f503 537f 	add.w	r3, r3, #16320	@ 0x3fc0
 8001920:	333f      	adds	r3, #63	@ 0x3f
 8001922:	139b      	asrs	r3, r3, #14
 8001924:	60fb      	str	r3, [r7, #12]
	calib_data->t_fine = var1 + var2;
 8001926:	693a      	ldr	r2, [r7, #16]
 8001928:	68fb      	ldr	r3, [r7, #12]
 800192a:	441a      	add	r2, r3
 800192c:	683b      	ldr	r3, [r7, #0]
 800192e:	625a      	str	r2, [r3, #36]	@ 0x24
	temperature = (calib_data->t_fine * 5 + 128) / 256;
 8001930:	683b      	ldr	r3, [r7, #0]
 8001932:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001934:	4613      	mov	r3, r2
 8001936:	009b      	lsls	r3, r3, #2
 8001938:	4413      	add	r3, r2
 800193a:	3380      	adds	r3, #128	@ 0x80
 800193c:	2b00      	cmp	r3, #0
 800193e:	da00      	bge.n	8001942 <compensate_temperature+0x92>
 8001940:	33ff      	adds	r3, #255	@ 0xff
 8001942:	121b      	asrs	r3, r3, #8
 8001944:	61fb      	str	r3, [r7, #28]

	if (temperature < temperature_min)
 8001946:	69fa      	ldr	r2, [r7, #28]
 8001948:	69bb      	ldr	r3, [r7, #24]
 800194a:	429a      	cmp	r2, r3
 800194c:	da02      	bge.n	8001954 <compensate_temperature+0xa4>
		temperature = temperature_min;
 800194e:	69bb      	ldr	r3, [r7, #24]
 8001950:	61fb      	str	r3, [r7, #28]
 8001952:	e005      	b.n	8001960 <compensate_temperature+0xb0>
	else if (temperature > temperature_max)
 8001954:	69fa      	ldr	r2, [r7, #28]
 8001956:	697b      	ldr	r3, [r7, #20]
 8001958:	429a      	cmp	r2, r3
 800195a:	dd01      	ble.n	8001960 <compensate_temperature+0xb0>
		temperature = temperature_max;
 800195c:	697b      	ldr	r3, [r7, #20]
 800195e:	61fb      	str	r3, [r7, #28]

	return temperature;
 8001960:	69fb      	ldr	r3, [r7, #28]
}
 8001962:	4618      	mov	r0, r3
 8001964:	3724      	adds	r7, #36	@ 0x24
 8001966:	46bd      	mov	sp, r7
 8001968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800196c:	4770      	bx	lr
 800196e:	bf00      	nop
 8001970:	fffff060 	.word	0xfffff060

08001974 <compensate_pressure>:
 * return the compensated pressure data in integer data type with higher
 * accuracy.
 */
static uint32_t compensate_pressure(const struct bme280_uncomp_data *uncomp_data,
						const struct bme280_calib_data *calib_data)
{
 8001974:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001978:	b0e8      	sub	sp, #416	@ 0x1a0
 800197a:	af00      	add	r7, sp, #0
 800197c:	f8c7 016c 	str.w	r0, [r7, #364]	@ 0x16c
 8001980:	f8c7 1168 	str.w	r1, [r7, #360]	@ 0x168
	int64_t var1;
	int64_t var2;
	int64_t var3;
	int64_t var4;
	uint32_t pressure;
	uint32_t pressure_min = 3000000;
 8001984:	4bbf      	ldr	r3, [pc, #764]	@ (8001c84 <compensate_pressure+0x310>)
 8001986:	f8c7 3198 	str.w	r3, [r7, #408]	@ 0x198
	uint32_t pressure_max = 11000000;
 800198a:	4bbf      	ldr	r3, [pc, #764]	@ (8001c88 <compensate_pressure+0x314>)
 800198c:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194

	var1 = ((int64_t)calib_data->t_fine) - 128000;
 8001990:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8001994:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001996:	17da      	asrs	r2, r3, #31
 8001998:	4698      	mov	r8, r3
 800199a:	4691      	mov	r9, r2
 800199c:	f5b8 3afa 	subs.w	sl, r8, #128000	@ 0x1f400
 80019a0:	f149 3bff 	adc.w	fp, r9, #4294967295
 80019a4:	e9c7 ab62 	strd	sl, fp, [r7, #392]	@ 0x188
	var2 = var1 * var1 * (int64_t)calib_data->dig_P6;
 80019a8:	f8d7 218c 	ldr.w	r2, [r7, #396]	@ 0x18c
 80019ac:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 80019b0:	fb03 f102 	mul.w	r1, r3, r2
 80019b4:	f8d7 218c 	ldr.w	r2, [r7, #396]	@ 0x18c
 80019b8:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 80019bc:	fb02 f303 	mul.w	r3, r2, r3
 80019c0:	18ca      	adds	r2, r1, r3
 80019c2:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 80019c6:	fba3 4503 	umull	r4, r5, r3, r3
 80019ca:	1953      	adds	r3, r2, r5
 80019cc:	461d      	mov	r5, r3
 80019ce:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 80019d2:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 80019d6:	b21b      	sxth	r3, r3
 80019d8:	17da      	asrs	r2, r3, #31
 80019da:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 80019de:	f8c7 211c 	str.w	r2, [r7, #284]	@ 0x11c
 80019e2:	e9d7 0146 	ldrd	r0, r1, [r7, #280]	@ 0x118
 80019e6:	4603      	mov	r3, r0
 80019e8:	fb03 f205 	mul.w	r2, r3, r5
 80019ec:	460b      	mov	r3, r1
 80019ee:	fb04 f303 	mul.w	r3, r4, r3
 80019f2:	4413      	add	r3, r2
 80019f4:	4602      	mov	r2, r0
 80019f6:	fba4 1202 	umull	r1, r2, r4, r2
 80019fa:	f8c7 2124 	str.w	r2, [r7, #292]	@ 0x124
 80019fe:	460a      	mov	r2, r1
 8001a00:	f8c7 2120 	str.w	r2, [r7, #288]	@ 0x120
 8001a04:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 8001a08:	4413      	add	r3, r2
 8001a0a:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8001a0e:	e9d7 3448 	ldrd	r3, r4, [r7, #288]	@ 0x120
 8001a12:	e9c7 3460 	strd	r3, r4, [r7, #384]	@ 0x180
 8001a16:	e9c7 3460 	strd	r3, r4, [r7, #384]	@ 0x180
	var2 = var2 + ((var1 * (int64_t)calib_data->dig_P5) * 131072);
 8001a1a:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8001a1e:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8001a22:	b21b      	sxth	r3, r3
 8001a24:	17da      	asrs	r2, r3, #31
 8001a26:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 8001a2a:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
 8001a2e:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8001a32:	e9d7 4544 	ldrd	r4, r5, [r7, #272]	@ 0x110
 8001a36:	462a      	mov	r2, r5
 8001a38:	fb02 f203 	mul.w	r2, r2, r3
 8001a3c:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 8001a40:	4621      	mov	r1, r4
 8001a42:	fb01 f303 	mul.w	r3, r1, r3
 8001a46:	441a      	add	r2, r3
 8001a48:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8001a4c:	4621      	mov	r1, r4
 8001a4e:	fba3 1301 	umull	r1, r3, r3, r1
 8001a52:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
 8001a56:	460b      	mov	r3, r1
 8001a58:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
 8001a5c:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 8001a60:	18d3      	adds	r3, r2, r3
 8001a62:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
 8001a66:	f04f 0000 	mov.w	r0, #0
 8001a6a:	f04f 0100 	mov.w	r1, #0
 8001a6e:	e9d7 4558 	ldrd	r4, r5, [r7, #352]	@ 0x160
 8001a72:	462b      	mov	r3, r5
 8001a74:	0459      	lsls	r1, r3, #17
 8001a76:	4623      	mov	r3, r4
 8001a78:	ea41 31d3 	orr.w	r1, r1, r3, lsr #15
 8001a7c:	4623      	mov	r3, r4
 8001a7e:	0458      	lsls	r0, r3, #17
 8001a80:	e9d7 2360 	ldrd	r2, r3, [r7, #384]	@ 0x180
 8001a84:	1814      	adds	r4, r2, r0
 8001a86:	f8c7 40a0 	str.w	r4, [r7, #160]	@ 0xa0
 8001a8a:	414b      	adcs	r3, r1
 8001a8c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8001a90:	e9d7 3428 	ldrd	r3, r4, [r7, #160]	@ 0xa0
 8001a94:	e9c7 3460 	strd	r3, r4, [r7, #384]	@ 0x180
	var2 = var2 + (((int64_t)calib_data->dig_P4) * 34359738368);
 8001a98:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8001a9c:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001aa0:	b21b      	sxth	r3, r3
 8001aa2:	17da      	asrs	r2, r3, #31
 8001aa4:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8001aa8:	f8c7 210c 	str.w	r2, [r7, #268]	@ 0x10c
 8001aac:	f04f 0000 	mov.w	r0, #0
 8001ab0:	f04f 0100 	mov.w	r1, #0
 8001ab4:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8001ab8:	00d9      	lsls	r1, r3, #3
 8001aba:	2000      	movs	r0, #0
 8001abc:	e9d7 2360 	ldrd	r2, r3, [r7, #384]	@ 0x180
 8001ac0:	1814      	adds	r4, r2, r0
 8001ac2:	f8c7 4098 	str.w	r4, [r7, #152]	@ 0x98
 8001ac6:	414b      	adcs	r3, r1
 8001ac8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8001acc:	e9d7 3426 	ldrd	r3, r4, [r7, #152]	@ 0x98
 8001ad0:	e9c7 3460 	strd	r3, r4, [r7, #384]	@ 0x180
	var1 = ((var1 * var1 * (int64_t)calib_data->dig_P3) / 256) + ((var1 * ((int64_t)calib_data->dig_P2) * 4096));
 8001ad4:	f8d7 218c 	ldr.w	r2, [r7, #396]	@ 0x18c
 8001ad8:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8001adc:	fb03 f102 	mul.w	r1, r3, r2
 8001ae0:	f8d7 218c 	ldr.w	r2, [r7, #396]	@ 0x18c
 8001ae4:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8001ae8:	fb02 f303 	mul.w	r3, r2, r3
 8001aec:	18ca      	adds	r2, r1, r3
 8001aee:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8001af2:	fba3 1303 	umull	r1, r3, r3, r3
 8001af6:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
 8001afa:	460b      	mov	r3, r1
 8001afc:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 8001b00:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8001b04:	18d3      	adds	r3, r2, r3
 8001b06:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
 8001b0a:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8001b0e:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001b12:	b21b      	sxth	r3, r3
 8001b14:	17da      	asrs	r2, r3, #31
 8001b16:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8001b1a:	f8c7 2104 	str.w	r2, [r7, #260]	@ 0x104
 8001b1e:	e9d7 4556 	ldrd	r4, r5, [r7, #344]	@ 0x158
 8001b22:	462b      	mov	r3, r5
 8001b24:	e9d7 8940 	ldrd	r8, r9, [r7, #256]	@ 0x100
 8001b28:	4642      	mov	r2, r8
 8001b2a:	fb02 f203 	mul.w	r2, r2, r3
 8001b2e:	464b      	mov	r3, r9
 8001b30:	4621      	mov	r1, r4
 8001b32:	fb01 f303 	mul.w	r3, r1, r3
 8001b36:	4413      	add	r3, r2
 8001b38:	4622      	mov	r2, r4
 8001b3a:	4641      	mov	r1, r8
 8001b3c:	fba2 1201 	umull	r1, r2, r2, r1
 8001b40:	f8c7 2154 	str.w	r2, [r7, #340]	@ 0x154
 8001b44:	460a      	mov	r2, r1
 8001b46:	f8c7 2150 	str.w	r2, [r7, #336]	@ 0x150
 8001b4a:	f8d7 2154 	ldr.w	r2, [r7, #340]	@ 0x154
 8001b4e:	4413      	add	r3, r2
 8001b50:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8001b54:	e9d7 2354 	ldrd	r2, r3, [r7, #336]	@ 0x150
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	da09      	bge.n	8001b70 <compensate_pressure+0x1fc>
 8001b5c:	f112 01ff 	adds.w	r1, r2, #255	@ 0xff
 8001b60:	f8c7 1090 	str.w	r1, [r7, #144]	@ 0x90
 8001b64:	f143 0300 	adc.w	r3, r3, #0
 8001b68:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8001b6c:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	@ 0x90
 8001b70:	f04f 0000 	mov.w	r0, #0
 8001b74:	f04f 0100 	mov.w	r1, #0
 8001b78:	0a10      	lsrs	r0, r2, #8
 8001b7a:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8001b7e:	1219      	asrs	r1, r3, #8
 8001b80:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8001b84:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8001b88:	b21b      	sxth	r3, r3
 8001b8a:	17da      	asrs	r2, r3, #31
 8001b8c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8001b90:	f8c7 20fc 	str.w	r2, [r7, #252]	@ 0xfc
 8001b94:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8001b98:	e9d7 893e 	ldrd	r8, r9, [r7, #248]	@ 0xf8
 8001b9c:	464a      	mov	r2, r9
 8001b9e:	fb02 f203 	mul.w	r2, r2, r3
 8001ba2:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 8001ba6:	4644      	mov	r4, r8
 8001ba8:	fb04 f303 	mul.w	r3, r4, r3
 8001bac:	441a      	add	r2, r3
 8001bae:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8001bb2:	4644      	mov	r4, r8
 8001bb4:	fba3 4304 	umull	r4, r3, r3, r4
 8001bb8:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 8001bbc:	4623      	mov	r3, r4
 8001bbe:	f8c7 3148 	str.w	r3, [r7, #328]	@ 0x148
 8001bc2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8001bc6:	18d3      	adds	r3, r2, r3
 8001bc8:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 8001bcc:	f04f 0200 	mov.w	r2, #0
 8001bd0:	f04f 0300 	mov.w	r3, #0
 8001bd4:	e9d7 8952 	ldrd	r8, r9, [r7, #328]	@ 0x148
 8001bd8:	464c      	mov	r4, r9
 8001bda:	0323      	lsls	r3, r4, #12
 8001bdc:	4644      	mov	r4, r8
 8001bde:	ea43 5314 	orr.w	r3, r3, r4, lsr #20
 8001be2:	4644      	mov	r4, r8
 8001be4:	0322      	lsls	r2, r4, #12
 8001be6:	1884      	adds	r4, r0, r2
 8001be8:	f8c7 4088 	str.w	r4, [r7, #136]	@ 0x88
 8001bec:	eb41 0303 	adc.w	r3, r1, r3
 8001bf0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8001bf4:	e9d7 3422 	ldrd	r3, r4, [r7, #136]	@ 0x88
 8001bf8:	e9c7 3462 	strd	r3, r4, [r7, #392]	@ 0x188
	var3 = ((int64_t)1) * 140737488355328;
 8001bfc:	f04f 0200 	mov.w	r2, #0
 8001c00:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001c04:	e9c7 235e 	strd	r2, r3, [r7, #376]	@ 0x178
	var1 = (var3 + var1) * ((int64_t)calib_data->dig_P1) / 8589934592;
 8001c08:	e9d7 015e 	ldrd	r0, r1, [r7, #376]	@ 0x178
 8001c0c:	e9d7 2362 	ldrd	r2, r3, [r7, #392]	@ 0x188
 8001c10:	1884      	adds	r4, r0, r2
 8001c12:	f8c7 40f0 	str.w	r4, [r7, #240]	@ 0xf0
 8001c16:	eb41 0303 	adc.w	r3, r1, r3
 8001c1a:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8001c1e:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8001c22:	88db      	ldrh	r3, [r3, #6]
 8001c24:	b29b      	uxth	r3, r3
 8001c26:	2200      	movs	r2, #0
 8001c28:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8001c2c:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8001c30:	e9d7 453c 	ldrd	r4, r5, [r7, #240]	@ 0xf0
 8001c34:	462b      	mov	r3, r5
 8001c36:	e9d7 893a 	ldrd	r8, r9, [r7, #232]	@ 0xe8
 8001c3a:	4642      	mov	r2, r8
 8001c3c:	fb02 f203 	mul.w	r2, r2, r3
 8001c40:	464b      	mov	r3, r9
 8001c42:	4621      	mov	r1, r4
 8001c44:	fb01 f303 	mul.w	r3, r1, r3
 8001c48:	4413      	add	r3, r2
 8001c4a:	4622      	mov	r2, r4
 8001c4c:	4641      	mov	r1, r8
 8001c4e:	fba2 1201 	umull	r1, r2, r2, r1
 8001c52:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
 8001c56:	460a      	mov	r2, r1
 8001c58:	f8c7 2140 	str.w	r2, [r7, #320]	@ 0x140
 8001c5c:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 8001c60:	4413      	add	r3, r2
 8001c62:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
 8001c66:	e9d7 2350 	ldrd	r2, r3, [r7, #320]	@ 0x140
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	da0e      	bge.n	8001c8c <compensate_pressure+0x318>
 8001c6e:	1e51      	subs	r1, r2, #1
 8001c70:	f8c7 1080 	str.w	r1, [r7, #128]	@ 0x80
 8001c74:	f143 0301 	adc.w	r3, r3, #1
 8001c78:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8001c7c:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	@ 0x80
 8001c80:	e004      	b.n	8001c8c <compensate_pressure+0x318>
 8001c82:	bf00      	nop
 8001c84:	002dc6c0 	.word	0x002dc6c0
 8001c88:	00a7d8c0 	.word	0x00a7d8c0
 8001c8c:	f04f 0000 	mov.w	r0, #0
 8001c90:	f04f 0100 	mov.w	r1, #0
 8001c94:	1058      	asrs	r0, r3, #1
 8001c96:	17d9      	asrs	r1, r3, #31
 8001c98:	e9c7 0162 	strd	r0, r1, [r7, #392]	@ 0x188

	/* To avoid divide by zero exception */
	if (var1 != 0) {
 8001c9c:	e9d7 2362 	ldrd	r2, r3, [r7, #392]	@ 0x188
 8001ca0:	4313      	orrs	r3, r2
 8001ca2:	f000 81f8 	beq.w	8002096 <compensate_pressure+0x722>
		var4 = 1048576 - uncomp_data->pressure;
 8001ca6:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	f5c3 1380 	rsb	r3, r3, #1048576	@ 0x100000
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	67bb      	str	r3, [r7, #120]	@ 0x78
 8001cb4:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8001cb6:	e9d7 341e 	ldrd	r3, r4, [r7, #120]	@ 0x78
 8001cba:	e9c7 345c 	strd	r3, r4, [r7, #368]	@ 0x170
		var4 = (((var4 * 2147483648) - var2) * 3125) / var1;
 8001cbe:	e9d7 235c 	ldrd	r2, r3, [r7, #368]	@ 0x170
 8001cc2:	f04f 0000 	mov.w	r0, #0
 8001cc6:	f04f 0100 	mov.w	r1, #0
 8001cca:	07d9      	lsls	r1, r3, #31
 8001ccc:	ea41 0152 	orr.w	r1, r1, r2, lsr #1
 8001cd0:	07d0      	lsls	r0, r2, #31
 8001cd2:	e9d7 2360 	ldrd	r2, r3, [r7, #384]	@ 0x180
 8001cd6:	1a84      	subs	r4, r0, r2
 8001cd8:	f8c7 40e0 	str.w	r4, [r7, #224]	@ 0xe0
 8001cdc:	eb61 0303 	sbc.w	r3, r1, r3
 8001ce0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8001ce4:	e9d7 4538 	ldrd	r4, r5, [r7, #224]	@ 0xe0
 8001ce8:	4622      	mov	r2, r4
 8001cea:	462b      	mov	r3, r5
 8001cec:	1891      	adds	r1, r2, r2
 8001cee:	6739      	str	r1, [r7, #112]	@ 0x70
 8001cf0:	415b      	adcs	r3, r3
 8001cf2:	677b      	str	r3, [r7, #116]	@ 0x74
 8001cf4:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8001cf8:	4621      	mov	r1, r4
 8001cfa:	1851      	adds	r1, r2, r1
 8001cfc:	66b9      	str	r1, [r7, #104]	@ 0x68
 8001cfe:	4629      	mov	r1, r5
 8001d00:	414b      	adcs	r3, r1
 8001d02:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8001d04:	f04f 0200 	mov.w	r2, #0
 8001d08:	f04f 0300 	mov.w	r3, #0
 8001d0c:	e9d7 891a 	ldrd	r8, r9, [r7, #104]	@ 0x68
 8001d10:	4649      	mov	r1, r9
 8001d12:	018b      	lsls	r3, r1, #6
 8001d14:	4641      	mov	r1, r8
 8001d16:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001d1a:	4641      	mov	r1, r8
 8001d1c:	018a      	lsls	r2, r1, #6
 8001d1e:	4641      	mov	r1, r8
 8001d20:	1889      	adds	r1, r1, r2
 8001d22:	6639      	str	r1, [r7, #96]	@ 0x60
 8001d24:	4649      	mov	r1, r9
 8001d26:	eb43 0101 	adc.w	r1, r3, r1
 8001d2a:	6679      	str	r1, [r7, #100]	@ 0x64
 8001d2c:	f04f 0200 	mov.w	r2, #0
 8001d30:	f04f 0300 	mov.w	r3, #0
 8001d34:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8001d38:	4649      	mov	r1, r9
 8001d3a:	008b      	lsls	r3, r1, #2
 8001d3c:	4641      	mov	r1, r8
 8001d3e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001d42:	4641      	mov	r1, r8
 8001d44:	008a      	lsls	r2, r1, #2
 8001d46:	4610      	mov	r0, r2
 8001d48:	4619      	mov	r1, r3
 8001d4a:	4603      	mov	r3, r0
 8001d4c:	4622      	mov	r2, r4
 8001d4e:	189b      	adds	r3, r3, r2
 8001d50:	65bb      	str	r3, [r7, #88]	@ 0x58
 8001d52:	460b      	mov	r3, r1
 8001d54:	462a      	mov	r2, r5
 8001d56:	eb42 0303 	adc.w	r3, r2, r3
 8001d5a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8001d5c:	f04f 0200 	mov.w	r2, #0
 8001d60:	f04f 0300 	mov.w	r3, #0
 8001d64:	e9d7 8916 	ldrd	r8, r9, [r7, #88]	@ 0x58
 8001d68:	4649      	mov	r1, r9
 8001d6a:	008b      	lsls	r3, r1, #2
 8001d6c:	4641      	mov	r1, r8
 8001d6e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001d72:	4641      	mov	r1, r8
 8001d74:	008a      	lsls	r2, r1, #2
 8001d76:	4610      	mov	r0, r2
 8001d78:	4619      	mov	r1, r3
 8001d7a:	4603      	mov	r3, r0
 8001d7c:	4622      	mov	r2, r4
 8001d7e:	189b      	adds	r3, r3, r2
 8001d80:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8001d84:	462b      	mov	r3, r5
 8001d86:	460a      	mov	r2, r1
 8001d88:	eb42 0303 	adc.w	r3, r2, r3
 8001d8c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8001d90:	e9d7 2362 	ldrd	r2, r3, [r7, #392]	@ 0x188
 8001d94:	e9d7 0136 	ldrd	r0, r1, [r7, #216]	@ 0xd8
 8001d98:	f7fe ff06 	bl	8000ba8 <__aeabi_ldivmod>
 8001d9c:	4602      	mov	r2, r0
 8001d9e:	460b      	mov	r3, r1
 8001da0:	e9c7 235c 	strd	r2, r3, [r7, #368]	@ 0x170
		var1 = (((int64_t)calib_data->dig_P9) * (var4 / 8192) * (var4 / 8192)) / 33554432;
 8001da4:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8001da8:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8001dac:	b21b      	sxth	r3, r3
 8001dae:	17da      	asrs	r2, r3, #31
 8001db0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8001db4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8001db8:	e9d7 235c 	ldrd	r2, r3, [r7, #368]	@ 0x170
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	da08      	bge.n	8001dd2 <compensate_pressure+0x45e>
 8001dc0:	f641 71ff 	movw	r1, #8191	@ 0x1fff
 8001dc4:	1851      	adds	r1, r2, r1
 8001dc6:	6539      	str	r1, [r7, #80]	@ 0x50
 8001dc8:	f143 0300 	adc.w	r3, r3, #0
 8001dcc:	657b      	str	r3, [r7, #84]	@ 0x54
 8001dce:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8001dd2:	f04f 0000 	mov.w	r0, #0
 8001dd6:	f04f 0100 	mov.w	r1, #0
 8001dda:	0b50      	lsrs	r0, r2, #13
 8001ddc:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8001de0:	1359      	asrs	r1, r3, #13
 8001de2:	4602      	mov	r2, r0
 8001de4:	460b      	mov	r3, r1
 8001de6:	e9d7 4534 	ldrd	r4, r5, [r7, #208]	@ 0xd0
 8001dea:	4629      	mov	r1, r5
 8001dec:	fb02 f001 	mul.w	r0, r2, r1
 8001df0:	4621      	mov	r1, r4
 8001df2:	fb01 f103 	mul.w	r1, r1, r3
 8001df6:	4401      	add	r1, r0
 8001df8:	4620      	mov	r0, r4
 8001dfa:	fba0 2302 	umull	r2, r3, r0, r2
 8001dfe:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
 8001e02:	4613      	mov	r3, r2
 8001e04:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
 8001e08:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8001e0c:	18cb      	adds	r3, r1, r3
 8001e0e:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
 8001e12:	e9d7 235c 	ldrd	r2, r3, [r7, #368]	@ 0x170
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	da08      	bge.n	8001e2c <compensate_pressure+0x4b8>
 8001e1a:	f641 71ff 	movw	r1, #8191	@ 0x1fff
 8001e1e:	1851      	adds	r1, r2, r1
 8001e20:	64b9      	str	r1, [r7, #72]	@ 0x48
 8001e22:	f143 0300 	adc.w	r3, r3, #0
 8001e26:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001e28:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8001e2c:	f04f 0000 	mov.w	r0, #0
 8001e30:	f04f 0100 	mov.w	r1, #0
 8001e34:	0b50      	lsrs	r0, r2, #13
 8001e36:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8001e3a:	1359      	asrs	r1, r3, #13
 8001e3c:	4602      	mov	r2, r0
 8001e3e:	460b      	mov	r3, r1
 8001e40:	e9d7 454e 	ldrd	r4, r5, [r7, #312]	@ 0x138
 8001e44:	4629      	mov	r1, r5
 8001e46:	fb02 f001 	mul.w	r0, r2, r1
 8001e4a:	4621      	mov	r1, r4
 8001e4c:	fb01 f103 	mul.w	r1, r1, r3
 8001e50:	4401      	add	r1, r0
 8001e52:	4620      	mov	r0, r4
 8001e54:	fba0 2302 	umull	r2, r3, r0, r2
 8001e58:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
 8001e5c:	4613      	mov	r3, r2
 8001e5e:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 8001e62:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8001e66:	18cb      	adds	r3, r1, r3
 8001e68:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
 8001e6c:	e9d7 234c 	ldrd	r2, r3, [r7, #304]	@ 0x130
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	da08      	bge.n	8001e86 <compensate_pressure+0x512>
 8001e74:	f06f 417e 	mvn.w	r1, #4261412864	@ 0xfe000000
 8001e78:	1851      	adds	r1, r2, r1
 8001e7a:	6439      	str	r1, [r7, #64]	@ 0x40
 8001e7c:	f143 0300 	adc.w	r3, r3, #0
 8001e80:	647b      	str	r3, [r7, #68]	@ 0x44
 8001e82:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8001e86:	f04f 0000 	mov.w	r0, #0
 8001e8a:	f04f 0100 	mov.w	r1, #0
 8001e8e:	0e50      	lsrs	r0, r2, #25
 8001e90:	ea40 10c3 	orr.w	r0, r0, r3, lsl #7
 8001e94:	1659      	asrs	r1, r3, #25
 8001e96:	e9c7 0162 	strd	r0, r1, [r7, #392]	@ 0x188
		var2 = (((int64_t)calib_data->dig_P8) * var4) / 524288;
 8001e9a:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8001e9e:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8001ea2:	b21b      	sxth	r3, r3
 8001ea4:	17da      	asrs	r2, r3, #31
 8001ea6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8001eaa:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 8001eae:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 8001eb2:	e9d7 4532 	ldrd	r4, r5, [r7, #200]	@ 0xc8
 8001eb6:	462a      	mov	r2, r5
 8001eb8:	fb02 f203 	mul.w	r2, r2, r3
 8001ebc:	f8d7 3174 	ldr.w	r3, [r7, #372]	@ 0x174
 8001ec0:	4621      	mov	r1, r4
 8001ec2:	fb01 f303 	mul.w	r3, r1, r3
 8001ec6:	441a      	add	r2, r3
 8001ec8:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 8001ecc:	4621      	mov	r1, r4
 8001ece:	fba3 1301 	umull	r1, r3, r3, r1
 8001ed2:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 8001ed6:	460b      	mov	r3, r1
 8001ed8:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 8001edc:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8001ee0:	18d3      	adds	r3, r2, r3
 8001ee2:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 8001ee6:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	@ 0x128
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	da07      	bge.n	8001efe <compensate_pressure+0x58a>
 8001eee:	4970      	ldr	r1, [pc, #448]	@ (80020b0 <compensate_pressure+0x73c>)
 8001ef0:	1851      	adds	r1, r2, r1
 8001ef2:	63b9      	str	r1, [r7, #56]	@ 0x38
 8001ef4:	f143 0300 	adc.w	r3, r3, #0
 8001ef8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001efa:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8001efe:	f04f 0000 	mov.w	r0, #0
 8001f02:	f04f 0100 	mov.w	r1, #0
 8001f06:	0cd0      	lsrs	r0, r2, #19
 8001f08:	ea40 3043 	orr.w	r0, r0, r3, lsl #13
 8001f0c:	14d9      	asrs	r1, r3, #19
 8001f0e:	e9c7 0160 	strd	r0, r1, [r7, #384]	@ 0x180
		var4 = ((var4 + var1 + var2) / 256) + (((int64_t)calib_data->dig_P7) * 16);
 8001f12:	e9d7 015c 	ldrd	r0, r1, [r7, #368]	@ 0x170
 8001f16:	e9d7 2362 	ldrd	r2, r3, [r7, #392]	@ 0x188
 8001f1a:	1884      	adds	r4, r0, r2
 8001f1c:	f8c7 40c0 	str.w	r4, [r7, #192]	@ 0xc0
 8001f20:	eb41 0303 	adc.w	r3, r1, r3
 8001f24:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8001f28:	e9d7 2360 	ldrd	r2, r3, [r7, #384]	@ 0x180
 8001f2c:	e9d7 4530 	ldrd	r4, r5, [r7, #192]	@ 0xc0
 8001f30:	4621      	mov	r1, r4
 8001f32:	1889      	adds	r1, r1, r2
 8001f34:	f8c7 10b8 	str.w	r1, [r7, #184]	@ 0xb8
 8001f38:	4629      	mov	r1, r5
 8001f3a:	eb43 0101 	adc.w	r1, r3, r1
 8001f3e:	f8c7 10bc 	str.w	r1, [r7, #188]	@ 0xbc
 8001f42:	e9d7 232e 	ldrd	r2, r3, [r7, #184]	@ 0xb8
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	da07      	bge.n	8001f5a <compensate_pressure+0x5e6>
 8001f4a:	f112 01ff 	adds.w	r1, r2, #255	@ 0xff
 8001f4e:	6339      	str	r1, [r7, #48]	@ 0x30
 8001f50:	f143 0300 	adc.w	r3, r3, #0
 8001f54:	637b      	str	r3, [r7, #52]	@ 0x34
 8001f56:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8001f5a:	f04f 0000 	mov.w	r0, #0
 8001f5e:	f04f 0100 	mov.w	r1, #0
 8001f62:	0a10      	lsrs	r0, r2, #8
 8001f64:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8001f68:	1219      	asrs	r1, r3, #8
 8001f6a:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8001f6e:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8001f72:	b21b      	sxth	r3, r3
 8001f74:	17da      	asrs	r2, r3, #31
 8001f76:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8001f7a:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 8001f7e:	f04f 0200 	mov.w	r2, #0
 8001f82:	f04f 0300 	mov.w	r3, #0
 8001f86:	e9d7 892c 	ldrd	r8, r9, [r7, #176]	@ 0xb0
 8001f8a:	464c      	mov	r4, r9
 8001f8c:	0123      	lsls	r3, r4, #4
 8001f8e:	4644      	mov	r4, r8
 8001f90:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 8001f94:	4644      	mov	r4, r8
 8001f96:	0122      	lsls	r2, r4, #4
 8001f98:	1884      	adds	r4, r0, r2
 8001f9a:	62bc      	str	r4, [r7, #40]	@ 0x28
 8001f9c:	eb41 0303 	adc.w	r3, r1, r3
 8001fa0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001fa2:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	@ 0x28
 8001fa6:	e9c7 345c 	strd	r3, r4, [r7, #368]	@ 0x170
		pressure = (uint32_t)(((var4 / 2) * 100) / 128);
 8001faa:	e9d7 235c 	ldrd	r2, r3, [r7, #368]	@ 0x170
 8001fae:	f04f 0000 	mov.w	r0, #0
 8001fb2:	f04f 0100 	mov.w	r1, #0
 8001fb6:	0fd8      	lsrs	r0, r3, #31
 8001fb8:	2100      	movs	r1, #0
 8001fba:	1884      	adds	r4, r0, r2
 8001fbc:	623c      	str	r4, [r7, #32]
 8001fbe:	eb41 0303 	adc.w	r3, r1, r3
 8001fc2:	627b      	str	r3, [r7, #36]	@ 0x24
 8001fc4:	f04f 0200 	mov.w	r2, #0
 8001fc8:	f04f 0300 	mov.w	r3, #0
 8001fcc:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8001fd0:	4621      	mov	r1, r4
 8001fd2:	084a      	lsrs	r2, r1, #1
 8001fd4:	4629      	mov	r1, r5
 8001fd6:	ea42 72c1 	orr.w	r2, r2, r1, lsl #31
 8001fda:	4629      	mov	r1, r5
 8001fdc:	104b      	asrs	r3, r1, #1
 8001fde:	4610      	mov	r0, r2
 8001fe0:	4619      	mov	r1, r3
 8001fe2:	4602      	mov	r2, r0
 8001fe4:	460b      	mov	r3, r1
 8001fe6:	1894      	adds	r4, r2, r2
 8001fe8:	61bc      	str	r4, [r7, #24]
 8001fea:	415b      	adcs	r3, r3
 8001fec:	61fb      	str	r3, [r7, #28]
 8001fee:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001ff2:	1814      	adds	r4, r2, r0
 8001ff4:	613c      	str	r4, [r7, #16]
 8001ff6:	414b      	adcs	r3, r1
 8001ff8:	617b      	str	r3, [r7, #20]
 8001ffa:	f04f 0200 	mov.w	r2, #0
 8001ffe:	f04f 0300 	mov.w	r3, #0
 8002002:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 8002006:	464c      	mov	r4, r9
 8002008:	0163      	lsls	r3, r4, #5
 800200a:	4644      	mov	r4, r8
 800200c:	ea43 63d4 	orr.w	r3, r3, r4, lsr #27
 8002010:	4644      	mov	r4, r8
 8002012:	0162      	lsls	r2, r4, #5
 8002014:	4644      	mov	r4, r8
 8002016:	18a4      	adds	r4, r4, r2
 8002018:	60bc      	str	r4, [r7, #8]
 800201a:	464c      	mov	r4, r9
 800201c:	eb43 0404 	adc.w	r4, r3, r4
 8002020:	60fc      	str	r4, [r7, #12]
 8002022:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002026:	4623      	mov	r3, r4
 8002028:	181b      	adds	r3, r3, r0
 800202a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800202e:	462b      	mov	r3, r5
 8002030:	eb41 0303 	adc.w	r3, r1, r3
 8002034:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8002038:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	@ 0xa8
 800203c:	2b00      	cmp	r3, #0
 800203e:	da07      	bge.n	8002050 <compensate_pressure+0x6dc>
 8002040:	f112 017f 	adds.w	r1, r2, #127	@ 0x7f
 8002044:	6039      	str	r1, [r7, #0]
 8002046:	f143 0300 	adc.w	r3, r3, #0
 800204a:	607b      	str	r3, [r7, #4]
 800204c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002050:	f04f 0000 	mov.w	r0, #0
 8002054:	f04f 0100 	mov.w	r1, #0
 8002058:	09d0      	lsrs	r0, r2, #7
 800205a:	ea40 6043 	orr.w	r0, r0, r3, lsl #25
 800205e:	11d9      	asrs	r1, r3, #7
 8002060:	4602      	mov	r2, r0
 8002062:	460b      	mov	r3, r1
 8002064:	4613      	mov	r3, r2
 8002066:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c

		if (pressure < pressure_min)
 800206a:	f8d7 219c 	ldr.w	r2, [r7, #412]	@ 0x19c
 800206e:	f8d7 3198 	ldr.w	r3, [r7, #408]	@ 0x198
 8002072:	429a      	cmp	r2, r3
 8002074:	d204      	bcs.n	8002080 <compensate_pressure+0x70c>
			pressure = pressure_min;
 8002076:	f8d7 3198 	ldr.w	r3, [r7, #408]	@ 0x198
 800207a:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 800207e:	e00e      	b.n	800209e <compensate_pressure+0x72a>
		else if (pressure > pressure_max)
 8002080:	f8d7 219c 	ldr.w	r2, [r7, #412]	@ 0x19c
 8002084:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 8002088:	429a      	cmp	r2, r3
 800208a:	d908      	bls.n	800209e <compensate_pressure+0x72a>
			pressure = pressure_max;
 800208c:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 8002090:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 8002094:	e003      	b.n	800209e <compensate_pressure+0x72a>
	} else {
		pressure = pressure_min;
 8002096:	f8d7 3198 	ldr.w	r3, [r7, #408]	@ 0x198
 800209a:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
	}

	return pressure;
 800209e:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
}
 80020a2:	4618      	mov	r0, r3
 80020a4:	f507 77d0 	add.w	r7, r7, #416	@ 0x1a0
 80020a8:	46bd      	mov	sp, r7
 80020aa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80020ae:	bf00      	nop
 80020b0:	0007ffff 	.word	0x0007ffff

080020b4 <compensate_humidity>:
 * @brief This internal API is used to compensate the raw humidity data and
 * return the compensated humidity data in integer data type.
 */
static uint32_t compensate_humidity(const struct bme280_uncomp_data *uncomp_data,
						const struct bme280_calib_data *calib_data)
{
 80020b4:	b480      	push	{r7}
 80020b6:	b08b      	sub	sp, #44	@ 0x2c
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	6078      	str	r0, [r7, #4]
 80020bc:	6039      	str	r1, [r7, #0]
	int32_t var2;
	int32_t var3;
	int32_t var4;
	int32_t var5;
	uint32_t humidity;
	uint32_t humidity_max = 102400;
 80020be:	f44f 33c8 	mov.w	r3, #102400	@ 0x19000
 80020c2:	623b      	str	r3, [r7, #32]

	var1 = calib_data->t_fine - ((int32_t)76800);
 80020c4:	683b      	ldr	r3, [r7, #0]
 80020c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020c8:	f5a3 3396 	sub.w	r3, r3, #76800	@ 0x12c00
 80020cc:	61fb      	str	r3, [r7, #28]
	var2 = (int32_t)(uncomp_data->humidity * 16384);
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	689b      	ldr	r3, [r3, #8]
 80020d2:	039b      	lsls	r3, r3, #14
 80020d4:	61bb      	str	r3, [r7, #24]
	var3 = (int32_t)(((int32_t)calib_data->dig_H4) * 1048576);
 80020d6:	683b      	ldr	r3, [r7, #0]
 80020d8:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 80020dc:	051b      	lsls	r3, r3, #20
 80020de:	617b      	str	r3, [r7, #20]
	var4 = ((int32_t)calib_data->dig_H5) * var1;
 80020e0:	683b      	ldr	r3, [r7, #0]
 80020e2:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 80020e6:	461a      	mov	r2, r3
 80020e8:	69fb      	ldr	r3, [r7, #28]
 80020ea:	fb02 f303 	mul.w	r3, r2, r3
 80020ee:	613b      	str	r3, [r7, #16]
	var5 = (((var2 - var3) - var4) + (int32_t)16384) / 32768;
 80020f0:	69ba      	ldr	r2, [r7, #24]
 80020f2:	697b      	ldr	r3, [r7, #20]
 80020f4:	1ad2      	subs	r2, r2, r3
 80020f6:	693b      	ldr	r3, [r7, #16]
 80020f8:	1ad3      	subs	r3, r2, r3
 80020fa:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 80020fe:	2b00      	cmp	r3, #0
 8002100:	da02      	bge.n	8002108 <compensate_humidity+0x54>
 8002102:	f503 43ff 	add.w	r3, r3, #32640	@ 0x7f80
 8002106:	337f      	adds	r3, #127	@ 0x7f
 8002108:	13db      	asrs	r3, r3, #15
 800210a:	60fb      	str	r3, [r7, #12]
	var2 = (var1 * ((int32_t)calib_data->dig_H6)) / 1024;
 800210c:	683b      	ldr	r3, [r7, #0]
 800210e:	f993 3022 	ldrsb.w	r3, [r3, #34]	@ 0x22
 8002112:	461a      	mov	r2, r3
 8002114:	69fb      	ldr	r3, [r7, #28]
 8002116:	fb02 f303 	mul.w	r3, r2, r3
 800211a:	2b00      	cmp	r3, #0
 800211c:	da01      	bge.n	8002122 <compensate_humidity+0x6e>
 800211e:	f203 33ff 	addw	r3, r3, #1023	@ 0x3ff
 8002122:	129b      	asrs	r3, r3, #10
 8002124:	61bb      	str	r3, [r7, #24]
	var3 = (var1 * ((int32_t)calib_data->dig_H3)) / 2048;
 8002126:	683b      	ldr	r3, [r7, #0]
 8002128:	7f1b      	ldrb	r3, [r3, #28]
 800212a:	461a      	mov	r2, r3
 800212c:	69fb      	ldr	r3, [r7, #28]
 800212e:	fb02 f303 	mul.w	r3, r2, r3
 8002132:	2b00      	cmp	r3, #0
 8002134:	da01      	bge.n	800213a <compensate_humidity+0x86>
 8002136:	f203 73ff 	addw	r3, r3, #2047	@ 0x7ff
 800213a:	12db      	asrs	r3, r3, #11
 800213c:	617b      	str	r3, [r7, #20]
	var4 = ((var2 * (var3 + (int32_t)32768)) / 1024) + (int32_t)2097152;
 800213e:	697b      	ldr	r3, [r7, #20]
 8002140:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 8002144:	69ba      	ldr	r2, [r7, #24]
 8002146:	fb02 f303 	mul.w	r3, r2, r3
 800214a:	2b00      	cmp	r3, #0
 800214c:	da01      	bge.n	8002152 <compensate_humidity+0x9e>
 800214e:	f203 33ff 	addw	r3, r3, #1023	@ 0x3ff
 8002152:	129b      	asrs	r3, r3, #10
 8002154:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 8002158:	613b      	str	r3, [r7, #16]
	var2 = ((var4 * ((int32_t)calib_data->dig_H2)) + 8192) / 16384;
 800215a:	683b      	ldr	r3, [r7, #0]
 800215c:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
 8002160:	461a      	mov	r2, r3
 8002162:	693b      	ldr	r3, [r7, #16]
 8002164:	fb02 f303 	mul.w	r3, r2, r3
 8002168:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800216c:	2b00      	cmp	r3, #0
 800216e:	da02      	bge.n	8002176 <compensate_humidity+0xc2>
 8002170:	f503 537f 	add.w	r3, r3, #16320	@ 0x3fc0
 8002174:	333f      	adds	r3, #63	@ 0x3f
 8002176:	139b      	asrs	r3, r3, #14
 8002178:	61bb      	str	r3, [r7, #24]
	var3 = var5 * var2;
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	69ba      	ldr	r2, [r7, #24]
 800217e:	fb02 f303 	mul.w	r3, r2, r3
 8002182:	617b      	str	r3, [r7, #20]
	var4 = ((var3 / 32768) * (var3 / 32768)) / 128;
 8002184:	697b      	ldr	r3, [r7, #20]
 8002186:	2b00      	cmp	r3, #0
 8002188:	da02      	bge.n	8002190 <compensate_humidity+0xdc>
 800218a:	f503 43ff 	add.w	r3, r3, #32640	@ 0x7f80
 800218e:	337f      	adds	r3, #127	@ 0x7f
 8002190:	13db      	asrs	r3, r3, #15
 8002192:	461a      	mov	r2, r3
 8002194:	697b      	ldr	r3, [r7, #20]
 8002196:	2b00      	cmp	r3, #0
 8002198:	da02      	bge.n	80021a0 <compensate_humidity+0xec>
 800219a:	f503 43ff 	add.w	r3, r3, #32640	@ 0x7f80
 800219e:	337f      	adds	r3, #127	@ 0x7f
 80021a0:	13db      	asrs	r3, r3, #15
 80021a2:	fb02 f303 	mul.w	r3, r2, r3
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	da00      	bge.n	80021ac <compensate_humidity+0xf8>
 80021aa:	337f      	adds	r3, #127	@ 0x7f
 80021ac:	11db      	asrs	r3, r3, #7
 80021ae:	613b      	str	r3, [r7, #16]
	var5 = var3 - ((var4 * ((int32_t)calib_data->dig_H1)) / 16);
 80021b0:	683b      	ldr	r3, [r7, #0]
 80021b2:	7e1b      	ldrb	r3, [r3, #24]
 80021b4:	461a      	mov	r2, r3
 80021b6:	693b      	ldr	r3, [r7, #16]
 80021b8:	fb02 f303 	mul.w	r3, r2, r3
 80021bc:	2b00      	cmp	r3, #0
 80021be:	da00      	bge.n	80021c2 <compensate_humidity+0x10e>
 80021c0:	330f      	adds	r3, #15
 80021c2:	111b      	asrs	r3, r3, #4
 80021c4:	425b      	negs	r3, r3
 80021c6:	461a      	mov	r2, r3
 80021c8:	697b      	ldr	r3, [r7, #20]
 80021ca:	4413      	add	r3, r2
 80021cc:	60fb      	str	r3, [r7, #12]
	var5 = (var5 < 0 ? 0 : var5);
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80021d4:	60fb      	str	r3, [r7, #12]
	var5 = (var5 > 419430400 ? 419430400 : var5);
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	f1b3 5fc8 	cmp.w	r3, #419430400	@ 0x19000000
 80021dc:	bfa8      	it	ge
 80021de:	f04f 53c8 	movge.w	r3, #419430400	@ 0x19000000
 80021e2:	60fb      	str	r3, [r7, #12]
	humidity = (uint32_t)(var5 / 4096);
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	da01      	bge.n	80021ee <compensate_humidity+0x13a>
 80021ea:	f603 73ff 	addw	r3, r3, #4095	@ 0xfff
 80021ee:	131b      	asrs	r3, r3, #12
 80021f0:	627b      	str	r3, [r7, #36]	@ 0x24

	if (humidity > humidity_max)
 80021f2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80021f4:	6a3b      	ldr	r3, [r7, #32]
 80021f6:	429a      	cmp	r2, r3
 80021f8:	d901      	bls.n	80021fe <compensate_humidity+0x14a>
		humidity = humidity_max;
 80021fa:	6a3b      	ldr	r3, [r7, #32]
 80021fc:	627b      	str	r3, [r7, #36]	@ 0x24

	return humidity;
 80021fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8002200:	4618      	mov	r0, r3
 8002202:	372c      	adds	r7, #44	@ 0x2c
 8002204:	46bd      	mov	sp, r7
 8002206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220a:	4770      	bx	lr

0800220c <get_calib_data>:
/*!
 * @brief This internal API reads the calibration data from the sensor, parse
 * it and store in the device structure.
 */
static int8_t get_calib_data(struct bme280_dev *dev)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	b08a      	sub	sp, #40	@ 0x28
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]
	int8_t rslt;
	uint8_t reg_addr = BME280_TEMP_PRESS_CALIB_DATA_ADDR;
 8002214:	2388      	movs	r3, #136	@ 0x88
 8002216:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	/* Array to store calibration data */
	uint8_t calib_data[BME280_TEMP_PRESS_CALIB_DATA_LEN] = {0};
 800221a:	f107 030c 	add.w	r3, r7, #12
 800221e:	2200      	movs	r2, #0
 8002220:	601a      	str	r2, [r3, #0]
 8002222:	605a      	str	r2, [r3, #4]
 8002224:	609a      	str	r2, [r3, #8]
 8002226:	60da      	str	r2, [r3, #12]
 8002228:	611a      	str	r2, [r3, #16]
 800222a:	615a      	str	r2, [r3, #20]
 800222c:	831a      	strh	r2, [r3, #24]

	/* Read the calibration data from the sensor */
	rslt = bme280_get_regs(reg_addr, calib_data, BME280_TEMP_PRESS_CALIB_DATA_LEN, dev);
 800222e:	f107 010c 	add.w	r1, r7, #12
 8002232:	f897 0026 	ldrb.w	r0, [r7, #38]	@ 0x26
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	221a      	movs	r2, #26
 800223a:	f7fe fee6 	bl	800100a <bme280_get_regs>
 800223e:	4603      	mov	r3, r0
 8002240:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	if (rslt == BME280_OK) {
 8002244:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8002248:	2b00      	cmp	r3, #0
 800224a:	d11d      	bne.n	8002288 <get_calib_data+0x7c>
		/* Parse temperature and pressure calibration data and store
		   it in device structure */
		parse_temp_press_calib_data(calib_data, dev);
 800224c:	f107 030c 	add.w	r3, r7, #12
 8002250:	6879      	ldr	r1, [r7, #4]
 8002252:	4618      	mov	r0, r3
 8002254:	f000 f84a 	bl	80022ec <parse_temp_press_calib_data>

		reg_addr = BME280_HUMIDITY_CALIB_DATA_ADDR;
 8002258:	23e1      	movs	r3, #225	@ 0xe1
 800225a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
		/* Read the humidity calibration data from the sensor */
		rslt = bme280_get_regs(reg_addr, calib_data, BME280_HUMIDITY_CALIB_DATA_LEN, dev);
 800225e:	f107 010c 	add.w	r1, r7, #12
 8002262:	f897 0026 	ldrb.w	r0, [r7, #38]	@ 0x26
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	2207      	movs	r2, #7
 800226a:	f7fe fece 	bl	800100a <bme280_get_regs>
 800226e:	4603      	mov	r3, r0
 8002270:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if (rslt == BME280_OK) {
 8002274:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8002278:	2b00      	cmp	r3, #0
 800227a:	d105      	bne.n	8002288 <get_calib_data+0x7c>
			/* Parse humidity calibration data and store it in
			   device structure */
			parse_humidity_calib_data(calib_data, dev);
 800227c:	f107 030c 	add.w	r3, r7, #12
 8002280:	6879      	ldr	r1, [r7, #4]
 8002282:	4618      	mov	r0, r3
 8002284:	f000 f8ee 	bl	8002464 <parse_humidity_calib_data>
		}
	}

	return rslt;
 8002288:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 800228c:	4618      	mov	r0, r3
 800228e:	3728      	adds	r7, #40	@ 0x28
 8002290:	46bd      	mov	sp, r7
 8002292:	bd80      	pop	{r7, pc}

08002294 <interleave_reg_addr>:
/*!
 * @brief This internal API interleaves the register address between the
 * register data buffer for burst write operation.
 */
static void interleave_reg_addr(const uint8_t *reg_addr, uint8_t *temp_buff, const uint8_t *reg_data, uint8_t len)
{
 8002294:	b480      	push	{r7}
 8002296:	b087      	sub	sp, #28
 8002298:	af00      	add	r7, sp, #0
 800229a:	60f8      	str	r0, [r7, #12]
 800229c:	60b9      	str	r1, [r7, #8]
 800229e:	607a      	str	r2, [r7, #4]
 80022a0:	70fb      	strb	r3, [r7, #3]
	uint8_t index;

	for (index = 1; index < len; index++) {
 80022a2:	2301      	movs	r3, #1
 80022a4:	75fb      	strb	r3, [r7, #23]
 80022a6:	e016      	b.n	80022d6 <interleave_reg_addr+0x42>
		temp_buff[(index * 2) - 1] = reg_addr[index];
 80022a8:	7dfb      	ldrb	r3, [r7, #23]
 80022aa:	68fa      	ldr	r2, [r7, #12]
 80022ac:	441a      	add	r2, r3
 80022ae:	7dfb      	ldrb	r3, [r7, #23]
 80022b0:	005b      	lsls	r3, r3, #1
 80022b2:	3b01      	subs	r3, #1
 80022b4:	68b9      	ldr	r1, [r7, #8]
 80022b6:	440b      	add	r3, r1
 80022b8:	7812      	ldrb	r2, [r2, #0]
 80022ba:	701a      	strb	r2, [r3, #0]
		temp_buff[index * 2] = reg_data[index];
 80022bc:	7dfb      	ldrb	r3, [r7, #23]
 80022be:	687a      	ldr	r2, [r7, #4]
 80022c0:	441a      	add	r2, r3
 80022c2:	7dfb      	ldrb	r3, [r7, #23]
 80022c4:	005b      	lsls	r3, r3, #1
 80022c6:	4619      	mov	r1, r3
 80022c8:	68bb      	ldr	r3, [r7, #8]
 80022ca:	440b      	add	r3, r1
 80022cc:	7812      	ldrb	r2, [r2, #0]
 80022ce:	701a      	strb	r2, [r3, #0]
	for (index = 1; index < len; index++) {
 80022d0:	7dfb      	ldrb	r3, [r7, #23]
 80022d2:	3301      	adds	r3, #1
 80022d4:	75fb      	strb	r3, [r7, #23]
 80022d6:	7dfa      	ldrb	r2, [r7, #23]
 80022d8:	78fb      	ldrb	r3, [r7, #3]
 80022da:	429a      	cmp	r2, r3
 80022dc:	d3e4      	bcc.n	80022a8 <interleave_reg_addr+0x14>
	}
}
 80022de:	bf00      	nop
 80022e0:	bf00      	nop
 80022e2:	371c      	adds	r7, #28
 80022e4:	46bd      	mov	sp, r7
 80022e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ea:	4770      	bx	lr

080022ec <parse_temp_press_calib_data>:
/*!
 *  @brief This internal API is used to parse the temperature and
 *  pressure calibration data and store it in device structure.
 */
static void parse_temp_press_calib_data(const uint8_t *reg_data, struct bme280_dev *dev)
{
 80022ec:	b480      	push	{r7}
 80022ee:	b085      	sub	sp, #20
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	6078      	str	r0, [r7, #4]
 80022f4:	6039      	str	r1, [r7, #0]
	struct bme280_calib_data *calib_data = &dev->calib_data;
 80022f6:	683b      	ldr	r3, [r7, #0]
 80022f8:	3310      	adds	r3, #16
 80022fa:	60fb      	str	r3, [r7, #12]

	calib_data->dig_T1 = BME280_CONCAT_BYTES(reg_data[1], reg_data[0]);
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	3301      	adds	r3, #1
 8002300:	781b      	ldrb	r3, [r3, #0]
 8002302:	b21b      	sxth	r3, r3
 8002304:	021b      	lsls	r3, r3, #8
 8002306:	b21a      	sxth	r2, r3
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	781b      	ldrb	r3, [r3, #0]
 800230c:	b21b      	sxth	r3, r3
 800230e:	4313      	orrs	r3, r2
 8002310:	b21b      	sxth	r3, r3
 8002312:	b29a      	uxth	r2, r3
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	801a      	strh	r2, [r3, #0]
	calib_data->dig_T2 = (int16_t)BME280_CONCAT_BYTES(reg_data[3], reg_data[2]);
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	3303      	adds	r3, #3
 800231c:	781b      	ldrb	r3, [r3, #0]
 800231e:	b21b      	sxth	r3, r3
 8002320:	021b      	lsls	r3, r3, #8
 8002322:	b21a      	sxth	r2, r3
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	3302      	adds	r3, #2
 8002328:	781b      	ldrb	r3, [r3, #0]
 800232a:	b21b      	sxth	r3, r3
 800232c:	4313      	orrs	r3, r2
 800232e:	b21a      	sxth	r2, r3
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	805a      	strh	r2, [r3, #2]
	calib_data->dig_T3 = (int16_t)BME280_CONCAT_BYTES(reg_data[5], reg_data[4]);
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	3305      	adds	r3, #5
 8002338:	781b      	ldrb	r3, [r3, #0]
 800233a:	b21b      	sxth	r3, r3
 800233c:	021b      	lsls	r3, r3, #8
 800233e:	b21a      	sxth	r2, r3
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	3304      	adds	r3, #4
 8002344:	781b      	ldrb	r3, [r3, #0]
 8002346:	b21b      	sxth	r3, r3
 8002348:	4313      	orrs	r3, r2
 800234a:	b21a      	sxth	r2, r3
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	809a      	strh	r2, [r3, #4]
	calib_data->dig_P1 = BME280_CONCAT_BYTES(reg_data[7], reg_data[6]);
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	3307      	adds	r3, #7
 8002354:	781b      	ldrb	r3, [r3, #0]
 8002356:	b21b      	sxth	r3, r3
 8002358:	021b      	lsls	r3, r3, #8
 800235a:	b21a      	sxth	r2, r3
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	3306      	adds	r3, #6
 8002360:	781b      	ldrb	r3, [r3, #0]
 8002362:	b21b      	sxth	r3, r3
 8002364:	4313      	orrs	r3, r2
 8002366:	b21b      	sxth	r3, r3
 8002368:	b29a      	uxth	r2, r3
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	80da      	strh	r2, [r3, #6]
	calib_data->dig_P2 = (int16_t)BME280_CONCAT_BYTES(reg_data[9], reg_data[8]);
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	3309      	adds	r3, #9
 8002372:	781b      	ldrb	r3, [r3, #0]
 8002374:	b21b      	sxth	r3, r3
 8002376:	021b      	lsls	r3, r3, #8
 8002378:	b21a      	sxth	r2, r3
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	3308      	adds	r3, #8
 800237e:	781b      	ldrb	r3, [r3, #0]
 8002380:	b21b      	sxth	r3, r3
 8002382:	4313      	orrs	r3, r2
 8002384:	b21a      	sxth	r2, r3
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	811a      	strh	r2, [r3, #8]
	calib_data->dig_P3 = (int16_t)BME280_CONCAT_BYTES(reg_data[11], reg_data[10]);
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	330b      	adds	r3, #11
 800238e:	781b      	ldrb	r3, [r3, #0]
 8002390:	b21b      	sxth	r3, r3
 8002392:	021b      	lsls	r3, r3, #8
 8002394:	b21a      	sxth	r2, r3
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	330a      	adds	r3, #10
 800239a:	781b      	ldrb	r3, [r3, #0]
 800239c:	b21b      	sxth	r3, r3
 800239e:	4313      	orrs	r3, r2
 80023a0:	b21a      	sxth	r2, r3
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	815a      	strh	r2, [r3, #10]
	calib_data->dig_P4 = (int16_t)BME280_CONCAT_BYTES(reg_data[13], reg_data[12]);
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	330d      	adds	r3, #13
 80023aa:	781b      	ldrb	r3, [r3, #0]
 80023ac:	b21b      	sxth	r3, r3
 80023ae:	021b      	lsls	r3, r3, #8
 80023b0:	b21a      	sxth	r2, r3
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	330c      	adds	r3, #12
 80023b6:	781b      	ldrb	r3, [r3, #0]
 80023b8:	b21b      	sxth	r3, r3
 80023ba:	4313      	orrs	r3, r2
 80023bc:	b21a      	sxth	r2, r3
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	819a      	strh	r2, [r3, #12]
	calib_data->dig_P5 = (int16_t)BME280_CONCAT_BYTES(reg_data[15], reg_data[14]);
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	330f      	adds	r3, #15
 80023c6:	781b      	ldrb	r3, [r3, #0]
 80023c8:	b21b      	sxth	r3, r3
 80023ca:	021b      	lsls	r3, r3, #8
 80023cc:	b21a      	sxth	r2, r3
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	330e      	adds	r3, #14
 80023d2:	781b      	ldrb	r3, [r3, #0]
 80023d4:	b21b      	sxth	r3, r3
 80023d6:	4313      	orrs	r3, r2
 80023d8:	b21a      	sxth	r2, r3
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	81da      	strh	r2, [r3, #14]
	calib_data->dig_P6 = (int16_t)BME280_CONCAT_BYTES(reg_data[17], reg_data[16]);
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	3311      	adds	r3, #17
 80023e2:	781b      	ldrb	r3, [r3, #0]
 80023e4:	b21b      	sxth	r3, r3
 80023e6:	021b      	lsls	r3, r3, #8
 80023e8:	b21a      	sxth	r2, r3
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	3310      	adds	r3, #16
 80023ee:	781b      	ldrb	r3, [r3, #0]
 80023f0:	b21b      	sxth	r3, r3
 80023f2:	4313      	orrs	r3, r2
 80023f4:	b21a      	sxth	r2, r3
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	821a      	strh	r2, [r3, #16]
	calib_data->dig_P7 = (int16_t)BME280_CONCAT_BYTES(reg_data[19], reg_data[18]);
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	3313      	adds	r3, #19
 80023fe:	781b      	ldrb	r3, [r3, #0]
 8002400:	b21b      	sxth	r3, r3
 8002402:	021b      	lsls	r3, r3, #8
 8002404:	b21a      	sxth	r2, r3
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	3312      	adds	r3, #18
 800240a:	781b      	ldrb	r3, [r3, #0]
 800240c:	b21b      	sxth	r3, r3
 800240e:	4313      	orrs	r3, r2
 8002410:	b21a      	sxth	r2, r3
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	825a      	strh	r2, [r3, #18]
	calib_data->dig_P8 = (int16_t)BME280_CONCAT_BYTES(reg_data[21], reg_data[20]);
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	3315      	adds	r3, #21
 800241a:	781b      	ldrb	r3, [r3, #0]
 800241c:	b21b      	sxth	r3, r3
 800241e:	021b      	lsls	r3, r3, #8
 8002420:	b21a      	sxth	r2, r3
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	3314      	adds	r3, #20
 8002426:	781b      	ldrb	r3, [r3, #0]
 8002428:	b21b      	sxth	r3, r3
 800242a:	4313      	orrs	r3, r2
 800242c:	b21a      	sxth	r2, r3
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	829a      	strh	r2, [r3, #20]
	calib_data->dig_P9 = (int16_t)BME280_CONCAT_BYTES(reg_data[23], reg_data[22]);
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	3317      	adds	r3, #23
 8002436:	781b      	ldrb	r3, [r3, #0]
 8002438:	b21b      	sxth	r3, r3
 800243a:	021b      	lsls	r3, r3, #8
 800243c:	b21a      	sxth	r2, r3
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	3316      	adds	r3, #22
 8002442:	781b      	ldrb	r3, [r3, #0]
 8002444:	b21b      	sxth	r3, r3
 8002446:	4313      	orrs	r3, r2
 8002448:	b21a      	sxth	r2, r3
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	82da      	strh	r2, [r3, #22]
	calib_data->dig_H1 = reg_data[25];
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	3319      	adds	r3, #25
 8002452:	781a      	ldrb	r2, [r3, #0]
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	761a      	strb	r2, [r3, #24]

}
 8002458:	bf00      	nop
 800245a:	3714      	adds	r7, #20
 800245c:	46bd      	mov	sp, r7
 800245e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002462:	4770      	bx	lr

08002464 <parse_humidity_calib_data>:
/*!
 *  @brief This internal API is used to parse the humidity calibration data
 *  and store it in device structure.
 */
static void parse_humidity_calib_data(const uint8_t *reg_data, struct bme280_dev *dev)
{
 8002464:	b480      	push	{r7}
 8002466:	b087      	sub	sp, #28
 8002468:	af00      	add	r7, sp, #0
 800246a:	6078      	str	r0, [r7, #4]
 800246c:	6039      	str	r1, [r7, #0]
	struct bme280_calib_data *calib_data = &dev->calib_data;
 800246e:	683b      	ldr	r3, [r7, #0]
 8002470:	3310      	adds	r3, #16
 8002472:	617b      	str	r3, [r7, #20]
	int16_t dig_H4_lsb;
	int16_t dig_H4_msb;
	int16_t dig_H5_lsb;
	int16_t dig_H5_msb;

	calib_data->dig_H2 = (int16_t)BME280_CONCAT_BYTES(reg_data[1], reg_data[0]);
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	3301      	adds	r3, #1
 8002478:	781b      	ldrb	r3, [r3, #0]
 800247a:	b21b      	sxth	r3, r3
 800247c:	021b      	lsls	r3, r3, #8
 800247e:	b21a      	sxth	r2, r3
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	781b      	ldrb	r3, [r3, #0]
 8002484:	b21b      	sxth	r3, r3
 8002486:	4313      	orrs	r3, r2
 8002488:	b21a      	sxth	r2, r3
 800248a:	697b      	ldr	r3, [r7, #20]
 800248c:	835a      	strh	r2, [r3, #26]
	calib_data->dig_H3 = reg_data[2];
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	3302      	adds	r3, #2
 8002492:	781a      	ldrb	r2, [r3, #0]
 8002494:	697b      	ldr	r3, [r7, #20]
 8002496:	771a      	strb	r2, [r3, #28]

	dig_H4_msb = (int16_t)(int8_t)reg_data[3] * 16;
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	3303      	adds	r3, #3
 800249c:	781b      	ldrb	r3, [r3, #0]
 800249e:	b25b      	sxtb	r3, r3
 80024a0:	b29b      	uxth	r3, r3
 80024a2:	011b      	lsls	r3, r3, #4
 80024a4:	b29b      	uxth	r3, r3
 80024a6:	827b      	strh	r3, [r7, #18]
	dig_H4_lsb = (int16_t)(reg_data[4] & 0x0F);
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	3304      	adds	r3, #4
 80024ac:	781b      	ldrb	r3, [r3, #0]
 80024ae:	b21b      	sxth	r3, r3
 80024b0:	f003 030f 	and.w	r3, r3, #15
 80024b4:	823b      	strh	r3, [r7, #16]
	calib_data->dig_H4 = dig_H4_msb | dig_H4_lsb;
 80024b6:	8a7a      	ldrh	r2, [r7, #18]
 80024b8:	8a3b      	ldrh	r3, [r7, #16]
 80024ba:	4313      	orrs	r3, r2
 80024bc:	b21a      	sxth	r2, r3
 80024be:	697b      	ldr	r3, [r7, #20]
 80024c0:	83da      	strh	r2, [r3, #30]

	dig_H5_msb = (int16_t)(int8_t)reg_data[5] * 16;
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	3305      	adds	r3, #5
 80024c6:	781b      	ldrb	r3, [r3, #0]
 80024c8:	b25b      	sxtb	r3, r3
 80024ca:	b29b      	uxth	r3, r3
 80024cc:	011b      	lsls	r3, r3, #4
 80024ce:	b29b      	uxth	r3, r3
 80024d0:	81fb      	strh	r3, [r7, #14]
	dig_H5_lsb = (int16_t)(reg_data[4] >> 4);
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	3304      	adds	r3, #4
 80024d6:	781b      	ldrb	r3, [r3, #0]
 80024d8:	091b      	lsrs	r3, r3, #4
 80024da:	b2db      	uxtb	r3, r3
 80024dc:	81bb      	strh	r3, [r7, #12]
	calib_data->dig_H5 = dig_H5_msb | dig_H5_lsb;
 80024de:	89fa      	ldrh	r2, [r7, #14]
 80024e0:	89bb      	ldrh	r3, [r7, #12]
 80024e2:	4313      	orrs	r3, r2
 80024e4:	b21a      	sxth	r2, r3
 80024e6:	697b      	ldr	r3, [r7, #20]
 80024e8:	841a      	strh	r2, [r3, #32]
	calib_data->dig_H6 = (int8_t)reg_data[6];
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	3306      	adds	r3, #6
 80024ee:	781b      	ldrb	r3, [r3, #0]
 80024f0:	b25a      	sxtb	r2, r3
 80024f2:	697b      	ldr	r3, [r7, #20]
 80024f4:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
}
 80024f8:	bf00      	nop
 80024fa:	371c      	adds	r7, #28
 80024fc:	46bd      	mov	sp, r7
 80024fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002502:	4770      	bx	lr

08002504 <are_settings_changed>:
/*!
 * @brief This internal API is used to identify the settings which the user
 * wants to modify in the sensor.
 */
static uint8_t are_settings_changed(uint8_t sub_settings, uint8_t desired_settings)
{
 8002504:	b480      	push	{r7}
 8002506:	b085      	sub	sp, #20
 8002508:	af00      	add	r7, sp, #0
 800250a:	4603      	mov	r3, r0
 800250c:	460a      	mov	r2, r1
 800250e:	71fb      	strb	r3, [r7, #7]
 8002510:	4613      	mov	r3, r2
 8002512:	71bb      	strb	r3, [r7, #6]
	uint8_t settings_changed = FALSE;
 8002514:	2300      	movs	r3, #0
 8002516:	73fb      	strb	r3, [r7, #15]

	if (sub_settings & desired_settings) {
 8002518:	79fa      	ldrb	r2, [r7, #7]
 800251a:	79bb      	ldrb	r3, [r7, #6]
 800251c:	4013      	ands	r3, r2
 800251e:	b2db      	uxtb	r3, r3
 8002520:	2b00      	cmp	r3, #0
 8002522:	d002      	beq.n	800252a <are_settings_changed+0x26>
		/* User wants to modify this particular settings */
		settings_changed = TRUE;
 8002524:	2301      	movs	r3, #1
 8002526:	73fb      	strb	r3, [r7, #15]
 8002528:	e001      	b.n	800252e <are_settings_changed+0x2a>
	} else {
		/* User don't want to modify this particular settings */
		settings_changed = FALSE;
 800252a:	2300      	movs	r3, #0
 800252c:	73fb      	strb	r3, [r7, #15]
	}

	return settings_changed;
 800252e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002530:	4618      	mov	r0, r3
 8002532:	3714      	adds	r7, #20
 8002534:	46bd      	mov	sp, r7
 8002536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253a:	4770      	bx	lr

0800253c <null_ptr_check>:
/*!
 * @brief This internal API is used to validate the device structure pointer for
 * null conditions.
 */
static int8_t null_ptr_check(const struct bme280_dev *dev)
{
 800253c:	b480      	push	{r7}
 800253e:	b085      	sub	sp, #20
 8002540:	af00      	add	r7, sp, #0
 8002542:	6078      	str	r0, [r7, #4]
	int8_t rslt;

	if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_ms == NULL)) {
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	2b00      	cmp	r3, #0
 8002548:	d00b      	beq.n	8002562 <null_ptr_check+0x26>
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	685b      	ldr	r3, [r3, #4]
 800254e:	2b00      	cmp	r3, #0
 8002550:	d007      	beq.n	8002562 <null_ptr_check+0x26>
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	689b      	ldr	r3, [r3, #8]
 8002556:	2b00      	cmp	r3, #0
 8002558:	d003      	beq.n	8002562 <null_ptr_check+0x26>
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	68db      	ldr	r3, [r3, #12]
 800255e:	2b00      	cmp	r3, #0
 8002560:	d102      	bne.n	8002568 <null_ptr_check+0x2c>
		/* Device structure pointer is not valid */
		rslt = BME280_E_NULL_PTR;
 8002562:	23ff      	movs	r3, #255	@ 0xff
 8002564:	73fb      	strb	r3, [r7, #15]
 8002566:	e001      	b.n	800256c <null_ptr_check+0x30>
	} else {
		/* Device structure is fine */
		rslt = BME280_OK;
 8002568:	2300      	movs	r3, #0
 800256a:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 800256c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002570:	4618      	mov	r0, r3
 8002572:	3714      	adds	r7, #20
 8002574:	46bd      	mov	sp, r7
 8002576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800257a:	4770      	bx	lr

0800257c <user_i2c_read>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int8_t user_i2c_read(uint8_t id, uint8_t reg_addr, uint8_t *data, uint16_t len)
{
 800257c:	b580      	push	{r7, lr}
 800257e:	b084      	sub	sp, #16
 8002580:	af02      	add	r7, sp, #8
 8002582:	603a      	str	r2, [r7, #0]
 8002584:	461a      	mov	r2, r3
 8002586:	4603      	mov	r3, r0
 8002588:	71fb      	strb	r3, [r7, #7]
 800258a:	460b      	mov	r3, r1
 800258c:	71bb      	strb	r3, [r7, #6]
 800258e:	4613      	mov	r3, r2
 8002590:	80bb      	strh	r3, [r7, #4]
  if (HAL_I2C_Master_Transmit(&hi2c1, (id << 1), &reg_addr, 1, 100) != HAL_OK)
 8002592:	79fb      	ldrb	r3, [r7, #7]
 8002594:	b29b      	uxth	r3, r3
 8002596:	005b      	lsls	r3, r3, #1
 8002598:	b299      	uxth	r1, r3
 800259a:	1dba      	adds	r2, r7, #6
 800259c:	2364      	movs	r3, #100	@ 0x64
 800259e:	9300      	str	r3, [sp, #0]
 80025a0:	2301      	movs	r3, #1
 80025a2:	480f      	ldr	r0, [pc, #60]	@ (80025e0 <user_i2c_read+0x64>)
 80025a4:	f001 fcfc 	bl	8003fa0 <HAL_I2C_Master_Transmit>
 80025a8:	4603      	mov	r3, r0
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d002      	beq.n	80025b4 <user_i2c_read+0x38>
    return -1;
 80025ae:	f04f 33ff 	mov.w	r3, #4294967295
 80025b2:	e011      	b.n	80025d8 <user_i2c_read+0x5c>
  if (HAL_I2C_Master_Receive(&hi2c1, (id << 1), data, len, 100) != HAL_OK)
 80025b4:	79fb      	ldrb	r3, [r7, #7]
 80025b6:	b29b      	uxth	r3, r3
 80025b8:	005b      	lsls	r3, r3, #1
 80025ba:	b299      	uxth	r1, r3
 80025bc:	88bb      	ldrh	r3, [r7, #4]
 80025be:	2264      	movs	r2, #100	@ 0x64
 80025c0:	9200      	str	r2, [sp, #0]
 80025c2:	683a      	ldr	r2, [r7, #0]
 80025c4:	4806      	ldr	r0, [pc, #24]	@ (80025e0 <user_i2c_read+0x64>)
 80025c6:	f001 fe03 	bl	80041d0 <HAL_I2C_Master_Receive>
 80025ca:	4603      	mov	r3, r0
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d002      	beq.n	80025d6 <user_i2c_read+0x5a>
    return -1;
 80025d0:	f04f 33ff 	mov.w	r3, #4294967295
 80025d4:	e000      	b.n	80025d8 <user_i2c_read+0x5c>
  return 0;
 80025d6:	2300      	movs	r3, #0
}
 80025d8:	4618      	mov	r0, r3
 80025da:	3708      	adds	r7, #8
 80025dc:	46bd      	mov	sp, r7
 80025de:	bd80      	pop	{r7, pc}
 80025e0:	200001f4 	.word	0x200001f4

080025e4 <user_i2c_write>:

int8_t user_i2c_write(uint8_t id, uint8_t reg_addr, uint8_t *data, uint16_t len)
{
 80025e4:	b580      	push	{r7, lr}
 80025e6:	b08a      	sub	sp, #40	@ 0x28
 80025e8:	af02      	add	r7, sp, #8
 80025ea:	603a      	str	r2, [r7, #0]
 80025ec:	461a      	mov	r2, r3
 80025ee:	4603      	mov	r3, r0
 80025f0:	71fb      	strb	r3, [r7, #7]
 80025f2:	460b      	mov	r3, r1
 80025f4:	71bb      	strb	r3, [r7, #6]
 80025f6:	4613      	mov	r3, r2
 80025f8:	80bb      	strh	r3, [r7, #4]
  uint8_t buf[20];
  buf[0] = reg_addr;
 80025fa:	79bb      	ldrb	r3, [r7, #6]
 80025fc:	733b      	strb	r3, [r7, #12]
  memcpy(buf + 1, data, len);
 80025fe:	f107 030c 	add.w	r3, r7, #12
 8002602:	3301      	adds	r3, #1
 8002604:	88ba      	ldrh	r2, [r7, #4]
 8002606:	6839      	ldr	r1, [r7, #0]
 8002608:	4618      	mov	r0, r3
 800260a:	f009 fd40 	bl	800c08e <memcpy>
  if (HAL_I2C_Master_Transmit(&hi2c1, (id << 1), buf, len + 1, 100) != HAL_OK)
 800260e:	79fb      	ldrb	r3, [r7, #7]
 8002610:	b29b      	uxth	r3, r3
 8002612:	005b      	lsls	r3, r3, #1
 8002614:	b299      	uxth	r1, r3
 8002616:	88bb      	ldrh	r3, [r7, #4]
 8002618:	3301      	adds	r3, #1
 800261a:	b29b      	uxth	r3, r3
 800261c:	f107 020c 	add.w	r2, r7, #12
 8002620:	2064      	movs	r0, #100	@ 0x64
 8002622:	9000      	str	r0, [sp, #0]
 8002624:	4806      	ldr	r0, [pc, #24]	@ (8002640 <user_i2c_write+0x5c>)
 8002626:	f001 fcbb 	bl	8003fa0 <HAL_I2C_Master_Transmit>
 800262a:	4603      	mov	r3, r0
 800262c:	2b00      	cmp	r3, #0
 800262e:	d002      	beq.n	8002636 <user_i2c_write+0x52>
    return -1;
 8002630:	f04f 33ff 	mov.w	r3, #4294967295
 8002634:	e000      	b.n	8002638 <user_i2c_write+0x54>
  return 0;
 8002636:	2300      	movs	r3, #0
}
 8002638:	4618      	mov	r0, r3
 800263a:	3720      	adds	r7, #32
 800263c:	46bd      	mov	sp, r7
 800263e:	bd80      	pop	{r7, pc}
 8002640:	200001f4 	.word	0x200001f4

08002644 <user_delay_ms>:

void user_delay_ms(uint32_t period)
{
 8002644:	b580      	push	{r7, lr}
 8002646:	b082      	sub	sp, #8
 8002648:	af00      	add	r7, sp, #0
 800264a:	6078      	str	r0, [r7, #4]
  HAL_Delay(period);
 800264c:	6878      	ldr	r0, [r7, #4]
 800264e:	f001 f8d1 	bl	80037f4 <HAL_Delay>
}
 8002652:	bf00      	nop
 8002654:	3708      	adds	r7, #8
 8002656:	46bd      	mov	sp, r7
 8002658:	bd80      	pop	{r7, pc}
	...

0800265c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800265c:	b580      	push	{r7, lr}
 800265e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002660:	f001 f890 	bl	8003784 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002664:	f000 f8e4 	bl	8002830 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002668:	f000 f9ae 	bl	80029c8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800266c:	f000 f972 	bl	8002954 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8002670:	f000 f930 	bl	80028d4 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  //sprintf(uart_buf, "Starting BME280...\r\n");
    //HAL_UART_Transmit(&huart2, (uint8_t*)uart_buf, strlen(uart_buf), HAL_MAX_DELAY);

    /* BME280 initialization */
    dev.dev_id = BME280_I2C_ADDR_PRIM;   // 0x76 or 0x77 depending on module
 8002674:	4b50      	ldr	r3, [pc, #320]	@ (80027b8 <main+0x15c>)
 8002676:	2276      	movs	r2, #118	@ 0x76
 8002678:	705a      	strb	r2, [r3, #1]
    dev.intf = BME280_I2C_INTF;
 800267a:	4b4f      	ldr	r3, [pc, #316]	@ (80027b8 <main+0x15c>)
 800267c:	2201      	movs	r2, #1
 800267e:	709a      	strb	r2, [r3, #2]
    dev.read = user_i2c_read;
 8002680:	4b4d      	ldr	r3, [pc, #308]	@ (80027b8 <main+0x15c>)
 8002682:	4a4e      	ldr	r2, [pc, #312]	@ (80027bc <main+0x160>)
 8002684:	605a      	str	r2, [r3, #4]
    dev.write = user_i2c_write;
 8002686:	4b4c      	ldr	r3, [pc, #304]	@ (80027b8 <main+0x15c>)
 8002688:	4a4d      	ldr	r2, [pc, #308]	@ (80027c0 <main+0x164>)
 800268a:	609a      	str	r2, [r3, #8]
    dev.delay_ms = user_delay_ms;
 800268c:	4b4a      	ldr	r3, [pc, #296]	@ (80027b8 <main+0x15c>)
 800268e:	4a4d      	ldr	r2, [pc, #308]	@ (80027c4 <main+0x168>)
 8002690:	60da      	str	r2, [r3, #12]

    rslt = bme280_init(&dev);
 8002692:	4849      	ldr	r0, [pc, #292]	@ (80027b8 <main+0x15c>)
 8002694:	f7fe fc6e 	bl	8000f74 <bme280_init>
 8002698:	4603      	mov	r3, r0
 800269a:	461a      	mov	r2, r3
 800269c:	4b4a      	ldr	r3, [pc, #296]	@ (80027c8 <main+0x16c>)
 800269e:	701a      	strb	r2, [r3, #0]
    if (rslt != BME280_OK) {
 80026a0:	4b49      	ldr	r3, [pc, #292]	@ (80027c8 <main+0x16c>)
 80026a2:	f993 3000 	ldrsb.w	r3, [r3]
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d013      	beq.n	80026d2 <main+0x76>
      sprintf(uart_buf, "BME280 init failed (%d)\r\n", rslt);
 80026aa:	4b47      	ldr	r3, [pc, #284]	@ (80027c8 <main+0x16c>)
 80026ac:	f993 3000 	ldrsb.w	r3, [r3]
 80026b0:	461a      	mov	r2, r3
 80026b2:	4946      	ldr	r1, [pc, #280]	@ (80027cc <main+0x170>)
 80026b4:	4846      	ldr	r0, [pc, #280]	@ (80027d0 <main+0x174>)
 80026b6:	f009 fba7 	bl	800be08 <siprintf>
      HAL_UART_Transmit(&huart2, (uint8_t*)uart_buf, strlen(uart_buf), HAL_MAX_DELAY);
 80026ba:	4845      	ldr	r0, [pc, #276]	@ (80027d0 <main+0x174>)
 80026bc:	f7fd fdd8 	bl	8000270 <strlen>
 80026c0:	4603      	mov	r3, r0
 80026c2:	b29a      	uxth	r2, r3
 80026c4:	f04f 33ff 	mov.w	r3, #4294967295
 80026c8:	4941      	ldr	r1, [pc, #260]	@ (80027d0 <main+0x174>)
 80026ca:	4842      	ldr	r0, [pc, #264]	@ (80027d4 <main+0x178>)
 80026cc:	f003 ff46 	bl	800655c <HAL_UART_Transmit>
 80026d0:	e00e      	b.n	80026f0 <main+0x94>
    } else {
      sprintf(uart_buf, "BME280 initialized successfully!\r\n");
 80026d2:	4941      	ldr	r1, [pc, #260]	@ (80027d8 <main+0x17c>)
 80026d4:	483e      	ldr	r0, [pc, #248]	@ (80027d0 <main+0x174>)
 80026d6:	f009 fb97 	bl	800be08 <siprintf>
      HAL_UART_Transmit(&huart2, (uint8_t*)uart_buf, strlen(uart_buf), HAL_MAX_DELAY);
 80026da:	483d      	ldr	r0, [pc, #244]	@ (80027d0 <main+0x174>)
 80026dc:	f7fd fdc8 	bl	8000270 <strlen>
 80026e0:	4603      	mov	r3, r0
 80026e2:	b29a      	uxth	r2, r3
 80026e4:	f04f 33ff 	mov.w	r3, #4294967295
 80026e8:	4939      	ldr	r1, [pc, #228]	@ (80027d0 <main+0x174>)
 80026ea:	483a      	ldr	r0, [pc, #232]	@ (80027d4 <main+0x178>)
 80026ec:	f003 ff36 	bl	800655c <HAL_UART_Transmit>
    }

    /* Recommended sensor settings */
    dev.settings.osr_h = BME280_OVERSAMPLING_1X;
 80026f0:	4b31      	ldr	r3, [pc, #196]	@ (80027b8 <main+0x15c>)
 80026f2:	2201      	movs	r2, #1
 80026f4:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
    dev.settings.osr_p = BME280_OVERSAMPLING_16X;
 80026f8:	4b2f      	ldr	r3, [pc, #188]	@ (80027b8 <main+0x15c>)
 80026fa:	2205      	movs	r2, #5
 80026fc:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    dev.settings.osr_t = BME280_OVERSAMPLING_2X;
 8002700:	4b2d      	ldr	r3, [pc, #180]	@ (80027b8 <main+0x15c>)
 8002702:	2202      	movs	r2, #2
 8002704:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
    dev.settings.filter = BME280_FILTER_COEFF_16;
 8002708:	4b2b      	ldr	r3, [pc, #172]	@ (80027b8 <main+0x15c>)
 800270a:	2204      	movs	r2, #4
 800270c:	f883 203b 	strb.w	r2, [r3, #59]	@ 0x3b
    dev.settings.standby_time = BME280_STANDBY_TIME_62_5_MS;
 8002710:	4b29      	ldr	r3, [pc, #164]	@ (80027b8 <main+0x15c>)
 8002712:	2201      	movs	r2, #1
 8002714:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    rslt = bme280_set_sensor_settings(BME280_ALL_SETTINGS_SEL, &dev);
 8002718:	4927      	ldr	r1, [pc, #156]	@ (80027b8 <main+0x15c>)
 800271a:	201f      	movs	r0, #31
 800271c:	f7fe fd1e 	bl	800115c <bme280_set_sensor_settings>
 8002720:	4603      	mov	r3, r0
 8002722:	461a      	mov	r2, r3
 8002724:	4b28      	ldr	r3, [pc, #160]	@ (80027c8 <main+0x16c>)
 8002726:	701a      	strb	r2, [r3, #0]

    //OLED init
    ssd1306_Init();
 8002728:	f000 fe2c 	bl	8003384 <ssd1306_Init>
    //ssd1306_UpdateScreen();

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800272c:	f005 f802 	bl	8007734 <osKernelInitialize>
  /* Create the mutex(es) */
  /* creation of I2C_Mutex */
  I2C_MutexHandle = osMutexNew(&I2C_Mutex_attributes);
 8002730:	482a      	ldr	r0, [pc, #168]	@ (80027dc <main+0x180>)
 8002732:	f005 f99d 	bl	8007a70 <osMutexNew>
 8002736:	4603      	mov	r3, r0
 8002738:	4a29      	ldr	r2, [pc, #164]	@ (80027e0 <main+0x184>)
 800273a:	6013      	str	r3, [r2, #0]
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of Alarm01 */
  Alarm01Handle = osSemaphoreNew(1, 1, &Alarm01_attributes);
 800273c:	4a29      	ldr	r2, [pc, #164]	@ (80027e4 <main+0x188>)
 800273e:	2101      	movs	r1, #1
 8002740:	2001      	movs	r0, #1
 8002742:	f005 faa3 	bl	8007c8c <osSemaphoreNew>
 8002746:	4603      	mov	r3, r0
 8002748:	4a27      	ldr	r2, [pc, #156]	@ (80027e8 <main+0x18c>)
 800274a:	6013      	str	r3, [r2, #0]

  /* creation of Temperatura01 */
  Temperatura01Handle = osSemaphoreNew(1, 1, &Temperatura01_attributes);
 800274c:	4a27      	ldr	r2, [pc, #156]	@ (80027ec <main+0x190>)
 800274e:	2101      	movs	r1, #1
 8002750:	2001      	movs	r0, #1
 8002752:	f005 fa9b 	bl	8007c8c <osSemaphoreNew>
 8002756:	4603      	mov	r3, r0
 8002758:	4a25      	ldr	r2, [pc, #148]	@ (80027f0 <main+0x194>)
 800275a:	6013      	str	r3, [r2, #0]
  /* add semaphores, ... */
  /* USER CODE END RTOS_SEMAPHORES */

  /* Create the timer(s) */
  /* creation of Encoder_tim01 */
  Encoder_tim01Handle = osTimerNew(EncoderCallback01, osTimerPeriodic, NULL, &Encoder_tim01_attributes);
 800275c:	4b25      	ldr	r3, [pc, #148]	@ (80027f4 <main+0x198>)
 800275e:	2200      	movs	r2, #0
 8002760:	2101      	movs	r1, #1
 8002762:	4825      	ldr	r0, [pc, #148]	@ (80027f8 <main+0x19c>)
 8002764:	f005 f908 	bl	8007978 <osTimerNew>
 8002768:	4603      	mov	r3, r0
 800276a:	4a24      	ldr	r2, [pc, #144]	@ (80027fc <main+0x1a0>)
 800276c:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of Temp_Read */
  Temp_ReadHandle = osThreadNew(StartTemp, NULL, &Temp_Read_attributes);
 800276e:	4a24      	ldr	r2, [pc, #144]	@ (8002800 <main+0x1a4>)
 8002770:	2100      	movs	r1, #0
 8002772:	4824      	ldr	r0, [pc, #144]	@ (8002804 <main+0x1a8>)
 8002774:	f005 f83d 	bl	80077f2 <osThreadNew>
 8002778:	4603      	mov	r3, r0
 800277a:	4a23      	ldr	r2, [pc, #140]	@ (8002808 <main+0x1ac>)
 800277c:	6013      	str	r3, [r2, #0]

  /* creation of Encoder */
  EncoderHandle = osThreadNew(StartEncoder, NULL, &Encoder_attributes);
 800277e:	4a23      	ldr	r2, [pc, #140]	@ (800280c <main+0x1b0>)
 8002780:	2100      	movs	r1, #0
 8002782:	4823      	ldr	r0, [pc, #140]	@ (8002810 <main+0x1b4>)
 8002784:	f005 f835 	bl	80077f2 <osThreadNew>
 8002788:	4603      	mov	r3, r0
 800278a:	4a22      	ldr	r2, [pc, #136]	@ (8002814 <main+0x1b8>)
 800278c:	6013      	str	r3, [r2, #0]

  /* creation of OLED_Disp */
  OLED_DispHandle = osThreadNew(StartOLED, NULL, &OLED_Disp_attributes);
 800278e:	4a22      	ldr	r2, [pc, #136]	@ (8002818 <main+0x1bc>)
 8002790:	2100      	movs	r1, #0
 8002792:	4822      	ldr	r0, [pc, #136]	@ (800281c <main+0x1c0>)
 8002794:	f005 f82d 	bl	80077f2 <osThreadNew>
 8002798:	4603      	mov	r3, r0
 800279a:	4a21      	ldr	r2, [pc, #132]	@ (8002820 <main+0x1c4>)
 800279c:	6013      	str	r3, [r2, #0]

  /* creation of Heating */
  HeatingHandle = osThreadNew(StartHeating01, NULL, &Heating_attributes);
 800279e:	4a21      	ldr	r2, [pc, #132]	@ (8002824 <main+0x1c8>)
 80027a0:	2100      	movs	r1, #0
 80027a2:	4821      	ldr	r0, [pc, #132]	@ (8002828 <main+0x1cc>)
 80027a4:	f005 f825 	bl	80077f2 <osThreadNew>
 80027a8:	4603      	mov	r3, r0
 80027aa:	4a20      	ldr	r2, [pc, #128]	@ (800282c <main+0x1d0>)
 80027ac:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80027ae:	f004 ffe5 	bl	800777c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80027b2:	bf00      	nop
 80027b4:	e7fd      	b.n	80027b2 <main+0x156>
 80027b6:	bf00      	nop
 80027b8:	20000304 	.word	0x20000304
 80027bc:	0800257d 	.word	0x0800257d
 80027c0:	080025e5 	.word	0x080025e5
 80027c4:	08002645 	.word	0x08002645
 80027c8:	20000350 	.word	0x20000350
 80027cc:	0800e1a4 	.word	0x0800e1a4
 80027d0:	20000354 	.word	0x20000354
 80027d4:	20000248 	.word	0x20000248
 80027d8:	0800e1c0 	.word	0x0800e1c0
 80027dc:	0800e2ec 	.word	0x0800e2ec
 80027e0:	200002e4 	.word	0x200002e4
 80027e4:	0800e2fc 	.word	0x0800e2fc
 80027e8:	200002e8 	.word	0x200002e8
 80027ec:	0800e30c 	.word	0x0800e30c
 80027f0:	200002ec 	.word	0x200002ec
 80027f4:	0800e2dc 	.word	0x0800e2dc
 80027f8:	08002d95 	.word	0x08002d95
 80027fc:	200002e0 	.word	0x200002e0
 8002800:	0800e24c 	.word	0x0800e24c
 8002804:	08002a75 	.word	0x08002a75
 8002808:	200002d0 	.word	0x200002d0
 800280c:	0800e270 	.word	0x0800e270
 8002810:	08002bb1 	.word	0x08002bb1
 8002814:	200002d4 	.word	0x200002d4
 8002818:	0800e294 	.word	0x0800e294
 800281c:	08002cad 	.word	0x08002cad
 8002820:	200002d8 	.word	0x200002d8
 8002824:	0800e2b8 	.word	0x0800e2b8
 8002828:	08002d85 	.word	0x08002d85
 800282c:	200002dc 	.word	0x200002dc

08002830 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002830:	b580      	push	{r7, lr}
 8002832:	b096      	sub	sp, #88	@ 0x58
 8002834:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002836:	f107 0314 	add.w	r3, r7, #20
 800283a:	2244      	movs	r2, #68	@ 0x44
 800283c:	2100      	movs	r1, #0
 800283e:	4618      	mov	r0, r3
 8002840:	f009 fb47 	bl	800bed2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002844:	463b      	mov	r3, r7
 8002846:	2200      	movs	r2, #0
 8002848:	601a      	str	r2, [r3, #0]
 800284a:	605a      	str	r2, [r3, #4]
 800284c:	609a      	str	r2, [r3, #8]
 800284e:	60da      	str	r2, [r3, #12]
 8002850:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8002852:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8002856:	f002 fa65 	bl	8004d24 <HAL_PWREx_ControlVoltageScaling>
 800285a:	4603      	mov	r3, r0
 800285c:	2b00      	cmp	r3, #0
 800285e:	d001      	beq.n	8002864 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8002860:	f000 fab4 	bl	8002dcc <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8002864:	2310      	movs	r3, #16
 8002866:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8002868:	2301      	movs	r3, #1
 800286a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800286c:	2300      	movs	r3, #0
 800286e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8002870:	2360      	movs	r3, #96	@ 0x60
 8002872:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002874:	2302      	movs	r3, #2
 8002876:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8002878:	2301      	movs	r3, #1
 800287a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800287c:	2301      	movs	r3, #1
 800287e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 16;
 8002880:	2310      	movs	r3, #16
 8002882:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8002884:	2307      	movs	r3, #7
 8002886:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8002888:	2302      	movs	r3, #2
 800288a:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800288c:	2302      	movs	r3, #2
 800288e:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002890:	f107 0314 	add.w	r3, r7, #20
 8002894:	4618      	mov	r0, r3
 8002896:	f002 fa9b 	bl	8004dd0 <HAL_RCC_OscConfig>
 800289a:	4603      	mov	r3, r0
 800289c:	2b00      	cmp	r3, #0
 800289e:	d001      	beq.n	80028a4 <SystemClock_Config+0x74>
  {
    Error_Handler();
 80028a0:	f000 fa94 	bl	8002dcc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80028a4:	230f      	movs	r3, #15
 80028a6:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80028a8:	2303      	movs	r3, #3
 80028aa:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80028ac:	2300      	movs	r3, #0
 80028ae:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80028b0:	2300      	movs	r3, #0
 80028b2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80028b4:	2300      	movs	r3, #0
 80028b6:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80028b8:	463b      	mov	r3, r7
 80028ba:	2101      	movs	r1, #1
 80028bc:	4618      	mov	r0, r3
 80028be:	f002 fe9b 	bl	80055f8 <HAL_RCC_ClockConfig>
 80028c2:	4603      	mov	r3, r0
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d001      	beq.n	80028cc <SystemClock_Config+0x9c>
  {
    Error_Handler();
 80028c8:	f000 fa80 	bl	8002dcc <Error_Handler>
  }
}
 80028cc:	bf00      	nop
 80028ce:	3758      	adds	r7, #88	@ 0x58
 80028d0:	46bd      	mov	sp, r7
 80028d2:	bd80      	pop	{r7, pc}

080028d4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80028d4:	b580      	push	{r7, lr}
 80028d6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80028d8:	4b1b      	ldr	r3, [pc, #108]	@ (8002948 <MX_I2C1_Init+0x74>)
 80028da:	4a1c      	ldr	r2, [pc, #112]	@ (800294c <MX_I2C1_Init+0x78>)
 80028dc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00B07CB4;
 80028de:	4b1a      	ldr	r3, [pc, #104]	@ (8002948 <MX_I2C1_Init+0x74>)
 80028e0:	4a1b      	ldr	r2, [pc, #108]	@ (8002950 <MX_I2C1_Init+0x7c>)
 80028e2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80028e4:	4b18      	ldr	r3, [pc, #96]	@ (8002948 <MX_I2C1_Init+0x74>)
 80028e6:	2200      	movs	r2, #0
 80028e8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80028ea:	4b17      	ldr	r3, [pc, #92]	@ (8002948 <MX_I2C1_Init+0x74>)
 80028ec:	2201      	movs	r2, #1
 80028ee:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80028f0:	4b15      	ldr	r3, [pc, #84]	@ (8002948 <MX_I2C1_Init+0x74>)
 80028f2:	2200      	movs	r2, #0
 80028f4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80028f6:	4b14      	ldr	r3, [pc, #80]	@ (8002948 <MX_I2C1_Init+0x74>)
 80028f8:	2200      	movs	r2, #0
 80028fa:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80028fc:	4b12      	ldr	r3, [pc, #72]	@ (8002948 <MX_I2C1_Init+0x74>)
 80028fe:	2200      	movs	r2, #0
 8002900:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002902:	4b11      	ldr	r3, [pc, #68]	@ (8002948 <MX_I2C1_Init+0x74>)
 8002904:	2200      	movs	r2, #0
 8002906:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002908:	4b0f      	ldr	r3, [pc, #60]	@ (8002948 <MX_I2C1_Init+0x74>)
 800290a:	2200      	movs	r2, #0
 800290c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800290e:	480e      	ldr	r0, [pc, #56]	@ (8002948 <MX_I2C1_Init+0x74>)
 8002910:	f001 faaa 	bl	8003e68 <HAL_I2C_Init>
 8002914:	4603      	mov	r3, r0
 8002916:	2b00      	cmp	r3, #0
 8002918:	d001      	beq.n	800291e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800291a:	f000 fa57 	bl	8002dcc <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800291e:	2100      	movs	r1, #0
 8002920:	4809      	ldr	r0, [pc, #36]	@ (8002948 <MX_I2C1_Init+0x74>)
 8002922:	f002 f959 	bl	8004bd8 <HAL_I2CEx_ConfigAnalogFilter>
 8002926:	4603      	mov	r3, r0
 8002928:	2b00      	cmp	r3, #0
 800292a:	d001      	beq.n	8002930 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800292c:	f000 fa4e 	bl	8002dcc <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002930:	2100      	movs	r1, #0
 8002932:	4805      	ldr	r0, [pc, #20]	@ (8002948 <MX_I2C1_Init+0x74>)
 8002934:	f002 f99b 	bl	8004c6e <HAL_I2CEx_ConfigDigitalFilter>
 8002938:	4603      	mov	r3, r0
 800293a:	2b00      	cmp	r3, #0
 800293c:	d001      	beq.n	8002942 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800293e:	f000 fa45 	bl	8002dcc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002942:	bf00      	nop
 8002944:	bd80      	pop	{r7, pc}
 8002946:	bf00      	nop
 8002948:	200001f4 	.word	0x200001f4
 800294c:	40005400 	.word	0x40005400
 8002950:	00b07cb4 	.word	0x00b07cb4

08002954 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002954:	b580      	push	{r7, lr}
 8002956:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002958:	4b19      	ldr	r3, [pc, #100]	@ (80029c0 <MX_USART2_UART_Init+0x6c>)
 800295a:	4a1a      	ldr	r2, [pc, #104]	@ (80029c4 <MX_USART2_UART_Init+0x70>)
 800295c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800295e:	4b18      	ldr	r3, [pc, #96]	@ (80029c0 <MX_USART2_UART_Init+0x6c>)
 8002960:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002964:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002966:	4b16      	ldr	r3, [pc, #88]	@ (80029c0 <MX_USART2_UART_Init+0x6c>)
 8002968:	2200      	movs	r2, #0
 800296a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800296c:	4b14      	ldr	r3, [pc, #80]	@ (80029c0 <MX_USART2_UART_Init+0x6c>)
 800296e:	2200      	movs	r2, #0
 8002970:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002972:	4b13      	ldr	r3, [pc, #76]	@ (80029c0 <MX_USART2_UART_Init+0x6c>)
 8002974:	2200      	movs	r2, #0
 8002976:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002978:	4b11      	ldr	r3, [pc, #68]	@ (80029c0 <MX_USART2_UART_Init+0x6c>)
 800297a:	220c      	movs	r2, #12
 800297c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800297e:	4b10      	ldr	r3, [pc, #64]	@ (80029c0 <MX_USART2_UART_Init+0x6c>)
 8002980:	2200      	movs	r2, #0
 8002982:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002984:	4b0e      	ldr	r3, [pc, #56]	@ (80029c0 <MX_USART2_UART_Init+0x6c>)
 8002986:	2200      	movs	r2, #0
 8002988:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800298a:	4b0d      	ldr	r3, [pc, #52]	@ (80029c0 <MX_USART2_UART_Init+0x6c>)
 800298c:	2200      	movs	r2, #0
 800298e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_TXINVERT_INIT|UART_ADVFEATURE_RXINVERT_INIT;
 8002990:	4b0b      	ldr	r3, [pc, #44]	@ (80029c0 <MX_USART2_UART_Init+0x6c>)
 8002992:	2203      	movs	r2, #3
 8002994:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.TxPinLevelInvert = UART_ADVFEATURE_TXINV_ENABLE;
 8002996:	4b0a      	ldr	r3, [pc, #40]	@ (80029c0 <MX_USART2_UART_Init+0x6c>)
 8002998:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800299c:	629a      	str	r2, [r3, #40]	@ 0x28
  huart2.AdvancedInit.RxPinLevelInvert = UART_ADVFEATURE_RXINV_ENABLE;
 800299e:	4b08      	ldr	r3, [pc, #32]	@ (80029c0 <MX_USART2_UART_Init+0x6c>)
 80029a0:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80029a4:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_RS485Ex_Init(&huart2, UART_DE_POLARITY_HIGH, 0, 0) != HAL_OK)
 80029a6:	2300      	movs	r3, #0
 80029a8:	2200      	movs	r2, #0
 80029aa:	2100      	movs	r1, #0
 80029ac:	4804      	ldr	r0, [pc, #16]	@ (80029c0 <MX_USART2_UART_Init+0x6c>)
 80029ae:	f004 fe0c 	bl	80075ca <HAL_RS485Ex_Init>
 80029b2:	4603      	mov	r3, r0
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d001      	beq.n	80029bc <MX_USART2_UART_Init+0x68>
  {
    Error_Handler();
 80029b8:	f000 fa08 	bl	8002dcc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80029bc:	bf00      	nop
 80029be:	bd80      	pop	{r7, pc}
 80029c0:	20000248 	.word	0x20000248
 80029c4:	40004400 	.word	0x40004400

080029c8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80029c8:	b580      	push	{r7, lr}
 80029ca:	b088      	sub	sp, #32
 80029cc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029ce:	f107 030c 	add.w	r3, r7, #12
 80029d2:	2200      	movs	r2, #0
 80029d4:	601a      	str	r2, [r3, #0]
 80029d6:	605a      	str	r2, [r3, #4]
 80029d8:	609a      	str	r2, [r3, #8]
 80029da:	60da      	str	r2, [r3, #12]
 80029dc:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80029de:	4b23      	ldr	r3, [pc, #140]	@ (8002a6c <MX_GPIO_Init+0xa4>)
 80029e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80029e2:	4a22      	ldr	r2, [pc, #136]	@ (8002a6c <MX_GPIO_Init+0xa4>)
 80029e4:	f043 0304 	orr.w	r3, r3, #4
 80029e8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80029ea:	4b20      	ldr	r3, [pc, #128]	@ (8002a6c <MX_GPIO_Init+0xa4>)
 80029ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80029ee:	f003 0304 	and.w	r3, r3, #4
 80029f2:	60bb      	str	r3, [r7, #8]
 80029f4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80029f6:	4b1d      	ldr	r3, [pc, #116]	@ (8002a6c <MX_GPIO_Init+0xa4>)
 80029f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80029fa:	4a1c      	ldr	r2, [pc, #112]	@ (8002a6c <MX_GPIO_Init+0xa4>)
 80029fc:	f043 0301 	orr.w	r3, r3, #1
 8002a00:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002a02:	4b1a      	ldr	r3, [pc, #104]	@ (8002a6c <MX_GPIO_Init+0xa4>)
 8002a04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a06:	f003 0301 	and.w	r3, r3, #1
 8002a0a:	607b      	str	r3, [r7, #4]
 8002a0c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a0e:	4b17      	ldr	r3, [pc, #92]	@ (8002a6c <MX_GPIO_Init+0xa4>)
 8002a10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a12:	4a16      	ldr	r2, [pc, #88]	@ (8002a6c <MX_GPIO_Init+0xa4>)
 8002a14:	f043 0302 	orr.w	r3, r3, #2
 8002a18:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002a1a:	4b14      	ldr	r3, [pc, #80]	@ (8002a6c <MX_GPIO_Init+0xa4>)
 8002a1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a1e:	f003 0302 	and.w	r3, r3, #2
 8002a22:	603b      	str	r3, [r7, #0]
 8002a24:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 8002a26:	2200      	movs	r2, #0
 8002a28:	2108      	movs	r1, #8
 8002a2a:	4811      	ldr	r0, [pc, #68]	@ (8002a70 <MX_GPIO_Init+0xa8>)
 8002a2c:	f001 f9ea 	bl	8003e04 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : ENCODER1_Pin ENCODER2_Pin */
  GPIO_InitStruct.Pin = ENCODER1_Pin|ENCODER2_Pin;
 8002a30:	2381      	movs	r3, #129	@ 0x81
 8002a32:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002a34:	2300      	movs	r3, #0
 8002a36:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002a38:	2302      	movs	r3, #2
 8002a3a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a3c:	f107 030c 	add.w	r3, r7, #12
 8002a40:	4619      	mov	r1, r3
 8002a42:	480b      	ldr	r0, [pc, #44]	@ (8002a70 <MX_GPIO_Init+0xa8>)
 8002a44:	f001 f85c 	bl	8003b00 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD3_Pin */
  GPIO_InitStruct.Pin = LD3_Pin;
 8002a48:	2308      	movs	r3, #8
 8002a4a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a4c:	2301      	movs	r3, #1
 8002a4e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a50:	2300      	movs	r3, #0
 8002a52:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a54:	2300      	movs	r3, #0
 8002a56:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 8002a58:	f107 030c 	add.w	r3, r7, #12
 8002a5c:	4619      	mov	r1, r3
 8002a5e:	4804      	ldr	r0, [pc, #16]	@ (8002a70 <MX_GPIO_Init+0xa8>)
 8002a60:	f001 f84e 	bl	8003b00 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8002a64:	bf00      	nop
 8002a66:	3720      	adds	r7, #32
 8002a68:	46bd      	mov	sp, r7
 8002a6a:	bd80      	pop	{r7, pc}
 8002a6c:	40021000 	.word	0x40021000
 8002a70:	48000400 	.word	0x48000400

08002a74 <StartTemp>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartTemp */
void StartTemp(void *argument)
{
 8002a74:	b580      	push	{r7, lr}
 8002a76:	b082      	sub	sp, #8
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	  if(osMutexAcquire(I2C_MutexHandle, 10) == osOK && osSemaphoreAcquire(Temperatura01Handle, 10)  == osOK){
 8002a7c:	4b3d      	ldr	r3, [pc, #244]	@ (8002b74 <StartTemp+0x100>)
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	210a      	movs	r1, #10
 8002a82:	4618      	mov	r0, r3
 8002a84:	f005 f87a 	bl	8007b7c <osMutexAcquire>
 8002a88:	4603      	mov	r3, r0
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d16e      	bne.n	8002b6c <StartTemp+0xf8>
 8002a8e:	4b3a      	ldr	r3, [pc, #232]	@ (8002b78 <StartTemp+0x104>)
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	210a      	movs	r1, #10
 8002a94:	4618      	mov	r0, r3
 8002a96:	f005 f983 	bl	8007da0 <osSemaphoreAcquire>
 8002a9a:	4603      	mov	r3, r0
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d165      	bne.n	8002b6c <StartTemp+0xf8>
		  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_3);
 8002aa0:	2108      	movs	r1, #8
 8002aa2:	4836      	ldr	r0, [pc, #216]	@ (8002b7c <StartTemp+0x108>)
 8002aa4:	f001 f9c6 	bl	8003e34 <HAL_GPIO_TogglePin>
		  rslt = bme280_set_sensor_mode(BME280_FORCED_MODE, &dev);
 8002aa8:	4935      	ldr	r1, [pc, #212]	@ (8002b80 <StartTemp+0x10c>)
 8002aaa:	2001      	movs	r0, #1
 8002aac:	f7fe fbab 	bl	8001206 <bme280_set_sensor_mode>
 8002ab0:	4603      	mov	r3, r0
 8002ab2:	461a      	mov	r2, r3
 8002ab4:	4b33      	ldr	r3, [pc, #204]	@ (8002b84 <StartTemp+0x110>)
 8002ab6:	701a      	strb	r2, [r3, #0]
			  osDelay(40);
 8002ab8:	2028      	movs	r0, #40	@ 0x28
 8002aba:	f004 ff2c 	bl	8007916 <osDelay>
			  //dev.delay_ms(40);

			  rslt = bme280_get_sensor_data(BME280_ALL, &comp_data, &dev);
 8002abe:	4a30      	ldr	r2, [pc, #192]	@ (8002b80 <StartTemp+0x10c>)
 8002ac0:	4931      	ldr	r1, [pc, #196]	@ (8002b88 <StartTemp+0x114>)
 8002ac2:	2007      	movs	r0, #7
 8002ac4:	f7fe fc1b 	bl	80012fe <bme280_get_sensor_data>
 8002ac8:	4603      	mov	r3, r0
 8002aca:	461a      	mov	r2, r3
 8002acc:	4b2d      	ldr	r3, [pc, #180]	@ (8002b84 <StartTemp+0x110>)
 8002ace:	701a      	strb	r2, [r3, #0]
			  if (rslt == BME280_OK)
 8002ad0:	4b2c      	ldr	r3, [pc, #176]	@ (8002b84 <StartTemp+0x110>)
 8002ad2:	f993 3000 	ldrsb.w	r3, [r3]
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d127      	bne.n	8002b2a <StartTemp+0xb6>
			  {
				temperature = comp_data.temperature / 100.0f;
 8002ada:	4b2b      	ldr	r3, [pc, #172]	@ (8002b88 <StartTemp+0x114>)
 8002adc:	685b      	ldr	r3, [r3, #4]
 8002ade:	ee07 3a90 	vmov	s15, r3
 8002ae2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002ae6:	eddf 6a29 	vldr	s13, [pc, #164]	@ 8002b8c <StartTemp+0x118>
 8002aea:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002aee:	4b28      	ldr	r3, [pc, #160]	@ (8002b90 <StartTemp+0x11c>)
 8002af0:	edc3 7a00 	vstr	s15, [r3]
				humidity = comp_data.humidity / 1024.0f;
 8002af4:	4b24      	ldr	r3, [pc, #144]	@ (8002b88 <StartTemp+0x114>)
 8002af6:	689b      	ldr	r3, [r3, #8]
 8002af8:	ee07 3a90 	vmov	s15, r3
 8002afc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002b00:	eddf 6a24 	vldr	s13, [pc, #144]	@ 8002b94 <StartTemp+0x120>
 8002b04:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002b08:	4b23      	ldr	r3, [pc, #140]	@ (8002b98 <StartTemp+0x124>)
 8002b0a:	edc3 7a00 	vstr	s15, [r3]
				pressure = comp_data.pressure / 10000.0f;
 8002b0e:	4b1e      	ldr	r3, [pc, #120]	@ (8002b88 <StartTemp+0x114>)
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	ee07 3a90 	vmov	s15, r3
 8002b16:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002b1a:	eddf 6a20 	vldr	s13, [pc, #128]	@ 8002b9c <StartTemp+0x128>
 8002b1e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002b22:	4b1f      	ldr	r3, [pc, #124]	@ (8002ba0 <StartTemp+0x12c>)
 8002b24:	edc3 7a00 	vstr	s15, [r3]
 8002b28:	e012      	b.n	8002b50 <StartTemp+0xdc>
			  }
			  else
			  {
				sprintf(uart_buf, "BME280 read error (%d)\r\n", rslt);
 8002b2a:	4b16      	ldr	r3, [pc, #88]	@ (8002b84 <StartTemp+0x110>)
 8002b2c:	f993 3000 	ldrsb.w	r3, [r3]
 8002b30:	461a      	mov	r2, r3
 8002b32:	491c      	ldr	r1, [pc, #112]	@ (8002ba4 <StartTemp+0x130>)
 8002b34:	481c      	ldr	r0, [pc, #112]	@ (8002ba8 <StartTemp+0x134>)
 8002b36:	f009 f967 	bl	800be08 <siprintf>
				HAL_UART_Transmit(&huart2, (uint8_t*)uart_buf, strlen(uart_buf), HAL_MAX_DELAY);
 8002b3a:	481b      	ldr	r0, [pc, #108]	@ (8002ba8 <StartTemp+0x134>)
 8002b3c:	f7fd fb98 	bl	8000270 <strlen>
 8002b40:	4603      	mov	r3, r0
 8002b42:	b29a      	uxth	r2, r3
 8002b44:	f04f 33ff 	mov.w	r3, #4294967295
 8002b48:	4917      	ldr	r1, [pc, #92]	@ (8002ba8 <StartTemp+0x134>)
 8002b4a:	4818      	ldr	r0, [pc, #96]	@ (8002bac <StartTemp+0x138>)
 8002b4c:	f003 fd06 	bl	800655c <HAL_UART_Transmit>
			  }
			  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_3);
 8002b50:	2108      	movs	r1, #8
 8002b52:	480a      	ldr	r0, [pc, #40]	@ (8002b7c <StartTemp+0x108>)
 8002b54:	f001 f96e 	bl	8003e34 <HAL_GPIO_TogglePin>
			  osMutexRelease(I2C_MutexHandle);
 8002b58:	4b06      	ldr	r3, [pc, #24]	@ (8002b74 <StartTemp+0x100>)
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	4618      	mov	r0, r3
 8002b5e:	f005 f858 	bl	8007c12 <osMutexRelease>
			  osSemaphoreRelease(Temperatura01Handle);
 8002b62:	4b05      	ldr	r3, [pc, #20]	@ (8002b78 <StartTemp+0x104>)
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	4618      	mov	r0, r3
 8002b68:	f005 f96c 	bl	8007e44 <osSemaphoreRelease>
	  }
	  osDelay(100);
 8002b6c:	2064      	movs	r0, #100	@ 0x64
 8002b6e:	f004 fed2 	bl	8007916 <osDelay>
	  if(osMutexAcquire(I2C_MutexHandle, 10) == osOK && osSemaphoreAcquire(Temperatura01Handle, 10)  == osOK){
 8002b72:	e783      	b.n	8002a7c <StartTemp+0x8>
 8002b74:	200002e4 	.word	0x200002e4
 8002b78:	200002ec 	.word	0x200002ec
 8002b7c:	48000400 	.word	0x48000400
 8002b80:	20000304 	.word	0x20000304
 8002b84:	20000350 	.word	0x20000350
 8002b88:	20000344 	.word	0x20000344
 8002b8c:	42c80000 	.word	0x42c80000
 8002b90:	200002f0 	.word	0x200002f0
 8002b94:	44800000 	.word	0x44800000
 8002b98:	200002f4 	.word	0x200002f4
 8002b9c:	461c4000 	.word	0x461c4000
 8002ba0:	200002f8 	.word	0x200002f8
 8002ba4:	0800e1e4 	.word	0x0800e1e4
 8002ba8:	20000354 	.word	0x20000354
 8002bac:	20000248 	.word	0x20000248

08002bb0 <StartEncoder>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartEncoder */
void StartEncoder(void *argument)
{
 8002bb0:	b580      	push	{r7, lr}
 8002bb2:	b082      	sub	sp, #8
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartEncoder */
  /* Infinite loop */
  for(;;)
  {
	  if(osSemaphoreAcquire(Temperatura01Handle, 10) == osOK){
 8002bb8:	4b36      	ldr	r3, [pc, #216]	@ (8002c94 <StartEncoder+0xe4>)
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	210a      	movs	r1, #10
 8002bbe:	4618      	mov	r0, r3
 8002bc0:	f005 f8ee 	bl	8007da0 <osSemaphoreAcquire>
 8002bc4:	4603      	mov	r3, r0
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d1f6      	bne.n	8002bb8 <StartEncoder+0x8>
		  if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_7) == 1 && time_wait_1 == 0){
 8002bca:	2180      	movs	r1, #128	@ 0x80
 8002bcc:	4832      	ldr	r0, [pc, #200]	@ (8002c98 <StartEncoder+0xe8>)
 8002bce:	f001 f901 	bl	8003dd4 <HAL_GPIO_ReadPin>
 8002bd2:	4603      	mov	r3, r0
 8002bd4:	2b01      	cmp	r3, #1
 8002bd6:	d109      	bne.n	8002bec <StartEncoder+0x3c>
 8002bd8:	4b30      	ldr	r3, [pc, #192]	@ (8002c9c <StartEncoder+0xec>)
 8002bda:	881b      	ldrh	r3, [r3, #0]
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d105      	bne.n	8002bec <StartEncoder+0x3c>
			  time_wait_1 = osKernelGetTickCount();
 8002be0:	f004 fdf2 	bl	80077c8 <osKernelGetTickCount>
 8002be4:	4603      	mov	r3, r0
 8002be6:	b29a      	uxth	r2, r3
 8002be8:	4b2c      	ldr	r3, [pc, #176]	@ (8002c9c <StartEncoder+0xec>)
 8002bea:	801a      	strh	r2, [r3, #0]
		  }
		  if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_0) == 1 && time_wait_2 == 0){
 8002bec:	2101      	movs	r1, #1
 8002bee:	482a      	ldr	r0, [pc, #168]	@ (8002c98 <StartEncoder+0xe8>)
 8002bf0:	f001 f8f0 	bl	8003dd4 <HAL_GPIO_ReadPin>
 8002bf4:	4603      	mov	r3, r0
 8002bf6:	2b01      	cmp	r3, #1
 8002bf8:	d109      	bne.n	8002c0e <StartEncoder+0x5e>
 8002bfa:	4b29      	ldr	r3, [pc, #164]	@ (8002ca0 <StartEncoder+0xf0>)
 8002bfc:	881b      	ldrh	r3, [r3, #0]
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d105      	bne.n	8002c0e <StartEncoder+0x5e>
			  time_wait_2 = osKernelGetTickCount();
 8002c02:	f004 fde1 	bl	80077c8 <osKernelGetTickCount>
 8002c06:	4603      	mov	r3, r0
 8002c08:	b29a      	uxth	r2, r3
 8002c0a:	4b25      	ldr	r3, [pc, #148]	@ (8002ca0 <StartEncoder+0xf0>)
 8002c0c:	801a      	strh	r2, [r3, #0]
		  }
		  if(time_wait_1 != 0 && time_wait_2 != 0){
 8002c0e:	4b23      	ldr	r3, [pc, #140]	@ (8002c9c <StartEncoder+0xec>)
 8002c10:	881b      	ldrh	r3, [r3, #0]
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d034      	beq.n	8002c80 <StartEncoder+0xd0>
 8002c16:	4b22      	ldr	r3, [pc, #136]	@ (8002ca0 <StartEncoder+0xf0>)
 8002c18:	881b      	ldrh	r3, [r3, #0]
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d030      	beq.n	8002c80 <StartEncoder+0xd0>
			  if(time_wait_1 > time_wait_2){
 8002c1e:	4b1f      	ldr	r3, [pc, #124]	@ (8002c9c <StartEncoder+0xec>)
 8002c20:	881a      	ldrh	r2, [r3, #0]
 8002c22:	4b1f      	ldr	r3, [pc, #124]	@ (8002ca0 <StartEncoder+0xf0>)
 8002c24:	881b      	ldrh	r3, [r3, #0]
 8002c26:	429a      	cmp	r2, r3
 8002c28:	d90e      	bls.n	8002c48 <StartEncoder+0x98>
				  set_temp++;
 8002c2a:	4b1e      	ldr	r3, [pc, #120]	@ (8002ca4 <StartEncoder+0xf4>)
 8002c2c:	781b      	ldrb	r3, [r3, #0]
 8002c2e:	3301      	adds	r3, #1
 8002c30:	b2da      	uxtb	r2, r3
 8002c32:	4b1c      	ldr	r3, [pc, #112]	@ (8002ca4 <StartEncoder+0xf4>)
 8002c34:	701a      	strb	r2, [r3, #0]
				  wait = time_wait_1 - time_wait_2;
 8002c36:	4b19      	ldr	r3, [pc, #100]	@ (8002c9c <StartEncoder+0xec>)
 8002c38:	881a      	ldrh	r2, [r3, #0]
 8002c3a:	4b19      	ldr	r3, [pc, #100]	@ (8002ca0 <StartEncoder+0xf0>)
 8002c3c:	881b      	ldrh	r3, [r3, #0]
 8002c3e:	1ad3      	subs	r3, r2, r3
 8002c40:	b29a      	uxth	r2, r3
 8002c42:	4b19      	ldr	r3, [pc, #100]	@ (8002ca8 <StartEncoder+0xf8>)
 8002c44:	801a      	strh	r2, [r3, #0]
 8002c46:	e015      	b.n	8002c74 <StartEncoder+0xc4>
			  }
			  else{
				  if(set_temp > 0){
 8002c48:	4b16      	ldr	r3, [pc, #88]	@ (8002ca4 <StartEncoder+0xf4>)
 8002c4a:	781b      	ldrb	r3, [r3, #0]
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d006      	beq.n	8002c5e <StartEncoder+0xae>
					  set_temp--;
 8002c50:	4b14      	ldr	r3, [pc, #80]	@ (8002ca4 <StartEncoder+0xf4>)
 8002c52:	781b      	ldrb	r3, [r3, #0]
 8002c54:	3b01      	subs	r3, #1
 8002c56:	b2da      	uxtb	r2, r3
 8002c58:	4b12      	ldr	r3, [pc, #72]	@ (8002ca4 <StartEncoder+0xf4>)
 8002c5a:	701a      	strb	r2, [r3, #0]
 8002c5c:	e002      	b.n	8002c64 <StartEncoder+0xb4>
				  }
				  else{
					  set_temp = 0;
 8002c5e:	4b11      	ldr	r3, [pc, #68]	@ (8002ca4 <StartEncoder+0xf4>)
 8002c60:	2200      	movs	r2, #0
 8002c62:	701a      	strb	r2, [r3, #0]
				  }
				  wait = time_wait_2 - time_wait_1;
 8002c64:	4b0e      	ldr	r3, [pc, #56]	@ (8002ca0 <StartEncoder+0xf0>)
 8002c66:	881a      	ldrh	r2, [r3, #0]
 8002c68:	4b0c      	ldr	r3, [pc, #48]	@ (8002c9c <StartEncoder+0xec>)
 8002c6a:	881b      	ldrh	r3, [r3, #0]
 8002c6c:	1ad3      	subs	r3, r2, r3
 8002c6e:	b29a      	uxth	r2, r3
 8002c70:	4b0d      	ldr	r3, [pc, #52]	@ (8002ca8 <StartEncoder+0xf8>)
 8002c72:	801a      	strh	r2, [r3, #0]
			  }
			  time_wait_1 = 0;
 8002c74:	4b09      	ldr	r3, [pc, #36]	@ (8002c9c <StartEncoder+0xec>)
 8002c76:	2200      	movs	r2, #0
 8002c78:	801a      	strh	r2, [r3, #0]
			  time_wait_2 = 0;
 8002c7a:	4b09      	ldr	r3, [pc, #36]	@ (8002ca0 <StartEncoder+0xf0>)
 8002c7c:	2200      	movs	r2, #0
 8002c7e:	801a      	strh	r2, [r3, #0]
		  }
		  osSemaphoreRelease(Temperatura01Handle);
 8002c80:	4b04      	ldr	r3, [pc, #16]	@ (8002c94 <StartEncoder+0xe4>)
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	4618      	mov	r0, r3
 8002c86:	f005 f8dd 	bl	8007e44 <osSemaphoreRelease>
		  osDelay(10);
 8002c8a:	200a      	movs	r0, #10
 8002c8c:	f004 fe43 	bl	8007916 <osDelay>
	  if(osSemaphoreAcquire(Temperatura01Handle, 10) == osOK){
 8002c90:	e792      	b.n	8002bb8 <StartEncoder+0x8>
 8002c92:	bf00      	nop
 8002c94:	200002ec 	.word	0x200002ec
 8002c98:	48000400 	.word	0x48000400
 8002c9c:	200002fc 	.word	0x200002fc
 8002ca0:	200002fe 	.word	0x200002fe
 8002ca4:	20000302 	.word	0x20000302
 8002ca8:	20000300 	.word	0x20000300

08002cac <StartOLED>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartOLED */
void StartOLED(void *argument)
{
 8002cac:	b580      	push	{r7, lr}
 8002cae:	b084      	sub	sp, #16
 8002cb0:	af02      	add	r7, sp, #8
 8002cb2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartOLED */
  /* Infinite loop */
  for(;;)
  {
	  if(osMutexAcquire(I2C_MutexHandle, osWaitForever) == osOK){
 8002cb4:	4b2a      	ldr	r3, [pc, #168]	@ (8002d60 <StartOLED+0xb4>)
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	f04f 31ff 	mov.w	r1, #4294967295
 8002cbc:	4618      	mov	r0, r3
 8002cbe:	f004 ff5d 	bl	8007b7c <osMutexAcquire>
 8002cc2:	4603      	mov	r3, r0
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d146      	bne.n	8002d56 <StartOLED+0xaa>
		  sprintf(uart_buf, "Humidity: %.2f", humidity);
 8002cc8:	4b26      	ldr	r3, [pc, #152]	@ (8002d64 <StartOLED+0xb8>)
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	4618      	mov	r0, r3
 8002cce:	f7fd fc3b 	bl	8000548 <__aeabi_f2d>
 8002cd2:	4602      	mov	r2, r0
 8002cd4:	460b      	mov	r3, r1
 8002cd6:	4924      	ldr	r1, [pc, #144]	@ (8002d68 <StartOLED+0xbc>)
 8002cd8:	4824      	ldr	r0, [pc, #144]	@ (8002d6c <StartOLED+0xc0>)
 8002cda:	f009 f895 	bl	800be08 <siprintf>
		  ssd1306_SetCursor(1,0);
 8002cde:	2100      	movs	r1, #0
 8002ce0:	2001      	movs	r0, #1
 8002ce2:	f000 fd05 	bl	80036f0 <ssd1306_SetCursor>
		  ssd1306_WriteString(uart_buf, Font_7x10, White);
 8002ce6:	4b22      	ldr	r3, [pc, #136]	@ (8002d70 <StartOLED+0xc4>)
 8002ce8:	2201      	movs	r2, #1
 8002cea:	9200      	str	r2, [sp, #0]
 8002cec:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002cee:	481f      	ldr	r0, [pc, #124]	@ (8002d6c <StartOLED+0xc0>)
 8002cf0:	f000 fcd8 	bl	80036a4 <ssd1306_WriteString>
		  sprintf(uart_buf, "Temperature: %.2f", temperature);
 8002cf4:	4b1f      	ldr	r3, [pc, #124]	@ (8002d74 <StartOLED+0xc8>)
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	4618      	mov	r0, r3
 8002cfa:	f7fd fc25 	bl	8000548 <__aeabi_f2d>
 8002cfe:	4602      	mov	r2, r0
 8002d00:	460b      	mov	r3, r1
 8002d02:	491d      	ldr	r1, [pc, #116]	@ (8002d78 <StartOLED+0xcc>)
 8002d04:	4819      	ldr	r0, [pc, #100]	@ (8002d6c <StartOLED+0xc0>)
 8002d06:	f009 f87f 	bl	800be08 <siprintf>
		  ssd1306_SetCursor(1,10);
 8002d0a:	210a      	movs	r1, #10
 8002d0c:	2001      	movs	r0, #1
 8002d0e:	f000 fcef 	bl	80036f0 <ssd1306_SetCursor>
		  ssd1306_WriteString(uart_buf, Font_7x10, White);
 8002d12:	4b17      	ldr	r3, [pc, #92]	@ (8002d70 <StartOLED+0xc4>)
 8002d14:	2201      	movs	r2, #1
 8002d16:	9200      	str	r2, [sp, #0]
 8002d18:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002d1a:	4814      	ldr	r0, [pc, #80]	@ (8002d6c <StartOLED+0xc0>)
 8002d1c:	f000 fcc2 	bl	80036a4 <ssd1306_WriteString>
		  ssd1306_UpdateScreen();
 8002d20:	f000 fbb2 	bl	8003488 <ssd1306_UpdateScreen>
		  sprintf(uart_buf, "Set Temp.: %d", set_temp);
 8002d24:	4b15      	ldr	r3, [pc, #84]	@ (8002d7c <StartOLED+0xd0>)
 8002d26:	781b      	ldrb	r3, [r3, #0]
 8002d28:	461a      	mov	r2, r3
 8002d2a:	4915      	ldr	r1, [pc, #84]	@ (8002d80 <StartOLED+0xd4>)
 8002d2c:	480f      	ldr	r0, [pc, #60]	@ (8002d6c <StartOLED+0xc0>)
 8002d2e:	f009 f86b 	bl	800be08 <siprintf>
		  ssd1306_SetCursor(1,20);
 8002d32:	2114      	movs	r1, #20
 8002d34:	2001      	movs	r0, #1
 8002d36:	f000 fcdb 	bl	80036f0 <ssd1306_SetCursor>
		  ssd1306_WriteString(uart_buf, Font_7x10, White);
 8002d3a:	4b0d      	ldr	r3, [pc, #52]	@ (8002d70 <StartOLED+0xc4>)
 8002d3c:	2201      	movs	r2, #1
 8002d3e:	9200      	str	r2, [sp, #0]
 8002d40:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002d42:	480a      	ldr	r0, [pc, #40]	@ (8002d6c <StartOLED+0xc0>)
 8002d44:	f000 fcae 	bl	80036a4 <ssd1306_WriteString>
		  ssd1306_UpdateScreen();
 8002d48:	f000 fb9e 	bl	8003488 <ssd1306_UpdateScreen>
		  osMutexRelease(I2C_MutexHandle);
 8002d4c:	4b04      	ldr	r3, [pc, #16]	@ (8002d60 <StartOLED+0xb4>)
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	4618      	mov	r0, r3
 8002d52:	f004 ff5e 	bl	8007c12 <osMutexRelease>
	  }
	  osDelay(100);
 8002d56:	2064      	movs	r0, #100	@ 0x64
 8002d58:	f004 fddd 	bl	8007916 <osDelay>
	  if(osMutexAcquire(I2C_MutexHandle, osWaitForever) == osOK){
 8002d5c:	e7aa      	b.n	8002cb4 <StartOLED+0x8>
 8002d5e:	bf00      	nop
 8002d60:	200002e4 	.word	0x200002e4
 8002d64:	200002f4 	.word	0x200002f4
 8002d68:	0800e200 	.word	0x0800e200
 8002d6c:	20000354 	.word	0x20000354
 8002d70:	0800ead0 	.word	0x0800ead0
 8002d74:	200002f0 	.word	0x200002f0
 8002d78:	0800e210 	.word	0x0800e210
 8002d7c:	20000302 	.word	0x20000302
 8002d80:	0800e224 	.word	0x0800e224

08002d84 <StartHeating01>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartHeating01 */
void StartHeating01(void *argument)
{
 8002d84:	b580      	push	{r7, lr}
 8002d86:	b082      	sub	sp, #8
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartHeating01 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8002d8c:	2001      	movs	r0, #1
 8002d8e:	f004 fdc2 	bl	8007916 <osDelay>
 8002d92:	e7fb      	b.n	8002d8c <StartHeating01+0x8>

08002d94 <EncoderCallback01>:
  /* USER CODE END StartHeating01 */
}

/* EncoderCallback01 function */
void EncoderCallback01(void *argument)
{
 8002d94:	b480      	push	{r7}
 8002d96:	b083      	sub	sp, #12
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN EncoderCallback01 */

  /* USER CODE END EncoderCallback01 */
}
 8002d9c:	bf00      	nop
 8002d9e:	370c      	adds	r7, #12
 8002da0:	46bd      	mov	sp, r7
 8002da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da6:	4770      	bx	lr

08002da8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002da8:	b580      	push	{r7, lr}
 8002daa:	b082      	sub	sp, #8
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM7)
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	4a04      	ldr	r2, [pc, #16]	@ (8002dc8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002db6:	4293      	cmp	r3, r2
 8002db8:	d101      	bne.n	8002dbe <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8002dba:	f000 fcfb 	bl	80037b4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002dbe:	bf00      	nop
 8002dc0:	3708      	adds	r7, #8
 8002dc2:	46bd      	mov	sp, r7
 8002dc4:	bd80      	pop	{r7, pc}
 8002dc6:	bf00      	nop
 8002dc8:	40001400 	.word	0x40001400

08002dcc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002dcc:	b480      	push	{r7}
 8002dce:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002dd0:	b672      	cpsid	i
}
 8002dd2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002dd4:	bf00      	nop
 8002dd6:	e7fd      	b.n	8002dd4 <Error_Handler+0x8>

08002dd8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002dd8:	b580      	push	{r7, lr}
 8002dda:	b082      	sub	sp, #8
 8002ddc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002dde:	4b11      	ldr	r3, [pc, #68]	@ (8002e24 <HAL_MspInit+0x4c>)
 8002de0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002de2:	4a10      	ldr	r2, [pc, #64]	@ (8002e24 <HAL_MspInit+0x4c>)
 8002de4:	f043 0301 	orr.w	r3, r3, #1
 8002de8:	6613      	str	r3, [r2, #96]	@ 0x60
 8002dea:	4b0e      	ldr	r3, [pc, #56]	@ (8002e24 <HAL_MspInit+0x4c>)
 8002dec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002dee:	f003 0301 	and.w	r3, r3, #1
 8002df2:	607b      	str	r3, [r7, #4]
 8002df4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002df6:	4b0b      	ldr	r3, [pc, #44]	@ (8002e24 <HAL_MspInit+0x4c>)
 8002df8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002dfa:	4a0a      	ldr	r2, [pc, #40]	@ (8002e24 <HAL_MspInit+0x4c>)
 8002dfc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002e00:	6593      	str	r3, [r2, #88]	@ 0x58
 8002e02:	4b08      	ldr	r3, [pc, #32]	@ (8002e24 <HAL_MspInit+0x4c>)
 8002e04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e06:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e0a:	603b      	str	r3, [r7, #0]
 8002e0c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002e0e:	2200      	movs	r2, #0
 8002e10:	210f      	movs	r1, #15
 8002e12:	f06f 0001 	mvn.w	r0, #1
 8002e16:	f000 fdc9 	bl	80039ac <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002e1a:	bf00      	nop
 8002e1c:	3708      	adds	r7, #8
 8002e1e:	46bd      	mov	sp, r7
 8002e20:	bd80      	pop	{r7, pc}
 8002e22:	bf00      	nop
 8002e24:	40021000 	.word	0x40021000

08002e28 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002e28:	b580      	push	{r7, lr}
 8002e2a:	b09e      	sub	sp, #120	@ 0x78
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e30:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8002e34:	2200      	movs	r2, #0
 8002e36:	601a      	str	r2, [r3, #0]
 8002e38:	605a      	str	r2, [r3, #4]
 8002e3a:	609a      	str	r2, [r3, #8]
 8002e3c:	60da      	str	r2, [r3, #12]
 8002e3e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002e40:	f107 0310 	add.w	r3, r7, #16
 8002e44:	2254      	movs	r2, #84	@ 0x54
 8002e46:	2100      	movs	r1, #0
 8002e48:	4618      	mov	r0, r3
 8002e4a:	f009 f842 	bl	800bed2 <memset>
  if(hi2c->Instance==I2C1)
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	4a1f      	ldr	r2, [pc, #124]	@ (8002ed0 <HAL_I2C_MspInit+0xa8>)
 8002e54:	4293      	cmp	r3, r2
 8002e56:	d137      	bne.n	8002ec8 <HAL_I2C_MspInit+0xa0>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8002e58:	2340      	movs	r3, #64	@ 0x40
 8002e5a:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002e5c:	2300      	movs	r3, #0
 8002e5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002e60:	f107 0310 	add.w	r3, r7, #16
 8002e64:	4618      	mov	r0, r3
 8002e66:	f002 fe1d 	bl	8005aa4 <HAL_RCCEx_PeriphCLKConfig>
 8002e6a:	4603      	mov	r3, r0
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d001      	beq.n	8002e74 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8002e70:	f7ff ffac 	bl	8002dcc <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e74:	4b17      	ldr	r3, [pc, #92]	@ (8002ed4 <HAL_I2C_MspInit+0xac>)
 8002e76:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e78:	4a16      	ldr	r2, [pc, #88]	@ (8002ed4 <HAL_I2C_MspInit+0xac>)
 8002e7a:	f043 0301 	orr.w	r3, r3, #1
 8002e7e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002e80:	4b14      	ldr	r3, [pc, #80]	@ (8002ed4 <HAL_I2C_MspInit+0xac>)
 8002e82:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e84:	f003 0301 	and.w	r3, r3, #1
 8002e88:	60fb      	str	r3, [r7, #12]
 8002e8a:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002e8c:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8002e90:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002e92:	2312      	movs	r3, #18
 8002e94:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e96:	2300      	movs	r3, #0
 8002e98:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e9a:	2303      	movs	r3, #3
 8002e9c:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002e9e:	2304      	movs	r3, #4
 8002ea0:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ea2:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8002ea6:	4619      	mov	r1, r3
 8002ea8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002eac:	f000 fe28 	bl	8003b00 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002eb0:	4b08      	ldr	r3, [pc, #32]	@ (8002ed4 <HAL_I2C_MspInit+0xac>)
 8002eb2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002eb4:	4a07      	ldr	r2, [pc, #28]	@ (8002ed4 <HAL_I2C_MspInit+0xac>)
 8002eb6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002eba:	6593      	str	r3, [r2, #88]	@ 0x58
 8002ebc:	4b05      	ldr	r3, [pc, #20]	@ (8002ed4 <HAL_I2C_MspInit+0xac>)
 8002ebe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ec0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002ec4:	60bb      	str	r3, [r7, #8]
 8002ec6:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8002ec8:	bf00      	nop
 8002eca:	3778      	adds	r7, #120	@ 0x78
 8002ecc:	46bd      	mov	sp, r7
 8002ece:	bd80      	pop	{r7, pc}
 8002ed0:	40005400 	.word	0x40005400
 8002ed4:	40021000 	.word	0x40021000

08002ed8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002ed8:	b580      	push	{r7, lr}
 8002eda:	b09e      	sub	sp, #120	@ 0x78
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ee0:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8002ee4:	2200      	movs	r2, #0
 8002ee6:	601a      	str	r2, [r3, #0]
 8002ee8:	605a      	str	r2, [r3, #4]
 8002eea:	609a      	str	r2, [r3, #8]
 8002eec:	60da      	str	r2, [r3, #12]
 8002eee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002ef0:	f107 0310 	add.w	r3, r7, #16
 8002ef4:	2254      	movs	r2, #84	@ 0x54
 8002ef6:	2100      	movs	r1, #0
 8002ef8:	4618      	mov	r0, r3
 8002efa:	f008 ffea 	bl	800bed2 <memset>
  if(huart->Instance==USART2)
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	4a2c      	ldr	r2, [pc, #176]	@ (8002fb4 <HAL_UART_MspInit+0xdc>)
 8002f04:	4293      	cmp	r3, r2
 8002f06:	d150      	bne.n	8002faa <HAL_UART_MspInit+0xd2>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002f08:	2302      	movs	r3, #2
 8002f0a:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002f0c:	2300      	movs	r3, #0
 8002f0e:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002f10:	f107 0310 	add.w	r3, r7, #16
 8002f14:	4618      	mov	r0, r3
 8002f16:	f002 fdc5 	bl	8005aa4 <HAL_RCCEx_PeriphCLKConfig>
 8002f1a:	4603      	mov	r3, r0
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d001      	beq.n	8002f24 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002f20:	f7ff ff54 	bl	8002dcc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002f24:	4b24      	ldr	r3, [pc, #144]	@ (8002fb8 <HAL_UART_MspInit+0xe0>)
 8002f26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f28:	4a23      	ldr	r2, [pc, #140]	@ (8002fb8 <HAL_UART_MspInit+0xe0>)
 8002f2a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002f2e:	6593      	str	r3, [r2, #88]	@ 0x58
 8002f30:	4b21      	ldr	r3, [pc, #132]	@ (8002fb8 <HAL_UART_MspInit+0xe0>)
 8002f32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f34:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f38:	60fb      	str	r3, [r7, #12]
 8002f3a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f3c:	4b1e      	ldr	r3, [pc, #120]	@ (8002fb8 <HAL_UART_MspInit+0xe0>)
 8002f3e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002f40:	4a1d      	ldr	r2, [pc, #116]	@ (8002fb8 <HAL_UART_MspInit+0xe0>)
 8002f42:	f043 0301 	orr.w	r3, r3, #1
 8002f46:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002f48:	4b1b      	ldr	r3, [pc, #108]	@ (8002fb8 <HAL_UART_MspInit+0xe0>)
 8002f4a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002f4c:	f003 0301 	and.w	r3, r3, #1
 8002f50:	60bb      	str	r3, [r7, #8]
 8002f52:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA1     ------> USART2_DE
    PA2     ------> USART2_TX
    PA15 (JTDI)     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|VCP_TX_Pin;
 8002f54:	2306      	movs	r3, #6
 8002f56:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f58:	2302      	movs	r3, #2
 8002f5a:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f5c:	2300      	movs	r3, #0
 8002f5e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f60:	2303      	movs	r3, #3
 8002f62:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002f64:	2307      	movs	r3, #7
 8002f66:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f68:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8002f6c:	4619      	mov	r1, r3
 8002f6e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002f72:	f000 fdc5 	bl	8003b00 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VCP_RX_Pin;
 8002f76:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002f7a:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f7c:	2302      	movs	r3, #2
 8002f7e:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f80:	2300      	movs	r3, #0
 8002f82:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f84:	2303      	movs	r3, #3
 8002f86:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
 8002f88:	2303      	movs	r3, #3
 8002f8a:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 8002f8c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8002f90:	4619      	mov	r1, r3
 8002f92:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002f96:	f000 fdb3 	bl	8003b00 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8002f9a:	2200      	movs	r2, #0
 8002f9c:	2105      	movs	r1, #5
 8002f9e:	2026      	movs	r0, #38	@ 0x26
 8002fa0:	f000 fd04 	bl	80039ac <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002fa4:	2026      	movs	r0, #38	@ 0x26
 8002fa6:	f000 fd1d 	bl	80039e4 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8002faa:	bf00      	nop
 8002fac:	3778      	adds	r7, #120	@ 0x78
 8002fae:	46bd      	mov	sp, r7
 8002fb0:	bd80      	pop	{r7, pc}
 8002fb2:	bf00      	nop
 8002fb4:	40004400 	.word	0x40004400
 8002fb8:	40021000 	.word	0x40021000

08002fbc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002fbc:	b580      	push	{r7, lr}
 8002fbe:	b08e      	sub	sp, #56	@ 0x38
 8002fc0:	af00      	add	r7, sp, #0
 8002fc2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8002fc4:	2300      	movs	r3, #0
 8002fc6:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM7 clock */
  __HAL_RCC_TIM7_CLK_ENABLE();
 8002fca:	4b34      	ldr	r3, [pc, #208]	@ (800309c <HAL_InitTick+0xe0>)
 8002fcc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002fce:	4a33      	ldr	r2, [pc, #204]	@ (800309c <HAL_InitTick+0xe0>)
 8002fd0:	f043 0320 	orr.w	r3, r3, #32
 8002fd4:	6593      	str	r3, [r2, #88]	@ 0x58
 8002fd6:	4b31      	ldr	r3, [pc, #196]	@ (800309c <HAL_InitTick+0xe0>)
 8002fd8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002fda:	f003 0320 	and.w	r3, r3, #32
 8002fde:	60fb      	str	r3, [r7, #12]
 8002fe0:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002fe2:	f107 0210 	add.w	r2, r7, #16
 8002fe6:	f107 0314 	add.w	r3, r7, #20
 8002fea:	4611      	mov	r1, r2
 8002fec:	4618      	mov	r0, r3
 8002fee:	f002 fcc7 	bl	8005980 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8002ff2:	6a3b      	ldr	r3, [r7, #32]
 8002ff4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM7 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8002ff6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d103      	bne.n	8003004 <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8002ffc:	f002 fc94 	bl	8005928 <HAL_RCC_GetPCLK1Freq>
 8003000:	6378      	str	r0, [r7, #52]	@ 0x34
 8003002:	e004      	b.n	800300e <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8003004:	f002 fc90 	bl	8005928 <HAL_RCC_GetPCLK1Freq>
 8003008:	4603      	mov	r3, r0
 800300a:	005b      	lsls	r3, r3, #1
 800300c:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM7 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800300e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003010:	4a23      	ldr	r2, [pc, #140]	@ (80030a0 <HAL_InitTick+0xe4>)
 8003012:	fba2 2303 	umull	r2, r3, r2, r3
 8003016:	0c9b      	lsrs	r3, r3, #18
 8003018:	3b01      	subs	r3, #1
 800301a:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM7 */
  htim7.Instance = TIM7;
 800301c:	4b21      	ldr	r3, [pc, #132]	@ (80030a4 <HAL_InitTick+0xe8>)
 800301e:	4a22      	ldr	r2, [pc, #136]	@ (80030a8 <HAL_InitTick+0xec>)
 8003020:	601a      	str	r2, [r3, #0]
   * Period = [(TIM7CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim7.Init.Period = (1000000U / 1000U) - 1U;
 8003022:	4b20      	ldr	r3, [pc, #128]	@ (80030a4 <HAL_InitTick+0xe8>)
 8003024:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8003028:	60da      	str	r2, [r3, #12]
  htim7.Init.Prescaler = uwPrescalerValue;
 800302a:	4a1e      	ldr	r2, [pc, #120]	@ (80030a4 <HAL_InitTick+0xe8>)
 800302c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800302e:	6053      	str	r3, [r2, #4]
  htim7.Init.ClockDivision = 0;
 8003030:	4b1c      	ldr	r3, [pc, #112]	@ (80030a4 <HAL_InitTick+0xe8>)
 8003032:	2200      	movs	r2, #0
 8003034:	611a      	str	r2, [r3, #16]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003036:	4b1b      	ldr	r3, [pc, #108]	@ (80030a4 <HAL_InitTick+0xe8>)
 8003038:	2200      	movs	r2, #0
 800303a:	609a      	str	r2, [r3, #8]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800303c:	4b19      	ldr	r3, [pc, #100]	@ (80030a4 <HAL_InitTick+0xe8>)
 800303e:	2200      	movs	r2, #0
 8003040:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim7);
 8003042:	4818      	ldr	r0, [pc, #96]	@ (80030a4 <HAL_InitTick+0xe8>)
 8003044:	f003 f816 	bl	8006074 <HAL_TIM_Base_Init>
 8003048:	4603      	mov	r3, r0
 800304a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 800304e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8003052:	2b00      	cmp	r3, #0
 8003054:	d11b      	bne.n	800308e <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim7);
 8003056:	4813      	ldr	r0, [pc, #76]	@ (80030a4 <HAL_InitTick+0xe8>)
 8003058:	f003 f86e 	bl	8006138 <HAL_TIM_Base_Start_IT>
 800305c:	4603      	mov	r3, r0
 800305e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8003062:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8003066:	2b00      	cmp	r3, #0
 8003068:	d111      	bne.n	800308e <HAL_InitTick+0xd2>
    {
    /* Enable the TIM7 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM7_IRQn);
 800306a:	2037      	movs	r0, #55	@ 0x37
 800306c:	f000 fcba 	bl	80039e4 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	2b0f      	cmp	r3, #15
 8003074:	d808      	bhi.n	8003088 <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM7_IRQn, TickPriority, 0U);
 8003076:	2200      	movs	r2, #0
 8003078:	6879      	ldr	r1, [r7, #4]
 800307a:	2037      	movs	r0, #55	@ 0x37
 800307c:	f000 fc96 	bl	80039ac <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003080:	4a0a      	ldr	r2, [pc, #40]	@ (80030ac <HAL_InitTick+0xf0>)
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	6013      	str	r3, [r2, #0]
 8003086:	e002      	b.n	800308e <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 8003088:	2301      	movs	r3, #1
 800308a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 800308e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8003092:	4618      	mov	r0, r3
 8003094:	3738      	adds	r7, #56	@ 0x38
 8003096:	46bd      	mov	sp, r7
 8003098:	bd80      	pop	{r7, pc}
 800309a:	bf00      	nop
 800309c:	40021000 	.word	0x40021000
 80030a0:	431bde83 	.word	0x431bde83
 80030a4:	200003ec 	.word	0x200003ec
 80030a8:	40001400 	.word	0x40001400
 80030ac:	20000004 	.word	0x20000004

080030b0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80030b0:	b480      	push	{r7}
 80030b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80030b4:	bf00      	nop
 80030b6:	e7fd      	b.n	80030b4 <NMI_Handler+0x4>

080030b8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80030b8:	b480      	push	{r7}
 80030ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80030bc:	bf00      	nop
 80030be:	e7fd      	b.n	80030bc <HardFault_Handler+0x4>

080030c0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80030c0:	b480      	push	{r7}
 80030c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80030c4:	bf00      	nop
 80030c6:	e7fd      	b.n	80030c4 <MemManage_Handler+0x4>

080030c8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80030c8:	b480      	push	{r7}
 80030ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80030cc:	bf00      	nop
 80030ce:	e7fd      	b.n	80030cc <BusFault_Handler+0x4>

080030d0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80030d0:	b480      	push	{r7}
 80030d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80030d4:	bf00      	nop
 80030d6:	e7fd      	b.n	80030d4 <UsageFault_Handler+0x4>

080030d8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80030d8:	b480      	push	{r7}
 80030da:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80030dc:	bf00      	nop
 80030de:	46bd      	mov	sp, r7
 80030e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e4:	4770      	bx	lr
	...

080030e8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80030e8:	b580      	push	{r7, lr}
 80030ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80030ec:	4802      	ldr	r0, [pc, #8]	@ (80030f8 <USART2_IRQHandler+0x10>)
 80030ee:	f003 fabf 	bl	8006670 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80030f2:	bf00      	nop
 80030f4:	bd80      	pop	{r7, pc}
 80030f6:	bf00      	nop
 80030f8:	20000248 	.word	0x20000248

080030fc <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 80030fc:	b580      	push	{r7, lr}
 80030fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8003100:	4802      	ldr	r0, [pc, #8]	@ (800310c <TIM7_IRQHandler+0x10>)
 8003102:	f003 f86d 	bl	80061e0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8003106:	bf00      	nop
 8003108:	bd80      	pop	{r7, pc}
 800310a:	bf00      	nop
 800310c:	200003ec 	.word	0x200003ec

08003110 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003110:	b480      	push	{r7}
 8003112:	af00      	add	r7, sp, #0
  return 1;
 8003114:	2301      	movs	r3, #1
}
 8003116:	4618      	mov	r0, r3
 8003118:	46bd      	mov	sp, r7
 800311a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800311e:	4770      	bx	lr

08003120 <_kill>:

int _kill(int pid, int sig)
{
 8003120:	b580      	push	{r7, lr}
 8003122:	b082      	sub	sp, #8
 8003124:	af00      	add	r7, sp, #0
 8003126:	6078      	str	r0, [r7, #4]
 8003128:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800312a:	f008 ff83 	bl	800c034 <__errno>
 800312e:	4603      	mov	r3, r0
 8003130:	2216      	movs	r2, #22
 8003132:	601a      	str	r2, [r3, #0]
  return -1;
 8003134:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003138:	4618      	mov	r0, r3
 800313a:	3708      	adds	r7, #8
 800313c:	46bd      	mov	sp, r7
 800313e:	bd80      	pop	{r7, pc}

08003140 <_exit>:

void _exit (int status)
{
 8003140:	b580      	push	{r7, lr}
 8003142:	b082      	sub	sp, #8
 8003144:	af00      	add	r7, sp, #0
 8003146:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003148:	f04f 31ff 	mov.w	r1, #4294967295
 800314c:	6878      	ldr	r0, [r7, #4]
 800314e:	f7ff ffe7 	bl	8003120 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003152:	bf00      	nop
 8003154:	e7fd      	b.n	8003152 <_exit+0x12>

08003156 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003156:	b580      	push	{r7, lr}
 8003158:	b086      	sub	sp, #24
 800315a:	af00      	add	r7, sp, #0
 800315c:	60f8      	str	r0, [r7, #12]
 800315e:	60b9      	str	r1, [r7, #8]
 8003160:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003162:	2300      	movs	r3, #0
 8003164:	617b      	str	r3, [r7, #20]
 8003166:	e00a      	b.n	800317e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003168:	f3af 8000 	nop.w
 800316c:	4601      	mov	r1, r0
 800316e:	68bb      	ldr	r3, [r7, #8]
 8003170:	1c5a      	adds	r2, r3, #1
 8003172:	60ba      	str	r2, [r7, #8]
 8003174:	b2ca      	uxtb	r2, r1
 8003176:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003178:	697b      	ldr	r3, [r7, #20]
 800317a:	3301      	adds	r3, #1
 800317c:	617b      	str	r3, [r7, #20]
 800317e:	697a      	ldr	r2, [r7, #20]
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	429a      	cmp	r2, r3
 8003184:	dbf0      	blt.n	8003168 <_read+0x12>
  }

  return len;
 8003186:	687b      	ldr	r3, [r7, #4]
}
 8003188:	4618      	mov	r0, r3
 800318a:	3718      	adds	r7, #24
 800318c:	46bd      	mov	sp, r7
 800318e:	bd80      	pop	{r7, pc}

08003190 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003190:	b580      	push	{r7, lr}
 8003192:	b086      	sub	sp, #24
 8003194:	af00      	add	r7, sp, #0
 8003196:	60f8      	str	r0, [r7, #12]
 8003198:	60b9      	str	r1, [r7, #8]
 800319a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800319c:	2300      	movs	r3, #0
 800319e:	617b      	str	r3, [r7, #20]
 80031a0:	e009      	b.n	80031b6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80031a2:	68bb      	ldr	r3, [r7, #8]
 80031a4:	1c5a      	adds	r2, r3, #1
 80031a6:	60ba      	str	r2, [r7, #8]
 80031a8:	781b      	ldrb	r3, [r3, #0]
 80031aa:	4618      	mov	r0, r3
 80031ac:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80031b0:	697b      	ldr	r3, [r7, #20]
 80031b2:	3301      	adds	r3, #1
 80031b4:	617b      	str	r3, [r7, #20]
 80031b6:	697a      	ldr	r2, [r7, #20]
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	429a      	cmp	r2, r3
 80031bc:	dbf1      	blt.n	80031a2 <_write+0x12>
  }
  return len;
 80031be:	687b      	ldr	r3, [r7, #4]
}
 80031c0:	4618      	mov	r0, r3
 80031c2:	3718      	adds	r7, #24
 80031c4:	46bd      	mov	sp, r7
 80031c6:	bd80      	pop	{r7, pc}

080031c8 <_close>:

int _close(int file)
{
 80031c8:	b480      	push	{r7}
 80031ca:	b083      	sub	sp, #12
 80031cc:	af00      	add	r7, sp, #0
 80031ce:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80031d0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80031d4:	4618      	mov	r0, r3
 80031d6:	370c      	adds	r7, #12
 80031d8:	46bd      	mov	sp, r7
 80031da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031de:	4770      	bx	lr

080031e0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80031e0:	b480      	push	{r7}
 80031e2:	b083      	sub	sp, #12
 80031e4:	af00      	add	r7, sp, #0
 80031e6:	6078      	str	r0, [r7, #4]
 80031e8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80031ea:	683b      	ldr	r3, [r7, #0]
 80031ec:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80031f0:	605a      	str	r2, [r3, #4]
  return 0;
 80031f2:	2300      	movs	r3, #0
}
 80031f4:	4618      	mov	r0, r3
 80031f6:	370c      	adds	r7, #12
 80031f8:	46bd      	mov	sp, r7
 80031fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031fe:	4770      	bx	lr

08003200 <_isatty>:

int _isatty(int file)
{
 8003200:	b480      	push	{r7}
 8003202:	b083      	sub	sp, #12
 8003204:	af00      	add	r7, sp, #0
 8003206:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003208:	2301      	movs	r3, #1
}
 800320a:	4618      	mov	r0, r3
 800320c:	370c      	adds	r7, #12
 800320e:	46bd      	mov	sp, r7
 8003210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003214:	4770      	bx	lr

08003216 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003216:	b480      	push	{r7}
 8003218:	b085      	sub	sp, #20
 800321a:	af00      	add	r7, sp, #0
 800321c:	60f8      	str	r0, [r7, #12]
 800321e:	60b9      	str	r1, [r7, #8]
 8003220:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003222:	2300      	movs	r3, #0
}
 8003224:	4618      	mov	r0, r3
 8003226:	3714      	adds	r7, #20
 8003228:	46bd      	mov	sp, r7
 800322a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800322e:	4770      	bx	lr

08003230 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003230:	b580      	push	{r7, lr}
 8003232:	b086      	sub	sp, #24
 8003234:	af00      	add	r7, sp, #0
 8003236:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003238:	4a14      	ldr	r2, [pc, #80]	@ (800328c <_sbrk+0x5c>)
 800323a:	4b15      	ldr	r3, [pc, #84]	@ (8003290 <_sbrk+0x60>)
 800323c:	1ad3      	subs	r3, r2, r3
 800323e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003240:	697b      	ldr	r3, [r7, #20]
 8003242:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003244:	4b13      	ldr	r3, [pc, #76]	@ (8003294 <_sbrk+0x64>)
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	2b00      	cmp	r3, #0
 800324a:	d102      	bne.n	8003252 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800324c:	4b11      	ldr	r3, [pc, #68]	@ (8003294 <_sbrk+0x64>)
 800324e:	4a12      	ldr	r2, [pc, #72]	@ (8003298 <_sbrk+0x68>)
 8003250:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003252:	4b10      	ldr	r3, [pc, #64]	@ (8003294 <_sbrk+0x64>)
 8003254:	681a      	ldr	r2, [r3, #0]
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	4413      	add	r3, r2
 800325a:	693a      	ldr	r2, [r7, #16]
 800325c:	429a      	cmp	r2, r3
 800325e:	d207      	bcs.n	8003270 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003260:	f008 fee8 	bl	800c034 <__errno>
 8003264:	4603      	mov	r3, r0
 8003266:	220c      	movs	r2, #12
 8003268:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800326a:	f04f 33ff 	mov.w	r3, #4294967295
 800326e:	e009      	b.n	8003284 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003270:	4b08      	ldr	r3, [pc, #32]	@ (8003294 <_sbrk+0x64>)
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003276:	4b07      	ldr	r3, [pc, #28]	@ (8003294 <_sbrk+0x64>)
 8003278:	681a      	ldr	r2, [r3, #0]
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	4413      	add	r3, r2
 800327e:	4a05      	ldr	r2, [pc, #20]	@ (8003294 <_sbrk+0x64>)
 8003280:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003282:	68fb      	ldr	r3, [r7, #12]
}
 8003284:	4618      	mov	r0, r3
 8003286:	3718      	adds	r7, #24
 8003288:	46bd      	mov	sp, r7
 800328a:	bd80      	pop	{r7, pc}
 800328c:	2000c000 	.word	0x2000c000
 8003290:	00000400 	.word	0x00000400
 8003294:	20000438 	.word	0x20000438
 8003298:	20003e90 	.word	0x20003e90

0800329c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 800329c:	b480      	push	{r7}
 800329e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80032a0:	4b06      	ldr	r3, [pc, #24]	@ (80032bc <SystemInit+0x20>)
 80032a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032a6:	4a05      	ldr	r2, [pc, #20]	@ (80032bc <SystemInit+0x20>)
 80032a8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80032ac:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80032b0:	bf00      	nop
 80032b2:	46bd      	mov	sp, r7
 80032b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b8:	4770      	bx	lr
 80032ba:	bf00      	nop
 80032bc:	e000ed00 	.word	0xe000ed00

080032c0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80032c0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80032f8 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80032c4:	f7ff ffea 	bl	800329c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80032c8:	480c      	ldr	r0, [pc, #48]	@ (80032fc <LoopForever+0x6>)
  ldr r1, =_edata
 80032ca:	490d      	ldr	r1, [pc, #52]	@ (8003300 <LoopForever+0xa>)
  ldr r2, =_sidata
 80032cc:	4a0d      	ldr	r2, [pc, #52]	@ (8003304 <LoopForever+0xe>)
  movs r3, #0
 80032ce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80032d0:	e002      	b.n	80032d8 <LoopCopyDataInit>

080032d2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80032d2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80032d4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80032d6:	3304      	adds	r3, #4

080032d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80032d8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80032da:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80032dc:	d3f9      	bcc.n	80032d2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80032de:	4a0a      	ldr	r2, [pc, #40]	@ (8003308 <LoopForever+0x12>)
  ldr r4, =_ebss
 80032e0:	4c0a      	ldr	r4, [pc, #40]	@ (800330c <LoopForever+0x16>)
  movs r3, #0
 80032e2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80032e4:	e001      	b.n	80032ea <LoopFillZerobss>

080032e6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80032e6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80032e8:	3204      	adds	r2, #4

080032ea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80032ea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80032ec:	d3fb      	bcc.n	80032e6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80032ee:	f008 fea7 	bl	800c040 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80032f2:	f7ff f9b3 	bl	800265c <main>

080032f6 <LoopForever>:

LoopForever:
    b LoopForever
 80032f6:	e7fe      	b.n	80032f6 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80032f8:	2000c000 	.word	0x2000c000
  ldr r0, =_sdata
 80032fc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003300:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8003304:	0800ee64 	.word	0x0800ee64
  ldr r2, =_sbss
 8003308:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 800330c:	20003e8c 	.word	0x20003e8c

08003310 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003310:	e7fe      	b.n	8003310 <ADC1_IRQHandler>

08003312 <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 8003312:	b480      	push	{r7}
 8003314:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 8003316:	bf00      	nop
 8003318:	46bd      	mov	sp, r7
 800331a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800331e:	4770      	bx	lr

08003320 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8003320:	b580      	push	{r7, lr}
 8003322:	b086      	sub	sp, #24
 8003324:	af04      	add	r7, sp, #16
 8003326:	4603      	mov	r3, r0
 8003328:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 800332a:	f04f 33ff 	mov.w	r3, #4294967295
 800332e:	9302      	str	r3, [sp, #8]
 8003330:	2301      	movs	r3, #1
 8003332:	9301      	str	r3, [sp, #4]
 8003334:	1dfb      	adds	r3, r7, #7
 8003336:	9300      	str	r3, [sp, #0]
 8003338:	2301      	movs	r3, #1
 800333a:	2200      	movs	r2, #0
 800333c:	2178      	movs	r1, #120	@ 0x78
 800333e:	4803      	ldr	r0, [pc, #12]	@ (800334c <ssd1306_WriteCommand+0x2c>)
 8003340:	f001 f83c 	bl	80043bc <HAL_I2C_Mem_Write>
}
 8003344:	bf00      	nop
 8003346:	3708      	adds	r7, #8
 8003348:	46bd      	mov	sp, r7
 800334a:	bd80      	pop	{r7, pc}
 800334c:	200001f4 	.word	0x200001f4

08003350 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8003350:	b580      	push	{r7, lr}
 8003352:	b086      	sub	sp, #24
 8003354:	af04      	add	r7, sp, #16
 8003356:	6078      	str	r0, [r7, #4]
 8003358:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 800335a:	683b      	ldr	r3, [r7, #0]
 800335c:	b29b      	uxth	r3, r3
 800335e:	f04f 32ff 	mov.w	r2, #4294967295
 8003362:	9202      	str	r2, [sp, #8]
 8003364:	9301      	str	r3, [sp, #4]
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	9300      	str	r3, [sp, #0]
 800336a:	2301      	movs	r3, #1
 800336c:	2240      	movs	r2, #64	@ 0x40
 800336e:	2178      	movs	r1, #120	@ 0x78
 8003370:	4803      	ldr	r0, [pc, #12]	@ (8003380 <ssd1306_WriteData+0x30>)
 8003372:	f001 f823 	bl	80043bc <HAL_I2C_Mem_Write>
}
 8003376:	bf00      	nop
 8003378:	3708      	adds	r7, #8
 800337a:	46bd      	mov	sp, r7
 800337c:	bd80      	pop	{r7, pc}
 800337e:	bf00      	nop
 8003380:	200001f4 	.word	0x200001f4

08003384 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 8003384:	b580      	push	{r7, lr}
 8003386:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 8003388:	f7ff ffc3 	bl	8003312 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 800338c:	2064      	movs	r0, #100	@ 0x64
 800338e:	f000 fa31 	bl	80037f4 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 8003392:	2000      	movs	r0, #0
 8003394:	f000 f9d8 	bl	8003748 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8003398:	2020      	movs	r0, #32
 800339a:	f7ff ffc1 	bl	8003320 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 800339e:	2000      	movs	r0, #0
 80033a0:	f7ff ffbe 	bl	8003320 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 80033a4:	20b0      	movs	r0, #176	@ 0xb0
 80033a6:	f7ff ffbb 	bl	8003320 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 80033aa:	20c8      	movs	r0, #200	@ 0xc8
 80033ac:	f7ff ffb8 	bl	8003320 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 80033b0:	2000      	movs	r0, #0
 80033b2:	f7ff ffb5 	bl	8003320 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 80033b6:	2010      	movs	r0, #16
 80033b8:	f7ff ffb2 	bl	8003320 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 80033bc:	2040      	movs	r0, #64	@ 0x40
 80033be:	f7ff ffaf 	bl	8003320 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 80033c2:	20ff      	movs	r0, #255	@ 0xff
 80033c4:	f000 f9ac 	bl	8003720 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 80033c8:	20a1      	movs	r0, #161	@ 0xa1
 80033ca:	f7ff ffa9 	bl	8003320 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 80033ce:	20a6      	movs	r0, #166	@ 0xa6
 80033d0:	f7ff ffa6 	bl	8003320 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 80033d4:	20a8      	movs	r0, #168	@ 0xa8
 80033d6:	f7ff ffa3 	bl	8003320 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 80033da:	203f      	movs	r0, #63	@ 0x3f
 80033dc:	f7ff ffa0 	bl	8003320 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 80033e0:	20a4      	movs	r0, #164	@ 0xa4
 80033e2:	f7ff ff9d 	bl	8003320 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 80033e6:	20d3      	movs	r0, #211	@ 0xd3
 80033e8:	f7ff ff9a 	bl	8003320 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 80033ec:	2000      	movs	r0, #0
 80033ee:	f7ff ff97 	bl	8003320 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 80033f2:	20d5      	movs	r0, #213	@ 0xd5
 80033f4:	f7ff ff94 	bl	8003320 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 80033f8:	20f0      	movs	r0, #240	@ 0xf0
 80033fa:	f7ff ff91 	bl	8003320 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 80033fe:	20d9      	movs	r0, #217	@ 0xd9
 8003400:	f7ff ff8e 	bl	8003320 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8003404:	2022      	movs	r0, #34	@ 0x22
 8003406:	f7ff ff8b 	bl	8003320 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 800340a:	20da      	movs	r0, #218	@ 0xda
 800340c:	f7ff ff88 	bl	8003320 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 8003410:	2012      	movs	r0, #18
 8003412:	f7ff ff85 	bl	8003320 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 8003416:	20db      	movs	r0, #219	@ 0xdb
 8003418:	f7ff ff82 	bl	8003320 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 800341c:	2020      	movs	r0, #32
 800341e:	f7ff ff7f 	bl	8003320 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8003422:	208d      	movs	r0, #141	@ 0x8d
 8003424:	f7ff ff7c 	bl	8003320 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8003428:	2014      	movs	r0, #20
 800342a:	f7ff ff79 	bl	8003320 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 800342e:	2001      	movs	r0, #1
 8003430:	f000 f98a 	bl	8003748 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8003434:	2000      	movs	r0, #0
 8003436:	f000 f80f 	bl	8003458 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 800343a:	f000 f825 	bl	8003488 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 800343e:	4b05      	ldr	r3, [pc, #20]	@ (8003454 <ssd1306_Init+0xd0>)
 8003440:	2200      	movs	r2, #0
 8003442:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8003444:	4b03      	ldr	r3, [pc, #12]	@ (8003454 <ssd1306_Init+0xd0>)
 8003446:	2200      	movs	r2, #0
 8003448:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 800344a:	4b02      	ldr	r3, [pc, #8]	@ (8003454 <ssd1306_Init+0xd0>)
 800344c:	2201      	movs	r2, #1
 800344e:	711a      	strb	r2, [r3, #4]
}
 8003450:	bf00      	nop
 8003452:	bd80      	pop	{r7, pc}
 8003454:	2000083c 	.word	0x2000083c

08003458 <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 8003458:	b580      	push	{r7, lr}
 800345a:	b082      	sub	sp, #8
 800345c:	af00      	add	r7, sp, #0
 800345e:	4603      	mov	r3, r0
 8003460:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8003462:	79fb      	ldrb	r3, [r7, #7]
 8003464:	2b00      	cmp	r3, #0
 8003466:	d101      	bne.n	800346c <ssd1306_Fill+0x14>
 8003468:	2300      	movs	r3, #0
 800346a:	e000      	b.n	800346e <ssd1306_Fill+0x16>
 800346c:	23ff      	movs	r3, #255	@ 0xff
 800346e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003472:	4619      	mov	r1, r3
 8003474:	4803      	ldr	r0, [pc, #12]	@ (8003484 <ssd1306_Fill+0x2c>)
 8003476:	f008 fd2c 	bl	800bed2 <memset>
}
 800347a:	bf00      	nop
 800347c:	3708      	adds	r7, #8
 800347e:	46bd      	mov	sp, r7
 8003480:	bd80      	pop	{r7, pc}
 8003482:	bf00      	nop
 8003484:	2000043c 	.word	0x2000043c

08003488 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 8003488:	b580      	push	{r7, lr}
 800348a:	b082      	sub	sp, #8
 800348c:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 800348e:	2300      	movs	r3, #0
 8003490:	71fb      	strb	r3, [r7, #7]
 8003492:	e016      	b.n	80034c2 <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8003494:	79fb      	ldrb	r3, [r7, #7]
 8003496:	3b50      	subs	r3, #80	@ 0x50
 8003498:	b2db      	uxtb	r3, r3
 800349a:	4618      	mov	r0, r3
 800349c:	f7ff ff40 	bl	8003320 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 80034a0:	2000      	movs	r0, #0
 80034a2:	f7ff ff3d 	bl	8003320 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 80034a6:	2010      	movs	r0, #16
 80034a8:	f7ff ff3a 	bl	8003320 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 80034ac:	79fb      	ldrb	r3, [r7, #7]
 80034ae:	01db      	lsls	r3, r3, #7
 80034b0:	4a08      	ldr	r2, [pc, #32]	@ (80034d4 <ssd1306_UpdateScreen+0x4c>)
 80034b2:	4413      	add	r3, r2
 80034b4:	2180      	movs	r1, #128	@ 0x80
 80034b6:	4618      	mov	r0, r3
 80034b8:	f7ff ff4a 	bl	8003350 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 80034bc:	79fb      	ldrb	r3, [r7, #7]
 80034be:	3301      	adds	r3, #1
 80034c0:	71fb      	strb	r3, [r7, #7]
 80034c2:	79fb      	ldrb	r3, [r7, #7]
 80034c4:	2b07      	cmp	r3, #7
 80034c6:	d9e5      	bls.n	8003494 <ssd1306_UpdateScreen+0xc>
    }
}
 80034c8:	bf00      	nop
 80034ca:	bf00      	nop
 80034cc:	3708      	adds	r7, #8
 80034ce:	46bd      	mov	sp, r7
 80034d0:	bd80      	pop	{r7, pc}
 80034d2:	bf00      	nop
 80034d4:	2000043c 	.word	0x2000043c

080034d8 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 80034d8:	b480      	push	{r7}
 80034da:	b083      	sub	sp, #12
 80034dc:	af00      	add	r7, sp, #0
 80034de:	4603      	mov	r3, r0
 80034e0:	71fb      	strb	r3, [r7, #7]
 80034e2:	460b      	mov	r3, r1
 80034e4:	71bb      	strb	r3, [r7, #6]
 80034e6:	4613      	mov	r3, r2
 80034e8:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 80034ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	db3d      	blt.n	800356e <ssd1306_DrawPixel+0x96>
 80034f2:	79bb      	ldrb	r3, [r7, #6]
 80034f4:	2b3f      	cmp	r3, #63	@ 0x3f
 80034f6:	d83a      	bhi.n	800356e <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 80034f8:	797b      	ldrb	r3, [r7, #5]
 80034fa:	2b01      	cmp	r3, #1
 80034fc:	d11a      	bne.n	8003534 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 80034fe:	79fa      	ldrb	r2, [r7, #7]
 8003500:	79bb      	ldrb	r3, [r7, #6]
 8003502:	08db      	lsrs	r3, r3, #3
 8003504:	b2d8      	uxtb	r0, r3
 8003506:	4603      	mov	r3, r0
 8003508:	01db      	lsls	r3, r3, #7
 800350a:	4413      	add	r3, r2
 800350c:	4a1b      	ldr	r2, [pc, #108]	@ (800357c <ssd1306_DrawPixel+0xa4>)
 800350e:	5cd3      	ldrb	r3, [r2, r3]
 8003510:	b25a      	sxtb	r2, r3
 8003512:	79bb      	ldrb	r3, [r7, #6]
 8003514:	f003 0307 	and.w	r3, r3, #7
 8003518:	2101      	movs	r1, #1
 800351a:	fa01 f303 	lsl.w	r3, r1, r3
 800351e:	b25b      	sxtb	r3, r3
 8003520:	4313      	orrs	r3, r2
 8003522:	b259      	sxtb	r1, r3
 8003524:	79fa      	ldrb	r2, [r7, #7]
 8003526:	4603      	mov	r3, r0
 8003528:	01db      	lsls	r3, r3, #7
 800352a:	4413      	add	r3, r2
 800352c:	b2c9      	uxtb	r1, r1
 800352e:	4a13      	ldr	r2, [pc, #76]	@ (800357c <ssd1306_DrawPixel+0xa4>)
 8003530:	54d1      	strb	r1, [r2, r3]
 8003532:	e01d      	b.n	8003570 <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8003534:	79fa      	ldrb	r2, [r7, #7]
 8003536:	79bb      	ldrb	r3, [r7, #6]
 8003538:	08db      	lsrs	r3, r3, #3
 800353a:	b2d8      	uxtb	r0, r3
 800353c:	4603      	mov	r3, r0
 800353e:	01db      	lsls	r3, r3, #7
 8003540:	4413      	add	r3, r2
 8003542:	4a0e      	ldr	r2, [pc, #56]	@ (800357c <ssd1306_DrawPixel+0xa4>)
 8003544:	5cd3      	ldrb	r3, [r2, r3]
 8003546:	b25a      	sxtb	r2, r3
 8003548:	79bb      	ldrb	r3, [r7, #6]
 800354a:	f003 0307 	and.w	r3, r3, #7
 800354e:	2101      	movs	r1, #1
 8003550:	fa01 f303 	lsl.w	r3, r1, r3
 8003554:	b25b      	sxtb	r3, r3
 8003556:	43db      	mvns	r3, r3
 8003558:	b25b      	sxtb	r3, r3
 800355a:	4013      	ands	r3, r2
 800355c:	b259      	sxtb	r1, r3
 800355e:	79fa      	ldrb	r2, [r7, #7]
 8003560:	4603      	mov	r3, r0
 8003562:	01db      	lsls	r3, r3, #7
 8003564:	4413      	add	r3, r2
 8003566:	b2c9      	uxtb	r1, r1
 8003568:	4a04      	ldr	r2, [pc, #16]	@ (800357c <ssd1306_DrawPixel+0xa4>)
 800356a:	54d1      	strb	r1, [r2, r3]
 800356c:	e000      	b.n	8003570 <ssd1306_DrawPixel+0x98>
        return;
 800356e:	bf00      	nop
    }
}
 8003570:	370c      	adds	r7, #12
 8003572:	46bd      	mov	sp, r7
 8003574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003578:	4770      	bx	lr
 800357a:	bf00      	nop
 800357c:	2000043c 	.word	0x2000043c

08003580 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8003580:	b590      	push	{r4, r7, lr}
 8003582:	b089      	sub	sp, #36	@ 0x24
 8003584:	af00      	add	r7, sp, #0
 8003586:	4604      	mov	r4, r0
 8003588:	4638      	mov	r0, r7
 800358a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 800358e:	4623      	mov	r3, r4
 8003590:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 8003592:	7bfb      	ldrb	r3, [r7, #15]
 8003594:	2b1f      	cmp	r3, #31
 8003596:	d902      	bls.n	800359e <ssd1306_WriteChar+0x1e>
 8003598:	7bfb      	ldrb	r3, [r7, #15]
 800359a:	2b7e      	cmp	r3, #126	@ 0x7e
 800359c:	d901      	bls.n	80035a2 <ssd1306_WriteChar+0x22>
        return 0;
 800359e:	2300      	movs	r3, #0
 80035a0:	e079      	b.n	8003696 <ssd1306_WriteChar+0x116>
    
    // Char width is not equal to font width for proportional font
    const uint8_t char_width = Font.char_width ? Font.char_width[ch-32] : Font.width;
 80035a2:	68bb      	ldr	r3, [r7, #8]
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d005      	beq.n	80035b4 <ssd1306_WriteChar+0x34>
 80035a8:	68ba      	ldr	r2, [r7, #8]
 80035aa:	7bfb      	ldrb	r3, [r7, #15]
 80035ac:	3b20      	subs	r3, #32
 80035ae:	4413      	add	r3, r2
 80035b0:	781b      	ldrb	r3, [r3, #0]
 80035b2:	e000      	b.n	80035b6 <ssd1306_WriteChar+0x36>
 80035b4:	783b      	ldrb	r3, [r7, #0]
 80035b6:	75fb      	strb	r3, [r7, #23]
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 80035b8:	4b39      	ldr	r3, [pc, #228]	@ (80036a0 <ssd1306_WriteChar+0x120>)
 80035ba:	881b      	ldrh	r3, [r3, #0]
 80035bc:	461a      	mov	r2, r3
 80035be:	7dfb      	ldrb	r3, [r7, #23]
 80035c0:	4413      	add	r3, r2
 80035c2:	2b80      	cmp	r3, #128	@ 0x80
 80035c4:	dc06      	bgt.n	80035d4 <ssd1306_WriteChar+0x54>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 80035c6:	4b36      	ldr	r3, [pc, #216]	@ (80036a0 <ssd1306_WriteChar+0x120>)
 80035c8:	885b      	ldrh	r3, [r3, #2]
 80035ca:	461a      	mov	r2, r3
 80035cc:	787b      	ldrb	r3, [r7, #1]
 80035ce:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 80035d0:	2b40      	cmp	r3, #64	@ 0x40
 80035d2:	dd01      	ble.n	80035d8 <ssd1306_WriteChar+0x58>
    {
        // Not enough space on current line
        return 0;
 80035d4:	2300      	movs	r3, #0
 80035d6:	e05e      	b.n	8003696 <ssd1306_WriteChar+0x116>
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 80035d8:	2300      	movs	r3, #0
 80035da:	61fb      	str	r3, [r7, #28]
 80035dc:	e04d      	b.n	800367a <ssd1306_WriteChar+0xfa>
        b = Font.data[(ch - 32) * Font.height + i];
 80035de:	687a      	ldr	r2, [r7, #4]
 80035e0:	7bfb      	ldrb	r3, [r7, #15]
 80035e2:	3b20      	subs	r3, #32
 80035e4:	7879      	ldrb	r1, [r7, #1]
 80035e6:	fb01 f303 	mul.w	r3, r1, r3
 80035ea:	4619      	mov	r1, r3
 80035ec:	69fb      	ldr	r3, [r7, #28]
 80035ee:	440b      	add	r3, r1
 80035f0:	005b      	lsls	r3, r3, #1
 80035f2:	4413      	add	r3, r2
 80035f4:	881b      	ldrh	r3, [r3, #0]
 80035f6:	613b      	str	r3, [r7, #16]
        for(j = 0; j < char_width; j++) {
 80035f8:	2300      	movs	r3, #0
 80035fa:	61bb      	str	r3, [r7, #24]
 80035fc:	e036      	b.n	800366c <ssd1306_WriteChar+0xec>
            if((b << j) & 0x8000)  {
 80035fe:	693a      	ldr	r2, [r7, #16]
 8003600:	69bb      	ldr	r3, [r7, #24]
 8003602:	fa02 f303 	lsl.w	r3, r2, r3
 8003606:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800360a:	2b00      	cmp	r3, #0
 800360c:	d013      	beq.n	8003636 <ssd1306_WriteChar+0xb6>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 800360e:	4b24      	ldr	r3, [pc, #144]	@ (80036a0 <ssd1306_WriteChar+0x120>)
 8003610:	881b      	ldrh	r3, [r3, #0]
 8003612:	b2da      	uxtb	r2, r3
 8003614:	69bb      	ldr	r3, [r7, #24]
 8003616:	b2db      	uxtb	r3, r3
 8003618:	4413      	add	r3, r2
 800361a:	b2d8      	uxtb	r0, r3
 800361c:	4b20      	ldr	r3, [pc, #128]	@ (80036a0 <ssd1306_WriteChar+0x120>)
 800361e:	885b      	ldrh	r3, [r3, #2]
 8003620:	b2da      	uxtb	r2, r3
 8003622:	69fb      	ldr	r3, [r7, #28]
 8003624:	b2db      	uxtb	r3, r3
 8003626:	4413      	add	r3, r2
 8003628:	b2db      	uxtb	r3, r3
 800362a:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 800362e:	4619      	mov	r1, r3
 8003630:	f7ff ff52 	bl	80034d8 <ssd1306_DrawPixel>
 8003634:	e017      	b.n	8003666 <ssd1306_WriteChar+0xe6>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8003636:	4b1a      	ldr	r3, [pc, #104]	@ (80036a0 <ssd1306_WriteChar+0x120>)
 8003638:	881b      	ldrh	r3, [r3, #0]
 800363a:	b2da      	uxtb	r2, r3
 800363c:	69bb      	ldr	r3, [r7, #24]
 800363e:	b2db      	uxtb	r3, r3
 8003640:	4413      	add	r3, r2
 8003642:	b2d8      	uxtb	r0, r3
 8003644:	4b16      	ldr	r3, [pc, #88]	@ (80036a0 <ssd1306_WriteChar+0x120>)
 8003646:	885b      	ldrh	r3, [r3, #2]
 8003648:	b2da      	uxtb	r2, r3
 800364a:	69fb      	ldr	r3, [r7, #28]
 800364c:	b2db      	uxtb	r3, r3
 800364e:	4413      	add	r3, r2
 8003650:	b2d9      	uxtb	r1, r3
 8003652:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8003656:	2b00      	cmp	r3, #0
 8003658:	bf0c      	ite	eq
 800365a:	2301      	moveq	r3, #1
 800365c:	2300      	movne	r3, #0
 800365e:	b2db      	uxtb	r3, r3
 8003660:	461a      	mov	r2, r3
 8003662:	f7ff ff39 	bl	80034d8 <ssd1306_DrawPixel>
        for(j = 0; j < char_width; j++) {
 8003666:	69bb      	ldr	r3, [r7, #24]
 8003668:	3301      	adds	r3, #1
 800366a:	61bb      	str	r3, [r7, #24]
 800366c:	7dfb      	ldrb	r3, [r7, #23]
 800366e:	69ba      	ldr	r2, [r7, #24]
 8003670:	429a      	cmp	r2, r3
 8003672:	d3c4      	bcc.n	80035fe <ssd1306_WriteChar+0x7e>
    for(i = 0; i < Font.height; i++) {
 8003674:	69fb      	ldr	r3, [r7, #28]
 8003676:	3301      	adds	r3, #1
 8003678:	61fb      	str	r3, [r7, #28]
 800367a:	787b      	ldrb	r3, [r7, #1]
 800367c:	461a      	mov	r2, r3
 800367e:	69fb      	ldr	r3, [r7, #28]
 8003680:	4293      	cmp	r3, r2
 8003682:	d3ac      	bcc.n	80035de <ssd1306_WriteChar+0x5e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += char_width;
 8003684:	4b06      	ldr	r3, [pc, #24]	@ (80036a0 <ssd1306_WriteChar+0x120>)
 8003686:	881a      	ldrh	r2, [r3, #0]
 8003688:	7dfb      	ldrb	r3, [r7, #23]
 800368a:	b29b      	uxth	r3, r3
 800368c:	4413      	add	r3, r2
 800368e:	b29a      	uxth	r2, r3
 8003690:	4b03      	ldr	r3, [pc, #12]	@ (80036a0 <ssd1306_WriteChar+0x120>)
 8003692:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8003694:	7bfb      	ldrb	r3, [r7, #15]
}
 8003696:	4618      	mov	r0, r3
 8003698:	3724      	adds	r7, #36	@ 0x24
 800369a:	46bd      	mov	sp, r7
 800369c:	bd90      	pop	{r4, r7, pc}
 800369e:	bf00      	nop
 80036a0:	2000083c 	.word	0x2000083c

080036a4 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 80036a4:	b580      	push	{r7, lr}
 80036a6:	b086      	sub	sp, #24
 80036a8:	af02      	add	r7, sp, #8
 80036aa:	60f8      	str	r0, [r7, #12]
 80036ac:	4638      	mov	r0, r7
 80036ae:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 80036b2:	e013      	b.n	80036dc <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	7818      	ldrb	r0, [r3, #0]
 80036b8:	7e3b      	ldrb	r3, [r7, #24]
 80036ba:	9300      	str	r3, [sp, #0]
 80036bc:	463b      	mov	r3, r7
 80036be:	cb0e      	ldmia	r3, {r1, r2, r3}
 80036c0:	f7ff ff5e 	bl	8003580 <ssd1306_WriteChar>
 80036c4:	4603      	mov	r3, r0
 80036c6:	461a      	mov	r2, r3
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	781b      	ldrb	r3, [r3, #0]
 80036cc:	429a      	cmp	r2, r3
 80036ce:	d002      	beq.n	80036d6 <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	781b      	ldrb	r3, [r3, #0]
 80036d4:	e008      	b.n	80036e8 <ssd1306_WriteString+0x44>
        }
        str++;
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	3301      	adds	r3, #1
 80036da:	60fb      	str	r3, [r7, #12]
    while (*str) {
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	781b      	ldrb	r3, [r3, #0]
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d1e7      	bne.n	80036b4 <ssd1306_WriteString+0x10>
    }
    
    // Everything ok
    return *str;
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	781b      	ldrb	r3, [r3, #0]
}
 80036e8:	4618      	mov	r0, r3
 80036ea:	3710      	adds	r7, #16
 80036ec:	46bd      	mov	sp, r7
 80036ee:	bd80      	pop	{r7, pc}

080036f0 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 80036f0:	b480      	push	{r7}
 80036f2:	b083      	sub	sp, #12
 80036f4:	af00      	add	r7, sp, #0
 80036f6:	4603      	mov	r3, r0
 80036f8:	460a      	mov	r2, r1
 80036fa:	71fb      	strb	r3, [r7, #7]
 80036fc:	4613      	mov	r3, r2
 80036fe:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8003700:	79fb      	ldrb	r3, [r7, #7]
 8003702:	b29a      	uxth	r2, r3
 8003704:	4b05      	ldr	r3, [pc, #20]	@ (800371c <ssd1306_SetCursor+0x2c>)
 8003706:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8003708:	79bb      	ldrb	r3, [r7, #6]
 800370a:	b29a      	uxth	r2, r3
 800370c:	4b03      	ldr	r3, [pc, #12]	@ (800371c <ssd1306_SetCursor+0x2c>)
 800370e:	805a      	strh	r2, [r3, #2]
}
 8003710:	bf00      	nop
 8003712:	370c      	adds	r7, #12
 8003714:	46bd      	mov	sp, r7
 8003716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800371a:	4770      	bx	lr
 800371c:	2000083c 	.word	0x2000083c

08003720 <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 8003720:	b580      	push	{r7, lr}
 8003722:	b084      	sub	sp, #16
 8003724:	af00      	add	r7, sp, #0
 8003726:	4603      	mov	r3, r0
 8003728:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 800372a:	2381      	movs	r3, #129	@ 0x81
 800372c:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 800372e:	7bfb      	ldrb	r3, [r7, #15]
 8003730:	4618      	mov	r0, r3
 8003732:	f7ff fdf5 	bl	8003320 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8003736:	79fb      	ldrb	r3, [r7, #7]
 8003738:	4618      	mov	r0, r3
 800373a:	f7ff fdf1 	bl	8003320 <ssd1306_WriteCommand>
}
 800373e:	bf00      	nop
 8003740:	3710      	adds	r7, #16
 8003742:	46bd      	mov	sp, r7
 8003744:	bd80      	pop	{r7, pc}
	...

08003748 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8003748:	b580      	push	{r7, lr}
 800374a:	b084      	sub	sp, #16
 800374c:	af00      	add	r7, sp, #0
 800374e:	4603      	mov	r3, r0
 8003750:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8003752:	79fb      	ldrb	r3, [r7, #7]
 8003754:	2b00      	cmp	r3, #0
 8003756:	d005      	beq.n	8003764 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8003758:	23af      	movs	r3, #175	@ 0xaf
 800375a:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 800375c:	4b08      	ldr	r3, [pc, #32]	@ (8003780 <ssd1306_SetDisplayOn+0x38>)
 800375e:	2201      	movs	r2, #1
 8003760:	715a      	strb	r2, [r3, #5]
 8003762:	e004      	b.n	800376e <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8003764:	23ae      	movs	r3, #174	@ 0xae
 8003766:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8003768:	4b05      	ldr	r3, [pc, #20]	@ (8003780 <ssd1306_SetDisplayOn+0x38>)
 800376a:	2200      	movs	r2, #0
 800376c:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 800376e:	7bfb      	ldrb	r3, [r7, #15]
 8003770:	4618      	mov	r0, r3
 8003772:	f7ff fdd5 	bl	8003320 <ssd1306_WriteCommand>
}
 8003776:	bf00      	nop
 8003778:	3710      	adds	r7, #16
 800377a:	46bd      	mov	sp, r7
 800377c:	bd80      	pop	{r7, pc}
 800377e:	bf00      	nop
 8003780:	2000083c 	.word	0x2000083c

08003784 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003784:	b580      	push	{r7, lr}
 8003786:	b082      	sub	sp, #8
 8003788:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800378a:	2300      	movs	r3, #0
 800378c:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800378e:	2003      	movs	r0, #3
 8003790:	f000 f901 	bl	8003996 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003794:	200f      	movs	r0, #15
 8003796:	f7ff fc11 	bl	8002fbc <HAL_InitTick>
 800379a:	4603      	mov	r3, r0
 800379c:	2b00      	cmp	r3, #0
 800379e:	d002      	beq.n	80037a6 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80037a0:	2301      	movs	r3, #1
 80037a2:	71fb      	strb	r3, [r7, #7]
 80037a4:	e001      	b.n	80037aa <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80037a6:	f7ff fb17 	bl	8002dd8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80037aa:	79fb      	ldrb	r3, [r7, #7]
}
 80037ac:	4618      	mov	r0, r3
 80037ae:	3708      	adds	r7, #8
 80037b0:	46bd      	mov	sp, r7
 80037b2:	bd80      	pop	{r7, pc}

080037b4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80037b4:	b480      	push	{r7}
 80037b6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80037b8:	4b06      	ldr	r3, [pc, #24]	@ (80037d4 <HAL_IncTick+0x20>)
 80037ba:	781b      	ldrb	r3, [r3, #0]
 80037bc:	461a      	mov	r2, r3
 80037be:	4b06      	ldr	r3, [pc, #24]	@ (80037d8 <HAL_IncTick+0x24>)
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	4413      	add	r3, r2
 80037c4:	4a04      	ldr	r2, [pc, #16]	@ (80037d8 <HAL_IncTick+0x24>)
 80037c6:	6013      	str	r3, [r2, #0]
}
 80037c8:	bf00      	nop
 80037ca:	46bd      	mov	sp, r7
 80037cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d0:	4770      	bx	lr
 80037d2:	bf00      	nop
 80037d4:	20000008 	.word	0x20000008
 80037d8:	20000844 	.word	0x20000844

080037dc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80037dc:	b480      	push	{r7}
 80037de:	af00      	add	r7, sp, #0
  return uwTick;
 80037e0:	4b03      	ldr	r3, [pc, #12]	@ (80037f0 <HAL_GetTick+0x14>)
 80037e2:	681b      	ldr	r3, [r3, #0]
}
 80037e4:	4618      	mov	r0, r3
 80037e6:	46bd      	mov	sp, r7
 80037e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ec:	4770      	bx	lr
 80037ee:	bf00      	nop
 80037f0:	20000844 	.word	0x20000844

080037f4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80037f4:	b580      	push	{r7, lr}
 80037f6:	b084      	sub	sp, #16
 80037f8:	af00      	add	r7, sp, #0
 80037fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80037fc:	f7ff ffee 	bl	80037dc <HAL_GetTick>
 8003800:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	f1b3 3fff 	cmp.w	r3, #4294967295
 800380c:	d005      	beq.n	800381a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800380e:	4b0a      	ldr	r3, [pc, #40]	@ (8003838 <HAL_Delay+0x44>)
 8003810:	781b      	ldrb	r3, [r3, #0]
 8003812:	461a      	mov	r2, r3
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	4413      	add	r3, r2
 8003818:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800381a:	bf00      	nop
 800381c:	f7ff ffde 	bl	80037dc <HAL_GetTick>
 8003820:	4602      	mov	r2, r0
 8003822:	68bb      	ldr	r3, [r7, #8]
 8003824:	1ad3      	subs	r3, r2, r3
 8003826:	68fa      	ldr	r2, [r7, #12]
 8003828:	429a      	cmp	r2, r3
 800382a:	d8f7      	bhi.n	800381c <HAL_Delay+0x28>
  {
  }
}
 800382c:	bf00      	nop
 800382e:	bf00      	nop
 8003830:	3710      	adds	r7, #16
 8003832:	46bd      	mov	sp, r7
 8003834:	bd80      	pop	{r7, pc}
 8003836:	bf00      	nop
 8003838:	20000008 	.word	0x20000008

0800383c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800383c:	b480      	push	{r7}
 800383e:	b085      	sub	sp, #20
 8003840:	af00      	add	r7, sp, #0
 8003842:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	f003 0307 	and.w	r3, r3, #7
 800384a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800384c:	4b0c      	ldr	r3, [pc, #48]	@ (8003880 <__NVIC_SetPriorityGrouping+0x44>)
 800384e:	68db      	ldr	r3, [r3, #12]
 8003850:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003852:	68ba      	ldr	r2, [r7, #8]
 8003854:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003858:	4013      	ands	r3, r2
 800385a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003860:	68bb      	ldr	r3, [r7, #8]
 8003862:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003864:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003868:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800386c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800386e:	4a04      	ldr	r2, [pc, #16]	@ (8003880 <__NVIC_SetPriorityGrouping+0x44>)
 8003870:	68bb      	ldr	r3, [r7, #8]
 8003872:	60d3      	str	r3, [r2, #12]
}
 8003874:	bf00      	nop
 8003876:	3714      	adds	r7, #20
 8003878:	46bd      	mov	sp, r7
 800387a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800387e:	4770      	bx	lr
 8003880:	e000ed00 	.word	0xe000ed00

08003884 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003884:	b480      	push	{r7}
 8003886:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003888:	4b04      	ldr	r3, [pc, #16]	@ (800389c <__NVIC_GetPriorityGrouping+0x18>)
 800388a:	68db      	ldr	r3, [r3, #12]
 800388c:	0a1b      	lsrs	r3, r3, #8
 800388e:	f003 0307 	and.w	r3, r3, #7
}
 8003892:	4618      	mov	r0, r3
 8003894:	46bd      	mov	sp, r7
 8003896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800389a:	4770      	bx	lr
 800389c:	e000ed00 	.word	0xe000ed00

080038a0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80038a0:	b480      	push	{r7}
 80038a2:	b083      	sub	sp, #12
 80038a4:	af00      	add	r7, sp, #0
 80038a6:	4603      	mov	r3, r0
 80038a8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80038aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	db0b      	blt.n	80038ca <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80038b2:	79fb      	ldrb	r3, [r7, #7]
 80038b4:	f003 021f 	and.w	r2, r3, #31
 80038b8:	4907      	ldr	r1, [pc, #28]	@ (80038d8 <__NVIC_EnableIRQ+0x38>)
 80038ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038be:	095b      	lsrs	r3, r3, #5
 80038c0:	2001      	movs	r0, #1
 80038c2:	fa00 f202 	lsl.w	r2, r0, r2
 80038c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80038ca:	bf00      	nop
 80038cc:	370c      	adds	r7, #12
 80038ce:	46bd      	mov	sp, r7
 80038d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d4:	4770      	bx	lr
 80038d6:	bf00      	nop
 80038d8:	e000e100 	.word	0xe000e100

080038dc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80038dc:	b480      	push	{r7}
 80038de:	b083      	sub	sp, #12
 80038e0:	af00      	add	r7, sp, #0
 80038e2:	4603      	mov	r3, r0
 80038e4:	6039      	str	r1, [r7, #0]
 80038e6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80038e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	db0a      	blt.n	8003906 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80038f0:	683b      	ldr	r3, [r7, #0]
 80038f2:	b2da      	uxtb	r2, r3
 80038f4:	490c      	ldr	r1, [pc, #48]	@ (8003928 <__NVIC_SetPriority+0x4c>)
 80038f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038fa:	0112      	lsls	r2, r2, #4
 80038fc:	b2d2      	uxtb	r2, r2
 80038fe:	440b      	add	r3, r1
 8003900:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003904:	e00a      	b.n	800391c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003906:	683b      	ldr	r3, [r7, #0]
 8003908:	b2da      	uxtb	r2, r3
 800390a:	4908      	ldr	r1, [pc, #32]	@ (800392c <__NVIC_SetPriority+0x50>)
 800390c:	79fb      	ldrb	r3, [r7, #7]
 800390e:	f003 030f 	and.w	r3, r3, #15
 8003912:	3b04      	subs	r3, #4
 8003914:	0112      	lsls	r2, r2, #4
 8003916:	b2d2      	uxtb	r2, r2
 8003918:	440b      	add	r3, r1
 800391a:	761a      	strb	r2, [r3, #24]
}
 800391c:	bf00      	nop
 800391e:	370c      	adds	r7, #12
 8003920:	46bd      	mov	sp, r7
 8003922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003926:	4770      	bx	lr
 8003928:	e000e100 	.word	0xe000e100
 800392c:	e000ed00 	.word	0xe000ed00

08003930 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003930:	b480      	push	{r7}
 8003932:	b089      	sub	sp, #36	@ 0x24
 8003934:	af00      	add	r7, sp, #0
 8003936:	60f8      	str	r0, [r7, #12]
 8003938:	60b9      	str	r1, [r7, #8]
 800393a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	f003 0307 	and.w	r3, r3, #7
 8003942:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003944:	69fb      	ldr	r3, [r7, #28]
 8003946:	f1c3 0307 	rsb	r3, r3, #7
 800394a:	2b04      	cmp	r3, #4
 800394c:	bf28      	it	cs
 800394e:	2304      	movcs	r3, #4
 8003950:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003952:	69fb      	ldr	r3, [r7, #28]
 8003954:	3304      	adds	r3, #4
 8003956:	2b06      	cmp	r3, #6
 8003958:	d902      	bls.n	8003960 <NVIC_EncodePriority+0x30>
 800395a:	69fb      	ldr	r3, [r7, #28]
 800395c:	3b03      	subs	r3, #3
 800395e:	e000      	b.n	8003962 <NVIC_EncodePriority+0x32>
 8003960:	2300      	movs	r3, #0
 8003962:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003964:	f04f 32ff 	mov.w	r2, #4294967295
 8003968:	69bb      	ldr	r3, [r7, #24]
 800396a:	fa02 f303 	lsl.w	r3, r2, r3
 800396e:	43da      	mvns	r2, r3
 8003970:	68bb      	ldr	r3, [r7, #8]
 8003972:	401a      	ands	r2, r3
 8003974:	697b      	ldr	r3, [r7, #20]
 8003976:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003978:	f04f 31ff 	mov.w	r1, #4294967295
 800397c:	697b      	ldr	r3, [r7, #20]
 800397e:	fa01 f303 	lsl.w	r3, r1, r3
 8003982:	43d9      	mvns	r1, r3
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003988:	4313      	orrs	r3, r2
         );
}
 800398a:	4618      	mov	r0, r3
 800398c:	3724      	adds	r7, #36	@ 0x24
 800398e:	46bd      	mov	sp, r7
 8003990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003994:	4770      	bx	lr

08003996 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003996:	b580      	push	{r7, lr}
 8003998:	b082      	sub	sp, #8
 800399a:	af00      	add	r7, sp, #0
 800399c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800399e:	6878      	ldr	r0, [r7, #4]
 80039a0:	f7ff ff4c 	bl	800383c <__NVIC_SetPriorityGrouping>
}
 80039a4:	bf00      	nop
 80039a6:	3708      	adds	r7, #8
 80039a8:	46bd      	mov	sp, r7
 80039aa:	bd80      	pop	{r7, pc}

080039ac <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80039ac:	b580      	push	{r7, lr}
 80039ae:	b086      	sub	sp, #24
 80039b0:	af00      	add	r7, sp, #0
 80039b2:	4603      	mov	r3, r0
 80039b4:	60b9      	str	r1, [r7, #8]
 80039b6:	607a      	str	r2, [r7, #4]
 80039b8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80039ba:	2300      	movs	r3, #0
 80039bc:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80039be:	f7ff ff61 	bl	8003884 <__NVIC_GetPriorityGrouping>
 80039c2:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80039c4:	687a      	ldr	r2, [r7, #4]
 80039c6:	68b9      	ldr	r1, [r7, #8]
 80039c8:	6978      	ldr	r0, [r7, #20]
 80039ca:	f7ff ffb1 	bl	8003930 <NVIC_EncodePriority>
 80039ce:	4602      	mov	r2, r0
 80039d0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80039d4:	4611      	mov	r1, r2
 80039d6:	4618      	mov	r0, r3
 80039d8:	f7ff ff80 	bl	80038dc <__NVIC_SetPriority>
}
 80039dc:	bf00      	nop
 80039de:	3718      	adds	r7, #24
 80039e0:	46bd      	mov	sp, r7
 80039e2:	bd80      	pop	{r7, pc}

080039e4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80039e4:	b580      	push	{r7, lr}
 80039e6:	b082      	sub	sp, #8
 80039e8:	af00      	add	r7, sp, #0
 80039ea:	4603      	mov	r3, r0
 80039ec:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80039ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039f2:	4618      	mov	r0, r3
 80039f4:	f7ff ff54 	bl	80038a0 <__NVIC_EnableIRQ>
}
 80039f8:	bf00      	nop
 80039fa:	3708      	adds	r7, #8
 80039fc:	46bd      	mov	sp, r7
 80039fe:	bd80      	pop	{r7, pc}

08003a00 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003a00:	b480      	push	{r7}
 8003a02:	b085      	sub	sp, #20
 8003a04:	af00      	add	r7, sp, #0
 8003a06:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003a08:	2300      	movs	r3, #0
 8003a0a:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003a12:	b2db      	uxtb	r3, r3
 8003a14:	2b02      	cmp	r3, #2
 8003a16:	d008      	beq.n	8003a2a <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	2204      	movs	r2, #4
 8003a1c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	2200      	movs	r2, #0
 8003a22:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8003a26:	2301      	movs	r3, #1
 8003a28:	e022      	b.n	8003a70 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	681a      	ldr	r2, [r3, #0]
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	f022 020e 	bic.w	r2, r2, #14
 8003a38:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	681a      	ldr	r2, [r3, #0]
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	f022 0201 	bic.w	r2, r2, #1
 8003a48:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a4e:	f003 021c 	and.w	r2, r3, #28
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a56:	2101      	movs	r1, #1
 8003a58:	fa01 f202 	lsl.w	r2, r1, r2
 8003a5c:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	2201      	movs	r2, #1
 8003a62:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	2200      	movs	r2, #0
 8003a6a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8003a6e:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8003a70:	4618      	mov	r0, r3
 8003a72:	3714      	adds	r7, #20
 8003a74:	46bd      	mov	sp, r7
 8003a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a7a:	4770      	bx	lr

08003a7c <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003a7c:	b580      	push	{r7, lr}
 8003a7e:	b084      	sub	sp, #16
 8003a80:	af00      	add	r7, sp, #0
 8003a82:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003a84:	2300      	movs	r3, #0
 8003a86:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003a8e:	b2db      	uxtb	r3, r3
 8003a90:	2b02      	cmp	r3, #2
 8003a92:	d005      	beq.n	8003aa0 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	2204      	movs	r2, #4
 8003a98:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8003a9a:	2301      	movs	r3, #1
 8003a9c:	73fb      	strb	r3, [r7, #15]
 8003a9e:	e029      	b.n	8003af4 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	681a      	ldr	r2, [r3, #0]
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	f022 020e 	bic.w	r2, r2, #14
 8003aae:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	681a      	ldr	r2, [r3, #0]
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	f022 0201 	bic.w	r2, r2, #1
 8003abe:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ac4:	f003 021c 	and.w	r2, r3, #28
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003acc:	2101      	movs	r1, #1
 8003ace:	fa01 f202 	lsl.w	r2, r1, r2
 8003ad2:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	2201      	movs	r2, #1
 8003ad8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	2200      	movs	r2, #0
 8003ae0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d003      	beq.n	8003af4 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003af0:	6878      	ldr	r0, [r7, #4]
 8003af2:	4798      	blx	r3
    }
  }
  return status;
 8003af4:	7bfb      	ldrb	r3, [r7, #15]
}
 8003af6:	4618      	mov	r0, r3
 8003af8:	3710      	adds	r7, #16
 8003afa:	46bd      	mov	sp, r7
 8003afc:	bd80      	pop	{r7, pc}
	...

08003b00 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003b00:	b480      	push	{r7}
 8003b02:	b087      	sub	sp, #28
 8003b04:	af00      	add	r7, sp, #0
 8003b06:	6078      	str	r0, [r7, #4]
 8003b08:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003b0a:	2300      	movs	r3, #0
 8003b0c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003b0e:	e148      	b.n	8003da2 <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003b10:	683b      	ldr	r3, [r7, #0]
 8003b12:	681a      	ldr	r2, [r3, #0]
 8003b14:	2101      	movs	r1, #1
 8003b16:	697b      	ldr	r3, [r7, #20]
 8003b18:	fa01 f303 	lsl.w	r3, r1, r3
 8003b1c:	4013      	ands	r3, r2
 8003b1e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	f000 813a 	beq.w	8003d9c <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003b28:	683b      	ldr	r3, [r7, #0]
 8003b2a:	685b      	ldr	r3, [r3, #4]
 8003b2c:	f003 0303 	and.w	r3, r3, #3
 8003b30:	2b01      	cmp	r3, #1
 8003b32:	d005      	beq.n	8003b40 <HAL_GPIO_Init+0x40>
 8003b34:	683b      	ldr	r3, [r7, #0]
 8003b36:	685b      	ldr	r3, [r3, #4]
 8003b38:	f003 0303 	and.w	r3, r3, #3
 8003b3c:	2b02      	cmp	r3, #2
 8003b3e:	d130      	bne.n	8003ba2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	689b      	ldr	r3, [r3, #8]
 8003b44:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003b46:	697b      	ldr	r3, [r7, #20]
 8003b48:	005b      	lsls	r3, r3, #1
 8003b4a:	2203      	movs	r2, #3
 8003b4c:	fa02 f303 	lsl.w	r3, r2, r3
 8003b50:	43db      	mvns	r3, r3
 8003b52:	693a      	ldr	r2, [r7, #16]
 8003b54:	4013      	ands	r3, r2
 8003b56:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003b58:	683b      	ldr	r3, [r7, #0]
 8003b5a:	68da      	ldr	r2, [r3, #12]
 8003b5c:	697b      	ldr	r3, [r7, #20]
 8003b5e:	005b      	lsls	r3, r3, #1
 8003b60:	fa02 f303 	lsl.w	r3, r2, r3
 8003b64:	693a      	ldr	r2, [r7, #16]
 8003b66:	4313      	orrs	r3, r2
 8003b68:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	693a      	ldr	r2, [r7, #16]
 8003b6e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	685b      	ldr	r3, [r3, #4]
 8003b74:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003b76:	2201      	movs	r2, #1
 8003b78:	697b      	ldr	r3, [r7, #20]
 8003b7a:	fa02 f303 	lsl.w	r3, r2, r3
 8003b7e:	43db      	mvns	r3, r3
 8003b80:	693a      	ldr	r2, [r7, #16]
 8003b82:	4013      	ands	r3, r2
 8003b84:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003b86:	683b      	ldr	r3, [r7, #0]
 8003b88:	685b      	ldr	r3, [r3, #4]
 8003b8a:	091b      	lsrs	r3, r3, #4
 8003b8c:	f003 0201 	and.w	r2, r3, #1
 8003b90:	697b      	ldr	r3, [r7, #20]
 8003b92:	fa02 f303 	lsl.w	r3, r2, r3
 8003b96:	693a      	ldr	r2, [r7, #16]
 8003b98:	4313      	orrs	r3, r2
 8003b9a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	693a      	ldr	r2, [r7, #16]
 8003ba0:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003ba2:	683b      	ldr	r3, [r7, #0]
 8003ba4:	685b      	ldr	r3, [r3, #4]
 8003ba6:	f003 0303 	and.w	r3, r3, #3
 8003baa:	2b03      	cmp	r3, #3
 8003bac:	d017      	beq.n	8003bde <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	68db      	ldr	r3, [r3, #12]
 8003bb2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003bb4:	697b      	ldr	r3, [r7, #20]
 8003bb6:	005b      	lsls	r3, r3, #1
 8003bb8:	2203      	movs	r2, #3
 8003bba:	fa02 f303 	lsl.w	r3, r2, r3
 8003bbe:	43db      	mvns	r3, r3
 8003bc0:	693a      	ldr	r2, [r7, #16]
 8003bc2:	4013      	ands	r3, r2
 8003bc4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003bc6:	683b      	ldr	r3, [r7, #0]
 8003bc8:	689a      	ldr	r2, [r3, #8]
 8003bca:	697b      	ldr	r3, [r7, #20]
 8003bcc:	005b      	lsls	r3, r3, #1
 8003bce:	fa02 f303 	lsl.w	r3, r2, r3
 8003bd2:	693a      	ldr	r2, [r7, #16]
 8003bd4:	4313      	orrs	r3, r2
 8003bd6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	693a      	ldr	r2, [r7, #16]
 8003bdc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003bde:	683b      	ldr	r3, [r7, #0]
 8003be0:	685b      	ldr	r3, [r3, #4]
 8003be2:	f003 0303 	and.w	r3, r3, #3
 8003be6:	2b02      	cmp	r3, #2
 8003be8:	d123      	bne.n	8003c32 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003bea:	697b      	ldr	r3, [r7, #20]
 8003bec:	08da      	lsrs	r2, r3, #3
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	3208      	adds	r2, #8
 8003bf2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003bf6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003bf8:	697b      	ldr	r3, [r7, #20]
 8003bfa:	f003 0307 	and.w	r3, r3, #7
 8003bfe:	009b      	lsls	r3, r3, #2
 8003c00:	220f      	movs	r2, #15
 8003c02:	fa02 f303 	lsl.w	r3, r2, r3
 8003c06:	43db      	mvns	r3, r3
 8003c08:	693a      	ldr	r2, [r7, #16]
 8003c0a:	4013      	ands	r3, r2
 8003c0c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003c0e:	683b      	ldr	r3, [r7, #0]
 8003c10:	691a      	ldr	r2, [r3, #16]
 8003c12:	697b      	ldr	r3, [r7, #20]
 8003c14:	f003 0307 	and.w	r3, r3, #7
 8003c18:	009b      	lsls	r3, r3, #2
 8003c1a:	fa02 f303 	lsl.w	r3, r2, r3
 8003c1e:	693a      	ldr	r2, [r7, #16]
 8003c20:	4313      	orrs	r3, r2
 8003c22:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003c24:	697b      	ldr	r3, [r7, #20]
 8003c26:	08da      	lsrs	r2, r3, #3
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	3208      	adds	r2, #8
 8003c2c:	6939      	ldr	r1, [r7, #16]
 8003c2e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003c38:	697b      	ldr	r3, [r7, #20]
 8003c3a:	005b      	lsls	r3, r3, #1
 8003c3c:	2203      	movs	r2, #3
 8003c3e:	fa02 f303 	lsl.w	r3, r2, r3
 8003c42:	43db      	mvns	r3, r3
 8003c44:	693a      	ldr	r2, [r7, #16]
 8003c46:	4013      	ands	r3, r2
 8003c48:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003c4a:	683b      	ldr	r3, [r7, #0]
 8003c4c:	685b      	ldr	r3, [r3, #4]
 8003c4e:	f003 0203 	and.w	r2, r3, #3
 8003c52:	697b      	ldr	r3, [r7, #20]
 8003c54:	005b      	lsls	r3, r3, #1
 8003c56:	fa02 f303 	lsl.w	r3, r2, r3
 8003c5a:	693a      	ldr	r2, [r7, #16]
 8003c5c:	4313      	orrs	r3, r2
 8003c5e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	693a      	ldr	r2, [r7, #16]
 8003c64:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003c66:	683b      	ldr	r3, [r7, #0]
 8003c68:	685b      	ldr	r3, [r3, #4]
 8003c6a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	f000 8094 	beq.w	8003d9c <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003c74:	4b52      	ldr	r3, [pc, #328]	@ (8003dc0 <HAL_GPIO_Init+0x2c0>)
 8003c76:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c78:	4a51      	ldr	r2, [pc, #324]	@ (8003dc0 <HAL_GPIO_Init+0x2c0>)
 8003c7a:	f043 0301 	orr.w	r3, r3, #1
 8003c7e:	6613      	str	r3, [r2, #96]	@ 0x60
 8003c80:	4b4f      	ldr	r3, [pc, #316]	@ (8003dc0 <HAL_GPIO_Init+0x2c0>)
 8003c82:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c84:	f003 0301 	and.w	r3, r3, #1
 8003c88:	60bb      	str	r3, [r7, #8]
 8003c8a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003c8c:	4a4d      	ldr	r2, [pc, #308]	@ (8003dc4 <HAL_GPIO_Init+0x2c4>)
 8003c8e:	697b      	ldr	r3, [r7, #20]
 8003c90:	089b      	lsrs	r3, r3, #2
 8003c92:	3302      	adds	r3, #2
 8003c94:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c98:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003c9a:	697b      	ldr	r3, [r7, #20]
 8003c9c:	f003 0303 	and.w	r3, r3, #3
 8003ca0:	009b      	lsls	r3, r3, #2
 8003ca2:	220f      	movs	r2, #15
 8003ca4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ca8:	43db      	mvns	r3, r3
 8003caa:	693a      	ldr	r2, [r7, #16]
 8003cac:	4013      	ands	r3, r2
 8003cae:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003cb6:	d00d      	beq.n	8003cd4 <HAL_GPIO_Init+0x1d4>
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	4a43      	ldr	r2, [pc, #268]	@ (8003dc8 <HAL_GPIO_Init+0x2c8>)
 8003cbc:	4293      	cmp	r3, r2
 8003cbe:	d007      	beq.n	8003cd0 <HAL_GPIO_Init+0x1d0>
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	4a42      	ldr	r2, [pc, #264]	@ (8003dcc <HAL_GPIO_Init+0x2cc>)
 8003cc4:	4293      	cmp	r3, r2
 8003cc6:	d101      	bne.n	8003ccc <HAL_GPIO_Init+0x1cc>
 8003cc8:	2302      	movs	r3, #2
 8003cca:	e004      	b.n	8003cd6 <HAL_GPIO_Init+0x1d6>
 8003ccc:	2307      	movs	r3, #7
 8003cce:	e002      	b.n	8003cd6 <HAL_GPIO_Init+0x1d6>
 8003cd0:	2301      	movs	r3, #1
 8003cd2:	e000      	b.n	8003cd6 <HAL_GPIO_Init+0x1d6>
 8003cd4:	2300      	movs	r3, #0
 8003cd6:	697a      	ldr	r2, [r7, #20]
 8003cd8:	f002 0203 	and.w	r2, r2, #3
 8003cdc:	0092      	lsls	r2, r2, #2
 8003cde:	4093      	lsls	r3, r2
 8003ce0:	693a      	ldr	r2, [r7, #16]
 8003ce2:	4313      	orrs	r3, r2
 8003ce4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003ce6:	4937      	ldr	r1, [pc, #220]	@ (8003dc4 <HAL_GPIO_Init+0x2c4>)
 8003ce8:	697b      	ldr	r3, [r7, #20]
 8003cea:	089b      	lsrs	r3, r3, #2
 8003cec:	3302      	adds	r3, #2
 8003cee:	693a      	ldr	r2, [r7, #16]
 8003cf0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003cf4:	4b36      	ldr	r3, [pc, #216]	@ (8003dd0 <HAL_GPIO_Init+0x2d0>)
 8003cf6:	689b      	ldr	r3, [r3, #8]
 8003cf8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	43db      	mvns	r3, r3
 8003cfe:	693a      	ldr	r2, [r7, #16]
 8003d00:	4013      	ands	r3, r2
 8003d02:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003d04:	683b      	ldr	r3, [r7, #0]
 8003d06:	685b      	ldr	r3, [r3, #4]
 8003d08:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d003      	beq.n	8003d18 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8003d10:	693a      	ldr	r2, [r7, #16]
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	4313      	orrs	r3, r2
 8003d16:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003d18:	4a2d      	ldr	r2, [pc, #180]	@ (8003dd0 <HAL_GPIO_Init+0x2d0>)
 8003d1a:	693b      	ldr	r3, [r7, #16]
 8003d1c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003d1e:	4b2c      	ldr	r3, [pc, #176]	@ (8003dd0 <HAL_GPIO_Init+0x2d0>)
 8003d20:	68db      	ldr	r3, [r3, #12]
 8003d22:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	43db      	mvns	r3, r3
 8003d28:	693a      	ldr	r2, [r7, #16]
 8003d2a:	4013      	ands	r3, r2
 8003d2c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003d2e:	683b      	ldr	r3, [r7, #0]
 8003d30:	685b      	ldr	r3, [r3, #4]
 8003d32:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d003      	beq.n	8003d42 <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8003d3a:	693a      	ldr	r2, [r7, #16]
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	4313      	orrs	r3, r2
 8003d40:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003d42:	4a23      	ldr	r2, [pc, #140]	@ (8003dd0 <HAL_GPIO_Init+0x2d0>)
 8003d44:	693b      	ldr	r3, [r7, #16]
 8003d46:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003d48:	4b21      	ldr	r3, [pc, #132]	@ (8003dd0 <HAL_GPIO_Init+0x2d0>)
 8003d4a:	685b      	ldr	r3, [r3, #4]
 8003d4c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	43db      	mvns	r3, r3
 8003d52:	693a      	ldr	r2, [r7, #16]
 8003d54:	4013      	ands	r3, r2
 8003d56:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003d58:	683b      	ldr	r3, [r7, #0]
 8003d5a:	685b      	ldr	r3, [r3, #4]
 8003d5c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d003      	beq.n	8003d6c <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 8003d64:	693a      	ldr	r2, [r7, #16]
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	4313      	orrs	r3, r2
 8003d6a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003d6c:	4a18      	ldr	r2, [pc, #96]	@ (8003dd0 <HAL_GPIO_Init+0x2d0>)
 8003d6e:	693b      	ldr	r3, [r7, #16]
 8003d70:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8003d72:	4b17      	ldr	r3, [pc, #92]	@ (8003dd0 <HAL_GPIO_Init+0x2d0>)
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	43db      	mvns	r3, r3
 8003d7c:	693a      	ldr	r2, [r7, #16]
 8003d7e:	4013      	ands	r3, r2
 8003d80:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003d82:	683b      	ldr	r3, [r7, #0]
 8003d84:	685b      	ldr	r3, [r3, #4]
 8003d86:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d003      	beq.n	8003d96 <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 8003d8e:	693a      	ldr	r2, [r7, #16]
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	4313      	orrs	r3, r2
 8003d94:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003d96:	4a0e      	ldr	r2, [pc, #56]	@ (8003dd0 <HAL_GPIO_Init+0x2d0>)
 8003d98:	693b      	ldr	r3, [r7, #16]
 8003d9a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003d9c:	697b      	ldr	r3, [r7, #20]
 8003d9e:	3301      	adds	r3, #1
 8003da0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003da2:	683b      	ldr	r3, [r7, #0]
 8003da4:	681a      	ldr	r2, [r3, #0]
 8003da6:	697b      	ldr	r3, [r7, #20]
 8003da8:	fa22 f303 	lsr.w	r3, r2, r3
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	f47f aeaf 	bne.w	8003b10 <HAL_GPIO_Init+0x10>
  }
}
 8003db2:	bf00      	nop
 8003db4:	bf00      	nop
 8003db6:	371c      	adds	r7, #28
 8003db8:	46bd      	mov	sp, r7
 8003dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dbe:	4770      	bx	lr
 8003dc0:	40021000 	.word	0x40021000
 8003dc4:	40010000 	.word	0x40010000
 8003dc8:	48000400 	.word	0x48000400
 8003dcc:	48000800 	.word	0x48000800
 8003dd0:	40010400 	.word	0x40010400

08003dd4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003dd4:	b480      	push	{r7}
 8003dd6:	b085      	sub	sp, #20
 8003dd8:	af00      	add	r7, sp, #0
 8003dda:	6078      	str	r0, [r7, #4]
 8003ddc:	460b      	mov	r3, r1
 8003dde:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	691a      	ldr	r2, [r3, #16]
 8003de4:	887b      	ldrh	r3, [r7, #2]
 8003de6:	4013      	ands	r3, r2
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d002      	beq.n	8003df2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003dec:	2301      	movs	r3, #1
 8003dee:	73fb      	strb	r3, [r7, #15]
 8003df0:	e001      	b.n	8003df6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003df2:	2300      	movs	r3, #0
 8003df4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003df6:	7bfb      	ldrb	r3, [r7, #15]
}
 8003df8:	4618      	mov	r0, r3
 8003dfa:	3714      	adds	r7, #20
 8003dfc:	46bd      	mov	sp, r7
 8003dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e02:	4770      	bx	lr

08003e04 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003e04:	b480      	push	{r7}
 8003e06:	b083      	sub	sp, #12
 8003e08:	af00      	add	r7, sp, #0
 8003e0a:	6078      	str	r0, [r7, #4]
 8003e0c:	460b      	mov	r3, r1
 8003e0e:	807b      	strh	r3, [r7, #2]
 8003e10:	4613      	mov	r3, r2
 8003e12:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003e14:	787b      	ldrb	r3, [r7, #1]
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d003      	beq.n	8003e22 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003e1a:	887a      	ldrh	r2, [r7, #2]
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003e20:	e002      	b.n	8003e28 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003e22:	887a      	ldrh	r2, [r7, #2]
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003e28:	bf00      	nop
 8003e2a:	370c      	adds	r7, #12
 8003e2c:	46bd      	mov	sp, r7
 8003e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e32:	4770      	bx	lr

08003e34 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003e34:	b480      	push	{r7}
 8003e36:	b085      	sub	sp, #20
 8003e38:	af00      	add	r7, sp, #0
 8003e3a:	6078      	str	r0, [r7, #4]
 8003e3c:	460b      	mov	r3, r1
 8003e3e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	695b      	ldr	r3, [r3, #20]
 8003e44:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003e46:	887a      	ldrh	r2, [r7, #2]
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	4013      	ands	r3, r2
 8003e4c:	041a      	lsls	r2, r3, #16
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	43d9      	mvns	r1, r3
 8003e52:	887b      	ldrh	r3, [r7, #2]
 8003e54:	400b      	ands	r3, r1
 8003e56:	431a      	orrs	r2, r3
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	619a      	str	r2, [r3, #24]
}
 8003e5c:	bf00      	nop
 8003e5e:	3714      	adds	r7, #20
 8003e60:	46bd      	mov	sp, r7
 8003e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e66:	4770      	bx	lr

08003e68 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003e68:	b580      	push	{r7, lr}
 8003e6a:	b082      	sub	sp, #8
 8003e6c:	af00      	add	r7, sp, #0
 8003e6e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d101      	bne.n	8003e7a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003e76:	2301      	movs	r3, #1
 8003e78:	e08d      	b.n	8003f96 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003e80:	b2db      	uxtb	r3, r3
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d106      	bne.n	8003e94 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	2200      	movs	r2, #0
 8003e8a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003e8e:	6878      	ldr	r0, [r7, #4]
 8003e90:	f7fe ffca 	bl	8002e28 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	2224      	movs	r2, #36	@ 0x24
 8003e98:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	681a      	ldr	r2, [r3, #0]
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	f022 0201 	bic.w	r2, r2, #1
 8003eaa:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	685a      	ldr	r2, [r3, #4]
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003eb8:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	689a      	ldr	r2, [r3, #8]
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003ec8:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	68db      	ldr	r3, [r3, #12]
 8003ece:	2b01      	cmp	r3, #1
 8003ed0:	d107      	bne.n	8003ee2 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	689a      	ldr	r2, [r3, #8]
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003ede:	609a      	str	r2, [r3, #8]
 8003ee0:	e006      	b.n	8003ef0 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	689a      	ldr	r2, [r3, #8]
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8003eee:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	68db      	ldr	r3, [r3, #12]
 8003ef4:	2b02      	cmp	r3, #2
 8003ef6:	d108      	bne.n	8003f0a <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	685a      	ldr	r2, [r3, #4]
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003f06:	605a      	str	r2, [r3, #4]
 8003f08:	e007      	b.n	8003f1a <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	685a      	ldr	r2, [r3, #4]
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003f18:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	685b      	ldr	r3, [r3, #4]
 8003f20:	687a      	ldr	r2, [r7, #4]
 8003f22:	6812      	ldr	r2, [r2, #0]
 8003f24:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003f28:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003f2c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	68da      	ldr	r2, [r3, #12]
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003f3c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	691a      	ldr	r2, [r3, #16]
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	695b      	ldr	r3, [r3, #20]
 8003f46:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	699b      	ldr	r3, [r3, #24]
 8003f4e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	430a      	orrs	r2, r1
 8003f56:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	69d9      	ldr	r1, [r3, #28]
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	6a1a      	ldr	r2, [r3, #32]
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	430a      	orrs	r2, r1
 8003f66:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	681a      	ldr	r2, [r3, #0]
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	f042 0201 	orr.w	r2, r2, #1
 8003f76:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	2200      	movs	r2, #0
 8003f7c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	2220      	movs	r2, #32
 8003f82:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	2200      	movs	r2, #0
 8003f8a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	2200      	movs	r2, #0
 8003f90:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8003f94:	2300      	movs	r3, #0
}
 8003f96:	4618      	mov	r0, r3
 8003f98:	3708      	adds	r7, #8
 8003f9a:	46bd      	mov	sp, r7
 8003f9c:	bd80      	pop	{r7, pc}
	...

08003fa0 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8003fa0:	b580      	push	{r7, lr}
 8003fa2:	b088      	sub	sp, #32
 8003fa4:	af02      	add	r7, sp, #8
 8003fa6:	60f8      	str	r0, [r7, #12]
 8003fa8:	607a      	str	r2, [r7, #4]
 8003faa:	461a      	mov	r2, r3
 8003fac:	460b      	mov	r3, r1
 8003fae:	817b      	strh	r3, [r7, #10]
 8003fb0:	4613      	mov	r3, r2
 8003fb2:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003fba:	b2db      	uxtb	r3, r3
 8003fbc:	2b20      	cmp	r3, #32
 8003fbe:	f040 80fd 	bne.w	80041bc <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003fc8:	2b01      	cmp	r3, #1
 8003fca:	d101      	bne.n	8003fd0 <HAL_I2C_Master_Transmit+0x30>
 8003fcc:	2302      	movs	r3, #2
 8003fce:	e0f6      	b.n	80041be <HAL_I2C_Master_Transmit+0x21e>
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	2201      	movs	r2, #1
 8003fd4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003fd8:	f7ff fc00 	bl	80037dc <HAL_GetTick>
 8003fdc:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003fde:	693b      	ldr	r3, [r7, #16]
 8003fe0:	9300      	str	r3, [sp, #0]
 8003fe2:	2319      	movs	r3, #25
 8003fe4:	2201      	movs	r2, #1
 8003fe6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003fea:	68f8      	ldr	r0, [r7, #12]
 8003fec:	f000 fb72 	bl	80046d4 <I2C_WaitOnFlagUntilTimeout>
 8003ff0:	4603      	mov	r3, r0
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d001      	beq.n	8003ffa <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8003ff6:	2301      	movs	r3, #1
 8003ff8:	e0e1      	b.n	80041be <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	2221      	movs	r2, #33	@ 0x21
 8003ffe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	2210      	movs	r2, #16
 8004006:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	2200      	movs	r2, #0
 800400e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	687a      	ldr	r2, [r7, #4]
 8004014:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	893a      	ldrh	r2, [r7, #8]
 800401a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	2200      	movs	r2, #0
 8004020:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004026:	b29b      	uxth	r3, r3
 8004028:	2bff      	cmp	r3, #255	@ 0xff
 800402a:	d906      	bls.n	800403a <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	22ff      	movs	r2, #255	@ 0xff
 8004030:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8004032:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004036:	617b      	str	r3, [r7, #20]
 8004038:	e007      	b.n	800404a <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800403e:	b29a      	uxth	r2, r3
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8004044:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004048:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800404e:	2b00      	cmp	r3, #0
 8004050:	d024      	beq.n	800409c <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004056:	781a      	ldrb	r2, [r3, #0]
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004062:	1c5a      	adds	r2, r3, #1
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800406c:	b29b      	uxth	r3, r3
 800406e:	3b01      	subs	r3, #1
 8004070:	b29a      	uxth	r2, r3
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800407a:	3b01      	subs	r3, #1
 800407c:	b29a      	uxth	r2, r3
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004086:	b2db      	uxtb	r3, r3
 8004088:	3301      	adds	r3, #1
 800408a:	b2da      	uxtb	r2, r3
 800408c:	8979      	ldrh	r1, [r7, #10]
 800408e:	4b4e      	ldr	r3, [pc, #312]	@ (80041c8 <HAL_I2C_Master_Transmit+0x228>)
 8004090:	9300      	str	r3, [sp, #0]
 8004092:	697b      	ldr	r3, [r7, #20]
 8004094:	68f8      	ldr	r0, [r7, #12]
 8004096:	f000 fd6d 	bl	8004b74 <I2C_TransferConfig>
 800409a:	e066      	b.n	800416a <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80040a0:	b2da      	uxtb	r2, r3
 80040a2:	8979      	ldrh	r1, [r7, #10]
 80040a4:	4b48      	ldr	r3, [pc, #288]	@ (80041c8 <HAL_I2C_Master_Transmit+0x228>)
 80040a6:	9300      	str	r3, [sp, #0]
 80040a8:	697b      	ldr	r3, [r7, #20]
 80040aa:	68f8      	ldr	r0, [r7, #12]
 80040ac:	f000 fd62 	bl	8004b74 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 80040b0:	e05b      	b.n	800416a <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80040b2:	693a      	ldr	r2, [r7, #16]
 80040b4:	6a39      	ldr	r1, [r7, #32]
 80040b6:	68f8      	ldr	r0, [r7, #12]
 80040b8:	f000 fb65 	bl	8004786 <I2C_WaitOnTXISFlagUntilTimeout>
 80040bc:	4603      	mov	r3, r0
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d001      	beq.n	80040c6 <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 80040c2:	2301      	movs	r3, #1
 80040c4:	e07b      	b.n	80041be <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040ca:	781a      	ldrb	r2, [r3, #0]
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040d6:	1c5a      	adds	r2, r3, #1
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040e0:	b29b      	uxth	r3, r3
 80040e2:	3b01      	subs	r3, #1
 80040e4:	b29a      	uxth	r2, r3
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80040ee:	3b01      	subs	r3, #1
 80040f0:	b29a      	uxth	r2, r3
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040fa:	b29b      	uxth	r3, r3
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d034      	beq.n	800416a <HAL_I2C_Master_Transmit+0x1ca>
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004104:	2b00      	cmp	r3, #0
 8004106:	d130      	bne.n	800416a <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004108:	693b      	ldr	r3, [r7, #16]
 800410a:	9300      	str	r3, [sp, #0]
 800410c:	6a3b      	ldr	r3, [r7, #32]
 800410e:	2200      	movs	r2, #0
 8004110:	2180      	movs	r1, #128	@ 0x80
 8004112:	68f8      	ldr	r0, [r7, #12]
 8004114:	f000 fade 	bl	80046d4 <I2C_WaitOnFlagUntilTimeout>
 8004118:	4603      	mov	r3, r0
 800411a:	2b00      	cmp	r3, #0
 800411c:	d001      	beq.n	8004122 <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 800411e:	2301      	movs	r3, #1
 8004120:	e04d      	b.n	80041be <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004126:	b29b      	uxth	r3, r3
 8004128:	2bff      	cmp	r3, #255	@ 0xff
 800412a:	d90e      	bls.n	800414a <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	22ff      	movs	r2, #255	@ 0xff
 8004130:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004136:	b2da      	uxtb	r2, r3
 8004138:	8979      	ldrh	r1, [r7, #10]
 800413a:	2300      	movs	r3, #0
 800413c:	9300      	str	r3, [sp, #0]
 800413e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004142:	68f8      	ldr	r0, [r7, #12]
 8004144:	f000 fd16 	bl	8004b74 <I2C_TransferConfig>
 8004148:	e00f      	b.n	800416a <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800414e:	b29a      	uxth	r2, r3
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004158:	b2da      	uxtb	r2, r3
 800415a:	8979      	ldrh	r1, [r7, #10]
 800415c:	2300      	movs	r3, #0
 800415e:	9300      	str	r3, [sp, #0]
 8004160:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004164:	68f8      	ldr	r0, [r7, #12]
 8004166:	f000 fd05 	bl	8004b74 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800416e:	b29b      	uxth	r3, r3
 8004170:	2b00      	cmp	r3, #0
 8004172:	d19e      	bne.n	80040b2 <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004174:	693a      	ldr	r2, [r7, #16]
 8004176:	6a39      	ldr	r1, [r7, #32]
 8004178:	68f8      	ldr	r0, [r7, #12]
 800417a:	f000 fb4b 	bl	8004814 <I2C_WaitOnSTOPFlagUntilTimeout>
 800417e:	4603      	mov	r3, r0
 8004180:	2b00      	cmp	r3, #0
 8004182:	d001      	beq.n	8004188 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8004184:	2301      	movs	r3, #1
 8004186:	e01a      	b.n	80041be <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	2220      	movs	r2, #32
 800418e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	6859      	ldr	r1, [r3, #4]
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	681a      	ldr	r2, [r3, #0]
 800419a:	4b0c      	ldr	r3, [pc, #48]	@ (80041cc <HAL_I2C_Master_Transmit+0x22c>)
 800419c:	400b      	ands	r3, r1
 800419e:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	2220      	movs	r2, #32
 80041a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	2200      	movs	r2, #0
 80041ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	2200      	movs	r2, #0
 80041b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80041b8:	2300      	movs	r3, #0
 80041ba:	e000      	b.n	80041be <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 80041bc:	2302      	movs	r3, #2
  }
}
 80041be:	4618      	mov	r0, r3
 80041c0:	3718      	adds	r7, #24
 80041c2:	46bd      	mov	sp, r7
 80041c4:	bd80      	pop	{r7, pc}
 80041c6:	bf00      	nop
 80041c8:	80002000 	.word	0x80002000
 80041cc:	fe00e800 	.word	0xfe00e800

080041d0 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 80041d0:	b580      	push	{r7, lr}
 80041d2:	b088      	sub	sp, #32
 80041d4:	af02      	add	r7, sp, #8
 80041d6:	60f8      	str	r0, [r7, #12]
 80041d8:	607a      	str	r2, [r7, #4]
 80041da:	461a      	mov	r2, r3
 80041dc:	460b      	mov	r3, r1
 80041de:	817b      	strh	r3, [r7, #10]
 80041e0:	4613      	mov	r3, r2
 80041e2:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80041ea:	b2db      	uxtb	r3, r3
 80041ec:	2b20      	cmp	r3, #32
 80041ee:	f040 80db 	bne.w	80043a8 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80041f8:	2b01      	cmp	r3, #1
 80041fa:	d101      	bne.n	8004200 <HAL_I2C_Master_Receive+0x30>
 80041fc:	2302      	movs	r3, #2
 80041fe:	e0d4      	b.n	80043aa <HAL_I2C_Master_Receive+0x1da>
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	2201      	movs	r2, #1
 8004204:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004208:	f7ff fae8 	bl	80037dc <HAL_GetTick>
 800420c:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800420e:	697b      	ldr	r3, [r7, #20]
 8004210:	9300      	str	r3, [sp, #0]
 8004212:	2319      	movs	r3, #25
 8004214:	2201      	movs	r2, #1
 8004216:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800421a:	68f8      	ldr	r0, [r7, #12]
 800421c:	f000 fa5a 	bl	80046d4 <I2C_WaitOnFlagUntilTimeout>
 8004220:	4603      	mov	r3, r0
 8004222:	2b00      	cmp	r3, #0
 8004224:	d001      	beq.n	800422a <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8004226:	2301      	movs	r3, #1
 8004228:	e0bf      	b.n	80043aa <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	2222      	movs	r2, #34	@ 0x22
 800422e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	2210      	movs	r2, #16
 8004236:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	2200      	movs	r2, #0
 800423e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	687a      	ldr	r2, [r7, #4]
 8004244:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	893a      	ldrh	r2, [r7, #8]
 800424a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	2200      	movs	r2, #0
 8004250:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004256:	b29b      	uxth	r3, r3
 8004258:	2bff      	cmp	r3, #255	@ 0xff
 800425a:	d90e      	bls.n	800427a <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = 1U;
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	2201      	movs	r2, #1
 8004260:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004266:	b2da      	uxtb	r2, r3
 8004268:	8979      	ldrh	r1, [r7, #10]
 800426a:	4b52      	ldr	r3, [pc, #328]	@ (80043b4 <HAL_I2C_Master_Receive+0x1e4>)
 800426c:	9300      	str	r3, [sp, #0]
 800426e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004272:	68f8      	ldr	r0, [r7, #12]
 8004274:	f000 fc7e 	bl	8004b74 <I2C_TransferConfig>
 8004278:	e06d      	b.n	8004356 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800427e:	b29a      	uxth	r2, r3
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004288:	b2da      	uxtb	r2, r3
 800428a:	8979      	ldrh	r1, [r7, #10]
 800428c:	4b49      	ldr	r3, [pc, #292]	@ (80043b4 <HAL_I2C_Master_Receive+0x1e4>)
 800428e:	9300      	str	r3, [sp, #0]
 8004290:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004294:	68f8      	ldr	r0, [r7, #12]
 8004296:	f000 fc6d 	bl	8004b74 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 800429a:	e05c      	b.n	8004356 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800429c:	697a      	ldr	r2, [r7, #20]
 800429e:	6a39      	ldr	r1, [r7, #32]
 80042a0:	68f8      	ldr	r0, [r7, #12]
 80042a2:	f000 fafb 	bl	800489c <I2C_WaitOnRXNEFlagUntilTimeout>
 80042a6:	4603      	mov	r3, r0
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d001      	beq.n	80042b0 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 80042ac:	2301      	movs	r3, #1
 80042ae:	e07c      	b.n	80043aa <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042ba:	b2d2      	uxtb	r2, r2
 80042bc:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042c2:	1c5a      	adds	r2, r3, #1
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80042cc:	3b01      	subs	r3, #1
 80042ce:	b29a      	uxth	r2, r3
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042d8:	b29b      	uxth	r3, r3
 80042da:	3b01      	subs	r3, #1
 80042dc:	b29a      	uxth	r2, r3
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042e6:	b29b      	uxth	r3, r3
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d034      	beq.n	8004356 <HAL_I2C_Master_Receive+0x186>
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d130      	bne.n	8004356 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80042f4:	697b      	ldr	r3, [r7, #20]
 80042f6:	9300      	str	r3, [sp, #0]
 80042f8:	6a3b      	ldr	r3, [r7, #32]
 80042fa:	2200      	movs	r2, #0
 80042fc:	2180      	movs	r1, #128	@ 0x80
 80042fe:	68f8      	ldr	r0, [r7, #12]
 8004300:	f000 f9e8 	bl	80046d4 <I2C_WaitOnFlagUntilTimeout>
 8004304:	4603      	mov	r3, r0
 8004306:	2b00      	cmp	r3, #0
 8004308:	d001      	beq.n	800430e <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 800430a:	2301      	movs	r3, #1
 800430c:	e04d      	b.n	80043aa <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004312:	b29b      	uxth	r3, r3
 8004314:	2bff      	cmp	r3, #255	@ 0xff
 8004316:	d90e      	bls.n	8004336 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	22ff      	movs	r2, #255	@ 0xff
 800431c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004322:	b2da      	uxtb	r2, r3
 8004324:	8979      	ldrh	r1, [r7, #10]
 8004326:	2300      	movs	r3, #0
 8004328:	9300      	str	r3, [sp, #0]
 800432a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800432e:	68f8      	ldr	r0, [r7, #12]
 8004330:	f000 fc20 	bl	8004b74 <I2C_TransferConfig>
 8004334:	e00f      	b.n	8004356 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800433a:	b29a      	uxth	r2, r3
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004344:	b2da      	uxtb	r2, r3
 8004346:	8979      	ldrh	r1, [r7, #10]
 8004348:	2300      	movs	r3, #0
 800434a:	9300      	str	r3, [sp, #0]
 800434c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004350:	68f8      	ldr	r0, [r7, #12]
 8004352:	f000 fc0f 	bl	8004b74 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800435a:	b29b      	uxth	r3, r3
 800435c:	2b00      	cmp	r3, #0
 800435e:	d19d      	bne.n	800429c <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004360:	697a      	ldr	r2, [r7, #20]
 8004362:	6a39      	ldr	r1, [r7, #32]
 8004364:	68f8      	ldr	r0, [r7, #12]
 8004366:	f000 fa55 	bl	8004814 <I2C_WaitOnSTOPFlagUntilTimeout>
 800436a:	4603      	mov	r3, r0
 800436c:	2b00      	cmp	r3, #0
 800436e:	d001      	beq.n	8004374 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8004370:	2301      	movs	r3, #1
 8004372:	e01a      	b.n	80043aa <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	2220      	movs	r2, #32
 800437a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	6859      	ldr	r1, [r3, #4]
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	681a      	ldr	r2, [r3, #0]
 8004386:	4b0c      	ldr	r3, [pc, #48]	@ (80043b8 <HAL_I2C_Master_Receive+0x1e8>)
 8004388:	400b      	ands	r3, r1
 800438a:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	2220      	movs	r2, #32
 8004390:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	2200      	movs	r2, #0
 8004398:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	2200      	movs	r2, #0
 80043a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80043a4:	2300      	movs	r3, #0
 80043a6:	e000      	b.n	80043aa <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 80043a8:	2302      	movs	r3, #2
  }
}
 80043aa:	4618      	mov	r0, r3
 80043ac:	3718      	adds	r7, #24
 80043ae:	46bd      	mov	sp, r7
 80043b0:	bd80      	pop	{r7, pc}
 80043b2:	bf00      	nop
 80043b4:	80002400 	.word	0x80002400
 80043b8:	fe00e800 	.word	0xfe00e800

080043bc <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80043bc:	b580      	push	{r7, lr}
 80043be:	b088      	sub	sp, #32
 80043c0:	af02      	add	r7, sp, #8
 80043c2:	60f8      	str	r0, [r7, #12]
 80043c4:	4608      	mov	r0, r1
 80043c6:	4611      	mov	r1, r2
 80043c8:	461a      	mov	r2, r3
 80043ca:	4603      	mov	r3, r0
 80043cc:	817b      	strh	r3, [r7, #10]
 80043ce:	460b      	mov	r3, r1
 80043d0:	813b      	strh	r3, [r7, #8]
 80043d2:	4613      	mov	r3, r2
 80043d4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80043dc:	b2db      	uxtb	r3, r3
 80043de:	2b20      	cmp	r3, #32
 80043e0:	f040 80f9 	bne.w	80045d6 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80043e4:	6a3b      	ldr	r3, [r7, #32]
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d002      	beq.n	80043f0 <HAL_I2C_Mem_Write+0x34>
 80043ea:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d105      	bne.n	80043fc <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80043f6:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80043f8:	2301      	movs	r3, #1
 80043fa:	e0ed      	b.n	80045d8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004402:	2b01      	cmp	r3, #1
 8004404:	d101      	bne.n	800440a <HAL_I2C_Mem_Write+0x4e>
 8004406:	2302      	movs	r3, #2
 8004408:	e0e6      	b.n	80045d8 <HAL_I2C_Mem_Write+0x21c>
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	2201      	movs	r2, #1
 800440e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004412:	f7ff f9e3 	bl	80037dc <HAL_GetTick>
 8004416:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004418:	697b      	ldr	r3, [r7, #20]
 800441a:	9300      	str	r3, [sp, #0]
 800441c:	2319      	movs	r3, #25
 800441e:	2201      	movs	r2, #1
 8004420:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004424:	68f8      	ldr	r0, [r7, #12]
 8004426:	f000 f955 	bl	80046d4 <I2C_WaitOnFlagUntilTimeout>
 800442a:	4603      	mov	r3, r0
 800442c:	2b00      	cmp	r3, #0
 800442e:	d001      	beq.n	8004434 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8004430:	2301      	movs	r3, #1
 8004432:	e0d1      	b.n	80045d8 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	2221      	movs	r2, #33	@ 0x21
 8004438:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	2240      	movs	r2, #64	@ 0x40
 8004440:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	2200      	movs	r2, #0
 8004448:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	6a3a      	ldr	r2, [r7, #32]
 800444e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8004454:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	2200      	movs	r2, #0
 800445a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800445c:	88f8      	ldrh	r0, [r7, #6]
 800445e:	893a      	ldrh	r2, [r7, #8]
 8004460:	8979      	ldrh	r1, [r7, #10]
 8004462:	697b      	ldr	r3, [r7, #20]
 8004464:	9301      	str	r3, [sp, #4]
 8004466:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004468:	9300      	str	r3, [sp, #0]
 800446a:	4603      	mov	r3, r0
 800446c:	68f8      	ldr	r0, [r7, #12]
 800446e:	f000 f8b9 	bl	80045e4 <I2C_RequestMemoryWrite>
 8004472:	4603      	mov	r3, r0
 8004474:	2b00      	cmp	r3, #0
 8004476:	d005      	beq.n	8004484 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	2200      	movs	r2, #0
 800447c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8004480:	2301      	movs	r3, #1
 8004482:	e0a9      	b.n	80045d8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004488:	b29b      	uxth	r3, r3
 800448a:	2bff      	cmp	r3, #255	@ 0xff
 800448c:	d90e      	bls.n	80044ac <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	22ff      	movs	r2, #255	@ 0xff
 8004492:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004498:	b2da      	uxtb	r2, r3
 800449a:	8979      	ldrh	r1, [r7, #10]
 800449c:	2300      	movs	r3, #0
 800449e:	9300      	str	r3, [sp, #0]
 80044a0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80044a4:	68f8      	ldr	r0, [r7, #12]
 80044a6:	f000 fb65 	bl	8004b74 <I2C_TransferConfig>
 80044aa:	e00f      	b.n	80044cc <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044b0:	b29a      	uxth	r2, r3
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80044ba:	b2da      	uxtb	r2, r3
 80044bc:	8979      	ldrh	r1, [r7, #10]
 80044be:	2300      	movs	r3, #0
 80044c0:	9300      	str	r3, [sp, #0]
 80044c2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80044c6:	68f8      	ldr	r0, [r7, #12]
 80044c8:	f000 fb54 	bl	8004b74 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80044cc:	697a      	ldr	r2, [r7, #20]
 80044ce:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80044d0:	68f8      	ldr	r0, [r7, #12]
 80044d2:	f000 f958 	bl	8004786 <I2C_WaitOnTXISFlagUntilTimeout>
 80044d6:	4603      	mov	r3, r0
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d001      	beq.n	80044e0 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80044dc:	2301      	movs	r3, #1
 80044de:	e07b      	b.n	80045d8 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044e4:	781a      	ldrb	r2, [r3, #0]
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044f0:	1c5a      	adds	r2, r3, #1
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044fa:	b29b      	uxth	r3, r3
 80044fc:	3b01      	subs	r3, #1
 80044fe:	b29a      	uxth	r2, r3
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004508:	3b01      	subs	r3, #1
 800450a:	b29a      	uxth	r2, r3
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004514:	b29b      	uxth	r3, r3
 8004516:	2b00      	cmp	r3, #0
 8004518:	d034      	beq.n	8004584 <HAL_I2C_Mem_Write+0x1c8>
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800451e:	2b00      	cmp	r3, #0
 8004520:	d130      	bne.n	8004584 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004522:	697b      	ldr	r3, [r7, #20]
 8004524:	9300      	str	r3, [sp, #0]
 8004526:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004528:	2200      	movs	r2, #0
 800452a:	2180      	movs	r1, #128	@ 0x80
 800452c:	68f8      	ldr	r0, [r7, #12]
 800452e:	f000 f8d1 	bl	80046d4 <I2C_WaitOnFlagUntilTimeout>
 8004532:	4603      	mov	r3, r0
 8004534:	2b00      	cmp	r3, #0
 8004536:	d001      	beq.n	800453c <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8004538:	2301      	movs	r3, #1
 800453a:	e04d      	b.n	80045d8 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004540:	b29b      	uxth	r3, r3
 8004542:	2bff      	cmp	r3, #255	@ 0xff
 8004544:	d90e      	bls.n	8004564 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	22ff      	movs	r2, #255	@ 0xff
 800454a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004550:	b2da      	uxtb	r2, r3
 8004552:	8979      	ldrh	r1, [r7, #10]
 8004554:	2300      	movs	r3, #0
 8004556:	9300      	str	r3, [sp, #0]
 8004558:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800455c:	68f8      	ldr	r0, [r7, #12]
 800455e:	f000 fb09 	bl	8004b74 <I2C_TransferConfig>
 8004562:	e00f      	b.n	8004584 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004568:	b29a      	uxth	r2, r3
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004572:	b2da      	uxtb	r2, r3
 8004574:	8979      	ldrh	r1, [r7, #10]
 8004576:	2300      	movs	r3, #0
 8004578:	9300      	str	r3, [sp, #0]
 800457a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800457e:	68f8      	ldr	r0, [r7, #12]
 8004580:	f000 faf8 	bl	8004b74 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004588:	b29b      	uxth	r3, r3
 800458a:	2b00      	cmp	r3, #0
 800458c:	d19e      	bne.n	80044cc <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800458e:	697a      	ldr	r2, [r7, #20]
 8004590:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004592:	68f8      	ldr	r0, [r7, #12]
 8004594:	f000 f93e 	bl	8004814 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004598:	4603      	mov	r3, r0
 800459a:	2b00      	cmp	r3, #0
 800459c:	d001      	beq.n	80045a2 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800459e:	2301      	movs	r3, #1
 80045a0:	e01a      	b.n	80045d8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	2220      	movs	r2, #32
 80045a8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	6859      	ldr	r1, [r3, #4]
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	681a      	ldr	r2, [r3, #0]
 80045b4:	4b0a      	ldr	r3, [pc, #40]	@ (80045e0 <HAL_I2C_Mem_Write+0x224>)
 80045b6:	400b      	ands	r3, r1
 80045b8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	2220      	movs	r2, #32
 80045be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	2200      	movs	r2, #0
 80045c6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	2200      	movs	r2, #0
 80045ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80045d2:	2300      	movs	r3, #0
 80045d4:	e000      	b.n	80045d8 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80045d6:	2302      	movs	r3, #2
  }
}
 80045d8:	4618      	mov	r0, r3
 80045da:	3718      	adds	r7, #24
 80045dc:	46bd      	mov	sp, r7
 80045de:	bd80      	pop	{r7, pc}
 80045e0:	fe00e800 	.word	0xfe00e800

080045e4 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80045e4:	b580      	push	{r7, lr}
 80045e6:	b086      	sub	sp, #24
 80045e8:	af02      	add	r7, sp, #8
 80045ea:	60f8      	str	r0, [r7, #12]
 80045ec:	4608      	mov	r0, r1
 80045ee:	4611      	mov	r1, r2
 80045f0:	461a      	mov	r2, r3
 80045f2:	4603      	mov	r3, r0
 80045f4:	817b      	strh	r3, [r7, #10]
 80045f6:	460b      	mov	r3, r1
 80045f8:	813b      	strh	r3, [r7, #8]
 80045fa:	4613      	mov	r3, r2
 80045fc:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80045fe:	88fb      	ldrh	r3, [r7, #6]
 8004600:	b2da      	uxtb	r2, r3
 8004602:	8979      	ldrh	r1, [r7, #10]
 8004604:	4b20      	ldr	r3, [pc, #128]	@ (8004688 <I2C_RequestMemoryWrite+0xa4>)
 8004606:	9300      	str	r3, [sp, #0]
 8004608:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800460c:	68f8      	ldr	r0, [r7, #12]
 800460e:	f000 fab1 	bl	8004b74 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004612:	69fa      	ldr	r2, [r7, #28]
 8004614:	69b9      	ldr	r1, [r7, #24]
 8004616:	68f8      	ldr	r0, [r7, #12]
 8004618:	f000 f8b5 	bl	8004786 <I2C_WaitOnTXISFlagUntilTimeout>
 800461c:	4603      	mov	r3, r0
 800461e:	2b00      	cmp	r3, #0
 8004620:	d001      	beq.n	8004626 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8004622:	2301      	movs	r3, #1
 8004624:	e02c      	b.n	8004680 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004626:	88fb      	ldrh	r3, [r7, #6]
 8004628:	2b01      	cmp	r3, #1
 800462a:	d105      	bne.n	8004638 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800462c:	893b      	ldrh	r3, [r7, #8]
 800462e:	b2da      	uxtb	r2, r3
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	629a      	str	r2, [r3, #40]	@ 0x28
 8004636:	e015      	b.n	8004664 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004638:	893b      	ldrh	r3, [r7, #8]
 800463a:	0a1b      	lsrs	r3, r3, #8
 800463c:	b29b      	uxth	r3, r3
 800463e:	b2da      	uxtb	r2, r3
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004646:	69fa      	ldr	r2, [r7, #28]
 8004648:	69b9      	ldr	r1, [r7, #24]
 800464a:	68f8      	ldr	r0, [r7, #12]
 800464c:	f000 f89b 	bl	8004786 <I2C_WaitOnTXISFlagUntilTimeout>
 8004650:	4603      	mov	r3, r0
 8004652:	2b00      	cmp	r3, #0
 8004654:	d001      	beq.n	800465a <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8004656:	2301      	movs	r3, #1
 8004658:	e012      	b.n	8004680 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800465a:	893b      	ldrh	r3, [r7, #8]
 800465c:	b2da      	uxtb	r2, r3
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8004664:	69fb      	ldr	r3, [r7, #28]
 8004666:	9300      	str	r3, [sp, #0]
 8004668:	69bb      	ldr	r3, [r7, #24]
 800466a:	2200      	movs	r2, #0
 800466c:	2180      	movs	r1, #128	@ 0x80
 800466e:	68f8      	ldr	r0, [r7, #12]
 8004670:	f000 f830 	bl	80046d4 <I2C_WaitOnFlagUntilTimeout>
 8004674:	4603      	mov	r3, r0
 8004676:	2b00      	cmp	r3, #0
 8004678:	d001      	beq.n	800467e <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800467a:	2301      	movs	r3, #1
 800467c:	e000      	b.n	8004680 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800467e:	2300      	movs	r3, #0
}
 8004680:	4618      	mov	r0, r3
 8004682:	3710      	adds	r7, #16
 8004684:	46bd      	mov	sp, r7
 8004686:	bd80      	pop	{r7, pc}
 8004688:	80002000 	.word	0x80002000

0800468c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800468c:	b480      	push	{r7}
 800468e:	b083      	sub	sp, #12
 8004690:	af00      	add	r7, sp, #0
 8004692:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	699b      	ldr	r3, [r3, #24]
 800469a:	f003 0302 	and.w	r3, r3, #2
 800469e:	2b02      	cmp	r3, #2
 80046a0:	d103      	bne.n	80046aa <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	2200      	movs	r2, #0
 80046a8:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	699b      	ldr	r3, [r3, #24]
 80046b0:	f003 0301 	and.w	r3, r3, #1
 80046b4:	2b01      	cmp	r3, #1
 80046b6:	d007      	beq.n	80046c8 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	699a      	ldr	r2, [r3, #24]
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	f042 0201 	orr.w	r2, r2, #1
 80046c6:	619a      	str	r2, [r3, #24]
  }
}
 80046c8:	bf00      	nop
 80046ca:	370c      	adds	r7, #12
 80046cc:	46bd      	mov	sp, r7
 80046ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d2:	4770      	bx	lr

080046d4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80046d4:	b580      	push	{r7, lr}
 80046d6:	b084      	sub	sp, #16
 80046d8:	af00      	add	r7, sp, #0
 80046da:	60f8      	str	r0, [r7, #12]
 80046dc:	60b9      	str	r1, [r7, #8]
 80046de:	603b      	str	r3, [r7, #0]
 80046e0:	4613      	mov	r3, r2
 80046e2:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80046e4:	e03b      	b.n	800475e <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80046e6:	69ba      	ldr	r2, [r7, #24]
 80046e8:	6839      	ldr	r1, [r7, #0]
 80046ea:	68f8      	ldr	r0, [r7, #12]
 80046ec:	f000 f962 	bl	80049b4 <I2C_IsErrorOccurred>
 80046f0:	4603      	mov	r3, r0
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d001      	beq.n	80046fa <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80046f6:	2301      	movs	r3, #1
 80046f8:	e041      	b.n	800477e <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80046fa:	683b      	ldr	r3, [r7, #0]
 80046fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004700:	d02d      	beq.n	800475e <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004702:	f7ff f86b 	bl	80037dc <HAL_GetTick>
 8004706:	4602      	mov	r2, r0
 8004708:	69bb      	ldr	r3, [r7, #24]
 800470a:	1ad3      	subs	r3, r2, r3
 800470c:	683a      	ldr	r2, [r7, #0]
 800470e:	429a      	cmp	r2, r3
 8004710:	d302      	bcc.n	8004718 <I2C_WaitOnFlagUntilTimeout+0x44>
 8004712:	683b      	ldr	r3, [r7, #0]
 8004714:	2b00      	cmp	r3, #0
 8004716:	d122      	bne.n	800475e <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	699a      	ldr	r2, [r3, #24]
 800471e:	68bb      	ldr	r3, [r7, #8]
 8004720:	4013      	ands	r3, r2
 8004722:	68ba      	ldr	r2, [r7, #8]
 8004724:	429a      	cmp	r2, r3
 8004726:	bf0c      	ite	eq
 8004728:	2301      	moveq	r3, #1
 800472a:	2300      	movne	r3, #0
 800472c:	b2db      	uxtb	r3, r3
 800472e:	461a      	mov	r2, r3
 8004730:	79fb      	ldrb	r3, [r7, #7]
 8004732:	429a      	cmp	r2, r3
 8004734:	d113      	bne.n	800475e <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800473a:	f043 0220 	orr.w	r2, r3, #32
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	2220      	movs	r2, #32
 8004746:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	2200      	movs	r2, #0
 800474e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	2200      	movs	r2, #0
 8004756:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800475a:	2301      	movs	r3, #1
 800475c:	e00f      	b.n	800477e <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	699a      	ldr	r2, [r3, #24]
 8004764:	68bb      	ldr	r3, [r7, #8]
 8004766:	4013      	ands	r3, r2
 8004768:	68ba      	ldr	r2, [r7, #8]
 800476a:	429a      	cmp	r2, r3
 800476c:	bf0c      	ite	eq
 800476e:	2301      	moveq	r3, #1
 8004770:	2300      	movne	r3, #0
 8004772:	b2db      	uxtb	r3, r3
 8004774:	461a      	mov	r2, r3
 8004776:	79fb      	ldrb	r3, [r7, #7]
 8004778:	429a      	cmp	r2, r3
 800477a:	d0b4      	beq.n	80046e6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800477c:	2300      	movs	r3, #0
}
 800477e:	4618      	mov	r0, r3
 8004780:	3710      	adds	r7, #16
 8004782:	46bd      	mov	sp, r7
 8004784:	bd80      	pop	{r7, pc}

08004786 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004786:	b580      	push	{r7, lr}
 8004788:	b084      	sub	sp, #16
 800478a:	af00      	add	r7, sp, #0
 800478c:	60f8      	str	r0, [r7, #12]
 800478e:	60b9      	str	r1, [r7, #8]
 8004790:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004792:	e033      	b.n	80047fc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004794:	687a      	ldr	r2, [r7, #4]
 8004796:	68b9      	ldr	r1, [r7, #8]
 8004798:	68f8      	ldr	r0, [r7, #12]
 800479a:	f000 f90b 	bl	80049b4 <I2C_IsErrorOccurred>
 800479e:	4603      	mov	r3, r0
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d001      	beq.n	80047a8 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80047a4:	2301      	movs	r3, #1
 80047a6:	e031      	b.n	800480c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80047a8:	68bb      	ldr	r3, [r7, #8]
 80047aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047ae:	d025      	beq.n	80047fc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80047b0:	f7ff f814 	bl	80037dc <HAL_GetTick>
 80047b4:	4602      	mov	r2, r0
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	1ad3      	subs	r3, r2, r3
 80047ba:	68ba      	ldr	r2, [r7, #8]
 80047bc:	429a      	cmp	r2, r3
 80047be:	d302      	bcc.n	80047c6 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80047c0:	68bb      	ldr	r3, [r7, #8]
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d11a      	bne.n	80047fc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	699b      	ldr	r3, [r3, #24]
 80047cc:	f003 0302 	and.w	r3, r3, #2
 80047d0:	2b02      	cmp	r3, #2
 80047d2:	d013      	beq.n	80047fc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047d8:	f043 0220 	orr.w	r2, r3, #32
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	2220      	movs	r2, #32
 80047e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	2200      	movs	r2, #0
 80047ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	2200      	movs	r2, #0
 80047f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80047f8:	2301      	movs	r3, #1
 80047fa:	e007      	b.n	800480c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	699b      	ldr	r3, [r3, #24]
 8004802:	f003 0302 	and.w	r3, r3, #2
 8004806:	2b02      	cmp	r3, #2
 8004808:	d1c4      	bne.n	8004794 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800480a:	2300      	movs	r3, #0
}
 800480c:	4618      	mov	r0, r3
 800480e:	3710      	adds	r7, #16
 8004810:	46bd      	mov	sp, r7
 8004812:	bd80      	pop	{r7, pc}

08004814 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004814:	b580      	push	{r7, lr}
 8004816:	b084      	sub	sp, #16
 8004818:	af00      	add	r7, sp, #0
 800481a:	60f8      	str	r0, [r7, #12]
 800481c:	60b9      	str	r1, [r7, #8]
 800481e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004820:	e02f      	b.n	8004882 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004822:	687a      	ldr	r2, [r7, #4]
 8004824:	68b9      	ldr	r1, [r7, #8]
 8004826:	68f8      	ldr	r0, [r7, #12]
 8004828:	f000 f8c4 	bl	80049b4 <I2C_IsErrorOccurred>
 800482c:	4603      	mov	r3, r0
 800482e:	2b00      	cmp	r3, #0
 8004830:	d001      	beq.n	8004836 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004832:	2301      	movs	r3, #1
 8004834:	e02d      	b.n	8004892 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004836:	f7fe ffd1 	bl	80037dc <HAL_GetTick>
 800483a:	4602      	mov	r2, r0
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	1ad3      	subs	r3, r2, r3
 8004840:	68ba      	ldr	r2, [r7, #8]
 8004842:	429a      	cmp	r2, r3
 8004844:	d302      	bcc.n	800484c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8004846:	68bb      	ldr	r3, [r7, #8]
 8004848:	2b00      	cmp	r3, #0
 800484a:	d11a      	bne.n	8004882 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	699b      	ldr	r3, [r3, #24]
 8004852:	f003 0320 	and.w	r3, r3, #32
 8004856:	2b20      	cmp	r3, #32
 8004858:	d013      	beq.n	8004882 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800485e:	f043 0220 	orr.w	r2, r3, #32
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	2220      	movs	r2, #32
 800486a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	2200      	movs	r2, #0
 8004872:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	2200      	movs	r2, #0
 800487a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800487e:	2301      	movs	r3, #1
 8004880:	e007      	b.n	8004892 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	699b      	ldr	r3, [r3, #24]
 8004888:	f003 0320 	and.w	r3, r3, #32
 800488c:	2b20      	cmp	r3, #32
 800488e:	d1c8      	bne.n	8004822 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004890:	2300      	movs	r3, #0
}
 8004892:	4618      	mov	r0, r3
 8004894:	3710      	adds	r7, #16
 8004896:	46bd      	mov	sp, r7
 8004898:	bd80      	pop	{r7, pc}
	...

0800489c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800489c:	b580      	push	{r7, lr}
 800489e:	b086      	sub	sp, #24
 80048a0:	af00      	add	r7, sp, #0
 80048a2:	60f8      	str	r0, [r7, #12]
 80048a4:	60b9      	str	r1, [r7, #8]
 80048a6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80048a8:	2300      	movs	r3, #0
 80048aa:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 80048ac:	e071      	b.n	8004992 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80048ae:	687a      	ldr	r2, [r7, #4]
 80048b0:	68b9      	ldr	r1, [r7, #8]
 80048b2:	68f8      	ldr	r0, [r7, #12]
 80048b4:	f000 f87e 	bl	80049b4 <I2C_IsErrorOccurred>
 80048b8:	4603      	mov	r3, r0
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d001      	beq.n	80048c2 <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 80048be:	2301      	movs	r3, #1
 80048c0:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	699b      	ldr	r3, [r3, #24]
 80048c8:	f003 0320 	and.w	r3, r3, #32
 80048cc:	2b20      	cmp	r3, #32
 80048ce:	d13b      	bne.n	8004948 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 80048d0:	7dfb      	ldrb	r3, [r7, #23]
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d138      	bne.n	8004948 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	699b      	ldr	r3, [r3, #24]
 80048dc:	f003 0304 	and.w	r3, r3, #4
 80048e0:	2b04      	cmp	r3, #4
 80048e2:	d105      	bne.n	80048f0 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d001      	beq.n	80048f0 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 80048ec:	2300      	movs	r3, #0
 80048ee:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	699b      	ldr	r3, [r3, #24]
 80048f6:	f003 0310 	and.w	r3, r3, #16
 80048fa:	2b10      	cmp	r3, #16
 80048fc:	d121      	bne.n	8004942 <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	2210      	movs	r2, #16
 8004904:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	2204      	movs	r2, #4
 800490a:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	2220      	movs	r2, #32
 8004912:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	6859      	ldr	r1, [r3, #4]
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	681a      	ldr	r2, [r3, #0]
 800491e:	4b24      	ldr	r3, [pc, #144]	@ (80049b0 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 8004920:	400b      	ands	r3, r1
 8004922:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	2220      	movs	r2, #32
 8004928:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	2200      	movs	r2, #0
 8004930:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	2200      	movs	r2, #0
 8004938:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 800493c:	2301      	movs	r3, #1
 800493e:	75fb      	strb	r3, [r7, #23]
 8004940:	e002      	b.n	8004948 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	2200      	movs	r2, #0
 8004946:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 8004948:	f7fe ff48 	bl	80037dc <HAL_GetTick>
 800494c:	4602      	mov	r2, r0
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	1ad3      	subs	r3, r2, r3
 8004952:	68ba      	ldr	r2, [r7, #8]
 8004954:	429a      	cmp	r2, r3
 8004956:	d302      	bcc.n	800495e <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 8004958:	68bb      	ldr	r3, [r7, #8]
 800495a:	2b00      	cmp	r3, #0
 800495c:	d119      	bne.n	8004992 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 800495e:	7dfb      	ldrb	r3, [r7, #23]
 8004960:	2b00      	cmp	r3, #0
 8004962:	d116      	bne.n	8004992 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	699b      	ldr	r3, [r3, #24]
 800496a:	f003 0304 	and.w	r3, r3, #4
 800496e:	2b04      	cmp	r3, #4
 8004970:	d00f      	beq.n	8004992 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004976:	f043 0220 	orr.w	r2, r3, #32
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	2220      	movs	r2, #32
 8004982:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	2200      	movs	r2, #0
 800498a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 800498e:	2301      	movs	r3, #1
 8004990:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	699b      	ldr	r3, [r3, #24]
 8004998:	f003 0304 	and.w	r3, r3, #4
 800499c:	2b04      	cmp	r3, #4
 800499e:	d002      	beq.n	80049a6 <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 80049a0:	7dfb      	ldrb	r3, [r7, #23]
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d083      	beq.n	80048ae <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 80049a6:	7dfb      	ldrb	r3, [r7, #23]
}
 80049a8:	4618      	mov	r0, r3
 80049aa:	3718      	adds	r7, #24
 80049ac:	46bd      	mov	sp, r7
 80049ae:	bd80      	pop	{r7, pc}
 80049b0:	fe00e800 	.word	0xfe00e800

080049b4 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80049b4:	b580      	push	{r7, lr}
 80049b6:	b08a      	sub	sp, #40	@ 0x28
 80049b8:	af00      	add	r7, sp, #0
 80049ba:	60f8      	str	r0, [r7, #12]
 80049bc:	60b9      	str	r1, [r7, #8]
 80049be:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80049c0:	2300      	movs	r3, #0
 80049c2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	699b      	ldr	r3, [r3, #24]
 80049cc:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80049ce:	2300      	movs	r3, #0
 80049d0:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80049d6:	69bb      	ldr	r3, [r7, #24]
 80049d8:	f003 0310 	and.w	r3, r3, #16
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d068      	beq.n	8004ab2 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	2210      	movs	r2, #16
 80049e6:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80049e8:	e049      	b.n	8004a7e <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80049ea:	68bb      	ldr	r3, [r7, #8]
 80049ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049f0:	d045      	beq.n	8004a7e <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80049f2:	f7fe fef3 	bl	80037dc <HAL_GetTick>
 80049f6:	4602      	mov	r2, r0
 80049f8:	69fb      	ldr	r3, [r7, #28]
 80049fa:	1ad3      	subs	r3, r2, r3
 80049fc:	68ba      	ldr	r2, [r7, #8]
 80049fe:	429a      	cmp	r2, r3
 8004a00:	d302      	bcc.n	8004a08 <I2C_IsErrorOccurred+0x54>
 8004a02:	68bb      	ldr	r3, [r7, #8]
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d13a      	bne.n	8004a7e <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	685b      	ldr	r3, [r3, #4]
 8004a0e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004a12:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004a1a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	699b      	ldr	r3, [r3, #24]
 8004a22:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004a26:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004a2a:	d121      	bne.n	8004a70 <I2C_IsErrorOccurred+0xbc>
 8004a2c:	697b      	ldr	r3, [r7, #20]
 8004a2e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004a32:	d01d      	beq.n	8004a70 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8004a34:	7cfb      	ldrb	r3, [r7, #19]
 8004a36:	2b20      	cmp	r3, #32
 8004a38:	d01a      	beq.n	8004a70 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	685a      	ldr	r2, [r3, #4]
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004a48:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8004a4a:	f7fe fec7 	bl	80037dc <HAL_GetTick>
 8004a4e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004a50:	e00e      	b.n	8004a70 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8004a52:	f7fe fec3 	bl	80037dc <HAL_GetTick>
 8004a56:	4602      	mov	r2, r0
 8004a58:	69fb      	ldr	r3, [r7, #28]
 8004a5a:	1ad3      	subs	r3, r2, r3
 8004a5c:	2b19      	cmp	r3, #25
 8004a5e:	d907      	bls.n	8004a70 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8004a60:	6a3b      	ldr	r3, [r7, #32]
 8004a62:	f043 0320 	orr.w	r3, r3, #32
 8004a66:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8004a68:	2301      	movs	r3, #1
 8004a6a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8004a6e:	e006      	b.n	8004a7e <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	699b      	ldr	r3, [r3, #24]
 8004a76:	f003 0320 	and.w	r3, r3, #32
 8004a7a:	2b20      	cmp	r3, #32
 8004a7c:	d1e9      	bne.n	8004a52 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	699b      	ldr	r3, [r3, #24]
 8004a84:	f003 0320 	and.w	r3, r3, #32
 8004a88:	2b20      	cmp	r3, #32
 8004a8a:	d003      	beq.n	8004a94 <I2C_IsErrorOccurred+0xe0>
 8004a8c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d0aa      	beq.n	80049ea <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8004a94:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d103      	bne.n	8004aa4 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	2220      	movs	r2, #32
 8004aa2:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8004aa4:	6a3b      	ldr	r3, [r7, #32]
 8004aa6:	f043 0304 	orr.w	r3, r3, #4
 8004aaa:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8004aac:	2301      	movs	r3, #1
 8004aae:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	699b      	ldr	r3, [r3, #24]
 8004ab8:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8004aba:	69bb      	ldr	r3, [r7, #24]
 8004abc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d00b      	beq.n	8004adc <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8004ac4:	6a3b      	ldr	r3, [r7, #32]
 8004ac6:	f043 0301 	orr.w	r3, r3, #1
 8004aca:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004ad4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004ad6:	2301      	movs	r3, #1
 8004ad8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8004adc:	69bb      	ldr	r3, [r7, #24]
 8004ade:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d00b      	beq.n	8004afe <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8004ae6:	6a3b      	ldr	r3, [r7, #32]
 8004ae8:	f043 0308 	orr.w	r3, r3, #8
 8004aec:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004af6:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004af8:	2301      	movs	r3, #1
 8004afa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8004afe:	69bb      	ldr	r3, [r7, #24]
 8004b00:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d00b      	beq.n	8004b20 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8004b08:	6a3b      	ldr	r3, [r7, #32]
 8004b0a:	f043 0302 	orr.w	r3, r3, #2
 8004b0e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004b18:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004b1a:	2301      	movs	r3, #1
 8004b1c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8004b20:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d01c      	beq.n	8004b62 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004b28:	68f8      	ldr	r0, [r7, #12]
 8004b2a:	f7ff fdaf 	bl	800468c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	6859      	ldr	r1, [r3, #4]
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	681a      	ldr	r2, [r3, #0]
 8004b38:	4b0d      	ldr	r3, [pc, #52]	@ (8004b70 <I2C_IsErrorOccurred+0x1bc>)
 8004b3a:	400b      	ands	r3, r1
 8004b3c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004b42:	6a3b      	ldr	r3, [r7, #32]
 8004b44:	431a      	orrs	r2, r3
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	2220      	movs	r2, #32
 8004b4e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	2200      	movs	r2, #0
 8004b56:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	2200      	movs	r2, #0
 8004b5e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8004b62:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8004b66:	4618      	mov	r0, r3
 8004b68:	3728      	adds	r7, #40	@ 0x28
 8004b6a:	46bd      	mov	sp, r7
 8004b6c:	bd80      	pop	{r7, pc}
 8004b6e:	bf00      	nop
 8004b70:	fe00e800 	.word	0xfe00e800

08004b74 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004b74:	b480      	push	{r7}
 8004b76:	b087      	sub	sp, #28
 8004b78:	af00      	add	r7, sp, #0
 8004b7a:	60f8      	str	r0, [r7, #12]
 8004b7c:	607b      	str	r3, [r7, #4]
 8004b7e:	460b      	mov	r3, r1
 8004b80:	817b      	strh	r3, [r7, #10]
 8004b82:	4613      	mov	r3, r2
 8004b84:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004b86:	897b      	ldrh	r3, [r7, #10]
 8004b88:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004b8c:	7a7b      	ldrb	r3, [r7, #9]
 8004b8e:	041b      	lsls	r3, r3, #16
 8004b90:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004b94:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004b9a:	6a3b      	ldr	r3, [r7, #32]
 8004b9c:	4313      	orrs	r3, r2
 8004b9e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004ba2:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	685a      	ldr	r2, [r3, #4]
 8004baa:	6a3b      	ldr	r3, [r7, #32]
 8004bac:	0d5b      	lsrs	r3, r3, #21
 8004bae:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8004bb2:	4b08      	ldr	r3, [pc, #32]	@ (8004bd4 <I2C_TransferConfig+0x60>)
 8004bb4:	430b      	orrs	r3, r1
 8004bb6:	43db      	mvns	r3, r3
 8004bb8:	ea02 0103 	and.w	r1, r2, r3
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	697a      	ldr	r2, [r7, #20]
 8004bc2:	430a      	orrs	r2, r1
 8004bc4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8004bc6:	bf00      	nop
 8004bc8:	371c      	adds	r7, #28
 8004bca:	46bd      	mov	sp, r7
 8004bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bd0:	4770      	bx	lr
 8004bd2:	bf00      	nop
 8004bd4:	03ff63ff 	.word	0x03ff63ff

08004bd8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004bd8:	b480      	push	{r7}
 8004bda:	b083      	sub	sp, #12
 8004bdc:	af00      	add	r7, sp, #0
 8004bde:	6078      	str	r0, [r7, #4]
 8004be0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004be8:	b2db      	uxtb	r3, r3
 8004bea:	2b20      	cmp	r3, #32
 8004bec:	d138      	bne.n	8004c60 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004bf4:	2b01      	cmp	r3, #1
 8004bf6:	d101      	bne.n	8004bfc <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004bf8:	2302      	movs	r3, #2
 8004bfa:	e032      	b.n	8004c62 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	2201      	movs	r2, #1
 8004c00:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	2224      	movs	r2, #36	@ 0x24
 8004c08:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	681a      	ldr	r2, [r3, #0]
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	f022 0201 	bic.w	r2, r2, #1
 8004c1a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	681a      	ldr	r2, [r3, #0]
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004c2a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	6819      	ldr	r1, [r3, #0]
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	683a      	ldr	r2, [r7, #0]
 8004c38:	430a      	orrs	r2, r1
 8004c3a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	681a      	ldr	r2, [r3, #0]
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	f042 0201 	orr.w	r2, r2, #1
 8004c4a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	2220      	movs	r2, #32
 8004c50:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	2200      	movs	r2, #0
 8004c58:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004c5c:	2300      	movs	r3, #0
 8004c5e:	e000      	b.n	8004c62 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004c60:	2302      	movs	r3, #2
  }
}
 8004c62:	4618      	mov	r0, r3
 8004c64:	370c      	adds	r7, #12
 8004c66:	46bd      	mov	sp, r7
 8004c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c6c:	4770      	bx	lr

08004c6e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004c6e:	b480      	push	{r7}
 8004c70:	b085      	sub	sp, #20
 8004c72:	af00      	add	r7, sp, #0
 8004c74:	6078      	str	r0, [r7, #4]
 8004c76:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004c7e:	b2db      	uxtb	r3, r3
 8004c80:	2b20      	cmp	r3, #32
 8004c82:	d139      	bne.n	8004cf8 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004c8a:	2b01      	cmp	r3, #1
 8004c8c:	d101      	bne.n	8004c92 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004c8e:	2302      	movs	r3, #2
 8004c90:	e033      	b.n	8004cfa <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	2201      	movs	r2, #1
 8004c96:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	2224      	movs	r2, #36	@ 0x24
 8004c9e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	681a      	ldr	r2, [r3, #0]
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	f022 0201 	bic.w	r2, r2, #1
 8004cb0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8004cc0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004cc2:	683b      	ldr	r3, [r7, #0]
 8004cc4:	021b      	lsls	r3, r3, #8
 8004cc6:	68fa      	ldr	r2, [r7, #12]
 8004cc8:	4313      	orrs	r3, r2
 8004cca:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	68fa      	ldr	r2, [r7, #12]
 8004cd2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	681a      	ldr	r2, [r3, #0]
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	f042 0201 	orr.w	r2, r2, #1
 8004ce2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	2220      	movs	r2, #32
 8004ce8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	2200      	movs	r2, #0
 8004cf0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004cf4:	2300      	movs	r3, #0
 8004cf6:	e000      	b.n	8004cfa <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004cf8:	2302      	movs	r3, #2
  }
}
 8004cfa:	4618      	mov	r0, r3
 8004cfc:	3714      	adds	r7, #20
 8004cfe:	46bd      	mov	sp, r7
 8004d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d04:	4770      	bx	lr
	...

08004d08 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004d08:	b480      	push	{r7}
 8004d0a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8004d0c:	4b04      	ldr	r3, [pc, #16]	@ (8004d20 <HAL_PWREx_GetVoltageRange+0x18>)
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8004d14:	4618      	mov	r0, r3
 8004d16:	46bd      	mov	sp, r7
 8004d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d1c:	4770      	bx	lr
 8004d1e:	bf00      	nop
 8004d20:	40007000 	.word	0x40007000

08004d24 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004d24:	b480      	push	{r7}
 8004d26:	b085      	sub	sp, #20
 8004d28:	af00      	add	r7, sp, #0
 8004d2a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004d32:	d130      	bne.n	8004d96 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8004d34:	4b23      	ldr	r3, [pc, #140]	@ (8004dc4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004d3c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004d40:	d038      	beq.n	8004db4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004d42:	4b20      	ldr	r3, [pc, #128]	@ (8004dc4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004d4a:	4a1e      	ldr	r2, [pc, #120]	@ (8004dc4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004d4c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004d50:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004d52:	4b1d      	ldr	r3, [pc, #116]	@ (8004dc8 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	2232      	movs	r2, #50	@ 0x32
 8004d58:	fb02 f303 	mul.w	r3, r2, r3
 8004d5c:	4a1b      	ldr	r2, [pc, #108]	@ (8004dcc <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8004d5e:	fba2 2303 	umull	r2, r3, r2, r3
 8004d62:	0c9b      	lsrs	r3, r3, #18
 8004d64:	3301      	adds	r3, #1
 8004d66:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004d68:	e002      	b.n	8004d70 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	3b01      	subs	r3, #1
 8004d6e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004d70:	4b14      	ldr	r3, [pc, #80]	@ (8004dc4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004d72:	695b      	ldr	r3, [r3, #20]
 8004d74:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004d78:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004d7c:	d102      	bne.n	8004d84 <HAL_PWREx_ControlVoltageScaling+0x60>
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d1f2      	bne.n	8004d6a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004d84:	4b0f      	ldr	r3, [pc, #60]	@ (8004dc4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004d86:	695b      	ldr	r3, [r3, #20]
 8004d88:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004d8c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004d90:	d110      	bne.n	8004db4 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8004d92:	2303      	movs	r3, #3
 8004d94:	e00f      	b.n	8004db6 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8004d96:	4b0b      	ldr	r3, [pc, #44]	@ (8004dc4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004d9e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004da2:	d007      	beq.n	8004db4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004da4:	4b07      	ldr	r3, [pc, #28]	@ (8004dc4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004dac:	4a05      	ldr	r2, [pc, #20]	@ (8004dc4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004dae:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004db2:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8004db4:	2300      	movs	r3, #0
}
 8004db6:	4618      	mov	r0, r3
 8004db8:	3714      	adds	r7, #20
 8004dba:	46bd      	mov	sp, r7
 8004dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc0:	4770      	bx	lr
 8004dc2:	bf00      	nop
 8004dc4:	40007000 	.word	0x40007000
 8004dc8:	20000000 	.word	0x20000000
 8004dcc:	431bde83 	.word	0x431bde83

08004dd0 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004dd0:	b580      	push	{r7, lr}
 8004dd2:	b088      	sub	sp, #32
 8004dd4:	af00      	add	r7, sp, #0
 8004dd6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d102      	bne.n	8004de4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8004dde:	2301      	movs	r3, #1
 8004de0:	f000 bc02 	b.w	80055e8 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004de4:	4b96      	ldr	r3, [pc, #600]	@ (8005040 <HAL_RCC_OscConfig+0x270>)
 8004de6:	689b      	ldr	r3, [r3, #8]
 8004de8:	f003 030c 	and.w	r3, r3, #12
 8004dec:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004dee:	4b94      	ldr	r3, [pc, #592]	@ (8005040 <HAL_RCC_OscConfig+0x270>)
 8004df0:	68db      	ldr	r3, [r3, #12]
 8004df2:	f003 0303 	and.w	r3, r3, #3
 8004df6:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	f003 0310 	and.w	r3, r3, #16
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	f000 80e4 	beq.w	8004fce <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004e06:	69bb      	ldr	r3, [r7, #24]
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d007      	beq.n	8004e1c <HAL_RCC_OscConfig+0x4c>
 8004e0c:	69bb      	ldr	r3, [r7, #24]
 8004e0e:	2b0c      	cmp	r3, #12
 8004e10:	f040 808b 	bne.w	8004f2a <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8004e14:	697b      	ldr	r3, [r7, #20]
 8004e16:	2b01      	cmp	r3, #1
 8004e18:	f040 8087 	bne.w	8004f2a <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004e1c:	4b88      	ldr	r3, [pc, #544]	@ (8005040 <HAL_RCC_OscConfig+0x270>)
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	f003 0302 	and.w	r3, r3, #2
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d005      	beq.n	8004e34 <HAL_RCC_OscConfig+0x64>
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	699b      	ldr	r3, [r3, #24]
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d101      	bne.n	8004e34 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8004e30:	2301      	movs	r3, #1
 8004e32:	e3d9      	b.n	80055e8 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	6a1a      	ldr	r2, [r3, #32]
 8004e38:	4b81      	ldr	r3, [pc, #516]	@ (8005040 <HAL_RCC_OscConfig+0x270>)
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	f003 0308 	and.w	r3, r3, #8
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d004      	beq.n	8004e4e <HAL_RCC_OscConfig+0x7e>
 8004e44:	4b7e      	ldr	r3, [pc, #504]	@ (8005040 <HAL_RCC_OscConfig+0x270>)
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004e4c:	e005      	b.n	8004e5a <HAL_RCC_OscConfig+0x8a>
 8004e4e:	4b7c      	ldr	r3, [pc, #496]	@ (8005040 <HAL_RCC_OscConfig+0x270>)
 8004e50:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004e54:	091b      	lsrs	r3, r3, #4
 8004e56:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004e5a:	4293      	cmp	r3, r2
 8004e5c:	d223      	bcs.n	8004ea6 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	6a1b      	ldr	r3, [r3, #32]
 8004e62:	4618      	mov	r0, r3
 8004e64:	f000 fdbe 	bl	80059e4 <RCC_SetFlashLatencyFromMSIRange>
 8004e68:	4603      	mov	r3, r0
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d001      	beq.n	8004e72 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8004e6e:	2301      	movs	r3, #1
 8004e70:	e3ba      	b.n	80055e8 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004e72:	4b73      	ldr	r3, [pc, #460]	@ (8005040 <HAL_RCC_OscConfig+0x270>)
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	4a72      	ldr	r2, [pc, #456]	@ (8005040 <HAL_RCC_OscConfig+0x270>)
 8004e78:	f043 0308 	orr.w	r3, r3, #8
 8004e7c:	6013      	str	r3, [r2, #0]
 8004e7e:	4b70      	ldr	r3, [pc, #448]	@ (8005040 <HAL_RCC_OscConfig+0x270>)
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	6a1b      	ldr	r3, [r3, #32]
 8004e8a:	496d      	ldr	r1, [pc, #436]	@ (8005040 <HAL_RCC_OscConfig+0x270>)
 8004e8c:	4313      	orrs	r3, r2
 8004e8e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004e90:	4b6b      	ldr	r3, [pc, #428]	@ (8005040 <HAL_RCC_OscConfig+0x270>)
 8004e92:	685b      	ldr	r3, [r3, #4]
 8004e94:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	69db      	ldr	r3, [r3, #28]
 8004e9c:	021b      	lsls	r3, r3, #8
 8004e9e:	4968      	ldr	r1, [pc, #416]	@ (8005040 <HAL_RCC_OscConfig+0x270>)
 8004ea0:	4313      	orrs	r3, r2
 8004ea2:	604b      	str	r3, [r1, #4]
 8004ea4:	e025      	b.n	8004ef2 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004ea6:	4b66      	ldr	r3, [pc, #408]	@ (8005040 <HAL_RCC_OscConfig+0x270>)
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	4a65      	ldr	r2, [pc, #404]	@ (8005040 <HAL_RCC_OscConfig+0x270>)
 8004eac:	f043 0308 	orr.w	r3, r3, #8
 8004eb0:	6013      	str	r3, [r2, #0]
 8004eb2:	4b63      	ldr	r3, [pc, #396]	@ (8005040 <HAL_RCC_OscConfig+0x270>)
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	6a1b      	ldr	r3, [r3, #32]
 8004ebe:	4960      	ldr	r1, [pc, #384]	@ (8005040 <HAL_RCC_OscConfig+0x270>)
 8004ec0:	4313      	orrs	r3, r2
 8004ec2:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004ec4:	4b5e      	ldr	r3, [pc, #376]	@ (8005040 <HAL_RCC_OscConfig+0x270>)
 8004ec6:	685b      	ldr	r3, [r3, #4]
 8004ec8:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	69db      	ldr	r3, [r3, #28]
 8004ed0:	021b      	lsls	r3, r3, #8
 8004ed2:	495b      	ldr	r1, [pc, #364]	@ (8005040 <HAL_RCC_OscConfig+0x270>)
 8004ed4:	4313      	orrs	r3, r2
 8004ed6:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004ed8:	69bb      	ldr	r3, [r7, #24]
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d109      	bne.n	8004ef2 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	6a1b      	ldr	r3, [r3, #32]
 8004ee2:	4618      	mov	r0, r3
 8004ee4:	f000 fd7e 	bl	80059e4 <RCC_SetFlashLatencyFromMSIRange>
 8004ee8:	4603      	mov	r3, r0
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d001      	beq.n	8004ef2 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8004eee:	2301      	movs	r3, #1
 8004ef0:	e37a      	b.n	80055e8 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004ef2:	f000 fc81 	bl	80057f8 <HAL_RCC_GetSysClockFreq>
 8004ef6:	4602      	mov	r2, r0
 8004ef8:	4b51      	ldr	r3, [pc, #324]	@ (8005040 <HAL_RCC_OscConfig+0x270>)
 8004efa:	689b      	ldr	r3, [r3, #8]
 8004efc:	091b      	lsrs	r3, r3, #4
 8004efe:	f003 030f 	and.w	r3, r3, #15
 8004f02:	4950      	ldr	r1, [pc, #320]	@ (8005044 <HAL_RCC_OscConfig+0x274>)
 8004f04:	5ccb      	ldrb	r3, [r1, r3]
 8004f06:	f003 031f 	and.w	r3, r3, #31
 8004f0a:	fa22 f303 	lsr.w	r3, r2, r3
 8004f0e:	4a4e      	ldr	r2, [pc, #312]	@ (8005048 <HAL_RCC_OscConfig+0x278>)
 8004f10:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004f12:	4b4e      	ldr	r3, [pc, #312]	@ (800504c <HAL_RCC_OscConfig+0x27c>)
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	4618      	mov	r0, r3
 8004f18:	f7fe f850 	bl	8002fbc <HAL_InitTick>
 8004f1c:	4603      	mov	r3, r0
 8004f1e:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8004f20:	7bfb      	ldrb	r3, [r7, #15]
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d052      	beq.n	8004fcc <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8004f26:	7bfb      	ldrb	r3, [r7, #15]
 8004f28:	e35e      	b.n	80055e8 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	699b      	ldr	r3, [r3, #24]
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d032      	beq.n	8004f98 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004f32:	4b43      	ldr	r3, [pc, #268]	@ (8005040 <HAL_RCC_OscConfig+0x270>)
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	4a42      	ldr	r2, [pc, #264]	@ (8005040 <HAL_RCC_OscConfig+0x270>)
 8004f38:	f043 0301 	orr.w	r3, r3, #1
 8004f3c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004f3e:	f7fe fc4d 	bl	80037dc <HAL_GetTick>
 8004f42:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004f44:	e008      	b.n	8004f58 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004f46:	f7fe fc49 	bl	80037dc <HAL_GetTick>
 8004f4a:	4602      	mov	r2, r0
 8004f4c:	693b      	ldr	r3, [r7, #16]
 8004f4e:	1ad3      	subs	r3, r2, r3
 8004f50:	2b02      	cmp	r3, #2
 8004f52:	d901      	bls.n	8004f58 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8004f54:	2303      	movs	r3, #3
 8004f56:	e347      	b.n	80055e8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004f58:	4b39      	ldr	r3, [pc, #228]	@ (8005040 <HAL_RCC_OscConfig+0x270>)
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	f003 0302 	and.w	r3, r3, #2
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d0f0      	beq.n	8004f46 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004f64:	4b36      	ldr	r3, [pc, #216]	@ (8005040 <HAL_RCC_OscConfig+0x270>)
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	4a35      	ldr	r2, [pc, #212]	@ (8005040 <HAL_RCC_OscConfig+0x270>)
 8004f6a:	f043 0308 	orr.w	r3, r3, #8
 8004f6e:	6013      	str	r3, [r2, #0]
 8004f70:	4b33      	ldr	r3, [pc, #204]	@ (8005040 <HAL_RCC_OscConfig+0x270>)
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	6a1b      	ldr	r3, [r3, #32]
 8004f7c:	4930      	ldr	r1, [pc, #192]	@ (8005040 <HAL_RCC_OscConfig+0x270>)
 8004f7e:	4313      	orrs	r3, r2
 8004f80:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004f82:	4b2f      	ldr	r3, [pc, #188]	@ (8005040 <HAL_RCC_OscConfig+0x270>)
 8004f84:	685b      	ldr	r3, [r3, #4]
 8004f86:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	69db      	ldr	r3, [r3, #28]
 8004f8e:	021b      	lsls	r3, r3, #8
 8004f90:	492b      	ldr	r1, [pc, #172]	@ (8005040 <HAL_RCC_OscConfig+0x270>)
 8004f92:	4313      	orrs	r3, r2
 8004f94:	604b      	str	r3, [r1, #4]
 8004f96:	e01a      	b.n	8004fce <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004f98:	4b29      	ldr	r3, [pc, #164]	@ (8005040 <HAL_RCC_OscConfig+0x270>)
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	4a28      	ldr	r2, [pc, #160]	@ (8005040 <HAL_RCC_OscConfig+0x270>)
 8004f9e:	f023 0301 	bic.w	r3, r3, #1
 8004fa2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004fa4:	f7fe fc1a 	bl	80037dc <HAL_GetTick>
 8004fa8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004faa:	e008      	b.n	8004fbe <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004fac:	f7fe fc16 	bl	80037dc <HAL_GetTick>
 8004fb0:	4602      	mov	r2, r0
 8004fb2:	693b      	ldr	r3, [r7, #16]
 8004fb4:	1ad3      	subs	r3, r2, r3
 8004fb6:	2b02      	cmp	r3, #2
 8004fb8:	d901      	bls.n	8004fbe <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8004fba:	2303      	movs	r3, #3
 8004fbc:	e314      	b.n	80055e8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004fbe:	4b20      	ldr	r3, [pc, #128]	@ (8005040 <HAL_RCC_OscConfig+0x270>)
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	f003 0302 	and.w	r3, r3, #2
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d1f0      	bne.n	8004fac <HAL_RCC_OscConfig+0x1dc>
 8004fca:	e000      	b.n	8004fce <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004fcc:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	f003 0301 	and.w	r3, r3, #1
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d073      	beq.n	80050c2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8004fda:	69bb      	ldr	r3, [r7, #24]
 8004fdc:	2b08      	cmp	r3, #8
 8004fde:	d005      	beq.n	8004fec <HAL_RCC_OscConfig+0x21c>
 8004fe0:	69bb      	ldr	r3, [r7, #24]
 8004fe2:	2b0c      	cmp	r3, #12
 8004fe4:	d10e      	bne.n	8005004 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004fe6:	697b      	ldr	r3, [r7, #20]
 8004fe8:	2b03      	cmp	r3, #3
 8004fea:	d10b      	bne.n	8005004 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004fec:	4b14      	ldr	r3, [pc, #80]	@ (8005040 <HAL_RCC_OscConfig+0x270>)
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d063      	beq.n	80050c0 <HAL_RCC_OscConfig+0x2f0>
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	685b      	ldr	r3, [r3, #4]
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	d15f      	bne.n	80050c0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8005000:	2301      	movs	r3, #1
 8005002:	e2f1      	b.n	80055e8 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	685b      	ldr	r3, [r3, #4]
 8005008:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800500c:	d106      	bne.n	800501c <HAL_RCC_OscConfig+0x24c>
 800500e:	4b0c      	ldr	r3, [pc, #48]	@ (8005040 <HAL_RCC_OscConfig+0x270>)
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	4a0b      	ldr	r2, [pc, #44]	@ (8005040 <HAL_RCC_OscConfig+0x270>)
 8005014:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005018:	6013      	str	r3, [r2, #0]
 800501a:	e025      	b.n	8005068 <HAL_RCC_OscConfig+0x298>
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	685b      	ldr	r3, [r3, #4]
 8005020:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005024:	d114      	bne.n	8005050 <HAL_RCC_OscConfig+0x280>
 8005026:	4b06      	ldr	r3, [pc, #24]	@ (8005040 <HAL_RCC_OscConfig+0x270>)
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	4a05      	ldr	r2, [pc, #20]	@ (8005040 <HAL_RCC_OscConfig+0x270>)
 800502c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005030:	6013      	str	r3, [r2, #0]
 8005032:	4b03      	ldr	r3, [pc, #12]	@ (8005040 <HAL_RCC_OscConfig+0x270>)
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	4a02      	ldr	r2, [pc, #8]	@ (8005040 <HAL_RCC_OscConfig+0x270>)
 8005038:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800503c:	6013      	str	r3, [r2, #0]
 800503e:	e013      	b.n	8005068 <HAL_RCC_OscConfig+0x298>
 8005040:	40021000 	.word	0x40021000
 8005044:	0800e31c 	.word	0x0800e31c
 8005048:	20000000 	.word	0x20000000
 800504c:	20000004 	.word	0x20000004
 8005050:	4ba0      	ldr	r3, [pc, #640]	@ (80052d4 <HAL_RCC_OscConfig+0x504>)
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	4a9f      	ldr	r2, [pc, #636]	@ (80052d4 <HAL_RCC_OscConfig+0x504>)
 8005056:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800505a:	6013      	str	r3, [r2, #0]
 800505c:	4b9d      	ldr	r3, [pc, #628]	@ (80052d4 <HAL_RCC_OscConfig+0x504>)
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	4a9c      	ldr	r2, [pc, #624]	@ (80052d4 <HAL_RCC_OscConfig+0x504>)
 8005062:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005066:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	685b      	ldr	r3, [r3, #4]
 800506c:	2b00      	cmp	r3, #0
 800506e:	d013      	beq.n	8005098 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005070:	f7fe fbb4 	bl	80037dc <HAL_GetTick>
 8005074:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005076:	e008      	b.n	800508a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005078:	f7fe fbb0 	bl	80037dc <HAL_GetTick>
 800507c:	4602      	mov	r2, r0
 800507e:	693b      	ldr	r3, [r7, #16]
 8005080:	1ad3      	subs	r3, r2, r3
 8005082:	2b64      	cmp	r3, #100	@ 0x64
 8005084:	d901      	bls.n	800508a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8005086:	2303      	movs	r3, #3
 8005088:	e2ae      	b.n	80055e8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800508a:	4b92      	ldr	r3, [pc, #584]	@ (80052d4 <HAL_RCC_OscConfig+0x504>)
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005092:	2b00      	cmp	r3, #0
 8005094:	d0f0      	beq.n	8005078 <HAL_RCC_OscConfig+0x2a8>
 8005096:	e014      	b.n	80050c2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005098:	f7fe fba0 	bl	80037dc <HAL_GetTick>
 800509c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800509e:	e008      	b.n	80050b2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80050a0:	f7fe fb9c 	bl	80037dc <HAL_GetTick>
 80050a4:	4602      	mov	r2, r0
 80050a6:	693b      	ldr	r3, [r7, #16]
 80050a8:	1ad3      	subs	r3, r2, r3
 80050aa:	2b64      	cmp	r3, #100	@ 0x64
 80050ac:	d901      	bls.n	80050b2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80050ae:	2303      	movs	r3, #3
 80050b0:	e29a      	b.n	80055e8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80050b2:	4b88      	ldr	r3, [pc, #544]	@ (80052d4 <HAL_RCC_OscConfig+0x504>)
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d1f0      	bne.n	80050a0 <HAL_RCC_OscConfig+0x2d0>
 80050be:	e000      	b.n	80050c2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80050c0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	f003 0302 	and.w	r3, r3, #2
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d060      	beq.n	8005190 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80050ce:	69bb      	ldr	r3, [r7, #24]
 80050d0:	2b04      	cmp	r3, #4
 80050d2:	d005      	beq.n	80050e0 <HAL_RCC_OscConfig+0x310>
 80050d4:	69bb      	ldr	r3, [r7, #24]
 80050d6:	2b0c      	cmp	r3, #12
 80050d8:	d119      	bne.n	800510e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80050da:	697b      	ldr	r3, [r7, #20]
 80050dc:	2b02      	cmp	r3, #2
 80050de:	d116      	bne.n	800510e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80050e0:	4b7c      	ldr	r3, [pc, #496]	@ (80052d4 <HAL_RCC_OscConfig+0x504>)
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d005      	beq.n	80050f8 <HAL_RCC_OscConfig+0x328>
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	68db      	ldr	r3, [r3, #12]
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d101      	bne.n	80050f8 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80050f4:	2301      	movs	r3, #1
 80050f6:	e277      	b.n	80055e8 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80050f8:	4b76      	ldr	r3, [pc, #472]	@ (80052d4 <HAL_RCC_OscConfig+0x504>)
 80050fa:	685b      	ldr	r3, [r3, #4]
 80050fc:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	691b      	ldr	r3, [r3, #16]
 8005104:	061b      	lsls	r3, r3, #24
 8005106:	4973      	ldr	r1, [pc, #460]	@ (80052d4 <HAL_RCC_OscConfig+0x504>)
 8005108:	4313      	orrs	r3, r2
 800510a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800510c:	e040      	b.n	8005190 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	68db      	ldr	r3, [r3, #12]
 8005112:	2b00      	cmp	r3, #0
 8005114:	d023      	beq.n	800515e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005116:	4b6f      	ldr	r3, [pc, #444]	@ (80052d4 <HAL_RCC_OscConfig+0x504>)
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	4a6e      	ldr	r2, [pc, #440]	@ (80052d4 <HAL_RCC_OscConfig+0x504>)
 800511c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005120:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005122:	f7fe fb5b 	bl	80037dc <HAL_GetTick>
 8005126:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005128:	e008      	b.n	800513c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800512a:	f7fe fb57 	bl	80037dc <HAL_GetTick>
 800512e:	4602      	mov	r2, r0
 8005130:	693b      	ldr	r3, [r7, #16]
 8005132:	1ad3      	subs	r3, r2, r3
 8005134:	2b02      	cmp	r3, #2
 8005136:	d901      	bls.n	800513c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8005138:	2303      	movs	r3, #3
 800513a:	e255      	b.n	80055e8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800513c:	4b65      	ldr	r3, [pc, #404]	@ (80052d4 <HAL_RCC_OscConfig+0x504>)
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005144:	2b00      	cmp	r3, #0
 8005146:	d0f0      	beq.n	800512a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005148:	4b62      	ldr	r3, [pc, #392]	@ (80052d4 <HAL_RCC_OscConfig+0x504>)
 800514a:	685b      	ldr	r3, [r3, #4]
 800514c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	691b      	ldr	r3, [r3, #16]
 8005154:	061b      	lsls	r3, r3, #24
 8005156:	495f      	ldr	r1, [pc, #380]	@ (80052d4 <HAL_RCC_OscConfig+0x504>)
 8005158:	4313      	orrs	r3, r2
 800515a:	604b      	str	r3, [r1, #4]
 800515c:	e018      	b.n	8005190 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800515e:	4b5d      	ldr	r3, [pc, #372]	@ (80052d4 <HAL_RCC_OscConfig+0x504>)
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	4a5c      	ldr	r2, [pc, #368]	@ (80052d4 <HAL_RCC_OscConfig+0x504>)
 8005164:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005168:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800516a:	f7fe fb37 	bl	80037dc <HAL_GetTick>
 800516e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005170:	e008      	b.n	8005184 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005172:	f7fe fb33 	bl	80037dc <HAL_GetTick>
 8005176:	4602      	mov	r2, r0
 8005178:	693b      	ldr	r3, [r7, #16]
 800517a:	1ad3      	subs	r3, r2, r3
 800517c:	2b02      	cmp	r3, #2
 800517e:	d901      	bls.n	8005184 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8005180:	2303      	movs	r3, #3
 8005182:	e231      	b.n	80055e8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005184:	4b53      	ldr	r3, [pc, #332]	@ (80052d4 <HAL_RCC_OscConfig+0x504>)
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800518c:	2b00      	cmp	r3, #0
 800518e:	d1f0      	bne.n	8005172 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	f003 0308 	and.w	r3, r3, #8
 8005198:	2b00      	cmp	r3, #0
 800519a:	d03c      	beq.n	8005216 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	695b      	ldr	r3, [r3, #20]
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d01c      	beq.n	80051de <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80051a4:	4b4b      	ldr	r3, [pc, #300]	@ (80052d4 <HAL_RCC_OscConfig+0x504>)
 80051a6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80051aa:	4a4a      	ldr	r2, [pc, #296]	@ (80052d4 <HAL_RCC_OscConfig+0x504>)
 80051ac:	f043 0301 	orr.w	r3, r3, #1
 80051b0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80051b4:	f7fe fb12 	bl	80037dc <HAL_GetTick>
 80051b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80051ba:	e008      	b.n	80051ce <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80051bc:	f7fe fb0e 	bl	80037dc <HAL_GetTick>
 80051c0:	4602      	mov	r2, r0
 80051c2:	693b      	ldr	r3, [r7, #16]
 80051c4:	1ad3      	subs	r3, r2, r3
 80051c6:	2b02      	cmp	r3, #2
 80051c8:	d901      	bls.n	80051ce <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80051ca:	2303      	movs	r3, #3
 80051cc:	e20c      	b.n	80055e8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80051ce:	4b41      	ldr	r3, [pc, #260]	@ (80052d4 <HAL_RCC_OscConfig+0x504>)
 80051d0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80051d4:	f003 0302 	and.w	r3, r3, #2
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d0ef      	beq.n	80051bc <HAL_RCC_OscConfig+0x3ec>
 80051dc:	e01b      	b.n	8005216 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80051de:	4b3d      	ldr	r3, [pc, #244]	@ (80052d4 <HAL_RCC_OscConfig+0x504>)
 80051e0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80051e4:	4a3b      	ldr	r2, [pc, #236]	@ (80052d4 <HAL_RCC_OscConfig+0x504>)
 80051e6:	f023 0301 	bic.w	r3, r3, #1
 80051ea:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80051ee:	f7fe faf5 	bl	80037dc <HAL_GetTick>
 80051f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80051f4:	e008      	b.n	8005208 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80051f6:	f7fe faf1 	bl	80037dc <HAL_GetTick>
 80051fa:	4602      	mov	r2, r0
 80051fc:	693b      	ldr	r3, [r7, #16]
 80051fe:	1ad3      	subs	r3, r2, r3
 8005200:	2b02      	cmp	r3, #2
 8005202:	d901      	bls.n	8005208 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8005204:	2303      	movs	r3, #3
 8005206:	e1ef      	b.n	80055e8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005208:	4b32      	ldr	r3, [pc, #200]	@ (80052d4 <HAL_RCC_OscConfig+0x504>)
 800520a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800520e:	f003 0302 	and.w	r3, r3, #2
 8005212:	2b00      	cmp	r3, #0
 8005214:	d1ef      	bne.n	80051f6 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	f003 0304 	and.w	r3, r3, #4
 800521e:	2b00      	cmp	r3, #0
 8005220:	f000 80a6 	beq.w	8005370 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005224:	2300      	movs	r3, #0
 8005226:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8005228:	4b2a      	ldr	r3, [pc, #168]	@ (80052d4 <HAL_RCC_OscConfig+0x504>)
 800522a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800522c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005230:	2b00      	cmp	r3, #0
 8005232:	d10d      	bne.n	8005250 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005234:	4b27      	ldr	r3, [pc, #156]	@ (80052d4 <HAL_RCC_OscConfig+0x504>)
 8005236:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005238:	4a26      	ldr	r2, [pc, #152]	@ (80052d4 <HAL_RCC_OscConfig+0x504>)
 800523a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800523e:	6593      	str	r3, [r2, #88]	@ 0x58
 8005240:	4b24      	ldr	r3, [pc, #144]	@ (80052d4 <HAL_RCC_OscConfig+0x504>)
 8005242:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005244:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005248:	60bb      	str	r3, [r7, #8]
 800524a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800524c:	2301      	movs	r3, #1
 800524e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005250:	4b21      	ldr	r3, [pc, #132]	@ (80052d8 <HAL_RCC_OscConfig+0x508>)
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005258:	2b00      	cmp	r3, #0
 800525a:	d118      	bne.n	800528e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800525c:	4b1e      	ldr	r3, [pc, #120]	@ (80052d8 <HAL_RCC_OscConfig+0x508>)
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	4a1d      	ldr	r2, [pc, #116]	@ (80052d8 <HAL_RCC_OscConfig+0x508>)
 8005262:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005266:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005268:	f7fe fab8 	bl	80037dc <HAL_GetTick>
 800526c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800526e:	e008      	b.n	8005282 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005270:	f7fe fab4 	bl	80037dc <HAL_GetTick>
 8005274:	4602      	mov	r2, r0
 8005276:	693b      	ldr	r3, [r7, #16]
 8005278:	1ad3      	subs	r3, r2, r3
 800527a:	2b02      	cmp	r3, #2
 800527c:	d901      	bls.n	8005282 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800527e:	2303      	movs	r3, #3
 8005280:	e1b2      	b.n	80055e8 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005282:	4b15      	ldr	r3, [pc, #84]	@ (80052d8 <HAL_RCC_OscConfig+0x508>)
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800528a:	2b00      	cmp	r3, #0
 800528c:	d0f0      	beq.n	8005270 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	689b      	ldr	r3, [r3, #8]
 8005292:	2b01      	cmp	r3, #1
 8005294:	d108      	bne.n	80052a8 <HAL_RCC_OscConfig+0x4d8>
 8005296:	4b0f      	ldr	r3, [pc, #60]	@ (80052d4 <HAL_RCC_OscConfig+0x504>)
 8005298:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800529c:	4a0d      	ldr	r2, [pc, #52]	@ (80052d4 <HAL_RCC_OscConfig+0x504>)
 800529e:	f043 0301 	orr.w	r3, r3, #1
 80052a2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80052a6:	e029      	b.n	80052fc <HAL_RCC_OscConfig+0x52c>
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	689b      	ldr	r3, [r3, #8]
 80052ac:	2b05      	cmp	r3, #5
 80052ae:	d115      	bne.n	80052dc <HAL_RCC_OscConfig+0x50c>
 80052b0:	4b08      	ldr	r3, [pc, #32]	@ (80052d4 <HAL_RCC_OscConfig+0x504>)
 80052b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80052b6:	4a07      	ldr	r2, [pc, #28]	@ (80052d4 <HAL_RCC_OscConfig+0x504>)
 80052b8:	f043 0304 	orr.w	r3, r3, #4
 80052bc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80052c0:	4b04      	ldr	r3, [pc, #16]	@ (80052d4 <HAL_RCC_OscConfig+0x504>)
 80052c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80052c6:	4a03      	ldr	r2, [pc, #12]	@ (80052d4 <HAL_RCC_OscConfig+0x504>)
 80052c8:	f043 0301 	orr.w	r3, r3, #1
 80052cc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80052d0:	e014      	b.n	80052fc <HAL_RCC_OscConfig+0x52c>
 80052d2:	bf00      	nop
 80052d4:	40021000 	.word	0x40021000
 80052d8:	40007000 	.word	0x40007000
 80052dc:	4b9a      	ldr	r3, [pc, #616]	@ (8005548 <HAL_RCC_OscConfig+0x778>)
 80052de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80052e2:	4a99      	ldr	r2, [pc, #612]	@ (8005548 <HAL_RCC_OscConfig+0x778>)
 80052e4:	f023 0301 	bic.w	r3, r3, #1
 80052e8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80052ec:	4b96      	ldr	r3, [pc, #600]	@ (8005548 <HAL_RCC_OscConfig+0x778>)
 80052ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80052f2:	4a95      	ldr	r2, [pc, #596]	@ (8005548 <HAL_RCC_OscConfig+0x778>)
 80052f4:	f023 0304 	bic.w	r3, r3, #4
 80052f8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	689b      	ldr	r3, [r3, #8]
 8005300:	2b00      	cmp	r3, #0
 8005302:	d016      	beq.n	8005332 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005304:	f7fe fa6a 	bl	80037dc <HAL_GetTick>
 8005308:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800530a:	e00a      	b.n	8005322 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800530c:	f7fe fa66 	bl	80037dc <HAL_GetTick>
 8005310:	4602      	mov	r2, r0
 8005312:	693b      	ldr	r3, [r7, #16]
 8005314:	1ad3      	subs	r3, r2, r3
 8005316:	f241 3288 	movw	r2, #5000	@ 0x1388
 800531a:	4293      	cmp	r3, r2
 800531c:	d901      	bls.n	8005322 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800531e:	2303      	movs	r3, #3
 8005320:	e162      	b.n	80055e8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005322:	4b89      	ldr	r3, [pc, #548]	@ (8005548 <HAL_RCC_OscConfig+0x778>)
 8005324:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005328:	f003 0302 	and.w	r3, r3, #2
 800532c:	2b00      	cmp	r3, #0
 800532e:	d0ed      	beq.n	800530c <HAL_RCC_OscConfig+0x53c>
 8005330:	e015      	b.n	800535e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005332:	f7fe fa53 	bl	80037dc <HAL_GetTick>
 8005336:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005338:	e00a      	b.n	8005350 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800533a:	f7fe fa4f 	bl	80037dc <HAL_GetTick>
 800533e:	4602      	mov	r2, r0
 8005340:	693b      	ldr	r3, [r7, #16]
 8005342:	1ad3      	subs	r3, r2, r3
 8005344:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005348:	4293      	cmp	r3, r2
 800534a:	d901      	bls.n	8005350 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800534c:	2303      	movs	r3, #3
 800534e:	e14b      	b.n	80055e8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005350:	4b7d      	ldr	r3, [pc, #500]	@ (8005548 <HAL_RCC_OscConfig+0x778>)
 8005352:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005356:	f003 0302 	and.w	r3, r3, #2
 800535a:	2b00      	cmp	r3, #0
 800535c:	d1ed      	bne.n	800533a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800535e:	7ffb      	ldrb	r3, [r7, #31]
 8005360:	2b01      	cmp	r3, #1
 8005362:	d105      	bne.n	8005370 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005364:	4b78      	ldr	r3, [pc, #480]	@ (8005548 <HAL_RCC_OscConfig+0x778>)
 8005366:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005368:	4a77      	ldr	r2, [pc, #476]	@ (8005548 <HAL_RCC_OscConfig+0x778>)
 800536a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800536e:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	f003 0320 	and.w	r3, r3, #32
 8005378:	2b00      	cmp	r3, #0
 800537a:	d03c      	beq.n	80053f6 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005380:	2b00      	cmp	r3, #0
 8005382:	d01c      	beq.n	80053be <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005384:	4b70      	ldr	r3, [pc, #448]	@ (8005548 <HAL_RCC_OscConfig+0x778>)
 8005386:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800538a:	4a6f      	ldr	r2, [pc, #444]	@ (8005548 <HAL_RCC_OscConfig+0x778>)
 800538c:	f043 0301 	orr.w	r3, r3, #1
 8005390:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005394:	f7fe fa22 	bl	80037dc <HAL_GetTick>
 8005398:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800539a:	e008      	b.n	80053ae <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800539c:	f7fe fa1e 	bl	80037dc <HAL_GetTick>
 80053a0:	4602      	mov	r2, r0
 80053a2:	693b      	ldr	r3, [r7, #16]
 80053a4:	1ad3      	subs	r3, r2, r3
 80053a6:	2b02      	cmp	r3, #2
 80053a8:	d901      	bls.n	80053ae <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 80053aa:	2303      	movs	r3, #3
 80053ac:	e11c      	b.n	80055e8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80053ae:	4b66      	ldr	r3, [pc, #408]	@ (8005548 <HAL_RCC_OscConfig+0x778>)
 80053b0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80053b4:	f003 0302 	and.w	r3, r3, #2
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d0ef      	beq.n	800539c <HAL_RCC_OscConfig+0x5cc>
 80053bc:	e01b      	b.n	80053f6 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80053be:	4b62      	ldr	r3, [pc, #392]	@ (8005548 <HAL_RCC_OscConfig+0x778>)
 80053c0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80053c4:	4a60      	ldr	r2, [pc, #384]	@ (8005548 <HAL_RCC_OscConfig+0x778>)
 80053c6:	f023 0301 	bic.w	r3, r3, #1
 80053ca:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80053ce:	f7fe fa05 	bl	80037dc <HAL_GetTick>
 80053d2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80053d4:	e008      	b.n	80053e8 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80053d6:	f7fe fa01 	bl	80037dc <HAL_GetTick>
 80053da:	4602      	mov	r2, r0
 80053dc:	693b      	ldr	r3, [r7, #16]
 80053de:	1ad3      	subs	r3, r2, r3
 80053e0:	2b02      	cmp	r3, #2
 80053e2:	d901      	bls.n	80053e8 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80053e4:	2303      	movs	r3, #3
 80053e6:	e0ff      	b.n	80055e8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80053e8:	4b57      	ldr	r3, [pc, #348]	@ (8005548 <HAL_RCC_OscConfig+0x778>)
 80053ea:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80053ee:	f003 0302 	and.w	r3, r3, #2
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d1ef      	bne.n	80053d6 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	f000 80f3 	beq.w	80055e6 <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005404:	2b02      	cmp	r3, #2
 8005406:	f040 80c9 	bne.w	800559c <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800540a:	4b4f      	ldr	r3, [pc, #316]	@ (8005548 <HAL_RCC_OscConfig+0x778>)
 800540c:	68db      	ldr	r3, [r3, #12]
 800540e:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005410:	697b      	ldr	r3, [r7, #20]
 8005412:	f003 0203 	and.w	r2, r3, #3
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800541a:	429a      	cmp	r2, r3
 800541c:	d12c      	bne.n	8005478 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800541e:	697b      	ldr	r3, [r7, #20]
 8005420:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005428:	3b01      	subs	r3, #1
 800542a:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800542c:	429a      	cmp	r2, r3
 800542e:	d123      	bne.n	8005478 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005430:	697b      	ldr	r3, [r7, #20]
 8005432:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800543a:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800543c:	429a      	cmp	r2, r3
 800543e:	d11b      	bne.n	8005478 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005440:	697b      	ldr	r3, [r7, #20]
 8005442:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800544a:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800544c:	429a      	cmp	r2, r3
 800544e:	d113      	bne.n	8005478 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005450:	697b      	ldr	r3, [r7, #20]
 8005452:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800545a:	085b      	lsrs	r3, r3, #1
 800545c:	3b01      	subs	r3, #1
 800545e:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005460:	429a      	cmp	r2, r3
 8005462:	d109      	bne.n	8005478 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8005464:	697b      	ldr	r3, [r7, #20]
 8005466:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800546e:	085b      	lsrs	r3, r3, #1
 8005470:	3b01      	subs	r3, #1
 8005472:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005474:	429a      	cmp	r2, r3
 8005476:	d06b      	beq.n	8005550 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005478:	69bb      	ldr	r3, [r7, #24]
 800547a:	2b0c      	cmp	r3, #12
 800547c:	d062      	beq.n	8005544 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800547e:	4b32      	ldr	r3, [pc, #200]	@ (8005548 <HAL_RCC_OscConfig+0x778>)
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005486:	2b00      	cmp	r3, #0
 8005488:	d001      	beq.n	800548e <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 800548a:	2301      	movs	r3, #1
 800548c:	e0ac      	b.n	80055e8 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800548e:	4b2e      	ldr	r3, [pc, #184]	@ (8005548 <HAL_RCC_OscConfig+0x778>)
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	4a2d      	ldr	r2, [pc, #180]	@ (8005548 <HAL_RCC_OscConfig+0x778>)
 8005494:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005498:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800549a:	f7fe f99f 	bl	80037dc <HAL_GetTick>
 800549e:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80054a0:	e008      	b.n	80054b4 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80054a2:	f7fe f99b 	bl	80037dc <HAL_GetTick>
 80054a6:	4602      	mov	r2, r0
 80054a8:	693b      	ldr	r3, [r7, #16]
 80054aa:	1ad3      	subs	r3, r2, r3
 80054ac:	2b02      	cmp	r3, #2
 80054ae:	d901      	bls.n	80054b4 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 80054b0:	2303      	movs	r3, #3
 80054b2:	e099      	b.n	80055e8 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80054b4:	4b24      	ldr	r3, [pc, #144]	@ (8005548 <HAL_RCC_OscConfig+0x778>)
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d1f0      	bne.n	80054a2 <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80054c0:	4b21      	ldr	r3, [pc, #132]	@ (8005548 <HAL_RCC_OscConfig+0x778>)
 80054c2:	68da      	ldr	r2, [r3, #12]
 80054c4:	4b21      	ldr	r3, [pc, #132]	@ (800554c <HAL_RCC_OscConfig+0x77c>)
 80054c6:	4013      	ands	r3, r2
 80054c8:	687a      	ldr	r2, [r7, #4]
 80054ca:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80054cc:	687a      	ldr	r2, [r7, #4]
 80054ce:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80054d0:	3a01      	subs	r2, #1
 80054d2:	0112      	lsls	r2, r2, #4
 80054d4:	4311      	orrs	r1, r2
 80054d6:	687a      	ldr	r2, [r7, #4]
 80054d8:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80054da:	0212      	lsls	r2, r2, #8
 80054dc:	4311      	orrs	r1, r2
 80054de:	687a      	ldr	r2, [r7, #4]
 80054e0:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80054e2:	0852      	lsrs	r2, r2, #1
 80054e4:	3a01      	subs	r2, #1
 80054e6:	0552      	lsls	r2, r2, #21
 80054e8:	4311      	orrs	r1, r2
 80054ea:	687a      	ldr	r2, [r7, #4]
 80054ec:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80054ee:	0852      	lsrs	r2, r2, #1
 80054f0:	3a01      	subs	r2, #1
 80054f2:	0652      	lsls	r2, r2, #25
 80054f4:	4311      	orrs	r1, r2
 80054f6:	687a      	ldr	r2, [r7, #4]
 80054f8:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80054fa:	06d2      	lsls	r2, r2, #27
 80054fc:	430a      	orrs	r2, r1
 80054fe:	4912      	ldr	r1, [pc, #72]	@ (8005548 <HAL_RCC_OscConfig+0x778>)
 8005500:	4313      	orrs	r3, r2
 8005502:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8005504:	4b10      	ldr	r3, [pc, #64]	@ (8005548 <HAL_RCC_OscConfig+0x778>)
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	4a0f      	ldr	r2, [pc, #60]	@ (8005548 <HAL_RCC_OscConfig+0x778>)
 800550a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800550e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005510:	4b0d      	ldr	r3, [pc, #52]	@ (8005548 <HAL_RCC_OscConfig+0x778>)
 8005512:	68db      	ldr	r3, [r3, #12]
 8005514:	4a0c      	ldr	r2, [pc, #48]	@ (8005548 <HAL_RCC_OscConfig+0x778>)
 8005516:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800551a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800551c:	f7fe f95e 	bl	80037dc <HAL_GetTick>
 8005520:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005522:	e008      	b.n	8005536 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005524:	f7fe f95a 	bl	80037dc <HAL_GetTick>
 8005528:	4602      	mov	r2, r0
 800552a:	693b      	ldr	r3, [r7, #16]
 800552c:	1ad3      	subs	r3, r2, r3
 800552e:	2b02      	cmp	r3, #2
 8005530:	d901      	bls.n	8005536 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 8005532:	2303      	movs	r3, #3
 8005534:	e058      	b.n	80055e8 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005536:	4b04      	ldr	r3, [pc, #16]	@ (8005548 <HAL_RCC_OscConfig+0x778>)
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800553e:	2b00      	cmp	r3, #0
 8005540:	d0f0      	beq.n	8005524 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005542:	e050      	b.n	80055e6 <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8005544:	2301      	movs	r3, #1
 8005546:	e04f      	b.n	80055e8 <HAL_RCC_OscConfig+0x818>
 8005548:	40021000 	.word	0x40021000
 800554c:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005550:	4b27      	ldr	r3, [pc, #156]	@ (80055f0 <HAL_RCC_OscConfig+0x820>)
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005558:	2b00      	cmp	r3, #0
 800555a:	d144      	bne.n	80055e6 <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800555c:	4b24      	ldr	r3, [pc, #144]	@ (80055f0 <HAL_RCC_OscConfig+0x820>)
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	4a23      	ldr	r2, [pc, #140]	@ (80055f0 <HAL_RCC_OscConfig+0x820>)
 8005562:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005566:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005568:	4b21      	ldr	r3, [pc, #132]	@ (80055f0 <HAL_RCC_OscConfig+0x820>)
 800556a:	68db      	ldr	r3, [r3, #12]
 800556c:	4a20      	ldr	r2, [pc, #128]	@ (80055f0 <HAL_RCC_OscConfig+0x820>)
 800556e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005572:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005574:	f7fe f932 	bl	80037dc <HAL_GetTick>
 8005578:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800557a:	e008      	b.n	800558e <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800557c:	f7fe f92e 	bl	80037dc <HAL_GetTick>
 8005580:	4602      	mov	r2, r0
 8005582:	693b      	ldr	r3, [r7, #16]
 8005584:	1ad3      	subs	r3, r2, r3
 8005586:	2b02      	cmp	r3, #2
 8005588:	d901      	bls.n	800558e <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 800558a:	2303      	movs	r3, #3
 800558c:	e02c      	b.n	80055e8 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800558e:	4b18      	ldr	r3, [pc, #96]	@ (80055f0 <HAL_RCC_OscConfig+0x820>)
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005596:	2b00      	cmp	r3, #0
 8005598:	d0f0      	beq.n	800557c <HAL_RCC_OscConfig+0x7ac>
 800559a:	e024      	b.n	80055e6 <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800559c:	69bb      	ldr	r3, [r7, #24]
 800559e:	2b0c      	cmp	r3, #12
 80055a0:	d01f      	beq.n	80055e2 <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80055a2:	4b13      	ldr	r3, [pc, #76]	@ (80055f0 <HAL_RCC_OscConfig+0x820>)
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	4a12      	ldr	r2, [pc, #72]	@ (80055f0 <HAL_RCC_OscConfig+0x820>)
 80055a8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80055ac:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80055ae:	f7fe f915 	bl	80037dc <HAL_GetTick>
 80055b2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80055b4:	e008      	b.n	80055c8 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80055b6:	f7fe f911 	bl	80037dc <HAL_GetTick>
 80055ba:	4602      	mov	r2, r0
 80055bc:	693b      	ldr	r3, [r7, #16]
 80055be:	1ad3      	subs	r3, r2, r3
 80055c0:	2b02      	cmp	r3, #2
 80055c2:	d901      	bls.n	80055c8 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 80055c4:	2303      	movs	r3, #3
 80055c6:	e00f      	b.n	80055e8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80055c8:	4b09      	ldr	r3, [pc, #36]	@ (80055f0 <HAL_RCC_OscConfig+0x820>)
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d1f0      	bne.n	80055b6 <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 80055d4:	4b06      	ldr	r3, [pc, #24]	@ (80055f0 <HAL_RCC_OscConfig+0x820>)
 80055d6:	68da      	ldr	r2, [r3, #12]
 80055d8:	4905      	ldr	r1, [pc, #20]	@ (80055f0 <HAL_RCC_OscConfig+0x820>)
 80055da:	4b06      	ldr	r3, [pc, #24]	@ (80055f4 <HAL_RCC_OscConfig+0x824>)
 80055dc:	4013      	ands	r3, r2
 80055de:	60cb      	str	r3, [r1, #12]
 80055e0:	e001      	b.n	80055e6 <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80055e2:	2301      	movs	r3, #1
 80055e4:	e000      	b.n	80055e8 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 80055e6:	2300      	movs	r3, #0
}
 80055e8:	4618      	mov	r0, r3
 80055ea:	3720      	adds	r7, #32
 80055ec:	46bd      	mov	sp, r7
 80055ee:	bd80      	pop	{r7, pc}
 80055f0:	40021000 	.word	0x40021000
 80055f4:	feeefffc 	.word	0xfeeefffc

080055f8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80055f8:	b580      	push	{r7, lr}
 80055fa:	b084      	sub	sp, #16
 80055fc:	af00      	add	r7, sp, #0
 80055fe:	6078      	str	r0, [r7, #4]
 8005600:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	2b00      	cmp	r3, #0
 8005606:	d101      	bne.n	800560c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005608:	2301      	movs	r3, #1
 800560a:	e0e7      	b.n	80057dc <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800560c:	4b75      	ldr	r3, [pc, #468]	@ (80057e4 <HAL_RCC_ClockConfig+0x1ec>)
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	f003 0307 	and.w	r3, r3, #7
 8005614:	683a      	ldr	r2, [r7, #0]
 8005616:	429a      	cmp	r2, r3
 8005618:	d910      	bls.n	800563c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800561a:	4b72      	ldr	r3, [pc, #456]	@ (80057e4 <HAL_RCC_ClockConfig+0x1ec>)
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	f023 0207 	bic.w	r2, r3, #7
 8005622:	4970      	ldr	r1, [pc, #448]	@ (80057e4 <HAL_RCC_ClockConfig+0x1ec>)
 8005624:	683b      	ldr	r3, [r7, #0]
 8005626:	4313      	orrs	r3, r2
 8005628:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800562a:	4b6e      	ldr	r3, [pc, #440]	@ (80057e4 <HAL_RCC_ClockConfig+0x1ec>)
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	f003 0307 	and.w	r3, r3, #7
 8005632:	683a      	ldr	r2, [r7, #0]
 8005634:	429a      	cmp	r2, r3
 8005636:	d001      	beq.n	800563c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8005638:	2301      	movs	r3, #1
 800563a:	e0cf      	b.n	80057dc <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	f003 0302 	and.w	r3, r3, #2
 8005644:	2b00      	cmp	r3, #0
 8005646:	d010      	beq.n	800566a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	689a      	ldr	r2, [r3, #8]
 800564c:	4b66      	ldr	r3, [pc, #408]	@ (80057e8 <HAL_RCC_ClockConfig+0x1f0>)
 800564e:	689b      	ldr	r3, [r3, #8]
 8005650:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005654:	429a      	cmp	r2, r3
 8005656:	d908      	bls.n	800566a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005658:	4b63      	ldr	r3, [pc, #396]	@ (80057e8 <HAL_RCC_ClockConfig+0x1f0>)
 800565a:	689b      	ldr	r3, [r3, #8]
 800565c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	689b      	ldr	r3, [r3, #8]
 8005664:	4960      	ldr	r1, [pc, #384]	@ (80057e8 <HAL_RCC_ClockConfig+0x1f0>)
 8005666:	4313      	orrs	r3, r2
 8005668:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	f003 0301 	and.w	r3, r3, #1
 8005672:	2b00      	cmp	r3, #0
 8005674:	d04c      	beq.n	8005710 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	685b      	ldr	r3, [r3, #4]
 800567a:	2b03      	cmp	r3, #3
 800567c:	d107      	bne.n	800568e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800567e:	4b5a      	ldr	r3, [pc, #360]	@ (80057e8 <HAL_RCC_ClockConfig+0x1f0>)
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005686:	2b00      	cmp	r3, #0
 8005688:	d121      	bne.n	80056ce <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800568a:	2301      	movs	r3, #1
 800568c:	e0a6      	b.n	80057dc <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	685b      	ldr	r3, [r3, #4]
 8005692:	2b02      	cmp	r3, #2
 8005694:	d107      	bne.n	80056a6 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005696:	4b54      	ldr	r3, [pc, #336]	@ (80057e8 <HAL_RCC_ClockConfig+0x1f0>)
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d115      	bne.n	80056ce <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80056a2:	2301      	movs	r3, #1
 80056a4:	e09a      	b.n	80057dc <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	685b      	ldr	r3, [r3, #4]
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d107      	bne.n	80056be <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80056ae:	4b4e      	ldr	r3, [pc, #312]	@ (80057e8 <HAL_RCC_ClockConfig+0x1f0>)
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	f003 0302 	and.w	r3, r3, #2
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d109      	bne.n	80056ce <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80056ba:	2301      	movs	r3, #1
 80056bc:	e08e      	b.n	80057dc <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80056be:	4b4a      	ldr	r3, [pc, #296]	@ (80057e8 <HAL_RCC_ClockConfig+0x1f0>)
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d101      	bne.n	80056ce <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80056ca:	2301      	movs	r3, #1
 80056cc:	e086      	b.n	80057dc <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80056ce:	4b46      	ldr	r3, [pc, #280]	@ (80057e8 <HAL_RCC_ClockConfig+0x1f0>)
 80056d0:	689b      	ldr	r3, [r3, #8]
 80056d2:	f023 0203 	bic.w	r2, r3, #3
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	685b      	ldr	r3, [r3, #4]
 80056da:	4943      	ldr	r1, [pc, #268]	@ (80057e8 <HAL_RCC_ClockConfig+0x1f0>)
 80056dc:	4313      	orrs	r3, r2
 80056de:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80056e0:	f7fe f87c 	bl	80037dc <HAL_GetTick>
 80056e4:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80056e6:	e00a      	b.n	80056fe <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80056e8:	f7fe f878 	bl	80037dc <HAL_GetTick>
 80056ec:	4602      	mov	r2, r0
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	1ad3      	subs	r3, r2, r3
 80056f2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80056f6:	4293      	cmp	r3, r2
 80056f8:	d901      	bls.n	80056fe <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80056fa:	2303      	movs	r3, #3
 80056fc:	e06e      	b.n	80057dc <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80056fe:	4b3a      	ldr	r3, [pc, #232]	@ (80057e8 <HAL_RCC_ClockConfig+0x1f0>)
 8005700:	689b      	ldr	r3, [r3, #8]
 8005702:	f003 020c 	and.w	r2, r3, #12
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	685b      	ldr	r3, [r3, #4]
 800570a:	009b      	lsls	r3, r3, #2
 800570c:	429a      	cmp	r2, r3
 800570e:	d1eb      	bne.n	80056e8 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	f003 0302 	and.w	r3, r3, #2
 8005718:	2b00      	cmp	r3, #0
 800571a:	d010      	beq.n	800573e <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	689a      	ldr	r2, [r3, #8]
 8005720:	4b31      	ldr	r3, [pc, #196]	@ (80057e8 <HAL_RCC_ClockConfig+0x1f0>)
 8005722:	689b      	ldr	r3, [r3, #8]
 8005724:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005728:	429a      	cmp	r2, r3
 800572a:	d208      	bcs.n	800573e <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800572c:	4b2e      	ldr	r3, [pc, #184]	@ (80057e8 <HAL_RCC_ClockConfig+0x1f0>)
 800572e:	689b      	ldr	r3, [r3, #8]
 8005730:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	689b      	ldr	r3, [r3, #8]
 8005738:	492b      	ldr	r1, [pc, #172]	@ (80057e8 <HAL_RCC_ClockConfig+0x1f0>)
 800573a:	4313      	orrs	r3, r2
 800573c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800573e:	4b29      	ldr	r3, [pc, #164]	@ (80057e4 <HAL_RCC_ClockConfig+0x1ec>)
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	f003 0307 	and.w	r3, r3, #7
 8005746:	683a      	ldr	r2, [r7, #0]
 8005748:	429a      	cmp	r2, r3
 800574a:	d210      	bcs.n	800576e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800574c:	4b25      	ldr	r3, [pc, #148]	@ (80057e4 <HAL_RCC_ClockConfig+0x1ec>)
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	f023 0207 	bic.w	r2, r3, #7
 8005754:	4923      	ldr	r1, [pc, #140]	@ (80057e4 <HAL_RCC_ClockConfig+0x1ec>)
 8005756:	683b      	ldr	r3, [r7, #0]
 8005758:	4313      	orrs	r3, r2
 800575a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800575c:	4b21      	ldr	r3, [pc, #132]	@ (80057e4 <HAL_RCC_ClockConfig+0x1ec>)
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	f003 0307 	and.w	r3, r3, #7
 8005764:	683a      	ldr	r2, [r7, #0]
 8005766:	429a      	cmp	r2, r3
 8005768:	d001      	beq.n	800576e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800576a:	2301      	movs	r3, #1
 800576c:	e036      	b.n	80057dc <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	f003 0304 	and.w	r3, r3, #4
 8005776:	2b00      	cmp	r3, #0
 8005778:	d008      	beq.n	800578c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800577a:	4b1b      	ldr	r3, [pc, #108]	@ (80057e8 <HAL_RCC_ClockConfig+0x1f0>)
 800577c:	689b      	ldr	r3, [r3, #8]
 800577e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	68db      	ldr	r3, [r3, #12]
 8005786:	4918      	ldr	r1, [pc, #96]	@ (80057e8 <HAL_RCC_ClockConfig+0x1f0>)
 8005788:	4313      	orrs	r3, r2
 800578a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	f003 0308 	and.w	r3, r3, #8
 8005794:	2b00      	cmp	r3, #0
 8005796:	d009      	beq.n	80057ac <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005798:	4b13      	ldr	r3, [pc, #76]	@ (80057e8 <HAL_RCC_ClockConfig+0x1f0>)
 800579a:	689b      	ldr	r3, [r3, #8]
 800579c:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	691b      	ldr	r3, [r3, #16]
 80057a4:	00db      	lsls	r3, r3, #3
 80057a6:	4910      	ldr	r1, [pc, #64]	@ (80057e8 <HAL_RCC_ClockConfig+0x1f0>)
 80057a8:	4313      	orrs	r3, r2
 80057aa:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80057ac:	f000 f824 	bl	80057f8 <HAL_RCC_GetSysClockFreq>
 80057b0:	4602      	mov	r2, r0
 80057b2:	4b0d      	ldr	r3, [pc, #52]	@ (80057e8 <HAL_RCC_ClockConfig+0x1f0>)
 80057b4:	689b      	ldr	r3, [r3, #8]
 80057b6:	091b      	lsrs	r3, r3, #4
 80057b8:	f003 030f 	and.w	r3, r3, #15
 80057bc:	490b      	ldr	r1, [pc, #44]	@ (80057ec <HAL_RCC_ClockConfig+0x1f4>)
 80057be:	5ccb      	ldrb	r3, [r1, r3]
 80057c0:	f003 031f 	and.w	r3, r3, #31
 80057c4:	fa22 f303 	lsr.w	r3, r2, r3
 80057c8:	4a09      	ldr	r2, [pc, #36]	@ (80057f0 <HAL_RCC_ClockConfig+0x1f8>)
 80057ca:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80057cc:	4b09      	ldr	r3, [pc, #36]	@ (80057f4 <HAL_RCC_ClockConfig+0x1fc>)
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	4618      	mov	r0, r3
 80057d2:	f7fd fbf3 	bl	8002fbc <HAL_InitTick>
 80057d6:	4603      	mov	r3, r0
 80057d8:	72fb      	strb	r3, [r7, #11]

  return status;
 80057da:	7afb      	ldrb	r3, [r7, #11]
}
 80057dc:	4618      	mov	r0, r3
 80057de:	3710      	adds	r7, #16
 80057e0:	46bd      	mov	sp, r7
 80057e2:	bd80      	pop	{r7, pc}
 80057e4:	40022000 	.word	0x40022000
 80057e8:	40021000 	.word	0x40021000
 80057ec:	0800e31c 	.word	0x0800e31c
 80057f0:	20000000 	.word	0x20000000
 80057f4:	20000004 	.word	0x20000004

080057f8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80057f8:	b480      	push	{r7}
 80057fa:	b089      	sub	sp, #36	@ 0x24
 80057fc:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80057fe:	2300      	movs	r3, #0
 8005800:	61fb      	str	r3, [r7, #28]
 8005802:	2300      	movs	r3, #0
 8005804:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005806:	4b3e      	ldr	r3, [pc, #248]	@ (8005900 <HAL_RCC_GetSysClockFreq+0x108>)
 8005808:	689b      	ldr	r3, [r3, #8]
 800580a:	f003 030c 	and.w	r3, r3, #12
 800580e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005810:	4b3b      	ldr	r3, [pc, #236]	@ (8005900 <HAL_RCC_GetSysClockFreq+0x108>)
 8005812:	68db      	ldr	r3, [r3, #12]
 8005814:	f003 0303 	and.w	r3, r3, #3
 8005818:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800581a:	693b      	ldr	r3, [r7, #16]
 800581c:	2b00      	cmp	r3, #0
 800581e:	d005      	beq.n	800582c <HAL_RCC_GetSysClockFreq+0x34>
 8005820:	693b      	ldr	r3, [r7, #16]
 8005822:	2b0c      	cmp	r3, #12
 8005824:	d121      	bne.n	800586a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	2b01      	cmp	r3, #1
 800582a:	d11e      	bne.n	800586a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800582c:	4b34      	ldr	r3, [pc, #208]	@ (8005900 <HAL_RCC_GetSysClockFreq+0x108>)
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	f003 0308 	and.w	r3, r3, #8
 8005834:	2b00      	cmp	r3, #0
 8005836:	d107      	bne.n	8005848 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005838:	4b31      	ldr	r3, [pc, #196]	@ (8005900 <HAL_RCC_GetSysClockFreq+0x108>)
 800583a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800583e:	0a1b      	lsrs	r3, r3, #8
 8005840:	f003 030f 	and.w	r3, r3, #15
 8005844:	61fb      	str	r3, [r7, #28]
 8005846:	e005      	b.n	8005854 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005848:	4b2d      	ldr	r3, [pc, #180]	@ (8005900 <HAL_RCC_GetSysClockFreq+0x108>)
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	091b      	lsrs	r3, r3, #4
 800584e:	f003 030f 	and.w	r3, r3, #15
 8005852:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8005854:	4a2b      	ldr	r2, [pc, #172]	@ (8005904 <HAL_RCC_GetSysClockFreq+0x10c>)
 8005856:	69fb      	ldr	r3, [r7, #28]
 8005858:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800585c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800585e:	693b      	ldr	r3, [r7, #16]
 8005860:	2b00      	cmp	r3, #0
 8005862:	d10d      	bne.n	8005880 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8005864:	69fb      	ldr	r3, [r7, #28]
 8005866:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005868:	e00a      	b.n	8005880 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800586a:	693b      	ldr	r3, [r7, #16]
 800586c:	2b04      	cmp	r3, #4
 800586e:	d102      	bne.n	8005876 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005870:	4b25      	ldr	r3, [pc, #148]	@ (8005908 <HAL_RCC_GetSysClockFreq+0x110>)
 8005872:	61bb      	str	r3, [r7, #24]
 8005874:	e004      	b.n	8005880 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8005876:	693b      	ldr	r3, [r7, #16]
 8005878:	2b08      	cmp	r3, #8
 800587a:	d101      	bne.n	8005880 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800587c:	4b23      	ldr	r3, [pc, #140]	@ (800590c <HAL_RCC_GetSysClockFreq+0x114>)
 800587e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8005880:	693b      	ldr	r3, [r7, #16]
 8005882:	2b0c      	cmp	r3, #12
 8005884:	d134      	bne.n	80058f0 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005886:	4b1e      	ldr	r3, [pc, #120]	@ (8005900 <HAL_RCC_GetSysClockFreq+0x108>)
 8005888:	68db      	ldr	r3, [r3, #12]
 800588a:	f003 0303 	and.w	r3, r3, #3
 800588e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005890:	68bb      	ldr	r3, [r7, #8]
 8005892:	2b02      	cmp	r3, #2
 8005894:	d003      	beq.n	800589e <HAL_RCC_GetSysClockFreq+0xa6>
 8005896:	68bb      	ldr	r3, [r7, #8]
 8005898:	2b03      	cmp	r3, #3
 800589a:	d003      	beq.n	80058a4 <HAL_RCC_GetSysClockFreq+0xac>
 800589c:	e005      	b.n	80058aa <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800589e:	4b1a      	ldr	r3, [pc, #104]	@ (8005908 <HAL_RCC_GetSysClockFreq+0x110>)
 80058a0:	617b      	str	r3, [r7, #20]
      break;
 80058a2:	e005      	b.n	80058b0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80058a4:	4b19      	ldr	r3, [pc, #100]	@ (800590c <HAL_RCC_GetSysClockFreq+0x114>)
 80058a6:	617b      	str	r3, [r7, #20]
      break;
 80058a8:	e002      	b.n	80058b0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80058aa:	69fb      	ldr	r3, [r7, #28]
 80058ac:	617b      	str	r3, [r7, #20]
      break;
 80058ae:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80058b0:	4b13      	ldr	r3, [pc, #76]	@ (8005900 <HAL_RCC_GetSysClockFreq+0x108>)
 80058b2:	68db      	ldr	r3, [r3, #12]
 80058b4:	091b      	lsrs	r3, r3, #4
 80058b6:	f003 0307 	and.w	r3, r3, #7
 80058ba:	3301      	adds	r3, #1
 80058bc:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80058be:	4b10      	ldr	r3, [pc, #64]	@ (8005900 <HAL_RCC_GetSysClockFreq+0x108>)
 80058c0:	68db      	ldr	r3, [r3, #12]
 80058c2:	0a1b      	lsrs	r3, r3, #8
 80058c4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80058c8:	697a      	ldr	r2, [r7, #20]
 80058ca:	fb03 f202 	mul.w	r2, r3, r2
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80058d4:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80058d6:	4b0a      	ldr	r3, [pc, #40]	@ (8005900 <HAL_RCC_GetSysClockFreq+0x108>)
 80058d8:	68db      	ldr	r3, [r3, #12]
 80058da:	0e5b      	lsrs	r3, r3, #25
 80058dc:	f003 0303 	and.w	r3, r3, #3
 80058e0:	3301      	adds	r3, #1
 80058e2:	005b      	lsls	r3, r3, #1
 80058e4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80058e6:	697a      	ldr	r2, [r7, #20]
 80058e8:	683b      	ldr	r3, [r7, #0]
 80058ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80058ee:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80058f0:	69bb      	ldr	r3, [r7, #24]
}
 80058f2:	4618      	mov	r0, r3
 80058f4:	3724      	adds	r7, #36	@ 0x24
 80058f6:	46bd      	mov	sp, r7
 80058f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058fc:	4770      	bx	lr
 80058fe:	bf00      	nop
 8005900:	40021000 	.word	0x40021000
 8005904:	0800e334 	.word	0x0800e334
 8005908:	00f42400 	.word	0x00f42400
 800590c:	007a1200 	.word	0x007a1200

08005910 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005910:	b480      	push	{r7}
 8005912:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005914:	4b03      	ldr	r3, [pc, #12]	@ (8005924 <HAL_RCC_GetHCLKFreq+0x14>)
 8005916:	681b      	ldr	r3, [r3, #0]
}
 8005918:	4618      	mov	r0, r3
 800591a:	46bd      	mov	sp, r7
 800591c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005920:	4770      	bx	lr
 8005922:	bf00      	nop
 8005924:	20000000 	.word	0x20000000

08005928 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005928:	b580      	push	{r7, lr}
 800592a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800592c:	f7ff fff0 	bl	8005910 <HAL_RCC_GetHCLKFreq>
 8005930:	4602      	mov	r2, r0
 8005932:	4b06      	ldr	r3, [pc, #24]	@ (800594c <HAL_RCC_GetPCLK1Freq+0x24>)
 8005934:	689b      	ldr	r3, [r3, #8]
 8005936:	0a1b      	lsrs	r3, r3, #8
 8005938:	f003 0307 	and.w	r3, r3, #7
 800593c:	4904      	ldr	r1, [pc, #16]	@ (8005950 <HAL_RCC_GetPCLK1Freq+0x28>)
 800593e:	5ccb      	ldrb	r3, [r1, r3]
 8005940:	f003 031f 	and.w	r3, r3, #31
 8005944:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005948:	4618      	mov	r0, r3
 800594a:	bd80      	pop	{r7, pc}
 800594c:	40021000 	.word	0x40021000
 8005950:	0800e32c 	.word	0x0800e32c

08005954 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005954:	b580      	push	{r7, lr}
 8005956:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005958:	f7ff ffda 	bl	8005910 <HAL_RCC_GetHCLKFreq>
 800595c:	4602      	mov	r2, r0
 800595e:	4b06      	ldr	r3, [pc, #24]	@ (8005978 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005960:	689b      	ldr	r3, [r3, #8]
 8005962:	0adb      	lsrs	r3, r3, #11
 8005964:	f003 0307 	and.w	r3, r3, #7
 8005968:	4904      	ldr	r1, [pc, #16]	@ (800597c <HAL_RCC_GetPCLK2Freq+0x28>)
 800596a:	5ccb      	ldrb	r3, [r1, r3]
 800596c:	f003 031f 	and.w	r3, r3, #31
 8005970:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005974:	4618      	mov	r0, r3
 8005976:	bd80      	pop	{r7, pc}
 8005978:	40021000 	.word	0x40021000
 800597c:	0800e32c 	.word	0x0800e32c

08005980 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005980:	b480      	push	{r7}
 8005982:	b083      	sub	sp, #12
 8005984:	af00      	add	r7, sp, #0
 8005986:	6078      	str	r0, [r7, #4]
 8005988:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	220f      	movs	r2, #15
 800598e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8005990:	4b12      	ldr	r3, [pc, #72]	@ (80059dc <HAL_RCC_GetClockConfig+0x5c>)
 8005992:	689b      	ldr	r3, [r3, #8]
 8005994:	f003 0203 	and.w	r2, r3, #3
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 800599c:	4b0f      	ldr	r3, [pc, #60]	@ (80059dc <HAL_RCC_GetClockConfig+0x5c>)
 800599e:	689b      	ldr	r3, [r3, #8]
 80059a0:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 80059a8:	4b0c      	ldr	r3, [pc, #48]	@ (80059dc <HAL_RCC_GetClockConfig+0x5c>)
 80059aa:	689b      	ldr	r3, [r3, #8]
 80059ac:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 80059b4:	4b09      	ldr	r3, [pc, #36]	@ (80059dc <HAL_RCC_GetClockConfig+0x5c>)
 80059b6:	689b      	ldr	r3, [r3, #8]
 80059b8:	08db      	lsrs	r3, r3, #3
 80059ba:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 80059c2:	4b07      	ldr	r3, [pc, #28]	@ (80059e0 <HAL_RCC_GetClockConfig+0x60>)
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	f003 0207 	and.w	r2, r3, #7
 80059ca:	683b      	ldr	r3, [r7, #0]
 80059cc:	601a      	str	r2, [r3, #0]
}
 80059ce:	bf00      	nop
 80059d0:	370c      	adds	r7, #12
 80059d2:	46bd      	mov	sp, r7
 80059d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059d8:	4770      	bx	lr
 80059da:	bf00      	nop
 80059dc:	40021000 	.word	0x40021000
 80059e0:	40022000 	.word	0x40022000

080059e4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80059e4:	b580      	push	{r7, lr}
 80059e6:	b086      	sub	sp, #24
 80059e8:	af00      	add	r7, sp, #0
 80059ea:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80059ec:	2300      	movs	r3, #0
 80059ee:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80059f0:	4b2a      	ldr	r3, [pc, #168]	@ (8005a9c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80059f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80059f4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d003      	beq.n	8005a04 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80059fc:	f7ff f984 	bl	8004d08 <HAL_PWREx_GetVoltageRange>
 8005a00:	6178      	str	r0, [r7, #20]
 8005a02:	e014      	b.n	8005a2e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8005a04:	4b25      	ldr	r3, [pc, #148]	@ (8005a9c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005a06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a08:	4a24      	ldr	r2, [pc, #144]	@ (8005a9c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005a0a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005a0e:	6593      	str	r3, [r2, #88]	@ 0x58
 8005a10:	4b22      	ldr	r3, [pc, #136]	@ (8005a9c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005a12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a14:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005a18:	60fb      	str	r3, [r7, #12]
 8005a1a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8005a1c:	f7ff f974 	bl	8004d08 <HAL_PWREx_GetVoltageRange>
 8005a20:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8005a22:	4b1e      	ldr	r3, [pc, #120]	@ (8005a9c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005a24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a26:	4a1d      	ldr	r2, [pc, #116]	@ (8005a9c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005a28:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005a2c:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005a2e:	697b      	ldr	r3, [r7, #20]
 8005a30:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005a34:	d10b      	bne.n	8005a4e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	2b80      	cmp	r3, #128	@ 0x80
 8005a3a:	d919      	bls.n	8005a70 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	2ba0      	cmp	r3, #160	@ 0xa0
 8005a40:	d902      	bls.n	8005a48 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005a42:	2302      	movs	r3, #2
 8005a44:	613b      	str	r3, [r7, #16]
 8005a46:	e013      	b.n	8005a70 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005a48:	2301      	movs	r3, #1
 8005a4a:	613b      	str	r3, [r7, #16]
 8005a4c:	e010      	b.n	8005a70 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	2b80      	cmp	r3, #128	@ 0x80
 8005a52:	d902      	bls.n	8005a5a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8005a54:	2303      	movs	r3, #3
 8005a56:	613b      	str	r3, [r7, #16]
 8005a58:	e00a      	b.n	8005a70 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	2b80      	cmp	r3, #128	@ 0x80
 8005a5e:	d102      	bne.n	8005a66 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005a60:	2302      	movs	r3, #2
 8005a62:	613b      	str	r3, [r7, #16]
 8005a64:	e004      	b.n	8005a70 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	2b70      	cmp	r3, #112	@ 0x70
 8005a6a:	d101      	bne.n	8005a70 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005a6c:	2301      	movs	r3, #1
 8005a6e:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8005a70:	4b0b      	ldr	r3, [pc, #44]	@ (8005aa0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	f023 0207 	bic.w	r2, r3, #7
 8005a78:	4909      	ldr	r1, [pc, #36]	@ (8005aa0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005a7a:	693b      	ldr	r3, [r7, #16]
 8005a7c:	4313      	orrs	r3, r2
 8005a7e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8005a80:	4b07      	ldr	r3, [pc, #28]	@ (8005aa0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	f003 0307 	and.w	r3, r3, #7
 8005a88:	693a      	ldr	r2, [r7, #16]
 8005a8a:	429a      	cmp	r2, r3
 8005a8c:	d001      	beq.n	8005a92 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8005a8e:	2301      	movs	r3, #1
 8005a90:	e000      	b.n	8005a94 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8005a92:	2300      	movs	r3, #0
}
 8005a94:	4618      	mov	r0, r3
 8005a96:	3718      	adds	r7, #24
 8005a98:	46bd      	mov	sp, r7
 8005a9a:	bd80      	pop	{r7, pc}
 8005a9c:	40021000 	.word	0x40021000
 8005aa0:	40022000 	.word	0x40022000

08005aa4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005aa4:	b580      	push	{r7, lr}
 8005aa6:	b086      	sub	sp, #24
 8005aa8:	af00      	add	r7, sp, #0
 8005aaa:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005aac:	2300      	movs	r3, #0
 8005aae:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005ab0:	2300      	movs	r3, #0
 8005ab2:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d031      	beq.n	8005b24 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ac4:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8005ac8:	d01a      	beq.n	8005b00 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8005aca:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8005ace:	d814      	bhi.n	8005afa <HAL_RCCEx_PeriphCLKConfig+0x56>
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d009      	beq.n	8005ae8 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8005ad4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005ad8:	d10f      	bne.n	8005afa <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8005ada:	4b5d      	ldr	r3, [pc, #372]	@ (8005c50 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005adc:	68db      	ldr	r3, [r3, #12]
 8005ade:	4a5c      	ldr	r2, [pc, #368]	@ (8005c50 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005ae0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005ae4:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005ae6:	e00c      	b.n	8005b02 <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	3304      	adds	r3, #4
 8005aec:	2100      	movs	r1, #0
 8005aee:	4618      	mov	r0, r3
 8005af0:	f000 f9ce 	bl	8005e90 <RCCEx_PLLSAI1_Config>
 8005af4:	4603      	mov	r3, r0
 8005af6:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005af8:	e003      	b.n	8005b02 <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005afa:	2301      	movs	r3, #1
 8005afc:	74fb      	strb	r3, [r7, #19]
      break;
 8005afe:	e000      	b.n	8005b02 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8005b00:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005b02:	7cfb      	ldrb	r3, [r7, #19]
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d10b      	bne.n	8005b20 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005b08:	4b51      	ldr	r3, [pc, #324]	@ (8005c50 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005b0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b0e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b16:	494e      	ldr	r1, [pc, #312]	@ (8005c50 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005b18:	4313      	orrs	r3, r2
 8005b1a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8005b1e:	e001      	b.n	8005b24 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005b20:	7cfb      	ldrb	r3, [r7, #19]
 8005b22:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	f000 809e 	beq.w	8005c6e <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005b32:	2300      	movs	r3, #0
 8005b34:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005b36:	4b46      	ldr	r3, [pc, #280]	@ (8005c50 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005b38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b3a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d101      	bne.n	8005b46 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 8005b42:	2301      	movs	r3, #1
 8005b44:	e000      	b.n	8005b48 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 8005b46:	2300      	movs	r3, #0
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	d00d      	beq.n	8005b68 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005b4c:	4b40      	ldr	r3, [pc, #256]	@ (8005c50 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005b4e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b50:	4a3f      	ldr	r2, [pc, #252]	@ (8005c50 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005b52:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005b56:	6593      	str	r3, [r2, #88]	@ 0x58
 8005b58:	4b3d      	ldr	r3, [pc, #244]	@ (8005c50 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005b5a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b5c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005b60:	60bb      	str	r3, [r7, #8]
 8005b62:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005b64:	2301      	movs	r3, #1
 8005b66:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005b68:	4b3a      	ldr	r3, [pc, #232]	@ (8005c54 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	4a39      	ldr	r2, [pc, #228]	@ (8005c54 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8005b6e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005b72:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005b74:	f7fd fe32 	bl	80037dc <HAL_GetTick>
 8005b78:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005b7a:	e009      	b.n	8005b90 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005b7c:	f7fd fe2e 	bl	80037dc <HAL_GetTick>
 8005b80:	4602      	mov	r2, r0
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	1ad3      	subs	r3, r2, r3
 8005b86:	2b02      	cmp	r3, #2
 8005b88:	d902      	bls.n	8005b90 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 8005b8a:	2303      	movs	r3, #3
 8005b8c:	74fb      	strb	r3, [r7, #19]
        break;
 8005b8e:	e005      	b.n	8005b9c <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005b90:	4b30      	ldr	r3, [pc, #192]	@ (8005c54 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	d0ef      	beq.n	8005b7c <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8005b9c:	7cfb      	ldrb	r3, [r7, #19]
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d15a      	bne.n	8005c58 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005ba2:	4b2b      	ldr	r3, [pc, #172]	@ (8005c50 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005ba4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005ba8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005bac:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005bae:	697b      	ldr	r3, [r7, #20]
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d01e      	beq.n	8005bf2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005bb8:	697a      	ldr	r2, [r7, #20]
 8005bba:	429a      	cmp	r2, r3
 8005bbc:	d019      	beq.n	8005bf2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005bbe:	4b24      	ldr	r3, [pc, #144]	@ (8005c50 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005bc0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005bc4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005bc8:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005bca:	4b21      	ldr	r3, [pc, #132]	@ (8005c50 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005bcc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005bd0:	4a1f      	ldr	r2, [pc, #124]	@ (8005c50 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005bd2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005bd6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005bda:	4b1d      	ldr	r3, [pc, #116]	@ (8005c50 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005bdc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005be0:	4a1b      	ldr	r2, [pc, #108]	@ (8005c50 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005be2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005be6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005bea:	4a19      	ldr	r2, [pc, #100]	@ (8005c50 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005bec:	697b      	ldr	r3, [r7, #20]
 8005bee:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005bf2:	697b      	ldr	r3, [r7, #20]
 8005bf4:	f003 0301 	and.w	r3, r3, #1
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	d016      	beq.n	8005c2a <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005bfc:	f7fd fdee 	bl	80037dc <HAL_GetTick>
 8005c00:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005c02:	e00b      	b.n	8005c1c <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005c04:	f7fd fdea 	bl	80037dc <HAL_GetTick>
 8005c08:	4602      	mov	r2, r0
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	1ad3      	subs	r3, r2, r3
 8005c0e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005c12:	4293      	cmp	r3, r2
 8005c14:	d902      	bls.n	8005c1c <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 8005c16:	2303      	movs	r3, #3
 8005c18:	74fb      	strb	r3, [r7, #19]
            break;
 8005c1a:	e006      	b.n	8005c2a <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005c1c:	4b0c      	ldr	r3, [pc, #48]	@ (8005c50 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005c1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005c22:	f003 0302 	and.w	r3, r3, #2
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d0ec      	beq.n	8005c04 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 8005c2a:	7cfb      	ldrb	r3, [r7, #19]
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d10b      	bne.n	8005c48 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005c30:	4b07      	ldr	r3, [pc, #28]	@ (8005c50 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005c32:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005c36:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005c3e:	4904      	ldr	r1, [pc, #16]	@ (8005c50 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005c40:	4313      	orrs	r3, r2
 8005c42:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8005c46:	e009      	b.n	8005c5c <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005c48:	7cfb      	ldrb	r3, [r7, #19]
 8005c4a:	74bb      	strb	r3, [r7, #18]
 8005c4c:	e006      	b.n	8005c5c <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8005c4e:	bf00      	nop
 8005c50:	40021000 	.word	0x40021000
 8005c54:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005c58:	7cfb      	ldrb	r3, [r7, #19]
 8005c5a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005c5c:	7c7b      	ldrb	r3, [r7, #17]
 8005c5e:	2b01      	cmp	r3, #1
 8005c60:	d105      	bne.n	8005c6e <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005c62:	4b8a      	ldr	r3, [pc, #552]	@ (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005c64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c66:	4a89      	ldr	r2, [pc, #548]	@ (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005c68:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005c6c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	f003 0301 	and.w	r3, r3, #1
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d00a      	beq.n	8005c90 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005c7a:	4b84      	ldr	r3, [pc, #528]	@ (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005c7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c80:	f023 0203 	bic.w	r2, r3, #3
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	6a1b      	ldr	r3, [r3, #32]
 8005c88:	4980      	ldr	r1, [pc, #512]	@ (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005c8a:	4313      	orrs	r3, r2
 8005c8c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	f003 0302 	and.w	r3, r3, #2
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d00a      	beq.n	8005cb2 <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005c9c:	4b7b      	ldr	r3, [pc, #492]	@ (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005c9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ca2:	f023 020c 	bic.w	r2, r3, #12
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005caa:	4978      	ldr	r1, [pc, #480]	@ (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005cac:	4313      	orrs	r3, r2
 8005cae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	f003 0320 	and.w	r3, r3, #32
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d00a      	beq.n	8005cd4 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005cbe:	4b73      	ldr	r3, [pc, #460]	@ (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005cc0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005cc4:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ccc:	496f      	ldr	r1, [pc, #444]	@ (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005cce:	4313      	orrs	r3, r2
 8005cd0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d00a      	beq.n	8005cf6 <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005ce0:	4b6a      	ldr	r3, [pc, #424]	@ (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005ce2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ce6:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005cee:	4967      	ldr	r1, [pc, #412]	@ (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005cf0:	4313      	orrs	r3, r2
 8005cf2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	d00a      	beq.n	8005d18 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005d02:	4b62      	ldr	r3, [pc, #392]	@ (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005d04:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005d08:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d10:	495e      	ldr	r1, [pc, #376]	@ (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005d12:	4313      	orrs	r3, r2
 8005d14:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d00a      	beq.n	8005d3a <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005d24:	4b59      	ldr	r3, [pc, #356]	@ (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005d26:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005d2a:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d32:	4956      	ldr	r1, [pc, #344]	@ (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005d34:	4313      	orrs	r3, r2
 8005d36:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d00a      	beq.n	8005d5c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005d46:	4b51      	ldr	r3, [pc, #324]	@ (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005d48:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005d4c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d54:	494d      	ldr	r1, [pc, #308]	@ (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005d56:	4313      	orrs	r3, r2
 8005d58:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d028      	beq.n	8005dba <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005d68:	4b48      	ldr	r3, [pc, #288]	@ (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005d6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005d6e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d76:	4945      	ldr	r1, [pc, #276]	@ (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005d78:	4313      	orrs	r3, r2
 8005d7a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d82:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005d86:	d106      	bne.n	8005d96 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005d88:	4b40      	ldr	r3, [pc, #256]	@ (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005d8a:	68db      	ldr	r3, [r3, #12]
 8005d8c:	4a3f      	ldr	r2, [pc, #252]	@ (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005d8e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005d92:	60d3      	str	r3, [r2, #12]
 8005d94:	e011      	b.n	8005dba <HAL_RCCEx_PeriphCLKConfig+0x316>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d9a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005d9e:	d10c      	bne.n	8005dba <HAL_RCCEx_PeriphCLKConfig+0x316>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	3304      	adds	r3, #4
 8005da4:	2101      	movs	r1, #1
 8005da6:	4618      	mov	r0, r3
 8005da8:	f000 f872 	bl	8005e90 <RCCEx_PLLSAI1_Config>
 8005dac:	4603      	mov	r3, r0
 8005dae:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8005db0:	7cfb      	ldrb	r3, [r7, #19]
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d001      	beq.n	8005dba <HAL_RCCEx_PeriphCLKConfig+0x316>
        {
          /* set overall return value */
          status = ret;
 8005db6:	7cfb      	ldrb	r3, [r7, #19]
 8005db8:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d028      	beq.n	8005e18 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005dc6:	4b31      	ldr	r3, [pc, #196]	@ (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005dc8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005dcc:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005dd4:	492d      	ldr	r1, [pc, #180]	@ (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005dd6:	4313      	orrs	r3, r2
 8005dd8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005de0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005de4:	d106      	bne.n	8005df4 <HAL_RCCEx_PeriphCLKConfig+0x350>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005de6:	4b29      	ldr	r3, [pc, #164]	@ (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005de8:	68db      	ldr	r3, [r3, #12]
 8005dea:	4a28      	ldr	r2, [pc, #160]	@ (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005dec:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005df0:	60d3      	str	r3, [r2, #12]
 8005df2:	e011      	b.n	8005e18 <HAL_RCCEx_PeriphCLKConfig+0x374>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005df8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005dfc:	d10c      	bne.n	8005e18 <HAL_RCCEx_PeriphCLKConfig+0x374>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	3304      	adds	r3, #4
 8005e02:	2101      	movs	r1, #1
 8005e04:	4618      	mov	r0, r3
 8005e06:	f000 f843 	bl	8005e90 <RCCEx_PLLSAI1_Config>
 8005e0a:	4603      	mov	r3, r0
 8005e0c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005e0e:	7cfb      	ldrb	r3, [r7, #19]
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	d001      	beq.n	8005e18 <HAL_RCCEx_PeriphCLKConfig+0x374>
      {
        /* set overall return value */
        status = ret;
 8005e14:	7cfb      	ldrb	r3, [r7, #19]
 8005e16:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d01c      	beq.n	8005e5e <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005e24:	4b19      	ldr	r3, [pc, #100]	@ (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005e26:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e2a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005e32:	4916      	ldr	r1, [pc, #88]	@ (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005e34:	4313      	orrs	r3, r2
 8005e36:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005e3e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005e42:	d10c      	bne.n	8005e5e <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	3304      	adds	r3, #4
 8005e48:	2102      	movs	r1, #2
 8005e4a:	4618      	mov	r0, r3
 8005e4c:	f000 f820 	bl	8005e90 <RCCEx_PLLSAI1_Config>
 8005e50:	4603      	mov	r3, r0
 8005e52:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005e54:	7cfb      	ldrb	r3, [r7, #19]
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d001      	beq.n	8005e5e <HAL_RCCEx_PeriphCLKConfig+0x3ba>
      {
        /* set overall return value */
        status = ret;
 8005e5a:	7cfb      	ldrb	r3, [r7, #19]
 8005e5c:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d00a      	beq.n	8005e80 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005e6a:	4b08      	ldr	r3, [pc, #32]	@ (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005e6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e70:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005e78:	4904      	ldr	r1, [pc, #16]	@ (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005e7a:	4313      	orrs	r3, r2
 8005e7c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8005e80:	7cbb      	ldrb	r3, [r7, #18]
}
 8005e82:	4618      	mov	r0, r3
 8005e84:	3718      	adds	r7, #24
 8005e86:	46bd      	mov	sp, r7
 8005e88:	bd80      	pop	{r7, pc}
 8005e8a:	bf00      	nop
 8005e8c:	40021000 	.word	0x40021000

08005e90 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8005e90:	b580      	push	{r7, lr}
 8005e92:	b084      	sub	sp, #16
 8005e94:	af00      	add	r7, sp, #0
 8005e96:	6078      	str	r0, [r7, #4]
 8005e98:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005e9a:	2300      	movs	r3, #0
 8005e9c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005e9e:	4b74      	ldr	r3, [pc, #464]	@ (8006070 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005ea0:	68db      	ldr	r3, [r3, #12]
 8005ea2:	f003 0303 	and.w	r3, r3, #3
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d018      	beq.n	8005edc <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8005eaa:	4b71      	ldr	r3, [pc, #452]	@ (8006070 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005eac:	68db      	ldr	r3, [r3, #12]
 8005eae:	f003 0203 	and.w	r2, r3, #3
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	429a      	cmp	r2, r3
 8005eb8:	d10d      	bne.n	8005ed6 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681b      	ldr	r3, [r3, #0]
       ||
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d009      	beq.n	8005ed6 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8005ec2:	4b6b      	ldr	r3, [pc, #428]	@ (8006070 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005ec4:	68db      	ldr	r3, [r3, #12]
 8005ec6:	091b      	lsrs	r3, r3, #4
 8005ec8:	f003 0307 	and.w	r3, r3, #7
 8005ecc:	1c5a      	adds	r2, r3, #1
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	685b      	ldr	r3, [r3, #4]
       ||
 8005ed2:	429a      	cmp	r2, r3
 8005ed4:	d047      	beq.n	8005f66 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8005ed6:	2301      	movs	r3, #1
 8005ed8:	73fb      	strb	r3, [r7, #15]
 8005eda:	e044      	b.n	8005f66 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	2b03      	cmp	r3, #3
 8005ee2:	d018      	beq.n	8005f16 <RCCEx_PLLSAI1_Config+0x86>
 8005ee4:	2b03      	cmp	r3, #3
 8005ee6:	d825      	bhi.n	8005f34 <RCCEx_PLLSAI1_Config+0xa4>
 8005ee8:	2b01      	cmp	r3, #1
 8005eea:	d002      	beq.n	8005ef2 <RCCEx_PLLSAI1_Config+0x62>
 8005eec:	2b02      	cmp	r3, #2
 8005eee:	d009      	beq.n	8005f04 <RCCEx_PLLSAI1_Config+0x74>
 8005ef0:	e020      	b.n	8005f34 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005ef2:	4b5f      	ldr	r3, [pc, #380]	@ (8006070 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	f003 0302 	and.w	r3, r3, #2
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d11d      	bne.n	8005f3a <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8005efe:	2301      	movs	r3, #1
 8005f00:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005f02:	e01a      	b.n	8005f3a <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005f04:	4b5a      	ldr	r3, [pc, #360]	@ (8006070 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d116      	bne.n	8005f3e <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8005f10:	2301      	movs	r3, #1
 8005f12:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005f14:	e013      	b.n	8005f3e <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005f16:	4b56      	ldr	r3, [pc, #344]	@ (8006070 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d10f      	bne.n	8005f42 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005f22:	4b53      	ldr	r3, [pc, #332]	@ (8006070 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d109      	bne.n	8005f42 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8005f2e:	2301      	movs	r3, #1
 8005f30:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005f32:	e006      	b.n	8005f42 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005f34:	2301      	movs	r3, #1
 8005f36:	73fb      	strb	r3, [r7, #15]
      break;
 8005f38:	e004      	b.n	8005f44 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005f3a:	bf00      	nop
 8005f3c:	e002      	b.n	8005f44 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005f3e:	bf00      	nop
 8005f40:	e000      	b.n	8005f44 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005f42:	bf00      	nop
    }

    if(status == HAL_OK)
 8005f44:	7bfb      	ldrb	r3, [r7, #15]
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d10d      	bne.n	8005f66 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005f4a:	4b49      	ldr	r3, [pc, #292]	@ (8006070 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005f4c:	68db      	ldr	r3, [r3, #12]
 8005f4e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	6819      	ldr	r1, [r3, #0]
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	685b      	ldr	r3, [r3, #4]
 8005f5a:	3b01      	subs	r3, #1
 8005f5c:	011b      	lsls	r3, r3, #4
 8005f5e:	430b      	orrs	r3, r1
 8005f60:	4943      	ldr	r1, [pc, #268]	@ (8006070 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005f62:	4313      	orrs	r3, r2
 8005f64:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005f66:	7bfb      	ldrb	r3, [r7, #15]
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d17c      	bne.n	8006066 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8005f6c:	4b40      	ldr	r3, [pc, #256]	@ (8006070 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	4a3f      	ldr	r2, [pc, #252]	@ (8006070 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005f72:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005f76:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005f78:	f7fd fc30 	bl	80037dc <HAL_GetTick>
 8005f7c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005f7e:	e009      	b.n	8005f94 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005f80:	f7fd fc2c 	bl	80037dc <HAL_GetTick>
 8005f84:	4602      	mov	r2, r0
 8005f86:	68bb      	ldr	r3, [r7, #8]
 8005f88:	1ad3      	subs	r3, r2, r3
 8005f8a:	2b02      	cmp	r3, #2
 8005f8c:	d902      	bls.n	8005f94 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005f8e:	2303      	movs	r3, #3
 8005f90:	73fb      	strb	r3, [r7, #15]
        break;
 8005f92:	e005      	b.n	8005fa0 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005f94:	4b36      	ldr	r3, [pc, #216]	@ (8006070 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d1ef      	bne.n	8005f80 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005fa0:	7bfb      	ldrb	r3, [r7, #15]
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d15f      	bne.n	8006066 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005fa6:	683b      	ldr	r3, [r7, #0]
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d110      	bne.n	8005fce <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005fac:	4b30      	ldr	r3, [pc, #192]	@ (8006070 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005fae:	691b      	ldr	r3, [r3, #16]
 8005fb0:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 8005fb4:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005fb8:	687a      	ldr	r2, [r7, #4]
 8005fba:	6892      	ldr	r2, [r2, #8]
 8005fbc:	0211      	lsls	r1, r2, #8
 8005fbe:	687a      	ldr	r2, [r7, #4]
 8005fc0:	68d2      	ldr	r2, [r2, #12]
 8005fc2:	06d2      	lsls	r2, r2, #27
 8005fc4:	430a      	orrs	r2, r1
 8005fc6:	492a      	ldr	r1, [pc, #168]	@ (8006070 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005fc8:	4313      	orrs	r3, r2
 8005fca:	610b      	str	r3, [r1, #16]
 8005fcc:	e027      	b.n	800601e <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8005fce:	683b      	ldr	r3, [r7, #0]
 8005fd0:	2b01      	cmp	r3, #1
 8005fd2:	d112      	bne.n	8005ffa <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005fd4:	4b26      	ldr	r3, [pc, #152]	@ (8006070 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005fd6:	691b      	ldr	r3, [r3, #16]
 8005fd8:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8005fdc:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005fe0:	687a      	ldr	r2, [r7, #4]
 8005fe2:	6892      	ldr	r2, [r2, #8]
 8005fe4:	0211      	lsls	r1, r2, #8
 8005fe6:	687a      	ldr	r2, [r7, #4]
 8005fe8:	6912      	ldr	r2, [r2, #16]
 8005fea:	0852      	lsrs	r2, r2, #1
 8005fec:	3a01      	subs	r2, #1
 8005fee:	0552      	lsls	r2, r2, #21
 8005ff0:	430a      	orrs	r2, r1
 8005ff2:	491f      	ldr	r1, [pc, #124]	@ (8006070 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005ff4:	4313      	orrs	r3, r2
 8005ff6:	610b      	str	r3, [r1, #16]
 8005ff8:	e011      	b.n	800601e <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005ffa:	4b1d      	ldr	r3, [pc, #116]	@ (8006070 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005ffc:	691b      	ldr	r3, [r3, #16]
 8005ffe:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8006002:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8006006:	687a      	ldr	r2, [r7, #4]
 8006008:	6892      	ldr	r2, [r2, #8]
 800600a:	0211      	lsls	r1, r2, #8
 800600c:	687a      	ldr	r2, [r7, #4]
 800600e:	6952      	ldr	r2, [r2, #20]
 8006010:	0852      	lsrs	r2, r2, #1
 8006012:	3a01      	subs	r2, #1
 8006014:	0652      	lsls	r2, r2, #25
 8006016:	430a      	orrs	r2, r1
 8006018:	4915      	ldr	r1, [pc, #84]	@ (8006070 <RCCEx_PLLSAI1_Config+0x1e0>)
 800601a:	4313      	orrs	r3, r2
 800601c:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800601e:	4b14      	ldr	r3, [pc, #80]	@ (8006070 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	4a13      	ldr	r2, [pc, #76]	@ (8006070 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006024:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006028:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800602a:	f7fd fbd7 	bl	80037dc <HAL_GetTick>
 800602e:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8006030:	e009      	b.n	8006046 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006032:	f7fd fbd3 	bl	80037dc <HAL_GetTick>
 8006036:	4602      	mov	r2, r0
 8006038:	68bb      	ldr	r3, [r7, #8]
 800603a:	1ad3      	subs	r3, r2, r3
 800603c:	2b02      	cmp	r3, #2
 800603e:	d902      	bls.n	8006046 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8006040:	2303      	movs	r3, #3
 8006042:	73fb      	strb	r3, [r7, #15]
          break;
 8006044:	e005      	b.n	8006052 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8006046:	4b0a      	ldr	r3, [pc, #40]	@ (8006070 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800604e:	2b00      	cmp	r3, #0
 8006050:	d0ef      	beq.n	8006032 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8006052:	7bfb      	ldrb	r3, [r7, #15]
 8006054:	2b00      	cmp	r3, #0
 8006056:	d106      	bne.n	8006066 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8006058:	4b05      	ldr	r3, [pc, #20]	@ (8006070 <RCCEx_PLLSAI1_Config+0x1e0>)
 800605a:	691a      	ldr	r2, [r3, #16]
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	699b      	ldr	r3, [r3, #24]
 8006060:	4903      	ldr	r1, [pc, #12]	@ (8006070 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006062:	4313      	orrs	r3, r2
 8006064:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8006066:	7bfb      	ldrb	r3, [r7, #15]
}
 8006068:	4618      	mov	r0, r3
 800606a:	3710      	adds	r7, #16
 800606c:	46bd      	mov	sp, r7
 800606e:	bd80      	pop	{r7, pc}
 8006070:	40021000 	.word	0x40021000

08006074 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006074:	b580      	push	{r7, lr}
 8006076:	b082      	sub	sp, #8
 8006078:	af00      	add	r7, sp, #0
 800607a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	2b00      	cmp	r3, #0
 8006080:	d101      	bne.n	8006086 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006082:	2301      	movs	r3, #1
 8006084:	e049      	b.n	800611a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800608c:	b2db      	uxtb	r3, r3
 800608e:	2b00      	cmp	r3, #0
 8006090:	d106      	bne.n	80060a0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	2200      	movs	r2, #0
 8006096:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800609a:	6878      	ldr	r0, [r7, #4]
 800609c:	f000 f841 	bl	8006122 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	2202      	movs	r2, #2
 80060a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	681a      	ldr	r2, [r3, #0]
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	3304      	adds	r3, #4
 80060b0:	4619      	mov	r1, r3
 80060b2:	4610      	mov	r0, r2
 80060b4:	f000 f9c4 	bl	8006440 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	2201      	movs	r2, #1
 80060bc:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	2201      	movs	r2, #1
 80060c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	2201      	movs	r2, #1
 80060cc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	2201      	movs	r2, #1
 80060d4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	2201      	movs	r2, #1
 80060dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	2201      	movs	r2, #1
 80060e4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	2201      	movs	r2, #1
 80060ec:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	2201      	movs	r2, #1
 80060f4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	2201      	movs	r2, #1
 80060fc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	2201      	movs	r2, #1
 8006104:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	2201      	movs	r2, #1
 800610c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	2201      	movs	r2, #1
 8006114:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006118:	2300      	movs	r3, #0
}
 800611a:	4618      	mov	r0, r3
 800611c:	3708      	adds	r7, #8
 800611e:	46bd      	mov	sp, r7
 8006120:	bd80      	pop	{r7, pc}

08006122 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8006122:	b480      	push	{r7}
 8006124:	b083      	sub	sp, #12
 8006126:	af00      	add	r7, sp, #0
 8006128:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800612a:	bf00      	nop
 800612c:	370c      	adds	r7, #12
 800612e:	46bd      	mov	sp, r7
 8006130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006134:	4770      	bx	lr
	...

08006138 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006138:	b480      	push	{r7}
 800613a:	b085      	sub	sp, #20
 800613c:	af00      	add	r7, sp, #0
 800613e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006146:	b2db      	uxtb	r3, r3
 8006148:	2b01      	cmp	r3, #1
 800614a:	d001      	beq.n	8006150 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800614c:	2301      	movs	r3, #1
 800614e:	e03b      	b.n	80061c8 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	2202      	movs	r2, #2
 8006154:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	68da      	ldr	r2, [r3, #12]
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	f042 0201 	orr.w	r2, r2, #1
 8006166:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	4a19      	ldr	r2, [pc, #100]	@ (80061d4 <HAL_TIM_Base_Start_IT+0x9c>)
 800616e:	4293      	cmp	r3, r2
 8006170:	d009      	beq.n	8006186 <HAL_TIM_Base_Start_IT+0x4e>
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800617a:	d004      	beq.n	8006186 <HAL_TIM_Base_Start_IT+0x4e>
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	4a15      	ldr	r2, [pc, #84]	@ (80061d8 <HAL_TIM_Base_Start_IT+0xa0>)
 8006182:	4293      	cmp	r3, r2
 8006184:	d115      	bne.n	80061b2 <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	689a      	ldr	r2, [r3, #8]
 800618c:	4b13      	ldr	r3, [pc, #76]	@ (80061dc <HAL_TIM_Base_Start_IT+0xa4>)
 800618e:	4013      	ands	r3, r2
 8006190:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	2b06      	cmp	r3, #6
 8006196:	d015      	beq.n	80061c4 <HAL_TIM_Base_Start_IT+0x8c>
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800619e:	d011      	beq.n	80061c4 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	681a      	ldr	r2, [r3, #0]
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	f042 0201 	orr.w	r2, r2, #1
 80061ae:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80061b0:	e008      	b.n	80061c4 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	681a      	ldr	r2, [r3, #0]
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	f042 0201 	orr.w	r2, r2, #1
 80061c0:	601a      	str	r2, [r3, #0]
 80061c2:	e000      	b.n	80061c6 <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80061c4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80061c6:	2300      	movs	r3, #0
}
 80061c8:	4618      	mov	r0, r3
 80061ca:	3714      	adds	r7, #20
 80061cc:	46bd      	mov	sp, r7
 80061ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061d2:	4770      	bx	lr
 80061d4:	40012c00 	.word	0x40012c00
 80061d8:	40014000 	.word	0x40014000
 80061dc:	00010007 	.word	0x00010007

080061e0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80061e0:	b580      	push	{r7, lr}
 80061e2:	b084      	sub	sp, #16
 80061e4:	af00      	add	r7, sp, #0
 80061e6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	68db      	ldr	r3, [r3, #12]
 80061ee:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	691b      	ldr	r3, [r3, #16]
 80061f6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80061f8:	68bb      	ldr	r3, [r7, #8]
 80061fa:	f003 0302 	and.w	r3, r3, #2
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d020      	beq.n	8006244 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	f003 0302 	and.w	r3, r3, #2
 8006208:	2b00      	cmp	r3, #0
 800620a:	d01b      	beq.n	8006244 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	f06f 0202 	mvn.w	r2, #2
 8006214:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	2201      	movs	r2, #1
 800621a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	699b      	ldr	r3, [r3, #24]
 8006222:	f003 0303 	and.w	r3, r3, #3
 8006226:	2b00      	cmp	r3, #0
 8006228:	d003      	beq.n	8006232 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800622a:	6878      	ldr	r0, [r7, #4]
 800622c:	f000 f8e9 	bl	8006402 <HAL_TIM_IC_CaptureCallback>
 8006230:	e005      	b.n	800623e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006232:	6878      	ldr	r0, [r7, #4]
 8006234:	f000 f8db 	bl	80063ee <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006238:	6878      	ldr	r0, [r7, #4]
 800623a:	f000 f8ec 	bl	8006416 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	2200      	movs	r2, #0
 8006242:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006244:	68bb      	ldr	r3, [r7, #8]
 8006246:	f003 0304 	and.w	r3, r3, #4
 800624a:	2b00      	cmp	r3, #0
 800624c:	d020      	beq.n	8006290 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	f003 0304 	and.w	r3, r3, #4
 8006254:	2b00      	cmp	r3, #0
 8006256:	d01b      	beq.n	8006290 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	f06f 0204 	mvn.w	r2, #4
 8006260:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	2202      	movs	r2, #2
 8006266:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	699b      	ldr	r3, [r3, #24]
 800626e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006272:	2b00      	cmp	r3, #0
 8006274:	d003      	beq.n	800627e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006276:	6878      	ldr	r0, [r7, #4]
 8006278:	f000 f8c3 	bl	8006402 <HAL_TIM_IC_CaptureCallback>
 800627c:	e005      	b.n	800628a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800627e:	6878      	ldr	r0, [r7, #4]
 8006280:	f000 f8b5 	bl	80063ee <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006284:	6878      	ldr	r0, [r7, #4]
 8006286:	f000 f8c6 	bl	8006416 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	2200      	movs	r2, #0
 800628e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006290:	68bb      	ldr	r3, [r7, #8]
 8006292:	f003 0308 	and.w	r3, r3, #8
 8006296:	2b00      	cmp	r3, #0
 8006298:	d020      	beq.n	80062dc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	f003 0308 	and.w	r3, r3, #8
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d01b      	beq.n	80062dc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	f06f 0208 	mvn.w	r2, #8
 80062ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	2204      	movs	r2, #4
 80062b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	69db      	ldr	r3, [r3, #28]
 80062ba:	f003 0303 	and.w	r3, r3, #3
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d003      	beq.n	80062ca <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80062c2:	6878      	ldr	r0, [r7, #4]
 80062c4:	f000 f89d 	bl	8006402 <HAL_TIM_IC_CaptureCallback>
 80062c8:	e005      	b.n	80062d6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80062ca:	6878      	ldr	r0, [r7, #4]
 80062cc:	f000 f88f 	bl	80063ee <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80062d0:	6878      	ldr	r0, [r7, #4]
 80062d2:	f000 f8a0 	bl	8006416 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	2200      	movs	r2, #0
 80062da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80062dc:	68bb      	ldr	r3, [r7, #8]
 80062de:	f003 0310 	and.w	r3, r3, #16
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d020      	beq.n	8006328 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	f003 0310 	and.w	r3, r3, #16
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d01b      	beq.n	8006328 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	f06f 0210 	mvn.w	r2, #16
 80062f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	2208      	movs	r2, #8
 80062fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	69db      	ldr	r3, [r3, #28]
 8006306:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800630a:	2b00      	cmp	r3, #0
 800630c:	d003      	beq.n	8006316 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800630e:	6878      	ldr	r0, [r7, #4]
 8006310:	f000 f877 	bl	8006402 <HAL_TIM_IC_CaptureCallback>
 8006314:	e005      	b.n	8006322 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006316:	6878      	ldr	r0, [r7, #4]
 8006318:	f000 f869 	bl	80063ee <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800631c:	6878      	ldr	r0, [r7, #4]
 800631e:	f000 f87a 	bl	8006416 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	2200      	movs	r2, #0
 8006326:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006328:	68bb      	ldr	r3, [r7, #8]
 800632a:	f003 0301 	and.w	r3, r3, #1
 800632e:	2b00      	cmp	r3, #0
 8006330:	d00c      	beq.n	800634c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	f003 0301 	and.w	r3, r3, #1
 8006338:	2b00      	cmp	r3, #0
 800633a:	d007      	beq.n	800634c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	f06f 0201 	mvn.w	r2, #1
 8006344:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006346:	6878      	ldr	r0, [r7, #4]
 8006348:	f7fc fd2e 	bl	8002da8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800634c:	68bb      	ldr	r3, [r7, #8]
 800634e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006352:	2b00      	cmp	r3, #0
 8006354:	d104      	bne.n	8006360 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8006356:	68bb      	ldr	r3, [r7, #8]
 8006358:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800635c:	2b00      	cmp	r3, #0
 800635e:	d00c      	beq.n	800637a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006366:	2b00      	cmp	r3, #0
 8006368:	d007      	beq.n	800637a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8006372:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006374:	6878      	ldr	r0, [r7, #4]
 8006376:	f000 f8dd 	bl	8006534 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800637a:	68bb      	ldr	r3, [r7, #8]
 800637c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006380:	2b00      	cmp	r3, #0
 8006382:	d00c      	beq.n	800639e <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800638a:	2b00      	cmp	r3, #0
 800638c:	d007      	beq.n	800639e <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8006396:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006398:	6878      	ldr	r0, [r7, #4]
 800639a:	f000 f8d5 	bl	8006548 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800639e:	68bb      	ldr	r3, [r7, #8]
 80063a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d00c      	beq.n	80063c2 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d007      	beq.n	80063c2 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80063ba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80063bc:	6878      	ldr	r0, [r7, #4]
 80063be:	f000 f834 	bl	800642a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80063c2:	68bb      	ldr	r3, [r7, #8]
 80063c4:	f003 0320 	and.w	r3, r3, #32
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d00c      	beq.n	80063e6 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	f003 0320 	and.w	r3, r3, #32
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d007      	beq.n	80063e6 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	f06f 0220 	mvn.w	r2, #32
 80063de:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80063e0:	6878      	ldr	r0, [r7, #4]
 80063e2:	f000 f89d 	bl	8006520 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80063e6:	bf00      	nop
 80063e8:	3710      	adds	r7, #16
 80063ea:	46bd      	mov	sp, r7
 80063ec:	bd80      	pop	{r7, pc}

080063ee <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80063ee:	b480      	push	{r7}
 80063f0:	b083      	sub	sp, #12
 80063f2:	af00      	add	r7, sp, #0
 80063f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80063f6:	bf00      	nop
 80063f8:	370c      	adds	r7, #12
 80063fa:	46bd      	mov	sp, r7
 80063fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006400:	4770      	bx	lr

08006402 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006402:	b480      	push	{r7}
 8006404:	b083      	sub	sp, #12
 8006406:	af00      	add	r7, sp, #0
 8006408:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800640a:	bf00      	nop
 800640c:	370c      	adds	r7, #12
 800640e:	46bd      	mov	sp, r7
 8006410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006414:	4770      	bx	lr

08006416 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006416:	b480      	push	{r7}
 8006418:	b083      	sub	sp, #12
 800641a:	af00      	add	r7, sp, #0
 800641c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800641e:	bf00      	nop
 8006420:	370c      	adds	r7, #12
 8006422:	46bd      	mov	sp, r7
 8006424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006428:	4770      	bx	lr

0800642a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800642a:	b480      	push	{r7}
 800642c:	b083      	sub	sp, #12
 800642e:	af00      	add	r7, sp, #0
 8006430:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006432:	bf00      	nop
 8006434:	370c      	adds	r7, #12
 8006436:	46bd      	mov	sp, r7
 8006438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800643c:	4770      	bx	lr
	...

08006440 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006440:	b480      	push	{r7}
 8006442:	b085      	sub	sp, #20
 8006444:	af00      	add	r7, sp, #0
 8006446:	6078      	str	r0, [r7, #4]
 8006448:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	4a30      	ldr	r2, [pc, #192]	@ (8006514 <TIM_Base_SetConfig+0xd4>)
 8006454:	4293      	cmp	r3, r2
 8006456:	d003      	beq.n	8006460 <TIM_Base_SetConfig+0x20>
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800645e:	d108      	bne.n	8006472 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006466:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006468:	683b      	ldr	r3, [r7, #0]
 800646a:	685b      	ldr	r3, [r3, #4]
 800646c:	68fa      	ldr	r2, [r7, #12]
 800646e:	4313      	orrs	r3, r2
 8006470:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	4a27      	ldr	r2, [pc, #156]	@ (8006514 <TIM_Base_SetConfig+0xd4>)
 8006476:	4293      	cmp	r3, r2
 8006478:	d00b      	beq.n	8006492 <TIM_Base_SetConfig+0x52>
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006480:	d007      	beq.n	8006492 <TIM_Base_SetConfig+0x52>
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	4a24      	ldr	r2, [pc, #144]	@ (8006518 <TIM_Base_SetConfig+0xd8>)
 8006486:	4293      	cmp	r3, r2
 8006488:	d003      	beq.n	8006492 <TIM_Base_SetConfig+0x52>
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	4a23      	ldr	r2, [pc, #140]	@ (800651c <TIM_Base_SetConfig+0xdc>)
 800648e:	4293      	cmp	r3, r2
 8006490:	d108      	bne.n	80064a4 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006498:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800649a:	683b      	ldr	r3, [r7, #0]
 800649c:	68db      	ldr	r3, [r3, #12]
 800649e:	68fa      	ldr	r2, [r7, #12]
 80064a0:	4313      	orrs	r3, r2
 80064a2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80064aa:	683b      	ldr	r3, [r7, #0]
 80064ac:	695b      	ldr	r3, [r3, #20]
 80064ae:	4313      	orrs	r3, r2
 80064b0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	68fa      	ldr	r2, [r7, #12]
 80064b6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80064b8:	683b      	ldr	r3, [r7, #0]
 80064ba:	689a      	ldr	r2, [r3, #8]
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80064c0:	683b      	ldr	r3, [r7, #0]
 80064c2:	681a      	ldr	r2, [r3, #0]
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	4a12      	ldr	r2, [pc, #72]	@ (8006514 <TIM_Base_SetConfig+0xd4>)
 80064cc:	4293      	cmp	r3, r2
 80064ce:	d007      	beq.n	80064e0 <TIM_Base_SetConfig+0xa0>
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	4a11      	ldr	r2, [pc, #68]	@ (8006518 <TIM_Base_SetConfig+0xd8>)
 80064d4:	4293      	cmp	r3, r2
 80064d6:	d003      	beq.n	80064e0 <TIM_Base_SetConfig+0xa0>
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	4a10      	ldr	r2, [pc, #64]	@ (800651c <TIM_Base_SetConfig+0xdc>)
 80064dc:	4293      	cmp	r3, r2
 80064de:	d103      	bne.n	80064e8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80064e0:	683b      	ldr	r3, [r7, #0]
 80064e2:	691a      	ldr	r2, [r3, #16]
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	2201      	movs	r2, #1
 80064ec:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	691b      	ldr	r3, [r3, #16]
 80064f2:	f003 0301 	and.w	r3, r3, #1
 80064f6:	2b01      	cmp	r3, #1
 80064f8:	d105      	bne.n	8006506 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	691b      	ldr	r3, [r3, #16]
 80064fe:	f023 0201 	bic.w	r2, r3, #1
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	611a      	str	r2, [r3, #16]
  }
}
 8006506:	bf00      	nop
 8006508:	3714      	adds	r7, #20
 800650a:	46bd      	mov	sp, r7
 800650c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006510:	4770      	bx	lr
 8006512:	bf00      	nop
 8006514:	40012c00 	.word	0x40012c00
 8006518:	40014000 	.word	0x40014000
 800651c:	40014400 	.word	0x40014400

08006520 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006520:	b480      	push	{r7}
 8006522:	b083      	sub	sp, #12
 8006524:	af00      	add	r7, sp, #0
 8006526:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006528:	bf00      	nop
 800652a:	370c      	adds	r7, #12
 800652c:	46bd      	mov	sp, r7
 800652e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006532:	4770      	bx	lr

08006534 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006534:	b480      	push	{r7}
 8006536:	b083      	sub	sp, #12
 8006538:	af00      	add	r7, sp, #0
 800653a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800653c:	bf00      	nop
 800653e:	370c      	adds	r7, #12
 8006540:	46bd      	mov	sp, r7
 8006542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006546:	4770      	bx	lr

08006548 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006548:	b480      	push	{r7}
 800654a:	b083      	sub	sp, #12
 800654c:	af00      	add	r7, sp, #0
 800654e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006550:	bf00      	nop
 8006552:	370c      	adds	r7, #12
 8006554:	46bd      	mov	sp, r7
 8006556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800655a:	4770      	bx	lr

0800655c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800655c:	b580      	push	{r7, lr}
 800655e:	b08a      	sub	sp, #40	@ 0x28
 8006560:	af02      	add	r7, sp, #8
 8006562:	60f8      	str	r0, [r7, #12]
 8006564:	60b9      	str	r1, [r7, #8]
 8006566:	603b      	str	r3, [r7, #0]
 8006568:	4613      	mov	r3, r2
 800656a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006570:	2b20      	cmp	r3, #32
 8006572:	d177      	bne.n	8006664 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8006574:	68bb      	ldr	r3, [r7, #8]
 8006576:	2b00      	cmp	r3, #0
 8006578:	d002      	beq.n	8006580 <HAL_UART_Transmit+0x24>
 800657a:	88fb      	ldrh	r3, [r7, #6]
 800657c:	2b00      	cmp	r3, #0
 800657e:	d101      	bne.n	8006584 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8006580:	2301      	movs	r3, #1
 8006582:	e070      	b.n	8006666 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	2200      	movs	r2, #0
 8006588:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	2221      	movs	r2, #33	@ 0x21
 8006590:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006592:	f7fd f923 	bl	80037dc <HAL_GetTick>
 8006596:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	88fa      	ldrh	r2, [r7, #6]
 800659c:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	88fa      	ldrh	r2, [r7, #6]
 80065a4:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	689b      	ldr	r3, [r3, #8]
 80065ac:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80065b0:	d108      	bne.n	80065c4 <HAL_UART_Transmit+0x68>
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	691b      	ldr	r3, [r3, #16]
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d104      	bne.n	80065c4 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80065ba:	2300      	movs	r3, #0
 80065bc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80065be:	68bb      	ldr	r3, [r7, #8]
 80065c0:	61bb      	str	r3, [r7, #24]
 80065c2:	e003      	b.n	80065cc <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80065c4:	68bb      	ldr	r3, [r7, #8]
 80065c6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80065c8:	2300      	movs	r3, #0
 80065ca:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80065cc:	e02f      	b.n	800662e <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80065ce:	683b      	ldr	r3, [r7, #0]
 80065d0:	9300      	str	r3, [sp, #0]
 80065d2:	697b      	ldr	r3, [r7, #20]
 80065d4:	2200      	movs	r2, #0
 80065d6:	2180      	movs	r1, #128	@ 0x80
 80065d8:	68f8      	ldr	r0, [r7, #12]
 80065da:	f000 fee5 	bl	80073a8 <UART_WaitOnFlagUntilTimeout>
 80065de:	4603      	mov	r3, r0
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d004      	beq.n	80065ee <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	2220      	movs	r2, #32
 80065e8:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80065ea:	2303      	movs	r3, #3
 80065ec:	e03b      	b.n	8006666 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 80065ee:	69fb      	ldr	r3, [r7, #28]
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	d10b      	bne.n	800660c <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80065f4:	69bb      	ldr	r3, [r7, #24]
 80065f6:	881a      	ldrh	r2, [r3, #0]
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006600:	b292      	uxth	r2, r2
 8006602:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8006604:	69bb      	ldr	r3, [r7, #24]
 8006606:	3302      	adds	r3, #2
 8006608:	61bb      	str	r3, [r7, #24]
 800660a:	e007      	b.n	800661c <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800660c:	69fb      	ldr	r3, [r7, #28]
 800660e:	781a      	ldrb	r2, [r3, #0]
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8006616:	69fb      	ldr	r3, [r7, #28]
 8006618:	3301      	adds	r3, #1
 800661a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8006622:	b29b      	uxth	r3, r3
 8006624:	3b01      	subs	r3, #1
 8006626:	b29a      	uxth	r2, r3
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8006634:	b29b      	uxth	r3, r3
 8006636:	2b00      	cmp	r3, #0
 8006638:	d1c9      	bne.n	80065ce <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800663a:	683b      	ldr	r3, [r7, #0]
 800663c:	9300      	str	r3, [sp, #0]
 800663e:	697b      	ldr	r3, [r7, #20]
 8006640:	2200      	movs	r2, #0
 8006642:	2140      	movs	r1, #64	@ 0x40
 8006644:	68f8      	ldr	r0, [r7, #12]
 8006646:	f000 feaf 	bl	80073a8 <UART_WaitOnFlagUntilTimeout>
 800664a:	4603      	mov	r3, r0
 800664c:	2b00      	cmp	r3, #0
 800664e:	d004      	beq.n	800665a <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	2220      	movs	r2, #32
 8006654:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8006656:	2303      	movs	r3, #3
 8006658:	e005      	b.n	8006666 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	2220      	movs	r2, #32
 800665e:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8006660:	2300      	movs	r3, #0
 8006662:	e000      	b.n	8006666 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8006664:	2302      	movs	r3, #2
  }
}
 8006666:	4618      	mov	r0, r3
 8006668:	3720      	adds	r7, #32
 800666a:	46bd      	mov	sp, r7
 800666c:	bd80      	pop	{r7, pc}
	...

08006670 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006670:	b580      	push	{r7, lr}
 8006672:	b0ba      	sub	sp, #232	@ 0xe8
 8006674:	af00      	add	r7, sp, #0
 8006676:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	69db      	ldr	r3, [r3, #28]
 800667e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	689b      	ldr	r3, [r3, #8]
 8006692:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8006696:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800669a:	f640 030f 	movw	r3, #2063	@ 0x80f
 800669e:	4013      	ands	r3, r2
 80066a0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80066a4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d115      	bne.n	80066d8 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80066ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80066b0:	f003 0320 	and.w	r3, r3, #32
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	d00f      	beq.n	80066d8 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80066b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80066bc:	f003 0320 	and.w	r3, r3, #32
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	d009      	beq.n	80066d8 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	f000 82ca 	beq.w	8006c62 <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80066d2:	6878      	ldr	r0, [r7, #4]
 80066d4:	4798      	blx	r3
      }
      return;
 80066d6:	e2c4      	b.n	8006c62 <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 80066d8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80066dc:	2b00      	cmp	r3, #0
 80066de:	f000 8117 	beq.w	8006910 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80066e2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80066e6:	f003 0301 	and.w	r3, r3, #1
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d106      	bne.n	80066fc <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80066ee:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80066f2:	4b85      	ldr	r3, [pc, #532]	@ (8006908 <HAL_UART_IRQHandler+0x298>)
 80066f4:	4013      	ands	r3, r2
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	f000 810a 	beq.w	8006910 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80066fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006700:	f003 0301 	and.w	r3, r3, #1
 8006704:	2b00      	cmp	r3, #0
 8006706:	d011      	beq.n	800672c <HAL_UART_IRQHandler+0xbc>
 8006708:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800670c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006710:	2b00      	cmp	r3, #0
 8006712:	d00b      	beq.n	800672c <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	2201      	movs	r2, #1
 800671a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006722:	f043 0201 	orr.w	r2, r3, #1
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800672c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006730:	f003 0302 	and.w	r3, r3, #2
 8006734:	2b00      	cmp	r3, #0
 8006736:	d011      	beq.n	800675c <HAL_UART_IRQHandler+0xec>
 8006738:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800673c:	f003 0301 	and.w	r3, r3, #1
 8006740:	2b00      	cmp	r3, #0
 8006742:	d00b      	beq.n	800675c <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	2202      	movs	r2, #2
 800674a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006752:	f043 0204 	orr.w	r2, r3, #4
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800675c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006760:	f003 0304 	and.w	r3, r3, #4
 8006764:	2b00      	cmp	r3, #0
 8006766:	d011      	beq.n	800678c <HAL_UART_IRQHandler+0x11c>
 8006768:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800676c:	f003 0301 	and.w	r3, r3, #1
 8006770:	2b00      	cmp	r3, #0
 8006772:	d00b      	beq.n	800678c <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	2204      	movs	r2, #4
 800677a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006782:	f043 0202 	orr.w	r2, r3, #2
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 800678c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006790:	f003 0308 	and.w	r3, r3, #8
 8006794:	2b00      	cmp	r3, #0
 8006796:	d017      	beq.n	80067c8 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006798:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800679c:	f003 0320 	and.w	r3, r3, #32
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d105      	bne.n	80067b0 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80067a4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80067a8:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d00b      	beq.n	80067c8 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	2208      	movs	r2, #8
 80067b6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80067be:	f043 0208 	orr.w	r2, r3, #8
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80067c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80067cc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	d012      	beq.n	80067fa <HAL_UART_IRQHandler+0x18a>
 80067d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80067d8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80067dc:	2b00      	cmp	r3, #0
 80067de:	d00c      	beq.n	80067fa <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80067e8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80067f0:	f043 0220 	orr.w	r2, r3, #32
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006800:	2b00      	cmp	r3, #0
 8006802:	f000 8230 	beq.w	8006c66 <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8006806:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800680a:	f003 0320 	and.w	r3, r3, #32
 800680e:	2b00      	cmp	r3, #0
 8006810:	d00d      	beq.n	800682e <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006812:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006816:	f003 0320 	and.w	r3, r3, #32
 800681a:	2b00      	cmp	r3, #0
 800681c:	d007      	beq.n	800682e <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006822:	2b00      	cmp	r3, #0
 8006824:	d003      	beq.n	800682e <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800682a:	6878      	ldr	r0, [r7, #4]
 800682c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006834:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	689b      	ldr	r3, [r3, #8]
 800683e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006842:	2b40      	cmp	r3, #64	@ 0x40
 8006844:	d005      	beq.n	8006852 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8006846:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800684a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800684e:	2b00      	cmp	r3, #0
 8006850:	d04f      	beq.n	80068f2 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006852:	6878      	ldr	r0, [r7, #4]
 8006854:	f000 fe15 	bl	8007482 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	689b      	ldr	r3, [r3, #8]
 800685e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006862:	2b40      	cmp	r3, #64	@ 0x40
 8006864:	d141      	bne.n	80068ea <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	3308      	adds	r3, #8
 800686c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006870:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006874:	e853 3f00 	ldrex	r3, [r3]
 8006878:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800687c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006880:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006884:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	3308      	adds	r3, #8
 800688e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8006892:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8006896:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800689a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800689e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80068a2:	e841 2300 	strex	r3, r2, [r1]
 80068a6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80068aa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d1d9      	bne.n	8006866 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d013      	beq.n	80068e2 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80068be:	4a13      	ldr	r2, [pc, #76]	@ (800690c <HAL_UART_IRQHandler+0x29c>)
 80068c0:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80068c6:	4618      	mov	r0, r3
 80068c8:	f7fd f8d8 	bl	8003a7c <HAL_DMA_Abort_IT>
 80068cc:	4603      	mov	r3, r0
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d017      	beq.n	8006902 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80068d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80068d8:	687a      	ldr	r2, [r7, #4]
 80068da:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80068dc:	4610      	mov	r0, r2
 80068de:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80068e0:	e00f      	b.n	8006902 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80068e2:	6878      	ldr	r0, [r7, #4]
 80068e4:	f000 f9d4 	bl	8006c90 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80068e8:	e00b      	b.n	8006902 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80068ea:	6878      	ldr	r0, [r7, #4]
 80068ec:	f000 f9d0 	bl	8006c90 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80068f0:	e007      	b.n	8006902 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80068f2:	6878      	ldr	r0, [r7, #4]
 80068f4:	f000 f9cc 	bl	8006c90 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	2200      	movs	r2, #0
 80068fc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8006900:	e1b1      	b.n	8006c66 <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006902:	bf00      	nop
    return;
 8006904:	e1af      	b.n	8006c66 <HAL_UART_IRQHandler+0x5f6>
 8006906:	bf00      	nop
 8006908:	04000120 	.word	0x04000120
 800690c:	0800754b 	.word	0x0800754b

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006914:	2b01      	cmp	r3, #1
 8006916:	f040 816a 	bne.w	8006bee <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800691a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800691e:	f003 0310 	and.w	r3, r3, #16
 8006922:	2b00      	cmp	r3, #0
 8006924:	f000 8163 	beq.w	8006bee <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006928:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800692c:	f003 0310 	and.w	r3, r3, #16
 8006930:	2b00      	cmp	r3, #0
 8006932:	f000 815c 	beq.w	8006bee <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	2210      	movs	r2, #16
 800693c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	689b      	ldr	r3, [r3, #8]
 8006944:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006948:	2b40      	cmp	r3, #64	@ 0x40
 800694a:	f040 80d4 	bne.w	8006af6 <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	685b      	ldr	r3, [r3, #4]
 8006956:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800695a:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800695e:	2b00      	cmp	r3, #0
 8006960:	f000 80ad 	beq.w	8006abe <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800696a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800696e:	429a      	cmp	r2, r3
 8006970:	f080 80a5 	bcs.w	8006abe <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800697a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	f003 0320 	and.w	r3, r3, #32
 800698a:	2b00      	cmp	r3, #0
 800698c:	f040 8086 	bne.w	8006a9c <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006998:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800699c:	e853 3f00 	ldrex	r3, [r3]
 80069a0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80069a4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80069a8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80069ac:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	461a      	mov	r2, r3
 80069b6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80069ba:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80069be:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069c2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80069c6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80069ca:	e841 2300 	strex	r3, r2, [r1]
 80069ce:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80069d2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d1da      	bne.n	8006990 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	3308      	adds	r3, #8
 80069e0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069e2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80069e4:	e853 3f00 	ldrex	r3, [r3]
 80069e8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80069ea:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80069ec:	f023 0301 	bic.w	r3, r3, #1
 80069f0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	3308      	adds	r3, #8
 80069fa:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80069fe:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8006a02:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a04:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006a06:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006a0a:	e841 2300 	strex	r3, r2, [r1]
 8006a0e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006a10:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d1e1      	bne.n	80069da <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	3308      	adds	r3, #8
 8006a1c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a1e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006a20:	e853 3f00 	ldrex	r3, [r3]
 8006a24:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006a26:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006a28:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006a2c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	3308      	adds	r3, #8
 8006a36:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8006a3a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006a3c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a3e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006a40:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006a42:	e841 2300 	strex	r3, r2, [r1]
 8006a46:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006a48:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	d1e3      	bne.n	8006a16 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	2220      	movs	r2, #32
 8006a52:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	2200      	movs	r2, #0
 8006a5a:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a62:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006a64:	e853 3f00 	ldrex	r3, [r3]
 8006a68:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006a6a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006a6c:	f023 0310 	bic.w	r3, r3, #16
 8006a70:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	461a      	mov	r2, r3
 8006a7a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006a7e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006a80:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a82:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006a84:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006a86:	e841 2300 	strex	r3, r2, [r1]
 8006a8a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006a8c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	d1e4      	bne.n	8006a5c <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006a96:	4618      	mov	r0, r3
 8006a98:	f7fc ffb2 	bl	8003a00 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	2202      	movs	r2, #2
 8006aa0:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006aae:	b29b      	uxth	r3, r3
 8006ab0:	1ad3      	subs	r3, r2, r3
 8006ab2:	b29b      	uxth	r3, r3
 8006ab4:	4619      	mov	r1, r3
 8006ab6:	6878      	ldr	r0, [r7, #4]
 8006ab8:	f000 f8f4 	bl	8006ca4 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8006abc:	e0d5      	b.n	8006c6a <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8006ac4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006ac8:	429a      	cmp	r2, r3
 8006aca:	f040 80ce 	bne.w	8006c6a <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	f003 0320 	and.w	r3, r3, #32
 8006ada:	2b20      	cmp	r3, #32
 8006adc:	f040 80c5 	bne.w	8006c6a <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	2202      	movs	r2, #2
 8006ae4:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8006aec:	4619      	mov	r1, r3
 8006aee:	6878      	ldr	r0, [r7, #4]
 8006af0:	f000 f8d8 	bl	8006ca4 <HAL_UARTEx_RxEventCallback>
      return;
 8006af4:	e0b9      	b.n	8006c6a <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006b02:	b29b      	uxth	r3, r3
 8006b04:	1ad3      	subs	r3, r2, r3
 8006b06:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006b10:	b29b      	uxth	r3, r3
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	f000 80ab 	beq.w	8006c6e <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 8006b18:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	f000 80a6 	beq.w	8006c6e <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b2a:	e853 3f00 	ldrex	r3, [r3]
 8006b2e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006b30:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006b32:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006b36:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	461a      	mov	r2, r3
 8006b40:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006b44:	647b      	str	r3, [r7, #68]	@ 0x44
 8006b46:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b48:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006b4a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006b4c:	e841 2300 	strex	r3, r2, [r1]
 8006b50:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006b52:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d1e4      	bne.n	8006b22 <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	3308      	adds	r3, #8
 8006b5e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b62:	e853 3f00 	ldrex	r3, [r3]
 8006b66:	623b      	str	r3, [r7, #32]
   return(result);
 8006b68:	6a3b      	ldr	r3, [r7, #32]
 8006b6a:	f023 0301 	bic.w	r3, r3, #1
 8006b6e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	3308      	adds	r3, #8
 8006b78:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8006b7c:	633a      	str	r2, [r7, #48]	@ 0x30
 8006b7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b80:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006b82:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006b84:	e841 2300 	strex	r3, r2, [r1]
 8006b88:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006b8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d1e3      	bne.n	8006b58 <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	2220      	movs	r2, #32
 8006b94:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	2200      	movs	r2, #0
 8006b9c:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	2200      	movs	r2, #0
 8006ba2:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006baa:	693b      	ldr	r3, [r7, #16]
 8006bac:	e853 3f00 	ldrex	r3, [r3]
 8006bb0:	60fb      	str	r3, [r7, #12]
   return(result);
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	f023 0310 	bic.w	r3, r3, #16
 8006bb8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	461a      	mov	r2, r3
 8006bc2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006bc6:	61fb      	str	r3, [r7, #28]
 8006bc8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bca:	69b9      	ldr	r1, [r7, #24]
 8006bcc:	69fa      	ldr	r2, [r7, #28]
 8006bce:	e841 2300 	strex	r3, r2, [r1]
 8006bd2:	617b      	str	r3, [r7, #20]
   return(result);
 8006bd4:	697b      	ldr	r3, [r7, #20]
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d1e4      	bne.n	8006ba4 <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	2202      	movs	r2, #2
 8006bde:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006be0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006be4:	4619      	mov	r1, r3
 8006be6:	6878      	ldr	r0, [r7, #4]
 8006be8:	f000 f85c 	bl	8006ca4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006bec:	e03f      	b.n	8006c6e <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006bee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006bf2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d00e      	beq.n	8006c18 <HAL_UART_IRQHandler+0x5a8>
 8006bfa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006bfe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d008      	beq.n	8006c18 <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8006c0e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8006c10:	6878      	ldr	r0, [r7, #4]
 8006c12:	f000 fd41 	bl	8007698 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006c16:	e02d      	b.n	8006c74 <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8006c18:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006c1c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	d00e      	beq.n	8006c42 <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8006c24:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006c28:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	d008      	beq.n	8006c42 <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	d01c      	beq.n	8006c72 <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006c3c:	6878      	ldr	r0, [r7, #4]
 8006c3e:	4798      	blx	r3
    }
    return;
 8006c40:	e017      	b.n	8006c72 <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006c42:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006c46:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d012      	beq.n	8006c74 <HAL_UART_IRQHandler+0x604>
 8006c4e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006c52:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	d00c      	beq.n	8006c74 <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 8006c5a:	6878      	ldr	r0, [r7, #4]
 8006c5c:	f000 fc8b 	bl	8007576 <UART_EndTransmit_IT>
    return;
 8006c60:	e008      	b.n	8006c74 <HAL_UART_IRQHandler+0x604>
      return;
 8006c62:	bf00      	nop
 8006c64:	e006      	b.n	8006c74 <HAL_UART_IRQHandler+0x604>
    return;
 8006c66:	bf00      	nop
 8006c68:	e004      	b.n	8006c74 <HAL_UART_IRQHandler+0x604>
      return;
 8006c6a:	bf00      	nop
 8006c6c:	e002      	b.n	8006c74 <HAL_UART_IRQHandler+0x604>
      return;
 8006c6e:	bf00      	nop
 8006c70:	e000      	b.n	8006c74 <HAL_UART_IRQHandler+0x604>
    return;
 8006c72:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8006c74:	37e8      	adds	r7, #232	@ 0xe8
 8006c76:	46bd      	mov	sp, r7
 8006c78:	bd80      	pop	{r7, pc}
 8006c7a:	bf00      	nop

08006c7c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006c7c:	b480      	push	{r7}
 8006c7e:	b083      	sub	sp, #12
 8006c80:	af00      	add	r7, sp, #0
 8006c82:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8006c84:	bf00      	nop
 8006c86:	370c      	adds	r7, #12
 8006c88:	46bd      	mov	sp, r7
 8006c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c8e:	4770      	bx	lr

08006c90 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006c90:	b480      	push	{r7}
 8006c92:	b083      	sub	sp, #12
 8006c94:	af00      	add	r7, sp, #0
 8006c96:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006c98:	bf00      	nop
 8006c9a:	370c      	adds	r7, #12
 8006c9c:	46bd      	mov	sp, r7
 8006c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ca2:	4770      	bx	lr

08006ca4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006ca4:	b480      	push	{r7}
 8006ca6:	b083      	sub	sp, #12
 8006ca8:	af00      	add	r7, sp, #0
 8006caa:	6078      	str	r0, [r7, #4]
 8006cac:	460b      	mov	r3, r1
 8006cae:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006cb0:	bf00      	nop
 8006cb2:	370c      	adds	r7, #12
 8006cb4:	46bd      	mov	sp, r7
 8006cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cba:	4770      	bx	lr

08006cbc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006cbc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006cc0:	b08a      	sub	sp, #40	@ 0x28
 8006cc2:	af00      	add	r7, sp, #0
 8006cc4:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006cc6:	2300      	movs	r3, #0
 8006cc8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	689a      	ldr	r2, [r3, #8]
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	691b      	ldr	r3, [r3, #16]
 8006cd4:	431a      	orrs	r2, r3
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	695b      	ldr	r3, [r3, #20]
 8006cda:	431a      	orrs	r2, r3
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	69db      	ldr	r3, [r3, #28]
 8006ce0:	4313      	orrs	r3, r2
 8006ce2:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	681a      	ldr	r2, [r3, #0]
 8006cea:	4bb4      	ldr	r3, [pc, #720]	@ (8006fbc <UART_SetConfig+0x300>)
 8006cec:	4013      	ands	r3, r2
 8006cee:	68fa      	ldr	r2, [r7, #12]
 8006cf0:	6812      	ldr	r2, [r2, #0]
 8006cf2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006cf4:	430b      	orrs	r3, r1
 8006cf6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	685b      	ldr	r3, [r3, #4]
 8006cfe:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	68da      	ldr	r2, [r3, #12]
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	430a      	orrs	r2, r1
 8006d0c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	699b      	ldr	r3, [r3, #24]
 8006d12:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	4aa9      	ldr	r2, [pc, #676]	@ (8006fc0 <UART_SetConfig+0x304>)
 8006d1a:	4293      	cmp	r3, r2
 8006d1c:	d004      	beq.n	8006d28 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006d1e:	68fb      	ldr	r3, [r7, #12]
 8006d20:	6a1b      	ldr	r3, [r3, #32]
 8006d22:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006d24:	4313      	orrs	r3, r2
 8006d26:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	689b      	ldr	r3, [r3, #8]
 8006d2e:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006d38:	430a      	orrs	r2, r1
 8006d3a:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	4aa0      	ldr	r2, [pc, #640]	@ (8006fc4 <UART_SetConfig+0x308>)
 8006d42:	4293      	cmp	r3, r2
 8006d44:	d126      	bne.n	8006d94 <UART_SetConfig+0xd8>
 8006d46:	4ba0      	ldr	r3, [pc, #640]	@ (8006fc8 <UART_SetConfig+0x30c>)
 8006d48:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006d4c:	f003 0303 	and.w	r3, r3, #3
 8006d50:	2b03      	cmp	r3, #3
 8006d52:	d81b      	bhi.n	8006d8c <UART_SetConfig+0xd0>
 8006d54:	a201      	add	r2, pc, #4	@ (adr r2, 8006d5c <UART_SetConfig+0xa0>)
 8006d56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d5a:	bf00      	nop
 8006d5c:	08006d6d 	.word	0x08006d6d
 8006d60:	08006d7d 	.word	0x08006d7d
 8006d64:	08006d75 	.word	0x08006d75
 8006d68:	08006d85 	.word	0x08006d85
 8006d6c:	2301      	movs	r3, #1
 8006d6e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006d72:	e080      	b.n	8006e76 <UART_SetConfig+0x1ba>
 8006d74:	2302      	movs	r3, #2
 8006d76:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006d7a:	e07c      	b.n	8006e76 <UART_SetConfig+0x1ba>
 8006d7c:	2304      	movs	r3, #4
 8006d7e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006d82:	e078      	b.n	8006e76 <UART_SetConfig+0x1ba>
 8006d84:	2308      	movs	r3, #8
 8006d86:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006d8a:	e074      	b.n	8006e76 <UART_SetConfig+0x1ba>
 8006d8c:	2310      	movs	r3, #16
 8006d8e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006d92:	e070      	b.n	8006e76 <UART_SetConfig+0x1ba>
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	4a8c      	ldr	r2, [pc, #560]	@ (8006fcc <UART_SetConfig+0x310>)
 8006d9a:	4293      	cmp	r3, r2
 8006d9c:	d138      	bne.n	8006e10 <UART_SetConfig+0x154>
 8006d9e:	4b8a      	ldr	r3, [pc, #552]	@ (8006fc8 <UART_SetConfig+0x30c>)
 8006da0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006da4:	f003 030c 	and.w	r3, r3, #12
 8006da8:	2b0c      	cmp	r3, #12
 8006daa:	d82d      	bhi.n	8006e08 <UART_SetConfig+0x14c>
 8006dac:	a201      	add	r2, pc, #4	@ (adr r2, 8006db4 <UART_SetConfig+0xf8>)
 8006dae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006db2:	bf00      	nop
 8006db4:	08006de9 	.word	0x08006de9
 8006db8:	08006e09 	.word	0x08006e09
 8006dbc:	08006e09 	.word	0x08006e09
 8006dc0:	08006e09 	.word	0x08006e09
 8006dc4:	08006df9 	.word	0x08006df9
 8006dc8:	08006e09 	.word	0x08006e09
 8006dcc:	08006e09 	.word	0x08006e09
 8006dd0:	08006e09 	.word	0x08006e09
 8006dd4:	08006df1 	.word	0x08006df1
 8006dd8:	08006e09 	.word	0x08006e09
 8006ddc:	08006e09 	.word	0x08006e09
 8006de0:	08006e09 	.word	0x08006e09
 8006de4:	08006e01 	.word	0x08006e01
 8006de8:	2300      	movs	r3, #0
 8006dea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006dee:	e042      	b.n	8006e76 <UART_SetConfig+0x1ba>
 8006df0:	2302      	movs	r3, #2
 8006df2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006df6:	e03e      	b.n	8006e76 <UART_SetConfig+0x1ba>
 8006df8:	2304      	movs	r3, #4
 8006dfa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006dfe:	e03a      	b.n	8006e76 <UART_SetConfig+0x1ba>
 8006e00:	2308      	movs	r3, #8
 8006e02:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006e06:	e036      	b.n	8006e76 <UART_SetConfig+0x1ba>
 8006e08:	2310      	movs	r3, #16
 8006e0a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006e0e:	e032      	b.n	8006e76 <UART_SetConfig+0x1ba>
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	4a6a      	ldr	r2, [pc, #424]	@ (8006fc0 <UART_SetConfig+0x304>)
 8006e16:	4293      	cmp	r3, r2
 8006e18:	d12a      	bne.n	8006e70 <UART_SetConfig+0x1b4>
 8006e1a:	4b6b      	ldr	r3, [pc, #428]	@ (8006fc8 <UART_SetConfig+0x30c>)
 8006e1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006e20:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006e24:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006e28:	d01a      	beq.n	8006e60 <UART_SetConfig+0x1a4>
 8006e2a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006e2e:	d81b      	bhi.n	8006e68 <UART_SetConfig+0x1ac>
 8006e30:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006e34:	d00c      	beq.n	8006e50 <UART_SetConfig+0x194>
 8006e36:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006e3a:	d815      	bhi.n	8006e68 <UART_SetConfig+0x1ac>
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	d003      	beq.n	8006e48 <UART_SetConfig+0x18c>
 8006e40:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006e44:	d008      	beq.n	8006e58 <UART_SetConfig+0x19c>
 8006e46:	e00f      	b.n	8006e68 <UART_SetConfig+0x1ac>
 8006e48:	2300      	movs	r3, #0
 8006e4a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006e4e:	e012      	b.n	8006e76 <UART_SetConfig+0x1ba>
 8006e50:	2302      	movs	r3, #2
 8006e52:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006e56:	e00e      	b.n	8006e76 <UART_SetConfig+0x1ba>
 8006e58:	2304      	movs	r3, #4
 8006e5a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006e5e:	e00a      	b.n	8006e76 <UART_SetConfig+0x1ba>
 8006e60:	2308      	movs	r3, #8
 8006e62:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006e66:	e006      	b.n	8006e76 <UART_SetConfig+0x1ba>
 8006e68:	2310      	movs	r3, #16
 8006e6a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006e6e:	e002      	b.n	8006e76 <UART_SetConfig+0x1ba>
 8006e70:	2310      	movs	r3, #16
 8006e72:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	4a51      	ldr	r2, [pc, #324]	@ (8006fc0 <UART_SetConfig+0x304>)
 8006e7c:	4293      	cmp	r3, r2
 8006e7e:	d17a      	bne.n	8006f76 <UART_SetConfig+0x2ba>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006e80:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006e84:	2b08      	cmp	r3, #8
 8006e86:	d824      	bhi.n	8006ed2 <UART_SetConfig+0x216>
 8006e88:	a201      	add	r2, pc, #4	@ (adr r2, 8006e90 <UART_SetConfig+0x1d4>)
 8006e8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e8e:	bf00      	nop
 8006e90:	08006eb5 	.word	0x08006eb5
 8006e94:	08006ed3 	.word	0x08006ed3
 8006e98:	08006ebd 	.word	0x08006ebd
 8006e9c:	08006ed3 	.word	0x08006ed3
 8006ea0:	08006ec3 	.word	0x08006ec3
 8006ea4:	08006ed3 	.word	0x08006ed3
 8006ea8:	08006ed3 	.word	0x08006ed3
 8006eac:	08006ed3 	.word	0x08006ed3
 8006eb0:	08006ecb 	.word	0x08006ecb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006eb4:	f7fe fd38 	bl	8005928 <HAL_RCC_GetPCLK1Freq>
 8006eb8:	61f8      	str	r0, [r7, #28]
        break;
 8006eba:	e010      	b.n	8006ede <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006ebc:	4b44      	ldr	r3, [pc, #272]	@ (8006fd0 <UART_SetConfig+0x314>)
 8006ebe:	61fb      	str	r3, [r7, #28]
        break;
 8006ec0:	e00d      	b.n	8006ede <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006ec2:	f7fe fc99 	bl	80057f8 <HAL_RCC_GetSysClockFreq>
 8006ec6:	61f8      	str	r0, [r7, #28]
        break;
 8006ec8:	e009      	b.n	8006ede <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006eca:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006ece:	61fb      	str	r3, [r7, #28]
        break;
 8006ed0:	e005      	b.n	8006ede <UART_SetConfig+0x222>
      default:
        pclk = 0U;
 8006ed2:	2300      	movs	r3, #0
 8006ed4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006ed6:	2301      	movs	r3, #1
 8006ed8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8006edc:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006ede:	69fb      	ldr	r3, [r7, #28]
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	f000 8107 	beq.w	80070f4 <UART_SetConfig+0x438>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	685a      	ldr	r2, [r3, #4]
 8006eea:	4613      	mov	r3, r2
 8006eec:	005b      	lsls	r3, r3, #1
 8006eee:	4413      	add	r3, r2
 8006ef0:	69fa      	ldr	r2, [r7, #28]
 8006ef2:	429a      	cmp	r2, r3
 8006ef4:	d305      	bcc.n	8006f02 <UART_SetConfig+0x246>
          (pclk > (4096U * huart->Init.BaudRate)))
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	685b      	ldr	r3, [r3, #4]
 8006efa:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006efc:	69fa      	ldr	r2, [r7, #28]
 8006efe:	429a      	cmp	r2, r3
 8006f00:	d903      	bls.n	8006f0a <UART_SetConfig+0x24e>
      {
        ret = HAL_ERROR;
 8006f02:	2301      	movs	r3, #1
 8006f04:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8006f08:	e0f4      	b.n	80070f4 <UART_SetConfig+0x438>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8006f0a:	69fb      	ldr	r3, [r7, #28]
 8006f0c:	2200      	movs	r2, #0
 8006f0e:	461c      	mov	r4, r3
 8006f10:	4615      	mov	r5, r2
 8006f12:	f04f 0200 	mov.w	r2, #0
 8006f16:	f04f 0300 	mov.w	r3, #0
 8006f1a:	022b      	lsls	r3, r5, #8
 8006f1c:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8006f20:	0222      	lsls	r2, r4, #8
 8006f22:	68f9      	ldr	r1, [r7, #12]
 8006f24:	6849      	ldr	r1, [r1, #4]
 8006f26:	0849      	lsrs	r1, r1, #1
 8006f28:	2000      	movs	r0, #0
 8006f2a:	4688      	mov	r8, r1
 8006f2c:	4681      	mov	r9, r0
 8006f2e:	eb12 0a08 	adds.w	sl, r2, r8
 8006f32:	eb43 0b09 	adc.w	fp, r3, r9
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	685b      	ldr	r3, [r3, #4]
 8006f3a:	2200      	movs	r2, #0
 8006f3c:	603b      	str	r3, [r7, #0]
 8006f3e:	607a      	str	r2, [r7, #4]
 8006f40:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006f44:	4650      	mov	r0, sl
 8006f46:	4659      	mov	r1, fp
 8006f48:	f7f9 fe7e 	bl	8000c48 <__aeabi_uldivmod>
 8006f4c:	4602      	mov	r2, r0
 8006f4e:	460b      	mov	r3, r1
 8006f50:	4613      	mov	r3, r2
 8006f52:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006f54:	69bb      	ldr	r3, [r7, #24]
 8006f56:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006f5a:	d308      	bcc.n	8006f6e <UART_SetConfig+0x2b2>
 8006f5c:	69bb      	ldr	r3, [r7, #24]
 8006f5e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006f62:	d204      	bcs.n	8006f6e <UART_SetConfig+0x2b2>
        {
          huart->Instance->BRR = usartdiv;
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	69ba      	ldr	r2, [r7, #24]
 8006f6a:	60da      	str	r2, [r3, #12]
 8006f6c:	e0c2      	b.n	80070f4 <UART_SetConfig+0x438>
        }
        else
        {
          ret = HAL_ERROR;
 8006f6e:	2301      	movs	r3, #1
 8006f70:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8006f74:	e0be      	b.n	80070f4 <UART_SetConfig+0x438>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	69db      	ldr	r3, [r3, #28]
 8006f7a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006f7e:	d16a      	bne.n	8007056 <UART_SetConfig+0x39a>
  {
    switch (clocksource)
 8006f80:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006f84:	2b08      	cmp	r3, #8
 8006f86:	d834      	bhi.n	8006ff2 <UART_SetConfig+0x336>
 8006f88:	a201      	add	r2, pc, #4	@ (adr r2, 8006f90 <UART_SetConfig+0x2d4>)
 8006f8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f8e:	bf00      	nop
 8006f90:	08006fb5 	.word	0x08006fb5
 8006f94:	08006fd5 	.word	0x08006fd5
 8006f98:	08006fdd 	.word	0x08006fdd
 8006f9c:	08006ff3 	.word	0x08006ff3
 8006fa0:	08006fe3 	.word	0x08006fe3
 8006fa4:	08006ff3 	.word	0x08006ff3
 8006fa8:	08006ff3 	.word	0x08006ff3
 8006fac:	08006ff3 	.word	0x08006ff3
 8006fb0:	08006feb 	.word	0x08006feb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006fb4:	f7fe fcb8 	bl	8005928 <HAL_RCC_GetPCLK1Freq>
 8006fb8:	61f8      	str	r0, [r7, #28]
        break;
 8006fba:	e020      	b.n	8006ffe <UART_SetConfig+0x342>
 8006fbc:	efff69f3 	.word	0xefff69f3
 8006fc0:	40008000 	.word	0x40008000
 8006fc4:	40013800 	.word	0x40013800
 8006fc8:	40021000 	.word	0x40021000
 8006fcc:	40004400 	.word	0x40004400
 8006fd0:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006fd4:	f7fe fcbe 	bl	8005954 <HAL_RCC_GetPCLK2Freq>
 8006fd8:	61f8      	str	r0, [r7, #28]
        break;
 8006fda:	e010      	b.n	8006ffe <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006fdc:	4b4c      	ldr	r3, [pc, #304]	@ (8007110 <UART_SetConfig+0x454>)
 8006fde:	61fb      	str	r3, [r7, #28]
        break;
 8006fe0:	e00d      	b.n	8006ffe <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006fe2:	f7fe fc09 	bl	80057f8 <HAL_RCC_GetSysClockFreq>
 8006fe6:	61f8      	str	r0, [r7, #28]
        break;
 8006fe8:	e009      	b.n	8006ffe <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006fea:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006fee:	61fb      	str	r3, [r7, #28]
        break;
 8006ff0:	e005      	b.n	8006ffe <UART_SetConfig+0x342>
      default:
        pclk = 0U;
 8006ff2:	2300      	movs	r3, #0
 8006ff4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006ff6:	2301      	movs	r3, #1
 8006ff8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8006ffc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006ffe:	69fb      	ldr	r3, [r7, #28]
 8007000:	2b00      	cmp	r3, #0
 8007002:	d077      	beq.n	80070f4 <UART_SetConfig+0x438>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007004:	69fb      	ldr	r3, [r7, #28]
 8007006:	005a      	lsls	r2, r3, #1
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	685b      	ldr	r3, [r3, #4]
 800700c:	085b      	lsrs	r3, r3, #1
 800700e:	441a      	add	r2, r3
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	685b      	ldr	r3, [r3, #4]
 8007014:	fbb2 f3f3 	udiv	r3, r2, r3
 8007018:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800701a:	69bb      	ldr	r3, [r7, #24]
 800701c:	2b0f      	cmp	r3, #15
 800701e:	d916      	bls.n	800704e <UART_SetConfig+0x392>
 8007020:	69bb      	ldr	r3, [r7, #24]
 8007022:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007026:	d212      	bcs.n	800704e <UART_SetConfig+0x392>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007028:	69bb      	ldr	r3, [r7, #24]
 800702a:	b29b      	uxth	r3, r3
 800702c:	f023 030f 	bic.w	r3, r3, #15
 8007030:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007032:	69bb      	ldr	r3, [r7, #24]
 8007034:	085b      	lsrs	r3, r3, #1
 8007036:	b29b      	uxth	r3, r3
 8007038:	f003 0307 	and.w	r3, r3, #7
 800703c:	b29a      	uxth	r2, r3
 800703e:	8afb      	ldrh	r3, [r7, #22]
 8007040:	4313      	orrs	r3, r2
 8007042:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	8afa      	ldrh	r2, [r7, #22]
 800704a:	60da      	str	r2, [r3, #12]
 800704c:	e052      	b.n	80070f4 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 800704e:	2301      	movs	r3, #1
 8007050:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007054:	e04e      	b.n	80070f4 <UART_SetConfig+0x438>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007056:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800705a:	2b08      	cmp	r3, #8
 800705c:	d827      	bhi.n	80070ae <UART_SetConfig+0x3f2>
 800705e:	a201      	add	r2, pc, #4	@ (adr r2, 8007064 <UART_SetConfig+0x3a8>)
 8007060:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007064:	08007089 	.word	0x08007089
 8007068:	08007091 	.word	0x08007091
 800706c:	08007099 	.word	0x08007099
 8007070:	080070af 	.word	0x080070af
 8007074:	0800709f 	.word	0x0800709f
 8007078:	080070af 	.word	0x080070af
 800707c:	080070af 	.word	0x080070af
 8007080:	080070af 	.word	0x080070af
 8007084:	080070a7 	.word	0x080070a7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007088:	f7fe fc4e 	bl	8005928 <HAL_RCC_GetPCLK1Freq>
 800708c:	61f8      	str	r0, [r7, #28]
        break;
 800708e:	e014      	b.n	80070ba <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007090:	f7fe fc60 	bl	8005954 <HAL_RCC_GetPCLK2Freq>
 8007094:	61f8      	str	r0, [r7, #28]
        break;
 8007096:	e010      	b.n	80070ba <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007098:	4b1d      	ldr	r3, [pc, #116]	@ (8007110 <UART_SetConfig+0x454>)
 800709a:	61fb      	str	r3, [r7, #28]
        break;
 800709c:	e00d      	b.n	80070ba <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800709e:	f7fe fbab 	bl	80057f8 <HAL_RCC_GetSysClockFreq>
 80070a2:	61f8      	str	r0, [r7, #28]
        break;
 80070a4:	e009      	b.n	80070ba <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80070a6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80070aa:	61fb      	str	r3, [r7, #28]
        break;
 80070ac:	e005      	b.n	80070ba <UART_SetConfig+0x3fe>
      default:
        pclk = 0U;
 80070ae:	2300      	movs	r3, #0
 80070b0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80070b2:	2301      	movs	r3, #1
 80070b4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80070b8:	bf00      	nop
    }

    if (pclk != 0U)
 80070ba:	69fb      	ldr	r3, [r7, #28]
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d019      	beq.n	80070f4 <UART_SetConfig+0x438>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	685b      	ldr	r3, [r3, #4]
 80070c4:	085a      	lsrs	r2, r3, #1
 80070c6:	69fb      	ldr	r3, [r7, #28]
 80070c8:	441a      	add	r2, r3
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	685b      	ldr	r3, [r3, #4]
 80070ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80070d2:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80070d4:	69bb      	ldr	r3, [r7, #24]
 80070d6:	2b0f      	cmp	r3, #15
 80070d8:	d909      	bls.n	80070ee <UART_SetConfig+0x432>
 80070da:	69bb      	ldr	r3, [r7, #24]
 80070dc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80070e0:	d205      	bcs.n	80070ee <UART_SetConfig+0x432>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80070e2:	69bb      	ldr	r3, [r7, #24]
 80070e4:	b29a      	uxth	r2, r3
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	60da      	str	r2, [r3, #12]
 80070ec:	e002      	b.n	80070f4 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 80070ee:	2301      	movs	r3, #1
 80070f0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	2200      	movs	r2, #0
 80070f8:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80070fa:	68fb      	ldr	r3, [r7, #12]
 80070fc:	2200      	movs	r2, #0
 80070fe:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8007100:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8007104:	4618      	mov	r0, r3
 8007106:	3728      	adds	r7, #40	@ 0x28
 8007108:	46bd      	mov	sp, r7
 800710a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800710e:	bf00      	nop
 8007110:	00f42400 	.word	0x00f42400

08007114 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007114:	b480      	push	{r7}
 8007116:	b083      	sub	sp, #12
 8007118:	af00      	add	r7, sp, #0
 800711a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007120:	f003 0308 	and.w	r3, r3, #8
 8007124:	2b00      	cmp	r3, #0
 8007126:	d00a      	beq.n	800713e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	685b      	ldr	r3, [r3, #4]
 800712e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	430a      	orrs	r2, r1
 800713c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007142:	f003 0301 	and.w	r3, r3, #1
 8007146:	2b00      	cmp	r3, #0
 8007148:	d00a      	beq.n	8007160 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	685b      	ldr	r3, [r3, #4]
 8007150:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	430a      	orrs	r2, r1
 800715e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007164:	f003 0302 	and.w	r3, r3, #2
 8007168:	2b00      	cmp	r3, #0
 800716a:	d00a      	beq.n	8007182 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	685b      	ldr	r3, [r3, #4]
 8007172:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	430a      	orrs	r2, r1
 8007180:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007186:	f003 0304 	and.w	r3, r3, #4
 800718a:	2b00      	cmp	r3, #0
 800718c:	d00a      	beq.n	80071a4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	685b      	ldr	r3, [r3, #4]
 8007194:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	430a      	orrs	r2, r1
 80071a2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071a8:	f003 0310 	and.w	r3, r3, #16
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	d00a      	beq.n	80071c6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	689b      	ldr	r3, [r3, #8]
 80071b6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	430a      	orrs	r2, r1
 80071c4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071ca:	f003 0320 	and.w	r3, r3, #32
 80071ce:	2b00      	cmp	r3, #0
 80071d0:	d00a      	beq.n	80071e8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	689b      	ldr	r3, [r3, #8]
 80071d8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	430a      	orrs	r2, r1
 80071e6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d01a      	beq.n	800722a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	685b      	ldr	r3, [r3, #4]
 80071fa:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	430a      	orrs	r2, r1
 8007208:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800720e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007212:	d10a      	bne.n	800722a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	685b      	ldr	r3, [r3, #4]
 800721a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	430a      	orrs	r2, r1
 8007228:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800722e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007232:	2b00      	cmp	r3, #0
 8007234:	d00a      	beq.n	800724c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	685b      	ldr	r3, [r3, #4]
 800723c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	430a      	orrs	r2, r1
 800724a:	605a      	str	r2, [r3, #4]
  }
}
 800724c:	bf00      	nop
 800724e:	370c      	adds	r7, #12
 8007250:	46bd      	mov	sp, r7
 8007252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007256:	4770      	bx	lr

08007258 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007258:	b580      	push	{r7, lr}
 800725a:	b098      	sub	sp, #96	@ 0x60
 800725c:	af02      	add	r7, sp, #8
 800725e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	2200      	movs	r2, #0
 8007264:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007268:	f7fc fab8 	bl	80037dc <HAL_GetTick>
 800726c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	f003 0308 	and.w	r3, r3, #8
 8007278:	2b08      	cmp	r3, #8
 800727a:	d12e      	bne.n	80072da <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800727c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007280:	9300      	str	r3, [sp, #0]
 8007282:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007284:	2200      	movs	r2, #0
 8007286:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800728a:	6878      	ldr	r0, [r7, #4]
 800728c:	f000 f88c 	bl	80073a8 <UART_WaitOnFlagUntilTimeout>
 8007290:	4603      	mov	r3, r0
 8007292:	2b00      	cmp	r3, #0
 8007294:	d021      	beq.n	80072da <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800729c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800729e:	e853 3f00 	ldrex	r3, [r3]
 80072a2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80072a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80072a6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80072aa:	653b      	str	r3, [r7, #80]	@ 0x50
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	461a      	mov	r2, r3
 80072b2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80072b4:	647b      	str	r3, [r7, #68]	@ 0x44
 80072b6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072b8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80072ba:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80072bc:	e841 2300 	strex	r3, r2, [r1]
 80072c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80072c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80072c4:	2b00      	cmp	r3, #0
 80072c6:	d1e6      	bne.n	8007296 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	2220      	movs	r2, #32
 80072cc:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	2200      	movs	r2, #0
 80072d2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80072d6:	2303      	movs	r3, #3
 80072d8:	e062      	b.n	80073a0 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	f003 0304 	and.w	r3, r3, #4
 80072e4:	2b04      	cmp	r3, #4
 80072e6:	d149      	bne.n	800737c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80072e8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80072ec:	9300      	str	r3, [sp, #0]
 80072ee:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80072f0:	2200      	movs	r2, #0
 80072f2:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80072f6:	6878      	ldr	r0, [r7, #4]
 80072f8:	f000 f856 	bl	80073a8 <UART_WaitOnFlagUntilTimeout>
 80072fc:	4603      	mov	r3, r0
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d03c      	beq.n	800737c <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007308:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800730a:	e853 3f00 	ldrex	r3, [r3]
 800730e:	623b      	str	r3, [r7, #32]
   return(result);
 8007310:	6a3b      	ldr	r3, [r7, #32]
 8007312:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007316:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	461a      	mov	r2, r3
 800731e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007320:	633b      	str	r3, [r7, #48]	@ 0x30
 8007322:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007324:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007326:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007328:	e841 2300 	strex	r3, r2, [r1]
 800732c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800732e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007330:	2b00      	cmp	r3, #0
 8007332:	d1e6      	bne.n	8007302 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	3308      	adds	r3, #8
 800733a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800733c:	693b      	ldr	r3, [r7, #16]
 800733e:	e853 3f00 	ldrex	r3, [r3]
 8007342:	60fb      	str	r3, [r7, #12]
   return(result);
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	f023 0301 	bic.w	r3, r3, #1
 800734a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	3308      	adds	r3, #8
 8007352:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007354:	61fa      	str	r2, [r7, #28]
 8007356:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007358:	69b9      	ldr	r1, [r7, #24]
 800735a:	69fa      	ldr	r2, [r7, #28]
 800735c:	e841 2300 	strex	r3, r2, [r1]
 8007360:	617b      	str	r3, [r7, #20]
   return(result);
 8007362:	697b      	ldr	r3, [r7, #20]
 8007364:	2b00      	cmp	r3, #0
 8007366:	d1e5      	bne.n	8007334 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	2220      	movs	r2, #32
 800736c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	2200      	movs	r2, #0
 8007374:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007378:	2303      	movs	r3, #3
 800737a:	e011      	b.n	80073a0 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	2220      	movs	r2, #32
 8007380:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	2220      	movs	r2, #32
 8007386:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	2200      	movs	r2, #0
 800738e:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	2200      	movs	r2, #0
 8007394:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	2200      	movs	r2, #0
 800739a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800739e:	2300      	movs	r3, #0
}
 80073a0:	4618      	mov	r0, r3
 80073a2:	3758      	adds	r7, #88	@ 0x58
 80073a4:	46bd      	mov	sp, r7
 80073a6:	bd80      	pop	{r7, pc}

080073a8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80073a8:	b580      	push	{r7, lr}
 80073aa:	b084      	sub	sp, #16
 80073ac:	af00      	add	r7, sp, #0
 80073ae:	60f8      	str	r0, [r7, #12]
 80073b0:	60b9      	str	r1, [r7, #8]
 80073b2:	603b      	str	r3, [r7, #0]
 80073b4:	4613      	mov	r3, r2
 80073b6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80073b8:	e04f      	b.n	800745a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80073ba:	69bb      	ldr	r3, [r7, #24]
 80073bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80073c0:	d04b      	beq.n	800745a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80073c2:	f7fc fa0b 	bl	80037dc <HAL_GetTick>
 80073c6:	4602      	mov	r2, r0
 80073c8:	683b      	ldr	r3, [r7, #0]
 80073ca:	1ad3      	subs	r3, r2, r3
 80073cc:	69ba      	ldr	r2, [r7, #24]
 80073ce:	429a      	cmp	r2, r3
 80073d0:	d302      	bcc.n	80073d8 <UART_WaitOnFlagUntilTimeout+0x30>
 80073d2:	69bb      	ldr	r3, [r7, #24]
 80073d4:	2b00      	cmp	r3, #0
 80073d6:	d101      	bne.n	80073dc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80073d8:	2303      	movs	r3, #3
 80073da:	e04e      	b.n	800747a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	f003 0304 	and.w	r3, r3, #4
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d037      	beq.n	800745a <UART_WaitOnFlagUntilTimeout+0xb2>
 80073ea:	68bb      	ldr	r3, [r7, #8]
 80073ec:	2b80      	cmp	r3, #128	@ 0x80
 80073ee:	d034      	beq.n	800745a <UART_WaitOnFlagUntilTimeout+0xb2>
 80073f0:	68bb      	ldr	r3, [r7, #8]
 80073f2:	2b40      	cmp	r3, #64	@ 0x40
 80073f4:	d031      	beq.n	800745a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	69db      	ldr	r3, [r3, #28]
 80073fc:	f003 0308 	and.w	r3, r3, #8
 8007400:	2b08      	cmp	r3, #8
 8007402:	d110      	bne.n	8007426 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	2208      	movs	r2, #8
 800740a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800740c:	68f8      	ldr	r0, [r7, #12]
 800740e:	f000 f838 	bl	8007482 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007412:	68fb      	ldr	r3, [r7, #12]
 8007414:	2208      	movs	r2, #8
 8007416:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800741a:	68fb      	ldr	r3, [r7, #12]
 800741c:	2200      	movs	r2, #0
 800741e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8007422:	2301      	movs	r3, #1
 8007424:	e029      	b.n	800747a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	69db      	ldr	r3, [r3, #28]
 800742c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007430:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007434:	d111      	bne.n	800745a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800743e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007440:	68f8      	ldr	r0, [r7, #12]
 8007442:	f000 f81e 	bl	8007482 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	2220      	movs	r2, #32
 800744a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	2200      	movs	r2, #0
 8007452:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8007456:	2303      	movs	r3, #3
 8007458:	e00f      	b.n	800747a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	69da      	ldr	r2, [r3, #28]
 8007460:	68bb      	ldr	r3, [r7, #8]
 8007462:	4013      	ands	r3, r2
 8007464:	68ba      	ldr	r2, [r7, #8]
 8007466:	429a      	cmp	r2, r3
 8007468:	bf0c      	ite	eq
 800746a:	2301      	moveq	r3, #1
 800746c:	2300      	movne	r3, #0
 800746e:	b2db      	uxtb	r3, r3
 8007470:	461a      	mov	r2, r3
 8007472:	79fb      	ldrb	r3, [r7, #7]
 8007474:	429a      	cmp	r2, r3
 8007476:	d0a0      	beq.n	80073ba <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007478:	2300      	movs	r3, #0
}
 800747a:	4618      	mov	r0, r3
 800747c:	3710      	adds	r7, #16
 800747e:	46bd      	mov	sp, r7
 8007480:	bd80      	pop	{r7, pc}

08007482 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007482:	b480      	push	{r7}
 8007484:	b095      	sub	sp, #84	@ 0x54
 8007486:	af00      	add	r7, sp, #0
 8007488:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007490:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007492:	e853 3f00 	ldrex	r3, [r3]
 8007496:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007498:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800749a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800749e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	461a      	mov	r2, r3
 80074a6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80074a8:	643b      	str	r3, [r7, #64]	@ 0x40
 80074aa:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074ac:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80074ae:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80074b0:	e841 2300 	strex	r3, r2, [r1]
 80074b4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80074b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	d1e6      	bne.n	800748a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	3308      	adds	r3, #8
 80074c2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074c4:	6a3b      	ldr	r3, [r7, #32]
 80074c6:	e853 3f00 	ldrex	r3, [r3]
 80074ca:	61fb      	str	r3, [r7, #28]
   return(result);
 80074cc:	69fb      	ldr	r3, [r7, #28]
 80074ce:	f023 0301 	bic.w	r3, r3, #1
 80074d2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	3308      	adds	r3, #8
 80074da:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80074dc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80074de:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074e0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80074e2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80074e4:	e841 2300 	strex	r3, r2, [r1]
 80074e8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80074ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074ec:	2b00      	cmp	r3, #0
 80074ee:	d1e5      	bne.n	80074bc <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80074f4:	2b01      	cmp	r3, #1
 80074f6:	d118      	bne.n	800752a <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	e853 3f00 	ldrex	r3, [r3]
 8007504:	60bb      	str	r3, [r7, #8]
   return(result);
 8007506:	68bb      	ldr	r3, [r7, #8]
 8007508:	f023 0310 	bic.w	r3, r3, #16
 800750c:	647b      	str	r3, [r7, #68]	@ 0x44
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	461a      	mov	r2, r3
 8007514:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007516:	61bb      	str	r3, [r7, #24]
 8007518:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800751a:	6979      	ldr	r1, [r7, #20]
 800751c:	69ba      	ldr	r2, [r7, #24]
 800751e:	e841 2300 	strex	r3, r2, [r1]
 8007522:	613b      	str	r3, [r7, #16]
   return(result);
 8007524:	693b      	ldr	r3, [r7, #16]
 8007526:	2b00      	cmp	r3, #0
 8007528:	d1e6      	bne.n	80074f8 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	2220      	movs	r2, #32
 800752e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	2200      	movs	r2, #0
 8007536:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	2200      	movs	r2, #0
 800753c:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800753e:	bf00      	nop
 8007540:	3754      	adds	r7, #84	@ 0x54
 8007542:	46bd      	mov	sp, r7
 8007544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007548:	4770      	bx	lr

0800754a <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800754a:	b580      	push	{r7, lr}
 800754c:	b084      	sub	sp, #16
 800754e:	af00      	add	r7, sp, #0
 8007550:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007556:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	2200      	movs	r2, #0
 800755c:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	2200      	movs	r2, #0
 8007564:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007568:	68f8      	ldr	r0, [r7, #12]
 800756a:	f7ff fb91 	bl	8006c90 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800756e:	bf00      	nop
 8007570:	3710      	adds	r7, #16
 8007572:	46bd      	mov	sp, r7
 8007574:	bd80      	pop	{r7, pc}

08007576 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007576:	b580      	push	{r7, lr}
 8007578:	b088      	sub	sp, #32
 800757a:	af00      	add	r7, sp, #0
 800757c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	e853 3f00 	ldrex	r3, [r3]
 800758a:	60bb      	str	r3, [r7, #8]
   return(result);
 800758c:	68bb      	ldr	r3, [r7, #8]
 800758e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007592:	61fb      	str	r3, [r7, #28]
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	461a      	mov	r2, r3
 800759a:	69fb      	ldr	r3, [r7, #28]
 800759c:	61bb      	str	r3, [r7, #24]
 800759e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075a0:	6979      	ldr	r1, [r7, #20]
 80075a2:	69ba      	ldr	r2, [r7, #24]
 80075a4:	e841 2300 	strex	r3, r2, [r1]
 80075a8:	613b      	str	r3, [r7, #16]
   return(result);
 80075aa:	693b      	ldr	r3, [r7, #16]
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	d1e6      	bne.n	800757e <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	2220      	movs	r2, #32
 80075b4:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	2200      	movs	r2, #0
 80075ba:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80075bc:	6878      	ldr	r0, [r7, #4]
 80075be:	f7ff fb5d 	bl	8006c7c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80075c2:	bf00      	nop
 80075c4:	3720      	adds	r7, #32
 80075c6:	46bd      	mov	sp, r7
 80075c8:	bd80      	pop	{r7, pc}

080075ca <HAL_RS485Ex_Init>:
  *       oversampling rate).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RS485Ex_Init(UART_HandleTypeDef *huart, uint32_t Polarity, uint32_t AssertionTime,
                                   uint32_t DeassertionTime)
{
 80075ca:	b580      	push	{r7, lr}
 80075cc:	b086      	sub	sp, #24
 80075ce:	af00      	add	r7, sp, #0
 80075d0:	60f8      	str	r0, [r7, #12]
 80075d2:	60b9      	str	r1, [r7, #8]
 80075d4:	607a      	str	r2, [r7, #4]
 80075d6:	603b      	str	r3, [r7, #0]
  uint32_t temp;

  /* Check the UART handle allocation */
  if (huart == NULL)
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	2b00      	cmp	r3, #0
 80075dc:	d101      	bne.n	80075e2 <HAL_RS485Ex_Init+0x18>
  {
    return HAL_ERROR;
 80075de:	2301      	movs	r3, #1
 80075e0:	e056      	b.n	8007690 <HAL_RS485Ex_Init+0xc6>
  assert_param(IS_UART_ASSERTIONTIME(AssertionTime));

  /* Check the Driver Enable deassertion time */
  assert_param(IS_UART_DEASSERTIONTIME(DeassertionTime));

  if (huart->gState == HAL_UART_STATE_RESET)
 80075e2:	68fb      	ldr	r3, [r7, #12]
 80075e4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d106      	bne.n	80075f8 <HAL_RS485Ex_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	2200      	movs	r2, #0
 80075ee:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX */
    HAL_UART_MspInit(huart);
 80075f2:	68f8      	ldr	r0, [r7, #12]
 80075f4:	f7fb fc70 	bl	8002ed8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	2224      	movs	r2, #36	@ 0x24
 80075fc:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 80075fe:	68fb      	ldr	r3, [r7, #12]
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	681a      	ldr	r2, [r3, #0]
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	f022 0201 	bic.w	r2, r2, #1
 800760c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800760e:	68fb      	ldr	r3, [r7, #12]
 8007610:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007612:	2b00      	cmp	r3, #0
 8007614:	d002      	beq.n	800761c <HAL_RS485Ex_Init+0x52>
  {
    UART_AdvFeatureConfig(huart);
 8007616:	68f8      	ldr	r0, [r7, #12]
 8007618:	f7ff fd7c 	bl	8007114 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800761c:	68f8      	ldr	r0, [r7, #12]
 800761e:	f7ff fb4d 	bl	8006cbc <UART_SetConfig>
 8007622:	4603      	mov	r3, r0
 8007624:	2b01      	cmp	r3, #1
 8007626:	d101      	bne.n	800762c <HAL_RS485Ex_Init+0x62>
  {
    return HAL_ERROR;
 8007628:	2301      	movs	r3, #1
 800762a:	e031      	b.n	8007690 <HAL_RS485Ex_Init+0xc6>
  }

  /* Enable the Driver Enable mode by setting the DEM bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DEM);
 800762c:	68fb      	ldr	r3, [r7, #12]
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	689a      	ldr	r2, [r3, #8]
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800763a:	609a      	str	r2, [r3, #8]

  /* Set the Driver Enable polarity */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_DEP, Polarity);
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	689b      	ldr	r3, [r3, #8]
 8007642:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	68ba      	ldr	r2, [r7, #8]
 800764c:	430a      	orrs	r2, r1
 800764e:	609a      	str	r2, [r3, #8]

  /* Set the Driver Enable assertion and deassertion times */
  temp = (AssertionTime << UART_CR1_DEAT_ADDRESS_LSB_POS);
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	055b      	lsls	r3, r3, #21
 8007654:	617b      	str	r3, [r7, #20]
  temp |= (DeassertionTime << UART_CR1_DEDT_ADDRESS_LSB_POS);
 8007656:	683b      	ldr	r3, [r7, #0]
 8007658:	041b      	lsls	r3, r3, #16
 800765a:	697a      	ldr	r2, [r7, #20]
 800765c:	4313      	orrs	r3, r2
 800765e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, (USART_CR1_DEDT | USART_CR1_DEAT), temp);
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	f023 737f 	bic.w	r3, r3, #66846720	@ 0x3fc0000
 800766a:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 800766e:	68fa      	ldr	r2, [r7, #12]
 8007670:	6812      	ldr	r2, [r2, #0]
 8007672:	6979      	ldr	r1, [r7, #20]
 8007674:	430b      	orrs	r3, r1
 8007676:	6013      	str	r3, [r2, #0]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	681a      	ldr	r2, [r3, #0]
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	f042 0201 	orr.w	r2, r2, #1
 8007686:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007688:	68f8      	ldr	r0, [r7, #12]
 800768a:	f7ff fde5 	bl	8007258 <UART_CheckIdleState>
 800768e:	4603      	mov	r3, r0
}
 8007690:	4618      	mov	r0, r3
 8007692:	3718      	adds	r7, #24
 8007694:	46bd      	mov	sp, r7
 8007696:	bd80      	pop	{r7, pc}

08007698 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8007698:	b480      	push	{r7}
 800769a:	b083      	sub	sp, #12
 800769c:	af00      	add	r7, sp, #0
 800769e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80076a0:	bf00      	nop
 80076a2:	370c      	adds	r7, #12
 80076a4:	46bd      	mov	sp, r7
 80076a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076aa:	4770      	bx	lr

080076ac <__NVIC_SetPriority>:
{
 80076ac:	b480      	push	{r7}
 80076ae:	b083      	sub	sp, #12
 80076b0:	af00      	add	r7, sp, #0
 80076b2:	4603      	mov	r3, r0
 80076b4:	6039      	str	r1, [r7, #0]
 80076b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80076b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80076bc:	2b00      	cmp	r3, #0
 80076be:	db0a      	blt.n	80076d6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80076c0:	683b      	ldr	r3, [r7, #0]
 80076c2:	b2da      	uxtb	r2, r3
 80076c4:	490c      	ldr	r1, [pc, #48]	@ (80076f8 <__NVIC_SetPriority+0x4c>)
 80076c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80076ca:	0112      	lsls	r2, r2, #4
 80076cc:	b2d2      	uxtb	r2, r2
 80076ce:	440b      	add	r3, r1
 80076d0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80076d4:	e00a      	b.n	80076ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80076d6:	683b      	ldr	r3, [r7, #0]
 80076d8:	b2da      	uxtb	r2, r3
 80076da:	4908      	ldr	r1, [pc, #32]	@ (80076fc <__NVIC_SetPriority+0x50>)
 80076dc:	79fb      	ldrb	r3, [r7, #7]
 80076de:	f003 030f 	and.w	r3, r3, #15
 80076e2:	3b04      	subs	r3, #4
 80076e4:	0112      	lsls	r2, r2, #4
 80076e6:	b2d2      	uxtb	r2, r2
 80076e8:	440b      	add	r3, r1
 80076ea:	761a      	strb	r2, [r3, #24]
}
 80076ec:	bf00      	nop
 80076ee:	370c      	adds	r7, #12
 80076f0:	46bd      	mov	sp, r7
 80076f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076f6:	4770      	bx	lr
 80076f8:	e000e100 	.word	0xe000e100
 80076fc:	e000ed00 	.word	0xe000ed00

08007700 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8007700:	b580      	push	{r7, lr}
 8007702:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8007704:	4b05      	ldr	r3, [pc, #20]	@ (800771c <SysTick_Handler+0x1c>)
 8007706:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8007708:	f002 fc26 	bl	8009f58 <xTaskGetSchedulerState>
 800770c:	4603      	mov	r3, r0
 800770e:	2b01      	cmp	r3, #1
 8007710:	d001      	beq.n	8007716 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8007712:	f003 fbe1 	bl	800aed8 <xPortSysTickHandler>
  }
}
 8007716:	bf00      	nop
 8007718:	bd80      	pop	{r7, pc}
 800771a:	bf00      	nop
 800771c:	e000e010 	.word	0xe000e010

08007720 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8007720:	b580      	push	{r7, lr}
 8007722:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8007724:	2100      	movs	r1, #0
 8007726:	f06f 0004 	mvn.w	r0, #4
 800772a:	f7ff ffbf 	bl	80076ac <__NVIC_SetPriority>
#endif
}
 800772e:	bf00      	nop
 8007730:	bd80      	pop	{r7, pc}
	...

08007734 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8007734:	b480      	push	{r7}
 8007736:	b083      	sub	sp, #12
 8007738:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800773a:	f3ef 8305 	mrs	r3, IPSR
 800773e:	603b      	str	r3, [r7, #0]
  return(result);
 8007740:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007742:	2b00      	cmp	r3, #0
 8007744:	d003      	beq.n	800774e <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8007746:	f06f 0305 	mvn.w	r3, #5
 800774a:	607b      	str	r3, [r7, #4]
 800774c:	e00c      	b.n	8007768 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800774e:	4b0a      	ldr	r3, [pc, #40]	@ (8007778 <osKernelInitialize+0x44>)
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	2b00      	cmp	r3, #0
 8007754:	d105      	bne.n	8007762 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8007756:	4b08      	ldr	r3, [pc, #32]	@ (8007778 <osKernelInitialize+0x44>)
 8007758:	2201      	movs	r2, #1
 800775a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800775c:	2300      	movs	r3, #0
 800775e:	607b      	str	r3, [r7, #4]
 8007760:	e002      	b.n	8007768 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8007762:	f04f 33ff 	mov.w	r3, #4294967295
 8007766:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8007768:	687b      	ldr	r3, [r7, #4]
}
 800776a:	4618      	mov	r0, r3
 800776c:	370c      	adds	r7, #12
 800776e:	46bd      	mov	sp, r7
 8007770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007774:	4770      	bx	lr
 8007776:	bf00      	nop
 8007778:	20000848 	.word	0x20000848

0800777c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800777c:	b580      	push	{r7, lr}
 800777e:	b082      	sub	sp, #8
 8007780:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007782:	f3ef 8305 	mrs	r3, IPSR
 8007786:	603b      	str	r3, [r7, #0]
  return(result);
 8007788:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800778a:	2b00      	cmp	r3, #0
 800778c:	d003      	beq.n	8007796 <osKernelStart+0x1a>
    stat = osErrorISR;
 800778e:	f06f 0305 	mvn.w	r3, #5
 8007792:	607b      	str	r3, [r7, #4]
 8007794:	e010      	b.n	80077b8 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8007796:	4b0b      	ldr	r3, [pc, #44]	@ (80077c4 <osKernelStart+0x48>)
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	2b01      	cmp	r3, #1
 800779c:	d109      	bne.n	80077b2 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800779e:	f7ff ffbf 	bl	8007720 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80077a2:	4b08      	ldr	r3, [pc, #32]	@ (80077c4 <osKernelStart+0x48>)
 80077a4:	2202      	movs	r2, #2
 80077a6:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80077a8:	f001 ff50 	bl	800964c <vTaskStartScheduler>
      stat = osOK;
 80077ac:	2300      	movs	r3, #0
 80077ae:	607b      	str	r3, [r7, #4]
 80077b0:	e002      	b.n	80077b8 <osKernelStart+0x3c>
    } else {
      stat = osError;
 80077b2:	f04f 33ff 	mov.w	r3, #4294967295
 80077b6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80077b8:	687b      	ldr	r3, [r7, #4]
}
 80077ba:	4618      	mov	r0, r3
 80077bc:	3708      	adds	r7, #8
 80077be:	46bd      	mov	sp, r7
 80077c0:	bd80      	pop	{r7, pc}
 80077c2:	bf00      	nop
 80077c4:	20000848 	.word	0x20000848

080077c8 <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 80077c8:	b580      	push	{r7, lr}
 80077ca:	b082      	sub	sp, #8
 80077cc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80077ce:	f3ef 8305 	mrs	r3, IPSR
 80077d2:	603b      	str	r3, [r7, #0]
  return(result);
 80077d4:	683b      	ldr	r3, [r7, #0]
  TickType_t ticks;

  if (IS_IRQ()) {
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	d003      	beq.n	80077e2 <osKernelGetTickCount+0x1a>
    ticks = xTaskGetTickCountFromISR();
 80077da:	f002 f863 	bl	80098a4 <xTaskGetTickCountFromISR>
 80077de:	6078      	str	r0, [r7, #4]
 80077e0:	e002      	b.n	80077e8 <osKernelGetTickCount+0x20>
  } else {
    ticks = xTaskGetTickCount();
 80077e2:	f002 f84f 	bl	8009884 <xTaskGetTickCount>
 80077e6:	6078      	str	r0, [r7, #4]
  }

  return (ticks);
 80077e8:	687b      	ldr	r3, [r7, #4]
}
 80077ea:	4618      	mov	r0, r3
 80077ec:	3708      	adds	r7, #8
 80077ee:	46bd      	mov	sp, r7
 80077f0:	bd80      	pop	{r7, pc}

080077f2 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80077f2:	b580      	push	{r7, lr}
 80077f4:	b08e      	sub	sp, #56	@ 0x38
 80077f6:	af04      	add	r7, sp, #16
 80077f8:	60f8      	str	r0, [r7, #12]
 80077fa:	60b9      	str	r1, [r7, #8]
 80077fc:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80077fe:	2300      	movs	r3, #0
 8007800:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007802:	f3ef 8305 	mrs	r3, IPSR
 8007806:	617b      	str	r3, [r7, #20]
  return(result);
 8007808:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800780a:	2b00      	cmp	r3, #0
 800780c:	d17e      	bne.n	800790c <osThreadNew+0x11a>
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	2b00      	cmp	r3, #0
 8007812:	d07b      	beq.n	800790c <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8007814:	2380      	movs	r3, #128	@ 0x80
 8007816:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8007818:	2318      	movs	r3, #24
 800781a:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800781c:	2300      	movs	r3, #0
 800781e:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8007820:	f04f 33ff 	mov.w	r3, #4294967295
 8007824:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	2b00      	cmp	r3, #0
 800782a:	d045      	beq.n	80078b8 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	2b00      	cmp	r3, #0
 8007832:	d002      	beq.n	800783a <osThreadNew+0x48>
        name = attr->name;
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	699b      	ldr	r3, [r3, #24]
 800783e:	2b00      	cmp	r3, #0
 8007840:	d002      	beq.n	8007848 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	699b      	ldr	r3, [r3, #24]
 8007846:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8007848:	69fb      	ldr	r3, [r7, #28]
 800784a:	2b00      	cmp	r3, #0
 800784c:	d008      	beq.n	8007860 <osThreadNew+0x6e>
 800784e:	69fb      	ldr	r3, [r7, #28]
 8007850:	2b38      	cmp	r3, #56	@ 0x38
 8007852:	d805      	bhi.n	8007860 <osThreadNew+0x6e>
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	685b      	ldr	r3, [r3, #4]
 8007858:	f003 0301 	and.w	r3, r3, #1
 800785c:	2b00      	cmp	r3, #0
 800785e:	d001      	beq.n	8007864 <osThreadNew+0x72>
        return (NULL);
 8007860:	2300      	movs	r3, #0
 8007862:	e054      	b.n	800790e <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	695b      	ldr	r3, [r3, #20]
 8007868:	2b00      	cmp	r3, #0
 800786a:	d003      	beq.n	8007874 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	695b      	ldr	r3, [r3, #20]
 8007870:	089b      	lsrs	r3, r3, #2
 8007872:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	689b      	ldr	r3, [r3, #8]
 8007878:	2b00      	cmp	r3, #0
 800787a:	d00e      	beq.n	800789a <osThreadNew+0xa8>
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	68db      	ldr	r3, [r3, #12]
 8007880:	2ba7      	cmp	r3, #167	@ 0xa7
 8007882:	d90a      	bls.n	800789a <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8007888:	2b00      	cmp	r3, #0
 800788a:	d006      	beq.n	800789a <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	695b      	ldr	r3, [r3, #20]
 8007890:	2b00      	cmp	r3, #0
 8007892:	d002      	beq.n	800789a <osThreadNew+0xa8>
        mem = 1;
 8007894:	2301      	movs	r3, #1
 8007896:	61bb      	str	r3, [r7, #24]
 8007898:	e010      	b.n	80078bc <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	689b      	ldr	r3, [r3, #8]
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d10c      	bne.n	80078bc <osThreadNew+0xca>
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	68db      	ldr	r3, [r3, #12]
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	d108      	bne.n	80078bc <osThreadNew+0xca>
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	691b      	ldr	r3, [r3, #16]
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	d104      	bne.n	80078bc <osThreadNew+0xca>
          mem = 0;
 80078b2:	2300      	movs	r3, #0
 80078b4:	61bb      	str	r3, [r7, #24]
 80078b6:	e001      	b.n	80078bc <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80078b8:	2300      	movs	r3, #0
 80078ba:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80078bc:	69bb      	ldr	r3, [r7, #24]
 80078be:	2b01      	cmp	r3, #1
 80078c0:	d110      	bne.n	80078e4 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80078c6:	687a      	ldr	r2, [r7, #4]
 80078c8:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80078ca:	9202      	str	r2, [sp, #8]
 80078cc:	9301      	str	r3, [sp, #4]
 80078ce:	69fb      	ldr	r3, [r7, #28]
 80078d0:	9300      	str	r3, [sp, #0]
 80078d2:	68bb      	ldr	r3, [r7, #8]
 80078d4:	6a3a      	ldr	r2, [r7, #32]
 80078d6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80078d8:	68f8      	ldr	r0, [r7, #12]
 80078da:	f001 fcc3 	bl	8009264 <xTaskCreateStatic>
 80078de:	4603      	mov	r3, r0
 80078e0:	613b      	str	r3, [r7, #16]
 80078e2:	e013      	b.n	800790c <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80078e4:	69bb      	ldr	r3, [r7, #24]
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d110      	bne.n	800790c <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80078ea:	6a3b      	ldr	r3, [r7, #32]
 80078ec:	b29a      	uxth	r2, r3
 80078ee:	f107 0310 	add.w	r3, r7, #16
 80078f2:	9301      	str	r3, [sp, #4]
 80078f4:	69fb      	ldr	r3, [r7, #28]
 80078f6:	9300      	str	r3, [sp, #0]
 80078f8:	68bb      	ldr	r3, [r7, #8]
 80078fa:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80078fc:	68f8      	ldr	r0, [r7, #12]
 80078fe:	f001 fd11 	bl	8009324 <xTaskCreate>
 8007902:	4603      	mov	r3, r0
 8007904:	2b01      	cmp	r3, #1
 8007906:	d001      	beq.n	800790c <osThreadNew+0x11a>
            hTask = NULL;
 8007908:	2300      	movs	r3, #0
 800790a:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800790c:	693b      	ldr	r3, [r7, #16]
}
 800790e:	4618      	mov	r0, r3
 8007910:	3728      	adds	r7, #40	@ 0x28
 8007912:	46bd      	mov	sp, r7
 8007914:	bd80      	pop	{r7, pc}

08007916 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8007916:	b580      	push	{r7, lr}
 8007918:	b084      	sub	sp, #16
 800791a:	af00      	add	r7, sp, #0
 800791c:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800791e:	f3ef 8305 	mrs	r3, IPSR
 8007922:	60bb      	str	r3, [r7, #8]
  return(result);
 8007924:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007926:	2b00      	cmp	r3, #0
 8007928:	d003      	beq.n	8007932 <osDelay+0x1c>
    stat = osErrorISR;
 800792a:	f06f 0305 	mvn.w	r3, #5
 800792e:	60fb      	str	r3, [r7, #12]
 8007930:	e007      	b.n	8007942 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8007932:	2300      	movs	r3, #0
 8007934:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	2b00      	cmp	r3, #0
 800793a:	d002      	beq.n	8007942 <osDelay+0x2c>
      vTaskDelay(ticks);
 800793c:	6878      	ldr	r0, [r7, #4]
 800793e:	f001 fe4f 	bl	80095e0 <vTaskDelay>
    }
  }

  return (stat);
 8007942:	68fb      	ldr	r3, [r7, #12]
}
 8007944:	4618      	mov	r0, r3
 8007946:	3710      	adds	r7, #16
 8007948:	46bd      	mov	sp, r7
 800794a:	bd80      	pop	{r7, pc}

0800794c <TimerCallback>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_TIMER == 1)

static void TimerCallback (TimerHandle_t hTimer) {
 800794c:	b580      	push	{r7, lr}
 800794e:	b084      	sub	sp, #16
 8007950:	af00      	add	r7, sp, #0
 8007952:	6078      	str	r0, [r7, #4]
  TimerCallback_t *callb;

  callb = (TimerCallback_t *)pvTimerGetTimerID (hTimer);
 8007954:	6878      	ldr	r0, [r7, #4]
 8007956:	f003 f8d9 	bl	800ab0c <pvTimerGetTimerID>
 800795a:	60f8      	str	r0, [r7, #12]

  if (callb != NULL) {
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	2b00      	cmp	r3, #0
 8007960:	d005      	beq.n	800796e <TimerCallback+0x22>
    callb->func (callb->arg);
 8007962:	68fb      	ldr	r3, [r7, #12]
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	68fa      	ldr	r2, [r7, #12]
 8007968:	6852      	ldr	r2, [r2, #4]
 800796a:	4610      	mov	r0, r2
 800796c:	4798      	blx	r3
  }
}
 800796e:	bf00      	nop
 8007970:	3710      	adds	r7, #16
 8007972:	46bd      	mov	sp, r7
 8007974:	bd80      	pop	{r7, pc}
	...

08007978 <osTimerNew>:

osTimerId_t osTimerNew (osTimerFunc_t func, osTimerType_t type, void *argument, const osTimerAttr_t *attr) {
 8007978:	b580      	push	{r7, lr}
 800797a:	b08c      	sub	sp, #48	@ 0x30
 800797c:	af02      	add	r7, sp, #8
 800797e:	60f8      	str	r0, [r7, #12]
 8007980:	607a      	str	r2, [r7, #4]
 8007982:	603b      	str	r3, [r7, #0]
 8007984:	460b      	mov	r3, r1
 8007986:	72fb      	strb	r3, [r7, #11]
  TimerHandle_t hTimer;
  TimerCallback_t *callb;
  UBaseType_t reload;
  int32_t mem;

  hTimer = NULL;
 8007988:	2300      	movs	r3, #0
 800798a:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800798c:	f3ef 8305 	mrs	r3, IPSR
 8007990:	613b      	str	r3, [r7, #16]
  return(result);
 8007992:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (func != NULL)) {
 8007994:	2b00      	cmp	r3, #0
 8007996:	d163      	bne.n	8007a60 <osTimerNew+0xe8>
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	2b00      	cmp	r3, #0
 800799c:	d060      	beq.n	8007a60 <osTimerNew+0xe8>
    /* Allocate memory to store callback function and argument */
    callb = pvPortMalloc (sizeof(TimerCallback_t));
 800799e:	2008      	movs	r0, #8
 80079a0:	f003 fb2c 	bl	800affc <pvPortMalloc>
 80079a4:	6178      	str	r0, [r7, #20]

    if (callb != NULL) {
 80079a6:	697b      	ldr	r3, [r7, #20]
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	d059      	beq.n	8007a60 <osTimerNew+0xe8>
      callb->func = func;
 80079ac:	697b      	ldr	r3, [r7, #20]
 80079ae:	68fa      	ldr	r2, [r7, #12]
 80079b0:	601a      	str	r2, [r3, #0]
      callb->arg  = argument;
 80079b2:	697b      	ldr	r3, [r7, #20]
 80079b4:	687a      	ldr	r2, [r7, #4]
 80079b6:	605a      	str	r2, [r3, #4]

      if (type == osTimerOnce) {
 80079b8:	7afb      	ldrb	r3, [r7, #11]
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	d102      	bne.n	80079c4 <osTimerNew+0x4c>
        reload = pdFALSE;
 80079be:	2300      	movs	r3, #0
 80079c0:	61fb      	str	r3, [r7, #28]
 80079c2:	e001      	b.n	80079c8 <osTimerNew+0x50>
      } else {
        reload = pdTRUE;
 80079c4:	2301      	movs	r3, #1
 80079c6:	61fb      	str	r3, [r7, #28]
      }

      mem  = -1;
 80079c8:	f04f 33ff 	mov.w	r3, #4294967295
 80079cc:	61bb      	str	r3, [r7, #24]
      name = NULL;
 80079ce:	2300      	movs	r3, #0
 80079d0:	627b      	str	r3, [r7, #36]	@ 0x24

      if (attr != NULL) {
 80079d2:	683b      	ldr	r3, [r7, #0]
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	d01c      	beq.n	8007a12 <osTimerNew+0x9a>
        if (attr->name != NULL) {
 80079d8:	683b      	ldr	r3, [r7, #0]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	2b00      	cmp	r3, #0
 80079de:	d002      	beq.n	80079e6 <osTimerNew+0x6e>
          name = attr->name;
 80079e0:	683b      	ldr	r3, [r7, #0]
 80079e2:	681b      	ldr	r3, [r3, #0]
 80079e4:	627b      	str	r3, [r7, #36]	@ 0x24
        }

        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticTimer_t))) {
 80079e6:	683b      	ldr	r3, [r7, #0]
 80079e8:	689b      	ldr	r3, [r3, #8]
 80079ea:	2b00      	cmp	r3, #0
 80079ec:	d006      	beq.n	80079fc <osTimerNew+0x84>
 80079ee:	683b      	ldr	r3, [r7, #0]
 80079f0:	68db      	ldr	r3, [r3, #12]
 80079f2:	2b2b      	cmp	r3, #43	@ 0x2b
 80079f4:	d902      	bls.n	80079fc <osTimerNew+0x84>
          mem = 1;
 80079f6:	2301      	movs	r3, #1
 80079f8:	61bb      	str	r3, [r7, #24]
 80079fa:	e00c      	b.n	8007a16 <osTimerNew+0x9e>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 80079fc:	683b      	ldr	r3, [r7, #0]
 80079fe:	689b      	ldr	r3, [r3, #8]
 8007a00:	2b00      	cmp	r3, #0
 8007a02:	d108      	bne.n	8007a16 <osTimerNew+0x9e>
 8007a04:	683b      	ldr	r3, [r7, #0]
 8007a06:	68db      	ldr	r3, [r3, #12]
 8007a08:	2b00      	cmp	r3, #0
 8007a0a:	d104      	bne.n	8007a16 <osTimerNew+0x9e>
            mem = 0;
 8007a0c:	2300      	movs	r3, #0
 8007a0e:	61bb      	str	r3, [r7, #24]
 8007a10:	e001      	b.n	8007a16 <osTimerNew+0x9e>
          }
        }
      }
      else {
        mem = 0;
 8007a12:	2300      	movs	r3, #0
 8007a14:	61bb      	str	r3, [r7, #24]
      }

      if (mem == 1) {
 8007a16:	69bb      	ldr	r3, [r7, #24]
 8007a18:	2b01      	cmp	r3, #1
 8007a1a:	d10c      	bne.n	8007a36 <osTimerNew+0xbe>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          hTimer = xTimerCreateStatic (name, 1, reload, callb, TimerCallback, (StaticTimer_t *)attr->cb_mem);
 8007a1c:	683b      	ldr	r3, [r7, #0]
 8007a1e:	689b      	ldr	r3, [r3, #8]
 8007a20:	9301      	str	r3, [sp, #4]
 8007a22:	4b12      	ldr	r3, [pc, #72]	@ (8007a6c <osTimerNew+0xf4>)
 8007a24:	9300      	str	r3, [sp, #0]
 8007a26:	697b      	ldr	r3, [r7, #20]
 8007a28:	69fa      	ldr	r2, [r7, #28]
 8007a2a:	2101      	movs	r1, #1
 8007a2c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8007a2e:	f002 fce0 	bl	800a3f2 <xTimerCreateStatic>
 8007a32:	6238      	str	r0, [r7, #32]
 8007a34:	e00b      	b.n	8007a4e <osTimerNew+0xd6>
        #endif
      }
      else {
        if (mem == 0) {
 8007a36:	69bb      	ldr	r3, [r7, #24]
 8007a38:	2b00      	cmp	r3, #0
 8007a3a:	d108      	bne.n	8007a4e <osTimerNew+0xd6>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hTimer = xTimerCreate (name, 1, reload, callb, TimerCallback);
 8007a3c:	4b0b      	ldr	r3, [pc, #44]	@ (8007a6c <osTimerNew+0xf4>)
 8007a3e:	9300      	str	r3, [sp, #0]
 8007a40:	697b      	ldr	r3, [r7, #20]
 8007a42:	69fa      	ldr	r2, [r7, #28]
 8007a44:	2101      	movs	r1, #1
 8007a46:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8007a48:	f002 fcb2 	bl	800a3b0 <xTimerCreate>
 8007a4c:	6238      	str	r0, [r7, #32]
          #endif
        }
      }

      if ((hTimer == NULL) && (callb != NULL)) {
 8007a4e:	6a3b      	ldr	r3, [r7, #32]
 8007a50:	2b00      	cmp	r3, #0
 8007a52:	d105      	bne.n	8007a60 <osTimerNew+0xe8>
 8007a54:	697b      	ldr	r3, [r7, #20]
 8007a56:	2b00      	cmp	r3, #0
 8007a58:	d002      	beq.n	8007a60 <osTimerNew+0xe8>
        vPortFree (callb);
 8007a5a:	6978      	ldr	r0, [r7, #20]
 8007a5c:	f003 fb9c 	bl	800b198 <vPortFree>
      }
    }
  }

  return ((osTimerId_t)hTimer);
 8007a60:	6a3b      	ldr	r3, [r7, #32]
}
 8007a62:	4618      	mov	r0, r3
 8007a64:	3728      	adds	r7, #40	@ 0x28
 8007a66:	46bd      	mov	sp, r7
 8007a68:	bd80      	pop	{r7, pc}
 8007a6a:	bf00      	nop
 8007a6c:	0800794d 	.word	0x0800794d

08007a70 <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 8007a70:	b580      	push	{r7, lr}
 8007a72:	b088      	sub	sp, #32
 8007a74:	af00      	add	r7, sp, #0
 8007a76:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 8007a78:	2300      	movs	r3, #0
 8007a7a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007a7c:	f3ef 8305 	mrs	r3, IPSR
 8007a80:	60bb      	str	r3, [r7, #8]
  return(result);
 8007a82:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 8007a84:	2b00      	cmp	r3, #0
 8007a86:	d174      	bne.n	8007b72 <osMutexNew+0x102>
    if (attr != NULL) {
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	2b00      	cmp	r3, #0
 8007a8c:	d003      	beq.n	8007a96 <osMutexNew+0x26>
      type = attr->attr_bits;
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	685b      	ldr	r3, [r3, #4]
 8007a92:	61bb      	str	r3, [r7, #24]
 8007a94:	e001      	b.n	8007a9a <osMutexNew+0x2a>
    } else {
      type = 0U;
 8007a96:	2300      	movs	r3, #0
 8007a98:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 8007a9a:	69bb      	ldr	r3, [r7, #24]
 8007a9c:	f003 0301 	and.w	r3, r3, #1
 8007aa0:	2b00      	cmp	r3, #0
 8007aa2:	d002      	beq.n	8007aaa <osMutexNew+0x3a>
      rmtx = 1U;
 8007aa4:	2301      	movs	r3, #1
 8007aa6:	617b      	str	r3, [r7, #20]
 8007aa8:	e001      	b.n	8007aae <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 8007aaa:	2300      	movs	r3, #0
 8007aac:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 8007aae:	69bb      	ldr	r3, [r7, #24]
 8007ab0:	f003 0308 	and.w	r3, r3, #8
 8007ab4:	2b00      	cmp	r3, #0
 8007ab6:	d15c      	bne.n	8007b72 <osMutexNew+0x102>
      mem = -1;
 8007ab8:	f04f 33ff 	mov.w	r3, #4294967295
 8007abc:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	2b00      	cmp	r3, #0
 8007ac2:	d015      	beq.n	8007af0 <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	689b      	ldr	r3, [r3, #8]
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	d006      	beq.n	8007ada <osMutexNew+0x6a>
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	68db      	ldr	r3, [r3, #12]
 8007ad0:	2b4f      	cmp	r3, #79	@ 0x4f
 8007ad2:	d902      	bls.n	8007ada <osMutexNew+0x6a>
          mem = 1;
 8007ad4:	2301      	movs	r3, #1
 8007ad6:	613b      	str	r3, [r7, #16]
 8007ad8:	e00c      	b.n	8007af4 <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	689b      	ldr	r3, [r3, #8]
 8007ade:	2b00      	cmp	r3, #0
 8007ae0:	d108      	bne.n	8007af4 <osMutexNew+0x84>
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	68db      	ldr	r3, [r3, #12]
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	d104      	bne.n	8007af4 <osMutexNew+0x84>
            mem = 0;
 8007aea:	2300      	movs	r3, #0
 8007aec:	613b      	str	r3, [r7, #16]
 8007aee:	e001      	b.n	8007af4 <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 8007af0:	2300      	movs	r3, #0
 8007af2:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 8007af4:	693b      	ldr	r3, [r7, #16]
 8007af6:	2b01      	cmp	r3, #1
 8007af8:	d112      	bne.n	8007b20 <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 8007afa:	697b      	ldr	r3, [r7, #20]
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	d007      	beq.n	8007b10 <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	689b      	ldr	r3, [r3, #8]
 8007b04:	4619      	mov	r1, r3
 8007b06:	2004      	movs	r0, #4
 8007b08:	f000 fc3f 	bl	800838a <xQueueCreateMutexStatic>
 8007b0c:	61f8      	str	r0, [r7, #28]
 8007b0e:	e016      	b.n	8007b3e <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	689b      	ldr	r3, [r3, #8]
 8007b14:	4619      	mov	r1, r3
 8007b16:	2001      	movs	r0, #1
 8007b18:	f000 fc37 	bl	800838a <xQueueCreateMutexStatic>
 8007b1c:	61f8      	str	r0, [r7, #28]
 8007b1e:	e00e      	b.n	8007b3e <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 8007b20:	693b      	ldr	r3, [r7, #16]
 8007b22:	2b00      	cmp	r3, #0
 8007b24:	d10b      	bne.n	8007b3e <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 8007b26:	697b      	ldr	r3, [r7, #20]
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	d004      	beq.n	8007b36 <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 8007b2c:	2004      	movs	r0, #4
 8007b2e:	f000 fc14 	bl	800835a <xQueueCreateMutex>
 8007b32:	61f8      	str	r0, [r7, #28]
 8007b34:	e003      	b.n	8007b3e <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 8007b36:	2001      	movs	r0, #1
 8007b38:	f000 fc0f 	bl	800835a <xQueueCreateMutex>
 8007b3c:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 8007b3e:	69fb      	ldr	r3, [r7, #28]
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	d00c      	beq.n	8007b5e <osMutexNew+0xee>
        if (attr != NULL) {
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	d003      	beq.n	8007b52 <osMutexNew+0xe2>
          name = attr->name;
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	60fb      	str	r3, [r7, #12]
 8007b50:	e001      	b.n	8007b56 <osMutexNew+0xe6>
        } else {
          name = NULL;
 8007b52:	2300      	movs	r3, #0
 8007b54:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 8007b56:	68f9      	ldr	r1, [r7, #12]
 8007b58:	69f8      	ldr	r0, [r7, #28]
 8007b5a:	f001 fafb 	bl	8009154 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 8007b5e:	69fb      	ldr	r3, [r7, #28]
 8007b60:	2b00      	cmp	r3, #0
 8007b62:	d006      	beq.n	8007b72 <osMutexNew+0x102>
 8007b64:	697b      	ldr	r3, [r7, #20]
 8007b66:	2b00      	cmp	r3, #0
 8007b68:	d003      	beq.n	8007b72 <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 8007b6a:	69fb      	ldr	r3, [r7, #28]
 8007b6c:	f043 0301 	orr.w	r3, r3, #1
 8007b70:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 8007b72:	69fb      	ldr	r3, [r7, #28]
}
 8007b74:	4618      	mov	r0, r3
 8007b76:	3720      	adds	r7, #32
 8007b78:	46bd      	mov	sp, r7
 8007b7a:	bd80      	pop	{r7, pc}

08007b7c <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 8007b7c:	b580      	push	{r7, lr}
 8007b7e:	b086      	sub	sp, #24
 8007b80:	af00      	add	r7, sp, #0
 8007b82:	6078      	str	r0, [r7, #4]
 8007b84:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	f023 0301 	bic.w	r3, r3, #1
 8007b8c:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	f003 0301 	and.w	r3, r3, #1
 8007b94:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8007b96:	2300      	movs	r3, #0
 8007b98:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007b9a:	f3ef 8305 	mrs	r3, IPSR
 8007b9e:	60bb      	str	r3, [r7, #8]
  return(result);
 8007ba0:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 8007ba2:	2b00      	cmp	r3, #0
 8007ba4:	d003      	beq.n	8007bae <osMutexAcquire+0x32>
    stat = osErrorISR;
 8007ba6:	f06f 0305 	mvn.w	r3, #5
 8007baa:	617b      	str	r3, [r7, #20]
 8007bac:	e02c      	b.n	8007c08 <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 8007bae:	693b      	ldr	r3, [r7, #16]
 8007bb0:	2b00      	cmp	r3, #0
 8007bb2:	d103      	bne.n	8007bbc <osMutexAcquire+0x40>
    stat = osErrorParameter;
 8007bb4:	f06f 0303 	mvn.w	r3, #3
 8007bb8:	617b      	str	r3, [r7, #20]
 8007bba:	e025      	b.n	8007c08 <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 8007bbc:	68fb      	ldr	r3, [r7, #12]
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	d011      	beq.n	8007be6 <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 8007bc2:	6839      	ldr	r1, [r7, #0]
 8007bc4:	6938      	ldr	r0, [r7, #16]
 8007bc6:	f000 fc30 	bl	800842a <xQueueTakeMutexRecursive>
 8007bca:	4603      	mov	r3, r0
 8007bcc:	2b01      	cmp	r3, #1
 8007bce:	d01b      	beq.n	8007c08 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8007bd0:	683b      	ldr	r3, [r7, #0]
 8007bd2:	2b00      	cmp	r3, #0
 8007bd4:	d003      	beq.n	8007bde <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 8007bd6:	f06f 0301 	mvn.w	r3, #1
 8007bda:	617b      	str	r3, [r7, #20]
 8007bdc:	e014      	b.n	8007c08 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8007bde:	f06f 0302 	mvn.w	r3, #2
 8007be2:	617b      	str	r3, [r7, #20]
 8007be4:	e010      	b.n	8007c08 <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 8007be6:	6839      	ldr	r1, [r7, #0]
 8007be8:	6938      	ldr	r0, [r7, #16]
 8007bea:	f000 ffd5 	bl	8008b98 <xQueueSemaphoreTake>
 8007bee:	4603      	mov	r3, r0
 8007bf0:	2b01      	cmp	r3, #1
 8007bf2:	d009      	beq.n	8007c08 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8007bf4:	683b      	ldr	r3, [r7, #0]
 8007bf6:	2b00      	cmp	r3, #0
 8007bf8:	d003      	beq.n	8007c02 <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 8007bfa:	f06f 0301 	mvn.w	r3, #1
 8007bfe:	617b      	str	r3, [r7, #20]
 8007c00:	e002      	b.n	8007c08 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8007c02:	f06f 0302 	mvn.w	r3, #2
 8007c06:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 8007c08:	697b      	ldr	r3, [r7, #20]
}
 8007c0a:	4618      	mov	r0, r3
 8007c0c:	3718      	adds	r7, #24
 8007c0e:	46bd      	mov	sp, r7
 8007c10:	bd80      	pop	{r7, pc}

08007c12 <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 8007c12:	b580      	push	{r7, lr}
 8007c14:	b086      	sub	sp, #24
 8007c16:	af00      	add	r7, sp, #0
 8007c18:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	f023 0301 	bic.w	r3, r3, #1
 8007c20:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	f003 0301 	and.w	r3, r3, #1
 8007c28:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8007c2a:	2300      	movs	r3, #0
 8007c2c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007c2e:	f3ef 8305 	mrs	r3, IPSR
 8007c32:	60bb      	str	r3, [r7, #8]
  return(result);
 8007c34:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	d003      	beq.n	8007c42 <osMutexRelease+0x30>
    stat = osErrorISR;
 8007c3a:	f06f 0305 	mvn.w	r3, #5
 8007c3e:	617b      	str	r3, [r7, #20]
 8007c40:	e01f      	b.n	8007c82 <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 8007c42:	693b      	ldr	r3, [r7, #16]
 8007c44:	2b00      	cmp	r3, #0
 8007c46:	d103      	bne.n	8007c50 <osMutexRelease+0x3e>
    stat = osErrorParameter;
 8007c48:	f06f 0303 	mvn.w	r3, #3
 8007c4c:	617b      	str	r3, [r7, #20]
 8007c4e:	e018      	b.n	8007c82 <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 8007c50:	68fb      	ldr	r3, [r7, #12]
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d009      	beq.n	8007c6a <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 8007c56:	6938      	ldr	r0, [r7, #16]
 8007c58:	f000 fbb2 	bl	80083c0 <xQueueGiveMutexRecursive>
 8007c5c:	4603      	mov	r3, r0
 8007c5e:	2b01      	cmp	r3, #1
 8007c60:	d00f      	beq.n	8007c82 <osMutexRelease+0x70>
        stat = osErrorResource;
 8007c62:	f06f 0302 	mvn.w	r3, #2
 8007c66:	617b      	str	r3, [r7, #20]
 8007c68:	e00b      	b.n	8007c82 <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 8007c6a:	2300      	movs	r3, #0
 8007c6c:	2200      	movs	r2, #0
 8007c6e:	2100      	movs	r1, #0
 8007c70:	6938      	ldr	r0, [r7, #16]
 8007c72:	f000 fc7f 	bl	8008574 <xQueueGenericSend>
 8007c76:	4603      	mov	r3, r0
 8007c78:	2b01      	cmp	r3, #1
 8007c7a:	d002      	beq.n	8007c82 <osMutexRelease+0x70>
        stat = osErrorResource;
 8007c7c:	f06f 0302 	mvn.w	r3, #2
 8007c80:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8007c82:	697b      	ldr	r3, [r7, #20]
}
 8007c84:	4618      	mov	r0, r3
 8007c86:	3718      	adds	r7, #24
 8007c88:	46bd      	mov	sp, r7
 8007c8a:	bd80      	pop	{r7, pc}

08007c8c <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8007c8c:	b580      	push	{r7, lr}
 8007c8e:	b08a      	sub	sp, #40	@ 0x28
 8007c90:	af02      	add	r7, sp, #8
 8007c92:	60f8      	str	r0, [r7, #12]
 8007c94:	60b9      	str	r1, [r7, #8]
 8007c96:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8007c98:	2300      	movs	r3, #0
 8007c9a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007c9c:	f3ef 8305 	mrs	r3, IPSR
 8007ca0:	613b      	str	r3, [r7, #16]
  return(result);
 8007ca2:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8007ca4:	2b00      	cmp	r3, #0
 8007ca6:	d175      	bne.n	8007d94 <osSemaphoreNew+0x108>
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	2b00      	cmp	r3, #0
 8007cac:	d072      	beq.n	8007d94 <osSemaphoreNew+0x108>
 8007cae:	68ba      	ldr	r2, [r7, #8]
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	429a      	cmp	r2, r3
 8007cb4:	d86e      	bhi.n	8007d94 <osSemaphoreNew+0x108>
    mem = -1;
 8007cb6:	f04f 33ff 	mov.w	r3, #4294967295
 8007cba:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	d015      	beq.n	8007cee <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	689b      	ldr	r3, [r3, #8]
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	d006      	beq.n	8007cd8 <osSemaphoreNew+0x4c>
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	68db      	ldr	r3, [r3, #12]
 8007cce:	2b4f      	cmp	r3, #79	@ 0x4f
 8007cd0:	d902      	bls.n	8007cd8 <osSemaphoreNew+0x4c>
        mem = 1;
 8007cd2:	2301      	movs	r3, #1
 8007cd4:	61bb      	str	r3, [r7, #24]
 8007cd6:	e00c      	b.n	8007cf2 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	689b      	ldr	r3, [r3, #8]
 8007cdc:	2b00      	cmp	r3, #0
 8007cde:	d108      	bne.n	8007cf2 <osSemaphoreNew+0x66>
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	68db      	ldr	r3, [r3, #12]
 8007ce4:	2b00      	cmp	r3, #0
 8007ce6:	d104      	bne.n	8007cf2 <osSemaphoreNew+0x66>
          mem = 0;
 8007ce8:	2300      	movs	r3, #0
 8007cea:	61bb      	str	r3, [r7, #24]
 8007cec:	e001      	b.n	8007cf2 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 8007cee:	2300      	movs	r3, #0
 8007cf0:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 8007cf2:	69bb      	ldr	r3, [r7, #24]
 8007cf4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007cf8:	d04c      	beq.n	8007d94 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 8007cfa:	68fb      	ldr	r3, [r7, #12]
 8007cfc:	2b01      	cmp	r3, #1
 8007cfe:	d128      	bne.n	8007d52 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 8007d00:	69bb      	ldr	r3, [r7, #24]
 8007d02:	2b01      	cmp	r3, #1
 8007d04:	d10a      	bne.n	8007d1c <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	689b      	ldr	r3, [r3, #8]
 8007d0a:	2203      	movs	r2, #3
 8007d0c:	9200      	str	r2, [sp, #0]
 8007d0e:	2200      	movs	r2, #0
 8007d10:	2100      	movs	r1, #0
 8007d12:	2001      	movs	r0, #1
 8007d14:	f000 fa2c 	bl	8008170 <xQueueGenericCreateStatic>
 8007d18:	61f8      	str	r0, [r7, #28]
 8007d1a:	e005      	b.n	8007d28 <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 8007d1c:	2203      	movs	r2, #3
 8007d1e:	2100      	movs	r1, #0
 8007d20:	2001      	movs	r0, #1
 8007d22:	f000 faa2 	bl	800826a <xQueueGenericCreate>
 8007d26:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8007d28:	69fb      	ldr	r3, [r7, #28]
 8007d2a:	2b00      	cmp	r3, #0
 8007d2c:	d022      	beq.n	8007d74 <osSemaphoreNew+0xe8>
 8007d2e:	68bb      	ldr	r3, [r7, #8]
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	d01f      	beq.n	8007d74 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8007d34:	2300      	movs	r3, #0
 8007d36:	2200      	movs	r2, #0
 8007d38:	2100      	movs	r1, #0
 8007d3a:	69f8      	ldr	r0, [r7, #28]
 8007d3c:	f000 fc1a 	bl	8008574 <xQueueGenericSend>
 8007d40:	4603      	mov	r3, r0
 8007d42:	2b01      	cmp	r3, #1
 8007d44:	d016      	beq.n	8007d74 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 8007d46:	69f8      	ldr	r0, [r7, #28]
 8007d48:	f001 f8b8 	bl	8008ebc <vQueueDelete>
            hSemaphore = NULL;
 8007d4c:	2300      	movs	r3, #0
 8007d4e:	61fb      	str	r3, [r7, #28]
 8007d50:	e010      	b.n	8007d74 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 8007d52:	69bb      	ldr	r3, [r7, #24]
 8007d54:	2b01      	cmp	r3, #1
 8007d56:	d108      	bne.n	8007d6a <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	689b      	ldr	r3, [r3, #8]
 8007d5c:	461a      	mov	r2, r3
 8007d5e:	68b9      	ldr	r1, [r7, #8]
 8007d60:	68f8      	ldr	r0, [r7, #12]
 8007d62:	f000 fb99 	bl	8008498 <xQueueCreateCountingSemaphoreStatic>
 8007d66:	61f8      	str	r0, [r7, #28]
 8007d68:	e004      	b.n	8007d74 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8007d6a:	68b9      	ldr	r1, [r7, #8]
 8007d6c:	68f8      	ldr	r0, [r7, #12]
 8007d6e:	f000 fbcc 	bl	800850a <xQueueCreateCountingSemaphore>
 8007d72:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 8007d74:	69fb      	ldr	r3, [r7, #28]
 8007d76:	2b00      	cmp	r3, #0
 8007d78:	d00c      	beq.n	8007d94 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	2b00      	cmp	r3, #0
 8007d7e:	d003      	beq.n	8007d88 <osSemaphoreNew+0xfc>
          name = attr->name;
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	617b      	str	r3, [r7, #20]
 8007d86:	e001      	b.n	8007d8c <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 8007d88:	2300      	movs	r3, #0
 8007d8a:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 8007d8c:	6979      	ldr	r1, [r7, #20]
 8007d8e:	69f8      	ldr	r0, [r7, #28]
 8007d90:	f001 f9e0 	bl	8009154 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 8007d94:	69fb      	ldr	r3, [r7, #28]
}
 8007d96:	4618      	mov	r0, r3
 8007d98:	3720      	adds	r7, #32
 8007d9a:	46bd      	mov	sp, r7
 8007d9c:	bd80      	pop	{r7, pc}
	...

08007da0 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 8007da0:	b580      	push	{r7, lr}
 8007da2:	b086      	sub	sp, #24
 8007da4:	af00      	add	r7, sp, #0
 8007da6:	6078      	str	r0, [r7, #4]
 8007da8:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8007dae:	2300      	movs	r3, #0
 8007db0:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8007db2:	693b      	ldr	r3, [r7, #16]
 8007db4:	2b00      	cmp	r3, #0
 8007db6:	d103      	bne.n	8007dc0 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 8007db8:	f06f 0303 	mvn.w	r3, #3
 8007dbc:	617b      	str	r3, [r7, #20]
 8007dbe:	e039      	b.n	8007e34 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007dc0:	f3ef 8305 	mrs	r3, IPSR
 8007dc4:	60fb      	str	r3, [r7, #12]
  return(result);
 8007dc6:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	d022      	beq.n	8007e12 <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 8007dcc:	683b      	ldr	r3, [r7, #0]
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	d003      	beq.n	8007dda <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 8007dd2:	f06f 0303 	mvn.w	r3, #3
 8007dd6:	617b      	str	r3, [r7, #20]
 8007dd8:	e02c      	b.n	8007e34 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 8007dda:	2300      	movs	r3, #0
 8007ddc:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 8007dde:	f107 0308 	add.w	r3, r7, #8
 8007de2:	461a      	mov	r2, r3
 8007de4:	2100      	movs	r1, #0
 8007de6:	6938      	ldr	r0, [r7, #16]
 8007de8:	f000 ffe6 	bl	8008db8 <xQueueReceiveFromISR>
 8007dec:	4603      	mov	r3, r0
 8007dee:	2b01      	cmp	r3, #1
 8007df0:	d003      	beq.n	8007dfa <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 8007df2:	f06f 0302 	mvn.w	r3, #2
 8007df6:	617b      	str	r3, [r7, #20]
 8007df8:	e01c      	b.n	8007e34 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 8007dfa:	68bb      	ldr	r3, [r7, #8]
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	d019      	beq.n	8007e34 <osSemaphoreAcquire+0x94>
 8007e00:	4b0f      	ldr	r3, [pc, #60]	@ (8007e40 <osSemaphoreAcquire+0xa0>)
 8007e02:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007e06:	601a      	str	r2, [r3, #0]
 8007e08:	f3bf 8f4f 	dsb	sy
 8007e0c:	f3bf 8f6f 	isb	sy
 8007e10:	e010      	b.n	8007e34 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 8007e12:	6839      	ldr	r1, [r7, #0]
 8007e14:	6938      	ldr	r0, [r7, #16]
 8007e16:	f000 febf 	bl	8008b98 <xQueueSemaphoreTake>
 8007e1a:	4603      	mov	r3, r0
 8007e1c:	2b01      	cmp	r3, #1
 8007e1e:	d009      	beq.n	8007e34 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 8007e20:	683b      	ldr	r3, [r7, #0]
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	d003      	beq.n	8007e2e <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 8007e26:	f06f 0301 	mvn.w	r3, #1
 8007e2a:	617b      	str	r3, [r7, #20]
 8007e2c:	e002      	b.n	8007e34 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 8007e2e:	f06f 0302 	mvn.w	r3, #2
 8007e32:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8007e34:	697b      	ldr	r3, [r7, #20]
}
 8007e36:	4618      	mov	r0, r3
 8007e38:	3718      	adds	r7, #24
 8007e3a:	46bd      	mov	sp, r7
 8007e3c:	bd80      	pop	{r7, pc}
 8007e3e:	bf00      	nop
 8007e40:	e000ed04 	.word	0xe000ed04

08007e44 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 8007e44:	b580      	push	{r7, lr}
 8007e46:	b086      	sub	sp, #24
 8007e48:	af00      	add	r7, sp, #0
 8007e4a:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8007e50:	2300      	movs	r3, #0
 8007e52:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8007e54:	693b      	ldr	r3, [r7, #16]
 8007e56:	2b00      	cmp	r3, #0
 8007e58:	d103      	bne.n	8007e62 <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 8007e5a:	f06f 0303 	mvn.w	r3, #3
 8007e5e:	617b      	str	r3, [r7, #20]
 8007e60:	e02c      	b.n	8007ebc <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007e62:	f3ef 8305 	mrs	r3, IPSR
 8007e66:	60fb      	str	r3, [r7, #12]
  return(result);
 8007e68:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	d01a      	beq.n	8007ea4 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 8007e6e:	2300      	movs	r3, #0
 8007e70:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8007e72:	f107 0308 	add.w	r3, r7, #8
 8007e76:	4619      	mov	r1, r3
 8007e78:	6938      	ldr	r0, [r7, #16]
 8007e7a:	f000 fd1b 	bl	80088b4 <xQueueGiveFromISR>
 8007e7e:	4603      	mov	r3, r0
 8007e80:	2b01      	cmp	r3, #1
 8007e82:	d003      	beq.n	8007e8c <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 8007e84:	f06f 0302 	mvn.w	r3, #2
 8007e88:	617b      	str	r3, [r7, #20]
 8007e8a:	e017      	b.n	8007ebc <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 8007e8c:	68bb      	ldr	r3, [r7, #8]
 8007e8e:	2b00      	cmp	r3, #0
 8007e90:	d014      	beq.n	8007ebc <osSemaphoreRelease+0x78>
 8007e92:	4b0d      	ldr	r3, [pc, #52]	@ (8007ec8 <osSemaphoreRelease+0x84>)
 8007e94:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007e98:	601a      	str	r2, [r3, #0]
 8007e9a:	f3bf 8f4f 	dsb	sy
 8007e9e:	f3bf 8f6f 	isb	sy
 8007ea2:	e00b      	b.n	8007ebc <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8007ea4:	2300      	movs	r3, #0
 8007ea6:	2200      	movs	r2, #0
 8007ea8:	2100      	movs	r1, #0
 8007eaa:	6938      	ldr	r0, [r7, #16]
 8007eac:	f000 fb62 	bl	8008574 <xQueueGenericSend>
 8007eb0:	4603      	mov	r3, r0
 8007eb2:	2b01      	cmp	r3, #1
 8007eb4:	d002      	beq.n	8007ebc <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 8007eb6:	f06f 0302 	mvn.w	r3, #2
 8007eba:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 8007ebc:	697b      	ldr	r3, [r7, #20]
}
 8007ebe:	4618      	mov	r0, r3
 8007ec0:	3718      	adds	r7, #24
 8007ec2:	46bd      	mov	sp, r7
 8007ec4:	bd80      	pop	{r7, pc}
 8007ec6:	bf00      	nop
 8007ec8:	e000ed04 	.word	0xe000ed04

08007ecc <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8007ecc:	b480      	push	{r7}
 8007ece:	b085      	sub	sp, #20
 8007ed0:	af00      	add	r7, sp, #0
 8007ed2:	60f8      	str	r0, [r7, #12]
 8007ed4:	60b9      	str	r1, [r7, #8]
 8007ed6:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8007ed8:	68fb      	ldr	r3, [r7, #12]
 8007eda:	4a07      	ldr	r2, [pc, #28]	@ (8007ef8 <vApplicationGetIdleTaskMemory+0x2c>)
 8007edc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8007ede:	68bb      	ldr	r3, [r7, #8]
 8007ee0:	4a06      	ldr	r2, [pc, #24]	@ (8007efc <vApplicationGetIdleTaskMemory+0x30>)
 8007ee2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	2280      	movs	r2, #128	@ 0x80
 8007ee8:	601a      	str	r2, [r3, #0]
}
 8007eea:	bf00      	nop
 8007eec:	3714      	adds	r7, #20
 8007eee:	46bd      	mov	sp, r7
 8007ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ef4:	4770      	bx	lr
 8007ef6:	bf00      	nop
 8007ef8:	2000084c 	.word	0x2000084c
 8007efc:	200008f4 	.word	0x200008f4

08007f00 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8007f00:	b480      	push	{r7}
 8007f02:	b085      	sub	sp, #20
 8007f04:	af00      	add	r7, sp, #0
 8007f06:	60f8      	str	r0, [r7, #12]
 8007f08:	60b9      	str	r1, [r7, #8]
 8007f0a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8007f0c:	68fb      	ldr	r3, [r7, #12]
 8007f0e:	4a07      	ldr	r2, [pc, #28]	@ (8007f2c <vApplicationGetTimerTaskMemory+0x2c>)
 8007f10:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8007f12:	68bb      	ldr	r3, [r7, #8]
 8007f14:	4a06      	ldr	r2, [pc, #24]	@ (8007f30 <vApplicationGetTimerTaskMemory+0x30>)
 8007f16:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007f1e:	601a      	str	r2, [r3, #0]
}
 8007f20:	bf00      	nop
 8007f22:	3714      	adds	r7, #20
 8007f24:	46bd      	mov	sp, r7
 8007f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f2a:	4770      	bx	lr
 8007f2c:	20000af4 	.word	0x20000af4
 8007f30:	20000b9c 	.word	0x20000b9c

08007f34 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8007f34:	b480      	push	{r7}
 8007f36:	b083      	sub	sp, #12
 8007f38:	af00      	add	r7, sp, #0
 8007f3a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	f103 0208 	add.w	r2, r3, #8
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	f04f 32ff 	mov.w	r2, #4294967295
 8007f4c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	f103 0208 	add.w	r2, r3, #8
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	f103 0208 	add.w	r2, r3, #8
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	2200      	movs	r2, #0
 8007f66:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8007f68:	bf00      	nop
 8007f6a:	370c      	adds	r7, #12
 8007f6c:	46bd      	mov	sp, r7
 8007f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f72:	4770      	bx	lr

08007f74 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8007f74:	b480      	push	{r7}
 8007f76:	b083      	sub	sp, #12
 8007f78:	af00      	add	r7, sp, #0
 8007f7a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	2200      	movs	r2, #0
 8007f80:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8007f82:	bf00      	nop
 8007f84:	370c      	adds	r7, #12
 8007f86:	46bd      	mov	sp, r7
 8007f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f8c:	4770      	bx	lr

08007f8e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007f8e:	b480      	push	{r7}
 8007f90:	b085      	sub	sp, #20
 8007f92:	af00      	add	r7, sp, #0
 8007f94:	6078      	str	r0, [r7, #4]
 8007f96:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	685b      	ldr	r3, [r3, #4]
 8007f9c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8007f9e:	683b      	ldr	r3, [r7, #0]
 8007fa0:	68fa      	ldr	r2, [r7, #12]
 8007fa2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007fa4:	68fb      	ldr	r3, [r7, #12]
 8007fa6:	689a      	ldr	r2, [r3, #8]
 8007fa8:	683b      	ldr	r3, [r7, #0]
 8007faa:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007fac:	68fb      	ldr	r3, [r7, #12]
 8007fae:	689b      	ldr	r3, [r3, #8]
 8007fb0:	683a      	ldr	r2, [r7, #0]
 8007fb2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	683a      	ldr	r2, [r7, #0]
 8007fb8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8007fba:	683b      	ldr	r3, [r7, #0]
 8007fbc:	687a      	ldr	r2, [r7, #4]
 8007fbe:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	1c5a      	adds	r2, r3, #1
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	601a      	str	r2, [r3, #0]
}
 8007fca:	bf00      	nop
 8007fcc:	3714      	adds	r7, #20
 8007fce:	46bd      	mov	sp, r7
 8007fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fd4:	4770      	bx	lr

08007fd6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007fd6:	b480      	push	{r7}
 8007fd8:	b085      	sub	sp, #20
 8007fda:	af00      	add	r7, sp, #0
 8007fdc:	6078      	str	r0, [r7, #4]
 8007fde:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8007fe0:	683b      	ldr	r3, [r7, #0]
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8007fe6:	68bb      	ldr	r3, [r7, #8]
 8007fe8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007fec:	d103      	bne.n	8007ff6 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	691b      	ldr	r3, [r3, #16]
 8007ff2:	60fb      	str	r3, [r7, #12]
 8007ff4:	e00c      	b.n	8008010 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	3308      	adds	r3, #8
 8007ffa:	60fb      	str	r3, [r7, #12]
 8007ffc:	e002      	b.n	8008004 <vListInsert+0x2e>
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	685b      	ldr	r3, [r3, #4]
 8008002:	60fb      	str	r3, [r7, #12]
 8008004:	68fb      	ldr	r3, [r7, #12]
 8008006:	685b      	ldr	r3, [r3, #4]
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	68ba      	ldr	r2, [r7, #8]
 800800c:	429a      	cmp	r2, r3
 800800e:	d2f6      	bcs.n	8007ffe <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8008010:	68fb      	ldr	r3, [r7, #12]
 8008012:	685a      	ldr	r2, [r3, #4]
 8008014:	683b      	ldr	r3, [r7, #0]
 8008016:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8008018:	683b      	ldr	r3, [r7, #0]
 800801a:	685b      	ldr	r3, [r3, #4]
 800801c:	683a      	ldr	r2, [r7, #0]
 800801e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8008020:	683b      	ldr	r3, [r7, #0]
 8008022:	68fa      	ldr	r2, [r7, #12]
 8008024:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8008026:	68fb      	ldr	r3, [r7, #12]
 8008028:	683a      	ldr	r2, [r7, #0]
 800802a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800802c:	683b      	ldr	r3, [r7, #0]
 800802e:	687a      	ldr	r2, [r7, #4]
 8008030:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	1c5a      	adds	r2, r3, #1
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	601a      	str	r2, [r3, #0]
}
 800803c:	bf00      	nop
 800803e:	3714      	adds	r7, #20
 8008040:	46bd      	mov	sp, r7
 8008042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008046:	4770      	bx	lr

08008048 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8008048:	b480      	push	{r7}
 800804a:	b085      	sub	sp, #20
 800804c:	af00      	add	r7, sp, #0
 800804e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	691b      	ldr	r3, [r3, #16]
 8008054:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	685b      	ldr	r3, [r3, #4]
 800805a:	687a      	ldr	r2, [r7, #4]
 800805c:	6892      	ldr	r2, [r2, #8]
 800805e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	689b      	ldr	r3, [r3, #8]
 8008064:	687a      	ldr	r2, [r7, #4]
 8008066:	6852      	ldr	r2, [r2, #4]
 8008068:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800806a:	68fb      	ldr	r3, [r7, #12]
 800806c:	685b      	ldr	r3, [r3, #4]
 800806e:	687a      	ldr	r2, [r7, #4]
 8008070:	429a      	cmp	r2, r3
 8008072:	d103      	bne.n	800807c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	689a      	ldr	r2, [r3, #8]
 8008078:	68fb      	ldr	r3, [r7, #12]
 800807a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	2200      	movs	r2, #0
 8008080:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8008082:	68fb      	ldr	r3, [r7, #12]
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	1e5a      	subs	r2, r3, #1
 8008088:	68fb      	ldr	r3, [r7, #12]
 800808a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800808c:	68fb      	ldr	r3, [r7, #12]
 800808e:	681b      	ldr	r3, [r3, #0]
}
 8008090:	4618      	mov	r0, r3
 8008092:	3714      	adds	r7, #20
 8008094:	46bd      	mov	sp, r7
 8008096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800809a:	4770      	bx	lr

0800809c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800809c:	b580      	push	{r7, lr}
 800809e:	b084      	sub	sp, #16
 80080a0:	af00      	add	r7, sp, #0
 80080a2:	6078      	str	r0, [r7, #4]
 80080a4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	2b00      	cmp	r3, #0
 80080ae:	d10b      	bne.n	80080c8 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80080b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080b4:	f383 8811 	msr	BASEPRI, r3
 80080b8:	f3bf 8f6f 	isb	sy
 80080bc:	f3bf 8f4f 	dsb	sy
 80080c0:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80080c2:	bf00      	nop
 80080c4:	bf00      	nop
 80080c6:	e7fd      	b.n	80080c4 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80080c8:	f002 fe76 	bl	800adb8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	681a      	ldr	r2, [r3, #0]
 80080d0:	68fb      	ldr	r3, [r7, #12]
 80080d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80080d4:	68f9      	ldr	r1, [r7, #12]
 80080d6:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80080d8:	fb01 f303 	mul.w	r3, r1, r3
 80080dc:	441a      	add	r2, r3
 80080de:	68fb      	ldr	r3, [r7, #12]
 80080e0:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80080e2:	68fb      	ldr	r3, [r7, #12]
 80080e4:	2200      	movs	r2, #0
 80080e6:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80080e8:	68fb      	ldr	r3, [r7, #12]
 80080ea:	681a      	ldr	r2, [r3, #0]
 80080ec:	68fb      	ldr	r3, [r7, #12]
 80080ee:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80080f0:	68fb      	ldr	r3, [r7, #12]
 80080f2:	681a      	ldr	r2, [r3, #0]
 80080f4:	68fb      	ldr	r3, [r7, #12]
 80080f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80080f8:	3b01      	subs	r3, #1
 80080fa:	68f9      	ldr	r1, [r7, #12]
 80080fc:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80080fe:	fb01 f303 	mul.w	r3, r1, r3
 8008102:	441a      	add	r2, r3
 8008104:	68fb      	ldr	r3, [r7, #12]
 8008106:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8008108:	68fb      	ldr	r3, [r7, #12]
 800810a:	22ff      	movs	r2, #255	@ 0xff
 800810c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8008110:	68fb      	ldr	r3, [r7, #12]
 8008112:	22ff      	movs	r2, #255	@ 0xff
 8008114:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8008118:	683b      	ldr	r3, [r7, #0]
 800811a:	2b00      	cmp	r3, #0
 800811c:	d114      	bne.n	8008148 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800811e:	68fb      	ldr	r3, [r7, #12]
 8008120:	691b      	ldr	r3, [r3, #16]
 8008122:	2b00      	cmp	r3, #0
 8008124:	d01a      	beq.n	800815c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008126:	68fb      	ldr	r3, [r7, #12]
 8008128:	3310      	adds	r3, #16
 800812a:	4618      	mov	r0, r3
 800812c:	f001 fd3e 	bl	8009bac <xTaskRemoveFromEventList>
 8008130:	4603      	mov	r3, r0
 8008132:	2b00      	cmp	r3, #0
 8008134:	d012      	beq.n	800815c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8008136:	4b0d      	ldr	r3, [pc, #52]	@ (800816c <xQueueGenericReset+0xd0>)
 8008138:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800813c:	601a      	str	r2, [r3, #0]
 800813e:	f3bf 8f4f 	dsb	sy
 8008142:	f3bf 8f6f 	isb	sy
 8008146:	e009      	b.n	800815c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	3310      	adds	r3, #16
 800814c:	4618      	mov	r0, r3
 800814e:	f7ff fef1 	bl	8007f34 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8008152:	68fb      	ldr	r3, [r7, #12]
 8008154:	3324      	adds	r3, #36	@ 0x24
 8008156:	4618      	mov	r0, r3
 8008158:	f7ff feec 	bl	8007f34 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800815c:	f002 fe5e 	bl	800ae1c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8008160:	2301      	movs	r3, #1
}
 8008162:	4618      	mov	r0, r3
 8008164:	3710      	adds	r7, #16
 8008166:	46bd      	mov	sp, r7
 8008168:	bd80      	pop	{r7, pc}
 800816a:	bf00      	nop
 800816c:	e000ed04 	.word	0xe000ed04

08008170 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8008170:	b580      	push	{r7, lr}
 8008172:	b08e      	sub	sp, #56	@ 0x38
 8008174:	af02      	add	r7, sp, #8
 8008176:	60f8      	str	r0, [r7, #12]
 8008178:	60b9      	str	r1, [r7, #8]
 800817a:	607a      	str	r2, [r7, #4]
 800817c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800817e:	68fb      	ldr	r3, [r7, #12]
 8008180:	2b00      	cmp	r3, #0
 8008182:	d10b      	bne.n	800819c <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8008184:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008188:	f383 8811 	msr	BASEPRI, r3
 800818c:	f3bf 8f6f 	isb	sy
 8008190:	f3bf 8f4f 	dsb	sy
 8008194:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8008196:	bf00      	nop
 8008198:	bf00      	nop
 800819a:	e7fd      	b.n	8008198 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800819c:	683b      	ldr	r3, [r7, #0]
 800819e:	2b00      	cmp	r3, #0
 80081a0:	d10b      	bne.n	80081ba <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 80081a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80081a6:	f383 8811 	msr	BASEPRI, r3
 80081aa:	f3bf 8f6f 	isb	sy
 80081ae:	f3bf 8f4f 	dsb	sy
 80081b2:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80081b4:	bf00      	nop
 80081b6:	bf00      	nop
 80081b8:	e7fd      	b.n	80081b6 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	2b00      	cmp	r3, #0
 80081be:	d002      	beq.n	80081c6 <xQueueGenericCreateStatic+0x56>
 80081c0:	68bb      	ldr	r3, [r7, #8]
 80081c2:	2b00      	cmp	r3, #0
 80081c4:	d001      	beq.n	80081ca <xQueueGenericCreateStatic+0x5a>
 80081c6:	2301      	movs	r3, #1
 80081c8:	e000      	b.n	80081cc <xQueueGenericCreateStatic+0x5c>
 80081ca:	2300      	movs	r3, #0
 80081cc:	2b00      	cmp	r3, #0
 80081ce:	d10b      	bne.n	80081e8 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 80081d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80081d4:	f383 8811 	msr	BASEPRI, r3
 80081d8:	f3bf 8f6f 	isb	sy
 80081dc:	f3bf 8f4f 	dsb	sy
 80081e0:	623b      	str	r3, [r7, #32]
}
 80081e2:	bf00      	nop
 80081e4:	bf00      	nop
 80081e6:	e7fd      	b.n	80081e4 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	2b00      	cmp	r3, #0
 80081ec:	d102      	bne.n	80081f4 <xQueueGenericCreateStatic+0x84>
 80081ee:	68bb      	ldr	r3, [r7, #8]
 80081f0:	2b00      	cmp	r3, #0
 80081f2:	d101      	bne.n	80081f8 <xQueueGenericCreateStatic+0x88>
 80081f4:	2301      	movs	r3, #1
 80081f6:	e000      	b.n	80081fa <xQueueGenericCreateStatic+0x8a>
 80081f8:	2300      	movs	r3, #0
 80081fa:	2b00      	cmp	r3, #0
 80081fc:	d10b      	bne.n	8008216 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 80081fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008202:	f383 8811 	msr	BASEPRI, r3
 8008206:	f3bf 8f6f 	isb	sy
 800820a:	f3bf 8f4f 	dsb	sy
 800820e:	61fb      	str	r3, [r7, #28]
}
 8008210:	bf00      	nop
 8008212:	bf00      	nop
 8008214:	e7fd      	b.n	8008212 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8008216:	2350      	movs	r3, #80	@ 0x50
 8008218:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800821a:	697b      	ldr	r3, [r7, #20]
 800821c:	2b50      	cmp	r3, #80	@ 0x50
 800821e:	d00b      	beq.n	8008238 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8008220:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008224:	f383 8811 	msr	BASEPRI, r3
 8008228:	f3bf 8f6f 	isb	sy
 800822c:	f3bf 8f4f 	dsb	sy
 8008230:	61bb      	str	r3, [r7, #24]
}
 8008232:	bf00      	nop
 8008234:	bf00      	nop
 8008236:	e7fd      	b.n	8008234 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8008238:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800823a:	683b      	ldr	r3, [r7, #0]
 800823c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800823e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008240:	2b00      	cmp	r3, #0
 8008242:	d00d      	beq.n	8008260 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8008244:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008246:	2201      	movs	r2, #1
 8008248:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800824c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8008250:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008252:	9300      	str	r3, [sp, #0]
 8008254:	4613      	mov	r3, r2
 8008256:	687a      	ldr	r2, [r7, #4]
 8008258:	68b9      	ldr	r1, [r7, #8]
 800825a:	68f8      	ldr	r0, [r7, #12]
 800825c:	f000 f840 	bl	80082e0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8008260:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8008262:	4618      	mov	r0, r3
 8008264:	3730      	adds	r7, #48	@ 0x30
 8008266:	46bd      	mov	sp, r7
 8008268:	bd80      	pop	{r7, pc}

0800826a <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800826a:	b580      	push	{r7, lr}
 800826c:	b08a      	sub	sp, #40	@ 0x28
 800826e:	af02      	add	r7, sp, #8
 8008270:	60f8      	str	r0, [r7, #12]
 8008272:	60b9      	str	r1, [r7, #8]
 8008274:	4613      	mov	r3, r2
 8008276:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8008278:	68fb      	ldr	r3, [r7, #12]
 800827a:	2b00      	cmp	r3, #0
 800827c:	d10b      	bne.n	8008296 <xQueueGenericCreate+0x2c>
	__asm volatile
 800827e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008282:	f383 8811 	msr	BASEPRI, r3
 8008286:	f3bf 8f6f 	isb	sy
 800828a:	f3bf 8f4f 	dsb	sy
 800828e:	613b      	str	r3, [r7, #16]
}
 8008290:	bf00      	nop
 8008292:	bf00      	nop
 8008294:	e7fd      	b.n	8008292 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008296:	68fb      	ldr	r3, [r7, #12]
 8008298:	68ba      	ldr	r2, [r7, #8]
 800829a:	fb02 f303 	mul.w	r3, r2, r3
 800829e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80082a0:	69fb      	ldr	r3, [r7, #28]
 80082a2:	3350      	adds	r3, #80	@ 0x50
 80082a4:	4618      	mov	r0, r3
 80082a6:	f002 fea9 	bl	800affc <pvPortMalloc>
 80082aa:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80082ac:	69bb      	ldr	r3, [r7, #24]
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	d011      	beq.n	80082d6 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80082b2:	69bb      	ldr	r3, [r7, #24]
 80082b4:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80082b6:	697b      	ldr	r3, [r7, #20]
 80082b8:	3350      	adds	r3, #80	@ 0x50
 80082ba:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80082bc:	69bb      	ldr	r3, [r7, #24]
 80082be:	2200      	movs	r2, #0
 80082c0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80082c4:	79fa      	ldrb	r2, [r7, #7]
 80082c6:	69bb      	ldr	r3, [r7, #24]
 80082c8:	9300      	str	r3, [sp, #0]
 80082ca:	4613      	mov	r3, r2
 80082cc:	697a      	ldr	r2, [r7, #20]
 80082ce:	68b9      	ldr	r1, [r7, #8]
 80082d0:	68f8      	ldr	r0, [r7, #12]
 80082d2:	f000 f805 	bl	80082e0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80082d6:	69bb      	ldr	r3, [r7, #24]
	}
 80082d8:	4618      	mov	r0, r3
 80082da:	3720      	adds	r7, #32
 80082dc:	46bd      	mov	sp, r7
 80082de:	bd80      	pop	{r7, pc}

080082e0 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80082e0:	b580      	push	{r7, lr}
 80082e2:	b084      	sub	sp, #16
 80082e4:	af00      	add	r7, sp, #0
 80082e6:	60f8      	str	r0, [r7, #12]
 80082e8:	60b9      	str	r1, [r7, #8]
 80082ea:	607a      	str	r2, [r7, #4]
 80082ec:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80082ee:	68bb      	ldr	r3, [r7, #8]
 80082f0:	2b00      	cmp	r3, #0
 80082f2:	d103      	bne.n	80082fc <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80082f4:	69bb      	ldr	r3, [r7, #24]
 80082f6:	69ba      	ldr	r2, [r7, #24]
 80082f8:	601a      	str	r2, [r3, #0]
 80082fa:	e002      	b.n	8008302 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80082fc:	69bb      	ldr	r3, [r7, #24]
 80082fe:	687a      	ldr	r2, [r7, #4]
 8008300:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8008302:	69bb      	ldr	r3, [r7, #24]
 8008304:	68fa      	ldr	r2, [r7, #12]
 8008306:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8008308:	69bb      	ldr	r3, [r7, #24]
 800830a:	68ba      	ldr	r2, [r7, #8]
 800830c:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800830e:	2101      	movs	r1, #1
 8008310:	69b8      	ldr	r0, [r7, #24]
 8008312:	f7ff fec3 	bl	800809c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8008316:	69bb      	ldr	r3, [r7, #24]
 8008318:	78fa      	ldrb	r2, [r7, #3]
 800831a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800831e:	bf00      	nop
 8008320:	3710      	adds	r7, #16
 8008322:	46bd      	mov	sp, r7
 8008324:	bd80      	pop	{r7, pc}

08008326 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8008326:	b580      	push	{r7, lr}
 8008328:	b082      	sub	sp, #8
 800832a:	af00      	add	r7, sp, #0
 800832c:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	2b00      	cmp	r3, #0
 8008332:	d00e      	beq.n	8008352 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	2200      	movs	r2, #0
 8008338:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	2200      	movs	r2, #0
 800833e:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	2200      	movs	r2, #0
 8008344:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8008346:	2300      	movs	r3, #0
 8008348:	2200      	movs	r2, #0
 800834a:	2100      	movs	r1, #0
 800834c:	6878      	ldr	r0, [r7, #4]
 800834e:	f000 f911 	bl	8008574 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8008352:	bf00      	nop
 8008354:	3708      	adds	r7, #8
 8008356:	46bd      	mov	sp, r7
 8008358:	bd80      	pop	{r7, pc}

0800835a <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800835a:	b580      	push	{r7, lr}
 800835c:	b086      	sub	sp, #24
 800835e:	af00      	add	r7, sp, #0
 8008360:	4603      	mov	r3, r0
 8008362:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8008364:	2301      	movs	r3, #1
 8008366:	617b      	str	r3, [r7, #20]
 8008368:	2300      	movs	r3, #0
 800836a:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800836c:	79fb      	ldrb	r3, [r7, #7]
 800836e:	461a      	mov	r2, r3
 8008370:	6939      	ldr	r1, [r7, #16]
 8008372:	6978      	ldr	r0, [r7, #20]
 8008374:	f7ff ff79 	bl	800826a <xQueueGenericCreate>
 8008378:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800837a:	68f8      	ldr	r0, [r7, #12]
 800837c:	f7ff ffd3 	bl	8008326 <prvInitialiseMutex>

		return xNewQueue;
 8008380:	68fb      	ldr	r3, [r7, #12]
	}
 8008382:	4618      	mov	r0, r3
 8008384:	3718      	adds	r7, #24
 8008386:	46bd      	mov	sp, r7
 8008388:	bd80      	pop	{r7, pc}

0800838a <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800838a:	b580      	push	{r7, lr}
 800838c:	b088      	sub	sp, #32
 800838e:	af02      	add	r7, sp, #8
 8008390:	4603      	mov	r3, r0
 8008392:	6039      	str	r1, [r7, #0]
 8008394:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8008396:	2301      	movs	r3, #1
 8008398:	617b      	str	r3, [r7, #20]
 800839a:	2300      	movs	r3, #0
 800839c:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800839e:	79fb      	ldrb	r3, [r7, #7]
 80083a0:	9300      	str	r3, [sp, #0]
 80083a2:	683b      	ldr	r3, [r7, #0]
 80083a4:	2200      	movs	r2, #0
 80083a6:	6939      	ldr	r1, [r7, #16]
 80083a8:	6978      	ldr	r0, [r7, #20]
 80083aa:	f7ff fee1 	bl	8008170 <xQueueGenericCreateStatic>
 80083ae:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 80083b0:	68f8      	ldr	r0, [r7, #12]
 80083b2:	f7ff ffb8 	bl	8008326 <prvInitialiseMutex>

		return xNewQueue;
 80083b6:	68fb      	ldr	r3, [r7, #12]
	}
 80083b8:	4618      	mov	r0, r3
 80083ba:	3718      	adds	r7, #24
 80083bc:	46bd      	mov	sp, r7
 80083be:	bd80      	pop	{r7, pc}

080083c0 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 80083c0:	b590      	push	{r4, r7, lr}
 80083c2:	b087      	sub	sp, #28
 80083c4:	af00      	add	r7, sp, #0
 80083c6:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 80083cc:	693b      	ldr	r3, [r7, #16]
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	d10b      	bne.n	80083ea <xQueueGiveMutexRecursive+0x2a>
	__asm volatile
 80083d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083d6:	f383 8811 	msr	BASEPRI, r3
 80083da:	f3bf 8f6f 	isb	sy
 80083de:	f3bf 8f4f 	dsb	sy
 80083e2:	60fb      	str	r3, [r7, #12]
}
 80083e4:	bf00      	nop
 80083e6:	bf00      	nop
 80083e8:	e7fd      	b.n	80083e6 <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 80083ea:	693b      	ldr	r3, [r7, #16]
 80083ec:	689c      	ldr	r4, [r3, #8]
 80083ee:	f001 fda3 	bl	8009f38 <xTaskGetCurrentTaskHandle>
 80083f2:	4603      	mov	r3, r0
 80083f4:	429c      	cmp	r4, r3
 80083f6:	d111      	bne.n	800841c <xQueueGiveMutexRecursive+0x5c>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 80083f8:	693b      	ldr	r3, [r7, #16]
 80083fa:	68db      	ldr	r3, [r3, #12]
 80083fc:	1e5a      	subs	r2, r3, #1
 80083fe:	693b      	ldr	r3, [r7, #16]
 8008400:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 8008402:	693b      	ldr	r3, [r7, #16]
 8008404:	68db      	ldr	r3, [r3, #12]
 8008406:	2b00      	cmp	r3, #0
 8008408:	d105      	bne.n	8008416 <xQueueGiveMutexRecursive+0x56>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 800840a:	2300      	movs	r3, #0
 800840c:	2200      	movs	r2, #0
 800840e:	2100      	movs	r1, #0
 8008410:	6938      	ldr	r0, [r7, #16]
 8008412:	f000 f8af 	bl	8008574 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 8008416:	2301      	movs	r3, #1
 8008418:	617b      	str	r3, [r7, #20]
 800841a:	e001      	b.n	8008420 <xQueueGiveMutexRecursive+0x60>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 800841c:	2300      	movs	r3, #0
 800841e:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 8008420:	697b      	ldr	r3, [r7, #20]
	}
 8008422:	4618      	mov	r0, r3
 8008424:	371c      	adds	r7, #28
 8008426:	46bd      	mov	sp, r7
 8008428:	bd90      	pop	{r4, r7, pc}

0800842a <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 800842a:	b590      	push	{r4, r7, lr}
 800842c:	b087      	sub	sp, #28
 800842e:	af00      	add	r7, sp, #0
 8008430:	6078      	str	r0, [r7, #4]
 8008432:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8008438:	693b      	ldr	r3, [r7, #16]
 800843a:	2b00      	cmp	r3, #0
 800843c:	d10b      	bne.n	8008456 <xQueueTakeMutexRecursive+0x2c>
	__asm volatile
 800843e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008442:	f383 8811 	msr	BASEPRI, r3
 8008446:	f3bf 8f6f 	isb	sy
 800844a:	f3bf 8f4f 	dsb	sy
 800844e:	60fb      	str	r3, [r7, #12]
}
 8008450:	bf00      	nop
 8008452:	bf00      	nop
 8008454:	e7fd      	b.n	8008452 <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8008456:	693b      	ldr	r3, [r7, #16]
 8008458:	689c      	ldr	r4, [r3, #8]
 800845a:	f001 fd6d 	bl	8009f38 <xTaskGetCurrentTaskHandle>
 800845e:	4603      	mov	r3, r0
 8008460:	429c      	cmp	r4, r3
 8008462:	d107      	bne.n	8008474 <xQueueTakeMutexRecursive+0x4a>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8008464:	693b      	ldr	r3, [r7, #16]
 8008466:	68db      	ldr	r3, [r3, #12]
 8008468:	1c5a      	adds	r2, r3, #1
 800846a:	693b      	ldr	r3, [r7, #16]
 800846c:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 800846e:	2301      	movs	r3, #1
 8008470:	617b      	str	r3, [r7, #20]
 8008472:	e00c      	b.n	800848e <xQueueTakeMutexRecursive+0x64>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 8008474:	6839      	ldr	r1, [r7, #0]
 8008476:	6938      	ldr	r0, [r7, #16]
 8008478:	f000 fb8e 	bl	8008b98 <xQueueSemaphoreTake>
 800847c:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 800847e:	697b      	ldr	r3, [r7, #20]
 8008480:	2b00      	cmp	r3, #0
 8008482:	d004      	beq.n	800848e <xQueueTakeMutexRecursive+0x64>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8008484:	693b      	ldr	r3, [r7, #16]
 8008486:	68db      	ldr	r3, [r3, #12]
 8008488:	1c5a      	adds	r2, r3, #1
 800848a:	693b      	ldr	r3, [r7, #16]
 800848c:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 800848e:	697b      	ldr	r3, [r7, #20]
	}
 8008490:	4618      	mov	r0, r3
 8008492:	371c      	adds	r7, #28
 8008494:	46bd      	mov	sp, r7
 8008496:	bd90      	pop	{r4, r7, pc}

08008498 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8008498:	b580      	push	{r7, lr}
 800849a:	b08a      	sub	sp, #40	@ 0x28
 800849c:	af02      	add	r7, sp, #8
 800849e:	60f8      	str	r0, [r7, #12]
 80084a0:	60b9      	str	r1, [r7, #8]
 80084a2:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 80084a4:	68fb      	ldr	r3, [r7, #12]
 80084a6:	2b00      	cmp	r3, #0
 80084a8:	d10b      	bne.n	80084c2 <xQueueCreateCountingSemaphoreStatic+0x2a>
	__asm volatile
 80084aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084ae:	f383 8811 	msr	BASEPRI, r3
 80084b2:	f3bf 8f6f 	isb	sy
 80084b6:	f3bf 8f4f 	dsb	sy
 80084ba:	61bb      	str	r3, [r7, #24]
}
 80084bc:	bf00      	nop
 80084be:	bf00      	nop
 80084c0:	e7fd      	b.n	80084be <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 80084c2:	68ba      	ldr	r2, [r7, #8]
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	429a      	cmp	r2, r3
 80084c8:	d90b      	bls.n	80084e2 <xQueueCreateCountingSemaphoreStatic+0x4a>
	__asm volatile
 80084ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084ce:	f383 8811 	msr	BASEPRI, r3
 80084d2:	f3bf 8f6f 	isb	sy
 80084d6:	f3bf 8f4f 	dsb	sy
 80084da:	617b      	str	r3, [r7, #20]
}
 80084dc:	bf00      	nop
 80084de:	bf00      	nop
 80084e0:	e7fd      	b.n	80084de <xQueueCreateCountingSemaphoreStatic+0x46>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 80084e2:	2302      	movs	r3, #2
 80084e4:	9300      	str	r3, [sp, #0]
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	2200      	movs	r2, #0
 80084ea:	2100      	movs	r1, #0
 80084ec:	68f8      	ldr	r0, [r7, #12]
 80084ee:	f7ff fe3f 	bl	8008170 <xQueueGenericCreateStatic>
 80084f2:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 80084f4:	69fb      	ldr	r3, [r7, #28]
 80084f6:	2b00      	cmp	r3, #0
 80084f8:	d002      	beq.n	8008500 <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 80084fa:	69fb      	ldr	r3, [r7, #28]
 80084fc:	68ba      	ldr	r2, [r7, #8]
 80084fe:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8008500:	69fb      	ldr	r3, [r7, #28]
	}
 8008502:	4618      	mov	r0, r3
 8008504:	3720      	adds	r7, #32
 8008506:	46bd      	mov	sp, r7
 8008508:	bd80      	pop	{r7, pc}

0800850a <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 800850a:	b580      	push	{r7, lr}
 800850c:	b086      	sub	sp, #24
 800850e:	af00      	add	r7, sp, #0
 8008510:	6078      	str	r0, [r7, #4]
 8008512:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	2b00      	cmp	r3, #0
 8008518:	d10b      	bne.n	8008532 <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 800851a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800851e:	f383 8811 	msr	BASEPRI, r3
 8008522:	f3bf 8f6f 	isb	sy
 8008526:	f3bf 8f4f 	dsb	sy
 800852a:	613b      	str	r3, [r7, #16]
}
 800852c:	bf00      	nop
 800852e:	bf00      	nop
 8008530:	e7fd      	b.n	800852e <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 8008532:	683a      	ldr	r2, [r7, #0]
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	429a      	cmp	r2, r3
 8008538:	d90b      	bls.n	8008552 <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 800853a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800853e:	f383 8811 	msr	BASEPRI, r3
 8008542:	f3bf 8f6f 	isb	sy
 8008546:	f3bf 8f4f 	dsb	sy
 800854a:	60fb      	str	r3, [r7, #12]
}
 800854c:	bf00      	nop
 800854e:	bf00      	nop
 8008550:	e7fd      	b.n	800854e <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8008552:	2202      	movs	r2, #2
 8008554:	2100      	movs	r1, #0
 8008556:	6878      	ldr	r0, [r7, #4]
 8008558:	f7ff fe87 	bl	800826a <xQueueGenericCreate>
 800855c:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 800855e:	697b      	ldr	r3, [r7, #20]
 8008560:	2b00      	cmp	r3, #0
 8008562:	d002      	beq.n	800856a <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8008564:	697b      	ldr	r3, [r7, #20]
 8008566:	683a      	ldr	r2, [r7, #0]
 8008568:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800856a:	697b      	ldr	r3, [r7, #20]
	}
 800856c:	4618      	mov	r0, r3
 800856e:	3718      	adds	r7, #24
 8008570:	46bd      	mov	sp, r7
 8008572:	bd80      	pop	{r7, pc}

08008574 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8008574:	b580      	push	{r7, lr}
 8008576:	b08e      	sub	sp, #56	@ 0x38
 8008578:	af00      	add	r7, sp, #0
 800857a:	60f8      	str	r0, [r7, #12]
 800857c:	60b9      	str	r1, [r7, #8]
 800857e:	607a      	str	r2, [r7, #4]
 8008580:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8008582:	2300      	movs	r3, #0
 8008584:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008586:	68fb      	ldr	r3, [r7, #12]
 8008588:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800858a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800858c:	2b00      	cmp	r3, #0
 800858e:	d10b      	bne.n	80085a8 <xQueueGenericSend+0x34>
	__asm volatile
 8008590:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008594:	f383 8811 	msr	BASEPRI, r3
 8008598:	f3bf 8f6f 	isb	sy
 800859c:	f3bf 8f4f 	dsb	sy
 80085a0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80085a2:	bf00      	nop
 80085a4:	bf00      	nop
 80085a6:	e7fd      	b.n	80085a4 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80085a8:	68bb      	ldr	r3, [r7, #8]
 80085aa:	2b00      	cmp	r3, #0
 80085ac:	d103      	bne.n	80085b6 <xQueueGenericSend+0x42>
 80085ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80085b2:	2b00      	cmp	r3, #0
 80085b4:	d101      	bne.n	80085ba <xQueueGenericSend+0x46>
 80085b6:	2301      	movs	r3, #1
 80085b8:	e000      	b.n	80085bc <xQueueGenericSend+0x48>
 80085ba:	2300      	movs	r3, #0
 80085bc:	2b00      	cmp	r3, #0
 80085be:	d10b      	bne.n	80085d8 <xQueueGenericSend+0x64>
	__asm volatile
 80085c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085c4:	f383 8811 	msr	BASEPRI, r3
 80085c8:	f3bf 8f6f 	isb	sy
 80085cc:	f3bf 8f4f 	dsb	sy
 80085d0:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80085d2:	bf00      	nop
 80085d4:	bf00      	nop
 80085d6:	e7fd      	b.n	80085d4 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80085d8:	683b      	ldr	r3, [r7, #0]
 80085da:	2b02      	cmp	r3, #2
 80085dc:	d103      	bne.n	80085e6 <xQueueGenericSend+0x72>
 80085de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80085e2:	2b01      	cmp	r3, #1
 80085e4:	d101      	bne.n	80085ea <xQueueGenericSend+0x76>
 80085e6:	2301      	movs	r3, #1
 80085e8:	e000      	b.n	80085ec <xQueueGenericSend+0x78>
 80085ea:	2300      	movs	r3, #0
 80085ec:	2b00      	cmp	r3, #0
 80085ee:	d10b      	bne.n	8008608 <xQueueGenericSend+0x94>
	__asm volatile
 80085f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085f4:	f383 8811 	msr	BASEPRI, r3
 80085f8:	f3bf 8f6f 	isb	sy
 80085fc:	f3bf 8f4f 	dsb	sy
 8008600:	623b      	str	r3, [r7, #32]
}
 8008602:	bf00      	nop
 8008604:	bf00      	nop
 8008606:	e7fd      	b.n	8008604 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008608:	f001 fca6 	bl	8009f58 <xTaskGetSchedulerState>
 800860c:	4603      	mov	r3, r0
 800860e:	2b00      	cmp	r3, #0
 8008610:	d102      	bne.n	8008618 <xQueueGenericSend+0xa4>
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	2b00      	cmp	r3, #0
 8008616:	d101      	bne.n	800861c <xQueueGenericSend+0xa8>
 8008618:	2301      	movs	r3, #1
 800861a:	e000      	b.n	800861e <xQueueGenericSend+0xaa>
 800861c:	2300      	movs	r3, #0
 800861e:	2b00      	cmp	r3, #0
 8008620:	d10b      	bne.n	800863a <xQueueGenericSend+0xc6>
	__asm volatile
 8008622:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008626:	f383 8811 	msr	BASEPRI, r3
 800862a:	f3bf 8f6f 	isb	sy
 800862e:	f3bf 8f4f 	dsb	sy
 8008632:	61fb      	str	r3, [r7, #28]
}
 8008634:	bf00      	nop
 8008636:	bf00      	nop
 8008638:	e7fd      	b.n	8008636 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800863a:	f002 fbbd 	bl	800adb8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800863e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008640:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008642:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008644:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008646:	429a      	cmp	r2, r3
 8008648:	d302      	bcc.n	8008650 <xQueueGenericSend+0xdc>
 800864a:	683b      	ldr	r3, [r7, #0]
 800864c:	2b02      	cmp	r3, #2
 800864e:	d129      	bne.n	80086a4 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008650:	683a      	ldr	r2, [r7, #0]
 8008652:	68b9      	ldr	r1, [r7, #8]
 8008654:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008656:	f000 fc6d 	bl	8008f34 <prvCopyDataToQueue>
 800865a:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800865c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800865e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008660:	2b00      	cmp	r3, #0
 8008662:	d010      	beq.n	8008686 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008664:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008666:	3324      	adds	r3, #36	@ 0x24
 8008668:	4618      	mov	r0, r3
 800866a:	f001 fa9f 	bl	8009bac <xTaskRemoveFromEventList>
 800866e:	4603      	mov	r3, r0
 8008670:	2b00      	cmp	r3, #0
 8008672:	d013      	beq.n	800869c <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8008674:	4b3f      	ldr	r3, [pc, #252]	@ (8008774 <xQueueGenericSend+0x200>)
 8008676:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800867a:	601a      	str	r2, [r3, #0]
 800867c:	f3bf 8f4f 	dsb	sy
 8008680:	f3bf 8f6f 	isb	sy
 8008684:	e00a      	b.n	800869c <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8008686:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008688:	2b00      	cmp	r3, #0
 800868a:	d007      	beq.n	800869c <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800868c:	4b39      	ldr	r3, [pc, #228]	@ (8008774 <xQueueGenericSend+0x200>)
 800868e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008692:	601a      	str	r2, [r3, #0]
 8008694:	f3bf 8f4f 	dsb	sy
 8008698:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800869c:	f002 fbbe 	bl	800ae1c <vPortExitCritical>
				return pdPASS;
 80086a0:	2301      	movs	r3, #1
 80086a2:	e063      	b.n	800876c <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	2b00      	cmp	r3, #0
 80086a8:	d103      	bne.n	80086b2 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80086aa:	f002 fbb7 	bl	800ae1c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80086ae:	2300      	movs	r3, #0
 80086b0:	e05c      	b.n	800876c <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80086b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80086b4:	2b00      	cmp	r3, #0
 80086b6:	d106      	bne.n	80086c6 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80086b8:	f107 0314 	add.w	r3, r7, #20
 80086bc:	4618      	mov	r0, r3
 80086be:	f001 fad9 	bl	8009c74 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80086c2:	2301      	movs	r3, #1
 80086c4:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80086c6:	f002 fba9 	bl	800ae1c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80086ca:	f001 f82f 	bl	800972c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80086ce:	f002 fb73 	bl	800adb8 <vPortEnterCritical>
 80086d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086d4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80086d8:	b25b      	sxtb	r3, r3
 80086da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80086de:	d103      	bne.n	80086e8 <xQueueGenericSend+0x174>
 80086e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086e2:	2200      	movs	r2, #0
 80086e4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80086e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086ea:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80086ee:	b25b      	sxtb	r3, r3
 80086f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80086f4:	d103      	bne.n	80086fe <xQueueGenericSend+0x18a>
 80086f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086f8:	2200      	movs	r2, #0
 80086fa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80086fe:	f002 fb8d 	bl	800ae1c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008702:	1d3a      	adds	r2, r7, #4
 8008704:	f107 0314 	add.w	r3, r7, #20
 8008708:	4611      	mov	r1, r2
 800870a:	4618      	mov	r0, r3
 800870c:	f001 fac8 	bl	8009ca0 <xTaskCheckForTimeOut>
 8008710:	4603      	mov	r3, r0
 8008712:	2b00      	cmp	r3, #0
 8008714:	d124      	bne.n	8008760 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8008716:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008718:	f000 fd04 	bl	8009124 <prvIsQueueFull>
 800871c:	4603      	mov	r3, r0
 800871e:	2b00      	cmp	r3, #0
 8008720:	d018      	beq.n	8008754 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8008722:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008724:	3310      	adds	r3, #16
 8008726:	687a      	ldr	r2, [r7, #4]
 8008728:	4611      	mov	r1, r2
 800872a:	4618      	mov	r0, r3
 800872c:	f001 f9ec 	bl	8009b08 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8008730:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008732:	f000 fc8f 	bl	8009054 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8008736:	f001 f807 	bl	8009748 <xTaskResumeAll>
 800873a:	4603      	mov	r3, r0
 800873c:	2b00      	cmp	r3, #0
 800873e:	f47f af7c 	bne.w	800863a <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8008742:	4b0c      	ldr	r3, [pc, #48]	@ (8008774 <xQueueGenericSend+0x200>)
 8008744:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008748:	601a      	str	r2, [r3, #0]
 800874a:	f3bf 8f4f 	dsb	sy
 800874e:	f3bf 8f6f 	isb	sy
 8008752:	e772      	b.n	800863a <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8008754:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008756:	f000 fc7d 	bl	8009054 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800875a:	f000 fff5 	bl	8009748 <xTaskResumeAll>
 800875e:	e76c      	b.n	800863a <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8008760:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008762:	f000 fc77 	bl	8009054 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008766:	f000 ffef 	bl	8009748 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800876a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800876c:	4618      	mov	r0, r3
 800876e:	3738      	adds	r7, #56	@ 0x38
 8008770:	46bd      	mov	sp, r7
 8008772:	bd80      	pop	{r7, pc}
 8008774:	e000ed04 	.word	0xe000ed04

08008778 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8008778:	b580      	push	{r7, lr}
 800877a:	b090      	sub	sp, #64	@ 0x40
 800877c:	af00      	add	r7, sp, #0
 800877e:	60f8      	str	r0, [r7, #12]
 8008780:	60b9      	str	r1, [r7, #8]
 8008782:	607a      	str	r2, [r7, #4]
 8008784:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8008786:	68fb      	ldr	r3, [r7, #12]
 8008788:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800878a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800878c:	2b00      	cmp	r3, #0
 800878e:	d10b      	bne.n	80087a8 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8008790:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008794:	f383 8811 	msr	BASEPRI, r3
 8008798:	f3bf 8f6f 	isb	sy
 800879c:	f3bf 8f4f 	dsb	sy
 80087a0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80087a2:	bf00      	nop
 80087a4:	bf00      	nop
 80087a6:	e7fd      	b.n	80087a4 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80087a8:	68bb      	ldr	r3, [r7, #8]
 80087aa:	2b00      	cmp	r3, #0
 80087ac:	d103      	bne.n	80087b6 <xQueueGenericSendFromISR+0x3e>
 80087ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80087b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80087b2:	2b00      	cmp	r3, #0
 80087b4:	d101      	bne.n	80087ba <xQueueGenericSendFromISR+0x42>
 80087b6:	2301      	movs	r3, #1
 80087b8:	e000      	b.n	80087bc <xQueueGenericSendFromISR+0x44>
 80087ba:	2300      	movs	r3, #0
 80087bc:	2b00      	cmp	r3, #0
 80087be:	d10b      	bne.n	80087d8 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 80087c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80087c4:	f383 8811 	msr	BASEPRI, r3
 80087c8:	f3bf 8f6f 	isb	sy
 80087cc:	f3bf 8f4f 	dsb	sy
 80087d0:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80087d2:	bf00      	nop
 80087d4:	bf00      	nop
 80087d6:	e7fd      	b.n	80087d4 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80087d8:	683b      	ldr	r3, [r7, #0]
 80087da:	2b02      	cmp	r3, #2
 80087dc:	d103      	bne.n	80087e6 <xQueueGenericSendFromISR+0x6e>
 80087de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80087e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80087e2:	2b01      	cmp	r3, #1
 80087e4:	d101      	bne.n	80087ea <xQueueGenericSendFromISR+0x72>
 80087e6:	2301      	movs	r3, #1
 80087e8:	e000      	b.n	80087ec <xQueueGenericSendFromISR+0x74>
 80087ea:	2300      	movs	r3, #0
 80087ec:	2b00      	cmp	r3, #0
 80087ee:	d10b      	bne.n	8008808 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80087f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80087f4:	f383 8811 	msr	BASEPRI, r3
 80087f8:	f3bf 8f6f 	isb	sy
 80087fc:	f3bf 8f4f 	dsb	sy
 8008800:	623b      	str	r3, [r7, #32]
}
 8008802:	bf00      	nop
 8008804:	bf00      	nop
 8008806:	e7fd      	b.n	8008804 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008808:	f002 fbb6 	bl	800af78 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800880c:	f3ef 8211 	mrs	r2, BASEPRI
 8008810:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008814:	f383 8811 	msr	BASEPRI, r3
 8008818:	f3bf 8f6f 	isb	sy
 800881c:	f3bf 8f4f 	dsb	sy
 8008820:	61fa      	str	r2, [r7, #28]
 8008822:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8008824:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008826:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008828:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800882a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800882c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800882e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008830:	429a      	cmp	r2, r3
 8008832:	d302      	bcc.n	800883a <xQueueGenericSendFromISR+0xc2>
 8008834:	683b      	ldr	r3, [r7, #0]
 8008836:	2b02      	cmp	r3, #2
 8008838:	d12f      	bne.n	800889a <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800883a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800883c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008840:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008844:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008846:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008848:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800884a:	683a      	ldr	r2, [r7, #0]
 800884c:	68b9      	ldr	r1, [r7, #8]
 800884e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8008850:	f000 fb70 	bl	8008f34 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8008854:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8008858:	f1b3 3fff 	cmp.w	r3, #4294967295
 800885c:	d112      	bne.n	8008884 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800885e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008860:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008862:	2b00      	cmp	r3, #0
 8008864:	d016      	beq.n	8008894 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008866:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008868:	3324      	adds	r3, #36	@ 0x24
 800886a:	4618      	mov	r0, r3
 800886c:	f001 f99e 	bl	8009bac <xTaskRemoveFromEventList>
 8008870:	4603      	mov	r3, r0
 8008872:	2b00      	cmp	r3, #0
 8008874:	d00e      	beq.n	8008894 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	2b00      	cmp	r3, #0
 800887a:	d00b      	beq.n	8008894 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	2201      	movs	r2, #1
 8008880:	601a      	str	r2, [r3, #0]
 8008882:	e007      	b.n	8008894 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8008884:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8008888:	3301      	adds	r3, #1
 800888a:	b2db      	uxtb	r3, r3
 800888c:	b25a      	sxtb	r2, r3
 800888e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008890:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8008894:	2301      	movs	r3, #1
 8008896:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8008898:	e001      	b.n	800889e <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800889a:	2300      	movs	r3, #0
 800889c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800889e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80088a0:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80088a2:	697b      	ldr	r3, [r7, #20]
 80088a4:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80088a8:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80088aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80088ac:	4618      	mov	r0, r3
 80088ae:	3740      	adds	r7, #64	@ 0x40
 80088b0:	46bd      	mov	sp, r7
 80088b2:	bd80      	pop	{r7, pc}

080088b4 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80088b4:	b580      	push	{r7, lr}
 80088b6:	b08e      	sub	sp, #56	@ 0x38
 80088b8:	af00      	add	r7, sp, #0
 80088ba:	6078      	str	r0, [r7, #4]
 80088bc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 80088c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088c4:	2b00      	cmp	r3, #0
 80088c6:	d10b      	bne.n	80088e0 <xQueueGiveFromISR+0x2c>
	__asm volatile
 80088c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088cc:	f383 8811 	msr	BASEPRI, r3
 80088d0:	f3bf 8f6f 	isb	sy
 80088d4:	f3bf 8f4f 	dsb	sy
 80088d8:	623b      	str	r3, [r7, #32]
}
 80088da:	bf00      	nop
 80088dc:	bf00      	nop
 80088de:	e7fd      	b.n	80088dc <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80088e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80088e4:	2b00      	cmp	r3, #0
 80088e6:	d00b      	beq.n	8008900 <xQueueGiveFromISR+0x4c>
	__asm volatile
 80088e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088ec:	f383 8811 	msr	BASEPRI, r3
 80088f0:	f3bf 8f6f 	isb	sy
 80088f4:	f3bf 8f4f 	dsb	sy
 80088f8:	61fb      	str	r3, [r7, #28]
}
 80088fa:	bf00      	nop
 80088fc:	bf00      	nop
 80088fe:	e7fd      	b.n	80088fc <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8008900:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008902:	681b      	ldr	r3, [r3, #0]
 8008904:	2b00      	cmp	r3, #0
 8008906:	d103      	bne.n	8008910 <xQueueGiveFromISR+0x5c>
 8008908:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800890a:	689b      	ldr	r3, [r3, #8]
 800890c:	2b00      	cmp	r3, #0
 800890e:	d101      	bne.n	8008914 <xQueueGiveFromISR+0x60>
 8008910:	2301      	movs	r3, #1
 8008912:	e000      	b.n	8008916 <xQueueGiveFromISR+0x62>
 8008914:	2300      	movs	r3, #0
 8008916:	2b00      	cmp	r3, #0
 8008918:	d10b      	bne.n	8008932 <xQueueGiveFromISR+0x7e>
	__asm volatile
 800891a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800891e:	f383 8811 	msr	BASEPRI, r3
 8008922:	f3bf 8f6f 	isb	sy
 8008926:	f3bf 8f4f 	dsb	sy
 800892a:	61bb      	str	r3, [r7, #24]
}
 800892c:	bf00      	nop
 800892e:	bf00      	nop
 8008930:	e7fd      	b.n	800892e <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008932:	f002 fb21 	bl	800af78 <vPortValidateInterruptPriority>
	__asm volatile
 8008936:	f3ef 8211 	mrs	r2, BASEPRI
 800893a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800893e:	f383 8811 	msr	BASEPRI, r3
 8008942:	f3bf 8f6f 	isb	sy
 8008946:	f3bf 8f4f 	dsb	sy
 800894a:	617a      	str	r2, [r7, #20]
 800894c:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800894e:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008950:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008952:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008954:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008956:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8008958:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800895a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800895c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800895e:	429a      	cmp	r2, r3
 8008960:	d22b      	bcs.n	80089ba <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8008962:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008964:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008968:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800896c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800896e:	1c5a      	adds	r2, r3, #1
 8008970:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008972:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8008974:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8008978:	f1b3 3fff 	cmp.w	r3, #4294967295
 800897c:	d112      	bne.n	80089a4 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800897e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008980:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008982:	2b00      	cmp	r3, #0
 8008984:	d016      	beq.n	80089b4 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008986:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008988:	3324      	adds	r3, #36	@ 0x24
 800898a:	4618      	mov	r0, r3
 800898c:	f001 f90e 	bl	8009bac <xTaskRemoveFromEventList>
 8008990:	4603      	mov	r3, r0
 8008992:	2b00      	cmp	r3, #0
 8008994:	d00e      	beq.n	80089b4 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8008996:	683b      	ldr	r3, [r7, #0]
 8008998:	2b00      	cmp	r3, #0
 800899a:	d00b      	beq.n	80089b4 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800899c:	683b      	ldr	r3, [r7, #0]
 800899e:	2201      	movs	r2, #1
 80089a0:	601a      	str	r2, [r3, #0]
 80089a2:	e007      	b.n	80089b4 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80089a4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80089a8:	3301      	adds	r3, #1
 80089aa:	b2db      	uxtb	r3, r3
 80089ac:	b25a      	sxtb	r2, r3
 80089ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089b0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80089b4:	2301      	movs	r3, #1
 80089b6:	637b      	str	r3, [r7, #52]	@ 0x34
 80089b8:	e001      	b.n	80089be <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80089ba:	2300      	movs	r3, #0
 80089bc:	637b      	str	r3, [r7, #52]	@ 0x34
 80089be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80089c0:	60fb      	str	r3, [r7, #12]
	__asm volatile
 80089c2:	68fb      	ldr	r3, [r7, #12]
 80089c4:	f383 8811 	msr	BASEPRI, r3
}
 80089c8:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80089ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80089cc:	4618      	mov	r0, r3
 80089ce:	3738      	adds	r7, #56	@ 0x38
 80089d0:	46bd      	mov	sp, r7
 80089d2:	bd80      	pop	{r7, pc}

080089d4 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80089d4:	b580      	push	{r7, lr}
 80089d6:	b08c      	sub	sp, #48	@ 0x30
 80089d8:	af00      	add	r7, sp, #0
 80089da:	60f8      	str	r0, [r7, #12]
 80089dc:	60b9      	str	r1, [r7, #8]
 80089de:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80089e0:	2300      	movs	r3, #0
 80089e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80089e4:	68fb      	ldr	r3, [r7, #12]
 80089e6:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80089e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80089ea:	2b00      	cmp	r3, #0
 80089ec:	d10b      	bne.n	8008a06 <xQueueReceive+0x32>
	__asm volatile
 80089ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089f2:	f383 8811 	msr	BASEPRI, r3
 80089f6:	f3bf 8f6f 	isb	sy
 80089fa:	f3bf 8f4f 	dsb	sy
 80089fe:	623b      	str	r3, [r7, #32]
}
 8008a00:	bf00      	nop
 8008a02:	bf00      	nop
 8008a04:	e7fd      	b.n	8008a02 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008a06:	68bb      	ldr	r3, [r7, #8]
 8008a08:	2b00      	cmp	r3, #0
 8008a0a:	d103      	bne.n	8008a14 <xQueueReceive+0x40>
 8008a0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a10:	2b00      	cmp	r3, #0
 8008a12:	d101      	bne.n	8008a18 <xQueueReceive+0x44>
 8008a14:	2301      	movs	r3, #1
 8008a16:	e000      	b.n	8008a1a <xQueueReceive+0x46>
 8008a18:	2300      	movs	r3, #0
 8008a1a:	2b00      	cmp	r3, #0
 8008a1c:	d10b      	bne.n	8008a36 <xQueueReceive+0x62>
	__asm volatile
 8008a1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a22:	f383 8811 	msr	BASEPRI, r3
 8008a26:	f3bf 8f6f 	isb	sy
 8008a2a:	f3bf 8f4f 	dsb	sy
 8008a2e:	61fb      	str	r3, [r7, #28]
}
 8008a30:	bf00      	nop
 8008a32:	bf00      	nop
 8008a34:	e7fd      	b.n	8008a32 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008a36:	f001 fa8f 	bl	8009f58 <xTaskGetSchedulerState>
 8008a3a:	4603      	mov	r3, r0
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	d102      	bne.n	8008a46 <xQueueReceive+0x72>
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	2b00      	cmp	r3, #0
 8008a44:	d101      	bne.n	8008a4a <xQueueReceive+0x76>
 8008a46:	2301      	movs	r3, #1
 8008a48:	e000      	b.n	8008a4c <xQueueReceive+0x78>
 8008a4a:	2300      	movs	r3, #0
 8008a4c:	2b00      	cmp	r3, #0
 8008a4e:	d10b      	bne.n	8008a68 <xQueueReceive+0x94>
	__asm volatile
 8008a50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a54:	f383 8811 	msr	BASEPRI, r3
 8008a58:	f3bf 8f6f 	isb	sy
 8008a5c:	f3bf 8f4f 	dsb	sy
 8008a60:	61bb      	str	r3, [r7, #24]
}
 8008a62:	bf00      	nop
 8008a64:	bf00      	nop
 8008a66:	e7fd      	b.n	8008a64 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008a68:	f002 f9a6 	bl	800adb8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008a6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a70:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008a72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a74:	2b00      	cmp	r3, #0
 8008a76:	d01f      	beq.n	8008ab8 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008a78:	68b9      	ldr	r1, [r7, #8]
 8008a7a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008a7c:	f000 fac4 	bl	8009008 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008a80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a82:	1e5a      	subs	r2, r3, #1
 8008a84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a86:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008a88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a8a:	691b      	ldr	r3, [r3, #16]
 8008a8c:	2b00      	cmp	r3, #0
 8008a8e:	d00f      	beq.n	8008ab0 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008a90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a92:	3310      	adds	r3, #16
 8008a94:	4618      	mov	r0, r3
 8008a96:	f001 f889 	bl	8009bac <xTaskRemoveFromEventList>
 8008a9a:	4603      	mov	r3, r0
 8008a9c:	2b00      	cmp	r3, #0
 8008a9e:	d007      	beq.n	8008ab0 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8008aa0:	4b3c      	ldr	r3, [pc, #240]	@ (8008b94 <xQueueReceive+0x1c0>)
 8008aa2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008aa6:	601a      	str	r2, [r3, #0]
 8008aa8:	f3bf 8f4f 	dsb	sy
 8008aac:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8008ab0:	f002 f9b4 	bl	800ae1c <vPortExitCritical>
				return pdPASS;
 8008ab4:	2301      	movs	r3, #1
 8008ab6:	e069      	b.n	8008b8c <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	2b00      	cmp	r3, #0
 8008abc:	d103      	bne.n	8008ac6 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008abe:	f002 f9ad 	bl	800ae1c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8008ac2:	2300      	movs	r3, #0
 8008ac4:	e062      	b.n	8008b8c <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008ac6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ac8:	2b00      	cmp	r3, #0
 8008aca:	d106      	bne.n	8008ada <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008acc:	f107 0310 	add.w	r3, r7, #16
 8008ad0:	4618      	mov	r0, r3
 8008ad2:	f001 f8cf 	bl	8009c74 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008ad6:	2301      	movs	r3, #1
 8008ad8:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008ada:	f002 f99f 	bl	800ae1c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008ade:	f000 fe25 	bl	800972c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008ae2:	f002 f969 	bl	800adb8 <vPortEnterCritical>
 8008ae6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ae8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008aec:	b25b      	sxtb	r3, r3
 8008aee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008af2:	d103      	bne.n	8008afc <xQueueReceive+0x128>
 8008af4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008af6:	2200      	movs	r2, #0
 8008af8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008afc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008afe:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008b02:	b25b      	sxtb	r3, r3
 8008b04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008b08:	d103      	bne.n	8008b12 <xQueueReceive+0x13e>
 8008b0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b0c:	2200      	movs	r2, #0
 8008b0e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008b12:	f002 f983 	bl	800ae1c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008b16:	1d3a      	adds	r2, r7, #4
 8008b18:	f107 0310 	add.w	r3, r7, #16
 8008b1c:	4611      	mov	r1, r2
 8008b1e:	4618      	mov	r0, r3
 8008b20:	f001 f8be 	bl	8009ca0 <xTaskCheckForTimeOut>
 8008b24:	4603      	mov	r3, r0
 8008b26:	2b00      	cmp	r3, #0
 8008b28:	d123      	bne.n	8008b72 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008b2a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008b2c:	f000 fae4 	bl	80090f8 <prvIsQueueEmpty>
 8008b30:	4603      	mov	r3, r0
 8008b32:	2b00      	cmp	r3, #0
 8008b34:	d017      	beq.n	8008b66 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008b36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b38:	3324      	adds	r3, #36	@ 0x24
 8008b3a:	687a      	ldr	r2, [r7, #4]
 8008b3c:	4611      	mov	r1, r2
 8008b3e:	4618      	mov	r0, r3
 8008b40:	f000 ffe2 	bl	8009b08 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008b44:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008b46:	f000 fa85 	bl	8009054 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008b4a:	f000 fdfd 	bl	8009748 <xTaskResumeAll>
 8008b4e:	4603      	mov	r3, r0
 8008b50:	2b00      	cmp	r3, #0
 8008b52:	d189      	bne.n	8008a68 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8008b54:	4b0f      	ldr	r3, [pc, #60]	@ (8008b94 <xQueueReceive+0x1c0>)
 8008b56:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008b5a:	601a      	str	r2, [r3, #0]
 8008b5c:	f3bf 8f4f 	dsb	sy
 8008b60:	f3bf 8f6f 	isb	sy
 8008b64:	e780      	b.n	8008a68 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8008b66:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008b68:	f000 fa74 	bl	8009054 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008b6c:	f000 fdec 	bl	8009748 <xTaskResumeAll>
 8008b70:	e77a      	b.n	8008a68 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8008b72:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008b74:	f000 fa6e 	bl	8009054 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008b78:	f000 fde6 	bl	8009748 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008b7c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008b7e:	f000 fabb 	bl	80090f8 <prvIsQueueEmpty>
 8008b82:	4603      	mov	r3, r0
 8008b84:	2b00      	cmp	r3, #0
 8008b86:	f43f af6f 	beq.w	8008a68 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8008b8a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8008b8c:	4618      	mov	r0, r3
 8008b8e:	3730      	adds	r7, #48	@ 0x30
 8008b90:	46bd      	mov	sp, r7
 8008b92:	bd80      	pop	{r7, pc}
 8008b94:	e000ed04 	.word	0xe000ed04

08008b98 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8008b98:	b580      	push	{r7, lr}
 8008b9a:	b08e      	sub	sp, #56	@ 0x38
 8008b9c:	af00      	add	r7, sp, #0
 8008b9e:	6078      	str	r0, [r7, #4]
 8008ba0:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8008ba2:	2300      	movs	r3, #0
 8008ba4:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8008baa:	2300      	movs	r3, #0
 8008bac:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8008bae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008bb0:	2b00      	cmp	r3, #0
 8008bb2:	d10b      	bne.n	8008bcc <xQueueSemaphoreTake+0x34>
	__asm volatile
 8008bb4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bb8:	f383 8811 	msr	BASEPRI, r3
 8008bbc:	f3bf 8f6f 	isb	sy
 8008bc0:	f3bf 8f4f 	dsb	sy
 8008bc4:	623b      	str	r3, [r7, #32]
}
 8008bc6:	bf00      	nop
 8008bc8:	bf00      	nop
 8008bca:	e7fd      	b.n	8008bc8 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8008bcc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008bce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008bd0:	2b00      	cmp	r3, #0
 8008bd2:	d00b      	beq.n	8008bec <xQueueSemaphoreTake+0x54>
	__asm volatile
 8008bd4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bd8:	f383 8811 	msr	BASEPRI, r3
 8008bdc:	f3bf 8f6f 	isb	sy
 8008be0:	f3bf 8f4f 	dsb	sy
 8008be4:	61fb      	str	r3, [r7, #28]
}
 8008be6:	bf00      	nop
 8008be8:	bf00      	nop
 8008bea:	e7fd      	b.n	8008be8 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008bec:	f001 f9b4 	bl	8009f58 <xTaskGetSchedulerState>
 8008bf0:	4603      	mov	r3, r0
 8008bf2:	2b00      	cmp	r3, #0
 8008bf4:	d102      	bne.n	8008bfc <xQueueSemaphoreTake+0x64>
 8008bf6:	683b      	ldr	r3, [r7, #0]
 8008bf8:	2b00      	cmp	r3, #0
 8008bfa:	d101      	bne.n	8008c00 <xQueueSemaphoreTake+0x68>
 8008bfc:	2301      	movs	r3, #1
 8008bfe:	e000      	b.n	8008c02 <xQueueSemaphoreTake+0x6a>
 8008c00:	2300      	movs	r3, #0
 8008c02:	2b00      	cmp	r3, #0
 8008c04:	d10b      	bne.n	8008c1e <xQueueSemaphoreTake+0x86>
	__asm volatile
 8008c06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c0a:	f383 8811 	msr	BASEPRI, r3
 8008c0e:	f3bf 8f6f 	isb	sy
 8008c12:	f3bf 8f4f 	dsb	sy
 8008c16:	61bb      	str	r3, [r7, #24]
}
 8008c18:	bf00      	nop
 8008c1a:	bf00      	nop
 8008c1c:	e7fd      	b.n	8008c1a <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008c1e:	f002 f8cb 	bl	800adb8 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8008c22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008c24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c26:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8008c28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c2a:	2b00      	cmp	r3, #0
 8008c2c:	d024      	beq.n	8008c78 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8008c2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c30:	1e5a      	subs	r2, r3, #1
 8008c32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008c34:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008c36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008c38:	681b      	ldr	r3, [r3, #0]
 8008c3a:	2b00      	cmp	r3, #0
 8008c3c:	d104      	bne.n	8008c48 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8008c3e:	f001 fb05 	bl	800a24c <pvTaskIncrementMutexHeldCount>
 8008c42:	4602      	mov	r2, r0
 8008c44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008c46:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008c48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008c4a:	691b      	ldr	r3, [r3, #16]
 8008c4c:	2b00      	cmp	r3, #0
 8008c4e:	d00f      	beq.n	8008c70 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008c50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008c52:	3310      	adds	r3, #16
 8008c54:	4618      	mov	r0, r3
 8008c56:	f000 ffa9 	bl	8009bac <xTaskRemoveFromEventList>
 8008c5a:	4603      	mov	r3, r0
 8008c5c:	2b00      	cmp	r3, #0
 8008c5e:	d007      	beq.n	8008c70 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8008c60:	4b54      	ldr	r3, [pc, #336]	@ (8008db4 <xQueueSemaphoreTake+0x21c>)
 8008c62:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008c66:	601a      	str	r2, [r3, #0]
 8008c68:	f3bf 8f4f 	dsb	sy
 8008c6c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8008c70:	f002 f8d4 	bl	800ae1c <vPortExitCritical>
				return pdPASS;
 8008c74:	2301      	movs	r3, #1
 8008c76:	e098      	b.n	8008daa <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008c78:	683b      	ldr	r3, [r7, #0]
 8008c7a:	2b00      	cmp	r3, #0
 8008c7c:	d112      	bne.n	8008ca4 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8008c7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c80:	2b00      	cmp	r3, #0
 8008c82:	d00b      	beq.n	8008c9c <xQueueSemaphoreTake+0x104>
	__asm volatile
 8008c84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c88:	f383 8811 	msr	BASEPRI, r3
 8008c8c:	f3bf 8f6f 	isb	sy
 8008c90:	f3bf 8f4f 	dsb	sy
 8008c94:	617b      	str	r3, [r7, #20]
}
 8008c96:	bf00      	nop
 8008c98:	bf00      	nop
 8008c9a:	e7fd      	b.n	8008c98 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8008c9c:	f002 f8be 	bl	800ae1c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8008ca0:	2300      	movs	r3, #0
 8008ca2:	e082      	b.n	8008daa <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008ca4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008ca6:	2b00      	cmp	r3, #0
 8008ca8:	d106      	bne.n	8008cb8 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008caa:	f107 030c 	add.w	r3, r7, #12
 8008cae:	4618      	mov	r0, r3
 8008cb0:	f000 ffe0 	bl	8009c74 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008cb4:	2301      	movs	r3, #1
 8008cb6:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008cb8:	f002 f8b0 	bl	800ae1c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008cbc:	f000 fd36 	bl	800972c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008cc0:	f002 f87a 	bl	800adb8 <vPortEnterCritical>
 8008cc4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008cc6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008cca:	b25b      	sxtb	r3, r3
 8008ccc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008cd0:	d103      	bne.n	8008cda <xQueueSemaphoreTake+0x142>
 8008cd2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008cd4:	2200      	movs	r2, #0
 8008cd6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008cda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008cdc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008ce0:	b25b      	sxtb	r3, r3
 8008ce2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ce6:	d103      	bne.n	8008cf0 <xQueueSemaphoreTake+0x158>
 8008ce8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008cea:	2200      	movs	r2, #0
 8008cec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008cf0:	f002 f894 	bl	800ae1c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008cf4:	463a      	mov	r2, r7
 8008cf6:	f107 030c 	add.w	r3, r7, #12
 8008cfa:	4611      	mov	r1, r2
 8008cfc:	4618      	mov	r0, r3
 8008cfe:	f000 ffcf 	bl	8009ca0 <xTaskCheckForTimeOut>
 8008d02:	4603      	mov	r3, r0
 8008d04:	2b00      	cmp	r3, #0
 8008d06:	d132      	bne.n	8008d6e <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008d08:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008d0a:	f000 f9f5 	bl	80090f8 <prvIsQueueEmpty>
 8008d0e:	4603      	mov	r3, r0
 8008d10:	2b00      	cmp	r3, #0
 8008d12:	d026      	beq.n	8008d62 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008d14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008d16:	681b      	ldr	r3, [r3, #0]
 8008d18:	2b00      	cmp	r3, #0
 8008d1a:	d109      	bne.n	8008d30 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8008d1c:	f002 f84c 	bl	800adb8 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008d20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008d22:	689b      	ldr	r3, [r3, #8]
 8008d24:	4618      	mov	r0, r3
 8008d26:	f001 f935 	bl	8009f94 <xTaskPriorityInherit>
 8008d2a:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8008d2c:	f002 f876 	bl	800ae1c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008d30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008d32:	3324      	adds	r3, #36	@ 0x24
 8008d34:	683a      	ldr	r2, [r7, #0]
 8008d36:	4611      	mov	r1, r2
 8008d38:	4618      	mov	r0, r3
 8008d3a:	f000 fee5 	bl	8009b08 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008d3e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008d40:	f000 f988 	bl	8009054 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008d44:	f000 fd00 	bl	8009748 <xTaskResumeAll>
 8008d48:	4603      	mov	r3, r0
 8008d4a:	2b00      	cmp	r3, #0
 8008d4c:	f47f af67 	bne.w	8008c1e <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8008d50:	4b18      	ldr	r3, [pc, #96]	@ (8008db4 <xQueueSemaphoreTake+0x21c>)
 8008d52:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008d56:	601a      	str	r2, [r3, #0]
 8008d58:	f3bf 8f4f 	dsb	sy
 8008d5c:	f3bf 8f6f 	isb	sy
 8008d60:	e75d      	b.n	8008c1e <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8008d62:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008d64:	f000 f976 	bl	8009054 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008d68:	f000 fcee 	bl	8009748 <xTaskResumeAll>
 8008d6c:	e757      	b.n	8008c1e <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8008d6e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008d70:	f000 f970 	bl	8009054 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008d74:	f000 fce8 	bl	8009748 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008d78:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008d7a:	f000 f9bd 	bl	80090f8 <prvIsQueueEmpty>
 8008d7e:	4603      	mov	r3, r0
 8008d80:	2b00      	cmp	r3, #0
 8008d82:	f43f af4c 	beq.w	8008c1e <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8008d86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d88:	2b00      	cmp	r3, #0
 8008d8a:	d00d      	beq.n	8008da8 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8008d8c:	f002 f814 	bl	800adb8 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8008d90:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008d92:	f000 f8b7 	bl	8008f04 <prvGetDisinheritPriorityAfterTimeout>
 8008d96:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8008d98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008d9a:	689b      	ldr	r3, [r3, #8]
 8008d9c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008d9e:	4618      	mov	r0, r3
 8008da0:	f001 f9d0 	bl	800a144 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8008da4:	f002 f83a 	bl	800ae1c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8008da8:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8008daa:	4618      	mov	r0, r3
 8008dac:	3738      	adds	r7, #56	@ 0x38
 8008dae:	46bd      	mov	sp, r7
 8008db0:	bd80      	pop	{r7, pc}
 8008db2:	bf00      	nop
 8008db4:	e000ed04 	.word	0xe000ed04

08008db8 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8008db8:	b580      	push	{r7, lr}
 8008dba:	b08e      	sub	sp, #56	@ 0x38
 8008dbc:	af00      	add	r7, sp, #0
 8008dbe:	60f8      	str	r0, [r7, #12]
 8008dc0:	60b9      	str	r1, [r7, #8]
 8008dc2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8008dc4:	68fb      	ldr	r3, [r7, #12]
 8008dc6:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8008dc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008dca:	2b00      	cmp	r3, #0
 8008dcc:	d10b      	bne.n	8008de6 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 8008dce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008dd2:	f383 8811 	msr	BASEPRI, r3
 8008dd6:	f3bf 8f6f 	isb	sy
 8008dda:	f3bf 8f4f 	dsb	sy
 8008dde:	623b      	str	r3, [r7, #32]
}
 8008de0:	bf00      	nop
 8008de2:	bf00      	nop
 8008de4:	e7fd      	b.n	8008de2 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008de6:	68bb      	ldr	r3, [r7, #8]
 8008de8:	2b00      	cmp	r3, #0
 8008dea:	d103      	bne.n	8008df4 <xQueueReceiveFromISR+0x3c>
 8008dec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008dee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008df0:	2b00      	cmp	r3, #0
 8008df2:	d101      	bne.n	8008df8 <xQueueReceiveFromISR+0x40>
 8008df4:	2301      	movs	r3, #1
 8008df6:	e000      	b.n	8008dfa <xQueueReceiveFromISR+0x42>
 8008df8:	2300      	movs	r3, #0
 8008dfa:	2b00      	cmp	r3, #0
 8008dfc:	d10b      	bne.n	8008e16 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 8008dfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e02:	f383 8811 	msr	BASEPRI, r3
 8008e06:	f3bf 8f6f 	isb	sy
 8008e0a:	f3bf 8f4f 	dsb	sy
 8008e0e:	61fb      	str	r3, [r7, #28]
}
 8008e10:	bf00      	nop
 8008e12:	bf00      	nop
 8008e14:	e7fd      	b.n	8008e12 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008e16:	f002 f8af 	bl	800af78 <vPortValidateInterruptPriority>
	__asm volatile
 8008e1a:	f3ef 8211 	mrs	r2, BASEPRI
 8008e1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e22:	f383 8811 	msr	BASEPRI, r3
 8008e26:	f3bf 8f6f 	isb	sy
 8008e2a:	f3bf 8f4f 	dsb	sy
 8008e2e:	61ba      	str	r2, [r7, #24]
 8008e30:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8008e32:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008e34:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008e36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e3a:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008e3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e3e:	2b00      	cmp	r3, #0
 8008e40:	d02f      	beq.n	8008ea2 <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8008e42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e44:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008e48:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008e4c:	68b9      	ldr	r1, [r7, #8]
 8008e4e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008e50:	f000 f8da 	bl	8009008 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008e54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e56:	1e5a      	subs	r2, r3, #1
 8008e58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e5a:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8008e5c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8008e60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e64:	d112      	bne.n	8008e8c <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008e66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e68:	691b      	ldr	r3, [r3, #16]
 8008e6a:	2b00      	cmp	r3, #0
 8008e6c:	d016      	beq.n	8008e9c <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008e6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e70:	3310      	adds	r3, #16
 8008e72:	4618      	mov	r0, r3
 8008e74:	f000 fe9a 	bl	8009bac <xTaskRemoveFromEventList>
 8008e78:	4603      	mov	r3, r0
 8008e7a:	2b00      	cmp	r3, #0
 8008e7c:	d00e      	beq.n	8008e9c <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	2b00      	cmp	r3, #0
 8008e82:	d00b      	beq.n	8008e9c <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	2201      	movs	r2, #1
 8008e88:	601a      	str	r2, [r3, #0]
 8008e8a:	e007      	b.n	8008e9c <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8008e8c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008e90:	3301      	adds	r3, #1
 8008e92:	b2db      	uxtb	r3, r3
 8008e94:	b25a      	sxtb	r2, r3
 8008e96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e98:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8008e9c:	2301      	movs	r3, #1
 8008e9e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008ea0:	e001      	b.n	8008ea6 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 8008ea2:	2300      	movs	r3, #0
 8008ea4:	637b      	str	r3, [r7, #52]	@ 0x34
 8008ea6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ea8:	613b      	str	r3, [r7, #16]
	__asm volatile
 8008eaa:	693b      	ldr	r3, [r7, #16]
 8008eac:	f383 8811 	msr	BASEPRI, r3
}
 8008eb0:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008eb2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8008eb4:	4618      	mov	r0, r3
 8008eb6:	3738      	adds	r7, #56	@ 0x38
 8008eb8:	46bd      	mov	sp, r7
 8008eba:	bd80      	pop	{r7, pc}

08008ebc <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8008ebc:	b580      	push	{r7, lr}
 8008ebe:	b084      	sub	sp, #16
 8008ec0:	af00      	add	r7, sp, #0
 8008ec2:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8008ec8:	68fb      	ldr	r3, [r7, #12]
 8008eca:	2b00      	cmp	r3, #0
 8008ecc:	d10b      	bne.n	8008ee6 <vQueueDelete+0x2a>
	__asm volatile
 8008ece:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ed2:	f383 8811 	msr	BASEPRI, r3
 8008ed6:	f3bf 8f6f 	isb	sy
 8008eda:	f3bf 8f4f 	dsb	sy
 8008ede:	60bb      	str	r3, [r7, #8]
}
 8008ee0:	bf00      	nop
 8008ee2:	bf00      	nop
 8008ee4:	e7fd      	b.n	8008ee2 <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8008ee6:	68f8      	ldr	r0, [r7, #12]
 8008ee8:	f000 f95e 	bl	80091a8 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8008eec:	68fb      	ldr	r3, [r7, #12]
 8008eee:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8008ef2:	2b00      	cmp	r3, #0
 8008ef4:	d102      	bne.n	8008efc <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 8008ef6:	68f8      	ldr	r0, [r7, #12]
 8008ef8:	f002 f94e 	bl	800b198 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8008efc:	bf00      	nop
 8008efe:	3710      	adds	r7, #16
 8008f00:	46bd      	mov	sp, r7
 8008f02:	bd80      	pop	{r7, pc}

08008f04 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8008f04:	b480      	push	{r7}
 8008f06:	b085      	sub	sp, #20
 8008f08:	af00      	add	r7, sp, #0
 8008f0a:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008f10:	2b00      	cmp	r3, #0
 8008f12:	d006      	beq.n	8008f22 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008f18:	681b      	ldr	r3, [r3, #0]
 8008f1a:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8008f1e:	60fb      	str	r3, [r7, #12]
 8008f20:	e001      	b.n	8008f26 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8008f22:	2300      	movs	r3, #0
 8008f24:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8008f26:	68fb      	ldr	r3, [r7, #12]
	}
 8008f28:	4618      	mov	r0, r3
 8008f2a:	3714      	adds	r7, #20
 8008f2c:	46bd      	mov	sp, r7
 8008f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f32:	4770      	bx	lr

08008f34 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8008f34:	b580      	push	{r7, lr}
 8008f36:	b086      	sub	sp, #24
 8008f38:	af00      	add	r7, sp, #0
 8008f3a:	60f8      	str	r0, [r7, #12]
 8008f3c:	60b9      	str	r1, [r7, #8]
 8008f3e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8008f40:	2300      	movs	r3, #0
 8008f42:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008f44:	68fb      	ldr	r3, [r7, #12]
 8008f46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f48:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8008f4a:	68fb      	ldr	r3, [r7, #12]
 8008f4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008f4e:	2b00      	cmp	r3, #0
 8008f50:	d10d      	bne.n	8008f6e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008f52:	68fb      	ldr	r3, [r7, #12]
 8008f54:	681b      	ldr	r3, [r3, #0]
 8008f56:	2b00      	cmp	r3, #0
 8008f58:	d14d      	bne.n	8008ff6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008f5a:	68fb      	ldr	r3, [r7, #12]
 8008f5c:	689b      	ldr	r3, [r3, #8]
 8008f5e:	4618      	mov	r0, r3
 8008f60:	f001 f880 	bl	800a064 <xTaskPriorityDisinherit>
 8008f64:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8008f66:	68fb      	ldr	r3, [r7, #12]
 8008f68:	2200      	movs	r2, #0
 8008f6a:	609a      	str	r2, [r3, #8]
 8008f6c:	e043      	b.n	8008ff6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	2b00      	cmp	r3, #0
 8008f72:	d119      	bne.n	8008fa8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008f74:	68fb      	ldr	r3, [r7, #12]
 8008f76:	6858      	ldr	r0, [r3, #4]
 8008f78:	68fb      	ldr	r3, [r7, #12]
 8008f7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008f7c:	461a      	mov	r2, r3
 8008f7e:	68b9      	ldr	r1, [r7, #8]
 8008f80:	f003 f885 	bl	800c08e <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008f84:	68fb      	ldr	r3, [r7, #12]
 8008f86:	685a      	ldr	r2, [r3, #4]
 8008f88:	68fb      	ldr	r3, [r7, #12]
 8008f8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008f8c:	441a      	add	r2, r3
 8008f8e:	68fb      	ldr	r3, [r7, #12]
 8008f90:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008f92:	68fb      	ldr	r3, [r7, #12]
 8008f94:	685a      	ldr	r2, [r3, #4]
 8008f96:	68fb      	ldr	r3, [r7, #12]
 8008f98:	689b      	ldr	r3, [r3, #8]
 8008f9a:	429a      	cmp	r2, r3
 8008f9c:	d32b      	bcc.n	8008ff6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8008f9e:	68fb      	ldr	r3, [r7, #12]
 8008fa0:	681a      	ldr	r2, [r3, #0]
 8008fa2:	68fb      	ldr	r3, [r7, #12]
 8008fa4:	605a      	str	r2, [r3, #4]
 8008fa6:	e026      	b.n	8008ff6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8008fa8:	68fb      	ldr	r3, [r7, #12]
 8008faa:	68d8      	ldr	r0, [r3, #12]
 8008fac:	68fb      	ldr	r3, [r7, #12]
 8008fae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008fb0:	461a      	mov	r2, r3
 8008fb2:	68b9      	ldr	r1, [r7, #8]
 8008fb4:	f003 f86b 	bl	800c08e <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8008fb8:	68fb      	ldr	r3, [r7, #12]
 8008fba:	68da      	ldr	r2, [r3, #12]
 8008fbc:	68fb      	ldr	r3, [r7, #12]
 8008fbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008fc0:	425b      	negs	r3, r3
 8008fc2:	441a      	add	r2, r3
 8008fc4:	68fb      	ldr	r3, [r7, #12]
 8008fc6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008fc8:	68fb      	ldr	r3, [r7, #12]
 8008fca:	68da      	ldr	r2, [r3, #12]
 8008fcc:	68fb      	ldr	r3, [r7, #12]
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	429a      	cmp	r2, r3
 8008fd2:	d207      	bcs.n	8008fe4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8008fd4:	68fb      	ldr	r3, [r7, #12]
 8008fd6:	689a      	ldr	r2, [r3, #8]
 8008fd8:	68fb      	ldr	r3, [r7, #12]
 8008fda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008fdc:	425b      	negs	r3, r3
 8008fde:	441a      	add	r2, r3
 8008fe0:	68fb      	ldr	r3, [r7, #12]
 8008fe2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	2b02      	cmp	r3, #2
 8008fe8:	d105      	bne.n	8008ff6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008fea:	693b      	ldr	r3, [r7, #16]
 8008fec:	2b00      	cmp	r3, #0
 8008fee:	d002      	beq.n	8008ff6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8008ff0:	693b      	ldr	r3, [r7, #16]
 8008ff2:	3b01      	subs	r3, #1
 8008ff4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8008ff6:	693b      	ldr	r3, [r7, #16]
 8008ff8:	1c5a      	adds	r2, r3, #1
 8008ffa:	68fb      	ldr	r3, [r7, #12]
 8008ffc:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8008ffe:	697b      	ldr	r3, [r7, #20]
}
 8009000:	4618      	mov	r0, r3
 8009002:	3718      	adds	r7, #24
 8009004:	46bd      	mov	sp, r7
 8009006:	bd80      	pop	{r7, pc}

08009008 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8009008:	b580      	push	{r7, lr}
 800900a:	b082      	sub	sp, #8
 800900c:	af00      	add	r7, sp, #0
 800900e:	6078      	str	r0, [r7, #4]
 8009010:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009016:	2b00      	cmp	r3, #0
 8009018:	d018      	beq.n	800904c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	68da      	ldr	r2, [r3, #12]
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009022:	441a      	add	r2, r3
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	68da      	ldr	r2, [r3, #12]
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	689b      	ldr	r3, [r3, #8]
 8009030:	429a      	cmp	r2, r3
 8009032:	d303      	bcc.n	800903c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	681a      	ldr	r2, [r3, #0]
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	68d9      	ldr	r1, [r3, #12]
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009044:	461a      	mov	r2, r3
 8009046:	6838      	ldr	r0, [r7, #0]
 8009048:	f003 f821 	bl	800c08e <memcpy>
	}
}
 800904c:	bf00      	nop
 800904e:	3708      	adds	r7, #8
 8009050:	46bd      	mov	sp, r7
 8009052:	bd80      	pop	{r7, pc}

08009054 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8009054:	b580      	push	{r7, lr}
 8009056:	b084      	sub	sp, #16
 8009058:	af00      	add	r7, sp, #0
 800905a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800905c:	f001 feac 	bl	800adb8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009066:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009068:	e011      	b.n	800908e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800906e:	2b00      	cmp	r3, #0
 8009070:	d012      	beq.n	8009098 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	3324      	adds	r3, #36	@ 0x24
 8009076:	4618      	mov	r0, r3
 8009078:	f000 fd98 	bl	8009bac <xTaskRemoveFromEventList>
 800907c:	4603      	mov	r3, r0
 800907e:	2b00      	cmp	r3, #0
 8009080:	d001      	beq.n	8009086 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8009082:	f000 fe71 	bl	8009d68 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8009086:	7bfb      	ldrb	r3, [r7, #15]
 8009088:	3b01      	subs	r3, #1
 800908a:	b2db      	uxtb	r3, r3
 800908c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800908e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009092:	2b00      	cmp	r3, #0
 8009094:	dce9      	bgt.n	800906a <prvUnlockQueue+0x16>
 8009096:	e000      	b.n	800909a <prvUnlockQueue+0x46>
					break;
 8009098:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	22ff      	movs	r2, #255	@ 0xff
 800909e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80090a2:	f001 febb 	bl	800ae1c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80090a6:	f001 fe87 	bl	800adb8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80090b0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80090b2:	e011      	b.n	80090d8 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	691b      	ldr	r3, [r3, #16]
 80090b8:	2b00      	cmp	r3, #0
 80090ba:	d012      	beq.n	80090e2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	3310      	adds	r3, #16
 80090c0:	4618      	mov	r0, r3
 80090c2:	f000 fd73 	bl	8009bac <xTaskRemoveFromEventList>
 80090c6:	4603      	mov	r3, r0
 80090c8:	2b00      	cmp	r3, #0
 80090ca:	d001      	beq.n	80090d0 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80090cc:	f000 fe4c 	bl	8009d68 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80090d0:	7bbb      	ldrb	r3, [r7, #14]
 80090d2:	3b01      	subs	r3, #1
 80090d4:	b2db      	uxtb	r3, r3
 80090d6:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80090d8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80090dc:	2b00      	cmp	r3, #0
 80090de:	dce9      	bgt.n	80090b4 <prvUnlockQueue+0x60>
 80090e0:	e000      	b.n	80090e4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80090e2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	22ff      	movs	r2, #255	@ 0xff
 80090e8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80090ec:	f001 fe96 	bl	800ae1c <vPortExitCritical>
}
 80090f0:	bf00      	nop
 80090f2:	3710      	adds	r7, #16
 80090f4:	46bd      	mov	sp, r7
 80090f6:	bd80      	pop	{r7, pc}

080090f8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80090f8:	b580      	push	{r7, lr}
 80090fa:	b084      	sub	sp, #16
 80090fc:	af00      	add	r7, sp, #0
 80090fe:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009100:	f001 fe5a 	bl	800adb8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009108:	2b00      	cmp	r3, #0
 800910a:	d102      	bne.n	8009112 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800910c:	2301      	movs	r3, #1
 800910e:	60fb      	str	r3, [r7, #12]
 8009110:	e001      	b.n	8009116 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8009112:	2300      	movs	r3, #0
 8009114:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8009116:	f001 fe81 	bl	800ae1c <vPortExitCritical>

	return xReturn;
 800911a:	68fb      	ldr	r3, [r7, #12]
}
 800911c:	4618      	mov	r0, r3
 800911e:	3710      	adds	r7, #16
 8009120:	46bd      	mov	sp, r7
 8009122:	bd80      	pop	{r7, pc}

08009124 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8009124:	b580      	push	{r7, lr}
 8009126:	b084      	sub	sp, #16
 8009128:	af00      	add	r7, sp, #0
 800912a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800912c:	f001 fe44 	bl	800adb8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009138:	429a      	cmp	r2, r3
 800913a:	d102      	bne.n	8009142 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800913c:	2301      	movs	r3, #1
 800913e:	60fb      	str	r3, [r7, #12]
 8009140:	e001      	b.n	8009146 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8009142:	2300      	movs	r3, #0
 8009144:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8009146:	f001 fe69 	bl	800ae1c <vPortExitCritical>

	return xReturn;
 800914a:	68fb      	ldr	r3, [r7, #12]
}
 800914c:	4618      	mov	r0, r3
 800914e:	3710      	adds	r7, #16
 8009150:	46bd      	mov	sp, r7
 8009152:	bd80      	pop	{r7, pc}

08009154 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8009154:	b480      	push	{r7}
 8009156:	b085      	sub	sp, #20
 8009158:	af00      	add	r7, sp, #0
 800915a:	6078      	str	r0, [r7, #4]
 800915c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800915e:	2300      	movs	r3, #0
 8009160:	60fb      	str	r3, [r7, #12]
 8009162:	e014      	b.n	800918e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8009164:	4a0f      	ldr	r2, [pc, #60]	@ (80091a4 <vQueueAddToRegistry+0x50>)
 8009166:	68fb      	ldr	r3, [r7, #12]
 8009168:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800916c:	2b00      	cmp	r3, #0
 800916e:	d10b      	bne.n	8009188 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8009170:	490c      	ldr	r1, [pc, #48]	@ (80091a4 <vQueueAddToRegistry+0x50>)
 8009172:	68fb      	ldr	r3, [r7, #12]
 8009174:	683a      	ldr	r2, [r7, #0]
 8009176:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800917a:	4a0a      	ldr	r2, [pc, #40]	@ (80091a4 <vQueueAddToRegistry+0x50>)
 800917c:	68fb      	ldr	r3, [r7, #12]
 800917e:	00db      	lsls	r3, r3, #3
 8009180:	4413      	add	r3, r2
 8009182:	687a      	ldr	r2, [r7, #4]
 8009184:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8009186:	e006      	b.n	8009196 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009188:	68fb      	ldr	r3, [r7, #12]
 800918a:	3301      	adds	r3, #1
 800918c:	60fb      	str	r3, [r7, #12]
 800918e:	68fb      	ldr	r3, [r7, #12]
 8009190:	2b07      	cmp	r3, #7
 8009192:	d9e7      	bls.n	8009164 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8009194:	bf00      	nop
 8009196:	bf00      	nop
 8009198:	3714      	adds	r7, #20
 800919a:	46bd      	mov	sp, r7
 800919c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091a0:	4770      	bx	lr
 80091a2:	bf00      	nop
 80091a4:	20000f9c 	.word	0x20000f9c

080091a8 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 80091a8:	b480      	push	{r7}
 80091aa:	b085      	sub	sp, #20
 80091ac:	af00      	add	r7, sp, #0
 80091ae:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80091b0:	2300      	movs	r3, #0
 80091b2:	60fb      	str	r3, [r7, #12]
 80091b4:	e016      	b.n	80091e4 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 80091b6:	4a10      	ldr	r2, [pc, #64]	@ (80091f8 <vQueueUnregisterQueue+0x50>)
 80091b8:	68fb      	ldr	r3, [r7, #12]
 80091ba:	00db      	lsls	r3, r3, #3
 80091bc:	4413      	add	r3, r2
 80091be:	685b      	ldr	r3, [r3, #4]
 80091c0:	687a      	ldr	r2, [r7, #4]
 80091c2:	429a      	cmp	r2, r3
 80091c4:	d10b      	bne.n	80091de <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 80091c6:	4a0c      	ldr	r2, [pc, #48]	@ (80091f8 <vQueueUnregisterQueue+0x50>)
 80091c8:	68fb      	ldr	r3, [r7, #12]
 80091ca:	2100      	movs	r1, #0
 80091cc:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 80091d0:	4a09      	ldr	r2, [pc, #36]	@ (80091f8 <vQueueUnregisterQueue+0x50>)
 80091d2:	68fb      	ldr	r3, [r7, #12]
 80091d4:	00db      	lsls	r3, r3, #3
 80091d6:	4413      	add	r3, r2
 80091d8:	2200      	movs	r2, #0
 80091da:	605a      	str	r2, [r3, #4]
				break;
 80091dc:	e006      	b.n	80091ec <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80091de:	68fb      	ldr	r3, [r7, #12]
 80091e0:	3301      	adds	r3, #1
 80091e2:	60fb      	str	r3, [r7, #12]
 80091e4:	68fb      	ldr	r3, [r7, #12]
 80091e6:	2b07      	cmp	r3, #7
 80091e8:	d9e5      	bls.n	80091b6 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 80091ea:	bf00      	nop
 80091ec:	bf00      	nop
 80091ee:	3714      	adds	r7, #20
 80091f0:	46bd      	mov	sp, r7
 80091f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091f6:	4770      	bx	lr
 80091f8:	20000f9c 	.word	0x20000f9c

080091fc <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80091fc:	b580      	push	{r7, lr}
 80091fe:	b086      	sub	sp, #24
 8009200:	af00      	add	r7, sp, #0
 8009202:	60f8      	str	r0, [r7, #12]
 8009204:	60b9      	str	r1, [r7, #8]
 8009206:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8009208:	68fb      	ldr	r3, [r7, #12]
 800920a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800920c:	f001 fdd4 	bl	800adb8 <vPortEnterCritical>
 8009210:	697b      	ldr	r3, [r7, #20]
 8009212:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009216:	b25b      	sxtb	r3, r3
 8009218:	f1b3 3fff 	cmp.w	r3, #4294967295
 800921c:	d103      	bne.n	8009226 <vQueueWaitForMessageRestricted+0x2a>
 800921e:	697b      	ldr	r3, [r7, #20]
 8009220:	2200      	movs	r2, #0
 8009222:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009226:	697b      	ldr	r3, [r7, #20]
 8009228:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800922c:	b25b      	sxtb	r3, r3
 800922e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009232:	d103      	bne.n	800923c <vQueueWaitForMessageRestricted+0x40>
 8009234:	697b      	ldr	r3, [r7, #20]
 8009236:	2200      	movs	r2, #0
 8009238:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800923c:	f001 fdee 	bl	800ae1c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8009240:	697b      	ldr	r3, [r7, #20]
 8009242:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009244:	2b00      	cmp	r3, #0
 8009246:	d106      	bne.n	8009256 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8009248:	697b      	ldr	r3, [r7, #20]
 800924a:	3324      	adds	r3, #36	@ 0x24
 800924c:	687a      	ldr	r2, [r7, #4]
 800924e:	68b9      	ldr	r1, [r7, #8]
 8009250:	4618      	mov	r0, r3
 8009252:	f000 fc7f 	bl	8009b54 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8009256:	6978      	ldr	r0, [r7, #20]
 8009258:	f7ff fefc 	bl	8009054 <prvUnlockQueue>
	}
 800925c:	bf00      	nop
 800925e:	3718      	adds	r7, #24
 8009260:	46bd      	mov	sp, r7
 8009262:	bd80      	pop	{r7, pc}

08009264 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8009264:	b580      	push	{r7, lr}
 8009266:	b08e      	sub	sp, #56	@ 0x38
 8009268:	af04      	add	r7, sp, #16
 800926a:	60f8      	str	r0, [r7, #12]
 800926c:	60b9      	str	r1, [r7, #8]
 800926e:	607a      	str	r2, [r7, #4]
 8009270:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8009272:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009274:	2b00      	cmp	r3, #0
 8009276:	d10b      	bne.n	8009290 <xTaskCreateStatic+0x2c>
	__asm volatile
 8009278:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800927c:	f383 8811 	msr	BASEPRI, r3
 8009280:	f3bf 8f6f 	isb	sy
 8009284:	f3bf 8f4f 	dsb	sy
 8009288:	623b      	str	r3, [r7, #32]
}
 800928a:	bf00      	nop
 800928c:	bf00      	nop
 800928e:	e7fd      	b.n	800928c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8009290:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009292:	2b00      	cmp	r3, #0
 8009294:	d10b      	bne.n	80092ae <xTaskCreateStatic+0x4a>
	__asm volatile
 8009296:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800929a:	f383 8811 	msr	BASEPRI, r3
 800929e:	f3bf 8f6f 	isb	sy
 80092a2:	f3bf 8f4f 	dsb	sy
 80092a6:	61fb      	str	r3, [r7, #28]
}
 80092a8:	bf00      	nop
 80092aa:	bf00      	nop
 80092ac:	e7fd      	b.n	80092aa <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80092ae:	23a8      	movs	r3, #168	@ 0xa8
 80092b0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80092b2:	693b      	ldr	r3, [r7, #16]
 80092b4:	2ba8      	cmp	r3, #168	@ 0xa8
 80092b6:	d00b      	beq.n	80092d0 <xTaskCreateStatic+0x6c>
	__asm volatile
 80092b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092bc:	f383 8811 	msr	BASEPRI, r3
 80092c0:	f3bf 8f6f 	isb	sy
 80092c4:	f3bf 8f4f 	dsb	sy
 80092c8:	61bb      	str	r3, [r7, #24]
}
 80092ca:	bf00      	nop
 80092cc:	bf00      	nop
 80092ce:	e7fd      	b.n	80092cc <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80092d0:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80092d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80092d4:	2b00      	cmp	r3, #0
 80092d6:	d01e      	beq.n	8009316 <xTaskCreateStatic+0xb2>
 80092d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80092da:	2b00      	cmp	r3, #0
 80092dc:	d01b      	beq.n	8009316 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80092de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80092e0:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80092e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092e4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80092e6:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80092e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092ea:	2202      	movs	r2, #2
 80092ec:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80092f0:	2300      	movs	r3, #0
 80092f2:	9303      	str	r3, [sp, #12]
 80092f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092f6:	9302      	str	r3, [sp, #8]
 80092f8:	f107 0314 	add.w	r3, r7, #20
 80092fc:	9301      	str	r3, [sp, #4]
 80092fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009300:	9300      	str	r3, [sp, #0]
 8009302:	683b      	ldr	r3, [r7, #0]
 8009304:	687a      	ldr	r2, [r7, #4]
 8009306:	68b9      	ldr	r1, [r7, #8]
 8009308:	68f8      	ldr	r0, [r7, #12]
 800930a:	f000 f851 	bl	80093b0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800930e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009310:	f000 f8f6 	bl	8009500 <prvAddNewTaskToReadyList>
 8009314:	e001      	b.n	800931a <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8009316:	2300      	movs	r3, #0
 8009318:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800931a:	697b      	ldr	r3, [r7, #20]
	}
 800931c:	4618      	mov	r0, r3
 800931e:	3728      	adds	r7, #40	@ 0x28
 8009320:	46bd      	mov	sp, r7
 8009322:	bd80      	pop	{r7, pc}

08009324 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8009324:	b580      	push	{r7, lr}
 8009326:	b08c      	sub	sp, #48	@ 0x30
 8009328:	af04      	add	r7, sp, #16
 800932a:	60f8      	str	r0, [r7, #12]
 800932c:	60b9      	str	r1, [r7, #8]
 800932e:	603b      	str	r3, [r7, #0]
 8009330:	4613      	mov	r3, r2
 8009332:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8009334:	88fb      	ldrh	r3, [r7, #6]
 8009336:	009b      	lsls	r3, r3, #2
 8009338:	4618      	mov	r0, r3
 800933a:	f001 fe5f 	bl	800affc <pvPortMalloc>
 800933e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8009340:	697b      	ldr	r3, [r7, #20]
 8009342:	2b00      	cmp	r3, #0
 8009344:	d00e      	beq.n	8009364 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8009346:	20a8      	movs	r0, #168	@ 0xa8
 8009348:	f001 fe58 	bl	800affc <pvPortMalloc>
 800934c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800934e:	69fb      	ldr	r3, [r7, #28]
 8009350:	2b00      	cmp	r3, #0
 8009352:	d003      	beq.n	800935c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8009354:	69fb      	ldr	r3, [r7, #28]
 8009356:	697a      	ldr	r2, [r7, #20]
 8009358:	631a      	str	r2, [r3, #48]	@ 0x30
 800935a:	e005      	b.n	8009368 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800935c:	6978      	ldr	r0, [r7, #20]
 800935e:	f001 ff1b 	bl	800b198 <vPortFree>
 8009362:	e001      	b.n	8009368 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8009364:	2300      	movs	r3, #0
 8009366:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8009368:	69fb      	ldr	r3, [r7, #28]
 800936a:	2b00      	cmp	r3, #0
 800936c:	d017      	beq.n	800939e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800936e:	69fb      	ldr	r3, [r7, #28]
 8009370:	2200      	movs	r2, #0
 8009372:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8009376:	88fa      	ldrh	r2, [r7, #6]
 8009378:	2300      	movs	r3, #0
 800937a:	9303      	str	r3, [sp, #12]
 800937c:	69fb      	ldr	r3, [r7, #28]
 800937e:	9302      	str	r3, [sp, #8]
 8009380:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009382:	9301      	str	r3, [sp, #4]
 8009384:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009386:	9300      	str	r3, [sp, #0]
 8009388:	683b      	ldr	r3, [r7, #0]
 800938a:	68b9      	ldr	r1, [r7, #8]
 800938c:	68f8      	ldr	r0, [r7, #12]
 800938e:	f000 f80f 	bl	80093b0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009392:	69f8      	ldr	r0, [r7, #28]
 8009394:	f000 f8b4 	bl	8009500 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8009398:	2301      	movs	r3, #1
 800939a:	61bb      	str	r3, [r7, #24]
 800939c:	e002      	b.n	80093a4 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800939e:	f04f 33ff 	mov.w	r3, #4294967295
 80093a2:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80093a4:	69bb      	ldr	r3, [r7, #24]
	}
 80093a6:	4618      	mov	r0, r3
 80093a8:	3720      	adds	r7, #32
 80093aa:	46bd      	mov	sp, r7
 80093ac:	bd80      	pop	{r7, pc}
	...

080093b0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80093b0:	b580      	push	{r7, lr}
 80093b2:	b088      	sub	sp, #32
 80093b4:	af00      	add	r7, sp, #0
 80093b6:	60f8      	str	r0, [r7, #12]
 80093b8:	60b9      	str	r1, [r7, #8]
 80093ba:	607a      	str	r2, [r7, #4]
 80093bc:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80093be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093c0:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	009b      	lsls	r3, r3, #2
 80093c6:	461a      	mov	r2, r3
 80093c8:	21a5      	movs	r1, #165	@ 0xa5
 80093ca:	f002 fd82 	bl	800bed2 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80093ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093d0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80093d8:	3b01      	subs	r3, #1
 80093da:	009b      	lsls	r3, r3, #2
 80093dc:	4413      	add	r3, r2
 80093de:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80093e0:	69bb      	ldr	r3, [r7, #24]
 80093e2:	f023 0307 	bic.w	r3, r3, #7
 80093e6:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80093e8:	69bb      	ldr	r3, [r7, #24]
 80093ea:	f003 0307 	and.w	r3, r3, #7
 80093ee:	2b00      	cmp	r3, #0
 80093f0:	d00b      	beq.n	800940a <prvInitialiseNewTask+0x5a>
	__asm volatile
 80093f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093f6:	f383 8811 	msr	BASEPRI, r3
 80093fa:	f3bf 8f6f 	isb	sy
 80093fe:	f3bf 8f4f 	dsb	sy
 8009402:	617b      	str	r3, [r7, #20]
}
 8009404:	bf00      	nop
 8009406:	bf00      	nop
 8009408:	e7fd      	b.n	8009406 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800940a:	68bb      	ldr	r3, [r7, #8]
 800940c:	2b00      	cmp	r3, #0
 800940e:	d01f      	beq.n	8009450 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009410:	2300      	movs	r3, #0
 8009412:	61fb      	str	r3, [r7, #28]
 8009414:	e012      	b.n	800943c <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009416:	68ba      	ldr	r2, [r7, #8]
 8009418:	69fb      	ldr	r3, [r7, #28]
 800941a:	4413      	add	r3, r2
 800941c:	7819      	ldrb	r1, [r3, #0]
 800941e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009420:	69fb      	ldr	r3, [r7, #28]
 8009422:	4413      	add	r3, r2
 8009424:	3334      	adds	r3, #52	@ 0x34
 8009426:	460a      	mov	r2, r1
 8009428:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800942a:	68ba      	ldr	r2, [r7, #8]
 800942c:	69fb      	ldr	r3, [r7, #28]
 800942e:	4413      	add	r3, r2
 8009430:	781b      	ldrb	r3, [r3, #0]
 8009432:	2b00      	cmp	r3, #0
 8009434:	d006      	beq.n	8009444 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009436:	69fb      	ldr	r3, [r7, #28]
 8009438:	3301      	adds	r3, #1
 800943a:	61fb      	str	r3, [r7, #28]
 800943c:	69fb      	ldr	r3, [r7, #28]
 800943e:	2b0f      	cmp	r3, #15
 8009440:	d9e9      	bls.n	8009416 <prvInitialiseNewTask+0x66>
 8009442:	e000      	b.n	8009446 <prvInitialiseNewTask+0x96>
			{
				break;
 8009444:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8009446:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009448:	2200      	movs	r2, #0
 800944a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800944e:	e003      	b.n	8009458 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8009450:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009452:	2200      	movs	r2, #0
 8009454:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8009458:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800945a:	2b37      	cmp	r3, #55	@ 0x37
 800945c:	d901      	bls.n	8009462 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800945e:	2337      	movs	r3, #55	@ 0x37
 8009460:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8009462:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009464:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009466:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8009468:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800946a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800946c:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800946e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009470:	2200      	movs	r2, #0
 8009472:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8009474:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009476:	3304      	adds	r3, #4
 8009478:	4618      	mov	r0, r3
 800947a:	f7fe fd7b 	bl	8007f74 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800947e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009480:	3318      	adds	r3, #24
 8009482:	4618      	mov	r0, r3
 8009484:	f7fe fd76 	bl	8007f74 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8009488:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800948a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800948c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800948e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009490:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8009494:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009496:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8009498:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800949a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800949c:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800949e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094a0:	2200      	movs	r2, #0
 80094a2:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80094a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094a8:	2200      	movs	r2, #0
 80094aa:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80094ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094b0:	3354      	adds	r3, #84	@ 0x54
 80094b2:	224c      	movs	r2, #76	@ 0x4c
 80094b4:	2100      	movs	r1, #0
 80094b6:	4618      	mov	r0, r3
 80094b8:	f002 fd0b 	bl	800bed2 <memset>
 80094bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094be:	4a0d      	ldr	r2, [pc, #52]	@ (80094f4 <prvInitialiseNewTask+0x144>)
 80094c0:	659a      	str	r2, [r3, #88]	@ 0x58
 80094c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094c4:	4a0c      	ldr	r2, [pc, #48]	@ (80094f8 <prvInitialiseNewTask+0x148>)
 80094c6:	65da      	str	r2, [r3, #92]	@ 0x5c
 80094c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094ca:	4a0c      	ldr	r2, [pc, #48]	@ (80094fc <prvInitialiseNewTask+0x14c>)
 80094cc:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80094ce:	683a      	ldr	r2, [r7, #0]
 80094d0:	68f9      	ldr	r1, [r7, #12]
 80094d2:	69b8      	ldr	r0, [r7, #24]
 80094d4:	f001 fb3c 	bl	800ab50 <pxPortInitialiseStack>
 80094d8:	4602      	mov	r2, r0
 80094da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094dc:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80094de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80094e0:	2b00      	cmp	r3, #0
 80094e2:	d002      	beq.n	80094ea <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80094e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80094e6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80094e8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80094ea:	bf00      	nop
 80094ec:	3720      	adds	r7, #32
 80094ee:	46bd      	mov	sp, r7
 80094f0:	bd80      	pop	{r7, pc}
 80094f2:	bf00      	nop
 80094f4:	20003d40 	.word	0x20003d40
 80094f8:	20003da8 	.word	0x20003da8
 80094fc:	20003e10 	.word	0x20003e10

08009500 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8009500:	b580      	push	{r7, lr}
 8009502:	b082      	sub	sp, #8
 8009504:	af00      	add	r7, sp, #0
 8009506:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8009508:	f001 fc56 	bl	800adb8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800950c:	4b2d      	ldr	r3, [pc, #180]	@ (80095c4 <prvAddNewTaskToReadyList+0xc4>)
 800950e:	681b      	ldr	r3, [r3, #0]
 8009510:	3301      	adds	r3, #1
 8009512:	4a2c      	ldr	r2, [pc, #176]	@ (80095c4 <prvAddNewTaskToReadyList+0xc4>)
 8009514:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8009516:	4b2c      	ldr	r3, [pc, #176]	@ (80095c8 <prvAddNewTaskToReadyList+0xc8>)
 8009518:	681b      	ldr	r3, [r3, #0]
 800951a:	2b00      	cmp	r3, #0
 800951c:	d109      	bne.n	8009532 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800951e:	4a2a      	ldr	r2, [pc, #168]	@ (80095c8 <prvAddNewTaskToReadyList+0xc8>)
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8009524:	4b27      	ldr	r3, [pc, #156]	@ (80095c4 <prvAddNewTaskToReadyList+0xc4>)
 8009526:	681b      	ldr	r3, [r3, #0]
 8009528:	2b01      	cmp	r3, #1
 800952a:	d110      	bne.n	800954e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800952c:	f000 fc40 	bl	8009db0 <prvInitialiseTaskLists>
 8009530:	e00d      	b.n	800954e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8009532:	4b26      	ldr	r3, [pc, #152]	@ (80095cc <prvAddNewTaskToReadyList+0xcc>)
 8009534:	681b      	ldr	r3, [r3, #0]
 8009536:	2b00      	cmp	r3, #0
 8009538:	d109      	bne.n	800954e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800953a:	4b23      	ldr	r3, [pc, #140]	@ (80095c8 <prvAddNewTaskToReadyList+0xc8>)
 800953c:	681b      	ldr	r3, [r3, #0]
 800953e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009544:	429a      	cmp	r2, r3
 8009546:	d802      	bhi.n	800954e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8009548:	4a1f      	ldr	r2, [pc, #124]	@ (80095c8 <prvAddNewTaskToReadyList+0xc8>)
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800954e:	4b20      	ldr	r3, [pc, #128]	@ (80095d0 <prvAddNewTaskToReadyList+0xd0>)
 8009550:	681b      	ldr	r3, [r3, #0]
 8009552:	3301      	adds	r3, #1
 8009554:	4a1e      	ldr	r2, [pc, #120]	@ (80095d0 <prvAddNewTaskToReadyList+0xd0>)
 8009556:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8009558:	4b1d      	ldr	r3, [pc, #116]	@ (80095d0 <prvAddNewTaskToReadyList+0xd0>)
 800955a:	681a      	ldr	r2, [r3, #0]
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009564:	4b1b      	ldr	r3, [pc, #108]	@ (80095d4 <prvAddNewTaskToReadyList+0xd4>)
 8009566:	681b      	ldr	r3, [r3, #0]
 8009568:	429a      	cmp	r2, r3
 800956a:	d903      	bls.n	8009574 <prvAddNewTaskToReadyList+0x74>
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009570:	4a18      	ldr	r2, [pc, #96]	@ (80095d4 <prvAddNewTaskToReadyList+0xd4>)
 8009572:	6013      	str	r3, [r2, #0]
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009578:	4613      	mov	r3, r2
 800957a:	009b      	lsls	r3, r3, #2
 800957c:	4413      	add	r3, r2
 800957e:	009b      	lsls	r3, r3, #2
 8009580:	4a15      	ldr	r2, [pc, #84]	@ (80095d8 <prvAddNewTaskToReadyList+0xd8>)
 8009582:	441a      	add	r2, r3
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	3304      	adds	r3, #4
 8009588:	4619      	mov	r1, r3
 800958a:	4610      	mov	r0, r2
 800958c:	f7fe fcff 	bl	8007f8e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8009590:	f001 fc44 	bl	800ae1c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8009594:	4b0d      	ldr	r3, [pc, #52]	@ (80095cc <prvAddNewTaskToReadyList+0xcc>)
 8009596:	681b      	ldr	r3, [r3, #0]
 8009598:	2b00      	cmp	r3, #0
 800959a:	d00e      	beq.n	80095ba <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800959c:	4b0a      	ldr	r3, [pc, #40]	@ (80095c8 <prvAddNewTaskToReadyList+0xc8>)
 800959e:	681b      	ldr	r3, [r3, #0]
 80095a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80095a6:	429a      	cmp	r2, r3
 80095a8:	d207      	bcs.n	80095ba <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80095aa:	4b0c      	ldr	r3, [pc, #48]	@ (80095dc <prvAddNewTaskToReadyList+0xdc>)
 80095ac:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80095b0:	601a      	str	r2, [r3, #0]
 80095b2:	f3bf 8f4f 	dsb	sy
 80095b6:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80095ba:	bf00      	nop
 80095bc:	3708      	adds	r7, #8
 80095be:	46bd      	mov	sp, r7
 80095c0:	bd80      	pop	{r7, pc}
 80095c2:	bf00      	nop
 80095c4:	200014b0 	.word	0x200014b0
 80095c8:	20000fdc 	.word	0x20000fdc
 80095cc:	200014bc 	.word	0x200014bc
 80095d0:	200014cc 	.word	0x200014cc
 80095d4:	200014b8 	.word	0x200014b8
 80095d8:	20000fe0 	.word	0x20000fe0
 80095dc:	e000ed04 	.word	0xe000ed04

080095e0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80095e0:	b580      	push	{r7, lr}
 80095e2:	b084      	sub	sp, #16
 80095e4:	af00      	add	r7, sp, #0
 80095e6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80095e8:	2300      	movs	r3, #0
 80095ea:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	2b00      	cmp	r3, #0
 80095f0:	d018      	beq.n	8009624 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80095f2:	4b14      	ldr	r3, [pc, #80]	@ (8009644 <vTaskDelay+0x64>)
 80095f4:	681b      	ldr	r3, [r3, #0]
 80095f6:	2b00      	cmp	r3, #0
 80095f8:	d00b      	beq.n	8009612 <vTaskDelay+0x32>
	__asm volatile
 80095fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095fe:	f383 8811 	msr	BASEPRI, r3
 8009602:	f3bf 8f6f 	isb	sy
 8009606:	f3bf 8f4f 	dsb	sy
 800960a:	60bb      	str	r3, [r7, #8]
}
 800960c:	bf00      	nop
 800960e:	bf00      	nop
 8009610:	e7fd      	b.n	800960e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8009612:	f000 f88b 	bl	800972c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8009616:	2100      	movs	r1, #0
 8009618:	6878      	ldr	r0, [r7, #4]
 800961a:	f000 fe2b 	bl	800a274 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800961e:	f000 f893 	bl	8009748 <xTaskResumeAll>
 8009622:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8009624:	68fb      	ldr	r3, [r7, #12]
 8009626:	2b00      	cmp	r3, #0
 8009628:	d107      	bne.n	800963a <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800962a:	4b07      	ldr	r3, [pc, #28]	@ (8009648 <vTaskDelay+0x68>)
 800962c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009630:	601a      	str	r2, [r3, #0]
 8009632:	f3bf 8f4f 	dsb	sy
 8009636:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800963a:	bf00      	nop
 800963c:	3710      	adds	r7, #16
 800963e:	46bd      	mov	sp, r7
 8009640:	bd80      	pop	{r7, pc}
 8009642:	bf00      	nop
 8009644:	200014d8 	.word	0x200014d8
 8009648:	e000ed04 	.word	0xe000ed04

0800964c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800964c:	b580      	push	{r7, lr}
 800964e:	b08a      	sub	sp, #40	@ 0x28
 8009650:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8009652:	2300      	movs	r3, #0
 8009654:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8009656:	2300      	movs	r3, #0
 8009658:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800965a:	463a      	mov	r2, r7
 800965c:	1d39      	adds	r1, r7, #4
 800965e:	f107 0308 	add.w	r3, r7, #8
 8009662:	4618      	mov	r0, r3
 8009664:	f7fe fc32 	bl	8007ecc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8009668:	6839      	ldr	r1, [r7, #0]
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	68ba      	ldr	r2, [r7, #8]
 800966e:	9202      	str	r2, [sp, #8]
 8009670:	9301      	str	r3, [sp, #4]
 8009672:	2300      	movs	r3, #0
 8009674:	9300      	str	r3, [sp, #0]
 8009676:	2300      	movs	r3, #0
 8009678:	460a      	mov	r2, r1
 800967a:	4924      	ldr	r1, [pc, #144]	@ (800970c <vTaskStartScheduler+0xc0>)
 800967c:	4824      	ldr	r0, [pc, #144]	@ (8009710 <vTaskStartScheduler+0xc4>)
 800967e:	f7ff fdf1 	bl	8009264 <xTaskCreateStatic>
 8009682:	4603      	mov	r3, r0
 8009684:	4a23      	ldr	r2, [pc, #140]	@ (8009714 <vTaskStartScheduler+0xc8>)
 8009686:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8009688:	4b22      	ldr	r3, [pc, #136]	@ (8009714 <vTaskStartScheduler+0xc8>)
 800968a:	681b      	ldr	r3, [r3, #0]
 800968c:	2b00      	cmp	r3, #0
 800968e:	d002      	beq.n	8009696 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8009690:	2301      	movs	r3, #1
 8009692:	617b      	str	r3, [r7, #20]
 8009694:	e001      	b.n	800969a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8009696:	2300      	movs	r3, #0
 8009698:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800969a:	697b      	ldr	r3, [r7, #20]
 800969c:	2b01      	cmp	r3, #1
 800969e:	d102      	bne.n	80096a6 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80096a0:	f000 fe3c 	bl	800a31c <xTimerCreateTimerTask>
 80096a4:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80096a6:	697b      	ldr	r3, [r7, #20]
 80096a8:	2b01      	cmp	r3, #1
 80096aa:	d11b      	bne.n	80096e4 <vTaskStartScheduler+0x98>
	__asm volatile
 80096ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80096b0:	f383 8811 	msr	BASEPRI, r3
 80096b4:	f3bf 8f6f 	isb	sy
 80096b8:	f3bf 8f4f 	dsb	sy
 80096bc:	613b      	str	r3, [r7, #16]
}
 80096be:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80096c0:	4b15      	ldr	r3, [pc, #84]	@ (8009718 <vTaskStartScheduler+0xcc>)
 80096c2:	681b      	ldr	r3, [r3, #0]
 80096c4:	3354      	adds	r3, #84	@ 0x54
 80096c6:	4a15      	ldr	r2, [pc, #84]	@ (800971c <vTaskStartScheduler+0xd0>)
 80096c8:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80096ca:	4b15      	ldr	r3, [pc, #84]	@ (8009720 <vTaskStartScheduler+0xd4>)
 80096cc:	f04f 32ff 	mov.w	r2, #4294967295
 80096d0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80096d2:	4b14      	ldr	r3, [pc, #80]	@ (8009724 <vTaskStartScheduler+0xd8>)
 80096d4:	2201      	movs	r2, #1
 80096d6:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80096d8:	4b13      	ldr	r3, [pc, #76]	@ (8009728 <vTaskStartScheduler+0xdc>)
 80096da:	2200      	movs	r2, #0
 80096dc:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80096de:	f001 fac7 	bl	800ac70 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80096e2:	e00f      	b.n	8009704 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80096e4:	697b      	ldr	r3, [r7, #20]
 80096e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80096ea:	d10b      	bne.n	8009704 <vTaskStartScheduler+0xb8>
	__asm volatile
 80096ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80096f0:	f383 8811 	msr	BASEPRI, r3
 80096f4:	f3bf 8f6f 	isb	sy
 80096f8:	f3bf 8f4f 	dsb	sy
 80096fc:	60fb      	str	r3, [r7, #12]
}
 80096fe:	bf00      	nop
 8009700:	bf00      	nop
 8009702:	e7fd      	b.n	8009700 <vTaskStartScheduler+0xb4>
}
 8009704:	bf00      	nop
 8009706:	3718      	adds	r7, #24
 8009708:	46bd      	mov	sp, r7
 800970a:	bd80      	pop	{r7, pc}
 800970c:	0800e234 	.word	0x0800e234
 8009710:	08009d81 	.word	0x08009d81
 8009714:	200014d4 	.word	0x200014d4
 8009718:	20000fdc 	.word	0x20000fdc
 800971c:	2000001c 	.word	0x2000001c
 8009720:	200014d0 	.word	0x200014d0
 8009724:	200014bc 	.word	0x200014bc
 8009728:	200014b4 	.word	0x200014b4

0800972c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800972c:	b480      	push	{r7}
 800972e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8009730:	4b04      	ldr	r3, [pc, #16]	@ (8009744 <vTaskSuspendAll+0x18>)
 8009732:	681b      	ldr	r3, [r3, #0]
 8009734:	3301      	adds	r3, #1
 8009736:	4a03      	ldr	r2, [pc, #12]	@ (8009744 <vTaskSuspendAll+0x18>)
 8009738:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800973a:	bf00      	nop
 800973c:	46bd      	mov	sp, r7
 800973e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009742:	4770      	bx	lr
 8009744:	200014d8 	.word	0x200014d8

08009748 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8009748:	b580      	push	{r7, lr}
 800974a:	b084      	sub	sp, #16
 800974c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800974e:	2300      	movs	r3, #0
 8009750:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8009752:	2300      	movs	r3, #0
 8009754:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8009756:	4b42      	ldr	r3, [pc, #264]	@ (8009860 <xTaskResumeAll+0x118>)
 8009758:	681b      	ldr	r3, [r3, #0]
 800975a:	2b00      	cmp	r3, #0
 800975c:	d10b      	bne.n	8009776 <xTaskResumeAll+0x2e>
	__asm volatile
 800975e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009762:	f383 8811 	msr	BASEPRI, r3
 8009766:	f3bf 8f6f 	isb	sy
 800976a:	f3bf 8f4f 	dsb	sy
 800976e:	603b      	str	r3, [r7, #0]
}
 8009770:	bf00      	nop
 8009772:	bf00      	nop
 8009774:	e7fd      	b.n	8009772 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8009776:	f001 fb1f 	bl	800adb8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800977a:	4b39      	ldr	r3, [pc, #228]	@ (8009860 <xTaskResumeAll+0x118>)
 800977c:	681b      	ldr	r3, [r3, #0]
 800977e:	3b01      	subs	r3, #1
 8009780:	4a37      	ldr	r2, [pc, #220]	@ (8009860 <xTaskResumeAll+0x118>)
 8009782:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009784:	4b36      	ldr	r3, [pc, #216]	@ (8009860 <xTaskResumeAll+0x118>)
 8009786:	681b      	ldr	r3, [r3, #0]
 8009788:	2b00      	cmp	r3, #0
 800978a:	d162      	bne.n	8009852 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800978c:	4b35      	ldr	r3, [pc, #212]	@ (8009864 <xTaskResumeAll+0x11c>)
 800978e:	681b      	ldr	r3, [r3, #0]
 8009790:	2b00      	cmp	r3, #0
 8009792:	d05e      	beq.n	8009852 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009794:	e02f      	b.n	80097f6 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009796:	4b34      	ldr	r3, [pc, #208]	@ (8009868 <xTaskResumeAll+0x120>)
 8009798:	68db      	ldr	r3, [r3, #12]
 800979a:	68db      	ldr	r3, [r3, #12]
 800979c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800979e:	68fb      	ldr	r3, [r7, #12]
 80097a0:	3318      	adds	r3, #24
 80097a2:	4618      	mov	r0, r3
 80097a4:	f7fe fc50 	bl	8008048 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80097a8:	68fb      	ldr	r3, [r7, #12]
 80097aa:	3304      	adds	r3, #4
 80097ac:	4618      	mov	r0, r3
 80097ae:	f7fe fc4b 	bl	8008048 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80097b2:	68fb      	ldr	r3, [r7, #12]
 80097b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80097b6:	4b2d      	ldr	r3, [pc, #180]	@ (800986c <xTaskResumeAll+0x124>)
 80097b8:	681b      	ldr	r3, [r3, #0]
 80097ba:	429a      	cmp	r2, r3
 80097bc:	d903      	bls.n	80097c6 <xTaskResumeAll+0x7e>
 80097be:	68fb      	ldr	r3, [r7, #12]
 80097c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80097c2:	4a2a      	ldr	r2, [pc, #168]	@ (800986c <xTaskResumeAll+0x124>)
 80097c4:	6013      	str	r3, [r2, #0]
 80097c6:	68fb      	ldr	r3, [r7, #12]
 80097c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80097ca:	4613      	mov	r3, r2
 80097cc:	009b      	lsls	r3, r3, #2
 80097ce:	4413      	add	r3, r2
 80097d0:	009b      	lsls	r3, r3, #2
 80097d2:	4a27      	ldr	r2, [pc, #156]	@ (8009870 <xTaskResumeAll+0x128>)
 80097d4:	441a      	add	r2, r3
 80097d6:	68fb      	ldr	r3, [r7, #12]
 80097d8:	3304      	adds	r3, #4
 80097da:	4619      	mov	r1, r3
 80097dc:	4610      	mov	r0, r2
 80097de:	f7fe fbd6 	bl	8007f8e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80097e2:	68fb      	ldr	r3, [r7, #12]
 80097e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80097e6:	4b23      	ldr	r3, [pc, #140]	@ (8009874 <xTaskResumeAll+0x12c>)
 80097e8:	681b      	ldr	r3, [r3, #0]
 80097ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80097ec:	429a      	cmp	r2, r3
 80097ee:	d302      	bcc.n	80097f6 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 80097f0:	4b21      	ldr	r3, [pc, #132]	@ (8009878 <xTaskResumeAll+0x130>)
 80097f2:	2201      	movs	r2, #1
 80097f4:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80097f6:	4b1c      	ldr	r3, [pc, #112]	@ (8009868 <xTaskResumeAll+0x120>)
 80097f8:	681b      	ldr	r3, [r3, #0]
 80097fa:	2b00      	cmp	r3, #0
 80097fc:	d1cb      	bne.n	8009796 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80097fe:	68fb      	ldr	r3, [r7, #12]
 8009800:	2b00      	cmp	r3, #0
 8009802:	d001      	beq.n	8009808 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8009804:	f000 fb78 	bl	8009ef8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8009808:	4b1c      	ldr	r3, [pc, #112]	@ (800987c <xTaskResumeAll+0x134>)
 800980a:	681b      	ldr	r3, [r3, #0]
 800980c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	2b00      	cmp	r3, #0
 8009812:	d010      	beq.n	8009836 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8009814:	f000 f858 	bl	80098c8 <xTaskIncrementTick>
 8009818:	4603      	mov	r3, r0
 800981a:	2b00      	cmp	r3, #0
 800981c:	d002      	beq.n	8009824 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800981e:	4b16      	ldr	r3, [pc, #88]	@ (8009878 <xTaskResumeAll+0x130>)
 8009820:	2201      	movs	r2, #1
 8009822:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	3b01      	subs	r3, #1
 8009828:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	2b00      	cmp	r3, #0
 800982e:	d1f1      	bne.n	8009814 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8009830:	4b12      	ldr	r3, [pc, #72]	@ (800987c <xTaskResumeAll+0x134>)
 8009832:	2200      	movs	r2, #0
 8009834:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8009836:	4b10      	ldr	r3, [pc, #64]	@ (8009878 <xTaskResumeAll+0x130>)
 8009838:	681b      	ldr	r3, [r3, #0]
 800983a:	2b00      	cmp	r3, #0
 800983c:	d009      	beq.n	8009852 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800983e:	2301      	movs	r3, #1
 8009840:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8009842:	4b0f      	ldr	r3, [pc, #60]	@ (8009880 <xTaskResumeAll+0x138>)
 8009844:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009848:	601a      	str	r2, [r3, #0]
 800984a:	f3bf 8f4f 	dsb	sy
 800984e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009852:	f001 fae3 	bl	800ae1c <vPortExitCritical>

	return xAlreadyYielded;
 8009856:	68bb      	ldr	r3, [r7, #8]
}
 8009858:	4618      	mov	r0, r3
 800985a:	3710      	adds	r7, #16
 800985c:	46bd      	mov	sp, r7
 800985e:	bd80      	pop	{r7, pc}
 8009860:	200014d8 	.word	0x200014d8
 8009864:	200014b0 	.word	0x200014b0
 8009868:	20001470 	.word	0x20001470
 800986c:	200014b8 	.word	0x200014b8
 8009870:	20000fe0 	.word	0x20000fe0
 8009874:	20000fdc 	.word	0x20000fdc
 8009878:	200014c4 	.word	0x200014c4
 800987c:	200014c0 	.word	0x200014c0
 8009880:	e000ed04 	.word	0xe000ed04

08009884 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8009884:	b480      	push	{r7}
 8009886:	b083      	sub	sp, #12
 8009888:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800988a:	4b05      	ldr	r3, [pc, #20]	@ (80098a0 <xTaskGetTickCount+0x1c>)
 800988c:	681b      	ldr	r3, [r3, #0]
 800988e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8009890:	687b      	ldr	r3, [r7, #4]
}
 8009892:	4618      	mov	r0, r3
 8009894:	370c      	adds	r7, #12
 8009896:	46bd      	mov	sp, r7
 8009898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800989c:	4770      	bx	lr
 800989e:	bf00      	nop
 80098a0:	200014b4 	.word	0x200014b4

080098a4 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 80098a4:	b580      	push	{r7, lr}
 80098a6:	b082      	sub	sp, #8
 80098a8:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80098aa:	f001 fb65 	bl	800af78 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 80098ae:	2300      	movs	r3, #0
 80098b0:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 80098b2:	4b04      	ldr	r3, [pc, #16]	@ (80098c4 <xTaskGetTickCountFromISR+0x20>)
 80098b4:	681b      	ldr	r3, [r3, #0]
 80098b6:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80098b8:	683b      	ldr	r3, [r7, #0]
}
 80098ba:	4618      	mov	r0, r3
 80098bc:	3708      	adds	r7, #8
 80098be:	46bd      	mov	sp, r7
 80098c0:	bd80      	pop	{r7, pc}
 80098c2:	bf00      	nop
 80098c4:	200014b4 	.word	0x200014b4

080098c8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80098c8:	b580      	push	{r7, lr}
 80098ca:	b086      	sub	sp, #24
 80098cc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80098ce:	2300      	movs	r3, #0
 80098d0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80098d2:	4b4f      	ldr	r3, [pc, #316]	@ (8009a10 <xTaskIncrementTick+0x148>)
 80098d4:	681b      	ldr	r3, [r3, #0]
 80098d6:	2b00      	cmp	r3, #0
 80098d8:	f040 8090 	bne.w	80099fc <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80098dc:	4b4d      	ldr	r3, [pc, #308]	@ (8009a14 <xTaskIncrementTick+0x14c>)
 80098de:	681b      	ldr	r3, [r3, #0]
 80098e0:	3301      	adds	r3, #1
 80098e2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80098e4:	4a4b      	ldr	r2, [pc, #300]	@ (8009a14 <xTaskIncrementTick+0x14c>)
 80098e6:	693b      	ldr	r3, [r7, #16]
 80098e8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80098ea:	693b      	ldr	r3, [r7, #16]
 80098ec:	2b00      	cmp	r3, #0
 80098ee:	d121      	bne.n	8009934 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80098f0:	4b49      	ldr	r3, [pc, #292]	@ (8009a18 <xTaskIncrementTick+0x150>)
 80098f2:	681b      	ldr	r3, [r3, #0]
 80098f4:	681b      	ldr	r3, [r3, #0]
 80098f6:	2b00      	cmp	r3, #0
 80098f8:	d00b      	beq.n	8009912 <xTaskIncrementTick+0x4a>
	__asm volatile
 80098fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80098fe:	f383 8811 	msr	BASEPRI, r3
 8009902:	f3bf 8f6f 	isb	sy
 8009906:	f3bf 8f4f 	dsb	sy
 800990a:	603b      	str	r3, [r7, #0]
}
 800990c:	bf00      	nop
 800990e:	bf00      	nop
 8009910:	e7fd      	b.n	800990e <xTaskIncrementTick+0x46>
 8009912:	4b41      	ldr	r3, [pc, #260]	@ (8009a18 <xTaskIncrementTick+0x150>)
 8009914:	681b      	ldr	r3, [r3, #0]
 8009916:	60fb      	str	r3, [r7, #12]
 8009918:	4b40      	ldr	r3, [pc, #256]	@ (8009a1c <xTaskIncrementTick+0x154>)
 800991a:	681b      	ldr	r3, [r3, #0]
 800991c:	4a3e      	ldr	r2, [pc, #248]	@ (8009a18 <xTaskIncrementTick+0x150>)
 800991e:	6013      	str	r3, [r2, #0]
 8009920:	4a3e      	ldr	r2, [pc, #248]	@ (8009a1c <xTaskIncrementTick+0x154>)
 8009922:	68fb      	ldr	r3, [r7, #12]
 8009924:	6013      	str	r3, [r2, #0]
 8009926:	4b3e      	ldr	r3, [pc, #248]	@ (8009a20 <xTaskIncrementTick+0x158>)
 8009928:	681b      	ldr	r3, [r3, #0]
 800992a:	3301      	adds	r3, #1
 800992c:	4a3c      	ldr	r2, [pc, #240]	@ (8009a20 <xTaskIncrementTick+0x158>)
 800992e:	6013      	str	r3, [r2, #0]
 8009930:	f000 fae2 	bl	8009ef8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8009934:	4b3b      	ldr	r3, [pc, #236]	@ (8009a24 <xTaskIncrementTick+0x15c>)
 8009936:	681b      	ldr	r3, [r3, #0]
 8009938:	693a      	ldr	r2, [r7, #16]
 800993a:	429a      	cmp	r2, r3
 800993c:	d349      	bcc.n	80099d2 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800993e:	4b36      	ldr	r3, [pc, #216]	@ (8009a18 <xTaskIncrementTick+0x150>)
 8009940:	681b      	ldr	r3, [r3, #0]
 8009942:	681b      	ldr	r3, [r3, #0]
 8009944:	2b00      	cmp	r3, #0
 8009946:	d104      	bne.n	8009952 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009948:	4b36      	ldr	r3, [pc, #216]	@ (8009a24 <xTaskIncrementTick+0x15c>)
 800994a:	f04f 32ff 	mov.w	r2, #4294967295
 800994e:	601a      	str	r2, [r3, #0]
					break;
 8009950:	e03f      	b.n	80099d2 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009952:	4b31      	ldr	r3, [pc, #196]	@ (8009a18 <xTaskIncrementTick+0x150>)
 8009954:	681b      	ldr	r3, [r3, #0]
 8009956:	68db      	ldr	r3, [r3, #12]
 8009958:	68db      	ldr	r3, [r3, #12]
 800995a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800995c:	68bb      	ldr	r3, [r7, #8]
 800995e:	685b      	ldr	r3, [r3, #4]
 8009960:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8009962:	693a      	ldr	r2, [r7, #16]
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	429a      	cmp	r2, r3
 8009968:	d203      	bcs.n	8009972 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800996a:	4a2e      	ldr	r2, [pc, #184]	@ (8009a24 <xTaskIncrementTick+0x15c>)
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8009970:	e02f      	b.n	80099d2 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009972:	68bb      	ldr	r3, [r7, #8]
 8009974:	3304      	adds	r3, #4
 8009976:	4618      	mov	r0, r3
 8009978:	f7fe fb66 	bl	8008048 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800997c:	68bb      	ldr	r3, [r7, #8]
 800997e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009980:	2b00      	cmp	r3, #0
 8009982:	d004      	beq.n	800998e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009984:	68bb      	ldr	r3, [r7, #8]
 8009986:	3318      	adds	r3, #24
 8009988:	4618      	mov	r0, r3
 800998a:	f7fe fb5d 	bl	8008048 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800998e:	68bb      	ldr	r3, [r7, #8]
 8009990:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009992:	4b25      	ldr	r3, [pc, #148]	@ (8009a28 <xTaskIncrementTick+0x160>)
 8009994:	681b      	ldr	r3, [r3, #0]
 8009996:	429a      	cmp	r2, r3
 8009998:	d903      	bls.n	80099a2 <xTaskIncrementTick+0xda>
 800999a:	68bb      	ldr	r3, [r7, #8]
 800999c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800999e:	4a22      	ldr	r2, [pc, #136]	@ (8009a28 <xTaskIncrementTick+0x160>)
 80099a0:	6013      	str	r3, [r2, #0]
 80099a2:	68bb      	ldr	r3, [r7, #8]
 80099a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80099a6:	4613      	mov	r3, r2
 80099a8:	009b      	lsls	r3, r3, #2
 80099aa:	4413      	add	r3, r2
 80099ac:	009b      	lsls	r3, r3, #2
 80099ae:	4a1f      	ldr	r2, [pc, #124]	@ (8009a2c <xTaskIncrementTick+0x164>)
 80099b0:	441a      	add	r2, r3
 80099b2:	68bb      	ldr	r3, [r7, #8]
 80099b4:	3304      	adds	r3, #4
 80099b6:	4619      	mov	r1, r3
 80099b8:	4610      	mov	r0, r2
 80099ba:	f7fe fae8 	bl	8007f8e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80099be:	68bb      	ldr	r3, [r7, #8]
 80099c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80099c2:	4b1b      	ldr	r3, [pc, #108]	@ (8009a30 <xTaskIncrementTick+0x168>)
 80099c4:	681b      	ldr	r3, [r3, #0]
 80099c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80099c8:	429a      	cmp	r2, r3
 80099ca:	d3b8      	bcc.n	800993e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80099cc:	2301      	movs	r3, #1
 80099ce:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80099d0:	e7b5      	b.n	800993e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80099d2:	4b17      	ldr	r3, [pc, #92]	@ (8009a30 <xTaskIncrementTick+0x168>)
 80099d4:	681b      	ldr	r3, [r3, #0]
 80099d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80099d8:	4914      	ldr	r1, [pc, #80]	@ (8009a2c <xTaskIncrementTick+0x164>)
 80099da:	4613      	mov	r3, r2
 80099dc:	009b      	lsls	r3, r3, #2
 80099de:	4413      	add	r3, r2
 80099e0:	009b      	lsls	r3, r3, #2
 80099e2:	440b      	add	r3, r1
 80099e4:	681b      	ldr	r3, [r3, #0]
 80099e6:	2b01      	cmp	r3, #1
 80099e8:	d901      	bls.n	80099ee <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 80099ea:	2301      	movs	r3, #1
 80099ec:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80099ee:	4b11      	ldr	r3, [pc, #68]	@ (8009a34 <xTaskIncrementTick+0x16c>)
 80099f0:	681b      	ldr	r3, [r3, #0]
 80099f2:	2b00      	cmp	r3, #0
 80099f4:	d007      	beq.n	8009a06 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 80099f6:	2301      	movs	r3, #1
 80099f8:	617b      	str	r3, [r7, #20]
 80099fa:	e004      	b.n	8009a06 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80099fc:	4b0e      	ldr	r3, [pc, #56]	@ (8009a38 <xTaskIncrementTick+0x170>)
 80099fe:	681b      	ldr	r3, [r3, #0]
 8009a00:	3301      	adds	r3, #1
 8009a02:	4a0d      	ldr	r2, [pc, #52]	@ (8009a38 <xTaskIncrementTick+0x170>)
 8009a04:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8009a06:	697b      	ldr	r3, [r7, #20]
}
 8009a08:	4618      	mov	r0, r3
 8009a0a:	3718      	adds	r7, #24
 8009a0c:	46bd      	mov	sp, r7
 8009a0e:	bd80      	pop	{r7, pc}
 8009a10:	200014d8 	.word	0x200014d8
 8009a14:	200014b4 	.word	0x200014b4
 8009a18:	20001468 	.word	0x20001468
 8009a1c:	2000146c 	.word	0x2000146c
 8009a20:	200014c8 	.word	0x200014c8
 8009a24:	200014d0 	.word	0x200014d0
 8009a28:	200014b8 	.word	0x200014b8
 8009a2c:	20000fe0 	.word	0x20000fe0
 8009a30:	20000fdc 	.word	0x20000fdc
 8009a34:	200014c4 	.word	0x200014c4
 8009a38:	200014c0 	.word	0x200014c0

08009a3c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8009a3c:	b480      	push	{r7}
 8009a3e:	b085      	sub	sp, #20
 8009a40:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8009a42:	4b2b      	ldr	r3, [pc, #172]	@ (8009af0 <vTaskSwitchContext+0xb4>)
 8009a44:	681b      	ldr	r3, [r3, #0]
 8009a46:	2b00      	cmp	r3, #0
 8009a48:	d003      	beq.n	8009a52 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8009a4a:	4b2a      	ldr	r3, [pc, #168]	@ (8009af4 <vTaskSwitchContext+0xb8>)
 8009a4c:	2201      	movs	r2, #1
 8009a4e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8009a50:	e047      	b.n	8009ae2 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8009a52:	4b28      	ldr	r3, [pc, #160]	@ (8009af4 <vTaskSwitchContext+0xb8>)
 8009a54:	2200      	movs	r2, #0
 8009a56:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009a58:	4b27      	ldr	r3, [pc, #156]	@ (8009af8 <vTaskSwitchContext+0xbc>)
 8009a5a:	681b      	ldr	r3, [r3, #0]
 8009a5c:	60fb      	str	r3, [r7, #12]
 8009a5e:	e011      	b.n	8009a84 <vTaskSwitchContext+0x48>
 8009a60:	68fb      	ldr	r3, [r7, #12]
 8009a62:	2b00      	cmp	r3, #0
 8009a64:	d10b      	bne.n	8009a7e <vTaskSwitchContext+0x42>
	__asm volatile
 8009a66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a6a:	f383 8811 	msr	BASEPRI, r3
 8009a6e:	f3bf 8f6f 	isb	sy
 8009a72:	f3bf 8f4f 	dsb	sy
 8009a76:	607b      	str	r3, [r7, #4]
}
 8009a78:	bf00      	nop
 8009a7a:	bf00      	nop
 8009a7c:	e7fd      	b.n	8009a7a <vTaskSwitchContext+0x3e>
 8009a7e:	68fb      	ldr	r3, [r7, #12]
 8009a80:	3b01      	subs	r3, #1
 8009a82:	60fb      	str	r3, [r7, #12]
 8009a84:	491d      	ldr	r1, [pc, #116]	@ (8009afc <vTaskSwitchContext+0xc0>)
 8009a86:	68fa      	ldr	r2, [r7, #12]
 8009a88:	4613      	mov	r3, r2
 8009a8a:	009b      	lsls	r3, r3, #2
 8009a8c:	4413      	add	r3, r2
 8009a8e:	009b      	lsls	r3, r3, #2
 8009a90:	440b      	add	r3, r1
 8009a92:	681b      	ldr	r3, [r3, #0]
 8009a94:	2b00      	cmp	r3, #0
 8009a96:	d0e3      	beq.n	8009a60 <vTaskSwitchContext+0x24>
 8009a98:	68fa      	ldr	r2, [r7, #12]
 8009a9a:	4613      	mov	r3, r2
 8009a9c:	009b      	lsls	r3, r3, #2
 8009a9e:	4413      	add	r3, r2
 8009aa0:	009b      	lsls	r3, r3, #2
 8009aa2:	4a16      	ldr	r2, [pc, #88]	@ (8009afc <vTaskSwitchContext+0xc0>)
 8009aa4:	4413      	add	r3, r2
 8009aa6:	60bb      	str	r3, [r7, #8]
 8009aa8:	68bb      	ldr	r3, [r7, #8]
 8009aaa:	685b      	ldr	r3, [r3, #4]
 8009aac:	685a      	ldr	r2, [r3, #4]
 8009aae:	68bb      	ldr	r3, [r7, #8]
 8009ab0:	605a      	str	r2, [r3, #4]
 8009ab2:	68bb      	ldr	r3, [r7, #8]
 8009ab4:	685a      	ldr	r2, [r3, #4]
 8009ab6:	68bb      	ldr	r3, [r7, #8]
 8009ab8:	3308      	adds	r3, #8
 8009aba:	429a      	cmp	r2, r3
 8009abc:	d104      	bne.n	8009ac8 <vTaskSwitchContext+0x8c>
 8009abe:	68bb      	ldr	r3, [r7, #8]
 8009ac0:	685b      	ldr	r3, [r3, #4]
 8009ac2:	685a      	ldr	r2, [r3, #4]
 8009ac4:	68bb      	ldr	r3, [r7, #8]
 8009ac6:	605a      	str	r2, [r3, #4]
 8009ac8:	68bb      	ldr	r3, [r7, #8]
 8009aca:	685b      	ldr	r3, [r3, #4]
 8009acc:	68db      	ldr	r3, [r3, #12]
 8009ace:	4a0c      	ldr	r2, [pc, #48]	@ (8009b00 <vTaskSwitchContext+0xc4>)
 8009ad0:	6013      	str	r3, [r2, #0]
 8009ad2:	4a09      	ldr	r2, [pc, #36]	@ (8009af8 <vTaskSwitchContext+0xbc>)
 8009ad4:	68fb      	ldr	r3, [r7, #12]
 8009ad6:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8009ad8:	4b09      	ldr	r3, [pc, #36]	@ (8009b00 <vTaskSwitchContext+0xc4>)
 8009ada:	681b      	ldr	r3, [r3, #0]
 8009adc:	3354      	adds	r3, #84	@ 0x54
 8009ade:	4a09      	ldr	r2, [pc, #36]	@ (8009b04 <vTaskSwitchContext+0xc8>)
 8009ae0:	6013      	str	r3, [r2, #0]
}
 8009ae2:	bf00      	nop
 8009ae4:	3714      	adds	r7, #20
 8009ae6:	46bd      	mov	sp, r7
 8009ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aec:	4770      	bx	lr
 8009aee:	bf00      	nop
 8009af0:	200014d8 	.word	0x200014d8
 8009af4:	200014c4 	.word	0x200014c4
 8009af8:	200014b8 	.word	0x200014b8
 8009afc:	20000fe0 	.word	0x20000fe0
 8009b00:	20000fdc 	.word	0x20000fdc
 8009b04:	2000001c 	.word	0x2000001c

08009b08 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8009b08:	b580      	push	{r7, lr}
 8009b0a:	b084      	sub	sp, #16
 8009b0c:	af00      	add	r7, sp, #0
 8009b0e:	6078      	str	r0, [r7, #4]
 8009b10:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	2b00      	cmp	r3, #0
 8009b16:	d10b      	bne.n	8009b30 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8009b18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b1c:	f383 8811 	msr	BASEPRI, r3
 8009b20:	f3bf 8f6f 	isb	sy
 8009b24:	f3bf 8f4f 	dsb	sy
 8009b28:	60fb      	str	r3, [r7, #12]
}
 8009b2a:	bf00      	nop
 8009b2c:	bf00      	nop
 8009b2e:	e7fd      	b.n	8009b2c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009b30:	4b07      	ldr	r3, [pc, #28]	@ (8009b50 <vTaskPlaceOnEventList+0x48>)
 8009b32:	681b      	ldr	r3, [r3, #0]
 8009b34:	3318      	adds	r3, #24
 8009b36:	4619      	mov	r1, r3
 8009b38:	6878      	ldr	r0, [r7, #4]
 8009b3a:	f7fe fa4c 	bl	8007fd6 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8009b3e:	2101      	movs	r1, #1
 8009b40:	6838      	ldr	r0, [r7, #0]
 8009b42:	f000 fb97 	bl	800a274 <prvAddCurrentTaskToDelayedList>
}
 8009b46:	bf00      	nop
 8009b48:	3710      	adds	r7, #16
 8009b4a:	46bd      	mov	sp, r7
 8009b4c:	bd80      	pop	{r7, pc}
 8009b4e:	bf00      	nop
 8009b50:	20000fdc 	.word	0x20000fdc

08009b54 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8009b54:	b580      	push	{r7, lr}
 8009b56:	b086      	sub	sp, #24
 8009b58:	af00      	add	r7, sp, #0
 8009b5a:	60f8      	str	r0, [r7, #12]
 8009b5c:	60b9      	str	r1, [r7, #8]
 8009b5e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8009b60:	68fb      	ldr	r3, [r7, #12]
 8009b62:	2b00      	cmp	r3, #0
 8009b64:	d10b      	bne.n	8009b7e <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8009b66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b6a:	f383 8811 	msr	BASEPRI, r3
 8009b6e:	f3bf 8f6f 	isb	sy
 8009b72:	f3bf 8f4f 	dsb	sy
 8009b76:	617b      	str	r3, [r7, #20]
}
 8009b78:	bf00      	nop
 8009b7a:	bf00      	nop
 8009b7c:	e7fd      	b.n	8009b7a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009b7e:	4b0a      	ldr	r3, [pc, #40]	@ (8009ba8 <vTaskPlaceOnEventListRestricted+0x54>)
 8009b80:	681b      	ldr	r3, [r3, #0]
 8009b82:	3318      	adds	r3, #24
 8009b84:	4619      	mov	r1, r3
 8009b86:	68f8      	ldr	r0, [r7, #12]
 8009b88:	f7fe fa01 	bl	8007f8e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	2b00      	cmp	r3, #0
 8009b90:	d002      	beq.n	8009b98 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8009b92:	f04f 33ff 	mov.w	r3, #4294967295
 8009b96:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8009b98:	6879      	ldr	r1, [r7, #4]
 8009b9a:	68b8      	ldr	r0, [r7, #8]
 8009b9c:	f000 fb6a 	bl	800a274 <prvAddCurrentTaskToDelayedList>
	}
 8009ba0:	bf00      	nop
 8009ba2:	3718      	adds	r7, #24
 8009ba4:	46bd      	mov	sp, r7
 8009ba6:	bd80      	pop	{r7, pc}
 8009ba8:	20000fdc 	.word	0x20000fdc

08009bac <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8009bac:	b580      	push	{r7, lr}
 8009bae:	b086      	sub	sp, #24
 8009bb0:	af00      	add	r7, sp, #0
 8009bb2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	68db      	ldr	r3, [r3, #12]
 8009bb8:	68db      	ldr	r3, [r3, #12]
 8009bba:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8009bbc:	693b      	ldr	r3, [r7, #16]
 8009bbe:	2b00      	cmp	r3, #0
 8009bc0:	d10b      	bne.n	8009bda <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8009bc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009bc6:	f383 8811 	msr	BASEPRI, r3
 8009bca:	f3bf 8f6f 	isb	sy
 8009bce:	f3bf 8f4f 	dsb	sy
 8009bd2:	60fb      	str	r3, [r7, #12]
}
 8009bd4:	bf00      	nop
 8009bd6:	bf00      	nop
 8009bd8:	e7fd      	b.n	8009bd6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8009bda:	693b      	ldr	r3, [r7, #16]
 8009bdc:	3318      	adds	r3, #24
 8009bde:	4618      	mov	r0, r3
 8009be0:	f7fe fa32 	bl	8008048 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009be4:	4b1d      	ldr	r3, [pc, #116]	@ (8009c5c <xTaskRemoveFromEventList+0xb0>)
 8009be6:	681b      	ldr	r3, [r3, #0]
 8009be8:	2b00      	cmp	r3, #0
 8009bea:	d11d      	bne.n	8009c28 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8009bec:	693b      	ldr	r3, [r7, #16]
 8009bee:	3304      	adds	r3, #4
 8009bf0:	4618      	mov	r0, r3
 8009bf2:	f7fe fa29 	bl	8008048 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8009bf6:	693b      	ldr	r3, [r7, #16]
 8009bf8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009bfa:	4b19      	ldr	r3, [pc, #100]	@ (8009c60 <xTaskRemoveFromEventList+0xb4>)
 8009bfc:	681b      	ldr	r3, [r3, #0]
 8009bfe:	429a      	cmp	r2, r3
 8009c00:	d903      	bls.n	8009c0a <xTaskRemoveFromEventList+0x5e>
 8009c02:	693b      	ldr	r3, [r7, #16]
 8009c04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009c06:	4a16      	ldr	r2, [pc, #88]	@ (8009c60 <xTaskRemoveFromEventList+0xb4>)
 8009c08:	6013      	str	r3, [r2, #0]
 8009c0a:	693b      	ldr	r3, [r7, #16]
 8009c0c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009c0e:	4613      	mov	r3, r2
 8009c10:	009b      	lsls	r3, r3, #2
 8009c12:	4413      	add	r3, r2
 8009c14:	009b      	lsls	r3, r3, #2
 8009c16:	4a13      	ldr	r2, [pc, #76]	@ (8009c64 <xTaskRemoveFromEventList+0xb8>)
 8009c18:	441a      	add	r2, r3
 8009c1a:	693b      	ldr	r3, [r7, #16]
 8009c1c:	3304      	adds	r3, #4
 8009c1e:	4619      	mov	r1, r3
 8009c20:	4610      	mov	r0, r2
 8009c22:	f7fe f9b4 	bl	8007f8e <vListInsertEnd>
 8009c26:	e005      	b.n	8009c34 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8009c28:	693b      	ldr	r3, [r7, #16]
 8009c2a:	3318      	adds	r3, #24
 8009c2c:	4619      	mov	r1, r3
 8009c2e:	480e      	ldr	r0, [pc, #56]	@ (8009c68 <xTaskRemoveFromEventList+0xbc>)
 8009c30:	f7fe f9ad 	bl	8007f8e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009c34:	693b      	ldr	r3, [r7, #16]
 8009c36:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009c38:	4b0c      	ldr	r3, [pc, #48]	@ (8009c6c <xTaskRemoveFromEventList+0xc0>)
 8009c3a:	681b      	ldr	r3, [r3, #0]
 8009c3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009c3e:	429a      	cmp	r2, r3
 8009c40:	d905      	bls.n	8009c4e <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8009c42:	2301      	movs	r3, #1
 8009c44:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8009c46:	4b0a      	ldr	r3, [pc, #40]	@ (8009c70 <xTaskRemoveFromEventList+0xc4>)
 8009c48:	2201      	movs	r2, #1
 8009c4a:	601a      	str	r2, [r3, #0]
 8009c4c:	e001      	b.n	8009c52 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8009c4e:	2300      	movs	r3, #0
 8009c50:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8009c52:	697b      	ldr	r3, [r7, #20]
}
 8009c54:	4618      	mov	r0, r3
 8009c56:	3718      	adds	r7, #24
 8009c58:	46bd      	mov	sp, r7
 8009c5a:	bd80      	pop	{r7, pc}
 8009c5c:	200014d8 	.word	0x200014d8
 8009c60:	200014b8 	.word	0x200014b8
 8009c64:	20000fe0 	.word	0x20000fe0
 8009c68:	20001470 	.word	0x20001470
 8009c6c:	20000fdc 	.word	0x20000fdc
 8009c70:	200014c4 	.word	0x200014c4

08009c74 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8009c74:	b480      	push	{r7}
 8009c76:	b083      	sub	sp, #12
 8009c78:	af00      	add	r7, sp, #0
 8009c7a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8009c7c:	4b06      	ldr	r3, [pc, #24]	@ (8009c98 <vTaskInternalSetTimeOutState+0x24>)
 8009c7e:	681a      	ldr	r2, [r3, #0]
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8009c84:	4b05      	ldr	r3, [pc, #20]	@ (8009c9c <vTaskInternalSetTimeOutState+0x28>)
 8009c86:	681a      	ldr	r2, [r3, #0]
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	605a      	str	r2, [r3, #4]
}
 8009c8c:	bf00      	nop
 8009c8e:	370c      	adds	r7, #12
 8009c90:	46bd      	mov	sp, r7
 8009c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c96:	4770      	bx	lr
 8009c98:	200014c8 	.word	0x200014c8
 8009c9c:	200014b4 	.word	0x200014b4

08009ca0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8009ca0:	b580      	push	{r7, lr}
 8009ca2:	b088      	sub	sp, #32
 8009ca4:	af00      	add	r7, sp, #0
 8009ca6:	6078      	str	r0, [r7, #4]
 8009ca8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	2b00      	cmp	r3, #0
 8009cae:	d10b      	bne.n	8009cc8 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8009cb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009cb4:	f383 8811 	msr	BASEPRI, r3
 8009cb8:	f3bf 8f6f 	isb	sy
 8009cbc:	f3bf 8f4f 	dsb	sy
 8009cc0:	613b      	str	r3, [r7, #16]
}
 8009cc2:	bf00      	nop
 8009cc4:	bf00      	nop
 8009cc6:	e7fd      	b.n	8009cc4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8009cc8:	683b      	ldr	r3, [r7, #0]
 8009cca:	2b00      	cmp	r3, #0
 8009ccc:	d10b      	bne.n	8009ce6 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8009cce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009cd2:	f383 8811 	msr	BASEPRI, r3
 8009cd6:	f3bf 8f6f 	isb	sy
 8009cda:	f3bf 8f4f 	dsb	sy
 8009cde:	60fb      	str	r3, [r7, #12]
}
 8009ce0:	bf00      	nop
 8009ce2:	bf00      	nop
 8009ce4:	e7fd      	b.n	8009ce2 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8009ce6:	f001 f867 	bl	800adb8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8009cea:	4b1d      	ldr	r3, [pc, #116]	@ (8009d60 <xTaskCheckForTimeOut+0xc0>)
 8009cec:	681b      	ldr	r3, [r3, #0]
 8009cee:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	685b      	ldr	r3, [r3, #4]
 8009cf4:	69ba      	ldr	r2, [r7, #24]
 8009cf6:	1ad3      	subs	r3, r2, r3
 8009cf8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8009cfa:	683b      	ldr	r3, [r7, #0]
 8009cfc:	681b      	ldr	r3, [r3, #0]
 8009cfe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009d02:	d102      	bne.n	8009d0a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8009d04:	2300      	movs	r3, #0
 8009d06:	61fb      	str	r3, [r7, #28]
 8009d08:	e023      	b.n	8009d52 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	681a      	ldr	r2, [r3, #0]
 8009d0e:	4b15      	ldr	r3, [pc, #84]	@ (8009d64 <xTaskCheckForTimeOut+0xc4>)
 8009d10:	681b      	ldr	r3, [r3, #0]
 8009d12:	429a      	cmp	r2, r3
 8009d14:	d007      	beq.n	8009d26 <xTaskCheckForTimeOut+0x86>
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	685b      	ldr	r3, [r3, #4]
 8009d1a:	69ba      	ldr	r2, [r7, #24]
 8009d1c:	429a      	cmp	r2, r3
 8009d1e:	d302      	bcc.n	8009d26 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8009d20:	2301      	movs	r3, #1
 8009d22:	61fb      	str	r3, [r7, #28]
 8009d24:	e015      	b.n	8009d52 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8009d26:	683b      	ldr	r3, [r7, #0]
 8009d28:	681b      	ldr	r3, [r3, #0]
 8009d2a:	697a      	ldr	r2, [r7, #20]
 8009d2c:	429a      	cmp	r2, r3
 8009d2e:	d20b      	bcs.n	8009d48 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8009d30:	683b      	ldr	r3, [r7, #0]
 8009d32:	681a      	ldr	r2, [r3, #0]
 8009d34:	697b      	ldr	r3, [r7, #20]
 8009d36:	1ad2      	subs	r2, r2, r3
 8009d38:	683b      	ldr	r3, [r7, #0]
 8009d3a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8009d3c:	6878      	ldr	r0, [r7, #4]
 8009d3e:	f7ff ff99 	bl	8009c74 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8009d42:	2300      	movs	r3, #0
 8009d44:	61fb      	str	r3, [r7, #28]
 8009d46:	e004      	b.n	8009d52 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8009d48:	683b      	ldr	r3, [r7, #0]
 8009d4a:	2200      	movs	r2, #0
 8009d4c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8009d4e:	2301      	movs	r3, #1
 8009d50:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8009d52:	f001 f863 	bl	800ae1c <vPortExitCritical>

	return xReturn;
 8009d56:	69fb      	ldr	r3, [r7, #28]
}
 8009d58:	4618      	mov	r0, r3
 8009d5a:	3720      	adds	r7, #32
 8009d5c:	46bd      	mov	sp, r7
 8009d5e:	bd80      	pop	{r7, pc}
 8009d60:	200014b4 	.word	0x200014b4
 8009d64:	200014c8 	.word	0x200014c8

08009d68 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8009d68:	b480      	push	{r7}
 8009d6a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8009d6c:	4b03      	ldr	r3, [pc, #12]	@ (8009d7c <vTaskMissedYield+0x14>)
 8009d6e:	2201      	movs	r2, #1
 8009d70:	601a      	str	r2, [r3, #0]
}
 8009d72:	bf00      	nop
 8009d74:	46bd      	mov	sp, r7
 8009d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d7a:	4770      	bx	lr
 8009d7c:	200014c4 	.word	0x200014c4

08009d80 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8009d80:	b580      	push	{r7, lr}
 8009d82:	b082      	sub	sp, #8
 8009d84:	af00      	add	r7, sp, #0
 8009d86:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8009d88:	f000 f852 	bl	8009e30 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8009d8c:	4b06      	ldr	r3, [pc, #24]	@ (8009da8 <prvIdleTask+0x28>)
 8009d8e:	681b      	ldr	r3, [r3, #0]
 8009d90:	2b01      	cmp	r3, #1
 8009d92:	d9f9      	bls.n	8009d88 <prvIdleTask+0x8>
			{
				taskYIELD();
 8009d94:	4b05      	ldr	r3, [pc, #20]	@ (8009dac <prvIdleTask+0x2c>)
 8009d96:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009d9a:	601a      	str	r2, [r3, #0]
 8009d9c:	f3bf 8f4f 	dsb	sy
 8009da0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8009da4:	e7f0      	b.n	8009d88 <prvIdleTask+0x8>
 8009da6:	bf00      	nop
 8009da8:	20000fe0 	.word	0x20000fe0
 8009dac:	e000ed04 	.word	0xe000ed04

08009db0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8009db0:	b580      	push	{r7, lr}
 8009db2:	b082      	sub	sp, #8
 8009db4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009db6:	2300      	movs	r3, #0
 8009db8:	607b      	str	r3, [r7, #4]
 8009dba:	e00c      	b.n	8009dd6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8009dbc:	687a      	ldr	r2, [r7, #4]
 8009dbe:	4613      	mov	r3, r2
 8009dc0:	009b      	lsls	r3, r3, #2
 8009dc2:	4413      	add	r3, r2
 8009dc4:	009b      	lsls	r3, r3, #2
 8009dc6:	4a12      	ldr	r2, [pc, #72]	@ (8009e10 <prvInitialiseTaskLists+0x60>)
 8009dc8:	4413      	add	r3, r2
 8009dca:	4618      	mov	r0, r3
 8009dcc:	f7fe f8b2 	bl	8007f34 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	3301      	adds	r3, #1
 8009dd4:	607b      	str	r3, [r7, #4]
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	2b37      	cmp	r3, #55	@ 0x37
 8009dda:	d9ef      	bls.n	8009dbc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8009ddc:	480d      	ldr	r0, [pc, #52]	@ (8009e14 <prvInitialiseTaskLists+0x64>)
 8009dde:	f7fe f8a9 	bl	8007f34 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8009de2:	480d      	ldr	r0, [pc, #52]	@ (8009e18 <prvInitialiseTaskLists+0x68>)
 8009de4:	f7fe f8a6 	bl	8007f34 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8009de8:	480c      	ldr	r0, [pc, #48]	@ (8009e1c <prvInitialiseTaskLists+0x6c>)
 8009dea:	f7fe f8a3 	bl	8007f34 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8009dee:	480c      	ldr	r0, [pc, #48]	@ (8009e20 <prvInitialiseTaskLists+0x70>)
 8009df0:	f7fe f8a0 	bl	8007f34 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8009df4:	480b      	ldr	r0, [pc, #44]	@ (8009e24 <prvInitialiseTaskLists+0x74>)
 8009df6:	f7fe f89d 	bl	8007f34 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8009dfa:	4b0b      	ldr	r3, [pc, #44]	@ (8009e28 <prvInitialiseTaskLists+0x78>)
 8009dfc:	4a05      	ldr	r2, [pc, #20]	@ (8009e14 <prvInitialiseTaskLists+0x64>)
 8009dfe:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8009e00:	4b0a      	ldr	r3, [pc, #40]	@ (8009e2c <prvInitialiseTaskLists+0x7c>)
 8009e02:	4a05      	ldr	r2, [pc, #20]	@ (8009e18 <prvInitialiseTaskLists+0x68>)
 8009e04:	601a      	str	r2, [r3, #0]
}
 8009e06:	bf00      	nop
 8009e08:	3708      	adds	r7, #8
 8009e0a:	46bd      	mov	sp, r7
 8009e0c:	bd80      	pop	{r7, pc}
 8009e0e:	bf00      	nop
 8009e10:	20000fe0 	.word	0x20000fe0
 8009e14:	20001440 	.word	0x20001440
 8009e18:	20001454 	.word	0x20001454
 8009e1c:	20001470 	.word	0x20001470
 8009e20:	20001484 	.word	0x20001484
 8009e24:	2000149c 	.word	0x2000149c
 8009e28:	20001468 	.word	0x20001468
 8009e2c:	2000146c 	.word	0x2000146c

08009e30 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8009e30:	b580      	push	{r7, lr}
 8009e32:	b082      	sub	sp, #8
 8009e34:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009e36:	e019      	b.n	8009e6c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8009e38:	f000 ffbe 	bl	800adb8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009e3c:	4b10      	ldr	r3, [pc, #64]	@ (8009e80 <prvCheckTasksWaitingTermination+0x50>)
 8009e3e:	68db      	ldr	r3, [r3, #12]
 8009e40:	68db      	ldr	r3, [r3, #12]
 8009e42:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	3304      	adds	r3, #4
 8009e48:	4618      	mov	r0, r3
 8009e4a:	f7fe f8fd 	bl	8008048 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8009e4e:	4b0d      	ldr	r3, [pc, #52]	@ (8009e84 <prvCheckTasksWaitingTermination+0x54>)
 8009e50:	681b      	ldr	r3, [r3, #0]
 8009e52:	3b01      	subs	r3, #1
 8009e54:	4a0b      	ldr	r2, [pc, #44]	@ (8009e84 <prvCheckTasksWaitingTermination+0x54>)
 8009e56:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8009e58:	4b0b      	ldr	r3, [pc, #44]	@ (8009e88 <prvCheckTasksWaitingTermination+0x58>)
 8009e5a:	681b      	ldr	r3, [r3, #0]
 8009e5c:	3b01      	subs	r3, #1
 8009e5e:	4a0a      	ldr	r2, [pc, #40]	@ (8009e88 <prvCheckTasksWaitingTermination+0x58>)
 8009e60:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8009e62:	f000 ffdb 	bl	800ae1c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8009e66:	6878      	ldr	r0, [r7, #4]
 8009e68:	f000 f810 	bl	8009e8c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009e6c:	4b06      	ldr	r3, [pc, #24]	@ (8009e88 <prvCheckTasksWaitingTermination+0x58>)
 8009e6e:	681b      	ldr	r3, [r3, #0]
 8009e70:	2b00      	cmp	r3, #0
 8009e72:	d1e1      	bne.n	8009e38 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8009e74:	bf00      	nop
 8009e76:	bf00      	nop
 8009e78:	3708      	adds	r7, #8
 8009e7a:	46bd      	mov	sp, r7
 8009e7c:	bd80      	pop	{r7, pc}
 8009e7e:	bf00      	nop
 8009e80:	20001484 	.word	0x20001484
 8009e84:	200014b0 	.word	0x200014b0
 8009e88:	20001498 	.word	0x20001498

08009e8c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8009e8c:	b580      	push	{r7, lr}
 8009e8e:	b084      	sub	sp, #16
 8009e90:	af00      	add	r7, sp, #0
 8009e92:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	3354      	adds	r3, #84	@ 0x54
 8009e98:	4618      	mov	r0, r3
 8009e9a:	f002 f837 	bl	800bf0c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8009ea4:	2b00      	cmp	r3, #0
 8009ea6:	d108      	bne.n	8009eba <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009eac:	4618      	mov	r0, r3
 8009eae:	f001 f973 	bl	800b198 <vPortFree>
				vPortFree( pxTCB );
 8009eb2:	6878      	ldr	r0, [r7, #4]
 8009eb4:	f001 f970 	bl	800b198 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8009eb8:	e019      	b.n	8009eee <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8009ec0:	2b01      	cmp	r3, #1
 8009ec2:	d103      	bne.n	8009ecc <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8009ec4:	6878      	ldr	r0, [r7, #4]
 8009ec6:	f001 f967 	bl	800b198 <vPortFree>
	}
 8009eca:	e010      	b.n	8009eee <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8009ed2:	2b02      	cmp	r3, #2
 8009ed4:	d00b      	beq.n	8009eee <prvDeleteTCB+0x62>
	__asm volatile
 8009ed6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009eda:	f383 8811 	msr	BASEPRI, r3
 8009ede:	f3bf 8f6f 	isb	sy
 8009ee2:	f3bf 8f4f 	dsb	sy
 8009ee6:	60fb      	str	r3, [r7, #12]
}
 8009ee8:	bf00      	nop
 8009eea:	bf00      	nop
 8009eec:	e7fd      	b.n	8009eea <prvDeleteTCB+0x5e>
	}
 8009eee:	bf00      	nop
 8009ef0:	3710      	adds	r7, #16
 8009ef2:	46bd      	mov	sp, r7
 8009ef4:	bd80      	pop	{r7, pc}
	...

08009ef8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8009ef8:	b480      	push	{r7}
 8009efa:	b083      	sub	sp, #12
 8009efc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009efe:	4b0c      	ldr	r3, [pc, #48]	@ (8009f30 <prvResetNextTaskUnblockTime+0x38>)
 8009f00:	681b      	ldr	r3, [r3, #0]
 8009f02:	681b      	ldr	r3, [r3, #0]
 8009f04:	2b00      	cmp	r3, #0
 8009f06:	d104      	bne.n	8009f12 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8009f08:	4b0a      	ldr	r3, [pc, #40]	@ (8009f34 <prvResetNextTaskUnblockTime+0x3c>)
 8009f0a:	f04f 32ff 	mov.w	r2, #4294967295
 8009f0e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8009f10:	e008      	b.n	8009f24 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009f12:	4b07      	ldr	r3, [pc, #28]	@ (8009f30 <prvResetNextTaskUnblockTime+0x38>)
 8009f14:	681b      	ldr	r3, [r3, #0]
 8009f16:	68db      	ldr	r3, [r3, #12]
 8009f18:	68db      	ldr	r3, [r3, #12]
 8009f1a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	685b      	ldr	r3, [r3, #4]
 8009f20:	4a04      	ldr	r2, [pc, #16]	@ (8009f34 <prvResetNextTaskUnblockTime+0x3c>)
 8009f22:	6013      	str	r3, [r2, #0]
}
 8009f24:	bf00      	nop
 8009f26:	370c      	adds	r7, #12
 8009f28:	46bd      	mov	sp, r7
 8009f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f2e:	4770      	bx	lr
 8009f30:	20001468 	.word	0x20001468
 8009f34:	200014d0 	.word	0x200014d0

08009f38 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8009f38:	b480      	push	{r7}
 8009f3a:	b083      	sub	sp, #12
 8009f3c:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 8009f3e:	4b05      	ldr	r3, [pc, #20]	@ (8009f54 <xTaskGetCurrentTaskHandle+0x1c>)
 8009f40:	681b      	ldr	r3, [r3, #0]
 8009f42:	607b      	str	r3, [r7, #4]

		return xReturn;
 8009f44:	687b      	ldr	r3, [r7, #4]
	}
 8009f46:	4618      	mov	r0, r3
 8009f48:	370c      	adds	r7, #12
 8009f4a:	46bd      	mov	sp, r7
 8009f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f50:	4770      	bx	lr
 8009f52:	bf00      	nop
 8009f54:	20000fdc 	.word	0x20000fdc

08009f58 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8009f58:	b480      	push	{r7}
 8009f5a:	b083      	sub	sp, #12
 8009f5c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8009f5e:	4b0b      	ldr	r3, [pc, #44]	@ (8009f8c <xTaskGetSchedulerState+0x34>)
 8009f60:	681b      	ldr	r3, [r3, #0]
 8009f62:	2b00      	cmp	r3, #0
 8009f64:	d102      	bne.n	8009f6c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8009f66:	2301      	movs	r3, #1
 8009f68:	607b      	str	r3, [r7, #4]
 8009f6a:	e008      	b.n	8009f7e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009f6c:	4b08      	ldr	r3, [pc, #32]	@ (8009f90 <xTaskGetSchedulerState+0x38>)
 8009f6e:	681b      	ldr	r3, [r3, #0]
 8009f70:	2b00      	cmp	r3, #0
 8009f72:	d102      	bne.n	8009f7a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8009f74:	2302      	movs	r3, #2
 8009f76:	607b      	str	r3, [r7, #4]
 8009f78:	e001      	b.n	8009f7e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8009f7a:	2300      	movs	r3, #0
 8009f7c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8009f7e:	687b      	ldr	r3, [r7, #4]
	}
 8009f80:	4618      	mov	r0, r3
 8009f82:	370c      	adds	r7, #12
 8009f84:	46bd      	mov	sp, r7
 8009f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f8a:	4770      	bx	lr
 8009f8c:	200014bc 	.word	0x200014bc
 8009f90:	200014d8 	.word	0x200014d8

08009f94 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8009f94:	b580      	push	{r7, lr}
 8009f96:	b084      	sub	sp, #16
 8009f98:	af00      	add	r7, sp, #0
 8009f9a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8009fa0:	2300      	movs	r3, #0
 8009fa2:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	2b00      	cmp	r3, #0
 8009fa8:	d051      	beq.n	800a04e <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8009faa:	68bb      	ldr	r3, [r7, #8]
 8009fac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009fae:	4b2a      	ldr	r3, [pc, #168]	@ (800a058 <xTaskPriorityInherit+0xc4>)
 8009fb0:	681b      	ldr	r3, [r3, #0]
 8009fb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009fb4:	429a      	cmp	r2, r3
 8009fb6:	d241      	bcs.n	800a03c <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8009fb8:	68bb      	ldr	r3, [r7, #8]
 8009fba:	699b      	ldr	r3, [r3, #24]
 8009fbc:	2b00      	cmp	r3, #0
 8009fbe:	db06      	blt.n	8009fce <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009fc0:	4b25      	ldr	r3, [pc, #148]	@ (800a058 <xTaskPriorityInherit+0xc4>)
 8009fc2:	681b      	ldr	r3, [r3, #0]
 8009fc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009fc6:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8009fca:	68bb      	ldr	r3, [r7, #8]
 8009fcc:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8009fce:	68bb      	ldr	r3, [r7, #8]
 8009fd0:	6959      	ldr	r1, [r3, #20]
 8009fd2:	68bb      	ldr	r3, [r7, #8]
 8009fd4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009fd6:	4613      	mov	r3, r2
 8009fd8:	009b      	lsls	r3, r3, #2
 8009fda:	4413      	add	r3, r2
 8009fdc:	009b      	lsls	r3, r3, #2
 8009fde:	4a1f      	ldr	r2, [pc, #124]	@ (800a05c <xTaskPriorityInherit+0xc8>)
 8009fe0:	4413      	add	r3, r2
 8009fe2:	4299      	cmp	r1, r3
 8009fe4:	d122      	bne.n	800a02c <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009fe6:	68bb      	ldr	r3, [r7, #8]
 8009fe8:	3304      	adds	r3, #4
 8009fea:	4618      	mov	r0, r3
 8009fec:	f7fe f82c 	bl	8008048 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8009ff0:	4b19      	ldr	r3, [pc, #100]	@ (800a058 <xTaskPriorityInherit+0xc4>)
 8009ff2:	681b      	ldr	r3, [r3, #0]
 8009ff4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009ff6:	68bb      	ldr	r3, [r7, #8]
 8009ff8:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8009ffa:	68bb      	ldr	r3, [r7, #8]
 8009ffc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009ffe:	4b18      	ldr	r3, [pc, #96]	@ (800a060 <xTaskPriorityInherit+0xcc>)
 800a000:	681b      	ldr	r3, [r3, #0]
 800a002:	429a      	cmp	r2, r3
 800a004:	d903      	bls.n	800a00e <xTaskPriorityInherit+0x7a>
 800a006:	68bb      	ldr	r3, [r7, #8]
 800a008:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a00a:	4a15      	ldr	r2, [pc, #84]	@ (800a060 <xTaskPriorityInherit+0xcc>)
 800a00c:	6013      	str	r3, [r2, #0]
 800a00e:	68bb      	ldr	r3, [r7, #8]
 800a010:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a012:	4613      	mov	r3, r2
 800a014:	009b      	lsls	r3, r3, #2
 800a016:	4413      	add	r3, r2
 800a018:	009b      	lsls	r3, r3, #2
 800a01a:	4a10      	ldr	r2, [pc, #64]	@ (800a05c <xTaskPriorityInherit+0xc8>)
 800a01c:	441a      	add	r2, r3
 800a01e:	68bb      	ldr	r3, [r7, #8]
 800a020:	3304      	adds	r3, #4
 800a022:	4619      	mov	r1, r3
 800a024:	4610      	mov	r0, r2
 800a026:	f7fd ffb2 	bl	8007f8e <vListInsertEnd>
 800a02a:	e004      	b.n	800a036 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800a02c:	4b0a      	ldr	r3, [pc, #40]	@ (800a058 <xTaskPriorityInherit+0xc4>)
 800a02e:	681b      	ldr	r3, [r3, #0]
 800a030:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a032:	68bb      	ldr	r3, [r7, #8]
 800a034:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800a036:	2301      	movs	r3, #1
 800a038:	60fb      	str	r3, [r7, #12]
 800a03a:	e008      	b.n	800a04e <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800a03c:	68bb      	ldr	r3, [r7, #8]
 800a03e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a040:	4b05      	ldr	r3, [pc, #20]	@ (800a058 <xTaskPriorityInherit+0xc4>)
 800a042:	681b      	ldr	r3, [r3, #0]
 800a044:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a046:	429a      	cmp	r2, r3
 800a048:	d201      	bcs.n	800a04e <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800a04a:	2301      	movs	r3, #1
 800a04c:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a04e:	68fb      	ldr	r3, [r7, #12]
	}
 800a050:	4618      	mov	r0, r3
 800a052:	3710      	adds	r7, #16
 800a054:	46bd      	mov	sp, r7
 800a056:	bd80      	pop	{r7, pc}
 800a058:	20000fdc 	.word	0x20000fdc
 800a05c:	20000fe0 	.word	0x20000fe0
 800a060:	200014b8 	.word	0x200014b8

0800a064 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800a064:	b580      	push	{r7, lr}
 800a066:	b086      	sub	sp, #24
 800a068:	af00      	add	r7, sp, #0
 800a06a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800a070:	2300      	movs	r3, #0
 800a072:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	2b00      	cmp	r3, #0
 800a078:	d058      	beq.n	800a12c <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800a07a:	4b2f      	ldr	r3, [pc, #188]	@ (800a138 <xTaskPriorityDisinherit+0xd4>)
 800a07c:	681b      	ldr	r3, [r3, #0]
 800a07e:	693a      	ldr	r2, [r7, #16]
 800a080:	429a      	cmp	r2, r3
 800a082:	d00b      	beq.n	800a09c <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800a084:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a088:	f383 8811 	msr	BASEPRI, r3
 800a08c:	f3bf 8f6f 	isb	sy
 800a090:	f3bf 8f4f 	dsb	sy
 800a094:	60fb      	str	r3, [r7, #12]
}
 800a096:	bf00      	nop
 800a098:	bf00      	nop
 800a09a:	e7fd      	b.n	800a098 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800a09c:	693b      	ldr	r3, [r7, #16]
 800a09e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a0a0:	2b00      	cmp	r3, #0
 800a0a2:	d10b      	bne.n	800a0bc <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800a0a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a0a8:	f383 8811 	msr	BASEPRI, r3
 800a0ac:	f3bf 8f6f 	isb	sy
 800a0b0:	f3bf 8f4f 	dsb	sy
 800a0b4:	60bb      	str	r3, [r7, #8]
}
 800a0b6:	bf00      	nop
 800a0b8:	bf00      	nop
 800a0ba:	e7fd      	b.n	800a0b8 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800a0bc:	693b      	ldr	r3, [r7, #16]
 800a0be:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a0c0:	1e5a      	subs	r2, r3, #1
 800a0c2:	693b      	ldr	r3, [r7, #16]
 800a0c4:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800a0c6:	693b      	ldr	r3, [r7, #16]
 800a0c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a0ca:	693b      	ldr	r3, [r7, #16]
 800a0cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a0ce:	429a      	cmp	r2, r3
 800a0d0:	d02c      	beq.n	800a12c <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800a0d2:	693b      	ldr	r3, [r7, #16]
 800a0d4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a0d6:	2b00      	cmp	r3, #0
 800a0d8:	d128      	bne.n	800a12c <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a0da:	693b      	ldr	r3, [r7, #16]
 800a0dc:	3304      	adds	r3, #4
 800a0de:	4618      	mov	r0, r3
 800a0e0:	f7fd ffb2 	bl	8008048 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800a0e4:	693b      	ldr	r3, [r7, #16]
 800a0e6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a0e8:	693b      	ldr	r3, [r7, #16]
 800a0ea:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a0ec:	693b      	ldr	r3, [r7, #16]
 800a0ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a0f0:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800a0f4:	693b      	ldr	r3, [r7, #16]
 800a0f6:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800a0f8:	693b      	ldr	r3, [r7, #16]
 800a0fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a0fc:	4b0f      	ldr	r3, [pc, #60]	@ (800a13c <xTaskPriorityDisinherit+0xd8>)
 800a0fe:	681b      	ldr	r3, [r3, #0]
 800a100:	429a      	cmp	r2, r3
 800a102:	d903      	bls.n	800a10c <xTaskPriorityDisinherit+0xa8>
 800a104:	693b      	ldr	r3, [r7, #16]
 800a106:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a108:	4a0c      	ldr	r2, [pc, #48]	@ (800a13c <xTaskPriorityDisinherit+0xd8>)
 800a10a:	6013      	str	r3, [r2, #0]
 800a10c:	693b      	ldr	r3, [r7, #16]
 800a10e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a110:	4613      	mov	r3, r2
 800a112:	009b      	lsls	r3, r3, #2
 800a114:	4413      	add	r3, r2
 800a116:	009b      	lsls	r3, r3, #2
 800a118:	4a09      	ldr	r2, [pc, #36]	@ (800a140 <xTaskPriorityDisinherit+0xdc>)
 800a11a:	441a      	add	r2, r3
 800a11c:	693b      	ldr	r3, [r7, #16]
 800a11e:	3304      	adds	r3, #4
 800a120:	4619      	mov	r1, r3
 800a122:	4610      	mov	r0, r2
 800a124:	f7fd ff33 	bl	8007f8e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800a128:	2301      	movs	r3, #1
 800a12a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a12c:	697b      	ldr	r3, [r7, #20]
	}
 800a12e:	4618      	mov	r0, r3
 800a130:	3718      	adds	r7, #24
 800a132:	46bd      	mov	sp, r7
 800a134:	bd80      	pop	{r7, pc}
 800a136:	bf00      	nop
 800a138:	20000fdc 	.word	0x20000fdc
 800a13c:	200014b8 	.word	0x200014b8
 800a140:	20000fe0 	.word	0x20000fe0

0800a144 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800a144:	b580      	push	{r7, lr}
 800a146:	b088      	sub	sp, #32
 800a148:	af00      	add	r7, sp, #0
 800a14a:	6078      	str	r0, [r7, #4]
 800a14c:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800a14e:	687b      	ldr	r3, [r7, #4]
 800a150:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800a152:	2301      	movs	r3, #1
 800a154:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	2b00      	cmp	r3, #0
 800a15a:	d06c      	beq.n	800a236 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800a15c:	69bb      	ldr	r3, [r7, #24]
 800a15e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a160:	2b00      	cmp	r3, #0
 800a162:	d10b      	bne.n	800a17c <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 800a164:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a168:	f383 8811 	msr	BASEPRI, r3
 800a16c:	f3bf 8f6f 	isb	sy
 800a170:	f3bf 8f4f 	dsb	sy
 800a174:	60fb      	str	r3, [r7, #12]
}
 800a176:	bf00      	nop
 800a178:	bf00      	nop
 800a17a:	e7fd      	b.n	800a178 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800a17c:	69bb      	ldr	r3, [r7, #24]
 800a17e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a180:	683a      	ldr	r2, [r7, #0]
 800a182:	429a      	cmp	r2, r3
 800a184:	d902      	bls.n	800a18c <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800a186:	683b      	ldr	r3, [r7, #0]
 800a188:	61fb      	str	r3, [r7, #28]
 800a18a:	e002      	b.n	800a192 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800a18c:	69bb      	ldr	r3, [r7, #24]
 800a18e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a190:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800a192:	69bb      	ldr	r3, [r7, #24]
 800a194:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a196:	69fa      	ldr	r2, [r7, #28]
 800a198:	429a      	cmp	r2, r3
 800a19a:	d04c      	beq.n	800a236 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800a19c:	69bb      	ldr	r3, [r7, #24]
 800a19e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a1a0:	697a      	ldr	r2, [r7, #20]
 800a1a2:	429a      	cmp	r2, r3
 800a1a4:	d147      	bne.n	800a236 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800a1a6:	4b26      	ldr	r3, [pc, #152]	@ (800a240 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800a1a8:	681b      	ldr	r3, [r3, #0]
 800a1aa:	69ba      	ldr	r2, [r7, #24]
 800a1ac:	429a      	cmp	r2, r3
 800a1ae:	d10b      	bne.n	800a1c8 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 800a1b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a1b4:	f383 8811 	msr	BASEPRI, r3
 800a1b8:	f3bf 8f6f 	isb	sy
 800a1bc:	f3bf 8f4f 	dsb	sy
 800a1c0:	60bb      	str	r3, [r7, #8]
}
 800a1c2:	bf00      	nop
 800a1c4:	bf00      	nop
 800a1c6:	e7fd      	b.n	800a1c4 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800a1c8:	69bb      	ldr	r3, [r7, #24]
 800a1ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a1cc:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800a1ce:	69bb      	ldr	r3, [r7, #24]
 800a1d0:	69fa      	ldr	r2, [r7, #28]
 800a1d2:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800a1d4:	69bb      	ldr	r3, [r7, #24]
 800a1d6:	699b      	ldr	r3, [r3, #24]
 800a1d8:	2b00      	cmp	r3, #0
 800a1da:	db04      	blt.n	800a1e6 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a1dc:	69fb      	ldr	r3, [r7, #28]
 800a1de:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800a1e2:	69bb      	ldr	r3, [r7, #24]
 800a1e4:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800a1e6:	69bb      	ldr	r3, [r7, #24]
 800a1e8:	6959      	ldr	r1, [r3, #20]
 800a1ea:	693a      	ldr	r2, [r7, #16]
 800a1ec:	4613      	mov	r3, r2
 800a1ee:	009b      	lsls	r3, r3, #2
 800a1f0:	4413      	add	r3, r2
 800a1f2:	009b      	lsls	r3, r3, #2
 800a1f4:	4a13      	ldr	r2, [pc, #76]	@ (800a244 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800a1f6:	4413      	add	r3, r2
 800a1f8:	4299      	cmp	r1, r3
 800a1fa:	d11c      	bne.n	800a236 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a1fc:	69bb      	ldr	r3, [r7, #24]
 800a1fe:	3304      	adds	r3, #4
 800a200:	4618      	mov	r0, r3
 800a202:	f7fd ff21 	bl	8008048 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800a206:	69bb      	ldr	r3, [r7, #24]
 800a208:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a20a:	4b0f      	ldr	r3, [pc, #60]	@ (800a248 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800a20c:	681b      	ldr	r3, [r3, #0]
 800a20e:	429a      	cmp	r2, r3
 800a210:	d903      	bls.n	800a21a <vTaskPriorityDisinheritAfterTimeout+0xd6>
 800a212:	69bb      	ldr	r3, [r7, #24]
 800a214:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a216:	4a0c      	ldr	r2, [pc, #48]	@ (800a248 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800a218:	6013      	str	r3, [r2, #0]
 800a21a:	69bb      	ldr	r3, [r7, #24]
 800a21c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a21e:	4613      	mov	r3, r2
 800a220:	009b      	lsls	r3, r3, #2
 800a222:	4413      	add	r3, r2
 800a224:	009b      	lsls	r3, r3, #2
 800a226:	4a07      	ldr	r2, [pc, #28]	@ (800a244 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800a228:	441a      	add	r2, r3
 800a22a:	69bb      	ldr	r3, [r7, #24]
 800a22c:	3304      	adds	r3, #4
 800a22e:	4619      	mov	r1, r3
 800a230:	4610      	mov	r0, r2
 800a232:	f7fd feac 	bl	8007f8e <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a236:	bf00      	nop
 800a238:	3720      	adds	r7, #32
 800a23a:	46bd      	mov	sp, r7
 800a23c:	bd80      	pop	{r7, pc}
 800a23e:	bf00      	nop
 800a240:	20000fdc 	.word	0x20000fdc
 800a244:	20000fe0 	.word	0x20000fe0
 800a248:	200014b8 	.word	0x200014b8

0800a24c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800a24c:	b480      	push	{r7}
 800a24e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800a250:	4b07      	ldr	r3, [pc, #28]	@ (800a270 <pvTaskIncrementMutexHeldCount+0x24>)
 800a252:	681b      	ldr	r3, [r3, #0]
 800a254:	2b00      	cmp	r3, #0
 800a256:	d004      	beq.n	800a262 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800a258:	4b05      	ldr	r3, [pc, #20]	@ (800a270 <pvTaskIncrementMutexHeldCount+0x24>)
 800a25a:	681b      	ldr	r3, [r3, #0]
 800a25c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a25e:	3201      	adds	r2, #1
 800a260:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 800a262:	4b03      	ldr	r3, [pc, #12]	@ (800a270 <pvTaskIncrementMutexHeldCount+0x24>)
 800a264:	681b      	ldr	r3, [r3, #0]
	}
 800a266:	4618      	mov	r0, r3
 800a268:	46bd      	mov	sp, r7
 800a26a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a26e:	4770      	bx	lr
 800a270:	20000fdc 	.word	0x20000fdc

0800a274 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800a274:	b580      	push	{r7, lr}
 800a276:	b084      	sub	sp, #16
 800a278:	af00      	add	r7, sp, #0
 800a27a:	6078      	str	r0, [r7, #4]
 800a27c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800a27e:	4b21      	ldr	r3, [pc, #132]	@ (800a304 <prvAddCurrentTaskToDelayedList+0x90>)
 800a280:	681b      	ldr	r3, [r3, #0]
 800a282:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a284:	4b20      	ldr	r3, [pc, #128]	@ (800a308 <prvAddCurrentTaskToDelayedList+0x94>)
 800a286:	681b      	ldr	r3, [r3, #0]
 800a288:	3304      	adds	r3, #4
 800a28a:	4618      	mov	r0, r3
 800a28c:	f7fd fedc 	bl	8008048 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800a290:	687b      	ldr	r3, [r7, #4]
 800a292:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a296:	d10a      	bne.n	800a2ae <prvAddCurrentTaskToDelayedList+0x3a>
 800a298:	683b      	ldr	r3, [r7, #0]
 800a29a:	2b00      	cmp	r3, #0
 800a29c:	d007      	beq.n	800a2ae <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a29e:	4b1a      	ldr	r3, [pc, #104]	@ (800a308 <prvAddCurrentTaskToDelayedList+0x94>)
 800a2a0:	681b      	ldr	r3, [r3, #0]
 800a2a2:	3304      	adds	r3, #4
 800a2a4:	4619      	mov	r1, r3
 800a2a6:	4819      	ldr	r0, [pc, #100]	@ (800a30c <prvAddCurrentTaskToDelayedList+0x98>)
 800a2a8:	f7fd fe71 	bl	8007f8e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800a2ac:	e026      	b.n	800a2fc <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800a2ae:	68fa      	ldr	r2, [r7, #12]
 800a2b0:	687b      	ldr	r3, [r7, #4]
 800a2b2:	4413      	add	r3, r2
 800a2b4:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800a2b6:	4b14      	ldr	r3, [pc, #80]	@ (800a308 <prvAddCurrentTaskToDelayedList+0x94>)
 800a2b8:	681b      	ldr	r3, [r3, #0]
 800a2ba:	68ba      	ldr	r2, [r7, #8]
 800a2bc:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800a2be:	68ba      	ldr	r2, [r7, #8]
 800a2c0:	68fb      	ldr	r3, [r7, #12]
 800a2c2:	429a      	cmp	r2, r3
 800a2c4:	d209      	bcs.n	800a2da <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a2c6:	4b12      	ldr	r3, [pc, #72]	@ (800a310 <prvAddCurrentTaskToDelayedList+0x9c>)
 800a2c8:	681a      	ldr	r2, [r3, #0]
 800a2ca:	4b0f      	ldr	r3, [pc, #60]	@ (800a308 <prvAddCurrentTaskToDelayedList+0x94>)
 800a2cc:	681b      	ldr	r3, [r3, #0]
 800a2ce:	3304      	adds	r3, #4
 800a2d0:	4619      	mov	r1, r3
 800a2d2:	4610      	mov	r0, r2
 800a2d4:	f7fd fe7f 	bl	8007fd6 <vListInsert>
}
 800a2d8:	e010      	b.n	800a2fc <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a2da:	4b0e      	ldr	r3, [pc, #56]	@ (800a314 <prvAddCurrentTaskToDelayedList+0xa0>)
 800a2dc:	681a      	ldr	r2, [r3, #0]
 800a2de:	4b0a      	ldr	r3, [pc, #40]	@ (800a308 <prvAddCurrentTaskToDelayedList+0x94>)
 800a2e0:	681b      	ldr	r3, [r3, #0]
 800a2e2:	3304      	adds	r3, #4
 800a2e4:	4619      	mov	r1, r3
 800a2e6:	4610      	mov	r0, r2
 800a2e8:	f7fd fe75 	bl	8007fd6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800a2ec:	4b0a      	ldr	r3, [pc, #40]	@ (800a318 <prvAddCurrentTaskToDelayedList+0xa4>)
 800a2ee:	681b      	ldr	r3, [r3, #0]
 800a2f0:	68ba      	ldr	r2, [r7, #8]
 800a2f2:	429a      	cmp	r2, r3
 800a2f4:	d202      	bcs.n	800a2fc <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800a2f6:	4a08      	ldr	r2, [pc, #32]	@ (800a318 <prvAddCurrentTaskToDelayedList+0xa4>)
 800a2f8:	68bb      	ldr	r3, [r7, #8]
 800a2fa:	6013      	str	r3, [r2, #0]
}
 800a2fc:	bf00      	nop
 800a2fe:	3710      	adds	r7, #16
 800a300:	46bd      	mov	sp, r7
 800a302:	bd80      	pop	{r7, pc}
 800a304:	200014b4 	.word	0x200014b4
 800a308:	20000fdc 	.word	0x20000fdc
 800a30c:	2000149c 	.word	0x2000149c
 800a310:	2000146c 	.word	0x2000146c
 800a314:	20001468 	.word	0x20001468
 800a318:	200014d0 	.word	0x200014d0

0800a31c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800a31c:	b580      	push	{r7, lr}
 800a31e:	b08a      	sub	sp, #40	@ 0x28
 800a320:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800a322:	2300      	movs	r3, #0
 800a324:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800a326:	f000 fbb1 	bl	800aa8c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800a32a:	4b1d      	ldr	r3, [pc, #116]	@ (800a3a0 <xTimerCreateTimerTask+0x84>)
 800a32c:	681b      	ldr	r3, [r3, #0]
 800a32e:	2b00      	cmp	r3, #0
 800a330:	d021      	beq.n	800a376 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800a332:	2300      	movs	r3, #0
 800a334:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800a336:	2300      	movs	r3, #0
 800a338:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800a33a:	1d3a      	adds	r2, r7, #4
 800a33c:	f107 0108 	add.w	r1, r7, #8
 800a340:	f107 030c 	add.w	r3, r7, #12
 800a344:	4618      	mov	r0, r3
 800a346:	f7fd fddb 	bl	8007f00 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800a34a:	6879      	ldr	r1, [r7, #4]
 800a34c:	68bb      	ldr	r3, [r7, #8]
 800a34e:	68fa      	ldr	r2, [r7, #12]
 800a350:	9202      	str	r2, [sp, #8]
 800a352:	9301      	str	r3, [sp, #4]
 800a354:	2302      	movs	r3, #2
 800a356:	9300      	str	r3, [sp, #0]
 800a358:	2300      	movs	r3, #0
 800a35a:	460a      	mov	r2, r1
 800a35c:	4911      	ldr	r1, [pc, #68]	@ (800a3a4 <xTimerCreateTimerTask+0x88>)
 800a35e:	4812      	ldr	r0, [pc, #72]	@ (800a3a8 <xTimerCreateTimerTask+0x8c>)
 800a360:	f7fe ff80 	bl	8009264 <xTaskCreateStatic>
 800a364:	4603      	mov	r3, r0
 800a366:	4a11      	ldr	r2, [pc, #68]	@ (800a3ac <xTimerCreateTimerTask+0x90>)
 800a368:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800a36a:	4b10      	ldr	r3, [pc, #64]	@ (800a3ac <xTimerCreateTimerTask+0x90>)
 800a36c:	681b      	ldr	r3, [r3, #0]
 800a36e:	2b00      	cmp	r3, #0
 800a370:	d001      	beq.n	800a376 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800a372:	2301      	movs	r3, #1
 800a374:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800a376:	697b      	ldr	r3, [r7, #20]
 800a378:	2b00      	cmp	r3, #0
 800a37a:	d10b      	bne.n	800a394 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800a37c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a380:	f383 8811 	msr	BASEPRI, r3
 800a384:	f3bf 8f6f 	isb	sy
 800a388:	f3bf 8f4f 	dsb	sy
 800a38c:	613b      	str	r3, [r7, #16]
}
 800a38e:	bf00      	nop
 800a390:	bf00      	nop
 800a392:	e7fd      	b.n	800a390 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800a394:	697b      	ldr	r3, [r7, #20]
}
 800a396:	4618      	mov	r0, r3
 800a398:	3718      	adds	r7, #24
 800a39a:	46bd      	mov	sp, r7
 800a39c:	bd80      	pop	{r7, pc}
 800a39e:	bf00      	nop
 800a3a0:	2000150c 	.word	0x2000150c
 800a3a4:	0800e23c 	.word	0x0800e23c
 800a3a8:	0800a625 	.word	0x0800a625
 800a3ac:	20001510 	.word	0x20001510

0800a3b0 <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 800a3b0:	b580      	push	{r7, lr}
 800a3b2:	b088      	sub	sp, #32
 800a3b4:	af02      	add	r7, sp, #8
 800a3b6:	60f8      	str	r0, [r7, #12]
 800a3b8:	60b9      	str	r1, [r7, #8]
 800a3ba:	607a      	str	r2, [r7, #4]
 800a3bc:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 800a3be:	202c      	movs	r0, #44	@ 0x2c
 800a3c0:	f000 fe1c 	bl	800affc <pvPortMalloc>
 800a3c4:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 800a3c6:	697b      	ldr	r3, [r7, #20]
 800a3c8:	2b00      	cmp	r3, #0
 800a3ca:	d00d      	beq.n	800a3e8 <xTimerCreate+0x38>
		{
			/* Status is thus far zero as the timer is not created statically
			and has not been started.  The auto-reload bit may get set in
			prvInitialiseNewTimer. */
			pxNewTimer->ucStatus = 0x00;
 800a3cc:	697b      	ldr	r3, [r7, #20]
 800a3ce:	2200      	movs	r2, #0
 800a3d0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 800a3d4:	697b      	ldr	r3, [r7, #20]
 800a3d6:	9301      	str	r3, [sp, #4]
 800a3d8:	6a3b      	ldr	r3, [r7, #32]
 800a3da:	9300      	str	r3, [sp, #0]
 800a3dc:	683b      	ldr	r3, [r7, #0]
 800a3de:	687a      	ldr	r2, [r7, #4]
 800a3e0:	68b9      	ldr	r1, [r7, #8]
 800a3e2:	68f8      	ldr	r0, [r7, #12]
 800a3e4:	f000 f845 	bl	800a472 <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 800a3e8:	697b      	ldr	r3, [r7, #20]
	}
 800a3ea:	4618      	mov	r0, r3
 800a3ec:	3718      	adds	r7, #24
 800a3ee:	46bd      	mov	sp, r7
 800a3f0:	bd80      	pop	{r7, pc}

0800a3f2 <xTimerCreateStatic>:
										const TickType_t xTimerPeriodInTicks,
										const UBaseType_t uxAutoReload,
										void * const pvTimerID,
										TimerCallbackFunction_t pxCallbackFunction,
										StaticTimer_t *pxTimerBuffer )
	{
 800a3f2:	b580      	push	{r7, lr}
 800a3f4:	b08a      	sub	sp, #40	@ 0x28
 800a3f6:	af02      	add	r7, sp, #8
 800a3f8:	60f8      	str	r0, [r7, #12]
 800a3fa:	60b9      	str	r1, [r7, #8]
 800a3fc:	607a      	str	r2, [r7, #4]
 800a3fe:	603b      	str	r3, [r7, #0]
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTimer_t equals the size of the real timer
			structure. */
			volatile size_t xSize = sizeof( StaticTimer_t );
 800a400:	232c      	movs	r3, #44	@ 0x2c
 800a402:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Timer_t ) );
 800a404:	693b      	ldr	r3, [r7, #16]
 800a406:	2b2c      	cmp	r3, #44	@ 0x2c
 800a408:	d00b      	beq.n	800a422 <xTimerCreateStatic+0x30>
	__asm volatile
 800a40a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a40e:	f383 8811 	msr	BASEPRI, r3
 800a412:	f3bf 8f6f 	isb	sy
 800a416:	f3bf 8f4f 	dsb	sy
 800a41a:	61bb      	str	r3, [r7, #24]
}
 800a41c:	bf00      	nop
 800a41e:	bf00      	nop
 800a420:	e7fd      	b.n	800a41e <xTimerCreateStatic+0x2c>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800a422:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */

		/* A pointer to a StaticTimer_t structure MUST be provided, use it. */
		configASSERT( pxTimerBuffer );
 800a424:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a426:	2b00      	cmp	r3, #0
 800a428:	d10b      	bne.n	800a442 <xTimerCreateStatic+0x50>
	__asm volatile
 800a42a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a42e:	f383 8811 	msr	BASEPRI, r3
 800a432:	f3bf 8f6f 	isb	sy
 800a436:	f3bf 8f4f 	dsb	sy
 800a43a:	617b      	str	r3, [r7, #20]
}
 800a43c:	bf00      	nop
 800a43e:	bf00      	nop
 800a440:	e7fd      	b.n	800a43e <xTimerCreateStatic+0x4c>
		pxNewTimer = ( Timer_t * ) pxTimerBuffer; /*lint !e740 !e9087 StaticTimer_t is a pointer to a Timer_t, so guaranteed to be aligned and sized correctly (checked by an assert()), so this is safe. */
 800a442:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a444:	61fb      	str	r3, [r7, #28]

		if( pxNewTimer != NULL )
 800a446:	69fb      	ldr	r3, [r7, #28]
 800a448:	2b00      	cmp	r3, #0
 800a44a:	d00d      	beq.n	800a468 <xTimerCreateStatic+0x76>
		{
			/* Timers can be created statically or dynamically so note this
			timer was created statically in case it is later deleted.  The
			auto-reload bit may get set in prvInitialiseNewTimer(). */
			pxNewTimer->ucStatus = tmrSTATUS_IS_STATICALLY_ALLOCATED;
 800a44c:	69fb      	ldr	r3, [r7, #28]
 800a44e:	2202      	movs	r2, #2
 800a450:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 800a454:	69fb      	ldr	r3, [r7, #28]
 800a456:	9301      	str	r3, [sp, #4]
 800a458:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a45a:	9300      	str	r3, [sp, #0]
 800a45c:	683b      	ldr	r3, [r7, #0]
 800a45e:	687a      	ldr	r2, [r7, #4]
 800a460:	68b9      	ldr	r1, [r7, #8]
 800a462:	68f8      	ldr	r0, [r7, #12]
 800a464:	f000 f805 	bl	800a472 <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 800a468:	69fb      	ldr	r3, [r7, #28]
	}
 800a46a:	4618      	mov	r0, r3
 800a46c:	3720      	adds	r7, #32
 800a46e:	46bd      	mov	sp, r7
 800a470:	bd80      	pop	{r7, pc}

0800a472 <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 800a472:	b580      	push	{r7, lr}
 800a474:	b086      	sub	sp, #24
 800a476:	af00      	add	r7, sp, #0
 800a478:	60f8      	str	r0, [r7, #12]
 800a47a:	60b9      	str	r1, [r7, #8]
 800a47c:	607a      	str	r2, [r7, #4]
 800a47e:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 800a480:	68bb      	ldr	r3, [r7, #8]
 800a482:	2b00      	cmp	r3, #0
 800a484:	d10b      	bne.n	800a49e <prvInitialiseNewTimer+0x2c>
	__asm volatile
 800a486:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a48a:	f383 8811 	msr	BASEPRI, r3
 800a48e:	f3bf 8f6f 	isb	sy
 800a492:	f3bf 8f4f 	dsb	sy
 800a496:	617b      	str	r3, [r7, #20]
}
 800a498:	bf00      	nop
 800a49a:	bf00      	nop
 800a49c:	e7fd      	b.n	800a49a <prvInitialiseNewTimer+0x28>

	if( pxNewTimer != NULL )
 800a49e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a4a0:	2b00      	cmp	r3, #0
 800a4a2:	d01e      	beq.n	800a4e2 <prvInitialiseNewTimer+0x70>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 800a4a4:	f000 faf2 	bl	800aa8c <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 800a4a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a4aa:	68fa      	ldr	r2, [r7, #12]
 800a4ac:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 800a4ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a4b0:	68ba      	ldr	r2, [r7, #8]
 800a4b2:	619a      	str	r2, [r3, #24]
		pxNewTimer->pvTimerID = pvTimerID;
 800a4b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a4b6:	683a      	ldr	r2, [r7, #0]
 800a4b8:	61da      	str	r2, [r3, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 800a4ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a4bc:	6a3a      	ldr	r2, [r7, #32]
 800a4be:	621a      	str	r2, [r3, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 800a4c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a4c2:	3304      	adds	r3, #4
 800a4c4:	4618      	mov	r0, r3
 800a4c6:	f7fd fd55 	bl	8007f74 <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	2b00      	cmp	r3, #0
 800a4ce:	d008      	beq.n	800a4e2 <prvInitialiseNewTimer+0x70>
		{
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 800a4d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a4d2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a4d6:	f043 0304 	orr.w	r3, r3, #4
 800a4da:	b2da      	uxtb	r2, r3
 800a4dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a4de:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		}
		traceTIMER_CREATE( pxNewTimer );
	}
}
 800a4e2:	bf00      	nop
 800a4e4:	3718      	adds	r7, #24
 800a4e6:	46bd      	mov	sp, r7
 800a4e8:	bd80      	pop	{r7, pc}
	...

0800a4ec <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800a4ec:	b580      	push	{r7, lr}
 800a4ee:	b08a      	sub	sp, #40	@ 0x28
 800a4f0:	af00      	add	r7, sp, #0
 800a4f2:	60f8      	str	r0, [r7, #12]
 800a4f4:	60b9      	str	r1, [r7, #8]
 800a4f6:	607a      	str	r2, [r7, #4]
 800a4f8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800a4fa:	2300      	movs	r3, #0
 800a4fc:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800a4fe:	68fb      	ldr	r3, [r7, #12]
 800a500:	2b00      	cmp	r3, #0
 800a502:	d10b      	bne.n	800a51c <xTimerGenericCommand+0x30>
	__asm volatile
 800a504:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a508:	f383 8811 	msr	BASEPRI, r3
 800a50c:	f3bf 8f6f 	isb	sy
 800a510:	f3bf 8f4f 	dsb	sy
 800a514:	623b      	str	r3, [r7, #32]
}
 800a516:	bf00      	nop
 800a518:	bf00      	nop
 800a51a:	e7fd      	b.n	800a518 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800a51c:	4b19      	ldr	r3, [pc, #100]	@ (800a584 <xTimerGenericCommand+0x98>)
 800a51e:	681b      	ldr	r3, [r3, #0]
 800a520:	2b00      	cmp	r3, #0
 800a522:	d02a      	beq.n	800a57a <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800a524:	68bb      	ldr	r3, [r7, #8]
 800a526:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800a528:	687b      	ldr	r3, [r7, #4]
 800a52a:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800a52c:	68fb      	ldr	r3, [r7, #12]
 800a52e:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800a530:	68bb      	ldr	r3, [r7, #8]
 800a532:	2b05      	cmp	r3, #5
 800a534:	dc18      	bgt.n	800a568 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800a536:	f7ff fd0f 	bl	8009f58 <xTaskGetSchedulerState>
 800a53a:	4603      	mov	r3, r0
 800a53c:	2b02      	cmp	r3, #2
 800a53e:	d109      	bne.n	800a554 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800a540:	4b10      	ldr	r3, [pc, #64]	@ (800a584 <xTimerGenericCommand+0x98>)
 800a542:	6818      	ldr	r0, [r3, #0]
 800a544:	f107 0110 	add.w	r1, r7, #16
 800a548:	2300      	movs	r3, #0
 800a54a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a54c:	f7fe f812 	bl	8008574 <xQueueGenericSend>
 800a550:	6278      	str	r0, [r7, #36]	@ 0x24
 800a552:	e012      	b.n	800a57a <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800a554:	4b0b      	ldr	r3, [pc, #44]	@ (800a584 <xTimerGenericCommand+0x98>)
 800a556:	6818      	ldr	r0, [r3, #0]
 800a558:	f107 0110 	add.w	r1, r7, #16
 800a55c:	2300      	movs	r3, #0
 800a55e:	2200      	movs	r2, #0
 800a560:	f7fe f808 	bl	8008574 <xQueueGenericSend>
 800a564:	6278      	str	r0, [r7, #36]	@ 0x24
 800a566:	e008      	b.n	800a57a <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800a568:	4b06      	ldr	r3, [pc, #24]	@ (800a584 <xTimerGenericCommand+0x98>)
 800a56a:	6818      	ldr	r0, [r3, #0]
 800a56c:	f107 0110 	add.w	r1, r7, #16
 800a570:	2300      	movs	r3, #0
 800a572:	683a      	ldr	r2, [r7, #0]
 800a574:	f7fe f900 	bl	8008778 <xQueueGenericSendFromISR>
 800a578:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800a57a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800a57c:	4618      	mov	r0, r3
 800a57e:	3728      	adds	r7, #40	@ 0x28
 800a580:	46bd      	mov	sp, r7
 800a582:	bd80      	pop	{r7, pc}
 800a584:	2000150c 	.word	0x2000150c

0800a588 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800a588:	b580      	push	{r7, lr}
 800a58a:	b088      	sub	sp, #32
 800a58c:	af02      	add	r7, sp, #8
 800a58e:	6078      	str	r0, [r7, #4]
 800a590:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a592:	4b23      	ldr	r3, [pc, #140]	@ (800a620 <prvProcessExpiredTimer+0x98>)
 800a594:	681b      	ldr	r3, [r3, #0]
 800a596:	68db      	ldr	r3, [r3, #12]
 800a598:	68db      	ldr	r3, [r3, #12]
 800a59a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a59c:	697b      	ldr	r3, [r7, #20]
 800a59e:	3304      	adds	r3, #4
 800a5a0:	4618      	mov	r0, r3
 800a5a2:	f7fd fd51 	bl	8008048 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a5a6:	697b      	ldr	r3, [r7, #20]
 800a5a8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a5ac:	f003 0304 	and.w	r3, r3, #4
 800a5b0:	2b00      	cmp	r3, #0
 800a5b2:	d023      	beq.n	800a5fc <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800a5b4:	697b      	ldr	r3, [r7, #20]
 800a5b6:	699a      	ldr	r2, [r3, #24]
 800a5b8:	687b      	ldr	r3, [r7, #4]
 800a5ba:	18d1      	adds	r1, r2, r3
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	683a      	ldr	r2, [r7, #0]
 800a5c0:	6978      	ldr	r0, [r7, #20]
 800a5c2:	f000 f8d5 	bl	800a770 <prvInsertTimerInActiveList>
 800a5c6:	4603      	mov	r3, r0
 800a5c8:	2b00      	cmp	r3, #0
 800a5ca:	d020      	beq.n	800a60e <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a5cc:	2300      	movs	r3, #0
 800a5ce:	9300      	str	r3, [sp, #0]
 800a5d0:	2300      	movs	r3, #0
 800a5d2:	687a      	ldr	r2, [r7, #4]
 800a5d4:	2100      	movs	r1, #0
 800a5d6:	6978      	ldr	r0, [r7, #20]
 800a5d8:	f7ff ff88 	bl	800a4ec <xTimerGenericCommand>
 800a5dc:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800a5de:	693b      	ldr	r3, [r7, #16]
 800a5e0:	2b00      	cmp	r3, #0
 800a5e2:	d114      	bne.n	800a60e <prvProcessExpiredTimer+0x86>
	__asm volatile
 800a5e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a5e8:	f383 8811 	msr	BASEPRI, r3
 800a5ec:	f3bf 8f6f 	isb	sy
 800a5f0:	f3bf 8f4f 	dsb	sy
 800a5f4:	60fb      	str	r3, [r7, #12]
}
 800a5f6:	bf00      	nop
 800a5f8:	bf00      	nop
 800a5fa:	e7fd      	b.n	800a5f8 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a5fc:	697b      	ldr	r3, [r7, #20]
 800a5fe:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a602:	f023 0301 	bic.w	r3, r3, #1
 800a606:	b2da      	uxtb	r2, r3
 800a608:	697b      	ldr	r3, [r7, #20]
 800a60a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a60e:	697b      	ldr	r3, [r7, #20]
 800a610:	6a1b      	ldr	r3, [r3, #32]
 800a612:	6978      	ldr	r0, [r7, #20]
 800a614:	4798      	blx	r3
}
 800a616:	bf00      	nop
 800a618:	3718      	adds	r7, #24
 800a61a:	46bd      	mov	sp, r7
 800a61c:	bd80      	pop	{r7, pc}
 800a61e:	bf00      	nop
 800a620:	20001504 	.word	0x20001504

0800a624 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800a624:	b580      	push	{r7, lr}
 800a626:	b084      	sub	sp, #16
 800a628:	af00      	add	r7, sp, #0
 800a62a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800a62c:	f107 0308 	add.w	r3, r7, #8
 800a630:	4618      	mov	r0, r3
 800a632:	f000 f859 	bl	800a6e8 <prvGetNextExpireTime>
 800a636:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800a638:	68bb      	ldr	r3, [r7, #8]
 800a63a:	4619      	mov	r1, r3
 800a63c:	68f8      	ldr	r0, [r7, #12]
 800a63e:	f000 f805 	bl	800a64c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800a642:	f000 f8d7 	bl	800a7f4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800a646:	bf00      	nop
 800a648:	e7f0      	b.n	800a62c <prvTimerTask+0x8>
	...

0800a64c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800a64c:	b580      	push	{r7, lr}
 800a64e:	b084      	sub	sp, #16
 800a650:	af00      	add	r7, sp, #0
 800a652:	6078      	str	r0, [r7, #4]
 800a654:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800a656:	f7ff f869 	bl	800972c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a65a:	f107 0308 	add.w	r3, r7, #8
 800a65e:	4618      	mov	r0, r3
 800a660:	f000 f866 	bl	800a730 <prvSampleTimeNow>
 800a664:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800a666:	68bb      	ldr	r3, [r7, #8]
 800a668:	2b00      	cmp	r3, #0
 800a66a:	d130      	bne.n	800a6ce <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800a66c:	683b      	ldr	r3, [r7, #0]
 800a66e:	2b00      	cmp	r3, #0
 800a670:	d10a      	bne.n	800a688 <prvProcessTimerOrBlockTask+0x3c>
 800a672:	687a      	ldr	r2, [r7, #4]
 800a674:	68fb      	ldr	r3, [r7, #12]
 800a676:	429a      	cmp	r2, r3
 800a678:	d806      	bhi.n	800a688 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800a67a:	f7ff f865 	bl	8009748 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800a67e:	68f9      	ldr	r1, [r7, #12]
 800a680:	6878      	ldr	r0, [r7, #4]
 800a682:	f7ff ff81 	bl	800a588 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800a686:	e024      	b.n	800a6d2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800a688:	683b      	ldr	r3, [r7, #0]
 800a68a:	2b00      	cmp	r3, #0
 800a68c:	d008      	beq.n	800a6a0 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800a68e:	4b13      	ldr	r3, [pc, #76]	@ (800a6dc <prvProcessTimerOrBlockTask+0x90>)
 800a690:	681b      	ldr	r3, [r3, #0]
 800a692:	681b      	ldr	r3, [r3, #0]
 800a694:	2b00      	cmp	r3, #0
 800a696:	d101      	bne.n	800a69c <prvProcessTimerOrBlockTask+0x50>
 800a698:	2301      	movs	r3, #1
 800a69a:	e000      	b.n	800a69e <prvProcessTimerOrBlockTask+0x52>
 800a69c:	2300      	movs	r3, #0
 800a69e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800a6a0:	4b0f      	ldr	r3, [pc, #60]	@ (800a6e0 <prvProcessTimerOrBlockTask+0x94>)
 800a6a2:	6818      	ldr	r0, [r3, #0]
 800a6a4:	687a      	ldr	r2, [r7, #4]
 800a6a6:	68fb      	ldr	r3, [r7, #12]
 800a6a8:	1ad3      	subs	r3, r2, r3
 800a6aa:	683a      	ldr	r2, [r7, #0]
 800a6ac:	4619      	mov	r1, r3
 800a6ae:	f7fe fda5 	bl	80091fc <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800a6b2:	f7ff f849 	bl	8009748 <xTaskResumeAll>
 800a6b6:	4603      	mov	r3, r0
 800a6b8:	2b00      	cmp	r3, #0
 800a6ba:	d10a      	bne.n	800a6d2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800a6bc:	4b09      	ldr	r3, [pc, #36]	@ (800a6e4 <prvProcessTimerOrBlockTask+0x98>)
 800a6be:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a6c2:	601a      	str	r2, [r3, #0]
 800a6c4:	f3bf 8f4f 	dsb	sy
 800a6c8:	f3bf 8f6f 	isb	sy
}
 800a6cc:	e001      	b.n	800a6d2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800a6ce:	f7ff f83b 	bl	8009748 <xTaskResumeAll>
}
 800a6d2:	bf00      	nop
 800a6d4:	3710      	adds	r7, #16
 800a6d6:	46bd      	mov	sp, r7
 800a6d8:	bd80      	pop	{r7, pc}
 800a6da:	bf00      	nop
 800a6dc:	20001508 	.word	0x20001508
 800a6e0:	2000150c 	.word	0x2000150c
 800a6e4:	e000ed04 	.word	0xe000ed04

0800a6e8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800a6e8:	b480      	push	{r7}
 800a6ea:	b085      	sub	sp, #20
 800a6ec:	af00      	add	r7, sp, #0
 800a6ee:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800a6f0:	4b0e      	ldr	r3, [pc, #56]	@ (800a72c <prvGetNextExpireTime+0x44>)
 800a6f2:	681b      	ldr	r3, [r3, #0]
 800a6f4:	681b      	ldr	r3, [r3, #0]
 800a6f6:	2b00      	cmp	r3, #0
 800a6f8:	d101      	bne.n	800a6fe <prvGetNextExpireTime+0x16>
 800a6fa:	2201      	movs	r2, #1
 800a6fc:	e000      	b.n	800a700 <prvGetNextExpireTime+0x18>
 800a6fe:	2200      	movs	r2, #0
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	681b      	ldr	r3, [r3, #0]
 800a708:	2b00      	cmp	r3, #0
 800a70a:	d105      	bne.n	800a718 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a70c:	4b07      	ldr	r3, [pc, #28]	@ (800a72c <prvGetNextExpireTime+0x44>)
 800a70e:	681b      	ldr	r3, [r3, #0]
 800a710:	68db      	ldr	r3, [r3, #12]
 800a712:	681b      	ldr	r3, [r3, #0]
 800a714:	60fb      	str	r3, [r7, #12]
 800a716:	e001      	b.n	800a71c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800a718:	2300      	movs	r3, #0
 800a71a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800a71c:	68fb      	ldr	r3, [r7, #12]
}
 800a71e:	4618      	mov	r0, r3
 800a720:	3714      	adds	r7, #20
 800a722:	46bd      	mov	sp, r7
 800a724:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a728:	4770      	bx	lr
 800a72a:	bf00      	nop
 800a72c:	20001504 	.word	0x20001504

0800a730 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800a730:	b580      	push	{r7, lr}
 800a732:	b084      	sub	sp, #16
 800a734:	af00      	add	r7, sp, #0
 800a736:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800a738:	f7ff f8a4 	bl	8009884 <xTaskGetTickCount>
 800a73c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800a73e:	4b0b      	ldr	r3, [pc, #44]	@ (800a76c <prvSampleTimeNow+0x3c>)
 800a740:	681b      	ldr	r3, [r3, #0]
 800a742:	68fa      	ldr	r2, [r7, #12]
 800a744:	429a      	cmp	r2, r3
 800a746:	d205      	bcs.n	800a754 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800a748:	f000 f93a 	bl	800a9c0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	2201      	movs	r2, #1
 800a750:	601a      	str	r2, [r3, #0]
 800a752:	e002      	b.n	800a75a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800a754:	687b      	ldr	r3, [r7, #4]
 800a756:	2200      	movs	r2, #0
 800a758:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800a75a:	4a04      	ldr	r2, [pc, #16]	@ (800a76c <prvSampleTimeNow+0x3c>)
 800a75c:	68fb      	ldr	r3, [r7, #12]
 800a75e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800a760:	68fb      	ldr	r3, [r7, #12]
}
 800a762:	4618      	mov	r0, r3
 800a764:	3710      	adds	r7, #16
 800a766:	46bd      	mov	sp, r7
 800a768:	bd80      	pop	{r7, pc}
 800a76a:	bf00      	nop
 800a76c:	20001514 	.word	0x20001514

0800a770 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800a770:	b580      	push	{r7, lr}
 800a772:	b086      	sub	sp, #24
 800a774:	af00      	add	r7, sp, #0
 800a776:	60f8      	str	r0, [r7, #12]
 800a778:	60b9      	str	r1, [r7, #8]
 800a77a:	607a      	str	r2, [r7, #4]
 800a77c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800a77e:	2300      	movs	r3, #0
 800a780:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800a782:	68fb      	ldr	r3, [r7, #12]
 800a784:	68ba      	ldr	r2, [r7, #8]
 800a786:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a788:	68fb      	ldr	r3, [r7, #12]
 800a78a:	68fa      	ldr	r2, [r7, #12]
 800a78c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800a78e:	68ba      	ldr	r2, [r7, #8]
 800a790:	687b      	ldr	r3, [r7, #4]
 800a792:	429a      	cmp	r2, r3
 800a794:	d812      	bhi.n	800a7bc <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a796:	687a      	ldr	r2, [r7, #4]
 800a798:	683b      	ldr	r3, [r7, #0]
 800a79a:	1ad2      	subs	r2, r2, r3
 800a79c:	68fb      	ldr	r3, [r7, #12]
 800a79e:	699b      	ldr	r3, [r3, #24]
 800a7a0:	429a      	cmp	r2, r3
 800a7a2:	d302      	bcc.n	800a7aa <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800a7a4:	2301      	movs	r3, #1
 800a7a6:	617b      	str	r3, [r7, #20]
 800a7a8:	e01b      	b.n	800a7e2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800a7aa:	4b10      	ldr	r3, [pc, #64]	@ (800a7ec <prvInsertTimerInActiveList+0x7c>)
 800a7ac:	681a      	ldr	r2, [r3, #0]
 800a7ae:	68fb      	ldr	r3, [r7, #12]
 800a7b0:	3304      	adds	r3, #4
 800a7b2:	4619      	mov	r1, r3
 800a7b4:	4610      	mov	r0, r2
 800a7b6:	f7fd fc0e 	bl	8007fd6 <vListInsert>
 800a7ba:	e012      	b.n	800a7e2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800a7bc:	687a      	ldr	r2, [r7, #4]
 800a7be:	683b      	ldr	r3, [r7, #0]
 800a7c0:	429a      	cmp	r2, r3
 800a7c2:	d206      	bcs.n	800a7d2 <prvInsertTimerInActiveList+0x62>
 800a7c4:	68ba      	ldr	r2, [r7, #8]
 800a7c6:	683b      	ldr	r3, [r7, #0]
 800a7c8:	429a      	cmp	r2, r3
 800a7ca:	d302      	bcc.n	800a7d2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800a7cc:	2301      	movs	r3, #1
 800a7ce:	617b      	str	r3, [r7, #20]
 800a7d0:	e007      	b.n	800a7e2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a7d2:	4b07      	ldr	r3, [pc, #28]	@ (800a7f0 <prvInsertTimerInActiveList+0x80>)
 800a7d4:	681a      	ldr	r2, [r3, #0]
 800a7d6:	68fb      	ldr	r3, [r7, #12]
 800a7d8:	3304      	adds	r3, #4
 800a7da:	4619      	mov	r1, r3
 800a7dc:	4610      	mov	r0, r2
 800a7de:	f7fd fbfa 	bl	8007fd6 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800a7e2:	697b      	ldr	r3, [r7, #20]
}
 800a7e4:	4618      	mov	r0, r3
 800a7e6:	3718      	adds	r7, #24
 800a7e8:	46bd      	mov	sp, r7
 800a7ea:	bd80      	pop	{r7, pc}
 800a7ec:	20001508 	.word	0x20001508
 800a7f0:	20001504 	.word	0x20001504

0800a7f4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800a7f4:	b580      	push	{r7, lr}
 800a7f6:	b08e      	sub	sp, #56	@ 0x38
 800a7f8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a7fa:	e0ce      	b.n	800a99a <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	2b00      	cmp	r3, #0
 800a800:	da19      	bge.n	800a836 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800a802:	1d3b      	adds	r3, r7, #4
 800a804:	3304      	adds	r3, #4
 800a806:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800a808:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a80a:	2b00      	cmp	r3, #0
 800a80c:	d10b      	bne.n	800a826 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800a80e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a812:	f383 8811 	msr	BASEPRI, r3
 800a816:	f3bf 8f6f 	isb	sy
 800a81a:	f3bf 8f4f 	dsb	sy
 800a81e:	61fb      	str	r3, [r7, #28]
}
 800a820:	bf00      	nop
 800a822:	bf00      	nop
 800a824:	e7fd      	b.n	800a822 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800a826:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a828:	681b      	ldr	r3, [r3, #0]
 800a82a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a82c:	6850      	ldr	r0, [r2, #4]
 800a82e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a830:	6892      	ldr	r2, [r2, #8]
 800a832:	4611      	mov	r1, r2
 800a834:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800a836:	687b      	ldr	r3, [r7, #4]
 800a838:	2b00      	cmp	r3, #0
 800a83a:	f2c0 80ae 	blt.w	800a99a <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800a83e:	68fb      	ldr	r3, [r7, #12]
 800a840:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800a842:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a844:	695b      	ldr	r3, [r3, #20]
 800a846:	2b00      	cmp	r3, #0
 800a848:	d004      	beq.n	800a854 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a84a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a84c:	3304      	adds	r3, #4
 800a84e:	4618      	mov	r0, r3
 800a850:	f7fd fbfa 	bl	8008048 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a854:	463b      	mov	r3, r7
 800a856:	4618      	mov	r0, r3
 800a858:	f7ff ff6a 	bl	800a730 <prvSampleTimeNow>
 800a85c:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800a85e:	687b      	ldr	r3, [r7, #4]
 800a860:	2b09      	cmp	r3, #9
 800a862:	f200 8097 	bhi.w	800a994 <prvProcessReceivedCommands+0x1a0>
 800a866:	a201      	add	r2, pc, #4	@ (adr r2, 800a86c <prvProcessReceivedCommands+0x78>)
 800a868:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a86c:	0800a895 	.word	0x0800a895
 800a870:	0800a895 	.word	0x0800a895
 800a874:	0800a895 	.word	0x0800a895
 800a878:	0800a90b 	.word	0x0800a90b
 800a87c:	0800a91f 	.word	0x0800a91f
 800a880:	0800a96b 	.word	0x0800a96b
 800a884:	0800a895 	.word	0x0800a895
 800a888:	0800a895 	.word	0x0800a895
 800a88c:	0800a90b 	.word	0x0800a90b
 800a890:	0800a91f 	.word	0x0800a91f
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a894:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a896:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a89a:	f043 0301 	orr.w	r3, r3, #1
 800a89e:	b2da      	uxtb	r2, r3
 800a8a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a8a2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800a8a6:	68ba      	ldr	r2, [r7, #8]
 800a8a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a8aa:	699b      	ldr	r3, [r3, #24]
 800a8ac:	18d1      	adds	r1, r2, r3
 800a8ae:	68bb      	ldr	r3, [r7, #8]
 800a8b0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a8b2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a8b4:	f7ff ff5c 	bl	800a770 <prvInsertTimerInActiveList>
 800a8b8:	4603      	mov	r3, r0
 800a8ba:	2b00      	cmp	r3, #0
 800a8bc:	d06c      	beq.n	800a998 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a8be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a8c0:	6a1b      	ldr	r3, [r3, #32]
 800a8c2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a8c4:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a8c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a8c8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a8cc:	f003 0304 	and.w	r3, r3, #4
 800a8d0:	2b00      	cmp	r3, #0
 800a8d2:	d061      	beq.n	800a998 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800a8d4:	68ba      	ldr	r2, [r7, #8]
 800a8d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a8d8:	699b      	ldr	r3, [r3, #24]
 800a8da:	441a      	add	r2, r3
 800a8dc:	2300      	movs	r3, #0
 800a8de:	9300      	str	r3, [sp, #0]
 800a8e0:	2300      	movs	r3, #0
 800a8e2:	2100      	movs	r1, #0
 800a8e4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a8e6:	f7ff fe01 	bl	800a4ec <xTimerGenericCommand>
 800a8ea:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800a8ec:	6a3b      	ldr	r3, [r7, #32]
 800a8ee:	2b00      	cmp	r3, #0
 800a8f0:	d152      	bne.n	800a998 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800a8f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a8f6:	f383 8811 	msr	BASEPRI, r3
 800a8fa:	f3bf 8f6f 	isb	sy
 800a8fe:	f3bf 8f4f 	dsb	sy
 800a902:	61bb      	str	r3, [r7, #24]
}
 800a904:	bf00      	nop
 800a906:	bf00      	nop
 800a908:	e7fd      	b.n	800a906 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a90a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a90c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a910:	f023 0301 	bic.w	r3, r3, #1
 800a914:	b2da      	uxtb	r2, r3
 800a916:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a918:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800a91c:	e03d      	b.n	800a99a <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a91e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a920:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a924:	f043 0301 	orr.w	r3, r3, #1
 800a928:	b2da      	uxtb	r2, r3
 800a92a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a92c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800a930:	68ba      	ldr	r2, [r7, #8]
 800a932:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a934:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800a936:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a938:	699b      	ldr	r3, [r3, #24]
 800a93a:	2b00      	cmp	r3, #0
 800a93c:	d10b      	bne.n	800a956 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800a93e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a942:	f383 8811 	msr	BASEPRI, r3
 800a946:	f3bf 8f6f 	isb	sy
 800a94a:	f3bf 8f4f 	dsb	sy
 800a94e:	617b      	str	r3, [r7, #20]
}
 800a950:	bf00      	nop
 800a952:	bf00      	nop
 800a954:	e7fd      	b.n	800a952 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800a956:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a958:	699a      	ldr	r2, [r3, #24]
 800a95a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a95c:	18d1      	adds	r1, r2, r3
 800a95e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a960:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a962:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a964:	f7ff ff04 	bl	800a770 <prvInsertTimerInActiveList>
					break;
 800a968:	e017      	b.n	800a99a <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800a96a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a96c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a970:	f003 0302 	and.w	r3, r3, #2
 800a974:	2b00      	cmp	r3, #0
 800a976:	d103      	bne.n	800a980 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800a978:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a97a:	f000 fc0d 	bl	800b198 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800a97e:	e00c      	b.n	800a99a <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a980:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a982:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a986:	f023 0301 	bic.w	r3, r3, #1
 800a98a:	b2da      	uxtb	r2, r3
 800a98c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a98e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800a992:	e002      	b.n	800a99a <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800a994:	bf00      	nop
 800a996:	e000      	b.n	800a99a <prvProcessReceivedCommands+0x1a6>
					break;
 800a998:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a99a:	4b08      	ldr	r3, [pc, #32]	@ (800a9bc <prvProcessReceivedCommands+0x1c8>)
 800a99c:	681b      	ldr	r3, [r3, #0]
 800a99e:	1d39      	adds	r1, r7, #4
 800a9a0:	2200      	movs	r2, #0
 800a9a2:	4618      	mov	r0, r3
 800a9a4:	f7fe f816 	bl	80089d4 <xQueueReceive>
 800a9a8:	4603      	mov	r3, r0
 800a9aa:	2b00      	cmp	r3, #0
 800a9ac:	f47f af26 	bne.w	800a7fc <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800a9b0:	bf00      	nop
 800a9b2:	bf00      	nop
 800a9b4:	3730      	adds	r7, #48	@ 0x30
 800a9b6:	46bd      	mov	sp, r7
 800a9b8:	bd80      	pop	{r7, pc}
 800a9ba:	bf00      	nop
 800a9bc:	2000150c 	.word	0x2000150c

0800a9c0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800a9c0:	b580      	push	{r7, lr}
 800a9c2:	b088      	sub	sp, #32
 800a9c4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a9c6:	e049      	b.n	800aa5c <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a9c8:	4b2e      	ldr	r3, [pc, #184]	@ (800aa84 <prvSwitchTimerLists+0xc4>)
 800a9ca:	681b      	ldr	r3, [r3, #0]
 800a9cc:	68db      	ldr	r3, [r3, #12]
 800a9ce:	681b      	ldr	r3, [r3, #0]
 800a9d0:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a9d2:	4b2c      	ldr	r3, [pc, #176]	@ (800aa84 <prvSwitchTimerLists+0xc4>)
 800a9d4:	681b      	ldr	r3, [r3, #0]
 800a9d6:	68db      	ldr	r3, [r3, #12]
 800a9d8:	68db      	ldr	r3, [r3, #12]
 800a9da:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a9dc:	68fb      	ldr	r3, [r7, #12]
 800a9de:	3304      	adds	r3, #4
 800a9e0:	4618      	mov	r0, r3
 800a9e2:	f7fd fb31 	bl	8008048 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a9e6:	68fb      	ldr	r3, [r7, #12]
 800a9e8:	6a1b      	ldr	r3, [r3, #32]
 800a9ea:	68f8      	ldr	r0, [r7, #12]
 800a9ec:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a9ee:	68fb      	ldr	r3, [r7, #12]
 800a9f0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a9f4:	f003 0304 	and.w	r3, r3, #4
 800a9f8:	2b00      	cmp	r3, #0
 800a9fa:	d02f      	beq.n	800aa5c <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800a9fc:	68fb      	ldr	r3, [r7, #12]
 800a9fe:	699b      	ldr	r3, [r3, #24]
 800aa00:	693a      	ldr	r2, [r7, #16]
 800aa02:	4413      	add	r3, r2
 800aa04:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800aa06:	68ba      	ldr	r2, [r7, #8]
 800aa08:	693b      	ldr	r3, [r7, #16]
 800aa0a:	429a      	cmp	r2, r3
 800aa0c:	d90e      	bls.n	800aa2c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800aa0e:	68fb      	ldr	r3, [r7, #12]
 800aa10:	68ba      	ldr	r2, [r7, #8]
 800aa12:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800aa14:	68fb      	ldr	r3, [r7, #12]
 800aa16:	68fa      	ldr	r2, [r7, #12]
 800aa18:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800aa1a:	4b1a      	ldr	r3, [pc, #104]	@ (800aa84 <prvSwitchTimerLists+0xc4>)
 800aa1c:	681a      	ldr	r2, [r3, #0]
 800aa1e:	68fb      	ldr	r3, [r7, #12]
 800aa20:	3304      	adds	r3, #4
 800aa22:	4619      	mov	r1, r3
 800aa24:	4610      	mov	r0, r2
 800aa26:	f7fd fad6 	bl	8007fd6 <vListInsert>
 800aa2a:	e017      	b.n	800aa5c <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800aa2c:	2300      	movs	r3, #0
 800aa2e:	9300      	str	r3, [sp, #0]
 800aa30:	2300      	movs	r3, #0
 800aa32:	693a      	ldr	r2, [r7, #16]
 800aa34:	2100      	movs	r1, #0
 800aa36:	68f8      	ldr	r0, [r7, #12]
 800aa38:	f7ff fd58 	bl	800a4ec <xTimerGenericCommand>
 800aa3c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800aa3e:	687b      	ldr	r3, [r7, #4]
 800aa40:	2b00      	cmp	r3, #0
 800aa42:	d10b      	bne.n	800aa5c <prvSwitchTimerLists+0x9c>
	__asm volatile
 800aa44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa48:	f383 8811 	msr	BASEPRI, r3
 800aa4c:	f3bf 8f6f 	isb	sy
 800aa50:	f3bf 8f4f 	dsb	sy
 800aa54:	603b      	str	r3, [r7, #0]
}
 800aa56:	bf00      	nop
 800aa58:	bf00      	nop
 800aa5a:	e7fd      	b.n	800aa58 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800aa5c:	4b09      	ldr	r3, [pc, #36]	@ (800aa84 <prvSwitchTimerLists+0xc4>)
 800aa5e:	681b      	ldr	r3, [r3, #0]
 800aa60:	681b      	ldr	r3, [r3, #0]
 800aa62:	2b00      	cmp	r3, #0
 800aa64:	d1b0      	bne.n	800a9c8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800aa66:	4b07      	ldr	r3, [pc, #28]	@ (800aa84 <prvSwitchTimerLists+0xc4>)
 800aa68:	681b      	ldr	r3, [r3, #0]
 800aa6a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800aa6c:	4b06      	ldr	r3, [pc, #24]	@ (800aa88 <prvSwitchTimerLists+0xc8>)
 800aa6e:	681b      	ldr	r3, [r3, #0]
 800aa70:	4a04      	ldr	r2, [pc, #16]	@ (800aa84 <prvSwitchTimerLists+0xc4>)
 800aa72:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800aa74:	4a04      	ldr	r2, [pc, #16]	@ (800aa88 <prvSwitchTimerLists+0xc8>)
 800aa76:	697b      	ldr	r3, [r7, #20]
 800aa78:	6013      	str	r3, [r2, #0]
}
 800aa7a:	bf00      	nop
 800aa7c:	3718      	adds	r7, #24
 800aa7e:	46bd      	mov	sp, r7
 800aa80:	bd80      	pop	{r7, pc}
 800aa82:	bf00      	nop
 800aa84:	20001504 	.word	0x20001504
 800aa88:	20001508 	.word	0x20001508

0800aa8c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800aa8c:	b580      	push	{r7, lr}
 800aa8e:	b082      	sub	sp, #8
 800aa90:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800aa92:	f000 f991 	bl	800adb8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800aa96:	4b15      	ldr	r3, [pc, #84]	@ (800aaec <prvCheckForValidListAndQueue+0x60>)
 800aa98:	681b      	ldr	r3, [r3, #0]
 800aa9a:	2b00      	cmp	r3, #0
 800aa9c:	d120      	bne.n	800aae0 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800aa9e:	4814      	ldr	r0, [pc, #80]	@ (800aaf0 <prvCheckForValidListAndQueue+0x64>)
 800aaa0:	f7fd fa48 	bl	8007f34 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800aaa4:	4813      	ldr	r0, [pc, #76]	@ (800aaf4 <prvCheckForValidListAndQueue+0x68>)
 800aaa6:	f7fd fa45 	bl	8007f34 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800aaaa:	4b13      	ldr	r3, [pc, #76]	@ (800aaf8 <prvCheckForValidListAndQueue+0x6c>)
 800aaac:	4a10      	ldr	r2, [pc, #64]	@ (800aaf0 <prvCheckForValidListAndQueue+0x64>)
 800aaae:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800aab0:	4b12      	ldr	r3, [pc, #72]	@ (800aafc <prvCheckForValidListAndQueue+0x70>)
 800aab2:	4a10      	ldr	r2, [pc, #64]	@ (800aaf4 <prvCheckForValidListAndQueue+0x68>)
 800aab4:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800aab6:	2300      	movs	r3, #0
 800aab8:	9300      	str	r3, [sp, #0]
 800aaba:	4b11      	ldr	r3, [pc, #68]	@ (800ab00 <prvCheckForValidListAndQueue+0x74>)
 800aabc:	4a11      	ldr	r2, [pc, #68]	@ (800ab04 <prvCheckForValidListAndQueue+0x78>)
 800aabe:	2110      	movs	r1, #16
 800aac0:	200a      	movs	r0, #10
 800aac2:	f7fd fb55 	bl	8008170 <xQueueGenericCreateStatic>
 800aac6:	4603      	mov	r3, r0
 800aac8:	4a08      	ldr	r2, [pc, #32]	@ (800aaec <prvCheckForValidListAndQueue+0x60>)
 800aaca:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800aacc:	4b07      	ldr	r3, [pc, #28]	@ (800aaec <prvCheckForValidListAndQueue+0x60>)
 800aace:	681b      	ldr	r3, [r3, #0]
 800aad0:	2b00      	cmp	r3, #0
 800aad2:	d005      	beq.n	800aae0 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800aad4:	4b05      	ldr	r3, [pc, #20]	@ (800aaec <prvCheckForValidListAndQueue+0x60>)
 800aad6:	681b      	ldr	r3, [r3, #0]
 800aad8:	490b      	ldr	r1, [pc, #44]	@ (800ab08 <prvCheckForValidListAndQueue+0x7c>)
 800aada:	4618      	mov	r0, r3
 800aadc:	f7fe fb3a 	bl	8009154 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800aae0:	f000 f99c 	bl	800ae1c <vPortExitCritical>
}
 800aae4:	bf00      	nop
 800aae6:	46bd      	mov	sp, r7
 800aae8:	bd80      	pop	{r7, pc}
 800aaea:	bf00      	nop
 800aaec:	2000150c 	.word	0x2000150c
 800aaf0:	200014dc 	.word	0x200014dc
 800aaf4:	200014f0 	.word	0x200014f0
 800aaf8:	20001504 	.word	0x20001504
 800aafc:	20001508 	.word	0x20001508
 800ab00:	200015b8 	.word	0x200015b8
 800ab04:	20001518 	.word	0x20001518
 800ab08:	0800e244 	.word	0x0800e244

0800ab0c <pvTimerGetTimerID>:
	return xReturn;
} /*lint !e818 Can't be pointer to const due to the typedef. */
/*-----------------------------------------------------------*/

void *pvTimerGetTimerID( const TimerHandle_t xTimer )
{
 800ab0c:	b580      	push	{r7, lr}
 800ab0e:	b086      	sub	sp, #24
 800ab10:	af00      	add	r7, sp, #0
 800ab12:	6078      	str	r0, [r7, #4]
Timer_t * const pxTimer = xTimer;
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	617b      	str	r3, [r7, #20]
void *pvReturn;

	configASSERT( xTimer );
 800ab18:	687b      	ldr	r3, [r7, #4]
 800ab1a:	2b00      	cmp	r3, #0
 800ab1c:	d10b      	bne.n	800ab36 <pvTimerGetTimerID+0x2a>
	__asm volatile
 800ab1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab22:	f383 8811 	msr	BASEPRI, r3
 800ab26:	f3bf 8f6f 	isb	sy
 800ab2a:	f3bf 8f4f 	dsb	sy
 800ab2e:	60fb      	str	r3, [r7, #12]
}
 800ab30:	bf00      	nop
 800ab32:	bf00      	nop
 800ab34:	e7fd      	b.n	800ab32 <pvTimerGetTimerID+0x26>

	taskENTER_CRITICAL();
 800ab36:	f000 f93f 	bl	800adb8 <vPortEnterCritical>
	{
		pvReturn = pxTimer->pvTimerID;
 800ab3a:	697b      	ldr	r3, [r7, #20]
 800ab3c:	69db      	ldr	r3, [r3, #28]
 800ab3e:	613b      	str	r3, [r7, #16]
	}
	taskEXIT_CRITICAL();
 800ab40:	f000 f96c 	bl	800ae1c <vPortExitCritical>

	return pvReturn;
 800ab44:	693b      	ldr	r3, [r7, #16]
}
 800ab46:	4618      	mov	r0, r3
 800ab48:	3718      	adds	r7, #24
 800ab4a:	46bd      	mov	sp, r7
 800ab4c:	bd80      	pop	{r7, pc}
	...

0800ab50 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800ab50:	b480      	push	{r7}
 800ab52:	b085      	sub	sp, #20
 800ab54:	af00      	add	r7, sp, #0
 800ab56:	60f8      	str	r0, [r7, #12]
 800ab58:	60b9      	str	r1, [r7, #8]
 800ab5a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800ab5c:	68fb      	ldr	r3, [r7, #12]
 800ab5e:	3b04      	subs	r3, #4
 800ab60:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800ab62:	68fb      	ldr	r3, [r7, #12]
 800ab64:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800ab68:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800ab6a:	68fb      	ldr	r3, [r7, #12]
 800ab6c:	3b04      	subs	r3, #4
 800ab6e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800ab70:	68bb      	ldr	r3, [r7, #8]
 800ab72:	f023 0201 	bic.w	r2, r3, #1
 800ab76:	68fb      	ldr	r3, [r7, #12]
 800ab78:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800ab7a:	68fb      	ldr	r3, [r7, #12]
 800ab7c:	3b04      	subs	r3, #4
 800ab7e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800ab80:	4a0c      	ldr	r2, [pc, #48]	@ (800abb4 <pxPortInitialiseStack+0x64>)
 800ab82:	68fb      	ldr	r3, [r7, #12]
 800ab84:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800ab86:	68fb      	ldr	r3, [r7, #12]
 800ab88:	3b14      	subs	r3, #20
 800ab8a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800ab8c:	687a      	ldr	r2, [r7, #4]
 800ab8e:	68fb      	ldr	r3, [r7, #12]
 800ab90:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800ab92:	68fb      	ldr	r3, [r7, #12]
 800ab94:	3b04      	subs	r3, #4
 800ab96:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800ab98:	68fb      	ldr	r3, [r7, #12]
 800ab9a:	f06f 0202 	mvn.w	r2, #2
 800ab9e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800aba0:	68fb      	ldr	r3, [r7, #12]
 800aba2:	3b20      	subs	r3, #32
 800aba4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800aba6:	68fb      	ldr	r3, [r7, #12]
}
 800aba8:	4618      	mov	r0, r3
 800abaa:	3714      	adds	r7, #20
 800abac:	46bd      	mov	sp, r7
 800abae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abb2:	4770      	bx	lr
 800abb4:	0800abb9 	.word	0x0800abb9

0800abb8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800abb8:	b480      	push	{r7}
 800abba:	b085      	sub	sp, #20
 800abbc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800abbe:	2300      	movs	r3, #0
 800abc0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800abc2:	4b13      	ldr	r3, [pc, #76]	@ (800ac10 <prvTaskExitError+0x58>)
 800abc4:	681b      	ldr	r3, [r3, #0]
 800abc6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800abca:	d00b      	beq.n	800abe4 <prvTaskExitError+0x2c>
	__asm volatile
 800abcc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800abd0:	f383 8811 	msr	BASEPRI, r3
 800abd4:	f3bf 8f6f 	isb	sy
 800abd8:	f3bf 8f4f 	dsb	sy
 800abdc:	60fb      	str	r3, [r7, #12]
}
 800abde:	bf00      	nop
 800abe0:	bf00      	nop
 800abe2:	e7fd      	b.n	800abe0 <prvTaskExitError+0x28>
	__asm volatile
 800abe4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800abe8:	f383 8811 	msr	BASEPRI, r3
 800abec:	f3bf 8f6f 	isb	sy
 800abf0:	f3bf 8f4f 	dsb	sy
 800abf4:	60bb      	str	r3, [r7, #8]
}
 800abf6:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800abf8:	bf00      	nop
 800abfa:	687b      	ldr	r3, [r7, #4]
 800abfc:	2b00      	cmp	r3, #0
 800abfe:	d0fc      	beq.n	800abfa <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800ac00:	bf00      	nop
 800ac02:	bf00      	nop
 800ac04:	3714      	adds	r7, #20
 800ac06:	46bd      	mov	sp, r7
 800ac08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac0c:	4770      	bx	lr
 800ac0e:	bf00      	nop
 800ac10:	2000000c 	.word	0x2000000c
	...

0800ac20 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800ac20:	4b07      	ldr	r3, [pc, #28]	@ (800ac40 <pxCurrentTCBConst2>)
 800ac22:	6819      	ldr	r1, [r3, #0]
 800ac24:	6808      	ldr	r0, [r1, #0]
 800ac26:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac2a:	f380 8809 	msr	PSP, r0
 800ac2e:	f3bf 8f6f 	isb	sy
 800ac32:	f04f 0000 	mov.w	r0, #0
 800ac36:	f380 8811 	msr	BASEPRI, r0
 800ac3a:	4770      	bx	lr
 800ac3c:	f3af 8000 	nop.w

0800ac40 <pxCurrentTCBConst2>:
 800ac40:	20000fdc 	.word	0x20000fdc
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800ac44:	bf00      	nop
 800ac46:	bf00      	nop

0800ac48 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800ac48:	4808      	ldr	r0, [pc, #32]	@ (800ac6c <prvPortStartFirstTask+0x24>)
 800ac4a:	6800      	ldr	r0, [r0, #0]
 800ac4c:	6800      	ldr	r0, [r0, #0]
 800ac4e:	f380 8808 	msr	MSP, r0
 800ac52:	f04f 0000 	mov.w	r0, #0
 800ac56:	f380 8814 	msr	CONTROL, r0
 800ac5a:	b662      	cpsie	i
 800ac5c:	b661      	cpsie	f
 800ac5e:	f3bf 8f4f 	dsb	sy
 800ac62:	f3bf 8f6f 	isb	sy
 800ac66:	df00      	svc	0
 800ac68:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800ac6a:	bf00      	nop
 800ac6c:	e000ed08 	.word	0xe000ed08

0800ac70 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800ac70:	b580      	push	{r7, lr}
 800ac72:	b086      	sub	sp, #24
 800ac74:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800ac76:	4b47      	ldr	r3, [pc, #284]	@ (800ad94 <xPortStartScheduler+0x124>)
 800ac78:	681b      	ldr	r3, [r3, #0]
 800ac7a:	4a47      	ldr	r2, [pc, #284]	@ (800ad98 <xPortStartScheduler+0x128>)
 800ac7c:	4293      	cmp	r3, r2
 800ac7e:	d10b      	bne.n	800ac98 <xPortStartScheduler+0x28>
	__asm volatile
 800ac80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac84:	f383 8811 	msr	BASEPRI, r3
 800ac88:	f3bf 8f6f 	isb	sy
 800ac8c:	f3bf 8f4f 	dsb	sy
 800ac90:	60fb      	str	r3, [r7, #12]
}
 800ac92:	bf00      	nop
 800ac94:	bf00      	nop
 800ac96:	e7fd      	b.n	800ac94 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800ac98:	4b3e      	ldr	r3, [pc, #248]	@ (800ad94 <xPortStartScheduler+0x124>)
 800ac9a:	681b      	ldr	r3, [r3, #0]
 800ac9c:	4a3f      	ldr	r2, [pc, #252]	@ (800ad9c <xPortStartScheduler+0x12c>)
 800ac9e:	4293      	cmp	r3, r2
 800aca0:	d10b      	bne.n	800acba <xPortStartScheduler+0x4a>
	__asm volatile
 800aca2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aca6:	f383 8811 	msr	BASEPRI, r3
 800acaa:	f3bf 8f6f 	isb	sy
 800acae:	f3bf 8f4f 	dsb	sy
 800acb2:	613b      	str	r3, [r7, #16]
}
 800acb4:	bf00      	nop
 800acb6:	bf00      	nop
 800acb8:	e7fd      	b.n	800acb6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800acba:	4b39      	ldr	r3, [pc, #228]	@ (800ada0 <xPortStartScheduler+0x130>)
 800acbc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800acbe:	697b      	ldr	r3, [r7, #20]
 800acc0:	781b      	ldrb	r3, [r3, #0]
 800acc2:	b2db      	uxtb	r3, r3
 800acc4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800acc6:	697b      	ldr	r3, [r7, #20]
 800acc8:	22ff      	movs	r2, #255	@ 0xff
 800acca:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800accc:	697b      	ldr	r3, [r7, #20]
 800acce:	781b      	ldrb	r3, [r3, #0]
 800acd0:	b2db      	uxtb	r3, r3
 800acd2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800acd4:	78fb      	ldrb	r3, [r7, #3]
 800acd6:	b2db      	uxtb	r3, r3
 800acd8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800acdc:	b2da      	uxtb	r2, r3
 800acde:	4b31      	ldr	r3, [pc, #196]	@ (800ada4 <xPortStartScheduler+0x134>)
 800ace0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800ace2:	4b31      	ldr	r3, [pc, #196]	@ (800ada8 <xPortStartScheduler+0x138>)
 800ace4:	2207      	movs	r2, #7
 800ace6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800ace8:	e009      	b.n	800acfe <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800acea:	4b2f      	ldr	r3, [pc, #188]	@ (800ada8 <xPortStartScheduler+0x138>)
 800acec:	681b      	ldr	r3, [r3, #0]
 800acee:	3b01      	subs	r3, #1
 800acf0:	4a2d      	ldr	r2, [pc, #180]	@ (800ada8 <xPortStartScheduler+0x138>)
 800acf2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800acf4:	78fb      	ldrb	r3, [r7, #3]
 800acf6:	b2db      	uxtb	r3, r3
 800acf8:	005b      	lsls	r3, r3, #1
 800acfa:	b2db      	uxtb	r3, r3
 800acfc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800acfe:	78fb      	ldrb	r3, [r7, #3]
 800ad00:	b2db      	uxtb	r3, r3
 800ad02:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ad06:	2b80      	cmp	r3, #128	@ 0x80
 800ad08:	d0ef      	beq.n	800acea <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800ad0a:	4b27      	ldr	r3, [pc, #156]	@ (800ada8 <xPortStartScheduler+0x138>)
 800ad0c:	681b      	ldr	r3, [r3, #0]
 800ad0e:	f1c3 0307 	rsb	r3, r3, #7
 800ad12:	2b04      	cmp	r3, #4
 800ad14:	d00b      	beq.n	800ad2e <xPortStartScheduler+0xbe>
	__asm volatile
 800ad16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad1a:	f383 8811 	msr	BASEPRI, r3
 800ad1e:	f3bf 8f6f 	isb	sy
 800ad22:	f3bf 8f4f 	dsb	sy
 800ad26:	60bb      	str	r3, [r7, #8]
}
 800ad28:	bf00      	nop
 800ad2a:	bf00      	nop
 800ad2c:	e7fd      	b.n	800ad2a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800ad2e:	4b1e      	ldr	r3, [pc, #120]	@ (800ada8 <xPortStartScheduler+0x138>)
 800ad30:	681b      	ldr	r3, [r3, #0]
 800ad32:	021b      	lsls	r3, r3, #8
 800ad34:	4a1c      	ldr	r2, [pc, #112]	@ (800ada8 <xPortStartScheduler+0x138>)
 800ad36:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800ad38:	4b1b      	ldr	r3, [pc, #108]	@ (800ada8 <xPortStartScheduler+0x138>)
 800ad3a:	681b      	ldr	r3, [r3, #0]
 800ad3c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800ad40:	4a19      	ldr	r2, [pc, #100]	@ (800ada8 <xPortStartScheduler+0x138>)
 800ad42:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800ad44:	687b      	ldr	r3, [r7, #4]
 800ad46:	b2da      	uxtb	r2, r3
 800ad48:	697b      	ldr	r3, [r7, #20]
 800ad4a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800ad4c:	4b17      	ldr	r3, [pc, #92]	@ (800adac <xPortStartScheduler+0x13c>)
 800ad4e:	681b      	ldr	r3, [r3, #0]
 800ad50:	4a16      	ldr	r2, [pc, #88]	@ (800adac <xPortStartScheduler+0x13c>)
 800ad52:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800ad56:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800ad58:	4b14      	ldr	r3, [pc, #80]	@ (800adac <xPortStartScheduler+0x13c>)
 800ad5a:	681b      	ldr	r3, [r3, #0]
 800ad5c:	4a13      	ldr	r2, [pc, #76]	@ (800adac <xPortStartScheduler+0x13c>)
 800ad5e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800ad62:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800ad64:	f000 f8da 	bl	800af1c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800ad68:	4b11      	ldr	r3, [pc, #68]	@ (800adb0 <xPortStartScheduler+0x140>)
 800ad6a:	2200      	movs	r2, #0
 800ad6c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800ad6e:	f000 f8f9 	bl	800af64 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800ad72:	4b10      	ldr	r3, [pc, #64]	@ (800adb4 <xPortStartScheduler+0x144>)
 800ad74:	681b      	ldr	r3, [r3, #0]
 800ad76:	4a0f      	ldr	r2, [pc, #60]	@ (800adb4 <xPortStartScheduler+0x144>)
 800ad78:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800ad7c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800ad7e:	f7ff ff63 	bl	800ac48 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800ad82:	f7fe fe5b 	bl	8009a3c <vTaskSwitchContext>
	prvTaskExitError();
 800ad86:	f7ff ff17 	bl	800abb8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800ad8a:	2300      	movs	r3, #0
}
 800ad8c:	4618      	mov	r0, r3
 800ad8e:	3718      	adds	r7, #24
 800ad90:	46bd      	mov	sp, r7
 800ad92:	bd80      	pop	{r7, pc}
 800ad94:	e000ed00 	.word	0xe000ed00
 800ad98:	410fc271 	.word	0x410fc271
 800ad9c:	410fc270 	.word	0x410fc270
 800ada0:	e000e400 	.word	0xe000e400
 800ada4:	20001608 	.word	0x20001608
 800ada8:	2000160c 	.word	0x2000160c
 800adac:	e000ed20 	.word	0xe000ed20
 800adb0:	2000000c 	.word	0x2000000c
 800adb4:	e000ef34 	.word	0xe000ef34

0800adb8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800adb8:	b480      	push	{r7}
 800adba:	b083      	sub	sp, #12
 800adbc:	af00      	add	r7, sp, #0
	__asm volatile
 800adbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800adc2:	f383 8811 	msr	BASEPRI, r3
 800adc6:	f3bf 8f6f 	isb	sy
 800adca:	f3bf 8f4f 	dsb	sy
 800adce:	607b      	str	r3, [r7, #4]
}
 800add0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800add2:	4b10      	ldr	r3, [pc, #64]	@ (800ae14 <vPortEnterCritical+0x5c>)
 800add4:	681b      	ldr	r3, [r3, #0]
 800add6:	3301      	adds	r3, #1
 800add8:	4a0e      	ldr	r2, [pc, #56]	@ (800ae14 <vPortEnterCritical+0x5c>)
 800adda:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800addc:	4b0d      	ldr	r3, [pc, #52]	@ (800ae14 <vPortEnterCritical+0x5c>)
 800adde:	681b      	ldr	r3, [r3, #0]
 800ade0:	2b01      	cmp	r3, #1
 800ade2:	d110      	bne.n	800ae06 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800ade4:	4b0c      	ldr	r3, [pc, #48]	@ (800ae18 <vPortEnterCritical+0x60>)
 800ade6:	681b      	ldr	r3, [r3, #0]
 800ade8:	b2db      	uxtb	r3, r3
 800adea:	2b00      	cmp	r3, #0
 800adec:	d00b      	beq.n	800ae06 <vPortEnterCritical+0x4e>
	__asm volatile
 800adee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800adf2:	f383 8811 	msr	BASEPRI, r3
 800adf6:	f3bf 8f6f 	isb	sy
 800adfa:	f3bf 8f4f 	dsb	sy
 800adfe:	603b      	str	r3, [r7, #0]
}
 800ae00:	bf00      	nop
 800ae02:	bf00      	nop
 800ae04:	e7fd      	b.n	800ae02 <vPortEnterCritical+0x4a>
	}
}
 800ae06:	bf00      	nop
 800ae08:	370c      	adds	r7, #12
 800ae0a:	46bd      	mov	sp, r7
 800ae0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae10:	4770      	bx	lr
 800ae12:	bf00      	nop
 800ae14:	2000000c 	.word	0x2000000c
 800ae18:	e000ed04 	.word	0xe000ed04

0800ae1c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800ae1c:	b480      	push	{r7}
 800ae1e:	b083      	sub	sp, #12
 800ae20:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800ae22:	4b12      	ldr	r3, [pc, #72]	@ (800ae6c <vPortExitCritical+0x50>)
 800ae24:	681b      	ldr	r3, [r3, #0]
 800ae26:	2b00      	cmp	r3, #0
 800ae28:	d10b      	bne.n	800ae42 <vPortExitCritical+0x26>
	__asm volatile
 800ae2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ae2e:	f383 8811 	msr	BASEPRI, r3
 800ae32:	f3bf 8f6f 	isb	sy
 800ae36:	f3bf 8f4f 	dsb	sy
 800ae3a:	607b      	str	r3, [r7, #4]
}
 800ae3c:	bf00      	nop
 800ae3e:	bf00      	nop
 800ae40:	e7fd      	b.n	800ae3e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800ae42:	4b0a      	ldr	r3, [pc, #40]	@ (800ae6c <vPortExitCritical+0x50>)
 800ae44:	681b      	ldr	r3, [r3, #0]
 800ae46:	3b01      	subs	r3, #1
 800ae48:	4a08      	ldr	r2, [pc, #32]	@ (800ae6c <vPortExitCritical+0x50>)
 800ae4a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800ae4c:	4b07      	ldr	r3, [pc, #28]	@ (800ae6c <vPortExitCritical+0x50>)
 800ae4e:	681b      	ldr	r3, [r3, #0]
 800ae50:	2b00      	cmp	r3, #0
 800ae52:	d105      	bne.n	800ae60 <vPortExitCritical+0x44>
 800ae54:	2300      	movs	r3, #0
 800ae56:	603b      	str	r3, [r7, #0]
	__asm volatile
 800ae58:	683b      	ldr	r3, [r7, #0]
 800ae5a:	f383 8811 	msr	BASEPRI, r3
}
 800ae5e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800ae60:	bf00      	nop
 800ae62:	370c      	adds	r7, #12
 800ae64:	46bd      	mov	sp, r7
 800ae66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae6a:	4770      	bx	lr
 800ae6c:	2000000c 	.word	0x2000000c

0800ae70 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800ae70:	f3ef 8009 	mrs	r0, PSP
 800ae74:	f3bf 8f6f 	isb	sy
 800ae78:	4b15      	ldr	r3, [pc, #84]	@ (800aed0 <pxCurrentTCBConst>)
 800ae7a:	681a      	ldr	r2, [r3, #0]
 800ae7c:	f01e 0f10 	tst.w	lr, #16
 800ae80:	bf08      	it	eq
 800ae82:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800ae86:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae8a:	6010      	str	r0, [r2, #0]
 800ae8c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800ae90:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800ae94:	f380 8811 	msr	BASEPRI, r0
 800ae98:	f3bf 8f4f 	dsb	sy
 800ae9c:	f3bf 8f6f 	isb	sy
 800aea0:	f7fe fdcc 	bl	8009a3c <vTaskSwitchContext>
 800aea4:	f04f 0000 	mov.w	r0, #0
 800aea8:	f380 8811 	msr	BASEPRI, r0
 800aeac:	bc09      	pop	{r0, r3}
 800aeae:	6819      	ldr	r1, [r3, #0]
 800aeb0:	6808      	ldr	r0, [r1, #0]
 800aeb2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aeb6:	f01e 0f10 	tst.w	lr, #16
 800aeba:	bf08      	it	eq
 800aebc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800aec0:	f380 8809 	msr	PSP, r0
 800aec4:	f3bf 8f6f 	isb	sy
 800aec8:	4770      	bx	lr
 800aeca:	bf00      	nop
 800aecc:	f3af 8000 	nop.w

0800aed0 <pxCurrentTCBConst>:
 800aed0:	20000fdc 	.word	0x20000fdc
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800aed4:	bf00      	nop
 800aed6:	bf00      	nop

0800aed8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800aed8:	b580      	push	{r7, lr}
 800aeda:	b082      	sub	sp, #8
 800aedc:	af00      	add	r7, sp, #0
	__asm volatile
 800aede:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aee2:	f383 8811 	msr	BASEPRI, r3
 800aee6:	f3bf 8f6f 	isb	sy
 800aeea:	f3bf 8f4f 	dsb	sy
 800aeee:	607b      	str	r3, [r7, #4]
}
 800aef0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800aef2:	f7fe fce9 	bl	80098c8 <xTaskIncrementTick>
 800aef6:	4603      	mov	r3, r0
 800aef8:	2b00      	cmp	r3, #0
 800aefa:	d003      	beq.n	800af04 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800aefc:	4b06      	ldr	r3, [pc, #24]	@ (800af18 <xPortSysTickHandler+0x40>)
 800aefe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800af02:	601a      	str	r2, [r3, #0]
 800af04:	2300      	movs	r3, #0
 800af06:	603b      	str	r3, [r7, #0]
	__asm volatile
 800af08:	683b      	ldr	r3, [r7, #0]
 800af0a:	f383 8811 	msr	BASEPRI, r3
}
 800af0e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800af10:	bf00      	nop
 800af12:	3708      	adds	r7, #8
 800af14:	46bd      	mov	sp, r7
 800af16:	bd80      	pop	{r7, pc}
 800af18:	e000ed04 	.word	0xe000ed04

0800af1c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800af1c:	b480      	push	{r7}
 800af1e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800af20:	4b0b      	ldr	r3, [pc, #44]	@ (800af50 <vPortSetupTimerInterrupt+0x34>)
 800af22:	2200      	movs	r2, #0
 800af24:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800af26:	4b0b      	ldr	r3, [pc, #44]	@ (800af54 <vPortSetupTimerInterrupt+0x38>)
 800af28:	2200      	movs	r2, #0
 800af2a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800af2c:	4b0a      	ldr	r3, [pc, #40]	@ (800af58 <vPortSetupTimerInterrupt+0x3c>)
 800af2e:	681b      	ldr	r3, [r3, #0]
 800af30:	4a0a      	ldr	r2, [pc, #40]	@ (800af5c <vPortSetupTimerInterrupt+0x40>)
 800af32:	fba2 2303 	umull	r2, r3, r2, r3
 800af36:	099b      	lsrs	r3, r3, #6
 800af38:	4a09      	ldr	r2, [pc, #36]	@ (800af60 <vPortSetupTimerInterrupt+0x44>)
 800af3a:	3b01      	subs	r3, #1
 800af3c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800af3e:	4b04      	ldr	r3, [pc, #16]	@ (800af50 <vPortSetupTimerInterrupt+0x34>)
 800af40:	2207      	movs	r2, #7
 800af42:	601a      	str	r2, [r3, #0]
}
 800af44:	bf00      	nop
 800af46:	46bd      	mov	sp, r7
 800af48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af4c:	4770      	bx	lr
 800af4e:	bf00      	nop
 800af50:	e000e010 	.word	0xe000e010
 800af54:	e000e018 	.word	0xe000e018
 800af58:	20000000 	.word	0x20000000
 800af5c:	10624dd3 	.word	0x10624dd3
 800af60:	e000e014 	.word	0xe000e014

0800af64 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800af64:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800af74 <vPortEnableVFP+0x10>
 800af68:	6801      	ldr	r1, [r0, #0]
 800af6a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800af6e:	6001      	str	r1, [r0, #0]
 800af70:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800af72:	bf00      	nop
 800af74:	e000ed88 	.word	0xe000ed88

0800af78 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800af78:	b480      	push	{r7}
 800af7a:	b085      	sub	sp, #20
 800af7c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800af7e:	f3ef 8305 	mrs	r3, IPSR
 800af82:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800af84:	68fb      	ldr	r3, [r7, #12]
 800af86:	2b0f      	cmp	r3, #15
 800af88:	d915      	bls.n	800afb6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800af8a:	4a18      	ldr	r2, [pc, #96]	@ (800afec <vPortValidateInterruptPriority+0x74>)
 800af8c:	68fb      	ldr	r3, [r7, #12]
 800af8e:	4413      	add	r3, r2
 800af90:	781b      	ldrb	r3, [r3, #0]
 800af92:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800af94:	4b16      	ldr	r3, [pc, #88]	@ (800aff0 <vPortValidateInterruptPriority+0x78>)
 800af96:	781b      	ldrb	r3, [r3, #0]
 800af98:	7afa      	ldrb	r2, [r7, #11]
 800af9a:	429a      	cmp	r2, r3
 800af9c:	d20b      	bcs.n	800afb6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800af9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800afa2:	f383 8811 	msr	BASEPRI, r3
 800afa6:	f3bf 8f6f 	isb	sy
 800afaa:	f3bf 8f4f 	dsb	sy
 800afae:	607b      	str	r3, [r7, #4]
}
 800afb0:	bf00      	nop
 800afb2:	bf00      	nop
 800afb4:	e7fd      	b.n	800afb2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800afb6:	4b0f      	ldr	r3, [pc, #60]	@ (800aff4 <vPortValidateInterruptPriority+0x7c>)
 800afb8:	681b      	ldr	r3, [r3, #0]
 800afba:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800afbe:	4b0e      	ldr	r3, [pc, #56]	@ (800aff8 <vPortValidateInterruptPriority+0x80>)
 800afc0:	681b      	ldr	r3, [r3, #0]
 800afc2:	429a      	cmp	r2, r3
 800afc4:	d90b      	bls.n	800afde <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800afc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800afca:	f383 8811 	msr	BASEPRI, r3
 800afce:	f3bf 8f6f 	isb	sy
 800afd2:	f3bf 8f4f 	dsb	sy
 800afd6:	603b      	str	r3, [r7, #0]
}
 800afd8:	bf00      	nop
 800afda:	bf00      	nop
 800afdc:	e7fd      	b.n	800afda <vPortValidateInterruptPriority+0x62>
	}
 800afde:	bf00      	nop
 800afe0:	3714      	adds	r7, #20
 800afe2:	46bd      	mov	sp, r7
 800afe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afe8:	4770      	bx	lr
 800afea:	bf00      	nop
 800afec:	e000e3f0 	.word	0xe000e3f0
 800aff0:	20001608 	.word	0x20001608
 800aff4:	e000ed0c 	.word	0xe000ed0c
 800aff8:	2000160c 	.word	0x2000160c

0800affc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800affc:	b580      	push	{r7, lr}
 800affe:	b08a      	sub	sp, #40	@ 0x28
 800b000:	af00      	add	r7, sp, #0
 800b002:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800b004:	2300      	movs	r3, #0
 800b006:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800b008:	f7fe fb90 	bl	800972c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800b00c:	4b5c      	ldr	r3, [pc, #368]	@ (800b180 <pvPortMalloc+0x184>)
 800b00e:	681b      	ldr	r3, [r3, #0]
 800b010:	2b00      	cmp	r3, #0
 800b012:	d101      	bne.n	800b018 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800b014:	f000 f924 	bl	800b260 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800b018:	4b5a      	ldr	r3, [pc, #360]	@ (800b184 <pvPortMalloc+0x188>)
 800b01a:	681a      	ldr	r2, [r3, #0]
 800b01c:	687b      	ldr	r3, [r7, #4]
 800b01e:	4013      	ands	r3, r2
 800b020:	2b00      	cmp	r3, #0
 800b022:	f040 8095 	bne.w	800b150 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800b026:	687b      	ldr	r3, [r7, #4]
 800b028:	2b00      	cmp	r3, #0
 800b02a:	d01e      	beq.n	800b06a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800b02c:	2208      	movs	r2, #8
 800b02e:	687b      	ldr	r3, [r7, #4]
 800b030:	4413      	add	r3, r2
 800b032:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800b034:	687b      	ldr	r3, [r7, #4]
 800b036:	f003 0307 	and.w	r3, r3, #7
 800b03a:	2b00      	cmp	r3, #0
 800b03c:	d015      	beq.n	800b06a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800b03e:	687b      	ldr	r3, [r7, #4]
 800b040:	f023 0307 	bic.w	r3, r3, #7
 800b044:	3308      	adds	r3, #8
 800b046:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b048:	687b      	ldr	r3, [r7, #4]
 800b04a:	f003 0307 	and.w	r3, r3, #7
 800b04e:	2b00      	cmp	r3, #0
 800b050:	d00b      	beq.n	800b06a <pvPortMalloc+0x6e>
	__asm volatile
 800b052:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b056:	f383 8811 	msr	BASEPRI, r3
 800b05a:	f3bf 8f6f 	isb	sy
 800b05e:	f3bf 8f4f 	dsb	sy
 800b062:	617b      	str	r3, [r7, #20]
}
 800b064:	bf00      	nop
 800b066:	bf00      	nop
 800b068:	e7fd      	b.n	800b066 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800b06a:	687b      	ldr	r3, [r7, #4]
 800b06c:	2b00      	cmp	r3, #0
 800b06e:	d06f      	beq.n	800b150 <pvPortMalloc+0x154>
 800b070:	4b45      	ldr	r3, [pc, #276]	@ (800b188 <pvPortMalloc+0x18c>)
 800b072:	681b      	ldr	r3, [r3, #0]
 800b074:	687a      	ldr	r2, [r7, #4]
 800b076:	429a      	cmp	r2, r3
 800b078:	d86a      	bhi.n	800b150 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800b07a:	4b44      	ldr	r3, [pc, #272]	@ (800b18c <pvPortMalloc+0x190>)
 800b07c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800b07e:	4b43      	ldr	r3, [pc, #268]	@ (800b18c <pvPortMalloc+0x190>)
 800b080:	681b      	ldr	r3, [r3, #0]
 800b082:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b084:	e004      	b.n	800b090 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800b086:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b088:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800b08a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b08c:	681b      	ldr	r3, [r3, #0]
 800b08e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b090:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b092:	685b      	ldr	r3, [r3, #4]
 800b094:	687a      	ldr	r2, [r7, #4]
 800b096:	429a      	cmp	r2, r3
 800b098:	d903      	bls.n	800b0a2 <pvPortMalloc+0xa6>
 800b09a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b09c:	681b      	ldr	r3, [r3, #0]
 800b09e:	2b00      	cmp	r3, #0
 800b0a0:	d1f1      	bne.n	800b086 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800b0a2:	4b37      	ldr	r3, [pc, #220]	@ (800b180 <pvPortMalloc+0x184>)
 800b0a4:	681b      	ldr	r3, [r3, #0]
 800b0a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b0a8:	429a      	cmp	r2, r3
 800b0aa:	d051      	beq.n	800b150 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800b0ac:	6a3b      	ldr	r3, [r7, #32]
 800b0ae:	681b      	ldr	r3, [r3, #0]
 800b0b0:	2208      	movs	r2, #8
 800b0b2:	4413      	add	r3, r2
 800b0b4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800b0b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b0b8:	681a      	ldr	r2, [r3, #0]
 800b0ba:	6a3b      	ldr	r3, [r7, #32]
 800b0bc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800b0be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b0c0:	685a      	ldr	r2, [r3, #4]
 800b0c2:	687b      	ldr	r3, [r7, #4]
 800b0c4:	1ad2      	subs	r2, r2, r3
 800b0c6:	2308      	movs	r3, #8
 800b0c8:	005b      	lsls	r3, r3, #1
 800b0ca:	429a      	cmp	r2, r3
 800b0cc:	d920      	bls.n	800b110 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800b0ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b0d0:	687b      	ldr	r3, [r7, #4]
 800b0d2:	4413      	add	r3, r2
 800b0d4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b0d6:	69bb      	ldr	r3, [r7, #24]
 800b0d8:	f003 0307 	and.w	r3, r3, #7
 800b0dc:	2b00      	cmp	r3, #0
 800b0de:	d00b      	beq.n	800b0f8 <pvPortMalloc+0xfc>
	__asm volatile
 800b0e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b0e4:	f383 8811 	msr	BASEPRI, r3
 800b0e8:	f3bf 8f6f 	isb	sy
 800b0ec:	f3bf 8f4f 	dsb	sy
 800b0f0:	613b      	str	r3, [r7, #16]
}
 800b0f2:	bf00      	nop
 800b0f4:	bf00      	nop
 800b0f6:	e7fd      	b.n	800b0f4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800b0f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b0fa:	685a      	ldr	r2, [r3, #4]
 800b0fc:	687b      	ldr	r3, [r7, #4]
 800b0fe:	1ad2      	subs	r2, r2, r3
 800b100:	69bb      	ldr	r3, [r7, #24]
 800b102:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800b104:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b106:	687a      	ldr	r2, [r7, #4]
 800b108:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800b10a:	69b8      	ldr	r0, [r7, #24]
 800b10c:	f000 f90a 	bl	800b324 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800b110:	4b1d      	ldr	r3, [pc, #116]	@ (800b188 <pvPortMalloc+0x18c>)
 800b112:	681a      	ldr	r2, [r3, #0]
 800b114:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b116:	685b      	ldr	r3, [r3, #4]
 800b118:	1ad3      	subs	r3, r2, r3
 800b11a:	4a1b      	ldr	r2, [pc, #108]	@ (800b188 <pvPortMalloc+0x18c>)
 800b11c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800b11e:	4b1a      	ldr	r3, [pc, #104]	@ (800b188 <pvPortMalloc+0x18c>)
 800b120:	681a      	ldr	r2, [r3, #0]
 800b122:	4b1b      	ldr	r3, [pc, #108]	@ (800b190 <pvPortMalloc+0x194>)
 800b124:	681b      	ldr	r3, [r3, #0]
 800b126:	429a      	cmp	r2, r3
 800b128:	d203      	bcs.n	800b132 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800b12a:	4b17      	ldr	r3, [pc, #92]	@ (800b188 <pvPortMalloc+0x18c>)
 800b12c:	681b      	ldr	r3, [r3, #0]
 800b12e:	4a18      	ldr	r2, [pc, #96]	@ (800b190 <pvPortMalloc+0x194>)
 800b130:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800b132:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b134:	685a      	ldr	r2, [r3, #4]
 800b136:	4b13      	ldr	r3, [pc, #76]	@ (800b184 <pvPortMalloc+0x188>)
 800b138:	681b      	ldr	r3, [r3, #0]
 800b13a:	431a      	orrs	r2, r3
 800b13c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b13e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800b140:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b142:	2200      	movs	r2, #0
 800b144:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800b146:	4b13      	ldr	r3, [pc, #76]	@ (800b194 <pvPortMalloc+0x198>)
 800b148:	681b      	ldr	r3, [r3, #0]
 800b14a:	3301      	adds	r3, #1
 800b14c:	4a11      	ldr	r2, [pc, #68]	@ (800b194 <pvPortMalloc+0x198>)
 800b14e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800b150:	f7fe fafa 	bl	8009748 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800b154:	69fb      	ldr	r3, [r7, #28]
 800b156:	f003 0307 	and.w	r3, r3, #7
 800b15a:	2b00      	cmp	r3, #0
 800b15c:	d00b      	beq.n	800b176 <pvPortMalloc+0x17a>
	__asm volatile
 800b15e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b162:	f383 8811 	msr	BASEPRI, r3
 800b166:	f3bf 8f6f 	isb	sy
 800b16a:	f3bf 8f4f 	dsb	sy
 800b16e:	60fb      	str	r3, [r7, #12]
}
 800b170:	bf00      	nop
 800b172:	bf00      	nop
 800b174:	e7fd      	b.n	800b172 <pvPortMalloc+0x176>
	return pvReturn;
 800b176:	69fb      	ldr	r3, [r7, #28]
}
 800b178:	4618      	mov	r0, r3
 800b17a:	3728      	adds	r7, #40	@ 0x28
 800b17c:	46bd      	mov	sp, r7
 800b17e:	bd80      	pop	{r7, pc}
 800b180:	20003d28 	.word	0x20003d28
 800b184:	20003d3c 	.word	0x20003d3c
 800b188:	20003d2c 	.word	0x20003d2c
 800b18c:	20003d20 	.word	0x20003d20
 800b190:	20003d30 	.word	0x20003d30
 800b194:	20003d34 	.word	0x20003d34

0800b198 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800b198:	b580      	push	{r7, lr}
 800b19a:	b086      	sub	sp, #24
 800b19c:	af00      	add	r7, sp, #0
 800b19e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800b1a0:	687b      	ldr	r3, [r7, #4]
 800b1a2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800b1a4:	687b      	ldr	r3, [r7, #4]
 800b1a6:	2b00      	cmp	r3, #0
 800b1a8:	d04f      	beq.n	800b24a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800b1aa:	2308      	movs	r3, #8
 800b1ac:	425b      	negs	r3, r3
 800b1ae:	697a      	ldr	r2, [r7, #20]
 800b1b0:	4413      	add	r3, r2
 800b1b2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800b1b4:	697b      	ldr	r3, [r7, #20]
 800b1b6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800b1b8:	693b      	ldr	r3, [r7, #16]
 800b1ba:	685a      	ldr	r2, [r3, #4]
 800b1bc:	4b25      	ldr	r3, [pc, #148]	@ (800b254 <vPortFree+0xbc>)
 800b1be:	681b      	ldr	r3, [r3, #0]
 800b1c0:	4013      	ands	r3, r2
 800b1c2:	2b00      	cmp	r3, #0
 800b1c4:	d10b      	bne.n	800b1de <vPortFree+0x46>
	__asm volatile
 800b1c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b1ca:	f383 8811 	msr	BASEPRI, r3
 800b1ce:	f3bf 8f6f 	isb	sy
 800b1d2:	f3bf 8f4f 	dsb	sy
 800b1d6:	60fb      	str	r3, [r7, #12]
}
 800b1d8:	bf00      	nop
 800b1da:	bf00      	nop
 800b1dc:	e7fd      	b.n	800b1da <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800b1de:	693b      	ldr	r3, [r7, #16]
 800b1e0:	681b      	ldr	r3, [r3, #0]
 800b1e2:	2b00      	cmp	r3, #0
 800b1e4:	d00b      	beq.n	800b1fe <vPortFree+0x66>
	__asm volatile
 800b1e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b1ea:	f383 8811 	msr	BASEPRI, r3
 800b1ee:	f3bf 8f6f 	isb	sy
 800b1f2:	f3bf 8f4f 	dsb	sy
 800b1f6:	60bb      	str	r3, [r7, #8]
}
 800b1f8:	bf00      	nop
 800b1fa:	bf00      	nop
 800b1fc:	e7fd      	b.n	800b1fa <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800b1fe:	693b      	ldr	r3, [r7, #16]
 800b200:	685a      	ldr	r2, [r3, #4]
 800b202:	4b14      	ldr	r3, [pc, #80]	@ (800b254 <vPortFree+0xbc>)
 800b204:	681b      	ldr	r3, [r3, #0]
 800b206:	4013      	ands	r3, r2
 800b208:	2b00      	cmp	r3, #0
 800b20a:	d01e      	beq.n	800b24a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800b20c:	693b      	ldr	r3, [r7, #16]
 800b20e:	681b      	ldr	r3, [r3, #0]
 800b210:	2b00      	cmp	r3, #0
 800b212:	d11a      	bne.n	800b24a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800b214:	693b      	ldr	r3, [r7, #16]
 800b216:	685a      	ldr	r2, [r3, #4]
 800b218:	4b0e      	ldr	r3, [pc, #56]	@ (800b254 <vPortFree+0xbc>)
 800b21a:	681b      	ldr	r3, [r3, #0]
 800b21c:	43db      	mvns	r3, r3
 800b21e:	401a      	ands	r2, r3
 800b220:	693b      	ldr	r3, [r7, #16]
 800b222:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800b224:	f7fe fa82 	bl	800972c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800b228:	693b      	ldr	r3, [r7, #16]
 800b22a:	685a      	ldr	r2, [r3, #4]
 800b22c:	4b0a      	ldr	r3, [pc, #40]	@ (800b258 <vPortFree+0xc0>)
 800b22e:	681b      	ldr	r3, [r3, #0]
 800b230:	4413      	add	r3, r2
 800b232:	4a09      	ldr	r2, [pc, #36]	@ (800b258 <vPortFree+0xc0>)
 800b234:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800b236:	6938      	ldr	r0, [r7, #16]
 800b238:	f000 f874 	bl	800b324 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800b23c:	4b07      	ldr	r3, [pc, #28]	@ (800b25c <vPortFree+0xc4>)
 800b23e:	681b      	ldr	r3, [r3, #0]
 800b240:	3301      	adds	r3, #1
 800b242:	4a06      	ldr	r2, [pc, #24]	@ (800b25c <vPortFree+0xc4>)
 800b244:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800b246:	f7fe fa7f 	bl	8009748 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800b24a:	bf00      	nop
 800b24c:	3718      	adds	r7, #24
 800b24e:	46bd      	mov	sp, r7
 800b250:	bd80      	pop	{r7, pc}
 800b252:	bf00      	nop
 800b254:	20003d3c 	.word	0x20003d3c
 800b258:	20003d2c 	.word	0x20003d2c
 800b25c:	20003d38 	.word	0x20003d38

0800b260 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800b260:	b480      	push	{r7}
 800b262:	b085      	sub	sp, #20
 800b264:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800b266:	f242 7310 	movw	r3, #10000	@ 0x2710
 800b26a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800b26c:	4b27      	ldr	r3, [pc, #156]	@ (800b30c <prvHeapInit+0xac>)
 800b26e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800b270:	68fb      	ldr	r3, [r7, #12]
 800b272:	f003 0307 	and.w	r3, r3, #7
 800b276:	2b00      	cmp	r3, #0
 800b278:	d00c      	beq.n	800b294 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800b27a:	68fb      	ldr	r3, [r7, #12]
 800b27c:	3307      	adds	r3, #7
 800b27e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b280:	68fb      	ldr	r3, [r7, #12]
 800b282:	f023 0307 	bic.w	r3, r3, #7
 800b286:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800b288:	68ba      	ldr	r2, [r7, #8]
 800b28a:	68fb      	ldr	r3, [r7, #12]
 800b28c:	1ad3      	subs	r3, r2, r3
 800b28e:	4a1f      	ldr	r2, [pc, #124]	@ (800b30c <prvHeapInit+0xac>)
 800b290:	4413      	add	r3, r2
 800b292:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800b294:	68fb      	ldr	r3, [r7, #12]
 800b296:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800b298:	4a1d      	ldr	r2, [pc, #116]	@ (800b310 <prvHeapInit+0xb0>)
 800b29a:	687b      	ldr	r3, [r7, #4]
 800b29c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800b29e:	4b1c      	ldr	r3, [pc, #112]	@ (800b310 <prvHeapInit+0xb0>)
 800b2a0:	2200      	movs	r2, #0
 800b2a2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800b2a4:	687b      	ldr	r3, [r7, #4]
 800b2a6:	68ba      	ldr	r2, [r7, #8]
 800b2a8:	4413      	add	r3, r2
 800b2aa:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800b2ac:	2208      	movs	r2, #8
 800b2ae:	68fb      	ldr	r3, [r7, #12]
 800b2b0:	1a9b      	subs	r3, r3, r2
 800b2b2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b2b4:	68fb      	ldr	r3, [r7, #12]
 800b2b6:	f023 0307 	bic.w	r3, r3, #7
 800b2ba:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800b2bc:	68fb      	ldr	r3, [r7, #12]
 800b2be:	4a15      	ldr	r2, [pc, #84]	@ (800b314 <prvHeapInit+0xb4>)
 800b2c0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800b2c2:	4b14      	ldr	r3, [pc, #80]	@ (800b314 <prvHeapInit+0xb4>)
 800b2c4:	681b      	ldr	r3, [r3, #0]
 800b2c6:	2200      	movs	r2, #0
 800b2c8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800b2ca:	4b12      	ldr	r3, [pc, #72]	@ (800b314 <prvHeapInit+0xb4>)
 800b2cc:	681b      	ldr	r3, [r3, #0]
 800b2ce:	2200      	movs	r2, #0
 800b2d0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800b2d2:	687b      	ldr	r3, [r7, #4]
 800b2d4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800b2d6:	683b      	ldr	r3, [r7, #0]
 800b2d8:	68fa      	ldr	r2, [r7, #12]
 800b2da:	1ad2      	subs	r2, r2, r3
 800b2dc:	683b      	ldr	r3, [r7, #0]
 800b2de:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800b2e0:	4b0c      	ldr	r3, [pc, #48]	@ (800b314 <prvHeapInit+0xb4>)
 800b2e2:	681a      	ldr	r2, [r3, #0]
 800b2e4:	683b      	ldr	r3, [r7, #0]
 800b2e6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b2e8:	683b      	ldr	r3, [r7, #0]
 800b2ea:	685b      	ldr	r3, [r3, #4]
 800b2ec:	4a0a      	ldr	r2, [pc, #40]	@ (800b318 <prvHeapInit+0xb8>)
 800b2ee:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b2f0:	683b      	ldr	r3, [r7, #0]
 800b2f2:	685b      	ldr	r3, [r3, #4]
 800b2f4:	4a09      	ldr	r2, [pc, #36]	@ (800b31c <prvHeapInit+0xbc>)
 800b2f6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800b2f8:	4b09      	ldr	r3, [pc, #36]	@ (800b320 <prvHeapInit+0xc0>)
 800b2fa:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800b2fe:	601a      	str	r2, [r3, #0]
}
 800b300:	bf00      	nop
 800b302:	3714      	adds	r7, #20
 800b304:	46bd      	mov	sp, r7
 800b306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b30a:	4770      	bx	lr
 800b30c:	20001610 	.word	0x20001610
 800b310:	20003d20 	.word	0x20003d20
 800b314:	20003d28 	.word	0x20003d28
 800b318:	20003d30 	.word	0x20003d30
 800b31c:	20003d2c 	.word	0x20003d2c
 800b320:	20003d3c 	.word	0x20003d3c

0800b324 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800b324:	b480      	push	{r7}
 800b326:	b085      	sub	sp, #20
 800b328:	af00      	add	r7, sp, #0
 800b32a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800b32c:	4b28      	ldr	r3, [pc, #160]	@ (800b3d0 <prvInsertBlockIntoFreeList+0xac>)
 800b32e:	60fb      	str	r3, [r7, #12]
 800b330:	e002      	b.n	800b338 <prvInsertBlockIntoFreeList+0x14>
 800b332:	68fb      	ldr	r3, [r7, #12]
 800b334:	681b      	ldr	r3, [r3, #0]
 800b336:	60fb      	str	r3, [r7, #12]
 800b338:	68fb      	ldr	r3, [r7, #12]
 800b33a:	681b      	ldr	r3, [r3, #0]
 800b33c:	687a      	ldr	r2, [r7, #4]
 800b33e:	429a      	cmp	r2, r3
 800b340:	d8f7      	bhi.n	800b332 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800b342:	68fb      	ldr	r3, [r7, #12]
 800b344:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800b346:	68fb      	ldr	r3, [r7, #12]
 800b348:	685b      	ldr	r3, [r3, #4]
 800b34a:	68ba      	ldr	r2, [r7, #8]
 800b34c:	4413      	add	r3, r2
 800b34e:	687a      	ldr	r2, [r7, #4]
 800b350:	429a      	cmp	r2, r3
 800b352:	d108      	bne.n	800b366 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800b354:	68fb      	ldr	r3, [r7, #12]
 800b356:	685a      	ldr	r2, [r3, #4]
 800b358:	687b      	ldr	r3, [r7, #4]
 800b35a:	685b      	ldr	r3, [r3, #4]
 800b35c:	441a      	add	r2, r3
 800b35e:	68fb      	ldr	r3, [r7, #12]
 800b360:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800b362:	68fb      	ldr	r3, [r7, #12]
 800b364:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800b366:	687b      	ldr	r3, [r7, #4]
 800b368:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800b36a:	687b      	ldr	r3, [r7, #4]
 800b36c:	685b      	ldr	r3, [r3, #4]
 800b36e:	68ba      	ldr	r2, [r7, #8]
 800b370:	441a      	add	r2, r3
 800b372:	68fb      	ldr	r3, [r7, #12]
 800b374:	681b      	ldr	r3, [r3, #0]
 800b376:	429a      	cmp	r2, r3
 800b378:	d118      	bne.n	800b3ac <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800b37a:	68fb      	ldr	r3, [r7, #12]
 800b37c:	681a      	ldr	r2, [r3, #0]
 800b37e:	4b15      	ldr	r3, [pc, #84]	@ (800b3d4 <prvInsertBlockIntoFreeList+0xb0>)
 800b380:	681b      	ldr	r3, [r3, #0]
 800b382:	429a      	cmp	r2, r3
 800b384:	d00d      	beq.n	800b3a2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800b386:	687b      	ldr	r3, [r7, #4]
 800b388:	685a      	ldr	r2, [r3, #4]
 800b38a:	68fb      	ldr	r3, [r7, #12]
 800b38c:	681b      	ldr	r3, [r3, #0]
 800b38e:	685b      	ldr	r3, [r3, #4]
 800b390:	441a      	add	r2, r3
 800b392:	687b      	ldr	r3, [r7, #4]
 800b394:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800b396:	68fb      	ldr	r3, [r7, #12]
 800b398:	681b      	ldr	r3, [r3, #0]
 800b39a:	681a      	ldr	r2, [r3, #0]
 800b39c:	687b      	ldr	r3, [r7, #4]
 800b39e:	601a      	str	r2, [r3, #0]
 800b3a0:	e008      	b.n	800b3b4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800b3a2:	4b0c      	ldr	r3, [pc, #48]	@ (800b3d4 <prvInsertBlockIntoFreeList+0xb0>)
 800b3a4:	681a      	ldr	r2, [r3, #0]
 800b3a6:	687b      	ldr	r3, [r7, #4]
 800b3a8:	601a      	str	r2, [r3, #0]
 800b3aa:	e003      	b.n	800b3b4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800b3ac:	68fb      	ldr	r3, [r7, #12]
 800b3ae:	681a      	ldr	r2, [r3, #0]
 800b3b0:	687b      	ldr	r3, [r7, #4]
 800b3b2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800b3b4:	68fa      	ldr	r2, [r7, #12]
 800b3b6:	687b      	ldr	r3, [r7, #4]
 800b3b8:	429a      	cmp	r2, r3
 800b3ba:	d002      	beq.n	800b3c2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800b3bc:	68fb      	ldr	r3, [r7, #12]
 800b3be:	687a      	ldr	r2, [r7, #4]
 800b3c0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b3c2:	bf00      	nop
 800b3c4:	3714      	adds	r7, #20
 800b3c6:	46bd      	mov	sp, r7
 800b3c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3cc:	4770      	bx	lr
 800b3ce:	bf00      	nop
 800b3d0:	20003d20 	.word	0x20003d20
 800b3d4:	20003d28 	.word	0x20003d28

0800b3d8 <__cvt>:
 800b3d8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b3dc:	ec57 6b10 	vmov	r6, r7, d0
 800b3e0:	2f00      	cmp	r7, #0
 800b3e2:	460c      	mov	r4, r1
 800b3e4:	4619      	mov	r1, r3
 800b3e6:	463b      	mov	r3, r7
 800b3e8:	bfbb      	ittet	lt
 800b3ea:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800b3ee:	461f      	movlt	r7, r3
 800b3f0:	2300      	movge	r3, #0
 800b3f2:	232d      	movlt	r3, #45	@ 0x2d
 800b3f4:	700b      	strb	r3, [r1, #0]
 800b3f6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b3f8:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800b3fc:	4691      	mov	r9, r2
 800b3fe:	f023 0820 	bic.w	r8, r3, #32
 800b402:	bfbc      	itt	lt
 800b404:	4632      	movlt	r2, r6
 800b406:	4616      	movlt	r6, r2
 800b408:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800b40c:	d005      	beq.n	800b41a <__cvt+0x42>
 800b40e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800b412:	d100      	bne.n	800b416 <__cvt+0x3e>
 800b414:	3401      	adds	r4, #1
 800b416:	2102      	movs	r1, #2
 800b418:	e000      	b.n	800b41c <__cvt+0x44>
 800b41a:	2103      	movs	r1, #3
 800b41c:	ab03      	add	r3, sp, #12
 800b41e:	9301      	str	r3, [sp, #4]
 800b420:	ab02      	add	r3, sp, #8
 800b422:	9300      	str	r3, [sp, #0]
 800b424:	ec47 6b10 	vmov	d0, r6, r7
 800b428:	4653      	mov	r3, sl
 800b42a:	4622      	mov	r2, r4
 800b42c:	f000 fec8 	bl	800c1c0 <_dtoa_r>
 800b430:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800b434:	4605      	mov	r5, r0
 800b436:	d119      	bne.n	800b46c <__cvt+0x94>
 800b438:	f019 0f01 	tst.w	r9, #1
 800b43c:	d00e      	beq.n	800b45c <__cvt+0x84>
 800b43e:	eb00 0904 	add.w	r9, r0, r4
 800b442:	2200      	movs	r2, #0
 800b444:	2300      	movs	r3, #0
 800b446:	4630      	mov	r0, r6
 800b448:	4639      	mov	r1, r7
 800b44a:	f7f5 fb3d 	bl	8000ac8 <__aeabi_dcmpeq>
 800b44e:	b108      	cbz	r0, 800b454 <__cvt+0x7c>
 800b450:	f8cd 900c 	str.w	r9, [sp, #12]
 800b454:	2230      	movs	r2, #48	@ 0x30
 800b456:	9b03      	ldr	r3, [sp, #12]
 800b458:	454b      	cmp	r3, r9
 800b45a:	d31e      	bcc.n	800b49a <__cvt+0xc2>
 800b45c:	9b03      	ldr	r3, [sp, #12]
 800b45e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b460:	1b5b      	subs	r3, r3, r5
 800b462:	4628      	mov	r0, r5
 800b464:	6013      	str	r3, [r2, #0]
 800b466:	b004      	add	sp, #16
 800b468:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b46c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800b470:	eb00 0904 	add.w	r9, r0, r4
 800b474:	d1e5      	bne.n	800b442 <__cvt+0x6a>
 800b476:	7803      	ldrb	r3, [r0, #0]
 800b478:	2b30      	cmp	r3, #48	@ 0x30
 800b47a:	d10a      	bne.n	800b492 <__cvt+0xba>
 800b47c:	2200      	movs	r2, #0
 800b47e:	2300      	movs	r3, #0
 800b480:	4630      	mov	r0, r6
 800b482:	4639      	mov	r1, r7
 800b484:	f7f5 fb20 	bl	8000ac8 <__aeabi_dcmpeq>
 800b488:	b918      	cbnz	r0, 800b492 <__cvt+0xba>
 800b48a:	f1c4 0401 	rsb	r4, r4, #1
 800b48e:	f8ca 4000 	str.w	r4, [sl]
 800b492:	f8da 3000 	ldr.w	r3, [sl]
 800b496:	4499      	add	r9, r3
 800b498:	e7d3      	b.n	800b442 <__cvt+0x6a>
 800b49a:	1c59      	adds	r1, r3, #1
 800b49c:	9103      	str	r1, [sp, #12]
 800b49e:	701a      	strb	r2, [r3, #0]
 800b4a0:	e7d9      	b.n	800b456 <__cvt+0x7e>

0800b4a2 <__exponent>:
 800b4a2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b4a4:	2900      	cmp	r1, #0
 800b4a6:	bfba      	itte	lt
 800b4a8:	4249      	neglt	r1, r1
 800b4aa:	232d      	movlt	r3, #45	@ 0x2d
 800b4ac:	232b      	movge	r3, #43	@ 0x2b
 800b4ae:	2909      	cmp	r1, #9
 800b4b0:	7002      	strb	r2, [r0, #0]
 800b4b2:	7043      	strb	r3, [r0, #1]
 800b4b4:	dd29      	ble.n	800b50a <__exponent+0x68>
 800b4b6:	f10d 0307 	add.w	r3, sp, #7
 800b4ba:	461d      	mov	r5, r3
 800b4bc:	270a      	movs	r7, #10
 800b4be:	461a      	mov	r2, r3
 800b4c0:	fbb1 f6f7 	udiv	r6, r1, r7
 800b4c4:	fb07 1416 	mls	r4, r7, r6, r1
 800b4c8:	3430      	adds	r4, #48	@ 0x30
 800b4ca:	f802 4c01 	strb.w	r4, [r2, #-1]
 800b4ce:	460c      	mov	r4, r1
 800b4d0:	2c63      	cmp	r4, #99	@ 0x63
 800b4d2:	f103 33ff 	add.w	r3, r3, #4294967295
 800b4d6:	4631      	mov	r1, r6
 800b4d8:	dcf1      	bgt.n	800b4be <__exponent+0x1c>
 800b4da:	3130      	adds	r1, #48	@ 0x30
 800b4dc:	1e94      	subs	r4, r2, #2
 800b4de:	f803 1c01 	strb.w	r1, [r3, #-1]
 800b4e2:	1c41      	adds	r1, r0, #1
 800b4e4:	4623      	mov	r3, r4
 800b4e6:	42ab      	cmp	r3, r5
 800b4e8:	d30a      	bcc.n	800b500 <__exponent+0x5e>
 800b4ea:	f10d 0309 	add.w	r3, sp, #9
 800b4ee:	1a9b      	subs	r3, r3, r2
 800b4f0:	42ac      	cmp	r4, r5
 800b4f2:	bf88      	it	hi
 800b4f4:	2300      	movhi	r3, #0
 800b4f6:	3302      	adds	r3, #2
 800b4f8:	4403      	add	r3, r0
 800b4fa:	1a18      	subs	r0, r3, r0
 800b4fc:	b003      	add	sp, #12
 800b4fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b500:	f813 6b01 	ldrb.w	r6, [r3], #1
 800b504:	f801 6f01 	strb.w	r6, [r1, #1]!
 800b508:	e7ed      	b.n	800b4e6 <__exponent+0x44>
 800b50a:	2330      	movs	r3, #48	@ 0x30
 800b50c:	3130      	adds	r1, #48	@ 0x30
 800b50e:	7083      	strb	r3, [r0, #2]
 800b510:	70c1      	strb	r1, [r0, #3]
 800b512:	1d03      	adds	r3, r0, #4
 800b514:	e7f1      	b.n	800b4fa <__exponent+0x58>
	...

0800b518 <_printf_float>:
 800b518:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b51c:	b08d      	sub	sp, #52	@ 0x34
 800b51e:	460c      	mov	r4, r1
 800b520:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800b524:	4616      	mov	r6, r2
 800b526:	461f      	mov	r7, r3
 800b528:	4605      	mov	r5, r0
 800b52a:	f000 fcdb 	bl	800bee4 <_localeconv_r>
 800b52e:	6803      	ldr	r3, [r0, #0]
 800b530:	9304      	str	r3, [sp, #16]
 800b532:	4618      	mov	r0, r3
 800b534:	f7f4 fe9c 	bl	8000270 <strlen>
 800b538:	2300      	movs	r3, #0
 800b53a:	930a      	str	r3, [sp, #40]	@ 0x28
 800b53c:	f8d8 3000 	ldr.w	r3, [r8]
 800b540:	9005      	str	r0, [sp, #20]
 800b542:	3307      	adds	r3, #7
 800b544:	f023 0307 	bic.w	r3, r3, #7
 800b548:	f103 0208 	add.w	r2, r3, #8
 800b54c:	f894 a018 	ldrb.w	sl, [r4, #24]
 800b550:	f8d4 b000 	ldr.w	fp, [r4]
 800b554:	f8c8 2000 	str.w	r2, [r8]
 800b558:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b55c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800b560:	9307      	str	r3, [sp, #28]
 800b562:	f8cd 8018 	str.w	r8, [sp, #24]
 800b566:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800b56a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b56e:	4b9c      	ldr	r3, [pc, #624]	@ (800b7e0 <_printf_float+0x2c8>)
 800b570:	f04f 32ff 	mov.w	r2, #4294967295
 800b574:	f7f5 fada 	bl	8000b2c <__aeabi_dcmpun>
 800b578:	bb70      	cbnz	r0, 800b5d8 <_printf_float+0xc0>
 800b57a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b57e:	4b98      	ldr	r3, [pc, #608]	@ (800b7e0 <_printf_float+0x2c8>)
 800b580:	f04f 32ff 	mov.w	r2, #4294967295
 800b584:	f7f5 fab4 	bl	8000af0 <__aeabi_dcmple>
 800b588:	bb30      	cbnz	r0, 800b5d8 <_printf_float+0xc0>
 800b58a:	2200      	movs	r2, #0
 800b58c:	2300      	movs	r3, #0
 800b58e:	4640      	mov	r0, r8
 800b590:	4649      	mov	r1, r9
 800b592:	f7f5 faa3 	bl	8000adc <__aeabi_dcmplt>
 800b596:	b110      	cbz	r0, 800b59e <_printf_float+0x86>
 800b598:	232d      	movs	r3, #45	@ 0x2d
 800b59a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b59e:	4a91      	ldr	r2, [pc, #580]	@ (800b7e4 <_printf_float+0x2cc>)
 800b5a0:	4b91      	ldr	r3, [pc, #580]	@ (800b7e8 <_printf_float+0x2d0>)
 800b5a2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800b5a6:	bf8c      	ite	hi
 800b5a8:	4690      	movhi	r8, r2
 800b5aa:	4698      	movls	r8, r3
 800b5ac:	2303      	movs	r3, #3
 800b5ae:	6123      	str	r3, [r4, #16]
 800b5b0:	f02b 0304 	bic.w	r3, fp, #4
 800b5b4:	6023      	str	r3, [r4, #0]
 800b5b6:	f04f 0900 	mov.w	r9, #0
 800b5ba:	9700      	str	r7, [sp, #0]
 800b5bc:	4633      	mov	r3, r6
 800b5be:	aa0b      	add	r2, sp, #44	@ 0x2c
 800b5c0:	4621      	mov	r1, r4
 800b5c2:	4628      	mov	r0, r5
 800b5c4:	f000 f9d2 	bl	800b96c <_printf_common>
 800b5c8:	3001      	adds	r0, #1
 800b5ca:	f040 808d 	bne.w	800b6e8 <_printf_float+0x1d0>
 800b5ce:	f04f 30ff 	mov.w	r0, #4294967295
 800b5d2:	b00d      	add	sp, #52	@ 0x34
 800b5d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b5d8:	4642      	mov	r2, r8
 800b5da:	464b      	mov	r3, r9
 800b5dc:	4640      	mov	r0, r8
 800b5de:	4649      	mov	r1, r9
 800b5e0:	f7f5 faa4 	bl	8000b2c <__aeabi_dcmpun>
 800b5e4:	b140      	cbz	r0, 800b5f8 <_printf_float+0xe0>
 800b5e6:	464b      	mov	r3, r9
 800b5e8:	2b00      	cmp	r3, #0
 800b5ea:	bfbc      	itt	lt
 800b5ec:	232d      	movlt	r3, #45	@ 0x2d
 800b5ee:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800b5f2:	4a7e      	ldr	r2, [pc, #504]	@ (800b7ec <_printf_float+0x2d4>)
 800b5f4:	4b7e      	ldr	r3, [pc, #504]	@ (800b7f0 <_printf_float+0x2d8>)
 800b5f6:	e7d4      	b.n	800b5a2 <_printf_float+0x8a>
 800b5f8:	6863      	ldr	r3, [r4, #4]
 800b5fa:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800b5fe:	9206      	str	r2, [sp, #24]
 800b600:	1c5a      	adds	r2, r3, #1
 800b602:	d13b      	bne.n	800b67c <_printf_float+0x164>
 800b604:	2306      	movs	r3, #6
 800b606:	6063      	str	r3, [r4, #4]
 800b608:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800b60c:	2300      	movs	r3, #0
 800b60e:	6022      	str	r2, [r4, #0]
 800b610:	9303      	str	r3, [sp, #12]
 800b612:	ab0a      	add	r3, sp, #40	@ 0x28
 800b614:	e9cd a301 	strd	sl, r3, [sp, #4]
 800b618:	ab09      	add	r3, sp, #36	@ 0x24
 800b61a:	9300      	str	r3, [sp, #0]
 800b61c:	6861      	ldr	r1, [r4, #4]
 800b61e:	ec49 8b10 	vmov	d0, r8, r9
 800b622:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800b626:	4628      	mov	r0, r5
 800b628:	f7ff fed6 	bl	800b3d8 <__cvt>
 800b62c:	9b06      	ldr	r3, [sp, #24]
 800b62e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b630:	2b47      	cmp	r3, #71	@ 0x47
 800b632:	4680      	mov	r8, r0
 800b634:	d129      	bne.n	800b68a <_printf_float+0x172>
 800b636:	1cc8      	adds	r0, r1, #3
 800b638:	db02      	blt.n	800b640 <_printf_float+0x128>
 800b63a:	6863      	ldr	r3, [r4, #4]
 800b63c:	4299      	cmp	r1, r3
 800b63e:	dd41      	ble.n	800b6c4 <_printf_float+0x1ac>
 800b640:	f1aa 0a02 	sub.w	sl, sl, #2
 800b644:	fa5f fa8a 	uxtb.w	sl, sl
 800b648:	3901      	subs	r1, #1
 800b64a:	4652      	mov	r2, sl
 800b64c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800b650:	9109      	str	r1, [sp, #36]	@ 0x24
 800b652:	f7ff ff26 	bl	800b4a2 <__exponent>
 800b656:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b658:	1813      	adds	r3, r2, r0
 800b65a:	2a01      	cmp	r2, #1
 800b65c:	4681      	mov	r9, r0
 800b65e:	6123      	str	r3, [r4, #16]
 800b660:	dc02      	bgt.n	800b668 <_printf_float+0x150>
 800b662:	6822      	ldr	r2, [r4, #0]
 800b664:	07d2      	lsls	r2, r2, #31
 800b666:	d501      	bpl.n	800b66c <_printf_float+0x154>
 800b668:	3301      	adds	r3, #1
 800b66a:	6123      	str	r3, [r4, #16]
 800b66c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800b670:	2b00      	cmp	r3, #0
 800b672:	d0a2      	beq.n	800b5ba <_printf_float+0xa2>
 800b674:	232d      	movs	r3, #45	@ 0x2d
 800b676:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b67a:	e79e      	b.n	800b5ba <_printf_float+0xa2>
 800b67c:	9a06      	ldr	r2, [sp, #24]
 800b67e:	2a47      	cmp	r2, #71	@ 0x47
 800b680:	d1c2      	bne.n	800b608 <_printf_float+0xf0>
 800b682:	2b00      	cmp	r3, #0
 800b684:	d1c0      	bne.n	800b608 <_printf_float+0xf0>
 800b686:	2301      	movs	r3, #1
 800b688:	e7bd      	b.n	800b606 <_printf_float+0xee>
 800b68a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800b68e:	d9db      	bls.n	800b648 <_printf_float+0x130>
 800b690:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800b694:	d118      	bne.n	800b6c8 <_printf_float+0x1b0>
 800b696:	2900      	cmp	r1, #0
 800b698:	6863      	ldr	r3, [r4, #4]
 800b69a:	dd0b      	ble.n	800b6b4 <_printf_float+0x19c>
 800b69c:	6121      	str	r1, [r4, #16]
 800b69e:	b913      	cbnz	r3, 800b6a6 <_printf_float+0x18e>
 800b6a0:	6822      	ldr	r2, [r4, #0]
 800b6a2:	07d0      	lsls	r0, r2, #31
 800b6a4:	d502      	bpl.n	800b6ac <_printf_float+0x194>
 800b6a6:	3301      	adds	r3, #1
 800b6a8:	440b      	add	r3, r1
 800b6aa:	6123      	str	r3, [r4, #16]
 800b6ac:	65a1      	str	r1, [r4, #88]	@ 0x58
 800b6ae:	f04f 0900 	mov.w	r9, #0
 800b6b2:	e7db      	b.n	800b66c <_printf_float+0x154>
 800b6b4:	b913      	cbnz	r3, 800b6bc <_printf_float+0x1a4>
 800b6b6:	6822      	ldr	r2, [r4, #0]
 800b6b8:	07d2      	lsls	r2, r2, #31
 800b6ba:	d501      	bpl.n	800b6c0 <_printf_float+0x1a8>
 800b6bc:	3302      	adds	r3, #2
 800b6be:	e7f4      	b.n	800b6aa <_printf_float+0x192>
 800b6c0:	2301      	movs	r3, #1
 800b6c2:	e7f2      	b.n	800b6aa <_printf_float+0x192>
 800b6c4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800b6c8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b6ca:	4299      	cmp	r1, r3
 800b6cc:	db05      	blt.n	800b6da <_printf_float+0x1c2>
 800b6ce:	6823      	ldr	r3, [r4, #0]
 800b6d0:	6121      	str	r1, [r4, #16]
 800b6d2:	07d8      	lsls	r0, r3, #31
 800b6d4:	d5ea      	bpl.n	800b6ac <_printf_float+0x194>
 800b6d6:	1c4b      	adds	r3, r1, #1
 800b6d8:	e7e7      	b.n	800b6aa <_printf_float+0x192>
 800b6da:	2900      	cmp	r1, #0
 800b6dc:	bfd4      	ite	le
 800b6de:	f1c1 0202 	rsble	r2, r1, #2
 800b6e2:	2201      	movgt	r2, #1
 800b6e4:	4413      	add	r3, r2
 800b6e6:	e7e0      	b.n	800b6aa <_printf_float+0x192>
 800b6e8:	6823      	ldr	r3, [r4, #0]
 800b6ea:	055a      	lsls	r2, r3, #21
 800b6ec:	d407      	bmi.n	800b6fe <_printf_float+0x1e6>
 800b6ee:	6923      	ldr	r3, [r4, #16]
 800b6f0:	4642      	mov	r2, r8
 800b6f2:	4631      	mov	r1, r6
 800b6f4:	4628      	mov	r0, r5
 800b6f6:	47b8      	blx	r7
 800b6f8:	3001      	adds	r0, #1
 800b6fa:	d12b      	bne.n	800b754 <_printf_float+0x23c>
 800b6fc:	e767      	b.n	800b5ce <_printf_float+0xb6>
 800b6fe:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800b702:	f240 80dd 	bls.w	800b8c0 <_printf_float+0x3a8>
 800b706:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800b70a:	2200      	movs	r2, #0
 800b70c:	2300      	movs	r3, #0
 800b70e:	f7f5 f9db 	bl	8000ac8 <__aeabi_dcmpeq>
 800b712:	2800      	cmp	r0, #0
 800b714:	d033      	beq.n	800b77e <_printf_float+0x266>
 800b716:	4a37      	ldr	r2, [pc, #220]	@ (800b7f4 <_printf_float+0x2dc>)
 800b718:	2301      	movs	r3, #1
 800b71a:	4631      	mov	r1, r6
 800b71c:	4628      	mov	r0, r5
 800b71e:	47b8      	blx	r7
 800b720:	3001      	adds	r0, #1
 800b722:	f43f af54 	beq.w	800b5ce <_printf_float+0xb6>
 800b726:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800b72a:	4543      	cmp	r3, r8
 800b72c:	db02      	blt.n	800b734 <_printf_float+0x21c>
 800b72e:	6823      	ldr	r3, [r4, #0]
 800b730:	07d8      	lsls	r0, r3, #31
 800b732:	d50f      	bpl.n	800b754 <_printf_float+0x23c>
 800b734:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b738:	4631      	mov	r1, r6
 800b73a:	4628      	mov	r0, r5
 800b73c:	47b8      	blx	r7
 800b73e:	3001      	adds	r0, #1
 800b740:	f43f af45 	beq.w	800b5ce <_printf_float+0xb6>
 800b744:	f04f 0900 	mov.w	r9, #0
 800b748:	f108 38ff 	add.w	r8, r8, #4294967295
 800b74c:	f104 0a1a 	add.w	sl, r4, #26
 800b750:	45c8      	cmp	r8, r9
 800b752:	dc09      	bgt.n	800b768 <_printf_float+0x250>
 800b754:	6823      	ldr	r3, [r4, #0]
 800b756:	079b      	lsls	r3, r3, #30
 800b758:	f100 8103 	bmi.w	800b962 <_printf_float+0x44a>
 800b75c:	68e0      	ldr	r0, [r4, #12]
 800b75e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b760:	4298      	cmp	r0, r3
 800b762:	bfb8      	it	lt
 800b764:	4618      	movlt	r0, r3
 800b766:	e734      	b.n	800b5d2 <_printf_float+0xba>
 800b768:	2301      	movs	r3, #1
 800b76a:	4652      	mov	r2, sl
 800b76c:	4631      	mov	r1, r6
 800b76e:	4628      	mov	r0, r5
 800b770:	47b8      	blx	r7
 800b772:	3001      	adds	r0, #1
 800b774:	f43f af2b 	beq.w	800b5ce <_printf_float+0xb6>
 800b778:	f109 0901 	add.w	r9, r9, #1
 800b77c:	e7e8      	b.n	800b750 <_printf_float+0x238>
 800b77e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b780:	2b00      	cmp	r3, #0
 800b782:	dc39      	bgt.n	800b7f8 <_printf_float+0x2e0>
 800b784:	4a1b      	ldr	r2, [pc, #108]	@ (800b7f4 <_printf_float+0x2dc>)
 800b786:	2301      	movs	r3, #1
 800b788:	4631      	mov	r1, r6
 800b78a:	4628      	mov	r0, r5
 800b78c:	47b8      	blx	r7
 800b78e:	3001      	adds	r0, #1
 800b790:	f43f af1d 	beq.w	800b5ce <_printf_float+0xb6>
 800b794:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800b798:	ea59 0303 	orrs.w	r3, r9, r3
 800b79c:	d102      	bne.n	800b7a4 <_printf_float+0x28c>
 800b79e:	6823      	ldr	r3, [r4, #0]
 800b7a0:	07d9      	lsls	r1, r3, #31
 800b7a2:	d5d7      	bpl.n	800b754 <_printf_float+0x23c>
 800b7a4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b7a8:	4631      	mov	r1, r6
 800b7aa:	4628      	mov	r0, r5
 800b7ac:	47b8      	blx	r7
 800b7ae:	3001      	adds	r0, #1
 800b7b0:	f43f af0d 	beq.w	800b5ce <_printf_float+0xb6>
 800b7b4:	f04f 0a00 	mov.w	sl, #0
 800b7b8:	f104 0b1a 	add.w	fp, r4, #26
 800b7bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b7be:	425b      	negs	r3, r3
 800b7c0:	4553      	cmp	r3, sl
 800b7c2:	dc01      	bgt.n	800b7c8 <_printf_float+0x2b0>
 800b7c4:	464b      	mov	r3, r9
 800b7c6:	e793      	b.n	800b6f0 <_printf_float+0x1d8>
 800b7c8:	2301      	movs	r3, #1
 800b7ca:	465a      	mov	r2, fp
 800b7cc:	4631      	mov	r1, r6
 800b7ce:	4628      	mov	r0, r5
 800b7d0:	47b8      	blx	r7
 800b7d2:	3001      	adds	r0, #1
 800b7d4:	f43f aefb 	beq.w	800b5ce <_printf_float+0xb6>
 800b7d8:	f10a 0a01 	add.w	sl, sl, #1
 800b7dc:	e7ee      	b.n	800b7bc <_printf_float+0x2a4>
 800b7de:	bf00      	nop
 800b7e0:	7fefffff 	.word	0x7fefffff
 800b7e4:	0800eae0 	.word	0x0800eae0
 800b7e8:	0800eadc 	.word	0x0800eadc
 800b7ec:	0800eae8 	.word	0x0800eae8
 800b7f0:	0800eae4 	.word	0x0800eae4
 800b7f4:	0800eaec 	.word	0x0800eaec
 800b7f8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b7fa:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800b7fe:	4553      	cmp	r3, sl
 800b800:	bfa8      	it	ge
 800b802:	4653      	movge	r3, sl
 800b804:	2b00      	cmp	r3, #0
 800b806:	4699      	mov	r9, r3
 800b808:	dc36      	bgt.n	800b878 <_printf_float+0x360>
 800b80a:	f04f 0b00 	mov.w	fp, #0
 800b80e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b812:	f104 021a 	add.w	r2, r4, #26
 800b816:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b818:	9306      	str	r3, [sp, #24]
 800b81a:	eba3 0309 	sub.w	r3, r3, r9
 800b81e:	455b      	cmp	r3, fp
 800b820:	dc31      	bgt.n	800b886 <_printf_float+0x36e>
 800b822:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b824:	459a      	cmp	sl, r3
 800b826:	dc3a      	bgt.n	800b89e <_printf_float+0x386>
 800b828:	6823      	ldr	r3, [r4, #0]
 800b82a:	07da      	lsls	r2, r3, #31
 800b82c:	d437      	bmi.n	800b89e <_printf_float+0x386>
 800b82e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b830:	ebaa 0903 	sub.w	r9, sl, r3
 800b834:	9b06      	ldr	r3, [sp, #24]
 800b836:	ebaa 0303 	sub.w	r3, sl, r3
 800b83a:	4599      	cmp	r9, r3
 800b83c:	bfa8      	it	ge
 800b83e:	4699      	movge	r9, r3
 800b840:	f1b9 0f00 	cmp.w	r9, #0
 800b844:	dc33      	bgt.n	800b8ae <_printf_float+0x396>
 800b846:	f04f 0800 	mov.w	r8, #0
 800b84a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b84e:	f104 0b1a 	add.w	fp, r4, #26
 800b852:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b854:	ebaa 0303 	sub.w	r3, sl, r3
 800b858:	eba3 0309 	sub.w	r3, r3, r9
 800b85c:	4543      	cmp	r3, r8
 800b85e:	f77f af79 	ble.w	800b754 <_printf_float+0x23c>
 800b862:	2301      	movs	r3, #1
 800b864:	465a      	mov	r2, fp
 800b866:	4631      	mov	r1, r6
 800b868:	4628      	mov	r0, r5
 800b86a:	47b8      	blx	r7
 800b86c:	3001      	adds	r0, #1
 800b86e:	f43f aeae 	beq.w	800b5ce <_printf_float+0xb6>
 800b872:	f108 0801 	add.w	r8, r8, #1
 800b876:	e7ec      	b.n	800b852 <_printf_float+0x33a>
 800b878:	4642      	mov	r2, r8
 800b87a:	4631      	mov	r1, r6
 800b87c:	4628      	mov	r0, r5
 800b87e:	47b8      	blx	r7
 800b880:	3001      	adds	r0, #1
 800b882:	d1c2      	bne.n	800b80a <_printf_float+0x2f2>
 800b884:	e6a3      	b.n	800b5ce <_printf_float+0xb6>
 800b886:	2301      	movs	r3, #1
 800b888:	4631      	mov	r1, r6
 800b88a:	4628      	mov	r0, r5
 800b88c:	9206      	str	r2, [sp, #24]
 800b88e:	47b8      	blx	r7
 800b890:	3001      	adds	r0, #1
 800b892:	f43f ae9c 	beq.w	800b5ce <_printf_float+0xb6>
 800b896:	9a06      	ldr	r2, [sp, #24]
 800b898:	f10b 0b01 	add.w	fp, fp, #1
 800b89c:	e7bb      	b.n	800b816 <_printf_float+0x2fe>
 800b89e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b8a2:	4631      	mov	r1, r6
 800b8a4:	4628      	mov	r0, r5
 800b8a6:	47b8      	blx	r7
 800b8a8:	3001      	adds	r0, #1
 800b8aa:	d1c0      	bne.n	800b82e <_printf_float+0x316>
 800b8ac:	e68f      	b.n	800b5ce <_printf_float+0xb6>
 800b8ae:	9a06      	ldr	r2, [sp, #24]
 800b8b0:	464b      	mov	r3, r9
 800b8b2:	4442      	add	r2, r8
 800b8b4:	4631      	mov	r1, r6
 800b8b6:	4628      	mov	r0, r5
 800b8b8:	47b8      	blx	r7
 800b8ba:	3001      	adds	r0, #1
 800b8bc:	d1c3      	bne.n	800b846 <_printf_float+0x32e>
 800b8be:	e686      	b.n	800b5ce <_printf_float+0xb6>
 800b8c0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800b8c4:	f1ba 0f01 	cmp.w	sl, #1
 800b8c8:	dc01      	bgt.n	800b8ce <_printf_float+0x3b6>
 800b8ca:	07db      	lsls	r3, r3, #31
 800b8cc:	d536      	bpl.n	800b93c <_printf_float+0x424>
 800b8ce:	2301      	movs	r3, #1
 800b8d0:	4642      	mov	r2, r8
 800b8d2:	4631      	mov	r1, r6
 800b8d4:	4628      	mov	r0, r5
 800b8d6:	47b8      	blx	r7
 800b8d8:	3001      	adds	r0, #1
 800b8da:	f43f ae78 	beq.w	800b5ce <_printf_float+0xb6>
 800b8de:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b8e2:	4631      	mov	r1, r6
 800b8e4:	4628      	mov	r0, r5
 800b8e6:	47b8      	blx	r7
 800b8e8:	3001      	adds	r0, #1
 800b8ea:	f43f ae70 	beq.w	800b5ce <_printf_float+0xb6>
 800b8ee:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800b8f2:	2200      	movs	r2, #0
 800b8f4:	2300      	movs	r3, #0
 800b8f6:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b8fa:	f7f5 f8e5 	bl	8000ac8 <__aeabi_dcmpeq>
 800b8fe:	b9c0      	cbnz	r0, 800b932 <_printf_float+0x41a>
 800b900:	4653      	mov	r3, sl
 800b902:	f108 0201 	add.w	r2, r8, #1
 800b906:	4631      	mov	r1, r6
 800b908:	4628      	mov	r0, r5
 800b90a:	47b8      	blx	r7
 800b90c:	3001      	adds	r0, #1
 800b90e:	d10c      	bne.n	800b92a <_printf_float+0x412>
 800b910:	e65d      	b.n	800b5ce <_printf_float+0xb6>
 800b912:	2301      	movs	r3, #1
 800b914:	465a      	mov	r2, fp
 800b916:	4631      	mov	r1, r6
 800b918:	4628      	mov	r0, r5
 800b91a:	47b8      	blx	r7
 800b91c:	3001      	adds	r0, #1
 800b91e:	f43f ae56 	beq.w	800b5ce <_printf_float+0xb6>
 800b922:	f108 0801 	add.w	r8, r8, #1
 800b926:	45d0      	cmp	r8, sl
 800b928:	dbf3      	blt.n	800b912 <_printf_float+0x3fa>
 800b92a:	464b      	mov	r3, r9
 800b92c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800b930:	e6df      	b.n	800b6f2 <_printf_float+0x1da>
 800b932:	f04f 0800 	mov.w	r8, #0
 800b936:	f104 0b1a 	add.w	fp, r4, #26
 800b93a:	e7f4      	b.n	800b926 <_printf_float+0x40e>
 800b93c:	2301      	movs	r3, #1
 800b93e:	4642      	mov	r2, r8
 800b940:	e7e1      	b.n	800b906 <_printf_float+0x3ee>
 800b942:	2301      	movs	r3, #1
 800b944:	464a      	mov	r2, r9
 800b946:	4631      	mov	r1, r6
 800b948:	4628      	mov	r0, r5
 800b94a:	47b8      	blx	r7
 800b94c:	3001      	adds	r0, #1
 800b94e:	f43f ae3e 	beq.w	800b5ce <_printf_float+0xb6>
 800b952:	f108 0801 	add.w	r8, r8, #1
 800b956:	68e3      	ldr	r3, [r4, #12]
 800b958:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b95a:	1a5b      	subs	r3, r3, r1
 800b95c:	4543      	cmp	r3, r8
 800b95e:	dcf0      	bgt.n	800b942 <_printf_float+0x42a>
 800b960:	e6fc      	b.n	800b75c <_printf_float+0x244>
 800b962:	f04f 0800 	mov.w	r8, #0
 800b966:	f104 0919 	add.w	r9, r4, #25
 800b96a:	e7f4      	b.n	800b956 <_printf_float+0x43e>

0800b96c <_printf_common>:
 800b96c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b970:	4616      	mov	r6, r2
 800b972:	4698      	mov	r8, r3
 800b974:	688a      	ldr	r2, [r1, #8]
 800b976:	690b      	ldr	r3, [r1, #16]
 800b978:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b97c:	4293      	cmp	r3, r2
 800b97e:	bfb8      	it	lt
 800b980:	4613      	movlt	r3, r2
 800b982:	6033      	str	r3, [r6, #0]
 800b984:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b988:	4607      	mov	r7, r0
 800b98a:	460c      	mov	r4, r1
 800b98c:	b10a      	cbz	r2, 800b992 <_printf_common+0x26>
 800b98e:	3301      	adds	r3, #1
 800b990:	6033      	str	r3, [r6, #0]
 800b992:	6823      	ldr	r3, [r4, #0]
 800b994:	0699      	lsls	r1, r3, #26
 800b996:	bf42      	ittt	mi
 800b998:	6833      	ldrmi	r3, [r6, #0]
 800b99a:	3302      	addmi	r3, #2
 800b99c:	6033      	strmi	r3, [r6, #0]
 800b99e:	6825      	ldr	r5, [r4, #0]
 800b9a0:	f015 0506 	ands.w	r5, r5, #6
 800b9a4:	d106      	bne.n	800b9b4 <_printf_common+0x48>
 800b9a6:	f104 0a19 	add.w	sl, r4, #25
 800b9aa:	68e3      	ldr	r3, [r4, #12]
 800b9ac:	6832      	ldr	r2, [r6, #0]
 800b9ae:	1a9b      	subs	r3, r3, r2
 800b9b0:	42ab      	cmp	r3, r5
 800b9b2:	dc26      	bgt.n	800ba02 <_printf_common+0x96>
 800b9b4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b9b8:	6822      	ldr	r2, [r4, #0]
 800b9ba:	3b00      	subs	r3, #0
 800b9bc:	bf18      	it	ne
 800b9be:	2301      	movne	r3, #1
 800b9c0:	0692      	lsls	r2, r2, #26
 800b9c2:	d42b      	bmi.n	800ba1c <_printf_common+0xb0>
 800b9c4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b9c8:	4641      	mov	r1, r8
 800b9ca:	4638      	mov	r0, r7
 800b9cc:	47c8      	blx	r9
 800b9ce:	3001      	adds	r0, #1
 800b9d0:	d01e      	beq.n	800ba10 <_printf_common+0xa4>
 800b9d2:	6823      	ldr	r3, [r4, #0]
 800b9d4:	6922      	ldr	r2, [r4, #16]
 800b9d6:	f003 0306 	and.w	r3, r3, #6
 800b9da:	2b04      	cmp	r3, #4
 800b9dc:	bf02      	ittt	eq
 800b9de:	68e5      	ldreq	r5, [r4, #12]
 800b9e0:	6833      	ldreq	r3, [r6, #0]
 800b9e2:	1aed      	subeq	r5, r5, r3
 800b9e4:	68a3      	ldr	r3, [r4, #8]
 800b9e6:	bf0c      	ite	eq
 800b9e8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b9ec:	2500      	movne	r5, #0
 800b9ee:	4293      	cmp	r3, r2
 800b9f0:	bfc4      	itt	gt
 800b9f2:	1a9b      	subgt	r3, r3, r2
 800b9f4:	18ed      	addgt	r5, r5, r3
 800b9f6:	2600      	movs	r6, #0
 800b9f8:	341a      	adds	r4, #26
 800b9fa:	42b5      	cmp	r5, r6
 800b9fc:	d11a      	bne.n	800ba34 <_printf_common+0xc8>
 800b9fe:	2000      	movs	r0, #0
 800ba00:	e008      	b.n	800ba14 <_printf_common+0xa8>
 800ba02:	2301      	movs	r3, #1
 800ba04:	4652      	mov	r2, sl
 800ba06:	4641      	mov	r1, r8
 800ba08:	4638      	mov	r0, r7
 800ba0a:	47c8      	blx	r9
 800ba0c:	3001      	adds	r0, #1
 800ba0e:	d103      	bne.n	800ba18 <_printf_common+0xac>
 800ba10:	f04f 30ff 	mov.w	r0, #4294967295
 800ba14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ba18:	3501      	adds	r5, #1
 800ba1a:	e7c6      	b.n	800b9aa <_printf_common+0x3e>
 800ba1c:	18e1      	adds	r1, r4, r3
 800ba1e:	1c5a      	adds	r2, r3, #1
 800ba20:	2030      	movs	r0, #48	@ 0x30
 800ba22:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800ba26:	4422      	add	r2, r4
 800ba28:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800ba2c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800ba30:	3302      	adds	r3, #2
 800ba32:	e7c7      	b.n	800b9c4 <_printf_common+0x58>
 800ba34:	2301      	movs	r3, #1
 800ba36:	4622      	mov	r2, r4
 800ba38:	4641      	mov	r1, r8
 800ba3a:	4638      	mov	r0, r7
 800ba3c:	47c8      	blx	r9
 800ba3e:	3001      	adds	r0, #1
 800ba40:	d0e6      	beq.n	800ba10 <_printf_common+0xa4>
 800ba42:	3601      	adds	r6, #1
 800ba44:	e7d9      	b.n	800b9fa <_printf_common+0x8e>
	...

0800ba48 <_printf_i>:
 800ba48:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ba4c:	7e0f      	ldrb	r7, [r1, #24]
 800ba4e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800ba50:	2f78      	cmp	r7, #120	@ 0x78
 800ba52:	4691      	mov	r9, r2
 800ba54:	4680      	mov	r8, r0
 800ba56:	460c      	mov	r4, r1
 800ba58:	469a      	mov	sl, r3
 800ba5a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800ba5e:	d807      	bhi.n	800ba70 <_printf_i+0x28>
 800ba60:	2f62      	cmp	r7, #98	@ 0x62
 800ba62:	d80a      	bhi.n	800ba7a <_printf_i+0x32>
 800ba64:	2f00      	cmp	r7, #0
 800ba66:	f000 80d1 	beq.w	800bc0c <_printf_i+0x1c4>
 800ba6a:	2f58      	cmp	r7, #88	@ 0x58
 800ba6c:	f000 80b8 	beq.w	800bbe0 <_printf_i+0x198>
 800ba70:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ba74:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800ba78:	e03a      	b.n	800baf0 <_printf_i+0xa8>
 800ba7a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800ba7e:	2b15      	cmp	r3, #21
 800ba80:	d8f6      	bhi.n	800ba70 <_printf_i+0x28>
 800ba82:	a101      	add	r1, pc, #4	@ (adr r1, 800ba88 <_printf_i+0x40>)
 800ba84:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ba88:	0800bae1 	.word	0x0800bae1
 800ba8c:	0800baf5 	.word	0x0800baf5
 800ba90:	0800ba71 	.word	0x0800ba71
 800ba94:	0800ba71 	.word	0x0800ba71
 800ba98:	0800ba71 	.word	0x0800ba71
 800ba9c:	0800ba71 	.word	0x0800ba71
 800baa0:	0800baf5 	.word	0x0800baf5
 800baa4:	0800ba71 	.word	0x0800ba71
 800baa8:	0800ba71 	.word	0x0800ba71
 800baac:	0800ba71 	.word	0x0800ba71
 800bab0:	0800ba71 	.word	0x0800ba71
 800bab4:	0800bbf3 	.word	0x0800bbf3
 800bab8:	0800bb1f 	.word	0x0800bb1f
 800babc:	0800bbad 	.word	0x0800bbad
 800bac0:	0800ba71 	.word	0x0800ba71
 800bac4:	0800ba71 	.word	0x0800ba71
 800bac8:	0800bc15 	.word	0x0800bc15
 800bacc:	0800ba71 	.word	0x0800ba71
 800bad0:	0800bb1f 	.word	0x0800bb1f
 800bad4:	0800ba71 	.word	0x0800ba71
 800bad8:	0800ba71 	.word	0x0800ba71
 800badc:	0800bbb5 	.word	0x0800bbb5
 800bae0:	6833      	ldr	r3, [r6, #0]
 800bae2:	1d1a      	adds	r2, r3, #4
 800bae4:	681b      	ldr	r3, [r3, #0]
 800bae6:	6032      	str	r2, [r6, #0]
 800bae8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800baec:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800baf0:	2301      	movs	r3, #1
 800baf2:	e09c      	b.n	800bc2e <_printf_i+0x1e6>
 800baf4:	6833      	ldr	r3, [r6, #0]
 800baf6:	6820      	ldr	r0, [r4, #0]
 800baf8:	1d19      	adds	r1, r3, #4
 800bafa:	6031      	str	r1, [r6, #0]
 800bafc:	0606      	lsls	r6, r0, #24
 800bafe:	d501      	bpl.n	800bb04 <_printf_i+0xbc>
 800bb00:	681d      	ldr	r5, [r3, #0]
 800bb02:	e003      	b.n	800bb0c <_printf_i+0xc4>
 800bb04:	0645      	lsls	r5, r0, #25
 800bb06:	d5fb      	bpl.n	800bb00 <_printf_i+0xb8>
 800bb08:	f9b3 5000 	ldrsh.w	r5, [r3]
 800bb0c:	2d00      	cmp	r5, #0
 800bb0e:	da03      	bge.n	800bb18 <_printf_i+0xd0>
 800bb10:	232d      	movs	r3, #45	@ 0x2d
 800bb12:	426d      	negs	r5, r5
 800bb14:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bb18:	4858      	ldr	r0, [pc, #352]	@ (800bc7c <_printf_i+0x234>)
 800bb1a:	230a      	movs	r3, #10
 800bb1c:	e011      	b.n	800bb42 <_printf_i+0xfa>
 800bb1e:	6821      	ldr	r1, [r4, #0]
 800bb20:	6833      	ldr	r3, [r6, #0]
 800bb22:	0608      	lsls	r0, r1, #24
 800bb24:	f853 5b04 	ldr.w	r5, [r3], #4
 800bb28:	d402      	bmi.n	800bb30 <_printf_i+0xe8>
 800bb2a:	0649      	lsls	r1, r1, #25
 800bb2c:	bf48      	it	mi
 800bb2e:	b2ad      	uxthmi	r5, r5
 800bb30:	2f6f      	cmp	r7, #111	@ 0x6f
 800bb32:	4852      	ldr	r0, [pc, #328]	@ (800bc7c <_printf_i+0x234>)
 800bb34:	6033      	str	r3, [r6, #0]
 800bb36:	bf14      	ite	ne
 800bb38:	230a      	movne	r3, #10
 800bb3a:	2308      	moveq	r3, #8
 800bb3c:	2100      	movs	r1, #0
 800bb3e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800bb42:	6866      	ldr	r6, [r4, #4]
 800bb44:	60a6      	str	r6, [r4, #8]
 800bb46:	2e00      	cmp	r6, #0
 800bb48:	db05      	blt.n	800bb56 <_printf_i+0x10e>
 800bb4a:	6821      	ldr	r1, [r4, #0]
 800bb4c:	432e      	orrs	r6, r5
 800bb4e:	f021 0104 	bic.w	r1, r1, #4
 800bb52:	6021      	str	r1, [r4, #0]
 800bb54:	d04b      	beq.n	800bbee <_printf_i+0x1a6>
 800bb56:	4616      	mov	r6, r2
 800bb58:	fbb5 f1f3 	udiv	r1, r5, r3
 800bb5c:	fb03 5711 	mls	r7, r3, r1, r5
 800bb60:	5dc7      	ldrb	r7, [r0, r7]
 800bb62:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800bb66:	462f      	mov	r7, r5
 800bb68:	42bb      	cmp	r3, r7
 800bb6a:	460d      	mov	r5, r1
 800bb6c:	d9f4      	bls.n	800bb58 <_printf_i+0x110>
 800bb6e:	2b08      	cmp	r3, #8
 800bb70:	d10b      	bne.n	800bb8a <_printf_i+0x142>
 800bb72:	6823      	ldr	r3, [r4, #0]
 800bb74:	07df      	lsls	r7, r3, #31
 800bb76:	d508      	bpl.n	800bb8a <_printf_i+0x142>
 800bb78:	6923      	ldr	r3, [r4, #16]
 800bb7a:	6861      	ldr	r1, [r4, #4]
 800bb7c:	4299      	cmp	r1, r3
 800bb7e:	bfde      	ittt	le
 800bb80:	2330      	movle	r3, #48	@ 0x30
 800bb82:	f806 3c01 	strble.w	r3, [r6, #-1]
 800bb86:	f106 36ff 	addle.w	r6, r6, #4294967295
 800bb8a:	1b92      	subs	r2, r2, r6
 800bb8c:	6122      	str	r2, [r4, #16]
 800bb8e:	f8cd a000 	str.w	sl, [sp]
 800bb92:	464b      	mov	r3, r9
 800bb94:	aa03      	add	r2, sp, #12
 800bb96:	4621      	mov	r1, r4
 800bb98:	4640      	mov	r0, r8
 800bb9a:	f7ff fee7 	bl	800b96c <_printf_common>
 800bb9e:	3001      	adds	r0, #1
 800bba0:	d14a      	bne.n	800bc38 <_printf_i+0x1f0>
 800bba2:	f04f 30ff 	mov.w	r0, #4294967295
 800bba6:	b004      	add	sp, #16
 800bba8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bbac:	6823      	ldr	r3, [r4, #0]
 800bbae:	f043 0320 	orr.w	r3, r3, #32
 800bbb2:	6023      	str	r3, [r4, #0]
 800bbb4:	4832      	ldr	r0, [pc, #200]	@ (800bc80 <_printf_i+0x238>)
 800bbb6:	2778      	movs	r7, #120	@ 0x78
 800bbb8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800bbbc:	6823      	ldr	r3, [r4, #0]
 800bbbe:	6831      	ldr	r1, [r6, #0]
 800bbc0:	061f      	lsls	r7, r3, #24
 800bbc2:	f851 5b04 	ldr.w	r5, [r1], #4
 800bbc6:	d402      	bmi.n	800bbce <_printf_i+0x186>
 800bbc8:	065f      	lsls	r7, r3, #25
 800bbca:	bf48      	it	mi
 800bbcc:	b2ad      	uxthmi	r5, r5
 800bbce:	6031      	str	r1, [r6, #0]
 800bbd0:	07d9      	lsls	r1, r3, #31
 800bbd2:	bf44      	itt	mi
 800bbd4:	f043 0320 	orrmi.w	r3, r3, #32
 800bbd8:	6023      	strmi	r3, [r4, #0]
 800bbda:	b11d      	cbz	r5, 800bbe4 <_printf_i+0x19c>
 800bbdc:	2310      	movs	r3, #16
 800bbde:	e7ad      	b.n	800bb3c <_printf_i+0xf4>
 800bbe0:	4826      	ldr	r0, [pc, #152]	@ (800bc7c <_printf_i+0x234>)
 800bbe2:	e7e9      	b.n	800bbb8 <_printf_i+0x170>
 800bbe4:	6823      	ldr	r3, [r4, #0]
 800bbe6:	f023 0320 	bic.w	r3, r3, #32
 800bbea:	6023      	str	r3, [r4, #0]
 800bbec:	e7f6      	b.n	800bbdc <_printf_i+0x194>
 800bbee:	4616      	mov	r6, r2
 800bbf0:	e7bd      	b.n	800bb6e <_printf_i+0x126>
 800bbf2:	6833      	ldr	r3, [r6, #0]
 800bbf4:	6825      	ldr	r5, [r4, #0]
 800bbf6:	6961      	ldr	r1, [r4, #20]
 800bbf8:	1d18      	adds	r0, r3, #4
 800bbfa:	6030      	str	r0, [r6, #0]
 800bbfc:	062e      	lsls	r6, r5, #24
 800bbfe:	681b      	ldr	r3, [r3, #0]
 800bc00:	d501      	bpl.n	800bc06 <_printf_i+0x1be>
 800bc02:	6019      	str	r1, [r3, #0]
 800bc04:	e002      	b.n	800bc0c <_printf_i+0x1c4>
 800bc06:	0668      	lsls	r0, r5, #25
 800bc08:	d5fb      	bpl.n	800bc02 <_printf_i+0x1ba>
 800bc0a:	8019      	strh	r1, [r3, #0]
 800bc0c:	2300      	movs	r3, #0
 800bc0e:	6123      	str	r3, [r4, #16]
 800bc10:	4616      	mov	r6, r2
 800bc12:	e7bc      	b.n	800bb8e <_printf_i+0x146>
 800bc14:	6833      	ldr	r3, [r6, #0]
 800bc16:	1d1a      	adds	r2, r3, #4
 800bc18:	6032      	str	r2, [r6, #0]
 800bc1a:	681e      	ldr	r6, [r3, #0]
 800bc1c:	6862      	ldr	r2, [r4, #4]
 800bc1e:	2100      	movs	r1, #0
 800bc20:	4630      	mov	r0, r6
 800bc22:	f7f4 fad5 	bl	80001d0 <memchr>
 800bc26:	b108      	cbz	r0, 800bc2c <_printf_i+0x1e4>
 800bc28:	1b80      	subs	r0, r0, r6
 800bc2a:	6060      	str	r0, [r4, #4]
 800bc2c:	6863      	ldr	r3, [r4, #4]
 800bc2e:	6123      	str	r3, [r4, #16]
 800bc30:	2300      	movs	r3, #0
 800bc32:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bc36:	e7aa      	b.n	800bb8e <_printf_i+0x146>
 800bc38:	6923      	ldr	r3, [r4, #16]
 800bc3a:	4632      	mov	r2, r6
 800bc3c:	4649      	mov	r1, r9
 800bc3e:	4640      	mov	r0, r8
 800bc40:	47d0      	blx	sl
 800bc42:	3001      	adds	r0, #1
 800bc44:	d0ad      	beq.n	800bba2 <_printf_i+0x15a>
 800bc46:	6823      	ldr	r3, [r4, #0]
 800bc48:	079b      	lsls	r3, r3, #30
 800bc4a:	d413      	bmi.n	800bc74 <_printf_i+0x22c>
 800bc4c:	68e0      	ldr	r0, [r4, #12]
 800bc4e:	9b03      	ldr	r3, [sp, #12]
 800bc50:	4298      	cmp	r0, r3
 800bc52:	bfb8      	it	lt
 800bc54:	4618      	movlt	r0, r3
 800bc56:	e7a6      	b.n	800bba6 <_printf_i+0x15e>
 800bc58:	2301      	movs	r3, #1
 800bc5a:	4632      	mov	r2, r6
 800bc5c:	4649      	mov	r1, r9
 800bc5e:	4640      	mov	r0, r8
 800bc60:	47d0      	blx	sl
 800bc62:	3001      	adds	r0, #1
 800bc64:	d09d      	beq.n	800bba2 <_printf_i+0x15a>
 800bc66:	3501      	adds	r5, #1
 800bc68:	68e3      	ldr	r3, [r4, #12]
 800bc6a:	9903      	ldr	r1, [sp, #12]
 800bc6c:	1a5b      	subs	r3, r3, r1
 800bc6e:	42ab      	cmp	r3, r5
 800bc70:	dcf2      	bgt.n	800bc58 <_printf_i+0x210>
 800bc72:	e7eb      	b.n	800bc4c <_printf_i+0x204>
 800bc74:	2500      	movs	r5, #0
 800bc76:	f104 0619 	add.w	r6, r4, #25
 800bc7a:	e7f5      	b.n	800bc68 <_printf_i+0x220>
 800bc7c:	0800eaee 	.word	0x0800eaee
 800bc80:	0800eaff 	.word	0x0800eaff

0800bc84 <std>:
 800bc84:	2300      	movs	r3, #0
 800bc86:	b510      	push	{r4, lr}
 800bc88:	4604      	mov	r4, r0
 800bc8a:	e9c0 3300 	strd	r3, r3, [r0]
 800bc8e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800bc92:	6083      	str	r3, [r0, #8]
 800bc94:	8181      	strh	r1, [r0, #12]
 800bc96:	6643      	str	r3, [r0, #100]	@ 0x64
 800bc98:	81c2      	strh	r2, [r0, #14]
 800bc9a:	6183      	str	r3, [r0, #24]
 800bc9c:	4619      	mov	r1, r3
 800bc9e:	2208      	movs	r2, #8
 800bca0:	305c      	adds	r0, #92	@ 0x5c
 800bca2:	f000 f916 	bl	800bed2 <memset>
 800bca6:	4b0d      	ldr	r3, [pc, #52]	@ (800bcdc <std+0x58>)
 800bca8:	6263      	str	r3, [r4, #36]	@ 0x24
 800bcaa:	4b0d      	ldr	r3, [pc, #52]	@ (800bce0 <std+0x5c>)
 800bcac:	62a3      	str	r3, [r4, #40]	@ 0x28
 800bcae:	4b0d      	ldr	r3, [pc, #52]	@ (800bce4 <std+0x60>)
 800bcb0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800bcb2:	4b0d      	ldr	r3, [pc, #52]	@ (800bce8 <std+0x64>)
 800bcb4:	6323      	str	r3, [r4, #48]	@ 0x30
 800bcb6:	4b0d      	ldr	r3, [pc, #52]	@ (800bcec <std+0x68>)
 800bcb8:	6224      	str	r4, [r4, #32]
 800bcba:	429c      	cmp	r4, r3
 800bcbc:	d006      	beq.n	800bccc <std+0x48>
 800bcbe:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800bcc2:	4294      	cmp	r4, r2
 800bcc4:	d002      	beq.n	800bccc <std+0x48>
 800bcc6:	33d0      	adds	r3, #208	@ 0xd0
 800bcc8:	429c      	cmp	r4, r3
 800bcca:	d105      	bne.n	800bcd8 <std+0x54>
 800bccc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800bcd0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bcd4:	f000 b9d8 	b.w	800c088 <__retarget_lock_init_recursive>
 800bcd8:	bd10      	pop	{r4, pc}
 800bcda:	bf00      	nop
 800bcdc:	0800be4d 	.word	0x0800be4d
 800bce0:	0800be6f 	.word	0x0800be6f
 800bce4:	0800bea7 	.word	0x0800bea7
 800bce8:	0800becb 	.word	0x0800becb
 800bcec:	20003d40 	.word	0x20003d40

0800bcf0 <stdio_exit_handler>:
 800bcf0:	4a02      	ldr	r2, [pc, #8]	@ (800bcfc <stdio_exit_handler+0xc>)
 800bcf2:	4903      	ldr	r1, [pc, #12]	@ (800bd00 <stdio_exit_handler+0x10>)
 800bcf4:	4803      	ldr	r0, [pc, #12]	@ (800bd04 <stdio_exit_handler+0x14>)
 800bcf6:	f000 b869 	b.w	800bdcc <_fwalk_sglue>
 800bcfa:	bf00      	nop
 800bcfc:	20000010 	.word	0x20000010
 800bd00:	0800da0d 	.word	0x0800da0d
 800bd04:	20000020 	.word	0x20000020

0800bd08 <cleanup_stdio>:
 800bd08:	6841      	ldr	r1, [r0, #4]
 800bd0a:	4b0c      	ldr	r3, [pc, #48]	@ (800bd3c <cleanup_stdio+0x34>)
 800bd0c:	4299      	cmp	r1, r3
 800bd0e:	b510      	push	{r4, lr}
 800bd10:	4604      	mov	r4, r0
 800bd12:	d001      	beq.n	800bd18 <cleanup_stdio+0x10>
 800bd14:	f001 fe7a 	bl	800da0c <_fflush_r>
 800bd18:	68a1      	ldr	r1, [r4, #8]
 800bd1a:	4b09      	ldr	r3, [pc, #36]	@ (800bd40 <cleanup_stdio+0x38>)
 800bd1c:	4299      	cmp	r1, r3
 800bd1e:	d002      	beq.n	800bd26 <cleanup_stdio+0x1e>
 800bd20:	4620      	mov	r0, r4
 800bd22:	f001 fe73 	bl	800da0c <_fflush_r>
 800bd26:	68e1      	ldr	r1, [r4, #12]
 800bd28:	4b06      	ldr	r3, [pc, #24]	@ (800bd44 <cleanup_stdio+0x3c>)
 800bd2a:	4299      	cmp	r1, r3
 800bd2c:	d004      	beq.n	800bd38 <cleanup_stdio+0x30>
 800bd2e:	4620      	mov	r0, r4
 800bd30:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bd34:	f001 be6a 	b.w	800da0c <_fflush_r>
 800bd38:	bd10      	pop	{r4, pc}
 800bd3a:	bf00      	nop
 800bd3c:	20003d40 	.word	0x20003d40
 800bd40:	20003da8 	.word	0x20003da8
 800bd44:	20003e10 	.word	0x20003e10

0800bd48 <global_stdio_init.part.0>:
 800bd48:	b510      	push	{r4, lr}
 800bd4a:	4b0b      	ldr	r3, [pc, #44]	@ (800bd78 <global_stdio_init.part.0+0x30>)
 800bd4c:	4c0b      	ldr	r4, [pc, #44]	@ (800bd7c <global_stdio_init.part.0+0x34>)
 800bd4e:	4a0c      	ldr	r2, [pc, #48]	@ (800bd80 <global_stdio_init.part.0+0x38>)
 800bd50:	601a      	str	r2, [r3, #0]
 800bd52:	4620      	mov	r0, r4
 800bd54:	2200      	movs	r2, #0
 800bd56:	2104      	movs	r1, #4
 800bd58:	f7ff ff94 	bl	800bc84 <std>
 800bd5c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800bd60:	2201      	movs	r2, #1
 800bd62:	2109      	movs	r1, #9
 800bd64:	f7ff ff8e 	bl	800bc84 <std>
 800bd68:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800bd6c:	2202      	movs	r2, #2
 800bd6e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bd72:	2112      	movs	r1, #18
 800bd74:	f7ff bf86 	b.w	800bc84 <std>
 800bd78:	20003e78 	.word	0x20003e78
 800bd7c:	20003d40 	.word	0x20003d40
 800bd80:	0800bcf1 	.word	0x0800bcf1

0800bd84 <__sfp_lock_acquire>:
 800bd84:	4801      	ldr	r0, [pc, #4]	@ (800bd8c <__sfp_lock_acquire+0x8>)
 800bd86:	f000 b980 	b.w	800c08a <__retarget_lock_acquire_recursive>
 800bd8a:	bf00      	nop
 800bd8c:	20003e81 	.word	0x20003e81

0800bd90 <__sfp_lock_release>:
 800bd90:	4801      	ldr	r0, [pc, #4]	@ (800bd98 <__sfp_lock_release+0x8>)
 800bd92:	f000 b97b 	b.w	800c08c <__retarget_lock_release_recursive>
 800bd96:	bf00      	nop
 800bd98:	20003e81 	.word	0x20003e81

0800bd9c <__sinit>:
 800bd9c:	b510      	push	{r4, lr}
 800bd9e:	4604      	mov	r4, r0
 800bda0:	f7ff fff0 	bl	800bd84 <__sfp_lock_acquire>
 800bda4:	6a23      	ldr	r3, [r4, #32]
 800bda6:	b11b      	cbz	r3, 800bdb0 <__sinit+0x14>
 800bda8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bdac:	f7ff bff0 	b.w	800bd90 <__sfp_lock_release>
 800bdb0:	4b04      	ldr	r3, [pc, #16]	@ (800bdc4 <__sinit+0x28>)
 800bdb2:	6223      	str	r3, [r4, #32]
 800bdb4:	4b04      	ldr	r3, [pc, #16]	@ (800bdc8 <__sinit+0x2c>)
 800bdb6:	681b      	ldr	r3, [r3, #0]
 800bdb8:	2b00      	cmp	r3, #0
 800bdba:	d1f5      	bne.n	800bda8 <__sinit+0xc>
 800bdbc:	f7ff ffc4 	bl	800bd48 <global_stdio_init.part.0>
 800bdc0:	e7f2      	b.n	800bda8 <__sinit+0xc>
 800bdc2:	bf00      	nop
 800bdc4:	0800bd09 	.word	0x0800bd09
 800bdc8:	20003e78 	.word	0x20003e78

0800bdcc <_fwalk_sglue>:
 800bdcc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bdd0:	4607      	mov	r7, r0
 800bdd2:	4688      	mov	r8, r1
 800bdd4:	4614      	mov	r4, r2
 800bdd6:	2600      	movs	r6, #0
 800bdd8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800bddc:	f1b9 0901 	subs.w	r9, r9, #1
 800bde0:	d505      	bpl.n	800bdee <_fwalk_sglue+0x22>
 800bde2:	6824      	ldr	r4, [r4, #0]
 800bde4:	2c00      	cmp	r4, #0
 800bde6:	d1f7      	bne.n	800bdd8 <_fwalk_sglue+0xc>
 800bde8:	4630      	mov	r0, r6
 800bdea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bdee:	89ab      	ldrh	r3, [r5, #12]
 800bdf0:	2b01      	cmp	r3, #1
 800bdf2:	d907      	bls.n	800be04 <_fwalk_sglue+0x38>
 800bdf4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800bdf8:	3301      	adds	r3, #1
 800bdfa:	d003      	beq.n	800be04 <_fwalk_sglue+0x38>
 800bdfc:	4629      	mov	r1, r5
 800bdfe:	4638      	mov	r0, r7
 800be00:	47c0      	blx	r8
 800be02:	4306      	orrs	r6, r0
 800be04:	3568      	adds	r5, #104	@ 0x68
 800be06:	e7e9      	b.n	800bddc <_fwalk_sglue+0x10>

0800be08 <siprintf>:
 800be08:	b40e      	push	{r1, r2, r3}
 800be0a:	b510      	push	{r4, lr}
 800be0c:	b09d      	sub	sp, #116	@ 0x74
 800be0e:	ab1f      	add	r3, sp, #124	@ 0x7c
 800be10:	9002      	str	r0, [sp, #8]
 800be12:	9006      	str	r0, [sp, #24]
 800be14:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800be18:	480a      	ldr	r0, [pc, #40]	@ (800be44 <siprintf+0x3c>)
 800be1a:	9107      	str	r1, [sp, #28]
 800be1c:	9104      	str	r1, [sp, #16]
 800be1e:	490a      	ldr	r1, [pc, #40]	@ (800be48 <siprintf+0x40>)
 800be20:	f853 2b04 	ldr.w	r2, [r3], #4
 800be24:	9105      	str	r1, [sp, #20]
 800be26:	2400      	movs	r4, #0
 800be28:	a902      	add	r1, sp, #8
 800be2a:	6800      	ldr	r0, [r0, #0]
 800be2c:	9301      	str	r3, [sp, #4]
 800be2e:	941b      	str	r4, [sp, #108]	@ 0x6c
 800be30:	f001 fc6c 	bl	800d70c <_svfiprintf_r>
 800be34:	9b02      	ldr	r3, [sp, #8]
 800be36:	701c      	strb	r4, [r3, #0]
 800be38:	b01d      	add	sp, #116	@ 0x74
 800be3a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800be3e:	b003      	add	sp, #12
 800be40:	4770      	bx	lr
 800be42:	bf00      	nop
 800be44:	2000001c 	.word	0x2000001c
 800be48:	ffff0208 	.word	0xffff0208

0800be4c <__sread>:
 800be4c:	b510      	push	{r4, lr}
 800be4e:	460c      	mov	r4, r1
 800be50:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800be54:	f000 f8ca 	bl	800bfec <_read_r>
 800be58:	2800      	cmp	r0, #0
 800be5a:	bfab      	itete	ge
 800be5c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800be5e:	89a3      	ldrhlt	r3, [r4, #12]
 800be60:	181b      	addge	r3, r3, r0
 800be62:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800be66:	bfac      	ite	ge
 800be68:	6563      	strge	r3, [r4, #84]	@ 0x54
 800be6a:	81a3      	strhlt	r3, [r4, #12]
 800be6c:	bd10      	pop	{r4, pc}

0800be6e <__swrite>:
 800be6e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800be72:	461f      	mov	r7, r3
 800be74:	898b      	ldrh	r3, [r1, #12]
 800be76:	05db      	lsls	r3, r3, #23
 800be78:	4605      	mov	r5, r0
 800be7a:	460c      	mov	r4, r1
 800be7c:	4616      	mov	r6, r2
 800be7e:	d505      	bpl.n	800be8c <__swrite+0x1e>
 800be80:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800be84:	2302      	movs	r3, #2
 800be86:	2200      	movs	r2, #0
 800be88:	f000 f89e 	bl	800bfc8 <_lseek_r>
 800be8c:	89a3      	ldrh	r3, [r4, #12]
 800be8e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800be92:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800be96:	81a3      	strh	r3, [r4, #12]
 800be98:	4632      	mov	r2, r6
 800be9a:	463b      	mov	r3, r7
 800be9c:	4628      	mov	r0, r5
 800be9e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bea2:	f000 b8b5 	b.w	800c010 <_write_r>

0800bea6 <__sseek>:
 800bea6:	b510      	push	{r4, lr}
 800bea8:	460c      	mov	r4, r1
 800beaa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800beae:	f000 f88b 	bl	800bfc8 <_lseek_r>
 800beb2:	1c43      	adds	r3, r0, #1
 800beb4:	89a3      	ldrh	r3, [r4, #12]
 800beb6:	bf15      	itete	ne
 800beb8:	6560      	strne	r0, [r4, #84]	@ 0x54
 800beba:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800bebe:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800bec2:	81a3      	strheq	r3, [r4, #12]
 800bec4:	bf18      	it	ne
 800bec6:	81a3      	strhne	r3, [r4, #12]
 800bec8:	bd10      	pop	{r4, pc}

0800beca <__sclose>:
 800beca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bece:	f000 b80d 	b.w	800beec <_close_r>

0800bed2 <memset>:
 800bed2:	4402      	add	r2, r0
 800bed4:	4603      	mov	r3, r0
 800bed6:	4293      	cmp	r3, r2
 800bed8:	d100      	bne.n	800bedc <memset+0xa>
 800beda:	4770      	bx	lr
 800bedc:	f803 1b01 	strb.w	r1, [r3], #1
 800bee0:	e7f9      	b.n	800bed6 <memset+0x4>
	...

0800bee4 <_localeconv_r>:
 800bee4:	4800      	ldr	r0, [pc, #0]	@ (800bee8 <_localeconv_r+0x4>)
 800bee6:	4770      	bx	lr
 800bee8:	2000015c 	.word	0x2000015c

0800beec <_close_r>:
 800beec:	b538      	push	{r3, r4, r5, lr}
 800beee:	4d06      	ldr	r5, [pc, #24]	@ (800bf08 <_close_r+0x1c>)
 800bef0:	2300      	movs	r3, #0
 800bef2:	4604      	mov	r4, r0
 800bef4:	4608      	mov	r0, r1
 800bef6:	602b      	str	r3, [r5, #0]
 800bef8:	f7f7 f966 	bl	80031c8 <_close>
 800befc:	1c43      	adds	r3, r0, #1
 800befe:	d102      	bne.n	800bf06 <_close_r+0x1a>
 800bf00:	682b      	ldr	r3, [r5, #0]
 800bf02:	b103      	cbz	r3, 800bf06 <_close_r+0x1a>
 800bf04:	6023      	str	r3, [r4, #0]
 800bf06:	bd38      	pop	{r3, r4, r5, pc}
 800bf08:	20003e7c 	.word	0x20003e7c

0800bf0c <_reclaim_reent>:
 800bf0c:	4b2d      	ldr	r3, [pc, #180]	@ (800bfc4 <_reclaim_reent+0xb8>)
 800bf0e:	681b      	ldr	r3, [r3, #0]
 800bf10:	4283      	cmp	r3, r0
 800bf12:	b570      	push	{r4, r5, r6, lr}
 800bf14:	4604      	mov	r4, r0
 800bf16:	d053      	beq.n	800bfc0 <_reclaim_reent+0xb4>
 800bf18:	69c3      	ldr	r3, [r0, #28]
 800bf1a:	b31b      	cbz	r3, 800bf64 <_reclaim_reent+0x58>
 800bf1c:	68db      	ldr	r3, [r3, #12]
 800bf1e:	b163      	cbz	r3, 800bf3a <_reclaim_reent+0x2e>
 800bf20:	2500      	movs	r5, #0
 800bf22:	69e3      	ldr	r3, [r4, #28]
 800bf24:	68db      	ldr	r3, [r3, #12]
 800bf26:	5959      	ldr	r1, [r3, r5]
 800bf28:	b9b1      	cbnz	r1, 800bf58 <_reclaim_reent+0x4c>
 800bf2a:	3504      	adds	r5, #4
 800bf2c:	2d80      	cmp	r5, #128	@ 0x80
 800bf2e:	d1f8      	bne.n	800bf22 <_reclaim_reent+0x16>
 800bf30:	69e3      	ldr	r3, [r4, #28]
 800bf32:	4620      	mov	r0, r4
 800bf34:	68d9      	ldr	r1, [r3, #12]
 800bf36:	f000 ff13 	bl	800cd60 <_free_r>
 800bf3a:	69e3      	ldr	r3, [r4, #28]
 800bf3c:	6819      	ldr	r1, [r3, #0]
 800bf3e:	b111      	cbz	r1, 800bf46 <_reclaim_reent+0x3a>
 800bf40:	4620      	mov	r0, r4
 800bf42:	f000 ff0d 	bl	800cd60 <_free_r>
 800bf46:	69e3      	ldr	r3, [r4, #28]
 800bf48:	689d      	ldr	r5, [r3, #8]
 800bf4a:	b15d      	cbz	r5, 800bf64 <_reclaim_reent+0x58>
 800bf4c:	4629      	mov	r1, r5
 800bf4e:	4620      	mov	r0, r4
 800bf50:	682d      	ldr	r5, [r5, #0]
 800bf52:	f000 ff05 	bl	800cd60 <_free_r>
 800bf56:	e7f8      	b.n	800bf4a <_reclaim_reent+0x3e>
 800bf58:	680e      	ldr	r6, [r1, #0]
 800bf5a:	4620      	mov	r0, r4
 800bf5c:	f000 ff00 	bl	800cd60 <_free_r>
 800bf60:	4631      	mov	r1, r6
 800bf62:	e7e1      	b.n	800bf28 <_reclaim_reent+0x1c>
 800bf64:	6961      	ldr	r1, [r4, #20]
 800bf66:	b111      	cbz	r1, 800bf6e <_reclaim_reent+0x62>
 800bf68:	4620      	mov	r0, r4
 800bf6a:	f000 fef9 	bl	800cd60 <_free_r>
 800bf6e:	69e1      	ldr	r1, [r4, #28]
 800bf70:	b111      	cbz	r1, 800bf78 <_reclaim_reent+0x6c>
 800bf72:	4620      	mov	r0, r4
 800bf74:	f000 fef4 	bl	800cd60 <_free_r>
 800bf78:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800bf7a:	b111      	cbz	r1, 800bf82 <_reclaim_reent+0x76>
 800bf7c:	4620      	mov	r0, r4
 800bf7e:	f000 feef 	bl	800cd60 <_free_r>
 800bf82:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800bf84:	b111      	cbz	r1, 800bf8c <_reclaim_reent+0x80>
 800bf86:	4620      	mov	r0, r4
 800bf88:	f000 feea 	bl	800cd60 <_free_r>
 800bf8c:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800bf8e:	b111      	cbz	r1, 800bf96 <_reclaim_reent+0x8a>
 800bf90:	4620      	mov	r0, r4
 800bf92:	f000 fee5 	bl	800cd60 <_free_r>
 800bf96:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800bf98:	b111      	cbz	r1, 800bfa0 <_reclaim_reent+0x94>
 800bf9a:	4620      	mov	r0, r4
 800bf9c:	f000 fee0 	bl	800cd60 <_free_r>
 800bfa0:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800bfa2:	b111      	cbz	r1, 800bfaa <_reclaim_reent+0x9e>
 800bfa4:	4620      	mov	r0, r4
 800bfa6:	f000 fedb 	bl	800cd60 <_free_r>
 800bfaa:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800bfac:	b111      	cbz	r1, 800bfb4 <_reclaim_reent+0xa8>
 800bfae:	4620      	mov	r0, r4
 800bfb0:	f000 fed6 	bl	800cd60 <_free_r>
 800bfb4:	6a23      	ldr	r3, [r4, #32]
 800bfb6:	b11b      	cbz	r3, 800bfc0 <_reclaim_reent+0xb4>
 800bfb8:	4620      	mov	r0, r4
 800bfba:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800bfbe:	4718      	bx	r3
 800bfc0:	bd70      	pop	{r4, r5, r6, pc}
 800bfc2:	bf00      	nop
 800bfc4:	2000001c 	.word	0x2000001c

0800bfc8 <_lseek_r>:
 800bfc8:	b538      	push	{r3, r4, r5, lr}
 800bfca:	4d07      	ldr	r5, [pc, #28]	@ (800bfe8 <_lseek_r+0x20>)
 800bfcc:	4604      	mov	r4, r0
 800bfce:	4608      	mov	r0, r1
 800bfd0:	4611      	mov	r1, r2
 800bfd2:	2200      	movs	r2, #0
 800bfd4:	602a      	str	r2, [r5, #0]
 800bfd6:	461a      	mov	r2, r3
 800bfd8:	f7f7 f91d 	bl	8003216 <_lseek>
 800bfdc:	1c43      	adds	r3, r0, #1
 800bfde:	d102      	bne.n	800bfe6 <_lseek_r+0x1e>
 800bfe0:	682b      	ldr	r3, [r5, #0]
 800bfe2:	b103      	cbz	r3, 800bfe6 <_lseek_r+0x1e>
 800bfe4:	6023      	str	r3, [r4, #0]
 800bfe6:	bd38      	pop	{r3, r4, r5, pc}
 800bfe8:	20003e7c 	.word	0x20003e7c

0800bfec <_read_r>:
 800bfec:	b538      	push	{r3, r4, r5, lr}
 800bfee:	4d07      	ldr	r5, [pc, #28]	@ (800c00c <_read_r+0x20>)
 800bff0:	4604      	mov	r4, r0
 800bff2:	4608      	mov	r0, r1
 800bff4:	4611      	mov	r1, r2
 800bff6:	2200      	movs	r2, #0
 800bff8:	602a      	str	r2, [r5, #0]
 800bffa:	461a      	mov	r2, r3
 800bffc:	f7f7 f8ab 	bl	8003156 <_read>
 800c000:	1c43      	adds	r3, r0, #1
 800c002:	d102      	bne.n	800c00a <_read_r+0x1e>
 800c004:	682b      	ldr	r3, [r5, #0]
 800c006:	b103      	cbz	r3, 800c00a <_read_r+0x1e>
 800c008:	6023      	str	r3, [r4, #0]
 800c00a:	bd38      	pop	{r3, r4, r5, pc}
 800c00c:	20003e7c 	.word	0x20003e7c

0800c010 <_write_r>:
 800c010:	b538      	push	{r3, r4, r5, lr}
 800c012:	4d07      	ldr	r5, [pc, #28]	@ (800c030 <_write_r+0x20>)
 800c014:	4604      	mov	r4, r0
 800c016:	4608      	mov	r0, r1
 800c018:	4611      	mov	r1, r2
 800c01a:	2200      	movs	r2, #0
 800c01c:	602a      	str	r2, [r5, #0]
 800c01e:	461a      	mov	r2, r3
 800c020:	f7f7 f8b6 	bl	8003190 <_write>
 800c024:	1c43      	adds	r3, r0, #1
 800c026:	d102      	bne.n	800c02e <_write_r+0x1e>
 800c028:	682b      	ldr	r3, [r5, #0]
 800c02a:	b103      	cbz	r3, 800c02e <_write_r+0x1e>
 800c02c:	6023      	str	r3, [r4, #0]
 800c02e:	bd38      	pop	{r3, r4, r5, pc}
 800c030:	20003e7c 	.word	0x20003e7c

0800c034 <__errno>:
 800c034:	4b01      	ldr	r3, [pc, #4]	@ (800c03c <__errno+0x8>)
 800c036:	6818      	ldr	r0, [r3, #0]
 800c038:	4770      	bx	lr
 800c03a:	bf00      	nop
 800c03c:	2000001c 	.word	0x2000001c

0800c040 <__libc_init_array>:
 800c040:	b570      	push	{r4, r5, r6, lr}
 800c042:	4d0d      	ldr	r5, [pc, #52]	@ (800c078 <__libc_init_array+0x38>)
 800c044:	4c0d      	ldr	r4, [pc, #52]	@ (800c07c <__libc_init_array+0x3c>)
 800c046:	1b64      	subs	r4, r4, r5
 800c048:	10a4      	asrs	r4, r4, #2
 800c04a:	2600      	movs	r6, #0
 800c04c:	42a6      	cmp	r6, r4
 800c04e:	d109      	bne.n	800c064 <__libc_init_array+0x24>
 800c050:	4d0b      	ldr	r5, [pc, #44]	@ (800c080 <__libc_init_array+0x40>)
 800c052:	4c0c      	ldr	r4, [pc, #48]	@ (800c084 <__libc_init_array+0x44>)
 800c054:	f002 f86a 	bl	800e12c <_init>
 800c058:	1b64      	subs	r4, r4, r5
 800c05a:	10a4      	asrs	r4, r4, #2
 800c05c:	2600      	movs	r6, #0
 800c05e:	42a6      	cmp	r6, r4
 800c060:	d105      	bne.n	800c06e <__libc_init_array+0x2e>
 800c062:	bd70      	pop	{r4, r5, r6, pc}
 800c064:	f855 3b04 	ldr.w	r3, [r5], #4
 800c068:	4798      	blx	r3
 800c06a:	3601      	adds	r6, #1
 800c06c:	e7ee      	b.n	800c04c <__libc_init_array+0xc>
 800c06e:	f855 3b04 	ldr.w	r3, [r5], #4
 800c072:	4798      	blx	r3
 800c074:	3601      	adds	r6, #1
 800c076:	e7f2      	b.n	800c05e <__libc_init_array+0x1e>
 800c078:	0800ee5c 	.word	0x0800ee5c
 800c07c:	0800ee5c 	.word	0x0800ee5c
 800c080:	0800ee5c 	.word	0x0800ee5c
 800c084:	0800ee60 	.word	0x0800ee60

0800c088 <__retarget_lock_init_recursive>:
 800c088:	4770      	bx	lr

0800c08a <__retarget_lock_acquire_recursive>:
 800c08a:	4770      	bx	lr

0800c08c <__retarget_lock_release_recursive>:
 800c08c:	4770      	bx	lr

0800c08e <memcpy>:
 800c08e:	440a      	add	r2, r1
 800c090:	4291      	cmp	r1, r2
 800c092:	f100 33ff 	add.w	r3, r0, #4294967295
 800c096:	d100      	bne.n	800c09a <memcpy+0xc>
 800c098:	4770      	bx	lr
 800c09a:	b510      	push	{r4, lr}
 800c09c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c0a0:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c0a4:	4291      	cmp	r1, r2
 800c0a6:	d1f9      	bne.n	800c09c <memcpy+0xe>
 800c0a8:	bd10      	pop	{r4, pc}

0800c0aa <quorem>:
 800c0aa:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c0ae:	6903      	ldr	r3, [r0, #16]
 800c0b0:	690c      	ldr	r4, [r1, #16]
 800c0b2:	42a3      	cmp	r3, r4
 800c0b4:	4607      	mov	r7, r0
 800c0b6:	db7e      	blt.n	800c1b6 <quorem+0x10c>
 800c0b8:	3c01      	subs	r4, #1
 800c0ba:	f101 0814 	add.w	r8, r1, #20
 800c0be:	00a3      	lsls	r3, r4, #2
 800c0c0:	f100 0514 	add.w	r5, r0, #20
 800c0c4:	9300      	str	r3, [sp, #0]
 800c0c6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c0ca:	9301      	str	r3, [sp, #4]
 800c0cc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800c0d0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c0d4:	3301      	adds	r3, #1
 800c0d6:	429a      	cmp	r2, r3
 800c0d8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800c0dc:	fbb2 f6f3 	udiv	r6, r2, r3
 800c0e0:	d32e      	bcc.n	800c140 <quorem+0x96>
 800c0e2:	f04f 0a00 	mov.w	sl, #0
 800c0e6:	46c4      	mov	ip, r8
 800c0e8:	46ae      	mov	lr, r5
 800c0ea:	46d3      	mov	fp, sl
 800c0ec:	f85c 3b04 	ldr.w	r3, [ip], #4
 800c0f0:	b298      	uxth	r0, r3
 800c0f2:	fb06 a000 	mla	r0, r6, r0, sl
 800c0f6:	0c02      	lsrs	r2, r0, #16
 800c0f8:	0c1b      	lsrs	r3, r3, #16
 800c0fa:	fb06 2303 	mla	r3, r6, r3, r2
 800c0fe:	f8de 2000 	ldr.w	r2, [lr]
 800c102:	b280      	uxth	r0, r0
 800c104:	b292      	uxth	r2, r2
 800c106:	1a12      	subs	r2, r2, r0
 800c108:	445a      	add	r2, fp
 800c10a:	f8de 0000 	ldr.w	r0, [lr]
 800c10e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c112:	b29b      	uxth	r3, r3
 800c114:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800c118:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800c11c:	b292      	uxth	r2, r2
 800c11e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800c122:	45e1      	cmp	r9, ip
 800c124:	f84e 2b04 	str.w	r2, [lr], #4
 800c128:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800c12c:	d2de      	bcs.n	800c0ec <quorem+0x42>
 800c12e:	9b00      	ldr	r3, [sp, #0]
 800c130:	58eb      	ldr	r3, [r5, r3]
 800c132:	b92b      	cbnz	r3, 800c140 <quorem+0x96>
 800c134:	9b01      	ldr	r3, [sp, #4]
 800c136:	3b04      	subs	r3, #4
 800c138:	429d      	cmp	r5, r3
 800c13a:	461a      	mov	r2, r3
 800c13c:	d32f      	bcc.n	800c19e <quorem+0xf4>
 800c13e:	613c      	str	r4, [r7, #16]
 800c140:	4638      	mov	r0, r7
 800c142:	f001 f97f 	bl	800d444 <__mcmp>
 800c146:	2800      	cmp	r0, #0
 800c148:	db25      	blt.n	800c196 <quorem+0xec>
 800c14a:	4629      	mov	r1, r5
 800c14c:	2000      	movs	r0, #0
 800c14e:	f858 2b04 	ldr.w	r2, [r8], #4
 800c152:	f8d1 c000 	ldr.w	ip, [r1]
 800c156:	fa1f fe82 	uxth.w	lr, r2
 800c15a:	fa1f f38c 	uxth.w	r3, ip
 800c15e:	eba3 030e 	sub.w	r3, r3, lr
 800c162:	4403      	add	r3, r0
 800c164:	0c12      	lsrs	r2, r2, #16
 800c166:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800c16a:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800c16e:	b29b      	uxth	r3, r3
 800c170:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c174:	45c1      	cmp	r9, r8
 800c176:	f841 3b04 	str.w	r3, [r1], #4
 800c17a:	ea4f 4022 	mov.w	r0, r2, asr #16
 800c17e:	d2e6      	bcs.n	800c14e <quorem+0xa4>
 800c180:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c184:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c188:	b922      	cbnz	r2, 800c194 <quorem+0xea>
 800c18a:	3b04      	subs	r3, #4
 800c18c:	429d      	cmp	r5, r3
 800c18e:	461a      	mov	r2, r3
 800c190:	d30b      	bcc.n	800c1aa <quorem+0x100>
 800c192:	613c      	str	r4, [r7, #16]
 800c194:	3601      	adds	r6, #1
 800c196:	4630      	mov	r0, r6
 800c198:	b003      	add	sp, #12
 800c19a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c19e:	6812      	ldr	r2, [r2, #0]
 800c1a0:	3b04      	subs	r3, #4
 800c1a2:	2a00      	cmp	r2, #0
 800c1a4:	d1cb      	bne.n	800c13e <quorem+0x94>
 800c1a6:	3c01      	subs	r4, #1
 800c1a8:	e7c6      	b.n	800c138 <quorem+0x8e>
 800c1aa:	6812      	ldr	r2, [r2, #0]
 800c1ac:	3b04      	subs	r3, #4
 800c1ae:	2a00      	cmp	r2, #0
 800c1b0:	d1ef      	bne.n	800c192 <quorem+0xe8>
 800c1b2:	3c01      	subs	r4, #1
 800c1b4:	e7ea      	b.n	800c18c <quorem+0xe2>
 800c1b6:	2000      	movs	r0, #0
 800c1b8:	e7ee      	b.n	800c198 <quorem+0xee>
 800c1ba:	0000      	movs	r0, r0
 800c1bc:	0000      	movs	r0, r0
	...

0800c1c0 <_dtoa_r>:
 800c1c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c1c4:	69c7      	ldr	r7, [r0, #28]
 800c1c6:	b097      	sub	sp, #92	@ 0x5c
 800c1c8:	ed8d 0b04 	vstr	d0, [sp, #16]
 800c1cc:	ec55 4b10 	vmov	r4, r5, d0
 800c1d0:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800c1d2:	9107      	str	r1, [sp, #28]
 800c1d4:	4681      	mov	r9, r0
 800c1d6:	920c      	str	r2, [sp, #48]	@ 0x30
 800c1d8:	9311      	str	r3, [sp, #68]	@ 0x44
 800c1da:	b97f      	cbnz	r7, 800c1fc <_dtoa_r+0x3c>
 800c1dc:	2010      	movs	r0, #16
 800c1de:	f000 fe09 	bl	800cdf4 <malloc>
 800c1e2:	4602      	mov	r2, r0
 800c1e4:	f8c9 001c 	str.w	r0, [r9, #28]
 800c1e8:	b920      	cbnz	r0, 800c1f4 <_dtoa_r+0x34>
 800c1ea:	4ba9      	ldr	r3, [pc, #676]	@ (800c490 <_dtoa_r+0x2d0>)
 800c1ec:	21ef      	movs	r1, #239	@ 0xef
 800c1ee:	48a9      	ldr	r0, [pc, #676]	@ (800c494 <_dtoa_r+0x2d4>)
 800c1f0:	f001 fc5e 	bl	800dab0 <__assert_func>
 800c1f4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800c1f8:	6007      	str	r7, [r0, #0]
 800c1fa:	60c7      	str	r7, [r0, #12]
 800c1fc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c200:	6819      	ldr	r1, [r3, #0]
 800c202:	b159      	cbz	r1, 800c21c <_dtoa_r+0x5c>
 800c204:	685a      	ldr	r2, [r3, #4]
 800c206:	604a      	str	r2, [r1, #4]
 800c208:	2301      	movs	r3, #1
 800c20a:	4093      	lsls	r3, r2
 800c20c:	608b      	str	r3, [r1, #8]
 800c20e:	4648      	mov	r0, r9
 800c210:	f000 fee6 	bl	800cfe0 <_Bfree>
 800c214:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c218:	2200      	movs	r2, #0
 800c21a:	601a      	str	r2, [r3, #0]
 800c21c:	1e2b      	subs	r3, r5, #0
 800c21e:	bfb9      	ittee	lt
 800c220:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800c224:	9305      	strlt	r3, [sp, #20]
 800c226:	2300      	movge	r3, #0
 800c228:	6033      	strge	r3, [r6, #0]
 800c22a:	9f05      	ldr	r7, [sp, #20]
 800c22c:	4b9a      	ldr	r3, [pc, #616]	@ (800c498 <_dtoa_r+0x2d8>)
 800c22e:	bfbc      	itt	lt
 800c230:	2201      	movlt	r2, #1
 800c232:	6032      	strlt	r2, [r6, #0]
 800c234:	43bb      	bics	r3, r7
 800c236:	d112      	bne.n	800c25e <_dtoa_r+0x9e>
 800c238:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800c23a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800c23e:	6013      	str	r3, [r2, #0]
 800c240:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800c244:	4323      	orrs	r3, r4
 800c246:	f000 855a 	beq.w	800ccfe <_dtoa_r+0xb3e>
 800c24a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c24c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800c4ac <_dtoa_r+0x2ec>
 800c250:	2b00      	cmp	r3, #0
 800c252:	f000 855c 	beq.w	800cd0e <_dtoa_r+0xb4e>
 800c256:	f10a 0303 	add.w	r3, sl, #3
 800c25a:	f000 bd56 	b.w	800cd0a <_dtoa_r+0xb4a>
 800c25e:	ed9d 7b04 	vldr	d7, [sp, #16]
 800c262:	2200      	movs	r2, #0
 800c264:	ec51 0b17 	vmov	r0, r1, d7
 800c268:	2300      	movs	r3, #0
 800c26a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800c26e:	f7f4 fc2b 	bl	8000ac8 <__aeabi_dcmpeq>
 800c272:	4680      	mov	r8, r0
 800c274:	b158      	cbz	r0, 800c28e <_dtoa_r+0xce>
 800c276:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800c278:	2301      	movs	r3, #1
 800c27a:	6013      	str	r3, [r2, #0]
 800c27c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c27e:	b113      	cbz	r3, 800c286 <_dtoa_r+0xc6>
 800c280:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800c282:	4b86      	ldr	r3, [pc, #536]	@ (800c49c <_dtoa_r+0x2dc>)
 800c284:	6013      	str	r3, [r2, #0]
 800c286:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800c4b0 <_dtoa_r+0x2f0>
 800c28a:	f000 bd40 	b.w	800cd0e <_dtoa_r+0xb4e>
 800c28e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800c292:	aa14      	add	r2, sp, #80	@ 0x50
 800c294:	a915      	add	r1, sp, #84	@ 0x54
 800c296:	4648      	mov	r0, r9
 800c298:	f001 f984 	bl	800d5a4 <__d2b>
 800c29c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800c2a0:	9002      	str	r0, [sp, #8]
 800c2a2:	2e00      	cmp	r6, #0
 800c2a4:	d078      	beq.n	800c398 <_dtoa_r+0x1d8>
 800c2a6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c2a8:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800c2ac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c2b0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c2b4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800c2b8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800c2bc:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800c2c0:	4619      	mov	r1, r3
 800c2c2:	2200      	movs	r2, #0
 800c2c4:	4b76      	ldr	r3, [pc, #472]	@ (800c4a0 <_dtoa_r+0x2e0>)
 800c2c6:	f7f3 ffdf 	bl	8000288 <__aeabi_dsub>
 800c2ca:	a36b      	add	r3, pc, #428	@ (adr r3, 800c478 <_dtoa_r+0x2b8>)
 800c2cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2d0:	f7f4 f992 	bl	80005f8 <__aeabi_dmul>
 800c2d4:	a36a      	add	r3, pc, #424	@ (adr r3, 800c480 <_dtoa_r+0x2c0>)
 800c2d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2da:	f7f3 ffd7 	bl	800028c <__adddf3>
 800c2de:	4604      	mov	r4, r0
 800c2e0:	4630      	mov	r0, r6
 800c2e2:	460d      	mov	r5, r1
 800c2e4:	f7f4 f91e 	bl	8000524 <__aeabi_i2d>
 800c2e8:	a367      	add	r3, pc, #412	@ (adr r3, 800c488 <_dtoa_r+0x2c8>)
 800c2ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2ee:	f7f4 f983 	bl	80005f8 <__aeabi_dmul>
 800c2f2:	4602      	mov	r2, r0
 800c2f4:	460b      	mov	r3, r1
 800c2f6:	4620      	mov	r0, r4
 800c2f8:	4629      	mov	r1, r5
 800c2fa:	f7f3 ffc7 	bl	800028c <__adddf3>
 800c2fe:	4604      	mov	r4, r0
 800c300:	460d      	mov	r5, r1
 800c302:	f7f4 fc29 	bl	8000b58 <__aeabi_d2iz>
 800c306:	2200      	movs	r2, #0
 800c308:	4607      	mov	r7, r0
 800c30a:	2300      	movs	r3, #0
 800c30c:	4620      	mov	r0, r4
 800c30e:	4629      	mov	r1, r5
 800c310:	f7f4 fbe4 	bl	8000adc <__aeabi_dcmplt>
 800c314:	b140      	cbz	r0, 800c328 <_dtoa_r+0x168>
 800c316:	4638      	mov	r0, r7
 800c318:	f7f4 f904 	bl	8000524 <__aeabi_i2d>
 800c31c:	4622      	mov	r2, r4
 800c31e:	462b      	mov	r3, r5
 800c320:	f7f4 fbd2 	bl	8000ac8 <__aeabi_dcmpeq>
 800c324:	b900      	cbnz	r0, 800c328 <_dtoa_r+0x168>
 800c326:	3f01      	subs	r7, #1
 800c328:	2f16      	cmp	r7, #22
 800c32a:	d852      	bhi.n	800c3d2 <_dtoa_r+0x212>
 800c32c:	4b5d      	ldr	r3, [pc, #372]	@ (800c4a4 <_dtoa_r+0x2e4>)
 800c32e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800c332:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c336:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c33a:	f7f4 fbcf 	bl	8000adc <__aeabi_dcmplt>
 800c33e:	2800      	cmp	r0, #0
 800c340:	d049      	beq.n	800c3d6 <_dtoa_r+0x216>
 800c342:	3f01      	subs	r7, #1
 800c344:	2300      	movs	r3, #0
 800c346:	9310      	str	r3, [sp, #64]	@ 0x40
 800c348:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800c34a:	1b9b      	subs	r3, r3, r6
 800c34c:	1e5a      	subs	r2, r3, #1
 800c34e:	bf45      	ittet	mi
 800c350:	f1c3 0301 	rsbmi	r3, r3, #1
 800c354:	9300      	strmi	r3, [sp, #0]
 800c356:	2300      	movpl	r3, #0
 800c358:	2300      	movmi	r3, #0
 800c35a:	9206      	str	r2, [sp, #24]
 800c35c:	bf54      	ite	pl
 800c35e:	9300      	strpl	r3, [sp, #0]
 800c360:	9306      	strmi	r3, [sp, #24]
 800c362:	2f00      	cmp	r7, #0
 800c364:	db39      	blt.n	800c3da <_dtoa_r+0x21a>
 800c366:	9b06      	ldr	r3, [sp, #24]
 800c368:	970d      	str	r7, [sp, #52]	@ 0x34
 800c36a:	443b      	add	r3, r7
 800c36c:	9306      	str	r3, [sp, #24]
 800c36e:	2300      	movs	r3, #0
 800c370:	9308      	str	r3, [sp, #32]
 800c372:	9b07      	ldr	r3, [sp, #28]
 800c374:	2b09      	cmp	r3, #9
 800c376:	d863      	bhi.n	800c440 <_dtoa_r+0x280>
 800c378:	2b05      	cmp	r3, #5
 800c37a:	bfc4      	itt	gt
 800c37c:	3b04      	subgt	r3, #4
 800c37e:	9307      	strgt	r3, [sp, #28]
 800c380:	9b07      	ldr	r3, [sp, #28]
 800c382:	f1a3 0302 	sub.w	r3, r3, #2
 800c386:	bfcc      	ite	gt
 800c388:	2400      	movgt	r4, #0
 800c38a:	2401      	movle	r4, #1
 800c38c:	2b03      	cmp	r3, #3
 800c38e:	d863      	bhi.n	800c458 <_dtoa_r+0x298>
 800c390:	e8df f003 	tbb	[pc, r3]
 800c394:	2b375452 	.word	0x2b375452
 800c398:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800c39c:	441e      	add	r6, r3
 800c39e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800c3a2:	2b20      	cmp	r3, #32
 800c3a4:	bfc1      	itttt	gt
 800c3a6:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800c3aa:	409f      	lslgt	r7, r3
 800c3ac:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800c3b0:	fa24 f303 	lsrgt.w	r3, r4, r3
 800c3b4:	bfd6      	itet	le
 800c3b6:	f1c3 0320 	rsble	r3, r3, #32
 800c3ba:	ea47 0003 	orrgt.w	r0, r7, r3
 800c3be:	fa04 f003 	lslle.w	r0, r4, r3
 800c3c2:	f7f4 f89f 	bl	8000504 <__aeabi_ui2d>
 800c3c6:	2201      	movs	r2, #1
 800c3c8:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800c3cc:	3e01      	subs	r6, #1
 800c3ce:	9212      	str	r2, [sp, #72]	@ 0x48
 800c3d0:	e776      	b.n	800c2c0 <_dtoa_r+0x100>
 800c3d2:	2301      	movs	r3, #1
 800c3d4:	e7b7      	b.n	800c346 <_dtoa_r+0x186>
 800c3d6:	9010      	str	r0, [sp, #64]	@ 0x40
 800c3d8:	e7b6      	b.n	800c348 <_dtoa_r+0x188>
 800c3da:	9b00      	ldr	r3, [sp, #0]
 800c3dc:	1bdb      	subs	r3, r3, r7
 800c3de:	9300      	str	r3, [sp, #0]
 800c3e0:	427b      	negs	r3, r7
 800c3e2:	9308      	str	r3, [sp, #32]
 800c3e4:	2300      	movs	r3, #0
 800c3e6:	930d      	str	r3, [sp, #52]	@ 0x34
 800c3e8:	e7c3      	b.n	800c372 <_dtoa_r+0x1b2>
 800c3ea:	2301      	movs	r3, #1
 800c3ec:	9309      	str	r3, [sp, #36]	@ 0x24
 800c3ee:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c3f0:	eb07 0b03 	add.w	fp, r7, r3
 800c3f4:	f10b 0301 	add.w	r3, fp, #1
 800c3f8:	2b01      	cmp	r3, #1
 800c3fa:	9303      	str	r3, [sp, #12]
 800c3fc:	bfb8      	it	lt
 800c3fe:	2301      	movlt	r3, #1
 800c400:	e006      	b.n	800c410 <_dtoa_r+0x250>
 800c402:	2301      	movs	r3, #1
 800c404:	9309      	str	r3, [sp, #36]	@ 0x24
 800c406:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c408:	2b00      	cmp	r3, #0
 800c40a:	dd28      	ble.n	800c45e <_dtoa_r+0x29e>
 800c40c:	469b      	mov	fp, r3
 800c40e:	9303      	str	r3, [sp, #12]
 800c410:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800c414:	2100      	movs	r1, #0
 800c416:	2204      	movs	r2, #4
 800c418:	f102 0514 	add.w	r5, r2, #20
 800c41c:	429d      	cmp	r5, r3
 800c41e:	d926      	bls.n	800c46e <_dtoa_r+0x2ae>
 800c420:	6041      	str	r1, [r0, #4]
 800c422:	4648      	mov	r0, r9
 800c424:	f000 fd9c 	bl	800cf60 <_Balloc>
 800c428:	4682      	mov	sl, r0
 800c42a:	2800      	cmp	r0, #0
 800c42c:	d142      	bne.n	800c4b4 <_dtoa_r+0x2f4>
 800c42e:	4b1e      	ldr	r3, [pc, #120]	@ (800c4a8 <_dtoa_r+0x2e8>)
 800c430:	4602      	mov	r2, r0
 800c432:	f240 11af 	movw	r1, #431	@ 0x1af
 800c436:	e6da      	b.n	800c1ee <_dtoa_r+0x2e>
 800c438:	2300      	movs	r3, #0
 800c43a:	e7e3      	b.n	800c404 <_dtoa_r+0x244>
 800c43c:	2300      	movs	r3, #0
 800c43e:	e7d5      	b.n	800c3ec <_dtoa_r+0x22c>
 800c440:	2401      	movs	r4, #1
 800c442:	2300      	movs	r3, #0
 800c444:	9307      	str	r3, [sp, #28]
 800c446:	9409      	str	r4, [sp, #36]	@ 0x24
 800c448:	f04f 3bff 	mov.w	fp, #4294967295
 800c44c:	2200      	movs	r2, #0
 800c44e:	f8cd b00c 	str.w	fp, [sp, #12]
 800c452:	2312      	movs	r3, #18
 800c454:	920c      	str	r2, [sp, #48]	@ 0x30
 800c456:	e7db      	b.n	800c410 <_dtoa_r+0x250>
 800c458:	2301      	movs	r3, #1
 800c45a:	9309      	str	r3, [sp, #36]	@ 0x24
 800c45c:	e7f4      	b.n	800c448 <_dtoa_r+0x288>
 800c45e:	f04f 0b01 	mov.w	fp, #1
 800c462:	f8cd b00c 	str.w	fp, [sp, #12]
 800c466:	465b      	mov	r3, fp
 800c468:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800c46c:	e7d0      	b.n	800c410 <_dtoa_r+0x250>
 800c46e:	3101      	adds	r1, #1
 800c470:	0052      	lsls	r2, r2, #1
 800c472:	e7d1      	b.n	800c418 <_dtoa_r+0x258>
 800c474:	f3af 8000 	nop.w
 800c478:	636f4361 	.word	0x636f4361
 800c47c:	3fd287a7 	.word	0x3fd287a7
 800c480:	8b60c8b3 	.word	0x8b60c8b3
 800c484:	3fc68a28 	.word	0x3fc68a28
 800c488:	509f79fb 	.word	0x509f79fb
 800c48c:	3fd34413 	.word	0x3fd34413
 800c490:	0800eb1d 	.word	0x0800eb1d
 800c494:	0800eb34 	.word	0x0800eb34
 800c498:	7ff00000 	.word	0x7ff00000
 800c49c:	0800eaed 	.word	0x0800eaed
 800c4a0:	3ff80000 	.word	0x3ff80000
 800c4a4:	0800ec88 	.word	0x0800ec88
 800c4a8:	0800eb8c 	.word	0x0800eb8c
 800c4ac:	0800eb19 	.word	0x0800eb19
 800c4b0:	0800eaec 	.word	0x0800eaec
 800c4b4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c4b8:	6018      	str	r0, [r3, #0]
 800c4ba:	9b03      	ldr	r3, [sp, #12]
 800c4bc:	2b0e      	cmp	r3, #14
 800c4be:	f200 80a1 	bhi.w	800c604 <_dtoa_r+0x444>
 800c4c2:	2c00      	cmp	r4, #0
 800c4c4:	f000 809e 	beq.w	800c604 <_dtoa_r+0x444>
 800c4c8:	2f00      	cmp	r7, #0
 800c4ca:	dd33      	ble.n	800c534 <_dtoa_r+0x374>
 800c4cc:	4b9c      	ldr	r3, [pc, #624]	@ (800c740 <_dtoa_r+0x580>)
 800c4ce:	f007 020f 	and.w	r2, r7, #15
 800c4d2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c4d6:	ed93 7b00 	vldr	d7, [r3]
 800c4da:	05f8      	lsls	r0, r7, #23
 800c4dc:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800c4e0:	ea4f 1427 	mov.w	r4, r7, asr #4
 800c4e4:	d516      	bpl.n	800c514 <_dtoa_r+0x354>
 800c4e6:	4b97      	ldr	r3, [pc, #604]	@ (800c744 <_dtoa_r+0x584>)
 800c4e8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c4ec:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800c4f0:	f7f4 f9ac 	bl	800084c <__aeabi_ddiv>
 800c4f4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c4f8:	f004 040f 	and.w	r4, r4, #15
 800c4fc:	2603      	movs	r6, #3
 800c4fe:	4d91      	ldr	r5, [pc, #580]	@ (800c744 <_dtoa_r+0x584>)
 800c500:	b954      	cbnz	r4, 800c518 <_dtoa_r+0x358>
 800c502:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c506:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c50a:	f7f4 f99f 	bl	800084c <__aeabi_ddiv>
 800c50e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c512:	e028      	b.n	800c566 <_dtoa_r+0x3a6>
 800c514:	2602      	movs	r6, #2
 800c516:	e7f2      	b.n	800c4fe <_dtoa_r+0x33e>
 800c518:	07e1      	lsls	r1, r4, #31
 800c51a:	d508      	bpl.n	800c52e <_dtoa_r+0x36e>
 800c51c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800c520:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c524:	f7f4 f868 	bl	80005f8 <__aeabi_dmul>
 800c528:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800c52c:	3601      	adds	r6, #1
 800c52e:	1064      	asrs	r4, r4, #1
 800c530:	3508      	adds	r5, #8
 800c532:	e7e5      	b.n	800c500 <_dtoa_r+0x340>
 800c534:	f000 80af 	beq.w	800c696 <_dtoa_r+0x4d6>
 800c538:	427c      	negs	r4, r7
 800c53a:	4b81      	ldr	r3, [pc, #516]	@ (800c740 <_dtoa_r+0x580>)
 800c53c:	4d81      	ldr	r5, [pc, #516]	@ (800c744 <_dtoa_r+0x584>)
 800c53e:	f004 020f 	and.w	r2, r4, #15
 800c542:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c546:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c54a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c54e:	f7f4 f853 	bl	80005f8 <__aeabi_dmul>
 800c552:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c556:	1124      	asrs	r4, r4, #4
 800c558:	2300      	movs	r3, #0
 800c55a:	2602      	movs	r6, #2
 800c55c:	2c00      	cmp	r4, #0
 800c55e:	f040 808f 	bne.w	800c680 <_dtoa_r+0x4c0>
 800c562:	2b00      	cmp	r3, #0
 800c564:	d1d3      	bne.n	800c50e <_dtoa_r+0x34e>
 800c566:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c568:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800c56c:	2b00      	cmp	r3, #0
 800c56e:	f000 8094 	beq.w	800c69a <_dtoa_r+0x4da>
 800c572:	4b75      	ldr	r3, [pc, #468]	@ (800c748 <_dtoa_r+0x588>)
 800c574:	2200      	movs	r2, #0
 800c576:	4620      	mov	r0, r4
 800c578:	4629      	mov	r1, r5
 800c57a:	f7f4 faaf 	bl	8000adc <__aeabi_dcmplt>
 800c57e:	2800      	cmp	r0, #0
 800c580:	f000 808b 	beq.w	800c69a <_dtoa_r+0x4da>
 800c584:	9b03      	ldr	r3, [sp, #12]
 800c586:	2b00      	cmp	r3, #0
 800c588:	f000 8087 	beq.w	800c69a <_dtoa_r+0x4da>
 800c58c:	f1bb 0f00 	cmp.w	fp, #0
 800c590:	dd34      	ble.n	800c5fc <_dtoa_r+0x43c>
 800c592:	4620      	mov	r0, r4
 800c594:	4b6d      	ldr	r3, [pc, #436]	@ (800c74c <_dtoa_r+0x58c>)
 800c596:	2200      	movs	r2, #0
 800c598:	4629      	mov	r1, r5
 800c59a:	f7f4 f82d 	bl	80005f8 <__aeabi_dmul>
 800c59e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c5a2:	f107 38ff 	add.w	r8, r7, #4294967295
 800c5a6:	3601      	adds	r6, #1
 800c5a8:	465c      	mov	r4, fp
 800c5aa:	4630      	mov	r0, r6
 800c5ac:	f7f3 ffba 	bl	8000524 <__aeabi_i2d>
 800c5b0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c5b4:	f7f4 f820 	bl	80005f8 <__aeabi_dmul>
 800c5b8:	4b65      	ldr	r3, [pc, #404]	@ (800c750 <_dtoa_r+0x590>)
 800c5ba:	2200      	movs	r2, #0
 800c5bc:	f7f3 fe66 	bl	800028c <__adddf3>
 800c5c0:	4605      	mov	r5, r0
 800c5c2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800c5c6:	2c00      	cmp	r4, #0
 800c5c8:	d16a      	bne.n	800c6a0 <_dtoa_r+0x4e0>
 800c5ca:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c5ce:	4b61      	ldr	r3, [pc, #388]	@ (800c754 <_dtoa_r+0x594>)
 800c5d0:	2200      	movs	r2, #0
 800c5d2:	f7f3 fe59 	bl	8000288 <__aeabi_dsub>
 800c5d6:	4602      	mov	r2, r0
 800c5d8:	460b      	mov	r3, r1
 800c5da:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c5de:	462a      	mov	r2, r5
 800c5e0:	4633      	mov	r3, r6
 800c5e2:	f7f4 fa99 	bl	8000b18 <__aeabi_dcmpgt>
 800c5e6:	2800      	cmp	r0, #0
 800c5e8:	f040 8298 	bne.w	800cb1c <_dtoa_r+0x95c>
 800c5ec:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c5f0:	462a      	mov	r2, r5
 800c5f2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800c5f6:	f7f4 fa71 	bl	8000adc <__aeabi_dcmplt>
 800c5fa:	bb38      	cbnz	r0, 800c64c <_dtoa_r+0x48c>
 800c5fc:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800c600:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800c604:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800c606:	2b00      	cmp	r3, #0
 800c608:	f2c0 8157 	blt.w	800c8ba <_dtoa_r+0x6fa>
 800c60c:	2f0e      	cmp	r7, #14
 800c60e:	f300 8154 	bgt.w	800c8ba <_dtoa_r+0x6fa>
 800c612:	4b4b      	ldr	r3, [pc, #300]	@ (800c740 <_dtoa_r+0x580>)
 800c614:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800c618:	ed93 7b00 	vldr	d7, [r3]
 800c61c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c61e:	2b00      	cmp	r3, #0
 800c620:	ed8d 7b00 	vstr	d7, [sp]
 800c624:	f280 80e5 	bge.w	800c7f2 <_dtoa_r+0x632>
 800c628:	9b03      	ldr	r3, [sp, #12]
 800c62a:	2b00      	cmp	r3, #0
 800c62c:	f300 80e1 	bgt.w	800c7f2 <_dtoa_r+0x632>
 800c630:	d10c      	bne.n	800c64c <_dtoa_r+0x48c>
 800c632:	4b48      	ldr	r3, [pc, #288]	@ (800c754 <_dtoa_r+0x594>)
 800c634:	2200      	movs	r2, #0
 800c636:	ec51 0b17 	vmov	r0, r1, d7
 800c63a:	f7f3 ffdd 	bl	80005f8 <__aeabi_dmul>
 800c63e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c642:	f7f4 fa5f 	bl	8000b04 <__aeabi_dcmpge>
 800c646:	2800      	cmp	r0, #0
 800c648:	f000 8266 	beq.w	800cb18 <_dtoa_r+0x958>
 800c64c:	2400      	movs	r4, #0
 800c64e:	4625      	mov	r5, r4
 800c650:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c652:	4656      	mov	r6, sl
 800c654:	ea6f 0803 	mvn.w	r8, r3
 800c658:	2700      	movs	r7, #0
 800c65a:	4621      	mov	r1, r4
 800c65c:	4648      	mov	r0, r9
 800c65e:	f000 fcbf 	bl	800cfe0 <_Bfree>
 800c662:	2d00      	cmp	r5, #0
 800c664:	f000 80bd 	beq.w	800c7e2 <_dtoa_r+0x622>
 800c668:	b12f      	cbz	r7, 800c676 <_dtoa_r+0x4b6>
 800c66a:	42af      	cmp	r7, r5
 800c66c:	d003      	beq.n	800c676 <_dtoa_r+0x4b6>
 800c66e:	4639      	mov	r1, r7
 800c670:	4648      	mov	r0, r9
 800c672:	f000 fcb5 	bl	800cfe0 <_Bfree>
 800c676:	4629      	mov	r1, r5
 800c678:	4648      	mov	r0, r9
 800c67a:	f000 fcb1 	bl	800cfe0 <_Bfree>
 800c67e:	e0b0      	b.n	800c7e2 <_dtoa_r+0x622>
 800c680:	07e2      	lsls	r2, r4, #31
 800c682:	d505      	bpl.n	800c690 <_dtoa_r+0x4d0>
 800c684:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c688:	f7f3 ffb6 	bl	80005f8 <__aeabi_dmul>
 800c68c:	3601      	adds	r6, #1
 800c68e:	2301      	movs	r3, #1
 800c690:	1064      	asrs	r4, r4, #1
 800c692:	3508      	adds	r5, #8
 800c694:	e762      	b.n	800c55c <_dtoa_r+0x39c>
 800c696:	2602      	movs	r6, #2
 800c698:	e765      	b.n	800c566 <_dtoa_r+0x3a6>
 800c69a:	9c03      	ldr	r4, [sp, #12]
 800c69c:	46b8      	mov	r8, r7
 800c69e:	e784      	b.n	800c5aa <_dtoa_r+0x3ea>
 800c6a0:	4b27      	ldr	r3, [pc, #156]	@ (800c740 <_dtoa_r+0x580>)
 800c6a2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c6a4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c6a8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800c6ac:	4454      	add	r4, sl
 800c6ae:	2900      	cmp	r1, #0
 800c6b0:	d054      	beq.n	800c75c <_dtoa_r+0x59c>
 800c6b2:	4929      	ldr	r1, [pc, #164]	@ (800c758 <_dtoa_r+0x598>)
 800c6b4:	2000      	movs	r0, #0
 800c6b6:	f7f4 f8c9 	bl	800084c <__aeabi_ddiv>
 800c6ba:	4633      	mov	r3, r6
 800c6bc:	462a      	mov	r2, r5
 800c6be:	f7f3 fde3 	bl	8000288 <__aeabi_dsub>
 800c6c2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800c6c6:	4656      	mov	r6, sl
 800c6c8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c6cc:	f7f4 fa44 	bl	8000b58 <__aeabi_d2iz>
 800c6d0:	4605      	mov	r5, r0
 800c6d2:	f7f3 ff27 	bl	8000524 <__aeabi_i2d>
 800c6d6:	4602      	mov	r2, r0
 800c6d8:	460b      	mov	r3, r1
 800c6da:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c6de:	f7f3 fdd3 	bl	8000288 <__aeabi_dsub>
 800c6e2:	3530      	adds	r5, #48	@ 0x30
 800c6e4:	4602      	mov	r2, r0
 800c6e6:	460b      	mov	r3, r1
 800c6e8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c6ec:	f806 5b01 	strb.w	r5, [r6], #1
 800c6f0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c6f4:	f7f4 f9f2 	bl	8000adc <__aeabi_dcmplt>
 800c6f8:	2800      	cmp	r0, #0
 800c6fa:	d172      	bne.n	800c7e2 <_dtoa_r+0x622>
 800c6fc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c700:	4911      	ldr	r1, [pc, #68]	@ (800c748 <_dtoa_r+0x588>)
 800c702:	2000      	movs	r0, #0
 800c704:	f7f3 fdc0 	bl	8000288 <__aeabi_dsub>
 800c708:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c70c:	f7f4 f9e6 	bl	8000adc <__aeabi_dcmplt>
 800c710:	2800      	cmp	r0, #0
 800c712:	f040 80b4 	bne.w	800c87e <_dtoa_r+0x6be>
 800c716:	42a6      	cmp	r6, r4
 800c718:	f43f af70 	beq.w	800c5fc <_dtoa_r+0x43c>
 800c71c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800c720:	4b0a      	ldr	r3, [pc, #40]	@ (800c74c <_dtoa_r+0x58c>)
 800c722:	2200      	movs	r2, #0
 800c724:	f7f3 ff68 	bl	80005f8 <__aeabi_dmul>
 800c728:	4b08      	ldr	r3, [pc, #32]	@ (800c74c <_dtoa_r+0x58c>)
 800c72a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800c72e:	2200      	movs	r2, #0
 800c730:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c734:	f7f3 ff60 	bl	80005f8 <__aeabi_dmul>
 800c738:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c73c:	e7c4      	b.n	800c6c8 <_dtoa_r+0x508>
 800c73e:	bf00      	nop
 800c740:	0800ec88 	.word	0x0800ec88
 800c744:	0800ec60 	.word	0x0800ec60
 800c748:	3ff00000 	.word	0x3ff00000
 800c74c:	40240000 	.word	0x40240000
 800c750:	401c0000 	.word	0x401c0000
 800c754:	40140000 	.word	0x40140000
 800c758:	3fe00000 	.word	0x3fe00000
 800c75c:	4631      	mov	r1, r6
 800c75e:	4628      	mov	r0, r5
 800c760:	f7f3 ff4a 	bl	80005f8 <__aeabi_dmul>
 800c764:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800c768:	9413      	str	r4, [sp, #76]	@ 0x4c
 800c76a:	4656      	mov	r6, sl
 800c76c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c770:	f7f4 f9f2 	bl	8000b58 <__aeabi_d2iz>
 800c774:	4605      	mov	r5, r0
 800c776:	f7f3 fed5 	bl	8000524 <__aeabi_i2d>
 800c77a:	4602      	mov	r2, r0
 800c77c:	460b      	mov	r3, r1
 800c77e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c782:	f7f3 fd81 	bl	8000288 <__aeabi_dsub>
 800c786:	3530      	adds	r5, #48	@ 0x30
 800c788:	f806 5b01 	strb.w	r5, [r6], #1
 800c78c:	4602      	mov	r2, r0
 800c78e:	460b      	mov	r3, r1
 800c790:	42a6      	cmp	r6, r4
 800c792:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c796:	f04f 0200 	mov.w	r2, #0
 800c79a:	d124      	bne.n	800c7e6 <_dtoa_r+0x626>
 800c79c:	4baf      	ldr	r3, [pc, #700]	@ (800ca5c <_dtoa_r+0x89c>)
 800c79e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800c7a2:	f7f3 fd73 	bl	800028c <__adddf3>
 800c7a6:	4602      	mov	r2, r0
 800c7a8:	460b      	mov	r3, r1
 800c7aa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c7ae:	f7f4 f9b3 	bl	8000b18 <__aeabi_dcmpgt>
 800c7b2:	2800      	cmp	r0, #0
 800c7b4:	d163      	bne.n	800c87e <_dtoa_r+0x6be>
 800c7b6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c7ba:	49a8      	ldr	r1, [pc, #672]	@ (800ca5c <_dtoa_r+0x89c>)
 800c7bc:	2000      	movs	r0, #0
 800c7be:	f7f3 fd63 	bl	8000288 <__aeabi_dsub>
 800c7c2:	4602      	mov	r2, r0
 800c7c4:	460b      	mov	r3, r1
 800c7c6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c7ca:	f7f4 f987 	bl	8000adc <__aeabi_dcmplt>
 800c7ce:	2800      	cmp	r0, #0
 800c7d0:	f43f af14 	beq.w	800c5fc <_dtoa_r+0x43c>
 800c7d4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800c7d6:	1e73      	subs	r3, r6, #1
 800c7d8:	9313      	str	r3, [sp, #76]	@ 0x4c
 800c7da:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800c7de:	2b30      	cmp	r3, #48	@ 0x30
 800c7e0:	d0f8      	beq.n	800c7d4 <_dtoa_r+0x614>
 800c7e2:	4647      	mov	r7, r8
 800c7e4:	e03b      	b.n	800c85e <_dtoa_r+0x69e>
 800c7e6:	4b9e      	ldr	r3, [pc, #632]	@ (800ca60 <_dtoa_r+0x8a0>)
 800c7e8:	f7f3 ff06 	bl	80005f8 <__aeabi_dmul>
 800c7ec:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c7f0:	e7bc      	b.n	800c76c <_dtoa_r+0x5ac>
 800c7f2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800c7f6:	4656      	mov	r6, sl
 800c7f8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c7fc:	4620      	mov	r0, r4
 800c7fe:	4629      	mov	r1, r5
 800c800:	f7f4 f824 	bl	800084c <__aeabi_ddiv>
 800c804:	f7f4 f9a8 	bl	8000b58 <__aeabi_d2iz>
 800c808:	4680      	mov	r8, r0
 800c80a:	f7f3 fe8b 	bl	8000524 <__aeabi_i2d>
 800c80e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c812:	f7f3 fef1 	bl	80005f8 <__aeabi_dmul>
 800c816:	4602      	mov	r2, r0
 800c818:	460b      	mov	r3, r1
 800c81a:	4620      	mov	r0, r4
 800c81c:	4629      	mov	r1, r5
 800c81e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800c822:	f7f3 fd31 	bl	8000288 <__aeabi_dsub>
 800c826:	f806 4b01 	strb.w	r4, [r6], #1
 800c82a:	9d03      	ldr	r5, [sp, #12]
 800c82c:	eba6 040a 	sub.w	r4, r6, sl
 800c830:	42a5      	cmp	r5, r4
 800c832:	4602      	mov	r2, r0
 800c834:	460b      	mov	r3, r1
 800c836:	d133      	bne.n	800c8a0 <_dtoa_r+0x6e0>
 800c838:	f7f3 fd28 	bl	800028c <__adddf3>
 800c83c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c840:	4604      	mov	r4, r0
 800c842:	460d      	mov	r5, r1
 800c844:	f7f4 f968 	bl	8000b18 <__aeabi_dcmpgt>
 800c848:	b9c0      	cbnz	r0, 800c87c <_dtoa_r+0x6bc>
 800c84a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c84e:	4620      	mov	r0, r4
 800c850:	4629      	mov	r1, r5
 800c852:	f7f4 f939 	bl	8000ac8 <__aeabi_dcmpeq>
 800c856:	b110      	cbz	r0, 800c85e <_dtoa_r+0x69e>
 800c858:	f018 0f01 	tst.w	r8, #1
 800c85c:	d10e      	bne.n	800c87c <_dtoa_r+0x6bc>
 800c85e:	9902      	ldr	r1, [sp, #8]
 800c860:	4648      	mov	r0, r9
 800c862:	f000 fbbd 	bl	800cfe0 <_Bfree>
 800c866:	2300      	movs	r3, #0
 800c868:	7033      	strb	r3, [r6, #0]
 800c86a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800c86c:	3701      	adds	r7, #1
 800c86e:	601f      	str	r7, [r3, #0]
 800c870:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c872:	2b00      	cmp	r3, #0
 800c874:	f000 824b 	beq.w	800cd0e <_dtoa_r+0xb4e>
 800c878:	601e      	str	r6, [r3, #0]
 800c87a:	e248      	b.n	800cd0e <_dtoa_r+0xb4e>
 800c87c:	46b8      	mov	r8, r7
 800c87e:	4633      	mov	r3, r6
 800c880:	461e      	mov	r6, r3
 800c882:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c886:	2a39      	cmp	r2, #57	@ 0x39
 800c888:	d106      	bne.n	800c898 <_dtoa_r+0x6d8>
 800c88a:	459a      	cmp	sl, r3
 800c88c:	d1f8      	bne.n	800c880 <_dtoa_r+0x6c0>
 800c88e:	2230      	movs	r2, #48	@ 0x30
 800c890:	f108 0801 	add.w	r8, r8, #1
 800c894:	f88a 2000 	strb.w	r2, [sl]
 800c898:	781a      	ldrb	r2, [r3, #0]
 800c89a:	3201      	adds	r2, #1
 800c89c:	701a      	strb	r2, [r3, #0]
 800c89e:	e7a0      	b.n	800c7e2 <_dtoa_r+0x622>
 800c8a0:	4b6f      	ldr	r3, [pc, #444]	@ (800ca60 <_dtoa_r+0x8a0>)
 800c8a2:	2200      	movs	r2, #0
 800c8a4:	f7f3 fea8 	bl	80005f8 <__aeabi_dmul>
 800c8a8:	2200      	movs	r2, #0
 800c8aa:	2300      	movs	r3, #0
 800c8ac:	4604      	mov	r4, r0
 800c8ae:	460d      	mov	r5, r1
 800c8b0:	f7f4 f90a 	bl	8000ac8 <__aeabi_dcmpeq>
 800c8b4:	2800      	cmp	r0, #0
 800c8b6:	d09f      	beq.n	800c7f8 <_dtoa_r+0x638>
 800c8b8:	e7d1      	b.n	800c85e <_dtoa_r+0x69e>
 800c8ba:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c8bc:	2a00      	cmp	r2, #0
 800c8be:	f000 80ea 	beq.w	800ca96 <_dtoa_r+0x8d6>
 800c8c2:	9a07      	ldr	r2, [sp, #28]
 800c8c4:	2a01      	cmp	r2, #1
 800c8c6:	f300 80cd 	bgt.w	800ca64 <_dtoa_r+0x8a4>
 800c8ca:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800c8cc:	2a00      	cmp	r2, #0
 800c8ce:	f000 80c1 	beq.w	800ca54 <_dtoa_r+0x894>
 800c8d2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800c8d6:	9c08      	ldr	r4, [sp, #32]
 800c8d8:	9e00      	ldr	r6, [sp, #0]
 800c8da:	9a00      	ldr	r2, [sp, #0]
 800c8dc:	441a      	add	r2, r3
 800c8de:	9200      	str	r2, [sp, #0]
 800c8e0:	9a06      	ldr	r2, [sp, #24]
 800c8e2:	2101      	movs	r1, #1
 800c8e4:	441a      	add	r2, r3
 800c8e6:	4648      	mov	r0, r9
 800c8e8:	9206      	str	r2, [sp, #24]
 800c8ea:	f000 fc2d 	bl	800d148 <__i2b>
 800c8ee:	4605      	mov	r5, r0
 800c8f0:	b166      	cbz	r6, 800c90c <_dtoa_r+0x74c>
 800c8f2:	9b06      	ldr	r3, [sp, #24]
 800c8f4:	2b00      	cmp	r3, #0
 800c8f6:	dd09      	ble.n	800c90c <_dtoa_r+0x74c>
 800c8f8:	42b3      	cmp	r3, r6
 800c8fa:	9a00      	ldr	r2, [sp, #0]
 800c8fc:	bfa8      	it	ge
 800c8fe:	4633      	movge	r3, r6
 800c900:	1ad2      	subs	r2, r2, r3
 800c902:	9200      	str	r2, [sp, #0]
 800c904:	9a06      	ldr	r2, [sp, #24]
 800c906:	1af6      	subs	r6, r6, r3
 800c908:	1ad3      	subs	r3, r2, r3
 800c90a:	9306      	str	r3, [sp, #24]
 800c90c:	9b08      	ldr	r3, [sp, #32]
 800c90e:	b30b      	cbz	r3, 800c954 <_dtoa_r+0x794>
 800c910:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c912:	2b00      	cmp	r3, #0
 800c914:	f000 80c6 	beq.w	800caa4 <_dtoa_r+0x8e4>
 800c918:	2c00      	cmp	r4, #0
 800c91a:	f000 80c0 	beq.w	800ca9e <_dtoa_r+0x8de>
 800c91e:	4629      	mov	r1, r5
 800c920:	4622      	mov	r2, r4
 800c922:	4648      	mov	r0, r9
 800c924:	f000 fcc8 	bl	800d2b8 <__pow5mult>
 800c928:	9a02      	ldr	r2, [sp, #8]
 800c92a:	4601      	mov	r1, r0
 800c92c:	4605      	mov	r5, r0
 800c92e:	4648      	mov	r0, r9
 800c930:	f000 fc20 	bl	800d174 <__multiply>
 800c934:	9902      	ldr	r1, [sp, #8]
 800c936:	4680      	mov	r8, r0
 800c938:	4648      	mov	r0, r9
 800c93a:	f000 fb51 	bl	800cfe0 <_Bfree>
 800c93e:	9b08      	ldr	r3, [sp, #32]
 800c940:	1b1b      	subs	r3, r3, r4
 800c942:	9308      	str	r3, [sp, #32]
 800c944:	f000 80b1 	beq.w	800caaa <_dtoa_r+0x8ea>
 800c948:	9a08      	ldr	r2, [sp, #32]
 800c94a:	4641      	mov	r1, r8
 800c94c:	4648      	mov	r0, r9
 800c94e:	f000 fcb3 	bl	800d2b8 <__pow5mult>
 800c952:	9002      	str	r0, [sp, #8]
 800c954:	2101      	movs	r1, #1
 800c956:	4648      	mov	r0, r9
 800c958:	f000 fbf6 	bl	800d148 <__i2b>
 800c95c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c95e:	4604      	mov	r4, r0
 800c960:	2b00      	cmp	r3, #0
 800c962:	f000 81d8 	beq.w	800cd16 <_dtoa_r+0xb56>
 800c966:	461a      	mov	r2, r3
 800c968:	4601      	mov	r1, r0
 800c96a:	4648      	mov	r0, r9
 800c96c:	f000 fca4 	bl	800d2b8 <__pow5mult>
 800c970:	9b07      	ldr	r3, [sp, #28]
 800c972:	2b01      	cmp	r3, #1
 800c974:	4604      	mov	r4, r0
 800c976:	f300 809f 	bgt.w	800cab8 <_dtoa_r+0x8f8>
 800c97a:	9b04      	ldr	r3, [sp, #16]
 800c97c:	2b00      	cmp	r3, #0
 800c97e:	f040 8097 	bne.w	800cab0 <_dtoa_r+0x8f0>
 800c982:	9b05      	ldr	r3, [sp, #20]
 800c984:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c988:	2b00      	cmp	r3, #0
 800c98a:	f040 8093 	bne.w	800cab4 <_dtoa_r+0x8f4>
 800c98e:	9b05      	ldr	r3, [sp, #20]
 800c990:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800c994:	0d1b      	lsrs	r3, r3, #20
 800c996:	051b      	lsls	r3, r3, #20
 800c998:	b133      	cbz	r3, 800c9a8 <_dtoa_r+0x7e8>
 800c99a:	9b00      	ldr	r3, [sp, #0]
 800c99c:	3301      	adds	r3, #1
 800c99e:	9300      	str	r3, [sp, #0]
 800c9a0:	9b06      	ldr	r3, [sp, #24]
 800c9a2:	3301      	adds	r3, #1
 800c9a4:	9306      	str	r3, [sp, #24]
 800c9a6:	2301      	movs	r3, #1
 800c9a8:	9308      	str	r3, [sp, #32]
 800c9aa:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c9ac:	2b00      	cmp	r3, #0
 800c9ae:	f000 81b8 	beq.w	800cd22 <_dtoa_r+0xb62>
 800c9b2:	6923      	ldr	r3, [r4, #16]
 800c9b4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800c9b8:	6918      	ldr	r0, [r3, #16]
 800c9ba:	f000 fb79 	bl	800d0b0 <__hi0bits>
 800c9be:	f1c0 0020 	rsb	r0, r0, #32
 800c9c2:	9b06      	ldr	r3, [sp, #24]
 800c9c4:	4418      	add	r0, r3
 800c9c6:	f010 001f 	ands.w	r0, r0, #31
 800c9ca:	f000 8082 	beq.w	800cad2 <_dtoa_r+0x912>
 800c9ce:	f1c0 0320 	rsb	r3, r0, #32
 800c9d2:	2b04      	cmp	r3, #4
 800c9d4:	dd73      	ble.n	800cabe <_dtoa_r+0x8fe>
 800c9d6:	9b00      	ldr	r3, [sp, #0]
 800c9d8:	f1c0 001c 	rsb	r0, r0, #28
 800c9dc:	4403      	add	r3, r0
 800c9de:	9300      	str	r3, [sp, #0]
 800c9e0:	9b06      	ldr	r3, [sp, #24]
 800c9e2:	4403      	add	r3, r0
 800c9e4:	4406      	add	r6, r0
 800c9e6:	9306      	str	r3, [sp, #24]
 800c9e8:	9b00      	ldr	r3, [sp, #0]
 800c9ea:	2b00      	cmp	r3, #0
 800c9ec:	dd05      	ble.n	800c9fa <_dtoa_r+0x83a>
 800c9ee:	9902      	ldr	r1, [sp, #8]
 800c9f0:	461a      	mov	r2, r3
 800c9f2:	4648      	mov	r0, r9
 800c9f4:	f000 fcba 	bl	800d36c <__lshift>
 800c9f8:	9002      	str	r0, [sp, #8]
 800c9fa:	9b06      	ldr	r3, [sp, #24]
 800c9fc:	2b00      	cmp	r3, #0
 800c9fe:	dd05      	ble.n	800ca0c <_dtoa_r+0x84c>
 800ca00:	4621      	mov	r1, r4
 800ca02:	461a      	mov	r2, r3
 800ca04:	4648      	mov	r0, r9
 800ca06:	f000 fcb1 	bl	800d36c <__lshift>
 800ca0a:	4604      	mov	r4, r0
 800ca0c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800ca0e:	2b00      	cmp	r3, #0
 800ca10:	d061      	beq.n	800cad6 <_dtoa_r+0x916>
 800ca12:	9802      	ldr	r0, [sp, #8]
 800ca14:	4621      	mov	r1, r4
 800ca16:	f000 fd15 	bl	800d444 <__mcmp>
 800ca1a:	2800      	cmp	r0, #0
 800ca1c:	da5b      	bge.n	800cad6 <_dtoa_r+0x916>
 800ca1e:	2300      	movs	r3, #0
 800ca20:	9902      	ldr	r1, [sp, #8]
 800ca22:	220a      	movs	r2, #10
 800ca24:	4648      	mov	r0, r9
 800ca26:	f000 fafd 	bl	800d024 <__multadd>
 800ca2a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ca2c:	9002      	str	r0, [sp, #8]
 800ca2e:	f107 38ff 	add.w	r8, r7, #4294967295
 800ca32:	2b00      	cmp	r3, #0
 800ca34:	f000 8177 	beq.w	800cd26 <_dtoa_r+0xb66>
 800ca38:	4629      	mov	r1, r5
 800ca3a:	2300      	movs	r3, #0
 800ca3c:	220a      	movs	r2, #10
 800ca3e:	4648      	mov	r0, r9
 800ca40:	f000 faf0 	bl	800d024 <__multadd>
 800ca44:	f1bb 0f00 	cmp.w	fp, #0
 800ca48:	4605      	mov	r5, r0
 800ca4a:	dc6f      	bgt.n	800cb2c <_dtoa_r+0x96c>
 800ca4c:	9b07      	ldr	r3, [sp, #28]
 800ca4e:	2b02      	cmp	r3, #2
 800ca50:	dc49      	bgt.n	800cae6 <_dtoa_r+0x926>
 800ca52:	e06b      	b.n	800cb2c <_dtoa_r+0x96c>
 800ca54:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800ca56:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800ca5a:	e73c      	b.n	800c8d6 <_dtoa_r+0x716>
 800ca5c:	3fe00000 	.word	0x3fe00000
 800ca60:	40240000 	.word	0x40240000
 800ca64:	9b03      	ldr	r3, [sp, #12]
 800ca66:	1e5c      	subs	r4, r3, #1
 800ca68:	9b08      	ldr	r3, [sp, #32]
 800ca6a:	42a3      	cmp	r3, r4
 800ca6c:	db09      	blt.n	800ca82 <_dtoa_r+0x8c2>
 800ca6e:	1b1c      	subs	r4, r3, r4
 800ca70:	9b03      	ldr	r3, [sp, #12]
 800ca72:	2b00      	cmp	r3, #0
 800ca74:	f6bf af30 	bge.w	800c8d8 <_dtoa_r+0x718>
 800ca78:	9b00      	ldr	r3, [sp, #0]
 800ca7a:	9a03      	ldr	r2, [sp, #12]
 800ca7c:	1a9e      	subs	r6, r3, r2
 800ca7e:	2300      	movs	r3, #0
 800ca80:	e72b      	b.n	800c8da <_dtoa_r+0x71a>
 800ca82:	9b08      	ldr	r3, [sp, #32]
 800ca84:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800ca86:	9408      	str	r4, [sp, #32]
 800ca88:	1ae3      	subs	r3, r4, r3
 800ca8a:	441a      	add	r2, r3
 800ca8c:	9e00      	ldr	r6, [sp, #0]
 800ca8e:	9b03      	ldr	r3, [sp, #12]
 800ca90:	920d      	str	r2, [sp, #52]	@ 0x34
 800ca92:	2400      	movs	r4, #0
 800ca94:	e721      	b.n	800c8da <_dtoa_r+0x71a>
 800ca96:	9c08      	ldr	r4, [sp, #32]
 800ca98:	9e00      	ldr	r6, [sp, #0]
 800ca9a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800ca9c:	e728      	b.n	800c8f0 <_dtoa_r+0x730>
 800ca9e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800caa2:	e751      	b.n	800c948 <_dtoa_r+0x788>
 800caa4:	9a08      	ldr	r2, [sp, #32]
 800caa6:	9902      	ldr	r1, [sp, #8]
 800caa8:	e750      	b.n	800c94c <_dtoa_r+0x78c>
 800caaa:	f8cd 8008 	str.w	r8, [sp, #8]
 800caae:	e751      	b.n	800c954 <_dtoa_r+0x794>
 800cab0:	2300      	movs	r3, #0
 800cab2:	e779      	b.n	800c9a8 <_dtoa_r+0x7e8>
 800cab4:	9b04      	ldr	r3, [sp, #16]
 800cab6:	e777      	b.n	800c9a8 <_dtoa_r+0x7e8>
 800cab8:	2300      	movs	r3, #0
 800caba:	9308      	str	r3, [sp, #32]
 800cabc:	e779      	b.n	800c9b2 <_dtoa_r+0x7f2>
 800cabe:	d093      	beq.n	800c9e8 <_dtoa_r+0x828>
 800cac0:	9a00      	ldr	r2, [sp, #0]
 800cac2:	331c      	adds	r3, #28
 800cac4:	441a      	add	r2, r3
 800cac6:	9200      	str	r2, [sp, #0]
 800cac8:	9a06      	ldr	r2, [sp, #24]
 800caca:	441a      	add	r2, r3
 800cacc:	441e      	add	r6, r3
 800cace:	9206      	str	r2, [sp, #24]
 800cad0:	e78a      	b.n	800c9e8 <_dtoa_r+0x828>
 800cad2:	4603      	mov	r3, r0
 800cad4:	e7f4      	b.n	800cac0 <_dtoa_r+0x900>
 800cad6:	9b03      	ldr	r3, [sp, #12]
 800cad8:	2b00      	cmp	r3, #0
 800cada:	46b8      	mov	r8, r7
 800cadc:	dc20      	bgt.n	800cb20 <_dtoa_r+0x960>
 800cade:	469b      	mov	fp, r3
 800cae0:	9b07      	ldr	r3, [sp, #28]
 800cae2:	2b02      	cmp	r3, #2
 800cae4:	dd1e      	ble.n	800cb24 <_dtoa_r+0x964>
 800cae6:	f1bb 0f00 	cmp.w	fp, #0
 800caea:	f47f adb1 	bne.w	800c650 <_dtoa_r+0x490>
 800caee:	4621      	mov	r1, r4
 800caf0:	465b      	mov	r3, fp
 800caf2:	2205      	movs	r2, #5
 800caf4:	4648      	mov	r0, r9
 800caf6:	f000 fa95 	bl	800d024 <__multadd>
 800cafa:	4601      	mov	r1, r0
 800cafc:	4604      	mov	r4, r0
 800cafe:	9802      	ldr	r0, [sp, #8]
 800cb00:	f000 fca0 	bl	800d444 <__mcmp>
 800cb04:	2800      	cmp	r0, #0
 800cb06:	f77f ada3 	ble.w	800c650 <_dtoa_r+0x490>
 800cb0a:	4656      	mov	r6, sl
 800cb0c:	2331      	movs	r3, #49	@ 0x31
 800cb0e:	f806 3b01 	strb.w	r3, [r6], #1
 800cb12:	f108 0801 	add.w	r8, r8, #1
 800cb16:	e59f      	b.n	800c658 <_dtoa_r+0x498>
 800cb18:	9c03      	ldr	r4, [sp, #12]
 800cb1a:	46b8      	mov	r8, r7
 800cb1c:	4625      	mov	r5, r4
 800cb1e:	e7f4      	b.n	800cb0a <_dtoa_r+0x94a>
 800cb20:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800cb24:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cb26:	2b00      	cmp	r3, #0
 800cb28:	f000 8101 	beq.w	800cd2e <_dtoa_r+0xb6e>
 800cb2c:	2e00      	cmp	r6, #0
 800cb2e:	dd05      	ble.n	800cb3c <_dtoa_r+0x97c>
 800cb30:	4629      	mov	r1, r5
 800cb32:	4632      	mov	r2, r6
 800cb34:	4648      	mov	r0, r9
 800cb36:	f000 fc19 	bl	800d36c <__lshift>
 800cb3a:	4605      	mov	r5, r0
 800cb3c:	9b08      	ldr	r3, [sp, #32]
 800cb3e:	2b00      	cmp	r3, #0
 800cb40:	d05c      	beq.n	800cbfc <_dtoa_r+0xa3c>
 800cb42:	6869      	ldr	r1, [r5, #4]
 800cb44:	4648      	mov	r0, r9
 800cb46:	f000 fa0b 	bl	800cf60 <_Balloc>
 800cb4a:	4606      	mov	r6, r0
 800cb4c:	b928      	cbnz	r0, 800cb5a <_dtoa_r+0x99a>
 800cb4e:	4b82      	ldr	r3, [pc, #520]	@ (800cd58 <_dtoa_r+0xb98>)
 800cb50:	4602      	mov	r2, r0
 800cb52:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800cb56:	f7ff bb4a 	b.w	800c1ee <_dtoa_r+0x2e>
 800cb5a:	692a      	ldr	r2, [r5, #16]
 800cb5c:	3202      	adds	r2, #2
 800cb5e:	0092      	lsls	r2, r2, #2
 800cb60:	f105 010c 	add.w	r1, r5, #12
 800cb64:	300c      	adds	r0, #12
 800cb66:	f7ff fa92 	bl	800c08e <memcpy>
 800cb6a:	2201      	movs	r2, #1
 800cb6c:	4631      	mov	r1, r6
 800cb6e:	4648      	mov	r0, r9
 800cb70:	f000 fbfc 	bl	800d36c <__lshift>
 800cb74:	f10a 0301 	add.w	r3, sl, #1
 800cb78:	9300      	str	r3, [sp, #0]
 800cb7a:	eb0a 030b 	add.w	r3, sl, fp
 800cb7e:	9308      	str	r3, [sp, #32]
 800cb80:	9b04      	ldr	r3, [sp, #16]
 800cb82:	f003 0301 	and.w	r3, r3, #1
 800cb86:	462f      	mov	r7, r5
 800cb88:	9306      	str	r3, [sp, #24]
 800cb8a:	4605      	mov	r5, r0
 800cb8c:	9b00      	ldr	r3, [sp, #0]
 800cb8e:	9802      	ldr	r0, [sp, #8]
 800cb90:	4621      	mov	r1, r4
 800cb92:	f103 3bff 	add.w	fp, r3, #4294967295
 800cb96:	f7ff fa88 	bl	800c0aa <quorem>
 800cb9a:	4603      	mov	r3, r0
 800cb9c:	3330      	adds	r3, #48	@ 0x30
 800cb9e:	9003      	str	r0, [sp, #12]
 800cba0:	4639      	mov	r1, r7
 800cba2:	9802      	ldr	r0, [sp, #8]
 800cba4:	9309      	str	r3, [sp, #36]	@ 0x24
 800cba6:	f000 fc4d 	bl	800d444 <__mcmp>
 800cbaa:	462a      	mov	r2, r5
 800cbac:	9004      	str	r0, [sp, #16]
 800cbae:	4621      	mov	r1, r4
 800cbb0:	4648      	mov	r0, r9
 800cbb2:	f000 fc63 	bl	800d47c <__mdiff>
 800cbb6:	68c2      	ldr	r2, [r0, #12]
 800cbb8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cbba:	4606      	mov	r6, r0
 800cbbc:	bb02      	cbnz	r2, 800cc00 <_dtoa_r+0xa40>
 800cbbe:	4601      	mov	r1, r0
 800cbc0:	9802      	ldr	r0, [sp, #8]
 800cbc2:	f000 fc3f 	bl	800d444 <__mcmp>
 800cbc6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cbc8:	4602      	mov	r2, r0
 800cbca:	4631      	mov	r1, r6
 800cbcc:	4648      	mov	r0, r9
 800cbce:	920c      	str	r2, [sp, #48]	@ 0x30
 800cbd0:	9309      	str	r3, [sp, #36]	@ 0x24
 800cbd2:	f000 fa05 	bl	800cfe0 <_Bfree>
 800cbd6:	9b07      	ldr	r3, [sp, #28]
 800cbd8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800cbda:	9e00      	ldr	r6, [sp, #0]
 800cbdc:	ea42 0103 	orr.w	r1, r2, r3
 800cbe0:	9b06      	ldr	r3, [sp, #24]
 800cbe2:	4319      	orrs	r1, r3
 800cbe4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cbe6:	d10d      	bne.n	800cc04 <_dtoa_r+0xa44>
 800cbe8:	2b39      	cmp	r3, #57	@ 0x39
 800cbea:	d027      	beq.n	800cc3c <_dtoa_r+0xa7c>
 800cbec:	9a04      	ldr	r2, [sp, #16]
 800cbee:	2a00      	cmp	r2, #0
 800cbf0:	dd01      	ble.n	800cbf6 <_dtoa_r+0xa36>
 800cbf2:	9b03      	ldr	r3, [sp, #12]
 800cbf4:	3331      	adds	r3, #49	@ 0x31
 800cbf6:	f88b 3000 	strb.w	r3, [fp]
 800cbfa:	e52e      	b.n	800c65a <_dtoa_r+0x49a>
 800cbfc:	4628      	mov	r0, r5
 800cbfe:	e7b9      	b.n	800cb74 <_dtoa_r+0x9b4>
 800cc00:	2201      	movs	r2, #1
 800cc02:	e7e2      	b.n	800cbca <_dtoa_r+0xa0a>
 800cc04:	9904      	ldr	r1, [sp, #16]
 800cc06:	2900      	cmp	r1, #0
 800cc08:	db04      	blt.n	800cc14 <_dtoa_r+0xa54>
 800cc0a:	9807      	ldr	r0, [sp, #28]
 800cc0c:	4301      	orrs	r1, r0
 800cc0e:	9806      	ldr	r0, [sp, #24]
 800cc10:	4301      	orrs	r1, r0
 800cc12:	d120      	bne.n	800cc56 <_dtoa_r+0xa96>
 800cc14:	2a00      	cmp	r2, #0
 800cc16:	ddee      	ble.n	800cbf6 <_dtoa_r+0xa36>
 800cc18:	9902      	ldr	r1, [sp, #8]
 800cc1a:	9300      	str	r3, [sp, #0]
 800cc1c:	2201      	movs	r2, #1
 800cc1e:	4648      	mov	r0, r9
 800cc20:	f000 fba4 	bl	800d36c <__lshift>
 800cc24:	4621      	mov	r1, r4
 800cc26:	9002      	str	r0, [sp, #8]
 800cc28:	f000 fc0c 	bl	800d444 <__mcmp>
 800cc2c:	2800      	cmp	r0, #0
 800cc2e:	9b00      	ldr	r3, [sp, #0]
 800cc30:	dc02      	bgt.n	800cc38 <_dtoa_r+0xa78>
 800cc32:	d1e0      	bne.n	800cbf6 <_dtoa_r+0xa36>
 800cc34:	07da      	lsls	r2, r3, #31
 800cc36:	d5de      	bpl.n	800cbf6 <_dtoa_r+0xa36>
 800cc38:	2b39      	cmp	r3, #57	@ 0x39
 800cc3a:	d1da      	bne.n	800cbf2 <_dtoa_r+0xa32>
 800cc3c:	2339      	movs	r3, #57	@ 0x39
 800cc3e:	f88b 3000 	strb.w	r3, [fp]
 800cc42:	4633      	mov	r3, r6
 800cc44:	461e      	mov	r6, r3
 800cc46:	3b01      	subs	r3, #1
 800cc48:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800cc4c:	2a39      	cmp	r2, #57	@ 0x39
 800cc4e:	d04e      	beq.n	800ccee <_dtoa_r+0xb2e>
 800cc50:	3201      	adds	r2, #1
 800cc52:	701a      	strb	r2, [r3, #0]
 800cc54:	e501      	b.n	800c65a <_dtoa_r+0x49a>
 800cc56:	2a00      	cmp	r2, #0
 800cc58:	dd03      	ble.n	800cc62 <_dtoa_r+0xaa2>
 800cc5a:	2b39      	cmp	r3, #57	@ 0x39
 800cc5c:	d0ee      	beq.n	800cc3c <_dtoa_r+0xa7c>
 800cc5e:	3301      	adds	r3, #1
 800cc60:	e7c9      	b.n	800cbf6 <_dtoa_r+0xa36>
 800cc62:	9a00      	ldr	r2, [sp, #0]
 800cc64:	9908      	ldr	r1, [sp, #32]
 800cc66:	f802 3c01 	strb.w	r3, [r2, #-1]
 800cc6a:	428a      	cmp	r2, r1
 800cc6c:	d028      	beq.n	800ccc0 <_dtoa_r+0xb00>
 800cc6e:	9902      	ldr	r1, [sp, #8]
 800cc70:	2300      	movs	r3, #0
 800cc72:	220a      	movs	r2, #10
 800cc74:	4648      	mov	r0, r9
 800cc76:	f000 f9d5 	bl	800d024 <__multadd>
 800cc7a:	42af      	cmp	r7, r5
 800cc7c:	9002      	str	r0, [sp, #8]
 800cc7e:	f04f 0300 	mov.w	r3, #0
 800cc82:	f04f 020a 	mov.w	r2, #10
 800cc86:	4639      	mov	r1, r7
 800cc88:	4648      	mov	r0, r9
 800cc8a:	d107      	bne.n	800cc9c <_dtoa_r+0xadc>
 800cc8c:	f000 f9ca 	bl	800d024 <__multadd>
 800cc90:	4607      	mov	r7, r0
 800cc92:	4605      	mov	r5, r0
 800cc94:	9b00      	ldr	r3, [sp, #0]
 800cc96:	3301      	adds	r3, #1
 800cc98:	9300      	str	r3, [sp, #0]
 800cc9a:	e777      	b.n	800cb8c <_dtoa_r+0x9cc>
 800cc9c:	f000 f9c2 	bl	800d024 <__multadd>
 800cca0:	4629      	mov	r1, r5
 800cca2:	4607      	mov	r7, r0
 800cca4:	2300      	movs	r3, #0
 800cca6:	220a      	movs	r2, #10
 800cca8:	4648      	mov	r0, r9
 800ccaa:	f000 f9bb 	bl	800d024 <__multadd>
 800ccae:	4605      	mov	r5, r0
 800ccb0:	e7f0      	b.n	800cc94 <_dtoa_r+0xad4>
 800ccb2:	f1bb 0f00 	cmp.w	fp, #0
 800ccb6:	bfcc      	ite	gt
 800ccb8:	465e      	movgt	r6, fp
 800ccba:	2601      	movle	r6, #1
 800ccbc:	4456      	add	r6, sl
 800ccbe:	2700      	movs	r7, #0
 800ccc0:	9902      	ldr	r1, [sp, #8]
 800ccc2:	9300      	str	r3, [sp, #0]
 800ccc4:	2201      	movs	r2, #1
 800ccc6:	4648      	mov	r0, r9
 800ccc8:	f000 fb50 	bl	800d36c <__lshift>
 800cccc:	4621      	mov	r1, r4
 800ccce:	9002      	str	r0, [sp, #8]
 800ccd0:	f000 fbb8 	bl	800d444 <__mcmp>
 800ccd4:	2800      	cmp	r0, #0
 800ccd6:	dcb4      	bgt.n	800cc42 <_dtoa_r+0xa82>
 800ccd8:	d102      	bne.n	800cce0 <_dtoa_r+0xb20>
 800ccda:	9b00      	ldr	r3, [sp, #0]
 800ccdc:	07db      	lsls	r3, r3, #31
 800ccde:	d4b0      	bmi.n	800cc42 <_dtoa_r+0xa82>
 800cce0:	4633      	mov	r3, r6
 800cce2:	461e      	mov	r6, r3
 800cce4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800cce8:	2a30      	cmp	r2, #48	@ 0x30
 800ccea:	d0fa      	beq.n	800cce2 <_dtoa_r+0xb22>
 800ccec:	e4b5      	b.n	800c65a <_dtoa_r+0x49a>
 800ccee:	459a      	cmp	sl, r3
 800ccf0:	d1a8      	bne.n	800cc44 <_dtoa_r+0xa84>
 800ccf2:	2331      	movs	r3, #49	@ 0x31
 800ccf4:	f108 0801 	add.w	r8, r8, #1
 800ccf8:	f88a 3000 	strb.w	r3, [sl]
 800ccfc:	e4ad      	b.n	800c65a <_dtoa_r+0x49a>
 800ccfe:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800cd00:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800cd5c <_dtoa_r+0xb9c>
 800cd04:	b11b      	cbz	r3, 800cd0e <_dtoa_r+0xb4e>
 800cd06:	f10a 0308 	add.w	r3, sl, #8
 800cd0a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800cd0c:	6013      	str	r3, [r2, #0]
 800cd0e:	4650      	mov	r0, sl
 800cd10:	b017      	add	sp, #92	@ 0x5c
 800cd12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cd16:	9b07      	ldr	r3, [sp, #28]
 800cd18:	2b01      	cmp	r3, #1
 800cd1a:	f77f ae2e 	ble.w	800c97a <_dtoa_r+0x7ba>
 800cd1e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800cd20:	9308      	str	r3, [sp, #32]
 800cd22:	2001      	movs	r0, #1
 800cd24:	e64d      	b.n	800c9c2 <_dtoa_r+0x802>
 800cd26:	f1bb 0f00 	cmp.w	fp, #0
 800cd2a:	f77f aed9 	ble.w	800cae0 <_dtoa_r+0x920>
 800cd2e:	4656      	mov	r6, sl
 800cd30:	9802      	ldr	r0, [sp, #8]
 800cd32:	4621      	mov	r1, r4
 800cd34:	f7ff f9b9 	bl	800c0aa <quorem>
 800cd38:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800cd3c:	f806 3b01 	strb.w	r3, [r6], #1
 800cd40:	eba6 020a 	sub.w	r2, r6, sl
 800cd44:	4593      	cmp	fp, r2
 800cd46:	ddb4      	ble.n	800ccb2 <_dtoa_r+0xaf2>
 800cd48:	9902      	ldr	r1, [sp, #8]
 800cd4a:	2300      	movs	r3, #0
 800cd4c:	220a      	movs	r2, #10
 800cd4e:	4648      	mov	r0, r9
 800cd50:	f000 f968 	bl	800d024 <__multadd>
 800cd54:	9002      	str	r0, [sp, #8]
 800cd56:	e7eb      	b.n	800cd30 <_dtoa_r+0xb70>
 800cd58:	0800eb8c 	.word	0x0800eb8c
 800cd5c:	0800eb10 	.word	0x0800eb10

0800cd60 <_free_r>:
 800cd60:	b538      	push	{r3, r4, r5, lr}
 800cd62:	4605      	mov	r5, r0
 800cd64:	2900      	cmp	r1, #0
 800cd66:	d041      	beq.n	800cdec <_free_r+0x8c>
 800cd68:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cd6c:	1f0c      	subs	r4, r1, #4
 800cd6e:	2b00      	cmp	r3, #0
 800cd70:	bfb8      	it	lt
 800cd72:	18e4      	addlt	r4, r4, r3
 800cd74:	f000 f8e8 	bl	800cf48 <__malloc_lock>
 800cd78:	4a1d      	ldr	r2, [pc, #116]	@ (800cdf0 <_free_r+0x90>)
 800cd7a:	6813      	ldr	r3, [r2, #0]
 800cd7c:	b933      	cbnz	r3, 800cd8c <_free_r+0x2c>
 800cd7e:	6063      	str	r3, [r4, #4]
 800cd80:	6014      	str	r4, [r2, #0]
 800cd82:	4628      	mov	r0, r5
 800cd84:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cd88:	f000 b8e4 	b.w	800cf54 <__malloc_unlock>
 800cd8c:	42a3      	cmp	r3, r4
 800cd8e:	d908      	bls.n	800cda2 <_free_r+0x42>
 800cd90:	6820      	ldr	r0, [r4, #0]
 800cd92:	1821      	adds	r1, r4, r0
 800cd94:	428b      	cmp	r3, r1
 800cd96:	bf01      	itttt	eq
 800cd98:	6819      	ldreq	r1, [r3, #0]
 800cd9a:	685b      	ldreq	r3, [r3, #4]
 800cd9c:	1809      	addeq	r1, r1, r0
 800cd9e:	6021      	streq	r1, [r4, #0]
 800cda0:	e7ed      	b.n	800cd7e <_free_r+0x1e>
 800cda2:	461a      	mov	r2, r3
 800cda4:	685b      	ldr	r3, [r3, #4]
 800cda6:	b10b      	cbz	r3, 800cdac <_free_r+0x4c>
 800cda8:	42a3      	cmp	r3, r4
 800cdaa:	d9fa      	bls.n	800cda2 <_free_r+0x42>
 800cdac:	6811      	ldr	r1, [r2, #0]
 800cdae:	1850      	adds	r0, r2, r1
 800cdb0:	42a0      	cmp	r0, r4
 800cdb2:	d10b      	bne.n	800cdcc <_free_r+0x6c>
 800cdb4:	6820      	ldr	r0, [r4, #0]
 800cdb6:	4401      	add	r1, r0
 800cdb8:	1850      	adds	r0, r2, r1
 800cdba:	4283      	cmp	r3, r0
 800cdbc:	6011      	str	r1, [r2, #0]
 800cdbe:	d1e0      	bne.n	800cd82 <_free_r+0x22>
 800cdc0:	6818      	ldr	r0, [r3, #0]
 800cdc2:	685b      	ldr	r3, [r3, #4]
 800cdc4:	6053      	str	r3, [r2, #4]
 800cdc6:	4408      	add	r0, r1
 800cdc8:	6010      	str	r0, [r2, #0]
 800cdca:	e7da      	b.n	800cd82 <_free_r+0x22>
 800cdcc:	d902      	bls.n	800cdd4 <_free_r+0x74>
 800cdce:	230c      	movs	r3, #12
 800cdd0:	602b      	str	r3, [r5, #0]
 800cdd2:	e7d6      	b.n	800cd82 <_free_r+0x22>
 800cdd4:	6820      	ldr	r0, [r4, #0]
 800cdd6:	1821      	adds	r1, r4, r0
 800cdd8:	428b      	cmp	r3, r1
 800cdda:	bf04      	itt	eq
 800cddc:	6819      	ldreq	r1, [r3, #0]
 800cdde:	685b      	ldreq	r3, [r3, #4]
 800cde0:	6063      	str	r3, [r4, #4]
 800cde2:	bf04      	itt	eq
 800cde4:	1809      	addeq	r1, r1, r0
 800cde6:	6021      	streq	r1, [r4, #0]
 800cde8:	6054      	str	r4, [r2, #4]
 800cdea:	e7ca      	b.n	800cd82 <_free_r+0x22>
 800cdec:	bd38      	pop	{r3, r4, r5, pc}
 800cdee:	bf00      	nop
 800cdf0:	20003e88 	.word	0x20003e88

0800cdf4 <malloc>:
 800cdf4:	4b02      	ldr	r3, [pc, #8]	@ (800ce00 <malloc+0xc>)
 800cdf6:	4601      	mov	r1, r0
 800cdf8:	6818      	ldr	r0, [r3, #0]
 800cdfa:	f000 b825 	b.w	800ce48 <_malloc_r>
 800cdfe:	bf00      	nop
 800ce00:	2000001c 	.word	0x2000001c

0800ce04 <sbrk_aligned>:
 800ce04:	b570      	push	{r4, r5, r6, lr}
 800ce06:	4e0f      	ldr	r6, [pc, #60]	@ (800ce44 <sbrk_aligned+0x40>)
 800ce08:	460c      	mov	r4, r1
 800ce0a:	6831      	ldr	r1, [r6, #0]
 800ce0c:	4605      	mov	r5, r0
 800ce0e:	b911      	cbnz	r1, 800ce16 <sbrk_aligned+0x12>
 800ce10:	f000 fe3e 	bl	800da90 <_sbrk_r>
 800ce14:	6030      	str	r0, [r6, #0]
 800ce16:	4621      	mov	r1, r4
 800ce18:	4628      	mov	r0, r5
 800ce1a:	f000 fe39 	bl	800da90 <_sbrk_r>
 800ce1e:	1c43      	adds	r3, r0, #1
 800ce20:	d103      	bne.n	800ce2a <sbrk_aligned+0x26>
 800ce22:	f04f 34ff 	mov.w	r4, #4294967295
 800ce26:	4620      	mov	r0, r4
 800ce28:	bd70      	pop	{r4, r5, r6, pc}
 800ce2a:	1cc4      	adds	r4, r0, #3
 800ce2c:	f024 0403 	bic.w	r4, r4, #3
 800ce30:	42a0      	cmp	r0, r4
 800ce32:	d0f8      	beq.n	800ce26 <sbrk_aligned+0x22>
 800ce34:	1a21      	subs	r1, r4, r0
 800ce36:	4628      	mov	r0, r5
 800ce38:	f000 fe2a 	bl	800da90 <_sbrk_r>
 800ce3c:	3001      	adds	r0, #1
 800ce3e:	d1f2      	bne.n	800ce26 <sbrk_aligned+0x22>
 800ce40:	e7ef      	b.n	800ce22 <sbrk_aligned+0x1e>
 800ce42:	bf00      	nop
 800ce44:	20003e84 	.word	0x20003e84

0800ce48 <_malloc_r>:
 800ce48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ce4c:	1ccd      	adds	r5, r1, #3
 800ce4e:	f025 0503 	bic.w	r5, r5, #3
 800ce52:	3508      	adds	r5, #8
 800ce54:	2d0c      	cmp	r5, #12
 800ce56:	bf38      	it	cc
 800ce58:	250c      	movcc	r5, #12
 800ce5a:	2d00      	cmp	r5, #0
 800ce5c:	4606      	mov	r6, r0
 800ce5e:	db01      	blt.n	800ce64 <_malloc_r+0x1c>
 800ce60:	42a9      	cmp	r1, r5
 800ce62:	d904      	bls.n	800ce6e <_malloc_r+0x26>
 800ce64:	230c      	movs	r3, #12
 800ce66:	6033      	str	r3, [r6, #0]
 800ce68:	2000      	movs	r0, #0
 800ce6a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ce6e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800cf44 <_malloc_r+0xfc>
 800ce72:	f000 f869 	bl	800cf48 <__malloc_lock>
 800ce76:	f8d8 3000 	ldr.w	r3, [r8]
 800ce7a:	461c      	mov	r4, r3
 800ce7c:	bb44      	cbnz	r4, 800ced0 <_malloc_r+0x88>
 800ce7e:	4629      	mov	r1, r5
 800ce80:	4630      	mov	r0, r6
 800ce82:	f7ff ffbf 	bl	800ce04 <sbrk_aligned>
 800ce86:	1c43      	adds	r3, r0, #1
 800ce88:	4604      	mov	r4, r0
 800ce8a:	d158      	bne.n	800cf3e <_malloc_r+0xf6>
 800ce8c:	f8d8 4000 	ldr.w	r4, [r8]
 800ce90:	4627      	mov	r7, r4
 800ce92:	2f00      	cmp	r7, #0
 800ce94:	d143      	bne.n	800cf1e <_malloc_r+0xd6>
 800ce96:	2c00      	cmp	r4, #0
 800ce98:	d04b      	beq.n	800cf32 <_malloc_r+0xea>
 800ce9a:	6823      	ldr	r3, [r4, #0]
 800ce9c:	4639      	mov	r1, r7
 800ce9e:	4630      	mov	r0, r6
 800cea0:	eb04 0903 	add.w	r9, r4, r3
 800cea4:	f000 fdf4 	bl	800da90 <_sbrk_r>
 800cea8:	4581      	cmp	r9, r0
 800ceaa:	d142      	bne.n	800cf32 <_malloc_r+0xea>
 800ceac:	6821      	ldr	r1, [r4, #0]
 800ceae:	1a6d      	subs	r5, r5, r1
 800ceb0:	4629      	mov	r1, r5
 800ceb2:	4630      	mov	r0, r6
 800ceb4:	f7ff ffa6 	bl	800ce04 <sbrk_aligned>
 800ceb8:	3001      	adds	r0, #1
 800ceba:	d03a      	beq.n	800cf32 <_malloc_r+0xea>
 800cebc:	6823      	ldr	r3, [r4, #0]
 800cebe:	442b      	add	r3, r5
 800cec0:	6023      	str	r3, [r4, #0]
 800cec2:	f8d8 3000 	ldr.w	r3, [r8]
 800cec6:	685a      	ldr	r2, [r3, #4]
 800cec8:	bb62      	cbnz	r2, 800cf24 <_malloc_r+0xdc>
 800ceca:	f8c8 7000 	str.w	r7, [r8]
 800cece:	e00f      	b.n	800cef0 <_malloc_r+0xa8>
 800ced0:	6822      	ldr	r2, [r4, #0]
 800ced2:	1b52      	subs	r2, r2, r5
 800ced4:	d420      	bmi.n	800cf18 <_malloc_r+0xd0>
 800ced6:	2a0b      	cmp	r2, #11
 800ced8:	d917      	bls.n	800cf0a <_malloc_r+0xc2>
 800ceda:	1961      	adds	r1, r4, r5
 800cedc:	42a3      	cmp	r3, r4
 800cede:	6025      	str	r5, [r4, #0]
 800cee0:	bf18      	it	ne
 800cee2:	6059      	strne	r1, [r3, #4]
 800cee4:	6863      	ldr	r3, [r4, #4]
 800cee6:	bf08      	it	eq
 800cee8:	f8c8 1000 	streq.w	r1, [r8]
 800ceec:	5162      	str	r2, [r4, r5]
 800ceee:	604b      	str	r3, [r1, #4]
 800cef0:	4630      	mov	r0, r6
 800cef2:	f000 f82f 	bl	800cf54 <__malloc_unlock>
 800cef6:	f104 000b 	add.w	r0, r4, #11
 800cefa:	1d23      	adds	r3, r4, #4
 800cefc:	f020 0007 	bic.w	r0, r0, #7
 800cf00:	1ac2      	subs	r2, r0, r3
 800cf02:	bf1c      	itt	ne
 800cf04:	1a1b      	subne	r3, r3, r0
 800cf06:	50a3      	strne	r3, [r4, r2]
 800cf08:	e7af      	b.n	800ce6a <_malloc_r+0x22>
 800cf0a:	6862      	ldr	r2, [r4, #4]
 800cf0c:	42a3      	cmp	r3, r4
 800cf0e:	bf0c      	ite	eq
 800cf10:	f8c8 2000 	streq.w	r2, [r8]
 800cf14:	605a      	strne	r2, [r3, #4]
 800cf16:	e7eb      	b.n	800cef0 <_malloc_r+0xa8>
 800cf18:	4623      	mov	r3, r4
 800cf1a:	6864      	ldr	r4, [r4, #4]
 800cf1c:	e7ae      	b.n	800ce7c <_malloc_r+0x34>
 800cf1e:	463c      	mov	r4, r7
 800cf20:	687f      	ldr	r7, [r7, #4]
 800cf22:	e7b6      	b.n	800ce92 <_malloc_r+0x4a>
 800cf24:	461a      	mov	r2, r3
 800cf26:	685b      	ldr	r3, [r3, #4]
 800cf28:	42a3      	cmp	r3, r4
 800cf2a:	d1fb      	bne.n	800cf24 <_malloc_r+0xdc>
 800cf2c:	2300      	movs	r3, #0
 800cf2e:	6053      	str	r3, [r2, #4]
 800cf30:	e7de      	b.n	800cef0 <_malloc_r+0xa8>
 800cf32:	230c      	movs	r3, #12
 800cf34:	6033      	str	r3, [r6, #0]
 800cf36:	4630      	mov	r0, r6
 800cf38:	f000 f80c 	bl	800cf54 <__malloc_unlock>
 800cf3c:	e794      	b.n	800ce68 <_malloc_r+0x20>
 800cf3e:	6005      	str	r5, [r0, #0]
 800cf40:	e7d6      	b.n	800cef0 <_malloc_r+0xa8>
 800cf42:	bf00      	nop
 800cf44:	20003e88 	.word	0x20003e88

0800cf48 <__malloc_lock>:
 800cf48:	4801      	ldr	r0, [pc, #4]	@ (800cf50 <__malloc_lock+0x8>)
 800cf4a:	f7ff b89e 	b.w	800c08a <__retarget_lock_acquire_recursive>
 800cf4e:	bf00      	nop
 800cf50:	20003e80 	.word	0x20003e80

0800cf54 <__malloc_unlock>:
 800cf54:	4801      	ldr	r0, [pc, #4]	@ (800cf5c <__malloc_unlock+0x8>)
 800cf56:	f7ff b899 	b.w	800c08c <__retarget_lock_release_recursive>
 800cf5a:	bf00      	nop
 800cf5c:	20003e80 	.word	0x20003e80

0800cf60 <_Balloc>:
 800cf60:	b570      	push	{r4, r5, r6, lr}
 800cf62:	69c6      	ldr	r6, [r0, #28]
 800cf64:	4604      	mov	r4, r0
 800cf66:	460d      	mov	r5, r1
 800cf68:	b976      	cbnz	r6, 800cf88 <_Balloc+0x28>
 800cf6a:	2010      	movs	r0, #16
 800cf6c:	f7ff ff42 	bl	800cdf4 <malloc>
 800cf70:	4602      	mov	r2, r0
 800cf72:	61e0      	str	r0, [r4, #28]
 800cf74:	b920      	cbnz	r0, 800cf80 <_Balloc+0x20>
 800cf76:	4b18      	ldr	r3, [pc, #96]	@ (800cfd8 <_Balloc+0x78>)
 800cf78:	4818      	ldr	r0, [pc, #96]	@ (800cfdc <_Balloc+0x7c>)
 800cf7a:	216b      	movs	r1, #107	@ 0x6b
 800cf7c:	f000 fd98 	bl	800dab0 <__assert_func>
 800cf80:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800cf84:	6006      	str	r6, [r0, #0]
 800cf86:	60c6      	str	r6, [r0, #12]
 800cf88:	69e6      	ldr	r6, [r4, #28]
 800cf8a:	68f3      	ldr	r3, [r6, #12]
 800cf8c:	b183      	cbz	r3, 800cfb0 <_Balloc+0x50>
 800cf8e:	69e3      	ldr	r3, [r4, #28]
 800cf90:	68db      	ldr	r3, [r3, #12]
 800cf92:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800cf96:	b9b8      	cbnz	r0, 800cfc8 <_Balloc+0x68>
 800cf98:	2101      	movs	r1, #1
 800cf9a:	fa01 f605 	lsl.w	r6, r1, r5
 800cf9e:	1d72      	adds	r2, r6, #5
 800cfa0:	0092      	lsls	r2, r2, #2
 800cfa2:	4620      	mov	r0, r4
 800cfa4:	f000 fda2 	bl	800daec <_calloc_r>
 800cfa8:	b160      	cbz	r0, 800cfc4 <_Balloc+0x64>
 800cfaa:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800cfae:	e00e      	b.n	800cfce <_Balloc+0x6e>
 800cfb0:	2221      	movs	r2, #33	@ 0x21
 800cfb2:	2104      	movs	r1, #4
 800cfb4:	4620      	mov	r0, r4
 800cfb6:	f000 fd99 	bl	800daec <_calloc_r>
 800cfba:	69e3      	ldr	r3, [r4, #28]
 800cfbc:	60f0      	str	r0, [r6, #12]
 800cfbe:	68db      	ldr	r3, [r3, #12]
 800cfc0:	2b00      	cmp	r3, #0
 800cfc2:	d1e4      	bne.n	800cf8e <_Balloc+0x2e>
 800cfc4:	2000      	movs	r0, #0
 800cfc6:	bd70      	pop	{r4, r5, r6, pc}
 800cfc8:	6802      	ldr	r2, [r0, #0]
 800cfca:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800cfce:	2300      	movs	r3, #0
 800cfd0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800cfd4:	e7f7      	b.n	800cfc6 <_Balloc+0x66>
 800cfd6:	bf00      	nop
 800cfd8:	0800eb1d 	.word	0x0800eb1d
 800cfdc:	0800eb9d 	.word	0x0800eb9d

0800cfe0 <_Bfree>:
 800cfe0:	b570      	push	{r4, r5, r6, lr}
 800cfe2:	69c6      	ldr	r6, [r0, #28]
 800cfe4:	4605      	mov	r5, r0
 800cfe6:	460c      	mov	r4, r1
 800cfe8:	b976      	cbnz	r6, 800d008 <_Bfree+0x28>
 800cfea:	2010      	movs	r0, #16
 800cfec:	f7ff ff02 	bl	800cdf4 <malloc>
 800cff0:	4602      	mov	r2, r0
 800cff2:	61e8      	str	r0, [r5, #28]
 800cff4:	b920      	cbnz	r0, 800d000 <_Bfree+0x20>
 800cff6:	4b09      	ldr	r3, [pc, #36]	@ (800d01c <_Bfree+0x3c>)
 800cff8:	4809      	ldr	r0, [pc, #36]	@ (800d020 <_Bfree+0x40>)
 800cffa:	218f      	movs	r1, #143	@ 0x8f
 800cffc:	f000 fd58 	bl	800dab0 <__assert_func>
 800d000:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d004:	6006      	str	r6, [r0, #0]
 800d006:	60c6      	str	r6, [r0, #12]
 800d008:	b13c      	cbz	r4, 800d01a <_Bfree+0x3a>
 800d00a:	69eb      	ldr	r3, [r5, #28]
 800d00c:	6862      	ldr	r2, [r4, #4]
 800d00e:	68db      	ldr	r3, [r3, #12]
 800d010:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d014:	6021      	str	r1, [r4, #0]
 800d016:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800d01a:	bd70      	pop	{r4, r5, r6, pc}
 800d01c:	0800eb1d 	.word	0x0800eb1d
 800d020:	0800eb9d 	.word	0x0800eb9d

0800d024 <__multadd>:
 800d024:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d028:	690d      	ldr	r5, [r1, #16]
 800d02a:	4607      	mov	r7, r0
 800d02c:	460c      	mov	r4, r1
 800d02e:	461e      	mov	r6, r3
 800d030:	f101 0c14 	add.w	ip, r1, #20
 800d034:	2000      	movs	r0, #0
 800d036:	f8dc 3000 	ldr.w	r3, [ip]
 800d03a:	b299      	uxth	r1, r3
 800d03c:	fb02 6101 	mla	r1, r2, r1, r6
 800d040:	0c1e      	lsrs	r6, r3, #16
 800d042:	0c0b      	lsrs	r3, r1, #16
 800d044:	fb02 3306 	mla	r3, r2, r6, r3
 800d048:	b289      	uxth	r1, r1
 800d04a:	3001      	adds	r0, #1
 800d04c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800d050:	4285      	cmp	r5, r0
 800d052:	f84c 1b04 	str.w	r1, [ip], #4
 800d056:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800d05a:	dcec      	bgt.n	800d036 <__multadd+0x12>
 800d05c:	b30e      	cbz	r6, 800d0a2 <__multadd+0x7e>
 800d05e:	68a3      	ldr	r3, [r4, #8]
 800d060:	42ab      	cmp	r3, r5
 800d062:	dc19      	bgt.n	800d098 <__multadd+0x74>
 800d064:	6861      	ldr	r1, [r4, #4]
 800d066:	4638      	mov	r0, r7
 800d068:	3101      	adds	r1, #1
 800d06a:	f7ff ff79 	bl	800cf60 <_Balloc>
 800d06e:	4680      	mov	r8, r0
 800d070:	b928      	cbnz	r0, 800d07e <__multadd+0x5a>
 800d072:	4602      	mov	r2, r0
 800d074:	4b0c      	ldr	r3, [pc, #48]	@ (800d0a8 <__multadd+0x84>)
 800d076:	480d      	ldr	r0, [pc, #52]	@ (800d0ac <__multadd+0x88>)
 800d078:	21ba      	movs	r1, #186	@ 0xba
 800d07a:	f000 fd19 	bl	800dab0 <__assert_func>
 800d07e:	6922      	ldr	r2, [r4, #16]
 800d080:	3202      	adds	r2, #2
 800d082:	f104 010c 	add.w	r1, r4, #12
 800d086:	0092      	lsls	r2, r2, #2
 800d088:	300c      	adds	r0, #12
 800d08a:	f7ff f800 	bl	800c08e <memcpy>
 800d08e:	4621      	mov	r1, r4
 800d090:	4638      	mov	r0, r7
 800d092:	f7ff ffa5 	bl	800cfe0 <_Bfree>
 800d096:	4644      	mov	r4, r8
 800d098:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800d09c:	3501      	adds	r5, #1
 800d09e:	615e      	str	r6, [r3, #20]
 800d0a0:	6125      	str	r5, [r4, #16]
 800d0a2:	4620      	mov	r0, r4
 800d0a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d0a8:	0800eb8c 	.word	0x0800eb8c
 800d0ac:	0800eb9d 	.word	0x0800eb9d

0800d0b0 <__hi0bits>:
 800d0b0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800d0b4:	4603      	mov	r3, r0
 800d0b6:	bf36      	itet	cc
 800d0b8:	0403      	lslcc	r3, r0, #16
 800d0ba:	2000      	movcs	r0, #0
 800d0bc:	2010      	movcc	r0, #16
 800d0be:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800d0c2:	bf3c      	itt	cc
 800d0c4:	021b      	lslcc	r3, r3, #8
 800d0c6:	3008      	addcc	r0, #8
 800d0c8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d0cc:	bf3c      	itt	cc
 800d0ce:	011b      	lslcc	r3, r3, #4
 800d0d0:	3004      	addcc	r0, #4
 800d0d2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d0d6:	bf3c      	itt	cc
 800d0d8:	009b      	lslcc	r3, r3, #2
 800d0da:	3002      	addcc	r0, #2
 800d0dc:	2b00      	cmp	r3, #0
 800d0de:	db05      	blt.n	800d0ec <__hi0bits+0x3c>
 800d0e0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800d0e4:	f100 0001 	add.w	r0, r0, #1
 800d0e8:	bf08      	it	eq
 800d0ea:	2020      	moveq	r0, #32
 800d0ec:	4770      	bx	lr

0800d0ee <__lo0bits>:
 800d0ee:	6803      	ldr	r3, [r0, #0]
 800d0f0:	4602      	mov	r2, r0
 800d0f2:	f013 0007 	ands.w	r0, r3, #7
 800d0f6:	d00b      	beq.n	800d110 <__lo0bits+0x22>
 800d0f8:	07d9      	lsls	r1, r3, #31
 800d0fa:	d421      	bmi.n	800d140 <__lo0bits+0x52>
 800d0fc:	0798      	lsls	r0, r3, #30
 800d0fe:	bf49      	itett	mi
 800d100:	085b      	lsrmi	r3, r3, #1
 800d102:	089b      	lsrpl	r3, r3, #2
 800d104:	2001      	movmi	r0, #1
 800d106:	6013      	strmi	r3, [r2, #0]
 800d108:	bf5c      	itt	pl
 800d10a:	6013      	strpl	r3, [r2, #0]
 800d10c:	2002      	movpl	r0, #2
 800d10e:	4770      	bx	lr
 800d110:	b299      	uxth	r1, r3
 800d112:	b909      	cbnz	r1, 800d118 <__lo0bits+0x2a>
 800d114:	0c1b      	lsrs	r3, r3, #16
 800d116:	2010      	movs	r0, #16
 800d118:	b2d9      	uxtb	r1, r3
 800d11a:	b909      	cbnz	r1, 800d120 <__lo0bits+0x32>
 800d11c:	3008      	adds	r0, #8
 800d11e:	0a1b      	lsrs	r3, r3, #8
 800d120:	0719      	lsls	r1, r3, #28
 800d122:	bf04      	itt	eq
 800d124:	091b      	lsreq	r3, r3, #4
 800d126:	3004      	addeq	r0, #4
 800d128:	0799      	lsls	r1, r3, #30
 800d12a:	bf04      	itt	eq
 800d12c:	089b      	lsreq	r3, r3, #2
 800d12e:	3002      	addeq	r0, #2
 800d130:	07d9      	lsls	r1, r3, #31
 800d132:	d403      	bmi.n	800d13c <__lo0bits+0x4e>
 800d134:	085b      	lsrs	r3, r3, #1
 800d136:	f100 0001 	add.w	r0, r0, #1
 800d13a:	d003      	beq.n	800d144 <__lo0bits+0x56>
 800d13c:	6013      	str	r3, [r2, #0]
 800d13e:	4770      	bx	lr
 800d140:	2000      	movs	r0, #0
 800d142:	4770      	bx	lr
 800d144:	2020      	movs	r0, #32
 800d146:	4770      	bx	lr

0800d148 <__i2b>:
 800d148:	b510      	push	{r4, lr}
 800d14a:	460c      	mov	r4, r1
 800d14c:	2101      	movs	r1, #1
 800d14e:	f7ff ff07 	bl	800cf60 <_Balloc>
 800d152:	4602      	mov	r2, r0
 800d154:	b928      	cbnz	r0, 800d162 <__i2b+0x1a>
 800d156:	4b05      	ldr	r3, [pc, #20]	@ (800d16c <__i2b+0x24>)
 800d158:	4805      	ldr	r0, [pc, #20]	@ (800d170 <__i2b+0x28>)
 800d15a:	f240 1145 	movw	r1, #325	@ 0x145
 800d15e:	f000 fca7 	bl	800dab0 <__assert_func>
 800d162:	2301      	movs	r3, #1
 800d164:	6144      	str	r4, [r0, #20]
 800d166:	6103      	str	r3, [r0, #16]
 800d168:	bd10      	pop	{r4, pc}
 800d16a:	bf00      	nop
 800d16c:	0800eb8c 	.word	0x0800eb8c
 800d170:	0800eb9d 	.word	0x0800eb9d

0800d174 <__multiply>:
 800d174:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d178:	4617      	mov	r7, r2
 800d17a:	690a      	ldr	r2, [r1, #16]
 800d17c:	693b      	ldr	r3, [r7, #16]
 800d17e:	429a      	cmp	r2, r3
 800d180:	bfa8      	it	ge
 800d182:	463b      	movge	r3, r7
 800d184:	4689      	mov	r9, r1
 800d186:	bfa4      	itt	ge
 800d188:	460f      	movge	r7, r1
 800d18a:	4699      	movge	r9, r3
 800d18c:	693d      	ldr	r5, [r7, #16]
 800d18e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800d192:	68bb      	ldr	r3, [r7, #8]
 800d194:	6879      	ldr	r1, [r7, #4]
 800d196:	eb05 060a 	add.w	r6, r5, sl
 800d19a:	42b3      	cmp	r3, r6
 800d19c:	b085      	sub	sp, #20
 800d19e:	bfb8      	it	lt
 800d1a0:	3101      	addlt	r1, #1
 800d1a2:	f7ff fedd 	bl	800cf60 <_Balloc>
 800d1a6:	b930      	cbnz	r0, 800d1b6 <__multiply+0x42>
 800d1a8:	4602      	mov	r2, r0
 800d1aa:	4b41      	ldr	r3, [pc, #260]	@ (800d2b0 <__multiply+0x13c>)
 800d1ac:	4841      	ldr	r0, [pc, #260]	@ (800d2b4 <__multiply+0x140>)
 800d1ae:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800d1b2:	f000 fc7d 	bl	800dab0 <__assert_func>
 800d1b6:	f100 0414 	add.w	r4, r0, #20
 800d1ba:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800d1be:	4623      	mov	r3, r4
 800d1c0:	2200      	movs	r2, #0
 800d1c2:	4573      	cmp	r3, lr
 800d1c4:	d320      	bcc.n	800d208 <__multiply+0x94>
 800d1c6:	f107 0814 	add.w	r8, r7, #20
 800d1ca:	f109 0114 	add.w	r1, r9, #20
 800d1ce:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800d1d2:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800d1d6:	9302      	str	r3, [sp, #8]
 800d1d8:	1beb      	subs	r3, r5, r7
 800d1da:	3b15      	subs	r3, #21
 800d1dc:	f023 0303 	bic.w	r3, r3, #3
 800d1e0:	3304      	adds	r3, #4
 800d1e2:	3715      	adds	r7, #21
 800d1e4:	42bd      	cmp	r5, r7
 800d1e6:	bf38      	it	cc
 800d1e8:	2304      	movcc	r3, #4
 800d1ea:	9301      	str	r3, [sp, #4]
 800d1ec:	9b02      	ldr	r3, [sp, #8]
 800d1ee:	9103      	str	r1, [sp, #12]
 800d1f0:	428b      	cmp	r3, r1
 800d1f2:	d80c      	bhi.n	800d20e <__multiply+0x9a>
 800d1f4:	2e00      	cmp	r6, #0
 800d1f6:	dd03      	ble.n	800d200 <__multiply+0x8c>
 800d1f8:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800d1fc:	2b00      	cmp	r3, #0
 800d1fe:	d055      	beq.n	800d2ac <__multiply+0x138>
 800d200:	6106      	str	r6, [r0, #16]
 800d202:	b005      	add	sp, #20
 800d204:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d208:	f843 2b04 	str.w	r2, [r3], #4
 800d20c:	e7d9      	b.n	800d1c2 <__multiply+0x4e>
 800d20e:	f8b1 a000 	ldrh.w	sl, [r1]
 800d212:	f1ba 0f00 	cmp.w	sl, #0
 800d216:	d01f      	beq.n	800d258 <__multiply+0xe4>
 800d218:	46c4      	mov	ip, r8
 800d21a:	46a1      	mov	r9, r4
 800d21c:	2700      	movs	r7, #0
 800d21e:	f85c 2b04 	ldr.w	r2, [ip], #4
 800d222:	f8d9 3000 	ldr.w	r3, [r9]
 800d226:	fa1f fb82 	uxth.w	fp, r2
 800d22a:	b29b      	uxth	r3, r3
 800d22c:	fb0a 330b 	mla	r3, sl, fp, r3
 800d230:	443b      	add	r3, r7
 800d232:	f8d9 7000 	ldr.w	r7, [r9]
 800d236:	0c12      	lsrs	r2, r2, #16
 800d238:	0c3f      	lsrs	r7, r7, #16
 800d23a:	fb0a 7202 	mla	r2, sl, r2, r7
 800d23e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800d242:	b29b      	uxth	r3, r3
 800d244:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d248:	4565      	cmp	r5, ip
 800d24a:	f849 3b04 	str.w	r3, [r9], #4
 800d24e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800d252:	d8e4      	bhi.n	800d21e <__multiply+0xaa>
 800d254:	9b01      	ldr	r3, [sp, #4]
 800d256:	50e7      	str	r7, [r4, r3]
 800d258:	9b03      	ldr	r3, [sp, #12]
 800d25a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800d25e:	3104      	adds	r1, #4
 800d260:	f1b9 0f00 	cmp.w	r9, #0
 800d264:	d020      	beq.n	800d2a8 <__multiply+0x134>
 800d266:	6823      	ldr	r3, [r4, #0]
 800d268:	4647      	mov	r7, r8
 800d26a:	46a4      	mov	ip, r4
 800d26c:	f04f 0a00 	mov.w	sl, #0
 800d270:	f8b7 b000 	ldrh.w	fp, [r7]
 800d274:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800d278:	fb09 220b 	mla	r2, r9, fp, r2
 800d27c:	4452      	add	r2, sl
 800d27e:	b29b      	uxth	r3, r3
 800d280:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d284:	f84c 3b04 	str.w	r3, [ip], #4
 800d288:	f857 3b04 	ldr.w	r3, [r7], #4
 800d28c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d290:	f8bc 3000 	ldrh.w	r3, [ip]
 800d294:	fb09 330a 	mla	r3, r9, sl, r3
 800d298:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800d29c:	42bd      	cmp	r5, r7
 800d29e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d2a2:	d8e5      	bhi.n	800d270 <__multiply+0xfc>
 800d2a4:	9a01      	ldr	r2, [sp, #4]
 800d2a6:	50a3      	str	r3, [r4, r2]
 800d2a8:	3404      	adds	r4, #4
 800d2aa:	e79f      	b.n	800d1ec <__multiply+0x78>
 800d2ac:	3e01      	subs	r6, #1
 800d2ae:	e7a1      	b.n	800d1f4 <__multiply+0x80>
 800d2b0:	0800eb8c 	.word	0x0800eb8c
 800d2b4:	0800eb9d 	.word	0x0800eb9d

0800d2b8 <__pow5mult>:
 800d2b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d2bc:	4615      	mov	r5, r2
 800d2be:	f012 0203 	ands.w	r2, r2, #3
 800d2c2:	4607      	mov	r7, r0
 800d2c4:	460e      	mov	r6, r1
 800d2c6:	d007      	beq.n	800d2d8 <__pow5mult+0x20>
 800d2c8:	4c25      	ldr	r4, [pc, #148]	@ (800d360 <__pow5mult+0xa8>)
 800d2ca:	3a01      	subs	r2, #1
 800d2cc:	2300      	movs	r3, #0
 800d2ce:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d2d2:	f7ff fea7 	bl	800d024 <__multadd>
 800d2d6:	4606      	mov	r6, r0
 800d2d8:	10ad      	asrs	r5, r5, #2
 800d2da:	d03d      	beq.n	800d358 <__pow5mult+0xa0>
 800d2dc:	69fc      	ldr	r4, [r7, #28]
 800d2de:	b97c      	cbnz	r4, 800d300 <__pow5mult+0x48>
 800d2e0:	2010      	movs	r0, #16
 800d2e2:	f7ff fd87 	bl	800cdf4 <malloc>
 800d2e6:	4602      	mov	r2, r0
 800d2e8:	61f8      	str	r0, [r7, #28]
 800d2ea:	b928      	cbnz	r0, 800d2f8 <__pow5mult+0x40>
 800d2ec:	4b1d      	ldr	r3, [pc, #116]	@ (800d364 <__pow5mult+0xac>)
 800d2ee:	481e      	ldr	r0, [pc, #120]	@ (800d368 <__pow5mult+0xb0>)
 800d2f0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800d2f4:	f000 fbdc 	bl	800dab0 <__assert_func>
 800d2f8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d2fc:	6004      	str	r4, [r0, #0]
 800d2fe:	60c4      	str	r4, [r0, #12]
 800d300:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800d304:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d308:	b94c      	cbnz	r4, 800d31e <__pow5mult+0x66>
 800d30a:	f240 2171 	movw	r1, #625	@ 0x271
 800d30e:	4638      	mov	r0, r7
 800d310:	f7ff ff1a 	bl	800d148 <__i2b>
 800d314:	2300      	movs	r3, #0
 800d316:	f8c8 0008 	str.w	r0, [r8, #8]
 800d31a:	4604      	mov	r4, r0
 800d31c:	6003      	str	r3, [r0, #0]
 800d31e:	f04f 0900 	mov.w	r9, #0
 800d322:	07eb      	lsls	r3, r5, #31
 800d324:	d50a      	bpl.n	800d33c <__pow5mult+0x84>
 800d326:	4631      	mov	r1, r6
 800d328:	4622      	mov	r2, r4
 800d32a:	4638      	mov	r0, r7
 800d32c:	f7ff ff22 	bl	800d174 <__multiply>
 800d330:	4631      	mov	r1, r6
 800d332:	4680      	mov	r8, r0
 800d334:	4638      	mov	r0, r7
 800d336:	f7ff fe53 	bl	800cfe0 <_Bfree>
 800d33a:	4646      	mov	r6, r8
 800d33c:	106d      	asrs	r5, r5, #1
 800d33e:	d00b      	beq.n	800d358 <__pow5mult+0xa0>
 800d340:	6820      	ldr	r0, [r4, #0]
 800d342:	b938      	cbnz	r0, 800d354 <__pow5mult+0x9c>
 800d344:	4622      	mov	r2, r4
 800d346:	4621      	mov	r1, r4
 800d348:	4638      	mov	r0, r7
 800d34a:	f7ff ff13 	bl	800d174 <__multiply>
 800d34e:	6020      	str	r0, [r4, #0]
 800d350:	f8c0 9000 	str.w	r9, [r0]
 800d354:	4604      	mov	r4, r0
 800d356:	e7e4      	b.n	800d322 <__pow5mult+0x6a>
 800d358:	4630      	mov	r0, r6
 800d35a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d35e:	bf00      	nop
 800d360:	0800ec50 	.word	0x0800ec50
 800d364:	0800eb1d 	.word	0x0800eb1d
 800d368:	0800eb9d 	.word	0x0800eb9d

0800d36c <__lshift>:
 800d36c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d370:	460c      	mov	r4, r1
 800d372:	6849      	ldr	r1, [r1, #4]
 800d374:	6923      	ldr	r3, [r4, #16]
 800d376:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d37a:	68a3      	ldr	r3, [r4, #8]
 800d37c:	4607      	mov	r7, r0
 800d37e:	4691      	mov	r9, r2
 800d380:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d384:	f108 0601 	add.w	r6, r8, #1
 800d388:	42b3      	cmp	r3, r6
 800d38a:	db0b      	blt.n	800d3a4 <__lshift+0x38>
 800d38c:	4638      	mov	r0, r7
 800d38e:	f7ff fde7 	bl	800cf60 <_Balloc>
 800d392:	4605      	mov	r5, r0
 800d394:	b948      	cbnz	r0, 800d3aa <__lshift+0x3e>
 800d396:	4602      	mov	r2, r0
 800d398:	4b28      	ldr	r3, [pc, #160]	@ (800d43c <__lshift+0xd0>)
 800d39a:	4829      	ldr	r0, [pc, #164]	@ (800d440 <__lshift+0xd4>)
 800d39c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800d3a0:	f000 fb86 	bl	800dab0 <__assert_func>
 800d3a4:	3101      	adds	r1, #1
 800d3a6:	005b      	lsls	r3, r3, #1
 800d3a8:	e7ee      	b.n	800d388 <__lshift+0x1c>
 800d3aa:	2300      	movs	r3, #0
 800d3ac:	f100 0114 	add.w	r1, r0, #20
 800d3b0:	f100 0210 	add.w	r2, r0, #16
 800d3b4:	4618      	mov	r0, r3
 800d3b6:	4553      	cmp	r3, sl
 800d3b8:	db33      	blt.n	800d422 <__lshift+0xb6>
 800d3ba:	6920      	ldr	r0, [r4, #16]
 800d3bc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d3c0:	f104 0314 	add.w	r3, r4, #20
 800d3c4:	f019 091f 	ands.w	r9, r9, #31
 800d3c8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d3cc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800d3d0:	d02b      	beq.n	800d42a <__lshift+0xbe>
 800d3d2:	f1c9 0e20 	rsb	lr, r9, #32
 800d3d6:	468a      	mov	sl, r1
 800d3d8:	2200      	movs	r2, #0
 800d3da:	6818      	ldr	r0, [r3, #0]
 800d3dc:	fa00 f009 	lsl.w	r0, r0, r9
 800d3e0:	4310      	orrs	r0, r2
 800d3e2:	f84a 0b04 	str.w	r0, [sl], #4
 800d3e6:	f853 2b04 	ldr.w	r2, [r3], #4
 800d3ea:	459c      	cmp	ip, r3
 800d3ec:	fa22 f20e 	lsr.w	r2, r2, lr
 800d3f0:	d8f3      	bhi.n	800d3da <__lshift+0x6e>
 800d3f2:	ebac 0304 	sub.w	r3, ip, r4
 800d3f6:	3b15      	subs	r3, #21
 800d3f8:	f023 0303 	bic.w	r3, r3, #3
 800d3fc:	3304      	adds	r3, #4
 800d3fe:	f104 0015 	add.w	r0, r4, #21
 800d402:	4560      	cmp	r0, ip
 800d404:	bf88      	it	hi
 800d406:	2304      	movhi	r3, #4
 800d408:	50ca      	str	r2, [r1, r3]
 800d40a:	b10a      	cbz	r2, 800d410 <__lshift+0xa4>
 800d40c:	f108 0602 	add.w	r6, r8, #2
 800d410:	3e01      	subs	r6, #1
 800d412:	4638      	mov	r0, r7
 800d414:	612e      	str	r6, [r5, #16]
 800d416:	4621      	mov	r1, r4
 800d418:	f7ff fde2 	bl	800cfe0 <_Bfree>
 800d41c:	4628      	mov	r0, r5
 800d41e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d422:	f842 0f04 	str.w	r0, [r2, #4]!
 800d426:	3301      	adds	r3, #1
 800d428:	e7c5      	b.n	800d3b6 <__lshift+0x4a>
 800d42a:	3904      	subs	r1, #4
 800d42c:	f853 2b04 	ldr.w	r2, [r3], #4
 800d430:	f841 2f04 	str.w	r2, [r1, #4]!
 800d434:	459c      	cmp	ip, r3
 800d436:	d8f9      	bhi.n	800d42c <__lshift+0xc0>
 800d438:	e7ea      	b.n	800d410 <__lshift+0xa4>
 800d43a:	bf00      	nop
 800d43c:	0800eb8c 	.word	0x0800eb8c
 800d440:	0800eb9d 	.word	0x0800eb9d

0800d444 <__mcmp>:
 800d444:	690a      	ldr	r2, [r1, #16]
 800d446:	4603      	mov	r3, r0
 800d448:	6900      	ldr	r0, [r0, #16]
 800d44a:	1a80      	subs	r0, r0, r2
 800d44c:	b530      	push	{r4, r5, lr}
 800d44e:	d10e      	bne.n	800d46e <__mcmp+0x2a>
 800d450:	3314      	adds	r3, #20
 800d452:	3114      	adds	r1, #20
 800d454:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800d458:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800d45c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800d460:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800d464:	4295      	cmp	r5, r2
 800d466:	d003      	beq.n	800d470 <__mcmp+0x2c>
 800d468:	d205      	bcs.n	800d476 <__mcmp+0x32>
 800d46a:	f04f 30ff 	mov.w	r0, #4294967295
 800d46e:	bd30      	pop	{r4, r5, pc}
 800d470:	42a3      	cmp	r3, r4
 800d472:	d3f3      	bcc.n	800d45c <__mcmp+0x18>
 800d474:	e7fb      	b.n	800d46e <__mcmp+0x2a>
 800d476:	2001      	movs	r0, #1
 800d478:	e7f9      	b.n	800d46e <__mcmp+0x2a>
	...

0800d47c <__mdiff>:
 800d47c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d480:	4689      	mov	r9, r1
 800d482:	4606      	mov	r6, r0
 800d484:	4611      	mov	r1, r2
 800d486:	4648      	mov	r0, r9
 800d488:	4614      	mov	r4, r2
 800d48a:	f7ff ffdb 	bl	800d444 <__mcmp>
 800d48e:	1e05      	subs	r5, r0, #0
 800d490:	d112      	bne.n	800d4b8 <__mdiff+0x3c>
 800d492:	4629      	mov	r1, r5
 800d494:	4630      	mov	r0, r6
 800d496:	f7ff fd63 	bl	800cf60 <_Balloc>
 800d49a:	4602      	mov	r2, r0
 800d49c:	b928      	cbnz	r0, 800d4aa <__mdiff+0x2e>
 800d49e:	4b3f      	ldr	r3, [pc, #252]	@ (800d59c <__mdiff+0x120>)
 800d4a0:	f240 2137 	movw	r1, #567	@ 0x237
 800d4a4:	483e      	ldr	r0, [pc, #248]	@ (800d5a0 <__mdiff+0x124>)
 800d4a6:	f000 fb03 	bl	800dab0 <__assert_func>
 800d4aa:	2301      	movs	r3, #1
 800d4ac:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d4b0:	4610      	mov	r0, r2
 800d4b2:	b003      	add	sp, #12
 800d4b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d4b8:	bfbc      	itt	lt
 800d4ba:	464b      	movlt	r3, r9
 800d4bc:	46a1      	movlt	r9, r4
 800d4be:	4630      	mov	r0, r6
 800d4c0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800d4c4:	bfba      	itte	lt
 800d4c6:	461c      	movlt	r4, r3
 800d4c8:	2501      	movlt	r5, #1
 800d4ca:	2500      	movge	r5, #0
 800d4cc:	f7ff fd48 	bl	800cf60 <_Balloc>
 800d4d0:	4602      	mov	r2, r0
 800d4d2:	b918      	cbnz	r0, 800d4dc <__mdiff+0x60>
 800d4d4:	4b31      	ldr	r3, [pc, #196]	@ (800d59c <__mdiff+0x120>)
 800d4d6:	f240 2145 	movw	r1, #581	@ 0x245
 800d4da:	e7e3      	b.n	800d4a4 <__mdiff+0x28>
 800d4dc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800d4e0:	6926      	ldr	r6, [r4, #16]
 800d4e2:	60c5      	str	r5, [r0, #12]
 800d4e4:	f109 0310 	add.w	r3, r9, #16
 800d4e8:	f109 0514 	add.w	r5, r9, #20
 800d4ec:	f104 0e14 	add.w	lr, r4, #20
 800d4f0:	f100 0b14 	add.w	fp, r0, #20
 800d4f4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800d4f8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800d4fc:	9301      	str	r3, [sp, #4]
 800d4fe:	46d9      	mov	r9, fp
 800d500:	f04f 0c00 	mov.w	ip, #0
 800d504:	9b01      	ldr	r3, [sp, #4]
 800d506:	f85e 0b04 	ldr.w	r0, [lr], #4
 800d50a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800d50e:	9301      	str	r3, [sp, #4]
 800d510:	fa1f f38a 	uxth.w	r3, sl
 800d514:	4619      	mov	r1, r3
 800d516:	b283      	uxth	r3, r0
 800d518:	1acb      	subs	r3, r1, r3
 800d51a:	0c00      	lsrs	r0, r0, #16
 800d51c:	4463      	add	r3, ip
 800d51e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800d522:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800d526:	b29b      	uxth	r3, r3
 800d528:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800d52c:	4576      	cmp	r6, lr
 800d52e:	f849 3b04 	str.w	r3, [r9], #4
 800d532:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d536:	d8e5      	bhi.n	800d504 <__mdiff+0x88>
 800d538:	1b33      	subs	r3, r6, r4
 800d53a:	3b15      	subs	r3, #21
 800d53c:	f023 0303 	bic.w	r3, r3, #3
 800d540:	3415      	adds	r4, #21
 800d542:	3304      	adds	r3, #4
 800d544:	42a6      	cmp	r6, r4
 800d546:	bf38      	it	cc
 800d548:	2304      	movcc	r3, #4
 800d54a:	441d      	add	r5, r3
 800d54c:	445b      	add	r3, fp
 800d54e:	461e      	mov	r6, r3
 800d550:	462c      	mov	r4, r5
 800d552:	4544      	cmp	r4, r8
 800d554:	d30e      	bcc.n	800d574 <__mdiff+0xf8>
 800d556:	f108 0103 	add.w	r1, r8, #3
 800d55a:	1b49      	subs	r1, r1, r5
 800d55c:	f021 0103 	bic.w	r1, r1, #3
 800d560:	3d03      	subs	r5, #3
 800d562:	45a8      	cmp	r8, r5
 800d564:	bf38      	it	cc
 800d566:	2100      	movcc	r1, #0
 800d568:	440b      	add	r3, r1
 800d56a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d56e:	b191      	cbz	r1, 800d596 <__mdiff+0x11a>
 800d570:	6117      	str	r7, [r2, #16]
 800d572:	e79d      	b.n	800d4b0 <__mdiff+0x34>
 800d574:	f854 1b04 	ldr.w	r1, [r4], #4
 800d578:	46e6      	mov	lr, ip
 800d57a:	0c08      	lsrs	r0, r1, #16
 800d57c:	fa1c fc81 	uxtah	ip, ip, r1
 800d580:	4471      	add	r1, lr
 800d582:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800d586:	b289      	uxth	r1, r1
 800d588:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800d58c:	f846 1b04 	str.w	r1, [r6], #4
 800d590:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d594:	e7dd      	b.n	800d552 <__mdiff+0xd6>
 800d596:	3f01      	subs	r7, #1
 800d598:	e7e7      	b.n	800d56a <__mdiff+0xee>
 800d59a:	bf00      	nop
 800d59c:	0800eb8c 	.word	0x0800eb8c
 800d5a0:	0800eb9d 	.word	0x0800eb9d

0800d5a4 <__d2b>:
 800d5a4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d5a8:	460f      	mov	r7, r1
 800d5aa:	2101      	movs	r1, #1
 800d5ac:	ec59 8b10 	vmov	r8, r9, d0
 800d5b0:	4616      	mov	r6, r2
 800d5b2:	f7ff fcd5 	bl	800cf60 <_Balloc>
 800d5b6:	4604      	mov	r4, r0
 800d5b8:	b930      	cbnz	r0, 800d5c8 <__d2b+0x24>
 800d5ba:	4602      	mov	r2, r0
 800d5bc:	4b23      	ldr	r3, [pc, #140]	@ (800d64c <__d2b+0xa8>)
 800d5be:	4824      	ldr	r0, [pc, #144]	@ (800d650 <__d2b+0xac>)
 800d5c0:	f240 310f 	movw	r1, #783	@ 0x30f
 800d5c4:	f000 fa74 	bl	800dab0 <__assert_func>
 800d5c8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800d5cc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d5d0:	b10d      	cbz	r5, 800d5d6 <__d2b+0x32>
 800d5d2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800d5d6:	9301      	str	r3, [sp, #4]
 800d5d8:	f1b8 0300 	subs.w	r3, r8, #0
 800d5dc:	d023      	beq.n	800d626 <__d2b+0x82>
 800d5de:	4668      	mov	r0, sp
 800d5e0:	9300      	str	r3, [sp, #0]
 800d5e2:	f7ff fd84 	bl	800d0ee <__lo0bits>
 800d5e6:	e9dd 1200 	ldrd	r1, r2, [sp]
 800d5ea:	b1d0      	cbz	r0, 800d622 <__d2b+0x7e>
 800d5ec:	f1c0 0320 	rsb	r3, r0, #32
 800d5f0:	fa02 f303 	lsl.w	r3, r2, r3
 800d5f4:	430b      	orrs	r3, r1
 800d5f6:	40c2      	lsrs	r2, r0
 800d5f8:	6163      	str	r3, [r4, #20]
 800d5fa:	9201      	str	r2, [sp, #4]
 800d5fc:	9b01      	ldr	r3, [sp, #4]
 800d5fe:	61a3      	str	r3, [r4, #24]
 800d600:	2b00      	cmp	r3, #0
 800d602:	bf0c      	ite	eq
 800d604:	2201      	moveq	r2, #1
 800d606:	2202      	movne	r2, #2
 800d608:	6122      	str	r2, [r4, #16]
 800d60a:	b1a5      	cbz	r5, 800d636 <__d2b+0x92>
 800d60c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800d610:	4405      	add	r5, r0
 800d612:	603d      	str	r5, [r7, #0]
 800d614:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800d618:	6030      	str	r0, [r6, #0]
 800d61a:	4620      	mov	r0, r4
 800d61c:	b003      	add	sp, #12
 800d61e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d622:	6161      	str	r1, [r4, #20]
 800d624:	e7ea      	b.n	800d5fc <__d2b+0x58>
 800d626:	a801      	add	r0, sp, #4
 800d628:	f7ff fd61 	bl	800d0ee <__lo0bits>
 800d62c:	9b01      	ldr	r3, [sp, #4]
 800d62e:	6163      	str	r3, [r4, #20]
 800d630:	3020      	adds	r0, #32
 800d632:	2201      	movs	r2, #1
 800d634:	e7e8      	b.n	800d608 <__d2b+0x64>
 800d636:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800d63a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800d63e:	6038      	str	r0, [r7, #0]
 800d640:	6918      	ldr	r0, [r3, #16]
 800d642:	f7ff fd35 	bl	800d0b0 <__hi0bits>
 800d646:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800d64a:	e7e5      	b.n	800d618 <__d2b+0x74>
 800d64c:	0800eb8c 	.word	0x0800eb8c
 800d650:	0800eb9d 	.word	0x0800eb9d

0800d654 <__ssputs_r>:
 800d654:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d658:	688e      	ldr	r6, [r1, #8]
 800d65a:	461f      	mov	r7, r3
 800d65c:	42be      	cmp	r6, r7
 800d65e:	680b      	ldr	r3, [r1, #0]
 800d660:	4682      	mov	sl, r0
 800d662:	460c      	mov	r4, r1
 800d664:	4690      	mov	r8, r2
 800d666:	d82d      	bhi.n	800d6c4 <__ssputs_r+0x70>
 800d668:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d66c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800d670:	d026      	beq.n	800d6c0 <__ssputs_r+0x6c>
 800d672:	6965      	ldr	r5, [r4, #20]
 800d674:	6909      	ldr	r1, [r1, #16]
 800d676:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d67a:	eba3 0901 	sub.w	r9, r3, r1
 800d67e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d682:	1c7b      	adds	r3, r7, #1
 800d684:	444b      	add	r3, r9
 800d686:	106d      	asrs	r5, r5, #1
 800d688:	429d      	cmp	r5, r3
 800d68a:	bf38      	it	cc
 800d68c:	461d      	movcc	r5, r3
 800d68e:	0553      	lsls	r3, r2, #21
 800d690:	d527      	bpl.n	800d6e2 <__ssputs_r+0x8e>
 800d692:	4629      	mov	r1, r5
 800d694:	f7ff fbd8 	bl	800ce48 <_malloc_r>
 800d698:	4606      	mov	r6, r0
 800d69a:	b360      	cbz	r0, 800d6f6 <__ssputs_r+0xa2>
 800d69c:	6921      	ldr	r1, [r4, #16]
 800d69e:	464a      	mov	r2, r9
 800d6a0:	f7fe fcf5 	bl	800c08e <memcpy>
 800d6a4:	89a3      	ldrh	r3, [r4, #12]
 800d6a6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800d6aa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d6ae:	81a3      	strh	r3, [r4, #12]
 800d6b0:	6126      	str	r6, [r4, #16]
 800d6b2:	6165      	str	r5, [r4, #20]
 800d6b4:	444e      	add	r6, r9
 800d6b6:	eba5 0509 	sub.w	r5, r5, r9
 800d6ba:	6026      	str	r6, [r4, #0]
 800d6bc:	60a5      	str	r5, [r4, #8]
 800d6be:	463e      	mov	r6, r7
 800d6c0:	42be      	cmp	r6, r7
 800d6c2:	d900      	bls.n	800d6c6 <__ssputs_r+0x72>
 800d6c4:	463e      	mov	r6, r7
 800d6c6:	6820      	ldr	r0, [r4, #0]
 800d6c8:	4632      	mov	r2, r6
 800d6ca:	4641      	mov	r1, r8
 800d6cc:	f000 f9c6 	bl	800da5c <memmove>
 800d6d0:	68a3      	ldr	r3, [r4, #8]
 800d6d2:	1b9b      	subs	r3, r3, r6
 800d6d4:	60a3      	str	r3, [r4, #8]
 800d6d6:	6823      	ldr	r3, [r4, #0]
 800d6d8:	4433      	add	r3, r6
 800d6da:	6023      	str	r3, [r4, #0]
 800d6dc:	2000      	movs	r0, #0
 800d6de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d6e2:	462a      	mov	r2, r5
 800d6e4:	f000 fa28 	bl	800db38 <_realloc_r>
 800d6e8:	4606      	mov	r6, r0
 800d6ea:	2800      	cmp	r0, #0
 800d6ec:	d1e0      	bne.n	800d6b0 <__ssputs_r+0x5c>
 800d6ee:	6921      	ldr	r1, [r4, #16]
 800d6f0:	4650      	mov	r0, sl
 800d6f2:	f7ff fb35 	bl	800cd60 <_free_r>
 800d6f6:	230c      	movs	r3, #12
 800d6f8:	f8ca 3000 	str.w	r3, [sl]
 800d6fc:	89a3      	ldrh	r3, [r4, #12]
 800d6fe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d702:	81a3      	strh	r3, [r4, #12]
 800d704:	f04f 30ff 	mov.w	r0, #4294967295
 800d708:	e7e9      	b.n	800d6de <__ssputs_r+0x8a>
	...

0800d70c <_svfiprintf_r>:
 800d70c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d710:	4698      	mov	r8, r3
 800d712:	898b      	ldrh	r3, [r1, #12]
 800d714:	061b      	lsls	r3, r3, #24
 800d716:	b09d      	sub	sp, #116	@ 0x74
 800d718:	4607      	mov	r7, r0
 800d71a:	460d      	mov	r5, r1
 800d71c:	4614      	mov	r4, r2
 800d71e:	d510      	bpl.n	800d742 <_svfiprintf_r+0x36>
 800d720:	690b      	ldr	r3, [r1, #16]
 800d722:	b973      	cbnz	r3, 800d742 <_svfiprintf_r+0x36>
 800d724:	2140      	movs	r1, #64	@ 0x40
 800d726:	f7ff fb8f 	bl	800ce48 <_malloc_r>
 800d72a:	6028      	str	r0, [r5, #0]
 800d72c:	6128      	str	r0, [r5, #16]
 800d72e:	b930      	cbnz	r0, 800d73e <_svfiprintf_r+0x32>
 800d730:	230c      	movs	r3, #12
 800d732:	603b      	str	r3, [r7, #0]
 800d734:	f04f 30ff 	mov.w	r0, #4294967295
 800d738:	b01d      	add	sp, #116	@ 0x74
 800d73a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d73e:	2340      	movs	r3, #64	@ 0x40
 800d740:	616b      	str	r3, [r5, #20]
 800d742:	2300      	movs	r3, #0
 800d744:	9309      	str	r3, [sp, #36]	@ 0x24
 800d746:	2320      	movs	r3, #32
 800d748:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d74c:	f8cd 800c 	str.w	r8, [sp, #12]
 800d750:	2330      	movs	r3, #48	@ 0x30
 800d752:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800d8f0 <_svfiprintf_r+0x1e4>
 800d756:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d75a:	f04f 0901 	mov.w	r9, #1
 800d75e:	4623      	mov	r3, r4
 800d760:	469a      	mov	sl, r3
 800d762:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d766:	b10a      	cbz	r2, 800d76c <_svfiprintf_r+0x60>
 800d768:	2a25      	cmp	r2, #37	@ 0x25
 800d76a:	d1f9      	bne.n	800d760 <_svfiprintf_r+0x54>
 800d76c:	ebba 0b04 	subs.w	fp, sl, r4
 800d770:	d00b      	beq.n	800d78a <_svfiprintf_r+0x7e>
 800d772:	465b      	mov	r3, fp
 800d774:	4622      	mov	r2, r4
 800d776:	4629      	mov	r1, r5
 800d778:	4638      	mov	r0, r7
 800d77a:	f7ff ff6b 	bl	800d654 <__ssputs_r>
 800d77e:	3001      	adds	r0, #1
 800d780:	f000 80a7 	beq.w	800d8d2 <_svfiprintf_r+0x1c6>
 800d784:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d786:	445a      	add	r2, fp
 800d788:	9209      	str	r2, [sp, #36]	@ 0x24
 800d78a:	f89a 3000 	ldrb.w	r3, [sl]
 800d78e:	2b00      	cmp	r3, #0
 800d790:	f000 809f 	beq.w	800d8d2 <_svfiprintf_r+0x1c6>
 800d794:	2300      	movs	r3, #0
 800d796:	f04f 32ff 	mov.w	r2, #4294967295
 800d79a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d79e:	f10a 0a01 	add.w	sl, sl, #1
 800d7a2:	9304      	str	r3, [sp, #16]
 800d7a4:	9307      	str	r3, [sp, #28]
 800d7a6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d7aa:	931a      	str	r3, [sp, #104]	@ 0x68
 800d7ac:	4654      	mov	r4, sl
 800d7ae:	2205      	movs	r2, #5
 800d7b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d7b4:	484e      	ldr	r0, [pc, #312]	@ (800d8f0 <_svfiprintf_r+0x1e4>)
 800d7b6:	f7f2 fd0b 	bl	80001d0 <memchr>
 800d7ba:	9a04      	ldr	r2, [sp, #16]
 800d7bc:	b9d8      	cbnz	r0, 800d7f6 <_svfiprintf_r+0xea>
 800d7be:	06d0      	lsls	r0, r2, #27
 800d7c0:	bf44      	itt	mi
 800d7c2:	2320      	movmi	r3, #32
 800d7c4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d7c8:	0711      	lsls	r1, r2, #28
 800d7ca:	bf44      	itt	mi
 800d7cc:	232b      	movmi	r3, #43	@ 0x2b
 800d7ce:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d7d2:	f89a 3000 	ldrb.w	r3, [sl]
 800d7d6:	2b2a      	cmp	r3, #42	@ 0x2a
 800d7d8:	d015      	beq.n	800d806 <_svfiprintf_r+0xfa>
 800d7da:	9a07      	ldr	r2, [sp, #28]
 800d7dc:	4654      	mov	r4, sl
 800d7de:	2000      	movs	r0, #0
 800d7e0:	f04f 0c0a 	mov.w	ip, #10
 800d7e4:	4621      	mov	r1, r4
 800d7e6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d7ea:	3b30      	subs	r3, #48	@ 0x30
 800d7ec:	2b09      	cmp	r3, #9
 800d7ee:	d94b      	bls.n	800d888 <_svfiprintf_r+0x17c>
 800d7f0:	b1b0      	cbz	r0, 800d820 <_svfiprintf_r+0x114>
 800d7f2:	9207      	str	r2, [sp, #28]
 800d7f4:	e014      	b.n	800d820 <_svfiprintf_r+0x114>
 800d7f6:	eba0 0308 	sub.w	r3, r0, r8
 800d7fa:	fa09 f303 	lsl.w	r3, r9, r3
 800d7fe:	4313      	orrs	r3, r2
 800d800:	9304      	str	r3, [sp, #16]
 800d802:	46a2      	mov	sl, r4
 800d804:	e7d2      	b.n	800d7ac <_svfiprintf_r+0xa0>
 800d806:	9b03      	ldr	r3, [sp, #12]
 800d808:	1d19      	adds	r1, r3, #4
 800d80a:	681b      	ldr	r3, [r3, #0]
 800d80c:	9103      	str	r1, [sp, #12]
 800d80e:	2b00      	cmp	r3, #0
 800d810:	bfbb      	ittet	lt
 800d812:	425b      	neglt	r3, r3
 800d814:	f042 0202 	orrlt.w	r2, r2, #2
 800d818:	9307      	strge	r3, [sp, #28]
 800d81a:	9307      	strlt	r3, [sp, #28]
 800d81c:	bfb8      	it	lt
 800d81e:	9204      	strlt	r2, [sp, #16]
 800d820:	7823      	ldrb	r3, [r4, #0]
 800d822:	2b2e      	cmp	r3, #46	@ 0x2e
 800d824:	d10a      	bne.n	800d83c <_svfiprintf_r+0x130>
 800d826:	7863      	ldrb	r3, [r4, #1]
 800d828:	2b2a      	cmp	r3, #42	@ 0x2a
 800d82a:	d132      	bne.n	800d892 <_svfiprintf_r+0x186>
 800d82c:	9b03      	ldr	r3, [sp, #12]
 800d82e:	1d1a      	adds	r2, r3, #4
 800d830:	681b      	ldr	r3, [r3, #0]
 800d832:	9203      	str	r2, [sp, #12]
 800d834:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d838:	3402      	adds	r4, #2
 800d83a:	9305      	str	r3, [sp, #20]
 800d83c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800d900 <_svfiprintf_r+0x1f4>
 800d840:	7821      	ldrb	r1, [r4, #0]
 800d842:	2203      	movs	r2, #3
 800d844:	4650      	mov	r0, sl
 800d846:	f7f2 fcc3 	bl	80001d0 <memchr>
 800d84a:	b138      	cbz	r0, 800d85c <_svfiprintf_r+0x150>
 800d84c:	9b04      	ldr	r3, [sp, #16]
 800d84e:	eba0 000a 	sub.w	r0, r0, sl
 800d852:	2240      	movs	r2, #64	@ 0x40
 800d854:	4082      	lsls	r2, r0
 800d856:	4313      	orrs	r3, r2
 800d858:	3401      	adds	r4, #1
 800d85a:	9304      	str	r3, [sp, #16]
 800d85c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d860:	4824      	ldr	r0, [pc, #144]	@ (800d8f4 <_svfiprintf_r+0x1e8>)
 800d862:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d866:	2206      	movs	r2, #6
 800d868:	f7f2 fcb2 	bl	80001d0 <memchr>
 800d86c:	2800      	cmp	r0, #0
 800d86e:	d036      	beq.n	800d8de <_svfiprintf_r+0x1d2>
 800d870:	4b21      	ldr	r3, [pc, #132]	@ (800d8f8 <_svfiprintf_r+0x1ec>)
 800d872:	bb1b      	cbnz	r3, 800d8bc <_svfiprintf_r+0x1b0>
 800d874:	9b03      	ldr	r3, [sp, #12]
 800d876:	3307      	adds	r3, #7
 800d878:	f023 0307 	bic.w	r3, r3, #7
 800d87c:	3308      	adds	r3, #8
 800d87e:	9303      	str	r3, [sp, #12]
 800d880:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d882:	4433      	add	r3, r6
 800d884:	9309      	str	r3, [sp, #36]	@ 0x24
 800d886:	e76a      	b.n	800d75e <_svfiprintf_r+0x52>
 800d888:	fb0c 3202 	mla	r2, ip, r2, r3
 800d88c:	460c      	mov	r4, r1
 800d88e:	2001      	movs	r0, #1
 800d890:	e7a8      	b.n	800d7e4 <_svfiprintf_r+0xd8>
 800d892:	2300      	movs	r3, #0
 800d894:	3401      	adds	r4, #1
 800d896:	9305      	str	r3, [sp, #20]
 800d898:	4619      	mov	r1, r3
 800d89a:	f04f 0c0a 	mov.w	ip, #10
 800d89e:	4620      	mov	r0, r4
 800d8a0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d8a4:	3a30      	subs	r2, #48	@ 0x30
 800d8a6:	2a09      	cmp	r2, #9
 800d8a8:	d903      	bls.n	800d8b2 <_svfiprintf_r+0x1a6>
 800d8aa:	2b00      	cmp	r3, #0
 800d8ac:	d0c6      	beq.n	800d83c <_svfiprintf_r+0x130>
 800d8ae:	9105      	str	r1, [sp, #20]
 800d8b0:	e7c4      	b.n	800d83c <_svfiprintf_r+0x130>
 800d8b2:	fb0c 2101 	mla	r1, ip, r1, r2
 800d8b6:	4604      	mov	r4, r0
 800d8b8:	2301      	movs	r3, #1
 800d8ba:	e7f0      	b.n	800d89e <_svfiprintf_r+0x192>
 800d8bc:	ab03      	add	r3, sp, #12
 800d8be:	9300      	str	r3, [sp, #0]
 800d8c0:	462a      	mov	r2, r5
 800d8c2:	4b0e      	ldr	r3, [pc, #56]	@ (800d8fc <_svfiprintf_r+0x1f0>)
 800d8c4:	a904      	add	r1, sp, #16
 800d8c6:	4638      	mov	r0, r7
 800d8c8:	f7fd fe26 	bl	800b518 <_printf_float>
 800d8cc:	1c42      	adds	r2, r0, #1
 800d8ce:	4606      	mov	r6, r0
 800d8d0:	d1d6      	bne.n	800d880 <_svfiprintf_r+0x174>
 800d8d2:	89ab      	ldrh	r3, [r5, #12]
 800d8d4:	065b      	lsls	r3, r3, #25
 800d8d6:	f53f af2d 	bmi.w	800d734 <_svfiprintf_r+0x28>
 800d8da:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d8dc:	e72c      	b.n	800d738 <_svfiprintf_r+0x2c>
 800d8de:	ab03      	add	r3, sp, #12
 800d8e0:	9300      	str	r3, [sp, #0]
 800d8e2:	462a      	mov	r2, r5
 800d8e4:	4b05      	ldr	r3, [pc, #20]	@ (800d8fc <_svfiprintf_r+0x1f0>)
 800d8e6:	a904      	add	r1, sp, #16
 800d8e8:	4638      	mov	r0, r7
 800d8ea:	f7fe f8ad 	bl	800ba48 <_printf_i>
 800d8ee:	e7ed      	b.n	800d8cc <_svfiprintf_r+0x1c0>
 800d8f0:	0800ebf6 	.word	0x0800ebf6
 800d8f4:	0800ec00 	.word	0x0800ec00
 800d8f8:	0800b519 	.word	0x0800b519
 800d8fc:	0800d655 	.word	0x0800d655
 800d900:	0800ebfc 	.word	0x0800ebfc

0800d904 <__sflush_r>:
 800d904:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d908:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d90c:	0716      	lsls	r6, r2, #28
 800d90e:	4605      	mov	r5, r0
 800d910:	460c      	mov	r4, r1
 800d912:	d454      	bmi.n	800d9be <__sflush_r+0xba>
 800d914:	684b      	ldr	r3, [r1, #4]
 800d916:	2b00      	cmp	r3, #0
 800d918:	dc02      	bgt.n	800d920 <__sflush_r+0x1c>
 800d91a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800d91c:	2b00      	cmp	r3, #0
 800d91e:	dd48      	ble.n	800d9b2 <__sflush_r+0xae>
 800d920:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d922:	2e00      	cmp	r6, #0
 800d924:	d045      	beq.n	800d9b2 <__sflush_r+0xae>
 800d926:	2300      	movs	r3, #0
 800d928:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800d92c:	682f      	ldr	r7, [r5, #0]
 800d92e:	6a21      	ldr	r1, [r4, #32]
 800d930:	602b      	str	r3, [r5, #0]
 800d932:	d030      	beq.n	800d996 <__sflush_r+0x92>
 800d934:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800d936:	89a3      	ldrh	r3, [r4, #12]
 800d938:	0759      	lsls	r1, r3, #29
 800d93a:	d505      	bpl.n	800d948 <__sflush_r+0x44>
 800d93c:	6863      	ldr	r3, [r4, #4]
 800d93e:	1ad2      	subs	r2, r2, r3
 800d940:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800d942:	b10b      	cbz	r3, 800d948 <__sflush_r+0x44>
 800d944:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800d946:	1ad2      	subs	r2, r2, r3
 800d948:	2300      	movs	r3, #0
 800d94a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d94c:	6a21      	ldr	r1, [r4, #32]
 800d94e:	4628      	mov	r0, r5
 800d950:	47b0      	blx	r6
 800d952:	1c43      	adds	r3, r0, #1
 800d954:	89a3      	ldrh	r3, [r4, #12]
 800d956:	d106      	bne.n	800d966 <__sflush_r+0x62>
 800d958:	6829      	ldr	r1, [r5, #0]
 800d95a:	291d      	cmp	r1, #29
 800d95c:	d82b      	bhi.n	800d9b6 <__sflush_r+0xb2>
 800d95e:	4a2a      	ldr	r2, [pc, #168]	@ (800da08 <__sflush_r+0x104>)
 800d960:	40ca      	lsrs	r2, r1
 800d962:	07d6      	lsls	r6, r2, #31
 800d964:	d527      	bpl.n	800d9b6 <__sflush_r+0xb2>
 800d966:	2200      	movs	r2, #0
 800d968:	6062      	str	r2, [r4, #4]
 800d96a:	04d9      	lsls	r1, r3, #19
 800d96c:	6922      	ldr	r2, [r4, #16]
 800d96e:	6022      	str	r2, [r4, #0]
 800d970:	d504      	bpl.n	800d97c <__sflush_r+0x78>
 800d972:	1c42      	adds	r2, r0, #1
 800d974:	d101      	bne.n	800d97a <__sflush_r+0x76>
 800d976:	682b      	ldr	r3, [r5, #0]
 800d978:	b903      	cbnz	r3, 800d97c <__sflush_r+0x78>
 800d97a:	6560      	str	r0, [r4, #84]	@ 0x54
 800d97c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d97e:	602f      	str	r7, [r5, #0]
 800d980:	b1b9      	cbz	r1, 800d9b2 <__sflush_r+0xae>
 800d982:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d986:	4299      	cmp	r1, r3
 800d988:	d002      	beq.n	800d990 <__sflush_r+0x8c>
 800d98a:	4628      	mov	r0, r5
 800d98c:	f7ff f9e8 	bl	800cd60 <_free_r>
 800d990:	2300      	movs	r3, #0
 800d992:	6363      	str	r3, [r4, #52]	@ 0x34
 800d994:	e00d      	b.n	800d9b2 <__sflush_r+0xae>
 800d996:	2301      	movs	r3, #1
 800d998:	4628      	mov	r0, r5
 800d99a:	47b0      	blx	r6
 800d99c:	4602      	mov	r2, r0
 800d99e:	1c50      	adds	r0, r2, #1
 800d9a0:	d1c9      	bne.n	800d936 <__sflush_r+0x32>
 800d9a2:	682b      	ldr	r3, [r5, #0]
 800d9a4:	2b00      	cmp	r3, #0
 800d9a6:	d0c6      	beq.n	800d936 <__sflush_r+0x32>
 800d9a8:	2b1d      	cmp	r3, #29
 800d9aa:	d001      	beq.n	800d9b0 <__sflush_r+0xac>
 800d9ac:	2b16      	cmp	r3, #22
 800d9ae:	d11e      	bne.n	800d9ee <__sflush_r+0xea>
 800d9b0:	602f      	str	r7, [r5, #0]
 800d9b2:	2000      	movs	r0, #0
 800d9b4:	e022      	b.n	800d9fc <__sflush_r+0xf8>
 800d9b6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d9ba:	b21b      	sxth	r3, r3
 800d9bc:	e01b      	b.n	800d9f6 <__sflush_r+0xf2>
 800d9be:	690f      	ldr	r7, [r1, #16]
 800d9c0:	2f00      	cmp	r7, #0
 800d9c2:	d0f6      	beq.n	800d9b2 <__sflush_r+0xae>
 800d9c4:	0793      	lsls	r3, r2, #30
 800d9c6:	680e      	ldr	r6, [r1, #0]
 800d9c8:	bf08      	it	eq
 800d9ca:	694b      	ldreq	r3, [r1, #20]
 800d9cc:	600f      	str	r7, [r1, #0]
 800d9ce:	bf18      	it	ne
 800d9d0:	2300      	movne	r3, #0
 800d9d2:	eba6 0807 	sub.w	r8, r6, r7
 800d9d6:	608b      	str	r3, [r1, #8]
 800d9d8:	f1b8 0f00 	cmp.w	r8, #0
 800d9dc:	dde9      	ble.n	800d9b2 <__sflush_r+0xae>
 800d9de:	6a21      	ldr	r1, [r4, #32]
 800d9e0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800d9e2:	4643      	mov	r3, r8
 800d9e4:	463a      	mov	r2, r7
 800d9e6:	4628      	mov	r0, r5
 800d9e8:	47b0      	blx	r6
 800d9ea:	2800      	cmp	r0, #0
 800d9ec:	dc08      	bgt.n	800da00 <__sflush_r+0xfc>
 800d9ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d9f2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d9f6:	81a3      	strh	r3, [r4, #12]
 800d9f8:	f04f 30ff 	mov.w	r0, #4294967295
 800d9fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800da00:	4407      	add	r7, r0
 800da02:	eba8 0800 	sub.w	r8, r8, r0
 800da06:	e7e7      	b.n	800d9d8 <__sflush_r+0xd4>
 800da08:	20400001 	.word	0x20400001

0800da0c <_fflush_r>:
 800da0c:	b538      	push	{r3, r4, r5, lr}
 800da0e:	690b      	ldr	r3, [r1, #16]
 800da10:	4605      	mov	r5, r0
 800da12:	460c      	mov	r4, r1
 800da14:	b913      	cbnz	r3, 800da1c <_fflush_r+0x10>
 800da16:	2500      	movs	r5, #0
 800da18:	4628      	mov	r0, r5
 800da1a:	bd38      	pop	{r3, r4, r5, pc}
 800da1c:	b118      	cbz	r0, 800da26 <_fflush_r+0x1a>
 800da1e:	6a03      	ldr	r3, [r0, #32]
 800da20:	b90b      	cbnz	r3, 800da26 <_fflush_r+0x1a>
 800da22:	f7fe f9bb 	bl	800bd9c <__sinit>
 800da26:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800da2a:	2b00      	cmp	r3, #0
 800da2c:	d0f3      	beq.n	800da16 <_fflush_r+0xa>
 800da2e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800da30:	07d0      	lsls	r0, r2, #31
 800da32:	d404      	bmi.n	800da3e <_fflush_r+0x32>
 800da34:	0599      	lsls	r1, r3, #22
 800da36:	d402      	bmi.n	800da3e <_fflush_r+0x32>
 800da38:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800da3a:	f7fe fb26 	bl	800c08a <__retarget_lock_acquire_recursive>
 800da3e:	4628      	mov	r0, r5
 800da40:	4621      	mov	r1, r4
 800da42:	f7ff ff5f 	bl	800d904 <__sflush_r>
 800da46:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800da48:	07da      	lsls	r2, r3, #31
 800da4a:	4605      	mov	r5, r0
 800da4c:	d4e4      	bmi.n	800da18 <_fflush_r+0xc>
 800da4e:	89a3      	ldrh	r3, [r4, #12]
 800da50:	059b      	lsls	r3, r3, #22
 800da52:	d4e1      	bmi.n	800da18 <_fflush_r+0xc>
 800da54:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800da56:	f7fe fb19 	bl	800c08c <__retarget_lock_release_recursive>
 800da5a:	e7dd      	b.n	800da18 <_fflush_r+0xc>

0800da5c <memmove>:
 800da5c:	4288      	cmp	r0, r1
 800da5e:	b510      	push	{r4, lr}
 800da60:	eb01 0402 	add.w	r4, r1, r2
 800da64:	d902      	bls.n	800da6c <memmove+0x10>
 800da66:	4284      	cmp	r4, r0
 800da68:	4623      	mov	r3, r4
 800da6a:	d807      	bhi.n	800da7c <memmove+0x20>
 800da6c:	1e43      	subs	r3, r0, #1
 800da6e:	42a1      	cmp	r1, r4
 800da70:	d008      	beq.n	800da84 <memmove+0x28>
 800da72:	f811 2b01 	ldrb.w	r2, [r1], #1
 800da76:	f803 2f01 	strb.w	r2, [r3, #1]!
 800da7a:	e7f8      	b.n	800da6e <memmove+0x12>
 800da7c:	4402      	add	r2, r0
 800da7e:	4601      	mov	r1, r0
 800da80:	428a      	cmp	r2, r1
 800da82:	d100      	bne.n	800da86 <memmove+0x2a>
 800da84:	bd10      	pop	{r4, pc}
 800da86:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800da8a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800da8e:	e7f7      	b.n	800da80 <memmove+0x24>

0800da90 <_sbrk_r>:
 800da90:	b538      	push	{r3, r4, r5, lr}
 800da92:	4d06      	ldr	r5, [pc, #24]	@ (800daac <_sbrk_r+0x1c>)
 800da94:	2300      	movs	r3, #0
 800da96:	4604      	mov	r4, r0
 800da98:	4608      	mov	r0, r1
 800da9a:	602b      	str	r3, [r5, #0]
 800da9c:	f7f5 fbc8 	bl	8003230 <_sbrk>
 800daa0:	1c43      	adds	r3, r0, #1
 800daa2:	d102      	bne.n	800daaa <_sbrk_r+0x1a>
 800daa4:	682b      	ldr	r3, [r5, #0]
 800daa6:	b103      	cbz	r3, 800daaa <_sbrk_r+0x1a>
 800daa8:	6023      	str	r3, [r4, #0]
 800daaa:	bd38      	pop	{r3, r4, r5, pc}
 800daac:	20003e7c 	.word	0x20003e7c

0800dab0 <__assert_func>:
 800dab0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800dab2:	4614      	mov	r4, r2
 800dab4:	461a      	mov	r2, r3
 800dab6:	4b09      	ldr	r3, [pc, #36]	@ (800dadc <__assert_func+0x2c>)
 800dab8:	681b      	ldr	r3, [r3, #0]
 800daba:	4605      	mov	r5, r0
 800dabc:	68d8      	ldr	r0, [r3, #12]
 800dabe:	b14c      	cbz	r4, 800dad4 <__assert_func+0x24>
 800dac0:	4b07      	ldr	r3, [pc, #28]	@ (800dae0 <__assert_func+0x30>)
 800dac2:	9100      	str	r1, [sp, #0]
 800dac4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800dac8:	4906      	ldr	r1, [pc, #24]	@ (800dae4 <__assert_func+0x34>)
 800daca:	462b      	mov	r3, r5
 800dacc:	f000 f870 	bl	800dbb0 <fiprintf>
 800dad0:	f000 f880 	bl	800dbd4 <abort>
 800dad4:	4b04      	ldr	r3, [pc, #16]	@ (800dae8 <__assert_func+0x38>)
 800dad6:	461c      	mov	r4, r3
 800dad8:	e7f3      	b.n	800dac2 <__assert_func+0x12>
 800dada:	bf00      	nop
 800dadc:	2000001c 	.word	0x2000001c
 800dae0:	0800ec11 	.word	0x0800ec11
 800dae4:	0800ec1e 	.word	0x0800ec1e
 800dae8:	0800ec4c 	.word	0x0800ec4c

0800daec <_calloc_r>:
 800daec:	b570      	push	{r4, r5, r6, lr}
 800daee:	fba1 5402 	umull	r5, r4, r1, r2
 800daf2:	b934      	cbnz	r4, 800db02 <_calloc_r+0x16>
 800daf4:	4629      	mov	r1, r5
 800daf6:	f7ff f9a7 	bl	800ce48 <_malloc_r>
 800dafa:	4606      	mov	r6, r0
 800dafc:	b928      	cbnz	r0, 800db0a <_calloc_r+0x1e>
 800dafe:	4630      	mov	r0, r6
 800db00:	bd70      	pop	{r4, r5, r6, pc}
 800db02:	220c      	movs	r2, #12
 800db04:	6002      	str	r2, [r0, #0]
 800db06:	2600      	movs	r6, #0
 800db08:	e7f9      	b.n	800dafe <_calloc_r+0x12>
 800db0a:	462a      	mov	r2, r5
 800db0c:	4621      	mov	r1, r4
 800db0e:	f7fe f9e0 	bl	800bed2 <memset>
 800db12:	e7f4      	b.n	800dafe <_calloc_r+0x12>

0800db14 <__ascii_mbtowc>:
 800db14:	b082      	sub	sp, #8
 800db16:	b901      	cbnz	r1, 800db1a <__ascii_mbtowc+0x6>
 800db18:	a901      	add	r1, sp, #4
 800db1a:	b142      	cbz	r2, 800db2e <__ascii_mbtowc+0x1a>
 800db1c:	b14b      	cbz	r3, 800db32 <__ascii_mbtowc+0x1e>
 800db1e:	7813      	ldrb	r3, [r2, #0]
 800db20:	600b      	str	r3, [r1, #0]
 800db22:	7812      	ldrb	r2, [r2, #0]
 800db24:	1e10      	subs	r0, r2, #0
 800db26:	bf18      	it	ne
 800db28:	2001      	movne	r0, #1
 800db2a:	b002      	add	sp, #8
 800db2c:	4770      	bx	lr
 800db2e:	4610      	mov	r0, r2
 800db30:	e7fb      	b.n	800db2a <__ascii_mbtowc+0x16>
 800db32:	f06f 0001 	mvn.w	r0, #1
 800db36:	e7f8      	b.n	800db2a <__ascii_mbtowc+0x16>

0800db38 <_realloc_r>:
 800db38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800db3c:	4607      	mov	r7, r0
 800db3e:	4614      	mov	r4, r2
 800db40:	460d      	mov	r5, r1
 800db42:	b921      	cbnz	r1, 800db4e <_realloc_r+0x16>
 800db44:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800db48:	4611      	mov	r1, r2
 800db4a:	f7ff b97d 	b.w	800ce48 <_malloc_r>
 800db4e:	b92a      	cbnz	r2, 800db5c <_realloc_r+0x24>
 800db50:	f7ff f906 	bl	800cd60 <_free_r>
 800db54:	4625      	mov	r5, r4
 800db56:	4628      	mov	r0, r5
 800db58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800db5c:	f000 f841 	bl	800dbe2 <_malloc_usable_size_r>
 800db60:	4284      	cmp	r4, r0
 800db62:	4606      	mov	r6, r0
 800db64:	d802      	bhi.n	800db6c <_realloc_r+0x34>
 800db66:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800db6a:	d8f4      	bhi.n	800db56 <_realloc_r+0x1e>
 800db6c:	4621      	mov	r1, r4
 800db6e:	4638      	mov	r0, r7
 800db70:	f7ff f96a 	bl	800ce48 <_malloc_r>
 800db74:	4680      	mov	r8, r0
 800db76:	b908      	cbnz	r0, 800db7c <_realloc_r+0x44>
 800db78:	4645      	mov	r5, r8
 800db7a:	e7ec      	b.n	800db56 <_realloc_r+0x1e>
 800db7c:	42b4      	cmp	r4, r6
 800db7e:	4622      	mov	r2, r4
 800db80:	4629      	mov	r1, r5
 800db82:	bf28      	it	cs
 800db84:	4632      	movcs	r2, r6
 800db86:	f7fe fa82 	bl	800c08e <memcpy>
 800db8a:	4629      	mov	r1, r5
 800db8c:	4638      	mov	r0, r7
 800db8e:	f7ff f8e7 	bl	800cd60 <_free_r>
 800db92:	e7f1      	b.n	800db78 <_realloc_r+0x40>

0800db94 <__ascii_wctomb>:
 800db94:	4603      	mov	r3, r0
 800db96:	4608      	mov	r0, r1
 800db98:	b141      	cbz	r1, 800dbac <__ascii_wctomb+0x18>
 800db9a:	2aff      	cmp	r2, #255	@ 0xff
 800db9c:	d904      	bls.n	800dba8 <__ascii_wctomb+0x14>
 800db9e:	228a      	movs	r2, #138	@ 0x8a
 800dba0:	601a      	str	r2, [r3, #0]
 800dba2:	f04f 30ff 	mov.w	r0, #4294967295
 800dba6:	4770      	bx	lr
 800dba8:	700a      	strb	r2, [r1, #0]
 800dbaa:	2001      	movs	r0, #1
 800dbac:	4770      	bx	lr
	...

0800dbb0 <fiprintf>:
 800dbb0:	b40e      	push	{r1, r2, r3}
 800dbb2:	b503      	push	{r0, r1, lr}
 800dbb4:	4601      	mov	r1, r0
 800dbb6:	ab03      	add	r3, sp, #12
 800dbb8:	4805      	ldr	r0, [pc, #20]	@ (800dbd0 <fiprintf+0x20>)
 800dbba:	f853 2b04 	ldr.w	r2, [r3], #4
 800dbbe:	6800      	ldr	r0, [r0, #0]
 800dbc0:	9301      	str	r3, [sp, #4]
 800dbc2:	f000 f83f 	bl	800dc44 <_vfiprintf_r>
 800dbc6:	b002      	add	sp, #8
 800dbc8:	f85d eb04 	ldr.w	lr, [sp], #4
 800dbcc:	b003      	add	sp, #12
 800dbce:	4770      	bx	lr
 800dbd0:	2000001c 	.word	0x2000001c

0800dbd4 <abort>:
 800dbd4:	b508      	push	{r3, lr}
 800dbd6:	2006      	movs	r0, #6
 800dbd8:	f000 fa08 	bl	800dfec <raise>
 800dbdc:	2001      	movs	r0, #1
 800dbde:	f7f5 faaf 	bl	8003140 <_exit>

0800dbe2 <_malloc_usable_size_r>:
 800dbe2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800dbe6:	1f18      	subs	r0, r3, #4
 800dbe8:	2b00      	cmp	r3, #0
 800dbea:	bfbc      	itt	lt
 800dbec:	580b      	ldrlt	r3, [r1, r0]
 800dbee:	18c0      	addlt	r0, r0, r3
 800dbf0:	4770      	bx	lr

0800dbf2 <__sfputc_r>:
 800dbf2:	6893      	ldr	r3, [r2, #8]
 800dbf4:	3b01      	subs	r3, #1
 800dbf6:	2b00      	cmp	r3, #0
 800dbf8:	b410      	push	{r4}
 800dbfa:	6093      	str	r3, [r2, #8]
 800dbfc:	da08      	bge.n	800dc10 <__sfputc_r+0x1e>
 800dbfe:	6994      	ldr	r4, [r2, #24]
 800dc00:	42a3      	cmp	r3, r4
 800dc02:	db01      	blt.n	800dc08 <__sfputc_r+0x16>
 800dc04:	290a      	cmp	r1, #10
 800dc06:	d103      	bne.n	800dc10 <__sfputc_r+0x1e>
 800dc08:	f85d 4b04 	ldr.w	r4, [sp], #4
 800dc0c:	f000 b932 	b.w	800de74 <__swbuf_r>
 800dc10:	6813      	ldr	r3, [r2, #0]
 800dc12:	1c58      	adds	r0, r3, #1
 800dc14:	6010      	str	r0, [r2, #0]
 800dc16:	7019      	strb	r1, [r3, #0]
 800dc18:	4608      	mov	r0, r1
 800dc1a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800dc1e:	4770      	bx	lr

0800dc20 <__sfputs_r>:
 800dc20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dc22:	4606      	mov	r6, r0
 800dc24:	460f      	mov	r7, r1
 800dc26:	4614      	mov	r4, r2
 800dc28:	18d5      	adds	r5, r2, r3
 800dc2a:	42ac      	cmp	r4, r5
 800dc2c:	d101      	bne.n	800dc32 <__sfputs_r+0x12>
 800dc2e:	2000      	movs	r0, #0
 800dc30:	e007      	b.n	800dc42 <__sfputs_r+0x22>
 800dc32:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dc36:	463a      	mov	r2, r7
 800dc38:	4630      	mov	r0, r6
 800dc3a:	f7ff ffda 	bl	800dbf2 <__sfputc_r>
 800dc3e:	1c43      	adds	r3, r0, #1
 800dc40:	d1f3      	bne.n	800dc2a <__sfputs_r+0xa>
 800dc42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800dc44 <_vfiprintf_r>:
 800dc44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dc48:	460d      	mov	r5, r1
 800dc4a:	b09d      	sub	sp, #116	@ 0x74
 800dc4c:	4614      	mov	r4, r2
 800dc4e:	4698      	mov	r8, r3
 800dc50:	4606      	mov	r6, r0
 800dc52:	b118      	cbz	r0, 800dc5c <_vfiprintf_r+0x18>
 800dc54:	6a03      	ldr	r3, [r0, #32]
 800dc56:	b90b      	cbnz	r3, 800dc5c <_vfiprintf_r+0x18>
 800dc58:	f7fe f8a0 	bl	800bd9c <__sinit>
 800dc5c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800dc5e:	07d9      	lsls	r1, r3, #31
 800dc60:	d405      	bmi.n	800dc6e <_vfiprintf_r+0x2a>
 800dc62:	89ab      	ldrh	r3, [r5, #12]
 800dc64:	059a      	lsls	r2, r3, #22
 800dc66:	d402      	bmi.n	800dc6e <_vfiprintf_r+0x2a>
 800dc68:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800dc6a:	f7fe fa0e 	bl	800c08a <__retarget_lock_acquire_recursive>
 800dc6e:	89ab      	ldrh	r3, [r5, #12]
 800dc70:	071b      	lsls	r3, r3, #28
 800dc72:	d501      	bpl.n	800dc78 <_vfiprintf_r+0x34>
 800dc74:	692b      	ldr	r3, [r5, #16]
 800dc76:	b99b      	cbnz	r3, 800dca0 <_vfiprintf_r+0x5c>
 800dc78:	4629      	mov	r1, r5
 800dc7a:	4630      	mov	r0, r6
 800dc7c:	f000 f938 	bl	800def0 <__swsetup_r>
 800dc80:	b170      	cbz	r0, 800dca0 <_vfiprintf_r+0x5c>
 800dc82:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800dc84:	07dc      	lsls	r4, r3, #31
 800dc86:	d504      	bpl.n	800dc92 <_vfiprintf_r+0x4e>
 800dc88:	f04f 30ff 	mov.w	r0, #4294967295
 800dc8c:	b01d      	add	sp, #116	@ 0x74
 800dc8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dc92:	89ab      	ldrh	r3, [r5, #12]
 800dc94:	0598      	lsls	r0, r3, #22
 800dc96:	d4f7      	bmi.n	800dc88 <_vfiprintf_r+0x44>
 800dc98:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800dc9a:	f7fe f9f7 	bl	800c08c <__retarget_lock_release_recursive>
 800dc9e:	e7f3      	b.n	800dc88 <_vfiprintf_r+0x44>
 800dca0:	2300      	movs	r3, #0
 800dca2:	9309      	str	r3, [sp, #36]	@ 0x24
 800dca4:	2320      	movs	r3, #32
 800dca6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800dcaa:	f8cd 800c 	str.w	r8, [sp, #12]
 800dcae:	2330      	movs	r3, #48	@ 0x30
 800dcb0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800de60 <_vfiprintf_r+0x21c>
 800dcb4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800dcb8:	f04f 0901 	mov.w	r9, #1
 800dcbc:	4623      	mov	r3, r4
 800dcbe:	469a      	mov	sl, r3
 800dcc0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800dcc4:	b10a      	cbz	r2, 800dcca <_vfiprintf_r+0x86>
 800dcc6:	2a25      	cmp	r2, #37	@ 0x25
 800dcc8:	d1f9      	bne.n	800dcbe <_vfiprintf_r+0x7a>
 800dcca:	ebba 0b04 	subs.w	fp, sl, r4
 800dcce:	d00b      	beq.n	800dce8 <_vfiprintf_r+0xa4>
 800dcd0:	465b      	mov	r3, fp
 800dcd2:	4622      	mov	r2, r4
 800dcd4:	4629      	mov	r1, r5
 800dcd6:	4630      	mov	r0, r6
 800dcd8:	f7ff ffa2 	bl	800dc20 <__sfputs_r>
 800dcdc:	3001      	adds	r0, #1
 800dcde:	f000 80a7 	beq.w	800de30 <_vfiprintf_r+0x1ec>
 800dce2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800dce4:	445a      	add	r2, fp
 800dce6:	9209      	str	r2, [sp, #36]	@ 0x24
 800dce8:	f89a 3000 	ldrb.w	r3, [sl]
 800dcec:	2b00      	cmp	r3, #0
 800dcee:	f000 809f 	beq.w	800de30 <_vfiprintf_r+0x1ec>
 800dcf2:	2300      	movs	r3, #0
 800dcf4:	f04f 32ff 	mov.w	r2, #4294967295
 800dcf8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800dcfc:	f10a 0a01 	add.w	sl, sl, #1
 800dd00:	9304      	str	r3, [sp, #16]
 800dd02:	9307      	str	r3, [sp, #28]
 800dd04:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800dd08:	931a      	str	r3, [sp, #104]	@ 0x68
 800dd0a:	4654      	mov	r4, sl
 800dd0c:	2205      	movs	r2, #5
 800dd0e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dd12:	4853      	ldr	r0, [pc, #332]	@ (800de60 <_vfiprintf_r+0x21c>)
 800dd14:	f7f2 fa5c 	bl	80001d0 <memchr>
 800dd18:	9a04      	ldr	r2, [sp, #16]
 800dd1a:	b9d8      	cbnz	r0, 800dd54 <_vfiprintf_r+0x110>
 800dd1c:	06d1      	lsls	r1, r2, #27
 800dd1e:	bf44      	itt	mi
 800dd20:	2320      	movmi	r3, #32
 800dd22:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800dd26:	0713      	lsls	r3, r2, #28
 800dd28:	bf44      	itt	mi
 800dd2a:	232b      	movmi	r3, #43	@ 0x2b
 800dd2c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800dd30:	f89a 3000 	ldrb.w	r3, [sl]
 800dd34:	2b2a      	cmp	r3, #42	@ 0x2a
 800dd36:	d015      	beq.n	800dd64 <_vfiprintf_r+0x120>
 800dd38:	9a07      	ldr	r2, [sp, #28]
 800dd3a:	4654      	mov	r4, sl
 800dd3c:	2000      	movs	r0, #0
 800dd3e:	f04f 0c0a 	mov.w	ip, #10
 800dd42:	4621      	mov	r1, r4
 800dd44:	f811 3b01 	ldrb.w	r3, [r1], #1
 800dd48:	3b30      	subs	r3, #48	@ 0x30
 800dd4a:	2b09      	cmp	r3, #9
 800dd4c:	d94b      	bls.n	800dde6 <_vfiprintf_r+0x1a2>
 800dd4e:	b1b0      	cbz	r0, 800dd7e <_vfiprintf_r+0x13a>
 800dd50:	9207      	str	r2, [sp, #28]
 800dd52:	e014      	b.n	800dd7e <_vfiprintf_r+0x13a>
 800dd54:	eba0 0308 	sub.w	r3, r0, r8
 800dd58:	fa09 f303 	lsl.w	r3, r9, r3
 800dd5c:	4313      	orrs	r3, r2
 800dd5e:	9304      	str	r3, [sp, #16]
 800dd60:	46a2      	mov	sl, r4
 800dd62:	e7d2      	b.n	800dd0a <_vfiprintf_r+0xc6>
 800dd64:	9b03      	ldr	r3, [sp, #12]
 800dd66:	1d19      	adds	r1, r3, #4
 800dd68:	681b      	ldr	r3, [r3, #0]
 800dd6a:	9103      	str	r1, [sp, #12]
 800dd6c:	2b00      	cmp	r3, #0
 800dd6e:	bfbb      	ittet	lt
 800dd70:	425b      	neglt	r3, r3
 800dd72:	f042 0202 	orrlt.w	r2, r2, #2
 800dd76:	9307      	strge	r3, [sp, #28]
 800dd78:	9307      	strlt	r3, [sp, #28]
 800dd7a:	bfb8      	it	lt
 800dd7c:	9204      	strlt	r2, [sp, #16]
 800dd7e:	7823      	ldrb	r3, [r4, #0]
 800dd80:	2b2e      	cmp	r3, #46	@ 0x2e
 800dd82:	d10a      	bne.n	800dd9a <_vfiprintf_r+0x156>
 800dd84:	7863      	ldrb	r3, [r4, #1]
 800dd86:	2b2a      	cmp	r3, #42	@ 0x2a
 800dd88:	d132      	bne.n	800ddf0 <_vfiprintf_r+0x1ac>
 800dd8a:	9b03      	ldr	r3, [sp, #12]
 800dd8c:	1d1a      	adds	r2, r3, #4
 800dd8e:	681b      	ldr	r3, [r3, #0]
 800dd90:	9203      	str	r2, [sp, #12]
 800dd92:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800dd96:	3402      	adds	r4, #2
 800dd98:	9305      	str	r3, [sp, #20]
 800dd9a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800de70 <_vfiprintf_r+0x22c>
 800dd9e:	7821      	ldrb	r1, [r4, #0]
 800dda0:	2203      	movs	r2, #3
 800dda2:	4650      	mov	r0, sl
 800dda4:	f7f2 fa14 	bl	80001d0 <memchr>
 800dda8:	b138      	cbz	r0, 800ddba <_vfiprintf_r+0x176>
 800ddaa:	9b04      	ldr	r3, [sp, #16]
 800ddac:	eba0 000a 	sub.w	r0, r0, sl
 800ddb0:	2240      	movs	r2, #64	@ 0x40
 800ddb2:	4082      	lsls	r2, r0
 800ddb4:	4313      	orrs	r3, r2
 800ddb6:	3401      	adds	r4, #1
 800ddb8:	9304      	str	r3, [sp, #16]
 800ddba:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ddbe:	4829      	ldr	r0, [pc, #164]	@ (800de64 <_vfiprintf_r+0x220>)
 800ddc0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ddc4:	2206      	movs	r2, #6
 800ddc6:	f7f2 fa03 	bl	80001d0 <memchr>
 800ddca:	2800      	cmp	r0, #0
 800ddcc:	d03f      	beq.n	800de4e <_vfiprintf_r+0x20a>
 800ddce:	4b26      	ldr	r3, [pc, #152]	@ (800de68 <_vfiprintf_r+0x224>)
 800ddd0:	bb1b      	cbnz	r3, 800de1a <_vfiprintf_r+0x1d6>
 800ddd2:	9b03      	ldr	r3, [sp, #12]
 800ddd4:	3307      	adds	r3, #7
 800ddd6:	f023 0307 	bic.w	r3, r3, #7
 800ddda:	3308      	adds	r3, #8
 800dddc:	9303      	str	r3, [sp, #12]
 800ddde:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dde0:	443b      	add	r3, r7
 800dde2:	9309      	str	r3, [sp, #36]	@ 0x24
 800dde4:	e76a      	b.n	800dcbc <_vfiprintf_r+0x78>
 800dde6:	fb0c 3202 	mla	r2, ip, r2, r3
 800ddea:	460c      	mov	r4, r1
 800ddec:	2001      	movs	r0, #1
 800ddee:	e7a8      	b.n	800dd42 <_vfiprintf_r+0xfe>
 800ddf0:	2300      	movs	r3, #0
 800ddf2:	3401      	adds	r4, #1
 800ddf4:	9305      	str	r3, [sp, #20]
 800ddf6:	4619      	mov	r1, r3
 800ddf8:	f04f 0c0a 	mov.w	ip, #10
 800ddfc:	4620      	mov	r0, r4
 800ddfe:	f810 2b01 	ldrb.w	r2, [r0], #1
 800de02:	3a30      	subs	r2, #48	@ 0x30
 800de04:	2a09      	cmp	r2, #9
 800de06:	d903      	bls.n	800de10 <_vfiprintf_r+0x1cc>
 800de08:	2b00      	cmp	r3, #0
 800de0a:	d0c6      	beq.n	800dd9a <_vfiprintf_r+0x156>
 800de0c:	9105      	str	r1, [sp, #20]
 800de0e:	e7c4      	b.n	800dd9a <_vfiprintf_r+0x156>
 800de10:	fb0c 2101 	mla	r1, ip, r1, r2
 800de14:	4604      	mov	r4, r0
 800de16:	2301      	movs	r3, #1
 800de18:	e7f0      	b.n	800ddfc <_vfiprintf_r+0x1b8>
 800de1a:	ab03      	add	r3, sp, #12
 800de1c:	9300      	str	r3, [sp, #0]
 800de1e:	462a      	mov	r2, r5
 800de20:	4b12      	ldr	r3, [pc, #72]	@ (800de6c <_vfiprintf_r+0x228>)
 800de22:	a904      	add	r1, sp, #16
 800de24:	4630      	mov	r0, r6
 800de26:	f7fd fb77 	bl	800b518 <_printf_float>
 800de2a:	4607      	mov	r7, r0
 800de2c:	1c78      	adds	r0, r7, #1
 800de2e:	d1d6      	bne.n	800ddde <_vfiprintf_r+0x19a>
 800de30:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800de32:	07d9      	lsls	r1, r3, #31
 800de34:	d405      	bmi.n	800de42 <_vfiprintf_r+0x1fe>
 800de36:	89ab      	ldrh	r3, [r5, #12]
 800de38:	059a      	lsls	r2, r3, #22
 800de3a:	d402      	bmi.n	800de42 <_vfiprintf_r+0x1fe>
 800de3c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800de3e:	f7fe f925 	bl	800c08c <__retarget_lock_release_recursive>
 800de42:	89ab      	ldrh	r3, [r5, #12]
 800de44:	065b      	lsls	r3, r3, #25
 800de46:	f53f af1f 	bmi.w	800dc88 <_vfiprintf_r+0x44>
 800de4a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800de4c:	e71e      	b.n	800dc8c <_vfiprintf_r+0x48>
 800de4e:	ab03      	add	r3, sp, #12
 800de50:	9300      	str	r3, [sp, #0]
 800de52:	462a      	mov	r2, r5
 800de54:	4b05      	ldr	r3, [pc, #20]	@ (800de6c <_vfiprintf_r+0x228>)
 800de56:	a904      	add	r1, sp, #16
 800de58:	4630      	mov	r0, r6
 800de5a:	f7fd fdf5 	bl	800ba48 <_printf_i>
 800de5e:	e7e4      	b.n	800de2a <_vfiprintf_r+0x1e6>
 800de60:	0800ebf6 	.word	0x0800ebf6
 800de64:	0800ec00 	.word	0x0800ec00
 800de68:	0800b519 	.word	0x0800b519
 800de6c:	0800dc21 	.word	0x0800dc21
 800de70:	0800ebfc 	.word	0x0800ebfc

0800de74 <__swbuf_r>:
 800de74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800de76:	460e      	mov	r6, r1
 800de78:	4614      	mov	r4, r2
 800de7a:	4605      	mov	r5, r0
 800de7c:	b118      	cbz	r0, 800de86 <__swbuf_r+0x12>
 800de7e:	6a03      	ldr	r3, [r0, #32]
 800de80:	b90b      	cbnz	r3, 800de86 <__swbuf_r+0x12>
 800de82:	f7fd ff8b 	bl	800bd9c <__sinit>
 800de86:	69a3      	ldr	r3, [r4, #24]
 800de88:	60a3      	str	r3, [r4, #8]
 800de8a:	89a3      	ldrh	r3, [r4, #12]
 800de8c:	071a      	lsls	r2, r3, #28
 800de8e:	d501      	bpl.n	800de94 <__swbuf_r+0x20>
 800de90:	6923      	ldr	r3, [r4, #16]
 800de92:	b943      	cbnz	r3, 800dea6 <__swbuf_r+0x32>
 800de94:	4621      	mov	r1, r4
 800de96:	4628      	mov	r0, r5
 800de98:	f000 f82a 	bl	800def0 <__swsetup_r>
 800de9c:	b118      	cbz	r0, 800dea6 <__swbuf_r+0x32>
 800de9e:	f04f 37ff 	mov.w	r7, #4294967295
 800dea2:	4638      	mov	r0, r7
 800dea4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800dea6:	6823      	ldr	r3, [r4, #0]
 800dea8:	6922      	ldr	r2, [r4, #16]
 800deaa:	1a98      	subs	r0, r3, r2
 800deac:	6963      	ldr	r3, [r4, #20]
 800deae:	b2f6      	uxtb	r6, r6
 800deb0:	4283      	cmp	r3, r0
 800deb2:	4637      	mov	r7, r6
 800deb4:	dc05      	bgt.n	800dec2 <__swbuf_r+0x4e>
 800deb6:	4621      	mov	r1, r4
 800deb8:	4628      	mov	r0, r5
 800deba:	f7ff fda7 	bl	800da0c <_fflush_r>
 800debe:	2800      	cmp	r0, #0
 800dec0:	d1ed      	bne.n	800de9e <__swbuf_r+0x2a>
 800dec2:	68a3      	ldr	r3, [r4, #8]
 800dec4:	3b01      	subs	r3, #1
 800dec6:	60a3      	str	r3, [r4, #8]
 800dec8:	6823      	ldr	r3, [r4, #0]
 800deca:	1c5a      	adds	r2, r3, #1
 800decc:	6022      	str	r2, [r4, #0]
 800dece:	701e      	strb	r6, [r3, #0]
 800ded0:	6962      	ldr	r2, [r4, #20]
 800ded2:	1c43      	adds	r3, r0, #1
 800ded4:	429a      	cmp	r2, r3
 800ded6:	d004      	beq.n	800dee2 <__swbuf_r+0x6e>
 800ded8:	89a3      	ldrh	r3, [r4, #12]
 800deda:	07db      	lsls	r3, r3, #31
 800dedc:	d5e1      	bpl.n	800dea2 <__swbuf_r+0x2e>
 800dede:	2e0a      	cmp	r6, #10
 800dee0:	d1df      	bne.n	800dea2 <__swbuf_r+0x2e>
 800dee2:	4621      	mov	r1, r4
 800dee4:	4628      	mov	r0, r5
 800dee6:	f7ff fd91 	bl	800da0c <_fflush_r>
 800deea:	2800      	cmp	r0, #0
 800deec:	d0d9      	beq.n	800dea2 <__swbuf_r+0x2e>
 800deee:	e7d6      	b.n	800de9e <__swbuf_r+0x2a>

0800def0 <__swsetup_r>:
 800def0:	b538      	push	{r3, r4, r5, lr}
 800def2:	4b29      	ldr	r3, [pc, #164]	@ (800df98 <__swsetup_r+0xa8>)
 800def4:	4605      	mov	r5, r0
 800def6:	6818      	ldr	r0, [r3, #0]
 800def8:	460c      	mov	r4, r1
 800defa:	b118      	cbz	r0, 800df04 <__swsetup_r+0x14>
 800defc:	6a03      	ldr	r3, [r0, #32]
 800defe:	b90b      	cbnz	r3, 800df04 <__swsetup_r+0x14>
 800df00:	f7fd ff4c 	bl	800bd9c <__sinit>
 800df04:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800df08:	0719      	lsls	r1, r3, #28
 800df0a:	d422      	bmi.n	800df52 <__swsetup_r+0x62>
 800df0c:	06da      	lsls	r2, r3, #27
 800df0e:	d407      	bmi.n	800df20 <__swsetup_r+0x30>
 800df10:	2209      	movs	r2, #9
 800df12:	602a      	str	r2, [r5, #0]
 800df14:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800df18:	81a3      	strh	r3, [r4, #12]
 800df1a:	f04f 30ff 	mov.w	r0, #4294967295
 800df1e:	e033      	b.n	800df88 <__swsetup_r+0x98>
 800df20:	0758      	lsls	r0, r3, #29
 800df22:	d512      	bpl.n	800df4a <__swsetup_r+0x5a>
 800df24:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800df26:	b141      	cbz	r1, 800df3a <__swsetup_r+0x4a>
 800df28:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800df2c:	4299      	cmp	r1, r3
 800df2e:	d002      	beq.n	800df36 <__swsetup_r+0x46>
 800df30:	4628      	mov	r0, r5
 800df32:	f7fe ff15 	bl	800cd60 <_free_r>
 800df36:	2300      	movs	r3, #0
 800df38:	6363      	str	r3, [r4, #52]	@ 0x34
 800df3a:	89a3      	ldrh	r3, [r4, #12]
 800df3c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800df40:	81a3      	strh	r3, [r4, #12]
 800df42:	2300      	movs	r3, #0
 800df44:	6063      	str	r3, [r4, #4]
 800df46:	6923      	ldr	r3, [r4, #16]
 800df48:	6023      	str	r3, [r4, #0]
 800df4a:	89a3      	ldrh	r3, [r4, #12]
 800df4c:	f043 0308 	orr.w	r3, r3, #8
 800df50:	81a3      	strh	r3, [r4, #12]
 800df52:	6923      	ldr	r3, [r4, #16]
 800df54:	b94b      	cbnz	r3, 800df6a <__swsetup_r+0x7a>
 800df56:	89a3      	ldrh	r3, [r4, #12]
 800df58:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800df5c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800df60:	d003      	beq.n	800df6a <__swsetup_r+0x7a>
 800df62:	4621      	mov	r1, r4
 800df64:	4628      	mov	r0, r5
 800df66:	f000 f883 	bl	800e070 <__smakebuf_r>
 800df6a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800df6e:	f013 0201 	ands.w	r2, r3, #1
 800df72:	d00a      	beq.n	800df8a <__swsetup_r+0x9a>
 800df74:	2200      	movs	r2, #0
 800df76:	60a2      	str	r2, [r4, #8]
 800df78:	6962      	ldr	r2, [r4, #20]
 800df7a:	4252      	negs	r2, r2
 800df7c:	61a2      	str	r2, [r4, #24]
 800df7e:	6922      	ldr	r2, [r4, #16]
 800df80:	b942      	cbnz	r2, 800df94 <__swsetup_r+0xa4>
 800df82:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800df86:	d1c5      	bne.n	800df14 <__swsetup_r+0x24>
 800df88:	bd38      	pop	{r3, r4, r5, pc}
 800df8a:	0799      	lsls	r1, r3, #30
 800df8c:	bf58      	it	pl
 800df8e:	6962      	ldrpl	r2, [r4, #20]
 800df90:	60a2      	str	r2, [r4, #8]
 800df92:	e7f4      	b.n	800df7e <__swsetup_r+0x8e>
 800df94:	2000      	movs	r0, #0
 800df96:	e7f7      	b.n	800df88 <__swsetup_r+0x98>
 800df98:	2000001c 	.word	0x2000001c

0800df9c <_raise_r>:
 800df9c:	291f      	cmp	r1, #31
 800df9e:	b538      	push	{r3, r4, r5, lr}
 800dfa0:	4605      	mov	r5, r0
 800dfa2:	460c      	mov	r4, r1
 800dfa4:	d904      	bls.n	800dfb0 <_raise_r+0x14>
 800dfa6:	2316      	movs	r3, #22
 800dfa8:	6003      	str	r3, [r0, #0]
 800dfaa:	f04f 30ff 	mov.w	r0, #4294967295
 800dfae:	bd38      	pop	{r3, r4, r5, pc}
 800dfb0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800dfb2:	b112      	cbz	r2, 800dfba <_raise_r+0x1e>
 800dfb4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800dfb8:	b94b      	cbnz	r3, 800dfce <_raise_r+0x32>
 800dfba:	4628      	mov	r0, r5
 800dfbc:	f000 f830 	bl	800e020 <_getpid_r>
 800dfc0:	4622      	mov	r2, r4
 800dfc2:	4601      	mov	r1, r0
 800dfc4:	4628      	mov	r0, r5
 800dfc6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800dfca:	f000 b817 	b.w	800dffc <_kill_r>
 800dfce:	2b01      	cmp	r3, #1
 800dfd0:	d00a      	beq.n	800dfe8 <_raise_r+0x4c>
 800dfd2:	1c59      	adds	r1, r3, #1
 800dfd4:	d103      	bne.n	800dfde <_raise_r+0x42>
 800dfd6:	2316      	movs	r3, #22
 800dfd8:	6003      	str	r3, [r0, #0]
 800dfda:	2001      	movs	r0, #1
 800dfdc:	e7e7      	b.n	800dfae <_raise_r+0x12>
 800dfde:	2100      	movs	r1, #0
 800dfe0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800dfe4:	4620      	mov	r0, r4
 800dfe6:	4798      	blx	r3
 800dfe8:	2000      	movs	r0, #0
 800dfea:	e7e0      	b.n	800dfae <_raise_r+0x12>

0800dfec <raise>:
 800dfec:	4b02      	ldr	r3, [pc, #8]	@ (800dff8 <raise+0xc>)
 800dfee:	4601      	mov	r1, r0
 800dff0:	6818      	ldr	r0, [r3, #0]
 800dff2:	f7ff bfd3 	b.w	800df9c <_raise_r>
 800dff6:	bf00      	nop
 800dff8:	2000001c 	.word	0x2000001c

0800dffc <_kill_r>:
 800dffc:	b538      	push	{r3, r4, r5, lr}
 800dffe:	4d07      	ldr	r5, [pc, #28]	@ (800e01c <_kill_r+0x20>)
 800e000:	2300      	movs	r3, #0
 800e002:	4604      	mov	r4, r0
 800e004:	4608      	mov	r0, r1
 800e006:	4611      	mov	r1, r2
 800e008:	602b      	str	r3, [r5, #0]
 800e00a:	f7f5 f889 	bl	8003120 <_kill>
 800e00e:	1c43      	adds	r3, r0, #1
 800e010:	d102      	bne.n	800e018 <_kill_r+0x1c>
 800e012:	682b      	ldr	r3, [r5, #0]
 800e014:	b103      	cbz	r3, 800e018 <_kill_r+0x1c>
 800e016:	6023      	str	r3, [r4, #0]
 800e018:	bd38      	pop	{r3, r4, r5, pc}
 800e01a:	bf00      	nop
 800e01c:	20003e7c 	.word	0x20003e7c

0800e020 <_getpid_r>:
 800e020:	f7f5 b876 	b.w	8003110 <_getpid>

0800e024 <__swhatbuf_r>:
 800e024:	b570      	push	{r4, r5, r6, lr}
 800e026:	460c      	mov	r4, r1
 800e028:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e02c:	2900      	cmp	r1, #0
 800e02e:	b096      	sub	sp, #88	@ 0x58
 800e030:	4615      	mov	r5, r2
 800e032:	461e      	mov	r6, r3
 800e034:	da0d      	bge.n	800e052 <__swhatbuf_r+0x2e>
 800e036:	89a3      	ldrh	r3, [r4, #12]
 800e038:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800e03c:	f04f 0100 	mov.w	r1, #0
 800e040:	bf14      	ite	ne
 800e042:	2340      	movne	r3, #64	@ 0x40
 800e044:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800e048:	2000      	movs	r0, #0
 800e04a:	6031      	str	r1, [r6, #0]
 800e04c:	602b      	str	r3, [r5, #0]
 800e04e:	b016      	add	sp, #88	@ 0x58
 800e050:	bd70      	pop	{r4, r5, r6, pc}
 800e052:	466a      	mov	r2, sp
 800e054:	f000 f848 	bl	800e0e8 <_fstat_r>
 800e058:	2800      	cmp	r0, #0
 800e05a:	dbec      	blt.n	800e036 <__swhatbuf_r+0x12>
 800e05c:	9901      	ldr	r1, [sp, #4]
 800e05e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800e062:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800e066:	4259      	negs	r1, r3
 800e068:	4159      	adcs	r1, r3
 800e06a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e06e:	e7eb      	b.n	800e048 <__swhatbuf_r+0x24>

0800e070 <__smakebuf_r>:
 800e070:	898b      	ldrh	r3, [r1, #12]
 800e072:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e074:	079d      	lsls	r5, r3, #30
 800e076:	4606      	mov	r6, r0
 800e078:	460c      	mov	r4, r1
 800e07a:	d507      	bpl.n	800e08c <__smakebuf_r+0x1c>
 800e07c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800e080:	6023      	str	r3, [r4, #0]
 800e082:	6123      	str	r3, [r4, #16]
 800e084:	2301      	movs	r3, #1
 800e086:	6163      	str	r3, [r4, #20]
 800e088:	b003      	add	sp, #12
 800e08a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e08c:	ab01      	add	r3, sp, #4
 800e08e:	466a      	mov	r2, sp
 800e090:	f7ff ffc8 	bl	800e024 <__swhatbuf_r>
 800e094:	9f00      	ldr	r7, [sp, #0]
 800e096:	4605      	mov	r5, r0
 800e098:	4639      	mov	r1, r7
 800e09a:	4630      	mov	r0, r6
 800e09c:	f7fe fed4 	bl	800ce48 <_malloc_r>
 800e0a0:	b948      	cbnz	r0, 800e0b6 <__smakebuf_r+0x46>
 800e0a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e0a6:	059a      	lsls	r2, r3, #22
 800e0a8:	d4ee      	bmi.n	800e088 <__smakebuf_r+0x18>
 800e0aa:	f023 0303 	bic.w	r3, r3, #3
 800e0ae:	f043 0302 	orr.w	r3, r3, #2
 800e0b2:	81a3      	strh	r3, [r4, #12]
 800e0b4:	e7e2      	b.n	800e07c <__smakebuf_r+0xc>
 800e0b6:	89a3      	ldrh	r3, [r4, #12]
 800e0b8:	6020      	str	r0, [r4, #0]
 800e0ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e0be:	81a3      	strh	r3, [r4, #12]
 800e0c0:	9b01      	ldr	r3, [sp, #4]
 800e0c2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800e0c6:	b15b      	cbz	r3, 800e0e0 <__smakebuf_r+0x70>
 800e0c8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e0cc:	4630      	mov	r0, r6
 800e0ce:	f000 f81d 	bl	800e10c <_isatty_r>
 800e0d2:	b128      	cbz	r0, 800e0e0 <__smakebuf_r+0x70>
 800e0d4:	89a3      	ldrh	r3, [r4, #12]
 800e0d6:	f023 0303 	bic.w	r3, r3, #3
 800e0da:	f043 0301 	orr.w	r3, r3, #1
 800e0de:	81a3      	strh	r3, [r4, #12]
 800e0e0:	89a3      	ldrh	r3, [r4, #12]
 800e0e2:	431d      	orrs	r5, r3
 800e0e4:	81a5      	strh	r5, [r4, #12]
 800e0e6:	e7cf      	b.n	800e088 <__smakebuf_r+0x18>

0800e0e8 <_fstat_r>:
 800e0e8:	b538      	push	{r3, r4, r5, lr}
 800e0ea:	4d07      	ldr	r5, [pc, #28]	@ (800e108 <_fstat_r+0x20>)
 800e0ec:	2300      	movs	r3, #0
 800e0ee:	4604      	mov	r4, r0
 800e0f0:	4608      	mov	r0, r1
 800e0f2:	4611      	mov	r1, r2
 800e0f4:	602b      	str	r3, [r5, #0]
 800e0f6:	f7f5 f873 	bl	80031e0 <_fstat>
 800e0fa:	1c43      	adds	r3, r0, #1
 800e0fc:	d102      	bne.n	800e104 <_fstat_r+0x1c>
 800e0fe:	682b      	ldr	r3, [r5, #0]
 800e100:	b103      	cbz	r3, 800e104 <_fstat_r+0x1c>
 800e102:	6023      	str	r3, [r4, #0]
 800e104:	bd38      	pop	{r3, r4, r5, pc}
 800e106:	bf00      	nop
 800e108:	20003e7c 	.word	0x20003e7c

0800e10c <_isatty_r>:
 800e10c:	b538      	push	{r3, r4, r5, lr}
 800e10e:	4d06      	ldr	r5, [pc, #24]	@ (800e128 <_isatty_r+0x1c>)
 800e110:	2300      	movs	r3, #0
 800e112:	4604      	mov	r4, r0
 800e114:	4608      	mov	r0, r1
 800e116:	602b      	str	r3, [r5, #0]
 800e118:	f7f5 f872 	bl	8003200 <_isatty>
 800e11c:	1c43      	adds	r3, r0, #1
 800e11e:	d102      	bne.n	800e126 <_isatty_r+0x1a>
 800e120:	682b      	ldr	r3, [r5, #0]
 800e122:	b103      	cbz	r3, 800e126 <_isatty_r+0x1a>
 800e124:	6023      	str	r3, [r4, #0]
 800e126:	bd38      	pop	{r3, r4, r5, pc}
 800e128:	20003e7c 	.word	0x20003e7c

0800e12c <_init>:
 800e12c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e12e:	bf00      	nop
 800e130:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e132:	bc08      	pop	{r3}
 800e134:	469e      	mov	lr, r3
 800e136:	4770      	bx	lr

0800e138 <_fini>:
 800e138:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e13a:	bf00      	nop
 800e13c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e13e:	bc08      	pop	{r3}
 800e140:	469e      	mov	lr, r3
 800e142:	4770      	bx	lr
