C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\bin64\m_generic.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  E:\Github_Repos\SF2_MKR_KIT_Connections\SF2_MKR_KIT_Connections\synthesis   -part M2S010  -package TQ144  -grade STD    -continue_on_error -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -microsemi_enhanced_flow 1 -RWCheckOnRam 0 -summaryfile E:\Github_Repos\SF2_MKR_KIT_Connections\SF2_MKR_KIT_Connections\synthesis\synlog\report\Connection_system_fpga_mapper.xml -merge_inferred_clocks 0  -top_level_module  work.Connection_system  -licensetype  synplifypro_actel  -flow mapping  -mp  4  -prjfile  E:\Github_Repos\SF2_MKR_KIT_Connections\SF2_MKR_KIT_Connections\synthesis\scratchproject.prs  -implementation  synthesis  -multisrs  -ovm  E:\Github_Repos\SF2_MKR_KIT_Connections\SF2_MKR_KIT_Connections\synthesis\Connection_system.vm   -freq 100.000   -tcl  E:\Github_Repos\SF2_MKR_KIT_Connections\SF2_MKR_KIT_Connections\designer\Connection_system\synthesis.fdc  E:\Github_Repos\SF2_MKR_KIT_Connections\SF2_MKR_KIT_Connections\synthesis\synwork\Connection_system_prem.srd  -sap  E:\Github_Repos\SF2_MKR_KIT_Connections\SF2_MKR_KIT_Connections\synthesis\Connection_system.sap  -otap  E:\Github_Repos\SF2_MKR_KIT_Connections\SF2_MKR_KIT_Connections\synthesis\Connection_system.tap  -omap  E:\Github_Repos\SF2_MKR_KIT_Connections\SF2_MKR_KIT_Connections\synthesis\Connection_system.map  -devicelib  C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.v  -sap  E:\Github_Repos\SF2_MKR_KIT_Connections\SF2_MKR_KIT_Connections\synthesis\Connection_system.sap  -ologparam  E:\Github_Repos\SF2_MKR_KIT_Connections\SF2_MKR_KIT_Connections\synthesis\syntmp\Connection_system.plg  -osyn  E:\Github_Repos\SF2_MKR_KIT_Connections\SF2_MKR_KIT_Connections\synthesis\Connection_system.srm  -prjdir  E:\Github_Repos\SF2_MKR_KIT_Connections\SF2_MKR_KIT_Connections\synthesis\  -prjname  Connection_system_syn  -log  E:\Github_Repos\SF2_MKR_KIT_Connections\SF2_MKR_KIT_Connections\synthesis\synlog\Connection_system_fpga_mapper.srr  -sn  2018.03  -jobname  "fpga_mapper" 
relcom:C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\bin64\m_generic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\synthesis -part M2S010 -package TQ144 -grade STD -continue_on_error -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -microsemi_enhanced_flow 1 -RWCheckOnRam 0 -summaryfile ..\synlog\report\Connection_system_fpga_mapper.xml -merge_inferred_clocks 0 -top_level_module work.Connection_system -licensetype synplifypro_actel -flow mapping -mp 4 -prjfile ..\scratchproject.prs -implementation synthesis -multisrs -ovm ..\Connection_system.vm -freq 100.000 -tcl ..\..\designer\Connection_system\synthesis.fdc ..\synwork\Connection_system_prem.srd -sap ..\Connection_system.sap -otap ..\Connection_system.tap -omap ..\Connection_system.map -devicelib C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.v -sap ..\Connection_system.sap -ologparam Connection_system.plg -osyn ..\Connection_system.srm -prjdir ..\ -prjname Connection_system_syn -log ..\synlog\Connection_system_fpga_mapper.srr -sn 2018.03 -jobname "fpga_mapper"
rc:1 success:1 runtime:5
file:..\scratchproject.prs|io:o|time:1585468188|size:6054|exec:0|csum:
file:..\Connection_system.vm|io:o|time:1585468196|size:418829|exec:0|csum:
file:..\..\designer\Connection_system\synthesis.fdc|io:i|time:1585468187|size:54|exec:0|csum:F71E80B051E454D48731A0D20759900D
file:..\synwork\Connection_system_prem.srd|io:i|time:1585468191|size:146086|exec:0|csum:21632B8C100BC391D1CB1BBCED9AC7D6
file:..\Connection_system.sap|io:o|time:1585468192|size:3779|exec:0|csum:
file:..\Connection_system.tap|io:o|time:0|size:-1|exec:0|csum:
file:..\Connection_system.map|io:o|time:1585468197|size:28|exec:0|csum:
file:C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.v|io:i|time:1545375133|size:16417|exec:0|csum:6A584D9435DB98E6C5383F587B4BA27F
file:..\Connection_system.sap|io:o|time:1585468192|size:3779|exec:0|csum:
file:Connection_system.plg|io:o|time:1585468197|size:2403|exec:0|csum:
file:..\Connection_system.srm|io:o|time:1585468196|size:18409|exec:0|csum:
file:..\synlog\Connection_system_fpga_mapper.srr|io:o|time:1585468197|size:63669|exec:0|csum:
file:C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\bin64\m_generic.exe|io:i|time:1545375129|size:35620864|exec:1|csum:AFC1D03A121E8E2C0389EDEDDE1E630A
