Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: Dlock2.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Dlock2.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Dlock2"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : Dlock2
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/SCHOOL WORK/2015-2016/Digital Design Lab/BicycleLock/Dlock2.vhd" in Library work.
Entity <dlock2> compiled.
Entity <dlock2> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Dlock2> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Dlock2> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "F:/SCHOOL WORK/2015-2016/Digital Design Lab/BicycleLock/Dlock2.vhd" line 778: Mux is complete : default of case is discarded
Entity <Dlock2> analyzed. Unit <Dlock2> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Dlock2>.
    Related source file is "F:/SCHOOL WORK/2015-2016/Digital Design Lab/BicycleLock/Dlock2.vhd".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 64                                             |
    | Transitions        | 258                                            |
    | Inputs             | 7                                              |
    | Outputs            | 2                                              |
    | Clock              | Clk                       (rising_edge)        |
    | Reset              | state$cmp_eq0000          (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | s63                                            |
    | Power Up State     | s63                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <Dlock2> synthesized.


=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <state/FSM> on signal <state[1:64]> with one-hot encoding.
---------------------------------------------------------------------------
 State | Encoding
---------------------------------------------------------------------------
 s63   | 0000000000000000000000000000000000000000000000000000000000000001
 s0    | 0000000000000000000000000000000000000000000000000000000000000010
 s1    | 0000000000000000000000000000000000000000000000000000000000000100
 s2    | 0000000000000000000000000000000000000000000000000000000000001000
 s3    | 0000000000000000000000000000000000000000000000000000000000010000
 s4    | 0000000000000000000000000000000000000000000000000000000000100000
 s5    | 0000000000000000000000000000000000000000000000000000000001000000
 s6    | 0000000000000000000000000000000000000000000000000000000010000000
 s7    | 0000000000000000000000000000000000000000000000000000000100000000
 s8    | 0000000000000000000000000000000000000000000000000000001000000000
 s9    | 0000000000000000000000000000000000000000000000000000010000000000
 s10   | 0000000000000000000000000000000000000000000000000000100000000000
 s11   | 0000000000000000000000000000000000000000000000000001000000000000
 s12   | 0000000000000000000000000000000000000000000000100000000000000000
 s13   | 0000000000000000000000000000000000000000000000000010000000000000
 s14   | 0000000000000000000000000000000000000000000000000100000000000000
 s15   | 0000000000000000000000000000000000000000000000001000000000000000
 s16   | 0000000000000000000000000000000000000000000001000000000000000000
 s17   | 0000000000000000000000000000000000000000000010000000000000000000
 s18   | 0000000000000000000000000000000000000000000100000000000000000000
 s19   | 0000000000000000000000000000000000000000001000000000000000000000
 s20   | 0000000000000000000000000000000000000000010000000000000000000000
 s21   | 0000000000000000000000000000000000000000100000000000000000000000
 s22   | 0000000000000000000000000000000000000001000000000000000000000000
 s23   | 0000000000000000000000000000000000000010000000000000000000000000
 s24   | 0000000000000000000000000000000000000100000000000000000000000000
 s25   | 0000000000000000000000000000000000001000000000000000000000000000
 s26   | 0000000000000000000000000000000000010000000000000000000000000000
 s27   | 0000000000000000000000000000000000100000000000000000000000000000
 s28   | 0000000000000000000000000000000001000000000000000000000000000000
 s29   | 0000000000000000000000000000000010000000000000000000000000000000
 s30   | 0000000000000000000000000000000100000000000000000000000000000000
 s31   | 0000000000000000000000000000001000000000000000000000000000000000
 s32   | 0000000000000000000000000000010000000000000000000000000000000000
 s33   | 0000000000000000000000000000100000000000000000000000000000000000
 s34   | 0000000000000000000000000001000000000000000000000000000000000000
 s35   | 0000000000000000000000000010000000000000000000000000000000000000
 s36   | 0000000000000000000000000100000000000000000000000000000000000000
 s37   | 0000000000000000000000001000000000000000000000000000000000000000
 s38   | 0000000000000000000000010000000000000000000000000000000000000000
 s39   | 0000000000000000000000100000000000000000000000000000000000000000
 s40   | 0000000000000000000001000000000000000000000000000000000000000000
 s41   | 0000000000000000000010000000000000000000000000000000000000000000
 s42   | 0000000000000000000100000000000000000000000000000000000000000000
 s43   | 0000000000000000001000000000000000000000000000000000000000000000
 s44   | 0000000000000000010000000000000000000000000000000000000000000000
 s45   | 0000000000000000100000000000000000000000000000000000000000000000
 s46   | 0000000000000001000000000000000000000000000000000000000000000000
 s47   | 0000000000000010000000000000000000000000000000000000000000000000
 s48   | 0000000000000100000000000000000000000000000000000000000000000000
 s49   | 0000000000001000000000000000000000000000000000000000000000000000
 s50   | 0000000000010000000000000000000000000000000000000000000000000000
 s51   | 0000000000100000000000000000000000000000000000000000000000000000
 s52   | 0000000000000000000000000000000000000000000000010000000000000000
 s53   | 0000000001000000000000000000000000000000000000000000000000000000
 s54   | 0000000010000000000000000000000000000000000000000000000000000000
 s55   | 0000000100000000000000000000000000000000000000000000000000000000
 s56   | 0000001000000000000000000000000000000000000000000000000000000000
 s57   | 0000010000000000000000000000000000000000000000000000000000000000
 s58   | 0000100000000000000000000000000000000000000000000000000000000000
 s59   | 0001000000000000000000000000000000000000000000000000000000000000
 s60   | 0010000000000000000000000000000000000000000000000000000000000000
 s61   | 0100000000000000000000000000000000000000000000000000000000000000
 s62   | 1000000000000000000000000000000000000000000000000000000000000000
---------------------------------------------------------------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Dlock2> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Dlock2, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 64
 Flip-Flops                                            : 64

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Dlock2.ngr
Top Level Output File Name         : Dlock2
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 10

Cell Usage :
# BELS                             : 136
#      INV                         : 1
#      LUT2                        : 6
#      LUT2_L                      : 2
#      LUT3                        : 6
#      LUT3_L                      : 3
#      LUT4                        : 95
#      LUT4_D                      : 2
#      LUT4_L                      : 20
#      MUXF5                       : 1
# FlipFlops/Latches                : 64
#      FDR                         : 61
#      FDRS                        : 2
#      FDS                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 9
#      IBUF                        : 7
#      OBUF                        : 2
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                       73  out of   4656     1%  
 Number of Slice Flip Flops:             64  out of   9312     0%  
 Number of 4 input LUTs:                135  out of   9312     1%  
 Number of IOs:                          10
 Number of bonded IOBs:                  10  out of    232     4%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk                                | BUFGP                  | 64    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 4.723ns (Maximum Frequency: 211.730MHz)
   Minimum input arrival time before clock: 10.311ns
   Maximum output required time after clock: 8.297ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk'
  Clock period: 4.723ns (frequency: 211.730MHz)
  Total number of paths / destination ports: 222 / 66
-------------------------------------------------------------------------
Delay:               4.723ns (Levels of Logic = 3)
  Source:            state_FSM_FFd56 (FF)
  Destination:       state_FSM_FFd48 (FF)
  Source Clock:      Clk rising
  Destination Clock: Clk rising

  Data Path: state_FSM_FFd56 to state_FSM_FFd48
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              4   0.591   0.762  state_FSM_FFd56 (state_FSM_FFd56)
     LUT4:I0->O            1   0.704   0.499  state_FSM_FFd48-In162 (state_FSM_FFd48-In162)
     LUT4:I1->O            2   0.704   0.451  state_FSM_FFd48-In176 (Q_1_OBUF)
     LUT4:I3->O            1   0.704   0.000  state_FSM_FFd48-In951 (state_FSM_FFd48-In95)
     FDRS:D                    0.308          state_FSM_FFd48
    ----------------------------------------
    Total                      4.723ns (3.011ns logic, 1.712ns route)
                                       (63.8% logic, 36.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk'
  Total number of paths / destination ports: 753 / 130
-------------------------------------------------------------------------
Offset:              10.311ns (Levels of Logic = 7)
  Source:            X<1> (PAD)
  Destination:       state_FSM_FFd35 (FF)
  Destination Clock: Clk rising

  Data Path: X<1> to state_FSM_FFd35
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.218   0.932  X_1_IBUF (X_1_IBUF)
     LUT2:I0->O           21   0.704   1.132  state_cmp_eq000211 (N56)
     LUT4:I3->O           36   0.704   1.438  state_cmp_eq00012 (state_cmp_eq0001)
     LUT2:I0->O           13   0.704   1.018  state_FSM_FFd15-In22 (N4)
     LUT4:I2->O            1   0.704   0.000  state_FSM_FFd35-In15_SW0_F (N112)
     MUXF5:I0->O           1   0.321   0.424  state_FSM_FFd35-In15_SW0 (N109)
     LUT4:I3->O            1   0.704   0.000  state_FSM_FFd35-In33 (state_FSM_FFd35-In)
     FDR:D                     0.308          state_FSM_FFd35
    ----------------------------------------
    Total                     10.311ns (5.367ns logic, 4.944ns route)
                                       (52.0% logic, 48.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk'
  Total number of paths / destination ports: 44 / 2
-------------------------------------------------------------------------
Offset:              8.297ns (Levels of Logic = 4)
  Source:            state_FSM_FFd63 (FF)
  Destination:       Q<0> (PAD)
  Source Clock:      Clk rising

  Data Path: state_FSM_FFd63 to Q<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              5   0.591   0.712  state_FSM_FFd63 (state_FSM_FFd63)
     LUT4:I1->O            1   0.704   0.595  state_FSM_FFd64-In121 (state_FSM_FFd64-In121)
     LUT4_D:I0->O          1   0.704   0.595  state_FSM_FFd64-In136 (N11)
     LUT4:I0->O            1   0.704   0.420  state_FSM_Out135 (Q_0_OBUF)
     OBUF:I->O                 3.272          Q_0_OBUF (Q<0>)
    ----------------------------------------
    Total                      8.297ns (5.975ns logic, 2.322ns route)
                                       (72.0% logic, 28.0% route)

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.88 secs
 
--> 

Total memory usage is 306348 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

