User-defined configuration file (/Users/sudo/CodeProjects/Tufts/EECE0193/Final_Project/EXPERIMENTS/Input/NVSim/iso_area/Area/SRAM/4096KB/4096KB.cfg) is loaded

Memory Cell: SRAM
Cell Area (F^2)    : 146.000 (14.600Fx10.000F)
Cell Aspect Ratio  : 1.460
SRAM Cell Access Transistor Width: 1.310F
SRAM Cell NMOS Width: 2.080F
SRAM Cell PMOS Width: 1.230F
[WARNING] Associativity setting is ignored for non-cache designs

====================
DESIGN SPECIFICATION
====================
Design Target: Random Access Memory
Capacity   : 4MB
Data Width : 128Bits (16Bytes)

Searching for the best solution that is optimized for area ...

=============
CONFIGURATION
=============
Bank Organization: 1 x 1
 - Row Activation   : 1 / 1
 - Column Activation: 1 / 1
Mat Organization: 2 x 2
 - Row Activation   : 2 / 2
 - Column Activation: 2 / 2
 - Subarray Size    : 1024 Rows x 8192 Columns
Mux Level:
 - Senseamp Mux      : 256
 - Output Level-1 Mux: 1
 - Output Level-2 Mux: 1
Local Wire:
 - Wire Type : Local Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Global Wire:
 - Wire Type : Global Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Buffer Design Style: Latency-Optimized
=============
   RESULT
=============
Area:
 - Total Area = 660.159um x 3.630mm = 2.397mm^2
 |--- Mat Area      = 660.159um x 3.630mm = 2.397mm^2   (98.938%)
 |--- Subarray Area = 330.080um x 1.809mm = 597158.537um^2   (99.266%)
 - Area Efficiency = 98.938%
Timing:
 -  Read Latency = 63.767ns
 |--- H-Tree Latency = 0.000ps
 |--- Mat Latency    = 63.767ns
    |--- Predecoder Latency = 618.613ps
    |--- Subarray Latency   = 63.148ns
       |--- Row Decoder Latency = 52.184ns
       |--- Bitline Latency     = 10.412ns
       |--- Senseamp Latency    = 3.988ps
       |--- Mux Latency         = 548.414ps
       |--- Precharge Latency   = 3.567ns
 - Write Latency = 63.767ns
 |--- H-Tree Latency = 0.000ps
 |--- Mat Latency    = 63.767ns
    |--- Predecoder Latency = 618.613ps
    |--- Subarray Latency   = 63.148ns
       |--- Row Decoder Latency = 52.184ns
       |--- Charge Latency      = 1.842ns
 - Read Bandwidth  = 1.101GB/s
 - Write Bandwidth = 253.371MB/s
Power:
 -  Read Dynamic Energy = 588.001pJ
 |--- H-Tree Dynamic Energy = 0.000pJ
 |--- Mat Dynamic Energy    = 588.001pJ per mat
    |--- Predecoder Dynamic Energy = 0.794pJ
    |--- Subarray Dynamic Energy   = 146.802pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.672pJ
       |--- Mux Decoder Dynamic Energy = 1.577pJ
       |--- Senseamp Dynamic Energy    = 0.012pJ
       |--- Mux Dynamic Energy         = 0.187pJ
       |--- Precharge Dynamic Energy   = 3.077pJ
 - Write Dynamic Energy = 12.745pJ
 |--- H-Tree Dynamic Energy = 0.000pJ
 |--- Mat Dynamic Energy    = 12.745pJ per mat
    |--- Predecoder Dynamic Energy = 0.794pJ
    |--- Subarray Dynamic Energy   = 2.988pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.672pJ
       |--- Mux Decoder Dynamic Energy = 1.577pJ
       |--- Mux Dynamic Energy         = 0.187pJ
 - Leakage Power = 315.525uW
 |--- H-Tree Leakage Power = 0.000pW
 |--- Mat Leakage Power    = 315.525uW per mat

Finished!
