// Seed: 30844368
module module_0 (
    output wire id_0,
    input  tri0 id_1,
    output tri1 id_2,
    input  tri0 id_3,
    input  wire id_4,
    input  wor  id_5
);
  genvar id_7;
  wire id_8;
  assign module_1.id_4 = 0;
  assign id_8 = -1;
endmodule
module module_1 (
    output tri0 id_0,
    input  tri  id_1,
    output wor  id_2,
    input  wand id_3,
    output tri  id_4,
    input  wor  id_5
);
  genvar id_7;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_4,
      id_3,
      id_5,
      id_3
  );
  logic id_8 = id_5;
endmodule
module module_2;
  wire id_1;
  wire [-1 : -1] id_2;
endmodule
module module_3 #(
    parameter id_4 = 32'd27
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  output wire _id_4;
  xnor primCall (id_1, id_2, id_5, id_6);
  output wire id_3;
  module_2 modCall_1 ();
  inout wire id_2;
  inout logic [7:0] id_1;
endmodule
