Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3.1 (win64) Build 2489853 Tue Mar 26 04:20:25 MDT 2019
| Date             : Sat Apr 27 12:51:05 2019
| Host             : W7-PC running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file bombjack_top_power_routed.rpt -pb bombjack_top_power_summary_routed.pb -rpx bombjack_top_power_routed.rpx
| Design           : bombjack_top
| Device           : xc7a35tftg256-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 60.730 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 60.213                           |
| Device Static (W)        | 0.516                            |
| Effective TJA (C/W)      | 4.9                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |     7.314 |     6672 |       --- |             --- |
|   LUT as Logic           |     6.503 |     3783 |     20800 |           18.19 |
|   CARRY4                 |     0.481 |      191 |      8150 |            2.34 |
|   Register               |     0.223 |     1752 |     41600 |            4.21 |
|   LUT as Distributed RAM |     0.056 |      176 |      9600 |            1.83 |
|   BUFG                   |     0.047 |        4 |        32 |           12.50 |
|   F7/F8 Muxes            |     0.004 |       52 |     32600 |            0.16 |
|   Others                 |     0.000 |      122 |       --- |             --- |
| Signals                  |     8.165 |     5687 |       --- |             --- |
| Block RAM                |     9.714 |       33 |        50 |           66.00 |
| MMCM                     |     8.056 |        1 |         5 |           20.00 |
| I/O                      |    26.965 |       46 |       170 |           27.06 |
| Static Power             |     0.516 |          |           |                 |
| Total                    |    60.730 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |    24.895 |      24.534 |      0.361 |
| Vccaux    |       1.800 |     5.494 |       5.441 |      0.053 |
| Vcco33    |       3.300 |     7.625 |       7.624 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.746 |       0.726 |      0.020 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------+-----------+
| Name                      | Power (W) |
+---------------------------+-----------+
| bombjack_top              |    60.213 |
|   el_multiboot            |     0.684 |
|     el_multiboot          |     0.684 |
|   keyb                    |     0.060 |
|     ps2                   |     0.042 |
|   pm                      |    23.014 |
|     ROM_4P                |     0.319 |
|     ROM_7J                |     1.071 |
|     ROM_7L                |     1.085 |
|     ROM_7M                |     1.086 |
|     ROM_8E                |     0.247 |
|     ROM_8H                |     0.254 |
|     ROM_8K                |     0.246 |
|     ROM_8L                |     0.489 |
|     ROM_8N                |     0.491 |
|     ROM_8R                |     0.489 |
|     composite_sync        |     0.168 |
|     cpu_3K                |     3.206 |
|       u0                  |     3.181 |
|     dac                   |     0.122 |
|     debounce              |     0.354 |
|     p10                   |     1.504 |
|       U34A                |     0.448 |
|       U34C                |     0.427 |
|       U34D                |     0.501 |
|     p2                    |     0.009 |
|     p3                    |     0.827 |
|     p4                    |     0.963 |
|     p5                    |     1.823 |
|       u_even              |     0.982 |
|       u_odd               |     0.842 |
|     p6                    |     0.681 |
|     p7                    |     0.171 |
|     p8                    |     0.235 |
|       pal_b_reg_0_255_0_0 |     0.002 |
|       pal_b_reg_0_255_1_1 |     0.002 |
|       pal_b_reg_0_255_2_2 |     0.004 |
|       pal_b_reg_0_255_3_3 |     0.004 |
|       pal_g_reg_0_255_0_0 |     0.008 |
|       pal_g_reg_0_255_1_1 |     0.002 |
|       pal_g_reg_0_255_2_2 |     0.002 |
|       pal_r_reg_0_255_0_0 |     0.002 |
|       pal_r_reg_0_255_2_2 |     0.001 |
|     p9                    |     3.337 |
|       ROM_3H              |     0.080 |
|       cpu_34F             |     3.229 |
|     prog_roms             |     2.910 |
|       ROM_1J              |     0.579 |
|       ROM_1L              |     0.563 |
|       ROM_1M              |     0.638 |
|       ROM_1N              |     0.561 |
|       ROM_1R              |     0.568 |
|     scan_conv             |     0.882 |
+---------------------------+-----------+


