;cfg-2.0
;        DON'T CHANGE FIRST LINE  
;       DON'T INSERT LINES BEFORE

; ------------ !!! IMPORTANT INFORMATION !!! ------------------
;
; If you are using xdsprobe or xdsreset utilities, you MUST set
; path to configuration file through "-f" option, even if it is 
; named "board.cfg". 
;
; -------------------------------------------------------------


; -------------------- EMULATOR SETTINGS ----------------------

; Here you can specify serial number of the emulator.
; This is needed if you have more than one emulator 
; connected to one computer. (In this case you needed
; different configuration files for each emulator !!)
; [POD_SN] and [POD_PORT] settings must be set to the 
; same value (emulator's serial number) and uncommented.
;
[POD_SN] 941
[POD_PORT] 941

;------------------------------------------------------
; [POD_TCKDIV] value
;
; value can be any number between 0..13
;
; This parameter controls TCK frequency
; TCK freq = 100/(value+3) MHz
;
; Default value is 5, TCK = 12.5 MHz
;
[POD_TCKDIV] 5

;------------------------------------------------------
; [POD_TCKPREDIVENA] NO/YES
;
; YES enables additional 4x divider on TCK
;
; With this option enabled TCK frequency becomes
; TCK freq = 25/([POD_TCKDIV]+3) MHz
;
[POD_TCKPREDIVENA] NO

;------------------------------------------------------
; [POD_TCKLOAD] NO/YES
;
; YES connects impedance-matching circuit to the TCK_RET pin
;
[POD_TCKLOAD] YES

;------------------------------------------------------
; [POD_TDIOAD] NO/YES
;
; YES connects impedance-matching circuit to the TDI pin
;
[POD_TDILOAD] NO

;------------------------------------------------------
; [POD_SHORTLINKDLY] NO/YES
;
; YES removes one flip-flop from JTAG-chain synchronization
; circuit. This makes link delay 2, when default is 3.
; This is very specific parameter, it is concerned with [UNIFY_LINKDLY]
; USCIF parameter, and intended for targets with additional external to 
; the CPU synchronization flip-flops in JTAG chain.
;
; We don't recommend to change this parameter.
;
[POD_SHORTLINKDLY] NO

;------------------------------------------------------
; [POD_TDOONTCKFALL] NO/YES
;
; Replacement of standard TI's [unify_tdoedge] (it contains a BUG in some
; CCS versions). This parameter controls sampling of TDO and TMS signals. 
;
; YES - TDO/TMS sampled at falling edge of TCK_RET
; NO  - TDO/TMS sampled at rising edge of TCK_RET, default
;
[POD_TDOONTCKFALL] NO

;------------------------------------------------------
; [POD_SLOWCLK] NO/YES
;
; NO  - operation for fast clock
; YES - inserts additional delays while accessing internal R/W buffers.
;
; When this parameter is commented out, this option is set automatically
; to YES for TCK's lower than 10 MHz or with adaptive clocking enabled,
; but you can override default behavior and set this option manually
;
; [POD_SLOWCLK] NO


;---------------- !! ADAPTIVE CLOCKING ATTENTION !! ----------------------;
; This feature is present in emulators, manufactured after february 2007. ;
; If you want use this feature with old emulators, contact technical      ;
; support for hardware upgrade                                            ;
;-------------------------------------------------------------------------;

; [POD_ACLK_ENABLE] YES/NO
;
; YES enables adaptive clocking
; Adaptive clocking selects automatically maximum possible TCK frequency
; for target connected. This is needed for using with TI's ARM CPU's, because
; ARM CPU emulation circuit (including TCK->TCK_RET path) is synchronized to 
; the CPU core clock. Adaptive clock generator generates next edge of TCK only
; after previous edge is returned to TCK_RET. Thus the emulator tracks target's 
; CPU core clock and sets valid TCK frequency automatically.
;
[POD_ACLK_ENABLE] NO

; [POD_ACLK_DELAY] value
;
; value can be any number between 0..7
;
; There is two ways to generate adaptive clocking signal:
;
; - First one is selected when [POD_ACLK_DELAY] is ZERO.
;
; In this mode [POD_TCKDIV] and [POD_TCKPREDIVENA] controls maximum 
; possible TCK frequency, but not exactly sets it. TCK_RET is sampled 
; each edge of internal-generated (according TCKDIV/TCKPREDIV settings) 
; clock signal, and when edge on TCK_RET detected, opposite edge on TCK 
; is generated
;
; - The second one is selected when [POD_ACLK_DELAY] is not zero.
;
; In this mode TCK edge is generated after [POD_ACLK_DELAY] 10ns intervals
; from incoming TCK_RET edge
;
[POD_ACLK_DELAY] 0


;----------------------------------------
; POD driver connection
[POD_DRVR] 'sm510usb.dll'
;----------------------------------------
; only for debug versions of driver
; release version doesn't support logging
;[POD_LOGMODE] NO
;[POD_LOGFILE] 'board.log'
;[POD_LOGTYPE] 'long'
;----------------------------------------
