<?xml version="1.0" encoding="UTF-8"?>

<memory
    xmlns:xi="http://www.w3.org/2001/XInclude"
    xmlns:xsl="http://www.w3.org/1999/XSL/Transform">

    <!-- DOCUMENTATION
        https://www.st.com/resource/en/programming_manual/pm0253-stm32f7-series-and-stm32h7-series-cortexm7-processor-programming-manual-stmicroelectronics.pdf
	-->
    <!-- Note: the latency values could not be found in official datasheets. -->
    <banks> 
        <bank>
            <name>VendorSpecificMemory</name> 
            <address><offset>0xE0100000</offset></address>
            <size>0x1FF00000</size>
            <type>IO</type> 
            <write_latency>50</write_latency>
            <read_latency>50</read_latency>
            <latency>50</latency>
        </bank>

        <bank>
            <name>PrivatePeripheralBus</name> 
            <address><offset>0xE0000000</offset></address>
            <size>0x100000</size>
            <type>IO</type> 
            <write_latency>50</write_latency>
            <read_latency>50</read_latency>
            <latency>50</latency>
        </bank>

        <bank>
            <name>ExternalDevice</name> 
            <address><offset>0xA0000000</offset></address>
            <size>0x40000000</size> 
            <type>IO</type> 
            <write_latency>200</write_latency>
            <read_latency>200</read_latency>
            <latency>200</latency>
        </bank>
        
        <bank>
            <name>ExternalRAM</name> 
            <address><offset>0x60000000</offset></address>
            <size>0x40000000</size> 
            <type>IO</type> 
            <write_latency>200</write_latency>
            <read_latency>200</read_latency>
            <latency>200</latency>
        </bank>
        
        <bank>
            <name>Peripheral</name> 
            <address><offset>0x40000000</offset></address>
            <size>0x20000000</size> 
            <type>IO</type> 
            <write_latency>200</write_latency>
            <read_latency>200</read_latency>
            <latency>200</latency>
            <cacheable>true</cacheable>
        </bank>
        
        <bank>
            <name>SRAM</name> 
            <address><offset>0x20000000</offset></address>
            <size>0x20000000</size>
            <type>SPM</type> 
            <write_latency>50</write_latency>
            <read_latency>50</read_latency>
            <latency>50</latency>
            <cacheable>true</cacheable>
        </bank>
        
        <bank>
            <name>Code</name> 
            <address><offset>0x00000000</offset></address>
            <size>0x20000000</size>
            <type>SPM</type> 
            <write_latency>50</write_latency>
            <read_latency>50</read_latency>
            <latency>50</latency>
            <cacheable>true</cacheable>
        </bank>
    </banks>
</memory>
