INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xy424/Documents/VivadoRepository/lab8_2_1/lab8_2_1.srcs/sources_1/imports/new/SegmentDisplay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SegmentDisplay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xy424/Documents/VivadoRepository/lab8_2_1/lab8_2_1.srcs/sources_1/new/segment_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xy424/Documents/VivadoRepository/lab8_2_1/lab8_2_1.srcs/sim_1/new/segment_counter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_counter_tb
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/xy424/Documents/VivadoRepository/lab8_2_1/lab8_2_1.srcs/sim_1/new/segment_counter_tb.v:30]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/xy424/Documents/VivadoRepository/lab8_2_1/lab8_2_1.srcs/sources_1/ip/c_counter_binary_1/sim/c_counter_binary_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'c_counter_binary_1'
