# compile vhdl design source files
vhdl xil_defaultlib  "../../../vb.srcs/sources_1/ip/summ_11s_11s/sim/summ_11s_11s.vhd"
vhdl xil_defaultlib  "../../../vb.srcs/sources_1/ip/summ_10s_10s/sim/summ_10s_10s.vhd"
vhdl xil_defaultlib  "../../../vb.srcs/sources_1/ip/sub_9u_9u/sim/sub_9u_9u.vhd"
vhdl xil_defaultlib  "../../../vb.srcs/sources_1/ip/summ_8u_8u/sim/summ_8u_8u.vhd"
vhdl xil_defaultlib  "../../../vb.srcs/sources_1/ip/divider_32_20_0/src/mult_32_20_lm/sim/mult_32_20_lm.vhd"
vhdl xil_defaultlib  "../../../vb.srcs/sources_1/ip/add_32u_11u_1/sim/add_32u_11u.vhd"
vhdl xil_defaultlib  "../../../vb.srcs/sources_1/ip/sum_24u_24u/sim/sum_24u_24u.vhd"
vhdl xil_defaultlib  "../../../vb.srcs/sources_1/ip/sub_11u_11u/sim/sub_11u_11u.vhd"
vhdl xil_defaultlib  "../../../vb.srcs/sources_1/ip/mul_12s_12s/sim/mul_12s_12s.vhd"
vhdl xil_defaultlib  "../../../vb.srcs/sources_1/ip/rgb2ycbcr_0/src/sum_11s_11s/sim/sum_11s_11s.vhd"
vhdl xil_defaultlib  "../../../vb.srcs/sources_1/ip/rgb2ycbcr_0/src/sum_10s_10s/sim/sum_10s_10s.vhd"
vhdl xil_defaultlib  "../../../vb.srcs/sources_1/ip/rgb2ycbcr_0/src/mul_8u_11s/sim/mul_8u_11s.vhd"

# Do not sort compile order
nosort
