#ifndef MULTI_SGMII_CSR_TX_REG
#define MULTI_SGMII_CSR_TX_REG

#define msg_tx_ctrl_0 0x0
#define msg_tx_ctrl_1 0x4
#define msg_tx_ctrl_2 0x8
#define efuse_ctrl_dummy 0xc
#define rst_ctrl_0 0x10
#define INTERRUPT_EN_0 0x14
#define SGMII_STS_CTRL_0 0x18
#define SGMII_STS_CTRL_1 0x1c
#define SGMII_STS_CTRL_2 0x20
#define FPGA_STS_CTRL 0x24
#endif