Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Sep 12 14:45:04 2024
| Host         : ECEB-4022-15 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab3_example_timing_summary_routed.rpt -pb lab3_example_timing_summary_routed.pb -rpx lab3_example_timing_summary_routed.rpx -warn_on_violation
| Design       : lab3_example
| Device       : 7a75t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (16)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (22)
5. checking no_input_delay (1)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (16)
-------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: slow_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (22)
-------------------------------------------------
 There are 22 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.935        0.000                      0                   65        0.261        0.000                      0                   65        2.000        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)         Period(ns)      Frequency(MHz)
-----    ------------         ----------      --------------
sys_clk  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             0.935        0.000                      0                   65        0.261        0.000                      0                   65        2.000        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.935ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.935ns  (required time - arrival time)
  Source:                 clkdiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.582ns  (logic 0.704ns (19.654%)  route 2.878ns (80.346%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 10.025 - 5.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_BUFG_inst/O
                         net (fo=33, routed)          1.878     5.316    clk_BUFG
    SLICE_X0Y177         FDRE                                         r  clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y177         FDRE (Prop_fdre_C_Q)         0.456     5.772 f  clkdiv_reg[0]/Q
                         net (fo=3, routed)           1.145     6.917    clkdiv[0]
    SLICE_X0Y177         LUT2 (Prop_lut2_I0_O)        0.124     7.041 r  clkdiv[31]_i_3/O
                         net (fo=1, routed)           0.926     7.967    clkdiv[31]_i_3_n_0
    SLICE_X0Y180         LUT6 (Prop_lut6_I0_O)        0.124     8.091 r  clkdiv[31]_i_1/O
                         net (fo=33, routed)          0.807     8.898    slow_clk
    SLICE_X1Y180         FDRE                                         r  clkdiv_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_BUFG_inst/O
                         net (fo=33, routed)          1.756    10.025    clk_BUFG
    SLICE_X1Y180         FDRE                                         r  clkdiv_reg[17]/C
                         clock pessimism              0.272    10.297    
                         clock uncertainty           -0.035    10.262    
    SLICE_X1Y180         FDRE (Setup_fdre_C_R)       -0.429     9.833    clkdiv_reg[17]
  -------------------------------------------------------------------
                         required time                          9.833    
                         arrival time                          -8.898    
  -------------------------------------------------------------------
                         slack                                  0.935    

Slack (MET) :             0.935ns  (required time - arrival time)
  Source:                 clkdiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.582ns  (logic 0.704ns (19.654%)  route 2.878ns (80.346%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 10.025 - 5.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_BUFG_inst/O
                         net (fo=33, routed)          1.878     5.316    clk_BUFG
    SLICE_X0Y177         FDRE                                         r  clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y177         FDRE (Prop_fdre_C_Q)         0.456     5.772 f  clkdiv_reg[0]/Q
                         net (fo=3, routed)           1.145     6.917    clkdiv[0]
    SLICE_X0Y177         LUT2 (Prop_lut2_I0_O)        0.124     7.041 r  clkdiv[31]_i_3/O
                         net (fo=1, routed)           0.926     7.967    clkdiv[31]_i_3_n_0
    SLICE_X0Y180         LUT6 (Prop_lut6_I0_O)        0.124     8.091 r  clkdiv[31]_i_1/O
                         net (fo=33, routed)          0.807     8.898    slow_clk
    SLICE_X1Y180         FDRE                                         r  clkdiv_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_BUFG_inst/O
                         net (fo=33, routed)          1.756    10.025    clk_BUFG
    SLICE_X1Y180         FDRE                                         r  clkdiv_reg[18]/C
                         clock pessimism              0.272    10.297    
                         clock uncertainty           -0.035    10.262    
    SLICE_X1Y180         FDRE (Setup_fdre_C_R)       -0.429     9.833    clkdiv_reg[18]
  -------------------------------------------------------------------
                         required time                          9.833    
                         arrival time                          -8.898    
  -------------------------------------------------------------------
                         slack                                  0.935    

Slack (MET) :             0.935ns  (required time - arrival time)
  Source:                 clkdiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.582ns  (logic 0.704ns (19.654%)  route 2.878ns (80.346%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 10.025 - 5.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_BUFG_inst/O
                         net (fo=33, routed)          1.878     5.316    clk_BUFG
    SLICE_X0Y177         FDRE                                         r  clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y177         FDRE (Prop_fdre_C_Q)         0.456     5.772 f  clkdiv_reg[0]/Q
                         net (fo=3, routed)           1.145     6.917    clkdiv[0]
    SLICE_X0Y177         LUT2 (Prop_lut2_I0_O)        0.124     7.041 r  clkdiv[31]_i_3/O
                         net (fo=1, routed)           0.926     7.967    clkdiv[31]_i_3_n_0
    SLICE_X0Y180         LUT6 (Prop_lut6_I0_O)        0.124     8.091 r  clkdiv[31]_i_1/O
                         net (fo=33, routed)          0.807     8.898    slow_clk
    SLICE_X1Y180         FDRE                                         r  clkdiv_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_BUFG_inst/O
                         net (fo=33, routed)          1.756    10.025    clk_BUFG
    SLICE_X1Y180         FDRE                                         r  clkdiv_reg[19]/C
                         clock pessimism              0.272    10.297    
                         clock uncertainty           -0.035    10.262    
    SLICE_X1Y180         FDRE (Setup_fdre_C_R)       -0.429     9.833    clkdiv_reg[19]
  -------------------------------------------------------------------
                         required time                          9.833    
                         arrival time                          -8.898    
  -------------------------------------------------------------------
                         slack                                  0.935    

Slack (MET) :             0.935ns  (required time - arrival time)
  Source:                 clkdiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.582ns  (logic 0.704ns (19.654%)  route 2.878ns (80.346%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 10.025 - 5.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_BUFG_inst/O
                         net (fo=33, routed)          1.878     5.316    clk_BUFG
    SLICE_X0Y177         FDRE                                         r  clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y177         FDRE (Prop_fdre_C_Q)         0.456     5.772 f  clkdiv_reg[0]/Q
                         net (fo=3, routed)           1.145     6.917    clkdiv[0]
    SLICE_X0Y177         LUT2 (Prop_lut2_I0_O)        0.124     7.041 r  clkdiv[31]_i_3/O
                         net (fo=1, routed)           0.926     7.967    clkdiv[31]_i_3_n_0
    SLICE_X0Y180         LUT6 (Prop_lut6_I0_O)        0.124     8.091 r  clkdiv[31]_i_1/O
                         net (fo=33, routed)          0.807     8.898    slow_clk
    SLICE_X1Y180         FDRE                                         r  clkdiv_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_BUFG_inst/O
                         net (fo=33, routed)          1.756    10.025    clk_BUFG
    SLICE_X1Y180         FDRE                                         r  clkdiv_reg[20]/C
                         clock pessimism              0.272    10.297    
                         clock uncertainty           -0.035    10.262    
    SLICE_X1Y180         FDRE (Setup_fdre_C_R)       -0.429     9.833    clkdiv_reg[20]
  -------------------------------------------------------------------
                         required time                          9.833    
                         arrival time                          -8.898    
  -------------------------------------------------------------------
                         slack                                  0.935    

Slack (MET) :             0.989ns  (required time - arrival time)
  Source:                 clkdiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.524ns  (logic 0.704ns (19.979%)  route 2.820ns (80.021%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 10.021 - 5.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_BUFG_inst/O
                         net (fo=33, routed)          1.878     5.316    clk_BUFG
    SLICE_X0Y177         FDRE                                         r  clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y177         FDRE (Prop_fdre_C_Q)         0.456     5.772 f  clkdiv_reg[0]/Q
                         net (fo=3, routed)           1.145     6.917    clkdiv[0]
    SLICE_X0Y177         LUT2 (Prop_lut2_I0_O)        0.124     7.041 r  clkdiv[31]_i_3/O
                         net (fo=1, routed)           0.926     7.967    clkdiv[31]_i_3_n_0
    SLICE_X0Y180         LUT6 (Prop_lut6_I0_O)        0.124     8.091 r  clkdiv[31]_i_1/O
                         net (fo=33, routed)          0.749     8.840    slow_clk
    SLICE_X1Y176         FDRE                                         r  clkdiv_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_BUFG_inst/O
                         net (fo=33, routed)          1.752    10.021    clk_BUFG
    SLICE_X1Y176         FDRE                                         r  clkdiv_reg[1]/C
                         clock pessimism              0.272    10.293    
                         clock uncertainty           -0.035    10.258    
    SLICE_X1Y176         FDRE (Setup_fdre_C_R)       -0.429     9.829    clkdiv_reg[1]
  -------------------------------------------------------------------
                         required time                          9.829    
                         arrival time                          -8.840    
  -------------------------------------------------------------------
                         slack                                  0.989    

Slack (MET) :             0.989ns  (required time - arrival time)
  Source:                 clkdiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.524ns  (logic 0.704ns (19.979%)  route 2.820ns (80.021%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 10.021 - 5.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_BUFG_inst/O
                         net (fo=33, routed)          1.878     5.316    clk_BUFG
    SLICE_X0Y177         FDRE                                         r  clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y177         FDRE (Prop_fdre_C_Q)         0.456     5.772 f  clkdiv_reg[0]/Q
                         net (fo=3, routed)           1.145     6.917    clkdiv[0]
    SLICE_X0Y177         LUT2 (Prop_lut2_I0_O)        0.124     7.041 r  clkdiv[31]_i_3/O
                         net (fo=1, routed)           0.926     7.967    clkdiv[31]_i_3_n_0
    SLICE_X0Y180         LUT6 (Prop_lut6_I0_O)        0.124     8.091 r  clkdiv[31]_i_1/O
                         net (fo=33, routed)          0.749     8.840    slow_clk
    SLICE_X1Y176         FDRE                                         r  clkdiv_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_BUFG_inst/O
                         net (fo=33, routed)          1.752    10.021    clk_BUFG
    SLICE_X1Y176         FDRE                                         r  clkdiv_reg[2]/C
                         clock pessimism              0.272    10.293    
                         clock uncertainty           -0.035    10.258    
    SLICE_X1Y176         FDRE (Setup_fdre_C_R)       -0.429     9.829    clkdiv_reg[2]
  -------------------------------------------------------------------
                         required time                          9.829    
                         arrival time                          -8.840    
  -------------------------------------------------------------------
                         slack                                  0.989    

Slack (MET) :             0.989ns  (required time - arrival time)
  Source:                 clkdiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.524ns  (logic 0.704ns (19.979%)  route 2.820ns (80.021%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 10.021 - 5.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_BUFG_inst/O
                         net (fo=33, routed)          1.878     5.316    clk_BUFG
    SLICE_X0Y177         FDRE                                         r  clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y177         FDRE (Prop_fdre_C_Q)         0.456     5.772 f  clkdiv_reg[0]/Q
                         net (fo=3, routed)           1.145     6.917    clkdiv[0]
    SLICE_X0Y177         LUT2 (Prop_lut2_I0_O)        0.124     7.041 r  clkdiv[31]_i_3/O
                         net (fo=1, routed)           0.926     7.967    clkdiv[31]_i_3_n_0
    SLICE_X0Y180         LUT6 (Prop_lut6_I0_O)        0.124     8.091 r  clkdiv[31]_i_1/O
                         net (fo=33, routed)          0.749     8.840    slow_clk
    SLICE_X1Y176         FDRE                                         r  clkdiv_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_BUFG_inst/O
                         net (fo=33, routed)          1.752    10.021    clk_BUFG
    SLICE_X1Y176         FDRE                                         r  clkdiv_reg[3]/C
                         clock pessimism              0.272    10.293    
                         clock uncertainty           -0.035    10.258    
    SLICE_X1Y176         FDRE (Setup_fdre_C_R)       -0.429     9.829    clkdiv_reg[3]
  -------------------------------------------------------------------
                         required time                          9.829    
                         arrival time                          -8.840    
  -------------------------------------------------------------------
                         slack                                  0.989    

Slack (MET) :             0.989ns  (required time - arrival time)
  Source:                 clkdiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.524ns  (logic 0.704ns (19.979%)  route 2.820ns (80.021%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 10.021 - 5.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_BUFG_inst/O
                         net (fo=33, routed)          1.878     5.316    clk_BUFG
    SLICE_X0Y177         FDRE                                         r  clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y177         FDRE (Prop_fdre_C_Q)         0.456     5.772 f  clkdiv_reg[0]/Q
                         net (fo=3, routed)           1.145     6.917    clkdiv[0]
    SLICE_X0Y177         LUT2 (Prop_lut2_I0_O)        0.124     7.041 r  clkdiv[31]_i_3/O
                         net (fo=1, routed)           0.926     7.967    clkdiv[31]_i_3_n_0
    SLICE_X0Y180         LUT6 (Prop_lut6_I0_O)        0.124     8.091 r  clkdiv[31]_i_1/O
                         net (fo=33, routed)          0.749     8.840    slow_clk
    SLICE_X1Y176         FDRE                                         r  clkdiv_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_BUFG_inst/O
                         net (fo=33, routed)          1.752    10.021    clk_BUFG
    SLICE_X1Y176         FDRE                                         r  clkdiv_reg[4]/C
                         clock pessimism              0.272    10.293    
                         clock uncertainty           -0.035    10.258    
    SLICE_X1Y176         FDRE (Setup_fdre_C_R)       -0.429     9.829    clkdiv_reg[4]
  -------------------------------------------------------------------
                         required time                          9.829    
                         arrival time                          -8.840    
  -------------------------------------------------------------------
                         slack                                  0.989    

Slack (MET) :             1.031ns  (required time - arrival time)
  Source:                 clkdiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.482ns  (logic 0.704ns (20.217%)  route 2.778ns (79.783%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 10.022 - 5.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_BUFG_inst/O
                         net (fo=33, routed)          1.878     5.316    clk_BUFG
    SLICE_X0Y177         FDRE                                         r  clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y177         FDRE (Prop_fdre_C_Q)         0.456     5.772 f  clkdiv_reg[0]/Q
                         net (fo=3, routed)           1.145     6.917    clkdiv[0]
    SLICE_X0Y177         LUT2 (Prop_lut2_I0_O)        0.124     7.041 r  clkdiv[31]_i_3/O
                         net (fo=1, routed)           0.926     7.967    clkdiv[31]_i_3_n_0
    SLICE_X0Y180         LUT6 (Prop_lut6_I0_O)        0.124     8.091 r  clkdiv[31]_i_1/O
                         net (fo=33, routed)          0.707     8.798    slow_clk
    SLICE_X1Y177         FDRE                                         r  clkdiv_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_BUFG_inst/O
                         net (fo=33, routed)          1.753    10.022    clk_BUFG
    SLICE_X1Y177         FDRE                                         r  clkdiv_reg[5]/C
                         clock pessimism              0.272    10.294    
                         clock uncertainty           -0.035    10.259    
    SLICE_X1Y177         FDRE (Setup_fdre_C_R)       -0.429     9.830    clkdiv_reg[5]
  -------------------------------------------------------------------
                         required time                          9.830    
                         arrival time                          -8.798    
  -------------------------------------------------------------------
                         slack                                  1.031    

Slack (MET) :             1.031ns  (required time - arrival time)
  Source:                 clkdiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.482ns  (logic 0.704ns (20.217%)  route 2.778ns (79.783%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 10.022 - 5.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_BUFG_inst/O
                         net (fo=33, routed)          1.878     5.316    clk_BUFG
    SLICE_X0Y177         FDRE                                         r  clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y177         FDRE (Prop_fdre_C_Q)         0.456     5.772 f  clkdiv_reg[0]/Q
                         net (fo=3, routed)           1.145     6.917    clkdiv[0]
    SLICE_X0Y177         LUT2 (Prop_lut2_I0_O)        0.124     7.041 r  clkdiv[31]_i_3/O
                         net (fo=1, routed)           0.926     7.967    clkdiv[31]_i_3_n_0
    SLICE_X0Y180         LUT6 (Prop_lut6_I0_O)        0.124     8.091 r  clkdiv[31]_i_1/O
                         net (fo=33, routed)          0.707     8.798    slow_clk
    SLICE_X1Y177         FDRE                                         r  clkdiv_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_BUFG_inst/O
                         net (fo=33, routed)          1.753    10.022    clk_BUFG
    SLICE_X1Y177         FDRE                                         r  clkdiv_reg[6]/C
                         clock pessimism              0.272    10.294    
                         clock uncertainty           -0.035    10.259    
    SLICE_X1Y177         FDRE (Setup_fdre_C_R)       -0.429     9.830    clkdiv_reg[6]
  -------------------------------------------------------------------
                         required time                          9.830    
                         arrival time                          -8.798    
  -------------------------------------------------------------------
                         slack                                  1.031    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clkdiv_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.312ns
    Source Clock Delay      (SCD):    1.936ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_BUFG_inst/O
                         net (fo=33, routed)          0.672     1.936    clk_BUFG
    SLICE_X1Y178         FDRE                                         r  clkdiv_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y178         FDRE (Prop_fdre_C_Q)         0.141     2.077 r  clkdiv_reg[12]/Q
                         net (fo=2, routed)           0.117     2.195    clkdiv[12]
    SLICE_X1Y178         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.303 r  clkdiv_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.303    clkdiv_reg[12]_i_1_n_4
    SLICE_X1Y178         FDRE                                         r  clkdiv_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=33, routed)          0.947     2.312    clk_BUFG
    SLICE_X1Y178         FDRE                                         r  clkdiv_reg[12]/C
                         clock pessimism             -0.376     1.936    
    SLICE_X1Y178         FDRE (Hold_fdre_C_D)         0.105     2.041    clkdiv_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.041    
                         arrival time                           2.303    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clkdiv_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.315ns
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_BUFG_inst/O
                         net (fo=33, routed)          0.675     1.939    clk_BUFG
    SLICE_X1Y181         FDRE                                         r  clkdiv_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y181         FDRE (Prop_fdre_C_Q)         0.141     2.080 r  clkdiv_reg[24]/Q
                         net (fo=2, routed)           0.117     2.198    clkdiv[24]
    SLICE_X1Y181         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.306 r  clkdiv_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.306    clkdiv_reg[24]_i_1_n_4
    SLICE_X1Y181         FDRE                                         r  clkdiv_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=33, routed)          0.950     2.315    clk_BUFG
    SLICE_X1Y181         FDRE                                         r  clkdiv_reg[24]/C
                         clock pessimism             -0.376     1.939    
    SLICE_X1Y181         FDRE (Hold_fdre_C_D)         0.105     2.044    clkdiv_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.044    
                         arrival time                           2.306    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clkdiv_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.316ns
    Source Clock Delay      (SCD):    1.940ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_BUFG_inst/O
                         net (fo=33, routed)          0.676     1.940    clk_BUFG
    SLICE_X1Y182         FDRE                                         r  clkdiv_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y182         FDRE (Prop_fdre_C_Q)         0.141     2.081 r  clkdiv_reg[28]/Q
                         net (fo=2, routed)           0.117     2.199    clkdiv[28]
    SLICE_X1Y182         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.307 r  clkdiv_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.307    clkdiv_reg[28]_i_1_n_4
    SLICE_X1Y182         FDRE                                         r  clkdiv_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=33, routed)          0.951     2.316    clk_BUFG
    SLICE_X1Y182         FDRE                                         r  clkdiv_reg[28]/C
                         clock pessimism             -0.376     1.940    
    SLICE_X1Y182         FDRE (Hold_fdre_C_D)         0.105     2.045    clkdiv_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.045    
                         arrival time                           2.307    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clkdiv_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.311ns
    Source Clock Delay      (SCD):    1.936ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_BUFG_inst/O
                         net (fo=33, routed)          0.672     1.936    clk_BUFG
    SLICE_X1Y177         FDRE                                         r  clkdiv_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y177         FDRE (Prop_fdre_C_Q)         0.141     2.077 r  clkdiv_reg[8]/Q
                         net (fo=2, routed)           0.120     2.198    clkdiv[8]
    SLICE_X1Y177         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.306 r  clkdiv_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.306    clkdiv_reg[8]_i_1_n_4
    SLICE_X1Y177         FDRE                                         r  clkdiv_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=33, routed)          0.946     2.311    clk_BUFG
    SLICE_X1Y177         FDRE                                         r  clkdiv_reg[8]/C
                         clock pessimism             -0.375     1.936    
    SLICE_X1Y177         FDRE (Hold_fdre_C_D)         0.105     2.041    clkdiv_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.041    
                         arrival time                           2.306    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clkdiv_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_BUFG_inst/O
                         net (fo=33, routed)          0.674     1.938    clk_BUFG
    SLICE_X1Y180         FDRE                                         r  clkdiv_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y180         FDRE (Prop_fdre_C_Q)         0.141     2.079 r  clkdiv_reg[20]/Q
                         net (fo=2, routed)           0.120     2.200    clkdiv[20]
    SLICE_X1Y180         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.308 r  clkdiv_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.308    clkdiv_reg[20]_i_1_n_4
    SLICE_X1Y180         FDRE                                         r  clkdiv_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=33, routed)          0.949     2.314    clk_BUFG
    SLICE_X1Y180         FDRE                                         r  clkdiv_reg[20]/C
                         clock pessimism             -0.376     1.938    
    SLICE_X1Y180         FDRE (Hold_fdre_C_D)         0.105     2.043    clkdiv_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.043    
                         arrival time                           2.308    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clkdiv_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.309ns
    Source Clock Delay      (SCD):    1.934ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_BUFG_inst/O
                         net (fo=33, routed)          0.670     1.934    clk_BUFG
    SLICE_X1Y176         FDRE                                         r  clkdiv_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y176         FDRE (Prop_fdre_C_Q)         0.141     2.075 r  clkdiv_reg[4]/Q
                         net (fo=2, routed)           0.120     2.196    clkdiv[4]
    SLICE_X1Y176         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.304 r  clkdiv_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.304    clkdiv_reg[4]_i_1_n_4
    SLICE_X1Y176         FDRE                                         r  clkdiv_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=33, routed)          0.944     2.309    clk_BUFG
    SLICE_X1Y176         FDRE                                         r  clkdiv_reg[4]/C
                         clock pessimism             -0.375     1.934    
    SLICE_X1Y176         FDRE (Hold_fdre_C_D)         0.105     2.039    clkdiv_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.039    
                         arrival time                           2.304    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clkdiv_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.313ns
    Source Clock Delay      (SCD):    1.937ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_BUFG_inst/O
                         net (fo=33, routed)          0.673     1.937    clk_BUFG
    SLICE_X1Y179         FDRE                                         r  clkdiv_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y179         FDRE (Prop_fdre_C_Q)         0.141     2.078 r  clkdiv_reg[16]/Q
                         net (fo=2, routed)           0.120     2.199    clkdiv[16]
    SLICE_X1Y179         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.307 r  clkdiv_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.307    clkdiv_reg[16]_i_1_n_4
    SLICE_X1Y179         FDRE                                         r  clkdiv_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=33, routed)          0.948     2.313    clk_BUFG
    SLICE_X1Y179         FDRE                                         r  clkdiv_reg[16]/C
                         clock pessimism             -0.376     1.937    
    SLICE_X1Y179         FDRE (Hold_fdre_C_D)         0.105     2.042    clkdiv_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.042    
                         arrival time                           2.307    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clkdiv_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.181%)  route 0.114ns (30.819%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.311ns
    Source Clock Delay      (SCD):    1.936ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_BUFG_inst/O
                         net (fo=33, routed)          0.672     1.936    clk_BUFG
    SLICE_X1Y177         FDRE                                         r  clkdiv_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y177         FDRE (Prop_fdre_C_Q)         0.141     2.077 r  clkdiv_reg[5]/Q
                         net (fo=2, routed)           0.114     2.191    clkdiv[5]
    SLICE_X1Y177         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.306 r  clkdiv_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.306    clkdiv_reg[8]_i_1_n_7
    SLICE_X1Y177         FDRE                                         r  clkdiv_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=33, routed)          0.946     2.311    clk_BUFG
    SLICE_X1Y177         FDRE                                         r  clkdiv_reg[5]/C
                         clock pessimism             -0.375     1.936    
    SLICE_X1Y177         FDRE (Hold_fdre_C_D)         0.105     2.041    clkdiv_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.041    
                         arrival time                           2.306    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clkdiv_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.315ns
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_BUFG_inst/O
                         net (fo=33, routed)          0.675     1.939    clk_BUFG
    SLICE_X1Y181         FDRE                                         r  clkdiv_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y181         FDRE (Prop_fdre_C_Q)         0.141     2.080 r  clkdiv_reg[21]/Q
                         net (fo=2, routed)           0.116     2.197    clkdiv[21]
    SLICE_X1Y181         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.312 r  clkdiv_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.312    clkdiv_reg[24]_i_1_n_7
    SLICE_X1Y181         FDRE                                         r  clkdiv_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=33, routed)          0.950     2.315    clk_BUFG
    SLICE_X1Y181         FDRE                                         r  clkdiv_reg[21]/C
                         clock pessimism             -0.376     1.939    
    SLICE_X1Y181         FDRE (Hold_fdre_C_D)         0.105     2.044    clkdiv_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.044    
                         arrival time                           2.312    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clkdiv_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.311ns
    Source Clock Delay      (SCD):    1.936ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_BUFG_inst/O
                         net (fo=33, routed)          0.672     1.936    clk_BUFG
    SLICE_X1Y177         FDRE                                         r  clkdiv_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y177         FDRE (Prop_fdre_C_Q)         0.141     2.077 r  clkdiv_reg[7]/Q
                         net (fo=2, routed)           0.120     2.198    clkdiv[7]
    SLICE_X1Y177         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.309 r  clkdiv_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.309    clkdiv_reg[8]_i_1_n_5
    SLICE_X1Y177         FDRE                                         r  clkdiv_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=33, routed)          0.946     2.311    clk_BUFG
    SLICE_X1Y177         FDRE                                         r  clkdiv_reg[7]/C
                         clock pessimism             -0.375     1.936    
    SLICE_X1Y177         FDRE (Hold_fdre_C_D)         0.105     2.041    clkdiv_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.041    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clkp }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         5.000       2.845      BUFGCTRL_X0Y0  clk_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X0Y177   clkdiv_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X1Y178   clkdiv_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X1Y178   clkdiv_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X1Y178   clkdiv_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X1Y179   clkdiv_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X1Y179   clkdiv_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X1Y179   clkdiv_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X1Y179   clkdiv_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X1Y180   clkdiv_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X0Y177   clkdiv_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X0Y177   clkdiv_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y178   clkdiv_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y178   clkdiv_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y178   clkdiv_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y178   clkdiv_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y178   clkdiv_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y178   clkdiv_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y179   clkdiv_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y179   clkdiv_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X0Y177   clkdiv_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X0Y177   clkdiv_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y178   clkdiv_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y178   clkdiv_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y178   clkdiv_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y178   clkdiv_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y178   clkdiv_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y178   clkdiv_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y179   clkdiv_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y179   clkdiv_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            30 Endpoints
Min Delay            30 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 button[0]
                            (input port)
  Destination:            state_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.877ns  (logic 1.796ns (26.115%)  route 5.081ns (73.885%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y11                                               0.000     0.000 f  button[0] (IN)
                         net (fo=0)                   0.000     0.000    button[0]
    Y11                  IBUF (Prop_ibuf_I_O)         1.548     1.548 f  button_IBUF[0]_inst/O
                         net (fo=5, routed)           4.441     5.989    button_IBUF[0]
    SLICE_X4Y179         LUT6 (Prop_lut6_I0_O)        0.124     6.113 r  state[2]_i_3/O
                         net (fo=1, routed)           0.640     6.753    state[2]_i_3_n_0
    SLICE_X4Y179         LUT5 (Prop_lut5_I2_O)        0.124     6.877 r  state[2]_i_1/O
                         net (fo=1, routed)           0.000     6.877    state[2]_i_1_n_0
    SLICE_X4Y179         FDRE                                         r  state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button[0]
                            (input port)
  Destination:            state_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.668ns  (logic 1.796ns (26.932%)  route 4.872ns (73.068%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y11                                               0.000     0.000 f  button[0] (IN)
                         net (fo=0)                   0.000     0.000    button[0]
    Y11                  IBUF (Prop_ibuf_I_O)         1.548     1.548 f  button_IBUF[0]_inst/O
                         net (fo=5, routed)           4.159     5.707    button_IBUF[0]
    SLICE_X5Y179         LUT6 (Prop_lut6_I1_O)        0.124     5.831 r  state[1]_i_3/O
                         net (fo=1, routed)           0.713     6.544    state[1]_i_3_n_0
    SLICE_X4Y179         LUT4 (Prop_lut4_I1_O)        0.124     6.668 r  state[1]_i_1/O
                         net (fo=1, routed)           0.000     6.668    state[1]_i_1_n_0
    SLICE_X4Y179         FDRE                                         r  state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button[0]
                            (input port)
  Destination:            state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.570ns  (logic 1.796ns (27.336%)  route 4.774ns (72.664%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y11                                               0.000     0.000 f  button[0] (IN)
                         net (fo=0)                   0.000     0.000    button[0]
    Y11                  IBUF (Prop_ibuf_I_O)         1.548     1.548 f  button_IBUF[0]_inst/O
                         net (fo=5, routed)           4.107     5.655    button_IBUF[0]
    SLICE_X3Y179         LUT6 (Prop_lut6_I0_O)        0.124     5.779 r  state[0]_i_3/O
                         net (fo=1, routed)           0.667     6.446    state[0]_i_3_n_0
    SLICE_X3Y179         LUT5 (Prop_lut5_I2_O)        0.124     6.570 r  state[0]_i_1/O
                         net (fo=1, routed)           0.000     6.570    state[0]_i_1_n_0
    SLICE_X3Y179         FDRE                                         r  state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button[0]
                            (input port)
  Destination:            prev_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.182ns  (logic 1.672ns (27.046%)  route 4.510ns (72.954%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y11                                               0.000     0.000 r  button[0] (IN)
                         net (fo=0)                   0.000     0.000    button[0]
    Y11                  IBUF (Prop_ibuf_I_O)         1.548     1.548 r  button_IBUF[0]_inst/O
                         net (fo=5, routed)           4.510     6.058    button_IBUF[0]
    SLICE_X3Y179         LUT6 (Prop_lut6_I2_O)        0.124     6.182 r  prev_state[0]_i_1/O
                         net (fo=1, routed)           0.000     6.182    prev_state[0]_i_1_n_0
    SLICE_X3Y179         FDRE                                         r  prev_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button[0]
                            (input port)
  Destination:            prev_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.841ns  (logic 1.672ns (28.623%)  route 4.169ns (71.377%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y11                                               0.000     0.000 r  button[0] (IN)
                         net (fo=0)                   0.000     0.000    button[0]
    Y11                  IBUF (Prop_ibuf_I_O)         1.548     1.548 r  button_IBUF[0]_inst/O
                         net (fo=5, routed)           4.169     5.717    button_IBUF[0]
    SLICE_X4Y179         LUT6 (Prop_lut6_I2_O)        0.124     5.841 r  prev_state[2]_i_1/O
                         net (fo=1, routed)           0.000     5.841    prev_state[2]_i_1_n_0
    SLICE_X4Y179         FDRE                                         r  prev_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.364ns  (logic 2.845ns (53.030%)  route 2.520ns (46.970%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y179         FDRE                         0.000     0.000 r  led_reg_reg[7]/C
    SLICE_X2Y179         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  led_reg_reg[7]/Q
                         net (fo=2, routed)           0.833     1.311    led_reg[7]
    SLICE_X0Y178         LUT1 (Prop_lut1_I0_O)        0.301     1.612 r  led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.686     3.299    led_OBUF[7]
    B17                  OBUF (Prop_obuf_I_O)         2.066     5.364 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     5.364    led[7]
    B17                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.936ns  (logic 2.738ns (55.465%)  route 2.198ns (44.535%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y180         FDRE                         0.000     0.000 r  led_reg_reg[2]/C
    SLICE_X2Y180         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  led_reg_reg[2]/Q
                         net (fo=1, routed)           0.521     1.039    led_reg[2]
    SLICE_X2Y180         LUT1 (Prop_lut1_I0_O)        0.124     1.163 r  led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.677     2.840    led_OBUF[2]
    A14                  OBUF (Prop_obuf_I_O)         2.096     4.936 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.936    led[2]
    A14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.836ns  (logic 2.722ns (56.292%)  route 2.114ns (43.708%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y179         FDRE                         0.000     0.000 r  led_reg_reg[5]/C
    SLICE_X2Y179         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  led_reg_reg[5]/Q
                         net (fo=2, routed)           0.437     0.955    led_reg[5]
    SLICE_X2Y180         LUT1 (Prop_lut1_I0_O)        0.124     1.079 r  led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.676     2.756    led_OBUF[5]
    A16                  OBUF (Prop_obuf_I_O)         2.080     4.836 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.836    led[5]
    A16                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg_reg[6]_inv/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.522ns  (logic 2.659ns (58.800%)  route 1.863ns (41.200%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y180         FDRE                         0.000     0.000 r  led_reg_reg[6]_inv/C
    SLICE_X0Y180         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  led_reg_reg[6]_inv/Q
                         net (fo=1, routed)           1.863     2.282    led_OBUF[6]
    B16                  OBUF (Prop_obuf_I_O)         2.240     4.522 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.522    led[6]
    B16                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg_reg[4]_inv/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.410ns  (logic 2.524ns (57.240%)  route 1.886ns (42.760%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y180         FDRE                         0.000     0.000 r  led_reg_reg[4]_inv/C
    SLICE_X4Y180         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  led_reg_reg[4]_inv/Q
                         net (fo=1, routed)           1.886     2.342    led_OBUF[4]
    B15                  OBUF (Prop_obuf_I_O)         2.068     4.410 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.410    led[4]
    B15                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.186ns (54.884%)  route 0.153ns (45.116%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y179         FDRE                         0.000     0.000 r  state_reg[1]/C
    SLICE_X4Y179         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  state_reg[1]/Q
                         net (fo=16, routed)          0.153     0.294    state_reg_n_0_[1]
    SLICE_X4Y181         LUT6 (Prop_lut6_I0_O)        0.045     0.339 r  cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.339    cnt[0]_i_1_n_0
    SLICE_X4Y181         FDRE                                         r  cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.186ns (54.723%)  route 0.154ns (45.277%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y179         FDRE                         0.000     0.000 r  state_reg[1]/C
    SLICE_X4Y179         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  state_reg[1]/Q
                         net (fo=16, routed)          0.154     0.295    state_reg_n_0_[1]
    SLICE_X4Y181         LUT6 (Prop_lut6_I0_O)        0.045     0.340 r  cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.340    cnt[1]_i_1_n_0
    SLICE_X4Y181         FDRE                                         r  cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 prev_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            prev_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y179         FDRE                         0.000     0.000 r  prev_state_reg[0]/C
    SLICE_X3Y179         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  prev_state_reg[0]/Q
                         net (fo=2, routed)           0.168     0.309    prev_state_reg_n_0_[0]
    SLICE_X3Y179         LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  prev_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.354    prev_state[0]_i_1_n_0
    SLICE_X3Y179         FDRE                                         r  prev_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.360ns  (logic 0.141ns (39.211%)  route 0.219ns (60.789%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y179         FDRE                         0.000     0.000 r  state_reg[2]/C
    SLICE_X4Y179         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  state_reg[2]/Q
                         net (fo=22, routed)          0.219     0.360    state_reg_n_0_[2]
    SLICE_X2Y180         FDRE                                         r  led_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 prev_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            prev_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y179         FDRE                         0.000     0.000 r  prev_state_reg[2]/C
    SLICE_X4Y179         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  prev_state_reg[2]/Q
                         net (fo=2, routed)           0.185     0.326    prev_state_reg_n_0_[2]
    SLICE_X4Y179         LUT6 (Prop_lut6_I5_O)        0.045     0.371 r  prev_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.371    prev_state[2]_i_1_n_0
    SLICE_X4Y179         FDRE                                         r  prev_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.209ns (52.885%)  route 0.186ns (47.115%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y179         FDRE                         0.000     0.000 r  cnt_reg[2]/C
    SLICE_X2Y179         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  cnt_reg[2]/Q
                         net (fo=11, routed)          0.186     0.350    cnt_reg_n_0_[2]
    SLICE_X2Y179         LUT6 (Prop_lut6_I2_O)        0.045     0.395 r  cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.395    cnt[2]_i_1_n_0
    SLICE_X2Y179         FDRE                                         r  cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.407ns  (logic 0.186ns (45.744%)  route 0.221ns (54.256%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y179         FDRE                         0.000     0.000 r  state_reg[1]/C
    SLICE_X4Y179         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  state_reg[1]/Q
                         net (fo=16, routed)          0.221     0.362    state_reg_n_0_[1]
    SLICE_X4Y179         LUT4 (Prop_lut4_I3_O)        0.045     0.407 r  state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.407    state[1]_i_1_n_0
    SLICE_X4Y179         FDRE                                         r  state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.186ns (44.500%)  route 0.232ns (55.500%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y179         FDRE                         0.000     0.000 r  state_reg[0]/C
    SLICE_X3Y179         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  state_reg[0]/Q
                         net (fo=18, routed)          0.232     0.373    state_reg_n_0_[0]
    SLICE_X2Y179         LUT4 (Prop_lut4_I2_O)        0.045     0.418 r  led_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.418    led_reg[5]_i_1_n_0
    SLICE_X2Y179         FDRE                                         r  led_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_reg_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.420ns  (logic 0.188ns (44.764%)  route 0.232ns (55.236%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y179         FDRE                         0.000     0.000 r  state_reg[0]/C
    SLICE_X3Y179         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  state_reg[0]/Q
                         net (fo=18, routed)          0.232     0.373    state_reg_n_0_[0]
    SLICE_X2Y179         LUT4 (Prop_lut4_I2_O)        0.047     0.420 r  led_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     0.420    led_reg[7]_i_1_n_0
    SLICE_X2Y179         FDRE                                         r  led_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 prev_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.429ns  (logic 0.231ns (53.899%)  route 0.198ns (46.101%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y179         FDRE                         0.000     0.000 r  prev_state_reg[0]/C
    SLICE_X3Y179         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  prev_state_reg[0]/Q
                         net (fo=2, routed)           0.147     0.288    prev_state_reg_n_0_[0]
    SLICE_X3Y179         LUT6 (Prop_lut6_I0_O)        0.045     0.333 r  state[0]_i_2/O
                         net (fo=1, routed)           0.050     0.384    state[0]_i_2_n_0
    SLICE_X3Y179         LUT5 (Prop_lut5_I0_O)        0.045     0.429 r  state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.429    state[0]_i_1_n_0
    SLICE_X3Y179         FDRE                                         r  state_reg[0]/D
  -------------------------------------------------------------------    -------------------





