TimeQuest Timing Analyzer report for radioberry
Sat Sep 15 10:38:04 2018
Quartus Prime Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'spi_sck'
 14. Slow 1200mV 85C Model Setup: 'spi_slave:spi_slave_rx2_inst|done'
 15. Slow 1200mV 85C Model Setup: 'spi_slave:spi_slave_rx_inst|done'
 16. Slow 1200mV 85C Model Setup: 'ad9866:ad9866_inst|dut1_pc[0]'
 17. Slow 1200mV 85C Model Setup: 'ad9866_clk'
 18. Slow 1200mV 85C Model Setup: 'virt_ad9866_txclk'
 19. Slow 1200mV 85C Model Setup: 'clk_10mhz'
 20. Slow 1200mV 85C Model Setup: 'spi_ce0'
 21. Slow 1200mV 85C Model Setup: 'spi_ce1'
 22. Slow 1200mV 85C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 85C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'
 24. Slow 1200mV 85C Model Hold: 'spi_ce1'
 25. Slow 1200mV 85C Model Hold: 'spi_ce0'
 26. Slow 1200mV 85C Model Hold: 'spi_sck'
 27. Slow 1200mV 85C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'
 28. Slow 1200mV 85C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'
 29. Slow 1200mV 85C Model Hold: 'clk_10mhz'
 30. Slow 1200mV 85C Model Hold: 'ad9866_clk'
 31. Slow 1200mV 85C Model Hold: 'ad9866:ad9866_inst|dut1_pc[0]'
 32. Slow 1200mV 85C Model Hold: 'spi_slave:spi_slave_rx_inst|done'
 33. Slow 1200mV 85C Model Hold: 'spi_slave:spi_slave_rx2_inst|done'
 34. Slow 1200mV 85C Model Hold: 'virt_ad9866_txclk'
 35. Slow 1200mV 85C Model Recovery: 'spi_sck'
 36. Slow 1200mV 85C Model Recovery: 'clk_10mhz'
 37. Slow 1200mV 85C Model Removal: 'spi_sck'
 38. Slow 1200mV 85C Model Removal: 'clk_10mhz'
 39. Slow 1200mV 85C Model Metastability Summary
 40. Slow 1200mV 0C Model Fmax Summary
 41. Slow 1200mV 0C Model Setup Summary
 42. Slow 1200mV 0C Model Hold Summary
 43. Slow 1200mV 0C Model Recovery Summary
 44. Slow 1200mV 0C Model Removal Summary
 45. Slow 1200mV 0C Model Minimum Pulse Width Summary
 46. Slow 1200mV 0C Model Setup: 'spi_sck'
 47. Slow 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx2_inst|done'
 48. Slow 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx_inst|done'
 49. Slow 1200mV 0C Model Setup: 'ad9866:ad9866_inst|dut1_pc[0]'
 50. Slow 1200mV 0C Model Setup: 'ad9866_clk'
 51. Slow 1200mV 0C Model Setup: 'virt_ad9866_txclk'
 52. Slow 1200mV 0C Model Setup: 'clk_10mhz'
 53. Slow 1200mV 0C Model Setup: 'spi_ce0'
 54. Slow 1200mV 0C Model Setup: 'spi_ce1'
 55. Slow 1200mV 0C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'
 56. Slow 1200mV 0C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'
 57. Slow 1200mV 0C Model Hold: 'spi_ce1'
 58. Slow 1200mV 0C Model Hold: 'spi_sck'
 59. Slow 1200mV 0C Model Hold: 'spi_ce0'
 60. Slow 1200mV 0C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'
 61. Slow 1200mV 0C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'
 62. Slow 1200mV 0C Model Hold: 'clk_10mhz'
 63. Slow 1200mV 0C Model Hold: 'ad9866_clk'
 64. Slow 1200mV 0C Model Hold: 'ad9866:ad9866_inst|dut1_pc[0]'
 65. Slow 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx2_inst|done'
 66. Slow 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx_inst|done'
 67. Slow 1200mV 0C Model Hold: 'virt_ad9866_txclk'
 68. Slow 1200mV 0C Model Recovery: 'spi_sck'
 69. Slow 1200mV 0C Model Recovery: 'clk_10mhz'
 70. Slow 1200mV 0C Model Removal: 'spi_sck'
 71. Slow 1200mV 0C Model Removal: 'clk_10mhz'
 72. Slow 1200mV 0C Model Metastability Summary
 73. Fast 1200mV 0C Model Setup Summary
 74. Fast 1200mV 0C Model Hold Summary
 75. Fast 1200mV 0C Model Recovery Summary
 76. Fast 1200mV 0C Model Removal Summary
 77. Fast 1200mV 0C Model Minimum Pulse Width Summary
 78. Fast 1200mV 0C Model Setup: 'spi_sck'
 79. Fast 1200mV 0C Model Setup: 'ad9866_clk'
 80. Fast 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx2_inst|done'
 81. Fast 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx_inst|done'
 82. Fast 1200mV 0C Model Setup: 'ad9866:ad9866_inst|dut1_pc[0]'
 83. Fast 1200mV 0C Model Setup: 'virt_ad9866_txclk'
 84. Fast 1200mV 0C Model Setup: 'clk_10mhz'
 85. Fast 1200mV 0C Model Setup: 'spi_ce0'
 86. Fast 1200mV 0C Model Setup: 'spi_ce1'
 87. Fast 1200mV 0C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'
 88. Fast 1200mV 0C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'
 89. Fast 1200mV 0C Model Hold: 'spi_ce1'
 90. Fast 1200mV 0C Model Hold: 'spi_ce0'
 91. Fast 1200mV 0C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'
 92. Fast 1200mV 0C Model Hold: 'spi_sck'
 93. Fast 1200mV 0C Model Hold: 'ad9866_clk'
 94. Fast 1200mV 0C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'
 95. Fast 1200mV 0C Model Hold: 'clk_10mhz'
 96. Fast 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx_inst|done'
 97. Fast 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx2_inst|done'
 98. Fast 1200mV 0C Model Hold: 'ad9866:ad9866_inst|dut1_pc[0]'
 99. Fast 1200mV 0C Model Hold: 'virt_ad9866_txclk'
100. Fast 1200mV 0C Model Recovery: 'spi_sck'
101. Fast 1200mV 0C Model Recovery: 'clk_10mhz'
102. Fast 1200mV 0C Model Removal: 'spi_sck'
103. Fast 1200mV 0C Model Removal: 'clk_10mhz'
104. Fast 1200mV 0C Model Metastability Summary
105. Multicorner Timing Analysis Summary
106. Board Trace Model Assignments
107. Input Transition Times
108. Signal Integrity Metrics (Slow 1200mv 0c Model)
109. Signal Integrity Metrics (Slow 1200mv 85c Model)
110. Signal Integrity Metrics (Fast 1200mv 0c Model)
111. Setup Transfers
112. Hold Transfers
113. Recovery Transfers
114. Removal Transfers
115. Report TCCS
116. Report RSKM
117. Unconstrained Paths Summary
118. Clock Status Summary
119. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest Spectra-Q                                 ;
; Revision Name         ; radioberry                                          ;
; Device Family         ; Cyclone 10 LP                                       ;
; Device Name           ; 10CL025YE144C8G                                     ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.25        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  24.9%      ;
+----------------------------+-------------+


+--------------------------------------------------------+
; SDC File List                                          ;
+--------------------+--------+--------------------------+
; SDC File Path      ; Status ; Read at                  ;
+--------------------+--------+--------------------------+
; rtl/radioberry.sdc ; OK     ; Sat Sep 15 10:37:54 2018 ;
+--------------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------+-----------+-----------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+---------------------------------------------------------------+-----------------------------------------------------------------+
; Clock Name                                                  ; Type      ; Period    ; Frequency ; Rise  ; Fall      ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master    ; Source                                                        ; Targets                                                         ;
+-------------------------------------------------------------+-----------+-----------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+---------------------------------------------------------------+-----------------------------------------------------------------+
; ad9866:ad9866_inst|dut1_pc[0]                               ; Base      ; 10.000    ; 100.0 MHz ; 0.000 ; 5.000     ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { ad9866:ad9866_inst|dut1_pc[0] }                               ;
; ad9866_clk                                                  ; Base      ; 13.020    ; 76.8 MHz  ; 0.000 ; 6.510     ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { ad9866_clk }                                                  ;
; ad9866_rxclk                                                ; Base      ; 13.020    ; 76.8 MHz  ; 0.000 ; 6.510     ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { ad9866_rxclk }                                                ;
; ad9866_txclk                                                ; Base      ; 13.020    ; 76.8 MHz  ; 0.000 ; 6.510     ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { ad9866_txclk }                                                ;
; clk_10mhz                                                   ; Base      ; 100.000   ; 10.0 MHz  ; 0.000 ; 50.000    ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { clk_10mhz }                                                   ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 5208.333  ; 0.19 MHz  ; 0.000 ; 2604.166  ; 50.00      ; 625       ; 12          ;       ;        ;           ;            ; false    ; clk_10mhz ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 33333.333 ; 0.03 MHz  ; 0.000 ; 16666.666 ; 50.00      ; 1000      ; 3           ;       ;        ;           ;            ; false    ; clk_10mhz ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] } ;
; spi_ce0                                                     ; Base      ; 2500.000  ; 0.4 MHz   ; 0.000 ; 1250.000  ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { spi_ce[0] }                                                   ;
; spi_ce1                                                     ; Base      ; 2500.000  ; 0.4 MHz   ; 0.000 ; 1250.000  ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { spi_ce[1] }                                                   ;
; spi_sck                                                     ; Base      ; 64.000    ; 15.63 MHz ; 0.000 ; 32.000    ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { spi_sck }                                                     ;
; spi_slave:spi_slave_rx2_inst|done                           ; Base      ; 2500.000  ; 0.4 MHz   ; 0.000 ; 1250.000  ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { spi_slave:spi_slave_rx2_inst|done }                           ;
; spi_slave:spi_slave_rx_inst|done                            ; Base      ; 2500.000  ; 0.4 MHz   ; 0.000 ; 1250.000  ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { spi_slave:spi_slave_rx_inst|done }                            ;
; virt_ad9866_clk                                             ; Virtual   ; 13.020    ; 76.8 MHz  ; 0.000 ; 6.510     ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { }                                                             ;
; virt_ad9866_rxclk                                           ; Virtual   ; 13.020    ; 76.8 MHz  ; 0.000 ; 6.510     ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { }                                                             ;
; virt_ad9866_txclk                                           ; Virtual   ; 13.020    ; 76.8 MHz  ; 0.000 ; 6.510     ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { }                                                             ;
+-------------------------------------------------------------+-----------+-----------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+---------------------------------------------------------------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                             ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                  ; Note                                              ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------+
; 38.41 MHz  ; 38.41 MHz       ; spi_sck                                                     ;                                                   ;
; 90.6 MHz   ; 90.6 MHz        ; ad9866_clk                                                  ;                                                   ;
; 102.51 MHz ; 102.51 MHz      ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ;                                                   ;
; 116.2 MHz  ; 116.2 MHz       ; clk_10mhz                                                   ;                                                   ;
; 137.48 MHz ; 137.48 MHz      ; ad9866:ad9866_inst|dut1_pc[0]                               ;                                                   ;
; 145.62 MHz ; 145.62 MHz      ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ;                                                   ;
; 200.72 MHz ; 63.75 MHz       ; spi_ce0                                                     ; limit due to minimum port rate restriction (tmin) ;
; 237.64 MHz ; 63.75 MHz       ; spi_ce1                                                     ; limit due to minimum port rate restriction (tmin) ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                     ;
+-------------------------------------------------------------+-----------+---------------+
; Clock                                                       ; Slack     ; End Point TNS ;
+-------------------------------------------------------------+-----------+---------------+
; spi_sck                                                     ; 0.205     ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done                           ; 0.559     ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done                            ; 0.951     ; 0.000         ;
; ad9866:ad9866_inst|dut1_pc[0]                               ; 1.363     ; 0.000         ;
; ad9866_clk                                                  ; 1.983     ; 0.000         ;
; virt_ad9866_txclk                                           ; 6.570     ; 0.000         ;
; clk_10mhz                                                   ; 91.394    ; 0.000         ;
; spi_ce0                                                     ; 2495.018  ; 0.000         ;
; spi_ce1                                                     ; 2495.792  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2599.289  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33326.466 ; 0.000         ;
+-------------------------------------------------------------+-----------+---------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                   ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; spi_ce1                                                     ; 0.331  ; 0.000         ;
; spi_ce0                                                     ; 0.357  ; 0.000         ;
; spi_sck                                                     ; 0.385  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.442  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.453  ; 0.000         ;
; clk_10mhz                                                   ; 0.454  ; 0.000         ;
; ad9866_clk                                                  ; 0.476  ; 0.000         ;
; ad9866:ad9866_inst|dut1_pc[0]                               ; 0.708  ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done                            ; 0.974  ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done                           ; 1.002  ; 0.000         ;
; virt_ad9866_txclk                                           ; 11.863 ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+-----------+--------+-------------------+
; Clock     ; Slack  ; End Point TNS     ;
+-----------+--------+-------------------+
; spi_sck   ; 0.115  ; 0.000             ;
; clk_10mhz ; 95.502 ; 0.000             ;
+-----------+--------+-------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+-----------+-------+-------------------+
; Clock     ; Slack ; End Point TNS     ;
+-----------+-------+-------------------+
; spi_sck   ; 2.025 ; 0.000             ;
; clk_10mhz ; 2.631 ; 0.000             ;
+-----------+-------+-------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                       ;
+-------------------------------------------------------------+-----------+---------------+
; Clock                                                       ; Slack     ; End Point TNS ;
+-------------------------------------------------------------+-----------+---------------+
; ad9866_rxclk                                                ; -2.666    ; -2.666        ;
; ad9866_txclk                                                ; -2.666    ; -2.666        ;
; ad9866:ad9866_inst|dut1_pc[0]                               ; 4.434     ; 0.000         ;
; ad9866_clk                                                  ; 5.744     ; 0.000         ;
; spi_sck                                                     ; 31.537    ; 0.000         ;
; clk_10mhz                                                   ; 49.381    ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done                            ; 1249.351  ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done                           ; 1249.378  ; 0.000         ;
; spi_ce0                                                     ; 1249.496  ; 0.000         ;
; spi_ce1                                                     ; 1249.537  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2603.355  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 16665.851 ; 0.000         ;
+-------------------------------------------------------------+-----------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'spi_sck'                                                                                          ;
+-------+-----------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.205 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[0]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.843      ; 5.629      ;
; 0.205 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[1]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.843      ; 5.629      ;
; 0.205 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[2]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.843      ; 5.629      ;
; 0.205 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[3]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.843      ; 5.629      ;
; 0.205 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[4]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.843      ; 5.629      ;
; 0.205 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[5]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.843      ; 5.629      ;
; 0.205 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[6]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.843      ; 5.629      ;
; 0.205 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[7]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.843      ; 5.629      ;
; 0.205 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[8]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.843      ; 5.629      ;
; 0.205 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[9]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.843      ; 5.629      ;
; 0.205 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[10] ; spi_ce1      ; spi_sck     ; 3.000        ; 2.843      ; 5.629      ;
; 0.205 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[11] ; spi_ce1      ; spi_sck     ; 3.000        ; 2.843      ; 5.629      ;
; 0.205 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[12] ; spi_ce1      ; spi_sck     ; 3.000        ; 2.843      ; 5.629      ;
; 0.205 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[13] ; spi_ce1      ; spi_sck     ; 3.000        ; 2.843      ; 5.629      ;
; 0.205 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[14] ; spi_ce1      ; spi_sck     ; 3.000        ; 2.843      ; 5.629      ;
; 0.205 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[15] ; spi_ce1      ; spi_sck     ; 3.000        ; 2.843      ; 5.629      ;
; 0.209 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[42] ; spi_ce1      ; spi_sck     ; 3.000        ; 2.874      ; 5.656      ;
; 0.209 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[46] ; spi_ce1      ; spi_sck     ; 3.000        ; 2.874      ; 5.656      ;
; 0.209 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[47] ; spi_ce1      ; spi_sck     ; 3.000        ; 2.874      ; 5.656      ;
; 0.209 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[45] ; spi_ce1      ; spi_sck     ; 3.000        ; 2.874      ; 5.656      ;
; 0.209 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[44] ; spi_ce1      ; spi_sck     ; 3.000        ; 2.874      ; 5.656      ;
; 0.209 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[43] ; spi_ce1      ; spi_sck     ; 3.000        ; 2.874      ; 5.656      ;
; 0.209 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[41] ; spi_ce1      ; spi_sck     ; 3.000        ; 2.874      ; 5.656      ;
; 0.209 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[40] ; spi_ce1      ; spi_sck     ; 3.000        ; 2.874      ; 5.656      ;
; 0.209 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[39] ; spi_ce1      ; spi_sck     ; 3.000        ; 2.874      ; 5.656      ;
; 0.220 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[33] ; spi_ce1      ; spi_sck     ; 3.000        ; 2.886      ; 5.657      ;
; 0.220 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[37] ; spi_ce1      ; spi_sck     ; 3.000        ; 2.886      ; 5.657      ;
; 0.220 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[38] ; spi_ce1      ; spi_sck     ; 3.000        ; 2.886      ; 5.657      ;
; 0.220 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[36] ; spi_ce1      ; spi_sck     ; 3.000        ; 2.886      ; 5.657      ;
; 0.220 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[35] ; spi_ce1      ; spi_sck     ; 3.000        ; 2.886      ; 5.657      ;
; 0.220 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[34] ; spi_ce1      ; spi_sck     ; 3.000        ; 2.886      ; 5.657      ;
; 0.220 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[32] ; spi_ce1      ; spi_sck     ; 3.000        ; 2.886      ; 5.657      ;
; 0.220 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[31] ; spi_ce1      ; spi_sck     ; 3.000        ; 2.886      ; 5.657      ;
; 0.220 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[30] ; spi_ce1      ; spi_sck     ; 3.000        ; 2.886      ; 5.657      ;
; 0.357 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[42] ; spi_ce1      ; spi_sck     ; 3.000        ; 2.874      ; 5.508      ;
; 0.357 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[46] ; spi_ce1      ; spi_sck     ; 3.000        ; 2.874      ; 5.508      ;
; 0.357 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[47] ; spi_ce1      ; spi_sck     ; 3.000        ; 2.874      ; 5.508      ;
; 0.357 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[45] ; spi_ce1      ; spi_sck     ; 3.000        ; 2.874      ; 5.508      ;
; 0.357 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[44] ; spi_ce1      ; spi_sck     ; 3.000        ; 2.874      ; 5.508      ;
; 0.357 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[43] ; spi_ce1      ; spi_sck     ; 3.000        ; 2.874      ; 5.508      ;
; 0.357 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[41] ; spi_ce1      ; spi_sck     ; 3.000        ; 2.874      ; 5.508      ;
; 0.357 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[40] ; spi_ce1      ; spi_sck     ; 3.000        ; 2.874      ; 5.508      ;
; 0.357 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[39] ; spi_ce1      ; spi_sck     ; 3.000        ; 2.874      ; 5.508      ;
; 0.369 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[33] ; spi_ce1      ; spi_sck     ; 3.000        ; 2.886      ; 5.508      ;
; 0.369 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[37] ; spi_ce1      ; spi_sck     ; 3.000        ; 2.886      ; 5.508      ;
; 0.369 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[38] ; spi_ce1      ; spi_sck     ; 3.000        ; 2.886      ; 5.508      ;
; 0.369 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[36] ; spi_ce1      ; spi_sck     ; 3.000        ; 2.886      ; 5.508      ;
; 0.369 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[35] ; spi_ce1      ; spi_sck     ; 3.000        ; 2.886      ; 5.508      ;
; 0.369 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[34] ; spi_ce1      ; spi_sck     ; 3.000        ; 2.886      ; 5.508      ;
; 0.369 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[32] ; spi_ce1      ; spi_sck     ; 3.000        ; 2.886      ; 5.508      ;
; 0.369 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[31] ; spi_ce1      ; spi_sck     ; 3.000        ; 2.886      ; 5.508      ;
; 0.369 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[30] ; spi_ce1      ; spi_sck     ; 3.000        ; 2.886      ; 5.508      ;
; 0.372 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[8]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.843      ; 5.462      ;
; 0.372 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[7]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.843      ; 5.462      ;
; 0.372 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[11] ; spi_ce1      ; spi_sck     ; 3.000        ; 2.843      ; 5.462      ;
; 0.372 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[5]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.843      ; 5.462      ;
; 0.372 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[10] ; spi_ce1      ; spi_sck     ; 3.000        ; 2.843      ; 5.462      ;
; 0.372 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[0]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.843      ; 5.462      ;
; 0.372 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[9]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.843      ; 5.462      ;
; 0.372 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[6]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.843      ; 5.462      ;
; 0.372 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[2]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.843      ; 5.462      ;
; 0.372 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[3]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.843      ; 5.462      ;
; 0.372 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[4]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.843      ; 5.462      ;
; 0.372 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[12] ; spi_ce1      ; spi_sck     ; 3.000        ; 2.843      ; 5.462      ;
; 0.372 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[1]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.843      ; 5.462      ;
; 0.372 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[13] ; spi_ce1      ; spi_sck     ; 3.000        ; 2.843      ; 5.462      ;
; 0.372 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[14] ; spi_ce1      ; spi_sck     ; 3.000        ; 2.843      ; 5.462      ;
; 0.372 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[15] ; spi_ce1      ; spi_sck     ; 3.000        ; 2.843      ; 5.462      ;
; 0.387 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[29] ; spi_ce1      ; spi_sck     ; 3.000        ; 2.783      ; 5.387      ;
; 0.387 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[28] ; spi_ce1      ; spi_sck     ; 3.000        ; 2.783      ; 5.387      ;
; 0.387 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[27] ; spi_ce1      ; spi_sck     ; 3.000        ; 2.783      ; 5.387      ;
; 0.387 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[16] ; spi_ce1      ; spi_sck     ; 3.000        ; 2.783      ; 5.387      ;
; 0.387 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[17] ; spi_ce1      ; spi_sck     ; 3.000        ; 2.783      ; 5.387      ;
; 0.387 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[18] ; spi_ce1      ; spi_sck     ; 3.000        ; 2.783      ; 5.387      ;
; 0.387 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[19] ; spi_ce1      ; spi_sck     ; 3.000        ; 2.783      ; 5.387      ;
; 0.387 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[20] ; spi_ce1      ; spi_sck     ; 3.000        ; 2.783      ; 5.387      ;
; 0.387 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[21] ; spi_ce1      ; spi_sck     ; 3.000        ; 2.783      ; 5.387      ;
; 0.387 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[22] ; spi_ce1      ; spi_sck     ; 3.000        ; 2.783      ; 5.387      ;
; 0.387 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[23] ; spi_ce1      ; spi_sck     ; 3.000        ; 2.783      ; 5.387      ;
; 0.387 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[24] ; spi_ce1      ; spi_sck     ; 3.000        ; 2.783      ; 5.387      ;
; 0.387 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[25] ; spi_ce1      ; spi_sck     ; 3.000        ; 2.783      ; 5.387      ;
; 0.387 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[26] ; spi_ce1      ; spi_sck     ; 3.000        ; 2.783      ; 5.387      ;
; 0.490 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|done     ; spi_ce1      ; spi_sck     ; 2.000        ; 3.017      ; 4.518      ;
; 0.496 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|done      ; spi_ce0      ; spi_sck     ; 2.000        ; 3.679      ; 5.174      ;
; 0.547 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[0]     ; spi_ce0      ; spi_sck     ; 2.000        ; 3.432      ; 4.876      ;
; 0.547 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[2]     ; spi_ce0      ; spi_sck     ; 2.000        ; 3.432      ; 4.876      ;
; 0.547 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[6]     ; spi_ce0      ; spi_sck     ; 2.000        ; 3.432      ; 4.876      ;
; 0.547 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[3]     ; spi_ce0      ; spi_sck     ; 2.000        ; 3.432      ; 4.876      ;
; 0.547 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[5]     ; spi_ce0      ; spi_sck     ; 2.000        ; 3.432      ; 4.876      ;
; 0.547 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[1]     ; spi_ce0      ; spi_sck     ; 2.000        ; 3.432      ; 4.876      ;
; 0.547 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[4]     ; spi_ce0      ; spi_sck     ; 2.000        ; 3.432      ; 4.876      ;
; 0.560 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[3]    ; spi_ce1      ; spi_sck     ; 2.000        ; 3.129      ; 4.560      ;
; 0.560 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[0]    ; spi_ce1      ; spi_sck     ; 2.000        ; 3.129      ; 4.560      ;
; 0.560 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[1]    ; spi_ce1      ; spi_sck     ; 2.000        ; 3.129      ; 4.560      ;
; 0.560 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[2]    ; spi_ce1      ; spi_sck     ; 2.000        ; 3.129      ; 4.560      ;
; 0.560 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[4]    ; spi_ce1      ; spi_sck     ; 2.000        ; 3.129      ; 4.560      ;
; 0.560 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[5]    ; spi_ce1      ; spi_sck     ; 2.000        ; 3.129      ; 4.560      ;
; 0.560 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[6]    ; spi_ce1      ; spi_sck     ; 2.000        ; 3.129      ; 4.560      ;
; 0.581 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[5] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.361      ; 4.771      ;
; 0.581 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[7] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.361      ; 4.771      ;
+-------+-----------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'spi_slave:spi_slave_rx2_inst|done'                                                                                                       ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                   ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; 0.559 ; spi_slave:spi_slave_rx2_inst|rdata[36] ; keyer_weight[4]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.615     ; 2.568      ;
; 0.600 ; spi_slave:spi_slave_rx2_inst|rdata[38] ; keyer_weight[6]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.615     ; 2.527      ;
; 0.610 ; spi_slave:spi_slave_rx2_inst|rdata[37] ; keyer_weight[5]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.615     ; 2.517      ;
; 0.628 ; spi_slave:spi_slave_rx2_inst|rdata[34] ; keyer_weight[2]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.615     ; 2.499      ;
; 0.635 ; spi_slave:spi_slave_rx2_inst|rdata[35] ; keyer_weight[3]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.615     ; 2.492      ;
; 0.828 ; spi_slave:spi_slave_rx2_inst|rdata[40] ; cw_speed[0]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.498     ; 2.665      ;
; 0.926 ; spi_slave:spi_slave_rx2_inst|rdata[33] ; keyer_weight[1]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.641     ; 2.175      ;
; 0.984 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.653     ; 2.105      ;
; 0.995 ; spi_slave:spi_slave_rx2_inst|rdata[32] ; keyer_weight[0]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.641     ; 2.106      ;
; 1.018 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; rx2_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.607     ; 2.117      ;
; 1.019 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; rx2_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.609     ; 2.114      ;
; 1.025 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; rx2_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.607     ; 2.110      ;
; 1.040 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.693     ; 2.009      ;
; 1.051 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; rx2_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.656     ; 2.035      ;
; 1.057 ; spi_slave:spi_slave_rx2_inst|rdata[41] ; cw_speed[1]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.498     ; 2.436      ;
; 1.069 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.606     ; 2.067      ;
; 1.071 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.644     ; 2.027      ;
; 1.080 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; rx2_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.605     ; 2.057      ;
; 1.081 ; spi_slave:spi_slave_rx2_inst|rdata[47] ; iambic_mode[1]            ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.512     ; 2.398      ;
; 1.085 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.592     ; 2.065      ;
; 1.085 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; rx2_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.621     ; 2.036      ;
; 1.088 ; spi_slave:spi_slave_rx2_inst|rdata[42] ; cw_speed[2]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.482     ; 2.421      ;
; 1.092 ; spi_slave:spi_slave_rx2_inst|rdata[45] ; cw_speed[5]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.519     ; 2.380      ;
; 1.093 ; spi_slave:spi_slave_rx2_inst|rdata[44] ; cw_speed[4]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.498     ; 2.400      ;
; 1.131 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.592     ; 2.019      ;
; 1.143 ; spi_slave:spi_slave_rx2_inst|rdata[43] ; cw_speed[3]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.482     ; 2.366      ;
; 1.182 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; rx2_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.693     ; 1.867      ;
; 1.194 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.676     ; 1.872      ;
; 1.211 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; rx2_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.693     ; 1.838      ;
; 1.234 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.690     ; 1.818      ;
; 1.252 ; spi_slave:spi_slave_rx2_inst|rdata[39] ; keyer_revers              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.440     ; 2.299      ;
; 1.255 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.644     ; 1.843      ;
; 1.255 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; rx2_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.691     ; 1.796      ;
; 1.257 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; rx2_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.689     ; 1.796      ;
; 1.261 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; rx2_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.656     ; 1.825      ;
; 1.264 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; rx2_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.656     ; 1.822      ;
; 1.265 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; rx2_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.672     ; 1.805      ;
; 1.276 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.655     ; 1.811      ;
; 1.290 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; rx2_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.621     ; 1.831      ;
; 1.293 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; rx2_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.656     ; 1.793      ;
; 1.294 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.630     ; 1.818      ;
; 1.296 ; spi_slave:spi_slave_rx2_inst|rdata[46] ; iambic_mode[0]            ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.512     ; 2.183      ;
; 1.300 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; rx2_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.621     ; 1.821      ;
; 1.301 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; rx2_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.621     ; 1.820      ;
; 1.306 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; rx2_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.672     ; 1.764      ;
; 1.311 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; rx2_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.656     ; 1.775      ;
; 1.319 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.604     ; 1.819      ;
; 1.319 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.653     ; 1.770      ;
; 1.326 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.609     ; 1.807      ;
; 1.327 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; rx2_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.643     ; 1.772      ;
; 1.327 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; rx2_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.609     ; 1.806      ;
; 1.332 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.604     ; 1.806      ;
; 1.341 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; rx2_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.607     ; 1.794      ;
; 1.352 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; rx2_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.609     ; 1.781      ;
; 1.352 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; rx2_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.656     ; 1.734      ;
; 1.357 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.644     ; 1.741      ;
; 1.358 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.609     ; 1.775      ;
; 1.361 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; rx2_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.656     ; 1.725      ;
; 1.363 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; rx2_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.656     ; 1.723      ;
; 1.364 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.644     ; 1.734      ;
; 1.367 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.644     ; 1.731      ;
; 1.370 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; rx2_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.647     ; 1.725      ;
; 1.375 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; rx2_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.607     ; 1.760      ;
; 1.375 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.644     ; 1.723      ;
; 1.376 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; rx2_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.656     ; 1.710      ;
; 1.378 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; rx2_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.656     ; 1.708      ;
; 1.378 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.606     ; 1.758      ;
; 1.382 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; rx2_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.643     ; 1.717      ;
; 1.384 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.609     ; 1.749      ;
; 1.388 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; rx2_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.643     ; 1.711      ;
; 1.389 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; rx2_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.609     ; 1.744      ;
; 1.394 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; rx2_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.609     ; 1.739      ;
; 1.399 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.653     ; 1.690      ;
; 1.402 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.606     ; 1.734      ;
; 1.403 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; rx2_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.605     ; 1.734      ;
; 1.403 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; rx2_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.607     ; 1.732      ;
; 1.404 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.609     ; 1.729      ;
; 1.404 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.609     ; 1.729      ;
; 1.406 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; rx2_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.609     ; 1.727      ;
; 1.406 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; rx2_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.605     ; 1.731      ;
; 1.408 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.592     ; 1.742      ;
; 1.409 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.653     ; 1.680      ;
; 1.411 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; rx2_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.607     ; 1.724      ;
; 1.413 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.606     ; 1.723      ;
; 1.424 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.609     ; 1.709      ;
; 1.425 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.606     ; 1.711      ;
; 1.431 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.653     ; 1.658      ;
; 1.442 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.643     ; 1.657      ;
; 1.443 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.606     ; 1.693      ;
; 1.450 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; rx2_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.605     ; 1.687      ;
; 1.473 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.592     ; 1.677      ;
; 1.577 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; rx2_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.647     ; 1.518      ;
; 1.586 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; rx2_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.647     ; 1.509      ;
; 1.593 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; rx2_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.647     ; 1.502      ;
; 1.611 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; rx2_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.609     ; 1.522      ;
; 1.612 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.647     ; 1.483      ;
; 1.614 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; rx2_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.645     ; 1.483      ;
; 1.617 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; rx2_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.647     ; 1.478      ;
; 1.622 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.690     ; 1.430      ;
; 1.628 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.647     ; 1.467      ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'spi_slave:spi_slave_rx_inst|done'                                                                                                      ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                   ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; 0.951 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.610     ; 2.181      ;
; 0.974 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.538      ; 3.306      ;
; 0.975 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.610     ; 2.157      ;
; 0.989 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.953     ; 1.800      ;
; 0.993 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.610     ; 2.139      ;
; 1.002 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.953     ; 1.787      ;
; 1.010 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.953     ; 1.779      ;
; 1.020 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.953     ; 1.769      ;
; 1.034 ; spi_slave:spi_slave_rx_inst|rdata[34] ; rx_gain[2]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.434     ; 2.523      ;
; 1.051 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.953     ; 1.738      ;
; 1.067 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.953     ; 1.722      ;
; 1.088 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.579     ; 2.075      ;
; 1.175 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; tx_iq[6]                  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.770     ; 2.046      ;
; 1.223 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.401     ; 2.367      ;
; 1.226 ; spi_slave:spi_slave_rx_inst|rdata[36] ; rx_gain[4]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.434     ; 2.331      ;
; 1.245 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.430     ; 2.316      ;
; 1.251 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.551      ; 3.042      ;
; 1.271 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.614     ; 1.857      ;
; 1.286 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.611     ; 1.845      ;
; 1.291 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.614     ; 1.837      ;
; 1.302 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.434     ; 2.255      ;
; 1.303 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.610     ; 1.829      ;
; 1.305 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.611     ; 1.826      ;
; 1.306 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.433     ; 2.252      ;
; 1.307 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.615     ; 1.820      ;
; 1.308 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.611     ; 1.823      ;
; 1.310 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.772     ; 1.909      ;
; 1.310 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.611     ; 1.821      ;
; 1.315 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.615     ; 1.812      ;
; 1.316 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.389     ; 2.286      ;
; 1.318 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.611     ; 1.813      ;
; 1.321 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.611     ; 1.810      ;
; 1.322 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.579     ; 1.841      ;
; 1.324 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.615     ; 1.803      ;
; 1.332 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.614     ; 1.796      ;
; 1.341 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.615     ; 1.786      ;
; 1.343 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.614     ; 1.785      ;
; 1.346 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.615     ; 1.781      ;
; 1.348 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.940     ; 1.454      ;
; 1.351 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.614     ; 1.777      ;
; 1.355 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.940     ; 1.447      ;
; 1.358 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.615     ; 1.769      ;
; 1.359 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.940     ; 1.443      ;
; 1.363 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.430     ; 2.198      ;
; 1.370 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.583     ; 1.789      ;
; 1.376 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.583     ; 1.783      ;
; 1.381 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.615     ; 1.746      ;
; 1.382 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.557     ; 1.803      ;
; 1.384 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.611     ; 1.747      ;
; 1.387 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.569     ; 1.786      ;
; 1.395 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.579     ; 1.768      ;
; 1.403 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.940     ; 1.399      ;
; 1.407 ; spi_slave:spi_slave_rx_inst|rdata[32] ; rx_gain[0]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.444     ; 2.140      ;
; 1.410 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.582     ; 1.750      ;
; 1.412 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.772     ; 1.807      ;
; 1.418 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.557     ; 1.767      ;
; 1.418 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.583     ; 1.741      ;
; 1.418 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.953     ; 1.371      ;
; 1.419 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.557     ; 1.766      ;
; 1.427 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.557     ; 1.758      ;
; 1.428 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.940     ; 1.374      ;
; 1.429 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.940     ; 1.373      ;
; 1.437 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.940     ; 1.365      ;
; 1.454 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.557     ; 1.731      ;
; 1.460 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.557     ; 1.725      ;
; 1.469 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.557     ; 1.716      ;
; 1.510 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; tx_iq[3]                  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.784     ; 1.697      ;
; 1.512 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.772     ; 1.707      ;
; 1.523 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; tx_iq[2]                  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.784     ; 1.684      ;
; 1.527 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.431     ; 2.033      ;
; 1.539 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.430     ; 2.022      ;
; 1.541 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.431     ; 2.019      ;
; 1.544 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.431     ; 2.016      ;
; 1.549 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.773     ; 1.669      ;
; 1.551 ; spi_slave:spi_slave_rx_inst|rdata[22] ; tx_iq[22]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.445     ; 1.995      ;
; 1.587 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.430     ; 1.974      ;
; 1.590 ; spi_slave:spi_slave_rx_inst|rdata[32] ; tx_gain[0]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.444     ; 1.957      ;
; 1.592 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.433     ; 1.966      ;
; 1.592 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; tx_iq[7]                  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.772     ; 1.627      ;
; 1.595 ; spi_slave:spi_slave_rx_inst|rdata[34] ; tx_gain[2]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.434     ; 1.962      ;
; 1.609 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.401     ; 1.981      ;
; 1.613 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.773     ; 1.605      ;
; 1.613 ; spi_slave:spi_slave_rx_inst|rdata[36] ; tx_gain[4]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.434     ; 1.944      ;
; 1.614 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.390     ; 1.987      ;
; 1.619 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.773     ; 1.599      ;
; 1.628 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.773     ; 1.590      ;
; 1.633 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.389     ; 1.969      ;
; 1.635 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.390     ; 1.966      ;
; 1.637 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.433     ; 1.921      ;
; 1.643 ; spi_slave:spi_slave_rx_inst|rdata[13] ; tx_iq[13]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.390     ; 1.958      ;
; 1.652 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.390     ; 1.949      ;
; 1.659 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; tx_iq[0]                  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.719      ; 3.051      ;
; 1.659 ; spi_slave:spi_slave_rx_inst|rdata[14] ; tx_iq[14]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.400     ; 1.932      ;
; 1.660 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.719      ; 3.050      ;
; 1.666 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; tx_iq[8]                  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.441     ; 1.884      ;
; 1.667 ; spi_slave:spi_slave_rx_inst|rdata[30] ; tx_iq[30]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.462     ; 1.862      ;
; 1.667 ; spi_slave:spi_slave_rx_inst|rdata[10] ; tx_iq[10]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.397     ; 1.927      ;
; 1.701 ; spi_slave:spi_slave_rx_inst|rdata[12] ; tx_iq[12]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.401     ; 1.889      ;
; 1.714 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.431     ; 1.846      ;
; 1.736 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; tx_iq[4]                  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.784     ; 1.471      ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ad9866:ad9866_inst|dut1_pc[0]'                                                                                                                   ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 1.363 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 5.110      ; 8.020      ;
; 1.379 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 5.110      ; 8.004      ;
; 1.450 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 5.032      ; 7.840      ;
; 1.570 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 5.042      ; 7.923      ;
; 1.574 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 5.244      ; 8.138      ;
; 1.682 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 5.041      ; 7.810      ;
; 1.779 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 5.115      ; 7.603      ;
; 1.791 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 5.114      ; 7.595      ;
; 1.930 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 5.245      ; 7.785      ;
; 1.985 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 5.113      ; 7.384      ;
; 2.172 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 5.114      ; 7.198      ;
; 2.513 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 5.216      ; 7.159      ;
; 2.587 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 5.219      ; 7.090      ;
; 6.158 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 5.110      ; 8.225      ;
; 6.174 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 5.110      ; 8.209      ;
; 6.186 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 5.032      ; 8.104      ;
; 6.287 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 5.041      ; 8.205      ;
; 6.325 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 5.042      ; 8.168      ;
; 6.370 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 5.244      ; 8.342      ;
; 7.010 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 5.238      ; 7.500      ;
; 7.159 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 5.239      ; 7.347      ;
; 7.310 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 5.369      ; 7.529      ;
; 7.565 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 5.237      ; 6.928      ;
; 7.703 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 5.238      ; 6.791      ;
; 7.741 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 5.216      ; 6.931      ;
; 7.819 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 5.219      ; 6.858      ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ad9866_clk'                                                                                                                                                             ;
+-------+-----------------------------------------------------+--------------------------------------------------------------+-------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                      ; Launch Clock      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+--------------------------------------------------------------+-------------------+-------------+--------------+------------+------------+
; 1.983 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][16] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.528      ; 11.586     ;
; 1.986 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.528      ; 11.583     ;
; 2.033 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.618      ; 11.626     ;
; 2.052 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][14] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.528      ; 11.517     ;
; 2.097 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.421      ; 11.365     ;
; 2.201 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][16] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.528      ; 11.368     ;
; 2.204 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.528      ; 11.365     ;
; 2.250 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][16] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.640      ; 11.431     ;
; 2.251 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.618      ; 11.408     ;
; 2.270 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][14] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.528      ; 11.299     ;
; 2.279 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][18] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.528      ; 11.290     ;
; 2.315 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.421      ; 11.147     ;
; 2.317 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.640      ; 11.364     ;
; 2.322 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][16] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.528      ; 11.247     ;
; 2.325 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.528      ; 11.244     ;
; 2.327 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][15] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.528      ; 11.242     ;
; 2.370 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][16] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.528      ; 11.199     ;
; 2.372 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.618      ; 11.287     ;
; 2.373 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.528      ; 11.196     ;
; 2.375 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.528      ; 11.194     ;
; 2.391 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][14] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.528      ; 11.178     ;
; 2.420 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.618      ; 11.239     ;
; 2.436 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.421      ; 11.026     ;
; 2.439 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][14] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.528      ; 11.130     ;
; 2.441 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][16] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.528      ; 11.128     ;
; 2.444 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.528      ; 11.125     ;
; 2.468 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][16] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.640      ; 11.213     ;
; 2.474 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][14] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.640      ; 11.207     ;
; 2.478 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][16] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.528      ; 11.091     ;
; 2.481 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.528      ; 11.088     ;
; 2.484 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.421      ; 10.978     ;
; 2.491 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.618      ; 11.168     ;
; 2.496 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.640      ; 11.185     ;
; 2.497 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][18] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.528      ; 11.072     ;
; 2.510 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][14] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.528      ; 11.059     ;
; 2.515 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][12] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.450      ; 10.976     ;
; 2.524 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.640      ; 11.157     ;
; 2.528 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.618      ; 11.131     ;
; 2.535 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.640      ; 11.146     ;
; 2.545 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][15] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.528      ; 11.024     ;
; 2.547 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][14] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.528      ; 11.022     ;
; 2.555 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.421      ; 10.907     ;
; 2.561 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][15] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.640      ; 11.120     ;
; 2.589 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][16] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.640      ; 11.092     ;
; 2.592 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.421      ; 10.870     ;
; 2.593 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.528      ; 10.976     ;
; 2.618 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][18] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.528      ; 10.951     ;
; 2.637 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][16] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.640      ; 11.044     ;
; 2.642 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.556      ; 10.955     ;
; 2.650 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][10] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.320      ; 10.711     ;
; 2.656 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.640      ; 11.025     ;
; 2.666 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][18] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.528      ; 10.903     ;
; 2.666 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][15] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.528      ; 10.903     ;
; 2.676 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[41] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][16] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.528      ; 10.893     ;
; 2.679 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[41] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.528      ; 10.890     ;
; 2.686 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][12] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.619      ; 10.974     ;
; 2.692 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][14] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.640      ; 10.989     ;
; 2.697 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.528      ; 10.872     ;
; 2.704 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.640      ; 10.977     ;
; 2.708 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][16] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.640      ; 10.973     ;
; 2.714 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.528      ; 10.855     ;
; 2.714 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.640      ; 10.967     ;
; 2.714 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][15] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.528      ; 10.855     ;
; 2.715 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][16] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.528      ; 10.854     ;
; 2.718 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.528      ; 10.851     ;
; 2.726 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[41] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.618      ; 10.933     ;
; 2.733 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][12] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.450      ; 10.758     ;
; 2.737 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][18] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.528      ; 10.832     ;
; 2.742 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.640      ; 10.939     ;
; 2.745 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][16] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.640      ; 10.936     ;
; 2.745 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[41] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][14] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.528      ; 10.824     ;
; 2.762 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.528      ; 10.807     ;
; 2.765 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.618      ; 10.894     ;
; 2.774 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][18] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.528      ; 10.795     ;
; 2.775 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.640      ; 10.906     ;
; 2.779 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][15] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.640      ; 10.902     ;
; 2.784 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][14] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.528      ; 10.785     ;
; 2.785 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][15] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.528      ; 10.784     ;
; 2.790 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[41] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.421      ; 10.672     ;
; 2.802 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][10] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.320      ; 10.559     ;
; 2.812 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.640      ; 10.869     ;
; 2.813 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][14] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.640      ; 10.868     ;
; 2.822 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][15] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.528      ; 10.747     ;
; 2.829 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.421      ; 10.633     ;
; 2.833 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.528      ; 10.736     ;
; 2.835 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.640      ; 10.846     ;
; 2.854 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][12] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.450      ; 10.637     ;
; 2.860 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.556      ; 10.737     ;
; 2.861 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][14] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.640      ; 10.820     ;
; 2.863 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.640      ; 10.818     ;
; 2.870 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.528      ; 10.699     ;
; 2.883 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.640      ; 10.798     ;
; 2.891 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][13] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.320      ; 10.470     ;
; 2.898 ; ad9866_adio[0]                                      ; adcpipe[0][0]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.833      ; 3.956      ;
; 2.900 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][15] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.640      ; 10.781     ;
; 2.902 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][12] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.450      ; 10.589     ;
; 2.904 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][12] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.619      ; 10.756     ;
; 2.911 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.640      ; 10.770     ;
; 2.915 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.528      ; 10.654     ;
; 2.928 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.556      ; 10.669     ;
+-------+-----------------------------------------------------+--------------------------------------------------------------+-------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'virt_ad9866_txclk'                                                                ;
+-------+-----------+-----------------+--------------+-------------------+--------------+------------+------------+
; Slack ; From Node ; To Node         ; Launch Clock ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------+--------------+-------------------+--------------+------------+------------+
; 6.570 ; DACDp[10] ; ad9866_adio[10] ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.794     ; 6.216      ;
; 7.246 ; DACDp[0]  ; ad9866_adio[0]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.118     ; 6.216      ;
; 9.236 ; DACDp[11] ; ad9866_adio[11] ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.915     ; 3.429      ;
; 9.553 ; DACDp[5]  ; ad9866_adio[5]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.598     ; 3.429      ;
; 9.553 ; DACDp[6]  ; ad9866_adio[6]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.598     ; 3.429      ;
; 9.560 ; DACDp[8]  ; ad9866_adio[8]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.591     ; 3.429      ;
; 9.609 ; DACDp[9]  ; ad9866_adio[9]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.542     ; 3.429      ;
; 9.673 ; DACDp[2]  ; ad9866_adio[2]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.478     ; 3.429      ;
; 9.697 ; DACDp[4]  ; ad9866_adio[4]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.454     ; 3.429      ;
; 9.697 ; DACDp[1]  ; ad9866_adio[1]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.454     ; 3.429      ;
; 9.697 ; DACDp[3]  ; ad9866_adio[3]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.454     ; 3.429      ;
; 9.738 ; DACDp[7]  ; ad9866_adio[7]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.591     ; 3.251      ;
+-------+-----------+-----------------+--------------+-------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_10mhz'                                                                                                                                               ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 91.394 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|sen_n                           ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.406     ; 8.068      ;
; 91.694 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|sen_n                           ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.406     ; 7.768      ;
; 91.730 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.684     ; 7.454      ;
; 92.030 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.684     ; 7.154      ;
; 92.144 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|sen_n                           ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.406     ; 7.318      ;
; 92.324 ; counter[22]                                        ; ad9866:ad9866_inst|sen_n                           ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.118     ; 7.426      ;
; 92.480 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.684     ; 6.704      ;
; 92.660 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.396     ; 6.812      ;
; 92.988 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|sen_n                           ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.177      ; 7.057      ;
; 93.062 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|sen_n                           ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.177      ; 6.983      ;
; 93.133 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.090     ; 6.645      ;
; 93.334 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.091     ; 6.443      ;
; 93.408 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.091     ; 6.369      ;
; 93.444 ; ad9866:ad9866_inst|sen_n~_Duplicate_1              ; ad9866:ad9866_inst|sen_n                           ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.118     ; 6.306      ;
; 93.657 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.671     ; 5.673      ;
; 93.657 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.671     ; 5.673      ;
; 93.657 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.671     ; 5.673      ;
; 93.657 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.671     ; 5.673      ;
; 93.657 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.671     ; 5.673      ;
; 93.657 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.671     ; 5.673      ;
; 93.657 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.671     ; 5.673      ;
; 93.765 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset             ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.095     ; 6.008      ;
; 93.780 ; ad9866:ad9866_inst|sen_n~_Duplicate_1              ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.396     ; 5.692      ;
; 93.896 ; counter[0]                                         ; counter[23]                                        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.106     ; 5.866      ;
; 93.957 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.671     ; 5.373      ;
; 93.957 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.671     ; 5.373      ;
; 93.957 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.671     ; 5.373      ;
; 93.957 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.671     ; 5.373      ;
; 93.957 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.671     ; 5.373      ;
; 93.957 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.671     ; 5.373      ;
; 93.957 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.671     ; 5.373      ;
; 93.960 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.682     ; 5.359      ;
; 93.960 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.682     ; 5.359      ;
; 93.960 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.682     ; 5.359      ;
; 93.960 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.682     ; 5.359      ;
; 93.960 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.682     ; 5.359      ;
; 93.960 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.682     ; 5.359      ;
; 93.981 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset             ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.095     ; 5.792      ;
; 94.010 ; counter[1]                                         ; counter[23]                                        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.106     ; 5.752      ;
; 94.045 ; counter[2]                                         ; counter[23]                                        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.106     ; 5.717      ;
; 94.152 ; counter[3]                                         ; counter[23]                                        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.106     ; 5.610      ;
; 94.168 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset             ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.095     ; 5.605      ;
; 94.183 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|sen_n~_Duplicate_1              ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.403     ; 5.415      ;
; 94.188 ; counter[4]                                         ; counter[23]                                        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.106     ; 5.574      ;
; 94.219 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.160     ; 5.622      ;
; 94.219 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[0]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.160     ; 5.622      ;
; 94.228 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset             ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.095     ; 5.545      ;
; 94.252 ; reset_handler:reset_handler_inst|reset_counter[4]  ; reset_handler:reset_handler_inst|reset             ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.098     ; 5.518      ;
; 94.260 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.682     ; 5.059      ;
; 94.260 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.682     ; 5.059      ;
; 94.260 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.682     ; 5.059      ;
; 94.260 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.682     ; 5.059      ;
; 94.260 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.682     ; 5.059      ;
; 94.260 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.682     ; 5.059      ;
; 94.298 ; counter[5]                                         ; counter[23]                                        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.106     ; 5.464      ;
; 94.308 ; ad9866:ad9866_inst|dut2_data[14]                   ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.100     ; 5.460      ;
; 94.316 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset             ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.095     ; 5.457      ;
; 94.334 ; counter[6]                                         ; counter[23]                                        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.106     ; 5.428      ;
; 94.386 ; counter[22]                                        ; counter[23]                                        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.398     ; 5.084      ;
; 94.407 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.671     ; 4.923      ;
; 94.407 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.671     ; 4.923      ;
; 94.407 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.671     ; 4.923      ;
; 94.407 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.671     ; 4.923      ;
; 94.407 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.671     ; 4.923      ;
; 94.407 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.671     ; 4.923      ;
; 94.407 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.671     ; 4.923      ;
; 94.445 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset             ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.098     ; 5.325      ;
; 94.448 ; counter[7]                                         ; counter[23]                                        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.106     ; 5.314      ;
; 94.464 ; reset_handler:reset_handler_inst|reset_counter[5]  ; reset_handler:reset_handler_inst|reset             ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.098     ; 5.306      ;
; 94.480 ; counter[8]                                         ; counter[23]                                        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.106     ; 5.282      ;
; 94.483 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|sen_n~_Duplicate_1              ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.403     ; 5.115      ;
; 94.519 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[0]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.160     ; 5.322      ;
; 94.519 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.160     ; 5.322      ;
; 94.587 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.383     ; 5.031      ;
; 94.587 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.383     ; 5.031      ;
; 94.587 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.383     ; 5.031      ;
; 94.587 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.383     ; 5.031      ;
; 94.587 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.383     ; 5.031      ;
; 94.587 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.383     ; 5.031      ;
; 94.587 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.383     ; 5.031      ;
; 94.594 ; counter[9]                                         ; counter[23]                                        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.106     ; 5.168      ;
; 94.627 ; counter[10]                                        ; counter[23]                                        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.106     ; 5.135      ;
; 94.647 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset             ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.098     ; 5.123      ;
; 94.649 ; reset_handler:reset_handler_inst|reset_counter[7]  ; reset_handler:reset_handler_inst|reset             ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.098     ; 5.121      ;
; 94.710 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.682     ; 4.609      ;
; 94.710 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.682     ; 4.609      ;
; 94.710 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.682     ; 4.609      ;
; 94.710 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.682     ; 4.609      ;
; 94.710 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.682     ; 4.609      ;
; 94.710 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.682     ; 4.609      ;
; 94.741 ; counter[11]                                        ; counter[23]                                        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.106     ; 5.021      ;
; 94.770 ; counter[12]                                        ; counter[23]                                        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.109     ; 4.989      ;
; 94.798 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset             ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.098     ; 4.972      ;
; 94.798 ; reset_handler:reset_handler_inst|reset_counter[2]  ; reset_handler:reset_handler_inst|reset             ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.098     ; 4.972      ;
; 94.802 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|sen_n                           ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.178      ; 5.244      ;
; 94.833 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset             ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.098     ; 4.937      ;
; 94.881 ; counter[13]                                        ; counter[23]                                        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.109     ; 4.878      ;
; 94.881 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[22] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.040      ;
; 94.881 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.040      ;
; 94.881 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[14] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.040      ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'spi_ce0'                                                                                                                                                                                                                                                                                                                           ;
+----------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                                              ; To Node                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2495.018 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrptr_g[11]                                                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_msb_mux_reg                                       ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.334     ; 4.669      ;
; 2495.249 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrptr_g[2]                                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.267     ; 4.505      ;
; 2495.289 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrptr_g[8]                                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_msb_mux_reg                                       ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.058     ; 4.674      ;
; 2495.327 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.058     ; 4.636      ;
; 2495.328 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_msb_mux_reg                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.058     ; 4.635      ;
; 2495.446 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrptr_g[5]                                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.058     ; 4.517      ;
; 2495.678 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrptr_g[0]                                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.267     ; 4.076      ;
; 2495.825 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe22a[8]      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_msb_mux_reg                                       ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.355     ; 3.841      ;
; 2495.890 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe22a[11]     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_msb_mux_reg                                       ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.355     ; 3.776      ;
; 2495.896 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a5                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.033     ; 4.092      ;
; 2495.923 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrptr_g[6]                                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_msb_mux_reg                                       ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.058     ; 4.040      ;
; 2495.991 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.100     ; 3.930      ;
; 2496.194 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.108      ; 3.935      ;
; 2496.195 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_msb_mux_reg                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.108      ; 3.934      ;
; 2496.196 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.108      ; 3.933      ;
; 2496.197 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_msb_mux_reg                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.108      ; 3.932      ;
; 2496.200 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.108      ; 3.929      ;
; 2496.201 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_msb_mux_reg                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.108      ; 3.928      ;
; 2496.215 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.108      ; 3.914      ;
; 2496.216 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_msb_mux_reg                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.108      ; 3.913      ;
; 2496.235 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_msb_mux_reg                                       ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.100     ; 3.686      ;
; 2496.236 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_msb_mux_reg                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_msb_mux_reg                                       ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.100     ; 3.685      ;
; 2496.295 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11                   ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a28~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.029     ; 3.744      ;
; 2496.316 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrptr_g[3]                                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.058     ; 3.647      ;
; 2496.320 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a8~portb_address_reg0  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[9]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.140     ; 3.476      ;
; 2496.320 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a8~portb_address_reg0  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[8]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.140     ; 3.476      ;
; 2496.320 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a8~portb_address_reg0  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[10]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.140     ; 3.476      ;
; 2496.320 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a8~portb_address_reg0  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[11]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.140     ; 3.476      ;
; 2496.321 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a0~portb_address_reg0  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[3]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.139     ; 3.476      ;
; 2496.321 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a0~portb_address_reg0  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[2]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.139     ; 3.476      ;
; 2496.321 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a0~portb_address_reg0  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[1]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.139     ; 3.476      ;
; 2496.321 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a0~portb_address_reg0  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[0]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.139     ; 3.476      ;
; 2496.321 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a4~portb_address_reg0  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[7]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.139     ; 3.476      ;
; 2496.321 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a4~portb_address_reg0  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[6]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.139     ; 3.476      ;
; 2496.321 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a4~portb_address_reg0  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[5]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.139     ; 3.476      ;
; 2496.321 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a4~portb_address_reg0  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[4]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.139     ; 3.476      ;
; 2496.321 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a12~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[15]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.139     ; 3.476      ;
; 2496.321 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a12~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[14]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.139     ; 3.476      ;
; 2496.321 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a12~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[13]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.139     ; 3.476      ;
; 2496.321 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a12~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[12]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.139     ; 3.476      ;
; 2496.322 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a28~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[31]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.138     ; 3.476      ;
; 2496.322 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a28~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[30]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.138     ; 3.476      ;
; 2496.322 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a20~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[23]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.138     ; 3.476      ;
; 2496.322 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a20~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[22]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.138     ; 3.476      ;
; 2496.322 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a20~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[21]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.138     ; 3.476      ;
; 2496.322 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a20~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[20]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.138     ; 3.476      ;
; 2496.322 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a36~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[36]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.138     ; 3.476      ;
; 2496.322 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a36~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[37]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.138     ; 3.476      ;
; 2496.322 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a36~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[38]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.138     ; 3.476      ;
; 2496.322 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a36~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[39]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.138     ; 3.476      ;
; 2496.322 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a28~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[28]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.138     ; 3.476      ;
; 2496.322 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a28~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[29]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.138     ; 3.476      ;
; 2496.326 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a32~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[35]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.134     ; 3.476      ;
; 2496.326 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a32~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[34]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.134     ; 3.476      ;
; 2496.326 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a32~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[33]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.134     ; 3.476      ;
; 2496.326 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a32~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[32]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.134     ; 3.476      ;
; 2496.328 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a16~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[19]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.132     ; 3.476      ;
; 2496.328 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a16~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[18]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.132     ; 3.476      ;
; 2496.328 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a16~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[17]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.132     ; 3.476      ;
; 2496.328 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a16~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[16]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.132     ; 3.476      ;
; 2496.328 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a24~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[27]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.132     ; 3.476      ;
; 2496.328 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a24~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[26]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.132     ; 3.476      ;
; 2496.328 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a24~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[25]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.132     ; 3.476      ;
; 2496.328 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a24~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[24]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.132     ; 3.476      ;
; 2496.328 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a44~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[45]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.132     ; 3.476      ;
; 2496.328 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a44~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[44]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.132     ; 3.476      ;
; 2496.328 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a44~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[46]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.132     ; 3.476      ;
; 2496.328 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a44~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[47]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.132     ; 3.476      ;
; 2496.329 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a40~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[43]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.131     ; 3.476      ;
; 2496.329 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a40~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[42]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.131     ; 3.476      ;
; 2496.329 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a40~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[41]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.131     ; 3.476      ;
; 2496.329 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a40~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[40]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.131     ; 3.476      ;
; 2496.348 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11                   ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a36~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.017     ; 3.703      ;
; 2496.370 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10                   ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a28~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.029     ; 3.669      ;
; 2496.423 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10                   ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a36~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.017     ; 3.628      ;
; 2496.471 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrptr_g[9]                                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_msb_mux_reg                                       ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.058     ; 3.492      ;
; 2496.475 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe22a[5]      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.003      ; 3.549      ;
; 2496.480 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.317     ; 3.224      ;
; 2496.494 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a5                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.165     ; 3.362      ;
; 2496.495 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_msb_mux_reg                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a5                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.165     ; 3.361      ;
; 2496.526 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe22a[2]      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.003      ; 3.498      ;
; 2496.545 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|parity4                       ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.089      ; 3.565      ;
; 2496.547 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|parity4                       ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.089      ; 3.563      ;
; 2496.551 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|parity4                       ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.089      ; 3.559      ;
; 2496.552 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.176      ; 3.645      ;
; 2496.554 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.176      ; 3.643      ;
; 2496.558 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.176      ; 3.639      ;
; 2496.567 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|parity4                       ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.089      ; 3.543      ;
; 2496.573 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.176      ; 3.624      ;
; 2496.592 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                          ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_msb_mux_reg                                       ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.317     ; 3.112      ;
; 2496.629 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.108      ; 3.500      ;
; 2496.629 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.108      ; 3.500      ;
; 2496.630 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_msb_mux_reg                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.108      ; 3.499      ;
; 2496.630 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_msb_mux_reg                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.108      ; 3.499      ;
; 2496.667 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_msb_mux_reg                                       ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.317     ; 3.037      ;
; 2496.700 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe22a[3]      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.576     ; 2.745      ;
; 2496.702 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11                   ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a20~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.006     ; 3.360      ;
; 2496.726 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe22a[0]      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.576     ; 2.719      ;
; 2496.733 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11                   ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a8~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.033      ; 3.368      ;
; 2496.752 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11                   ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.004      ; 3.320      ;
+----------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'spi_ce1'                                                                                                                                                                                                                                                                                                                 ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                                         ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2495.792 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.197      ; 4.473      ;
; 2495.938 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.197      ; 4.327      ;
; 2496.004 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.197      ; 4.261      ;
; 2496.044 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.231      ; 4.255      ;
; 2496.194 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.185      ; 4.059      ;
; 2496.231 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.231      ; 4.068      ;
; 2496.271 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.197      ; 3.994      ;
; 2496.289 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.248      ; 4.027      ;
; 2496.291 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.195      ; 3.972      ;
; 2496.316 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[23]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.144     ; 3.476      ;
; 2496.316 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[25]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.144     ; 3.476      ;
; 2496.316 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[27]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.144     ; 3.476      ;
; 2496.316 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[22]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.144     ; 3.476      ;
; 2496.316 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[29]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.144     ; 3.476      ;
; 2496.316 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[28]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.144     ; 3.476      ;
; 2496.316 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[21]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.144     ; 3.476      ;
; 2496.316 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[24]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.144     ; 3.476      ;
; 2496.316 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[26]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.144     ; 3.476      ;
; 2496.317 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[20]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.143     ; 3.476      ;
; 2496.317 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[19]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.143     ; 3.476      ;
; 2496.317 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[18]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.143     ; 3.476      ;
; 2496.317 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[17]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.143     ; 3.476      ;
; 2496.317 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[16]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.143     ; 3.476      ;
; 2496.317 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[15]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.143     ; 3.476      ;
; 2496.317 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[14]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.143     ; 3.476      ;
; 2496.317 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[13]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.143     ; 3.476      ;
; 2496.317 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[12]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.143     ; 3.476      ;
; 2496.318 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[11]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.142     ; 3.476      ;
; 2496.318 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[10]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.142     ; 3.476      ;
; 2496.318 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[9]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.142     ; 3.476      ;
; 2496.318 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[8]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.142     ; 3.476      ;
; 2496.318 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[7]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.142     ; 3.476      ;
; 2496.318 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[6]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.142     ; 3.476      ;
; 2496.318 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[5]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.142     ; 3.476      ;
; 2496.318 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[4]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.142     ; 3.476      ;
; 2496.318 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[3]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.142     ; 3.476      ;
; 2496.319 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[38]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.141     ; 3.476      ;
; 2496.319 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[37]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.141     ; 3.476      ;
; 2496.319 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[36]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.141     ; 3.476      ;
; 2496.319 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[35]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.141     ; 3.476      ;
; 2496.319 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[34]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.141     ; 3.476      ;
; 2496.319 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[33]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.141     ; 3.476      ;
; 2496.319 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[32]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.141     ; 3.476      ;
; 2496.319 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[31]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.141     ; 3.476      ;
; 2496.319 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[30]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.141     ; 3.476      ;
; 2496.319 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[47]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.141     ; 3.476      ;
; 2496.319 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[46]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.141     ; 3.476      ;
; 2496.319 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[45]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.141     ; 3.476      ;
; 2496.319 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[44]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.141     ; 3.476      ;
; 2496.319 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[43]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.141     ; 3.476      ;
; 2496.319 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[42]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.141     ; 3.476      ;
; 2496.319 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[41]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.141     ; 3.476      ;
; 2496.319 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[40]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.141     ; 3.476      ;
; 2496.319 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[39]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.141     ; 3.476      ;
; 2496.319 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[2]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.141     ; 3.476      ;
; 2496.319 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[1]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.141     ; 3.476      ;
; 2496.319 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[0]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.141     ; 3.476      ;
; 2496.340 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.185      ; 3.913      ;
; 2496.377 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.231      ; 3.922      ;
; 2496.378 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.185      ; 3.875      ;
; 2496.403 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.195      ; 3.860      ;
; 2496.435 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.248      ; 3.881      ;
; 2496.435 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.248      ; 3.881      ;
; 2496.437 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.195      ; 3.826      ;
; 2496.662 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.253      ; 3.612      ;
; 2496.665 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.253      ; 3.609      ;
; 2496.670 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.253      ; 3.604      ;
; 2496.704 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.231      ; 3.595      ;
; 2496.708 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.253      ; 3.566      ;
; 2496.711 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.253      ; 3.563      ;
; 2496.711 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.203      ; 3.513      ;
; 2496.714 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.203      ; 3.510      ;
; 2496.716 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.253      ; 3.558      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.203      ; 3.505      ;
; 2496.736 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.195      ; 3.527      ;
; 2496.741 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.185      ; 3.512      ;
; 2496.774 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.248      ; 3.542      ;
; 2496.791 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.195      ; 3.472      ;
; 2496.838 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.231      ; 3.461      ;
; 2496.895 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]               ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.409     ; 2.717      ;
; 2496.914 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.273      ; 3.427      ;
; 2496.997 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]               ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.409     ; 2.615      ;
; 2497.017 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.203      ; 3.207      ;
; 2497.020 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.203      ; 3.204      ;
; 2497.020 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.273      ; 3.321      ;
; 2497.025 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.203      ; 3.199      ;
; 2497.084 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.253      ; 3.190      ;
; 2497.088 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.253      ; 3.186      ;
; 2497.130 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.253      ; 3.144      ;
; 2497.133 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.203      ; 3.091      ;
; 2497.134 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.253      ; 3.140      ;
; 2497.137 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.203      ; 3.087      ;
; 2497.166 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.273      ; 3.175      ;
; 2497.212 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.253      ; 3.062      ;
; 2497.215 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.253      ; 3.059      ;
; 2497.220 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.253      ; 3.054      ;
; 2497.252 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.273      ; 3.089      ;
; 2497.333 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.253      ; 2.941      ;
; 2497.336 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.253      ; 2.938      ;
; 2497.341 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.253      ; 2.933      ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                ;
+----------+-------------------------------------+-------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack    ; From Node                           ; To Node                             ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+----------+-------------------------------------+-------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 2599.289 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[0]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.242     ; 4.636      ;
; 2599.289 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[8]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.242     ; 4.636      ;
; 2599.289 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[7]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.242     ; 4.636      ;
; 2599.289 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[6]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.242     ; 4.636      ;
; 2599.289 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[5]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.242     ; 4.636      ;
; 2599.289 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[4]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.242     ; 4.636      ;
; 2599.289 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[3]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.242     ; 4.636      ;
; 2599.289 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[2]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.242     ; 4.636      ;
; 2599.289 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[1]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.242     ; 4.636      ;
; 2600.120 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[9]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.243     ; 3.804      ;
; 2600.120 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[17]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.243     ; 3.804      ;
; 2600.120 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[15]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.243     ; 3.804      ;
; 2600.120 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[14]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.243     ; 3.804      ;
; 2600.120 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[13]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.243     ; 3.804      ;
; 2600.120 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[12]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.243     ; 3.804      ;
; 2600.120 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[11]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.243     ; 3.804      ;
; 2600.120 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[10]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.243     ; 3.804      ;
; 2600.120 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[16]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.243     ; 3.804      ;
; 2602.259 ; profile:profile_CW|enable_hang      ; profile:profile_CW|hang_PTT         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.242     ; 1.666      ;
; 2602.259 ; profile:profile_CW|enable_hang      ; profile:profile_CW|hang_state       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.242     ; 1.666      ;
; 2602.320 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_state       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.242     ; 1.605      ;
; 5202.844 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.411      ;
; 5202.844 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.411      ;
; 5202.844 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.411      ;
; 5202.844 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.411      ;
; 5202.844 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.411      ;
; 5202.844 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.411      ;
; 5202.844 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.411      ;
; 5202.844 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.411      ;
; 5202.844 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.411      ;
; 5202.844 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.411      ;
; 5202.844 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.411      ;
; 5202.844 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.411      ;
; 5202.862 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.392      ;
; 5202.862 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.392      ;
; 5202.862 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.392      ;
; 5202.862 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.392      ;
; 5202.875 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.379      ;
; 5202.875 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.379      ;
; 5202.875 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.379      ;
; 5202.875 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.379      ;
; 5202.906 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.349      ;
; 5202.906 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.349      ;
; 5202.906 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.349      ;
; 5202.906 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.349      ;
; 5202.906 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.349      ;
; 5202.906 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.349      ;
; 5202.937 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.317      ;
; 5202.937 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.317      ;
; 5202.937 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.317      ;
; 5202.937 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.317      ;
; 5202.944 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.311      ;
; 5202.944 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.311      ;
; 5202.944 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.311      ;
; 5202.944 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.311      ;
; 5202.944 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.311      ;
; 5202.944 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.311      ;
; 5202.975 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.279      ;
; 5202.975 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.279      ;
; 5202.975 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.279      ;
; 5202.975 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.279      ;
; 5203.004 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.251      ;
; 5203.004 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.251      ;
; 5203.004 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.251      ;
; 5203.004 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.251      ;
; 5203.004 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.251      ;
; 5203.004 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.251      ;
; 5203.011 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.244      ;
; 5203.011 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.244      ;
; 5203.011 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.244      ;
; 5203.011 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.244      ;
; 5203.011 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.244      ;
; 5203.011 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.244      ;
; 5203.035 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.219      ;
; 5203.035 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.219      ;
; 5203.035 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.219      ;
; 5203.035 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.219      ;
; 5203.042 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.212      ;
; 5203.042 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.212      ;
; 5203.042 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.212      ;
; 5203.042 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.212      ;
; 5203.108 ; profile:profile_CW|timer[2]         ; profile:profile_CW|prof_state.0001  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.146      ;
; 5203.120 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.135      ;
; 5203.120 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.135      ;
; 5203.120 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.135      ;
; 5203.120 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.135      ;
; 5203.120 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.135      ;
; 5203.120 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.135      ;
; 5203.148 ; profile:profile_CW|timer[4]         ; profile:profile_CW|prof_state.0001  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.106      ;
; 5203.149 ; profile:profile_CW|timer[7]         ; profile:profile_CW|prof_state.0001  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.105      ;
; 5203.151 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.103      ;
; 5203.151 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.103      ;
; 5203.151 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.103      ;
; 5203.151 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.103      ;
; 5203.335 ; profile:profile_CW|timer[6]         ; profile:profile_CW|prof_state.0001  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 4.919      ;
; 5203.337 ; profile:profile_CW|timer[1]         ; profile:profile_CW|prof_state.0001  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 4.917      ;
; 5203.389 ; profile:profile_CW|hang_timer[3]    ; profile:profile_CW|hang_timer[0]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 4.866      ;
; 5203.389 ; profile:profile_CW|hang_timer[3]    ; profile:profile_CW|hang_timer[6]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 4.866      ;
; 5203.389 ; profile:profile_CW|hang_timer[3]    ; profile:profile_CW|hang_timer[7]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 4.866      ;
; 5203.389 ; profile:profile_CW|hang_timer[3]    ; profile:profile_CW|hang_timer[8]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 4.866      ;
+----------+-------------------------------------+-------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                           ;
+-----------+------------------------------+--------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node                    ; To Node                              ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-----------+------------------------------+--------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 33326.466 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[15]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.082     ; 6.786      ;
; 33326.466 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[11]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.082     ; 6.786      ;
; 33326.466 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[9]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.082     ; 6.786      ;
; 33326.466 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[12]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.082     ; 6.786      ;
; 33326.466 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[17]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.082     ; 6.786      ;
; 33326.466 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[14]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.082     ; 6.786      ;
; 33326.466 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[13]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.082     ; 6.786      ;
; 33326.466 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[10]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.082     ; 6.786      ;
; 33326.466 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[16]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.082     ; 6.786      ;
; 33326.530 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[3]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 6.724      ;
; 33326.530 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[2]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 6.724      ;
; 33326.530 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[4]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 6.724      ;
; 33326.530 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[0]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 6.724      ;
; 33326.530 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[8]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 6.724      ;
; 33326.530 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[1]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 6.724      ;
; 33326.530 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[7]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 6.724      ;
; 33326.530 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[6]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 6.724      ;
; 33326.530 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[5]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 6.724      ;
; 33326.596 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|key_state.00000   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.078     ; 6.660      ;
; 33326.633 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[9]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.082     ; 6.619      ;
; 33326.633 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[12]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.082     ; 6.619      ;
; 33326.633 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[10]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.082     ; 6.619      ;
; 33326.633 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[13]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.082     ; 6.619      ;
; 33326.633 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[15]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.082     ; 6.619      ;
; 33326.633 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[17]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.082     ; 6.619      ;
; 33326.633 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[14]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.082     ; 6.619      ;
; 33326.633 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[16]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.082     ; 6.619      ;
; 33326.633 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[11]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.082     ; 6.619      ;
; 33326.697 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[7]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 6.557      ;
; 33326.697 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[5]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 6.557      ;
; 33326.697 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[6]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 6.557      ;
; 33326.697 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[1]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 6.557      ;
; 33326.697 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[8]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 6.557      ;
; 33326.697 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[0]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 6.557      ;
; 33326.697 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[2]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 6.557      ;
; 33326.697 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[4]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 6.557      ;
; 33326.697 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[3]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 6.557      ;
; 33326.701 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|key_state.PREDOT  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.078     ; 6.555      ;
; 33326.763 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|key_state.00000   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.078     ; 6.493      ;
; 33326.868 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|key_state.PREDOT  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.078     ; 6.388      ;
; 33326.872 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|key_state.PREDASH ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.078     ; 6.384      ;
; 33326.941 ; iambic:iambic_inst|delay[17] ; iambic:iambic_inst|delay[12]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 6.313      ;
; 33326.941 ; iambic:iambic_inst|delay[17] ; iambic:iambic_inst|delay[17]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 6.313      ;
; 33326.941 ; iambic:iambic_inst|delay[17] ; iambic:iambic_inst|delay[16]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 6.313      ;
; 33326.941 ; iambic:iambic_inst|delay[17] ; iambic:iambic_inst|delay[14]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 6.313      ;
; 33326.941 ; iambic:iambic_inst|delay[17] ; iambic:iambic_inst|delay[13]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 6.313      ;
; 33326.941 ; iambic:iambic_inst|delay[17] ; iambic:iambic_inst|delay[9]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 6.313      ;
; 33326.941 ; iambic:iambic_inst|delay[17] ; iambic:iambic_inst|delay[11]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 6.313      ;
; 33326.941 ; iambic:iambic_inst|delay[17] ; iambic:iambic_inst|delay[10]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 6.313      ;
; 33326.941 ; iambic:iambic_inst|delay[17] ; iambic:iambic_inst|delay[15]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 6.313      ;
; 33326.957 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[12]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 6.297      ;
; 33326.957 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[17]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 6.297      ;
; 33326.957 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[14]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 6.297      ;
; 33326.957 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[11]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 6.297      ;
; 33326.957 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[9]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 6.297      ;
; 33326.957 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[16]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 6.297      ;
; 33326.957 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[15]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 6.297      ;
; 33326.957 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[10]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 6.297      ;
; 33326.957 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[13]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 6.297      ;
; 33326.981 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[9]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.082     ; 6.271      ;
; 33326.981 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[10]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.082     ; 6.271      ;
; 33326.981 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[12]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.082     ; 6.271      ;
; 33326.981 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[17]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.082     ; 6.271      ;
; 33326.981 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[14]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.082     ; 6.271      ;
; 33326.981 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[11]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.082     ; 6.271      ;
; 33326.981 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[16]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.082     ; 6.271      ;
; 33326.981 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[15]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.082     ; 6.271      ;
; 33326.981 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[13]         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.082     ; 6.271      ;
; 33327.005 ; iambic:iambic_inst|delay[17] ; iambic:iambic_inst|delay[1]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.078     ; 6.251      ;
; 33327.005 ; iambic:iambic_inst|delay[17] ; iambic:iambic_inst|delay[8]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.078     ; 6.251      ;
; 33327.005 ; iambic:iambic_inst|delay[17] ; iambic:iambic_inst|delay[7]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.078     ; 6.251      ;
; 33327.005 ; iambic:iambic_inst|delay[17] ; iambic:iambic_inst|delay[2]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.078     ; 6.251      ;
; 33327.005 ; iambic:iambic_inst|delay[17] ; iambic:iambic_inst|delay[6]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.078     ; 6.251      ;
; 33327.005 ; iambic:iambic_inst|delay[17] ; iambic:iambic_inst|delay[5]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.078     ; 6.251      ;
; 33327.005 ; iambic:iambic_inst|delay[17] ; iambic:iambic_inst|delay[4]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.078     ; 6.251      ;
; 33327.005 ; iambic:iambic_inst|delay[17] ; iambic:iambic_inst|delay[0]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.078     ; 6.251      ;
; 33327.005 ; iambic:iambic_inst|delay[17] ; iambic:iambic_inst|delay[3]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.078     ; 6.251      ;
; 33327.021 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[1]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.078     ; 6.235      ;
; 33327.021 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[3]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.078     ; 6.235      ;
; 33327.021 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[8]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.078     ; 6.235      ;
; 33327.021 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[0]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.078     ; 6.235      ;
; 33327.021 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[7]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.078     ; 6.235      ;
; 33327.021 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[6]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.078     ; 6.235      ;
; 33327.021 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[5]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.078     ; 6.235      ;
; 33327.021 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[4]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.078     ; 6.235      ;
; 33327.021 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[2]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.078     ; 6.235      ;
; 33327.039 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|key_state.PREDASH ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.078     ; 6.217      ;
; 33327.045 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[7]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 6.209      ;
; 33327.045 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[6]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 6.209      ;
; 33327.045 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[5]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 6.209      ;
; 33327.045 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[1]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 6.209      ;
; 33327.045 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[8]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 6.209      ;
; 33327.045 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[0]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 6.209      ;
; 33327.045 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[4]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 6.209      ;
; 33327.045 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[2]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 6.209      ;
; 33327.045 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[3]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 6.209      ;
; 33327.087 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|key_state.00000   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.076     ; 6.171      ;
; 33327.111 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|key_state.00000   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.078     ; 6.145      ;
; 33327.192 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|key_state.PREDOT  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.076     ; 6.066      ;
; 33327.200 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|keyer_out         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 6.055      ;
+-----------+------------------------------+--------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'spi_ce1'                                                                                                                                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.331 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.809      ; 1.394      ;
; 0.476 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.058      ; 0.746      ;
; 0.476 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.058      ; 0.746      ;
; 0.476 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.058      ; 0.746      ;
; 0.476 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.058      ; 0.746      ;
; 0.476 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.058      ; 0.746      ;
; 0.478 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.056      ; 0.746      ;
; 0.480 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.054      ; 0.746      ;
; 0.480 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.054      ; 0.746      ;
; 0.480 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.054      ; 0.746      ;
; 0.480 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.054      ; 0.746      ;
; 0.480 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.054      ; 0.746      ;
; 0.489 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.116      ; 0.817      ;
; 0.490 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.116      ; 0.818      ;
; 0.536 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.056      ; 0.804      ;
; 0.572 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.018      ; 0.802      ;
; 0.585 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.809      ; 1.648      ;
; 0.632 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.811      ; 1.697      ;
; 0.651 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.056      ; 0.919      ;
; 0.653 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.846      ; 1.753      ;
; 0.679 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.809      ; 1.742      ;
; 0.688 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.809      ; 1.751      ;
; 0.697 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.809      ; 1.760      ;
; 0.707 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[0]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.056      ; 0.975      ;
; 0.710 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.056      ; 0.978      ;
; 0.711 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[1]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.116      ; 1.039      ;
; 0.757 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.116      ; 1.085      ;
; 0.757 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.116      ; 1.085      ;
; 0.764 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.056      ; 1.032      ;
; 0.803 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.058      ; 1.073      ;
; 0.808 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.058      ; 1.078      ;
; 0.810 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.054      ; 1.076      ;
; 0.812 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.054      ; 1.078      ;
; 0.814 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.116      ; 1.142      ;
; 0.827 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.058      ; 1.097      ;
; 0.834 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.054      ; 1.100      ;
; 0.881 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.890      ; 2.025      ;
; 0.884 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.890      ; 2.028      ;
; 0.888 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[5]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.116      ; 1.216      ;
; 0.900 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2]               ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.318     ; 0.794      ;
; 0.908 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.890      ; 2.052      ;
; 0.914 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[9]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.318     ; 0.808      ;
; 0.927 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.761      ; 1.942      ;
; 0.930 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.018      ; 1.160      ;
; 0.952 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.864      ; 2.070      ;
; 0.952 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.018      ; 1.182      ;
; 0.956 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.846      ; 2.056      ;
; 0.971 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.811      ; 2.036      ;
; 0.975 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.864      ; 2.093      ;
; 0.982 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.864      ; 2.100      ;
; 0.986 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.018      ; 1.216      ;
; 0.986 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.018      ; 1.216      ;
; 1.000 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.846      ; 2.100      ;
; 1.011 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.811      ; 2.076      ;
; 1.019 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.799      ; 2.072      ;
; 1.019 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.846      ; 2.119      ;
; 1.027 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.799      ; 2.080      ;
; 1.033 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.799      ; 2.086      ;
; 1.043 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.811      ; 2.108      ;
; 1.043 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.846      ; 2.143      ;
; 1.056 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2]               ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.318     ; 0.950      ;
; 1.070 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.058      ; 1.340      ;
; 1.078 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.058      ; 1.348      ;
; 1.081 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.058      ; 1.351      ;
; 1.081 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.054      ; 1.347      ;
; 1.116 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.463      ; 1.833      ;
; 1.118 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.864      ; 2.236      ;
; 1.179 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.215      ; 1.606      ;
; 1.183 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2]               ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.318     ; 1.077      ;
; 1.198 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.058      ; 1.468      ;
; 1.210 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.054      ; 1.476      ;
; 1.214 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.058      ; 1.484      ;
; 1.215 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.890      ; 2.359      ;
; 1.217 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.058      ; 1.487      ;
; 1.246 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.799      ; 2.299      ;
; 1.264 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.054      ; 1.530      ;
; 1.268 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.864      ; 2.386      ;
; 1.270 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.816      ; 2.340      ;
; 1.270 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[3]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.083      ; 1.565      ;
; 1.295 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.798      ; 2.347      ;
; 1.302 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.018      ; 1.532      ;
; 1.305 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.457      ; 1.974      ;
; 1.311 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.457      ; 1.980      ;
; 1.311 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[4]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.083      ; 1.606      ;
; 1.331 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.763      ; 2.348      ;
; 1.339 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.054      ; 1.605      ;
; 1.339 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.054      ; 1.605      ;
; 1.339 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.799      ; 2.392      ;
; 1.357 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.018      ; 1.587      ;
; 1.358 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.018      ; 1.588      ;
; 1.366 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.018      ; 1.596      ;
; 1.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[10]                                               ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.253     ; 1.340      ;
; 1.425 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.811      ; 2.490      ;
; 1.513 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.842      ; 2.609      ;
; 1.553 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.457      ; 2.222      ;
; 1.557 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.457      ; 2.226      ;
; 1.593 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[2]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.108      ; 1.913      ;
; 1.601 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.751      ; 2.606      ;
; 1.620 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.890      ; 2.764      ;
; 1.649 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.516      ; 2.419      ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'spi_ce0'                                                                                                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                          ; To Node                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.357 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrptr_g[1]                                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a28~porta_address_reg0    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.702      ; 1.313      ;
; 0.395 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrptr_g[1]                                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a12~porta_address_reg0    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.644      ; 1.293      ;
; 0.475 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4                ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.059      ; 0.746      ;
; 0.475 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8                ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.059      ; 0.746      ;
; 0.475 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11               ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.059      ; 0.746      ;
; 0.475 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10               ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.059      ; 0.746      ;
; 0.475 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3                ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.059      ; 0.746      ;
; 0.475 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6                ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.059      ; 0.746      ;
; 0.475 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2                ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.059      ; 0.746      ;
; 0.475 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9                ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.059      ; 0.746      ;
; 0.475 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5                ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.059      ; 0.746      ;
; 0.475 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7                ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.059      ; 0.746      ;
; 0.476 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 0.746      ;
; 0.476 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a3                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a3                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 0.746      ;
; 0.476 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 0.746      ;
; 0.477 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 0.746      ;
; 0.477 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 0.746      ;
; 0.477 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 0.746      ;
; 0.477 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 0.746      ;
; 0.477 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 0.746      ;
; 0.477 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10                      ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 0.746      ;
; 0.477 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 0.746      ;
; 0.477 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                      ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 0.746      ;
; 0.479 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1                ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 0.746      ;
; 0.479 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a5                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a5                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 0.746      ;
; 0.495 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.317      ; 1.024      ;
; 0.514 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[0]           ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|parity4                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.053      ; 0.779      ;
; 0.522 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[8]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe17a[8]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.059      ; 0.793      ;
; 0.524 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe20a[8]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe21a[8]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.059      ; 0.795      ;
; 0.524 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe19a[8]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe20a[8]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.059      ; 0.795      ;
; 0.524 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[1]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe17a[1]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.059      ; 0.795      ;
; 0.524 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe15a[1]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[1]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.059      ; 0.795      ;
; 0.524 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe17a[3]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe18a[3]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 0.793      ;
; 0.525 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe18a[11] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe19a[11] ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe17a[8]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe18a[8]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.059      ; 0.796      ;
; 0.525 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[9]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe17a[9]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe18a[1]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe19a[1]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.059      ; 0.796      ;
; 0.525 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe19a[3]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe20a[3]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe18a[3]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe19a[3]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 0.794      ;
; 0.526 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe20a[11] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe21a[11] ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 0.795      ;
; 0.526 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe15a[3]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[3]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 0.795      ;
; 0.526 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe19a[11] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe20a[11] ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 0.795      ;
; 0.526 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe15a[8]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[8]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.059      ; 0.797      ;
; 0.526 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe17a[9]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe18a[9]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 0.795      ;
; 0.526 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe15a[7]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[7]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 0.793      ;
; 0.526 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe19a[2]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe20a[2]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 0.793      ;
; 0.526 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe15a[2]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[2]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 0.793      ;
; 0.526 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[3]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe17a[3]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 0.795      ;
; 0.526 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe20a[3]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe21a[3]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 0.795      ;
; 0.527 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe21a[6]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe22a[6]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 0.794      ;
; 0.527 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe19a[4]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe20a[4]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 0.794      ;
; 0.527 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe20a[5]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe21a[5]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 0.794      ;
; 0.527 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[10] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe17a[10] ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 0.794      ;
; 0.527 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe19a[10] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe20a[10] ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 0.794      ;
; 0.527 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe18a[10] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe19a[10] ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 0.794      ;
; 0.527 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe15a[10] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[10] ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 0.794      ;
; 0.527 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe18a[2]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe19a[2]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 0.794      ;
; 0.527 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe15a[6]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[6]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 0.794      ;
; 0.527 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe18a[7]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe19a[7]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 0.794      ;
; 0.527 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe20a[9]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe21a[9]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 0.794      ;
; 0.527 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe20a[10] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe21a[10] ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 0.794      ;
; 0.527 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe17a[7]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe18a[7]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 0.794      ;
; 0.527 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[5]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe17a[5]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 0.794      ;
; 0.527 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe20a[0]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe21a[0]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 0.796      ;
; 0.528 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe17a[6]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe18a[6]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 0.795      ;
; 0.528 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[4]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe17a[4]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 0.795      ;
; 0.528 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe19a[7]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe20a[7]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 0.795      ;
; 0.528 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe19a[6]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe20a[6]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 0.795      ;
; 0.528 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe20a[6]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe21a[6]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 0.795      ;
; 0.528 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe17a[4]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe18a[4]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 0.795      ;
; 0.528 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe17a[10] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe18a[10] ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 0.795      ;
; 0.528 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe21a[4]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe22a[4]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 0.795      ;
; 0.528 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe20a[7]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe21a[7]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 0.795      ;
; 0.528 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe15a[4]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[4]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 0.795      ;
; 0.528 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe19a[5]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe20a[5]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 0.795      ;
; 0.528 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe15a[5]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[5]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 0.795      ;
; 0.528 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe17a[5]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe18a[5]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 0.795      ;
; 0.528 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[7]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe17a[7]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 0.795      ;
; 0.528 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe18a[6]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe19a[6]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 0.795      ;
; 0.528 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[0]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe17a[0]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 0.797      ;
; 0.529 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe15a[11] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[11] ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 0.798      ;
; 0.529 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[6]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe17a[6]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 0.796      ;
; 0.529 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe19a[9]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe20a[9]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 0.796      ;
; 0.529 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe18a[4]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe19a[4]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 0.796      ;
; 0.531 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[2]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe17a[2]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 0.798      ;
; 0.579 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrptr_g[8]                                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a20~porta_address_reg0    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.350      ; 1.183      ;
; 0.583 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.025      ; 0.820      ;
; 0.585 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrptr_g[7]                                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a20~porta_address_reg0    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.375      ; 1.214      ;
; 0.593 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrptr_g[5]                                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a28~porta_address_reg0    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.677      ; 1.524      ;
; 0.601 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrptr_g[3]                                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a20~porta_address_reg0    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.350      ; 1.205      ;
; 0.602 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrptr_g[7]                                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a28~porta_address_reg0    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.702      ; 1.558      ;
; 0.625 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrptr_g[1]                                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a0~porta_address_reg0     ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.382      ; 1.261      ;
; 0.627 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrptr_g[1]                                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a16~porta_address_reg0    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.361      ; 1.242      ;
; 0.637 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrptr_g[1]                                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a20~porta_address_reg0    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.375      ; 1.266      ;
; 0.639 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrptr_g[1]                                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a4~porta_address_reg0     ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.414      ; 1.307      ;
; 0.642 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[0]                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|parity7                          ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.124      ; 0.978      ;
; 0.647 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrptr_g[9]                                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a28~porta_address_reg0    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.677      ; 1.578      ;
; 0.649 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[1]                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|parity7                          ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 0.919      ;
; 0.652 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[1]           ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|parity4                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.053      ; 0.917      ;
; 0.664 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe18a[8]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe19a[8]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.059      ; 0.935      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'spi_sck'                                                                                                                        ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.385 ; spi_slave:spi_slave_rx2_inst|rreg[17] ; spi_slave:spi_slave_rx2_inst|rdata[18] ; spi_sck      ; spi_sck     ; 0.000        ; 0.203      ; 0.800      ;
; 0.389 ; spi_slave:spi_slave_rx2_inst|rreg[14] ; spi_slave:spi_slave_rx2_inst|rdata[15] ; spi_sck      ; spi_sck     ; 0.000        ; 0.203      ; 0.804      ;
; 0.395 ; spi_slave:spi_slave_rx2_inst|rreg[23] ; spi_slave:spi_slave_rx2_inst|rreg[24]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.398      ; 1.005      ;
; 0.420 ; spi_slave:spi_slave_rx2_inst|rreg[5]  ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.170      ; 0.802      ;
; 0.420 ; spi_slave:spi_slave_rx2_inst|rreg[40] ; spi_slave:spi_slave_rx2_inst|rdata[41] ; spi_sck      ; spi_sck     ; 0.000        ; 0.170      ; 0.802      ;
; 0.421 ; spi_slave:spi_slave_rx2_inst|rreg[39] ; spi_slave:spi_slave_rx2_inst|rdata[40] ; spi_sck      ; spi_sck     ; 0.000        ; 0.170      ; 0.803      ;
; 0.438 ; spi_slave:spi_slave_rx_inst|rreg[2]   ; spi_slave:spi_slave_rx_inst|rdata[3]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.349      ; 0.999      ;
; 0.438 ; spi_slave:spi_slave_rx_inst|rreg[3]   ; spi_slave:spi_slave_rx_inst|rdata[4]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.349      ; 0.999      ;
; 0.438 ; spi_slave:spi_slave_rx_inst|rreg[5]   ; spi_slave:spi_slave_rx_inst|rdata[6]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.349      ; 0.999      ;
; 0.441 ; spi_slave:spi_slave_rx_inst|rreg[0]   ; spi_slave:spi_slave_rx_inst|rdata[1]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.349      ; 1.002      ;
; 0.479 ; spi_slave:spi_slave_rx_inst|rreg[6]   ; spi_slave:spi_slave_rx_inst|rdata[7]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.349      ; 1.040      ;
; 0.480 ; spi_slave:spi_slave_rx_inst|rreg[4]   ; spi_slave:spi_slave_rx_inst|rdata[5]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.349      ; 1.041      ;
; 0.481 ; spi_slave:spi_slave_rx_inst|rreg[1]   ; spi_slave:spi_slave_rx_inst|rdata[2]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.349      ; 1.042      ;
; 0.484 ; spi_slave:spi_slave_rx2_inst|rreg[34] ; spi_slave:spi_slave_rx2_inst|rdata[35] ; spi_sck      ; spi_sck     ; 0.000        ; 0.107      ; 0.803      ;
; 0.485 ; spi_slave:spi_slave_rx2_inst|rreg[36] ; spi_slave:spi_slave_rx2_inst|rdata[37] ; spi_sck      ; spi_sck     ; 0.000        ; 0.107      ; 0.804      ;
; 0.501 ; spi_slave:spi_slave_rx2_inst|rreg[37] ; spi_slave:spi_slave_rx2_inst|rdata[38] ; spi_sck      ; spi_sck     ; 0.000        ; 0.107      ; 0.820      ;
; 0.502 ; spi_slave:spi_slave_rx2_inst|rreg[38] ; spi_slave:spi_slave_rx2_inst|rdata[39] ; spi_sck      ; spi_sck     ; 0.000        ; 0.107      ; 0.821      ;
; 0.506 ; spi_slave:spi_slave_rx2_inst|treg[7]  ; spi_slave:spi_slave_rx2_inst|treg[8]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.059      ; 0.777      ;
; 0.524 ; spi_slave:spi_slave_rx2_inst|treg[2]  ; spi_slave:spi_slave_rx2_inst|treg[3]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.059      ; 0.795      ;
; 0.524 ; spi_slave:spi_slave_rx2_inst|treg[3]  ; spi_slave:spi_slave_rx2_inst|treg[4]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.059      ; 0.795      ;
; 0.525 ; spi_slave:spi_slave_rx_inst|treg[0]   ; spi_slave:spi_slave_rx_inst|treg[1]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.794      ;
; 0.526 ; spi_slave:spi_slave_rx2_inst|treg[1]  ; spi_slave:spi_slave_rx2_inst|treg[2]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.059      ; 0.797      ;
; 0.528 ; spi_slave:spi_slave_rx_inst|treg[2]   ; spi_slave:spi_slave_rx_inst|treg[3]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.797      ;
; 0.528 ; spi_slave:spi_slave_rx_inst|rreg[38]  ; spi_slave:spi_slave_rx_inst|rreg[39]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.794      ;
; 0.533 ; spi_slave:spi_slave_rx_inst|rreg[12]  ; spi_slave:spi_slave_rx_inst|rreg[13]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.801      ;
; 0.533 ; spi_slave:spi_slave_rx_inst|rreg[10]  ; spi_slave:spi_slave_rx_inst|rreg[11]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.801      ;
; 0.533 ; spi_slave:spi_slave_rx2_inst|rreg[36] ; spi_slave:spi_slave_rx2_inst|rreg[37]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.800      ;
; 0.534 ; spi_slave:spi_slave_rx_inst|rreg[13]  ; spi_slave:spi_slave_rx_inst|rreg[14]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.802      ;
; 0.534 ; spi_slave:spi_slave_rx_inst|rreg[9]   ; spi_slave:spi_slave_rx_inst|rreg[10]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.802      ;
; 0.534 ; spi_slave:spi_slave_rx_inst|rreg[8]   ; spi_slave:spi_slave_rx_inst|rreg[9]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.802      ;
; 0.534 ; spi_slave:spi_slave_rx_inst|rreg[19]  ; spi_slave:spi_slave_rx_inst|rreg[20]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.801      ;
; 0.535 ; spi_slave:spi_slave_rx2_inst|rreg[24] ; spi_slave:spi_slave_rx2_inst|rreg[25]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.804      ;
; 0.535 ; spi_slave:spi_slave_rx2_inst|rreg[40] ; spi_slave:spi_slave_rx2_inst|rreg[41]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.802      ;
; 0.535 ; spi_slave:spi_slave_rx_inst|rreg[16]  ; spi_slave:spi_slave_rx_inst|rreg[17]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.802      ;
; 0.536 ; spi_slave:spi_slave_rx2_inst|rreg[34] ; spi_slave:spi_slave_rx2_inst|rreg[35]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.803      ;
; 0.536 ; spi_slave:spi_slave_rx_inst|rreg[30]  ; spi_slave:spi_slave_rx_inst|rreg[31]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.802      ;
; 0.536 ; spi_slave:spi_slave_rx2_inst|rreg[5]  ; spi_slave:spi_slave_rx2_inst|rreg[6]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.803      ;
; 0.536 ; spi_slave:spi_slave_rx_inst|rreg[1]   ; spi_slave:spi_slave_rx_inst|rreg[2]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.802      ;
; 0.536 ; spi_slave:spi_slave_rx_inst|rreg[4]   ; spi_slave:spi_slave_rx_inst|rreg[5]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.802      ;
; 0.537 ; spi_slave:spi_slave_rx2_inst|rreg[27] ; spi_slave:spi_slave_rx2_inst|rreg[28]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.053      ; 0.802      ;
; 0.537 ; spi_slave:spi_slave_rx2_inst|rreg[26] ; spi_slave:spi_slave_rx2_inst|rreg[27]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.053      ; 0.802      ;
; 0.537 ; spi_slave:spi_slave_rx_inst|rreg[28]  ; spi_slave:spi_slave_rx_inst|rreg[29]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.803      ;
; 0.537 ; spi_slave:spi_slave_rx_inst|rreg[6]   ; spi_slave:spi_slave_rx_inst|rreg[7]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.803      ;
; 0.537 ; spi_slave:spi_slave_rx_inst|rreg[17]  ; spi_slave:spi_slave_rx_inst|rreg[18]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.804      ;
; 0.537 ; spi_slave:spi_slave_rx_inst|rreg[39]  ; spi_slave:spi_slave_rx_inst|rreg[40]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.803      ;
; 0.537 ; spi_slave:spi_slave_rx2_inst|rreg[39] ; spi_slave:spi_slave_rx2_inst|rreg[40]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.804      ;
; 0.538 ; spi_slave:spi_slave_rx_inst|rreg[31]  ; spi_slave:spi_slave_rx_inst|rreg[32]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.804      ;
; 0.538 ; spi_slave:spi_slave_rx_inst|rreg[11]  ; spi_slave:spi_slave_rx_inst|rreg[12]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.806      ;
; 0.538 ; spi_slave:spi_slave_rx2_inst|rreg[17] ; spi_slave:spi_slave_rx2_inst|rreg[18]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.804      ;
; 0.538 ; spi_slave:spi_slave_rx_inst|rreg[33]  ; spi_slave:spi_slave_rx_inst|rreg[34]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.804      ;
; 0.539 ; spi_slave:spi_slave_rx_inst|rreg[29]  ; spi_slave:spi_slave_rx_inst|rreg[30]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.805      ;
; 0.539 ; spi_slave:spi_slave_rx2_inst|rreg[14] ; spi_slave:spi_slave_rx2_inst|rreg[15]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.805      ;
; 0.540 ; spi_slave:spi_slave_rx2_inst|rreg[29] ; spi_slave:spi_slave_rx2_inst|rreg[30]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.053      ; 0.805      ;
; 0.552 ; spi_slave:spi_slave_rx2_inst|rreg[4]  ; spi_slave:spi_slave_rx2_inst|rreg[5]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.819      ;
; 0.553 ; spi_slave:spi_slave_rx2_inst|rreg[41] ; spi_slave:spi_slave_rx2_inst|rreg[42]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.820      ;
; 0.553 ; spi_slave:spi_slave_rx2_inst|rreg[3]  ; spi_slave:spi_slave_rx2_inst|rreg[4]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.820      ;
; 0.553 ; spi_slave:spi_slave_rx_inst|rreg[23]  ; spi_slave:spi_slave_rx_inst|rreg[24]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.820      ;
; 0.553 ; spi_slave:spi_slave_rx_inst|rreg[22]  ; spi_slave:spi_slave_rx_inst|rreg[23]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.820      ;
; 0.553 ; spi_slave:spi_slave_rx2_inst|rreg[7]  ; spi_slave:spi_slave_rx2_inst|rreg[8]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.819      ;
; 0.553 ; spi_slave:spi_slave_rx2_inst|rreg[9]  ; spi_slave:spi_slave_rx2_inst|rreg[10]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.819      ;
; 0.553 ; spi_slave:spi_slave_rx2_inst|rreg[11] ; spi_slave:spi_slave_rx2_inst|rreg[12]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.819      ;
; 0.554 ; spi_slave:spi_slave_rx2_inst|rreg[21] ; spi_slave:spi_slave_rx2_inst|rreg[22]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.820      ;
; 0.554 ; spi_slave:spi_slave_rx2_inst|rreg[20] ; spi_slave:spi_slave_rx2_inst|rreg[21]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.820      ;
; 0.554 ; spi_slave:spi_slave_rx2_inst|rreg[44] ; spi_slave:spi_slave_rx2_inst|rreg[45]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.821      ;
; 0.554 ; spi_slave:spi_slave_rx2_inst|rreg[1]  ; spi_slave:spi_slave_rx2_inst|rreg[2]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.821      ;
; 0.554 ; spi_slave:spi_slave_rx2_inst|rreg[8]  ; spi_slave:spi_slave_rx2_inst|rreg[9]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.820      ;
; 0.554 ; spi_slave:spi_slave_rx_inst|rreg[24]  ; spi_slave:spi_slave_rx_inst|rreg[25]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.821      ;
; 0.555 ; spi_slave:spi_slave_rx2_inst|rreg[31] ; spi_slave:spi_slave_rx2_inst|rreg[32]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.821      ;
; 0.555 ; spi_slave:spi_slave_rx2_inst|rreg[22] ; spi_slave:spi_slave_rx2_inst|rreg[23]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.821      ;
; 0.555 ; spi_slave:spi_slave_rx_inst|rreg[34]  ; spi_slave:spi_slave_rx_inst|rreg[35]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.821      ;
; 0.576 ; spi_slave:spi_slave_rx2_inst|rreg[46] ; spi_slave:spi_slave_rx2_inst|rdata[47] ; spi_sck      ; spi_sck     ; 0.000        ; 0.203      ; 0.991      ;
; 0.591 ; spi_slave:spi_slave_rx2_inst|rreg[31] ; spi_slave:spi_slave_rx2_inst|rdata[32] ; spi_sck      ; spi_sck     ; 0.000        ; 0.212      ; 1.015      ;
; 0.615 ; spi_slave:spi_slave_rx2_inst|rreg[32] ; spi_slave:spi_slave_rx2_inst|rdata[33] ; spi_sck      ; spi_sck     ; 0.000        ; 0.212      ; 1.039      ;
; 0.622 ; spi_slave:spi_slave_rx2_inst|rreg[8]  ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.212      ; 1.046      ;
; 0.635 ; spi_slave:spi_slave_rx2_inst|rreg[43] ; spi_slave:spi_slave_rx2_inst|rdata[44] ; spi_sck      ; spi_sck     ; 0.000        ; 0.170      ; 1.017      ;
; 0.651 ; spi_slave:spi_slave_rx_inst|rreg[40]  ; spi_slave:spi_slave_rx_inst|rdata[41]  ; spi_sck      ; spi_sck     ; 0.000        ; -0.069     ; 0.794      ;
; 0.654 ; spi_slave:spi_slave_rx_inst|rreg[29]  ; spi_slave:spi_slave_rx_inst|rdata[30]  ; spi_sck      ; spi_sck     ; 0.000        ; -0.066     ; 0.800      ;
; 0.655 ; spi_slave:spi_slave_rx_inst|rreg[30]  ; spi_slave:spi_slave_rx_inst|rdata[31]  ; spi_sck      ; spi_sck     ; 0.000        ; -0.066     ; 0.801      ;
; 0.656 ; spi_slave:spi_slave_rx_inst|rreg[31]  ; spi_slave:spi_slave_rx_inst|rdata[32]  ; spi_sck      ; spi_sck     ; 0.000        ; -0.066     ; 0.802      ;
; 0.657 ; spi_slave:spi_slave_rx_inst|rreg[28]  ; spi_slave:spi_slave_rx_inst|rdata[29]  ; spi_sck      ; spi_sck     ; 0.000        ; -0.066     ; 0.803      ;
; 0.660 ; spi_slave:spi_slave_rx_inst|rreg[39]  ; spi_slave:spi_slave_rx_inst|rdata[40]  ; spi_sck      ; spi_sck     ; 0.000        ; -0.069     ; 0.803      ;
; 0.661 ; spi_slave:spi_slave_rx_inst|rreg[33]  ; spi_slave:spi_slave_rx_inst|rdata[34]  ; spi_sck      ; spi_sck     ; 0.000        ; -0.069     ; 0.804      ;
; 0.663 ; spi_slave:spi_slave_rx2_inst|treg[9]  ; spi_slave:spi_slave_rx2_inst|treg[10]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.059      ; 0.934      ;
; 0.664 ; spi_slave:spi_slave_rx2_inst|treg[42] ; spi_slave:spi_slave_rx2_inst|treg[43]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.934      ;
; 0.664 ; spi_slave:spi_slave_rx2_inst|treg[39] ; spi_slave:spi_slave_rx2_inst|treg[40]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.934      ;
; 0.664 ; spi_slave:spi_slave_rx2_inst|treg[37] ; spi_slave:spi_slave_rx2_inst|treg[38]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.934      ;
; 0.664 ; spi_slave:spi_slave_rx_inst|treg[46]  ; spi_slave:spi_slave_rx_inst|treg[47]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.934      ;
; 0.664 ; spi_slave:spi_slave_rx2_inst|treg[13] ; spi_slave:spi_slave_rx2_inst|treg[14]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.059      ; 0.935      ;
; 0.664 ; spi_slave:spi_slave_rx2_inst|treg[14] ; spi_slave:spi_slave_rx2_inst|treg[15]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.059      ; 0.935      ;
; 0.664 ; spi_slave:spi_slave_rx2_inst|treg[26] ; spi_slave:spi_slave_rx2_inst|treg[27]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.934      ;
; 0.665 ; spi_slave:spi_slave_rx2_inst|treg[44] ; spi_slave:spi_slave_rx2_inst|treg[45]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.935      ;
; 0.665 ; spi_slave:spi_slave_rx2_inst|treg[18] ; spi_slave:spi_slave_rx2_inst|treg[19]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.935      ;
; 0.665 ; spi_slave:spi_slave_rx2_inst|treg[12] ; spi_slave:spi_slave_rx2_inst|treg[13]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.059      ; 0.936      ;
; 0.665 ; spi_slave:spi_slave_rx2_inst|treg[10] ; spi_slave:spi_slave_rx2_inst|treg[11]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.059      ; 0.936      ;
; 0.665 ; spi_slave:spi_slave_rx_inst|treg[28]  ; spi_slave:spi_slave_rx_inst|treg[29]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.934      ;
; 0.665 ; spi_slave:spi_slave_rx_inst|treg[22]  ; spi_slave:spi_slave_rx_inst|treg[23]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.934      ;
; 0.665 ; spi_slave:spi_slave_rx_inst|treg[14]  ; spi_slave:spi_slave_rx_inst|treg[15]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.934      ;
; 0.665 ; spi_slave:spi_slave_rx_inst|treg[10]  ; spi_slave:spi_slave_rx_inst|treg[11]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.934      ;
; 0.665 ; spi_slave:spi_slave_rx2_inst|treg[43] ; spi_slave:spi_slave_rx2_inst|treg[44]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.935      ;
; 0.665 ; spi_slave:spi_slave_rx2_inst|treg[40] ; spi_slave:spi_slave_rx2_inst|treg[41]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.935      ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                         ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                                                                                                                                        ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.442 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.171      ;
; 0.445 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.175      ;
; 0.445 ; profile:profile_CW|profile_count[9] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.176      ;
; 0.455 ; profile:profile_CW|hang_PTT         ; profile:profile_CW|hang_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|prof_state.0100                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; profile:profile_CW|prof_state.0001  ; profile:profile_CW|prof_state.0001                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; profile:profile_CW|enable_hang      ; profile:profile_CW|enable_hang                                                                                                                 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; profile:profile_CW|prof_state.0011  ; profile:profile_CW|prof_state.0011                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; profile:profile_CW|prof_state.0000  ; profile:profile_CW|prof_state.0000                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; profile:profile_CW|char_PTT         ; profile:profile_CW|char_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; profile:profile_CW|hang_state       ; profile:profile_CW|hang_state                                                                                                                  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.457 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.187      ;
; 0.461 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.192      ;
; 0.463 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.193      ;
; 0.479 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.209      ;
; 0.491 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.221      ;
; 0.493 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.224      ;
; 0.494 ; profile:profile_CW|hang_state       ; profile:profile_CW|hang_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.785      ;
; 0.528 ; profile:profile_CW|prof_state.0000  ; profile:profile_CW|char_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.819      ;
; 0.657 ; profile:profile_CW|prof_state.0001  ; profile:profile_CW|prof_state.0010                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.948      ;
; 0.744 ; profile:profile_CW|profile_count[8] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.475      ;
; 0.744 ; profile:profile_CW|timer[7]         ; profile:profile_CW|timer[7]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.036      ;
; 0.745 ; profile:profile_CW|timer[9]         ; profile:profile_CW|timer[9]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.037      ;
; 0.745 ; profile:profile_CW|timer[6]         ; profile:profile_CW|timer[6]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.037      ;
; 0.745 ; profile:profile_CW|hang_timer[7]    ; profile:profile_CW|hang_timer[7]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.036      ;
; 0.746 ; profile:profile_CW|hang_timer[9]    ; profile:profile_CW|hang_timer[9]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.037      ;
; 0.746 ; profile:profile_CW|timer[5]         ; profile:profile_CW|timer[5]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.038      ;
; 0.746 ; profile:profile_CW|timer[4]         ; profile:profile_CW|timer[4]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.038      ;
; 0.746 ; profile:profile_CW|hang_timer[6]    ; profile:profile_CW|hang_timer[6]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.037      ;
; 0.746 ; profile:profile_CW|timer[13]        ; profile:profile_CW|timer[13]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.038      ;
; 0.746 ; profile:profile_CW|timer[11]        ; profile:profile_CW|timer[11]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.038      ;
; 0.747 ; profile:profile_CW|hang_timer[11]   ; profile:profile_CW|hang_timer[11]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.038      ;
; 0.747 ; profile:profile_CW|timer[3]         ; profile:profile_CW|timer[3]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; profile:profile_CW|hang_timer[5]    ; profile:profile_CW|hang_timer[5]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.038      ;
; 0.747 ; profile:profile_CW|hang_timer[4]    ; profile:profile_CW|hang_timer[4]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.038      ;
; 0.747 ; profile:profile_CW|timer[1]         ; profile:profile_CW|timer[1]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; profile:profile_CW|timer[12]        ; profile:profile_CW|timer[12]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; profile:profile_CW|timer[10]        ; profile:profile_CW|timer[10]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.039      ;
; 0.748 ; profile:profile_CW|hang_timer[13]   ; profile:profile_CW|hang_timer[13]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.039      ;
; 0.748 ; profile:profile_CW|hang_timer[12]   ; profile:profile_CW|hang_timer[12]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.039      ;
; 0.748 ; profile:profile_CW|hang_timer[10]   ; profile:profile_CW|hang_timer[10]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.039      ;
; 0.748 ; profile:profile_CW|timer[14]        ; profile:profile_CW|timer[14]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.040      ;
; 0.748 ; profile:profile_CW|hang_timer[1]    ; profile:profile_CW|hang_timer[1]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.039      ;
; 0.749 ; profile:profile_CW|hang_timer[14]   ; profile:profile_CW|hang_timer[14]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.040      ;
; 0.749 ; profile:profile_CW|hang_timer[2]    ; profile:profile_CW|hang_timer[2]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.040      ;
; 0.750 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|prof_state.0000                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.041      ;
; 0.758 ; profile:profile_CW|timer[17]        ; profile:profile_CW|timer[17]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.050      ;
; 0.759 ; profile:profile_CW|timer[16]        ; profile:profile_CW|timer[16]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.051      ;
; 0.759 ; profile:profile_CW|hang_timer[17]   ; profile:profile_CW|hang_timer[17]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.050      ;
; 0.760 ; profile:profile_CW|hang_timer[16]   ; profile:profile_CW|hang_timer[16]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.051      ;
; 0.764 ; profile:profile_CW|timer[8]         ; profile:profile_CW|timer[8]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; profile:profile_CW|timer[15]        ; profile:profile_CW|timer[15]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.056      ;
; 0.765 ; profile:profile_CW|hang_timer[15]   ; profile:profile_CW|hang_timer[15]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.056      ;
; 0.765 ; profile:profile_CW|hang_timer[8]    ; profile:profile_CW|hang_timer[8]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.056      ;
; 0.765 ; profile:profile_CW|hang_timer[3]    ; profile:profile_CW|hang_timer[3]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.056      ;
; 0.766 ; profile:profile_CW|timer[2]         ; profile:profile_CW|timer[2]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.058      ;
; 0.767 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|enable_hang                                                                                                                 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.058      ;
; 0.770 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.500      ;
; 0.772 ; profile:profile_CW|timer[0]         ; profile:profile_CW|timer[0]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.064      ;
; 0.773 ; profile:profile_CW|hang_timer[0]    ; profile:profile_CW|hang_timer[0]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.064      ;
; 0.777 ; profile:profile_CW|prof_state.0011  ; profile:profile_CW|prof_state.0010                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.068      ;
; 0.779 ; profile:profile_CW|prof_state.0011  ; profile:profile_CW|prof_state.0100                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.070      ;
; 0.791 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.520      ;
; 0.793 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.523      ;
; 0.799 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.528      ;
; 0.812 ; profile:profile_CW|profile_count[8] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.542      ;
; 0.815 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.544      ;
; 0.816 ; profile:profile_CW|profile_count[9] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.546      ;
; 0.833 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.563      ;
; 0.852 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.581      ;
; 0.876 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.605      ;
; 0.943 ; profile:profile_CW|prof_state.0000  ; profile:profile_CW|prof_state.0010                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.234      ;
; 1.028 ; profile:profile_CW|prof_state.0000  ; profile:profile_CW|enable_hang                                                                                                                 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.319      ;
; 1.098 ; profile:profile_CW|timer[7]         ; profile:profile_CW|timer[8]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.390      ;
; 1.099 ; profile:profile_CW|timer[9]         ; profile:profile_CW|timer[10]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.391      ;
; 1.099 ; profile:profile_CW|hang_timer[7]    ; profile:profile_CW|hang_timer[8]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.390      ;
; 1.100 ; profile:profile_CW|timer[5]         ; profile:profile_CW|timer[6]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.392      ;
; 1.100 ; profile:profile_CW|timer[13]        ; profile:profile_CW|timer[14]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.392      ;
; 1.100 ; profile:profile_CW|timer[11]        ; profile:profile_CW|timer[12]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.392      ;
; 1.100 ; profile:profile_CW|hang_timer[9]    ; profile:profile_CW|hang_timer[10]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.391      ;
; 1.101 ; profile:profile_CW|timer[1]         ; profile:profile_CW|timer[2]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.393      ;
; 1.101 ; profile:profile_CW|hang_timer[5]    ; profile:profile_CW|hang_timer[6]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.392      ;
; 1.101 ; profile:profile_CW|timer[3]         ; profile:profile_CW|timer[4]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.393      ;
; 1.101 ; profile:profile_CW|hang_timer[11]   ; profile:profile_CW|hang_timer[12]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.392      ;
; 1.102 ; profile:profile_CW|hang_timer[1]    ; profile:profile_CW|hang_timer[2]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.393      ;
; 1.102 ; profile:profile_CW|hang_timer[13]   ; profile:profile_CW|hang_timer[14]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.393      ;
; 1.106 ; profile:profile_CW|timer[6]         ; profile:profile_CW|timer[7]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.398      ;
; 1.107 ; profile:profile_CW|hang_timer[6]    ; profile:profile_CW|hang_timer[7]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.398      ;
; 1.107 ; profile:profile_CW|timer[4]         ; profile:profile_CW|timer[5]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.399      ;
; 1.108 ; profile:profile_CW|timer[12]        ; profile:profile_CW|timer[13]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.400      ;
; 1.108 ; profile:profile_CW|timer[10]        ; profile:profile_CW|timer[11]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.400      ;
; 1.108 ; profile:profile_CW|hang_timer[4]    ; profile:profile_CW|hang_timer[5]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.399      ;
; 1.109 ; profile:profile_CW|hang_timer[10]   ; profile:profile_CW|hang_timer[11]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.400      ;
; 1.109 ; profile:profile_CW|timer[14]        ; profile:profile_CW|timer[15]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.401      ;
; 1.109 ; profile:profile_CW|hang_timer[12]   ; profile:profile_CW|hang_timer[13]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.400      ;
; 1.110 ; profile:profile_CW|hang_timer[2]    ; profile:profile_CW|hang_timer[3]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.401      ;
; 1.110 ; profile:profile_CW|timer[0]         ; profile:profile_CW|timer[1]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.402      ;
; 1.110 ; profile:profile_CW|hang_timer[14]   ; profile:profile_CW|hang_timer[15]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.401      ;
; 1.111 ; profile:profile_CW|hang_timer[0]    ; profile:profile_CW|hang_timer[1]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.402      ;
; 1.115 ; profile:profile_CW|timer[6]         ; profile:profile_CW|timer[8]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.407      ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                    ;
+-------+----------------------------------------+----------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.453 ; iambic:iambic_inst|key_state.DASHDELAY ; iambic:iambic_inst|key_state.DASHDELAY ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; iambic:iambic_inst|key_state.SENDDASH  ; iambic:iambic_inst|key_state.SENDDASH  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; iambic:iambic_inst|key_state.SENDDOT   ; iambic:iambic_inst|key_state.SENDDOT   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; iambic:iambic_inst|dot_memory          ; iambic:iambic_inst|dot_memory          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; iambic:iambic_inst|key_state.DOTDELAY  ; iambic:iambic_inst|key_state.DOTDELAY  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; iambic:iambic_inst|dash_memory         ; iambic:iambic_inst|dash_memory         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.651 ; iambic:iambic_inst|dash_memory         ; iambic:iambic_inst|key_state.PREDASH   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.943      ;
; 0.658 ; iambic:iambic_inst|key_state.DOTHELD   ; iambic:iambic_inst|key_state.PREDOT    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.950      ;
; 0.689 ; iambic:iambic_inst|key_state.SENDDASH  ; iambic:iambic_inst|keyer_out           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.982      ;
; 0.700 ; iambic:iambic_inst|key_state.PREDOT    ; iambic:iambic_inst|key_state.SENDDOT   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.992      ;
; 0.734 ; iambic:iambic_inst|dot_memory          ; iambic:iambic_inst|key_state.DASHHELD  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.026      ;
; 0.751 ; iambic:iambic_inst|key_state.DOTDELAY  ; iambic:iambic_inst|key_state.DOTHELD   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.043      ;
; 0.753 ; iambic:iambic_inst|delay[11]           ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.045      ;
; 0.753 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.045      ;
; 0.753 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.045      ;
; 0.754 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.046      ;
; 0.754 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[5]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.046      ;
; 0.755 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.047      ;
; 0.764 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.056      ;
; 0.771 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[3]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.063      ;
; 0.772 ; iambic:iambic_inst|delay[1]            ; iambic:iambic_inst|delay[1]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.064      ;
; 0.772 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.064      ;
; 0.772 ; iambic:iambic_inst|delay[15]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.064      ;
; 0.772 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.064      ;
; 0.773 ; iambic:iambic_inst|delay[14]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.065      ;
; 0.774 ; iambic:iambic_inst|key_state.SENDDOT   ; iambic:iambic_inst|key_state.DOTDELAY  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.066      ;
; 0.775 ; iambic:iambic_inst|delay[17]           ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.067      ;
; 0.779 ; iambic:iambic_inst|key_state.SENDDASH  ; iambic:iambic_inst|key_state.DASHDELAY ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.072      ;
; 0.785 ; iambic:iambic_inst|dash_memory         ; iambic:iambic_inst|key_state.DOTHELD   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.077      ;
; 0.787 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.079      ;
; 0.797 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[0]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.089      ;
; 0.962 ; iambic:iambic_inst|delay[16]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.254      ;
; 0.975 ; iambic:iambic_inst|delay[2]            ; iambic:iambic_inst|delay[2]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.267      ;
; 1.107 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.399      ;
; 1.107 ; iambic:iambic_inst|delay[11]           ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.399      ;
; 1.108 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.400      ;
; 1.114 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.406      ;
; 1.115 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[5]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.407      ;
; 1.116 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.408      ;
; 1.123 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.415      ;
; 1.124 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.416      ;
; 1.125 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.417      ;
; 1.125 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.417      ;
; 1.126 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.418      ;
; 1.126 ; iambic:iambic_inst|delay[1]            ; iambic:iambic_inst|delay[2]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.418      ;
; 1.127 ; iambic:iambic_inst|delay[15]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.419      ;
; 1.127 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.417      ;
; 1.133 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.425      ;
; 1.134 ; iambic:iambic_inst|delay[14]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.426      ;
; 1.135 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[1]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.427      ;
; 1.136 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.426      ;
; 1.141 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.433      ;
; 1.142 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.434      ;
; 1.143 ; iambic:iambic_inst|delay[14]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.435      ;
; 1.144 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[2]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.436      ;
; 1.238 ; iambic:iambic_inst|delay[11]           ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.530      ;
; 1.239 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.531      ;
; 1.240 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.530      ;
; 1.247 ; iambic:iambic_inst|delay[11]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.539      ;
; 1.248 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.540      ;
; 1.249 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.539      ;
; 1.255 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.547      ;
; 1.256 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.548      ;
; 1.256 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.546      ;
; 1.256 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[5]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.548      ;
; 1.257 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.549      ;
; 1.257 ; iambic:iambic_inst|delay[1]            ; iambic:iambic_inst|delay[3]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.549      ;
; 1.258 ; iambic:iambic_inst|delay[15]           ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.550      ;
; 1.264 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.556      ;
; 1.264 ; iambic:iambic_inst|dot_memory          ; iambic:iambic_inst|key_state.PREDOT    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.556      ;
; 1.265 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.555      ;
; 1.265 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.557      ;
; 1.265 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.557      ;
; 1.266 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.558      ;
; 1.266 ; iambic:iambic_inst|delay[1]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.558      ;
; 1.267 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.557      ;
; 1.272 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.564      ;
; 1.273 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.565      ;
; 1.274 ; iambic:iambic_inst|delay[14]           ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.566      ;
; 1.275 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[3]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.567      ;
; 1.276 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.566      ;
; 1.281 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.573      ;
; 1.282 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.574      ;
; 1.284 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.576      ;
; 1.312 ; iambic:iambic_inst|delay[16]           ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.604      ;
; 1.324 ; iambic:iambic_inst|delay[2]            ; iambic:iambic_inst|delay[3]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.616      ;
; 1.345 ; iambic:iambic_inst|delay[2]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.637      ;
; 1.378 ; iambic:iambic_inst|delay[11]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.670      ;
; 1.380 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.670      ;
; 1.381 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.671      ;
; 1.384 ; iambic:iambic_inst|key_state.SENDDOT   ; iambic:iambic_inst|dot_memory          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.676      ;
; 1.387 ; iambic:iambic_inst|delay[11]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.679      ;
; 1.389 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.679      ;
; 1.390 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.680      ;
; 1.396 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.688      ;
; 1.396 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.686      ;
; 1.396 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.688      ;
; 1.397 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.687      ;
; 1.397 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.689      ;
; 1.397 ; iambic:iambic_inst|delay[1]            ; iambic:iambic_inst|delay[5]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.689      ;
+-------+----------------------------------------+----------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_10mhz'                                                                                                                                               ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.454 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[0]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; ad9866:ad9866_inst|dut2_bitcount[2]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.746      ;
; 0.467 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[0]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.758      ;
; 0.504 ; ad9866:ad9866_inst|dut2_data[10]                   ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.795      ;
; 0.510 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.801      ;
; 0.644 ; ad9866:ad9866_inst|dut2_data[9]                    ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.935      ;
; 0.644 ; ad9866:ad9866_inst|dut2_data[13]                   ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.935      ;
; 0.686 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.977      ;
; 0.735 ; counter[11]                                        ; counter[11]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.027      ;
; 0.736 ; counter[1]                                         ; counter[1]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.028      ;
; 0.736 ; counter[15]                                        ; counter[15]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.028      ;
; 0.736 ; counter[9]                                         ; counter[9]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.028      ;
; 0.736 ; counter[7]                                         ; counter[7]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.028      ;
; 0.737 ; counter[17]                                        ; counter[17]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.029      ;
; 0.737 ; counter[13]                                        ; counter[13]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.029      ;
; 0.738 ; counter[3]                                         ; counter[3]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.030      ;
; 0.738 ; counter[2]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.030      ;
; 0.738 ; counter[21]                                        ; counter[21]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.030      ;
; 0.738 ; counter[19]                                        ; counter[19]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.030      ;
; 0.738 ; counter[12]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.030      ;
; 0.738 ; counter[5]                                         ; counter[5]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.030      ;
; 0.739 ; counter[18]                                        ; counter[18]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.031      ;
; 0.739 ; counter[14]                                        ; counter[14]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.031      ;
; 0.739 ; counter[10]                                        ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.031      ;
; 0.739 ; counter[8]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.031      ;
; 0.740 ; counter[4]                                         ; counter[4]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.032      ;
; 0.740 ; counter[20]                                        ; counter[20]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.032      ;
; 0.740 ; counter[16]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.032      ;
; 0.740 ; counter[6]                                         ; counter[6]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.032      ;
; 0.742 ; ad9866:ad9866_inst|dut2_data[3]                    ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.034      ;
; 0.742 ; ad9866:ad9866_inst|dut2_data[4]                    ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.034      ;
; 0.743 ; ad9866:ad9866_inst|dut2_data[5]                    ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.035      ;
; 0.743 ; ad9866:ad9866_inst|dut2_data[11]                   ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.034      ;
; 0.744 ; ad9866:ad9866_inst|dut2_data[12]                   ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.035      ;
; 0.745 ; reset_handler:reset_handler_inst|reset_counter[2]  ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.037      ;
; 0.745 ; ad9866:ad9866_inst|dut2_data[7]                    ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.037      ;
; 0.745 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.037      ;
; 0.745 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.037      ;
; 0.745 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[14] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.037      ;
; 0.745 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[12] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.037      ;
; 0.745 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.037      ;
; 0.746 ; reset_handler:reset_handler_inst|reset_counter[7]  ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.038      ;
; 0.746 ; ad9866:ad9866_inst|dut2_data[2]                    ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.038      ;
; 0.746 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.038      ;
; 0.746 ; reset_handler:reset_handler_inst|reset_counter[16] ; reset_handler:reset_handler_inst|reset_counter[16] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.038      ;
; 0.746 ; reset_handler:reset_handler_inst|reset_counter[18] ; reset_handler:reset_handler_inst|reset_counter[18] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.038      ;
; 0.746 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[15] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.038      ;
; 0.747 ; reset_handler:reset_handler_inst|reset_counter[17] ; reset_handler:reset_handler_inst|reset_counter[17] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.039      ;
; 0.748 ; reset_handler:reset_handler_inst|reset_counter[20] ; reset_handler:reset_handler_inst|reset_counter[20] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.040      ;
; 0.748 ; reset_handler:reset_handler_inst|reset_counter[5]  ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.040      ;
; 0.749 ; reset_handler:reset_handler_inst|reset_counter[3]  ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.041      ;
; 0.750 ; reset_handler:reset_handler_inst|reset_counter[21] ; reset_handler:reset_handler_inst|reset_counter[21] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.042      ;
; 0.750 ; reset_handler:reset_handler_inst|reset_counter[23] ; reset_handler:reset_handler_inst|reset_counter[23] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.042      ;
; 0.750 ; reset_handler:reset_handler_inst|reset_counter[19] ; reset_handler:reset_handler_inst|reset_counter[19] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.042      ;
; 0.762 ; counter[0]                                         ; counter[0]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.054      ;
; 0.765 ; reset_handler:reset_handler_inst|reset_counter[22] ; reset_handler:reset_handler_inst|reset_counter[22] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.057      ;
; 0.766 ; reset_handler:reset_handler_inst|reset_counter[1]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.058      ;
; 0.772 ; ad9866:ad9866_inst|dut2_bitcount[3]                ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.063      ;
; 0.772 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut1_pc[1]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.063      ;
; 0.773 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut1_pc[2]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.064      ;
; 0.774 ; ad9866:ad9866_inst|dut2_data[8]                    ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.068      ; 1.054      ;
; 0.776 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.067      ;
; 0.783 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.074      ;
; 0.790 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.081      ;
; 0.825 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[0]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.116      ;
; 0.828 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.119      ;
; 0.911 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.202      ;
; 0.918 ; ad9866:ad9866_inst|dut2_data[0]                    ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.101      ; 1.231      ;
; 0.930 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut1_pc[4]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.691      ; 1.833      ;
; 0.931 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut1_pc[5]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.056      ; 1.199      ;
; 0.939 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.231      ;
; 0.945 ; ad9866:ad9866_inst|dut2_data[6]                    ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.237      ;
; 0.947 ; reset_handler:reset_handler_inst|reset_counter[4]  ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.239      ;
; 0.955 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.247      ;
; 0.973 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.633      ; 1.818      ;
; 1.036 ; ad9866:ad9866_inst|dut2_bitcount[2]                ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.327      ;
; 1.043 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut1_pc[5]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.691      ; 1.946      ;
; 1.053 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut1_pc[4]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.691      ; 1.956      ;
; 1.068 ; counter[11]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.102      ; 1.382      ;
; 1.087 ; counter[10]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.102      ; 1.401      ;
; 1.091 ; counter[9]                                         ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.383      ;
; 1.091 ; counter[1]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.383      ;
; 1.091 ; counter[7]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.383      ;
; 1.091 ; counter[15]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.383      ;
; 1.091 ; counter[13]                                        ; counter[14]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.383      ;
; 1.092 ; counter[5]                                         ; counter[6]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.384      ;
; 1.092 ; counter[19]                                        ; counter[20]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.384      ;
; 1.092 ; counter[3]                                         ; counter[4]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.384      ;
; 1.092 ; counter[17]                                        ; counter[18]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.384      ;
; 1.099 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[15] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.391      ;
; 1.099 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.391      ;
; 1.099 ; counter[2]                                         ; counter[3]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.391      ;
; 1.099 ; counter[12]                                        ; counter[13]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.391      ;
; 1.099 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.391      ;
; 1.100 ; reset_handler:reset_handler_inst|reset_counter[2]  ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.392      ;
; 1.100 ; reset_handler:reset_handler_inst|reset_counter[16] ; reset_handler:reset_handler_inst|reset_counter[17] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.392      ;
; 1.100 ; counter[18]                                        ; counter[19]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.392      ;
; 1.100 ; counter[14]                                        ; counter[15]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.392      ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ad9866_clk'                                                                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                               ; To Node                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.476 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.746      ;
; 0.477 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.746      ;
; 0.477 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8                     ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.746      ;
; 0.477 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.746      ;
; 0.477 ; transmitter:transmitter_inst|FirInterp8_1024:fi|we                                                                                      ; transmitter:transmitter_inst|FirInterp8_1024:fi|we                                                                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.746      ;
; 0.477 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6                     ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.746      ;
; 0.477 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4                     ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.746      ;
; 0.477 ; transmitter:transmitter_inst|FirInterp8_1024:fi|req                                                                                     ; transmitter:transmitter_inst|FirInterp8_1024:fi|req                                                                                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.746      ;
; 0.477 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[1]                                                                                ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[1]                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.746      ;
; 0.477 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[2]                                                                                ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[2]                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.746      ;
; 0.477 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[0]                                                                                ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[0]                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.746      ;
; 0.477 ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rWait                                                                            ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rWait                                                                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.746      ;
; 0.477 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a5                     ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a5                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.746      ;
; 0.477 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7                     ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.746      ;
; 0.478 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a4                          ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a4                          ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.746      ;
; 0.478 ; receiver:receiver_rx_inst|firX8R8:fir2|waddr[0]                                                                                         ; receiver:receiver_rx_inst|firX8R8:fir2|waddr[0]                                                                                         ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.746      ;
; 0.478 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[1]                                                                                        ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[1]                                                                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.746      ;
; 0.478 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[3]                                                                                        ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[3]                                                                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.746      ;
; 0.478 ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rRun                                                                             ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rRun                                                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.746      ;
; 0.478 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a5                          ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a5                          ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.746      ;
; 0.478 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a0                          ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a0                          ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.746      ;
; 0.479 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a10                         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a10                         ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.746      ;
; 0.479 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.746      ;
; 0.479 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.746      ;
; 0.479 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.746      ;
; 0.479 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.746      ;
; 0.479 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.746      ;
; 0.479 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.746      ;
; 0.479 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.746      ;
; 0.479 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.746      ;
; 0.479 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.746      ;
; 0.479 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.746      ;
; 0.479 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.746      ;
; 0.479 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a9                          ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a9                          ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.746      ;
; 0.479 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a3                          ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a3                          ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.746      ;
; 0.479 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a2                          ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a2                          ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.746      ;
; 0.479 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a1                          ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a1                          ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.746      ;
; 0.480 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                                                                                       ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                                                                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.054      ; 0.746      ;
; 0.480 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[3]                                                                                       ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[3]                                                                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.054      ; 0.746      ;
; 0.480 ; receiver:receiver_rx2_inst|firX8R8:fir2|waddr[0]                                                                                        ; receiver:receiver_rx2_inst|firX8R8:fir2|waddr[0]                                                                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.054      ; 0.746      ;
; 0.480 ; transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[0]                                                                                ; transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[0]                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.054      ; 0.746      ;
; 0.480 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0                     ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.054      ; 0.746      ;
; 0.481 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a6                          ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a6                          ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.746      ;
; 0.481 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a7                          ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a7                          ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.746      ;
; 0.481 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a8                          ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a8                          ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.746      ;
; 0.481 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a1                          ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|sub_parity8a[0]                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.109      ; 0.802      ;
; 0.482 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a3                     ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a3                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.746      ;
; 0.482 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2                     ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.746      ;
; 0.482 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1                     ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.746      ;
; 0.488 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[30]                                      ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[30]                                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.302      ; 1.002      ;
; 0.489 ; transmitter:transmitter_inst|counter[0]                                                                                                 ; transmitter:transmitter_inst|counter[0]                                                                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.758      ;
; 0.495 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a1                          ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[1]                                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.109      ; 0.816      ;
; 0.505 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[0]                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.119      ; 0.836      ;
; 0.506 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[0]                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|parity4                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.776      ;
; 0.509 ; receiver:receiver_rx_inst|cordic:cordic_inst|Z[13][0]                                                                                   ; receiver:receiver_rx_inst|cordic:cordic_inst|Z[14][2]                                                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.777      ;
; 0.509 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[16][1]                                                                            ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[17][2]                                                                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.777      ;
; 0.510 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|sub_parity8a[0]                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|parity7                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.778      ;
; 0.511 ; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[13][1]                                                                                  ; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[14][2]                                                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.778      ;
; 0.512 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|rdptr_g[1]                                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.119      ; 0.843      ;
; 0.515 ; transmitter:transmitter_inst|CicInterpM5:in2|x0[15]                                                                                     ; transmitter:transmitter_inst|CicInterpM5:in2|dx0[15]                                                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.535      ; 1.262      ;
; 0.516 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|rs_dgwp_reg[9]                                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|dffpipe_qe9:rs_bwp|dffe3a[9]                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.785      ;
; 0.517 ; receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[37]                                      ; receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[37]                                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.268      ; 0.997      ;
; 0.519 ; receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[32]                                      ; receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[32]                                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.268      ; 0.999      ;
; 0.522 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_cql:rs_dgwp|dffpipe_1g9:dffpipe5|dffe7a[9]         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_cql:rs_dgwp|dffpipe_1g9:dffpipe5|dffe8a[9]         ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.059      ; 0.793      ;
; 0.523 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe8a[8]  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe9a[8]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.059      ; 0.794      ;
; 0.523 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_cql:rs_dgwp|dffpipe_1g9:dffpipe5|dffe11a[4]        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_cql:rs_dgwp|dffpipe_1g9:dffpipe5|dffe12a[4]        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.793      ;
; 0.523 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_cql:rs_dgwp|dffpipe_1g9:dffpipe5|dffe10a[9]        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_cql:rs_dgwp|dffpipe_1g9:dffpipe5|dffe11a[9]        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.059      ; 0.794      ;
; 0.524 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe7a[8]  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe8a[8]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.059      ; 0.795      ;
; 0.524 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe6a[8]  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe7a[8]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.059      ; 0.795      ;
; 0.524 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe4a[8]  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe5a[8]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.059      ; 0.795      ;
; 0.524 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[3]       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe8a[3]       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.793      ;
; 0.524 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe10a[3]      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe11a[3]      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.793      ;
; 0.524 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe4a[6]       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe5a[6]       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.793      ;
; 0.524 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_cql:rs_dgwp|dffpipe_1g9:dffpipe5|dffe10a[3]        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_cql:rs_dgwp|dffpipe_1g9:dffpipe5|dffe11a[3]        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.794      ;
; 0.524 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_cql:rs_dgwp|dffpipe_1g9:dffpipe5|dffe11a[3]        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_cql:rs_dgwp|dffpipe_1g9:dffpipe5|dffe12a[3]        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.794      ;
; 0.524 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_cql:rs_dgwp|dffpipe_1g9:dffpipe5|dffe9a[4]         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_cql:rs_dgwp|dffpipe_1g9:dffpipe5|dffe10a[4]        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.794      ;
; 0.524 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_cql:rs_dgwp|dffpipe_1g9:dffpipe5|dffe8a[9]         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_cql:rs_dgwp|dffpipe_1g9:dffpipe5|dffe9a[9]         ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.059      ; 0.795      ;
; 0.524 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_cql:rs_dgwp|dffpipe_1g9:dffpipe5|dffe9a[9]         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_cql:rs_dgwp|dffpipe_1g9:dffpipe5|dffe10a[9]        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.059      ; 0.795      ;
; 0.525 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe5a[8]  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe6a[8]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.059      ; 0.796      ;
; 0.525 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe9a[8]  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe10a[8] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.059      ; 0.796      ;
; 0.525 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe6a[10] ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe7a[10] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.793      ;
; 0.525 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe4a[0]       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe5a[0]       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe6a[0]       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[0]       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe11a[0]      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|ws_dgrp_reg[0]                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe4a[3]       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe5a[3]       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe5a[3]       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe6a[3]       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe6a[3]       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[3]       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe8a[3]       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe9a[3]       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe6a[6]       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[6]       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[6]       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe8a[6]       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe8a[4]       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe9a[4]       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.793      ;
; 0.525 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe6a[8]       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[8]       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[8]       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe8a[8]       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_cql:rs_dgwp|dffpipe_1g9:dffpipe5|dffe7a[3]         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_cql:rs_dgwp|dffpipe_1g9:dffpipe5|dffe8a[3]         ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.795      ;
; 0.525 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_cql:rs_dgwp|dffpipe_1g9:dffpipe5|dffe8a[3]         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_cql:rs_dgwp|dffpipe_1g9:dffpipe5|dffe9a[3]         ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.795      ;
; 0.525 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_cql:rs_dgwp|dffpipe_1g9:dffpipe5|dffe11a[2]        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_cql:rs_dgwp|dffpipe_1g9:dffpipe5|dffe12a[2]        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.793      ;
; 0.525 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_cql:rs_dgwp|dffpipe_1g9:dffpipe5|dffe8a[4]         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_cql:rs_dgwp|dffpipe_1g9:dffpipe5|dffe9a[4]         ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.795      ;
; 0.525 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_cql:rs_dgwp|dffpipe_1g9:dffpipe5|dffe6a[9]         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_cql:rs_dgwp|dffpipe_1g9:dffpipe5|dffe7a[9]         ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.059      ; 0.796      ;
; 0.525 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_cql:rs_dgwp|dffpipe_1g9:dffpipe5|dffe11a[9]        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_cql:rs_dgwp|dffpipe_1g9:dffpipe5|dffe12a[9]        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.059      ; 0.796      ;
; 0.525 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_cql:rs_dgwp|dffpipe_1g9:dffpipe5|dffe7a[10]        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_cql:rs_dgwp|dffpipe_1g9:dffpipe5|dffe8a[10]        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.793      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ad9866:ad9866_inst|dut1_pc[0]'                                                                                                                    ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.708 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.548      ; 6.517      ;
; 0.777 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.546      ; 6.584      ;
; 0.832 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.316      ; 6.409      ;
; 0.997 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.314      ; 6.572      ;
; 1.177 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.452      ; 6.890      ;
; 1.298 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.316      ; 6.875      ;
; 1.522 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.316      ; 7.099      ;
; 1.961 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.354      ; 7.576      ;
; 2.006 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.574      ; 7.841      ;
; 2.033 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.435      ; 7.729      ;
; 2.062 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.435      ; 7.758      ;
; 2.100 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.364      ; 7.725      ;
; 0.839 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.364      ; 6.464      ;
; 5.913 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.548      ; 6.742      ;
; 5.992 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.546      ; 6.819      ;
; 6.091 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.440      ; 6.812      ;
; 6.289 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.576      ; 7.146      ;
; 6.295 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.438      ; 7.014      ;
; 6.411 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.440      ; 7.132      ;
; 6.465 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.440      ; 7.186      ;
; 6.728 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.354      ; 7.363      ;
; 6.782 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.574      ; 7.637      ;
; 6.808 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.435      ; 7.524      ;
; 6.122 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.364      ; 6.767      ;
; 6.838 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.435      ; 7.554      ;
; 6.885 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.364      ; 7.530      ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'spi_slave:spi_slave_rx_inst|done'                                                                                                       ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                   ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; 0.974 ; spi_slave:spi_slave_rx_inst|rdata[27] ; tx_iq[27]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.158     ; 1.058      ;
; 0.976 ; spi_slave:spi_slave_rx_inst|rdata[24] ; tx_iq[24]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.158     ; 1.060      ;
; 0.978 ; spi_slave:spi_slave_rx_inst|rdata[23] ; tx_iq[23]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.158     ; 1.062      ;
; 0.997 ; spi_slave:spi_slave_rx_inst|rdata[26] ; tx_iq[26]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.158     ; 1.081      ;
; 0.999 ; spi_slave:spi_slave_rx_inst|rdata[25] ; tx_iq[25]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.158     ; 1.083      ;
; 1.160 ; spi_slave:spi_slave_rx_inst|rdata[33] ; tx_gain[1]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.158     ; 1.244      ;
; 1.225 ; spi_slave:spi_slave_rx_inst|rdata[21] ; tx_iq[21]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.146     ; 1.321      ;
; 1.239 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; tx_iq[5]                  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.483     ; 0.998      ;
; 1.244 ; spi_slave:spi_slave_rx_inst|rdata[19] ; tx_iq[19]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.148     ; 1.338      ;
; 1.250 ; spi_slave:spi_slave_rx_inst|rdata[20] ; tx_iq[20]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.148     ; 1.344      ;
; 1.257 ; spi_slave:spi_slave_rx_inst|rdata[16] ; tx_iq[16]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.116     ; 1.383      ;
; 1.261 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.116     ; 1.387      ;
; 1.278 ; spi_slave:spi_slave_rx_inst|rdata[38] ; cw_fpga                   ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.178     ; 1.342      ;
; 1.304 ; spi_slave:spi_slave_rx_inst|rdata[18] ; tx_iq[18]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.148     ; 1.398      ;
; 1.344 ; spi_slave:spi_slave_rx_inst|rdata[37] ; rx_gain[5]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.158     ; 1.428      ;
; 1.348 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.104     ; 1.486      ;
; 1.373 ; spi_slave:spi_slave_rx_inst|rdata[35] ; rx_gain[3]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.158     ; 1.457      ;
; 1.386 ; spi_slave:spi_slave_rx_inst|rdata[40] ; rx1_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.147     ; 1.481      ;
; 1.413 ; spi_slave:spi_slave_rx_inst|rdata[37] ; tx_gain[5]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.158     ; 1.497      ;
; 1.417 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.127     ; 1.532      ;
; 1.423 ; spi_slave:spi_slave_rx_inst|rdata[15] ; tx_iq[15]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.119     ; 1.546      ;
; 1.425 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.116     ; 1.551      ;
; 1.437 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.115     ; 1.564      ;
; 1.438 ; spi_slave:spi_slave_rx_inst|rdata[17] ; tx_iq[17]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.148     ; 1.532      ;
; 1.457 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; tx_iq[9]                  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.113     ; 1.586      ;
; 1.460 ; spi_slave:spi_slave_rx_inst|rdata[35] ; tx_gain[3]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.158     ; 1.544      ;
; 1.460 ; spi_slave:spi_slave_rx_inst|rdata[41] ; rx1_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.147     ; 1.555      ;
; 1.464 ; spi_slave:spi_slave_rx_inst|rdata[33] ; rx_gain[1]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.158     ; 1.548      ;
; 1.469 ; spi_slave:spi_slave_rx_inst|rdata[11] ; tx_iq[11]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.113     ; 1.598      ;
; 1.515 ; spi_slave:spi_slave_rx_inst|rdata[28] ; tx_iq[28]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.177     ; 1.580      ;
; 1.521 ; spi_slave:spi_slave_rx_inst|rdata[29] ; tx_iq[29]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.177     ; 1.586      ;
; 1.528 ; spi_slave:spi_slave_rx_inst|rdata[31] ; tx_iq[31]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.177     ; 1.593      ;
; 1.589 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; tx_iq[1]                  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.484     ; 1.347      ;
; 1.603 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.937      ; 2.782      ;
; 1.604 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; tx_iq[0]                  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.937      ; 2.783      ;
; 1.608 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; tx_iq[4]                  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.484     ; 1.366      ;
; 1.608 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.143     ; 1.707      ;
; 1.639 ; spi_slave:spi_slave_rx_inst|rdata[12] ; tx_iq[12]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.118     ; 1.763      ;
; 1.643 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; tx_iq[8]                  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.154     ; 1.731      ;
; 1.653 ; spi_slave:spi_slave_rx_inst|rdata[10] ; tx_iq[10]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.113     ; 1.782      ;
; 1.666 ; spi_slave:spi_slave_rx_inst|rdata[30] ; tx_iq[30]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.177     ; 1.731      ;
; 1.701 ; spi_slave:spi_slave_rx_inst|rdata[14] ; tx_iq[14]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.116     ; 1.827      ;
; 1.704 ; spi_slave:spi_slave_rx_inst|rdata[13] ; tx_iq[13]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.105     ; 1.841      ;
; 1.710 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.105     ; 1.847      ;
; 1.713 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.104     ; 1.851      ;
; 1.715 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.244     ; 1.280      ;
; 1.720 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.105     ; 1.857      ;
; 1.731 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.244     ; 1.296      ;
; 1.731 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.145     ; 1.828      ;
; 1.737 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.105     ; 1.874      ;
; 1.742 ; spi_slave:spi_slave_rx_inst|rdata[36] ; tx_gain[4]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.149     ; 1.835      ;
; 1.743 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.472     ; 1.513      ;
; 1.748 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.115     ; 1.875      ;
; 1.751 ; spi_slave:spi_slave_rx_inst|rdata[34] ; tx_gain[2]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.149     ; 1.844      ;
; 1.754 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.244     ; 1.319      ;
; 1.755 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.244     ; 1.320      ;
; 1.757 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.145     ; 1.854      ;
; 1.760 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.472     ; 1.530      ;
; 1.761 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.472     ; 1.531      ;
; 1.766 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.244     ; 1.331      ;
; 1.771 ; spi_slave:spi_slave_rx_inst|rdata[22] ; tx_iq[22]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.159     ; 1.854      ;
; 1.772 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.244     ; 1.337      ;
; 1.773 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.142     ; 1.873      ;
; 1.774 ; spi_slave:spi_slave_rx_inst|rdata[32] ; tx_gain[0]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.158     ; 1.858      ;
; 1.779 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.231     ; 1.357      ;
; 1.783 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.244     ; 1.348      ;
; 1.784 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.244     ; 1.349      ;
; 1.791 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; tx_iq[7]                  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.471     ; 1.562      ;
; 1.792 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.143     ; 1.891      ;
; 1.793 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.272     ; 1.330      ;
; 1.816 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.143     ; 1.915      ;
; 1.818 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.143     ; 1.917      ;
; 1.823 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.472     ; 1.593      ;
; 1.823 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.142     ; 1.923      ;
; 1.843 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; tx_iq[2]                  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.485     ; 1.600      ;
; 1.848 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; tx_iq[3]                  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.484     ; 1.606      ;
; 1.851 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.472     ; 1.621      ;
; 1.887 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.472     ; 1.657      ;
; 1.946 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.142     ; 2.046      ;
; 1.953 ; spi_slave:spi_slave_rx_inst|rdata[32] ; rx_gain[0]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.158     ; 2.037      ;
; 1.971 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.146     ; 2.067      ;
; 1.971 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.104     ; 2.109      ;
; 2.036 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.231     ; 1.614      ;
; 2.036 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.231     ; 1.614      ;
; 2.045 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.142     ; 2.145      ;
; 2.046 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.231     ; 1.624      ;
; 2.049 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.145     ; 2.146      ;
; 2.066 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.472     ; 1.836      ;
; 2.072 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.231     ; 1.650      ;
; 2.079 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.231     ; 1.657      ;
; 2.084 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.231     ; 1.662      ;
; 2.088 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.115     ; 2.215      ;
; 2.089 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.257     ; 1.641      ;
; 2.091 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.598     ; 1.302      ;
; 2.092 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.255     ; 1.646      ;
; 2.097 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.598     ; 1.308      ;
; 2.102 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.598     ; 1.313      ;
; 2.104 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.252     ; 1.661      ;
; 2.107 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.242     ; 1.674      ;
; 2.107 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.231     ; 1.685      ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'spi_slave:spi_slave_rx2_inst|done'                                                                                                        ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                   ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; 1.002 ; spi_slave:spi_slave_rx2_inst|rdata[40] ; rx2_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.226     ; 1.018      ;
; 1.305 ; spi_slave:spi_slave_rx2_inst|rdata[41] ; rx2_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.226     ; 1.321      ;
; 1.478 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.288     ; 0.999      ;
; 1.506 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.288     ; 1.027      ;
; 1.520 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.310     ; 1.019      ;
; 1.527 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.288     ; 1.048      ;
; 1.539 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.288     ; 1.060      ;
; 1.539 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.310     ; 1.038      ;
; 1.545 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.310     ; 1.044      ;
; 1.745 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.288     ; 1.266      ;
; 1.762 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.318     ; 1.253      ;
; 1.770 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.318     ; 1.261      ;
; 1.771 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.318     ; 1.262      ;
; 1.785 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.318     ; 1.276      ;
; 1.794 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.298     ; 1.305      ;
; 1.814 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.298     ; 1.325      ;
; 1.830 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.348     ; 1.291      ;
; 1.837 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; rx2_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.288     ; 1.358      ;
; 1.849 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.289     ; 1.369      ;
; 1.852 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; rx2_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.288     ; 1.373      ;
; 1.852 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; rx2_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.288     ; 1.373      ;
; 1.859 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.291     ; 1.377      ;
; 1.862 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; rx2_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.290     ; 1.381      ;
; 1.863 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.325     ; 1.347      ;
; 1.865 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.324     ; 1.350      ;
; 1.866 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; rx2_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.291     ; 1.384      ;
; 1.867 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; rx2_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.291     ; 1.385      ;
; 1.868 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.274     ; 1.403      ;
; 1.870 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; rx2_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.326     ; 1.353      ;
; 1.873 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.318     ; 1.364      ;
; 1.873 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.289     ; 1.393      ;
; 1.879 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.325     ; 1.363      ;
; 1.880 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; rx2_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.290     ; 1.399      ;
; 1.881 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; rx2_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.327     ; 1.363      ;
; 1.889 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.324     ; 1.374      ;
; 1.890 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; rx2_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.327     ; 1.372      ;
; 1.890 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; rx2_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.288     ; 1.411      ;
; 1.891 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; rx2_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.326     ; 1.374      ;
; 1.893 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.327     ; 1.375      ;
; 1.898 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; rx2_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.291     ; 1.416      ;
; 1.900 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.291     ; 1.418      ;
; 1.908 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.327     ; 1.390      ;
; 1.918 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.368     ; 1.359      ;
; 1.918 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; rx2_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.327     ; 1.400      ;
; 1.918 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.326     ; 1.401      ;
; 1.920 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.327     ; 1.402      ;
; 1.920 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.326     ; 1.403      ;
; 1.922 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; rx2_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.327     ; 1.404      ;
; 1.922 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.327     ; 1.404      ;
; 1.930 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; rx2_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.326     ; 1.413      ;
; 1.932 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.327     ; 1.414      ;
; 1.936 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; rx2_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.291     ; 1.454      ;
; 1.953 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; rx2_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.327     ; 1.435      ;
; 1.958 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; rx2_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.327     ; 1.440      ;
; 1.960 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; rx2_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.327     ; 1.442      ;
; 2.020 ; spi_slave:spi_slave_rx2_inst|rdata[46] ; iambic_mode[0]            ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.232     ; 2.030      ;
; 2.035 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.274     ; 1.570      ;
; 2.042 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.324     ; 1.527      ;
; 2.056 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.289     ; 1.576      ;
; 2.057 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; rx2_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.288     ; 1.578      ;
; 2.059 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.289     ; 1.579      ;
; 2.062 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.289     ; 1.582      ;
; 2.065 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; rx2_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.288     ; 1.586      ;
; 2.070 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.274     ; 1.605      ;
; 2.071 ; spi_slave:spi_slave_rx2_inst|rdata[39] ; keyer_revers              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.162     ; 2.151      ;
; 2.074 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.332     ; 1.551      ;
; 2.076 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.289     ; 1.596      ;
; 2.081 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.291     ; 1.599      ;
; 2.084 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; rx2_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.290     ; 1.603      ;
; 2.090 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.291     ; 1.608      ;
; 2.093 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.332     ; 1.570      ;
; 2.095 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; rx2_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.291     ; 1.613      ;
; 2.096 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; rx2_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.324     ; 1.581      ;
; 2.098 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.332     ; 1.575      ;
; 2.098 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; rx2_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.291     ; 1.616      ;
; 2.102 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; rx2_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.324     ; 1.587      ;
; 2.102 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; rx2_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.288     ; 1.623      ;
; 2.104 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.289     ; 1.624      ;
; 2.105 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.291     ; 1.623      ;
; 2.108 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; rx2_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.290     ; 1.627      ;
; 2.112 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; rx2_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.291     ; 1.630      ;
; 2.116 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; rx2_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.335     ; 1.590      ;
; 2.118 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.324     ; 1.603      ;
; 2.119 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.324     ; 1.604      ;
; 2.121 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.291     ; 1.639      ;
; 2.123 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.325     ; 1.607      ;
; 2.124 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.325     ; 1.608      ;
; 2.124 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.291     ; 1.642      ;
; 2.124 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; rx2_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.290     ; 1.643      ;
; 2.128 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; rx2_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.335     ; 1.602      ;
; 2.129 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; rx2_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.335     ; 1.603      ;
; 2.136 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; rx2_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.335     ; 1.610      ;
; 2.139 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; rx2_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.290     ; 1.658      ;
; 2.144 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; rx2_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.327     ; 1.626      ;
; 2.144 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; rx2_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.335     ; 1.618      ;
; 2.146 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; rx2_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.291     ; 1.664      ;
; 2.146 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; rx2_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.324     ; 1.631      ;
; 2.150 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; rx2_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.291     ; 1.668      ;
; 2.151 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.284     ; 1.676      ;
; 2.155 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.284     ; 1.680      ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'virt_ad9866_txclk'                                                                  ;
+--------+-----------+-----------------+--------------+-------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node         ; Launch Clock ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------+--------------+-------------------+--------------+------------+------------+
; 11.863 ; DACDp[7]  ; ad9866_adio[7]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.472     ; 3.201      ;
; 11.927 ; DACDp[1]  ; ad9866_adio[1]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.341     ; 3.396      ;
; 11.928 ; DACDp[4]  ; ad9866_adio[4]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.342     ; 3.396      ;
; 11.928 ; DACDp[3]  ; ad9866_adio[3]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.342     ; 3.396      ;
; 11.950 ; DACDp[2]  ; ad9866_adio[2]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.364     ; 3.396      ;
; 12.012 ; DACDp[9]  ; ad9866_adio[9]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.426     ; 3.396      ;
; 12.058 ; DACDp[8]  ; ad9866_adio[8]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.472     ; 3.396      ;
; 12.066 ; DACDp[5]  ; ad9866_adio[5]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.480     ; 3.396      ;
; 12.066 ; DACDp[6]  ; ad9866_adio[6]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.480     ; 3.396      ;
; 12.369 ; DACDp[11] ; ad9866_adio[11] ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.783     ; 3.396      ;
; 14.202 ; DACDp[0]  ; ad9866_adio[0]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.018     ; 5.994      ;
; 14.852 ; DACDp[10] ; ad9866_adio[10] ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.668     ; 5.994      ;
+--------+-----------+-----------------+--------------+-------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'spi_sck'                                                                                                                                  ;
+-------+-----------------------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.115 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[0]   ; clk_10mhz    ; spi_sck     ; 5.000        ; -0.510     ; 4.226      ;
; 0.320 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|done      ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.164      ; 3.835      ;
; 0.439 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|nb[2]     ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.276      ; 3.828      ;
; 0.439 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|nb[0]     ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.276      ; 3.828      ;
; 0.439 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|nb[1]     ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.276      ; 3.828      ;
; 0.439 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|nb[6]     ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.276      ; 3.828      ;
; 0.439 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|nb[5]     ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.276      ; 3.828      ;
; 0.439 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|nb[3]     ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.276      ; 3.828      ;
; 0.439 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|nb[4]     ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.276      ; 3.828      ;
; 0.576 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[8]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.428      ; 3.843      ;
; 0.576 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[7]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.428      ; 3.843      ;
; 0.576 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[31]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.428      ; 3.843      ;
; 0.576 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[12]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.428      ; 3.843      ;
; 0.576 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[9]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.428      ; 3.843      ;
; 0.576 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[10]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.428      ; 3.843      ;
; 0.576 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[32]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.428      ; 3.843      ;
; 0.576 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[11]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.428      ; 3.843      ;
; 0.576 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[33]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.428      ; 3.843      ;
; 0.602 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[44]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.435      ; 3.824      ;
; 0.602 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[0]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.435      ; 3.824      ;
; 0.602 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[45]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.435      ; 3.824      ;
; 0.602 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[38]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.435      ; 3.824      ;
; 0.602 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[35]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.435      ; 3.824      ;
; 0.602 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[34]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.435      ; 3.824      ;
; 0.602 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[36]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.435      ; 3.824      ;
; 0.602 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[37]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.435      ; 3.824      ;
; 0.612 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.464      ; 3.843      ;
; 0.612 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.464      ; 3.843      ;
; 0.612 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.464      ; 3.843      ;
; 0.612 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.464      ; 3.843      ;
; 0.612 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.464      ; 3.843      ;
; 0.612 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.464      ; 3.843      ;
; 0.612 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.464      ; 3.843      ;
; 0.612 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.464      ; 3.843      ;
; 0.612 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.464      ; 3.843      ;
; 0.612 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.464      ; 3.843      ;
; 0.612 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.464      ; 3.843      ;
; 0.612 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.464      ; 3.843      ;
; 0.612 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.464      ; 3.843      ;
; 0.632 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[46]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.483      ; 3.842      ;
; 0.632 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[14]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.483      ; 3.842      ;
; 0.632 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[15]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.483      ; 3.842      ;
; 0.632 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[16]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.483      ; 3.842      ;
; 0.632 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[17]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.483      ; 3.842      ;
; 0.632 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[18]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.483      ; 3.842      ;
; 0.632 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[19]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.483      ; 3.842      ;
; 0.632 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[20]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.483      ; 3.842      ;
; 0.632 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[21]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.483      ; 3.842      ;
; 0.632 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[22]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.483      ; 3.842      ;
; 0.632 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[23]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.483      ; 3.842      ;
; 0.641 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[39] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.474      ; 3.824      ;
; 0.641 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.474      ; 3.824      ;
; 0.641 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[34] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.474      ; 3.824      ;
; 0.641 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[35] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.474      ; 3.824      ;
; 0.641 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[36] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.474      ; 3.824      ;
; 0.641 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[37] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.474      ; 3.824      ;
; 0.641 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.474      ; 3.824      ;
; 0.641 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[38] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.474      ; 3.824      ;
; 0.647 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.500      ; 3.844      ;
; 0.647 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.500      ; 3.844      ;
; 0.647 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[32] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.500      ; 3.844      ;
; 0.647 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[33] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.500      ; 3.844      ;
; 0.647 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.500      ; 3.844      ;
; 0.647 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.500      ; 3.844      ;
; 0.647 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.500      ; 3.844      ;
; 0.647 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.500      ; 3.844      ;
; 0.647 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.500      ; 3.844      ;
; 0.647 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.500      ; 3.844      ;
; 0.647 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.500      ; 3.844      ;
; 0.656 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[42] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.508      ; 3.843      ;
; 0.656 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.508      ; 3.843      ;
; 0.656 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[43] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.508      ; 3.843      ;
; 0.656 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.508      ; 3.843      ;
; 0.656 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.508      ; 3.843      ;
; 0.656 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.508      ; 3.843      ;
; 0.656 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.508      ; 3.843      ;
; 0.662 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[43]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.495      ; 3.824      ;
; 0.662 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[42]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.495      ; 3.824      ;
; 0.662 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[40]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.495      ; 3.824      ;
; 0.662 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[39]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.495      ; 3.824      ;
; 0.662 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[41]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.495      ; 3.824      ;
; 0.662 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[1]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.495      ; 3.824      ;
; 0.662 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[2]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.495      ; 3.824      ;
; 0.662 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[3]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.495      ; 3.824      ;
; 0.662 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[4]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.495      ; 3.824      ;
; 0.662 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[5]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.495      ; 3.824      ;
; 0.662 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[6]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.495      ; 3.824      ;
; 0.691 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[44] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.524      ; 3.824      ;
; 0.691 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[40] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.524      ; 3.824      ;
; 0.691 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[41] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.524      ; 3.824      ;
; 0.691 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.524      ; 3.824      ;
; 0.693 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[46] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.544      ; 3.842      ;
; 0.693 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[47] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.544      ; 3.842      ;
; 0.693 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[45] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.544      ; 3.842      ;
; 0.693 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.544      ; 3.842      ;
; 0.693 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.544      ; 3.842      ;
; 0.747 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|nb[1]      ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.579      ; 3.823      ;
; 0.747 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|nb[5]      ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.579      ; 3.823      ;
; 0.747 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|nb[4]      ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.579      ; 3.823      ;
; 0.747 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|nb[0]      ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.579      ; 3.823      ;
+-------+-----------------------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clk_10mhz'                                                                                                                                ;
+--------+-----------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 95.502 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|sclk               ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.111     ; 4.255      ;
; 95.502 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[15]      ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.110     ; 4.256      ;
; 95.997 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|sen_n              ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.158      ; 4.029      ;
; 96.080 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[2]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 3.843      ;
; 96.080 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[3]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 3.843      ;
; 96.080 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[4]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 3.843      ;
; 96.080 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[5]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 3.843      ;
; 96.080 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[6]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 3.843      ;
; 96.080 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[7]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 3.843      ;
; 96.080 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[8]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 3.843      ;
; 96.081 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[14]      ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.089     ; 3.831      ;
; 96.081 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[9]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.089     ; 3.831      ;
; 96.081 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[10]      ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.089     ; 3.831      ;
; 96.081 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[11]      ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.089     ; 3.831      ;
; 96.081 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[12]      ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.089     ; 3.831      ;
; 96.081 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[13]      ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.089     ; 3.831      ;
; 96.082 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[1]         ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.098     ; 3.821      ;
; 96.082 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[2]         ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.098     ; 3.821      ;
; 96.082 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[0]         ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.098     ; 3.821      ;
; 96.083 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_bitcount[3]   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.099     ; 3.819      ;
; 96.083 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_bitcount[1]   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.099     ; 3.819      ;
; 96.083 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_state.1       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.099     ; 3.819      ;
; 96.083 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_bitcount[2]   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.099     ; 3.819      ;
; 96.083 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|sclk~_Duplicate_1  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.099     ; 3.819      ;
; 96.083 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_bitcount[0]   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.099     ; 3.819      ;
; 96.349 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|sen_n~_Duplicate_1 ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.161      ; 3.813      ;
; 96.591 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[1]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.433      ; 3.843      ;
; 96.591 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[0]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.433      ; 3.843      ;
; 96.617 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[3]         ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.437      ; 3.821      ;
; 96.617 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[5]         ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.437      ; 3.821      ;
; 96.617 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[4]         ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.437      ; 3.821      ;
+--------+-----------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'spi_sck'                                                                                                                                  ;
+-------+-----------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.025 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[16]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.247      ; 3.514      ;
; 2.025 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[21]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.247      ; 3.514      ;
; 2.025 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[26]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.247      ; 3.514      ;
; 2.025 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[31]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.247      ; 3.514      ;
; 2.025 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[17]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.247      ; 3.514      ;
; 2.025 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[30]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.247      ; 3.514      ;
; 2.025 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[19]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.247      ; 3.514      ;
; 2.025 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[29]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.247      ; 3.514      ;
; 2.025 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[24]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.247      ; 3.514      ;
; 2.025 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[25]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.247      ; 3.514      ;
; 2.025 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[18]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.247      ; 3.514      ;
; 2.025 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[20]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.247      ; 3.514      ;
; 2.025 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[22]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.247      ; 3.514      ;
; 2.025 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[23]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.247      ; 3.514      ;
; 2.025 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[27]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.247      ; 3.514      ;
; 2.025 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[28]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.247      ; 3.514      ;
; 2.032 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[4]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.244      ; 3.518      ;
; 2.032 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[9]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.244      ; 3.518      ;
; 2.032 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[0]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.244      ; 3.518      ;
; 2.032 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[3]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.244      ; 3.518      ;
; 2.032 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[5]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.244      ; 3.518      ;
; 2.032 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[2]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.244      ; 3.518      ;
; 2.032 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[1]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.244      ; 3.518      ;
; 2.032 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[6]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.244      ; 3.518      ;
; 2.032 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[10]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.244      ; 3.518      ;
; 2.032 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[13]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.244      ; 3.518      ;
; 2.032 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[14]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.244      ; 3.518      ;
; 2.032 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[12]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.244      ; 3.518      ;
; 2.032 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[11]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.244      ; 3.518      ;
; 2.032 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[7]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.244      ; 3.518      ;
; 2.032 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[8]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.244      ; 3.518      ;
; 2.032 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[15]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.244      ; 3.518      ;
; 2.036 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[36]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.234      ; 3.512      ;
; 2.036 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[41]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.234      ; 3.512      ;
; 2.036 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[32]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.234      ; 3.512      ;
; 2.036 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[33]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.234      ; 3.512      ;
; 2.036 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[34]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.234      ; 3.512      ;
; 2.036 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[35]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.234      ; 3.512      ;
; 2.036 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[37]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.234      ; 3.512      ;
; 2.036 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[45]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.234      ; 3.512      ;
; 2.036 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[44]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.234      ; 3.512      ;
; 2.036 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[43]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.234      ; 3.512      ;
; 2.036 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[42]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.234      ; 3.512      ;
; 2.036 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[40]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.234      ; 3.512      ;
; 2.036 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[39]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.234      ; 3.512      ;
; 2.036 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[38]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.234      ; 3.512      ;
; 2.110 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.163      ; 3.515      ;
; 2.110 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.163      ; 3.515      ;
; 2.110 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.163      ; 3.515      ;
; 2.110 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.163      ; 3.515      ;
; 2.110 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.163      ; 3.515      ;
; 2.110 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.163      ; 3.515      ;
; 2.110 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.163      ; 3.515      ;
; 2.195 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|done      ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.086      ; 3.523      ;
; 2.207 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[18]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.068      ; 3.517      ;
; 2.207 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[17]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.068      ; 3.517      ;
; 2.207 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[19]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.068      ; 3.517      ;
; 2.207 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[20]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.068      ; 3.517      ;
; 2.207 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[21]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.068      ; 3.517      ;
; 2.207 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[22]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.068      ; 3.517      ;
; 2.207 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[16]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.068      ; 3.517      ;
; 2.207 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[23]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.068      ; 3.517      ;
; 2.207 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[24]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.068      ; 3.517      ;
; 2.207 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[25]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.068      ; 3.517      ;
; 2.207 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[26]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.068      ; 3.517      ;
; 2.207 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[27]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.068      ; 3.517      ;
; 2.215 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[10]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.058      ; 3.515      ;
; 2.215 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[13]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.058      ; 3.515      ;
; 2.215 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[12]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.058      ; 3.515      ;
; 2.215 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[11]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.058      ; 3.515      ;
; 2.215 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[14]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.058      ; 3.515      ;
; 2.215 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[9]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.058      ; 3.515      ;
; 2.215 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[15]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.058      ; 3.515      ;
; 2.215 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[8]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.058      ; 3.515      ;
; 2.233 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[32]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.041      ; 3.516      ;
; 2.233 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[31]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.041      ; 3.516      ;
; 2.233 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[37]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.041      ; 3.516      ;
; 2.233 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[28]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.041      ; 3.516      ;
; 2.233 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[29]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.041      ; 3.516      ;
; 2.233 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[30]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.041      ; 3.516      ;
; 2.241 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[34]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.034      ; 3.517      ;
; 2.241 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[33]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.034      ; 3.517      ;
; 2.241 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[35]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.034      ; 3.517      ;
; 2.241 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[40]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.034      ; 3.517      ;
; 2.241 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[36]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.034      ; 3.517      ;
; 2.241 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[38]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.034      ; 3.517      ;
; 2.241 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[39]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.034      ; 3.517      ;
; 2.293 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[27] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.006      ; 3.541      ;
; 2.293 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[28] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.006      ; 3.541      ;
; 2.293 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[46]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.983      ; 3.518      ;
; 2.293 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[47]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.983      ; 3.518      ;
; 2.293 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[29] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.006      ; 3.541      ;
; 2.293 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[26] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.006      ; 3.541      ;
; 2.293 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[30] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.006      ; 3.541      ;
; 2.309 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[13] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.988      ; 3.539      ;
; 2.309 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[24] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.988      ; 3.539      ;
; 2.309 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[25] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.988      ; 3.539      ;
; 2.330 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[0]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.943      ; 3.515      ;
; 2.330 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[1]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.943      ; 3.515      ;
; 2.330 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[2]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.943      ; 3.515      ;
+-------+-----------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clk_10mhz'                                                                                                                                ;
+-------+-----------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.631 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[3]         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.673      ; 3.516      ;
; 2.631 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[5]         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.673      ; 3.516      ;
; 2.631 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[4]         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.673      ; 3.516      ;
; 2.714 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[0]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.614      ; 3.540      ;
; 2.714 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[1]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.614      ; 3.540      ;
; 2.912 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|sen_n~_Duplicate_1 ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.385      ; 3.509      ;
; 3.201 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|sen_n              ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.360      ; 3.682      ;
; 3.243 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[2]         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.061      ; 3.516      ;
; 3.243 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_bitcount[3]   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.060      ; 3.515      ;
; 3.243 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_bitcount[1]   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.060      ; 3.515      ;
; 3.243 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[1]         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.061      ; 3.516      ;
; 3.243 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_bitcount[2]   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.060      ; 3.515      ;
; 3.243 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[0]         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.061      ; 3.516      ;
; 3.243 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|sclk~_Duplicate_1  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.060      ; 3.515      ;
; 3.243 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_bitcount[0]   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.060      ; 3.515      ;
; 3.243 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_state.1       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.060      ; 3.515      ;
; 3.246 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[5]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.082      ; 3.540      ;
; 3.246 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[7]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.082      ; 3.540      ;
; 3.246 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[8]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.082      ; 3.540      ;
; 3.246 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[3]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.082      ; 3.540      ;
; 3.246 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[2]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.082      ; 3.540      ;
; 3.246 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[4]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.082      ; 3.540      ;
; 3.246 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[6]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.082      ; 3.540      ;
; 3.247 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[9]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 3.529      ;
; 3.247 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[11]      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 3.529      ;
; 3.247 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[13]      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 3.529      ;
; 3.247 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[14]      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 3.529      ;
; 3.247 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[12]      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 3.529      ;
; 3.247 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[10]      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 3.529      ;
; 3.830 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[15]      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.064      ; 4.015      ;
; 3.831 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|sclk               ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.063      ; 4.015      ;
+-------+-----------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 47
Shortest Synchronizer Chain: 8 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 93.721 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                              ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                  ; Note                                              ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------+
; 41.19 MHz  ; 41.19 MHz       ; spi_sck                                                     ;                                                   ;
; 96.31 MHz  ; 96.31 MHz       ; ad9866_clk                                                  ;                                                   ;
; 107.91 MHz ; 107.91 MHz      ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ;                                                   ;
; 121.49 MHz ; 121.49 MHz      ; clk_10mhz                                                   ;                                                   ;
; 146.11 MHz ; 146.11 MHz      ; ad9866:ad9866_inst|dut1_pc[0]                               ;                                                   ;
; 152.21 MHz ; 152.21 MHz      ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ;                                                   ;
; 211.33 MHz ; 63.75 MHz       ; spi_ce0                                                     ; limit due to minimum port rate restriction (tmin) ;
; 250.88 MHz ; 63.75 MHz       ; spi_ce1                                                     ; limit due to minimum port rate restriction (tmin) ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                      ;
+-------------------------------------------------------------+-----------+---------------+
; Clock                                                       ; Slack     ; End Point TNS ;
+-------------------------------------------------------------+-----------+---------------+
; spi_sck                                                     ; 0.509     ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done                           ; 0.630     ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done                            ; 0.972     ; 0.000         ;
; ad9866:ad9866_inst|dut1_pc[0]                               ; 1.578     ; 0.000         ;
; ad9866_clk                                                  ; 2.637     ; 0.000         ;
; virt_ad9866_txclk                                           ; 7.783     ; 0.000         ;
; clk_10mhz                                                   ; 91.769    ; 0.000         ;
; spi_ce0                                                     ; 2495.268  ; 0.000         ;
; spi_ce1                                                     ; 2496.014  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2599.533  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33326.763 ; 0.000         ;
+-------------------------------------------------------------+-----------+---------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                    ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; spi_ce1                                                     ; 0.308  ; 0.000         ;
; spi_sck                                                     ; 0.312  ; 0.000         ;
; spi_ce0                                                     ; 0.355  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.402  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.403  ; 0.000         ;
; clk_10mhz                                                   ; 0.403  ; 0.000         ;
; ad9866_clk                                                  ; 0.411  ; 0.000         ;
; ad9866:ad9866_inst|dut1_pc[0]                               ; 0.765  ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done                           ; 1.021  ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done                            ; 1.035  ; 0.000         ;
; virt_ad9866_txclk                                           ; 11.181 ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+-----------+--------+------------------+
; Clock     ; Slack  ; End Point TNS    ;
+-----------+--------+------------------+
; spi_sck   ; 0.588  ; 0.000            ;
; clk_10mhz ; 95.840 ; 0.000            ;
+-----------+--------+------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+-----------+-------+------------------+
; Clock     ; Slack ; End Point TNS    ;
+-----------+-------+------------------+
; spi_sck   ; 1.721 ; 0.000            ;
; clk_10mhz ; 2.331 ; 0.000            ;
+-----------+-------+------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                        ;
+-------------------------------------------------------------+-----------+---------------+
; Clock                                                       ; Slack     ; End Point TNS ;
+-------------------------------------------------------------+-----------+---------------+
; ad9866_rxclk                                                ; -2.666    ; -2.666        ;
; ad9866_txclk                                                ; -2.666    ; -2.666        ;
; ad9866:ad9866_inst|dut1_pc[0]                               ; 4.322     ; 0.000         ;
; ad9866_clk                                                  ; 5.745     ; 0.000         ;
; spi_sck                                                     ; 31.456    ; 0.000         ;
; clk_10mhz                                                   ; 49.287    ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done                            ; 1249.409  ; 0.000         ;
; spi_ce1                                                     ; 1249.416  ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done                           ; 1249.440  ; 0.000         ;
; spi_ce0                                                     ; 1249.471  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2603.423  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 16665.918 ; 0.000         ;
+-------------------------------------------------------------+-----------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'spi_sck'                                                                                            ;
+-------+-----------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.509 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[39]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.630      ; 5.113      ;
; 0.509 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[43]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.630      ; 5.113      ;
; 0.509 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[47]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.630      ; 5.113      ;
; 0.509 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[46]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.630      ; 5.113      ;
; 0.509 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[45]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.630      ; 5.113      ;
; 0.509 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[44]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.630      ; 5.113      ;
; 0.509 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[42]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.630      ; 5.113      ;
; 0.509 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[41]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.630      ; 5.113      ;
; 0.509 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[40]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.630      ; 5.113      ;
; 0.518 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[0]   ; spi_ce1      ; spi_sck     ; 3.000        ; 2.599      ; 5.073      ;
; 0.518 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[1]   ; spi_ce1      ; spi_sck     ; 3.000        ; 2.599      ; 5.073      ;
; 0.518 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[2]   ; spi_ce1      ; spi_sck     ; 3.000        ; 2.599      ; 5.073      ;
; 0.518 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[3]   ; spi_ce1      ; spi_sck     ; 3.000        ; 2.599      ; 5.073      ;
; 0.518 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[4]   ; spi_ce1      ; spi_sck     ; 3.000        ; 2.599      ; 5.073      ;
; 0.518 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[5]   ; spi_ce1      ; spi_sck     ; 3.000        ; 2.599      ; 5.073      ;
; 0.518 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[6]   ; spi_ce1      ; spi_sck     ; 3.000        ; 2.599      ; 5.073      ;
; 0.518 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[7]   ; spi_ce1      ; spi_sck     ; 3.000        ; 2.599      ; 5.073      ;
; 0.518 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[8]   ; spi_ce1      ; spi_sck     ; 3.000        ; 2.599      ; 5.073      ;
; 0.518 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[9]   ; spi_ce1      ; spi_sck     ; 3.000        ; 2.599      ; 5.073      ;
; 0.518 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[10]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.599      ; 5.073      ;
; 0.518 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[11]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.599      ; 5.073      ;
; 0.518 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[12]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.599      ; 5.073      ;
; 0.518 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[13]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.599      ; 5.073      ;
; 0.518 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[14]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.599      ; 5.073      ;
; 0.518 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[15]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.599      ; 5.073      ;
; 0.520 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[33]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.641      ; 5.113      ;
; 0.520 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[37]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.641      ; 5.113      ;
; 0.520 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[38]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.641      ; 5.113      ;
; 0.520 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[36]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.641      ; 5.113      ;
; 0.520 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[35]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.641      ; 5.113      ;
; 0.520 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[34]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.641      ; 5.113      ;
; 0.520 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[32]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.641      ; 5.113      ;
; 0.520 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[31]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.641      ; 5.113      ;
; 0.520 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[30]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.641      ; 5.113      ;
; 0.539 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[42]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.630      ; 5.083      ;
; 0.539 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[46]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.630      ; 5.083      ;
; 0.539 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[47]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.630      ; 5.083      ;
; 0.539 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[45]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.630      ; 5.083      ;
; 0.539 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[44]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.630      ; 5.083      ;
; 0.539 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[43]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.630      ; 5.083      ;
; 0.539 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[41]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.630      ; 5.083      ;
; 0.539 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[40]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.630      ; 5.083      ;
; 0.539 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[39]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.630      ; 5.083      ;
; 0.547 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[6]   ; spi_ce1      ; spi_sck     ; 3.000        ; 2.599      ; 5.044      ;
; 0.547 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[7]   ; spi_ce1      ; spi_sck     ; 3.000        ; 2.599      ; 5.044      ;
; 0.547 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[3]   ; spi_ce1      ; spi_sck     ; 3.000        ; 2.599      ; 5.044      ;
; 0.547 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[4]   ; spi_ce1      ; spi_sck     ; 3.000        ; 2.599      ; 5.044      ;
; 0.547 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[5]   ; spi_ce1      ; spi_sck     ; 3.000        ; 2.599      ; 5.044      ;
; 0.547 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[0]   ; spi_ce1      ; spi_sck     ; 3.000        ; 2.599      ; 5.044      ;
; 0.547 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[1]   ; spi_ce1      ; spi_sck     ; 3.000        ; 2.599      ; 5.044      ;
; 0.547 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[2]   ; spi_ce1      ; spi_sck     ; 3.000        ; 2.599      ; 5.044      ;
; 0.547 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[8]   ; spi_ce1      ; spi_sck     ; 3.000        ; 2.599      ; 5.044      ;
; 0.547 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[10]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.599      ; 5.044      ;
; 0.547 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[9]   ; spi_ce1      ; spi_sck     ; 3.000        ; 2.599      ; 5.044      ;
; 0.547 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[11]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.599      ; 5.044      ;
; 0.547 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[12]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.599      ; 5.044      ;
; 0.547 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[13]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.599      ; 5.044      ;
; 0.547 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[14]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.599      ; 5.044      ;
; 0.547 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[15]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.599      ; 5.044      ;
; 0.549 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[33]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.641      ; 5.084      ;
; 0.549 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[37]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.641      ; 5.084      ;
; 0.549 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[38]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.641      ; 5.084      ;
; 0.549 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[36]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.641      ; 5.084      ;
; 0.549 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[35]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.641      ; 5.084      ;
; 0.549 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[34]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.641      ; 5.084      ;
; 0.549 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[32]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.641      ; 5.084      ;
; 0.549 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[31]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.641      ; 5.084      ;
; 0.549 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[30]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.641      ; 5.084      ;
; 0.711 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[29]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.549      ; 4.830      ;
; 0.711 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[28]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.549      ; 4.830      ;
; 0.711 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[27]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.549      ; 4.830      ;
; 0.711 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[18]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.549      ; 4.830      ;
; 0.711 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[17]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.549      ; 4.830      ;
; 0.711 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[16]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.549      ; 4.830      ;
; 0.711 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[19]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.549      ; 4.830      ;
; 0.711 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[20]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.549      ; 4.830      ;
; 0.711 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[21]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.549      ; 4.830      ;
; 0.711 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[22]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.549      ; 4.830      ;
; 0.711 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[23]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.549      ; 4.830      ;
; 0.711 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[24]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.549      ; 4.830      ;
; 0.711 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[25]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.549      ; 4.830      ;
; 0.711 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[26]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.549      ; 4.830      ;
; 0.752 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; spi_ce1      ; spi_sck     ; 2.000        ; 3.196      ; 4.436      ;
; 0.752 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; spi_ce1      ; spi_sck     ; 2.000        ; 3.196      ; 4.436      ;
; 0.752 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; spi_ce1      ; spi_sck     ; 2.000        ; 3.196      ; 4.436      ;
; 0.752 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; spi_ce1      ; spi_sck     ; 2.000        ; 3.196      ; 4.436      ;
; 0.752 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; spi_ce1      ; spi_sck     ; 2.000        ; 3.196      ; 4.436      ;
; 0.752 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[42] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.196      ; 4.436      ;
; 0.752 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[43] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.196      ; 4.436      ;
; 0.765 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|done      ; spi_ce1      ; spi_sck     ; 2.000        ; 2.882      ; 4.109      ;
; 0.766 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; spi_ce1      ; spi_sck     ; 2.000        ; 3.214      ; 4.440      ;
; 0.766 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[44] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.214      ; 4.440      ;
; 0.766 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[41] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.214      ; 4.440      ;
; 0.766 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[40] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.214      ; 4.440      ;
; 0.767 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[18]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.549      ; 4.774      ;
; 0.767 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[29]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.549      ; 4.774      ;
; 0.767 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[28]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.549      ; 4.774      ;
; 0.767 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[27]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.549      ; 4.774      ;
; 0.767 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[17]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.549      ; 4.774      ;
; 0.767 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[16]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.549      ; 4.774      ;
+-------+-----------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx2_inst|done'                                                                                                        ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                   ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; 0.630 ; spi_slave:spi_slave_rx2_inst|rdata[36] ; keyer_weight[4]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.703     ; 2.426      ;
; 0.652 ; spi_slave:spi_slave_rx2_inst|rdata[37] ; keyer_weight[5]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.703     ; 2.404      ;
; 0.665 ; spi_slave:spi_slave_rx2_inst|rdata[34] ; keyer_weight[2]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.703     ; 2.391      ;
; 0.672 ; spi_slave:spi_slave_rx2_inst|rdata[35] ; keyer_weight[3]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.703     ; 2.384      ;
; 0.694 ; spi_slave:spi_slave_rx2_inst|rdata[38] ; keyer_weight[6]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.703     ; 2.362      ;
; 0.874 ; spi_slave:spi_slave_rx2_inst|rdata[40] ; cw_speed[0]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.583     ; 2.535      ;
; 0.968 ; spi_slave:spi_slave_rx2_inst|rdata[33] ; keyer_weight[1]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.724     ; 2.067      ;
; 1.014 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.736     ; 2.009      ;
; 1.022 ; spi_slave:spi_slave_rx2_inst|rdata[32] ; keyer_weight[0]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.724     ; 2.013      ;
; 1.049 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; rx2_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.690     ; 2.020      ;
; 1.049 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; rx2_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.690     ; 2.020      ;
; 1.054 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; rx2_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.692     ; 2.013      ;
; 1.070 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; rx2_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.739     ; 1.950      ;
; 1.074 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.786     ; 1.899      ;
; 1.095 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.727     ; 1.937      ;
; 1.095 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.689     ; 1.975      ;
; 1.096 ; spi_slave:spi_slave_rx2_inst|rdata[41] ; cw_speed[1]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.583     ; 2.313      ;
; 1.104 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; rx2_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.688     ; 1.967      ;
; 1.106 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; rx2_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.709     ; 1.944      ;
; 1.112 ; spi_slave:spi_slave_rx2_inst|rdata[47] ; iambic_mode[1]            ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.605     ; 2.275      ;
; 1.119 ; spi_slave:spi_slave_rx2_inst|rdata[45] ; cw_speed[5]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.612     ; 2.261      ;
; 1.120 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.680     ; 1.959      ;
; 1.121 ; spi_slave:spi_slave_rx2_inst|rdata[42] ; cw_speed[2]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.565     ; 2.306      ;
; 1.131 ; spi_slave:spi_slave_rx2_inst|rdata[44] ; cw_speed[4]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.583     ; 2.278      ;
; 1.147 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.680     ; 1.932      ;
; 1.184 ; spi_slave:spi_slave_rx2_inst|rdata[43] ; cw_speed[3]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.565     ; 2.243      ;
; 1.201 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; rx2_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.786     ; 1.772      ;
; 1.207 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.774     ; 1.778      ;
; 1.231 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; rx2_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.786     ; 1.742      ;
; 1.248 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.783     ; 1.728      ;
; 1.260 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; rx2_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.782     ; 1.717      ;
; 1.263 ; spi_slave:spi_slave_rx2_inst|rdata[39] ; keyer_revers              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.528     ; 2.201      ;
; 1.272 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; rx2_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.784     ; 1.703      ;
; 1.279 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; rx2_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.757     ; 1.723      ;
; 1.281 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; rx2_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.739     ; 1.739      ;
; 1.284 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.727     ; 1.748      ;
; 1.285 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.745     ; 1.729      ;
; 1.292 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; rx2_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.739     ; 1.728      ;
; 1.295 ; spi_slave:spi_slave_rx2_inst|rdata[46] ; iambic_mode[0]            ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.605     ; 2.092      ;
; 1.306 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; rx2_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.709     ; 1.744      ;
; 1.308 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; rx2_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.739     ; 1.712      ;
; 1.315 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; rx2_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.709     ; 1.735      ;
; 1.315 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; rx2_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.709     ; 1.735      ;
; 1.321 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.718     ; 1.720      ;
; 1.322 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; rx2_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.739     ; 1.698      ;
; 1.322 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; rx2_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.757     ; 1.680      ;
; 1.329 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.697     ; 1.733      ;
; 1.336 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.736     ; 1.687      ;
; 1.339 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.697     ; 1.723      ;
; 1.340 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; rx2_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.692     ; 1.727      ;
; 1.352 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; rx2_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.726     ; 1.681      ;
; 1.353 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; rx2_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.690     ; 1.716      ;
; 1.357 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.692     ; 1.710      ;
; 1.367 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; rx2_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.739     ; 1.653      ;
; 1.374 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; rx2_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.692     ; 1.693      ;
; 1.375 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; rx2_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.739     ; 1.645      ;
; 1.376 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.727     ; 1.656      ;
; 1.378 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; rx2_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.739     ; 1.642      ;
; 1.378 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.692     ; 1.689      ;
; 1.382 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.727     ; 1.650      ;
; 1.383 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; rx2_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.730     ; 1.646      ;
; 1.384 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.727     ; 1.648      ;
; 1.385 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; rx2_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.690     ; 1.684      ;
; 1.389 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; rx2_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.739     ; 1.631      ;
; 1.389 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; rx2_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.739     ; 1.631      ;
; 1.390 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; rx2_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.726     ; 1.643      ;
; 1.393 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.727     ; 1.639      ;
; 1.397 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.689     ; 1.673      ;
; 1.399 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; rx2_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.692     ; 1.668      ;
; 1.401 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.692     ; 1.666      ;
; 1.406 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; rx2_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.692     ; 1.661      ;
; 1.407 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; rx2_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.726     ; 1.626      ;
; 1.414 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.736     ; 1.609      ;
; 1.417 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.692     ; 1.650      ;
; 1.417 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.680     ; 1.662      ;
; 1.418 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.689     ; 1.652      ;
; 1.418 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.692     ; 1.649      ;
; 1.421 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.736     ; 1.602      ;
; 1.422 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; rx2_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.688     ; 1.649      ;
; 1.424 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; rx2_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.692     ; 1.643      ;
; 1.424 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; rx2_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.688     ; 1.647      ;
; 1.424 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; rx2_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.690     ; 1.645      ;
; 1.425 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; rx2_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.690     ; 1.644      ;
; 1.425 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.689     ; 1.645      ;
; 1.437 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.689     ; 1.633      ;
; 1.437 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.692     ; 1.630      ;
; 1.439 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.736     ; 1.584      ;
; 1.449 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.726     ; 1.584      ;
; 1.459 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; rx2_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.688     ; 1.612      ;
; 1.461 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.689     ; 1.609      ;
; 1.480 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.680     ; 1.599      ;
; 1.601 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; rx2_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.730     ; 1.428      ;
; 1.607 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; rx2_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.730     ; 1.422      ;
; 1.608 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; rx2_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.730     ; 1.421      ;
; 1.622 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; rx2_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.692     ; 1.445      ;
; 1.623 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.730     ; 1.406      ;
; 1.624 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.783     ; 1.352      ;
; 1.626 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; rx2_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.728     ; 1.405      ;
; 1.641 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.730     ; 1.388      ;
; 1.642 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.730     ; 1.387      ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx_inst|done'                                                                                                       ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                   ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; 0.972 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.707     ; 2.080      ;
; 0.988 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.371      ; 3.142      ;
; 0.997 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.707     ; 2.055      ;
; 1.009 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.034     ; 1.716      ;
; 1.014 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.707     ; 2.038      ;
; 1.029 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.034     ; 1.696      ;
; 1.034 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.034     ; 1.691      ;
; 1.038 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.034     ; 1.687      ;
; 1.068 ; spi_slave:spi_slave_rx_inst|rdata[34] ; rx_gain[2]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.530     ; 2.394      ;
; 1.076 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.034     ; 1.649      ;
; 1.087 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.034     ; 1.638      ;
; 1.087 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.677     ; 1.995      ;
; 1.189 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; tx_iq[6]                  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.854     ; 1.949      ;
; 1.229 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.504     ; 2.259      ;
; 1.246 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.531     ; 2.215      ;
; 1.255 ; spi_slave:spi_slave_rx_inst|rdata[36] ; rx_gain[4]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.530     ; 2.207      ;
; 1.260 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.380      ; 2.879      ;
; 1.277 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.712     ; 1.770      ;
; 1.291 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.535     ; 2.166      ;
; 1.295 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.712     ; 1.752      ;
; 1.296 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.708     ; 1.755      ;
; 1.308 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.707     ; 1.744      ;
; 1.313 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.713     ; 1.733      ;
; 1.314 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.708     ; 1.737      ;
; 1.317 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.708     ; 1.734      ;
; 1.318 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.708     ; 1.733      ;
; 1.320 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.677     ; 1.762      ;
; 1.323 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.713     ; 1.723      ;
; 1.323 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.492     ; 2.177      ;
; 1.327 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.535     ; 2.130      ;
; 1.327 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.708     ; 1.724      ;
; 1.328 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.708     ; 1.723      ;
; 1.335 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.713     ; 1.711      ;
; 1.340 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.712     ; 1.707      ;
; 1.347 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.712     ; 1.700      ;
; 1.349 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.713     ; 1.697      ;
; 1.352 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.713     ; 1.694      ;
; 1.354 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.857     ; 1.781      ;
; 1.354 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.712     ; 1.693      ;
; 1.356 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.025     ; 1.378      ;
; 1.357 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.713     ; 1.689      ;
; 1.360 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.531     ; 2.101      ;
; 1.362 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.025     ; 1.372      ;
; 1.367 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.682     ; 1.710      ;
; 1.377 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.025     ; 1.357      ;
; 1.379 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.682     ; 1.698      ;
; 1.380 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.660     ; 1.719      ;
; 1.385 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.672     ; 1.702      ;
; 1.386 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.713     ; 1.660      ;
; 1.390 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.708     ; 1.661      ;
; 1.398 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.677     ; 1.684      ;
; 1.409 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.025     ; 1.325      ;
; 1.409 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.857     ; 1.726      ;
; 1.410 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.660     ; 1.689      ;
; 1.410 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.681     ; 1.668      ;
; 1.415 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.660     ; 1.684      ;
; 1.417 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.682     ; 1.660      ;
; 1.421 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.034     ; 1.304      ;
; 1.422 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.660     ; 1.677      ;
; 1.429 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.025     ; 1.305      ;
; 1.430 ; spi_slave:spi_slave_rx_inst|rdata[32] ; rx_gain[0]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.542     ; 2.020      ;
; 1.430 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.025     ; 1.304      ;
; 1.434 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.025     ; 1.300      ;
; 1.448 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.660     ; 1.651      ;
; 1.456 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.660     ; 1.643      ;
; 1.467 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.660     ; 1.632      ;
; 1.523 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; tx_iq[3]                  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.868     ; 1.601      ;
; 1.527 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.857     ; 1.608      ;
; 1.527 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.532     ; 1.933      ;
; 1.540 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.531     ; 1.921      ;
; 1.541 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; tx_iq[2]                  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.865     ; 1.586      ;
; 1.545 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.532     ; 1.915      ;
; 1.547 ; spi_slave:spi_slave_rx_inst|rdata[22] ; tx_iq[22]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.543     ; 1.902      ;
; 1.550 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.532     ; 1.910      ;
; 1.550 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.857     ; 1.585      ;
; 1.589 ; spi_slave:spi_slave_rx_inst|rdata[32] ; tx_gain[0]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.542     ; 1.861      ;
; 1.590 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.531     ; 1.871      ;
; 1.590 ; spi_slave:spi_slave_rx_inst|rdata[34] ; tx_gain[2]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.530     ; 1.872      ;
; 1.590 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.535     ; 1.867      ;
; 1.597 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; tx_iq[7]                  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.857     ; 1.538      ;
; 1.607 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.504     ; 1.881      ;
; 1.608 ; spi_slave:spi_slave_rx_inst|rdata[36] ; tx_gain[4]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.530     ; 1.854      ;
; 1.611 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.857     ; 1.524      ;
; 1.611 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.492     ; 1.889      ;
; 1.623 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.857     ; 1.512      ;
; 1.627 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.492     ; 1.873      ;
; 1.628 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.857     ; 1.507      ;
; 1.633 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.492     ; 1.867      ;
; 1.636 ; spi_slave:spi_slave_rx_inst|rdata[13] ; tx_iq[13]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.492     ; 1.864      ;
; 1.640 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.535     ; 1.817      ;
; 1.647 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.492     ; 1.853      ;
; 1.649 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; tx_iq[0]                  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.548      ; 2.891      ;
; 1.650 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.548      ; 2.890      ;
; 1.654 ; spi_slave:spi_slave_rx_inst|rdata[10] ; tx_iq[10]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.500     ; 1.838      ;
; 1.656 ; spi_slave:spi_slave_rx_inst|rdata[14] ; tx_iq[14]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.503     ; 1.833      ;
; 1.657 ; spi_slave:spi_slave_rx_inst|rdata[30] ; tx_iq[30]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.560     ; 1.775      ;
; 1.658 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; tx_iq[8]                  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.543     ; 1.791      ;
; 1.688 ; spi_slave:spi_slave_rx_inst|rdata[12] ; tx_iq[12]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.500     ; 1.804      ;
; 1.701 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.532     ; 1.759      ;
; 1.724 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.669     ; 1.366      ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ad9866:ad9866_inst|dut1_pc[0]'                                                                                                                    ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 1.578 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.593      ; 7.343      ;
; 1.590 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.593      ; 7.331      ;
; 1.667 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.523      ; 7.172      ;
; 1.730 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.597      ; 7.188      ;
; 1.759 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.531      ; 7.259      ;
; 1.785 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.720      ; 7.438      ;
; 1.839 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.721      ; 7.386      ;
; 1.880 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.596      ; 7.044      ;
; 1.886 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.595      ; 7.023      ;
; 2.013 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.531      ; 7.004      ;
; 2.070 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.596      ; 6.840      ;
; 2.522 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.693      ; 6.662      ;
; 2.616 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.695      ; 6.572      ;
; 6.044 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.593      ; 7.877      ;
; 6.047 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.523      ; 7.792      ;
; 6.056 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.593      ; 7.865      ;
; 6.122 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.531      ; 7.895      ;
; 6.169 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.531      ; 7.849      ;
; 6.251 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.720      ; 7.972      ;
; 7.089 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.704      ; 6.943      ;
; 7.260 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.705      ; 6.766      ;
; 7.367 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.829      ; 6.966      ;
; 7.758 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.703      ; 6.259      ;
; 7.771 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.693      ; 6.413      ;
; 7.822 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.695      ; 6.366      ;
; 7.898 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.704      ; 6.120      ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ad9866_clk'                                                                                                                                                                            ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------+-------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                      ; Launch Clock      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------+-------------------+-------------+--------------+------------+------------+
; 2.637 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.521      ; 10.926     ;
; 2.639 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][16] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.521      ; 10.924     ;
; 2.681 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][14] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.521      ; 10.882     ;
; 2.684 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.597      ; 10.955     ;
; 2.771 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.413      ; 10.684     ;
; 2.879 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][16] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.618      ; 10.781     ;
; 2.880 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.521      ; 10.683     ;
; 2.882 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][16] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.521      ; 10.681     ;
; 2.924 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][14] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.521      ; 10.639     ;
; 2.927 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.597      ; 10.712     ;
; 2.939 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.521      ; 10.624     ;
; 2.941 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][16] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.521      ; 10.622     ;
; 2.952 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][18] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.521      ; 10.611     ;
; 2.965 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][15] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.521      ; 10.598     ;
; 2.979 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.618      ; 10.681     ;
; 2.983 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][14] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.521      ; 10.580     ;
; 2.986 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.597      ; 10.653     ;
; 2.995 ; ad9866_adio[0]                                                    ; adcpipe[0][0]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.649      ; 3.676      ;
; 3.012 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.521      ; 10.551     ;
; 3.014 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.413      ; 10.441     ;
; 3.014 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][16] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.521      ; 10.549     ;
; 3.056 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][14] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.521      ; 10.507     ;
; 3.059 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.597      ; 10.580     ;
; 3.073 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.413      ; 10.382     ;
; 3.076 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.521      ; 10.487     ;
; 3.078 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][14] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.618      ; 10.582     ;
; 3.096 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.521      ; 10.467     ;
; 3.098 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][16] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.521      ; 10.465     ;
; 3.111 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.521      ; 10.452     ;
; 3.113 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][16] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.521      ; 10.450     ;
; 3.117 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.618      ; 10.543     ;
; 3.122 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][16] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.618      ; 10.538     ;
; 3.127 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][12] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.440      ; 10.355     ;
; 3.140 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][14] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.521      ; 10.423     ;
; 3.140 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[8]  ; transmitter:transmitter_inst|out_data[6]                     ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 0.402      ; 3.794      ;
; 3.143 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.597      ; 10.496     ;
; 3.146 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.413      ; 10.309     ;
; 3.155 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][14] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.521      ; 10.408     ;
; 3.156 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[7]  ; transmitter:transmitter_inst|out_data[5]                     ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 0.402      ; 3.778      ;
; 3.158 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.597      ; 10.481     ;
; 3.167 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][15] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.618      ; 10.493     ;
; 3.177 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.618      ; 10.483     ;
; 3.181 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][16] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.618      ; 10.479     ;
; 3.188 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[10] ; transmitter:transmitter_inst|out_data[8]                     ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 0.402      ; 3.746      ;
; 3.195 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][18] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.521      ; 10.368     ;
; 3.208 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][15] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.521      ; 10.355     ;
; 3.222 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.618      ; 10.438     ;
; 3.230 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.413      ; 10.225     ;
; 3.238 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][10] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.315      ; 10.119     ;
; 3.245 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.413      ; 10.210     ;
; 3.254 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][16] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.618      ; 10.406     ;
; 3.254 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][18] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.521      ; 10.309     ;
; 3.257 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[12] ; transmitter:transmitter_inst|out_data[10]                    ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 0.402      ; 3.677      ;
; 3.265 ; ad9866_adio[2]                                                    ; adcpipe[0][2]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.649      ; 3.406      ;
; 3.267 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][15] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.521      ; 10.296     ;
; 3.277 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[41]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.521      ; 10.286     ;
; 3.279 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[41]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][16] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.521      ; 10.284     ;
; 3.281 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.618      ; 10.379     ;
; 3.289 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][12] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.600      ; 10.353     ;
; 3.319 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.521      ; 10.244     ;
; 3.321 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][14] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.618      ; 10.339     ;
; 3.321 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[41]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][14] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.521      ; 10.242     ;
; 3.322 ; ad9866_adio[3]                                                    ; adcpipe[0][3]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.649      ; 3.349      ;
; 3.324 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[41]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.597      ; 10.315     ;
; 3.327 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][18] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.521      ; 10.236     ;
; 3.336 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.553      ; 10.259     ;
; 3.338 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][16] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.618      ; 10.322     ;
; 3.340 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][15] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.521      ; 10.223     ;
; 3.351 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.521      ; 10.212     ;
; 3.353 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][16] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.618      ; 10.307     ;
; 3.353 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][16] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.521      ; 10.210     ;
; 3.354 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.618      ; 10.306     ;
; 3.360 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.618      ; 10.300     ;
; 3.370 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][12] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.440      ; 10.112     ;
; 3.378 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.521      ; 10.185     ;
; 3.380 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][14] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.618      ; 10.280     ;
; 3.381 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.521      ; 10.182     ;
; 3.395 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][14] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.521      ; 10.168     ;
; 3.398 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.597      ; 10.241     ;
; 3.407 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][10] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.315      ; 9.950      ;
; 3.410 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][15] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.618      ; 10.250     ;
; 3.411 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][18] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.521      ; 10.152     ;
; 3.411 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[41]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.413      ; 10.044     ;
; 3.419 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.618      ; 10.241     ;
; 3.420 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.618      ; 10.240     ;
; 3.424 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][15] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.521      ; 10.139     ;
; 3.426 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][18] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.521      ; 10.137     ;
; 3.429 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][12] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.440      ; 10.053     ;
; 3.438 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.618      ; 10.222     ;
; 3.439 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][15] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.521      ; 10.124     ;
; 3.451 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.521      ; 10.112     ;
; 3.453 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.618      ; 10.207     ;
; 3.453 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][14] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.618      ; 10.207     ;
; 3.469 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][15] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.618      ; 10.191     ;
; 3.472 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[42]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.481      ; 10.051     ;
; 3.474 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[42]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][16] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.481      ; 10.049     ;
; 3.479 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.618      ; 10.181     ;
; 3.485 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.413      ; 9.970      ;
; 3.492 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.618      ; 10.168     ;
; 3.502 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][12] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.440      ; 9.980      ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------+-------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'virt_ad9866_txclk'                                                                  ;
+--------+-----------+-----------------+--------------+-------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node         ; Launch Clock ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------+--------------+-------------------+--------------+------------+------------+
; 7.783  ; DACDp[10] ; ad9866_adio[10] ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.461     ; 5.336      ;
; 8.386  ; DACDp[0]  ; ad9866_adio[0]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -2.858     ; 5.336      ;
; 9.995  ; DACDp[11] ; ad9866_adio[11] ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.562     ; 3.023      ;
; 10.269 ; DACDp[5]  ; ad9866_adio[5]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.288     ; 3.023      ;
; 10.269 ; DACDp[6]  ; ad9866_adio[6]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.288     ; 3.023      ;
; 10.275 ; DACDp[8]  ; ad9866_adio[8]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.282     ; 3.023      ;
; 10.314 ; DACDp[9]  ; ad9866_adio[9]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.243     ; 3.023      ;
; 10.376 ; DACDp[2]  ; ad9866_adio[2]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.181     ; 3.023      ;
; 10.397 ; DACDp[1]  ; ad9866_adio[1]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.160     ; 3.023      ;
; 10.399 ; DACDp[4]  ; ad9866_adio[4]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.158     ; 3.023      ;
; 10.399 ; DACDp[3]  ; ad9866_adio[3]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.158     ; 3.023      ;
; 10.440 ; DACDp[7]  ; ad9866_adio[7]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.282     ; 2.858      ;
+--------+-----------+-----------------+--------------+-------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_10mhz'                                                                                                                                                 ;
+--------+-----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 91.769 ; ad9866:ad9866_inst|dut1_pc[5]                       ; ad9866:ad9866_inst|sen_n                           ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.377     ; 7.729      ;
; 92.060 ; ad9866:ad9866_inst|dut1_pc[3]                       ; ad9866:ad9866_inst|sen_n                           ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.377     ; 7.438      ;
; 92.077 ; ad9866:ad9866_inst|dut1_pc[5]                       ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.639     ; 7.159      ;
; 92.368 ; ad9866:ad9866_inst|dut1_pc[3]                       ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.639     ; 6.868      ;
; 92.514 ; ad9866:ad9866_inst|dut1_pc[4]                       ; ad9866:ad9866_inst|sen_n                           ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.377     ; 6.984      ;
; 92.655 ; counter[22]                                         ; ad9866:ad9866_inst|sen_n                           ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.119     ; 7.101      ;
; 92.822 ; ad9866:ad9866_inst|dut1_pc[4]                       ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.639     ; 6.414      ;
; 92.963 ; counter[22]                                         ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.381     ; 6.531      ;
; 93.339 ; ad9866:ad9866_inst|dut1_pc[1]                       ; ad9866:ad9866_inst|sen_n                           ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.166      ; 6.702      ;
; 93.373 ; ad9866:ad9866_inst|dut1_pc[2]                       ; ad9866:ad9866_inst|sen_n                           ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.166      ; 6.668      ;
; 93.485 ; ad9866:ad9866_inst|dut2_state.1                     ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.085     ; 6.305      ;
; 93.656 ; ad9866:ad9866_inst|dut1_pc[1]                       ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.087     ; 6.132      ;
; 93.690 ; ad9866:ad9866_inst|dut1_pc[2]                       ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.087     ; 6.098      ;
; 93.816 ; ad9866:ad9866_inst|sen_n~_Duplicate_1               ; ad9866:ad9866_inst|sen_n                           ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.119     ; 5.940      ;
; 93.958 ; ad9866:ad9866_inst|dut1_pc[5]                       ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.623     ; 5.421      ;
; 93.958 ; ad9866:ad9866_inst|dut1_pc[5]                       ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.623     ; 5.421      ;
; 93.958 ; ad9866:ad9866_inst|dut1_pc[5]                       ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.623     ; 5.421      ;
; 93.958 ; ad9866:ad9866_inst|dut1_pc[5]                       ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.623     ; 5.421      ;
; 93.958 ; ad9866:ad9866_inst|dut1_pc[5]                       ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.623     ; 5.421      ;
; 93.958 ; ad9866:ad9866_inst|dut1_pc[5]                       ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.623     ; 5.421      ;
; 93.958 ; ad9866:ad9866_inst|dut1_pc[5]                       ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.623     ; 5.421      ;
; 94.047 ; reset_handler:reset_handler_inst|reset_counter[13]  ; reset_handler:reset_handler_inst|reset             ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.089     ; 5.739      ;
; 94.124 ; ad9866:ad9866_inst|sen_n~_Duplicate_1               ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.381     ; 5.370      ;
; 94.249 ; ad9866:ad9866_inst|dut1_pc[3]                       ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.623     ; 5.130      ;
; 94.249 ; ad9866:ad9866_inst|dut1_pc[3]                       ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.623     ; 5.130      ;
; 94.249 ; ad9866:ad9866_inst|dut1_pc[3]                       ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.623     ; 5.130      ;
; 94.249 ; ad9866:ad9866_inst|dut1_pc[3]                       ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.623     ; 5.130      ;
; 94.249 ; ad9866:ad9866_inst|dut1_pc[3]                       ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.623     ; 5.130      ;
; 94.249 ; ad9866:ad9866_inst|dut1_pc[3]                       ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.623     ; 5.130      ;
; 94.249 ; ad9866:ad9866_inst|dut1_pc[3]                       ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.623     ; 5.130      ;
; 94.252 ; ad9866:ad9866_inst|dut1_pc[5]                       ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.634     ; 5.116      ;
; 94.252 ; ad9866:ad9866_inst|dut1_pc[5]                       ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.634     ; 5.116      ;
; 94.252 ; ad9866:ad9866_inst|dut1_pc[5]                       ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.634     ; 5.116      ;
; 94.252 ; ad9866:ad9866_inst|dut1_pc[5]                       ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.634     ; 5.116      ;
; 94.252 ; ad9866:ad9866_inst|dut1_pc[5]                       ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.634     ; 5.116      ;
; 94.252 ; ad9866:ad9866_inst|dut1_pc[5]                       ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.634     ; 5.116      ;
; 94.266 ; reset_handler:reset_handler_inst|reset_counter[15]  ; reset_handler:reset_handler_inst|reset             ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.089     ; 5.520      ;
; 94.390 ; counter[0]                                          ; counter[23]                                        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.101     ; 5.384      ;
; 94.441 ; reset_handler:reset_handler_inst|reset_counter[14]  ; reset_handler:reset_handler_inst|reset             ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.089     ; 5.345      ;
; 94.451 ; ad9866:ad9866_inst|dut1_pc[5]                       ; ad9866:ad9866_inst|sen_n~_Duplicate_1              ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.361     ; 5.190      ;
; 94.487 ; reset_handler:reset_handler_inst|reset_counter[0]   ; reset_handler:reset_handler_inst|reset             ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.089     ; 5.299      ;
; 94.492 ; ad9866:ad9866_inst|dut1_pc[5]                       ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.138     ; 5.372      ;
; 94.492 ; ad9866:ad9866_inst|dut1_pc[5]                       ; ad9866:ad9866_inst|dut2_data[0]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.138     ; 5.372      ;
; 94.515 ; counter[1]                                          ; counter[23]                                        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.101     ; 5.259      ;
; 94.521 ; counter[2]                                          ; counter[23]                                        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.101     ; 5.253      ;
; 94.530 ; reset_handler:reset_handler_inst|reset_counter[4]   ; reset_handler:reset_handler_inst|reset             ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.093     ; 5.252      ;
; 94.543 ; ad9866:ad9866_inst|dut1_pc[3]                       ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.634     ; 4.825      ;
; 94.543 ; ad9866:ad9866_inst|dut1_pc[3]                       ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.634     ; 4.825      ;
; 94.543 ; ad9866:ad9866_inst|dut1_pc[3]                       ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.634     ; 4.825      ;
; 94.543 ; ad9866:ad9866_inst|dut1_pc[3]                       ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.634     ; 4.825      ;
; 94.543 ; ad9866:ad9866_inst|dut1_pc[3]                       ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.634     ; 4.825      ;
; 94.543 ; ad9866:ad9866_inst|dut1_pc[3]                       ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.634     ; 4.825      ;
; 94.577 ; reset_handler:reset_handler_inst|reset_counter[12]  ; reset_handler:reset_handler_inst|reset             ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.089     ; 5.209      ;
; 94.591 ; ad9866:ad9866_inst|dut2_data[14]                    ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.093     ; 5.191      ;
; 94.637 ; counter[3]                                          ; counter[23]                                        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.101     ; 5.137      ;
; 94.642 ; counter[4]                                          ; counter[23]                                        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.101     ; 5.132      ;
; 94.683 ; counter[22]                                         ; counter[23]                                        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.383     ; 4.809      ;
; 94.703 ; ad9866:ad9866_inst|dut1_pc[4]                       ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.623     ; 4.676      ;
; 94.703 ; ad9866:ad9866_inst|dut1_pc[4]                       ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.623     ; 4.676      ;
; 94.703 ; ad9866:ad9866_inst|dut1_pc[4]                       ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.623     ; 4.676      ;
; 94.703 ; ad9866:ad9866_inst|dut1_pc[4]                       ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.623     ; 4.676      ;
; 94.703 ; ad9866:ad9866_inst|dut1_pc[4]                       ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.623     ; 4.676      ;
; 94.703 ; ad9866:ad9866_inst|dut1_pc[4]                       ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.623     ; 4.676      ;
; 94.703 ; ad9866:ad9866_inst|dut1_pc[4]                       ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.623     ; 4.676      ;
; 94.708 ; reset_handler:reset_handler_inst|reset_counter[10]  ; reset_handler:reset_handler_inst|reset             ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.093     ; 5.074      ;
; 94.742 ; ad9866:ad9866_inst|dut1_pc[3]                       ; ad9866:ad9866_inst|sen_n~_Duplicate_1              ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.361     ; 4.899      ;
; 94.746 ; reset_handler:reset_handler_inst|reset_counter[5]   ; reset_handler:reset_handler_inst|reset             ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.093     ; 5.036      ;
; 94.763 ; counter[5]                                          ; counter[23]                                        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.101     ; 5.011      ;
; 94.768 ; counter[6]                                          ; counter[23]                                        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.101     ; 5.006      ;
; 94.783 ; ad9866:ad9866_inst|dut1_pc[3]                       ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.138     ; 5.081      ;
; 94.783 ; ad9866:ad9866_inst|dut1_pc[3]                       ; ad9866:ad9866_inst|dut2_data[0]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.138     ; 5.081      ;
; 94.844 ; counter[22]                                         ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.365     ; 4.793      ;
; 94.844 ; counter[22]                                         ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.365     ; 4.793      ;
; 94.844 ; counter[22]                                         ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.365     ; 4.793      ;
; 94.844 ; counter[22]                                         ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.365     ; 4.793      ;
; 94.844 ; counter[22]                                         ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.365     ; 4.793      ;
; 94.844 ; counter[22]                                         ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.365     ; 4.793      ;
; 94.844 ; counter[22]                                         ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.365     ; 4.793      ;
; 94.893 ; counter[7]                                          ; counter[23]                                        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.101     ; 4.881      ;
; 94.894 ; counter[8]                                          ; counter[23]                                        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.101     ; 4.880      ;
; 94.918 ; reset_handler:reset_handler_inst|reset_counter[9]   ; reset_handler:reset_handler_inst|reset             ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.093     ; 4.864      ;
; 94.919 ; reset_handler:reset_handler_inst|reset_counter[7]   ; reset_handler:reset_handler_inst|reset             ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.093     ; 4.863      ;
; 94.997 ; ad9866:ad9866_inst|dut1_pc[4]                       ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.634     ; 4.371      ;
; 94.997 ; ad9866:ad9866_inst|dut1_pc[4]                       ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.634     ; 4.371      ;
; 94.997 ; ad9866:ad9866_inst|dut1_pc[4]                       ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.634     ; 4.371      ;
; 94.997 ; ad9866:ad9866_inst|dut1_pc[4]                       ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.634     ; 4.371      ;
; 94.997 ; ad9866:ad9866_inst|dut1_pc[4]                       ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.634     ; 4.371      ;
; 94.997 ; ad9866:ad9866_inst|dut1_pc[4]                       ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.634     ; 4.371      ;
; 95.020 ; counter[9]                                          ; counter[23]                                        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.101     ; 4.754      ;
; 95.021 ; counter[10]                                         ; counter[23]                                        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.101     ; 4.753      ;
; 95.056 ; reset_handler:reset_handler_inst|reset_counter[6]   ; reset_handler:reset_handler_inst|reset             ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.093     ; 4.726      ;
; 95.057 ; reset_handler:reset_handler_inst|reset_counter[2]   ; reset_handler:reset_handler_inst|reset             ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.093     ; 4.725      ;
; 95.090 ; ad9866:ad9866_inst|dut2_state.1                     ; ad9866:ad9866_inst|sen_n                           ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.168      ; 4.953      ;
; 95.092 ; reset_handler:reset_handler_inst|reset_counter[11]  ; reset_handler:reset_handler_inst|reset             ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.093     ; 4.690      ;
; 95.128 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; counter[23]                                        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.108     ; 4.639      ;
; 95.133 ; reset_handler:reset_handler_inst|reset_counter[13]  ; reset_handler:reset_handler_inst|reset_counter[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.798      ;
; 95.133 ; reset_handler:reset_handler_inst|reset_counter[13]  ; reset_handler:reset_handler_inst|reset_counter[21] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.798      ;
; 95.133 ; reset_handler:reset_handler_inst|reset_counter[13]  ; reset_handler:reset_handler_inst|reset_counter[20] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.798      ;
; 95.133 ; reset_handler:reset_handler_inst|reset_counter[13]  ; reset_handler:reset_handler_inst|reset_counter[23] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.798      ;
; 95.133 ; reset_handler:reset_handler_inst|reset_counter[13]  ; reset_handler:reset_handler_inst|reset_counter[17] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.798      ;
+--------+-----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'spi_ce0'                                                                                                                                                                                                                                                                                                                            ;
+----------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                                              ; To Node                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2495.268 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrptr_g[11]                                                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_msb_mux_reg                                       ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.299     ; 4.455      ;
; 2495.564 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrptr_g[2]                                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.222     ; 4.236      ;
; 2495.567 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrptr_g[8]                                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_msb_mux_reg                                       ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.052     ; 4.403      ;
; 2495.730 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.050     ; 4.242      ;
; 2495.731 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_msb_mux_reg                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.050     ; 4.241      ;
; 2495.761 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrptr_g[5]                                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.052     ; 4.209      ;
; 2495.990 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrptr_g[0]                                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.222     ; 3.810      ;
; 2496.076 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe22a[8]      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_msb_mux_reg                                       ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.316     ; 3.630      ;
; 2496.081 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a5                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.032     ; 3.909      ;
; 2496.142 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe22a[11]     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_msb_mux_reg                                       ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.316     ; 3.564      ;
; 2496.215 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrptr_g[6]                                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_msb_mux_reg                                       ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.052     ; 3.755      ;
; 2496.263 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.088     ; 3.671      ;
; 2496.429 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.095      ; 3.688      ;
; 2496.430 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_msb_mux_reg                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.095      ; 3.687      ;
; 2496.431 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.095      ; 3.686      ;
; 2496.432 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_msb_mux_reg                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.095      ; 3.685      ;
; 2496.434 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.095      ; 3.683      ;
; 2496.435 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_msb_mux_reg                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.095      ; 3.682      ;
; 2496.446 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.095      ; 3.671      ;
; 2496.447 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_msb_mux_reg                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.095      ; 3.670      ;
; 2496.530 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11                   ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a28~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.012     ; 3.517      ;
; 2496.548 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10                   ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a28~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.012     ; 3.499      ;
; 2496.581 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_msb_mux_reg                                       ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.088     ; 3.353      ;
; 2496.582 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_msb_mux_reg                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_msb_mux_reg                                       ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.088     ; 3.352      ;
; 2496.586 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11                   ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a36~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.003      ; 3.476      ;
; 2496.604 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10                   ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a36~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.003      ; 3.458      ;
; 2496.607 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrptr_g[3]                                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.052     ; 3.363      ;
; 2496.668 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a8~portb_address_reg0  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[9]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.119     ; 3.157      ;
; 2496.668 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a8~portb_address_reg0  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[8]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.119     ; 3.157      ;
; 2496.668 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a8~portb_address_reg0  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[10]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.119     ; 3.157      ;
; 2496.668 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a8~portb_address_reg0  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[11]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.119     ; 3.157      ;
; 2496.669 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a0~portb_address_reg0  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[3]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.118     ; 3.157      ;
; 2496.669 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a0~portb_address_reg0  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[2]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.118     ; 3.157      ;
; 2496.669 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a0~portb_address_reg0  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[1]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.118     ; 3.157      ;
; 2496.669 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a0~portb_address_reg0  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[0]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.118     ; 3.157      ;
; 2496.669 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a4~portb_address_reg0  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[7]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.118     ; 3.157      ;
; 2496.669 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a4~portb_address_reg0  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[6]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.118     ; 3.157      ;
; 2496.669 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a4~portb_address_reg0  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[5]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.118     ; 3.157      ;
; 2496.669 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a4~portb_address_reg0  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[4]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.118     ; 3.157      ;
; 2496.669 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a12~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[15]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.118     ; 3.157      ;
; 2496.669 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a12~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[14]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.118     ; 3.157      ;
; 2496.669 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a12~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[13]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.118     ; 3.157      ;
; 2496.669 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a12~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[12]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.118     ; 3.157      ;
; 2496.670 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a20~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[23]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.117     ; 3.157      ;
; 2496.670 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a20~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[22]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.117     ; 3.157      ;
; 2496.670 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a20~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[21]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.117     ; 3.157      ;
; 2496.670 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a20~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[20]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.117     ; 3.157      ;
; 2496.671 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a28~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[29]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.116     ; 3.157      ;
; 2496.671 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a36~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[36]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.116     ; 3.157      ;
; 2496.671 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a28~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[31]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.116     ; 3.157      ;
; 2496.671 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a36~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[37]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.116     ; 3.157      ;
; 2496.671 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a28~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[30]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.116     ; 3.157      ;
; 2496.671 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a36~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[38]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.116     ; 3.157      ;
; 2496.671 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a36~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[39]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.116     ; 3.157      ;
; 2496.671 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a28~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[28]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.116     ; 3.157      ;
; 2496.674 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a32~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[35]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.113     ; 3.157      ;
; 2496.674 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a32~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[34]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.113     ; 3.157      ;
; 2496.674 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a32~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[33]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.113     ; 3.157      ;
; 2496.674 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a32~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[32]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.113     ; 3.157      ;
; 2496.675 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a16~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[19]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.112     ; 3.157      ;
; 2496.675 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a16~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[18]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.112     ; 3.157      ;
; 2496.675 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a16~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[17]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.112     ; 3.157      ;
; 2496.675 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a16~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[16]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.112     ; 3.157      ;
; 2496.675 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a24~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[27]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.112     ; 3.157      ;
; 2496.675 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a24~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[26]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.112     ; 3.157      ;
; 2496.675 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a24~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[25]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.112     ; 3.157      ;
; 2496.675 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a24~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[24]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.112     ; 3.157      ;
; 2496.676 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a40~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[42]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.111     ; 3.157      ;
; 2496.676 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a40~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[40]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.111     ; 3.157      ;
; 2496.676 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a40~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[41]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.111     ; 3.157      ;
; 2496.676 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a40~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[43]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.111     ; 3.157      ;
; 2496.677 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a44~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[47]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.110     ; 3.157      ;
; 2496.677 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a44~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[46]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.110     ; 3.157      ;
; 2496.677 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a44~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[45]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.110     ; 3.157      ;
; 2496.677 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a44~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[44]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.110     ; 3.157      ;
; 2496.687 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe22a[5]      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.000      ; 3.335      ;
; 2496.688 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.150      ; 3.484      ;
; 2496.690 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.150      ; 3.482      ;
; 2496.693 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.150      ; 3.479      ;
; 2496.699 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrptr_g[9]                                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_msb_mux_reg                                       ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.052     ; 3.271      ;
; 2496.705 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.150      ; 3.467      ;
; 2496.710 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a5                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.142     ; 3.170      ;
; 2496.711 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_msb_mux_reg                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a5                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.142     ; 3.169      ;
; 2496.756 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe22a[2]      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.000      ; 3.266      ;
; 2496.757 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                          ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_msb_mux_reg                                       ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.278     ; 2.987      ;
; 2496.764 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.278     ; 2.980      ;
; 2496.805 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|parity4                       ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.082      ; 3.299      ;
; 2496.806 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|parity4                       ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.082      ; 3.298      ;
; 2496.810 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|parity4                       ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.082      ; 3.294      ;
; 2496.823 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|parity4                       ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.082      ; 3.281      ;
; 2496.840 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.095      ; 3.277      ;
; 2496.840 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.095      ; 3.277      ;
; 2496.841 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_msb_mux_reg                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.095      ; 3.276      ;
; 2496.841 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_msb_mux_reg                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.095      ; 3.276      ;
; 2496.866 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_msb_mux_reg                                       ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.278     ; 2.878      ;
; 2496.920 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11                   ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a20~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.013      ; 3.152      ;
; 2496.934 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe22a[3]      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.512     ; 2.576      ;
; 2496.938 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10                   ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a20~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.013      ; 3.134      ;
; 2496.946 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11                   ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a8~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.049      ; 3.162      ;
; 2496.948 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.033     ; 3.041      ;
+----------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'spi_ce1'                                                                                                                                                                                                                                                                                                                  ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                                         ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2496.014 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.194      ; 4.239      ;
; 2496.148 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.194      ; 4.105      ;
; 2496.183 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.194      ; 4.070      ;
; 2496.222 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.227      ; 4.064      ;
; 2496.399 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.187      ; 3.847      ;
; 2496.430 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.227      ; 3.856      ;
; 2496.446 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.194      ; 3.807      ;
; 2496.486 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.240      ; 3.813      ;
; 2496.489 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.188      ; 3.758      ;
; 2496.533 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.187      ; 3.713      ;
; 2496.545 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.187      ; 3.701      ;
; 2496.560 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.188      ; 3.687      ;
; 2496.564 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.227      ; 3.722      ;
; 2496.592 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.240      ; 3.707      ;
; 2496.620 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.240      ; 3.679      ;
; 2496.623 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.188      ; 3.624      ;
; 2496.665 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[28]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.122     ; 3.157      ;
; 2496.665 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[24]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.122     ; 3.157      ;
; 2496.665 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[21]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.122     ; 3.157      ;
; 2496.665 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[27]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.122     ; 3.157      ;
; 2496.665 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[26]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.122     ; 3.157      ;
; 2496.665 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[22]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.122     ; 3.157      ;
; 2496.665 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[23]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.122     ; 3.157      ;
; 2496.665 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[29]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.122     ; 3.157      ;
; 2496.665 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[25]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.122     ; 3.157      ;
; 2496.666 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[20]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.121     ; 3.157      ;
; 2496.666 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[19]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.121     ; 3.157      ;
; 2496.666 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[18]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.121     ; 3.157      ;
; 2496.666 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[17]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.121     ; 3.157      ;
; 2496.666 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[16]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.121     ; 3.157      ;
; 2496.666 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[15]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.121     ; 3.157      ;
; 2496.666 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[14]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.121     ; 3.157      ;
; 2496.666 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[13]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.121     ; 3.157      ;
; 2496.666 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[12]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.121     ; 3.157      ;
; 2496.667 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[11]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.120     ; 3.157      ;
; 2496.667 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[10]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.120     ; 3.157      ;
; 2496.667 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[9]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.120     ; 3.157      ;
; 2496.667 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[8]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.120     ; 3.157      ;
; 2496.667 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[7]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.120     ; 3.157      ;
; 2496.667 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[6]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.120     ; 3.157      ;
; 2496.667 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[5]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.120     ; 3.157      ;
; 2496.667 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[4]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.120     ; 3.157      ;
; 2496.667 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[3]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.120     ; 3.157      ;
; 2496.668 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[38]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.119     ; 3.157      ;
; 2496.668 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[37]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.119     ; 3.157      ;
; 2496.668 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[36]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.119     ; 3.157      ;
; 2496.668 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[35]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.119     ; 3.157      ;
; 2496.668 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[34]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.119     ; 3.157      ;
; 2496.668 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[32]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.119     ; 3.157      ;
; 2496.668 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[31]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.119     ; 3.157      ;
; 2496.668 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[30]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.119     ; 3.157      ;
; 2496.668 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[47]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.119     ; 3.157      ;
; 2496.668 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[46]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.119     ; 3.157      ;
; 2496.668 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[45]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.119     ; 3.157      ;
; 2496.668 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[44]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.119     ; 3.157      ;
; 2496.668 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[33]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.119     ; 3.157      ;
; 2496.668 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[43]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.119     ; 3.157      ;
; 2496.668 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[42]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.119     ; 3.157      ;
; 2496.668 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[41]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.119     ; 3.157      ;
; 2496.668 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[39]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.119     ; 3.157      ;
; 2496.668 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[40]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.119     ; 3.157      ;
; 2496.668 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[2]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.119     ; 3.157      ;
; 2496.668 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[1]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.119     ; 3.157      ;
; 2496.668 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[0]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.119     ; 3.157      ;
; 2496.858 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.222      ; 3.386      ;
; 2496.861 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.222      ; 3.383      ;
; 2496.861 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.177      ; 3.338      ;
; 2496.862 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.227      ; 3.424      ;
; 2496.864 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.177      ; 3.335      ;
; 2496.865 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.222      ; 3.379      ;
; 2496.868 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.177      ; 3.331      ;
; 2496.891 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.188      ; 3.356      ;
; 2496.910 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.187      ; 3.336      ;
; 2496.927 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.240      ; 3.372      ;
; 2496.931 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.222      ; 3.313      ;
; 2496.934 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.222      ; 3.310      ;
; 2496.938 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.222      ; 3.306      ;
; 2496.945 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.188      ; 3.302      ;
; 2496.995 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.227      ; 3.291      ;
; 2497.049 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.265      ; 3.275      ;
; 2497.094 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]               ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.360     ; 2.568      ;
; 2497.167 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.177      ; 3.032      ;
; 2497.170 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.177      ; 3.029      ;
; 2497.174 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.177      ; 3.025      ;
; 2497.184 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.265      ; 3.140      ;
; 2497.195 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]               ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.360     ; 2.467      ;
; 2497.258 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.222      ; 2.986      ;
; 2497.261 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.177      ; 2.938      ;
; 2497.262 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.222      ; 2.982      ;
; 2497.265 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.177      ; 2.934      ;
; 2497.318 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.265      ; 3.006      ;
; 2497.331 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.222      ; 2.913      ;
; 2497.335 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.222      ; 2.909      ;
; 2497.369 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.222      ; 2.875      ;
; 2497.372 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.222      ; 2.872      ;
; 2497.376 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.222      ; 2.868      ;
; 2497.388 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.265      ; 2.936      ;
; 2497.467 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.222      ; 2.777      ;
; 2497.470 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.222      ; 2.774      ;
; 2497.474 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.222      ; 2.770      ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                 ;
+----------+-------------------------------------+-------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack    ; From Node                           ; To Node                             ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+----------+-------------------------------------+-------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 2599.533 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[0]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.229     ; 4.406      ;
; 2599.533 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[8]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.229     ; 4.406      ;
; 2599.533 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[7]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.229     ; 4.406      ;
; 2599.533 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[6]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.229     ; 4.406      ;
; 2599.533 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[5]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.229     ; 4.406      ;
; 2599.533 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[4]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.229     ; 4.406      ;
; 2599.533 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[3]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.229     ; 4.406      ;
; 2599.533 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[2]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.229     ; 4.406      ;
; 2599.533 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[1]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.229     ; 4.406      ;
; 2600.322 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[9]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.230     ; 3.616      ;
; 2600.322 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[17]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.230     ; 3.616      ;
; 2600.322 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[15]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.230     ; 3.616      ;
; 2600.322 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[14]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.230     ; 3.616      ;
; 2600.322 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[13]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.230     ; 3.616      ;
; 2600.322 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[12]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.230     ; 3.616      ;
; 2600.322 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[11]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.230     ; 3.616      ;
; 2600.322 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[10]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.230     ; 3.616      ;
; 2600.322 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[16]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.230     ; 3.616      ;
; 2602.360 ; profile:profile_CW|enable_hang      ; profile:profile_CW|hang_PTT         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.229     ; 1.579      ;
; 2602.361 ; profile:profile_CW|enable_hang      ; profile:profile_CW|hang_state       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.229     ; 1.578      ;
; 2602.409 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_state       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.229     ; 1.530      ;
; 5203.100 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.163      ;
; 5203.100 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.163      ;
; 5203.100 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.163      ;
; 5203.100 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.163      ;
; 5203.100 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.163      ;
; 5203.100 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.163      ;
; 5203.132 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.073     ; 5.130      ;
; 5203.132 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.073     ; 5.130      ;
; 5203.132 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.073     ; 5.130      ;
; 5203.132 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.073     ; 5.130      ;
; 5203.168 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.095      ;
; 5203.168 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.095      ;
; 5203.168 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.095      ;
; 5203.168 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.095      ;
; 5203.168 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.095      ;
; 5203.168 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.095      ;
; 5203.190 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.073      ;
; 5203.190 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.073      ;
; 5203.190 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.073      ;
; 5203.190 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.073      ;
; 5203.190 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.073      ;
; 5203.190 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.073      ;
; 5203.200 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.073     ; 5.062      ;
; 5203.200 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.073     ; 5.062      ;
; 5203.200 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.073     ; 5.062      ;
; 5203.200 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.073     ; 5.062      ;
; 5203.205 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.073     ; 5.057      ;
; 5203.205 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.073     ; 5.057      ;
; 5203.205 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.073     ; 5.057      ;
; 5203.205 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.073     ; 5.057      ;
; 5203.208 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.055      ;
; 5203.208 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.055      ;
; 5203.208 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.055      ;
; 5203.208 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.055      ;
; 5203.208 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.055      ;
; 5203.208 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.055      ;
; 5203.240 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.073     ; 5.022      ;
; 5203.240 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.073     ; 5.022      ;
; 5203.240 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.073     ; 5.022      ;
; 5203.240 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.073     ; 5.022      ;
; 5203.266 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.998      ;
; 5203.266 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.998      ;
; 5203.266 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.998      ;
; 5203.266 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.998      ;
; 5203.266 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.998      ;
; 5203.266 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.998      ;
; 5203.298 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 4.965      ;
; 5203.298 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 4.965      ;
; 5203.298 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 4.965      ;
; 5203.298 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 4.965      ;
; 5203.396 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 4.867      ;
; 5203.396 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 4.867      ;
; 5203.396 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 4.867      ;
; 5203.396 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 4.867      ;
; 5203.396 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 4.867      ;
; 5203.396 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 4.867      ;
; 5203.409 ; profile:profile_CW|timer[2]         ; profile:profile_CW|prof_state.0001  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.855      ;
; 5203.411 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.073     ; 4.851      ;
; 5203.411 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.073     ; 4.851      ;
; 5203.411 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.073     ; 4.851      ;
; 5203.411 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.073     ; 4.851      ;
; 5203.458 ; profile:profile_CW|timer[7]         ; profile:profile_CW|prof_state.0001  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.806      ;
; 5203.458 ; profile:profile_CW|timer[4]         ; profile:profile_CW|prof_state.0001  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.806      ;
; 5203.464 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.800      ;
; 5203.464 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.800      ;
; 5203.464 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.800      ;
; 5203.464 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.800      ;
; 5203.464 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.800      ;
; 5203.464 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.800      ;
; 5203.493 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 4.770      ;
; 5203.493 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 4.770      ;
; 5203.493 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 4.770      ;
; 5203.493 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 4.770      ;
; 5203.632 ; profile:profile_CW|timer[6]         ; profile:profile_CW|prof_state.0001  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.632      ;
; 5203.633 ; profile:profile_CW|timer[1]         ; profile:profile_CW|prof_state.0001  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.631      ;
; 5203.693 ; profile:profile_CW|profile_count[9] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.571      ;
; 5203.693 ; profile:profile_CW|profile_count[9] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.571      ;
; 5203.693 ; profile:profile_CW|profile_count[9] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.571      ;
; 5203.693 ; profile:profile_CW|profile_count[9] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.571      ;
+----------+-------------------------------------+-------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                             ;
+-----------+------------------------------+---------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node                    ; To Node                               ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-----------+------------------------------+---------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 33326.763 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[15]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.075     ; 6.497      ;
; 33326.763 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[11]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.075     ; 6.497      ;
; 33326.763 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[9]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.075     ; 6.497      ;
; 33326.763 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[12]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.075     ; 6.497      ;
; 33326.763 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[17]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.075     ; 6.497      ;
; 33326.763 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[14]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.075     ; 6.497      ;
; 33326.763 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[13]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.075     ; 6.497      ;
; 33326.763 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[10]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.075     ; 6.497      ;
; 33326.763 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[16]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.075     ; 6.497      ;
; 33326.832 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[3]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.072     ; 6.431      ;
; 33326.832 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[2]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.072     ; 6.431      ;
; 33326.832 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[4]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.072     ; 6.431      ;
; 33326.832 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[0]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.072     ; 6.431      ;
; 33326.832 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[8]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.072     ; 6.431      ;
; 33326.832 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[1]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.072     ; 6.431      ;
; 33326.832 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[7]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.072     ; 6.431      ;
; 33326.832 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[6]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.072     ; 6.431      ;
; 33326.832 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[5]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.072     ; 6.431      ;
; 33326.885 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|key_state.00000    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 6.379      ;
; 33326.923 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[9]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.075     ; 6.337      ;
; 33326.923 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[12]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.075     ; 6.337      ;
; 33326.923 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[10]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.075     ; 6.337      ;
; 33326.923 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[13]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.075     ; 6.337      ;
; 33326.923 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[15]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.075     ; 6.337      ;
; 33326.923 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[17]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.075     ; 6.337      ;
; 33326.923 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[14]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.075     ; 6.337      ;
; 33326.923 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[16]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.075     ; 6.337      ;
; 33326.923 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[11]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.075     ; 6.337      ;
; 33326.981 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|key_state.PREDOT   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 6.284      ;
; 33326.992 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[0]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.072     ; 6.271      ;
; 33326.992 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[4]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.072     ; 6.271      ;
; 33326.992 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[3]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.072     ; 6.271      ;
; 33326.992 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[8]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.072     ; 6.271      ;
; 33326.992 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[1]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.072     ; 6.271      ;
; 33326.992 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[6]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.072     ; 6.271      ;
; 33326.992 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[5]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.072     ; 6.271      ;
; 33326.992 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[2]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.072     ; 6.271      ;
; 33326.992 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[7]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.072     ; 6.271      ;
; 33327.045 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|key_state.00000    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 6.219      ;
; 33327.141 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|key_state.PREDOT   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 6.124      ;
; 33327.161 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|key_state.PREDASH  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 6.104      ;
; 33327.225 ; iambic:iambic_inst|delay[17] ; iambic:iambic_inst|delay[12]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.073     ; 6.037      ;
; 33327.225 ; iambic:iambic_inst|delay[17] ; iambic:iambic_inst|delay[10]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.073     ; 6.037      ;
; 33327.225 ; iambic:iambic_inst|delay[17] ; iambic:iambic_inst|delay[15]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.073     ; 6.037      ;
; 33327.225 ; iambic:iambic_inst|delay[17] ; iambic:iambic_inst|delay[11]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.073     ; 6.037      ;
; 33327.225 ; iambic:iambic_inst|delay[17] ; iambic:iambic_inst|delay[16]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.073     ; 6.037      ;
; 33327.225 ; iambic:iambic_inst|delay[17] ; iambic:iambic_inst|delay[17]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.073     ; 6.037      ;
; 33327.225 ; iambic:iambic_inst|delay[17] ; iambic:iambic_inst|delay[14]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.073     ; 6.037      ;
; 33327.225 ; iambic:iambic_inst|delay[17] ; iambic:iambic_inst|delay[13]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.073     ; 6.037      ;
; 33327.225 ; iambic:iambic_inst|delay[17] ; iambic:iambic_inst|delay[9]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.073     ; 6.037      ;
; 33327.294 ; iambic:iambic_inst|delay[17] ; iambic:iambic_inst|delay[8]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 5.971      ;
; 33327.294 ; iambic:iambic_inst|delay[17] ; iambic:iambic_inst|delay[1]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 5.971      ;
; 33327.294 ; iambic:iambic_inst|delay[17] ; iambic:iambic_inst|delay[7]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 5.971      ;
; 33327.294 ; iambic:iambic_inst|delay[17] ; iambic:iambic_inst|delay[6]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 5.971      ;
; 33327.294 ; iambic:iambic_inst|delay[17] ; iambic:iambic_inst|delay[5]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 5.971      ;
; 33327.294 ; iambic:iambic_inst|delay[17] ; iambic:iambic_inst|delay[2]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 5.971      ;
; 33327.294 ; iambic:iambic_inst|delay[17] ; iambic:iambic_inst|delay[4]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 5.971      ;
; 33327.294 ; iambic:iambic_inst|delay[17] ; iambic:iambic_inst|delay[0]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 5.971      ;
; 33327.294 ; iambic:iambic_inst|delay[17] ; iambic:iambic_inst|delay[3]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 5.971      ;
; 33327.312 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[12]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.073     ; 5.950      ;
; 33327.312 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[17]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.073     ; 5.950      ;
; 33327.312 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[14]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.073     ; 5.950      ;
; 33327.312 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[9]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.073     ; 5.950      ;
; 33327.312 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[11]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.073     ; 5.950      ;
; 33327.312 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[16]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.073     ; 5.950      ;
; 33327.312 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[15]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.073     ; 5.950      ;
; 33327.312 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[10]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.073     ; 5.950      ;
; 33327.312 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[13]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.073     ; 5.950      ;
; 33327.319 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[17]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.075     ; 5.941      ;
; 33327.319 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[10]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.075     ; 5.941      ;
; 33327.319 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[14]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.075     ; 5.941      ;
; 33327.319 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[12]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.075     ; 5.941      ;
; 33327.319 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[9]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.075     ; 5.941      ;
; 33327.319 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[16]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.075     ; 5.941      ;
; 33327.319 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[11]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.075     ; 5.941      ;
; 33327.319 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[15]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.075     ; 5.941      ;
; 33327.319 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[13]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.075     ; 5.941      ;
; 33327.321 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|key_state.PREDASH  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 5.944      ;
; 33327.381 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[6]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 5.884      ;
; 33327.381 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[5]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 5.884      ;
; 33327.381 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[1]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 5.884      ;
; 33327.381 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[7]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 5.884      ;
; 33327.381 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[8]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 5.884      ;
; 33327.381 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[0]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 5.884      ;
; 33327.381 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[4]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 5.884      ;
; 33327.381 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[2]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 5.884      ;
; 33327.381 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[3]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 5.884      ;
; 33327.388 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[7]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.072     ; 5.875      ;
; 33327.388 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[6]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.072     ; 5.875      ;
; 33327.388 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[5]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.072     ; 5.875      ;
; 33327.388 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[1]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.072     ; 5.875      ;
; 33327.388 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[8]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.072     ; 5.875      ;
; 33327.388 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[0]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.072     ; 5.875      ;
; 33327.388 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[4]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.072     ; 5.875      ;
; 33327.388 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[2]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.072     ; 5.875      ;
; 33327.388 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[3]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.072     ; 5.875      ;
; 33327.434 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|key_state.00000    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.069     ; 5.832      ;
; 33327.441 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|key_state.00000    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 5.823      ;
; 33327.491 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|key_state.SENDDOT  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 5.774      ;
; 33327.517 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|key_state.DOTDELAY ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 5.748      ;
+-----------+------------------------------+---------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'spi_ce1'                                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.308 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.721      ; 1.259      ;
; 0.424 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.050      ; 0.669      ;
; 0.425 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.049      ; 0.669      ;
; 0.427 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.047      ; 0.669      ;
; 0.427 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.047      ; 0.669      ;
; 0.427 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.047      ; 0.669      ;
; 0.427 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.047      ; 0.669      ;
; 0.427 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.047      ; 0.669      ;
; 0.455 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.102      ; 0.752      ;
; 0.457 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.102      ; 0.754      ;
; 0.495 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.049      ; 0.739      ;
; 0.527 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.014      ; 0.736      ;
; 0.543 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.721      ; 1.494      ;
; 0.578 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.727      ; 1.535      ;
; 0.591 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.761      ; 1.582      ;
; 0.603 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.049      ; 0.847      ;
; 0.623 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.721      ; 1.574      ;
; 0.633 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.721      ; 1.584      ;
; 0.636 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.721      ; 1.587      ;
; 0.659 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[0]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.049      ; 0.903      ;
; 0.662 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[1]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.102      ; 0.959      ;
; 0.662 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.049      ; 0.906      ;
; 0.708 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.102      ; 1.005      ;
; 0.709 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.102      ; 1.006      ;
; 0.710 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.049      ; 0.954      ;
; 0.748 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.050      ; 0.993      ;
; 0.752 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.047      ; 0.994      ;
; 0.753 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.050      ; 0.998      ;
; 0.755 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.047      ; 0.997      ;
; 0.762 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.102      ; 1.059      ;
; 0.774 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.050      ; 1.019      ;
; 0.781 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.047      ; 1.023      ;
; 0.789 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.801      ; 1.820      ;
; 0.797 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.801      ; 1.828      ;
; 0.814 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2]               ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.279     ; 0.730      ;
; 0.822 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.801      ; 1.853      ;
; 0.833 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[9]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.279     ; 0.749      ;
; 0.840 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[5]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.102      ; 1.137      ;
; 0.865 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.775      ; 1.870      ;
; 0.868 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.761      ; 1.859      ;
; 0.870 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.014      ; 1.079      ;
; 0.872 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.014      ; 1.081      ;
; 0.875 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.678      ; 1.783      ;
; 0.882 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.775      ; 1.887      ;
; 0.888 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.727      ; 1.845      ;
; 0.891 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.775      ; 1.896      ;
; 0.899 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.014      ; 1.108      ;
; 0.900 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.014      ; 1.109      ;
; 0.903 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.761      ; 1.894      ;
; 0.917 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.720      ; 1.867      ;
; 0.919 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.727      ; 1.876      ;
; 0.924 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.720      ; 1.874      ;
; 0.927 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.761      ; 1.918      ;
; 0.931 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.720      ; 1.881      ;
; 0.944 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.761      ; 1.935      ;
; 0.946 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.727      ; 1.903      ;
; 0.958 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2]               ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.279     ; 0.874      ;
; 0.982 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.050      ; 1.227      ;
; 0.989 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.050      ; 1.234      ;
; 0.991 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.050      ; 1.236      ;
; 0.994 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.047      ; 1.236      ;
; 1.006 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.775      ; 2.011      ;
; 1.014 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.421      ; 1.665      ;
; 1.058 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.190      ; 1.443      ;
; 1.081 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2]               ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.279     ; 0.997      ;
; 1.087 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.801      ; 2.118      ;
; 1.117 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.050      ; 1.362      ;
; 1.118 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.720      ; 2.068      ;
; 1.119 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.050      ; 1.364      ;
; 1.121 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.050      ; 1.366      ;
; 1.130 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.047      ; 1.372      ;
; 1.151 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[3]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.076      ; 1.422      ;
; 1.155 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.775      ; 2.160      ;
; 1.176 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.403      ; 1.774      ;
; 1.177 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.047      ; 1.419      ;
; 1.182 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[4]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.076      ; 1.453      ;
; 1.202 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.403      ; 1.800      ;
; 1.207 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.732      ; 2.169      ;
; 1.212 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.014      ; 1.421      ;
; 1.216 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.720      ; 2.166      ;
; 1.226 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[10]                                               ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.219     ; 1.202      ;
; 1.228 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.718      ; 2.176      ;
; 1.231 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.047      ; 1.473      ;
; 1.232 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.047      ; 1.474      ;
; 1.242 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.014      ; 1.451      ;
; 1.262 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.684      ; 2.176      ;
; 1.268 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.014      ; 1.477      ;
; 1.268 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.014      ; 1.477      ;
; 1.287 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.727      ; 2.244      ;
; 1.414 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.403      ; 2.012      ;
; 1.418 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.403      ; 2.016      ;
; 1.436 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.758      ; 2.424      ;
; 1.440 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[2]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.099      ; 1.734      ;
; 1.470 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.801      ; 2.501      ;
; 1.488 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.469      ; 2.187      ;
; 1.513 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.677      ; 2.420      ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'spi_sck'                                                                                                                         ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.312 ; spi_slave:spi_slave_rx2_inst|rreg[23] ; spi_slave:spi_slave_rx2_inst|rreg[24]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.395      ; 0.902      ;
; 0.342 ; spi_slave:spi_slave_rx2_inst|rreg[17] ; spi_slave:spi_slave_rx2_inst|rdata[18] ; spi_sck      ; spi_sck     ; 0.000        ; 0.206      ; 0.743      ;
; 0.346 ; spi_slave:spi_slave_rx2_inst|rreg[14] ; spi_slave:spi_slave_rx2_inst|rdata[15] ; spi_sck      ; spi_sck     ; 0.000        ; 0.206      ; 0.747      ;
; 0.388 ; spi_slave:spi_slave_rx2_inst|rreg[5]  ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.161      ; 0.744      ;
; 0.388 ; spi_slave:spi_slave_rx_inst|rreg[3]   ; spi_slave:spi_slave_rx_inst|rdata[4]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.337      ; 0.920      ;
; 0.389 ; spi_slave:spi_slave_rx2_inst|rreg[40] ; spi_slave:spi_slave_rx2_inst|rdata[41] ; spi_sck      ; spi_sck     ; 0.000        ; 0.161      ; 0.745      ;
; 0.389 ; spi_slave:spi_slave_rx_inst|rreg[2]   ; spi_slave:spi_slave_rx_inst|rdata[3]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.337      ; 0.921      ;
; 0.389 ; spi_slave:spi_slave_rx_inst|rreg[5]   ; spi_slave:spi_slave_rx_inst|rdata[6]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.337      ; 0.921      ;
; 0.390 ; spi_slave:spi_slave_rx2_inst|rreg[39] ; spi_slave:spi_slave_rx2_inst|rdata[40] ; spi_sck      ; spi_sck     ; 0.000        ; 0.161      ; 0.746      ;
; 0.391 ; spi_slave:spi_slave_rx_inst|rreg[0]   ; spi_slave:spi_slave_rx_inst|rdata[1]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.337      ; 0.923      ;
; 0.429 ; spi_slave:spi_slave_rx_inst|rreg[6]   ; spi_slave:spi_slave_rx_inst|rdata[7]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.337      ; 0.961      ;
; 0.430 ; spi_slave:spi_slave_rx_inst|rreg[4]   ; spi_slave:spi_slave_rx_inst|rdata[5]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.337      ; 0.962      ;
; 0.432 ; spi_slave:spi_slave_rx_inst|rreg[1]   ; spi_slave:spi_slave_rx_inst|rdata[2]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.337      ; 0.964      ;
; 0.449 ; spi_slave:spi_slave_rx2_inst|rreg[34] ; spi_slave:spi_slave_rx2_inst|rdata[35] ; spi_sck      ; spi_sck     ; 0.000        ; 0.102      ; 0.746      ;
; 0.449 ; spi_slave:spi_slave_rx2_inst|rreg[36] ; spi_slave:spi_slave_rx2_inst|rdata[37] ; spi_sck      ; spi_sck     ; 0.000        ; 0.102      ; 0.746      ;
; 0.463 ; spi_slave:spi_slave_rx2_inst|rreg[38] ; spi_slave:spi_slave_rx2_inst|rdata[39] ; spi_sck      ; spi_sck     ; 0.000        ; 0.102      ; 0.760      ;
; 0.463 ; spi_slave:spi_slave_rx2_inst|rreg[37] ; spi_slave:spi_slave_rx2_inst|rdata[38] ; spi_sck      ; spi_sck     ; 0.000        ; 0.102      ; 0.760      ;
; 0.472 ; spi_slave:spi_slave_rx2_inst|treg[7]  ; spi_slave:spi_slave_rx2_inst|treg[8]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.716      ;
; 0.493 ; spi_slave:spi_slave_rx_inst|rreg[38]  ; spi_slave:spi_slave_rx_inst|rreg[39]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.738      ;
; 0.493 ; spi_slave:spi_slave_rx_inst|treg[0]   ; spi_slave:spi_slave_rx_inst|treg[1]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.738      ;
; 0.495 ; spi_slave:spi_slave_rx2_inst|treg[2]  ; spi_slave:spi_slave_rx2_inst|treg[3]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.739      ;
; 0.495 ; spi_slave:spi_slave_rx2_inst|treg[3]  ; spi_slave:spi_slave_rx2_inst|treg[4]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.739      ;
; 0.496 ; spi_slave:spi_slave_rx_inst|treg[2]   ; spi_slave:spi_slave_rx_inst|treg[3]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.741      ;
; 0.496 ; spi_slave:spi_slave_rx2_inst|treg[1]  ; spi_slave:spi_slave_rx2_inst|treg[2]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.740      ;
; 0.498 ; spi_slave:spi_slave_rx_inst|rreg[12]  ; spi_slave:spi_slave_rx_inst|rreg[13]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.743      ;
; 0.498 ; spi_slave:spi_slave_rx2_inst|rreg[36] ; spi_slave:spi_slave_rx2_inst|rreg[37]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.742      ;
; 0.499 ; spi_slave:spi_slave_rx_inst|rreg[13]  ; spi_slave:spi_slave_rx_inst|rreg[14]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.744      ;
; 0.499 ; spi_slave:spi_slave_rx_inst|rreg[30]  ; spi_slave:spi_slave_rx_inst|rreg[31]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.744      ;
; 0.499 ; spi_slave:spi_slave_rx_inst|rreg[10]  ; spi_slave:spi_slave_rx_inst|rreg[11]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.744      ;
; 0.499 ; spi_slave:spi_slave_rx_inst|rreg[9]   ; spi_slave:spi_slave_rx_inst|rreg[10]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.744      ;
; 0.500 ; spi_slave:spi_slave_rx_inst|rreg[28]  ; spi_slave:spi_slave_rx_inst|rreg[29]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.745      ;
; 0.500 ; spi_slave:spi_slave_rx_inst|rreg[8]   ; spi_slave:spi_slave_rx_inst|rreg[9]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.745      ;
; 0.500 ; spi_slave:spi_slave_rx_inst|rreg[19]  ; spi_slave:spi_slave_rx_inst|rreg[20]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.743      ;
; 0.500 ; spi_slave:spi_slave_rx_inst|rreg[39]  ; spi_slave:spi_slave_rx_inst|rreg[40]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.745      ;
; 0.501 ; spi_slave:spi_slave_rx2_inst|rreg[34] ; spi_slave:spi_slave_rx2_inst|rreg[35]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.745      ;
; 0.501 ; spi_slave:spi_slave_rx_inst|rreg[31]  ; spi_slave:spi_slave_rx_inst|rreg[32]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.746      ;
; 0.501 ; spi_slave:spi_slave_rx2_inst|rreg[17] ; spi_slave:spi_slave_rx2_inst|rreg[18]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.746      ;
; 0.501 ; spi_slave:spi_slave_rx_inst|rreg[16]  ; spi_slave:spi_slave_rx_inst|rreg[17]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.744      ;
; 0.502 ; spi_slave:spi_slave_rx2_inst|rreg[27] ; spi_slave:spi_slave_rx2_inst|rreg[28]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.745      ;
; 0.502 ; spi_slave:spi_slave_rx2_inst|rreg[26] ; spi_slave:spi_slave_rx2_inst|rreg[27]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.745      ;
; 0.502 ; spi_slave:spi_slave_rx_inst|rreg[29]  ; spi_slave:spi_slave_rx_inst|rreg[30]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.747      ;
; 0.502 ; spi_slave:spi_slave_rx2_inst|rreg[14] ; spi_slave:spi_slave_rx2_inst|rreg[15]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.747      ;
; 0.502 ; spi_slave:spi_slave_rx_inst|rreg[33]  ; spi_slave:spi_slave_rx_inst|rreg[34]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.747      ;
; 0.502 ; spi_slave:spi_slave_rx2_inst|rreg[40] ; spi_slave:spi_slave_rx2_inst|rreg[41]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.047      ; 0.744      ;
; 0.502 ; spi_slave:spi_slave_rx_inst|rreg[1]   ; spi_slave:spi_slave_rx_inst|rreg[2]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.746      ;
; 0.502 ; spi_slave:spi_slave_rx_inst|rreg[4]   ; spi_slave:spi_slave_rx_inst|rreg[5]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.746      ;
; 0.503 ; spi_slave:spi_slave_rx_inst|rreg[11]  ; spi_slave:spi_slave_rx_inst|rreg[12]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.748      ;
; 0.503 ; spi_slave:spi_slave_rx2_inst|rreg[24] ; spi_slave:spi_slave_rx2_inst|rreg[25]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.747      ;
; 0.503 ; spi_slave:spi_slave_rx_inst|rreg[6]   ; spi_slave:spi_slave_rx_inst|rreg[7]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.747      ;
; 0.503 ; spi_slave:spi_slave_rx_inst|rreg[17]  ; spi_slave:spi_slave_rx_inst|rreg[18]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.746      ;
; 0.503 ; spi_slave:spi_slave_rx2_inst|rreg[5]  ; spi_slave:spi_slave_rx2_inst|rreg[6]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.047      ; 0.745      ;
; 0.504 ; spi_slave:spi_slave_rx2_inst|rreg[39] ; spi_slave:spi_slave_rx2_inst|rreg[40]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.047      ; 0.746      ;
; 0.505 ; spi_slave:spi_slave_rx2_inst|rreg[29] ; spi_slave:spi_slave_rx2_inst|rreg[30]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.748      ;
; 0.512 ; spi_slave:spi_slave_rx2_inst|rreg[46] ; spi_slave:spi_slave_rx2_inst|rdata[47] ; spi_sck      ; spi_sck     ; 0.000        ; 0.206      ; 0.913      ;
; 0.514 ; spi_slave:spi_slave_rx2_inst|rreg[21] ; spi_slave:spi_slave_rx2_inst|rreg[22]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.759      ;
; 0.515 ; spi_slave:spi_slave_rx2_inst|rreg[20] ; spi_slave:spi_slave_rx2_inst|rreg[21]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.760      ;
; 0.516 ; spi_slave:spi_slave_rx2_inst|rreg[22] ; spi_slave:spi_slave_rx2_inst|rreg[23]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.761      ;
; 0.516 ; spi_slave:spi_slave_rx_inst|rreg[34]  ; spi_slave:spi_slave_rx_inst|rreg[35]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.761      ;
; 0.516 ; spi_slave:spi_slave_rx2_inst|rreg[44] ; spi_slave:spi_slave_rx2_inst|rreg[45]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.760      ;
; 0.516 ; spi_slave:spi_slave_rx_inst|rreg[22]  ; spi_slave:spi_slave_rx_inst|rreg[23]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.759      ;
; 0.516 ; spi_slave:spi_slave_rx2_inst|rreg[7]  ; spi_slave:spi_slave_rx2_inst|rreg[8]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.759      ;
; 0.516 ; spi_slave:spi_slave_rx2_inst|rreg[8]  ; spi_slave:spi_slave_rx2_inst|rreg[9]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.759      ;
; 0.516 ; spi_slave:spi_slave_rx2_inst|rreg[9]  ; spi_slave:spi_slave_rx2_inst|rreg[10]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.759      ;
; 0.516 ; spi_slave:spi_slave_rx2_inst|rreg[11] ; spi_slave:spi_slave_rx2_inst|rreg[12]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.759      ;
; 0.517 ; spi_slave:spi_slave_rx2_inst|rreg[31] ; spi_slave:spi_slave_rx2_inst|rdata[32] ; spi_sck      ; spi_sck     ; 0.000        ; 0.200      ; 0.912      ;
; 0.517 ; spi_slave:spi_slave_rx2_inst|rreg[41] ; spi_slave:spi_slave_rx2_inst|rreg[42]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.047      ; 0.759      ;
; 0.517 ; spi_slave:spi_slave_rx_inst|rreg[23]  ; spi_slave:spi_slave_rx_inst|rreg[24]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.760      ;
; 0.517 ; spi_slave:spi_slave_rx2_inst|rreg[4]  ; spi_slave:spi_slave_rx2_inst|rreg[5]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.047      ; 0.759      ;
; 0.518 ; spi_slave:spi_slave_rx2_inst|rreg[31] ; spi_slave:spi_slave_rx2_inst|rreg[32]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.761      ;
; 0.518 ; spi_slave:spi_slave_rx_inst|rreg[24]  ; spi_slave:spi_slave_rx_inst|rreg[25]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.761      ;
; 0.518 ; spi_slave:spi_slave_rx2_inst|rreg[3]  ; spi_slave:spi_slave_rx2_inst|rreg[4]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.047      ; 0.760      ;
; 0.519 ; spi_slave:spi_slave_rx2_inst|rreg[1]  ; spi_slave:spi_slave_rx2_inst|rreg[2]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.047      ; 0.761      ;
; 0.538 ; spi_slave:spi_slave_rx2_inst|rreg[32] ; spi_slave:spi_slave_rx2_inst|rdata[33] ; spi_sck      ; spi_sck     ; 0.000        ; 0.200      ; 0.933      ;
; 0.542 ; spi_slave:spi_slave_rx2_inst|rreg[8]  ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.200      ; 0.937      ;
; 0.578 ; spi_slave:spi_slave_rx2_inst|rreg[43] ; spi_slave:spi_slave_rx2_inst|rdata[44] ; spi_sck      ; spi_sck     ; 0.000        ; 0.161      ; 0.934      ;
; 0.609 ; spi_slave:spi_slave_rx2_inst|rreg[6]  ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.143      ; 0.947      ;
; 0.615 ; spi_slave:spi_slave_rx2_inst|rreg[3]  ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.143      ; 0.953      ;
; 0.618 ; spi_slave:spi_slave_rx2_inst|rreg[1]  ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.143      ; 0.956      ;
; 0.620 ; spi_slave:spi_slave_rx_inst|treg[28]  ; spi_slave:spi_slave_rx_inst|treg[29]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.865      ;
; 0.620 ; spi_slave:spi_slave_rx2_inst|treg[37] ; spi_slave:spi_slave_rx2_inst|treg[38]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.051      ; 0.866      ;
; 0.620 ; spi_slave:spi_slave_rx2_inst|treg[36] ; spi_slave:spi_slave_rx2_inst|treg[37]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.051      ; 0.866      ;
; 0.620 ; spi_slave:spi_slave_rx2_inst|treg[26] ; spi_slave:spi_slave_rx2_inst|treg[27]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.865      ;
; 0.621 ; spi_slave:spi_slave_rx_inst|treg[14]  ; spi_slave:spi_slave_rx_inst|treg[15]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.866      ;
; 0.621 ; spi_slave:spi_slave_rx_inst|rreg[29]  ; spi_slave:spi_slave_rx_inst|rdata[30]  ; spi_sck      ; spi_sck     ; 0.000        ; -0.073     ; 0.743      ;
; 0.621 ; spi_slave:spi_slave_rx2_inst|treg[31] ; spi_slave:spi_slave_rx2_inst|treg[32]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.051      ; 0.867      ;
; 0.621 ; spi_slave:spi_slave_rx2_inst|treg[35] ; spi_slave:spi_slave_rx2_inst|treg[36]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.051      ; 0.867      ;
; 0.621 ; spi_slave:spi_slave_rx2_inst|treg[28] ; spi_slave:spi_slave_rx2_inst|treg[29]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.866      ;
; 0.621 ; spi_slave:spi_slave_rx_inst|treg[40]  ; spi_slave:spi_slave_rx_inst|treg[41]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.866      ;
; 0.621 ; spi_slave:spi_slave_rx_inst|treg[38]  ; spi_slave:spi_slave_rx_inst|treg[39]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.866      ;
; 0.621 ; spi_slave:spi_slave_rx_inst|treg[36]  ; spi_slave:spi_slave_rx_inst|treg[37]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.866      ;
; 0.621 ; spi_slave:spi_slave_rx2_inst|treg[18] ; spi_slave:spi_slave_rx2_inst|treg[19]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.866      ;
; 0.621 ; spi_slave:spi_slave_rx_inst|treg[23]  ; spi_slave:spi_slave_rx_inst|treg[24]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.866      ;
; 0.621 ; spi_slave:spi_slave_rx_inst|treg[22]  ; spi_slave:spi_slave_rx_inst|treg[23]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.866      ;
; 0.621 ; spi_slave:spi_slave_rx_inst|treg[20]  ; spi_slave:spi_slave_rx_inst|treg[21]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.866      ;
; 0.621 ; spi_slave:spi_slave_rx_inst|treg[10]  ; spi_slave:spi_slave_rx_inst|treg[11]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.866      ;
; 0.621 ; spi_slave:spi_slave_rx_inst|treg[41]  ; spi_slave:spi_slave_rx_inst|treg[42]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.866      ;
; 0.622 ; spi_slave:spi_slave_rx2_inst|treg[42] ; spi_slave:spi_slave_rx2_inst|treg[43]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.866      ;
; 0.622 ; spi_slave:spi_slave_rx_inst|rreg[40]  ; spi_slave:spi_slave_rx_inst|rdata[41]  ; spi_sck      ; spi_sck     ; 0.000        ; -0.079     ; 0.738      ;
; 0.622 ; spi_slave:spi_slave_rx_inst|treg[11]  ; spi_slave:spi_slave_rx_inst|treg[12]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.867      ;
; 0.622 ; spi_slave:spi_slave_rx_inst|treg[46]  ; spi_slave:spi_slave_rx_inst|treg[47]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.866      ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'spi_ce0'                                                                                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                          ; To Node                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.355 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrptr_g[1]                                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a28~porta_address_reg0    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.622      ; 1.207      ;
; 0.379 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrptr_g[1]                                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a12~porta_address_reg0    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.575      ; 1.184      ;
; 0.423 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10               ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.051      ; 0.669      ;
; 0.423 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7                ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.051      ; 0.669      ;
; 0.423 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8                ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.051      ; 0.669      ;
; 0.423 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5                ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.051      ; 0.669      ;
; 0.423 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4                ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.051      ; 0.669      ;
; 0.423 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11               ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.051      ; 0.669      ;
; 0.423 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9                ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.051      ; 0.669      ;
; 0.423 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2                ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.051      ; 0.669      ;
; 0.423 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3                ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.051      ; 0.669      ;
; 0.423 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6                ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.051      ; 0.669      ;
; 0.424 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a3                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a3                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.050      ; 0.669      ;
; 0.425 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10                      ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                      ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.669      ;
; 0.426 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 0.669      ;
; 0.427 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1                ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.047      ; 0.669      ;
; 0.427 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a5                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a5                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.047      ; 0.669      ;
; 0.459 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.278      ; 0.932      ;
; 0.475 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[0]           ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|parity4                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.047      ; 0.717      ;
; 0.492 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[8]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe17a[8]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.050      ; 0.737      ;
; 0.492 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe17a[3]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe18a[3]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.050      ; 0.737      ;
; 0.493 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe19a[8]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe20a[8]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.050      ; 0.738      ;
; 0.493 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[1]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe17a[1]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.050      ; 0.738      ;
; 0.493 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe19a[3]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe20a[3]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.050      ; 0.738      ;
; 0.493 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe18a[3]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe19a[3]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.050      ; 0.738      ;
; 0.493 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe15a[1]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[1]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.050      ; 0.738      ;
; 0.493 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[3]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe17a[3]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.050      ; 0.738      ;
; 0.494 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe20a[8]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe21a[8]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.050      ; 0.739      ;
; 0.494 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe19a[2]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe20a[2]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 0.737      ;
; 0.494 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe20a[0]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe21a[0]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.050      ; 0.739      ;
; 0.494 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe18a[2]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe19a[2]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 0.737      ;
; 0.494 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe15a[6]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[6]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 0.737      ;
; 0.494 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe15a[7]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[7]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.047      ; 0.736      ;
; 0.494 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe15a[3]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[3]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.050      ; 0.739      ;
; 0.494 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe20a[3]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe21a[3]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.050      ; 0.739      ;
; 0.494 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe18a[1]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe19a[1]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.050      ; 0.739      ;
; 0.494 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe15a[2]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[2]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 0.737      ;
; 0.495 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe21a[6]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe22a[6]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 0.738      ;
; 0.495 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe20a[10] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe21a[10] ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 0.738      ;
; 0.495 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe19a[4]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe20a[4]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 0.738      ;
; 0.495 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe15a[10] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[10] ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 0.738      ;
; 0.495 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe19a[11] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe20a[11] ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 0.738      ;
; 0.495 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe20a[9]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe21a[9]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 0.738      ;
; 0.495 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe18a[6]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe19a[6]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 0.738      ;
; 0.495 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[9]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe17a[9]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 0.738      ;
; 0.495 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe17a[8]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe18a[8]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.050      ; 0.740      ;
; 0.495 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe20a[5]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe21a[5]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 0.738      ;
; 0.495 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe19a[5]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe20a[5]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 0.738      ;
; 0.495 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe15a[8]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[8]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.050      ; 0.740      ;
; 0.495 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe18a[7]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe19a[7]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.047      ; 0.737      ;
; 0.495 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[10] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe17a[10] ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 0.738      ;
; 0.495 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[0]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe17a[0]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.050      ; 0.740      ;
; 0.495 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe19a[10] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe20a[10] ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 0.738      ;
; 0.495 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe18a[10] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe19a[10] ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 0.738      ;
; 0.495 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe18a[11] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe19a[11] ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 0.738      ;
; 0.496 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe17a[6]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe18a[6]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 0.739      ;
; 0.496 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[4]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe17a[4]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 0.739      ;
; 0.496 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe20a[11] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe21a[11] ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 0.739      ;
; 0.496 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe18a[4]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe19a[4]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 0.739      ;
; 0.496 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe17a[4]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe18a[4]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 0.739      ;
; 0.496 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe20a[6]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe21a[6]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 0.739      ;
; 0.496 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe19a[6]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe20a[6]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 0.739      ;
; 0.496 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe19a[9]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe20a[9]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 0.739      ;
; 0.496 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe17a[9]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe18a[9]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 0.739      ;
; 0.496 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe17a[10] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe18a[10] ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 0.739      ;
; 0.496 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe17a[5]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe18a[5]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.047      ; 0.738      ;
; 0.496 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe17a[7]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe18a[7]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.047      ; 0.738      ;
; 0.496 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[5]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe17a[5]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.047      ; 0.738      ;
; 0.496 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe21a[4]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe22a[4]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 0.739      ;
; 0.496 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe15a[4]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[4]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 0.739      ;
; 0.497 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[6]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe17a[6]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 0.740      ;
; 0.497 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe20a[7]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe21a[7]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.047      ; 0.739      ;
; 0.497 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe19a[7]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe20a[7]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.047      ; 0.739      ;
; 0.497 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[7]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe17a[7]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.047      ; 0.739      ;
; 0.497 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe15a[5]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[5]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.047      ; 0.739      ;
; 0.498 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe15a[11] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[11] ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 0.741      ;
; 0.498 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[2]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe17a[2]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 0.741      ;
; 0.529 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrptr_g[8]                                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a20~porta_address_reg0    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.322      ; 1.081      ;
; 0.537 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.020      ; 0.752      ;
; 0.537 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrptr_g[7]                                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a20~porta_address_reg0    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.341      ; 1.108      ;
; 0.548 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrptr_g[3]                                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a20~porta_address_reg0    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.322      ; 1.100      ;
; 0.558 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrptr_g[5]                                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a28~porta_address_reg0    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.603      ; 1.391      ;
; 0.567 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrptr_g[7]                                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a28~porta_address_reg0    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.622      ; 1.419      ;
; 0.577 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrptr_g[1]                                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a0~porta_address_reg0     ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.348      ; 1.155      ;
; 0.577 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrptr_g[1]                                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a16~porta_address_reg0    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.326      ; 1.133      ;
; 0.582 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrptr_g[1]                                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a20~porta_address_reg0    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.341      ; 1.153      ;
; 0.587 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[0]                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|parity7                          ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.105      ; 0.887      ;
; 0.594 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrptr_g[1]                                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a4~porta_address_reg0     ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.376      ; 1.200      ;
; 0.595 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrptr_g[8]                                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|delayed_wrptr_g[8]                                           ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.349      ; 1.139      ;
; 0.603 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[1]           ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|parity4                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.047      ; 0.845      ;
; 0.603 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[1]                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|parity7                          ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.847      ;
; 0.605 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrptr_g[9]                                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a28~porta_address_reg0    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.603      ; 1.438      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                     ;
+-------+----------------------------------------+----------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.402 ; iambic:iambic_inst|key_state.DASHDELAY ; iambic:iambic_inst|key_state.DASHDELAY ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; iambic:iambic_inst|key_state.SENDDOT   ; iambic:iambic_inst|key_state.SENDDOT   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; iambic:iambic_inst|dot_memory          ; iambic:iambic_inst|dot_memory          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; iambic:iambic_inst|key_state.DOTDELAY  ; iambic:iambic_inst|key_state.DOTDELAY  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; iambic:iambic_inst|key_state.SENDDASH  ; iambic:iambic_inst|key_state.SENDDASH  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; iambic:iambic_inst|dash_memory         ; iambic:iambic_inst|dash_memory         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.609 ; iambic:iambic_inst|dash_memory         ; iambic:iambic_inst|key_state.PREDASH   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.876      ;
; 0.615 ; iambic:iambic_inst|key_state.DOTHELD   ; iambic:iambic_inst|key_state.PREDOT    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.882      ;
; 0.620 ; iambic:iambic_inst|key_state.PREDOT    ; iambic:iambic_inst|key_state.SENDDOT   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.887      ;
; 0.642 ; iambic:iambic_inst|key_state.SENDDASH  ; iambic:iambic_inst|keyer_out           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.909      ;
; 0.669 ; iambic:iambic_inst|key_state.DOTDELAY  ; iambic:iambic_inst|key_state.DOTHELD   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.936      ;
; 0.681 ; iambic:iambic_inst|dot_memory          ; iambic:iambic_inst|key_state.DASHHELD  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.949      ;
; 0.699 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.966      ;
; 0.700 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[5]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.967      ;
; 0.700 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.967      ;
; 0.701 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.969      ;
; 0.701 ; iambic:iambic_inst|delay[11]           ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.969      ;
; 0.702 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.969      ;
; 0.707 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.974      ;
; 0.713 ; iambic:iambic_inst|delay[15]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.981      ;
; 0.715 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.983      ;
; 0.716 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[3]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.983      ;
; 0.716 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.984      ;
; 0.716 ; iambic:iambic_inst|delay[14]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.984      ;
; 0.717 ; iambic:iambic_inst|delay[1]            ; iambic:iambic_inst|delay[1]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.984      ;
; 0.718 ; iambic:iambic_inst|key_state.SENDDOT   ; iambic:iambic_inst|key_state.DOTDELAY  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.985      ;
; 0.719 ; iambic:iambic_inst|delay[17]           ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.987      ;
; 0.723 ; iambic:iambic_inst|key_state.SENDDASH  ; iambic:iambic_inst|key_state.DASHDELAY ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.990      ;
; 0.726 ; iambic:iambic_inst|dash_memory         ; iambic:iambic_inst|key_state.DOTHELD   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.993      ;
; 0.729 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.997      ;
; 0.744 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[0]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.011      ;
; 0.870 ; iambic:iambic_inst|delay[16]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.138      ;
; 0.883 ; iambic:iambic_inst|delay[2]            ; iambic:iambic_inst|delay[2]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.150      ;
; 1.019 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.286      ;
; 1.020 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.288      ;
; 1.021 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[5]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.288      ;
; 1.023 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.290      ;
; 1.024 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.291      ;
; 1.025 ; iambic:iambic_inst|delay[11]           ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.293      ;
; 1.028 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.293      ;
; 1.034 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.301      ;
; 1.035 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.303      ;
; 1.035 ; iambic:iambic_inst|delay[14]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.303      ;
; 1.035 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.303      ;
; 1.035 ; iambic:iambic_inst|delay[15]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.303      ;
; 1.036 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.303      ;
; 1.039 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.307      ;
; 1.039 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[1]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.306      ;
; 1.040 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.307      ;
; 1.041 ; iambic:iambic_inst|delay[1]            ; iambic:iambic_inst|delay[2]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.308      ;
; 1.043 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.308      ;
; 1.050 ; iambic:iambic_inst|delay[14]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.318      ;
; 1.050 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.318      ;
; 1.053 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.321      ;
; 1.054 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[2]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.321      ;
; 1.122 ; iambic:iambic_inst|dot_memory          ; iambic:iambic_inst|key_state.PREDOT    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.390      ;
; 1.123 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.390      ;
; 1.124 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.389      ;
; 1.124 ; iambic:iambic_inst|delay[11]           ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.392      ;
; 1.131 ; iambic:iambic_inst|delay[15]           ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.399      ;
; 1.137 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.405      ;
; 1.138 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[5]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.405      ;
; 1.139 ; iambic:iambic_inst|delay[1]            ; iambic:iambic_inst|delay[3]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.406      ;
; 1.142 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.410      ;
; 1.143 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.410      ;
; 1.143 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.408      ;
; 1.146 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.413      ;
; 1.147 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.412      ;
; 1.147 ; iambic:iambic_inst|delay[11]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.415      ;
; 1.147 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.415      ;
; 1.150 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.415      ;
; 1.157 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.425      ;
; 1.157 ; iambic:iambic_inst|delay[14]           ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.425      ;
; 1.157 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.425      ;
; 1.158 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.425      ;
; 1.158 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.423      ;
; 1.161 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.429      ;
; 1.161 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[3]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.428      ;
; 1.162 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.429      ;
; 1.163 ; iambic:iambic_inst|delay[1]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.430      ;
; 1.165 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.430      ;
; 1.172 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.440      ;
; 1.174 ; iambic:iambic_inst|delay[16]           ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.442      ;
; 1.175 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.443      ;
; 1.176 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.443      ;
; 1.187 ; iambic:iambic_inst|delay[2]            ; iambic:iambic_inst|delay[3]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.454      ;
; 1.233 ; iambic:iambic_inst|key_state.SENDDOT   ; iambic:iambic_inst|dot_memory          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.499      ;
; 1.246 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.511      ;
; 1.246 ; iambic:iambic_inst|delay[11]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.514      ;
; 1.247 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.512      ;
; 1.252 ; iambic:iambic_inst|delay[2]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.519      ;
; 1.259 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.527      ;
; 1.260 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.527      ;
; 1.261 ; iambic:iambic_inst|delay[1]            ; iambic:iambic_inst|delay[5]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.528      ;
; 1.264 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.532      ;
; 1.265 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.530      ;
; 1.267 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.532      ;
; 1.269 ; iambic:iambic_inst|delay[11]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.537      ;
; 1.269 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.534      ;
; 1.269 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.537      ;
+-------+----------------------------------------+----------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                                                                                                                                        ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.403 ; profile:profile_CW|prof_state.0001  ; profile:profile_CW|prof_state.0001                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|prof_state.0100                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; profile:profile_CW|char_PTT         ; profile:profile_CW|char_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; profile:profile_CW|enable_hang      ; profile:profile_CW|enable_hang                                                                                                                 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; profile:profile_CW|prof_state.0011  ; profile:profile_CW|prof_state.0011                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; profile:profile_CW|prof_state.0000  ; profile:profile_CW|prof_state.0000                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.406 ; profile:profile_CW|hang_PTT         ; profile:profile_CW|hang_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.669      ;
; 0.406 ; profile:profile_CW|hang_state       ; profile:profile_CW|hang_state                                                                                                                  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.669      ;
; 0.419 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.069      ;
; 0.420 ; profile:profile_CW|profile_count[9] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.072      ;
; 0.421 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 1.072      ;
; 0.429 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 1.080      ;
; 0.436 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 1.087      ;
; 0.436 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.088      ;
; 0.450 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 1.101      ;
; 0.459 ; profile:profile_CW|hang_state       ; profile:profile_CW|hang_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.722      ;
; 0.461 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 1.112      ;
; 0.464 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.116      ;
; 0.486 ; profile:profile_CW|prof_state.0000  ; profile:profile_CW|char_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.752      ;
; 0.613 ; profile:profile_CW|prof_state.0001  ; profile:profile_CW|prof_state.0010                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.879      ;
; 0.678 ; profile:profile_CW|profile_count[8] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.330      ;
; 0.683 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|enable_hang                                                                                                                 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.949      ;
; 0.693 ; profile:profile_CW|timer[9]         ; profile:profile_CW|timer[9]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.960      ;
; 0.693 ; profile:profile_CW|timer[7]         ; profile:profile_CW|timer[7]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.960      ;
; 0.693 ; profile:profile_CW|timer[6]         ; profile:profile_CW|timer[6]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.960      ;
; 0.693 ; profile:profile_CW|timer[5]         ; profile:profile_CW|timer[5]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.960      ;
; 0.693 ; profile:profile_CW|timer[12]        ; profile:profile_CW|timer[12]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.960      ;
; 0.694 ; profile:profile_CW|timer[4]         ; profile:profile_CW|timer[4]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.961      ;
; 0.694 ; profile:profile_CW|timer[3]         ; profile:profile_CW|timer[3]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.961      ;
; 0.694 ; profile:profile_CW|timer[11]        ; profile:profile_CW|timer[11]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.961      ;
; 0.695 ; profile:profile_CW|timer[13]        ; profile:profile_CW|timer[13]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.962      ;
; 0.696 ; profile:profile_CW|timer[14]        ; profile:profile_CW|timer[14]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.963      ;
; 0.696 ; profile:profile_CW|timer[1]         ; profile:profile_CW|timer[1]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.963      ;
; 0.697 ; profile:profile_CW|hang_timer[9]    ; profile:profile_CW|hang_timer[9]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.960      ;
; 0.697 ; profile:profile_CW|hang_timer[12]   ; profile:profile_CW|hang_timer[12]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.960      ;
; 0.697 ; profile:profile_CW|hang_timer[7]    ; profile:profile_CW|hang_timer[7]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.960      ;
; 0.697 ; profile:profile_CW|hang_timer[6]    ; profile:profile_CW|hang_timer[6]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.960      ;
; 0.697 ; profile:profile_CW|hang_timer[5]    ; profile:profile_CW|hang_timer[5]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.960      ;
; 0.697 ; profile:profile_CW|timer[10]        ; profile:profile_CW|timer[10]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.964      ;
; 0.698 ; profile:profile_CW|hang_timer[11]   ; profile:profile_CW|hang_timer[11]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.961      ;
; 0.698 ; profile:profile_CW|hang_timer[4]    ; profile:profile_CW|hang_timer[4]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.961      ;
; 0.699 ; profile:profile_CW|hang_timer[13]   ; profile:profile_CW|hang_timer[13]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.962      ;
; 0.699 ; profile:profile_CW|hang_timer[1]    ; profile:profile_CW|hang_timer[1]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.962      ;
; 0.700 ; profile:profile_CW|hang_timer[14]   ; profile:profile_CW|hang_timer[14]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.963      ;
; 0.701 ; profile:profile_CW|hang_timer[10]   ; profile:profile_CW|hang_timer[10]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.964      ;
; 0.703 ; profile:profile_CW|hang_timer[2]    ; profile:profile_CW|hang_timer[2]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.966      ;
; 0.707 ; profile:profile_CW|timer[8]         ; profile:profile_CW|timer[8]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; profile:profile_CW|timer[17]        ; profile:profile_CW|timer[17]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; profile:profile_CW|timer[15]        ; profile:profile_CW|timer[15]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.708 ; profile:profile_CW|timer[16]        ; profile:profile_CW|timer[16]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.710 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 1.361      ;
; 0.711 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|prof_state.0000                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.977      ;
; 0.711 ; profile:profile_CW|hang_timer[17]   ; profile:profile_CW|hang_timer[17]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.974      ;
; 0.711 ; profile:profile_CW|hang_timer[15]   ; profile:profile_CW|hang_timer[15]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.974      ;
; 0.711 ; profile:profile_CW|hang_timer[8]    ; profile:profile_CW|hang_timer[8]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.974      ;
; 0.712 ; profile:profile_CW|timer[2]         ; profile:profile_CW|timer[2]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; profile:profile_CW|hang_timer[16]   ; profile:profile_CW|hang_timer[16]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.975      ;
; 0.713 ; profile:profile_CW|hang_timer[3]    ; profile:profile_CW|hang_timer[3]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.976      ;
; 0.723 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.373      ;
; 0.723 ; profile:profile_CW|timer[0]         ; profile:profile_CW|timer[0]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.990      ;
; 0.727 ; profile:profile_CW|hang_timer[0]    ; profile:profile_CW|hang_timer[0]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.990      ;
; 0.730 ; profile:profile_CW|prof_state.0011  ; profile:profile_CW|prof_state.0010                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.996      ;
; 0.732 ; profile:profile_CW|prof_state.0011  ; profile:profile_CW|prof_state.0100                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.998      ;
; 0.732 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 1.383      ;
; 0.738 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.388      ;
; 0.747 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.397      ;
; 0.748 ; profile:profile_CW|profile_count[8] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 1.399      ;
; 0.750 ; profile:profile_CW|profile_count[9] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 1.401      ;
; 0.770 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 1.421      ;
; 0.784 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.434      ;
; 0.810 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.460      ;
; 0.865 ; profile:profile_CW|prof_state.0000  ; profile:profile_CW|prof_state.0010                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.131      ;
; 0.928 ; profile:profile_CW|prof_state.0000  ; profile:profile_CW|enable_hang                                                                                                                 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.194      ;
; 1.012 ; profile:profile_CW|timer[6]         ; profile:profile_CW|timer[7]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.279      ;
; 1.012 ; profile:profile_CW|timer[12]        ; profile:profile_CW|timer[13]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.279      ;
; 1.013 ; profile:profile_CW|timer[4]         ; profile:profile_CW|timer[5]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.280      ;
; 1.015 ; profile:profile_CW|timer[14]        ; profile:profile_CW|timer[15]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.282      ;
; 1.016 ; profile:profile_CW|hang_timer[12]   ; profile:profile_CW|hang_timer[13]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.279      ;
; 1.016 ; profile:profile_CW|timer[10]        ; profile:profile_CW|timer[11]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.283      ;
; 1.016 ; profile:profile_CW|hang_timer[6]    ; profile:profile_CW|hang_timer[7]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.279      ;
; 1.017 ; profile:profile_CW|timer[7]         ; profile:profile_CW|timer[8]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.284      ;
; 1.017 ; profile:profile_CW|timer[5]         ; profile:profile_CW|timer[6]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.284      ;
; 1.017 ; profile:profile_CW|timer[9]         ; profile:profile_CW|timer[10]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.284      ;
; 1.017 ; profile:profile_CW|hang_timer[4]    ; profile:profile_CW|hang_timer[5]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.280      ;
; 1.018 ; profile:profile_CW|timer[0]         ; profile:profile_CW|timer[1]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.285      ;
; 1.018 ; profile:profile_CW|timer[11]        ; profile:profile_CW|timer[12]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.285      ;
; 1.018 ; profile:profile_CW|timer[3]         ; profile:profile_CW|timer[4]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.285      ;
; 1.019 ; profile:profile_CW|hang_timer[14]   ; profile:profile_CW|hang_timer[15]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.282      ;
; 1.019 ; profile:profile_CW|timer[13]        ; profile:profile_CW|timer[14]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.286      ;
; 1.020 ; profile:profile_CW|hang_timer[10]   ; profile:profile_CW|hang_timer[11]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.283      ;
; 1.020 ; profile:profile_CW|timer[1]         ; profile:profile_CW|timer[2]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.287      ;
; 1.021 ; profile:profile_CW|hang_timer[5]    ; profile:profile_CW|hang_timer[6]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.284      ;
; 1.021 ; profile:profile_CW|hang_timer[9]    ; profile:profile_CW|hang_timer[10]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.284      ;
; 1.021 ; profile:profile_CW|hang_timer[7]    ; profile:profile_CW|hang_timer[8]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.284      ;
; 1.022 ; profile:profile_CW|hang_timer[2]    ; profile:profile_CW|hang_timer[3]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.285      ;
; 1.022 ; profile:profile_CW|hang_timer[0]    ; profile:profile_CW|hang_timer[1]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.285      ;
; 1.022 ; profile:profile_CW|hang_timer[11]   ; profile:profile_CW|hang_timer[12]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.285      ;
; 1.023 ; profile:profile_CW|hang_timer[1]    ; profile:profile_CW|hang_timer[2]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.286      ;
; 1.023 ; profile:profile_CW|hang_timer[13]   ; profile:profile_CW|hang_timer[14]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.286      ;
; 1.026 ; profile:profile_CW|timer[8]         ; profile:profile_CW|timer[9]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.293      ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_10mhz'                                                                                                                                                ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.403 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ad9866:ad9866_inst|dut2_bitcount[2]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[0]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.418 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[0]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.684      ;
; 0.471 ; ad9866:ad9866_inst|dut2_data[10]                   ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.738      ;
; 0.472 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.738      ;
; 0.599 ; ad9866:ad9866_inst|dut2_data[9]                    ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.866      ;
; 0.599 ; ad9866:ad9866_inst|dut2_data[13]                   ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.866      ;
; 0.637 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.903      ;
; 0.682 ; counter[11]                                        ; counter[11]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.949      ;
; 0.683 ; counter[1]                                         ; counter[1]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.950      ;
; 0.683 ; counter[15]                                        ; counter[15]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.950      ;
; 0.683 ; counter[9]                                         ; counter[9]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.950      ;
; 0.684 ; counter[17]                                        ; counter[17]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.951      ;
; 0.684 ; counter[7]                                         ; counter[7]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.951      ;
; 0.685 ; counter[13]                                        ; counter[13]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.952      ;
; 0.686 ; counter[2]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.953      ;
; 0.686 ; counter[18]                                        ; counter[18]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.953      ;
; 0.686 ; ad9866:ad9866_inst|dut2_data[8]                    ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.061      ; 0.942      ;
; 0.686 ; counter[5]                                         ; counter[5]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.953      ;
; 0.687 ; counter[3]                                         ; counter[3]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.954      ;
; 0.687 ; counter[21]                                        ; counter[21]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.954      ;
; 0.687 ; counter[19]                                        ; counter[19]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.954      ;
; 0.688 ; counter[12]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.955      ;
; 0.688 ; counter[10]                                        ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.955      ;
; 0.689 ; ad9866:ad9866_inst|dut2_data[3]                    ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.956      ;
; 0.689 ; ad9866:ad9866_inst|dut2_data[4]                    ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.956      ;
; 0.689 ; counter[16]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.956      ;
; 0.689 ; counter[14]                                        ; counter[14]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.956      ;
; 0.689 ; counter[8]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.956      ;
; 0.689 ; counter[6]                                         ; counter[6]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.956      ;
; 0.690 ; counter[4]                                         ; counter[4]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.957      ;
; 0.690 ; counter[20]                                        ; counter[20]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.957      ;
; 0.690 ; ad9866:ad9866_inst|dut2_data[5]                    ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.957      ;
; 0.691 ; ad9866:ad9866_inst|dut2_data[11]                   ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.958      ;
; 0.691 ; ad9866:ad9866_inst|dut2_data[12]                   ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.958      ;
; 0.692 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.959      ;
; 0.693 ; reset_handler:reset_handler_inst|reset_counter[2]  ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.960      ;
; 0.693 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.960      ;
; 0.693 ; reset_handler:reset_handler_inst|reset_counter[18] ; reset_handler:reset_handler_inst|reset_counter[18] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.959      ;
; 0.693 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[12] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.959      ;
; 0.693 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.960      ;
; 0.694 ; reset_handler:reset_handler_inst|reset_counter[7]  ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.961      ;
; 0.694 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.961      ;
; 0.695 ; ad9866:ad9866_inst|dut2_data[7]                    ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.962      ;
; 0.695 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[15] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.961      ;
; 0.695 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[14] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.961      ;
; 0.696 ; ad9866:ad9866_inst|dut2_data[2]                    ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.963      ;
; 0.696 ; reset_handler:reset_handler_inst|reset_counter[16] ; reset_handler:reset_handler_inst|reset_counter[16] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.962      ;
; 0.697 ; reset_handler:reset_handler_inst|reset_counter[20] ; reset_handler:reset_handler_inst|reset_counter[20] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.963      ;
; 0.697 ; reset_handler:reset_handler_inst|reset_counter[17] ; reset_handler:reset_handler_inst|reset_counter[17] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.963      ;
; 0.698 ; reset_handler:reset_handler_inst|reset_counter[5]  ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.965      ;
; 0.698 ; reset_handler:reset_handler_inst|reset_counter[3]  ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.965      ;
; 0.698 ; reset_handler:reset_handler_inst|reset_counter[23] ; reset_handler:reset_handler_inst|reset_counter[23] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.964      ;
; 0.701 ; reset_handler:reset_handler_inst|reset_counter[21] ; reset_handler:reset_handler_inst|reset_counter[21] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.967      ;
; 0.701 ; reset_handler:reset_handler_inst|reset_counter[19] ; reset_handler:reset_handler_inst|reset_counter[19] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.967      ;
; 0.711 ; reset_handler:reset_handler_inst|reset_counter[22] ; reset_handler:reset_handler_inst|reset_counter[22] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.977      ;
; 0.713 ; counter[0]                                         ; counter[0]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.980      ;
; 0.715 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut1_pc[1]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.982      ;
; 0.716 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut1_pc[2]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.983      ;
; 0.717 ; reset_handler:reset_handler_inst|reset_counter[1]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.984      ;
; 0.725 ; ad9866:ad9866_inst|dut2_bitcount[3]                ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.991      ;
; 0.729 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.995      ;
; 0.735 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.001      ;
; 0.738 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.004      ;
; 0.773 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[0]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.039      ;
; 0.773 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.039      ;
; 0.830 ; ad9866:ad9866_inst|dut2_data[0]                    ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.092      ; 1.117      ;
; 0.840 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut1_pc[4]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.640      ; 1.675      ;
; 0.842 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.108      ;
; 0.850 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut1_pc[5]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.050      ; 1.095      ;
; 0.851 ; ad9866:ad9866_inst|dut2_data[6]                    ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.118      ;
; 0.853 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.119      ;
; 0.858 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.125      ;
; 0.865 ; reset_handler:reset_handler_inst|reset_counter[4]  ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.132      ;
; 0.886 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.595      ; 1.676      ;
; 0.932 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut1_pc[5]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.640      ; 1.767      ;
; 0.951 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut1_pc[4]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.640      ; 1.786      ;
; 0.956 ; ad9866:ad9866_inst|dut2_bitcount[2]                ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.222      ;
; 0.984 ; counter[11]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.092      ; 1.271      ;
; 1.002 ; counter[10]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.092      ; 1.289      ;
; 1.005 ; counter[12]                                        ; counter[13]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.272      ;
; 1.005 ; counter[9]                                         ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.272      ;
; 1.005 ; counter[2]                                         ; counter[3]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.272      ;
; 1.005 ; counter[18]                                        ; counter[19]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.272      ;
; 1.005 ; counter[15]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.272      ;
; 1.005 ; counter[1]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.272      ;
; 1.005 ; counter[14]                                        ; counter[15]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.272      ;
; 1.005 ; counter[10]                                        ; counter[11]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.272      ;
; 1.006 ; counter[6]                                         ; counter[7]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.273      ;
; 1.006 ; counter[7]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.273      ;
; 1.006 ; counter[8]                                         ; counter[9]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.273      ;
; 1.006 ; counter[16]                                        ; counter[17]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.273      ;
; 1.006 ; counter[0]                                         ; counter[1]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.273      ;
; 1.006 ; counter[17]                                        ; counter[18]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.273      ;
; 1.007 ; counter[4]                                         ; counter[5]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.274      ;
; 1.007 ; counter[20]                                        ; counter[21]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.274      ;
; 1.009 ; counter[13]                                        ; counter[14]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.276      ;
; 1.010 ; counter[5]                                         ; counter[6]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.277      ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ad9866_clk'                                                                                                                                                                                                                                                                                                                       ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                              ; To Node                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.411 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[30]                                     ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[30]                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.294      ; 0.900      ;
; 0.421 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a4                         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a4                         ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.669      ;
; 0.421 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                   ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.669      ;
; 0.421 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10                   ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.669      ;
; 0.421 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a5                         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a5                         ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.669      ;
; 0.422 ; transmitter:transmitter_inst|FirInterp8_1024:fi|we                                                                                     ; transmitter:transmitter_inst|FirInterp8_1024:fi|we                                                                                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.669      ;
; 0.422 ; transmitter:transmitter_inst|FirInterp8_1024:fi|req                                                                                    ; transmitter:transmitter_inst|FirInterp8_1024:fi|req                                                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.669      ;
; 0.422 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[1]                                                                               ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[1]                                                                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.669      ;
; 0.422 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[2]                                                                               ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[2]                                                                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.669      ;
; 0.422 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[0]                                                                               ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[0]                                                                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.669      ;
; 0.422 ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rWait                                                                           ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rWait                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.669      ;
; 0.422 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a0                         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a0                         ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.669      ;
; 0.423 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.669      ;
; 0.423 ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rRun                                                                            ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rRun                                                                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.669      ;
; 0.423 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.669      ;
; 0.424 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a10                        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a10                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                                                                                      ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                                                                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[3]                                                                                      ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[3]                                                                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; receiver:receiver_rx2_inst|firX8R8:fir2|waddr[0]                                                                                       ; receiver:receiver_rx2_inst|firX8R8:fir2|waddr[0]                                                                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; transmitter:transmitter_inst|CicInterpM5:in2|x0[15]                                                                                    ; transmitter:transmitter_inst|CicInterpM5:in2|dx0[15]                                                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.511      ; 1.130      ;
; 0.424 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a5                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a5                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a9                         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a9                         ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a3                         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a3                         ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a2                         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a2                         ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a1                         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a1                         ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.669      ;
; 0.425 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a3                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a3                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; receiver:receiver_rx_inst|firX8R8:fir2|waddr[0]                                                                                        ; receiver:receiver_rx_inst|firX8R8:fir2|waddr[0]                                                                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[1]                                                                                       ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[1]                                                                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[3]                                                                                       ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[3]                                                                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[0]                                                                               ; transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[0]                                                                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11                          ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11                          ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10                          ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10                          ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.669      ;
; 0.426 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a6                         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a6                         ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.048      ; 0.669      ;
; 0.426 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a7                         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a7                         ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.048      ; 0.669      ;
; 0.426 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a8                         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a8                         ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.048      ; 0.669      ;
; 0.438 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a1                         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|sub_parity8a[0]                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.107      ; 0.740      ;
; 0.439 ; transmitter:transmitter_inst|counter[0]                                                                                                ; transmitter:transmitter_inst|counter[0]                                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.684      ;
; 0.455 ; receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[37]                                     ; receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[37]                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.246      ; 0.896      ;
; 0.456 ; receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[32]                                     ; receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[32]                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.246      ; 0.897      ;
; 0.457 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a1                         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[1]                                                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.107      ; 0.759      ;
; 0.462 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[0]                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.113      ; 0.770      ;
; 0.469 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[0]                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|parity4                              ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.715      ;
; 0.470 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|sub_parity8a[0]                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|parity7                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.717      ;
; 0.470 ; receiver:receiver_rx_inst|cordic:cordic_inst|Z[13][0]                                                                                  ; receiver:receiver_rx_inst|cordic:cordic_inst|Z[14][2]                                                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.716      ;
; 0.471 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[16][1]                                                                           ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[17][2]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.716      ;
; 0.472 ; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[13][1]                                                                                 ; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[14][2]                                                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.716      ;
; 0.474 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|rdptr_g[1]                                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.113      ; 0.782      ;
; 0.476 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|rs_dgwp_reg[9]                                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|dffpipe_qe9:rs_bwp|dffe3a[9]                                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.722      ;
; 0.480 ; receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[38]                                     ; receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[38]                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.246      ; 0.921      ;
; 0.488 ; receiver:receiver_rx_inst|cordic:cordic_inst|Z[0][0]                                                                                   ; receiver:receiver_rx_inst|cordic:cordic_inst|Z[1][0]                                                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.736      ;
; 0.489 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[3]      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe8a[3]      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.736      ;
; 0.489 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_cql:rs_dgwp|dffpipe_1g9:dffpipe5|dffe7a[10]       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_cql:rs_dgwp|dffpipe_1g9:dffpipe5|dffe8a[10]       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.736      ;
; 0.490 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe4a[0]      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe5a[0]      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.738      ;
; 0.490 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe6a[0]      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[0]      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.738      ;
; 0.490 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe11a[0]     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|ws_dgrp_reg[0]                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.738      ;
; 0.490 ; receiver:receiver_rx_inst|cordic:cordic_inst|Z[10][0]                                                                                  ; receiver:receiver_rx_inst|cordic:cordic_inst|Z[11][0]                                                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.737      ;
; 0.490 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe8a[3]      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe9a[3]      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.737      ;
; 0.490 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe10a[3]     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe11a[3]     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.737      ;
; 0.490 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe4a[6]      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe5a[6]      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.737      ;
; 0.490 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe8a[4]      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe9a[4]      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.736      ;
; 0.490 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe4a[7]      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe5a[7]      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.737      ;
; 0.490 ; receiver:receiver_rx_inst|cordic:cordic_inst|Z[0][1]                                                                                   ; receiver:receiver_rx_inst|cordic:cordic_inst|Z[1][1]                                                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.738      ;
; 0.490 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_cql:rs_dgwp|dffpipe_1g9:dffpipe5|dffe7a[9]        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_cql:rs_dgwp|dffpipe_1g9:dffpipe5|dffe8a[9]        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.737      ;
; 0.490 ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rAddrA                                                                          ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rAddrB                                                                          ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.738      ;
; 0.491 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|parity7                            ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a0                         ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.738      ;
; 0.491 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|parity7                       ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.737      ;
; 0.491 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe7a[8] ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe8a[8] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.738      ;
; 0.491 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe8a[8] ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe9a[8] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.738      ;
; 0.491 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe5a[0]      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe6a[0]      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.739      ;
; 0.491 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[0]      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe8a[0]      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.739      ;
; 0.491 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe8a[0]      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe9a[0]      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.739      ;
; 0.491 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe9a[0]      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe10a[0]     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.739      ;
; 0.491 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe10a[0]     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe11a[0]     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.739      ;
; 0.491 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe4a[3]      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe5a[3]      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.738      ;
; 0.491 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe5a[3]      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe6a[3]      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.738      ;
; 0.491 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe6a[3]      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[3]      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.738      ;
; 0.491 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe5a[5]      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe6a[5]      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.738      ;
; 0.491 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe6a[5]      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[5]      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.738      ;
; 0.491 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe8a[5]      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe9a[5]      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.738      ;
; 0.491 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe9a[5]      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe10a[5]     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.738      ;
; 0.491 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe6a[6]      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[6]      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.738      ;
; 0.491 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[6]      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe8a[6]      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.738      ;
; 0.491 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe5a[7]      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe6a[7]      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.738      ;
; 0.491 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe5a[8]      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe6a[8]      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.738      ;
; 0.491 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe6a[8]      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[8]      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.738      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ad9866:ad9866_inst|dut1_pc[0]'                                                                                                                     ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.765 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.777      ; 5.782      ;
; 0.823 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.988      ; 6.051      ;
; 0.864 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.985      ; 6.089      ;
; 0.927 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.775      ; 5.942      ;
; 1.074 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.907      ; 6.221      ;
; 1.219 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.778      ; 6.237      ;
; 1.556 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.777      ; 6.573      ;
; 2.103 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.809      ; 7.152      ;
; 2.127 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.013      ; 7.380      ;
; 2.155 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.881      ; 7.276      ;
; 2.184 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.881      ; 7.305      ;
; 2.226 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.817      ; 7.283      ;
; 0.925 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.817      ; 5.982      ;
; 6.003 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 4.988      ; 6.251      ;
; 6.095 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 4.985      ; 6.340      ;
; 6.329 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 4.885      ; 6.474      ;
; 6.354 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.015      ; 6.629      ;
; 6.499 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 4.886      ; 6.645      ;
; 6.521 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 4.885      ; 6.666      ;
; 6.521 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 4.809      ; 6.590      ;
; 6.532 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 4.883      ; 6.675      ;
; 6.588 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.013      ; 6.861      ;
; 6.616 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 4.881      ; 6.757      ;
; 6.229 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 4.817      ; 6.306      ;
; 6.645 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 4.881      ; 6.786      ;
; 6.676 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 4.817      ; 6.753      ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx2_inst|done'                                                                                                         ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                   ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; 1.021 ; spi_slave:spi_slave_rx2_inst|rdata[40] ; rx2_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.338     ; 0.908      ;
; 1.299 ; spi_slave:spi_slave_rx2_inst|rdata[41] ; rx2_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.338     ; 1.186      ;
; 1.494 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.397     ; 0.926      ;
; 1.515 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.397     ; 0.947      ;
; 1.531 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.397     ; 0.963      ;
; 1.535 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.425     ; 0.939      ;
; 1.543 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.397     ; 0.975      ;
; 1.562 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.425     ; 0.966      ;
; 1.570 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.425     ; 0.974      ;
; 1.707 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.397     ; 1.139      ;
; 1.733 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.433     ; 1.129      ;
; 1.743 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.433     ; 1.139      ;
; 1.744 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.433     ; 1.140      ;
; 1.754 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.433     ; 1.150      ;
; 1.762 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.414     ; 1.177      ;
; 1.779 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.414     ; 1.194      ;
; 1.795 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.460     ; 1.164      ;
; 1.796 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; rx2_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.397     ; 1.228      ;
; 1.806 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.398     ; 1.237      ;
; 1.808 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; rx2_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.397     ; 1.240      ;
; 1.810 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; rx2_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.397     ; 1.242      ;
; 1.816 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.400     ; 1.245      ;
; 1.821 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; rx2_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.399     ; 1.251      ;
; 1.823 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.388     ; 1.264      ;
; 1.824 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.435     ; 1.218      ;
; 1.827 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.398     ; 1.258      ;
; 1.828 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; rx2_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.401     ; 1.256      ;
; 1.829 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.434     ; 1.224      ;
; 1.829 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; rx2_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.401     ; 1.257      ;
; 1.832 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; rx2_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.436     ; 1.225      ;
; 1.834 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; rx2_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.399     ; 1.264      ;
; 1.837 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.433     ; 1.233      ;
; 1.839 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.435     ; 1.233      ;
; 1.842 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; rx2_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.438     ; 1.233      ;
; 1.843 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; rx2_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.397     ; 1.275      ;
; 1.845 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.434     ; 1.240      ;
; 1.849 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; rx2_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.436     ; 1.242      ;
; 1.850 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.437     ; 1.242      ;
; 1.853 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.400     ; 1.282      ;
; 1.853 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; rx2_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.401     ; 1.281      ;
; 1.854 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; rx2_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.438     ; 1.245      ;
; 1.865 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.437     ; 1.257      ;
; 1.874 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.436     ; 1.267      ;
; 1.875 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; rx2_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.438     ; 1.266      ;
; 1.876 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.437     ; 1.268      ;
; 1.876 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.436     ; 1.269      ;
; 1.878 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.437     ; 1.270      ;
; 1.883 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.487     ; 1.225      ;
; 1.885 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; rx2_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.436     ; 1.278      ;
; 1.886 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.437     ; 1.278      ;
; 1.886 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; rx2_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.401     ; 1.314      ;
; 1.889 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; rx2_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.438     ; 1.280      ;
; 1.906 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; rx2_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.438     ; 1.297      ;
; 1.914 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; rx2_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.438     ; 1.305      ;
; 1.924 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; rx2_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.438     ; 1.315      ;
; 1.937 ; spi_slave:spi_slave_rx2_inst|rdata[46] ; iambic_mode[0]            ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.346     ; 1.816      ;
; 1.967 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.388     ; 1.408      ;
; 1.970 ; spi_slave:spi_slave_rx2_inst|rdata[39] ; keyer_revers              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.273     ; 1.922      ;
; 1.978 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.434     ; 1.373      ;
; 1.985 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.398     ; 1.416      ;
; 1.990 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.398     ; 1.421      ;
; 1.991 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.398     ; 1.422      ;
; 1.992 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; rx2_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.397     ; 1.424      ;
; 1.996 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; rx2_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.397     ; 1.428      ;
; 2.001 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.388     ; 1.442      ;
; 2.001 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.398     ; 1.432      ;
; 2.006 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.442     ; 1.393      ;
; 2.008 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.400     ; 1.437      ;
; 2.013 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; rx2_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.399     ; 1.443      ;
; 2.019 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.400     ; 1.448      ;
; 2.023 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; rx2_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.401     ; 1.451      ;
; 2.025 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; rx2_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.434     ; 1.420      ;
; 2.026 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; rx2_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.401     ; 1.454      ;
; 2.026 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; rx2_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.397     ; 1.458      ;
; 2.027 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.442     ; 1.414      ;
; 2.027 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.398     ; 1.458      ;
; 2.028 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.442     ; 1.415      ;
; 2.029 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; rx2_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.399     ; 1.459      ;
; 2.031 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; rx2_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.434     ; 1.426      ;
; 2.032 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.400     ; 1.461      ;
; 2.039 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; rx2_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.401     ; 1.467      ;
; 2.044 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; rx2_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.399     ; 1.474      ;
; 2.045 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.400     ; 1.474      ;
; 2.047 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.434     ; 1.442      ;
; 2.047 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.400     ; 1.476      ;
; 2.048 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.434     ; 1.443      ;
; 2.049 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; rx2_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.446     ; 1.432      ;
; 2.050 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.435     ; 1.444      ;
; 2.057 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.435     ; 1.451      ;
; 2.063 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; rx2_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.446     ; 1.446      ;
; 2.063 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; rx2_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.446     ; 1.446      ;
; 2.065 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; rx2_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.399     ; 1.495      ;
; 2.071 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; rx2_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.438     ; 1.462      ;
; 2.071 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; rx2_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.446     ; 1.454      ;
; 2.072 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; rx2_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.401     ; 1.500      ;
; 2.073 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; rx2_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.434     ; 1.468      ;
; 2.075 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; rx2_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.446     ; 1.458      ;
; 2.076 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; rx2_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.401     ; 1.504      ;
; 2.084 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.405     ; 1.508      ;
; 2.088 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.405     ; 1.512      ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx_inst|done'                                                                                                        ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                   ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; 1.035 ; spi_slave:spi_slave_rx_inst|rdata[27] ; tx_iq[27]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.284     ; 0.976      ;
; 1.038 ; spi_slave:spi_slave_rx_inst|rdata[24] ; tx_iq[24]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.284     ; 0.979      ;
; 1.041 ; spi_slave:spi_slave_rx_inst|rdata[23] ; tx_iq[23]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.284     ; 0.982      ;
; 1.057 ; spi_slave:spi_slave_rx_inst|rdata[26] ; tx_iq[26]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.284     ; 0.998      ;
; 1.060 ; spi_slave:spi_slave_rx_inst|rdata[25] ; tx_iq[25]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.284     ; 1.001      ;
; 1.217 ; spi_slave:spi_slave_rx_inst|rdata[33] ; tx_gain[1]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.279     ; 1.163      ;
; 1.228 ; spi_slave:spi_slave_rx_inst|rdata[21] ; tx_iq[21]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.272     ; 1.181      ;
; 1.244 ; spi_slave:spi_slave_rx_inst|rdata[19] ; tx_iq[19]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.269     ; 1.200      ;
; 1.247 ; spi_slave:spi_slave_rx_inst|rdata[20] ; tx_iq[20]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.269     ; 1.203      ;
; 1.254 ; spi_slave:spi_slave_rx_inst|rdata[16] ; tx_iq[16]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.242     ; 1.237      ;
; 1.258 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.242     ; 1.241      ;
; 1.260 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; tx_iq[5]                  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.592     ; 0.893      ;
; 1.277 ; spi_slave:spi_slave_rx_inst|rdata[38] ; cw_fpga                   ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.300     ; 1.202      ;
; 1.297 ; spi_slave:spi_slave_rx_inst|rdata[18] ; tx_iq[18]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.269     ; 1.253      ;
; 1.353 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.231     ; 1.347      ;
; 1.373 ; spi_slave:spi_slave_rx_inst|rdata[37] ; rx_gain[5]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.279     ; 1.319      ;
; 1.378 ; spi_slave:spi_slave_rx_inst|rdata[40] ; rx1_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.270     ; 1.333      ;
; 1.402 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.253     ; 1.374      ;
; 1.405 ; spi_slave:spi_slave_rx_inst|rdata[35] ; rx_gain[3]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.279     ; 1.351      ;
; 1.410 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.242     ; 1.393      ;
; 1.413 ; spi_slave:spi_slave_rx_inst|rdata[37] ; tx_gain[5]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.279     ; 1.359      ;
; 1.421 ; spi_slave:spi_slave_rx_inst|rdata[17] ; tx_iq[17]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.269     ; 1.377      ;
; 1.423 ; spi_slave:spi_slave_rx_inst|rdata[15] ; tx_iq[15]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.240     ; 1.408      ;
; 1.430 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.242     ; 1.413      ;
; 1.432 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; tx_iq[9]                  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.239     ; 1.418      ;
; 1.441 ; spi_slave:spi_slave_rx_inst|rdata[11] ; tx_iq[11]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.239     ; 1.427      ;
; 1.457 ; spi_slave:spi_slave_rx_inst|rdata[35] ; tx_gain[3]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.279     ; 1.403      ;
; 1.460 ; spi_slave:spi_slave_rx_inst|rdata[41] ; rx1_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.270     ; 1.415      ;
; 1.482 ; spi_slave:spi_slave_rx_inst|rdata[28] ; tx_iq[28]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.298     ; 1.409      ;
; 1.489 ; spi_slave:spi_slave_rx_inst|rdata[33] ; rx_gain[1]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.279     ; 1.435      ;
; 1.491 ; spi_slave:spi_slave_rx_inst|rdata[29] ; tx_iq[29]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.298     ; 1.418      ;
; 1.498 ; spi_slave:spi_slave_rx_inst|rdata[31] ; tx_iq[31]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.298     ; 1.425      ;
; 1.506 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.747      ; 2.478      ;
; 1.508 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; tx_iq[0]                  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.747      ; 2.480      ;
; 1.571 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; tx_iq[1]                  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.593     ; 1.203      ;
; 1.572 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.269     ; 1.528      ;
; 1.590 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; tx_iq[4]                  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.593     ; 1.222      ;
; 1.601 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; tx_iq[8]                  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.280     ; 1.546      ;
; 1.602 ; spi_slave:spi_slave_rx_inst|rdata[12] ; tx_iq[12]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.239     ; 1.588      ;
; 1.611 ; spi_slave:spi_slave_rx_inst|rdata[10] ; tx_iq[10]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.239     ; 1.597      ;
; 1.624 ; spi_slave:spi_slave_rx_inst|rdata[30] ; tx_iq[30]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.298     ; 1.551      ;
; 1.661 ; spi_slave:spi_slave_rx_inst|rdata[14] ; tx_iq[14]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.242     ; 1.644      ;
; 1.672 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.231     ; 1.666      ;
; 1.677 ; spi_slave:spi_slave_rx_inst|rdata[13] ; tx_iq[13]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.231     ; 1.671      ;
; 1.685 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.231     ; 1.679      ;
; 1.687 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.231     ; 1.681      ;
; 1.695 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.371     ; 1.153      ;
; 1.696 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.231     ; 1.690      ;
; 1.704 ; spi_slave:spi_slave_rx_inst|rdata[36] ; tx_gain[4]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.267     ; 1.662      ;
; 1.706 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.272     ; 1.659      ;
; 1.712 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.371     ; 1.170      ;
; 1.716 ; spi_slave:spi_slave_rx_inst|rdata[34] ; tx_gain[2]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.267     ; 1.674      ;
; 1.716 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.242     ; 1.699      ;
; 1.722 ; spi_slave:spi_slave_rx_inst|rdata[22] ; tx_iq[22]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.280     ; 1.667      ;
; 1.725 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.272     ; 1.678      ;
; 1.730 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.371     ; 1.188      ;
; 1.731 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.581     ; 1.375      ;
; 1.732 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.371     ; 1.190      ;
; 1.735 ; spi_slave:spi_slave_rx_inst|rdata[32] ; tx_gain[0]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.279     ; 1.681      ;
; 1.741 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.268     ; 1.698      ;
; 1.747 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.581     ; 1.391      ;
; 1.747 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.581     ; 1.391      ;
; 1.750 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.371     ; 1.208      ;
; 1.751 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.371     ; 1.209      ;
; 1.755 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.362     ; 1.222      ;
; 1.755 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.371     ; 1.213      ;
; 1.755 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.269     ; 1.711      ;
; 1.758 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.371     ; 1.216      ;
; 1.770 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; tx_iq[7]                  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.581     ; 1.414      ;
; 1.772 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.403     ; 1.198      ;
; 1.775 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.269     ; 1.731      ;
; 1.780 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.269     ; 1.736      ;
; 1.782 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.268     ; 1.739      ;
; 1.797 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.581     ; 1.441      ;
; 1.804 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; tx_iq[2]                  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.589     ; 1.440      ;
; 1.812 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; tx_iq[3]                  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.593     ; 1.444      ;
; 1.815 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.581     ; 1.459      ;
; 1.841 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.581     ; 1.485      ;
; 1.886 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.268     ; 1.843      ;
; 1.901 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.272     ; 1.854      ;
; 1.906 ; spi_slave:spi_slave_rx_inst|rdata[32] ; rx_gain[0]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.279     ; 1.852      ;
; 1.907 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.231     ; 1.901      ;
; 1.982 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.362     ; 1.449      ;
; 1.984 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.268     ; 1.941      ;
; 1.987 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.362     ; 1.454      ;
; 1.990 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.272     ; 1.943      ;
; 1.992 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.362     ; 1.459      ;
; 2.020 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.362     ; 1.487      ;
; 2.022 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.362     ; 1.489      ;
; 2.025 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.242     ; 2.008      ;
; 2.030 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.362     ; 1.497      ;
; 2.031 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.383     ; 1.477      ;
; 2.032 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.581     ; 1.676      ;
; 2.032 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.382     ; 1.479      ;
; 2.049 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.378     ; 1.500      ;
; 2.051 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.373     ; 1.507      ;
; 2.051 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.362     ; 1.518      ;
; 2.056 ; spi_slave:spi_slave_rx_inst|rdata[36] ; rx_gain[4]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.267     ; 2.014      ;
; 2.056 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.408     ; 1.477      ;
; 2.056 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.712     ; 1.173      ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'virt_ad9866_txclk'                                                                   ;
+--------+-----------+-----------------+--------------+-------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node         ; Launch Clock ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------+--------------+-------------------+--------------+------------+------------+
; 11.181 ; DACDp[7]  ; ad9866_adio[7]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.178     ; 2.813      ;
; 11.237 ; DACDp[4]  ; ad9866_adio[4]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.058     ; 2.989      ;
; 11.237 ; DACDp[3]  ; ad9866_adio[3]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.058     ; 2.989      ;
; 11.240 ; DACDp[1]  ; ad9866_adio[1]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.061     ; 2.989      ;
; 11.259 ; DACDp[2]  ; ad9866_adio[2]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.080     ; 2.989      ;
; 11.319 ; DACDp[9]  ; ad9866_adio[9]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.140     ; 2.989      ;
; 11.357 ; DACDp[8]  ; ad9866_adio[8]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.178     ; 2.989      ;
; 11.362 ; DACDp[5]  ; ad9866_adio[5]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.183     ; 2.989      ;
; 11.362 ; DACDp[6]  ; ad9866_adio[6]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.183     ; 2.989      ;
; 11.626 ; DACDp[11] ; ad9866_adio[11] ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.447     ; 2.989      ;
; 13.128 ; DACDp[0]  ; ad9866_adio[0]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -2.771     ; 5.167      ;
; 13.706 ; DACDp[10] ; ad9866_adio[10] ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.349     ; 5.167      ;
+--------+-----------+-----------------+--------------+-------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'spi_sck'                                                                                                                                   ;
+-------+-----------------------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.588 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[0]   ; clk_10mhz    ; spi_sck     ; 5.000        ; -0.367     ; 3.902      ;
; 0.742 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|done      ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.274      ; 3.524      ;
; 0.861 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|nb[2]     ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.385      ; 3.516      ;
; 0.861 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|nb[0]     ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.385      ; 3.516      ;
; 0.861 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|nb[1]     ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.385      ; 3.516      ;
; 0.861 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|nb[6]     ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.385      ; 3.516      ;
; 0.861 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|nb[5]     ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.385      ; 3.516      ;
; 0.861 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|nb[3]     ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.385      ; 3.516      ;
; 0.861 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|nb[4]     ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.385      ; 3.516      ;
; 0.978 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[8]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.510      ; 3.524      ;
; 0.978 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[7]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.510      ; 3.524      ;
; 0.978 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[31]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.510      ; 3.524      ;
; 0.978 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[12]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.510      ; 3.524      ;
; 0.978 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[9]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.510      ; 3.524      ;
; 0.978 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[10]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.510      ; 3.524      ;
; 0.978 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[32]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.510      ; 3.524      ;
; 0.978 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[11]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.510      ; 3.524      ;
; 0.978 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[33]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.510      ; 3.524      ;
; 1.003 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[44]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.518      ; 3.507      ;
; 1.003 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[0]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.518      ; 3.507      ;
; 1.003 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[45]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.518      ; 3.507      ;
; 1.003 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[38]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.518      ; 3.507      ;
; 1.003 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[35]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.518      ; 3.507      ;
; 1.003 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[34]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.518      ; 3.507      ;
; 1.003 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[36]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.518      ; 3.507      ;
; 1.003 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[37]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.518      ; 3.507      ;
; 1.009 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.543      ; 3.526      ;
; 1.009 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.543      ; 3.526      ;
; 1.009 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.543      ; 3.526      ;
; 1.009 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.543      ; 3.526      ;
; 1.009 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.543      ; 3.526      ;
; 1.009 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.543      ; 3.526      ;
; 1.009 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.543      ; 3.526      ;
; 1.009 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.543      ; 3.526      ;
; 1.009 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.543      ; 3.526      ;
; 1.009 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.543      ; 3.526      ;
; 1.009 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.543      ; 3.526      ;
; 1.009 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.543      ; 3.526      ;
; 1.009 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.543      ; 3.526      ;
; 1.028 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[46]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.560      ; 3.524      ;
; 1.028 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[14]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.560      ; 3.524      ;
; 1.028 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[15]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.560      ; 3.524      ;
; 1.028 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[16]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.560      ; 3.524      ;
; 1.028 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[17]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.560      ; 3.524      ;
; 1.028 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[18]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.560      ; 3.524      ;
; 1.028 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[19]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.560      ; 3.524      ;
; 1.028 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[20]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.560      ; 3.524      ;
; 1.028 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[21]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.560      ; 3.524      ;
; 1.028 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[22]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.560      ; 3.524      ;
; 1.028 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[23]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.560      ; 3.524      ;
; 1.045 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[39] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.560      ; 3.507      ;
; 1.045 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.580      ; 3.527      ;
; 1.045 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.580      ; 3.527      ;
; 1.045 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.580      ; 3.527      ;
; 1.045 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[32] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.580      ; 3.527      ;
; 1.045 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[33] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.580      ; 3.527      ;
; 1.045 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.580      ; 3.527      ;
; 1.045 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[34] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.560      ; 3.507      ;
; 1.045 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[35] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.560      ; 3.507      ;
; 1.045 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[36] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.560      ; 3.507      ;
; 1.045 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[37] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.560      ; 3.507      ;
; 1.045 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[38] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.560      ; 3.507      ;
; 1.045 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.560      ; 3.507      ;
; 1.045 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.580      ; 3.527      ;
; 1.045 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.580      ; 3.527      ;
; 1.045 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.560      ; 3.507      ;
; 1.045 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.580      ; 3.527      ;
; 1.045 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.580      ; 3.527      ;
; 1.045 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.580      ; 3.527      ;
; 1.056 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[42] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.588      ; 3.524      ;
; 1.056 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[43] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.588      ; 3.524      ;
; 1.056 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.588      ; 3.524      ;
; 1.056 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.588      ; 3.524      ;
; 1.056 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.588      ; 3.524      ;
; 1.056 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.588      ; 3.524      ;
; 1.056 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.588      ; 3.524      ;
; 1.061 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[43]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.576      ; 3.507      ;
; 1.061 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[42]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.576      ; 3.507      ;
; 1.061 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[40]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.576      ; 3.507      ;
; 1.061 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[39]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.576      ; 3.507      ;
; 1.061 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[41]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.576      ; 3.507      ;
; 1.061 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[1]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.576      ; 3.507      ;
; 1.061 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[2]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.576      ; 3.507      ;
; 1.061 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[3]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.576      ; 3.507      ;
; 1.061 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[4]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.576      ; 3.507      ;
; 1.061 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[5]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.576      ; 3.507      ;
; 1.061 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[6]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.576      ; 3.507      ;
; 1.091 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[44] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.606      ; 3.507      ;
; 1.091 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[40] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.606      ; 3.507      ;
; 1.091 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[41] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.606      ; 3.507      ;
; 1.091 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.606      ; 3.507      ;
; 1.101 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[46] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.633      ; 3.524      ;
; 1.101 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[47] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.633      ; 3.524      ;
; 1.101 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[45] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.633      ; 3.524      ;
; 1.101 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.633      ; 3.524      ;
; 1.101 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.633      ; 3.524      ;
; 1.128 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|nb[1]      ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.646      ; 3.510      ;
; 1.128 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|nb[5]      ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.646      ; 3.510      ;
; 1.128 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|nb[4]      ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.646      ; 3.510      ;
; 1.128 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|nb[0]      ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.646      ; 3.510      ;
+-------+-----------------------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clk_10mhz'                                                                                                                                 ;
+--------+-----------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 95.840 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|sclk               ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.107     ; 3.928      ;
; 95.840 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[15]      ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.106     ; 3.929      ;
; 96.303 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|sen_n              ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.147      ; 3.719      ;
; 96.402 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[2]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.074     ; 3.526      ;
; 96.402 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[3]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.074     ; 3.526      ;
; 96.402 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[4]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.074     ; 3.526      ;
; 96.402 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[5]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.074     ; 3.526      ;
; 96.402 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[6]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.074     ; 3.526      ;
; 96.402 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[7]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.074     ; 3.526      ;
; 96.402 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[8]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.074     ; 3.526      ;
; 96.403 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[0]         ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.091     ; 3.508      ;
; 96.403 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[2]         ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.091     ; 3.508      ;
; 96.403 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[9]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.085     ; 3.514      ;
; 96.403 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[1]         ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.091     ; 3.508      ;
; 96.403 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[14]      ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.085     ; 3.514      ;
; 96.403 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[10]      ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.085     ; 3.514      ;
; 96.403 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[11]      ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.085     ; 3.514      ;
; 96.403 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[12]      ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.085     ; 3.514      ;
; 96.403 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[13]      ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.085     ; 3.514      ;
; 96.404 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_bitcount[3]   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.092     ; 3.506      ;
; 96.404 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_bitcount[1]   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.092     ; 3.506      ;
; 96.404 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_bitcount[2]   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.092     ; 3.506      ;
; 96.404 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|sclk~_Duplicate_1  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.092     ; 3.506      ;
; 96.404 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_bitcount[0]   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.092     ; 3.506      ;
; 96.404 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_state.1       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.092     ; 3.506      ;
; 96.665 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|sen_n~_Duplicate_1 ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.163      ; 3.500      ;
; 96.887 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[0]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.411      ; 3.526      ;
; 96.887 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[1]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.411      ; 3.526      ;
; 96.904 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[4]         ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.410      ; 3.508      ;
; 96.904 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[3]         ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.410      ; 3.508      ;
; 96.904 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[5]         ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.410      ; 3.508      ;
+--------+-----------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'spi_sck'                                                                                                                                   ;
+-------+-----------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.721 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.202      ; 3.148      ;
; 1.721 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.202      ; 3.148      ;
; 1.721 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.202      ; 3.148      ;
; 1.721 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.202      ; 3.148      ;
; 1.721 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.202      ; 3.148      ;
; 1.721 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.202      ; 3.148      ;
; 1.721 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.202      ; 3.148      ;
; 1.781 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|done      ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.151      ; 3.157      ;
; 1.804 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[20]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.118      ; 3.147      ;
; 1.804 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[25]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.118      ; 3.147      ;
; 1.804 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[16]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.118      ; 3.147      ;
; 1.804 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[19]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.118      ; 3.147      ;
; 1.804 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[29]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.118      ; 3.147      ;
; 1.804 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[30]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.118      ; 3.147      ;
; 1.804 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[28]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.118      ; 3.147      ;
; 1.804 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[27]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.118      ; 3.147      ;
; 1.804 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[26]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.118      ; 3.147      ;
; 1.804 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[17]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.118      ; 3.147      ;
; 1.804 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[22]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.118      ; 3.147      ;
; 1.804 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[18]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.118      ; 3.147      ;
; 1.804 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[23]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.118      ; 3.147      ;
; 1.804 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[24]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.118      ; 3.147      ;
; 1.804 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[31]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.118      ; 3.147      ;
; 1.804 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[21]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.118      ; 3.147      ;
; 1.806 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[4]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.117      ; 3.148      ;
; 1.806 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[9]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.117      ; 3.148      ;
; 1.806 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[0]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.117      ; 3.148      ;
; 1.806 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[3]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.117      ; 3.148      ;
; 1.806 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[13]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.117      ; 3.148      ;
; 1.806 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[14]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.117      ; 3.148      ;
; 1.806 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[12]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.117      ; 3.148      ;
; 1.806 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[11]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.117      ; 3.148      ;
; 1.806 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[10]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.117      ; 3.148      ;
; 1.806 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[1]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.117      ; 3.148      ;
; 1.806 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[6]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.117      ; 3.148      ;
; 1.806 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[2]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.117      ; 3.148      ;
; 1.806 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[7]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.117      ; 3.148      ;
; 1.806 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[8]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.117      ; 3.148      ;
; 1.806 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[5]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.117      ; 3.148      ;
; 1.806 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[15]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.117      ; 3.148      ;
; 1.808 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[15]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.114      ; 3.147      ;
; 1.808 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[8]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.114      ; 3.147      ;
; 1.808 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[9]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.114      ; 3.147      ;
; 1.808 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[13]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.114      ; 3.147      ;
; 1.808 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[14]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.114      ; 3.147      ;
; 1.808 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[10]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.114      ; 3.147      ;
; 1.808 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[12]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.114      ; 3.147      ;
; 1.808 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[11]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.114      ; 3.147      ;
; 1.810 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[17]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.114      ; 3.149      ;
; 1.810 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[18]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.114      ; 3.149      ;
; 1.810 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[19]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.114      ; 3.149      ;
; 1.810 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[20]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.114      ; 3.149      ;
; 1.810 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[21]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.114      ; 3.149      ;
; 1.810 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[22]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.114      ; 3.149      ;
; 1.810 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[23]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.114      ; 3.149      ;
; 1.810 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[24]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.114      ; 3.149      ;
; 1.810 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[25]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.114      ; 3.149      ;
; 1.810 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[26]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.114      ; 3.149      ;
; 1.810 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[27]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.114      ; 3.149      ;
; 1.810 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[16]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.114      ; 3.149      ;
; 1.816 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[32]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.104      ; 3.145      ;
; 1.816 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[33]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.104      ; 3.145      ;
; 1.816 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[34]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.104      ; 3.145      ;
; 1.816 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[35]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.104      ; 3.145      ;
; 1.816 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[36]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.104      ; 3.145      ;
; 1.816 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[37]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.104      ; 3.145      ;
; 1.816 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[38]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.104      ; 3.145      ;
; 1.816 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[39]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.104      ; 3.145      ;
; 1.816 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[40]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.104      ; 3.145      ;
; 1.816 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[41]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.104      ; 3.145      ;
; 1.816 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[42]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.104      ; 3.145      ;
; 1.816 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[43]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.104      ; 3.145      ;
; 1.816 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[44]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.104      ; 3.145      ;
; 1.816 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[45]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.104      ; 3.145      ;
; 1.830 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[32]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.094      ; 3.149      ;
; 1.830 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[37]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.094      ; 3.149      ;
; 1.830 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[31]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.094      ; 3.149      ;
; 1.830 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[28]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.094      ; 3.149      ;
; 1.830 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[29]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.094      ; 3.149      ;
; 1.830 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[30]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.094      ; 3.149      ;
; 1.838 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[34]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.087      ; 3.150      ;
; 1.838 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[33]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.087      ; 3.150      ;
; 1.838 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[35]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.087      ; 3.150      ;
; 1.838 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[40]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.087      ; 3.150      ;
; 1.838 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[36]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.087      ; 3.150      ;
; 1.838 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[38]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.087      ; 3.150      ;
; 1.838 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[39]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.087      ; 3.150      ;
; 1.886 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[30] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.058      ; 3.169      ;
; 1.886 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[28] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.058      ; 3.169      ;
; 1.886 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[27] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.058      ; 3.169      ;
; 1.886 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[26] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.058      ; 3.169      ;
; 1.886 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[29] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.058      ; 3.169      ;
; 1.894 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[13] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.050      ; 3.169      ;
; 1.894 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[24] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.050      ; 3.169      ;
; 1.894 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[25] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.050      ; 3.169      ;
; 1.938 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[0]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.985      ; 3.148      ;
; 1.938 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[1]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.985      ; 3.148      ;
; 1.938 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[2]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.985      ; 3.148      ;
; 1.938 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[3]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.985      ; 3.148      ;
; 1.938 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[4]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.985      ; 3.148      ;
+-------+-----------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clk_10mhz'                                                                                                                                 ;
+-------+-----------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.331 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[3]         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.621      ; 3.147      ;
; 2.331 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[5]         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.621      ; 3.147      ;
; 2.331 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[4]         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.621      ; 3.147      ;
; 2.400 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[0]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.575      ; 3.170      ;
; 2.400 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[1]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.575      ; 3.170      ;
; 2.584 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|sen_n~_Duplicate_1 ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.363      ; 3.142      ;
; 2.866 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|sen_n              ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.326      ; 3.300      ;
; 2.899 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[2]         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.053      ; 3.147      ;
; 2.899 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[1]         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.053      ; 3.147      ;
; 2.899 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[0]         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.053      ; 3.147      ;
; 2.900 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_bitcount[1]   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.051      ; 3.146      ;
; 2.900 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_bitcount[3]   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.051      ; 3.146      ;
; 2.900 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_bitcount[2]   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.051      ; 3.146      ;
; 2.900 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|sclk~_Duplicate_1  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.051      ; 3.146      ;
; 2.900 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_bitcount[0]   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.051      ; 3.146      ;
; 2.900 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_state.1       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.051      ; 3.146      ;
; 2.905 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[5]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 3.170      ;
; 2.905 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[2]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 3.170      ;
; 2.905 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[8]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 3.170      ;
; 2.905 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[3]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 3.170      ;
; 2.905 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[7]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 3.170      ;
; 2.905 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[4]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 3.170      ;
; 2.905 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[6]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 3.170      ;
; 2.906 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[9]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.059      ; 3.160      ;
; 2.906 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[11]      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.059      ; 3.160      ;
; 2.906 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[13]      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.059      ; 3.160      ;
; 2.906 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[14]      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.059      ; 3.160      ;
; 2.906 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[12]      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.059      ; 3.160      ;
; 2.906 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[10]      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.059      ; 3.160      ;
; 3.460 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|sclk               ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.047      ; 3.615      ;
; 3.460 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[15]      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.048      ; 3.616      ;
+-------+-----------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 47
Shortest Synchronizer Chain: 8 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 94.537 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                      ;
+-------------------------------------------------------------+-----------+---------------+
; Clock                                                       ; Slack     ; End Point TNS ;
+-------------------------------------------------------------+-----------+---------------+
; spi_sck                                                     ; 0.573     ; 0.000         ;
; ad9866_clk                                                  ; 2.295     ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done                           ; 2.449     ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done                            ; 2.718     ; 0.000         ;
; ad9866:ad9866_inst|dut1_pc[0]                               ; 3.107     ; 0.000         ;
; virt_ad9866_txclk                                           ; 10.541    ; 0.000         ;
; clk_10mhz                                                   ; 96.027    ; 0.000         ;
; spi_ce0                                                     ; 2497.800  ; 0.000         ;
; spi_ce1                                                     ; 2498.057  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2602.028  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33330.370 ; 0.000         ;
+-------------------------------------------------------------+-----------+---------------+


+-------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                   ;
+-------------------------------------------------------------+-------+---------------+
; Clock                                                       ; Slack ; End Point TNS ;
+-------------------------------------------------------------+-------+---------------+
; spi_ce1                                                     ; 0.097 ; 0.000         ;
; spi_ce0                                                     ; 0.118 ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.153 ; 0.000         ;
; spi_sck                                                     ; 0.153 ; 0.000         ;
; ad9866_clk                                                  ; 0.162 ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.186 ; 0.000         ;
; clk_10mhz                                                   ; 0.186 ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done                            ; 0.270 ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done                           ; 0.272 ; 0.000         ;
; ad9866:ad9866_inst|dut1_pc[0]                               ; 0.305 ; 0.000         ;
; virt_ad9866_txclk                                           ; 8.988 ; 0.000         ;
+-------------------------------------------------------------+-------+---------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+-----------+--------+------------------+
; Clock     ; Slack  ; End Point TNS    ;
+-----------+--------+------------------+
; spi_sck   ; 2.189  ; 0.000            ;
; clk_10mhz ; 97.970 ; 0.000            ;
+-----------+--------+------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+-----------+-------+------------------+
; Clock     ; Slack ; End Point TNS    ;
+-----------+-------+------------------+
; spi_sck   ; 0.291 ; 0.000            ;
; clk_10mhz ; 1.137 ; 0.000            ;
+-----------+-------+------------------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                        ;
+-------------------------------------------------------------+-----------+---------------+
; Clock                                                       ; Slack     ; End Point TNS ;
+-------------------------------------------------------------+-----------+---------------+
; ad9866_rxclk                                                ; 2.563     ; 0.000         ;
; ad9866_txclk                                                ; 2.563     ; 0.000         ;
; ad9866:ad9866_inst|dut1_pc[0]                               ; 4.752     ; 0.000         ;
; ad9866_clk                                                  ; 5.431     ; 0.000         ;
; spi_sck                                                     ; 30.976    ; 0.000         ;
; clk_10mhz                                                   ; 49.184    ; 0.000         ;
; spi_ce0                                                     ; 1249.027  ; 0.000         ;
; spi_ce1                                                     ; 1249.032  ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done                            ; 1249.666  ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done                           ; 1249.683  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2603.669  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 16666.202 ; 0.000         ;
+-------------------------------------------------------------+-----------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'spi_sck'                                                                                            ;
+-------+-----------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.573 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|done       ; spi_ce0      ; spi_sck     ; 2.000        ; 1.524      ; 2.928      ;
; 0.583 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|done      ; spi_ce1      ; spi_sck     ; 2.000        ; 1.195      ; 2.589      ;
; 0.624 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[3]     ; spi_ce1      ; spi_sck     ; 2.000        ; 1.256      ; 2.609      ;
; 0.624 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[0]     ; spi_ce1      ; spi_sck     ; 2.000        ; 1.256      ; 2.609      ;
; 0.624 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[1]     ; spi_ce1      ; spi_sck     ; 2.000        ; 1.256      ; 2.609      ;
; 0.624 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[2]     ; spi_ce1      ; spi_sck     ; 2.000        ; 1.256      ; 2.609      ;
; 0.624 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[4]     ; spi_ce1      ; spi_sck     ; 2.000        ; 1.256      ; 2.609      ;
; 0.624 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[5]     ; spi_ce1      ; spi_sck     ; 2.000        ; 1.256      ; 2.609      ;
; 0.624 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[6]     ; spi_ce1      ; spi_sck     ; 2.000        ; 1.256      ; 2.609      ;
; 0.643 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[3]      ; spi_ce0      ; spi_sck     ; 2.000        ; 1.433      ; 2.767      ;
; 0.643 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[5]      ; spi_ce0      ; spi_sck     ; 2.000        ; 1.433      ; 2.767      ;
; 0.643 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[4]      ; spi_ce0      ; spi_sck     ; 2.000        ; 1.433      ; 2.767      ;
; 0.643 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[6]      ; spi_ce0      ; spi_sck     ; 2.000        ; 1.433      ; 2.767      ;
; 0.643 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[2]      ; spi_ce0      ; spi_sck     ; 2.000        ; 1.433      ; 2.767      ;
; 0.643 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[0]      ; spi_ce0      ; spi_sck     ; 2.000        ; 1.433      ; 2.767      ;
; 0.643 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[1]      ; spi_ce0      ; spi_sck     ; 2.000        ; 1.433      ; 2.767      ;
; 0.833 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[30] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.399      ; 2.543      ;
; 0.833 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.401      ; 2.545      ;
; 0.833 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[27] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.399      ; 2.543      ;
; 0.833 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.401      ; 2.545      ;
; 0.833 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[32] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.399      ; 2.543      ;
; 0.833 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[28] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.399      ; 2.543      ;
; 0.833 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[33] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.399      ; 2.543      ;
; 0.833 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[42] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.401      ; 2.545      ;
; 0.833 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.399      ; 2.543      ;
; 0.833 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.399      ; 2.543      ;
; 0.833 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.401      ; 2.545      ;
; 0.833 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[43] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.401      ; 2.545      ;
; 0.833 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[10] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.399      ; 2.543      ;
; 0.833 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[12] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.399      ; 2.543      ;
; 0.833 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.401      ; 2.545      ;
; 0.833 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.401      ; 2.545      ;
; 0.833 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[31] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.399      ; 2.543      ;
; 0.833 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[29] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.399      ; 2.543      ;
; 0.854 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.401      ; 2.524      ;
; 0.854 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[44] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.401      ; 2.524      ;
; 0.854 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[41] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.401      ; 2.524      ;
; 0.854 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[40] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.401      ; 2.524      ;
; 0.858 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[24] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.386      ; 2.505      ;
; 0.858 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[16] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.386      ; 2.505      ;
; 0.858 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[23] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.386      ; 2.505      ;
; 0.858 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[25] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.386      ; 2.505      ;
; 0.858 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[22] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.386      ; 2.505      ;
; 0.858 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[21] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.386      ; 2.505      ;
; 0.858 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[20] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.386      ; 2.505      ;
; 0.858 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[26] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.386      ; 2.505      ;
; 0.858 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[11] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.386      ; 2.505      ;
; 0.858 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[13] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.386      ; 2.505      ;
; 0.858 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[14] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.386      ; 2.505      ;
; 0.858 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[17] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.386      ; 2.505      ;
; 0.858 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[19] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.386      ; 2.505      ;
; 0.873 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[35] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.376      ; 2.480      ;
; 0.873 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[36] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.376      ; 2.480      ;
; 0.873 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[34] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.376      ; 2.480      ;
; 0.873 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[38] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.376      ; 2.480      ;
; 0.873 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.376      ; 2.480      ;
; 0.873 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.376      ; 2.480      ;
; 0.873 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[37] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.376      ; 2.480      ;
; 0.873 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[39] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.376      ; 2.480      ;
; 0.877 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[15] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.400      ; 2.500      ;
; 0.877 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[18] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.400      ; 2.500      ;
; 0.877 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[45] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.400      ; 2.500      ;
; 0.877 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[46] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.400      ; 2.500      ;
; 0.877 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[47] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.400      ; 2.500      ;
; 1.167 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[33]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.369      ; 2.179      ;
; 1.167 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[32]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.369      ; 2.179      ;
; 1.167 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[31]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.369      ; 2.179      ;
; 1.167 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[8]   ; spi_ce1      ; spi_sck     ; 2.000        ; 1.369      ; 2.179      ;
; 1.167 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[9]   ; spi_ce1      ; spi_sck     ; 2.000        ; 1.369      ; 2.179      ;
; 1.167 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[7]   ; spi_ce1      ; spi_sck     ; 2.000        ; 1.369      ; 2.179      ;
; 1.167 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[10]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.369      ; 2.179      ;
; 1.167 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[12]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.369      ; 2.179      ;
; 1.167 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[11]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.369      ; 2.179      ;
; 1.278 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[29]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.486      ; 2.185      ;
; 1.278 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[30]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.486      ; 2.185      ;
; 1.278 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[28]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.486      ; 2.185      ;
; 1.278 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[27]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.486      ; 2.185      ;
; 1.278 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[26]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.486      ; 2.185      ;
; 1.328 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[35]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.361      ; 2.010      ;
; 1.328 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[34]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.361      ; 2.010      ;
; 1.328 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[44]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.361      ; 2.010      ;
; 1.328 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[0]   ; spi_ce1      ; spi_sck     ; 2.000        ; 1.361      ; 2.010      ;
; 1.328 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[36]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.361      ; 2.010      ;
; 1.328 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[38]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.361      ; 2.010      ;
; 1.328 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[45]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.361      ; 2.010      ;
; 1.328 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[37]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.361      ; 2.010      ;
; 1.345 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[31]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.509      ; 2.141      ;
; 1.345 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[30]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.509      ; 2.141      ;
; 1.345 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[29]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.509      ; 2.141      ;
; 1.345 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[28]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.509      ; 2.141      ;
; 1.345 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[32]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.509      ; 2.141      ;
; 1.345 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[37]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.509      ; 2.141      ;
; 1.350 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[4]   ; spi_ce1      ; spi_sck     ; 2.000        ; 1.388      ; 2.015      ;
; 1.350 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[43]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.388      ; 2.015      ;
; 1.350 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[3]   ; spi_ce1      ; spi_sck     ; 2.000        ; 1.388      ; 2.015      ;
; 1.350 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[42]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.388      ; 2.015      ;
; 1.350 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[6]   ; spi_ce1      ; spi_sck     ; 2.000        ; 1.388      ; 2.015      ;
; 1.350 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[41]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.388      ; 2.015      ;
; 1.350 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[2]   ; spi_ce1      ; spi_sck     ; 2.000        ; 1.388      ; 2.015      ;
; 1.350 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[39]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.388      ; 2.015      ;
+-------+-----------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ad9866_clk'                                                                                                                                                                            ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------+-------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                      ; Launch Clock      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------+-------------------+-------------+--------------+------------+------------+
; 2.295 ; ad9866_adio[0]                                                    ; adcpipe[0][0]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.618      ; 2.330      ;
; 2.489 ; ad9866_adio[2]                                                    ; adcpipe[0][2]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.618      ; 2.136      ;
; 2.514 ; ad9866_adio[3]                                                    ; adcpipe[0][3]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.618      ; 2.111      ;
; 2.649 ; ad9866_adio[9]                                                    ; adcpipe[0][9]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.671      ; 2.029      ;
; 2.754 ; ad9866_adio[5]                                                    ; adcpipe[0][5]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.582      ; 1.835      ;
; 2.771 ; ad9866_adio[10]                                                   ; adcpipe[0][10]                                               ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.618      ; 1.854      ;
; 2.781 ; ad9866_adio[4]                                                    ; adcpipe[0][4]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.639      ; 1.865      ;
; 2.785 ; ad9866_adio[1]                                                    ; adcpipe[0][1]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.665      ; 1.887      ;
; 2.794 ; ad9866_adio[11]                                                   ; adcpipe[1][11]                                               ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.477      ; 1.641      ;
; 2.801 ; ad9866_adio[2]                                                    ; adcpipe[1][2]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.298      ; 1.455      ;
; 2.801 ; ad9866_adio[1]                                                    ; adcpipe[1][1]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.298      ; 1.455      ;
; 2.829 ; ad9866_adio[9]                                                    ; adcpipe[1][9]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.326      ; 1.455      ;
; 2.838 ; ad9866_adio[0]                                                    ; adcpipe[1][0]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.149      ; 1.269      ;
; 2.851 ; ad9866_adio[6]                                                    ; adcpipe[1][6]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.348      ; 1.455      ;
; 2.851 ; ad9866_adio[5]                                                    ; adcpipe[1][5]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.348      ; 1.455      ;
; 2.852 ; ad9866_adio[8]                                                    ; adcpipe[1][8]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.349      ; 1.455      ;
; 2.852 ; ad9866_adio[7]                                                    ; adcpipe[1][7]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.349      ; 1.455      ;
; 2.867 ; ad9866_adio[7]                                                    ; adcpipe[0][7]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.679      ; 1.819      ;
; 2.900 ; ad9866_adio[6]                                                    ; adcpipe[0][6]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.648      ; 1.755      ;
; 2.943 ; ad9866_adio[10]                                                   ; adcpipe[1][10]                                               ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.440      ; 1.455      ;
; 2.952 ; ad9866_adio[8]                                                    ; adcpipe[0][8]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.704      ; 1.759      ;
; 2.974 ; ad9866_adio[11]                                                   ; adcpipe[0][11]                                               ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.731      ; 1.764      ;
; 2.974 ; ad9866_adio[4]                                                    ; adcpipe[1][4]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.285      ; 1.269      ;
; 2.974 ; ad9866_adio[3]                                                    ; adcpipe[1][3]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.285      ; 1.269      ;
; 5.670 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[12] ; transmitter:transmitter_inst|out_data[10]                    ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 1.005      ; 1.852      ;
; 5.737 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[7]  ; transmitter:transmitter_inst|out_data[5]                     ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 1.005      ; 1.785      ;
; 5.753 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[8]  ; transmitter:transmitter_inst|out_data[6]                     ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 1.005      ; 1.769      ;
; 5.754 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[10] ; transmitter:transmitter_inst|out_data[8]                     ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 1.005      ; 1.768      ;
; 5.928 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[5]  ; transmitter:transmitter_inst|out_data[3]                     ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 0.938      ; 1.527      ;
; 5.940 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[9]  ; transmitter:transmitter_inst|out_data[7]                     ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 0.975      ; 1.552      ;
; 5.956 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[4]  ; transmitter:transmitter_inst|out_data[2]                     ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 1.005      ; 1.566      ;
; 5.992 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[13] ; transmitter:transmitter_inst|out_data[11]                    ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 0.938      ; 1.463      ;
; 6.018 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[3]  ; transmitter:transmitter_inst|out_data[1]                     ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 0.893      ; 1.392      ;
; 6.030 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[11] ; transmitter:transmitter_inst|out_data[9]                     ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 0.938      ; 1.425      ;
; 7.063 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[2]  ; transmitter:transmitter_inst|out_data[0]                     ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 0.995      ; 0.449      ;
; 7.137 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[6]  ; transmitter:transmitter_inst|out_data[4]                     ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 0.995      ; 0.375      ;
; 8.081 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.255      ; 5.201      ;
; 8.131 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.255      ; 5.151      ;
; 8.135 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.255      ; 5.147      ;
; 8.140 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.308      ; 5.195      ;
; 8.149 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][16] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.255      ; 5.133      ;
; 8.186 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.255      ; 5.096      ;
; 8.190 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.308      ; 5.145      ;
; 8.194 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.308      ; 5.141      ;
; 8.199 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][16] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.255      ; 5.083      ;
; 8.202 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][14] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.255      ; 5.080      ;
; 8.203 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][16] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.255      ; 5.079      ;
; 8.217 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][15] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.255      ; 5.065      ;
; 8.245 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.308      ; 5.090      ;
; 8.252 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][14] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.255      ; 5.030      ;
; 8.254 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][16] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.255      ; 5.028      ;
; 8.256 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][14] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.255      ; 5.026      ;
; 8.267 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][15] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.255      ; 5.015      ;
; 8.271 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][15] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.255      ; 5.011      ;
; 8.275 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.255      ; 5.007      ;
; 8.305 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][16] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.312      ; 5.034      ;
; 8.307 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][14] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.255      ; 4.975      ;
; 8.322 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][15] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.255      ; 4.960      ;
; 8.322 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][18] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.255      ; 4.960      ;
; 8.325 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.255      ; 4.957      ;
; 8.325 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.255      ; 4.957      ;
; 8.325 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.312      ; 5.014      ;
; 8.327 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.255      ; 4.955      ;
; 8.327 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.312      ; 5.012      ;
; 8.329 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.255      ; 4.953      ;
; 8.333 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.312      ; 5.006      ;
; 8.354 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[42]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.249      ; 4.922      ;
; 8.355 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][16] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.312      ; 4.984      ;
; 8.358 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][15] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.312      ; 4.981      ;
; 8.359 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][16] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.312      ; 4.980      ;
; 8.372 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][18] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.255      ; 4.910      ;
; 8.375 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.312      ; 4.964      ;
; 8.376 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][18] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.255      ; 4.906      ;
; 8.377 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.312      ; 4.962      ;
; 8.378 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.255      ; 4.904      ;
; 8.379 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.312      ; 4.960      ;
; 8.380 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.255      ; 4.902      ;
; 8.381 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.312      ; 4.958      ;
; 8.383 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.312      ; 4.956      ;
; 8.384 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.308      ; 4.951      ;
; 8.386 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.308      ; 4.949      ;
; 8.387 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.312      ; 4.952      ;
; 8.392 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.255      ; 4.890      ;
; 8.393 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][16] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.255      ; 4.889      ;
; 8.395 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][16] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.255      ; 4.887      ;
; 8.408 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][15] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.312      ; 4.931      ;
; 8.408 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][14] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.312      ; 4.931      ;
; 8.410 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][16] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.312      ; 4.929      ;
; 8.412 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][15] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.312      ; 4.927      ;
; 8.413 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[42]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.302      ; 4.916      ;
; 8.420 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.253      ; 4.860      ;
; 8.423 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[42]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][16] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.249      ; 4.853      ;
; 8.427 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][18] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.255      ; 4.855      ;
; 8.428 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.255      ; 4.854      ;
; 8.430 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.312      ; 4.909      ;
; 8.432 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.255      ; 4.850      ;
; 8.432 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.312      ; 4.907      ;
; 8.438 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.312      ; 4.901      ;
; 8.442 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.255      ; 4.840      ;
; 8.446 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.255      ; 4.836      ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------+-------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx2_inst|done'                                                                                                        ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                   ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; 2.449 ; spi_slave:spi_slave_rx2_inst|rdata[36] ; keyer_weight[4]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.148     ; 1.265      ;
; 2.469 ; spi_slave:spi_slave_rx2_inst|rdata[38] ; keyer_weight[6]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.148     ; 1.245      ;
; 2.548 ; spi_slave:spi_slave_rx2_inst|rdata[37] ; keyer_weight[5]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.148     ; 1.166      ;
; 2.561 ; spi_slave:spi_slave_rx2_inst|rdata[35] ; keyer_weight[3]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.148     ; 1.153      ;
; 2.562 ; spi_slave:spi_slave_rx2_inst|rdata[34] ; keyer_weight[2]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.148     ; 1.152      ;
; 2.640 ; spi_slave:spi_slave_rx2_inst|rdata[40] ; cw_speed[0]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.117     ; 1.220      ;
; 2.671 ; spi_slave:spi_slave_rx2_inst|rdata[33] ; keyer_weight[1]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.173     ; 1.018      ;
; 2.720 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.176     ; 0.966      ;
; 2.724 ; spi_slave:spi_slave_rx2_inst|rdata[32] ; keyer_weight[0]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.173     ; 0.965      ;
; 2.727 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.175     ; 0.960      ;
; 2.734 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; rx2_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.161     ; 0.967      ;
; 2.739 ; spi_slave:spi_slave_rx2_inst|rdata[41] ; cw_speed[1]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.117     ; 1.121      ;
; 2.747 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; rx2_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.160     ; 0.955      ;
; 2.758 ; spi_slave:spi_slave_rx2_inst|rdata[44] ; cw_speed[4]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.117     ; 1.102      ;
; 2.760 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.159     ; 0.943      ;
; 2.760 ; spi_slave:spi_slave_rx2_inst|rdata[47] ; iambic_mode[1]            ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.109     ; 1.108      ;
; 2.764 ; spi_slave:spi_slave_rx2_inst|rdata[42] ; cw_speed[2]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.118     ; 1.095      ;
; 2.769 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; rx2_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.160     ; 0.933      ;
; 2.774 ; spi_slave:spi_slave_rx2_inst|rdata[43] ; cw_speed[3]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.118     ; 1.085      ;
; 2.777 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; rx2_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.178     ; 0.907      ;
; 2.779 ; spi_slave:spi_slave_rx2_inst|rdata[45] ; cw_speed[5]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.116     ; 1.082      ;
; 2.779 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; rx2_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.158     ; 0.925      ;
; 2.783 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.151     ; 0.928      ;
; 2.795 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.174     ; 0.893      ;
; 2.805 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; rx2_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.151     ; 0.906      ;
; 2.813 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; rx2_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.176     ; 0.873      ;
; 2.821 ; spi_slave:spi_slave_rx2_inst|rdata[39] ; keyer_revers              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.084     ; 1.072      ;
; 2.826 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.151     ; 0.885      ;
; 2.834 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.166     ; 0.862      ;
; 2.836 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; rx2_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.176     ; 0.850      ;
; 2.849 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; rx2_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.178     ; 0.835      ;
; 2.851 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.173     ; 0.838      ;
; 2.856 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; rx2_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.177     ; 0.829      ;
; 2.856 ; spi_slave:spi_slave_rx2_inst|rdata[46] ; iambic_mode[0]            ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.109     ; 1.012      ;
; 2.857 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.174     ; 0.831      ;
; 2.862 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.166     ; 0.834      ;
; 2.868 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; rx2_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.175     ; 0.819      ;
; 2.873 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; rx2_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.151     ; 0.838      ;
; 2.875 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; rx2_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.178     ; 0.809      ;
; 2.876 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; rx2_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.177     ; 0.809      ;
; 2.877 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.167     ; 0.818      ;
; 2.877 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.161     ; 0.824      ;
; 2.879 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; rx2_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.151     ; 0.832      ;
; 2.880 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; rx2_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.178     ; 0.804      ;
; 2.880 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; rx2_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.151     ; 0.831      ;
; 2.889 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; rx2_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.178     ; 0.795      ;
; 2.892 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; rx2_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.173     ; 0.797      ;
; 2.896 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; rx2_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.161     ; 0.805      ;
; 2.896 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; rx2_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.161     ; 0.805      ;
; 2.899 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.175     ; 0.788      ;
; 2.903 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; rx2_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.176     ; 0.783      ;
; 2.905 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; rx2_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.178     ; 0.779      ;
; 2.905 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; rx2_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.178     ; 0.779      ;
; 2.908 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; rx2_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.160     ; 0.794      ;
; 2.909 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.141     ; 0.812      ;
; 2.911 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.141     ; 0.810      ;
; 2.911 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; rx2_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.178     ; 0.773      ;
; 2.913 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; rx2_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.178     ; 0.771      ;
; 2.913 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; rx2_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.161     ; 0.788      ;
; 2.914 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.161     ; 0.787      ;
; 2.917 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.161     ; 0.784      ;
; 2.918 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; rx2_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.160     ; 0.784      ;
; 2.920 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; rx2_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.178     ; 0.764      ;
; 2.921 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.161     ; 0.780      ;
; 2.922 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; rx2_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.173     ; 0.767      ;
; 2.922 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.174     ; 0.766      ;
; 2.923 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; rx2_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.161     ; 0.778      ;
; 2.923 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; rx2_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.161     ; 0.778      ;
; 2.924 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.161     ; 0.777      ;
; 2.924 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; rx2_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.160     ; 0.778      ;
; 2.927 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; rx2_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.158     ; 0.777      ;
; 2.928 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.174     ; 0.760      ;
; 2.931 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.173     ; 0.758      ;
; 2.931 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; rx2_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.160     ; 0.771      ;
; 2.934 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.159     ; 0.769      ;
; 2.938 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; rx2_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.173     ; 0.751      ;
; 2.938 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.161     ; 0.763      ;
; 2.940 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.175     ; 0.747      ;
; 2.940 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.173     ; 0.749      ;
; 2.940 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; rx2_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.173     ; 0.749      ;
; 2.941 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.175     ; 0.746      ;
; 2.946 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; rx2_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.158     ; 0.758      ;
; 2.947 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; rx2_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.158     ; 0.757      ;
; 2.948 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.159     ; 0.755      ;
; 2.948 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.159     ; 0.755      ;
; 2.950 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.151     ; 0.761      ;
; 2.952 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.175     ; 0.735      ;
; 2.953 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.159     ; 0.750      ;
; 2.954 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.159     ; 0.749      ;
; 2.967 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.151     ; 0.744      ;
; 2.974 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.173     ; 0.715      ;
; 2.990 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; rx2_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.176     ; 0.696      ;
; 2.996 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; rx2_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.176     ; 0.690      ;
; 3.004 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; rx2_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.176     ; 0.682      ;
; 3.005 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; rx2_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.161     ; 0.696      ;
; 3.011 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.176     ; 0.675      ;
; 3.012 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; rx2_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.176     ; 0.674      ;
; 3.013 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; rx2_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.175     ; 0.674      ;
; 3.019 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.176     ; 0.667      ;
; 3.020 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; rx2_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.176     ; 0.666      ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx_inst|done'                                                                                                       ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                   ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; 2.718 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.146     ; 0.998      ;
; 2.730 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.146     ; 0.986      ;
; 2.731 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.146     ; 0.985      ;
; 2.749 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.433      ; 1.546      ;
; 2.770 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.286     ; 0.806      ;
; 2.772 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.286     ; 0.804      ;
; 2.776 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.286     ; 0.800      ;
; 2.785 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.286     ; 0.791      ;
; 2.787 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.136     ; 0.939      ;
; 2.797 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.286     ; 0.779      ;
; 2.807 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.286     ; 0.769      ;
; 2.814 ; spi_slave:spi_slave_rx_inst|rdata[34] ; rx_gain[2]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.087     ; 1.076      ;
; 2.840 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.072     ; 1.065      ;
; 2.861 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.083     ; 1.033      ;
; 2.861 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.147     ; 0.854      ;
; 2.861 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; tx_iq[6]                  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.219     ; 0.897      ;
; 2.866 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.148     ; 0.848      ;
; 2.869 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.440      ; 1.433      ;
; 2.873 ; spi_slave:spi_slave_rx_inst|rdata[36] ; rx_gain[4]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.087     ; 1.017      ;
; 2.876 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.080     ; 1.021      ;
; 2.879 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.149     ; 0.834      ;
; 2.880 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.222     ; 0.875      ;
; 2.881 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.148     ; 0.833      ;
; 2.883 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.146     ; 0.833      ;
; 2.887 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.147     ; 0.828      ;
; 2.888 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.136     ; 0.838      ;
; 2.889 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.147     ; 0.826      ;
; 2.891 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.149     ; 0.822      ;
; 2.892 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.147     ; 0.823      ;
; 2.893 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.147     ; 0.822      ;
; 2.898 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.149     ; 0.815      ;
; 2.899 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.147     ; 0.816      ;
; 2.900 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.148     ; 0.814      ;
; 2.901 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.149     ; 0.812      ;
; 2.903 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.149     ; 0.810      ;
; 2.903 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.148     ; 0.811      ;
; 2.904 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.148     ; 0.810      ;
; 2.904 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.138     ; 0.820      ;
; 2.912 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.149     ; 0.801      ;
; 2.912 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.138     ; 0.812      ;
; 2.918 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.149     ; 0.795      ;
; 2.919 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.147     ; 0.796      ;
; 2.919 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.069     ; 0.989      ;
; 2.920 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.136     ; 0.806      ;
; 2.923 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.127     ; 0.812      ;
; 2.926 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.279     ; 0.657      ;
; 2.926 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.084     ; 0.967      ;
; 2.928 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.279     ; 0.655      ;
; 2.928 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.130     ; 0.804      ;
; 2.931 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.138     ; 0.793      ;
; 2.931 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.137     ; 0.794      ;
; 2.932 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.279     ; 0.651      ;
; 2.933 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.080     ; 0.964      ;
; 2.935 ; spi_slave:spi_slave_rx_inst|rdata[32] ; rx_gain[0]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.089     ; 0.953      ;
; 2.935 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.127     ; 0.800      ;
; 2.939 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.127     ; 0.796      ;
; 2.941 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.127     ; 0.794      ;
; 2.943 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; tx_iq[2]                  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.228     ; 0.806      ;
; 2.943 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.222     ; 0.812      ;
; 2.944 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.222     ; 0.811      ;
; 2.945 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; tx_iq[3]                  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.228     ; 0.804      ;
; 2.957 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.127     ; 0.778      ;
; 2.959 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.127     ; 0.776      ;
; 2.960 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.127     ; 0.775      ;
; 2.961 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.286     ; 0.615      ;
; 2.964 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.279     ; 0.619      ;
; 2.968 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.279     ; 0.615      ;
; 2.969 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.279     ; 0.614      ;
; 2.974 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.279     ; 0.609      ;
; 2.987 ; spi_slave:spi_slave_rx_inst|rdata[22] ; tx_iq[22]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.090     ; 0.900      ;
; 2.992 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.080     ; 0.905      ;
; 2.999 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.081     ; 0.897      ;
; 3.007 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.081     ; 0.889      ;
; 3.016 ; spi_slave:spi_slave_rx_inst|rdata[32] ; tx_gain[0]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.089     ; 0.872      ;
; 3.016 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.081     ; 0.880      ;
; 3.018 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.080     ; 0.879      ;
; 3.027 ; spi_slave:spi_slave_rx_inst|rdata[34] ; tx_gain[2]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.087     ; 0.863      ;
; 3.032 ; spi_slave:spi_slave_rx_inst|rdata[36] ; tx_gain[4]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.087     ; 0.858      ;
; 3.032 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.072     ; 0.873      ;
; 3.033 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.083     ; 0.861      ;
; 3.036 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.070     ; 0.871      ;
; 3.037 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.222     ; 0.718      ;
; 3.041 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; tx_iq[0]                  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.497      ; 1.433      ;
; 3.041 ; spi_slave:spi_slave_rx_inst|rdata[12] ; tx_iq[12]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.076     ; 0.860      ;
; 3.043 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.497      ; 1.431      ;
; 3.044 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.083     ; 0.850      ;
; 3.045 ; spi_slave:spi_slave_rx_inst|rdata[10] ; tx_iq[10]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.072     ; 0.860      ;
; 3.046 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.070     ; 0.861      ;
; 3.048 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.069     ; 0.860      ;
; 3.051 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.070     ; 0.856      ;
; 3.051 ; spi_slave:spi_slave_rx_inst|rdata[30] ; tx_iq[30]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.098     ; 0.828      ;
; 3.051 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; tx_iq[7]                  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.221     ; 0.705      ;
; 3.053 ; spi_slave:spi_slave_rx_inst|rdata[13] ; tx_iq[13]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.070     ; 0.854      ;
; 3.056 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.081     ; 0.840      ;
; 3.067 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.222     ; 0.688      ;
; 3.067 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.222     ; 0.688      ;
; 3.069 ; spi_slave:spi_slave_rx_inst|rdata[14] ; tx_iq[14]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.075     ; 0.833      ;
; 3.077 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; tx_iq[8]                  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.086     ; 0.814      ;
; 3.077 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.222     ; 0.678      ;
; 3.096 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.134     ; 0.632      ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ad9866:ad9866_inst|dut1_pc[0]'                                                                                                                    ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 3.107 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.387      ; 3.948      ;
; 3.128 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.387      ; 3.927      ;
; 3.140 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.438      ; 4.069      ;
; 3.188 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.352      ; 3.828      ;
; 3.216 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.356      ; 3.899      ;
; 3.249 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.355      ; 3.864      ;
; 3.537 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.392      ; 3.519      ;
; 3.549 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.391      ; 3.509      ;
; 3.710 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.440      ; 3.502      ;
; 3.923 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.390      ; 3.131      ;
; 3.994 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.428      ; 3.200      ;
; 4.007 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.391      ; 3.047      ;
; 4.028 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.425      ; 3.162      ;
; 8.458 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.448      ; 3.654      ;
; 8.458 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.387      ; 3.597      ;
; 8.479 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.387      ; 3.576      ;
; 8.491 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.438      ; 3.718      ;
; 8.556 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.356      ; 3.559      ;
; 8.568 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.352      ; 3.448      ;
; 8.631 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.496      ; 3.637      ;
; 8.667 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.447      ; 3.447      ;
; 8.681 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.446      ; 3.429      ;
; 8.727 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.355      ; 3.386      ;
; 8.764 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.447      ; 3.346      ;
; 8.986 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.428      ; 3.208      ;
; 9.048 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.425      ; 3.142      ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'virt_ad9866_txclk'                                                                  ;
+--------+-----------+-----------------+--------------+-------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node         ; Launch Clock ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------+--------------+-------------------+--------------+------------+------------+
; 10.541 ; DACDp[10] ; ad9866_adio[10] ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -2.230     ; 3.809      ;
; 10.891 ; DACDp[0]  ; ad9866_adio[0]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -1.880     ; 3.809      ;
; 12.417 ; DACDp[11] ; ad9866_adio[11] ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -2.275     ; 1.888      ;
; 12.560 ; DACDp[8]  ; ad9866_adio[8]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -2.132     ; 1.888      ;
; 12.561 ; DACDp[5]  ; ad9866_adio[5]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -2.131     ; 1.888      ;
; 12.561 ; DACDp[6]  ; ad9866_adio[6]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -2.131     ; 1.888      ;
; 12.587 ; DACDp[9]  ; ad9866_adio[9]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -2.105     ; 1.888      ;
; 12.610 ; DACDp[2]  ; ad9866_adio[2]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -2.082     ; 1.888      ;
; 12.621 ; DACDp[1]  ; ad9866_adio[1]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -2.071     ; 1.888      ;
; 12.628 ; DACDp[3]  ; ad9866_adio[3]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -2.064     ; 1.888      ;
; 12.628 ; DACDp[4]  ; ad9866_adio[4]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -2.064     ; 1.888      ;
; 12.714 ; DACDp[7]  ; ad9866_adio[7]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -2.132     ; 1.734      ;
+--------+-----------+-----------------+--------------+-------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_10mhz'                                                                                                                                     ;
+--------+-----------------------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 96.027 ; ad9866:ad9866_inst|dut1_pc[5]                       ; ad9866:ad9866_inst|sen_n               ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.217     ; 3.695      ;
; 96.136 ; ad9866:ad9866_inst|dut1_pc[5]                       ; ad9866:ad9866_inst|dut2_data[15]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.370     ; 3.433      ;
; 96.227 ; ad9866:ad9866_inst|dut1_pc[3]                       ; ad9866:ad9866_inst|sen_n               ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.217     ; 3.495      ;
; 96.336 ; ad9866:ad9866_inst|dut1_pc[3]                       ; ad9866:ad9866_inst|dut2_data[15]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.370     ; 3.233      ;
; 96.408 ; ad9866:ad9866_inst|dut1_pc[4]                       ; ad9866:ad9866_inst|sen_n               ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.217     ; 3.314      ;
; 96.466 ; counter[22]                                         ; ad9866:ad9866_inst|sen_n               ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.090     ; 3.383      ;
; 96.517 ; ad9866:ad9866_inst|dut1_pc[4]                       ; ad9866:ad9866_inst|dut2_data[15]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.370     ; 3.052      ;
; 96.575 ; counter[22]                                         ; ad9866:ad9866_inst|dut2_data[15]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.243     ; 3.121      ;
; 96.656 ; ad9866:ad9866_inst|dut2_state.1                     ; ad9866:ad9866_inst|dut2_data[15]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.043     ; 3.240      ;
; 96.880 ; ad9866:ad9866_inst|dut1_pc[2]                       ; ad9866:ad9866_inst|sen_n               ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.103      ; 3.162      ;
; 96.893 ; ad9866:ad9866_inst|dut1_pc[1]                       ; ad9866:ad9866_inst|sen_n               ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.103      ; 3.149      ;
; 96.994 ; ad9866:ad9866_inst|dut1_pc[2]                       ; ad9866:ad9866_inst|dut2_data[15]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.045     ; 2.900      ;
; 97.007 ; ad9866:ad9866_inst|dut1_pc[1]                       ; ad9866:ad9866_inst|dut2_data[15]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.045     ; 2.887      ;
; 97.037 ; ad9866:ad9866_inst|sen_n~_Duplicate_1               ; ad9866:ad9866_inst|sen_n               ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.090     ; 2.812      ;
; 97.100 ; ad9866:ad9866_inst|dut1_pc[5]                       ; ad9866:ad9866_inst|dut2_data[2]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.363     ; 2.524      ;
; 97.100 ; ad9866:ad9866_inst|dut1_pc[5]                       ; ad9866:ad9866_inst|dut2_data[3]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.363     ; 2.524      ;
; 97.100 ; ad9866:ad9866_inst|dut1_pc[5]                       ; ad9866:ad9866_inst|dut2_data[4]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.363     ; 2.524      ;
; 97.100 ; ad9866:ad9866_inst|dut1_pc[5]                       ; ad9866:ad9866_inst|dut2_data[5]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.363     ; 2.524      ;
; 97.100 ; ad9866:ad9866_inst|dut1_pc[5]                       ; ad9866:ad9866_inst|dut2_data[6]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.363     ; 2.524      ;
; 97.100 ; ad9866:ad9866_inst|dut1_pc[5]                       ; ad9866:ad9866_inst|dut2_data[7]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.363     ; 2.524      ;
; 97.100 ; ad9866:ad9866_inst|dut1_pc[5]                       ; ad9866:ad9866_inst|dut2_data[8]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.363     ; 2.524      ;
; 97.146 ; ad9866:ad9866_inst|sen_n~_Duplicate_1               ; ad9866:ad9866_inst|dut2_data[15]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.243     ; 2.550      ;
; 97.234 ; ad9866:ad9866_inst|dut1_pc[5]                       ; ad9866:ad9866_inst|dut2_data[9]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.368     ; 2.385      ;
; 97.234 ; ad9866:ad9866_inst|dut1_pc[5]                       ; ad9866:ad9866_inst|dut2_data[10]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.368     ; 2.385      ;
; 97.234 ; ad9866:ad9866_inst|dut1_pc[5]                       ; ad9866:ad9866_inst|dut2_data[11]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.368     ; 2.385      ;
; 97.234 ; ad9866:ad9866_inst|dut1_pc[5]                       ; ad9866:ad9866_inst|dut2_data[12]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.368     ; 2.385      ;
; 97.234 ; ad9866:ad9866_inst|dut1_pc[5]                       ; ad9866:ad9866_inst|dut2_data[13]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.368     ; 2.385      ;
; 97.234 ; ad9866:ad9866_inst|dut1_pc[5]                       ; ad9866:ad9866_inst|dut2_data[14]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.368     ; 2.385      ;
; 97.266 ; ad9866:ad9866_inst|dut2_data[14]                    ; ad9866:ad9866_inst|dut2_data[15]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.048     ; 2.625      ;
; 97.274 ; reset_handler:reset_handler_inst|reset_counter[13]  ; reset_handler:reset_handler_inst|reset ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.051     ; 2.614      ;
; 97.300 ; ad9866:ad9866_inst|dut1_pc[3]                       ; ad9866:ad9866_inst|dut2_data[8]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.363     ; 2.324      ;
; 97.300 ; ad9866:ad9866_inst|dut1_pc[3]                       ; ad9866:ad9866_inst|dut2_data[4]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.363     ; 2.324      ;
; 97.300 ; ad9866:ad9866_inst|dut1_pc[3]                       ; ad9866:ad9866_inst|dut2_data[2]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.363     ; 2.324      ;
; 97.300 ; ad9866:ad9866_inst|dut1_pc[3]                       ; ad9866:ad9866_inst|dut2_data[3]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.363     ; 2.324      ;
; 97.300 ; ad9866:ad9866_inst|dut1_pc[3]                       ; ad9866:ad9866_inst|dut2_data[5]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.363     ; 2.324      ;
; 97.300 ; ad9866:ad9866_inst|dut1_pc[3]                       ; ad9866:ad9866_inst|dut2_data[6]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.363     ; 2.324      ;
; 97.300 ; ad9866:ad9866_inst|dut1_pc[3]                       ; ad9866:ad9866_inst|dut2_data[7]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.363     ; 2.324      ;
; 97.326 ; counter[1]                                          ; counter[23]                            ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.053     ; 2.560      ;
; 97.327 ; ad9866:ad9866_inst|dut1_pc[5]                       ; ad9866:ad9866_inst|dut2_data[0]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.162     ; 2.498      ;
; 97.327 ; ad9866:ad9866_inst|dut1_pc[5]                       ; ad9866:ad9866_inst|dut2_data[1]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.162     ; 2.498      ;
; 97.336 ; counter[0]                                          ; counter[23]                            ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.053     ; 2.550      ;
; 97.348 ; reset_handler:reset_handler_inst|reset_counter[15]  ; reset_handler:reset_handler_inst|reset ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.051     ; 2.540      ;
; 97.383 ; ad9866:ad9866_inst|dut1_pc[5]                       ; ad9866:ad9866_inst|sen_n~_Duplicate_1  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.184     ; 2.420      ;
; 97.390 ; counter[3]                                          ; counter[23]                            ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.053     ; 2.496      ;
; 97.404 ; counter[2]                                          ; counter[23]                            ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.053     ; 2.482      ;
; 97.433 ; reset_handler:reset_handler_inst|reset_counter[14]  ; reset_handler:reset_handler_inst|reset ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.051     ; 2.455      ;
; 97.434 ; ad9866:ad9866_inst|dut1_pc[3]                       ; ad9866:ad9866_inst|dut2_data[12]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.368     ; 2.185      ;
; 97.434 ; ad9866:ad9866_inst|dut1_pc[3]                       ; ad9866:ad9866_inst|dut2_data[9]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.368     ; 2.185      ;
; 97.434 ; ad9866:ad9866_inst|dut1_pc[3]                       ; ad9866:ad9866_inst|dut2_data[10]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.368     ; 2.185      ;
; 97.434 ; ad9866:ad9866_inst|dut1_pc[3]                       ; ad9866:ad9866_inst|dut2_data[11]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.368     ; 2.185      ;
; 97.434 ; ad9866:ad9866_inst|dut1_pc[3]                       ; ad9866:ad9866_inst|dut2_data[13]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.368     ; 2.185      ;
; 97.434 ; ad9866:ad9866_inst|dut1_pc[3]                       ; ad9866:ad9866_inst|dut2_data[14]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.368     ; 2.185      ;
; 97.458 ; counter[5]                                          ; counter[23]                            ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.053     ; 2.428      ;
; 97.472 ; counter[4]                                          ; counter[23]                            ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.053     ; 2.414      ;
; 97.472 ; reset_handler:reset_handler_inst|reset_counter[4]   ; reset_handler:reset_handler_inst|reset ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.053     ; 2.414      ;
; 97.481 ; ad9866:ad9866_inst|dut1_pc[4]                       ; ad9866:ad9866_inst|dut2_data[5]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.363     ; 2.143      ;
; 97.481 ; ad9866:ad9866_inst|dut1_pc[4]                       ; ad9866:ad9866_inst|dut2_data[7]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.363     ; 2.143      ;
; 97.481 ; ad9866:ad9866_inst|dut1_pc[4]                       ; ad9866:ad9866_inst|dut2_data[6]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.363     ; 2.143      ;
; 97.481 ; ad9866:ad9866_inst|dut1_pc[4]                       ; ad9866:ad9866_inst|dut2_data[4]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.363     ; 2.143      ;
; 97.481 ; ad9866:ad9866_inst|dut1_pc[4]                       ; ad9866:ad9866_inst|dut2_data[2]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.363     ; 2.143      ;
; 97.481 ; ad9866:ad9866_inst|dut1_pc[4]                       ; ad9866:ad9866_inst|dut2_data[3]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.363     ; 2.143      ;
; 97.481 ; ad9866:ad9866_inst|dut1_pc[4]                       ; ad9866:ad9866_inst|dut2_data[8]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.363     ; 2.143      ;
; 97.485 ; reset_handler:reset_handler_inst|reset_counter[0]   ; reset_handler:reset_handler_inst|reset ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.051     ; 2.403      ;
; 97.505 ; reset_handler:reset_handler_inst|reset_counter[12]  ; reset_handler:reset_handler_inst|reset ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.051     ; 2.383      ;
; 97.527 ; ad9866:ad9866_inst|dut1_pc[3]                       ; ad9866:ad9866_inst|dut2_data[1]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.162     ; 2.298      ;
; 97.527 ; ad9866:ad9866_inst|dut1_pc[3]                       ; ad9866:ad9866_inst|dut2_data[0]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.162     ; 2.298      ;
; 97.531 ; counter[7]                                          ; counter[23]                            ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.053     ; 2.355      ;
; 97.539 ; counter[22]                                         ; ad9866:ad9866_inst|dut2_data[7]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.236     ; 2.212      ;
; 97.539 ; counter[22]                                         ; ad9866:ad9866_inst|dut2_data[4]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.236     ; 2.212      ;
; 97.539 ; counter[22]                                         ; ad9866:ad9866_inst|dut2_data[5]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.236     ; 2.212      ;
; 97.539 ; counter[22]                                         ; ad9866:ad9866_inst|dut2_data[6]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.236     ; 2.212      ;
; 97.539 ; counter[22]                                         ; ad9866:ad9866_inst|dut2_data[8]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.236     ; 2.212      ;
; 97.539 ; counter[22]                                         ; ad9866:ad9866_inst|dut2_data[3]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.236     ; 2.212      ;
; 97.539 ; counter[22]                                         ; ad9866:ad9866_inst|dut2_data[2]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.236     ; 2.212      ;
; 97.540 ; counter[6]                                          ; counter[23]                            ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.053     ; 2.346      ;
; 97.552 ; reset_handler:reset_handler_inst|reset_counter[5]   ; reset_handler:reset_handler_inst|reset ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.053     ; 2.334      ;
; 97.553 ; reset_handler:reset_handler_inst|reset_counter[10]  ; reset_handler:reset_handler_inst|reset ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.053     ; 2.333      ;
; 97.576 ; counter[22]                                         ; counter[23]                            ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.245     ; 2.118      ;
; 97.583 ; ad9866:ad9866_inst|dut1_pc[3]                       ; ad9866:ad9866_inst|sen_n~_Duplicate_1  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.184     ; 2.220      ;
; 97.598 ; counter[9]                                          ; counter[23]                            ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.053     ; 2.288      ;
; 97.605 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; counter[23]                            ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.065     ; 2.269      ;
; 97.608 ; counter[8]                                          ; counter[23]                            ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.053     ; 2.278      ;
; 97.615 ; ad9866:ad9866_inst|dut1_pc[4]                       ; ad9866:ad9866_inst|dut2_data[9]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.368     ; 2.004      ;
; 97.615 ; ad9866:ad9866_inst|dut1_pc[4]                       ; ad9866:ad9866_inst|dut2_data[10]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.368     ; 2.004      ;
; 97.615 ; ad9866:ad9866_inst|dut1_pc[4]                       ; ad9866:ad9866_inst|dut2_data[14]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.368     ; 2.004      ;
; 97.615 ; ad9866:ad9866_inst|dut1_pc[4]                       ; ad9866:ad9866_inst|dut2_data[13]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.368     ; 2.004      ;
; 97.615 ; ad9866:ad9866_inst|dut1_pc[4]                       ; ad9866:ad9866_inst|dut2_data[12]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.368     ; 2.004      ;
; 97.615 ; ad9866:ad9866_inst|dut1_pc[4]                       ; ad9866:ad9866_inst|dut2_data[11]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.368     ; 2.004      ;
; 97.624 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; counter[4]                             ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.049     ; 2.314      ;
; 97.624 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; counter[5]                             ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.049     ; 2.314      ;
; 97.624 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; counter[2]                             ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.049     ; 2.314      ;
; 97.624 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; counter[3]                             ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.049     ; 2.314      ;
; 97.624 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; counter[7]                             ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.049     ; 2.314      ;
; 97.624 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; counter[6]                             ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.049     ; 2.314      ;
; 97.624 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; counter[0]                             ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.049     ; 2.314      ;
; 97.624 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; counter[8]                             ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.049     ; 2.314      ;
; 97.624 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; counter[1]                             ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.049     ; 2.314      ;
; 97.624 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; counter[11]                            ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.049     ; 2.314      ;
; 97.624 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; counter[10]                            ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.049     ; 2.314      ;
; 97.624 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; counter[9]                             ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.049     ; 2.314      ;
+--------+-----------------------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'spi_ce0'                                                                                                                                                                                                                                                                                                                            ;
+----------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                                              ; To Node                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2497.800 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrptr_g[11]                                                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_msb_mux_reg                                       ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.157     ; 2.050      ;
; 2497.903 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrptr_g[2]                                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.114     ; 1.990      ;
; 2497.945 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrptr_g[8]                                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_msb_mux_reg                                       ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.023     ; 2.039      ;
; 2497.982 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.028     ; 1.997      ;
; 2497.982 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_msb_mux_reg                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.028     ; 1.997      ;
; 2497.990 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrptr_g[5]                                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.023     ; 1.994      ;
; 2498.100 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrptr_g[0]                                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.114     ; 1.793      ;
; 2498.149 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe22a[8]      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_msb_mux_reg                                       ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.176     ; 1.682      ;
; 2498.162 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe22a[11]     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_msb_mux_reg                                       ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.176     ; 1.669      ;
; 2498.196 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a5                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.020     ; 1.791      ;
; 2498.244 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.028     ; 1.735      ;
; 2498.248 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrptr_g[6]                                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_msb_mux_reg                                       ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.023     ; 1.736      ;
; 2498.248 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11                   ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a28~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.038     ; 1.743      ;
; 2498.271 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10                   ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a28~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.038     ; 1.720      ;
; 2498.281 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11                   ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a36~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.026     ; 1.722      ;
; 2498.304 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10                   ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a36~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.026     ; 1.699      ;
; 2498.370 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_msb_mux_reg                                       ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.051     ; 1.586      ;
; 2498.370 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_msb_mux_reg                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_msb_mux_reg                                       ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.051     ; 1.586      ;
; 2498.371 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrptr_g[3]                                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.023     ; 1.613      ;
; 2498.416 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.040      ; 1.631      ;
; 2498.416 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_msb_mux_reg                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.040      ; 1.631      ;
; 2498.417 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.040      ; 1.630      ;
; 2498.417 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_msb_mux_reg                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.040      ; 1.630      ;
; 2498.420 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.040      ; 1.627      ;
; 2498.420 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_msb_mux_reg                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.040      ; 1.627      ;
; 2498.426 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.145     ; 1.436      ;
; 2498.431 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.040      ; 1.616      ;
; 2498.431 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_msb_mux_reg                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.040      ; 1.616      ;
; 2498.445 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11                   ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a20~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.027     ; 1.557      ;
; 2498.454 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe22a[5]      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.003     ; 1.550      ;
; 2498.457 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a44~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.001     ; 1.571      ;
; 2498.466 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrptr_g[9]                                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_msb_mux_reg                                       ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.023     ; 1.518      ;
; 2498.466 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11                   ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a8~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.001     ; 1.562      ;
; 2498.468 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10                   ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a20~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.027     ; 1.534      ;
; 2498.469 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe22a[2]      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.003     ; 1.535      ;
; 2498.475 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11                   ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.021     ; 1.533      ;
; 2498.475 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a40~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.003      ; 1.557      ;
; 2498.489 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10                   ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a8~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.001     ; 1.539      ;
; 2498.498 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10                   ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.021     ; 1.510      ;
; 2498.502 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11                   ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.011     ; 1.516      ;
; 2498.505 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a24~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.011      ; 1.535      ;
; 2498.511 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a16~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.018      ; 1.536      ;
; 2498.516 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.073      ; 1.564      ;
; 2498.517 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.073      ; 1.563      ;
; 2498.520 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.073      ; 1.560      ;
; 2498.525 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe22a[3]      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.272     ; 1.210      ;
; 2498.525 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10                   ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.011     ; 1.493      ;
; 2498.531 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.073      ; 1.549      ;
; 2498.537 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe22a[0]      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.272     ; 1.198      ;
; 2498.546 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                          ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_msb_mux_reg                                       ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.145     ; 1.316      ;
; 2498.547 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a3                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.028     ; 1.432      ;
; 2498.552 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.018     ; 1.437      ;
; 2498.557 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrptr_g[4]                                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.243     ; 1.207      ;
; 2498.558 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|parity4                       ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.042      ; 1.491      ;
; 2498.558 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a5                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.081     ; 1.368      ;
; 2498.558 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_msb_mux_reg                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a5                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.081     ; 1.368      ;
; 2498.559 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|parity4                       ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.042      ; 1.490      ;
; 2498.563 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|parity4                       ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.042      ; 1.486      ;
; 2498.569 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|parity4                       ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.042      ; 1.480      ;
; 2498.572 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrptr_g[10]                                                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_msb_mux_reg                                       ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.018     ; 1.417      ;
; 2498.575 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_msb_mux_reg                                       ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.145     ; 1.287      ;
; 2498.592 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a28~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.063      ; 1.500      ;
; 2498.601 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a36~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.075      ; 1.503      ;
; 2498.602 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.040      ; 1.445      ;
; 2498.602 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_msb_mux_reg                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.040      ; 1.445      ;
; 2498.602 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.040      ; 1.445      ;
; 2498.602 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_msb_mux_reg                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.040      ; 1.445      ;
; 2498.611 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a20~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.074      ; 1.492      ;
; 2498.631 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrptr_g[10]                                                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a24~porta_address_reg0        ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.013      ; 1.411      ;
; 2498.633 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a36~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.026     ; 1.370      ;
; 2498.638 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|parity4                       ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.042      ; 1.411      ;
; 2498.647 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|rdptr_g[9]                                                ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.168     ; 1.192      ;
; 2498.650 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|parity4                       ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.042      ; 1.399      ;
; 2498.652 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a4~portb_address_reg0  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[4]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.075     ; 1.248      ;
; 2498.652 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a4~portb_address_reg0  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[5]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.075     ; 1.248      ;
; 2498.652 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a4~portb_address_reg0  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[6]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.075     ; 1.248      ;
; 2498.652 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a4~portb_address_reg0  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[7]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.075     ; 1.248      ;
; 2498.653 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.021     ; 1.355      ;
; 2498.653 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a8~portb_address_reg0  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[9]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.074     ; 1.248      ;
; 2498.653 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a8~portb_address_reg0  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[8]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.074     ; 1.248      ;
; 2498.653 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a12~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[15]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.074     ; 1.248      ;
; 2498.653 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a12~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[14]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.074     ; 1.248      ;
; 2498.653 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a12~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[13]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.074     ; 1.248      ;
; 2498.653 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a12~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[12]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.074     ; 1.248      ;
; 2498.653 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a8~portb_address_reg0  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[10]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.074     ; 1.248      ;
; 2498.653 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a8~portb_address_reg0  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[11]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.074     ; 1.248      ;
; 2498.654 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a0~portb_address_reg0  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[3]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.073     ; 1.248      ;
; 2498.654 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a0~portb_address_reg0  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[2]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.073     ; 1.248      ;
; 2498.654 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a28~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[31]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.073     ; 1.248      ;
; 2498.654 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a28~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[28]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.073     ; 1.248      ;
; 2498.654 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a28~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[29]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.073     ; 1.248      ;
; 2498.654 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a0~portb_address_reg0  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[1]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.073     ; 1.248      ;
; 2498.654 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a0~portb_address_reg0  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[0]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.073     ; 1.248      ;
; 2498.654 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a20~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[23]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.073     ; 1.248      ;
; 2498.654 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a20~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[22]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.073     ; 1.248      ;
; 2498.654 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a20~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[21]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.073     ; 1.248      ;
; 2498.654 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a20~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[20]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.073     ; 1.248      ;
; 2498.654 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a36~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[36]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.073     ; 1.248      ;
; 2498.654 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a36~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[37]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.073     ; 1.248      ;
; 2498.654 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a36~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[38]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.073     ; 1.248      ;
+----------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'spi_ce1'                                                                                                                                                                                                                                                                                                                  ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                                         ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2498.057 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.092      ; 2.064      ;
; 2498.131 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.092      ; 1.990      ;
; 2498.135 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.092      ; 1.986      ;
; 2498.153 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.108      ; 1.984      ;
; 2498.257 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.092      ; 1.864      ;
; 2498.258 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.085      ; 1.856      ;
; 2498.270 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.108      ; 1.867      ;
; 2498.296 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.113      ; 1.846      ;
; 2498.308 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.085      ; 1.806      ;
; 2498.314 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.085      ; 1.800      ;
; 2498.329 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.085      ; 1.785      ;
; 2498.335 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.113      ; 1.807      ;
; 2498.336 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.085      ; 1.778      ;
; 2498.348 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.108      ; 1.789      ;
; 2498.374 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.113      ; 1.768      ;
; 2498.386 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.085      ; 1.728      ;
; 2498.448 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.108      ; 1.689      ;
; 2498.480 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.085      ; 1.634      ;
; 2498.485 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.085      ; 1.629      ;
; 2498.494 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.113      ; 1.648      ;
; 2498.496 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.081      ; 1.592      ;
; 2498.499 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.081      ; 1.589      ;
; 2498.501 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.081      ; 1.587      ;
; 2498.507 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.085      ; 1.607      ;
; 2498.524 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.108      ; 1.613      ;
; 2498.574 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.130      ; 1.585      ;
; 2498.580 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.107      ; 1.534      ;
; 2498.583 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.107      ; 1.531      ;
; 2498.585 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.107      ; 1.529      ;
; 2498.591 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]               ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.185     ; 1.231      ;
; 2498.601 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.107      ; 1.513      ;
; 2498.604 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.107      ; 1.510      ;
; 2498.606 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.107      ; 1.508      ;
; 2498.627 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]               ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.185     ; 1.195      ;
; 2498.634 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.130      ; 1.525      ;
; 2498.650 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[18]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.077     ; 1.248      ;
; 2498.650 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[28]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.077     ; 1.248      ;
; 2498.650 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[27]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.077     ; 1.248      ;
; 2498.650 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[20]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.077     ; 1.248      ;
; 2498.650 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[14]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.077     ; 1.248      ;
; 2498.650 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[13]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.077     ; 1.248      ;
; 2498.650 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[12]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.077     ; 1.248      ;
; 2498.650 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[29]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.077     ; 1.248      ;
; 2498.650 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[15]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.077     ; 1.248      ;
; 2498.650 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[16]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.077     ; 1.248      ;
; 2498.650 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[23]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.077     ; 1.248      ;
; 2498.650 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[17]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.077     ; 1.248      ;
; 2498.650 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[19]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.077     ; 1.248      ;
; 2498.650 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[21]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.077     ; 1.248      ;
; 2498.650 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[26]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.077     ; 1.248      ;
; 2498.650 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[24]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.077     ; 1.248      ;
; 2498.650 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[22]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.077     ; 1.248      ;
; 2498.650 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[25]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.077     ; 1.248      ;
; 2498.651 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[1]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.076     ; 1.248      ;
; 2498.651 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[2]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.076     ; 1.248      ;
; 2498.651 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[0]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.076     ; 1.248      ;
; 2498.651 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[11]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.076     ; 1.248      ;
; 2498.651 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[10]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.076     ; 1.248      ;
; 2498.651 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[9]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.076     ; 1.248      ;
; 2498.651 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[8]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.076     ; 1.248      ;
; 2498.651 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[7]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.076     ; 1.248      ;
; 2498.651 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[6]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.076     ; 1.248      ;
; 2498.651 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[5]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.076     ; 1.248      ;
; 2498.651 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[4]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.076     ; 1.248      ;
; 2498.651 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[3]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.076     ; 1.248      ;
; 2498.652 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[41]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.075     ; 1.248      ;
; 2498.652 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[42]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.075     ; 1.248      ;
; 2498.652 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[40]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.075     ; 1.248      ;
; 2498.652 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[39]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.075     ; 1.248      ;
; 2498.652 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[38]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.075     ; 1.248      ;
; 2498.652 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[37]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.075     ; 1.248      ;
; 2498.652 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[36]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.075     ; 1.248      ;
; 2498.652 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[35]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.075     ; 1.248      ;
; 2498.652 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[34]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.075     ; 1.248      ;
; 2498.652 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[33]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.075     ; 1.248      ;
; 2498.652 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[43]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.075     ; 1.248      ;
; 2498.652 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[32]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.075     ; 1.248      ;
; 2498.652 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[31]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.075     ; 1.248      ;
; 2498.652 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[30]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.075     ; 1.248      ;
; 2498.652 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[45]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.075     ; 1.248      ;
; 2498.652 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[47]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.075     ; 1.248      ;
; 2498.652 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[46]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.075     ; 1.248      ;
; 2498.652 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[44]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.075     ; 1.248      ;
; 2498.672 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.081      ; 1.416      ;
; 2498.676 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.081      ; 1.412      ;
; 2498.712 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.130      ; 1.447      ;
; 2498.725 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.081      ; 1.363      ;
; 2498.728 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.081      ; 1.360      ;
; 2498.730 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.081      ; 1.358      ;
; 2498.731 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.130      ; 1.428      ;
; 2498.756 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.107      ; 1.358      ;
; 2498.760 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.107      ; 1.354      ;
; 2498.777 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.107      ; 1.337      ;
; 2498.781 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.107      ; 1.333      ;
; 2498.812 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.107      ; 1.302      ;
; 2498.813 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.130      ; 1.346      ;
; 2498.815 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.107      ; 1.299      ;
; 2498.817 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.107      ; 1.297      ;
; 2498.861 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.107      ; 1.253      ;
; 2498.864 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.107      ; 1.250      ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                 ;
+----------+-------------------------------------+-------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack    ; From Node                           ; To Node                             ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+----------+-------------------------------------+-------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 2602.028 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[0]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.080     ; 2.045      ;
; 2602.028 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[8]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.080     ; 2.045      ;
; 2602.028 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[7]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.080     ; 2.045      ;
; 2602.028 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[6]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.080     ; 2.045      ;
; 2602.028 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[5]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.080     ; 2.045      ;
; 2602.028 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[4]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.080     ; 2.045      ;
; 2602.028 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[3]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.080     ; 2.045      ;
; 2602.028 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[2]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.080     ; 2.045      ;
; 2602.028 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[1]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.080     ; 2.045      ;
; 2602.435 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[9]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.081     ; 1.637      ;
; 2602.435 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[17]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.081     ; 1.637      ;
; 2602.435 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[15]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.081     ; 1.637      ;
; 2602.435 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[14]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.081     ; 1.637      ;
; 2602.435 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[13]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.081     ; 1.637      ;
; 2602.435 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[12]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.081     ; 1.637      ;
; 2602.435 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[11]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.081     ; 1.637      ;
; 2602.435 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[10]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.081     ; 1.637      ;
; 2602.435 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[16]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.081     ; 1.637      ;
; 2603.332 ; profile:profile_CW|enable_hang      ; profile:profile_CW|hang_PTT         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.080     ; 0.741      ;
; 2603.333 ; profile:profile_CW|enable_hang      ; profile:profile_CW|hang_state       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.080     ; 0.740      ;
; 2603.365 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_state       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.080     ; 0.708      ;
; 5205.926 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.358      ;
; 5205.926 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.358      ;
; 5205.926 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.358      ;
; 5205.926 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.358      ;
; 5205.926 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.358      ;
; 5205.926 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.358      ;
; 5205.932 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.037     ; 2.351      ;
; 5205.932 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.037     ; 2.351      ;
; 5205.932 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.037     ; 2.351      ;
; 5205.932 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.037     ; 2.351      ;
; 5205.970 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.314      ;
; 5205.970 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.314      ;
; 5205.970 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.314      ;
; 5205.970 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.314      ;
; 5205.970 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.314      ;
; 5205.970 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.314      ;
; 5205.977 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.037     ; 2.306      ;
; 5205.977 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.037     ; 2.306      ;
; 5205.977 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.037     ; 2.306      ;
; 5205.977 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.037     ; 2.306      ;
; 5205.988 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.296      ;
; 5205.988 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.296      ;
; 5205.988 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.296      ;
; 5205.988 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.296      ;
; 5205.988 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.296      ;
; 5205.988 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.296      ;
; 5205.992 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.292      ;
; 5205.992 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.292      ;
; 5205.992 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.292      ;
; 5205.992 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.292      ;
; 5205.992 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.292      ;
; 5205.992 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.292      ;
; 5205.995 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.037     ; 2.288      ;
; 5205.995 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.037     ; 2.288      ;
; 5205.995 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.037     ; 2.288      ;
; 5205.995 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.037     ; 2.288      ;
; 5205.998 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.037     ; 2.285      ;
; 5205.998 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.037     ; 2.285      ;
; 5205.998 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.037     ; 2.285      ;
; 5205.998 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.037     ; 2.285      ;
; 5206.006 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.278      ;
; 5206.006 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.278      ;
; 5206.006 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.278      ;
; 5206.006 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.278      ;
; 5206.006 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.278      ;
; 5206.006 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.278      ;
; 5206.012 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.037     ; 2.271      ;
; 5206.012 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.037     ; 2.271      ;
; 5206.012 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.037     ; 2.271      ;
; 5206.012 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.037     ; 2.271      ;
; 5206.014 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.270      ;
; 5206.014 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.270      ;
; 5206.014 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.270      ;
; 5206.014 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.270      ;
; 5206.014 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.270      ;
; 5206.014 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.270      ;
; 5206.021 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.037     ; 2.262      ;
; 5206.021 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.037     ; 2.262      ;
; 5206.021 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.037     ; 2.262      ;
; 5206.021 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.037     ; 2.262      ;
; 5206.057 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.227      ;
; 5206.057 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.227      ;
; 5206.057 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.227      ;
; 5206.057 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.227      ;
; 5206.057 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.227      ;
; 5206.057 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.227      ;
; 5206.062 ; profile:profile_CW|timer[2]         ; profile:profile_CW|prof_state.0001  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.037     ; 2.221      ;
; 5206.063 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.037     ; 2.220      ;
; 5206.063 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.037     ; 2.220      ;
; 5206.063 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.037     ; 2.220      ;
; 5206.063 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.037     ; 2.220      ;
; 5206.071 ; profile:profile_CW|timer[4]         ; profile:profile_CW|prof_state.0001  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.037     ; 2.212      ;
; 5206.075 ; profile:profile_CW|timer[7]         ; profile:profile_CW|prof_state.0001  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.037     ; 2.208      ;
; 5206.150 ; profile:profile_CW|timer[1]         ; profile:profile_CW|prof_state.0001  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.037     ; 2.133      ;
; 5206.155 ; profile:profile_CW|timer[6]         ; profile:profile_CW|prof_state.0001  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.037     ; 2.128      ;
; 5206.180 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|prof_state.0001  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.037     ; 2.103      ;
; 5206.183 ; profile:profile_CW|hang_timer[3]    ; profile:profile_CW|hang_timer[0]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.038     ; 2.099      ;
; 5206.183 ; profile:profile_CW|hang_timer[3]    ; profile:profile_CW|hang_timer[3]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.038     ; 2.099      ;
; 5206.183 ; profile:profile_CW|hang_timer[3]    ; profile:profile_CW|hang_timer[6]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.038     ; 2.099      ;
+----------+-------------------------------------+-------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                             ;
+-----------+------------------------------+---------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node                    ; To Node                               ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-----------+------------------------------+---------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 33330.370 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[15]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.040     ; 2.910      ;
; 33330.370 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[11]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.040     ; 2.910      ;
; 33330.370 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[9]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.040     ; 2.910      ;
; 33330.370 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[12]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.040     ; 2.910      ;
; 33330.370 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[17]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.040     ; 2.910      ;
; 33330.370 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[14]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.040     ; 2.910      ;
; 33330.370 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[13]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.040     ; 2.910      ;
; 33330.370 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[10]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.040     ; 2.910      ;
; 33330.370 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[16]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.040     ; 2.910      ;
; 33330.408 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[3]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.875      ;
; 33330.408 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[2]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.875      ;
; 33330.408 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[4]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.875      ;
; 33330.408 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[0]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.875      ;
; 33330.408 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[8]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.875      ;
; 33330.408 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[1]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.875      ;
; 33330.408 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[7]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.875      ;
; 33330.408 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[6]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.875      ;
; 33330.408 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[5]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.875      ;
; 33330.431 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[14]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.040     ; 2.849      ;
; 33330.431 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[17]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.040     ; 2.849      ;
; 33330.431 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[12]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.040     ; 2.849      ;
; 33330.431 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[9]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.040     ; 2.849      ;
; 33330.431 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[11]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.040     ; 2.849      ;
; 33330.431 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[16]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.040     ; 2.849      ;
; 33330.431 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[15]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.040     ; 2.849      ;
; 33330.431 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[10]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.040     ; 2.849      ;
; 33330.431 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[13]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.040     ; 2.849      ;
; 33330.431 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|key_state.00000    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 2.853      ;
; 33330.450 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|key_state.PREDOT   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 2.835      ;
; 33330.469 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[0]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.814      ;
; 33330.469 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[2]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.814      ;
; 33330.469 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[3]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.814      ;
; 33330.469 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[8]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.814      ;
; 33330.469 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[1]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.814      ;
; 33330.469 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[6]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.814      ;
; 33330.469 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[7]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.814      ;
; 33330.469 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[4]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.814      ;
; 33330.469 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[5]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.814      ;
; 33330.492 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|key_state.00000    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 2.792      ;
; 33330.503 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|key_state.PREDASH  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 2.782      ;
; 33330.509 ; iambic:iambic_inst|delay[17] ; iambic:iambic_inst|delay[12]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.774      ;
; 33330.509 ; iambic:iambic_inst|delay[17] ; iambic:iambic_inst|delay[11]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.774      ;
; 33330.509 ; iambic:iambic_inst|delay[17] ; iambic:iambic_inst|delay[17]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.774      ;
; 33330.509 ; iambic:iambic_inst|delay[17] ; iambic:iambic_inst|delay[10]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.774      ;
; 33330.509 ; iambic:iambic_inst|delay[17] ; iambic:iambic_inst|delay[14]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.774      ;
; 33330.509 ; iambic:iambic_inst|delay[17] ; iambic:iambic_inst|delay[13]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.774      ;
; 33330.509 ; iambic:iambic_inst|delay[17] ; iambic:iambic_inst|delay[9]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.774      ;
; 33330.509 ; iambic:iambic_inst|delay[17] ; iambic:iambic_inst|delay[16]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.774      ;
; 33330.509 ; iambic:iambic_inst|delay[17] ; iambic:iambic_inst|delay[15]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.774      ;
; 33330.511 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|key_state.PREDOT   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 2.774      ;
; 33330.547 ; iambic:iambic_inst|delay[17] ; iambic:iambic_inst|delay[7]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.034     ; 2.739      ;
; 33330.547 ; iambic:iambic_inst|delay[17] ; iambic:iambic_inst|delay[8]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.034     ; 2.739      ;
; 33330.547 ; iambic:iambic_inst|delay[17] ; iambic:iambic_inst|delay[1]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.034     ; 2.739      ;
; 33330.547 ; iambic:iambic_inst|delay[17] ; iambic:iambic_inst|delay[6]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.034     ; 2.739      ;
; 33330.547 ; iambic:iambic_inst|delay[17] ; iambic:iambic_inst|delay[5]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.034     ; 2.739      ;
; 33330.547 ; iambic:iambic_inst|delay[17] ; iambic:iambic_inst|delay[2]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.034     ; 2.739      ;
; 33330.547 ; iambic:iambic_inst|delay[17] ; iambic:iambic_inst|delay[4]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.034     ; 2.739      ;
; 33330.547 ; iambic:iambic_inst|delay[17] ; iambic:iambic_inst|delay[0]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.034     ; 2.739      ;
; 33330.547 ; iambic:iambic_inst|delay[17] ; iambic:iambic_inst|delay[3]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.034     ; 2.739      ;
; 33330.564 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|key_state.PREDASH  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 2.721      ;
; 33330.568 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[12]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.040     ; 2.712      ;
; 33330.568 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[9]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.040     ; 2.712      ;
; 33330.568 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[17]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.040     ; 2.712      ;
; 33330.568 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[14]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.040     ; 2.712      ;
; 33330.568 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[11]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.040     ; 2.712      ;
; 33330.568 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[15]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.040     ; 2.712      ;
; 33330.568 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[16]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.040     ; 2.712      ;
; 33330.568 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[10]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.040     ; 2.712      ;
; 33330.568 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[13]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.040     ; 2.712      ;
; 33330.606 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[8]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.677      ;
; 33330.606 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[0]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.677      ;
; 33330.606 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[1]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.677      ;
; 33330.606 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[7]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.677      ;
; 33330.606 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[5]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.677      ;
; 33330.606 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[4]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.677      ;
; 33330.606 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[2]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.677      ;
; 33330.606 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[6]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.677      ;
; 33330.606 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[3]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.677      ;
; 33330.611 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[15]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.672      ;
; 33330.611 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[9]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.672      ;
; 33330.611 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[16]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.672      ;
; 33330.611 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[13]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.672      ;
; 33330.611 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[14]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.672      ;
; 33330.611 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[17]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.672      ;
; 33330.611 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[10]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.672      ;
; 33330.611 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[11]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.672      ;
; 33330.611 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[12]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.672      ;
; 33330.629 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|key_state.00000    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 2.655      ;
; 33330.648 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|key_state.PREDOT   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 2.637      ;
; 33330.649 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[4]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.034     ; 2.637      ;
; 33330.649 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[3]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.034     ; 2.637      ;
; 33330.649 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[0]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.034     ; 2.637      ;
; 33330.649 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[5]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.034     ; 2.637      ;
; 33330.649 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[2]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.034     ; 2.637      ;
; 33330.649 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[6]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.034     ; 2.637      ;
; 33330.649 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[1]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.034     ; 2.637      ;
; 33330.649 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[7]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.034     ; 2.637      ;
; 33330.649 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[8]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.034     ; 2.637      ;
; 33330.666 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|key_state.DOTDELAY ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 2.619      ;
; 33330.667 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[15]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 2.616      ;
+-----------+------------------------------+---------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'spi_ce1'                                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.097 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.380      ; 0.581      ;
; 0.193 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.057      ; 0.334      ;
; 0.193 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.057      ; 0.334      ;
; 0.196 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.027      ; 0.307      ;
; 0.197 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.026      ; 0.307      ;
; 0.197 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.026      ; 0.307      ;
; 0.197 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.026      ; 0.307      ;
; 0.197 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.026      ; 0.307      ;
; 0.197 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.026      ; 0.307      ;
; 0.197 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.026      ; 0.307      ;
; 0.197 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.026      ; 0.307      ;
; 0.197 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.026      ; 0.307      ;
; 0.197 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.026      ; 0.307      ;
; 0.197 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.026      ; 0.307      ;
; 0.216 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.027      ; 0.327      ;
; 0.221 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.380      ; 0.705      ;
; 0.234 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.388      ; 0.726      ;
; 0.235 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.006      ; 0.325      ;
; 0.238 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.404      ; 0.746      ;
; 0.259 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.380      ; 0.743      ;
; 0.263 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.380      ; 0.747      ;
; 0.263 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.027      ; 0.374      ;
; 0.264 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.380      ; 0.748      ;
; 0.271 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[1]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.057      ; 0.412      ;
; 0.293 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[0]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.027      ; 0.404      ;
; 0.295 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.027      ; 0.406      ;
; 0.301 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.057      ; 0.442      ;
; 0.303 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.057      ; 0.444      ;
; 0.303 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.027      ; 0.414      ;
; 0.312 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.057      ; 0.453      ;
; 0.318 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.427      ; 0.849      ;
; 0.325 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.026      ; 0.435      ;
; 0.326 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.026      ; 0.436      ;
; 0.326 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.026      ; 0.436      ;
; 0.328 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[5]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.057      ; 0.469      ;
; 0.329 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.026      ; 0.439      ;
; 0.335 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.026      ; 0.445      ;
; 0.337 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.026      ; 0.447      ;
; 0.344 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.427      ; 0.875      ;
; 0.350 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.427      ; 0.881      ;
; 0.363 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.355      ; 0.822      ;
; 0.379 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.410      ; 0.893      ;
; 0.382 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.404      ; 0.890      ;
; 0.383 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[9]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.147     ; 0.320      ;
; 0.386 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2]               ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.147     ; 0.323      ;
; 0.388 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.410      ; 0.902      ;
; 0.389 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.006      ; 0.479      ;
; 0.392 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.410      ; 0.906      ;
; 0.392 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.388      ; 0.884      ;
; 0.400 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.404      ; 0.908      ;
; 0.405 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.380      ; 0.889      ;
; 0.405 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.006      ; 0.495      ;
; 0.407 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.388      ; 0.899      ;
; 0.407 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.380      ; 0.891      ;
; 0.410 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.380      ; 0.894      ;
; 0.412 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.404      ; 0.920      ;
; 0.417 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.404      ; 0.925      ;
; 0.421 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.388      ; 0.913      ;
; 0.424 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.006      ; 0.514      ;
; 0.424 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.006      ; 0.514      ;
; 0.448 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.410      ; 0.962      ;
; 0.450 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.026      ; 0.560      ;
; 0.451 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2]               ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.147     ; 0.388      ;
; 0.452 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.026      ; 0.562      ;
; 0.455 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.026      ; 0.565      ;
; 0.455 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.026      ; 0.565      ;
; 0.457 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.233      ; 0.794      ;
; 0.475 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.427      ; 1.006      ;
; 0.478 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.117      ; 0.679      ;
; 0.480 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.026      ; 0.590      ;
; 0.484 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.026      ; 0.594      ;
; 0.491 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[3]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.041      ; 0.616      ;
; 0.500 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2]               ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.147     ; 0.437      ;
; 0.504 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.026      ; 0.614      ;
; 0.506 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.380      ; 0.990      ;
; 0.506 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[4]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.041      ; 0.631      ;
; 0.507 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.026      ; 0.617      ;
; 0.513 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.026      ; 0.623      ;
; 0.520 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.210      ; 0.814      ;
; 0.526 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.210      ; 0.820      ;
; 0.528 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.385      ; 1.017      ;
; 0.531 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.410      ; 1.045      ;
; 0.537 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.006      ; 0.627      ;
; 0.541 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.379      ; 1.024      ;
; 0.558 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.363      ; 1.025      ;
; 0.564 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.006      ; 0.654      ;
; 0.564 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.006      ; 0.654      ;
; 0.566 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.380      ; 1.050      ;
; 0.568 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.026      ; 0.678      ;
; 0.568 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.026      ; 0.678      ;
; 0.572 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[10]                                               ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.108     ; 0.548      ;
; 0.587 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.388      ; 1.079      ;
; 0.591 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.006      ; 0.681      ;
; 0.625 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.402      ; 1.131      ;
; 0.634 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[2]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.055      ; 0.773      ;
; 0.672 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.355      ; 1.131      ;
; 0.687 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.210      ; 0.981      ;
; 0.690 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.427      ; 1.221      ;
; 0.691 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.210      ; 0.985      ;
; 0.695 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.255      ; 1.054      ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'spi_ce0'                                                                                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                          ; To Node                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.118 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrptr_g[1]                                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a28~porta_address_reg0    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.319      ; 0.541      ;
; 0.137 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrptr_g[1]                                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a12~porta_address_reg0    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.290      ; 0.531      ;
; 0.173 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.145      ; 0.402      ;
; 0.195 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6                ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.307      ;
; 0.195 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a3                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a3                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.307      ;
; 0.195 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.307      ;
; 0.195 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.307      ;
; 0.195 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10               ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.307      ;
; 0.195 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                      ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.307      ;
; 0.195 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7                ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.307      ;
; 0.195 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.307      ;
; 0.195 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.307      ;
; 0.195 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8                ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.307      ;
; 0.195 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2                ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.307      ;
; 0.195 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3                ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.307      ;
; 0.195 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4                ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.307      ;
; 0.195 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.307      ;
; 0.195 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.307      ;
; 0.195 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.307      ;
; 0.195 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.307      ;
; 0.195 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5                ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.307      ;
; 0.195 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11               ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.307      ;
; 0.195 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9                ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.307      ;
; 0.195 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10                      ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.307      ;
; 0.196 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1                ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.307      ;
; 0.196 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a5                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a5                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.307      ;
; 0.200 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe17a[3]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe18a[3]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.029      ; 0.313      ;
; 0.201 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe19a[3]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe20a[3]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.029      ; 0.314      ;
; 0.201 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe18a[3]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe19a[3]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.029      ; 0.314      ;
; 0.201 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[3]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe17a[3]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.029      ; 0.314      ;
; 0.202 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe18a[11] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe19a[11] ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.314      ;
; 0.202 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe19a[11] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe20a[11] ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.314      ;
; 0.202 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[8]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe17a[8]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.313      ;
; 0.202 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[9]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe17a[9]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.314      ;
; 0.202 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe18a[7]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe19a[7]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.313      ;
; 0.202 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe15a[7]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[7]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.313      ;
; 0.202 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe18a[2]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe19a[2]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.313      ;
; 0.202 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe15a[2]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[2]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.313      ;
; 0.202 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe20a[0]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe21a[0]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.029      ; 0.315      ;
; 0.202 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe20a[3]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe21a[3]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.029      ; 0.315      ;
; 0.203 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe18a[10] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe19a[10] ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.314      ;
; 0.203 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[0]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe17a[0]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.029      ; 0.316      ;
; 0.203 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe17a[9]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe18a[9]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.315      ;
; 0.203 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe19a[8]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe20a[8]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.314      ;
; 0.203 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe20a[8]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe21a[8]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.314      ;
; 0.203 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe20a[10] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe21a[10] ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.314      ;
; 0.203 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe19a[10] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe20a[10] ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.314      ;
; 0.203 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[10] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe17a[10] ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.314      ;
; 0.203 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe15a[10] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[10] ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.314      ;
; 0.203 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe15a[3]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[3]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.029      ; 0.316      ;
; 0.203 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe20a[11] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe21a[11] ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.315      ;
; 0.203 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe17a[7]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe18a[7]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.314      ;
; 0.203 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe15a[1]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[1]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.314      ;
; 0.203 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe19a[2]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe20a[2]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.314      ;
; 0.204 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe18a[6]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe19a[6]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.026      ; 0.314      ;
; 0.204 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe17a[10] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe18a[10] ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.315      ;
; 0.204 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe21a[6]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe22a[6]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.026      ; 0.314      ;
; 0.204 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe15a[6]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[6]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.026      ; 0.314      ;
; 0.204 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe20a[9]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe21a[9]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.026      ; 0.314      ;
; 0.204 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe20a[7]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe21a[7]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.315      ;
; 0.204 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe19a[7]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe20a[7]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.315      ;
; 0.204 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[5]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe17a[5]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.026      ; 0.314      ;
; 0.204 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[1]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe17a[1]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.315      ;
; 0.205 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe15a[8]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[8]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.316      ;
; 0.205 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe19a[5]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe20a[5]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe20a[5]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe21a[5]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe18a[1]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe19a[1]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.316      ;
; 0.205 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe15a[11] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[11] ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.317      ;
; 0.205 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[0]           ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|parity4                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.316      ;
; 0.205 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe17a[8]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe18a[8]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.316      ;
; 0.205 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe20a[6]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe21a[6]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.026      ; 0.315      ;
; 0.205 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe17a[6]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe18a[6]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.026      ; 0.315      ;
; 0.205 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[7]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe17a[7]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.316      ;
; 0.205 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe15a[5]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[5]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.026      ; 0.315      ;
; 0.205 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe19a[6]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe20a[6]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.026      ; 0.315      ;
; 0.205 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe17a[5]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe18a[5]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.026      ; 0.315      ;
; 0.206 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe17a[4]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe18a[4]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.025      ; 0.315      ;
; 0.206 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe19a[4]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe20a[4]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.025      ; 0.315      ;
; 0.206 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[4]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe17a[4]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.025      ; 0.315      ;
; 0.206 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe21a[4]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe22a[4]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.025      ; 0.315      ;
; 0.206 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[6]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe17a[6]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.026      ; 0.316      ;
; 0.206 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe19a[9]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe20a[9]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.026      ; 0.316      ;
; 0.206 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[2]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe17a[2]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.317      ;
; 0.207 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe18a[4]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe19a[4]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.025      ; 0.316      ;
; 0.207 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe15a[4]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[4]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.025      ; 0.316      ;
; 0.224 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrptr_g[5]                                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a28~porta_address_reg0    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.314      ; 0.642      ;
; 0.227 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrptr_g[8]                                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|delayed_wrptr_g[8]                                           ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.198      ; 0.509      ;
; 0.229 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrptr_g[8]                                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a20~porta_address_reg0    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.155      ; 0.488      ;
; 0.232 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrptr_g[7]                                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a20~porta_address_reg0    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.160      ; 0.496      ;
; 0.232 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrptr_g[3]                                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a20~porta_address_reg0    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.155      ; 0.491      ;
; 0.239 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrptr_g[1]                                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a0~porta_address_reg0     ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.167      ; 0.510      ;
; 0.240 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.011      ; 0.335      ;
; 0.240 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrptr_g[7]                                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a28~porta_address_reg0    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.319      ; 0.663      ;
; 0.244 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[0]                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|parity7                          ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.054      ; 0.382      ;
; 0.247 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrptr_g[11]                                                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.066      ; 0.397      ;
; 0.247 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrptr_g[9]                                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a28~porta_address_reg0    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.314      ; 0.665      ;
; 0.247 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrptr_g[1]                                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a4~porta_address_reg0     ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.184      ; 0.535      ;
; 0.251 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrptr_g[1]                                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a20~porta_address_reg0    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.160      ; 0.515      ;
; 0.252 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrptr_g[1]                                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a16~porta_address_reg0    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.146      ; 0.502      ;
; 0.260 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[1]           ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|parity4                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.371      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                                                                                                                                        ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.153 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.479      ;
; 0.155 ; profile:profile_CW|profile_count[9] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.482      ;
; 0.156 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.482      ;
; 0.161 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.487      ;
; 0.164 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.491      ;
; 0.166 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.492      ;
; 0.170 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.496      ;
; 0.171 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.497      ;
; 0.175 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.502      ;
; 0.185 ; profile:profile_CW|hang_PTT         ; profile:profile_CW|hang_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; profile:profile_CW|hang_state       ; profile:profile_CW|hang_state                                                                                                                  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|prof_state.0100                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; profile:profile_CW|prof_state.0001  ; profile:profile_CW|prof_state.0001                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; profile:profile_CW|enable_hang      ; profile:profile_CW|enable_hang                                                                                                                 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; profile:profile_CW|prof_state.0011  ; profile:profile_CW|prof_state.0011                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; profile:profile_CW|prof_state.0000  ; profile:profile_CW|prof_state.0000                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; profile:profile_CW|char_PTT         ; profile:profile_CW|char_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.195 ; profile:profile_CW|hang_state       ; profile:profile_CW|hang_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.317      ;
; 0.214 ; profile:profile_CW|prof_state.0000  ; profile:profile_CW|char_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.335      ;
; 0.260 ; profile:profile_CW|prof_state.0001  ; profile:profile_CW|prof_state.0010                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.381      ;
; 0.281 ; profile:profile_CW|profile_count[8] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.608      ;
; 0.293 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|enable_hang                                                                                                                 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.294 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.620      ;
; 0.295 ; profile:profile_CW|hang_timer[9]    ; profile:profile_CW|hang_timer[9]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.417      ;
; 0.296 ; profile:profile_CW|timer[9]         ; profile:profile_CW|timer[9]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.417      ;
; 0.296 ; profile:profile_CW|hang_timer[12]   ; profile:profile_CW|hang_timer[12]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.418      ;
; 0.296 ; profile:profile_CW|hang_timer[7]    ; profile:profile_CW|hang_timer[7]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.418      ;
; 0.296 ; profile:profile_CW|hang_timer[6]    ; profile:profile_CW|hang_timer[6]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.418      ;
; 0.296 ; profile:profile_CW|hang_timer[5]    ; profile:profile_CW|hang_timer[5]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.418      ;
; 0.296 ; profile:profile_CW|hang_timer[1]    ; profile:profile_CW|hang_timer[1]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.418      ;
; 0.297 ; profile:profile_CW|timer[7]         ; profile:profile_CW|timer[7]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; profile:profile_CW|timer[6]         ; profile:profile_CW|timer[6]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; profile:profile_CW|timer[5]         ; profile:profile_CW|timer[5]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; profile:profile_CW|hang_timer[11]   ; profile:profile_CW|hang_timer[11]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.419      ;
; 0.297 ; profile:profile_CW|hang_timer[10]   ; profile:profile_CW|hang_timer[10]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.419      ;
; 0.297 ; profile:profile_CW|hang_timer[4]    ; profile:profile_CW|hang_timer[4]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.419      ;
; 0.297 ; profile:profile_CW|timer[12]        ; profile:profile_CW|timer[12]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.298 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|prof_state.0000                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; profile:profile_CW|hang_timer[14]   ; profile:profile_CW|hang_timer[14]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.420      ;
; 0.298 ; profile:profile_CW|hang_timer[13]   ; profile:profile_CW|hang_timer[13]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.420      ;
; 0.298 ; profile:profile_CW|timer[4]         ; profile:profile_CW|timer[4]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; profile:profile_CW|timer[3]         ; profile:profile_CW|timer[3]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; profile:profile_CW|timer[1]         ; profile:profile_CW|timer[1]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; profile:profile_CW|hang_timer[2]    ; profile:profile_CW|hang_timer[2]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.420      ;
; 0.298 ; profile:profile_CW|timer[11]        ; profile:profile_CW|timer[11]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; profile:profile_CW|timer[10]        ; profile:profile_CW|timer[10]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.626      ;
; 0.299 ; profile:profile_CW|timer[14]        ; profile:profile_CW|timer[14]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; profile:profile_CW|timer[13]        ; profile:profile_CW|timer[13]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.302 ; profile:profile_CW|hang_timer[17]   ; profile:profile_CW|hang_timer[17]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.424      ;
; 0.303 ; profile:profile_CW|timer[17]        ; profile:profile_CW|timer[17]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; profile:profile_CW|hang_timer[15]   ; profile:profile_CW|hang_timer[15]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.425      ;
; 0.303 ; profile:profile_CW|hang_timer[8]    ; profile:profile_CW|hang_timer[8]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.425      ;
; 0.303 ; profile:profile_CW|hang_timer[16]   ; profile:profile_CW|hang_timer[16]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.425      ;
; 0.304 ; profile:profile_CW|timer[16]        ; profile:profile_CW|timer[16]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; profile:profile_CW|timer[8]         ; profile:profile_CW|timer[8]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.630      ;
; 0.304 ; profile:profile_CW|timer[15]        ; profile:profile_CW|timer[15]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; profile:profile_CW|hang_timer[3]    ; profile:profile_CW|hang_timer[3]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.426      ;
; 0.306 ; profile:profile_CW|timer[2]         ; profile:profile_CW|timer[2]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.309 ; profile:profile_CW|hang_timer[0]    ; profile:profile_CW|hang_timer[0]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.431      ;
; 0.309 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.636      ;
; 0.310 ; profile:profile_CW|timer[0]         ; profile:profile_CW|timer[0]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.431      ;
; 0.311 ; profile:profile_CW|prof_state.0011  ; profile:profile_CW|prof_state.0100                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.432      ;
; 0.312 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.638      ;
; 0.314 ; profile:profile_CW|prof_state.0011  ; profile:profile_CW|prof_state.0010                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.435      ;
; 0.315 ; profile:profile_CW|profile_count[9] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.642      ;
; 0.321 ; profile:profile_CW|profile_count[8] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.648      ;
; 0.330 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.656      ;
; 0.336 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.662      ;
; 0.350 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.676      ;
; 0.366 ; profile:profile_CW|prof_state.0000  ; profile:profile_CW|prof_state.0010                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.487      ;
; 0.399 ; profile:profile_CW|prof_state.0000  ; profile:profile_CW|enable_hang                                                                                                                 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.520      ;
; 0.444 ; profile:profile_CW|hang_timer[9]    ; profile:profile_CW|hang_timer[10]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.566      ;
; 0.445 ; profile:profile_CW|hang_timer[7]    ; profile:profile_CW|hang_timer[8]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.567      ;
; 0.445 ; profile:profile_CW|hang_timer[1]    ; profile:profile_CW|hang_timer[2]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.567      ;
; 0.445 ; profile:profile_CW|timer[9]         ; profile:profile_CW|timer[10]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.566      ;
; 0.445 ; profile:profile_CW|hang_timer[5]    ; profile:profile_CW|hang_timer[6]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.567      ;
; 0.446 ; profile:profile_CW|timer[7]         ; profile:profile_CW|timer[8]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.567      ;
; 0.446 ; profile:profile_CW|timer[5]         ; profile:profile_CW|timer[6]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.567      ;
; 0.446 ; profile:profile_CW|hang_timer[11]   ; profile:profile_CW|hang_timer[12]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.568      ;
; 0.447 ; profile:profile_CW|timer[1]         ; profile:profile_CW|timer[2]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.568      ;
; 0.447 ; profile:profile_CW|hang_timer[13]   ; profile:profile_CW|hang_timer[14]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.569      ;
; 0.447 ; profile:profile_CW|timer[11]        ; profile:profile_CW|timer[12]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.568      ;
; 0.447 ; profile:profile_CW|timer[3]         ; profile:profile_CW|timer[4]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.568      ;
; 0.448 ; profile:profile_CW|timer[13]        ; profile:profile_CW|timer[14]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.569      ;
; 0.452 ; profile:profile_CW|hang_timer[15]   ; profile:profile_CW|hang_timer[16]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.574      ;
; 0.453 ; profile:profile_CW|timer[15]        ; profile:profile_CW|timer[16]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; profile:profile_CW|hang_timer[3]    ; profile:profile_CW|hang_timer[4]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.575      ;
; 0.454 ; profile:profile_CW|hang_timer[12]   ; profile:profile_CW|hang_timer[13]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.576      ;
; 0.454 ; profile:profile_CW|hang_timer[6]    ; profile:profile_CW|hang_timer[7]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.576      ;
; 0.455 ; profile:profile_CW|timer[12]        ; profile:profile_CW|timer[13]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; profile:profile_CW|hang_timer[4]    ; profile:profile_CW|hang_timer[5]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.577      ;
; 0.455 ; profile:profile_CW|timer[6]         ; profile:profile_CW|timer[7]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; profile:profile_CW|hang_timer[10]   ; profile:profile_CW|hang_timer[11]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.577      ;
; 0.456 ; profile:profile_CW|hang_timer[0]    ; profile:profile_CW|hang_timer[1]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.578      ;
; 0.456 ; profile:profile_CW|timer[10]        ; profile:profile_CW|timer[11]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.577      ;
; 0.456 ; profile:profile_CW|hang_timer[14]   ; profile:profile_CW|hang_timer[15]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.578      ;
; 0.456 ; profile:profile_CW|hang_timer[2]    ; profile:profile_CW|hang_timer[3]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.578      ;
; 0.456 ; profile:profile_CW|timer[4]         ; profile:profile_CW|timer[5]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.577      ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'spi_sck'                                                                                                                         ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.153 ; spi_slave:spi_slave_rx2_inst|rreg[23] ; spi_slave:spi_slave_rx2_inst|rreg[24]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.151      ; 0.388      ;
; 0.157 ; spi_slave:spi_slave_rx2_inst|rreg[5]  ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.076      ; 0.317      ;
; 0.158 ; spi_slave:spi_slave_rx2_inst|rreg[39] ; spi_slave:spi_slave_rx2_inst|rdata[40] ; spi_sck      ; spi_sck     ; 0.000        ; 0.076      ; 0.318      ;
; 0.159 ; spi_slave:spi_slave_rx2_inst|rreg[40] ; spi_slave:spi_slave_rx2_inst|rdata[41] ; spi_sck      ; spi_sck     ; 0.000        ; 0.076      ; 0.319      ;
; 0.160 ; spi_slave:spi_slave_rx2_inst|rreg[17] ; spi_slave:spi_slave_rx2_inst|rdata[18] ; spi_sck      ; spi_sck     ; 0.000        ; 0.072      ; 0.316      ;
; 0.164 ; spi_slave:spi_slave_rx2_inst|rreg[14] ; spi_slave:spi_slave_rx2_inst|rdata[15] ; spi_sck      ; spi_sck     ; 0.000        ; 0.072      ; 0.320      ;
; 0.187 ; spi_slave:spi_slave_rx_inst|rreg[3]   ; spi_slave:spi_slave_rx_inst|rdata[4]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.120      ; 0.391      ;
; 0.187 ; spi_slave:spi_slave_rx_inst|rreg[5]   ; spi_slave:spi_slave_rx_inst|rdata[6]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.120      ; 0.391      ;
; 0.188 ; spi_slave:spi_slave_rx_inst|rreg[2]   ; spi_slave:spi_slave_rx_inst|rdata[3]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.120      ; 0.392      ;
; 0.190 ; spi_slave:spi_slave_rx_inst|rreg[0]   ; spi_slave:spi_slave_rx_inst|rdata[1]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.120      ; 0.394      ;
; 0.192 ; spi_slave:spi_slave_rx2_inst|rreg[34] ; spi_slave:spi_slave_rx2_inst|rdata[35] ; spi_sck      ; spi_sck     ; 0.000        ; 0.043      ; 0.319      ;
; 0.193 ; spi_slave:spi_slave_rx2_inst|rreg[36] ; spi_slave:spi_slave_rx2_inst|rdata[37] ; spi_sck      ; spi_sck     ; 0.000        ; 0.043      ; 0.320      ;
; 0.199 ; spi_slave:spi_slave_rx2_inst|rreg[38] ; spi_slave:spi_slave_rx2_inst|rdata[39] ; spi_sck      ; spi_sck     ; 0.000        ; 0.043      ; 0.326      ;
; 0.200 ; spi_slave:spi_slave_rx2_inst|rreg[37] ; spi_slave:spi_slave_rx2_inst|rdata[38] ; spi_sck      ; spi_sck     ; 0.000        ; 0.043      ; 0.327      ;
; 0.201 ; spi_slave:spi_slave_rx_inst|treg[0]   ; spi_slave:spi_slave_rx_inst|treg[1]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.314      ;
; 0.203 ; spi_slave:spi_slave_rx2_inst|treg[3]  ; spi_slave:spi_slave_rx2_inst|treg[4]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.315      ;
; 0.204 ; spi_slave:spi_slave_rx_inst|treg[2]   ; spi_slave:spi_slave_rx_inst|treg[3]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.317      ;
; 0.204 ; spi_slave:spi_slave_rx2_inst|treg[2]  ; spi_slave:spi_slave_rx2_inst|treg[3]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.316      ;
; 0.205 ; spi_slave:spi_slave_rx_inst|rreg[38]  ; spi_slave:spi_slave_rx_inst|rreg[39]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; spi_slave:spi_slave_rx2_inst|treg[1]  ; spi_slave:spi_slave_rx2_inst|treg[2]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.317      ;
; 0.206 ; spi_slave:spi_slave_rx2_inst|treg[7]  ; spi_slave:spi_slave_rx2_inst|treg[8]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.318      ;
; 0.208 ; spi_slave:spi_slave_rx_inst|rreg[19]  ; spi_slave:spi_slave_rx_inst|rreg[20]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.025      ; 0.317      ;
; 0.208 ; spi_slave:spi_slave_rx2_inst|rreg[36] ; spi_slave:spi_slave_rx2_inst|rreg[37]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.316      ;
; 0.209 ; spi_slave:spi_slave_rx2_inst|rreg[34] ; spi_slave:spi_slave_rx2_inst|rreg[35]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.317      ;
; 0.209 ; spi_slave:spi_slave_rx_inst|rreg[13]  ; spi_slave:spi_slave_rx_inst|rreg[14]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.317      ;
; 0.209 ; spi_slave:spi_slave_rx_inst|rreg[12]  ; spi_slave:spi_slave_rx_inst|rreg[13]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.317      ;
; 0.209 ; spi_slave:spi_slave_rx_inst|rreg[10]  ; spi_slave:spi_slave_rx_inst|rreg[11]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.317      ;
; 0.209 ; spi_slave:spi_slave_rx_inst|rreg[8]   ; spi_slave:spi_slave_rx_inst|rreg[9]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.317      ;
; 0.209 ; spi_slave:spi_slave_rx2_inst|rreg[40] ; spi_slave:spi_slave_rx2_inst|rreg[41]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.025      ; 0.318      ;
; 0.209 ; spi_slave:spi_slave_rx_inst|rreg[16]  ; spi_slave:spi_slave_rx_inst|rreg[17]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.025      ; 0.318      ;
; 0.209 ; spi_slave:spi_slave_rx_inst|rreg[39]  ; spi_slave:spi_slave_rx_inst|rreg[40]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.025      ; 0.318      ;
; 0.210 ; spi_slave:spi_slave_rx_inst|rreg[30]  ; spi_slave:spi_slave_rx_inst|rreg[31]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.318      ;
; 0.210 ; spi_slave:spi_slave_rx_inst|rreg[9]   ; spi_slave:spi_slave_rx_inst|rreg[10]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.318      ;
; 0.210 ; spi_slave:spi_slave_rx_inst|rreg[28]  ; spi_slave:spi_slave_rx_inst|rreg[29]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.318      ;
; 0.210 ; spi_slave:spi_slave_rx_inst|rreg[17]  ; spi_slave:spi_slave_rx_inst|rreg[18]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.025      ; 0.319      ;
; 0.210 ; spi_slave:spi_slave_rx2_inst|rreg[39] ; spi_slave:spi_slave_rx2_inst|rreg[40]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.025      ; 0.319      ;
; 0.210 ; spi_slave:spi_slave_rx2_inst|rreg[5]  ; spi_slave:spi_slave_rx2_inst|rreg[6]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.025      ; 0.319      ;
; 0.211 ; spi_slave:spi_slave_rx_inst|rreg[31]  ; spi_slave:spi_slave_rx_inst|rreg[32]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.319      ;
; 0.211 ; spi_slave:spi_slave_rx2_inst|rreg[27] ; spi_slave:spi_slave_rx2_inst|rreg[28]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.023      ; 0.318      ;
; 0.211 ; spi_slave:spi_slave_rx2_inst|rreg[26] ; spi_slave:spi_slave_rx2_inst|rreg[27]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.023      ; 0.318      ;
; 0.211 ; spi_slave:spi_slave_rx2_inst|rreg[24] ; spi_slave:spi_slave_rx2_inst|rreg[25]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.025      ; 0.320      ;
; 0.211 ; spi_slave:spi_slave_rx_inst|rreg[33]  ; spi_slave:spi_slave_rx_inst|rreg[34]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.025      ; 0.320      ;
; 0.211 ; spi_slave:spi_slave_rx_inst|rreg[1]   ; spi_slave:spi_slave_rx_inst|rreg[2]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.319      ;
; 0.211 ; spi_slave:spi_slave_rx_inst|rreg[4]   ; spi_slave:spi_slave_rx_inst|rreg[5]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.319      ;
; 0.212 ; spi_slave:spi_slave_rx_inst|rreg[29]  ; spi_slave:spi_slave_rx_inst|rreg[30]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.320      ;
; 0.212 ; spi_slave:spi_slave_rx_inst|rreg[6]   ; spi_slave:spi_slave_rx_inst|rreg[7]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.320      ;
; 0.213 ; spi_slave:spi_slave_rx_inst|rreg[11]  ; spi_slave:spi_slave_rx_inst|rreg[12]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.321      ;
; 0.213 ; spi_slave:spi_slave_rx2_inst|rreg[17] ; spi_slave:spi_slave_rx2_inst|rreg[18]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.023      ; 0.320      ;
; 0.213 ; spi_slave:spi_slave_rx2_inst|rreg[14] ; spi_slave:spi_slave_rx2_inst|rreg[15]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.023      ; 0.320      ;
; 0.214 ; spi_slave:spi_slave_rx2_inst|rreg[29] ; spi_slave:spi_slave_rx2_inst|rreg[30]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.023      ; 0.321      ;
; 0.214 ; spi_slave:spi_slave_rx_inst|rreg[4]   ; spi_slave:spi_slave_rx_inst|rdata[5]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.120      ; 0.418      ;
; 0.214 ; spi_slave:spi_slave_rx_inst|rreg[6]   ; spi_slave:spi_slave_rx_inst|rdata[7]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.120      ; 0.418      ;
; 0.215 ; spi_slave:spi_slave_rx_inst|rreg[1]   ; spi_slave:spi_slave_rx_inst|rdata[2]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.120      ; 0.419      ;
; 0.216 ; spi_slave:spi_slave_rx2_inst|rreg[4]  ; spi_slave:spi_slave_rx2_inst|rreg[5]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.025      ; 0.325      ;
; 0.216 ; spi_slave:spi_slave_rx2_inst|rreg[41] ; spi_slave:spi_slave_rx2_inst|rreg[42]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.025      ; 0.325      ;
; 0.216 ; spi_slave:spi_slave_rx2_inst|rreg[3]  ; spi_slave:spi_slave_rx2_inst|rreg[4]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.025      ; 0.325      ;
; 0.216 ; spi_slave:spi_slave_rx_inst|rreg[22]  ; spi_slave:spi_slave_rx_inst|rreg[23]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.025      ; 0.325      ;
; 0.217 ; spi_slave:spi_slave_rx_inst|rreg[23]  ; spi_slave:spi_slave_rx_inst|rreg[24]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.025      ; 0.326      ;
; 0.217 ; spi_slave:spi_slave_rx2_inst|rreg[7]  ; spi_slave:spi_slave_rx2_inst|rreg[8]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.325      ;
; 0.217 ; spi_slave:spi_slave_rx2_inst|rreg[8]  ; spi_slave:spi_slave_rx2_inst|rreg[9]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.325      ;
; 0.217 ; spi_slave:spi_slave_rx2_inst|rreg[9]  ; spi_slave:spi_slave_rx2_inst|rreg[10]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.325      ;
; 0.217 ; spi_slave:spi_slave_rx2_inst|rreg[11] ; spi_slave:spi_slave_rx2_inst|rreg[12]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.325      ;
; 0.218 ; spi_slave:spi_slave_rx2_inst|rreg[21] ; spi_slave:spi_slave_rx2_inst|rreg[22]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.023      ; 0.325      ;
; 0.218 ; spi_slave:spi_slave_rx2_inst|rreg[20] ; spi_slave:spi_slave_rx2_inst|rreg[21]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.023      ; 0.325      ;
; 0.218 ; spi_slave:spi_slave_rx2_inst|rreg[31] ; spi_slave:spi_slave_rx2_inst|rdata[32] ; spi_sck      ; spi_sck     ; 0.000        ; 0.094      ; 0.396      ;
; 0.218 ; spi_slave:spi_slave_rx2_inst|rreg[44] ; spi_slave:spi_slave_rx2_inst|rreg[45]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.326      ;
; 0.218 ; spi_slave:spi_slave_rx2_inst|rreg[1]  ; spi_slave:spi_slave_rx2_inst|rreg[2]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.025      ; 0.327      ;
; 0.219 ; spi_slave:spi_slave_rx2_inst|rreg[31] ; spi_slave:spi_slave_rx2_inst|rreg[32]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.327      ;
; 0.219 ; spi_slave:spi_slave_rx_inst|rreg[34]  ; spi_slave:spi_slave_rx_inst|rreg[35]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.025      ; 0.328      ;
; 0.219 ; spi_slave:spi_slave_rx_inst|rreg[24]  ; spi_slave:spi_slave_rx_inst|rreg[25]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.025      ; 0.328      ;
; 0.220 ; spi_slave:spi_slave_rx2_inst|rreg[22] ; spi_slave:spi_slave_rx2_inst|rreg[23]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.023      ; 0.327      ;
; 0.225 ; spi_slave:spi_slave_rx2_inst|rreg[32] ; spi_slave:spi_slave_rx2_inst|rdata[33] ; spi_sck      ; spi_sck     ; 0.000        ; 0.094      ; 0.403      ;
; 0.227 ; spi_slave:spi_slave_rx2_inst|rreg[8]  ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.094      ; 0.405      ;
; 0.231 ; spi_slave:spi_slave_rx2_inst|rreg[46] ; spi_slave:spi_slave_rx2_inst|rdata[47] ; spi_sck      ; spi_sck     ; 0.000        ; 0.072      ; 0.387      ;
; 0.237 ; spi_slave:spi_slave_rx_inst|rreg[40]  ; spi_slave:spi_slave_rx_inst|rdata[41]  ; spi_sck      ; spi_sck     ; 0.000        ; -0.007     ; 0.314      ;
; 0.238 ; spi_slave:spi_slave_rx2_inst|rreg[43] ; spi_slave:spi_slave_rx2_inst|rdata[44] ; spi_sck      ; spi_sck     ; 0.000        ; 0.076      ; 0.398      ;
; 0.242 ; spi_slave:spi_slave_rx_inst|rreg[33]  ; spi_slave:spi_slave_rx_inst|rdata[34]  ; spi_sck      ; spi_sck     ; 0.000        ; -0.007     ; 0.319      ;
; 0.242 ; spi_slave:spi_slave_rx_inst|rreg[39]  ; spi_slave:spi_slave_rx_inst|rdata[40]  ; spi_sck      ; spi_sck     ; 0.000        ; -0.007     ; 0.319      ;
; 0.244 ; spi_slave:spi_slave_rx_inst|rreg[29]  ; spi_slave:spi_slave_rx_inst|rdata[30]  ; spi_sck      ; spi_sck     ; 0.000        ; -0.012     ; 0.316      ;
; 0.245 ; spi_slave:spi_slave_rx_inst|rreg[31]  ; spi_slave:spi_slave_rx_inst|rdata[32]  ; spi_sck      ; spi_sck     ; 0.000        ; -0.012     ; 0.317      ;
; 0.245 ; spi_slave:spi_slave_rx_inst|rreg[30]  ; spi_slave:spi_slave_rx_inst|rdata[31]  ; spi_sck      ; spi_sck     ; 0.000        ; -0.012     ; 0.317      ;
; 0.246 ; spi_slave:spi_slave_rx_inst|rreg[28]  ; spi_slave:spi_slave_rx_inst|rdata[29]  ; spi_sck      ; spi_sck     ; 0.000        ; -0.012     ; 0.318      ;
; 0.252 ; spi_slave:spi_slave_rx2_inst|rreg[6]  ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.077      ; 0.413      ;
; 0.256 ; spi_slave:spi_slave_rx2_inst|rreg[3]  ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.077      ; 0.417      ;
; 0.257 ; spi_slave:spi_slave_rx2_inst|rreg[1]  ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.077      ; 0.418      ;
; 0.259 ; spi_slave:spi_slave_rx2_inst|treg[26] ; spi_slave:spi_slave_rx2_inst|treg[27]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.372      ;
; 0.260 ; spi_slave:spi_slave_rx_inst|treg[14]  ; spi_slave:spi_slave_rx_inst|treg[15]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.373      ;
; 0.260 ; spi_slave:spi_slave_rx_inst|treg[10]  ; spi_slave:spi_slave_rx_inst|treg[11]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.373      ;
; 0.260 ; spi_slave:spi_slave_rx2_inst|treg[28] ; spi_slave:spi_slave_rx2_inst|treg[29]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.373      ;
; 0.260 ; spi_slave:spi_slave_rx_inst|treg[41]  ; spi_slave:spi_slave_rx_inst|treg[42]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.373      ;
; 0.260 ; spi_slave:spi_slave_rx_inst|treg[38]  ; spi_slave:spi_slave_rx_inst|treg[39]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.373      ;
; 0.260 ; spi_slave:spi_slave_rx_inst|treg[36]  ; spi_slave:spi_slave_rx_inst|treg[37]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.373      ;
; 0.261 ; spi_slave:spi_slave_rx_inst|treg[11]  ; spi_slave:spi_slave_rx_inst|treg[12]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.374      ;
; 0.261 ; spi_slave:spi_slave_rx2_inst|treg[14] ; spi_slave:spi_slave_rx2_inst|treg[15]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.373      ;
; 0.261 ; spi_slave:spi_slave_rx_inst|treg[28]  ; spi_slave:spi_slave_rx_inst|treg[29]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.373      ;
; 0.261 ; spi_slave:spi_slave_rx_inst|treg[22]  ; spi_slave:spi_slave_rx_inst|treg[23]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.373      ;
; 0.261 ; spi_slave:spi_slave_rx_inst|treg[23]  ; spi_slave:spi_slave_rx_inst|treg[24]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.373      ;
; 0.261 ; spi_slave:spi_slave_rx_inst|treg[20]  ; spi_slave:spi_slave_rx_inst|treg[21]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.373      ;
; 0.261 ; spi_slave:spi_slave_rx2_inst|treg[44] ; spi_slave:spi_slave_rx2_inst|treg[45]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.373      ;
; 0.261 ; spi_slave:spi_slave_rx2_inst|treg[42] ; spi_slave:spi_slave_rx2_inst|treg[43]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.373      ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ad9866_clk'                                                                                                                                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                              ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.162 ; transmitter:transmitter_inst|FirInterp8_1024:fi|caddr[2]                                                                               ; transmitter:transmitter_inst|FirInterp8_1024:fi|firromI_1024:rom|altsyncram:altsyncram_component|altsyncram_23b1:auto_generated|ram_block1a0~porta_address_reg0 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.210      ; 0.476      ;
; 0.169 ; transmitter:transmitter_inst|FirInterp8_1024:fi|caddr[1]                                                                               ; transmitter:transmitter_inst|FirInterp8_1024:fi|firromI_1024:rom|altsyncram:altsyncram_component|altsyncram_23b1:auto_generated|ram_block1a0~porta_address_reg0 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.210      ; 0.483      ;
; 0.170 ; receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[37]                                     ; receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[37]                                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.132      ; 0.386      ;
; 0.171 ; receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[32]                                     ; receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[32]                                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.132      ; 0.387      ;
; 0.175 ; transmitter:transmitter_inst|FirInterp8_1024:fi|caddr[0]                                                                               ; transmitter:transmitter_inst|FirInterp8_1024:fi|firromI_1024:rom|altsyncram:altsyncram_component|altsyncram_23b1:auto_generated|ram_block1a0~porta_address_reg0 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.210      ; 0.489      ;
; 0.179 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|wrptr_g[2]                                                ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a16~porta_address_reg0                          ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.216      ; 0.499      ;
; 0.181 ; receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[38]                                     ; receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[38]                                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.132      ; 0.397      ;
; 0.182 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|wrptr_g[0]                                                ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a16~porta_address_reg0                          ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.216      ; 0.502      ;
; 0.184 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|wrptr_g[2]                                                ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a24~porta_address_reg0                          ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.209      ; 0.497      ;
; 0.186 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[30]                                     ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[30]                                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.118      ; 0.388      ;
; 0.188 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|wrptr_g[1]                                                ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a16~porta_address_reg0                          ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.216      ; 0.508      ;
; 0.188 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[4]                                                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~porta_address_reg0                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.192      ; 0.484      ;
; 0.195 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|wrptr_g[0]                                                ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a32~porta_address_reg0                          ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.217      ; 0.516      ;
; 0.197 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|wrptr_g[5]                                                ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a24~porta_address_reg0                          ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.196      ; 0.497      ;
; 0.197 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[3]                                                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~porta_address_reg0                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.192      ; 0.493      ;
; 0.197 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.307      ;
; 0.198 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                   ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.307      ;
; 0.198 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.307      ;
; 0.198 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10                   ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10                                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.307      ;
; 0.198 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a1                         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[1]                                                                              ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.043      ; 0.325      ;
; 0.198 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.307      ;
; 0.198 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.307      ;
; 0.198 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.307      ;
; 0.198 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.307      ;
; 0.198 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.307      ;
; 0.198 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.307      ;
; 0.198 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.307      ;
; 0.198 ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rRun                                                                            ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rRun                                                                                                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.307      ;
; 0.198 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a5                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a5                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.307      ;
; 0.198 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.307      ;
; 0.199 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a4                         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a4                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|wrptr_g[1]                                                ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a32~porta_address_reg0                          ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.217      ; 0.520      ;
; 0.199 ; transmitter:transmitter_inst|FirInterp8_1024:fi|we                                                                                     ; transmitter:transmitter_inst|FirInterp8_1024:fi|we                                                                                                              ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11                          ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10                          ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; transmitter:transmitter_inst|FirInterp8_1024:fi|req                                                                                    ; transmitter:transmitter_inst|FirInterp8_1024:fi|req                                                                                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[1]                                                                               ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[1]                                                                                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[2]                                                                               ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[2]                                                                                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[0]                                                                               ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[0]                                                                                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rWait                                                                           ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rWait                                                                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a6                         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a6                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a5                         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a5                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a7                         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a7                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a8                         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a8                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a0                         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a0                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.200 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a10                        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a10                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.200 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a3                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a3                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.200 ; receiver:receiver_rx_inst|firX8R8:fir2|waddr[0]                                                                                        ; receiver:receiver_rx_inst|firX8R8:fir2|waddr[0]                                                                                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.200 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                                                                                      ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                                                                                                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.200 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[3]                                                                                      ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[3]                                                                                                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.200 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|wrptr_g[0]                                                ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a24~porta_address_reg0                          ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.209      ; 0.513      ;
; 0.200 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|wrptr_g[0]                                                ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a28~porta_address_reg0                          ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.231      ; 0.535      ;
; 0.200 ; receiver:receiver_rx2_inst|firX8R8:fir2|waddr[0]                                                                                       ; receiver:receiver_rx2_inst|firX8R8:fir2|waddr[0]                                                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.200 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[1]                                                                                       ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[1]                                                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.200 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[3]                                                                                       ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[3]                                                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.200 ; transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[0]                                                                               ; transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[0]                                                                                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.200 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a9                         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a9                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.200 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a3                         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a3                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.200 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.200 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a2                         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a2                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.200 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a1                         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a1                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.200 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.201 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a1                         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|sub_parity8a[0]                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.043      ; 0.328      ;
; 0.203 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|wrptr_g[2]                                                ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a28~porta_address_reg0                          ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.231      ; 0.538      ;
; 0.203 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[0]                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|parity4                                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.313      ;
; 0.204 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe7a[8] ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe8a[8]                          ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.314      ;
; 0.204 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe8a[8] ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe9a[8]                          ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.314      ;
; 0.204 ; receiver:receiver_rx_inst|cordic:cordic_inst|Z[10][0]                                                                                  ; receiver:receiver_rx_inst|cordic:cordic_inst|Z[11][0]                                                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.313      ;
; 0.204 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe4a[6]      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe5a[6]                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.313      ;
; 0.204 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_cql:rs_dgwp|dffpipe_1g9:dffpipe5|dffe7a[0]        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_cql:rs_dgwp|dffpipe_1g9:dffpipe5|dffe8a[0]                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.314      ;
; 0.204 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_cql:rs_dgwp|dffpipe_1g9:dffpipe5|dffe8a[0]        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_cql:rs_dgwp|dffpipe_1g9:dffpipe5|dffe9a[0]                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.314      ;
; 0.204 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_cql:rs_dgwp|dffpipe_1g9:dffpipe5|dffe9a[0]        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_cql:rs_dgwp|dffpipe_1g9:dffpipe5|dffe10a[0]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.314      ;
; 0.204 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_cql:rs_dgwp|dffpipe_1g9:dffpipe5|dffe9a[5]        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_cql:rs_dgwp|dffpipe_1g9:dffpipe5|dffe10a[5]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.313      ;
; 0.204 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_cql:rs_dgwp|dffpipe_1g9:dffpipe5|dffe10a[5]       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_cql:rs_dgwp|dffpipe_1g9:dffpipe5|dffe11a[5]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.313      ;
; 0.204 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_cql:rs_dgwp|dffpipe_1g9:dffpipe5|dffe6a[8]        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_cql:rs_dgwp|dffpipe_1g9:dffpipe5|dffe7a[8]                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.314      ;
; 0.204 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_cql:rs_dgwp|dffpipe_1g9:dffpipe5|dffe8a[8]        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_cql:rs_dgwp|dffpipe_1g9:dffpipe5|dffe9a[8]                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.314      ;
; 0.205 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe6a[4] ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe7a[4]                          ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.313      ;
; 0.205 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe4a[8] ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe5a[8]                          ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.315      ;
; 0.205 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe9a[3] ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe10a[3]                         ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe6a[3] ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe7a[3]                          ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe5a[3] ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe6a[3]                          ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe4a[3] ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe5a[3]                          ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe8a[4] ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe9a[4]                          ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.313      ;
; 0.205 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe7a[2] ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe8a[2]                          ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe8a[7] ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe9a[7]                          ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.313      ;
; 0.205 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe5a[2]      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe6a[2]                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe9a[2]      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe10a[2]                              ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[3]      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe8a[3]                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.313      ;
; 0.205 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe10a[3]     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe11a[3]                              ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.313      ;
; 0.205 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe6a[6]      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[6]                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[6]      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe8a[6]                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe10a[6]     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe11a[6]                              ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.313      ;
; 0.205 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe11a[6]     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|ws_dgrp_reg[6]                                                                          ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.313      ;
; 0.205 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe4a[10]     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe5a[10]                              ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe6a[10]     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[10]                              ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                     ;
+-------+----------------------------------------+----------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.186 ; iambic:iambic_inst|key_state.DASHDELAY ; iambic:iambic_inst|key_state.DASHDELAY ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; iambic:iambic_inst|key_state.SENDDOT   ; iambic:iambic_inst|key_state.SENDDOT   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; iambic:iambic_inst|dot_memory          ; iambic:iambic_inst|dot_memory          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; iambic:iambic_inst|key_state.DOTDELAY  ; iambic:iambic_inst|key_state.DOTDELAY  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; iambic:iambic_inst|key_state.SENDDASH  ; iambic:iambic_inst|key_state.SENDDASH  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; iambic:iambic_inst|dash_memory         ; iambic:iambic_inst|dash_memory         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.258 ; iambic:iambic_inst|dash_memory         ; iambic:iambic_inst|key_state.PREDASH   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.379      ;
; 0.259 ; iambic:iambic_inst|key_state.DOTHELD   ; iambic:iambic_inst|key_state.PREDOT    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.380      ;
; 0.262 ; iambic:iambic_inst|key_state.PREDOT    ; iambic:iambic_inst|key_state.SENDDOT   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.383      ;
; 0.276 ; iambic:iambic_inst|key_state.SENDDASH  ; iambic:iambic_inst|keyer_out           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.397      ;
; 0.279 ; iambic:iambic_inst|dot_memory          ; iambic:iambic_inst|key_state.DASHHELD  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.401      ;
; 0.288 ; iambic:iambic_inst|key_state.DOTDELAY  ; iambic:iambic_inst|key_state.DOTHELD   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.409      ;
; 0.300 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.421      ;
; 0.301 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[5]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.422      ;
; 0.301 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.422      ;
; 0.301 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.422      ;
; 0.302 ; iambic:iambic_inst|delay[11]           ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.423      ;
; 0.303 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.425      ;
; 0.308 ; iambic:iambic_inst|delay[15]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.429      ;
; 0.309 ; iambic:iambic_inst|delay[1]            ; iambic:iambic_inst|delay[1]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.430      ;
; 0.309 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[3]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.430      ;
; 0.310 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.431      ;
; 0.310 ; iambic:iambic_inst|delay[17]           ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.431      ;
; 0.310 ; iambic:iambic_inst|delay[14]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.431      ;
; 0.310 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.431      ;
; 0.312 ; iambic:iambic_inst|key_state.SENDDOT   ; iambic:iambic_inst|key_state.DOTDELAY  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.433      ;
; 0.313 ; iambic:iambic_inst|key_state.SENDDASH  ; iambic:iambic_inst|key_state.DASHDELAY ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.434      ;
; 0.316 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.437      ;
; 0.318 ; iambic:iambic_inst|dash_memory         ; iambic:iambic_inst|key_state.DOTHELD   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.439      ;
; 0.321 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[0]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.442      ;
; 0.372 ; iambic:iambic_inst|delay[16]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.493      ;
; 0.377 ; iambic:iambic_inst|delay[2]            ; iambic:iambic_inst|delay[2]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.498      ;
; 0.449 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.570      ;
; 0.450 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.571      ;
; 0.451 ; iambic:iambic_inst|delay[11]           ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.572      ;
; 0.457 ; iambic:iambic_inst|delay[15]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.578      ;
; 0.458 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.579      ;
; 0.458 ; iambic:iambic_inst|delay[1]            ; iambic:iambic_inst|delay[2]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.579      ;
; 0.459 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.580      ;
; 0.459 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.580      ;
; 0.459 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.580      ;
; 0.461 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[5]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.582      ;
; 0.462 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.583      ;
; 0.462 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.583      ;
; 0.464 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.585      ;
; 0.465 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.583      ;
; 0.465 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.586      ;
; 0.468 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.586      ;
; 0.468 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[1]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.589      ;
; 0.468 ; iambic:iambic_inst|delay[14]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.589      ;
; 0.468 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.589      ;
; 0.471 ; iambic:iambic_inst|delay[14]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.592      ;
; 0.471 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[2]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.592      ;
; 0.471 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.592      ;
; 0.493 ; iambic:iambic_inst|dot_memory          ; iambic:iambic_inst|key_state.PREDOT    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.615      ;
; 0.513 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.634      ;
; 0.514 ; iambic:iambic_inst|delay[11]           ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.635      ;
; 0.515 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.633      ;
; 0.516 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.637      ;
; 0.517 ; iambic:iambic_inst|delay[11]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.638      ;
; 0.518 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.636      ;
; 0.520 ; iambic:iambic_inst|delay[15]           ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.641      ;
; 0.521 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[5]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.642      ;
; 0.521 ; iambic:iambic_inst|delay[1]            ; iambic:iambic_inst|delay[3]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.642      ;
; 0.522 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.643      ;
; 0.524 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.645      ;
; 0.524 ; iambic:iambic_inst|delay[1]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.645      ;
; 0.525 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.646      ;
; 0.525 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.646      ;
; 0.527 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.648      ;
; 0.528 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.649      ;
; 0.528 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.646      ;
; 0.528 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.649      ;
; 0.530 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.651      ;
; 0.530 ; iambic:iambic_inst|delay[16]           ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.651      ;
; 0.531 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.649      ;
; 0.531 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.652      ;
; 0.531 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.649      ;
; 0.534 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.652      ;
; 0.534 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.655      ;
; 0.534 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[3]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.655      ;
; 0.534 ; iambic:iambic_inst|delay[14]           ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.655      ;
; 0.535 ; iambic:iambic_inst|delay[2]            ; iambic:iambic_inst|delay[3]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.656      ;
; 0.537 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.658      ;
; 0.537 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.658      ;
; 0.537 ; iambic:iambic_inst|key_state.SENDDOT   ; iambic:iambic_inst|dot_memory          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.657      ;
; 0.538 ; iambic:iambic_inst|delay[2]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.659      ;
; 0.541 ; iambic:iambic_inst|key_state.DOTDELAY  ; iambic:iambic_inst|key_state.PREDASH   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.662      ;
; 0.569 ; iambic:iambic_inst|key_state.DOTDELAY  ; iambic:iambic_inst|dash_memory         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.690      ;
; 0.578 ; iambic:iambic_inst|key_state.DASHDELAY ; iambic:iambic_inst|key_state.DASHHELD  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.699      ;
; 0.580 ; iambic:iambic_inst|delay[11]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.701      ;
; 0.581 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.699      ;
; 0.582 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.700      ;
; 0.583 ; iambic:iambic_inst|delay[11]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.704      ;
; 0.584 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.702      ;
; 0.584 ; iambic:iambic_inst|key_state.DASHHELD  ; iambic:iambic_inst|key_state.PREDASH   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.705      ;
; 0.585 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.703      ;
; 0.587 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.708      ;
; 0.587 ; iambic:iambic_inst|delay[1]            ; iambic:iambic_inst|delay[5]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.708      ;
+-------+----------------------------------------+----------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_10mhz'                                                                                                                                                ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.186 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[0]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ad9866:ad9866_inst|dut2_bitcount[2]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; ad9866:ad9866_inst|dut2_data[10]                   ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[0]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.314      ;
; 0.206 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.326      ;
; 0.253 ; ad9866:ad9866_inst|dut2_data[9]                    ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.373      ;
; 0.254 ; ad9866:ad9866_inst|dut2_data[13]                   ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.374      ;
; 0.282 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.402      ;
; 0.289 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut1_pc[4]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.372      ; 0.745      ;
; 0.291 ; counter[11]                                        ; counter[11]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.412      ;
; 0.291 ; counter[9]                                         ; counter[9]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.412      ;
; 0.292 ; counter[1]                                         ; counter[1]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.413      ;
; 0.292 ; counter[7]                                         ; counter[7]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.413      ;
; 0.293 ; counter[3]                                         ; counter[3]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; counter[2]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; ad9866:ad9866_inst|dut2_data[3]                    ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; counter[17]                                        ; counter[17]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; counter[15]                                        ; counter[15]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; counter[13]                                        ; counter[13]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; counter[10]                                        ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; counter[5]                                         ; counter[5]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.414      ;
; 0.294 ; counter[4]                                         ; counter[4]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; counter[21]                                        ; counter[21]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; ad9866:ad9866_inst|dut2_data[4]                    ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; counter[19]                                        ; counter[19]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; ad9866:ad9866_inst|dut2_data[5]                    ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; counter[18]                                        ; counter[18]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; counter[12]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; counter[8]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; counter[6]                                         ; counter[6]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.415      ;
; 0.295 ; counter[20]                                        ; counter[20]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; counter[16]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; ad9866:ad9866_inst|dut2_data[11]                   ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; counter[14]                                        ; counter[14]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.415      ;
; 0.296 ; ad9866:ad9866_inst|dut2_data[7]                    ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.417      ;
; 0.296 ; ad9866:ad9866_inst|dut2_data[12]                   ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.417      ;
; 0.296 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[12] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.417      ;
; 0.297 ; reset_handler:reset_handler_inst|reset_counter[2]  ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; reset_handler:reset_handler_inst|reset_counter[18] ; reset_handler:reset_handler_inst|reset_counter[18] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[14] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.418      ;
; 0.298 ; reset_handler:reset_handler_inst|reset_counter[20] ; reset_handler:reset_handler_inst|reset_counter[20] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; reset_handler:reset_handler_inst|reset_counter[7]  ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; ad9866:ad9866_inst|dut2_data[2]                    ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; ad9866:ad9866_inst|dut2_data[8]                    ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.031      ; 0.413      ;
; 0.298 ; reset_handler:reset_handler_inst|reset_counter[16] ; reset_handler:reset_handler_inst|reset_counter[16] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[15] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; reset_handler:reset_handler_inst|reset_counter[5]  ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; reset_handler:reset_handler_inst|reset_counter[3]  ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; reset_handler:reset_handler_inst|reset_counter[23] ; reset_handler:reset_handler_inst|reset_counter[23] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; reset_handler:reset_handler_inst|reset_counter[17] ; reset_handler:reset_handler_inst|reset_counter[17] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; reset_handler:reset_handler_inst|reset_counter[19] ; reset_handler:reset_handler_inst|reset_counter[19] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.420      ;
; 0.300 ; reset_handler:reset_handler_inst|reset_counter[21] ; reset_handler:reset_handler_inst|reset_counter[21] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.421      ;
; 0.303 ; reset_handler:reset_handler_inst|reset_counter[1]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.424      ;
; 0.305 ; counter[0]                                         ; counter[0]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; reset_handler:reset_handler_inst|reset_counter[22] ; reset_handler:reset_handler_inst|reset_counter[22] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.427      ;
; 0.307 ; ad9866:ad9866_inst|dut2_bitcount[3]                ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.427      ;
; 0.309 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut1_pc[1]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.430      ;
; 0.310 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut1_pc[2]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.431      ;
; 0.312 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.432      ;
; 0.314 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.434      ;
; 0.316 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.436      ;
; 0.338 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[0]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.458      ;
; 0.338 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.458      ;
; 0.342 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut1_pc[4]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.372      ; 0.798      ;
; 0.352 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut1_pc[5]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.372      ; 0.808      ;
; 0.353 ; ad9866:ad9866_inst|dut2_data[0]                    ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.045      ; 0.482      ;
; 0.362 ; ad9866:ad9866_inst|dut2_data[6]                    ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.483      ;
; 0.364 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.484      ;
; 0.364 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.485      ;
; 0.365 ; reset_handler:reset_handler_inst|reset_counter[4]  ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.486      ;
; 0.367 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.488      ;
; 0.380 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut1_pc[5]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.024      ; 0.488      ;
; 0.388 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut1_pc[3]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.372      ; 0.844      ;
; 0.405 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut1_pc[5]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.372      ; 0.861      ;
; 0.415 ; ad9866:ad9866_inst|dut2_bitcount[2]                ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.535      ;
; 0.425 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.256      ; 0.765      ;
; 0.427 ; counter[11]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.050      ; 0.561      ;
; 0.440 ; counter[9]                                         ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.561      ;
; 0.441 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut1_pc[3]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.372      ; 0.897      ;
; 0.441 ; counter[10]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.050      ; 0.575      ;
; 0.441 ; counter[7]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.562      ;
; 0.441 ; counter[1]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.562      ;
; 0.442 ; counter[3]                                         ; counter[4]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.563      ;
; 0.442 ; counter[5]                                         ; counter[6]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.563      ;
; 0.442 ; counter[15]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.562      ;
; 0.442 ; counter[17]                                        ; counter[18]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.562      ;
; 0.442 ; counter[13]                                        ; counter[14]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.562      ;
; 0.443 ; counter[19]                                        ; counter[20]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.563      ;
; 0.445 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.566      ;
; 0.446 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.567      ;
; 0.446 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[15] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.567      ;
; 0.446 ; reset_handler:reset_handler_inst|reset_counter[2]  ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.567      ;
; 0.446 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.567      ;
; 0.446 ; reset_handler:reset_handler_inst|reset_counter[18] ; reset_handler:reset_handler_inst|reset_counter[19] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.567      ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx_inst|done'                                                                                                        ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                   ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; 0.270 ; spi_slave:spi_slave_rx_inst|rdata[27] ; tx_iq[27]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.041      ; 0.425      ;
; 0.272 ; spi_slave:spi_slave_rx_inst|rdata[24] ; tx_iq[24]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.041      ; 0.427      ;
; 0.275 ; spi_slave:spi_slave_rx_inst|rdata[23] ; tx_iq[23]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.041      ; 0.430      ;
; 0.282 ; spi_slave:spi_slave_rx_inst|rdata[26] ; tx_iq[26]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.041      ; 0.437      ;
; 0.283 ; spi_slave:spi_slave_rx_inst|rdata[25] ; tx_iq[25]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.041      ; 0.438      ;
; 0.331 ; spi_slave:spi_slave_rx_inst|rdata[33] ; tx_gain[1]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.042      ; 0.487      ;
; 0.365 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; tx_iq[5]                  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.091     ; 0.388      ;
; 0.367 ; spi_slave:spi_slave_rx_inst|rdata[21] ; tx_iq[21]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.047      ; 0.528      ;
; 0.383 ; spi_slave:spi_slave_rx_inst|rdata[16] ; tx_iq[16]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.055      ; 0.552      ;
; 0.387 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.055      ; 0.556      ;
; 0.388 ; spi_slave:spi_slave_rx_inst|rdata[20] ; tx_iq[20]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.041      ; 0.543      ;
; 0.393 ; spi_slave:spi_slave_rx_inst|rdata[19] ; tx_iq[19]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.041      ; 0.548      ;
; 0.396 ; spi_slave:spi_slave_rx_inst|rdata[38] ; cw_fpga                   ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.030      ; 0.540      ;
; 0.408 ; spi_slave:spi_slave_rx_inst|rdata[18] ; tx_iq[18]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.041      ; 0.563      ;
; 0.411 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.061      ; 0.586      ;
; 0.433 ; spi_slave:spi_slave_rx_inst|rdata[37] ; rx_gain[5]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.042      ; 0.589      ;
; 0.434 ; spi_slave:spi_slave_rx_inst|rdata[37] ; tx_gain[5]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.042      ; 0.590      ;
; 0.435 ; spi_slave:spi_slave_rx_inst|rdata[40] ; rx1_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.044      ; 0.593      ;
; 0.435 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.058      ; 0.607      ;
; 0.438 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.052      ; 0.604      ;
; 0.439 ; spi_slave:spi_slave_rx_inst|rdata[15] ; tx_iq[15]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.053      ; 0.606      ;
; 0.441 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.055      ; 0.610      ;
; 0.441 ; spi_slave:spi_slave_rx_inst|rdata[35] ; rx_gain[3]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.042      ; 0.597      ;
; 0.452 ; spi_slave:spi_slave_rx_inst|rdata[35] ; tx_gain[3]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.042      ; 0.608      ;
; 0.455 ; spi_slave:spi_slave_rx_inst|rdata[17] ; tx_iq[17]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.041      ; 0.610      ;
; 0.455 ; spi_slave:spi_slave_rx_inst|rdata[41] ; rx1_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.044      ; 0.613      ;
; 0.481 ; spi_slave:spi_slave_rx_inst|rdata[33] ; rx_gain[1]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.042      ; 0.637      ;
; 0.483 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; tx_iq[9]                  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.058      ; 0.655      ;
; 0.487 ; spi_slave:spi_slave_rx_inst|rdata[11] ; tx_iq[11]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.058      ; 0.659      ;
; 0.501 ; spi_slave:spi_slave_rx_inst|rdata[29] ; tx_iq[29]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.032      ; 0.647      ;
; 0.501 ; spi_slave:spi_slave_rx_inst|rdata[28] ; tx_iq[28]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.032      ; 0.647      ;
; 0.507 ; spi_slave:spi_slave_rx_inst|rdata[31] ; tx_iq[31]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.032      ; 0.653      ;
; 0.518 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; tx_iq[1]                  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.092     ; 0.540      ;
; 0.527 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; tx_iq[4]                  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.092     ; 0.549      ;
; 0.536 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; tx_iq[8]                  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.045      ; 0.695      ;
; 0.539 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.594      ; 1.247      ;
; 0.540 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; tx_iq[0]                  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.594      ; 1.248      ;
; 0.550 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.050      ; 0.714      ;
; 0.552 ; spi_slave:spi_slave_rx_inst|rdata[30] ; tx_iq[30]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.032      ; 0.698      ;
; 0.553 ; spi_slave:spi_slave_rx_inst|rdata[10] ; tx_iq[10]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.058      ; 0.725      ;
; 0.553 ; spi_slave:spi_slave_rx_inst|rdata[14] ; tx_iq[14]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.055      ; 0.722      ;
; 0.560 ; spi_slave:spi_slave_rx_inst|rdata[12] ; tx_iq[12]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.054      ; 0.728      ;
; 0.565 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.060      ; 0.739      ;
; 0.565 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.086     ; 0.593      ;
; 0.570 ; spi_slave:spi_slave_rx_inst|rdata[13] ; tx_iq[13]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.060      ; 0.744      ;
; 0.571 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.060      ; 0.745      ;
; 0.572 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.086     ; 0.600      ;
; 0.572 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.048      ; 0.734      ;
; 0.575 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.061      ; 0.750      ;
; 0.576 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.086     ; 0.604      ;
; 0.576 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.058      ; 0.748      ;
; 0.577 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.060      ; 0.751      ;
; 0.584 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.048      ; 0.746      ;
; 0.586 ; spi_slave:spi_slave_rx_inst|rdata[36] ; tx_gain[4]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.043      ; 0.743      ;
; 0.586 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; tx_iq[7]                  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.085     ; 0.615      ;
; 0.592 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.086     ; 0.620      ;
; 0.593 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.051      ; 0.758      ;
; 0.594 ; spi_slave:spi_slave_rx_inst|rdata[34] ; tx_gain[2]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.043      ; 0.751      ;
; 0.594 ; spi_slave:spi_slave_rx_inst|rdata[22] ; tx_iq[22]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.041      ; 0.749      ;
; 0.597 ; spi_slave:spi_slave_rx_inst|rdata[32] ; tx_gain[0]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.042      ; 0.753      ;
; 0.598 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.050      ; 0.762      ;
; 0.599 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.015      ; 0.521      ;
; 0.603 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.050      ; 0.767      ;
; 0.612 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.015      ; 0.534      ;
; 0.614 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.015      ; 0.536      ;
; 0.614 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.015      ; 0.536      ;
; 0.620 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.022      ; 0.549      ;
; 0.620 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.051      ; 0.785      ;
; 0.621 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.050      ; 0.785      ;
; 0.621 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.015      ; 0.543      ;
; 0.622 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.015      ; 0.544      ;
; 0.623 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.015      ; 0.545      ;
; 0.624 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.015      ; 0.546      ;
; 0.630 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.009      ; 0.546      ;
; 0.637 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.086     ; 0.665      ;
; 0.643 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; tx_iq[3]                  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.092     ; 0.665      ;
; 0.644 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; tx_iq[2]                  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.092     ; 0.666      ;
; 0.654 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.086     ; 0.682      ;
; 0.667 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.051      ; 0.832      ;
; 0.679 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.047      ; 0.840      ;
; 0.683 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.061      ; 0.858      ;
; 0.687 ; spi_slave:spi_slave_rx_inst|rdata[32] ; rx_gain[0]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.042      ; 0.843      ;
; 0.716 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.086     ; 0.744      ;
; 0.717 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.051      ; 0.882      ;
; 0.717 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.048      ; 0.879      ;
; 0.739 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; tx_iq[6]                  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.083     ; 0.770      ;
; 0.741 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.022      ; 0.670      ;
; 0.743 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.022      ; 0.672      ;
; 0.745 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.058      ; 0.917      ;
; 0.745 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.022      ; 0.674      ;
; 0.747 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.124     ; 0.530      ;
; 0.750 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.124     ; 0.533      ;
; 0.754 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.022      ; 0.683      ;
; 0.754 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.124     ; 0.537      ;
; 0.755 ; spi_slave:spi_slave_rx_inst|rdata[36] ; rx_gain[4]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.043      ; 0.912      ;
; 0.755 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.022      ; 0.684      ;
; 0.757 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.131     ; 0.533      ;
; 0.760 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.124     ; 0.543      ;
; 0.762 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.022      ; 0.691      ;
; 0.764 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.019      ; 0.690      ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx2_inst|done'                                                                                                         ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                   ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; 0.272 ; spi_slave:spi_slave_rx2_inst|rdata[40] ; rx2_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.007      ; 0.393      ;
; 0.426 ; spi_slave:spi_slave_rx2_inst|rdata[41] ; rx2_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.007      ; 0.547      ;
; 0.508 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.014     ; 0.401      ;
; 0.516 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.014     ; 0.409      ;
; 0.522 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.020     ; 0.409      ;
; 0.526 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.014     ; 0.419      ;
; 0.529 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.020     ; 0.416      ;
; 0.531 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.014     ; 0.424      ;
; 0.532 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.020     ; 0.419      ;
; 0.617 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.014     ; 0.510      ;
; 0.619 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.022     ; 0.504      ;
; 0.628 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.022     ; 0.513      ;
; 0.629 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.004     ; 0.532      ;
; 0.630 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.022     ; 0.515      ;
; 0.631 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.022     ; 0.516      ;
; 0.637 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.004     ; 0.540      ;
; 0.653 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.029     ; 0.531      ;
; 0.660 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; rx2_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.014     ; 0.553      ;
; 0.661 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.015     ; 0.553      ;
; 0.666 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.027     ; 0.546      ;
; 0.667 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; rx2_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.014     ; 0.560      ;
; 0.668 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; rx2_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.014     ; 0.561      ;
; 0.670 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.015     ; 0.562      ;
; 0.670 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.007     ; 0.570      ;
; 0.671 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.028     ; 0.550      ;
; 0.673 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; rx2_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.016     ; 0.564      ;
; 0.674 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.027     ; 0.554      ;
; 0.674 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.018     ; 0.563      ;
; 0.676 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.022     ; 0.561      ;
; 0.678 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; rx2_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.029     ; 0.556      ;
; 0.678 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.028     ; 0.557      ;
; 0.680 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; rx2_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.016     ; 0.571      ;
; 0.682 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; rx2_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.031     ; 0.558      ;
; 0.683 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; rx2_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.014     ; 0.576      ;
; 0.684 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.028     ; 0.563      ;
; 0.684 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; rx2_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.018     ; 0.573      ;
; 0.685 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; rx2_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.018     ; 0.574      ;
; 0.687 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; rx2_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.031     ; 0.563      ;
; 0.688 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; rx2_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.029     ; 0.566      ;
; 0.690 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.018     ; 0.579      ;
; 0.691 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.031     ; 0.567      ;
; 0.693 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.031     ; 0.569      ;
; 0.695 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; rx2_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.018     ; 0.584      ;
; 0.696 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.029     ; 0.574      ;
; 0.697 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.029     ; 0.575      ;
; 0.698 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.031     ; 0.574      ;
; 0.699 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; rx2_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.031     ; 0.575      ;
; 0.699 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.031     ; 0.575      ;
; 0.702 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; rx2_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.029     ; 0.580      ;
; 0.703 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; rx2_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.031     ; 0.579      ;
; 0.705 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.031     ; 0.581      ;
; 0.708 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; rx2_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.018     ; 0.597      ;
; 0.712 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; rx2_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.031     ; 0.588      ;
; 0.716 ; spi_slave:spi_slave_rx2_inst|rdata[46] ; iambic_mode[0]            ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.017      ; 0.847      ;
; 0.719 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; rx2_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.031     ; 0.595      ;
; 0.721 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; rx2_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.031     ; 0.597      ;
; 0.729 ; spi_slave:spi_slave_rx2_inst|rdata[39] ; keyer_revers              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.041      ; 0.884      ;
; 0.740 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.027     ; 0.620      ;
; 0.745 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.007     ; 0.645      ;
; 0.760 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.015     ; 0.652      ;
; 0.761 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.029     ; 0.639      ;
; 0.761 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.015     ; 0.653      ;
; 0.762 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; rx2_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.014     ; 0.655      ;
; 0.766 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.007     ; 0.666      ;
; 0.768 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.015     ; 0.660      ;
; 0.769 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; rx2_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.014     ; 0.662      ;
; 0.770 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.029     ; 0.648      ;
; 0.772 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.015     ; 0.664      ;
; 0.773 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.029     ; 0.651      ;
; 0.775 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.027     ; 0.655      ;
; 0.776 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.018     ; 0.665      ;
; 0.776 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; rx2_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.016     ; 0.667      ;
; 0.777 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; rx2_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.027     ; 0.657      ;
; 0.778 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; rx2_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.027     ; 0.658      ;
; 0.781 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; rx2_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.014     ; 0.674      ;
; 0.782 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.028     ; 0.661      ;
; 0.783 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.015     ; 0.675      ;
; 0.783 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.018     ; 0.672      ;
; 0.783 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.028     ; 0.662      ;
; 0.784 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.027     ; 0.664      ;
; 0.784 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; rx2_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.016     ; 0.675      ;
; 0.785 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.018     ; 0.674      ;
; 0.787 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; rx2_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.018     ; 0.676      ;
; 0.787 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; rx2_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.027     ; 0.667      ;
; 0.788 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; rx2_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.018     ; 0.677      ;
; 0.789 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.003      ; 0.699      ;
; 0.789 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; rx2_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.016     ; 0.680      ;
; 0.791 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; rx2_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.018     ; 0.680      ;
; 0.791 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.018     ; 0.680      ;
; 0.793 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.003      ; 0.703      ;
; 0.795 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; rx2_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.033     ; 0.669      ;
; 0.796 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; rx2_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.033     ; 0.670      ;
; 0.797 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; rx2_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.016     ; 0.688      ;
; 0.799 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; rx2_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.033     ; 0.673      ;
; 0.800 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; rx2_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.031     ; 0.676      ;
; 0.801 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.029     ; 0.679      ;
; 0.801 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.018     ; 0.690      ;
; 0.802 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; rx2_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.033     ; 0.676      ;
; 0.805 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; rx2_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.018     ; 0.694      ;
; 0.806 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; rx2_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.033     ; 0.680      ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ad9866:ad9866_inst|dut1_pc[0]'                                                                                                                     ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.305 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.579      ; 2.989      ;
; 0.356 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.583      ; 3.044      ;
; 0.563 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.488      ; 3.156      ;
; 0.569 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.503      ; 3.177      ;
; 0.590 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.539      ; 3.234      ;
; 0.346 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.507      ; 2.958      ;
; 0.654 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.540      ; 3.299      ;
; 0.655 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.507      ; 3.267      ;
; 0.664 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.487      ; 3.256      ;
; 0.666 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.540      ; 3.311      ;
; 0.667 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.489      ; 3.261      ;
; 0.671 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.488      ; 3.264      ;
; 0.677 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.594      ; 3.376      ;
; 5.211 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.544      ; 2.880      ;
; 5.299 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.543      ; 2.967      ;
; 5.309 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.579      ; 3.013      ;
; 5.332 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.583      ; 3.040      ;
; 5.377 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.595      ; 3.097      ;
; 5.454 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.545      ; 3.124      ;
; 5.647 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.544      ; 3.316      ;
; 5.887 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.503      ; 3.515      ;
; 5.943 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.507      ; 3.575      ;
; 5.979 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.540      ; 3.644      ;
; 5.991 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.540      ; 3.656      ;
; 6.003 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.594      ; 3.722      ;
; 5.350 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.507      ; 2.982      ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'virt_ad9866_txclk'                                                                   ;
+--------+-----------+-----------------+--------------+-------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node         ; Launch Clock ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------+--------------+-------------------+--------------+------------+------------+
; 8.988  ; DACDp[7]  ; ad9866_adio[7]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -2.075     ; 1.723      ;
; 9.008  ; DACDp[4]  ; ad9866_adio[4]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -2.009     ; 1.809      ;
; 9.008  ; DACDp[3]  ; ad9866_adio[3]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -2.009     ; 1.809      ;
; 9.015  ; DACDp[1]  ; ad9866_adio[1]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -2.016     ; 1.809      ;
; 9.025  ; DACDp[2]  ; ad9866_adio[2]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -2.026     ; 1.809      ;
; 9.047  ; DACDp[9]  ; ad9866_adio[9]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -2.048     ; 1.809      ;
; 9.072  ; DACDp[6]  ; ad9866_adio[6]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -2.073     ; 1.809      ;
; 9.072  ; DACDp[5]  ; ad9866_adio[5]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -2.073     ; 1.809      ;
; 9.074  ; DACDp[8]  ; ad9866_adio[8]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -2.075     ; 1.809      ;
; 9.211  ; DACDp[11] ; ad9866_adio[11] ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -2.212     ; 1.809      ;
; 10.520 ; DACDp[0]  ; ad9866_adio[0]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -1.832     ; 3.498      ;
; 10.856 ; DACDp[10] ; ad9866_adio[10] ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -2.168     ; 3.498      ;
+--------+-----------+-----------------+--------------+-------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'spi_sck'                                                                                                                                   ;
+-------+-----------------------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.189 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|done      ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.048     ; 1.740      ;
; 2.257 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|nb[2]     ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.013      ; 1.733      ;
; 2.257 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|nb[0]     ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.013      ; 1.733      ;
; 2.257 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|nb[1]     ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.013      ; 1.733      ;
; 2.257 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|nb[3]     ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.013      ; 1.733      ;
; 2.257 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|nb[6]     ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.013      ; 1.733      ;
; 2.257 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|nb[5]     ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.013      ; 1.733      ;
; 2.257 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|nb[4]     ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.013      ; 1.733      ;
; 2.365 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[12]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.126      ; 1.738      ;
; 2.365 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[32]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.126      ; 1.738      ;
; 2.365 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[11]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.126      ; 1.738      ;
; 2.365 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[10]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.126      ; 1.738      ;
; 2.365 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[9]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.126      ; 1.738      ;
; 2.365 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[8]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.126      ; 1.738      ;
; 2.365 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[31]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.126      ; 1.738      ;
; 2.365 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[7]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.126      ; 1.738      ;
; 2.365 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[33]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.126      ; 1.738      ;
; 2.366 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[44]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.118      ; 1.729      ;
; 2.366 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[0]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.118      ; 1.729      ;
; 2.366 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[45]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.118      ; 1.729      ;
; 2.366 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[38]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.118      ; 1.729      ;
; 2.366 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[37]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.118      ; 1.729      ;
; 2.366 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[35]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.118      ; 1.729      ;
; 2.366 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[34]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.118      ; 1.729      ;
; 2.366 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[36]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.118      ; 1.729      ;
; 2.381 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[39] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.133      ; 1.729      ;
; 2.381 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.143      ; 1.739      ;
; 2.381 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[34] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.133      ; 1.729      ;
; 2.381 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.143      ; 1.739      ;
; 2.381 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[38] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.133      ; 1.729      ;
; 2.381 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[36] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.133      ; 1.729      ;
; 2.381 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.143      ; 1.739      ;
; 2.381 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[37] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.133      ; 1.729      ;
; 2.381 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.143      ; 1.739      ;
; 2.381 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.143      ; 1.739      ;
; 2.381 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.143      ; 1.739      ;
; 2.381 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.143      ; 1.739      ;
; 2.381 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.143      ; 1.739      ;
; 2.381 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[35] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.133      ; 1.729      ;
; 2.381 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.143      ; 1.739      ;
; 2.381 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.143      ; 1.739      ;
; 2.381 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.133      ; 1.729      ;
; 2.381 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.143      ; 1.739      ;
; 2.381 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.143      ; 1.739      ;
; 2.381 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.143      ; 1.739      ;
; 2.381 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.133      ; 1.729      ;
; 2.387 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[46]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.148      ; 1.738      ;
; 2.387 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[14]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.148      ; 1.738      ;
; 2.387 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[15]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.148      ; 1.738      ;
; 2.387 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[16]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.148      ; 1.738      ;
; 2.387 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[17]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.148      ; 1.738      ;
; 2.387 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[18]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.148      ; 1.738      ;
; 2.387 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[19]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.148      ; 1.738      ;
; 2.387 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[20]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.148      ; 1.738      ;
; 2.387 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[21]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.148      ; 1.738      ;
; 2.387 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[22]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.148      ; 1.738      ;
; 2.387 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[23]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.148      ; 1.738      ;
; 2.392 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[39]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.145      ; 1.730      ;
; 2.392 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[41]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.145      ; 1.730      ;
; 2.392 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[42]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.145      ; 1.730      ;
; 2.392 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[43]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.145      ; 1.730      ;
; 2.392 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[40]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.145      ; 1.730      ;
; 2.392 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[1]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.145      ; 1.730      ;
; 2.392 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[2]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.145      ; 1.730      ;
; 2.392 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[3]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.145      ; 1.730      ;
; 2.392 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[4]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.145      ; 1.730      ;
; 2.392 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[5]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.145      ; 1.730      ;
; 2.392 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[6]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.145      ; 1.730      ;
; 2.394 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.156      ; 1.739      ;
; 2.394 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.156      ; 1.739      ;
; 2.394 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[32] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.156      ; 1.739      ;
; 2.394 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[33] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.156      ; 1.739      ;
; 2.394 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.156      ; 1.739      ;
; 2.394 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.156      ; 1.739      ;
; 2.394 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.156      ; 1.739      ;
; 2.394 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.156      ; 1.739      ;
; 2.394 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.156      ; 1.739      ;
; 2.394 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.156      ; 1.739      ;
; 2.394 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.156      ; 1.739      ;
; 2.396 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[46] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.157      ; 1.738      ;
; 2.396 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[47] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.157      ; 1.738      ;
; 2.396 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[45] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.157      ; 1.738      ;
; 2.396 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.157      ; 1.738      ;
; 2.396 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.157      ; 1.738      ;
; 2.397 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.158      ; 1.738      ;
; 2.397 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.158      ; 1.738      ;
; 2.397 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.158      ; 1.738      ;
; 2.397 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[43] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.158      ; 1.738      ;
; 2.397 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[42] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.158      ; 1.738      ;
; 2.397 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.158      ; 1.738      ;
; 2.397 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.158      ; 1.738      ;
; 2.405 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[44] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.158      ; 1.730      ;
; 2.405 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[40] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.158      ; 1.730      ;
; 2.405 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[41] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.158      ; 1.730      ;
; 2.405 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.158      ; 1.730      ;
; 2.438 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|nb[5]      ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.190      ; 1.729      ;
; 2.438 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|nb[1]      ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.190      ; 1.729      ;
; 2.438 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|nb[4]      ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.190      ; 1.729      ;
; 2.438 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|nb[3]      ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.190      ; 1.729      ;
; 2.438 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|nb[0]      ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.190      ; 1.729      ;
+-------+-----------------------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clk_10mhz'                                                                                                                                 ;
+--------+-----------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 97.970 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[15]      ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.063     ; 1.906      ;
; 97.971 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|sclk               ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.063     ; 1.905      ;
; 98.202 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[2]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.046     ; 1.739      ;
; 98.202 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[3]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.046     ; 1.739      ;
; 98.202 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[4]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.046     ; 1.739      ;
; 98.202 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[5]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.046     ; 1.739      ;
; 98.202 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[6]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.046     ; 1.739      ;
; 98.202 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[7]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.046     ; 1.739      ;
; 98.202 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[8]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.046     ; 1.739      ;
; 98.203 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[14]      ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.051     ; 1.733      ;
; 98.203 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[9]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.051     ; 1.733      ;
; 98.203 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[10]      ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.051     ; 1.733      ;
; 98.203 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[11]      ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.051     ; 1.733      ;
; 98.203 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[12]      ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.051     ; 1.733      ;
; 98.203 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[13]      ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.051     ; 1.733      ;
; 98.205 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[1]         ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.055     ; 1.727      ;
; 98.205 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[2]         ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.055     ; 1.727      ;
; 98.205 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[0]         ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.055     ; 1.727      ;
; 98.206 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_bitcount[3]   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.056     ; 1.725      ;
; 98.206 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_bitcount[1]   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.056     ; 1.725      ;
; 98.206 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_state.1       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.056     ; 1.725      ;
; 98.206 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_bitcount[2]   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.056     ; 1.725      ;
; 98.206 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|sclk~_Duplicate_1  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.056     ; 1.725      ;
; 98.206 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_bitcount[0]   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.056     ; 1.725      ;
; 98.231 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|sen_n              ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.085      ; 1.793      ;
; 98.382 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|sen_n~_Duplicate_1 ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.118      ; 1.723      ;
; 98.403 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[1]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.155      ; 1.739      ;
; 98.403 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[0]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.155      ; 1.739      ;
; 98.500 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[3]         ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.240      ; 1.727      ;
; 98.500 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[4]         ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.240      ; 1.727      ;
; 98.500 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[5]         ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.240      ; 1.727      ;
+--------+-----------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'spi_sck'                                                                                                                                   ;
+-------+-----------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.291 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[16]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.169      ; 1.574      ;
; 0.291 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[21]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.169      ; 1.574      ;
; 0.291 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[26]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.169      ; 1.574      ;
; 0.291 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[31]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.169      ; 1.574      ;
; 0.291 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[17]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.169      ; 1.574      ;
; 0.291 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[30]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.169      ; 1.574      ;
; 0.291 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[19]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.169      ; 1.574      ;
; 0.291 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[29]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.169      ; 1.574      ;
; 0.291 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[24]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.169      ; 1.574      ;
; 0.291 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[25]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.169      ; 1.574      ;
; 0.291 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[18]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.169      ; 1.574      ;
; 0.291 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[20]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.169      ; 1.574      ;
; 0.291 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[22]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.169      ; 1.574      ;
; 0.291 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[23]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.169      ; 1.574      ;
; 0.291 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[27]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.169      ; 1.574      ;
; 0.291 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[28]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.169      ; 1.574      ;
; 0.293 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[4]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.169      ; 1.576      ;
; 0.293 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[9]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.169      ; 1.576      ;
; 0.293 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[0]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.169      ; 1.576      ;
; 0.293 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[3]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.169      ; 1.576      ;
; 0.293 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[5]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.169      ; 1.576      ;
; 0.293 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[2]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.169      ; 1.576      ;
; 0.293 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[1]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.169      ; 1.576      ;
; 0.293 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[6]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.169      ; 1.576      ;
; 0.293 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[10]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.169      ; 1.576      ;
; 0.293 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[13]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.169      ; 1.576      ;
; 0.293 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[14]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.169      ; 1.576      ;
; 0.293 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[12]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.169      ; 1.576      ;
; 0.293 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[11]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.169      ; 1.576      ;
; 0.293 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[7]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.169      ; 1.576      ;
; 0.293 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[8]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.169      ; 1.576      ;
; 0.293 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[15]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.169      ; 1.576      ;
; 0.302 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[36]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.157      ; 1.573      ;
; 0.302 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[41]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.157      ; 1.573      ;
; 0.302 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[32]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.157      ; 1.573      ;
; 0.302 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[33]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.157      ; 1.573      ;
; 0.302 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[34]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.157      ; 1.573      ;
; 0.302 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[35]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.157      ; 1.573      ;
; 0.302 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[37]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.157      ; 1.573      ;
; 0.302 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[45]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.157      ; 1.573      ;
; 0.302 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[44]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.157      ; 1.573      ;
; 0.302 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[43]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.157      ; 1.573      ;
; 0.302 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[42]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.157      ; 1.573      ;
; 0.302 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[40]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.157      ; 1.573      ;
; 0.302 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[39]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.157      ; 1.573      ;
; 0.302 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[38]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.157      ; 1.573      ;
; 0.407 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[46]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.056      ; 1.577      ;
; 0.407 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[47]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.056      ; 1.577      ;
; 0.806 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[34] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.655      ; 1.575      ;
; 0.806 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[36] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.655      ; 1.575      ;
; 0.806 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[38] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.655      ; 1.575      ;
; 0.806 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[37] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.655      ; 1.575      ;
; 0.806 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[35] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.655      ; 1.575      ;
; 0.806 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[33] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.655      ; 1.575      ;
; 0.806 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[32] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.655      ; 1.575      ;
; 0.806 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[31] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.655      ; 1.575      ;
; 0.806 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[30] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.655      ; 1.575      ;
; 0.815 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[39] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.645      ; 1.574      ;
; 0.815 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[47] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.645      ; 1.574      ;
; 0.815 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[43] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.645      ; 1.574      ;
; 0.815 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[42] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.645      ; 1.574      ;
; 0.815 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[46] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.645      ; 1.574      ;
; 0.815 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[40] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.645      ; 1.574      ;
; 0.815 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[44] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.645      ; 1.574      ;
; 0.815 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[45] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.645      ; 1.574      ;
; 0.815 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[41] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.645      ; 1.574      ;
; 0.831 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[14] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.631      ; 1.576      ;
; 0.831 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[8]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.631      ; 1.576      ;
; 0.831 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[15] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.631      ; 1.576      ;
; 0.831 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[10] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.631      ; 1.576      ;
; 0.831 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[1]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.631      ; 1.576      ;
; 0.831 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[0]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.631      ; 1.576      ;
; 0.831 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[2]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.631      ; 1.576      ;
; 0.831 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[4]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.631      ; 1.576      ;
; 0.831 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[3]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.631      ; 1.576      ;
; 0.831 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[13] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.631      ; 1.576      ;
; 0.831 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[5]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.631      ; 1.576      ;
; 0.831 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[7]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.631      ; 1.576      ;
; 0.831 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[12] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.631      ; 1.576      ;
; 0.831 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[9]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.631      ; 1.576      ;
; 0.831 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[6]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.631      ; 1.576      ;
; 0.831 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[11] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.631      ; 1.576      ;
; 0.863 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[17] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.595      ; 1.572      ;
; 0.863 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[19] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.595      ; 1.572      ;
; 0.863 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[20] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.595      ; 1.572      ;
; 0.863 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[18] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.595      ; 1.572      ;
; 0.863 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[16] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.595      ; 1.572      ;
; 0.863 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[29] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.595      ; 1.572      ;
; 0.863 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[28] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.595      ; 1.572      ;
; 0.863 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[25] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.595      ; 1.572      ;
; 0.863 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[27] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.595      ; 1.572      ;
; 0.863 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[21] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.595      ; 1.572      ;
; 0.863 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[24] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.595      ; 1.572      ;
; 0.863 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[26] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.595      ; 1.572      ;
; 0.863 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[23] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.595      ; 1.572      ;
; 0.863 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[22] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.595      ; 1.572      ;
; 1.016 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.444      ; 1.574      ;
; 1.016 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.444      ; 1.574      ;
; 1.016 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.444      ; 1.574      ;
; 1.016 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.444      ; 1.574      ;
+-------+-----------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clk_10mhz'                                                                                                                                 ;
+-------+-----------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.137 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[3]         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.354      ; 1.575      ;
; 1.137 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[5]         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.354      ; 1.575      ;
; 1.137 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[4]         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.354      ; 1.575      ;
; 1.260 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|sen_n~_Duplicate_1 ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.227      ; 1.571      ;
; 1.263 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[0]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.237      ; 1.584      ;
; 1.263 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[1]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.237      ; 1.584      ;
; 1.411 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|sen_n              ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.182      ; 1.649      ;
; 1.472 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[2]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.028      ; 1.584      ;
; 1.472 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[14]      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.022      ; 1.578      ;
; 1.472 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[0]         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.019      ; 1.575      ;
; 1.472 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[5]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.028      ; 1.584      ;
; 1.472 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[2]         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.019      ; 1.575      ;
; 1.472 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[7]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.028      ; 1.584      ;
; 1.472 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[1]         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.019      ; 1.575      ;
; 1.472 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[8]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.028      ; 1.584      ;
; 1.472 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[11]      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.022      ; 1.578      ;
; 1.472 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[4]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.028      ; 1.584      ;
; 1.472 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[12]      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.022      ; 1.578      ;
; 1.472 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[10]      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.022      ; 1.578      ;
; 1.472 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[9]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.022      ; 1.578      ;
; 1.472 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[3]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.028      ; 1.584      ;
; 1.472 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[6]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.028      ; 1.584      ;
; 1.472 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[13]      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.022      ; 1.578      ;
; 1.473 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_state.1       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.017      ; 1.574      ;
; 1.473 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_bitcount[0]   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.017      ; 1.574      ;
; 1.473 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|sclk~_Duplicate_1  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.017      ; 1.574      ;
; 1.473 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_bitcount[3]   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.017      ; 1.574      ;
; 1.473 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_bitcount[2]   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.017      ; 1.574      ;
; 1.473 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_bitcount[1]   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.017      ; 1.574      ;
; 1.688 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[15]      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.020      ; 1.764      ;
; 1.689 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|sclk               ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.019      ; 1.764      ;
+-------+-----------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 47
Shortest Synchronizer Chain: 8 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 99.715 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                         ;
+--------------------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Clock                                                        ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack                                             ; 0.205     ; 0.097 ; 0.115    ; 0.291   ; -2.666              ;
;  PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2599.289  ; 0.153 ; N/A      ; N/A     ; 2603.355            ;
;  PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33326.466 ; 0.186 ; N/A      ; N/A     ; 16665.851           ;
;  ad9866:ad9866_inst|dut1_pc[0]                               ; 1.363     ; 0.305 ; N/A      ; N/A     ; 4.322               ;
;  ad9866_clk                                                  ; 1.983     ; 0.162 ; N/A      ; N/A     ; 5.431               ;
;  ad9866_rxclk                                                ; N/A       ; N/A   ; N/A      ; N/A     ; -2.666              ;
;  ad9866_txclk                                                ; N/A       ; N/A   ; N/A      ; N/A     ; -2.666              ;
;  clk_10mhz                                                   ; 91.394    ; 0.186 ; 95.502   ; 1.137   ; 49.184              ;
;  spi_ce0                                                     ; 2495.018  ; 0.118 ; N/A      ; N/A     ; 1249.027            ;
;  spi_ce1                                                     ; 2495.792  ; 0.097 ; N/A      ; N/A     ; 1249.032            ;
;  spi_sck                                                     ; 0.205     ; 0.153 ; 0.115    ; 0.291   ; 30.976              ;
;  spi_slave:spi_slave_rx2_inst|done                           ; 0.559     ; 0.272 ; N/A      ; N/A     ; 1249.378            ;
;  spi_slave:spi_slave_rx_inst|done                            ; 0.951     ; 0.270 ; N/A      ; N/A     ; 1249.351            ;
;  virt_ad9866_txclk                                           ; 6.570     ; 8.988 ; N/A      ; N/A     ; N/A                 ;
; Design-wide TNS                                              ; 0.0       ; 0.0   ; 0.0      ; 0.0     ; -5.332              ;
;  PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  ad9866:ad9866_inst|dut1_pc[0]                               ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  ad9866_clk                                                  ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  ad9866_rxclk                                                ; N/A       ; N/A   ; N/A      ; N/A     ; -2.666              ;
;  ad9866_txclk                                                ; N/A       ; N/A   ; N/A      ; N/A     ; -2.666              ;
;  clk_10mhz                                                   ; 0.000     ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  spi_ce0                                                     ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  spi_ce1                                                     ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  spi_sck                                                     ; 0.000     ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  spi_slave:spi_slave_rx2_inst|done                           ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  spi_slave:spi_slave_rx_inst|done                            ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  virt_ad9866_txclk                                           ; 0.000     ; 0.000 ; N/A      ; N/A     ; N/A                 ;
+--------------------------------------------------------------+-----------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin             ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; ad9866_rxen     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_rxclk    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_txen     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_txclk    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_sclk     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_sdio     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_sen_n    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_rst_n    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_mode     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spi_miso        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rb_info_1       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rb_info_2       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rx1_samples     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rx2_samples     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pistrobe        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; txFIFOFull      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ptt_out         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; filter[0]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; filter[1]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; filter[2]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; filter[3]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; filter[4]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; filter[5]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; filter[6]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; key_dot_rpi     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; key_dash_rpi    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cw_ptt          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[0]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[1]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[2]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[3]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[4]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[5]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[6]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[7]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[8]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[9]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[10] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[11] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+--------------------------------------------------------------------+
; Input Transition Times                                             ;
+-----------------+--------------+-----------------+-----------------+
; Pin             ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-----------------+--------------+-----------------+-----------------+
; ad9866_adio[0]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[1]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[2]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[3]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[4]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[5]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[6]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[7]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[8]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[9]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[10] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[11] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ptt_in          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_clk      ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; KEY_DOT         ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; KEY_DASH        ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; clk_10mhz       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; spi_ce[1]       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; spi_ce[0]       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; spi_sck         ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; spi_mosi        ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_sdo      ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DCLK~   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-----------------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ad9866_rxen     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_rxclk    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_txen     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_txclk    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_sclk     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_sdio     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_sen_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.00415 V          ; 0.069 V                              ; 0.222 V                              ; 5.99e-09 s                  ; 5.65e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.00415 V         ; 0.069 V                             ; 0.222 V                             ; 5.99e-09 s                 ; 5.65e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_rst_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_mode     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; spi_miso        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; rb_info_1       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; rb_info_2       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; rx1_samples     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; rx2_samples     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.00415 V          ; 0.069 V                              ; 0.222 V                              ; 5.99e-09 s                  ; 5.65e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.00415 V         ; 0.069 V                             ; 0.222 V                             ; 5.99e-09 s                 ; 5.65e-09 s                 ; Yes                       ; Yes                       ;
; pistrobe        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.09 V              ; -0.0043 V           ; 0.127 V                              ; 0.253 V                              ; 5.96e-09 s                  ; 5.64e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.09 V             ; -0.0043 V          ; 0.127 V                             ; 0.253 V                             ; 5.96e-09 s                 ; 5.64e-09 s                 ; Yes                       ; Yes                       ;
; txFIFOFull      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; ptt_out         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; filter[0]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; filter[1]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; filter[2]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; filter[3]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; filter[4]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.00415 V          ; 0.069 V                              ; 0.222 V                              ; 5.99e-09 s                  ; 5.65e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.00415 V         ; 0.069 V                             ; 0.222 V                             ; 5.99e-09 s                 ; 5.65e-09 s                 ; Yes                       ; Yes                       ;
; filter[5]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; filter[6]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; key_dot_rpi     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; key_dash_rpi    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; cw_ptt          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.09 V              ; -0.0043 V           ; 0.127 V                              ; 0.253 V                              ; 5.96e-09 s                  ; 5.64e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.09 V             ; -0.0043 V          ; 0.127 V                             ; 0.253 V                             ; 5.96e-09 s                 ; 5.64e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.09 V              ; -0.0043 V           ; 0.127 V                              ; 0.253 V                              ; 5.96e-09 s                  ; 5.64e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.09 V             ; -0.0043 V          ; 0.127 V                             ; 0.253 V                             ; 5.96e-09 s                 ; 5.64e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ad9866_rxen     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_rxclk    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_txen     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_txclk    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_sclk     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_sdio     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_sen_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.08 V              ; -0.00171 V          ; 0.022 V                              ; 0.159 V                              ; 7.29e-09 s                  ; 7.17e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.08 V             ; -0.00171 V         ; 0.022 V                             ; 0.159 V                             ; 7.29e-09 s                 ; 7.17e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_rst_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_mode     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; spi_miso        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; rb_info_1       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; rb_info_2       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; rx1_samples     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; rx2_samples     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.08 V              ; -0.00171 V          ; 0.022 V                              ; 0.159 V                              ; 7.29e-09 s                  ; 7.17e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.08 V             ; -0.00171 V         ; 0.022 V                             ; 0.159 V                             ; 7.29e-09 s                 ; 7.17e-09 s                 ; Yes                       ; Yes                       ;
; pistrobe        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.00172 V          ; 0.052 V                              ; 0.174 V                              ; 7.27e-09 s                  ; 7.12e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.00172 V         ; 0.052 V                             ; 0.174 V                             ; 7.27e-09 s                 ; 7.12e-09 s                 ; Yes                       ; Yes                       ;
; txFIFOFull      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; ptt_out         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; filter[0]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; filter[1]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; filter[2]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; filter[3]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; filter[4]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.08 V              ; -0.00171 V          ; 0.022 V                              ; 0.159 V                              ; 7.29e-09 s                  ; 7.17e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.08 V             ; -0.00171 V         ; 0.022 V                             ; 0.159 V                             ; 7.29e-09 s                 ; 7.17e-09 s                 ; Yes                       ; Yes                       ;
; filter[5]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; filter[6]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; key_dot_rpi     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; key_dash_rpi    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; cw_ptt          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.00172 V          ; 0.052 V                              ; 0.174 V                              ; 7.27e-09 s                  ; 7.12e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.00172 V         ; 0.052 V                             ; 0.174 V                             ; 7.27e-09 s                 ; 7.12e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.00172 V          ; 0.052 V                              ; 0.174 V                              ; 7.27e-09 s                  ; 7.12e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.00172 V         ; 0.052 V                             ; 0.174 V                             ; 7.27e-09 s                 ; 7.12e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ad9866_rxen     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; ad9866_rxclk    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; ad9866_txen     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; ad9866_txclk    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; ad9866_sclk     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; ad9866_sdio     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; ad9866_sen_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.47 V              ; -0.00819 V          ; 0.32 V                               ; 0.312 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.47 V             ; -0.00819 V         ; 0.32 V                              ; 0.312 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; ad9866_rst_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; ad9866_mode     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; spi_miso        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; rb_info_1       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; rb_info_2       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; rx1_samples     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; rx2_samples     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.47 V              ; -0.00819 V          ; 0.32 V                               ; 0.312 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.47 V             ; -0.00819 V         ; 0.32 V                              ; 0.312 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; pistrobe        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; txFIFOFull      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; ptt_out         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; filter[0]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; filter[1]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; filter[2]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; filter[3]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; filter[4]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.47 V              ; -0.00819 V          ; 0.32 V                               ; 0.312 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.47 V             ; -0.00819 V         ; 0.32 V                              ; 0.312 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; filter[5]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; filter[6]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; key_dot_rpi     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; key_dash_rpi    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; cw_ptt          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; ad9866_adio[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; ad9866_adio[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_adio[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_adio[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_adio[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_adio[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_adio[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_adio[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; ad9866_adio[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_adio[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_adio[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; ad9866_adio[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                               ;
+-------------------------------------------------------------+-------------------------------------------------------------+------------+------------+------------+------------+
; From Clock                                                  ; To Clock                                                    ; RR Paths   ; FR Paths   ; RF Paths   ; FF Paths   ;
+-------------------------------------------------------------+-------------------------------------------------------------+------------+------------+------------+------------+
; ad9866:ad9866_inst|dut1_pc[0]                               ; ad9866:ad9866_inst|dut1_pc[0]                               ; 14         ; 14         ; 0          ; 0          ;
; clk_10mhz                                                   ; ad9866:ad9866_inst|dut1_pc[0]                               ; false path ; 0          ; false path ; 0          ;
; spi_slave:spi_slave_rx_inst|done                            ; ad9866:ad9866_inst|dut1_pc[0]                               ; false path ; 0          ; 0          ; 0          ;
; ad9866_clk                                                  ; ad9866_clk                                                  ; 460603     ; 0          ; 12         ; 12         ;
; clk_10mhz                                                   ; ad9866_clk                                                  ; false path ; 0          ; 0          ; 0          ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866_clk                                                  ; false path ; false path ; 0          ; 0          ;
; spi_ce0                                                     ; ad9866_clk                                                  ; 0          ; false path ; 0          ; 0          ;
; spi_ce1                                                     ; ad9866_clk                                                  ; 0          ; false path ; 0          ; 0          ;
; spi_slave:spi_slave_rx2_inst|done                           ; ad9866_clk                                                  ; false path ; 0          ; 0          ; 0          ;
; spi_slave:spi_slave_rx_inst|done                            ; ad9866_clk                                                  ; false path ; 0          ; 0          ; 0          ;
; virt_ad9866_rxclk                                           ; ad9866_clk                                                  ; 24         ; 0          ; 0          ; 0          ;
; ad9866:ad9866_inst|dut1_pc[0]                               ; clk_10mhz                                                   ; false path ; false path ; 0          ; 0          ;
; clk_10mhz                                                   ; clk_10mhz                                                   ; 1657       ; 0          ; 0          ; 0          ;
; spi_slave:spi_slave_rx_inst|done                            ; clk_10mhz                                                   ; false path ; 0          ; 0          ; 0          ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1145       ; 0          ; 39         ; 552        ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0          ; 0          ; 0          ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 1198       ; 0          ; 0          ; 0          ;
; spi_slave:spi_slave_rx2_inst|done                           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0          ; 0          ; 0          ;
; ad9866_clk                                                  ; spi_ce0                                                     ; 0          ; 0          ; false path ; 0          ;
; spi_ce0                                                     ; spi_ce0                                                     ; 0          ; 0          ; 0          ; 792        ;
; spi_slave:spi_slave_rx_inst|done                            ; spi_ce0                                                     ; 0          ; 0          ; false path ; 0          ;
; spi_ce1                                                     ; spi_ce1                                                     ; 0          ; 0          ; 0          ; 215        ;
; spi_ce0                                                     ; spi_sck                                                     ; 92         ; 92         ; 48         ; 96         ;
; spi_ce1                                                     ; spi_sck                                                     ; 105        ; 105        ; 48         ; 96         ;
; spi_sck                                                     ; spi_sck                                                     ; 2871       ; 2          ; 672        ; 94         ;
; spi_ce1                                                     ; spi_slave:spi_slave_rx2_inst|done                           ; false path ; false path ; false path ; false path ;
; spi_sck                                                     ; spi_slave:spi_slave_rx2_inst|done                           ; 146        ; 0          ; 0          ; 0          ;
; spi_ce0                                                     ; spi_slave:spi_slave_rx_inst|done                            ; false path ; false path ; false path ; false path ;
; spi_sck                                                     ; spi_slave:spi_slave_rx_inst|done                            ; 143        ; 0          ; 0          ; 0          ;
; ad9866_clk                                                  ; virt_ad9866_txclk                                           ; 0          ; 12         ; 0          ; 0          ;
+-------------------------------------------------------------+-------------------------------------------------------------+------------+------------+------------+------------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                ;
+-------------------------------------------------------------+-------------------------------------------------------------+------------+------------+------------+------------+
; From Clock                                                  ; To Clock                                                    ; RR Paths   ; FR Paths   ; RF Paths   ; FF Paths   ;
+-------------------------------------------------------------+-------------------------------------------------------------+------------+------------+------------+------------+
; ad9866:ad9866_inst|dut1_pc[0]                               ; ad9866:ad9866_inst|dut1_pc[0]                               ; 14         ; 14         ; 0          ; 0          ;
; clk_10mhz                                                   ; ad9866:ad9866_inst|dut1_pc[0]                               ; false path ; 0          ; false path ; 0          ;
; spi_slave:spi_slave_rx_inst|done                            ; ad9866:ad9866_inst|dut1_pc[0]                               ; false path ; 0          ; 0          ; 0          ;
; ad9866_clk                                                  ; ad9866_clk                                                  ; 460603     ; 0          ; 12         ; 12         ;
; clk_10mhz                                                   ; ad9866_clk                                                  ; false path ; 0          ; 0          ; 0          ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866_clk                                                  ; false path ; false path ; 0          ; 0          ;
; spi_ce0                                                     ; ad9866_clk                                                  ; 0          ; false path ; 0          ; 0          ;
; spi_ce1                                                     ; ad9866_clk                                                  ; 0          ; false path ; 0          ; 0          ;
; spi_slave:spi_slave_rx2_inst|done                           ; ad9866_clk                                                  ; false path ; 0          ; 0          ; 0          ;
; spi_slave:spi_slave_rx_inst|done                            ; ad9866_clk                                                  ; false path ; 0          ; 0          ; 0          ;
; virt_ad9866_rxclk                                           ; ad9866_clk                                                  ; 24         ; 0          ; 0          ; 0          ;
; ad9866:ad9866_inst|dut1_pc[0]                               ; clk_10mhz                                                   ; false path ; false path ; 0          ; 0          ;
; clk_10mhz                                                   ; clk_10mhz                                                   ; 1657       ; 0          ; 0          ; 0          ;
; spi_slave:spi_slave_rx_inst|done                            ; clk_10mhz                                                   ; false path ; 0          ; 0          ; 0          ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1145       ; 0          ; 39         ; 552        ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0          ; 0          ; 0          ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 1198       ; 0          ; 0          ; 0          ;
; spi_slave:spi_slave_rx2_inst|done                           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0          ; 0          ; 0          ;
; ad9866_clk                                                  ; spi_ce0                                                     ; 0          ; 0          ; false path ; 0          ;
; spi_ce0                                                     ; spi_ce0                                                     ; 0          ; 0          ; 0          ; 792        ;
; spi_slave:spi_slave_rx_inst|done                            ; spi_ce0                                                     ; 0          ; 0          ; false path ; 0          ;
; spi_ce1                                                     ; spi_ce1                                                     ; 0          ; 0          ; 0          ; 215        ;
; spi_ce0                                                     ; spi_sck                                                     ; 92         ; 92         ; 48         ; 96         ;
; spi_ce1                                                     ; spi_sck                                                     ; 105        ; 105        ; 48         ; 96         ;
; spi_sck                                                     ; spi_sck                                                     ; 2871       ; 2          ; 672        ; 94         ;
; spi_ce1                                                     ; spi_slave:spi_slave_rx2_inst|done                           ; false path ; false path ; false path ; false path ;
; spi_sck                                                     ; spi_slave:spi_slave_rx2_inst|done                           ; 146        ; 0          ; 0          ; 0          ;
; spi_ce0                                                     ; spi_slave:spi_slave_rx_inst|done                            ; false path ; false path ; false path ; false path ;
; spi_sck                                                     ; spi_slave:spi_slave_rx_inst|done                            ; 143        ; 0          ; 0          ; 0          ;
; ad9866_clk                                                  ; virt_ad9866_txclk                                           ; 0          ; 12         ; 0          ; 0          ;
+-------------------------------------------------------------+-------------------------------------------------------------+------------+------------+------------+------------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                             ;
+------------+-----------------------------------+------------+----------+------------+----------+
; From Clock ; To Clock                          ; RR Paths   ; FR Paths ; RF Paths   ; FF Paths ;
+------------+-----------------------------------+------------+----------+------------+----------+
; clk_10mhz  ; ad9866:ad9866_inst|dut1_pc[0]     ; false path ; 0        ; false path ; 0        ;
; clk_10mhz  ; ad9866_clk                        ; false path ; 0        ; 0          ; 0        ;
; clk_10mhz  ; clk_10mhz                         ; 31         ; 0        ; 0          ; 0        ;
; clk_10mhz  ; spi_ce0                           ; 0          ; 0        ; false path ; 0        ;
; clk_10mhz  ; spi_ce1                           ; 0          ; 0        ; false path ; 0        ;
; clk_10mhz  ; spi_sck                           ; 193        ; 0        ; 96         ; 0        ;
; clk_10mhz  ; spi_slave:spi_slave_rx2_inst|done ; false path ; 0        ; false path ; 0        ;
; clk_10mhz  ; spi_slave:spi_slave_rx_inst|done  ; false path ; 0        ; false path ; 0        ;
+------------+-----------------------------------+------------+----------+------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                              ;
+------------+-----------------------------------+------------+----------+------------+----------+
; From Clock ; To Clock                          ; RR Paths   ; FR Paths ; RF Paths   ; FF Paths ;
+------------+-----------------------------------+------------+----------+------------+----------+
; clk_10mhz  ; ad9866:ad9866_inst|dut1_pc[0]     ; false path ; 0        ; false path ; 0        ;
; clk_10mhz  ; ad9866_clk                        ; false path ; 0        ; 0          ; 0        ;
; clk_10mhz  ; clk_10mhz                         ; 31         ; 0        ; 0          ; 0        ;
; clk_10mhz  ; spi_ce0                           ; 0          ; 0        ; false path ; 0        ;
; clk_10mhz  ; spi_ce1                           ; 0          ; 0        ; false path ; 0        ;
; clk_10mhz  ; spi_sck                           ; 193        ; 0        ; 96         ; 0        ;
; clk_10mhz  ; spi_slave:spi_slave_rx2_inst|done ; false path ; 0        ; false path ; 0        ;
; clk_10mhz  ; spi_slave:spi_slave_rx_inst|done  ; false path ; 0        ; false path ; 0        ;
+------------+-----------------------------------+------------+----------+------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                ;
+-------------------------------------------------------------+-------------------------------------------------------------+-----------+-------------+
; Target                                                      ; Clock                                                       ; Type      ; Status      ;
+-------------------------------------------------------------+-------------------------------------------------------------+-----------+-------------+
;                                                             ; virt_ad9866_clk                                             ; Virtual   ; Constrained ;
;                                                             ; virt_ad9866_rxclk                                           ; Virtual   ; Constrained ;
;                                                             ; virt_ad9866_txclk                                           ; Virtual   ; Constrained ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
; ad9866:ad9866_inst|dut1_pc[0]                               ; ad9866:ad9866_inst|dut1_pc[0]                               ; Base      ; Constrained ;
; ad9866_clk                                                  ; ad9866_clk                                                  ; Base      ; Constrained ;
; ad9866_rxclk                                                ; ad9866_rxclk                                                ; Base      ; Constrained ;
; ad9866_txclk                                                ; ad9866_txclk                                                ; Base      ; Constrained ;
; clk_10mhz                                                   ; clk_10mhz                                                   ; Base      ; Constrained ;
; spi_ce[0]                                                   ; spi_ce0                                                     ; Base      ; Constrained ;
; spi_ce[1]                                                   ; spi_ce1                                                     ; Base      ; Constrained ;
; spi_sck                                                     ; spi_sck                                                     ; Base      ; Constrained ;
; spi_slave:spi_slave_rx2_inst|done                           ; spi_slave:spi_slave_rx2_inst|done                           ; Base      ; Constrained ;
; spi_slave:spi_slave_rx_inst|done                            ; spi_slave:spi_slave_rx_inst|done                            ; Base      ; Constrained ;
+-------------------------------------------------------------+-------------------------------------------------------------+-----------+-------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition
    Info: Processing started: Sat Sep 15 10:37:51 2018
Info: Command: quartus_sta radioberry -c radioberry
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 13 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_0lk1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_ef9:dffpipe3|dffe4a* 
    Info (332165): Entity dcfifo_nkk1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_7f9:dffpipe3|dffe4a* 
    Info (332165): Entity dcfifo_qfn1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_2g9:dffpipe14|dffe15a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_1g9:dffpipe5|dffe6a* 
Info (332104): Reading SDC File: 'rtl/radioberry.sdc'
Warning (332043): Overwriting existing clock: PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]
Warning (332043): Overwriting existing clock: PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 625 -multiply_by 12 -duty_cycle 50.00 -name {PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]} {PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 1000 -multiply_by 3 -duty_cycle 50.00 -name {PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]} {PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at radioberry.sdc(96): rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[*] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.sdc Line: 96
Warning (332049): Ignored set_max_delay at radioberry.sdc(96): Argument <from> is not an object ID File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.sdc Line: 96
    Info (332050): set_max_delay -from rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[*]    -to spi_slave:spi_slave_rx_inst|treg[*] 4 File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.sdc Line: 96
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332061): Virtual clock virt_ad9866_clk is never referenced in any input or output delay assignment.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 0.205
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.205               0.000 spi_sck 
    Info (332119):     0.559               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):     0.951               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):     1.363               0.000 ad9866:ad9866_inst|dut1_pc[0] 
    Info (332119):     1.983               0.000 ad9866_clk 
    Info (332119):     6.570               0.000 virt_ad9866_txclk 
    Info (332119):    91.394               0.000 clk_10mhz 
    Info (332119):  2495.018               0.000 spi_ce0 
    Info (332119):  2495.792               0.000 spi_ce1 
    Info (332119):  2599.289               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 33326.466               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.331
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.331               0.000 spi_ce1 
    Info (332119):     0.357               0.000 spi_ce0 
    Info (332119):     0.385               0.000 spi_sck 
    Info (332119):     0.442               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.453               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.454               0.000 clk_10mhz 
    Info (332119):     0.476               0.000 ad9866_clk 
    Info (332119):     0.708               0.000 ad9866:ad9866_inst|dut1_pc[0] 
    Info (332119):     0.974               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):     1.002               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):    11.863               0.000 virt_ad9866_txclk 
Info (332146): Worst-case recovery slack is 0.115
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.115               0.000 spi_sck 
    Info (332119):    95.502               0.000 clk_10mhz 
Info (332146): Worst-case removal slack is 2.025
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.025               0.000 spi_sck 
    Info (332119):     2.631               0.000 clk_10mhz 
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case minimum pulse width slack is -2.666
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.666              -2.666 ad9866_rxclk 
    Info (332119):    -2.666              -2.666 ad9866_txclk 
    Info (332119):     4.434               0.000 ad9866:ad9866_inst|dut1_pc[0] 
    Info (332119):     5.744               0.000 ad9866_clk 
    Info (332119):    31.537               0.000 spi_sck 
    Info (332119):    49.381               0.000 clk_10mhz 
    Info (332119):  1249.351               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):  1249.378               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):  1249.496               0.000 spi_ce0 
    Info (332119):  1249.537               0.000 spi_ce1 
    Info (332119):  2603.355               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 16665.851               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332114): Report Metastability: Found 47 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 47
    Info (332114): Shortest Synchronizer Chain: 8 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 93.721 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332061): Virtual clock virt_ad9866_clk is never referenced in any input or output delay assignment.
Info (332146): Worst-case setup slack is 0.509
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.509               0.000 spi_sck 
    Info (332119):     0.630               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):     0.972               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):     1.578               0.000 ad9866:ad9866_inst|dut1_pc[0] 
    Info (332119):     2.637               0.000 ad9866_clk 
    Info (332119):     7.783               0.000 virt_ad9866_txclk 
    Info (332119):    91.769               0.000 clk_10mhz 
    Info (332119):  2495.268               0.000 spi_ce0 
    Info (332119):  2496.014               0.000 spi_ce1 
    Info (332119):  2599.533               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 33326.763               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.308
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.308               0.000 spi_ce1 
    Info (332119):     0.312               0.000 spi_sck 
    Info (332119):     0.355               0.000 spi_ce0 
    Info (332119):     0.402               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.403               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.403               0.000 clk_10mhz 
    Info (332119):     0.411               0.000 ad9866_clk 
    Info (332119):     0.765               0.000 ad9866:ad9866_inst|dut1_pc[0] 
    Info (332119):     1.021               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):     1.035               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):    11.181               0.000 virt_ad9866_txclk 
Info (332146): Worst-case recovery slack is 0.588
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.588               0.000 spi_sck 
    Info (332119):    95.840               0.000 clk_10mhz 
Info (332146): Worst-case removal slack is 1.721
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.721               0.000 spi_sck 
    Info (332119):     2.331               0.000 clk_10mhz 
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case minimum pulse width slack is -2.666
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.666              -2.666 ad9866_rxclk 
    Info (332119):    -2.666              -2.666 ad9866_txclk 
    Info (332119):     4.322               0.000 ad9866:ad9866_inst|dut1_pc[0] 
    Info (332119):     5.745               0.000 ad9866_clk 
    Info (332119):    31.456               0.000 spi_sck 
    Info (332119):    49.287               0.000 clk_10mhz 
    Info (332119):  1249.409               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):  1249.416               0.000 spi_ce1 
    Info (332119):  1249.440               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):  1249.471               0.000 spi_ce0 
    Info (332119):  2603.423               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 16665.918               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332114): Report Metastability: Found 47 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 47
    Info (332114): Shortest Synchronizer Chain: 8 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 94.537 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332061): Virtual clock virt_ad9866_clk is never referenced in any input or output delay assignment.
Info (332146): Worst-case setup slack is 0.573
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.573               0.000 spi_sck 
    Info (332119):     2.295               0.000 ad9866_clk 
    Info (332119):     2.449               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):     2.718               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):     3.107               0.000 ad9866:ad9866_inst|dut1_pc[0] 
    Info (332119):    10.541               0.000 virt_ad9866_txclk 
    Info (332119):    96.027               0.000 clk_10mhz 
    Info (332119):  2497.800               0.000 spi_ce0 
    Info (332119):  2498.057               0.000 spi_ce1 
    Info (332119):  2602.028               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 33330.370               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.097
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.097               0.000 spi_ce1 
    Info (332119):     0.118               0.000 spi_ce0 
    Info (332119):     0.153               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.153               0.000 spi_sck 
    Info (332119):     0.162               0.000 ad9866_clk 
    Info (332119):     0.186               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.186               0.000 clk_10mhz 
    Info (332119):     0.270               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):     0.272               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):     0.305               0.000 ad9866:ad9866_inst|dut1_pc[0] 
    Info (332119):     8.988               0.000 virt_ad9866_txclk 
Info (332146): Worst-case recovery slack is 2.189
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.189               0.000 spi_sck 
    Info (332119):    97.970               0.000 clk_10mhz 
Info (332146): Worst-case removal slack is 0.291
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.291               0.000 spi_sck 
    Info (332119):     1.137               0.000 clk_10mhz 
Info (332146): Worst-case minimum pulse width slack is 2.563
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.563               0.000 ad9866_rxclk 
    Info (332119):     2.563               0.000 ad9866_txclk 
    Info (332119):     4.752               0.000 ad9866:ad9866_inst|dut1_pc[0] 
    Info (332119):     5.431               0.000 ad9866_clk 
    Info (332119):    30.976               0.000 spi_sck 
    Info (332119):    49.184               0.000 clk_10mhz 
    Info (332119):  1249.027               0.000 spi_ce0 
    Info (332119):  1249.032               0.000 spi_ce1 
    Info (332119):  1249.666               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):  1249.683               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):  2603.669               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 16666.202               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332114): Report Metastability: Found 47 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 47
    Info (332114): Shortest Synchronizer Chain: 8 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 99.715 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332101): Design is fully constrained for setup requirements
Info (332101): Design is fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 4966 megabytes
    Info: Processing ended: Sat Sep 15 10:38:04 2018
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:16


