<!DOCTYPE html><html lang="zh-CN" data-theme="light"><head><meta charset="UTF-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width, initial-scale=1.0,viewport-fit=cover"><title>【IC设计】Vivado单口RAM的使用和时序分析 | 潘业成的博客</title><meta name="author" content="TDppy"><meta name="copyright" content="TDppy"><meta name="format-detection" content="telephone=no"><meta name="theme-color" content="#ffffff"><meta name="description" content="创建单口RAM IPIP Catalog中选择单口RAM IP  Basic Port A Options Other Options  仿真找到IP例化原语IP Sources-Instantiation Template-veo文件中找到IP例化原语  编写Testbench创建single_port_ram_test.v，代码如下： 12345678910111213141516171819">
<meta property="og:type" content="article">
<meta property="og:title" content="【IC设计】Vivado单口RAM的使用和时序分析">
<meta property="og:url" content="https://www.whyc.fun/2024/Q1/ic-design-vivado-single-port-ram-usage-and-timing-analysis/index.html">
<meta property="og:site_name" content="潘业成的博客">
<meta property="og:description" content="创建单口RAM IPIP Catalog中选择单口RAM IP  Basic Port A Options Other Options  仿真找到IP例化原语IP Sources-Instantiation Template-veo文件中找到IP例化原语  编写Testbench创建single_port_ram_test.v，代码如下： 12345678910111213141516171819">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="https://www.whyc.fun/img/butterfly-icon.png">
<meta property="article:published_time" content="2024-01-25T15:54:37.000Z">
<meta property="article:modified_time" content="2026-01-18T08:18:03.080Z">
<meta property="article:author" content="TDppy">
<meta property="article:tag" content="FPGA">
<meta property="article:tag" content="Verilog">
<meta property="article:tag" content="时序分析">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="https://www.whyc.fun/img/butterfly-icon.png"><script type="application/ld+json">{
  "@context": "https://schema.org",
  "@type": "BlogPosting",
  "headline": "【IC设计】Vivado单口RAM的使用和时序分析",
  "url": "https://www.whyc.fun/2024/Q1/ic-design-vivado-single-port-ram-usage-and-timing-analysis/",
  "image": "https://www.whyc.fun/img/butterfly-icon.png",
  "datePublished": "2024-01-25T15:54:37.000Z",
  "dateModified": "2026-01-18T08:18:03.080Z",
  "author": [
    {
      "@type": "Person",
      "name": "TDppy",
      "url": "https://www.whyc.fun"
    }
  ]
}</script><link rel="shortcut icon" href="/img/favicon.ico"><link rel="canonical" href="https://www.whyc.fun/2024/Q1/ic-design-vivado-single-port-ram-usage-and-timing-analysis/index.html"><link rel="preconnect" href="//cdn.jsdelivr.net"/><link rel="preconnect" href="//busuanzi.ibruce.info"/><link rel="stylesheet" href="/css/index.css?v=5.5.4-b1"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free@7.1.0/css/all.min.css"><script>
    (() => {
      
    const saveToLocal = {
      set: (key, value, ttl) => {
        if (!ttl) return
        const expiry = Date.now() + ttl * 86400000
        localStorage.setItem(key, JSON.stringify({ value, expiry }))
      },
      get: key => {
        const itemStr = localStorage.getItem(key)
        if (!itemStr) return undefined
        const { value, expiry } = JSON.parse(itemStr)
        if (Date.now() > expiry) {
          localStorage.removeItem(key)
          return undefined
        }
        return value
      }
    }

    window.btf = {
      saveToLocal,
      getScript: (url, attr = {}) => new Promise((resolve, reject) => {
        const script = document.createElement('script')
        script.src = url
        script.async = true
        Object.entries(attr).forEach(([key, val]) => script.setAttribute(key, val))
        script.onload = script.onreadystatechange = () => {
          if (!script.readyState || /loaded|complete/.test(script.readyState)) resolve()
        }
        script.onerror = reject
        document.head.appendChild(script)
      }),
      getCSS: (url, id) => new Promise((resolve, reject) => {
        const link = document.createElement('link')
        link.rel = 'stylesheet'
        link.href = url
        if (id) link.id = id
        link.onload = link.onreadystatechange = () => {
          if (!link.readyState || /loaded|complete/.test(link.readyState)) resolve()
        }
        link.onerror = reject
        document.head.appendChild(link)
      }),
      addGlobalFn: (key, fn, name = false, parent = window) => {
        if (!false && key.startsWith('pjax')) return
        const globalFn = parent.globalFn || {}
        globalFn[key] = globalFn[key] || {}
        globalFn[key][name || Object.keys(globalFn[key]).length] = fn
        parent.globalFn = globalFn
      }
    }
  
      
      const activateDarkMode = () => {
        document.documentElement.setAttribute('data-theme', 'dark')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#0d0d0d')
        }
      }
      const activateLightMode = () => {
        document.documentElement.setAttribute('data-theme', 'light')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#ffffff')
        }
      }

      btf.activateDarkMode = activateDarkMode
      btf.activateLightMode = activateLightMode

      const theme = saveToLocal.get('theme')
    
          theme === 'dark' ? activateDarkMode() : theme === 'light' ? activateLightMode() : null
        
      
      const asideStatus = saveToLocal.get('aside-status')
      if (asideStatus !== undefined) {
        document.documentElement.classList.toggle('hide-aside', asideStatus === 'hide')
      }
    
      
    const detectApple = () => {
      if (/iPad|iPhone|iPod|Macintosh/.test(navigator.userAgent)) {
        document.documentElement.classList.add('apple')
      }
    }
    detectApple()
  
    })()
  </script><script>const GLOBAL_CONFIG = {
  root: '/',
  algolia: undefined,
  localSearch: undefined,
  translate: undefined,
  highlight: {"plugin":"highlight.js","highlightCopy":true,"highlightLang":true,"highlightHeightLimit":false,"highlightFullpage":false,"highlightMacStyle":false},
  copy: {
    success: '复制成功',
    error: '复制失败',
    noSupport: '浏览器不支持'
  },
  relativeDate: {
    homepage: false,
    post: false
  },
  runtime: '',
  dateSuffix: {
    just: '刚刚',
    min: '分钟前',
    hour: '小时前',
    day: '天前',
    month: '个月前'
  },
  copyright: undefined,
  lightbox: 'null',
  Snackbar: undefined,
  infinitegrid: {
    js: 'https://cdn.jsdelivr.net/npm/@egjs/infinitegrid@4.12.0/dist/infinitegrid.min.js',
    buttonText: '加载更多'
  },
  isPhotoFigcaption: false,
  islazyloadPlugin: false,
  isAnchor: false,
  percent: {
    toc: true,
    rightside: false,
  },
  autoDarkmode: false
}</script><script id="config-diff">var GLOBAL_CONFIG_SITE = {
  title: '【IC设计】Vivado单口RAM的使用和时序分析',
  isHighlightShrink: false,
  isToc: true,
  pageType: 'post'
}</script><meta name="generator" content="Hexo 6.3.0"></head><body><div class="bg-animation" id="web_bg" style="background-image: url(https://oss.012700.xyz/butterfly/2024/10/index.jpg);"></div><div id="sidebar"><div id="menu-mask"></div><div id="sidebar-menus"><div class="avatar-img text-center"><img src="/img/butterfly-icon.png" onerror="this.onerror=null;this.src='/img/friend_404.gif'" alt="avatar"/></div><div class="site-data text-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">130</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">74</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">11</div></a></div><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><span> 首页</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><span> 时间轴</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><span> 标签</span></a></div></div></div></div><div class="post" id="body-wrap"><header class="post-bg" id="page-header" style="background-image: url(https://oss.012700.xyz/butterfly/2024/10/index.jpg);"><nav id="nav"><span id="blog-info"><a class="nav-site-title" href="/"><span class="site-name">潘业成的博客</span></a><a class="nav-page-title" href="/"><span class="site-name">【IC设计】Vivado单口RAM的使用和时序分析</span><span class="site-name"><i class="fa-solid fa-circle-arrow-left"></i><span>  返回首页</span></span></a></span><div id="menus"><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><span> 首页</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><span> 时间轴</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><span> 标签</span></a></div></div><div id="toggle-menu"><span class="site-page"><i class="fas fa-bars fa-fw"></i></span></div></div></nav><div id="post-info"><h1 class="post-title">【IC设计】Vivado单口RAM的使用和时序分析</h1><div id="post-meta"><div class="meta-firstline"><span class="post-meta-date"><i class="far fa-calendar-alt fa-fw post-meta-icon"></i><span class="post-meta-label">发表于</span><time class="post-meta-date-created" datetime="2024-01-25T15:54:37.000Z" title="发表于 2024-01-25 15:54:37">2024-01-25</time><span class="post-meta-separator">|</span><i class="fas fa-history fa-fw post-meta-icon"></i><span class="post-meta-label">更新于</span><time class="post-meta-date-updated" datetime="2026-01-18T08:18:03.080Z" title="更新于 2026-01-18 08:18:03">2026-01-18</time></span><span class="post-meta-categories"><span class="post-meta-separator">|</span><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/%E6%95%B0%E5%AD%97IC%E8%AE%BE%E8%AE%A1/">数字IC设计</a></span></div><div class="meta-secondline"><span class="post-meta-separator">|</span><span class="post-meta-pv-cv" id="" data-flag-title=""><i class="far fa-eye fa-fw post-meta-icon"></i><span class="post-meta-label">浏览量:</span><span id="busuanzi_value_page_pv"><i class="fa-solid fa-spinner fa-spin"></i></span></span></div></div></div></header><main class="layout" id="content-inner"><div id="post"><article class="container post-content" id="article-container"><h1 id="创建单口RAM-IP"><a href="#创建单口RAM-IP" class="headerlink" title="创建单口RAM IP"></a>创建单口RAM IP</h1><h2 id="IP-Catalog中选择单口RAM-IP"><a href="#IP-Catalog中选择单口RAM-IP" class="headerlink" title="IP Catalog中选择单口RAM IP"></a>IP Catalog中选择单口RAM IP</h2><img src="/2024/Q1/ic-design-vivado-single-port-ram-usage-and-timing-analysis/1.png" class="" title="在这里插入图片描述">

<h2 id="Basic"><a href="#Basic" class="headerlink" title="Basic"></a>Basic</h2><img src="/2024/Q1/ic-design-vivado-single-port-ram-usage-and-timing-analysis/2.png" class="" title="在这里插入图片描述">
<h2 id="Port-A-Options"><a href="#Port-A-Options" class="headerlink" title="Port A Options"></a>Port A Options</h2><img src="/2024/Q1/ic-design-vivado-single-port-ram-usage-and-timing-analysis/3.png" class="" title="在这里插入图片描述">
<h2 id="Other-Options"><a href="#Other-Options" class="headerlink" title="Other Options"></a>Other Options</h2><img src="/2024/Q1/ic-design-vivado-single-port-ram-usage-and-timing-analysis/4.png" class="" title="在这里插入图片描述">

<h1 id="仿真"><a href="#仿真" class="headerlink" title="仿真"></a>仿真</h1><h2 id="找到IP例化原语"><a href="#找到IP例化原语" class="headerlink" title="找到IP例化原语"></a>找到IP例化原语</h2><p>IP Sources-Instantiation Template-veo文件中找到IP例化原语</p>
<img src="/2024/Q1/ic-design-vivado-single-port-ram-usage-and-timing-analysis/5.png" class="" title="在这里插入图片描述">
<h2 id="编写Testbench"><a href="#编写Testbench" class="headerlink" title="编写Testbench"></a>编写Testbench</h2><p>创建single_port_ram_test.v，代码如下：</p>
<figure class="highlight c"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br></pre></td><td class="code"><pre><span class="line">`timescale <span class="number">1</span>ns / <span class="number">1</span>ps</span><br><span class="line"></span><br><span class="line"><span class="comment">//功能：测试单口ram</span></span><br><span class="line"><span class="comment">//ena means port a clock enable:</span></span><br><span class="line"><span class="comment">//enables read,write and reset operations through port A.Optional in all configurations.</span></span><br><span class="line"><span class="comment">//wea means port a write enbale:</span></span><br><span class="line"><span class="comment">//enables write operations through port a available in all ram configurations.</span></span><br><span class="line">module <span class="title function_">single_port_ram_test</span><span class="params">()</span>;</span><br><span class="line">    reg clk;</span><br><span class="line"></span><br><span class="line">    <span class="comment">//ena使能</span></span><br><span class="line">    reg ena;</span><br><span class="line">    </span><br><span class="line">    <span class="comment">//write enable a port</span></span><br><span class="line">    <span class="comment">//wea为0时处于读取状态，读取有1个周期的时延，wea为1时处于写入状态</span></span><br><span class="line">    reg wea;</span><br><span class="line">    </span><br><span class="line">    <span class="comment">//地址宽度为10，ram中最多存1024个数据</span></span><br><span class="line">    reg [<span class="number">9</span>:<span class="number">0</span>] addra;</span><br><span class="line"></span><br><span class="line">    <span class="comment">//输入数据宽度为32，即4个16进制数据</span></span><br><span class="line">    reg [<span class="number">31</span>:<span class="number">0</span>] dina;</span><br><span class="line"></span><br><span class="line">    <span class="comment">//输出数据douta</span></span><br><span class="line">    wire [<span class="number">31</span>:<span class="number">0</span>] douta;</span><br><span class="line"></span><br><span class="line">    reg [<span class="number">3</span>:<span class="number">0</span>] count;</span><br><span class="line">    </span><br><span class="line">    reg rst ;</span><br><span class="line">    </span><br><span class="line">    initial begin</span><br><span class="line">        clk=<span class="number">1</span>;</span><br><span class="line">        rst = <span class="number">0</span> ;</span><br><span class="line">        count=<span class="number">4&#x27;b</span>0;</span><br><span class="line">        wea=<span class="number">0</span>;</span><br><span class="line">        ena=<span class="number">0</span>;</span><br><span class="line">        @ (negedge clk) ena = <span class="number">1</span> ;</span><br><span class="line">        #<span class="number">90</span>;</span><br><span class="line">        dina=<span class="number">32</span><span class="string">&#x27;habcd;</span></span><br><span class="line"><span class="string">        #20;</span></span><br><span class="line"><span class="string">        dina=32&#x27;</span>h000a;</span><br><span class="line">        #<span class="number">20</span>;</span><br><span class="line">        dina=<span class="number">32</span><span class="string">&#x27;h00ba;</span></span><br><span class="line"><span class="string">        #20;</span></span><br><span class="line"><span class="string">        dina=32&#x27;</span>h0bcd;</span><br><span class="line">        #<span class="number">20</span>;</span><br><span class="line">        dina=<span class="number">32</span><span class="string">&#x27;hxxxx;</span></span><br><span class="line"><span class="string">        #120;</span></span><br><span class="line"><span class="string">        $finish;</span></span><br><span class="line"><span class="string">    end</span></span><br><span class="line"><span class="string">    always begin</span></span><br><span class="line"><span class="string">        #10;</span></span><br><span class="line"><span class="string">        clk=~clk;</span></span><br><span class="line"><span class="string">    end</span></span><br><span class="line"><span class="string"></span></span><br><span class="line"><span class="string">    always @ ( posedge clk , posedge rst ) begin</span></span><br><span class="line"><span class="string">        if (rst)</span></span><br><span class="line"><span class="string">            count  &lt;= &#x27;</span>b0 ;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span> ( count &lt; <span class="string">&#x27;d3  &amp;&amp; ena )</span></span><br><span class="line"><span class="string">            count &lt;= count + &#x27;</span>b1 ;</span><br><span class="line">        <span class="keyword">else</span></span><br><span class="line">            count &lt;= <span class="number">0</span> ;</span><br><span class="line">    end</span><br><span class="line">    </span><br><span class="line">    <span class="comment">//初始状态rst=0,所以将addra置为0</span></span><br><span class="line">    always @ ( posedge clk , posedge rst ) begin</span><br><span class="line">        <span class="keyword">if</span> ( rst )</span><br><span class="line">            addra &lt;= <span class="string">&#x27;b0 ;</span></span><br><span class="line"><span class="string">        //每个上升沿addra+1</span></span><br><span class="line"><span class="string">        else if ( addra &lt; 3  &amp;&amp; ena)</span></span><br><span class="line"><span class="string">            addra &lt;= addra + 1 ;</span></span><br><span class="line"><span class="string">        else</span></span><br><span class="line"><span class="string">            addra &lt;= &#x27;</span>b0 ;</span><br><span class="line">    end</span><br><span class="line">    </span><br><span class="line">    always @ ( posedge clk , posedge rst ) begin</span><br><span class="line">        <span class="keyword">if</span> (rst)</span><br><span class="line">            wea &lt;= <span class="string">&#x27;b0 ; </span></span><br><span class="line"><span class="string">        else if (count == &#x27;</span>d3) </span><br><span class="line">            wea &lt;= ~ wea ; </span><br><span class="line">        <span class="keyword">else</span></span><br><span class="line">            wea &lt;= wea ;</span><br><span class="line">    end</span><br><span class="line">    </span><br><span class="line">    </span><br><span class="line"></span><br><span class="line">    <span class="comment">//单口ram实例</span></span><br><span class="line">    blk_mem_gen_1 <span class="title function_">single_port_ram_inst</span> <span class="params">(</span></span><br><span class="line"><span class="params">        .clka(clk),    <span class="comment">// input wire clka</span></span></span><br><span class="line"><span class="params">        .ena(ena),      <span class="comment">// input wire ena</span></span></span><br><span class="line"><span class="params">        .wea(wea),      <span class="comment">// input wire [0 : 0] wea</span></span></span><br><span class="line"><span class="params">        .addra(addra),  <span class="comment">// input wire [9 : 0] addra</span></span></span><br><span class="line"><span class="params">        .dina(dina),    <span class="comment">// input wire [31 : 0] dina</span></span></span><br><span class="line"><span class="params">        .douta(douta)  <span class="comment">// output wire [31 : 0] douta</span></span></span><br><span class="line"><span class="params">    )</span>;</span><br><span class="line">endmodule</span><br><span class="line"></span><br></pre></td></tr></table></figure>

<h1 id="波形分析"><a href="#波形分析" class="headerlink" title="波形分析"></a>波形分析</h1><img src="/2024/Q1/ic-design-vivado-single-port-ram-usage-and-timing-analysis/6.png" class="" title="在这里插入图片描述">

</article><div class="post-copyright"><div class="post-copyright__author"><span class="post-copyright-meta"><i class="fas fa-circle-user fa-fw"></i>文章作者: </span><span class="post-copyright-info"><a href="https://www.whyc.fun">TDppy</a></span></div><div class="post-copyright__type"><span class="post-copyright-meta"><i class="fas fa-square-arrow-up-right fa-fw"></i>文章链接: </span><span class="post-copyright-info"><a href="https://www.whyc.fun/2024/Q1/ic-design-vivado-single-port-ram-usage-and-timing-analysis/">https://www.whyc.fun/2024/Q1/ic-design-vivado-single-port-ram-usage-and-timing-analysis/</a></span></div><div class="post-copyright__notice"><span class="post-copyright-meta"><i class="fas fa-circle-exclamation fa-fw"></i>版权声明: </span><span class="post-copyright-info">本博客所有文章除特别声明外，均采用 <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/" target="_blank">CC BY-NC-SA 4.0</a> 许可协议。转载请注明来源 <a href="https://www.whyc.fun" target="_blank">潘业成的博客</a>！</span></div></div><div class="tag_share"><div class="post-meta__tag-list"><a class="post-meta__tags" href="/tags/FPGA/">FPGA</a><a class="post-meta__tags" href="/tags/Verilog/">Verilog</a><a class="post-meta__tags" href="/tags/%E6%97%B6%E5%BA%8F%E5%88%86%E6%9E%90/">时序分析</a></div><div class="post-share"><div class="social-share" data-image="/img/butterfly-icon.png" data-sites="facebook,x,wechat,weibo,qq"></div><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/butterfly-extsrc@1.1.6/sharejs/dist/css/share.min.css" media="print" onload="this.media='all'"><script src="https://cdn.jsdelivr.net/npm/butterfly-extsrc@1.1.6/sharejs/dist/js/social-share.min.js" defer></script></div></div><nav class="pagination-post" id="pagination"><a class="pagination-related" href="/2024/Q1/ic-design-windows-based-idea-chisel-environment-installation-tutorial-illustrated/" title="【IC设计】Windows下基于IDEA的Chisel环境安装教程（图文并茂）"><div class="cover" style="background: var(--default-bg-color)"></div><div class="info"><div class="info-1"><div class="info-item-1">上一篇</div><div class="info-item-2">【IC设计】Windows下基于IDEA的Chisel环境安装教程（图文并茂）</div></div><div class="info-2"><div class="info-item-1">(Chisel环境安装教程)  传统数字芯片的RTL设计采用Verilog语言为主，Chisel语言的全称是Constructing Harward in Scala Embeded Language，即在Scala语言中导入Chisel3库，即可使用Chisel语言。其特点是面向对象编程，可以方便地参数化定制硬件电路，加快设计流程。目前在RISC-V生态中应用较多，中科院计算所主持的培育下一代处理器设计人才的“一生一芯”项目也在极力推进该语言。  涉及到的所有安装包已经放入百度网盘，请全部下载，然后开始阅读这个教程。  链接：https://pan.baidu.com/s/1ZOkbCxoLxrpJQQqVQfa-3w?pwd=hduv提取码：hduv–来自百度网盘超级会员V5的分享   第一步 安装jdk，配置环境变量如果电脑里还没有java环境，请先下载网盘链接中的jdk压缩包并解压，然后参照我的这篇文章配置环境。 第二步 安装sbt，不用配置环境变量双击sbt-1.9.8.msi  下一步下一步安装就好了，环境变量会自动配置好，无需手动配置。 第三步 安装idea社区版开...</div></div></div></a><a class="pagination-related" href="/2024/Q1/program-life-master-two-first-semester-almost-over-organize-recent-ideas/" title="【程序人生】研二上快结束了~整理最近的思路"><div class="cover" style="background: var(--default-bg-color)"></div><div class="info text-right"><div class="info-1"><div class="info-item-1">下一篇</div><div class="info-item-2">【程序人生】研二上快结束了~整理最近的思路</div></div><div class="info-2"><div class="info-item-1">看一下自己的《每日科研进展》群聊，把最近做的事情和后面要做的事情整理一下思路。 1月1日到1月7日 在整理NoC Router执行流程和Chisel环境Setup流程：NoC Router执行流程   Chisel安装流程总结：  先安装jdk，配置环境变量 安装sbt，不用配置环境变量 安装idea社区版 离线安装scala的idea插件 配置sbt换源 利用template工程验证helloworld，注意：6.1 配置自己下载的sbt完成项目构建    6.2 setup scala sdk 选择自己的scala 而不是create  1月8日到1月17日 在学习无线通信，从作业、project、PPT、去年期末考试题、教材着手复习，学习了  各种衰落的发生的条件 AWGN&#x2F;瑞利衰落信道下错误率的推导 多普勒频移与相干时间 时延扩展与相干带宽 排队论（主要是M&#x2F;M&#x2F;1类型）   等无线通信的基础知识，在project环节对基于深度学习的信道估计进行了复习和整理，由于补充了无线通信的基础知识，对深度学习信道估计理解更深入了一些。 一开始我对瑞利衰...</div></div></div></a></nav><div class="relatedPosts"><div class="headline"><i class="fas fa-thumbs-up fa-fw"></i><span>相关推荐</span></div><div class="relatedPosts-list"><a class="pagination-related" href="/2022/Q3/pre-master-one-study-crazy-work-15-hours-organized-verilog-language-entry-knowledge/" title="【准研一学习】狂肝15小时整理的Verilog语言入门知识"><div class="cover" style="background: var(--default-bg-color)"></div><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2022-08-19</div><div class="info-item-2">【准研一学习】狂肝15小时整理的Verilog语言入门知识</div></div><div class="info-2"><div class="info-item-1">闲言稍叙Verilog和VHDL就是目前使用最多的两个硬件描述语言(HDL)，如果阅读本文的你也是Verilog新手，这部分闲言或许对你有所启发。 作者本科是计算机科学与技术专业，现在是准研一，方向和硬件相关。由于学艺不精，只会点C、Java，电路、信号、单片机等硬件课程都只懂皮毛。由于课题组研究需要，学习了Verilog语言并总结为本文。 C语言是软件描述语言，编码的核心目的在于经过编译、链接后能够产生机器能够识别的指令序列，进而完成代码功能。而Verilog是硬件描述语言，编码的核心目的在于描述门与门之间的连接，通过综合、实现所写的代码，产生可以转化为芯片的图纸，交由厂商通过光刻来生产所设计的电路，最终经过封装、测试，即通常所称的芯片。 要学习Verilog首先需要一个编程平台，有Vivado、Modelsim等，其中Vivado是用的最多的，但是运行比较慢，Modelsim运行的快，但是界面丑，这个看个人喜好安装就好。 有编程平台后，通过在网站上刷题和看书，逐渐就可以上手了。那么下面列举出我学习Verilog所使用过的网站、书籍： 网站：1.HDLBits网站地址该网站是全...</div></div></div></a><a class="pagination-related" href="/2023/Q3/ic-design-zc706-board-lighting-entry-verilog-code-xdc-constraint-experiment-screenshot/" title="【IC设计】ZC706板卡点灯入门（含Verilog代码，xdc约束，实验截图）"><div class="cover" style="background: var(--default-bg-color)"></div><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2023-09-19</div><div class="info-item-2">【IC设计】ZC706板卡点灯入门（含Verilog代码，xdc约束，实验截图）</div></div><div class="info-2"><div class="info-item-1"> 这篇博客将针对AMD Zynq 7000 SoC ZC706 Evaluation Kit板卡(对应Vivado创建工程时FPGA型号：XC7Z045ffg900-2)实现基本的点灯程序。  假定已知的前置知识本文对以下内容不再介绍，  使用Vivado进行综合、实现、生成比特流并烧录FPGA FPGA的概念、Verilog的基础语法   需求：板卡时钟为200MHz，让板子上的一个LED灯保持0.5秒亮，0.5秒灭。 注意点：①板卡使用JTAG接口烧录时，必须将SW4拨为01，如图所示：  ②ZC706的时钟都是差分时钟，必须使用Verilog原语将其转换为单端时钟才可以直接使用：  IBUFGDS IBUFGDS_inst(     .O(single_clock),    //Clock buffer Output     .I(clk_p),  //Diff_p clock buffer input (connect directly to top-level port)     .IB(clk_n)  //Diff_n clock buffer input(conne...</div></div></div></a><a class="pagination-related" href="/2024/Q2/ic-design-edge-detection-circuit-rising-edge-falling-edge-both-edges-with-source-code-and-simulation-waveform/" title="【IC设计】边沿检测电路（上升沿、下降沿、双沿，附带源代码和仿真波形）"><div class="cover" style="background: var(--default-bg-color)"></div><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2024-04-25</div><div class="info-item-2">【IC设计】边沿检测电路（上升沿、下降沿、双沿，附带源代码和仿真波形）</div></div><div class="info-2"><div class="info-item-1">边沿检测电路的概念边沿检测指的是检测一个信号的上升沿或者下降沿，如果发现了信号的上升沿或下降沿，则给出一个信号指示出来。边沿检测电路根据检测边沿的类型一般分为上升沿检测电路、下降沿检测电路和双沿检测电路。 上升沿检测电路  如图所示，我们的目标是当检测到a从0变成1时，令a_posedge为高电平，其余情况a_posedge均为低电平。要检测a从0变成1，也就是说a的上升沿前是低电平，上升沿后是高电平，那么只需要令边沿前取反，再和边沿后相与，如果结果为1，说明必然是边沿前为0，边沿后为1，确认是上升沿。实际操作中是让a打一拍并取反，再和a相与，得到a_posedge。 下降沿检测电路 下降沿同理，边沿后取反再和边沿前相与，得到1，说明是下降沿。  边沿前电平可以通过a打一拍得到。 双边沿检测电路  方法一：前面会了上升沿和下降沿检测，双边沿检测也就是上升沿和下降沿都拉高，只需要将前面两者的结果进行或运算即可。 方法二：更为简便的办法是，上升沿和下降沿都是0和1之间的跳变，使用异或运算符，可以直接得到结果。  代码和仿真RTL代码12345678910111213141516171...</div></div></div></a><a class="pagination-related" href="/2024/Q1/ic-design-verilog-linear-sequence-machine-lighting-case-four-xiaomei-brother-course/" title="【IC设计】Verilog线性序列机点灯案例(四)（小梅哥课程）"><div class="cover" style="background: var(--default-bg-color)"></div><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2024-03-18</div><div class="info-item-2">【IC设计】Verilog线性序列机点灯案例(四)（小梅哥课程）</div></div><div class="info-2"><div class="info-item-1"> 声明：案例和代码来自小梅哥课程，本人仅对知识点做做笔记，如有学习需要请支持官方正版。  该系列目录：Verilog线性序列机点灯案例（一）Verilog线性序列机点灯案例（二）Verilog线性序列机点灯案例（三）Verilog线性序列机点灯案例（四） 设计环境Vivado2018.3 软件Zynq-7000 xc7z010clg400-1 板卡 设计目标在案例（三）中提到让一个led根据8个拨码开关的值来循环变化，每个拨码开关负责0.25秒，一共是2秒。在任务（四）中我们需要在每次动态变化前加入1秒的空闲时间（空闲时间led是熄灭的）  设计思路1秒的空闲时间需要一个计数器来计算，假设为counter02秒的动态变化可以像案例（二）中一样用两个计数器来完成，假设为counter1和counter2counter1用来计数0.25秒，counter2在counter1每次计满时加1，最后将sw[counter2]输出给led。需要注意的是，动态变化是从1秒空闲时间后开始的，所以counter1和counter2必须在counter0计满以后才能开始工作。在动态变化完成后，即co...</div></div></div></a><a class="pagination-related" href="/2024/Q3/ic-design-timing-analysis-interview-questions-summary-metastability-setup-hold-margin-calculation-max-clock-frequency-timing-violation-solutions/" title="【IC设计】时序分析面试题总结（亚稳态、建立_保持裕量计算、最高时钟频率计算、时序违例解决办法）"><div class="cover" style="background: var(--default-bg-color)"></div><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2024-08-07</div><div class="info-item-2">【IC设计】时序分析面试题总结（亚稳态、建立_保持裕量计算、最高时钟频率计算、时序违例解决办法）</div></div><div class="info-2"><div class="info-item-1"> 这篇文章旨在总结【数字IC设计】秋招面试过程中在【时序分析】方面的重点知识，另外还会开一个帖子总结在跨时钟方面的重点知识，这两块是非常重要的面试题，需要系统总结下来，持续更新。  基本概念亚稳态亚稳态（metastable）指的是触发器在时钟上升沿前后一段时间内无法达到确定的状态，在这个时间区间内输入如果不能保持稳定，采样到的数据不一定是正确的数值。 建立时间和保持时间建立时间：触发器在时钟上升沿到来之前，其数据输入端的数据必须保持不变的最小时间。保持时间：触发器在时钟上升沿到来之后，其数据输入端的数据必须保持不变的最小时间。 常见问题1.为什么触发器要满足建立时间和保持时间？  因为触发器内部数据的形成是需要一定的时间的，如果不满足建立和保持时间，触发器将进入亚稳态，进入亚稳态后触发器的输出将不稳定，在 0 和 1 之间变化，这时需要经过一个恢复时间，其输出才能稳定，但稳定后的值并不一定是你的输入值。这就是为什么要用两级触发器来同步异步输入信号。这样做可以防止由于异步输入信号对于本级时钟可能不满足建立保持时间而使本级触发器产生的亚稳态传播到后面逻辑中，导致亚稳态的传播。（比较...</div></div></div></a><a class="pagination-related" href="/2024/Q2/ic-design-50-duty-cycle-odd-even-frequency-division-verilog/" title="【IC设计】任意倍数占空比为50%的奇数分频和偶数分频（Verilog源码、仿真波形、讲解）"><div class="cover" style="background: var(--default-bg-color)"></div><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2024-05-19</div><div class="info-item-2">【IC设计】任意倍数占空比为50%的奇数分频和偶数分频（Verilog源码、仿真波形、讲解）</div></div><div class="info-2"><div class="info-item-1">任意倍数占空比为50%的偶数分频以四分频为例，分频后的一个周期是分频前的四个周期，并且分频后的一个周期中，一半是高电平，一半是低电平，这就是占空比为50%的四分频。要实现该功能，使用一个计数器在0~3之间计数，clk_out在0和2时翻转即可。 12345678910111213141516171819202122232425262728293031323334353637383940module even_divider#( parameter DIVIDE_FACTOR = 4 )(    input clk_in   ,    input rst_n    ,    output reg clk_out);    parameter CNT_WIDTH = $clog2(DIVIDE_FACTOR) ;    reg [CNT_WIDTH : 0] cnt                     ;        // 1.计数器    always@(posedge clk_in or negedge rst_n) begin        if( ~rst_n ) be...</div></div></div></a></div></div></div><div class="aside-content" id="aside-content"><div class="card-widget card-info text-center"><div class="avatar-img"><img src="/img/butterfly-icon.png" onerror="this.onerror=null;this.src='/img/friend_404.gif'" alt="avatar"/></div><div class="author-info-name">TDppy</div><div class="author-info-description"></div><div class="site-data"><a href="/archives/"><div class="headline">文章</div><div class="length-num">130</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">74</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">11</div></a></div><a id="card-info-btn" target="_blank" rel="noopener" href="https://github.com/TDppy"><i class="fab fa-github"></i><span>Follow Me</span></a><div class="card-info-social-icons"><a class="social-icon" href="https://github.com/TDppy" target="_blank" title="Github"><i class="fab fa-github" style="color: #24292e;"></i></a><a class="social-icon" href="mailto:2287015934@qq.com" target="_blank" title="Email"><i class="fas fa-envelope" style="color: #4a7dbe;"></i></a></div></div><div class="card-widget card-announcement"><div class="item-headline"><i class="fas fa-bullhorn fa-shake"></i><span>公告</span></div><div class="announcement_content">如何呢，又能怎。</div></div><div class="sticky_layout"><div class="card-widget" id="card-toc"><div class="item-headline"><i class="fas fa-stream"></i><span>目录</span><span class="toc-percentage"></span></div><div class="toc-content"><ol class="toc"><li class="toc-item toc-level-1"><a class="toc-link" href="#%E5%88%9B%E5%BB%BA%E5%8D%95%E5%8F%A3RAM-IP"><span class="toc-number">1.</span> <span class="toc-text">创建单口RAM IP</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#IP-Catalog%E4%B8%AD%E9%80%89%E6%8B%A9%E5%8D%95%E5%8F%A3RAM-IP"><span class="toc-number">1.1.</span> <span class="toc-text">IP Catalog中选择单口RAM IP</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Basic"><span class="toc-number">1.2.</span> <span class="toc-text">Basic</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Port-A-Options"><span class="toc-number">1.3.</span> <span class="toc-text">Port A Options</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Other-Options"><span class="toc-number">1.4.</span> <span class="toc-text">Other Options</span></a></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link" href="#%E4%BB%BF%E7%9C%9F"><span class="toc-number">2.</span> <span class="toc-text">仿真</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#%E6%89%BE%E5%88%B0IP%E4%BE%8B%E5%8C%96%E5%8E%9F%E8%AF%AD"><span class="toc-number">2.1.</span> <span class="toc-text">找到IP例化原语</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E7%BC%96%E5%86%99Testbench"><span class="toc-number">2.2.</span> <span class="toc-text">编写Testbench</span></a></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link" href="#%E6%B3%A2%E5%BD%A2%E5%88%86%E6%9E%90"><span class="toc-number">3.</span> <span class="toc-text">波形分析</span></a></li></ol></div></div><div class="card-widget card-recent-post"><div class="item-headline"><i class="fas fa-history"></i><span>最新文章</span></div><div class="aside-list"><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2026/Q1/operating-system-riscv-plic/" title="【操作系统】RISC-V PLIC总结">【操作系统】RISC-V PLIC总结</a><time datetime="2026-01-18T15:25:18.000Z" title="发表于 2026-01-18 15:25:18">2026-01-18</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2026/Q1/hello-world/" title="欢迎来到潘业成的博客">欢迎来到潘业成的博客</a><time datetime="2026-01-12T00:00:00.000Z" title="发表于 2026-01-12 00:00:00">2026-01-12</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2026/Q1/operating-system-what-happens-after-pressing-enter-in-xv6-operating-system/" title="【操作系统】xv6操作系统中按下键盘回车后发生的事情">【操作系统】xv6操作系统中按下键盘回车后发生的事情</a><time datetime="2026-01-10T11:58:18.000Z" title="发表于 2026-01-10 11:58:18">2026-01-10</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2026/Q1/operating-system-hand-write-xv6-operating-system-types-h-param-h-memlayout-h-riscv-h-defs-h-header-file-analysis/" title="【操作系统】手撸xv6操作系统——types.h_param.h_memlayout.h_riscv.h_defs.h头文件解析">【操作系统】手撸xv6操作系统——types.h_param.h_memlayout.h_riscv.h_defs.h头文件解析</a><time datetime="2026-01-06T23:02:58.000Z" title="发表于 2026-01-06 23:02:58">2026-01-06</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2025/Q4/operating-system-hand-write-xv6-operating-system-entry-s-and-start-c-analysis/" title="【操作系统】手撸xv6操作系统——entry.S和start.c解析">【操作系统】手撸xv6操作系统——entry.S和start.c解析</a><time datetime="2025-12-30T15:57:42.000Z" title="发表于 2025-12-30 15:57:42">2025-12-30</time></div></div></div></div></div></div></main><footer id="footer"><div class="footer-other"><div class="footer-copyright"><span class="copyright">&copy;&nbsp;2025 - 2026 By TDppy</span><span class="framework-info"><span>框架 </span><a target="_blank" rel="noopener" href="https://hexo.io">Hexo 6.3.0</a><span class="footer-separator">|</span><span>主题 </span><a target="_blank" rel="noopener" href="https://github.com/jerryc127/hexo-theme-butterfly">Butterfly 5.5.4-b1</a></span></div></div></footer></div><div id="rightside"><div id="rightside-config-hide"><button id="readmode" type="button" title="阅读模式"><i class="fas fa-book-open"></i></button><button id="darkmode" type="button" title="日间和夜间模式切换"><i class="fas fa-adjust"></i></button><button id="hide-aside-btn" type="button" title="单栏和双栏切换"><i class="fas fa-arrows-alt-h"></i></button></div><div id="rightside-config-show"><button id="rightside-config" type="button" title="设置"><i class="fas fa-cog fa-spin"></i></button><button class="close" id="mobile-toc-button" type="button" title="目录"><i class="fas fa-list-ul"></i></button><button id="go-up" type="button" title="回到顶部"><span class="scroll-percent"></span><i class="fas fa-arrow-up"></i></button></div></div><div><script src="/js/utils.js?v=5.5.4-b1"></script><script src="/js/main.js?v=5.5.4-b1"></script><div class="js-pjax"></div><script defer="defer" id="ribbon" src="https://cdn.jsdelivr.net/npm/butterfly-extsrc@1.1.6/dist/canvas-ribbon.min.js" size="150" alpha="0.6" zIndex="-1" mobile="false" data-click="false"></script><script async data-pjax src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script></div></body></html>