// Seed: 131360232
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    input logic id_2,
    input id_3,
    output logic id_4,
    output logic id_5,
    input id_6,
    input id_7,
    input logic id_8,
    output id_9,
    input logic id_10,
    input logic id_11,
    output logic id_12,
    input id_13,
    input id_14,
    input id_15
);
  logic id_16;
  assign id_4 = id_6;
endmodule
