<dec f='linux-4.18.y/include/uapi/drm/i915_drm.h' l='1166' type='__u32'/>
<offset>32</offset>
<doc f='linux-4.18.y/include/uapi/drm/i915_drm.h' l='1160'>/**
	 * Cacheing level to apply or return value
	 *
	 * bits0-15 are for generic caching control (i.e. the above defined
	 * values). bits16-31 are reserved for platform-specific variations
	 * (e.g. l3$ caching on gen7). */</doc>
