
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//cut_clang_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401518 <.init>:
  401518:	stp	x29, x30, [sp, #-16]!
  40151c:	mov	x29, sp
  401520:	bl	401950 <ferror@plt+0x60>
  401524:	ldp	x29, x30, [sp], #16
  401528:	ret

Disassembly of section .plt:

0000000000401530 <mbrtowc@plt-0x20>:
  401530:	stp	x16, x30, [sp, #-16]!
  401534:	adrp	x16, 416000 <ferror@plt+0x14710>
  401538:	ldr	x17, [x16, #4088]
  40153c:	add	x16, x16, #0xff8
  401540:	br	x17
  401544:	nop
  401548:	nop
  40154c:	nop

0000000000401550 <mbrtowc@plt>:
  401550:	adrp	x16, 417000 <ferror@plt+0x15710>
  401554:	ldr	x17, [x16]
  401558:	add	x16, x16, #0x0
  40155c:	br	x17

0000000000401560 <memcpy@plt>:
  401560:	adrp	x16, 417000 <ferror@plt+0x15710>
  401564:	ldr	x17, [x16, #8]
  401568:	add	x16, x16, #0x8
  40156c:	br	x17

0000000000401570 <memmove@plt>:
  401570:	adrp	x16, 417000 <ferror@plt+0x15710>
  401574:	ldr	x17, [x16, #16]
  401578:	add	x16, x16, #0x10
  40157c:	br	x17

0000000000401580 <_exit@plt>:
  401580:	adrp	x16, 417000 <ferror@plt+0x15710>
  401584:	ldr	x17, [x16, #24]
  401588:	add	x16, x16, #0x18
  40158c:	br	x17

0000000000401590 <fwrite_unlocked@plt>:
  401590:	adrp	x16, 417000 <ferror@plt+0x15710>
  401594:	ldr	x17, [x16, #32]
  401598:	add	x16, x16, #0x20
  40159c:	br	x17

00000000004015a0 <strlen@plt>:
  4015a0:	adrp	x16, 417000 <ferror@plt+0x15710>
  4015a4:	ldr	x17, [x16, #40]
  4015a8:	add	x16, x16, #0x28
  4015ac:	br	x17

00000000004015b0 <fputs@plt>:
  4015b0:	adrp	x16, 417000 <ferror@plt+0x15710>
  4015b4:	ldr	x17, [x16, #48]
  4015b8:	add	x16, x16, #0x30
  4015bc:	br	x17

00000000004015c0 <exit@plt>:
  4015c0:	adrp	x16, 417000 <ferror@plt+0x15710>
  4015c4:	ldr	x17, [x16, #56]
  4015c8:	add	x16, x16, #0x38
  4015cc:	br	x17

00000000004015d0 <error@plt>:
  4015d0:	adrp	x16, 417000 <ferror@plt+0x15710>
  4015d4:	ldr	x17, [x16, #64]
  4015d8:	add	x16, x16, #0x40
  4015dc:	br	x17

00000000004015e0 <ferror_unlocked@plt>:
  4015e0:	adrp	x16, 417000 <ferror@plt+0x15710>
  4015e4:	ldr	x17, [x16, #72]
  4015e8:	add	x16, x16, #0x48
  4015ec:	br	x17

00000000004015f0 <__cxa_atexit@plt>:
  4015f0:	adrp	x16, 417000 <ferror@plt+0x15710>
  4015f4:	ldr	x17, [x16, #80]
  4015f8:	add	x16, x16, #0x50
  4015fc:	br	x17

0000000000401600 <qsort@plt>:
  401600:	adrp	x16, 417000 <ferror@plt+0x15710>
  401604:	ldr	x17, [x16, #88]
  401608:	add	x16, x16, #0x58
  40160c:	br	x17

0000000000401610 <lseek@plt>:
  401610:	adrp	x16, 417000 <ferror@plt+0x15710>
  401614:	ldr	x17, [x16, #96]
  401618:	add	x16, x16, #0x60
  40161c:	br	x17

0000000000401620 <__fpending@plt>:
  401620:	adrp	x16, 417000 <ferror@plt+0x15710>
  401624:	ldr	x17, [x16, #104]
  401628:	add	x16, x16, #0x68
  40162c:	br	x17

0000000000401630 <fileno@plt>:
  401630:	adrp	x16, 417000 <ferror@plt+0x15710>
  401634:	ldr	x17, [x16, #112]
  401638:	add	x16, x16, #0x70
  40163c:	br	x17

0000000000401640 <fclose@plt>:
  401640:	adrp	x16, 417000 <ferror@plt+0x15710>
  401644:	ldr	x17, [x16, #120]
  401648:	add	x16, x16, #0x78
  40164c:	br	x17

0000000000401650 <nl_langinfo@plt>:
  401650:	adrp	x16, 417000 <ferror@plt+0x15710>
  401654:	ldr	x17, [x16, #128]
  401658:	add	x16, x16, #0x80
  40165c:	br	x17

0000000000401660 <fopen@plt>:
  401660:	adrp	x16, 417000 <ferror@plt+0x15710>
  401664:	ldr	x17, [x16, #136]
  401668:	add	x16, x16, #0x88
  40166c:	br	x17

0000000000401670 <malloc@plt>:
  401670:	adrp	x16, 417000 <ferror@plt+0x15710>
  401674:	ldr	x17, [x16, #144]
  401678:	add	x16, x16, #0x90
  40167c:	br	x17

0000000000401680 <strncmp@plt>:
  401680:	adrp	x16, 417000 <ferror@plt+0x15710>
  401684:	ldr	x17, [x16, #152]
  401688:	add	x16, x16, #0x98
  40168c:	br	x17

0000000000401690 <bindtextdomain@plt>:
  401690:	adrp	x16, 417000 <ferror@plt+0x15710>
  401694:	ldr	x17, [x16, #160]
  401698:	add	x16, x16, #0xa0
  40169c:	br	x17

00000000004016a0 <__libc_start_main@plt>:
  4016a0:	adrp	x16, 417000 <ferror@plt+0x15710>
  4016a4:	ldr	x17, [x16, #168]
  4016a8:	add	x16, x16, #0xa8
  4016ac:	br	x17

00000000004016b0 <fgetc@plt>:
  4016b0:	adrp	x16, 417000 <ferror@plt+0x15710>
  4016b4:	ldr	x17, [x16, #176]
  4016b8:	add	x16, x16, #0xb0
  4016bc:	br	x17

00000000004016c0 <__printf_chk@plt>:
  4016c0:	adrp	x16, 417000 <ferror@plt+0x15710>
  4016c4:	ldr	x17, [x16, #184]
  4016c8:	add	x16, x16, #0xb8
  4016cc:	br	x17

00000000004016d0 <memset@plt>:
  4016d0:	adrp	x16, 417000 <ferror@plt+0x15710>
  4016d4:	ldr	x17, [x16, #192]
  4016d8:	add	x16, x16, #0xc0
  4016dc:	br	x17

00000000004016e0 <putchar_unlocked@plt>:
  4016e0:	adrp	x16, 417000 <ferror@plt+0x15710>
  4016e4:	ldr	x17, [x16, #200]
  4016e8:	add	x16, x16, #0xc8
  4016ec:	br	x17

00000000004016f0 <calloc@plt>:
  4016f0:	adrp	x16, 417000 <ferror@plt+0x15710>
  4016f4:	ldr	x17, [x16, #208]
  4016f8:	add	x16, x16, #0xd0
  4016fc:	br	x17

0000000000401700 <bcmp@plt>:
  401700:	adrp	x16, 417000 <ferror@plt+0x15710>
  401704:	ldr	x17, [x16, #216]
  401708:	add	x16, x16, #0xd8
  40170c:	br	x17

0000000000401710 <realloc@plt>:
  401710:	adrp	x16, 417000 <ferror@plt+0x15710>
  401714:	ldr	x17, [x16, #224]
  401718:	add	x16, x16, #0xe0
  40171c:	br	x17

0000000000401720 <getc_unlocked@plt>:
  401720:	adrp	x16, 417000 <ferror@plt+0x15710>
  401724:	ldr	x17, [x16, #232]
  401728:	add	x16, x16, #0xe8
  40172c:	br	x17

0000000000401730 <strrchr@plt>:
  401730:	adrp	x16, 417000 <ferror@plt+0x15710>
  401734:	ldr	x17, [x16, #240]
  401738:	add	x16, x16, #0xf0
  40173c:	br	x17

0000000000401740 <__gmon_start__@plt>:
  401740:	adrp	x16, 417000 <ferror@plt+0x15710>
  401744:	ldr	x17, [x16, #248]
  401748:	add	x16, x16, #0xf8
  40174c:	br	x17

0000000000401750 <abort@plt>:
  401750:	adrp	x16, 417000 <ferror@plt+0x15710>
  401754:	ldr	x17, [x16, #256]
  401758:	add	x16, x16, #0x100
  40175c:	br	x17

0000000000401760 <posix_fadvise@plt>:
  401760:	adrp	x16, 417000 <ferror@plt+0x15710>
  401764:	ldr	x17, [x16, #264]
  401768:	add	x16, x16, #0x108
  40176c:	br	x17

0000000000401770 <mbsinit@plt>:
  401770:	adrp	x16, 417000 <ferror@plt+0x15710>
  401774:	ldr	x17, [x16, #272]
  401778:	add	x16, x16, #0x110
  40177c:	br	x17

0000000000401780 <textdomain@plt>:
  401780:	adrp	x16, 417000 <ferror@plt+0x15710>
  401784:	ldr	x17, [x16, #280]
  401788:	add	x16, x16, #0x118
  40178c:	br	x17

0000000000401790 <getopt_long@plt>:
  401790:	adrp	x16, 417000 <ferror@plt+0x15710>
  401794:	ldr	x17, [x16, #288]
  401798:	add	x16, x16, #0x120
  40179c:	br	x17

00000000004017a0 <__fprintf_chk@plt>:
  4017a0:	adrp	x16, 417000 <ferror@plt+0x15710>
  4017a4:	ldr	x17, [x16, #296]
  4017a8:	add	x16, x16, #0x128
  4017ac:	br	x17

00000000004017b0 <strcmp@plt>:
  4017b0:	adrp	x16, 417000 <ferror@plt+0x15710>
  4017b4:	ldr	x17, [x16, #304]
  4017b8:	add	x16, x16, #0x130
  4017bc:	br	x17

00000000004017c0 <__ctype_b_loc@plt>:
  4017c0:	adrp	x16, 417000 <ferror@plt+0x15710>
  4017c4:	ldr	x17, [x16, #312]
  4017c8:	add	x16, x16, #0x138
  4017cc:	br	x17

00000000004017d0 <fseeko@plt>:
  4017d0:	adrp	x16, 417000 <ferror@plt+0x15710>
  4017d4:	ldr	x17, [x16, #320]
  4017d8:	add	x16, x16, #0x140
  4017dc:	br	x17

00000000004017e0 <fread@plt>:
  4017e0:	adrp	x16, 417000 <ferror@plt+0x15710>
  4017e4:	ldr	x17, [x16, #328]
  4017e8:	add	x16, x16, #0x148
  4017ec:	br	x17

00000000004017f0 <free@plt>:
  4017f0:	adrp	x16, 417000 <ferror@plt+0x15710>
  4017f4:	ldr	x17, [x16, #336]
  4017f8:	add	x16, x16, #0x150
  4017fc:	br	x17

0000000000401800 <ungetc@plt>:
  401800:	adrp	x16, 417000 <ferror@plt+0x15710>
  401804:	ldr	x17, [x16, #344]
  401808:	add	x16, x16, #0x158
  40180c:	br	x17

0000000000401810 <__ctype_get_mb_cur_max@plt>:
  401810:	adrp	x16, 417000 <ferror@plt+0x15710>
  401814:	ldr	x17, [x16, #352]
  401818:	add	x16, x16, #0x160
  40181c:	br	x17

0000000000401820 <strndup@plt>:
  401820:	adrp	x16, 417000 <ferror@plt+0x15710>
  401824:	ldr	x17, [x16, #360]
  401828:	add	x16, x16, #0x168
  40182c:	br	x17

0000000000401830 <strspn@plt>:
  401830:	adrp	x16, 417000 <ferror@plt+0x15710>
  401834:	ldr	x17, [x16, #368]
  401838:	add	x16, x16, #0x170
  40183c:	br	x17

0000000000401840 <feof_unlocked@plt>:
  401840:	adrp	x16, 417000 <ferror@plt+0x15710>
  401844:	ldr	x17, [x16, #376]
  401848:	add	x16, x16, #0x178
  40184c:	br	x17

0000000000401850 <fflush@plt>:
  401850:	adrp	x16, 417000 <ferror@plt+0x15710>
  401854:	ldr	x17, [x16, #384]
  401858:	add	x16, x16, #0x180
  40185c:	br	x17

0000000000401860 <clearerr_unlocked@plt>:
  401860:	adrp	x16, 417000 <ferror@plt+0x15710>
  401864:	ldr	x17, [x16, #392]
  401868:	add	x16, x16, #0x188
  40186c:	br	x17

0000000000401870 <memchr@plt>:
  401870:	adrp	x16, 417000 <ferror@plt+0x15710>
  401874:	ldr	x17, [x16, #400]
  401878:	add	x16, x16, #0x190
  40187c:	br	x17

0000000000401880 <dcgettext@plt>:
  401880:	adrp	x16, 417000 <ferror@plt+0x15710>
  401884:	ldr	x17, [x16, #408]
  401888:	add	x16, x16, #0x198
  40188c:	br	x17

0000000000401890 <fputs_unlocked@plt>:
  401890:	adrp	x16, 417000 <ferror@plt+0x15710>
  401894:	ldr	x17, [x16, #416]
  401898:	add	x16, x16, #0x1a0
  40189c:	br	x17

00000000004018a0 <__freading@plt>:
  4018a0:	adrp	x16, 417000 <ferror@plt+0x15710>
  4018a4:	ldr	x17, [x16, #424]
  4018a8:	add	x16, x16, #0x1a8
  4018ac:	br	x17

00000000004018b0 <iswprint@plt>:
  4018b0:	adrp	x16, 417000 <ferror@plt+0x15710>
  4018b4:	ldr	x17, [x16, #432]
  4018b8:	add	x16, x16, #0x1b0
  4018bc:	br	x17

00000000004018c0 <__assert_fail@plt>:
  4018c0:	adrp	x16, 417000 <ferror@plt+0x15710>
  4018c4:	ldr	x17, [x16, #440]
  4018c8:	add	x16, x16, #0x1b8
  4018cc:	br	x17

00000000004018d0 <__errno_location@plt>:
  4018d0:	adrp	x16, 417000 <ferror@plt+0x15710>
  4018d4:	ldr	x17, [x16, #448]
  4018d8:	add	x16, x16, #0x1c0
  4018dc:	br	x17

00000000004018e0 <setlocale@plt>:
  4018e0:	adrp	x16, 417000 <ferror@plt+0x15710>
  4018e4:	ldr	x17, [x16, #456]
  4018e8:	add	x16, x16, #0x1c8
  4018ec:	br	x17

00000000004018f0 <ferror@plt>:
  4018f0:	adrp	x16, 417000 <ferror@plt+0x15710>
  4018f4:	ldr	x17, [x16, #464]
  4018f8:	add	x16, x16, #0x1d0
  4018fc:	br	x17

Disassembly of section .text:

0000000000401900 <.text>:
  401900:	mov	x29, #0x0                   	// #0
  401904:	mov	x30, #0x0                   	// #0
  401908:	mov	x5, x0
  40190c:	ldr	x1, [sp]
  401910:	add	x2, sp, #0x8
  401914:	mov	x6, sp
  401918:	movz	x0, #0x0, lsl #48
  40191c:	movk	x0, #0x0, lsl #32
  401920:	movk	x0, #0x40, lsl #16
  401924:	movk	x0, #0x1d04
  401928:	movz	x3, #0x0, lsl #48
  40192c:	movk	x3, #0x0, lsl #32
  401930:	movk	x3, #0x40, lsl #16
  401934:	movk	x3, #0x54a0
  401938:	movz	x4, #0x0, lsl #48
  40193c:	movk	x4, #0x0, lsl #32
  401940:	movk	x4, #0x40, lsl #16
  401944:	movk	x4, #0x5520
  401948:	bl	4016a0 <__libc_start_main@plt>
  40194c:	bl	401750 <abort@plt>
  401950:	adrp	x0, 416000 <ferror@plt+0x14710>
  401954:	ldr	x0, [x0, #4064]
  401958:	cbz	x0, 401960 <ferror@plt+0x70>
  40195c:	b	401740 <__gmon_start__@plt>
  401960:	ret
  401964:	nop
  401968:	adrp	x0, 417000 <ferror@plt+0x15710>
  40196c:	add	x0, x0, #0x250
  401970:	adrp	x1, 417000 <ferror@plt+0x15710>
  401974:	add	x1, x1, #0x250
  401978:	cmp	x1, x0
  40197c:	b.eq	401994 <ferror@plt+0xa4>  // b.none
  401980:	adrp	x1, 405000 <ferror@plt+0x3710>
  401984:	ldr	x1, [x1, #1360]
  401988:	cbz	x1, 401994 <ferror@plt+0xa4>
  40198c:	mov	x16, x1
  401990:	br	x16
  401994:	ret
  401998:	adrp	x0, 417000 <ferror@plt+0x15710>
  40199c:	add	x0, x0, #0x250
  4019a0:	adrp	x1, 417000 <ferror@plt+0x15710>
  4019a4:	add	x1, x1, #0x250
  4019a8:	sub	x1, x1, x0
  4019ac:	lsr	x2, x1, #63
  4019b0:	add	x1, x2, x1, asr #3
  4019b4:	cmp	xzr, x1, asr #1
  4019b8:	asr	x1, x1, #1
  4019bc:	b.eq	4019d4 <ferror@plt+0xe4>  // b.none
  4019c0:	adrp	x2, 405000 <ferror@plt+0x3710>
  4019c4:	ldr	x2, [x2, #1368]
  4019c8:	cbz	x2, 4019d4 <ferror@plt+0xe4>
  4019cc:	mov	x16, x2
  4019d0:	br	x16
  4019d4:	ret
  4019d8:	stp	x29, x30, [sp, #-32]!
  4019dc:	mov	x29, sp
  4019e0:	str	x19, [sp, #16]
  4019e4:	adrp	x19, 417000 <ferror@plt+0x15710>
  4019e8:	ldrb	w0, [x19, #648]
  4019ec:	cbnz	w0, 4019fc <ferror@plt+0x10c>
  4019f0:	bl	401968 <ferror@plt+0x78>
  4019f4:	mov	w0, #0x1                   	// #1
  4019f8:	strb	w0, [x19, #648]
  4019fc:	ldr	x19, [sp, #16]
  401a00:	ldp	x29, x30, [sp], #32
  401a04:	ret
  401a08:	b	401998 <ferror@plt+0xa8>
  401a0c:	sub	sp, sp, #0xa0
  401a10:	stp	x20, x19, [sp, #144]
  401a14:	mov	w19, w0
  401a18:	stp	x29, x30, [sp, #112]
  401a1c:	stp	x22, x21, [sp, #128]
  401a20:	add	x29, sp, #0x70
  401a24:	cbnz	w0, 401cc8 <ferror@plt+0x3d8>
  401a28:	adrp	x1, 405000 <ferror@plt+0x3710>
  401a2c:	add	x1, x1, #0x587
  401a30:	mov	w2, #0x5                   	// #5
  401a34:	mov	x0, xzr
  401a38:	bl	401880 <dcgettext@plt>
  401a3c:	adrp	x8, 417000 <ferror@plt+0x15710>
  401a40:	ldr	x2, [x8, #752]
  401a44:	mov	x1, x0
  401a48:	mov	w0, #0x1                   	// #1
  401a4c:	bl	4016c0 <__printf_chk@plt>
  401a50:	adrp	x1, 405000 <ferror@plt+0x3710>
  401a54:	add	x1, x1, #0x5a6
  401a58:	mov	w2, #0x5                   	// #5
  401a5c:	mov	x0, xzr
  401a60:	bl	401880 <dcgettext@plt>
  401a64:	adrp	x22, 417000 <ferror@plt+0x15710>
  401a68:	ldr	x1, [x22, #624]
  401a6c:	bl	401890 <fputs_unlocked@plt>
  401a70:	adrp	x1, 405000 <ferror@plt+0x3710>
  401a74:	add	x1, x1, #0xcb0
  401a78:	mov	w2, #0x5                   	// #5
  401a7c:	mov	x0, xzr
  401a80:	bl	401880 <dcgettext@plt>
  401a84:	ldr	x1, [x22, #624]
  401a88:	bl	401890 <fputs_unlocked@plt>
  401a8c:	adrp	x1, 405000 <ferror@plt+0x3710>
  401a90:	add	x1, x1, #0xce8
  401a94:	mov	w2, #0x5                   	// #5
  401a98:	mov	x0, xzr
  401a9c:	bl	401880 <dcgettext@plt>
  401aa0:	ldr	x1, [x22, #624]
  401aa4:	bl	401890 <fputs_unlocked@plt>
  401aa8:	adrp	x1, 405000 <ferror@plt+0x3710>
  401aac:	add	x1, x1, #0x5e8
  401ab0:	mov	w2, #0x5                   	// #5
  401ab4:	mov	x0, xzr
  401ab8:	bl	401880 <dcgettext@plt>
  401abc:	ldr	x1, [x22, #624]
  401ac0:	bl	401890 <fputs_unlocked@plt>
  401ac4:	adrp	x1, 405000 <ferror@plt+0x3710>
  401ac8:	add	x1, x1, #0x699
  401acc:	mov	w2, #0x5                   	// #5
  401ad0:	mov	x0, xzr
  401ad4:	bl	401880 <dcgettext@plt>
  401ad8:	ldr	x1, [x22, #624]
  401adc:	bl	401890 <fputs_unlocked@plt>
  401ae0:	adrp	x1, 405000 <ferror@plt+0x3710>
  401ae4:	add	x1, x1, #0x787
  401ae8:	mov	w2, #0x5                   	// #5
  401aec:	mov	x0, xzr
  401af0:	bl	401880 <dcgettext@plt>
  401af4:	ldr	x1, [x22, #624]
  401af8:	bl	401890 <fputs_unlocked@plt>
  401afc:	adrp	x1, 405000 <ferror@plt+0x3710>
  401b00:	add	x1, x1, #0x7f9
  401b04:	mov	w2, #0x5                   	// #5
  401b08:	mov	x0, xzr
  401b0c:	bl	401880 <dcgettext@plt>
  401b10:	ldr	x1, [x22, #624]
  401b14:	bl	401890 <fputs_unlocked@plt>
  401b18:	adrp	x1, 405000 <ferror@plt+0x3710>
  401b1c:	add	x1, x1, #0x8cb
  401b20:	mov	w2, #0x5                   	// #5
  401b24:	mov	x0, xzr
  401b28:	bl	401880 <dcgettext@plt>
  401b2c:	ldr	x1, [x22, #624]
  401b30:	bl	401890 <fputs_unlocked@plt>
  401b34:	adrp	x1, 405000 <ferror@plt+0x3710>
  401b38:	add	x1, x1, #0x90a
  401b3c:	mov	w2, #0x5                   	// #5
  401b40:	mov	x0, xzr
  401b44:	bl	401880 <dcgettext@plt>
  401b48:	ldr	x1, [x22, #624]
  401b4c:	bl	401890 <fputs_unlocked@plt>
  401b50:	adrp	x1, 405000 <ferror@plt+0x3710>
  401b54:	add	x1, x1, #0x937
  401b58:	mov	w2, #0x5                   	// #5
  401b5c:	mov	x0, xzr
  401b60:	bl	401880 <dcgettext@plt>
  401b64:	ldr	x1, [x22, #624]
  401b68:	bl	401890 <fputs_unlocked@plt>
  401b6c:	adrp	x1, 405000 <ferror@plt+0x3710>
  401b70:	add	x1, x1, #0x96d
  401b74:	mov	w2, #0x5                   	// #5
  401b78:	mov	x0, xzr
  401b7c:	bl	401880 <dcgettext@plt>
  401b80:	ldr	x1, [x22, #624]
  401b84:	bl	401890 <fputs_unlocked@plt>
  401b88:	adrp	x1, 405000 <ferror@plt+0x3710>
  401b8c:	add	x1, x1, #0xa39
  401b90:	mov	w2, #0x5                   	// #5
  401b94:	mov	x0, xzr
  401b98:	bl	401880 <dcgettext@plt>
  401b9c:	ldr	x1, [x22, #624]
  401ba0:	bl	401890 <fputs_unlocked@plt>
  401ba4:	adrp	x1, 406000 <ferror@plt+0x4710>
  401ba8:	add	x1, x1, #0x58
  401bac:	mov	x0, sp
  401bb0:	mov	w2, #0x70                  	// #112
  401bb4:	mov	x21, sp
  401bb8:	bl	401560 <memcpy@plt>
  401bbc:	adrp	x1, 405000 <ferror@plt+0x3710>
  401bc0:	adrp	x20, 405000 <ferror@plt+0x3710>
  401bc4:	add	x1, x1, #0xd33
  401bc8:	add	x20, x20, #0xb3f
  401bcc:	mov	x0, x20
  401bd0:	bl	4017b0 <strcmp@plt>
  401bd4:	cbz	w0, 401be0 <ferror@plt+0x2f0>
  401bd8:	ldr	x1, [x21, #16]!
  401bdc:	cbnz	x1, 401bcc <ferror@plt+0x2dc>
  401be0:	ldr	x8, [x21, #8]
  401be4:	adrp	x1, 405000 <ferror@plt+0x3710>
  401be8:	add	x1, x1, #0xd92
  401bec:	mov	w2, #0x5                   	// #5
  401bf0:	cmp	x8, #0x0
  401bf4:	mov	x0, xzr
  401bf8:	csel	x21, x20, x8, eq  // eq = none
  401bfc:	bl	401880 <dcgettext@plt>
  401c00:	adrp	x2, 405000 <ferror@plt+0x3710>
  401c04:	adrp	x3, 405000 <ferror@plt+0x3710>
  401c08:	mov	x1, x0
  401c0c:	add	x2, x2, #0xbb1
  401c10:	add	x3, x3, #0xda9
  401c14:	mov	w0, #0x1                   	// #1
  401c18:	bl	4016c0 <__printf_chk@plt>
  401c1c:	mov	w0, #0x5                   	// #5
  401c20:	mov	x1, xzr
  401c24:	bl	4018e0 <setlocale@plt>
  401c28:	cbz	x0, 401c5c <ferror@plt+0x36c>
  401c2c:	adrp	x1, 405000 <ferror@plt+0x3710>
  401c30:	add	x1, x1, #0xdd1
  401c34:	mov	w2, #0x3                   	// #3
  401c38:	bl	401680 <strncmp@plt>
  401c3c:	cbz	w0, 401c5c <ferror@plt+0x36c>
  401c40:	adrp	x1, 405000 <ferror@plt+0x3710>
  401c44:	add	x1, x1, #0xdd5
  401c48:	mov	w2, #0x5                   	// #5
  401c4c:	mov	x0, xzr
  401c50:	bl	401880 <dcgettext@plt>
  401c54:	ldr	x1, [x22, #624]
  401c58:	bl	401890 <fputs_unlocked@plt>
  401c5c:	adrp	x1, 405000 <ferror@plt+0x3710>
  401c60:	add	x1, x1, #0xe1c
  401c64:	mov	w2, #0x5                   	// #5
  401c68:	mov	x0, xzr
  401c6c:	bl	401880 <dcgettext@plt>
  401c70:	adrp	x2, 405000 <ferror@plt+0x3710>
  401c74:	mov	x1, x0
  401c78:	add	x2, x2, #0xda9
  401c7c:	mov	w0, #0x1                   	// #1
  401c80:	mov	x3, x20
  401c84:	bl	4016c0 <__printf_chk@plt>
  401c88:	adrp	x1, 405000 <ferror@plt+0x3710>
  401c8c:	add	x1, x1, #0xe37
  401c90:	mov	w2, #0x5                   	// #5
  401c94:	mov	x0, xzr
  401c98:	bl	401880 <dcgettext@plt>
  401c9c:	adrp	x8, 406000 <ferror@plt+0x4710>
  401ca0:	adrp	x9, 405000 <ferror@plt+0x3710>
  401ca4:	add	x8, x8, #0x505
  401ca8:	add	x9, x9, #0xd4f
  401cac:	cmp	x21, x20
  401cb0:	mov	x1, x0
  401cb4:	csel	x3, x9, x8, eq  // eq = none
  401cb8:	mov	w0, #0x1                   	// #1
  401cbc:	mov	x2, x21
  401cc0:	bl	4016c0 <__printf_chk@plt>
  401cc4:	b	401cfc <ferror@plt+0x40c>
  401cc8:	adrp	x8, 417000 <ferror@plt+0x15710>
  401ccc:	ldr	x20, [x8, #600]
  401cd0:	adrp	x1, 405000 <ferror@plt+0x3710>
  401cd4:	add	x1, x1, #0x560
  401cd8:	mov	w2, #0x5                   	// #5
  401cdc:	mov	x0, xzr
  401ce0:	bl	401880 <dcgettext@plt>
  401ce4:	adrp	x8, 417000 <ferror@plt+0x15710>
  401ce8:	ldr	x3, [x8, #752]
  401cec:	mov	x2, x0
  401cf0:	mov	w1, #0x1                   	// #1
  401cf4:	mov	x0, x20
  401cf8:	bl	4017a0 <__fprintf_chk@plt>
  401cfc:	mov	w0, w19
  401d00:	bl	4015c0 <exit@plt>
  401d04:	sub	sp, sp, #0x70
  401d08:	stp	x29, x30, [sp, #16]
  401d0c:	stp	x28, x27, [sp, #32]
  401d10:	stp	x26, x25, [sp, #48]
  401d14:	stp	x24, x23, [sp, #64]
  401d18:	stp	x22, x21, [sp, #80]
  401d1c:	stp	x20, x19, [sp, #96]
  401d20:	ldr	x8, [x1]
  401d24:	mov	w20, w0
  401d28:	add	x29, sp, #0x10
  401d2c:	mov	x19, x1
  401d30:	mov	x0, x8
  401d34:	bl	4031c8 <ferror@plt+0x18d8>
  401d38:	adrp	x1, 406000 <ferror@plt+0x4710>
  401d3c:	add	x1, x1, #0x505
  401d40:	mov	w0, #0x6                   	// #6
  401d44:	bl	4018e0 <setlocale@plt>
  401d48:	adrp	x21, 405000 <ferror@plt+0x3710>
  401d4c:	add	x21, x21, #0xbb5
  401d50:	adrp	x1, 405000 <ferror@plt+0x3710>
  401d54:	add	x1, x1, #0xb43
  401d58:	mov	x0, x21
  401d5c:	bl	401690 <bindtextdomain@plt>
  401d60:	mov	x0, x21
  401d64:	bl	401780 <textdomain@plt>
  401d68:	adrp	x0, 402000 <ferror@plt+0x710>
  401d6c:	add	x0, x0, #0xd5c
  401d70:	bl	405528 <ferror@plt+0x3c38>
  401d74:	mov	w27, wzr
  401d78:	adrp	x22, 417000 <ferror@plt+0x15710>
  401d7c:	adrp	x28, 417000 <ferror@plt+0x15710>
  401d80:	adrp	x25, 417000 <ferror@plt+0x15710>
  401d84:	adrp	x24, 417000 <ferror@plt+0x15710>
  401d88:	adrp	x26, 417000 <ferror@plt+0x15710>
  401d8c:	adrp	x21, 417000 <ferror@plt+0x15710>
  401d90:	adrp	x23, 417000 <ferror@plt+0x15710>
  401d94:	str	wzr, [x22, #656]
  401d98:	strb	wzr, [x28, #660]
  401d9c:	strb	wzr, [x25, #664]
  401da0:	strb	wzr, [x24, #665]
  401da4:	adrp	x2, 405000 <ferror@plt+0x3710>
  401da8:	adrp	x3, 405000 <ferror@plt+0x3710>
  401dac:	mov	w0, w20
  401db0:	mov	x1, x19
  401db4:	add	x2, x2, #0xb55
  401db8:	add	x3, x3, #0xef8
  401dbc:	mov	x4, xzr
  401dc0:	bl	401790 <getopt_long@plt>
  401dc4:	cmp	w0, #0x6d
  401dc8:	b.gt	401e00 <ferror@plt+0x510>
  401dcc:	cmp	w0, #0x61
  401dd0:	b.le	401f10 <ferror@plt+0x620>
  401dd4:	sub	w8, w0, #0x62
  401dd8:	cmp	w8, #0x2
  401ddc:	b.cs	401e7c <ferror@plt+0x58c>  // b.hs, b.nlast
  401de0:	ldr	w8, [x22, #656]
  401de4:	cbnz	w8, 4020b4 <ferror@plt+0x7c4>
  401de8:	adrp	x8, 417000 <ferror@plt+0x15710>
  401dec:	ldr	x8, [x8, #608]
  401df0:	str	x8, [sp, #8]
  401df4:	mov	w8, #0x1                   	// #1
  401df8:	str	w8, [x22, #656]
  401dfc:	b	401da4 <ferror@plt+0x4b4>
  401e00:	cmp	w0, #0x79
  401e04:	b.le	401e50 <ferror@plt+0x560>
  401e08:	cmp	w0, #0x7a
  401e0c:	b.eq	401e6c <ferror@plt+0x57c>  // b.none
  401e10:	cmp	w0, #0x100
  401e14:	b.ne	401ea8 <ferror@plt+0x5b8>  // b.any
  401e18:	adrp	x8, 417000 <ferror@plt+0x15710>
  401e1c:	mov	x23, x22
  401e20:	mov	x22, x28
  401e24:	mov	x28, x25
  401e28:	mov	x25, x24
  401e2c:	ldr	x24, [x8, #608]
  401e30:	mov	w8, #0x1                   	// #1
  401e34:	adrp	x9, 417000 <ferror@plt+0x15710>
  401e38:	strb	w8, [x9, #666]
  401e3c:	ldrb	w8, [x24]
  401e40:	cbz	w8, 401ee4 <ferror@plt+0x5f4>
  401e44:	mov	x0, x24
  401e48:	bl	4015a0 <strlen@plt>
  401e4c:	b	401ee8 <ferror@plt+0x5f8>
  401e50:	cmp	w0, #0x6e
  401e54:	b.eq	401da4 <ferror@plt+0x4b4>  // b.none
  401e58:	cmp	w0, #0x73
  401e5c:	b.ne	4020fc <ferror@plt+0x80c>  // b.any
  401e60:	mov	w8, #0x1                   	// #1
  401e64:	strb	w8, [x28, #660]
  401e68:	b	401da4 <ferror@plt+0x4b4>
  401e6c:	mov	w8, #0x1                   	// #1
  401e70:	adrp	x9, 417000 <ferror@plt+0x15710>
  401e74:	strb	w8, [x9, #688]
  401e78:	b	401da4 <ferror@plt+0x4b4>
  401e7c:	cmp	w0, #0x64
  401e80:	b.ne	401ebc <ferror@plt+0x5cc>  // b.any
  401e84:	adrp	x8, 417000 <ferror@plt+0x15710>
  401e88:	ldr	x9, [x8, #608]
  401e8c:	ldrb	w8, [x9]
  401e90:	cbz	w8, 401e9c <ferror@plt+0x5ac>
  401e94:	ldrb	w9, [x9, #1]
  401e98:	cbnz	w9, 4020a8 <ferror@plt+0x7b8>
  401e9c:	strb	w8, [x25, #664]
  401ea0:	mov	w27, #0x1                   	// #1
  401ea4:	b	401da4 <ferror@plt+0x4b4>
  401ea8:	cmp	w0, #0x101
  401eac:	b.ne	4020fc <ferror@plt+0x80c>  // b.any
  401eb0:	mov	w8, #0x1                   	// #1
  401eb4:	strb	w8, [x23, #689]
  401eb8:	b	401da4 <ferror@plt+0x4b4>
  401ebc:	cmp	w0, #0x66
  401ec0:	b.ne	4020fc <ferror@plt+0x80c>  // b.any
  401ec4:	ldr	w8, [x22, #656]
  401ec8:	cbnz	w8, 4020b4 <ferror@plt+0x7c4>
  401ecc:	adrp	x8, 417000 <ferror@plt+0x15710>
  401ed0:	ldr	x8, [x8, #608]
  401ed4:	str	x8, [sp, #8]
  401ed8:	mov	w8, #0x2                   	// #2
  401edc:	str	w8, [x22, #656]
  401ee0:	b	401da4 <ferror@plt+0x4b4>
  401ee4:	mov	w0, #0x1                   	// #1
  401ee8:	str	x0, [x26, #672]
  401eec:	mov	x0, x24
  401ef0:	bl	404f04 <ferror@plt+0x3614>
  401ef4:	str	x0, [x21, #680]
  401ef8:	mov	x24, x25
  401efc:	mov	x25, x28
  401f00:	mov	x28, x22
  401f04:	mov	x22, x23
  401f08:	adrp	x23, 417000 <ferror@plt+0x15710>
  401f0c:	b	401da4 <ferror@plt+0x4b4>
  401f10:	cmn	w0, #0x1
  401f14:	b.ne	402048 <ferror@plt+0x758>  // b.any
  401f18:	ldr	w8, [x22, #656]
  401f1c:	cbz	w8, 4020c0 <ferror@plt+0x7d0>
  401f20:	ldr	x0, [sp, #8]
  401f24:	cmp	w8, #0x2
  401f28:	cset	w9, eq  // eq = none
  401f2c:	orn	w9, w9, w27
  401f30:	tbz	w9, #0, 4020cc <ferror@plt+0x7dc>
  401f34:	cmp	w8, #0x2
  401f38:	b.eq	401f44 <ferror@plt+0x654>  // b.none
  401f3c:	ldrb	w9, [x28, #660]
  401f40:	cbnz	w9, 4020d8 <ferror@plt+0x7e8>
  401f44:	ldrb	w9, [x23, #689]
  401f48:	cmp	w8, #0x2
  401f4c:	cset	w8, ne  // ne = any
  401f50:	cmp	w9, #0x0
  401f54:	mov	w9, #0x2                   	// #2
  401f58:	csel	w1, w9, wzr, ne  // ne = any
  401f5c:	bfi	w1, w8, #2, #1
  401f60:	bl	4027c0 <ferror@plt+0xed0>
  401f64:	tbnz	w27, #0, 401f70 <ferror@plt+0x680>
  401f68:	mov	w8, #0x9                   	// #9
  401f6c:	strb	w8, [x25, #664]
  401f70:	ldr	x8, [x21, #680]
  401f74:	cbnz	x8, 401f98 <ferror@plt+0x6a8>
  401f78:	ldrb	w8, [x25, #664]
  401f7c:	adrp	x9, 417000 <ferror@plt+0x15710>
  401f80:	add	x9, x9, #0x2b4
  401f84:	mov	w10, #0x1                   	// #1
  401f88:	strb	wzr, [x9, #1]
  401f8c:	str	x9, [x21, #680]
  401f90:	strb	w8, [x9]
  401f94:	str	x10, [x26, #672]
  401f98:	adrp	x22, 417000 <ferror@plt+0x15710>
  401f9c:	ldr	w8, [x22, #616]
  401fa0:	cmp	w8, w20
  401fa4:	b.ne	401fbc <ferror@plt+0x6cc>  // b.any
  401fa8:	adrp	x0, 406000 <ferror@plt+0x4710>
  401fac:	add	x0, x0, #0x164
  401fb0:	bl	402104 <ferror@plt+0x814>
  401fb4:	mov	w21, w0
  401fb8:	b	401fe4 <ferror@plt+0x6f4>
  401fbc:	mov	w21, #0x1                   	// #1
  401fc0:	b.ge	401fe4 <ferror@plt+0x6f4>  // b.tcont
  401fc4:	ldr	x0, [x19, w8, sxtw #3]
  401fc8:	bl	402104 <ferror@plt+0x814>
  401fcc:	ldr	w8, [x22, #616]
  401fd0:	and	w21, w21, w0
  401fd4:	add	w8, w8, #0x1
  401fd8:	cmp	w8, w20
  401fdc:	str	w8, [x22, #616]
  401fe0:	b.lt	401fc4 <ferror@plt+0x6d4>  // b.tstop
  401fe4:	ldrb	w8, [x24, #665]
  401fe8:	cmp	w8, #0x1
  401fec:	b.ne	402020 <ferror@plt+0x730>  // b.any
  401ff0:	adrp	x8, 417000 <ferror@plt+0x15710>
  401ff4:	ldr	x0, [x8, #632]
  401ff8:	bl	404ff8 <ferror@plt+0x3708>
  401ffc:	cmn	w0, #0x1
  402000:	b.ne	402020 <ferror@plt+0x730>  // b.any
  402004:	bl	4018d0 <__errno_location@plt>
  402008:	ldr	w1, [x0]
  40200c:	adrp	x2, 406000 <ferror@plt+0x4710>
  402010:	add	x2, x2, #0x164
  402014:	mov	w0, wzr
  402018:	bl	4015d0 <error@plt>
  40201c:	mov	w21, wzr
  402020:	mvn	w8, w21
  402024:	ldp	x20, x19, [sp, #96]
  402028:	ldp	x22, x21, [sp, #80]
  40202c:	ldp	x24, x23, [sp, #64]
  402030:	ldp	x26, x25, [sp, #48]
  402034:	ldp	x28, x27, [sp, #32]
  402038:	ldp	x29, x30, [sp, #16]
  40203c:	and	w0, w8, #0x1
  402040:	add	sp, sp, #0x70
  402044:	ret
  402048:	cmn	w0, #0x3
  40204c:	b.ne	402098 <ferror@plt+0x7a8>  // b.any
  402050:	adrp	x8, 417000 <ferror@plt+0x15710>
  402054:	adrp	x9, 417000 <ferror@plt+0x15710>
  402058:	ldr	x0, [x8, #624]
  40205c:	ldr	x3, [x9, #488]
  402060:	adrp	x1, 405000 <ferror@plt+0x3710>
  402064:	adrp	x2, 405000 <ferror@plt+0x3710>
  402068:	adrp	x4, 405000 <ferror@plt+0x3710>
  40206c:	adrp	x5, 405000 <ferror@plt+0x3710>
  402070:	adrp	x6, 405000 <ferror@plt+0x3710>
  402074:	add	x1, x1, #0xb3f
  402078:	add	x2, x2, #0xbb1
  40207c:	add	x4, x4, #0xbbf
  402080:	add	x5, x5, #0xbce
  402084:	add	x6, x6, #0xbde
  402088:	mov	x7, xzr
  40208c:	bl	404c04 <ferror@plt+0x3314>
  402090:	mov	w0, wzr
  402094:	bl	4015c0 <exit@plt>
  402098:	cmn	w0, #0x2
  40209c:	b.ne	4020fc <ferror@plt+0x80c>  // b.any
  4020a0:	mov	w0, wzr
  4020a4:	bl	401a0c <ferror@plt+0x11c>
  4020a8:	adrp	x1, 405000 <ferror@plt+0x3710>
  4020ac:	add	x1, x1, #0xb88
  4020b0:	b	4020e0 <ferror@plt+0x7f0>
  4020b4:	adrp	x1, 405000 <ferror@plt+0x3710>
  4020b8:	add	x1, x1, #0xb61
  4020bc:	b	4020e0 <ferror@plt+0x7f0>
  4020c0:	adrp	x1, 405000 <ferror@plt+0x3710>
  4020c4:	add	x1, x1, #0xbeb
  4020c8:	b	4020e0 <ferror@plt+0x7f0>
  4020cc:	adrp	x1, 405000 <ferror@plt+0x3710>
  4020d0:	add	x1, x1, #0xc23
  4020d4:	b	4020e0 <ferror@plt+0x7f0>
  4020d8:	adrp	x1, 405000 <ferror@plt+0x3710>
  4020dc:	add	x1, x1, #0xc65
  4020e0:	mov	w2, #0x5                   	// #5
  4020e4:	mov	x0, xzr
  4020e8:	bl	401880 <dcgettext@plt>
  4020ec:	mov	x2, x0
  4020f0:	mov	w0, wzr
  4020f4:	mov	w1, wzr
  4020f8:	bl	4015d0 <error@plt>
  4020fc:	mov	w0, #0x1                   	// #1
  402100:	bl	401a0c <ferror@plt+0x11c>
  402104:	sub	sp, sp, #0x80
  402108:	adrp	x1, 406000 <ferror@plt+0x4710>
  40210c:	add	x1, x1, #0x164
  402110:	stp	x29, x30, [sp, #32]
  402114:	stp	x28, x27, [sp, #48]
  402118:	stp	x26, x25, [sp, #64]
  40211c:	stp	x24, x23, [sp, #80]
  402120:	stp	x22, x21, [sp, #96]
  402124:	stp	x20, x19, [sp, #112]
  402128:	add	x29, sp, #0x20
  40212c:	mov	x19, x0
  402130:	bl	4017b0 <strcmp@plt>
  402134:	cbz	w0, 402154 <ferror@plt+0x864>
  402138:	adrp	x1, 405000 <ferror@plt+0x3710>
  40213c:	add	x1, x1, #0xbaf
  402140:	mov	x0, x19
  402144:	bl	401660 <fopen@plt>
  402148:	mov	x20, x0
  40214c:	cbnz	x0, 402168 <ferror@plt+0x878>
  402150:	b	402738 <ferror@plt+0xe48>
  402154:	adrp	x8, 417000 <ferror@plt+0x15710>
  402158:	ldr	x20, [x8, #632]
  40215c:	adrp	x8, 417000 <ferror@plt+0x15710>
  402160:	mov	w9, #0x1                   	// #1
  402164:	strb	w9, [x8, #665]
  402168:	mov	w1, #0x2                   	// #2
  40216c:	mov	x0, x20
  402170:	str	x19, [sp, #16]
  402174:	bl	402e34 <ferror@plt+0x1544>
  402178:	adrp	x8, 417000 <ferror@plt+0x15710>
  40217c:	ldr	w8, [x8, #656]
  402180:	adrp	x9, 417000 <ferror@plt+0x15710>
  402184:	ldr	x9, [x9, #1072]
  402188:	adrp	x27, 417000 <ferror@plt+0x15710>
  40218c:	cmp	w8, #0x1
  402190:	str	x9, [x27, #696]
  402194:	b.ne	402270 <ferror@plt+0x980>  // b.any
  402198:	mov	x19, xzr
  40219c:	mov	w25, wzr
  4021a0:	adrp	x22, 417000 <ferror@plt+0x15710>
  4021a4:	mov	w23, #0xa                   	// #10
  4021a8:	adrp	x24, 417000 <ferror@plt+0x15710>
  4021ac:	adrp	x26, 417000 <ferror@plt+0x15710>
  4021b0:	adrp	x28, 417000 <ferror@plt+0x15710>
  4021b4:	mov	x0, x20
  4021b8:	bl	401720 <getc_unlocked@plt>
  4021bc:	ldrb	w8, [x22, #688]
  4021c0:	mov	w21, w0
  4021c4:	cmp	w8, #0x0
  4021c8:	csel	w0, wzr, w23, ne  // ne = any
  4021cc:	cmp	w21, w0
  4021d0:	b.eq	402238 <ferror@plt+0x948>  // b.none
  4021d4:	cmn	w21, #0x1
  4021d8:	b.eq	4026bc <ferror@plt+0xdcc>  // b.none
  4021dc:	ldr	x8, [x27, #696]
  4021e0:	add	x19, x19, #0x1
  4021e4:	ldr	x9, [x8, #8]
  4021e8:	cmp	x19, x9
  4021ec:	b.ls	4021f8 <ferror@plt+0x908>  // b.plast
  4021f0:	add	x8, x8, #0x10
  4021f4:	str	x8, [x27, #696]
  4021f8:	ldr	x8, [x8]
  4021fc:	cmp	x8, x19
  402200:	b.hi	4021b4 <ferror@plt+0x8c4>  // b.pmore
  402204:	ldrb	w9, [x24, #666]
  402208:	and	w10, w25, w9
  40220c:	tbz	w10, #0, 402258 <ferror@plt+0x968>
  402210:	cmp	x19, x8
  402214:	b.ne	402260 <ferror@plt+0x970>  // b.any
  402218:	adrp	x8, 417000 <ferror@plt+0x15710>
  40221c:	ldr	x0, [x8, #680]
  402220:	ldr	x2, [x26, #672]
  402224:	ldr	x3, [x28, #624]
  402228:	mov	w1, #0x1                   	// #1
  40222c:	mov	w25, #0x1                   	// #1
  402230:	bl	401590 <fwrite_unlocked@plt>
  402234:	b	402264 <ferror@plt+0x974>
  402238:	mov	w0, w21
  40223c:	bl	4016e0 <putchar_unlocked@plt>
  402240:	adrp	x8, 417000 <ferror@plt+0x15710>
  402244:	ldr	x8, [x8, #1072]
  402248:	mov	x19, xzr
  40224c:	mov	w25, wzr
  402250:	str	x8, [x27, #696]
  402254:	b	4021b4 <ferror@plt+0x8c4>
  402258:	orr	w25, w25, w9
  40225c:	b	402264 <ferror@plt+0x974>
  402260:	mov	w25, #0x1                   	// #1
  402264:	mov	w0, w21
  402268:	bl	4016e0 <putchar_unlocked@plt>
  40226c:	b	4021b4 <ferror@plt+0x8c4>
  402270:	mov	x0, x20
  402274:	bl	401720 <getc_unlocked@plt>
  402278:	cmn	w0, #0x1
  40227c:	b.eq	4026ec <ferror@plt+0xdfc>  // b.none
  402280:	mov	x1, x20
  402284:	bl	401800 <ungetc@plt>
  402288:	ldr	x8, [x27, #696]
  40228c:	adrp	x9, 417000 <ferror@plt+0x15710>
  402290:	ldrb	w9, [x9, #660]
  402294:	mov	w24, wzr
  402298:	ldr	x8, [x8]
  40229c:	mov	w22, #0x1                   	// #1
  4022a0:	adrp	x26, 417000 <ferror@plt+0x15710>
  4022a4:	adrp	x19, 417000 <ferror@plt+0x15710>
  4022a8:	cmp	x8, #0x2
  4022ac:	cset	w8, cc  // cc = lo, ul, last
  4022b0:	mov	w28, #0xa                   	// #10
  4022b4:	eor	w8, w9, w8
  4022b8:	adrp	x21, 417000 <ferror@plt+0x15710>
  4022bc:	stur	wzr, [x29, #-4]
  4022c0:	str	w8, [sp, #12]
  4022c4:	ldr	w9, [sp, #12]
  4022c8:	cmp	x22, #0x1
  4022cc:	cset	w8, eq  // eq = none
  4022d0:	bic	w8, w8, w9
  4022d4:	tbnz	w8, #0, 4022e4 <ferror@plt+0x9f4>
  4022d8:	ldr	x8, [x27, #696]
  4022dc:	mov	w23, w24
  4022e0:	b	402444 <ferror@plt+0xb54>
  4022e4:	ldrb	w8, [x19, #688]
  4022e8:	ldrb	w4, [x26, #664]
  4022ec:	adrp	x25, 417000 <ferror@plt+0x15710>
  4022f0:	add	x25, x25, #0x2c0
  4022f4:	cmp	w8, #0x0
  4022f8:	adrp	x1, 417000 <ferror@plt+0x15710>
  4022fc:	csel	w5, wzr, w28, ne  // ne = any
  402300:	mov	x3, #0xffffffffffffffff    	// #-1
  402304:	mov	x0, x25
  402308:	add	x1, x1, #0x2c8
  40230c:	mov	x2, xzr
  402310:	mov	x6, x20
  402314:	bl	402e68 <ferror@plt+0x1578>
  402318:	mov	x2, x0
  40231c:	adrp	x22, 417000 <ferror@plt+0x15710>
  402320:	adrp	x24, 417000 <ferror@plt+0x15710>
  402324:	tbnz	x0, #63, 4026c8 <ferror@plt+0xdd8>
  402328:	cbz	x2, 40279c <ferror@plt+0xeac>
  40232c:	ldr	x0, [x21, #704]
  402330:	sub	x23, x2, #0x1
  402334:	ldrb	w9, [x26, #664]
  402338:	ldrb	w8, [x0, x23]
  40233c:	cmp	w8, w9
  402340:	b.eq	4023b0 <ferror@plt+0xac0>  // b.none
  402344:	ldrb	w8, [x22, #660]
  402348:	tbnz	w8, #0, 402378 <ferror@plt+0xa88>
  40234c:	ldr	x3, [x24, #624]
  402350:	mov	w1, #0x1                   	// #1
  402354:	bl	401590 <fwrite_unlocked@plt>
  402358:	ldr	x8, [x21, #704]
  40235c:	ldrb	w9, [x19, #688]
  402360:	ldrb	w8, [x8, x23]
  402364:	cmp	w9, #0x0
  402368:	csel	w0, wzr, w28, ne  // ne = any
  40236c:	cmp	w0, w8
  402370:	b.eq	402378 <ferror@plt+0xa88>  // b.none
  402374:	bl	4016e0 <putchar_unlocked@plt>
  402378:	ldrb	w8, [x19, #688]
  40237c:	ldrb	w4, [x26, #664]
  402380:	adrp	x1, 417000 <ferror@plt+0x15710>
  402384:	mov	x3, #0xffffffffffffffff    	// #-1
  402388:	cmp	w8, #0x0
  40238c:	csel	w5, wzr, w28, ne  // ne = any
  402390:	mov	x0, x25
  402394:	add	x1, x1, #0x2c8
  402398:	mov	x2, xzr
  40239c:	mov	x6, x20
  4023a0:	bl	402e68 <ferror@plt+0x1578>
  4023a4:	mov	x2, x0
  4023a8:	tbz	x0, #63, 402328 <ferror@plt+0xa38>
  4023ac:	b	4026c8 <ferror@plt+0xdd8>
  4023b0:	ldr	x8, [x27, #696]
  4023b4:	ldr	x8, [x8]
  4023b8:	cmp	x8, #0x1
  4023bc:	b.hi	402410 <ferror@plt+0xb20>  // b.pmore
  4023c0:	ldr	x3, [x24, #624]
  4023c4:	mov	w1, #0x1                   	// #1
  4023c8:	mov	x2, x23
  4023cc:	mov	w24, #0x1                   	// #1
  4023d0:	bl	401590 <fwrite_unlocked@plt>
  4023d4:	ldrb	w8, [x19, #688]
  4023d8:	ldrb	w9, [x26, #664]
  4023dc:	cmp	w8, #0x0
  4023e0:	csel	w8, wzr, w28, ne  // ne = any
  4023e4:	cmp	w8, w9
  4023e8:	b.ne	402414 <ferror@plt+0xb24>  // b.any
  4023ec:	mov	x0, x20
  4023f0:	bl	401720 <getc_unlocked@plt>
  4023f4:	ldur	w24, [x29, #-4]
  4023f8:	cmn	w0, #0x1
  4023fc:	b.eq	402414 <ferror@plt+0xb24>  // b.none
  402400:	mov	x1, x20
  402404:	bl	401800 <ungetc@plt>
  402408:	mov	w24, #0x1                   	// #1
  40240c:	b	402414 <ferror@plt+0xb24>
  402410:	ldur	w24, [x29, #-4]
  402414:	ldr	x8, [x27, #696]
  402418:	ldr	x9, [x8, #8]
  40241c:	cmp	x9, #0x1
  402420:	b.hi	402434 <ferror@plt+0xb44>  // b.pmore
  402424:	add	x8, x8, #0x10
  402428:	mov	w23, wzr
  40242c:	str	x8, [x27, #696]
  402430:	b	402438 <ferror@plt+0xb48>
  402434:	mov	w23, wzr
  402438:	mov	w22, #0x2                   	// #2
  40243c:	mov	w9, w24
  402440:	stur	w24, [x29, #-4]
  402444:	ldr	x8, [x8]
  402448:	cmp	x8, x22
  40244c:	b.ls	402474 <ferror@plt+0xb84>  // b.plast
  402450:	mov	x0, x20
  402454:	bl	401720 <getc_unlocked@plt>
  402458:	ldrb	w8, [x26, #664]
  40245c:	mov	w25, w0
  402460:	cmp	w0, w8
  402464:	b.ne	4024c4 <ferror@plt+0xbd4>  // b.any
  402468:	mov	w8, w25
  40246c:	mov	w24, w25
  402470:	b	402570 <ferror@plt+0xc80>
  402474:	ldur	w8, [x29, #-4]
  402478:	adrp	x9, 417000 <ferror@plt+0x15710>
  40247c:	tbz	w8, #0, 40249c <ferror@plt+0xbac>
  402480:	adrp	x8, 417000 <ferror@plt+0x15710>
  402484:	ldr	x0, [x8, #680]
  402488:	adrp	x8, 417000 <ferror@plt+0x15710>
  40248c:	ldr	x2, [x8, #672]
  402490:	ldr	x3, [x9, #624]
  402494:	mov	w1, #0x1                   	// #1
  402498:	bl	401590 <fwrite_unlocked@plt>
  40249c:	mov	x0, x20
  4024a0:	bl	401720 <getc_unlocked@plt>
  4024a4:	ldrb	w8, [x26, #664]
  4024a8:	mov	w24, w0
  4024ac:	cmp	w0, w8
  4024b0:	b.ne	402504 <ferror@plt+0xc14>  // b.any
  4024b4:	mov	w8, #0x1                   	// #1
  4024b8:	stur	w8, [x29, #-4]
  4024bc:	mov	w8, w24
  4024c0:	b	402570 <ferror@plt+0xc80>
  4024c4:	ldrb	w9, [x19, #688]
  4024c8:	cmp	w9, #0x0
  4024cc:	csel	w9, wzr, w28, ne  // ne = any
  4024d0:	cmn	w25, #0x1
  4024d4:	b.eq	40246c <ferror@plt+0xb7c>  // b.none
  4024d8:	cmp	w25, w9
  4024dc:	b.eq	40246c <ferror@plt+0xb7c>  // b.none
  4024e0:	mov	x0, x20
  4024e4:	bl	401720 <getc_unlocked@plt>
  4024e8:	ldrb	w8, [x26, #664]
  4024ec:	mov	w24, w0
  4024f0:	cmp	w0, w8
  4024f4:	b.ne	402664 <ferror@plt+0xd74>  // b.any
  4024f8:	mov	w8, w24
  4024fc:	mov	w23, w25
  402500:	b	402570 <ferror@plt+0xc80>
  402504:	ldrb	w9, [x19, #688]
  402508:	mov	w10, #0x1                   	// #1
  40250c:	stur	w10, [x29, #-4]
  402510:	cmp	w9, #0x0
  402514:	csel	w9, wzr, w28, ne  // ne = any
  402518:	cmn	w24, #0x1
  40251c:	b.eq	402570 <ferror@plt+0xc80>  // b.none
  402520:	cmp	w24, w9
  402524:	b.eq	402570 <ferror@plt+0xc80>  // b.none
  402528:	mov	w0, w24
  40252c:	mov	w23, w24
  402530:	bl	4016e0 <putchar_unlocked@plt>
  402534:	mov	x0, x20
  402538:	bl	401720 <getc_unlocked@plt>
  40253c:	ldrb	w8, [x26, #664]
  402540:	mov	w24, w0
  402544:	cmp	w0, w8
  402548:	b.eq	402568 <ferror@plt+0xc78>  // b.none
  40254c:	ldrb	w9, [x19, #688]
  402550:	cmp	w9, #0x0
  402554:	csel	w9, wzr, w28, ne  // ne = any
  402558:	cmn	w24, #0x1
  40255c:	b.eq	402568 <ferror@plt+0xc78>  // b.none
  402560:	cmp	w24, w9
  402564:	b.ne	402528 <ferror@plt+0xc38>  // b.any
  402568:	mov	w9, #0x1                   	// #1
  40256c:	stur	w9, [x29, #-4]
  402570:	ldrb	w9, [x19, #688]
  402574:	cmp	w9, #0x0
  402578:	csel	w9, wzr, w28, ne  // ne = any
  40257c:	cmp	w24, w8
  402580:	b.ne	4025a8 <ferror@plt+0xcb8>  // b.any
  402584:	cmp	w9, w8
  402588:	b.ne	4025a8 <ferror@plt+0xcb8>  // b.any
  40258c:	mov	x0, x20
  402590:	bl	401720 <getc_unlocked@plt>
  402594:	cmn	w0, #0x1
  402598:	b.eq	4025f4 <ferror@plt+0xd04>  // b.none
  40259c:	mov	x1, x20
  4025a0:	bl	401800 <ungetc@plt>
  4025a4:	ldrb	w8, [x26, #664]
  4025a8:	cmp	w24, w8
  4025ac:	b.ne	4025d0 <ferror@plt+0xce0>  // b.any
  4025b0:	ldr	x8, [x27, #696]
  4025b4:	add	x22, x22, #0x1
  4025b8:	ldr	x9, [x8, #8]
  4025bc:	cmp	x22, x9
  4025c0:	b.ls	4022c4 <ferror@plt+0x9d4>  // b.plast
  4025c4:	add	x8, x8, #0x10
  4025c8:	str	x8, [x27, #696]
  4025cc:	b	4022c4 <ferror@plt+0x9d4>
  4025d0:	ldrb	w9, [x19, #688]
  4025d4:	cmp	w9, #0x0
  4025d8:	csel	w0, wzr, w28, ne  // ne = any
  4025dc:	cmn	w24, #0x1
  4025e0:	cset	w25, eq  // eq = none
  4025e4:	b.eq	40260c <ferror@plt+0xd1c>  // b.none
  4025e8:	cmp	w24, w0
  4025ec:	b.ne	4022c4 <ferror@plt+0x9d4>  // b.any
  4025f0:	b	40260c <ferror@plt+0xd1c>
  4025f4:	ldrb	w9, [x19, #688]
  4025f8:	ldrb	w8, [x26, #664]
  4025fc:	mov	w24, #0xffffffff            	// #-1
  402600:	mov	w25, #0x1                   	// #1
  402604:	cmp	w9, #0x0
  402608:	csel	w0, wzr, w28, ne  // ne = any
  40260c:	ldur	w9, [x29, #-4]
  402610:	tbz	w9, #0, 402634 <ferror@plt+0xd44>
  402614:	cmp	w23, w0
  402618:	b.ne	40262c <ferror@plt+0xd3c>  // b.any
  40261c:	cmp	w24, w0
  402620:	b.eq	40262c <ferror@plt+0xd3c>  // b.none
  402624:	cmp	w0, w8
  402628:	b.ne	402648 <ferror@plt+0xd58>  // b.any
  40262c:	bl	4016e0 <putchar_unlocked@plt>
  402630:	b	402648 <ferror@plt+0xd58>
  402634:	cmp	x22, #0x1
  402638:	b.ne	402614 <ferror@plt+0xd24>  // b.any
  40263c:	adrp	x9, 417000 <ferror@plt+0x15710>
  402640:	ldrb	w9, [x9, #660]
  402644:	tbz	w9, #0, 402614 <ferror@plt+0xd24>
  402648:	tbnz	w25, #0, 4026ec <ferror@plt+0xdfc>
  40264c:	adrp	x8, 417000 <ferror@plt+0x15710>
  402650:	ldr	x8, [x8, #1072]
  402654:	stur	wzr, [x29, #-4]
  402658:	mov	w22, #0x1                   	// #1
  40265c:	str	x8, [x27, #696]
  402660:	b	4022c4 <ferror@plt+0x9d4>
  402664:	ldrb	w9, [x19, #688]
  402668:	cmp	w9, #0x0
  40266c:	csel	w9, wzr, w28, ne  // ne = any
  402670:	cmn	w24, #0x1
  402674:	b.eq	4024fc <ferror@plt+0xc0c>  // b.none
  402678:	cmp	w24, w9
  40267c:	b.eq	4024fc <ferror@plt+0xc0c>  // b.none
  402680:	mov	x0, x20
  402684:	mov	w23, w24
  402688:	bl	401720 <getc_unlocked@plt>
  40268c:	ldrb	w8, [x26, #664]
  402690:	mov	w24, w0
  402694:	cmp	w0, w8
  402698:	b.eq	4024bc <ferror@plt+0xbcc>  // b.none
  40269c:	ldrb	w9, [x19, #688]
  4026a0:	cmp	w9, #0x0
  4026a4:	csel	w9, wzr, w28, ne  // ne = any
  4026a8:	cmn	w24, #0x1
  4026ac:	b.eq	402570 <ferror@plt+0xc80>  // b.none
  4026b0:	cmp	w24, w9
  4026b4:	b.ne	402680 <ferror@plt+0xd90>  // b.any
  4026b8:	b	402570 <ferror@plt+0xc80>
  4026bc:	cbz	x19, 4026ec <ferror@plt+0xdfc>
  4026c0:	bl	4016e0 <putchar_unlocked@plt>
  4026c4:	b	4026ec <ferror@plt+0xdfc>
  4026c8:	ldr	x0, [x21, #704]
  4026cc:	bl	4017f0 <free@plt>
  4026d0:	mov	x0, x20
  4026d4:	str	xzr, [x21, #704]
  4026d8:	bl	4015e0 <ferror_unlocked@plt>
  4026dc:	cbnz	w0, 4026ec <ferror@plt+0xdfc>
  4026e0:	mov	x0, x20
  4026e4:	bl	401840 <feof_unlocked@plt>
  4026e8:	cbz	w0, 4027bc <ferror@plt+0xecc>
  4026ec:	mov	x0, x20
  4026f0:	bl	4015e0 <ferror_unlocked@plt>
  4026f4:	cbz	w0, 402710 <ferror@plt+0xe20>
  4026f8:	bl	4018d0 <__errno_location@plt>
  4026fc:	ldr	w20, [x0]
  402700:	ldr	x2, [sp, #16]
  402704:	mov	w1, #0x3                   	// #3
  402708:	mov	w0, wzr
  40270c:	b	40274c <ferror@plt+0xe5c>
  402710:	ldr	x19, [sp, #16]
  402714:	adrp	x1, 406000 <ferror@plt+0x4710>
  402718:	add	x1, x1, #0x164
  40271c:	mov	x0, x19
  402720:	bl	4017b0 <strcmp@plt>
  402724:	cbz	w0, 402770 <ferror@plt+0xe80>
  402728:	mov	x0, x20
  40272c:	bl	404ff8 <ferror@plt+0x3708>
  402730:	cmn	w0, #0x1
  402734:	b.ne	402778 <ferror@plt+0xe88>  // b.any
  402738:	bl	4018d0 <__errno_location@plt>
  40273c:	ldr	w20, [x0]
  402740:	mov	w1, #0x3                   	// #3
  402744:	mov	w0, wzr
  402748:	mov	x2, x19
  40274c:	bl	4045f4 <ferror@plt+0x2d04>
  402750:	adrp	x2, 406000 <ferror@plt+0x4710>
  402754:	mov	x3, x0
  402758:	add	x2, x2, #0x25c
  40275c:	mov	w0, wzr
  402760:	mov	w1, w20
  402764:	bl	4015d0 <error@plt>
  402768:	mov	w0, wzr
  40276c:	b	40277c <ferror@plt+0xe8c>
  402770:	mov	x0, x20
  402774:	bl	401860 <clearerr_unlocked@plt>
  402778:	mov	w0, #0x1                   	// #1
  40277c:	ldp	x20, x19, [sp, #112]
  402780:	ldp	x22, x21, [sp, #96]
  402784:	ldp	x24, x23, [sp, #80]
  402788:	ldp	x26, x25, [sp, #64]
  40278c:	ldp	x28, x27, [sp, #48]
  402790:	ldp	x29, x30, [sp, #32]
  402794:	add	sp, sp, #0x80
  402798:	ret
  40279c:	adrp	x0, 405000 <ferror@plt+0x3710>
  4027a0:	adrp	x1, 405000 <ferror@plt+0x3710>
  4027a4:	adrp	x3, 405000 <ferror@plt+0x3710>
  4027a8:	add	x0, x0, #0xec3
  4027ac:	add	x1, x1, #0xed0
  4027b0:	add	x3, x3, #0xeda
  4027b4:	mov	w2, #0x149                 	// #329
  4027b8:	bl	4018c0 <__assert_fail@plt>
  4027bc:	bl	404f4c <ferror@plt+0x365c>
  4027c0:	stp	x29, x30, [sp, #-96]!
  4027c4:	stp	x20, x19, [sp, #80]
  4027c8:	mov	w19, w1
  4027cc:	mov	x20, x0
  4027d0:	stp	x28, x27, [sp, #16]
  4027d4:	stp	x26, x25, [sp, #32]
  4027d8:	stp	x24, x23, [sp, #48]
  4027dc:	stp	x22, x21, [sp, #64]
  4027e0:	mov	x29, sp
  4027e4:	tbz	w1, #0, 40280c <ferror@plt+0xf1c>
  4027e8:	adrp	x1, 406000 <ferror@plt+0x4710>
  4027ec:	add	x1, x1, #0x164
  4027f0:	mov	x0, x20
  4027f4:	bl	4017b0 <strcmp@plt>
  4027f8:	cmp	w0, #0x0
  4027fc:	cset	w21, eq  // eq = none
  402800:	cinc	x20, x20, eq  // eq = none
  402804:	mov	w24, w21
  402808:	b	402814 <ferror@plt+0xf24>
  40280c:	mov	x21, xzr
  402810:	mov	w24, wzr
  402814:	mov	w26, wzr
  402818:	mov	w25, wzr
  40281c:	mov	w28, #0x1                   	// #1
  402820:	mov	w27, w24
  402824:	ldrb	w23, [x20]
  402828:	cmp	w23, #0x2c
  40282c:	b.eq	4028ec <ferror@plt+0xffc>  // b.none
  402830:	cmp	w23, #0x2d
  402834:	b.ne	402860 <ferror@plt+0xf70>  // b.any
  402838:	tbnz	w27, #0, 402b84 <ferror@plt+0x1294>
  40283c:	cbnz	x21, 402848 <ferror@plt+0xf58>
  402840:	eor	w8, w24, #0x1
  402844:	tbz	w8, #0, 402b00 <ferror@plt+0x1210>
  402848:	tst	w24, #0x1
  40284c:	mov	w25, wzr
  402850:	csinc	x22, x21, xzr, ne  // ne = any
  402854:	mov	w27, #0x1                   	// #1
  402858:	mov	x21, xzr
  40285c:	b	402958 <ferror@plt+0x1068>
  402860:	bl	4017c0 <__ctype_b_loc@plt>
  402864:	cbz	w23, 4028ec <ferror@plt+0xffc>
  402868:	ldr	x8, [x0]
  40286c:	ldrh	w8, [x8, x23, lsl #1]
  402870:	tbnz	w8, #0, 4028ec <ferror@plt+0xffc>
  402874:	sub	w8, w23, #0x30
  402878:	cmp	w8, #0x9
  40287c:	b.hi	402bac <ferror@plt+0x12bc>  // b.pmore
  402880:	adrp	x8, 417000 <ferror@plt+0x15710>
  402884:	ldr	x22, [x8, #720]
  402888:	cmp	x22, #0x0
  40288c:	cset	w8, ne  // ne = any
  402890:	and	w8, w25, w8
  402894:	tbnz	w8, #0, 4028a4 <ferror@plt+0xfb4>
  402898:	adrp	x8, 417000 <ferror@plt+0x15710>
  40289c:	mov	x22, x20
  4028a0:	str	x20, [x8, #720]
  4028a4:	mov	x8, #0x9999999999999999    	// #-7378697629483820647
  4028a8:	movk	x8, #0x1999, lsl #48
  4028ac:	cmp	x21, x8
  4028b0:	b.hi	402b14 <ferror@plt+0x1224>  // b.pmore
  4028b4:	mov	w8, #0xa                   	// #10
  4028b8:	madd	x8, x21, x8, x23
  4028bc:	sub	x8, x8, #0x30
  4028c0:	cmp	x8, x21
  4028c4:	csel	x21, x21, x8, cc  // cc = lo, ul, last
  4028c8:	b.cc	402b14 <ferror@plt+0x1224>  // b.lo, b.ul, b.last
  4028cc:	cmn	x21, #0x1
  4028d0:	b.eq	402b14 <ferror@plt+0x1224>  // b.none
  4028d4:	eor	w8, w27, #0x1
  4028d8:	orr	w26, w26, w27
  4028dc:	orr	w24, w24, w8
  4028e0:	mov	w25, #0x1                   	// #1
  4028e4:	mov	x22, x28
  4028e8:	b	402958 <ferror@plt+0x1068>
  4028ec:	tbz	w27, #0, 402918 <ferror@plt+0x1028>
  4028f0:	orr	w8, w24, w26
  4028f4:	tst	w8, #0x1
  4028f8:	csinc	x22, x28, xzr, ne  // ne = any
  4028fc:	tbnz	w19, #0, 402904 <ferror@plt+0x1014>
  402900:	tbz	w8, #0, 402ba0 <ferror@plt+0x12b0>
  402904:	tbz	w26, #0, 402930 <ferror@plt+0x1040>
  402908:	cmp	x21, x22
  40290c:	b.cc	402bf4 <ferror@plt+0x1304>  // b.lo, b.ul, b.last
  402910:	mov	x0, x22
  402914:	b	402920 <ferror@plt+0x1030>
  402918:	cbz	x21, 402b00 <ferror@plt+0x1210>
  40291c:	mov	x0, x21
  402920:	mov	x1, x21
  402924:	bl	402c34 <ferror@plt+0x1344>
  402928:	mov	x22, x28
  40292c:	b	40293c <ferror@plt+0x104c>
  402930:	mov	x1, #0xffffffffffffffff    	// #-1
  402934:	mov	x0, x22
  402938:	bl	402c34 <ferror@plt+0x1344>
  40293c:	ldrb	w8, [x20]
  402940:	cbz	w8, 402964 <ferror@plt+0x1074>
  402944:	mov	x21, xzr
  402948:	mov	w24, wzr
  40294c:	mov	w26, wzr
  402950:	mov	w27, wzr
  402954:	mov	w25, wzr
  402958:	add	x20, x20, #0x1
  40295c:	mov	x28, x22
  402960:	b	402824 <ferror@plt+0xf34>
  402964:	adrp	x20, 417000 <ferror@plt+0x15710>
  402968:	ldr	x1, [x20, #1080]
  40296c:	cbz	x1, 402c20 <ferror@plt+0x1330>
  402970:	adrp	x21, 417000 <ferror@plt+0x15710>
  402974:	ldr	x0, [x21, #1072]
  402978:	adrp	x3, 402000 <ferror@plt+0x710>
  40297c:	add	x3, x3, #0xcf0
  402980:	mov	w2, #0x10                  	// #16
  402984:	bl	401600 <qsort@plt>
  402988:	ldr	x22, [x20, #1080]
  40298c:	cbz	x22, 402a24 <ferror@plt+0x1134>
  402990:	mov	x24, xzr
  402994:	mov	x23, #0xffffffffffffffe     	// #1152921504606846974
  402998:	add	x25, x24, #0x1
  40299c:	cmp	x25, x22
  4029a0:	b.cs	402a18 <ferror@plt+0x1128>  // b.hs, b.nlast
  4029a4:	ldr	x8, [x21, #1072]
  4029a8:	lsl	x26, x25, #4
  4029ac:	add	x9, x8, x24, lsl #4
  4029b0:	ldr	x11, [x8, x26]
  4029b4:	ldr	x10, [x9, #8]!
  4029b8:	cmp	x11, x10
  4029bc:	b.hi	402a18 <ferror@plt+0x1128>  // b.pmore
  4029c0:	sub	x27, x23, x24
  4029c4:	add	x0, x8, x25, lsl #4
  4029c8:	ldr	x8, [x0, #8]
  4029cc:	add	x1, x0, #0x10
  4029d0:	cmp	x8, x10
  4029d4:	csel	x8, x8, x10, hi  // hi = pmore
  4029d8:	str	x8, [x9]
  4029dc:	ldr	x8, [x20, #1080]
  4029e0:	add	x8, x27, x8
  4029e4:	lsl	x2, x8, #4
  4029e8:	bl	401570 <memmove@plt>
  4029ec:	ldr	x8, [x20, #1080]
  4029f0:	sub	x22, x8, #0x1
  4029f4:	cmp	x25, x22
  4029f8:	str	x22, [x20, #1080]
  4029fc:	b.cs	402a18 <ferror@plt+0x1128>  // b.hs, b.nlast
  402a00:	ldr	x8, [x21, #1072]
  402a04:	add	x9, x8, x24, lsl #4
  402a08:	ldr	x11, [x8, x26]
  402a0c:	ldr	x10, [x9, #8]!
  402a10:	cmp	x11, x10
  402a14:	b.ls	4029c4 <ferror@plt+0x10d4>  // b.plast
  402a18:	cmp	x25, x22
  402a1c:	mov	x24, x25
  402a20:	b.cc	402998 <ferror@plt+0x10a8>  // b.lo, b.ul, b.last
  402a24:	tbz	w19, #1, 402ab0 <ferror@plt+0x11c0>
  402a28:	ldr	x19, [x21, #1072]
  402a2c:	adrp	x8, 417000 <ferror@plt+0x15710>
  402a30:	str	xzr, [x21, #1072]
  402a34:	str	xzr, [x20, #1080]
  402a38:	str	xzr, [x8, #728]
  402a3c:	ldr	x8, [x19]
  402a40:	cmp	x8, #0x2
  402a44:	b.cc	402a54 <ferror@plt+0x1164>  // b.lo, b.ul, b.last
  402a48:	sub	x1, x8, #0x1
  402a4c:	mov	w0, #0x1                   	// #1
  402a50:	bl	402c34 <ferror@plt+0x1344>
  402a54:	cmp	x22, #0x2
  402a58:	b.cc	402a88 <ferror@plt+0x1198>  // b.lo, b.ul, b.last
  402a5c:	sub	x23, x22, #0x1
  402a60:	add	x24, x19, #0x10
  402a64:	ldp	x9, x8, [x24, #-8]
  402a68:	add	x0, x9, #0x1
  402a6c:	cmp	x0, x8
  402a70:	b.eq	402a7c <ferror@plt+0x118c>  // b.none
  402a74:	sub	x1, x8, #0x1
  402a78:	bl	402c34 <ferror@plt+0x1344>
  402a7c:	subs	x23, x23, #0x1
  402a80:	add	x24, x24, #0x10
  402a84:	b.ne	402a64 <ferror@plt+0x1174>  // b.any
  402a88:	add	x8, x19, x22, lsl #4
  402a8c:	ldur	x8, [x8, #-8]
  402a90:	cmn	x8, #0x1
  402a94:	b.eq	402aa4 <ferror@plt+0x11b4>  // b.none
  402a98:	add	x0, x8, #0x1
  402a9c:	mov	x1, #0xffffffffffffffff    	// #-1
  402aa0:	bl	402c34 <ferror@plt+0x1344>
  402aa4:	mov	x0, x19
  402aa8:	bl	4017f0 <free@plt>
  402aac:	ldr	x22, [x20, #1080]
  402ab0:	ldr	x0, [x21, #1072]
  402ab4:	add	x8, x22, #0x1
  402ab8:	lsl	x1, x8, #4
  402abc:	str	x8, [x20, #1080]
  402ac0:	bl	404d60 <ferror@plt+0x3470>
  402ac4:	ldr	x8, [x20, #1080]
  402ac8:	mov	x9, #0xffffffffffffffff    	// #-1
  402acc:	str	x0, [x21, #1072]
  402ad0:	add	x8, x0, x8, lsl #4
  402ad4:	stur	x9, [x8, #-8]
  402ad8:	ldr	x8, [x20, #1080]
  402adc:	add	x8, x0, x8, lsl #4
  402ae0:	stur	x9, [x8, #-16]
  402ae4:	ldp	x20, x19, [sp, #80]
  402ae8:	ldp	x22, x21, [sp, #64]
  402aec:	ldp	x24, x23, [sp, #48]
  402af0:	ldp	x26, x25, [sp, #32]
  402af4:	ldp	x28, x27, [sp, #16]
  402af8:	ldp	x29, x30, [sp], #96
  402afc:	ret
  402b00:	adrp	x8, 406000 <ferror@plt+0x4710>
  402b04:	adrp	x9, 406000 <ferror@plt+0x4710>
  402b08:	add	x8, x8, #0xfc
  402b0c:	add	x9, x9, #0x129
  402b10:	b	402b94 <ferror@plt+0x12a4>
  402b14:	adrp	x1, 406000 <ferror@plt+0x4710>
  402b18:	add	x1, x1, #0x17f
  402b1c:	mov	x0, x22
  402b20:	bl	401830 <strspn@plt>
  402b24:	mov	x1, x0
  402b28:	mov	x0, x22
  402b2c:	bl	404f90 <ferror@plt+0x36a0>
  402b30:	adrp	x8, 406000 <ferror@plt+0x4710>
  402b34:	adrp	x9, 406000 <ferror@plt+0x4710>
  402b38:	add	x8, x8, #0x18a
  402b3c:	add	x9, x9, #0x1b0
  402b40:	tst	w19, #0x4
  402b44:	mov	x20, x0
  402b48:	csel	x1, x9, x8, eq  // eq = none
  402b4c:	mov	w2, #0x5                   	// #5
  402b50:	mov	x0, xzr
  402b54:	bl	401880 <dcgettext@plt>
  402b58:	mov	x19, x0
  402b5c:	mov	x0, x20
  402b60:	bl	404738 <ferror@plt+0x2e48>
  402b64:	mov	x3, x0
  402b68:	mov	w0, wzr
  402b6c:	mov	w1, wzr
  402b70:	mov	x2, x19
  402b74:	bl	4015d0 <error@plt>
  402b78:	mov	x0, x20
  402b7c:	bl	4017f0 <free@plt>
  402b80:	b	402c18 <ferror@plt+0x1328>
  402b84:	adrp	x8, 406000 <ferror@plt+0x4710>
  402b88:	adrp	x9, 406000 <ferror@plt+0x4710>
  402b8c:	add	x8, x8, #0xc8
  402b90:	add	x9, x9, #0xe8
  402b94:	tst	w19, #0x4
  402b98:	csel	x1, x9, x8, eq  // eq = none
  402b9c:	b	402bfc <ferror@plt+0x130c>
  402ba0:	adrp	x1, 406000 <ferror@plt+0x4710>
  402ba4:	add	x1, x1, #0x144
  402ba8:	b	402bfc <ferror@plt+0x130c>
  402bac:	adrp	x8, 406000 <ferror@plt+0x4710>
  402bb0:	adrp	x9, 406000 <ferror@plt+0x4710>
  402bb4:	add	x8, x8, #0x1cd
  402bb8:	add	x9, x9, #0x1f0
  402bbc:	tst	w19, #0x4
  402bc0:	csel	x1, x9, x8, eq  // eq = none
  402bc4:	mov	w2, #0x5                   	// #5
  402bc8:	mov	x0, xzr
  402bcc:	bl	401880 <dcgettext@plt>
  402bd0:	mov	x19, x0
  402bd4:	mov	x0, x20
  402bd8:	bl	404738 <ferror@plt+0x2e48>
  402bdc:	mov	x3, x0
  402be0:	mov	w0, wzr
  402be4:	mov	w1, wzr
  402be8:	mov	x2, x19
  402bec:	bl	4015d0 <error@plt>
  402bf0:	b	402c18 <ferror@plt+0x1328>
  402bf4:	adrp	x1, 406000 <ferror@plt+0x4710>
  402bf8:	add	x1, x1, #0x166
  402bfc:	mov	w2, #0x5                   	// #5
  402c00:	mov	x0, xzr
  402c04:	bl	401880 <dcgettext@plt>
  402c08:	mov	x2, x0
  402c0c:	mov	w0, wzr
  402c10:	mov	w1, wzr
  402c14:	bl	4015d0 <error@plt>
  402c18:	mov	w0, #0x1                   	// #1
  402c1c:	bl	401a0c <ferror@plt+0x11c>
  402c20:	adrp	x8, 406000 <ferror@plt+0x4710>
  402c24:	adrp	x9, 406000 <ferror@plt+0x4710>
  402c28:	add	x8, x8, #0x207
  402c2c:	add	x9, x9, #0x230
  402c30:	b	402b94 <ferror@plt+0x12a4>
  402c34:	stp	x29, x30, [sp, #-48]!
  402c38:	stp	x22, x21, [sp, #16]
  402c3c:	adrp	x21, 417000 <ferror@plt+0x15710>
  402c40:	adrp	x9, 417000 <ferror@plt+0x15710>
  402c44:	ldr	x8, [x21, #1080]
  402c48:	ldr	x10, [x9, #728]
  402c4c:	stp	x20, x19, [sp, #32]
  402c50:	mov	x19, x1
  402c54:	mov	x20, x0
  402c58:	cmp	x8, x10
  402c5c:	mov	x29, sp
  402c60:	b.ne	402c8c <ferror@plt+0x139c>  // b.any
  402c64:	adrp	x22, 417000 <ferror@plt+0x15710>
  402c68:	ldr	x0, [x22, #1072]
  402c6c:	cbz	x0, 402c98 <ferror@plt+0x13a8>
  402c70:	mov	x10, #0x5555555555555555    	// #6148914691236517205
  402c74:	movk	x10, #0x555, lsl #48
  402c78:	cmp	x8, x10
  402c7c:	b.cs	402ca4 <ferror@plt+0x13b4>  // b.hs, b.nlast
  402c80:	add	x8, x8, x8, lsr #1
  402c84:	add	x8, x8, #0x1
  402c88:	b	402cac <ferror@plt+0x13bc>
  402c8c:	adrp	x9, 417000 <ferror@plt+0x15710>
  402c90:	ldr	x0, [x9, #1072]
  402c94:	b	402cc0 <ferror@plt+0x13d0>
  402c98:	cbz	x8, 402ca8 <ferror@plt+0x13b8>
  402c9c:	lsr	x10, x8, #59
  402ca0:	cbz	x10, 402cac <ferror@plt+0x13bc>
  402ca4:	bl	404f4c <ferror@plt+0x365c>
  402ca8:	mov	w8, #0x8                   	// #8
  402cac:	lsl	x1, x8, #4
  402cb0:	str	x8, [x9, #728]
  402cb4:	bl	404d60 <ferror@plt+0x3470>
  402cb8:	ldr	x8, [x21, #1080]
  402cbc:	str	x0, [x22, #1072]
  402cc0:	lsl	x8, x8, #4
  402cc4:	str	x20, [x0, x8]
  402cc8:	ldr	x8, [x21, #1080]
  402ccc:	add	x8, x0, x8, lsl #4
  402cd0:	str	x19, [x8, #8]
  402cd4:	ldr	x8, [x21, #1080]
  402cd8:	ldp	x20, x19, [sp, #32]
  402cdc:	add	x8, x8, #0x1
  402ce0:	str	x8, [x21, #1080]
  402ce4:	ldp	x22, x21, [sp, #16]
  402ce8:	ldp	x29, x30, [sp], #48
  402cec:	ret
  402cf0:	ldr	w8, [x0]
  402cf4:	ldr	w9, [x1]
  402cf8:	cmp	w8, w9
  402cfc:	cset	w8, gt
  402d00:	csinv	w0, w8, wzr, ge  // ge = tcont
  402d04:	ret
  402d08:	stp	x29, x30, [sp, #-32]!
  402d0c:	str	x19, [sp, #16]
  402d10:	adrp	x19, 417000 <ferror@plt+0x15710>
  402d14:	ldr	x0, [x19, #1072]
  402d18:	adrp	x8, 417000 <ferror@plt+0x15710>
  402d1c:	str	xzr, [x8, #1080]
  402d20:	adrp	x8, 417000 <ferror@plt+0x15710>
  402d24:	mov	x29, sp
  402d28:	str	xzr, [x8, #728]
  402d2c:	bl	4017f0 <free@plt>
  402d30:	str	xzr, [x19, #1072]
  402d34:	ldr	x19, [sp, #16]
  402d38:	ldp	x29, x30, [sp], #32
  402d3c:	ret
  402d40:	adrp	x8, 417000 <ferror@plt+0x15710>
  402d44:	str	x0, [x8, #736]
  402d48:	ret
  402d4c:	and	w8, w0, #0x1
  402d50:	adrp	x9, 417000 <ferror@plt+0x15710>
  402d54:	strb	w8, [x9, #744]
  402d58:	ret
  402d5c:	stp	x29, x30, [sp, #-48]!
  402d60:	adrp	x8, 417000 <ferror@plt+0x15710>
  402d64:	ldr	x0, [x8, #624]
  402d68:	str	x21, [sp, #16]
  402d6c:	stp	x20, x19, [sp, #32]
  402d70:	mov	x29, sp
  402d74:	bl	405208 <ferror@plt+0x3918>
  402d78:	cbz	w0, 402d98 <ferror@plt+0x14a8>
  402d7c:	adrp	x8, 417000 <ferror@plt+0x15710>
  402d80:	ldrb	w8, [x8, #744]
  402d84:	cbz	w8, 402db8 <ferror@plt+0x14c8>
  402d88:	bl	4018d0 <__errno_location@plt>
  402d8c:	ldr	w8, [x0]
  402d90:	cmp	w8, #0x20
  402d94:	b.ne	402db8 <ferror@plt+0x14c8>  // b.any
  402d98:	adrp	x8, 417000 <ferror@plt+0x15710>
  402d9c:	ldr	x0, [x8, #600]
  402da0:	bl	405208 <ferror@plt+0x3918>
  402da4:	cbnz	w0, 402e24 <ferror@plt+0x1534>
  402da8:	ldp	x20, x19, [sp, #32]
  402dac:	ldr	x21, [sp, #16]
  402db0:	ldp	x29, x30, [sp], #48
  402db4:	ret
  402db8:	adrp	x1, 406000 <ferror@plt+0x4710>
  402dbc:	add	x1, x1, #0x24c
  402dc0:	mov	w2, #0x5                   	// #5
  402dc4:	mov	x0, xzr
  402dc8:	bl	401880 <dcgettext@plt>
  402dcc:	adrp	x8, 417000 <ferror@plt+0x15710>
  402dd0:	ldr	x21, [x8, #736]
  402dd4:	mov	x19, x0
  402dd8:	bl	4018d0 <__errno_location@plt>
  402ddc:	ldr	w20, [x0]
  402de0:	cbnz	x21, 402e00 <ferror@plt+0x1510>
  402de4:	adrp	x2, 406000 <ferror@plt+0x4710>
  402de8:	add	x2, x2, #0x25c
  402dec:	mov	w0, wzr
  402df0:	mov	w1, w20
  402df4:	mov	x3, x19
  402df8:	bl	4015d0 <error@plt>
  402dfc:	b	402e24 <ferror@plt+0x1534>
  402e00:	mov	x0, x21
  402e04:	bl	404544 <ferror@plt+0x2c54>
  402e08:	adrp	x2, 406000 <ferror@plt+0x4710>
  402e0c:	mov	x3, x0
  402e10:	add	x2, x2, #0x258
  402e14:	mov	w0, wzr
  402e18:	mov	w1, w20
  402e1c:	mov	x4, x19
  402e20:	bl	4015d0 <error@plt>
  402e24:	adrp	x8, 417000 <ferror@plt+0x15710>
  402e28:	ldr	w0, [x8, #496]
  402e2c:	bl	401580 <_exit@plt>
  402e30:	b	401760 <posix_fadvise@plt>
  402e34:	cbz	x0, 402e64 <ferror@plt+0x1574>
  402e38:	stp	x29, x30, [sp, #-32]!
  402e3c:	str	x19, [sp, #16]
  402e40:	mov	x29, sp
  402e44:	mov	w19, w1
  402e48:	bl	401630 <fileno@plt>
  402e4c:	mov	w3, w19
  402e50:	ldr	x19, [sp, #16]
  402e54:	mov	x1, xzr
  402e58:	mov	x2, xzr
  402e5c:	ldp	x29, x30, [sp], #32
  402e60:	b	401760 <posix_fadvise@plt>
  402e64:	ret
  402e68:	sub	sp, sp, #0x90
  402e6c:	stp	x29, x30, [sp, #48]
  402e70:	stp	x28, x27, [sp, #64]
  402e74:	stp	x26, x25, [sp, #80]
  402e78:	stp	x24, x23, [sp, #96]
  402e7c:	stp	x22, x21, [sp, #112]
  402e80:	stp	x20, x19, [sp, #128]
  402e84:	ldr	x22, [x0]
  402e88:	mov	x24, x6
  402e8c:	mov	w19, w5
  402e90:	mov	w20, w4
  402e94:	mov	x25, x3
  402e98:	mov	x28, x2
  402e9c:	mov	x27, x0
  402ea0:	mov	x26, x1
  402ea4:	add	x29, sp, #0x30
  402ea8:	cbz	x22, 402eb4 <ferror@plt+0x15c4>
  402eac:	ldr	x21, [x26]
  402eb0:	b	402ed0 <ferror@plt+0x15e0>
  402eb4:	cmp	x25, #0x40
  402eb8:	mov	w8, #0x40                  	// #64
  402ebc:	csel	x21, x25, x8, cc  // cc = lo, ul, last
  402ec0:	mov	x0, x21
  402ec4:	bl	401670 <malloc@plt>
  402ec8:	cbz	x0, 4030c0 <ferror@plt+0x17d0>
  402ecc:	mov	x22, x0
  402ed0:	subs	x23, x21, x28
  402ed4:	b.cc	4030b8 <ferror@plt+0x17c8>  // b.lo, b.ul, b.last
  402ed8:	cmp	x21, x25
  402edc:	b.cc	402ee4 <ferror@plt+0x15f4>  // b.lo, b.ul, b.last
  402ee0:	cbz	x23, 4030b8 <ferror@plt+0x17c8>
  402ee4:	mov	x8, x28
  402ee8:	cmn	w19, #0x1
  402eec:	str	x8, [sp, #24]
  402ef0:	eor	x8, x8, #0x8000000000000000
  402ef4:	str	x8, [sp, #16]
  402ef8:	csel	w8, w20, w19, eq  // eq = none
  402efc:	cmn	w20, #0x1
  402f00:	csel	w8, w19, w8, eq  // eq = none
  402f04:	add	x28, x22, x28
  402f08:	stur	w8, [x29, #-16]
  402f0c:	csel	w8, w19, w20, eq  // eq = none
  402f10:	stp	x27, x26, [sp]
  402f14:	stur	w8, [x29, #-12]
  402f18:	sub	x1, x29, #0x8
  402f1c:	mov	x0, x24
  402f20:	bl	4050d4 <ferror@plt+0x37e4>
  402f24:	mov	x20, x0
  402f28:	cbz	x0, 402f6c <ferror@plt+0x167c>
  402f2c:	ldur	w1, [x29, #-12]
  402f30:	ldur	x26, [x29, #-8]
  402f34:	cmn	w1, #0x1
  402f38:	b.eq	402f64 <ferror@plt+0x1674>  // b.none
  402f3c:	ldur	w2, [x29, #-16]
  402f40:	mov	x0, x20
  402f44:	mov	x3, x26
  402f48:	bl	4030e4 <ferror@plt+0x17f4>
  402f4c:	cbz	x0, 402f64 <ferror@plt+0x1674>
  402f50:	sub	x8, x0, x20
  402f54:	add	x26, x8, #0x1
  402f58:	stur	x26, [x29, #-8]
  402f5c:	mov	w27, #0x1                   	// #1
  402f60:	b	402fa4 <ferror@plt+0x16b4>
  402f64:	mov	w27, wzr
  402f68:	b	402fa4 <ferror@plt+0x16b4>
  402f6c:	mov	x0, x24
  402f70:	bl	401720 <getc_unlocked@plt>
  402f74:	cmn	w0, #0x1
  402f78:	b.eq	403078 <ferror@plt+0x1788>  // b.none
  402f7c:	ldp	w9, w8, [x29, #-16]
  402f80:	mov	w19, w0
  402f84:	mov	w26, #0x1                   	// #1
  402f88:	cmp	w0, w8
  402f8c:	mov	w8, #0x1                   	// #1
  402f90:	stur	x8, [x29, #-8]
  402f94:	cset	w8, eq  // eq = none
  402f98:	cmp	w0, w9
  402f9c:	cset	w9, eq  // eq = none
  402fa0:	orr	w27, w8, w9
  402fa4:	cmp	x21, x25
  402fa8:	b.cs	403020 <ferror@plt+0x1730>  // b.hs, b.nlast
  402fac:	add	x8, x26, #0x1
  402fb0:	cmp	x23, x8
  402fb4:	b.cs	403020 <ferror@plt+0x1730>  // b.hs, b.nlast
  402fb8:	add	x9, x21, #0x40
  402fbc:	lsl	x10, x21, #1
  402fc0:	cmp	x21, #0x40
  402fc4:	sub	x28, x28, x22
  402fc8:	csel	x9, x9, x10, cc  // cc = lo, ul, last
  402fcc:	sub	x10, x9, x28
  402fd0:	add	x11, x8, x28
  402fd4:	cmp	x10, x8
  402fd8:	csel	x8, x11, x9, cc  // cc = lo, ul, last
  402fdc:	cmp	x8, x25
  402fe0:	ccmp	x21, x8, #0x2, ls  // ls = plast
  402fe4:	csel	x26, x25, x8, cs  // cs = hs, nlast
  402fe8:	ldr	x8, [sp, #24]
  402fec:	cmp	x26, x8
  402ff0:	b.pl	403000 <ferror@plt+0x1710>  // b.nfrst
  402ff4:	ldr	x26, [sp, #16]
  402ff8:	cmp	x21, x26
  402ffc:	b.eq	4030a8 <ferror@plt+0x17b8>  // b.none
  403000:	mov	x0, x22
  403004:	mov	x1, x26
  403008:	bl	401710 <realloc@plt>
  40300c:	cbz	x0, 4030b4 <ferror@plt+0x17c4>
  403010:	sub	x23, x26, x28
  403014:	add	x28, x0, x28
  403018:	mov	x22, x0
  40301c:	mov	x21, x26
  403020:	cmp	x23, #0x2
  403024:	b.cc	40305c <ferror@plt+0x176c>  // b.lo, b.ul, b.last
  403028:	ldur	x8, [x29, #-8]
  40302c:	sub	x9, x23, #0x1
  403030:	cmp	x8, x9
  403034:	csel	x26, x8, x9, cc  // cc = lo, ul, last
  403038:	cbz	x20, 403050 <ferror@plt+0x1760>
  40303c:	mov	x0, x28
  403040:	mov	x1, x20
  403044:	mov	x2, x26
  403048:	bl	401560 <memcpy@plt>
  40304c:	b	403054 <ferror@plt+0x1764>
  403050:	strb	w19, [x28]
  403054:	add	x28, x28, x26
  403058:	sub	x23, x23, x26
  40305c:	cbz	x20, 403070 <ferror@plt+0x1780>
  403060:	ldur	x1, [x29, #-8]
  403064:	mov	x0, x24
  403068:	bl	405284 <ferror@plt+0x3994>
  40306c:	cbnz	w0, 4030b4 <ferror@plt+0x17c4>
  403070:	tbz	w27, #0, 402f18 <ferror@plt+0x1628>
  403074:	b	403080 <ferror@plt+0x1790>
  403078:	cmp	x28, x22
  40307c:	b.eq	4030b0 <ferror@plt+0x17c0>  // b.none
  403080:	ldr	x8, [sp, #24]
  403084:	ldr	x9, [sp]
  403088:	strb	wzr, [x28]
  40308c:	add	x8, x22, x8
  403090:	subs	x8, x28, x8
  403094:	csinv	x0, x8, xzr, ne  // ne = any
  403098:	ldr	x8, [sp, #8]
  40309c:	str	x22, [x9]
  4030a0:	str	x21, [x8]
  4030a4:	b	4030c4 <ferror@plt+0x17d4>
  4030a8:	ldr	x21, [sp, #16]
  4030ac:	b	4030b4 <ferror@plt+0x17c4>
  4030b0:	mov	x22, x28
  4030b4:	ldp	x27, x26, [sp]
  4030b8:	str	x22, [x27]
  4030bc:	str	x21, [x26]
  4030c0:	mov	x0, #0xffffffffffffffff    	// #-1
  4030c4:	ldp	x20, x19, [sp, #128]
  4030c8:	ldp	x22, x21, [sp, #112]
  4030cc:	ldp	x24, x23, [sp, #96]
  4030d0:	ldp	x26, x25, [sp, #80]
  4030d4:	ldp	x28, x27, [sp, #64]
  4030d8:	ldp	x29, x30, [sp, #48]
  4030dc:	add	sp, sp, #0x90
  4030e0:	ret
  4030e4:	and	w1, w1, #0xff
  4030e8:	cmp	w1, w2, uxtb
  4030ec:	b.ne	4030f8 <ferror@plt+0x1808>  // b.any
  4030f0:	mov	x2, x3
  4030f4:	b	401870 <memchr@plt>
  4030f8:	and	w8, w2, #0xff
  4030fc:	cbz	x3, 403128 <ferror@plt+0x1838>
  403100:	and	x9, x0, #0x7
  403104:	cbz	x9, 403128 <ferror@plt+0x1838>
  403108:	ldrb	w9, [x0]
  40310c:	cmp	w1, w9
  403110:	b.eq	4031c4 <ferror@plt+0x18d4>  // b.none
  403114:	cmp	w8, w9
  403118:	b.eq	4031c4 <ferror@plt+0x18d4>  // b.none
  40311c:	subs	x3, x3, #0x1
  403120:	add	x0, x0, #0x1
  403124:	b.ne	403100 <ferror@plt+0x1810>  // b.any
  403128:	mov	w12, w1
  40312c:	mov	w13, w8
  403130:	bfi	w12, w12, #8, #8
  403134:	bfi	w13, w13, #8, #8
  403138:	mov	x11, #0xfefefefefefefefe    	// #-72340172838076674
  40313c:	bfi	x12, x12, #16, #16
  403140:	bfi	x13, x13, #16, #16
  403144:	movk	x11, #0xfeff
  403148:	bfi	x12, x12, #32, #32
  40314c:	bfi	x13, x13, #32, #32
  403150:	mov	x9, x3
  403154:	subs	x3, x3, #0x8
  403158:	mov	x10, x0
  40315c:	b.cc	403190 <ferror@plt+0x18a0>  // b.lo, b.ul, b.last
  403160:	mov	x0, x10
  403164:	ldr	x14, [x0], #8
  403168:	eor	x15, x14, x12
  40316c:	eor	x14, x14, x13
  403170:	add	x16, x15, x11
  403174:	add	x17, x14, x11
  403178:	bic	x15, x16, x15
  40317c:	bic	x14, x17, x14
  403180:	orr	x14, x15, x14
  403184:	and	x14, x14, #0x8080808080808080
  403188:	cbz	x14, 403150 <ferror@plt+0x1860>
  40318c:	b	403194 <ferror@plt+0x18a4>
  403190:	cbz	x9, 4031b8 <ferror@plt+0x18c8>
  403194:	mov	x11, xzr
  403198:	ldrb	w12, [x10, x11]
  40319c:	cmp	w1, w12
  4031a0:	b.eq	4031c0 <ferror@plt+0x18d0>  // b.none
  4031a4:	cmp	w8, w12
  4031a8:	b.eq	4031c0 <ferror@plt+0x18d0>  // b.none
  4031ac:	add	x11, x11, #0x1
  4031b0:	cmp	x9, x11
  4031b4:	b.ne	403198 <ferror@plt+0x18a8>  // b.any
  4031b8:	mov	x0, xzr
  4031bc:	ret
  4031c0:	add	x0, x10, x11
  4031c4:	ret
  4031c8:	stp	x29, x30, [sp, #-32]!
  4031cc:	stp	x20, x19, [sp, #16]
  4031d0:	mov	x29, sp
  4031d4:	cbz	x0, 403254 <ferror@plt+0x1964>
  4031d8:	mov	w1, #0x2f                  	// #47
  4031dc:	mov	x19, x0
  4031e0:	bl	401730 <strrchr@plt>
  4031e4:	cmp	x0, #0x0
  4031e8:	csinc	x20, x19, x0, eq  // eq = none
  4031ec:	sub	x8, x20, x19
  4031f0:	cmp	x8, #0x7
  4031f4:	b.lt	403238 <ferror@plt+0x1948>  // b.tstop
  4031f8:	adrp	x1, 406000 <ferror@plt+0x4710>
  4031fc:	sub	x0, x20, #0x7
  403200:	add	x1, x1, #0x297
  403204:	mov	w2, #0x7                   	// #7
  403208:	bl	401680 <strncmp@plt>
  40320c:	cbnz	w0, 403238 <ferror@plt+0x1948>
  403210:	adrp	x1, 406000 <ferror@plt+0x4710>
  403214:	add	x1, x1, #0x29f
  403218:	mov	w2, #0x3                   	// #3
  40321c:	mov	x0, x20
  403220:	bl	401680 <strncmp@plt>
  403224:	mov	x19, x20
  403228:	cbnz	w0, 403238 <ferror@plt+0x1948>
  40322c:	add	x19, x20, #0x3
  403230:	adrp	x8, 417000 <ferror@plt+0x15710>
  403234:	str	x19, [x8, #640]
  403238:	adrp	x8, 417000 <ferror@plt+0x15710>
  40323c:	adrp	x9, 417000 <ferror@plt+0x15710>
  403240:	str	x19, [x8, #752]
  403244:	str	x19, [x9, #592]
  403248:	ldp	x20, x19, [sp, #16]
  40324c:	ldp	x29, x30, [sp], #32
  403250:	ret
  403254:	adrp	x8, 417000 <ferror@plt+0x15710>
  403258:	ldr	x1, [x8, #600]
  40325c:	adrp	x0, 406000 <ferror@plt+0x4710>
  403260:	add	x0, x0, #0x25f
  403264:	bl	4015b0 <fputs@plt>
  403268:	bl	401750 <abort@plt>
  40326c:	stp	x29, x30, [sp, #-48]!
  403270:	str	x21, [sp, #16]
  403274:	stp	x20, x19, [sp, #32]
  403278:	mov	x29, sp
  40327c:	mov	x19, x0
  403280:	bl	4018d0 <__errno_location@plt>
  403284:	ldr	w21, [x0]
  403288:	adrp	x8, 417000 <ferror@plt+0x15710>
  40328c:	add	x8, x8, #0x2f8
  403290:	cmp	x19, #0x0
  403294:	mov	x20, x0
  403298:	csel	x0, x8, x19, eq  // eq = none
  40329c:	mov	w1, #0x38                  	// #56
  4032a0:	bl	404ec0 <ferror@plt+0x35d0>
  4032a4:	str	w21, [x20]
  4032a8:	ldp	x20, x19, [sp, #32]
  4032ac:	ldr	x21, [sp, #16]
  4032b0:	ldp	x29, x30, [sp], #48
  4032b4:	ret
  4032b8:	adrp	x8, 417000 <ferror@plt+0x15710>
  4032bc:	add	x8, x8, #0x2f8
  4032c0:	cmp	x0, #0x0
  4032c4:	csel	x8, x8, x0, eq  // eq = none
  4032c8:	ldr	w0, [x8]
  4032cc:	ret
  4032d0:	adrp	x8, 417000 <ferror@plt+0x15710>
  4032d4:	add	x8, x8, #0x2f8
  4032d8:	cmp	x0, #0x0
  4032dc:	csel	x8, x8, x0, eq  // eq = none
  4032e0:	str	w1, [x8]
  4032e4:	ret
  4032e8:	adrp	x8, 417000 <ferror@plt+0x15710>
  4032ec:	add	x8, x8, #0x2f8
  4032f0:	cmp	x0, #0x0
  4032f4:	ubfx	w9, w1, #5, #3
  4032f8:	csel	x8, x8, x0, eq  // eq = none
  4032fc:	add	x8, x8, w9, uxtw #2
  403300:	ldr	w9, [x8, #8]
  403304:	lsr	w10, w9, w1
  403308:	and	w0, w10, #0x1
  40330c:	and	w10, w2, #0x1
  403310:	eor	w10, w0, w10
  403314:	lsl	w10, w10, w1
  403318:	eor	w9, w10, w9
  40331c:	str	w9, [x8, #8]
  403320:	ret
  403324:	adrp	x8, 417000 <ferror@plt+0x15710>
  403328:	add	x8, x8, #0x2f8
  40332c:	cmp	x0, #0x0
  403330:	csel	x8, x8, x0, eq  // eq = none
  403334:	ldr	w0, [x8, #4]
  403338:	str	w1, [x8, #4]
  40333c:	ret
  403340:	stp	x29, x30, [sp, #-16]!
  403344:	adrp	x8, 417000 <ferror@plt+0x15710>
  403348:	add	x8, x8, #0x2f8
  40334c:	cmp	x0, #0x0
  403350:	csel	x8, x8, x0, eq  // eq = none
  403354:	mov	w9, #0xa                   	// #10
  403358:	mov	x29, sp
  40335c:	str	w9, [x8]
  403360:	cbz	x1, 403374 <ferror@plt+0x1a84>
  403364:	cbz	x2, 403374 <ferror@plt+0x1a84>
  403368:	stp	x1, x2, [x8, #40]
  40336c:	ldp	x29, x30, [sp], #16
  403370:	ret
  403374:	bl	401750 <abort@plt>
  403378:	sub	sp, sp, #0x60
  40337c:	adrp	x8, 417000 <ferror@plt+0x15710>
  403380:	add	x8, x8, #0x2f8
  403384:	cmp	x4, #0x0
  403388:	stp	x29, x30, [sp, #16]
  40338c:	str	x25, [sp, #32]
  403390:	stp	x24, x23, [sp, #48]
  403394:	stp	x22, x21, [sp, #64]
  403398:	stp	x20, x19, [sp, #80]
  40339c:	add	x29, sp, #0x10
  4033a0:	mov	x19, x3
  4033a4:	mov	x20, x2
  4033a8:	mov	x21, x1
  4033ac:	mov	x22, x0
  4033b0:	csel	x24, x8, x4, eq  // eq = none
  4033b4:	bl	4018d0 <__errno_location@plt>
  4033b8:	ldp	w4, w5, [x24]
  4033bc:	ldp	x7, x8, [x24, #40]
  4033c0:	ldr	w25, [x0]
  4033c4:	mov	x23, x0
  4033c8:	add	x6, x24, #0x8
  4033cc:	mov	x0, x22
  4033d0:	mov	x1, x21
  4033d4:	mov	x2, x20
  4033d8:	mov	x3, x19
  4033dc:	str	x8, [sp]
  4033e0:	bl	403404 <ferror@plt+0x1b14>
  4033e4:	str	w25, [x23]
  4033e8:	ldp	x20, x19, [sp, #80]
  4033ec:	ldp	x22, x21, [sp, #64]
  4033f0:	ldp	x24, x23, [sp, #48]
  4033f4:	ldr	x25, [sp, #32]
  4033f8:	ldp	x29, x30, [sp, #16]
  4033fc:	add	sp, sp, #0x60
  403400:	ret
  403404:	sub	sp, sp, #0x120
  403408:	stp	x29, x30, [sp, #192]
  40340c:	add	x29, sp, #0xc0
  403410:	ldr	x8, [x29, #96]
  403414:	stp	x28, x27, [sp, #208]
  403418:	stp	x26, x25, [sp, #224]
  40341c:	stp	x24, x23, [sp, #240]
  403420:	stp	x22, x21, [sp, #256]
  403424:	stp	x20, x19, [sp, #272]
  403428:	str	x7, [sp, #88]
  40342c:	stur	x6, [x29, #-40]
  403430:	mov	w19, w5
  403434:	mov	w22, w4
  403438:	mov	x28, x3
  40343c:	mov	x20, x2
  403440:	mov	x24, x1
  403444:	stur	x8, [x29, #-88]
  403448:	mov	x21, x0
  40344c:	bl	401810 <__ctype_get_mb_cur_max@plt>
  403450:	mov	w4, w22
  403454:	mov	w8, wzr
  403458:	mov	w14, wzr
  40345c:	str	w19, [sp, #80]
  403460:	ubfx	w19, w19, #1, #1
  403464:	add	x9, x20, #0x1
  403468:	mov	w25, #0x1                   	// #1
  40346c:	str	x0, [sp, #48]
  403470:	str	xzr, [sp, #64]
  403474:	stur	xzr, [x29, #-64]
  403478:	stur	xzr, [x29, #-32]
  40347c:	str	wzr, [sp, #72]
  403480:	stur	x20, [x29, #-80]
  403484:	str	x9, [sp, #96]
  403488:	cmp	w4, #0xa
  40348c:	b.hi	404024 <ferror@plt+0x2734>  // b.pmore
  403490:	adrp	x12, 406000 <ferror@plt+0x4710>
  403494:	mov	w9, w4
  403498:	add	x12, x12, #0x2a8
  40349c:	mov	x22, x24
  4034a0:	adr	x10, 4034c0 <ferror@plt+0x1bd0>
  4034a4:	ldrb	w11, [x12, x9]
  4034a8:	add	x10, x10, x11, lsl #2
  4034ac:	ldur	x24, [x29, #-80]
  4034b0:	mov	x20, xzr
  4034b4:	mov	w16, wzr
  4034b8:	mov	w9, #0x1                   	// #1
  4034bc:	br	x10
  4034c0:	adrp	x0, 406000 <ferror@plt+0x4710>
  4034c4:	add	x0, x0, #0x406
  4034c8:	mov	w1, w4
  4034cc:	mov	w20, w4
  4034d0:	mov	w23, w14
  4034d4:	bl	404750 <ferror@plt+0x2e60>
  4034d8:	str	x0, [sp, #88]
  4034dc:	adrp	x0, 406000 <ferror@plt+0x4710>
  4034e0:	add	x0, x0, #0x408
  4034e4:	mov	w1, w20
  4034e8:	bl	404750 <ferror@plt+0x2e60>
  4034ec:	mov	w14, w23
  4034f0:	mov	w4, w20
  4034f4:	stur	x0, [x29, #-88]
  4034f8:	tbnz	w19, #0, 403538 <ferror@plt+0x1c48>
  4034fc:	ldr	x8, [sp, #88]
  403500:	ldrb	w9, [x8]
  403504:	cbz	w9, 403538 <ferror@plt+0x1c48>
  403508:	mov	w27, w14
  40350c:	mov	w26, w4
  403510:	mov	x10, xzr
  403514:	add	x8, x8, #0x1
  403518:	cmp	x10, x22
  40351c:	b.cs	403524 <ferror@plt+0x1c34>  // b.hs, b.nlast
  403520:	strb	w9, [x21, x10]
  403524:	ldrb	w9, [x8, x10]
  403528:	add	x20, x10, #0x1
  40352c:	mov	x10, x20
  403530:	cbnz	w9, 403518 <ferror@plt+0x1c28>
  403534:	b	403544 <ferror@plt+0x1c54>
  403538:	mov	w27, w14
  40353c:	mov	w26, w4
  403540:	mov	x20, xzr
  403544:	ldur	x23, [x29, #-88]
  403548:	mov	x0, x23
  40354c:	bl	4015a0 <strlen@plt>
  403550:	stur	x0, [x29, #-32]
  403554:	stur	x23, [x29, #-64]
  403558:	mov	w9, #0x1                   	// #1
  40355c:	mov	w16, w19
  403560:	mov	w4, w26
  403564:	mov	w14, w27
  403568:	b	4035e4 <ferror@plt+0x1cf4>
  40356c:	mov	w8, #0x1                   	// #1
  403570:	b	4035c0 <ferror@plt+0x1cd0>
  403574:	mov	w4, wzr
  403578:	mov	x20, xzr
  40357c:	mov	w16, wzr
  403580:	mov	w9, w8
  403584:	b	4035e4 <ferror@plt+0x1cf4>
  403588:	tbnz	w19, #0, 4035c0 <ferror@plt+0x1cd0>
  40358c:	mov	w9, w8
  403590:	b	403ed8 <ferror@plt+0x25e8>
  403594:	tbz	w19, #0, 403ea0 <ferror@plt+0x25b0>
  403598:	mov	w8, #0x1                   	// #1
  40359c:	stur	x8, [x29, #-32]
  4035a0:	adrp	x8, 406000 <ferror@plt+0x4710>
  4035a4:	add	x8, x8, #0x404
  4035a8:	mov	x20, xzr
  4035ac:	mov	w4, #0x5                   	// #5
  4035b0:	stur	x8, [x29, #-64]
  4035b4:	mov	w9, #0x1                   	// #1
  4035b8:	b	4035e0 <ferror@plt+0x1cf0>
  4035bc:	tbz	w19, #0, 403ed4 <ferror@plt+0x25e4>
  4035c0:	mov	w9, #0x1                   	// #1
  4035c4:	stur	x9, [x29, #-32]
  4035c8:	adrp	x9, 406000 <ferror@plt+0x4710>
  4035cc:	add	x9, x9, #0x408
  4035d0:	mov	x20, xzr
  4035d4:	mov	w4, #0x2                   	// #2
  4035d8:	stur	x9, [x29, #-64]
  4035dc:	mov	w9, w8
  4035e0:	mov	w16, #0x1                   	// #1
  4035e4:	mov	w15, w9
  4035e8:	ldp	x8, x9, [x29, #-40]
  4035ec:	eor	w17, w16, #0x1
  4035f0:	stur	w17, [x29, #-68]
  4035f4:	mov	x23, xzr
  4035f8:	cmp	x8, #0x0
  4035fc:	cset	w8, eq  // eq = none
  403600:	cmp	x9, #0x0
  403604:	cset	w9, ne  // ne = any
  403608:	cmp	w4, #0x2
  40360c:	cset	w10, ne  // ne = any
  403610:	and	w13, w10, w15
  403614:	and	w12, w9, w16
  403618:	orr	w10, w10, w17
  40361c:	and	w17, w9, w13
  403620:	orr	w9, w13, w16
  403624:	eor	w9, w9, #0x1
  403628:	cset	w11, eq  // eq = none
  40362c:	orr	w8, w8, w9
  403630:	and	w12, w15, w12
  403634:	str	w10, [sp, #84]
  403638:	and	w10, w11, w16
  40363c:	stur	w8, [x29, #-24]
  403640:	eor	w8, w15, #0x1
  403644:	str	w12, [sp, #56]
  403648:	str	w10, [sp, #76]
  40364c:	stur	w15, [x29, #-72]
  403650:	str	w8, [sp, #60]
  403654:	stp	w16, w4, [x29, #-48]
  403658:	stur	w17, [x29, #-52]
  40365c:	cmn	x28, #0x1
  403660:	b.eq	403670 <ferror@plt+0x1d80>  // b.none
  403664:	cmp	x23, x28
  403668:	b.ne	403678 <ferror@plt+0x1d88>  // b.any
  40366c:	b	403e30 <ferror@plt+0x2540>
  403670:	ldrb	w8, [x24, x23]
  403674:	cbz	w8, 403e38 <ferror@plt+0x2548>
  403678:	cbz	w17, 4036b8 <ferror@plt+0x1dc8>
  40367c:	ldur	x8, [x29, #-32]
  403680:	cmp	x8, #0x2
  403684:	add	x19, x23, x8
  403688:	b.cc	4036b0 <ferror@plt+0x1dc0>  // b.lo, b.ul, b.last
  40368c:	cmn	x28, #0x1
  403690:	b.ne	4036b0 <ferror@plt+0x1dc0>  // b.any
  403694:	mov	x0, x24
  403698:	mov	w26, w14
  40369c:	bl	4015a0 <strlen@plt>
  4036a0:	ldp	w17, w16, [x29, #-52]
  4036a4:	ldur	w4, [x29, #-44]
  4036a8:	mov	w14, w26
  4036ac:	mov	x28, x0
  4036b0:	cmp	x19, x28
  4036b4:	b.ls	4036c0 <ferror@plt+0x1dd0>  // b.plast
  4036b8:	mov	w27, wzr
  4036bc:	b	4036f8 <ferror@plt+0x1e08>
  4036c0:	ldur	x1, [x29, #-64]
  4036c4:	ldur	x2, [x29, #-32]
  4036c8:	add	x0, x24, x23
  4036cc:	mov	w19, w14
  4036d0:	bl	401700 <bcmp@plt>
  4036d4:	ldur	w9, [x29, #-68]
  4036d8:	cmp	w0, #0x0
  4036dc:	cset	w8, ne  // ne = any
  4036e0:	cset	w27, eq  // eq = none
  4036e4:	orr	w8, w8, w9
  4036e8:	tbz	w8, #0, 403f30 <ferror@plt+0x2640>
  4036ec:	ldp	w16, w4, [x29, #-48]
  4036f0:	ldur	w17, [x29, #-52]
  4036f4:	mov	w14, w19
  4036f8:	ldrb	w19, [x24, x23]
  4036fc:	cmp	w19, #0x7e
  403700:	b.hi	403918 <ferror@plt+0x2028>  // b.pmore
  403704:	adrp	x13, 406000 <ferror@plt+0x4710>
  403708:	add	x13, x13, #0x2b3
  40370c:	adr	x12, 403730 <ferror@plt+0x1e40>
  403710:	ldrb	w9, [x13, x19]
  403714:	add	x12, x12, x9, lsl #2
  403718:	mov	w10, wzr
  40371c:	mov	w8, wzr
  403720:	mov	w26, #0x1                   	// #1
  403724:	mov	w11, #0x6e                  	// #110
  403728:	mov	w9, #0x61                  	// #97
  40372c:	br	x12
  403730:	ldur	w9, [x29, #-24]
  403734:	tbnz	w9, #0, 403754 <ferror@plt+0x1e64>
  403738:	ldur	x10, [x29, #-40]
  40373c:	lsr	w9, w19, #5
  403740:	ldr	w9, [x10, w9, uxtw #2]
  403744:	lsr	w9, w9, w19
  403748:	tbz	w9, #0, 403754 <ferror@plt+0x1e64>
  40374c:	mov	w9, w19
  403750:	b	40375c <ferror@plt+0x1e6c>
  403754:	mov	w9, w19
  403758:	cbz	w27, 40397c <ferror@plt+0x208c>
  40375c:	tbnz	w16, #0, 403f08 <ferror@plt+0x2618>
  403760:	cmp	w4, #0x2
  403764:	cset	w8, ne  // ne = any
  403768:	orr	w8, w8, w14
  40376c:	tbnz	w8, #0, 4037b0 <ferror@plt+0x1ec0>
  403770:	cmp	x20, x22
  403774:	b.cs	403780 <ferror@plt+0x1e90>  // b.hs, b.nlast
  403778:	mov	w8, #0x27                  	// #39
  40377c:	strb	w8, [x21, x20]
  403780:	add	x8, x20, #0x1
  403784:	cmp	x8, x22
  403788:	b.cs	403794 <ferror@plt+0x1ea4>  // b.hs, b.nlast
  40378c:	mov	w10, #0x24                  	// #36
  403790:	strb	w10, [x21, x8]
  403794:	add	x8, x20, #0x2
  403798:	cmp	x8, x22
  40379c:	b.cs	4037a8 <ferror@plt+0x1eb8>  // b.hs, b.nlast
  4037a0:	mov	w10, #0x27                  	// #39
  4037a4:	strb	w10, [x21, x8]
  4037a8:	add	x20, x20, #0x3
  4037ac:	mov	w14, #0x1                   	// #1
  4037b0:	cmp	x20, x22
  4037b4:	b.cs	4037c0 <ferror@plt+0x1ed0>  // b.hs, b.nlast
  4037b8:	mov	w8, #0x5c                  	// #92
  4037bc:	strb	w8, [x21, x20]
  4037c0:	add	x20, x20, #0x1
  4037c4:	b	4039b4 <ferror@plt+0x20c4>
  4037c8:	cmp	x28, #0x1
  4037cc:	b.eq	4037f0 <ferror@plt+0x1f00>  // b.none
  4037d0:	cmn	x28, #0x1
  4037d4:	b.ne	4037f4 <ferror@plt+0x1f04>  // b.any
  4037d8:	ldrb	w8, [x24, #1]
  4037dc:	cbz	w8, 4037f0 <ferror@plt+0x1f00>
  4037e0:	mov	w8, wzr
  4037e4:	mov	w26, wzr
  4037e8:	mov	x28, #0xffffffffffffffff    	// #-1
  4037ec:	b	403730 <ferror@plt+0x1e40>
  4037f0:	cbz	x23, 403800 <ferror@plt+0x1f10>
  4037f4:	mov	w8, wzr
  4037f8:	mov	w26, wzr
  4037fc:	b	403730 <ferror@plt+0x1e40>
  403800:	mov	w10, #0x1                   	// #1
  403804:	cmp	w4, #0x2
  403808:	b.ne	403810 <ferror@plt+0x1f20>  // b.any
  40380c:	tbnz	w16, #0, 403f08 <ferror@plt+0x2618>
  403810:	mov	w8, wzr
  403814:	mov	w26, w10
  403818:	b	403730 <ferror@plt+0x1e40>
  40381c:	cmp	w4, #0x2
  403820:	b.ne	403964 <ferror@plt+0x2074>  // b.any
  403824:	tbz	w16, #0, 403970 <ferror@plt+0x2080>
  403828:	b	403f08 <ferror@plt+0x2618>
  40382c:	mov	w9, #0x66                  	// #102
  403830:	b	4039d0 <ferror@plt+0x20e0>
  403834:	mov	w11, #0x74                  	// #116
  403838:	b	403848 <ferror@plt+0x1f58>
  40383c:	mov	w9, #0x62                  	// #98
  403840:	b	4039d0 <ferror@plt+0x20e0>
  403844:	mov	w11, #0x72                  	// #114
  403848:	ldr	w8, [sp, #84]
  40384c:	mov	w9, w11
  403850:	tbnz	w8, #0, 4039d0 <ferror@plt+0x20e0>
  403854:	b	403f08 <ferror@plt+0x2618>
  403858:	ldur	w8, [x29, #-72]
  40385c:	tbz	w8, #0, 4039e4 <ferror@plt+0x20f4>
  403860:	cmp	w4, #0x2
  403864:	tbnz	w16, #0, 404018 <ferror@plt+0x2728>
  403868:	cset	w8, ne  // ne = any
  40386c:	orr	w8, w8, w14
  403870:	tbz	w8, #0, 403d18 <ferror@plt+0x2428>
  403874:	mov	x8, x20
  403878:	b	403d58 <ferror@plt+0x2468>
  40387c:	cmp	w4, #0x5
  403880:	b.eq	403b08 <ferror@plt+0x2218>  // b.none
  403884:	cmp	w4, #0x2
  403888:	b.ne	403bb8 <ferror@plt+0x22c8>  // b.any
  40388c:	tbz	w16, #0, 403bb8 <ferror@plt+0x22c8>
  403890:	b	403f08 <ferror@plt+0x2618>
  403894:	mov	w9, #0x76                  	// #118
  403898:	b	4039d0 <ferror@plt+0x20e0>
  40389c:	cmp	w4, #0x2
  4038a0:	b.ne	4039f4 <ferror@plt+0x2104>  // b.any
  4038a4:	tbnz	w16, #0, 403f08 <ferror@plt+0x2618>
  4038a8:	ldr	x10, [sp, #64]
  4038ac:	cmp	x22, #0x0
  4038b0:	cset	w8, eq  // eq = none
  4038b4:	cmp	x10, #0x0
  4038b8:	cset	w9, ne  // ne = any
  4038bc:	orr	w8, w9, w8
  4038c0:	cmp	w8, #0x0
  4038c4:	csel	x10, x10, x22, ne  // ne = any
  4038c8:	csel	x22, x22, xzr, ne  // ne = any
  4038cc:	cmp	x20, x22
  4038d0:	str	x10, [sp, #64]
  4038d4:	b.cs	4038e0 <ferror@plt+0x1ff0>  // b.hs, b.nlast
  4038d8:	mov	w8, #0x27                  	// #39
  4038dc:	strb	w8, [x21, x20]
  4038e0:	add	x8, x20, #0x1
  4038e4:	cmp	x8, x22
  4038e8:	b.cs	4038f4 <ferror@plt+0x2004>  // b.hs, b.nlast
  4038ec:	mov	w9, #0x5c                  	// #92
  4038f0:	strb	w9, [x21, x8]
  4038f4:	add	x8, x20, #0x2
  4038f8:	cmp	x8, x22
  4038fc:	b.cs	403908 <ferror@plt+0x2018>  // b.hs, b.nlast
  403900:	mov	w9, #0x27                  	// #39
  403904:	strb	w9, [x21, x8]
  403908:	mov	w14, wzr
  40390c:	mov	w8, wzr
  403910:	add	x20, x20, #0x3
  403914:	b	4039f8 <ferror@plt+0x2108>
  403918:	ldr	x8, [sp, #48]
  40391c:	str	w14, [sp, #28]
  403920:	cmp	x8, #0x1
  403924:	b.ne	403a0c <ferror@plt+0x211c>  // b.any
  403928:	bl	4017c0 <__ctype_b_loc@plt>
  40392c:	ldr	x8, [x0]
  403930:	mov	w11, #0x1                   	// #1
  403934:	ldrh	w8, [x8, x19, lsl #1]
  403938:	ubfx	w26, w8, #14, #1
  40393c:	ldr	w8, [sp, #60]
  403940:	ldp	w16, w4, [x29, #-48]
  403944:	ldr	w14, [sp, #28]
  403948:	ldur	w17, [x29, #-52]
  40394c:	cmp	x11, #0x1
  403950:	orr	w8, w26, w8
  403954:	b.hi	403bc8 <ferror@plt+0x22d8>  // b.pmore
  403958:	tbz	w8, #0, 403bc8 <ferror@plt+0x22d8>
  40395c:	mov	w8, wzr
  403960:	b	403730 <ferror@plt+0x1e40>
  403964:	ldr	w8, [sp, #56]
  403968:	mov	w9, #0x5c                  	// #92
  40396c:	tbz	w8, #0, 4039d0 <ferror@plt+0x20e0>
  403970:	mov	w8, wzr
  403974:	mov	w26, wzr
  403978:	mov	w19, #0x5c                  	// #92
  40397c:	tbnz	w8, #0, 4039b0 <ferror@plt+0x20c0>
  403980:	tbz	w14, #0, 4039b0 <ferror@plt+0x20c0>
  403984:	cmp	x20, x22
  403988:	b.cs	403994 <ferror@plt+0x20a4>  // b.hs, b.nlast
  40398c:	mov	w8, #0x27                  	// #39
  403990:	strb	w8, [x21, x20]
  403994:	add	x8, x20, #0x1
  403998:	cmp	x8, x22
  40399c:	b.cs	4039a8 <ferror@plt+0x20b8>  // b.hs, b.nlast
  4039a0:	mov	w9, #0x27                  	// #39
  4039a4:	strb	w9, [x21, x8]
  4039a8:	mov	w14, wzr
  4039ac:	add	x20, x20, #0x2
  4039b0:	mov	w9, w19
  4039b4:	cmp	x20, x22
  4039b8:	b.cs	4039c0 <ferror@plt+0x20d0>  // b.hs, b.nlast
  4039bc:	strb	w9, [x21, x20]
  4039c0:	add	x20, x20, #0x1
  4039c4:	and	w25, w25, w26
  4039c8:	add	x23, x23, #0x1
  4039cc:	b	40365c <ferror@plt+0x1d6c>
  4039d0:	ldur	w10, [x29, #-72]
  4039d4:	mov	w8, wzr
  4039d8:	mov	w26, wzr
  4039dc:	tbz	w10, #0, 403730 <ferror@plt+0x1e40>
  4039e0:	b	40375c <ferror@plt+0x1e6c>
  4039e4:	ldr	w8, [sp, #80]
  4039e8:	tbnz	w8, #0, 4039c8 <ferror@plt+0x20d8>
  4039ec:	mov	w19, wzr
  4039f0:	b	4037f4 <ferror@plt+0x1f04>
  4039f4:	mov	w8, wzr
  4039f8:	mov	w9, #0x1                   	// #1
  4039fc:	mov	w19, #0x27                  	// #39
  403a00:	str	w9, [sp, #72]
  403a04:	mov	w26, #0x1                   	// #1
  403a08:	b	403730 <ferror@plt+0x1e40>
  403a0c:	cmn	x28, #0x1
  403a10:	stur	xzr, [x29, #-16]
  403a14:	b.ne	403a24 <ferror@plt+0x2134>  // b.any
  403a18:	mov	x0, x24
  403a1c:	bl	4015a0 <strlen@plt>
  403a20:	mov	x28, x0
  403a24:	ldr	x8, [sp, #96]
  403a28:	mov	x11, xzr
  403a2c:	mov	w26, #0x1                   	// #1
  403a30:	str	x21, [sp, #32]
  403a34:	add	x8, x8, x23
  403a38:	str	x8, [sp, #16]
  403a3c:	add	x21, x11, x23
  403a40:	add	x1, x24, x21
  403a44:	sub	x2, x28, x21
  403a48:	sub	x0, x29, #0x14
  403a4c:	sub	x3, x29, #0x10
  403a50:	str	x11, [sp, #40]
  403a54:	bl	405198 <ferror@plt+0x38a8>
  403a58:	cbz	x0, 403e10 <ferror@plt+0x2520>
  403a5c:	mov	x24, x0
  403a60:	cmn	x0, #0x1
  403a64:	b.eq	403e0c <ferror@plt+0x251c>  // b.none
  403a68:	cmn	x24, #0x2
  403a6c:	b.eq	403dd0 <ferror@plt+0x24e0>  // b.none
  403a70:	ldr	w9, [sp, #76]
  403a74:	ldr	x21, [sp, #32]
  403a78:	cmp	x24, #0x2
  403a7c:	cset	w8, cc  // cc = lo, ul, last
  403a80:	eor	w9, w9, #0x1
  403a84:	mov	x12, #0x2b                  	// #43
  403a88:	orr	w8, w9, w8
  403a8c:	mov	w11, #0x1                   	// #1
  403a90:	movk	x12, #0x2, lsl #32
  403a94:	tbnz	w8, #0, 403ad0 <ferror@plt+0x21e0>
  403a98:	ldr	x9, [sp, #40]
  403a9c:	ldr	x10, [sp, #16]
  403aa0:	sub	x8, x24, #0x1
  403aa4:	add	x9, x10, x9
  403aa8:	ldrb	w10, [x9]
  403aac:	sub	w10, w10, #0x5b
  403ab0:	cmp	w10, #0x21
  403ab4:	b.hi	403ac4 <ferror@plt+0x21d4>  // b.pmore
  403ab8:	lsl	x10, x11, x10
  403abc:	tst	x10, x12
  403ac0:	b.ne	403f3c <ferror@plt+0x264c>  // b.any
  403ac4:	subs	x8, x8, #0x1
  403ac8:	add	x9, x9, #0x1
  403acc:	b.ne	403aa8 <ferror@plt+0x21b8>  // b.any
  403ad0:	ldur	w0, [x29, #-20]
  403ad4:	bl	4018b0 <iswprint@plt>
  403ad8:	ldr	x21, [sp, #40]
  403adc:	cmp	w0, #0x0
  403ae0:	cset	w8, ne  // ne = any
  403ae4:	sub	x0, x29, #0x10
  403ae8:	and	w26, w26, w8
  403aec:	add	x21, x24, x21
  403af0:	bl	401770 <mbsinit@plt>
  403af4:	mov	x11, x21
  403af8:	ldr	x21, [sp, #32]
  403afc:	ldur	x24, [x29, #-80]
  403b00:	cbz	w0, 403a3c <ferror@plt+0x214c>
  403b04:	b	40393c <ferror@plt+0x204c>
  403b08:	ldr	w8, [sp, #80]
  403b0c:	tbz	w8, #2, 403bb8 <ferror@plt+0x22c8>
  403b10:	add	x9, x23, #0x2
  403b14:	cmp	x9, x28
  403b18:	b.cs	403bb8 <ferror@plt+0x22c8>  // b.hs, b.nlast
  403b1c:	add	x8, x23, x24
  403b20:	ldrb	w8, [x8, #1]
  403b24:	cmp	w8, #0x3f
  403b28:	b.ne	403bb8 <ferror@plt+0x22c8>  // b.any
  403b2c:	ldrb	w19, [x24, x9]
  403b30:	mov	w8, wzr
  403b34:	cmp	w19, #0x3e
  403b38:	b.hi	403e24 <ferror@plt+0x2534>  // b.pmore
  403b3c:	mov	w10, #0x1                   	// #1
  403b40:	mov	x11, #0xa38200000000        	// #179778741075968
  403b44:	lsl	x10, x10, x19
  403b48:	movk	x11, #0x7000, lsl #48
  403b4c:	tst	x10, x11
  403b50:	b.eq	403e24 <ferror@plt+0x2534>  // b.none
  403b54:	tbnz	w16, #0, 403f08 <ferror@plt+0x2618>
  403b58:	cmp	x20, x22
  403b5c:	b.cs	403b68 <ferror@plt+0x2278>  // b.hs, b.nlast
  403b60:	mov	w8, #0x3f                  	// #63
  403b64:	strb	w8, [x21, x20]
  403b68:	add	x8, x20, #0x1
  403b6c:	cmp	x8, x22
  403b70:	b.cs	403b7c <ferror@plt+0x228c>  // b.hs, b.nlast
  403b74:	mov	w10, #0x22                  	// #34
  403b78:	strb	w10, [x21, x8]
  403b7c:	add	x8, x20, #0x2
  403b80:	cmp	x8, x22
  403b84:	b.cs	403b90 <ferror@plt+0x22a0>  // b.hs, b.nlast
  403b88:	mov	w10, #0x22                  	// #34
  403b8c:	strb	w10, [x21, x8]
  403b90:	add	x8, x20, #0x3
  403b94:	cmp	x8, x22
  403b98:	b.cs	403ba4 <ferror@plt+0x22b4>  // b.hs, b.nlast
  403b9c:	mov	w10, #0x3f                  	// #63
  403ba0:	strb	w10, [x21, x8]
  403ba4:	mov	w8, wzr
  403ba8:	mov	w26, wzr
  403bac:	add	x20, x20, #0x4
  403bb0:	mov	x23, x9
  403bb4:	b	403730 <ferror@plt+0x1e40>
  403bb8:	mov	w8, wzr
  403bbc:	mov	w26, wzr
  403bc0:	mov	w19, #0x3f                  	// #63
  403bc4:	b	403730 <ferror@plt+0x1e40>
  403bc8:	mov	w10, wzr
  403bcc:	add	x9, x11, x23
  403bd0:	tbz	w8, #0, 403c30 <ferror@plt+0x2340>
  403bd4:	b	403cdc <ferror@plt+0x23ec>
  403bd8:	and	w12, w10, #0x1
  403bdc:	orn	w12, w12, w14
  403be0:	tbnz	w12, #0, 403c10 <ferror@plt+0x2320>
  403be4:	cmp	x20, x22
  403be8:	b.cs	403bf4 <ferror@plt+0x2304>  // b.hs, b.nlast
  403bec:	mov	w12, #0x27                  	// #39
  403bf0:	strb	w12, [x21, x20]
  403bf4:	add	x12, x20, #0x1
  403bf8:	cmp	x12, x22
  403bfc:	b.cs	403c08 <ferror@plt+0x2318>  // b.hs, b.nlast
  403c00:	mov	w13, #0x27                  	// #39
  403c04:	strb	w13, [x21, x12]
  403c08:	mov	w14, wzr
  403c0c:	add	x20, x20, #0x2
  403c10:	cmp	x20, x22
  403c14:	b.cs	403c1c <ferror@plt+0x232c>  // b.hs, b.nlast
  403c18:	strb	w19, [x21, x20]
  403c1c:	ldr	x12, [sp, #96]
  403c20:	add	x20, x20, #0x1
  403c24:	ldrb	w19, [x12, x23]
  403c28:	mov	x23, x11
  403c2c:	tbnz	w8, #0, 403cdc <ferror@plt+0x23ec>
  403c30:	tbnz	w16, #0, 403f08 <ferror@plt+0x2618>
  403c34:	cmp	w4, #0x2
  403c38:	cset	w10, ne  // ne = any
  403c3c:	orr	w10, w10, w14
  403c40:	tbnz	w10, #0, 403c84 <ferror@plt+0x2394>
  403c44:	cmp	x20, x22
  403c48:	b.cs	403c54 <ferror@plt+0x2364>  // b.hs, b.nlast
  403c4c:	mov	w10, #0x27                  	// #39
  403c50:	strb	w10, [x21, x20]
  403c54:	add	x10, x20, #0x1
  403c58:	cmp	x10, x22
  403c5c:	b.cs	403c68 <ferror@plt+0x2378>  // b.hs, b.nlast
  403c60:	mov	w11, #0x24                  	// #36
  403c64:	strb	w11, [x21, x10]
  403c68:	add	x10, x20, #0x2
  403c6c:	cmp	x10, x22
  403c70:	b.cs	403c7c <ferror@plt+0x238c>  // b.hs, b.nlast
  403c74:	mov	w11, #0x27                  	// #39
  403c78:	strb	w11, [x21, x10]
  403c7c:	add	x20, x20, #0x3
  403c80:	mov	w14, #0x1                   	// #1
  403c84:	cmp	x20, x22
  403c88:	b.cs	403c94 <ferror@plt+0x23a4>  // b.hs, b.nlast
  403c8c:	mov	w10, #0x5c                  	// #92
  403c90:	strb	w10, [x21, x20]
  403c94:	add	x10, x20, #0x1
  403c98:	cmp	x10, x22
  403c9c:	b.cs	403cac <ferror@plt+0x23bc>  // b.hs, b.nlast
  403ca0:	mov	w11, #0x30                  	// #48
  403ca4:	bfxil	w11, w19, #6, #2
  403ca8:	strb	w11, [x21, x10]
  403cac:	add	x10, x20, #0x2
  403cb0:	cmp	x10, x22
  403cb4:	b.cs	403cc4 <ferror@plt+0x23d4>  // b.hs, b.nlast
  403cb8:	mov	w11, #0x30                  	// #48
  403cbc:	bfxil	w11, w19, #3, #3
  403cc0:	strb	w11, [x21, x10]
  403cc4:	mov	w11, #0x30                  	// #48
  403cc8:	bfxil	w11, w19, #0, #3
  403ccc:	add	x20, x20, #0x3
  403cd0:	mov	w10, #0x1                   	// #1
  403cd4:	mov	w19, w11
  403cd8:	b	403d00 <ferror@plt+0x2410>
  403cdc:	tbz	w27, #0, 403cfc <ferror@plt+0x240c>
  403ce0:	cmp	x20, x22
  403ce4:	b.cs	403cf0 <ferror@plt+0x2400>  // b.hs, b.nlast
  403ce8:	mov	w11, #0x5c                  	// #92
  403cec:	strb	w11, [x21, x20]
  403cf0:	mov	w27, wzr
  403cf4:	add	x20, x20, #0x1
  403cf8:	b	403d00 <ferror@plt+0x2410>
  403cfc:	mov	w27, wzr
  403d00:	add	x11, x23, #0x1
  403d04:	cmp	x9, x11
  403d08:	b.hi	403bd8 <ferror@plt+0x22e8>  // b.pmore
  403d0c:	and	w8, w10, #0x1
  403d10:	tbz	w8, #0, 403980 <ferror@plt+0x2090>
  403d14:	b	4039b0 <ferror@plt+0x20c0>
  403d18:	cmp	x20, x22
  403d1c:	b.cs	403d28 <ferror@plt+0x2438>  // b.hs, b.nlast
  403d20:	mov	w8, #0x27                  	// #39
  403d24:	strb	w8, [x21, x20]
  403d28:	add	x8, x20, #0x1
  403d2c:	cmp	x8, x22
  403d30:	b.cs	403d3c <ferror@plt+0x244c>  // b.hs, b.nlast
  403d34:	mov	w9, #0x24                  	// #36
  403d38:	strb	w9, [x21, x8]
  403d3c:	add	x8, x20, #0x2
  403d40:	cmp	x8, x22
  403d44:	b.cs	403d50 <ferror@plt+0x2460>  // b.hs, b.nlast
  403d48:	mov	w9, #0x27                  	// #39
  403d4c:	strb	w9, [x21, x8]
  403d50:	add	x8, x20, #0x3
  403d54:	mov	w14, #0x1                   	// #1
  403d58:	cmp	x8, x22
  403d5c:	b.cs	403d68 <ferror@plt+0x2478>  // b.hs, b.nlast
  403d60:	mov	w9, #0x5c                  	// #92
  403d64:	strb	w9, [x21, x8]
  403d68:	cmp	w4, #0x2
  403d6c:	add	x20, x8, #0x1
  403d70:	b.eq	403dc0 <ferror@plt+0x24d0>  // b.none
  403d74:	add	x9, x23, #0x1
  403d78:	cmp	x9, x28
  403d7c:	b.cs	403dc0 <ferror@plt+0x24d0>  // b.hs, b.nlast
  403d80:	ldrb	w9, [x24, x9]
  403d84:	sub	w9, w9, #0x30
  403d88:	cmp	w9, #0x9
  403d8c:	b.hi	403dc0 <ferror@plt+0x24d0>  // b.pmore
  403d90:	cmp	x20, x22
  403d94:	b.cs	403da0 <ferror@plt+0x24b0>  // b.hs, b.nlast
  403d98:	mov	w9, #0x30                  	// #48
  403d9c:	strb	w9, [x21, x20]
  403da0:	add	x9, x8, #0x2
  403da4:	cmp	x9, x22
  403da8:	b.cs	403db4 <ferror@plt+0x24c4>  // b.hs, b.nlast
  403dac:	mov	w10, #0x30                  	// #48
  403db0:	strb	w10, [x21, x9]
  403db4:	mov	w26, wzr
  403db8:	add	x20, x8, #0x3
  403dbc:	b	403dc4 <ferror@plt+0x24d4>
  403dc0:	mov	w26, wzr
  403dc4:	mov	w8, #0x1                   	// #1
  403dc8:	mov	w19, #0x30                  	// #48
  403dcc:	b	403730 <ferror@plt+0x1e40>
  403dd0:	cmp	x28, x21
  403dd4:	b.ls	403e0c <ferror@plt+0x251c>  // b.plast
  403dd8:	ldur	x24, [x29, #-80]
  403ddc:	ldp	x21, x11, [sp, #32]
  403de0:	sub	x8, x28, x23
  403de4:	add	x9, x24, x23
  403de8:	ldrb	w10, [x9, x11]
  403dec:	cbz	w10, 403e1c <ferror@plt+0x252c>
  403df0:	add	x11, x11, #0x1
  403df4:	add	x10, x23, x11
  403df8:	cmp	x10, x28
  403dfc:	b.cc	403de8 <ferror@plt+0x24f8>  // b.lo, b.ul, b.last
  403e00:	mov	w26, wzr
  403e04:	mov	x11, x8
  403e08:	b	40393c <ferror@plt+0x204c>
  403e0c:	mov	w26, wzr
  403e10:	ldp	x21, x11, [sp, #32]
  403e14:	ldur	x24, [x29, #-80]
  403e18:	b	40393c <ferror@plt+0x204c>
  403e1c:	mov	w26, wzr
  403e20:	b	40393c <ferror@plt+0x204c>
  403e24:	mov	w19, #0x3f                  	// #63
  403e28:	mov	w26, w8
  403e2c:	b	403730 <ferror@plt+0x1e40>
  403e30:	mov	x28, x23
  403e34:	b	403e3c <ferror@plt+0x254c>
  403e38:	mov	x28, #0xffffffffffffffff    	// #-1
  403e3c:	cmp	w4, #0x2
  403e40:	ldur	w10, [x29, #-72]
  403e44:	cset	w8, eq  // eq = none
  403e48:	cmp	x20, #0x0
  403e4c:	cset	w9, eq  // eq = none
  403e50:	and	w8, w8, w9
  403e54:	and	w8, w16, w8
  403e58:	tbnz	w8, #0, 403f0c <ferror@plt+0x261c>
  403e5c:	cmp	w4, #0x2
  403e60:	cset	w8, ne  // ne = any
  403e64:	orr	w8, w16, w8
  403e68:	tbnz	w8, #0, 403fd8 <ferror@plt+0x26e8>
  403e6c:	ldr	w8, [sp, #72]
  403e70:	eor	w8, w8, #0x1
  403e74:	tbnz	w8, #0, 403fd8 <ferror@plt+0x26e8>
  403e78:	tbnz	w25, #0, 403fa8 <ferror@plt+0x26b8>
  403e7c:	ldr	x24, [sp, #64]
  403e80:	mov	w19, wzr
  403e84:	cbz	x24, 403fd4 <ferror@plt+0x26e4>
  403e88:	mov	w4, #0x2                   	// #2
  403e8c:	mov	w8, w10
  403e90:	mov	w25, w19
  403e94:	mov	w16, w19
  403e98:	cbz	x22, 403488 <ferror@plt+0x1b98>
  403e9c:	b	403fd8 <ferror@plt+0x26e8>
  403ea0:	mov	w16, wzr
  403ea4:	cbz	x22, 403eb0 <ferror@plt+0x25c0>
  403ea8:	mov	w8, #0x22                  	// #34
  403eac:	strb	w8, [x21]
  403eb0:	adrp	x8, 406000 <ferror@plt+0x4710>
  403eb4:	add	x8, x8, #0x404
  403eb8:	stur	x8, [x29, #-64]
  403ebc:	mov	w8, #0x1                   	// #1
  403ec0:	mov	w20, #0x1                   	// #1
  403ec4:	mov	w4, #0x5                   	// #5
  403ec8:	stur	x8, [x29, #-32]
  403ecc:	mov	w9, #0x1                   	// #1
  403ed0:	b	4035e4 <ferror@plt+0x1cf4>
  403ed4:	mov	w9, #0x1                   	// #1
  403ed8:	mov	w16, wzr
  403edc:	cbz	x22, 403ee8 <ferror@plt+0x25f8>
  403ee0:	mov	w8, #0x27                  	// #39
  403ee4:	strb	w8, [x21]
  403ee8:	adrp	x8, 406000 <ferror@plt+0x4710>
  403eec:	add	x8, x8, #0x408
  403ef0:	stur	x8, [x29, #-64]
  403ef4:	mov	w8, #0x1                   	// #1
  403ef8:	mov	w4, #0x2                   	// #2
  403efc:	mov	w20, #0x1                   	// #1
  403f00:	stur	x8, [x29, #-32]
  403f04:	b	4035e4 <ferror@plt+0x1cf4>
  403f08:	ldur	w10, [x29, #-72]
  403f0c:	tst	w10, #0x1
  403f10:	mov	w8, #0x2                   	// #2
  403f14:	mov	w9, #0x4                   	// #4
  403f18:	csel	w8, w9, w8, ne  // ne = any
  403f1c:	cmp	w4, #0x2
  403f20:	b.ne	403f28 <ferror@plt+0x2638>  // b.any
  403f24:	mov	w4, w8
  403f28:	ldr	x7, [sp, #88]
  403f2c:	b	403f58 <ferror@plt+0x2668>
  403f30:	ldr	x7, [sp, #88]
  403f34:	ldur	w4, [x29, #-44]
  403f38:	b	403f58 <ferror@plt+0x2668>
  403f3c:	ldur	w8, [x29, #-72]
  403f40:	ldr	x7, [sp, #88]
  403f44:	ldur	x24, [x29, #-80]
  403f48:	mov	w9, #0x4                   	// #4
  403f4c:	tst	w8, #0x1
  403f50:	mov	w8, #0x2                   	// #2
  403f54:	csel	w4, w9, w8, ne  // ne = any
  403f58:	ldr	w8, [sp, #80]
  403f5c:	mov	x0, x21
  403f60:	mov	x1, x22
  403f64:	mov	x2, x24
  403f68:	and	w5, w8, #0xfffffffd
  403f6c:	ldur	x8, [x29, #-88]
  403f70:	mov	x3, x28
  403f74:	mov	x6, xzr
  403f78:	str	x8, [sp]
  403f7c:	bl	403404 <ferror@plt+0x1b14>
  403f80:	mov	x20, x0
  403f84:	mov	x0, x20
  403f88:	ldp	x20, x19, [sp, #272]
  403f8c:	ldp	x22, x21, [sp, #256]
  403f90:	ldp	x24, x23, [sp, #240]
  403f94:	ldp	x26, x25, [sp, #224]
  403f98:	ldp	x28, x27, [sp, #208]
  403f9c:	ldp	x29, x30, [sp, #192]
  403fa0:	add	sp, sp, #0x120
  403fa4:	ret
  403fa8:	ldur	x8, [x29, #-88]
  403fac:	ldr	x1, [sp, #64]
  403fb0:	ldur	x2, [x29, #-80]
  403fb4:	ldr	w5, [sp, #80]
  403fb8:	ldur	x6, [x29, #-40]
  403fbc:	ldr	x7, [sp, #88]
  403fc0:	mov	w4, #0x5                   	// #5
  403fc4:	str	x8, [sp]
  403fc8:	mov	x0, x21
  403fcc:	mov	x3, x28
  403fd0:	b	403f7c <ferror@plt+0x268c>
  403fd4:	mov	w16, w19
  403fd8:	ldur	x8, [x29, #-64]
  403fdc:	cbz	x8, 404008 <ferror@plt+0x2718>
  403fe0:	tbnz	w16, #0, 404008 <ferror@plt+0x2718>
  403fe4:	ldrb	w9, [x8]
  403fe8:	cbz	w9, 404008 <ferror@plt+0x2718>
  403fec:	add	x8, x8, #0x1
  403ff0:	cmp	x20, x22
  403ff4:	b.cs	403ffc <ferror@plt+0x270c>  // b.hs, b.nlast
  403ff8:	strb	w9, [x21, x20]
  403ffc:	ldrb	w9, [x8], #1
  404000:	add	x20, x20, #0x1
  404004:	cbnz	w9, 403ff0 <ferror@plt+0x2700>
  404008:	cmp	x20, x22
  40400c:	b.cs	403f84 <ferror@plt+0x2694>  // b.hs, b.nlast
  404010:	strb	wzr, [x21, x20]
  404014:	b	403f84 <ferror@plt+0x2694>
  404018:	b.ne	403f28 <ferror@plt+0x2638>  // b.any
  40401c:	mov	w4, #0x4                   	// #4
  404020:	b	403f28 <ferror@plt+0x2638>
  404024:	bl	401750 <abort@plt>
  404028:	mov	x3, x2
  40402c:	mov	x2, xzr
  404030:	b	404034 <ferror@plt+0x2744>
  404034:	sub	sp, sp, #0x70
  404038:	adrp	x8, 417000 <ferror@plt+0x15710>
  40403c:	add	x8, x8, #0x2f8
  404040:	cmp	x3, #0x0
  404044:	stp	x29, x30, [sp, #16]
  404048:	stp	x28, x27, [sp, #32]
  40404c:	stp	x26, x25, [sp, #48]
  404050:	stp	x24, x23, [sp, #64]
  404054:	stp	x22, x21, [sp, #80]
  404058:	stp	x20, x19, [sp, #96]
  40405c:	add	x29, sp, #0x10
  404060:	mov	x19, x2
  404064:	mov	x22, x1
  404068:	mov	x23, x0
  40406c:	csel	x21, x8, x3, eq  // eq = none
  404070:	bl	4018d0 <__errno_location@plt>
  404074:	ldp	w4, w8, [x21]
  404078:	cmp	x19, #0x0
  40407c:	ldp	x7, x9, [x21, #40]
  404080:	ldr	w28, [x0]
  404084:	cset	w10, eq  // eq = none
  404088:	orr	w25, w8, w10
  40408c:	add	x26, x21, #0x8
  404090:	mov	x24, x0
  404094:	mov	x0, xzr
  404098:	mov	x1, xzr
  40409c:	mov	x2, x23
  4040a0:	mov	x3, x22
  4040a4:	mov	w5, w25
  4040a8:	mov	x6, x26
  4040ac:	str	x9, [sp]
  4040b0:	bl	403404 <ferror@plt+0x1b14>
  4040b4:	add	x27, x0, #0x1
  4040b8:	mov	x20, x0
  4040bc:	mov	x0, x27
  4040c0:	bl	404d10 <ferror@plt+0x3420>
  4040c4:	ldr	w4, [x21]
  4040c8:	ldp	x7, x8, [x21, #40]
  4040cc:	mov	x1, x27
  4040d0:	mov	x2, x23
  4040d4:	mov	x3, x22
  4040d8:	mov	w5, w25
  4040dc:	mov	x6, x26
  4040e0:	mov	x21, x0
  4040e4:	str	x8, [sp]
  4040e8:	bl	403404 <ferror@plt+0x1b14>
  4040ec:	str	w28, [x24]
  4040f0:	cbz	x19, 4040f8 <ferror@plt+0x2808>
  4040f4:	str	x20, [x19]
  4040f8:	mov	x0, x21
  4040fc:	ldp	x20, x19, [sp, #96]
  404100:	ldp	x22, x21, [sp, #80]
  404104:	ldp	x24, x23, [sp, #64]
  404108:	ldp	x26, x25, [sp, #48]
  40410c:	ldp	x28, x27, [sp, #32]
  404110:	ldp	x29, x30, [sp, #16]
  404114:	add	sp, sp, #0x70
  404118:	ret
  40411c:	stp	x29, x30, [sp, #-64]!
  404120:	stp	x20, x19, [sp, #48]
  404124:	adrp	x20, 417000 <ferror@plt+0x15710>
  404128:	stp	x22, x21, [sp, #32]
  40412c:	ldr	w8, [x20, #512]
  404130:	adrp	x21, 417000 <ferror@plt+0x15710>
  404134:	ldr	x19, [x21, #504]
  404138:	str	x23, [sp, #16]
  40413c:	cmp	w8, #0x2
  404140:	mov	x29, sp
  404144:	b.lt	404168 <ferror@plt+0x2878>  // b.tstop
  404148:	add	x22, x19, #0x18
  40414c:	mov	w23, #0x1                   	// #1
  404150:	ldr	x0, [x22], #16
  404154:	bl	4017f0 <free@plt>
  404158:	ldrsw	x8, [x20, #512]
  40415c:	add	x23, x23, #0x1
  404160:	cmp	x23, x8
  404164:	b.lt	404150 <ferror@plt+0x2860>  // b.tstop
  404168:	ldr	x0, [x19, #8]
  40416c:	adrp	x23, 417000 <ferror@plt+0x15710>
  404170:	add	x23, x23, #0x330
  404174:	adrp	x22, 417000 <ferror@plt+0x15710>
  404178:	cmp	x0, x23
  40417c:	add	x22, x22, #0x208
  404180:	b.eq	404190 <ferror@plt+0x28a0>  // b.none
  404184:	bl	4017f0 <free@plt>
  404188:	mov	w8, #0x100                 	// #256
  40418c:	stp	x8, x23, [x22]
  404190:	cmp	x19, x22
  404194:	b.eq	4041a4 <ferror@plt+0x28b4>  // b.none
  404198:	mov	x0, x19
  40419c:	bl	4017f0 <free@plt>
  4041a0:	str	x22, [x21, #504]
  4041a4:	mov	w8, #0x1                   	// #1
  4041a8:	str	w8, [x20, #512]
  4041ac:	ldp	x20, x19, [sp, #48]
  4041b0:	ldp	x22, x21, [sp, #32]
  4041b4:	ldr	x23, [sp, #16]
  4041b8:	ldp	x29, x30, [sp], #64
  4041bc:	ret
  4041c0:	adrp	x3, 417000 <ferror@plt+0x15710>
  4041c4:	add	x3, x3, #0x2f8
  4041c8:	mov	x2, #0xffffffffffffffff    	// #-1
  4041cc:	b	4041d0 <ferror@plt+0x28e0>
  4041d0:	sub	sp, sp, #0x80
  4041d4:	stp	x29, x30, [sp, #32]
  4041d8:	add	x29, sp, #0x20
  4041dc:	stp	x28, x27, [sp, #48]
  4041e0:	stp	x26, x25, [sp, #64]
  4041e4:	stp	x24, x23, [sp, #80]
  4041e8:	stp	x22, x21, [sp, #96]
  4041ec:	stp	x20, x19, [sp, #112]
  4041f0:	mov	x22, x3
  4041f4:	stur	x2, [x29, #-8]
  4041f8:	mov	x21, x1
  4041fc:	mov	w23, w0
  404200:	bl	4018d0 <__errno_location@plt>
  404204:	tbnz	w23, #31, 404354 <ferror@plt+0x2a64>
  404208:	adrp	x25, 417000 <ferror@plt+0x15710>
  40420c:	ldr	w8, [x25, #512]
  404210:	adrp	x28, 417000 <ferror@plt+0x15710>
  404214:	ldr	w20, [x0]
  404218:	ldr	x27, [x28, #504]
  40421c:	mov	x19, x0
  404220:	cmp	w8, w23
  404224:	b.gt	404290 <ferror@plt+0x29a0>
  404228:	mov	w8, #0x7fffffff            	// #2147483647
  40422c:	cmp	w23, w8
  404230:	stur	w20, [x29, #-12]
  404234:	b.eq	404358 <ferror@plt+0x2a68>  // b.none
  404238:	adrp	x20, 417000 <ferror@plt+0x15710>
  40423c:	add	x20, x20, #0x208
  404240:	add	w26, w23, #0x1
  404244:	cmp	x27, x20
  404248:	csel	x0, xzr, x27, eq  // eq = none
  40424c:	sbfiz	x1, x26, #4, #32
  404250:	bl	404d60 <ferror@plt+0x3470>
  404254:	mov	x24, x0
  404258:	cmp	x27, x20
  40425c:	str	x0, [x28, #504]
  404260:	b.ne	40426c <ferror@plt+0x297c>  // b.any
  404264:	ldr	q0, [x20]
  404268:	str	q0, [x24]
  40426c:	ldrsw	x8, [x25, #512]
  404270:	mov	w1, wzr
  404274:	add	x0, x24, x8, lsl #4
  404278:	sub	w8, w26, w8
  40427c:	sbfiz	x2, x8, #4, #32
  404280:	bl	4016d0 <memset@plt>
  404284:	ldur	w20, [x29, #-12]
  404288:	mov	x27, x24
  40428c:	str	w26, [x25, #512]
  404290:	add	x28, x27, w23, uxtw #4
  404294:	mov	x27, x28
  404298:	ldr	x26, [x28]
  40429c:	ldr	x23, [x27, #8]!
  4042a0:	ldp	w4, w8, [x22]
  4042a4:	ldp	x7, x9, [x22, #40]
  4042a8:	ldur	x3, [x29, #-8]
  4042ac:	add	x24, x22, #0x8
  4042b0:	orr	w25, w8, #0x1
  4042b4:	mov	x0, x23
  4042b8:	mov	x1, x26
  4042bc:	mov	x2, x21
  4042c0:	mov	w5, w25
  4042c4:	mov	x6, x24
  4042c8:	str	x9, [sp]
  4042cc:	bl	403404 <ferror@plt+0x1b14>
  4042d0:	cmp	x26, x0
  4042d4:	b.hi	40432c <ferror@plt+0x2a3c>  // b.pmore
  4042d8:	adrp	x8, 417000 <ferror@plt+0x15710>
  4042dc:	add	x8, x8, #0x330
  4042e0:	add	x26, x0, #0x1
  4042e4:	cmp	x23, x8
  4042e8:	str	x26, [x28]
  4042ec:	b.eq	4042f8 <ferror@plt+0x2a08>  // b.none
  4042f0:	mov	x0, x23
  4042f4:	bl	4017f0 <free@plt>
  4042f8:	mov	x0, x26
  4042fc:	bl	404d10 <ferror@plt+0x3420>
  404300:	str	x0, [x27]
  404304:	ldr	w4, [x22]
  404308:	ldp	x7, x8, [x22, #40]
  40430c:	ldur	x3, [x29, #-8]
  404310:	mov	x1, x26
  404314:	mov	x2, x21
  404318:	mov	w5, w25
  40431c:	mov	x6, x24
  404320:	mov	x23, x0
  404324:	str	x8, [sp]
  404328:	bl	403404 <ferror@plt+0x1b14>
  40432c:	str	w20, [x19]
  404330:	mov	x0, x23
  404334:	ldp	x20, x19, [sp, #112]
  404338:	ldp	x22, x21, [sp, #96]
  40433c:	ldp	x24, x23, [sp, #80]
  404340:	ldp	x26, x25, [sp, #64]
  404344:	ldp	x28, x27, [sp, #48]
  404348:	ldp	x29, x30, [sp, #32]
  40434c:	add	sp, sp, #0x80
  404350:	ret
  404354:	bl	401750 <abort@plt>
  404358:	bl	404f4c <ferror@plt+0x365c>
  40435c:	adrp	x3, 417000 <ferror@plt+0x15710>
  404360:	add	x3, x3, #0x2f8
  404364:	b	4041d0 <ferror@plt+0x28e0>
  404368:	adrp	x3, 417000 <ferror@plt+0x15710>
  40436c:	add	x3, x3, #0x2f8
  404370:	mov	x2, #0xffffffffffffffff    	// #-1
  404374:	mov	x1, x0
  404378:	mov	w0, wzr
  40437c:	b	4041d0 <ferror@plt+0x28e0>
  404380:	adrp	x3, 417000 <ferror@plt+0x15710>
  404384:	mov	x2, x1
  404388:	add	x3, x3, #0x2f8
  40438c:	mov	x1, x0
  404390:	mov	w0, wzr
  404394:	b	4041d0 <ferror@plt+0x28e0>
  404398:	sub	sp, sp, #0x50
  40439c:	movi	v0.2d, #0x0
  4043a0:	cmp	w1, #0xa
  4043a4:	stp	x29, x30, [sp, #64]
  4043a8:	add	x29, sp, #0x40
  4043ac:	str	xzr, [sp, #48]
  4043b0:	stp	q0, q0, [sp, #16]
  4043b4:	str	q0, [sp]
  4043b8:	b.eq	4043e0 <ferror@plt+0x2af0>  // b.none
  4043bc:	mov	x8, x2
  4043c0:	str	w1, [sp]
  4043c4:	mov	x3, sp
  4043c8:	mov	x2, #0xffffffffffffffff    	// #-1
  4043cc:	mov	x1, x8
  4043d0:	bl	4041d0 <ferror@plt+0x28e0>
  4043d4:	ldp	x29, x30, [sp, #64]
  4043d8:	add	sp, sp, #0x50
  4043dc:	ret
  4043e0:	bl	401750 <abort@plt>
  4043e4:	sub	sp, sp, #0x50
  4043e8:	movi	v0.2d, #0x0
  4043ec:	cmp	w1, #0xa
  4043f0:	stp	x29, x30, [sp, #64]
  4043f4:	add	x29, sp, #0x40
  4043f8:	str	xzr, [sp, #48]
  4043fc:	stp	q0, q0, [sp, #16]
  404400:	str	q0, [sp]
  404404:	b.eq	40442c <ferror@plt+0x2b3c>  // b.none
  404408:	mov	x8, x3
  40440c:	str	w1, [sp]
  404410:	mov	x3, sp
  404414:	mov	x1, x2
  404418:	mov	x2, x8
  40441c:	bl	4041d0 <ferror@plt+0x28e0>
  404420:	ldp	x29, x30, [sp, #64]
  404424:	add	sp, sp, #0x50
  404428:	ret
  40442c:	bl	401750 <abort@plt>
  404430:	mov	x2, x1
  404434:	mov	w1, w0
  404438:	mov	w0, wzr
  40443c:	b	404398 <ferror@plt+0x2aa8>
  404440:	mov	x3, x2
  404444:	mov	x2, x1
  404448:	mov	w1, w0
  40444c:	mov	w0, wzr
  404450:	b	4043e4 <ferror@plt+0x2af4>
  404454:	sub	sp, sp, #0x50
  404458:	adrp	x9, 417000 <ferror@plt+0x15710>
  40445c:	add	x9, x9, #0x2f8
  404460:	ldp	q0, q1, [x9]
  404464:	ubfx	w10, w2, #5, #3
  404468:	mov	x11, sp
  40446c:	mov	x8, x1
  404470:	stp	q0, q1, [sp]
  404474:	ldr	q0, [x9, #32]
  404478:	ldr	x9, [x9, #48]
  40447c:	mov	x1, x0
  404480:	mov	x3, sp
  404484:	str	q0, [sp, #32]
  404488:	str	x9, [sp, #48]
  40448c:	add	x9, x11, w10, uxtw #2
  404490:	ldr	w10, [x9, #8]
  404494:	mov	w0, wzr
  404498:	stp	x29, x30, [sp, #64]
  40449c:	add	x29, sp, #0x40
  4044a0:	lsr	w11, w10, w2
  4044a4:	mvn	w11, w11
  4044a8:	and	w11, w11, #0x1
  4044ac:	lsl	w11, w11, w2
  4044b0:	eor	w10, w11, w10
  4044b4:	mov	x2, x8
  4044b8:	str	w10, [x9, #8]
  4044bc:	bl	4041d0 <ferror@plt+0x28e0>
  4044c0:	ldp	x29, x30, [sp, #64]
  4044c4:	add	sp, sp, #0x50
  4044c8:	ret
  4044cc:	sub	sp, sp, #0x50
  4044d0:	adrp	x9, 417000 <ferror@plt+0x15710>
  4044d4:	add	x9, x9, #0x2f8
  4044d8:	ldp	q0, q1, [x9]
  4044dc:	ubfx	w10, w1, #5, #3
  4044e0:	mov	x11, sp
  4044e4:	mov	x8, x0
  4044e8:	stp	q0, q1, [sp]
  4044ec:	ldr	q0, [x9, #32]
  4044f0:	ldr	x9, [x9, #48]
  4044f4:	mov	x3, sp
  4044f8:	mov	x2, #0xffffffffffffffff    	// #-1
  4044fc:	str	q0, [sp, #32]
  404500:	str	x9, [sp, #48]
  404504:	add	x9, x11, w10, uxtw #2
  404508:	ldr	w10, [x9, #8]
  40450c:	mov	w0, wzr
  404510:	stp	x29, x30, [sp, #64]
  404514:	add	x29, sp, #0x40
  404518:	lsr	w11, w10, w1
  40451c:	mvn	w11, w11
  404520:	and	w11, w11, #0x1
  404524:	lsl	w11, w11, w1
  404528:	eor	w10, w11, w10
  40452c:	mov	x1, x8
  404530:	str	w10, [x9, #8]
  404534:	bl	4041d0 <ferror@plt+0x28e0>
  404538:	ldp	x29, x30, [sp, #64]
  40453c:	add	sp, sp, #0x50
  404540:	ret
  404544:	sub	sp, sp, #0x50
  404548:	adrp	x8, 417000 <ferror@plt+0x15710>
  40454c:	add	x8, x8, #0x2f8
  404550:	ldp	q0, q1, [x8]
  404554:	ldr	q2, [x8, #32]
  404558:	ldr	x8, [x8, #48]
  40455c:	mov	x1, x0
  404560:	stp	q0, q1, [sp]
  404564:	ldr	w9, [sp, #12]
  404568:	str	x8, [sp, #48]
  40456c:	mov	x3, sp
  404570:	mov	x2, #0xffffffffffffffff    	// #-1
  404574:	orr	w8, w9, #0x4000000
  404578:	mov	w0, wzr
  40457c:	stp	x29, x30, [sp, #64]
  404580:	add	x29, sp, #0x40
  404584:	str	q2, [sp, #32]
  404588:	str	w8, [sp, #12]
  40458c:	bl	4041d0 <ferror@plt+0x28e0>
  404590:	ldp	x29, x30, [sp, #64]
  404594:	add	sp, sp, #0x50
  404598:	ret
  40459c:	sub	sp, sp, #0x50
  4045a0:	adrp	x8, 417000 <ferror@plt+0x15710>
  4045a4:	add	x8, x8, #0x2f8
  4045a8:	ldp	q0, q1, [x8]
  4045ac:	ldr	q2, [x8, #32]
  4045b0:	ldr	x8, [x8, #48]
  4045b4:	mov	x2, x1
  4045b8:	stp	q0, q1, [sp]
  4045bc:	ldr	w9, [sp, #12]
  4045c0:	mov	x1, x0
  4045c4:	str	x8, [sp, #48]
  4045c8:	mov	x3, sp
  4045cc:	orr	w8, w9, #0x4000000
  4045d0:	mov	w0, wzr
  4045d4:	stp	x29, x30, [sp, #64]
  4045d8:	add	x29, sp, #0x40
  4045dc:	str	q2, [sp, #32]
  4045e0:	str	w8, [sp, #12]
  4045e4:	bl	4041d0 <ferror@plt+0x28e0>
  4045e8:	ldp	x29, x30, [sp, #64]
  4045ec:	add	sp, sp, #0x50
  4045f0:	ret
  4045f4:	sub	sp, sp, #0x80
  4045f8:	movi	v0.2d, #0x0
  4045fc:	cmp	w1, #0xa
  404600:	stp	x29, x30, [sp, #112]
  404604:	add	x29, sp, #0x70
  404608:	str	wzr, [sp, #48]
  40460c:	stp	q0, q0, [sp, #16]
  404610:	str	q0, [sp]
  404614:	b.eq	404664 <ferror@plt+0x2d74>  // b.none
  404618:	ldp	q0, q1, [sp]
  40461c:	ldr	w9, [sp, #48]
  404620:	ldr	q2, [sp, #32]
  404624:	mov	x8, x2
  404628:	stur	q0, [sp, #60]
  40462c:	ldr	w10, [sp, #68]
  404630:	str	w1, [sp, #56]
  404634:	str	w9, [sp, #108]
  404638:	add	x3, sp, #0x38
  40463c:	orr	w9, w10, #0x4000000
  404640:	mov	x2, #0xffffffffffffffff    	// #-1
  404644:	mov	x1, x8
  404648:	stur	q1, [sp, #76]
  40464c:	stur	q2, [sp, #92]
  404650:	str	w9, [sp, #68]
  404654:	bl	4041d0 <ferror@plt+0x28e0>
  404658:	ldp	x29, x30, [sp, #112]
  40465c:	add	sp, sp, #0x80
  404660:	ret
  404664:	bl	401750 <abort@plt>
  404668:	mov	x4, #0xffffffffffffffff    	// #-1
  40466c:	b	404670 <ferror@plt+0x2d80>
  404670:	sub	sp, sp, #0x50
  404674:	adrp	x9, 417000 <ferror@plt+0x15710>
  404678:	add	x9, x9, #0x2f8
  40467c:	ldp	q0, q1, [x9]
  404680:	ldr	x10, [x9, #48]
  404684:	stp	x29, x30, [sp, #64]
  404688:	add	x29, sp, #0x40
  40468c:	stp	q0, q1, [sp]
  404690:	ldr	q0, [x9, #32]
  404694:	mov	w9, #0xa                   	// #10
  404698:	str	x10, [sp, #48]
  40469c:	str	w9, [sp]
  4046a0:	str	q0, [sp, #32]
  4046a4:	cbz	x1, 4046d0 <ferror@plt+0x2de0>
  4046a8:	cbz	x2, 4046d0 <ferror@plt+0x2de0>
  4046ac:	mov	x8, x3
  4046b0:	stp	x1, x2, [sp, #40]
  4046b4:	mov	x3, sp
  4046b8:	mov	x1, x8
  4046bc:	mov	x2, x4
  4046c0:	bl	4041d0 <ferror@plt+0x28e0>
  4046c4:	ldp	x29, x30, [sp, #64]
  4046c8:	add	sp, sp, #0x50
  4046cc:	ret
  4046d0:	bl	401750 <abort@plt>
  4046d4:	mov	x3, x2
  4046d8:	mov	x2, x1
  4046dc:	mov	x4, #0xffffffffffffffff    	// #-1
  4046e0:	mov	x1, x0
  4046e4:	mov	w0, wzr
  4046e8:	b	404670 <ferror@plt+0x2d80>
  4046ec:	mov	x4, x3
  4046f0:	mov	x3, x2
  4046f4:	mov	x2, x1
  4046f8:	mov	x1, x0
  4046fc:	mov	w0, wzr
  404700:	b	404670 <ferror@plt+0x2d80>
  404704:	adrp	x3, 417000 <ferror@plt+0x15710>
  404708:	add	x3, x3, #0x218
  40470c:	b	4041d0 <ferror@plt+0x28e0>
  404710:	adrp	x3, 417000 <ferror@plt+0x15710>
  404714:	mov	x2, x1
  404718:	add	x3, x3, #0x218
  40471c:	mov	x1, x0
  404720:	mov	w0, wzr
  404724:	b	4041d0 <ferror@plt+0x28e0>
  404728:	adrp	x3, 417000 <ferror@plt+0x15710>
  40472c:	add	x3, x3, #0x218
  404730:	mov	x2, #0xffffffffffffffff    	// #-1
  404734:	b	4041d0 <ferror@plt+0x28e0>
  404738:	adrp	x3, 417000 <ferror@plt+0x15710>
  40473c:	add	x3, x3, #0x218
  404740:	mov	x2, #0xffffffffffffffff    	// #-1
  404744:	mov	x1, x0
  404748:	mov	w0, wzr
  40474c:	b	4041d0 <ferror@plt+0x28e0>
  404750:	stp	x29, x30, [sp, #-32]!
  404754:	stp	x20, x19, [sp, #16]
  404758:	mov	x20, x0
  40475c:	mov	w19, w1
  404760:	mov	w2, #0x5                   	// #5
  404764:	mov	x0, xzr
  404768:	mov	x1, x20
  40476c:	mov	x29, sp
  404770:	bl	401880 <dcgettext@plt>
  404774:	cmp	x0, x20
  404778:	b.ne	40485c <ferror@plt+0x2f6c>  // b.any
  40477c:	bl	405424 <ferror@plt+0x3b34>
  404780:	ldrb	w8, [x0]
  404784:	and	w8, w8, #0xffffffdf
  404788:	cmp	w8, #0x47
  40478c:	b.eq	4047f0 <ferror@plt+0x2f00>  // b.none
  404790:	cmp	w8, #0x55
  404794:	b.ne	404844 <ferror@plt+0x2f54>  // b.any
  404798:	ldrb	w8, [x0, #1]
  40479c:	and	w8, w8, #0xffffffdf
  4047a0:	cmp	w8, #0x54
  4047a4:	b.ne	404844 <ferror@plt+0x2f54>  // b.any
  4047a8:	ldrb	w8, [x0, #2]
  4047ac:	and	w8, w8, #0xffffffdf
  4047b0:	cmp	w8, #0x46
  4047b4:	b.ne	404844 <ferror@plt+0x2f54>  // b.any
  4047b8:	ldrb	w8, [x0, #3]
  4047bc:	cmp	w8, #0x2d
  4047c0:	b.ne	404844 <ferror@plt+0x2f54>  // b.any
  4047c4:	ldrb	w8, [x0, #4]
  4047c8:	cmp	w8, #0x38
  4047cc:	b.ne	404844 <ferror@plt+0x2f54>  // b.any
  4047d0:	ldrb	w8, [x0, #5]
  4047d4:	cbnz	w8, 404844 <ferror@plt+0x2f54>
  4047d8:	ldrb	w8, [x20]
  4047dc:	adrp	x9, 406000 <ferror@plt+0x4710>
  4047e0:	adrp	x10, 406000 <ferror@plt+0x4710>
  4047e4:	add	x9, x9, #0x40e
  4047e8:	add	x10, x10, #0x40a
  4047ec:	b	40487c <ferror@plt+0x2f8c>
  4047f0:	ldrb	w8, [x0, #1]
  4047f4:	and	w8, w8, #0xffffffdf
  4047f8:	cmp	w8, #0x42
  4047fc:	b.ne	404844 <ferror@plt+0x2f54>  // b.any
  404800:	ldrb	w8, [x0, #2]
  404804:	cmp	w8, #0x31
  404808:	b.ne	404844 <ferror@plt+0x2f54>  // b.any
  40480c:	ldrb	w8, [x0, #3]
  404810:	cmp	w8, #0x38
  404814:	b.ne	404844 <ferror@plt+0x2f54>  // b.any
  404818:	ldrb	w8, [x0, #4]
  40481c:	cmp	w8, #0x30
  404820:	b.ne	404844 <ferror@plt+0x2f54>  // b.any
  404824:	ldrb	w8, [x0, #5]
  404828:	cmp	w8, #0x33
  40482c:	b.ne	404844 <ferror@plt+0x2f54>  // b.any
  404830:	ldrb	w8, [x0, #6]
  404834:	cmp	w8, #0x30
  404838:	b.ne	404844 <ferror@plt+0x2f54>  // b.any
  40483c:	ldrb	w8, [x0, #7]
  404840:	cbz	w8, 404868 <ferror@plt+0x2f78>
  404844:	adrp	x8, 406000 <ferror@plt+0x4710>
  404848:	adrp	x9, 406000 <ferror@plt+0x4710>
  40484c:	add	x8, x8, #0x408
  404850:	add	x9, x9, #0x404
  404854:	cmp	w19, #0x9
  404858:	csel	x0, x9, x8, eq  // eq = none
  40485c:	ldp	x20, x19, [sp, #16]
  404860:	ldp	x29, x30, [sp], #32
  404864:	ret
  404868:	ldrb	w8, [x20]
  40486c:	adrp	x9, 406000 <ferror@plt+0x4710>
  404870:	adrp	x10, 406000 <ferror@plt+0x4710>
  404874:	add	x9, x9, #0x416
  404878:	add	x10, x10, #0x412
  40487c:	cmp	w8, #0x60
  404880:	csel	x0, x10, x9, eq  // eq = none
  404884:	b	40485c <ferror@plt+0x2f6c>
  404888:	sub	sp, sp, #0x50
  40488c:	str	x21, [sp, #48]
  404890:	stp	x20, x19, [sp, #64]
  404894:	mov	x21, x5
  404898:	mov	x20, x4
  40489c:	mov	x5, x3
  4048a0:	mov	x4, x2
  4048a4:	mov	x19, x0
  4048a8:	stp	x29, x30, [sp, #32]
  4048ac:	add	x29, sp, #0x20
  4048b0:	cbz	x1, 4048d0 <ferror@plt+0x2fe0>
  4048b4:	adrp	x2, 406000 <ferror@plt+0x4710>
  4048b8:	mov	x3, x1
  4048bc:	add	x2, x2, #0x423
  4048c0:	mov	w1, #0x1                   	// #1
  4048c4:	mov	x0, x19
  4048c8:	bl	4017a0 <__fprintf_chk@plt>
  4048cc:	b	4048ec <ferror@plt+0x2ffc>
  4048d0:	adrp	x2, 406000 <ferror@plt+0x4710>
  4048d4:	add	x2, x2, #0x42f
  4048d8:	mov	w1, #0x1                   	// #1
  4048dc:	mov	x0, x19
  4048e0:	mov	x3, x4
  4048e4:	mov	x4, x5
  4048e8:	bl	4017a0 <__fprintf_chk@plt>
  4048ec:	adrp	x1, 406000 <ferror@plt+0x4710>
  4048f0:	add	x1, x1, #0x436
  4048f4:	mov	w2, #0x5                   	// #5
  4048f8:	mov	x0, xzr
  4048fc:	bl	401880 <dcgettext@plt>
  404900:	adrp	x2, 406000 <ferror@plt+0x4710>
  404904:	mov	x3, x0
  404908:	add	x2, x2, #0x701
  40490c:	mov	w1, #0x1                   	// #1
  404910:	mov	w4, #0x7e3                 	// #2019
  404914:	mov	x0, x19
  404918:	bl	4017a0 <__fprintf_chk@plt>
  40491c:	adrp	x1, 406000 <ferror@plt+0x4710>
  404920:	add	x1, x1, #0x43a
  404924:	mov	w2, #0x5                   	// #5
  404928:	mov	x0, xzr
  40492c:	bl	401880 <dcgettext@plt>
  404930:	mov	x1, x19
  404934:	bl	401890 <fputs_unlocked@plt>
  404938:	cmp	x21, #0x9
  40493c:	b.hi	404990 <ferror@plt+0x30a0>  // b.pmore
  404940:	adrp	x8, 406000 <ferror@plt+0x4710>
  404944:	add	x8, x8, #0x419
  404948:	adr	x9, 404958 <ferror@plt+0x3068>
  40494c:	ldrb	w10, [x8, x21]
  404950:	add	x9, x9, x10, lsl #2
  404954:	br	x9
  404958:	adrp	x1, 406000 <ferror@plt+0x4710>
  40495c:	add	x1, x1, #0x506
  404960:	mov	w2, #0x5                   	// #5
  404964:	mov	x0, xzr
  404968:	bl	401880 <dcgettext@plt>
  40496c:	ldr	x3, [x20]
  404970:	mov	x2, x0
  404974:	mov	x0, x19
  404978:	ldp	x20, x19, [sp, #64]
  40497c:	ldr	x21, [sp, #48]
  404980:	ldp	x29, x30, [sp, #32]
  404984:	mov	w1, #0x1                   	// #1
  404988:	add	sp, sp, #0x50
  40498c:	b	4017a0 <__fprintf_chk@plt>
  404990:	adrp	x1, 406000 <ferror@plt+0x4710>
  404994:	add	x1, x1, #0x645
  404998:	b	404af4 <ferror@plt+0x3204>
  40499c:	adrp	x1, 406000 <ferror@plt+0x4710>
  4049a0:	add	x1, x1, #0x516
  4049a4:	mov	w2, #0x5                   	// #5
  4049a8:	mov	x0, xzr
  4049ac:	bl	401880 <dcgettext@plt>
  4049b0:	ldp	x3, x4, [x20]
  4049b4:	mov	x2, x0
  4049b8:	mov	x0, x19
  4049bc:	ldp	x20, x19, [sp, #64]
  4049c0:	ldr	x21, [sp, #48]
  4049c4:	ldp	x29, x30, [sp, #32]
  4049c8:	mov	w1, #0x1                   	// #1
  4049cc:	add	sp, sp, #0x50
  4049d0:	b	4017a0 <__fprintf_chk@plt>
  4049d4:	adrp	x1, 406000 <ferror@plt+0x4710>
  4049d8:	add	x1, x1, #0x52d
  4049dc:	mov	w2, #0x5                   	// #5
  4049e0:	mov	x0, xzr
  4049e4:	bl	401880 <dcgettext@plt>
  4049e8:	ldp	x3, x4, [x20]
  4049ec:	ldr	x5, [x20, #16]
  4049f0:	mov	x2, x0
  4049f4:	mov	x0, x19
  4049f8:	ldp	x20, x19, [sp, #64]
  4049fc:	ldr	x21, [sp, #48]
  404a00:	ldp	x29, x30, [sp, #32]
  404a04:	mov	w1, #0x1                   	// #1
  404a08:	add	sp, sp, #0x50
  404a0c:	b	4017a0 <__fprintf_chk@plt>
  404a10:	adrp	x1, 406000 <ferror@plt+0x4710>
  404a14:	add	x1, x1, #0x549
  404a18:	mov	w2, #0x5                   	// #5
  404a1c:	mov	x0, xzr
  404a20:	bl	401880 <dcgettext@plt>
  404a24:	ldp	x3, x4, [x20]
  404a28:	ldp	x5, x6, [x20, #16]
  404a2c:	mov	x2, x0
  404a30:	mov	x0, x19
  404a34:	ldp	x20, x19, [sp, #64]
  404a38:	ldr	x21, [sp, #48]
  404a3c:	ldp	x29, x30, [sp, #32]
  404a40:	mov	w1, #0x1                   	// #1
  404a44:	add	sp, sp, #0x50
  404a48:	b	4017a0 <__fprintf_chk@plt>
  404a4c:	adrp	x1, 406000 <ferror@plt+0x4710>
  404a50:	add	x1, x1, #0x569
  404a54:	mov	w2, #0x5                   	// #5
  404a58:	mov	x0, xzr
  404a5c:	bl	401880 <dcgettext@plt>
  404a60:	ldp	x3, x4, [x20]
  404a64:	ldp	x5, x6, [x20, #16]
  404a68:	ldr	x7, [x20, #32]
  404a6c:	mov	x2, x0
  404a70:	mov	x0, x19
  404a74:	ldp	x20, x19, [sp, #64]
  404a78:	ldr	x21, [sp, #48]
  404a7c:	ldp	x29, x30, [sp, #32]
  404a80:	mov	w1, #0x1                   	// #1
  404a84:	add	sp, sp, #0x50
  404a88:	b	4017a0 <__fprintf_chk@plt>
  404a8c:	adrp	x1, 406000 <ferror@plt+0x4710>
  404a90:	add	x1, x1, #0x58d
  404a94:	mov	w2, #0x5                   	// #5
  404a98:	mov	x0, xzr
  404a9c:	bl	401880 <dcgettext@plt>
  404aa0:	ldp	x3, x4, [x20]
  404aa4:	ldp	x5, x6, [x20, #16]
  404aa8:	ldp	x7, x8, [x20, #32]
  404aac:	mov	x2, x0
  404ab0:	b	404ae0 <ferror@plt+0x31f0>
  404ab4:	adrp	x1, 406000 <ferror@plt+0x4710>
  404ab8:	add	x1, x1, #0x5b5
  404abc:	mov	w2, #0x5                   	// #5
  404ac0:	mov	x0, xzr
  404ac4:	bl	401880 <dcgettext@plt>
  404ac8:	ldr	x9, [x20, #48]
  404acc:	ldp	x3, x4, [x20]
  404ad0:	ldp	x5, x6, [x20, #16]
  404ad4:	ldp	x7, x8, [x20, #32]
  404ad8:	mov	x2, x0
  404adc:	str	x9, [sp, #8]
  404ae0:	mov	w1, #0x1                   	// #1
  404ae4:	str	x8, [sp]
  404ae8:	b	404b58 <ferror@plt+0x3268>
  404aec:	adrp	x1, 406000 <ferror@plt+0x4710>
  404af0:	add	x1, x1, #0x611
  404af4:	mov	w2, #0x5                   	// #5
  404af8:	mov	x0, xzr
  404afc:	bl	401880 <dcgettext@plt>
  404b00:	ldp	x8, x9, [x20, #56]
  404b04:	ldp	x3, x4, [x20]
  404b08:	ldp	x5, x6, [x20, #16]
  404b0c:	ldr	x7, [x20, #32]
  404b10:	ldur	q0, [x20, #40]
  404b14:	mov	x2, x0
  404b18:	str	x9, [sp, #24]
  404b1c:	b	404b4c <ferror@plt+0x325c>
  404b20:	adrp	x1, 406000 <ferror@plt+0x4710>
  404b24:	add	x1, x1, #0x5e1
  404b28:	mov	w2, #0x5                   	// #5
  404b2c:	mov	x0, xzr
  404b30:	bl	401880 <dcgettext@plt>
  404b34:	ldp	x3, x4, [x20]
  404b38:	ldp	x5, x6, [x20, #16]
  404b3c:	ldr	x7, [x20, #32]
  404b40:	ldur	q0, [x20, #40]
  404b44:	ldr	x8, [x20, #56]
  404b48:	mov	x2, x0
  404b4c:	str	x8, [sp, #16]
  404b50:	mov	w1, #0x1                   	// #1
  404b54:	str	q0, [sp]
  404b58:	mov	x0, x19
  404b5c:	bl	4017a0 <__fprintf_chk@plt>
  404b60:	ldp	x20, x19, [sp, #64]
  404b64:	ldr	x21, [sp, #48]
  404b68:	ldp	x29, x30, [sp, #32]
  404b6c:	add	sp, sp, #0x50
  404b70:	ret
  404b74:	mov	x8, xzr
  404b78:	ldr	x9, [x4, x8, lsl #3]
  404b7c:	add	x8, x8, #0x1
  404b80:	cbnz	x9, 404b78 <ferror@plt+0x3288>
  404b84:	sub	x5, x8, #0x1
  404b88:	b	404888 <ferror@plt+0x2f98>
  404b8c:	sub	sp, sp, #0x60
  404b90:	stp	x29, x30, [sp, #80]
  404b94:	ldr	w8, [x4, #24]
  404b98:	mov	x5, xzr
  404b9c:	mov	x9, sp
  404ba0:	add	x29, sp, #0x50
  404ba4:	tbz	w8, #31, 404bcc <ferror@plt+0x32dc>
  404ba8:	add	w11, w8, #0x8
  404bac:	cmn	w8, #0x8
  404bb0:	str	w11, [x4, #24]
  404bb4:	b.gt	404bc8 <ferror@plt+0x32d8>
  404bb8:	ldr	x10, [x4, #8]
  404bbc:	add	x10, x10, w8, sxtw
  404bc0:	mov	w8, w11
  404bc4:	b	404bd8 <ferror@plt+0x32e8>
  404bc8:	mov	w8, w11
  404bcc:	ldr	x10, [x4]
  404bd0:	add	x11, x10, #0x8
  404bd4:	str	x11, [x4]
  404bd8:	ldr	x10, [x10]
  404bdc:	str	x10, [x9, x5, lsl #3]
  404be0:	cbz	x10, 404bf0 <ferror@plt+0x3300>
  404be4:	add	x5, x5, #0x1
  404be8:	cmp	x5, #0xa
  404bec:	b.ne	404ba4 <ferror@plt+0x32b4>  // b.any
  404bf0:	mov	x4, sp
  404bf4:	bl	404888 <ferror@plt+0x2f98>
  404bf8:	ldp	x29, x30, [sp, #80]
  404bfc:	add	sp, sp, #0x60
  404c00:	ret
  404c04:	sub	sp, sp, #0xf0
  404c08:	stp	x29, x30, [sp, #224]
  404c0c:	add	x29, sp, #0xe0
  404c10:	mov	x8, #0xffffffffffffffe0    	// #-32
  404c14:	mov	x9, sp
  404c18:	sub	x10, x29, #0x60
  404c1c:	movk	x8, #0xff80, lsl #32
  404c20:	add	x11, x29, #0x10
  404c24:	add	x9, x9, #0x80
  404c28:	add	x10, x10, #0x20
  404c2c:	stp	x9, x8, [x29, #-16]
  404c30:	stp	x11, x10, [x29, #-32]
  404c34:	stp	x4, x5, [x29, #-96]
  404c38:	stp	x6, x7, [x29, #-80]
  404c3c:	stp	q0, q1, [sp]
  404c40:	ldp	q0, q1, [x29, #-32]
  404c44:	sub	x4, x29, #0x40
  404c48:	stp	q2, q3, [sp, #32]
  404c4c:	stp	q4, q5, [sp, #64]
  404c50:	stp	q6, q7, [sp, #96]
  404c54:	stp	q0, q1, [x29, #-64]
  404c58:	bl	404b8c <ferror@plt+0x329c>
  404c5c:	ldp	x29, x30, [sp, #224]
  404c60:	add	sp, sp, #0xf0
  404c64:	ret
  404c68:	stp	x29, x30, [sp, #-16]!
  404c6c:	adrp	x1, 406000 <ferror@plt+0x4710>
  404c70:	add	x1, x1, #0x681
  404c74:	mov	w2, #0x5                   	// #5
  404c78:	mov	x0, xzr
  404c7c:	mov	x29, sp
  404c80:	bl	401880 <dcgettext@plt>
  404c84:	adrp	x2, 406000 <ferror@plt+0x4710>
  404c88:	mov	x1, x0
  404c8c:	add	x2, x2, #0x696
  404c90:	mov	w0, #0x1                   	// #1
  404c94:	bl	4016c0 <__printf_chk@plt>
  404c98:	adrp	x1, 406000 <ferror@plt+0x4710>
  404c9c:	add	x1, x1, #0x6ac
  404ca0:	mov	w2, #0x5                   	// #5
  404ca4:	mov	x0, xzr
  404ca8:	bl	401880 <dcgettext@plt>
  404cac:	adrp	x2, 405000 <ferror@plt+0x3710>
  404cb0:	adrp	x3, 405000 <ferror@plt+0x3710>
  404cb4:	mov	x1, x0
  404cb8:	add	x2, x2, #0xbb1
  404cbc:	add	x3, x3, #0xda9
  404cc0:	mov	w0, #0x1                   	// #1
  404cc4:	bl	4016c0 <__printf_chk@plt>
  404cc8:	adrp	x1, 406000 <ferror@plt+0x4710>
  404ccc:	add	x1, x1, #0x6c0
  404cd0:	mov	w2, #0x5                   	// #5
  404cd4:	mov	x0, xzr
  404cd8:	bl	401880 <dcgettext@plt>
  404cdc:	adrp	x8, 417000 <ferror@plt+0x15710>
  404ce0:	ldr	x1, [x8, #624]
  404ce4:	ldp	x29, x30, [sp], #16
  404ce8:	b	401890 <fputs_unlocked@plt>
  404cec:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  404cf0:	udiv	x8, x8, x1
  404cf4:	cmp	x8, x0
  404cf8:	b.cc	404d04 <ferror@plt+0x3414>  // b.lo, b.ul, b.last
  404cfc:	mul	x0, x1, x0
  404d00:	b	404d10 <ferror@plt+0x3420>
  404d04:	stp	x29, x30, [sp, #-16]!
  404d08:	mov	x29, sp
  404d0c:	bl	404f4c <ferror@plt+0x365c>
  404d10:	stp	x29, x30, [sp, #-32]!
  404d14:	str	x19, [sp, #16]
  404d18:	mov	x29, sp
  404d1c:	mov	x19, x0
  404d20:	bl	401670 <malloc@plt>
  404d24:	cbz	x19, 404d2c <ferror@plt+0x343c>
  404d28:	cbz	x0, 404d38 <ferror@plt+0x3448>
  404d2c:	ldr	x19, [sp, #16]
  404d30:	ldp	x29, x30, [sp], #32
  404d34:	ret
  404d38:	bl	404f4c <ferror@plt+0x365c>
  404d3c:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  404d40:	udiv	x8, x8, x2
  404d44:	cmp	x8, x1
  404d48:	b.cc	404d54 <ferror@plt+0x3464>  // b.lo, b.ul, b.last
  404d4c:	mul	x1, x2, x1
  404d50:	b	404d60 <ferror@plt+0x3470>
  404d54:	stp	x29, x30, [sp, #-16]!
  404d58:	mov	x29, sp
  404d5c:	bl	404f4c <ferror@plt+0x365c>
  404d60:	stp	x29, x30, [sp, #-32]!
  404d64:	str	x19, [sp, #16]
  404d68:	mov	x19, x1
  404d6c:	mov	x29, sp
  404d70:	cbz	x0, 404d84 <ferror@plt+0x3494>
  404d74:	cbnz	x19, 404d84 <ferror@plt+0x3494>
  404d78:	bl	4017f0 <free@plt>
  404d7c:	mov	x0, xzr
  404d80:	b	404d94 <ferror@plt+0x34a4>
  404d84:	mov	x1, x19
  404d88:	bl	401710 <realloc@plt>
  404d8c:	cbz	x19, 404d94 <ferror@plt+0x34a4>
  404d90:	cbz	x0, 404da0 <ferror@plt+0x34b0>
  404d94:	ldr	x19, [sp, #16]
  404d98:	ldp	x29, x30, [sp], #32
  404d9c:	ret
  404da0:	bl	404f4c <ferror@plt+0x365c>
  404da4:	stp	x29, x30, [sp, #-16]!
  404da8:	ldr	x9, [x1]
  404dac:	mov	x29, sp
  404db0:	cbz	x0, 404dd4 <ferror@plt+0x34e4>
  404db4:	mov	x8, #0x5555555555555555    	// #6148914691236517205
  404db8:	movk	x8, #0x5554
  404dbc:	udiv	x8, x8, x2
  404dc0:	cmp	x8, x9
  404dc4:	b.ls	404e0c <ferror@plt+0x351c>  // b.plast
  404dc8:	add	x8, x9, x9, lsr #1
  404dcc:	add	x9, x8, #0x1
  404dd0:	b	404df8 <ferror@plt+0x3508>
  404dd4:	cbnz	x9, 404de8 <ferror@plt+0x34f8>
  404dd8:	mov	w8, #0x80                  	// #128
  404ddc:	udiv	x8, x8, x2
  404de0:	cmp	x2, #0x80
  404de4:	cinc	x9, x8, hi  // hi = pmore
  404de8:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  404dec:	udiv	x8, x8, x2
  404df0:	cmp	x8, x9
  404df4:	b.cc	404e0c <ferror@plt+0x351c>  // b.lo, b.ul, b.last
  404df8:	mul	x8, x9, x2
  404dfc:	str	x9, [x1]
  404e00:	mov	x1, x8
  404e04:	ldp	x29, x30, [sp], #16
  404e08:	b	404d60 <ferror@plt+0x3470>
  404e0c:	bl	404f4c <ferror@plt+0x365c>
  404e10:	b	404d10 <ferror@plt+0x3420>
  404e14:	stp	x29, x30, [sp, #-16]!
  404e18:	ldr	x8, [x1]
  404e1c:	mov	x29, sp
  404e20:	cbz	x0, 404e40 <ferror@plt+0x3550>
  404e24:	mov	x9, #0x5555555555555555    	// #6148914691236517205
  404e28:	movk	x9, #0x5554
  404e2c:	cmp	x8, x9
  404e30:	b.cs	404e48 <ferror@plt+0x3558>  // b.hs, b.nlast
  404e34:	add	x8, x8, x8, lsr #1
  404e38:	add	x8, x8, #0x1
  404e3c:	b	404e50 <ferror@plt+0x3560>
  404e40:	cbz	x8, 404e4c <ferror@plt+0x355c>
  404e44:	tbz	x8, #63, 404e50 <ferror@plt+0x3560>
  404e48:	bl	404f4c <ferror@plt+0x365c>
  404e4c:	mov	w8, #0x80                  	// #128
  404e50:	str	x8, [x1]
  404e54:	mov	x1, x8
  404e58:	ldp	x29, x30, [sp], #16
  404e5c:	b	404d60 <ferror@plt+0x3470>
  404e60:	stp	x29, x30, [sp, #-32]!
  404e64:	stp	x20, x19, [sp, #16]
  404e68:	mov	x29, sp
  404e6c:	mov	x19, x0
  404e70:	bl	404d10 <ferror@plt+0x3420>
  404e74:	mov	w1, wzr
  404e78:	mov	x2, x19
  404e7c:	mov	x20, x0
  404e80:	bl	4016d0 <memset@plt>
  404e84:	mov	x0, x20
  404e88:	ldp	x20, x19, [sp, #16]
  404e8c:	ldp	x29, x30, [sp], #32
  404e90:	ret
  404e94:	stp	x29, x30, [sp, #-16]!
  404e98:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  404e9c:	udiv	x8, x8, x1
  404ea0:	cmp	x8, x0
  404ea4:	mov	x29, sp
  404ea8:	b.cc	404ebc <ferror@plt+0x35cc>  // b.lo, b.ul, b.last
  404eac:	bl	404fac <ferror@plt+0x36bc>
  404eb0:	cbz	x0, 404ebc <ferror@plt+0x35cc>
  404eb4:	ldp	x29, x30, [sp], #16
  404eb8:	ret
  404ebc:	bl	404f4c <ferror@plt+0x365c>
  404ec0:	stp	x29, x30, [sp, #-48]!
  404ec4:	stp	x20, x19, [sp, #32]
  404ec8:	mov	x20, x0
  404ecc:	mov	x0, x1
  404ed0:	str	x21, [sp, #16]
  404ed4:	mov	x29, sp
  404ed8:	mov	x19, x1
  404edc:	bl	404d10 <ferror@plt+0x3420>
  404ee0:	mov	x1, x20
  404ee4:	mov	x2, x19
  404ee8:	mov	x21, x0
  404eec:	bl	401560 <memcpy@plt>
  404ef0:	mov	x0, x21
  404ef4:	ldp	x20, x19, [sp, #32]
  404ef8:	ldr	x21, [sp, #16]
  404efc:	ldp	x29, x30, [sp], #48
  404f00:	ret
  404f04:	stp	x29, x30, [sp, #-48]!
  404f08:	str	x21, [sp, #16]
  404f0c:	stp	x20, x19, [sp, #32]
  404f10:	mov	x29, sp
  404f14:	mov	x19, x0
  404f18:	bl	4015a0 <strlen@plt>
  404f1c:	add	x20, x0, #0x1
  404f20:	mov	x0, x20
  404f24:	bl	404d10 <ferror@plt+0x3420>
  404f28:	mov	x1, x19
  404f2c:	mov	x2, x20
  404f30:	mov	x21, x0
  404f34:	bl	401560 <memcpy@plt>
  404f38:	mov	x0, x21
  404f3c:	ldp	x20, x19, [sp, #32]
  404f40:	ldr	x21, [sp, #16]
  404f44:	ldp	x29, x30, [sp], #48
  404f48:	ret
  404f4c:	stp	x29, x30, [sp, #-32]!
  404f50:	str	x19, [sp, #16]
  404f54:	adrp	x8, 417000 <ferror@plt+0x15710>
  404f58:	ldr	w19, [x8, #496]
  404f5c:	adrp	x1, 406000 <ferror@plt+0x4710>
  404f60:	add	x1, x1, #0x730
  404f64:	mov	w2, #0x5                   	// #5
  404f68:	mov	x0, xzr
  404f6c:	mov	x29, sp
  404f70:	bl	401880 <dcgettext@plt>
  404f74:	adrp	x2, 406000 <ferror@plt+0x4710>
  404f78:	mov	x3, x0
  404f7c:	add	x2, x2, #0x25c
  404f80:	mov	w0, w19
  404f84:	mov	w1, wzr
  404f88:	bl	4015d0 <error@plt>
  404f8c:	bl	401750 <abort@plt>
  404f90:	stp	x29, x30, [sp, #-16]!
  404f94:	mov	x29, sp
  404f98:	bl	401820 <strndup@plt>
  404f9c:	cbz	x0, 404fa8 <ferror@plt+0x36b8>
  404fa0:	ldp	x29, x30, [sp], #16
  404fa4:	ret
  404fa8:	bl	404f4c <ferror@plt+0x365c>
  404fac:	mov	x8, x1
  404fb0:	mov	w1, #0x1                   	// #1
  404fb4:	mov	w9, #0x1                   	// #1
  404fb8:	cbz	x0, 404ff0 <ferror@plt+0x3700>
  404fbc:	cbz	x8, 404ff0 <ferror@plt+0x3700>
  404fc0:	umulh	x10, x8, x0
  404fc4:	mov	x1, x8
  404fc8:	mov	x9, x0
  404fcc:	cbz	x10, 404ff0 <ferror@plt+0x3700>
  404fd0:	stp	x29, x30, [sp, #-16]!
  404fd4:	mov	x29, sp
  404fd8:	bl	4018d0 <__errno_location@plt>
  404fdc:	mov	w8, #0xc                   	// #12
  404fe0:	str	w8, [x0]
  404fe4:	mov	x0, xzr
  404fe8:	ldp	x29, x30, [sp], #16
  404fec:	ret
  404ff0:	mov	x0, x9
  404ff4:	b	4016f0 <calloc@plt>
  404ff8:	stp	x29, x30, [sp, #-48]!
  404ffc:	str	x21, [sp, #16]
  405000:	stp	x20, x19, [sp, #32]
  405004:	mov	x29, sp
  405008:	mov	x19, x0
  40500c:	bl	401630 <fileno@plt>
  405010:	tbnz	w0, #31, 405078 <ferror@plt+0x3788>
  405014:	mov	x0, x19
  405018:	bl	4018a0 <__freading@plt>
  40501c:	cbz	w0, 40503c <ferror@plt+0x374c>
  405020:	mov	x0, x19
  405024:	bl	401630 <fileno@plt>
  405028:	mov	w2, #0x1                   	// #1
  40502c:	mov	x1, xzr
  405030:	bl	401610 <lseek@plt>
  405034:	cmn	x0, #0x1
  405038:	b.eq	405078 <ferror@plt+0x3788>  // b.none
  40503c:	mov	x0, x19
  405040:	bl	40508c <ferror@plt+0x379c>
  405044:	cbz	w0, 405078 <ferror@plt+0x3788>
  405048:	bl	4018d0 <__errno_location@plt>
  40504c:	ldr	w21, [x0]
  405050:	mov	x20, x0
  405054:	mov	x0, x19
  405058:	bl	401640 <fclose@plt>
  40505c:	cbz	w21, 405068 <ferror@plt+0x3778>
  405060:	mov	w0, #0xffffffff            	// #-1
  405064:	str	w21, [x20]
  405068:	ldp	x20, x19, [sp, #32]
  40506c:	ldr	x21, [sp, #16]
  405070:	ldp	x29, x30, [sp], #48
  405074:	ret
  405078:	mov	x0, x19
  40507c:	ldp	x20, x19, [sp, #32]
  405080:	ldr	x21, [sp, #16]
  405084:	ldp	x29, x30, [sp], #48
  405088:	b	401640 <fclose@plt>
  40508c:	stp	x29, x30, [sp, #-32]!
  405090:	str	x19, [sp, #16]
  405094:	mov	x19, x0
  405098:	mov	x29, sp
  40509c:	cbz	x0, 4050c4 <ferror@plt+0x37d4>
  4050a0:	mov	x0, x19
  4050a4:	bl	4018a0 <__freading@plt>
  4050a8:	cbz	w0, 4050c4 <ferror@plt+0x37d4>
  4050ac:	ldrb	w8, [x19, #1]
  4050b0:	tbz	w8, #0, 4050c4 <ferror@plt+0x37d4>
  4050b4:	mov	w2, #0x1                   	// #1
  4050b8:	mov	x0, x19
  4050bc:	mov	x1, xzr
  4050c0:	bl	4050fc <ferror@plt+0x380c>
  4050c4:	mov	x0, x19
  4050c8:	ldr	x19, [sp, #16]
  4050cc:	ldp	x29, x30, [sp], #32
  4050d0:	b	401850 <fflush@plt>
  4050d4:	ldp	x9, x8, [x0, #32]
  4050d8:	cmp	x8, x9
  4050dc:	b.hi	4050f4 <ferror@plt+0x3804>  // b.pmore
  4050e0:	ldp	x0, x8, [x0, #8]
  4050e4:	subs	x8, x8, x0
  4050e8:	b.eq	4050f4 <ferror@plt+0x3804>  // b.none
  4050ec:	str	x8, [x1]
  4050f0:	ret
  4050f4:	mov	x0, xzr
  4050f8:	ret
  4050fc:	stp	x29, x30, [sp, #-48]!
  405100:	str	x21, [sp, #16]
  405104:	stp	x20, x19, [sp, #32]
  405108:	ldp	x9, x8, [x0, #8]
  40510c:	mov	w20, w2
  405110:	mov	x19, x0
  405114:	mov	x21, x1
  405118:	cmp	x8, x9
  40511c:	mov	x29, sp
  405120:	b.ne	405138 <ferror@plt+0x3848>  // b.any
  405124:	ldp	x9, x8, [x19, #32]
  405128:	cmp	x8, x9
  40512c:	b.ne	405138 <ferror@plt+0x3848>  // b.any
  405130:	ldr	x8, [x19, #72]
  405134:	cbz	x8, 405154 <ferror@plt+0x3864>
  405138:	mov	x0, x19
  40513c:	mov	x1, x21
  405140:	mov	w2, w20
  405144:	ldp	x20, x19, [sp, #32]
  405148:	ldr	x21, [sp, #16]
  40514c:	ldp	x29, x30, [sp], #48
  405150:	b	4017d0 <fseeko@plt>
  405154:	mov	x0, x19
  405158:	bl	401630 <fileno@plt>
  40515c:	mov	x1, x21
  405160:	mov	w2, w20
  405164:	bl	401610 <lseek@plt>
  405168:	cmn	x0, #0x1
  40516c:	b.eq	405188 <ferror@plt+0x3898>  // b.none
  405170:	ldr	w9, [x19]
  405174:	mov	x8, x0
  405178:	mov	w0, wzr
  40517c:	str	x8, [x19, #144]
  405180:	and	w9, w9, #0xffffffef
  405184:	str	w9, [x19]
  405188:	ldp	x20, x19, [sp, #32]
  40518c:	ldr	x21, [sp, #16]
  405190:	ldp	x29, x30, [sp], #48
  405194:	ret
  405198:	sub	sp, sp, #0x40
  40519c:	stp	x29, x30, [sp, #16]
  4051a0:	add	x29, sp, #0x10
  4051a4:	cmp	x0, #0x0
  4051a8:	sub	x8, x29, #0x4
  4051ac:	stp	x20, x19, [sp, #48]
  4051b0:	csel	x20, x8, x0, eq  // eq = none
  4051b4:	mov	x0, x20
  4051b8:	stp	x22, x21, [sp, #32]
  4051bc:	mov	x22, x2
  4051c0:	mov	x19, x1
  4051c4:	bl	401550 <mbrtowc@plt>
  4051c8:	mov	x21, x0
  4051cc:	cbz	x22, 4051f0 <ferror@plt+0x3900>
  4051d0:	cmn	x21, #0x2
  4051d4:	b.cc	4051f0 <ferror@plt+0x3900>  // b.lo, b.ul, b.last
  4051d8:	mov	w0, wzr
  4051dc:	bl	4053cc <ferror@plt+0x3adc>
  4051e0:	tbnz	w0, #0, 4051f0 <ferror@plt+0x3900>
  4051e4:	ldrb	w8, [x19]
  4051e8:	mov	w21, #0x1                   	// #1
  4051ec:	str	w8, [x20]
  4051f0:	mov	x0, x21
  4051f4:	ldp	x20, x19, [sp, #48]
  4051f8:	ldp	x22, x21, [sp, #32]
  4051fc:	ldp	x29, x30, [sp, #16]
  405200:	add	sp, sp, #0x40
  405204:	ret
  405208:	stp	x29, x30, [sp, #-48]!
  40520c:	str	x21, [sp, #16]
  405210:	stp	x20, x19, [sp, #32]
  405214:	mov	x29, sp
  405218:	mov	x20, x0
  40521c:	bl	401620 <__fpending@plt>
  405220:	mov	x19, x0
  405224:	mov	x0, x20
  405228:	bl	4015e0 <ferror_unlocked@plt>
  40522c:	mov	w21, w0
  405230:	mov	x0, x20
  405234:	bl	404ff8 <ferror@plt+0x3708>
  405238:	mov	w8, w0
  40523c:	cbz	w21, 405254 <ferror@plt+0x3964>
  405240:	cbnz	w8, 40524c <ferror@plt+0x395c>
  405244:	bl	4018d0 <__errno_location@plt>
  405248:	str	wzr, [x0]
  40524c:	mov	w0, #0xffffffff            	// #-1
  405250:	b	405274 <ferror@plt+0x3984>
  405254:	cmp	w8, #0x0
  405258:	csetm	w0, ne  // ne = any
  40525c:	cbnz	x19, 405274 <ferror@plt+0x3984>
  405260:	cbz	w8, 405274 <ferror@plt+0x3984>
  405264:	bl	4018d0 <__errno_location@plt>
  405268:	ldr	w8, [x0]
  40526c:	cmp	w8, #0x9
  405270:	csetm	w0, ne  // ne = any
  405274:	ldp	x20, x19, [sp, #32]
  405278:	ldr	x21, [sp, #16]
  40527c:	ldp	x29, x30, [sp], #48
  405280:	ret
  405284:	stp	x29, x30, [sp, #-64]!
  405288:	str	x28, [sp, #16]
  40528c:	stp	x22, x21, [sp, #32]
  405290:	stp	x20, x19, [sp, #48]
  405294:	mov	x29, sp
  405298:	sub	sp, sp, #0x1, lsl #12
  40529c:	cbz	x1, 40539c <ferror@plt+0x3aac>
  4052a0:	mov	x20, x1
  4052a4:	mov	x19, x0
  4052a8:	bl	405460 <ferror@plt+0x3b70>
  4052ac:	mov	x21, x0
  4052b0:	mov	w22, #0x3                   	// #3
  4052b4:	cbz	x21, 405334 <ferror@plt+0x3a44>
  4052b8:	mov	x1, sp
  4052bc:	mov	x0, x19
  4052c0:	bl	4050d4 <ferror@plt+0x37e4>
  4052c4:	cbz	x0, 405308 <ferror@plt+0x3a18>
  4052c8:	ldr	x8, [sp]
  4052cc:	cbz	x8, 405308 <ferror@plt+0x3a18>
  4052d0:	cmp	x8, x20
  4052d4:	ldr	x9, [x19, #8]
  4052d8:	csel	x8, x8, x20, cc  // cc = lo, ul, last
  4052dc:	sub	x20, x20, x8
  4052e0:	subs	x10, x21, x8
  4052e4:	csel	w11, w22, wzr, eq  // eq = none
  4052e8:	cmp	x20, #0x0
  4052ec:	add	x9, x9, x8
  4052f0:	csinc	w8, w11, wzr, ne  // ne = any
  4052f4:	csel	x21, x21, x10, eq  // eq = none
  4052f8:	str	x9, [x19, #8]
  4052fc:	cbz	w8, 405308 <ferror@plt+0x3a18>
  405300:	cbz	w8, 4052b4 <ferror@plt+0x39c4>
  405304:	b	40532c <ferror@plt+0x3a3c>
  405308:	mov	x0, x19
  40530c:	bl	4016b0 <fgetc@plt>
  405310:	cmn	w0, #0x1
  405314:	b.eq	4053a4 <ferror@plt+0x3ab4>  // b.none
  405318:	sub	x20, x20, #0x1
  40531c:	cbz	x20, 40539c <ferror@plt+0x3aac>
  405320:	mov	w8, wzr
  405324:	sub	x21, x21, #0x1
  405328:	cbz	w8, 4052b4 <ferror@plt+0x39c4>
  40532c:	cmp	w8, #0x3
  405330:	b.ne	40539c <ferror@plt+0x3aac>  // b.any
  405334:	mov	x0, x19
  405338:	bl	401630 <fileno@plt>
  40533c:	tbnz	w0, #31, 405364 <ferror@plt+0x3a74>
  405340:	mov	w2, #0x1                   	// #1
  405344:	mov	x1, xzr
  405348:	bl	401610 <lseek@plt>
  40534c:	tbnz	x0, #63, 405364 <ferror@plt+0x3a74>
  405350:	mov	w2, #0x1                   	// #1
  405354:	mov	x0, x19
  405358:	mov	x1, x20
  40535c:	bl	4050fc <ferror@plt+0x380c>
  405360:	b	4053b4 <ferror@plt+0x3ac4>
  405364:	mov	w22, #0x1000                	// #4096
  405368:	cmp	x20, #0x1, lsl #12
  40536c:	csel	x21, x20, x22, cc  // cc = lo, ul, last
  405370:	mov	x0, sp
  405374:	mov	w1, #0x1                   	// #1
  405378:	mov	x2, x21
  40537c:	mov	x3, x19
  405380:	bl	4017e0 <fread@plt>
  405384:	cmp	x0, x21
  405388:	csel	x8, xzr, x21, cc  // cc = lo, ul, last
  40538c:	cmp	x0, x21
  405390:	b.cc	4053a4 <ferror@plt+0x3ab4>  // b.lo, b.ul, b.last
  405394:	sub	x20, x20, x8
  405398:	cbnz	x20, 405368 <ferror@plt+0x3a78>
  40539c:	mov	w0, wzr
  4053a0:	b	4053b4 <ferror@plt+0x3ac4>
  4053a4:	mov	x0, x19
  4053a8:	bl	4018f0 <ferror@plt>
  4053ac:	cmp	w0, #0x0
  4053b0:	csetm	w0, ne  // ne = any
  4053b4:	add	sp, sp, #0x1, lsl #12
  4053b8:	ldp	x20, x19, [sp, #48]
  4053bc:	ldp	x22, x21, [sp, #32]
  4053c0:	ldr	x28, [sp, #16]
  4053c4:	ldp	x29, x30, [sp], #64
  4053c8:	ret
  4053cc:	stp	x29, x30, [sp, #-32]!
  4053d0:	mov	x1, xzr
  4053d4:	str	x19, [sp, #16]
  4053d8:	mov	x29, sp
  4053dc:	bl	4018e0 <setlocale@plt>
  4053e0:	cbz	x0, 40540c <ferror@plt+0x3b1c>
  4053e4:	adrp	x1, 406000 <ferror@plt+0x4710>
  4053e8:	add	x1, x1, #0x741
  4053ec:	mov	x19, x0
  4053f0:	bl	4017b0 <strcmp@plt>
  4053f4:	cbz	w0, 405414 <ferror@plt+0x3b24>
  4053f8:	adrp	x1, 406000 <ferror@plt+0x4710>
  4053fc:	add	x1, x1, #0x743
  405400:	mov	x0, x19
  405404:	bl	4017b0 <strcmp@plt>
  405408:	cbz	w0, 405414 <ferror@plt+0x3b24>
  40540c:	mov	w0, #0x1                   	// #1
  405410:	b	405418 <ferror@plt+0x3b28>
  405414:	mov	w0, wzr
  405418:	ldr	x19, [sp, #16]
  40541c:	ldp	x29, x30, [sp], #32
  405420:	ret
  405424:	stp	x29, x30, [sp, #-16]!
  405428:	mov	w0, #0xe                   	// #14
  40542c:	mov	x29, sp
  405430:	bl	401650 <nl_langinfo@plt>
  405434:	adrp	x8, 406000 <ferror@plt+0x4710>
  405438:	add	x8, x8, #0x505
  40543c:	cmp	x0, #0x0
  405440:	csel	x8, x8, x0, eq  // eq = none
  405444:	ldrb	w9, [x8]
  405448:	adrp	x10, 406000 <ferror@plt+0x4710>
  40544c:	add	x10, x10, #0x749
  405450:	cmp	w9, #0x0
  405454:	csel	x0, x10, x8, eq  // eq = none
  405458:	ldp	x29, x30, [sp], #16
  40545c:	ret
  405460:	ldp	x9, x8, [x0, #32]
  405464:	cmp	x8, x9
  405468:	b.ls	405474 <ferror@plt+0x3b84>  // b.plast
  40546c:	mov	x0, xzr
  405470:	ret
  405474:	ldp	x9, x8, [x0, #8]
  405478:	ldrb	w10, [x0, #1]
  40547c:	sub	x8, x8, x9
  405480:	tbnz	w10, #0, 40548c <ferror@plt+0x3b9c>
  405484:	mov	x9, xzr
  405488:	b	405498 <ferror@plt+0x3ba8>
  40548c:	ldr	x9, [x0, #88]
  405490:	ldr	x10, [x0, #72]
  405494:	sub	x9, x9, x10
  405498:	add	x0, x8, x9
  40549c:	ret
  4054a0:	stp	x29, x30, [sp, #-64]!
  4054a4:	mov	x29, sp
  4054a8:	stp	x19, x20, [sp, #16]
  4054ac:	adrp	x20, 416000 <ferror@plt+0x14710>
  4054b0:	add	x20, x20, #0xdf0
  4054b4:	stp	x21, x22, [sp, #32]
  4054b8:	adrp	x21, 416000 <ferror@plt+0x14710>
  4054bc:	add	x21, x21, #0xde8
  4054c0:	sub	x20, x20, x21
  4054c4:	mov	w22, w0
  4054c8:	stp	x23, x24, [sp, #48]
  4054cc:	mov	x23, x1
  4054d0:	mov	x24, x2
  4054d4:	bl	401518 <mbrtowc@plt-0x38>
  4054d8:	cmp	xzr, x20, asr #3
  4054dc:	b.eq	405508 <ferror@plt+0x3c18>  // b.none
  4054e0:	asr	x20, x20, #3
  4054e4:	mov	x19, #0x0                   	// #0
  4054e8:	ldr	x3, [x21, x19, lsl #3]
  4054ec:	mov	x2, x24
  4054f0:	add	x19, x19, #0x1
  4054f4:	mov	x1, x23
  4054f8:	mov	w0, w22
  4054fc:	blr	x3
  405500:	cmp	x20, x19
  405504:	b.ne	4054e8 <ferror@plt+0x3bf8>  // b.any
  405508:	ldp	x19, x20, [sp, #16]
  40550c:	ldp	x21, x22, [sp, #32]
  405510:	ldp	x23, x24, [sp, #48]
  405514:	ldp	x29, x30, [sp], #64
  405518:	ret
  40551c:	nop
  405520:	ret
  405524:	nop
  405528:	adrp	x2, 417000 <ferror@plt+0x15710>
  40552c:	mov	x1, #0x0                   	// #0
  405530:	ldr	x2, [x2, #480]
  405534:	b	4015f0 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000405538 <.fini>:
  405538:	stp	x29, x30, [sp, #-16]!
  40553c:	mov	x29, sp
  405540:	ldp	x29, x30, [sp], #16
  405544:	ret
