library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

ENTITY io_mem IS
	PORT(	
		clock : in std_logic;
		reset : in std_logic;
		
		input_data : in std_logic_vector(127 downto 0);
		input_set : in std_logic;
		output_data : out std_logic_vector(127 downto 0);
		output_set : out std_logic;
		output_waitrequest : in std_logic;
		control_data : in std_logic_vector(31 downto 0);
		control_set : in std_logic
	);
END io_mem;

ARCHITECTURE behaviour OF io_mem IS 

BEGIN

END;