Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Nov  3 02:51:57 2024
| Host         : DESKTOP-O393SDG running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    30 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            3 |
|    16+ |            5 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             188 |           32 |
| Yes          | No                    | No                     |             104 |           15 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------------+----------------------------------------+------------------+----------------+
|  Clock Signal  |               Enable Signal               |            Set/Reset Signal            | Slice Load Count | Bel Load Count |
+----------------+-------------------------------------------+----------------------------------------+------------------+----------------+
|  clk6p25m_BUFG |                                           |                                        |                1 |              2 |
| ~clk6p25m_BUFG |                                           |                                        |                1 |              2 |
|  clk_IBUF_BUFG |                                           |                                        |                1 |              2 |
| ~clk6p25m_BUFG |                                           | Oled_display/frame_counter[16]_i_1_n_0 |                5 |             34 |
| ~clk6p25m_BUFG | Oled_display/delay[0]_i_1_n_0             |                                        |                5 |             40 |
| ~clk6p25m_BUFG | Oled_display/FSM_onehot_state[31]_i_1_n_0 |                                        |               10 |             64 |
|  clk_IBUF_BUFG |                                           | clock_6p25MHZ/clear                    |                8 |             64 |
| ~clk6p25m_BUFG |                                           | Oled_display/spi_word[39]_i_1_n_0      |               19 |             90 |
+----------------+-------------------------------------------+----------------------------------------+------------------+----------------+


