#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x12c5b30 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x12c5cc0 .scope module, "tb" "tb" 3 62;
 .timescale -12 -12;
L_0x12b6060 .functor NOT 1, L_0x12f3b30, C4<0>, C4<0>, C4<0>;
L_0x12f3890 .functor XOR 1, L_0x12f36c0, L_0x12f37f0, C4<0>, C4<0>;
L_0x12f3a20 .functor XOR 1, L_0x12f3890, L_0x12f3950, C4<0>, C4<0>;
v0x12f2270_0 .net *"_ivl_10", 0 0, L_0x12f3950;  1 drivers
v0x12f2370_0 .net *"_ivl_12", 0 0, L_0x12f3a20;  1 drivers
v0x12f2450_0 .net *"_ivl_2", 0 0, L_0x12f3620;  1 drivers
v0x12f2510_0 .net *"_ivl_4", 0 0, L_0x12f36c0;  1 drivers
v0x12f25f0_0 .net *"_ivl_6", 0 0, L_0x12f37f0;  1 drivers
v0x12f2720_0 .net *"_ivl_8", 0 0, L_0x12f3890;  1 drivers
v0x12f2800_0 .var "clk", 0 0;
v0x12f28a0_0 .var/2u "stats1", 159 0;
v0x12f2980_0 .var/2u "strobe", 0 0;
v0x12f2ad0_0 .net "tb_match", 0 0, L_0x12f3b30;  1 drivers
v0x12f2b90_0 .net "tb_mismatch", 0 0, L_0x12b6060;  1 drivers
v0x12f2c50_0 .net "wavedrom_enable", 0 0, v0x12b6750_0;  1 drivers
v0x12f2cf0_0 .net "wavedrom_title", 511 0, v0x12f11a0_0;  1 drivers
v0x12f2d90_0 .net "x", 0 0, v0x12f1260_0;  1 drivers
v0x12f2e30_0 .net "z_dut", 0 0, L_0x12f3510;  1 drivers
v0x12f2ed0_0 .net "z_ref", 0 0, L_0x12f3000;  1 drivers
L_0x12f3620 .concat [ 1 0 0 0], L_0x12f3000;
L_0x12f36c0 .concat [ 1 0 0 0], L_0x12f3000;
L_0x12f37f0 .concat [ 1 0 0 0], L_0x12f3510;
L_0x12f3950 .concat [ 1 0 0 0], L_0x12f3000;
L_0x12f3b30 .cmp/eeq 1, L_0x12f3620, L_0x12f3a20;
S_0x12c5e50 .scope module, "good1" "reference_module" 3 101, 3 4 0, S_0x12c5cc0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "x";
    .port_info 2 /OUTPUT 1 "z";
v0x12b55b0_0 .net "clk", 0 0, v0x12f2800_0;  1 drivers
v0x12b58a0_0 .var "s", 2 0;
v0x12b5b90_0 .net "x", 0 0, v0x12f1260_0;  alias, 1 drivers
v0x12b5e80_0 .net "z", 0 0, L_0x12f3000;  alias, 1 drivers
E_0x12c4940 .event posedge, v0x12b55b0_0;
L_0x12f3000 .reduce/nor v0x12b58a0_0;
S_0x12f0b20 .scope module, "stim1" "stimulus_gen" 3 97, 3 21 0, S_0x12c5cc0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x";
    .port_info 2 /OUTPUT 512 "wavedrom_title";
    .port_info 3 /OUTPUT 1 "wavedrom_enable";
v0x12b6460_0 .net "clk", 0 0, v0x12f2800_0;  alias, 1 drivers
v0x12b6750_0 .var "wavedrom_enable", 0 0;
v0x12f11a0_0 .var "wavedrom_title", 511 0;
v0x12f1260_0 .var "x", 0 0;
E_0x12c43b0/0 .event negedge, v0x12b55b0_0;
E_0x12c43b0/1 .event posedge, v0x12b55b0_0;
E_0x12c43b0 .event/or E_0x12c43b0/0, E_0x12c43b0/1;
E_0x12c45d0 .event negedge, v0x12b55b0_0;
S_0x12f0d40 .scope task, "wavedrom_start" "wavedrom_start" 3 33, 3 33 0, S_0x12f0b20;
 .timescale -12 -12;
v0x12b6170_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x12f0fa0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 36, 3 36 0, S_0x12f0b20;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x12f1390 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x12c5cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "x";
    .port_info 2 /OUTPUT 1 "z";
L_0x12b6350 .functor XOR 1, v0x12f1260_0, v0x12f1b00_0, C4<0>, C4<0>;
L_0x12b6640 .functor NOT 1, v0x12f1bc0_0, C4<0>, C4<0>, C4<0>;
L_0x12caf70 .functor AND 1, v0x12f1260_0, L_0x12b6640, C4<1>, C4<1>;
L_0x12bdbe0 .functor OR 1, v0x12f1260_0, v0x12f1c80_0, C4<0>, C4<0>;
L_0x12f3280 .functor XOR 1, v0x12f1b00_0, v0x12f1bc0_0, C4<0>, C4<0>;
L_0x12f33c0 .functor XOR 1, L_0x12f3280, v0x12f1c80_0, C4<0>, C4<0>;
L_0x12f3510 .functor NOT 1, L_0x12f33c0, C4<0>, C4<0>, C4<0>;
v0x12f1570_0 .net *"_ivl_10", 0 0, L_0x12f33c0;  1 drivers
v0x12f1670_0 .net *"_ivl_2", 0 0, L_0x12b6640;  1 drivers
v0x12f1750_0 .net *"_ivl_8", 0 0, L_0x12f3280;  1 drivers
v0x12f1840_0 .net "and_out", 0 0, L_0x12caf70;  1 drivers
v0x12f1900_0 .net "clk", 0 0, v0x12f2800_0;  alias, 1 drivers
v0x12f1a40_0 .net "or_out", 0 0, L_0x12bdbe0;  1 drivers
v0x12f1b00_0 .var "q1", 0 0;
v0x12f1bc0_0 .var "q2", 0 0;
v0x12f1c80_0 .var "q3", 0 0;
v0x12f1dd0_0 .net "x", 0 0, v0x12f1260_0;  alias, 1 drivers
v0x12f1e70_0 .net "xor_out", 0 0, L_0x12b6350;  1 drivers
v0x12f1f30_0 .net "z", 0 0, L_0x12f3510;  alias, 1 drivers
S_0x12f2070 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x12c5cc0;
 .timescale -12 -12;
E_0x12ae9f0 .event anyedge, v0x12f2980_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x12f2980_0;
    %nor/r;
    %assign/vec4 v0x12f2980_0, 0;
    %wait E_0x12ae9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x12f0b20;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12f1260_0, 0;
    %wait E_0x12c45d0;
    %wait E_0x12c4940;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12f1260_0, 0;
    %wait E_0x12c4940;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12f1260_0, 0;
    %wait E_0x12c4940;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12f1260_0, 0;
    %wait E_0x12c4940;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12f1260_0, 0;
    %wait E_0x12c4940;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12f1260_0, 0;
    %wait E_0x12c4940;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12f1260_0, 0;
    %wait E_0x12c4940;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12f1260_0, 0;
    %wait E_0x12c4940;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12f1260_0, 0;
    %wait E_0x12c45d0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x12f0fa0;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x12c43b0;
    %vpi_func 3 55 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x12f1260_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 57 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x12c5e50;
T_4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x12b58a0_0, 0, 3;
    %end;
    .thread T_4, $init;
    .scope S_0x12c5e50;
T_5 ;
    %wait E_0x12c4940;
    %load/vec4 v0x12b58a0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x12b5b90_0;
    %xor;
    %load/vec4 v0x12b58a0_0;
    %parti/s 1, 1, 2;
    %inv;
    %load/vec4 v0x12b5b90_0;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12b58a0_0;
    %parti/s 1, 0, 2;
    %inv;
    %load/vec4 v0x12b5b90_0;
    %or;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x12b58a0_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x12f1390;
T_6 ;
    %wait E_0x12c4940;
    %load/vec4 v0x12f1e70_0;
    %assign/vec4 v0x12f1b00_0, 0;
    %load/vec4 v0x12f1840_0;
    %assign/vec4 v0x12f1bc0_0, 0;
    %load/vec4 v0x12f1a40_0;
    %assign/vec4 v0x12f1c80_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x12c5cc0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12f2800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12f2980_0, 0, 1;
    %end;
    .thread T_7, $init;
    .scope S_0x12c5cc0;
T_8 ;
T_8.0 ;
    %delay 5, 0;
    %load/vec4 v0x12f2800_0;
    %inv;
    %store/vec4 v0x12f2800_0, 0, 1;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x12c5cc0;
T_9 ;
    %vpi_call/w 3 89 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 90 "$dumpvars", 32'sb00000000000000000000000000000001, v0x12b6460_0, v0x12f2b90_0, v0x12f2800_0, v0x12f2d90_0, v0x12f2ed0_0, v0x12f2e30_0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x12c5cc0;
T_10 ;
    %load/vec4 v0x12f28a0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x12f28a0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x12f28a0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_10.1 ;
    %load/vec4 v0x12f28a0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x12f28a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x12f28a0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x12f28a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_10, $final;
    .scope S_0x12c5cc0;
T_11 ;
    %wait E_0x12c43b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12f28a0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12f28a0_0, 4, 32;
    %load/vec4 v0x12f2ad0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x12f28a0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12f28a0_0, 4, 32;
T_11.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12f28a0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12f28a0_0, 4, 32;
T_11.0 ;
    %load/vec4 v0x12f2ed0_0;
    %load/vec4 v0x12f2ed0_0;
    %load/vec4 v0x12f2e30_0;
    %xor;
    %load/vec4 v0x12f2ed0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.4, 6;
    %load/vec4 v0x12f28a0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12f28a0_0, 4, 32;
T_11.6 ;
    %load/vec4 v0x12f28a0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12f28a0_0, 4, 32;
T_11.4 ;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2014_q4/ece241_2014_q4_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth10/human/ece241_2014_q4/iter1/response4/top_module.sv";
