
*** Running vivado
    with args -log level0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source level0_wrapper.tcl -notrace


****** Vivado v2020.2 (64-bit)
  **** SW Build 3017112 on Tue Sep 29 20:16:41 MDT 2020
  **** IP Build 3016781 on Tue Sep 29 23:22:34 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/home/ravic/.Xilinx/Vivado/Vivado_init.tcl'
54 Beta devices matching pattern found, 54 enabled.
WARNING: [Board 49-131] In interface "default_300mhz_clk1" preset_proc "default_300mhz_clk1_preset" not found in preset file.
WARNING: [Board 49-131] In interface "default_300mhz_clk2" preset_proc "default_300mhz_clk2_preset" not found in preset file.
WARNING: [Board 49-131] In interface "default_300mhz_clk3" preset_proc "default_300mhz_clk3_preset" not found in preset file.
WARNING: [Board 49-131] In interface "led_3bits" preset_proc "led_3bits_preset" not found in preset file.
WARNING: [Board 49-131] In interface "rs232_uart" preset_proc "rs232_uart_preset" not found in preset file.
WARNING: [Board 49-131] In interface "uart2_bank306" preset_proc "rs232_uart_preset" not found in preset file.
WARNING: [Board 49-131] In interface "dc_pl_gpio" preset_proc "dc_pl_gpio_preset" not found in preset file.
WARNING: [Board 49-131] In interface "sysctlr_gpio" preset_proc "sysctlr_gpio_preset" not found in preset file.
WARNING: [Board 49-131] In interface "sysclk0" preset_proc "sysclk0_preset" not found in preset file.
WARNING: [Board 49-131] In interface "sysclk1" preset_proc "sysclk1_preset" not found in preset file.
WARNING: [Board 49-131] In interface "sysclk3" preset_proc "sysclk3_preset" not found in preset file.
WARNING: [Board 49-131] In interface "rs232_uart" preset_proc "rs232_uart_preset" not found in preset file.
WARNING: [Board 49-131] In interface "push_button_4bits" preset_proc "PUSH_BUTTON_4Bits_Preset" not found in preset file.
WARNING: [Board 49-131] In interface "sys_diff_clock" preset_proc "sys_diff_clock_preset" not found in preset file.
WARNING: [Board 49-131] In interface "sys_diff_clock" preset_proc "sys_diff_clock_preset" not found in preset file.
WARNING: [Board 49-131] In interface "sys_diff_clock_233" preset_proc "sys_diff_clock_233_preset" not found in preset file.
WARNING: [Board 49-131] In interface "push_buttons" preset_proc "push_buttons_preset" not found in preset file.
WARNING: [Board 49-131] In interface "uart2_bank306" preset_proc "rs232_uart_preset" not found in preset file.
WARNING: [Board 49-131] In interface "dc_pl_gpio" preset_proc "dc_pl_gpio_preset" not found in preset file.
WARNING: [Board 49-131] In interface "sysctlr_gpio" preset_proc "sysctlr_gpio_preset" not found in preset file.
WARNING: [Board 49-131] In interface "default_300mhz_clk1" preset_proc "default_300mhz_clk1_preset" not found in preset file.
WARNING: [Board 49-131] In interface "default_300mhz_clk2" preset_proc "default_300mhz_clk2_preset" not found in preset file.
WARNING: [Board 49-131] In interface "default_300mhz_clk3" preset_proc "default_300mhz_clk3_preset" not found in preset file.
WARNING: [Board 49-131] In interface "led_3bits" preset_proc "led_3bits_preset" not found in preset file.
WARNING: [Board 49-131] In interface "rs232_uart" preset_proc "rs232_uart_preset" not found in preset file.
WARNING: [Board 49-131] In interface "default_sysclk_300" preset_proc "default_sysclk_300_preset" not found in preset file.
WARNING: [Board 49-131] In interface "sysclk_125" preset_proc "sysclk_125_preset" not found in preset file.
WARNING: [Board 49-131] In interface "user_prog_clock" preset_proc "user_prog_clock_preset" not found in preset file.
WARNING: [Board 49-131] In interface "default_sysclk_300" preset_proc "default_sysclk_300_preset" not found in preset file.
WARNING: [Board 49-131] In interface "sysclk_125" preset_proc "sysclk_125_preset" not found in preset file.
WARNING: [Board 49-131] In interface "user_prog_clock" preset_proc "user_prog_clock_preset" not found in preset file.
WARNING: [Board 49-131] In interface "default_300mhz_clk1" preset_proc "default_300mhz_clk1_preset" not found in preset file.
WARNING: [Board 49-131] In interface "default_300mhz_clk2" preset_proc "default_300mhz_clk2_preset" not found in preset file.
WARNING: [Board 49-131] In interface "default_300mhz_clk3" preset_proc "default_300mhz_clk3_preset" not found in preset file.
WARNING: [Board 49-131] In interface "rs232_uart" preset_proc "rs232_uart_preset" not found in preset file.
WARNING: [Board 49-131] In interface "default_300mhz_clk1" preset_proc "default_300mhz_clk1_preset" not found in preset file.
WARNING: [Board 49-131] In interface "default_300mhz_clk2" preset_proc "default_300mhz_clk2_preset" not found in preset file.
WARNING: [Board 49-131] In interface "default_300mhz_clk3" preset_proc "default_300mhz_clk3_preset" not found in preset file.
WARNING: [Board 49-131] In interface "led_3bits" preset_proc "led_3bits_preset" not found in preset file.
WARNING: [Board 49-131] In interface "rs232_uart" preset_proc "rs232_uart_preset" not found in preset file.
enable_beta_device: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2455.477 ; gain = 14.152 ; free physical = 31761 ; free virtual = 57171
0 Beta devices matching pattern found, 0 enabled.
0 Beta devices matching pattern found, 0 enabled.
0 Beta devices matching pattern found, 0 enabled.
0 Beta devices matching pattern found, 0 enabled.
0 Beta devices matching pattern found, 0 enabled.
source level0_wrapper.tcl -notrace
INFO: Dispatch client connection id - 42487
source /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/scripts/_full_init_pre.tcl
WARNING: failed to connect to dispatch server - client already initialized
WARNING: [Board 49-131] In interface "pci_express_x4" preset_proc "pciex4_preset" not found in preset file.
WARNING: [Board 49-131] In interface "qsfp_4x" preset_proc "qsfp0_4x_preset" not found in preset file.
WARNING: [Board 49-131] In interface "pci_express_x4" preset_proc "pciex4_preset" not found in preset file.
WARNING: [Board 49-131] In interface "qsfp_4x" preset_proc "qsfp0_4x_preset" not found in preset file.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/xo/ip_repo/xilinx_com_hls_vadd_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/proj/xbuilds/2020.1_daily_latest/internal_platforms/xilinx_u50lv_gen3x4_xdma_2_202010_1/hw/xsa/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vitis/2020.2/data/cache/xilinx'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/proj/xbuilds/2020.1_daily_latest/internal_platforms/xilinx_u50lv_gen3x4_xdma_2_202010_1/hw/xsa/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vitis/2020.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axi_clk_metadata_adapter:1.0'. The one found in IP location '/proj/xbuilds/2020.1_daily_latest/internal_platforms/xilinx_u50lv_gen3x4_xdma_2_202010_1/hw/xsa/iprepo/ipdefs/ii_infra_ipdefs/axi_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /proj/xbuilds/2020.1_daily_latest/internal_platforms/xilinx_u50lv_gen3x4_xdma_2_202010_1/hw/xsa/iprepo/ipdefs/other_ipdefs/axi_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axis_clk_metadata_adapter:1.0'. The one found in IP location '/proj/xbuilds/2020.1_daily_latest/internal_platforms/xilinx_u50lv_gen3x4_xdma_2_202010_1/hw/xsa/iprepo/ipdefs/ii_infra_ipdefs/axis_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /proj/xbuilds/2020.1_daily_latest/internal_platforms/xilinx_u50lv_gen3x4_xdma_2_202010_1/hw/xsa/iprepo/ipdefs/other_ipdefs/axis_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:clk_metadata_adapter:1.0'. The one found in IP location '/proj/xbuilds/2020.1_daily_latest/internal_platforms/xilinx_u50lv_gen3x4_xdma_2_202010_1/hw/xsa/iprepo/ipdefs/ii_infra_ipdefs/clk_metadata_adapter_v1_0' will take precedence over the same IP in location /proj/xbuilds/2020.1_daily_latest/internal_platforms/xilinx_u50lv_gen3x4_xdma_2_202010_1/hw/xsa/iprepo/ipdefs/other_ipdefs/clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:shell_utils_build_info:1.0'. The one found in IP location '/proj/xbuilds/2020.1_daily_latest/internal_platforms/xilinx_u50lv_gen3x4_xdma_2_202010_1/hw/xsa/iprepo/ipdefs/other_ipdefs/shell_utils_build_info_v1_0' will take precedence over the same IP in the Xilinx installed IP.
update_ip_catalog: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2483.348 ; gain = 0.000 ; free physical = 31666 ; free virtual = 57075
Command: link_design -part xcu50-fsvh2104-2LV-e -reconfig_partitions level0_i/ulp
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to dcp top: level0_wrapper
INFO: [Device 21-403] Loading part xcu50-fsvh2104-2LV-e
CRITICAL WARNING: [Project 1-840] The design checkpoint file '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp.dcp' was generated for an IP by an out of context synthesis run and should not be used directly as a source in a Vivado flow. Constraints and other files related to the IP are only stored in the xci/xcix, not the checkpoint. It is strongly recommended that the original IP source file (.xci/.xcix) be used.
INFO: [Project 1-454] Reading design checkpoint '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp.dcp' for cell 'level0_i/ulp'
INFO: [Project 1-454] Reading design checkpoint '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_axi_data_sc_0/ulp_axi_data_sc_0.dcp' for cell 'level0_i/ulp/axi_data_sc'
INFO: [Project 1-454] Reading design checkpoint '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_axi_vip_data_0/ulp_axi_vip_data_0.dcp' for cell 'level0_i/ulp/axi_vip_data'
INFO: [Project 1-454] Reading design checkpoint '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_debug_bridge_xsdbm_0/ulp_debug_bridge_xsdbm_0.dcp' for cell 'level0_i/ulp/debug_bridge_xsdbm'
INFO: [Project 1-454] Reading design checkpoint '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/ulp_hmss_0_0.dcp' for cell 'level0_i/ulp/hmss_0'
INFO: [Project 1-454] Reading design checkpoint '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/ulp_ii_level0_wire_0.dcp' for cell 'level0_i/ulp/ii_level0_wire'
INFO: [Project 1-454] Reading design checkpoint '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr0'
INFO: [Project 1-454] Reading design checkpoint '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr1'
INFO: [Project 1-454] Reading design checkpoint '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr0'
INFO: [Project 1-454] Reading design checkpoint '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr1'
INFO: [Project 1-454] Reading design checkpoint '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_kernel_slr0'
INFO: [Project 1-454] Reading design checkpoint '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_kernel_slr1'
INFO: [Project 1-454] Reading design checkpoint '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0.dcp' for cell 'level0_i/ulp/ulp_ucs'
INFO: [Project 1-454] Reading design checkpoint '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_user_debug_bridge_0/ulp_user_debug_bridge_0.dcp' for cell 'level0_i/ulp/user_debug_bridge'
INFO: [Project 1-454] Reading design checkpoint '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_vadd_1_0/ulp_vadd_1_0.dcp' for cell 'level0_i/ulp/vadd_1'
INFO: [Project 1-454] Reading design checkpoint '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0.dcp' for cell 'level0_i/ulp/SLR0/axi_gpio_null'
INFO: [Project 1-454] Reading design checkpoint '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_axi_vip_ctrl_userpf_0/ulp_axi_vip_ctrl_userpf_0.dcp' for cell 'level0_i/ulp/SLR0/axi_vip_ctrl_userpf'
INFO: [Project 1-454] Reading design checkpoint '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0.dcp' for cell 'level0_i/ulp/SLR0/regslice_control_userpf'
INFO: [Project 1-454] Reading design checkpoint '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_xbar_0/ulp_xbar_0.dcp' for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/xbar'
INFO: [Project 1-454] Reading design checkpoint '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m00_regslice_2/ulp_m00_regslice_2.dcp' for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/m00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_0/ulp_auto_cc_0.dcp' for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m01_regslice_2/ulp_m01_regslice_2.dcp' for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/m01_regslice'
INFO: [Project 1-454] Reading design checkpoint '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_s00_regslice_11/ulp_s00_regslice_11.dcp' for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_axi_vip_ctrl_userpf_1/ulp_axi_vip_ctrl_userpf_1.dcp' for cell 'level0_i/ulp/SLR1/axi_vip_ctrl_userpf'
INFO: [Project 1-454] Reading design checkpoint '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1.dcp' for cell 'level0_i/ulp/SLR1/regslice_control_userpf'
INFO: [Project 1-454] Reading design checkpoint '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_s00_regslice_12/ulp_s00_regslice_12.dcp' for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_dpa_cdc_0/ulp_dpa_cdc_0.dcp' for cell 'level0_i/ulp/System_DPA/dpa_cdc'
INFO: [Project 1-454] Reading design checkpoint '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_dpa_fifo_0/ulp_dpa_fifo_0.dcp' for cell 'level0_i/ulp/System_DPA/dpa_fifo'
INFO: [Project 1-454] Reading design checkpoint '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_dpa_hub_0/ulp_dpa_hub_0.dcp' for cell 'level0_i/ulp/System_DPA/dpa_hub'
INFO: [Project 1-454] Reading design checkpoint '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_dpa_mon0_0/ulp_dpa_mon0_0.dcp' for cell 'level0_i/ulp/System_DPA/dpa_mon0'
INFO: [Project 1-454] Reading design checkpoint '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_dpa_mon1_0/ulp_dpa_mon1_0.dcp' for cell 'level0_i/ulp/System_DPA/dpa_mon1'
INFO: [Project 1-454] Reading design checkpoint '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_dpa_mon2_0/ulp_dpa_mon2_0.dcp' for cell 'level0_i/ulp/System_DPA/dpa_mon2'
INFO: [Project 1-454] Reading design checkpoint '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_dpa_mon3_0/ulp_dpa_mon3_0.dcp' for cell 'level0_i/ulp/System_DPA/dpa_mon3'
INFO: [Project 1-454] Reading design checkpoint '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_dpa_reg_slice_0/ulp_dpa_reg_slice_0.dcp' for cell 'level0_i/ulp/System_DPA/dpa_reg_slice'
INFO: [Project 1-454] Reading design checkpoint '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_dpa_reg_slice2_0/ulp_dpa_reg_slice2_0.dcp' for cell 'level0_i/ulp/System_DPA/dpa_reg_slice2'
INFO: [Project 1-454] Reading design checkpoint '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_xbar_2/ulp_xbar_2.dcp' for cell 'level0_i/ulp/System_DPA/dpa_ctrl_interconnect/xbar'
INFO: [Project 1-454] Reading design checkpoint '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_1/ulp_auto_cc_1.dcp' for cell 'level0_i/ulp/System_DPA/dpa_ctrl_interconnect/m00_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m00_regslice_3/ulp_m00_regslice_3.dcp' for cell 'level0_i/ulp/System_DPA/dpa_ctrl_interconnect/m00_couplers/m00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_2/ulp_auto_cc_2.dcp' for cell 'level0_i/ulp/System_DPA/dpa_ctrl_interconnect/m01_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m01_regslice_3/ulp_m01_regslice_3.dcp' for cell 'level0_i/ulp/System_DPA/dpa_ctrl_interconnect/m01_couplers/m01_regslice'
INFO: [Project 1-454] Reading design checkpoint '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_3/ulp_auto_cc_3.dcp' for cell 'level0_i/ulp/System_DPA/dpa_ctrl_interconnect/m02_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m02_regslice_0/ulp_m02_regslice_0.dcp' for cell 'level0_i/ulp/System_DPA/dpa_ctrl_interconnect/m02_couplers/m02_regslice'
INFO: [Project 1-454] Reading design checkpoint '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_4/ulp_auto_cc_4.dcp' for cell 'level0_i/ulp/System_DPA/dpa_ctrl_interconnect/m03_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m03_regslice_0/ulp_m03_regslice_0.dcp' for cell 'level0_i/ulp/System_DPA/dpa_ctrl_interconnect/m03_couplers/m03_regslice'
INFO: [Project 1-454] Reading design checkpoint '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_5/ulp_auto_cc_5.dcp' for cell 'level0_i/ulp/System_DPA/dpa_ctrl_interconnect/m04_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m04_regslice_0/ulp_m04_regslice_0.dcp' for cell 'level0_i/ulp/System_DPA/dpa_ctrl_interconnect/m04_couplers/m04_regslice'
INFO: [Project 1-454] Reading design checkpoint '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_6/ulp_auto_cc_6.dcp' for cell 'level0_i/ulp/System_DPA/dpa_ctrl_interconnect/m05_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m05_regslice_0/ulp_m05_regslice_0.dcp' for cell 'level0_i/ulp/System_DPA/dpa_ctrl_interconnect/m05_couplers/m05_regslice'
INFO: [Project 1-454] Reading design checkpoint '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_s00_regslice_13/ulp_s00_regslice_13.dcp' for cell 'level0_i/ulp/System_DPA/dpa_ctrl_interconnect/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_debug_bridge_xsdbm_0/bd_0/ip/ip_1/bd_0349_lut_buffer_0.dcp' for cell 'level0_i/ulp/debug_bridge_xsdbm/inst/lut_buffer'
INFO: [Project 1-454] Reading design checkpoint '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_debug_bridge_xsdbm_0/bd_0/ip/ip_0/bd_0349_xsdbm_0.dcp' for cell 'level0_i/ulp/debug_bridge_xsdbm/inst/xsdbm'
INFO: [Project 1-454] Reading design checkpoint '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_14/bd_85ad_axi_apb_bridge_inst_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/axi_apb_bridge_inst'
INFO: [Project 1-454] Reading design checkpoint '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_0/bd_85ad_hbm_inst_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/hbm_inst'
INFO: [Project 1-454] Reading design checkpoint '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_1/bd_85ad_hbm_reset_sync_SLR0_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR0'
INFO: [Project 1-454] Reading design checkpoint '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_10/bd_85ad_vip_S00_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/vip_S00'
INFO: [Project 1-454] Reading design checkpoint '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_4/bd_85ad_vip_S01_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/vip_S01'
INFO: [Project 1-454] Reading design checkpoint '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_7/bd_85ad_vip_S02_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/vip_S02'
INFO: [Project 1-454] Reading design checkpoint '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_13/bd_85ad_vip_S03_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/vip_S03'
INFO: [Project 1-454] Reading design checkpoint '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_16/bd_85ad_init_reduce_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/init_logic/init_reduce'
INFO: [Project 1-454] Reading design checkpoint '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_2/bd_85ad_interconnect1_0_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0'
INFO: [Project 1-454] Reading design checkpoint '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_3/bd_85ad_slice1_0_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_0/slice1_0'
INFO: [Project 1-454] Reading design checkpoint '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_5/bd_85ad_interconnect2_1_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect2_1'
INFO: [Project 1-454] Reading design checkpoint '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_6/bd_85ad_slice2_1_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_1/slice2_1'
INFO: [Project 1-454] Reading design checkpoint '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_8/bd_85ad_interconnect0_2_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_2/interconnect0_2'
INFO: [Project 1-454] Reading design checkpoint '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_9/bd_85ad_slice0_2_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_2/slice0_2'
INFO: [Project 1-454] Reading design checkpoint '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_11/bd_85ad_interconnect3_4_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_4/interconnect3_4'
INFO: [Project 1-454] Reading design checkpoint '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_12/bd_85ad_slice3_4_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_4/slice3_4'
INFO: [Project 1-454] Reading design checkpoint '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_25/bd_22c0_adder_check_gpio_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/adder_check_gpio'
INFO: [Project 1-454] Reading design checkpoint '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_5/bd_22c0_build_info_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/build_info'
INFO: [Project 1-454] Reading design checkpoint '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_36/bd_22c0_clk_hbm_adapt_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/clk_hbm_adapt'
INFO: [Project 1-454] Reading design checkpoint '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_18/bd_22c0_clk_kernel2_adapt_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/clk_kernel2_adapt'
INFO: [Project 1-454] Reading design checkpoint '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_19/bd_22c0_clk_kernel2_cont_adapt_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/clk_kernel2_cont_adapt'
INFO: [Project 1-454] Reading design checkpoint '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_14/bd_22c0_clk_kernel_adapt_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/clk_kernel_adapt'
INFO: [Project 1-454] Reading design checkpoint '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_15/bd_22c0_clk_kernel_cont_adapt_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/clk_kernel_cont_adapt'
INFO: [Project 1-454] Reading design checkpoint '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_35/bd_22c0_clkwiz_hbm_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/clkwiz_hbm'
INFO: [Project 1-454] Reading design checkpoint '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_13/bd_22c0_clkwiz_kernel_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/clkwiz_kernel'
INFO: [Project 1-454] Reading design checkpoint '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_17/bd_22c0_clkwiz_kernel2_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/clkwiz_kernel2'
INFO: [Project 1-454] Reading design checkpoint '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_7/bd_22c0_clock_throttling_avg_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/clock_throttling_avg'
INFO: [Project 1-454] Reading design checkpoint '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_11/bd_22c0_clock_throttling_kernel_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel'
INFO: [Project 1-454] Reading design checkpoint '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_12/bd_22c0_clock_throttling_kernel2_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel2'
INFO: [Project 1-454] Reading design checkpoint '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_40/bd_22c0_fanout_aresetn_ctrl_slr0_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/fanout_aresetn_ctrl_slr0'
INFO: [Project 1-454] Reading design checkpoint '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_44/bd_22c0_fanout_aresetn_ctrl_slr1_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/fanout_aresetn_ctrl_slr1'
INFO: [Project 1-454] Reading design checkpoint '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_39/bd_22c0_fanout_aresetn_hbm_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/fanout_aresetn_hbm'
INFO: [Project 1-454] Reading design checkpoint '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_43/bd_22c0_fanout_aresetn_kernel2_slr0_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/fanout_aresetn_kernel2_slr0'
INFO: [Project 1-454] Reading design checkpoint '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_47/bd_22c0_fanout_aresetn_kernel2_slr1_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/fanout_aresetn_kernel2_slr1'
INFO: [Project 1-454] Reading design checkpoint '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_42/bd_22c0_fanout_aresetn_kernel_slr0_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/fanout_aresetn_kernel_slr0'
INFO: [Project 1-454] Reading design checkpoint '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_fanout_aresetn_kernel_slr1_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/fanout_aresetn_kernel_slr1'
INFO: [Project 1-454] Reading design checkpoint '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_41/bd_22c0_fanout_aresetn_pcie_slr0_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/fanout_aresetn_pcie_slr0'
INFO: [Project 1-454] Reading design checkpoint '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_45/bd_22c0_fanout_aresetn_pcie_slr1_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/fanout_aresetn_pcie_slr1'
INFO: [Project 1-454] Reading design checkpoint '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_31/bd_22c0_frequency_counter_aclk_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/frequency_counter_aclk'
INFO: [Project 1-454] Reading design checkpoint '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_38/bd_22c0_frequency_counter_hbm_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/frequency_counter_hbm'
INFO: [Project 1-454] Reading design checkpoint '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_28/bd_22c0_frequency_counter_kernel_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/frequency_counter_kernel'
INFO: [Project 1-454] Reading design checkpoint '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_29/bd_22c0_frequency_counter_kernel2_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/frequency_counter_kernel2'
INFO: [Project 1-454] Reading design checkpoint '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_10/bd_22c0_gapping_demand_toggle_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/gapping_demand_toggle'
INFO: [Project 1-454] Reading design checkpoint '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_9/bd_22c0_gapping_demand_update_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/gapping_demand_update'
INFO: [Project 1-454] Reading design checkpoint '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_6/bd_22c0_gpio_gapping_demand_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/gpio_gapping_demand'
INFO: [Project 1-454] Reading design checkpoint '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_22/bd_22c0_gpio_ucs_control_status_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/gpio_ucs_control_status'
INFO: [Project 1-454] Reading design checkpoint '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_27/bd_22c0_or_shutdown_clocks_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/or_shutdown_clocks'
INFO: [Project 1-454] Reading design checkpoint '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_30/bd_22c0_psreset_freerun_refclk_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/psreset_freerun_refclk'
INFO: [Project 1-454] Reading design checkpoint '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_37/bd_22c0_psreset_hbm_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/psreset_hbm'
INFO: [Common 17-14] Message 'Project 1-454' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Netlist sorting complete. Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4032.645 ; gain = 0.000 ; free physical = 29687 ; free virtual = 55097
INFO: [Netlist 29-17] Analyzing 4811 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'level0_i/blp/blp_i/freerun_clk_ibufds/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_4/ip/ip_3/bd_bb9c_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_4/interconnect3_4/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_4/ip/ip_3/bd_bb9c_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_4/interconnect3_4/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_16/bd_22c0_psreset_kernel_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/psreset_kernel/U0'
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_16/bd_22c0_psreset_kernel_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/psreset_kernel/U0'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_13/bd_22c0_clkwiz_kernel_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/clkwiz_kernel/inst'
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_13/bd_22c0_clkwiz_kernel_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/clkwiz_kernel/inst'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_13/bd_22c0_clkwiz_kernel_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/clkwiz_kernel/inst'
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_13/bd_22c0_clkwiz_kernel_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/clkwiz_kernel/inst'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_6/bd_22c0_gpio_gapping_demand_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/gpio_gapping_demand/U0'
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_6/bd_22c0_gpio_gapping_demand_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/gpio_gapping_demand/U0'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_6/bd_22c0_gpio_gapping_demand_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/gpio_gapping_demand/U0'
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_6/bd_22c0_gpio_gapping_demand_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/gpio_gapping_demand/U0'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_axi_data_sc_0/bd_0/ip/ip_1/bd_92d2_psr_aclk_0.xdc] for cell 'level0_i/ulp/axi_data_sc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_axi_data_sc_0/bd_0/ip/ip_1/bd_92d2_psr_aclk_0.xdc] for cell 'level0_i/ulp/axi_data_sc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_axi_data_sc_0/bd_0/ip/ip_1/bd_92d2_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/axi_data_sc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_axi_data_sc_0/bd_0/ip/ip_1/bd_92d2_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/axi_data_sc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_4/ip/ip_3/bd_bb9c_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_4/interconnect3_4/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_4/ip/ip_3/bd_bb9c_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_4/interconnect3_4/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_16/bd_22c0_psreset_kernel_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/psreset_kernel/U0'
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_16/bd_22c0_psreset_kernel_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/psreset_kernel/U0'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_4/ip/ip_2/bd_bb9c_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_4/interconnect3_4/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_4/ip/ip_2/bd_bb9c_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_4/interconnect3_4/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_4/ip/ip_2/bd_bb9c_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_4/interconnect3_4/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_4/ip/ip_2/bd_bb9c_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_4/interconnect3_4/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_4/ip/ip_1/bd_bb9c_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_4/interconnect3_4/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_4/ip/ip_1/bd_bb9c_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_4/interconnect3_4/inst/clk_map/psr0/U0'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_4/ip/ip_1/bd_bb9c_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_4/interconnect3_4/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_4/ip/ip_1/bd_bb9c_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_4/interconnect3_4/inst/clk_map/psr0/U0'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_3/ip/ip_3/bd_ba38_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_3/ip/ip_3/bd_ba38_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_3/ip/ip_3/bd_ba38_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_3/ip/ip_3/bd_ba38_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_3/ip/ip_2/bd_ba38_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_3/ip/ip_2/bd_ba38_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_3/ip/ip_2/bd_ba38_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_3/ip/ip_2/bd_ba38_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_17/bd_22c0_clkwiz_kernel2_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/clkwiz_kernel2/inst'
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_17/bd_22c0_clkwiz_kernel2_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/clkwiz_kernel2/inst'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_17/bd_22c0_clkwiz_kernel2_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/clkwiz_kernel2/inst'
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_17/bd_22c0_clkwiz_kernel2_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/clkwiz_kernel2/inst'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_20/bd_22c0_psreset_kernel2_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/psreset_kernel2/U0'
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_20/bd_22c0_psreset_kernel2_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/psreset_kernel2/U0'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_20/bd_22c0_psreset_kernel2_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/psreset_kernel2/U0'
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_20/bd_22c0_psreset_kernel2_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/psreset_kernel2/U0'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_22/bd_22c0_gpio_ucs_control_status_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/gpio_ucs_control_status/U0'
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_22/bd_22c0_gpio_ucs_control_status_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/gpio_ucs_control_status/U0'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_22/bd_22c0_gpio_ucs_control_status_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/gpio_ucs_control_status/U0'
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_22/bd_22c0_gpio_ucs_control_status_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/gpio_ucs_control_status/U0'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_30/bd_22c0_psreset_freerun_refclk_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/psreset_freerun_refclk/U0'
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_30/bd_22c0_psreset_freerun_refclk_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/psreset_freerun_refclk/U0'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_30/bd_22c0_psreset_freerun_refclk_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/psreset_freerun_refclk/U0'
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_30/bd_22c0_psreset_freerun_refclk_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/psreset_freerun_refclk/U0'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_35/bd_22c0_clkwiz_hbm_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/clkwiz_hbm/inst'
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_35/bd_22c0_clkwiz_hbm_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/clkwiz_hbm/inst'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_35/bd_22c0_clkwiz_hbm_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/clkwiz_hbm/inst'
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_35/bd_22c0_clkwiz_hbm_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/clkwiz_hbm/inst'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_37/bd_22c0_psreset_hbm_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/psreset_hbm/U0'
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_37/bd_22c0_psreset_hbm_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/psreset_hbm/U0'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_37/bd_22c0_psreset_hbm_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/psreset_hbm/U0'
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_37/bd_22c0_psreset_hbm_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/psreset_hbm/U0'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_dpa_mon1_0/xdc/spm_top.xdc] for cell 'level0_i/ulp/System_DPA/dpa_mon1/inst'
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_dpa_mon1_0/xdc/spm_top.xdc] for cell 'level0_i/ulp/System_DPA/dpa_mon1/inst'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_dpa_mon2_0/xdc/spm_top.xdc] for cell 'level0_i/ulp/System_DPA/dpa_mon2/inst'
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_dpa_mon2_0/xdc/spm_top.xdc] for cell 'level0_i/ulp/System_DPA/dpa_mon2/inst'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_dpa_mon3_0/xdc/spm_top.xdc] for cell 'level0_i/ulp/System_DPA/dpa_mon3/inst'
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_dpa_mon3_0/xdc/spm_top.xdc] for cell 'level0_i/ulp/System_DPA/dpa_mon3/inst'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr1/U0'
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr1/U0'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_0/hdl/par/hbm_ip.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_inst/inst'
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_0/hdl/par/hbm_ip.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_inst/inst'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0.xdc] for cell 'level0_i/ulp/SLR0/axi_gpio_null/U0'
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0.xdc] for cell 'level0_i/ulp/SLR0/axi_gpio_null/U0'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0_board.xdc] for cell 'level0_i/ulp/SLR0/axi_gpio_null/U0'
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0_board.xdc] for cell 'level0_i/ulp/SLR0/axi_gpio_null/U0'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr1/U0'
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr1/U0'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr1/U0'
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr1/U0'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr0/U0'
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr0/U0'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr0/U0'
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr0/U0'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr1/U0'
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr1/U0'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_1/bd_85ad_hbm_reset_sync_SLR0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR0/U0'
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_1/bd_85ad_hbm_reset_sync_SLR0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR0/U0'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr0/U0'
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr0/U0'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr0/U0'
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr0/U0'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr1/U0'
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr1/U0'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr1/U0'
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr1/U0'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr0/U0'
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr0/U0'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr0/U0'
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr0/U0'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_debug_bridge_xsdbm_0/bd_0/ip/ip_0/constraints/xsdbm_cc_early.xdc] for cell 'level0_i/ulp/debug_bridge_xsdbm/inst/xsdbm/inst'
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_debug_bridge_xsdbm_0/bd_0/ip/ip_0/constraints/xsdbm_cc_early.xdc] for cell 'level0_i/ulp/debug_bridge_xsdbm/inst/xsdbm/inst'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_user_debug_bridge_0/bd_0/ip/ip_2/constraints/bs_switch.xdc] for cell 'level0_i/ulp/user_debug_bridge/inst/bs_switch_1/inst'
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_user_debug_bridge_0/bd_0/ip/ip_2/constraints/bs_switch.xdc] for cell 'level0_i/ulp/user_debug_bridge/inst/bs_switch_1/inst'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_1/bd_85ad_hbm_reset_sync_SLR0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR0/U0'
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_1/bd_85ad_hbm_reset_sync_SLR0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR0/U0'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_1/ip/ip_1/bd_baa4_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_1/ip/ip_1/bd_baa4_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr0/U0'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_1/ip/ip_1/bd_baa4_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_1/ip/ip_1/bd_baa4_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr0/U0'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_1/ip/ip_2/bd_baa4_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_1/ip/ip_2/bd_baa4_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_1/ip/ip_2/bd_baa4_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_1/ip/ip_2/bd_baa4_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_1/ip/ip_3/bd_baa4_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_1/ip/ip_3/bd_baa4_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_1/ip/ip_3/bd_baa4_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_1/ip/ip_3/bd_baa4_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_2/ip/ip_1/bd_7ab1_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_2/ip/ip_1/bd_7ab1_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr0/U0'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_2/ip/ip_1/bd_7ab1_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_2/ip/ip_1/bd_7ab1_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr0/U0'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_2/ip/ip_2/bd_7ab1_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_2/ip/ip_2/bd_7ab1_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_2/ip/ip_2/bd_7ab1_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_2/ip/ip_2/bd_7ab1_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_2/ip/ip_3/bd_7ab1_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_2/ip/ip_3/bd_7ab1_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_2/ip/ip_3/bd_7ab1_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_2/ip/ip_3/bd_7ab1_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_3/ip/ip_1/bd_ba38_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_3/ip/ip_1/bd_ba38_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/clk_map/psr0/U0'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_3/ip/ip_1/bd_ba38_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_3/ip/ip_1/bd_ba38_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/clk_map/psr0/U0'
Parsing XDC File [/proj/xbuilds/2020.1_daily_latest/internal_platforms/xilinx_u50lv_gen3x4_xdma_2_202010_1/hw/xsa/hw_bb_locked/level0_wrapper_board.xdc]
Finished Parsing XDC File [/proj/xbuilds/2020.1_daily_latest/internal_platforms/xilinx_u50lv_gen3x4_xdma_2_202010_1/hw/xsa/hw_bb_locked/level0_wrapper_board.xdc]
Parsing XDC File [/proj/xbuilds/2020.1_daily_latest/internal_platforms/xilinx_u50lv_gen3x4_xdma_2_202010_1/hw/xsa/hw_bb_locked/level0_wrapper_early.xdc]
WARNING: [Constraints 18-633] Creating clock level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK with 4 sources. [ip_pcie4_uscale_plus_x1y1.xdc:113]
INFO: [Timing 38-2] Deriving generated clocks
get_clocks: Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 5192.266 ; gain = 10.000 ; free physical = 28686 ; free virtual = 54097
Finished Parsing XDC File [/proj/xbuilds/2020.1_daily_latest/internal_platforms/xilinx_u50lv_gen3x4_xdma_2_202010_1/hw/xsa/hw_bb_locked/level0_wrapper_early.xdc]
Parsing XDC File [/proj/xbuilds/2020.1_daily_latest/internal_platforms/xilinx_u50lv_gen3x4_xdma_2_202010_1/hw/xsa/tcl_hooks/impl.xdc]
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES. [/proj/xbuilds/2020.1_daily_latest/internal_platforms/xilinx_u50lv_gen3x4_xdma_2_202010_1/hw/xsa/tcl_hooks/impl.xdc:11]
INFO: [Constraints 18-4421] A LAGUNA range, without usable sites, was added to DERIVED_RANGES for purposes of keeping the Programmable Unit together within the reconfigurable pblock. [/proj/xbuilds/2020.1_daily_latest/internal_platforms/xilinx_u50lv_gen3x4_xdma_2_202010_1/hw/xsa/tcl_hooks/impl.xdc:21]
WARNING: [Vivado 12-180] No cells matched 'level0_i/ulp/memory_subsystem/inst/memory/plram_mem00'. [/proj/xbuilds/2020.1_daily_latest/internal_platforms/xilinx_u50lv_gen3x4_xdma_2_202010_1/hw/xsa/tcl_hooks/impl.xdc:26]
WARNING: [Vivado 12-180] No cells matched 'level0_i/ulp/memory_subsystem/inst/memory/plram_mem01'. [/proj/xbuilds/2020.1_daily_latest/internal_platforms/xilinx_u50lv_gen3x4_xdma_2_202010_1/hw/xsa/tcl_hooks/impl.xdc:27]
WARNING: [Vivado 12-180] No cells matched 'level0_i/ulp/memory_subsystem/inst/memory/plram_mem00_bram'. [/proj/xbuilds/2020.1_daily_latest/internal_platforms/xilinx_u50lv_gen3x4_xdma_2_202010_1/hw/xsa/tcl_hooks/impl.xdc:28]
WARNING: [Vivado 12-180] No cells matched 'level0_i/ulp/memory_subsystem/inst/memory/plram_mem01_bram'. [/proj/xbuilds/2020.1_daily_latest/internal_platforms/xilinx_u50lv_gen3x4_xdma_2_202010_1/hw/xsa/tcl_hooks/impl.xdc:29]
WARNING: [Vivado 12-180] No cells matched 'level0_i/ulp/memory_subsystem/inst/memory/plram_mem02'. [/proj/xbuilds/2020.1_daily_latest/internal_platforms/xilinx_u50lv_gen3x4_xdma_2_202010_1/hw/xsa/tcl_hooks/impl.xdc:32]
WARNING: [Vivado 12-180] No cells matched 'level0_i/ulp/memory_subsystem/inst/memory/plram_mem03'. [/proj/xbuilds/2020.1_daily_latest/internal_platforms/xilinx_u50lv_gen3x4_xdma_2_202010_1/hw/xsa/tcl_hooks/impl.xdc:33]
WARNING: [Vivado 12-180] No cells matched 'level0_i/ulp/memory_subsystem/inst/memory/plram_mem02_bram'. [/proj/xbuilds/2020.1_daily_latest/internal_platforms/xilinx_u50lv_gen3x4_xdma_2_202010_1/hw/xsa/tcl_hooks/impl.xdc:34]
WARNING: [Vivado 12-180] No cells matched 'level0_i/ulp/memory_subsystem/inst/memory/plram_mem03_bram'. [/proj/xbuilds/2020.1_daily_latest/internal_platforms/xilinx_u50lv_gen3x4_xdma_2_202010_1/hw/xsa/tcl_hooks/impl.xdc:35]
Finished Parsing XDC File [/proj/xbuilds/2020.1_daily_latest/internal_platforms/xilinx_u50lv_gen3x4_xdma_2_202010_1/hw/xsa/tcl_hooks/impl.xdc]
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/output/dont_partition.xdc]
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/output/dont_partition.xdc]
Parsing XDC File [/proj/xbuilds/2020.1_daily_latest/internal_platforms/xilinx_u50lv_gen3x4_xdma_2_202010_1/hw/xsa/hw_bb_locked/level0_wrapper.xdc]
CRITICAL WARNING: [Timing 38-439] A naming collision was detected for two or more auto derived clocks named qpll0outclk_out[0]. The names will be made unique, but any constraints referencing those clocks by name could result in incorrect timing. [impl.clocks.xdc:35]
CRITICAL WARNING: [Timing 38-439] A naming collision was detected for two or more auto derived clocks named qpll0outrefclk_out[0]. The names will be made unique, but any constraints referencing those clocks by name could result in incorrect timing. [impl.clocks.xdc:35]
CRITICAL WARNING: [Timing 38-439] A naming collision was detected for two or more auto derived clocks named qpll1outclk_out[0]. The names will be made unique, but any constraints referencing those clocks by name could result in incorrect timing. [impl.clocks.xdc:35]
CRITICAL WARNING: [Timing 38-439] A naming collision was detected for two or more auto derived clocks named qpll1outrefclk_out[0]. The names will be made unique, but any constraints referencing those clocks by name could result in incorrect timing. [impl.clocks.xdc:35]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y1.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [impl.clocks.xdc:35]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y1.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [impl.clocks.xdc:35]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y1.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [impl.clocks.xdc:35]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y1.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [impl.clocks.xdc:35]
INFO: [Timing 38-2] Deriving generated clocks [impl.clocks.xdc:35]
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk_sck' matched to 'clock' objects. [impl.clocks.xdc:35]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk_sck' matched to 'clock' objects. [impl.clocks.xdc:36]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk_sck' matched to 'clock' objects. [impl.clocks.xdc:39]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Finished Parsing XDC File [/proj/xbuilds/2020.1_daily_latest/internal_platforms/xilinx_u50lv_gen3x4_xdma_2_202010_1/hw/xsa/hw_bb_locked/level0_wrapper.xdc]
Parsing XDC File [/proj/xbuilds/2020.1_daily_latest/internal_platforms/xilinx_u50lv_gen3x4_xdma_2_202010_1/hw/xsa/hw_bb_locked/level0_wrapper_late.xdc]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y1.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y1.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y1.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y1.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y1.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y1.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y1.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y1.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
Finished Parsing XDC File [/proj/xbuilds/2020.1_daily_latest/internal_platforms/xilinx_u50lv_gen3x4_xdma_2_202010_1/hw/xsa/hw_bb_locked/level0_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 5868.469 ; gain = 0.000 ; free physical = 28431 ; free virtual = 53842
Restored from archive | CPU: 7.120000 secs | Memory: 109.996338 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 5868.469 ; gain = 0.000 ; free physical = 28428 ; free virtual = 53839
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_user_debug_bridge_0/bd_0/ip/ip_0/constraints/axi_jtag.xdc] for cell 'level0_i/ulp/user_debug_bridge/inst/axi_jtag/inst'
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_user_debug_bridge_0/bd_0/ip/ip_0/constraints/axi_jtag.xdc] for cell 'level0_i/ulp/user_debug_bridge/inst/axi_jtag/inst'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_user_debug_bridge_0/bd_0/ip/ip_1/constraints/bsip.xdc] for cell 'level0_i/ulp/user_debug_bridge/inst/bsip/inst'
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y1.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_user_debug_bridge_0/bd_0/ip/ip_1/constraints/bsip.xdc:5]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y1.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_user_debug_bridge_0/bd_0/ip/ip_1/constraints/bsip.xdc:5]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y1.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_user_debug_bridge_0/bd_0/ip/ip_1/constraints/bsip.xdc:5]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y1.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_user_debug_bridge_0/bd_0/ip/ip_1/constraints/bsip.xdc:5]
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_user_debug_bridge_0/bd_0/ip/ip_1/constraints/bsip.xdc] for cell 'level0_i/ulp/user_debug_bridge/inst/bsip/inst'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_debug_bridge_xsdbm_0/bd_0/ip/ip_0/constraints/xsdbm_cc_late.xdc] for cell 'level0_i/ulp/debug_bridge_xsdbm/inst/xsdbm/inst'
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_debug_bridge_xsdbm_0/bd_0/ip/ip_0/constraints/xsdbm_cc_late.xdc] for cell 'level0_i/ulp/debug_bridge_xsdbm/inst/xsdbm/inst'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_debug_bridge_xsdbm_0/bd_0/ip/ip_0/constraints/xsdbm_gc_late.xdc] for cell 'level0_i/ulp/debug_bridge_xsdbm/inst/xsdbm/inst'
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_debug_bridge_xsdbm_0/bd_0/ip/ip_0/constraints/xsdbm_gc_late.xdc] for cell 'level0_i/ulp/debug_bridge_xsdbm/inst/xsdbm/inst'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_s00_regslice_11/ulp_s00_regslice_11_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/s00_couplers/s00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_s00_regslice_11/ulp_s00_regslice_11_clocks.xdc:10]
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_s00_regslice_11/ulp_s00_regslice_11_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/s00_couplers/s00_regslice/inst'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m00_regslice_2/ulp_m00_regslice_2_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/m00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m00_regslice_2/ulp_m00_regslice_2_clocks.xdc:10]
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m00_regslice_2/ulp_m00_regslice_2_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/m00_regslice/inst'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m01_regslice_2/ulp_m01_regslice_2_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/m01_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m01_regslice_2/ulp_m01_regslice_2_clocks.xdc:10]
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m01_regslice_2/ulp_m01_regslice_2_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/m01_regslice/inst'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_0/ulp_auto_cc_0_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_0/ulp_auto_cc_0_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_0/ulp_auto_cc_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_0/ulp_auto_cc_0_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_0/ulp_auto_cc_0_clocks.xdc:17]
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_0/ulp_auto_cc_0_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0_clocks.xdc] for cell 'level0_i/ulp/SLR0/regslice_control_userpf/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0_clocks.xdc:10]
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0_clocks.xdc] for cell 'level0_i/ulp/SLR0/regslice_control_userpf/inst'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0_slr.xdc] for cell 'level0_i/ulp/SLR0/regslice_control_userpf/inst'
INFO: [Vivado 12-3520] Assignment of 'GND, w.w_pipe, r.r_pipe, b.b_pipe, aw.aw_pipe, and ar.ar_pipe' to a pblock 'pblock_dynamic_SLR0' means that all children of 'inst' are in the pblock. Changing the pblock assignment to 'inst'. [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0_slr.xdc:55]
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0_slr.xdc] for cell 'level0_i/ulp/SLR0/regslice_control_userpf/inst'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_s00_regslice_12/ulp_s00_regslice_12_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/s00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_s00_regslice_12/ulp_s00_regslice_12_clocks.xdc:10]
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_s00_regslice_12/ulp_s00_regslice_12_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/s00_regslice/inst'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1_clocks.xdc] for cell 'level0_i/ulp/SLR1/regslice_control_userpf/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1_clocks.xdc:10]
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1_clocks.xdc] for cell 'level0_i/ulp/SLR1/regslice_control_userpf/inst'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1_slr.xdc] for cell 'level0_i/ulp/SLR1/regslice_control_userpf/inst'
INFO: [Vivado 12-3520] Assignment of 'GND, b.b_pipe, ar.ar_pipe, aw.aw_pipe, r.r_pipe, and w.w_pipe' to a pblock 'pblock_dynamic_SLR1' means that all children of 'inst' are in the pblock. Changing the pblock assignment to 'inst'. [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1_slr.xdc:55]
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1_slr.xdc] for cell 'level0_i/ulp/SLR1/regslice_control_userpf/inst'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_5/bd_5941_s_ip_axi_ctrl_mgmt_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_00/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_5/bd_5941_s_ip_axi_ctrl_mgmt_00_0_clocks.xdc:10]
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_5/bd_5941_s_ip_axi_ctrl_mgmt_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_00/inst'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_6/bd_5941_m_ip_axi_ctrl_mgmt_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_mgmt_00/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_6/bd_5941_m_ip_axi_ctrl_mgmt_00_0_clocks.xdc:10]
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_6/bd_5941_m_ip_axi_ctrl_mgmt_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_mgmt_00/inst'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_7/bd_5941_s_ip_axi_ctrl_mgmt_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_01/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_7/bd_5941_s_ip_axi_ctrl_mgmt_01_0_clocks.xdc:10]
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_7/bd_5941_s_ip_axi_ctrl_mgmt_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_01/inst'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_8/bd_5941_m_ip_axi_ctrl_mgmt_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_mgmt_01/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_8/bd_5941_m_ip_axi_ctrl_mgmt_01_0_clocks.xdc:10]
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_8/bd_5941_m_ip_axi_ctrl_mgmt_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_mgmt_01/inst'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_9/bd_5941_s_ip_axi_ctrl_user_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_00/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_9/bd_5941_s_ip_axi_ctrl_user_00_0_clocks.xdc:10]
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_9/bd_5941_s_ip_axi_ctrl_user_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_00/inst'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_10/bd_5941_m_ip_axi_ctrl_user_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_00/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_10/bd_5941_m_ip_axi_ctrl_user_00_0_clocks.xdc:10]
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_10/bd_5941_m_ip_axi_ctrl_user_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_00/inst'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_11/bd_5941_s_ip_axi_ctrl_user_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_01/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_11/bd_5941_s_ip_axi_ctrl_user_01_0_clocks.xdc:10]
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_11/bd_5941_s_ip_axi_ctrl_user_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_01/inst'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_12/bd_5941_m_ip_axi_ctrl_user_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_01/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_12/bd_5941_m_ip_axi_ctrl_user_01_0_clocks.xdc:10]
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_12/bd_5941_m_ip_axi_ctrl_user_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_01/inst'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_13/bd_5941_s_ip_axi_ctrl_user_02_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_02/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_13/bd_5941_s_ip_axi_ctrl_user_02_0_clocks.xdc:10]
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_13/bd_5941_s_ip_axi_ctrl_user_02_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_02/inst'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_14/bd_5941_m_ip_axi_ctrl_user_02_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_02/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_14/bd_5941_m_ip_axi_ctrl_user_02_0_clocks.xdc:10]
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_14/bd_5941_m_ip_axi_ctrl_user_02_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_02/inst'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_15/bd_5941_s_ip_axi_data_h2c_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_15/bd_5941_s_ip_axi_data_h2c_00_0_clocks.xdc:10]
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_15/bd_5941_s_ip_axi_data_h2c_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_16/bd_5941_m_ip_axi_data_h2c_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_data_h2c_00/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_16/bd_5941_m_ip_axi_data_h2c_00_0_clocks.xdc:10]
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_16/bd_5941_m_ip_axi_data_h2c_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_data_h2c_00/inst'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_3/bd_85ad_slice1_0_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/slice1_0/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_3/bd_85ad_slice1_0_0_clocks.xdc:10]
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_3/bd_85ad_slice1_0_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/slice1_0/inst'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_6/bd_85ad_slice2_1_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/slice2_1/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_6/bd_85ad_slice2_1_0_clocks.xdc:10]
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_6/bd_85ad_slice2_1_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/slice2_1/inst'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_9/bd_85ad_slice0_2_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_2/slice0_2/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_9/bd_85ad_slice0_2_0_clocks.xdc:10]
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_9/bd_85ad_slice0_2_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_2/slice0_2/inst'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_12/bd_85ad_slice3_4_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_4/slice3_4/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_12/bd_85ad_slice3_4_0_clocks.xdc:10]
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_12/bd_85ad_slice3_4_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_4/slice3_4/inst'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/ulp_hmss_0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst'
INFO: [Vivado 12-3520] Assignment of 'interconnect0_2' to a pblock 'pblock_dynamic_SLR0' means that all children of 'path_2' are in the pblock. Changing the pblock assignment to 'path_2'. [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/ulp_hmss_0_0.xdc:56]
INFO: [Vivado 12-3520] Assignment of 'interconnect1_0' to a pblock 'pblock_dynamic_SLR0' means that all children of 'path_0' are in the pblock. Changing the pblock assignment to 'path_0'. [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/ulp_hmss_0_0.xdc:60]
INFO: [Vivado 12-3520] Assignment of 'interconnect2_1' to a pblock 'pblock_dynamic_SLR0' means that all children of 'path_1' are in the pblock. Changing the pblock assignment to 'path_1'. [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/ulp_hmss_0_0.xdc:64]
INFO: [Vivado 12-3520] Assignment of 'interconnect3_4' to a pblock 'pblock_dynamic_SLR0' means that all children of 'path_4' are in the pblock. Changing the pblock assignment to 'path_4'. [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/ulp_hmss_0_0.xdc:68]
WARNING: [Vivado 12-1034] No pblocks matched 'pblock_dynamic_SLR2'. [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/ulp_hmss_0_0.xdc:71]
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/ulp_hmss_0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_48/bd_22c0_auto_cc_0_clocks.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/axi_ic_ctrl_mgmt_1/s00_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_48/bd_22c0_auto_cc_0_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_48/bd_22c0_auto_cc_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_48/bd_22c0_auto_cc_0_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_48/bd_22c0_auto_cc_0_clocks.xdc:17]
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_48/bd_22c0_auto_cc_0_clocks.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/axi_ic_ctrl_mgmt_1/s00_couplers/auto_cc/inst'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_11/bd_22c0_clock_throttling_kernel_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel/U0'
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_11/bd_22c0_clock_throttling_kernel_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel/U0'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_12/bd_22c0_clock_throttling_kernel2_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel2/U0'
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_12/bd_22c0_clock_throttling_kernel2_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel2/U0'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_13/bd_22c0_clkwiz_kernel_0_late.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/clkwiz_kernel/inst'
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_13/bd_22c0_clkwiz_kernel_0_late.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/clkwiz_kernel/inst'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_17/bd_22c0_clkwiz_kernel2_0_late.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/clkwiz_kernel2/inst'
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_17/bd_22c0_clkwiz_kernel2_0_late.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/clkwiz_kernel2/inst'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_35/bd_22c0_clkwiz_hbm_0_late.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/clkwiz_hbm/inst'
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/bd_0/ip/ip_35/bd_22c0_clkwiz_hbm_0_late.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/clkwiz_hbm/inst'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst'
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y1.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0.xdc:48]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y1.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0.xdc:48]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y1.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0.xdc:48]
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y1.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0.xdc:48]
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_s00_regslice_13/ulp_s00_regslice_13_clocks.xdc] for cell 'level0_i/ulp/System_DPA/dpa_ctrl_interconnect/s00_couplers/s00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_s00_regslice_13/ulp_s00_regslice_13_clocks.xdc:10]
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_s00_regslice_13/ulp_s00_regslice_13_clocks.xdc] for cell 'level0_i/ulp/System_DPA/dpa_ctrl_interconnect/s00_couplers/s00_regslice/inst'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m00_regslice_3/ulp_m00_regslice_3_clocks.xdc] for cell 'level0_i/ulp/System_DPA/dpa_ctrl_interconnect/m00_couplers/m00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m00_regslice_3/ulp_m00_regslice_3_clocks.xdc:10]
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m00_regslice_3/ulp_m00_regslice_3_clocks.xdc] for cell 'level0_i/ulp/System_DPA/dpa_ctrl_interconnect/m00_couplers/m00_regslice/inst'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_1/ulp_auto_cc_1_clocks.xdc] for cell 'level0_i/ulp/System_DPA/dpa_ctrl_interconnect/m00_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_1/ulp_auto_cc_1_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_1/ulp_auto_cc_1_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_1/ulp_auto_cc_1_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_1/ulp_auto_cc_1_clocks.xdc:17]
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_1/ulp_auto_cc_1_clocks.xdc] for cell 'level0_i/ulp/System_DPA/dpa_ctrl_interconnect/m00_couplers/auto_cc/inst'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m01_regslice_3/ulp_m01_regslice_3_clocks.xdc] for cell 'level0_i/ulp/System_DPA/dpa_ctrl_interconnect/m01_couplers/m01_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m01_regslice_3/ulp_m01_regslice_3_clocks.xdc:10]
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m01_regslice_3/ulp_m01_regslice_3_clocks.xdc] for cell 'level0_i/ulp/System_DPA/dpa_ctrl_interconnect/m01_couplers/m01_regslice/inst'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_2/ulp_auto_cc_2_clocks.xdc] for cell 'level0_i/ulp/System_DPA/dpa_ctrl_interconnect/m01_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_2/ulp_auto_cc_2_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_2/ulp_auto_cc_2_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_2/ulp_auto_cc_2_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_2/ulp_auto_cc_2_clocks.xdc:17]
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_2/ulp_auto_cc_2_clocks.xdc] for cell 'level0_i/ulp/System_DPA/dpa_ctrl_interconnect/m01_couplers/auto_cc/inst'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m02_regslice_0/ulp_m02_regslice_0_clocks.xdc] for cell 'level0_i/ulp/System_DPA/dpa_ctrl_interconnect/m02_couplers/m02_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m02_regslice_0/ulp_m02_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m02_regslice_0/ulp_m02_regslice_0_clocks.xdc] for cell 'level0_i/ulp/System_DPA/dpa_ctrl_interconnect/m02_couplers/m02_regslice/inst'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_3/ulp_auto_cc_3_clocks.xdc] for cell 'level0_i/ulp/System_DPA/dpa_ctrl_interconnect/m02_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_3/ulp_auto_cc_3_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_3/ulp_auto_cc_3_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_3/ulp_auto_cc_3_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_3/ulp_auto_cc_3_clocks.xdc:17]
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_3/ulp_auto_cc_3_clocks.xdc] for cell 'level0_i/ulp/System_DPA/dpa_ctrl_interconnect/m02_couplers/auto_cc/inst'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m03_regslice_0/ulp_m03_regslice_0_clocks.xdc] for cell 'level0_i/ulp/System_DPA/dpa_ctrl_interconnect/m03_couplers/m03_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m03_regslice_0/ulp_m03_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m03_regslice_0/ulp_m03_regslice_0_clocks.xdc] for cell 'level0_i/ulp/System_DPA/dpa_ctrl_interconnect/m03_couplers/m03_regslice/inst'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_4/ulp_auto_cc_4_clocks.xdc] for cell 'level0_i/ulp/System_DPA/dpa_ctrl_interconnect/m03_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_4/ulp_auto_cc_4_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_4/ulp_auto_cc_4_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_4/ulp_auto_cc_4_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_4/ulp_auto_cc_4_clocks.xdc:17]
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_4/ulp_auto_cc_4_clocks.xdc] for cell 'level0_i/ulp/System_DPA/dpa_ctrl_interconnect/m03_couplers/auto_cc/inst'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m04_regslice_0/ulp_m04_regslice_0_clocks.xdc] for cell 'level0_i/ulp/System_DPA/dpa_ctrl_interconnect/m04_couplers/m04_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m04_regslice_0/ulp_m04_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m04_regslice_0/ulp_m04_regslice_0_clocks.xdc] for cell 'level0_i/ulp/System_DPA/dpa_ctrl_interconnect/m04_couplers/m04_regslice/inst'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_5/ulp_auto_cc_5_clocks.xdc] for cell 'level0_i/ulp/System_DPA/dpa_ctrl_interconnect/m04_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_5/ulp_auto_cc_5_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_5/ulp_auto_cc_5_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_5/ulp_auto_cc_5_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_5/ulp_auto_cc_5_clocks.xdc:17]
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_5/ulp_auto_cc_5_clocks.xdc] for cell 'level0_i/ulp/System_DPA/dpa_ctrl_interconnect/m04_couplers/auto_cc/inst'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m05_regslice_0/ulp_m05_regslice_0_clocks.xdc] for cell 'level0_i/ulp/System_DPA/dpa_ctrl_interconnect/m05_couplers/m05_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m05_regslice_0/ulp_m05_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_m05_regslice_0/ulp_m05_regslice_0_clocks.xdc] for cell 'level0_i/ulp/System_DPA/dpa_ctrl_interconnect/m05_couplers/m05_regslice/inst'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_6/ulp_auto_cc_6_clocks.xdc] for cell 'level0_i/ulp/System_DPA/dpa_ctrl_interconnect/m05_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_6/ulp_auto_cc_6_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_6/ulp_auto_cc_6_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_6/ulp_auto_cc_6_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_6/ulp_auto_cc_6_clocks.xdc:17]
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_auto_cc_6/ulp_auto_cc_6_clocks.xdc] for cell 'level0_i/ulp/System_DPA/dpa_ctrl_interconnect/m05_couplers/auto_cc/inst'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_dpa_fifo_0/ulp_dpa_fifo_0_slr.xdc] for cell 'level0_i/ulp/System_DPA/dpa_fifo/U0'
INFO: [Vivado 12-3520] Assignment of 'COMP_IPIC2AXI_S, COMP_IPIF, GND, and gaxif.COMP_AXI4' to a pblock 'pblock_dynamic_SLR0' means that all children of 'U0' are in the pblock. Changing the pblock assignment to 'U0'. [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_dpa_fifo_0/ulp_dpa_fifo_0_slr.xdc:55]
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_dpa_fifo_0/ulp_dpa_fifo_0_slr.xdc] for cell 'level0_i/ulp/System_DPA/dpa_fifo/U0'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_dpa_hub_0/ulp_dpa_hub_0_slr.xdc] for cell 'level0_i/ulp/System_DPA/dpa_hub/inst'
INFO: [Vivado 12-3520] Assignment of 'GND, GND_1, VCC, axi_lite_if_i, counter[7]_i_2, counter_overflow_i_1, counter_overflow_i_10, counter_overflow_i_4, counter_overflow_i_2, counter_overflow_i_3, counter_overflow_i_5, counter_overflow_i_6, counter_overflow_i_7, counter_overflow_i_8, counter_overflow_i_9, counter_overflow_reg, counter_reg[0], counter_reg[10], counter_reg[11], counter_reg[12], counter_reg[13], counter_reg[14], counter_reg[15], counter_reg[15]_i_1, counter_reg[16], counter_reg[17], counter_reg[18], counter_reg[19], counter_reg[1], counter_reg[20], counter_reg[21], counter_reg[22], counter_reg[23], counter_reg[23]_i_1, counter_reg[24], counter_reg[25], counter_reg[26], counter_reg[27], counter_reg[28], counter_reg[29], counter_reg[2], counter_reg[30], counter_reg[31], counter_reg[31]_i_1, counter_reg[32], counter_reg[33], counter_reg[34], counter_reg[35], counter_reg[36], counter_reg[37], counter_reg[38], counter_reg[39], counter_reg[39]_i_1, counter_reg[3], counter_reg[40], counter_reg[41], counter_reg[42], counter_reg[43], counter_reg[44], counter_reg[44]_i_1, counter_reg[4], counter_reg[5], counter_reg[6], counter_reg[7], counter_reg[7]_i_1, counter_reg[8], counter_reg[9], ctr_src_send_i_1, ctr_src_send_reg, genblk3[0].ss_i, genblk3[1].ss_i, genblk3[2].ss_i, genblk3[3].ss_i, genblk3[4].ss_i, genblk3[5].ss_i, genblk3[6].ss_i, genblk3[7].ss_i, merge_tree_i, sw_counter_overflow_reg, sw_counter_reg[0], sw_counter_reg[10], sw_counter_reg[11], sw_counter_reg[12], sw_counter_reg[13], sw_counter_reg[14], sw_counter_reg[15], sw_counter_reg[16], sw_counter_reg[17], sw_counter_reg[18], sw_counter_reg[19], sw_counter_reg[1], sw_counter_reg[20], sw_counter_reg[21], sw_counter_reg[22], sw_counter_reg[23], sw_counter_reg[24], sw_counter_reg[25], sw_counter_reg[26], sw_counter_reg[27], sw_counter_reg[28], sw_counter_reg[29], sw_counter_reg[2], sw_counter_reg[30], sw_counter_reg[31], sw_counter_reg[32], sw_counter_reg[33], sw_counter_reg[34], sw_counter_reg[35], sw_counter_reg[36], sw_counter_reg[37], sw_counter_reg[38], sw_counter_reg[39], sw_counter_reg[3], sw_counter_reg[40], sw_counter_reg[41], sw_counter_reg[42], sw_counter_reg[43], sw_counter_reg[44], sw_counter_reg[4], sw_counter_reg[5], sw_counter_reg[6], sw_counter_reg[7], sw_counter_reg[8], sw_counter_reg[9], sw_reset_reg, sw_trace_data_reg[0], sw_trace_data_reg[10], sw_trace_data_reg[11], sw_trace_data_reg[12], sw_trace_data_reg[13], sw_trace_data_reg[14], sw_trace_data_reg[15], sw_trace_data_reg[1], sw_trace_data_reg[2], sw_trace_data_reg[3], sw_trace_data_reg[4], sw_trace_data_reg[5], sw_trace_data_reg[6], sw_trace_data_reg[7], sw_trace_data_reg[8], sw_trace_data_reg[9], sw_trace_write_reg, sw_ts, xpm_cdc_handshake_inst, xpm_cdc_single_inst, and xpm_cdc_single_sw_rst_inst' to a pblock 'pblock_dynamic_SLR0' means that all children of 'inst' are in the pblock. Changing the pblock assignment to 'inst'. [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_dpa_hub_0/ulp_dpa_hub_0_slr.xdc:55]
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_dpa_hub_0/ulp_dpa_hub_0_slr.xdc] for cell 'level0_i/ulp/System_DPA/dpa_hub/inst'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_dpa_reg_slice_0/ulp_dpa_reg_slice_0_clocks.xdc] for cell 'level0_i/ulp/System_DPA/dpa_reg_slice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_dpa_reg_slice_0/ulp_dpa_reg_slice_0_clocks.xdc:10]
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_dpa_reg_slice_0/ulp_dpa_reg_slice_0_clocks.xdc] for cell 'level0_i/ulp/System_DPA/dpa_reg_slice/inst'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_dpa_reg_slice2_0/ulp_dpa_reg_slice2_0_clocks.xdc] for cell 'level0_i/ulp/System_DPA/dpa_reg_slice2/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_dpa_reg_slice2_0/ulp_dpa_reg_slice2_0_clocks.xdc:10]
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_dpa_reg_slice2_0/ulp_dpa_reg_slice2_0_clocks.xdc] for cell 'level0_i/ulp/System_DPA/dpa_reg_slice2/inst'
WARNING: [XPM_CDC_ARRAY_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/ulp/System_DPA/dpa_mon0/inst/tr_cdc_stop_0 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl:5]
WARNING: [XPM_CDC_ARRAY_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/ulp/System_DPA/dpa_mon0/inst/tr_cdc_start_0 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl:5]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/blp/blp_i/blp_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/blp/blp_i/blp_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/blp/blp_i/blp_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/blp/blp_i/blp_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/blp/blp_i/blp_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/blp/blp_i/blp_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/ulp/System_DPA/dpa_hub/inst/sw_ts/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/ulp/System_DPA/dpa_hub/inst/sw_ts/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/ulp/System_DPA/dpa_hub/inst/sw_ts/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/ulp/System_DPA/dpa_hub/inst/sw_ts/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/ulp/System_DPA/dpa_mon0/inst/trace_i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/ulp/System_DPA/dpa_mon0/inst/acc_ctr_i/min_max_ctr_i/fifo_minmax/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/ulp/System_DPA/dpa_mon0/inst/acc_ctr_i/min_max_ctr_i/fifo_minmax/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/ulp/System_DPA/dpa_mon0/inst/trace_i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/ulp/System_DPA/dpa_mon0/inst/trace_i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/ulp/System_DPA/dpa_mon0/inst/acc_ctr_i/min_max_ctr_i/fifo_minmax/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/ulp/System_DPA/dpa_mon0/inst/trace_i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/ulp/System_DPA/dpa_mon0/inst/acc_ctr_i/min_max_ctr_i/fifo_minmax/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/ulp/System_DPA/dpa_mon1/inst/trace_i/ts_1i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/ulp/System_DPA/dpa_mon1/inst/trace_i/ts_0i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/ulp/System_DPA/dpa_mon1/inst/trace_i/ts_0i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/ulp/System_DPA/dpa_mon1/inst/trace_i/ts_1i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/ulp/System_DPA/dpa_mon1/inst/trace_i/ts_1i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/ulp/System_DPA/dpa_mon1/inst/trace_i/ts_0i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/ulp/System_DPA/dpa_mon1/inst/trace_i/ts_1i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/ulp/System_DPA/dpa_mon1/inst/trace_i/ts_0i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/ulp/System_DPA/dpa_mon2/inst/trace_i/ts_1i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/ulp/System_DPA/dpa_mon2/inst/trace_i/ts_0i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/ulp/System_DPA/dpa_mon2/inst/trace_i/ts_0i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/ulp/System_DPA/dpa_mon2/inst/trace_i/ts_1i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/ulp/System_DPA/dpa_mon2/inst/trace_i/ts_1i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/ulp/System_DPA/dpa_mon2/inst/trace_i/ts_0i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/ulp/System_DPA/dpa_mon2/inst/trace_i/ts_1i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/ulp/System_DPA/dpa_mon2/inst/trace_i/ts_0i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/ulp/System_DPA/dpa_mon3/inst/trace_i/ts_1i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/ulp/System_DPA/dpa_mon3/inst/trace_i/ts_0i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/ulp/System_DPA/dpa_mon3/inst/trace_i/ts_0i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/ulp/System_DPA/dpa_mon3/inst/trace_i/ts_1i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/ulp/System_DPA/dpa_mon3/inst/trace_i/ts_1i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/ulp/System_DPA/dpa_mon3/inst/trace_i/ts_0i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/ulp/System_DPA/dpa_mon3/inst/trace_i/ts_1i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/ulp/System_DPA/dpa_mon3/inst/trace_i/ts_0i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/ulp/System_DPA/dpa_hub/inst/xpm_cdc_handshake_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/ulp/System_DPA/dpa_hub/inst/xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/ulp/System_DPA/dpa_mon1/inst/trace_i/cdc_trace_cu 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/ulp/System_DPA/dpa_mon1/inst/trace_i/cdc_trace_en_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/ulp/System_DPA/dpa_mon1/inst/trace_i/cdc_trace_en_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/ulp/System_DPA/dpa_mon2/inst/trace_i/cdc_trace_cu 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/ulp/System_DPA/dpa_mon2/inst/trace_i/cdc_trace_en_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/ulp/System_DPA/dpa_mon2/inst/trace_i/cdc_trace_en_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/ulp/System_DPA/dpa_mon3/inst/trace_i/cdc_trace_cu 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/ulp/System_DPA/dpa_mon3/inst/trace_i/cdc_trace_en_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/ulp/System_DPA/dpa_mon3/inst/trace_i/cdc_trace_en_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
INFO: [Project 1-1715] 11 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 129 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 5868.469 ; gain = 0.000 ; free physical = 28318 ; free virtual = 53730
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1424 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 4 instances
  HBM_ONE_STACK_INTF => HBM_ONE_STACK_INTF (HBM_REF_CLK, HBM_SNGLBLI_INTF_APB, HBM_SNGLBLI_INTF_AXI(x16)): 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 5 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  LUT6_2 => LUT6_2 (LUT5, LUT6): 158 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 165 instances
  RAM16X1S => RAM32X1S (RAMS32): 77 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 9 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 32 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 698 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 52 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 150 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 72 instances

WARNING: [Constraints 18-5685] Child pblock pblock_dynamic_SLR1 is specified before parent pblock pblock_dynamic_region, which causes the contents of the child to be reassigned to parent. If this is not intended, please read the parent pblock constraints first followed by its children pblock constraints. If using link_design flow, please use the PROCESSING_ORDER property for XDC files to make sure parent pblocks are processed before children pblocks. Refer UG912 to know more about PROCESSING_ORDER property of XDC files.
WARNING: [Constraints 18-5685] Child pblock pblock_dynamic_SLR0 is specified before parent pblock pblock_dynamic_region, which causes the contents of the child to be reassigned to parent. If this is not intended, please read the parent pblock constraints first followed by its children pblock constraints. If using link_design flow, please use the PROCESSING_ORDER property for XDC files to make sure parent pblocks are processed before children pblocks. Refer UG912 to know more about PROCESSING_ORDER property of XDC files.
132 Infos, 249 Warnings, 5 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:05:18 ; elapsed = 00:04:06 . Memory (MB): peak = 5868.469 ; gain = 3385.121 ; free physical = 28318 ; free virtual = 53730
source /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/scripts/_full_init_post.tcl
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/output/_user_impl_clk.xdc]
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/output/_user_impl_clk.xdc]
source /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/scripts/_full_opt_pre.tcl
Post-synthesis utilization DRC check...
available resources:
   luts      : 652992
   registers : 1305984
   brams     : 1204
   dsps      : 5688
required resources:
   luts      : 30992
   registers : 52783
   brams     : 31
   dsps      : 0
report_accelerator_utilization: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 5868.469 ; gain = 0.000 ; free physical = 28312 ; free virtual = 53727
report_utilization: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 5868.469 ; gain = 0.000 ; free physical = 28297 ; free virtual = 53712
INFO: System Diagram: Run step: synthed

 -I- design metrics completed in 0 seconds
 -I- DONT_TOUCH metric completed in 0 seconds
 -I- MARK_DEBUG metric completed in 1 seconds
 -I- utilization metrics completed in 9 seconds
 -I- control set metrics completed in 0 seconds
 -I- methodology check metrics completed in 56 seconds
 -I- Generated file /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.runs/impl_1/vadd.postsynth.TIMING.rpt
 -I- average fanout metrics completed in 1 seconds (0 modules)
 -I- non-FD high fanout nets completed in 1 seconds
 -I- path budgeting metrics completed in 32 seconds
#  +----------------------------------------------------------------------------------------------------------+
#  | Design Summary                                                                                           |
#  | design_1                                                                                                 |
#  | xcu50-fsvh2104-2LV-e                                                                                     |
#  | Cell: level0_i/ulp/vadd_1/inst                                                                           |
#  | Pblock: pblock_dynamic_region                                                                            |
#  +-----------------------------------------------------------+-----------+--------+------+---------+--------+
#  | Criteria                                                  | Guideline | Actual | Used | Avail   | Status |
#  +-----------------------------------------------------------+-----------+--------+------+---------+--------+
#  | LUT                                                       | 70%       | 0.48%  | 3855 | 800640  | OK     |
#  | FD                                                        | 50%       | 0.29%  | 4666 | 1601280 | OK     |
#  | LUTRAM+SRL                                                | 25%       | 0.26%  | 963  | 367680  | OK     |
#  | CARRY8                                                    | 25%       | 0.19%  | 190  | 100080  | OK     |
#  | MUXF7                                                     | 15%       | 0.08%  | 318  | 400320  | OK     |
#  | DSP                                                       | 80%       | 0.00%  | 0    | 5688    | OK     |
#  | RAMB/FIFO                                                 | 80%       | 0.37%  | 4.5  | 1212    | OK     |
#  | URAM                                                      | 80%       | 0.00%  | 0    | 640     | OK     |
#  | DSP+RAMB+URAM (Avg)                                       | 70%       | 0.37%  | 4.5  | 1212    | OK     |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | 0    | -       | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | 0    | -       | OK     |
#  | MARK_DEBUG (nets)                                         | 0         | 0      | 0    | -       | OK     |
#  | Control Sets                                              | 15012     | 121    | 121  | -       | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 0      | 0    | -       | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | 0    | -       | OK     |
#  +-----------------------------------------------------------+-----------+--------+------+---------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | 0    | -       | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | 0    | -       | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | 0    | -       | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 1      | 1    | -       | REVIEW |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | 0    | -       | OK     |
#  +-----------------------------------------------------------+-----------+--------+------+---------+--------+
#  | Number of paths above max LUT budgeting (0.391ns)         | 0         | 0      | 0    | -       | OK     |
#  | Number of paths above max Net budgeting (0.263ns)         | 0         | 0      | 0    | -       | OK     |
#  +-----------------------------------------------------------+-----------+--------+------+---------+--------+
 -I- Generated file /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.runs/impl_1/vadd.postsynth.failfast.rpt
 -I- Number of criteria to review: 1
 -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging
 -I- report_failfast completed in 100 seconds
WARNING: [Vivado 12-180] No cells matched 'level0_i/ulp/memory_subsystem/inst/memory/plram_mem00'.
WARNING: [Vivado 12-180] No cells matched 'level0_i/ulp/memory_subsystem/inst/memory/plram_mem01'.
WARNING: [Vivado 12-180] No cells matched 'level0_i/ulp/memory_subsystem/inst/memory/plram_mem00_bram'.
WARNING: [Vivado 12-180] No cells matched 'level0_i/ulp/memory_subsystem/inst/memory/plram_mem01_bram'.
WARNING: [Vivado 12-180] No cells matched 'level0_i/ulp/memory_subsystem/inst/memory/plram_mem02'.
WARNING: [Vivado 12-180] No cells matched 'level0_i/ulp/memory_subsystem/inst/memory/plram_mem03'.
WARNING: [Vivado 12-180] No cells matched 'level0_i/ulp/memory_subsystem/inst/memory/plram_mem02_bram'.
WARNING: [Vivado 12-180] No cells matched 'level0_i/ulp/memory_subsystem/inst/memory/plram_mem03_bram'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 6922.816 ; gain = 0.000 ; free physical = 27104 ; free virtual = 52519

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 2069470e2

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.12 . Memory (MB): peak = 6922.816 ; gain = 0.000 ; free physical = 27107 ; free virtual = 52522

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 180 inverter(s) to 3007 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 17cc43d4f

Time (s): cpu = 00:00:39 ; elapsed = 00:00:22 . Memory (MB): peak = 7056.801 ; gain = 101.000 ; free physical = 27286 ; free virtual = 52701
INFO: [Opt 31-389] Phase Retarget created 493 cells and removed 773 cells
INFO: [Opt 31-1021] In phase Retarget, 6708 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 5 inverter(s) to 14 load pin(s).
Phase 2 Constant propagation | Checksum: 1c9c0e47b

Time (s): cpu = 00:00:46 ; elapsed = 00:00:29 . Memory (MB): peak = 7056.801 ; gain = 101.000 ; free physical = 27285 ; free virtual = 52700
INFO: [Opt 31-389] Phase Constant propagation created 598 cells and removed 6000 cells
INFO: [Opt 31-1021] In phase Constant propagation, 1625 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
INFO: [Opt 31-120] Instance level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_w_node/inst/inst_si_handler (bd_85ad_interconnect2_1_0_sc_node_v1_0_12_si_handler__parameterized3) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_w_node/inst/inst_si_handler (bd_85ad_interconnect1_0_0_sc_node_v1_0_12_si_handler__parameterized3) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
Phase 3 Sweep | Checksum: 24d035504

Time (s): cpu = 00:01:08 ; elapsed = 00:00:52 . Memory (MB): peak = 7056.801 ; gain = 101.000 ; free physical = 27157 ; free virtual = 52572
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 4501 cells
INFO: [Opt 31-1021] In phase Sweep, 700892 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: 24d035504

Time (s): cpu = 00:01:15 ; elapsed = 00:00:59 . Memory (MB): peak = 7056.801 ; gain = 101.000 ; free physical = 27277 ; free virtual = 52693
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.
INFO: [Opt 31-1021] In phase BUFG optimization, 40 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 24d035504

Time (s): cpu = 00:01:18 ; elapsed = 00:01:02 . Memory (MB): peak = 7056.801 ; gain = 101.000 ; free physical = 27276 ; free virtual = 52691
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 24d035504

Time (s): cpu = 00:01:23 ; elapsed = 00:01:06 . Memory (MB): peak = 7056.801 ; gain = 101.000 ; free physical = 27276 ; free virtual = 52691
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 1570 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             493  |             773  |                                           6708  |
|  Constant propagation         |             598  |            6000  |                                           1625  |
|  Sweep                        |               0  |            4501  |                                         700892  |
|  BUFG optimization            |               0  |               0  |                                             40  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                           1570  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.55 . Memory (MB): peak = 7056.801 ; gain = 0.000 ; free physical = 27276 ; free virtual = 52692
Ending Logic Optimization Task | Checksum: 1ba72e109

Time (s): cpu = 00:01:27 ; elapsed = 00:01:10 . Memory (MB): peak = 7056.801 ; gain = 101.000 ; free physical = 27277 ; free virtual = 52692

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 149 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
Ending Power Optimization Task | Checksum: 1ba72e109

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 7248.801 ; gain = 192.000 ; free physical = 27264 ; free virtual = 52679

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1ba72e109

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7248.801 ; gain = 0.000 ; free physical = 27264 ; free virtual = 52679

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 7248.801 ; gain = 0.000 ; free physical = 27264 ; free virtual = 52679
Ending Netlist Obfuscation Task | Checksum: 1ba72e109

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 7248.801 ; gain = 0.000 ; free physical = 27264 ; free virtual = 52679
INFO: [Common 17-83] Releasing license: Implementation
158 Infos, 257 Warnings, 5 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:08 ; elapsed = 00:01:40 . Memory (MB): peak = 7248.801 ; gain = 325.984 ; free physical = 27264 ; free virtual = 52679
source /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/scripts/_full_opt_post.tcl
 -I- design metrics completed in 2 seconds
 -I- Generated file /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.runs/impl_1/level0_i_ulp.postopt.DONT_TOUCH.rpt
 -I- DONT_TOUCH metric completed in 28 seconds
 -I- MARK_DEBUG metric completed in 2 seconds
 -I- utilization metrics completed in 10 seconds
 -I- control set metrics completed in 1 seconds
 -I- methodology check metrics completed in 23 seconds
 -I- Generated file /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.runs/impl_1/level0_i_ulp.postopt.TIMING.rpt
 -I- average fanout metrics completed in 5 seconds (0 modules)
 -I- non-FD high fanout nets completed in 4 seconds
 -I- path budgeting metrics completed in 38 seconds
 -I- Generated file /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.runs/impl_1/level0_i_ulp.postopt.timing_budget_LUT.rpt
 -I- Generated interactive report /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.runs/impl_1/level0_i_ulp.postopt.timing_budget_LUT.rpx
#  +-----------------------------------------------------------------------------------------+
#  | Design Summary                                                                          |
#  | design_1                                                                                |
#  | xcu50-fsvh2104-2LV-e                                                                    |
#  | Cell: level0_i/ulp                                                                      |
#  | Pblock: pblock_dynamic_region                                                           |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Criteria                                                  | Guideline | Actual | Status |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | LUT                                                       | 70%       | 3.57%  | OK     |
#  | FD                                                        | 50%       | 2.88%  | OK     |
#  | LUTRAM+SRL                                                | 25%       | 1.45%  | OK     |
#  | CARRY8                                                    | 25%       | 0.64%  | OK     |
#  | MUXF7                                                     | 15%       | 0.28%  | OK     |
#  | DSP                                                       | 80%       | 0.00%  | OK     |
#  | RAMB/FIFO                                                 | 80%       | 1.86%  | OK     |
#  | URAM                                                      | 80%       | 0.00%  | OK     |
#  | DSP+RAMB+URAM (Avg)                                       | 70%       | 1.86%  | OK     |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 8      | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 275    | REVIEW |
#  | MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
#  | Control Sets                                              | 15012     | 1709   | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 0      | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 1      | REVIEW |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Number of paths above max LUT budgeting (0.391ns)         | 0         | 14     | REVIEW |
#  | Number of paths above max Net budgeting (0.263ns)         | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
 -I- Generated file /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.runs/impl_1/level0_i_ulp.postopt.failfast.rpt
 -I- Number of criteria to review: 3
 -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging
 -I- report_failfast completed in 114 seconds
WARNING: [Power 33-711] The follwoing XDC constraint overrides the xilinx.com:au50:1.0 design_power_budget default value of 60.0 : set_operating_conditions -design_power_budget 63 
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 7733.320 ; gain = 0.000 ; free physical = 26392 ; free virtual = 52028
INFO: [Common 17-1381] The checkpoint '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:26 ; elapsed = 00:00:53 . Memory (MB): peak = 7733.320 ; gain = 0.000 ; free physical = 26597 ; free virtual = 52103
source /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/scripts/_full_place_pre.tcl
CRITICAL WARNING: [Vivado 12-4430] You are lowering the severity from an ERROR. This can potentially lead to board damage or other functionality issues on hardware. If this is not desired, please run 'reset_property SEVERITY [get_drc_checks HDPR-5]' to undo this change.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu50'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-113] Running place_design in ultrathreads mode using maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 7741.324 ; gain = 0.000 ; free physical = 26454 ; free virtual = 51960
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1273158f2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 7741.324 ; gain = 0.000 ; free physical = 26453 ; free virtual = 51959
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 7741.324 ; gain = 0.000 ; free physical = 26453 ; free virtual = 51959

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: a4da3cec

Time (s): cpu = 00:01:53 ; elapsed = 00:01:38 . Memory (MB): peak = 7741.324 ; gain = 0.000 ; free physical = 26394 ; free virtual = 51900

Phase 1.3 Build Placer Netlist Model
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: clk_out2_bd_1be0_clkwiz_level0_periph_0_1
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: clk_out1_bd_1be0_clkwiz_level0_periph_0_1
Phase 1.3 Build Placer Netlist Model | Checksum: 111410e9b

Time (s): cpu = 00:04:09 ; elapsed = 00:02:37 . Memory (MB): peak = 8141.754 ; gain = 400.430 ; free physical = 26044 ; free virtual = 51550

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 111410e9b

Time (s): cpu = 00:04:15 ; elapsed = 00:02:44 . Memory (MB): peak = 8141.754 ; gain = 400.430 ; free physical = 26042 ; free virtual = 51549
Phase 1 Placer Initialization | Checksum: 111410e9b

Time (s): cpu = 00:04:18 ; elapsed = 00:02:47 . Memory (MB): peak = 8141.754 ; gain = 400.430 ; free physical = 26024 ; free virtual = 51530

Phase 2 Global Placement

Phase 2.1 Floorplanning
WARNING: [Place 30-1882] Failed to find partition obeying USER_SLR_ASSIGNMENT constraint for group  for Cell level0_i/ulp/vadd_1/inst.

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 1a3239818

Time (s): cpu = 00:05:31 ; elapsed = 00:03:20 . Memory (MB): peak = 8221.793 ; gain = 480.469 ; free physical = 25904 ; free virtual = 51410

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 1e368cc40

Time (s): cpu = 00:06:01 ; elapsed = 00:03:50 . Memory (MB): peak = 8221.793 ; gain = 480.469 ; free physical = 25854 ; free virtual = 51360

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 1e368cc40

Time (s): cpu = 00:06:04 ; elapsed = 00:03:52 . Memory (MB): peak = 8430.293 ; gain = 688.969 ; free physical = 25787 ; free virtual = 51294

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 1bec01b27

Time (s): cpu = 00:06:43 ; elapsed = 00:04:02 . Memory (MB): peak = 8430.293 ; gain = 688.969 ; free physical = 25785 ; free virtual = 51292

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 1bec01b27

Time (s): cpu = 00:06:43 ; elapsed = 00:04:02 . Memory (MB): peak = 8430.293 ; gain = 688.969 ; free physical = 25786 ; free virtual = 51292
Phase 2.1.1 Partition Driven Placement | Checksum: 1bec01b27

Time (s): cpu = 00:06:44 ; elapsed = 00:04:03 . Memory (MB): peak = 8430.293 ; gain = 688.969 ; free physical = 25829 ; free virtual = 51335
Phase 2.1 Floorplanning | Checksum: 1bec01b27

Time (s): cpu = 00:06:45 ; elapsed = 00:04:04 . Memory (MB): peak = 8430.293 ; gain = 688.969 ; free physical = 25829 ; free virtual = 51335

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1d69e4747

Time (s): cpu = 00:06:48 ; elapsed = 00:04:06 . Memory (MB): peak = 8430.293 ; gain = 688.969 ; free physical = 25834 ; free virtual = 51340

Phase 2.3 Global Placement Core
SLR(matching) [0-1]       0     0     0     0     0    21    12    58     4     6    84     9    17     0   635   635  Total:  1481
SLR(matching) [0-1]       0     0     0     0     0    12    20    21    17    39    44    42    13     4   650   619  Total:  1481
SLR(matching) [0-1]       0     0     0     4     3    14    17    18    16    41    40    44    13     1   633   637  Total:  1481
SLR(matching) [0-1]       0     0     0     4     3    14    17    18    16    41    37    47    14     2   650   618  Total:  1481
SLR(matching) [0-1]       0     0     0     4     6    13    16    17    16    41    37    47    14     1   632   637  Total:  1481
SLR(matching) [0-1]       0     0     0     4     6    13    16    17    16    41    37    47    14     2   650   618  Total:  1481
SLR(matching) [0-1]       0     0     0     4     6    13    16    17    16    40    38    47    14     1   632   637  Total:  1481
SLR(matching) [0-1]       0     0     0     2     5    23    15    12    14    42    37    50    11     2   651   617  Total:  1481
SLR(matching) [0-1]       0     0     0     4     3    14    17    17    16    32    41    53    14     1   633   636  Total:  1481
SLR(matching) [0-1]       0     0     0     4     3    14    17    18    16    32    43    50    14     2   649   619  Total:  1481
SLR(matching) [0-1]       0     0     0     3     2    15    18    16    14    20    49    60    11     3   631   639  Total:  1481
SLR(matching) [0-1]       0     0     0     3     5    15    16    14    18    30    45    55    11     1   649   619  Total:  1481
SLR(matching) [0-1]       0     0     0     4     3    14    17    18    16    29    44    52    14     1   633   636  Total:  1481
SLR(matching) [0-1]       0     0     0     4     3    14    17    18    16    28    45    52    14     2   649   619  Total:  1481
SLR(matching) [0-1]       0     0     0     3     6    15    16    14    18    30    45    54    11     0   632   637  Total:  1481
SLR(matching) [0-1]       0     0     0     4     3    14    17    18    16    28    45    52    14     2   650   618  Total:  1481
SLR(matching) [0-1]       0     0     0     4     3    14    17    18    16    28    45    52    14     1   632   637  Total:  1481
SLR(matching) [0-1]       0     0     0    21     7    50    13     0     1    32    42    39     6     0   635   635  Total:  1481
Phase 2.3 Global Placement Core | Checksum: 15ef8ea7c

Time (s): cpu = 00:16:40 ; elapsed = 00:09:34 . Memory (MB): peak = 9238.207 ; gain = 1496.883 ; free physical = 25700 ; free virtual = 51206
Phase 2 Global Placement | Checksum: 15ef8ea7c

Time (s): cpu = 00:16:41 ; elapsed = 00:09:35 . Memory (MB): peak = 9238.207 ; gain = 1496.883 ; free physical = 25817 ; free virtual = 51324

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1ac629c9f

Time (s): cpu = 00:16:55 ; elapsed = 00:09:41 . Memory (MB): peak = 9238.207 ; gain = 1496.883 ; free physical = 25809 ; free virtual = 51316

Phase 3.2 Commit Most Macros & LUTRAMs
SLR(matching) [0-1]       0     0     0    20     9    49    13     0     1    33    39    38     9     0   635   635  Total:  1481
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 10e2e2b44

Time (s): cpu = 00:17:19 ; elapsed = 00:09:54 . Memory (MB): peak = 9238.207 ; gain = 1496.883 ; free physical = 25783 ; free virtual = 51290

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 19c6466ea

Time (s): cpu = 00:17:24 ; elapsed = 00:09:57 . Memory (MB): peak = 9238.207 ; gain = 1496.883 ; free physical = 25805 ; free virtual = 51312

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 19c6466ea

Time (s): cpu = 00:17:34 ; elapsed = 00:10:08 . Memory (MB): peak = 9238.207 ; gain = 1496.883 ; free physical = 25806 ; free virtual = 51313

Phase 3.5 IO Cut Optimizer
Phase 3.5 IO Cut Optimizer | Checksum: b39cb538

Time (s): cpu = 00:17:36 ; elapsed = 00:10:10 . Memory (MB): peak = 9238.207 ; gain = 1496.883 ; free physical = 25806 ; free virtual = 51313

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 19b3300f7

Time (s): cpu = 00:18:17 ; elapsed = 00:10:18 . Memory (MB): peak = 9238.207 ; gain = 1496.883 ; free physical = 25808 ; free virtual = 51314

Phase 3.7 Small Shape DP

Phase 3.7.1 splitSLRCrossingNets
SLR(matching) [0-1]       0     0     0    20     9    49    13     0     1    51    37    31     0     0   628   642  Total:  1481
Phase 3.7.1 splitSLRCrossingNets | Checksum: 169f915c3

Time (s): cpu = 00:18:23 ; elapsed = 00:10:24 . Memory (MB): peak = 9238.207 ; gain = 1496.883 ; free physical = 25797 ; free virtual = 51303

Phase 3.7.2 Place Remaining
Phase 3.7.2 Place Remaining | Checksum: 19f72c0c0

Time (s): cpu = 00:19:29 ; elapsed = 00:11:05 . Memory (MB): peak = 9238.207 ; gain = 1496.883 ; free physical = 25625 ; free virtual = 51132
Phase 3.7 Small Shape DP | Checksum: 19f72c0c0

Time (s): cpu = 00:19:33 ; elapsed = 00:11:08 . Memory (MB): peak = 9238.207 ; gain = 1496.883 ; free physical = 25628 ; free virtual = 51135

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 10d2a6bdc

Time (s): cpu = 00:19:37 ; elapsed = 00:11:12 . Memory (MB): peak = 9238.207 ; gain = 1496.883 ; free physical = 25640 ; free virtual = 51146

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1fedf690a

Time (s): cpu = 00:20:57 ; elapsed = 00:11:32 . Memory (MB): peak = 9238.207 ; gain = 1496.883 ; free physical = 25640 ; free virtual = 51147
Phase 3 Detail Placement | Checksum: 1fedf690a

Time (s): cpu = 00:20:58 ; elapsed = 00:11:33 . Memory (MB): peak = 9238.207 ; gain = 1496.883 ; free physical = 25641 ; free virtual = 51148

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
WARNING: [Constraints 18-633] Creating clock level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK with 4 sources. [ip_pcie4_uscale_plus_x1y1.xdc:113]
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y1.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y1.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y1.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y1.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 26c3926ff

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.630 | TNS=-0.630 |
Phase 1 Physical Synthesis Initialization | Checksum: 1ba48602a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:05 . Memory (MB): peak = 9238.207 ; gain = 0.000 ; free physical = 25663 ; free virtual = 51169
INFO: [Place 46-34] Processed net level0_i/ulp/vadd_1/inst/ap_rst_n_inv, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-35] Processed net level0_i/ulp/ulp_ucs/inst/clkwiz_hbm/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0, inserted BUFG to drive 1087 loads.
INFO: [Place 46-35] Processed net level0_i/ulp/ulp_ucs/inst/clkwiz_kernel/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0, inserted BUFG to drive 1087 loads.
INFO: [Place 46-35] Processed net level0_i/ulp/ulp_ucs/inst/clkwiz_kernel2/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0, inserted BUFG to drive 1087 loads.
INFO: [Place 46-56] BUFG insertion identified 4 candidate nets. Inserted BUFG: 3, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 1, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1ddb0cbe5

Time (s): cpu = 00:00:29 ; elapsed = 00:00:10 . Memory (MB): peak = 9238.207 ; gain = 0.000 ; free physical = 25657 ; free virtual = 51164
Phase 4.1.1.1 BUFG Insertion | Checksum: 1fc1a40d5

Time (s): cpu = 00:23:45 ; elapsed = 00:12:30 . Memory (MB): peak = 9238.207 ; gain = 1496.883 ; free physical = 25670 ; free virtual = 51177

Phase 4.1.1.2 BUFG Replication
INFO: [Place 46-63] BUFG replication identified 0 candidate nets: Replicated nets: 0, Replicated BUFGs: 0, Replicated BUFG Driver: 0, Skipped due to Placement / Routing Conflict: 0, Skipped due to Timing: 0, Skipped due to constraints: 0
Phase 4.1.1.2 BUFG Replication | Checksum: 1fc1a40d5

Time (s): cpu = 00:23:47 ; elapsed = 00:12:32 . Memory (MB): peak = 9238.207 ; gain = 1496.883 ; free physical = 25669 ; free virtual = 51176
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.630. For the most accurate timing information please run report_timing.

Phase 4.1.1.3 Replication
INFO: [Place 46-19] Post Replication Timing Summary WNS=-0.630. For the most accurate timing information please run report_timing.
Phase 4.1.1.3 Replication | Checksum: 17b9a9a16

Time (s): cpu = 00:24:15 ; elapsed = 00:12:55 . Memory (MB): peak = 9238.207 ; gain = 1496.883 ; free physical = 25670 ; free virtual = 51177

Time (s): cpu = 00:24:15 ; elapsed = 00:12:55 . Memory (MB): peak = 9238.207 ; gain = 1496.883 ; free physical = 25674 ; free virtual = 51181
Phase 4.1 Post Commit Optimization | Checksum: 17b9a9a16

Time (s): cpu = 00:24:17 ; elapsed = 00:12:57 . Memory (MB): peak = 9238.207 ; gain = 1496.883 ; free physical = 25674 ; free virtual = 51181

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 17b9a9a16

Time (s): cpu = 00:24:27 ; elapsed = 00:13:01 . Memory (MB): peak = 9238.207 ; gain = 1496.883 ; free physical = 25703 ; free virtual = 51210
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 9238.207 ; gain = 0.000 ; free physical = 25696 ; free virtual = 51203

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                2x2|                2x2|                4x4|
|___________|___________________|___________________|___________________|
|      South|                2x2|                2x2|                4x4|
|___________|___________________|___________________|___________________|
|       East|                2x2|                1x1|                8x8|
|___________|___________________|___________________|___________________|
|       West|                2x2|                1x1|                8x8|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 267994ae5

Time (s): cpu = 00:24:59 ; elapsed = 00:13:23 . Memory (MB): peak = 9238.207 ; gain = 1496.883 ; free physical = 25717 ; free virtual = 51224
Phase 4.3 Placer Reporting | Checksum: 267994ae5

Time (s): cpu = 00:25:02 ; elapsed = 00:13:26 . Memory (MB): peak = 9238.207 ; gain = 1496.883 ; free physical = 25717 ; free virtual = 51224

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 9238.207 ; gain = 0.000 ; free physical = 25717 ; free virtual = 51224

Time (s): cpu = 00:25:03 ; elapsed = 00:13:26 . Memory (MB): peak = 9238.207 ; gain = 1496.883 ; free physical = 25717 ; free virtual = 51224
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1fc3e4049

Time (s): cpu = 00:25:06 ; elapsed = 00:13:29 . Memory (MB): peak = 9238.207 ; gain = 1496.883 ; free physical = 25717 ; free virtual = 51224
Ending Placer Task | Checksum: 1a9c9bad0

Time (s): cpu = 00:25:06 ; elapsed = 00:13:29 . Memory (MB): peak = 9238.207 ; gain = 1496.883 ; free physical = 25744 ; free virtual = 51251
INFO: [Common 17-83] Releasing license: Implementation
185 Infos, 264 Warnings, 6 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:26:20 ; elapsed = 00:13:57 . Memory (MB): peak = 9238.207 ; gain = 1504.887 ; free physical = 26274 ; free virtual = 51781
source /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/scripts/_full_place_post.tcl
report_accelerator_utilization: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 9238.207 ; gain = 0.000 ; free physical = 26276 ; free virtual = 51783
INFO: System Diagram: Run step: placed

report_utilization: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 9238.207 ; gain = 0.000 ; free physical = 26272 ; free virtual = 51779
report_utilization: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 9238.207 ; gain = 0.000 ; free physical = 26272 ; free virtual = 51779
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:41 ; elapsed = 00:00:13 . Memory (MB): peak = 9238.207 ; gain = 0.000 ; free physical = 25888 ; free virtual = 51698
INFO: [Common 17-1381] The checkpoint '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:29 ; elapsed = 00:00:52 . Memory (MB): peak = 9238.207 ; gain = 0.000 ; free physical = 26160 ; free virtual = 51764
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu50'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
191 Infos, 264 Warnings, 6 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:53 ; elapsed = 00:00:28 . Memory (MB): peak = 9238.207 ; gain = 0.000 ; free physical = 26123 ; free virtual = 51726
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:40 ; elapsed = 00:00:13 . Memory (MB): peak = 9238.207 ; gain = 0.000 ; free physical = 25703 ; free virtual = 51609
INFO: [Common 17-1381] The checkpoint '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:24 ; elapsed = 00:00:50 . Memory (MB): peak = 9238.207 ; gain = 0.000 ; free physical = 25976 ; free virtual = 51676
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu50'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 94c19e8d ConstDB: 0 ShapeSum: 29096b74 RouteDB: ebfeb0cf

Phase 1 Build RT Design
Nodegraph reading from file.  Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 9238.207 ; gain = 0.000 ; free physical = 25612 ; free virtual = 51312
Phase 1 Build RT Design | Checksum: 2253b19ad

Time (s): cpu = 00:02:02 ; elapsed = 00:00:49 . Memory (MB): peak = 9238.207 ; gain = 0.000 ; free physical = 25585 ; free virtual = 51285
Post Restoration Checksum: NetGraph: 6d55490d NumContArr: 586d30f3 Constraints: 166a8714 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: dc2d0114

Time (s): cpu = 00:02:11 ; elapsed = 00:00:58 . Memory (MB): peak = 9238.207 ; gain = 0.000 ; free physical = 25339 ; free virtual = 51039

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: dc2d0114

Time (s): cpu = 00:02:13 ; elapsed = 00:01:00 . Memory (MB): peak = 9238.207 ; gain = 0.000 ; free physical = 25340 ; free virtual = 51040

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 1b339ecd5

Time (s): cpu = 00:02:36 ; elapsed = 00:01:15 . Memory (MB): peak = 9238.207 ; gain = 0.000 ; free physical = 25320 ; free virtual = 51020

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1a6b6d570

Time (s): cpu = 00:04:01 ; elapsed = 00:01:45 . Memory (MB): peak = 9238.207 ; gain = 0.000 ; free physical = 25231 ; free virtual = 50931
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.074  | TNS=0.000  | WHS=-0.131 | THS=-181.310|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 1eaed5e72

Time (s): cpu = 00:07:17 ; elapsed = 00:02:36 . Memory (MB): peak = 9238.207 ; gain = 0.000 ; free physical = 25209 ; free virtual = 50909
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.074  | TNS=-8.449 | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 15c72e087

Time (s): cpu = 00:07:30 ; elapsed = 00:02:44 . Memory (MB): peak = 9238.207 ; gain = 0.000 ; free physical = 25183 ; free virtual = 50883
Phase 2 Router Initialization | Checksum: 145f87c67

Time (s): cpu = 00:07:32 ; elapsed = 00:02:46 . Memory (MB): peak = 9238.207 ; gain = 0.000 ; free physical = 25183 ; free virtual = 50883

Router Utilization Summary
  Global Vertical Routing Utilization    = 6.64351e-05 %
  Global Horizontal Routing Utilization  = 0.000353246 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 63186
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 55712
  Number of Partially Routed Nets     = 7474
  Number of Node Overlaps             = 1


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 145f87c67

Time (s): cpu = 00:07:44 ; elapsed = 00:02:51 . Memory (MB): peak = 9238.207 ; gain = 0.000 ; free physical = 25182 ; free virtual = 50882
Phase 3 Initial Routing | Checksum: 113fc964a

Time (s): cpu = 00:08:49 ; elapsed = 00:03:16 . Memory (MB): peak = 9238.207 ; gain = 0.000 ; free physical = 25086 ; free virtual = 50786

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 7529
 Number of Nodes with overlaps = 500
 Number of Nodes with overlaps = 74
 Number of Nodes with overlaps = 37
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.020  | TNS=0.000  | WHS=-0.061 | THS=-0.851 |

Phase 4.1 Global Iteration 0 | Checksum: 1cc6ab2c3

Time (s): cpu = 00:14:50 ; elapsed = 00:06:48 . Memory (MB): peak = 9238.207 ; gain = 0.000 ; free physical = 25089 ; free virtual = 50789

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.020  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 225bb92f7

Time (s): cpu = 00:15:51 ; elapsed = 00:07:10 . Memory (MB): peak = 9238.207 ; gain = 0.000 ; free physical = 25089 ; free virtual = 50790

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.020  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1302d3963

Time (s): cpu = 00:16:14 ; elapsed = 00:07:25 . Memory (MB): peak = 9238.207 ; gain = 0.000 ; free physical = 25089 ; free virtual = 50789
Phase 4 Rip-up And Reroute | Checksum: 1302d3963

Time (s): cpu = 00:16:16 ; elapsed = 00:07:27 . Memory (MB): peak = 9238.207 ; gain = 0.000 ; free physical = 25089 ; free virtual = 50789

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 136a359a4

Time (s): cpu = 00:17:30 ; elapsed = 00:07:49 . Memory (MB): peak = 9238.207 ; gain = 0.000 ; free physical = 25069 ; free virtual = 50769
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.020  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 1270f6868

Time (s): cpu = 00:17:39 ; elapsed = 00:07:53 . Memory (MB): peak = 9238.207 ; gain = 0.000 ; free physical = 25081 ; free virtual = 50781

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1270f6868

Time (s): cpu = 00:17:41 ; elapsed = 00:07:55 . Memory (MB): peak = 9238.207 ; gain = 0.000 ; free physical = 25081 ; free virtual = 50781
Phase 5 Delay and Skew Optimization | Checksum: 1270f6868

Time (s): cpu = 00:17:45 ; elapsed = 00:07:58 . Memory (MB): peak = 9238.207 ; gain = 0.000 ; free physical = 25082 ; free virtual = 50782

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1c952c1f3

Time (s): cpu = 00:18:42 ; elapsed = 00:08:15 . Memory (MB): peak = 9238.207 ; gain = 0.000 ; free physical = 25079 ; free virtual = 50779
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.020  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: d6a63891

Time (s): cpu = 00:18:51 ; elapsed = 00:08:19 . Memory (MB): peak = 9238.207 ; gain = 0.000 ; free physical = 25078 ; free virtual = 50779
Phase 6 Post Hold Fix | Checksum: d6a63891

Time (s): cpu = 00:18:53 ; elapsed = 00:08:21 . Memory (MB): peak = 9238.207 ; gain = 0.000 ; free physical = 25079 ; free virtual = 50779

Phase 7 Leaf Clock Prog Delay Opt
Phase 7 Leaf Clock Prog Delay Opt | Checksum: 11967d95c

Time (s): cpu = 00:20:10 ; elapsed = 00:08:43 . Memory (MB): peak = 9238.207 ; gain = 0.000 ; free physical = 25045 ; free virtual = 50746

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.34696 %
  Global Horizontal Routing Utilization  = 1.56389 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 124d7c173

Time (s): cpu = 00:20:22 ; elapsed = 00:08:48 . Memory (MB): peak = 9238.207 ; gain = 0.000 ; free physical = 25036 ; free virtual = 50736

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 124d7c173

Time (s): cpu = 00:20:24 ; elapsed = 00:08:50 . Memory (MB): peak = 9238.207 ; gain = 0.000 ; free physical = 25034 ; free virtual = 50734

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 124d7c173

Time (s): cpu = 00:20:47 ; elapsed = 00:09:06 . Memory (MB): peak = 9238.207 ; gain = 0.000 ; free physical = 25050 ; free virtual = 50750

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.020  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 124d7c173

Time (s): cpu = 00:20:53 ; elapsed = 00:09:10 . Memory (MB): peak = 9238.207 ; gain = 0.000 ; free physical = 25062 ; free virtual = 50762
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:22:49 ; elapsed = 00:10:53 . Memory (MB): peak = 9238.207 ; gain = 0.000 ; free physical = 25409 ; free virtual = 51110

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
209 Infos, 264 Warnings, 6 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:24:17 ; elapsed = 00:11:24 . Memory (MB): peak = 9238.207 ; gain = 0.000 ; free physical = 25409 ; free virtual = 51110
source /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/scripts/_full_route_post.tcl
report_accelerator_utilization: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 9238.207 ; gain = 0.000 ; free physical = 25413 ; free virtual = 51113
INFO: System Diagram: Run step: routed

report_utilization: Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 9238.207 ; gain = 0.000 ; free physical = 25415 ; free virtual = 51115
report_utilization: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 9238.207 ; gain = 0.000 ; free physical = 25414 ; free virtual = 51115
Command: report_power
INFO: [Power 33-23] Power model is not available for STARTUP_8SERIES_GEN.STARTUP3_8SERIES_inst
WARNING: [Timing 38-172] LUT was found on clock network. Both rising/falling clock edges are propagated from LUT output pin. Use set_clock_sense to specify if that clock should be inverted or not. e.g. set_clock_sense -positive/-negative level0_i/blp/blp_i/blp_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/update_INST_0/O
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-404] DATARATE_xx properties have zero value for HBM Instance level0_i/ulp/hmss_0/inst/hbm_inst/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf. Please ensure correct values are entered for DATARATE to do an accurate power analysis.
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.2 (lin64) Build 3017112 Tue Sep 29 20:16:41 MDT 2020
| Date             : Tue Oct 13 18:54:23 2020
| Host             : xcoswappshp385-2 running 64-bit Ubuntu 18.04.4 LTS
| Command          : report_power
| Design           : level0_wrapper
| Device           : xcu50-fsvh2104-2LV-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 10.117       |
|   FPGA Power (W)         | 7.977        |
|   HBM Power (W)          | 2.140        |
| Design Power Budget (W)  | 63.000       |
| Power Budget Margin (W)  | 52.883 (MET) |
| Dynamic (W)              | 6.342        |
| Device Static (W)        | 3.775        |
| Effective TJA (C/W)      | 0.8          |
| Max Ambient (C)          | 92.4         |
| Junction Temperature (C) | 62.6         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.540 |       29 |       --- |             --- |
| CLB Logic                |     0.460 |   219171 |       --- |             --- |
|   LUT as Distributed RAM |     0.214 |     7173 |    402720 |            1.78 |
|   LUT as Logic           |     0.193 |    67283 |    870720 |            7.73 |
|   Register               |     0.029 |   109741 |   1741440 |            6.30 |
|   LUT as Shift Register  |     0.020 |     2365 |    402720 |            0.59 |
|   CARRY8                 |     0.005 |     1422 |    108840 |            1.31 |
|   Others                 |    <0.001 |     5997 |       --- |             --- |
|   BUFG                   |    <0.001 |        3 |        64 |            4.69 |
|   F7/F8 Muxes            |     0.000 |     1945 |    870720 |            0.22 |
| Signals                  |     0.398 |   161613 |       --- |             --- |
| Block RAM                |     0.316 |    142.5 |      1344 |           10.60 |
| HBM                      |     3.357 |        1 |         2 |           50.00 |
| MMCM                     |    <0.001 |        0 |       --- |             --- |
| PLL                      |     0.054 |        1 |       --- |             --- |
| DSPs                     |    <0.001 |        4 |      5952 |            0.07 |
| I/O                      |     0.006 |       10 |       416 |            2.40 |
| GTY                      |     1.048 |        4 |        20 |           20.00 |
| Hard IPs                 |     0.157 |        1 |       --- |             --- |
|   PCIE                   |     0.157 |        1 |       --- |             --- |
| Static Power             |     3.775 |          |           |                 |
|   HBM Static             |     0.371 |          |           |                 |
|   Device Static          |     3.404 |          |           |                 |
| Total                    |    10.111 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+------------------+-------------+-----------+-------------+------------+-------------+-------------+--------------+
| Source           | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A)   |
+------------------+-------------+-----------+-------------+------------+-------------+-------------+--------------+
| 12V_PEX          |      12.000 |     0.636 |       5.017 |      3.805 |       NA    |       5.500 | 4.864 (MET)  |
|    BOARD_VCCINT  |       0.720 |     5.458 |       2.799 |      2.658 |       NA    |      60.000 | 54.542 (MET) |
|       Vccint     |       0.720 |     5.458 |       2.799 |      2.658 |       NA    | Unspecified | NA           |
|    VCCINT_BRAM   |       0.850 |     1.874 |       1.324 |      0.550 |       NA    |      60.000 | 58.126 (MET) |
|       Vccint_io  |       0.850 |     1.746 |       1.275 |      0.471 |       NA    | Unspecified | NA           |
|       Vccbram    |       0.850 |     0.128 |       0.048 |      0.080 |       NA    | Unspecified | NA           |
|    MGT0V9AVCC    |       0.900 |     0.201 |       0.154 |      0.047 |       NA    |       4.000 | 3.799 (MET)  |
|       MGTYAVcc   |       0.900 |     0.201 |       0.154 |      0.047 |       NA    | Unspecified | NA           |
|    MGTAVTT       |       1.200 |     0.649 |       0.634 |      0.015 |       NA    |       4.000 | 3.351 (MET)  |
|       MGTYAVtt   |       1.200 |     0.649 |       0.634 |      0.015 |       NA    | Unspecified | NA           |
|    VCC1V8        |       1.800 |     0.641 |       0.106 |      0.535 |       NA    |       4.000 | 3.359 (MET)  |
|       Vccaux     |       1.800 |     0.573 |       0.080 |      0.493 |       NA    | Unspecified | NA           |
|       Vccaux_io  |       1.800 |     0.027 |       0.003 |      0.024 |       NA    | Unspecified | NA           |
|       MGTYVccaux |       1.800 |     0.025 |       0.023 |      0.001 |       NA    | Unspecified | NA           |
|       Vcco18     |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA           |
|       Vccadc     |       1.800 |     0.016 |       0.000 |      0.016 |       NA    | Unspecified | NA           |
| 3V3_PEX          |       3.300 |     0.752 |       1.740 |      0.284 |       NA    |       3.000 | 2.248 (MET)  |
|    2V5_VPP       |       2.500 |     0.041 |       0.017 |      0.024 |       NA    |       0.250 | 0.209 (MET)  |
|       VCCAUX_HBM |       2.500 |     0.041 |       0.017 |      0.024 |       NA    | Unspecified | NA           |
|    1V2_HBM       |       1.200 |     1.983 |       1.722 |      0.260 |       NA    |      10.000 | 8.017 (MET)  |
|       VCC_HBM    |       1.200 |     1.031 |       0.890 |      0.141 |       NA    | Unspecified | NA           |
|       VCC_IO_HBM |       1.200 |     0.951 |       0.832 |      0.119 |       NA    | Unspecified | NA           |
| Vcco33           |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA           |
| Vcco25           |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA           |
| Vcco15           |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA           |
| Vcco135          |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA           |
| Vcco12           |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA           |
| Vcco10           |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA           |
+------------------+-------------+-----------+-------------+------------+-------------+-------------+--------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 55.0                     |
| ThetaJA (C/W)         | 0.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 0.7                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                                                                                                                                                                                                                                                                                   | Domain                                                                                                                                                                                                                                                                                                                                                                                   | Constraint (ns) |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| clk_kernel2_unbuffered                                                                                                                                                                                                                                                                                                                                                                                  | level0_i/ulp/ulp_ucs/inst/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                                                           |             2.0 |
| clk_kernel_unbuffered                                                                                                                                                                                                                                                                                                                                                                                   | level0_i/ulp/ulp_ucs/inst/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                                                            |             3.3 |
| clk_out1_bd_1be0_clkwiz_level0_periph_0_1                                                                                                                                                                                                                                                                                                                                                               | level0_i/blp/blp_i/blp_hif/inst/clkwiz_level0_periph/inst/clk_out1_bd_1be0_clkwiz_level0_periph_0                                                                                                                                                                                                                                                                                        |            10.0 |
| clk_out2_bd_1be0_clkwiz_level0_periph_0_1                                                                                                                                                                                                                                                                                                                                                               | level0_i/blp/blp_i/blp_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_1be0_clkwiz_level0_periph_0                                                                                                                                                                                                                                                                                        |            20.0 |
| hbm_aclk                                                                                                                                                                                                                                                                                                                                                                                                | level0_i/ulp/ulp_ucs/inst/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_bd_22c0_clkwiz_hbm_0                                                                                                                                                                                                                                                                                          |             2.5 |
| io_clk_freerun_00                                                                                                                                                                                                                                                                                                                                                                                       | io_clk_freerun_00_clk_p                                                                                                                                                                                                                                                                                                                                                                  |            10.0 |
| io_clk_freerun_00                                                                                                                                                                                                                                                                                                                                                                                       | level0_i/blp/blp_i/freerun_clk_bufg/U0/BUFG_O[0]                                                                                                                                                                                                                                                                                                                                         |            10.0 |
| io_clk_pcie_user_00                                                                                                                                                                                                                                                                                                                                                                                     | io_clk_pcie_00_clk_p                                                                                                                                                                                                                                                                                                                                                                     |            10.0 |
| level0_i/blp/blp_i/blp_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK                                                                                                                                                                                                                                                             | level0_i/blp/blp_i/blp_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/BSCAN_SWITCH.N_EXT_BSCAN.tck_bs                                                                                                                                                                                                                                                    |            50.0 |
| level0_i/blp/blp_i/blp_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O                                                                                                                                                                                                                                                                                                    | level0_i/blp/blp_i/blp_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                                                                                                                                                                                                                                               |           160.0 |
| level0_i/blp/blp_i/blp_cmp/inst/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Using_FPGA.Native/O                                                                                                                                                                                                                                                                         | level0_i/blp/blp_i/blp_cmp/inst/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Ext_JTAG_UPDATE                                                                                                                                                                                                                                                              |           100.0 |
| level0_i/blp/blp_i/blp_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                                                                                                                                                                                                                                                                            | level0_i/blp/blp_i/blp_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck                                                                                                                                                                                                                                                                                                     |           160.0 |
| level0_i/blp/blp_i/blp_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q                                                                                                                                                                                                                                                                             | level0_i/blp/blp_i/blp_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O                                                                                                                                                                                                                                                                    |           160.0 |
| level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK                 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[0]                                                               |             4.0 |
| level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK                 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[1]                                                               |             4.0 |
| level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK                 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[2]                                                               |             4.0 |
| level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK                 | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[3]                                                               |             4.0 |
| level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |             8.0 |
| level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |             8.0 |
| level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |             8.0 |
| level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |             8.0 |
| level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O                                                                                                                                                                                                                                                                                           | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_INTCLK                                                                                                                                                                                                                                                                                  |          1000.0 |
| level0_i/ulp/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                                                                                                                                                                                                                                                                                               | level0_i/ulp/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck                                                                                                                                                                                                                                                                                                                        |           160.0 |
| level0_i/ulp/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q                                                                                                                                                                                                                                                                                                | level0_i/ulp/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O                                                                                                                                                                                                                                                                                       |           160.0 |
| mcap_clk_1                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_MCAPCLK                                                                                                                                                                                                                                                                                 |             8.0 |
| qpll0outclk_out[0]                                                                                                                                                                                                                                                                                                                                                                                      | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[27].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/qpll0outclk_out[0]                                                     |             0.2 |
| qpll0outrefclk_out[0]                                                                                                                                                                                                                                                                                                                                                                                   | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[27].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/qpll0outrefclk_out[0]                                                  |            10.0 |
| qpll1outclk_out[0]                                                                                                                                                                                                                                                                                                                                                                                      | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[27].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/qpll1outclk_out[0]                                                     |             0.2 |
| qpll1outrefclk_out[0]                                                                                                                                                                                                                                                                                                                                                                                   | level0_i/blp/blp_i/blp_hif/inst/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_1be0_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_1be0_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[27].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/qpll1outrefclk_out[0]                                                  |            10.0 |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------+-----------+
| Name               | Power (W) |
+--------------------+-----------+
| level0_wrapper     |     6.336 |
|   level0_i         |     6.335 |
|     blp            |     2.199 |
|       blp_i        |     2.199 |
|     ii_level0_pipe |     0.010 |
|       inst         |     0.010 |
|     ulp            |     4.127 |
|       SLR0         |     0.005 |
|       System_DPA   |     0.144 |
|       axi_data_sc  |     0.175 |
|       hmss_0       |     3.684 |
|       ulp_ucs      |     0.046 |
|       vadd_1       |     0.071 |
+--------------------+-----------+


210 Infos, 267 Warnings, 6 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:02:37 ; elapsed = 00:00:49 . Memory (MB): peak = 9238.207 ; gain = 0.000 ; free physical = 25268 ; free virtual = 50968
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:44 ; elapsed = 00:00:14 . Memory (MB): peak = 9238.207 ; gain = 0.000 ; free physical = 24801 ; free virtual = 50830
INFO: [Common 17-1381] The checkpoint '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:28 ; elapsed = 00:00:51 . Memory (MB): peak = 9238.207 ; gain = 0.000 ; free physical = 25108 ; free virtual = 50909
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file hw_bb_locked_timing_summary_routed.rpt -pb hw_bb_locked_timing_summary_routed.pb -rpx hw_bb_locked_timing_summary_routed.rpx -warn_on_violation 
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:00:29 ; elapsed = 00:00:12 . Memory (MB): peak = 9238.207 ; gain = 0.000 ; free physical = 25023 ; free virtual = 50839
source /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/scripts/_full_write_bitstream_pre.tcl
Starting auto-frequency scaling ...
kernel clock 'ulp_ucs/clk_kernel':
   clock pin path     : level0_i/ulp/ulp_ucs/clk_kernel
   original frequency : 300.0 MHz
kernel clock 'ulp_ucs/clk_kernel2':
   clock pin path     : level0_i/ulp/ulp_ucs/clk_kernel2
   original frequency : 500.0 MHz

system clock 'hbm_aclk':
   clock pin path     : level0_i/ulp/ulp_ucs/inst/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
   original frequency : 400.0 MHz

WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_pins level0_i/ulp/ulp_ucs/clk_kernel2]'.
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks.
INFO: Pin level0_i/ulp/ulp_ucs/clk_kernel2 has no clock
INFO: [OCL_UTIL] clock is 'hbm_aclk' for pin 'level0_i/ulp/ulp_ucs/inst/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0'
INFO: [OCL_UTIL] clock is 'clk_kernel_unbuffered' for pin 'level0_i/ulp/ulp_ucs/clk_kernel'
Auto-frequency scaling completed
kernel clock 'ulp_ucs/clk_kernel2':
   original frequency : 500.0 MHz
   scaled frequency   : 500.0 MHz
kernel clock 'ulp_ucs/clk_kernel':
   original frequency : 300.0 MHz
   scaled frequency   : 301.1 MHz
WARNING: The auto scaled frequency '301.1 MHz' exceeds the original specified frequency. The compiler will select the original specified frequency of '300.0' MHz.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:00:28 ; elapsed = 00:00:10 . Memory (MB): peak = 9238.207 ; gain = 0.000 ; free physical = 25017 ; free virtual = 50832
system clock 'hbm_aclk':
   original frequency : 400.0 MHz
   scaled frequency   : 434.2 MHz
WARNING: The auto scaled frequency '434.2 MHz' exceeds the original specified frequency. The compiler will select the original specified frequency of '400.0' MHz.
Command: write_bitstream -force -cell level0_i/ulp level0_i_ulp_my_rm_partial.bit
Attempting to get a license for feature 'Implementation' and/or device 'xcu50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu50'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC FLBO-1] Pblock overlap: pblock_dynamic_SLR0 overlaps with pblock_level0_blp: 0.06%.
WARNING: [DRC FLBO-1] Pblock overlap: pblock_dynamic_region overlaps with pblock_level0_blp: 0.03%.
WARNING: [DRC FLBO-1] Pblock overlap: pblock_level0_blp overlaps with pblock_dynamic_SLR0: 0.22%, pblock_dynamic_region: 0.22%.
WARNING: [DRC REQP-1774] RAMB36E2_WRITE_WIDTH_A_18_doesnt_use_WEA32: The RAMB36E2 cell level0_i/blp/blp_i/blp_cmc/inst/reg_map_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has WRITE_WIDTH_A set to 18. The WEA[3:2] pins should not be connected to active signal.
WARNING: [DRC REQP-1774] RAMB36E2_WRITE_WIDTH_A_18_doesnt_use_WEA32: The RAMB36E2 cell level0_i/blp/blp_i/blp_cmc/inst/reg_map_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has WRITE_WIDTH_A set to 18. The WEA[3:2] pins should not be connected to active signal.
WARNING: [DRC REQP-1776] RAMB36E2_WRITE_WIDTH_B_18_doesnt_use_WEB72: The RAMB36E2 cell level0_i/blp/blp_i/blp_cmc/inst/reg_map_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has WRITE_WIDTH_B set to 18. The WEBWE[7:2] pins should not be connected to active signal.
WARNING: [DRC REQP-1776] RAMB36E2_WRITE_WIDTH_B_18_doesnt_use_WEB72: The RAMB36E2 cell level0_i/blp/blp_i/blp_cmc/inst/reg_map_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has WRITE_WIDTH_B set to 18. The WEBWE[7:2] pins should not be connected to active signal.
WARNING: [DRC RTSTAT-10] No routable loads: 168 net(s) have no routable loads. The problem bus(es) and/or net(s) are level0_i/blp/blp_i/blp_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.reset_i, level0_i/blp/blp_i/blp_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.runtest_i, level0_i/blp/blp_i/blp_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.tck_i, level0_i/blp/blp_i/blp_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.tms_i, level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel2/U0/Gate_Div_d1, level0_i/ulp/ulp_ucs/inst/clock_throttling_kernel/U0/Gate_Div_d1, level0_i/ulp/debug_bridge_xsdbm/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.bscanid_en_i, level0_i/ulp/debug_bridge_xsdbm/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.capture_i, level0_i/ulp/debug_bridge_xsdbm/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.drck_i, level0_i/ulp/debug_bridge_xsdbm/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.reset_i, level0_i/ulp/debug_bridge_xsdbm/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.runtest_i, level0_i/ulp/debug_bridge_xsdbm/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.sel_i, level0_i/ulp/debug_bridge_xsdbm/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.shift_i, level0_i/ulp/debug_bridge_xsdbm/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.tdi_i, level0_i/ulp/debug_bridge_xsdbm/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.tms_i... and (the first 15 of 87 listed).
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_hif/inst/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_hif/inst/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_hif/inst/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_hif/inst/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_hif/inst/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_hif/inst/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_hif/inst/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_hif/inst/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_hif/inst/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_hif/inst/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_hif/inst/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_hif/inst/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_hif/inst/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_hif/inst/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_hif/inst/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_hif/inst/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_hif/inst/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_hif/inst/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_hif/inst/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_hif/inst/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_hif/inst/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/blp_hif/inst/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 8 Warnings, 22 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Partition "pblock_dynamic_region" Reconfigurable Module "level0_i/ulp"
INFO: [Vivado 12-4077] No full design bitstream will be created with the use of the -cell option.
Process Partition "pblock_dynamic_region"
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Partial bitstream contains 235874944 bits.
Writing bitstream ./level0_i_ulp_my_rm_partial.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
246 Infos, 278 Warnings, 6 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:22:04 ; elapsed = 00:07:34 . Memory (MB): peak = 11760.395 ; gain = 2522.188 ; free physical = 24920 ; free virtual = 50767
source /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/scripts/_full_write_bitstream_post.tcl
INFO: [Common 17-206] Exiting Vivado at Tue Oct 13 19:03:17 2020...
