{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1666662665579 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666662665580 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 24 19:51:05 2022 " "Processing started: Mon Oct 24 19:51:05 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666662665580 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1666662665580 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProcesadorVectorial -c ProcesadorVectorial --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProcesadorVectorial -c ProcesadorVectorial --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1666662665580 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1666662666778 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1666662666779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_2to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "mux_2to1.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/mux_2to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666662683873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1666662683873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2to1_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_2to1_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1_tb " "Found entity 1: mux_2to1_tb" {  } { { "mux_2to1_tb.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/mux_2to1_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666662683884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1666662683884 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mux_4to1.sv(22) " "Verilog HDL warning at mux_4to1.sv(22): extended using \"x\" or \"z\"" {  } { { "mux_4to1.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/mux_4to1.sv" 22 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1666662683892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_4to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4to1 " "Found entity 1: mux_4to1" {  } { { "mux_4to1.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/mux_4to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666662683894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1666662683894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4to1_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_4to1_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4to1_tb " "Found entity 1: mux_4to1_tb" {  } { { "mux_4to1_tb.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/mux_4to1_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666662683903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1666662683903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_scalar.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_scalar.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_scalar " "Found entity 1: register_scalar" {  } { { "register_scalar.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/register_scalar.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666662683912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1666662683912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_scalar_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_scalar_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_scalar_tb " "Found entity 1: register_scalar_tb" {  } { { "register_scalar_tb.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/register_scalar_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666662683922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1666662683922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_vectorial.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_vectorial.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_vectorial " "Found entity 1: register_vectorial" {  } { { "register_vectorial.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/register_vectorial.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666662683924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1666662683924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_vectorial_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_vectorial_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_vectorial_tb " "Found entity 1: register_vectorial_tb" {  } { { "register_vectorial_tb.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/register_vectorial_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666662683935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1666662683935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666662683951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1666662683951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_tb " "Found entity 1: adder_tb" {  } { { "adder_tb.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/adder_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666662683960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1666662683960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jump_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file jump_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 jump_unit " "Found entity 1: jump_unit" {  } { { "jump_unit.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/jump_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666662683969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1666662683969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jump_unit_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file jump_unit_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 jump_unit_tb " "Found entity 1: jump_unit_tb" {  } { { "jump_unit_tb.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/jump_unit_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666662683975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1666662683975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_register " "Found entity 1: pc_register" {  } { { "pc_register.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/pc_register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666662683989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1666662683989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_register_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc_register_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_register_tb " "Found entity 1: pc_register_tb" {  } { { "pc_register_tb.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/pc_register_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666662684000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1666662684000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2to1_32b.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_2to1_32b.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1_32b " "Found entity 1: mux_2to1_32b" {  } { { "mux_2to1_32b.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/mux_2to1_32b.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666662684011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1666662684011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2to1_192b.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_2to1_192b.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1_192b " "Found entity 1: mux_2to1_192b" {  } { { "mux_2to1_192b.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/mux_2to1_192b.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666662684019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1666662684019 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sign_extend.sv(14) " "Verilog HDL warning at sign_extend.sv(14): extended using \"x\" or \"z\"" {  } { { "sign_extend.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/sign_extend.sv" 14 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1666662684029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file sign_extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "sign_extend.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/sign_extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666662684032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1666662684032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file sign_extend_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend_tb " "Found entity 1: sign_extend_tb" {  } { { "sign_extend_tb.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/sign_extend_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666662684037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1666662684037 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sign_extend_tb " "Elaborating entity \"sign_extend_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1666662684107 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk sign_extend_tb.sv(24) " "Verilog HDL warning at sign_extend_tb.sv(24): assignments to clk create a combinational loop" {  } { { "sign_extend_tb.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/sign_extend_tb.sv" 24 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Design Software" 0 -1 1666662684108 "|sign_extend_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend sign_extend:sign_extend_TB " "Elaborating entity \"sign_extend\" for hierarchy \"sign_extend:sign_extend_TB\"" {  } { { "sign_extend_tb.sv" "sign_extend_TB" { Text "C:/MySpot/ComputerArchitecture2.Project2/sign_extend_tb.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1666662684130 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/MySpot/ComputerArchitecture2.Project2/output_files/ProcesadorVectorial.map.smsg " "Generated suppressed messages file C:/MySpot/ComputerArchitecture2.Project2/output_files/ProcesadorVectorial.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1666662684269 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4777 " "Peak virtual memory: 4777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666662684286 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 24 19:51:24 2022 " "Processing ended: Mon Oct 24 19:51:24 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666662684286 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666662684286 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666662684286 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1666662684286 ""}
