
GMK_Controller_A0.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .user_data    0000e000  08020000  08020000  00030000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .text         0000a4ac  08000198  08000198  00010198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00000178  0800a644  0800a644  0001a644  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM.extab    00000000  0800a7bc  0800a7bc  0003e000  2**0
                  CONTENTS
  5 .ARM          00000008  0800a7bc  0800a7bc  0001a7bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .preinit_array 00000000  0800a7c4  0800a7c4  0003e000  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  7 .init_array   00000004  0800a7c4  0800a7c4  0001a7c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .fini_array   00000004  0800a7c8  0800a7c8  0001a7c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .data         0000002c  20000000  0800a7cc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .bss          00003264  2000002c  0800a7f8  0002002c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20003290  0800a7f8  00023290  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0003e000  2**0
                  CONTENTS, READONLY
 13 .debug_info   00041e28  00000000  00000000  0003e030  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00005a2c  00000000  00000000  0007fe58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000015a8  00000000  00000000  00085888  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000013e0  00000000  00000000  00086e30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001b7f6  00000000  00000000  00088210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001de16  00000000  00000000  000a3a06  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0009f747  00000000  00000000  000c181c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  00160f63  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005860  00000000  00000000  00160fb8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	2000002c 	.word	0x2000002c
 80001b4:	00000000 	.word	0x00000000
 80001b8:	0800a62c 	.word	0x0800a62c

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000030 	.word	0x20000030
 80001d4:	0800a62c 	.word	0x0800a62c

080001d8 <__aeabi_uldivmod>:
 80001d8:	b953      	cbnz	r3, 80001f0 <__aeabi_uldivmod+0x18>
 80001da:	b94a      	cbnz	r2, 80001f0 <__aeabi_uldivmod+0x18>
 80001dc:	2900      	cmp	r1, #0
 80001de:	bf08      	it	eq
 80001e0:	2800      	cmpeq	r0, #0
 80001e2:	bf1c      	itt	ne
 80001e4:	f04f 31ff 	movne.w	r1, #4294967295
 80001e8:	f04f 30ff 	movne.w	r0, #4294967295
 80001ec:	f000 b96e 	b.w	80004cc <__aeabi_idiv0>
 80001f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f8:	f000 f806 	bl	8000208 <__udivmoddi4>
 80001fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000200:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000204:	b004      	add	sp, #16
 8000206:	4770      	bx	lr

08000208 <__udivmoddi4>:
 8000208:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800020c:	9d08      	ldr	r5, [sp, #32]
 800020e:	4604      	mov	r4, r0
 8000210:	468c      	mov	ip, r1
 8000212:	2b00      	cmp	r3, #0
 8000214:	f040 8083 	bne.w	800031e <__udivmoddi4+0x116>
 8000218:	428a      	cmp	r2, r1
 800021a:	4617      	mov	r7, r2
 800021c:	d947      	bls.n	80002ae <__udivmoddi4+0xa6>
 800021e:	fab2 f282 	clz	r2, r2
 8000222:	b142      	cbz	r2, 8000236 <__udivmoddi4+0x2e>
 8000224:	f1c2 0020 	rsb	r0, r2, #32
 8000228:	fa24 f000 	lsr.w	r0, r4, r0
 800022c:	4091      	lsls	r1, r2
 800022e:	4097      	lsls	r7, r2
 8000230:	ea40 0c01 	orr.w	ip, r0, r1
 8000234:	4094      	lsls	r4, r2
 8000236:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800023a:	0c23      	lsrs	r3, r4, #16
 800023c:	fbbc f6f8 	udiv	r6, ip, r8
 8000240:	fa1f fe87 	uxth.w	lr, r7
 8000244:	fb08 c116 	mls	r1, r8, r6, ip
 8000248:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800024c:	fb06 f10e 	mul.w	r1, r6, lr
 8000250:	4299      	cmp	r1, r3
 8000252:	d909      	bls.n	8000268 <__udivmoddi4+0x60>
 8000254:	18fb      	adds	r3, r7, r3
 8000256:	f106 30ff 	add.w	r0, r6, #4294967295
 800025a:	f080 8119 	bcs.w	8000490 <__udivmoddi4+0x288>
 800025e:	4299      	cmp	r1, r3
 8000260:	f240 8116 	bls.w	8000490 <__udivmoddi4+0x288>
 8000264:	3e02      	subs	r6, #2
 8000266:	443b      	add	r3, r7
 8000268:	1a5b      	subs	r3, r3, r1
 800026a:	b2a4      	uxth	r4, r4
 800026c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000270:	fb08 3310 	mls	r3, r8, r0, r3
 8000274:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000278:	fb00 fe0e 	mul.w	lr, r0, lr
 800027c:	45a6      	cmp	lr, r4
 800027e:	d909      	bls.n	8000294 <__udivmoddi4+0x8c>
 8000280:	193c      	adds	r4, r7, r4
 8000282:	f100 33ff 	add.w	r3, r0, #4294967295
 8000286:	f080 8105 	bcs.w	8000494 <__udivmoddi4+0x28c>
 800028a:	45a6      	cmp	lr, r4
 800028c:	f240 8102 	bls.w	8000494 <__udivmoddi4+0x28c>
 8000290:	3802      	subs	r0, #2
 8000292:	443c      	add	r4, r7
 8000294:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000298:	eba4 040e 	sub.w	r4, r4, lr
 800029c:	2600      	movs	r6, #0
 800029e:	b11d      	cbz	r5, 80002a8 <__udivmoddi4+0xa0>
 80002a0:	40d4      	lsrs	r4, r2
 80002a2:	2300      	movs	r3, #0
 80002a4:	e9c5 4300 	strd	r4, r3, [r5]
 80002a8:	4631      	mov	r1, r6
 80002aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ae:	b902      	cbnz	r2, 80002b2 <__udivmoddi4+0xaa>
 80002b0:	deff      	udf	#255	; 0xff
 80002b2:	fab2 f282 	clz	r2, r2
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d150      	bne.n	800035c <__udivmoddi4+0x154>
 80002ba:	1bcb      	subs	r3, r1, r7
 80002bc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002c0:	fa1f f887 	uxth.w	r8, r7
 80002c4:	2601      	movs	r6, #1
 80002c6:	fbb3 fcfe 	udiv	ip, r3, lr
 80002ca:	0c21      	lsrs	r1, r4, #16
 80002cc:	fb0e 331c 	mls	r3, lr, ip, r3
 80002d0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80002d4:	fb08 f30c 	mul.w	r3, r8, ip
 80002d8:	428b      	cmp	r3, r1
 80002da:	d907      	bls.n	80002ec <__udivmoddi4+0xe4>
 80002dc:	1879      	adds	r1, r7, r1
 80002de:	f10c 30ff 	add.w	r0, ip, #4294967295
 80002e2:	d202      	bcs.n	80002ea <__udivmoddi4+0xe2>
 80002e4:	428b      	cmp	r3, r1
 80002e6:	f200 80e9 	bhi.w	80004bc <__udivmoddi4+0x2b4>
 80002ea:	4684      	mov	ip, r0
 80002ec:	1ac9      	subs	r1, r1, r3
 80002ee:	b2a3      	uxth	r3, r4
 80002f0:	fbb1 f0fe 	udiv	r0, r1, lr
 80002f4:	fb0e 1110 	mls	r1, lr, r0, r1
 80002f8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80002fc:	fb08 f800 	mul.w	r8, r8, r0
 8000300:	45a0      	cmp	r8, r4
 8000302:	d907      	bls.n	8000314 <__udivmoddi4+0x10c>
 8000304:	193c      	adds	r4, r7, r4
 8000306:	f100 33ff 	add.w	r3, r0, #4294967295
 800030a:	d202      	bcs.n	8000312 <__udivmoddi4+0x10a>
 800030c:	45a0      	cmp	r8, r4
 800030e:	f200 80d9 	bhi.w	80004c4 <__udivmoddi4+0x2bc>
 8000312:	4618      	mov	r0, r3
 8000314:	eba4 0408 	sub.w	r4, r4, r8
 8000318:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800031c:	e7bf      	b.n	800029e <__udivmoddi4+0x96>
 800031e:	428b      	cmp	r3, r1
 8000320:	d909      	bls.n	8000336 <__udivmoddi4+0x12e>
 8000322:	2d00      	cmp	r5, #0
 8000324:	f000 80b1 	beq.w	800048a <__udivmoddi4+0x282>
 8000328:	2600      	movs	r6, #0
 800032a:	e9c5 0100 	strd	r0, r1, [r5]
 800032e:	4630      	mov	r0, r6
 8000330:	4631      	mov	r1, r6
 8000332:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000336:	fab3 f683 	clz	r6, r3
 800033a:	2e00      	cmp	r6, #0
 800033c:	d14a      	bne.n	80003d4 <__udivmoddi4+0x1cc>
 800033e:	428b      	cmp	r3, r1
 8000340:	d302      	bcc.n	8000348 <__udivmoddi4+0x140>
 8000342:	4282      	cmp	r2, r0
 8000344:	f200 80b8 	bhi.w	80004b8 <__udivmoddi4+0x2b0>
 8000348:	1a84      	subs	r4, r0, r2
 800034a:	eb61 0103 	sbc.w	r1, r1, r3
 800034e:	2001      	movs	r0, #1
 8000350:	468c      	mov	ip, r1
 8000352:	2d00      	cmp	r5, #0
 8000354:	d0a8      	beq.n	80002a8 <__udivmoddi4+0xa0>
 8000356:	e9c5 4c00 	strd	r4, ip, [r5]
 800035a:	e7a5      	b.n	80002a8 <__udivmoddi4+0xa0>
 800035c:	f1c2 0320 	rsb	r3, r2, #32
 8000360:	fa20 f603 	lsr.w	r6, r0, r3
 8000364:	4097      	lsls	r7, r2
 8000366:	fa01 f002 	lsl.w	r0, r1, r2
 800036a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800036e:	40d9      	lsrs	r1, r3
 8000370:	4330      	orrs	r0, r6
 8000372:	0c03      	lsrs	r3, r0, #16
 8000374:	fbb1 f6fe 	udiv	r6, r1, lr
 8000378:	fa1f f887 	uxth.w	r8, r7
 800037c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000380:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000384:	fb06 f108 	mul.w	r1, r6, r8
 8000388:	4299      	cmp	r1, r3
 800038a:	fa04 f402 	lsl.w	r4, r4, r2
 800038e:	d909      	bls.n	80003a4 <__udivmoddi4+0x19c>
 8000390:	18fb      	adds	r3, r7, r3
 8000392:	f106 3cff 	add.w	ip, r6, #4294967295
 8000396:	f080 808d 	bcs.w	80004b4 <__udivmoddi4+0x2ac>
 800039a:	4299      	cmp	r1, r3
 800039c:	f240 808a 	bls.w	80004b4 <__udivmoddi4+0x2ac>
 80003a0:	3e02      	subs	r6, #2
 80003a2:	443b      	add	r3, r7
 80003a4:	1a5b      	subs	r3, r3, r1
 80003a6:	b281      	uxth	r1, r0
 80003a8:	fbb3 f0fe 	udiv	r0, r3, lr
 80003ac:	fb0e 3310 	mls	r3, lr, r0, r3
 80003b0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003b4:	fb00 f308 	mul.w	r3, r0, r8
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d907      	bls.n	80003cc <__udivmoddi4+0x1c4>
 80003bc:	1879      	adds	r1, r7, r1
 80003be:	f100 3cff 	add.w	ip, r0, #4294967295
 80003c2:	d273      	bcs.n	80004ac <__udivmoddi4+0x2a4>
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d971      	bls.n	80004ac <__udivmoddi4+0x2a4>
 80003c8:	3802      	subs	r0, #2
 80003ca:	4439      	add	r1, r7
 80003cc:	1acb      	subs	r3, r1, r3
 80003ce:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80003d2:	e778      	b.n	80002c6 <__udivmoddi4+0xbe>
 80003d4:	f1c6 0c20 	rsb	ip, r6, #32
 80003d8:	fa03 f406 	lsl.w	r4, r3, r6
 80003dc:	fa22 f30c 	lsr.w	r3, r2, ip
 80003e0:	431c      	orrs	r4, r3
 80003e2:	fa20 f70c 	lsr.w	r7, r0, ip
 80003e6:	fa01 f306 	lsl.w	r3, r1, r6
 80003ea:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80003ee:	fa21 f10c 	lsr.w	r1, r1, ip
 80003f2:	431f      	orrs	r7, r3
 80003f4:	0c3b      	lsrs	r3, r7, #16
 80003f6:	fbb1 f9fe 	udiv	r9, r1, lr
 80003fa:	fa1f f884 	uxth.w	r8, r4
 80003fe:	fb0e 1119 	mls	r1, lr, r9, r1
 8000402:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000406:	fb09 fa08 	mul.w	sl, r9, r8
 800040a:	458a      	cmp	sl, r1
 800040c:	fa02 f206 	lsl.w	r2, r2, r6
 8000410:	fa00 f306 	lsl.w	r3, r0, r6
 8000414:	d908      	bls.n	8000428 <__udivmoddi4+0x220>
 8000416:	1861      	adds	r1, r4, r1
 8000418:	f109 30ff 	add.w	r0, r9, #4294967295
 800041c:	d248      	bcs.n	80004b0 <__udivmoddi4+0x2a8>
 800041e:	458a      	cmp	sl, r1
 8000420:	d946      	bls.n	80004b0 <__udivmoddi4+0x2a8>
 8000422:	f1a9 0902 	sub.w	r9, r9, #2
 8000426:	4421      	add	r1, r4
 8000428:	eba1 010a 	sub.w	r1, r1, sl
 800042c:	b2bf      	uxth	r7, r7
 800042e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000432:	fb0e 1110 	mls	r1, lr, r0, r1
 8000436:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 800043a:	fb00 f808 	mul.w	r8, r0, r8
 800043e:	45b8      	cmp	r8, r7
 8000440:	d907      	bls.n	8000452 <__udivmoddi4+0x24a>
 8000442:	19e7      	adds	r7, r4, r7
 8000444:	f100 31ff 	add.w	r1, r0, #4294967295
 8000448:	d22e      	bcs.n	80004a8 <__udivmoddi4+0x2a0>
 800044a:	45b8      	cmp	r8, r7
 800044c:	d92c      	bls.n	80004a8 <__udivmoddi4+0x2a0>
 800044e:	3802      	subs	r0, #2
 8000450:	4427      	add	r7, r4
 8000452:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000456:	eba7 0708 	sub.w	r7, r7, r8
 800045a:	fba0 8902 	umull	r8, r9, r0, r2
 800045e:	454f      	cmp	r7, r9
 8000460:	46c6      	mov	lr, r8
 8000462:	4649      	mov	r1, r9
 8000464:	d31a      	bcc.n	800049c <__udivmoddi4+0x294>
 8000466:	d017      	beq.n	8000498 <__udivmoddi4+0x290>
 8000468:	b15d      	cbz	r5, 8000482 <__udivmoddi4+0x27a>
 800046a:	ebb3 020e 	subs.w	r2, r3, lr
 800046e:	eb67 0701 	sbc.w	r7, r7, r1
 8000472:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000476:	40f2      	lsrs	r2, r6
 8000478:	ea4c 0202 	orr.w	r2, ip, r2
 800047c:	40f7      	lsrs	r7, r6
 800047e:	e9c5 2700 	strd	r2, r7, [r5]
 8000482:	2600      	movs	r6, #0
 8000484:	4631      	mov	r1, r6
 8000486:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800048a:	462e      	mov	r6, r5
 800048c:	4628      	mov	r0, r5
 800048e:	e70b      	b.n	80002a8 <__udivmoddi4+0xa0>
 8000490:	4606      	mov	r6, r0
 8000492:	e6e9      	b.n	8000268 <__udivmoddi4+0x60>
 8000494:	4618      	mov	r0, r3
 8000496:	e6fd      	b.n	8000294 <__udivmoddi4+0x8c>
 8000498:	4543      	cmp	r3, r8
 800049a:	d2e5      	bcs.n	8000468 <__udivmoddi4+0x260>
 800049c:	ebb8 0e02 	subs.w	lr, r8, r2
 80004a0:	eb69 0104 	sbc.w	r1, r9, r4
 80004a4:	3801      	subs	r0, #1
 80004a6:	e7df      	b.n	8000468 <__udivmoddi4+0x260>
 80004a8:	4608      	mov	r0, r1
 80004aa:	e7d2      	b.n	8000452 <__udivmoddi4+0x24a>
 80004ac:	4660      	mov	r0, ip
 80004ae:	e78d      	b.n	80003cc <__udivmoddi4+0x1c4>
 80004b0:	4681      	mov	r9, r0
 80004b2:	e7b9      	b.n	8000428 <__udivmoddi4+0x220>
 80004b4:	4666      	mov	r6, ip
 80004b6:	e775      	b.n	80003a4 <__udivmoddi4+0x19c>
 80004b8:	4630      	mov	r0, r6
 80004ba:	e74a      	b.n	8000352 <__udivmoddi4+0x14a>
 80004bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80004c0:	4439      	add	r1, r7
 80004c2:	e713      	b.n	80002ec <__udivmoddi4+0xe4>
 80004c4:	3802      	subs	r0, #2
 80004c6:	443c      	add	r4, r7
 80004c8:	e724      	b.n	8000314 <__udivmoddi4+0x10c>
 80004ca:	bf00      	nop

080004cc <__aeabi_idiv0>:
 80004cc:	4770      	bx	lr
 80004ce:	bf00      	nop

080004d0 <console_if_open>:
    .App = &console_app,
    .Base.AltCount = 1,
}, *const console_if = &_console_if;

static void console_if_open(void* itf, USBD_CDC_LineCodingType * lc)
{
 80004d0:	b580      	push	{r7, lr}
 80004d2:	b082      	sub	sp, #8
 80004d4:	af00      	add	r7, sp, #0
 80004d6:	6078      	str	r0, [r7, #4]
 80004d8:	6039      	str	r1, [r7, #0]
#if (STDOUT_BUFFER_SIZE > 0)
    console_if_IN.head = console_if_IN.tail = 0;
 80004da:	4b0a      	ldr	r3, [pc, #40]	; (8000504 <console_if_open+0x34>)
 80004dc:	2200      	movs	r2, #0
 80004de:	805a      	strh	r2, [r3, #2]
 80004e0:	4b08      	ldr	r3, [pc, #32]	; (8000504 <console_if_open+0x34>)
 80004e2:	885a      	ldrh	r2, [r3, #2]
 80004e4:	4b07      	ldr	r3, [pc, #28]	; (8000504 <console_if_open+0x34>)
 80004e6:	801a      	strh	r2, [r3, #0]
#endif
#if (STDIN_BUFFER_SIZE > 0)
    console_if_OUT.head = console_if_OUT.tail = 0;
 80004e8:	4b07      	ldr	r3, [pc, #28]	; (8000508 <console_if_open+0x38>)
 80004ea:	2200      	movs	r2, #0
 80004ec:	805a      	strh	r2, [r3, #2]
 80004ee:	4b06      	ldr	r3, [pc, #24]	; (8000508 <console_if_open+0x38>)
 80004f0:	885a      	ldrh	r2, [r3, #2]
 80004f2:	4b05      	ldr	r3, [pc, #20]	; (8000508 <console_if_open+0x38>)
 80004f4:	801a      	strh	r2, [r3, #0]
    console_if_recv();
 80004f6:	f000 f91b 	bl	8000730 <console_if_recv>
#endif
}
 80004fa:	bf00      	nop
 80004fc:	3708      	adds	r7, #8
 80004fe:	46bd      	mov	sp, r7
 8000500:	bd80      	pop	{r7, pc}
 8000502:	bf00      	nop
 8000504:	20000048 	.word	0x20000048
 8000508:	20000850 	.word	0x20000850

0800050c <console_if_in_cmplt>:

#if (STDOUT_BUFFER_SIZE > 0)
static void console_if_in_cmplt(void* itf, uint8_t * pbuf, uint16_t length)
{
 800050c:	b580      	push	{r7, lr}
 800050e:	b084      	sub	sp, #16
 8000510:	af00      	add	r7, sp, #0
 8000512:	60f8      	str	r0, [r7, #12]
 8000514:	60b9      	str	r1, [r7, #8]
 8000516:	4613      	mov	r3, r2
 8000518:	80fb      	strh	r3, [r7, #6]
    if (console_if_IN.tail < console_in_size)
 800051a:	4b0c      	ldr	r3, [pc, #48]	; (800054c <console_if_in_cmplt+0x40>)
 800051c:	885b      	ldrh	r3, [r3, #2]
 800051e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000522:	4293      	cmp	r3, r2
 8000524:	d207      	bcs.n	8000536 <console_if_in_cmplt+0x2a>
        console_if_IN.tail += length;
 8000526:	4b09      	ldr	r3, [pc, #36]	; (800054c <console_if_in_cmplt+0x40>)
 8000528:	885a      	ldrh	r2, [r3, #2]
 800052a:	88fb      	ldrh	r3, [r7, #6]
 800052c:	4413      	add	r3, r2
 800052e:	b29a      	uxth	r2, r3
 8000530:	4b06      	ldr	r3, [pc, #24]	; (800054c <console_if_in_cmplt+0x40>)
 8000532:	805a      	strh	r2, [r3, #2]
 8000534:	e004      	b.n	8000540 <console_if_in_cmplt+0x34>
    else
        console_if_IN.tail = length - 1;
 8000536:	88fb      	ldrh	r3, [r7, #6]
 8000538:	3b01      	subs	r3, #1
 800053a:	b29a      	uxth	r2, r3
 800053c:	4b03      	ldr	r3, [pc, #12]	; (800054c <console_if_in_cmplt+0x40>)
 800053e:	805a      	strh	r2, [r3, #2]
    console_if_send();
 8000540:	f000 f806 	bl	8000550 <console_if_send>
}
 8000544:	bf00      	nop
 8000546:	3710      	adds	r7, #16
 8000548:	46bd      	mov	sp, r7
 800054a:	bd80      	pop	{r7, pc}
 800054c:	20000048 	.word	0x20000048

08000550 <console_if_send>:

static void console_if_send(void)
{
 8000550:	b580      	push	{r7, lr}
 8000552:	b082      	sub	sp, #8
 8000554:	af00      	add	r7, sp, #0
    uint16_t head = console_if_IN.head, tail = console_if_IN.tail;
 8000556:	4b19      	ldr	r3, [pc, #100]	; (80005bc <console_if_send+0x6c>)
 8000558:	881b      	ldrh	r3, [r3, #0]
 800055a:	807b      	strh	r3, [r7, #2]
 800055c:	4b17      	ldr	r3, [pc, #92]	; (80005bc <console_if_send+0x6c>)
 800055e:	885b      	ldrh	r3, [r3, #2]
 8000560:	803b      	strh	r3, [r7, #0]
    uint16_t start = tail + 1, length;
 8000562:	883b      	ldrh	r3, [r7, #0]
 8000564:	3301      	adds	r3, #1
 8000566:	80fb      	strh	r3, [r7, #6]

    if (tail <= head)
 8000568:	883a      	ldrh	r2, [r7, #0]
 800056a:	887b      	ldrh	r3, [r7, #2]
 800056c:	429a      	cmp	r2, r3
 800056e:	d804      	bhi.n	800057a <console_if_send+0x2a>
    {
        length = head - tail;
 8000570:	887a      	ldrh	r2, [r7, #2]
 8000572:	883b      	ldrh	r3, [r7, #0]
 8000574:	1ad3      	subs	r3, r2, r3
 8000576:	80bb      	strh	r3, [r7, #4]
 8000578:	e00f      	b.n	800059a <console_if_send+0x4a>
    }
    else if (tail < console_in_size)
 800057a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800057e:	883b      	ldrh	r3, [r7, #0]
 8000580:	4293      	cmp	r3, r2
 8000582:	d205      	bcs.n	8000590 <console_if_send+0x40>
    {
        length = console_in_size - tail;
 8000584:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000588:	883b      	ldrh	r3, [r7, #0]
 800058a:	1ad3      	subs	r3, r2, r3
 800058c:	80bb      	strh	r3, [r7, #4]
 800058e:	e004      	b.n	800059a <console_if_send+0x4a>
    }
    else
    {
        length = head + 1;
 8000590:	887b      	ldrh	r3, [r7, #2]
 8000592:	3301      	adds	r3, #1
 8000594:	80bb      	strh	r3, [r7, #4]
        start = 0;
 8000596:	2300      	movs	r3, #0
 8000598:	80fb      	strh	r3, [r7, #6]
    }

    if (length > 0)
 800059a:	88bb      	ldrh	r3, [r7, #4]
 800059c:	2b00      	cmp	r3, #0
 800059e:	d008      	beq.n	80005b2 <console_if_send+0x62>
    {
        USBD_CDC_Transmit(console_if,
 80005a0:	4807      	ldr	r0, [pc, #28]	; (80005c0 <console_if_send+0x70>)
                &console_if_IN.buffer[start], length);
 80005a2:	88fb      	ldrh	r3, [r7, #6]
        USBD_CDC_Transmit(console_if,
 80005a4:	4a05      	ldr	r2, [pc, #20]	; (80005bc <console_if_send+0x6c>)
 80005a6:	4413      	add	r3, r2
 80005a8:	3304      	adds	r3, #4
 80005aa:	88ba      	ldrh	r2, [r7, #4]
 80005ac:	4619      	mov	r1, r3
 80005ae:	f007 ff4b 	bl	8008448 <USBD_CDC_Transmit>
    }
}
 80005b2:	bf00      	nop
 80005b4:	3708      	adds	r7, #8
 80005b6:	46bd      	mov	sp, r7
 80005b8:	bd80      	pop	{r7, pc}
 80005ba:	bf00      	nop
 80005bc:	20000048 	.word	0x20000048
 80005c0:	20000000 	.word	0x20000000

080005c4 <_write>:

int _write(int32_t file, uint8_t *ptr, int32_t len)
{
 80005c4:	b580      	push	{r7, lr}
 80005c6:	b088      	sub	sp, #32
 80005c8:	af00      	add	r7, sp, #0
 80005ca:	60f8      	str	r0, [r7, #12]
 80005cc:	60b9      	str	r1, [r7, #8]
 80005ce:	607a      	str	r2, [r7, #4]
    int retval = -1;
 80005d0:	f04f 33ff 	mov.w	r3, #4294967295
 80005d4:	61fb      	str	r3, [r7, #28]
    uint16_t head = console_if_IN.head, tail = console_if_IN.tail;
 80005d6:	4b41      	ldr	r3, [pc, #260]	; (80006dc <_write+0x118>)
 80005d8:	881b      	ldrh	r3, [r3, #0]
 80005da:	82fb      	strh	r3, [r7, #22]
 80005dc:	4b3f      	ldr	r3, [pc, #252]	; (80006dc <_write+0x118>)
 80005de:	885b      	ldrh	r3, [r3, #2]
 80005e0:	82bb      	strh	r3, [r7, #20]

    if (console_if->LineCoding.DataBits == 0)
 80005e2:	4b3f      	ldr	r3, [pc, #252]	; (80006e0 <_write+0x11c>)
 80005e4:	7e9b      	ldrb	r3, [r3, #26]
 80005e6:	2b00      	cmp	r3, #0
 80005e8:	d104      	bne.n	80005f4 <_write+0x30>
    {
        errno = -EIO;
 80005ea:	4b3e      	ldr	r3, [pc, #248]	; (80006e4 <_write+0x120>)
 80005ec:	f06f 0204 	mvn.w	r2, #4
 80005f0:	601a      	str	r2, [r3, #0]
 80005f2:	e06d      	b.n	80006d0 <_write+0x10c>
    }
    else if (((tail > head) ?
            (tail - head - 1) : (console_in_size - (head - tail))) < len)
 80005f4:	8aba      	ldrh	r2, [r7, #20]
 80005f6:	8afb      	ldrh	r3, [r7, #22]
 80005f8:	429a      	cmp	r2, r3
 80005fa:	d904      	bls.n	8000606 <_write+0x42>
 80005fc:	8aba      	ldrh	r2, [r7, #20]
 80005fe:	8afb      	ldrh	r3, [r7, #22]
 8000600:	1ad3      	subs	r3, r2, r3
 8000602:	3b01      	subs	r3, #1
 8000604:	e006      	b.n	8000614 <_write+0x50>
 8000606:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800060a:	4619      	mov	r1, r3
 800060c:	8afa      	ldrh	r2, [r7, #22]
 800060e:	8abb      	ldrh	r3, [r7, #20]
 8000610:	1ad3      	subs	r3, r2, r3
 8000612:	1acb      	subs	r3, r1, r3
    else if (((tail > head) ?
 8000614:	687a      	ldr	r2, [r7, #4]
 8000616:	4293      	cmp	r3, r2
 8000618:	da04      	bge.n	8000624 <_write+0x60>
    {
        errno = -ENOMEM;
 800061a:	4b32      	ldr	r3, [pc, #200]	; (80006e4 <_write+0x120>)
 800061c:	f06f 020b 	mvn.w	r2, #11
 8000620:	601a      	str	r2, [r3, #0]
 8000622:	e055      	b.n	80006d0 <_write+0x10c>
    }
    else
    {
        uint16_t len1, len2 = 0;
 8000624:	2300      	movs	r3, #0
 8000626:	833b      	strh	r3, [r7, #24]

        if (tail > head)
 8000628:	8aba      	ldrh	r2, [r7, #20]
 800062a:	8afb      	ldrh	r3, [r7, #22]
 800062c:	429a      	cmp	r2, r3
 800062e:	d90c      	bls.n	800064a <_write+0x86>
        {
            /* continuous */
            len1 = tail - head - 1;
 8000630:	8aba      	ldrh	r2, [r7, #20]
 8000632:	8afb      	ldrh	r3, [r7, #22]
 8000634:	1ad3      	subs	r3, r2, r3
 8000636:	b29b      	uxth	r3, r3
 8000638:	3b01      	subs	r3, #1
 800063a:	837b      	strh	r3, [r7, #26]
            if (len < len1)
 800063c:	8b7b      	ldrh	r3, [r7, #26]
 800063e:	687a      	ldr	r2, [r7, #4]
 8000640:	429a      	cmp	r2, r3
 8000642:	da1c      	bge.n	800067e <_write+0xba>
                len1 = len;
 8000644:	687b      	ldr	r3, [r7, #4]
 8000646:	837b      	strh	r3, [r7, #26]
 8000648:	e019      	b.n	800067e <_write+0xba>
        }
        else
        {
            /* two chunks */
            len1 = console_in_size - head;
 800064a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800064e:	8afb      	ldrh	r3, [r7, #22]
 8000650:	1ad3      	subs	r3, r2, r3
 8000652:	837b      	strh	r3, [r7, #26]

            if (len <= len1)
 8000654:	8b7b      	ldrh	r3, [r7, #26]
 8000656:	687a      	ldr	r2, [r7, #4]
 8000658:	429a      	cmp	r2, r3
 800065a:	dc02      	bgt.n	8000662 <_write+0x9e>
                len1 = len;
 800065c:	687b      	ldr	r3, [r7, #4]
 800065e:	837b      	strh	r3, [r7, #26]
 8000660:	e00d      	b.n	800067e <_write+0xba>
            else if (len < (len1 + tail))
 8000662:	8b7a      	ldrh	r2, [r7, #26]
 8000664:	8abb      	ldrh	r3, [r7, #20]
 8000666:	4413      	add	r3, r2
 8000668:	687a      	ldr	r2, [r7, #4]
 800066a:	429a      	cmp	r2, r3
 800066c:	da05      	bge.n	800067a <_write+0xb6>
                len2 = len - len1;
 800066e:	687b      	ldr	r3, [r7, #4]
 8000670:	b29a      	uxth	r2, r3
 8000672:	8b7b      	ldrh	r3, [r7, #26]
 8000674:	1ad3      	subs	r3, r2, r3
 8000676:	833b      	strh	r3, [r7, #24]
 8000678:	e001      	b.n	800067e <_write+0xba>
            else
                len2 = tail;
 800067a:	8abb      	ldrh	r3, [r7, #20]
 800067c:	833b      	strh	r3, [r7, #24]
        }

        /* first chunk is copied starting from current head */
        memcpy(&console_if_IN.buffer[head + 1], ptr, len1);
 800067e:	8afb      	ldrh	r3, [r7, #22]
 8000680:	3301      	adds	r3, #1
 8000682:	4a16      	ldr	r2, [pc, #88]	; (80006dc <_write+0x118>)
 8000684:	4413      	add	r3, r2
 8000686:	3304      	adds	r3, #4
 8000688:	8b7a      	ldrh	r2, [r7, #26]
 800068a:	68b9      	ldr	r1, [r7, #8]
 800068c:	4618      	mov	r0, r3
 800068e:	f009 ffa3 	bl	800a5d8 <memcpy>
        console_if_IN.head += len1;
 8000692:	4b12      	ldr	r3, [pc, #72]	; (80006dc <_write+0x118>)
 8000694:	881a      	ldrh	r2, [r3, #0]
 8000696:	8b7b      	ldrh	r3, [r7, #26]
 8000698:	4413      	add	r3, r2
 800069a:	b29a      	uxth	r2, r3
 800069c:	4b0f      	ldr	r3, [pc, #60]	; (80006dc <_write+0x118>)
 800069e:	801a      	strh	r2, [r3, #0]
        ptr += len1;
 80006a0:	8b7b      	ldrh	r3, [r7, #26]
 80006a2:	68ba      	ldr	r2, [r7, #8]
 80006a4:	4413      	add	r3, r2
 80006a6:	60bb      	str	r3, [r7, #8]

        /* the remaining chunk is copied from the buffer start */
        if (len2 > 0)
 80006a8:	8b3b      	ldrh	r3, [r7, #24]
 80006aa:	2b00      	cmp	r3, #0
 80006ac:	d00a      	beq.n	80006c4 <_write+0x100>
        {
            memcpy(&console_if_IN.buffer[0], ptr, len2);
 80006ae:	8b3b      	ldrh	r3, [r7, #24]
 80006b0:	461a      	mov	r2, r3
 80006b2:	68b9      	ldr	r1, [r7, #8]
 80006b4:	480c      	ldr	r0, [pc, #48]	; (80006e8 <_write+0x124>)
 80006b6:	f009 ff8f 	bl	800a5d8 <memcpy>
            console_if_IN.head = len2 - 1;
 80006ba:	8b3b      	ldrh	r3, [r7, #24]
 80006bc:	3b01      	subs	r3, #1
 80006be:	b29a      	uxth	r2, r3
 80006c0:	4b06      	ldr	r3, [pc, #24]	; (80006dc <_write+0x118>)
 80006c2:	801a      	strh	r2, [r3, #0]
        }

        retval = len1 + len2;
 80006c4:	8b7a      	ldrh	r2, [r7, #26]
 80006c6:	8b3b      	ldrh	r3, [r7, #24]
 80006c8:	4413      	add	r3, r2
 80006ca:	61fb      	str	r3, [r7, #28]
        console_if_send();
 80006cc:	f7ff ff40 	bl	8000550 <console_if_send>
    }
    return retval;
 80006d0:	69fb      	ldr	r3, [r7, #28]
}
 80006d2:	4618      	mov	r0, r3
 80006d4:	3720      	adds	r7, #32
 80006d6:	46bd      	mov	sp, r7
 80006d8:	bd80      	pop	{r7, pc}
 80006da:	bf00      	nop
 80006dc:	20000048 	.word	0x20000048
 80006e0:	20000000 	.word	0x20000000
 80006e4:	2000328c 	.word	0x2000328c
 80006e8:	2000004c 	.word	0x2000004c

080006ec <console_if_out_cmplt>:
#endif

#if (STDIN_BUFFER_SIZE > 0)
static void console_if_out_cmplt(void* itf, uint8_t * pbuf, uint16_t length)
{
 80006ec:	b580      	push	{r7, lr}
 80006ee:	b084      	sub	sp, #16
 80006f0:	af00      	add	r7, sp, #0
 80006f2:	60f8      	str	r0, [r7, #12]
 80006f4:	60b9      	str	r1, [r7, #8]
 80006f6:	4613      	mov	r3, r2
 80006f8:	80fb      	strh	r3, [r7, #6]
    if (console_if_OUT.head < console_out_size)
 80006fa:	4b0c      	ldr	r3, [pc, #48]	; (800072c <console_if_out_cmplt+0x40>)
 80006fc:	881b      	ldrh	r3, [r3, #0]
 80006fe:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000702:	4293      	cmp	r3, r2
 8000704:	d207      	bcs.n	8000716 <console_if_out_cmplt+0x2a>
        console_if_OUT.head += length;
 8000706:	4b09      	ldr	r3, [pc, #36]	; (800072c <console_if_out_cmplt+0x40>)
 8000708:	881a      	ldrh	r2, [r3, #0]
 800070a:	88fb      	ldrh	r3, [r7, #6]
 800070c:	4413      	add	r3, r2
 800070e:	b29a      	uxth	r2, r3
 8000710:	4b06      	ldr	r3, [pc, #24]	; (800072c <console_if_out_cmplt+0x40>)
 8000712:	801a      	strh	r2, [r3, #0]
 8000714:	e004      	b.n	8000720 <console_if_out_cmplt+0x34>
    else
        console_if_OUT.head = length - 1;
 8000716:	88fb      	ldrh	r3, [r7, #6]
 8000718:	3b01      	subs	r3, #1
 800071a:	b29a      	uxth	r2, r3
 800071c:	4b03      	ldr	r3, [pc, #12]	; (800072c <console_if_out_cmplt+0x40>)
 800071e:	801a      	strh	r2, [r3, #0]
    console_if_recv();
 8000720:	f000 f806 	bl	8000730 <console_if_recv>
}
 8000724:	bf00      	nop
 8000726:	3710      	adds	r7, #16
 8000728:	46bd      	mov	sp, r7
 800072a:	bd80      	pop	{r7, pc}
 800072c:	20000850 	.word	0x20000850

08000730 <console_if_recv>:

static void console_if_recv(void)
{
 8000730:	b580      	push	{r7, lr}
 8000732:	b082      	sub	sp, #8
 8000734:	af00      	add	r7, sp, #0
    uint16_t tail = console_if_OUT.tail, head = console_if_OUT.head;
 8000736:	4b19      	ldr	r3, [pc, #100]	; (800079c <console_if_recv+0x6c>)
 8000738:	885b      	ldrh	r3, [r3, #2]
 800073a:	807b      	strh	r3, [r7, #2]
 800073c:	4b17      	ldr	r3, [pc, #92]	; (800079c <console_if_recv+0x6c>)
 800073e:	881b      	ldrh	r3, [r3, #0]
 8000740:	803b      	strh	r3, [r7, #0]
    uint16_t start = head + 1, length;
 8000742:	883b      	ldrh	r3, [r7, #0]
 8000744:	3301      	adds	r3, #1
 8000746:	80fb      	strh	r3, [r7, #6]

    if (tail > head)
 8000748:	887a      	ldrh	r2, [r7, #2]
 800074a:	883b      	ldrh	r3, [r7, #0]
 800074c:	429a      	cmp	r2, r3
 800074e:	d906      	bls.n	800075e <console_if_recv+0x2e>
    {
        length = tail - head - 1;
 8000750:	887a      	ldrh	r2, [r7, #2]
 8000752:	883b      	ldrh	r3, [r7, #0]
 8000754:	1ad3      	subs	r3, r2, r3
 8000756:	b29b      	uxth	r3, r3
 8000758:	3b01      	subs	r3, #1
 800075a:	80bb      	strh	r3, [r7, #4]
 800075c:	e00e      	b.n	800077c <console_if_recv+0x4c>
    }
    else if (head < console_out_size)
 800075e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000762:	883b      	ldrh	r3, [r7, #0]
 8000764:	4293      	cmp	r3, r2
 8000766:	d205      	bcs.n	8000774 <console_if_recv+0x44>
    {
        length = console_out_size - head;
 8000768:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800076c:	883b      	ldrh	r3, [r7, #0]
 800076e:	1ad3      	subs	r3, r2, r3
 8000770:	80bb      	strh	r3, [r7, #4]
 8000772:	e003      	b.n	800077c <console_if_recv+0x4c>
    }
    else
    {
        length = tail;
 8000774:	887b      	ldrh	r3, [r7, #2]
 8000776:	80bb      	strh	r3, [r7, #4]
        start = 0;
 8000778:	2300      	movs	r3, #0
 800077a:	80fb      	strh	r3, [r7, #6]
    }

    if (length > 0)
 800077c:	88bb      	ldrh	r3, [r7, #4]
 800077e:	2b00      	cmp	r3, #0
 8000780:	d008      	beq.n	8000794 <console_if_recv+0x64>
    {
        USBD_CDC_Receive(console_if,
 8000782:	4807      	ldr	r0, [pc, #28]	; (80007a0 <console_if_recv+0x70>)
                &console_if_OUT.buffer[start], length);
 8000784:	88fb      	ldrh	r3, [r7, #6]
        USBD_CDC_Receive(console_if,
 8000786:	4a05      	ldr	r2, [pc, #20]	; (800079c <console_if_recv+0x6c>)
 8000788:	4413      	add	r3, r2
 800078a:	3304      	adds	r3, #4
 800078c:	88ba      	ldrh	r2, [r7, #4]
 800078e:	4619      	mov	r1, r3
 8000790:	f007 fe6e 	bl	8008470 <USBD_CDC_Receive>
    }
}
 8000794:	bf00      	nop
 8000796:	3708      	adds	r7, #8
 8000798:	46bd      	mov	sp, r7
 800079a:	bd80      	pop	{r7, pc}
 800079c:	20000850 	.word	0x20000850
 80007a0:	20000000 	.word	0x20000000

080007a4 <_read>:

int _read(int32_t file, uint8_t *ptr, int32_t len)
{
 80007a4:	b580      	push	{r7, lr}
 80007a6:	b088      	sub	sp, #32
 80007a8:	af00      	add	r7, sp, #0
 80007aa:	60f8      	str	r0, [r7, #12]
 80007ac:	60b9      	str	r1, [r7, #8]
 80007ae:	607a      	str	r2, [r7, #4]
    int retval = -1;
 80007b0:	f04f 33ff 	mov.w	r3, #4294967295
 80007b4:	61fb      	str	r3, [r7, #28]
    uint16_t tail = console_if_OUT.tail, head = console_if_OUT.head;
 80007b6:	4b36      	ldr	r3, [pc, #216]	; (8000890 <_read+0xec>)
 80007b8:	885b      	ldrh	r3, [r3, #2]
 80007ba:	82fb      	strh	r3, [r7, #22]
 80007bc:	4b34      	ldr	r3, [pc, #208]	; (8000890 <_read+0xec>)
 80007be:	881b      	ldrh	r3, [r3, #0]
 80007c0:	82bb      	strh	r3, [r7, #20]

    if (console_if->LineCoding.DataBits == 0)
 80007c2:	4b34      	ldr	r3, [pc, #208]	; (8000894 <_read+0xf0>)
 80007c4:	7e9b      	ldrb	r3, [r3, #26]
 80007c6:	2b00      	cmp	r3, #0
 80007c8:	d104      	bne.n	80007d4 <_read+0x30>
    {
        errno = -EIO;
 80007ca:	4b33      	ldr	r3, [pc, #204]	; (8000898 <_read+0xf4>)
 80007cc:	f06f 0204 	mvn.w	r2, #4
 80007d0:	601a      	str	r2, [r3, #0]
 80007d2:	e057      	b.n	8000884 <_read+0xe0>
    }
    else
    {
        uint16_t len1, len2 = 0;
 80007d4:	2300      	movs	r3, #0
 80007d6:	833b      	strh	r3, [r7, #24]

        if (tail <= head)
 80007d8:	8afa      	ldrh	r2, [r7, #22]
 80007da:	8abb      	ldrh	r3, [r7, #20]
 80007dc:	429a      	cmp	r2, r3
 80007de:	d80a      	bhi.n	80007f6 <_read+0x52>
        {
            /* continuous */
            len1 = head - tail;
 80007e0:	8aba      	ldrh	r2, [r7, #20]
 80007e2:	8afb      	ldrh	r3, [r7, #22]
 80007e4:	1ad3      	subs	r3, r2, r3
 80007e6:	837b      	strh	r3, [r7, #26]
            if (len < len1)
 80007e8:	8b7b      	ldrh	r3, [r7, #26]
 80007ea:	687a      	ldr	r2, [r7, #4]
 80007ec:	429a      	cmp	r2, r3
 80007ee:	da1d      	bge.n	800082c <_read+0x88>
                len1 = len;
 80007f0:	687b      	ldr	r3, [r7, #4]
 80007f2:	837b      	strh	r3, [r7, #26]
 80007f4:	e01a      	b.n	800082c <_read+0x88>
        }
        else
        {
            /* two chunks */
            len1 = console_out_size - tail;
 80007f6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80007fa:	8afb      	ldrh	r3, [r7, #22]
 80007fc:	1ad3      	subs	r3, r2, r3
 80007fe:	837b      	strh	r3, [r7, #26]

            if (len <= len1)
 8000800:	8b7b      	ldrh	r3, [r7, #26]
 8000802:	687a      	ldr	r2, [r7, #4]
 8000804:	429a      	cmp	r2, r3
 8000806:	dc02      	bgt.n	800080e <_read+0x6a>
                len1 = len;
 8000808:	687b      	ldr	r3, [r7, #4]
 800080a:	837b      	strh	r3, [r7, #26]
 800080c:	e00e      	b.n	800082c <_read+0x88>
            else if (len < (len1 + head + 1))
 800080e:	8b7a      	ldrh	r2, [r7, #26]
 8000810:	8abb      	ldrh	r3, [r7, #20]
 8000812:	4413      	add	r3, r2
 8000814:	687a      	ldr	r2, [r7, #4]
 8000816:	429a      	cmp	r2, r3
 8000818:	dc05      	bgt.n	8000826 <_read+0x82>
                len2 = len - len1;
 800081a:	687b      	ldr	r3, [r7, #4]
 800081c:	b29a      	uxth	r2, r3
 800081e:	8b7b      	ldrh	r3, [r7, #26]
 8000820:	1ad3      	subs	r3, r2, r3
 8000822:	833b      	strh	r3, [r7, #24]
 8000824:	e002      	b.n	800082c <_read+0x88>
            else
                len2 = head + 1;
 8000826:	8abb      	ldrh	r3, [r7, #20]
 8000828:	3301      	adds	r3, #1
 800082a:	833b      	strh	r3, [r7, #24]
        }

        /* first chunk is copied starting from current tail */
        memcpy(ptr, &console_if_OUT.buffer[tail + 1], len1);
 800082c:	8afb      	ldrh	r3, [r7, #22]
 800082e:	3301      	adds	r3, #1
 8000830:	4a17      	ldr	r2, [pc, #92]	; (8000890 <_read+0xec>)
 8000832:	4413      	add	r3, r2
 8000834:	3304      	adds	r3, #4
 8000836:	8b7a      	ldrh	r2, [r7, #26]
 8000838:	4619      	mov	r1, r3
 800083a:	68b8      	ldr	r0, [r7, #8]
 800083c:	f009 fecc 	bl	800a5d8 <memcpy>
        console_if_OUT.tail += len1;
 8000840:	4b13      	ldr	r3, [pc, #76]	; (8000890 <_read+0xec>)
 8000842:	885a      	ldrh	r2, [r3, #2]
 8000844:	8b7b      	ldrh	r3, [r7, #26]
 8000846:	4413      	add	r3, r2
 8000848:	b29a      	uxth	r2, r3
 800084a:	4b11      	ldr	r3, [pc, #68]	; (8000890 <_read+0xec>)
 800084c:	805a      	strh	r2, [r3, #2]
        ptr += len1;
 800084e:	8b7b      	ldrh	r3, [r7, #26]
 8000850:	68ba      	ldr	r2, [r7, #8]
 8000852:	4413      	add	r3, r2
 8000854:	60bb      	str	r3, [r7, #8]

        /* the remaining chunk is copied from the buffer start */
        if (len2 > 0)
 8000856:	8b3b      	ldrh	r3, [r7, #24]
 8000858:	2b00      	cmp	r3, #0
 800085a:	d00a      	beq.n	8000872 <_read+0xce>
        {
            memcpy(ptr, &console_if_OUT.buffer[0], len2);
 800085c:	8b3b      	ldrh	r3, [r7, #24]
 800085e:	461a      	mov	r2, r3
 8000860:	490e      	ldr	r1, [pc, #56]	; (800089c <_read+0xf8>)
 8000862:	68b8      	ldr	r0, [r7, #8]
 8000864:	f009 feb8 	bl	800a5d8 <memcpy>
            console_if_OUT.tail = len2 - 1;
 8000868:	8b3b      	ldrh	r3, [r7, #24]
 800086a:	3b01      	subs	r3, #1
 800086c:	b29a      	uxth	r2, r3
 800086e:	4b08      	ldr	r3, [pc, #32]	; (8000890 <_read+0xec>)
 8000870:	805a      	strh	r2, [r3, #2]
        }

        retval = len1 + len2;
 8000872:	8b7a      	ldrh	r2, [r7, #26]
 8000874:	8b3b      	ldrh	r3, [r7, #24]
 8000876:	4413      	add	r3, r2
 8000878:	61fb      	str	r3, [r7, #28]
        if (retval > 0)
 800087a:	69fb      	ldr	r3, [r7, #28]
 800087c:	2b00      	cmp	r3, #0
 800087e:	dd01      	ble.n	8000884 <_read+0xe0>
            console_if_recv();
 8000880:	f7ff ff56 	bl	8000730 <console_if_recv>
    }
    return retval;
 8000884:	69fb      	ldr	r3, [r7, #28]
}
 8000886:	4618      	mov	r0, r3
 8000888:	3720      	adds	r7, #32
 800088a:	46bd      	mov	sp, r7
 800088c:	bd80      	pop	{r7, pc}
 800088e:	bf00      	nop
 8000890:	20000850 	.word	0x20000850
 8000894:	20000000 	.word	0x20000000
 8000898:	2000328c 	.word	0x2000328c
 800089c:	20000854 	.word	0x20000854

080008a0 <HAL_USB_OTG_FS_MspInit>:

#include <xpd_usb.h>
#include <usb_device.h>

void HAL_USB_OTG_FS_MspInit(void* handle)
{
 80008a0:	b580      	push	{r7, lr}
 80008a2:	b088      	sub	sp, #32
 80008a4:	af00      	add	r7, sp, #0
 80008a6:	6078      	str	r0, [r7, #4]
    GPIO_InitTypeDef GPIO_InitStruct;

    GPIO_InitStruct.Pin = GPIO_PIN_11 | GPIO_PIN_12;
 80008a8:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80008ac:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008ae:	2302      	movs	r3, #2
 80008b0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008b2:	2300      	movs	r3, #0
 80008b4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008b6:	2303      	movs	r3, #3
 80008b8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80008ba:	230a      	movs	r3, #10
 80008bc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008be:	f107 030c 	add.w	r3, r7, #12
 80008c2:	4619      	mov	r1, r3
 80008c4:	4807      	ldr	r0, [pc, #28]	; (80008e4 <HAL_USB_OTG_FS_MspInit+0x44>)
 80008c6:	f004 fe4f 	bl	8005568 <HAL_GPIO_Init>

    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 80008ca:	2200      	movs	r2, #0
 80008cc:	2100      	movs	r1, #0
 80008ce:	2043      	movs	r0, #67	; 0x43
 80008d0:	f003 ff8b 	bl	80047ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 80008d4:	2043      	movs	r0, #67	; 0x43
 80008d6:	f003 ffa4 	bl	8004822 <HAL_NVIC_EnableIRQ>
}
 80008da:	bf00      	nop
 80008dc:	3720      	adds	r7, #32
 80008de:	46bd      	mov	sp, r7
 80008e0:	bd80      	pop	{r7, pc}
 80008e2:	bf00      	nop
 80008e4:	40020000 	.word	0x40020000

080008e8 <HAL_USB_OTG_FS_MspDeInit>:

void HAL_USB_OTG_FS_MspDeInit(void* handle)
{
 80008e8:	b580      	push	{r7, lr}
 80008ea:	b082      	sub	sp, #8
 80008ec:	af00      	add	r7, sp, #0
 80008ee:	6078      	str	r0, [r7, #4]
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_11 | GPIO_PIN_12);
 80008f0:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 80008f4:	4804      	ldr	r0, [pc, #16]	; (8000908 <HAL_USB_OTG_FS_MspDeInit+0x20>)
 80008f6:	f004 ffbb 	bl	8005870 <HAL_GPIO_DeInit>

    HAL_NVIC_DisableIRQ(OTG_FS_IRQn);
 80008fa:	2043      	movs	r0, #67	; 0x43
 80008fc:	f003 ff9f 	bl	800483e <HAL_NVIC_DisableIRQ>
}
 8000900:	bf00      	nop
 8000902:	3708      	adds	r7, #8
 8000904:	46bd      	mov	sp, r7
 8000906:	bd80      	pop	{r7, pc}
 8000908:	40020000 	.word	0x40020000

0800090c <HAL_USBD_Setup>:

void HAL_USBD_Setup(void)
{
 800090c:	b480      	push	{r7}
 800090e:	af00      	add	r7, sp, #0
    USB_INST2HANDLE(UsbDevice, USB_OTG_FS);
 8000910:	4b08      	ldr	r3, [pc, #32]	; (8000934 <HAL_USBD_Setup+0x28>)
 8000912:	681b      	ldr	r3, [r3, #0]
 8000914:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000918:	60da      	str	r2, [r3, #12]
    UsbDevice->Callbacks.DepInit = HAL_USB_OTG_FS_MspInit;
 800091a:	4b06      	ldr	r3, [pc, #24]	; (8000934 <HAL_USBD_Setup+0x28>)
 800091c:	681b      	ldr	r3, [r3, #0]
 800091e:	4a06      	ldr	r2, [pc, #24]	; (8000938 <HAL_USBD_Setup+0x2c>)
 8000920:	611a      	str	r2, [r3, #16]
    UsbDevice->Callbacks.DepDeinit = HAL_USB_OTG_FS_MspDeInit;
 8000922:	4b04      	ldr	r3, [pc, #16]	; (8000934 <HAL_USBD_Setup+0x28>)
 8000924:	681b      	ldr	r3, [r3, #0]
 8000926:	4a05      	ldr	r2, [pc, #20]	; (800093c <HAL_USBD_Setup+0x30>)
 8000928:	615a      	str	r2, [r3, #20]
}
 800092a:	bf00      	nop
 800092c:	46bd      	mov	sp, r7
 800092e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000932:	4770      	bx	lr
 8000934:	0800a6fc 	.word	0x0800a6fc
 8000938:	080008a1 	.word	0x080008a1
 800093c:	080008e9 	.word	0x080008e9

08000940 <OTG_FS_IRQHandler>:

void OTG_FS_IRQHandler(void);

void OTG_FS_IRQHandler(void)
{
 8000940:	b580      	push	{r7, lr}
 8000942:	af00      	add	r7, sp, #0
	USB_vIRQHandler(UsbDevice);
 8000944:	4b03      	ldr	r3, [pc, #12]	; (8000954 <OTG_FS_IRQHandler+0x14>)
 8000946:	681b      	ldr	r3, [r3, #0]
 8000948:	4618      	mov	r0, r3
 800094a:	f009 fc5b 	bl	800a204 <USB_vDevIRQHandler>
}
 800094e:	bf00      	nop
 8000950:	bd80      	pop	{r7, pc}
 8000952:	bf00      	nop
 8000954:	0800a6fc 	.word	0x0800a6fc

08000958 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000958:	b5b0      	push	{r4, r5, r7, lr}
 800095a:	b0c8      	sub	sp, #288	; 0x120
 800095c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800095e:	f003 f887 	bl	8003a70 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000962:	f000 fb37 	bl	8000fd4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000966:	f000 fe6f 	bl	8001648 <MX_GPIO_Init>
  MX_SPI1_Init();
 800096a:	f000 fc17 	bl	800119c <MX_SPI1_Init>
  MX_TIM1_Init();
 800096e:	f000 fc4d 	bl	800120c <MX_TIM1_Init>
  MX_TIM2_Init();
 8000972:	f000 fd37 	bl	80013e4 <MX_TIM2_Init>
  MX_TIM3_Init();
 8000976:	f000 fd83 	bl	8001480 <MX_TIM3_Init>
  MX_DMA_Init();
 800097a:	f000 fe45 	bl	8001608 <MX_DMA_Init>
  MX_ADC1_Init();
 800097e:	f000 fb91 	bl	80010a4 <MX_ADC1_Init>
  MX_TIM4_Init();
 8000982:	f000 fdf3 	bl	800156c <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */

  //Initialize USB
  HAL_USBD_Setup();
 8000986:	f7ff ffc1 	bl	800090c <HAL_USBD_Setup>
  UsbDevice_Init();
 800098a:	f001 f9df 	bl	8001d4c <UsbDevice_Init>

  //Start Timers 2 & 4
  HAL_TIM_Base_Start(&htim2);
 800098e:	48ba      	ldr	r0, [pc, #744]	; (8000c78 <main+0x320>)
 8000990:	f006 f8b0 	bl	8006af4 <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start(&htim4);
 8000994:	48b9      	ldr	r0, [pc, #740]	; (8000c7c <main+0x324>)
 8000996:	f006 f8ad 	bl	8006af4 <HAL_TIM_Base_Start>

  //Start PWM Timer 3 channel 3
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 800099a:	2108      	movs	r1, #8
 800099c:	48b8      	ldr	r0, [pc, #736]	; (8000c80 <main+0x328>)
 800099e:	f006 fab5 	bl	8006f0c <HAL_TIM_PWM_Start>

  //Start OC Timer 1 channels 1 through 4
  HAL_TIM_OC_Start_IT(&htim1, TIM_CHANNEL_1);
 80009a2:	2100      	movs	r1, #0
 80009a4:	48b7      	ldr	r0, [pc, #732]	; (8000c84 <main+0x32c>)
 80009a6:	f006 f959 	bl	8006c5c <HAL_TIM_OC_Start_IT>
  HAL_TIM_OC_Start_IT(&htim1, TIM_CHANNEL_2);
 80009aa:	2104      	movs	r1, #4
 80009ac:	48b5      	ldr	r0, [pc, #724]	; (8000c84 <main+0x32c>)
 80009ae:	f006 f955 	bl	8006c5c <HAL_TIM_OC_Start_IT>
  HAL_TIM_OC_Start_IT(&htim1, TIM_CHANNEL_3);
 80009b2:	2108      	movs	r1, #8
 80009b4:	48b3      	ldr	r0, [pc, #716]	; (8000c84 <main+0x32c>)
 80009b6:	f006 f951 	bl	8006c5c <HAL_TIM_OC_Start_IT>
  HAL_TIM_OC_Start_IT(&htim1, TIM_CHANNEL_4);
 80009ba:	210c      	movs	r1, #12
 80009bc:	48b1      	ldr	r0, [pc, #708]	; (8000c84 <main+0x32c>)
 80009be:	f006 f94d 	bl	8006c5c <HAL_TIM_OC_Start_IT>

  //Initialize Joysticks
  joysticks[0] = Joystick_Init(&adc_buffer[0], &adc_buffer[1]);
 80009c2:	4cb1      	ldr	r4, [pc, #708]	; (8000c88 <main+0x330>)
 80009c4:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 80009c8:	4ab0      	ldr	r2, [pc, #704]	; (8000c8c <main+0x334>)
 80009ca:	49b1      	ldr	r1, [pc, #708]	; (8000c90 <main+0x338>)
 80009cc:	4618      	mov	r0, r3
 80009ce:	f002 faaf 	bl	8002f30 <Joystick_Init>
 80009d2:	4625      	mov	r5, r4
 80009d4:	f107 04d0 	add.w	r4, r7, #208	; 0xd0
 80009d8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80009da:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80009dc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80009de:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80009e0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80009e2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80009e4:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80009e8:	e885 0007 	stmia.w	r5, {r0, r1, r2}
  joysticks[1] = Joystick_Init(&adc_buffer[2], &adc_buffer[3]);
 80009ec:	4ca6      	ldr	r4, [pc, #664]	; (8000c88 <main+0x330>)
 80009ee:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 80009f2:	4aa8      	ldr	r2, [pc, #672]	; (8000c94 <main+0x33c>)
 80009f4:	49a8      	ldr	r1, [pc, #672]	; (8000c98 <main+0x340>)
 80009f6:	4618      	mov	r0, r3
 80009f8:	f002 fa9a 	bl	8002f30 <Joystick_Init>
 80009fc:	343c      	adds	r4, #60	; 0x3c
 80009fe:	f107 05d0 	add.w	r5, r7, #208	; 0xd0
 8000a02:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000a04:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000a06:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000a08:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000a0a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000a0c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000a0e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000a12:	e884 0007 	stmia.w	r4, {r0, r1, r2}

  //Initialize RotaryEncoder
  rotary_encoder = RotaryEncoder_Init(&htim2, ENCODER_A_GPIO_Port, ENCODER_A_Pin, ENCODER_B_GPIO_Port, ENCODER_B_Pin);
 8000a16:	4ca1      	ldr	r4, [pc, #644]	; (8000c9c <main+0x344>)
 8000a18:	f107 00d0 	add.w	r0, r7, #208	; 0xd0
 8000a1c:	2308      	movs	r3, #8
 8000a1e:	9301      	str	r3, [sp, #4]
 8000a20:	4b9f      	ldr	r3, [pc, #636]	; (8000ca0 <main+0x348>)
 8000a22:	9300      	str	r3, [sp, #0]
 8000a24:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000a28:	4a9e      	ldr	r2, [pc, #632]	; (8000ca4 <main+0x34c>)
 8000a2a:	4993      	ldr	r1, [pc, #588]	; (8000c78 <main+0x320>)
 8000a2c:	f002 fe3c 	bl	80036a8 <RotaryEncoder_Init>
 8000a30:	4625      	mov	r5, r4
 8000a32:	f107 04d0 	add.w	r4, r7, #208	; 0xd0
 8000a36:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000a38:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000a3a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000a3c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000a3e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000a40:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000a42:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000a46:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}

  //Initialize ButtonSwitches
  buttons[0] = ButtonSwitch_Init(&htim2, SW_A_GPIO_Port, SW_A_Pin, GPIO_PIN_RESET);
 8000a4a:	4c97      	ldr	r4, [pc, #604]	; (8000ca8 <main+0x350>)
 8000a4c:	f107 00d0 	add.w	r0, r7, #208	; 0xd0
 8000a50:	2300      	movs	r3, #0
 8000a52:	9300      	str	r3, [sp, #0]
 8000a54:	2320      	movs	r3, #32
 8000a56:	4a92      	ldr	r2, [pc, #584]	; (8000ca0 <main+0x348>)
 8000a58:	4987      	ldr	r1, [pc, #540]	; (8000c78 <main+0x320>)
 8000a5a:	f001 f9d7 	bl	8001e0c <ButtonSwitch_Init>
 8000a5e:	4625      	mov	r5, r4
 8000a60:	f107 04d0 	add.w	r4, r7, #208	; 0xd0
 8000a64:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000a66:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000a68:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000a6a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000a6c:	e894 0003 	ldmia.w	r4, {r0, r1}
 8000a70:	e885 0003 	stmia.w	r5, {r0, r1}
  buttons[1] = ButtonSwitch_Init(&htim2, SW_B_GPIO_Port, SW_B_Pin, GPIO_PIN_RESET);
 8000a74:	4c8c      	ldr	r4, [pc, #560]	; (8000ca8 <main+0x350>)
 8000a76:	f107 00d0 	add.w	r0, r7, #208	; 0xd0
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	9300      	str	r3, [sp, #0]
 8000a7e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000a82:	4a8a      	ldr	r2, [pc, #552]	; (8000cac <main+0x354>)
 8000a84:	497c      	ldr	r1, [pc, #496]	; (8000c78 <main+0x320>)
 8000a86:	f001 f9c1 	bl	8001e0c <ButtonSwitch_Init>
 8000a8a:	3428      	adds	r4, #40	; 0x28
 8000a8c:	f107 05d0 	add.w	r5, r7, #208	; 0xd0
 8000a90:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000a92:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000a94:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000a96:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000a98:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000a9c:	e884 0003 	stmia.w	r4, {r0, r1}
  buttons[2] = ButtonSwitch_Init(&htim2, SW_X_GPIO_Port, SW_X_Pin, GPIO_PIN_RESET);
 8000aa0:	4c81      	ldr	r4, [pc, #516]	; (8000ca8 <main+0x350>)
 8000aa2:	f107 00d0 	add.w	r0, r7, #208	; 0xd0
 8000aa6:	2300      	movs	r3, #0
 8000aa8:	9300      	str	r3, [sp, #0]
 8000aaa:	2310      	movs	r3, #16
 8000aac:	4a7c      	ldr	r2, [pc, #496]	; (8000ca0 <main+0x348>)
 8000aae:	4972      	ldr	r1, [pc, #456]	; (8000c78 <main+0x320>)
 8000ab0:	f001 f9ac 	bl	8001e0c <ButtonSwitch_Init>
 8000ab4:	3450      	adds	r4, #80	; 0x50
 8000ab6:	f107 05d0 	add.w	r5, r7, #208	; 0xd0
 8000aba:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000abc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000abe:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000ac0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000ac2:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000ac6:	e884 0003 	stmia.w	r4, {r0, r1}
  buttons[3] = ButtonSwitch_Init(&htim2, SW_Y_GPIO_Port, SW_Y_Pin, GPIO_PIN_RESET);
 8000aca:	4c77      	ldr	r4, [pc, #476]	; (8000ca8 <main+0x350>)
 8000acc:	f107 00d0 	add.w	r0, r7, #208	; 0xd0
 8000ad0:	2300      	movs	r3, #0
 8000ad2:	9300      	str	r3, [sp, #0]
 8000ad4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000ad8:	4a74      	ldr	r2, [pc, #464]	; (8000cac <main+0x354>)
 8000ada:	4967      	ldr	r1, [pc, #412]	; (8000c78 <main+0x320>)
 8000adc:	f001 f996 	bl	8001e0c <ButtonSwitch_Init>
 8000ae0:	3478      	adds	r4, #120	; 0x78
 8000ae2:	f107 05d0 	add.w	r5, r7, #208	; 0xd0
 8000ae6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000ae8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000aea:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000aec:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000aee:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000af2:	e884 0003 	stmia.w	r4, {r0, r1}
  buttons[4] = ButtonSwitch_Init(&htim2, SW_LB_GPIO_Port, SW_LB_Pin, GPIO_PIN_RESET);
 8000af6:	4c6c      	ldr	r4, [pc, #432]	; (8000ca8 <main+0x350>)
 8000af8:	f107 00d0 	add.w	r0, r7, #208	; 0xd0
 8000afc:	2300      	movs	r3, #0
 8000afe:	9300      	str	r3, [sp, #0]
 8000b00:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000b04:	4a67      	ldr	r2, [pc, #412]	; (8000ca4 <main+0x34c>)
 8000b06:	495c      	ldr	r1, [pc, #368]	; (8000c78 <main+0x320>)
 8000b08:	f001 f980 	bl	8001e0c <ButtonSwitch_Init>
 8000b0c:	34a0      	adds	r4, #160	; 0xa0
 8000b0e:	f107 05d0 	add.w	r5, r7, #208	; 0xd0
 8000b12:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000b14:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000b16:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000b18:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000b1a:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000b1e:	e884 0003 	stmia.w	r4, {r0, r1}
  buttons[5] = ButtonSwitch_Init(&htim2, SW_RB_GPIO_Port, SW_RB_Pin, GPIO_PIN_RESET);
 8000b22:	4c61      	ldr	r4, [pc, #388]	; (8000ca8 <main+0x350>)
 8000b24:	f107 00d0 	add.w	r0, r7, #208	; 0xd0
 8000b28:	2300      	movs	r3, #0
 8000b2a:	9300      	str	r3, [sp, #0]
 8000b2c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000b30:	4a5b      	ldr	r2, [pc, #364]	; (8000ca0 <main+0x348>)
 8000b32:	4951      	ldr	r1, [pc, #324]	; (8000c78 <main+0x320>)
 8000b34:	f001 f96a 	bl	8001e0c <ButtonSwitch_Init>
 8000b38:	34c8      	adds	r4, #200	; 0xc8
 8000b3a:	f107 05d0 	add.w	r5, r7, #208	; 0xd0
 8000b3e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000b40:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000b42:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000b44:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000b46:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000b4a:	e884 0003 	stmia.w	r4, {r0, r1}
  buttons[6] = ButtonSwitch_Init(&htim2, SW_LTH_GPIO_Port, SW_LTH_Pin, GPIO_PIN_RESET);
 8000b4e:	4c56      	ldr	r4, [pc, #344]	; (8000ca8 <main+0x350>)
 8000b50:	f107 00d0 	add.w	r0, r7, #208	; 0xd0
 8000b54:	2300      	movs	r3, #0
 8000b56:	9300      	str	r3, [sp, #0]
 8000b58:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000b5c:	4a50      	ldr	r2, [pc, #320]	; (8000ca0 <main+0x348>)
 8000b5e:	4946      	ldr	r1, [pc, #280]	; (8000c78 <main+0x320>)
 8000b60:	f001 f954 	bl	8001e0c <ButtonSwitch_Init>
 8000b64:	34f0      	adds	r4, #240	; 0xf0
 8000b66:	f107 05d0 	add.w	r5, r7, #208	; 0xd0
 8000b6a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000b6c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000b6e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000b70:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000b72:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000b76:	e884 0003 	stmia.w	r4, {r0, r1}
  buttons[7] = ButtonSwitch_Init(&htim2, SW_RTH_GPIO_Port, SW_RTH_Pin, GPIO_PIN_RESET);
 8000b7a:	4c4b      	ldr	r4, [pc, #300]	; (8000ca8 <main+0x350>)
 8000b7c:	f107 00d0 	add.w	r0, r7, #208	; 0xd0
 8000b80:	2300      	movs	r3, #0
 8000b82:	9300      	str	r3, [sp, #0]
 8000b84:	2310      	movs	r3, #16
 8000b86:	4a47      	ldr	r2, [pc, #284]	; (8000ca4 <main+0x34c>)
 8000b88:	493b      	ldr	r1, [pc, #236]	; (8000c78 <main+0x320>)
 8000b8a:	f001 f93f 	bl	8001e0c <ButtonSwitch_Init>
 8000b8e:	f504 748c 	add.w	r4, r4, #280	; 0x118
 8000b92:	f107 05d0 	add.w	r5, r7, #208	; 0xd0
 8000b96:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000b98:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000b9a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000b9c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000b9e:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000ba2:	e884 0003 	stmia.w	r4, {r0, r1}
  buttons[8] = ButtonSwitch_Init(&htim2, SW_LEFT_GPIO_Port, SW_LEFT_Pin, GPIO_PIN_RESET);
 8000ba6:	4c40      	ldr	r4, [pc, #256]	; (8000ca8 <main+0x350>)
 8000ba8:	f107 00d0 	add.w	r0, r7, #208	; 0xd0
 8000bac:	2300      	movs	r3, #0
 8000bae:	9300      	str	r3, [sp, #0]
 8000bb0:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000bb4:	4a3b      	ldr	r2, [pc, #236]	; (8000ca4 <main+0x34c>)
 8000bb6:	4930      	ldr	r1, [pc, #192]	; (8000c78 <main+0x320>)
 8000bb8:	f001 f928 	bl	8001e0c <ButtonSwitch_Init>
 8000bbc:	f504 74a0 	add.w	r4, r4, #320	; 0x140
 8000bc0:	f107 05d0 	add.w	r5, r7, #208	; 0xd0
 8000bc4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000bc6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000bc8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000bca:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000bcc:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000bd0:	e884 0003 	stmia.w	r4, {r0, r1}
  buttons[9] = ButtonSwitch_Init(&htim2, SW_RIGHT_GPIO_Port, SW_RIGHT_Pin, GPIO_PIN_RESET);
 8000bd4:	4c34      	ldr	r4, [pc, #208]	; (8000ca8 <main+0x350>)
 8000bd6:	f107 00d0 	add.w	r0, r7, #208	; 0xd0
 8000bda:	2300      	movs	r3, #0
 8000bdc:	9300      	str	r3, [sp, #0]
 8000bde:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000be2:	4a2f      	ldr	r2, [pc, #188]	; (8000ca0 <main+0x348>)
 8000be4:	4924      	ldr	r1, [pc, #144]	; (8000c78 <main+0x320>)
 8000be6:	f001 f911 	bl	8001e0c <ButtonSwitch_Init>
 8000bea:	f504 74b4 	add.w	r4, r4, #360	; 0x168
 8000bee:	f107 05d0 	add.w	r5, r7, #208	; 0xd0
 8000bf2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000bf4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000bf6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000bf8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000bfa:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000bfe:	e884 0003 	stmia.w	r4, {r0, r1}
  buttons[10] = ButtonSwitch_Init(&htim2, SW_START_GPIO_Port, SW_START_Pin, GPIO_PIN_RESET);
 8000c02:	4c29      	ldr	r4, [pc, #164]	; (8000ca8 <main+0x350>)
 8000c04:	f107 00d0 	add.w	r0, r7, #208	; 0xd0
 8000c08:	2300      	movs	r3, #0
 8000c0a:	9300      	str	r3, [sp, #0]
 8000c0c:	2304      	movs	r3, #4
 8000c0e:	4a24      	ldr	r2, [pc, #144]	; (8000ca0 <main+0x348>)
 8000c10:	4919      	ldr	r1, [pc, #100]	; (8000c78 <main+0x320>)
 8000c12:	f001 f8fb 	bl	8001e0c <ButtonSwitch_Init>
 8000c16:	f504 74c8 	add.w	r4, r4, #400	; 0x190
 8000c1a:	f107 05d0 	add.w	r5, r7, #208	; 0xd0
 8000c1e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c20:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c22:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c24:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c26:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000c2a:	e884 0003 	stmia.w	r4, {r0, r1}
  buttons[11] = ButtonSwitch_Init(&htim2, SW_BACK_GPIO_Port, SW_BACK_Pin, GPIO_PIN_RESET);
 8000c2e:	4c1e      	ldr	r4, [pc, #120]	; (8000ca8 <main+0x350>)
 8000c30:	f107 00d0 	add.w	r0, r7, #208	; 0xd0
 8000c34:	2300      	movs	r3, #0
 8000c36:	9300      	str	r3, [sp, #0]
 8000c38:	2302      	movs	r3, #2
 8000c3a:	4a19      	ldr	r2, [pc, #100]	; (8000ca0 <main+0x348>)
 8000c3c:	490e      	ldr	r1, [pc, #56]	; (8000c78 <main+0x320>)
 8000c3e:	f001 f8e5 	bl	8001e0c <ButtonSwitch_Init>
 8000c42:	f504 74dc 	add.w	r4, r4, #440	; 0x1b8
 8000c46:	f107 05d0 	add.w	r5, r7, #208	; 0xd0
 8000c4a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c4c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c4e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c50:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c52:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000c56:	e884 0003 	stmia.w	r4, {r0, r1}
  buttons[12] = ButtonSwitch_Init(&htim2, SW_LT_GPIO_Port, SW_LT_Pin, GPIO_PIN_RESET);
 8000c5a:	4c13      	ldr	r4, [pc, #76]	; (8000ca8 <main+0x350>)
 8000c5c:	f107 00d0 	add.w	r0, r7, #208	; 0xd0
 8000c60:	2300      	movs	r3, #0
 8000c62:	9300      	str	r3, [sp, #0]
 8000c64:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000c68:	4a0e      	ldr	r2, [pc, #56]	; (8000ca4 <main+0x34c>)
 8000c6a:	4903      	ldr	r1, [pc, #12]	; (8000c78 <main+0x320>)
 8000c6c:	f001 f8ce 	bl	8001e0c <ButtonSwitch_Init>
 8000c70:	f504 74f0 	add.w	r4, r4, #480	; 0x1e0
 8000c74:	e01c      	b.n	8000cb0 <main+0x358>
 8000c76:	bf00      	nop
 8000c78:	2000175c 	.word	0x2000175c
 8000c7c:	20001060 	.word	0x20001060
 8000c80:	200010a8 	.word	0x200010a8
 8000c84:	2000167c 	.word	0x2000167c
 8000c88:	20001138 	.word	0x20001138
 8000c8c:	20001446 	.word	0x20001446
 8000c90:	20001444 	.word	0x20001444
 8000c94:	2000144a 	.word	0x2000144a
 8000c98:	20001448 	.word	0x20001448
 8000c9c:	2000171c 	.word	0x2000171c
 8000ca0:	40020400 	.word	0x40020400
 8000ca4:	40020000 	.word	0x40020000
 8000ca8:	2000144c 	.word	0x2000144c
 8000cac:	40020800 	.word	0x40020800
 8000cb0:	f107 05d0 	add.w	r5, r7, #208	; 0xd0
 8000cb4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000cb6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000cb8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000cba:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000cbc:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000cc0:	e884 0003 	stmia.w	r4, {r0, r1}
  buttons[13] = ButtonSwitch_Init(&htim2, SW_RT_GPIO_Port, SW_RT_Pin, GPIO_PIN_RESET);
 8000cc4:	4caa      	ldr	r4, [pc, #680]	; (8000f70 <main+0x618>)
 8000cc6:	f107 00d0 	add.w	r0, r7, #208	; 0xd0
 8000cca:	2300      	movs	r3, #0
 8000ccc:	9300      	str	r3, [sp, #0]
 8000cce:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000cd2:	4aa8      	ldr	r2, [pc, #672]	; (8000f74 <main+0x61c>)
 8000cd4:	49a8      	ldr	r1, [pc, #672]	; (8000f78 <main+0x620>)
 8000cd6:	f001 f899 	bl	8001e0c <ButtonSwitch_Init>
 8000cda:	f504 7402 	add.w	r4, r4, #520	; 0x208
 8000cde:	f107 05d0 	add.w	r5, r7, #208	; 0xd0
 8000ce2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000ce4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000ce6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000ce8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000cea:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000cee:	e884 0003 	stmia.w	r4, {r0, r1}

  //Initialize Led Controller
  led_controller = LED_Controller_Init(&htim3, &hspi1, R_CLK_GPIO_Port, R_CLK_Pin, &(htim3.Instance->CCR3));
 8000cf2:	4ba2      	ldr	r3, [pc, #648]	; (8000f7c <main+0x624>)
 8000cf4:	681b      	ldr	r3, [r3, #0]
 8000cf6:	333c      	adds	r3, #60	; 0x3c
 8000cf8:	4ca1      	ldr	r4, [pc, #644]	; (8000f80 <main+0x628>)
 8000cfa:	f107 00d0 	add.w	r0, r7, #208	; 0xd0
 8000cfe:	9301      	str	r3, [sp, #4]
 8000d00:	2340      	movs	r3, #64	; 0x40
 8000d02:	9300      	str	r3, [sp, #0]
 8000d04:	4b9f      	ldr	r3, [pc, #636]	; (8000f84 <main+0x62c>)
 8000d06:	4aa0      	ldr	r2, [pc, #640]	; (8000f88 <main+0x630>)
 8000d08:	499c      	ldr	r1, [pc, #624]	; (8000f7c <main+0x624>)
 8000d0a:	f002 fac5 	bl	8003298 <LED_Controller_Init>
 8000d0e:	4625      	mov	r5, r4
 8000d10:	f107 04d0 	add.w	r4, r7, #208	; 0xd0
 8000d14:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000d16:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000d18:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000d1a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000d1c:	e894 0003 	ldmia.w	r4, {r0, r1}
 8000d20:	e885 0003 	stmia.w	r5, {r0, r1}

  //Initialize controller configuration with first profile
  controller_config = Controller_Config_Init(controller_config_profile, &led_controller);
 8000d24:	4b99      	ldr	r3, [pc, #612]	; (8000f8c <main+0x634>)
 8000d26:	7819      	ldrb	r1, [r3, #0]
 8000d28:	4c99      	ldr	r4, [pc, #612]	; (8000f90 <main+0x638>)
 8000d2a:	463b      	mov	r3, r7
 8000d2c:	4a94      	ldr	r2, [pc, #592]	; (8000f80 <main+0x628>)
 8000d2e:	4618      	mov	r0, r3
 8000d30:	f001 f980 	bl	8002034 <Controller_Config_Init>
 8000d34:	463b      	mov	r3, r7
 8000d36:	4620      	mov	r0, r4
 8000d38:	4619      	mov	r1, r3
 8000d3a:	23d0      	movs	r3, #208	; 0xd0
 8000d3c:	461a      	mov	r2, r3
 8000d3e:	f009 fc4b 	bl	800a5d8 <memcpy>

  uint16_t function_time = 0;
 8000d42:	2300      	movs	r3, #0
 8000d44:	f8a7 3114 	strh.w	r3, [r7, #276]	; 0x114

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  //Initialize the event state buffer
  for(uint8_t i = 0; i < EVENT_BUFFER_LENGTH; i++){
 8000d48:	2300      	movs	r3, #0
 8000d4a:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
 8000d4e:	e009      	b.n	8000d64 <main+0x40c>
	  event_state[i] = EVENT_WAIT;
 8000d50:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8000d54:	4a8f      	ldr	r2, [pc, #572]	; (8000f94 <main+0x63c>)
 8000d56:	2100      	movs	r1, #0
 8000d58:	54d1      	strb	r1, [r2, r3]
  for(uint8_t i = 0; i < EVENT_BUFFER_LENGTH; i++){
 8000d5a:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8000d5e:	3301      	adds	r3, #1
 8000d60:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
 8000d64:	f997 3117 	ldrsb.w	r3, [r7, #279]	; 0x117
 8000d68:	2b00      	cmp	r3, #0
 8000d6a:	daf1      	bge.n	8000d50 <main+0x3f8>
  }

  while (1)
  {
	switch(event_state[event_index_read]){
 8000d6c:	4b8a      	ldr	r3, [pc, #552]	; (8000f98 <main+0x640>)
 8000d6e:	781b      	ldrb	r3, [r3, #0]
 8000d70:	461a      	mov	r2, r3
 8000d72:	4b88      	ldr	r3, [pc, #544]	; (8000f94 <main+0x63c>)
 8000d74:	5c9b      	ldrb	r3, [r3, r2]
 8000d76:	2b0e      	cmp	r3, #14
 8000d78:	f200 80cb 	bhi.w	8000f12 <main+0x5ba>
 8000d7c:	a201      	add	r2, pc, #4	; (adr r2, 8000d84 <main+0x42c>)
 8000d7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d82:	bf00      	nop
 8000d84:	08000dc1 	.word	0x08000dc1
 8000d88:	08000de9 	.word	0x08000de9
 8000d8c:	08000df5 	.word	0x08000df5
 8000d90:	08000dfb 	.word	0x08000dfb
 8000d94:	08000e05 	.word	0x08000e05
 8000d98:	08000e25 	.word	0x08000e25
 8000d9c:	08000e83 	.word	0x08000e83
 8000da0:	08000e99 	.word	0x08000e99
 8000da4:	08000ec7 	.word	0x08000ec7
 8000da8:	08000edb 	.word	0x08000edb
 8000dac:	08000f13 	.word	0x08000f13
 8000db0:	08000e8b 	.word	0x08000e8b
 8000db4:	08000ed3 	.word	0x08000ed3
 8000db8:	08000f13 	.word	0x08000f13
 8000dbc:	08000f03 	.word	0x08000f03
		case EVENT_WAIT:
			UpdateAllButtons(); //Read Button States
 8000dc0:	f000 fcee 	bl	80017a0 <UpdateAllButtons>
			function_time = htim4.Instance->CNT;
 8000dc4:	4b75      	ldr	r3, [pc, #468]	; (8000f9c <main+0x644>)
 8000dc6:	681b      	ldr	r3, [r3, #0]
 8000dc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000dca:	f8a7 3114 	strh.w	r3, [r7, #276]	; 0x114
			LED_Controller_Update(&led_controller); //Update LED Color
 8000dce:	486c      	ldr	r0, [pc, #432]	; (8000f80 <main+0x628>)
 8000dd0:	f002 fae6 	bl	80033a0 <LED_Controller_Update>
			function_time = htim4.Instance->CNT - function_time;
 8000dd4:	4b71      	ldr	r3, [pc, #452]	; (8000f9c <main+0x644>)
 8000dd6:	681b      	ldr	r3, [r3, #0]
 8000dd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000dda:	b29a      	uxth	r2, r3
 8000ddc:	f8b7 3114 	ldrh.w	r3, [r7, #276]	; 0x114
 8000de0:	1ad3      	subs	r3, r2, r3
 8000de2:	f8a7 3114 	strh.w	r3, [r7, #276]	; 0x114
			break;
 8000de6:	e094      	b.n	8000f12 <main+0x5ba>
		case TIM_EVENT_1:
			HAL_ADC_Start_DMA(&hadc1, (uint32_t *)adc_buffer, 4); //Trigger Joystick ADC read
 8000de8:	2204      	movs	r2, #4
 8000dea:	496d      	ldr	r1, [pc, #436]	; (8000fa0 <main+0x648>)
 8000dec:	486d      	ldr	r0, [pc, #436]	; (8000fa4 <main+0x64c>)
 8000dee:	f003 f835 	bl	8003e5c <HAL_ADC_Start_DMA>
			break;
 8000df2:	e08e      	b.n	8000f12 <main+0x5ba>
		case TIM_EVENT_2:
			Serial_Comm_CheckMessages(); //Read incoming messages
 8000df4:	f006 fff0 	bl	8007dd8 <Serial_Comm_CheckMessages>
			break;
 8000df8:	e08b      	b.n	8000f12 <main+0x5ba>
		case TIM_EVENT_3:
			Controller_Config_MapControllerData(&controller_config, &controller); //Map Controller Configuration Data
 8000dfa:	496b      	ldr	r1, [pc, #428]	; (8000fa8 <main+0x650>)
 8000dfc:	4864      	ldr	r0, [pc, #400]	; (8000f90 <main+0x638>)
 8000dfe:	f001 fa2d 	bl	800225c <Controller_Config_MapControllerData>
			break;
 8000e02:	e086      	b.n	8000f12 <main+0x5ba>
		case TIM_EVENT_4:
			if(controller_cdc_output_flag){
 8000e04:	4b69      	ldr	r3, [pc, #420]	; (8000fac <main+0x654>)
 8000e06:	781b      	ldrb	r3, [r3, #0]
 8000e08:	2b00      	cmp	r3, #0
 8000e0a:	d007      	beq.n	8000e1c <main+0x4c4>
				_write(0, &controller, sizeof(controller)); //Write to USB
 8000e0c:	220c      	movs	r2, #12
 8000e0e:	4966      	ldr	r1, [pc, #408]	; (8000fa8 <main+0x650>)
 8000e10:	2000      	movs	r0, #0
 8000e12:	f7ff fbd7 	bl	80005c4 <_write>
				controller_cdc_output_flag = 0;
 8000e16:	4b65      	ldr	r3, [pc, #404]	; (8000fac <main+0x654>)
 8000e18:	2200      	movs	r2, #0
 8000e1a:	701a      	strb	r2, [r3, #0]
			}
			RotaryEncoder_Update(&rotary_encoder); //Update RotaryEncoder periodically to clear speed and direction
 8000e1c:	4864      	ldr	r0, [pc, #400]	; (8000fb0 <main+0x658>)
 8000e1e:	f002 fcb9 	bl	8003794 <RotaryEncoder_Update>
			break;
 8000e22:	e076      	b.n	8000f12 <main+0x5ba>
		case ADC_EVENT_UPDATE:
			Joystick_Update(&(joysticks[0]));
 8000e24:	4863      	ldr	r0, [pc, #396]	; (8000fb4 <main+0x65c>)
 8000e26:	f002 f8ea 	bl	8002ffe <Joystick_Update>
			Joystick_Update(&(joysticks[1]));
 8000e2a:	4863      	ldr	r0, [pc, #396]	; (8000fb8 <main+0x660>)
 8000e2c:	f002 f8e7 	bl	8002ffe <Joystick_Update>
			if(joysticks[0].calibrate.flag && joysticks[0].calibrate.iters > 1){
 8000e30:	4b60      	ldr	r3, [pc, #384]	; (8000fb4 <main+0x65c>)
 8000e32:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8000e36:	2b00      	cmp	r3, #0
 8000e38:	d01b      	beq.n	8000e72 <main+0x51a>
 8000e3a:	4b5e      	ldr	r3, [pc, #376]	; (8000fb4 <main+0x65c>)
 8000e3c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8000e3e:	2b01      	cmp	r3, #1
 8000e40:	d917      	bls.n	8000e72 <main+0x51a>
				LED_Controller_ProgressBarUpdate(&led_controller, (1 - ((float)joysticks[0].calibrate.iters / (float)joysticks[0].calibrate.iters_max)));
 8000e42:	4b5c      	ldr	r3, [pc, #368]	; (8000fb4 <main+0x65c>)
 8000e44:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8000e46:	ee07 3a90 	vmov	s15, r3
 8000e4a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8000e4e:	4b59      	ldr	r3, [pc, #356]	; (8000fb4 <main+0x65c>)
 8000e50:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 8000e52:	ee07 3a90 	vmov	s15, r3
 8000e56:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000e5a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000e5e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8000e62:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000e66:	eeb0 0a67 	vmov.f32	s0, s15
 8000e6a:	4845      	ldr	r0, [pc, #276]	; (8000f80 <main+0x628>)
 8000e6c:	f002 fbff 	bl	800366e <LED_Controller_ProgressBarUpdate>
			}
			else if(joysticks[0].calibrate.iters == 1)
				LED_Controller_ProgressBarDisable(&led_controller);
			break;
 8000e70:	e04c      	b.n	8000f0c <main+0x5b4>
			else if(joysticks[0].calibrate.iters == 1)
 8000e72:	4b50      	ldr	r3, [pc, #320]	; (8000fb4 <main+0x65c>)
 8000e74:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8000e76:	2b01      	cmp	r3, #1
 8000e78:	d148      	bne.n	8000f0c <main+0x5b4>
				LED_Controller_ProgressBarDisable(&led_controller);
 8000e7a:	4841      	ldr	r0, [pc, #260]	; (8000f80 <main+0x628>)
 8000e7c:	f002 fc06 	bl	800368c <LED_Controller_ProgressBarDisable>
			break;
 8000e80:	e044      	b.n	8000f0c <main+0x5b4>
		case GPIO_EVENT_ENCODER_UPDATE:
			RotaryEncoder_Update(&rotary_encoder);
 8000e82:	484b      	ldr	r0, [pc, #300]	; (8000fb0 <main+0x658>)
 8000e84:	f002 fc86 	bl	8003794 <RotaryEncoder_Update>
			break;
 8000e88:	e043      	b.n	8000f12 <main+0x5ba>
		case USB_EVENT_CHANGE_PROFILE:
			Controller_Config_GetConfig(&controller_config, controller_config_profile);
 8000e8a:	4b40      	ldr	r3, [pc, #256]	; (8000f8c <main+0x634>)
 8000e8c:	781b      	ldrb	r3, [r3, #0]
 8000e8e:	4619      	mov	r1, r3
 8000e90:	483f      	ldr	r0, [pc, #252]	; (8000f90 <main+0x638>)
 8000e92:	f001 f8ef 	bl	8002074 <Controller_Config_GetConfig>
			break;
 8000e96:	e03c      	b.n	8000f12 <main+0x5ba>
		case CALIBRATE_JOYSTICKS_EVENT:
			LED_Controller_ProgressBarEnable(&led_controller);
 8000e98:	4839      	ldr	r0, [pc, #228]	; (8000f80 <main+0x628>)
 8000e9a:	f002 fbdb 	bl	8003654 <LED_Controller_ProgressBarEnable>
			LED_Controller_ProgressBarUpdate(&led_controller, 0.0f);
 8000e9e:	ed9f 0a47 	vldr	s0, [pc, #284]	; 8000fbc <main+0x664>
 8000ea2:	4837      	ldr	r0, [pc, #220]	; (8000f80 <main+0x628>)
 8000ea4:	f002 fbe3 	bl	800366e <LED_Controller_ProgressBarUpdate>
			Joystick_Calibrate(&(joysticks[0]), 1000, 0.05f);
 8000ea8:	ed9f 0a45 	vldr	s0, [pc, #276]	; 8000fc0 <main+0x668>
 8000eac:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000eb0:	4840      	ldr	r0, [pc, #256]	; (8000fb4 <main+0x65c>)
 8000eb2:	f002 f889 	bl	8002fc8 <Joystick_Calibrate>
			Joystick_Calibrate(&(joysticks[1]), 1000, 0.05f);
 8000eb6:	ed9f 0a42 	vldr	s0, [pc, #264]	; 8000fc0 <main+0x668>
 8000eba:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000ebe:	483e      	ldr	r0, [pc, #248]	; (8000fb8 <main+0x660>)
 8000ec0:	f002 f882 	bl	8002fc8 <Joystick_Calibrate>
			break;
 8000ec4:	e025      	b.n	8000f12 <main+0x5ba>
		case USB_EVENT_PING:
			_write(0, &controller_config_profile, sizeof(controller_config_profile));
 8000ec6:	2201      	movs	r2, #1
 8000ec8:	4930      	ldr	r1, [pc, #192]	; (8000f8c <main+0x634>)
 8000eca:	2000      	movs	r0, #0
 8000ecc:	f7ff fb7a 	bl	80005c4 <_write>
			break;
 8000ed0:	e01f      	b.n	8000f12 <main+0x5ba>
		case USB_EVENT_OUTPUT_CONTROLLER_DATA:
			controller_cdc_output_flag = 1;
 8000ed2:	4b36      	ldr	r3, [pc, #216]	; (8000fac <main+0x654>)
 8000ed4:	2201      	movs	r2, #1
 8000ed6:	701a      	strb	r2, [r3, #0]
			break;
 8000ed8:	e01b      	b.n	8000f12 <main+0x5ba>
		case USB_EVENT_HID_KEYBOARD_UPDATE:
			if(keyboard_event_index_write != keyboard_event_index_read){
 8000eda:	4b3a      	ldr	r3, [pc, #232]	; (8000fc4 <main+0x66c>)
 8000edc:	781a      	ldrb	r2, [r3, #0]
 8000ede:	4b3a      	ldr	r3, [pc, #232]	; (8000fc8 <main+0x670>)
 8000ee0:	781b      	ldrb	r3, [r3, #0]
 8000ee2:	429a      	cmp	r2, r3
 8000ee4:	d014      	beq.n	8000f10 <main+0x5b8>
				// TODO: Implement a Send Keyboard Event via HID
				event_index_read = (event_index_read + 1) % KEYBOARD_EVENT_BUFFER_LENGTH;
 8000ee6:	4b2c      	ldr	r3, [pc, #176]	; (8000f98 <main+0x640>)
 8000ee8:	781b      	ldrb	r3, [r3, #0]
 8000eea:	3301      	adds	r3, #1
 8000eec:	425a      	negs	r2, r3
 8000eee:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000ef2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8000ef6:	bf58      	it	pl
 8000ef8:	4253      	negpl	r3, r2
 8000efa:	b2da      	uxtb	r2, r3
 8000efc:	4b26      	ldr	r3, [pc, #152]	; (8000f98 <main+0x640>)
 8000efe:	701a      	strb	r2, [r3, #0]
			}
			break;
 8000f00:	e006      	b.n	8000f10 <main+0x5b8>
		case USB_EVENT_HID_GAMEPAD_UPDATE:
			// TODO: Implement a Send Gamepad Event via HID
			break;
		case SPI_EVENT_LED_UPDATE:
			LED_Controller_Latch(&led_controller, GPIO_PIN_SET); //Latch new led output
 8000f02:	2101      	movs	r1, #1
 8000f04:	481e      	ldr	r0, [pc, #120]	; (8000f80 <main+0x628>)
 8000f06:	f002 fa26 	bl	8003356 <LED_Controller_Latch>
			break;
 8000f0a:	e002      	b.n	8000f12 <main+0x5ba>
			break;
 8000f0c:	bf00      	nop
 8000f0e:	e000      	b.n	8000f12 <main+0x5ba>
			break;
 8000f10:	bf00      	nop
	}
	if(event_index_read != event_index_write){
 8000f12:	4b21      	ldr	r3, [pc, #132]	; (8000f98 <main+0x640>)
 8000f14:	781a      	ldrb	r2, [r3, #0]
 8000f16:	4b2d      	ldr	r3, [pc, #180]	; (8000fcc <main+0x674>)
 8000f18:	781b      	ldrb	r3, [r3, #0]
 8000f1a:	429a      	cmp	r2, r3
 8000f1c:	d00d      	beq.n	8000f3a <main+0x5e2>
		event_index_read = (event_index_read + 1) % EVENT_BUFFER_LENGTH;
 8000f1e:	4b1e      	ldr	r3, [pc, #120]	; (8000f98 <main+0x640>)
 8000f20:	781b      	ldrb	r3, [r3, #0]
 8000f22:	3301      	adds	r3, #1
 8000f24:	425a      	negs	r2, r3
 8000f26:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000f2a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8000f2e:	bf58      	it	pl
 8000f30:	4253      	negpl	r3, r2
 8000f32:	b2da      	uxtb	r2, r3
 8000f34:	4b18      	ldr	r3, [pc, #96]	; (8000f98 <main+0x640>)
 8000f36:	701a      	strb	r2, [r3, #0]
 8000f38:	e002      	b.n	8000f40 <main+0x5e8>
	}
	else
		write_next_event_state(EVENT_WAIT);
 8000f3a:	2000      	movs	r0, #0
 8000f3c:	f000 fc4e 	bl	80017dc <write_next_event_state>
	event_difference = (event_index_write >= event_index_read) ? event_index_write - event_index_read : event_index_write + (UINT8_MAX - event_index_read);
 8000f40:	4b22      	ldr	r3, [pc, #136]	; (8000fcc <main+0x674>)
 8000f42:	781a      	ldrb	r2, [r3, #0]
 8000f44:	4b14      	ldr	r3, [pc, #80]	; (8000f98 <main+0x640>)
 8000f46:	781b      	ldrb	r3, [r3, #0]
 8000f48:	429a      	cmp	r2, r3
 8000f4a:	d306      	bcc.n	8000f5a <main+0x602>
 8000f4c:	4b1f      	ldr	r3, [pc, #124]	; (8000fcc <main+0x674>)
 8000f4e:	781a      	ldrb	r2, [r3, #0]
 8000f50:	4b11      	ldr	r3, [pc, #68]	; (8000f98 <main+0x640>)
 8000f52:	781b      	ldrb	r3, [r3, #0]
 8000f54:	1ad3      	subs	r3, r2, r3
 8000f56:	b2db      	uxtb	r3, r3
 8000f58:	e007      	b.n	8000f6a <main+0x612>
 8000f5a:	4b1c      	ldr	r3, [pc, #112]	; (8000fcc <main+0x674>)
 8000f5c:	781a      	ldrb	r2, [r3, #0]
 8000f5e:	4b0e      	ldr	r3, [pc, #56]	; (8000f98 <main+0x640>)
 8000f60:	781b      	ldrb	r3, [r3, #0]
 8000f62:	1ad3      	subs	r3, r2, r3
 8000f64:	b2db      	uxtb	r3, r3
 8000f66:	3b01      	subs	r3, #1
 8000f68:	b2db      	uxtb	r3, r3
 8000f6a:	4a19      	ldr	r2, [pc, #100]	; (8000fd0 <main+0x678>)
 8000f6c:	7013      	strb	r3, [r2, #0]
	switch(event_state[event_index_read]){
 8000f6e:	e6fd      	b.n	8000d6c <main+0x414>
 8000f70:	2000144c 	.word	0x2000144c
 8000f74:	40020800 	.word	0x40020800
 8000f78:	2000175c 	.word	0x2000175c
 8000f7c:	200010a8 	.word	0x200010a8
 8000f80:	200011b0 	.word	0x200011b0
 8000f84:	40020000 	.word	0x40020000
 8000f88:	200016c4 	.word	0x200016c4
 8000f8c:	2000105b 	.word	0x2000105b
 8000f90:	20001a58 	.word	0x20001a58
 8000f94:	20001824 	.word	0x20001824
 8000f98:	20001056 	.word	0x20001056
 8000f9c:	20001060 	.word	0x20001060
 8000fa0:	20001444 	.word	0x20001444
 8000fa4:	200010f0 	.word	0x200010f0
 8000fa8:	20001438 	.word	0x20001438
 8000fac:	2000105c 	.word	0x2000105c
 8000fb0:	2000171c 	.word	0x2000171c
 8000fb4:	20001138 	.word	0x20001138
 8000fb8:	20001174 	.word	0x20001174
 8000fbc:	00000000 	.word	0x00000000
 8000fc0:	3d4ccccd 	.word	0x3d4ccccd
 8000fc4:	2000105a 	.word	0x2000105a
 8000fc8:	20001059 	.word	0x20001059
 8000fcc:	20001057 	.word	0x20001057
 8000fd0:	20001058 	.word	0x20001058

08000fd4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	b094      	sub	sp, #80	; 0x50
 8000fd8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fda:	f107 0320 	add.w	r3, r7, #32
 8000fde:	2230      	movs	r2, #48	; 0x30
 8000fe0:	2100      	movs	r1, #0
 8000fe2:	4618      	mov	r0, r3
 8000fe4:	f009 fb06 	bl	800a5f4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fe8:	f107 030c 	add.w	r3, r7, #12
 8000fec:	2200      	movs	r2, #0
 8000fee:	601a      	str	r2, [r3, #0]
 8000ff0:	605a      	str	r2, [r3, #4]
 8000ff2:	609a      	str	r2, [r3, #8]
 8000ff4:	60da      	str	r2, [r3, #12]
 8000ff6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ff8:	2300      	movs	r3, #0
 8000ffa:	60bb      	str	r3, [r7, #8]
 8000ffc:	4b27      	ldr	r3, [pc, #156]	; (800109c <SystemClock_Config+0xc8>)
 8000ffe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001000:	4a26      	ldr	r2, [pc, #152]	; (800109c <SystemClock_Config+0xc8>)
 8001002:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001006:	6413      	str	r3, [r2, #64]	; 0x40
 8001008:	4b24      	ldr	r3, [pc, #144]	; (800109c <SystemClock_Config+0xc8>)
 800100a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800100c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001010:	60bb      	str	r3, [r7, #8]
 8001012:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001014:	2300      	movs	r3, #0
 8001016:	607b      	str	r3, [r7, #4]
 8001018:	4b21      	ldr	r3, [pc, #132]	; (80010a0 <SystemClock_Config+0xcc>)
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	4a20      	ldr	r2, [pc, #128]	; (80010a0 <SystemClock_Config+0xcc>)
 800101e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001022:	6013      	str	r3, [r2, #0]
 8001024:	4b1e      	ldr	r3, [pc, #120]	; (80010a0 <SystemClock_Config+0xcc>)
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800102c:	607b      	str	r3, [r7, #4]
 800102e:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001030:	2301      	movs	r3, #1
 8001032:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001034:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001038:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800103a:	2302      	movs	r3, #2
 800103c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800103e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001042:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 5;
 8001044:	2305      	movs	r3, #5
 8001046:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 8001048:	2348      	movs	r3, #72	; 0x48
 800104a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800104c:	2302      	movs	r3, #2
 800104e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8001050:	2303      	movs	r3, #3
 8001052:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001054:	f107 0320 	add.w	r3, r7, #32
 8001058:	4618      	mov	r0, r3
 800105a:	f004 fd37 	bl	8005acc <HAL_RCC_OscConfig>
 800105e:	4603      	mov	r3, r0
 8001060:	2b00      	cmp	r3, #0
 8001062:	d001      	beq.n	8001068 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001064:	f000 fc68 	bl	8001938 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001068:	230f      	movs	r3, #15
 800106a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800106c:	2302      	movs	r3, #2
 800106e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001070:	2300      	movs	r3, #0
 8001072:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001074:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001078:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800107a:	2300      	movs	r3, #0
 800107c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800107e:	f107 030c 	add.w	r3, r7, #12
 8001082:	2102      	movs	r1, #2
 8001084:	4618      	mov	r0, r3
 8001086:	f004 ff99 	bl	8005fbc <HAL_RCC_ClockConfig>
 800108a:	4603      	mov	r3, r0
 800108c:	2b00      	cmp	r3, #0
 800108e:	d001      	beq.n	8001094 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001090:	f000 fc52 	bl	8001938 <Error_Handler>
  }
}
 8001094:	bf00      	nop
 8001096:	3750      	adds	r7, #80	; 0x50
 8001098:	46bd      	mov	sp, r7
 800109a:	bd80      	pop	{r7, pc}
 800109c:	40023800 	.word	0x40023800
 80010a0:	40007000 	.word	0x40007000

080010a4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	b084      	sub	sp, #16
 80010a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80010aa:	463b      	mov	r3, r7
 80010ac:	2200      	movs	r2, #0
 80010ae:	601a      	str	r2, [r3, #0]
 80010b0:	605a      	str	r2, [r3, #4]
 80010b2:	609a      	str	r2, [r3, #8]
 80010b4:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80010b6:	4b36      	ldr	r3, [pc, #216]	; (8001190 <MX_ADC1_Init+0xec>)
 80010b8:	4a36      	ldr	r2, [pc, #216]	; (8001194 <MX_ADC1_Init+0xf0>)
 80010ba:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80010bc:	4b34      	ldr	r3, [pc, #208]	; (8001190 <MX_ADC1_Init+0xec>)
 80010be:	2200      	movs	r2, #0
 80010c0:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80010c2:	4b33      	ldr	r3, [pc, #204]	; (8001190 <MX_ADC1_Init+0xec>)
 80010c4:	2200      	movs	r2, #0
 80010c6:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 80010c8:	4b31      	ldr	r3, [pc, #196]	; (8001190 <MX_ADC1_Init+0xec>)
 80010ca:	2201      	movs	r2, #1
 80010cc:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80010ce:	4b30      	ldr	r3, [pc, #192]	; (8001190 <MX_ADC1_Init+0xec>)
 80010d0:	2200      	movs	r2, #0
 80010d2:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80010d4:	4b2e      	ldr	r3, [pc, #184]	; (8001190 <MX_ADC1_Init+0xec>)
 80010d6:	2200      	movs	r2, #0
 80010d8:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80010dc:	4b2c      	ldr	r3, [pc, #176]	; (8001190 <MX_ADC1_Init+0xec>)
 80010de:	2200      	movs	r2, #0
 80010e0:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80010e2:	4b2b      	ldr	r3, [pc, #172]	; (8001190 <MX_ADC1_Init+0xec>)
 80010e4:	4a2c      	ldr	r2, [pc, #176]	; (8001198 <MX_ADC1_Init+0xf4>)
 80010e6:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80010e8:	4b29      	ldr	r3, [pc, #164]	; (8001190 <MX_ADC1_Init+0xec>)
 80010ea:	2200      	movs	r2, #0
 80010ec:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 4;
 80010ee:	4b28      	ldr	r3, [pc, #160]	; (8001190 <MX_ADC1_Init+0xec>)
 80010f0:	2204      	movs	r2, #4
 80010f2:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80010f4:	4b26      	ldr	r3, [pc, #152]	; (8001190 <MX_ADC1_Init+0xec>)
 80010f6:	2200      	movs	r2, #0
 80010f8:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80010fc:	4b24      	ldr	r3, [pc, #144]	; (8001190 <MX_ADC1_Init+0xec>)
 80010fe:	2200      	movs	r2, #0
 8001100:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001102:	4823      	ldr	r0, [pc, #140]	; (8001190 <MX_ADC1_Init+0xec>)
 8001104:	f002 fd26 	bl	8003b54 <HAL_ADC_Init>
 8001108:	4603      	mov	r3, r0
 800110a:	2b00      	cmp	r3, #0
 800110c:	d001      	beq.n	8001112 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 800110e:	f000 fc13 	bl	8001938 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001112:	2300      	movs	r3, #0
 8001114:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001116:	2301      	movs	r3, #1
 8001118:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 800111a:	2301      	movs	r3, #1
 800111c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800111e:	463b      	mov	r3, r7
 8001120:	4619      	mov	r1, r3
 8001122:	481b      	ldr	r0, [pc, #108]	; (8001190 <MX_ADC1_Init+0xec>)
 8001124:	f002 ffa8 	bl	8004078 <HAL_ADC_ConfigChannel>
 8001128:	4603      	mov	r3, r0
 800112a:	2b00      	cmp	r3, #0
 800112c:	d001      	beq.n	8001132 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 800112e:	f000 fc03 	bl	8001938 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001132:	2301      	movs	r3, #1
 8001134:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8001136:	2302      	movs	r3, #2
 8001138:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800113a:	463b      	mov	r3, r7
 800113c:	4619      	mov	r1, r3
 800113e:	4814      	ldr	r0, [pc, #80]	; (8001190 <MX_ADC1_Init+0xec>)
 8001140:	f002 ff9a 	bl	8004078 <HAL_ADC_ConfigChannel>
 8001144:	4603      	mov	r3, r0
 8001146:	2b00      	cmp	r3, #0
 8001148:	d001      	beq.n	800114e <MX_ADC1_Init+0xaa>
  {
    Error_Handler();
 800114a:	f000 fbf5 	bl	8001938 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 800114e:	2302      	movs	r3, #2
 8001150:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8001152:	2303      	movs	r3, #3
 8001154:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001156:	463b      	mov	r3, r7
 8001158:	4619      	mov	r1, r3
 800115a:	480d      	ldr	r0, [pc, #52]	; (8001190 <MX_ADC1_Init+0xec>)
 800115c:	f002 ff8c 	bl	8004078 <HAL_ADC_ConfigChannel>
 8001160:	4603      	mov	r3, r0
 8001162:	2b00      	cmp	r3, #0
 8001164:	d001      	beq.n	800116a <MX_ADC1_Init+0xc6>
  {
    Error_Handler();
 8001166:	f000 fbe7 	bl	8001938 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800116a:	2303      	movs	r3, #3
 800116c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 800116e:	2304      	movs	r3, #4
 8001170:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001172:	463b      	mov	r3, r7
 8001174:	4619      	mov	r1, r3
 8001176:	4806      	ldr	r0, [pc, #24]	; (8001190 <MX_ADC1_Init+0xec>)
 8001178:	f002 ff7e 	bl	8004078 <HAL_ADC_ConfigChannel>
 800117c:	4603      	mov	r3, r0
 800117e:	2b00      	cmp	r3, #0
 8001180:	d001      	beq.n	8001186 <MX_ADC1_Init+0xe2>
  {
    Error_Handler();
 8001182:	f000 fbd9 	bl	8001938 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001186:	bf00      	nop
 8001188:	3710      	adds	r7, #16
 800118a:	46bd      	mov	sp, r7
 800118c:	bd80      	pop	{r7, pc}
 800118e:	bf00      	nop
 8001190:	200010f0 	.word	0x200010f0
 8001194:	40012000 	.word	0x40012000
 8001198:	0f000001 	.word	0x0f000001

0800119c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80011a0:	4b18      	ldr	r3, [pc, #96]	; (8001204 <MX_SPI1_Init+0x68>)
 80011a2:	4a19      	ldr	r2, [pc, #100]	; (8001208 <MX_SPI1_Init+0x6c>)
 80011a4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80011a6:	4b17      	ldr	r3, [pc, #92]	; (8001204 <MX_SPI1_Init+0x68>)
 80011a8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80011ac:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 80011ae:	4b15      	ldr	r3, [pc, #84]	; (8001204 <MX_SPI1_Init+0x68>)
 80011b0:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80011b4:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80011b6:	4b13      	ldr	r3, [pc, #76]	; (8001204 <MX_SPI1_Init+0x68>)
 80011b8:	2200      	movs	r2, #0
 80011ba:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80011bc:	4b11      	ldr	r3, [pc, #68]	; (8001204 <MX_SPI1_Init+0x68>)
 80011be:	2200      	movs	r2, #0
 80011c0:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80011c2:	4b10      	ldr	r3, [pc, #64]	; (8001204 <MX_SPI1_Init+0x68>)
 80011c4:	2200      	movs	r2, #0
 80011c6:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80011c8:	4b0e      	ldr	r3, [pc, #56]	; (8001204 <MX_SPI1_Init+0x68>)
 80011ca:	f44f 7200 	mov.w	r2, #512	; 0x200
 80011ce:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80011d0:	4b0c      	ldr	r3, [pc, #48]	; (8001204 <MX_SPI1_Init+0x68>)
 80011d2:	2210      	movs	r2, #16
 80011d4:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_LSB;
 80011d6:	4b0b      	ldr	r3, [pc, #44]	; (8001204 <MX_SPI1_Init+0x68>)
 80011d8:	2280      	movs	r2, #128	; 0x80
 80011da:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80011dc:	4b09      	ldr	r3, [pc, #36]	; (8001204 <MX_SPI1_Init+0x68>)
 80011de:	2200      	movs	r2, #0
 80011e0:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80011e2:	4b08      	ldr	r3, [pc, #32]	; (8001204 <MX_SPI1_Init+0x68>)
 80011e4:	2200      	movs	r2, #0
 80011e6:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80011e8:	4b06      	ldr	r3, [pc, #24]	; (8001204 <MX_SPI1_Init+0x68>)
 80011ea:	220a      	movs	r2, #10
 80011ec:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80011ee:	4805      	ldr	r0, [pc, #20]	; (8001204 <MX_SPI1_Init+0x68>)
 80011f0:	f005 f88c 	bl	800630c <HAL_SPI_Init>
 80011f4:	4603      	mov	r3, r0
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d001      	beq.n	80011fe <MX_SPI1_Init+0x62>
  {
    Error_Handler();
 80011fa:	f000 fb9d 	bl	8001938 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80011fe:	bf00      	nop
 8001200:	bd80      	pop	{r7, pc}
 8001202:	bf00      	nop
 8001204:	200016c4 	.word	0x200016c4
 8001208:	40013000 	.word	0x40013000

0800120c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800120c:	b580      	push	{r7, lr}
 800120e:	b096      	sub	sp, #88	; 0x58
 8001210:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001212:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001216:	2200      	movs	r2, #0
 8001218:	601a      	str	r2, [r3, #0]
 800121a:	605a      	str	r2, [r3, #4]
 800121c:	609a      	str	r2, [r3, #8]
 800121e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001220:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001224:	2200      	movs	r2, #0
 8001226:	601a      	str	r2, [r3, #0]
 8001228:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800122a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800122e:	2200      	movs	r2, #0
 8001230:	601a      	str	r2, [r3, #0]
 8001232:	605a      	str	r2, [r3, #4]
 8001234:	609a      	str	r2, [r3, #8]
 8001236:	60da      	str	r2, [r3, #12]
 8001238:	611a      	str	r2, [r3, #16]
 800123a:	615a      	str	r2, [r3, #20]
 800123c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800123e:	1d3b      	adds	r3, r7, #4
 8001240:	2220      	movs	r2, #32
 8001242:	2100      	movs	r1, #0
 8001244:	4618      	mov	r0, r3
 8001246:	f009 f9d5 	bl	800a5f4 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800124a:	4b64      	ldr	r3, [pc, #400]	; (80013dc <MX_TIM1_Init+0x1d0>)
 800124c:	4a64      	ldr	r2, [pc, #400]	; (80013e0 <MX_TIM1_Init+0x1d4>)
 800124e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 99;
 8001250:	4b62      	ldr	r3, [pc, #392]	; (80013dc <MX_TIM1_Init+0x1d0>)
 8001252:	2263      	movs	r2, #99	; 0x63
 8001254:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001256:	4b61      	ldr	r3, [pc, #388]	; (80013dc <MX_TIM1_Init+0x1d0>)
 8001258:	2200      	movs	r2, #0
 800125a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 3599;
 800125c:	4b5f      	ldr	r3, [pc, #380]	; (80013dc <MX_TIM1_Init+0x1d0>)
 800125e:	f640 620f 	movw	r2, #3599	; 0xe0f
 8001262:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001264:	4b5d      	ldr	r3, [pc, #372]	; (80013dc <MX_TIM1_Init+0x1d0>)
 8001266:	2200      	movs	r2, #0
 8001268:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800126a:	4b5c      	ldr	r3, [pc, #368]	; (80013dc <MX_TIM1_Init+0x1d0>)
 800126c:	2200      	movs	r2, #0
 800126e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001270:	4b5a      	ldr	r3, [pc, #360]	; (80013dc <MX_TIM1_Init+0x1d0>)
 8001272:	2280      	movs	r2, #128	; 0x80
 8001274:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001276:	4859      	ldr	r0, [pc, #356]	; (80013dc <MX_TIM1_Init+0x1d0>)
 8001278:	f005 fbec 	bl	8006a54 <HAL_TIM_Base_Init>
 800127c:	4603      	mov	r3, r0
 800127e:	2b00      	cmp	r3, #0
 8001280:	d001      	beq.n	8001286 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8001282:	f000 fb59 	bl	8001938 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001286:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800128a:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800128c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001290:	4619      	mov	r1, r3
 8001292:	4852      	ldr	r0, [pc, #328]	; (80013dc <MX_TIM1_Init+0x1d0>)
 8001294:	f006 f910 	bl	80074b8 <HAL_TIM_ConfigClockSource>
 8001298:	4603      	mov	r3, r0
 800129a:	2b00      	cmp	r3, #0
 800129c:	d001      	beq.n	80012a2 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 800129e:	f000 fb4b 	bl	8001938 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 80012a2:	484e      	ldr	r0, [pc, #312]	; (80013dc <MX_TIM1_Init+0x1d0>)
 80012a4:	f005 fc80 	bl	8006ba8 <HAL_TIM_OC_Init>
 80012a8:	4603      	mov	r3, r0
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d001      	beq.n	80012b2 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 80012ae:	f000 fb43 	bl	8001938 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80012b2:	2300      	movs	r3, #0
 80012b4:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012b6:	2300      	movs	r3, #0
 80012b8:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80012ba:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80012be:	4619      	mov	r1, r3
 80012c0:	4846      	ldr	r0, [pc, #280]	; (80013dc <MX_TIM1_Init+0x1d0>)
 80012c2:	f006 fcb5 	bl	8007c30 <HAL_TIMEx_MasterConfigSynchronization>
 80012c6:	4603      	mov	r3, r0
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d001      	beq.n	80012d0 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 80012cc:	f000 fb34 	bl	8001938 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_ACTIVE;
 80012d0:	2310      	movs	r3, #16
 80012d2:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 899;
 80012d4:	f240 3383 	movw	r3, #899	; 0x383
 80012d8:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80012da:	2300      	movs	r3, #0
 80012dc:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80012de:	2300      	movs	r3, #0
 80012e0:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80012e2:	2300      	movs	r3, #0
 80012e4:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80012e6:	2300      	movs	r3, #0
 80012e8:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80012ea:	2300      	movs	r3, #0
 80012ec:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80012ee:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012f2:	2200      	movs	r2, #0
 80012f4:	4619      	mov	r1, r3
 80012f6:	4839      	ldr	r0, [pc, #228]	; (80013dc <MX_TIM1_Init+0x1d0>)
 80012f8:	f005 ffc0 	bl	800727c <HAL_TIM_OC_ConfigChannel>
 80012fc:	4603      	mov	r3, r0
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d001      	beq.n	8001306 <MX_TIM1_Init+0xfa>
  {
    Error_Handler();
 8001302:	f000 fb19 	bl	8001938 <Error_Handler>
  }
  __HAL_TIM_ENABLE_OCxPRELOAD(&htim1, TIM_CHANNEL_1);
 8001306:	4b35      	ldr	r3, [pc, #212]	; (80013dc <MX_TIM1_Init+0x1d0>)
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	699a      	ldr	r2, [r3, #24]
 800130c:	4b33      	ldr	r3, [pc, #204]	; (80013dc <MX_TIM1_Init+0x1d0>)
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	f042 0208 	orr.w	r2, r2, #8
 8001314:	619a      	str	r2, [r3, #24]
  sConfigOC.Pulse = 1899;
 8001316:	f240 736b 	movw	r3, #1899	; 0x76b
 800131a:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800131c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001320:	2204      	movs	r2, #4
 8001322:	4619      	mov	r1, r3
 8001324:	482d      	ldr	r0, [pc, #180]	; (80013dc <MX_TIM1_Init+0x1d0>)
 8001326:	f005 ffa9 	bl	800727c <HAL_TIM_OC_ConfigChannel>
 800132a:	4603      	mov	r3, r0
 800132c:	2b00      	cmp	r3, #0
 800132e:	d001      	beq.n	8001334 <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 8001330:	f000 fb02 	bl	8001938 <Error_Handler>
  }
  __HAL_TIM_ENABLE_OCxPRELOAD(&htim1, TIM_CHANNEL_2);
 8001334:	4b29      	ldr	r3, [pc, #164]	; (80013dc <MX_TIM1_Init+0x1d0>)
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	699a      	ldr	r2, [r3, #24]
 800133a:	4b28      	ldr	r3, [pc, #160]	; (80013dc <MX_TIM1_Init+0x1d0>)
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001342:	619a      	str	r2, [r3, #24]
  sConfigOC.Pulse = 2699;
 8001344:	f640 238b 	movw	r3, #2699	; 0xa8b
 8001348:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800134a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800134e:	2208      	movs	r2, #8
 8001350:	4619      	mov	r1, r3
 8001352:	4822      	ldr	r0, [pc, #136]	; (80013dc <MX_TIM1_Init+0x1d0>)
 8001354:	f005 ff92 	bl	800727c <HAL_TIM_OC_ConfigChannel>
 8001358:	4603      	mov	r3, r0
 800135a:	2b00      	cmp	r3, #0
 800135c:	d001      	beq.n	8001362 <MX_TIM1_Init+0x156>
  {
    Error_Handler();
 800135e:	f000 faeb 	bl	8001938 <Error_Handler>
  }
  __HAL_TIM_ENABLE_OCxPRELOAD(&htim1, TIM_CHANNEL_3);
 8001362:	4b1e      	ldr	r3, [pc, #120]	; (80013dc <MX_TIM1_Init+0x1d0>)
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	69da      	ldr	r2, [r3, #28]
 8001368:	4b1c      	ldr	r3, [pc, #112]	; (80013dc <MX_TIM1_Init+0x1d0>)
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	f042 0208 	orr.w	r2, r2, #8
 8001370:	61da      	str	r2, [r3, #28]
  sConfigOC.Pulse = 3599;
 8001372:	f640 630f 	movw	r3, #3599	; 0xe0f
 8001376:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001378:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800137c:	220c      	movs	r2, #12
 800137e:	4619      	mov	r1, r3
 8001380:	4816      	ldr	r0, [pc, #88]	; (80013dc <MX_TIM1_Init+0x1d0>)
 8001382:	f005 ff7b 	bl	800727c <HAL_TIM_OC_ConfigChannel>
 8001386:	4603      	mov	r3, r0
 8001388:	2b00      	cmp	r3, #0
 800138a:	d001      	beq.n	8001390 <MX_TIM1_Init+0x184>
  {
    Error_Handler();
 800138c:	f000 fad4 	bl	8001938 <Error_Handler>
  }
  __HAL_TIM_ENABLE_OCxPRELOAD(&htim1, TIM_CHANNEL_4);
 8001390:	4b12      	ldr	r3, [pc, #72]	; (80013dc <MX_TIM1_Init+0x1d0>)
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	69da      	ldr	r2, [r3, #28]
 8001396:	4b11      	ldr	r3, [pc, #68]	; (80013dc <MX_TIM1_Init+0x1d0>)
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800139e:	61da      	str	r2, [r3, #28]
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80013a0:	2300      	movs	r3, #0
 80013a2:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80013a4:	2300      	movs	r3, #0
 80013a6:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80013a8:	2300      	movs	r3, #0
 80013aa:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80013ac:	2300      	movs	r3, #0
 80013ae:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80013b0:	2300      	movs	r3, #0
 80013b2:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80013b4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80013b8:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80013ba:	2300      	movs	r3, #0
 80013bc:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80013be:	1d3b      	adds	r3, r7, #4
 80013c0:	4619      	mov	r1, r3
 80013c2:	4806      	ldr	r0, [pc, #24]	; (80013dc <MX_TIM1_Init+0x1d0>)
 80013c4:	f006 fca2 	bl	8007d0c <HAL_TIMEx_ConfigBreakDeadTime>
 80013c8:	4603      	mov	r3, r0
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d001      	beq.n	80013d2 <MX_TIM1_Init+0x1c6>
  {
    Error_Handler();
 80013ce:	f000 fab3 	bl	8001938 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80013d2:	bf00      	nop
 80013d4:	3758      	adds	r7, #88	; 0x58
 80013d6:	46bd      	mov	sp, r7
 80013d8:	bd80      	pop	{r7, pc}
 80013da:	bf00      	nop
 80013dc:	2000167c 	.word	0x2000167c
 80013e0:	40010000 	.word	0x40010000

080013e4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b086      	sub	sp, #24
 80013e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80013ea:	f107 0308 	add.w	r3, r7, #8
 80013ee:	2200      	movs	r2, #0
 80013f0:	601a      	str	r2, [r3, #0]
 80013f2:	605a      	str	r2, [r3, #4]
 80013f4:	609a      	str	r2, [r3, #8]
 80013f6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013f8:	463b      	mov	r3, r7
 80013fa:	2200      	movs	r2, #0
 80013fc:	601a      	str	r2, [r3, #0]
 80013fe:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001400:	4b1e      	ldr	r3, [pc, #120]	; (800147c <MX_TIM2_Init+0x98>)
 8001402:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001406:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 35999;
 8001408:	4b1c      	ldr	r3, [pc, #112]	; (800147c <MX_TIM2_Init+0x98>)
 800140a:	f648 429f 	movw	r2, #35999	; 0x8c9f
 800140e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001410:	4b1a      	ldr	r3, [pc, #104]	; (800147c <MX_TIM2_Init+0x98>)
 8001412:	2200      	movs	r2, #0
 8001414:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001416:	4b19      	ldr	r3, [pc, #100]	; (800147c <MX_TIM2_Init+0x98>)
 8001418:	f04f 32ff 	mov.w	r2, #4294967295
 800141c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV2;
 800141e:	4b17      	ldr	r3, [pc, #92]	; (800147c <MX_TIM2_Init+0x98>)
 8001420:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001424:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001426:	4b15      	ldr	r3, [pc, #84]	; (800147c <MX_TIM2_Init+0x98>)
 8001428:	2200      	movs	r2, #0
 800142a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800142c:	4813      	ldr	r0, [pc, #76]	; (800147c <MX_TIM2_Init+0x98>)
 800142e:	f005 fb11 	bl	8006a54 <HAL_TIM_Base_Init>
 8001432:	4603      	mov	r3, r0
 8001434:	2b00      	cmp	r3, #0
 8001436:	d001      	beq.n	800143c <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 8001438:	f000 fa7e 	bl	8001938 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800143c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001440:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001442:	f107 0308 	add.w	r3, r7, #8
 8001446:	4619      	mov	r1, r3
 8001448:	480c      	ldr	r0, [pc, #48]	; (800147c <MX_TIM2_Init+0x98>)
 800144a:	f006 f835 	bl	80074b8 <HAL_TIM_ConfigClockSource>
 800144e:	4603      	mov	r3, r0
 8001450:	2b00      	cmp	r3, #0
 8001452:	d001      	beq.n	8001458 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 8001454:	f000 fa70 	bl	8001938 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001458:	2300      	movs	r3, #0
 800145a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800145c:	2300      	movs	r3, #0
 800145e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001460:	463b      	mov	r3, r7
 8001462:	4619      	mov	r1, r3
 8001464:	4805      	ldr	r0, [pc, #20]	; (800147c <MX_TIM2_Init+0x98>)
 8001466:	f006 fbe3 	bl	8007c30 <HAL_TIMEx_MasterConfigSynchronization>
 800146a:	4603      	mov	r3, r0
 800146c:	2b00      	cmp	r3, #0
 800146e:	d001      	beq.n	8001474 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 8001470:	f000 fa62 	bl	8001938 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001474:	bf00      	nop
 8001476:	3718      	adds	r7, #24
 8001478:	46bd      	mov	sp, r7
 800147a:	bd80      	pop	{r7, pc}
 800147c:	2000175c 	.word	0x2000175c

08001480 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	b08e      	sub	sp, #56	; 0x38
 8001484:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001486:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800148a:	2200      	movs	r2, #0
 800148c:	601a      	str	r2, [r3, #0]
 800148e:	605a      	str	r2, [r3, #4]
 8001490:	609a      	str	r2, [r3, #8]
 8001492:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001494:	f107 0320 	add.w	r3, r7, #32
 8001498:	2200      	movs	r2, #0
 800149a:	601a      	str	r2, [r3, #0]
 800149c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800149e:	1d3b      	adds	r3, r7, #4
 80014a0:	2200      	movs	r2, #0
 80014a2:	601a      	str	r2, [r3, #0]
 80014a4:	605a      	str	r2, [r3, #4]
 80014a6:	609a      	str	r2, [r3, #8]
 80014a8:	60da      	str	r2, [r3, #12]
 80014aa:	611a      	str	r2, [r3, #16]
 80014ac:	615a      	str	r2, [r3, #20]
 80014ae:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80014b0:	4b2c      	ldr	r3, [pc, #176]	; (8001564 <MX_TIM3_Init+0xe4>)
 80014b2:	4a2d      	ldr	r2, [pc, #180]	; (8001568 <MX_TIM3_Init+0xe8>)
 80014b4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 2343;
 80014b6:	4b2b      	ldr	r3, [pc, #172]	; (8001564 <MX_TIM3_Init+0xe4>)
 80014b8:	f640 1227 	movw	r2, #2343	; 0x927
 80014bc:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014be:	4b29      	ldr	r3, [pc, #164]	; (8001564 <MX_TIM3_Init+0xe4>)
 80014c0:	2200      	movs	r2, #0
 80014c2:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 255;
 80014c4:	4b27      	ldr	r3, [pc, #156]	; (8001564 <MX_TIM3_Init+0xe4>)
 80014c6:	22ff      	movs	r2, #255	; 0xff
 80014c8:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014ca:	4b26      	ldr	r3, [pc, #152]	; (8001564 <MX_TIM3_Init+0xe4>)
 80014cc:	2200      	movs	r2, #0
 80014ce:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014d0:	4b24      	ldr	r3, [pc, #144]	; (8001564 <MX_TIM3_Init+0xe4>)
 80014d2:	2200      	movs	r2, #0
 80014d4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80014d6:	4823      	ldr	r0, [pc, #140]	; (8001564 <MX_TIM3_Init+0xe4>)
 80014d8:	f005 fabc 	bl	8006a54 <HAL_TIM_Base_Init>
 80014dc:	4603      	mov	r3, r0
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d001      	beq.n	80014e6 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 80014e2:	f000 fa29 	bl	8001938 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80014e6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80014ea:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80014ec:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80014f0:	4619      	mov	r1, r3
 80014f2:	481c      	ldr	r0, [pc, #112]	; (8001564 <MX_TIM3_Init+0xe4>)
 80014f4:	f005 ffe0 	bl	80074b8 <HAL_TIM_ConfigClockSource>
 80014f8:	4603      	mov	r3, r0
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d001      	beq.n	8001502 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 80014fe:	f000 fa1b 	bl	8001938 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001502:	4818      	ldr	r0, [pc, #96]	; (8001564 <MX_TIM3_Init+0xe4>)
 8001504:	f005 fca8 	bl	8006e58 <HAL_TIM_PWM_Init>
 8001508:	4603      	mov	r3, r0
 800150a:	2b00      	cmp	r3, #0
 800150c:	d001      	beq.n	8001512 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 800150e:	f000 fa13 	bl	8001938 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001512:	2300      	movs	r3, #0
 8001514:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001516:	2300      	movs	r3, #0
 8001518:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800151a:	f107 0320 	add.w	r3, r7, #32
 800151e:	4619      	mov	r1, r3
 8001520:	4810      	ldr	r0, [pc, #64]	; (8001564 <MX_TIM3_Init+0xe4>)
 8001522:	f006 fb85 	bl	8007c30 <HAL_TIMEx_MasterConfigSynchronization>
 8001526:	4603      	mov	r3, r0
 8001528:	2b00      	cmp	r3, #0
 800152a:	d001      	beq.n	8001530 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 800152c:	f000 fa04 	bl	8001938 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001530:	2360      	movs	r3, #96	; 0x60
 8001532:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001534:	2300      	movs	r3, #0
 8001536:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8001538:	2302      	movs	r3, #2
 800153a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 800153c:	2304      	movs	r3, #4
 800153e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001540:	1d3b      	adds	r3, r7, #4
 8001542:	2208      	movs	r2, #8
 8001544:	4619      	mov	r1, r3
 8001546:	4807      	ldr	r0, [pc, #28]	; (8001564 <MX_TIM3_Init+0xe4>)
 8001548:	f005 fef4 	bl	8007334 <HAL_TIM_PWM_ConfigChannel>
 800154c:	4603      	mov	r3, r0
 800154e:	2b00      	cmp	r3, #0
 8001550:	d001      	beq.n	8001556 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8001552:	f000 f9f1 	bl	8001938 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001556:	4803      	ldr	r0, [pc, #12]	; (8001564 <MX_TIM3_Init+0xe4>)
 8001558:	f000 fb52 	bl	8001c00 <HAL_TIM_MspPostInit>

}
 800155c:	bf00      	nop
 800155e:	3738      	adds	r7, #56	; 0x38
 8001560:	46bd      	mov	sp, r7
 8001562:	bd80      	pop	{r7, pc}
 8001564:	200010a8 	.word	0x200010a8
 8001568:	40000400 	.word	0x40000400

0800156c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 800156c:	b580      	push	{r7, lr}
 800156e:	b086      	sub	sp, #24
 8001570:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001572:	f107 0308 	add.w	r3, r7, #8
 8001576:	2200      	movs	r2, #0
 8001578:	601a      	str	r2, [r3, #0]
 800157a:	605a      	str	r2, [r3, #4]
 800157c:	609a      	str	r2, [r3, #8]
 800157e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001580:	463b      	mov	r3, r7
 8001582:	2200      	movs	r2, #0
 8001584:	601a      	str	r2, [r3, #0]
 8001586:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001588:	4b1d      	ldr	r3, [pc, #116]	; (8001600 <MX_TIM4_Init+0x94>)
 800158a:	4a1e      	ldr	r2, [pc, #120]	; (8001604 <MX_TIM4_Init+0x98>)
 800158c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 800158e:	4b1c      	ldr	r3, [pc, #112]	; (8001600 <MX_TIM4_Init+0x94>)
 8001590:	2200      	movs	r2, #0
 8001592:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001594:	4b1a      	ldr	r3, [pc, #104]	; (8001600 <MX_TIM4_Init+0x94>)
 8001596:	2200      	movs	r2, #0
 8001598:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 800159a:	4b19      	ldr	r3, [pc, #100]	; (8001600 <MX_TIM4_Init+0x94>)
 800159c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80015a0:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015a2:	4b17      	ldr	r3, [pc, #92]	; (8001600 <MX_TIM4_Init+0x94>)
 80015a4:	2200      	movs	r2, #0
 80015a6:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015a8:	4b15      	ldr	r3, [pc, #84]	; (8001600 <MX_TIM4_Init+0x94>)
 80015aa:	2200      	movs	r2, #0
 80015ac:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80015ae:	4814      	ldr	r0, [pc, #80]	; (8001600 <MX_TIM4_Init+0x94>)
 80015b0:	f005 fa50 	bl	8006a54 <HAL_TIM_Base_Init>
 80015b4:	4603      	mov	r3, r0
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d001      	beq.n	80015be <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 80015ba:	f000 f9bd 	bl	8001938 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80015be:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80015c2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80015c4:	f107 0308 	add.w	r3, r7, #8
 80015c8:	4619      	mov	r1, r3
 80015ca:	480d      	ldr	r0, [pc, #52]	; (8001600 <MX_TIM4_Init+0x94>)
 80015cc:	f005 ff74 	bl	80074b8 <HAL_TIM_ConfigClockSource>
 80015d0:	4603      	mov	r3, r0
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d001      	beq.n	80015da <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 80015d6:	f000 f9af 	bl	8001938 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015da:	2300      	movs	r3, #0
 80015dc:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015de:	2300      	movs	r3, #0
 80015e0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80015e2:	463b      	mov	r3, r7
 80015e4:	4619      	mov	r1, r3
 80015e6:	4806      	ldr	r0, [pc, #24]	; (8001600 <MX_TIM4_Init+0x94>)
 80015e8:	f006 fb22 	bl	8007c30 <HAL_TIMEx_MasterConfigSynchronization>
 80015ec:	4603      	mov	r3, r0
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d001      	beq.n	80015f6 <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 80015f2:	f000 f9a1 	bl	8001938 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80015f6:	bf00      	nop
 80015f8:	3718      	adds	r7, #24
 80015fa:	46bd      	mov	sp, r7
 80015fc:	bd80      	pop	{r7, pc}
 80015fe:	bf00      	nop
 8001600:	20001060 	.word	0x20001060
 8001604:	40000800 	.word	0x40000800

08001608 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001608:	b580      	push	{r7, lr}
 800160a:	b082      	sub	sp, #8
 800160c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800160e:	2300      	movs	r3, #0
 8001610:	607b      	str	r3, [r7, #4]
 8001612:	4b0c      	ldr	r3, [pc, #48]	; (8001644 <MX_DMA_Init+0x3c>)
 8001614:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001616:	4a0b      	ldr	r2, [pc, #44]	; (8001644 <MX_DMA_Init+0x3c>)
 8001618:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800161c:	6313      	str	r3, [r2, #48]	; 0x30
 800161e:	4b09      	ldr	r3, [pc, #36]	; (8001644 <MX_DMA_Init+0x3c>)
 8001620:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001622:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001626:	607b      	str	r3, [r7, #4]
 8001628:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800162a:	2200      	movs	r2, #0
 800162c:	2100      	movs	r1, #0
 800162e:	2038      	movs	r0, #56	; 0x38
 8001630:	f003 f8db 	bl	80047ea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001634:	2038      	movs	r0, #56	; 0x38
 8001636:	f003 f8f4 	bl	8004822 <HAL_NVIC_EnableIRQ>

}
 800163a:	bf00      	nop
 800163c:	3708      	adds	r7, #8
 800163e:	46bd      	mov	sp, r7
 8001640:	bd80      	pop	{r7, pc}
 8001642:	bf00      	nop
 8001644:	40023800 	.word	0x40023800

08001648 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001648:	b580      	push	{r7, lr}
 800164a:	b08a      	sub	sp, #40	; 0x28
 800164c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800164e:	f107 0314 	add.w	r3, r7, #20
 8001652:	2200      	movs	r2, #0
 8001654:	601a      	str	r2, [r3, #0]
 8001656:	605a      	str	r2, [r3, #4]
 8001658:	609a      	str	r2, [r3, #8]
 800165a:	60da      	str	r2, [r3, #12]
 800165c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800165e:	2300      	movs	r3, #0
 8001660:	613b      	str	r3, [r7, #16]
 8001662:	4b4b      	ldr	r3, [pc, #300]	; (8001790 <MX_GPIO_Init+0x148>)
 8001664:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001666:	4a4a      	ldr	r2, [pc, #296]	; (8001790 <MX_GPIO_Init+0x148>)
 8001668:	f043 0304 	orr.w	r3, r3, #4
 800166c:	6313      	str	r3, [r2, #48]	; 0x30
 800166e:	4b48      	ldr	r3, [pc, #288]	; (8001790 <MX_GPIO_Init+0x148>)
 8001670:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001672:	f003 0304 	and.w	r3, r3, #4
 8001676:	613b      	str	r3, [r7, #16]
 8001678:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800167a:	2300      	movs	r3, #0
 800167c:	60fb      	str	r3, [r7, #12]
 800167e:	4b44      	ldr	r3, [pc, #272]	; (8001790 <MX_GPIO_Init+0x148>)
 8001680:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001682:	4a43      	ldr	r2, [pc, #268]	; (8001790 <MX_GPIO_Init+0x148>)
 8001684:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001688:	6313      	str	r3, [r2, #48]	; 0x30
 800168a:	4b41      	ldr	r3, [pc, #260]	; (8001790 <MX_GPIO_Init+0x148>)
 800168c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800168e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001692:	60fb      	str	r3, [r7, #12]
 8001694:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001696:	2300      	movs	r3, #0
 8001698:	60bb      	str	r3, [r7, #8]
 800169a:	4b3d      	ldr	r3, [pc, #244]	; (8001790 <MX_GPIO_Init+0x148>)
 800169c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800169e:	4a3c      	ldr	r2, [pc, #240]	; (8001790 <MX_GPIO_Init+0x148>)
 80016a0:	f043 0301 	orr.w	r3, r3, #1
 80016a4:	6313      	str	r3, [r2, #48]	; 0x30
 80016a6:	4b3a      	ldr	r3, [pc, #232]	; (8001790 <MX_GPIO_Init+0x148>)
 80016a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016aa:	f003 0301 	and.w	r3, r3, #1
 80016ae:	60bb      	str	r3, [r7, #8]
 80016b0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80016b2:	2300      	movs	r3, #0
 80016b4:	607b      	str	r3, [r7, #4]
 80016b6:	4b36      	ldr	r3, [pc, #216]	; (8001790 <MX_GPIO_Init+0x148>)
 80016b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016ba:	4a35      	ldr	r2, [pc, #212]	; (8001790 <MX_GPIO_Init+0x148>)
 80016bc:	f043 0302 	orr.w	r3, r3, #2
 80016c0:	6313      	str	r3, [r2, #48]	; 0x30
 80016c2:	4b33      	ldr	r3, [pc, #204]	; (8001790 <MX_GPIO_Init+0x148>)
 80016c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016c6:	f003 0302 	and.w	r3, r3, #2
 80016ca:	607b      	str	r3, [r7, #4]
 80016cc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(R_CLK_GPIO_Port, R_CLK_Pin, GPIO_PIN_RESET);
 80016ce:	2200      	movs	r2, #0
 80016d0:	2140      	movs	r1, #64	; 0x40
 80016d2:	4830      	ldr	r0, [pc, #192]	; (8001794 <MX_GPIO_Init+0x14c>)
 80016d4:	f004 f9c8 	bl	8005a68 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : SW_B_Pin SW_Y_Pin SW_RT_Pin */
  GPIO_InitStruct.Pin = SW_B_Pin|SW_Y_Pin|SW_RT_Pin;
 80016d8:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 80016dc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016de:	2300      	movs	r3, #0
 80016e0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80016e2:	2302      	movs	r3, #2
 80016e4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016e6:	f107 0314 	add.w	r3, r7, #20
 80016ea:	4619      	mov	r1, r3
 80016ec:	482a      	ldr	r0, [pc, #168]	; (8001798 <MX_GPIO_Init+0x150>)
 80016ee:	f003 ff3b 	bl	8005568 <HAL_GPIO_Init>

  /*Configure GPIO pins : SW_RTH_Pin SW_LEFT_Pin SW_LB_Pin SW_LT_Pin */
  GPIO_InitStruct.Pin = SW_RTH_Pin|SW_LEFT_Pin|SW_LB_Pin|SW_LT_Pin;
 80016f2:	f44f 63e2 	mov.w	r3, #1808	; 0x710
 80016f6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016f8:	2300      	movs	r3, #0
 80016fa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80016fc:	2302      	movs	r3, #2
 80016fe:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001700:	f107 0314 	add.w	r3, r7, #20
 8001704:	4619      	mov	r1, r3
 8001706:	4823      	ldr	r0, [pc, #140]	; (8001794 <MX_GPIO_Init+0x14c>)
 8001708:	f003 ff2e 	bl	8005568 <HAL_GPIO_Init>

  /*Configure GPIO pin : R_CLK_Pin */
  GPIO_InitStruct.Pin = R_CLK_Pin;
 800170c:	2340      	movs	r3, #64	; 0x40
 800170e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001710:	2301      	movs	r3, #1
 8001712:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001714:	2300      	movs	r3, #0
 8001716:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001718:	2300      	movs	r3, #0
 800171a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(R_CLK_GPIO_Port, &GPIO_InitStruct);
 800171c:	f107 0314 	add.w	r3, r7, #20
 8001720:	4619      	mov	r1, r3
 8001722:	481c      	ldr	r0, [pc, #112]	; (8001794 <MX_GPIO_Init+0x14c>)
 8001724:	f003 ff20 	bl	8005568 <HAL_GPIO_Init>

  /*Configure GPIO pins : SW_BACK_Pin SW_START_Pin SW_LTH_Pin SW_RB_Pin
                           SW_RIGHT_Pin SW_X_Pin SW_A_Pin */
  GPIO_InitStruct.Pin = SW_BACK_Pin|SW_START_Pin|SW_LTH_Pin|SW_RB_Pin
 8001728:	f243 4336 	movw	r3, #13366	; 0x3436
 800172c:	617b      	str	r3, [r7, #20]
                          |SW_RIGHT_Pin|SW_X_Pin|SW_A_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800172e:	2300      	movs	r3, #0
 8001730:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001732:	2302      	movs	r3, #2
 8001734:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001736:	f107 0314 	add.w	r3, r7, #20
 800173a:	4619      	mov	r1, r3
 800173c:	4817      	ldr	r0, [pc, #92]	; (800179c <MX_GPIO_Init+0x154>)
 800173e:	f003 ff13 	bl	8005568 <HAL_GPIO_Init>

  /*Configure GPIO pin : ENCODER_A_Pin */
  GPIO_InitStruct.Pin = ENCODER_A_Pin;
 8001742:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001746:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001748:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 800174c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800174e:	2300      	movs	r3, #0
 8001750:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ENCODER_A_GPIO_Port, &GPIO_InitStruct);
 8001752:	f107 0314 	add.w	r3, r7, #20
 8001756:	4619      	mov	r1, r3
 8001758:	480e      	ldr	r0, [pc, #56]	; (8001794 <MX_GPIO_Init+0x14c>)
 800175a:	f003 ff05 	bl	8005568 <HAL_GPIO_Init>

  /*Configure GPIO pin : ENCODER_B_Pin */
  GPIO_InitStruct.Pin = ENCODER_B_Pin;
 800175e:	2308      	movs	r3, #8
 8001760:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001762:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 8001766:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001768:	2300      	movs	r3, #0
 800176a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ENCODER_B_GPIO_Port, &GPIO_InitStruct);
 800176c:	f107 0314 	add.w	r3, r7, #20
 8001770:	4619      	mov	r1, r3
 8001772:	480a      	ldr	r0, [pc, #40]	; (800179c <MX_GPIO_Init+0x154>)
 8001774:	f003 fef8 	bl	8005568 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 1, 0);
 8001778:	2200      	movs	r2, #0
 800177a:	2101      	movs	r1, #1
 800177c:	2028      	movs	r0, #40	; 0x28
 800177e:	f003 f834 	bl	80047ea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001782:	2028      	movs	r0, #40	; 0x28
 8001784:	f003 f84d 	bl	8004822 <HAL_NVIC_EnableIRQ>

}
 8001788:	bf00      	nop
 800178a:	3728      	adds	r7, #40	; 0x28
 800178c:	46bd      	mov	sp, r7
 800178e:	bd80      	pop	{r7, pc}
 8001790:	40023800 	.word	0x40023800
 8001794:	40020000 	.word	0x40020000
 8001798:	40020800 	.word	0x40020800
 800179c:	40020400 	.word	0x40020400

080017a0 <UpdateAllButtons>:

/* USER CODE BEGIN 4 */

void UpdateAllButtons(){
 80017a0:	b580      	push	{r7, lr}
 80017a2:	b082      	sub	sp, #8
 80017a4:	af00      	add	r7, sp, #0
	for(uint8_t i = 0; i < 14; i++){
 80017a6:	2300      	movs	r3, #0
 80017a8:	71fb      	strb	r3, [r7, #7]
 80017aa:	e00c      	b.n	80017c6 <UpdateAllButtons+0x26>
		ButtonSwitch_Update(&(buttons[i]));
 80017ac:	79fa      	ldrb	r2, [r7, #7]
 80017ae:	4613      	mov	r3, r2
 80017b0:	009b      	lsls	r3, r3, #2
 80017b2:	4413      	add	r3, r2
 80017b4:	00db      	lsls	r3, r3, #3
 80017b6:	4a08      	ldr	r2, [pc, #32]	; (80017d8 <UpdateAllButtons+0x38>)
 80017b8:	4413      	add	r3, r2
 80017ba:	4618      	mov	r0, r3
 80017bc:	f000 fbc7 	bl	8001f4e <ButtonSwitch_Update>
	for(uint8_t i = 0; i < 14; i++){
 80017c0:	79fb      	ldrb	r3, [r7, #7]
 80017c2:	3301      	adds	r3, #1
 80017c4:	71fb      	strb	r3, [r7, #7]
 80017c6:	79fb      	ldrb	r3, [r7, #7]
 80017c8:	2b0d      	cmp	r3, #13
 80017ca:	d9ef      	bls.n	80017ac <UpdateAllButtons+0xc>
	}
}
 80017cc:	bf00      	nop
 80017ce:	bf00      	nop
 80017d0:	3708      	adds	r7, #8
 80017d2:	46bd      	mov	sp, r7
 80017d4:	bd80      	pop	{r7, pc}
 80017d6:	bf00      	nop
 80017d8:	2000144c 	.word	0x2000144c

080017dc <write_next_event_state>:

//Increment event_index_write and write to next event_state in buffer
void write_next_event_state(State_TypeDef next_state){
 80017dc:	b480      	push	{r7}
 80017de:	b083      	sub	sp, #12
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	4603      	mov	r3, r0
 80017e4:	71fb      	strb	r3, [r7, #7]
	event_index_write = (event_index_write + 1) % EVENT_BUFFER_LENGTH;
 80017e6:	4b0c      	ldr	r3, [pc, #48]	; (8001818 <write_next_event_state+0x3c>)
 80017e8:	781b      	ldrb	r3, [r3, #0]
 80017ea:	3301      	adds	r3, #1
 80017ec:	425a      	negs	r2, r3
 80017ee:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80017f2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80017f6:	bf58      	it	pl
 80017f8:	4253      	negpl	r3, r2
 80017fa:	b2da      	uxtb	r2, r3
 80017fc:	4b06      	ldr	r3, [pc, #24]	; (8001818 <write_next_event_state+0x3c>)
 80017fe:	701a      	strb	r2, [r3, #0]
	event_state[event_index_write] = next_state;
 8001800:	4b05      	ldr	r3, [pc, #20]	; (8001818 <write_next_event_state+0x3c>)
 8001802:	781b      	ldrb	r3, [r3, #0]
 8001804:	4619      	mov	r1, r3
 8001806:	4a05      	ldr	r2, [pc, #20]	; (800181c <write_next_event_state+0x40>)
 8001808:	79fb      	ldrb	r3, [r7, #7]
 800180a:	5453      	strb	r3, [r2, r1]
}
 800180c:	bf00      	nop
 800180e:	370c      	adds	r7, #12
 8001810:	46bd      	mov	sp, r7
 8001812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001816:	4770      	bx	lr
 8001818:	20001057 	.word	0x20001057
 800181c:	20001824 	.word	0x20001824

08001820 <write_next_keyboard_event_state>:

//Increment keyboard_event_index_write and write to next event_state in buffer
void write_next_keyboard_event_state(uint8_t *string_address, uint8_t string_length){
 8001820:	b580      	push	{r7, lr}
 8001822:	b082      	sub	sp, #8
 8001824:	af00      	add	r7, sp, #0
 8001826:	6078      	str	r0, [r7, #4]
 8001828:	460b      	mov	r3, r1
 800182a:	70fb      	strb	r3, [r7, #3]
	write_next_event_state(USB_EVENT_HID_KEYBOARD_UPDATE);
 800182c:	2009      	movs	r0, #9
 800182e:	f7ff ffd5 	bl	80017dc <write_next_event_state>
	keyboard_event_string_addresses[keyboard_event_index_write] = string_address;
 8001832:	4b0f      	ldr	r3, [pc, #60]	; (8001870 <write_next_keyboard_event_state+0x50>)
 8001834:	781b      	ldrb	r3, [r3, #0]
 8001836:	4619      	mov	r1, r3
 8001838:	4a0e      	ldr	r2, [pc, #56]	; (8001874 <write_next_keyboard_event_state+0x54>)
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
	keyboard_event_string_lengths[keyboard_event_index_write] = string_length;
 8001840:	4b0b      	ldr	r3, [pc, #44]	; (8001870 <write_next_keyboard_event_state+0x50>)
 8001842:	781b      	ldrb	r3, [r3, #0]
 8001844:	4619      	mov	r1, r3
 8001846:	4a0c      	ldr	r2, [pc, #48]	; (8001878 <write_next_keyboard_event_state+0x58>)
 8001848:	78fb      	ldrb	r3, [r7, #3]
 800184a:	5453      	strb	r3, [r2, r1]
	event_index_write = (keyboard_event_index_write + 1) % KEYBOARD_EVENT_BUFFER_LENGTH;
 800184c:	4b08      	ldr	r3, [pc, #32]	; (8001870 <write_next_keyboard_event_state+0x50>)
 800184e:	781b      	ldrb	r3, [r3, #0]
 8001850:	3301      	adds	r3, #1
 8001852:	425a      	negs	r2, r3
 8001854:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001858:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800185c:	bf58      	it	pl
 800185e:	4253      	negpl	r3, r2
 8001860:	b2da      	uxtb	r2, r3
 8001862:	4b06      	ldr	r3, [pc, #24]	; (800187c <write_next_keyboard_event_state+0x5c>)
 8001864:	701a      	strb	r2, [r3, #0]
}
 8001866:	bf00      	nop
 8001868:	3708      	adds	r7, #8
 800186a:	46bd      	mov	sp, r7
 800186c:	bd80      	pop	{r7, pc}
 800186e:	bf00      	nop
 8001870:	2000105a 	.word	0x2000105a
 8001874:	20001238 	.word	0x20001238
 8001878:	200017a4 	.word	0x200017a4
 800187c:	20001057 	.word	0x20001057

08001880 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc){
 8001880:	b580      	push	{r7, lr}
 8001882:	b082      	sub	sp, #8
 8001884:	af00      	add	r7, sp, #0
 8001886:	6078      	str	r0, [r7, #4]
	write_next_event_state(ADC_EVENT_UPDATE);
 8001888:	2005      	movs	r0, #5
 800188a:	f7ff ffa7 	bl	80017dc <write_next_event_state>
}
 800188e:	bf00      	nop
 8001890:	3708      	adds	r7, #8
 8001892:	46bd      	mov	sp, r7
 8001894:	bd80      	pop	{r7, pc}
	...

08001898 <HAL_TIM_OC_DelayElapsedCallback>:

void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim){
 8001898:	b580      	push	{r7, lr}
 800189a:	b082      	sub	sp, #8
 800189c:	af00      	add	r7, sp, #0
 800189e:	6078      	str	r0, [r7, #4]
	switch(htim->Channel){
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	7f1b      	ldrb	r3, [r3, #28]
 80018a4:	3b01      	subs	r3, #1
 80018a6:	2b07      	cmp	r3, #7
 80018a8:	d822      	bhi.n	80018f0 <HAL_TIM_OC_DelayElapsedCallback+0x58>
 80018aa:	a201      	add	r2, pc, #4	; (adr r2, 80018b0 <HAL_TIM_OC_DelayElapsedCallback+0x18>)
 80018ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80018b0:	080018d1 	.word	0x080018d1
 80018b4:	080018d9 	.word	0x080018d9
 80018b8:	080018f1 	.word	0x080018f1
 80018bc:	080018e1 	.word	0x080018e1
 80018c0:	080018f1 	.word	0x080018f1
 80018c4:	080018f1 	.word	0x080018f1
 80018c8:	080018f1 	.word	0x080018f1
 80018cc:	080018e9 	.word	0x080018e9
		case HAL_TIM_ACTIVE_CHANNEL_1:
			write_next_event_state(TIM_EVENT_1);
 80018d0:	2001      	movs	r0, #1
 80018d2:	f7ff ff83 	bl	80017dc <write_next_event_state>
			break;
 80018d6:	e00c      	b.n	80018f2 <HAL_TIM_OC_DelayElapsedCallback+0x5a>
		case HAL_TIM_ACTIVE_CHANNEL_2:
			write_next_event_state(TIM_EVENT_2);
 80018d8:	2002      	movs	r0, #2
 80018da:	f7ff ff7f 	bl	80017dc <write_next_event_state>
			break;
 80018de:	e008      	b.n	80018f2 <HAL_TIM_OC_DelayElapsedCallback+0x5a>
		case HAL_TIM_ACTIVE_CHANNEL_3:
			write_next_event_state(TIM_EVENT_3);
 80018e0:	2003      	movs	r0, #3
 80018e2:	f7ff ff7b 	bl	80017dc <write_next_event_state>
			break;
 80018e6:	e004      	b.n	80018f2 <HAL_TIM_OC_DelayElapsedCallback+0x5a>
		case HAL_TIM_ACTIVE_CHANNEL_4:
			write_next_event_state(TIM_EVENT_4);
 80018e8:	2004      	movs	r0, #4
 80018ea:	f7ff ff77 	bl	80017dc <write_next_event_state>
			break;
 80018ee:	e000      	b.n	80018f2 <HAL_TIM_OC_DelayElapsedCallback+0x5a>
		default:
			break;
 80018f0:	bf00      	nop
	}
}
 80018f2:	bf00      	nop
 80018f4:	3708      	adds	r7, #8
 80018f6:	46bd      	mov	sp, r7
 80018f8:	bd80      	pop	{r7, pc}
 80018fa:	bf00      	nop

080018fc <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 80018fc:	b580      	push	{r7, lr}
 80018fe:	b082      	sub	sp, #8
 8001900:	af00      	add	r7, sp, #0
 8001902:	4603      	mov	r3, r0
 8001904:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == ENCODER_A_Pin || GPIO_Pin == ENCODER_B_Pin){
 8001906:	88fb      	ldrh	r3, [r7, #6]
 8001908:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800190c:	d002      	beq.n	8001914 <HAL_GPIO_EXTI_Callback+0x18>
 800190e:	88fb      	ldrh	r3, [r7, #6]
 8001910:	2b08      	cmp	r3, #8
 8001912:	d102      	bne.n	800191a <HAL_GPIO_EXTI_Callback+0x1e>
		write_next_event_state(GPIO_EVENT_ENCODER_UPDATE);
 8001914:	2006      	movs	r0, #6
 8001916:	f7ff ff61 	bl	80017dc <write_next_event_state>
	}
}
 800191a:	bf00      	nop
 800191c:	3708      	adds	r7, #8
 800191e:	46bd      	mov	sp, r7
 8001920:	bd80      	pop	{r7, pc}

08001922 <HAL_SPI_TxCpltCallback>:

void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi){
 8001922:	b580      	push	{r7, lr}
 8001924:	b082      	sub	sp, #8
 8001926:	af00      	add	r7, sp, #0
 8001928:	6078      	str	r0, [r7, #4]
	write_next_event_state(SPI_EVENT_LED_UPDATE);
 800192a:	200e      	movs	r0, #14
 800192c:	f7ff ff56 	bl	80017dc <write_next_event_state>
}
 8001930:	bf00      	nop
 8001932:	3708      	adds	r7, #8
 8001934:	46bd      	mov	sp, r7
 8001936:	bd80      	pop	{r7, pc}

08001938 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001938:	b480      	push	{r7}
 800193a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800193c:	b672      	cpsid	i
}
 800193e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001940:	e7fe      	b.n	8001940 <Error_Handler+0x8>
	...

08001944 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001944:	b480      	push	{r7}
 8001946:	b083      	sub	sp, #12
 8001948:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800194a:	2300      	movs	r3, #0
 800194c:	607b      	str	r3, [r7, #4]
 800194e:	4b10      	ldr	r3, [pc, #64]	; (8001990 <HAL_MspInit+0x4c>)
 8001950:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001952:	4a0f      	ldr	r2, [pc, #60]	; (8001990 <HAL_MspInit+0x4c>)
 8001954:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001958:	6453      	str	r3, [r2, #68]	; 0x44
 800195a:	4b0d      	ldr	r3, [pc, #52]	; (8001990 <HAL_MspInit+0x4c>)
 800195c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800195e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001962:	607b      	str	r3, [r7, #4]
 8001964:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001966:	2300      	movs	r3, #0
 8001968:	603b      	str	r3, [r7, #0]
 800196a:	4b09      	ldr	r3, [pc, #36]	; (8001990 <HAL_MspInit+0x4c>)
 800196c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800196e:	4a08      	ldr	r2, [pc, #32]	; (8001990 <HAL_MspInit+0x4c>)
 8001970:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001974:	6413      	str	r3, [r2, #64]	; 0x40
 8001976:	4b06      	ldr	r3, [pc, #24]	; (8001990 <HAL_MspInit+0x4c>)
 8001978:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800197a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800197e:	603b      	str	r3, [r7, #0]
 8001980:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001982:	bf00      	nop
 8001984:	370c      	adds	r7, #12
 8001986:	46bd      	mov	sp, r7
 8001988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800198c:	4770      	bx	lr
 800198e:	bf00      	nop
 8001990:	40023800 	.word	0x40023800

08001994 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	b08a      	sub	sp, #40	; 0x28
 8001998:	af00      	add	r7, sp, #0
 800199a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800199c:	f107 0314 	add.w	r3, r7, #20
 80019a0:	2200      	movs	r2, #0
 80019a2:	601a      	str	r2, [r3, #0]
 80019a4:	605a      	str	r2, [r3, #4]
 80019a6:	609a      	str	r2, [r3, #8]
 80019a8:	60da      	str	r2, [r3, #12]
 80019aa:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	4a32      	ldr	r2, [pc, #200]	; (8001a7c <HAL_ADC_MspInit+0xe8>)
 80019b2:	4293      	cmp	r3, r2
 80019b4:	d15e      	bne.n	8001a74 <HAL_ADC_MspInit+0xe0>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80019b6:	2300      	movs	r3, #0
 80019b8:	613b      	str	r3, [r7, #16]
 80019ba:	4b31      	ldr	r3, [pc, #196]	; (8001a80 <HAL_ADC_MspInit+0xec>)
 80019bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019be:	4a30      	ldr	r2, [pc, #192]	; (8001a80 <HAL_ADC_MspInit+0xec>)
 80019c0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80019c4:	6453      	str	r3, [r2, #68]	; 0x44
 80019c6:	4b2e      	ldr	r3, [pc, #184]	; (8001a80 <HAL_ADC_MspInit+0xec>)
 80019c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80019ce:	613b      	str	r3, [r7, #16]
 80019d0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019d2:	2300      	movs	r3, #0
 80019d4:	60fb      	str	r3, [r7, #12]
 80019d6:	4b2a      	ldr	r3, [pc, #168]	; (8001a80 <HAL_ADC_MspInit+0xec>)
 80019d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019da:	4a29      	ldr	r2, [pc, #164]	; (8001a80 <HAL_ADC_MspInit+0xec>)
 80019dc:	f043 0301 	orr.w	r3, r3, #1
 80019e0:	6313      	str	r3, [r2, #48]	; 0x30
 80019e2:	4b27      	ldr	r3, [pc, #156]	; (8001a80 <HAL_ADC_MspInit+0xec>)
 80019e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019e6:	f003 0301 	and.w	r3, r3, #1
 80019ea:	60fb      	str	r3, [r7, #12]
 80019ec:	68fb      	ldr	r3, [r7, #12]
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 80019ee:	230f      	movs	r3, #15
 80019f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80019f2:	2303      	movs	r3, #3
 80019f4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019f6:	2300      	movs	r3, #0
 80019f8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019fa:	f107 0314 	add.w	r3, r7, #20
 80019fe:	4619      	mov	r1, r3
 8001a00:	4820      	ldr	r0, [pc, #128]	; (8001a84 <HAL_ADC_MspInit+0xf0>)
 8001a02:	f003 fdb1 	bl	8005568 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8001a06:	4b20      	ldr	r3, [pc, #128]	; (8001a88 <HAL_ADC_MspInit+0xf4>)
 8001a08:	4a20      	ldr	r2, [pc, #128]	; (8001a8c <HAL_ADC_MspInit+0xf8>)
 8001a0a:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001a0c:	4b1e      	ldr	r3, [pc, #120]	; (8001a88 <HAL_ADC_MspInit+0xf4>)
 8001a0e:	2200      	movs	r2, #0
 8001a10:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001a12:	4b1d      	ldr	r3, [pc, #116]	; (8001a88 <HAL_ADC_MspInit+0xf4>)
 8001a14:	2200      	movs	r2, #0
 8001a16:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001a18:	4b1b      	ldr	r3, [pc, #108]	; (8001a88 <HAL_ADC_MspInit+0xf4>)
 8001a1a:	2200      	movs	r2, #0
 8001a1c:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001a1e:	4b1a      	ldr	r3, [pc, #104]	; (8001a88 <HAL_ADC_MspInit+0xf4>)
 8001a20:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001a24:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001a26:	4b18      	ldr	r3, [pc, #96]	; (8001a88 <HAL_ADC_MspInit+0xf4>)
 8001a28:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001a2c:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001a2e:	4b16      	ldr	r3, [pc, #88]	; (8001a88 <HAL_ADC_MspInit+0xf4>)
 8001a30:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001a34:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8001a36:	4b14      	ldr	r3, [pc, #80]	; (8001a88 <HAL_ADC_MspInit+0xf4>)
 8001a38:	2200      	movs	r2, #0
 8001a3a:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001a3c:	4b12      	ldr	r3, [pc, #72]	; (8001a88 <HAL_ADC_MspInit+0xf4>)
 8001a3e:	2200      	movs	r2, #0
 8001a40:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001a42:	4b11      	ldr	r3, [pc, #68]	; (8001a88 <HAL_ADC_MspInit+0xf4>)
 8001a44:	2200      	movs	r2, #0
 8001a46:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001a48:	480f      	ldr	r0, [pc, #60]	; (8001a88 <HAL_ADC_MspInit+0xf4>)
 8001a4a:	f002 ff13 	bl	8004874 <HAL_DMA_Init>
 8001a4e:	4603      	mov	r3, r0
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d001      	beq.n	8001a58 <HAL_ADC_MspInit+0xc4>
    {
      Error_Handler();
 8001a54:	f7ff ff70 	bl	8001938 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	4a0b      	ldr	r2, [pc, #44]	; (8001a88 <HAL_ADC_MspInit+0xf4>)
 8001a5c:	639a      	str	r2, [r3, #56]	; 0x38
 8001a5e:	4a0a      	ldr	r2, [pc, #40]	; (8001a88 <HAL_ADC_MspInit+0xf4>)
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	6393      	str	r3, [r2, #56]	; 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8001a64:	2200      	movs	r2, #0
 8001a66:	2100      	movs	r1, #0
 8001a68:	2012      	movs	r0, #18
 8001a6a:	f002 febe 	bl	80047ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8001a6e:	2012      	movs	r0, #18
 8001a70:	f002 fed7 	bl	8004822 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001a74:	bf00      	nop
 8001a76:	3728      	adds	r7, #40	; 0x28
 8001a78:	46bd      	mov	sp, r7
 8001a7a:	bd80      	pop	{r7, pc}
 8001a7c:	40012000 	.word	0x40012000
 8001a80:	40023800 	.word	0x40023800
 8001a84:	40020000 	.word	0x40020000
 8001a88:	200011d8 	.word	0x200011d8
 8001a8c:	40026410 	.word	0x40026410

08001a90 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b08a      	sub	sp, #40	; 0x28
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a98:	f107 0314 	add.w	r3, r7, #20
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	601a      	str	r2, [r3, #0]
 8001aa0:	605a      	str	r2, [r3, #4]
 8001aa2:	609a      	str	r2, [r3, #8]
 8001aa4:	60da      	str	r2, [r3, #12]
 8001aa6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	4a1d      	ldr	r2, [pc, #116]	; (8001b24 <HAL_SPI_MspInit+0x94>)
 8001aae:	4293      	cmp	r3, r2
 8001ab0:	d133      	bne.n	8001b1a <HAL_SPI_MspInit+0x8a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	613b      	str	r3, [r7, #16]
 8001ab6:	4b1c      	ldr	r3, [pc, #112]	; (8001b28 <HAL_SPI_MspInit+0x98>)
 8001ab8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001aba:	4a1b      	ldr	r2, [pc, #108]	; (8001b28 <HAL_SPI_MspInit+0x98>)
 8001abc:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001ac0:	6453      	str	r3, [r2, #68]	; 0x44
 8001ac2:	4b19      	ldr	r3, [pc, #100]	; (8001b28 <HAL_SPI_MspInit+0x98>)
 8001ac4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ac6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001aca:	613b      	str	r3, [r7, #16]
 8001acc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ace:	2300      	movs	r3, #0
 8001ad0:	60fb      	str	r3, [r7, #12]
 8001ad2:	4b15      	ldr	r3, [pc, #84]	; (8001b28 <HAL_SPI_MspInit+0x98>)
 8001ad4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ad6:	4a14      	ldr	r2, [pc, #80]	; (8001b28 <HAL_SPI_MspInit+0x98>)
 8001ad8:	f043 0301 	orr.w	r3, r3, #1
 8001adc:	6313      	str	r3, [r2, #48]	; 0x30
 8001ade:	4b12      	ldr	r3, [pc, #72]	; (8001b28 <HAL_SPI_MspInit+0x98>)
 8001ae0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ae2:	f003 0301 	and.w	r3, r3, #1
 8001ae6:	60fb      	str	r3, [r7, #12]
 8001ae8:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SR_CLK_Pin|SR_DATA_Pin;
 8001aea:	23a0      	movs	r3, #160	; 0xa0
 8001aec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001aee:	2302      	movs	r3, #2
 8001af0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001af2:	2300      	movs	r3, #0
 8001af4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001af6:	2303      	movs	r3, #3
 8001af8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001afa:	2305      	movs	r3, #5
 8001afc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001afe:	f107 0314 	add.w	r3, r7, #20
 8001b02:	4619      	mov	r1, r3
 8001b04:	4809      	ldr	r0, [pc, #36]	; (8001b2c <HAL_SPI_MspInit+0x9c>)
 8001b06:	f003 fd2f 	bl	8005568 <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 1, 0);
 8001b0a:	2200      	movs	r2, #0
 8001b0c:	2101      	movs	r1, #1
 8001b0e:	2023      	movs	r0, #35	; 0x23
 8001b10:	f002 fe6b 	bl	80047ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8001b14:	2023      	movs	r0, #35	; 0x23
 8001b16:	f002 fe84 	bl	8004822 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001b1a:	bf00      	nop
 8001b1c:	3728      	adds	r7, #40	; 0x28
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	bd80      	pop	{r7, pc}
 8001b22:	bf00      	nop
 8001b24:	40013000 	.word	0x40013000
 8001b28:	40023800 	.word	0x40023800
 8001b2c:	40020000 	.word	0x40020000

08001b30 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	b086      	sub	sp, #24
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	4a2c      	ldr	r2, [pc, #176]	; (8001bf0 <HAL_TIM_Base_MspInit+0xc0>)
 8001b3e:	4293      	cmp	r3, r2
 8001b40:	d116      	bne.n	8001b70 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001b42:	2300      	movs	r3, #0
 8001b44:	617b      	str	r3, [r7, #20]
 8001b46:	4b2b      	ldr	r3, [pc, #172]	; (8001bf4 <HAL_TIM_Base_MspInit+0xc4>)
 8001b48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b4a:	4a2a      	ldr	r2, [pc, #168]	; (8001bf4 <HAL_TIM_Base_MspInit+0xc4>)
 8001b4c:	f043 0301 	orr.w	r3, r3, #1
 8001b50:	6453      	str	r3, [r2, #68]	; 0x44
 8001b52:	4b28      	ldr	r3, [pc, #160]	; (8001bf4 <HAL_TIM_Base_MspInit+0xc4>)
 8001b54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b56:	f003 0301 	and.w	r3, r3, #1
 8001b5a:	617b      	str	r3, [r7, #20]
 8001b5c:	697b      	ldr	r3, [r7, #20]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 1, 0);
 8001b5e:	2200      	movs	r2, #0
 8001b60:	2101      	movs	r1, #1
 8001b62:	201b      	movs	r0, #27
 8001b64:	f002 fe41 	bl	80047ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8001b68:	201b      	movs	r0, #27
 8001b6a:	f002 fe5a 	bl	8004822 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001b6e:	e03a      	b.n	8001be6 <HAL_TIM_Base_MspInit+0xb6>
  else if(htim_base->Instance==TIM2)
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001b78:	d10e      	bne.n	8001b98 <HAL_TIM_Base_MspInit+0x68>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	613b      	str	r3, [r7, #16]
 8001b7e:	4b1d      	ldr	r3, [pc, #116]	; (8001bf4 <HAL_TIM_Base_MspInit+0xc4>)
 8001b80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b82:	4a1c      	ldr	r2, [pc, #112]	; (8001bf4 <HAL_TIM_Base_MspInit+0xc4>)
 8001b84:	f043 0301 	orr.w	r3, r3, #1
 8001b88:	6413      	str	r3, [r2, #64]	; 0x40
 8001b8a:	4b1a      	ldr	r3, [pc, #104]	; (8001bf4 <HAL_TIM_Base_MspInit+0xc4>)
 8001b8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b8e:	f003 0301 	and.w	r3, r3, #1
 8001b92:	613b      	str	r3, [r7, #16]
 8001b94:	693b      	ldr	r3, [r7, #16]
}
 8001b96:	e026      	b.n	8001be6 <HAL_TIM_Base_MspInit+0xb6>
  else if(htim_base->Instance==TIM3)
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	4a16      	ldr	r2, [pc, #88]	; (8001bf8 <HAL_TIM_Base_MspInit+0xc8>)
 8001b9e:	4293      	cmp	r3, r2
 8001ba0:	d10e      	bne.n	8001bc0 <HAL_TIM_Base_MspInit+0x90>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	60fb      	str	r3, [r7, #12]
 8001ba6:	4b13      	ldr	r3, [pc, #76]	; (8001bf4 <HAL_TIM_Base_MspInit+0xc4>)
 8001ba8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001baa:	4a12      	ldr	r2, [pc, #72]	; (8001bf4 <HAL_TIM_Base_MspInit+0xc4>)
 8001bac:	f043 0302 	orr.w	r3, r3, #2
 8001bb0:	6413      	str	r3, [r2, #64]	; 0x40
 8001bb2:	4b10      	ldr	r3, [pc, #64]	; (8001bf4 <HAL_TIM_Base_MspInit+0xc4>)
 8001bb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bb6:	f003 0302 	and.w	r3, r3, #2
 8001bba:	60fb      	str	r3, [r7, #12]
 8001bbc:	68fb      	ldr	r3, [r7, #12]
}
 8001bbe:	e012      	b.n	8001be6 <HAL_TIM_Base_MspInit+0xb6>
  else if(htim_base->Instance==TIM4)
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	4a0d      	ldr	r2, [pc, #52]	; (8001bfc <HAL_TIM_Base_MspInit+0xcc>)
 8001bc6:	4293      	cmp	r3, r2
 8001bc8:	d10d      	bne.n	8001be6 <HAL_TIM_Base_MspInit+0xb6>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001bca:	2300      	movs	r3, #0
 8001bcc:	60bb      	str	r3, [r7, #8]
 8001bce:	4b09      	ldr	r3, [pc, #36]	; (8001bf4 <HAL_TIM_Base_MspInit+0xc4>)
 8001bd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bd2:	4a08      	ldr	r2, [pc, #32]	; (8001bf4 <HAL_TIM_Base_MspInit+0xc4>)
 8001bd4:	f043 0304 	orr.w	r3, r3, #4
 8001bd8:	6413      	str	r3, [r2, #64]	; 0x40
 8001bda:	4b06      	ldr	r3, [pc, #24]	; (8001bf4 <HAL_TIM_Base_MspInit+0xc4>)
 8001bdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bde:	f003 0304 	and.w	r3, r3, #4
 8001be2:	60bb      	str	r3, [r7, #8]
 8001be4:	68bb      	ldr	r3, [r7, #8]
}
 8001be6:	bf00      	nop
 8001be8:	3718      	adds	r7, #24
 8001bea:	46bd      	mov	sp, r7
 8001bec:	bd80      	pop	{r7, pc}
 8001bee:	bf00      	nop
 8001bf0:	40010000 	.word	0x40010000
 8001bf4:	40023800 	.word	0x40023800
 8001bf8:	40000400 	.word	0x40000400
 8001bfc:	40000800 	.word	0x40000800

08001c00 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b088      	sub	sp, #32
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c08:	f107 030c 	add.w	r3, r7, #12
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	601a      	str	r2, [r3, #0]
 8001c10:	605a      	str	r2, [r3, #4]
 8001c12:	609a      	str	r2, [r3, #8]
 8001c14:	60da      	str	r2, [r3, #12]
 8001c16:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	4a12      	ldr	r2, [pc, #72]	; (8001c68 <HAL_TIM_MspPostInit+0x68>)
 8001c1e:	4293      	cmp	r3, r2
 8001c20:	d11d      	bne.n	8001c5e <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c22:	2300      	movs	r3, #0
 8001c24:	60bb      	str	r3, [r7, #8]
 8001c26:	4b11      	ldr	r3, [pc, #68]	; (8001c6c <HAL_TIM_MspPostInit+0x6c>)
 8001c28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c2a:	4a10      	ldr	r2, [pc, #64]	; (8001c6c <HAL_TIM_MspPostInit+0x6c>)
 8001c2c:	f043 0302 	orr.w	r3, r3, #2
 8001c30:	6313      	str	r3, [r2, #48]	; 0x30
 8001c32:	4b0e      	ldr	r3, [pc, #56]	; (8001c6c <HAL_TIM_MspPostInit+0x6c>)
 8001c34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c36:	f003 0302 	and.w	r3, r3, #2
 8001c3a:	60bb      	str	r3, [r7, #8]
 8001c3c:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB0     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = nOE_Pin;
 8001c3e:	2301      	movs	r3, #1
 8001c40:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c42:	2302      	movs	r3, #2
 8001c44:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c46:	2300      	movs	r3, #0
 8001c48:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c4a:	2300      	movs	r3, #0
 8001c4c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001c4e:	2302      	movs	r3, #2
 8001c50:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(nOE_GPIO_Port, &GPIO_InitStruct);
 8001c52:	f107 030c 	add.w	r3, r7, #12
 8001c56:	4619      	mov	r1, r3
 8001c58:	4805      	ldr	r0, [pc, #20]	; (8001c70 <HAL_TIM_MspPostInit+0x70>)
 8001c5a:	f003 fc85 	bl	8005568 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001c5e:	bf00      	nop
 8001c60:	3720      	adds	r7, #32
 8001c62:	46bd      	mov	sp, r7
 8001c64:	bd80      	pop	{r7, pc}
 8001c66:	bf00      	nop
 8001c68:	40000400 	.word	0x40000400
 8001c6c:	40023800 	.word	0x40023800
 8001c70:	40020400 	.word	0x40020400

08001c74 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c74:	b480      	push	{r7}
 8001c76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001c78:	e7fe      	b.n	8001c78 <NMI_Handler+0x4>

08001c7a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c7a:	b480      	push	{r7}
 8001c7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c7e:	e7fe      	b.n	8001c7e <HardFault_Handler+0x4>

08001c80 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c80:	b480      	push	{r7}
 8001c82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c84:	e7fe      	b.n	8001c84 <MemManage_Handler+0x4>

08001c86 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c86:	b480      	push	{r7}
 8001c88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c8a:	e7fe      	b.n	8001c8a <BusFault_Handler+0x4>

08001c8c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c8c:	b480      	push	{r7}
 8001c8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c90:	e7fe      	b.n	8001c90 <UsageFault_Handler+0x4>

08001c92 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001c92:	b480      	push	{r7}
 8001c94:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001c96:	bf00      	nop
 8001c98:	46bd      	mov	sp, r7
 8001c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c9e:	4770      	bx	lr

08001ca0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001ca0:	b480      	push	{r7}
 8001ca2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ca4:	bf00      	nop
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cac:	4770      	bx	lr

08001cae <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001cae:	b480      	push	{r7}
 8001cb0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001cb2:	bf00      	nop
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cba:	4770      	bx	lr

08001cbc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001cc0:	f001 ff28 	bl	8003b14 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001cc4:	bf00      	nop
 8001cc6:	bd80      	pop	{r7, pc}

08001cc8 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC_IRQHandler(void)
{
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001ccc:	4802      	ldr	r0, [pc, #8]	; (8001cd8 <ADC_IRQHandler+0x10>)
 8001cce:	f001 ff84 	bl	8003bda <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8001cd2:	bf00      	nop
 8001cd4:	bd80      	pop	{r7, pc}
 8001cd6:	bf00      	nop
 8001cd8:	200010f0 	.word	0x200010f0

08001cdc <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001ce0:	4802      	ldr	r0, [pc, #8]	; (8001cec <TIM1_CC_IRQHandler+0x10>)
 8001ce2:	f005 f9c3 	bl	800706c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8001ce6:	bf00      	nop
 8001ce8:	bd80      	pop	{r7, pc}
 8001cea:	bf00      	nop
 8001cec:	2000167c 	.word	0x2000167c

08001cf0 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8001cf4:	4802      	ldr	r0, [pc, #8]	; (8001d00 <SPI1_IRQHandler+0x10>)
 8001cf6:	f004 fc1d 	bl	8006534 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8001cfa:	bf00      	nop
 8001cfc:	bd80      	pop	{r7, pc}
 8001cfe:	bf00      	nop
 8001d00:	200016c4 	.word	0x200016c4

08001d04 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SW_RT_Pin);
 8001d08:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8001d0c:	f003 fec6 	bl	8005a9c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001d10:	bf00      	nop
 8001d12:	bd80      	pop	{r7, pc}

08001d14 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001d14:	b580      	push	{r7, lr}
 8001d16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001d18:	4802      	ldr	r0, [pc, #8]	; (8001d24 <DMA2_Stream0_IRQHandler+0x10>)
 8001d1a:	f002 fed3 	bl	8004ac4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001d1e:	bf00      	nop
 8001d20:	bd80      	pop	{r7, pc}
 8001d22:	bf00      	nop
 8001d24:	200011d8 	.word	0x200011d8

08001d28 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001d28:	b480      	push	{r7}
 8001d2a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001d2c:	4b06      	ldr	r3, [pc, #24]	; (8001d48 <SystemInit+0x20>)
 8001d2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001d32:	4a05      	ldr	r2, [pc, #20]	; (8001d48 <SystemInit+0x20>)
 8001d34:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001d38:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001d3c:	bf00      	nop
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d44:	4770      	bx	lr
 8001d46:	bf00      	nop
 8001d48:	e000ed00 	.word	0xe000ed00

08001d4c <UsbDevice_Init>:
USBD_HandleType hUsbDevice, *const UsbDevice = &hUsbDevice;

extern USBD_CDC_IfHandleType *const console_if;

void UsbDevice_Init(void)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	af00      	add	r7, sp, #0
    /* All fields of Config have to be properly set up */
    console_if->Config.InEpNum  = 0x81;
 8001d50:	4b15      	ldr	r3, [pc, #84]	; (8001da8 <UsbDevice_Init+0x5c>)
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	2281      	movs	r2, #129	; 0x81
 8001d56:	749a      	strb	r2, [r3, #18]
    console_if->Config.OutEpNum = 0x01;
 8001d58:	4b13      	ldr	r3, [pc, #76]	; (8001da8 <UsbDevice_Init+0x5c>)
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	2201      	movs	r2, #1
 8001d5e:	745a      	strb	r2, [r3, #17]
    console_if->Config.NotEpNum = 0x82;
 8001d60:	4b11      	ldr	r3, [pc, #68]	; (8001da8 <UsbDevice_Init+0x5c>)
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	2282      	movs	r2, #130	; 0x82
 8001d66:	74da      	strb	r2, [r3, #19]
    console_if->LineCoding = lc;
 8001d68:	4b0f      	ldr	r3, [pc, #60]	; (8001da8 <UsbDevice_Init+0x5c>)
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	4a0f      	ldr	r2, [pc, #60]	; (8001dac <UsbDevice_Init+0x60>)
 8001d6e:	3314      	adds	r3, #20
 8001d70:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001d74:	6018      	str	r0, [r3, #0]
 8001d76:	3304      	adds	r3, #4
 8001d78:	8019      	strh	r1, [r3, #0]
 8001d7a:	3302      	adds	r3, #2
 8001d7c:	0c0a      	lsrs	r2, r1, #16
 8001d7e:	701a      	strb	r2, [r3, #0]

    /* Mount the interfaces to the device */
    USBD_CDC_MountInterface(console_if, UsbDevice);
 8001d80:	4b09      	ldr	r3, [pc, #36]	; (8001da8 <UsbDevice_Init+0x5c>)
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	4a0a      	ldr	r2, [pc, #40]	; (8001db0 <UsbDevice_Init+0x64>)
 8001d86:	4611      	mov	r1, r2
 8001d88:	4618      	mov	r0, r3
 8001d8a:	f006 fadb 	bl	8008344 <USBD_CDC_MountInterface>

    /* Initialize the device */
    USBD_Init(UsbDevice, dev_cfg);
 8001d8e:	4b08      	ldr	r3, [pc, #32]	; (8001db0 <UsbDevice_Init+0x64>)
 8001d90:	4a08      	ldr	r2, [pc, #32]	; (8001db4 <UsbDevice_Init+0x68>)
 8001d92:	4611      	mov	r1, r2
 8001d94:	4618      	mov	r0, r3
 8001d96:	f006 fb7f 	bl	8008498 <USBD_Init>

    /* The device connection can be made */
    USBD_Connect(UsbDevice);
 8001d9a:	4b05      	ldr	r3, [pc, #20]	; (8001db0 <UsbDevice_Init+0x64>)
 8001d9c:	4618      	mov	r0, r3
 8001d9e:	f006 fbac 	bl	80084fa <USBD_Connect>
}
 8001da2:	bf00      	nop
 8001da4:	bd80      	pop	{r7, pc}
 8001da6:	bf00      	nop
 8001da8:	0800a6c8 	.word	0x0800a6c8
 8001dac:	0800a6f4 	.word	0x0800a6f4
 8001db0:	200018a4 	.word	0x200018a4
 8001db4:	0800a6dc 	.word	0x0800a6dc

08001db8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001db8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001df0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001dbc:	480d      	ldr	r0, [pc, #52]	; (8001df4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001dbe:	490e      	ldr	r1, [pc, #56]	; (8001df8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001dc0:	4a0e      	ldr	r2, [pc, #56]	; (8001dfc <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001dc2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001dc4:	e002      	b.n	8001dcc <LoopCopyDataInit>

08001dc6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001dc6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001dc8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001dca:	3304      	adds	r3, #4

08001dcc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001dcc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001dce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001dd0:	d3f9      	bcc.n	8001dc6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001dd2:	4a0b      	ldr	r2, [pc, #44]	; (8001e00 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001dd4:	4c0b      	ldr	r4, [pc, #44]	; (8001e04 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001dd6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001dd8:	e001      	b.n	8001dde <LoopFillZerobss>

08001dda <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001dda:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ddc:	3204      	adds	r2, #4

08001dde <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001dde:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001de0:	d3fb      	bcc.n	8001dda <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001de2:	f7ff ffa1 	bl	8001d28 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001de6:	f008 fbd3 	bl	800a590 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001dea:	f7fe fdb5 	bl	8000958 <main>
  bx  lr    
 8001dee:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001df0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001df4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001df8:	2000002c 	.word	0x2000002c
  ldr r2, =_sidata
 8001dfc:	0800a7cc 	.word	0x0800a7cc
  ldr r2, =_sbss
 8001e00:	2000002c 	.word	0x2000002c
  ldr r4, =_ebss
 8001e04:	20003290 	.word	0x20003290

08001e08 <DMA1_Stream0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001e08:	e7fe      	b.n	8001e08 <DMA1_Stream0_IRQHandler>
	...

08001e0c <ButtonSwitch_Init>:
  * @param	gpio_pin
  * @param	normal_state normal pin contact state
  *
  * @retval Returns the ButtonSwitch object
  */
ButtonSwitch_HandleTypeDef ButtonSwitch_Init(TIM_HandleTypeDef *htim, GPIO_TypeDef *gpio_port, uint16_t gpio_pin, GPIO_PinState normal_state){
 8001e0c:	b5b0      	push	{r4, r5, r7, lr}
 8001e0e:	b08e      	sub	sp, #56	; 0x38
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	60f8      	str	r0, [r7, #12]
 8001e14:	60b9      	str	r1, [r7, #8]
 8001e16:	607a      	str	r2, [r7, #4]
 8001e18:	807b      	strh	r3, [r7, #2]
	ButtonSwitch_HandleTypeDef bs;
	bs.update_tim = htim;
 8001e1a:	68bb      	ldr	r3, [r7, #8]
 8001e1c:	613b      	str	r3, [r7, #16]
	bs.GPIO_Port = gpio_port;
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	617b      	str	r3, [r7, #20]
	bs.GPIO_Pin = gpio_pin;
 8001e22:	887b      	ldrh	r3, [r7, #2]
 8001e24:	833b      	strh	r3, [r7, #24]
	bs.last_time = bs.update_tim->Instance->CNT;
 8001e26:	693b      	ldr	r3, [r7, #16]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e2c:	b29b      	uxth	r3, r3
 8001e2e:	837b      	strh	r3, [r7, #26]
	bs.last_state = ButtonSwitch_GetPinState(&bs);
 8001e30:	f107 0310 	add.w	r3, r7, #16
 8001e34:	4618      	mov	r0, r3
 8001e36:	f000 f879 	bl	8001f2c <ButtonSwitch_GetPinState>
 8001e3a:	4603      	mov	r3, r0
 8001e3c:	773b      	strb	r3, [r7, #28]
	bs.normal_state = normal_state;
 8001e3e:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 8001e42:	777b      	strb	r3, [r7, #29]
	bs.is_long_press = 0;
 8001e44:	2300      	movs	r3, #0
 8001e46:	77bb      	strb	r3, [r7, #30]
	bs.is_short_press = 0;
 8001e48:	2300      	movs	r3, #0
 8001e4a:	77fb      	strb	r3, [r7, #31]
	bs.is_held = 0;
 8001e4c:	2300      	movs	r3, #0
 8001e4e:	f887 3020 	strb.w	r3, [r7, #32]
	bs.update_freq = BTTNSWITCH_UPDATE_FREQ;
 8001e52:	4b10      	ldr	r3, [pc, #64]	; (8001e94 <ButtonSwitch_Init+0x88>)
 8001e54:	627b      	str	r3, [r7, #36]	; 0x24
	ButtonSwitch_SetDebounce(&bs, BTTNSWITCH_DEBOUNCE);
 8001e56:	f107 0310 	add.w	r3, r7, #16
 8001e5a:	eeb3 0a04 	vmov.f32	s0, #52	; 0x41a00000  20.0
 8001e5e:	4618      	mov	r0, r3
 8001e60:	f000 f81c 	bl	8001e9c <ButtonSwitch_SetDebounce>
	ButtonSwitch_SetLongPress(&bs, BTTNSWITCH_LONG_PRESS);
 8001e64:	f107 0310 	add.w	r3, r7, #16
 8001e68:	ed9f 0a0b 	vldr	s0, [pc, #44]	; 8001e98 <ButtonSwitch_Init+0x8c>
 8001e6c:	4618      	mov	r0, r3
 8001e6e:	f000 f839 	bl	8001ee4 <ButtonSwitch_SetLongPress>

	return(bs);
 8001e72:	68fb      	ldr	r3, [r7, #12]
 8001e74:	461d      	mov	r5, r3
 8001e76:	f107 0410 	add.w	r4, r7, #16
 8001e7a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001e7c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001e7e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001e80:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001e82:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001e86:	e885 0003 	stmia.w	r5, {r0, r1}
}
 8001e8a:	68f8      	ldr	r0, [r7, #12]
 8001e8c:	3738      	adds	r7, #56	; 0x38
 8001e8e:	46bd      	mov	sp, r7
 8001e90:	bdb0      	pop	{r4, r5, r7, pc}
 8001e92:	bf00      	nop
 8001e94:	447a0000 	.word	0x447a0000
 8001e98:	47435000 	.word	0x47435000

08001e9c <ButtonSwitch_SetDebounce>:
/**
  * @brief  Set the debounce time in milliseconds
  * @param  bs ButtonSwitch handle
  * @param	debounce_ms debounce time in milliseconds
  */
void ButtonSwitch_SetDebounce(ButtonSwitch_HandleTypeDef *bs, float debounce_ms){
 8001e9c:	b480      	push	{r7}
 8001e9e:	b083      	sub	sp, #12
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	6078      	str	r0, [r7, #4]
 8001ea4:	ed87 0a00 	vstr	s0, [r7]
	bs->debounce.cnts = (uint16_t)(debounce_ms * bs->update_freq / 1000.0f);
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	ed93 7a05 	vldr	s14, [r3, #20]
 8001eae:	edd7 7a00 	vldr	s15, [r7]
 8001eb2:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001eb6:	eddf 6a0a 	vldr	s13, [pc, #40]	; 8001ee0 <ButtonSwitch_SetDebounce+0x44>
 8001eba:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001ebe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001ec2:	ee17 3a90 	vmov	r3, s15
 8001ec6:	b29a      	uxth	r2, r3
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	849a      	strh	r2, [r3, #36]	; 0x24
	bs->debounce.ms = debounce_ms;
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	683a      	ldr	r2, [r7, #0]
 8001ed0:	621a      	str	r2, [r3, #32]
}
 8001ed2:	bf00      	nop
 8001ed4:	370c      	adds	r7, #12
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001edc:	4770      	bx	lr
 8001ede:	bf00      	nop
 8001ee0:	447a0000 	.word	0x447a0000

08001ee4 <ButtonSwitch_SetLongPress>:
/**
  * @brief  Set the long-press time in milliseconds
  * @param  bs ButtonSwitch handle
  * @param	long_press_ms time in milliseconds
  */
void ButtonSwitch_SetLongPress(ButtonSwitch_HandleTypeDef *bs, float long_press_ms){
 8001ee4:	b480      	push	{r7}
 8001ee6:	b083      	sub	sp, #12
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	6078      	str	r0, [r7, #4]
 8001eec:	ed87 0a00 	vstr	s0, [r7]
	bs->long_press.cnts = (uint16_t)(long_press_ms * bs->update_freq / 1000.0f);
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	ed93 7a05 	vldr	s14, [r3, #20]
 8001ef6:	edd7 7a00 	vldr	s15, [r7]
 8001efa:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001efe:	eddf 6a0a 	vldr	s13, [pc, #40]	; 8001f28 <ButtonSwitch_SetLongPress+0x44>
 8001f02:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001f06:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001f0a:	ee17 3a90 	vmov	r3, s15
 8001f0e:	b29a      	uxth	r2, r3
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	839a      	strh	r2, [r3, #28]
	bs->long_press.ms = long_press_ms;
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	683a      	ldr	r2, [r7, #0]
 8001f18:	619a      	str	r2, [r3, #24]
}
 8001f1a:	bf00      	nop
 8001f1c:	370c      	adds	r7, #12
 8001f1e:	46bd      	mov	sp, r7
 8001f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f24:	4770      	bx	lr
 8001f26:	bf00      	nop
 8001f28:	447a0000 	.word	0x447a0000

08001f2c <ButtonSwitch_GetPinState>:
  * @param  bs ButtonSwitch handle
  * @param	debounce_ms debounce time in milliseconds
  *
  * @retval Returns the current pin state of the ButtonSwitch
  */
GPIO_PinState ButtonSwitch_GetPinState(ButtonSwitch_HandleTypeDef *bs){
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	b082      	sub	sp, #8
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	6078      	str	r0, [r7, #4]
	return((HAL_GPIO_ReadPin(bs->GPIO_Port, bs->GPIO_Pin)));
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	685a      	ldr	r2, [r3, #4]
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	891b      	ldrh	r3, [r3, #8]
 8001f3c:	4619      	mov	r1, r3
 8001f3e:	4610      	mov	r0, r2
 8001f40:	f003 fd7a 	bl	8005a38 <HAL_GPIO_ReadPin>
 8001f44:	4603      	mov	r3, r0
}
 8001f46:	4618      	mov	r0, r3
 8001f48:	3708      	adds	r7, #8
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	bd80      	pop	{r7, pc}

08001f4e <ButtonSwitch_Update>:
  * 		1. Handles the state transitions
  * 		2. Checks debounce, long press times
  *
  * @param  bs ButtonSwitch handle
  */
void ButtonSwitch_Update(ButtonSwitch_HandleTypeDef *bs){
 8001f4e:	b580      	push	{r7, lr}
 8001f50:	b084      	sub	sp, #16
 8001f52:	af00      	add	r7, sp, #0
 8001f54:	6078      	str	r0, [r7, #4]
	//Before wasting ticks, capture entry time
	uint16_t time = bs->update_tim->Instance->CNT;
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f5e:	81fb      	strh	r3, [r7, #14]

	//Get current pin state
	GPIO_PinState state = ButtonSwitch_GetPinState(bs);
 8001f60:	6878      	ldr	r0, [r7, #4]
 8001f62:	f7ff ffe3 	bl	8001f2c <ButtonSwitch_GetPinState>
 8001f66:	4603      	mov	r3, r0
 8001f68:	737b      	strb	r3, [r7, #13]

	//Calculate time difference
	uint16_t delta_time = time - bs->last_time;
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	895b      	ldrh	r3, [r3, #10]
 8001f6e:	89fa      	ldrh	r2, [r7, #14]
 8001f70:	1ad3      	subs	r3, r2, r3
 8001f72:	817b      	strh	r3, [r7, #10]

	//Check debounce/long press
	uint8_t is_debounce = (delta_time > bs->debounce.cnts) ? 1 : 0;
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8001f78:	897a      	ldrh	r2, [r7, #10]
 8001f7a:	429a      	cmp	r2, r3
 8001f7c:	bf8c      	ite	hi
 8001f7e:	2301      	movhi	r3, #1
 8001f80:	2300      	movls	r3, #0
 8001f82:	b2db      	uxtb	r3, r3
 8001f84:	727b      	strb	r3, [r7, #9]
	uint8_t is_long_press = (delta_time > bs->long_press.cnts) ? 1 : 0;
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	8b9b      	ldrh	r3, [r3, #28]
 8001f8a:	897a      	ldrh	r2, [r7, #10]
 8001f8c:	429a      	cmp	r2, r3
 8001f8e:	bf8c      	ite	hi
 8001f90:	2301      	movhi	r3, #1
 8001f92:	2300      	movls	r3, #0
 8001f94:	b2db      	uxtb	r3, r3
 8001f96:	723b      	strb	r3, [r7, #8]

	//Check state, start debounce, check long press
	if(state != bs->normal_state && state != bs->last_state && is_debounce){
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	7b5b      	ldrb	r3, [r3, #13]
 8001f9c:	7b7a      	ldrb	r2, [r7, #13]
 8001f9e:	429a      	cmp	r2, r3
 8001fa0:	d00e      	beq.n	8001fc0 <ButtonSwitch_Update+0x72>
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	7b1b      	ldrb	r3, [r3, #12]
 8001fa6:	7b7a      	ldrb	r2, [r7, #13]
 8001fa8:	429a      	cmp	r2, r3
 8001faa:	d009      	beq.n	8001fc0 <ButtonSwitch_Update+0x72>
 8001fac:	7a7b      	ldrb	r3, [r7, #9]
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d006      	beq.n	8001fc0 <ButtonSwitch_Update+0x72>
		bs->last_state = state;
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	7b7a      	ldrb	r2, [r7, #13]
 8001fb6:	731a      	strb	r2, [r3, #12]
		bs->last_time = time;
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	89fa      	ldrh	r2, [r7, #14]
 8001fbc:	815a      	strh	r2, [r3, #10]
 8001fbe:	e02a      	b.n	8002016 <ButtonSwitch_Update+0xc8>
	}
	else if(state == bs->normal_state && state != bs->last_state && is_debounce){
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	7b5b      	ldrb	r3, [r3, #13]
 8001fc4:	7b7a      	ldrb	r2, [r7, #13]
 8001fc6:	429a      	cmp	r2, r3
 8001fc8:	d117      	bne.n	8001ffa <ButtonSwitch_Update+0xac>
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	7b1b      	ldrb	r3, [r3, #12]
 8001fce:	7b7a      	ldrb	r2, [r7, #13]
 8001fd0:	429a      	cmp	r2, r3
 8001fd2:	d012      	beq.n	8001ffa <ButtonSwitch_Update+0xac>
 8001fd4:	7a7b      	ldrb	r3, [r7, #9]
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d00f      	beq.n	8001ffa <ButtonSwitch_Update+0xac>
		bs->is_short_press = !is_long_press;
 8001fda:	7a3b      	ldrb	r3, [r7, #8]
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	bf0c      	ite	eq
 8001fe0:	2301      	moveq	r3, #1
 8001fe2:	2300      	movne	r3, #0
 8001fe4:	b2db      	uxtb	r3, r3
 8001fe6:	461a      	mov	r2, r3
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	73da      	strb	r2, [r3, #15]
		bs->last_state = state;
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	7b7a      	ldrb	r2, [r7, #13]
 8001ff0:	731a      	strb	r2, [r3, #12]
		bs->last_time = time;
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	89fa      	ldrh	r2, [r7, #14]
 8001ff6:	815a      	strh	r2, [r3, #10]
 8001ff8:	e00d      	b.n	8002016 <ButtonSwitch_Update+0xc8>
	}
	else if(state != bs->normal_state && is_debounce && is_long_press){
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	7b5b      	ldrb	r3, [r3, #13]
 8001ffe:	7b7a      	ldrb	r2, [r7, #13]
 8002000:	429a      	cmp	r2, r3
 8002002:	d008      	beq.n	8002016 <ButtonSwitch_Update+0xc8>
 8002004:	7a7b      	ldrb	r3, [r7, #9]
 8002006:	2b00      	cmp	r3, #0
 8002008:	d005      	beq.n	8002016 <ButtonSwitch_Update+0xc8>
 800200a:	7a3b      	ldrb	r3, [r7, #8]
 800200c:	2b00      	cmp	r3, #0
 800200e:	d002      	beq.n	8002016 <ButtonSwitch_Update+0xc8>
		bs->is_long_press = is_long_press;
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	7a3a      	ldrb	r2, [r7, #8]
 8002014:	739a      	strb	r2, [r3, #14]
	}

	//Check if button is held
	bs->is_held = state != bs->normal_state;
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	7b5b      	ldrb	r3, [r3, #13]
 800201a:	7b7a      	ldrb	r2, [r7, #13]
 800201c:	429a      	cmp	r2, r3
 800201e:	bf14      	ite	ne
 8002020:	2301      	movne	r3, #1
 8002022:	2300      	moveq	r3, #0
 8002024:	b2db      	uxtb	r3, r3
 8002026:	461a      	mov	r2, r3
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	741a      	strb	r2, [r3, #16]
}
 800202c:	bf00      	nop
 800202e:	3710      	adds	r7, #16
 8002030:	46bd      	mov	sp, r7
 8002032:	bd80      	pop	{r7, pc}

08002034 <Controller_Config_Init>:
//Import Hardware TypeDefs
extern ButtonSwitch_HandleTypeDef buttons[14];
extern Joystick_HandleTypeDef joysticks[2];
extern RotaryEncoder_HandleTypeDef rotary_encoder;

Controller_Config_HandleTypeDef Controller_Config_Init(uint8_t profile, LED_Controller_HandleTypeDef *led_controller){
 8002034:	b580      	push	{r7, lr}
 8002036:	b0b8      	sub	sp, #224	; 0xe0
 8002038:	af00      	add	r7, sp, #0
 800203a:	60f8      	str	r0, [r7, #12]
 800203c:	460b      	mov	r3, r1
 800203e:	607a      	str	r2, [r7, #4]
 8002040:	72fb      	strb	r3, [r7, #11]
	Controller_Config_HandleTypeDef cc;
	cc.led_controller = led_controller;
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
	cc.profile = profile;
 8002048:	7afb      	ldrb	r3, [r7, #11]
 800204a:	743b      	strb	r3, [r7, #16]
	Controller_Config_GetConfig(&cc, cc.profile);
 800204c:	7c3a      	ldrb	r2, [r7, #16]
 800204e:	f107 0310 	add.w	r3, r7, #16
 8002052:	4611      	mov	r1, r2
 8002054:	4618      	mov	r0, r3
 8002056:	f000 f80d 	bl	8002074 <Controller_Config_GetConfig>
	return(cc);
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	4618      	mov	r0, r3
 800205e:	f107 0310 	add.w	r3, r7, #16
 8002062:	22d0      	movs	r2, #208	; 0xd0
 8002064:	4619      	mov	r1, r3
 8002066:	f008 fab7 	bl	800a5d8 <memcpy>
}
 800206a:	68f8      	ldr	r0, [r7, #12]
 800206c:	37e0      	adds	r7, #224	; 0xe0
 800206e:	46bd      	mov	sp, r7
 8002070:	bd80      	pop	{r7, pc}
	...

08002074 <Controller_Config_GetConfig>:

void Controller_Config_GetConfig(Controller_Config_HandleTypeDef *cc, uint8_t config_profile){
 8002074:	b590      	push	{r4, r7, lr}
 8002076:	b085      	sub	sp, #20
 8002078:	af00      	add	r7, sp, #0
 800207a:	6078      	str	r0, [r7, #4]
 800207c:	460b      	mov	r3, r1
 800207e:	70fb      	strb	r3, [r7, #3]
	controller_config_address = config_profile * CONTROLLER_CONFIG_LENGTH;
 8002080:	4b66      	ldr	r3, [pc, #408]	; (800221c <Controller_Config_GetConfig+0x1a8>)
 8002082:	2200      	movs	r2, #0
 8002084:	701a      	strb	r2, [r3, #0]

	//Store configuration buffer address, profile number and name into config
	cc->config_buffer = (uint8_t *)(&(controller_configs[config_profile][0]));
 8002086:	78fb      	ldrb	r3, [r7, #3]
 8002088:	02db      	lsls	r3, r3, #11
 800208a:	4a65      	ldr	r2, [pc, #404]	; (8002220 <Controller_Config_GetConfig+0x1ac>)
 800208c:	441a      	add	r2, r3
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	609a      	str	r2, [r3, #8]
	cc->profile = (uint8_t)(controller_configs[config_profile][0]);
 8002092:	78fb      	ldrb	r3, [r7, #3]
 8002094:	4a62      	ldr	r2, [pc, #392]	; (8002220 <Controller_Config_GetConfig+0x1ac>)
 8002096:	02db      	lsls	r3, r3, #11
 8002098:	4413      	add	r3, r2
 800209a:	781a      	ldrb	r2, [r3, #0]
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	701a      	strb	r2, [r3, #0]
	for(uint8_t i = 0; i < LEDS; i++){
 80020a0:	2300      	movs	r3, #0
 80020a2:	73fb      	strb	r3, [r7, #15]
 80020a4:	e044      	b.n	8002130 <Controller_Config_GetConfig+0xbc>
		cc->led_controller->leds[i].r = controller_configs[config_profile][i*3 + 1];
 80020a6:	78f8      	ldrb	r0, [r7, #3]
 80020a8:	7bfa      	ldrb	r2, [r7, #15]
 80020aa:	4613      	mov	r3, r2
 80020ac:	005b      	lsls	r3, r3, #1
 80020ae:	4413      	add	r3, r2
 80020b0:	3301      	adds	r3, #1
 80020b2:	687a      	ldr	r2, [r7, #4]
 80020b4:	f8d2 10cc 	ldr.w	r1, [r2, #204]	; 0xcc
 80020b8:	7bfa      	ldrb	r2, [r7, #15]
 80020ba:	4c59      	ldr	r4, [pc, #356]	; (8002220 <Controller_Config_GetConfig+0x1ac>)
 80020bc:	02c0      	lsls	r0, r0, #11
 80020be:	4420      	add	r0, r4
 80020c0:	4403      	add	r3, r0
 80020c2:	7818      	ldrb	r0, [r3, #0]
 80020c4:	4613      	mov	r3, r2
 80020c6:	005b      	lsls	r3, r3, #1
 80020c8:	4413      	add	r3, r2
 80020ca:	440b      	add	r3, r1
 80020cc:	3304      	adds	r3, #4
 80020ce:	4602      	mov	r2, r0
 80020d0:	701a      	strb	r2, [r3, #0]
		cc->led_controller->leds[i].g = controller_configs[config_profile][i*3 + 2];
 80020d2:	78f8      	ldrb	r0, [r7, #3]
 80020d4:	7bfa      	ldrb	r2, [r7, #15]
 80020d6:	4613      	mov	r3, r2
 80020d8:	005b      	lsls	r3, r3, #1
 80020da:	4413      	add	r3, r2
 80020dc:	3302      	adds	r3, #2
 80020de:	687a      	ldr	r2, [r7, #4]
 80020e0:	f8d2 10cc 	ldr.w	r1, [r2, #204]	; 0xcc
 80020e4:	7bfa      	ldrb	r2, [r7, #15]
 80020e6:	4c4e      	ldr	r4, [pc, #312]	; (8002220 <Controller_Config_GetConfig+0x1ac>)
 80020e8:	02c0      	lsls	r0, r0, #11
 80020ea:	4420      	add	r0, r4
 80020ec:	4403      	add	r3, r0
 80020ee:	7818      	ldrb	r0, [r3, #0]
 80020f0:	4613      	mov	r3, r2
 80020f2:	005b      	lsls	r3, r3, #1
 80020f4:	4413      	add	r3, r2
 80020f6:	440b      	add	r3, r1
 80020f8:	3305      	adds	r3, #5
 80020fa:	4602      	mov	r2, r0
 80020fc:	701a      	strb	r2, [r3, #0]
		cc->led_controller->leds[i].b = controller_configs[config_profile][i*3 + 3];
 80020fe:	78f8      	ldrb	r0, [r7, #3]
 8002100:	7bfb      	ldrb	r3, [r7, #15]
 8002102:	1c5a      	adds	r2, r3, #1
 8002104:	4613      	mov	r3, r2
 8002106:	005b      	lsls	r3, r3, #1
 8002108:	4413      	add	r3, r2
 800210a:	687a      	ldr	r2, [r7, #4]
 800210c:	f8d2 10cc 	ldr.w	r1, [r2, #204]	; 0xcc
 8002110:	7bfa      	ldrb	r2, [r7, #15]
 8002112:	4c43      	ldr	r4, [pc, #268]	; (8002220 <Controller_Config_GetConfig+0x1ac>)
 8002114:	02c0      	lsls	r0, r0, #11
 8002116:	4420      	add	r0, r4
 8002118:	4403      	add	r3, r0
 800211a:	7818      	ldrb	r0, [r3, #0]
 800211c:	4613      	mov	r3, r2
 800211e:	005b      	lsls	r3, r3, #1
 8002120:	4413      	add	r3, r2
 8002122:	440b      	add	r3, r1
 8002124:	3306      	adds	r3, #6
 8002126:	4602      	mov	r2, r0
 8002128:	701a      	strb	r2, [r3, #0]
	for(uint8_t i = 0; i < LEDS; i++){
 800212a:	7bfb      	ldrb	r3, [r7, #15]
 800212c:	3301      	adds	r3, #1
 800212e:	73fb      	strb	r3, [r7, #15]
 8002130:	7bfb      	ldrb	r3, [r7, #15]
 8002132:	2b03      	cmp	r3, #3
 8002134:	d9b7      	bls.n	80020a6 <Controller_Config_GetConfig+0x32>
	}
	LED_Controller_UpdateBrightness(cc->led_controller, controller_configs[config_profile][LEDS*3 + 1]);
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	f8d3 20cc 	ldr.w	r2, [r3, #204]	; 0xcc
 800213c:	78fb      	ldrb	r3, [r7, #3]
 800213e:	4938      	ldr	r1, [pc, #224]	; (8002220 <Controller_Config_GetConfig+0x1ac>)
 8002140:	02db      	lsls	r3, r3, #11
 8002142:	440b      	add	r3, r1
 8002144:	330d      	adds	r3, #13
 8002146:	781b      	ldrb	r3, [r3, #0]
 8002148:	b29b      	uxth	r3, r3
 800214a:	4619      	mov	r1, r3
 800214c:	4610      	mov	r0, r2
 800214e:	f001 f914 	bl	800337a <LED_Controller_UpdateBrightness>
	cc->name = (char *)(&(controller_configs[config_profile][LEDS*3 + 2]));
 8002152:	78fb      	ldrb	r3, [r7, #3]
 8002154:	02db      	lsls	r3, r3, #11
 8002156:	330e      	adds	r3, #14
 8002158:	4a31      	ldr	r2, [pc, #196]	; (8002220 <Controller_Config_GetConfig+0x1ac>)
 800215a:	441a      	add	r2, r3
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	605a      	str	r2, [r3, #4]

	//Declare input configuration counter
	uint8_t input_config_index = 0;
 8002160:	2300      	movs	r3, #0
 8002162:	73bb      	strb	r3, [r7, #14]
	uint8_t config_start_found = 1;
 8002164:	2301      	movs	r3, #1
 8002166:	737b      	strb	r3, [r7, #13]

	for(uint16_t i = CONTROLLER_CONFIG_NAME_LENGTH + LEDS*3 + 2; i < CONTROLLER_CONFIG_LENGTH; i++){
 8002168:	234e      	movs	r3, #78	; 0x4e
 800216a:	817b      	strh	r3, [r7, #10]
 800216c:	e039      	b.n	80021e2 <Controller_Config_GetConfig+0x16e>
		//If the input config start detected,
		if(config_start_found){
 800216e:	7b7b      	ldrb	r3, [r7, #13]
 8002170:	2b00      	cmp	r3, #0
 8002172:	d01d      	beq.n	80021b0 <Controller_Config_GetConfig+0x13c>
			cc->input_configs[input_config_index].input_type = cc->config_buffer[i];
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	689a      	ldr	r2, [r3, #8]
 8002178:	897b      	ldrh	r3, [r7, #10]
 800217a:	4413      	add	r3, r2
 800217c:	7bba      	ldrb	r2, [r7, #14]
 800217e:	7818      	ldrb	r0, [r3, #0]
 8002180:	6879      	ldr	r1, [r7, #4]
 8002182:	4613      	mov	r3, r2
 8002184:	005b      	lsls	r3, r3, #1
 8002186:	4413      	add	r3, r2
 8002188:	005b      	lsls	r3, r3, #1
 800218a:	440b      	add	r3, r1
 800218c:	330c      	adds	r3, #12
 800218e:	4602      	mov	r2, r0
 8002190:	701a      	strb	r2, [r3, #0]
			cc->input_configs[input_config_index].addr_start = i + 1;
 8002192:	7bba      	ldrb	r2, [r7, #14]
 8002194:	897b      	ldrh	r3, [r7, #10]
 8002196:	3301      	adds	r3, #1
 8002198:	b298      	uxth	r0, r3
 800219a:	6879      	ldr	r1, [r7, #4]
 800219c:	4613      	mov	r3, r2
 800219e:	005b      	lsls	r3, r3, #1
 80021a0:	4413      	add	r3, r2
 80021a2:	005b      	lsls	r3, r3, #1
 80021a4:	440b      	add	r3, r1
 80021a6:	330e      	adds	r3, #14
 80021a8:	4602      	mov	r2, r0
 80021aa:	801a      	strh	r2, [r3, #0]
			config_start_found = 0;
 80021ac:	2300      	movs	r3, #0
 80021ae:	737b      	strb	r3, [r7, #13]
		}

		//If end byte (0xFF) detected, increment the input config counter
		if(cc->config_buffer[i] == 0xFF){
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	689a      	ldr	r2, [r3, #8]
 80021b4:	897b      	ldrh	r3, [r7, #10]
 80021b6:	4413      	add	r3, r2
 80021b8:	781b      	ldrb	r3, [r3, #0]
 80021ba:	2bff      	cmp	r3, #255	; 0xff
 80021bc:	d10e      	bne.n	80021dc <Controller_Config_GetConfig+0x168>
			cc->input_configs[input_config_index].addr_end = i;
 80021be:	7bba      	ldrb	r2, [r7, #14]
 80021c0:	6879      	ldr	r1, [r7, #4]
 80021c2:	4613      	mov	r3, r2
 80021c4:	005b      	lsls	r3, r3, #1
 80021c6:	4413      	add	r3, r2
 80021c8:	005b      	lsls	r3, r3, #1
 80021ca:	440b      	add	r3, r1
 80021cc:	3310      	adds	r3, #16
 80021ce:	897a      	ldrh	r2, [r7, #10]
 80021d0:	801a      	strh	r2, [r3, #0]
			input_config_index++;
 80021d2:	7bbb      	ldrb	r3, [r7, #14]
 80021d4:	3301      	adds	r3, #1
 80021d6:	73bb      	strb	r3, [r7, #14]
			config_start_found = 1;
 80021d8:	2301      	movs	r3, #1
 80021da:	737b      	strb	r3, [r7, #13]
	for(uint16_t i = CONTROLLER_CONFIG_NAME_LENGTH + LEDS*3 + 2; i < CONTROLLER_CONFIG_LENGTH; i++){
 80021dc:	897b      	ldrh	r3, [r7, #10]
 80021de:	3301      	adds	r3, #1
 80021e0:	817b      	strh	r3, [r7, #10]
 80021e2:	897b      	ldrh	r3, [r7, #10]
 80021e4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80021e8:	d3c1      	bcc.n	800216e <Controller_Config_GetConfig+0xfa>
		}
	}

	//Fill the remaining input configurations not used
	for(uint8_t i = input_config_index; i < CONTROLLER_CONFIG_INPUTS; i++){
 80021ea:	7bbb      	ldrb	r3, [r7, #14]
 80021ec:	727b      	strb	r3, [r7, #9]
 80021ee:	e00c      	b.n	800220a <Controller_Config_GetConfig+0x196>
		cc->input_configs[i].input_type = INPUT_NOT_CONFIGURED;
 80021f0:	7a7a      	ldrb	r2, [r7, #9]
 80021f2:	6879      	ldr	r1, [r7, #4]
 80021f4:	4613      	mov	r3, r2
 80021f6:	005b      	lsls	r3, r3, #1
 80021f8:	4413      	add	r3, r2
 80021fa:	005b      	lsls	r3, r3, #1
 80021fc:	440b      	add	r3, r1
 80021fe:	330c      	adds	r3, #12
 8002200:	220c      	movs	r2, #12
 8002202:	701a      	strb	r2, [r3, #0]
	for(uint8_t i = input_config_index; i < CONTROLLER_CONFIG_INPUTS; i++){
 8002204:	7a7b      	ldrb	r3, [r7, #9]
 8002206:	3301      	adds	r3, #1
 8002208:	727b      	strb	r3, [r7, #9]
 800220a:	7a7b      	ldrb	r3, [r7, #9]
 800220c:	2b1f      	cmp	r3, #31
 800220e:	d9ef      	bls.n	80021f0 <Controller_Config_GetConfig+0x17c>
	}
}
 8002210:	bf00      	nop
 8002212:	bf00      	nop
 8002214:	3714      	adds	r7, #20
 8002216:	46bd      	mov	sp, r7
 8002218:	bd90      	pop	{r4, r7, pc}
 800221a:	bf00      	nop
 800221c:	20002258 	.word	0x20002258
 8002220:	08020000 	.word	0x08020000

08002224 <Controller_Config_ClearControllerData>:

void Controller_Config_ClearControllerData(Controller_HandleTypeDef *c){
 8002224:	b480      	push	{r7}
 8002226:	b085      	sub	sp, #20
 8002228:	af00      	add	r7, sp, #0
 800222a:	6078      	str	r0, [r7, #4]
	//Reset all bytes inside of the Controller Data to zero before update
	uint8_t *controller = (uint8_t *)c;
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	60fb      	str	r3, [r7, #12]
	for(uint8_t i = 0; i < sizeof(*c); i++){
 8002230:	2300      	movs	r3, #0
 8002232:	72fb      	strb	r3, [r7, #11]
 8002234:	e008      	b.n	8002248 <Controller_Config_ClearControllerData+0x24>
		*controller = 0x00;
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	2200      	movs	r2, #0
 800223a:	701a      	strb	r2, [r3, #0]
		controller++;
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	3301      	adds	r3, #1
 8002240:	60fb      	str	r3, [r7, #12]
	for(uint8_t i = 0; i < sizeof(*c); i++){
 8002242:	7afb      	ldrb	r3, [r7, #11]
 8002244:	3301      	adds	r3, #1
 8002246:	72fb      	strb	r3, [r7, #11]
 8002248:	7afb      	ldrb	r3, [r7, #11]
 800224a:	2b0b      	cmp	r3, #11
 800224c:	d9f3      	bls.n	8002236 <Controller_Config_ClearControllerData+0x12>
	}
}
 800224e:	bf00      	nop
 8002250:	bf00      	nop
 8002252:	3714      	adds	r7, #20
 8002254:	46bd      	mov	sp, r7
 8002256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800225a:	4770      	bx	lr

0800225c <Controller_Config_MapControllerData>:
 * 		NOTE:
 * 			The default (GMK default) configuration processing time is ~48us. The maximum output frequency is
 * 			essentially determined by the processing time of this function.
 *
 */
void Controller_Config_MapControllerData(Controller_Config_HandleTypeDef *cc, Controller_HandleTypeDef *c){
 800225c:	b580      	push	{r7, lr}
 800225e:	b084      	sub	sp, #16
 8002260:	af00      	add	r7, sp, #0
 8002262:	6078      	str	r0, [r7, #4]
 8002264:	6039      	str	r1, [r7, #0]
	//Clear Controller Data
	Controller_Config_ClearControllerData(c);
 8002266:	6838      	ldr	r0, [r7, #0]
 8002268:	f7ff ffdc 	bl	8002224 <Controller_Config_ClearControllerData>

	//Iterate through input configurations to compute output
	for(uint8_t i = 0; i < CONTROLLER_CONFIG_INPUTS; i++){
 800226c:	2300      	movs	r3, #0
 800226e:	73fb      	strb	r3, [r7, #15]
 8002270:	e010      	b.n	8002294 <Controller_Config_MapControllerData+0x38>
		Controller_Config_MapInputConfig(cc, c, &(cc->input_configs[i]));
 8002272:	7bfa      	ldrb	r2, [r7, #15]
 8002274:	4613      	mov	r3, r2
 8002276:	005b      	lsls	r3, r3, #1
 8002278:	4413      	add	r3, r2
 800227a:	005b      	lsls	r3, r3, #1
 800227c:	3308      	adds	r3, #8
 800227e:	687a      	ldr	r2, [r7, #4]
 8002280:	4413      	add	r3, r2
 8002282:	3304      	adds	r3, #4
 8002284:	461a      	mov	r2, r3
 8002286:	6839      	ldr	r1, [r7, #0]
 8002288:	6878      	ldr	r0, [r7, #4]
 800228a:	f000 f80b 	bl	80022a4 <Controller_Config_MapInputConfig>
	for(uint8_t i = 0; i < CONTROLLER_CONFIG_INPUTS; i++){
 800228e:	7bfb      	ldrb	r3, [r7, #15]
 8002290:	3301      	adds	r3, #1
 8002292:	73fb      	strb	r3, [r7, #15]
 8002294:	7bfb      	ldrb	r3, [r7, #15]
 8002296:	2b1f      	cmp	r3, #31
 8002298:	d9eb      	bls.n	8002272 <Controller_Config_MapControllerData+0x16>
	}
}
 800229a:	bf00      	nop
 800229c:	bf00      	nop
 800229e:	3710      	adds	r7, #16
 80022a0:	46bd      	mov	sp, r7
 80022a2:	bd80      	pop	{r7, pc}

080022a4 <Controller_Config_MapInputConfig>:

void Controller_Config_MapInputConfig(Controller_Config_HandleTypeDef *cc, Controller_HandleTypeDef *c, Input_Config_HandleTypeDef *ic){
 80022a4:	b580      	push	{r7, lr}
 80022a6:	b084      	sub	sp, #16
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	60f8      	str	r0, [r7, #12]
 80022ac:	60b9      	str	r1, [r7, #8]
 80022ae:	607a      	str	r2, [r7, #4]
	switch(ic->input_type){
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	781b      	ldrb	r3, [r3, #0]
 80022b4:	2b0b      	cmp	r3, #11
 80022b6:	f200 80ab 	bhi.w	8002410 <Controller_Config_MapInputConfig+0x16c>
 80022ba:	a201      	add	r2, pc, #4	; (adr r2, 80022c0 <Controller_Config_MapInputConfig+0x1c>)
 80022bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80022c0:	080022f1 	.word	0x080022f1
 80022c4:	08002305 	.word	0x08002305
 80022c8:	08002319 	.word	0x08002319
 80022cc:	0800233d 	.word	0x0800233d
 80022d0:	08002351 	.word	0x08002351
 80022d4:	08002365 	.word	0x08002365
 80022d8:	08002379 	.word	0x08002379
 80022dc:	0800239d 	.word	0x0800239d
 80022e0:	080023b1 	.word	0x080023b1
 80022e4:	080023c5 	.word	0x080023c5
 80022e8:	080023d9 	.word	0x080023d9
 80022ec:	080023fd 	.word	0x080023fd
		case INPUT_BUTTON_AS_BUTTON:
			Controller_Config_MapInputButtonAsButton(c, &(cc->config_buffer[ic->addr_start]));
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	689b      	ldr	r3, [r3, #8]
 80022f4:	687a      	ldr	r2, [r7, #4]
 80022f6:	8852      	ldrh	r2, [r2, #2]
 80022f8:	4413      	add	r3, r2
 80022fa:	4619      	mov	r1, r3
 80022fc:	68b8      	ldr	r0, [r7, #8]
 80022fe:	f000 f88d 	bl	800241c <Controller_Config_MapInputButtonAsButton>
			break;
 8002302:	e086      	b.n	8002412 <Controller_Config_MapInputConfig+0x16e>
		case INPUT_BUTTON_AS_JOYSTICK:
			Controller_Config_MapInputButtonAsJoystick(c, &(cc->config_buffer[ic->addr_start]));
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	689b      	ldr	r3, [r3, #8]
 8002308:	687a      	ldr	r2, [r7, #4]
 800230a:	8852      	ldrh	r2, [r2, #2]
 800230c:	4413      	add	r3, r2
 800230e:	4619      	mov	r1, r3
 8002310:	68b8      	ldr	r0, [r7, #8]
 8002312:	f000 f8ab 	bl	800246c <Controller_Config_MapInputButtonAsJoystick>
			break;
 8002316:	e07c      	b.n	8002412 <Controller_Config_MapInputConfig+0x16e>
		case INPUT_BUTTON_AS_KEYBOARD:
			Controller_Config_MapInputButtonAsKeyboard(c, &(cc->config_buffer[ic->addr_start]), ic->addr_end - ic->addr_start);
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	689b      	ldr	r3, [r3, #8]
 800231c:	687a      	ldr	r2, [r7, #4]
 800231e:	8852      	ldrh	r2, [r2, #2]
 8002320:	1899      	adds	r1, r3, r2
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	889b      	ldrh	r3, [r3, #4]
 8002326:	b2da      	uxtb	r2, r3
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	885b      	ldrh	r3, [r3, #2]
 800232c:	b2db      	uxtb	r3, r3
 800232e:	1ad3      	subs	r3, r2, r3
 8002330:	b2db      	uxtb	r3, r3
 8002332:	461a      	mov	r2, r3
 8002334:	68b8      	ldr	r0, [r7, #8]
 8002336:	f000 f8e9 	bl	800250c <Controller_Config_MapInputButtonAsKeyboard>
			break;
 800233a:	e06a      	b.n	8002412 <Controller_Config_MapInputConfig+0x16e>
		case INPUT_BUTTON_AS_TRIGGER:
			Controller_Config_MapInputButtonAsTrigger(c, &(cc->config_buffer[ic->addr_start]));
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	689b      	ldr	r3, [r3, #8]
 8002340:	687a      	ldr	r2, [r7, #4]
 8002342:	8852      	ldrh	r2, [r2, #2]
 8002344:	4413      	add	r3, r2
 8002346:	4619      	mov	r1, r3
 8002348:	68b8      	ldr	r0, [r7, #8]
 800234a:	f000 f903 	bl	8002554 <Controller_Config_MapInputButtonAsTrigger>
			break;
 800234e:	e060      	b.n	8002412 <Controller_Config_MapInputConfig+0x16e>
		case INPUT_JOYSTICK_AS_BUTTON:
			Controller_Config_MapInputJoystickAsButton(c, &(cc->config_buffer[ic->addr_start]));
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	689b      	ldr	r3, [r3, #8]
 8002354:	687a      	ldr	r2, [r7, #4]
 8002356:	8852      	ldrh	r2, [r2, #2]
 8002358:	4413      	add	r3, r2
 800235a:	4619      	mov	r1, r3
 800235c:	68b8      	ldr	r0, [r7, #8]
 800235e:	f000 f921 	bl	80025a4 <Controller_Config_MapInputJoystickAsButton>
			break;
 8002362:	e056      	b.n	8002412 <Controller_Config_MapInputConfig+0x16e>
		case INPUT_JOYSTICK_AS_JOYSTICK:
			Controller_Config_MapInputJoystickAsJoystick(c, &(cc->config_buffer[ic->addr_start]));
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	689b      	ldr	r3, [r3, #8]
 8002368:	687a      	ldr	r2, [r7, #4]
 800236a:	8852      	ldrh	r2, [r2, #2]
 800236c:	4413      	add	r3, r2
 800236e:	4619      	mov	r1, r3
 8002370:	68b8      	ldr	r0, [r7, #8]
 8002372:	f000 f9ab 	bl	80026cc <Controller_Config_MapInputJoystickAsJoystick>
			break;
 8002376:	e04c      	b.n	8002412 <Controller_Config_MapInputConfig+0x16e>
		case INPUT_JOYSTICK_AS_KEYBOARD:
			Controller_Config_MapInputJoystickAsKeyboard(c, &(cc->config_buffer[ic->addr_start]), ic->addr_end - ic->addr_start);
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	689b      	ldr	r3, [r3, #8]
 800237c:	687a      	ldr	r2, [r7, #4]
 800237e:	8852      	ldrh	r2, [r2, #2]
 8002380:	1899      	adds	r1, r3, r2
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	889b      	ldrh	r3, [r3, #4]
 8002386:	b2da      	uxtb	r2, r3
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	885b      	ldrh	r3, [r3, #2]
 800238c:	b2db      	uxtb	r3, r3
 800238e:	1ad3      	subs	r3, r2, r3
 8002390:	b2db      	uxtb	r3, r3
 8002392:	461a      	mov	r2, r3
 8002394:	68b8      	ldr	r0, [r7, #8]
 8002396:	f000 fa6b 	bl	8002870 <Controller_Config_MapInputJoystickAsKeyboard>
			break;
 800239a:	e03a      	b.n	8002412 <Controller_Config_MapInputConfig+0x16e>
		case INPUT_JOYSTICK_AS_TRIGGER:
			Controller_Config_MapInputJoystickAsJoystick(c, &(cc->config_buffer[ic->addr_start]));
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	689b      	ldr	r3, [r3, #8]
 80023a0:	687a      	ldr	r2, [r7, #4]
 80023a2:	8852      	ldrh	r2, [r2, #2]
 80023a4:	4413      	add	r3, r2
 80023a6:	4619      	mov	r1, r3
 80023a8:	68b8      	ldr	r0, [r7, #8]
 80023aa:	f000 f98f 	bl	80026cc <Controller_Config_MapInputJoystickAsJoystick>
			break;
 80023ae:	e030      	b.n	8002412 <Controller_Config_MapInputConfig+0x16e>
		case INPUT_ENCODER_AS_BUTTON:
			Controller_Config_MapInputEncoderAsButton(c, &(cc->config_buffer[ic->addr_start]));
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	689b      	ldr	r3, [r3, #8]
 80023b4:	687a      	ldr	r2, [r7, #4]
 80023b6:	8852      	ldrh	r2, [r2, #2]
 80023b8:	4413      	add	r3, r2
 80023ba:	4619      	mov	r1, r3
 80023bc:	68b8      	ldr	r0, [r7, #8]
 80023be:	f000 fae5 	bl	800298c <Controller_Config_MapInputEncoderAsButton>
			break;
 80023c2:	e026      	b.n	8002412 <Controller_Config_MapInputConfig+0x16e>
		case INPUT_ENCODER_AS_JOYSTICK:
			Controller_Config_MapInputEncoderAsJoystick(c, &(cc->config_buffer[ic->addr_start]));
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	689b      	ldr	r3, [r3, #8]
 80023c8:	687a      	ldr	r2, [r7, #4]
 80023ca:	8852      	ldrh	r2, [r2, #2]
 80023cc:	4413      	add	r3, r2
 80023ce:	4619      	mov	r1, r3
 80023d0:	68b8      	ldr	r0, [r7, #8]
 80023d2:	f000 fb49 	bl	8002a68 <Controller_Config_MapInputEncoderAsJoystick>
			break;
 80023d6:	e01c      	b.n	8002412 <Controller_Config_MapInputConfig+0x16e>
		case INPUT_ENCODER_AS_KEYBOARD:
			Controller_Config_MapInputEncoderAsKeyboard(c, &(cc->config_buffer[ic->addr_start]), ic->addr_end - ic->addr_start);
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	689b      	ldr	r3, [r3, #8]
 80023dc:	687a      	ldr	r2, [r7, #4]
 80023de:	8852      	ldrh	r2, [r2, #2]
 80023e0:	1899      	adds	r1, r3, r2
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	889b      	ldrh	r3, [r3, #4]
 80023e6:	b2da      	uxtb	r2, r3
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	885b      	ldrh	r3, [r3, #2]
 80023ec:	b2db      	uxtb	r3, r3
 80023ee:	1ad3      	subs	r3, r2, r3
 80023f0:	b2db      	uxtb	r3, r3
 80023f2:	461a      	mov	r2, r3
 80023f4:	68b8      	ldr	r0, [r7, #8]
 80023f6:	f000 fc51 	bl	8002c9c <Controller_Config_MapInputEncoderAsKeyboard>
			break;
 80023fa:	e00a      	b.n	8002412 <Controller_Config_MapInputConfig+0x16e>
		case INPUT_ENCODER_AS_TRIGGER:
			Controller_Config_MapInputEncoderAsTrigger(c, &(cc->config_buffer[ic->addr_start]));
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	689b      	ldr	r3, [r3, #8]
 8002400:	687a      	ldr	r2, [r7, #4]
 8002402:	8852      	ldrh	r2, [r2, #2]
 8002404:	4413      	add	r3, r2
 8002406:	4619      	mov	r1, r3
 8002408:	68b8      	ldr	r0, [r7, #8]
 800240a:	f000 fca7 	bl	8002d5c <Controller_Config_MapInputEncoderAsTrigger>
			break;
 800240e:	e000      	b.n	8002412 <Controller_Config_MapInputConfig+0x16e>
		default:
			break;
 8002410:	bf00      	nop
	}
}
 8002412:	bf00      	nop
 8002414:	3710      	adds	r7, #16
 8002416:	46bd      	mov	sp, r7
 8002418:	bd80      	pop	{r7, pc}
 800241a:	bf00      	nop

0800241c <Controller_Config_MapInputButtonAsButton>:
/*
 * Input Configuration Buffer:
 * 		Byte 0: Input Button
 * 		Byte 1: Output Button
 */
void Controller_Config_MapInputButtonAsButton(Controller_HandleTypeDef *c, uint8_t *ic_buffer){
 800241c:	b480      	push	{r7}
 800241e:	b083      	sub	sp, #12
 8002420:	af00      	add	r7, sp, #0
 8002422:	6078      	str	r0, [r7, #4]
 8002424:	6039      	str	r1, [r7, #0]
	c->buttons._bits |= (buttons[ic_buffer[0]].is_held << ic_buffer[1]);
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	881b      	ldrh	r3, [r3, #0]
 800242a:	b21a      	sxth	r2, r3
 800242c:	683b      	ldr	r3, [r7, #0]
 800242e:	781b      	ldrb	r3, [r3, #0]
 8002430:	4618      	mov	r0, r3
 8002432:	490d      	ldr	r1, [pc, #52]	; (8002468 <Controller_Config_MapInputButtonAsButton+0x4c>)
 8002434:	4603      	mov	r3, r0
 8002436:	009b      	lsls	r3, r3, #2
 8002438:	4403      	add	r3, r0
 800243a:	00db      	lsls	r3, r3, #3
 800243c:	440b      	add	r3, r1
 800243e:	3310      	adds	r3, #16
 8002440:	781b      	ldrb	r3, [r3, #0]
 8002442:	4619      	mov	r1, r3
 8002444:	683b      	ldr	r3, [r7, #0]
 8002446:	3301      	adds	r3, #1
 8002448:	781b      	ldrb	r3, [r3, #0]
 800244a:	fa01 f303 	lsl.w	r3, r1, r3
 800244e:	b21b      	sxth	r3, r3
 8002450:	4313      	orrs	r3, r2
 8002452:	b21b      	sxth	r3, r3
 8002454:	b29a      	uxth	r2, r3
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	801a      	strh	r2, [r3, #0]
}
 800245a:	bf00      	nop
 800245c:	370c      	adds	r7, #12
 800245e:	46bd      	mov	sp, r7
 8002460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002464:	4770      	bx	lr
 8002466:	bf00      	nop
 8002468:	2000144c 	.word	0x2000144c

0800246c <Controller_Config_MapInputButtonAsJoystick>:
 * 			Bit 0: Output Joystick Left (0) or Output Joystick Right (1)
 * 			Bit 1: Axis X (0) or Axis Y (1)
 * 			Bit 2: Positive (0) or Negative (1)
 * 			Bits 3-7: Don't Care
 */
void Controller_Config_MapInputButtonAsJoystick(Controller_HandleTypeDef *c, uint8_t *ic_buffer){
 800246c:	b490      	push	{r4, r7}
 800246e:	b084      	sub	sp, #16
 8002470:	af00      	add	r7, sp, #0
 8002472:	6078      	str	r0, [r7, #4]
 8002474:	6039      	str	r1, [r7, #0]
	uint8_t js_out = GET_BIT(ic_buffer[1], 0);
 8002476:	683b      	ldr	r3, [r7, #0]
 8002478:	3301      	adds	r3, #1
 800247a:	781b      	ldrb	r3, [r3, #0]
 800247c:	f003 0301 	and.w	r3, r3, #1
 8002480:	73fb      	strb	r3, [r7, #15]
	uint8_t xy = GET_BIT(ic_buffer[1], 1);
 8002482:	683b      	ldr	r3, [r7, #0]
 8002484:	3301      	adds	r3, #1
 8002486:	781b      	ldrb	r3, [r3, #0]
 8002488:	105b      	asrs	r3, r3, #1
 800248a:	b2db      	uxtb	r3, r3
 800248c:	f003 0301 	and.w	r3, r3, #1
 8002490:	73bb      	strb	r3, [r7, #14]
	uint8_t pn = GET_BIT(ic_buffer[1], 2);
 8002492:	683b      	ldr	r3, [r7, #0]
 8002494:	3301      	adds	r3, #1
 8002496:	781b      	ldrb	r3, [r3, #0]
 8002498:	109b      	asrs	r3, r3, #2
 800249a:	b2db      	uxtb	r3, r3
 800249c:	f003 0301 	and.w	r3, r3, #1
 80024a0:	737b      	strb	r3, [r7, #13]
	c->joysticks._bits[js_out*2 + xy] += (pn ? INT16_MIN : INT16_MAX) * (int16_t)buttons[ic_buffer[0]].is_held;
 80024a2:	7bfb      	ldrb	r3, [r7, #15]
 80024a4:	005a      	lsls	r2, r3, #1
 80024a6:	7bbb      	ldrb	r3, [r7, #14]
 80024a8:	4413      	add	r3, r2
 80024aa:	687a      	ldr	r2, [r7, #4]
 80024ac:	005b      	lsls	r3, r3, #1
 80024ae:	4413      	add	r3, r2
 80024b0:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80024b4:	b29a      	uxth	r2, r3
 80024b6:	7b7b      	ldrb	r3, [r7, #13]
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d002      	beq.n	80024c2 <Controller_Config_MapInputButtonAsJoystick+0x56>
 80024bc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80024c0:	e001      	b.n	80024c6 <Controller_Config_MapInputButtonAsJoystick+0x5a>
 80024c2:	f647 71ff 	movw	r1, #32767	; 0x7fff
 80024c6:	683b      	ldr	r3, [r7, #0]
 80024c8:	781b      	ldrb	r3, [r3, #0]
 80024ca:	461c      	mov	r4, r3
 80024cc:	480e      	ldr	r0, [pc, #56]	; (8002508 <Controller_Config_MapInputButtonAsJoystick+0x9c>)
 80024ce:	4623      	mov	r3, r4
 80024d0:	009b      	lsls	r3, r3, #2
 80024d2:	4423      	add	r3, r4
 80024d4:	00db      	lsls	r3, r3, #3
 80024d6:	4403      	add	r3, r0
 80024d8:	3310      	adds	r3, #16
 80024da:	781b      	ldrb	r3, [r3, #0]
 80024dc:	b29b      	uxth	r3, r3
 80024de:	fb11 f303 	smulbb	r3, r1, r3
 80024e2:	b29b      	uxth	r3, r3
 80024e4:	4413      	add	r3, r2
 80024e6:	b299      	uxth	r1, r3
 80024e8:	7bfb      	ldrb	r3, [r7, #15]
 80024ea:	005a      	lsls	r2, r3, #1
 80024ec:	7bbb      	ldrb	r3, [r7, #14]
 80024ee:	4413      	add	r3, r2
 80024f0:	b209      	sxth	r1, r1
 80024f2:	687a      	ldr	r2, [r7, #4]
 80024f4:	005b      	lsls	r3, r3, #1
 80024f6:	4413      	add	r3, r2
 80024f8:	460a      	mov	r2, r1
 80024fa:	805a      	strh	r2, [r3, #2]
}
 80024fc:	bf00      	nop
 80024fe:	3710      	adds	r7, #16
 8002500:	46bd      	mov	sp, r7
 8002502:	bc90      	pop	{r4, r7}
 8002504:	4770      	bx	lr
 8002506:	bf00      	nop
 8002508:	2000144c 	.word	0x2000144c

0800250c <Controller_Config_MapInputButtonAsKeyboard>:
 * 		Byte 0: Input Button
 * 		Byte 1: Byte 0 of String
 *
 * String length is calculate using the addr_end - addr_start of input configuration
 */
void Controller_Config_MapInputButtonAsKeyboard(Controller_HandleTypeDef *c, uint8_t *ic_buffer, uint8_t str_length){
 800250c:	b580      	push	{r7, lr}
 800250e:	b084      	sub	sp, #16
 8002510:	af00      	add	r7, sp, #0
 8002512:	60f8      	str	r0, [r7, #12]
 8002514:	60b9      	str	r1, [r7, #8]
 8002516:	4613      	mov	r3, r2
 8002518:	71fb      	strb	r3, [r7, #7]
	if(buttons[ic_buffer[0]].is_held){
 800251a:	68bb      	ldr	r3, [r7, #8]
 800251c:	781b      	ldrb	r3, [r3, #0]
 800251e:	4619      	mov	r1, r3
 8002520:	4a0b      	ldr	r2, [pc, #44]	; (8002550 <Controller_Config_MapInputButtonAsKeyboard+0x44>)
 8002522:	460b      	mov	r3, r1
 8002524:	009b      	lsls	r3, r3, #2
 8002526:	440b      	add	r3, r1
 8002528:	00db      	lsls	r3, r3, #3
 800252a:	4413      	add	r3, r2
 800252c:	3310      	adds	r3, #16
 800252e:	781b      	ldrb	r3, [r3, #0]
 8002530:	2b00      	cmp	r3, #0
 8002532:	d008      	beq.n	8002546 <Controller_Config_MapInputButtonAsKeyboard+0x3a>
		write_next_keyboard_event_state(&(ic_buffer[1]), str_length - 1);
 8002534:	68bb      	ldr	r3, [r7, #8]
 8002536:	1c5a      	adds	r2, r3, #1
 8002538:	79fb      	ldrb	r3, [r7, #7]
 800253a:	3b01      	subs	r3, #1
 800253c:	b2db      	uxtb	r3, r3
 800253e:	4619      	mov	r1, r3
 8002540:	4610      	mov	r0, r2
 8002542:	f7ff f96d 	bl	8001820 <write_next_keyboard_event_state>
	}
}
 8002546:	bf00      	nop
 8002548:	3710      	adds	r7, #16
 800254a:	46bd      	mov	sp, r7
 800254c:	bd80      	pop	{r7, pc}
 800254e:	bf00      	nop
 8002550:	2000144c 	.word	0x2000144c

08002554 <Controller_Config_MapInputButtonAsTrigger>:
 * 		Byte 0: Input Button
 * 		Byte 1:
 * 			Bit 0: Output Trigger L (0) or Output Trigger R (1)
 * 			Bits 1-7: Don't Care
 */
void Controller_Config_MapInputButtonAsTrigger(Controller_HandleTypeDef *c, uint8_t *ic_buffer){
 8002554:	b480      	push	{r7}
 8002556:	b083      	sub	sp, #12
 8002558:	af00      	add	r7, sp, #0
 800255a:	6078      	str	r0, [r7, #4]
 800255c:	6039      	str	r1, [r7, #0]
	c->triggers._bits[ic_buffer[1]] += UINT8_MAX * buttons[ic_buffer[0]].is_held;
 800255e:	683b      	ldr	r3, [r7, #0]
 8002560:	3301      	adds	r3, #1
 8002562:	781b      	ldrb	r3, [r3, #0]
 8002564:	461a      	mov	r2, r3
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	4413      	add	r3, r2
 800256a:	7a9a      	ldrb	r2, [r3, #10]
 800256c:	683b      	ldr	r3, [r7, #0]
 800256e:	781b      	ldrb	r3, [r3, #0]
 8002570:	4618      	mov	r0, r3
 8002572:	490b      	ldr	r1, [pc, #44]	; (80025a0 <Controller_Config_MapInputButtonAsTrigger+0x4c>)
 8002574:	4603      	mov	r3, r0
 8002576:	009b      	lsls	r3, r3, #2
 8002578:	4403      	add	r3, r0
 800257a:	00db      	lsls	r3, r3, #3
 800257c:	440b      	add	r3, r1
 800257e:	3310      	adds	r3, #16
 8002580:	781b      	ldrb	r3, [r3, #0]
 8002582:	6839      	ldr	r1, [r7, #0]
 8002584:	3101      	adds	r1, #1
 8002586:	7809      	ldrb	r1, [r1, #0]
 8002588:	1ad3      	subs	r3, r2, r3
 800258a:	b2da      	uxtb	r2, r3
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	440b      	add	r3, r1
 8002590:	729a      	strb	r2, [r3, #10]
}
 8002592:	bf00      	nop
 8002594:	370c      	adds	r7, #12
 8002596:	46bd      	mov	sp, r7
 8002598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800259c:	4770      	bx	lr
 800259e:	bf00      	nop
 80025a0:	2000144c 	.word	0x2000144c

080025a4 <Controller_Config_MapInputJoystickAsButton>:
 * 		Byte 2: Threshold 3rd-Byte (float)
 * 		Byte 3: Threshold 2nd-Byte (float)
 * 		Byte 4: Threshold 1st-Byte (float)
 *		Byte 5: Output Button
 */
void Controller_Config_MapInputJoystickAsButton(Controller_HandleTypeDef *c, uint8_t *ic_buffer){
 80025a4:	b480      	push	{r7}
 80025a6:	b087      	sub	sp, #28
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	6078      	str	r0, [r7, #4]
 80025ac:	6039      	str	r1, [r7, #0]
	uint8_t js_in = GET_BIT(ic_buffer[0], 0);
 80025ae:	683b      	ldr	r3, [r7, #0]
 80025b0:	781b      	ldrb	r3, [r3, #0]
 80025b2:	f003 0301 	and.w	r3, r3, #1
 80025b6:	74fb      	strb	r3, [r7, #19]
	uint8_t xy = GET_BIT(ic_buffer[0], 1);
 80025b8:	683b      	ldr	r3, [r7, #0]
 80025ba:	781b      	ldrb	r3, [r3, #0]
 80025bc:	105b      	asrs	r3, r3, #1
 80025be:	b2db      	uxtb	r3, r3
 80025c0:	f003 0301 	and.w	r3, r3, #1
 80025c4:	74bb      	strb	r3, [r7, #18]
	uint8_t invert = GET_BIT(ic_buffer[0], 2);
 80025c6:	683b      	ldr	r3, [r7, #0]
 80025c8:	781b      	ldrb	r3, [r3, #0]
 80025ca:	109b      	asrs	r3, r3, #2
 80025cc:	b2db      	uxtb	r3, r3
 80025ce:	f003 0301 	and.w	r3, r3, #1
 80025d2:	747b      	strb	r3, [r7, #17]
	uint8_t pn = GET_BIT(ic_buffer[0], 3);
 80025d4:	683b      	ldr	r3, [r7, #0]
 80025d6:	781b      	ldrb	r3, [r3, #0]
 80025d8:	10db      	asrs	r3, r3, #3
 80025da:	b2db      	uxtb	r3, r3
 80025dc:	f003 0301 	and.w	r3, r3, #1
 80025e0:	743b      	strb	r3, [r7, #16]
	float threshold = *(float *)(&ic_buffer[1]);
 80025e2:	683b      	ldr	r3, [r7, #0]
 80025e4:	3301      	adds	r3, #1
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	60fb      	str	r3, [r7, #12]
	float val;
	if(xy){
 80025ea:	7cbb      	ldrb	r3, [r7, #18]
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d01c      	beq.n	800262a <Controller_Config_MapInputJoystickAsButton+0x86>
		val = (invert) ? joysticks[js_in].y.val : -joysticks[js_in].y.val;
 80025f0:	7c7b      	ldrb	r3, [r7, #17]
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d00a      	beq.n	800260c <Controller_Config_MapInputJoystickAsButton+0x68>
 80025f6:	7cfa      	ldrb	r2, [r7, #19]
 80025f8:	4933      	ldr	r1, [pc, #204]	; (80026c8 <Controller_Config_MapInputJoystickAsButton+0x124>)
 80025fa:	4613      	mov	r3, r2
 80025fc:	011b      	lsls	r3, r3, #4
 80025fe:	1a9b      	subs	r3, r3, r2
 8002600:	009b      	lsls	r3, r3, #2
 8002602:	440b      	add	r3, r1
 8002604:	332c      	adds	r3, #44	; 0x2c
 8002606:	edd3 7a00 	vldr	s15, [r3]
 800260a:	e00b      	b.n	8002624 <Controller_Config_MapInputJoystickAsButton+0x80>
 800260c:	7cfa      	ldrb	r2, [r7, #19]
 800260e:	492e      	ldr	r1, [pc, #184]	; (80026c8 <Controller_Config_MapInputJoystickAsButton+0x124>)
 8002610:	4613      	mov	r3, r2
 8002612:	011b      	lsls	r3, r3, #4
 8002614:	1a9b      	subs	r3, r3, r2
 8002616:	009b      	lsls	r3, r3, #2
 8002618:	440b      	add	r3, r1
 800261a:	332c      	adds	r3, #44	; 0x2c
 800261c:	edd3 7a00 	vldr	s15, [r3]
 8002620:	eef1 7a67 	vneg.f32	s15, s15
 8002624:	edc7 7a05 	vstr	s15, [r7, #20]
 8002628:	e01b      	b.n	8002662 <Controller_Config_MapInputJoystickAsButton+0xbe>
	}
	else{
		val = (invert) ? joysticks[js_in].x.val : -joysticks[js_in].x.val;
 800262a:	7c7b      	ldrb	r3, [r7, #17]
 800262c:	2b00      	cmp	r3, #0
 800262e:	d00a      	beq.n	8002646 <Controller_Config_MapInputJoystickAsButton+0xa2>
 8002630:	7cfa      	ldrb	r2, [r7, #19]
 8002632:	4925      	ldr	r1, [pc, #148]	; (80026c8 <Controller_Config_MapInputJoystickAsButton+0x124>)
 8002634:	4613      	mov	r3, r2
 8002636:	011b      	lsls	r3, r3, #4
 8002638:	1a9b      	subs	r3, r3, r2
 800263a:	009b      	lsls	r3, r3, #2
 800263c:	440b      	add	r3, r1
 800263e:	3314      	adds	r3, #20
 8002640:	edd3 7a00 	vldr	s15, [r3]
 8002644:	e00b      	b.n	800265e <Controller_Config_MapInputJoystickAsButton+0xba>
 8002646:	7cfa      	ldrb	r2, [r7, #19]
 8002648:	491f      	ldr	r1, [pc, #124]	; (80026c8 <Controller_Config_MapInputJoystickAsButton+0x124>)
 800264a:	4613      	mov	r3, r2
 800264c:	011b      	lsls	r3, r3, #4
 800264e:	1a9b      	subs	r3, r3, r2
 8002650:	009b      	lsls	r3, r3, #2
 8002652:	440b      	add	r3, r1
 8002654:	3314      	adds	r3, #20
 8002656:	edd3 7a00 	vldr	s15, [r3]
 800265a:	eef1 7a67 	vneg.f32	s15, s15
 800265e:	edc7 7a05 	vstr	s15, [r7, #20]
	}
	c->buttons._bits |= (pn ? val < threshold : val > threshold) << ic_buffer[5];
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	881b      	ldrh	r3, [r3, #0]
 8002666:	b21a      	sxth	r2, r3
 8002668:	7c3b      	ldrb	r3, [r7, #16]
 800266a:	2b00      	cmp	r3, #0
 800266c:	d00d      	beq.n	800268a <Controller_Config_MapInputJoystickAsButton+0xe6>
 800266e:	ed97 7a05 	vldr	s14, [r7, #20]
 8002672:	edd7 7a03 	vldr	s15, [r7, #12]
 8002676:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800267a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800267e:	bf4c      	ite	mi
 8002680:	2301      	movmi	r3, #1
 8002682:	2300      	movpl	r3, #0
 8002684:	b2db      	uxtb	r3, r3
 8002686:	4619      	mov	r1, r3
 8002688:	e00c      	b.n	80026a4 <Controller_Config_MapInputJoystickAsButton+0x100>
 800268a:	ed97 7a05 	vldr	s14, [r7, #20]
 800268e:	edd7 7a03 	vldr	s15, [r7, #12]
 8002692:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002696:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800269a:	bfcc      	ite	gt
 800269c:	2301      	movgt	r3, #1
 800269e:	2300      	movle	r3, #0
 80026a0:	b2db      	uxtb	r3, r3
 80026a2:	4619      	mov	r1, r3
 80026a4:	683b      	ldr	r3, [r7, #0]
 80026a6:	3305      	adds	r3, #5
 80026a8:	781b      	ldrb	r3, [r3, #0]
 80026aa:	fa01 f303 	lsl.w	r3, r1, r3
 80026ae:	b21b      	sxth	r3, r3
 80026b0:	4313      	orrs	r3, r2
 80026b2:	b21b      	sxth	r3, r3
 80026b4:	b29a      	uxth	r2, r3
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	801a      	strh	r2, [r3, #0]
}
 80026ba:	bf00      	nop
 80026bc:	371c      	adds	r7, #28
 80026be:	46bd      	mov	sp, r7
 80026c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c4:	4770      	bx	lr
 80026c6:	bf00      	nop
 80026c8:	20001138 	.word	0x20001138

080026cc <Controller_Config_MapInputJoystickAsJoystick>:
 * 		Byte 5: Y-Deadzone 4th-Byte (float)
 * 		Byte 6: Y-Deadzone 3rd-Byte (float)
 * 		Byte 7: Y-Deadzone 2nd-Byte (float)
 * 		Byte 8: Y-Deadzone 1st-Byte (float)
 */
void Controller_Config_MapInputJoystickAsJoystick(Controller_HandleTypeDef *c, uint8_t *ic_buffer){
 80026cc:	b480      	push	{r7}
 80026ce:	b089      	sub	sp, #36	; 0x24
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	6078      	str	r0, [r7, #4]
 80026d4:	6039      	str	r1, [r7, #0]
	uint8_t js_in = GET_BIT(ic_buffer[0], 0);
 80026d6:	683b      	ldr	r3, [r7, #0]
 80026d8:	781b      	ldrb	r3, [r3, #0]
 80026da:	f003 0301 	and.w	r3, r3, #1
 80026de:	77fb      	strb	r3, [r7, #31]
	uint8_t invert_x = GET_BIT(ic_buffer[0], 1);
 80026e0:	683b      	ldr	r3, [r7, #0]
 80026e2:	781b      	ldrb	r3, [r3, #0]
 80026e4:	105b      	asrs	r3, r3, #1
 80026e6:	b2db      	uxtb	r3, r3
 80026e8:	f003 0301 	and.w	r3, r3, #1
 80026ec:	77bb      	strb	r3, [r7, #30]
	uint8_t invert_y = GET_BIT(ic_buffer[0], 2);
 80026ee:	683b      	ldr	r3, [r7, #0]
 80026f0:	781b      	ldrb	r3, [r3, #0]
 80026f2:	109b      	asrs	r3, r3, #2
 80026f4:	b2db      	uxtb	r3, r3
 80026f6:	f003 0301 	and.w	r3, r3, #1
 80026fa:	777b      	strb	r3, [r7, #29]
	uint8_t js_out = GET_BIT(ic_buffer[0], 3);
 80026fc:	683b      	ldr	r3, [r7, #0]
 80026fe:	781b      	ldrb	r3, [r3, #0]
 8002700:	10db      	asrs	r3, r3, #3
 8002702:	b2db      	uxtb	r3, r3
 8002704:	f003 0301 	and.w	r3, r3, #1
 8002708:	773b      	strb	r3, [r7, #28]
	float deadzone_x = *(float *)(&ic_buffer[1]);
 800270a:	683b      	ldr	r3, [r7, #0]
 800270c:	3301      	adds	r3, #1
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	61bb      	str	r3, [r7, #24]
	float deadzone_y = *(float *)(&ic_buffer[5]);
 8002712:	683b      	ldr	r3, [r7, #0]
 8002714:	3305      	adds	r3, #5
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	617b      	str	r3, [r7, #20]
	float val_x = invert_x ? -joysticks[js_in].x.val : joysticks[js_in].x.val;
 800271a:	7fbb      	ldrb	r3, [r7, #30]
 800271c:	2b00      	cmp	r3, #0
 800271e:	d00c      	beq.n	800273a <Controller_Config_MapInputJoystickAsJoystick+0x6e>
 8002720:	7ffa      	ldrb	r2, [r7, #31]
 8002722:	4950      	ldr	r1, [pc, #320]	; (8002864 <Controller_Config_MapInputJoystickAsJoystick+0x198>)
 8002724:	4613      	mov	r3, r2
 8002726:	011b      	lsls	r3, r3, #4
 8002728:	1a9b      	subs	r3, r3, r2
 800272a:	009b      	lsls	r3, r3, #2
 800272c:	440b      	add	r3, r1
 800272e:	3314      	adds	r3, #20
 8002730:	edd3 7a00 	vldr	s15, [r3]
 8002734:	eef1 7a67 	vneg.f32	s15, s15
 8002738:	e009      	b.n	800274e <Controller_Config_MapInputJoystickAsJoystick+0x82>
 800273a:	7ffa      	ldrb	r2, [r7, #31]
 800273c:	4949      	ldr	r1, [pc, #292]	; (8002864 <Controller_Config_MapInputJoystickAsJoystick+0x198>)
 800273e:	4613      	mov	r3, r2
 8002740:	011b      	lsls	r3, r3, #4
 8002742:	1a9b      	subs	r3, r3, r2
 8002744:	009b      	lsls	r3, r3, #2
 8002746:	440b      	add	r3, r1
 8002748:	3314      	adds	r3, #20
 800274a:	edd3 7a00 	vldr	s15, [r3]
 800274e:	edc7 7a04 	vstr	s15, [r7, #16]
	float val_y = invert_y ? -joysticks[js_in].y.val : joysticks[js_in].y.val;
 8002752:	7f7b      	ldrb	r3, [r7, #29]
 8002754:	2b00      	cmp	r3, #0
 8002756:	d00c      	beq.n	8002772 <Controller_Config_MapInputJoystickAsJoystick+0xa6>
 8002758:	7ffa      	ldrb	r2, [r7, #31]
 800275a:	4942      	ldr	r1, [pc, #264]	; (8002864 <Controller_Config_MapInputJoystickAsJoystick+0x198>)
 800275c:	4613      	mov	r3, r2
 800275e:	011b      	lsls	r3, r3, #4
 8002760:	1a9b      	subs	r3, r3, r2
 8002762:	009b      	lsls	r3, r3, #2
 8002764:	440b      	add	r3, r1
 8002766:	332c      	adds	r3, #44	; 0x2c
 8002768:	edd3 7a00 	vldr	s15, [r3]
 800276c:	eef1 7a67 	vneg.f32	s15, s15
 8002770:	e009      	b.n	8002786 <Controller_Config_MapInputJoystickAsJoystick+0xba>
 8002772:	7ffa      	ldrb	r2, [r7, #31]
 8002774:	493b      	ldr	r1, [pc, #236]	; (8002864 <Controller_Config_MapInputJoystickAsJoystick+0x198>)
 8002776:	4613      	mov	r3, r2
 8002778:	011b      	lsls	r3, r3, #4
 800277a:	1a9b      	subs	r3, r3, r2
 800277c:	009b      	lsls	r3, r3, #2
 800277e:	440b      	add	r3, r1
 8002780:	332c      	adds	r3, #44	; 0x2c
 8002782:	edd3 7a00 	vldr	s15, [r3]
 8002786:	edc7 7a03 	vstr	s15, [r7, #12]
	if((val_x > deadzone_x) || (val_x < -deadzone_x)){
 800278a:	ed97 7a04 	vldr	s14, [r7, #16]
 800278e:	edd7 7a06 	vldr	s15, [r7, #24]
 8002792:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002796:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800279a:	dc0a      	bgt.n	80027b2 <Controller_Config_MapInputJoystickAsJoystick+0xe6>
 800279c:	edd7 7a06 	vldr	s15, [r7, #24]
 80027a0:	eef1 7a67 	vneg.f32	s15, s15
 80027a4:	ed97 7a04 	vldr	s14, [r7, #16]
 80027a8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80027ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80027b0:	d51d      	bpl.n	80027ee <Controller_Config_MapInputJoystickAsJoystick+0x122>
		c->joysticks._bits[js_out*2 + 0] += (int16_t)(val_x * (float)INT16_MIN);
 80027b2:	7f3b      	ldrb	r3, [r7, #28]
 80027b4:	005b      	lsls	r3, r3, #1
 80027b6:	687a      	ldr	r2, [r7, #4]
 80027b8:	005b      	lsls	r3, r3, #1
 80027ba:	4413      	add	r3, r2
 80027bc:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80027c0:	b29a      	uxth	r2, r3
 80027c2:	edd7 7a04 	vldr	s15, [r7, #16]
 80027c6:	ed9f 7a28 	vldr	s14, [pc, #160]	; 8002868 <Controller_Config_MapInputJoystickAsJoystick+0x19c>
 80027ca:	ee67 7a87 	vmul.f32	s15, s15, s14
 80027ce:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80027d2:	ee17 3a90 	vmov	r3, s15
 80027d6:	b21b      	sxth	r3, r3
 80027d8:	b29b      	uxth	r3, r3
 80027da:	4413      	add	r3, r2
 80027dc:	b29a      	uxth	r2, r3
 80027de:	7f3b      	ldrb	r3, [r7, #28]
 80027e0:	005b      	lsls	r3, r3, #1
 80027e2:	b211      	sxth	r1, r2
 80027e4:	687a      	ldr	r2, [r7, #4]
 80027e6:	005b      	lsls	r3, r3, #1
 80027e8:	4413      	add	r3, r2
 80027ea:	460a      	mov	r2, r1
 80027ec:	805a      	strh	r2, [r3, #2]
	}
	if((val_y > deadzone_y) || (val_y < -deadzone_y)){
 80027ee:	ed97 7a03 	vldr	s14, [r7, #12]
 80027f2:	edd7 7a05 	vldr	s15, [r7, #20]
 80027f6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80027fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80027fe:	dc0b      	bgt.n	8002818 <Controller_Config_MapInputJoystickAsJoystick+0x14c>
 8002800:	edd7 7a05 	vldr	s15, [r7, #20]
 8002804:	eef1 7a67 	vneg.f32	s15, s15
 8002808:	ed97 7a03 	vldr	s14, [r7, #12]
 800280c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002810:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002814:	d400      	bmi.n	8002818 <Controller_Config_MapInputJoystickAsJoystick+0x14c>
		c->joysticks._bits[js_out*2 + 1] += (int16_t)(val_y * -(float)INT16_MIN);
	}
}
 8002816:	e01f      	b.n	8002858 <Controller_Config_MapInputJoystickAsJoystick+0x18c>
		c->joysticks._bits[js_out*2 + 1] += (int16_t)(val_y * -(float)INT16_MIN);
 8002818:	7f3b      	ldrb	r3, [r7, #28]
 800281a:	005b      	lsls	r3, r3, #1
 800281c:	3301      	adds	r3, #1
 800281e:	687a      	ldr	r2, [r7, #4]
 8002820:	005b      	lsls	r3, r3, #1
 8002822:	4413      	add	r3, r2
 8002824:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002828:	b29a      	uxth	r2, r3
 800282a:	edd7 7a03 	vldr	s15, [r7, #12]
 800282e:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 800286c <Controller_Config_MapInputJoystickAsJoystick+0x1a0>
 8002832:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002836:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800283a:	ee17 3a90 	vmov	r3, s15
 800283e:	b21b      	sxth	r3, r3
 8002840:	b29b      	uxth	r3, r3
 8002842:	4413      	add	r3, r2
 8002844:	b29a      	uxth	r2, r3
 8002846:	7f3b      	ldrb	r3, [r7, #28]
 8002848:	005b      	lsls	r3, r3, #1
 800284a:	3301      	adds	r3, #1
 800284c:	b211      	sxth	r1, r2
 800284e:	687a      	ldr	r2, [r7, #4]
 8002850:	005b      	lsls	r3, r3, #1
 8002852:	4413      	add	r3, r2
 8002854:	460a      	mov	r2, r1
 8002856:	805a      	strh	r2, [r3, #2]
}
 8002858:	bf00      	nop
 800285a:	3724      	adds	r7, #36	; 0x24
 800285c:	46bd      	mov	sp, r7
 800285e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002862:	4770      	bx	lr
 8002864:	20001138 	.word	0x20001138
 8002868:	c7000000 	.word	0xc7000000
 800286c:	47000000 	.word	0x47000000

08002870 <Controller_Config_MapInputJoystickAsKeyboard>:
 * 		Byte 2: Threshold 3rd-Byte (float)
 * 		Byte 3: Threshold 2nd-Byte (float)
 * 		Byte 4: Threshold 1st-Byte (float)
 * 		Byte 5: Byte 0 of String
 */
void Controller_Config_MapInputJoystickAsKeyboard(Controller_HandleTypeDef *c, uint8_t *ic_buffer, uint8_t str_length){
 8002870:	b580      	push	{r7, lr}
 8002872:	b088      	sub	sp, #32
 8002874:	af00      	add	r7, sp, #0
 8002876:	60f8      	str	r0, [r7, #12]
 8002878:	60b9      	str	r1, [r7, #8]
 800287a:	4613      	mov	r3, r2
 800287c:	71fb      	strb	r3, [r7, #7]
	uint8_t js = GET_BIT(ic_buffer[0], 0);
 800287e:	68bb      	ldr	r3, [r7, #8]
 8002880:	781b      	ldrb	r3, [r3, #0]
 8002882:	f003 0301 	and.w	r3, r3, #1
 8002886:	76fb      	strb	r3, [r7, #27]
	uint8_t xy = GET_BIT(ic_buffer[0], 1);
 8002888:	68bb      	ldr	r3, [r7, #8]
 800288a:	781b      	ldrb	r3, [r3, #0]
 800288c:	105b      	asrs	r3, r3, #1
 800288e:	b2db      	uxtb	r3, r3
 8002890:	f003 0301 	and.w	r3, r3, #1
 8002894:	76bb      	strb	r3, [r7, #26]
	uint8_t invert = GET_BIT(ic_buffer[0], 2);
 8002896:	68bb      	ldr	r3, [r7, #8]
 8002898:	781b      	ldrb	r3, [r3, #0]
 800289a:	109b      	asrs	r3, r3, #2
 800289c:	b2db      	uxtb	r3, r3
 800289e:	f003 0301 	and.w	r3, r3, #1
 80028a2:	767b      	strb	r3, [r7, #25]
	uint8_t pn = GET_BIT(ic_buffer[0], 3);
 80028a4:	68bb      	ldr	r3, [r7, #8]
 80028a6:	781b      	ldrb	r3, [r3, #0]
 80028a8:	10db      	asrs	r3, r3, #3
 80028aa:	b2db      	uxtb	r3, r3
 80028ac:	f003 0301 	and.w	r3, r3, #1
 80028b0:	763b      	strb	r3, [r7, #24]
	float threshold = *(float *)(&ic_buffer[1]);
 80028b2:	68bb      	ldr	r3, [r7, #8]
 80028b4:	3301      	adds	r3, #1
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	617b      	str	r3, [r7, #20]
	float val;
	if(xy){
 80028ba:	7ebb      	ldrb	r3, [r7, #26]
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d01c      	beq.n	80028fa <Controller_Config_MapInputJoystickAsKeyboard+0x8a>
		val = (invert) ? joysticks[js].y.val : -joysticks[js].y.val;
 80028c0:	7e7b      	ldrb	r3, [r7, #25]
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d00a      	beq.n	80028dc <Controller_Config_MapInputJoystickAsKeyboard+0x6c>
 80028c6:	7efa      	ldrb	r2, [r7, #27]
 80028c8:	492f      	ldr	r1, [pc, #188]	; (8002988 <Controller_Config_MapInputJoystickAsKeyboard+0x118>)
 80028ca:	4613      	mov	r3, r2
 80028cc:	011b      	lsls	r3, r3, #4
 80028ce:	1a9b      	subs	r3, r3, r2
 80028d0:	009b      	lsls	r3, r3, #2
 80028d2:	440b      	add	r3, r1
 80028d4:	332c      	adds	r3, #44	; 0x2c
 80028d6:	edd3 7a00 	vldr	s15, [r3]
 80028da:	e00b      	b.n	80028f4 <Controller_Config_MapInputJoystickAsKeyboard+0x84>
 80028dc:	7efa      	ldrb	r2, [r7, #27]
 80028de:	492a      	ldr	r1, [pc, #168]	; (8002988 <Controller_Config_MapInputJoystickAsKeyboard+0x118>)
 80028e0:	4613      	mov	r3, r2
 80028e2:	011b      	lsls	r3, r3, #4
 80028e4:	1a9b      	subs	r3, r3, r2
 80028e6:	009b      	lsls	r3, r3, #2
 80028e8:	440b      	add	r3, r1
 80028ea:	332c      	adds	r3, #44	; 0x2c
 80028ec:	edd3 7a00 	vldr	s15, [r3]
 80028f0:	eef1 7a67 	vneg.f32	s15, s15
 80028f4:	edc7 7a07 	vstr	s15, [r7, #28]
 80028f8:	e01b      	b.n	8002932 <Controller_Config_MapInputJoystickAsKeyboard+0xc2>
	}
	else{
		val = (invert) ? joysticks[js].x.val : -joysticks[js].x.val;
 80028fa:	7e7b      	ldrb	r3, [r7, #25]
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d00a      	beq.n	8002916 <Controller_Config_MapInputJoystickAsKeyboard+0xa6>
 8002900:	7efa      	ldrb	r2, [r7, #27]
 8002902:	4921      	ldr	r1, [pc, #132]	; (8002988 <Controller_Config_MapInputJoystickAsKeyboard+0x118>)
 8002904:	4613      	mov	r3, r2
 8002906:	011b      	lsls	r3, r3, #4
 8002908:	1a9b      	subs	r3, r3, r2
 800290a:	009b      	lsls	r3, r3, #2
 800290c:	440b      	add	r3, r1
 800290e:	3314      	adds	r3, #20
 8002910:	edd3 7a00 	vldr	s15, [r3]
 8002914:	e00b      	b.n	800292e <Controller_Config_MapInputJoystickAsKeyboard+0xbe>
 8002916:	7efa      	ldrb	r2, [r7, #27]
 8002918:	491b      	ldr	r1, [pc, #108]	; (8002988 <Controller_Config_MapInputJoystickAsKeyboard+0x118>)
 800291a:	4613      	mov	r3, r2
 800291c:	011b      	lsls	r3, r3, #4
 800291e:	1a9b      	subs	r3, r3, r2
 8002920:	009b      	lsls	r3, r3, #2
 8002922:	440b      	add	r3, r1
 8002924:	3314      	adds	r3, #20
 8002926:	edd3 7a00 	vldr	s15, [r3]
 800292a:	eef1 7a67 	vneg.f32	s15, s15
 800292e:	edc7 7a07 	vstr	s15, [r7, #28]
	}
	if(pn ? val < threshold : val > threshold){
 8002932:	7e3b      	ldrb	r3, [r7, #24]
 8002934:	2b00      	cmp	r3, #0
 8002936:	d00c      	beq.n	8002952 <Controller_Config_MapInputJoystickAsKeyboard+0xe2>
 8002938:	ed97 7a07 	vldr	s14, [r7, #28]
 800293c:	edd7 7a05 	vldr	s15, [r7, #20]
 8002940:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002944:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002948:	bf4c      	ite	mi
 800294a:	2301      	movmi	r3, #1
 800294c:	2300      	movpl	r3, #0
 800294e:	b2db      	uxtb	r3, r3
 8002950:	e00b      	b.n	800296a <Controller_Config_MapInputJoystickAsKeyboard+0xfa>
 8002952:	ed97 7a07 	vldr	s14, [r7, #28]
 8002956:	edd7 7a05 	vldr	s15, [r7, #20]
 800295a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800295e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002962:	bfcc      	ite	gt
 8002964:	2301      	movgt	r3, #1
 8002966:	2300      	movle	r3, #0
 8002968:	b2db      	uxtb	r3, r3
 800296a:	2b00      	cmp	r3, #0
 800296c:	d008      	beq.n	8002980 <Controller_Config_MapInputJoystickAsKeyboard+0x110>
		write_next_keyboard_event_state(&(ic_buffer[5]), str_length - 5);
 800296e:	68bb      	ldr	r3, [r7, #8]
 8002970:	1d5a      	adds	r2, r3, #5
 8002972:	79fb      	ldrb	r3, [r7, #7]
 8002974:	3b05      	subs	r3, #5
 8002976:	b2db      	uxtb	r3, r3
 8002978:	4619      	mov	r1, r3
 800297a:	4610      	mov	r0, r2
 800297c:	f7fe ff50 	bl	8001820 <write_next_keyboard_event_state>
	}
}
 8002980:	bf00      	nop
 8002982:	3720      	adds	r7, #32
 8002984:	46bd      	mov	sp, r7
 8002986:	bd80      	pop	{r7, pc}
 8002988:	20001138 	.word	0x20001138

0800298c <Controller_Config_MapInputEncoderAsButton>:
 * 		Byte 2: Speed Threshold 3rd-Byte (float)
 * 		Byte 3: Speed Threshold 2nd-Byte (float)
 * 		Byte 4: Speed Threshold 1st-Byte (float)
 * 		Byte 5: Output Button
 */
void Controller_Config_MapInputEncoderAsButton(Controller_HandleTypeDef *c, uint8_t *ic_buffer){
 800298c:	b480      	push	{r7}
 800298e:	b085      	sub	sp, #20
 8002990:	af00      	add	r7, sp, #0
 8002992:	6078      	str	r0, [r7, #4]
 8002994:	6039      	str	r1, [r7, #0]
	uint8_t speed_based = GET_BIT(ic_buffer[0], 0);
 8002996:	683b      	ldr	r3, [r7, #0]
 8002998:	781b      	ldrb	r3, [r3, #0]
 800299a:	f003 0301 	and.w	r3, r3, #1
 800299e:	73fb      	strb	r3, [r7, #15]
	uint8_t ccw = GET_BIT(ic_buffer[0], 1);
 80029a0:	683b      	ldr	r3, [r7, #0]
 80029a2:	781b      	ldrb	r3, [r3, #0]
 80029a4:	105b      	asrs	r3, r3, #1
 80029a6:	b2db      	uxtb	r3, r3
 80029a8:	f003 0301 	and.w	r3, r3, #1
 80029ac:	73bb      	strb	r3, [r7, #14]
	uint8_t invert = GET_BIT(ic_buffer[0], 2);
 80029ae:	683b      	ldr	r3, [r7, #0]
 80029b0:	781b      	ldrb	r3, [r3, #0]
 80029b2:	109b      	asrs	r3, r3, #2
 80029b4:	b2db      	uxtb	r3, r3
 80029b6:	f003 0301 	and.w	r3, r3, #1
 80029ba:	737b      	strb	r3, [r7, #13]
	RotaryEncoder_DirectionTypeDef dir = (invert) ? (ccw) ? CLOCKWISE : COUNTERCLOCKWISE : (ccw) ? COUNTERCLOCKWISE : CLOCKWISE;
 80029bc:	7b7b      	ldrb	r3, [r7, #13]
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d006      	beq.n	80029d0 <Controller_Config_MapInputEncoderAsButton+0x44>
 80029c2:	7bbb      	ldrb	r3, [r7, #14]
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d001      	beq.n	80029cc <Controller_Config_MapInputEncoderAsButton+0x40>
 80029c8:	2301      	movs	r3, #1
 80029ca:	e007      	b.n	80029dc <Controller_Config_MapInputEncoderAsButton+0x50>
 80029cc:	2302      	movs	r3, #2
 80029ce:	e005      	b.n	80029dc <Controller_Config_MapInputEncoderAsButton+0x50>
 80029d0:	7bbb      	ldrb	r3, [r7, #14]
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d001      	beq.n	80029da <Controller_Config_MapInputEncoderAsButton+0x4e>
 80029d6:	2302      	movs	r3, #2
 80029d8:	e000      	b.n	80029dc <Controller_Config_MapInputEncoderAsButton+0x50>
 80029da:	2301      	movs	r3, #1
 80029dc:	733b      	strb	r3, [r7, #12]
	float speed_threshold = *(float *)(&ic_buffer[1]);
 80029de:	683b      	ldr	r3, [r7, #0]
 80029e0:	3301      	adds	r3, #1
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	60bb      	str	r3, [r7, #8]
	if(ccw && rotary_encoder.direction == dir){
 80029e6:	7bbb      	ldrb	r3, [r7, #14]
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d034      	beq.n	8002a56 <Controller_Config_MapInputEncoderAsButton+0xca>
 80029ec:	4b1d      	ldr	r3, [pc, #116]	; (8002a64 <Controller_Config_MapInputEncoderAsButton+0xd8>)
 80029ee:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80029f2:	7b3a      	ldrb	r2, [r7, #12]
 80029f4:	429a      	cmp	r2, r3
 80029f6:	d12e      	bne.n	8002a56 <Controller_Config_MapInputEncoderAsButton+0xca>
		if(speed_based)
 80029f8:	7bfb      	ldrb	r3, [r7, #15]
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d01c      	beq.n	8002a38 <Controller_Config_MapInputEncoderAsButton+0xac>
			c->buttons._bits |= (rotary_encoder.speed_rpm > speed_threshold) << ic_buffer[5];
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	881b      	ldrh	r3, [r3, #0]
 8002a02:	b21a      	sxth	r2, r3
 8002a04:	4b17      	ldr	r3, [pc, #92]	; (8002a64 <Controller_Config_MapInputEncoderAsButton+0xd8>)
 8002a06:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8002a0a:	ed97 7a02 	vldr	s14, [r7, #8]
 8002a0e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002a12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a16:	bf4c      	ite	mi
 8002a18:	2301      	movmi	r3, #1
 8002a1a:	2300      	movpl	r3, #0
 8002a1c:	b2db      	uxtb	r3, r3
 8002a1e:	4619      	mov	r1, r3
 8002a20:	683b      	ldr	r3, [r7, #0]
 8002a22:	3305      	adds	r3, #5
 8002a24:	781b      	ldrb	r3, [r3, #0]
 8002a26:	fa01 f303 	lsl.w	r3, r1, r3
 8002a2a:	b21b      	sxth	r3, r3
 8002a2c:	4313      	orrs	r3, r2
 8002a2e:	b21b      	sxth	r3, r3
 8002a30:	b29a      	uxth	r2, r3
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	801a      	strh	r2, [r3, #0]
		else
			c->buttons._bits |= 0x01 << ic_buffer[5];
	}
}
 8002a36:	e00e      	b.n	8002a56 <Controller_Config_MapInputEncoderAsButton+0xca>
			c->buttons._bits |= 0x01 << ic_buffer[5];
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	881b      	ldrh	r3, [r3, #0]
 8002a3c:	b21a      	sxth	r2, r3
 8002a3e:	683b      	ldr	r3, [r7, #0]
 8002a40:	3305      	adds	r3, #5
 8002a42:	781b      	ldrb	r3, [r3, #0]
 8002a44:	4619      	mov	r1, r3
 8002a46:	2301      	movs	r3, #1
 8002a48:	408b      	lsls	r3, r1
 8002a4a:	b21b      	sxth	r3, r3
 8002a4c:	4313      	orrs	r3, r2
 8002a4e:	b21b      	sxth	r3, r3
 8002a50:	b29a      	uxth	r2, r3
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	801a      	strh	r2, [r3, #0]
}
 8002a56:	bf00      	nop
 8002a58:	3714      	adds	r7, #20
 8002a5a:	46bd      	mov	sp, r7
 8002a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a60:	4770      	bx	lr
 8002a62:	bf00      	nop
 8002a64:	2000171c 	.word	0x2000171c

08002a68 <Controller_Config_MapInputEncoderAsJoystick>:
 * 			Bit 0: Output Joystick Left (0) or Output Joystick Right (1)
 * 			Bit 1: Axis X (0) or Axis Y (1)
 * 			Bit 2: Positive (0) or Negative (1)
 * 			Bits 3-7: Don't Care
 */
void Controller_Config_MapInputEncoderAsJoystick(Controller_HandleTypeDef *c, uint8_t *ic_buffer){
 8002a68:	b480      	push	{r7}
 8002a6a:	b08b      	sub	sp, #44	; 0x2c
 8002a6c:	af00      	add	r7, sp, #0
 8002a6e:	6078      	str	r0, [r7, #4]
 8002a70:	6039      	str	r1, [r7, #0]
	uint8_t binary_based = GET_BIT(ic_buffer[0], 0);
 8002a72:	683b      	ldr	r3, [r7, #0]
 8002a74:	781b      	ldrb	r3, [r3, #0]
 8002a76:	f003 0301 	and.w	r3, r3, #1
 8002a7a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint8_t speed_based = GET_BIT(ic_buffer[0], 1);
 8002a7e:	683b      	ldr	r3, [r7, #0]
 8002a80:	781b      	ldrb	r3, [r3, #0]
 8002a82:	105b      	asrs	r3, r3, #1
 8002a84:	b2db      	uxtb	r3, r3
 8002a86:	f003 0301 	and.w	r3, r3, #1
 8002a8a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	uint8_t ccw = GET_BIT(ic_buffer[0], 2);
 8002a8e:	683b      	ldr	r3, [r7, #0]
 8002a90:	781b      	ldrb	r3, [r3, #0]
 8002a92:	109b      	asrs	r3, r3, #2
 8002a94:	b2db      	uxtb	r3, r3
 8002a96:	f003 0301 	and.w	r3, r3, #1
 8002a9a:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	uint8_t invert = GET_BIT(ic_buffer[0], 3);
 8002a9e:	683b      	ldr	r3, [r7, #0]
 8002aa0:	781b      	ldrb	r3, [r3, #0]
 8002aa2:	10db      	asrs	r3, r3, #3
 8002aa4:	b2db      	uxtb	r3, r3
 8002aa6:	f003 0301 	and.w	r3, r3, #1
 8002aaa:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	RotaryEncoder_DirectionTypeDef dir = (invert) ? (ccw) ? CLOCKWISE : COUNTERCLOCKWISE : (ccw) ? COUNTERCLOCKWISE : CLOCKWISE;
 8002aae:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d007      	beq.n	8002ac6 <Controller_Config_MapInputEncoderAsJoystick+0x5e>
 8002ab6:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d001      	beq.n	8002ac2 <Controller_Config_MapInputEncoderAsJoystick+0x5a>
 8002abe:	2301      	movs	r3, #1
 8002ac0:	e008      	b.n	8002ad4 <Controller_Config_MapInputEncoderAsJoystick+0x6c>
 8002ac2:	2302      	movs	r3, #2
 8002ac4:	e006      	b.n	8002ad4 <Controller_Config_MapInputEncoderAsJoystick+0x6c>
 8002ac6:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d001      	beq.n	8002ad2 <Controller_Config_MapInputEncoderAsJoystick+0x6a>
 8002ace:	2302      	movs	r3, #2
 8002ad0:	e000      	b.n	8002ad4 <Controller_Config_MapInputEncoderAsJoystick+0x6c>
 8002ad2:	2301      	movs	r3, #1
 8002ad4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	float speed_threshold = *(float *)(&ic_buffer[1]);
 8002ad8:	683b      	ldr	r3, [r7, #0]
 8002ada:	3301      	adds	r3, #1
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	61fb      	str	r3, [r7, #28]
	float linear_middle = *(float *)(&ic_buffer[5]);
 8002ae0:	683b      	ldr	r3, [r7, #0]
 8002ae2:	3305      	adds	r3, #5
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	61bb      	str	r3, [r7, #24]
	float linear_deadzone = *(float *)(&ic_buffer[9]);
 8002ae8:	683b      	ldr	r3, [r7, #0]
 8002aea:	3309      	adds	r3, #9
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	617b      	str	r3, [r7, #20]
	uint8_t js_out = GET_BIT(ic_buffer[13], 0);
 8002af0:	683b      	ldr	r3, [r7, #0]
 8002af2:	330d      	adds	r3, #13
 8002af4:	781b      	ldrb	r3, [r3, #0]
 8002af6:	f003 0301 	and.w	r3, r3, #1
 8002afa:	74fb      	strb	r3, [r7, #19]
	uint8_t xy = GET_BIT(ic_buffer[13], 1);
 8002afc:	683b      	ldr	r3, [r7, #0]
 8002afe:	330d      	adds	r3, #13
 8002b00:	781b      	ldrb	r3, [r3, #0]
 8002b02:	105b      	asrs	r3, r3, #1
 8002b04:	b2db      	uxtb	r3, r3
 8002b06:	f003 0301 	and.w	r3, r3, #1
 8002b0a:	74bb      	strb	r3, [r7, #18]
	uint8_t pn = GET_BIT(ic_buffer[13], 2);
 8002b0c:	683b      	ldr	r3, [r7, #0]
 8002b0e:	330d      	adds	r3, #13
 8002b10:	781b      	ldrb	r3, [r3, #0]
 8002b12:	109b      	asrs	r3, r3, #2
 8002b14:	b2db      	uxtb	r3, r3
 8002b16:	f003 0301 	and.w	r3, r3, #1
 8002b1a:	747b      	strb	r3, [r7, #17]
	if(binary_based){
 8002b1c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d05f      	beq.n	8002be4 <Controller_Config_MapInputEncoderAsJoystick+0x17c>
		if(ccw && rotary_encoder.direction == dir){
 8002b24:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	f000 80a9 	beq.w	8002c80 <Controller_Config_MapInputEncoderAsJoystick+0x218>
 8002b2e:	4b57      	ldr	r3, [pc, #348]	; (8002c8c <Controller_Config_MapInputEncoderAsJoystick+0x224>)
 8002b30:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002b34:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8002b38:	429a      	cmp	r2, r3
 8002b3a:	f040 80a1 	bne.w	8002c80 <Controller_Config_MapInputEncoderAsJoystick+0x218>
			if(speed_based)
 8002b3e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d02f      	beq.n	8002ba6 <Controller_Config_MapInputEncoderAsJoystick+0x13e>
				c->joysticks._bits[js_out*2 + xy] += (pn ? INT16_MIN : INT16_MAX) * (int16_t)(rotary_encoder.speed_rpm > speed_threshold);
 8002b46:	7cfb      	ldrb	r3, [r7, #19]
 8002b48:	005a      	lsls	r2, r3, #1
 8002b4a:	7cbb      	ldrb	r3, [r7, #18]
 8002b4c:	4413      	add	r3, r2
 8002b4e:	687a      	ldr	r2, [r7, #4]
 8002b50:	005b      	lsls	r3, r3, #1
 8002b52:	4413      	add	r3, r2
 8002b54:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002b58:	b29a      	uxth	r2, r3
 8002b5a:	7c7b      	ldrb	r3, [r7, #17]
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d002      	beq.n	8002b66 <Controller_Config_MapInputEncoderAsJoystick+0xfe>
 8002b60:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002b64:	e001      	b.n	8002b6a <Controller_Config_MapInputEncoderAsJoystick+0x102>
 8002b66:	f647 71ff 	movw	r1, #32767	; 0x7fff
 8002b6a:	4b48      	ldr	r3, [pc, #288]	; (8002c8c <Controller_Config_MapInputEncoderAsJoystick+0x224>)
 8002b6c:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8002b70:	ed97 7a07 	vldr	s14, [r7, #28]
 8002b74:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002b78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b7c:	bf4c      	ite	mi
 8002b7e:	2301      	movmi	r3, #1
 8002b80:	2300      	movpl	r3, #0
 8002b82:	b2db      	uxtb	r3, r3
 8002b84:	b29b      	uxth	r3, r3
 8002b86:	fb11 f303 	smulbb	r3, r1, r3
 8002b8a:	b29b      	uxth	r3, r3
 8002b8c:	4413      	add	r3, r2
 8002b8e:	b299      	uxth	r1, r3
 8002b90:	7cfb      	ldrb	r3, [r7, #19]
 8002b92:	005a      	lsls	r2, r3, #1
 8002b94:	7cbb      	ldrb	r3, [r7, #18]
 8002b96:	4413      	add	r3, r2
 8002b98:	b209      	sxth	r1, r1
 8002b9a:	687a      	ldr	r2, [r7, #4]
 8002b9c:	005b      	lsls	r3, r3, #1
 8002b9e:	4413      	add	r3, r2
 8002ba0:	460a      	mov	r2, r1
 8002ba2:	805a      	strh	r2, [r3, #2]
	}
	else{
		float val = rotary_encoder.position_linear - linear_middle;
		c->joysticks._bits[js_out*2 + xy] += (val > linear_deadzone || val < -linear_deadzone) ? ((invert) ? val * INT16_MIN : val * -INT16_MIN) : 0;
	}
}
 8002ba4:	e06c      	b.n	8002c80 <Controller_Config_MapInputEncoderAsJoystick+0x218>
				c->joysticks._bits[js_out*2 + xy] += (pn ? INT16_MIN : INT16_MAX);
 8002ba6:	7cfb      	ldrb	r3, [r7, #19]
 8002ba8:	005a      	lsls	r2, r3, #1
 8002baa:	7cbb      	ldrb	r3, [r7, #18]
 8002bac:	4413      	add	r3, r2
 8002bae:	687a      	ldr	r2, [r7, #4]
 8002bb0:	005b      	lsls	r3, r3, #1
 8002bb2:	4413      	add	r3, r2
 8002bb4:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002bb8:	b29b      	uxth	r3, r3
 8002bba:	7c7a      	ldrb	r2, [r7, #17]
 8002bbc:	2a00      	cmp	r2, #0
 8002bbe:	d002      	beq.n	8002bc6 <Controller_Config_MapInputEncoderAsJoystick+0x15e>
 8002bc0:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8002bc4:	e001      	b.n	8002bca <Controller_Config_MapInputEncoderAsJoystick+0x162>
 8002bc6:	f647 72ff 	movw	r2, #32767	; 0x7fff
 8002bca:	4413      	add	r3, r2
 8002bcc:	b299      	uxth	r1, r3
 8002bce:	7cfb      	ldrb	r3, [r7, #19]
 8002bd0:	005a      	lsls	r2, r3, #1
 8002bd2:	7cbb      	ldrb	r3, [r7, #18]
 8002bd4:	4413      	add	r3, r2
 8002bd6:	b209      	sxth	r1, r1
 8002bd8:	687a      	ldr	r2, [r7, #4]
 8002bda:	005b      	lsls	r3, r3, #1
 8002bdc:	4413      	add	r3, r2
 8002bde:	460a      	mov	r2, r1
 8002be0:	805a      	strh	r2, [r3, #2]
}
 8002be2:	e04d      	b.n	8002c80 <Controller_Config_MapInputEncoderAsJoystick+0x218>
		float val = rotary_encoder.position_linear - linear_middle;
 8002be4:	4b29      	ldr	r3, [pc, #164]	; (8002c8c <Controller_Config_MapInputEncoderAsJoystick+0x224>)
 8002be6:	ed93 7a08 	vldr	s14, [r3, #32]
 8002bea:	edd7 7a06 	vldr	s15, [r7, #24]
 8002bee:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002bf2:	edc7 7a03 	vstr	s15, [r7, #12]
		c->joysticks._bits[js_out*2 + xy] += (val > linear_deadzone || val < -linear_deadzone) ? ((invert) ? val * INT16_MIN : val * -INT16_MIN) : 0;
 8002bf6:	7cfb      	ldrb	r3, [r7, #19]
 8002bf8:	005a      	lsls	r2, r3, #1
 8002bfa:	7cbb      	ldrb	r3, [r7, #18]
 8002bfc:	4413      	add	r3, r2
 8002bfe:	687a      	ldr	r2, [r7, #4]
 8002c00:	005b      	lsls	r3, r3, #1
 8002c02:	4413      	add	r3, r2
 8002c04:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002c08:	ee07 3a90 	vmov	s15, r3
 8002c0c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002c10:	edd7 6a03 	vldr	s13, [r7, #12]
 8002c14:	edd7 7a05 	vldr	s15, [r7, #20]
 8002c18:	eef4 6ae7 	vcmpe.f32	s13, s15
 8002c1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c20:	dc0a      	bgt.n	8002c38 <Controller_Config_MapInputEncoderAsJoystick+0x1d0>
 8002c22:	edd7 7a05 	vldr	s15, [r7, #20]
 8002c26:	eef1 7a67 	vneg.f32	s15, s15
 8002c2a:	edd7 6a03 	vldr	s13, [r7, #12]
 8002c2e:	eef4 6ae7 	vcmpe.f32	s13, s15
 8002c32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c36:	d511      	bpl.n	8002c5c <Controller_Config_MapInputEncoderAsJoystick+0x1f4>
 8002c38:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d006      	beq.n	8002c4e <Controller_Config_MapInputEncoderAsJoystick+0x1e6>
 8002c40:	edd7 7a03 	vldr	s15, [r7, #12]
 8002c44:	eddf 6a12 	vldr	s13, [pc, #72]	; 8002c90 <Controller_Config_MapInputEncoderAsJoystick+0x228>
 8002c48:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002c4c:	e008      	b.n	8002c60 <Controller_Config_MapInputEncoderAsJoystick+0x1f8>
 8002c4e:	edd7 7a03 	vldr	s15, [r7, #12]
 8002c52:	eddf 6a10 	vldr	s13, [pc, #64]	; 8002c94 <Controller_Config_MapInputEncoderAsJoystick+0x22c>
 8002c56:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002c5a:	e001      	b.n	8002c60 <Controller_Config_MapInputEncoderAsJoystick+0x1f8>
 8002c5c:	eddf 7a0e 	vldr	s15, [pc, #56]	; 8002c98 <Controller_Config_MapInputEncoderAsJoystick+0x230>
 8002c60:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002c64:	7cfb      	ldrb	r3, [r7, #19]
 8002c66:	005a      	lsls	r2, r3, #1
 8002c68:	7cbb      	ldrb	r3, [r7, #18]
 8002c6a:	4413      	add	r3, r2
 8002c6c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002c70:	ee17 2a90 	vmov	r2, s15
 8002c74:	b211      	sxth	r1, r2
 8002c76:	687a      	ldr	r2, [r7, #4]
 8002c78:	005b      	lsls	r3, r3, #1
 8002c7a:	4413      	add	r3, r2
 8002c7c:	460a      	mov	r2, r1
 8002c7e:	805a      	strh	r2, [r3, #2]
}
 8002c80:	bf00      	nop
 8002c82:	372c      	adds	r7, #44	; 0x2c
 8002c84:	46bd      	mov	sp, r7
 8002c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c8a:	4770      	bx	lr
 8002c8c:	2000171c 	.word	0x2000171c
 8002c90:	c7000000 	.word	0xc7000000
 8002c94:	47000000 	.word	0x47000000
 8002c98:	00000000 	.word	0x00000000

08002c9c <Controller_Config_MapInputEncoderAsKeyboard>:
 * 		Byte 2: Speed Threshold 3rd-Byte (float)
 * 		Byte 3: Speed Threshold 2nd-Byte (float)
 * 		Byte 4: Speed Threshold 1st-Byte (float)
 * 		Byte 5: Byte 0 of String
 */
void Controller_Config_MapInputEncoderAsKeyboard(Controller_HandleTypeDef *c, uint8_t *ic_buffer, uint8_t str_length){
 8002c9c:	b580      	push	{r7, lr}
 8002c9e:	b086      	sub	sp, #24
 8002ca0:	af00      	add	r7, sp, #0
 8002ca2:	60f8      	str	r0, [r7, #12]
 8002ca4:	60b9      	str	r1, [r7, #8]
 8002ca6:	4613      	mov	r3, r2
 8002ca8:	71fb      	strb	r3, [r7, #7]
	uint8_t speed_based = GET_BIT(ic_buffer[0], 0);
 8002caa:	68bb      	ldr	r3, [r7, #8]
 8002cac:	781b      	ldrb	r3, [r3, #0]
 8002cae:	f003 0301 	and.w	r3, r3, #1
 8002cb2:	75fb      	strb	r3, [r7, #23]
	uint8_t ccw = GET_BIT(ic_buffer[0], 1);
 8002cb4:	68bb      	ldr	r3, [r7, #8]
 8002cb6:	781b      	ldrb	r3, [r3, #0]
 8002cb8:	105b      	asrs	r3, r3, #1
 8002cba:	b2db      	uxtb	r3, r3
 8002cbc:	f003 0301 	and.w	r3, r3, #1
 8002cc0:	75bb      	strb	r3, [r7, #22]
	uint8_t invert = GET_BIT(ic_buffer[0], 2);
 8002cc2:	68bb      	ldr	r3, [r7, #8]
 8002cc4:	781b      	ldrb	r3, [r3, #0]
 8002cc6:	109b      	asrs	r3, r3, #2
 8002cc8:	b2db      	uxtb	r3, r3
 8002cca:	f003 0301 	and.w	r3, r3, #1
 8002cce:	757b      	strb	r3, [r7, #21]
	RotaryEncoder_DirectionTypeDef dir = (invert) ? (ccw) ? CLOCKWISE : COUNTERCLOCKWISE : (ccw) ? COUNTERCLOCKWISE : CLOCKWISE;
 8002cd0:	7d7b      	ldrb	r3, [r7, #21]
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d006      	beq.n	8002ce4 <Controller_Config_MapInputEncoderAsKeyboard+0x48>
 8002cd6:	7dbb      	ldrb	r3, [r7, #22]
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d001      	beq.n	8002ce0 <Controller_Config_MapInputEncoderAsKeyboard+0x44>
 8002cdc:	2301      	movs	r3, #1
 8002cde:	e007      	b.n	8002cf0 <Controller_Config_MapInputEncoderAsKeyboard+0x54>
 8002ce0:	2302      	movs	r3, #2
 8002ce2:	e005      	b.n	8002cf0 <Controller_Config_MapInputEncoderAsKeyboard+0x54>
 8002ce4:	7dbb      	ldrb	r3, [r7, #22]
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d001      	beq.n	8002cee <Controller_Config_MapInputEncoderAsKeyboard+0x52>
 8002cea:	2302      	movs	r3, #2
 8002cec:	e000      	b.n	8002cf0 <Controller_Config_MapInputEncoderAsKeyboard+0x54>
 8002cee:	2301      	movs	r3, #1
 8002cf0:	753b      	strb	r3, [r7, #20]
	float speed_threshold = *(float *)(&ic_buffer[1]);
 8002cf2:	68bb      	ldr	r3, [r7, #8]
 8002cf4:	3301      	adds	r3, #1
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	613b      	str	r3, [r7, #16]
	if(ccw && rotary_encoder.direction == dir){
 8002cfa:	7dbb      	ldrb	r3, [r7, #22]
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d026      	beq.n	8002d4e <Controller_Config_MapInputEncoderAsKeyboard+0xb2>
 8002d00:	4b15      	ldr	r3, [pc, #84]	; (8002d58 <Controller_Config_MapInputEncoderAsKeyboard+0xbc>)
 8002d02:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002d06:	7d3a      	ldrb	r2, [r7, #20]
 8002d08:	429a      	cmp	r2, r3
 8002d0a:	d120      	bne.n	8002d4e <Controller_Config_MapInputEncoderAsKeyboard+0xb2>
		if(speed_based){
 8002d0c:	7dfb      	ldrb	r3, [r7, #23]
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d014      	beq.n	8002d3c <Controller_Config_MapInputEncoderAsKeyboard+0xa0>
			if(rotary_encoder.speed_rpm > speed_threshold)
 8002d12:	4b11      	ldr	r3, [pc, #68]	; (8002d58 <Controller_Config_MapInputEncoderAsKeyboard+0xbc>)
 8002d14:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8002d18:	ed97 7a04 	vldr	s14, [r7, #16]
 8002d1c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002d20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d24:	d400      	bmi.n	8002d28 <Controller_Config_MapInputEncoderAsKeyboard+0x8c>
				write_next_keyboard_event_state(&(ic_buffer[5]), str_length - 5);
		}
		else
			write_next_keyboard_event_state(&(ic_buffer[5]), str_length - 5);
	}
}
 8002d26:	e012      	b.n	8002d4e <Controller_Config_MapInputEncoderAsKeyboard+0xb2>
				write_next_keyboard_event_state(&(ic_buffer[5]), str_length - 5);
 8002d28:	68bb      	ldr	r3, [r7, #8]
 8002d2a:	1d5a      	adds	r2, r3, #5
 8002d2c:	79fb      	ldrb	r3, [r7, #7]
 8002d2e:	3b05      	subs	r3, #5
 8002d30:	b2db      	uxtb	r3, r3
 8002d32:	4619      	mov	r1, r3
 8002d34:	4610      	mov	r0, r2
 8002d36:	f7fe fd73 	bl	8001820 <write_next_keyboard_event_state>
}
 8002d3a:	e008      	b.n	8002d4e <Controller_Config_MapInputEncoderAsKeyboard+0xb2>
			write_next_keyboard_event_state(&(ic_buffer[5]), str_length - 5);
 8002d3c:	68bb      	ldr	r3, [r7, #8]
 8002d3e:	1d5a      	adds	r2, r3, #5
 8002d40:	79fb      	ldrb	r3, [r7, #7]
 8002d42:	3b05      	subs	r3, #5
 8002d44:	b2db      	uxtb	r3, r3
 8002d46:	4619      	mov	r1, r3
 8002d48:	4610      	mov	r0, r2
 8002d4a:	f7fe fd69 	bl	8001820 <write_next_keyboard_event_state>
}
 8002d4e:	bf00      	nop
 8002d50:	3718      	adds	r7, #24
 8002d52:	46bd      	mov	sp, r7
 8002d54:	bd80      	pop	{r7, pc}
 8002d56:	bf00      	nop
 8002d58:	2000171c 	.word	0x2000171c

08002d5c <Controller_Config_MapInputEncoderAsTrigger>:
 * 		Byte 12: Linear Deadzone 1st-Byte (float)
 * 		Byte 13:
 * 			Bit 0: Output Trigger Left (0) or Output Trigger Right (1)
 * 			Bits 3-7: Don't Care
 */
void Controller_Config_MapInputEncoderAsTrigger(Controller_HandleTypeDef *c, uint8_t *ic_buffer){
 8002d5c:	b480      	push	{r7}
 8002d5e:	b08d      	sub	sp, #52	; 0x34
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	60f8      	str	r0, [r7, #12]
 8002d64:	60b9      	str	r1, [r7, #8]
	uint8_t binary_based = GET_BIT(ic_buffer[0], 0);
 8002d66:	68bb      	ldr	r3, [r7, #8]
 8002d68:	781b      	ldrb	r3, [r3, #0]
 8002d6a:	f003 0301 	and.w	r3, r3, #1
 8002d6e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint8_t speed_based = GET_BIT(ic_buffer[0], 1);
 8002d72:	68bb      	ldr	r3, [r7, #8]
 8002d74:	781b      	ldrb	r3, [r3, #0]
 8002d76:	105b      	asrs	r3, r3, #1
 8002d78:	b2db      	uxtb	r3, r3
 8002d7a:	f003 0301 	and.w	r3, r3, #1
 8002d7e:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
	uint8_t ccw = GET_BIT(ic_buffer[0], 2);
 8002d82:	68bb      	ldr	r3, [r7, #8]
 8002d84:	781b      	ldrb	r3, [r3, #0]
 8002d86:	109b      	asrs	r3, r3, #2
 8002d88:	b2db      	uxtb	r3, r3
 8002d8a:	f003 0301 	and.w	r3, r3, #1
 8002d8e:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
	uint8_t invert = GET_BIT(ic_buffer[0], 3);
 8002d92:	68bb      	ldr	r3, [r7, #8]
 8002d94:	781b      	ldrb	r3, [r3, #0]
 8002d96:	10db      	asrs	r3, r3, #3
 8002d98:	b2db      	uxtb	r3, r3
 8002d9a:	f003 0301 	and.w	r3, r3, #1
 8002d9e:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
	RotaryEncoder_DirectionTypeDef dir = (invert) ? (ccw) ? CLOCKWISE : COUNTERCLOCKWISE : (ccw) ? COUNTERCLOCKWISE : CLOCKWISE;
 8002da2:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d007      	beq.n	8002dba <Controller_Config_MapInputEncoderAsTrigger+0x5e>
 8002daa:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d001      	beq.n	8002db6 <Controller_Config_MapInputEncoderAsTrigger+0x5a>
 8002db2:	2301      	movs	r3, #1
 8002db4:	e008      	b.n	8002dc8 <Controller_Config_MapInputEncoderAsTrigger+0x6c>
 8002db6:	2302      	movs	r3, #2
 8002db8:	e006      	b.n	8002dc8 <Controller_Config_MapInputEncoderAsTrigger+0x6c>
 8002dba:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d001      	beq.n	8002dc6 <Controller_Config_MapInputEncoderAsTrigger+0x6a>
 8002dc2:	2302      	movs	r3, #2
 8002dc4:	e000      	b.n	8002dc8 <Controller_Config_MapInputEncoderAsTrigger+0x6c>
 8002dc6:	2301      	movs	r3, #1
 8002dc8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	float speed_threshold = *(float *)(&ic_buffer[1]);
 8002dcc:	68bb      	ldr	r3, [r7, #8]
 8002dce:	3301      	adds	r3, #1
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	627b      	str	r3, [r7, #36]	; 0x24
	float linear_middle = *(float *)(&ic_buffer[5]);
 8002dd4:	68bb      	ldr	r3, [r7, #8]
 8002dd6:	3305      	adds	r3, #5
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	623b      	str	r3, [r7, #32]
	float linear_deadzone = *(float *)(&ic_buffer[9]);
 8002ddc:	68bb      	ldr	r3, [r7, #8]
 8002dde:	3309      	adds	r3, #9
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	61fb      	str	r3, [r7, #28]
	uint8_t tr_out = GET_BIT(ic_buffer[13], 0);
 8002de4:	68bb      	ldr	r3, [r7, #8]
 8002de6:	330d      	adds	r3, #13
 8002de8:	781b      	ldrb	r3, [r3, #0]
 8002dea:	f003 0301 	and.w	r3, r3, #1
 8002dee:	76fb      	strb	r3, [r7, #27]
	if(binary_based){
 8002df0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d045      	beq.n	8002e84 <Controller_Config_MapInputEncoderAsTrigger+0x128>
		if(ccw && rotary_encoder.direction == dir){
 8002df8:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	f000 808b 	beq.w	8002f18 <Controller_Config_MapInputEncoderAsTrigger+0x1bc>
 8002e02:	4b48      	ldr	r3, [pc, #288]	; (8002f24 <Controller_Config_MapInputEncoderAsTrigger+0x1c8>)
 8002e04:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002e08:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 8002e0c:	429a      	cmp	r2, r3
 8002e0e:	f040 8083 	bne.w	8002f18 <Controller_Config_MapInputEncoderAsTrigger+0x1bc>
			if(speed_based)
 8002e12:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d028      	beq.n	8002e6c <Controller_Config_MapInputEncoderAsTrigger+0x110>
				c->triggers._bits[tr_out] += UINT8_MAX * (float)(rotary_encoder.speed_rpm > speed_threshold);
 8002e1a:	7efb      	ldrb	r3, [r7, #27]
 8002e1c:	68fa      	ldr	r2, [r7, #12]
 8002e1e:	4413      	add	r3, r2
 8002e20:	7a9b      	ldrb	r3, [r3, #10]
 8002e22:	ee07 3a90 	vmov	s15, r3
 8002e26:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002e2a:	4b3e      	ldr	r3, [pc, #248]	; (8002f24 <Controller_Config_MapInputEncoderAsTrigger+0x1c8>)
 8002e2c:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8002e30:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 8002e34:	eef4 6ae7 	vcmpe.f32	s13, s15
 8002e38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e3c:	d502      	bpl.n	8002e44 <Controller_Config_MapInputEncoderAsTrigger+0xe8>
 8002e3e:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8002e42:	e001      	b.n	8002e48 <Controller_Config_MapInputEncoderAsTrigger+0xec>
 8002e44:	eddf 7a38 	vldr	s15, [pc, #224]	; 8002f28 <Controller_Config_MapInputEncoderAsTrigger+0x1cc>
 8002e48:	eddf 6a38 	vldr	s13, [pc, #224]	; 8002f2c <Controller_Config_MapInputEncoderAsTrigger+0x1d0>
 8002e4c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002e50:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e54:	7efb      	ldrb	r3, [r7, #27]
 8002e56:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002e5a:	edc7 7a01 	vstr	s15, [r7, #4]
 8002e5e:	793a      	ldrb	r2, [r7, #4]
 8002e60:	b2d1      	uxtb	r1, r2
 8002e62:	68fa      	ldr	r2, [r7, #12]
 8002e64:	4413      	add	r3, r2
 8002e66:	460a      	mov	r2, r1
 8002e68:	729a      	strb	r2, [r3, #10]
	}
	else{
		float val = rotary_encoder.position_linear - linear_middle;
		c->triggers._bits[tr_out] += (val > linear_deadzone || val < -linear_deadzone) ? ((invert) ? (1 - val) * UINT8_MAX : val * UINT8_MAX) : 0;
	}
}
 8002e6a:	e055      	b.n	8002f18 <Controller_Config_MapInputEncoderAsTrigger+0x1bc>
				c->triggers._bits[tr_out] += UINT8_MAX;
 8002e6c:	7efb      	ldrb	r3, [r7, #27]
 8002e6e:	68fa      	ldr	r2, [r7, #12]
 8002e70:	4413      	add	r3, r2
 8002e72:	7a9a      	ldrb	r2, [r3, #10]
 8002e74:	7efb      	ldrb	r3, [r7, #27]
 8002e76:	3a01      	subs	r2, #1
 8002e78:	b2d1      	uxtb	r1, r2
 8002e7a:	68fa      	ldr	r2, [r7, #12]
 8002e7c:	4413      	add	r3, r2
 8002e7e:	460a      	mov	r2, r1
 8002e80:	729a      	strb	r2, [r3, #10]
}
 8002e82:	e049      	b.n	8002f18 <Controller_Config_MapInputEncoderAsTrigger+0x1bc>
		float val = rotary_encoder.position_linear - linear_middle;
 8002e84:	4b27      	ldr	r3, [pc, #156]	; (8002f24 <Controller_Config_MapInputEncoderAsTrigger+0x1c8>)
 8002e86:	ed93 7a08 	vldr	s14, [r3, #32]
 8002e8a:	edd7 7a08 	vldr	s15, [r7, #32]
 8002e8e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002e92:	edc7 7a05 	vstr	s15, [r7, #20]
		c->triggers._bits[tr_out] += (val > linear_deadzone || val < -linear_deadzone) ? ((invert) ? (1 - val) * UINT8_MAX : val * UINT8_MAX) : 0;
 8002e96:	7efb      	ldrb	r3, [r7, #27]
 8002e98:	68fa      	ldr	r2, [r7, #12]
 8002e9a:	4413      	add	r3, r2
 8002e9c:	7a9b      	ldrb	r3, [r3, #10]
 8002e9e:	ee07 3a90 	vmov	s15, r3
 8002ea2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002ea6:	edd7 6a05 	vldr	s13, [r7, #20]
 8002eaa:	edd7 7a07 	vldr	s15, [r7, #28]
 8002eae:	eef4 6ae7 	vcmpe.f32	s13, s15
 8002eb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002eb6:	dc0a      	bgt.n	8002ece <Controller_Config_MapInputEncoderAsTrigger+0x172>
 8002eb8:	edd7 7a07 	vldr	s15, [r7, #28]
 8002ebc:	eef1 7a67 	vneg.f32	s15, s15
 8002ec0:	edd7 6a05 	vldr	s13, [r7, #20]
 8002ec4:	eef4 6ae7 	vcmpe.f32	s13, s15
 8002ec8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ecc:	d515      	bpl.n	8002efa <Controller_Config_MapInputEncoderAsTrigger+0x19e>
 8002ece:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d00a      	beq.n	8002eec <Controller_Config_MapInputEncoderAsTrigger+0x190>
 8002ed6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002eda:	edd7 7a05 	vldr	s15, [r7, #20]
 8002ede:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002ee2:	eddf 6a12 	vldr	s13, [pc, #72]	; 8002f2c <Controller_Config_MapInputEncoderAsTrigger+0x1d0>
 8002ee6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002eea:	e008      	b.n	8002efe <Controller_Config_MapInputEncoderAsTrigger+0x1a2>
 8002eec:	edd7 7a05 	vldr	s15, [r7, #20]
 8002ef0:	eddf 6a0e 	vldr	s13, [pc, #56]	; 8002f2c <Controller_Config_MapInputEncoderAsTrigger+0x1d0>
 8002ef4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002ef8:	e001      	b.n	8002efe <Controller_Config_MapInputEncoderAsTrigger+0x1a2>
 8002efa:	eddf 7a0b 	vldr	s15, [pc, #44]	; 8002f28 <Controller_Config_MapInputEncoderAsTrigger+0x1cc>
 8002efe:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002f02:	7efb      	ldrb	r3, [r7, #27]
 8002f04:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002f08:	edc7 7a01 	vstr	s15, [r7, #4]
 8002f0c:	793a      	ldrb	r2, [r7, #4]
 8002f0e:	b2d1      	uxtb	r1, r2
 8002f10:	68fa      	ldr	r2, [r7, #12]
 8002f12:	4413      	add	r3, r2
 8002f14:	460a      	mov	r2, r1
 8002f16:	729a      	strb	r2, [r3, #10]
}
 8002f18:	bf00      	nop
 8002f1a:	3734      	adds	r7, #52	; 0x34
 8002f1c:	46bd      	mov	sp, r7
 8002f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f22:	4770      	bx	lr
 8002f24:	2000171c 	.word	0x2000171c
 8002f28:	00000000 	.word	0x00000000
 8002f2c:	437f0000 	.word	0x437f0000

08002f30 <Joystick_Init>:
 *      Author: THollis
 */

#include <joystick.h>

Joystick_HandleTypeDef Joystick_Init(uint16_t *x_buffer, uint16_t *y_buffer){
 8002f30:	b4b0      	push	{r4, r5, r7}
 8002f32:	b095      	sub	sp, #84	; 0x54
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	60f8      	str	r0, [r7, #12]
 8002f38:	60b9      	str	r1, [r7, #8]
 8002f3a:	607a      	str	r2, [r7, #4]
	Joystick_HandleTypeDef js;

	js.x.adc = x_buffer;
 8002f3c:	68bb      	ldr	r3, [r7, #8]
 8002f3e:	617b      	str	r3, [r7, #20]
	js.x.min = UINT16_MAX;
 8002f40:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002f44:	833b      	strh	r3, [r7, #24]
	js.x.offset = 2048;
 8002f46:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002f4a:	83bb      	strh	r3, [r7, #28]
	js.x.max = 0;
 8002f4c:	2300      	movs	r3, #0
 8002f4e:	837b      	strh	r3, [r7, #26]
	js.x.deadzone = JOYSTICK_DEADZONE;
 8002f50:	4b1b      	ldr	r3, [pc, #108]	; (8002fc0 <Joystick_Init+0x90>)
 8002f52:	623b      	str	r3, [r7, #32]
	js.x.alivezone = JOYSTICK_ALIVEZONE;
 8002f54:	4b1b      	ldr	r3, [pc, #108]	; (8002fc4 <Joystick_Init+0x94>)
 8002f56:	627b      	str	r3, [r7, #36]	; 0x24
	js.x.val = 0;
 8002f58:	f04f 0300 	mov.w	r3, #0
 8002f5c:	62bb      	str	r3, [r7, #40]	; 0x28

	js.y.adc = y_buffer;
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	62fb      	str	r3, [r7, #44]	; 0x2c
	js.y.min = UINT16_MAX;
 8002f62:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002f66:	863b      	strh	r3, [r7, #48]	; 0x30
	js.y.offset = 2048;
 8002f68:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002f6c:	86bb      	strh	r3, [r7, #52]	; 0x34
	js.y.max = 0;
 8002f6e:	2300      	movs	r3, #0
 8002f70:	867b      	strh	r3, [r7, #50]	; 0x32
	js.y.deadzone = JOYSTICK_DEADZONE;
 8002f72:	4b13      	ldr	r3, [pc, #76]	; (8002fc0 <Joystick_Init+0x90>)
 8002f74:	63bb      	str	r3, [r7, #56]	; 0x38
	js.y.alivezone = JOYSTICK_ALIVEZONE;
 8002f76:	4b13      	ldr	r3, [pc, #76]	; (8002fc4 <Joystick_Init+0x94>)
 8002f78:	63fb      	str	r3, [r7, #60]	; 0x3c
	js.y.val = 0;
 8002f7a:	f04f 0300 	mov.w	r3, #0
 8002f7e:	643b      	str	r3, [r7, #64]	; 0x40

	js.calibrate.iters_max = 0;
 8002f80:	2300      	movs	r3, #0
 8002f82:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
	js.calibrate.iters = 0;
 8002f86:	2300      	movs	r3, #0
 8002f88:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
	js.calibrate.flag = 0;
 8002f8c:	2300      	movs	r3, #0
 8002f8e:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
	js.calibrate.weight = 1.0f;
 8002f92:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8002f96:	64fb      	str	r3, [r7, #76]	; 0x4c

	return(js);
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	461d      	mov	r5, r3
 8002f9c:	f107 0414 	add.w	r4, r7, #20
 8002fa0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002fa2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002fa4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002fa6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002fa8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002faa:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002fac:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8002fb0:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 8002fb4:	68f8      	ldr	r0, [r7, #12]
 8002fb6:	3754      	adds	r7, #84	; 0x54
 8002fb8:	46bd      	mov	sp, r7
 8002fba:	bcb0      	pop	{r4, r5, r7}
 8002fbc:	4770      	bx	lr
 8002fbe:	bf00      	nop
 8002fc0:	3ccccccd 	.word	0x3ccccccd
 8002fc4:	3f8ccccd 	.word	0x3f8ccccd

08002fc8 <Joystick_Calibrate>:

void Joystick_Calibrate(Joystick_HandleTypeDef *js, uint16_t iters, float weight){
 8002fc8:	b480      	push	{r7}
 8002fca:	b085      	sub	sp, #20
 8002fcc:	af00      	add	r7, sp, #0
 8002fce:	60f8      	str	r0, [r7, #12]
 8002fd0:	460b      	mov	r3, r1
 8002fd2:	ed87 0a01 	vstr	s0, [r7, #4]
 8002fd6:	817b      	strh	r3, [r7, #10]
	js->calibrate.iters_max = iters;
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	897a      	ldrh	r2, [r7, #10]
 8002fdc:	861a      	strh	r2, [r3, #48]	; 0x30
	js->calibrate.iters = iters;
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	897a      	ldrh	r2, [r7, #10]
 8002fe2:	865a      	strh	r2, [r3, #50]	; 0x32
	js->calibrate.flag = 1;
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	2201      	movs	r2, #1
 8002fe8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	js->calibrate.weight = weight;
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	687a      	ldr	r2, [r7, #4]
 8002ff0:	639a      	str	r2, [r3, #56]	; 0x38
}
 8002ff2:	bf00      	nop
 8002ff4:	3714      	adds	r7, #20
 8002ff6:	46bd      	mov	sp, r7
 8002ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ffc:	4770      	bx	lr

08002ffe <Joystick_Update>:
  * @brief  Updated the Joystick parameters using the adc buffer.
  *
  * @param  Joystick handle
  * @retval None
  */
void Joystick_Update(Joystick_HandleTypeDef *js){
 8002ffe:	b480      	push	{r7}
 8003000:	b089      	sub	sp, #36	; 0x24
 8003002:	af00      	add	r7, sp, #0
 8003004:	6078      	str	r0, [r7, #4]
	uint16_t x = *(js->x.adc);
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	881b      	ldrh	r3, [r3, #0]
 800300c:	83fb      	strh	r3, [r7, #30]
	uint16_t y = *(js->y.adc);
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	699b      	ldr	r3, [r3, #24]
 8003012:	881b      	ldrh	r3, [r3, #0]
 8003014:	83bb      	strh	r3, [r7, #28]

	float x_val, x_sign;
	float y_val, y_sign;

	if(js->calibrate.flag && js->calibrate.iters > 0){
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800301c:	2b00      	cmp	r3, #0
 800301e:	d04e      	beq.n	80030be <Joystick_Update+0xc0>
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003024:	2b00      	cmp	r3, #0
 8003026:	d04a      	beq.n	80030be <Joystick_Update+0xc0>
		js->x.offset = (uint16_t)((float)js->x.offset * (1 - js->calibrate.weight) + (float)x * js->calibrate.weight);
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	891b      	ldrh	r3, [r3, #8]
 800302c:	ee07 3a90 	vmov	s15, r3
 8003030:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 800303a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800303e:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8003042:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003046:	8bfb      	ldrh	r3, [r7, #30]
 8003048:	ee07 3a90 	vmov	s15, r3
 800304c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 8003056:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800305a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800305e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003062:	ee17 3a90 	vmov	r3, s15
 8003066:	b29a      	uxth	r2, r3
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	811a      	strh	r2, [r3, #8]
		js->y.offset = (uint16_t)((float)js->y.offset * (1 - js->calibrate.weight) + (float)y * js->calibrate.weight);
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	8c1b      	ldrh	r3, [r3, #32]
 8003070:	ee07 3a90 	vmov	s15, r3
 8003074:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 800307e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003082:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8003086:	ee27 7a27 	vmul.f32	s14, s14, s15
 800308a:	8bbb      	ldrh	r3, [r7, #28]
 800308c:	ee07 3a90 	vmov	s15, r3
 8003090:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 800309a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800309e:	ee77 7a27 	vadd.f32	s15, s14, s15
 80030a2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80030a6:	ee17 3a90 	vmov	r3, s15
 80030aa:	b29a      	uxth	r2, r3
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	841a      	strh	r2, [r3, #32]
		js->calibrate.iters--;
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80030b4:	3b01      	subs	r3, #1
 80030b6:	b29a      	uxth	r2, r3
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	865a      	strh	r2, [r3, #50]	; 0x32
 80030bc:	e008      	b.n	80030d0 <Joystick_Update+0xd2>
	}
	else if(js->calibrate.flag){
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d003      	beq.n	80030d0 <Joystick_Update+0xd2>
		js->calibrate.flag = 0;
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	2200      	movs	r2, #0
 80030cc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	int16_t delta_x = x - js->x.offset;
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	891b      	ldrh	r3, [r3, #8]
 80030d4:	8bfa      	ldrh	r2, [r7, #30]
 80030d6:	1ad3      	subs	r3, r2, r3
 80030d8:	b29b      	uxth	r3, r3
 80030da:	837b      	strh	r3, [r7, #26]
	int16_t delta_y = y - js->y.offset;
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	8c1b      	ldrh	r3, [r3, #32]
 80030e0:	8bba      	ldrh	r2, [r7, #28]
 80030e2:	1ad3      	subs	r3, r2, r3
 80030e4:	b29b      	uxth	r3, r3
 80030e6:	833b      	strh	r3, [r7, #24]

	js->x.min = (x < js->x.min) ? x : js->x.min;
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	889b      	ldrh	r3, [r3, #4]
 80030ec:	8bfa      	ldrh	r2, [r7, #30]
 80030ee:	4293      	cmp	r3, r2
 80030f0:	bf28      	it	cs
 80030f2:	4613      	movcs	r3, r2
 80030f4:	b29a      	uxth	r2, r3
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	809a      	strh	r2, [r3, #4]
	js->x.max = (x > js->x.max) ? x : js->x.max;
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	88db      	ldrh	r3, [r3, #6]
 80030fe:	8bfa      	ldrh	r2, [r7, #30]
 8003100:	4293      	cmp	r3, r2
 8003102:	bf38      	it	cc
 8003104:	4613      	movcc	r3, r2
 8003106:	b29a      	uxth	r2, r3
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	80da      	strh	r2, [r3, #6]

	js->y.min = (y < js->y.min) ? y : js->y.min;
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	8b9b      	ldrh	r3, [r3, #28]
 8003110:	8bba      	ldrh	r2, [r7, #28]
 8003112:	4293      	cmp	r3, r2
 8003114:	bf28      	it	cs
 8003116:	4613      	movcs	r3, r2
 8003118:	b29a      	uxth	r2, r3
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	839a      	strh	r2, [r3, #28]
	js->y.max = (y > js->y.max) ? y : js->y.max;
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	8bdb      	ldrh	r3, [r3, #30]
 8003122:	8bba      	ldrh	r2, [r7, #28]
 8003124:	4293      	cmp	r3, r2
 8003126:	bf38      	it	cc
 8003128:	4613      	movcc	r3, r2
 800312a:	b29a      	uxth	r2, r3
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	83da      	strh	r2, [r3, #30]

	x_val = (delta_x > 0) ? (float)delta_x / (float)(js->x.max - js->x.offset) : -(float)delta_x / (float)(js->x.min - js->x.offset);
 8003130:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8003134:	2b00      	cmp	r3, #0
 8003136:	dd12      	ble.n	800315e <Joystick_Update+0x160>
 8003138:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 800313c:	ee07 3a90 	vmov	s15, r3
 8003140:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	88db      	ldrh	r3, [r3, #6]
 8003148:	461a      	mov	r2, r3
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	891b      	ldrh	r3, [r3, #8]
 800314e:	1ad3      	subs	r3, r2, r3
 8003150:	ee07 3a90 	vmov	s15, r3
 8003154:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003158:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800315c:	e013      	b.n	8003186 <Joystick_Update+0x188>
 800315e:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8003162:	ee07 3a90 	vmov	s15, r3
 8003166:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800316a:	eef1 6a67 	vneg.f32	s13, s15
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	889b      	ldrh	r3, [r3, #4]
 8003172:	461a      	mov	r2, r3
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	891b      	ldrh	r3, [r3, #8]
 8003178:	1ad3      	subs	r3, r2, r3
 800317a:	ee07 3a90 	vmov	s15, r3
 800317e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003182:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003186:	edc7 7a05 	vstr	s15, [r7, #20]
	y_val = (delta_y > 0) ? (float)delta_y / (float)(js->y.max - js->y.offset) : -(float)delta_y / (float)(js->y.min - js->y.offset);
 800318a:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 800318e:	2b00      	cmp	r3, #0
 8003190:	dd12      	ble.n	80031b8 <Joystick_Update+0x1ba>
 8003192:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8003196:	ee07 3a90 	vmov	s15, r3
 800319a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	8bdb      	ldrh	r3, [r3, #30]
 80031a2:	461a      	mov	r2, r3
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	8c1b      	ldrh	r3, [r3, #32]
 80031a8:	1ad3      	subs	r3, r2, r3
 80031aa:	ee07 3a90 	vmov	s15, r3
 80031ae:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80031b2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80031b6:	e013      	b.n	80031e0 <Joystick_Update+0x1e2>
 80031b8:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 80031bc:	ee07 3a90 	vmov	s15, r3
 80031c0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80031c4:	eef1 6a67 	vneg.f32	s13, s15
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	8b9b      	ldrh	r3, [r3, #28]
 80031cc:	461a      	mov	r2, r3
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	8c1b      	ldrh	r3, [r3, #32]
 80031d2:	1ad3      	subs	r3, r2, r3
 80031d4:	ee07 3a90 	vmov	s15, r3
 80031d8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80031dc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80031e0:	edc7 7a04 	vstr	s15, [r7, #16]

	x_sign = (x_val > 0) ? x_val : -x_val;
 80031e4:	edd7 7a05 	vldr	s15, [r7, #20]
 80031e8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80031ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031f0:	dd02      	ble.n	80031f8 <Joystick_Update+0x1fa>
 80031f2:	edd7 7a05 	vldr	s15, [r7, #20]
 80031f6:	e003      	b.n	8003200 <Joystick_Update+0x202>
 80031f8:	edd7 7a05 	vldr	s15, [r7, #20]
 80031fc:	eef1 7a67 	vneg.f32	s15, s15
 8003200:	edc7 7a03 	vstr	s15, [r7, #12]
	y_sign = (y_val > 0) ? y_val : -y_val;
 8003204:	edd7 7a04 	vldr	s15, [r7, #16]
 8003208:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800320c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003210:	dd02      	ble.n	8003218 <Joystick_Update+0x21a>
 8003212:	edd7 7a04 	vldr	s15, [r7, #16]
 8003216:	e003      	b.n	8003220 <Joystick_Update+0x222>
 8003218:	edd7 7a04 	vldr	s15, [r7, #16]
 800321c:	eef1 7a67 	vneg.f32	s15, s15
 8003220:	edc7 7a02 	vstr	s15, [r7, #8]

	js->x.val = (x_sign > js->x.deadzone && x_sign < js->x.alivezone) ? x_val : 0;
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	edd3 7a03 	vldr	s15, [r3, #12]
 800322a:	ed97 7a03 	vldr	s14, [r7, #12]
 800322e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003232:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003236:	dd0b      	ble.n	8003250 <Joystick_Update+0x252>
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	edd3 7a04 	vldr	s15, [r3, #16]
 800323e:	ed97 7a03 	vldr	s14, [r7, #12]
 8003242:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003246:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800324a:	d501      	bpl.n	8003250 <Joystick_Update+0x252>
 800324c:	697b      	ldr	r3, [r7, #20]
 800324e:	e001      	b.n	8003254 <Joystick_Update+0x256>
 8003250:	f04f 0300 	mov.w	r3, #0
 8003254:	687a      	ldr	r2, [r7, #4]
 8003256:	6153      	str	r3, [r2, #20]
	js->y.val = (y_sign > js->y.deadzone && y_sign < js->y.alivezone) ? y_val : 0;
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800325e:	ed97 7a02 	vldr	s14, [r7, #8]
 8003262:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003266:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800326a:	dd0b      	ble.n	8003284 <Joystick_Update+0x286>
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8003272:	ed97 7a02 	vldr	s14, [r7, #8]
 8003276:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800327a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800327e:	d501      	bpl.n	8003284 <Joystick_Update+0x286>
 8003280:	693b      	ldr	r3, [r7, #16]
 8003282:	e001      	b.n	8003288 <Joystick_Update+0x28a>
 8003284:	f04f 0300 	mov.w	r3, #0
 8003288:	687a      	ldr	r2, [r7, #4]
 800328a:	62d3      	str	r3, [r2, #44]	; 0x2c
}
 800328c:	bf00      	nop
 800328e:	3724      	adds	r7, #36	; 0x24
 8003290:	46bd      	mov	sp, r7
 8003292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003296:	4770      	bx	lr

08003298 <LED_Controller_Init>:
#include "main.h"
#include "led_controller.h"

uint8_t led_data_buffer[LED_DATA_OUT_SIZE];

LED_Controller_HandleTypeDef LED_Controller_Init(TIM_HandleTypeDef *update_timer, SPI_HandleTypeDef *spi, GPIO_TypeDef *r_clk_port, uint16_t r_clk_pin, uint32_t *nOE_channel){
 8003298:	b5b0      	push	{r4, r5, r7, lr}
 800329a:	b090      	sub	sp, #64	; 0x40
 800329c:	af00      	add	r7, sp, #0
 800329e:	60f8      	str	r0, [r7, #12]
 80032a0:	60b9      	str	r1, [r7, #8]
 80032a2:	607a      	str	r2, [r7, #4]
 80032a4:	603b      	str	r3, [r7, #0]
	LED_Controller_HandleTypeDef lc;
	lc.update_timer = update_timer;
 80032a6:	68bb      	ldr	r3, [r7, #8]
 80032a8:	617b      	str	r3, [r7, #20]
	lc.spi = spi;
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	62fb      	str	r3, [r7, #44]	; 0x2c
	lc.r_clk_port = r_clk_port;
 80032ae:	683b      	ldr	r3, [r7, #0]
 80032b0:	633b      	str	r3, [r7, #48]	; 0x30
	lc.r_clk_pin = r_clk_pin;
 80032b2:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 80032b6:	86bb      	strh	r3, [r7, #52]	; 0x34

	//Initialize LED colors
	for(uint8_t i = 0; i < LEDS; i++){
 80032b8:	2300      	movs	r3, #0
 80032ba:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 80032be:	e025      	b.n	800330c <LED_Controller_Init+0x74>
		lc.leds[i].r = 0;
 80032c0:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 80032c4:	4613      	mov	r3, r2
 80032c6:	005b      	lsls	r3, r3, #1
 80032c8:	4413      	add	r3, r2
 80032ca:	f107 0240 	add.w	r2, r7, #64	; 0x40
 80032ce:	4413      	add	r3, r2
 80032d0:	3b28      	subs	r3, #40	; 0x28
 80032d2:	2200      	movs	r2, #0
 80032d4:	701a      	strb	r2, [r3, #0]
		lc.leds[i].g = 0;
 80032d6:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 80032da:	4613      	mov	r3, r2
 80032dc:	005b      	lsls	r3, r3, #1
 80032de:	4413      	add	r3, r2
 80032e0:	f107 0240 	add.w	r2, r7, #64	; 0x40
 80032e4:	4413      	add	r3, r2
 80032e6:	3b27      	subs	r3, #39	; 0x27
 80032e8:	2200      	movs	r2, #0
 80032ea:	701a      	strb	r2, [r3, #0]
		lc.leds[i].b = 0;
 80032ec:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 80032f0:	4613      	mov	r3, r2
 80032f2:	005b      	lsls	r3, r3, #1
 80032f4:	4413      	add	r3, r2
 80032f6:	f107 0240 	add.w	r2, r7, #64	; 0x40
 80032fa:	4413      	add	r3, r2
 80032fc:	3b26      	subs	r3, #38	; 0x26
 80032fe:	2200      	movs	r2, #0
 8003300:	701a      	strb	r2, [r3, #0]
	for(uint8_t i = 0; i < LEDS; i++){
 8003302:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8003306:	3301      	adds	r3, #1
 8003308:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 800330c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8003310:	2b03      	cmp	r3, #3
 8003312:	d9d5      	bls.n	80032c0 <LED_Controller_Init+0x28>
	}
	lc.progress_bar = 0;
 8003314:	2300      	movs	r3, #0
 8003316:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	lc.progress_bar_val = 0;
 800331a:	f04f 0300 	mov.w	r3, #0
 800331e:	62bb      	str	r3, [r7, #40]	; 0x28
	lc.nOE_channel = nOE_channel;
 8003320:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003322:	63bb      	str	r3, [r7, #56]	; 0x38
	lc.brightness = DEFAULT_BRIGHTNESS;
 8003324:	2320      	movs	r3, #32
 8003326:	86fb      	strh	r3, [r7, #54]	; 0x36
	LED_Controller_UpdateBrightness(&lc, lc.brightness);
 8003328:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 800332a:	f107 0314 	add.w	r3, r7, #20
 800332e:	4611      	mov	r1, r2
 8003330:	4618      	mov	r0, r3
 8003332:	f000 f822 	bl	800337a <LED_Controller_UpdateBrightness>
	return(lc);
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	461d      	mov	r5, r3
 800333a:	f107 0414 	add.w	r4, r7, #20
 800333e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003340:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003342:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003344:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003346:	e894 0003 	ldmia.w	r4, {r0, r1}
 800334a:	e885 0003 	stmia.w	r5, {r0, r1}
}
 800334e:	68f8      	ldr	r0, [r7, #12]
 8003350:	3740      	adds	r7, #64	; 0x40
 8003352:	46bd      	mov	sp, r7
 8003354:	bdb0      	pop	{r4, r5, r7, pc}

08003356 <LED_Controller_Latch>:

void LED_Controller_Latch(LED_Controller_HandleTypeDef *lc, GPIO_PinState state){
 8003356:	b580      	push	{r7, lr}
 8003358:	b082      	sub	sp, #8
 800335a:	af00      	add	r7, sp, #0
 800335c:	6078      	str	r0, [r7, #4]
 800335e:	460b      	mov	r3, r1
 8003360:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(lc->r_clk_port, lc->r_clk_pin, state);
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	69d8      	ldr	r0, [r3, #28]
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	8c1b      	ldrh	r3, [r3, #32]
 800336a:	78fa      	ldrb	r2, [r7, #3]
 800336c:	4619      	mov	r1, r3
 800336e:	f002 fb7b 	bl	8005a68 <HAL_GPIO_WritePin>
}
 8003372:	bf00      	nop
 8003374:	3708      	adds	r7, #8
 8003376:	46bd      	mov	sp, r7
 8003378:	bd80      	pop	{r7, pc}

0800337a <LED_Controller_UpdateBrightness>:

void LED_Controller_UpdateBrightness(LED_Controller_HandleTypeDef *lc, uint16_t brightness){
 800337a:	b480      	push	{r7}
 800337c:	b083      	sub	sp, #12
 800337e:	af00      	add	r7, sp, #0
 8003380:	6078      	str	r0, [r7, #4]
 8003382:	460b      	mov	r3, r1
 8003384:	807b      	strh	r3, [r7, #2]
	*lc->nOE_channel = brightness;
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800338a:	887a      	ldrh	r2, [r7, #2]
 800338c:	601a      	str	r2, [r3, #0]
	lc->brightness = brightness;
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	887a      	ldrh	r2, [r7, #2]
 8003392:	845a      	strh	r2, [r3, #34]	; 0x22
}
 8003394:	bf00      	nop
 8003396:	370c      	adds	r7, #12
 8003398:	46bd      	mov	sp, r7
 800339a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800339e:	4770      	bx	lr

080033a0 <LED_Controller_Update>:

void LED_Controller_Update(LED_Controller_HandleTypeDef *lc){
 80033a0:	b580      	push	{r7, lr}
 80033a2:	b088      	sub	sp, #32
 80033a4:	af00      	add	r7, sp, #0
 80033a6:	6078      	str	r0, [r7, #4]
	uint16_t timer_cnt = lc->update_timer->Instance->CNT;
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033b0:	837b      	strh	r3, [r7, #26]
	for(uint8_t i = 0; i < LED_DATA_OUT_SIZE; i++){
 80033b2:	2300      	movs	r3, #0
 80033b4:	77fb      	strb	r3, [r7, #31]
 80033b6:	e006      	b.n	80033c6 <LED_Controller_Update+0x26>
		led_data_buffer[i] = 0;
 80033b8:	7ffb      	ldrb	r3, [r7, #31]
 80033ba:	4aa5      	ldr	r2, [pc, #660]	; (8003650 <LED_Controller_Update+0x2b0>)
 80033bc:	2100      	movs	r1, #0
 80033be:	54d1      	strb	r1, [r2, r3]
	for(uint8_t i = 0; i < LED_DATA_OUT_SIZE; i++){
 80033c0:	7ffb      	ldrb	r3, [r7, #31]
 80033c2:	3301      	adds	r3, #1
 80033c4:	77fb      	strb	r3, [r7, #31]
 80033c6:	7ffb      	ldrb	r3, [r7, #31]
 80033c8:	2b01      	cmp	r3, #1
 80033ca:	d9f5      	bls.n	80033b8 <LED_Controller_Update+0x18>
	}
	LED_Color_TypeDef led_data[LEDS];
	if(lc->progress_bar){
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	7c1b      	ldrb	r3, [r3, #16]
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d03b      	beq.n	800344c <LED_Controller_Update+0xac>
		for(uint8_t i = 0; i < LEDS; i++){
 80033d4:	2300      	movs	r3, #0
 80033d6:	77bb      	strb	r3, [r7, #30]
 80033d8:	e034      	b.n	8003444 <LED_Controller_Update+0xa4>
			led_data[i].r = (lc->progress_bar_val > 0.25f*i) ? 255 : 0;
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	ed93 7a05 	vldr	s14, [r3, #20]
 80033e0:	7fbb      	ldrb	r3, [r7, #30]
 80033e2:	ee07 3a90 	vmov	s15, r3
 80033e6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80033ea:	eef5 6a00 	vmov.f32	s13, #80	; 0x3e800000  0.250
 80033ee:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80033f2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80033f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033fa:	dd01      	ble.n	8003400 <LED_Controller_Update+0x60>
 80033fc:	21ff      	movs	r1, #255	; 0xff
 80033fe:	e000      	b.n	8003402 <LED_Controller_Update+0x62>
 8003400:	2100      	movs	r1, #0
 8003402:	7fba      	ldrb	r2, [r7, #30]
 8003404:	4613      	mov	r3, r2
 8003406:	005b      	lsls	r3, r3, #1
 8003408:	4413      	add	r3, r2
 800340a:	f107 0220 	add.w	r2, r7, #32
 800340e:	4413      	add	r3, r2
 8003410:	3b14      	subs	r3, #20
 8003412:	460a      	mov	r2, r1
 8003414:	701a      	strb	r2, [r3, #0]
			led_data[i].g = 0;
 8003416:	7fba      	ldrb	r2, [r7, #30]
 8003418:	4613      	mov	r3, r2
 800341a:	005b      	lsls	r3, r3, #1
 800341c:	4413      	add	r3, r2
 800341e:	f107 0220 	add.w	r2, r7, #32
 8003422:	4413      	add	r3, r2
 8003424:	3b13      	subs	r3, #19
 8003426:	2200      	movs	r2, #0
 8003428:	701a      	strb	r2, [r3, #0]
			led_data[i].b = 0;
 800342a:	7fba      	ldrb	r2, [r7, #30]
 800342c:	4613      	mov	r3, r2
 800342e:	005b      	lsls	r3, r3, #1
 8003430:	4413      	add	r3, r2
 8003432:	f107 0220 	add.w	r2, r7, #32
 8003436:	4413      	add	r3, r2
 8003438:	3b12      	subs	r3, #18
 800343a:	2200      	movs	r2, #0
 800343c:	701a      	strb	r2, [r3, #0]
		for(uint8_t i = 0; i < LEDS; i++){
 800343e:	7fbb      	ldrb	r3, [r7, #30]
 8003440:	3301      	adds	r3, #1
 8003442:	77bb      	strb	r3, [r7, #30]
 8003444:	7fbb      	ldrb	r3, [r7, #30]
 8003446:	2b03      	cmp	r3, #3
 8003448:	d9c7      	bls.n	80033da <LED_Controller_Update+0x3a>
 800344a:	e01d      	b.n	8003488 <LED_Controller_Update+0xe8>
		}
	}
	else{
		for(uint8_t i = 0; i < LEDS; i++){
 800344c:	2300      	movs	r3, #0
 800344e:	777b      	strb	r3, [r7, #29]
 8003450:	e017      	b.n	8003482 <LED_Controller_Update+0xe2>
			led_data[i] = lc->leds[i];
 8003452:	7f7a      	ldrb	r2, [r7, #29]
 8003454:	7f79      	ldrb	r1, [r7, #29]
 8003456:	460b      	mov	r3, r1
 8003458:	005b      	lsls	r3, r3, #1
 800345a:	440b      	add	r3, r1
 800345c:	f107 0120 	add.w	r1, r7, #32
 8003460:	440b      	add	r3, r1
 8003462:	f1a3 0014 	sub.w	r0, r3, #20
 8003466:	6879      	ldr	r1, [r7, #4]
 8003468:	4613      	mov	r3, r2
 800346a:	005b      	lsls	r3, r3, #1
 800346c:	4413      	add	r3, r2
 800346e:	440b      	add	r3, r1
 8003470:	4602      	mov	r2, r0
 8003472:	3304      	adds	r3, #4
 8003474:	8819      	ldrh	r1, [r3, #0]
 8003476:	789b      	ldrb	r3, [r3, #2]
 8003478:	8011      	strh	r1, [r2, #0]
 800347a:	7093      	strb	r3, [r2, #2]
		for(uint8_t i = 0; i < LEDS; i++){
 800347c:	7f7b      	ldrb	r3, [r7, #29]
 800347e:	3301      	adds	r3, #1
 8003480:	777b      	strb	r3, [r7, #29]
 8003482:	7f7b      	ldrb	r3, [r7, #29]
 8003484:	2b03      	cmp	r3, #3
 8003486:	d9e4      	bls.n	8003452 <LED_Controller_Update+0xb2>
		}
	}

	led_data_buffer[0] |= (led_data[0].r > timer_cnt) << 5;
 8003488:	4b71      	ldr	r3, [pc, #452]	; (8003650 <LED_Controller_Update+0x2b0>)
 800348a:	781b      	ldrb	r3, [r3, #0]
 800348c:	b25b      	sxtb	r3, r3
 800348e:	7b3a      	ldrb	r2, [r7, #12]
 8003490:	b292      	uxth	r2, r2
 8003492:	8b79      	ldrh	r1, [r7, #26]
 8003494:	4291      	cmp	r1, r2
 8003496:	d201      	bcs.n	800349c <LED_Controller_Update+0xfc>
 8003498:	2220      	movs	r2, #32
 800349a:	e000      	b.n	800349e <LED_Controller_Update+0xfe>
 800349c:	2200      	movs	r2, #0
 800349e:	4313      	orrs	r3, r2
 80034a0:	b25b      	sxtb	r3, r3
 80034a2:	b2da      	uxtb	r2, r3
 80034a4:	4b6a      	ldr	r3, [pc, #424]	; (8003650 <LED_Controller_Update+0x2b0>)
 80034a6:	701a      	strb	r2, [r3, #0]
	led_data_buffer[0] |= (led_data[0].g > timer_cnt) << 6;
 80034a8:	4b69      	ldr	r3, [pc, #420]	; (8003650 <LED_Controller_Update+0x2b0>)
 80034aa:	781b      	ldrb	r3, [r3, #0]
 80034ac:	b25b      	sxtb	r3, r3
 80034ae:	7b7a      	ldrb	r2, [r7, #13]
 80034b0:	b292      	uxth	r2, r2
 80034b2:	8b79      	ldrh	r1, [r7, #26]
 80034b4:	4291      	cmp	r1, r2
 80034b6:	d201      	bcs.n	80034bc <LED_Controller_Update+0x11c>
 80034b8:	2240      	movs	r2, #64	; 0x40
 80034ba:	e000      	b.n	80034be <LED_Controller_Update+0x11e>
 80034bc:	2200      	movs	r2, #0
 80034be:	4313      	orrs	r3, r2
 80034c0:	b25b      	sxtb	r3, r3
 80034c2:	b2da      	uxtb	r2, r3
 80034c4:	4b62      	ldr	r3, [pc, #392]	; (8003650 <LED_Controller_Update+0x2b0>)
 80034c6:	701a      	strb	r2, [r3, #0]
	led_data_buffer[0] |= (led_data[0].b > timer_cnt) << 7;
 80034c8:	4b61      	ldr	r3, [pc, #388]	; (8003650 <LED_Controller_Update+0x2b0>)
 80034ca:	781b      	ldrb	r3, [r3, #0]
 80034cc:	b25b      	sxtb	r3, r3
 80034ce:	7bba      	ldrb	r2, [r7, #14]
 80034d0:	b292      	uxth	r2, r2
 80034d2:	8b79      	ldrh	r1, [r7, #26]
 80034d4:	4291      	cmp	r1, r2
 80034d6:	d202      	bcs.n	80034de <LED_Controller_Update+0x13e>
 80034d8:	f06f 027f 	mvn.w	r2, #127	; 0x7f
 80034dc:	e000      	b.n	80034e0 <LED_Controller_Update+0x140>
 80034de:	2200      	movs	r2, #0
 80034e0:	4313      	orrs	r3, r2
 80034e2:	b25b      	sxtb	r3, r3
 80034e4:	b2da      	uxtb	r2, r3
 80034e6:	4b5a      	ldr	r3, [pc, #360]	; (8003650 <LED_Controller_Update+0x2b0>)
 80034e8:	701a      	strb	r2, [r3, #0]
	led_data_buffer[0] |= (led_data[1].r > timer_cnt) << 2;
 80034ea:	4b59      	ldr	r3, [pc, #356]	; (8003650 <LED_Controller_Update+0x2b0>)
 80034ec:	781b      	ldrb	r3, [r3, #0]
 80034ee:	b25b      	sxtb	r3, r3
 80034f0:	7bfa      	ldrb	r2, [r7, #15]
 80034f2:	b292      	uxth	r2, r2
 80034f4:	8b79      	ldrh	r1, [r7, #26]
 80034f6:	4291      	cmp	r1, r2
 80034f8:	d201      	bcs.n	80034fe <LED_Controller_Update+0x15e>
 80034fa:	2204      	movs	r2, #4
 80034fc:	e000      	b.n	8003500 <LED_Controller_Update+0x160>
 80034fe:	2200      	movs	r2, #0
 8003500:	4313      	orrs	r3, r2
 8003502:	b25b      	sxtb	r3, r3
 8003504:	b2da      	uxtb	r2, r3
 8003506:	4b52      	ldr	r3, [pc, #328]	; (8003650 <LED_Controller_Update+0x2b0>)
 8003508:	701a      	strb	r2, [r3, #0]
	led_data_buffer[0] |= (led_data[1].g > timer_cnt) << 3;
 800350a:	4b51      	ldr	r3, [pc, #324]	; (8003650 <LED_Controller_Update+0x2b0>)
 800350c:	781b      	ldrb	r3, [r3, #0]
 800350e:	b25b      	sxtb	r3, r3
 8003510:	7c3a      	ldrb	r2, [r7, #16]
 8003512:	b292      	uxth	r2, r2
 8003514:	8b79      	ldrh	r1, [r7, #26]
 8003516:	4291      	cmp	r1, r2
 8003518:	d201      	bcs.n	800351e <LED_Controller_Update+0x17e>
 800351a:	2208      	movs	r2, #8
 800351c:	e000      	b.n	8003520 <LED_Controller_Update+0x180>
 800351e:	2200      	movs	r2, #0
 8003520:	4313      	orrs	r3, r2
 8003522:	b25b      	sxtb	r3, r3
 8003524:	b2da      	uxtb	r2, r3
 8003526:	4b4a      	ldr	r3, [pc, #296]	; (8003650 <LED_Controller_Update+0x2b0>)
 8003528:	701a      	strb	r2, [r3, #0]
	led_data_buffer[0] |= (led_data[1].b > timer_cnt) << 4;
 800352a:	4b49      	ldr	r3, [pc, #292]	; (8003650 <LED_Controller_Update+0x2b0>)
 800352c:	781b      	ldrb	r3, [r3, #0]
 800352e:	b25b      	sxtb	r3, r3
 8003530:	7c7a      	ldrb	r2, [r7, #17]
 8003532:	b292      	uxth	r2, r2
 8003534:	8b79      	ldrh	r1, [r7, #26]
 8003536:	4291      	cmp	r1, r2
 8003538:	d201      	bcs.n	800353e <LED_Controller_Update+0x19e>
 800353a:	2210      	movs	r2, #16
 800353c:	e000      	b.n	8003540 <LED_Controller_Update+0x1a0>
 800353e:	2200      	movs	r2, #0
 8003540:	4313      	orrs	r3, r2
 8003542:	b25b      	sxtb	r3, r3
 8003544:	b2da      	uxtb	r2, r3
 8003546:	4b42      	ldr	r3, [pc, #264]	; (8003650 <LED_Controller_Update+0x2b0>)
 8003548:	701a      	strb	r2, [r3, #0]
	led_data_buffer[1] |= (led_data[2].r > timer_cnt) << 7;
 800354a:	4b41      	ldr	r3, [pc, #260]	; (8003650 <LED_Controller_Update+0x2b0>)
 800354c:	785b      	ldrb	r3, [r3, #1]
 800354e:	b25b      	sxtb	r3, r3
 8003550:	7cba      	ldrb	r2, [r7, #18]
 8003552:	b292      	uxth	r2, r2
 8003554:	8b79      	ldrh	r1, [r7, #26]
 8003556:	4291      	cmp	r1, r2
 8003558:	d202      	bcs.n	8003560 <LED_Controller_Update+0x1c0>
 800355a:	f06f 027f 	mvn.w	r2, #127	; 0x7f
 800355e:	e000      	b.n	8003562 <LED_Controller_Update+0x1c2>
 8003560:	2200      	movs	r2, #0
 8003562:	4313      	orrs	r3, r2
 8003564:	b25b      	sxtb	r3, r3
 8003566:	b2da      	uxtb	r2, r3
 8003568:	4b39      	ldr	r3, [pc, #228]	; (8003650 <LED_Controller_Update+0x2b0>)
 800356a:	705a      	strb	r2, [r3, #1]
	led_data_buffer[0] |= (led_data[2].g > timer_cnt) << 0;
 800356c:	4b38      	ldr	r3, [pc, #224]	; (8003650 <LED_Controller_Update+0x2b0>)
 800356e:	781b      	ldrb	r3, [r3, #0]
 8003570:	b25a      	sxtb	r2, r3
 8003572:	7cfb      	ldrb	r3, [r7, #19]
 8003574:	b29b      	uxth	r3, r3
 8003576:	8b79      	ldrh	r1, [r7, #26]
 8003578:	4299      	cmp	r1, r3
 800357a:	bf34      	ite	cc
 800357c:	2301      	movcc	r3, #1
 800357e:	2300      	movcs	r3, #0
 8003580:	b2db      	uxtb	r3, r3
 8003582:	b25b      	sxtb	r3, r3
 8003584:	4313      	orrs	r3, r2
 8003586:	b25b      	sxtb	r3, r3
 8003588:	b2da      	uxtb	r2, r3
 800358a:	4b31      	ldr	r3, [pc, #196]	; (8003650 <LED_Controller_Update+0x2b0>)
 800358c:	701a      	strb	r2, [r3, #0]
	led_data_buffer[0] |= (led_data[2].b > timer_cnt) << 1;
 800358e:	4b30      	ldr	r3, [pc, #192]	; (8003650 <LED_Controller_Update+0x2b0>)
 8003590:	781b      	ldrb	r3, [r3, #0]
 8003592:	b25b      	sxtb	r3, r3
 8003594:	7d3a      	ldrb	r2, [r7, #20]
 8003596:	b292      	uxth	r2, r2
 8003598:	8b79      	ldrh	r1, [r7, #26]
 800359a:	4291      	cmp	r1, r2
 800359c:	d201      	bcs.n	80035a2 <LED_Controller_Update+0x202>
 800359e:	2202      	movs	r2, #2
 80035a0:	e000      	b.n	80035a4 <LED_Controller_Update+0x204>
 80035a2:	2200      	movs	r2, #0
 80035a4:	4313      	orrs	r3, r2
 80035a6:	b25b      	sxtb	r3, r3
 80035a8:	b2da      	uxtb	r2, r3
 80035aa:	4b29      	ldr	r3, [pc, #164]	; (8003650 <LED_Controller_Update+0x2b0>)
 80035ac:	701a      	strb	r2, [r3, #0]
	led_data_buffer[1] |= (led_data[3].r > timer_cnt) << 1;
 80035ae:	4b28      	ldr	r3, [pc, #160]	; (8003650 <LED_Controller_Update+0x2b0>)
 80035b0:	785b      	ldrb	r3, [r3, #1]
 80035b2:	b25b      	sxtb	r3, r3
 80035b4:	7d7a      	ldrb	r2, [r7, #21]
 80035b6:	b292      	uxth	r2, r2
 80035b8:	8b79      	ldrh	r1, [r7, #26]
 80035ba:	4291      	cmp	r1, r2
 80035bc:	d201      	bcs.n	80035c2 <LED_Controller_Update+0x222>
 80035be:	2202      	movs	r2, #2
 80035c0:	e000      	b.n	80035c4 <LED_Controller_Update+0x224>
 80035c2:	2200      	movs	r2, #0
 80035c4:	4313      	orrs	r3, r2
 80035c6:	b25b      	sxtb	r3, r3
 80035c8:	b2da      	uxtb	r2, r3
 80035ca:	4b21      	ldr	r3, [pc, #132]	; (8003650 <LED_Controller_Update+0x2b0>)
 80035cc:	705a      	strb	r2, [r3, #1]
	led_data_buffer[1] |= (led_data[3].g > timer_cnt) << 2;
 80035ce:	4b20      	ldr	r3, [pc, #128]	; (8003650 <LED_Controller_Update+0x2b0>)
 80035d0:	785b      	ldrb	r3, [r3, #1]
 80035d2:	b25b      	sxtb	r3, r3
 80035d4:	7dba      	ldrb	r2, [r7, #22]
 80035d6:	b292      	uxth	r2, r2
 80035d8:	8b79      	ldrh	r1, [r7, #26]
 80035da:	4291      	cmp	r1, r2
 80035dc:	d201      	bcs.n	80035e2 <LED_Controller_Update+0x242>
 80035de:	2204      	movs	r2, #4
 80035e0:	e000      	b.n	80035e4 <LED_Controller_Update+0x244>
 80035e2:	2200      	movs	r2, #0
 80035e4:	4313      	orrs	r3, r2
 80035e6:	b25b      	sxtb	r3, r3
 80035e8:	b2da      	uxtb	r2, r3
 80035ea:	4b19      	ldr	r3, [pc, #100]	; (8003650 <LED_Controller_Update+0x2b0>)
 80035ec:	705a      	strb	r2, [r3, #1]
	led_data_buffer[1] |= (led_data[3].b > timer_cnt) << 3;
 80035ee:	4b18      	ldr	r3, [pc, #96]	; (8003650 <LED_Controller_Update+0x2b0>)
 80035f0:	785b      	ldrb	r3, [r3, #1]
 80035f2:	b25b      	sxtb	r3, r3
 80035f4:	7dfa      	ldrb	r2, [r7, #23]
 80035f6:	b292      	uxth	r2, r2
 80035f8:	8b79      	ldrh	r1, [r7, #26]
 80035fa:	4291      	cmp	r1, r2
 80035fc:	d201      	bcs.n	8003602 <LED_Controller_Update+0x262>
 80035fe:	2208      	movs	r2, #8
 8003600:	e000      	b.n	8003604 <LED_Controller_Update+0x264>
 8003602:	2200      	movs	r2, #0
 8003604:	4313      	orrs	r3, r2
 8003606:	b25b      	sxtb	r3, r3
 8003608:	b2da      	uxtb	r2, r3
 800360a:	4b11      	ldr	r3, [pc, #68]	; (8003650 <LED_Controller_Update+0x2b0>)
 800360c:	705a      	strb	r2, [r3, #1]
	for(uint8_t i = 0; i < LED_DATA_OUT_SIZE; i++){
 800360e:	2300      	movs	r3, #0
 8003610:	773b      	strb	r3, [r7, #28]
 8003612:	e00a      	b.n	800362a <LED_Controller_Update+0x28a>
		led_data_buffer[i] = ~led_data_buffer[i];
 8003614:	7f3b      	ldrb	r3, [r7, #28]
 8003616:	4a0e      	ldr	r2, [pc, #56]	; (8003650 <LED_Controller_Update+0x2b0>)
 8003618:	5cd2      	ldrb	r2, [r2, r3]
 800361a:	7f3b      	ldrb	r3, [r7, #28]
 800361c:	43d2      	mvns	r2, r2
 800361e:	b2d1      	uxtb	r1, r2
 8003620:	4a0b      	ldr	r2, [pc, #44]	; (8003650 <LED_Controller_Update+0x2b0>)
 8003622:	54d1      	strb	r1, [r2, r3]
	for(uint8_t i = 0; i < LED_DATA_OUT_SIZE; i++){
 8003624:	7f3b      	ldrb	r3, [r7, #28]
 8003626:	3301      	adds	r3, #1
 8003628:	773b      	strb	r3, [r7, #28]
 800362a:	7f3b      	ldrb	r3, [r7, #28]
 800362c:	2b01      	cmp	r3, #1
 800362e:	d9f1      	bls.n	8003614 <LED_Controller_Update+0x274>
	}
	LED_Controller_Latch(lc, GPIO_PIN_RESET);
 8003630:	2100      	movs	r1, #0
 8003632:	6878      	ldr	r0, [r7, #4]
 8003634:	f7ff fe8f 	bl	8003356 <LED_Controller_Latch>
	HAL_SPI_Transmit_IT(lc->spi, led_data_buffer, LED_DATA_OUT_SIZE);
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	699b      	ldr	r3, [r3, #24]
 800363c:	2202      	movs	r2, #2
 800363e:	4904      	ldr	r1, [pc, #16]	; (8003650 <LED_Controller_Update+0x2b0>)
 8003640:	4618      	mov	r0, r3
 8003642:	f002 feed 	bl	8006420 <HAL_SPI_Transmit_IT>
}
 8003646:	bf00      	nop
 8003648:	3720      	adds	r7, #32
 800364a:	46bd      	mov	sp, r7
 800364c:	bd80      	pop	{r7, pc}
 800364e:	bf00      	nop
 8003650:	2000225c 	.word	0x2000225c

08003654 <LED_Controller_ProgressBarEnable>:

void LED_Controller_ProgressBarEnable(LED_Controller_HandleTypeDef *lc){
 8003654:	b480      	push	{r7}
 8003656:	b083      	sub	sp, #12
 8003658:	af00      	add	r7, sp, #0
 800365a:	6078      	str	r0, [r7, #4]
	lc->progress_bar = 1;
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	2201      	movs	r2, #1
 8003660:	741a      	strb	r2, [r3, #16]
}
 8003662:	bf00      	nop
 8003664:	370c      	adds	r7, #12
 8003666:	46bd      	mov	sp, r7
 8003668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800366c:	4770      	bx	lr

0800366e <LED_Controller_ProgressBarUpdate>:

void LED_Controller_ProgressBarUpdate(LED_Controller_HandleTypeDef *lc, float val){
 800366e:	b480      	push	{r7}
 8003670:	b083      	sub	sp, #12
 8003672:	af00      	add	r7, sp, #0
 8003674:	6078      	str	r0, [r7, #4]
 8003676:	ed87 0a00 	vstr	s0, [r7]
	lc->progress_bar_val = val;
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	683a      	ldr	r2, [r7, #0]
 800367e:	615a      	str	r2, [r3, #20]
}
 8003680:	bf00      	nop
 8003682:	370c      	adds	r7, #12
 8003684:	46bd      	mov	sp, r7
 8003686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800368a:	4770      	bx	lr

0800368c <LED_Controller_ProgressBarDisable>:

void LED_Controller_ProgressBarDisable(LED_Controller_HandleTypeDef *lc){
 800368c:	b480      	push	{r7}
 800368e:	b083      	sub	sp, #12
 8003690:	af00      	add	r7, sp, #0
 8003692:	6078      	str	r0, [r7, #4]
	lc->progress_bar = 0;
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	2200      	movs	r2, #0
 8003698:	741a      	strb	r2, [r3, #16]
}
 800369a:	bf00      	nop
 800369c:	370c      	adds	r7, #12
 800369e:	46bd      	mov	sp, r7
 80036a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a4:	4770      	bx	lr
	...

080036a8 <RotaryEncoder_Init>:
  * @param	b_port
  * @param	b_pin
  *
  * @retval Returns the RotaryEncoder object
  */
RotaryEncoder_HandleTypeDef RotaryEncoder_Init(TIM_HandleTypeDef *htim, GPIO_TypeDef *a_port, uint16_t a_pin, GPIO_TypeDef *b_port, uint16_t b_pin){
 80036a8:	b5b0      	push	{r4, r5, r7, lr}
 80036aa:	b094      	sub	sp, #80	; 0x50
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	60f8      	str	r0, [r7, #12]
 80036b0:	60b9      	str	r1, [r7, #8]
 80036b2:	607a      	str	r2, [r7, #4]
 80036b4:	807b      	strh	r3, [r7, #2]
	RotaryEncoder_HandleTypeDef re;
	re.update_tim = htim;
 80036b6:	68bb      	ldr	r3, [r7, #8]
 80036b8:	613b      	str	r3, [r7, #16]
	re.a.GPIO_Port = a_port;
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	617b      	str	r3, [r7, #20]
	re.a.GPIO_Pin = a_pin;
 80036be:	887b      	ldrh	r3, [r7, #2]
 80036c0:	833b      	strh	r3, [r7, #24]
	re.b.GPIO_Port = b_port;
 80036c2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80036c4:	61fb      	str	r3, [r7, #28]
	re.b.GPIO_Pin = b_pin;
 80036c6:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 80036ca:	843b      	strh	r3, [r7, #32]

	re.last_time = htim->Instance->CNT;
 80036cc:	68bb      	ldr	r3, [r7, #8]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036d2:	b29b      	uxth	r3, r3
 80036d4:	84bb      	strh	r3, [r7, #36]	; 0x24
	re.last_state = RotaryEncoder_GetState(&re);
 80036d6:	f107 0310 	add.w	r3, r7, #16
 80036da:	4618      	mov	r0, r3
 80036dc:	f000 f836 	bl	800374c <RotaryEncoder_GetState>
 80036e0:	4603      	mov	r3, r0
 80036e2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	re.ppr = ROTARYENCODER_PPR;
 80036e6:	4b16      	ldr	r3, [pc, #88]	; (8003740 <RotaryEncoder_Init+0x98>)
 80036e8:	63bb      	str	r3, [r7, #56]	; 0x38
	re.position = 0;
 80036ea:	f04f 0300 	mov.w	r3, #0
 80036ee:	62bb      	str	r3, [r7, #40]	; 0x28
	re.position_increment = 360.0f / re.ppr;
 80036f0:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 80036f4:	eddf 6a13 	vldr	s13, [pc, #76]	; 8003744 <RotaryEncoder_Init+0x9c>
 80036f8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80036fc:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
	re.position_linear = 0;
 8003700:	f04f 0300 	mov.w	r3, #0
 8003704:	633b      	str	r3, [r7, #48]	; 0x30
	re.linear_scale = ROTARYENCODER_LINEAR_SCALE;
 8003706:	4b10      	ldr	r3, [pc, #64]	; (8003748 <RotaryEncoder_Init+0xa0>)
 8003708:	637b      	str	r3, [r7, #52]	; 0x34
	re.speed_rpm = 0;
 800370a:	f04f 0300 	mov.w	r3, #0
 800370e:	63fb      	str	r3, [r7, #60]	; 0x3c
	re.speed_hz = 0;
 8003710:	f04f 0300 	mov.w	r3, #0
 8003714:	643b      	str	r3, [r7, #64]	; 0x40
	re.direction = NONE;
 8003716:	2300      	movs	r3, #0
 8003718:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c

	return(re);
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	461d      	mov	r5, r3
 8003720:	f107 0410 	add.w	r4, r7, #16
 8003724:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003726:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003728:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800372a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800372c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800372e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003730:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8003734:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
}
 8003738:	68f8      	ldr	r0, [r7, #12]
 800373a:	3750      	adds	r7, #80	; 0x50
 800373c:	46bd      	mov	sp, r7
 800373e:	bdb0      	pop	{r4, r5, r7, pc}
 8003740:	41c00000 	.word	0x41c00000
 8003744:	43b40000 	.word	0x43b40000
 8003748:	3d4ccccd 	.word	0x3d4ccccd

0800374c <RotaryEncoder_GetState>:
  * @brief  Initialize the RotaryEncoder object.
  * @param	re RotaryEncoder handle
  *
  * @retval Returns the RotaryEncoder state
  */
RotaryEncoder_StateTypeDef RotaryEncoder_GetState(RotaryEncoder_HandleTypeDef *re){
 800374c:	b580      	push	{r7, lr}
 800374e:	b084      	sub	sp, #16
 8003750:	af00      	add	r7, sp, #0
 8003752:	6078      	str	r0, [r7, #4]
	uint8_t a_state = HAL_GPIO_ReadPin(re->a.GPIO_Port, re->a.GPIO_Pin);
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	685a      	ldr	r2, [r3, #4]
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	891b      	ldrh	r3, [r3, #8]
 800375c:	4619      	mov	r1, r3
 800375e:	4610      	mov	r0, r2
 8003760:	f002 f96a 	bl	8005a38 <HAL_GPIO_ReadPin>
 8003764:	4603      	mov	r3, r0
 8003766:	73fb      	strb	r3, [r7, #15]
	uint8_t b_state = HAL_GPIO_ReadPin(re->b.GPIO_Port, re->b.GPIO_Pin);
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	68da      	ldr	r2, [r3, #12]
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	8a1b      	ldrh	r3, [r3, #16]
 8003770:	4619      	mov	r1, r3
 8003772:	4610      	mov	r0, r2
 8003774:	f002 f960 	bl	8005a38 <HAL_GPIO_ReadPin>
 8003778:	4603      	mov	r3, r0
 800377a:	73bb      	strb	r3, [r7, #14]

	return((RotaryEncoder_StateTypeDef)(a_state << 1 | b_state));
 800377c:	7bfb      	ldrb	r3, [r7, #15]
 800377e:	005b      	lsls	r3, r3, #1
 8003780:	b25a      	sxtb	r2, r3
 8003782:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8003786:	4313      	orrs	r3, r2
 8003788:	b25b      	sxtb	r3, r3
 800378a:	b2db      	uxtb	r3, r3
}
 800378c:	4618      	mov	r0, r3
 800378e:	3710      	adds	r7, #16
 8003790:	46bd      	mov	sp, r7
 8003792:	bd80      	pop	{r7, pc}

08003794 <RotaryEncoder_Update>:
  * 		3. Increments/Decrements the position
  * 		4. Calculates the speed
  *
  * @param	re RotaryEncoder handle
  */
void RotaryEncoder_Update(RotaryEncoder_HandleTypeDef *re){
 8003794:	b580      	push	{r7, lr}
 8003796:	b084      	sub	sp, #16
 8003798:	af00      	add	r7, sp, #0
 800379a:	6078      	str	r0, [r7, #4]
	//Before wasting ticks, capture entry time
	uint16_t time = re->update_tim->Instance->CNT;
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037a4:	81fb      	strh	r3, [r7, #14]

	//Get current state of encoder
	RotaryEncoder_StateTypeDef state = RotaryEncoder_GetState(re);
 80037a6:	6878      	ldr	r0, [r7, #4]
 80037a8:	f7ff ffd0 	bl	800374c <RotaryEncoder_GetState>
 80037ac:	4603      	mov	r3, r0
 80037ae:	737b      	strb	r3, [r7, #13]

	//Calculate direction
	re->direction = RotaryEncoder_GetDirection(state, re->last_state);
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	7d9a      	ldrb	r2, [r3, #22]
 80037b4:	7b7b      	ldrb	r3, [r7, #13]
 80037b6:	4611      	mov	r1, r2
 80037b8:	4618      	mov	r0, r3
 80037ba:	f000 f8f1 	bl	80039a0 <RotaryEncoder_GetDirection>
 80037be:	4603      	mov	r3, r0
 80037c0:	461a      	mov	r2, r3
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

	//Increment/Decrement position
	if(re->direction == CLOCKWISE){
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80037ce:	2b01      	cmp	r3, #1
 80037d0:	d153      	bne.n	800387a <RotaryEncoder_Update+0xe6>
		//Calculate the rotational position
		re->position += (re->position + re->position_increment < 360.0f) ? re->position_increment : -360.0f + re->position_increment;
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	ed93 7a06 	vldr	s14, [r3, #24]
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	edd3 6a06 	vldr	s13, [r3, #24]
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	edd3 7a07 	vldr	s15, [r3, #28]
 80037e4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80037e8:	eddf 6a69 	vldr	s13, [pc, #420]	; 8003990 <RotaryEncoder_Update+0x1fc>
 80037ec:	eef4 7ae6 	vcmpe.f32	s15, s13
 80037f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80037f4:	d503      	bpl.n	80037fe <RotaryEncoder_Update+0x6a>
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	edd3 7a07 	vldr	s15, [r3, #28]
 80037fc:	e006      	b.n	800380c <RotaryEncoder_Update+0x78>
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	edd3 7a07 	vldr	s15, [r3, #28]
 8003804:	eddf 6a62 	vldr	s13, [pc, #392]	; 8003990 <RotaryEncoder_Update+0x1fc>
 8003808:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800380c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	edc3 7a06 	vstr	s15, [r3, #24]
		//Calculate the linear position
		re->position_linear += ((re->position_linear + re->linear_scale) < 1.0f) ? re->linear_scale : 0;
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	ed93 7a08 	vldr	s14, [r3, #32]
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	edd3 6a08 	vldr	s13, [r3, #32]
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8003828:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800382c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003830:	eef4 7ae6 	vcmpe.f32	s15, s13
 8003834:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003838:	d503      	bpl.n	8003842 <RotaryEncoder_Update+0xae>
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8003840:	e001      	b.n	8003846 <RotaryEncoder_Update+0xb2>
 8003842:	eddf 7a54 	vldr	s15, [pc, #336]	; 8003994 <RotaryEncoder_Update+0x200>
 8003846:	ee77 7a87 	vadd.f32	s15, s15, s14
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	edc3 7a08 	vstr	s15, [r3, #32]
		//Calculate rotational speed
		re->speed_hz =  ROTARYENCODER_UPDATE_TIM_FREQ / (float)(time - re->last_time) / re->ppr;
 8003850:	89fb      	ldrh	r3, [r7, #14]
 8003852:	687a      	ldr	r2, [r7, #4]
 8003854:	8a92      	ldrh	r2, [r2, #20]
 8003856:	1a9b      	subs	r3, r3, r2
 8003858:	ee07 3a90 	vmov	s15, r3
 800385c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003860:	ed9f 7a4d 	vldr	s14, [pc, #308]	; 8003998 <RotaryEncoder_Update+0x204>
 8003864:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 800386e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
 8003878:	e05a      	b.n	8003930 <RotaryEncoder_Update+0x19c>
	}
	else if(re->direction == COUNTERCLOCKWISE){
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003880:	2b02      	cmp	r3, #2
 8003882:	d151      	bne.n	8003928 <RotaryEncoder_Update+0x194>
		//Calculate the rotational position
		re->position -= (re->position - re->position_increment > 0.0f) ? re->position_increment : -360.0f + re->position_increment;
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	ed93 7a06 	vldr	s14, [r3, #24]
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	edd3 6a06 	vldr	s13, [r3, #24]
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	edd3 7a07 	vldr	s15, [r3, #28]
 8003896:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800389a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800389e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80038a2:	dd03      	ble.n	80038ac <RotaryEncoder_Update+0x118>
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	edd3 7a07 	vldr	s15, [r3, #28]
 80038aa:	e006      	b.n	80038ba <RotaryEncoder_Update+0x126>
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	edd3 7a07 	vldr	s15, [r3, #28]
 80038b2:	eddf 6a37 	vldr	s13, [pc, #220]	; 8003990 <RotaryEncoder_Update+0x1fc>
 80038b6:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80038ba:	ee77 7a67 	vsub.f32	s15, s14, s15
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	edc3 7a06 	vstr	s15, [r3, #24]
		//Calculate the linear position
		re->position_linear += ((re->position_linear + re->linear_scale) < 1.0f) ? re->linear_scale : 0;
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	ed93 7a08 	vldr	s14, [r3, #32]
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	edd3 6a08 	vldr	s13, [r3, #32]
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 80038d6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80038da:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80038de:	eef4 7ae6 	vcmpe.f32	s15, s13
 80038e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80038e6:	d503      	bpl.n	80038f0 <RotaryEncoder_Update+0x15c>
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 80038ee:	e001      	b.n	80038f4 <RotaryEncoder_Update+0x160>
 80038f0:	eddf 7a28 	vldr	s15, [pc, #160]	; 8003994 <RotaryEncoder_Update+0x200>
 80038f4:	ee77 7a87 	vadd.f32	s15, s15, s14
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	edc3 7a08 	vstr	s15, [r3, #32]
		//Calculate rotational speed
		re->speed_hz =  ROTARYENCODER_UPDATE_TIM_FREQ / (float)(time - re->last_time) / re->ppr;
 80038fe:	89fb      	ldrh	r3, [r7, #14]
 8003900:	687a      	ldr	r2, [r7, #4]
 8003902:	8a92      	ldrh	r2, [r2, #20]
 8003904:	1a9b      	subs	r3, r3, r2
 8003906:	ee07 3a90 	vmov	s15, r3
 800390a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800390e:	ed9f 7a22 	vldr	s14, [pc, #136]	; 8003998 <RotaryEncoder_Update+0x204>
 8003912:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 800391c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
 8003926:	e003      	b.n	8003930 <RotaryEncoder_Update+0x19c>
	}
	else{
		re->speed_hz = 0;
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	f04f 0200 	mov.w	r2, #0
 800392e:	631a      	str	r2, [r3, #48]	; 0x30
	}

	//Calculate rotational speed peak and RPM
	re->speed_hz_peak = (re->speed_hz > re->speed_hz_peak) ? re->speed_hz : re->speed_hz_peak;
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	ed93 7a0c 	vldr	s14, [r3, #48]	; 0x30
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 800393c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003940:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003944:	dd02      	ble.n	800394c <RotaryEncoder_Update+0x1b8>
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800394a:	e001      	b.n	8003950 <RotaryEncoder_Update+0x1bc>
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003950:	687a      	ldr	r2, [r7, #4]
 8003952:	6353      	str	r3, [r2, #52]	; 0x34
	re->speed_rpm_peak = re->speed_hz_peak * 60.0f;
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 800395a:	ed9f 7a10 	vldr	s14, [pc, #64]	; 800399c <RotaryEncoder_Update+0x208>
 800395e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38
	re->speed_rpm = re->speed_hz * 60.0f;
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 800396e:	ed9f 7a0b 	vldr	s14, [pc, #44]	; 800399c <RotaryEncoder_Update+0x208>
 8003972:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c

	//Store current state/time as previous state/time
	re->last_state = state;
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	7b7a      	ldrb	r2, [r7, #13]
 8003980:	759a      	strb	r2, [r3, #22]
	re->last_time = time;
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	89fa      	ldrh	r2, [r7, #14]
 8003986:	829a      	strh	r2, [r3, #20]
}
 8003988:	bf00      	nop
 800398a:	3710      	adds	r7, #16
 800398c:	46bd      	mov	sp, r7
 800398e:	bd80      	pop	{r7, pc}
 8003990:	43b40000 	.word	0x43b40000
 8003994:	00000000 	.word	0x00000000
 8003998:	447a0000 	.word	0x447a0000
 800399c:	42700000 	.word	0x42700000

080039a0 <RotaryEncoder_GetDirection>:
  * @param	state
  * @param	last_state
  *
  * @retval	Returns the direction
  */
RotaryEncoder_DirectionTypeDef RotaryEncoder_GetDirection(RotaryEncoder_StateTypeDef state, RotaryEncoder_StateTypeDef last_state){
 80039a0:	b480      	push	{r7}
 80039a2:	b085      	sub	sp, #20
 80039a4:	af00      	add	r7, sp, #0
 80039a6:	4603      	mov	r3, r0
 80039a8:	460a      	mov	r2, r1
 80039aa:	71fb      	strb	r3, [r7, #7]
 80039ac:	4613      	mov	r3, r2
 80039ae:	71bb      	strb	r3, [r7, #6]
	RotaryEncoder_DirectionTypeDef direction = NONE;
 80039b0:	2300      	movs	r3, #0
 80039b2:	73fb      	strb	r3, [r7, #15]
	switch(state){
 80039b4:	79fb      	ldrb	r3, [r7, #7]
 80039b6:	2b03      	cmp	r3, #3
 80039b8:	d84a      	bhi.n	8003a50 <RotaryEncoder_GetDirection+0xb0>
 80039ba:	a201      	add	r2, pc, #4	; (adr r2, 80039c0 <RotaryEncoder_GetDirection+0x20>)
 80039bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039c0:	080039d1 	.word	0x080039d1
 80039c4:	080039f1 	.word	0x080039f1
 80039c8:	08003a31 	.word	0x08003a31
 80039cc:	08003a11 	.word	0x08003a11
		case STATE_00:
			if(last_state == STATE_01){
 80039d0:	79bb      	ldrb	r3, [r7, #6]
 80039d2:	2b01      	cmp	r3, #1
 80039d4:	d101      	bne.n	80039da <RotaryEncoder_GetDirection+0x3a>
				direction = CLOCKWISE;
 80039d6:	2301      	movs	r3, #1
 80039d8:	73fb      	strb	r3, [r7, #15]
			}
			if(last_state == STATE_10){
 80039da:	79bb      	ldrb	r3, [r7, #6]
 80039dc:	2b02      	cmp	r3, #2
 80039de:	d101      	bne.n	80039e4 <RotaryEncoder_GetDirection+0x44>
				direction = COUNTERCLOCKWISE;
 80039e0:	2302      	movs	r3, #2
 80039e2:	73fb      	strb	r3, [r7, #15]
			}
			if(last_state == STATE_00){
 80039e4:	79bb      	ldrb	r3, [r7, #6]
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d134      	bne.n	8003a54 <RotaryEncoder_GetDirection+0xb4>
				direction = NONE;
 80039ea:	2300      	movs	r3, #0
 80039ec:	73fb      	strb	r3, [r7, #15]
			}
			break;
 80039ee:	e031      	b.n	8003a54 <RotaryEncoder_GetDirection+0xb4>
		case STATE_01:
			if(last_state == STATE_11){
 80039f0:	79bb      	ldrb	r3, [r7, #6]
 80039f2:	2b03      	cmp	r3, #3
 80039f4:	d101      	bne.n	80039fa <RotaryEncoder_GetDirection+0x5a>
				direction = CLOCKWISE;
 80039f6:	2301      	movs	r3, #1
 80039f8:	73fb      	strb	r3, [r7, #15]
			}
			if(last_state == STATE_00){
 80039fa:	79bb      	ldrb	r3, [r7, #6]
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d101      	bne.n	8003a04 <RotaryEncoder_GetDirection+0x64>
				direction = COUNTERCLOCKWISE;
 8003a00:	2302      	movs	r3, #2
 8003a02:	73fb      	strb	r3, [r7, #15]
			}
			if(last_state == STATE_01){
 8003a04:	79bb      	ldrb	r3, [r7, #6]
 8003a06:	2b01      	cmp	r3, #1
 8003a08:	d126      	bne.n	8003a58 <RotaryEncoder_GetDirection+0xb8>
				direction = NONE;
 8003a0a:	2300      	movs	r3, #0
 8003a0c:	73fb      	strb	r3, [r7, #15]
			}
			break;
 8003a0e:	e023      	b.n	8003a58 <RotaryEncoder_GetDirection+0xb8>
		case STATE_11:
			if(last_state == STATE_10){
 8003a10:	79bb      	ldrb	r3, [r7, #6]
 8003a12:	2b02      	cmp	r3, #2
 8003a14:	d101      	bne.n	8003a1a <RotaryEncoder_GetDirection+0x7a>
				direction = CLOCKWISE;
 8003a16:	2301      	movs	r3, #1
 8003a18:	73fb      	strb	r3, [r7, #15]
			}
			if(last_state == STATE_01){
 8003a1a:	79bb      	ldrb	r3, [r7, #6]
 8003a1c:	2b01      	cmp	r3, #1
 8003a1e:	d101      	bne.n	8003a24 <RotaryEncoder_GetDirection+0x84>
				direction = COUNTERCLOCKWISE;
 8003a20:	2302      	movs	r3, #2
 8003a22:	73fb      	strb	r3, [r7, #15]
			}
			if(last_state == STATE_11){
 8003a24:	79bb      	ldrb	r3, [r7, #6]
 8003a26:	2b03      	cmp	r3, #3
 8003a28:	d118      	bne.n	8003a5c <RotaryEncoder_GetDirection+0xbc>
				direction = NONE;
 8003a2a:	2300      	movs	r3, #0
 8003a2c:	73fb      	strb	r3, [r7, #15]
			}
			break;
 8003a2e:	e015      	b.n	8003a5c <RotaryEncoder_GetDirection+0xbc>
		case STATE_10:
			if(last_state == STATE_00){
 8003a30:	79bb      	ldrb	r3, [r7, #6]
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d101      	bne.n	8003a3a <RotaryEncoder_GetDirection+0x9a>
				direction = CLOCKWISE;
 8003a36:	2301      	movs	r3, #1
 8003a38:	73fb      	strb	r3, [r7, #15]
			}
			if(last_state == STATE_11){
 8003a3a:	79bb      	ldrb	r3, [r7, #6]
 8003a3c:	2b03      	cmp	r3, #3
 8003a3e:	d101      	bne.n	8003a44 <RotaryEncoder_GetDirection+0xa4>
				direction = COUNTERCLOCKWISE;
 8003a40:	2302      	movs	r3, #2
 8003a42:	73fb      	strb	r3, [r7, #15]
			}
			if(last_state == STATE_10){
 8003a44:	79bb      	ldrb	r3, [r7, #6]
 8003a46:	2b02      	cmp	r3, #2
 8003a48:	d10a      	bne.n	8003a60 <RotaryEncoder_GetDirection+0xc0>
				direction = NONE;
 8003a4a:	2300      	movs	r3, #0
 8003a4c:	73fb      	strb	r3, [r7, #15]
			}
			break;
 8003a4e:	e007      	b.n	8003a60 <RotaryEncoder_GetDirection+0xc0>
		default:
			break;
 8003a50:	bf00      	nop
 8003a52:	e006      	b.n	8003a62 <RotaryEncoder_GetDirection+0xc2>
			break;
 8003a54:	bf00      	nop
 8003a56:	e004      	b.n	8003a62 <RotaryEncoder_GetDirection+0xc2>
			break;
 8003a58:	bf00      	nop
 8003a5a:	e002      	b.n	8003a62 <RotaryEncoder_GetDirection+0xc2>
			break;
 8003a5c:	bf00      	nop
 8003a5e:	e000      	b.n	8003a62 <RotaryEncoder_GetDirection+0xc2>
			break;
 8003a60:	bf00      	nop
	}
	return(direction);
 8003a62:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a64:	4618      	mov	r0, r3
 8003a66:	3714      	adds	r7, #20
 8003a68:	46bd      	mov	sp, r7
 8003a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a6e:	4770      	bx	lr

08003a70 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003a70:	b580      	push	{r7, lr}
 8003a72:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003a74:	4b0e      	ldr	r3, [pc, #56]	; (8003ab0 <HAL_Init+0x40>)
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	4a0d      	ldr	r2, [pc, #52]	; (8003ab0 <HAL_Init+0x40>)
 8003a7a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003a7e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003a80:	4b0b      	ldr	r3, [pc, #44]	; (8003ab0 <HAL_Init+0x40>)
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	4a0a      	ldr	r2, [pc, #40]	; (8003ab0 <HAL_Init+0x40>)
 8003a86:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003a8a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003a8c:	4b08      	ldr	r3, [pc, #32]	; (8003ab0 <HAL_Init+0x40>)
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	4a07      	ldr	r2, [pc, #28]	; (8003ab0 <HAL_Init+0x40>)
 8003a92:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003a96:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003a98:	2003      	movs	r0, #3
 8003a9a:	f000 fe9b 	bl	80047d4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003a9e:	200f      	movs	r0, #15
 8003aa0:	f000 f808 	bl	8003ab4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003aa4:	f7fd ff4e 	bl	8001944 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003aa8:	2300      	movs	r3, #0
}
 8003aaa:	4618      	mov	r0, r3
 8003aac:	bd80      	pop	{r7, pc}
 8003aae:	bf00      	nop
 8003ab0:	40023c00 	.word	0x40023c00

08003ab4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003ab4:	b580      	push	{r7, lr}
 8003ab6:	b082      	sub	sp, #8
 8003ab8:	af00      	add	r7, sp, #0
 8003aba:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003abc:	4b12      	ldr	r3, [pc, #72]	; (8003b08 <HAL_InitTick+0x54>)
 8003abe:	681a      	ldr	r2, [r3, #0]
 8003ac0:	4b12      	ldr	r3, [pc, #72]	; (8003b0c <HAL_InitTick+0x58>)
 8003ac2:	781b      	ldrb	r3, [r3, #0]
 8003ac4:	4619      	mov	r1, r3
 8003ac6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003aca:	fbb3 f3f1 	udiv	r3, r3, r1
 8003ace:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ad2:	4618      	mov	r0, r3
 8003ad4:	f000 fec1 	bl	800485a <HAL_SYSTICK_Config>
 8003ad8:	4603      	mov	r3, r0
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d001      	beq.n	8003ae2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003ade:	2301      	movs	r3, #1
 8003ae0:	e00e      	b.n	8003b00 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	2b0f      	cmp	r3, #15
 8003ae6:	d80a      	bhi.n	8003afe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003ae8:	2200      	movs	r2, #0
 8003aea:	6879      	ldr	r1, [r7, #4]
 8003aec:	f04f 30ff 	mov.w	r0, #4294967295
 8003af0:	f000 fe7b 	bl	80047ea <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003af4:	4a06      	ldr	r2, [pc, #24]	; (8003b10 <HAL_InitTick+0x5c>)
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003afa:	2300      	movs	r3, #0
 8003afc:	e000      	b.n	8003b00 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003afe:	2301      	movs	r3, #1
}
 8003b00:	4618      	mov	r0, r3
 8003b02:	3708      	adds	r7, #8
 8003b04:	46bd      	mov	sp, r7
 8003b06:	bd80      	pop	{r7, pc}
 8003b08:	20000020 	.word	0x20000020
 8003b0c:	20000028 	.word	0x20000028
 8003b10:	20000024 	.word	0x20000024

08003b14 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003b14:	b480      	push	{r7}
 8003b16:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003b18:	4b06      	ldr	r3, [pc, #24]	; (8003b34 <HAL_IncTick+0x20>)
 8003b1a:	781b      	ldrb	r3, [r3, #0]
 8003b1c:	461a      	mov	r2, r3
 8003b1e:	4b06      	ldr	r3, [pc, #24]	; (8003b38 <HAL_IncTick+0x24>)
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	4413      	add	r3, r2
 8003b24:	4a04      	ldr	r2, [pc, #16]	; (8003b38 <HAL_IncTick+0x24>)
 8003b26:	6013      	str	r3, [r2, #0]
}
 8003b28:	bf00      	nop
 8003b2a:	46bd      	mov	sp, r7
 8003b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b30:	4770      	bx	lr
 8003b32:	bf00      	nop
 8003b34:	20000028 	.word	0x20000028
 8003b38:	20002260 	.word	0x20002260

08003b3c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003b3c:	b480      	push	{r7}
 8003b3e:	af00      	add	r7, sp, #0
  return uwTick;
 8003b40:	4b03      	ldr	r3, [pc, #12]	; (8003b50 <HAL_GetTick+0x14>)
 8003b42:	681b      	ldr	r3, [r3, #0]
}
 8003b44:	4618      	mov	r0, r3
 8003b46:	46bd      	mov	sp, r7
 8003b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b4c:	4770      	bx	lr
 8003b4e:	bf00      	nop
 8003b50:	20002260 	.word	0x20002260

08003b54 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003b54:	b580      	push	{r7, lr}
 8003b56:	b084      	sub	sp, #16
 8003b58:	af00      	add	r7, sp, #0
 8003b5a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003b5c:	2300      	movs	r3, #0
 8003b5e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d101      	bne.n	8003b6a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8003b66:	2301      	movs	r3, #1
 8003b68:	e033      	b.n	8003bd2 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d109      	bne.n	8003b86 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003b72:	6878      	ldr	r0, [r7, #4]
 8003b74:	f7fd ff0e 	bl	8001994 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	2200      	movs	r2, #0
 8003b7c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	2200      	movs	r2, #0
 8003b82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b8a:	f003 0310 	and.w	r3, r3, #16
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d118      	bne.n	8003bc4 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b96:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003b9a:	f023 0302 	bic.w	r3, r3, #2
 8003b9e:	f043 0202 	orr.w	r2, r3, #2
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8003ba6:	6878      	ldr	r0, [r7, #4]
 8003ba8:	f000 fb98 	bl	80042dc <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	2200      	movs	r2, #0
 8003bb0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bb6:	f023 0303 	bic.w	r3, r3, #3
 8003bba:	f043 0201 	orr.w	r2, r3, #1
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	641a      	str	r2, [r3, #64]	; 0x40
 8003bc2:	e001      	b.n	8003bc8 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003bc4:	2301      	movs	r3, #1
 8003bc6:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	2200      	movs	r2, #0
 8003bcc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003bd0:	7bfb      	ldrb	r3, [r7, #15]
}
 8003bd2:	4618      	mov	r0, r3
 8003bd4:	3710      	adds	r7, #16
 8003bd6:	46bd      	mov	sp, r7
 8003bd8:	bd80      	pop	{r7, pc}

08003bda <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8003bda:	b580      	push	{r7, lr}
 8003bdc:	b084      	sub	sp, #16
 8003bde:	af00      	add	r7, sp, #0
 8003be0:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8003be2:	2300      	movs	r3, #0
 8003be4:	60fb      	str	r3, [r7, #12]
 8003be6:	2300      	movs	r3, #0
 8003be8:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	f003 0302 	and.w	r3, r3, #2
 8003bf4:	2b02      	cmp	r3, #2
 8003bf6:	bf0c      	ite	eq
 8003bf8:	2301      	moveq	r3, #1
 8003bfa:	2300      	movne	r3, #0
 8003bfc:	b2db      	uxtb	r3, r3
 8003bfe:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	685b      	ldr	r3, [r3, #4]
 8003c06:	f003 0320 	and.w	r3, r3, #32
 8003c0a:	2b20      	cmp	r3, #32
 8003c0c:	bf0c      	ite	eq
 8003c0e:	2301      	moveq	r3, #1
 8003c10:	2300      	movne	r3, #0
 8003c12:	b2db      	uxtb	r3, r3
 8003c14:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d049      	beq.n	8003cb0 <HAL_ADC_IRQHandler+0xd6>
 8003c1c:	68bb      	ldr	r3, [r7, #8]
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d046      	beq.n	8003cb0 <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c26:	f003 0310 	and.w	r3, r3, #16
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d105      	bne.n	8003c3a <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c32:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	689b      	ldr	r3, [r3, #8]
 8003c40:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d12b      	bne.n	8003ca0 <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d127      	bne.n	8003ca0 <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c56:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d006      	beq.n	8003c6c <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	689b      	ldr	r3, [r3, #8]
 8003c64:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d119      	bne.n	8003ca0 <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	685a      	ldr	r2, [r3, #4]
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	f022 0220 	bic.w	r2, r2, #32
 8003c7a:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c80:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c8c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d105      	bne.n	8003ca0 <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c98:	f043 0201 	orr.w	r2, r3, #1
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003ca0:	6878      	ldr	r0, [r7, #4]
 8003ca2:	f7fd fded 	bl	8001880 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	f06f 0212 	mvn.w	r2, #18
 8003cae:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	f003 0304 	and.w	r3, r3, #4
 8003cba:	2b04      	cmp	r3, #4
 8003cbc:	bf0c      	ite	eq
 8003cbe:	2301      	moveq	r3, #1
 8003cc0:	2300      	movne	r3, #0
 8003cc2:	b2db      	uxtb	r3, r3
 8003cc4:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	685b      	ldr	r3, [r3, #4]
 8003ccc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003cd0:	2b80      	cmp	r3, #128	; 0x80
 8003cd2:	bf0c      	ite	eq
 8003cd4:	2301      	moveq	r3, #1
 8003cd6:	2300      	movne	r3, #0
 8003cd8:	b2db      	uxtb	r3, r3
 8003cda:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d057      	beq.n	8003d92 <HAL_ADC_IRQHandler+0x1b8>
 8003ce2:	68bb      	ldr	r3, [r7, #8]
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d054      	beq.n	8003d92 <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cec:	f003 0310 	and.w	r3, r3, #16
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d105      	bne.n	8003d00 <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cf8:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	689b      	ldr	r3, [r3, #8]
 8003d06:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d139      	bne.n	8003d82 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d14:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d006      	beq.n	8003d2a <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	689b      	ldr	r3, [r3, #8]
 8003d22:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d12b      	bne.n	8003d82 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	685b      	ldr	r3, [r3, #4]
 8003d30:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d124      	bne.n	8003d82 <HAL_ADC_IRQHandler+0x1a8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	689b      	ldr	r3, [r3, #8]
 8003d3e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d11d      	bne.n	8003d82 <HAL_ADC_IRQHandler+0x1a8>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d119      	bne.n	8003d82 <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	685a      	ldr	r2, [r3, #4]
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003d5c:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d62:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d6e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d105      	bne.n	8003d82 <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d7a:	f043 0201 	orr.w	r2, r3, #1
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8003d82:	6878      	ldr	r0, [r7, #4]
 8003d84:	f000 fc28 	bl	80045d8 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	f06f 020c 	mvn.w	r2, #12
 8003d90:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	f003 0301 	and.w	r3, r3, #1
 8003d9c:	2b01      	cmp	r3, #1
 8003d9e:	bf0c      	ite	eq
 8003da0:	2301      	moveq	r3, #1
 8003da2:	2300      	movne	r3, #0
 8003da4:	b2db      	uxtb	r3, r3
 8003da6:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	685b      	ldr	r3, [r3, #4]
 8003dae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003db2:	2b40      	cmp	r3, #64	; 0x40
 8003db4:	bf0c      	ite	eq
 8003db6:	2301      	moveq	r3, #1
 8003db8:	2300      	movne	r3, #0
 8003dba:	b2db      	uxtb	r3, r3
 8003dbc:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d017      	beq.n	8003df4 <HAL_ADC_IRQHandler+0x21a>
 8003dc4:	68bb      	ldr	r3, [r7, #8]
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d014      	beq.n	8003df4 <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	f003 0301 	and.w	r3, r3, #1
 8003dd4:	2b01      	cmp	r3, #1
 8003dd6:	d10d      	bne.n	8003df4 <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ddc:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8003de4:	6878      	ldr	r0, [r7, #4]
 8003de6:	f000 f933 	bl	8004050 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	f06f 0201 	mvn.w	r2, #1
 8003df2:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	f003 0320 	and.w	r3, r3, #32
 8003dfe:	2b20      	cmp	r3, #32
 8003e00:	bf0c      	ite	eq
 8003e02:	2301      	moveq	r3, #1
 8003e04:	2300      	movne	r3, #0
 8003e06:	b2db      	uxtb	r3, r3
 8003e08:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	685b      	ldr	r3, [r3, #4]
 8003e10:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003e14:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003e18:	bf0c      	ite	eq
 8003e1a:	2301      	moveq	r3, #1
 8003e1c:	2300      	movne	r3, #0
 8003e1e:	b2db      	uxtb	r3, r3
 8003e20:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d015      	beq.n	8003e54 <HAL_ADC_IRQHandler+0x27a>
 8003e28:	68bb      	ldr	r3, [r7, #8]
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d012      	beq.n	8003e54 <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e32:	f043 0202 	orr.w	r2, r3, #2
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	f06f 0220 	mvn.w	r2, #32
 8003e42:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8003e44:	6878      	ldr	r0, [r7, #4]
 8003e46:	f000 f90d 	bl	8004064 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	f06f 0220 	mvn.w	r2, #32
 8003e52:	601a      	str	r2, [r3, #0]
  }
}
 8003e54:	bf00      	nop
 8003e56:	3710      	adds	r7, #16
 8003e58:	46bd      	mov	sp, r7
 8003e5a:	bd80      	pop	{r7, pc}

08003e5c <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8003e5c:	b580      	push	{r7, lr}
 8003e5e:	b086      	sub	sp, #24
 8003e60:	af00      	add	r7, sp, #0
 8003e62:	60f8      	str	r0, [r7, #12]
 8003e64:	60b9      	str	r1, [r7, #8]
 8003e66:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8003e68:	2300      	movs	r3, #0
 8003e6a:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003e72:	2b01      	cmp	r3, #1
 8003e74:	d101      	bne.n	8003e7a <HAL_ADC_Start_DMA+0x1e>
 8003e76:	2302      	movs	r3, #2
 8003e78:	e0ce      	b.n	8004018 <HAL_ADC_Start_DMA+0x1bc>
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	2201      	movs	r2, #1
 8003e7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	689b      	ldr	r3, [r3, #8]
 8003e88:	f003 0301 	and.w	r3, r3, #1
 8003e8c:	2b01      	cmp	r3, #1
 8003e8e:	d018      	beq.n	8003ec2 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	689a      	ldr	r2, [r3, #8]
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	f042 0201 	orr.w	r2, r2, #1
 8003e9e:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003ea0:	4b5f      	ldr	r3, [pc, #380]	; (8004020 <HAL_ADC_Start_DMA+0x1c4>)
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	4a5f      	ldr	r2, [pc, #380]	; (8004024 <HAL_ADC_Start_DMA+0x1c8>)
 8003ea6:	fba2 2303 	umull	r2, r3, r2, r3
 8003eaa:	0c9a      	lsrs	r2, r3, #18
 8003eac:	4613      	mov	r3, r2
 8003eae:	005b      	lsls	r3, r3, #1
 8003eb0:	4413      	add	r3, r2
 8003eb2:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8003eb4:	e002      	b.n	8003ebc <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8003eb6:	693b      	ldr	r3, [r7, #16]
 8003eb8:	3b01      	subs	r3, #1
 8003eba:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8003ebc:	693b      	ldr	r3, [r7, #16]
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d1f9      	bne.n	8003eb6 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	689b      	ldr	r3, [r3, #8]
 8003ec8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ecc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003ed0:	d107      	bne.n	8003ee2 <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	689a      	ldr	r2, [r3, #8]
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003ee0:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	689b      	ldr	r3, [r3, #8]
 8003ee8:	f003 0301 	and.w	r3, r3, #1
 8003eec:	2b01      	cmp	r3, #1
 8003eee:	f040 8086 	bne.w	8003ffe <HAL_ADC_Start_DMA+0x1a2>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ef6:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8003efa:	f023 0301 	bic.w	r3, r3, #1
 8003efe:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	685b      	ldr	r3, [r3, #4]
 8003f0c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d007      	beq.n	8003f24 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f18:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003f1c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f28:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003f2c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003f30:	d106      	bne.n	8003f40 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f36:	f023 0206 	bic.w	r2, r3, #6
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	645a      	str	r2, [r3, #68]	; 0x44
 8003f3e:	e002      	b.n	8003f46 <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	2200      	movs	r2, #0
 8003f44:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	2200      	movs	r2, #0
 8003f4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003f4e:	4b36      	ldr	r3, [pc, #216]	; (8004028 <HAL_ADC_Start_DMA+0x1cc>)
 8003f50:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f56:	4a35      	ldr	r2, [pc, #212]	; (800402c <HAL_ADC_Start_DMA+0x1d0>)
 8003f58:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f5e:	4a34      	ldr	r2, [pc, #208]	; (8004030 <HAL_ADC_Start_DMA+0x1d4>)
 8003f60:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f66:	4a33      	ldr	r2, [pc, #204]	; (8004034 <HAL_ADC_Start_DMA+0x1d8>)
 8003f68:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8003f72:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	685a      	ldr	r2, [r3, #4]
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8003f82:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	689a      	ldr	r2, [r3, #8]
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003f92:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	334c      	adds	r3, #76	; 0x4c
 8003f9e:	4619      	mov	r1, r3
 8003fa0:	68ba      	ldr	r2, [r7, #8]
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	f000 fd14 	bl	80049d0 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8003fa8:	697b      	ldr	r3, [r7, #20]
 8003faa:	685b      	ldr	r3, [r3, #4]
 8003fac:	f003 031f 	and.w	r3, r3, #31
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d10f      	bne.n	8003fd4 <HAL_ADC_Start_DMA+0x178>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	689b      	ldr	r3, [r3, #8]
 8003fba:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d129      	bne.n	8004016 <HAL_ADC_Start_DMA+0x1ba>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	689a      	ldr	r2, [r3, #8]
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003fd0:	609a      	str	r2, [r3, #8]
 8003fd2:	e020      	b.n	8004016 <HAL_ADC_Start_DMA+0x1ba>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	4a17      	ldr	r2, [pc, #92]	; (8004038 <HAL_ADC_Start_DMA+0x1dc>)
 8003fda:	4293      	cmp	r3, r2
 8003fdc:	d11b      	bne.n	8004016 <HAL_ADC_Start_DMA+0x1ba>
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	689b      	ldr	r3, [r3, #8]
 8003fe4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d114      	bne.n	8004016 <HAL_ADC_Start_DMA+0x1ba>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	689a      	ldr	r2, [r3, #8]
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003ffa:	609a      	str	r2, [r3, #8]
 8003ffc:	e00b      	b.n	8004016 <HAL_ADC_Start_DMA+0x1ba>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004002:	f043 0210 	orr.w	r2, r3, #16
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800400e:	f043 0201 	orr.w	r2, r3, #1
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8004016:	2300      	movs	r3, #0
}
 8004018:	4618      	mov	r0, r3
 800401a:	3718      	adds	r7, #24
 800401c:	46bd      	mov	sp, r7
 800401e:	bd80      	pop	{r7, pc}
 8004020:	20000020 	.word	0x20000020
 8004024:	431bde83 	.word	0x431bde83
 8004028:	40012300 	.word	0x40012300
 800402c:	080044d5 	.word	0x080044d5
 8004030:	0800458f 	.word	0x0800458f
 8004034:	080045ab 	.word	0x080045ab
 8004038:	40012000 	.word	0x40012000

0800403c <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 800403c:	b480      	push	{r7}
 800403e:	b083      	sub	sp, #12
 8004040:	af00      	add	r7, sp, #0
 8004042:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8004044:	bf00      	nop
 8004046:	370c      	adds	r7, #12
 8004048:	46bd      	mov	sp, r7
 800404a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800404e:	4770      	bx	lr

08004050 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8004050:	b480      	push	{r7}
 8004052:	b083      	sub	sp, #12
 8004054:	af00      	add	r7, sp, #0
 8004056:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8004058:	bf00      	nop
 800405a:	370c      	adds	r7, #12
 800405c:	46bd      	mov	sp, r7
 800405e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004062:	4770      	bx	lr

08004064 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8004064:	b480      	push	{r7}
 8004066:	b083      	sub	sp, #12
 8004068:	af00      	add	r7, sp, #0
 800406a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 800406c:	bf00      	nop
 800406e:	370c      	adds	r7, #12
 8004070:	46bd      	mov	sp, r7
 8004072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004076:	4770      	bx	lr

08004078 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8004078:	b480      	push	{r7}
 800407a:	b085      	sub	sp, #20
 800407c:	af00      	add	r7, sp, #0
 800407e:	6078      	str	r0, [r7, #4]
 8004080:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8004082:	2300      	movs	r3, #0
 8004084:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800408c:	2b01      	cmp	r3, #1
 800408e:	d101      	bne.n	8004094 <HAL_ADC_ConfigChannel+0x1c>
 8004090:	2302      	movs	r3, #2
 8004092:	e113      	b.n	80042bc <HAL_ADC_ConfigChannel+0x244>
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	2201      	movs	r2, #1
 8004098:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800409c:	683b      	ldr	r3, [r7, #0]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	2b09      	cmp	r3, #9
 80040a2:	d925      	bls.n	80040f0 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	68d9      	ldr	r1, [r3, #12]
 80040aa:	683b      	ldr	r3, [r7, #0]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	b29b      	uxth	r3, r3
 80040b0:	461a      	mov	r2, r3
 80040b2:	4613      	mov	r3, r2
 80040b4:	005b      	lsls	r3, r3, #1
 80040b6:	4413      	add	r3, r2
 80040b8:	3b1e      	subs	r3, #30
 80040ba:	2207      	movs	r2, #7
 80040bc:	fa02 f303 	lsl.w	r3, r2, r3
 80040c0:	43da      	mvns	r2, r3
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	400a      	ands	r2, r1
 80040c8:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	68d9      	ldr	r1, [r3, #12]
 80040d0:	683b      	ldr	r3, [r7, #0]
 80040d2:	689a      	ldr	r2, [r3, #8]
 80040d4:	683b      	ldr	r3, [r7, #0]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	b29b      	uxth	r3, r3
 80040da:	4618      	mov	r0, r3
 80040dc:	4603      	mov	r3, r0
 80040de:	005b      	lsls	r3, r3, #1
 80040e0:	4403      	add	r3, r0
 80040e2:	3b1e      	subs	r3, #30
 80040e4:	409a      	lsls	r2, r3
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	430a      	orrs	r2, r1
 80040ec:	60da      	str	r2, [r3, #12]
 80040ee:	e022      	b.n	8004136 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	6919      	ldr	r1, [r3, #16]
 80040f6:	683b      	ldr	r3, [r7, #0]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	b29b      	uxth	r3, r3
 80040fc:	461a      	mov	r2, r3
 80040fe:	4613      	mov	r3, r2
 8004100:	005b      	lsls	r3, r3, #1
 8004102:	4413      	add	r3, r2
 8004104:	2207      	movs	r2, #7
 8004106:	fa02 f303 	lsl.w	r3, r2, r3
 800410a:	43da      	mvns	r2, r3
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	400a      	ands	r2, r1
 8004112:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	6919      	ldr	r1, [r3, #16]
 800411a:	683b      	ldr	r3, [r7, #0]
 800411c:	689a      	ldr	r2, [r3, #8]
 800411e:	683b      	ldr	r3, [r7, #0]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	b29b      	uxth	r3, r3
 8004124:	4618      	mov	r0, r3
 8004126:	4603      	mov	r3, r0
 8004128:	005b      	lsls	r3, r3, #1
 800412a:	4403      	add	r3, r0
 800412c:	409a      	lsls	r2, r3
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	430a      	orrs	r2, r1
 8004134:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8004136:	683b      	ldr	r3, [r7, #0]
 8004138:	685b      	ldr	r3, [r3, #4]
 800413a:	2b06      	cmp	r3, #6
 800413c:	d824      	bhi.n	8004188 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004144:	683b      	ldr	r3, [r7, #0]
 8004146:	685a      	ldr	r2, [r3, #4]
 8004148:	4613      	mov	r3, r2
 800414a:	009b      	lsls	r3, r3, #2
 800414c:	4413      	add	r3, r2
 800414e:	3b05      	subs	r3, #5
 8004150:	221f      	movs	r2, #31
 8004152:	fa02 f303 	lsl.w	r3, r2, r3
 8004156:	43da      	mvns	r2, r3
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	400a      	ands	r2, r1
 800415e:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004166:	683b      	ldr	r3, [r7, #0]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	b29b      	uxth	r3, r3
 800416c:	4618      	mov	r0, r3
 800416e:	683b      	ldr	r3, [r7, #0]
 8004170:	685a      	ldr	r2, [r3, #4]
 8004172:	4613      	mov	r3, r2
 8004174:	009b      	lsls	r3, r3, #2
 8004176:	4413      	add	r3, r2
 8004178:	3b05      	subs	r3, #5
 800417a:	fa00 f203 	lsl.w	r2, r0, r3
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	430a      	orrs	r2, r1
 8004184:	635a      	str	r2, [r3, #52]	; 0x34
 8004186:	e04c      	b.n	8004222 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8004188:	683b      	ldr	r3, [r7, #0]
 800418a:	685b      	ldr	r3, [r3, #4]
 800418c:	2b0c      	cmp	r3, #12
 800418e:	d824      	bhi.n	80041da <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004196:	683b      	ldr	r3, [r7, #0]
 8004198:	685a      	ldr	r2, [r3, #4]
 800419a:	4613      	mov	r3, r2
 800419c:	009b      	lsls	r3, r3, #2
 800419e:	4413      	add	r3, r2
 80041a0:	3b23      	subs	r3, #35	; 0x23
 80041a2:	221f      	movs	r2, #31
 80041a4:	fa02 f303 	lsl.w	r3, r2, r3
 80041a8:	43da      	mvns	r2, r3
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	400a      	ands	r2, r1
 80041b0:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80041b8:	683b      	ldr	r3, [r7, #0]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	b29b      	uxth	r3, r3
 80041be:	4618      	mov	r0, r3
 80041c0:	683b      	ldr	r3, [r7, #0]
 80041c2:	685a      	ldr	r2, [r3, #4]
 80041c4:	4613      	mov	r3, r2
 80041c6:	009b      	lsls	r3, r3, #2
 80041c8:	4413      	add	r3, r2
 80041ca:	3b23      	subs	r3, #35	; 0x23
 80041cc:	fa00 f203 	lsl.w	r2, r0, r3
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	430a      	orrs	r2, r1
 80041d6:	631a      	str	r2, [r3, #48]	; 0x30
 80041d8:	e023      	b.n	8004222 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80041e0:	683b      	ldr	r3, [r7, #0]
 80041e2:	685a      	ldr	r2, [r3, #4]
 80041e4:	4613      	mov	r3, r2
 80041e6:	009b      	lsls	r3, r3, #2
 80041e8:	4413      	add	r3, r2
 80041ea:	3b41      	subs	r3, #65	; 0x41
 80041ec:	221f      	movs	r2, #31
 80041ee:	fa02 f303 	lsl.w	r3, r2, r3
 80041f2:	43da      	mvns	r2, r3
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	400a      	ands	r2, r1
 80041fa:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004202:	683b      	ldr	r3, [r7, #0]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	b29b      	uxth	r3, r3
 8004208:	4618      	mov	r0, r3
 800420a:	683b      	ldr	r3, [r7, #0]
 800420c:	685a      	ldr	r2, [r3, #4]
 800420e:	4613      	mov	r3, r2
 8004210:	009b      	lsls	r3, r3, #2
 8004212:	4413      	add	r3, r2
 8004214:	3b41      	subs	r3, #65	; 0x41
 8004216:	fa00 f203 	lsl.w	r2, r0, r3
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	430a      	orrs	r2, r1
 8004220:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004222:	4b29      	ldr	r3, [pc, #164]	; (80042c8 <HAL_ADC_ConfigChannel+0x250>)
 8004224:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	4a28      	ldr	r2, [pc, #160]	; (80042cc <HAL_ADC_ConfigChannel+0x254>)
 800422c:	4293      	cmp	r3, r2
 800422e:	d10f      	bne.n	8004250 <HAL_ADC_ConfigChannel+0x1d8>
 8004230:	683b      	ldr	r3, [r7, #0]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	2b12      	cmp	r3, #18
 8004236:	d10b      	bne.n	8004250 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	685b      	ldr	r3, [r3, #4]
 800423c:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	685b      	ldr	r3, [r3, #4]
 8004248:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	4a1d      	ldr	r2, [pc, #116]	; (80042cc <HAL_ADC_ConfigChannel+0x254>)
 8004256:	4293      	cmp	r3, r2
 8004258:	d12b      	bne.n	80042b2 <HAL_ADC_ConfigChannel+0x23a>
 800425a:	683b      	ldr	r3, [r7, #0]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	4a1c      	ldr	r2, [pc, #112]	; (80042d0 <HAL_ADC_ConfigChannel+0x258>)
 8004260:	4293      	cmp	r3, r2
 8004262:	d003      	beq.n	800426c <HAL_ADC_ConfigChannel+0x1f4>
 8004264:	683b      	ldr	r3, [r7, #0]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	2b11      	cmp	r3, #17
 800426a:	d122      	bne.n	80042b2 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	685b      	ldr	r3, [r3, #4]
 8004270:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	685b      	ldr	r3, [r3, #4]
 800427c:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004284:	683b      	ldr	r3, [r7, #0]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	4a11      	ldr	r2, [pc, #68]	; (80042d0 <HAL_ADC_ConfigChannel+0x258>)
 800428a:	4293      	cmp	r3, r2
 800428c:	d111      	bne.n	80042b2 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800428e:	4b11      	ldr	r3, [pc, #68]	; (80042d4 <HAL_ADC_ConfigChannel+0x25c>)
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	4a11      	ldr	r2, [pc, #68]	; (80042d8 <HAL_ADC_ConfigChannel+0x260>)
 8004294:	fba2 2303 	umull	r2, r3, r2, r3
 8004298:	0c9a      	lsrs	r2, r3, #18
 800429a:	4613      	mov	r3, r2
 800429c:	009b      	lsls	r3, r3, #2
 800429e:	4413      	add	r3, r2
 80042a0:	005b      	lsls	r3, r3, #1
 80042a2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80042a4:	e002      	b.n	80042ac <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80042a6:	68bb      	ldr	r3, [r7, #8]
 80042a8:	3b01      	subs	r3, #1
 80042aa:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80042ac:	68bb      	ldr	r3, [r7, #8]
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d1f9      	bne.n	80042a6 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	2200      	movs	r2, #0
 80042b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80042ba:	2300      	movs	r3, #0
}
 80042bc:	4618      	mov	r0, r3
 80042be:	3714      	adds	r7, #20
 80042c0:	46bd      	mov	sp, r7
 80042c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c6:	4770      	bx	lr
 80042c8:	40012300 	.word	0x40012300
 80042cc:	40012000 	.word	0x40012000
 80042d0:	10000012 	.word	0x10000012
 80042d4:	20000020 	.word	0x20000020
 80042d8:	431bde83 	.word	0x431bde83

080042dc <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80042dc:	b480      	push	{r7}
 80042de:	b085      	sub	sp, #20
 80042e0:	af00      	add	r7, sp, #0
 80042e2:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80042e4:	4b79      	ldr	r3, [pc, #484]	; (80044cc <ADC_Init+0x1f0>)
 80042e6:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	685b      	ldr	r3, [r3, #4]
 80042ec:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	685a      	ldr	r2, [r3, #4]
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	685b      	ldr	r3, [r3, #4]
 80042fc:	431a      	orrs	r2, r3
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	685a      	ldr	r2, [r3, #4]
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004310:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	6859      	ldr	r1, [r3, #4]
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	691b      	ldr	r3, [r3, #16]
 800431c:	021a      	lsls	r2, r3, #8
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	430a      	orrs	r2, r1
 8004324:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	685a      	ldr	r2, [r3, #4]
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8004334:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	6859      	ldr	r1, [r3, #4]
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	689a      	ldr	r2, [r3, #8]
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	430a      	orrs	r2, r1
 8004346:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	689a      	ldr	r2, [r3, #8]
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004356:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	6899      	ldr	r1, [r3, #8]
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	68da      	ldr	r2, [r3, #12]
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	430a      	orrs	r2, r1
 8004368:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800436e:	4a58      	ldr	r2, [pc, #352]	; (80044d0 <ADC_Init+0x1f4>)
 8004370:	4293      	cmp	r3, r2
 8004372:	d022      	beq.n	80043ba <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	689a      	ldr	r2, [r3, #8]
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004382:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	6899      	ldr	r1, [r3, #8]
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	430a      	orrs	r2, r1
 8004394:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	689a      	ldr	r2, [r3, #8]
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80043a4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	6899      	ldr	r1, [r3, #8]
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	430a      	orrs	r2, r1
 80043b6:	609a      	str	r2, [r3, #8]
 80043b8:	e00f      	b.n	80043da <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	689a      	ldr	r2, [r3, #8]
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80043c8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	689a      	ldr	r2, [r3, #8]
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80043d8:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	689a      	ldr	r2, [r3, #8]
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	f022 0202 	bic.w	r2, r2, #2
 80043e8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	6899      	ldr	r1, [r3, #8]
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	7e1b      	ldrb	r3, [r3, #24]
 80043f4:	005a      	lsls	r2, r3, #1
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	430a      	orrs	r2, r1
 80043fc:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004404:	2b00      	cmp	r3, #0
 8004406:	d01b      	beq.n	8004440 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	685a      	ldr	r2, [r3, #4]
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004416:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	685a      	ldr	r2, [r3, #4]
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8004426:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	6859      	ldr	r1, [r3, #4]
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004432:	3b01      	subs	r3, #1
 8004434:	035a      	lsls	r2, r3, #13
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	430a      	orrs	r2, r1
 800443c:	605a      	str	r2, [r3, #4]
 800443e:	e007      	b.n	8004450 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	685a      	ldr	r2, [r3, #4]
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800444e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800445e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	69db      	ldr	r3, [r3, #28]
 800446a:	3b01      	subs	r3, #1
 800446c:	051a      	lsls	r2, r3, #20
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	430a      	orrs	r2, r1
 8004474:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	689a      	ldr	r2, [r3, #8]
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8004484:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	6899      	ldr	r1, [r3, #8]
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004492:	025a      	lsls	r2, r3, #9
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	430a      	orrs	r2, r1
 800449a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	689a      	ldr	r2, [r3, #8]
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80044aa:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	6899      	ldr	r1, [r3, #8]
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	695b      	ldr	r3, [r3, #20]
 80044b6:	029a      	lsls	r2, r3, #10
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	430a      	orrs	r2, r1
 80044be:	609a      	str	r2, [r3, #8]
}
 80044c0:	bf00      	nop
 80044c2:	3714      	adds	r7, #20
 80044c4:	46bd      	mov	sp, r7
 80044c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ca:	4770      	bx	lr
 80044cc:	40012300 	.word	0x40012300
 80044d0:	0f000001 	.word	0x0f000001

080044d4 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 80044d4:	b580      	push	{r7, lr}
 80044d6:	b084      	sub	sp, #16
 80044d8:	af00      	add	r7, sp, #0
 80044da:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044e0:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044e6:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d13c      	bne.n	8004568 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044f2:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	689b      	ldr	r3, [r3, #8]
 8004500:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004504:	2b00      	cmp	r3, #0
 8004506:	d12b      	bne.n	8004560 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800450c:	2b00      	cmp	r3, #0
 800450e:	d127      	bne.n	8004560 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004516:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800451a:	2b00      	cmp	r3, #0
 800451c:	d006      	beq.n	800452c <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	689b      	ldr	r3, [r3, #8]
 8004524:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8004528:	2b00      	cmp	r3, #0
 800452a:	d119      	bne.n	8004560 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	685a      	ldr	r2, [r3, #4]
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	f022 0220 	bic.w	r2, r2, #32
 800453a:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004540:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800454c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004550:	2b00      	cmp	r3, #0
 8004552:	d105      	bne.n	8004560 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004558:	f043 0201 	orr.w	r2, r3, #1
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004560:	68f8      	ldr	r0, [r7, #12]
 8004562:	f7fd f98d 	bl	8001880 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8004566:	e00e      	b.n	8004586 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800456c:	f003 0310 	and.w	r3, r3, #16
 8004570:	2b00      	cmp	r3, #0
 8004572:	d003      	beq.n	800457c <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8004574:	68f8      	ldr	r0, [r7, #12]
 8004576:	f7ff fd75 	bl	8004064 <HAL_ADC_ErrorCallback>
}
 800457a:	e004      	b.n	8004586 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004580:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004582:	6878      	ldr	r0, [r7, #4]
 8004584:	4798      	blx	r3
}
 8004586:	bf00      	nop
 8004588:	3710      	adds	r7, #16
 800458a:	46bd      	mov	sp, r7
 800458c:	bd80      	pop	{r7, pc}

0800458e <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800458e:	b580      	push	{r7, lr}
 8004590:	b084      	sub	sp, #16
 8004592:	af00      	add	r7, sp, #0
 8004594:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800459a:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800459c:	68f8      	ldr	r0, [r7, #12]
 800459e:	f7ff fd4d 	bl	800403c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80045a2:	bf00      	nop
 80045a4:	3710      	adds	r7, #16
 80045a6:	46bd      	mov	sp, r7
 80045a8:	bd80      	pop	{r7, pc}

080045aa <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80045aa:	b580      	push	{r7, lr}
 80045ac:	b084      	sub	sp, #16
 80045ae:	af00      	add	r7, sp, #0
 80045b0:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045b6:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	2240      	movs	r2, #64	; 0x40
 80045bc:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045c2:	f043 0204 	orr.w	r2, r3, #4
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80045ca:	68f8      	ldr	r0, [r7, #12]
 80045cc:	f7ff fd4a 	bl	8004064 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80045d0:	bf00      	nop
 80045d2:	3710      	adds	r7, #16
 80045d4:	46bd      	mov	sp, r7
 80045d6:	bd80      	pop	{r7, pc}

080045d8 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80045d8:	b480      	push	{r7}
 80045da:	b083      	sub	sp, #12
 80045dc:	af00      	add	r7, sp, #0
 80045de:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 80045e0:	bf00      	nop
 80045e2:	370c      	adds	r7, #12
 80045e4:	46bd      	mov	sp, r7
 80045e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ea:	4770      	bx	lr

080045ec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80045ec:	b480      	push	{r7}
 80045ee:	b085      	sub	sp, #20
 80045f0:	af00      	add	r7, sp, #0
 80045f2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	f003 0307 	and.w	r3, r3, #7
 80045fa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80045fc:	4b0c      	ldr	r3, [pc, #48]	; (8004630 <__NVIC_SetPriorityGrouping+0x44>)
 80045fe:	68db      	ldr	r3, [r3, #12]
 8004600:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004602:	68ba      	ldr	r2, [r7, #8]
 8004604:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004608:	4013      	ands	r3, r2
 800460a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004610:	68bb      	ldr	r3, [r7, #8]
 8004612:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004614:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004618:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800461c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800461e:	4a04      	ldr	r2, [pc, #16]	; (8004630 <__NVIC_SetPriorityGrouping+0x44>)
 8004620:	68bb      	ldr	r3, [r7, #8]
 8004622:	60d3      	str	r3, [r2, #12]
}
 8004624:	bf00      	nop
 8004626:	3714      	adds	r7, #20
 8004628:	46bd      	mov	sp, r7
 800462a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800462e:	4770      	bx	lr
 8004630:	e000ed00 	.word	0xe000ed00

08004634 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004634:	b480      	push	{r7}
 8004636:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004638:	4b04      	ldr	r3, [pc, #16]	; (800464c <__NVIC_GetPriorityGrouping+0x18>)
 800463a:	68db      	ldr	r3, [r3, #12]
 800463c:	0a1b      	lsrs	r3, r3, #8
 800463e:	f003 0307 	and.w	r3, r3, #7
}
 8004642:	4618      	mov	r0, r3
 8004644:	46bd      	mov	sp, r7
 8004646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800464a:	4770      	bx	lr
 800464c:	e000ed00 	.word	0xe000ed00

08004650 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004650:	b480      	push	{r7}
 8004652:	b083      	sub	sp, #12
 8004654:	af00      	add	r7, sp, #0
 8004656:	4603      	mov	r3, r0
 8004658:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800465a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800465e:	2b00      	cmp	r3, #0
 8004660:	db0b      	blt.n	800467a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004662:	79fb      	ldrb	r3, [r7, #7]
 8004664:	f003 021f 	and.w	r2, r3, #31
 8004668:	4907      	ldr	r1, [pc, #28]	; (8004688 <__NVIC_EnableIRQ+0x38>)
 800466a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800466e:	095b      	lsrs	r3, r3, #5
 8004670:	2001      	movs	r0, #1
 8004672:	fa00 f202 	lsl.w	r2, r0, r2
 8004676:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800467a:	bf00      	nop
 800467c:	370c      	adds	r7, #12
 800467e:	46bd      	mov	sp, r7
 8004680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004684:	4770      	bx	lr
 8004686:	bf00      	nop
 8004688:	e000e100 	.word	0xe000e100

0800468c <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800468c:	b480      	push	{r7}
 800468e:	b083      	sub	sp, #12
 8004690:	af00      	add	r7, sp, #0
 8004692:	4603      	mov	r3, r0
 8004694:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004696:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800469a:	2b00      	cmp	r3, #0
 800469c:	db12      	blt.n	80046c4 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800469e:	79fb      	ldrb	r3, [r7, #7]
 80046a0:	f003 021f 	and.w	r2, r3, #31
 80046a4:	490a      	ldr	r1, [pc, #40]	; (80046d0 <__NVIC_DisableIRQ+0x44>)
 80046a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80046aa:	095b      	lsrs	r3, r3, #5
 80046ac:	2001      	movs	r0, #1
 80046ae:	fa00 f202 	lsl.w	r2, r0, r2
 80046b2:	3320      	adds	r3, #32
 80046b4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80046b8:	f3bf 8f4f 	dsb	sy
}
 80046bc:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80046be:	f3bf 8f6f 	isb	sy
}
 80046c2:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 80046c4:	bf00      	nop
 80046c6:	370c      	adds	r7, #12
 80046c8:	46bd      	mov	sp, r7
 80046ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ce:	4770      	bx	lr
 80046d0:	e000e100 	.word	0xe000e100

080046d4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80046d4:	b480      	push	{r7}
 80046d6:	b083      	sub	sp, #12
 80046d8:	af00      	add	r7, sp, #0
 80046da:	4603      	mov	r3, r0
 80046dc:	6039      	str	r1, [r7, #0]
 80046de:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80046e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	db0a      	blt.n	80046fe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80046e8:	683b      	ldr	r3, [r7, #0]
 80046ea:	b2da      	uxtb	r2, r3
 80046ec:	490c      	ldr	r1, [pc, #48]	; (8004720 <__NVIC_SetPriority+0x4c>)
 80046ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80046f2:	0112      	lsls	r2, r2, #4
 80046f4:	b2d2      	uxtb	r2, r2
 80046f6:	440b      	add	r3, r1
 80046f8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80046fc:	e00a      	b.n	8004714 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80046fe:	683b      	ldr	r3, [r7, #0]
 8004700:	b2da      	uxtb	r2, r3
 8004702:	4908      	ldr	r1, [pc, #32]	; (8004724 <__NVIC_SetPriority+0x50>)
 8004704:	79fb      	ldrb	r3, [r7, #7]
 8004706:	f003 030f 	and.w	r3, r3, #15
 800470a:	3b04      	subs	r3, #4
 800470c:	0112      	lsls	r2, r2, #4
 800470e:	b2d2      	uxtb	r2, r2
 8004710:	440b      	add	r3, r1
 8004712:	761a      	strb	r2, [r3, #24]
}
 8004714:	bf00      	nop
 8004716:	370c      	adds	r7, #12
 8004718:	46bd      	mov	sp, r7
 800471a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800471e:	4770      	bx	lr
 8004720:	e000e100 	.word	0xe000e100
 8004724:	e000ed00 	.word	0xe000ed00

08004728 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004728:	b480      	push	{r7}
 800472a:	b089      	sub	sp, #36	; 0x24
 800472c:	af00      	add	r7, sp, #0
 800472e:	60f8      	str	r0, [r7, #12]
 8004730:	60b9      	str	r1, [r7, #8]
 8004732:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	f003 0307 	and.w	r3, r3, #7
 800473a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800473c:	69fb      	ldr	r3, [r7, #28]
 800473e:	f1c3 0307 	rsb	r3, r3, #7
 8004742:	2b04      	cmp	r3, #4
 8004744:	bf28      	it	cs
 8004746:	2304      	movcs	r3, #4
 8004748:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800474a:	69fb      	ldr	r3, [r7, #28]
 800474c:	3304      	adds	r3, #4
 800474e:	2b06      	cmp	r3, #6
 8004750:	d902      	bls.n	8004758 <NVIC_EncodePriority+0x30>
 8004752:	69fb      	ldr	r3, [r7, #28]
 8004754:	3b03      	subs	r3, #3
 8004756:	e000      	b.n	800475a <NVIC_EncodePriority+0x32>
 8004758:	2300      	movs	r3, #0
 800475a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800475c:	f04f 32ff 	mov.w	r2, #4294967295
 8004760:	69bb      	ldr	r3, [r7, #24]
 8004762:	fa02 f303 	lsl.w	r3, r2, r3
 8004766:	43da      	mvns	r2, r3
 8004768:	68bb      	ldr	r3, [r7, #8]
 800476a:	401a      	ands	r2, r3
 800476c:	697b      	ldr	r3, [r7, #20]
 800476e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004770:	f04f 31ff 	mov.w	r1, #4294967295
 8004774:	697b      	ldr	r3, [r7, #20]
 8004776:	fa01 f303 	lsl.w	r3, r1, r3
 800477a:	43d9      	mvns	r1, r3
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004780:	4313      	orrs	r3, r2
         );
}
 8004782:	4618      	mov	r0, r3
 8004784:	3724      	adds	r7, #36	; 0x24
 8004786:	46bd      	mov	sp, r7
 8004788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800478c:	4770      	bx	lr
	...

08004790 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004790:	b580      	push	{r7, lr}
 8004792:	b082      	sub	sp, #8
 8004794:	af00      	add	r7, sp, #0
 8004796:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	3b01      	subs	r3, #1
 800479c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80047a0:	d301      	bcc.n	80047a6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80047a2:	2301      	movs	r3, #1
 80047a4:	e00f      	b.n	80047c6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80047a6:	4a0a      	ldr	r2, [pc, #40]	; (80047d0 <SysTick_Config+0x40>)
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	3b01      	subs	r3, #1
 80047ac:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80047ae:	210f      	movs	r1, #15
 80047b0:	f04f 30ff 	mov.w	r0, #4294967295
 80047b4:	f7ff ff8e 	bl	80046d4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80047b8:	4b05      	ldr	r3, [pc, #20]	; (80047d0 <SysTick_Config+0x40>)
 80047ba:	2200      	movs	r2, #0
 80047bc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80047be:	4b04      	ldr	r3, [pc, #16]	; (80047d0 <SysTick_Config+0x40>)
 80047c0:	2207      	movs	r2, #7
 80047c2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80047c4:	2300      	movs	r3, #0
}
 80047c6:	4618      	mov	r0, r3
 80047c8:	3708      	adds	r7, #8
 80047ca:	46bd      	mov	sp, r7
 80047cc:	bd80      	pop	{r7, pc}
 80047ce:	bf00      	nop
 80047d0:	e000e010 	.word	0xe000e010

080047d4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80047d4:	b580      	push	{r7, lr}
 80047d6:	b082      	sub	sp, #8
 80047d8:	af00      	add	r7, sp, #0
 80047da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80047dc:	6878      	ldr	r0, [r7, #4]
 80047de:	f7ff ff05 	bl	80045ec <__NVIC_SetPriorityGrouping>
}
 80047e2:	bf00      	nop
 80047e4:	3708      	adds	r7, #8
 80047e6:	46bd      	mov	sp, r7
 80047e8:	bd80      	pop	{r7, pc}

080047ea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80047ea:	b580      	push	{r7, lr}
 80047ec:	b086      	sub	sp, #24
 80047ee:	af00      	add	r7, sp, #0
 80047f0:	4603      	mov	r3, r0
 80047f2:	60b9      	str	r1, [r7, #8]
 80047f4:	607a      	str	r2, [r7, #4]
 80047f6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80047f8:	2300      	movs	r3, #0
 80047fa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80047fc:	f7ff ff1a 	bl	8004634 <__NVIC_GetPriorityGrouping>
 8004800:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004802:	687a      	ldr	r2, [r7, #4]
 8004804:	68b9      	ldr	r1, [r7, #8]
 8004806:	6978      	ldr	r0, [r7, #20]
 8004808:	f7ff ff8e 	bl	8004728 <NVIC_EncodePriority>
 800480c:	4602      	mov	r2, r0
 800480e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004812:	4611      	mov	r1, r2
 8004814:	4618      	mov	r0, r3
 8004816:	f7ff ff5d 	bl	80046d4 <__NVIC_SetPriority>
}
 800481a:	bf00      	nop
 800481c:	3718      	adds	r7, #24
 800481e:	46bd      	mov	sp, r7
 8004820:	bd80      	pop	{r7, pc}

08004822 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004822:	b580      	push	{r7, lr}
 8004824:	b082      	sub	sp, #8
 8004826:	af00      	add	r7, sp, #0
 8004828:	4603      	mov	r3, r0
 800482a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800482c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004830:	4618      	mov	r0, r3
 8004832:	f7ff ff0d 	bl	8004650 <__NVIC_EnableIRQ>
}
 8004836:	bf00      	nop
 8004838:	3708      	adds	r7, #8
 800483a:	46bd      	mov	sp, r7
 800483c:	bd80      	pop	{r7, pc}

0800483e <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800483e:	b580      	push	{r7, lr}
 8004840:	b082      	sub	sp, #8
 8004842:	af00      	add	r7, sp, #0
 8004844:	4603      	mov	r3, r0
 8004846:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8004848:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800484c:	4618      	mov	r0, r3
 800484e:	f7ff ff1d 	bl	800468c <__NVIC_DisableIRQ>
}
 8004852:	bf00      	nop
 8004854:	3708      	adds	r7, #8
 8004856:	46bd      	mov	sp, r7
 8004858:	bd80      	pop	{r7, pc}

0800485a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800485a:	b580      	push	{r7, lr}
 800485c:	b082      	sub	sp, #8
 800485e:	af00      	add	r7, sp, #0
 8004860:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004862:	6878      	ldr	r0, [r7, #4]
 8004864:	f7ff ff94 	bl	8004790 <SysTick_Config>
 8004868:	4603      	mov	r3, r0
}
 800486a:	4618      	mov	r0, r3
 800486c:	3708      	adds	r7, #8
 800486e:	46bd      	mov	sp, r7
 8004870:	bd80      	pop	{r7, pc}
	...

08004874 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004874:	b580      	push	{r7, lr}
 8004876:	b086      	sub	sp, #24
 8004878:	af00      	add	r7, sp, #0
 800487a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800487c:	2300      	movs	r3, #0
 800487e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004880:	f7ff f95c 	bl	8003b3c <HAL_GetTick>
 8004884:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	2b00      	cmp	r3, #0
 800488a:	d101      	bne.n	8004890 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800488c:	2301      	movs	r3, #1
 800488e:	e099      	b.n	80049c4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	2202      	movs	r2, #2
 8004894:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	2200      	movs	r2, #0
 800489c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	681a      	ldr	r2, [r3, #0]
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	f022 0201 	bic.w	r2, r2, #1
 80048ae:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80048b0:	e00f      	b.n	80048d2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80048b2:	f7ff f943 	bl	8003b3c <HAL_GetTick>
 80048b6:	4602      	mov	r2, r0
 80048b8:	693b      	ldr	r3, [r7, #16]
 80048ba:	1ad3      	subs	r3, r2, r3
 80048bc:	2b05      	cmp	r3, #5
 80048be:	d908      	bls.n	80048d2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	2220      	movs	r2, #32
 80048c4:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	2203      	movs	r2, #3
 80048ca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80048ce:	2303      	movs	r3, #3
 80048d0:	e078      	b.n	80049c4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	f003 0301 	and.w	r3, r3, #1
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d1e8      	bne.n	80048b2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80048e8:	697a      	ldr	r2, [r7, #20]
 80048ea:	4b38      	ldr	r3, [pc, #224]	; (80049cc <HAL_DMA_Init+0x158>)
 80048ec:	4013      	ands	r3, r2
 80048ee:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	685a      	ldr	r2, [r3, #4]
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	689b      	ldr	r3, [r3, #8]
 80048f8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80048fe:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	691b      	ldr	r3, [r3, #16]
 8004904:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800490a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	699b      	ldr	r3, [r3, #24]
 8004910:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004916:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	6a1b      	ldr	r3, [r3, #32]
 800491c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800491e:	697a      	ldr	r2, [r7, #20]
 8004920:	4313      	orrs	r3, r2
 8004922:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004928:	2b04      	cmp	r3, #4
 800492a:	d107      	bne.n	800493c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004934:	4313      	orrs	r3, r2
 8004936:	697a      	ldr	r2, [r7, #20]
 8004938:	4313      	orrs	r3, r2
 800493a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	697a      	ldr	r2, [r7, #20]
 8004942:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	695b      	ldr	r3, [r3, #20]
 800494a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800494c:	697b      	ldr	r3, [r7, #20]
 800494e:	f023 0307 	bic.w	r3, r3, #7
 8004952:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004958:	697a      	ldr	r2, [r7, #20]
 800495a:	4313      	orrs	r3, r2
 800495c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004962:	2b04      	cmp	r3, #4
 8004964:	d117      	bne.n	8004996 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800496a:	697a      	ldr	r2, [r7, #20]
 800496c:	4313      	orrs	r3, r2
 800496e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004974:	2b00      	cmp	r3, #0
 8004976:	d00e      	beq.n	8004996 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004978:	6878      	ldr	r0, [r7, #4]
 800497a:	f000 fa91 	bl	8004ea0 <DMA_CheckFifoParam>
 800497e:	4603      	mov	r3, r0
 8004980:	2b00      	cmp	r3, #0
 8004982:	d008      	beq.n	8004996 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	2240      	movs	r2, #64	; 0x40
 8004988:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	2201      	movs	r2, #1
 800498e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8004992:	2301      	movs	r3, #1
 8004994:	e016      	b.n	80049c4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	697a      	ldr	r2, [r7, #20]
 800499c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800499e:	6878      	ldr	r0, [r7, #4]
 80049a0:	f000 fa48 	bl	8004e34 <DMA_CalcBaseAndBitshift>
 80049a4:	4603      	mov	r3, r0
 80049a6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80049ac:	223f      	movs	r2, #63	; 0x3f
 80049ae:	409a      	lsls	r2, r3
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	2200      	movs	r2, #0
 80049b8:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	2201      	movs	r2, #1
 80049be:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80049c2:	2300      	movs	r3, #0
}
 80049c4:	4618      	mov	r0, r3
 80049c6:	3718      	adds	r7, #24
 80049c8:	46bd      	mov	sp, r7
 80049ca:	bd80      	pop	{r7, pc}
 80049cc:	f010803f 	.word	0xf010803f

080049d0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80049d0:	b580      	push	{r7, lr}
 80049d2:	b086      	sub	sp, #24
 80049d4:	af00      	add	r7, sp, #0
 80049d6:	60f8      	str	r0, [r7, #12]
 80049d8:	60b9      	str	r1, [r7, #8]
 80049da:	607a      	str	r2, [r7, #4]
 80049dc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80049de:	2300      	movs	r3, #0
 80049e0:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80049e6:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80049ee:	2b01      	cmp	r3, #1
 80049f0:	d101      	bne.n	80049f6 <HAL_DMA_Start_IT+0x26>
 80049f2:	2302      	movs	r3, #2
 80049f4:	e040      	b.n	8004a78 <HAL_DMA_Start_IT+0xa8>
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	2201      	movs	r2, #1
 80049fa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004a04:	b2db      	uxtb	r3, r3
 8004a06:	2b01      	cmp	r3, #1
 8004a08:	d12f      	bne.n	8004a6a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	2202      	movs	r2, #2
 8004a0e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	2200      	movs	r2, #0
 8004a16:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004a18:	683b      	ldr	r3, [r7, #0]
 8004a1a:	687a      	ldr	r2, [r7, #4]
 8004a1c:	68b9      	ldr	r1, [r7, #8]
 8004a1e:	68f8      	ldr	r0, [r7, #12]
 8004a20:	f000 f9da 	bl	8004dd8 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a28:	223f      	movs	r2, #63	; 0x3f
 8004a2a:	409a      	lsls	r2, r3
 8004a2c:	693b      	ldr	r3, [r7, #16]
 8004a2e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	681a      	ldr	r2, [r3, #0]
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	f042 0216 	orr.w	r2, r2, #22
 8004a3e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d007      	beq.n	8004a58 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	681a      	ldr	r2, [r3, #0]
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	f042 0208 	orr.w	r2, r2, #8
 8004a56:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	681a      	ldr	r2, [r3, #0]
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	f042 0201 	orr.w	r2, r2, #1
 8004a66:	601a      	str	r2, [r3, #0]
 8004a68:	e005      	b.n	8004a76 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	2200      	movs	r2, #0
 8004a6e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8004a72:	2302      	movs	r3, #2
 8004a74:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8004a76:	7dfb      	ldrb	r3, [r7, #23]
}
 8004a78:	4618      	mov	r0, r3
 8004a7a:	3718      	adds	r7, #24
 8004a7c:	46bd      	mov	sp, r7
 8004a7e:	bd80      	pop	{r7, pc}

08004a80 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004a80:	b480      	push	{r7}
 8004a82:	b083      	sub	sp, #12
 8004a84:	af00      	add	r7, sp, #0
 8004a86:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004a8e:	b2db      	uxtb	r3, r3
 8004a90:	2b02      	cmp	r3, #2
 8004a92:	d004      	beq.n	8004a9e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	2280      	movs	r2, #128	; 0x80
 8004a98:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8004a9a:	2301      	movs	r3, #1
 8004a9c:	e00c      	b.n	8004ab8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	2205      	movs	r2, #5
 8004aa2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	681a      	ldr	r2, [r3, #0]
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	f022 0201 	bic.w	r2, r2, #1
 8004ab4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004ab6:	2300      	movs	r3, #0
}
 8004ab8:	4618      	mov	r0, r3
 8004aba:	370c      	adds	r7, #12
 8004abc:	46bd      	mov	sp, r7
 8004abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac2:	4770      	bx	lr

08004ac4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004ac4:	b580      	push	{r7, lr}
 8004ac6:	b086      	sub	sp, #24
 8004ac8:	af00      	add	r7, sp, #0
 8004aca:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004acc:	2300      	movs	r3, #0
 8004ace:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004ad0:	4b92      	ldr	r3, [pc, #584]	; (8004d1c <HAL_DMA_IRQHandler+0x258>)
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	4a92      	ldr	r2, [pc, #584]	; (8004d20 <HAL_DMA_IRQHandler+0x25c>)
 8004ad6:	fba2 2303 	umull	r2, r3, r2, r3
 8004ada:	0a9b      	lsrs	r3, r3, #10
 8004adc:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ae2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004ae4:	693b      	ldr	r3, [r7, #16]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004aee:	2208      	movs	r2, #8
 8004af0:	409a      	lsls	r2, r3
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	4013      	ands	r3, r2
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d01a      	beq.n	8004b30 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	f003 0304 	and.w	r3, r3, #4
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d013      	beq.n	8004b30 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	681a      	ldr	r2, [r3, #0]
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	f022 0204 	bic.w	r2, r2, #4
 8004b16:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b1c:	2208      	movs	r2, #8
 8004b1e:	409a      	lsls	r2, r3
 8004b20:	693b      	ldr	r3, [r7, #16]
 8004b22:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b28:	f043 0201 	orr.w	r2, r3, #1
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b34:	2201      	movs	r2, #1
 8004b36:	409a      	lsls	r2, r3
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	4013      	ands	r3, r2
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d012      	beq.n	8004b66 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	695b      	ldr	r3, [r3, #20]
 8004b46:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d00b      	beq.n	8004b66 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b52:	2201      	movs	r2, #1
 8004b54:	409a      	lsls	r2, r3
 8004b56:	693b      	ldr	r3, [r7, #16]
 8004b58:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b5e:	f043 0202 	orr.w	r2, r3, #2
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b6a:	2204      	movs	r2, #4
 8004b6c:	409a      	lsls	r2, r3
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	4013      	ands	r3, r2
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d012      	beq.n	8004b9c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	f003 0302 	and.w	r3, r3, #2
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d00b      	beq.n	8004b9c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b88:	2204      	movs	r2, #4
 8004b8a:	409a      	lsls	r2, r3
 8004b8c:	693b      	ldr	r3, [r7, #16]
 8004b8e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b94:	f043 0204 	orr.w	r2, r3, #4
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ba0:	2210      	movs	r2, #16
 8004ba2:	409a      	lsls	r2, r3
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	4013      	ands	r3, r2
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d043      	beq.n	8004c34 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	f003 0308 	and.w	r3, r3, #8
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d03c      	beq.n	8004c34 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004bbe:	2210      	movs	r2, #16
 8004bc0:	409a      	lsls	r2, r3
 8004bc2:	693b      	ldr	r3, [r7, #16]
 8004bc4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d018      	beq.n	8004c06 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d108      	bne.n	8004bf4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d024      	beq.n	8004c34 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bee:	6878      	ldr	r0, [r7, #4]
 8004bf0:	4798      	blx	r3
 8004bf2:	e01f      	b.n	8004c34 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d01b      	beq.n	8004c34 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004c00:	6878      	ldr	r0, [r7, #4]
 8004c02:	4798      	blx	r3
 8004c04:	e016      	b.n	8004c34 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d107      	bne.n	8004c24 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	681a      	ldr	r2, [r3, #0]
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	f022 0208 	bic.w	r2, r2, #8
 8004c22:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d003      	beq.n	8004c34 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c30:	6878      	ldr	r0, [r7, #4]
 8004c32:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c38:	2220      	movs	r2, #32
 8004c3a:	409a      	lsls	r2, r3
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	4013      	ands	r3, r2
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	f000 808e 	beq.w	8004d62 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	f003 0310 	and.w	r3, r3, #16
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	f000 8086 	beq.w	8004d62 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c5a:	2220      	movs	r2, #32
 8004c5c:	409a      	lsls	r2, r3
 8004c5e:	693b      	ldr	r3, [r7, #16]
 8004c60:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004c68:	b2db      	uxtb	r3, r3
 8004c6a:	2b05      	cmp	r3, #5
 8004c6c:	d136      	bne.n	8004cdc <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	681a      	ldr	r2, [r3, #0]
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	f022 0216 	bic.w	r2, r2, #22
 8004c7c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	695a      	ldr	r2, [r3, #20]
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004c8c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d103      	bne.n	8004c9e <HAL_DMA_IRQHandler+0x1da>
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d007      	beq.n	8004cae <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	681a      	ldr	r2, [r3, #0]
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	f022 0208 	bic.w	r2, r2, #8
 8004cac:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004cb2:	223f      	movs	r2, #63	; 0x3f
 8004cb4:	409a      	lsls	r2, r3
 8004cb6:	693b      	ldr	r3, [r7, #16]
 8004cb8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	2201      	movs	r2, #1
 8004cbe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	2200      	movs	r2, #0
 8004cc6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d07d      	beq.n	8004dce <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004cd6:	6878      	ldr	r0, [r7, #4]
 8004cd8:	4798      	blx	r3
        }
        return;
 8004cda:	e078      	b.n	8004dce <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d01c      	beq.n	8004d24 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d108      	bne.n	8004d0a <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d030      	beq.n	8004d62 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d04:	6878      	ldr	r0, [r7, #4]
 8004d06:	4798      	blx	r3
 8004d08:	e02b      	b.n	8004d62 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d027      	beq.n	8004d62 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d16:	6878      	ldr	r0, [r7, #4]
 8004d18:	4798      	blx	r3
 8004d1a:	e022      	b.n	8004d62 <HAL_DMA_IRQHandler+0x29e>
 8004d1c:	20000020 	.word	0x20000020
 8004d20:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d10f      	bne.n	8004d52 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	681a      	ldr	r2, [r3, #0]
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	f022 0210 	bic.w	r2, r2, #16
 8004d40:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	2201      	movs	r2, #1
 8004d46:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	2200      	movs	r2, #0
 8004d4e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d003      	beq.n	8004d62 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d5e:	6878      	ldr	r0, [r7, #4]
 8004d60:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d032      	beq.n	8004dd0 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d6e:	f003 0301 	and.w	r3, r3, #1
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d022      	beq.n	8004dbc <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	2205      	movs	r2, #5
 8004d7a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	681a      	ldr	r2, [r3, #0]
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	f022 0201 	bic.w	r2, r2, #1
 8004d8c:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004d8e:	68bb      	ldr	r3, [r7, #8]
 8004d90:	3301      	adds	r3, #1
 8004d92:	60bb      	str	r3, [r7, #8]
 8004d94:	697a      	ldr	r2, [r7, #20]
 8004d96:	429a      	cmp	r2, r3
 8004d98:	d307      	bcc.n	8004daa <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	f003 0301 	and.w	r3, r3, #1
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d1f2      	bne.n	8004d8e <HAL_DMA_IRQHandler+0x2ca>
 8004da8:	e000      	b.n	8004dac <HAL_DMA_IRQHandler+0x2e8>
          break;
 8004daa:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	2201      	movs	r2, #1
 8004db0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	2200      	movs	r2, #0
 8004db8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d005      	beq.n	8004dd0 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004dc8:	6878      	ldr	r0, [r7, #4]
 8004dca:	4798      	blx	r3
 8004dcc:	e000      	b.n	8004dd0 <HAL_DMA_IRQHandler+0x30c>
        return;
 8004dce:	bf00      	nop
    }
  }
}
 8004dd0:	3718      	adds	r7, #24
 8004dd2:	46bd      	mov	sp, r7
 8004dd4:	bd80      	pop	{r7, pc}
 8004dd6:	bf00      	nop

08004dd8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004dd8:	b480      	push	{r7}
 8004dda:	b085      	sub	sp, #20
 8004ddc:	af00      	add	r7, sp, #0
 8004dde:	60f8      	str	r0, [r7, #12]
 8004de0:	60b9      	str	r1, [r7, #8]
 8004de2:	607a      	str	r2, [r7, #4]
 8004de4:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	681a      	ldr	r2, [r3, #0]
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004df4:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	683a      	ldr	r2, [r7, #0]
 8004dfc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	689b      	ldr	r3, [r3, #8]
 8004e02:	2b40      	cmp	r3, #64	; 0x40
 8004e04:	d108      	bne.n	8004e18 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	687a      	ldr	r2, [r7, #4]
 8004e0c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	68ba      	ldr	r2, [r7, #8]
 8004e14:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004e16:	e007      	b.n	8004e28 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	68ba      	ldr	r2, [r7, #8]
 8004e1e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	687a      	ldr	r2, [r7, #4]
 8004e26:	60da      	str	r2, [r3, #12]
}
 8004e28:	bf00      	nop
 8004e2a:	3714      	adds	r7, #20
 8004e2c:	46bd      	mov	sp, r7
 8004e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e32:	4770      	bx	lr

08004e34 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004e34:	b480      	push	{r7}
 8004e36:	b085      	sub	sp, #20
 8004e38:	af00      	add	r7, sp, #0
 8004e3a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	b2db      	uxtb	r3, r3
 8004e42:	3b10      	subs	r3, #16
 8004e44:	4a14      	ldr	r2, [pc, #80]	; (8004e98 <DMA_CalcBaseAndBitshift+0x64>)
 8004e46:	fba2 2303 	umull	r2, r3, r2, r3
 8004e4a:	091b      	lsrs	r3, r3, #4
 8004e4c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004e4e:	4a13      	ldr	r2, [pc, #76]	; (8004e9c <DMA_CalcBaseAndBitshift+0x68>)
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	4413      	add	r3, r2
 8004e54:	781b      	ldrb	r3, [r3, #0]
 8004e56:	461a      	mov	r2, r3
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	2b03      	cmp	r3, #3
 8004e60:	d909      	bls.n	8004e76 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004e6a:	f023 0303 	bic.w	r3, r3, #3
 8004e6e:	1d1a      	adds	r2, r3, #4
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	659a      	str	r2, [r3, #88]	; 0x58
 8004e74:	e007      	b.n	8004e86 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004e7e:	f023 0303 	bic.w	r3, r3, #3
 8004e82:	687a      	ldr	r2, [r7, #4]
 8004e84:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8004e8a:	4618      	mov	r0, r3
 8004e8c:	3714      	adds	r7, #20
 8004e8e:	46bd      	mov	sp, r7
 8004e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e94:	4770      	bx	lr
 8004e96:	bf00      	nop
 8004e98:	aaaaaaab 	.word	0xaaaaaaab
 8004e9c:	0800a700 	.word	0x0800a700

08004ea0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004ea0:	b480      	push	{r7}
 8004ea2:	b085      	sub	sp, #20
 8004ea4:	af00      	add	r7, sp, #0
 8004ea6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004ea8:	2300      	movs	r3, #0
 8004eaa:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004eb0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	699b      	ldr	r3, [r3, #24]
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d11f      	bne.n	8004efa <DMA_CheckFifoParam+0x5a>
 8004eba:	68bb      	ldr	r3, [r7, #8]
 8004ebc:	2b03      	cmp	r3, #3
 8004ebe:	d856      	bhi.n	8004f6e <DMA_CheckFifoParam+0xce>
 8004ec0:	a201      	add	r2, pc, #4	; (adr r2, 8004ec8 <DMA_CheckFifoParam+0x28>)
 8004ec2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ec6:	bf00      	nop
 8004ec8:	08004ed9 	.word	0x08004ed9
 8004ecc:	08004eeb 	.word	0x08004eeb
 8004ed0:	08004ed9 	.word	0x08004ed9
 8004ed4:	08004f6f 	.word	0x08004f6f
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004edc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d046      	beq.n	8004f72 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004ee4:	2301      	movs	r3, #1
 8004ee6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004ee8:	e043      	b.n	8004f72 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004eee:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004ef2:	d140      	bne.n	8004f76 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004ef4:	2301      	movs	r3, #1
 8004ef6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004ef8:	e03d      	b.n	8004f76 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	699b      	ldr	r3, [r3, #24]
 8004efe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004f02:	d121      	bne.n	8004f48 <DMA_CheckFifoParam+0xa8>
 8004f04:	68bb      	ldr	r3, [r7, #8]
 8004f06:	2b03      	cmp	r3, #3
 8004f08:	d837      	bhi.n	8004f7a <DMA_CheckFifoParam+0xda>
 8004f0a:	a201      	add	r2, pc, #4	; (adr r2, 8004f10 <DMA_CheckFifoParam+0x70>)
 8004f0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f10:	08004f21 	.word	0x08004f21
 8004f14:	08004f27 	.word	0x08004f27
 8004f18:	08004f21 	.word	0x08004f21
 8004f1c:	08004f39 	.word	0x08004f39
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004f20:	2301      	movs	r3, #1
 8004f22:	73fb      	strb	r3, [r7, #15]
      break;
 8004f24:	e030      	b.n	8004f88 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f2a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d025      	beq.n	8004f7e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004f32:	2301      	movs	r3, #1
 8004f34:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004f36:	e022      	b.n	8004f7e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f3c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004f40:	d11f      	bne.n	8004f82 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004f42:	2301      	movs	r3, #1
 8004f44:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004f46:	e01c      	b.n	8004f82 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004f48:	68bb      	ldr	r3, [r7, #8]
 8004f4a:	2b02      	cmp	r3, #2
 8004f4c:	d903      	bls.n	8004f56 <DMA_CheckFifoParam+0xb6>
 8004f4e:	68bb      	ldr	r3, [r7, #8]
 8004f50:	2b03      	cmp	r3, #3
 8004f52:	d003      	beq.n	8004f5c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004f54:	e018      	b.n	8004f88 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004f56:	2301      	movs	r3, #1
 8004f58:	73fb      	strb	r3, [r7, #15]
      break;
 8004f5a:	e015      	b.n	8004f88 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f60:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d00e      	beq.n	8004f86 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004f68:	2301      	movs	r3, #1
 8004f6a:	73fb      	strb	r3, [r7, #15]
      break;
 8004f6c:	e00b      	b.n	8004f86 <DMA_CheckFifoParam+0xe6>
      break;
 8004f6e:	bf00      	nop
 8004f70:	e00a      	b.n	8004f88 <DMA_CheckFifoParam+0xe8>
      break;
 8004f72:	bf00      	nop
 8004f74:	e008      	b.n	8004f88 <DMA_CheckFifoParam+0xe8>
      break;
 8004f76:	bf00      	nop
 8004f78:	e006      	b.n	8004f88 <DMA_CheckFifoParam+0xe8>
      break;
 8004f7a:	bf00      	nop
 8004f7c:	e004      	b.n	8004f88 <DMA_CheckFifoParam+0xe8>
      break;
 8004f7e:	bf00      	nop
 8004f80:	e002      	b.n	8004f88 <DMA_CheckFifoParam+0xe8>
      break;   
 8004f82:	bf00      	nop
 8004f84:	e000      	b.n	8004f88 <DMA_CheckFifoParam+0xe8>
      break;
 8004f86:	bf00      	nop
    }
  } 
  
  return status; 
 8004f88:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f8a:	4618      	mov	r0, r3
 8004f8c:	3714      	adds	r7, #20
 8004f8e:	46bd      	mov	sp, r7
 8004f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f94:	4770      	bx	lr
 8004f96:	bf00      	nop

08004f98 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8004f98:	b580      	push	{r7, lr}
 8004f9a:	b086      	sub	sp, #24
 8004f9c:	af00      	add	r7, sp, #0
 8004f9e:	60f8      	str	r0, [r7, #12]
 8004fa0:	60b9      	str	r1, [r7, #8]
 8004fa2:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8004fa6:	2301      	movs	r3, #1
 8004fa8:	75fb      	strb	r3, [r7, #23]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8004faa:	4b23      	ldr	r3, [pc, #140]	; (8005038 <HAL_FLASH_Program+0xa0>)
 8004fac:	7e1b      	ldrb	r3, [r3, #24]
 8004fae:	2b01      	cmp	r3, #1
 8004fb0:	d101      	bne.n	8004fb6 <HAL_FLASH_Program+0x1e>
 8004fb2:	2302      	movs	r3, #2
 8004fb4:	e03b      	b.n	800502e <HAL_FLASH_Program+0x96>
 8004fb6:	4b20      	ldr	r3, [pc, #128]	; (8005038 <HAL_FLASH_Program+0xa0>)
 8004fb8:	2201      	movs	r2, #1
 8004fba:	761a      	strb	r2, [r3, #24]
  
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004fbc:	f24c 3050 	movw	r0, #50000	; 0xc350
 8004fc0:	f000 f870 	bl	80050a4 <FLASH_WaitForLastOperation>
 8004fc4:	4603      	mov	r3, r0
 8004fc6:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 8004fc8:	7dfb      	ldrb	r3, [r7, #23]
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d12b      	bne.n	8005026 <HAL_FLASH_Program+0x8e>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d105      	bne.n	8004fe0 <HAL_FLASH_Program+0x48>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 8004fd4:	783b      	ldrb	r3, [r7, #0]
 8004fd6:	4619      	mov	r1, r3
 8004fd8:	68b8      	ldr	r0, [r7, #8]
 8004fda:	f000 f91b 	bl	8005214 <FLASH_Program_Byte>
 8004fde:	e016      	b.n	800500e <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	2b01      	cmp	r3, #1
 8004fe4:	d105      	bne.n	8004ff2 <HAL_FLASH_Program+0x5a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8004fe6:	883b      	ldrh	r3, [r7, #0]
 8004fe8:	4619      	mov	r1, r3
 8004fea:	68b8      	ldr	r0, [r7, #8]
 8004fec:	f000 f8ee 	bl	80051cc <FLASH_Program_HalfWord>
 8004ff0:	e00d      	b.n	800500e <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	2b02      	cmp	r3, #2
 8004ff6:	d105      	bne.n	8005004 <HAL_FLASH_Program+0x6c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 8004ff8:	683b      	ldr	r3, [r7, #0]
 8004ffa:	4619      	mov	r1, r3
 8004ffc:	68b8      	ldr	r0, [r7, #8]
 8004ffe:	f000 f8c3 	bl	8005188 <FLASH_Program_Word>
 8005002:	e004      	b.n	800500e <HAL_FLASH_Program+0x76>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 8005004:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005008:	68b8      	ldr	r0, [r7, #8]
 800500a:	f000 f88b 	bl	8005124 <FLASH_Program_DoubleWord>
    }
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800500e:	f24c 3050 	movw	r0, #50000	; 0xc350
 8005012:	f000 f847 	bl	80050a4 <FLASH_WaitForLastOperation>
 8005016:	4603      	mov	r3, r0
 8005018:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);  
 800501a:	4b08      	ldr	r3, [pc, #32]	; (800503c <HAL_FLASH_Program+0xa4>)
 800501c:	691b      	ldr	r3, [r3, #16]
 800501e:	4a07      	ldr	r2, [pc, #28]	; (800503c <HAL_FLASH_Program+0xa4>)
 8005020:	f023 0301 	bic.w	r3, r3, #1
 8005024:	6113      	str	r3, [r2, #16]
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8005026:	4b04      	ldr	r3, [pc, #16]	; (8005038 <HAL_FLASH_Program+0xa0>)
 8005028:	2200      	movs	r2, #0
 800502a:	761a      	strb	r2, [r3, #24]
  
  return status;
 800502c:	7dfb      	ldrb	r3, [r7, #23]
}
 800502e:	4618      	mov	r0, r3
 8005030:	3718      	adds	r7, #24
 8005032:	46bd      	mov	sp, r7
 8005034:	bd80      	pop	{r7, pc}
 8005036:	bf00      	nop
 8005038:	20002264 	.word	0x20002264
 800503c:	40023c00 	.word	0x40023c00

08005040 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8005040:	b480      	push	{r7}
 8005042:	b083      	sub	sp, #12
 8005044:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8005046:	2300      	movs	r3, #0
 8005048:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800504a:	4b0b      	ldr	r3, [pc, #44]	; (8005078 <HAL_FLASH_Unlock+0x38>)
 800504c:	691b      	ldr	r3, [r3, #16]
 800504e:	2b00      	cmp	r3, #0
 8005050:	da0b      	bge.n	800506a <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8005052:	4b09      	ldr	r3, [pc, #36]	; (8005078 <HAL_FLASH_Unlock+0x38>)
 8005054:	4a09      	ldr	r2, [pc, #36]	; (800507c <HAL_FLASH_Unlock+0x3c>)
 8005056:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8005058:	4b07      	ldr	r3, [pc, #28]	; (8005078 <HAL_FLASH_Unlock+0x38>)
 800505a:	4a09      	ldr	r2, [pc, #36]	; (8005080 <HAL_FLASH_Unlock+0x40>)
 800505c:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800505e:	4b06      	ldr	r3, [pc, #24]	; (8005078 <HAL_FLASH_Unlock+0x38>)
 8005060:	691b      	ldr	r3, [r3, #16]
 8005062:	2b00      	cmp	r3, #0
 8005064:	da01      	bge.n	800506a <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8005066:	2301      	movs	r3, #1
 8005068:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 800506a:	79fb      	ldrb	r3, [r7, #7]
}
 800506c:	4618      	mov	r0, r3
 800506e:	370c      	adds	r7, #12
 8005070:	46bd      	mov	sp, r7
 8005072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005076:	4770      	bx	lr
 8005078:	40023c00 	.word	0x40023c00
 800507c:	45670123 	.word	0x45670123
 8005080:	cdef89ab 	.word	0xcdef89ab

08005084 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8005084:	b480      	push	{r7}
 8005086:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8005088:	4b05      	ldr	r3, [pc, #20]	; (80050a0 <HAL_FLASH_Lock+0x1c>)
 800508a:	691b      	ldr	r3, [r3, #16]
 800508c:	4a04      	ldr	r2, [pc, #16]	; (80050a0 <HAL_FLASH_Lock+0x1c>)
 800508e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005092:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 8005094:	2300      	movs	r3, #0
}
 8005096:	4618      	mov	r0, r3
 8005098:	46bd      	mov	sp, r7
 800509a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800509e:	4770      	bx	lr
 80050a0:	40023c00 	.word	0x40023c00

080050a4 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 80050a4:	b580      	push	{r7, lr}
 80050a6:	b084      	sub	sp, #16
 80050a8:	af00      	add	r7, sp, #0
 80050aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80050ac:	2300      	movs	r3, #0
 80050ae:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80050b0:	4b1a      	ldr	r3, [pc, #104]	; (800511c <FLASH_WaitForLastOperation+0x78>)
 80050b2:	2200      	movs	r2, #0
 80050b4:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 80050b6:	f7fe fd41 	bl	8003b3c <HAL_GetTick>
 80050ba:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 80050bc:	e010      	b.n	80050e0 <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050c4:	d00c      	beq.n	80050e0 <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d007      	beq.n	80050dc <FLASH_WaitForLastOperation+0x38>
 80050cc:	f7fe fd36 	bl	8003b3c <HAL_GetTick>
 80050d0:	4602      	mov	r2, r0
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	1ad3      	subs	r3, r2, r3
 80050d6:	687a      	ldr	r2, [r7, #4]
 80050d8:	429a      	cmp	r2, r3
 80050da:	d201      	bcs.n	80050e0 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 80050dc:	2303      	movs	r3, #3
 80050de:	e019      	b.n	8005114 <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 80050e0:	4b0f      	ldr	r3, [pc, #60]	; (8005120 <FLASH_WaitForLastOperation+0x7c>)
 80050e2:	68db      	ldr	r3, [r3, #12]
 80050e4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d1e8      	bne.n	80050be <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 80050ec:	4b0c      	ldr	r3, [pc, #48]	; (8005120 <FLASH_WaitForLastOperation+0x7c>)
 80050ee:	68db      	ldr	r3, [r3, #12]
 80050f0:	f003 0301 	and.w	r3, r3, #1
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d002      	beq.n	80050fe <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80050f8:	4b09      	ldr	r3, [pc, #36]	; (8005120 <FLASH_WaitForLastOperation+0x7c>)
 80050fa:	2201      	movs	r2, #1
 80050fc:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 80050fe:	4b08      	ldr	r3, [pc, #32]	; (8005120 <FLASH_WaitForLastOperation+0x7c>)
 8005100:	68db      	ldr	r3, [r3, #12]
 8005102:	f403 73f9 	and.w	r3, r3, #498	; 0x1f2
 8005106:	2b00      	cmp	r3, #0
 8005108:	d003      	beq.n	8005112 <FLASH_WaitForLastOperation+0x6e>
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 800510a:	f000 f8a5 	bl	8005258 <FLASH_SetErrorCode>
    return HAL_ERROR;
 800510e:	2301      	movs	r3, #1
 8005110:	e000      	b.n	8005114 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 8005112:	2300      	movs	r3, #0
  
}  
 8005114:	4618      	mov	r0, r3
 8005116:	3710      	adds	r7, #16
 8005118:	46bd      	mov	sp, r7
 800511a:	bd80      	pop	{r7, pc}
 800511c:	20002264 	.word	0x20002264
 8005120:	40023c00 	.word	0x40023c00

08005124 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8005124:	b480      	push	{r7}
 8005126:	b085      	sub	sp, #20
 8005128:	af00      	add	r7, sp, #0
 800512a:	60f8      	str	r0, [r7, #12]
 800512c:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8005130:	4b14      	ldr	r3, [pc, #80]	; (8005184 <FLASH_Program_DoubleWord+0x60>)
 8005132:	691b      	ldr	r3, [r3, #16]
 8005134:	4a13      	ldr	r2, [pc, #76]	; (8005184 <FLASH_Program_DoubleWord+0x60>)
 8005136:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800513a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 800513c:	4b11      	ldr	r3, [pc, #68]	; (8005184 <FLASH_Program_DoubleWord+0x60>)
 800513e:	691b      	ldr	r3, [r3, #16]
 8005140:	4a10      	ldr	r2, [pc, #64]	; (8005184 <FLASH_Program_DoubleWord+0x60>)
 8005142:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8005146:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8005148:	4b0e      	ldr	r3, [pc, #56]	; (8005184 <FLASH_Program_DoubleWord+0x60>)
 800514a:	691b      	ldr	r3, [r3, #16]
 800514c:	4a0d      	ldr	r2, [pc, #52]	; (8005184 <FLASH_Program_DoubleWord+0x60>)
 800514e:	f043 0301 	orr.w	r3, r3, #1
 8005152:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	683a      	ldr	r2, [r7, #0]
 8005158:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 800515a:	f3bf 8f6f 	isb	sy
}
 800515e:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 8005160:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005164:	f04f 0200 	mov.w	r2, #0
 8005168:	f04f 0300 	mov.w	r3, #0
 800516c:	000a      	movs	r2, r1
 800516e:	2300      	movs	r3, #0
 8005170:	68f9      	ldr	r1, [r7, #12]
 8005172:	3104      	adds	r1, #4
 8005174:	4613      	mov	r3, r2
 8005176:	600b      	str	r3, [r1, #0]
}
 8005178:	bf00      	nop
 800517a:	3714      	adds	r7, #20
 800517c:	46bd      	mov	sp, r7
 800517e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005182:	4770      	bx	lr
 8005184:	40023c00 	.word	0x40023c00

08005188 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8005188:	b480      	push	{r7}
 800518a:	b083      	sub	sp, #12
 800518c:	af00      	add	r7, sp, #0
 800518e:	6078      	str	r0, [r7, #4]
 8005190:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8005192:	4b0d      	ldr	r3, [pc, #52]	; (80051c8 <FLASH_Program_Word+0x40>)
 8005194:	691b      	ldr	r3, [r3, #16]
 8005196:	4a0c      	ldr	r2, [pc, #48]	; (80051c8 <FLASH_Program_Word+0x40>)
 8005198:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800519c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 800519e:	4b0a      	ldr	r3, [pc, #40]	; (80051c8 <FLASH_Program_Word+0x40>)
 80051a0:	691b      	ldr	r3, [r3, #16]
 80051a2:	4a09      	ldr	r2, [pc, #36]	; (80051c8 <FLASH_Program_Word+0x40>)
 80051a4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80051a8:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80051aa:	4b07      	ldr	r3, [pc, #28]	; (80051c8 <FLASH_Program_Word+0x40>)
 80051ac:	691b      	ldr	r3, [r3, #16]
 80051ae:	4a06      	ldr	r2, [pc, #24]	; (80051c8 <FLASH_Program_Word+0x40>)
 80051b0:	f043 0301 	orr.w	r3, r3, #1
 80051b4:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	683a      	ldr	r2, [r7, #0]
 80051ba:	601a      	str	r2, [r3, #0]
}
 80051bc:	bf00      	nop
 80051be:	370c      	adds	r7, #12
 80051c0:	46bd      	mov	sp, r7
 80051c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051c6:	4770      	bx	lr
 80051c8:	40023c00 	.word	0x40023c00

080051cc <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 80051cc:	b480      	push	{r7}
 80051ce:	b083      	sub	sp, #12
 80051d0:	af00      	add	r7, sp, #0
 80051d2:	6078      	str	r0, [r7, #4]
 80051d4:	460b      	mov	r3, r1
 80051d6:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80051d8:	4b0d      	ldr	r3, [pc, #52]	; (8005210 <FLASH_Program_HalfWord+0x44>)
 80051da:	691b      	ldr	r3, [r3, #16]
 80051dc:	4a0c      	ldr	r2, [pc, #48]	; (8005210 <FLASH_Program_HalfWord+0x44>)
 80051de:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80051e2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 80051e4:	4b0a      	ldr	r3, [pc, #40]	; (8005210 <FLASH_Program_HalfWord+0x44>)
 80051e6:	691b      	ldr	r3, [r3, #16]
 80051e8:	4a09      	ldr	r2, [pc, #36]	; (8005210 <FLASH_Program_HalfWord+0x44>)
 80051ea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80051ee:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80051f0:	4b07      	ldr	r3, [pc, #28]	; (8005210 <FLASH_Program_HalfWord+0x44>)
 80051f2:	691b      	ldr	r3, [r3, #16]
 80051f4:	4a06      	ldr	r2, [pc, #24]	; (8005210 <FLASH_Program_HalfWord+0x44>)
 80051f6:	f043 0301 	orr.w	r3, r3, #1
 80051fa:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	887a      	ldrh	r2, [r7, #2]
 8005200:	801a      	strh	r2, [r3, #0]
}
 8005202:	bf00      	nop
 8005204:	370c      	adds	r7, #12
 8005206:	46bd      	mov	sp, r7
 8005208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800520c:	4770      	bx	lr
 800520e:	bf00      	nop
 8005210:	40023c00 	.word	0x40023c00

08005214 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 8005214:	b480      	push	{r7}
 8005216:	b083      	sub	sp, #12
 8005218:	af00      	add	r7, sp, #0
 800521a:	6078      	str	r0, [r7, #4]
 800521c:	460b      	mov	r3, r1
 800521e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8005220:	4b0c      	ldr	r3, [pc, #48]	; (8005254 <FLASH_Program_Byte+0x40>)
 8005222:	691b      	ldr	r3, [r3, #16]
 8005224:	4a0b      	ldr	r2, [pc, #44]	; (8005254 <FLASH_Program_Byte+0x40>)
 8005226:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800522a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 800522c:	4b09      	ldr	r3, [pc, #36]	; (8005254 <FLASH_Program_Byte+0x40>)
 800522e:	4a09      	ldr	r2, [pc, #36]	; (8005254 <FLASH_Program_Byte+0x40>)
 8005230:	691b      	ldr	r3, [r3, #16]
 8005232:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8005234:	4b07      	ldr	r3, [pc, #28]	; (8005254 <FLASH_Program_Byte+0x40>)
 8005236:	691b      	ldr	r3, [r3, #16]
 8005238:	4a06      	ldr	r2, [pc, #24]	; (8005254 <FLASH_Program_Byte+0x40>)
 800523a:	f043 0301 	orr.w	r3, r3, #1
 800523e:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	78fa      	ldrb	r2, [r7, #3]
 8005244:	701a      	strb	r2, [r3, #0]
}
 8005246:	bf00      	nop
 8005248:	370c      	adds	r7, #12
 800524a:	46bd      	mov	sp, r7
 800524c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005250:	4770      	bx	lr
 8005252:	bf00      	nop
 8005254:	40023c00 	.word	0x40023c00

08005258 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 8005258:	b480      	push	{r7}
 800525a:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 800525c:	4b2f      	ldr	r3, [pc, #188]	; (800531c <FLASH_SetErrorCode+0xc4>)
 800525e:	68db      	ldr	r3, [r3, #12]
 8005260:	f003 0310 	and.w	r3, r3, #16
 8005264:	2b00      	cmp	r3, #0
 8005266:	d008      	beq.n	800527a <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8005268:	4b2d      	ldr	r3, [pc, #180]	; (8005320 <FLASH_SetErrorCode+0xc8>)
 800526a:	69db      	ldr	r3, [r3, #28]
 800526c:	f043 0310 	orr.w	r3, r3, #16
 8005270:	4a2b      	ldr	r2, [pc, #172]	; (8005320 <FLASH_SetErrorCode+0xc8>)
 8005272:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8005274:	4b29      	ldr	r3, [pc, #164]	; (800531c <FLASH_SetErrorCode+0xc4>)
 8005276:	2210      	movs	r2, #16
 8005278:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 800527a:	4b28      	ldr	r3, [pc, #160]	; (800531c <FLASH_SetErrorCode+0xc4>)
 800527c:	68db      	ldr	r3, [r3, #12]
 800527e:	f003 0320 	and.w	r3, r3, #32
 8005282:	2b00      	cmp	r3, #0
 8005284:	d008      	beq.n	8005298 <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8005286:	4b26      	ldr	r3, [pc, #152]	; (8005320 <FLASH_SetErrorCode+0xc8>)
 8005288:	69db      	ldr	r3, [r3, #28]
 800528a:	f043 0308 	orr.w	r3, r3, #8
 800528e:	4a24      	ldr	r2, [pc, #144]	; (8005320 <FLASH_SetErrorCode+0xc8>)
 8005290:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8005292:	4b22      	ldr	r3, [pc, #136]	; (800531c <FLASH_SetErrorCode+0xc4>)
 8005294:	2220      	movs	r2, #32
 8005296:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8005298:	4b20      	ldr	r3, [pc, #128]	; (800531c <FLASH_SetErrorCode+0xc4>)
 800529a:	68db      	ldr	r3, [r3, #12]
 800529c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d008      	beq.n	80052b6 <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 80052a4:	4b1e      	ldr	r3, [pc, #120]	; (8005320 <FLASH_SetErrorCode+0xc8>)
 80052a6:	69db      	ldr	r3, [r3, #28]
 80052a8:	f043 0304 	orr.w	r3, r3, #4
 80052ac:	4a1c      	ldr	r2, [pc, #112]	; (8005320 <FLASH_SetErrorCode+0xc8>)
 80052ae:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 80052b0:	4b1a      	ldr	r3, [pc, #104]	; (800531c <FLASH_SetErrorCode+0xc4>)
 80052b2:	2240      	movs	r2, #64	; 0x40
 80052b4:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 80052b6:	4b19      	ldr	r3, [pc, #100]	; (800531c <FLASH_SetErrorCode+0xc4>)
 80052b8:	68db      	ldr	r3, [r3, #12]
 80052ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d008      	beq.n	80052d4 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 80052c2:	4b17      	ldr	r3, [pc, #92]	; (8005320 <FLASH_SetErrorCode+0xc8>)
 80052c4:	69db      	ldr	r3, [r3, #28]
 80052c6:	f043 0302 	orr.w	r3, r3, #2
 80052ca:	4a15      	ldr	r2, [pc, #84]	; (8005320 <FLASH_SetErrorCode+0xc8>)
 80052cc:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 80052ce:	4b13      	ldr	r3, [pc, #76]	; (800531c <FLASH_SetErrorCode+0xc4>)
 80052d0:	2280      	movs	r2, #128	; 0x80
 80052d2:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR) 
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR) != RESET)
 80052d4:	4b11      	ldr	r3, [pc, #68]	; (800531c <FLASH_SetErrorCode+0xc4>)
 80052d6:	68db      	ldr	r3, [r3, #12]
 80052d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d009      	beq.n	80052f4 <FLASH_SetErrorCode+0x9c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
 80052e0:	4b0f      	ldr	r3, [pc, #60]	; (8005320 <FLASH_SetErrorCode+0xc8>)
 80052e2:	69db      	ldr	r3, [r3, #28]
 80052e4:	f043 0301 	orr.w	r3, r3, #1
 80052e8:	4a0d      	ldr	r2, [pc, #52]	; (8005320 <FLASH_SetErrorCode+0xc8>)
 80052ea:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
 80052ec:	4b0b      	ldr	r3, [pc, #44]	; (800531c <FLASH_SetErrorCode+0xc4>)
 80052ee:	f44f 7280 	mov.w	r2, #256	; 0x100
 80052f2:	60da      	str	r2, [r3, #12]
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 80052f4:	4b09      	ldr	r3, [pc, #36]	; (800531c <FLASH_SetErrorCode+0xc4>)
 80052f6:	68db      	ldr	r3, [r3, #12]
 80052f8:	f003 0302 	and.w	r3, r3, #2
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d008      	beq.n	8005312 <FLASH_SetErrorCode+0xba>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8005300:	4b07      	ldr	r3, [pc, #28]	; (8005320 <FLASH_SetErrorCode+0xc8>)
 8005302:	69db      	ldr	r3, [r3, #28]
 8005304:	f043 0320 	orr.w	r3, r3, #32
 8005308:	4a05      	ldr	r2, [pc, #20]	; (8005320 <FLASH_SetErrorCode+0xc8>)
 800530a:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 800530c:	4b03      	ldr	r3, [pc, #12]	; (800531c <FLASH_SetErrorCode+0xc4>)
 800530e:	2202      	movs	r2, #2
 8005310:	60da      	str	r2, [r3, #12]
  }
}
 8005312:	bf00      	nop
 8005314:	46bd      	mov	sp, r7
 8005316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800531a:	4770      	bx	lr
 800531c:	40023c00 	.word	0x40023c00
 8005320:	20002264 	.word	0x20002264

08005324 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8005324:	b580      	push	{r7, lr}
 8005326:	b084      	sub	sp, #16
 8005328:	af00      	add	r7, sp, #0
 800532a:	6078      	str	r0, [r7, #4]
 800532c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 800532e:	2301      	movs	r3, #1
 8005330:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0U;
 8005332:	2300      	movs	r3, #0
 8005334:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8005336:	4b31      	ldr	r3, [pc, #196]	; (80053fc <HAL_FLASHEx_Erase+0xd8>)
 8005338:	7e1b      	ldrb	r3, [r3, #24]
 800533a:	2b01      	cmp	r3, #1
 800533c:	d101      	bne.n	8005342 <HAL_FLASHEx_Erase+0x1e>
 800533e:	2302      	movs	r3, #2
 8005340:	e058      	b.n	80053f4 <HAL_FLASHEx_Erase+0xd0>
 8005342:	4b2e      	ldr	r3, [pc, #184]	; (80053fc <HAL_FLASHEx_Erase+0xd8>)
 8005344:	2201      	movs	r2, #1
 8005346:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005348:	f24c 3050 	movw	r0, #50000	; 0xc350
 800534c:	f7ff feaa 	bl	80050a4 <FLASH_WaitForLastOperation>
 8005350:	4603      	mov	r3, r0
 8005352:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8005354:	7bfb      	ldrb	r3, [r7, #15]
 8005356:	2b00      	cmp	r3, #0
 8005358:	d148      	bne.n	80053ec <HAL_FLASHEx_Erase+0xc8>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 800535a:	683b      	ldr	r3, [r7, #0]
 800535c:	f04f 32ff 	mov.w	r2, #4294967295
 8005360:	601a      	str	r2, [r3, #0]

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	2b01      	cmp	r3, #1
 8005368:	d115      	bne.n	8005396 <HAL_FLASHEx_Erase+0x72>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	691b      	ldr	r3, [r3, #16]
 800536e:	b2da      	uxtb	r2, r3
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	685b      	ldr	r3, [r3, #4]
 8005374:	4619      	mov	r1, r3
 8005376:	4610      	mov	r0, r2
 8005378:	f000 f844 	bl	8005404 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800537c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8005380:	f7ff fe90 	bl	80050a4 <FLASH_WaitForLastOperation>
 8005384:	4603      	mov	r3, r0
 8005386:	73fb      	strb	r3, [r7, #15]

      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 8005388:	4b1d      	ldr	r3, [pc, #116]	; (8005400 <HAL_FLASHEx_Erase+0xdc>)
 800538a:	691b      	ldr	r3, [r3, #16]
 800538c:	4a1c      	ldr	r2, [pc, #112]	; (8005400 <HAL_FLASHEx_Erase+0xdc>)
 800538e:	f023 0304 	bic.w	r3, r3, #4
 8005392:	6113      	str	r3, [r2, #16]
 8005394:	e028      	b.n	80053e8 <HAL_FLASHEx_Erase+0xc4>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	689b      	ldr	r3, [r3, #8]
 800539a:	60bb      	str	r3, [r7, #8]
 800539c:	e01c      	b.n	80053d8 <HAL_FLASHEx_Erase+0xb4>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	691b      	ldr	r3, [r3, #16]
 80053a2:	b2db      	uxtb	r3, r3
 80053a4:	4619      	mov	r1, r3
 80053a6:	68b8      	ldr	r0, [r7, #8]
 80053a8:	f000 f850 	bl	800544c <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80053ac:	f24c 3050 	movw	r0, #50000	; 0xc350
 80053b0:	f7ff fe78 	bl	80050a4 <FLASH_WaitForLastOperation>
 80053b4:	4603      	mov	r3, r0
 80053b6:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 80053b8:	4b11      	ldr	r3, [pc, #68]	; (8005400 <HAL_FLASHEx_Erase+0xdc>)
 80053ba:	691b      	ldr	r3, [r3, #16]
 80053bc:	4a10      	ldr	r2, [pc, #64]	; (8005400 <HAL_FLASHEx_Erase+0xdc>)
 80053be:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 80053c2:	6113      	str	r3, [r2, #16]

        if (status != HAL_OK)
 80053c4:	7bfb      	ldrb	r3, [r7, #15]
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d003      	beq.n	80053d2 <HAL_FLASHEx_Erase+0xae>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 80053ca:	683b      	ldr	r3, [r7, #0]
 80053cc:	68ba      	ldr	r2, [r7, #8]
 80053ce:	601a      	str	r2, [r3, #0]
          break;
 80053d0:	e00a      	b.n	80053e8 <HAL_FLASHEx_Erase+0xc4>
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 80053d2:	68bb      	ldr	r3, [r7, #8]
 80053d4:	3301      	adds	r3, #1
 80053d6:	60bb      	str	r3, [r7, #8]
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	68da      	ldr	r2, [r3, #12]
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	689b      	ldr	r3, [r3, #8]
 80053e0:	4413      	add	r3, r2
 80053e2:	68ba      	ldr	r2, [r7, #8]
 80053e4:	429a      	cmp	r2, r3
 80053e6:	d3da      	bcc.n	800539e <HAL_FLASHEx_Erase+0x7a>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 80053e8:	f000 f878 	bl	80054dc <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80053ec:	4b03      	ldr	r3, [pc, #12]	; (80053fc <HAL_FLASHEx_Erase+0xd8>)
 80053ee:	2200      	movs	r2, #0
 80053f0:	761a      	strb	r2, [r3, #24]

  return status;
 80053f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80053f4:	4618      	mov	r0, r3
 80053f6:	3710      	adds	r7, #16
 80053f8:	46bd      	mov	sp, r7
 80053fa:	bd80      	pop	{r7, pc}
 80053fc:	20002264 	.word	0x20002264
 8005400:	40023c00 	.word	0x40023c00

08005404 <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 8005404:	b480      	push	{r7}
 8005406:	b083      	sub	sp, #12
 8005408:	af00      	add	r7, sp, #0
 800540a:	4603      	mov	r3, r0
 800540c:	6039      	str	r1, [r7, #0]
 800540e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));

  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8005410:	4b0d      	ldr	r3, [pc, #52]	; (8005448 <FLASH_MassErase+0x44>)
 8005412:	691b      	ldr	r3, [r3, #16]
 8005414:	4a0c      	ldr	r2, [pc, #48]	; (8005448 <FLASH_MassErase+0x44>)
 8005416:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800541a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 800541c:	4b0a      	ldr	r3, [pc, #40]	; (8005448 <FLASH_MassErase+0x44>)
 800541e:	691b      	ldr	r3, [r3, #16]
 8005420:	4a09      	ldr	r2, [pc, #36]	; (8005448 <FLASH_MassErase+0x44>)
 8005422:	f043 0304 	orr.w	r3, r3, #4
 8005426:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange << 8U);
 8005428:	4b07      	ldr	r3, [pc, #28]	; (8005448 <FLASH_MassErase+0x44>)
 800542a:	691a      	ldr	r2, [r3, #16]
 800542c:	79fb      	ldrb	r3, [r7, #7]
 800542e:	021b      	lsls	r3, r3, #8
 8005430:	4313      	orrs	r3, r2
 8005432:	4a05      	ldr	r2, [pc, #20]	; (8005448 <FLASH_MassErase+0x44>)
 8005434:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005438:	6113      	str	r3, [r2, #16]
}
 800543a:	bf00      	nop
 800543c:	370c      	adds	r7, #12
 800543e:	46bd      	mov	sp, r7
 8005440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005444:	4770      	bx	lr
 8005446:	bf00      	nop
 8005448:	40023c00 	.word	0x40023c00

0800544c <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 800544c:	b480      	push	{r7}
 800544e:	b085      	sub	sp, #20
 8005450:	af00      	add	r7, sp, #0
 8005452:	6078      	str	r0, [r7, #4]
 8005454:	460b      	mov	r3, r1
 8005456:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 8005458:	2300      	movs	r3, #0
 800545a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 800545c:	78fb      	ldrb	r3, [r7, #3]
 800545e:	2b00      	cmp	r3, #0
 8005460:	d102      	bne.n	8005468 <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 8005462:	2300      	movs	r3, #0
 8005464:	60fb      	str	r3, [r7, #12]
 8005466:	e010      	b.n	800548a <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8005468:	78fb      	ldrb	r3, [r7, #3]
 800546a:	2b01      	cmp	r3, #1
 800546c:	d103      	bne.n	8005476 <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 800546e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005472:	60fb      	str	r3, [r7, #12]
 8005474:	e009      	b.n	800548a <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8005476:	78fb      	ldrb	r3, [r7, #3]
 8005478:	2b02      	cmp	r3, #2
 800547a:	d103      	bne.n	8005484 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 800547c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005480:	60fb      	str	r3, [r7, #12]
 8005482:	e002      	b.n	800548a <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8005484:	f44f 7340 	mov.w	r3, #768	; 0x300
 8005488:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800548a:	4b13      	ldr	r3, [pc, #76]	; (80054d8 <FLASH_Erase_Sector+0x8c>)
 800548c:	691b      	ldr	r3, [r3, #16]
 800548e:	4a12      	ldr	r2, [pc, #72]	; (80054d8 <FLASH_Erase_Sector+0x8c>)
 8005490:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005494:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 8005496:	4b10      	ldr	r3, [pc, #64]	; (80054d8 <FLASH_Erase_Sector+0x8c>)
 8005498:	691a      	ldr	r2, [r3, #16]
 800549a:	490f      	ldr	r1, [pc, #60]	; (80054d8 <FLASH_Erase_Sector+0x8c>)
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	4313      	orrs	r3, r2
 80054a0:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 80054a2:	4b0d      	ldr	r3, [pc, #52]	; (80054d8 <FLASH_Erase_Sector+0x8c>)
 80054a4:	691b      	ldr	r3, [r3, #16]
 80054a6:	4a0c      	ldr	r2, [pc, #48]	; (80054d8 <FLASH_Erase_Sector+0x8c>)
 80054a8:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80054ac:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 80054ae:	4b0a      	ldr	r3, [pc, #40]	; (80054d8 <FLASH_Erase_Sector+0x8c>)
 80054b0:	691a      	ldr	r2, [r3, #16]
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	00db      	lsls	r3, r3, #3
 80054b6:	4313      	orrs	r3, r2
 80054b8:	4a07      	ldr	r2, [pc, #28]	; (80054d8 <FLASH_Erase_Sector+0x8c>)
 80054ba:	f043 0302 	orr.w	r3, r3, #2
 80054be:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 80054c0:	4b05      	ldr	r3, [pc, #20]	; (80054d8 <FLASH_Erase_Sector+0x8c>)
 80054c2:	691b      	ldr	r3, [r3, #16]
 80054c4:	4a04      	ldr	r2, [pc, #16]	; (80054d8 <FLASH_Erase_Sector+0x8c>)
 80054c6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80054ca:	6113      	str	r3, [r2, #16]
}
 80054cc:	bf00      	nop
 80054ce:	3714      	adds	r7, #20
 80054d0:	46bd      	mov	sp, r7
 80054d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054d6:	4770      	bx	lr
 80054d8:	40023c00 	.word	0x40023c00

080054dc <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 80054dc:	b480      	push	{r7}
 80054de:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 80054e0:	4b20      	ldr	r3, [pc, #128]	; (8005564 <FLASH_FlushCaches+0x88>)
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d017      	beq.n	800551c <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 80054ec:	4b1d      	ldr	r3, [pc, #116]	; (8005564 <FLASH_FlushCaches+0x88>)
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	4a1c      	ldr	r2, [pc, #112]	; (8005564 <FLASH_FlushCaches+0x88>)
 80054f2:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80054f6:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 80054f8:	4b1a      	ldr	r3, [pc, #104]	; (8005564 <FLASH_FlushCaches+0x88>)
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	4a19      	ldr	r2, [pc, #100]	; (8005564 <FLASH_FlushCaches+0x88>)
 80054fe:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005502:	6013      	str	r3, [r2, #0]
 8005504:	4b17      	ldr	r3, [pc, #92]	; (8005564 <FLASH_FlushCaches+0x88>)
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	4a16      	ldr	r2, [pc, #88]	; (8005564 <FLASH_FlushCaches+0x88>)
 800550a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800550e:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8005510:	4b14      	ldr	r3, [pc, #80]	; (8005564 <FLASH_FlushCaches+0x88>)
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	4a13      	ldr	r2, [pc, #76]	; (8005564 <FLASH_FlushCaches+0x88>)
 8005516:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800551a:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 800551c:	4b11      	ldr	r3, [pc, #68]	; (8005564 <FLASH_FlushCaches+0x88>)
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005524:	2b00      	cmp	r3, #0
 8005526:	d017      	beq.n	8005558 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8005528:	4b0e      	ldr	r3, [pc, #56]	; (8005564 <FLASH_FlushCaches+0x88>)
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	4a0d      	ldr	r2, [pc, #52]	; (8005564 <FLASH_FlushCaches+0x88>)
 800552e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005532:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8005534:	4b0b      	ldr	r3, [pc, #44]	; (8005564 <FLASH_FlushCaches+0x88>)
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	4a0a      	ldr	r2, [pc, #40]	; (8005564 <FLASH_FlushCaches+0x88>)
 800553a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800553e:	6013      	str	r3, [r2, #0]
 8005540:	4b08      	ldr	r3, [pc, #32]	; (8005564 <FLASH_FlushCaches+0x88>)
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	4a07      	ldr	r2, [pc, #28]	; (8005564 <FLASH_FlushCaches+0x88>)
 8005546:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800554a:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 800554c:	4b05      	ldr	r3, [pc, #20]	; (8005564 <FLASH_FlushCaches+0x88>)
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	4a04      	ldr	r2, [pc, #16]	; (8005564 <FLASH_FlushCaches+0x88>)
 8005552:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005556:	6013      	str	r3, [r2, #0]
  }
}
 8005558:	bf00      	nop
 800555a:	46bd      	mov	sp, r7
 800555c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005560:	4770      	bx	lr
 8005562:	bf00      	nop
 8005564:	40023c00 	.word	0x40023c00

08005568 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005568:	b480      	push	{r7}
 800556a:	b089      	sub	sp, #36	; 0x24
 800556c:	af00      	add	r7, sp, #0
 800556e:	6078      	str	r0, [r7, #4]
 8005570:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005572:	2300      	movs	r3, #0
 8005574:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8005576:	2300      	movs	r3, #0
 8005578:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800557a:	2300      	movs	r3, #0
 800557c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800557e:	2300      	movs	r3, #0
 8005580:	61fb      	str	r3, [r7, #28]
 8005582:	e159      	b.n	8005838 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005584:	2201      	movs	r2, #1
 8005586:	69fb      	ldr	r3, [r7, #28]
 8005588:	fa02 f303 	lsl.w	r3, r2, r3
 800558c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800558e:	683b      	ldr	r3, [r7, #0]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	697a      	ldr	r2, [r7, #20]
 8005594:	4013      	ands	r3, r2
 8005596:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005598:	693a      	ldr	r2, [r7, #16]
 800559a:	697b      	ldr	r3, [r7, #20]
 800559c:	429a      	cmp	r2, r3
 800559e:	f040 8148 	bne.w	8005832 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80055a2:	683b      	ldr	r3, [r7, #0]
 80055a4:	685b      	ldr	r3, [r3, #4]
 80055a6:	f003 0303 	and.w	r3, r3, #3
 80055aa:	2b01      	cmp	r3, #1
 80055ac:	d005      	beq.n	80055ba <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80055ae:	683b      	ldr	r3, [r7, #0]
 80055b0:	685b      	ldr	r3, [r3, #4]
 80055b2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80055b6:	2b02      	cmp	r3, #2
 80055b8:	d130      	bne.n	800561c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	689b      	ldr	r3, [r3, #8]
 80055be:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80055c0:	69fb      	ldr	r3, [r7, #28]
 80055c2:	005b      	lsls	r3, r3, #1
 80055c4:	2203      	movs	r2, #3
 80055c6:	fa02 f303 	lsl.w	r3, r2, r3
 80055ca:	43db      	mvns	r3, r3
 80055cc:	69ba      	ldr	r2, [r7, #24]
 80055ce:	4013      	ands	r3, r2
 80055d0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80055d2:	683b      	ldr	r3, [r7, #0]
 80055d4:	68da      	ldr	r2, [r3, #12]
 80055d6:	69fb      	ldr	r3, [r7, #28]
 80055d8:	005b      	lsls	r3, r3, #1
 80055da:	fa02 f303 	lsl.w	r3, r2, r3
 80055de:	69ba      	ldr	r2, [r7, #24]
 80055e0:	4313      	orrs	r3, r2
 80055e2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	69ba      	ldr	r2, [r7, #24]
 80055e8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	685b      	ldr	r3, [r3, #4]
 80055ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80055f0:	2201      	movs	r2, #1
 80055f2:	69fb      	ldr	r3, [r7, #28]
 80055f4:	fa02 f303 	lsl.w	r3, r2, r3
 80055f8:	43db      	mvns	r3, r3
 80055fa:	69ba      	ldr	r2, [r7, #24]
 80055fc:	4013      	ands	r3, r2
 80055fe:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005600:	683b      	ldr	r3, [r7, #0]
 8005602:	685b      	ldr	r3, [r3, #4]
 8005604:	091b      	lsrs	r3, r3, #4
 8005606:	f003 0201 	and.w	r2, r3, #1
 800560a:	69fb      	ldr	r3, [r7, #28]
 800560c:	fa02 f303 	lsl.w	r3, r2, r3
 8005610:	69ba      	ldr	r2, [r7, #24]
 8005612:	4313      	orrs	r3, r2
 8005614:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	69ba      	ldr	r2, [r7, #24]
 800561a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800561c:	683b      	ldr	r3, [r7, #0]
 800561e:	685b      	ldr	r3, [r3, #4]
 8005620:	f003 0303 	and.w	r3, r3, #3
 8005624:	2b03      	cmp	r3, #3
 8005626:	d017      	beq.n	8005658 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	68db      	ldr	r3, [r3, #12]
 800562c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800562e:	69fb      	ldr	r3, [r7, #28]
 8005630:	005b      	lsls	r3, r3, #1
 8005632:	2203      	movs	r2, #3
 8005634:	fa02 f303 	lsl.w	r3, r2, r3
 8005638:	43db      	mvns	r3, r3
 800563a:	69ba      	ldr	r2, [r7, #24]
 800563c:	4013      	ands	r3, r2
 800563e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005640:	683b      	ldr	r3, [r7, #0]
 8005642:	689a      	ldr	r2, [r3, #8]
 8005644:	69fb      	ldr	r3, [r7, #28]
 8005646:	005b      	lsls	r3, r3, #1
 8005648:	fa02 f303 	lsl.w	r3, r2, r3
 800564c:	69ba      	ldr	r2, [r7, #24]
 800564e:	4313      	orrs	r3, r2
 8005650:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	69ba      	ldr	r2, [r7, #24]
 8005656:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005658:	683b      	ldr	r3, [r7, #0]
 800565a:	685b      	ldr	r3, [r3, #4]
 800565c:	f003 0303 	and.w	r3, r3, #3
 8005660:	2b02      	cmp	r3, #2
 8005662:	d123      	bne.n	80056ac <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005664:	69fb      	ldr	r3, [r7, #28]
 8005666:	08da      	lsrs	r2, r3, #3
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	3208      	adds	r2, #8
 800566c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005670:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005672:	69fb      	ldr	r3, [r7, #28]
 8005674:	f003 0307 	and.w	r3, r3, #7
 8005678:	009b      	lsls	r3, r3, #2
 800567a:	220f      	movs	r2, #15
 800567c:	fa02 f303 	lsl.w	r3, r2, r3
 8005680:	43db      	mvns	r3, r3
 8005682:	69ba      	ldr	r2, [r7, #24]
 8005684:	4013      	ands	r3, r2
 8005686:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005688:	683b      	ldr	r3, [r7, #0]
 800568a:	691a      	ldr	r2, [r3, #16]
 800568c:	69fb      	ldr	r3, [r7, #28]
 800568e:	f003 0307 	and.w	r3, r3, #7
 8005692:	009b      	lsls	r3, r3, #2
 8005694:	fa02 f303 	lsl.w	r3, r2, r3
 8005698:	69ba      	ldr	r2, [r7, #24]
 800569a:	4313      	orrs	r3, r2
 800569c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800569e:	69fb      	ldr	r3, [r7, #28]
 80056a0:	08da      	lsrs	r2, r3, #3
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	3208      	adds	r2, #8
 80056a6:	69b9      	ldr	r1, [r7, #24]
 80056a8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80056b2:	69fb      	ldr	r3, [r7, #28]
 80056b4:	005b      	lsls	r3, r3, #1
 80056b6:	2203      	movs	r2, #3
 80056b8:	fa02 f303 	lsl.w	r3, r2, r3
 80056bc:	43db      	mvns	r3, r3
 80056be:	69ba      	ldr	r2, [r7, #24]
 80056c0:	4013      	ands	r3, r2
 80056c2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80056c4:	683b      	ldr	r3, [r7, #0]
 80056c6:	685b      	ldr	r3, [r3, #4]
 80056c8:	f003 0203 	and.w	r2, r3, #3
 80056cc:	69fb      	ldr	r3, [r7, #28]
 80056ce:	005b      	lsls	r3, r3, #1
 80056d0:	fa02 f303 	lsl.w	r3, r2, r3
 80056d4:	69ba      	ldr	r2, [r7, #24]
 80056d6:	4313      	orrs	r3, r2
 80056d8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	69ba      	ldr	r2, [r7, #24]
 80056de:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80056e0:	683b      	ldr	r3, [r7, #0]
 80056e2:	685b      	ldr	r3, [r3, #4]
 80056e4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	f000 80a2 	beq.w	8005832 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80056ee:	2300      	movs	r3, #0
 80056f0:	60fb      	str	r3, [r7, #12]
 80056f2:	4b57      	ldr	r3, [pc, #348]	; (8005850 <HAL_GPIO_Init+0x2e8>)
 80056f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80056f6:	4a56      	ldr	r2, [pc, #344]	; (8005850 <HAL_GPIO_Init+0x2e8>)
 80056f8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80056fc:	6453      	str	r3, [r2, #68]	; 0x44
 80056fe:	4b54      	ldr	r3, [pc, #336]	; (8005850 <HAL_GPIO_Init+0x2e8>)
 8005700:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005702:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005706:	60fb      	str	r3, [r7, #12]
 8005708:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800570a:	4a52      	ldr	r2, [pc, #328]	; (8005854 <HAL_GPIO_Init+0x2ec>)
 800570c:	69fb      	ldr	r3, [r7, #28]
 800570e:	089b      	lsrs	r3, r3, #2
 8005710:	3302      	adds	r3, #2
 8005712:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005716:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005718:	69fb      	ldr	r3, [r7, #28]
 800571a:	f003 0303 	and.w	r3, r3, #3
 800571e:	009b      	lsls	r3, r3, #2
 8005720:	220f      	movs	r2, #15
 8005722:	fa02 f303 	lsl.w	r3, r2, r3
 8005726:	43db      	mvns	r3, r3
 8005728:	69ba      	ldr	r2, [r7, #24]
 800572a:	4013      	ands	r3, r2
 800572c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	4a49      	ldr	r2, [pc, #292]	; (8005858 <HAL_GPIO_Init+0x2f0>)
 8005732:	4293      	cmp	r3, r2
 8005734:	d019      	beq.n	800576a <HAL_GPIO_Init+0x202>
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	4a48      	ldr	r2, [pc, #288]	; (800585c <HAL_GPIO_Init+0x2f4>)
 800573a:	4293      	cmp	r3, r2
 800573c:	d013      	beq.n	8005766 <HAL_GPIO_Init+0x1fe>
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	4a47      	ldr	r2, [pc, #284]	; (8005860 <HAL_GPIO_Init+0x2f8>)
 8005742:	4293      	cmp	r3, r2
 8005744:	d00d      	beq.n	8005762 <HAL_GPIO_Init+0x1fa>
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	4a46      	ldr	r2, [pc, #280]	; (8005864 <HAL_GPIO_Init+0x2fc>)
 800574a:	4293      	cmp	r3, r2
 800574c:	d007      	beq.n	800575e <HAL_GPIO_Init+0x1f6>
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	4a45      	ldr	r2, [pc, #276]	; (8005868 <HAL_GPIO_Init+0x300>)
 8005752:	4293      	cmp	r3, r2
 8005754:	d101      	bne.n	800575a <HAL_GPIO_Init+0x1f2>
 8005756:	2304      	movs	r3, #4
 8005758:	e008      	b.n	800576c <HAL_GPIO_Init+0x204>
 800575a:	2307      	movs	r3, #7
 800575c:	e006      	b.n	800576c <HAL_GPIO_Init+0x204>
 800575e:	2303      	movs	r3, #3
 8005760:	e004      	b.n	800576c <HAL_GPIO_Init+0x204>
 8005762:	2302      	movs	r3, #2
 8005764:	e002      	b.n	800576c <HAL_GPIO_Init+0x204>
 8005766:	2301      	movs	r3, #1
 8005768:	e000      	b.n	800576c <HAL_GPIO_Init+0x204>
 800576a:	2300      	movs	r3, #0
 800576c:	69fa      	ldr	r2, [r7, #28]
 800576e:	f002 0203 	and.w	r2, r2, #3
 8005772:	0092      	lsls	r2, r2, #2
 8005774:	4093      	lsls	r3, r2
 8005776:	69ba      	ldr	r2, [r7, #24]
 8005778:	4313      	orrs	r3, r2
 800577a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800577c:	4935      	ldr	r1, [pc, #212]	; (8005854 <HAL_GPIO_Init+0x2ec>)
 800577e:	69fb      	ldr	r3, [r7, #28]
 8005780:	089b      	lsrs	r3, r3, #2
 8005782:	3302      	adds	r3, #2
 8005784:	69ba      	ldr	r2, [r7, #24]
 8005786:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800578a:	4b38      	ldr	r3, [pc, #224]	; (800586c <HAL_GPIO_Init+0x304>)
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005790:	693b      	ldr	r3, [r7, #16]
 8005792:	43db      	mvns	r3, r3
 8005794:	69ba      	ldr	r2, [r7, #24]
 8005796:	4013      	ands	r3, r2
 8005798:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800579a:	683b      	ldr	r3, [r7, #0]
 800579c:	685b      	ldr	r3, [r3, #4]
 800579e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d003      	beq.n	80057ae <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80057a6:	69ba      	ldr	r2, [r7, #24]
 80057a8:	693b      	ldr	r3, [r7, #16]
 80057aa:	4313      	orrs	r3, r2
 80057ac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80057ae:	4a2f      	ldr	r2, [pc, #188]	; (800586c <HAL_GPIO_Init+0x304>)
 80057b0:	69bb      	ldr	r3, [r7, #24]
 80057b2:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80057b4:	4b2d      	ldr	r3, [pc, #180]	; (800586c <HAL_GPIO_Init+0x304>)
 80057b6:	685b      	ldr	r3, [r3, #4]
 80057b8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80057ba:	693b      	ldr	r3, [r7, #16]
 80057bc:	43db      	mvns	r3, r3
 80057be:	69ba      	ldr	r2, [r7, #24]
 80057c0:	4013      	ands	r3, r2
 80057c2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80057c4:	683b      	ldr	r3, [r7, #0]
 80057c6:	685b      	ldr	r3, [r3, #4]
 80057c8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d003      	beq.n	80057d8 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80057d0:	69ba      	ldr	r2, [r7, #24]
 80057d2:	693b      	ldr	r3, [r7, #16]
 80057d4:	4313      	orrs	r3, r2
 80057d6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80057d8:	4a24      	ldr	r2, [pc, #144]	; (800586c <HAL_GPIO_Init+0x304>)
 80057da:	69bb      	ldr	r3, [r7, #24]
 80057dc:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80057de:	4b23      	ldr	r3, [pc, #140]	; (800586c <HAL_GPIO_Init+0x304>)
 80057e0:	689b      	ldr	r3, [r3, #8]
 80057e2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80057e4:	693b      	ldr	r3, [r7, #16]
 80057e6:	43db      	mvns	r3, r3
 80057e8:	69ba      	ldr	r2, [r7, #24]
 80057ea:	4013      	ands	r3, r2
 80057ec:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80057ee:	683b      	ldr	r3, [r7, #0]
 80057f0:	685b      	ldr	r3, [r3, #4]
 80057f2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d003      	beq.n	8005802 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80057fa:	69ba      	ldr	r2, [r7, #24]
 80057fc:	693b      	ldr	r3, [r7, #16]
 80057fe:	4313      	orrs	r3, r2
 8005800:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005802:	4a1a      	ldr	r2, [pc, #104]	; (800586c <HAL_GPIO_Init+0x304>)
 8005804:	69bb      	ldr	r3, [r7, #24]
 8005806:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005808:	4b18      	ldr	r3, [pc, #96]	; (800586c <HAL_GPIO_Init+0x304>)
 800580a:	68db      	ldr	r3, [r3, #12]
 800580c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800580e:	693b      	ldr	r3, [r7, #16]
 8005810:	43db      	mvns	r3, r3
 8005812:	69ba      	ldr	r2, [r7, #24]
 8005814:	4013      	ands	r3, r2
 8005816:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005818:	683b      	ldr	r3, [r7, #0]
 800581a:	685b      	ldr	r3, [r3, #4]
 800581c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005820:	2b00      	cmp	r3, #0
 8005822:	d003      	beq.n	800582c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8005824:	69ba      	ldr	r2, [r7, #24]
 8005826:	693b      	ldr	r3, [r7, #16]
 8005828:	4313      	orrs	r3, r2
 800582a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800582c:	4a0f      	ldr	r2, [pc, #60]	; (800586c <HAL_GPIO_Init+0x304>)
 800582e:	69bb      	ldr	r3, [r7, #24]
 8005830:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005832:	69fb      	ldr	r3, [r7, #28]
 8005834:	3301      	adds	r3, #1
 8005836:	61fb      	str	r3, [r7, #28]
 8005838:	69fb      	ldr	r3, [r7, #28]
 800583a:	2b0f      	cmp	r3, #15
 800583c:	f67f aea2 	bls.w	8005584 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005840:	bf00      	nop
 8005842:	bf00      	nop
 8005844:	3724      	adds	r7, #36	; 0x24
 8005846:	46bd      	mov	sp, r7
 8005848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800584c:	4770      	bx	lr
 800584e:	bf00      	nop
 8005850:	40023800 	.word	0x40023800
 8005854:	40013800 	.word	0x40013800
 8005858:	40020000 	.word	0x40020000
 800585c:	40020400 	.word	0x40020400
 8005860:	40020800 	.word	0x40020800
 8005864:	40020c00 	.word	0x40020c00
 8005868:	40021000 	.word	0x40021000
 800586c:	40013c00 	.word	0x40013c00

08005870 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8005870:	b480      	push	{r7}
 8005872:	b087      	sub	sp, #28
 8005874:	af00      	add	r7, sp, #0
 8005876:	6078      	str	r0, [r7, #4]
 8005878:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800587a:	2300      	movs	r3, #0
 800587c:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 800587e:	2300      	movs	r3, #0
 8005880:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8005882:	2300      	movs	r3, #0
 8005884:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005886:	2300      	movs	r3, #0
 8005888:	617b      	str	r3, [r7, #20]
 800588a:	e0bb      	b.n	8005a04 <HAL_GPIO_DeInit+0x194>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800588c:	2201      	movs	r2, #1
 800588e:	697b      	ldr	r3, [r7, #20]
 8005890:	fa02 f303 	lsl.w	r3, r2, r3
 8005894:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8005896:	683a      	ldr	r2, [r7, #0]
 8005898:	693b      	ldr	r3, [r7, #16]
 800589a:	4013      	ands	r3, r2
 800589c:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 800589e:	68fa      	ldr	r2, [r7, #12]
 80058a0:	693b      	ldr	r3, [r7, #16]
 80058a2:	429a      	cmp	r2, r3
 80058a4:	f040 80ab 	bne.w	80059fe <HAL_GPIO_DeInit+0x18e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 80058a8:	4a5c      	ldr	r2, [pc, #368]	; (8005a1c <HAL_GPIO_DeInit+0x1ac>)
 80058aa:	697b      	ldr	r3, [r7, #20]
 80058ac:	089b      	lsrs	r3, r3, #2
 80058ae:	3302      	adds	r3, #2
 80058b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80058b4:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 80058b6:	697b      	ldr	r3, [r7, #20]
 80058b8:	f003 0303 	and.w	r3, r3, #3
 80058bc:	009b      	lsls	r3, r3, #2
 80058be:	220f      	movs	r2, #15
 80058c0:	fa02 f303 	lsl.w	r3, r2, r3
 80058c4:	68ba      	ldr	r2, [r7, #8]
 80058c6:	4013      	ands	r3, r2
 80058c8:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	4a54      	ldr	r2, [pc, #336]	; (8005a20 <HAL_GPIO_DeInit+0x1b0>)
 80058ce:	4293      	cmp	r3, r2
 80058d0:	d019      	beq.n	8005906 <HAL_GPIO_DeInit+0x96>
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	4a53      	ldr	r2, [pc, #332]	; (8005a24 <HAL_GPIO_DeInit+0x1b4>)
 80058d6:	4293      	cmp	r3, r2
 80058d8:	d013      	beq.n	8005902 <HAL_GPIO_DeInit+0x92>
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	4a52      	ldr	r2, [pc, #328]	; (8005a28 <HAL_GPIO_DeInit+0x1b8>)
 80058de:	4293      	cmp	r3, r2
 80058e0:	d00d      	beq.n	80058fe <HAL_GPIO_DeInit+0x8e>
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	4a51      	ldr	r2, [pc, #324]	; (8005a2c <HAL_GPIO_DeInit+0x1bc>)
 80058e6:	4293      	cmp	r3, r2
 80058e8:	d007      	beq.n	80058fa <HAL_GPIO_DeInit+0x8a>
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	4a50      	ldr	r2, [pc, #320]	; (8005a30 <HAL_GPIO_DeInit+0x1c0>)
 80058ee:	4293      	cmp	r3, r2
 80058f0:	d101      	bne.n	80058f6 <HAL_GPIO_DeInit+0x86>
 80058f2:	2304      	movs	r3, #4
 80058f4:	e008      	b.n	8005908 <HAL_GPIO_DeInit+0x98>
 80058f6:	2307      	movs	r3, #7
 80058f8:	e006      	b.n	8005908 <HAL_GPIO_DeInit+0x98>
 80058fa:	2303      	movs	r3, #3
 80058fc:	e004      	b.n	8005908 <HAL_GPIO_DeInit+0x98>
 80058fe:	2302      	movs	r3, #2
 8005900:	e002      	b.n	8005908 <HAL_GPIO_DeInit+0x98>
 8005902:	2301      	movs	r3, #1
 8005904:	e000      	b.n	8005908 <HAL_GPIO_DeInit+0x98>
 8005906:	2300      	movs	r3, #0
 8005908:	697a      	ldr	r2, [r7, #20]
 800590a:	f002 0203 	and.w	r2, r2, #3
 800590e:	0092      	lsls	r2, r2, #2
 8005910:	4093      	lsls	r3, r2
 8005912:	68ba      	ldr	r2, [r7, #8]
 8005914:	429a      	cmp	r2, r3
 8005916:	d132      	bne.n	800597e <HAL_GPIO_DeInit+0x10e>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8005918:	4b46      	ldr	r3, [pc, #280]	; (8005a34 <HAL_GPIO_DeInit+0x1c4>)
 800591a:	681a      	ldr	r2, [r3, #0]
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	43db      	mvns	r3, r3
 8005920:	4944      	ldr	r1, [pc, #272]	; (8005a34 <HAL_GPIO_DeInit+0x1c4>)
 8005922:	4013      	ands	r3, r2
 8005924:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8005926:	4b43      	ldr	r3, [pc, #268]	; (8005a34 <HAL_GPIO_DeInit+0x1c4>)
 8005928:	685a      	ldr	r2, [r3, #4]
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	43db      	mvns	r3, r3
 800592e:	4941      	ldr	r1, [pc, #260]	; (8005a34 <HAL_GPIO_DeInit+0x1c4>)
 8005930:	4013      	ands	r3, r2
 8005932:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8005934:	4b3f      	ldr	r3, [pc, #252]	; (8005a34 <HAL_GPIO_DeInit+0x1c4>)
 8005936:	689a      	ldr	r2, [r3, #8]
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	43db      	mvns	r3, r3
 800593c:	493d      	ldr	r1, [pc, #244]	; (8005a34 <HAL_GPIO_DeInit+0x1c4>)
 800593e:	4013      	ands	r3, r2
 8005940:	608b      	str	r3, [r1, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8005942:	4b3c      	ldr	r3, [pc, #240]	; (8005a34 <HAL_GPIO_DeInit+0x1c4>)
 8005944:	68da      	ldr	r2, [r3, #12]
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	43db      	mvns	r3, r3
 800594a:	493a      	ldr	r1, [pc, #232]	; (8005a34 <HAL_GPIO_DeInit+0x1c4>)
 800594c:	4013      	ands	r3, r2
 800594e:	60cb      	str	r3, [r1, #12]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8005950:	697b      	ldr	r3, [r7, #20]
 8005952:	f003 0303 	and.w	r3, r3, #3
 8005956:	009b      	lsls	r3, r3, #2
 8005958:	220f      	movs	r2, #15
 800595a:	fa02 f303 	lsl.w	r3, r2, r3
 800595e:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8005960:	4a2e      	ldr	r2, [pc, #184]	; (8005a1c <HAL_GPIO_DeInit+0x1ac>)
 8005962:	697b      	ldr	r3, [r7, #20]
 8005964:	089b      	lsrs	r3, r3, #2
 8005966:	3302      	adds	r3, #2
 8005968:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800596c:	68bb      	ldr	r3, [r7, #8]
 800596e:	43da      	mvns	r2, r3
 8005970:	482a      	ldr	r0, [pc, #168]	; (8005a1c <HAL_GPIO_DeInit+0x1ac>)
 8005972:	697b      	ldr	r3, [r7, #20]
 8005974:	089b      	lsrs	r3, r3, #2
 8005976:	400a      	ands	r2, r1
 8005978:	3302      	adds	r3, #2
 800597a:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	681a      	ldr	r2, [r3, #0]
 8005982:	697b      	ldr	r3, [r7, #20]
 8005984:	005b      	lsls	r3, r3, #1
 8005986:	2103      	movs	r1, #3
 8005988:	fa01 f303 	lsl.w	r3, r1, r3
 800598c:	43db      	mvns	r3, r3
 800598e:	401a      	ands	r2, r3
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005994:	697b      	ldr	r3, [r7, #20]
 8005996:	08da      	lsrs	r2, r3, #3
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	3208      	adds	r2, #8
 800599c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80059a0:	697b      	ldr	r3, [r7, #20]
 80059a2:	f003 0307 	and.w	r3, r3, #7
 80059a6:	009b      	lsls	r3, r3, #2
 80059a8:	220f      	movs	r2, #15
 80059aa:	fa02 f303 	lsl.w	r3, r2, r3
 80059ae:	43db      	mvns	r3, r3
 80059b0:	697a      	ldr	r2, [r7, #20]
 80059b2:	08d2      	lsrs	r2, r2, #3
 80059b4:	4019      	ands	r1, r3
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	3208      	adds	r2, #8
 80059ba:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	68da      	ldr	r2, [r3, #12]
 80059c2:	697b      	ldr	r3, [r7, #20]
 80059c4:	005b      	lsls	r3, r3, #1
 80059c6:	2103      	movs	r1, #3
 80059c8:	fa01 f303 	lsl.w	r3, r1, r3
 80059cc:	43db      	mvns	r3, r3
 80059ce:	401a      	ands	r2, r3
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	685a      	ldr	r2, [r3, #4]
 80059d8:	2101      	movs	r1, #1
 80059da:	697b      	ldr	r3, [r7, #20]
 80059dc:	fa01 f303 	lsl.w	r3, r1, r3
 80059e0:	43db      	mvns	r3, r3
 80059e2:	401a      	ands	r2, r3
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	689a      	ldr	r2, [r3, #8]
 80059ec:	697b      	ldr	r3, [r7, #20]
 80059ee:	005b      	lsls	r3, r3, #1
 80059f0:	2103      	movs	r1, #3
 80059f2:	fa01 f303 	lsl.w	r3, r1, r3
 80059f6:	43db      	mvns	r3, r3
 80059f8:	401a      	ands	r2, r3
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80059fe:	697b      	ldr	r3, [r7, #20]
 8005a00:	3301      	adds	r3, #1
 8005a02:	617b      	str	r3, [r7, #20]
 8005a04:	697b      	ldr	r3, [r7, #20]
 8005a06:	2b0f      	cmp	r3, #15
 8005a08:	f67f af40 	bls.w	800588c <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8005a0c:	bf00      	nop
 8005a0e:	bf00      	nop
 8005a10:	371c      	adds	r7, #28
 8005a12:	46bd      	mov	sp, r7
 8005a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a18:	4770      	bx	lr
 8005a1a:	bf00      	nop
 8005a1c:	40013800 	.word	0x40013800
 8005a20:	40020000 	.word	0x40020000
 8005a24:	40020400 	.word	0x40020400
 8005a28:	40020800 	.word	0x40020800
 8005a2c:	40020c00 	.word	0x40020c00
 8005a30:	40021000 	.word	0x40021000
 8005a34:	40013c00 	.word	0x40013c00

08005a38 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005a38:	b480      	push	{r7}
 8005a3a:	b085      	sub	sp, #20
 8005a3c:	af00      	add	r7, sp, #0
 8005a3e:	6078      	str	r0, [r7, #4]
 8005a40:	460b      	mov	r3, r1
 8005a42:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	691a      	ldr	r2, [r3, #16]
 8005a48:	887b      	ldrh	r3, [r7, #2]
 8005a4a:	4013      	ands	r3, r2
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d002      	beq.n	8005a56 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005a50:	2301      	movs	r3, #1
 8005a52:	73fb      	strb	r3, [r7, #15]
 8005a54:	e001      	b.n	8005a5a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005a56:	2300      	movs	r3, #0
 8005a58:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005a5a:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a5c:	4618      	mov	r0, r3
 8005a5e:	3714      	adds	r7, #20
 8005a60:	46bd      	mov	sp, r7
 8005a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a66:	4770      	bx	lr

08005a68 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005a68:	b480      	push	{r7}
 8005a6a:	b083      	sub	sp, #12
 8005a6c:	af00      	add	r7, sp, #0
 8005a6e:	6078      	str	r0, [r7, #4]
 8005a70:	460b      	mov	r3, r1
 8005a72:	807b      	strh	r3, [r7, #2]
 8005a74:	4613      	mov	r3, r2
 8005a76:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005a78:	787b      	ldrb	r3, [r7, #1]
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d003      	beq.n	8005a86 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005a7e:	887a      	ldrh	r2, [r7, #2]
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005a84:	e003      	b.n	8005a8e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8005a86:	887b      	ldrh	r3, [r7, #2]
 8005a88:	041a      	lsls	r2, r3, #16
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	619a      	str	r2, [r3, #24]
}
 8005a8e:	bf00      	nop
 8005a90:	370c      	adds	r7, #12
 8005a92:	46bd      	mov	sp, r7
 8005a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a98:	4770      	bx	lr
	...

08005a9c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005a9c:	b580      	push	{r7, lr}
 8005a9e:	b082      	sub	sp, #8
 8005aa0:	af00      	add	r7, sp, #0
 8005aa2:	4603      	mov	r3, r0
 8005aa4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8005aa6:	4b08      	ldr	r3, [pc, #32]	; (8005ac8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005aa8:	695a      	ldr	r2, [r3, #20]
 8005aaa:	88fb      	ldrh	r3, [r7, #6]
 8005aac:	4013      	ands	r3, r2
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d006      	beq.n	8005ac0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005ab2:	4a05      	ldr	r2, [pc, #20]	; (8005ac8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005ab4:	88fb      	ldrh	r3, [r7, #6]
 8005ab6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005ab8:	88fb      	ldrh	r3, [r7, #6]
 8005aba:	4618      	mov	r0, r3
 8005abc:	f7fb ff1e 	bl	80018fc <HAL_GPIO_EXTI_Callback>
  }
}
 8005ac0:	bf00      	nop
 8005ac2:	3708      	adds	r7, #8
 8005ac4:	46bd      	mov	sp, r7
 8005ac6:	bd80      	pop	{r7, pc}
 8005ac8:	40013c00 	.word	0x40013c00

08005acc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005acc:	b580      	push	{r7, lr}
 8005ace:	b086      	sub	sp, #24
 8005ad0:	af00      	add	r7, sp, #0
 8005ad2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d101      	bne.n	8005ade <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005ada:	2301      	movs	r3, #1
 8005adc:	e264      	b.n	8005fa8 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	f003 0301 	and.w	r3, r3, #1
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d075      	beq.n	8005bd6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005aea:	4ba3      	ldr	r3, [pc, #652]	; (8005d78 <HAL_RCC_OscConfig+0x2ac>)
 8005aec:	689b      	ldr	r3, [r3, #8]
 8005aee:	f003 030c 	and.w	r3, r3, #12
 8005af2:	2b04      	cmp	r3, #4
 8005af4:	d00c      	beq.n	8005b10 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005af6:	4ba0      	ldr	r3, [pc, #640]	; (8005d78 <HAL_RCC_OscConfig+0x2ac>)
 8005af8:	689b      	ldr	r3, [r3, #8]
 8005afa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005afe:	2b08      	cmp	r3, #8
 8005b00:	d112      	bne.n	8005b28 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005b02:	4b9d      	ldr	r3, [pc, #628]	; (8005d78 <HAL_RCC_OscConfig+0x2ac>)
 8005b04:	685b      	ldr	r3, [r3, #4]
 8005b06:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005b0a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005b0e:	d10b      	bne.n	8005b28 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005b10:	4b99      	ldr	r3, [pc, #612]	; (8005d78 <HAL_RCC_OscConfig+0x2ac>)
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d05b      	beq.n	8005bd4 <HAL_RCC_OscConfig+0x108>
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	685b      	ldr	r3, [r3, #4]
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d157      	bne.n	8005bd4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005b24:	2301      	movs	r3, #1
 8005b26:	e23f      	b.n	8005fa8 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	685b      	ldr	r3, [r3, #4]
 8005b2c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005b30:	d106      	bne.n	8005b40 <HAL_RCC_OscConfig+0x74>
 8005b32:	4b91      	ldr	r3, [pc, #580]	; (8005d78 <HAL_RCC_OscConfig+0x2ac>)
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	4a90      	ldr	r2, [pc, #576]	; (8005d78 <HAL_RCC_OscConfig+0x2ac>)
 8005b38:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005b3c:	6013      	str	r3, [r2, #0]
 8005b3e:	e01d      	b.n	8005b7c <HAL_RCC_OscConfig+0xb0>
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	685b      	ldr	r3, [r3, #4]
 8005b44:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005b48:	d10c      	bne.n	8005b64 <HAL_RCC_OscConfig+0x98>
 8005b4a:	4b8b      	ldr	r3, [pc, #556]	; (8005d78 <HAL_RCC_OscConfig+0x2ac>)
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	4a8a      	ldr	r2, [pc, #552]	; (8005d78 <HAL_RCC_OscConfig+0x2ac>)
 8005b50:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005b54:	6013      	str	r3, [r2, #0]
 8005b56:	4b88      	ldr	r3, [pc, #544]	; (8005d78 <HAL_RCC_OscConfig+0x2ac>)
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	4a87      	ldr	r2, [pc, #540]	; (8005d78 <HAL_RCC_OscConfig+0x2ac>)
 8005b5c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005b60:	6013      	str	r3, [r2, #0]
 8005b62:	e00b      	b.n	8005b7c <HAL_RCC_OscConfig+0xb0>
 8005b64:	4b84      	ldr	r3, [pc, #528]	; (8005d78 <HAL_RCC_OscConfig+0x2ac>)
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	4a83      	ldr	r2, [pc, #524]	; (8005d78 <HAL_RCC_OscConfig+0x2ac>)
 8005b6a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005b6e:	6013      	str	r3, [r2, #0]
 8005b70:	4b81      	ldr	r3, [pc, #516]	; (8005d78 <HAL_RCC_OscConfig+0x2ac>)
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	4a80      	ldr	r2, [pc, #512]	; (8005d78 <HAL_RCC_OscConfig+0x2ac>)
 8005b76:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005b7a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	685b      	ldr	r3, [r3, #4]
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d013      	beq.n	8005bac <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b84:	f7fd ffda 	bl	8003b3c <HAL_GetTick>
 8005b88:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005b8a:	e008      	b.n	8005b9e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005b8c:	f7fd ffd6 	bl	8003b3c <HAL_GetTick>
 8005b90:	4602      	mov	r2, r0
 8005b92:	693b      	ldr	r3, [r7, #16]
 8005b94:	1ad3      	subs	r3, r2, r3
 8005b96:	2b64      	cmp	r3, #100	; 0x64
 8005b98:	d901      	bls.n	8005b9e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005b9a:	2303      	movs	r3, #3
 8005b9c:	e204      	b.n	8005fa8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005b9e:	4b76      	ldr	r3, [pc, #472]	; (8005d78 <HAL_RCC_OscConfig+0x2ac>)
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d0f0      	beq.n	8005b8c <HAL_RCC_OscConfig+0xc0>
 8005baa:	e014      	b.n	8005bd6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005bac:	f7fd ffc6 	bl	8003b3c <HAL_GetTick>
 8005bb0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005bb2:	e008      	b.n	8005bc6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005bb4:	f7fd ffc2 	bl	8003b3c <HAL_GetTick>
 8005bb8:	4602      	mov	r2, r0
 8005bba:	693b      	ldr	r3, [r7, #16]
 8005bbc:	1ad3      	subs	r3, r2, r3
 8005bbe:	2b64      	cmp	r3, #100	; 0x64
 8005bc0:	d901      	bls.n	8005bc6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005bc2:	2303      	movs	r3, #3
 8005bc4:	e1f0      	b.n	8005fa8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005bc6:	4b6c      	ldr	r3, [pc, #432]	; (8005d78 <HAL_RCC_OscConfig+0x2ac>)
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d1f0      	bne.n	8005bb4 <HAL_RCC_OscConfig+0xe8>
 8005bd2:	e000      	b.n	8005bd6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005bd4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	f003 0302 	and.w	r3, r3, #2
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d063      	beq.n	8005caa <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005be2:	4b65      	ldr	r3, [pc, #404]	; (8005d78 <HAL_RCC_OscConfig+0x2ac>)
 8005be4:	689b      	ldr	r3, [r3, #8]
 8005be6:	f003 030c 	and.w	r3, r3, #12
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d00b      	beq.n	8005c06 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005bee:	4b62      	ldr	r3, [pc, #392]	; (8005d78 <HAL_RCC_OscConfig+0x2ac>)
 8005bf0:	689b      	ldr	r3, [r3, #8]
 8005bf2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005bf6:	2b08      	cmp	r3, #8
 8005bf8:	d11c      	bne.n	8005c34 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005bfa:	4b5f      	ldr	r3, [pc, #380]	; (8005d78 <HAL_RCC_OscConfig+0x2ac>)
 8005bfc:	685b      	ldr	r3, [r3, #4]
 8005bfe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d116      	bne.n	8005c34 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005c06:	4b5c      	ldr	r3, [pc, #368]	; (8005d78 <HAL_RCC_OscConfig+0x2ac>)
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	f003 0302 	and.w	r3, r3, #2
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d005      	beq.n	8005c1e <HAL_RCC_OscConfig+0x152>
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	68db      	ldr	r3, [r3, #12]
 8005c16:	2b01      	cmp	r3, #1
 8005c18:	d001      	beq.n	8005c1e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005c1a:	2301      	movs	r3, #1
 8005c1c:	e1c4      	b.n	8005fa8 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005c1e:	4b56      	ldr	r3, [pc, #344]	; (8005d78 <HAL_RCC_OscConfig+0x2ac>)
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	691b      	ldr	r3, [r3, #16]
 8005c2a:	00db      	lsls	r3, r3, #3
 8005c2c:	4952      	ldr	r1, [pc, #328]	; (8005d78 <HAL_RCC_OscConfig+0x2ac>)
 8005c2e:	4313      	orrs	r3, r2
 8005c30:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005c32:	e03a      	b.n	8005caa <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	68db      	ldr	r3, [r3, #12]
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d020      	beq.n	8005c7e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005c3c:	4b4f      	ldr	r3, [pc, #316]	; (8005d7c <HAL_RCC_OscConfig+0x2b0>)
 8005c3e:	2201      	movs	r2, #1
 8005c40:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c42:	f7fd ff7b 	bl	8003b3c <HAL_GetTick>
 8005c46:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005c48:	e008      	b.n	8005c5c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005c4a:	f7fd ff77 	bl	8003b3c <HAL_GetTick>
 8005c4e:	4602      	mov	r2, r0
 8005c50:	693b      	ldr	r3, [r7, #16]
 8005c52:	1ad3      	subs	r3, r2, r3
 8005c54:	2b02      	cmp	r3, #2
 8005c56:	d901      	bls.n	8005c5c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005c58:	2303      	movs	r3, #3
 8005c5a:	e1a5      	b.n	8005fa8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005c5c:	4b46      	ldr	r3, [pc, #280]	; (8005d78 <HAL_RCC_OscConfig+0x2ac>)
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	f003 0302 	and.w	r3, r3, #2
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d0f0      	beq.n	8005c4a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005c68:	4b43      	ldr	r3, [pc, #268]	; (8005d78 <HAL_RCC_OscConfig+0x2ac>)
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	691b      	ldr	r3, [r3, #16]
 8005c74:	00db      	lsls	r3, r3, #3
 8005c76:	4940      	ldr	r1, [pc, #256]	; (8005d78 <HAL_RCC_OscConfig+0x2ac>)
 8005c78:	4313      	orrs	r3, r2
 8005c7a:	600b      	str	r3, [r1, #0]
 8005c7c:	e015      	b.n	8005caa <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005c7e:	4b3f      	ldr	r3, [pc, #252]	; (8005d7c <HAL_RCC_OscConfig+0x2b0>)
 8005c80:	2200      	movs	r2, #0
 8005c82:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c84:	f7fd ff5a 	bl	8003b3c <HAL_GetTick>
 8005c88:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005c8a:	e008      	b.n	8005c9e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005c8c:	f7fd ff56 	bl	8003b3c <HAL_GetTick>
 8005c90:	4602      	mov	r2, r0
 8005c92:	693b      	ldr	r3, [r7, #16]
 8005c94:	1ad3      	subs	r3, r2, r3
 8005c96:	2b02      	cmp	r3, #2
 8005c98:	d901      	bls.n	8005c9e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005c9a:	2303      	movs	r3, #3
 8005c9c:	e184      	b.n	8005fa8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005c9e:	4b36      	ldr	r3, [pc, #216]	; (8005d78 <HAL_RCC_OscConfig+0x2ac>)
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	f003 0302 	and.w	r3, r3, #2
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d1f0      	bne.n	8005c8c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	f003 0308 	and.w	r3, r3, #8
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d030      	beq.n	8005d18 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	695b      	ldr	r3, [r3, #20]
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d016      	beq.n	8005cec <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005cbe:	4b30      	ldr	r3, [pc, #192]	; (8005d80 <HAL_RCC_OscConfig+0x2b4>)
 8005cc0:	2201      	movs	r2, #1
 8005cc2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005cc4:	f7fd ff3a 	bl	8003b3c <HAL_GetTick>
 8005cc8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005cca:	e008      	b.n	8005cde <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005ccc:	f7fd ff36 	bl	8003b3c <HAL_GetTick>
 8005cd0:	4602      	mov	r2, r0
 8005cd2:	693b      	ldr	r3, [r7, #16]
 8005cd4:	1ad3      	subs	r3, r2, r3
 8005cd6:	2b02      	cmp	r3, #2
 8005cd8:	d901      	bls.n	8005cde <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005cda:	2303      	movs	r3, #3
 8005cdc:	e164      	b.n	8005fa8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005cde:	4b26      	ldr	r3, [pc, #152]	; (8005d78 <HAL_RCC_OscConfig+0x2ac>)
 8005ce0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005ce2:	f003 0302 	and.w	r3, r3, #2
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d0f0      	beq.n	8005ccc <HAL_RCC_OscConfig+0x200>
 8005cea:	e015      	b.n	8005d18 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005cec:	4b24      	ldr	r3, [pc, #144]	; (8005d80 <HAL_RCC_OscConfig+0x2b4>)
 8005cee:	2200      	movs	r2, #0
 8005cf0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005cf2:	f7fd ff23 	bl	8003b3c <HAL_GetTick>
 8005cf6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005cf8:	e008      	b.n	8005d0c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005cfa:	f7fd ff1f 	bl	8003b3c <HAL_GetTick>
 8005cfe:	4602      	mov	r2, r0
 8005d00:	693b      	ldr	r3, [r7, #16]
 8005d02:	1ad3      	subs	r3, r2, r3
 8005d04:	2b02      	cmp	r3, #2
 8005d06:	d901      	bls.n	8005d0c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8005d08:	2303      	movs	r3, #3
 8005d0a:	e14d      	b.n	8005fa8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005d0c:	4b1a      	ldr	r3, [pc, #104]	; (8005d78 <HAL_RCC_OscConfig+0x2ac>)
 8005d0e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005d10:	f003 0302 	and.w	r3, r3, #2
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	d1f0      	bne.n	8005cfa <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	f003 0304 	and.w	r3, r3, #4
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	f000 80a0 	beq.w	8005e66 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005d26:	2300      	movs	r3, #0
 8005d28:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005d2a:	4b13      	ldr	r3, [pc, #76]	; (8005d78 <HAL_RCC_OscConfig+0x2ac>)
 8005d2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d10f      	bne.n	8005d56 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005d36:	2300      	movs	r3, #0
 8005d38:	60bb      	str	r3, [r7, #8]
 8005d3a:	4b0f      	ldr	r3, [pc, #60]	; (8005d78 <HAL_RCC_OscConfig+0x2ac>)
 8005d3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d3e:	4a0e      	ldr	r2, [pc, #56]	; (8005d78 <HAL_RCC_OscConfig+0x2ac>)
 8005d40:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005d44:	6413      	str	r3, [r2, #64]	; 0x40
 8005d46:	4b0c      	ldr	r3, [pc, #48]	; (8005d78 <HAL_RCC_OscConfig+0x2ac>)
 8005d48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d4a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005d4e:	60bb      	str	r3, [r7, #8]
 8005d50:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005d52:	2301      	movs	r3, #1
 8005d54:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005d56:	4b0b      	ldr	r3, [pc, #44]	; (8005d84 <HAL_RCC_OscConfig+0x2b8>)
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	d121      	bne.n	8005da6 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005d62:	4b08      	ldr	r3, [pc, #32]	; (8005d84 <HAL_RCC_OscConfig+0x2b8>)
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	4a07      	ldr	r2, [pc, #28]	; (8005d84 <HAL_RCC_OscConfig+0x2b8>)
 8005d68:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005d6c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005d6e:	f7fd fee5 	bl	8003b3c <HAL_GetTick>
 8005d72:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005d74:	e011      	b.n	8005d9a <HAL_RCC_OscConfig+0x2ce>
 8005d76:	bf00      	nop
 8005d78:	40023800 	.word	0x40023800
 8005d7c:	42470000 	.word	0x42470000
 8005d80:	42470e80 	.word	0x42470e80
 8005d84:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005d88:	f7fd fed8 	bl	8003b3c <HAL_GetTick>
 8005d8c:	4602      	mov	r2, r0
 8005d8e:	693b      	ldr	r3, [r7, #16]
 8005d90:	1ad3      	subs	r3, r2, r3
 8005d92:	2b02      	cmp	r3, #2
 8005d94:	d901      	bls.n	8005d9a <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8005d96:	2303      	movs	r3, #3
 8005d98:	e106      	b.n	8005fa8 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005d9a:	4b85      	ldr	r3, [pc, #532]	; (8005fb0 <HAL_RCC_OscConfig+0x4e4>)
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d0f0      	beq.n	8005d88 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	689b      	ldr	r3, [r3, #8]
 8005daa:	2b01      	cmp	r3, #1
 8005dac:	d106      	bne.n	8005dbc <HAL_RCC_OscConfig+0x2f0>
 8005dae:	4b81      	ldr	r3, [pc, #516]	; (8005fb4 <HAL_RCC_OscConfig+0x4e8>)
 8005db0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005db2:	4a80      	ldr	r2, [pc, #512]	; (8005fb4 <HAL_RCC_OscConfig+0x4e8>)
 8005db4:	f043 0301 	orr.w	r3, r3, #1
 8005db8:	6713      	str	r3, [r2, #112]	; 0x70
 8005dba:	e01c      	b.n	8005df6 <HAL_RCC_OscConfig+0x32a>
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	689b      	ldr	r3, [r3, #8]
 8005dc0:	2b05      	cmp	r3, #5
 8005dc2:	d10c      	bne.n	8005dde <HAL_RCC_OscConfig+0x312>
 8005dc4:	4b7b      	ldr	r3, [pc, #492]	; (8005fb4 <HAL_RCC_OscConfig+0x4e8>)
 8005dc6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005dc8:	4a7a      	ldr	r2, [pc, #488]	; (8005fb4 <HAL_RCC_OscConfig+0x4e8>)
 8005dca:	f043 0304 	orr.w	r3, r3, #4
 8005dce:	6713      	str	r3, [r2, #112]	; 0x70
 8005dd0:	4b78      	ldr	r3, [pc, #480]	; (8005fb4 <HAL_RCC_OscConfig+0x4e8>)
 8005dd2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005dd4:	4a77      	ldr	r2, [pc, #476]	; (8005fb4 <HAL_RCC_OscConfig+0x4e8>)
 8005dd6:	f043 0301 	orr.w	r3, r3, #1
 8005dda:	6713      	str	r3, [r2, #112]	; 0x70
 8005ddc:	e00b      	b.n	8005df6 <HAL_RCC_OscConfig+0x32a>
 8005dde:	4b75      	ldr	r3, [pc, #468]	; (8005fb4 <HAL_RCC_OscConfig+0x4e8>)
 8005de0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005de2:	4a74      	ldr	r2, [pc, #464]	; (8005fb4 <HAL_RCC_OscConfig+0x4e8>)
 8005de4:	f023 0301 	bic.w	r3, r3, #1
 8005de8:	6713      	str	r3, [r2, #112]	; 0x70
 8005dea:	4b72      	ldr	r3, [pc, #456]	; (8005fb4 <HAL_RCC_OscConfig+0x4e8>)
 8005dec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005dee:	4a71      	ldr	r2, [pc, #452]	; (8005fb4 <HAL_RCC_OscConfig+0x4e8>)
 8005df0:	f023 0304 	bic.w	r3, r3, #4
 8005df4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	689b      	ldr	r3, [r3, #8]
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d015      	beq.n	8005e2a <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005dfe:	f7fd fe9d 	bl	8003b3c <HAL_GetTick>
 8005e02:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005e04:	e00a      	b.n	8005e1c <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005e06:	f7fd fe99 	bl	8003b3c <HAL_GetTick>
 8005e0a:	4602      	mov	r2, r0
 8005e0c:	693b      	ldr	r3, [r7, #16]
 8005e0e:	1ad3      	subs	r3, r2, r3
 8005e10:	f241 3288 	movw	r2, #5000	; 0x1388
 8005e14:	4293      	cmp	r3, r2
 8005e16:	d901      	bls.n	8005e1c <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8005e18:	2303      	movs	r3, #3
 8005e1a:	e0c5      	b.n	8005fa8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005e1c:	4b65      	ldr	r3, [pc, #404]	; (8005fb4 <HAL_RCC_OscConfig+0x4e8>)
 8005e1e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005e20:	f003 0302 	and.w	r3, r3, #2
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d0ee      	beq.n	8005e06 <HAL_RCC_OscConfig+0x33a>
 8005e28:	e014      	b.n	8005e54 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005e2a:	f7fd fe87 	bl	8003b3c <HAL_GetTick>
 8005e2e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005e30:	e00a      	b.n	8005e48 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005e32:	f7fd fe83 	bl	8003b3c <HAL_GetTick>
 8005e36:	4602      	mov	r2, r0
 8005e38:	693b      	ldr	r3, [r7, #16]
 8005e3a:	1ad3      	subs	r3, r2, r3
 8005e3c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005e40:	4293      	cmp	r3, r2
 8005e42:	d901      	bls.n	8005e48 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8005e44:	2303      	movs	r3, #3
 8005e46:	e0af      	b.n	8005fa8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005e48:	4b5a      	ldr	r3, [pc, #360]	; (8005fb4 <HAL_RCC_OscConfig+0x4e8>)
 8005e4a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005e4c:	f003 0302 	and.w	r3, r3, #2
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d1ee      	bne.n	8005e32 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005e54:	7dfb      	ldrb	r3, [r7, #23]
 8005e56:	2b01      	cmp	r3, #1
 8005e58:	d105      	bne.n	8005e66 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005e5a:	4b56      	ldr	r3, [pc, #344]	; (8005fb4 <HAL_RCC_OscConfig+0x4e8>)
 8005e5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e5e:	4a55      	ldr	r2, [pc, #340]	; (8005fb4 <HAL_RCC_OscConfig+0x4e8>)
 8005e60:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005e64:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	699b      	ldr	r3, [r3, #24]
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	f000 809b 	beq.w	8005fa6 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005e70:	4b50      	ldr	r3, [pc, #320]	; (8005fb4 <HAL_RCC_OscConfig+0x4e8>)
 8005e72:	689b      	ldr	r3, [r3, #8]
 8005e74:	f003 030c 	and.w	r3, r3, #12
 8005e78:	2b08      	cmp	r3, #8
 8005e7a:	d05c      	beq.n	8005f36 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	699b      	ldr	r3, [r3, #24]
 8005e80:	2b02      	cmp	r3, #2
 8005e82:	d141      	bne.n	8005f08 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005e84:	4b4c      	ldr	r3, [pc, #304]	; (8005fb8 <HAL_RCC_OscConfig+0x4ec>)
 8005e86:	2200      	movs	r2, #0
 8005e88:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e8a:	f7fd fe57 	bl	8003b3c <HAL_GetTick>
 8005e8e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005e90:	e008      	b.n	8005ea4 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005e92:	f7fd fe53 	bl	8003b3c <HAL_GetTick>
 8005e96:	4602      	mov	r2, r0
 8005e98:	693b      	ldr	r3, [r7, #16]
 8005e9a:	1ad3      	subs	r3, r2, r3
 8005e9c:	2b02      	cmp	r3, #2
 8005e9e:	d901      	bls.n	8005ea4 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8005ea0:	2303      	movs	r3, #3
 8005ea2:	e081      	b.n	8005fa8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005ea4:	4b43      	ldr	r3, [pc, #268]	; (8005fb4 <HAL_RCC_OscConfig+0x4e8>)
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	d1f0      	bne.n	8005e92 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	69da      	ldr	r2, [r3, #28]
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	6a1b      	ldr	r3, [r3, #32]
 8005eb8:	431a      	orrs	r2, r3
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ebe:	019b      	lsls	r3, r3, #6
 8005ec0:	431a      	orrs	r2, r3
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ec6:	085b      	lsrs	r3, r3, #1
 8005ec8:	3b01      	subs	r3, #1
 8005eca:	041b      	lsls	r3, r3, #16
 8005ecc:	431a      	orrs	r2, r3
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ed2:	061b      	lsls	r3, r3, #24
 8005ed4:	4937      	ldr	r1, [pc, #220]	; (8005fb4 <HAL_RCC_OscConfig+0x4e8>)
 8005ed6:	4313      	orrs	r3, r2
 8005ed8:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005eda:	4b37      	ldr	r3, [pc, #220]	; (8005fb8 <HAL_RCC_OscConfig+0x4ec>)
 8005edc:	2201      	movs	r2, #1
 8005ede:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ee0:	f7fd fe2c 	bl	8003b3c <HAL_GetTick>
 8005ee4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005ee6:	e008      	b.n	8005efa <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005ee8:	f7fd fe28 	bl	8003b3c <HAL_GetTick>
 8005eec:	4602      	mov	r2, r0
 8005eee:	693b      	ldr	r3, [r7, #16]
 8005ef0:	1ad3      	subs	r3, r2, r3
 8005ef2:	2b02      	cmp	r3, #2
 8005ef4:	d901      	bls.n	8005efa <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8005ef6:	2303      	movs	r3, #3
 8005ef8:	e056      	b.n	8005fa8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005efa:	4b2e      	ldr	r3, [pc, #184]	; (8005fb4 <HAL_RCC_OscConfig+0x4e8>)
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d0f0      	beq.n	8005ee8 <HAL_RCC_OscConfig+0x41c>
 8005f06:	e04e      	b.n	8005fa6 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005f08:	4b2b      	ldr	r3, [pc, #172]	; (8005fb8 <HAL_RCC_OscConfig+0x4ec>)
 8005f0a:	2200      	movs	r2, #0
 8005f0c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005f0e:	f7fd fe15 	bl	8003b3c <HAL_GetTick>
 8005f12:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005f14:	e008      	b.n	8005f28 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005f16:	f7fd fe11 	bl	8003b3c <HAL_GetTick>
 8005f1a:	4602      	mov	r2, r0
 8005f1c:	693b      	ldr	r3, [r7, #16]
 8005f1e:	1ad3      	subs	r3, r2, r3
 8005f20:	2b02      	cmp	r3, #2
 8005f22:	d901      	bls.n	8005f28 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8005f24:	2303      	movs	r3, #3
 8005f26:	e03f      	b.n	8005fa8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005f28:	4b22      	ldr	r3, [pc, #136]	; (8005fb4 <HAL_RCC_OscConfig+0x4e8>)
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d1f0      	bne.n	8005f16 <HAL_RCC_OscConfig+0x44a>
 8005f34:	e037      	b.n	8005fa6 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	699b      	ldr	r3, [r3, #24]
 8005f3a:	2b01      	cmp	r3, #1
 8005f3c:	d101      	bne.n	8005f42 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8005f3e:	2301      	movs	r3, #1
 8005f40:	e032      	b.n	8005fa8 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005f42:	4b1c      	ldr	r3, [pc, #112]	; (8005fb4 <HAL_RCC_OscConfig+0x4e8>)
 8005f44:	685b      	ldr	r3, [r3, #4]
 8005f46:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	699b      	ldr	r3, [r3, #24]
 8005f4c:	2b01      	cmp	r3, #1
 8005f4e:	d028      	beq.n	8005fa2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005f5a:	429a      	cmp	r2, r3
 8005f5c:	d121      	bne.n	8005fa2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005f68:	429a      	cmp	r2, r3
 8005f6a:	d11a      	bne.n	8005fa2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005f6c:	68fa      	ldr	r2, [r7, #12]
 8005f6e:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005f72:	4013      	ands	r3, r2
 8005f74:	687a      	ldr	r2, [r7, #4]
 8005f76:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005f78:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005f7a:	4293      	cmp	r3, r2
 8005f7c:	d111      	bne.n	8005fa2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f88:	085b      	lsrs	r3, r3, #1
 8005f8a:	3b01      	subs	r3, #1
 8005f8c:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005f8e:	429a      	cmp	r2, r3
 8005f90:	d107      	bne.n	8005fa2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f9c:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005f9e:	429a      	cmp	r2, r3
 8005fa0:	d001      	beq.n	8005fa6 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8005fa2:	2301      	movs	r3, #1
 8005fa4:	e000      	b.n	8005fa8 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8005fa6:	2300      	movs	r3, #0
}
 8005fa8:	4618      	mov	r0, r3
 8005faa:	3718      	adds	r7, #24
 8005fac:	46bd      	mov	sp, r7
 8005fae:	bd80      	pop	{r7, pc}
 8005fb0:	40007000 	.word	0x40007000
 8005fb4:	40023800 	.word	0x40023800
 8005fb8:	42470060 	.word	0x42470060

08005fbc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005fbc:	b580      	push	{r7, lr}
 8005fbe:	b084      	sub	sp, #16
 8005fc0:	af00      	add	r7, sp, #0
 8005fc2:	6078      	str	r0, [r7, #4]
 8005fc4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d101      	bne.n	8005fd0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005fcc:	2301      	movs	r3, #1
 8005fce:	e0cc      	b.n	800616a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005fd0:	4b68      	ldr	r3, [pc, #416]	; (8006174 <HAL_RCC_ClockConfig+0x1b8>)
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	f003 0307 	and.w	r3, r3, #7
 8005fd8:	683a      	ldr	r2, [r7, #0]
 8005fda:	429a      	cmp	r2, r3
 8005fdc:	d90c      	bls.n	8005ff8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005fde:	4b65      	ldr	r3, [pc, #404]	; (8006174 <HAL_RCC_ClockConfig+0x1b8>)
 8005fe0:	683a      	ldr	r2, [r7, #0]
 8005fe2:	b2d2      	uxtb	r2, r2
 8005fe4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005fe6:	4b63      	ldr	r3, [pc, #396]	; (8006174 <HAL_RCC_ClockConfig+0x1b8>)
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	f003 0307 	and.w	r3, r3, #7
 8005fee:	683a      	ldr	r2, [r7, #0]
 8005ff0:	429a      	cmp	r2, r3
 8005ff2:	d001      	beq.n	8005ff8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005ff4:	2301      	movs	r3, #1
 8005ff6:	e0b8      	b.n	800616a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	f003 0302 	and.w	r3, r3, #2
 8006000:	2b00      	cmp	r3, #0
 8006002:	d020      	beq.n	8006046 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	f003 0304 	and.w	r3, r3, #4
 800600c:	2b00      	cmp	r3, #0
 800600e:	d005      	beq.n	800601c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006010:	4b59      	ldr	r3, [pc, #356]	; (8006178 <HAL_RCC_ClockConfig+0x1bc>)
 8006012:	689b      	ldr	r3, [r3, #8]
 8006014:	4a58      	ldr	r2, [pc, #352]	; (8006178 <HAL_RCC_ClockConfig+0x1bc>)
 8006016:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800601a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	f003 0308 	and.w	r3, r3, #8
 8006024:	2b00      	cmp	r3, #0
 8006026:	d005      	beq.n	8006034 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006028:	4b53      	ldr	r3, [pc, #332]	; (8006178 <HAL_RCC_ClockConfig+0x1bc>)
 800602a:	689b      	ldr	r3, [r3, #8]
 800602c:	4a52      	ldr	r2, [pc, #328]	; (8006178 <HAL_RCC_ClockConfig+0x1bc>)
 800602e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8006032:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006034:	4b50      	ldr	r3, [pc, #320]	; (8006178 <HAL_RCC_ClockConfig+0x1bc>)
 8006036:	689b      	ldr	r3, [r3, #8]
 8006038:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	689b      	ldr	r3, [r3, #8]
 8006040:	494d      	ldr	r1, [pc, #308]	; (8006178 <HAL_RCC_ClockConfig+0x1bc>)
 8006042:	4313      	orrs	r3, r2
 8006044:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	f003 0301 	and.w	r3, r3, #1
 800604e:	2b00      	cmp	r3, #0
 8006050:	d044      	beq.n	80060dc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	685b      	ldr	r3, [r3, #4]
 8006056:	2b01      	cmp	r3, #1
 8006058:	d107      	bne.n	800606a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800605a:	4b47      	ldr	r3, [pc, #284]	; (8006178 <HAL_RCC_ClockConfig+0x1bc>)
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006062:	2b00      	cmp	r3, #0
 8006064:	d119      	bne.n	800609a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006066:	2301      	movs	r3, #1
 8006068:	e07f      	b.n	800616a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	685b      	ldr	r3, [r3, #4]
 800606e:	2b02      	cmp	r3, #2
 8006070:	d003      	beq.n	800607a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006076:	2b03      	cmp	r3, #3
 8006078:	d107      	bne.n	800608a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800607a:	4b3f      	ldr	r3, [pc, #252]	; (8006178 <HAL_RCC_ClockConfig+0x1bc>)
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006082:	2b00      	cmp	r3, #0
 8006084:	d109      	bne.n	800609a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006086:	2301      	movs	r3, #1
 8006088:	e06f      	b.n	800616a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800608a:	4b3b      	ldr	r3, [pc, #236]	; (8006178 <HAL_RCC_ClockConfig+0x1bc>)
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	f003 0302 	and.w	r3, r3, #2
 8006092:	2b00      	cmp	r3, #0
 8006094:	d101      	bne.n	800609a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006096:	2301      	movs	r3, #1
 8006098:	e067      	b.n	800616a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800609a:	4b37      	ldr	r3, [pc, #220]	; (8006178 <HAL_RCC_ClockConfig+0x1bc>)
 800609c:	689b      	ldr	r3, [r3, #8]
 800609e:	f023 0203 	bic.w	r2, r3, #3
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	685b      	ldr	r3, [r3, #4]
 80060a6:	4934      	ldr	r1, [pc, #208]	; (8006178 <HAL_RCC_ClockConfig+0x1bc>)
 80060a8:	4313      	orrs	r3, r2
 80060aa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80060ac:	f7fd fd46 	bl	8003b3c <HAL_GetTick>
 80060b0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80060b2:	e00a      	b.n	80060ca <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80060b4:	f7fd fd42 	bl	8003b3c <HAL_GetTick>
 80060b8:	4602      	mov	r2, r0
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	1ad3      	subs	r3, r2, r3
 80060be:	f241 3288 	movw	r2, #5000	; 0x1388
 80060c2:	4293      	cmp	r3, r2
 80060c4:	d901      	bls.n	80060ca <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80060c6:	2303      	movs	r3, #3
 80060c8:	e04f      	b.n	800616a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80060ca:	4b2b      	ldr	r3, [pc, #172]	; (8006178 <HAL_RCC_ClockConfig+0x1bc>)
 80060cc:	689b      	ldr	r3, [r3, #8]
 80060ce:	f003 020c 	and.w	r2, r3, #12
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	685b      	ldr	r3, [r3, #4]
 80060d6:	009b      	lsls	r3, r3, #2
 80060d8:	429a      	cmp	r2, r3
 80060da:	d1eb      	bne.n	80060b4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80060dc:	4b25      	ldr	r3, [pc, #148]	; (8006174 <HAL_RCC_ClockConfig+0x1b8>)
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	f003 0307 	and.w	r3, r3, #7
 80060e4:	683a      	ldr	r2, [r7, #0]
 80060e6:	429a      	cmp	r2, r3
 80060e8:	d20c      	bcs.n	8006104 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80060ea:	4b22      	ldr	r3, [pc, #136]	; (8006174 <HAL_RCC_ClockConfig+0x1b8>)
 80060ec:	683a      	ldr	r2, [r7, #0]
 80060ee:	b2d2      	uxtb	r2, r2
 80060f0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80060f2:	4b20      	ldr	r3, [pc, #128]	; (8006174 <HAL_RCC_ClockConfig+0x1b8>)
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	f003 0307 	and.w	r3, r3, #7
 80060fa:	683a      	ldr	r2, [r7, #0]
 80060fc:	429a      	cmp	r2, r3
 80060fe:	d001      	beq.n	8006104 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006100:	2301      	movs	r3, #1
 8006102:	e032      	b.n	800616a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	f003 0304 	and.w	r3, r3, #4
 800610c:	2b00      	cmp	r3, #0
 800610e:	d008      	beq.n	8006122 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006110:	4b19      	ldr	r3, [pc, #100]	; (8006178 <HAL_RCC_ClockConfig+0x1bc>)
 8006112:	689b      	ldr	r3, [r3, #8]
 8006114:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	68db      	ldr	r3, [r3, #12]
 800611c:	4916      	ldr	r1, [pc, #88]	; (8006178 <HAL_RCC_ClockConfig+0x1bc>)
 800611e:	4313      	orrs	r3, r2
 8006120:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	f003 0308 	and.w	r3, r3, #8
 800612a:	2b00      	cmp	r3, #0
 800612c:	d009      	beq.n	8006142 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800612e:	4b12      	ldr	r3, [pc, #72]	; (8006178 <HAL_RCC_ClockConfig+0x1bc>)
 8006130:	689b      	ldr	r3, [r3, #8]
 8006132:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	691b      	ldr	r3, [r3, #16]
 800613a:	00db      	lsls	r3, r3, #3
 800613c:	490e      	ldr	r1, [pc, #56]	; (8006178 <HAL_RCC_ClockConfig+0x1bc>)
 800613e:	4313      	orrs	r3, r2
 8006140:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006142:	f000 f821 	bl	8006188 <HAL_RCC_GetSysClockFreq>
 8006146:	4602      	mov	r2, r0
 8006148:	4b0b      	ldr	r3, [pc, #44]	; (8006178 <HAL_RCC_ClockConfig+0x1bc>)
 800614a:	689b      	ldr	r3, [r3, #8]
 800614c:	091b      	lsrs	r3, r3, #4
 800614e:	f003 030f 	and.w	r3, r3, #15
 8006152:	490a      	ldr	r1, [pc, #40]	; (800617c <HAL_RCC_ClockConfig+0x1c0>)
 8006154:	5ccb      	ldrb	r3, [r1, r3]
 8006156:	fa22 f303 	lsr.w	r3, r2, r3
 800615a:	4a09      	ldr	r2, [pc, #36]	; (8006180 <HAL_RCC_ClockConfig+0x1c4>)
 800615c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800615e:	4b09      	ldr	r3, [pc, #36]	; (8006184 <HAL_RCC_ClockConfig+0x1c8>)
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	4618      	mov	r0, r3
 8006164:	f7fd fca6 	bl	8003ab4 <HAL_InitTick>

  return HAL_OK;
 8006168:	2300      	movs	r3, #0
}
 800616a:	4618      	mov	r0, r3
 800616c:	3710      	adds	r7, #16
 800616e:	46bd      	mov	sp, r7
 8006170:	bd80      	pop	{r7, pc}
 8006172:	bf00      	nop
 8006174:	40023c00 	.word	0x40023c00
 8006178:	40023800 	.word	0x40023800
 800617c:	0800a6cc 	.word	0x0800a6cc
 8006180:	20000020 	.word	0x20000020
 8006184:	20000024 	.word	0x20000024

08006188 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006188:	b5b0      	push	{r4, r5, r7, lr}
 800618a:	b084      	sub	sp, #16
 800618c:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800618e:	2100      	movs	r1, #0
 8006190:	6079      	str	r1, [r7, #4]
 8006192:	2100      	movs	r1, #0
 8006194:	60f9      	str	r1, [r7, #12]
 8006196:	2100      	movs	r1, #0
 8006198:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800619a:	2100      	movs	r1, #0
 800619c:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800619e:	4952      	ldr	r1, [pc, #328]	; (80062e8 <HAL_RCC_GetSysClockFreq+0x160>)
 80061a0:	6889      	ldr	r1, [r1, #8]
 80061a2:	f001 010c 	and.w	r1, r1, #12
 80061a6:	2908      	cmp	r1, #8
 80061a8:	d00d      	beq.n	80061c6 <HAL_RCC_GetSysClockFreq+0x3e>
 80061aa:	2908      	cmp	r1, #8
 80061ac:	f200 8094 	bhi.w	80062d8 <HAL_RCC_GetSysClockFreq+0x150>
 80061b0:	2900      	cmp	r1, #0
 80061b2:	d002      	beq.n	80061ba <HAL_RCC_GetSysClockFreq+0x32>
 80061b4:	2904      	cmp	r1, #4
 80061b6:	d003      	beq.n	80061c0 <HAL_RCC_GetSysClockFreq+0x38>
 80061b8:	e08e      	b.n	80062d8 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80061ba:	4b4c      	ldr	r3, [pc, #304]	; (80062ec <HAL_RCC_GetSysClockFreq+0x164>)
 80061bc:	60bb      	str	r3, [r7, #8]
       break;
 80061be:	e08e      	b.n	80062de <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80061c0:	4b4b      	ldr	r3, [pc, #300]	; (80062f0 <HAL_RCC_GetSysClockFreq+0x168>)
 80061c2:	60bb      	str	r3, [r7, #8]
      break;
 80061c4:	e08b      	b.n	80062de <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80061c6:	4948      	ldr	r1, [pc, #288]	; (80062e8 <HAL_RCC_GetSysClockFreq+0x160>)
 80061c8:	6849      	ldr	r1, [r1, #4]
 80061ca:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 80061ce:	6079      	str	r1, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80061d0:	4945      	ldr	r1, [pc, #276]	; (80062e8 <HAL_RCC_GetSysClockFreq+0x160>)
 80061d2:	6849      	ldr	r1, [r1, #4]
 80061d4:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 80061d8:	2900      	cmp	r1, #0
 80061da:	d024      	beq.n	8006226 <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80061dc:	4942      	ldr	r1, [pc, #264]	; (80062e8 <HAL_RCC_GetSysClockFreq+0x160>)
 80061de:	6849      	ldr	r1, [r1, #4]
 80061e0:	0989      	lsrs	r1, r1, #6
 80061e2:	4608      	mov	r0, r1
 80061e4:	f04f 0100 	mov.w	r1, #0
 80061e8:	f240 14ff 	movw	r4, #511	; 0x1ff
 80061ec:	f04f 0500 	mov.w	r5, #0
 80061f0:	ea00 0204 	and.w	r2, r0, r4
 80061f4:	ea01 0305 	and.w	r3, r1, r5
 80061f8:	493d      	ldr	r1, [pc, #244]	; (80062f0 <HAL_RCC_GetSysClockFreq+0x168>)
 80061fa:	fb01 f003 	mul.w	r0, r1, r3
 80061fe:	2100      	movs	r1, #0
 8006200:	fb01 f102 	mul.w	r1, r1, r2
 8006204:	1844      	adds	r4, r0, r1
 8006206:	493a      	ldr	r1, [pc, #232]	; (80062f0 <HAL_RCC_GetSysClockFreq+0x168>)
 8006208:	fba2 0101 	umull	r0, r1, r2, r1
 800620c:	1863      	adds	r3, r4, r1
 800620e:	4619      	mov	r1, r3
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	461a      	mov	r2, r3
 8006214:	f04f 0300 	mov.w	r3, #0
 8006218:	f7f9 ffde 	bl	80001d8 <__aeabi_uldivmod>
 800621c:	4602      	mov	r2, r0
 800621e:	460b      	mov	r3, r1
 8006220:	4613      	mov	r3, r2
 8006222:	60fb      	str	r3, [r7, #12]
 8006224:	e04a      	b.n	80062bc <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006226:	4b30      	ldr	r3, [pc, #192]	; (80062e8 <HAL_RCC_GetSysClockFreq+0x160>)
 8006228:	685b      	ldr	r3, [r3, #4]
 800622a:	099b      	lsrs	r3, r3, #6
 800622c:	461a      	mov	r2, r3
 800622e:	f04f 0300 	mov.w	r3, #0
 8006232:	f240 10ff 	movw	r0, #511	; 0x1ff
 8006236:	f04f 0100 	mov.w	r1, #0
 800623a:	ea02 0400 	and.w	r4, r2, r0
 800623e:	ea03 0501 	and.w	r5, r3, r1
 8006242:	4620      	mov	r0, r4
 8006244:	4629      	mov	r1, r5
 8006246:	f04f 0200 	mov.w	r2, #0
 800624a:	f04f 0300 	mov.w	r3, #0
 800624e:	014b      	lsls	r3, r1, #5
 8006250:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8006254:	0142      	lsls	r2, r0, #5
 8006256:	4610      	mov	r0, r2
 8006258:	4619      	mov	r1, r3
 800625a:	1b00      	subs	r0, r0, r4
 800625c:	eb61 0105 	sbc.w	r1, r1, r5
 8006260:	f04f 0200 	mov.w	r2, #0
 8006264:	f04f 0300 	mov.w	r3, #0
 8006268:	018b      	lsls	r3, r1, #6
 800626a:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800626e:	0182      	lsls	r2, r0, #6
 8006270:	1a12      	subs	r2, r2, r0
 8006272:	eb63 0301 	sbc.w	r3, r3, r1
 8006276:	f04f 0000 	mov.w	r0, #0
 800627a:	f04f 0100 	mov.w	r1, #0
 800627e:	00d9      	lsls	r1, r3, #3
 8006280:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006284:	00d0      	lsls	r0, r2, #3
 8006286:	4602      	mov	r2, r0
 8006288:	460b      	mov	r3, r1
 800628a:	1912      	adds	r2, r2, r4
 800628c:	eb45 0303 	adc.w	r3, r5, r3
 8006290:	f04f 0000 	mov.w	r0, #0
 8006294:	f04f 0100 	mov.w	r1, #0
 8006298:	0299      	lsls	r1, r3, #10
 800629a:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800629e:	0290      	lsls	r0, r2, #10
 80062a0:	4602      	mov	r2, r0
 80062a2:	460b      	mov	r3, r1
 80062a4:	4610      	mov	r0, r2
 80062a6:	4619      	mov	r1, r3
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	461a      	mov	r2, r3
 80062ac:	f04f 0300 	mov.w	r3, #0
 80062b0:	f7f9 ff92 	bl	80001d8 <__aeabi_uldivmod>
 80062b4:	4602      	mov	r2, r0
 80062b6:	460b      	mov	r3, r1
 80062b8:	4613      	mov	r3, r2
 80062ba:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80062bc:	4b0a      	ldr	r3, [pc, #40]	; (80062e8 <HAL_RCC_GetSysClockFreq+0x160>)
 80062be:	685b      	ldr	r3, [r3, #4]
 80062c0:	0c1b      	lsrs	r3, r3, #16
 80062c2:	f003 0303 	and.w	r3, r3, #3
 80062c6:	3301      	adds	r3, #1
 80062c8:	005b      	lsls	r3, r3, #1
 80062ca:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80062cc:	68fa      	ldr	r2, [r7, #12]
 80062ce:	683b      	ldr	r3, [r7, #0]
 80062d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80062d4:	60bb      	str	r3, [r7, #8]
      break;
 80062d6:	e002      	b.n	80062de <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80062d8:	4b04      	ldr	r3, [pc, #16]	; (80062ec <HAL_RCC_GetSysClockFreq+0x164>)
 80062da:	60bb      	str	r3, [r7, #8]
      break;
 80062dc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80062de:	68bb      	ldr	r3, [r7, #8]
}
 80062e0:	4618      	mov	r0, r3
 80062e2:	3710      	adds	r7, #16
 80062e4:	46bd      	mov	sp, r7
 80062e6:	bdb0      	pop	{r4, r5, r7, pc}
 80062e8:	40023800 	.word	0x40023800
 80062ec:	00f42400 	.word	0x00f42400
 80062f0:	00989680 	.word	0x00989680

080062f4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80062f4:	b480      	push	{r7}
 80062f6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80062f8:	4b03      	ldr	r3, [pc, #12]	; (8006308 <HAL_RCC_GetHCLKFreq+0x14>)
 80062fa:	681b      	ldr	r3, [r3, #0]
}
 80062fc:	4618      	mov	r0, r3
 80062fe:	46bd      	mov	sp, r7
 8006300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006304:	4770      	bx	lr
 8006306:	bf00      	nop
 8006308:	20000020 	.word	0x20000020

0800630c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800630c:	b580      	push	{r7, lr}
 800630e:	b082      	sub	sp, #8
 8006310:	af00      	add	r7, sp, #0
 8006312:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	2b00      	cmp	r3, #0
 8006318:	d101      	bne.n	800631e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800631a:	2301      	movs	r3, #1
 800631c:	e07b      	b.n	8006416 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006322:	2b00      	cmp	r3, #0
 8006324:	d108      	bne.n	8006338 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	685b      	ldr	r3, [r3, #4]
 800632a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800632e:	d009      	beq.n	8006344 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	2200      	movs	r2, #0
 8006334:	61da      	str	r2, [r3, #28]
 8006336:	e005      	b.n	8006344 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	2200      	movs	r2, #0
 800633c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	2200      	movs	r2, #0
 8006342:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	2200      	movs	r2, #0
 8006348:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006350:	b2db      	uxtb	r3, r3
 8006352:	2b00      	cmp	r3, #0
 8006354:	d106      	bne.n	8006364 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	2200      	movs	r2, #0
 800635a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800635e:	6878      	ldr	r0, [r7, #4]
 8006360:	f7fb fb96 	bl	8001a90 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	2202      	movs	r2, #2
 8006368:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	681a      	ldr	r2, [r3, #0]
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800637a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	685b      	ldr	r3, [r3, #4]
 8006380:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	689b      	ldr	r3, [r3, #8]
 8006388:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800638c:	431a      	orrs	r2, r3
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	68db      	ldr	r3, [r3, #12]
 8006392:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006396:	431a      	orrs	r2, r3
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	691b      	ldr	r3, [r3, #16]
 800639c:	f003 0302 	and.w	r3, r3, #2
 80063a0:	431a      	orrs	r2, r3
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	695b      	ldr	r3, [r3, #20]
 80063a6:	f003 0301 	and.w	r3, r3, #1
 80063aa:	431a      	orrs	r2, r3
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	699b      	ldr	r3, [r3, #24]
 80063b0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80063b4:	431a      	orrs	r2, r3
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	69db      	ldr	r3, [r3, #28]
 80063ba:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80063be:	431a      	orrs	r2, r3
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	6a1b      	ldr	r3, [r3, #32]
 80063c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80063c8:	ea42 0103 	orr.w	r1, r2, r3
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80063d0:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	430a      	orrs	r2, r1
 80063da:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	699b      	ldr	r3, [r3, #24]
 80063e0:	0c1b      	lsrs	r3, r3, #16
 80063e2:	f003 0104 	and.w	r1, r3, #4
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063ea:	f003 0210 	and.w	r2, r3, #16
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	430a      	orrs	r2, r1
 80063f4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	69da      	ldr	r2, [r3, #28]
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006404:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	2200      	movs	r2, #0
 800640a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	2201      	movs	r2, #1
 8006410:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8006414:	2300      	movs	r3, #0
}
 8006416:	4618      	mov	r0, r3
 8006418:	3708      	adds	r7, #8
 800641a:	46bd      	mov	sp, r7
 800641c:	bd80      	pop	{r7, pc}
	...

08006420 <HAL_SPI_Transmit_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8006420:	b480      	push	{r7}
 8006422:	b087      	sub	sp, #28
 8006424:	af00      	add	r7, sp, #0
 8006426:	60f8      	str	r0, [r7, #12]
 8006428:	60b9      	str	r1, [r7, #8]
 800642a:	4613      	mov	r3, r2
 800642c:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800642e:	2300      	movs	r3, #0
 8006430:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006438:	2b01      	cmp	r3, #1
 800643a:	d101      	bne.n	8006440 <HAL_SPI_Transmit_IT+0x20>
 800643c:	2302      	movs	r3, #2
 800643e:	e06f      	b.n	8006520 <HAL_SPI_Transmit_IT+0x100>
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	2201      	movs	r2, #1
 8006444:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if ((pData == NULL) || (Size == 0U))
 8006448:	68bb      	ldr	r3, [r7, #8]
 800644a:	2b00      	cmp	r3, #0
 800644c:	d002      	beq.n	8006454 <HAL_SPI_Transmit_IT+0x34>
 800644e:	88fb      	ldrh	r3, [r7, #6]
 8006450:	2b00      	cmp	r3, #0
 8006452:	d102      	bne.n	800645a <HAL_SPI_Transmit_IT+0x3a>
  {
    errorcode = HAL_ERROR;
 8006454:	2301      	movs	r3, #1
 8006456:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006458:	e05d      	b.n	8006516 <HAL_SPI_Transmit_IT+0xf6>
  }

  if (hspi->State != HAL_SPI_STATE_READY)
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006460:	b2db      	uxtb	r3, r3
 8006462:	2b01      	cmp	r3, #1
 8006464:	d002      	beq.n	800646c <HAL_SPI_Transmit_IT+0x4c>
  {
    errorcode = HAL_BUSY;
 8006466:	2302      	movs	r3, #2
 8006468:	75fb      	strb	r3, [r7, #23]
    goto error;
 800646a:	e054      	b.n	8006516 <HAL_SPI_Transmit_IT+0xf6>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	2203      	movs	r2, #3
 8006470:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	2200      	movs	r2, #0
 8006478:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	68ba      	ldr	r2, [r7, #8]
 800647e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	88fa      	ldrh	r2, [r7, #6]
 8006484:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	88fa      	ldrh	r2, [r7, #6]
 800648a:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	2200      	movs	r2, #0
 8006490:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	2200      	movs	r2, #0
 8006496:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	2200      	movs	r2, #0
 800649c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	2200      	movs	r2, #0
 80064a2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	68db      	ldr	r3, [r3, #12]
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	d003      	beq.n	80064b4 <HAL_SPI_Transmit_IT+0x94>
  {
    hspi->TxISR = SPI_TxISR_16BIT;
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	4a1f      	ldr	r2, [pc, #124]	; (800652c <HAL_SPI_Transmit_IT+0x10c>)
 80064b0:	645a      	str	r2, [r3, #68]	; 0x44
 80064b2:	e002      	b.n	80064ba <HAL_SPI_Transmit_IT+0x9a>
  }
  else
  {
    hspi->TxISR = SPI_TxISR_8BIT;
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	4a1e      	ldr	r2, [pc, #120]	; (8006530 <HAL_SPI_Transmit_IT+0x110>)
 80064b8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	689b      	ldr	r3, [r3, #8]
 80064be:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80064c2:	d10f      	bne.n	80064e4 <HAL_SPI_Transmit_IT+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	681a      	ldr	r2, [r3, #0]
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80064d2:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	681a      	ldr	r2, [r3, #0]
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80064e2:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	685a      	ldr	r2, [r3, #4]
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	f042 02a0 	orr.w	r2, r2, #160	; 0xa0
 80064f2:	605a      	str	r2, [r3, #4]


  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80064fe:	2b40      	cmp	r3, #64	; 0x40
 8006500:	d008      	beq.n	8006514 <HAL_SPI_Transmit_IT+0xf4>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	681a      	ldr	r2, [r3, #0]
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006510:	601a      	str	r2, [r3, #0]
 8006512:	e000      	b.n	8006516 <HAL_SPI_Transmit_IT+0xf6>
  }

error :
 8006514:	bf00      	nop
  __HAL_UNLOCK(hspi);
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	2200      	movs	r2, #0
 800651a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800651e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006520:	4618      	mov	r0, r3
 8006522:	371c      	adds	r7, #28
 8006524:	46bd      	mov	sp, r7
 8006526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800652a:	4770      	bx	lr
 800652c:	080067b7 	.word	0x080067b7
 8006530:	08006771 	.word	0x08006771

08006534 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8006534:	b580      	push	{r7, lr}
 8006536:	b088      	sub	sp, #32
 8006538:	af00      	add	r7, sp, #0
 800653a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	685b      	ldr	r3, [r3, #4]
 8006542:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	689b      	ldr	r3, [r3, #8]
 800654a:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800654c:	69bb      	ldr	r3, [r7, #24]
 800654e:	099b      	lsrs	r3, r3, #6
 8006550:	f003 0301 	and.w	r3, r3, #1
 8006554:	2b00      	cmp	r3, #0
 8006556:	d10f      	bne.n	8006578 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8006558:	69bb      	ldr	r3, [r7, #24]
 800655a:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800655e:	2b00      	cmp	r3, #0
 8006560:	d00a      	beq.n	8006578 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8006562:	69fb      	ldr	r3, [r7, #28]
 8006564:	099b      	lsrs	r3, r3, #6
 8006566:	f003 0301 	and.w	r3, r3, #1
 800656a:	2b00      	cmp	r3, #0
 800656c:	d004      	beq.n	8006578 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006572:	6878      	ldr	r0, [r7, #4]
 8006574:	4798      	blx	r3
    return;
 8006576:	e0d7      	b.n	8006728 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8006578:	69bb      	ldr	r3, [r7, #24]
 800657a:	085b      	lsrs	r3, r3, #1
 800657c:	f003 0301 	and.w	r3, r3, #1
 8006580:	2b00      	cmp	r3, #0
 8006582:	d00a      	beq.n	800659a <HAL_SPI_IRQHandler+0x66>
 8006584:	69fb      	ldr	r3, [r7, #28]
 8006586:	09db      	lsrs	r3, r3, #7
 8006588:	f003 0301 	and.w	r3, r3, #1
 800658c:	2b00      	cmp	r3, #0
 800658e:	d004      	beq.n	800659a <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006594:	6878      	ldr	r0, [r7, #4]
 8006596:	4798      	blx	r3
    return;
 8006598:	e0c6      	b.n	8006728 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800659a:	69bb      	ldr	r3, [r7, #24]
 800659c:	095b      	lsrs	r3, r3, #5
 800659e:	f003 0301 	and.w	r3, r3, #1
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d10c      	bne.n	80065c0 <HAL_SPI_IRQHandler+0x8c>
 80065a6:	69bb      	ldr	r3, [r7, #24]
 80065a8:	099b      	lsrs	r3, r3, #6
 80065aa:	f003 0301 	and.w	r3, r3, #1
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d106      	bne.n	80065c0 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80065b2:	69bb      	ldr	r3, [r7, #24]
 80065b4:	0a1b      	lsrs	r3, r3, #8
 80065b6:	f003 0301 	and.w	r3, r3, #1
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	f000 80b4 	beq.w	8006728 <HAL_SPI_IRQHandler+0x1f4>
 80065c0:	69fb      	ldr	r3, [r7, #28]
 80065c2:	095b      	lsrs	r3, r3, #5
 80065c4:	f003 0301 	and.w	r3, r3, #1
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	f000 80ad 	beq.w	8006728 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80065ce:	69bb      	ldr	r3, [r7, #24]
 80065d0:	099b      	lsrs	r3, r3, #6
 80065d2:	f003 0301 	and.w	r3, r3, #1
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	d023      	beq.n	8006622 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80065e0:	b2db      	uxtb	r3, r3
 80065e2:	2b03      	cmp	r3, #3
 80065e4:	d011      	beq.n	800660a <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80065ea:	f043 0204 	orr.w	r2, r3, #4
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80065f2:	2300      	movs	r3, #0
 80065f4:	617b      	str	r3, [r7, #20]
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	68db      	ldr	r3, [r3, #12]
 80065fc:	617b      	str	r3, [r7, #20]
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	689b      	ldr	r3, [r3, #8]
 8006604:	617b      	str	r3, [r7, #20]
 8006606:	697b      	ldr	r3, [r7, #20]
 8006608:	e00b      	b.n	8006622 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800660a:	2300      	movs	r3, #0
 800660c:	613b      	str	r3, [r7, #16]
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	68db      	ldr	r3, [r3, #12]
 8006614:	613b      	str	r3, [r7, #16]
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	689b      	ldr	r3, [r3, #8]
 800661c:	613b      	str	r3, [r7, #16]
 800661e:	693b      	ldr	r3, [r7, #16]
        return;
 8006620:	e082      	b.n	8006728 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8006622:	69bb      	ldr	r3, [r7, #24]
 8006624:	095b      	lsrs	r3, r3, #5
 8006626:	f003 0301 	and.w	r3, r3, #1
 800662a:	2b00      	cmp	r3, #0
 800662c:	d014      	beq.n	8006658 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006632:	f043 0201 	orr.w	r2, r3, #1
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800663a:	2300      	movs	r3, #0
 800663c:	60fb      	str	r3, [r7, #12]
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	689b      	ldr	r3, [r3, #8]
 8006644:	60fb      	str	r3, [r7, #12]
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	681a      	ldr	r2, [r3, #0]
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006654:	601a      	str	r2, [r3, #0]
 8006656:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8006658:	69bb      	ldr	r3, [r7, #24]
 800665a:	0a1b      	lsrs	r3, r3, #8
 800665c:	f003 0301 	and.w	r3, r3, #1
 8006660:	2b00      	cmp	r3, #0
 8006662:	d00c      	beq.n	800667e <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006668:	f043 0208 	orr.w	r2, r3, #8
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8006670:	2300      	movs	r3, #0
 8006672:	60bb      	str	r3, [r7, #8]
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	689b      	ldr	r3, [r3, #8]
 800667a:	60bb      	str	r3, [r7, #8]
 800667c:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006682:	2b00      	cmp	r3, #0
 8006684:	d04f      	beq.n	8006726 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	685a      	ldr	r2, [r3, #4]
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006694:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	2201      	movs	r2, #1
 800669a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800669e:	69fb      	ldr	r3, [r7, #28]
 80066a0:	f003 0302 	and.w	r3, r3, #2
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	d104      	bne.n	80066b2 <HAL_SPI_IRQHandler+0x17e>
 80066a8:	69fb      	ldr	r3, [r7, #28]
 80066aa:	f003 0301 	and.w	r3, r3, #1
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d034      	beq.n	800671c <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	685a      	ldr	r2, [r3, #4]
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	f022 0203 	bic.w	r2, r2, #3
 80066c0:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d011      	beq.n	80066ee <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80066ce:	4a18      	ldr	r2, [pc, #96]	; (8006730 <HAL_SPI_IRQHandler+0x1fc>)
 80066d0:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80066d6:	4618      	mov	r0, r3
 80066d8:	f7fe f9d2 	bl	8004a80 <HAL_DMA_Abort_IT>
 80066dc:	4603      	mov	r3, r0
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d005      	beq.n	80066ee <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80066e6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d016      	beq.n	8006724 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80066fa:	4a0d      	ldr	r2, [pc, #52]	; (8006730 <HAL_SPI_IRQHandler+0x1fc>)
 80066fc:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006702:	4618      	mov	r0, r3
 8006704:	f7fe f9bc 	bl	8004a80 <HAL_DMA_Abort_IT>
 8006708:	4603      	mov	r3, r0
 800670a:	2b00      	cmp	r3, #0
 800670c:	d00a      	beq.n	8006724 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006712:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 800671a:	e003      	b.n	8006724 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800671c:	6878      	ldr	r0, [r7, #4]
 800671e:	f000 f809 	bl	8006734 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8006722:	e000      	b.n	8006726 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8006724:	bf00      	nop
    return;
 8006726:	bf00      	nop
  }
}
 8006728:	3720      	adds	r7, #32
 800672a:	46bd      	mov	sp, r7
 800672c:	bd80      	pop	{r7, pc}
 800672e:	bf00      	nop
 8006730:	08006749 	.word	0x08006749

08006734 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8006734:	b480      	push	{r7}
 8006736:	b083      	sub	sp, #12
 8006738:	af00      	add	r7, sp, #0
 800673a:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800673c:	bf00      	nop
 800673e:	370c      	adds	r7, #12
 8006740:	46bd      	mov	sp, r7
 8006742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006746:	4770      	bx	lr

08006748 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006748:	b580      	push	{r7, lr}
 800674a:	b084      	sub	sp, #16
 800674c:	af00      	add	r7, sp, #0
 800674e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006754:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	2200      	movs	r2, #0
 800675a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	2200      	movs	r2, #0
 8006760:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8006762:	68f8      	ldr	r0, [r7, #12]
 8006764:	f7ff ffe6 	bl	8006734 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006768:	bf00      	nop
 800676a:	3710      	adds	r7, #16
 800676c:	46bd      	mov	sp, r7
 800676e:	bd80      	pop	{r7, pc}

08006770 <SPI_TxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8006770:	b580      	push	{r7, lr}
 8006772:	b082      	sub	sp, #8
 8006774:	af00      	add	r7, sp, #0
 8006776:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	330c      	adds	r3, #12
 8006782:	7812      	ldrb	r2, [r2, #0]
 8006784:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800678a:	1c5a      	adds	r2, r3, #1
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006794:	b29b      	uxth	r3, r3
 8006796:	3b01      	subs	r3, #1
 8006798:	b29a      	uxth	r2, r3
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	86da      	strh	r2, [r3, #54]	; 0x36

  if (hspi->TxXferCount == 0U)
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80067a2:	b29b      	uxth	r3, r3
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d102      	bne.n	80067ae <SPI_TxISR_8BIT+0x3e>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 80067a8:	6878      	ldr	r0, [r7, #4]
 80067aa:	f000 f8f1 	bl	8006990 <SPI_CloseTx_ISR>
  }
}
 80067ae:	bf00      	nop
 80067b0:	3708      	adds	r7, #8
 80067b2:	46bd      	mov	sp, r7
 80067b4:	bd80      	pop	{r7, pc}

080067b6 <SPI_TxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 80067b6:	b580      	push	{r7, lr}
 80067b8:	b082      	sub	sp, #8
 80067ba:	af00      	add	r7, sp, #0
 80067bc:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80067c2:	881a      	ldrh	r2, [r3, #0]
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80067ce:	1c9a      	adds	r2, r3, #2
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80067d8:	b29b      	uxth	r3, r3
 80067da:	3b01      	subs	r3, #1
 80067dc:	b29a      	uxth	r2, r3
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	86da      	strh	r2, [r3, #54]	; 0x36

  if (hspi->TxXferCount == 0U)
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80067e6:	b29b      	uxth	r3, r3
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	d102      	bne.n	80067f2 <SPI_TxISR_16BIT+0x3c>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 80067ec:	6878      	ldr	r0, [r7, #4]
 80067ee:	f000 f8cf 	bl	8006990 <SPI_CloseTx_ISR>
  }
}
 80067f2:	bf00      	nop
 80067f4:	3708      	adds	r7, #8
 80067f6:	46bd      	mov	sp, r7
 80067f8:	bd80      	pop	{r7, pc}
	...

080067fc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80067fc:	b580      	push	{r7, lr}
 80067fe:	b088      	sub	sp, #32
 8006800:	af00      	add	r7, sp, #0
 8006802:	60f8      	str	r0, [r7, #12]
 8006804:	60b9      	str	r1, [r7, #8]
 8006806:	603b      	str	r3, [r7, #0]
 8006808:	4613      	mov	r3, r2
 800680a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800680c:	f7fd f996 	bl	8003b3c <HAL_GetTick>
 8006810:	4602      	mov	r2, r0
 8006812:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006814:	1a9b      	subs	r3, r3, r2
 8006816:	683a      	ldr	r2, [r7, #0]
 8006818:	4413      	add	r3, r2
 800681a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800681c:	f7fd f98e 	bl	8003b3c <HAL_GetTick>
 8006820:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006822:	4b39      	ldr	r3, [pc, #228]	; (8006908 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	015b      	lsls	r3, r3, #5
 8006828:	0d1b      	lsrs	r3, r3, #20
 800682a:	69fa      	ldr	r2, [r7, #28]
 800682c:	fb02 f303 	mul.w	r3, r2, r3
 8006830:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006832:	e054      	b.n	80068de <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006834:	683b      	ldr	r3, [r7, #0]
 8006836:	f1b3 3fff 	cmp.w	r3, #4294967295
 800683a:	d050      	beq.n	80068de <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800683c:	f7fd f97e 	bl	8003b3c <HAL_GetTick>
 8006840:	4602      	mov	r2, r0
 8006842:	69bb      	ldr	r3, [r7, #24]
 8006844:	1ad3      	subs	r3, r2, r3
 8006846:	69fa      	ldr	r2, [r7, #28]
 8006848:	429a      	cmp	r2, r3
 800684a:	d902      	bls.n	8006852 <SPI_WaitFlagStateUntilTimeout+0x56>
 800684c:	69fb      	ldr	r3, [r7, #28]
 800684e:	2b00      	cmp	r3, #0
 8006850:	d13d      	bne.n	80068ce <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	685a      	ldr	r2, [r3, #4]
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006860:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	685b      	ldr	r3, [r3, #4]
 8006866:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800686a:	d111      	bne.n	8006890 <SPI_WaitFlagStateUntilTimeout+0x94>
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	689b      	ldr	r3, [r3, #8]
 8006870:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006874:	d004      	beq.n	8006880 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	689b      	ldr	r3, [r3, #8]
 800687a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800687e:	d107      	bne.n	8006890 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	681a      	ldr	r2, [r3, #0]
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800688e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006894:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006898:	d10f      	bne.n	80068ba <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	681a      	ldr	r2, [r3, #0]
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80068a8:	601a      	str	r2, [r3, #0]
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	681a      	ldr	r2, [r3, #0]
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80068b8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	2201      	movs	r2, #1
 80068be:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	2200      	movs	r2, #0
 80068c6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80068ca:	2303      	movs	r3, #3
 80068cc:	e017      	b.n	80068fe <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 80068ce:	697b      	ldr	r3, [r7, #20]
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	d101      	bne.n	80068d8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80068d4:	2300      	movs	r3, #0
 80068d6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80068d8:	697b      	ldr	r3, [r7, #20]
 80068da:	3b01      	subs	r3, #1
 80068dc:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	689a      	ldr	r2, [r3, #8]
 80068e4:	68bb      	ldr	r3, [r7, #8]
 80068e6:	4013      	ands	r3, r2
 80068e8:	68ba      	ldr	r2, [r7, #8]
 80068ea:	429a      	cmp	r2, r3
 80068ec:	bf0c      	ite	eq
 80068ee:	2301      	moveq	r3, #1
 80068f0:	2300      	movne	r3, #0
 80068f2:	b2db      	uxtb	r3, r3
 80068f4:	461a      	mov	r2, r3
 80068f6:	79fb      	ldrb	r3, [r7, #7]
 80068f8:	429a      	cmp	r2, r3
 80068fa:	d19b      	bne.n	8006834 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80068fc:	2300      	movs	r3, #0
}
 80068fe:	4618      	mov	r0, r3
 8006900:	3720      	adds	r7, #32
 8006902:	46bd      	mov	sp, r7
 8006904:	bd80      	pop	{r7, pc}
 8006906:	bf00      	nop
 8006908:	20000020 	.word	0x20000020

0800690c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800690c:	b580      	push	{r7, lr}
 800690e:	b088      	sub	sp, #32
 8006910:	af02      	add	r7, sp, #8
 8006912:	60f8      	str	r0, [r7, #12]
 8006914:	60b9      	str	r1, [r7, #8]
 8006916:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8006918:	4b1b      	ldr	r3, [pc, #108]	; (8006988 <SPI_EndRxTxTransaction+0x7c>)
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	4a1b      	ldr	r2, [pc, #108]	; (800698c <SPI_EndRxTxTransaction+0x80>)
 800691e:	fba2 2303 	umull	r2, r3, r2, r3
 8006922:	0d5b      	lsrs	r3, r3, #21
 8006924:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006928:	fb02 f303 	mul.w	r3, r2, r3
 800692c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	685b      	ldr	r3, [r3, #4]
 8006932:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006936:	d112      	bne.n	800695e <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	9300      	str	r3, [sp, #0]
 800693c:	68bb      	ldr	r3, [r7, #8]
 800693e:	2200      	movs	r2, #0
 8006940:	2180      	movs	r1, #128	; 0x80
 8006942:	68f8      	ldr	r0, [r7, #12]
 8006944:	f7ff ff5a 	bl	80067fc <SPI_WaitFlagStateUntilTimeout>
 8006948:	4603      	mov	r3, r0
 800694a:	2b00      	cmp	r3, #0
 800694c:	d016      	beq.n	800697c <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006952:	f043 0220 	orr.w	r2, r3, #32
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800695a:	2303      	movs	r3, #3
 800695c:	e00f      	b.n	800697e <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800695e:	697b      	ldr	r3, [r7, #20]
 8006960:	2b00      	cmp	r3, #0
 8006962:	d00a      	beq.n	800697a <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8006964:	697b      	ldr	r3, [r7, #20]
 8006966:	3b01      	subs	r3, #1
 8006968:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	689b      	ldr	r3, [r3, #8]
 8006970:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006974:	2b80      	cmp	r3, #128	; 0x80
 8006976:	d0f2      	beq.n	800695e <SPI_EndRxTxTransaction+0x52>
 8006978:	e000      	b.n	800697c <SPI_EndRxTxTransaction+0x70>
        break;
 800697a:	bf00      	nop
  }

  return HAL_OK;
 800697c:	2300      	movs	r3, #0
}
 800697e:	4618      	mov	r0, r3
 8006980:	3718      	adds	r7, #24
 8006982:	46bd      	mov	sp, r7
 8006984:	bd80      	pop	{r7, pc}
 8006986:	bf00      	nop
 8006988:	20000020 	.word	0x20000020
 800698c:	165e9f81 	.word	0x165e9f81

08006990 <SPI_CloseTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseTx_ISR(SPI_HandleTypeDef *hspi)
{
 8006990:	b580      	push	{r7, lr}
 8006992:	b086      	sub	sp, #24
 8006994:	af00      	add	r7, sp, #0
 8006996:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8006998:	4b2c      	ldr	r3, [pc, #176]	; (8006a4c <SPI_CloseTx_ISR+0xbc>)
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	4a2c      	ldr	r2, [pc, #176]	; (8006a50 <SPI_CloseTx_ISR+0xc0>)
 800699e:	fba2 2303 	umull	r2, r3, r2, r3
 80069a2:	0a5b      	lsrs	r3, r3, #9
 80069a4:	2264      	movs	r2, #100	; 0x64
 80069a6:	fb02 f303 	mul.w	r3, r2, r3
 80069aa:	613b      	str	r3, [r7, #16]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80069ac:	f7fd f8c6 	bl	8003b3c <HAL_GetTick>
 80069b0:	6178      	str	r0, [r7, #20]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 80069b2:	693b      	ldr	r3, [r7, #16]
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d106      	bne.n	80069c6 <SPI_CloseTx_ISR+0x36>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80069bc:	f043 0220 	orr.w	r2, r3, #32
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80069c4:	e009      	b.n	80069da <SPI_CloseTx_ISR+0x4a>
    }
    count--;
 80069c6:	693b      	ldr	r3, [r7, #16]
 80069c8:	3b01      	subs	r3, #1
 80069ca:	613b      	str	r3, [r7, #16]
  } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	689b      	ldr	r3, [r3, #8]
 80069d2:	f003 0302 	and.w	r3, r3, #2
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d0eb      	beq.n	80069b2 <SPI_CloseTx_ISR+0x22>

  /* Disable TXE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	685a      	ldr	r2, [r3, #4]
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80069e8:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80069ea:	697a      	ldr	r2, [r7, #20]
 80069ec:	2164      	movs	r1, #100	; 0x64
 80069ee:	6878      	ldr	r0, [r7, #4]
 80069f0:	f7ff ff8c 	bl	800690c <SPI_EndRxTxTransaction>
 80069f4:	4603      	mov	r3, r0
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	d005      	beq.n	8006a06 <SPI_CloseTx_ISR+0x76>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80069fe:	f043 0220 	orr.w	r2, r3, #32
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	689b      	ldr	r3, [r3, #8]
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	d10a      	bne.n	8006a24 <SPI_CloseTx_ISR+0x94>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006a0e:	2300      	movs	r3, #0
 8006a10:	60fb      	str	r3, [r7, #12]
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	68db      	ldr	r3, [r3, #12]
 8006a18:	60fb      	str	r3, [r7, #12]
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	689b      	ldr	r3, [r3, #8]
 8006a20:	60fb      	str	r3, [r7, #12]
 8006a22:	68fb      	ldr	r3, [r7, #12]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	2201      	movs	r2, #1
 8006a28:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d003      	beq.n	8006a3c <SPI_CloseTx_ISR+0xac>
  {
    /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 8006a34:	6878      	ldr	r0, [r7, #4]
 8006a36:	f7ff fe7d 	bl	8006734 <HAL_SPI_ErrorCallback>
    hspi->TxCpltCallback(hspi);
#else
    HAL_SPI_TxCpltCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
}
 8006a3a:	e002      	b.n	8006a42 <SPI_CloseTx_ISR+0xb2>
    HAL_SPI_TxCpltCallback(hspi);
 8006a3c:	6878      	ldr	r0, [r7, #4]
 8006a3e:	f7fa ff70 	bl	8001922 <HAL_SPI_TxCpltCallback>
}
 8006a42:	bf00      	nop
 8006a44:	3718      	adds	r7, #24
 8006a46:	46bd      	mov	sp, r7
 8006a48:	bd80      	pop	{r7, pc}
 8006a4a:	bf00      	nop
 8006a4c:	20000020 	.word	0x20000020
 8006a50:	057619f1 	.word	0x057619f1

08006a54 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006a54:	b580      	push	{r7, lr}
 8006a56:	b082      	sub	sp, #8
 8006a58:	af00      	add	r7, sp, #0
 8006a5a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	d101      	bne.n	8006a66 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006a62:	2301      	movs	r3, #1
 8006a64:	e041      	b.n	8006aea <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006a6c:	b2db      	uxtb	r3, r3
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	d106      	bne.n	8006a80 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	2200      	movs	r2, #0
 8006a76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006a7a:	6878      	ldr	r0, [r7, #4]
 8006a7c:	f7fb f858 	bl	8001b30 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	2202      	movs	r2, #2
 8006a84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	681a      	ldr	r2, [r3, #0]
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	3304      	adds	r3, #4
 8006a90:	4619      	mov	r1, r3
 8006a92:	4610      	mov	r0, r2
 8006a94:	f000 fe00 	bl	8007698 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	2201      	movs	r2, #1
 8006a9c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	2201      	movs	r2, #1
 8006aa4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	2201      	movs	r2, #1
 8006aac:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	2201      	movs	r2, #1
 8006ab4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	2201      	movs	r2, #1
 8006abc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	2201      	movs	r2, #1
 8006ac4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	2201      	movs	r2, #1
 8006acc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	2201      	movs	r2, #1
 8006ad4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	2201      	movs	r2, #1
 8006adc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	2201      	movs	r2, #1
 8006ae4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006ae8:	2300      	movs	r3, #0
}
 8006aea:	4618      	mov	r0, r3
 8006aec:	3708      	adds	r7, #8
 8006aee:	46bd      	mov	sp, r7
 8006af0:	bd80      	pop	{r7, pc}
	...

08006af4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8006af4:	b480      	push	{r7}
 8006af6:	b085      	sub	sp, #20
 8006af8:	af00      	add	r7, sp, #0
 8006afa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006b02:	b2db      	uxtb	r3, r3
 8006b04:	2b01      	cmp	r3, #1
 8006b06:	d001      	beq.n	8006b0c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8006b08:	2301      	movs	r3, #1
 8006b0a:	e03c      	b.n	8006b86 <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	2202      	movs	r2, #2
 8006b10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	4a1e      	ldr	r2, [pc, #120]	; (8006b94 <HAL_TIM_Base_Start+0xa0>)
 8006b1a:	4293      	cmp	r3, r2
 8006b1c:	d018      	beq.n	8006b50 <HAL_TIM_Base_Start+0x5c>
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006b26:	d013      	beq.n	8006b50 <HAL_TIM_Base_Start+0x5c>
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	4a1a      	ldr	r2, [pc, #104]	; (8006b98 <HAL_TIM_Base_Start+0xa4>)
 8006b2e:	4293      	cmp	r3, r2
 8006b30:	d00e      	beq.n	8006b50 <HAL_TIM_Base_Start+0x5c>
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	4a19      	ldr	r2, [pc, #100]	; (8006b9c <HAL_TIM_Base_Start+0xa8>)
 8006b38:	4293      	cmp	r3, r2
 8006b3a:	d009      	beq.n	8006b50 <HAL_TIM_Base_Start+0x5c>
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	4a17      	ldr	r2, [pc, #92]	; (8006ba0 <HAL_TIM_Base_Start+0xac>)
 8006b42:	4293      	cmp	r3, r2
 8006b44:	d004      	beq.n	8006b50 <HAL_TIM_Base_Start+0x5c>
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	4a16      	ldr	r2, [pc, #88]	; (8006ba4 <HAL_TIM_Base_Start+0xb0>)
 8006b4c:	4293      	cmp	r3, r2
 8006b4e:	d111      	bne.n	8006b74 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	689b      	ldr	r3, [r3, #8]
 8006b56:	f003 0307 	and.w	r3, r3, #7
 8006b5a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	2b06      	cmp	r3, #6
 8006b60:	d010      	beq.n	8006b84 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	681a      	ldr	r2, [r3, #0]
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	f042 0201 	orr.w	r2, r2, #1
 8006b70:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006b72:	e007      	b.n	8006b84 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	681a      	ldr	r2, [r3, #0]
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	f042 0201 	orr.w	r2, r2, #1
 8006b82:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006b84:	2300      	movs	r3, #0
}
 8006b86:	4618      	mov	r0, r3
 8006b88:	3714      	adds	r7, #20
 8006b8a:	46bd      	mov	sp, r7
 8006b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b90:	4770      	bx	lr
 8006b92:	bf00      	nop
 8006b94:	40010000 	.word	0x40010000
 8006b98:	40000400 	.word	0x40000400
 8006b9c:	40000800 	.word	0x40000800
 8006ba0:	40000c00 	.word	0x40000c00
 8006ba4:	40014000 	.word	0x40014000

08006ba8 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8006ba8:	b580      	push	{r7, lr}
 8006baa:	b082      	sub	sp, #8
 8006bac:	af00      	add	r7, sp, #0
 8006bae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d101      	bne.n	8006bba <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8006bb6:	2301      	movs	r3, #1
 8006bb8:	e041      	b.n	8006c3e <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006bc0:	b2db      	uxtb	r3, r3
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d106      	bne.n	8006bd4 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	2200      	movs	r2, #0
 8006bca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8006bce:	6878      	ldr	r0, [r7, #4]
 8006bd0:	f000 f839 	bl	8006c46 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	2202      	movs	r2, #2
 8006bd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	681a      	ldr	r2, [r3, #0]
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	3304      	adds	r3, #4
 8006be4:	4619      	mov	r1, r3
 8006be6:	4610      	mov	r0, r2
 8006be8:	f000 fd56 	bl	8007698 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	2201      	movs	r2, #1
 8006bf0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	2201      	movs	r2, #1
 8006bf8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	2201      	movs	r2, #1
 8006c00:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	2201      	movs	r2, #1
 8006c08:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	2201      	movs	r2, #1
 8006c10:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	2201      	movs	r2, #1
 8006c18:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	2201      	movs	r2, #1
 8006c20:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	2201      	movs	r2, #1
 8006c28:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	2201      	movs	r2, #1
 8006c30:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	2201      	movs	r2, #1
 8006c38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006c3c:	2300      	movs	r3, #0
}
 8006c3e:	4618      	mov	r0, r3
 8006c40:	3708      	adds	r7, #8
 8006c42:	46bd      	mov	sp, r7
 8006c44:	bd80      	pop	{r7, pc}

08006c46 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8006c46:	b480      	push	{r7}
 8006c48:	b083      	sub	sp, #12
 8006c4a:	af00      	add	r7, sp, #0
 8006c4c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8006c4e:	bf00      	nop
 8006c50:	370c      	adds	r7, #12
 8006c52:	46bd      	mov	sp, r7
 8006c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c58:	4770      	bx	lr
	...

08006c5c <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006c5c:	b580      	push	{r7, lr}
 8006c5e:	b084      	sub	sp, #16
 8006c60:	af00      	add	r7, sp, #0
 8006c62:	6078      	str	r0, [r7, #4]
 8006c64:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006c66:	2300      	movs	r3, #0
 8006c68:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006c6a:	683b      	ldr	r3, [r7, #0]
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	d109      	bne.n	8006c84 <HAL_TIM_OC_Start_IT+0x28>
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006c76:	b2db      	uxtb	r3, r3
 8006c78:	2b01      	cmp	r3, #1
 8006c7a:	bf14      	ite	ne
 8006c7c:	2301      	movne	r3, #1
 8006c7e:	2300      	moveq	r3, #0
 8006c80:	b2db      	uxtb	r3, r3
 8006c82:	e022      	b.n	8006cca <HAL_TIM_OC_Start_IT+0x6e>
 8006c84:	683b      	ldr	r3, [r7, #0]
 8006c86:	2b04      	cmp	r3, #4
 8006c88:	d109      	bne.n	8006c9e <HAL_TIM_OC_Start_IT+0x42>
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006c90:	b2db      	uxtb	r3, r3
 8006c92:	2b01      	cmp	r3, #1
 8006c94:	bf14      	ite	ne
 8006c96:	2301      	movne	r3, #1
 8006c98:	2300      	moveq	r3, #0
 8006c9a:	b2db      	uxtb	r3, r3
 8006c9c:	e015      	b.n	8006cca <HAL_TIM_OC_Start_IT+0x6e>
 8006c9e:	683b      	ldr	r3, [r7, #0]
 8006ca0:	2b08      	cmp	r3, #8
 8006ca2:	d109      	bne.n	8006cb8 <HAL_TIM_OC_Start_IT+0x5c>
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006caa:	b2db      	uxtb	r3, r3
 8006cac:	2b01      	cmp	r3, #1
 8006cae:	bf14      	ite	ne
 8006cb0:	2301      	movne	r3, #1
 8006cb2:	2300      	moveq	r3, #0
 8006cb4:	b2db      	uxtb	r3, r3
 8006cb6:	e008      	b.n	8006cca <HAL_TIM_OC_Start_IT+0x6e>
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006cbe:	b2db      	uxtb	r3, r3
 8006cc0:	2b01      	cmp	r3, #1
 8006cc2:	bf14      	ite	ne
 8006cc4:	2301      	movne	r3, #1
 8006cc6:	2300      	moveq	r3, #0
 8006cc8:	b2db      	uxtb	r3, r3
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	d001      	beq.n	8006cd2 <HAL_TIM_OC_Start_IT+0x76>
  {
    return HAL_ERROR;
 8006cce:	2301      	movs	r3, #1
 8006cd0:	e0b3      	b.n	8006e3a <HAL_TIM_OC_Start_IT+0x1de>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006cd2:	683b      	ldr	r3, [r7, #0]
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	d104      	bne.n	8006ce2 <HAL_TIM_OC_Start_IT+0x86>
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	2202      	movs	r2, #2
 8006cdc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006ce0:	e013      	b.n	8006d0a <HAL_TIM_OC_Start_IT+0xae>
 8006ce2:	683b      	ldr	r3, [r7, #0]
 8006ce4:	2b04      	cmp	r3, #4
 8006ce6:	d104      	bne.n	8006cf2 <HAL_TIM_OC_Start_IT+0x96>
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	2202      	movs	r2, #2
 8006cec:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006cf0:	e00b      	b.n	8006d0a <HAL_TIM_OC_Start_IT+0xae>
 8006cf2:	683b      	ldr	r3, [r7, #0]
 8006cf4:	2b08      	cmp	r3, #8
 8006cf6:	d104      	bne.n	8006d02 <HAL_TIM_OC_Start_IT+0xa6>
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	2202      	movs	r2, #2
 8006cfc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006d00:	e003      	b.n	8006d0a <HAL_TIM_OC_Start_IT+0xae>
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	2202      	movs	r2, #2
 8006d06:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006d0a:	683b      	ldr	r3, [r7, #0]
 8006d0c:	2b0c      	cmp	r3, #12
 8006d0e:	d841      	bhi.n	8006d94 <HAL_TIM_OC_Start_IT+0x138>
 8006d10:	a201      	add	r2, pc, #4	; (adr r2, 8006d18 <HAL_TIM_OC_Start_IT+0xbc>)
 8006d12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d16:	bf00      	nop
 8006d18:	08006d4d 	.word	0x08006d4d
 8006d1c:	08006d95 	.word	0x08006d95
 8006d20:	08006d95 	.word	0x08006d95
 8006d24:	08006d95 	.word	0x08006d95
 8006d28:	08006d5f 	.word	0x08006d5f
 8006d2c:	08006d95 	.word	0x08006d95
 8006d30:	08006d95 	.word	0x08006d95
 8006d34:	08006d95 	.word	0x08006d95
 8006d38:	08006d71 	.word	0x08006d71
 8006d3c:	08006d95 	.word	0x08006d95
 8006d40:	08006d95 	.word	0x08006d95
 8006d44:	08006d95 	.word	0x08006d95
 8006d48:	08006d83 	.word	0x08006d83
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	68da      	ldr	r2, [r3, #12]
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	f042 0202 	orr.w	r2, r2, #2
 8006d5a:	60da      	str	r2, [r3, #12]
      break;
 8006d5c:	e01d      	b.n	8006d9a <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	68da      	ldr	r2, [r3, #12]
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	f042 0204 	orr.w	r2, r2, #4
 8006d6c:	60da      	str	r2, [r3, #12]
      break;
 8006d6e:	e014      	b.n	8006d9a <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	68da      	ldr	r2, [r3, #12]
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	f042 0208 	orr.w	r2, r2, #8
 8006d7e:	60da      	str	r2, [r3, #12]
      break;
 8006d80:	e00b      	b.n	8006d9a <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	68da      	ldr	r2, [r3, #12]
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	f042 0210 	orr.w	r2, r2, #16
 8006d90:	60da      	str	r2, [r3, #12]
      break;
 8006d92:	e002      	b.n	8006d9a <HAL_TIM_OC_Start_IT+0x13e>
    }

    default:
      status = HAL_ERROR;
 8006d94:	2301      	movs	r3, #1
 8006d96:	73fb      	strb	r3, [r7, #15]
      break;
 8006d98:	bf00      	nop
  }

  if (status == HAL_OK)
 8006d9a:	7bfb      	ldrb	r3, [r7, #15]
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	d14b      	bne.n	8006e38 <HAL_TIM_OC_Start_IT+0x1dc>
  {
    /* Enable the Output compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	2201      	movs	r2, #1
 8006da6:	6839      	ldr	r1, [r7, #0]
 8006da8:	4618      	mov	r0, r3
 8006daa:	f000 ff1b 	bl	8007be4 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	4a24      	ldr	r2, [pc, #144]	; (8006e44 <HAL_TIM_OC_Start_IT+0x1e8>)
 8006db4:	4293      	cmp	r3, r2
 8006db6:	d107      	bne.n	8006dc8 <HAL_TIM_OC_Start_IT+0x16c>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006dc6:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	4a1d      	ldr	r2, [pc, #116]	; (8006e44 <HAL_TIM_OC_Start_IT+0x1e8>)
 8006dce:	4293      	cmp	r3, r2
 8006dd0:	d018      	beq.n	8006e04 <HAL_TIM_OC_Start_IT+0x1a8>
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006dda:	d013      	beq.n	8006e04 <HAL_TIM_OC_Start_IT+0x1a8>
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	4a19      	ldr	r2, [pc, #100]	; (8006e48 <HAL_TIM_OC_Start_IT+0x1ec>)
 8006de2:	4293      	cmp	r3, r2
 8006de4:	d00e      	beq.n	8006e04 <HAL_TIM_OC_Start_IT+0x1a8>
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	4a18      	ldr	r2, [pc, #96]	; (8006e4c <HAL_TIM_OC_Start_IT+0x1f0>)
 8006dec:	4293      	cmp	r3, r2
 8006dee:	d009      	beq.n	8006e04 <HAL_TIM_OC_Start_IT+0x1a8>
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	4a16      	ldr	r2, [pc, #88]	; (8006e50 <HAL_TIM_OC_Start_IT+0x1f4>)
 8006df6:	4293      	cmp	r3, r2
 8006df8:	d004      	beq.n	8006e04 <HAL_TIM_OC_Start_IT+0x1a8>
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	4a15      	ldr	r2, [pc, #84]	; (8006e54 <HAL_TIM_OC_Start_IT+0x1f8>)
 8006e00:	4293      	cmp	r3, r2
 8006e02:	d111      	bne.n	8006e28 <HAL_TIM_OC_Start_IT+0x1cc>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	689b      	ldr	r3, [r3, #8]
 8006e0a:	f003 0307 	and.w	r3, r3, #7
 8006e0e:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006e10:	68bb      	ldr	r3, [r7, #8]
 8006e12:	2b06      	cmp	r3, #6
 8006e14:	d010      	beq.n	8006e38 <HAL_TIM_OC_Start_IT+0x1dc>
      {
        __HAL_TIM_ENABLE(htim);
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	681a      	ldr	r2, [r3, #0]
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	f042 0201 	orr.w	r2, r2, #1
 8006e24:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006e26:	e007      	b.n	8006e38 <HAL_TIM_OC_Start_IT+0x1dc>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	681a      	ldr	r2, [r3, #0]
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	f042 0201 	orr.w	r2, r2, #1
 8006e36:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8006e38:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e3a:	4618      	mov	r0, r3
 8006e3c:	3710      	adds	r7, #16
 8006e3e:	46bd      	mov	sp, r7
 8006e40:	bd80      	pop	{r7, pc}
 8006e42:	bf00      	nop
 8006e44:	40010000 	.word	0x40010000
 8006e48:	40000400 	.word	0x40000400
 8006e4c:	40000800 	.word	0x40000800
 8006e50:	40000c00 	.word	0x40000c00
 8006e54:	40014000 	.word	0x40014000

08006e58 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006e58:	b580      	push	{r7, lr}
 8006e5a:	b082      	sub	sp, #8
 8006e5c:	af00      	add	r7, sp, #0
 8006e5e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d101      	bne.n	8006e6a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006e66:	2301      	movs	r3, #1
 8006e68:	e041      	b.n	8006eee <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006e70:	b2db      	uxtb	r3, r3
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d106      	bne.n	8006e84 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	2200      	movs	r2, #0
 8006e7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006e7e:	6878      	ldr	r0, [r7, #4]
 8006e80:	f000 f839 	bl	8006ef6 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	2202      	movs	r2, #2
 8006e88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	681a      	ldr	r2, [r3, #0]
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	3304      	adds	r3, #4
 8006e94:	4619      	mov	r1, r3
 8006e96:	4610      	mov	r0, r2
 8006e98:	f000 fbfe 	bl	8007698 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	2201      	movs	r2, #1
 8006ea0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	2201      	movs	r2, #1
 8006ea8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	2201      	movs	r2, #1
 8006eb0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	2201      	movs	r2, #1
 8006eb8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	2201      	movs	r2, #1
 8006ec0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	2201      	movs	r2, #1
 8006ec8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	2201      	movs	r2, #1
 8006ed0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	2201      	movs	r2, #1
 8006ed8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	2201      	movs	r2, #1
 8006ee0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	2201      	movs	r2, #1
 8006ee8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006eec:	2300      	movs	r3, #0
}
 8006eee:	4618      	mov	r0, r3
 8006ef0:	3708      	adds	r7, #8
 8006ef2:	46bd      	mov	sp, r7
 8006ef4:	bd80      	pop	{r7, pc}

08006ef6 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006ef6:	b480      	push	{r7}
 8006ef8:	b083      	sub	sp, #12
 8006efa:	af00      	add	r7, sp, #0
 8006efc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006efe:	bf00      	nop
 8006f00:	370c      	adds	r7, #12
 8006f02:	46bd      	mov	sp, r7
 8006f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f08:	4770      	bx	lr
	...

08006f0c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006f0c:	b580      	push	{r7, lr}
 8006f0e:	b084      	sub	sp, #16
 8006f10:	af00      	add	r7, sp, #0
 8006f12:	6078      	str	r0, [r7, #4]
 8006f14:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006f16:	683b      	ldr	r3, [r7, #0]
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d109      	bne.n	8006f30 <HAL_TIM_PWM_Start+0x24>
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006f22:	b2db      	uxtb	r3, r3
 8006f24:	2b01      	cmp	r3, #1
 8006f26:	bf14      	ite	ne
 8006f28:	2301      	movne	r3, #1
 8006f2a:	2300      	moveq	r3, #0
 8006f2c:	b2db      	uxtb	r3, r3
 8006f2e:	e022      	b.n	8006f76 <HAL_TIM_PWM_Start+0x6a>
 8006f30:	683b      	ldr	r3, [r7, #0]
 8006f32:	2b04      	cmp	r3, #4
 8006f34:	d109      	bne.n	8006f4a <HAL_TIM_PWM_Start+0x3e>
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006f3c:	b2db      	uxtb	r3, r3
 8006f3e:	2b01      	cmp	r3, #1
 8006f40:	bf14      	ite	ne
 8006f42:	2301      	movne	r3, #1
 8006f44:	2300      	moveq	r3, #0
 8006f46:	b2db      	uxtb	r3, r3
 8006f48:	e015      	b.n	8006f76 <HAL_TIM_PWM_Start+0x6a>
 8006f4a:	683b      	ldr	r3, [r7, #0]
 8006f4c:	2b08      	cmp	r3, #8
 8006f4e:	d109      	bne.n	8006f64 <HAL_TIM_PWM_Start+0x58>
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006f56:	b2db      	uxtb	r3, r3
 8006f58:	2b01      	cmp	r3, #1
 8006f5a:	bf14      	ite	ne
 8006f5c:	2301      	movne	r3, #1
 8006f5e:	2300      	moveq	r3, #0
 8006f60:	b2db      	uxtb	r3, r3
 8006f62:	e008      	b.n	8006f76 <HAL_TIM_PWM_Start+0x6a>
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006f6a:	b2db      	uxtb	r3, r3
 8006f6c:	2b01      	cmp	r3, #1
 8006f6e:	bf14      	ite	ne
 8006f70:	2301      	movne	r3, #1
 8006f72:	2300      	moveq	r3, #0
 8006f74:	b2db      	uxtb	r3, r3
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d001      	beq.n	8006f7e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8006f7a:	2301      	movs	r3, #1
 8006f7c:	e068      	b.n	8007050 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006f7e:	683b      	ldr	r3, [r7, #0]
 8006f80:	2b00      	cmp	r3, #0
 8006f82:	d104      	bne.n	8006f8e <HAL_TIM_PWM_Start+0x82>
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	2202      	movs	r2, #2
 8006f88:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006f8c:	e013      	b.n	8006fb6 <HAL_TIM_PWM_Start+0xaa>
 8006f8e:	683b      	ldr	r3, [r7, #0]
 8006f90:	2b04      	cmp	r3, #4
 8006f92:	d104      	bne.n	8006f9e <HAL_TIM_PWM_Start+0x92>
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	2202      	movs	r2, #2
 8006f98:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006f9c:	e00b      	b.n	8006fb6 <HAL_TIM_PWM_Start+0xaa>
 8006f9e:	683b      	ldr	r3, [r7, #0]
 8006fa0:	2b08      	cmp	r3, #8
 8006fa2:	d104      	bne.n	8006fae <HAL_TIM_PWM_Start+0xa2>
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	2202      	movs	r2, #2
 8006fa8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006fac:	e003      	b.n	8006fb6 <HAL_TIM_PWM_Start+0xaa>
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	2202      	movs	r2, #2
 8006fb2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	2201      	movs	r2, #1
 8006fbc:	6839      	ldr	r1, [r7, #0]
 8006fbe:	4618      	mov	r0, r3
 8006fc0:	f000 fe10 	bl	8007be4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	4a23      	ldr	r2, [pc, #140]	; (8007058 <HAL_TIM_PWM_Start+0x14c>)
 8006fca:	4293      	cmp	r3, r2
 8006fcc:	d107      	bne.n	8006fde <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006fdc:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	4a1d      	ldr	r2, [pc, #116]	; (8007058 <HAL_TIM_PWM_Start+0x14c>)
 8006fe4:	4293      	cmp	r3, r2
 8006fe6:	d018      	beq.n	800701a <HAL_TIM_PWM_Start+0x10e>
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006ff0:	d013      	beq.n	800701a <HAL_TIM_PWM_Start+0x10e>
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	4a19      	ldr	r2, [pc, #100]	; (800705c <HAL_TIM_PWM_Start+0x150>)
 8006ff8:	4293      	cmp	r3, r2
 8006ffa:	d00e      	beq.n	800701a <HAL_TIM_PWM_Start+0x10e>
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	4a17      	ldr	r2, [pc, #92]	; (8007060 <HAL_TIM_PWM_Start+0x154>)
 8007002:	4293      	cmp	r3, r2
 8007004:	d009      	beq.n	800701a <HAL_TIM_PWM_Start+0x10e>
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	4a16      	ldr	r2, [pc, #88]	; (8007064 <HAL_TIM_PWM_Start+0x158>)
 800700c:	4293      	cmp	r3, r2
 800700e:	d004      	beq.n	800701a <HAL_TIM_PWM_Start+0x10e>
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	4a14      	ldr	r2, [pc, #80]	; (8007068 <HAL_TIM_PWM_Start+0x15c>)
 8007016:	4293      	cmp	r3, r2
 8007018:	d111      	bne.n	800703e <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	689b      	ldr	r3, [r3, #8]
 8007020:	f003 0307 	and.w	r3, r3, #7
 8007024:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	2b06      	cmp	r3, #6
 800702a:	d010      	beq.n	800704e <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	681a      	ldr	r2, [r3, #0]
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	f042 0201 	orr.w	r2, r2, #1
 800703a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800703c:	e007      	b.n	800704e <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	681a      	ldr	r2, [r3, #0]
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	f042 0201 	orr.w	r2, r2, #1
 800704c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800704e:	2300      	movs	r3, #0
}
 8007050:	4618      	mov	r0, r3
 8007052:	3710      	adds	r7, #16
 8007054:	46bd      	mov	sp, r7
 8007056:	bd80      	pop	{r7, pc}
 8007058:	40010000 	.word	0x40010000
 800705c:	40000400 	.word	0x40000400
 8007060:	40000800 	.word	0x40000800
 8007064:	40000c00 	.word	0x40000c00
 8007068:	40014000 	.word	0x40014000

0800706c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800706c:	b580      	push	{r7, lr}
 800706e:	b082      	sub	sp, #8
 8007070:	af00      	add	r7, sp, #0
 8007072:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	691b      	ldr	r3, [r3, #16]
 800707a:	f003 0302 	and.w	r3, r3, #2
 800707e:	2b02      	cmp	r3, #2
 8007080:	d122      	bne.n	80070c8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	68db      	ldr	r3, [r3, #12]
 8007088:	f003 0302 	and.w	r3, r3, #2
 800708c:	2b02      	cmp	r3, #2
 800708e:	d11b      	bne.n	80070c8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	f06f 0202 	mvn.w	r2, #2
 8007098:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	2201      	movs	r2, #1
 800709e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	699b      	ldr	r3, [r3, #24]
 80070a6:	f003 0303 	and.w	r3, r3, #3
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	d003      	beq.n	80070b6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80070ae:	6878      	ldr	r0, [r7, #4]
 80070b0:	f000 fad3 	bl	800765a <HAL_TIM_IC_CaptureCallback>
 80070b4:	e005      	b.n	80070c2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80070b6:	6878      	ldr	r0, [r7, #4]
 80070b8:	f7fa fbee 	bl	8001898 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80070bc:	6878      	ldr	r0, [r7, #4]
 80070be:	f000 fad6 	bl	800766e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	2200      	movs	r2, #0
 80070c6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	691b      	ldr	r3, [r3, #16]
 80070ce:	f003 0304 	and.w	r3, r3, #4
 80070d2:	2b04      	cmp	r3, #4
 80070d4:	d122      	bne.n	800711c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	68db      	ldr	r3, [r3, #12]
 80070dc:	f003 0304 	and.w	r3, r3, #4
 80070e0:	2b04      	cmp	r3, #4
 80070e2:	d11b      	bne.n	800711c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	f06f 0204 	mvn.w	r2, #4
 80070ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	2202      	movs	r2, #2
 80070f2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	699b      	ldr	r3, [r3, #24]
 80070fa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80070fe:	2b00      	cmp	r3, #0
 8007100:	d003      	beq.n	800710a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007102:	6878      	ldr	r0, [r7, #4]
 8007104:	f000 faa9 	bl	800765a <HAL_TIM_IC_CaptureCallback>
 8007108:	e005      	b.n	8007116 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800710a:	6878      	ldr	r0, [r7, #4]
 800710c:	f7fa fbc4 	bl	8001898 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007110:	6878      	ldr	r0, [r7, #4]
 8007112:	f000 faac 	bl	800766e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	2200      	movs	r2, #0
 800711a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	691b      	ldr	r3, [r3, #16]
 8007122:	f003 0308 	and.w	r3, r3, #8
 8007126:	2b08      	cmp	r3, #8
 8007128:	d122      	bne.n	8007170 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	68db      	ldr	r3, [r3, #12]
 8007130:	f003 0308 	and.w	r3, r3, #8
 8007134:	2b08      	cmp	r3, #8
 8007136:	d11b      	bne.n	8007170 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	f06f 0208 	mvn.w	r2, #8
 8007140:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	2204      	movs	r2, #4
 8007146:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	69db      	ldr	r3, [r3, #28]
 800714e:	f003 0303 	and.w	r3, r3, #3
 8007152:	2b00      	cmp	r3, #0
 8007154:	d003      	beq.n	800715e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007156:	6878      	ldr	r0, [r7, #4]
 8007158:	f000 fa7f 	bl	800765a <HAL_TIM_IC_CaptureCallback>
 800715c:	e005      	b.n	800716a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800715e:	6878      	ldr	r0, [r7, #4]
 8007160:	f7fa fb9a 	bl	8001898 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007164:	6878      	ldr	r0, [r7, #4]
 8007166:	f000 fa82 	bl	800766e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	2200      	movs	r2, #0
 800716e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	691b      	ldr	r3, [r3, #16]
 8007176:	f003 0310 	and.w	r3, r3, #16
 800717a:	2b10      	cmp	r3, #16
 800717c:	d122      	bne.n	80071c4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	68db      	ldr	r3, [r3, #12]
 8007184:	f003 0310 	and.w	r3, r3, #16
 8007188:	2b10      	cmp	r3, #16
 800718a:	d11b      	bne.n	80071c4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	f06f 0210 	mvn.w	r2, #16
 8007194:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	2208      	movs	r2, #8
 800719a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	69db      	ldr	r3, [r3, #28]
 80071a2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	d003      	beq.n	80071b2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80071aa:	6878      	ldr	r0, [r7, #4]
 80071ac:	f000 fa55 	bl	800765a <HAL_TIM_IC_CaptureCallback>
 80071b0:	e005      	b.n	80071be <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80071b2:	6878      	ldr	r0, [r7, #4]
 80071b4:	f7fa fb70 	bl	8001898 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80071b8:	6878      	ldr	r0, [r7, #4]
 80071ba:	f000 fa58 	bl	800766e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	2200      	movs	r2, #0
 80071c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	691b      	ldr	r3, [r3, #16]
 80071ca:	f003 0301 	and.w	r3, r3, #1
 80071ce:	2b01      	cmp	r3, #1
 80071d0:	d10e      	bne.n	80071f0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	68db      	ldr	r3, [r3, #12]
 80071d8:	f003 0301 	and.w	r3, r3, #1
 80071dc:	2b01      	cmp	r3, #1
 80071de:	d107      	bne.n	80071f0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	f06f 0201 	mvn.w	r2, #1
 80071e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80071ea:	6878      	ldr	r0, [r7, #4]
 80071ec:	f000 fa2b 	bl	8007646 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	691b      	ldr	r3, [r3, #16]
 80071f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80071fa:	2b80      	cmp	r3, #128	; 0x80
 80071fc:	d10e      	bne.n	800721c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	68db      	ldr	r3, [r3, #12]
 8007204:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007208:	2b80      	cmp	r3, #128	; 0x80
 800720a:	d107      	bne.n	800721c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007214:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007216:	6878      	ldr	r0, [r7, #4]
 8007218:	f000 fdd4 	bl	8007dc4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	691b      	ldr	r3, [r3, #16]
 8007222:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007226:	2b40      	cmp	r3, #64	; 0x40
 8007228:	d10e      	bne.n	8007248 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	68db      	ldr	r3, [r3, #12]
 8007230:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007234:	2b40      	cmp	r3, #64	; 0x40
 8007236:	d107      	bne.n	8007248 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007240:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007242:	6878      	ldr	r0, [r7, #4]
 8007244:	f000 fa1d 	bl	8007682 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	691b      	ldr	r3, [r3, #16]
 800724e:	f003 0320 	and.w	r3, r3, #32
 8007252:	2b20      	cmp	r3, #32
 8007254:	d10e      	bne.n	8007274 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	68db      	ldr	r3, [r3, #12]
 800725c:	f003 0320 	and.w	r3, r3, #32
 8007260:	2b20      	cmp	r3, #32
 8007262:	d107      	bne.n	8007274 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	f06f 0220 	mvn.w	r2, #32
 800726c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800726e:	6878      	ldr	r0, [r7, #4]
 8007270:	f000 fd9e 	bl	8007db0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007274:	bf00      	nop
 8007276:	3708      	adds	r7, #8
 8007278:	46bd      	mov	sp, r7
 800727a:	bd80      	pop	{r7, pc}

0800727c <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 800727c:	b580      	push	{r7, lr}
 800727e:	b086      	sub	sp, #24
 8007280:	af00      	add	r7, sp, #0
 8007282:	60f8      	str	r0, [r7, #12]
 8007284:	60b9      	str	r1, [r7, #8]
 8007286:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007288:	2300      	movs	r3, #0
 800728a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 800728c:	68fb      	ldr	r3, [r7, #12]
 800728e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007292:	2b01      	cmp	r3, #1
 8007294:	d101      	bne.n	800729a <HAL_TIM_OC_ConfigChannel+0x1e>
 8007296:	2302      	movs	r3, #2
 8007298:	e048      	b.n	800732c <HAL_TIM_OC_ConfigChannel+0xb0>
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	2201      	movs	r2, #1
 800729e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	2b0c      	cmp	r3, #12
 80072a6:	d839      	bhi.n	800731c <HAL_TIM_OC_ConfigChannel+0xa0>
 80072a8:	a201      	add	r2, pc, #4	; (adr r2, 80072b0 <HAL_TIM_OC_ConfigChannel+0x34>)
 80072aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80072ae:	bf00      	nop
 80072b0:	080072e5 	.word	0x080072e5
 80072b4:	0800731d 	.word	0x0800731d
 80072b8:	0800731d 	.word	0x0800731d
 80072bc:	0800731d 	.word	0x0800731d
 80072c0:	080072f3 	.word	0x080072f3
 80072c4:	0800731d 	.word	0x0800731d
 80072c8:	0800731d 	.word	0x0800731d
 80072cc:	0800731d 	.word	0x0800731d
 80072d0:	08007301 	.word	0x08007301
 80072d4:	0800731d 	.word	0x0800731d
 80072d8:	0800731d 	.word	0x0800731d
 80072dc:	0800731d 	.word	0x0800731d
 80072e0:	0800730f 	.word	0x0800730f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	68b9      	ldr	r1, [r7, #8]
 80072ea:	4618      	mov	r0, r3
 80072ec:	f000 fa54 	bl	8007798 <TIM_OC1_SetConfig>
      break;
 80072f0:	e017      	b.n	8007322 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	68b9      	ldr	r1, [r7, #8]
 80072f8:	4618      	mov	r0, r3
 80072fa:	f000 fab3 	bl	8007864 <TIM_OC2_SetConfig>
      break;
 80072fe:	e010      	b.n	8007322 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	68b9      	ldr	r1, [r7, #8]
 8007306:	4618      	mov	r0, r3
 8007308:	f000 fb18 	bl	800793c <TIM_OC3_SetConfig>
      break;
 800730c:	e009      	b.n	8007322 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800730e:	68fb      	ldr	r3, [r7, #12]
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	68b9      	ldr	r1, [r7, #8]
 8007314:	4618      	mov	r0, r3
 8007316:	f000 fb7b 	bl	8007a10 <TIM_OC4_SetConfig>
      break;
 800731a:	e002      	b.n	8007322 <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 800731c:	2301      	movs	r3, #1
 800731e:	75fb      	strb	r3, [r7, #23]
      break;
 8007320:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	2200      	movs	r2, #0
 8007326:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800732a:	7dfb      	ldrb	r3, [r7, #23]
}
 800732c:	4618      	mov	r0, r3
 800732e:	3718      	adds	r7, #24
 8007330:	46bd      	mov	sp, r7
 8007332:	bd80      	pop	{r7, pc}

08007334 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007334:	b580      	push	{r7, lr}
 8007336:	b086      	sub	sp, #24
 8007338:	af00      	add	r7, sp, #0
 800733a:	60f8      	str	r0, [r7, #12]
 800733c:	60b9      	str	r1, [r7, #8]
 800733e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007340:	2300      	movs	r3, #0
 8007342:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800734a:	2b01      	cmp	r3, #1
 800734c:	d101      	bne.n	8007352 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800734e:	2302      	movs	r3, #2
 8007350:	e0ae      	b.n	80074b0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	2201      	movs	r2, #1
 8007356:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	2b0c      	cmp	r3, #12
 800735e:	f200 809f 	bhi.w	80074a0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8007362:	a201      	add	r2, pc, #4	; (adr r2, 8007368 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007364:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007368:	0800739d 	.word	0x0800739d
 800736c:	080074a1 	.word	0x080074a1
 8007370:	080074a1 	.word	0x080074a1
 8007374:	080074a1 	.word	0x080074a1
 8007378:	080073dd 	.word	0x080073dd
 800737c:	080074a1 	.word	0x080074a1
 8007380:	080074a1 	.word	0x080074a1
 8007384:	080074a1 	.word	0x080074a1
 8007388:	0800741f 	.word	0x0800741f
 800738c:	080074a1 	.word	0x080074a1
 8007390:	080074a1 	.word	0x080074a1
 8007394:	080074a1 	.word	0x080074a1
 8007398:	0800745f 	.word	0x0800745f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	68b9      	ldr	r1, [r7, #8]
 80073a2:	4618      	mov	r0, r3
 80073a4:	f000 f9f8 	bl	8007798 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	699a      	ldr	r2, [r3, #24]
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	f042 0208 	orr.w	r2, r2, #8
 80073b6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	699a      	ldr	r2, [r3, #24]
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	f022 0204 	bic.w	r2, r2, #4
 80073c6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	6999      	ldr	r1, [r3, #24]
 80073ce:	68bb      	ldr	r3, [r7, #8]
 80073d0:	691a      	ldr	r2, [r3, #16]
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	430a      	orrs	r2, r1
 80073d8:	619a      	str	r2, [r3, #24]
      break;
 80073da:	e064      	b.n	80074a6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	68b9      	ldr	r1, [r7, #8]
 80073e2:	4618      	mov	r0, r3
 80073e4:	f000 fa3e 	bl	8007864 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	699a      	ldr	r2, [r3, #24]
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80073f6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	699a      	ldr	r2, [r3, #24]
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007406:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	6999      	ldr	r1, [r3, #24]
 800740e:	68bb      	ldr	r3, [r7, #8]
 8007410:	691b      	ldr	r3, [r3, #16]
 8007412:	021a      	lsls	r2, r3, #8
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	430a      	orrs	r2, r1
 800741a:	619a      	str	r2, [r3, #24]
      break;
 800741c:	e043      	b.n	80074a6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	68b9      	ldr	r1, [r7, #8]
 8007424:	4618      	mov	r0, r3
 8007426:	f000 fa89 	bl	800793c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800742a:	68fb      	ldr	r3, [r7, #12]
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	69da      	ldr	r2, [r3, #28]
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	f042 0208 	orr.w	r2, r2, #8
 8007438:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	69da      	ldr	r2, [r3, #28]
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	f022 0204 	bic.w	r2, r2, #4
 8007448:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800744a:	68fb      	ldr	r3, [r7, #12]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	69d9      	ldr	r1, [r3, #28]
 8007450:	68bb      	ldr	r3, [r7, #8]
 8007452:	691a      	ldr	r2, [r3, #16]
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	430a      	orrs	r2, r1
 800745a:	61da      	str	r2, [r3, #28]
      break;
 800745c:	e023      	b.n	80074a6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	68b9      	ldr	r1, [r7, #8]
 8007464:	4618      	mov	r0, r3
 8007466:	f000 fad3 	bl	8007a10 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800746a:	68fb      	ldr	r3, [r7, #12]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	69da      	ldr	r2, [r3, #28]
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007478:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	69da      	ldr	r2, [r3, #28]
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007488:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	69d9      	ldr	r1, [r3, #28]
 8007490:	68bb      	ldr	r3, [r7, #8]
 8007492:	691b      	ldr	r3, [r3, #16]
 8007494:	021a      	lsls	r2, r3, #8
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	430a      	orrs	r2, r1
 800749c:	61da      	str	r2, [r3, #28]
      break;
 800749e:	e002      	b.n	80074a6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80074a0:	2301      	movs	r3, #1
 80074a2:	75fb      	strb	r3, [r7, #23]
      break;
 80074a4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	2200      	movs	r2, #0
 80074aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80074ae:	7dfb      	ldrb	r3, [r7, #23]
}
 80074b0:	4618      	mov	r0, r3
 80074b2:	3718      	adds	r7, #24
 80074b4:	46bd      	mov	sp, r7
 80074b6:	bd80      	pop	{r7, pc}

080074b8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80074b8:	b580      	push	{r7, lr}
 80074ba:	b084      	sub	sp, #16
 80074bc:	af00      	add	r7, sp, #0
 80074be:	6078      	str	r0, [r7, #4]
 80074c0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80074c2:	2300      	movs	r3, #0
 80074c4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80074cc:	2b01      	cmp	r3, #1
 80074ce:	d101      	bne.n	80074d4 <HAL_TIM_ConfigClockSource+0x1c>
 80074d0:	2302      	movs	r3, #2
 80074d2:	e0b4      	b.n	800763e <HAL_TIM_ConfigClockSource+0x186>
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	2201      	movs	r2, #1
 80074d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	2202      	movs	r2, #2
 80074e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	689b      	ldr	r3, [r3, #8]
 80074ea:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80074ec:	68bb      	ldr	r3, [r7, #8]
 80074ee:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80074f2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80074f4:	68bb      	ldr	r3, [r7, #8]
 80074f6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80074fa:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	68ba      	ldr	r2, [r7, #8]
 8007502:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007504:	683b      	ldr	r3, [r7, #0]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800750c:	d03e      	beq.n	800758c <HAL_TIM_ConfigClockSource+0xd4>
 800750e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007512:	f200 8087 	bhi.w	8007624 <HAL_TIM_ConfigClockSource+0x16c>
 8007516:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800751a:	f000 8086 	beq.w	800762a <HAL_TIM_ConfigClockSource+0x172>
 800751e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007522:	d87f      	bhi.n	8007624 <HAL_TIM_ConfigClockSource+0x16c>
 8007524:	2b70      	cmp	r3, #112	; 0x70
 8007526:	d01a      	beq.n	800755e <HAL_TIM_ConfigClockSource+0xa6>
 8007528:	2b70      	cmp	r3, #112	; 0x70
 800752a:	d87b      	bhi.n	8007624 <HAL_TIM_ConfigClockSource+0x16c>
 800752c:	2b60      	cmp	r3, #96	; 0x60
 800752e:	d050      	beq.n	80075d2 <HAL_TIM_ConfigClockSource+0x11a>
 8007530:	2b60      	cmp	r3, #96	; 0x60
 8007532:	d877      	bhi.n	8007624 <HAL_TIM_ConfigClockSource+0x16c>
 8007534:	2b50      	cmp	r3, #80	; 0x50
 8007536:	d03c      	beq.n	80075b2 <HAL_TIM_ConfigClockSource+0xfa>
 8007538:	2b50      	cmp	r3, #80	; 0x50
 800753a:	d873      	bhi.n	8007624 <HAL_TIM_ConfigClockSource+0x16c>
 800753c:	2b40      	cmp	r3, #64	; 0x40
 800753e:	d058      	beq.n	80075f2 <HAL_TIM_ConfigClockSource+0x13a>
 8007540:	2b40      	cmp	r3, #64	; 0x40
 8007542:	d86f      	bhi.n	8007624 <HAL_TIM_ConfigClockSource+0x16c>
 8007544:	2b30      	cmp	r3, #48	; 0x30
 8007546:	d064      	beq.n	8007612 <HAL_TIM_ConfigClockSource+0x15a>
 8007548:	2b30      	cmp	r3, #48	; 0x30
 800754a:	d86b      	bhi.n	8007624 <HAL_TIM_ConfigClockSource+0x16c>
 800754c:	2b20      	cmp	r3, #32
 800754e:	d060      	beq.n	8007612 <HAL_TIM_ConfigClockSource+0x15a>
 8007550:	2b20      	cmp	r3, #32
 8007552:	d867      	bhi.n	8007624 <HAL_TIM_ConfigClockSource+0x16c>
 8007554:	2b00      	cmp	r3, #0
 8007556:	d05c      	beq.n	8007612 <HAL_TIM_ConfigClockSource+0x15a>
 8007558:	2b10      	cmp	r3, #16
 800755a:	d05a      	beq.n	8007612 <HAL_TIM_ConfigClockSource+0x15a>
 800755c:	e062      	b.n	8007624 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	6818      	ldr	r0, [r3, #0]
 8007562:	683b      	ldr	r3, [r7, #0]
 8007564:	6899      	ldr	r1, [r3, #8]
 8007566:	683b      	ldr	r3, [r7, #0]
 8007568:	685a      	ldr	r2, [r3, #4]
 800756a:	683b      	ldr	r3, [r7, #0]
 800756c:	68db      	ldr	r3, [r3, #12]
 800756e:	f000 fb19 	bl	8007ba4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	689b      	ldr	r3, [r3, #8]
 8007578:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800757a:	68bb      	ldr	r3, [r7, #8]
 800757c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8007580:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	68ba      	ldr	r2, [r7, #8]
 8007588:	609a      	str	r2, [r3, #8]
      break;
 800758a:	e04f      	b.n	800762c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	6818      	ldr	r0, [r3, #0]
 8007590:	683b      	ldr	r3, [r7, #0]
 8007592:	6899      	ldr	r1, [r3, #8]
 8007594:	683b      	ldr	r3, [r7, #0]
 8007596:	685a      	ldr	r2, [r3, #4]
 8007598:	683b      	ldr	r3, [r7, #0]
 800759a:	68db      	ldr	r3, [r3, #12]
 800759c:	f000 fb02 	bl	8007ba4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	689a      	ldr	r2, [r3, #8]
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80075ae:	609a      	str	r2, [r3, #8]
      break;
 80075b0:	e03c      	b.n	800762c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	6818      	ldr	r0, [r3, #0]
 80075b6:	683b      	ldr	r3, [r7, #0]
 80075b8:	6859      	ldr	r1, [r3, #4]
 80075ba:	683b      	ldr	r3, [r7, #0]
 80075bc:	68db      	ldr	r3, [r3, #12]
 80075be:	461a      	mov	r2, r3
 80075c0:	f000 fa76 	bl	8007ab0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	2150      	movs	r1, #80	; 0x50
 80075ca:	4618      	mov	r0, r3
 80075cc:	f000 facf 	bl	8007b6e <TIM_ITRx_SetConfig>
      break;
 80075d0:	e02c      	b.n	800762c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	6818      	ldr	r0, [r3, #0]
 80075d6:	683b      	ldr	r3, [r7, #0]
 80075d8:	6859      	ldr	r1, [r3, #4]
 80075da:	683b      	ldr	r3, [r7, #0]
 80075dc:	68db      	ldr	r3, [r3, #12]
 80075de:	461a      	mov	r2, r3
 80075e0:	f000 fa95 	bl	8007b0e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	2160      	movs	r1, #96	; 0x60
 80075ea:	4618      	mov	r0, r3
 80075ec:	f000 fabf 	bl	8007b6e <TIM_ITRx_SetConfig>
      break;
 80075f0:	e01c      	b.n	800762c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	6818      	ldr	r0, [r3, #0]
 80075f6:	683b      	ldr	r3, [r7, #0]
 80075f8:	6859      	ldr	r1, [r3, #4]
 80075fa:	683b      	ldr	r3, [r7, #0]
 80075fc:	68db      	ldr	r3, [r3, #12]
 80075fe:	461a      	mov	r2, r3
 8007600:	f000 fa56 	bl	8007ab0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	2140      	movs	r1, #64	; 0x40
 800760a:	4618      	mov	r0, r3
 800760c:	f000 faaf 	bl	8007b6e <TIM_ITRx_SetConfig>
      break;
 8007610:	e00c      	b.n	800762c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	681a      	ldr	r2, [r3, #0]
 8007616:	683b      	ldr	r3, [r7, #0]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	4619      	mov	r1, r3
 800761c:	4610      	mov	r0, r2
 800761e:	f000 faa6 	bl	8007b6e <TIM_ITRx_SetConfig>
      break;
 8007622:	e003      	b.n	800762c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8007624:	2301      	movs	r3, #1
 8007626:	73fb      	strb	r3, [r7, #15]
      break;
 8007628:	e000      	b.n	800762c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800762a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	2201      	movs	r2, #1
 8007630:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	2200      	movs	r2, #0
 8007638:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800763c:	7bfb      	ldrb	r3, [r7, #15]
}
 800763e:	4618      	mov	r0, r3
 8007640:	3710      	adds	r7, #16
 8007642:	46bd      	mov	sp, r7
 8007644:	bd80      	pop	{r7, pc}

08007646 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007646:	b480      	push	{r7}
 8007648:	b083      	sub	sp, #12
 800764a:	af00      	add	r7, sp, #0
 800764c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800764e:	bf00      	nop
 8007650:	370c      	adds	r7, #12
 8007652:	46bd      	mov	sp, r7
 8007654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007658:	4770      	bx	lr

0800765a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800765a:	b480      	push	{r7}
 800765c:	b083      	sub	sp, #12
 800765e:	af00      	add	r7, sp, #0
 8007660:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007662:	bf00      	nop
 8007664:	370c      	adds	r7, #12
 8007666:	46bd      	mov	sp, r7
 8007668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800766c:	4770      	bx	lr

0800766e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800766e:	b480      	push	{r7}
 8007670:	b083      	sub	sp, #12
 8007672:	af00      	add	r7, sp, #0
 8007674:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007676:	bf00      	nop
 8007678:	370c      	adds	r7, #12
 800767a:	46bd      	mov	sp, r7
 800767c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007680:	4770      	bx	lr

08007682 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007682:	b480      	push	{r7}
 8007684:	b083      	sub	sp, #12
 8007686:	af00      	add	r7, sp, #0
 8007688:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800768a:	bf00      	nop
 800768c:	370c      	adds	r7, #12
 800768e:	46bd      	mov	sp, r7
 8007690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007694:	4770      	bx	lr
	...

08007698 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007698:	b480      	push	{r7}
 800769a:	b085      	sub	sp, #20
 800769c:	af00      	add	r7, sp, #0
 800769e:	6078      	str	r0, [r7, #4]
 80076a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	4a34      	ldr	r2, [pc, #208]	; (800777c <TIM_Base_SetConfig+0xe4>)
 80076ac:	4293      	cmp	r3, r2
 80076ae:	d00f      	beq.n	80076d0 <TIM_Base_SetConfig+0x38>
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80076b6:	d00b      	beq.n	80076d0 <TIM_Base_SetConfig+0x38>
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	4a31      	ldr	r2, [pc, #196]	; (8007780 <TIM_Base_SetConfig+0xe8>)
 80076bc:	4293      	cmp	r3, r2
 80076be:	d007      	beq.n	80076d0 <TIM_Base_SetConfig+0x38>
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	4a30      	ldr	r2, [pc, #192]	; (8007784 <TIM_Base_SetConfig+0xec>)
 80076c4:	4293      	cmp	r3, r2
 80076c6:	d003      	beq.n	80076d0 <TIM_Base_SetConfig+0x38>
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	4a2f      	ldr	r2, [pc, #188]	; (8007788 <TIM_Base_SetConfig+0xf0>)
 80076cc:	4293      	cmp	r3, r2
 80076ce:	d108      	bne.n	80076e2 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80076d6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80076d8:	683b      	ldr	r3, [r7, #0]
 80076da:	685b      	ldr	r3, [r3, #4]
 80076dc:	68fa      	ldr	r2, [r7, #12]
 80076de:	4313      	orrs	r3, r2
 80076e0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	4a25      	ldr	r2, [pc, #148]	; (800777c <TIM_Base_SetConfig+0xe4>)
 80076e6:	4293      	cmp	r3, r2
 80076e8:	d01b      	beq.n	8007722 <TIM_Base_SetConfig+0x8a>
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80076f0:	d017      	beq.n	8007722 <TIM_Base_SetConfig+0x8a>
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	4a22      	ldr	r2, [pc, #136]	; (8007780 <TIM_Base_SetConfig+0xe8>)
 80076f6:	4293      	cmp	r3, r2
 80076f8:	d013      	beq.n	8007722 <TIM_Base_SetConfig+0x8a>
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	4a21      	ldr	r2, [pc, #132]	; (8007784 <TIM_Base_SetConfig+0xec>)
 80076fe:	4293      	cmp	r3, r2
 8007700:	d00f      	beq.n	8007722 <TIM_Base_SetConfig+0x8a>
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	4a20      	ldr	r2, [pc, #128]	; (8007788 <TIM_Base_SetConfig+0xf0>)
 8007706:	4293      	cmp	r3, r2
 8007708:	d00b      	beq.n	8007722 <TIM_Base_SetConfig+0x8a>
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	4a1f      	ldr	r2, [pc, #124]	; (800778c <TIM_Base_SetConfig+0xf4>)
 800770e:	4293      	cmp	r3, r2
 8007710:	d007      	beq.n	8007722 <TIM_Base_SetConfig+0x8a>
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	4a1e      	ldr	r2, [pc, #120]	; (8007790 <TIM_Base_SetConfig+0xf8>)
 8007716:	4293      	cmp	r3, r2
 8007718:	d003      	beq.n	8007722 <TIM_Base_SetConfig+0x8a>
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	4a1d      	ldr	r2, [pc, #116]	; (8007794 <TIM_Base_SetConfig+0xfc>)
 800771e:	4293      	cmp	r3, r2
 8007720:	d108      	bne.n	8007734 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007722:	68fb      	ldr	r3, [r7, #12]
 8007724:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007728:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800772a:	683b      	ldr	r3, [r7, #0]
 800772c:	68db      	ldr	r3, [r3, #12]
 800772e:	68fa      	ldr	r2, [r7, #12]
 8007730:	4313      	orrs	r3, r2
 8007732:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800773a:	683b      	ldr	r3, [r7, #0]
 800773c:	695b      	ldr	r3, [r3, #20]
 800773e:	4313      	orrs	r3, r2
 8007740:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	68fa      	ldr	r2, [r7, #12]
 8007746:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007748:	683b      	ldr	r3, [r7, #0]
 800774a:	689a      	ldr	r2, [r3, #8]
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007750:	683b      	ldr	r3, [r7, #0]
 8007752:	681a      	ldr	r2, [r3, #0]
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	4a08      	ldr	r2, [pc, #32]	; (800777c <TIM_Base_SetConfig+0xe4>)
 800775c:	4293      	cmp	r3, r2
 800775e:	d103      	bne.n	8007768 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007760:	683b      	ldr	r3, [r7, #0]
 8007762:	691a      	ldr	r2, [r3, #16]
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	2201      	movs	r2, #1
 800776c:	615a      	str	r2, [r3, #20]
}
 800776e:	bf00      	nop
 8007770:	3714      	adds	r7, #20
 8007772:	46bd      	mov	sp, r7
 8007774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007778:	4770      	bx	lr
 800777a:	bf00      	nop
 800777c:	40010000 	.word	0x40010000
 8007780:	40000400 	.word	0x40000400
 8007784:	40000800 	.word	0x40000800
 8007788:	40000c00 	.word	0x40000c00
 800778c:	40014000 	.word	0x40014000
 8007790:	40014400 	.word	0x40014400
 8007794:	40014800 	.word	0x40014800

08007798 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007798:	b480      	push	{r7}
 800779a:	b087      	sub	sp, #28
 800779c:	af00      	add	r7, sp, #0
 800779e:	6078      	str	r0, [r7, #4]
 80077a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	6a1b      	ldr	r3, [r3, #32]
 80077a6:	f023 0201 	bic.w	r2, r3, #1
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	6a1b      	ldr	r3, [r3, #32]
 80077b2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	685b      	ldr	r3, [r3, #4]
 80077b8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	699b      	ldr	r3, [r3, #24]
 80077be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80077c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	f023 0303 	bic.w	r3, r3, #3
 80077ce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80077d0:	683b      	ldr	r3, [r7, #0]
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	68fa      	ldr	r2, [r7, #12]
 80077d6:	4313      	orrs	r3, r2
 80077d8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80077da:	697b      	ldr	r3, [r7, #20]
 80077dc:	f023 0302 	bic.w	r3, r3, #2
 80077e0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80077e2:	683b      	ldr	r3, [r7, #0]
 80077e4:	689b      	ldr	r3, [r3, #8]
 80077e6:	697a      	ldr	r2, [r7, #20]
 80077e8:	4313      	orrs	r3, r2
 80077ea:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	4a1c      	ldr	r2, [pc, #112]	; (8007860 <TIM_OC1_SetConfig+0xc8>)
 80077f0:	4293      	cmp	r3, r2
 80077f2:	d10c      	bne.n	800780e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80077f4:	697b      	ldr	r3, [r7, #20]
 80077f6:	f023 0308 	bic.w	r3, r3, #8
 80077fa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80077fc:	683b      	ldr	r3, [r7, #0]
 80077fe:	68db      	ldr	r3, [r3, #12]
 8007800:	697a      	ldr	r2, [r7, #20]
 8007802:	4313      	orrs	r3, r2
 8007804:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007806:	697b      	ldr	r3, [r7, #20]
 8007808:	f023 0304 	bic.w	r3, r3, #4
 800780c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	4a13      	ldr	r2, [pc, #76]	; (8007860 <TIM_OC1_SetConfig+0xc8>)
 8007812:	4293      	cmp	r3, r2
 8007814:	d111      	bne.n	800783a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007816:	693b      	ldr	r3, [r7, #16]
 8007818:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800781c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800781e:	693b      	ldr	r3, [r7, #16]
 8007820:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007824:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007826:	683b      	ldr	r3, [r7, #0]
 8007828:	695b      	ldr	r3, [r3, #20]
 800782a:	693a      	ldr	r2, [r7, #16]
 800782c:	4313      	orrs	r3, r2
 800782e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007830:	683b      	ldr	r3, [r7, #0]
 8007832:	699b      	ldr	r3, [r3, #24]
 8007834:	693a      	ldr	r2, [r7, #16]
 8007836:	4313      	orrs	r3, r2
 8007838:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	693a      	ldr	r2, [r7, #16]
 800783e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	68fa      	ldr	r2, [r7, #12]
 8007844:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007846:	683b      	ldr	r3, [r7, #0]
 8007848:	685a      	ldr	r2, [r3, #4]
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	697a      	ldr	r2, [r7, #20]
 8007852:	621a      	str	r2, [r3, #32]
}
 8007854:	bf00      	nop
 8007856:	371c      	adds	r7, #28
 8007858:	46bd      	mov	sp, r7
 800785a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800785e:	4770      	bx	lr
 8007860:	40010000 	.word	0x40010000

08007864 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007864:	b480      	push	{r7}
 8007866:	b087      	sub	sp, #28
 8007868:	af00      	add	r7, sp, #0
 800786a:	6078      	str	r0, [r7, #4]
 800786c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	6a1b      	ldr	r3, [r3, #32]
 8007872:	f023 0210 	bic.w	r2, r3, #16
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	6a1b      	ldr	r3, [r3, #32]
 800787e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	685b      	ldr	r3, [r3, #4]
 8007884:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	699b      	ldr	r3, [r3, #24]
 800788a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800788c:	68fb      	ldr	r3, [r7, #12]
 800788e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007892:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800789a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800789c:	683b      	ldr	r3, [r7, #0]
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	021b      	lsls	r3, r3, #8
 80078a2:	68fa      	ldr	r2, [r7, #12]
 80078a4:	4313      	orrs	r3, r2
 80078a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80078a8:	697b      	ldr	r3, [r7, #20]
 80078aa:	f023 0320 	bic.w	r3, r3, #32
 80078ae:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80078b0:	683b      	ldr	r3, [r7, #0]
 80078b2:	689b      	ldr	r3, [r3, #8]
 80078b4:	011b      	lsls	r3, r3, #4
 80078b6:	697a      	ldr	r2, [r7, #20]
 80078b8:	4313      	orrs	r3, r2
 80078ba:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	4a1e      	ldr	r2, [pc, #120]	; (8007938 <TIM_OC2_SetConfig+0xd4>)
 80078c0:	4293      	cmp	r3, r2
 80078c2:	d10d      	bne.n	80078e0 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80078c4:	697b      	ldr	r3, [r7, #20]
 80078c6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80078ca:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80078cc:	683b      	ldr	r3, [r7, #0]
 80078ce:	68db      	ldr	r3, [r3, #12]
 80078d0:	011b      	lsls	r3, r3, #4
 80078d2:	697a      	ldr	r2, [r7, #20]
 80078d4:	4313      	orrs	r3, r2
 80078d6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80078d8:	697b      	ldr	r3, [r7, #20]
 80078da:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80078de:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	4a15      	ldr	r2, [pc, #84]	; (8007938 <TIM_OC2_SetConfig+0xd4>)
 80078e4:	4293      	cmp	r3, r2
 80078e6:	d113      	bne.n	8007910 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80078e8:	693b      	ldr	r3, [r7, #16]
 80078ea:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80078ee:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80078f0:	693b      	ldr	r3, [r7, #16]
 80078f2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80078f6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80078f8:	683b      	ldr	r3, [r7, #0]
 80078fa:	695b      	ldr	r3, [r3, #20]
 80078fc:	009b      	lsls	r3, r3, #2
 80078fe:	693a      	ldr	r2, [r7, #16]
 8007900:	4313      	orrs	r3, r2
 8007902:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007904:	683b      	ldr	r3, [r7, #0]
 8007906:	699b      	ldr	r3, [r3, #24]
 8007908:	009b      	lsls	r3, r3, #2
 800790a:	693a      	ldr	r2, [r7, #16]
 800790c:	4313      	orrs	r3, r2
 800790e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	693a      	ldr	r2, [r7, #16]
 8007914:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	68fa      	ldr	r2, [r7, #12]
 800791a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800791c:	683b      	ldr	r3, [r7, #0]
 800791e:	685a      	ldr	r2, [r3, #4]
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	697a      	ldr	r2, [r7, #20]
 8007928:	621a      	str	r2, [r3, #32]
}
 800792a:	bf00      	nop
 800792c:	371c      	adds	r7, #28
 800792e:	46bd      	mov	sp, r7
 8007930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007934:	4770      	bx	lr
 8007936:	bf00      	nop
 8007938:	40010000 	.word	0x40010000

0800793c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800793c:	b480      	push	{r7}
 800793e:	b087      	sub	sp, #28
 8007940:	af00      	add	r7, sp, #0
 8007942:	6078      	str	r0, [r7, #4]
 8007944:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	6a1b      	ldr	r3, [r3, #32]
 800794a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	6a1b      	ldr	r3, [r3, #32]
 8007956:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	685b      	ldr	r3, [r3, #4]
 800795c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	69db      	ldr	r3, [r3, #28]
 8007962:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800796a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	f023 0303 	bic.w	r3, r3, #3
 8007972:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007974:	683b      	ldr	r3, [r7, #0]
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	68fa      	ldr	r2, [r7, #12]
 800797a:	4313      	orrs	r3, r2
 800797c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800797e:	697b      	ldr	r3, [r7, #20]
 8007980:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007984:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007986:	683b      	ldr	r3, [r7, #0]
 8007988:	689b      	ldr	r3, [r3, #8]
 800798a:	021b      	lsls	r3, r3, #8
 800798c:	697a      	ldr	r2, [r7, #20]
 800798e:	4313      	orrs	r3, r2
 8007990:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	4a1d      	ldr	r2, [pc, #116]	; (8007a0c <TIM_OC3_SetConfig+0xd0>)
 8007996:	4293      	cmp	r3, r2
 8007998:	d10d      	bne.n	80079b6 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800799a:	697b      	ldr	r3, [r7, #20]
 800799c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80079a0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80079a2:	683b      	ldr	r3, [r7, #0]
 80079a4:	68db      	ldr	r3, [r3, #12]
 80079a6:	021b      	lsls	r3, r3, #8
 80079a8:	697a      	ldr	r2, [r7, #20]
 80079aa:	4313      	orrs	r3, r2
 80079ac:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80079ae:	697b      	ldr	r3, [r7, #20]
 80079b0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80079b4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	4a14      	ldr	r2, [pc, #80]	; (8007a0c <TIM_OC3_SetConfig+0xd0>)
 80079ba:	4293      	cmp	r3, r2
 80079bc:	d113      	bne.n	80079e6 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80079be:	693b      	ldr	r3, [r7, #16]
 80079c0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80079c4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80079c6:	693b      	ldr	r3, [r7, #16]
 80079c8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80079cc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80079ce:	683b      	ldr	r3, [r7, #0]
 80079d0:	695b      	ldr	r3, [r3, #20]
 80079d2:	011b      	lsls	r3, r3, #4
 80079d4:	693a      	ldr	r2, [r7, #16]
 80079d6:	4313      	orrs	r3, r2
 80079d8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80079da:	683b      	ldr	r3, [r7, #0]
 80079dc:	699b      	ldr	r3, [r3, #24]
 80079de:	011b      	lsls	r3, r3, #4
 80079e0:	693a      	ldr	r2, [r7, #16]
 80079e2:	4313      	orrs	r3, r2
 80079e4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	693a      	ldr	r2, [r7, #16]
 80079ea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	68fa      	ldr	r2, [r7, #12]
 80079f0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80079f2:	683b      	ldr	r3, [r7, #0]
 80079f4:	685a      	ldr	r2, [r3, #4]
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	697a      	ldr	r2, [r7, #20]
 80079fe:	621a      	str	r2, [r3, #32]
}
 8007a00:	bf00      	nop
 8007a02:	371c      	adds	r7, #28
 8007a04:	46bd      	mov	sp, r7
 8007a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a0a:	4770      	bx	lr
 8007a0c:	40010000 	.word	0x40010000

08007a10 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007a10:	b480      	push	{r7}
 8007a12:	b087      	sub	sp, #28
 8007a14:	af00      	add	r7, sp, #0
 8007a16:	6078      	str	r0, [r7, #4]
 8007a18:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	6a1b      	ldr	r3, [r3, #32]
 8007a1e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	6a1b      	ldr	r3, [r3, #32]
 8007a2a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	685b      	ldr	r3, [r3, #4]
 8007a30:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	69db      	ldr	r3, [r3, #28]
 8007a36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007a38:	68fb      	ldr	r3, [r7, #12]
 8007a3a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007a3e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007a46:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007a48:	683b      	ldr	r3, [r7, #0]
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	021b      	lsls	r3, r3, #8
 8007a4e:	68fa      	ldr	r2, [r7, #12]
 8007a50:	4313      	orrs	r3, r2
 8007a52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007a54:	693b      	ldr	r3, [r7, #16]
 8007a56:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007a5a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007a5c:	683b      	ldr	r3, [r7, #0]
 8007a5e:	689b      	ldr	r3, [r3, #8]
 8007a60:	031b      	lsls	r3, r3, #12
 8007a62:	693a      	ldr	r2, [r7, #16]
 8007a64:	4313      	orrs	r3, r2
 8007a66:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	4a10      	ldr	r2, [pc, #64]	; (8007aac <TIM_OC4_SetConfig+0x9c>)
 8007a6c:	4293      	cmp	r3, r2
 8007a6e:	d109      	bne.n	8007a84 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007a70:	697b      	ldr	r3, [r7, #20]
 8007a72:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007a76:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007a78:	683b      	ldr	r3, [r7, #0]
 8007a7a:	695b      	ldr	r3, [r3, #20]
 8007a7c:	019b      	lsls	r3, r3, #6
 8007a7e:	697a      	ldr	r2, [r7, #20]
 8007a80:	4313      	orrs	r3, r2
 8007a82:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	697a      	ldr	r2, [r7, #20]
 8007a88:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	68fa      	ldr	r2, [r7, #12]
 8007a8e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007a90:	683b      	ldr	r3, [r7, #0]
 8007a92:	685a      	ldr	r2, [r3, #4]
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	693a      	ldr	r2, [r7, #16]
 8007a9c:	621a      	str	r2, [r3, #32]
}
 8007a9e:	bf00      	nop
 8007aa0:	371c      	adds	r7, #28
 8007aa2:	46bd      	mov	sp, r7
 8007aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aa8:	4770      	bx	lr
 8007aaa:	bf00      	nop
 8007aac:	40010000 	.word	0x40010000

08007ab0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007ab0:	b480      	push	{r7}
 8007ab2:	b087      	sub	sp, #28
 8007ab4:	af00      	add	r7, sp, #0
 8007ab6:	60f8      	str	r0, [r7, #12]
 8007ab8:	60b9      	str	r1, [r7, #8]
 8007aba:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	6a1b      	ldr	r3, [r3, #32]
 8007ac0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	6a1b      	ldr	r3, [r3, #32]
 8007ac6:	f023 0201 	bic.w	r2, r3, #1
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007ace:	68fb      	ldr	r3, [r7, #12]
 8007ad0:	699b      	ldr	r3, [r3, #24]
 8007ad2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007ad4:	693b      	ldr	r3, [r7, #16]
 8007ad6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007ada:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	011b      	lsls	r3, r3, #4
 8007ae0:	693a      	ldr	r2, [r7, #16]
 8007ae2:	4313      	orrs	r3, r2
 8007ae4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007ae6:	697b      	ldr	r3, [r7, #20]
 8007ae8:	f023 030a 	bic.w	r3, r3, #10
 8007aec:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007aee:	697a      	ldr	r2, [r7, #20]
 8007af0:	68bb      	ldr	r3, [r7, #8]
 8007af2:	4313      	orrs	r3, r2
 8007af4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007af6:	68fb      	ldr	r3, [r7, #12]
 8007af8:	693a      	ldr	r2, [r7, #16]
 8007afa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007afc:	68fb      	ldr	r3, [r7, #12]
 8007afe:	697a      	ldr	r2, [r7, #20]
 8007b00:	621a      	str	r2, [r3, #32]
}
 8007b02:	bf00      	nop
 8007b04:	371c      	adds	r7, #28
 8007b06:	46bd      	mov	sp, r7
 8007b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b0c:	4770      	bx	lr

08007b0e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007b0e:	b480      	push	{r7}
 8007b10:	b087      	sub	sp, #28
 8007b12:	af00      	add	r7, sp, #0
 8007b14:	60f8      	str	r0, [r7, #12]
 8007b16:	60b9      	str	r1, [r7, #8]
 8007b18:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	6a1b      	ldr	r3, [r3, #32]
 8007b1e:	f023 0210 	bic.w	r2, r3, #16
 8007b22:	68fb      	ldr	r3, [r7, #12]
 8007b24:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007b26:	68fb      	ldr	r3, [r7, #12]
 8007b28:	699b      	ldr	r3, [r3, #24]
 8007b2a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	6a1b      	ldr	r3, [r3, #32]
 8007b30:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007b32:	697b      	ldr	r3, [r7, #20]
 8007b34:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007b38:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	031b      	lsls	r3, r3, #12
 8007b3e:	697a      	ldr	r2, [r7, #20]
 8007b40:	4313      	orrs	r3, r2
 8007b42:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007b44:	693b      	ldr	r3, [r7, #16]
 8007b46:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007b4a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007b4c:	68bb      	ldr	r3, [r7, #8]
 8007b4e:	011b      	lsls	r3, r3, #4
 8007b50:	693a      	ldr	r2, [r7, #16]
 8007b52:	4313      	orrs	r3, r2
 8007b54:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007b56:	68fb      	ldr	r3, [r7, #12]
 8007b58:	697a      	ldr	r2, [r7, #20]
 8007b5a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007b5c:	68fb      	ldr	r3, [r7, #12]
 8007b5e:	693a      	ldr	r2, [r7, #16]
 8007b60:	621a      	str	r2, [r3, #32]
}
 8007b62:	bf00      	nop
 8007b64:	371c      	adds	r7, #28
 8007b66:	46bd      	mov	sp, r7
 8007b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b6c:	4770      	bx	lr

08007b6e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007b6e:	b480      	push	{r7}
 8007b70:	b085      	sub	sp, #20
 8007b72:	af00      	add	r7, sp, #0
 8007b74:	6078      	str	r0, [r7, #4]
 8007b76:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	689b      	ldr	r3, [r3, #8]
 8007b7c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007b7e:	68fb      	ldr	r3, [r7, #12]
 8007b80:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007b84:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007b86:	683a      	ldr	r2, [r7, #0]
 8007b88:	68fb      	ldr	r3, [r7, #12]
 8007b8a:	4313      	orrs	r3, r2
 8007b8c:	f043 0307 	orr.w	r3, r3, #7
 8007b90:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	68fa      	ldr	r2, [r7, #12]
 8007b96:	609a      	str	r2, [r3, #8]
}
 8007b98:	bf00      	nop
 8007b9a:	3714      	adds	r7, #20
 8007b9c:	46bd      	mov	sp, r7
 8007b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ba2:	4770      	bx	lr

08007ba4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007ba4:	b480      	push	{r7}
 8007ba6:	b087      	sub	sp, #28
 8007ba8:	af00      	add	r7, sp, #0
 8007baa:	60f8      	str	r0, [r7, #12]
 8007bac:	60b9      	str	r1, [r7, #8]
 8007bae:	607a      	str	r2, [r7, #4]
 8007bb0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007bb2:	68fb      	ldr	r3, [r7, #12]
 8007bb4:	689b      	ldr	r3, [r3, #8]
 8007bb6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007bb8:	697b      	ldr	r3, [r7, #20]
 8007bba:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007bbe:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007bc0:	683b      	ldr	r3, [r7, #0]
 8007bc2:	021a      	lsls	r2, r3, #8
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	431a      	orrs	r2, r3
 8007bc8:	68bb      	ldr	r3, [r7, #8]
 8007bca:	4313      	orrs	r3, r2
 8007bcc:	697a      	ldr	r2, [r7, #20]
 8007bce:	4313      	orrs	r3, r2
 8007bd0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	697a      	ldr	r2, [r7, #20]
 8007bd6:	609a      	str	r2, [r3, #8]
}
 8007bd8:	bf00      	nop
 8007bda:	371c      	adds	r7, #28
 8007bdc:	46bd      	mov	sp, r7
 8007bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007be2:	4770      	bx	lr

08007be4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007be4:	b480      	push	{r7}
 8007be6:	b087      	sub	sp, #28
 8007be8:	af00      	add	r7, sp, #0
 8007bea:	60f8      	str	r0, [r7, #12]
 8007bec:	60b9      	str	r1, [r7, #8]
 8007bee:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007bf0:	68bb      	ldr	r3, [r7, #8]
 8007bf2:	f003 031f 	and.w	r3, r3, #31
 8007bf6:	2201      	movs	r2, #1
 8007bf8:	fa02 f303 	lsl.w	r3, r2, r3
 8007bfc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007bfe:	68fb      	ldr	r3, [r7, #12]
 8007c00:	6a1a      	ldr	r2, [r3, #32]
 8007c02:	697b      	ldr	r3, [r7, #20]
 8007c04:	43db      	mvns	r3, r3
 8007c06:	401a      	ands	r2, r3
 8007c08:	68fb      	ldr	r3, [r7, #12]
 8007c0a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007c0c:	68fb      	ldr	r3, [r7, #12]
 8007c0e:	6a1a      	ldr	r2, [r3, #32]
 8007c10:	68bb      	ldr	r3, [r7, #8]
 8007c12:	f003 031f 	and.w	r3, r3, #31
 8007c16:	6879      	ldr	r1, [r7, #4]
 8007c18:	fa01 f303 	lsl.w	r3, r1, r3
 8007c1c:	431a      	orrs	r2, r3
 8007c1e:	68fb      	ldr	r3, [r7, #12]
 8007c20:	621a      	str	r2, [r3, #32]
}
 8007c22:	bf00      	nop
 8007c24:	371c      	adds	r7, #28
 8007c26:	46bd      	mov	sp, r7
 8007c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c2c:	4770      	bx	lr
	...

08007c30 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007c30:	b480      	push	{r7}
 8007c32:	b085      	sub	sp, #20
 8007c34:	af00      	add	r7, sp, #0
 8007c36:	6078      	str	r0, [r7, #4]
 8007c38:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007c40:	2b01      	cmp	r3, #1
 8007c42:	d101      	bne.n	8007c48 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007c44:	2302      	movs	r3, #2
 8007c46:	e050      	b.n	8007cea <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	2201      	movs	r2, #1
 8007c4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	2202      	movs	r2, #2
 8007c54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	685b      	ldr	r3, [r3, #4]
 8007c5e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	689b      	ldr	r3, [r3, #8]
 8007c66:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007c68:	68fb      	ldr	r3, [r7, #12]
 8007c6a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007c6e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007c70:	683b      	ldr	r3, [r7, #0]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	68fa      	ldr	r2, [r7, #12]
 8007c76:	4313      	orrs	r3, r2
 8007c78:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	68fa      	ldr	r2, [r7, #12]
 8007c80:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	4a1c      	ldr	r2, [pc, #112]	; (8007cf8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8007c88:	4293      	cmp	r3, r2
 8007c8a:	d018      	beq.n	8007cbe <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007c94:	d013      	beq.n	8007cbe <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	4a18      	ldr	r2, [pc, #96]	; (8007cfc <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8007c9c:	4293      	cmp	r3, r2
 8007c9e:	d00e      	beq.n	8007cbe <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	4a16      	ldr	r2, [pc, #88]	; (8007d00 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8007ca6:	4293      	cmp	r3, r2
 8007ca8:	d009      	beq.n	8007cbe <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	4a15      	ldr	r2, [pc, #84]	; (8007d04 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8007cb0:	4293      	cmp	r3, r2
 8007cb2:	d004      	beq.n	8007cbe <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	4a13      	ldr	r2, [pc, #76]	; (8007d08 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8007cba:	4293      	cmp	r3, r2
 8007cbc:	d10c      	bne.n	8007cd8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007cbe:	68bb      	ldr	r3, [r7, #8]
 8007cc0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007cc4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007cc6:	683b      	ldr	r3, [r7, #0]
 8007cc8:	685b      	ldr	r3, [r3, #4]
 8007cca:	68ba      	ldr	r2, [r7, #8]
 8007ccc:	4313      	orrs	r3, r2
 8007cce:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	68ba      	ldr	r2, [r7, #8]
 8007cd6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	2201      	movs	r2, #1
 8007cdc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	2200      	movs	r2, #0
 8007ce4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007ce8:	2300      	movs	r3, #0
}
 8007cea:	4618      	mov	r0, r3
 8007cec:	3714      	adds	r7, #20
 8007cee:	46bd      	mov	sp, r7
 8007cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cf4:	4770      	bx	lr
 8007cf6:	bf00      	nop
 8007cf8:	40010000 	.word	0x40010000
 8007cfc:	40000400 	.word	0x40000400
 8007d00:	40000800 	.word	0x40000800
 8007d04:	40000c00 	.word	0x40000c00
 8007d08:	40014000 	.word	0x40014000

08007d0c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8007d0c:	b480      	push	{r7}
 8007d0e:	b085      	sub	sp, #20
 8007d10:	af00      	add	r7, sp, #0
 8007d12:	6078      	str	r0, [r7, #4]
 8007d14:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8007d16:	2300      	movs	r3, #0
 8007d18:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007d20:	2b01      	cmp	r3, #1
 8007d22:	d101      	bne.n	8007d28 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8007d24:	2302      	movs	r3, #2
 8007d26:	e03d      	b.n	8007da4 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	2201      	movs	r2, #1
 8007d2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8007d36:	683b      	ldr	r3, [r7, #0]
 8007d38:	68db      	ldr	r3, [r3, #12]
 8007d3a:	4313      	orrs	r3, r2
 8007d3c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007d44:	683b      	ldr	r3, [r7, #0]
 8007d46:	689b      	ldr	r3, [r3, #8]
 8007d48:	4313      	orrs	r3, r2
 8007d4a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8007d52:	683b      	ldr	r3, [r7, #0]
 8007d54:	685b      	ldr	r3, [r3, #4]
 8007d56:	4313      	orrs	r3, r2
 8007d58:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8007d60:	683b      	ldr	r3, [r7, #0]
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	4313      	orrs	r3, r2
 8007d66:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007d6e:	683b      	ldr	r3, [r7, #0]
 8007d70:	691b      	ldr	r3, [r3, #16]
 8007d72:	4313      	orrs	r3, r2
 8007d74:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8007d76:	68fb      	ldr	r3, [r7, #12]
 8007d78:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8007d7c:	683b      	ldr	r3, [r7, #0]
 8007d7e:	695b      	ldr	r3, [r3, #20]
 8007d80:	4313      	orrs	r3, r2
 8007d82:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8007d8a:	683b      	ldr	r3, [r7, #0]
 8007d8c:	69db      	ldr	r3, [r3, #28]
 8007d8e:	4313      	orrs	r3, r2
 8007d90:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	68fa      	ldr	r2, [r7, #12]
 8007d98:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	2200      	movs	r2, #0
 8007d9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007da2:	2300      	movs	r3, #0
}
 8007da4:	4618      	mov	r0, r3
 8007da6:	3714      	adds	r7, #20
 8007da8:	46bd      	mov	sp, r7
 8007daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dae:	4770      	bx	lr

08007db0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007db0:	b480      	push	{r7}
 8007db2:	b083      	sub	sp, #12
 8007db4:	af00      	add	r7, sp, #0
 8007db6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007db8:	bf00      	nop
 8007dba:	370c      	adds	r7, #12
 8007dbc:	46bd      	mov	sp, r7
 8007dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dc2:	4770      	bx	lr

08007dc4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007dc4:	b480      	push	{r7}
 8007dc6:	b083      	sub	sp, #12
 8007dc8:	af00      	add	r7, sp, #0
 8007dca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007dcc:	bf00      	nop
 8007dce:	370c      	adds	r7, #12
 8007dd0:	46bd      	mov	sp, r7
 8007dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dd6:	4770      	bx	lr

08007dd8 <Serial_Comm_CheckMessages>:

extern const uint8_t controller_configs[CONTROLLER_CONFIG_PROFILES][CONTROLLER_CONFIG_LENGTH];
extern uint8_t controller_config[CONTROLLER_CONFIG_LENGTH];
extern uint8_t controller_config_profile;

void Serial_Comm_CheckMessages(){
 8007dd8:	b580      	push	{r7, lr}
 8007dda:	b082      	sub	sp, #8
 8007ddc:	af00      	add	r7, sp, #0
	int16_t retval;

	//Read from buffer
	retval = _read(0, (uint8_t *)buffer_in, sizeof(buffer_in));
 8007dde:	f640 0201 	movw	r2, #2049	; 0x801
 8007de2:	4908      	ldr	r1, [pc, #32]	; (8007e04 <Serial_Comm_CheckMessages+0x2c>)
 8007de4:	2000      	movs	r0, #0
 8007de6:	f7f8 fcdd 	bl	80007a4 <_read>
 8007dea:	4603      	mov	r3, r0
 8007dec:	80fb      	strh	r3, [r7, #6]

	//Parse, if valid message length
	if(retval > 0){
 8007dee:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007df2:	2b00      	cmp	r3, #0
 8007df4:	dd01      	ble.n	8007dfa <Serial_Comm_CheckMessages+0x22>
		Serial_Comm_ParseMessages();
 8007df6:	f000 f807 	bl	8007e08 <Serial_Comm_ParseMessages>
	}
}
 8007dfa:	bf00      	nop
 8007dfc:	3708      	adds	r7, #8
 8007dfe:	46bd      	mov	sp, r7
 8007e00:	bd80      	pop	{r7, pc}
 8007e02:	bf00      	nop
 8007e04:	20002284 	.word	0x20002284

08007e08 <Serial_Comm_ParseMessages>:
 * 			13. 0xCX = Disable Mouse Output
 * 			14. 0xDX = Enable Gamepad Output
 * 			15. 0xEX = Disable Gamepad Output
 * 			16. 0xFX = NOP
 */
void Serial_Comm_ParseMessages(){
 8007e08:	b580      	push	{r7, lr}
 8007e0a:	b082      	sub	sp, #8
 8007e0c:	af00      	add	r7, sp, #0
	uint8_t profile = buffer_in[0] & 0x0F;
 8007e0e:	4b3a      	ldr	r3, [pc, #232]	; (8007ef8 <Serial_Comm_ParseMessages+0xf0>)
 8007e10:	781b      	ldrb	r3, [r3, #0]
 8007e12:	f003 030f 	and.w	r3, r3, #15
 8007e16:	71fb      	strb	r3, [r7, #7]
	uint8_t instr = (buffer_in[0] & ~(0x0F)) >> 4;
 8007e18:	4b37      	ldr	r3, [pc, #220]	; (8007ef8 <Serial_Comm_ParseMessages+0xf0>)
 8007e1a:	781b      	ldrb	r3, [r3, #0]
 8007e1c:	111b      	asrs	r3, r3, #4
 8007e1e:	71bb      	strb	r3, [r7, #6]
	switch(instr){
 8007e20:	79bb      	ldrb	r3, [r7, #6]
 8007e22:	2b0f      	cmp	r3, #15
 8007e24:	d862      	bhi.n	8007eec <Serial_Comm_ParseMessages+0xe4>
 8007e26:	a201      	add	r2, pc, #4	; (adr r2, 8007e2c <Serial_Comm_ParseMessages+0x24>)
 8007e28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e2c:	08007e6d 	.word	0x08007e6d
 8007e30:	08007e79 	.word	0x08007e79
 8007e34:	08007e8f 	.word	0x08007e8f
 8007e38:	08007ea9 	.word	0x08007ea9
 8007e3c:	08007ead 	.word	0x08007ead
 8007e40:	08007ec7 	.word	0x08007ec7
 8007e44:	08007ecf 	.word	0x08007ecf
 8007e48:	08007ed7 	.word	0x08007ed7
 8007e4c:	08007edf 	.word	0x08007edf
 8007e50:	08007eed 	.word	0x08007eed
 8007e54:	08007eed 	.word	0x08007eed
 8007e58:	08007eed 	.word	0x08007eed
 8007e5c:	08007eed 	.word	0x08007eed
 8007e60:	08007eed 	.word	0x08007eed
 8007e64:	08007eed 	.word	0x08007eed
 8007e68:	08007eed 	.word	0x08007eed
		case 0:
			_write(0, (uint8_t *)gmk_controller_id, strlen(gmk_controller_id));
 8007e6c:	2218      	movs	r2, #24
 8007e6e:	4923      	ldr	r1, [pc, #140]	; (8007efc <Serial_Comm_ParseMessages+0xf4>)
 8007e70:	2000      	movs	r0, #0
 8007e72:	f7f8 fba7 	bl	80005c4 <_write>
			break;
 8007e76:	e03a      	b.n	8007eee <Serial_Comm_ParseMessages+0xe6>
		case 1:
			_write(0, &(controller_configs[profile][0]), CONTROLLER_CONFIG_LENGTH);
 8007e78:	79fb      	ldrb	r3, [r7, #7]
 8007e7a:	02db      	lsls	r3, r3, #11
 8007e7c:	4a20      	ldr	r2, [pc, #128]	; (8007f00 <Serial_Comm_ParseMessages+0xf8>)
 8007e7e:	4413      	add	r3, r2
 8007e80:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007e84:	4619      	mov	r1, r3
 8007e86:	2000      	movs	r0, #0
 8007e88:	f7f8 fb9c 	bl	80005c4 <_write>
			break;
 8007e8c:	e02f      	b.n	8007eee <Serial_Comm_ParseMessages+0xe6>
		case 2:
			memcpy(&(controller_config[0]), &buffer_in[1], CONTROLLER_CONFIG_LENGTH);
 8007e8e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007e92:	491c      	ldr	r1, [pc, #112]	; (8007f04 <Serial_Comm_ParseMessages+0xfc>)
 8007e94:	481c      	ldr	r0, [pc, #112]	; (8007f08 <Serial_Comm_ParseMessages+0x100>)
 8007e96:	f002 fb9f 	bl	800a5d8 <memcpy>
			_write(0, &(controller_config[0]), CONTROLLER_CONFIG_LENGTH);
 8007e9a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007e9e:	491a      	ldr	r1, [pc, #104]	; (8007f08 <Serial_Comm_ParseMessages+0x100>)
 8007ea0:	2000      	movs	r0, #0
 8007ea2:	f7f8 fb8f 	bl	80005c4 <_write>
			break;
 8007ea6:	e022      	b.n	8007eee <Serial_Comm_ParseMessages+0xe6>
		case 3:
			Flash_Erase();
 8007ea8:	f000 f832 	bl	8007f10 <Flash_Erase>
		case 4:
			Flash_Program_Bytes(&(controller_configs[profile][0]), (uint8_t *)(buffer_in[1]), CONTROLLER_CONFIG_LENGTH);
 8007eac:	79fb      	ldrb	r3, [r7, #7]
 8007eae:	02db      	lsls	r3, r3, #11
 8007eb0:	4a13      	ldr	r2, [pc, #76]	; (8007f00 <Serial_Comm_ParseMessages+0xf8>)
 8007eb2:	4413      	add	r3, r2
 8007eb4:	4a10      	ldr	r2, [pc, #64]	; (8007ef8 <Serial_Comm_ParseMessages+0xf0>)
 8007eb6:	7852      	ldrb	r2, [r2, #1]
 8007eb8:	4611      	mov	r1, r2
 8007eba:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007ebe:	4618      	mov	r0, r3
 8007ec0:	f000 f83f 	bl	8007f42 <Flash_Program_Bytes>
			break;
 8007ec4:	e013      	b.n	8007eee <Serial_Comm_ParseMessages+0xe6>
		case 5:
			write_next_event_state(CALIBRATE_JOYSTICKS_EVENT);
 8007ec6:	2007      	movs	r0, #7
 8007ec8:	f7f9 fc88 	bl	80017dc <write_next_event_state>
			break;
 8007ecc:	e00f      	b.n	8007eee <Serial_Comm_ParseMessages+0xe6>
		case 6:
			write_next_event_state(USB_EVENT_OUTPUT_CONTROLLER_DATA);
 8007ece:	200c      	movs	r0, #12
 8007ed0:	f7f9 fc84 	bl	80017dc <write_next_event_state>
			break;
 8007ed4:	e00b      	b.n	8007eee <Serial_Comm_ParseMessages+0xe6>
		case 7:
			write_next_event_state(USB_EVENT_PING);
 8007ed6:	2008      	movs	r0, #8
 8007ed8:	f7f9 fc80 	bl	80017dc <write_next_event_state>
			break;
 8007edc:	e007      	b.n	8007eee <Serial_Comm_ParseMessages+0xe6>
		case 8:
			controller_config_profile = profile;
 8007ede:	4a0b      	ldr	r2, [pc, #44]	; (8007f0c <Serial_Comm_ParseMessages+0x104>)
 8007ee0:	79fb      	ldrb	r3, [r7, #7]
 8007ee2:	7013      	strb	r3, [r2, #0]
			write_next_event_state(USB_EVENT_CHANGE_CONFIG);
 8007ee4:	200d      	movs	r0, #13
 8007ee6:	f7f9 fc79 	bl	80017dc <write_next_event_state>
			break;
 8007eea:	e000      	b.n	8007eee <Serial_Comm_ParseMessages+0xe6>
			break;
		case 15:
			//Do nothing...
			break;
		default:
			break;
 8007eec:	bf00      	nop
	}
}
 8007eee:	bf00      	nop
 8007ef0:	3708      	adds	r7, #8
 8007ef2:	46bd      	mov	sp, r7
 8007ef4:	bd80      	pop	{r7, pc}
 8007ef6:	bf00      	nop
 8007ef8:	20002284 	.word	0x20002284
 8007efc:	0800a708 	.word	0x0800a708
 8007f00:	08020000 	.word	0x08020000
 8007f04:	20002285 	.word	0x20002285
 8007f08:	20001a58 	.word	0x20001a58
 8007f0c:	2000105b 	.word	0x2000105b

08007f10 <Flash_Erase>:

void Flash_Erase(){
 8007f10:	b580      	push	{r7, lr}
 8007f12:	b086      	sub	sp, #24
 8007f14:	af00      	add	r7, sp, #0
	//Unlock the Flash to enable the flash control register access
	HAL_FLASH_Unlock();
 8007f16:	f7fd f893 	bl	8005040 <HAL_FLASH_Unlock>

	FLASH_EraseInitTypeDef EraseInitStruct;
	uint32_t SECTORError;

	/* Fill EraseInit structure*/
	EraseInitStruct.TypeErase     = FLASH_TYPEERASE_SECTORS;
 8007f1a:	2300      	movs	r3, #0
 8007f1c:	607b      	str	r3, [r7, #4]
	EraseInitStruct.VoltageRange  = FLASH_VOLTAGE_RANGE_3;
 8007f1e:	2302      	movs	r3, #2
 8007f20:	617b      	str	r3, [r7, #20]
	EraseInitStruct.Sector        = FLASH_SECTOR_5;
 8007f22:	2305      	movs	r3, #5
 8007f24:	60fb      	str	r3, [r7, #12]
	EraseInitStruct.NbSectors     = 1;
 8007f26:	2301      	movs	r3, #1
 8007f28:	613b      	str	r3, [r7, #16]

	HAL_FLASHEx_Erase(&EraseInitStruct, &SECTORError);
 8007f2a:	463a      	mov	r2, r7
 8007f2c:	1d3b      	adds	r3, r7, #4
 8007f2e:	4611      	mov	r1, r2
 8007f30:	4618      	mov	r0, r3
 8007f32:	f7fd f9f7 	bl	8005324 <HAL_FLASHEx_Erase>

	//Lock the Flash to disable the flash control register access
	HAL_FLASH_Lock();
 8007f36:	f7fd f8a5 	bl	8005084 <HAL_FLASH_Lock>
}
 8007f3a:	bf00      	nop
 8007f3c:	3718      	adds	r7, #24
 8007f3e:	46bd      	mov	sp, r7
 8007f40:	bd80      	pop	{r7, pc}

08007f42 <Flash_Program_Bytes>:

void Flash_Program_Bytes(uint8_t *pdest, uint8_t *p_source, uint32_t length){
 8007f42:	b580      	push	{r7, lr}
 8007f44:	b086      	sub	sp, #24
 8007f46:	af00      	add	r7, sp, #0
 8007f48:	60f8      	str	r0, [r7, #12]
 8007f4a:	60b9      	str	r1, [r7, #8]
 8007f4c:	607a      	str	r2, [r7, #4]
	//Unlock the Flash to enable the flash control register access
	HAL_FLASH_Unlock();
 8007f4e:	f7fd f877 	bl	8005040 <HAL_FLASH_Unlock>

	for(uint32_t i = 0; i < length; i++){
 8007f52:	2300      	movs	r3, #0
 8007f54:	617b      	str	r3, [r7, #20]
 8007f56:	e010      	b.n	8007f7a <Flash_Program_Bytes+0x38>
		HAL_FLASH_Program(FLASH_TYPEPROGRAM_BYTE, pdest + i, p_source[i]);
 8007f58:	68fa      	ldr	r2, [r7, #12]
 8007f5a:	697b      	ldr	r3, [r7, #20]
 8007f5c:	4413      	add	r3, r2
 8007f5e:	4619      	mov	r1, r3
 8007f60:	68ba      	ldr	r2, [r7, #8]
 8007f62:	697b      	ldr	r3, [r7, #20]
 8007f64:	4413      	add	r3, r2
 8007f66:	781b      	ldrb	r3, [r3, #0]
 8007f68:	b2da      	uxtb	r2, r3
 8007f6a:	f04f 0300 	mov.w	r3, #0
 8007f6e:	2000      	movs	r0, #0
 8007f70:	f7fd f812 	bl	8004f98 <HAL_FLASH_Program>
	for(uint32_t i = 0; i < length; i++){
 8007f74:	697b      	ldr	r3, [r7, #20]
 8007f76:	3301      	adds	r3, #1
 8007f78:	617b      	str	r3, [r7, #20]
 8007f7a:	697a      	ldr	r2, [r7, #20]
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	429a      	cmp	r2, r3
 8007f80:	d3ea      	bcc.n	8007f58 <Flash_Program_Bytes+0x16>
	}

	//Lock the Flash to disable the flash control register access
	HAL_FLASH_Lock();
 8007f82:	f7fd f87f 	bl	8005084 <HAL_FLASH_Lock>
}
 8007f86:	bf00      	nop
 8007f88:	3718      	adds	r7, #24
 8007f8a:	46bd      	mov	sp, r7
 8007f8c:	bd80      	pop	{r7, pc}

08007f8e <USBD_EpAddr2Ref>:
 * @return The endpoint's reference
 */
static inline
USBD_EpHandleType* USBD_EpAddr2Ref      (USBD_HandleType *dev,
                                         uint8_t epAddr)
{
 8007f8e:	b480      	push	{r7}
 8007f90:	b083      	sub	sp, #12
 8007f92:	af00      	add	r7, sp, #0
 8007f94:	6078      	str	r0, [r7, #4]
 8007f96:	460b      	mov	r3, r1
 8007f98:	70fb      	strb	r3, [r7, #3]
    return (epAddr > 0x7F) ? &dev->EP.IN[epAddr & 0xF] : &dev->EP.OUT[epAddr];
 8007f9a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	da08      	bge.n	8007fb4 <USBD_EpAddr2Ref+0x26>
 8007fa2:	78fb      	ldrb	r3, [r7, #3]
 8007fa4:	f003 030f 	and.w	r3, r3, #15
 8007fa8:	3303      	adds	r3, #3
 8007faa:	011b      	lsls	r3, r3, #4
 8007fac:	687a      	ldr	r2, [r7, #4]
 8007fae:	4413      	add	r3, r2
 8007fb0:	3304      	adds	r3, #4
 8007fb2:	e005      	b.n	8007fc0 <USBD_EpAddr2Ref+0x32>
 8007fb4:	78fb      	ldrb	r3, [r7, #3]
 8007fb6:	3307      	adds	r3, #7
 8007fb8:	011b      	lsls	r3, r3, #4
 8007fba:	687a      	ldr	r2, [r7, #4]
 8007fbc:	4413      	add	r3, r2
 8007fbe:	3304      	adds	r3, #4
}
 8007fc0:	4618      	mov	r0, r3
 8007fc2:	370c      	adds	r7, #12
 8007fc4:	46bd      	mov	sp, r7
 8007fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fca:	4770      	bx	lr

08007fcc <USBD_EpOpen>:
 */
static inline void USBD_EpOpen          (USBD_HandleType *dev,
                                         uint8_t epAddr,
                                         USB_EndPointType type,
                                         uint16_t mps)
{
 8007fcc:	b580      	push	{r7, lr}
 8007fce:	b082      	sub	sp, #8
 8007fd0:	af00      	add	r7, sp, #0
 8007fd2:	6078      	str	r0, [r7, #4]
 8007fd4:	4608      	mov	r0, r1
 8007fd6:	4611      	mov	r1, r2
 8007fd8:	461a      	mov	r2, r3
 8007fda:	4603      	mov	r3, r0
 8007fdc:	70fb      	strb	r3, [r7, #3]
 8007fde:	460b      	mov	r3, r1
 8007fe0:	70bb      	strb	r3, [r7, #2]
 8007fe2:	4613      	mov	r3, r2
 8007fe4:	803b      	strh	r3, [r7, #0]
    USBD_PD_EpOpen(dev, epAddr, type, mps);
 8007fe6:	883b      	ldrh	r3, [r7, #0]
 8007fe8:	78ba      	ldrb	r2, [r7, #2]
 8007fea:	78f9      	ldrb	r1, [r7, #3]
 8007fec:	6878      	ldr	r0, [r7, #4]
 8007fee:	f001 ff45 	bl	8009e7c <USB_vEpOpen>
    USBD_EpAddr2Ref(dev, epAddr)->State = USB_EP_STATE_IDLE;
 8007ff2:	78fb      	ldrb	r3, [r7, #3]
 8007ff4:	4619      	mov	r1, r3
 8007ff6:	6878      	ldr	r0, [r7, #4]
 8007ff8:	f7ff ffc9 	bl	8007f8e <USBD_EpAddr2Ref>
 8007ffc:	4603      	mov	r3, r0
 8007ffe:	2201      	movs	r2, #1
 8008000:	72da      	strb	r2, [r3, #11]
}
 8008002:	bf00      	nop
 8008004:	3708      	adds	r7, #8
 8008006:	46bd      	mov	sp, r7
 8008008:	bd80      	pop	{r7, pc}

0800800a <USBD_EpClose>:
 * @param dev: USB Device handle reference
 * @param epAddr: endpoint address
 */
static inline void USBD_EpClose         (USBD_HandleType *dev,
                                         uint8_t epAddr)
{
 800800a:	b580      	push	{r7, lr}
 800800c:	b082      	sub	sp, #8
 800800e:	af00      	add	r7, sp, #0
 8008010:	6078      	str	r0, [r7, #4]
 8008012:	460b      	mov	r3, r1
 8008014:	70fb      	strb	r3, [r7, #3]
    USBD_PD_EpClose(dev, epAddr);
 8008016:	78fb      	ldrb	r3, [r7, #3]
 8008018:	4619      	mov	r1, r3
 800801a:	6878      	ldr	r0, [r7, #4]
 800801c:	f001 ffc3 	bl	8009fa6 <USB_vEpClose>
    USBD_EpAddr2Ref(dev, epAddr)->State = USB_EP_STATE_CLOSED;
 8008020:	78fb      	ldrb	r3, [r7, #3]
 8008022:	4619      	mov	r1, r3
 8008024:	6878      	ldr	r0, [r7, #4]
 8008026:	f7ff ffb2 	bl	8007f8e <USBD_EpAddr2Ref>
 800802a:	4603      	mov	r3, r0
 800802c:	2200      	movs	r2, #0
 800802e:	72da      	strb	r2, [r3, #11]
}
 8008030:	bf00      	nop
 8008032:	3708      	adds	r7, #8
 8008034:	46bd      	mov	sp, r7
 8008036:	bd80      	pop	{r7, pc}

08008038 <cdc_getDesc>:
 * @param ifNum: the index of the current interface in the device
 * @param dest: the destination buffer
 * @return Length of the copied descriptor
 */
static uint16_t cdc_getDesc(USBD_CDC_IfHandleType *itf, uint8_t ifNum, uint8_t * dest)
{
 8008038:	b5f0      	push	{r4, r5, r6, r7, lr}
 800803a:	b087      	sub	sp, #28
 800803c:	af00      	add	r7, sp, #0
 800803e:	60f8      	str	r0, [r7, #12]
 8008040:	460b      	mov	r3, r1
 8008042:	607a      	str	r2, [r7, #4]
 8008044:	72fb      	strb	r3, [r7, #11]
    USBD_CDC_DescType *desc = (USBD_CDC_DescType*)dest;
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	617b      	str	r3, [r7, #20]
    uint16_t len = sizeof(cdc_desc);
 800804a:	2334      	movs	r3, #52	; 0x34
 800804c:	827b      	strh	r3, [r7, #18]

    memcpy(dest, &cdc_desc, sizeof(cdc_desc));
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	4a24      	ldr	r2, [pc, #144]	; (80080e4 <cdc_getDesc+0xac>)
 8008052:	4614      	mov	r4, r2
 8008054:	469c      	mov	ip, r3
 8008056:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 800805a:	4665      	mov	r5, ip
 800805c:	4626      	mov	r6, r4
 800805e:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8008060:	6028      	str	r0, [r5, #0]
 8008062:	6069      	str	r1, [r5, #4]
 8008064:	60aa      	str	r2, [r5, #8]
 8008066:	60eb      	str	r3, [r5, #12]
 8008068:	3410      	adds	r4, #16
 800806a:	f10c 0c10 	add.w	ip, ip, #16
 800806e:	4574      	cmp	r4, lr
 8008070:	d1f3      	bne.n	800805a <cdc_getDesc+0x22>
 8008072:	4663      	mov	r3, ip
 8008074:	4622      	mov	r2, r4
 8008076:	6810      	ldr	r0, [r2, #0]
 8008078:	6018      	str	r0, [r3, #0]
#if (USBD_CDC_BREAK_SUPPORT == 1)
    if (CDC_APP(itf)->Break != NULL)
    {   desc->ACMFD.bmCapabilities |= 4; }
#endif /* USBD_CDC_BREAK_SUPPORT */

    if (itf->Config.Protocol != 0)
 800807a:	68fb      	ldr	r3, [r7, #12]
 800807c:	7c1b      	ldrb	r3, [r3, #16]
 800807e:	2b00      	cmp	r3, #0
 8008080:	d007      	beq.n	8008092 <cdc_getDesc+0x5a>
    {
        desc->IAD.bFunctionProtocol  = itf->Config.Protocol;
 8008082:	68fb      	ldr	r3, [r7, #12]
 8008084:	7c1a      	ldrb	r2, [r3, #16]
 8008086:	697b      	ldr	r3, [r7, #20]
 8008088:	719a      	strb	r2, [r3, #6]
        desc->CID.bInterfaceProtocol = itf->Config.Protocol;
 800808a:	68fb      	ldr	r3, [r7, #12]
 800808c:	7c1a      	ldrb	r2, [r3, #16]
 800808e:	697b      	ldr	r3, [r7, #20]
 8008090:	73da      	strb	r2, [r3, #15]
    }

#if (USBD_CDC_NOTEP_USED == 1)
    desc->NED.bEndpointAddress = itf->Config.NotEpNum;
 8008092:	68fb      	ldr	r3, [r7, #12]
 8008094:	7cda      	ldrb	r2, [r3, #19]
 8008096:	697b      	ldr	r3, [r7, #20]
 8008098:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
#endif

    len += USBD_EpDesc(itf->Base.Device, itf->Config.OutEpNum, &dest[len]);
 800809c:	68fb      	ldr	r3, [r7, #12]
 800809e:	6818      	ldr	r0, [r3, #0]
 80080a0:	68fb      	ldr	r3, [r7, #12]
 80080a2:	7c59      	ldrb	r1, [r3, #17]
 80080a4:	8a7b      	ldrh	r3, [r7, #18]
 80080a6:	687a      	ldr	r2, [r7, #4]
 80080a8:	4413      	add	r3, r2
 80080aa:	461a      	mov	r2, r3
 80080ac:	f000 fe82 	bl	8008db4 <USBD_EpDesc>
 80080b0:	4603      	mov	r3, r0
 80080b2:	461a      	mov	r2, r3
 80080b4:	8a7b      	ldrh	r3, [r7, #18]
 80080b6:	4413      	add	r3, r2
 80080b8:	827b      	strh	r3, [r7, #18]
    len += USBD_EpDesc(itf->Base.Device, itf->Config.InEpNum, &dest[len]);
 80080ba:	68fb      	ldr	r3, [r7, #12]
 80080bc:	6818      	ldr	r0, [r3, #0]
 80080be:	68fb      	ldr	r3, [r7, #12]
 80080c0:	7c99      	ldrb	r1, [r3, #18]
 80080c2:	8a7b      	ldrh	r3, [r7, #18]
 80080c4:	687a      	ldr	r2, [r7, #4]
 80080c6:	4413      	add	r3, r2
 80080c8:	461a      	mov	r2, r3
 80080ca:	f000 fe73 	bl	8008db4 <USBD_EpDesc>
 80080ce:	4603      	mov	r3, r0
 80080d0:	461a      	mov	r2, r3
 80080d2:	8a7b      	ldrh	r3, [r7, #18]
 80080d4:	4413      	add	r3, r2
 80080d6:	827b      	strh	r3, [r7, #18]
        ed[0].wMaxPacketSize = USB_EP_BULK_FS_MPS;
        ed[1].wMaxPacketSize = USB_EP_BULK_FS_MPS;
    }
#endif

    return len;
 80080d8:	8a7b      	ldrh	r3, [r7, #18]
}
 80080da:	4618      	mov	r0, r3
 80080dc:	371c      	adds	r7, #28
 80080de:	46bd      	mov	sp, r7
 80080e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80080e2:	bf00      	nop
 80080e4:	0800a724 	.word	0x0800a724

080080e8 <cdc_getString>:
 * @param itf: reference of the CDC interface
 * @param intNum: interface-internal string index
 * @return The referenced string
 */
static const char* cdc_getString(USBD_CDC_IfHandleType *itf, uint8_t intNum)
{
 80080e8:	b480      	push	{r7}
 80080ea:	b083      	sub	sp, #12
 80080ec:	af00      	add	r7, sp, #0
 80080ee:	6078      	str	r0, [r7, #4]
 80080f0:	460b      	mov	r3, r1
 80080f2:	70fb      	strb	r3, [r7, #3]
    return itf->App->Name;
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	68db      	ldr	r3, [r3, #12]
 80080f8:	681b      	ldr	r3, [r3, #0]
}
 80080fa:	4618      	mov	r0, r3
 80080fc:	370c      	adds	r7, #12
 80080fe:	46bd      	mov	sp, r7
 8008100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008104:	4770      	bx	lr

08008106 <cdc_init>:
 * @brief Initializes the interface by opening its endpoints
 *        and initializing the attached application.
 * @param itf: reference of the CDC interface
 */
static void cdc_init(USBD_CDC_IfHandleType *itf)
{
 8008106:	b580      	push	{r7, lr}
 8008108:	b084      	sub	sp, #16
 800810a:	af00      	add	r7, sp, #0
 800810c:	6078      	str	r0, [r7, #4]
    USBD_HandleType *dev = itf->Base.Device;
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	60fb      	str	r3, [r7, #12]
        mps = USB_EP_BULK_HS_MPS;
    }
    else
#endif
    {
        mps = USB_EP_BULK_FS_MPS;
 8008114:	2340      	movs	r3, #64	; 0x40
 8008116:	817b      	strh	r3, [r7, #10]
    }

    /* Open EPs */
    USBD_EpOpen(dev, itf->Config.InEpNum , USB_EP_TYPE_BULK, mps);
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	7c99      	ldrb	r1, [r3, #18]
 800811c:	897b      	ldrh	r3, [r7, #10]
 800811e:	2202      	movs	r2, #2
 8008120:	68f8      	ldr	r0, [r7, #12]
 8008122:	f7ff ff53 	bl	8007fcc <USBD_EpOpen>
    USBD_EpOpen(dev, itf->Config.OutEpNum, USB_EP_TYPE_BULK, mps);
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	7c59      	ldrb	r1, [r3, #17]
 800812a:	897b      	ldrh	r3, [r7, #10]
 800812c:	2202      	movs	r2, #2
 800812e:	68f8      	ldr	r0, [r7, #12]
 8008130:	f7ff ff4c 	bl	8007fcc <USBD_EpOpen>
#if (USBD_CDC_NOTEP_USED == 1)
    if ((itf->Config.NotEpNum & 0xF) < USBD_MAX_EP_COUNT)
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	7cdb      	ldrb	r3, [r3, #19]
 8008138:	f003 030c 	and.w	r3, r3, #12
 800813c:	2b00      	cmp	r3, #0
 800813e:	d106      	bne.n	800814e <cdc_init+0x48>
    {
        USBD_EpOpen(dev, itf->Config.NotEpNum, USB_EP_TYPE_INTERRUPT, CDC_NOT_PACKET_SIZE);
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	7cd9      	ldrb	r1, [r3, #19]
 8008144:	2308      	movs	r3, #8
 8008146:	2203      	movs	r2, #3
 8008148:	68f8      	ldr	r0, [r7, #12]
 800814a:	f7ff ff3f 	bl	8007fcc <USBD_EpOpen>
    }
#endif

    /* Initialize application */
    USBD_SAFE_CALLBACK(CDC_APP(itf)->Open, itf, &itf->LineCoding);
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	68db      	ldr	r3, [r3, #12]
 8008152:	685b      	ldr	r3, [r3, #4]
 8008154:	2b00      	cmp	r3, #0
 8008156:	d007      	beq.n	8008168 <cdc_init+0x62>
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	68db      	ldr	r3, [r3, #12]
 800815c:	685b      	ldr	r3, [r3, #4]
 800815e:	687a      	ldr	r2, [r7, #4]
 8008160:	3214      	adds	r2, #20
 8008162:	4611      	mov	r1, r2
 8008164:	6878      	ldr	r0, [r7, #4]
 8008166:	4798      	blx	r3
}
 8008168:	bf00      	nop
 800816a:	3710      	adds	r7, #16
 800816c:	46bd      	mov	sp, r7
 800816e:	bd80      	pop	{r7, pc}

08008170 <cdc_deinit>:
 * @brief Deinitializes the interface by closing its endpoints
 *        and deinitializing the attached application.
 * @param itf: reference of the CDC interface
 */
static void cdc_deinit(USBD_CDC_IfHandleType *itf)
{
 8008170:	b580      	push	{r7, lr}
 8008172:	b084      	sub	sp, #16
 8008174:	af00      	add	r7, sp, #0
 8008176:	6078      	str	r0, [r7, #4]
    if (itf->LineCoding.DataBits != 0)
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	7e9b      	ldrb	r3, [r3, #26]
 800817c:	2b00      	cmp	r3, #0
 800817e:	d027      	beq.n	80081d0 <cdc_deinit+0x60>
    {
        USBD_HandleType *dev = itf->Base.Device;
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	60fb      	str	r3, [r7, #12]

        /* Close EPs */
        USBD_EpClose(dev, itf->Config.InEpNum);
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	7c9b      	ldrb	r3, [r3, #18]
 800818a:	4619      	mov	r1, r3
 800818c:	68f8      	ldr	r0, [r7, #12]
 800818e:	f7ff ff3c 	bl	800800a <USBD_EpClose>
        USBD_EpClose(dev, itf->Config.OutEpNum);
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	7c5b      	ldrb	r3, [r3, #17]
 8008196:	4619      	mov	r1, r3
 8008198:	68f8      	ldr	r0, [r7, #12]
 800819a:	f7ff ff36 	bl	800800a <USBD_EpClose>
#if (USBD_CDC_NOTEP_USED == 1)
        if ((itf->Config.NotEpNum & 0xF) < USBD_MAX_EP_COUNT)
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	7cdb      	ldrb	r3, [r3, #19]
 80081a2:	f003 030c 	and.w	r3, r3, #12
 80081a6:	2b00      	cmp	r3, #0
 80081a8:	d105      	bne.n	80081b6 <cdc_deinit+0x46>
        {
            USBD_EpClose(dev, itf->Config.NotEpNum);
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	7cdb      	ldrb	r3, [r3, #19]
 80081ae:	4619      	mov	r1, r3
 80081b0:	68f8      	ldr	r0, [r7, #12]
 80081b2:	f7ff ff2a 	bl	800800a <USBD_EpClose>
        }
#endif

        /* Deinitialize application */
        USBD_SAFE_CALLBACK(CDC_APP(itf)->Close, itf);
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	68db      	ldr	r3, [r3, #12]
 80081ba:	689b      	ldr	r3, [r3, #8]
 80081bc:	2b00      	cmp	r3, #0
 80081be:	d004      	beq.n	80081ca <cdc_deinit+0x5a>
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	68db      	ldr	r3, [r3, #12]
 80081c4:	689b      	ldr	r3, [r3, #8]
 80081c6:	6878      	ldr	r0, [r7, #4]
 80081c8:	4798      	blx	r3
#if (USBD_HS_SUPPORT == 1)
        /* Reset the endpoint MPS to the desired size */
        USBD_EpAddr2Ref(dev, itf->Config.InEpNum)->MaxPacketSize  = CDC_DATA_PACKET_SIZE;
        USBD_EpAddr2Ref(dev, itf->Config.OutEpNum)->MaxPacketSize = CDC_DATA_PACKET_SIZE;
#endif
        itf->LineCoding.DataBits = 0;
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	2200      	movs	r2, #0
 80081ce:	769a      	strb	r2, [r3, #26]
    }
}
 80081d0:	bf00      	nop
 80081d2:	3710      	adds	r7, #16
 80081d4:	46bd      	mov	sp, r7
 80081d6:	bd80      	pop	{r7, pc}

080081d8 <cdc_setupStage>:
 * @brief Performs the interface-specific setup request handling.
 * @param itf: reference of the CDC interface
 * @return OK if the setup request is accepted, INVALID otherwise
 */
static USBD_ReturnType cdc_setupStage(USBD_CDC_IfHandleType *itf)
{
 80081d8:	b580      	push	{r7, lr}
 80081da:	b084      	sub	sp, #16
 80081dc:	af00      	add	r7, sp, #0
 80081de:	6078      	str	r0, [r7, #4]
    USBD_ReturnType retval = USBD_E_INVALID;
 80081e0:	2303      	movs	r3, #3
 80081e2:	73fb      	strb	r3, [r7, #15]
    USBD_HandleType *dev = itf->Base.Device;
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	60bb      	str	r3, [r7, #8]

    switch (dev->Setup.RequestType.Type)
 80081ea:	68bb      	ldr	r3, [r7, #8]
 80081ec:	791b      	ldrb	r3, [r3, #4]
 80081ee:	f3c3 1341 	ubfx	r3, r3, #5, #2
 80081f2:	b2db      	uxtb	r3, r3
 80081f4:	2b01      	cmp	r3, #1
 80081f6:	d126      	bne.n	8008246 <cdc_setupStage+0x6e>
    {
        case USB_REQ_TYPE_CLASS:
        {
            switch (dev->Setup.Request)
 80081f8:	68bb      	ldr	r3, [r7, #8]
 80081fa:	795b      	ldrb	r3, [r3, #5]
 80081fc:	2b22      	cmp	r3, #34	; 0x22
 80081fe:	d01d      	beq.n	800823c <cdc_setupStage+0x64>
 8008200:	2b22      	cmp	r3, #34	; 0x22
 8008202:	dc1e      	bgt.n	8008242 <cdc_setupStage+0x6a>
 8008204:	2b20      	cmp	r3, #32
 8008206:	d002      	beq.n	800820e <cdc_setupStage+0x36>
 8008208:	2b21      	cmp	r3, #33	; 0x21
 800820a:	d00d      	beq.n	8008228 <cdc_setupStage+0x50>
                    }
                    break;
#endif /* USBD_CDC_BREAK_SUPPORT */

                default:
                    break;
 800820c:	e019      	b.n	8008242 <cdc_setupStage+0x6a>
                    cdc_deinit(itf);
 800820e:	6878      	ldr	r0, [r7, #4]
 8008210:	f7ff ffae 	bl	8008170 <cdc_deinit>
                            &itf->LineCoding, sizeof(itf->LineCoding));
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	3314      	adds	r3, #20
                    retval = USBD_CtrlReceiveData(dev,
 8008218:	2207      	movs	r2, #7
 800821a:	4619      	mov	r1, r3
 800821c:	68b8      	ldr	r0, [r7, #8]
 800821e:	f000 fb8a 	bl	8008936 <USBD_CtrlReceiveData>
 8008222:	4603      	mov	r3, r0
 8008224:	73fb      	strb	r3, [r7, #15]
                    break;
 8008226:	e00d      	b.n	8008244 <cdc_setupStage+0x6c>
                            &itf->LineCoding, sizeof(itf->LineCoding));
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	3314      	adds	r3, #20
                    retval = USBD_CtrlSendData(dev,
 800822c:	2207      	movs	r2, #7
 800822e:	4619      	mov	r1, r3
 8008230:	68b8      	ldr	r0, [r7, #8]
 8008232:	f000 fb52 	bl	80088da <USBD_CtrlSendData>
 8008236:	4603      	mov	r3, r0
 8008238:	73fb      	strb	r3, [r7, #15]
                    break;
 800823a:	e003      	b.n	8008244 <cdc_setupStage+0x6c>
                    retval = USBD_E_OK;
 800823c:	2300      	movs	r3, #0
 800823e:	73fb      	strb	r3, [r7, #15]
                    break;
 8008240:	e000      	b.n	8008244 <cdc_setupStage+0x6c>
                    break;
 8008242:	bf00      	nop
            }
            break;
 8008244:	e000      	b.n	8008248 <cdc_setupStage+0x70>
        }

        default:
            break;
 8008246:	bf00      	nop
    }

    return retval;
 8008248:	7bfb      	ldrb	r3, [r7, #15]
}
 800824a:	4618      	mov	r0, r3
 800824c:	3710      	adds	r7, #16
 800824e:	46bd      	mov	sp, r7
 8008250:	bd80      	pop	{r7, pc}

08008252 <cdc_dataStage>:
/**
 * @brief Passes the received control endpoint data to the application.
 * @param itf: reference of the CDC interface
 */
static void cdc_dataStage(USBD_CDC_IfHandleType *itf)
{
 8008252:	b580      	push	{r7, lr}
 8008254:	b084      	sub	sp, #16
 8008256:	af00      	add	r7, sp, #0
 8008258:	6078      	str	r0, [r7, #4]
    USBD_HandleType *dev = itf->Base.Device;
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	60fb      	str	r3, [r7, #12]

    {
        if ((dev->Setup.Request == CDC_REQ_SET_LINE_CODING) &&
 8008260:	68fb      	ldr	r3, [r7, #12]
 8008262:	795b      	ldrb	r3, [r3, #5]
 8008264:	2b20      	cmp	r3, #32
 8008266:	d106      	bne.n	8008276 <cdc_dataStage+0x24>
            (itf->LineCoding.DataBits != 0))
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	7e9b      	ldrb	r3, [r3, #26]
        if ((dev->Setup.Request == CDC_REQ_SET_LINE_CODING) &&
 800826c:	2b00      	cmp	r3, #0
 800826e:	d002      	beq.n	8008276 <cdc_dataStage+0x24>
        {
            cdc_init(itf);
 8008270:	6878      	ldr	r0, [r7, #4]
 8008272:	f7ff ff48 	bl	8008106 <cdc_init>
        }
    }
}
 8008276:	bf00      	nop
 8008278:	3710      	adds	r7, #16
 800827a:	46bd      	mov	sp, r7
 800827c:	bd80      	pop	{r7, pc}

0800827e <cdc_outData>:
 * @brief Notifies the application of a completed OUT transfer.
 * @param itf: reference of the CDC interface
 * @param ep: reference to the endpoint structure
 */
static void cdc_outData(USBD_CDC_IfHandleType *itf, USBD_EpHandleType *ep)
{
 800827e:	b580      	push	{r7, lr}
 8008280:	b082      	sub	sp, #8
 8008282:	af00      	add	r7, sp, #0
 8008284:	6078      	str	r0, [r7, #4]
 8008286:	6039      	str	r1, [r7, #0]
    USBD_SAFE_CALLBACK(CDC_APP(itf)->Received, itf,
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	68db      	ldr	r3, [r3, #12]
 800828c:	68db      	ldr	r3, [r3, #12]
 800828e:	2b00      	cmp	r3, #0
 8008290:	d00c      	beq.n	80082ac <cdc_outData+0x2e>
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	68db      	ldr	r3, [r3, #12]
 8008296:	68db      	ldr	r3, [r3, #12]
 8008298:	683a      	ldr	r2, [r7, #0]
 800829a:	6811      	ldr	r1, [r2, #0]
 800829c:	683a      	ldr	r2, [r7, #0]
 800829e:	8892      	ldrh	r2, [r2, #4]
 80082a0:	4252      	negs	r2, r2
 80082a2:	4411      	add	r1, r2
 80082a4:	683a      	ldr	r2, [r7, #0]
 80082a6:	8892      	ldrh	r2, [r2, #4]
 80082a8:	6878      	ldr	r0, [r7, #4]
 80082aa:	4798      	blx	r3
            ep->Transfer.Data - ep->Transfer.Length, ep->Transfer.Length);
}
 80082ac:	bf00      	nop
 80082ae:	3708      	adds	r7, #8
 80082b0:	46bd      	mov	sp, r7
 80082b2:	bd80      	pop	{r7, pc}

080082b4 <cdc_inData>:
 * @brief Notifies the application of a completed IN transfer.
 * @param itf: reference of the CDC interface
 * @param ep: reference to the endpoint structure
 */
static void cdc_inData(USBD_CDC_IfHandleType *itf, USBD_EpHandleType *ep)
{
 80082b4:	b580      	push	{r7, lr}
 80082b6:	b084      	sub	sp, #16
 80082b8:	af00      	add	r7, sp, #0
 80082ba:	6078      	str	r0, [r7, #4]
 80082bc:	6039      	str	r1, [r7, #0]
#if (USBD_CDC_NOTEP_USED == 1)
    if (ep == USBD_EpAddr2Ref(itf->Base.Device, itf->Config.InEpNum))
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	681a      	ldr	r2, [r3, #0]
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	7c9b      	ldrb	r3, [r3, #18]
 80082c6:	4619      	mov	r1, r3
 80082c8:	4610      	mov	r0, r2
 80082ca:	f7ff fe60 	bl	8007f8e <USBD_EpAddr2Ref>
 80082ce:	4602      	mov	r2, r0
 80082d0:	683b      	ldr	r3, [r7, #0]
 80082d2:	4293      	cmp	r3, r2
 80082d4:	d131      	bne.n	800833a <cdc_inData+0x86>
#endif
    {
        uint16_t len = ep->Transfer.Length;
 80082d6:	683b      	ldr	r3, [r7, #0]
 80082d8:	889b      	ldrh	r3, [r3, #4]
 80082da:	81fb      	strh	r3, [r7, #14]

        if (len == 0)
 80082dc:	89fb      	ldrh	r3, [r7, #14]
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d106      	bne.n	80082f0 <cdc_inData+0x3c>
        {
            /* if ZLP is finished, substitute original length */
            len = itf->TransmitLength;
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	8b9b      	ldrh	r3, [r3, #28]
 80082e6:	81fb      	strh	r3, [r7, #14]
            itf->TransmitLength = 0;
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	2200      	movs	r2, #0
 80082ec:	839a      	strh	r2, [r3, #28]
 80082ee:	e010      	b.n	8008312 <cdc_inData+0x5e>
        }
        else if ((len & (ep->MaxPacketSize - 1)) == 0)
 80082f0:	89fa      	ldrh	r2, [r7, #14]
 80082f2:	683b      	ldr	r3, [r7, #0]
 80082f4:	891b      	ldrh	r3, [r3, #8]
 80082f6:	3b01      	subs	r3, #1
 80082f8:	4013      	ands	r3, r2
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	d109      	bne.n	8008312 <cdc_inData+0x5e>
        {
            /* if length mod MPS == 0, split the transfer by sending ZLP */
            itf->TransmitLength = len;
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	89fa      	ldrh	r2, [r7, #14]
 8008302:	839a      	strh	r2, [r3, #28]
            USBD_CDC_Transmit(itf, ep->Transfer.Data, 0);
 8008304:	683b      	ldr	r3, [r7, #0]
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	2200      	movs	r2, #0
 800830a:	4619      	mov	r1, r3
 800830c:	6878      	ldr	r0, [r7, #4]
 800830e:	f000 f89b 	bl	8008448 <USBD_CDC_Transmit>
        }

        /* callback when the endpoint isn't busy sending ZLP */
        if (ep->State != USB_EP_STATE_DATA)
 8008312:	683b      	ldr	r3, [r7, #0]
 8008314:	7adb      	ldrb	r3, [r3, #11]
 8008316:	2b04      	cmp	r3, #4
 8008318:	d00f      	beq.n	800833a <cdc_inData+0x86>
        {
            USBD_SAFE_CALLBACK(CDC_APP(itf)->Transmitted, itf, ep->Transfer.Data - len, len);
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	68db      	ldr	r3, [r3, #12]
 800831e:	691b      	ldr	r3, [r3, #16]
 8008320:	2b00      	cmp	r3, #0
 8008322:	d00a      	beq.n	800833a <cdc_inData+0x86>
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	68db      	ldr	r3, [r3, #12]
 8008328:	691b      	ldr	r3, [r3, #16]
 800832a:	683a      	ldr	r2, [r7, #0]
 800832c:	6811      	ldr	r1, [r2, #0]
 800832e:	89fa      	ldrh	r2, [r7, #14]
 8008330:	4252      	negs	r2, r2
 8008332:	4411      	add	r1, r2
 8008334:	89fa      	ldrh	r2, [r7, #14]
 8008336:	6878      	ldr	r0, [r7, #4]
 8008338:	4798      	blx	r3
        }
    }
}
 800833a:	bf00      	nop
 800833c:	3710      	adds	r7, #16
 800833e:	46bd      	mov	sp, r7
 8008340:	bd80      	pop	{r7, pc}
	...

08008344 <USBD_CDC_MountInterface>:
 * @param dev: reference of the USB Device
 * @return OK if the mounting was successful,
 *         ERROR if it failed due to insufficient device interface slots
 */
USBD_ReturnType USBD_CDC_MountInterface(USBD_CDC_IfHandleType *itf, USBD_HandleType *dev)
{
 8008344:	b580      	push	{r7, lr}
 8008346:	b084      	sub	sp, #16
 8008348:	af00      	add	r7, sp, #0
 800834a:	6078      	str	r0, [r7, #4]
 800834c:	6039      	str	r1, [r7, #0]
    USBD_ReturnType retval = USBD_E_ERROR;
 800834e:	2301      	movs	r3, #1
 8008350:	73fb      	strb	r3, [r7, #15]

    /* Note: CDC uses 2 interfaces */
    if (dev->IfCount < (USBD_MAX_IF_COUNT - 1))
 8008352:	683b      	ldr	r3, [r7, #0]
 8008354:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8008358:	2b00      	cmp	r3, #0
 800835a:	d16e      	bne.n	800843a <USBD_CDC_MountInterface+0xf6>
    {
        /* Binding interfaces */
        itf->Base.Device = dev;
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	683a      	ldr	r2, [r7, #0]
 8008360:	601a      	str	r2, [r3, #0]
        itf->Base.Class  = &cdc_cbks;
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	4a37      	ldr	r2, [pc, #220]	; (8008444 <USBD_CDC_MountInterface+0x100>)
 8008366:	605a      	str	r2, [r3, #4]
        itf->Base.AltCount = 1;
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	2201      	movs	r2, #1
 800836c:	725a      	strb	r2, [r3, #9]
        itf->Base.AltSelector = 0;
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	2200      	movs	r2, #0
 8008372:	721a      	strb	r2, [r3, #8]
        itf->TransmitLength = 0;
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	2200      	movs	r2, #0
 8008378:	839a      	strh	r2, [r3, #28]

        {
            USBD_EpHandleType *ep;

#if (USBD_CDC_NOTEP_USED == 1)
            if ((itf->Config.NotEpNum & 0xF) < USBD_MAX_EP_COUNT)
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	7cdb      	ldrb	r3, [r3, #19]
 800837e:	f003 030c 	and.w	r3, r3, #12
 8008382:	2b00      	cmp	r3, #0
 8008384:	d111      	bne.n	80083aa <USBD_CDC_MountInterface+0x66>
            {
                ep = USBD_EpAddr2Ref(dev, itf->Config.NotEpNum);
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	7cdb      	ldrb	r3, [r3, #19]
 800838a:	4619      	mov	r1, r3
 800838c:	6838      	ldr	r0, [r7, #0]
 800838e:	f7ff fdfe 	bl	8007f8e <USBD_EpAddr2Ref>
 8008392:	60b8      	str	r0, [r7, #8]
                ep->Type            = USB_EP_TYPE_INTERRUPT;
 8008394:	68bb      	ldr	r3, [r7, #8]
 8008396:	2203      	movs	r2, #3
 8008398:	729a      	strb	r2, [r3, #10]
                ep->MaxPacketSize   = CDC_NOT_PACKET_SIZE;
 800839a:	68bb      	ldr	r3, [r7, #8]
 800839c:	2208      	movs	r2, #8
 800839e:	811a      	strh	r2, [r3, #8]
                ep->IfNum           = dev->IfCount;
 80083a0:	683b      	ldr	r3, [r7, #0]
 80083a2:	f893 2029 	ldrb.w	r2, [r3, #41]	; 0x29
 80083a6:	68bb      	ldr	r3, [r7, #8]
 80083a8:	731a      	strb	r2, [r3, #12]
            }
#endif

            ep = USBD_EpAddr2Ref(dev, itf->Config.InEpNum);
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	7c9b      	ldrb	r3, [r3, #18]
 80083ae:	4619      	mov	r1, r3
 80083b0:	6838      	ldr	r0, [r7, #0]
 80083b2:	f7ff fdec 	bl	8007f8e <USBD_EpAddr2Ref>
 80083b6:	60b8      	str	r0, [r7, #8]
            ep->Type            = USB_EP_TYPE_BULK;
 80083b8:	68bb      	ldr	r3, [r7, #8]
 80083ba:	2202      	movs	r2, #2
 80083bc:	729a      	strb	r2, [r3, #10]
            ep->MaxPacketSize   = CDC_DATA_PACKET_SIZE;
 80083be:	68bb      	ldr	r3, [r7, #8]
 80083c0:	2240      	movs	r2, #64	; 0x40
 80083c2:	811a      	strh	r2, [r3, #8]
            ep->IfNum           = dev->IfCount;
 80083c4:	683b      	ldr	r3, [r7, #0]
 80083c6:	f893 2029 	ldrb.w	r2, [r3, #41]	; 0x29
 80083ca:	68bb      	ldr	r3, [r7, #8]
 80083cc:	731a      	strb	r2, [r3, #12]

            ep = USBD_EpAddr2Ref(dev, itf->Config.OutEpNum);
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	7c5b      	ldrb	r3, [r3, #17]
 80083d2:	4619      	mov	r1, r3
 80083d4:	6838      	ldr	r0, [r7, #0]
 80083d6:	f7ff fdda 	bl	8007f8e <USBD_EpAddr2Ref>
 80083da:	60b8      	str	r0, [r7, #8]
            ep->Type            = USB_EP_TYPE_BULK;
 80083dc:	68bb      	ldr	r3, [r7, #8]
 80083de:	2202      	movs	r2, #2
 80083e0:	729a      	strb	r2, [r3, #10]
            ep->MaxPacketSize   = CDC_DATA_PACKET_SIZE;
 80083e2:	68bb      	ldr	r3, [r7, #8]
 80083e4:	2240      	movs	r2, #64	; 0x40
 80083e6:	811a      	strh	r2, [r3, #8]
            ep->IfNum           = dev->IfCount;
 80083e8:	683b      	ldr	r3, [r7, #0]
 80083ea:	f893 2029 	ldrb.w	r2, [r3, #41]	; 0x29
 80083ee:	68bb      	ldr	r3, [r7, #8]
 80083f0:	731a      	strb	r2, [r3, #12]
        }

        dev->IF[dev->IfCount] = (USBD_IfHandleType*)itf;
 80083f2:	683b      	ldr	r3, [r7, #0]
 80083f4:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 80083f8:	683a      	ldr	r2, [r7, #0]
 80083fa:	330a      	adds	r3, #10
 80083fc:	009b      	lsls	r3, r3, #2
 80083fe:	4413      	add	r3, r2
 8008400:	687a      	ldr	r2, [r7, #4]
 8008402:	605a      	str	r2, [r3, #4]
        dev->IfCount++;
 8008404:	683b      	ldr	r3, [r7, #0]
 8008406:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 800840a:	3301      	adds	r3, #1
 800840c:	b2da      	uxtb	r2, r3
 800840e:	683b      	ldr	r3, [r7, #0]
 8008410:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

        dev->IF[dev->IfCount] = (USBD_IfHandleType*)itf;
 8008414:	683b      	ldr	r3, [r7, #0]
 8008416:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 800841a:	683a      	ldr	r2, [r7, #0]
 800841c:	330a      	adds	r3, #10
 800841e:	009b      	lsls	r3, r3, #2
 8008420:	4413      	add	r3, r2
 8008422:	687a      	ldr	r2, [r7, #4]
 8008424:	605a      	str	r2, [r3, #4]
        dev->IfCount++;
 8008426:	683b      	ldr	r3, [r7, #0]
 8008428:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 800842c:	3301      	adds	r3, #1
 800842e:	b2da      	uxtb	r2, r3
 8008430:	683b      	ldr	r3, [r7, #0]
 8008432:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

        retval = USBD_E_OK;
 8008436:	2300      	movs	r3, #0
 8008438:	73fb      	strb	r3, [r7, #15]
    }

    return retval;
 800843a:	7bfb      	ldrb	r3, [r7, #15]
}
 800843c:	4618      	mov	r0, r3
 800843e:	3710      	adds	r7, #16
 8008440:	46bd      	mov	sp, r7
 8008442:	bd80      	pop	{r7, pc}
 8008444:	0800a758 	.word	0x0800a758

08008448 <USBD_CDC_Transmit>:
 * @param data: pointer to the data to send
 * @param length: length of the data
 * @return BUSY if the previous transfer is still ongoing, OK if successful
 */
USBD_ReturnType USBD_CDC_Transmit(USBD_CDC_IfHandleType *itf, uint8_t *data, uint16_t length)
{
 8008448:	b580      	push	{r7, lr}
 800844a:	b084      	sub	sp, #16
 800844c:	af00      	add	r7, sp, #0
 800844e:	60f8      	str	r0, [r7, #12]
 8008450:	60b9      	str	r1, [r7, #8]
 8008452:	4613      	mov	r3, r2
 8008454:	80fb      	strh	r3, [r7, #6]
    return USBD_EpSend(itf->Base.Device, itf->Config.InEpNum, data, length);
 8008456:	68fb      	ldr	r3, [r7, #12]
 8008458:	6818      	ldr	r0, [r3, #0]
 800845a:	68fb      	ldr	r3, [r7, #12]
 800845c:	7c99      	ldrb	r1, [r3, #18]
 800845e:	88fb      	ldrh	r3, [r7, #6]
 8008460:	68ba      	ldr	r2, [r7, #8]
 8008462:	f000 fd16 	bl	8008e92 <USBD_EpSend>
 8008466:	4603      	mov	r3, r0
}
 8008468:	4618      	mov	r0, r3
 800846a:	3710      	adds	r7, #16
 800846c:	46bd      	mov	sp, r7
 800846e:	bd80      	pop	{r7, pc}

08008470 <USBD_CDC_Receive>:
 * @param data: pointer to the data to receive
 * @param length: length of the data
 * @return BUSY if the previous transfer is still ongoing, OK if successful
 */
USBD_ReturnType USBD_CDC_Receive(USBD_CDC_IfHandleType *itf, uint8_t *data, uint16_t length)
{
 8008470:	b580      	push	{r7, lr}
 8008472:	b084      	sub	sp, #16
 8008474:	af00      	add	r7, sp, #0
 8008476:	60f8      	str	r0, [r7, #12]
 8008478:	60b9      	str	r1, [r7, #8]
 800847a:	4613      	mov	r3, r2
 800847c:	80fb      	strh	r3, [r7, #6]
    return USBD_EpReceive(itf->Base.Device, itf->Config.OutEpNum, data, length);
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	6818      	ldr	r0, [r3, #0]
 8008482:	68fb      	ldr	r3, [r7, #12]
 8008484:	7c59      	ldrb	r1, [r3, #17]
 8008486:	88fb      	ldrh	r3, [r7, #6]
 8008488:	68ba      	ldr	r2, [r7, #8]
 800848a:	f000 fd2f 	bl	8008eec <USBD_EpReceive>
 800848e:	4603      	mov	r3, r0
}
 8008490:	4618      	mov	r0, r3
 8008492:	3710      	adds	r7, #16
 8008494:	46bd      	mov	sp, r7
 8008496:	bd80      	pop	{r7, pc}

08008498 <USBD_Init>:
 * @brief This function initializes the USB device.
 * @param dev: USB Device handle reference
 * @param desc: Device properties reference
 */
void USBD_Init(USBD_HandleType *dev, const USBD_DescriptionType *desc)
{
 8008498:	b580      	push	{r7, lr}
 800849a:	b082      	sub	sp, #8
 800849c:	af00      	add	r7, sp, #0
 800849e:	6078      	str	r0, [r7, #4]
 80084a0:	6039      	str	r1, [r7, #0]
    /* Assign USBD Descriptors */
    dev->Desc = desc;
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	683a      	ldr	r2, [r7, #0]
 80084a6:	601a      	str	r2, [r3, #0]

    /* Set Device initial State */
    dev->ConfigSelector = 0;
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	2200      	movs	r2, #0
 80084ac:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
    dev->Features.RemoteWakeup = 0;
 80084b0:	687a      	ldr	r2, [r7, #4]
 80084b2:	f892 3026 	ldrb.w	r3, [r2, #38]	; 0x26
 80084b6:	f36f 0341 	bfc	r3, #1, #1
 80084ba:	f882 3026 	strb.w	r3, [r2, #38]	; 0x26
    dev->Features.SelfPowered  = dev->Desc->Config.SelfPowered;
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	799b      	ldrb	r3, [r3, #6]
 80084c4:	f3c3 1380 	ubfx	r3, r3, #6, #1
 80084c8:	b2d9      	uxtb	r1, r3
 80084ca:	687a      	ldr	r2, [r7, #4]
 80084cc:	f892 3026 	ldrb.w	r3, [r2, #38]	; 0x26
 80084d0:	f361 0300 	bfi	r3, r1, #0, #1
 80084d4:	f882 3026 	strb.w	r3, [r2, #38]	; 0x26

    /* For FS device some buffer space can be saved by changing
     * EP0 MPS to 32/16/8
     * HS capable devices must keep this value at 64 */
    dev->EP.IN [0].MaxPacketSize = USB_EP0_FS_MAX_PACKET_SIZE;
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	2240      	movs	r2, #64	; 0x40
 80084dc:	879a      	strh	r2, [r3, #60]	; 0x3c
    dev->EP.OUT[0].MaxPacketSize = USB_EP0_FS_MAX_PACKET_SIZE;
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	2240      	movs	r2, #64	; 0x40
 80084e2:	f8a3 207c 	strh.w	r2, [r3, #124]	; 0x7c

    /* Initialize low level driver with device configuration */
    USBD_PD_Init(dev, &dev->Desc->Config);
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	4619      	mov	r1, r3
 80084ec:	6878      	ldr	r0, [r7, #4]
 80084ee:	f001 fbdd 	bl	8009cac <USB_vDevInit>
}
 80084f2:	bf00      	nop
 80084f4:	3708      	adds	r7, #8
 80084f6:	46bd      	mov	sp, r7
 80084f8:	bd80      	pop	{r7, pc}

080084fa <USBD_Connect>:
/**
 * @brief This function logically connects (attaches) the device to the bus.
 * @param dev: USB Device handle reference
 */
void USBD_Connect(USBD_HandleType *dev)
{
 80084fa:	b580      	push	{r7, lr}
 80084fc:	b082      	sub	sp, #8
 80084fe:	af00      	add	r7, sp, #0
 8008500:	6078      	str	r0, [r7, #4]
    /* Start the low level driver */
    USBD_PD_Start(dev);
 8008502:	6878      	ldr	r0, [r7, #4]
 8008504:	f001 fc62 	bl	8009dcc <USB_vDevStart_IT>
}
 8008508:	bf00      	nop
 800850a:	3708      	adds	r7, #8
 800850c:	46bd      	mov	sp, r7
 800850e:	bd80      	pop	{r7, pc}

08008510 <USBD_ResetCallback>:
 *         - Resets any previously active configuration
 * @param dev: USB Device handle reference
 * @param speed: The new device speed
 */
void USBD_ResetCallback(USBD_HandleType *dev, USB_SpeedType speed)
{
 8008510:	b580      	push	{r7, lr}
 8008512:	b082      	sub	sp, #8
 8008514:	af00      	add	r7, sp, #0
 8008516:	6078      	str	r0, [r7, #4]
 8008518:	460b      	mov	r3, r1
 800851a:	70fb      	strb	r3, [r7, #3]
    dev->Speed = speed;
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	78fa      	ldrb	r2, [r7, #3]
 8008520:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Reset any previous configuration */
    USBD_IfConfig(dev, 0);
 8008524:	2100      	movs	r1, #0
 8008526:	6878      	ldr	r0, [r7, #4]
 8008528:	f000 fe30 	bl	800918c <USBD_IfConfig>
        }
    }
#endif

    /* Open control endpoint to start data transfers */
    USBD_PD_CtrlEpOpen(dev);
 800852c:	6878      	ldr	r0, [r7, #4]
 800852e:	f001 fc97 	bl	8009e60 <USB_vCtrlEpOpen>
    dev->EP.OUT[0].State = USB_EP_STATE_IDLE;
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	2201      	movs	r2, #1
 8008536:	f883 207f 	strb.w	r2, [r3, #127]	; 0x7f
}
 800853a:	bf00      	nop
 800853c:	3708      	adds	r7, #8
 800853e:	46bd      	mov	sp, r7
 8008540:	bd80      	pop	{r7, pc}

08008542 <USBD_SetAddress>:
 * @brief This function checks the SET_ADDRESS request's validity.
 * @param dev: USB Device handle reference: USB Device handle reference
 * @return OK if the request is accepted, INVALID otherwise
 */
static USBD_ReturnType USBD_SetAddress(USBD_HandleType *dev)
{
 8008542:	b580      	push	{r7, lr}
 8008544:	b084      	sub	sp, #16
 8008546:	af00      	add	r7, sp, #0
 8008548:	6078      	str	r0, [r7, #4]
    USBD_ReturnType retval = USBD_E_INVALID;
 800854a:	2303      	movs	r3, #3
 800854c:	73fb      	strb	r3, [r7, #15]

    /* The request is only valid when not configured yet */
    if ((dev->Setup.Index    == 0) &&
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	891b      	ldrh	r3, [r3, #8]
 8008552:	2b00      	cmp	r3, #0
 8008554:	d114      	bne.n	8008580 <USBD_SetAddress+0x3e>
        (dev->Setup.Length   == 0) &&
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	895b      	ldrh	r3, [r3, #10]
    if ((dev->Setup.Index    == 0) &&
 800855a:	2b00      	cmp	r3, #0
 800855c:	d110      	bne.n	8008580 <USBD_SetAddress+0x3e>
        (dev->ConfigSelector == 0))
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
        (dev->Setup.Length   == 0) &&
 8008564:	2b00      	cmp	r3, #0
 8008566:	d10b      	bne.n	8008580 <USBD_SetAddress+0x3e>
    {
#if (USBD_SET_ADDRESS_IMMEDIATE == 1)
        USBD_PD_SetAddress(dev, dev->Setup.Value & 0x7F);
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	88db      	ldrh	r3, [r3, #6]
 800856c:	b2db      	uxtb	r3, r3
 800856e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008572:	b2db      	uxtb	r3, r3
 8008574:	4619      	mov	r1, r3
 8008576:	6878      	ldr	r0, [r7, #4]
 8008578:	f001 fc5a 	bl	8009e30 <USB_vSetAddress>
#endif
        /* Address is accepted, it will be applied
         * after this Ctrl transfer is complete */
        retval = USBD_E_OK;
 800857c:	2300      	movs	r3, #0
 800857e:	73fb      	strb	r3, [r7, #15]
    }
    return retval;
 8008580:	7bfb      	ldrb	r3, [r7, #15]
}
 8008582:	4618      	mov	r0, r3
 8008584:	3710      	adds	r7, #16
 8008586:	46bd      	mov	sp, r7
 8008588:	bd80      	pop	{r7, pc}

0800858a <USBD_SetConfig>:
 * @brief This function switches to the requested configuration.
 * @param dev: USB Device handle reference
 * @return OK if the configuration is available, INVALID otherwise
 */
static USBD_ReturnType USBD_SetConfig(USBD_HandleType *dev)
{
 800858a:	b580      	push	{r7, lr}
 800858c:	b084      	sub	sp, #16
 800858e:	af00      	add	r7, sp, #0
 8008590:	6078      	str	r0, [r7, #4]
    USBD_ReturnType retval = USBD_E_INVALID;
 8008592:	2303      	movs	r3, #3
 8008594:	73fb      	strb	r3, [r7, #15]
    uint8_t cfgNum = (uint8_t)dev->Setup.Value;
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	88db      	ldrh	r3, [r3, #6]
 800859a:	73bb      	strb	r3, [r7, #14]

    if (cfgNum <= USBD_MAX_CONFIGURATION_COUNT)
 800859c:	7bbb      	ldrb	r3, [r7, #14]
 800859e:	2b01      	cmp	r3, #1
 80085a0:	d806      	bhi.n	80085b0 <USBD_SetConfig+0x26>
    {
        USBD_IfConfig(dev, cfgNum);
 80085a2:	7bbb      	ldrb	r3, [r7, #14]
 80085a4:	4619      	mov	r1, r3
 80085a6:	6878      	ldr	r0, [r7, #4]
 80085a8:	f000 fdf0 	bl	800918c <USBD_IfConfig>

        retval = USBD_E_OK;
 80085ac:	2300      	movs	r3, #0
 80085ae:	73fb      	strb	r3, [r7, #15]
    }
    return retval;
 80085b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80085b2:	4618      	mov	r0, r3
 80085b4:	3710      	adds	r7, #16
 80085b6:	46bd      	mov	sp, r7
 80085b8:	bd80      	pop	{r7, pc}

080085ba <USBD_GetConfig>:
 * @brief This function sends the current configuration index on the control endpoint.
 * @param dev: USB Device handle reference
 * @return Always OK
 */
static USBD_ReturnType USBD_GetConfig(USBD_HandleType *dev)
{
 80085ba:	b580      	push	{r7, lr}
 80085bc:	b082      	sub	sp, #8
 80085be:	af00      	add	r7, sp, #0
 80085c0:	6078      	str	r0, [r7, #4]
    dev->CtrlData[0] = dev->ConfigSelector;
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	f883 20b4 	strb.w	r2, [r3, #180]	; 0xb4
    return USBD_CtrlSendData(dev, dev->CtrlData, sizeof(dev->ConfigSelector));
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	33b4      	adds	r3, #180	; 0xb4
 80085d2:	2201      	movs	r2, #1
 80085d4:	4619      	mov	r1, r3
 80085d6:	6878      	ldr	r0, [r7, #4]
 80085d8:	f000 f97f 	bl	80088da <USBD_CtrlSendData>
 80085dc:	4603      	mov	r3, r0
}
 80085de:	4618      	mov	r0, r3
 80085e0:	3708      	adds	r7, #8
 80085e2:	46bd      	mov	sp, r7
 80085e4:	bd80      	pop	{r7, pc}

080085e6 <USBD_GetStatus>:
 * @brief This function sends the device feature status on the control endpoint.
 * @param dev: USB Device handle reference
 * @return Always OK
 */
static USBD_ReturnType USBD_GetStatus(USBD_HandleType *dev)
{
 80085e6:	b580      	push	{r7, lr}
 80085e8:	b084      	sub	sp, #16
 80085ea:	af00      	add	r7, sp, #0
 80085ec:	6078      	str	r0, [r7, #4]
    uint16_t *devStatus = (uint16_t*)dev->CtrlData;
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	33b4      	adds	r3, #180	; 0xb4
 80085f2:	60fb      	str	r3, [r7, #12]
    *devStatus = dev->Features.w;
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	8cda      	ldrh	r2, [r3, #38]	; 0x26
 80085f8:	68fb      	ldr	r3, [r7, #12]
 80085fa:	801a      	strh	r2, [r3, #0]
    return USBD_CtrlSendData(dev, devStatus, sizeof(*devStatus));
 80085fc:	2202      	movs	r2, #2
 80085fe:	68f9      	ldr	r1, [r7, #12]
 8008600:	6878      	ldr	r0, [r7, #4]
 8008602:	f000 f96a 	bl	80088da <USBD_CtrlSendData>
 8008606:	4603      	mov	r3, r0
}
 8008608:	4618      	mov	r0, r3
 800860a:	3710      	adds	r7, #16
 800860c:	46bd      	mov	sp, r7
 800860e:	bd80      	pop	{r7, pc}

08008610 <USBD_SetFeature>:
 * @brief This function enables the remote wakeup feature (if it's selected).
 * @param dev: USB Device handle reference
 * @return OK if the feature is supported, INVALID otherwise
 */
static USBD_ReturnType USBD_SetFeature(USBD_HandleType *dev)
{
 8008610:	b480      	push	{r7}
 8008612:	b085      	sub	sp, #20
 8008614:	af00      	add	r7, sp, #0
 8008616:	6078      	str	r0, [r7, #4]
    USBD_ReturnType retval = USBD_E_INVALID;
 8008618:	2303      	movs	r3, #3
 800861a:	73fb      	strb	r3, [r7, #15]

    /* The only settable std device feature */
    if (dev->Setup.Value == USB_FEATURE_REMOTE_WAKEUP)
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	88db      	ldrh	r3, [r3, #6]
 8008620:	2b01      	cmp	r3, #1
 8008622:	d108      	bne.n	8008636 <USBD_SetFeature+0x26>
    {
        dev->Features.RemoteWakeup = 1;
 8008624:	687a      	ldr	r2, [r7, #4]
 8008626:	f892 3026 	ldrb.w	r3, [r2, #38]	; 0x26
 800862a:	f043 0302 	orr.w	r3, r3, #2
 800862e:	f882 3026 	strb.w	r3, [r2, #38]	; 0x26
        retval = USBD_E_OK;
 8008632:	2300      	movs	r3, #0
 8008634:	73fb      	strb	r3, [r7, #15]
    }
    return retval;
 8008636:	7bfb      	ldrb	r3, [r7, #15]
}
 8008638:	4618      	mov	r0, r3
 800863a:	3714      	adds	r7, #20
 800863c:	46bd      	mov	sp, r7
 800863e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008642:	4770      	bx	lr

08008644 <USBD_ClearFeature>:
 * @brief This function clears the remote wakeup feature (if it's selected).
 * @param dev: USB Device handle reference
 * @return OK if the feature is supported, INVALID otherwise
 */
static USBD_ReturnType USBD_ClearFeature(USBD_HandleType *dev)
{
 8008644:	b480      	push	{r7}
 8008646:	b085      	sub	sp, #20
 8008648:	af00      	add	r7, sp, #0
 800864a:	6078      	str	r0, [r7, #4]
    USBD_ReturnType retval = USBD_E_INVALID;
 800864c:	2303      	movs	r3, #3
 800864e:	73fb      	strb	r3, [r7, #15]

    /* The only settable std device feature */
    if (dev->Setup.Value == USB_FEATURE_REMOTE_WAKEUP)
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	88db      	ldrh	r3, [r3, #6]
 8008654:	2b01      	cmp	r3, #1
 8008656:	d108      	bne.n	800866a <USBD_ClearFeature+0x26>
    {
        dev->Features.RemoteWakeup = 0;
 8008658:	687a      	ldr	r2, [r7, #4]
 800865a:	f892 3026 	ldrb.w	r3, [r2, #38]	; 0x26
 800865e:	f36f 0341 	bfc	r3, #1, #1
 8008662:	f882 3026 	strb.w	r3, [r2, #38]	; 0x26
        retval = USBD_E_OK;
 8008666:	2300      	movs	r3, #0
 8008668:	73fb      	strb	r3, [r7, #15]
    }
    return retval;
 800866a:	7bfb      	ldrb	r3, [r7, #15]
}
 800866c:	4618      	mov	r0, r3
 800866e:	3714      	adds	r7, #20
 8008670:	46bd      	mov	sp, r7
 8008672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008676:	4770      	bx	lr

08008678 <USBD_DevRequest>:
 * @brief This function handles standard device requests.
 * @param dev: USB Device handle reference
 * @return OK if the request is processed, INVALID if not supported
 */
USBD_ReturnType USBD_DevRequest(USBD_HandleType *dev)
{
 8008678:	b580      	push	{r7, lr}
 800867a:	b084      	sub	sp, #16
 800867c:	af00      	add	r7, sp, #0
 800867e:	6078      	str	r0, [r7, #4]
    USBD_ReturnType retval = USBD_E_INVALID;
 8008680:	2303      	movs	r3, #3
 8008682:	73fb      	strb	r3, [r7, #15]

    /* On device level only (the below) standard requests are supported */
    if (dev->Setup.RequestType.Type == USB_REQ_TYPE_STANDARD)
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	791b      	ldrb	r3, [r3, #4]
 8008688:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800868c:	b2db      	uxtb	r3, r3
 800868e:	2b00      	cmp	r3, #0
 8008690:	d144      	bne.n	800871c <USBD_DevRequest+0xa4>
    {
        switch (dev->Setup.Request)
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	795b      	ldrb	r3, [r3, #5]
 8008696:	2b09      	cmp	r3, #9
 8008698:	d858      	bhi.n	800874c <USBD_DevRequest+0xd4>
 800869a:	a201      	add	r2, pc, #4	; (adr r2, 80086a0 <USBD_DevRequest+0x28>)
 800869c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80086a0:	080086f9 	.word	0x080086f9
 80086a4:	08008711 	.word	0x08008711
 80086a8:	0800874d 	.word	0x0800874d
 80086ac:	08008705 	.word	0x08008705
 80086b0:	0800874d 	.word	0x0800874d
 80086b4:	080086d5 	.word	0x080086d5
 80086b8:	080086c9 	.word	0x080086c9
 80086bc:	0800874d 	.word	0x0800874d
 80086c0:	080086ed 	.word	0x080086ed
 80086c4:	080086e1 	.word	0x080086e1
        {
            case USB_REQ_GET_DESCRIPTOR:
                retval = USBD_GetDescriptor(dev);
 80086c8:	6878      	ldr	r0, [r7, #4]
 80086ca:	f000 fab1 	bl	8008c30 <USBD_GetDescriptor>
 80086ce:	4603      	mov	r3, r0
 80086d0:	73fb      	strb	r3, [r7, #15]
                break;
 80086d2:	e040      	b.n	8008756 <USBD_DevRequest+0xde>

            case USB_REQ_SET_ADDRESS:
                retval = USBD_SetAddress(dev);
 80086d4:	6878      	ldr	r0, [r7, #4]
 80086d6:	f7ff ff34 	bl	8008542 <USBD_SetAddress>
 80086da:	4603      	mov	r3, r0
 80086dc:	73fb      	strb	r3, [r7, #15]
                break;
 80086de:	e03a      	b.n	8008756 <USBD_DevRequest+0xde>

            case USB_REQ_SET_CONFIGURATION:
                retval = USBD_SetConfig(dev);
 80086e0:	6878      	ldr	r0, [r7, #4]
 80086e2:	f7ff ff52 	bl	800858a <USBD_SetConfig>
 80086e6:	4603      	mov	r3, r0
 80086e8:	73fb      	strb	r3, [r7, #15]
                break;
 80086ea:	e034      	b.n	8008756 <USBD_DevRequest+0xde>

            case USB_REQ_GET_CONFIGURATION:
                retval = USBD_GetConfig(dev);
 80086ec:	6878      	ldr	r0, [r7, #4]
 80086ee:	f7ff ff64 	bl	80085ba <USBD_GetConfig>
 80086f2:	4603      	mov	r3, r0
 80086f4:	73fb      	strb	r3, [r7, #15]
                break;
 80086f6:	e02e      	b.n	8008756 <USBD_DevRequest+0xde>

            case USB_REQ_GET_STATUS:
                retval = USBD_GetStatus(dev);
 80086f8:	6878      	ldr	r0, [r7, #4]
 80086fa:	f7ff ff74 	bl	80085e6 <USBD_GetStatus>
 80086fe:	4603      	mov	r3, r0
 8008700:	73fb      	strb	r3, [r7, #15]
                break;
 8008702:	e028      	b.n	8008756 <USBD_DevRequest+0xde>

            case USB_REQ_SET_FEATURE:
                retval = USBD_SetFeature(dev);
 8008704:	6878      	ldr	r0, [r7, #4]
 8008706:	f7ff ff83 	bl	8008610 <USBD_SetFeature>
 800870a:	4603      	mov	r3, r0
 800870c:	73fb      	strb	r3, [r7, #15]
                break;
 800870e:	e022      	b.n	8008756 <USBD_DevRequest+0xde>

            case USB_REQ_CLEAR_FEATURE:
                retval = USBD_ClearFeature(dev);
 8008710:	6878      	ldr	r0, [r7, #4]
 8008712:	f7ff ff97 	bl	8008644 <USBD_ClearFeature>
 8008716:	4603      	mov	r3, r0
 8008718:	73fb      	strb	r3, [r7, #15]
                break;
 800871a:	e01c      	b.n	8008756 <USBD_DevRequest+0xde>
            default:
                break;
        }
    }
#if (USBD_MS_OS_DESC_VERSION > 0)
    else if (dev->Setup.RequestType.Type == USB_REQ_TYPE_VENDOR)
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	791b      	ldrb	r3, [r3, #4]
 8008720:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008724:	b2db      	uxtb	r3, r3
 8008726:	2b40      	cmp	r3, #64	; 0x40
 8008728:	d112      	bne.n	8008750 <USBD_DevRequest+0xd8>
    {
        switch (dev->Setup.Request)
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	795b      	ldrb	r3, [r3, #5]
 800872e:	2b01      	cmp	r3, #1
 8008730:	d111      	bne.n	8008756 <USBD_DevRequest+0xde>
        {
            case USB_REQ_MICROSOFT_OS:
                if (dev->Setup.RequestType.Direction == USB_DIRECTION_IN)
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	791b      	ldrb	r3, [r3, #4]
 8008736:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800873a:	b2db      	uxtb	r3, r3
 800873c:	2b00      	cmp	r3, #0
 800873e:	d009      	beq.n	8008754 <USBD_DevRequest+0xdc>
                {
                    retval = USBD_GetMsDescriptor(dev);
 8008740:	6878      	ldr	r0, [r7, #4]
 8008742:	f000 ff03 	bl	800954c <USBD_GetMsDescriptor>
 8008746:	4603      	mov	r3, r0
 8008748:	73fb      	strb	r3, [r7, #15]
                        /* MS OS 2.0 set alternate enumeration
                         * wValue high byte = bAltEnumCode */
                    }
                }
#endif /* (USBD_MS_OS_DESC_VERSION == 2) */
                break;
 800874a:	e003      	b.n	8008754 <USBD_DevRequest+0xdc>
                break;
 800874c:	bf00      	nop
 800874e:	e002      	b.n	8008756 <USBD_DevRequest+0xde>
        }
    }
 8008750:	bf00      	nop
 8008752:	e000      	b.n	8008756 <USBD_DevRequest+0xde>
                break;
 8008754:	bf00      	nop
#endif /* (USBD_MS_OS_DESC_VERSION > 0) */
    return retval;
 8008756:	7bfb      	ldrb	r3, [r7, #15]
}
 8008758:	4618      	mov	r0, r3
 800875a:	3710      	adds	r7, #16
 800875c:	46bd      	mov	sp, r7
 800875e:	bd80      	pop	{r7, pc}

08008760 <USBD_IfClass_DataStage>:
 *        @ref USBD_ClassType::DataStage function.
 * @param itf: reference of the interface
 */
static inline void USBD_IfClass_DataStage(
        USBD_IfHandleType *itf)
{
 8008760:	b580      	push	{r7, lr}
 8008762:	b082      	sub	sp, #8
 8008764:	af00      	add	r7, sp, #0
 8008766:	6078      	str	r0, [r7, #4]
    USBD_SAFE_CALLBACK(itf->Class->DataStage, itf);
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	685b      	ldr	r3, [r3, #4]
 800876c:	695b      	ldr	r3, [r3, #20]
 800876e:	2b00      	cmp	r3, #0
 8008770:	d004      	beq.n	800877c <USBD_IfClass_DataStage+0x1c>
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	685b      	ldr	r3, [r3, #4]
 8008776:	695b      	ldr	r3, [r3, #20]
 8008778:	6878      	ldr	r0, [r7, #4]
 800877a:	4798      	blx	r3
}
 800877c:	bf00      	nop
 800877e:	3708      	adds	r7, #8
 8008780:	46bd      	mov	sp, r7
 8008782:	bd80      	pop	{r7, pc}

08008784 <USBD_CtrlSendError>:
/**
 * @brief This function indicates a failed control request by stalling EP0.
 * @param dev: USB Device handle reference
 */
static void USBD_CtrlSendError(USBD_HandleType *dev)
{
 8008784:	b580      	push	{r7, lr}
 8008786:	b082      	sub	sp, #8
 8008788:	af00      	add	r7, sp, #0
 800878a:	6078      	str	r0, [r7, #4]
    USBD_PD_EpSetStall(dev, 0x80);
 800878c:	2180      	movs	r1, #128	; 0x80
 800878e:	6878      	ldr	r0, [r7, #4]
 8008790:	f001 fc88 	bl	800a0a4 <USB_vEpSetStall>
    dev->EP.IN [0].State = USB_EP_STATE_STALL;
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	2202      	movs	r2, #2
 8008798:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
    USBD_PD_EpSetStall(dev, 0x00);
 800879c:	2100      	movs	r1, #0
 800879e:	6878      	ldr	r0, [r7, #4]
 80087a0:	f001 fc80 	bl	800a0a4 <USB_vEpSetStall>
    dev->EP.OUT[0].State = USB_EP_STATE_STALL;
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	2202      	movs	r2, #2
 80087a8:	f883 207f 	strb.w	r2, [r3, #127]	; 0x7f
}
 80087ac:	bf00      	nop
 80087ae:	3708      	adds	r7, #8
 80087b0:	46bd      	mov	sp, r7
 80087b2:	bd80      	pop	{r7, pc}

080087b4 <USBD_CtrlSendStatus>:
/**
 * @brief This function indicates a successful control data OUT stage by sending ZLP on EP0.
 * @param dev: USB Device handle reference
 */
static void USBD_CtrlSendStatus(USBD_HandleType *dev)
{
 80087b4:	b580      	push	{r7, lr}
 80087b6:	b082      	sub	sp, #8
 80087b8:	af00      	add	r7, sp, #0
 80087ba:	6078      	str	r0, [r7, #4]
    dev->EP.IN[0].State = USB_EP_STATE_STATUS;
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	2205      	movs	r2, #5
 80087c0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
    USBD_PD_EpSend(dev, 0x80, NULL, 0);
 80087c4:	2300      	movs	r3, #0
 80087c6:	2200      	movs	r2, #0
 80087c8:	2180      	movs	r1, #128	; 0x80
 80087ca:	6878      	ldr	r0, [r7, #4]
 80087cc:	f001 fcf3 	bl	800a1b6 <USB_vEpSend>
}
 80087d0:	bf00      	nop
 80087d2:	3708      	adds	r7, #8
 80087d4:	46bd      	mov	sp, r7
 80087d6:	bd80      	pop	{r7, pc}

080087d8 <USBD_CtrlReceiveStatus>:
/**
 * @brief This function indicates a successful control data IN stage by receiving ZLP on EP0.
 * @param dev: USB Device handle reference
 */
static void USBD_CtrlReceiveStatus(USBD_HandleType *dev)
{
 80087d8:	b580      	push	{r7, lr}
 80087da:	b082      	sub	sp, #8
 80087dc:	af00      	add	r7, sp, #0
 80087de:	6078      	str	r0, [r7, #4]
    dev->EP.OUT[0].State = USB_EP_STATE_STATUS;
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	2205      	movs	r2, #5
 80087e4:	f883 207f 	strb.w	r2, [r3, #127]	; 0x7f
    USBD_PD_EpReceive(dev, 0x00, NULL, 0);
 80087e8:	2300      	movs	r3, #0
 80087ea:	2200      	movs	r2, #0
 80087ec:	2100      	movs	r1, #0
 80087ee:	6878      	ldr	r0, [r7, #4]
 80087f0:	f001 fcbe 	bl	800a170 <USB_vEpReceive>
}
 80087f4:	bf00      	nop
 80087f6:	3708      	adds	r7, #8
 80087f8:	46bd      	mov	sp, r7
 80087fa:	bd80      	pop	{r7, pc}

080087fc <USBD_CtrlInCallback>:
 *         - Provide completion callback and OUT status stage if it was a data stage
 *         - Set device address if it was requested
 * @param dev: USB Device handle reference
 */
void USBD_CtrlInCallback(USBD_HandleType *dev)
{
 80087fc:	b580      	push	{r7, lr}
 80087fe:	b082      	sub	sp, #8
 8008800:	af00      	add	r7, sp, #0
 8008802:	6078      	str	r0, [r7, #4]
    /* Last packet is MPS multiple, so send ZLP packet */
    if (( dev->EP.IN[0].Transfer.Length <  dev->Setup.Length) &&
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	8f1a      	ldrh	r2, [r3, #56]	; 0x38
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	895b      	ldrh	r3, [r3, #10]
 800880c:	429a      	cmp	r2, r3
 800880e:	d215      	bcs.n	800883c <USBD_CtrlInCallback+0x40>
        ( dev->EP.IN[0].Transfer.Length >= dev->EP.IN[0].MaxPacketSize) &&
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	8f1a      	ldrh	r2, [r3, #56]	; 0x38
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
    if (( dev->EP.IN[0].Transfer.Length <  dev->Setup.Length) &&
 8008818:	429a      	cmp	r2, r3
 800881a:	d30f      	bcc.n	800883c <USBD_CtrlInCallback+0x40>
        ((dev->EP.IN[0].Transfer.Length & (dev->EP.IN[0].MaxPacketSize - 1)) == 0))
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 8008820:	461a      	mov	r2, r3
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8008826:	3b01      	subs	r3, #1
 8008828:	4013      	ands	r3, r2
        ( dev->EP.IN[0].Transfer.Length >= dev->EP.IN[0].MaxPacketSize) &&
 800882a:	2b00      	cmp	r3, #0
 800882c:	d106      	bne.n	800883c <USBD_CtrlInCallback+0x40>
    {
        USBD_PD_EpSend(dev, 0x80, NULL, 0);
 800882e:	2300      	movs	r3, #0
 8008830:	2200      	movs	r2, #0
 8008832:	2180      	movs	r1, #128	; 0x80
 8008834:	6878      	ldr	r0, [r7, #4]
 8008836:	f001 fcbe 	bl	800a1b6 <USB_vEpSend>
        {
            USBD_PD_SetAddress(dev, dev->Setup.Value & 0x7F);
        }
#endif
    }
}
 800883a:	e024      	b.n	8008886 <USBD_CtrlInCallback+0x8a>
        dev->EP.IN[0].State = USB_EP_STATE_IDLE;
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	2201      	movs	r2, #1
 8008840:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
        if (dev->Setup.RequestType.Direction == USB_DIRECTION_IN)
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	791b      	ldrb	r3, [r3, #4]
 8008848:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800884c:	b2db      	uxtb	r3, r3
 800884e:	2b00      	cmp	r3, #0
 8008850:	d019      	beq.n	8008886 <USBD_CtrlInCallback+0x8a>
            if ((dev->ConfigSelector != 0) &&
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008858:	2b00      	cmp	r3, #0
 800885a:	d011      	beq.n	8008880 <USBD_CtrlInCallback+0x84>
                (dev->Setup.RequestType.Recipient == USB_REQ_RECIPIENT_INTERFACE))
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	791b      	ldrb	r3, [r3, #4]
 8008860:	f003 031f 	and.w	r3, r3, #31
 8008864:	b2db      	uxtb	r3, r3
            if ((dev->ConfigSelector != 0) &&
 8008866:	2b01      	cmp	r3, #1
 8008868:	d10a      	bne.n	8008880 <USBD_CtrlInCallback+0x84>
                USBD_IfClass_DataStage(dev->IF[(uint8_t)dev->Setup.Index]);
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	891b      	ldrh	r3, [r3, #8]
 800886e:	b2db      	uxtb	r3, r3
 8008870:	687a      	ldr	r2, [r7, #4]
 8008872:	330a      	adds	r3, #10
 8008874:	009b      	lsls	r3, r3, #2
 8008876:	4413      	add	r3, r2
 8008878:	685b      	ldr	r3, [r3, #4]
 800887a:	4618      	mov	r0, r3
 800887c:	f7ff ff70 	bl	8008760 <USBD_IfClass_DataStage>
            USBD_CtrlReceiveStatus(dev);
 8008880:	6878      	ldr	r0, [r7, #4]
 8008882:	f7ff ffa9 	bl	80087d8 <USBD_CtrlReceiveStatus>
}
 8008886:	bf00      	nop
 8008888:	3708      	adds	r7, #8
 800888a:	46bd      	mov	sp, r7
 800888c:	bd80      	pop	{r7, pc}

0800888e <USBD_CtrlOutCallback>:
 * @brief This function manages the end of a control OUT endpoint transfer:
 *         - Provide completion callback and IN status stage if it was a data stage
 * @param dev: USB Device handle reference
 */
void USBD_CtrlOutCallback(USBD_HandleType *dev)
{
 800888e:	b580      	push	{r7, lr}
 8008890:	b082      	sub	sp, #8
 8008892:	af00      	add	r7, sp, #0
 8008894:	6078      	str	r0, [r7, #4]
    /* If the callback is from a Data stage */
    if ((dev->Setup.Length > 0) &&
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	895b      	ldrh	r3, [r3, #10]
 800889a:	2b00      	cmp	r3, #0
 800889c:	d019      	beq.n	80088d2 <USBD_CtrlOutCallback+0x44>
        (dev->Setup.RequestType.Direction == USB_DIRECTION_OUT))
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	791b      	ldrb	r3, [r3, #4]
 80088a2:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80088a6:	b2db      	uxtb	r3, r3
    if ((dev->Setup.Length > 0) &&
 80088a8:	2b00      	cmp	r3, #0
 80088aa:	d112      	bne.n	80088d2 <USBD_CtrlOutCallback+0x44>
    {
        /* Standard requests have no OUT direction data stage -> must be IF related */
        if (dev->ConfigSelector != 0)
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80088b2:	2b00      	cmp	r3, #0
 80088b4:	d00a      	beq.n	80088cc <USBD_CtrlOutCallback+0x3e>
        {
            /* If callback for received EP0 data */
            USBD_IfClass_DataStage(dev->IF[(uint8_t)dev->Setup.Index]);
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	891b      	ldrh	r3, [r3, #8]
 80088ba:	b2db      	uxtb	r3, r3
 80088bc:	687a      	ldr	r2, [r7, #4]
 80088be:	330a      	adds	r3, #10
 80088c0:	009b      	lsls	r3, r3, #2
 80088c2:	4413      	add	r3, r2
 80088c4:	685b      	ldr	r3, [r3, #4]
 80088c6:	4618      	mov	r0, r3
 80088c8:	f7ff ff4a 	bl	8008760 <USBD_IfClass_DataStage>
        }

        /* Proceed to Status stage */
        USBD_CtrlSendStatus(dev);
 80088cc:	6878      	ldr	r0, [r7, #4]
 80088ce:	f7ff ff71 	bl	80087b4 <USBD_CtrlSendStatus>
    }
}
 80088d2:	bf00      	nop
 80088d4:	3708      	adds	r7, #8
 80088d6:	46bd      	mov	sp, r7
 80088d8:	bd80      	pop	{r7, pc}

080088da <USBD_CtrlSendData>:
 * @param data: pointer to the data to send
 * @param len: length of the data
 * @return OK if called from the right context, ERROR otherwise
 */
USBD_ReturnType USBD_CtrlSendData(USBD_HandleType *dev, void *data, uint16_t len)
{
 80088da:	b580      	push	{r7, lr}
 80088dc:	b086      	sub	sp, #24
 80088de:	af00      	add	r7, sp, #0
 80088e0:	60f8      	str	r0, [r7, #12]
 80088e2:	60b9      	str	r1, [r7, #8]
 80088e4:	4613      	mov	r3, r2
 80088e6:	80fb      	strh	r3, [r7, #6]
    USBD_ReturnType retval = USBD_E_ERROR;
 80088e8:	2301      	movs	r3, #1
 80088ea:	75fb      	strb	r3, [r7, #23]

    /* Sanity check */
    if ((dev->Setup.RequestType.Direction == USB_DIRECTION_IN) &&
 80088ec:	68fb      	ldr	r3, [r7, #12]
 80088ee:	791b      	ldrb	r3, [r3, #4]
 80088f0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80088f4:	b2db      	uxtb	r3, r3
 80088f6:	2b00      	cmp	r3, #0
 80088f8:	d018      	beq.n	800892c <USBD_CtrlSendData+0x52>
        (dev->EP.OUT[0].State == USB_EP_STATE_SETUP))
 80088fa:	68fb      	ldr	r3, [r7, #12]
 80088fc:	f893 307f 	ldrb.w	r3, [r3, #127]	; 0x7f
    if ((dev->Setup.RequestType.Direction == USB_DIRECTION_IN) &&
 8008900:	2b03      	cmp	r3, #3
 8008902:	d113      	bne.n	800892c <USBD_CtrlSendData+0x52>
    {
        /* Don't send more bytes than requested */
        if (dev->Setup.Length < len)
 8008904:	68fb      	ldr	r3, [r7, #12]
 8008906:	895b      	ldrh	r3, [r3, #10]
 8008908:	88fa      	ldrh	r2, [r7, #6]
 800890a:	429a      	cmp	r2, r3
 800890c:	d902      	bls.n	8008914 <USBD_CtrlSendData+0x3a>
        {
            len = dev->Setup.Length;
 800890e:	68fb      	ldr	r3, [r7, #12]
 8008910:	895b      	ldrh	r3, [r3, #10]
 8008912:	80fb      	strh	r3, [r7, #6]
        }

        dev->EP.IN[0].State = USB_EP_STATE_DATA;
 8008914:	68fb      	ldr	r3, [r7, #12]
 8008916:	2204      	movs	r2, #4
 8008918:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
        USBD_PD_EpSend(dev, 0x80, (const uint8_t*)data, len);
 800891c:	88fb      	ldrh	r3, [r7, #6]
 800891e:	68ba      	ldr	r2, [r7, #8]
 8008920:	2180      	movs	r1, #128	; 0x80
 8008922:	68f8      	ldr	r0, [r7, #12]
 8008924:	f001 fc47 	bl	800a1b6 <USB_vEpSend>

        retval = USBD_E_OK;
 8008928:	2300      	movs	r3, #0
 800892a:	75fb      	strb	r3, [r7, #23]
    }
    return retval;
 800892c:	7dfb      	ldrb	r3, [r7, #23]
}
 800892e:	4618      	mov	r0, r3
 8008930:	3718      	adds	r7, #24
 8008932:	46bd      	mov	sp, r7
 8008934:	bd80      	pop	{r7, pc}

08008936 <USBD_CtrlReceiveData>:
 * @param data: pointer to the target buffer to receive to
 * @param len: maximum allowed length of the data
 * @return OK if called from the right context, ERROR otherwise
 */
USBD_ReturnType USBD_CtrlReceiveData(USBD_HandleType *dev, void *data, uint16_t len)
{
 8008936:	b580      	push	{r7, lr}
 8008938:	b086      	sub	sp, #24
 800893a:	af00      	add	r7, sp, #0
 800893c:	60f8      	str	r0, [r7, #12]
 800893e:	60b9      	str	r1, [r7, #8]
 8008940:	4613      	mov	r3, r2
 8008942:	80fb      	strh	r3, [r7, #6]
    USBD_ReturnType retval = USBD_E_ERROR;
 8008944:	2301      	movs	r3, #1
 8008946:	75fb      	strb	r3, [r7, #23]

    /* Sanity check */
    if ((dev->Setup.RequestType.Direction == USB_DIRECTION_OUT) &&
 8008948:	68fb      	ldr	r3, [r7, #12]
 800894a:	791b      	ldrb	r3, [r3, #4]
 800894c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8008950:	b2db      	uxtb	r3, r3
 8008952:	2b00      	cmp	r3, #0
 8008954:	d118      	bne.n	8008988 <USBD_CtrlReceiveData+0x52>
        (dev->EP.OUT[0].State == USB_EP_STATE_SETUP))
 8008956:	68fb      	ldr	r3, [r7, #12]
 8008958:	f893 307f 	ldrb.w	r3, [r3, #127]	; 0x7f
    if ((dev->Setup.RequestType.Direction == USB_DIRECTION_OUT) &&
 800895c:	2b03      	cmp	r3, #3
 800895e:	d113      	bne.n	8008988 <USBD_CtrlReceiveData+0x52>
    {
        /* Don't receive more bytes than requested */
        if (dev->Setup.Length < len)
 8008960:	68fb      	ldr	r3, [r7, #12]
 8008962:	895b      	ldrh	r3, [r3, #10]
 8008964:	88fa      	ldrh	r2, [r7, #6]
 8008966:	429a      	cmp	r2, r3
 8008968:	d902      	bls.n	8008970 <USBD_CtrlReceiveData+0x3a>
        {
            len = dev->Setup.Length;
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	895b      	ldrh	r3, [r3, #10]
 800896e:	80fb      	strh	r3, [r7, #6]
        }

        dev->EP.OUT[0].State = USB_EP_STATE_DATA;
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	2204      	movs	r2, #4
 8008974:	f883 207f 	strb.w	r2, [r3, #127]	; 0x7f
        USBD_PD_EpReceive(dev, 0x00, (uint8_t*)data, len);
 8008978:	88fb      	ldrh	r3, [r7, #6]
 800897a:	68ba      	ldr	r2, [r7, #8]
 800897c:	2100      	movs	r1, #0
 800897e:	68f8      	ldr	r0, [r7, #12]
 8008980:	f001 fbf6 	bl	800a170 <USB_vEpReceive>

        retval = USBD_E_OK;
 8008984:	2300      	movs	r3, #0
 8008986:	75fb      	strb	r3, [r7, #23]
    }
    return retval;
 8008988:	7dfb      	ldrb	r3, [r7, #23]
}
 800898a:	4618      	mov	r0, r3
 800898c:	3718      	adds	r7, #24
 800898e:	46bd      	mov	sp, r7
 8008990:	bd80      	pop	{r7, pc}

08008992 <USBD_SetupCallback>:
 *        and performs the endpoint's status stage if no data stage is requested
 *        or the request wasn't accepted.
 * @param dev: USB Device handle reference
 */
void USBD_SetupCallback(USBD_HandleType *dev)
{
 8008992:	b580      	push	{r7, lr}
 8008994:	b084      	sub	sp, #16
 8008996:	af00      	add	r7, sp, #0
 8008998:	6078      	str	r0, [r7, #4]
    USBD_ReturnType retval = USBD_E_INVALID;
 800899a:	2303      	movs	r3, #3
 800899c:	73fb      	strb	r3, [r7, #15]

    dev->EP.OUT[0].State = USB_EP_STATE_SETUP;
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	2203      	movs	r2, #3
 80089a2:	f883 207f 	strb.w	r2, [r3, #127]	; 0x7f

    /* Route the request to the recipient */
    switch (dev->Setup.RequestType.Recipient)
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	791b      	ldrb	r3, [r3, #4]
 80089aa:	f3c3 0304 	ubfx	r3, r3, #0, #5
 80089ae:	b2db      	uxtb	r3, r3
 80089b0:	2b02      	cmp	r3, #2
 80089b2:	d012      	beq.n	80089da <USBD_SetupCallback+0x48>
 80089b4:	2b02      	cmp	r3, #2
 80089b6:	dc16      	bgt.n	80089e6 <USBD_SetupCallback+0x54>
 80089b8:	2b00      	cmp	r3, #0
 80089ba:	d002      	beq.n	80089c2 <USBD_SetupCallback+0x30>
 80089bc:	2b01      	cmp	r3, #1
 80089be:	d006      	beq.n	80089ce <USBD_SetupCallback+0x3c>
        case USB_REQ_RECIPIENT_ENDPOINT:
            retval = USBD_EpRequest(dev);
            break;

        default:
            break;
 80089c0:	e011      	b.n	80089e6 <USBD_SetupCallback+0x54>
            retval = USBD_DevRequest(dev);
 80089c2:	6878      	ldr	r0, [r7, #4]
 80089c4:	f7ff fe58 	bl	8008678 <USBD_DevRequest>
 80089c8:	4603      	mov	r3, r0
 80089ca:	73fb      	strb	r3, [r7, #15]
            break;
 80089cc:	e00c      	b.n	80089e8 <USBD_SetupCallback+0x56>
            retval = USBD_IfRequest(dev);
 80089ce:	6878      	ldr	r0, [r7, #4]
 80089d0:	f000 fc57 	bl	8009282 <USBD_IfRequest>
 80089d4:	4603      	mov	r3, r0
 80089d6:	73fb      	strb	r3, [r7, #15]
            break;
 80089d8:	e006      	b.n	80089e8 <USBD_SetupCallback+0x56>
            retval = USBD_EpRequest(dev);
 80089da:	6878      	ldr	r0, [r7, #4]
 80089dc:	f000 faf1 	bl	8008fc2 <USBD_EpRequest>
 80089e0:	4603      	mov	r3, r0
 80089e2:	73fb      	strb	r3, [r7, #15]
            break;
 80089e4:	e000      	b.n	80089e8 <USBD_SetupCallback+0x56>
            break;
 80089e6:	bf00      	nop
    }

    /* If the request was rejected, send Request Error (EP0 STALL) */
    if (retval != USBD_E_OK)
 80089e8:	7bfb      	ldrb	r3, [r7, #15]
 80089ea:	2b00      	cmp	r3, #0
 80089ec:	d003      	beq.n	80089f6 <USBD_SetupCallback+0x64>
    {
        USBD_CtrlSendError(dev);
 80089ee:	6878      	ldr	r0, [r7, #4]
 80089f0:	f7ff fec8 	bl	8008784 <USBD_CtrlSendError>
    }
    else
    {
        /* Data stage starts in the requested direction */
    }
}
 80089f4:	e006      	b.n	8008a04 <USBD_SetupCallback+0x72>
    else if (dev->Setup.Length == 0)
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	895b      	ldrh	r3, [r3, #10]
 80089fa:	2b00      	cmp	r3, #0
 80089fc:	d102      	bne.n	8008a04 <USBD_SetupCallback+0x72>
        USBD_CtrlSendStatus(dev);
 80089fe:	6878      	ldr	r0, [r7, #4]
 8008a00:	f7ff fed8 	bl	80087b4 <USBD_CtrlSendStatus>
}
 8008a04:	bf00      	nop
 8008a06:	3710      	adds	r7, #16
 8008a08:	46bd      	mov	sp, r7
 8008a0a:	bd80      	pop	{r7, pc}

08008a0c <USBD_EpAddr2Ref>:
{
 8008a0c:	b480      	push	{r7}
 8008a0e:	b083      	sub	sp, #12
 8008a10:	af00      	add	r7, sp, #0
 8008a12:	6078      	str	r0, [r7, #4]
 8008a14:	460b      	mov	r3, r1
 8008a16:	70fb      	strb	r3, [r7, #3]
    return (epAddr > 0x7F) ? &dev->EP.IN[epAddr & 0xF] : &dev->EP.OUT[epAddr];
 8008a18:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008a1c:	2b00      	cmp	r3, #0
 8008a1e:	da08      	bge.n	8008a32 <USBD_EpAddr2Ref+0x26>
 8008a20:	78fb      	ldrb	r3, [r7, #3]
 8008a22:	f003 030f 	and.w	r3, r3, #15
 8008a26:	3303      	adds	r3, #3
 8008a28:	011b      	lsls	r3, r3, #4
 8008a2a:	687a      	ldr	r2, [r7, #4]
 8008a2c:	4413      	add	r3, r2
 8008a2e:	3304      	adds	r3, #4
 8008a30:	e005      	b.n	8008a3e <USBD_EpAddr2Ref+0x32>
 8008a32:	78fb      	ldrb	r3, [r7, #3]
 8008a34:	3307      	adds	r3, #7
 8008a36:	011b      	lsls	r3, r3, #4
 8008a38:	687a      	ldr	r2, [r7, #4]
 8008a3a:	4413      	add	r3, r2
 8008a3c:	3304      	adds	r3, #4
}
 8008a3e:	4618      	mov	r0, r3
 8008a40:	370c      	adds	r7, #12
 8008a42:	46bd      	mov	sp, r7
 8008a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a48:	4770      	bx	lr

08008a4a <USBD_IfClass_GetDesc>:
{
 8008a4a:	b580      	push	{r7, lr}
 8008a4c:	b084      	sub	sp, #16
 8008a4e:	af00      	add	r7, sp, #0
 8008a50:	60f8      	str	r0, [r7, #12]
 8008a52:	460b      	mov	r3, r1
 8008a54:	607a      	str	r2, [r7, #4]
 8008a56:	72fb      	strb	r3, [r7, #11]
    if (itf->Class->GetDescriptor != NULL)
 8008a58:	68fb      	ldr	r3, [r7, #12]
 8008a5a:	685b      	ldr	r3, [r3, #4]
 8008a5c:	681b      	ldr	r3, [r3, #0]
 8008a5e:	2b00      	cmp	r3, #0
 8008a60:	d008      	beq.n	8008a74 <USBD_IfClass_GetDesc+0x2a>
        { return itf->Class->GetDescriptor(itf, ifNum, dest); }
 8008a62:	68fb      	ldr	r3, [r7, #12]
 8008a64:	685b      	ldr	r3, [r3, #4]
 8008a66:	681b      	ldr	r3, [r3, #0]
 8008a68:	7af9      	ldrb	r1, [r7, #11]
 8008a6a:	687a      	ldr	r2, [r7, #4]
 8008a6c:	68f8      	ldr	r0, [r7, #12]
 8008a6e:	4798      	blx	r3
 8008a70:	4603      	mov	r3, r0
 8008a72:	e000      	b.n	8008a76 <USBD_IfClass_GetDesc+0x2c>
        { return 0; }
 8008a74:	2300      	movs	r3, #0
}
 8008a76:	4618      	mov	r0, r3
 8008a78:	3710      	adds	r7, #16
 8008a7a:	46bd      	mov	sp, r7
 8008a7c:	bd80      	pop	{r7, pc}
	...

08008a80 <USBD_DeviceDesc>:
 * @param dev: USB Device handle reference
 * @param data: the target container for the device descriptor
 * @return The length of the descriptor
 */
static uint16_t USBD_DeviceDesc(USBD_HandleType *dev, uint8_t *data)
{
 8008a80:	b4b0      	push	{r4, r5, r7}
 8008a82:	b085      	sub	sp, #20
 8008a84:	af00      	add	r7, sp, #0
 8008a86:	6078      	str	r0, [r7, #4]
 8008a88:	6039      	str	r1, [r7, #0]
    USB_DeviceDescType *desc = (USB_DeviceDescType*)data;
 8008a8a:	683b      	ldr	r3, [r7, #0]
 8008a8c:	60fb      	str	r3, [r7, #12]

    memcpy(data, &usbd_deviceDesc, sizeof(USB_DeviceDescType));
 8008a8e:	683b      	ldr	r3, [r7, #0]
 8008a90:	4a12      	ldr	r2, [pc, #72]	; (8008adc <USBD_DeviceDesc+0x5c>)
 8008a92:	461d      	mov	r5, r3
 8008a94:	4614      	mov	r4, r2
 8008a96:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8008a98:	6028      	str	r0, [r5, #0]
 8008a9a:	6069      	str	r1, [r5, #4]
 8008a9c:	60aa      	str	r2, [r5, #8]
 8008a9e:	60eb      	str	r3, [r5, #12]
 8008aa0:	8823      	ldrh	r3, [r4, #0]
 8008aa2:	822b      	strh	r3, [r5, #16]

    desc->bMaxPacketSize = dev->EP.OUT[0].MaxPacketSize;
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	f8b3 307c 	ldrh.w	r3, [r3, #124]	; 0x7c
 8008aaa:	b2da      	uxtb	r2, r3
 8008aac:	68fb      	ldr	r3, [r7, #12]
 8008aae:	71da      	strb	r2, [r3, #7]
    desc->idVendor       = dev->Desc->Vendor.ID;
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	681b      	ldr	r3, [r3, #0]
 8008ab4:	899a      	ldrh	r2, [r3, #12]
 8008ab6:	68fb      	ldr	r3, [r7, #12]
 8008ab8:	811a      	strh	r2, [r3, #8]
    desc->idProduct      = dev->Desc->Product.ID;
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	681b      	ldr	r3, [r3, #0]
 8008abe:	8a9a      	ldrh	r2, [r3, #20]
 8008ac0:	68fb      	ldr	r3, [r7, #12]
 8008ac2:	815a      	strh	r2, [r3, #10]
    desc->bcdDevice      = dev->Desc->Product.Version.bcd;
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	681b      	ldr	r3, [r3, #0]
 8008ac8:	8ada      	ldrh	r2, [r3, #22]
 8008aca:	68fb      	ldr	r3, [r7, #12]
 8008acc:	819a      	strh	r2, [r3, #12]

    return sizeof(USB_DeviceDescType);
 8008ace:	2312      	movs	r3, #18
}
 8008ad0:	4618      	mov	r0, r3
 8008ad2:	3714      	adds	r7, #20
 8008ad4:	46bd      	mov	sp, r7
 8008ad6:	bcb0      	pop	{r4, r5, r7}
 8008ad8:	4770      	bx	lr
 8008ada:	bf00      	nop
 8008adc:	0800a780 	.word	0x0800a780

08008ae0 <USBD_ConfigDesc>:
 * @param dev: USB Device handle reference
 * @param data: the target container for the configuration descriptor
 * @return The length of the descriptor
 */
static uint16_t USBD_ConfigDesc(USBD_HandleType *dev, uint8_t *data)
{
 8008ae0:	b580      	push	{r7, lr}
 8008ae2:	b086      	sub	sp, #24
 8008ae4:	af00      	add	r7, sp, #0
 8008ae6:	6078      	str	r0, [r7, #4]
 8008ae8:	6039      	str	r1, [r7, #0]
    USB_ConfigDescType *desc = (USB_ConfigDescType*)data;
 8008aea:	683b      	ldr	r3, [r7, #0]
 8008aec:	60fb      	str	r3, [r7, #12]
    uint16_t wTotalLength = sizeof(USB_ConfigDescType);
 8008aee:	2309      	movs	r3, #9
 8008af0:	82fb      	strh	r3, [r7, #22]
    uint8_t ifNum;
    USBD_IfHandleType *itf = NULL;
 8008af2:	2300      	movs	r3, #0
 8008af4:	613b      	str	r3, [r7, #16]

    /* Get the individual interface descriptors */
    for (ifNum = 0; ifNum < dev->IfCount; ifNum++)
 8008af6:	2300      	movs	r3, #0
 8008af8:	757b      	strb	r3, [r7, #21]
 8008afa:	e021      	b.n	8008b40 <USBD_ConfigDesc+0x60>
    {
        /* Associated interfaces return the entire descriptor */
        if (dev->IF[ifNum] == itf) { continue; }
 8008afc:	7d7b      	ldrb	r3, [r7, #21]
 8008afe:	687a      	ldr	r2, [r7, #4]
 8008b00:	330a      	adds	r3, #10
 8008b02:	009b      	lsls	r3, r3, #2
 8008b04:	4413      	add	r3, r2
 8008b06:	685b      	ldr	r3, [r3, #4]
 8008b08:	693a      	ldr	r2, [r7, #16]
 8008b0a:	429a      	cmp	r2, r3
 8008b0c:	d014      	beq.n	8008b38 <USBD_ConfigDesc+0x58>

        itf = dev->IF[ifNum];
 8008b0e:	7d7b      	ldrb	r3, [r7, #21]
 8008b10:	687a      	ldr	r2, [r7, #4]
 8008b12:	330a      	adds	r3, #10
 8008b14:	009b      	lsls	r3, r3, #2
 8008b16:	4413      	add	r3, r2
 8008b18:	685b      	ldr	r3, [r3, #4]
 8008b1a:	613b      	str	r3, [r7, #16]
        wTotalLength += USBD_IfClass_GetDesc(itf, ifNum, &data[wTotalLength]);
 8008b1c:	8afb      	ldrh	r3, [r7, #22]
 8008b1e:	683a      	ldr	r2, [r7, #0]
 8008b20:	441a      	add	r2, r3
 8008b22:	7d7b      	ldrb	r3, [r7, #21]
 8008b24:	4619      	mov	r1, r3
 8008b26:	6938      	ldr	r0, [r7, #16]
 8008b28:	f7ff ff8f 	bl	8008a4a <USBD_IfClass_GetDesc>
 8008b2c:	4603      	mov	r3, r0
 8008b2e:	461a      	mov	r2, r3
 8008b30:	8afb      	ldrh	r3, [r7, #22]
 8008b32:	4413      	add	r3, r2
 8008b34:	82fb      	strh	r3, [r7, #22]
 8008b36:	e000      	b.n	8008b3a <USBD_ConfigDesc+0x5a>
        if (dev->IF[ifNum] == itf) { continue; }
 8008b38:	bf00      	nop
    for (ifNum = 0; ifNum < dev->IfCount; ifNum++)
 8008b3a:	7d7b      	ldrb	r3, [r7, #21]
 8008b3c:	3301      	adds	r3, #1
 8008b3e:	757b      	strb	r3, [r7, #21]
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8008b46:	7d7a      	ldrb	r2, [r7, #21]
 8008b48:	429a      	cmp	r2, r3
 8008b4a:	d3d7      	bcc.n	8008afc <USBD_ConfigDesc+0x1c>
    }

    /* Get the configuration descriptor */
    desc->bLength               = sizeof(USB_ConfigDescType);
 8008b4c:	68fb      	ldr	r3, [r7, #12]
 8008b4e:	2209      	movs	r2, #9
 8008b50:	701a      	strb	r2, [r3, #0]
    desc->bDescriptorType       = USB_DESC_TYPE_CONFIGURATION;
 8008b52:	68fb      	ldr	r3, [r7, #12]
 8008b54:	2202      	movs	r2, #2
 8008b56:	705a      	strb	r2, [r3, #1]
    desc->wTotalLength          = wTotalLength;
 8008b58:	68fb      	ldr	r3, [r7, #12]
 8008b5a:	8afa      	ldrh	r2, [r7, #22]
 8008b5c:	805a      	strh	r2, [r3, #2]
    desc->bNumInterfaces        = dev->IfCount;
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	f893 2029 	ldrb.w	r2, [r3, #41]	; 0x29
 8008b64:	68fb      	ldr	r3, [r7, #12]
 8008b66:	711a      	strb	r2, [r3, #4]
    desc->bConfigurationValue   = 1;
 8008b68:	68fb      	ldr	r3, [r7, #12]
 8008b6a:	2201      	movs	r2, #1
 8008b6c:	715a      	strb	r2, [r3, #5]
    desc->iConfiguration        = USBD_ISTR_CONFIG;
 8008b6e:	68fb      	ldr	r3, [r7, #12]
 8008b70:	2240      	movs	r2, #64	; 0x40
 8008b72:	719a      	strb	r2, [r3, #6]
    desc->bmAttributes          = 0x80 | dev->Desc->Config.b;
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	799b      	ldrb	r3, [r3, #6]
 8008b7a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8008b7e:	b2da      	uxtb	r2, r3
 8008b80:	68fb      	ldr	r3, [r7, #12]
 8008b82:	71da      	strb	r2, [r3, #7]
    desc->bMaxPower             = dev->Desc->Config.MaxCurrent_mA / 2;
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	889b      	ldrh	r3, [r3, #4]
 8008b8a:	085b      	lsrs	r3, r3, #1
 8008b8c:	b29b      	uxth	r3, r3
 8008b8e:	b2da      	uxtb	r2, r3
 8008b90:	68fb      	ldr	r3, [r7, #12]
 8008b92:	721a      	strb	r2, [r3, #8]

    return wTotalLength;
 8008b94:	8afb      	ldrh	r3, [r7, #22]
}
 8008b96:	4618      	mov	r0, r3
 8008b98:	3718      	adds	r7, #24
 8008b9a:	46bd      	mov	sp, r7
 8008b9c:	bd80      	pop	{r7, pc}

08008b9e <USBD_GetStringDesc>:
 * @param str: the input ASCII string
 * @param data: the target container for the string descriptor
 * @return The length of the descriptor
 */
static uint16_t USBD_GetStringDesc(const char *str, uint8_t *data)
{
 8008b9e:	b480      	push	{r7}
 8008ba0:	b087      	sub	sp, #28
 8008ba2:	af00      	add	r7, sp, #0
 8008ba4:	6078      	str	r0, [r7, #4]
 8008ba6:	6039      	str	r1, [r7, #0]
    uint16_t *dst = (uint16_t*)&data[2];
 8008ba8:	683b      	ldr	r3, [r7, #0]
 8008baa:	3302      	adds	r3, #2
 8008bac:	617b      	str	r3, [r7, #20]
    data[0] = 2;
 8008bae:	683b      	ldr	r3, [r7, #0]
 8008bb0:	2202      	movs	r2, #2
 8008bb2:	701a      	strb	r2, [r3, #0]
    data[1] = USB_DESC_TYPE_STRING;
 8008bb4:	683b      	ldr	r3, [r7, #0]
 8008bb6:	3301      	adds	r3, #1
 8008bb8:	2203      	movs	r2, #3
 8008bba:	701a      	strb	r2, [r3, #0]

    /* If ASCII, convert to Unicode */
    if (str[1] != 0)
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	3301      	adds	r3, #1
 8008bc0:	781b      	ldrb	r3, [r3, #0]
 8008bc2:	2b00      	cmp	r3, #0
 8008bc4:	d016      	beq.n	8008bf4 <USBD_GetStringDesc+0x56>
    {
        uint8_t  *src = (uint8_t*)str;
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	613b      	str	r3, [r7, #16]
        while (*src != 0)
 8008bca:	e00e      	b.n	8008bea <USBD_GetStringDesc+0x4c>
        {
            *dst++ = (uint16_t)*src++;
 8008bcc:	693b      	ldr	r3, [r7, #16]
 8008bce:	1c5a      	adds	r2, r3, #1
 8008bd0:	613a      	str	r2, [r7, #16]
 8008bd2:	7819      	ldrb	r1, [r3, #0]
 8008bd4:	697b      	ldr	r3, [r7, #20]
 8008bd6:	1c9a      	adds	r2, r3, #2
 8008bd8:	617a      	str	r2, [r7, #20]
 8008bda:	b28a      	uxth	r2, r1
 8008bdc:	801a      	strh	r2, [r3, #0]
            data[0] += sizeof(uint16_t);
 8008bde:	683b      	ldr	r3, [r7, #0]
 8008be0:	781b      	ldrb	r3, [r3, #0]
 8008be2:	3302      	adds	r3, #2
 8008be4:	b2da      	uxtb	r2, r3
 8008be6:	683b      	ldr	r3, [r7, #0]
 8008be8:	701a      	strb	r2, [r3, #0]
        while (*src != 0)
 8008bea:	693b      	ldr	r3, [r7, #16]
 8008bec:	781b      	ldrb	r3, [r3, #0]
 8008bee:	2b00      	cmp	r3, #0
 8008bf0:	d1ec      	bne.n	8008bcc <USBD_GetStringDesc+0x2e>
 8008bf2:	e014      	b.n	8008c1e <USBD_GetStringDesc+0x80>
        }
    }
    else /* If Unicode already, just copy */
    {
        uint16_t *src = (uint16_t*)str;
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	60fb      	str	r3, [r7, #12]
        while (*src != 0)
 8008bf8:	e00d      	b.n	8008c16 <USBD_GetStringDesc+0x78>
        {
            *dst++ = *src++;
 8008bfa:	68fa      	ldr	r2, [r7, #12]
 8008bfc:	1c93      	adds	r3, r2, #2
 8008bfe:	60fb      	str	r3, [r7, #12]
 8008c00:	697b      	ldr	r3, [r7, #20]
 8008c02:	1c99      	adds	r1, r3, #2
 8008c04:	6179      	str	r1, [r7, #20]
 8008c06:	8812      	ldrh	r2, [r2, #0]
 8008c08:	801a      	strh	r2, [r3, #0]
            data[0] += sizeof(uint16_t);
 8008c0a:	683b      	ldr	r3, [r7, #0]
 8008c0c:	781b      	ldrb	r3, [r3, #0]
 8008c0e:	3302      	adds	r3, #2
 8008c10:	b2da      	uxtb	r2, r3
 8008c12:	683b      	ldr	r3, [r7, #0]
 8008c14:	701a      	strb	r2, [r3, #0]
        while (*src != 0)
 8008c16:	68fb      	ldr	r3, [r7, #12]
 8008c18:	881b      	ldrh	r3, [r3, #0]
 8008c1a:	2b00      	cmp	r3, #0
 8008c1c:	d1ed      	bne.n	8008bfa <USBD_GetStringDesc+0x5c>
        }
    }
    return data[0];
 8008c1e:	683b      	ldr	r3, [r7, #0]
 8008c20:	781b      	ldrb	r3, [r3, #0]
 8008c22:	b29b      	uxth	r3, r3
}
 8008c24:	4618      	mov	r0, r3
 8008c26:	371c      	adds	r7, #28
 8008c28:	46bd      	mov	sp, r7
 8008c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c2e:	4770      	bx	lr

08008c30 <USBD_GetDescriptor>:
 * @brief This function collects and transfers the requested descriptor through EP0.
 * @param dev: USB Device handle reference
 * @return OK if the descriptor is provided, INVALID if not supported
 */
USBD_ReturnType USBD_GetDescriptor(USBD_HandleType *dev)
{
 8008c30:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008c32:	b087      	sub	sp, #28
 8008c34:	af00      	add	r7, sp, #0
 8008c36:	6078      	str	r0, [r7, #4]
    USBD_ReturnType retval = USBD_E_INVALID;
 8008c38:	2303      	movs	r3, #3
 8008c3a:	75fb      	strb	r3, [r7, #23]

    uint16_t len = 0;
 8008c3c:	2300      	movs	r3, #0
 8008c3e:	82bb      	strh	r3, [r7, #20]
    uint8_t *data = dev->CtrlData;
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	33b4      	adds	r3, #180	; 0xb4
 8008c44:	613b      	str	r3, [r7, #16]

    /* High byte identifies descriptor type */
    switch (dev->Setup.Value >> 8)
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	88db      	ldrh	r3, [r3, #6]
 8008c4a:	0a1b      	lsrs	r3, r3, #8
 8008c4c:	b29b      	uxth	r3, r3
 8008c4e:	3b01      	subs	r3, #1
 8008c50:	2b0e      	cmp	r3, #14
 8008c52:	f200 8099 	bhi.w	8008d88 <USBD_GetDescriptor+0x158>
 8008c56:	a201      	add	r2, pc, #4	; (adr r2, 8008c5c <USBD_GetDescriptor+0x2c>)
 8008c58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c5c:	08008c99 	.word	0x08008c99
 8008c60:	08008ca7 	.word	0x08008ca7
 8008c64:	08008cb5 	.word	0x08008cb5
 8008c68:	08008d89 	.word	0x08008d89
 8008c6c:	08008d89 	.word	0x08008d89
 8008c70:	08008d89 	.word	0x08008d89
 8008c74:	08008d89 	.word	0x08008d89
 8008c78:	08008d89 	.word	0x08008d89
 8008c7c:	08008d89 	.word	0x08008d89
 8008c80:	08008d89 	.word	0x08008d89
 8008c84:	08008d89 	.word	0x08008d89
 8008c88:	08008d89 	.word	0x08008d89
 8008c8c:	08008d89 	.word	0x08008d89
 8008c90:	08008d89 	.word	0x08008d89
 8008c94:	08008d39 	.word	0x08008d39
    {
        case USB_DESC_TYPE_DEVICE:
        {
            len = USBD_DeviceDesc(dev, data);
 8008c98:	6939      	ldr	r1, [r7, #16]
 8008c9a:	6878      	ldr	r0, [r7, #4]
 8008c9c:	f7ff fef0 	bl	8008a80 <USBD_DeviceDesc>
 8008ca0:	4603      	mov	r3, r0
 8008ca2:	82bb      	strh	r3, [r7, #20]
            break;
 8008ca4:	e071      	b.n	8008d8a <USBD_GetDescriptor+0x15a>
        }

        case USB_DESC_TYPE_CONFIGURATION:
        {
            len = USBD_ConfigDesc(dev, data);
 8008ca6:	6939      	ldr	r1, [r7, #16]
 8008ca8:	6878      	ldr	r0, [r7, #4]
 8008caa:	f7ff ff19 	bl	8008ae0 <USBD_ConfigDesc>
 8008cae:	4603      	mov	r3, r0
 8008cb0:	82bb      	strh	r3, [r7, #20]
            break;
 8008cb2:	e06a      	b.n	8008d8a <USBD_GetDescriptor+0x15a>
        }

        case USB_DESC_TYPE_STRING:
        {
            /* Low byte is the descriptor iIndex */
            switch (dev->Setup.Value & 0xFF)
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	88db      	ldrh	r3, [r3, #6]
 8008cb8:	b2db      	uxtb	r3, r3
 8008cba:	2b40      	cmp	r3, #64	; 0x40
 8008cbc:	d023      	beq.n	8008d06 <USBD_GetDescriptor+0xd6>
 8008cbe:	2b40      	cmp	r3, #64	; 0x40
 8008cc0:	dc2b      	bgt.n	8008d1a <USBD_GetDescriptor+0xea>
 8008cc2:	2b20      	cmp	r3, #32
 8008cc4:	d015      	beq.n	8008cf2 <USBD_GetDescriptor+0xc2>
 8008cc6:	2b20      	cmp	r3, #32
 8008cc8:	dc27      	bgt.n	8008d1a <USBD_GetDescriptor+0xea>
 8008cca:	2b00      	cmp	r3, #0
 8008ccc:	d002      	beq.n	8008cd4 <USBD_GetDescriptor+0xa4>
 8008cce:	2b10      	cmp	r3, #16
 8008cd0:	d005      	beq.n	8008cde <USBD_GetDescriptor+0xae>
 8008cd2:	e022      	b.n	8008d1a <USBD_GetDescriptor+0xea>
            {
                /* Zero index returns the list of supported Unicode
                 * language identifiers */
                case USBD_ISTR_LANGID:
                    data = (uint8_t*)&usbd_langIdDesc;
 8008cd4:	4b35      	ldr	r3, [pc, #212]	; (8008dac <USBD_GetDescriptor+0x17c>)
 8008cd6:	613b      	str	r3, [r7, #16]
                    len  = sizeof(usbd_langIdDesc);
 8008cd8:	2304      	movs	r3, #4
 8008cda:	82bb      	strh	r3, [r7, #20]
                    break;
 8008cdc:	e02b      	b.n	8008d36 <USBD_GetDescriptor+0x106>

                /* Otherwise Setup.Index == LangID of requested string */

                case USBD_ISTR_VENDOR:
                    len = USBD_GetStringDesc(dev->Desc->Vendor.Name, data);
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	681b      	ldr	r3, [r3, #0]
 8008ce2:	689b      	ldr	r3, [r3, #8]
 8008ce4:	6939      	ldr	r1, [r7, #16]
 8008ce6:	4618      	mov	r0, r3
 8008ce8:	f7ff ff59 	bl	8008b9e <USBD_GetStringDesc>
 8008cec:	4603      	mov	r3, r0
 8008cee:	82bb      	strh	r3, [r7, #20]
                    break;
 8008cf0:	e021      	b.n	8008d36 <USBD_GetDescriptor+0x106>

                case USBD_ISTR_PRODUCT:
                    len = USBD_GetStringDesc(dev->Desc->Product.Name, data);
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	681b      	ldr	r3, [r3, #0]
 8008cf6:	691b      	ldr	r3, [r3, #16]
 8008cf8:	6939      	ldr	r1, [r7, #16]
 8008cfa:	4618      	mov	r0, r3
 8008cfc:	f7ff ff4f 	bl	8008b9e <USBD_GetStringDesc>
 8008d00:	4603      	mov	r3, r0
 8008d02:	82bb      	strh	r3, [r7, #20]
                    break;
 8008d04:	e017      	b.n	8008d36 <USBD_GetDescriptor+0x106>

                case USBD_ISTR_CONFIG:
                    len = USBD_GetStringDesc(dev->Desc->Config.Name, data);
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	681b      	ldr	r3, [r3, #0]
 8008d0a:	681b      	ldr	r3, [r3, #0]
 8008d0c:	6939      	ldr	r1, [r7, #16]
 8008d0e:	4618      	mov	r0, r3
 8008d10:	f7ff ff45 	bl	8008b9e <USBD_GetStringDesc>
 8008d14:	4603      	mov	r3, r0
 8008d16:	82bb      	strh	r3, [r7, #20]
                    break;
 8008d18:	e00d      	b.n	8008d36 <USBD_GetDescriptor+0x106>
                    break;
#endif /* (USBD_MS_OS_DESC_VERSION == 1) */

                default:
                {
                    const char* str = USBD_IfString(dev);
 8008d1a:	6878      	ldr	r0, [r7, #4]
 8008d1c:	f000 fa86 	bl	800922c <USBD_IfString>
 8008d20:	60b8      	str	r0, [r7, #8]

                    if (str != NULL)
 8008d22:	68bb      	ldr	r3, [r7, #8]
 8008d24:	2b00      	cmp	r3, #0
 8008d26:	d005      	beq.n	8008d34 <USBD_GetDescriptor+0x104>
                    {
                        len = USBD_GetStringDesc(str, data);
 8008d28:	6939      	ldr	r1, [r7, #16]
 8008d2a:	68b8      	ldr	r0, [r7, #8]
 8008d2c:	f7ff ff37 	bl	8008b9e <USBD_GetStringDesc>
 8008d30:	4603      	mov	r3, r0
 8008d32:	82bb      	strh	r3, [r7, #20]
                    }
                    break;
 8008d34:	bf00      	nop
                }
            }
            break;
 8008d36:	e028      	b.n	8008d8a <USBD_GetDescriptor+0x15a>
#endif /* (USBD_HS_SUPPORT == 1) */

#if (USBD_LPM_SUPPORT == 1) || (USBD_MS_OS_DESC_VERSION == 2)
        case USB_DESC_TYPE_BOS:
        {
            USBD_BOSType *bos = (void*)data;
 8008d38:	693b      	ldr	r3, [r7, #16]
 8008d3a:	60fb      	str	r3, [r7, #12]

#if (USBD_MS_OS_DESC_VERSION == 2)
            /* first find out the length of the OS descriptor */
            len = USBD_MsOs2p0Desc(dev, data);
 8008d3c:	6939      	ldr	r1, [r7, #16]
 8008d3e:	6878      	ldr	r0, [r7, #4]
 8008d40:	f000 fb05 	bl	800934e <USBD_MsOs2p0Desc>
 8008d44:	4603      	mov	r3, r0
 8008d46:	82bb      	strh	r3, [r7, #20]

            /* copy the default BOS */
            memcpy(bos, &usbd_bosDesc, sizeof(usbd_bosDesc));
 8008d48:	68fa      	ldr	r2, [r7, #12]
 8008d4a:	4b19      	ldr	r3, [pc, #100]	; (8008db0 <USBD_GetDescriptor+0x180>)
 8008d4c:	4610      	mov	r0, r2
 8008d4e:	f103 0420 	add.w	r4, r3, #32
 8008d52:	4602      	mov	r2, r0
 8008d54:	4619      	mov	r1, r3
 8008d56:	f8d1 c000 	ldr.w	ip, [r1]
 8008d5a:	684e      	ldr	r6, [r1, #4]
 8008d5c:	688d      	ldr	r5, [r1, #8]
 8008d5e:	68c9      	ldr	r1, [r1, #12]
 8008d60:	f8c2 c000 	str.w	ip, [r2]
 8008d64:	6056      	str	r6, [r2, #4]
 8008d66:	6095      	str	r5, [r2, #8]
 8008d68:	60d1      	str	r1, [r2, #12]
 8008d6a:	3310      	adds	r3, #16
 8008d6c:	3010      	adds	r0, #16
 8008d6e:	42a3      	cmp	r3, r4
 8008d70:	d1ef      	bne.n	8008d52 <USBD_GetDescriptor+0x122>
 8008d72:	4602      	mov	r2, r0
 8008d74:	6819      	ldr	r1, [r3, #0]
 8008d76:	685b      	ldr	r3, [r3, #4]
 8008d78:	6011      	str	r1, [r2, #0]
 8008d7a:	6053      	str	r3, [r2, #4]

            /* set the runtime field */
            bos->winPlatform.CapabilityData.DescInfoSet.wMSOSDescriptorSetTotalLength = len;
 8008d7c:	68fb      	ldr	r3, [r7, #12]
 8008d7e:	8aba      	ldrh	r2, [r7, #20]
 8008d80:	849a      	strh	r2, [r3, #36]	; 0x24
                 * bit1: LPM protocol support
                 * bit2: BESL and alternate HIRD definitions supported */
                bos->devCap.bmAttributes |= 6;
            }
#endif /* (USBD_LPM_SUPPORT == 1) */
            len = sizeof(USBD_BOSType);
 8008d82:	2328      	movs	r3, #40	; 0x28
 8008d84:	82bb      	strh	r3, [r7, #20]
            break;
 8008d86:	e000      	b.n	8008d8a <USBD_GetDescriptor+0x15a>
        }
#endif /* (USBD_LPM_SUPPORT == 1) || (USBD_MS_OS_DESC_VERSION == 2) */

        default:
            break;
 8008d88:	bf00      	nop
    }

    /* Transfer the non-null descriptor */
    if (len > 0)
 8008d8a:	8abb      	ldrh	r3, [r7, #20]
 8008d8c:	2b00      	cmp	r3, #0
 8008d8e:	d007      	beq.n	8008da0 <USBD_GetDescriptor+0x170>
    {
        retval = USBD_CtrlSendData(dev, data, len);
 8008d90:	8abb      	ldrh	r3, [r7, #20]
 8008d92:	461a      	mov	r2, r3
 8008d94:	6939      	ldr	r1, [r7, #16]
 8008d96:	6878      	ldr	r0, [r7, #4]
 8008d98:	f7ff fd9f 	bl	80088da <USBD_CtrlSendData>
 8008d9c:	4603      	mov	r3, r0
 8008d9e:	75fb      	strb	r3, [r7, #23]
    }

    return retval;
 8008da0:	7dfb      	ldrb	r3, [r7, #23]
}
 8008da2:	4618      	mov	r0, r3
 8008da4:	371c      	adds	r7, #28
 8008da6:	46bd      	mov	sp, r7
 8008da8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008daa:	bf00      	nop
 8008dac:	0800a77c 	.word	0x0800a77c
 8008db0:	0800a792 	.word	0x0800a792

08008db4 <USBD_EpDesc>:
 * @param epAddr: endpoint address
 * @param data: the target container for the endpoint descriptor
 * @return The length of the descriptor
 */
uint16_t USBD_EpDesc(USBD_HandleType *dev, uint8_t epAddr, uint8_t *data)
{
 8008db4:	b580      	push	{r7, lr}
 8008db6:	b086      	sub	sp, #24
 8008db8:	af00      	add	r7, sp, #0
 8008dba:	60f8      	str	r0, [r7, #12]
 8008dbc:	460b      	mov	r3, r1
 8008dbe:	607a      	str	r2, [r7, #4]
 8008dc0:	72fb      	strb	r3, [r7, #11]
    USBD_EpHandleType *ep = USBD_EpAddr2Ref(dev, epAddr);
 8008dc2:	7afb      	ldrb	r3, [r7, #11]
 8008dc4:	4619      	mov	r1, r3
 8008dc6:	68f8      	ldr	r0, [r7, #12]
 8008dc8:	f7ff fe20 	bl	8008a0c <USBD_EpAddr2Ref>
 8008dcc:	6178      	str	r0, [r7, #20]
    USB_EndpointDescType *desc = (USB_EndpointDescType*)data;
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	613b      	str	r3, [r7, #16]

    desc->bLength           = sizeof(USB_EndpointDescType);
 8008dd2:	693b      	ldr	r3, [r7, #16]
 8008dd4:	2207      	movs	r2, #7
 8008dd6:	701a      	strb	r2, [r3, #0]
    desc->bDescriptorType   = USB_DESC_TYPE_ENDPOINT;
 8008dd8:	693b      	ldr	r3, [r7, #16]
 8008dda:	2205      	movs	r2, #5
 8008ddc:	705a      	strb	r2, [r3, #1]
    desc->bEndpointAddress  = epAddr;
 8008dde:	693b      	ldr	r3, [r7, #16]
 8008de0:	7afa      	ldrb	r2, [r7, #11]
 8008de2:	709a      	strb	r2, [r3, #2]
    desc->bmAttributes      = ep->Type;
 8008de4:	697b      	ldr	r3, [r7, #20]
 8008de6:	7a9a      	ldrb	r2, [r3, #10]
 8008de8:	693b      	ldr	r3, [r7, #16]
 8008dea:	70da      	strb	r2, [r3, #3]
    desc->wMaxPacketSize    = ep->MaxPacketSize;
 8008dec:	697b      	ldr	r3, [r7, #20]
 8008dee:	891a      	ldrh	r2, [r3, #8]
 8008df0:	693b      	ldr	r3, [r7, #16]
 8008df2:	809a      	strh	r2, [r3, #4]
    desc->bInterval         = 1;
 8008df4:	693b      	ldr	r3, [r7, #16]
 8008df6:	2201      	movs	r2, #1
 8008df8:	719a      	strb	r2, [r3, #6]

    return sizeof(USB_EndpointDescType);
 8008dfa:	2307      	movs	r3, #7
}
 8008dfc:	4618      	mov	r0, r3
 8008dfe:	3718      	adds	r7, #24
 8008e00:	46bd      	mov	sp, r7
 8008e02:	bd80      	pop	{r7, pc}

08008e04 <USBD_EpAddr2Ref>:
{
 8008e04:	b480      	push	{r7}
 8008e06:	b083      	sub	sp, #12
 8008e08:	af00      	add	r7, sp, #0
 8008e0a:	6078      	str	r0, [r7, #4]
 8008e0c:	460b      	mov	r3, r1
 8008e0e:	70fb      	strb	r3, [r7, #3]
    return (epAddr > 0x7F) ? &dev->EP.IN[epAddr & 0xF] : &dev->EP.OUT[epAddr];
 8008e10:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008e14:	2b00      	cmp	r3, #0
 8008e16:	da08      	bge.n	8008e2a <USBD_EpAddr2Ref+0x26>
 8008e18:	78fb      	ldrb	r3, [r7, #3]
 8008e1a:	f003 030f 	and.w	r3, r3, #15
 8008e1e:	3303      	adds	r3, #3
 8008e20:	011b      	lsls	r3, r3, #4
 8008e22:	687a      	ldr	r2, [r7, #4]
 8008e24:	4413      	add	r3, r2
 8008e26:	3304      	adds	r3, #4
 8008e28:	e005      	b.n	8008e36 <USBD_EpAddr2Ref+0x32>
 8008e2a:	78fb      	ldrb	r3, [r7, #3]
 8008e2c:	3307      	adds	r3, #7
 8008e2e:	011b      	lsls	r3, r3, #4
 8008e30:	687a      	ldr	r2, [r7, #4]
 8008e32:	4413      	add	r3, r2
 8008e34:	3304      	adds	r3, #4
}
 8008e36:	4618      	mov	r0, r3
 8008e38:	370c      	adds	r7, #12
 8008e3a:	46bd      	mov	sp, r7
 8008e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e40:	4770      	bx	lr

08008e42 <USBD_IfClass_InData>:
 * @param itf: reference of the interface
 * @param ep:  reference of the endpoint
 */
static inline void USBD_IfClass_InData(
        USBD_IfHandleType *itf, USBD_EpHandleType *ep)
{
 8008e42:	b580      	push	{r7, lr}
 8008e44:	b082      	sub	sp, #8
 8008e46:	af00      	add	r7, sp, #0
 8008e48:	6078      	str	r0, [r7, #4]
 8008e4a:	6039      	str	r1, [r7, #0]
    USBD_SAFE_CALLBACK(itf->Class->InData, itf, ep);
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	685b      	ldr	r3, [r3, #4]
 8008e50:	69db      	ldr	r3, [r3, #28]
 8008e52:	2b00      	cmp	r3, #0
 8008e54:	d005      	beq.n	8008e62 <USBD_IfClass_InData+0x20>
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	685b      	ldr	r3, [r3, #4]
 8008e5a:	69db      	ldr	r3, [r3, #28]
 8008e5c:	6839      	ldr	r1, [r7, #0]
 8008e5e:	6878      	ldr	r0, [r7, #4]
 8008e60:	4798      	blx	r3
}
 8008e62:	bf00      	nop
 8008e64:	3708      	adds	r7, #8
 8008e66:	46bd      	mov	sp, r7
 8008e68:	bd80      	pop	{r7, pc}

08008e6a <USBD_IfClass_OutData>:
 * @param itf: reference of the interface
 * @param ep:  reference of the endpoint
 */
static inline void USBD_IfClass_OutData(
        USBD_IfHandleType *itf, USBD_EpHandleType *ep)
{
 8008e6a:	b580      	push	{r7, lr}
 8008e6c:	b082      	sub	sp, #8
 8008e6e:	af00      	add	r7, sp, #0
 8008e70:	6078      	str	r0, [r7, #4]
 8008e72:	6039      	str	r1, [r7, #0]
    USBD_SAFE_CALLBACK(itf->Class->OutData, itf, ep);
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	685b      	ldr	r3, [r3, #4]
 8008e78:	699b      	ldr	r3, [r3, #24]
 8008e7a:	2b00      	cmp	r3, #0
 8008e7c:	d005      	beq.n	8008e8a <USBD_IfClass_OutData+0x20>
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	685b      	ldr	r3, [r3, #4]
 8008e82:	699b      	ldr	r3, [r3, #24]
 8008e84:	6839      	ldr	r1, [r7, #0]
 8008e86:	6878      	ldr	r0, [r7, #4]
 8008e88:	4798      	blx	r3
}
 8008e8a:	bf00      	nop
 8008e8c:	3708      	adds	r7, #8
 8008e8e:	46bd      	mov	sp, r7
 8008e90:	bd80      	pop	{r7, pc}

08008e92 <USBD_EpSend>:
 * @param len: length of the data
 * @return BUSY if the endpoint isn't idle, OK if successful
 */
USBD_ReturnType USBD_EpSend(USBD_HandleType *dev, uint8_t epAddr,
        void *data, uint16_t len)
{
 8008e92:	b580      	push	{r7, lr}
 8008e94:	b086      	sub	sp, #24
 8008e96:	af00      	add	r7, sp, #0
 8008e98:	60f8      	str	r0, [r7, #12]
 8008e9a:	607a      	str	r2, [r7, #4]
 8008e9c:	461a      	mov	r2, r3
 8008e9e:	460b      	mov	r3, r1
 8008ea0:	72fb      	strb	r3, [r7, #11]
 8008ea2:	4613      	mov	r3, r2
 8008ea4:	813b      	strh	r3, [r7, #8]
    USBD_ReturnType retval = USBD_E_BUSY;
 8008ea6:	2302      	movs	r3, #2
 8008ea8:	75fb      	strb	r3, [r7, #23]
    USBD_EpHandleType *ep = &dev->EP.IN[epAddr & 0xF];
 8008eaa:	7afb      	ldrb	r3, [r7, #11]
 8008eac:	f003 030f 	and.w	r3, r3, #15
 8008eb0:	3303      	adds	r3, #3
 8008eb2:	011b      	lsls	r3, r3, #4
 8008eb4:	68fa      	ldr	r2, [r7, #12]
 8008eb6:	4413      	add	r3, r2
 8008eb8:	3304      	adds	r3, #4
 8008eba:	613b      	str	r3, [r7, #16]

    if ((ep->State == USB_EP_STATE_IDLE) ||
 8008ebc:	693b      	ldr	r3, [r7, #16]
 8008ebe:	7adb      	ldrb	r3, [r3, #11]
 8008ec0:	2b01      	cmp	r3, #1
 8008ec2:	d003      	beq.n	8008ecc <USBD_EpSend+0x3a>
        (ep->Type  == USB_EP_TYPE_ISOCHRONOUS))
 8008ec4:	693b      	ldr	r3, [r7, #16]
 8008ec6:	7a9b      	ldrb	r3, [r3, #10]
    if ((ep->State == USB_EP_STATE_IDLE) ||
 8008ec8:	2b01      	cmp	r3, #1
 8008eca:	d10a      	bne.n	8008ee2 <USBD_EpSend+0x50>
    {
        /* Set EP transfer data */
        ep->State = USB_EP_STATE_DATA;
 8008ecc:	693b      	ldr	r3, [r7, #16]
 8008ece:	2204      	movs	r2, #4
 8008ed0:	72da      	strb	r2, [r3, #11]
        USBD_PD_EpSend(dev, epAddr, (const uint8_t*)data, len);
 8008ed2:	893b      	ldrh	r3, [r7, #8]
 8008ed4:	7af9      	ldrb	r1, [r7, #11]
 8008ed6:	687a      	ldr	r2, [r7, #4]
 8008ed8:	68f8      	ldr	r0, [r7, #12]
 8008eda:	f001 f96c 	bl	800a1b6 <USB_vEpSend>

        retval = USBD_E_OK;
 8008ede:	2300      	movs	r3, #0
 8008ee0:	75fb      	strb	r3, [r7, #23]
    }

    return retval;
 8008ee2:	7dfb      	ldrb	r3, [r7, #23]
}
 8008ee4:	4618      	mov	r0, r3
 8008ee6:	3718      	adds	r7, #24
 8008ee8:	46bd      	mov	sp, r7
 8008eea:	bd80      	pop	{r7, pc}

08008eec <USBD_EpReceive>:
 * @param len: maximum length of the data
 * @return BUSY if the endpoint isn't idle, OK if successful
 */
USBD_ReturnType USBD_EpReceive(USBD_HandleType *dev, uint8_t epAddr,
        void *data, uint16_t len)
{
 8008eec:	b580      	push	{r7, lr}
 8008eee:	b086      	sub	sp, #24
 8008ef0:	af00      	add	r7, sp, #0
 8008ef2:	60f8      	str	r0, [r7, #12]
 8008ef4:	607a      	str	r2, [r7, #4]
 8008ef6:	461a      	mov	r2, r3
 8008ef8:	460b      	mov	r3, r1
 8008efa:	72fb      	strb	r3, [r7, #11]
 8008efc:	4613      	mov	r3, r2
 8008efe:	813b      	strh	r3, [r7, #8]
    USBD_ReturnType retval = USBD_E_BUSY;
 8008f00:	2302      	movs	r3, #2
 8008f02:	75fb      	strb	r3, [r7, #23]
    USBD_EpHandleType *ep = &dev->EP.OUT[epAddr];
 8008f04:	7afb      	ldrb	r3, [r7, #11]
 8008f06:	3307      	adds	r3, #7
 8008f08:	011b      	lsls	r3, r3, #4
 8008f0a:	68fa      	ldr	r2, [r7, #12]
 8008f0c:	4413      	add	r3, r2
 8008f0e:	3304      	adds	r3, #4
 8008f10:	613b      	str	r3, [r7, #16]

    if ((ep->State == USB_EP_STATE_IDLE) ||
 8008f12:	693b      	ldr	r3, [r7, #16]
 8008f14:	7adb      	ldrb	r3, [r3, #11]
 8008f16:	2b01      	cmp	r3, #1
 8008f18:	d003      	beq.n	8008f22 <USBD_EpReceive+0x36>
        (ep->Type  == USB_EP_TYPE_ISOCHRONOUS))
 8008f1a:	693b      	ldr	r3, [r7, #16]
 8008f1c:	7a9b      	ldrb	r3, [r3, #10]
    if ((ep->State == USB_EP_STATE_IDLE) ||
 8008f1e:	2b01      	cmp	r3, #1
 8008f20:	d10a      	bne.n	8008f38 <USBD_EpReceive+0x4c>
    {
        /* Set EP transfer data */
        ep->State = USB_EP_STATE_DATA;
 8008f22:	693b      	ldr	r3, [r7, #16]
 8008f24:	2204      	movs	r2, #4
 8008f26:	72da      	strb	r2, [r3, #11]
        USBD_PD_EpReceive(dev, epAddr, (uint8_t*)data, len);
 8008f28:	893b      	ldrh	r3, [r7, #8]
 8008f2a:	7af9      	ldrb	r1, [r7, #11]
 8008f2c:	687a      	ldr	r2, [r7, #4]
 8008f2e:	68f8      	ldr	r0, [r7, #12]
 8008f30:	f001 f91e 	bl	800a170 <USB_vEpReceive>

        retval = USBD_E_OK;
 8008f34:	2300      	movs	r3, #0
 8008f36:	75fb      	strb	r3, [r7, #23]
    }

    return retval;
 8008f38:	7dfb      	ldrb	r3, [r7, #23]
}
 8008f3a:	4618      	mov	r0, r3
 8008f3c:	3718      	adds	r7, #24
 8008f3e:	46bd      	mov	sp, r7
 8008f40:	bd80      	pop	{r7, pc}

08008f42 <USBD_EpInCallback>:
 *        of the completion of an IN endpoint transfer.
 * @param dev: USB Device handle reference
 * @param ep: USB IN endpoint handle reference
 */
void USBD_EpInCallback(USBD_HandleType *dev, USBD_EpHandleType *ep)
{
 8008f42:	b580      	push	{r7, lr}
 8008f44:	b082      	sub	sp, #8
 8008f46:	af00      	add	r7, sp, #0
 8008f48:	6078      	str	r0, [r7, #4]
 8008f4a:	6039      	str	r1, [r7, #0]
    if (ep == &dev->EP.IN[0])
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	3334      	adds	r3, #52	; 0x34
 8008f50:	683a      	ldr	r2, [r7, #0]
 8008f52:	429a      	cmp	r2, r3
 8008f54:	d103      	bne.n	8008f5e <USBD_EpInCallback+0x1c>
    {
        USBD_CtrlInCallback(dev);
 8008f56:	6878      	ldr	r0, [r7, #4]
 8008f58:	f7ff fc50 	bl	80087fc <USBD_CtrlInCallback>
    else
    {
        ep->State = USB_EP_STATE_IDLE;
        USBD_IfClass_InData(dev->IF[ep->IfNum], ep);
    }
}
 8008f5c:	e00d      	b.n	8008f7a <USBD_EpInCallback+0x38>
        ep->State = USB_EP_STATE_IDLE;
 8008f5e:	683b      	ldr	r3, [r7, #0]
 8008f60:	2201      	movs	r2, #1
 8008f62:	72da      	strb	r2, [r3, #11]
        USBD_IfClass_InData(dev->IF[ep->IfNum], ep);
 8008f64:	683b      	ldr	r3, [r7, #0]
 8008f66:	7b1b      	ldrb	r3, [r3, #12]
 8008f68:	687a      	ldr	r2, [r7, #4]
 8008f6a:	330a      	adds	r3, #10
 8008f6c:	009b      	lsls	r3, r3, #2
 8008f6e:	4413      	add	r3, r2
 8008f70:	685b      	ldr	r3, [r3, #4]
 8008f72:	6839      	ldr	r1, [r7, #0]
 8008f74:	4618      	mov	r0, r3
 8008f76:	f7ff ff64 	bl	8008e42 <USBD_IfClass_InData>
}
 8008f7a:	bf00      	nop
 8008f7c:	3708      	adds	r7, #8
 8008f7e:	46bd      	mov	sp, r7
 8008f80:	bd80      	pop	{r7, pc}

08008f82 <USBD_EpOutCallback>:
 *        of the completion of an OUT endpoint transfer.
 * @param dev: USB Device handle reference
 * @param ep: USB OUT endpoint handle reference
 */
void USBD_EpOutCallback(USBD_HandleType *dev, USBD_EpHandleType *ep)
{
 8008f82:	b580      	push	{r7, lr}
 8008f84:	b082      	sub	sp, #8
 8008f86:	af00      	add	r7, sp, #0
 8008f88:	6078      	str	r0, [r7, #4]
 8008f8a:	6039      	str	r1, [r7, #0]
    ep->State = USB_EP_STATE_IDLE;
 8008f8c:	683b      	ldr	r3, [r7, #0]
 8008f8e:	2201      	movs	r2, #1
 8008f90:	72da      	strb	r2, [r3, #11]

    if (ep == &dev->EP.OUT[0])
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	3374      	adds	r3, #116	; 0x74
 8008f96:	683a      	ldr	r2, [r7, #0]
 8008f98:	429a      	cmp	r2, r3
 8008f9a:	d103      	bne.n	8008fa4 <USBD_EpOutCallback+0x22>
    {
        USBD_CtrlOutCallback(dev);
 8008f9c:	6878      	ldr	r0, [r7, #4]
 8008f9e:	f7ff fc76 	bl	800888e <USBD_CtrlOutCallback>
    }
    else
    {
        USBD_IfClass_OutData(dev->IF[ep->IfNum], ep);
    }
}
 8008fa2:	e00a      	b.n	8008fba <USBD_EpOutCallback+0x38>
        USBD_IfClass_OutData(dev->IF[ep->IfNum], ep);
 8008fa4:	683b      	ldr	r3, [r7, #0]
 8008fa6:	7b1b      	ldrb	r3, [r3, #12]
 8008fa8:	687a      	ldr	r2, [r7, #4]
 8008faa:	330a      	adds	r3, #10
 8008fac:	009b      	lsls	r3, r3, #2
 8008fae:	4413      	add	r3, r2
 8008fb0:	685b      	ldr	r3, [r3, #4]
 8008fb2:	6839      	ldr	r1, [r7, #0]
 8008fb4:	4618      	mov	r0, r3
 8008fb6:	f7ff ff58 	bl	8008e6a <USBD_IfClass_OutData>
}
 8008fba:	bf00      	nop
 8008fbc:	3708      	adds	r7, #8
 8008fbe:	46bd      	mov	sp, r7
 8008fc0:	bd80      	pop	{r7, pc}

08008fc2 <USBD_EpRequest>:
 * @brief This function handles standard endpoint requests.
 * @param dev: USB Device handle reference
 * @return OK if the request is processed, INVALID if not supported
 */
USBD_ReturnType USBD_EpRequest(USBD_HandleType *dev)
{
 8008fc2:	b580      	push	{r7, lr}
 8008fc4:	b086      	sub	sp, #24
 8008fc6:	af00      	add	r7, sp, #0
 8008fc8:	6078      	str	r0, [r7, #4]
    USBD_ReturnType retval = USBD_E_INVALID;
 8008fca:	2303      	movs	r3, #3
 8008fcc:	75fb      	strb	r3, [r7, #23]
    uint8_t epAddr = (uint8_t)dev->Setup.Index, epNum = epAddr & 0xF;
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	891b      	ldrh	r3, [r3, #8]
 8008fd2:	75bb      	strb	r3, [r7, #22]
 8008fd4:	7dbb      	ldrb	r3, [r7, #22]
 8008fd6:	f003 030f 	and.w	r3, r3, #15
 8008fda:	757b      	strb	r3, [r7, #21]

    if ((epNum >= USBD_MAX_EP_COUNT) ||
 8008fdc:	7d7b      	ldrb	r3, [r7, #21]
 8008fde:	2b03      	cmp	r3, #3
 8008fe0:	d87d      	bhi.n	80090de <USBD_EpRequest+0x11c>
 8008fe2:	7d7b      	ldrb	r3, [r7, #21]
 8008fe4:	2b00      	cmp	r3, #0
 8008fe6:	d07a      	beq.n	80090de <USBD_EpRequest+0x11c>
        (epNum == 0) ||
        (dev->ConfigSelector == 0))
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
        (epNum == 0) ||
 8008fee:	2b00      	cmp	r3, #0
 8008ff0:	d075      	beq.n	80090de <USBD_EpRequest+0x11c>
    {
    }
    else if (dev->Setup.RequestType.Type == USB_REQ_TYPE_STANDARD)
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	791b      	ldrb	r3, [r3, #4]
 8008ff6:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008ffa:	b2db      	uxtb	r3, r3
 8008ffc:	2b00      	cmp	r3, #0
 8008ffe:	d16e      	bne.n	80090de <USBD_EpRequest+0x11c>
    {
        USBD_EpHandleType *ep = USBD_EpAddr2Ref(dev, epAddr);
 8009000:	7dbb      	ldrb	r3, [r7, #22]
 8009002:	4619      	mov	r1, r3
 8009004:	6878      	ldr	r0, [r7, #4]
 8009006:	f7ff fefd 	bl	8008e04 <USBD_EpAddr2Ref>
 800900a:	6138      	str	r0, [r7, #16]

        switch (dev->Setup.Request)
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	795b      	ldrb	r3, [r3, #5]
 8009010:	2b03      	cmp	r3, #3
 8009012:	d006      	beq.n	8009022 <USBD_EpRequest+0x60>
 8009014:	2b03      	cmp	r3, #3
 8009016:	dc5d      	bgt.n	80090d4 <USBD_EpRequest+0x112>
 8009018:	2b00      	cmp	r3, #0
 800901a:	d046      	beq.n	80090aa <USBD_EpRequest+0xe8>
 800901c:	2b01      	cmp	r3, #1
 800901e:	d013      	beq.n	8009048 <USBD_EpRequest+0x86>
                retval = USBD_CtrlSendData(dev, epStatus, sizeof(*epStatus));
                break;
            }

            default:
                break;
 8009020:	e058      	b.n	80090d4 <USBD_EpRequest+0x112>
                if (dev->Setup.Value == USB_FEATURE_EP_HALT)
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	88db      	ldrh	r3, [r3, #6]
 8009026:	2b00      	cmp	r3, #0
 8009028:	d156      	bne.n	80090d8 <USBD_EpRequest+0x116>
                    retval = USBD_E_OK;
 800902a:	2300      	movs	r3, #0
 800902c:	75fb      	strb	r3, [r7, #23]
                    if (ep->State != USB_EP_STATE_STALL)
 800902e:	693b      	ldr	r3, [r7, #16]
 8009030:	7adb      	ldrb	r3, [r3, #11]
 8009032:	2b02      	cmp	r3, #2
 8009034:	d050      	beq.n	80090d8 <USBD_EpRequest+0x116>
                        USBD_PD_EpSetStall(dev, epAddr);
 8009036:	7dbb      	ldrb	r3, [r7, #22]
 8009038:	4619      	mov	r1, r3
 800903a:	6878      	ldr	r0, [r7, #4]
 800903c:	f001 f832 	bl	800a0a4 <USB_vEpSetStall>
                        ep->State = USB_EP_STATE_STALL;
 8009040:	693b      	ldr	r3, [r7, #16]
 8009042:	2202      	movs	r2, #2
 8009044:	72da      	strb	r2, [r3, #11]
                break;
 8009046:	e047      	b.n	80090d8 <USBD_EpRequest+0x116>
                if (dev->Setup.Value == USB_FEATURE_EP_HALT)
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	88db      	ldrh	r3, [r3, #6]
 800904c:	2b00      	cmp	r3, #0
 800904e:	d145      	bne.n	80090dc <USBD_EpRequest+0x11a>
                    retval = USBD_E_OK;
 8009050:	2300      	movs	r3, #0
 8009052:	75fb      	strb	r3, [r7, #23]
                    if (ep->State == USB_EP_STATE_STALL)
 8009054:	693b      	ldr	r3, [r7, #16]
 8009056:	7adb      	ldrb	r3, [r3, #11]
 8009058:	2b02      	cmp	r3, #2
 800905a:	d13f      	bne.n	80090dc <USBD_EpRequest+0x11a>
                        USBD_PD_EpClearStall(dev, epAddr);
 800905c:	7dbb      	ldrb	r3, [r7, #22]
 800905e:	4619      	mov	r1, r3
 8009060:	6878      	ldr	r0, [r7, #4]
 8009062:	f001 f854 	bl	800a10e <USB_vEpClearStall>
                        ep->State = USB_EP_STATE_IDLE;
 8009066:	693b      	ldr	r3, [r7, #16]
 8009068:	2201      	movs	r2, #1
 800906a:	72da      	strb	r2, [r3, #11]
                        ep->Transfer.Length = 0;
 800906c:	693b      	ldr	r3, [r7, #16]
 800906e:	2200      	movs	r2, #0
 8009070:	809a      	strh	r2, [r3, #4]
                        if (epAddr != epNum)
 8009072:	7dba      	ldrb	r2, [r7, #22]
 8009074:	7d7b      	ldrb	r3, [r7, #21]
 8009076:	429a      	cmp	r2, r3
 8009078:	d00b      	beq.n	8009092 <USBD_EpRequest+0xd0>
                            USBD_IfClass_InData(dev->IF[ep->IfNum], ep);
 800907a:	693b      	ldr	r3, [r7, #16]
 800907c:	7b1b      	ldrb	r3, [r3, #12]
 800907e:	687a      	ldr	r2, [r7, #4]
 8009080:	330a      	adds	r3, #10
 8009082:	009b      	lsls	r3, r3, #2
 8009084:	4413      	add	r3, r2
 8009086:	685b      	ldr	r3, [r3, #4]
 8009088:	6939      	ldr	r1, [r7, #16]
 800908a:	4618      	mov	r0, r3
 800908c:	f7ff fed9 	bl	8008e42 <USBD_IfClass_InData>
                break;
 8009090:	e024      	b.n	80090dc <USBD_EpRequest+0x11a>
                            USBD_IfClass_OutData(dev->IF[ep->IfNum], ep);
 8009092:	693b      	ldr	r3, [r7, #16]
 8009094:	7b1b      	ldrb	r3, [r3, #12]
 8009096:	687a      	ldr	r2, [r7, #4]
 8009098:	330a      	adds	r3, #10
 800909a:	009b      	lsls	r3, r3, #2
 800909c:	4413      	add	r3, r2
 800909e:	685b      	ldr	r3, [r3, #4]
 80090a0:	6939      	ldr	r1, [r7, #16]
 80090a2:	4618      	mov	r0, r3
 80090a4:	f7ff fee1 	bl	8008e6a <USBD_IfClass_OutData>
                break;
 80090a8:	e018      	b.n	80090dc <USBD_EpRequest+0x11a>
                uint16_t *epStatus = (uint16_t*)dev->CtrlData;
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	33b4      	adds	r3, #180	; 0xb4
 80090ae:	60fb      	str	r3, [r7, #12]
                *epStatus = (ep->State == USB_EP_STATE_STALL) ?
 80090b0:	693b      	ldr	r3, [r7, #16]
 80090b2:	7adb      	ldrb	r3, [r3, #11]
                        1 << USB_FEATURE_EP_HALT : 0;
 80090b4:	2b02      	cmp	r3, #2
 80090b6:	bf0c      	ite	eq
 80090b8:	2301      	moveq	r3, #1
 80090ba:	2300      	movne	r3, #0
 80090bc:	b2db      	uxtb	r3, r3
 80090be:	b29a      	uxth	r2, r3
                *epStatus = (ep->State == USB_EP_STATE_STALL) ?
 80090c0:	68fb      	ldr	r3, [r7, #12]
 80090c2:	801a      	strh	r2, [r3, #0]
                retval = USBD_CtrlSendData(dev, epStatus, sizeof(*epStatus));
 80090c4:	2202      	movs	r2, #2
 80090c6:	68f9      	ldr	r1, [r7, #12]
 80090c8:	6878      	ldr	r0, [r7, #4]
 80090ca:	f7ff fc06 	bl	80088da <USBD_CtrlSendData>
 80090ce:	4603      	mov	r3, r0
 80090d0:	75fb      	strb	r3, [r7, #23]
                break;
 80090d2:	e004      	b.n	80090de <USBD_EpRequest+0x11c>
                break;
 80090d4:	bf00      	nop
 80090d6:	e002      	b.n	80090de <USBD_EpRequest+0x11c>
                break;
 80090d8:	bf00      	nop
 80090da:	e000      	b.n	80090de <USBD_EpRequest+0x11c>
                break;
 80090dc:	bf00      	nop
        /* Callouts for class or vendor specific
         * EP request processing not implemented
         * Interface level requests are promoted (and supported) instead */
    }

    return retval;
 80090de:	7dfb      	ldrb	r3, [r7, #23]
}
 80090e0:	4618      	mov	r0, r3
 80090e2:	3718      	adds	r7, #24
 80090e4:	46bd      	mov	sp, r7
 80090e6:	bd80      	pop	{r7, pc}

080090e8 <USBD_IfClass_GetString>:
{
 80090e8:	b580      	push	{r7, lr}
 80090ea:	b082      	sub	sp, #8
 80090ec:	af00      	add	r7, sp, #0
 80090ee:	6078      	str	r0, [r7, #4]
 80090f0:	460b      	mov	r3, r1
 80090f2:	70fb      	strb	r3, [r7, #3]
    if (itf->Class->GetString == NULL)
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	685b      	ldr	r3, [r3, #4]
 80090f8:	685b      	ldr	r3, [r3, #4]
 80090fa:	2b00      	cmp	r3, #0
 80090fc:	d101      	bne.n	8009102 <USBD_IfClass_GetString+0x1a>
    {   return (const char*)NULL; }
 80090fe:	2300      	movs	r3, #0
 8009100:	e007      	b.n	8009112 <USBD_IfClass_GetString+0x2a>
    {   return itf->Class->GetString(itf, intNum); }
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	685b      	ldr	r3, [r3, #4]
 8009106:	685b      	ldr	r3, [r3, #4]
 8009108:	78fa      	ldrb	r2, [r7, #3]
 800910a:	4611      	mov	r1, r2
 800910c:	6878      	ldr	r0, [r7, #4]
 800910e:	4798      	blx	r3
 8009110:	4603      	mov	r3, r0
}
 8009112:	4618      	mov	r0, r3
 8009114:	3708      	adds	r7, #8
 8009116:	46bd      	mov	sp, r7
 8009118:	bd80      	pop	{r7, pc}

0800911a <USBD_IfClass_Init>:
{
 800911a:	b580      	push	{r7, lr}
 800911c:	b082      	sub	sp, #8
 800911e:	af00      	add	r7, sp, #0
 8009120:	6078      	str	r0, [r7, #4]
    USBD_SAFE_CALLBACK(itf->Class->Init, itf);
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	685b      	ldr	r3, [r3, #4]
 8009126:	689b      	ldr	r3, [r3, #8]
 8009128:	2b00      	cmp	r3, #0
 800912a:	d004      	beq.n	8009136 <USBD_IfClass_Init+0x1c>
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	685b      	ldr	r3, [r3, #4]
 8009130:	689b      	ldr	r3, [r3, #8]
 8009132:	6878      	ldr	r0, [r7, #4]
 8009134:	4798      	blx	r3
}
 8009136:	bf00      	nop
 8009138:	3708      	adds	r7, #8
 800913a:	46bd      	mov	sp, r7
 800913c:	bd80      	pop	{r7, pc}

0800913e <USBD_IfClass_Deinit>:
{
 800913e:	b580      	push	{r7, lr}
 8009140:	b082      	sub	sp, #8
 8009142:	af00      	add	r7, sp, #0
 8009144:	6078      	str	r0, [r7, #4]
    USBD_SAFE_CALLBACK(itf->Class->Deinit, itf);
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	685b      	ldr	r3, [r3, #4]
 800914a:	68db      	ldr	r3, [r3, #12]
 800914c:	2b00      	cmp	r3, #0
 800914e:	d004      	beq.n	800915a <USBD_IfClass_Deinit+0x1c>
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	685b      	ldr	r3, [r3, #4]
 8009154:	68db      	ldr	r3, [r3, #12]
 8009156:	6878      	ldr	r0, [r7, #4]
 8009158:	4798      	blx	r3
}
 800915a:	bf00      	nop
 800915c:	3708      	adds	r7, #8
 800915e:	46bd      	mov	sp, r7
 8009160:	bd80      	pop	{r7, pc}

08009162 <USBD_IfClass_SetupStage>:
{
 8009162:	b580      	push	{r7, lr}
 8009164:	b082      	sub	sp, #8
 8009166:	af00      	add	r7, sp, #0
 8009168:	6078      	str	r0, [r7, #4]
    if (itf->Class->SetupStage == NULL)
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	685b      	ldr	r3, [r3, #4]
 800916e:	691b      	ldr	r3, [r3, #16]
 8009170:	2b00      	cmp	r3, #0
 8009172:	d101      	bne.n	8009178 <USBD_IfClass_SetupStage+0x16>
    {   return USBD_E_INVALID; }
 8009174:	2303      	movs	r3, #3
 8009176:	e005      	b.n	8009184 <USBD_IfClass_SetupStage+0x22>
    {   return itf->Class->SetupStage(itf); }
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	685b      	ldr	r3, [r3, #4]
 800917c:	691b      	ldr	r3, [r3, #16]
 800917e:	6878      	ldr	r0, [r7, #4]
 8009180:	4798      	blx	r3
 8009182:	4603      	mov	r3, r0
}
 8009184:	4618      	mov	r0, r3
 8009186:	3708      	adds	r7, #8
 8009188:	46bd      	mov	sp, r7
 800918a:	bd80      	pop	{r7, pc}

0800918c <USBD_IfConfig>:
 * @brief This function changes the active device configuration.
 * @param dev: USB Device handle reference
 * @param cfgNum: New configuration selector index
 */
void USBD_IfConfig(USBD_HandleType *dev, uint8_t cfgNum)
{
 800918c:	b580      	push	{r7, lr}
 800918e:	b084      	sub	sp, #16
 8009190:	af00      	add	r7, sp, #0
 8009192:	6078      	str	r0, [r7, #4]
 8009194:	460b      	mov	r3, r1
 8009196:	70fb      	strb	r3, [r7, #3]
    if (dev->ConfigSelector != cfgNum)
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800919e:	78fa      	ldrb	r2, [r7, #3]
 80091a0:	429a      	cmp	r2, r3
 80091a2:	d03f      	beq.n	8009224 <USBD_IfConfig+0x98>
    {
        uint8_t ifNum;

        /* Clear any previously selected config */
        if (dev->ConfigSelector != 0)
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80091aa:	2b00      	cmp	r3, #0
 80091ac:	d01c      	beq.n	80091e8 <USBD_IfConfig+0x5c>
        {
            for (ifNum = 0; ifNum < dev->IfCount; ifNum++)
 80091ae:	2300      	movs	r3, #0
 80091b0:	73fb      	strb	r3, [r7, #15]
 80091b2:	e013      	b.n	80091dc <USBD_IfConfig+0x50>
            {
                USBD_IfClass_Deinit(dev->IF[ifNum]);
 80091b4:	7bfb      	ldrb	r3, [r7, #15]
 80091b6:	687a      	ldr	r2, [r7, #4]
 80091b8:	330a      	adds	r3, #10
 80091ba:	009b      	lsls	r3, r3, #2
 80091bc:	4413      	add	r3, r2
 80091be:	685b      	ldr	r3, [r3, #4]
 80091c0:	4618      	mov	r0, r3
 80091c2:	f7ff ffbc 	bl	800913e <USBD_IfClass_Deinit>
                dev->IF[ifNum]->AltSelector = 0;
 80091c6:	7bfb      	ldrb	r3, [r7, #15]
 80091c8:	687a      	ldr	r2, [r7, #4]
 80091ca:	330a      	adds	r3, #10
 80091cc:	009b      	lsls	r3, r3, #2
 80091ce:	4413      	add	r3, r2
 80091d0:	685b      	ldr	r3, [r3, #4]
 80091d2:	2200      	movs	r2, #0
 80091d4:	721a      	strb	r2, [r3, #8]
            for (ifNum = 0; ifNum < dev->IfCount; ifNum++)
 80091d6:	7bfb      	ldrb	r3, [r7, #15]
 80091d8:	3301      	adds	r3, #1
 80091da:	73fb      	strb	r3, [r7, #15]
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 80091e2:	7bfa      	ldrb	r2, [r7, #15]
 80091e4:	429a      	cmp	r2, r3
 80091e6:	d3e5      	bcc.n	80091b4 <USBD_IfConfig+0x28>
            }
        }

        /* Update configuration index */
        dev->ConfigSelector = cfgNum;
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	78fa      	ldrb	r2, [r7, #3]
 80091ec:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

        /* Set the new selected valid config */
        if (dev->ConfigSelector != 0)
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80091f6:	2b00      	cmp	r3, #0
 80091f8:	d014      	beq.n	8009224 <USBD_IfConfig+0x98>
        {
            for (ifNum = 0; ifNum < dev->IfCount; ifNum++)
 80091fa:	2300      	movs	r3, #0
 80091fc:	73fb      	strb	r3, [r7, #15]
 80091fe:	e00b      	b.n	8009218 <USBD_IfConfig+0x8c>
            {
                USBD_IfClass_Init(dev->IF[ifNum]);
 8009200:	7bfb      	ldrb	r3, [r7, #15]
 8009202:	687a      	ldr	r2, [r7, #4]
 8009204:	330a      	adds	r3, #10
 8009206:	009b      	lsls	r3, r3, #2
 8009208:	4413      	add	r3, r2
 800920a:	685b      	ldr	r3, [r3, #4]
 800920c:	4618      	mov	r0, r3
 800920e:	f7ff ff84 	bl	800911a <USBD_IfClass_Init>
            for (ifNum = 0; ifNum < dev->IfCount; ifNum++)
 8009212:	7bfb      	ldrb	r3, [r7, #15]
 8009214:	3301      	adds	r3, #1
 8009216:	73fb      	strb	r3, [r7, #15]
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 800921e:	7bfa      	ldrb	r2, [r7, #15]
 8009220:	429a      	cmp	r2, r3
 8009222:	d3ed      	bcc.n	8009200 <USBD_IfConfig+0x74>
            }
        }
    }
}
 8009224:	bf00      	nop
 8009226:	3710      	adds	r7, #16
 8009228:	46bd      	mov	sp, r7
 800922a:	bd80      	pop	{r7, pc}

0800922c <USBD_IfString>:
 *        which is selected by the setup request.
 * @param dev: USB Device handle reference
 * @return Reference to the interface's string, or NULL if not available
 */
const char* USBD_IfString(USBD_HandleType *dev)
{
 800922c:	b580      	push	{r7, lr}
 800922e:	b086      	sub	sp, #24
 8009230:	af00      	add	r7, sp, #0
 8009232:	6078      	str	r0, [r7, #4]
    uint8_t ifNum  = ((uint8_t)dev->Setup.Value & 0xF) - USBD_ISTR_INTERFACES;
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	88db      	ldrh	r3, [r3, #6]
 8009238:	b2db      	uxtb	r3, r3
 800923a:	f003 030f 	and.w	r3, r3, #15
 800923e:	b2db      	uxtb	r3, r3
 8009240:	3b01      	subs	r3, #1
 8009242:	74fb      	strb	r3, [r7, #19]
    uint8_t intNum = ((uint8_t)dev->Setup.Value >> 4);
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	88db      	ldrh	r3, [r3, #6]
 8009248:	b2db      	uxtb	r3, r3
 800924a:	091b      	lsrs	r3, r3, #4
 800924c:	74bb      	strb	r3, [r7, #18]
    USBD_IfHandleType *itf = dev->IF[ifNum];
 800924e:	7cfb      	ldrb	r3, [r7, #19]
 8009250:	687a      	ldr	r2, [r7, #4]
 8009252:	330a      	adds	r3, #10
 8009254:	009b      	lsls	r3, r3, #2
 8009256:	4413      	add	r3, r2
 8009258:	685b      	ldr	r3, [r3, #4]
 800925a:	60fb      	str	r3, [r7, #12]
    const char* str = NULL;
 800925c:	2300      	movs	r3, #0
 800925e:	617b      	str	r3, [r7, #20]

    if (ifNum < dev->IfCount)
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8009266:	7cfa      	ldrb	r2, [r7, #19]
 8009268:	429a      	cmp	r2, r3
 800926a:	d205      	bcs.n	8009278 <USBD_IfString+0x4c>
    {
        str = USBD_IfClass_GetString(itf, intNum);
 800926c:	7cbb      	ldrb	r3, [r7, #18]
 800926e:	4619      	mov	r1, r3
 8009270:	68f8      	ldr	r0, [r7, #12]
 8009272:	f7ff ff39 	bl	80090e8 <USBD_IfClass_GetString>
 8009276:	6178      	str	r0, [r7, #20]
    }

    return str;
 8009278:	697b      	ldr	r3, [r7, #20]
}
 800927a:	4618      	mov	r0, r3
 800927c:	3718      	adds	r7, #24
 800927e:	46bd      	mov	sp, r7
 8009280:	bd80      	pop	{r7, pc}

08009282 <USBD_IfRequest>:
 * @brief Processes the interface request.
 * @param dev: USB Device handle reference
 * @return OK if the request is processed, INVALID if not supported
 */
USBD_ReturnType USBD_IfRequest(USBD_HandleType *dev)
{
 8009282:	b580      	push	{r7, lr}
 8009284:	b086      	sub	sp, #24
 8009286:	af00      	add	r7, sp, #0
 8009288:	6078      	str	r0, [r7, #4]
    USBD_ReturnType retval = USBD_E_INVALID;
 800928a:	2303      	movs	r3, #3
 800928c:	75fb      	strb	r3, [r7, #23]
    uint8_t ifNum = (uint8_t)dev->Setup.Index;
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	891b      	ldrh	r3, [r3, #8]
 8009292:	75bb      	strb	r3, [r7, #22]
    USBD_IfHandleType *itf = dev->IF[ifNum];
 8009294:	7dbb      	ldrb	r3, [r7, #22]
 8009296:	687a      	ldr	r2, [r7, #4]
 8009298:	330a      	adds	r3, #10
 800929a:	009b      	lsls	r3, r3, #2
 800929c:	4413      	add	r3, r2
 800929e:	685b      	ldr	r3, [r3, #4]
 80092a0:	613b      	str	r3, [r7, #16]

    if ((dev->ConfigSelector == 0) || (ifNum >= dev->IfCount))
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80092a8:	2b00      	cmp	r3, #0
 80092aa:	d03e      	beq.n	800932a <USBD_IfRequest+0xa8>
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 80092b2:	7dba      	ldrb	r2, [r7, #22]
 80092b4:	429a      	cmp	r2, r3
 80092b6:	d238      	bcs.n	800932a <USBD_IfRequest+0xa8>
    {
        /* Configured and valid indexed interfaces only */
    }
    else if (dev->Setup.RequestType.Type == USB_REQ_TYPE_STANDARD)
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	791b      	ldrb	r3, [r3, #4]
 80092bc:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80092c0:	b2db      	uxtb	r3, r3
 80092c2:	2b00      	cmp	r3, #0
 80092c4:	d12a      	bne.n	800931c <USBD_IfRequest+0x9a>
    {
        switch (dev->Setup.Request)
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	795b      	ldrb	r3, [r3, #5]
 80092ca:	2b0a      	cmp	r3, #10
 80092cc:	d002      	beq.n	80092d4 <USBD_IfRequest+0x52>
 80092ce:	2b0b      	cmp	r3, #11
 80092d0:	d00a      	beq.n	80092e8 <USBD_IfRequest+0x66>
 80092d2:	e01d      	b.n	8009310 <USBD_IfRequest+0x8e>
        {
            /* Current alternate setting of the IF */
            case USB_REQ_GET_INTERFACE:
            {
                retval = USBD_CtrlSendData(dev,
                        &itf->AltSelector, sizeof(itf->AltSelector));
 80092d4:	693b      	ldr	r3, [r7, #16]
 80092d6:	3308      	adds	r3, #8
                retval = USBD_CtrlSendData(dev,
 80092d8:	2201      	movs	r2, #1
 80092da:	4619      	mov	r1, r3
 80092dc:	6878      	ldr	r0, [r7, #4]
 80092de:	f7ff fafc 	bl	80088da <USBD_CtrlSendData>
 80092e2:	4603      	mov	r3, r0
 80092e4:	75fb      	strb	r3, [r7, #23]
                break;
 80092e6:	e020      	b.n	800932a <USBD_IfRequest+0xa8>
            }

            /* Set alternate setting of the IF */
            case USB_REQ_SET_INTERFACE:
            {
                uint8_t altSel = (uint8_t)dev->Setup.Value;
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	88db      	ldrh	r3, [r3, #6]
 80092ec:	73fb      	strb	r3, [r7, #15]

                /* Check validity */
                if (itf->AltCount > altSel)
 80092ee:	693b      	ldr	r3, [r7, #16]
 80092f0:	7a5b      	ldrb	r3, [r3, #9]
 80092f2:	7bfa      	ldrb	r2, [r7, #15]
 80092f4:	429a      	cmp	r2, r3
 80092f6:	d217      	bcs.n	8009328 <USBD_IfRequest+0xa6>
                {
                    /* Deinit previous AS */
                    USBD_IfClass_Deinit(itf);
 80092f8:	6938      	ldr	r0, [r7, #16]
 80092fa:	f7ff ff20 	bl	800913e <USBD_IfClass_Deinit>

                    itf->AltSelector = altSel;
 80092fe:	693b      	ldr	r3, [r7, #16]
 8009300:	7bfa      	ldrb	r2, [r7, #15]
 8009302:	721a      	strb	r2, [r3, #8]

                    /* Init with new AS */
                    USBD_IfClass_Init(itf);
 8009304:	6938      	ldr	r0, [r7, #16]
 8009306:	f7ff ff08 	bl	800911a <USBD_IfClass_Init>

                    retval = USBD_E_OK;
 800930a:	2300      	movs	r3, #0
 800930c:	75fb      	strb	r3, [r7, #23]
                }
                break;
 800930e:	e00b      	b.n	8009328 <USBD_IfRequest+0xa6>
            }

            default:
            {
                /* forward the request to the IF */
                retval = USBD_IfClass_SetupStage(itf);
 8009310:	6938      	ldr	r0, [r7, #16]
 8009312:	f7ff ff26 	bl	8009162 <USBD_IfClass_SetupStage>
 8009316:	4603      	mov	r3, r0
 8009318:	75fb      	strb	r3, [r7, #23]
                break;
 800931a:	e006      	b.n	800932a <USBD_IfRequest+0xa8>
        }
    }
    else
    {
        /* forward the request to the IF */
        retval = USBD_IfClass_SetupStage(itf);
 800931c:	6938      	ldr	r0, [r7, #16]
 800931e:	f7ff ff20 	bl	8009162 <USBD_IfClass_SetupStage>
 8009322:	4603      	mov	r3, r0
 8009324:	75fb      	strb	r3, [r7, #23]
 8009326:	e000      	b.n	800932a <USBD_IfRequest+0xa8>
                break;
 8009328:	bf00      	nop
    }

    return retval;
 800932a:	7dfb      	ldrb	r3, [r7, #23]
}
 800932c:	4618      	mov	r0, r3
 800932e:	3718      	adds	r7, #24
 8009330:	46bd      	mov	sp, r7
 8009332:	bd80      	pop	{r7, pc}

08009334 <USBD_IfClass_GetMsCompatibleId>:
 * @param itf:    reference of the interface
 * @return String reference
 */
static inline const char* USBD_IfClass_GetMsCompatibleId(
        USBD_IfHandleType *itf)
{
 8009334:	b480      	push	{r7}
 8009336:	b083      	sub	sp, #12
 8009338:	af00      	add	r7, sp, #0
 800933a:	6078      	str	r0, [r7, #4]
    return itf->Class->MsCompatibleId;
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	685b      	ldr	r3, [r3, #4]
 8009340:	6a1b      	ldr	r3, [r3, #32]
}
 8009342:	4618      	mov	r0, r3
 8009344:	370c      	adds	r7, #12
 8009346:	46bd      	mov	sp, r7
 8009348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800934c:	4770      	bx	lr

0800934e <USBD_MsOs2p0Desc>:
 * @param dev: USB Device handle reference
 * @param data: the target container for the configuration descriptor
 * @return The length of the descriptor
 */
uint16_t USBD_MsOs2p0Desc(USBD_HandleType *dev, uint8_t *data)
{
 800934e:	b580      	push	{r7, lr}
 8009350:	b08a      	sub	sp, #40	; 0x28
 8009352:	af00      	add	r7, sp, #0
 8009354:	6078      	str	r0, [r7, #4]
 8009356:	6039      	str	r1, [r7, #0]
    USB_MsDescSetHeaderType *descSet = (void*)data;
 8009358:	683b      	ldr	r3, [r7, #0]
 800935a:	61fb      	str	r3, [r7, #28]

    /* Device header */
    descSet->wLength            = sizeof(USB_MsDescSetHeaderType);
 800935c:	69fb      	ldr	r3, [r7, #28]
 800935e:	2200      	movs	r2, #0
 8009360:	f042 020a 	orr.w	r2, r2, #10
 8009364:	701a      	strb	r2, [r3, #0]
 8009366:	2200      	movs	r2, #0
 8009368:	705a      	strb	r2, [r3, #1]
    descSet->wDescriptorType    = USB_MS_OS_2p0_SET_HEADER_DESCRIPTOR;
 800936a:	69fb      	ldr	r3, [r7, #28]
 800936c:	2200      	movs	r2, #0
 800936e:	709a      	strb	r2, [r3, #2]
 8009370:	2200      	movs	r2, #0
 8009372:	70da      	strb	r2, [r3, #3]
    descSet->dwWindowsVersion   = USB_MS_OS_2P0_MIN_WINDOWS_VERSION;
 8009374:	69fb      	ldr	r3, [r7, #28]
 8009376:	2200      	movs	r2, #0
 8009378:	711a      	strb	r2, [r3, #4]
 800937a:	2200      	movs	r2, #0
 800937c:	715a      	strb	r2, [r3, #5]
 800937e:	2200      	movs	r2, #0
 8009380:	f042 0203 	orr.w	r2, r2, #3
 8009384:	719a      	strb	r2, [r3, #6]
 8009386:	2200      	movs	r2, #0
 8009388:	f042 0206 	orr.w	r2, r2, #6
 800938c:	71da      	strb	r2, [r3, #7]
    data += descSet->wLength;
 800938e:	69fb      	ldr	r3, [r7, #28]
 8009390:	881b      	ldrh	r3, [r3, #0]
 8009392:	b29b      	uxth	r3, r3
 8009394:	461a      	mov	r2, r3
 8009396:	683b      	ldr	r3, [r7, #0]
 8009398:	4413      	add	r3, r2
 800939a:	603b      	str	r3, [r7, #0]
        ccgpDesc->wDescriptorType   = USB_MS_OS_2p0_FEATURE_CCGP_DEVICE;
        data += ccgpDesc->wLength;
#endif
        {
            /* Configuration subset */
            USB_MsConfSubsetHeaderType *confSubset = (void*)data;
 800939c:	683b      	ldr	r3, [r7, #0]
 800939e:	61bb      	str	r3, [r7, #24]

            confSubset->wLength             = sizeof(USB_MsConfSubsetHeaderType);
 80093a0:	69bb      	ldr	r3, [r7, #24]
 80093a2:	2200      	movs	r2, #0
 80093a4:	f042 0208 	orr.w	r2, r2, #8
 80093a8:	701a      	strb	r2, [r3, #0]
 80093aa:	2200      	movs	r2, #0
 80093ac:	705a      	strb	r2, [r3, #1]
            confSubset->wDescriptorType     = USB_MS_OS_2p0_SUBSET_HEADER_CONFIGURATION;
 80093ae:	69bb      	ldr	r3, [r7, #24]
 80093b0:	2200      	movs	r2, #0
 80093b2:	f042 0201 	orr.w	r2, r2, #1
 80093b6:	709a      	strb	r2, [r3, #2]
 80093b8:	2200      	movs	r2, #0
 80093ba:	70da      	strb	r2, [r3, #3]
            confSubset->bConfigurationValue = 0; /* ~ USBD_ConfigDesc.bConfigurationValue - 1 */
 80093bc:	69bb      	ldr	r3, [r7, #24]
 80093be:	2200      	movs	r2, #0
 80093c0:	711a      	strb	r2, [r3, #4]
            confSubset->bReserved           = 0;
 80093c2:	69bb      	ldr	r3, [r7, #24]
 80093c4:	2200      	movs	r2, #0
 80093c6:	715a      	strb	r2, [r3, #5]
            data += confSubset->wLength;
 80093c8:	69bb      	ldr	r3, [r7, #24]
 80093ca:	881b      	ldrh	r3, [r3, #0]
 80093cc:	b29b      	uxth	r3, r3
 80093ce:	461a      	mov	r2, r3
 80093d0:	683b      	ldr	r3, [r7, #0]
 80093d2:	4413      	add	r3, r2
 80093d4:	603b      	str	r3, [r7, #0]
                /* Configuration-level features */


                /* Function subset */
                uint8_t ifNum;
                USBD_IfHandleType *itf = NULL;
 80093d6:	2300      	movs	r3, #0
 80093d8:	623b      	str	r3, [r7, #32]

                /* Get the individual functions */
                for (ifNum = 0; ifNum < dev->IfCount; ifNum++)
 80093da:	2300      	movs	r3, #0
 80093dc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80093e0:	e079      	b.n	80094d6 <USBD_MsOs2p0Desc+0x188>
                {
                    USB_MsFuncSubsetHeaderType *funcSubset;
                    const char *compatIdStr;

                    /* Associated interfaces form a single function */
                    if (dev->IF[ifNum] == itf) { continue; }
 80093e2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80093e6:	687a      	ldr	r2, [r7, #4]
 80093e8:	330a      	adds	r3, #10
 80093ea:	009b      	lsls	r3, r3, #2
 80093ec:	4413      	add	r3, r2
 80093ee:	685b      	ldr	r3, [r3, #4]
 80093f0:	6a3a      	ldr	r2, [r7, #32]
 80093f2:	429a      	cmp	r2, r3
 80093f4:	d069      	beq.n	80094ca <USBD_MsOs2p0Desc+0x17c>

                    itf = dev->IF[ifNum];
 80093f6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80093fa:	687a      	ldr	r2, [r7, #4]
 80093fc:	330a      	adds	r3, #10
 80093fe:	009b      	lsls	r3, r3, #2
 8009400:	4413      	add	r3, r2
 8009402:	685b      	ldr	r3, [r3, #4]
 8009404:	623b      	str	r3, [r7, #32]

                    /* If the compatible ID is defined, add the feature under the function header */
                    funcSubset = (void*)data;
 8009406:	683b      	ldr	r3, [r7, #0]
 8009408:	617b      	str	r3, [r7, #20]
                    funcSubset->wLength         = sizeof(USB_MsFuncSubsetHeaderType);
 800940a:	697b      	ldr	r3, [r7, #20]
 800940c:	2200      	movs	r2, #0
 800940e:	f042 0208 	orr.w	r2, r2, #8
 8009412:	701a      	strb	r2, [r3, #0]
 8009414:	2200      	movs	r2, #0
 8009416:	705a      	strb	r2, [r3, #1]
                    funcSubset->wDescriptorType = USB_MS_OS_2p0_SUBSET_HEADER_FUNCTION;
 8009418:	697b      	ldr	r3, [r7, #20]
 800941a:	2200      	movs	r2, #0
 800941c:	f042 0202 	orr.w	r2, r2, #2
 8009420:	709a      	strb	r2, [r3, #2]
 8009422:	2200      	movs	r2, #0
 8009424:	70da      	strb	r2, [r3, #3]
                    funcSubset->bFirstInterface = ifNum;
 8009426:	697b      	ldr	r3, [r7, #20]
 8009428:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800942c:	711a      	strb	r2, [r3, #4]
                    funcSubset->bReserved       = 0;
 800942e:	697b      	ldr	r3, [r7, #20]
 8009430:	2200      	movs	r2, #0
 8009432:	715a      	strb	r2, [r3, #5]
                    data += funcSubset->wLength;
 8009434:	697b      	ldr	r3, [r7, #20]
 8009436:	881b      	ldrh	r3, [r3, #0]
 8009438:	b29b      	uxth	r3, r3
 800943a:	461a      	mov	r2, r3
 800943c:	683b      	ldr	r3, [r7, #0]
 800943e:	4413      	add	r3, r2
 8009440:	603b      	str	r3, [r7, #0]

                    compatIdStr = USBD_IfClass_GetMsCompatibleId(itf);
 8009442:	6a38      	ldr	r0, [r7, #32]
 8009444:	f7ff ff76 	bl	8009334 <USBD_IfClass_GetMsCompatibleId>
 8009448:	6138      	str	r0, [r7, #16]
                    if (compatIdStr != NULL)
 800944a:	693b      	ldr	r3, [r7, #16]
 800944c:	2b00      	cmp	r3, #0
 800944e:	d024      	beq.n	800949a <USBD_MsOs2p0Desc+0x14c>
                    {
                        /* Function-level features */
                        USB_MsCompatIdDescType *compatId;

                        compatId = (void*)data;
 8009450:	683b      	ldr	r3, [r7, #0]
 8009452:	60fb      	str	r3, [r7, #12]
                        compatId->wLength           = sizeof(USB_MsCompatIdDescType);
 8009454:	68fb      	ldr	r3, [r7, #12]
 8009456:	2200      	movs	r2, #0
 8009458:	f042 0214 	orr.w	r2, r2, #20
 800945c:	701a      	strb	r2, [r3, #0]
 800945e:	2200      	movs	r2, #0
 8009460:	705a      	strb	r2, [r3, #1]
                        compatId->wDescriptorType   = USB_MS_OS_2p0_FEATURE_COMPATBLE_ID;
 8009462:	68fb      	ldr	r3, [r7, #12]
 8009464:	2200      	movs	r2, #0
 8009466:	f042 0203 	orr.w	r2, r2, #3
 800946a:	709a      	strb	r2, [r3, #2]
 800946c:	2200      	movs	r2, #0
 800946e:	70da      	strb	r2, [r3, #3]
                        memset (compatId->CompatibleID, 0, sizeof(compatId->CompatibleID) + sizeof(compatId->SubCompatibleID));
 8009470:	68fb      	ldr	r3, [r7, #12]
 8009472:	3304      	adds	r3, #4
 8009474:	2210      	movs	r2, #16
 8009476:	2100      	movs	r1, #0
 8009478:	4618      	mov	r0, r3
 800947a:	f001 f8bb 	bl	800a5f4 <memset>
                        strncpy(compatId->CompatibleID, compatIdStr, sizeof(compatId->CompatibleID));
 800947e:	68fb      	ldr	r3, [r7, #12]
 8009480:	3304      	adds	r3, #4
 8009482:	2208      	movs	r2, #8
 8009484:	6939      	ldr	r1, [r7, #16]
 8009486:	4618      	mov	r0, r3
 8009488:	f001 f8bc 	bl	800a604 <strncpy>
                        data += compatId->wLength;
 800948c:	68fb      	ldr	r3, [r7, #12]
 800948e:	881b      	ldrh	r3, [r3, #0]
 8009490:	b29b      	uxth	r3, r3
 8009492:	461a      	mov	r2, r3
 8009494:	683b      	ldr	r3, [r7, #0]
 8009496:	4413      	add	r3, r2
 8009498:	603b      	str	r3, [r7, #0]
                        }
#endif
                    }

                    /* When finished with the features, save the total size of the subset */
                    if (data > ((uint8_t*)funcSubset + funcSubset->wLength))
 800949a:	697b      	ldr	r3, [r7, #20]
 800949c:	881b      	ldrh	r3, [r3, #0]
 800949e:	b29b      	uxth	r3, r3
 80094a0:	461a      	mov	r2, r3
 80094a2:	697b      	ldr	r3, [r7, #20]
 80094a4:	4413      	add	r3, r2
 80094a6:	683a      	ldr	r2, [r7, #0]
 80094a8:	429a      	cmp	r2, r3
 80094aa:	d906      	bls.n	80094ba <USBD_MsOs2p0Desc+0x16c>
                    {
                        funcSubset->wSubsetLength = data - ((uint8_t*)funcSubset);
 80094ac:	683a      	ldr	r2, [r7, #0]
 80094ae:	697b      	ldr	r3, [r7, #20]
 80094b0:	1ad3      	subs	r3, r2, r3
 80094b2:	b29a      	uxth	r2, r3
 80094b4:	697b      	ldr	r3, [r7, #20]
 80094b6:	80da      	strh	r2, [r3, #6]
 80094b8:	e008      	b.n	80094cc <USBD_MsOs2p0Desc+0x17e>
                    }
                    else
                    {
                        /* If no features are added, roll back this subset */
                        data -= funcSubset->wLength;
 80094ba:	697b      	ldr	r3, [r7, #20]
 80094bc:	881b      	ldrh	r3, [r3, #0]
 80094be:	b29b      	uxth	r3, r3
 80094c0:	425b      	negs	r3, r3
 80094c2:	683a      	ldr	r2, [r7, #0]
 80094c4:	4413      	add	r3, r2
 80094c6:	603b      	str	r3, [r7, #0]
 80094c8:	e000      	b.n	80094cc <USBD_MsOs2p0Desc+0x17e>
                    if (dev->IF[ifNum] == itf) { continue; }
 80094ca:	bf00      	nop
                for (ifNum = 0; ifNum < dev->IfCount; ifNum++)
 80094cc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80094d0:	3301      	adds	r3, #1
 80094d2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 80094dc:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 80094e0:	429a      	cmp	r2, r3
 80094e2:	f4ff af7e 	bcc.w	80093e2 <USBD_MsOs2p0Desc+0x94>
                    }
                }
            }

            /* When finished with the contents, save the total size of the subset */
            if (data > ((uint8_t*)confSubset + confSubset->wLength))
 80094e6:	69bb      	ldr	r3, [r7, #24]
 80094e8:	881b      	ldrh	r3, [r3, #0]
 80094ea:	b29b      	uxth	r3, r3
 80094ec:	461a      	mov	r2, r3
 80094ee:	69bb      	ldr	r3, [r7, #24]
 80094f0:	4413      	add	r3, r2
 80094f2:	683a      	ldr	r2, [r7, #0]
 80094f4:	429a      	cmp	r2, r3
 80094f6:	d906      	bls.n	8009506 <USBD_MsOs2p0Desc+0x1b8>
            {
                confSubset->wTotalLength = data - ((uint8_t*)confSubset);
 80094f8:	683a      	ldr	r2, [r7, #0]
 80094fa:	69bb      	ldr	r3, [r7, #24]
 80094fc:	1ad3      	subs	r3, r2, r3
 80094fe:	b29a      	uxth	r2, r3
 8009500:	69bb      	ldr	r3, [r7, #24]
 8009502:	80da      	strh	r2, [r3, #6]
 8009504:	e006      	b.n	8009514 <USBD_MsOs2p0Desc+0x1c6>
            }
            else
            {
                /* If no features are added, roll back this subset */
                data -= confSubset->wLength;
 8009506:	69bb      	ldr	r3, [r7, #24]
 8009508:	881b      	ldrh	r3, [r3, #0]
 800950a:	b29b      	uxth	r3, r3
 800950c:	425b      	negs	r3, r3
 800950e:	683a      	ldr	r2, [r7, #0]
 8009510:	4413      	add	r3, r2
 8009512:	603b      	str	r3, [r7, #0]
            }
        }
    }

    /* When finished with the contents, save the total size of the set */
    if (data > ((uint8_t*)descSet + descSet->wLength))
 8009514:	69fb      	ldr	r3, [r7, #28]
 8009516:	881b      	ldrh	r3, [r3, #0]
 8009518:	b29b      	uxth	r3, r3
 800951a:	461a      	mov	r2, r3
 800951c:	69fb      	ldr	r3, [r7, #28]
 800951e:	4413      	add	r3, r2
 8009520:	683a      	ldr	r2, [r7, #0]
 8009522:	429a      	cmp	r2, r3
 8009524:	d906      	bls.n	8009534 <USBD_MsOs2p0Desc+0x1e6>
    {
        descSet->wTotalLength = data - ((uint8_t*)descSet);
 8009526:	683a      	ldr	r2, [r7, #0]
 8009528:	69fb      	ldr	r3, [r7, #28]
 800952a:	1ad3      	subs	r3, r2, r3
 800952c:	b29a      	uxth	r2, r3
 800952e:	69fb      	ldr	r3, [r7, #28]
 8009530:	811a      	strh	r2, [r3, #8]
 8009532:	e004      	b.n	800953e <USBD_MsOs2p0Desc+0x1f0>
    }
    else
    {
        /* If no features are added in the whole set, reject this request */
        descSet->wTotalLength = 0;
 8009534:	69fb      	ldr	r3, [r7, #28]
 8009536:	2200      	movs	r2, #0
 8009538:	721a      	strb	r2, [r3, #8]
 800953a:	2200      	movs	r2, #0
 800953c:	725a      	strb	r2, [r3, #9]
    }

    return descSet->wTotalLength;
 800953e:	69fb      	ldr	r3, [r7, #28]
 8009540:	891b      	ldrh	r3, [r3, #8]
 8009542:	b29b      	uxth	r3, r3
}
 8009544:	4618      	mov	r0, r3
 8009546:	3728      	adds	r7, #40	; 0x28
 8009548:	46bd      	mov	sp, r7
 800954a:	bd80      	pop	{r7, pc}

0800954c <USBD_GetMsDescriptor>:
 * @brief This function collects and transfers the requested Microsoft descriptor through EP0.
 * @param dev: USB Device handle reference
 * @return OK if the descriptor is provided, INVALID if not supported
 */
USBD_ReturnType USBD_GetMsDescriptor(USBD_HandleType *dev)
{
 800954c:	b580      	push	{r7, lr}
 800954e:	b086      	sub	sp, #24
 8009550:	af00      	add	r7, sp, #0
 8009552:	6078      	str	r0, [r7, #4]
    USBD_ReturnType retval = USBD_E_INVALID;
 8009554:	2303      	movs	r3, #3
 8009556:	75fb      	strb	r3, [r7, #23]
    uint8_t *data = dev->CtrlData;
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	33b4      	adds	r3, #180	; 0xb4
 800955c:	613b      	str	r3, [r7, #16]
    uint16_t len;

    if (dev->Setup.Index == USB_MS_OS_2p0_GET_DESCRIPTOR_INDEX)
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	891b      	ldrh	r3, [r3, #8]
 8009562:	2b07      	cmp	r3, #7
 8009564:	d110      	bne.n	8009588 <USBD_GetMsDescriptor+0x3c>
    {
        len = USBD_MsOs2p0Desc(dev, data);
 8009566:	6939      	ldr	r1, [r7, #16]
 8009568:	6878      	ldr	r0, [r7, #4]
 800956a:	f7ff fef0 	bl	800934e <USBD_MsOs2p0Desc>
 800956e:	4603      	mov	r3, r0
 8009570:	81fb      	strh	r3, [r7, #14]

        /* Transfer the non-null descriptor */
        if (len > 0)
 8009572:	89fb      	ldrh	r3, [r7, #14]
 8009574:	2b00      	cmp	r3, #0
 8009576:	d007      	beq.n	8009588 <USBD_GetMsDescriptor+0x3c>
        {
            retval = USBD_CtrlSendData(dev, data, len);
 8009578:	89fb      	ldrh	r3, [r7, #14]
 800957a:	461a      	mov	r2, r3
 800957c:	6939      	ldr	r1, [r7, #16]
 800957e:	6878      	ldr	r0, [r7, #4]
 8009580:	f7ff f9ab 	bl	80088da <USBD_CtrlSendData>
 8009584:	4603      	mov	r3, r0
 8009586:	75fb      	strb	r3, [r7, #23]
        }
    }

    return retval;
 8009588:	7dfb      	ldrb	r3, [r7, #23]
}
 800958a:	4618      	mov	r0, r3
 800958c:	3718      	adds	r7, #24
 800958e:	46bd      	mov	sp, r7
 8009590:	bd80      	pop	{r7, pc}

08009592 <USB_prvConnectCtrl>:
#define USB_TOTAL_FIFO_SIZE(HANDLE) 1280
#endif

/* Set the status of the DP pull-up resistor */
__STATIC_INLINE void USB_prvConnectCtrl(USB_HandleType * pxUSB, FunctionalState NewState)
{
 8009592:	b480      	push	{r7}
 8009594:	b083      	sub	sp, #12
 8009596:	af00      	add	r7, sp, #0
 8009598:	6078      	str	r0, [r7, #4]
 800959a:	460b      	mov	r3, r1
 800959c:	70fb      	strb	r3, [r7, #3]
    USB_REG_BIT(pxUSB,DCTL,SDIS) = ~NewState;
 800959e:	78fb      	ldrb	r3, [r7, #3]
 80095a0:	43db      	mvns	r3, r3
 80095a2:	b2d9      	uxtb	r1, r3
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	68da      	ldr	r2, [r3, #12]
 80095a8:	460b      	mov	r3, r1
 80095aa:	f003 0301 	and.w	r3, r3, #1
 80095ae:	b2d9      	uxtb	r1, r3
 80095b0:	f8d2 3804 	ldr.w	r3, [r2, #2052]	; 0x804
 80095b4:	f361 0341 	bfi	r3, r1, #1, #1
 80095b8:	f8c2 3804 	str.w	r3, [r2, #2052]	; 0x804
}
 80095bc:	bf00      	nop
 80095be:	370c      	adds	r7, #12
 80095c0:	46bd      	mov	sp, r7
 80095c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095c6:	4770      	bx	lr

080095c8 <USB_prvFlushTxFifo>:

/* Flush an IN FIFO */
__STATIC_INLINE void USB_prvFlushTxFifo(USB_HandleType * pxUSB, uint8_t FifoNumber)
{
 80095c8:	b480      	push	{r7}
 80095ca:	b083      	sub	sp, #12
 80095cc:	af00      	add	r7, sp, #0
 80095ce:	6078      	str	r0, [r7, #4]
 80095d0:	460b      	mov	r3, r1
 80095d2:	70fb      	strb	r3, [r7, #3]
    pxUSB->Inst->GRSTCTL.w = USB_OTG_GRSTCTL_TXFFLSH |
            ((uint32_t)FifoNumber << USB_OTG_GRSTCTL_TXFNUM_Pos);
 80095d4:	78fb      	ldrb	r3, [r7, #3]
 80095d6:	019a      	lsls	r2, r3, #6
    pxUSB->Inst->GRSTCTL.w = USB_OTG_GRSTCTL_TXFFLSH |
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	68db      	ldr	r3, [r3, #12]
 80095dc:	f042 0220 	orr.w	r2, r2, #32
 80095e0:	611a      	str	r2, [r3, #16]
}
 80095e2:	bf00      	nop
 80095e4:	370c      	adds	r7, #12
 80095e6:	46bd      	mov	sp, r7
 80095e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095ec:	4770      	bx	lr

080095ee <USB_prvFlushRxFifo>:

/* Flush global OUT FIFO */
__STATIC_INLINE void USB_prvFlushRxFifo(USB_HandleType * pxUSB)
{
 80095ee:	b480      	push	{r7}
 80095f0:	b083      	sub	sp, #12
 80095f2:	af00      	add	r7, sp, #0
 80095f4:	6078      	str	r0, [r7, #4]
    pxUSB->Inst->GRSTCTL.w = USB_OTG_GRSTCTL_RXFFLSH;
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	68db      	ldr	r3, [r3, #12]
 80095fa:	2210      	movs	r2, #16
 80095fc:	611a      	str	r2, [r3, #16]
}
 80095fe:	bf00      	nop
 8009600:	370c      	adds	r7, #12
 8009602:	46bd      	mov	sp, r7
 8009604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009608:	4770      	bx	lr

0800960a <USB_prvClearEpInts>:

/* Clears all endpoint interrupt request flags */
static void USB_prvClearEpInts(USB_HandleType * pxUSB)
{
 800960a:	b480      	push	{r7}
 800960c:	b085      	sub	sp, #20
 800960e:	af00      	add	r7, sp, #0
 8009610:	6078      	str	r0, [r7, #4]
    uint8_t ucEpNum;
    uint8_t ucEpCount = USB_ENDPOINT_COUNT(pxUSB);
 8009612:	2306      	movs	r3, #6
 8009614:	73bb      	strb	r3, [r7, #14]

    for (ucEpNum = 0; ucEpNum < ucEpCount; ucEpNum++)
 8009616:	2300      	movs	r3, #0
 8009618:	73fb      	strb	r3, [r7, #15]
 800961a:	e014      	b.n	8009646 <USB_prvClearEpInts+0x3c>
    {
        pxUSB->Inst->IEP[ucEpNum].DIEPINT.w = 0xFF;
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	68da      	ldr	r2, [r3, #12]
 8009620:	7bfb      	ldrb	r3, [r7, #15]
 8009622:	015b      	lsls	r3, r3, #5
 8009624:	4413      	add	r3, r2
 8009626:	f603 1308 	addw	r3, r3, #2312	; 0x908
 800962a:	22ff      	movs	r2, #255	; 0xff
 800962c:	601a      	str	r2, [r3, #0]
        pxUSB->Inst->OEP[ucEpNum].DOEPINT.w = 0xFF;
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	68da      	ldr	r2, [r3, #12]
 8009632:	7bfb      	ldrb	r3, [r7, #15]
 8009634:	015b      	lsls	r3, r3, #5
 8009636:	4413      	add	r3, r2
 8009638:	f603 3308 	addw	r3, r3, #2824	; 0xb08
 800963c:	22ff      	movs	r2, #255	; 0xff
 800963e:	601a      	str	r2, [r3, #0]
    for (ucEpNum = 0; ucEpNum < ucEpCount; ucEpNum++)
 8009640:	7bfb      	ldrb	r3, [r7, #15]
 8009642:	3301      	adds	r3, #1
 8009644:	73fb      	strb	r3, [r7, #15]
 8009646:	7bfa      	ldrb	r2, [r7, #15]
 8009648:	7bbb      	ldrb	r3, [r7, #14]
 800964a:	429a      	cmp	r2, r3
 800964c:	d3e6      	bcc.n	800961c <USB_prvClearEpInts+0x12>
    }
}
 800964e:	bf00      	nop
 8009650:	bf00      	nop
 8009652:	3714      	adds	r7, #20
 8009654:	46bd      	mov	sp, r7
 8009656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800965a:	4770      	bx	lr

0800965c <USB_prvWriteFifo>:

/* Push packet data to IN FIFO */
static void USB_prvWriteFifo(USB_HandleType * pxUSB,
        uint8_t ucFIFOx, uint8_t * pucData, uint16_t usLength)
{
 800965c:	b480      	push	{r7}
 800965e:	b087      	sub	sp, #28
 8009660:	af00      	add	r7, sp, #0
 8009662:	60f8      	str	r0, [r7, #12]
 8009664:	607a      	str	r2, [r7, #4]
 8009666:	461a      	mov	r2, r3
 8009668:	460b      	mov	r3, r1
 800966a:	72fb      	strb	r3, [r7, #11]
 800966c:	4613      	mov	r3, r2
 800966e:	813b      	strh	r3, [r7, #8]
    uint16_t usWordCount;

    /* Disable interrupts while FIFO is being accessed */
    USB_REG_BIT(pxUSB, GAHBCFG, GINT) = 0;
 8009670:	68fb      	ldr	r3, [r7, #12]
 8009672:	68da      	ldr	r2, [r3, #12]
 8009674:	6893      	ldr	r3, [r2, #8]
 8009676:	f36f 0300 	bfc	r3, #0, #1
 800967a:	6093      	str	r3, [r2, #8]

    for (usWordCount = (usLength + 3) / 4; usWordCount > 0; usWordCount--, pucData += 4)
 800967c:	893b      	ldrh	r3, [r7, #8]
 800967e:	3303      	adds	r3, #3
 8009680:	2b00      	cmp	r3, #0
 8009682:	da00      	bge.n	8009686 <USB_prvWriteFifo+0x2a>
 8009684:	3303      	adds	r3, #3
 8009686:	109b      	asrs	r3, r3, #2
 8009688:	82fb      	strh	r3, [r7, #22]
 800968a:	e00e      	b.n	80096aa <USB_prvWriteFifo+0x4e>
    {
        pxUSB->Inst->DFIFO[ucFIFOx].DR = *((__packed uint32_t *) pucData);
 800968c:	68fb      	ldr	r3, [r7, #12]
 800968e:	68d9      	ldr	r1, [r3, #12]
 8009690:	7afb      	ldrb	r3, [r7, #11]
 8009692:	687a      	ldr	r2, [r7, #4]
 8009694:	6812      	ldr	r2, [r2, #0]
 8009696:	3301      	adds	r3, #1
 8009698:	031b      	lsls	r3, r3, #12
 800969a:	440b      	add	r3, r1
 800969c:	601a      	str	r2, [r3, #0]
    for (usWordCount = (usLength + 3) / 4; usWordCount > 0; usWordCount--, pucData += 4)
 800969e:	8afb      	ldrh	r3, [r7, #22]
 80096a0:	3b01      	subs	r3, #1
 80096a2:	82fb      	strh	r3, [r7, #22]
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	3304      	adds	r3, #4
 80096a8:	607b      	str	r3, [r7, #4]
 80096aa:	8afb      	ldrh	r3, [r7, #22]
 80096ac:	2b00      	cmp	r3, #0
 80096ae:	d1ed      	bne.n	800968c <USB_prvWriteFifo+0x30>
    }

    USB_REG_BIT(pxUSB, GAHBCFG, GINT) = 1;
 80096b0:	68fb      	ldr	r3, [r7, #12]
 80096b2:	68da      	ldr	r2, [r3, #12]
 80096b4:	6893      	ldr	r3, [r2, #8]
 80096b6:	f043 0301 	orr.w	r3, r3, #1
 80096ba:	6093      	str	r3, [r2, #8]
}
 80096bc:	bf00      	nop
 80096be:	371c      	adds	r7, #28
 80096c0:	46bd      	mov	sp, r7
 80096c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096c6:	4770      	bx	lr

080096c8 <USB_prvReadFifo>:

/* Pop packet data from OUT FIFO */
static void USB_prvReadFifo(USB_HandleType * pxUSB,
        uint8_t * pucData, uint16_t usLength)
{
 80096c8:	b480      	push	{r7}
 80096ca:	b087      	sub	sp, #28
 80096cc:	af00      	add	r7, sp, #0
 80096ce:	60f8      	str	r0, [r7, #12]
 80096d0:	60b9      	str	r1, [r7, #8]
 80096d2:	4613      	mov	r3, r2
 80096d4:	80fb      	strh	r3, [r7, #6]
    uint16_t usWordCount;

    /* Disable interrupts while FIFO is being accessed */
    USB_REG_BIT(pxUSB, GAHBCFG, GINT) = 0;
 80096d6:	68fb      	ldr	r3, [r7, #12]
 80096d8:	68da      	ldr	r2, [r3, #12]
 80096da:	6893      	ldr	r3, [r2, #8]
 80096dc:	f36f 0300 	bfc	r3, #0, #1
 80096e0:	6093      	str	r3, [r2, #8]

    for (usWordCount = (usLength + 3) / 4; usWordCount > 0; usWordCount--, pucData += 4)
 80096e2:	88fb      	ldrh	r3, [r7, #6]
 80096e4:	3303      	adds	r3, #3
 80096e6:	2b00      	cmp	r3, #0
 80096e8:	da00      	bge.n	80096ec <USB_prvReadFifo+0x24>
 80096ea:	3303      	adds	r3, #3
 80096ec:	109b      	asrs	r3, r3, #2
 80096ee:	82fb      	strh	r3, [r7, #22]
 80096f0:	e00c      	b.n	800970c <USB_prvReadFifo+0x44>
    {
        *(__packed uint32_t *) pucData = pxUSB->Inst->DFIFO[0].DR;
 80096f2:	68fb      	ldr	r3, [r7, #12]
 80096f4:	68db      	ldr	r3, [r3, #12]
 80096f6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80096fa:	681a      	ldr	r2, [r3, #0]
 80096fc:	68bb      	ldr	r3, [r7, #8]
 80096fe:	601a      	str	r2, [r3, #0]
    for (usWordCount = (usLength + 3) / 4; usWordCount > 0; usWordCount--, pucData += 4)
 8009700:	8afb      	ldrh	r3, [r7, #22]
 8009702:	3b01      	subs	r3, #1
 8009704:	82fb      	strh	r3, [r7, #22]
 8009706:	68bb      	ldr	r3, [r7, #8]
 8009708:	3304      	adds	r3, #4
 800970a:	60bb      	str	r3, [r7, #8]
 800970c:	8afb      	ldrh	r3, [r7, #22]
 800970e:	2b00      	cmp	r3, #0
 8009710:	d1ef      	bne.n	80096f2 <USB_prvReadFifo+0x2a>
    }

    USB_REG_BIT(pxUSB, GAHBCFG, GINT) = 1;
 8009712:	68fb      	ldr	r3, [r7, #12]
 8009714:	68da      	ldr	r2, [r3, #12]
 8009716:	6893      	ldr	r3, [r2, #8]
 8009718:	f043 0301 	orr.w	r3, r3, #1
 800971c:	6093      	str	r3, [r2, #8]
}
 800971e:	bf00      	nop
 8009720:	371c      	adds	r7, #28
 8009722:	46bd      	mov	sp, r7
 8009724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009728:	4770      	bx	lr

0800972a <USB_prvTransmitPacket>:

/* Handle IN EP transfer */
static void USB_prvTransmitPacket(USB_HandleType * pxUSB, uint8_t ucEpNum)
{
 800972a:	b580      	push	{r7, lr}
 800972c:	b086      	sub	sp, #24
 800972e:	af00      	add	r7, sp, #0
 8009730:	6078      	str	r0, [r7, #4]
 8009732:	460b      	mov	r3, r1
 8009734:	70fb      	strb	r3, [r7, #3]
    USB_EndPointHandleType * pxEP = &pxUSB->EP.IN[ucEpNum];
 8009736:	78fb      	ldrb	r3, [r7, #3]
 8009738:	3303      	adds	r3, #3
 800973a:	011b      	lsls	r3, r3, #4
 800973c:	687a      	ldr	r2, [r7, #4]
 800973e:	4413      	add	r3, r2
 8009740:	3304      	adds	r3, #4
 8009742:	613b      	str	r3, [r7, #16]
    uint32_t ulFifoSpace = pxUSB->Inst->IEP[ucEpNum].DTXFSTS * sizeof(uint32_t);
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	68da      	ldr	r2, [r3, #12]
 8009748:	78fb      	ldrb	r3, [r7, #3]
 800974a:	015b      	lsls	r3, r3, #5
 800974c:	4413      	add	r3, r2
 800974e:	f603 1318 	addw	r3, r3, #2328	; 0x918
 8009752:	681b      	ldr	r3, [r3, #0]
 8009754:	009b      	lsls	r3, r3, #2
 8009756:	60fb      	str	r3, [r7, #12]
    uint32_t ulEpFlag = 1 << ucEpNum;
 8009758:	78fb      	ldrb	r3, [r7, #3]
 800975a:	2201      	movs	r2, #1
 800975c:	fa02 f303 	lsl.w	r3, r2, r3
 8009760:	60bb      	str	r3, [r7, #8]

    /* If there is enough space in the FIFO for a packet, fill immediately */
    if (ulFifoSpace >= (uint32_t)pxEP->MaxPacketSize)
 8009762:	693b      	ldr	r3, [r7, #16]
 8009764:	891b      	ldrh	r3, [r3, #8]
 8009766:	461a      	mov	r2, r3
 8009768:	68fb      	ldr	r3, [r7, #12]
 800976a:	4293      	cmp	r3, r2
 800976c:	d320      	bcc.n	80097b0 <USB_prvTransmitPacket+0x86>
    {
        uint16_t usPacketLength;

        /* Multi packet transfer */
        if (pxEP->Transfer.Progress > pxEP->MaxPacketSize)
 800976e:	693b      	ldr	r3, [r7, #16]
 8009770:	88da      	ldrh	r2, [r3, #6]
 8009772:	693b      	ldr	r3, [r7, #16]
 8009774:	891b      	ldrh	r3, [r3, #8]
 8009776:	429a      	cmp	r2, r3
 8009778:	d903      	bls.n	8009782 <USB_prvTransmitPacket+0x58>
        {
            usPacketLength = pxEP->MaxPacketSize;
 800977a:	693b      	ldr	r3, [r7, #16]
 800977c:	891b      	ldrh	r3, [r3, #8]
 800977e:	82fb      	strh	r3, [r7, #22]
 8009780:	e002      	b.n	8009788 <USB_prvTransmitPacket+0x5e>
        }
        else
        {
            usPacketLength = pxEP->Transfer.Progress;
 8009782:	693b      	ldr	r3, [r7, #16]
 8009784:	88db      	ldrh	r3, [r3, #6]
 8009786:	82fb      	strh	r3, [r7, #22]
        }

        /* Write a packet to the FIFO */
        USB_prvWriteFifo(pxUSB, ucEpNum, pxEP->Transfer.Data, usPacketLength);
 8009788:	693b      	ldr	r3, [r7, #16]
 800978a:	681a      	ldr	r2, [r3, #0]
 800978c:	8afb      	ldrh	r3, [r7, #22]
 800978e:	78f9      	ldrb	r1, [r7, #3]
 8009790:	6878      	ldr	r0, [r7, #4]
 8009792:	f7ff ff63 	bl	800965c <USB_prvWriteFifo>
        pxEP->Transfer.Data += usPacketLength;
 8009796:	693b      	ldr	r3, [r7, #16]
 8009798:	681a      	ldr	r2, [r3, #0]
 800979a:	8afb      	ldrh	r3, [r7, #22]
 800979c:	441a      	add	r2, r3
 800979e:	693b      	ldr	r3, [r7, #16]
 80097a0:	601a      	str	r2, [r3, #0]
        pxEP->Transfer.Progress -= usPacketLength;
 80097a2:	693b      	ldr	r3, [r7, #16]
 80097a4:	88da      	ldrh	r2, [r3, #6]
 80097a6:	8afb      	ldrh	r3, [r7, #22]
 80097a8:	1ad3      	subs	r3, r2, r3
 80097aa:	b29a      	uxth	r2, r3
 80097ac:	693b      	ldr	r3, [r7, #16]
 80097ae:	80da      	strh	r2, [r3, #6]
    }

    if (ucEpNum == 0)
 80097b0:	78fb      	ldrb	r3, [r7, #3]
 80097b2:	2b00      	cmp	r3, #0
 80097b4:	d019      	beq.n	80097ea <USB_prvTransmitPacket+0xc0>
    {
        /* Interrupt isn't used */
    }
    else if (pxEP->Transfer.Progress == 0)
 80097b6:	693b      	ldr	r3, [r7, #16]
 80097b8:	88db      	ldrh	r3, [r3, #6]
 80097ba:	2b00      	cmp	r3, #0
 80097bc:	d10b      	bne.n	80097d6 <USB_prvTransmitPacket+0xac>
    {
        /* Disable Tx FIFO interrupts when all data is written */
        CLEAR_BIT(pxUSB->Inst->DIEPEMPMSK, ulEpFlag);
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	68db      	ldr	r3, [r3, #12]
 80097c2:	f8d3 1834 	ldr.w	r1, [r3, #2100]	; 0x834
 80097c6:	68bb      	ldr	r3, [r7, #8]
 80097c8:	43da      	mvns	r2, r3
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	68db      	ldr	r3, [r3, #12]
 80097ce:	400a      	ands	r2, r1
 80097d0:	f8c3 2834 	str.w	r2, [r3, #2100]	; 0x834
    else
    {
        /* Enable Tx FIFO interrupts when more data is available */
        SET_BIT(pxUSB->Inst->DIEPEMPMSK, ulEpFlag);
    }
}
 80097d4:	e009      	b.n	80097ea <USB_prvTransmitPacket+0xc0>
        SET_BIT(pxUSB->Inst->DIEPEMPMSK, ulEpFlag);
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	68db      	ldr	r3, [r3, #12]
 80097da:	f8d3 1834 	ldr.w	r1, [r3, #2100]	; 0x834
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	68db      	ldr	r3, [r3, #12]
 80097e2:	68ba      	ldr	r2, [r7, #8]
 80097e4:	430a      	orrs	r2, r1
 80097e6:	f8c3 2834 	str.w	r2, [r3, #2100]	; 0x834
}
 80097ea:	bf00      	nop
 80097ec:	3718      	adds	r7, #24
 80097ee:	46bd      	mov	sp, r7
 80097f0:	bd80      	pop	{r7, pc}

080097f2 <USB_prvEpSend>:

/* Internal handling of EP transmission */
static void USB_prvEpSend(USB_HandleType * pxUSB, uint8_t ucEpNum)
{
 80097f2:	b580      	push	{r7, lr}
 80097f4:	b086      	sub	sp, #24
 80097f6:	af00      	add	r7, sp, #0
 80097f8:	6078      	str	r0, [r7, #4]
 80097fa:	460b      	mov	r3, r1
 80097fc:	70fb      	strb	r3, [r7, #3]
    USB_EndPointHandleType * pxEP = &pxUSB->EP.IN[ucEpNum];
 80097fe:	78fb      	ldrb	r3, [r7, #3]
 8009800:	3303      	adds	r3, #3
 8009802:	011b      	lsls	r3, r3, #4
 8009804:	687a      	ldr	r2, [r7, #4]
 8009806:	4413      	add	r3, r2
 8009808:	3304      	adds	r3, #4
 800980a:	617b      	str	r3, [r7, #20]
    USB_OTG_GenEndpointType * pxDEP = USB_IEPR(pxUSB, ucEpNum);
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	68da      	ldr	r2, [r3, #12]
 8009810:	78fb      	ldrb	r3, [r7, #3]
 8009812:	f003 030f 	and.w	r3, r3, #15
 8009816:	3348      	adds	r3, #72	; 0x48
 8009818:	015b      	lsls	r3, r3, #5
 800981a:	4413      	add	r3, r2
 800981c:	613b      	str	r3, [r7, #16]
    uint16_t usTransferSize = pxEP->Transfer.Progress;
 800981e:	697b      	ldr	r3, [r7, #20]
 8009820:	88db      	ldrh	r3, [r3, #6]
 8009822:	81fb      	strh	r3, [r7, #14]

    if (pxEP->Transfer.Progress == 0)
 8009824:	697b      	ldr	r3, [r7, #20]
 8009826:	88db      	ldrh	r3, [r3, #6]
 8009828:	2b00      	cmp	r3, #0
 800982a:	d104      	bne.n	8009836 <USB_prvEpSend+0x44>
    {
        /* 1 transfer with 0 length */
        pxDEP->DxEPTSIZ.w = 1 << USB_OTG_DIEPTSIZ_PKTCNT_Pos;
 800982c:	693b      	ldr	r3, [r7, #16]
 800982e:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8009832:	611a      	str	r2, [r3, #16]
 8009834:	e056      	b.n	80098e4 <USB_prvEpSend+0xf2>
    }
    /* EP0 has limited transfer size */
    else if ((ucEpNum == 0) && (pxEP->Transfer.Progress > pxEP->MaxPacketSize))
 8009836:	78fb      	ldrb	r3, [r7, #3]
 8009838:	2b00      	cmp	r3, #0
 800983a:	d117      	bne.n	800986c <USB_prvEpSend+0x7a>
 800983c:	697b      	ldr	r3, [r7, #20]
 800983e:	88da      	ldrh	r2, [r3, #6]
 8009840:	697b      	ldr	r3, [r7, #20]
 8009842:	891b      	ldrh	r3, [r3, #8]
 8009844:	429a      	cmp	r2, r3
 8009846:	d911      	bls.n	800986c <USB_prvEpSend+0x7a>
    {
        pxDEP->DxEPTSIZ.b.PKTCNT = 1;
 8009848:	693a      	ldr	r2, [r7, #16]
 800984a:	6913      	ldr	r3, [r2, #16]
 800984c:	2101      	movs	r1, #1
 800984e:	f361 43dc 	bfi	r3, r1, #19, #10
 8009852:	6113      	str	r3, [r2, #16]
        pxDEP->DxEPTSIZ.b.XFRSIZ = usTransferSize = pxEP->MaxPacketSize;
 8009854:	697b      	ldr	r3, [r7, #20]
 8009856:	891b      	ldrh	r3, [r3, #8]
 8009858:	81fb      	strh	r3, [r7, #14]
 800985a:	89fa      	ldrh	r2, [r7, #14]
 800985c:	f3c2 0212 	ubfx	r2, r2, #0, #19
 8009860:	6939      	ldr	r1, [r7, #16]
 8009862:	690b      	ldr	r3, [r1, #16]
 8009864:	f362 0312 	bfi	r3, r2, #0, #19
 8009868:	610b      	str	r3, [r1, #16]
 800986a:	e03b      	b.n	80098e4 <USB_prvEpSend+0xf2>
    }
    else
    {
        uint16_t usPktCnt = (pxEP->Transfer.Progress + pxEP->MaxPacketSize - 1)
 800986c:	697b      	ldr	r3, [r7, #20]
 800986e:	88db      	ldrh	r3, [r3, #6]
 8009870:	461a      	mov	r2, r3
 8009872:	697b      	ldr	r3, [r7, #20]
 8009874:	891b      	ldrh	r3, [r3, #8]
 8009876:	4413      	add	r3, r2
 8009878:	3b01      	subs	r3, #1
                / pxEP->MaxPacketSize;
 800987a:	697a      	ldr	r2, [r7, #20]
 800987c:	8912      	ldrh	r2, [r2, #8]
 800987e:	fb93 f3f2 	sdiv	r3, r3, r2
        uint16_t usPktCnt = (pxEP->Transfer.Progress + pxEP->MaxPacketSize - 1)
 8009882:	81bb      	strh	r3, [r7, #12]
        pxDEP->DxEPTSIZ.b.PKTCNT = usPktCnt;
 8009884:	89bb      	ldrh	r3, [r7, #12]
 8009886:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800988a:	b299      	uxth	r1, r3
 800988c:	693a      	ldr	r2, [r7, #16]
 800988e:	6913      	ldr	r3, [r2, #16]
 8009890:	f361 43dc 	bfi	r3, r1, #19, #10
 8009894:	6113      	str	r3, [r2, #16]
        pxDEP->DxEPTSIZ.b.XFRSIZ = pxEP->Transfer.Progress;
 8009896:	697b      	ldr	r3, [r7, #20]
 8009898:	88db      	ldrh	r3, [r3, #6]
 800989a:	461a      	mov	r2, r3
 800989c:	f3c2 0212 	ubfx	r2, r2, #0, #19
 80098a0:	6939      	ldr	r1, [r7, #16]
 80098a2:	690b      	ldr	r3, [r1, #16]
 80098a4:	f362 0312 	bfi	r3, r2, #0, #19
 80098a8:	610b      	str	r3, [r1, #16]

        if (pxEP->Type == USB_EP_TYPE_ISOCHRONOUS)
 80098aa:	697b      	ldr	r3, [r7, #20]
 80098ac:	7a9b      	ldrb	r3, [r3, #10]
 80098ae:	2b01      	cmp	r3, #1
 80098b0:	d118      	bne.n	80098e4 <USB_prvEpSend+0xf2>
        {
            pxDEP->DxEPTSIZ.b.MULCNT = 1;
 80098b2:	693a      	ldr	r2, [r7, #16]
 80098b4:	6913      	ldr	r3, [r2, #16]
 80098b6:	2101      	movs	r1, #1
 80098b8:	f361 735e 	bfi	r3, r1, #29, #2
 80098bc:	6113      	str	r3, [r2, #16]

            /* If LSB of SOF frame number is one */
            if ((pxUSB->Inst->DSTS.w & (1 << USB_OTG_DSTS_FNSOF_Pos)) == 0)
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	68db      	ldr	r3, [r3, #12]
 80098c2:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
 80098c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80098ca:	2b00      	cmp	r3, #0
 80098cc:	d105      	bne.n	80098da <USB_prvEpSend+0xe8>
            {
                /* Set ODD frame */
                pxDEP->DxEPCTL.b.SODDFRM = 1;
 80098ce:	693a      	ldr	r2, [r7, #16]
 80098d0:	6813      	ldr	r3, [r2, #0]
 80098d2:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80098d6:	6013      	str	r3, [r2, #0]
 80098d8:	e004      	b.n	80098e4 <USB_prvEpSend+0xf2>
            }
            else
            {
                /* Set DATA0 PID */
                pxDEP->DxEPCTL.b.SD0PID_SEVNFRM = 1;
 80098da:	693a      	ldr	r2, [r7, #16]
 80098dc:	6813      	ldr	r3, [r2, #0]
 80098de:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80098e2:	6013      	str	r3, [r2, #0]
        pxEP->Transfer.Data += usTransferSize;
        pxEP->Transfer.Progress -= usTransferSize;
    }
#endif
    /* EP enable */
    SET_BIT(pxDEP->DxEPCTL.w, USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80098e4:	693b      	ldr	r3, [r7, #16]
 80098e6:	681b      	ldr	r3, [r3, #0]
 80098e8:	f043 4204 	orr.w	r2, r3, #2214592512	; 0x84000000
 80098ec:	693b      	ldr	r3, [r7, #16]
 80098ee:	601a      	str	r2, [r3, #0]

    if ((pxEP->Transfer.Progress > 0) &&
 80098f0:	697b      	ldr	r3, [r7, #20]
 80098f2:	88db      	ldrh	r3, [r3, #6]
 80098f4:	2b00      	cmp	r3, #0
 80098f6:	d004      	beq.n	8009902 <USB_prvEpSend+0x110>
        (USB_DMA_CONFIG(pxUSB) == 0))
    {
        /* Push the nonzero packet to FIFO */
        USB_prvTransmitPacket(pxUSB, ucEpNum);
 80098f8:	78fb      	ldrb	r3, [r7, #3]
 80098fa:	4619      	mov	r1, r3
 80098fc:	6878      	ldr	r0, [r7, #4]
 80098fe:	f7ff ff14 	bl	800972a <USB_prvTransmitPacket>
    }
}
 8009902:	bf00      	nop
 8009904:	3718      	adds	r7, #24
 8009906:	46bd      	mov	sp, r7
 8009908:	bd80      	pop	{r7, pc}

0800990a <USB_prvEpReceive>:

/* Internal handling of EP reception */
static void USB_prvEpReceive(USB_HandleType * pxUSB, uint8_t ucEpNum)
{
 800990a:	b480      	push	{r7}
 800990c:	b087      	sub	sp, #28
 800990e:	af00      	add	r7, sp, #0
 8009910:	6078      	str	r0, [r7, #4]
 8009912:	460b      	mov	r3, r1
 8009914:	70fb      	strb	r3, [r7, #3]
    USB_EndPointHandleType * pxEP = &pxUSB->EP.OUT[ucEpNum];
 8009916:	78fb      	ldrb	r3, [r7, #3]
 8009918:	3307      	adds	r3, #7
 800991a:	011b      	lsls	r3, r3, #4
 800991c:	687a      	ldr	r2, [r7, #4]
 800991e:	4413      	add	r3, r2
 8009920:	3304      	adds	r3, #4
 8009922:	617b      	str	r3, [r7, #20]
    USB_OTG_GenEndpointType * pxDEP = USB_OEPR(pxUSB, ucEpNum);
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	68da      	ldr	r2, [r3, #12]
 8009928:	78fb      	ldrb	r3, [r7, #3]
 800992a:	3358      	adds	r3, #88	; 0x58
 800992c:	015b      	lsls	r3, r3, #5
 800992e:	4413      	add	r3, r2
 8009930:	613b      	str	r3, [r7, #16]

    /* Zero Length Packet or EP0 with limited transfer size */
    if ((pxEP->Transfer.Progress == 0) || (ucEpNum == 0))
 8009932:	697b      	ldr	r3, [r7, #20]
 8009934:	88db      	ldrh	r3, [r3, #6]
 8009936:	2b00      	cmp	r3, #0
 8009938:	d002      	beq.n	8009940 <USB_prvEpReceive+0x36>
 800993a:	78fb      	ldrb	r3, [r7, #3]
 800993c:	2b00      	cmp	r3, #0
 800993e:	d110      	bne.n	8009962 <USB_prvEpReceive+0x58>
    {
        pxDEP->DxEPTSIZ.b.PKTCNT = 1;
 8009940:	693a      	ldr	r2, [r7, #16]
 8009942:	6913      	ldr	r3, [r2, #16]
 8009944:	2101      	movs	r1, #1
 8009946:	f361 43dc 	bfi	r3, r1, #19, #10
 800994a:	6113      	str	r3, [r2, #16]
        pxDEP->DxEPTSIZ.b.XFRSIZ = pxEP->MaxPacketSize;
 800994c:	697b      	ldr	r3, [r7, #20]
 800994e:	891b      	ldrh	r3, [r3, #8]
 8009950:	461a      	mov	r2, r3
 8009952:	f3c2 0212 	ubfx	r2, r2, #0, #19
 8009956:	6939      	ldr	r1, [r7, #16]
 8009958:	690b      	ldr	r3, [r1, #16]
 800995a:	f362 0312 	bfi	r3, r2, #0, #19
 800995e:	610b      	str	r3, [r1, #16]
 8009960:	e01e      	b.n	80099a0 <USB_prvEpReceive+0x96>
    }
    else
    {
        uint16_t usPktCnt = (pxEP->Transfer.Progress + pxEP->MaxPacketSize - 1)
 8009962:	697b      	ldr	r3, [r7, #20]
 8009964:	88db      	ldrh	r3, [r3, #6]
 8009966:	461a      	mov	r2, r3
 8009968:	697b      	ldr	r3, [r7, #20]
 800996a:	891b      	ldrh	r3, [r3, #8]
 800996c:	4413      	add	r3, r2
 800996e:	3b01      	subs	r3, #1
                / pxEP->MaxPacketSize;
 8009970:	697a      	ldr	r2, [r7, #20]
 8009972:	8912      	ldrh	r2, [r2, #8]
 8009974:	fb93 f3f2 	sdiv	r3, r3, r2
        uint16_t usPktCnt = (pxEP->Transfer.Progress + pxEP->MaxPacketSize - 1)
 8009978:	81fb      	strh	r3, [r7, #14]
        pxDEP->DxEPTSIZ.b.PKTCNT = usPktCnt;
 800997a:	89fb      	ldrh	r3, [r7, #14]
 800997c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009980:	b299      	uxth	r1, r3
 8009982:	693a      	ldr	r2, [r7, #16]
 8009984:	6913      	ldr	r3, [r2, #16]
 8009986:	f361 43dc 	bfi	r3, r1, #19, #10
 800998a:	6113      	str	r3, [r2, #16]
        pxDEP->DxEPTSIZ.b.XFRSIZ = pxEP->Transfer.Progress;
 800998c:	697b      	ldr	r3, [r7, #20]
 800998e:	88db      	ldrh	r3, [r3, #6]
 8009990:	461a      	mov	r2, r3
 8009992:	f3c2 0212 	ubfx	r2, r2, #0, #19
 8009996:	6939      	ldr	r1, [r7, #16]
 8009998:	690b      	ldr	r3, [r1, #16]
 800999a:	f362 0312 	bfi	r3, r2, #0, #19
 800999e:	610b      	str	r3, [r1, #16]
        pxDEP->DxEPDMA = (uint32_t)pxEP->Transfer.Data;
    }
#endif

    /* Set DATA PID parity */
    if (pxEP->Type == USB_EP_TYPE_ISOCHRONOUS)
 80099a0:	697b      	ldr	r3, [r7, #20]
 80099a2:	7a9b      	ldrb	r3, [r3, #10]
 80099a4:	2b01      	cmp	r3, #1
 80099a6:	d112      	bne.n	80099ce <USB_prvEpReceive+0xc4>
    {
        /* If LSB of SOF frame number is one */
        if ((pxUSB->Inst->DSTS.w & (1 << USB_OTG_DSTS_FNSOF_Pos)) == 0)
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	68db      	ldr	r3, [r3, #12]
 80099ac:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
 80099b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80099b4:	2b00      	cmp	r3, #0
 80099b6:	d105      	bne.n	80099c4 <USB_prvEpReceive+0xba>
        {
            /* Set ODD frame */
            pxDEP->DxEPCTL.b.SODDFRM = 1;
 80099b8:	693a      	ldr	r2, [r7, #16]
 80099ba:	6813      	ldr	r3, [r2, #0]
 80099bc:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80099c0:	6013      	str	r3, [r2, #0]
 80099c2:	e004      	b.n	80099ce <USB_prvEpReceive+0xc4>
        }
        else
        {
            /* Set DATA0 PID */
            pxDEP->DxEPCTL.b.SD0PID_SEVNFRM = 1;
 80099c4:	693a      	ldr	r2, [r7, #16]
 80099c6:	6813      	ldr	r3, [r2, #0]
 80099c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80099cc:	6013      	str	r3, [r2, #0]
        }
    }

    /* EP transfer request */
    SET_BIT(pxDEP->DxEPCTL.w, USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80099ce:	693b      	ldr	r3, [r7, #16]
 80099d0:	681b      	ldr	r3, [r3, #0]
 80099d2:	f043 4204 	orr.w	r2, r3, #2214592512	; 0x84000000
 80099d6:	693b      	ldr	r3, [r7, #16]
 80099d8:	601a      	str	r2, [r3, #0]
}
 80099da:	bf00      	nop
 80099dc:	371c      	adds	r7, #28
 80099de:	46bd      	mov	sp, r7
 80099e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099e4:	4770      	bx	lr
	...

080099e8 <USB_prvPrepareSetup>:

/* Set up EP0 to receive control data */
static void USB_prvPrepareSetup(USB_HandleType * pxUSB)
{
 80099e8:	b480      	push	{r7}
 80099ea:	b083      	sub	sp, #12
 80099ec:	af00      	add	r7, sp, #0
 80099ee:	6078      	str	r0, [r7, #4]
    /* Setup: 1 transfer with 8 byte data */
    pxUSB->Inst->OEP[0].DOEPTSIZ.w =
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	68db      	ldr	r3, [r3, #12]
 80099f4:	4a04      	ldr	r2, [pc, #16]	; (8009a08 <USB_prvPrepareSetup+0x20>)
 80099f6:	f8c3 2b10 	str.w	r2, [r3, #2832]	; 0xb10
    {
        pxUSB->Inst->OEP[0].DOEPDMA   = (uint32_t)&pxUSB->Setup;
        pxUSB->Inst->OEP[0].DOEPCTL.w = USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
    }
#endif
}
 80099fa:	bf00      	nop
 80099fc:	370c      	adds	r7, #12
 80099fe:	46bd      	mov	sp, r7
 8009a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a04:	4770      	bx	lr
 8009a06:	bf00      	nop
 8009a08:	60080018 	.word	0x60080018

08009a0c <USB_prvInEpEventHandler>:

/* Handle events of a given IN endpoint */
static void USB_prvInEpEventHandler(USB_HandleType * pxUSB, uint8_t ucEpNum)
{
 8009a0c:	b580      	push	{r7, lr}
 8009a0e:	b086      	sub	sp, #24
 8009a10:	af00      	add	r7, sp, #0
 8009a12:	6078      	str	r0, [r7, #4]
 8009a14:	460b      	mov	r3, r1
 8009a16:	70fb      	strb	r3, [r7, #3]
    USB_OTG_GenEndpointType * pxDEP = USB_IEPR(pxUSB, ucEpNum);
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	68da      	ldr	r2, [r3, #12]
 8009a1c:	78fb      	ldrb	r3, [r7, #3]
 8009a1e:	f003 030f 	and.w	r3, r3, #15
 8009a22:	3348      	adds	r3, #72	; 0x48
 8009a24:	015b      	lsls	r3, r3, #5
 8009a26:	4413      	add	r3, r2
 8009a28:	617b      	str	r3, [r7, #20]

    /* TXFE enable bit is extracted from common register */
    uint32_t ulEpTXFE = ((pxUSB->Inst->DIEPEMPMSK >> ucEpNum)
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	68db      	ldr	r3, [r3, #12]
 8009a2e:	f8d3 2834 	ldr.w	r2, [r3, #2100]	; 0x834
 8009a32:	78fb      	ldrb	r3, [r7, #3]
 8009a34:	fa22 f303 	lsr.w	r3, r2, r3
            << USB_OTG_DIEPINT_TXFE_Pos) & USB_OTG_DIEPINT_TXFE;
 8009a38:	01db      	lsls	r3, r3, #7
    uint32_t ulEpTXFE = ((pxUSB->Inst->DIEPEMPMSK >> ucEpNum)
 8009a3a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009a3e:	613b      	str	r3, [r7, #16]

    uint32_t ulEpFlags = pxDEP->DxEPINT.w &
 8009a40:	697b      	ldr	r3, [r7, #20]
 8009a42:	689a      	ldr	r2, [r3, #8]
            (pxUSB->Inst->DIEPMSK.w | ulEpTXFE);
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	68db      	ldr	r3, [r3, #12]
 8009a48:	f8d3 1810 	ldr.w	r1, [r3, #2064]	; 0x810
 8009a4c:	693b      	ldr	r3, [r7, #16]
 8009a4e:	430b      	orrs	r3, r1
    uint32_t ulEpFlags = pxDEP->DxEPINT.w &
 8009a50:	4013      	ands	r3, r2
 8009a52:	60fb      	str	r3, [r7, #12]

    /* Clear irrelevant flags */
    pxDEP->DxEPINT.w = USB_OTG_DIEPINT_TOC | USB_OTG_DIEPINT_ITTXFE
 8009a54:	697b      	ldr	r3, [r7, #20]
 8009a56:	225a      	movs	r2, #90	; 0x5a
 8009a58:	609a      	str	r2, [r3, #8]
            | USB_OTG_DIEPINT_INEPNE | USB_OTG_DIEPINT_EPDISD;

    /* Fill empty Tx FIFO with available data */
    if ((ulEpFlags & USB_OTG_DIEPINT_TXFE) != 0)
 8009a5a:	68fb      	ldr	r3, [r7, #12]
 8009a5c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009a60:	2b00      	cmp	r3, #0
 8009a62:	d004      	beq.n	8009a6e <USB_prvInEpEventHandler+0x62>
    {
        USB_prvTransmitPacket(pxUSB, ucEpNum);
 8009a64:	78fb      	ldrb	r3, [r7, #3]
 8009a66:	4619      	mov	r1, r3
 8009a68:	6878      	ldr	r0, [r7, #4]
 8009a6a:	f7ff fe5e 	bl	800972a <USB_prvTransmitPacket>
    }
    /* Transfer completed */
    if ((ulEpFlags & USB_OTG_DIEPINT_XFRC) != 0)
 8009a6e:	68fb      	ldr	r3, [r7, #12]
 8009a70:	f003 0301 	and.w	r3, r3, #1
 8009a74:	2b00      	cmp	r3, #0
 8009a76:	d01e      	beq.n	8009ab6 <USB_prvInEpEventHandler+0xaa>
    {
        USB_EndPointHandleType * pxEP = &pxUSB->EP.IN[ucEpNum];
 8009a78:	78fb      	ldrb	r3, [r7, #3]
 8009a7a:	3303      	adds	r3, #3
 8009a7c:	011b      	lsls	r3, r3, #4
 8009a7e:	687a      	ldr	r2, [r7, #4]
 8009a80:	4413      	add	r3, r2
 8009a82:	3304      	adds	r3, #4
 8009a84:	60bb      	str	r3, [r7, #8]

        /* Clear IT flag */
        pxDEP->DxEPINT.w = USB_OTG_DIEPINT_XFRC;
 8009a86:	697b      	ldr	r3, [r7, #20]
 8009a88:	2201      	movs	r2, #1
 8009a8a:	609a      	str	r2, [r3, #8]

        if (ucEpNum > 0)
 8009a8c:	78fb      	ldrb	r3, [r7, #3]
 8009a8e:	2b00      	cmp	r3, #0
 8009a90:	d004      	beq.n	8009a9c <USB_prvInEpEventHandler+0x90>
        {
            /* Transmission complete */
            USB_vDataInCallback(pxUSB, pxEP);
 8009a92:	68b9      	ldr	r1, [r7, #8]
 8009a94:	6878      	ldr	r0, [r7, #4]
 8009a96:	f7ff fa54 	bl	8008f42 <USBD_EpInCallback>
                /* Transfer next packet */
                USB_prvEpSend(pxUSB, 0);
            }
        }
    }
}
 8009a9a:	e00c      	b.n	8009ab6 <USB_prvInEpEventHandler+0xaa>
            if (pxEP->Transfer.Progress == 0)
 8009a9c:	68bb      	ldr	r3, [r7, #8]
 8009a9e:	88db      	ldrh	r3, [r3, #6]
 8009aa0:	2b00      	cmp	r3, #0
 8009aa2:	d104      	bne.n	8009aae <USB_prvInEpEventHandler+0xa2>
                USB_vDataInCallback(pxUSB, pxEP);
 8009aa4:	68b9      	ldr	r1, [r7, #8]
 8009aa6:	6878      	ldr	r0, [r7, #4]
 8009aa8:	f7ff fa4b 	bl	8008f42 <USBD_EpInCallback>
}
 8009aac:	e003      	b.n	8009ab6 <USB_prvInEpEventHandler+0xaa>
                USB_prvEpSend(pxUSB, 0);
 8009aae:	2100      	movs	r1, #0
 8009ab0:	6878      	ldr	r0, [r7, #4]
 8009ab2:	f7ff fe9e 	bl	80097f2 <USB_prvEpSend>
}
 8009ab6:	bf00      	nop
 8009ab8:	3718      	adds	r7, #24
 8009aba:	46bd      	mov	sp, r7
 8009abc:	bd80      	pop	{r7, pc}

08009abe <USB_prvOutEpEventHandler>:

/* Handle events of a given OUT endpoint */
static void USB_prvOutEpEventHandler(USB_HandleType * pxUSB, uint8_t ucEpNum)
{
 8009abe:	b580      	push	{r7, lr}
 8009ac0:	b086      	sub	sp, #24
 8009ac2:	af00      	add	r7, sp, #0
 8009ac4:	6078      	str	r0, [r7, #4]
 8009ac6:	460b      	mov	r3, r1
 8009ac8:	70fb      	strb	r3, [r7, #3]
    USB_OTG_GenEndpointType * pxDEP = USB_OEPR(pxUSB, ucEpNum);
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	68da      	ldr	r2, [r3, #12]
 8009ace:	78fb      	ldrb	r3, [r7, #3]
 8009ad0:	3358      	adds	r3, #88	; 0x58
 8009ad2:	015b      	lsls	r3, r3, #5
 8009ad4:	4413      	add	r3, r2
 8009ad6:	617b      	str	r3, [r7, #20]
    uint32_t ulEpFlags = pxDEP->DxEPINT.w & pxUSB->Inst->DOEPMSK.w;
 8009ad8:	697b      	ldr	r3, [r7, #20]
 8009ada:	689a      	ldr	r2, [r3, #8]
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	68db      	ldr	r3, [r3, #12]
 8009ae0:	f8d3 3814 	ldr.w	r3, [r3, #2068]	; 0x814
 8009ae4:	4013      	ands	r3, r2
 8009ae6:	613b      	str	r3, [r7, #16]

    /* Clear irrelevant flags */
    pxDEP->DxEPINT.w =
 8009ae8:	697b      	ldr	r3, [r7, #20]
 8009aea:	2230      	movs	r2, #48	; 0x30
 8009aec:	609a      	str	r2, [r3, #8]
            USB_OTG_DOEPINT_OTEPSPR |
#endif
            USB_OTG_DOEPINT_OTEPDIS;

    /* Setup stage complete */
    if ((ulEpFlags & USB_OTG_DOEPINT_STUP) != 0)
 8009aee:	693b      	ldr	r3, [r7, #16]
 8009af0:	f003 0308 	and.w	r3, r3, #8
 8009af4:	2b00      	cmp	r3, #0
 8009af6:	d006      	beq.n	8009b06 <USB_prvOutEpEventHandler+0x48>
    {
        /* Clear IT flag */
        pxDEP->DxEPINT.w = USB_OTG_DOEPINT_STUP;
 8009af8:	697b      	ldr	r3, [r7, #20]
 8009afa:	2208      	movs	r2, #8
 8009afc:	609a      	str	r2, [r3, #8]

        /* Process SETUP Packet */
        USB_vSetupCallback(pxUSB);
 8009afe:	6878      	ldr	r0, [r7, #4]
 8009b00:	f7fe ff47 	bl	8008992 <USBD_SetupCallback>
        {
            /* EP0 packetization requires software handling */
            USB_prvEpReceive(pxUSB, 0);
        }
    }
}
 8009b04:	e020      	b.n	8009b48 <USB_prvOutEpEventHandler+0x8a>
    else if ((ulEpFlags & USB_OTG_DOEPINT_XFRC) != 0)
 8009b06:	693b      	ldr	r3, [r7, #16]
 8009b08:	f003 0301 	and.w	r3, r3, #1
 8009b0c:	2b00      	cmp	r3, #0
 8009b0e:	d01b      	beq.n	8009b48 <USB_prvOutEpEventHandler+0x8a>
        USB_EndPointHandleType * pxEP = &pxUSB->EP.OUT[ucEpNum];
 8009b10:	78fb      	ldrb	r3, [r7, #3]
 8009b12:	3307      	adds	r3, #7
 8009b14:	011b      	lsls	r3, r3, #4
 8009b16:	687a      	ldr	r2, [r7, #4]
 8009b18:	4413      	add	r3, r2
 8009b1a:	3304      	adds	r3, #4
 8009b1c:	60fb      	str	r3, [r7, #12]
        pxDEP->DxEPINT.w = USB_OTG_DOEPINT_XFRC;
 8009b1e:	697b      	ldr	r3, [r7, #20]
 8009b20:	2201      	movs	r2, #1
 8009b22:	609a      	str	r2, [r3, #8]
        if ((ucEpNum > 0) || (pxEP->Transfer.Progress == pxEP->Transfer.Length))
 8009b24:	78fb      	ldrb	r3, [r7, #3]
 8009b26:	2b00      	cmp	r3, #0
 8009b28:	d105      	bne.n	8009b36 <USB_prvOutEpEventHandler+0x78>
 8009b2a:	68fb      	ldr	r3, [r7, #12]
 8009b2c:	88da      	ldrh	r2, [r3, #6]
 8009b2e:	68fb      	ldr	r3, [r7, #12]
 8009b30:	889b      	ldrh	r3, [r3, #4]
 8009b32:	429a      	cmp	r2, r3
 8009b34:	d104      	bne.n	8009b40 <USB_prvOutEpEventHandler+0x82>
            USB_vDataOutCallback(pxUSB, pxEP);
 8009b36:	68f9      	ldr	r1, [r7, #12]
 8009b38:	6878      	ldr	r0, [r7, #4]
 8009b3a:	f7ff fa22 	bl	8008f82 <USBD_EpOutCallback>
}
 8009b3e:	e003      	b.n	8009b48 <USB_prvOutEpEventHandler+0x8a>
            USB_prvEpReceive(pxUSB, 0);
 8009b40:	2100      	movs	r1, #0
 8009b42:	6878      	ldr	r0, [r7, #4]
 8009b44:	f7ff fee1 	bl	800990a <USB_prvEpReceive>
}
 8009b48:	bf00      	nop
 8009b4a:	3718      	adds	r7, #24
 8009b4c:	46bd      	mov	sp, r7
 8009b4e:	bd80      	pop	{r7, pc}

08009b50 <USB_prvCtrlEpOpen>:

/* Opens EP0 bidirectional dedicated control endpoint. */
static void USB_prvCtrlEpOpen(USB_HandleType * pxUSB)
{
 8009b50:	b580      	push	{r7, lr}
 8009b52:	b082      	sub	sp, #8
 8009b54:	af00      	add	r7, sp, #0
 8009b56:	6078      	str	r0, [r7, #4]
    /* Activate Endpoint 0 interrupts */
    SET_BIT(pxUSB->Inst->DAINTMSK.w,
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	68db      	ldr	r3, [r3, #12]
 8009b5c:	f8d3 281c 	ldr.w	r2, [r3, #2076]	; 0x81c
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	68db      	ldr	r3, [r3, #12]
 8009b64:	f042 1201 	orr.w	r2, r2, #65537	; 0x10001
 8009b68:	f8c3 281c 	str.w	r2, [r3, #2076]	; 0x81c
            (1 << (0 + USB_OTG_DAINTMSK_IEPM_Pos)) |
            (1 << (0 + USB_OTG_DAINTMSK_OEPM_Pos)));

    /* Check if currently inactive */
    if (pxUSB->Inst->IEP[0].DIEPCTL.b.USBAEP == 0)
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	68db      	ldr	r3, [r3, #12]
 8009b70:	f8d3 3900 	ldr.w	r3, [r3, #2304]	; 0x900
 8009b74:	f3c3 33c0 	ubfx	r3, r3, #15, #1
 8009b78:	b2db      	uxtb	r3, r3
 8009b7a:	2b00      	cmp	r3, #0
 8009b7c:	d12d      	bne.n	8009bda <USB_prvCtrlEpOpen+0x8a>
    {
        pxUSB->Inst->IEP[0].DIEPCTL.b.MPSIZ  = pxUSB->EP.IN[0].MaxPacketSize;
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	8f99      	ldrh	r1, [r3, #60]	; 0x3c
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	68da      	ldr	r2, [r3, #12]
 8009b86:	460b      	mov	r3, r1
 8009b88:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8009b8c:	b299      	uxth	r1, r3
 8009b8e:	f8d2 3900 	ldr.w	r3, [r2, #2304]	; 0x900
 8009b92:	f361 030a 	bfi	r3, r1, #0, #11
 8009b96:	f8c2 3900 	str.w	r3, [r2, #2304]	; 0x900
        pxUSB->Inst->IEP[0].DIEPCTL.b.EPTYP  = USB_EP_TYPE_CONTROL;
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	68da      	ldr	r2, [r3, #12]
 8009b9e:	f8d2 3900 	ldr.w	r3, [r2, #2304]	; 0x900
 8009ba2:	f36f 4393 	bfc	r3, #18, #2
 8009ba6:	f8c2 3900 	str.w	r3, [r2, #2304]	; 0x900
        pxUSB->Inst->IEP[0].DIEPCTL.b.TXFNUM = 0;
 8009baa:	687b      	ldr	r3, [r7, #4]
 8009bac:	68da      	ldr	r2, [r3, #12]
 8009bae:	f8d2 3900 	ldr.w	r3, [r2, #2304]	; 0x900
 8009bb2:	f36f 5399 	bfc	r3, #22, #4
 8009bb6:	f8c2 3900 	str.w	r3, [r2, #2304]	; 0x900
        pxUSB->Inst->IEP[0].DIEPCTL.b.SD0PID_SEVNFRM = 1;
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	68da      	ldr	r2, [r3, #12]
 8009bbe:	f8d2 3900 	ldr.w	r3, [r2, #2304]	; 0x900
 8009bc2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009bc6:	f8c2 3900 	str.w	r3, [r2, #2304]	; 0x900
        pxUSB->Inst->IEP[0].DIEPCTL.b.USBAEP = 1;
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	68da      	ldr	r2, [r3, #12]
 8009bce:	f8d2 3900 	ldr.w	r3, [r2, #2304]	; 0x900
 8009bd2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009bd6:	f8c2 3900 	str.w	r3, [r2, #2304]	; 0x900
    }
    /* Check if currently inactive */
    if (pxUSB->Inst->OEP[0].DOEPCTL.b.USBAEP == 0)
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	68db      	ldr	r3, [r3, #12]
 8009bde:	f8d3 3b00 	ldr.w	r3, [r3, #2816]	; 0xb00
 8009be2:	f3c3 33c0 	ubfx	r3, r3, #15, #1
 8009be6:	b2db      	uxtb	r3, r3
 8009be8:	2b00      	cmp	r3, #0
 8009bea:	d126      	bne.n	8009c3a <USB_prvCtrlEpOpen+0xea>
    {
        pxUSB->Inst->OEP[0].DOEPCTL.b.MPSIZ  = pxUSB->EP.OUT[0].MaxPacketSize;
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	f8b3 107c 	ldrh.w	r1, [r3, #124]	; 0x7c
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	68da      	ldr	r2, [r3, #12]
 8009bf6:	460b      	mov	r3, r1
 8009bf8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8009bfc:	b299      	uxth	r1, r3
 8009bfe:	f8d2 3b00 	ldr.w	r3, [r2, #2816]	; 0xb00
 8009c02:	f361 030a 	bfi	r3, r1, #0, #11
 8009c06:	f8c2 3b00 	str.w	r3, [r2, #2816]	; 0xb00
        pxUSB->Inst->OEP[0].DOEPCTL.b.EPTYP  = USB_EP_TYPE_CONTROL;
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	68da      	ldr	r2, [r3, #12]
 8009c0e:	f8d2 3b00 	ldr.w	r3, [r2, #2816]	; 0xb00
 8009c12:	f36f 4393 	bfc	r3, #18, #2
 8009c16:	f8c2 3b00 	str.w	r3, [r2, #2816]	; 0xb00
        pxUSB->Inst->OEP[0].DOEPCTL.b.SD0PID_SEVNFRM = 1;
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	68da      	ldr	r2, [r3, #12]
 8009c1e:	f8d2 3b00 	ldr.w	r3, [r2, #2816]	; 0xb00
 8009c22:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009c26:	f8c2 3b00 	str.w	r3, [r2, #2816]	; 0xb00
        pxUSB->Inst->OEP[0].DOEPCTL.b.USBAEP = 1;
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	68da      	ldr	r2, [r3, #12]
 8009c2e:	f8d2 3b00 	ldr.w	r3, [r2, #2816]	; 0xb00
 8009c32:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009c36:	f8c2 3b00 	str.w	r3, [r2, #2816]	; 0xb00
    }

    /* prepare receive SETUP packet */
    USB_prvPrepareSetup(pxUSB);
 8009c3a:	6878      	ldr	r0, [r7, #4]
 8009c3c:	f7ff fed4 	bl	80099e8 <USB_prvPrepareSetup>
}
 8009c40:	bf00      	nop
 8009c42:	3708      	adds	r7, #8
 8009c44:	46bd      	mov	sp, r7
 8009c46:	bd80      	pop	{r7, pc}

08009c48 <USB_prvReset>:
}
#endif

/* Resets the USB OTG core */
static void USB_prvReset(USB_HandleType * pxUSB)
{
 8009c48:	b480      	push	{r7}
 8009c4a:	b083      	sub	sp, #12
 8009c4c:	af00      	add	r7, sp, #0
 8009c4e:	6078      	str	r0, [r7, #4]
    if (USB_REG_BIT(pxUSB,GRSTCTL,AHBIDL) != 0)
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	68db      	ldr	r3, [r3, #12]
 8009c54:	691b      	ldr	r3, [r3, #16]
 8009c56:	f3c3 73c0 	ubfx	r3, r3, #31, #1
 8009c5a:	b2db      	uxtb	r3, r3
 8009c5c:	2b00      	cmp	r3, #0
 8009c5e:	d005      	beq.n	8009c6c <USB_prvReset+0x24>
    {
        USB_REG_BIT(pxUSB,GRSTCTL,CSRST) = 1;
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	68da      	ldr	r2, [r3, #12]
 8009c64:	6913      	ldr	r3, [r2, #16]
 8009c66:	f043 0301 	orr.w	r3, r3, #1
 8009c6a:	6113      	str	r3, [r2, #16]
    }
}
 8009c6c:	bf00      	nop
 8009c6e:	370c      	adds	r7, #12
 8009c70:	46bd      	mov	sp, r7
 8009c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c76:	4770      	bx	lr

08009c78 <USB_prvPhyInit>:

/* Initializes the selected PHY for the USB */
static void USB_prvPhyInit(USB_HandleType * pxUSB, USB_PHYType ePHY)
{
 8009c78:	b580      	push	{r7, lr}
 8009c7a:	b082      	sub	sp, #8
 8009c7c:	af00      	add	r7, sp, #0
 8009c7e:	6078      	str	r0, [r7, #4]
 8009c80:	460b      	mov	r3, r1
 8009c82:	70fb      	strb	r3, [r7, #3]
    }
    else
#endif /* USB_OTG_HS */
    {
        /* Select FS Embedded PHY */
        USB_REG_BIT(pxUSB, GUSBCFG, PHYSEL) = 1;
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	68da      	ldr	r2, [r3, #12]
 8009c88:	68d3      	ldr	r3, [r2, #12]
 8009c8a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009c8e:	60d3      	str	r3, [r2, #12]
        USB_REG_BIT(pxUSB, GCCFG, PWRDWN) = 1;
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	68da      	ldr	r2, [r3, #12]
 8009c94:	6b93      	ldr	r3, [r2, #56]	; 0x38
 8009c96:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009c9a:	6393      	str	r3, [r2, #56]	; 0x38

        USB_prvReset(pxUSB);
 8009c9c:	6878      	ldr	r0, [r7, #4]
 8009c9e:	f7ff ffd3 	bl	8009c48 <USB_prvReset>
    }
}
 8009ca2:	bf00      	nop
 8009ca4:	3708      	adds	r7, #8
 8009ca6:	46bd      	mov	sp, r7
 8009ca8:	bd80      	pop	{r7, pc}
	...

08009cac <USB_vDevInit>:
 * @brief Initializes the USB OTG peripheral using the setup configuration
 * @param pxUSB: pointer to the USB handle structure
 * @param pxConfig: USB setup configuration
 */
void USB_vDevInit(USB_HandleType * pxUSB, const USB_InitType * pxConfig)
{
 8009cac:	b580      	push	{r7, lr}
 8009cae:	b084      	sub	sp, #16
 8009cb0:	af00      	add	r7, sp, #0
 8009cb2:	6078      	str	r0, [r7, #4]
 8009cb4:	6039      	str	r1, [r7, #0]
        RCC_vClockEnable(RCC_POS_OTG_HS);
    }
    else
#endif
    {
        RCC_vClockEnable(RCC_POS_OTG_FS);
 8009cb6:	4b44      	ldr	r3, [pc, #272]	; (8009dc8 <USB_vDevInit+0x11c>)
 8009cb8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009cba:	4a43      	ldr	r2, [pc, #268]	; (8009dc8 <USB_vDevInit+0x11c>)
 8009cbc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009cc0:	6353      	str	r3, [r2, #52]	; 0x34
 8009cc2:	2300      	movs	r3, #0
 8009cc4:	60bb      	str	r3, [r7, #8]
 8009cc6:	4b40      	ldr	r3, [pc, #256]	; (8009dc8 <USB_vDevInit+0x11c>)
 8009cc8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009cca:	4a3f      	ldr	r2, [pc, #252]	; (8009dc8 <USB_vDevInit+0x11c>)
 8009ccc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8009cd0:	6453      	str	r3, [r2, #68]	; 0x44
 8009cd2:	4b3d      	ldr	r3, [pc, #244]	; (8009dc8 <USB_vDevInit+0x11c>)
 8009cd4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009cd6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009cda:	60bb      	str	r3, [r7, #8]
 8009cdc:	68bb      	ldr	r3, [r7, #8]
    }

    /* Initialize handle variables */
    pxUSB->EP.OUT[0].MaxPacketSize =
    pxUSB->EP.IN [0].MaxPacketSize = USBD_EP0_MAX_PACKET_SIZE;
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	2240      	movs	r2, #64	; 0x40
 8009ce2:	879a      	strh	r2, [r3, #60]	; 0x3c
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	8f9a      	ldrh	r2, [r3, #60]	; 0x3c
    pxUSB->EP.OUT[0].MaxPacketSize =
 8009ce8:	687b      	ldr	r3, [r7, #4]
 8009cea:	f8a3 207c 	strh.w	r2, [r3, #124]	; 0x7c
    pxUSB->EP.OUT[0].Type =
    pxUSB->EP.IN [0].Type = USB_EP_TYPE_CONTROL;
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	2200      	movs	r2, #0
 8009cf2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009cf6:	687b      	ldr	r3, [r7, #4]
 8009cf8:	f893 203e 	ldrb.w	r2, [r3, #62]	; 0x3e
    pxUSB->EP.OUT[0].Type =
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	f883 207e 	strb.w	r2, [r3, #126]	; 0x7e
    pxUSB->LinkState = USB_LINK_STATE_OFF;
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	2203      	movs	r2, #3
 8009d06:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Disable interrupts */
    USB_REG_BIT(pxUSB, GAHBCFG, GINT) = 0;
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	68da      	ldr	r2, [r3, #12]
 8009d0e:	6893      	ldr	r3, [r2, #8]
 8009d10:	f36f 0300 	bfc	r3, #0, #1
 8009d14:	6093      	str	r3, [r2, #8]

    /* Initialize dependencies (pins, IRQ lines) */
    XPD_SAFE_CALLBACK(pxUSB->Callbacks.DepInit, pxUSB);
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	691b      	ldr	r3, [r3, #16]
 8009d1a:	2b00      	cmp	r3, #0
 8009d1c:	d003      	beq.n	8009d26 <USB_vDevInit+0x7a>
 8009d1e:	687b      	ldr	r3, [r7, #4]
 8009d20:	691b      	ldr	r3, [r3, #16]
 8009d22:	6878      	ldr	r0, [r7, #4]
 8009d24:	4798      	blx	r3

    /* Initialize selected PHY */
    USB_prvPhyInit(pxUSB, pxConfig->PHY);
 8009d26:	683b      	ldr	r3, [r7, #0]
 8009d28:	79db      	ldrb	r3, [r3, #7]
 8009d2a:	4619      	mov	r1, r3
 8009d2c:	6878      	ldr	r0, [r7, #4]
 8009d2e:	f7ff ffa3 	bl	8009c78 <USB_prvPhyInit>
    }
#endif

    {
        uint8_t ucEpNum;
        uint8_t ucEpCount = USB_ENDPOINT_COUNT(pxUSB);
 8009d32:	2306      	movs	r3, #6
 8009d34:	73bb      	strb	r3, [r7, #14]

        /* Set Device Mode */
        MODIFY_REG(pxUSB->Inst->GUSBCFG.w,
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	68db      	ldr	r3, [r3, #12]
 8009d3a:	68db      	ldr	r3, [r3, #12]
 8009d3c:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	68db      	ldr	r3, [r3, #12]
 8009d44:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8009d48:	60da      	str	r2, [r3, #12]
                USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD,
                USB_OTG_GUSBCFG_FDMOD);

        /* Immediate soft disconnect */
        USB_REG_BIT(pxUSB,DCTL,SDIS) = 1;
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	68da      	ldr	r2, [r3, #12]
 8009d4e:	f8d2 3804 	ldr.w	r3, [r2, #2052]	; 0x804
 8009d52:	f043 0302 	orr.w	r3, r3, #2
 8009d56:	f8c2 3804 	str.w	r3, [r2, #2052]	; 0x804
            SET_BIT(pxUSB->Inst->GOTGCTL.w,
                    USB_OTG_GOTGCTL_BVALOEN | USB_OTG_GOTGCTL_BVALOVAL);
        }
#else
        {
            USB_REG_BIT(pxUSB,GCCFG,NOVBUSSENS) = 1;
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	68da      	ldr	r2, [r3, #12]
 8009d5e:	6b93      	ldr	r3, [r2, #56]	; 0x38
 8009d60:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8009d64:	6393      	str	r3, [r2, #56]	; 0x38
        }
#endif

        /* Restart the Phy Clock */
        pxUSB->Inst->PCGCCTL.w = 0;
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	68db      	ldr	r3, [r3, #12]
 8009d6a:	2200      	movs	r2, #0
 8009d6c:	f8c3 2e00 	str.w	r2, [r3, #3584]	; 0xe00
        }
        else
#endif
        {
            /* Internal FS Phy */
            pxUSB->Inst->DCFG.b.DSPD = 3;
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	68da      	ldr	r2, [r3, #12]
 8009d74:	f8d2 3800 	ldr.w	r3, [r2, #2048]	; 0x800
 8009d78:	f043 0303 	orr.w	r3, r3, #3
 8009d7c:	f8c2 3800 	str.w	r3, [r2, #2048]	; 0x800
        }

        /* Init endpoints */
        for (ucEpNum = 0; ucEpNum < ucEpCount; ucEpNum++)
 8009d80:	2300      	movs	r3, #0
 8009d82:	73fb      	strb	r3, [r7, #15]
 8009d84:	e00f      	b.n	8009da6 <USB_vDevInit+0xfa>
        {
            USB_vEpClose(pxUSB, ucEpNum);
 8009d86:	7bfb      	ldrb	r3, [r7, #15]
 8009d88:	4619      	mov	r1, r3
 8009d8a:	6878      	ldr	r0, [r7, #4]
 8009d8c:	f000 f90b 	bl	8009fa6 <USB_vEpClose>
            USB_vEpClose(pxUSB, 0x80 | ucEpNum);
 8009d90:	7bfb      	ldrb	r3, [r7, #15]
 8009d92:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8009d96:	b2db      	uxtb	r3, r3
 8009d98:	4619      	mov	r1, r3
 8009d9a:	6878      	ldr	r0, [r7, #4]
 8009d9c:	f000 f903 	bl	8009fa6 <USB_vEpClose>
        for (ucEpNum = 0; ucEpNum < ucEpCount; ucEpNum++)
 8009da0:	7bfb      	ldrb	r3, [r7, #15]
 8009da2:	3301      	adds	r3, #1
 8009da4:	73fb      	strb	r3, [r7, #15]
 8009da6:	7bfa      	ldrb	r2, [r7, #15]
 8009da8:	7bbb      	ldrb	r3, [r7, #14]
 8009daa:	429a      	cmp	r2, r3
 8009dac:	d3eb      	bcc.n	8009d86 <USB_vDevInit+0xda>
        }
        USB_REG_BIT(pxUSB,DIEPMSK,TXFURM) = 0;
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	68da      	ldr	r2, [r3, #12]
 8009db2:	f8d2 3810 	ldr.w	r3, [r2, #2064]	; 0x810
 8009db6:	f36f 2308 	bfc	r3, #8, #1
 8009dba:	f8c2 3810 	str.w	r3, [r2, #2064]	; 0x810
            SET_BIT(pxUSB->Inst->GLPMCFG.w,
                USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
        }
#endif
    }
}
 8009dbe:	bf00      	nop
 8009dc0:	3710      	adds	r7, #16
 8009dc2:	46bd      	mov	sp, r7
 8009dc4:	bd80      	pop	{r7, pc}
 8009dc6:	bf00      	nop
 8009dc8:	40023800 	.word	0x40023800

08009dcc <USB_vDevStart_IT>:
/**
 * @brief Starts the USB device operation
 * @param pxUSB: pointer to the USB handle structure
 */
void USB_vDevStart_IT(USB_HandleType * pxUSB)
{
 8009dcc:	b580      	push	{r7, lr}
 8009dce:	b084      	sub	sp, #16
 8009dd0:	af00      	add	r7, sp, #0
 8009dd2:	6078      	str	r0, [r7, #4]
    uint32_t ulGINTMSK;

    /* Clear any pending interrupts except SRQ */
    pxUSB->Inst->GINTSTS.w  = ~USB_OTG_GINTSTS_SRQINT;
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	68db      	ldr	r3, [r3, #12]
 8009dd8:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8009ddc:	615a      	str	r2, [r3, #20]
    USB_prvClearEpInts(pxUSB);
 8009dde:	6878      	ldr	r0, [r7, #4]
 8009de0:	f7ff fc13 	bl	800960a <USB_prvClearEpInts>

    /* Enable interrupts matching to the Device mode ONLY */
    ulGINTMSK = USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8009de4:	4b11      	ldr	r3, [pc, #68]	; (8009e2c <USB_vDevStart_IT+0x60>)
 8009de6:	60fb      	str	r3, [r7, #12]
        SET_BIT(ulGINTMSK, USB_OTG_GINTMSK_LPMINTM);
    }
#endif

    /* Apply interrupts selection */
    pxUSB->Inst->GINTMSK.w = ulGINTMSK;
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	68db      	ldr	r3, [r3, #12]
 8009dec:	68fa      	ldr	r2, [r7, #12]
 8009dee:	619a      	str	r2, [r3, #24]

    /* Also configure device endpoint interrupts */
    pxUSB->Inst->DIEPMSK.w = USB_OTG_DIEPMSK_XFRCM
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	68db      	ldr	r3, [r3, #12]
 8009df4:	220b      	movs	r2, #11
 8009df6:	f8c3 2810 	str.w	r2, [r3, #2064]	; 0x810
            | USB_OTG_DIEPMSK_TOM | USB_OTG_DIEPMSK_EPDM;
    pxUSB->Inst->DOEPMSK.w = USB_OTG_DOEPMSK_XFRCM | USB_OTG_DOEPMSK_STUPM
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	68db      	ldr	r3, [r3, #12]
 8009dfe:	222b      	movs	r2, #43	; 0x2b
 8009e00:	f8c3 2814 	str.w	r2, [r3, #2068]	; 0x814
#ifdef USB_OTG_DOEPMSK_OTEPSPRM
            | USB_OTG_DOEPMSK_OTEPSPRM
#endif
            | USB_OTG_DOEPMSK_EPDM;
    pxUSB->Inst->DAINTMSK.w = 0;
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	68db      	ldr	r3, [r3, #12]
 8009e08:	2200      	movs	r2, #0
 8009e0a:	f8c3 281c 	str.w	r2, [r3, #2076]	; 0x81c

    USB_prvConnectCtrl(pxUSB, ENABLE);
 8009e0e:	2101      	movs	r1, #1
 8009e10:	6878      	ldr	r0, [r7, #4]
 8009e12:	f7ff fbbe 	bl	8009592 <USB_prvConnectCtrl>

    /* Enable global interrupts */
    USB_REG_BIT(pxUSB, GAHBCFG, GINT) = 1;
 8009e16:	687b      	ldr	r3, [r7, #4]
 8009e18:	68da      	ldr	r2, [r3, #12]
 8009e1a:	6893      	ldr	r3, [r2, #8]
 8009e1c:	f043 0301 	orr.w	r3, r3, #1
 8009e20:	6093      	str	r3, [r2, #8]
}
 8009e22:	bf00      	nop
 8009e24:	3710      	adds	r7, #16
 8009e26:	46bd      	mov	sp, r7
 8009e28:	bd80      	pop	{r7, pc}
 8009e2a:	bf00      	nop
 8009e2c:	800c3810 	.word	0x800c3810

08009e30 <USB_vSetAddress>:
 * @brief Sets the USB device address
 * @param pxUSB: pointer to the USB handle structure
 * @param ucAddress: new device address
 */
void USB_vSetAddress(USB_HandleType * pxUSB, uint8_t ucAddress)
{
 8009e30:	b480      	push	{r7}
 8009e32:	b083      	sub	sp, #12
 8009e34:	af00      	add	r7, sp, #0
 8009e36:	6078      	str	r0, [r7, #4]
 8009e38:	460b      	mov	r3, r1
 8009e3a:	70fb      	strb	r3, [r7, #3]
    pxUSB->Inst->DCFG.b.DAD = ucAddress;
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	68da      	ldr	r2, [r3, #12]
 8009e40:	78fb      	ldrb	r3, [r7, #3]
 8009e42:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009e46:	b2d9      	uxtb	r1, r3
 8009e48:	f8d2 3800 	ldr.w	r3, [r2, #2048]	; 0x800
 8009e4c:	f361 130a 	bfi	r3, r1, #4, #7
 8009e50:	f8c2 3800 	str.w	r3, [r2, #2048]	; 0x800
}
 8009e54:	bf00      	nop
 8009e56:	370c      	adds	r7, #12
 8009e58:	46bd      	mov	sp, r7
 8009e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e5e:	4770      	bx	lr

08009e60 <USB_vCtrlEpOpen>:
/**
 * @brief Sets endpoint buffers and opens the default control endpoint.
 * @param pxUSB: pointer to the USB handle structure
 */
void USB_vCtrlEpOpen(USB_HandleType * pxUSB)
{
 8009e60:	b580      	push	{r7, lr}
 8009e62:	b082      	sub	sp, #8
 8009e64:	af00      	add	r7, sp, #0
 8009e66:	6078      	str	r0, [r7, #4]
    /* Allocate FIFO space for all used endpoints based on MPS */
    USB_vAllocateEPs(pxUSB);
 8009e68:	6878      	ldr	r0, [r7, #4]
 8009e6a:	f000 fb0d 	bl	800a488 <USB_vAllocateEPs>

    /* Open EP0 */
    USB_prvCtrlEpOpen(pxUSB);
 8009e6e:	6878      	ldr	r0, [r7, #4]
 8009e70:	f7ff fe6e 	bl	8009b50 <USB_prvCtrlEpOpen>
}
 8009e74:	bf00      	nop
 8009e76:	3708      	adds	r7, #8
 8009e78:	46bd      	mov	sp, r7
 8009e7a:	bd80      	pop	{r7, pc}

08009e7c <USB_vEpOpen>:
void USB_vEpOpen(
        USB_HandleType *    pxUSB,
        uint8_t             ucEpAddress,
        USB_EndPointType    eType,
        uint16_t            usMaxPacketSize)
{
 8009e7c:	b480      	push	{r7}
 8009e7e:	b087      	sub	sp, #28
 8009e80:	af00      	add	r7, sp, #0
 8009e82:	6078      	str	r0, [r7, #4]
 8009e84:	4608      	mov	r0, r1
 8009e86:	4611      	mov	r1, r2
 8009e88:	461a      	mov	r2, r3
 8009e8a:	4603      	mov	r3, r0
 8009e8c:	70fb      	strb	r3, [r7, #3]
 8009e8e:	460b      	mov	r3, r1
 8009e90:	70bb      	strb	r3, [r7, #2]
 8009e92:	4613      	mov	r3, r2
 8009e94:	803b      	strh	r3, [r7, #0]
    USB_OTG_GenEndpointType * pxDEP = USB_EPR(pxUSB, ucEpAddress);
 8009e96:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009e9a:	2b00      	cmp	r3, #0
 8009e9c:	da08      	bge.n	8009eb0 <USB_vEpOpen+0x34>
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	68da      	ldr	r2, [r3, #12]
 8009ea2:	78fb      	ldrb	r3, [r7, #3]
 8009ea4:	f003 030f 	and.w	r3, r3, #15
 8009ea8:	3348      	adds	r3, #72	; 0x48
 8009eaa:	015b      	lsls	r3, r3, #5
 8009eac:	4413      	add	r3, r2
 8009eae:	e005      	b.n	8009ebc <USB_vEpOpen+0x40>
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	68da      	ldr	r2, [r3, #12]
 8009eb4:	78fb      	ldrb	r3, [r7, #3]
 8009eb6:	3358      	adds	r3, #88	; 0x58
 8009eb8:	015b      	lsls	r3, r3, #5
 8009eba:	4413      	add	r3, r2
 8009ebc:	617b      	str	r3, [r7, #20]
    USB_EndPointHandleType * pxEP = USB_GET_EP_AT(pxUSB, ucEpAddress);
 8009ebe:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009ec2:	2b00      	cmp	r3, #0
 8009ec4:	da08      	bge.n	8009ed8 <USB_vEpOpen+0x5c>
 8009ec6:	78fb      	ldrb	r3, [r7, #3]
 8009ec8:	f003 030f 	and.w	r3, r3, #15
 8009ecc:	3303      	adds	r3, #3
 8009ece:	011b      	lsls	r3, r3, #4
 8009ed0:	687a      	ldr	r2, [r7, #4]
 8009ed2:	4413      	add	r3, r2
 8009ed4:	3304      	adds	r3, #4
 8009ed6:	e005      	b.n	8009ee4 <USB_vEpOpen+0x68>
 8009ed8:	78fb      	ldrb	r3, [r7, #3]
 8009eda:	3307      	adds	r3, #7
 8009edc:	011b      	lsls	r3, r3, #4
 8009ede:	687a      	ldr	r2, [r7, #4]
 8009ee0:	4413      	add	r3, r2
 8009ee2:	3304      	adds	r3, #4
 8009ee4:	613b      	str	r3, [r7, #16]
    uint8_t ucEpNum = ucEpAddress & 0xF;
 8009ee6:	78fb      	ldrb	r3, [r7, #3]
 8009ee8:	f003 030f 	and.w	r3, r3, #15
 8009eec:	73fb      	strb	r3, [r7, #15]

    pxEP->MaxPacketSize = usMaxPacketSize;
 8009eee:	693b      	ldr	r3, [r7, #16]
 8009ef0:	883a      	ldrh	r2, [r7, #0]
 8009ef2:	811a      	strh	r2, [r3, #8]
    pxEP->Type = eType;
 8009ef4:	693b      	ldr	r3, [r7, #16]
 8009ef6:	78ba      	ldrb	r2, [r7, #2]
 8009ef8:	729a      	strb	r2, [r3, #10]

    /* Activate Endpoint interrupts */
    if (ucEpAddress > 0x7F)
 8009efa:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009efe:	2b00      	cmp	r3, #0
 8009f00:	da0e      	bge.n	8009f20 <USB_vEpOpen+0xa4>
    {
        SET_BIT(pxUSB->Inst->DAINTMSK.w,
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	68db      	ldr	r3, [r3, #12]
 8009f06:	f8d3 281c 	ldr.w	r2, [r3, #2076]	; 0x81c
 8009f0a:	7bfb      	ldrb	r3, [r7, #15]
 8009f0c:	2101      	movs	r1, #1
 8009f0e:	fa01 f303 	lsl.w	r3, r1, r3
 8009f12:	4619      	mov	r1, r3
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	68db      	ldr	r3, [r3, #12]
 8009f18:	430a      	orrs	r2, r1
 8009f1a:	f8c3 281c 	str.w	r2, [r3, #2076]	; 0x81c
 8009f1e:	e00e      	b.n	8009f3e <USB_vEpOpen+0xc2>
                1 << (ucEpNum + USB_OTG_DAINTMSK_IEPM_Pos));
    }
    else
    {
        SET_BIT(pxUSB->Inst->DAINTMSK.w,
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	68db      	ldr	r3, [r3, #12]
 8009f24:	f8d3 281c 	ldr.w	r2, [r3, #2076]	; 0x81c
 8009f28:	7bfb      	ldrb	r3, [r7, #15]
 8009f2a:	3310      	adds	r3, #16
 8009f2c:	2101      	movs	r1, #1
 8009f2e:	fa01 f303 	lsl.w	r3, r1, r3
 8009f32:	4619      	mov	r1, r3
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	68db      	ldr	r3, [r3, #12]
 8009f38:	430a      	orrs	r2, r1
 8009f3a:	f8c3 281c 	str.w	r2, [r3, #2076]	; 0x81c
                1 << (ucEpNum + USB_OTG_DAINTMSK_OEPM_Pos));
    }

    /* Check if currently inactive */
    if (pxDEP->DxEPCTL.b.USBAEP == 0)
 8009f3e:	697b      	ldr	r3, [r7, #20]
 8009f40:	681b      	ldr	r3, [r3, #0]
 8009f42:	f3c3 33c0 	ubfx	r3, r3, #15, #1
 8009f46:	b2db      	uxtb	r3, r3
 8009f48:	2b00      	cmp	r3, #0
 8009f4a:	d126      	bne.n	8009f9a <USB_vEpOpen+0x11e>
    {
        pxDEP->DxEPCTL.b.MPSIZ  = pxEP->MaxPacketSize;
 8009f4c:	693b      	ldr	r3, [r7, #16]
 8009f4e:	891b      	ldrh	r3, [r3, #8]
 8009f50:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8009f54:	b299      	uxth	r1, r3
 8009f56:	697a      	ldr	r2, [r7, #20]
 8009f58:	6813      	ldr	r3, [r2, #0]
 8009f5a:	f361 030a 	bfi	r3, r1, #0, #11
 8009f5e:	6013      	str	r3, [r2, #0]
        pxDEP->DxEPCTL.b.EPTYP  = pxEP->Type;
 8009f60:	693b      	ldr	r3, [r7, #16]
 8009f62:	7a9b      	ldrb	r3, [r3, #10]
 8009f64:	f003 0303 	and.w	r3, r3, #3
 8009f68:	b2d9      	uxtb	r1, r3
 8009f6a:	697a      	ldr	r2, [r7, #20]
 8009f6c:	6813      	ldr	r3, [r2, #0]
 8009f6e:	f361 4393 	bfi	r3, r1, #18, #2
 8009f72:	6013      	str	r3, [r2, #0]

        /* Only valid for IN EP, the field is reserved for OUT EPs */
        pxDEP->DxEPCTL.b.TXFNUM = ucEpNum;
 8009f74:	7bfb      	ldrb	r3, [r7, #15]
 8009f76:	f003 030f 	and.w	r3, r3, #15
 8009f7a:	b2d9      	uxtb	r1, r3
 8009f7c:	697a      	ldr	r2, [r7, #20]
 8009f7e:	6813      	ldr	r3, [r2, #0]
 8009f80:	f361 5399 	bfi	r3, r1, #22, #4
 8009f84:	6013      	str	r3, [r2, #0]

        pxDEP->DxEPCTL.b.SD0PID_SEVNFRM = 1;
 8009f86:	697a      	ldr	r2, [r7, #20]
 8009f88:	6813      	ldr	r3, [r2, #0]
 8009f8a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009f8e:	6013      	str	r3, [r2, #0]
        pxDEP->DxEPCTL.b.USBAEP = 1;
 8009f90:	697a      	ldr	r2, [r7, #20]
 8009f92:	6813      	ldr	r3, [r2, #0]
 8009f94:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009f98:	6013      	str	r3, [r2, #0]
    }
}
 8009f9a:	bf00      	nop
 8009f9c:	371c      	adds	r7, #28
 8009f9e:	46bd      	mov	sp, r7
 8009fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fa4:	4770      	bx	lr

08009fa6 <USB_vEpClose>:
 * @brief Closes an active endpoint (EP0 shall not be closed).
 * @param pxUSB: pointer to the USB handle structure
 * @param ucEpAddress: endpoint address
 */
void USB_vEpClose(USB_HandleType * pxUSB, uint8_t ucEpAddress)
{
 8009fa6:	b580      	push	{r7, lr}
 8009fa8:	b084      	sub	sp, #16
 8009faa:	af00      	add	r7, sp, #0
 8009fac:	6078      	str	r0, [r7, #4]
 8009fae:	460b      	mov	r3, r1
 8009fb0:	70fb      	strb	r3, [r7, #3]
    USB_OTG_GenEndpointType * pxDEP = USB_EPR(pxUSB, ucEpAddress);
 8009fb2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009fb6:	2b00      	cmp	r3, #0
 8009fb8:	da08      	bge.n	8009fcc <USB_vEpClose+0x26>
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	68da      	ldr	r2, [r3, #12]
 8009fbe:	78fb      	ldrb	r3, [r7, #3]
 8009fc0:	f003 030f 	and.w	r3, r3, #15
 8009fc4:	3348      	adds	r3, #72	; 0x48
 8009fc6:	015b      	lsls	r3, r3, #5
 8009fc8:	4413      	add	r3, r2
 8009fca:	e005      	b.n	8009fd8 <USB_vEpClose+0x32>
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	68da      	ldr	r2, [r3, #12]
 8009fd0:	78fb      	ldrb	r3, [r7, #3]
 8009fd2:	3358      	adds	r3, #88	; 0x58
 8009fd4:	015b      	lsls	r3, r3, #5
 8009fd6:	4413      	add	r3, r2
 8009fd8:	60fb      	str	r3, [r7, #12]
    uint8_t ucEpNum = ucEpAddress & 0xF;
 8009fda:	78fb      	ldrb	r3, [r7, #3]
 8009fdc:	f003 030f 	and.w	r3, r3, #15
 8009fe0:	72fb      	strb	r3, [r7, #11]

    /* Deactivate Endpoint */
    if (ucEpAddress > 0x7F)
 8009fe2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009fe6:	2b00      	cmp	r3, #0
 8009fe8:	da23      	bge.n	800a032 <USB_vEpClose+0x8c>
    {
        /* Disable endpoint interrupts */
        CLEAR_BIT(pxUSB->Inst->DEACHMSK,
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	68db      	ldr	r3, [r3, #12]
 8009fee:	f8d3 283c 	ldr.w	r2, [r3, #2108]	; 0x83c
 8009ff2:	7afb      	ldrb	r3, [r7, #11]
 8009ff4:	2101      	movs	r1, #1
 8009ff6:	fa01 f303 	lsl.w	r3, r1, r3
 8009ffa:	43db      	mvns	r3, r3
 8009ffc:	4619      	mov	r1, r3
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	68db      	ldr	r3, [r3, #12]
 800a002:	400a      	ands	r2, r1
 800a004:	f8c3 283c 	str.w	r2, [r3, #2108]	; 0x83c
                1 << (ucEpNum + USB_OTG_DEACHINTMSK_IEP1INTM_Pos - 1));
        CLEAR_BIT(pxUSB->Inst->DAINTMSK.w,
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	68db      	ldr	r3, [r3, #12]
 800a00c:	f8d3 281c 	ldr.w	r2, [r3, #2076]	; 0x81c
 800a010:	7afb      	ldrb	r3, [r7, #11]
 800a012:	2101      	movs	r1, #1
 800a014:	fa01 f303 	lsl.w	r3, r1, r3
 800a018:	43db      	mvns	r3, r3
 800a01a:	4619      	mov	r1, r3
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	68db      	ldr	r3, [r3, #12]
 800a020:	400a      	ands	r2, r1
 800a022:	f8c3 281c 	str.w	r2, [r3, #2076]	; 0x81c
                1 << (ucEpNum + USB_OTG_DAINTMSK_IEPM_Pos));

        /* Flush dedicated FIFO */
        USB_prvFlushTxFifo(pxUSB, ucEpNum);
 800a026:	7afb      	ldrb	r3, [r7, #11]
 800a028:	4619      	mov	r1, r3
 800a02a:	6878      	ldr	r0, [r7, #4]
 800a02c:	f7ff facc 	bl	80095c8 <USB_prvFlushTxFifo>
 800a030:	e01f      	b.n	800a072 <USB_vEpClose+0xcc>
    }
    else
    {
        /* Disable endpoint interrupts */
        CLEAR_BIT(pxUSB->Inst->DEACHMSK,
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	68db      	ldr	r3, [r3, #12]
 800a036:	f8d3 283c 	ldr.w	r2, [r3, #2108]	; 0x83c
 800a03a:	7afb      	ldrb	r3, [r7, #11]
 800a03c:	3310      	adds	r3, #16
 800a03e:	2101      	movs	r1, #1
 800a040:	fa01 f303 	lsl.w	r3, r1, r3
 800a044:	43db      	mvns	r3, r3
 800a046:	4619      	mov	r1, r3
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	68db      	ldr	r3, [r3, #12]
 800a04c:	400a      	ands	r2, r1
 800a04e:	f8c3 283c 	str.w	r2, [r3, #2108]	; 0x83c
                1 << (ucEpNum + USB_OTG_DEACHINTMSK_OEP1INTM_Pos - 1));
        CLEAR_BIT(pxUSB->Inst->DAINTMSK.w,
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	68db      	ldr	r3, [r3, #12]
 800a056:	f8d3 281c 	ldr.w	r2, [r3, #2076]	; 0x81c
 800a05a:	7afb      	ldrb	r3, [r7, #11]
 800a05c:	3310      	adds	r3, #16
 800a05e:	2101      	movs	r1, #1
 800a060:	fa01 f303 	lsl.w	r3, r1, r3
 800a064:	43db      	mvns	r3, r3
 800a066:	4619      	mov	r1, r3
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	68db      	ldr	r3, [r3, #12]
 800a06c:	400a      	ands	r2, r1
 800a06e:	f8c3 281c 	str.w	r2, [r3, #2076]	; 0x81c
                1 << (ucEpNum + USB_OTG_DAINTMSK_OEPM_Pos));
    }

    /* If a transfer is ongoing, interrupt with NACK */
    if (pxDEP->DxEPCTL.b.EPENA != 0)
 800a072:	68fb      	ldr	r3, [r7, #12]
 800a074:	681b      	ldr	r3, [r3, #0]
 800a076:	f3c3 73c0 	ubfx	r3, r3, #31, #1
 800a07a:	b2db      	uxtb	r3, r3
 800a07c:	2b00      	cmp	r3, #0
 800a07e:	d004      	beq.n	800a08a <USB_vEpClose+0xe4>
    {
        pxDEP->DxEPCTL.w = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800a080:	68fb      	ldr	r3, [r7, #12]
 800a082:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800a086:	601a      	str	r2, [r3, #0]
 800a088:	e002      	b.n	800a090 <USB_vEpClose+0xea>
    }
    else
    {
        pxDEP->DxEPCTL.w = 0;
 800a08a:	68fb      	ldr	r3, [r7, #12]
 800a08c:	2200      	movs	r2, #0
 800a08e:	601a      	str	r2, [r3, #0]
    }

    pxDEP->DxEPTSIZ.w = 0;
 800a090:	68fb      	ldr	r3, [r7, #12]
 800a092:	2200      	movs	r2, #0
 800a094:	611a      	str	r2, [r3, #16]
    pxDEP->DxEPINT.w  = 0xFF;
 800a096:	68fb      	ldr	r3, [r7, #12]
 800a098:	22ff      	movs	r2, #255	; 0xff
 800a09a:	609a      	str	r2, [r3, #8]
}
 800a09c:	bf00      	nop
 800a09e:	3710      	adds	r7, #16
 800a0a0:	46bd      	mov	sp, r7
 800a0a2:	bd80      	pop	{r7, pc}

0800a0a4 <USB_vEpSetStall>:
 * @brief Set a STALL condition on an endpoint
 * @param pxUSB: pointer to the USB handle structure
 * @param ucEpAddress: endpoint number
 */
void USB_vEpSetStall(USB_HandleType * pxUSB, uint8_t ucEpAddress)
{
 800a0a4:	b580      	push	{r7, lr}
 800a0a6:	b084      	sub	sp, #16
 800a0a8:	af00      	add	r7, sp, #0
 800a0aa:	6078      	str	r0, [r7, #4]
 800a0ac:	460b      	mov	r3, r1
 800a0ae:	70fb      	strb	r3, [r7, #3]
    USB_OTG_GenEndpointType * pxDEP = USB_EPR(pxUSB, ucEpAddress);
 800a0b0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a0b4:	2b00      	cmp	r3, #0
 800a0b6:	da08      	bge.n	800a0ca <USB_vEpSetStall+0x26>
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	68da      	ldr	r2, [r3, #12]
 800a0bc:	78fb      	ldrb	r3, [r7, #3]
 800a0be:	f003 030f 	and.w	r3, r3, #15
 800a0c2:	3348      	adds	r3, #72	; 0x48
 800a0c4:	015b      	lsls	r3, r3, #5
 800a0c6:	4413      	add	r3, r2
 800a0c8:	e005      	b.n	800a0d6 <USB_vEpSetStall+0x32>
 800a0ca:	687b      	ldr	r3, [r7, #4]
 800a0cc:	68da      	ldr	r2, [r3, #12]
 800a0ce:	78fb      	ldrb	r3, [r7, #3]
 800a0d0:	3358      	adds	r3, #88	; 0x58
 800a0d2:	015b      	lsls	r3, r3, #5
 800a0d4:	4413      	add	r3, r2
 800a0d6:	60fb      	str	r3, [r7, #12]

    if (pxDEP->DxEPCTL.b.EPENA == 0)
 800a0d8:	68fb      	ldr	r3, [r7, #12]
 800a0da:	681b      	ldr	r3, [r3, #0]
 800a0dc:	f3c3 73c0 	ubfx	r3, r3, #31, #1
 800a0e0:	b2db      	uxtb	r3, r3
 800a0e2:	2b00      	cmp	r3, #0
 800a0e4:	d104      	bne.n	800a0f0 <USB_vEpSetStall+0x4c>
    {
        pxDEP->DxEPCTL.b.EPDIS = 0;
 800a0e6:	68fa      	ldr	r2, [r7, #12]
 800a0e8:	6813      	ldr	r3, [r2, #0]
 800a0ea:	f36f 739e 	bfc	r3, #30, #1
 800a0ee:	6013      	str	r3, [r2, #0]
    }
    pxDEP->DxEPCTL.b.STALL = 1;
 800a0f0:	68fa      	ldr	r2, [r7, #12]
 800a0f2:	6813      	ldr	r3, [r2, #0]
 800a0f4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800a0f8:	6013      	str	r3, [r2, #0]

    /* STALL-ed EP must still be able to receive SETUP */
    if (ucEpAddress == 0)
 800a0fa:	78fb      	ldrb	r3, [r7, #3]
 800a0fc:	2b00      	cmp	r3, #0
 800a0fe:	d102      	bne.n	800a106 <USB_vEpSetStall+0x62>
    {
        USB_prvPrepareSetup(pxUSB);
 800a100:	6878      	ldr	r0, [r7, #4]
 800a102:	f7ff fc71 	bl	80099e8 <USB_prvPrepareSetup>
    }
}
 800a106:	bf00      	nop
 800a108:	3710      	adds	r7, #16
 800a10a:	46bd      	mov	sp, r7
 800a10c:	bd80      	pop	{r7, pc}

0800a10e <USB_vEpClearStall>:
 * @brief Clear a STALL condition on an endpoint
 * @param pxUSB: pointer to the USB handle structure
 * @param ucEpAddress: endpoint number
 */
void USB_vEpClearStall(USB_HandleType * pxUSB, uint8_t ucEpAddress)
{
 800a10e:	b480      	push	{r7}
 800a110:	b085      	sub	sp, #20
 800a112:	af00      	add	r7, sp, #0
 800a114:	6078      	str	r0, [r7, #4]
 800a116:	460b      	mov	r3, r1
 800a118:	70fb      	strb	r3, [r7, #3]
    USB_OTG_GenEndpointType * pxDEP = USB_EPR(pxUSB, ucEpAddress);
 800a11a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a11e:	2b00      	cmp	r3, #0
 800a120:	da08      	bge.n	800a134 <USB_vEpClearStall+0x26>
 800a122:	687b      	ldr	r3, [r7, #4]
 800a124:	68da      	ldr	r2, [r3, #12]
 800a126:	78fb      	ldrb	r3, [r7, #3]
 800a128:	f003 030f 	and.w	r3, r3, #15
 800a12c:	3348      	adds	r3, #72	; 0x48
 800a12e:	015b      	lsls	r3, r3, #5
 800a130:	4413      	add	r3, r2
 800a132:	e005      	b.n	800a140 <USB_vEpClearStall+0x32>
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	68da      	ldr	r2, [r3, #12]
 800a138:	78fb      	ldrb	r3, [r7, #3]
 800a13a:	3358      	adds	r3, #88	; 0x58
 800a13c:	015b      	lsls	r3, r3, #5
 800a13e:	4413      	add	r3, r2
 800a140:	60fb      	str	r3, [r7, #12]

    pxDEP->DxEPCTL.b.STALL = 0;
 800a142:	68fa      	ldr	r2, [r7, #12]
 800a144:	6813      	ldr	r3, [r2, #0]
 800a146:	f36f 5355 	bfc	r3, #21, #1
 800a14a:	6013      	str	r3, [r2, #0]

    /* INTERRUPT || BULK -> set DATA0 PID */
    if (pxDEP->DxEPCTL.b.EPTYP >= USB_EP_TYPE_BULK)
 800a14c:	68fb      	ldr	r3, [r7, #12]
 800a14e:	681b      	ldr	r3, [r3, #0]
 800a150:	f3c3 4381 	ubfx	r3, r3, #18, #2
 800a154:	b2db      	uxtb	r3, r3
 800a156:	2b01      	cmp	r3, #1
 800a158:	d904      	bls.n	800a164 <USB_vEpClearStall+0x56>
    {
        pxDEP->DxEPCTL.b.SD0PID_SEVNFRM = 1;
 800a15a:	68fa      	ldr	r2, [r7, #12]
 800a15c:	6813      	ldr	r3, [r2, #0]
 800a15e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a162:	6013      	str	r3, [r2, #0]
    }
}
 800a164:	bf00      	nop
 800a166:	3714      	adds	r7, #20
 800a168:	46bd      	mov	sp, r7
 800a16a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a16e:	4770      	bx	lr

0800a170 <USB_vEpReceive>:
void USB_vEpReceive(
        USB_HandleType *    pxUSB,
        uint8_t             ucEpAddress,
        uint8_t *           pucData,
        uint16_t            usLength)
{
 800a170:	b580      	push	{r7, lr}
 800a172:	b086      	sub	sp, #24
 800a174:	af00      	add	r7, sp, #0
 800a176:	60f8      	str	r0, [r7, #12]
 800a178:	607a      	str	r2, [r7, #4]
 800a17a:	461a      	mov	r2, r3
 800a17c:	460b      	mov	r3, r1
 800a17e:	72fb      	strb	r3, [r7, #11]
 800a180:	4613      	mov	r3, r2
 800a182:	813b      	strh	r3, [r7, #8]
    USB_EndPointHandleType * pxEP = &pxUSB->EP.OUT[ucEpAddress];
 800a184:	7afb      	ldrb	r3, [r7, #11]
 800a186:	3307      	adds	r3, #7
 800a188:	011b      	lsls	r3, r3, #4
 800a18a:	68fa      	ldr	r2, [r7, #12]
 800a18c:	4413      	add	r3, r2
 800a18e:	3304      	adds	r3, #4
 800a190:	617b      	str	r3, [r7, #20]

    /* setup transfer */
    pxEP->Transfer.Data       = pucData;
 800a192:	697b      	ldr	r3, [r7, #20]
 800a194:	687a      	ldr	r2, [r7, #4]
 800a196:	601a      	str	r2, [r3, #0]
    pxEP->Transfer.Progress   = usLength;
 800a198:	697b      	ldr	r3, [r7, #20]
 800a19a:	893a      	ldrh	r2, [r7, #8]
 800a19c:	80da      	strh	r2, [r3, #6]
    pxEP->Transfer.Length     = 0;
 800a19e:	697b      	ldr	r3, [r7, #20]
 800a1a0:	2200      	movs	r2, #0
 800a1a2:	809a      	strh	r2, [r3, #4]

    USB_prvEpReceive(pxUSB, ucEpAddress);
 800a1a4:	7afb      	ldrb	r3, [r7, #11]
 800a1a6:	4619      	mov	r1, r3
 800a1a8:	68f8      	ldr	r0, [r7, #12]
 800a1aa:	f7ff fbae 	bl	800990a <USB_prvEpReceive>
}
 800a1ae:	bf00      	nop
 800a1b0:	3718      	adds	r7, #24
 800a1b2:	46bd      	mov	sp, r7
 800a1b4:	bd80      	pop	{r7, pc}

0800a1b6 <USB_vEpSend>:
void USB_vEpSend(
        USB_HandleType *    pxUSB,
        uint8_t             ucEpAddress,
        const uint8_t *     pucData,
        uint16_t            usLength)
{
 800a1b6:	b580      	push	{r7, lr}
 800a1b8:	b086      	sub	sp, #24
 800a1ba:	af00      	add	r7, sp, #0
 800a1bc:	60f8      	str	r0, [r7, #12]
 800a1be:	607a      	str	r2, [r7, #4]
 800a1c0:	461a      	mov	r2, r3
 800a1c2:	460b      	mov	r3, r1
 800a1c4:	72fb      	strb	r3, [r7, #11]
 800a1c6:	4613      	mov	r3, r2
 800a1c8:	813b      	strh	r3, [r7, #8]
    uint8_t ucEpNum = ucEpAddress & 0xF;
 800a1ca:	7afb      	ldrb	r3, [r7, #11]
 800a1cc:	f003 030f 	and.w	r3, r3, #15
 800a1d0:	75fb      	strb	r3, [r7, #23]
    USB_EndPointHandleType * pxEP = &pxUSB->EP.IN[ucEpNum];
 800a1d2:	7dfb      	ldrb	r3, [r7, #23]
 800a1d4:	3303      	adds	r3, #3
 800a1d6:	011b      	lsls	r3, r3, #4
 800a1d8:	68fa      	ldr	r2, [r7, #12]
 800a1da:	4413      	add	r3, r2
 800a1dc:	3304      	adds	r3, #4
 800a1de:	613b      	str	r3, [r7, #16]

    /* setup and start the transfer */
    pxEP->Transfer.Data       = (uint8_t*)pucData;
 800a1e0:	693b      	ldr	r3, [r7, #16]
 800a1e2:	687a      	ldr	r2, [r7, #4]
 800a1e4:	601a      	str	r2, [r3, #0]
    pxEP->Transfer.Progress   = usLength;
 800a1e6:	693b      	ldr	r3, [r7, #16]
 800a1e8:	893a      	ldrh	r2, [r7, #8]
 800a1ea:	80da      	strh	r2, [r3, #6]
    pxEP->Transfer.Length     = usLength;
 800a1ec:	693b      	ldr	r3, [r7, #16]
 800a1ee:	893a      	ldrh	r2, [r7, #8]
 800a1f0:	809a      	strh	r2, [r3, #4]

    USB_prvEpSend(pxUSB, ucEpNum);
 800a1f2:	7dfb      	ldrb	r3, [r7, #23]
 800a1f4:	4619      	mov	r1, r3
 800a1f6:	68f8      	ldr	r0, [r7, #12]
 800a1f8:	f7ff fafb 	bl	80097f2 <USB_prvEpSend>
}
 800a1fc:	bf00      	nop
 800a1fe:	3718      	adds	r7, #24
 800a200:	46bd      	mov	sp, r7
 800a202:	bd80      	pop	{r7, pc}

0800a204 <USB_vDevIRQHandler>:
 * @brief USB interrupt handler that provides event-driven peripheral management
 *        and handle callbacks.
 * @param pxUSB: pointer to the USB handle structure
 */
void USB_vDevIRQHandler(USB_HandleType * pxUSB)
{
 800a204:	b580      	push	{r7, lr}
 800a206:	b08a      	sub	sp, #40	; 0x28
 800a208:	af00      	add	r7, sp, #0
 800a20a:	6078      	str	r0, [r7, #4]
    uint32_t ulGINT = pxUSB->Inst->GINTSTS.w & pxUSB->Inst->GINTMSK.w;
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	68db      	ldr	r3, [r3, #12]
 800a210:	695a      	ldr	r2, [r3, #20]
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	68db      	ldr	r3, [r3, #12]
 800a216:	699b      	ldr	r3, [r3, #24]
 800a218:	4013      	ands	r3, r2
 800a21a:	61fb      	str	r3, [r7, #28]

    if (ulGINT != 0)
 800a21c:	69fb      	ldr	r3, [r7, #28]
 800a21e:	2b00      	cmp	r3, #0
 800a220:	f000 812c 	beq.w	800a47c <USB_vDevIRQHandler+0x278>
            struct {
                uint16_t IEPINT;
                uint16_t OEPINT;
            }b;
            uint32_t w;
        }xDAINT = { .w = pxUSB->Inst->DAINT.w & pxUSB->Inst->DAINTMSK.w };
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	68db      	ldr	r3, [r3, #12]
 800a228:	f8d3 2818 	ldr.w	r2, [r3, #2072]	; 0x818
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	68db      	ldr	r3, [r3, #12]
 800a230:	f8d3 381c 	ldr.w	r3, [r3, #2076]	; 0x81c
 800a234:	4013      	ands	r3, r2
 800a236:	60bb      	str	r3, [r7, #8]

        /* Rx FIFO level reached */
        if ((ulGINT & USB_OTG_GINTSTS_RXFLVL) != 0)
 800a238:	69fb      	ldr	r3, [r7, #28]
 800a23a:	f003 0310 	and.w	r3, r3, #16
 800a23e:	2b00      	cmp	r3, #0
 800a240:	d03c      	beq.n	800a2bc <USB_vDevIRQHandler+0xb8>
        {
            uint32_t ulGRXSTSP  = pxUSB->Inst->GRXSTSP.w;
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	68db      	ldr	r3, [r3, #12]
 800a246:	6a1b      	ldr	r3, [r3, #32]
 800a248:	61bb      	str	r3, [r7, #24]
            uint16_t usDataCount= (ulGRXSTSP & USB_OTG_GRXSTSP_BCNT_Msk)
                                            >> USB_OTG_GRXSTSP_BCNT_Pos;
 800a24a:	69bb      	ldr	r3, [r7, #24]
 800a24c:	091b      	lsrs	r3, r3, #4
 800a24e:	b29b      	uxth	r3, r3
            uint16_t usDataCount= (ulGRXSTSP & USB_OTG_GRXSTSP_BCNT_Msk)
 800a250:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800a254:	82fb      	strh	r3, [r7, #22]
            uint8_t  ucEpNum    = (ulGRXSTSP & USB_OTG_GRXSTSP_EPNUM_Msk)
                                            >> USB_OTG_GRXSTSP_EPNUM_Pos;
 800a256:	69bb      	ldr	r3, [r7, #24]
 800a258:	b2db      	uxtb	r3, r3
            uint8_t  ucEpNum    = (ulGRXSTSP & USB_OTG_GRXSTSP_EPNUM_Msk)
 800a25a:	f003 030f 	and.w	r3, r3, #15
 800a25e:	757b      	strb	r3, [r7, #21]
            USB_EndPointHandleType * pxEP = &pxUSB->EP.OUT[ucEpNum];
 800a260:	7d7b      	ldrb	r3, [r7, #21]
 800a262:	3307      	adds	r3, #7
 800a264:	011b      	lsls	r3, r3, #4
 800a266:	687a      	ldr	r2, [r7, #4]
 800a268:	4413      	add	r3, r2
 800a26a:	3304      	adds	r3, #4
 800a26c:	613b      	str	r3, [r7, #16]

            switch (ulGRXSTSP & USB_OTG_GRXSTSP_PKTSTS_Msk)
 800a26e:	69bb      	ldr	r3, [r7, #24]
 800a270:	f403 13f0 	and.w	r3, r3, #1966080	; 0x1e0000
 800a274:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800a278:	d003      	beq.n	800a282 <USB_vDevIRQHandler+0x7e>
 800a27a:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800a27e:	d015      	beq.n	800a2ac <USB_vDevIRQHandler+0xa8>
                    USB_prvReadFifo(pxUSB, (uint8_t *)&pxUSB->Setup,
                            sizeof(pxUSB->Setup));
                    break;

                default:
                    break;
 800a280:	e01d      	b.n	800a2be <USB_vDevIRQHandler+0xba>
                    USB_prvReadFifo(pxUSB, pxEP->Transfer.Data, usDataCount);
 800a282:	693b      	ldr	r3, [r7, #16]
 800a284:	681b      	ldr	r3, [r3, #0]
 800a286:	8afa      	ldrh	r2, [r7, #22]
 800a288:	4619      	mov	r1, r3
 800a28a:	6878      	ldr	r0, [r7, #4]
 800a28c:	f7ff fa1c 	bl	80096c8 <USB_prvReadFifo>
                    pxEP->Transfer.Length += usDataCount;
 800a290:	693b      	ldr	r3, [r7, #16]
 800a292:	889a      	ldrh	r2, [r3, #4]
 800a294:	8afb      	ldrh	r3, [r7, #22]
 800a296:	4413      	add	r3, r2
 800a298:	b29a      	uxth	r2, r3
 800a29a:	693b      	ldr	r3, [r7, #16]
 800a29c:	809a      	strh	r2, [r3, #4]
                    pxEP->Transfer.Data += usDataCount;
 800a29e:	693b      	ldr	r3, [r7, #16]
 800a2a0:	681a      	ldr	r2, [r3, #0]
 800a2a2:	8afb      	ldrh	r3, [r7, #22]
 800a2a4:	441a      	add	r2, r3
 800a2a6:	693b      	ldr	r3, [r7, #16]
 800a2a8:	601a      	str	r2, [r3, #0]
                    break;
 800a2aa:	e008      	b.n	800a2be <USB_vDevIRQHandler+0xba>
                    USB_prvReadFifo(pxUSB, (uint8_t *)&pxUSB->Setup,
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	3304      	adds	r3, #4
 800a2b0:	2208      	movs	r2, #8
 800a2b2:	4619      	mov	r1, r3
 800a2b4:	6878      	ldr	r0, [r7, #4]
 800a2b6:	f7ff fa07 	bl	80096c8 <USB_prvReadFifo>
                    break;
 800a2ba:	e000      	b.n	800a2be <USB_vDevIRQHandler+0xba>
            }
        }
 800a2bc:	bf00      	nop

        /* OUT endpoint interrupts */
        if ((ulGINT & USB_OTG_GINTSTS_OEPINT) != 0)
 800a2be:	69fb      	ldr	r3, [r7, #28]
 800a2c0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800a2c4:	2b00      	cmp	r3, #0
 800a2c6:	d01a      	beq.n	800a2fe <USB_vDevIRQHandler+0xfa>
        {
            uint8_t ucEpNum;

            /* Handle individual endpoint interrupts */
            for (ucEpNum = 0; xDAINT.b.OEPINT != 0; ucEpNum++, xDAINT.b.OEPINT >>= 1)
 800a2c8:	2300      	movs	r3, #0
 800a2ca:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800a2ce:	e013      	b.n	800a2f8 <USB_vDevIRQHandler+0xf4>
            {
                if ((xDAINT.b.OEPINT & 1) != 0)
 800a2d0:	897b      	ldrh	r3, [r7, #10]
 800a2d2:	f003 0301 	and.w	r3, r3, #1
 800a2d6:	2b00      	cmp	r3, #0
 800a2d8:	d005      	beq.n	800a2e6 <USB_vDevIRQHandler+0xe2>
                {
                    USB_prvOutEpEventHandler(pxUSB, ucEpNum);
 800a2da:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a2de:	4619      	mov	r1, r3
 800a2e0:	6878      	ldr	r0, [r7, #4]
 800a2e2:	f7ff fbec 	bl	8009abe <USB_prvOutEpEventHandler>
            for (ucEpNum = 0; xDAINT.b.OEPINT != 0; ucEpNum++, xDAINT.b.OEPINT >>= 1)
 800a2e6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a2ea:	3301      	adds	r3, #1
 800a2ec:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800a2f0:	897b      	ldrh	r3, [r7, #10]
 800a2f2:	085b      	lsrs	r3, r3, #1
 800a2f4:	b29b      	uxth	r3, r3
 800a2f6:	817b      	strh	r3, [r7, #10]
 800a2f8:	897b      	ldrh	r3, [r7, #10]
 800a2fa:	2b00      	cmp	r3, #0
 800a2fc:	d1e8      	bne.n	800a2d0 <USB_vDevIRQHandler+0xcc>
                }
            }
        }

        /* IN endpoint interrupts */
        if ((ulGINT & USB_OTG_GINTSTS_IEPINT) != 0)
 800a2fe:	69fb      	ldr	r3, [r7, #28]
 800a300:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800a304:	2b00      	cmp	r3, #0
 800a306:	d01a      	beq.n	800a33e <USB_vDevIRQHandler+0x13a>
        {
            uint8_t ucEpNum;

            /* Handle individual endpoint interrupts */
            for (ucEpNum = 0; xDAINT.b.IEPINT != 0; ucEpNum++, xDAINT.b.IEPINT >>= 1)
 800a308:	2300      	movs	r3, #0
 800a30a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800a30e:	e013      	b.n	800a338 <USB_vDevIRQHandler+0x134>
            {
                if ((xDAINT.b.IEPINT & 1) != 0)
 800a310:	893b      	ldrh	r3, [r7, #8]
 800a312:	f003 0301 	and.w	r3, r3, #1
 800a316:	2b00      	cmp	r3, #0
 800a318:	d005      	beq.n	800a326 <USB_vDevIRQHandler+0x122>
                {
                    USB_prvInEpEventHandler(pxUSB, ucEpNum);
 800a31a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800a31e:	4619      	mov	r1, r3
 800a320:	6878      	ldr	r0, [r7, #4]
 800a322:	f7ff fb73 	bl	8009a0c <USB_prvInEpEventHandler>
            for (ucEpNum = 0; xDAINT.b.IEPINT != 0; ucEpNum++, xDAINT.b.IEPINT >>= 1)
 800a326:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800a32a:	3301      	adds	r3, #1
 800a32c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800a330:	893b      	ldrh	r3, [r7, #8]
 800a332:	085b      	lsrs	r3, r3, #1
 800a334:	b29b      	uxth	r3, r3
 800a336:	813b      	strh	r3, [r7, #8]
 800a338:	893b      	ldrh	r3, [r7, #8]
 800a33a:	2b00      	cmp	r3, #0
 800a33c:	d1e8      	bne.n	800a310 <USB_vDevIRQHandler+0x10c>
                }
            }
        }

        /* Handle Reset Interrupt */
        if ((ulGINT & USB_OTG_GINTSTS_USBRST) != 0)
 800a33e:	69fb      	ldr	r3, [r7, #28]
 800a340:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800a344:	2b00      	cmp	r3, #0
 800a346:	d01e      	beq.n	800a386 <USB_vDevIRQHandler+0x182>
        {
            /* Clear IT flag */
            USB_FLAG_CLEAR(pxUSB, USBRST);
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	68db      	ldr	r3, [r3, #12]
 800a34c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800a350:	615a      	str	r2, [r3, #20]

            pxUSB->LinkState = USB_LINK_STATE_ACTIVE;
 800a352:	687b      	ldr	r3, [r7, #4]
 800a354:	2200      	movs	r2, #0
 800a356:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

            /* Stop any ongoing Remote Wakeup signaling and EP0 transfers */
            USB_REG_BIT(pxUSB,DCTL,RWUSIG) = 0;
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	68da      	ldr	r2, [r3, #12]
 800a35e:	f8d2 3804 	ldr.w	r3, [r2, #2052]	; 0x804
 800a362:	f36f 0300 	bfc	r3, #0, #1
 800a366:	f8c2 3804 	str.w	r3, [r2, #2052]	; 0x804
            USB_prvFlushRxFifo(pxUSB);
 800a36a:	6878      	ldr	r0, [r7, #4]
 800a36c:	f7ff f93f 	bl	80095ee <USB_prvFlushRxFifo>
            USB_prvFlushTxFifo(pxUSB, 0);
 800a370:	2100      	movs	r1, #0
 800a372:	6878      	ldr	r0, [r7, #4]
 800a374:	f7ff f928 	bl	80095c8 <USB_prvFlushTxFifo>

            /* Clear EP interrupt flags */
            USB_prvClearEpInts(pxUSB);
 800a378:	6878      	ldr	r0, [r7, #4]
 800a37a:	f7ff f946 	bl	800960a <USB_prvClearEpInts>

            /* Set default address (0) */
            USB_vSetAddress(pxUSB, 0);
 800a37e:	2100      	movs	r1, #0
 800a380:	6878      	ldr	r0, [r7, #4]
 800a382:	f7ff fd55 	bl	8009e30 <USB_vSetAddress>
        }

        /* Handle Enumeration done Interrupt */
        if ((ulGINT & USB_OTG_GINTSTS_ENUMDNE) != 0)
 800a386:	69fb      	ldr	r3, [r7, #28]
 800a388:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800a38c:	2b00      	cmp	r3, #0
 800a38e:	d029      	beq.n	800a3e4 <USB_vDevIRQHandler+0x1e0>
        {
            USB_SpeedType eSpeed = USB_SPEED_FULL;
 800a390:	2300      	movs	r3, #0
 800a392:	73fb      	strb	r3, [r7, #15]

            /* Clear IT flag */
            USB_FLAG_CLEAR(pxUSB, ENUMDNE);
 800a394:	687b      	ldr	r3, [r7, #4]
 800a396:	68db      	ldr	r3, [r3, #12]
 800a398:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800a39c:	615a      	str	r2, [r3, #20]

            /* Clear global IN NAK */
            USB_REG_BIT(pxUSB,DCTL,CGINAK) = 1;
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	68da      	ldr	r2, [r3, #12]
 800a3a2:	f8d2 3804 	ldr.w	r3, [r2, #2052]	; 0x804
 800a3a6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a3aa:	f8c2 3804 	str.w	r3, [r2, #2052]	; 0x804
            {
                /* Full speed enumeration */
                uint32_t ulTRDT;

                /* Get most suitable value depending on AHB frequency */
                ulTRDT = 224000000 / RCC_ulClockFreq_Hz(HCLK);
 800a3ae:	f7fb ffa1 	bl	80062f4 <HAL_RCC_GetHCLKFreq>
 800a3b2:	4603      	mov	r3, r0
 800a3b4:	4a33      	ldr	r2, [pc, #204]	; (800a484 <USB_vDevIRQHandler+0x280>)
 800a3b6:	fbb2 f3f3 	udiv	r3, r2, r3
 800a3ba:	623b      	str	r3, [r7, #32]
                if (ulTRDT < 6)
 800a3bc:	6a3b      	ldr	r3, [r7, #32]
 800a3be:	2b05      	cmp	r3, #5
 800a3c0:	d801      	bhi.n	800a3c6 <USB_vDevIRQHandler+0x1c2>
                {
                    ulTRDT = 6;
 800a3c2:	2306      	movs	r3, #6
 800a3c4:	623b      	str	r3, [r7, #32]
                }
                pxUSB->Inst->GUSBCFG.b.TRDT = ulTRDT;
 800a3c6:	687b      	ldr	r3, [r7, #4]
 800a3c8:	68da      	ldr	r2, [r3, #12]
 800a3ca:	6a3b      	ldr	r3, [r7, #32]
 800a3cc:	f003 030f 	and.w	r3, r3, #15
 800a3d0:	b2d9      	uxtb	r1, r3
 800a3d2:	68d3      	ldr	r3, [r2, #12]
 800a3d4:	f361 238d 	bfi	r3, r1, #10, #4
 800a3d8:	60d3      	str	r3, [r2, #12]
            }

            /* Notify device handler */
            USB_vResetCallback(pxUSB, eSpeed);
 800a3da:	7bfb      	ldrb	r3, [r7, #15]
 800a3dc:	4619      	mov	r1, r3
 800a3de:	6878      	ldr	r0, [r7, #4]
 800a3e0:	f7fe f896 	bl	8008510 <USBD_ResetCallback>
        }

        /* Handle Resume Interrupt */
        if ((ulGINT & USB_OTG_GINTSTS_WKUINT) != 0)
 800a3e4:	69fb      	ldr	r3, [r7, #28]
 800a3e6:	2b00      	cmp	r3, #0
 800a3e8:	da18      	bge.n	800a41c <USB_vDevIRQHandler+0x218>
        {
            /* Stop any ongoing Remote Wakeup signaling */
            USB_REG_BIT(pxUSB,DCTL,RWUSIG) = 0;
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	68da      	ldr	r2, [r3, #12]
 800a3ee:	f8d2 3804 	ldr.w	r3, [r2, #2052]	; 0x804
 800a3f2:	f36f 0300 	bfc	r3, #0, #1
 800a3f6:	f8c2 3804 	str.w	r3, [r2, #2052]	; 0x804

            USB_FLAG_CLEAR(pxUSB, WKUINT);
 800a3fa:	687b      	ldr	r3, [r7, #4]
 800a3fc:	68db      	ldr	r3, [r3, #12]
 800a3fe:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800a402:	615a      	str	r2, [r3, #20]

            XPD_SAFE_CALLBACK(pxUSB->Callbacks.Resume, pxUSB);
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	69db      	ldr	r3, [r3, #28]
 800a408:	2b00      	cmp	r3, #0
 800a40a:	d003      	beq.n	800a414 <USB_vDevIRQHandler+0x210>
 800a40c:	687b      	ldr	r3, [r7, #4]
 800a40e:	69db      	ldr	r3, [r3, #28]
 800a410:	6878      	ldr	r0, [r7, #4]
 800a412:	4798      	blx	r3

            /* LPM state is changed after Resume callback
             * -> possible to determine exited suspend level */
            pxUSB->LinkState = USB_LINK_STATE_ACTIVE;
 800a414:	687b      	ldr	r3, [r7, #4]
 800a416:	2200      	movs	r2, #0
 800a418:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
            XPD_SAFE_CALLBACK(pxUSB->Callbacks.Suspend, pxUSB);
        }
#endif

        /* Handle Suspend Interrupt */
        if ((ulGINT & USB_OTG_GINTSTS_USBSUSP) != 0)
 800a41c:	69fb      	ldr	r3, [r7, #28]
 800a41e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a422:	2b00      	cmp	r3, #0
 800a424:	d019      	beq.n	800a45a <USB_vDevIRQHandler+0x256>
        {
            USB_FLAG_CLEAR(pxUSB, USBSUSP);
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	68db      	ldr	r3, [r3, #12]
 800a42a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800a42e:	615a      	str	r2, [r3, #20]

            if (USB_REG_BIT(pxUSB,DSTS,SUSPSTS) != 0)
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	68db      	ldr	r3, [r3, #12]
 800a434:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
 800a438:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800a43c:	b2db      	uxtb	r3, r3
 800a43e:	2b00      	cmp	r3, #0
 800a440:	d00b      	beq.n	800a45a <USB_vDevIRQHandler+0x256>
            {
                /* Set the target Link State */
                pxUSB->LinkState = USB_LINK_STATE_SUSPEND;
 800a442:	687b      	ldr	r3, [r7, #4]
 800a444:	2202      	movs	r2, #2
 800a446:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
                XPD_SAFE_CALLBACK(pxUSB->Callbacks.Suspend, pxUSB);
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	699b      	ldr	r3, [r3, #24]
 800a44e:	2b00      	cmp	r3, #0
 800a450:	d003      	beq.n	800a45a <USB_vDevIRQHandler+0x256>
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	699b      	ldr	r3, [r3, #24]
 800a456:	6878      	ldr	r0, [r7, #4]
 800a458:	4798      	blx	r3
            }
        }

        /* Handle SOF Interrupt */
        if ((ulGINT & USB_OTG_GINTSTS_SOF) != 0)
 800a45a:	69fb      	ldr	r3, [r7, #28]
 800a45c:	f003 0308 	and.w	r3, r3, #8
 800a460:	2b00      	cmp	r3, #0
 800a462:	d00b      	beq.n	800a47c <USB_vDevIRQHandler+0x278>
        {
            USB_FLAG_CLEAR(pxUSB, SOF);
 800a464:	687b      	ldr	r3, [r7, #4]
 800a466:	68db      	ldr	r3, [r3, #12]
 800a468:	2208      	movs	r2, #8
 800a46a:	615a      	str	r2, [r3, #20]

            XPD_SAFE_CALLBACK(pxUSB->Callbacks.SOF, pxUSB);
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	6a1b      	ldr	r3, [r3, #32]
 800a470:	2b00      	cmp	r3, #0
 800a472:	d003      	beq.n	800a47c <USB_vDevIRQHandler+0x278>
 800a474:	687b      	ldr	r3, [r7, #4]
 800a476:	6a1b      	ldr	r3, [r3, #32]
 800a478:	6878      	ldr	r0, [r7, #4]
 800a47a:	4798      	blx	r3
        }
    }
}
 800a47c:	bf00      	nop
 800a47e:	3728      	adds	r7, #40	; 0x28
 800a480:	46bd      	mov	sp, r7
 800a482:	bd80      	pop	{r7, pc}
 800a484:	0d59f800 	.word	0x0d59f800

0800a488 <USB_vAllocateEPs>:
 * @brief Configure peripheral FIFO allocation for endpoints
 *        after device initialization and before starting the USB operation.
 * @param pxUSB: pointer to the USB handle structure
 */
__weak void USB_vAllocateEPs(USB_HandleType * pxUSB)
{
 800a488:	b480      	push	{r7}
 800a48a:	b089      	sub	sp, #36	; 0x24
 800a48c:	af00      	add	r7, sp, #0
 800a48e:	6078      	str	r0, [r7, #4]
    XPD_ReturnType eResult = XPD_OK;
 800a490:	2300      	movs	r3, #0
 800a492:	74fb      	strb	r3, [r7, #19]
    uint8_t ucEpNum;
    uint8_t ucEpCount = USB_ENDPOINT_COUNT(pxUSB);
 800a494:	2306      	movs	r3, #6
 800a496:	74bb      	strb	r3, [r7, #18]
    uint32_t ulMinFifoSizeVal = 16;
 800a498:	2310      	movs	r3, #16
 800a49a:	60fb      	str	r3, [r7, #12]
    uint32_t ulFifoSize = ulMinFifoSizeVal * sizeof(uint32_t);
 800a49c:	68fb      	ldr	r3, [r7, #12]
 800a49e:	009b      	lsls	r3, r3, #2
 800a4a0:	61bb      	str	r3, [r7, #24]
    uint32_t ulFifoOffset;
    uint32_t ulFifoLimit = USB_TOTAL_FIFO_SIZE(pxUSB);
 800a4a2:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 800a4a6:	60bb      	str	r3, [r7, #8]

    /* Configure the global Receive FIFO based on the largest requested OUT EP size */
    for (ucEpNum = 0; ucEpNum < ucEpCount; ucEpNum++)
 800a4a8:	2300      	movs	r3, #0
 800a4aa:	77fb      	strb	r3, [r7, #31]
 800a4ac:	e013      	b.n	800a4d6 <USB_vAllocateEPs+0x4e>
    {
        if (pxUSB->EP.OUT[ucEpNum].MaxPacketSize > ulFifoSize)
 800a4ae:	7ffb      	ldrb	r3, [r7, #31]
 800a4b0:	687a      	ldr	r2, [r7, #4]
 800a4b2:	011b      	lsls	r3, r3, #4
 800a4b4:	4413      	add	r3, r2
 800a4b6:	337c      	adds	r3, #124	; 0x7c
 800a4b8:	881b      	ldrh	r3, [r3, #0]
 800a4ba:	461a      	mov	r2, r3
 800a4bc:	69bb      	ldr	r3, [r7, #24]
 800a4be:	4293      	cmp	r3, r2
 800a4c0:	d206      	bcs.n	800a4d0 <USB_vAllocateEPs+0x48>
        {
            ulFifoSize = pxUSB->EP.OUT[ucEpNum].MaxPacketSize;
 800a4c2:	7ffb      	ldrb	r3, [r7, #31]
 800a4c4:	687a      	ldr	r2, [r7, #4]
 800a4c6:	011b      	lsls	r3, r3, #4
 800a4c8:	4413      	add	r3, r2
 800a4ca:	337c      	adds	r3, #124	; 0x7c
 800a4cc:	881b      	ldrh	r3, [r3, #0]
 800a4ce:	61bb      	str	r3, [r7, #24]
    for (ucEpNum = 0; ucEpNum < ucEpCount; ucEpNum++)
 800a4d0:	7ffb      	ldrb	r3, [r7, #31]
 800a4d2:	3301      	adds	r3, #1
 800a4d4:	77fb      	strb	r3, [r7, #31]
 800a4d6:	7ffa      	ldrb	r2, [r7, #31]
 800a4d8:	7cbb      	ldrb	r3, [r7, #18]
 800a4da:	429a      	cmp	r2, r3
 800a4dc:	d3e7      	bcc.n	800a4ae <USB_vAllocateEPs+0x26>
        }
    }

    /* FIFO sizes are in words */
    ulFifoSize = (ulFifoSize + sizeof(uint32_t) - 1) / sizeof(uint32_t);
 800a4de:	69bb      	ldr	r3, [r7, #24]
 800a4e0:	3303      	adds	r3, #3
 800a4e2:	089b      	lsrs	r3, r3, #2
 800a4e4:	61bb      	str	r3, [r7, #24]

    /* Global RX FIFO according to trial and error, thanks to defective documentation */
    ulFifoOffset = 13           /* to receive SETUP packets on the control endpoint */
            + (ulFifoSize + 1)  /* each packet gets status info as well */
            + (ucEpCount * 2)   /* transfer complete status is also stored with the last packet */
 800a4e6:	7cbb      	ldrb	r3, [r7, #18]
 800a4e8:	005b      	lsls	r3, r3, #1
 800a4ea:	461a      	mov	r2, r3
 800a4ec:	69bb      	ldr	r3, [r7, #24]
 800a4ee:	4413      	add	r3, r2
    ulFifoOffset = 13           /* to receive SETUP packets on the control endpoint */
 800a4f0:	330f      	adds	r3, #15
 800a4f2:	617b      	str	r3, [r7, #20]
            + 1;                /* for Global OUT NAK */
    pxUSB->Inst->GRXFSIZ = ulFifoOffset;
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	68db      	ldr	r3, [r3, #12]
 800a4f8:	697a      	ldr	r2, [r7, #20]
 800a4fa:	625a      	str	r2, [r3, #36]	; 0x24

    /* EP0 TX FIFO */
    ulFifoSize = (pxUSB->EP.IN[0].MaxPacketSize + sizeof(uint32_t) - 1) / sizeof(uint32_t);
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 800a500:	3303      	adds	r3, #3
 800a502:	089b      	lsrs	r3, r3, #2
 800a504:	61bb      	str	r3, [r7, #24]
    if (ulFifoSize < ulMinFifoSizeVal)
 800a506:	69ba      	ldr	r2, [r7, #24]
 800a508:	68fb      	ldr	r3, [r7, #12]
 800a50a:	429a      	cmp	r2, r3
 800a50c:	d201      	bcs.n	800a512 <USB_vAllocateEPs+0x8a>
    {   ulFifoSize = ulMinFifoSizeVal; }
 800a50e:	68fb      	ldr	r3, [r7, #12]
 800a510:	61bb      	str	r3, [r7, #24]

    pxUSB->Inst->DIEPTXF0_HNPTXFSIZ.w =
            (ulFifoSize   << USB_OTG_DIEPTXF_INEPTXFD_Pos) |
 800a512:	69bb      	ldr	r3, [r7, #24]
 800a514:	0419      	lsls	r1, r3, #16
    pxUSB->Inst->DIEPTXF0_HNPTXFSIZ.w =
 800a516:	687b      	ldr	r3, [r7, #4]
 800a518:	68db      	ldr	r3, [r3, #12]
            (ulFifoSize   << USB_OTG_DIEPTXF_INEPTXFD_Pos) |
 800a51a:	697a      	ldr	r2, [r7, #20]
 800a51c:	430a      	orrs	r2, r1
    pxUSB->Inst->DIEPTXF0_HNPTXFSIZ.w =
 800a51e:	629a      	str	r2, [r3, #40]	; 0x28
            (ulFifoOffset << USB_OTG_DIEPTXF_INEPTXSA_Pos);

    for (ucEpNum = 1; ucEpNum < ucEpCount; ucEpNum++)
 800a520:	2301      	movs	r3, #1
 800a522:	77fb      	strb	r3, [r7, #31]
 800a524:	e021      	b.n	800a56a <USB_vAllocateEPs+0xe2>
    {
        /* Increase offset with the FIFO size */
        ulFifoOffset += ulFifoSize;
 800a526:	697a      	ldr	r2, [r7, #20]
 800a528:	69bb      	ldr	r3, [r7, #24]
 800a52a:	4413      	add	r3, r2
 800a52c:	617b      	str	r3, [r7, #20]

        /* FIFO sizes are in words */
        ulFifoSize = (pxUSB->EP.IN[ucEpNum].MaxPacketSize + sizeof(uint32_t) - 1) / sizeof(uint32_t);
 800a52e:	7ffb      	ldrb	r3, [r7, #31]
 800a530:	687a      	ldr	r2, [r7, #4]
 800a532:	011b      	lsls	r3, r3, #4
 800a534:	4413      	add	r3, r2
 800a536:	333c      	adds	r3, #60	; 0x3c
 800a538:	881b      	ldrh	r3, [r3, #0]
 800a53a:	3303      	adds	r3, #3
 800a53c:	089b      	lsrs	r3, r3, #2
 800a53e:	61bb      	str	r3, [r7, #24]
        if (ulFifoSize < ulMinFifoSizeVal)
 800a540:	69ba      	ldr	r2, [r7, #24]
 800a542:	68fb      	ldr	r3, [r7, #12]
 800a544:	429a      	cmp	r2, r3
 800a546:	d201      	bcs.n	800a54c <USB_vAllocateEPs+0xc4>
        {   ulFifoSize = ulMinFifoSizeVal; }
 800a548:	68fb      	ldr	r3, [r7, #12]
 800a54a:	61bb      	str	r3, [r7, #24]

        /* EPx TX FIFOs */
        pxUSB->Inst->DIEPTXF[ucEpNum - 1].w =
                (ulFifoSize   << USB_OTG_DIEPTXF_INEPTXFD_Pos) |
 800a54c:	69bb      	ldr	r3, [r7, #24]
 800a54e:	0418      	lsls	r0, r3, #16
        pxUSB->Inst->DIEPTXF[ucEpNum - 1].w =
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	68d9      	ldr	r1, [r3, #12]
 800a554:	7ffb      	ldrb	r3, [r7, #31]
 800a556:	3b01      	subs	r3, #1
                (ulFifoSize   << USB_OTG_DIEPTXF_INEPTXFD_Pos) |
 800a558:	697a      	ldr	r2, [r7, #20]
 800a55a:	4302      	orrs	r2, r0
        pxUSB->Inst->DIEPTXF[ucEpNum - 1].w =
 800a55c:	3340      	adds	r3, #64	; 0x40
 800a55e:	009b      	lsls	r3, r3, #2
 800a560:	440b      	add	r3, r1
 800a562:	605a      	str	r2, [r3, #4]
    for (ucEpNum = 1; ucEpNum < ucEpCount; ucEpNum++)
 800a564:	7ffb      	ldrb	r3, [r7, #31]
 800a566:	3301      	adds	r3, #1
 800a568:	77fb      	strb	r3, [r7, #31]
 800a56a:	7ffa      	ldrb	r2, [r7, #31]
 800a56c:	7cbb      	ldrb	r3, [r7, #18]
 800a56e:	429a      	cmp	r2, r3
 800a570:	d3d9      	bcc.n	800a526 <USB_vAllocateEPs+0x9e>
                (ulFifoOffset << USB_OTG_DIEPTXF_INEPTXSA_Pos);
    }

    /* Total FIFO use shouldn't exceed available size */
    if (ulFifoLimit < (ulFifoOffset + ulFifoSize))
 800a572:	697a      	ldr	r2, [r7, #20]
 800a574:	69bb      	ldr	r3, [r7, #24]
 800a576:	4413      	add	r3, r2
 800a578:	68ba      	ldr	r2, [r7, #8]
 800a57a:	429a      	cmp	r2, r3
 800a57c:	d201      	bcs.n	800a582 <USB_vAllocateEPs+0xfa>
    {
        eResult = XPD_ERROR;
 800a57e:	2301      	movs	r3, #1
 800a580:	74fb      	strb	r3, [r7, #19]
    }

    (void) eResult;
}
 800a582:	bf00      	nop
 800a584:	3724      	adds	r7, #36	; 0x24
 800a586:	46bd      	mov	sp, r7
 800a588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a58c:	4770      	bx	lr
	...

0800a590 <__libc_init_array>:
 800a590:	b570      	push	{r4, r5, r6, lr}
 800a592:	4d0d      	ldr	r5, [pc, #52]	; (800a5c8 <__libc_init_array+0x38>)
 800a594:	4c0d      	ldr	r4, [pc, #52]	; (800a5cc <__libc_init_array+0x3c>)
 800a596:	1b64      	subs	r4, r4, r5
 800a598:	10a4      	asrs	r4, r4, #2
 800a59a:	2600      	movs	r6, #0
 800a59c:	42a6      	cmp	r6, r4
 800a59e:	d109      	bne.n	800a5b4 <__libc_init_array+0x24>
 800a5a0:	4d0b      	ldr	r5, [pc, #44]	; (800a5d0 <__libc_init_array+0x40>)
 800a5a2:	4c0c      	ldr	r4, [pc, #48]	; (800a5d4 <__libc_init_array+0x44>)
 800a5a4:	f000 f842 	bl	800a62c <_init>
 800a5a8:	1b64      	subs	r4, r4, r5
 800a5aa:	10a4      	asrs	r4, r4, #2
 800a5ac:	2600      	movs	r6, #0
 800a5ae:	42a6      	cmp	r6, r4
 800a5b0:	d105      	bne.n	800a5be <__libc_init_array+0x2e>
 800a5b2:	bd70      	pop	{r4, r5, r6, pc}
 800a5b4:	f855 3b04 	ldr.w	r3, [r5], #4
 800a5b8:	4798      	blx	r3
 800a5ba:	3601      	adds	r6, #1
 800a5bc:	e7ee      	b.n	800a59c <__libc_init_array+0xc>
 800a5be:	f855 3b04 	ldr.w	r3, [r5], #4
 800a5c2:	4798      	blx	r3
 800a5c4:	3601      	adds	r6, #1
 800a5c6:	e7f2      	b.n	800a5ae <__libc_init_array+0x1e>
 800a5c8:	0800a7c4 	.word	0x0800a7c4
 800a5cc:	0800a7c4 	.word	0x0800a7c4
 800a5d0:	0800a7c4 	.word	0x0800a7c4
 800a5d4:	0800a7c8 	.word	0x0800a7c8

0800a5d8 <memcpy>:
 800a5d8:	440a      	add	r2, r1
 800a5da:	4291      	cmp	r1, r2
 800a5dc:	f100 33ff 	add.w	r3, r0, #4294967295
 800a5e0:	d100      	bne.n	800a5e4 <memcpy+0xc>
 800a5e2:	4770      	bx	lr
 800a5e4:	b510      	push	{r4, lr}
 800a5e6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a5ea:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a5ee:	4291      	cmp	r1, r2
 800a5f0:	d1f9      	bne.n	800a5e6 <memcpy+0xe>
 800a5f2:	bd10      	pop	{r4, pc}

0800a5f4 <memset>:
 800a5f4:	4402      	add	r2, r0
 800a5f6:	4603      	mov	r3, r0
 800a5f8:	4293      	cmp	r3, r2
 800a5fa:	d100      	bne.n	800a5fe <memset+0xa>
 800a5fc:	4770      	bx	lr
 800a5fe:	f803 1b01 	strb.w	r1, [r3], #1
 800a602:	e7f9      	b.n	800a5f8 <memset+0x4>

0800a604 <strncpy>:
 800a604:	b510      	push	{r4, lr}
 800a606:	3901      	subs	r1, #1
 800a608:	4603      	mov	r3, r0
 800a60a:	b132      	cbz	r2, 800a61a <strncpy+0x16>
 800a60c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800a610:	f803 4b01 	strb.w	r4, [r3], #1
 800a614:	3a01      	subs	r2, #1
 800a616:	2c00      	cmp	r4, #0
 800a618:	d1f7      	bne.n	800a60a <strncpy+0x6>
 800a61a:	441a      	add	r2, r3
 800a61c:	2100      	movs	r1, #0
 800a61e:	4293      	cmp	r3, r2
 800a620:	d100      	bne.n	800a624 <strncpy+0x20>
 800a622:	bd10      	pop	{r4, pc}
 800a624:	f803 1b01 	strb.w	r1, [r3], #1
 800a628:	e7f9      	b.n	800a61e <strncpy+0x1a>
	...

0800a62c <_init>:
 800a62c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a62e:	bf00      	nop
 800a630:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a632:	bc08      	pop	{r3}
 800a634:	469e      	mov	lr, r3
 800a636:	4770      	bx	lr

0800a638 <_fini>:
 800a638:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a63a:	bf00      	nop
 800a63c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a63e:	bc08      	pop	{r3}
 800a640:	469e      	mov	lr, r3
 800a642:	4770      	bx	lr
