//
//Written by GowinSynthesis
//Tool Version "V1.9.11.02 (64-bit)"
//Mon Sep 22 06:53:29 2025

//Source file index table:
//file0 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/debugger/ip_debugger.v"
//file1 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/dvi_tx/dvi_tx.v"
//file2 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_clkdiv/gowin_clkdiv.v"
//file3 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_rpll/gowin_rpll.v"
//file4 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_rpll2/gowin_rpll2.v"
//file5 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/msx_slot/msx_slot.v"
//file6 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/ram/ip_ram.v"
//file7 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/sdram/ip_sdram_tangnano20k_c.v"
//file8 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/tangnano20k_vdp_cartridge.v"
//file9 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp.v"
//file10 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_color_palette.v"
//file11 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_color_palette_ram.v"
//file12 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_command.v"
//file13 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_command_cache.v"
//file14 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_cpu_interface.v"
//file15 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_sprite_info_collect.v"
//file16 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_sprite_makeup_pixel.v"
//file17 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_sprite_select_visible_planes.v"
//file18 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control.v"
//file19 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_screen_mode.v"
//file20 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_sprite.v"
//file21 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_ssg.v"
//file22 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_upscan.v"
//file23 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_upscan_line_buffer.v"
//file24 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_double_buffer.v"
//file25 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_out.v"
//file26 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_out_bilinear.v"
//file27 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_ram_line_buffer.v"
//file28 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_vram_interface.v"
//file29 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/ws2812_led/ip_ws2812_led.v"
`timescale 100 ps/100 ps
module Gowin_rPLL (
  clk14m_d,
  clk215m
)
;
input clk14m_d;
output clk215m;
wire clkoutp_o;
wire clkoutd_o;
wire clkoutd3_o;
wire pll_lock215;
wire VCC;
wire GND;
  rPLL rpll_inst (
    .CLKOUT(clk215m),
    .CLKOUTP(clkoutp_o),
    .CLKOUTD(clkoutd_o),
    .CLKOUTD3(clkoutd3_o),
    .LOCK(pll_lock215),
    .CLKIN(clk14m_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({GND,GND,GND,GND}),
    .RESET(GND),
    .RESET_P(GND) 
);
defparam rpll_inst.CLKFB_SEL="internal";
defparam rpll_inst.CLKOUTD3_SRC="CLKOUT";
defparam rpll_inst.CLKOUTD_BYPASS="false";
defparam rpll_inst.CLKOUTD_SRC="CLKOUT";
defparam rpll_inst.CLKOUTP_BYPASS="false";
defparam rpll_inst.CLKOUTP_DLY_STEP=0;
defparam rpll_inst.CLKOUTP_FT_DIR=1'b1;
defparam rpll_inst.CLKOUT_BYPASS="false";
defparam rpll_inst.CLKOUT_DLY_STEP=0;
defparam rpll_inst.CLKOUT_FT_DIR=1'b1;
defparam rpll_inst.DEVICE="GW2AR-18C";
defparam rpll_inst.DUTYDA_SEL="1000";
defparam rpll_inst.DYN_DA_EN="true";
defparam rpll_inst.DYN_FBDIV_SEL="false";
defparam rpll_inst.DYN_IDIV_SEL="false";
defparam rpll_inst.DYN_ODIV_SEL="false";
defparam rpll_inst.DYN_SDIV_SEL=2;
defparam rpll_inst.FBDIV_SEL=14;
defparam rpll_inst.FCLKIN="14.318";
defparam rpll_inst.IDIV_SEL=0;
defparam rpll_inst.ODIV_SEL=4;
defparam rpll_inst.PSDA_SEL="0000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_rPLL */
module Gowin_rPLL2 (
  clk14m_d,
  clk85m,
  O_sdram_clk_d,
  pll_lock85
)
;
input clk14m_d;
output clk85m;
output O_sdram_clk_d;
output pll_lock85;
wire clkoutd_o;
wire clkoutd3_o;
wire VCC;
wire GND;
  rPLL rpll_inst (
    .CLKOUT(clk85m),
    .CLKOUTP(O_sdram_clk_d),
    .CLKOUTD(clkoutd_o),
    .CLKOUTD3(clkoutd3_o),
    .LOCK(pll_lock85),
    .CLKIN(clk14m_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({VCC,VCC,VCC,VCC}),
    .RESET(GND),
    .RESET_P(GND) 
);
defparam rpll_inst.CLKFB_SEL="internal";
defparam rpll_inst.CLKOUTD3_SRC="CLKOUT";
defparam rpll_inst.CLKOUTD_BYPASS="false";
defparam rpll_inst.CLKOUTD_SRC="CLKOUT";
defparam rpll_inst.CLKOUTP_BYPASS="false";
defparam rpll_inst.CLKOUTP_DLY_STEP=0;
defparam rpll_inst.CLKOUTP_FT_DIR=1'b1;
defparam rpll_inst.CLKOUT_BYPASS="false";
defparam rpll_inst.CLKOUT_DLY_STEP=0;
defparam rpll_inst.CLKOUT_FT_DIR=1'b1;
defparam rpll_inst.DEVICE="GW2AR-18C";
defparam rpll_inst.DUTYDA_SEL="1000";
defparam rpll_inst.DYN_DA_EN="false";
defparam rpll_inst.DYN_FBDIV_SEL="false";
defparam rpll_inst.DYN_IDIV_SEL="false";
defparam rpll_inst.DYN_ODIV_SEL="false";
defparam rpll_inst.DYN_SDIV_SEL=2;
defparam rpll_inst.FBDIV_SEL=5;
defparam rpll_inst.FCLKIN="14.318";
defparam rpll_inst.IDIV_SEL=0;
defparam rpll_inst.ODIV_SEL=8;
defparam rpll_inst.PSDA_SEL="1000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_rPLL2 */
module Gowin_CLKDIV (
  clk85m,
  pll_lock85,
  clk42m
)
;
input clk85m;
input pll_lock85;
output clk42m;
wire VCC;
wire GND;
  CLKDIV clkdiv_inst (
    .CLKOUT(clk42m),
    .CALIB(GND),
    .HCLKIN(clk85m),
    .RESETN(pll_lock85) 
);
defparam clkdiv_inst.DIV_MODE="2";
defparam clkdiv_inst.GSREN="false";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_CLKDIV */
module msx_slot (
  clk85m,
  n36_6,
  w_bus_vdp_rdata_en,
  slot_wait_d_4,
  slot_rd_n_d,
  slot_wr_n_d,
  slot_iorq_n_d,
  ff_reset_n2_1,
  ff_busy,
  ff_bus_ready,
  slot_a_d,
  slot_d_in,
  w_bus_vdp_rdata,
  w_bus_ioreq,
  w_bus_write,
  slot_data_dir_d,
  p_slot_data_0_7,
  w_bus_valid,
  w_bus_wdata,
  w_bus_address,
  ff_rdata
)
;
input clk85m;
input n36_6;
input w_bus_vdp_rdata_en;
input slot_wait_d_4;
input slot_rd_n_d;
input slot_wr_n_d;
input slot_iorq_n_d;
input ff_reset_n2_1;
input ff_busy;
input ff_bus_ready;
input [7:0] slot_a_d;
input [7:0] slot_d_in;
input [7:0] w_bus_vdp_rdata;
output w_bus_ioreq;
output w_bus_write;
output slot_data_dir_d;
output p_slot_data_0_7;
output w_bus_valid;
output [7:0] w_bus_wdata;
output [1:0] w_bus_address;
output [7:0] ff_rdata;
wire w_active;
wire n230_5;
wire n227_3;
wire ff_write_9;
wire ff_ioreq_7;
wire n73_5;
wire ff_write_10;
wire n89_7;
wire n89_8;
wire n73_7;
wire n89_10;
wire n20_11;
wire n23_7;
wire n92_10;
wire ff_active;
wire ff_initial_busy;
wire ff_slot_rd_n;
wire ff_slot_wr_n;
wire ff_slot_ioreq_n;
wire ff_pre_slot_rd_n;
wire ff_pre_slot_wr_n;
wire ff_pre_slot_ioreq_n;
wire ff_iorq_wr;
wire ff_iorq_rd;
wire ff_slot_address_7_7;
wire ff_slot_data_7_6;
wire [7:0] ff_slot_address;
wire VCC;
wire GND;
  LUT2 w_active_s0 (
    .F(w_active),
    .I0(ff_iorq_wr),
    .I1(ff_iorq_rd) 
);
defparam w_active_s0.INIT=4'hE;
  LUT2 n230_s2 (
    .F(n230_5),
    .I0(w_bus_ioreq),
    .I1(ff_reset_n2_1) 
);
defparam n230_s2.INIT=4'h7;
  LUT2 slot_data_dir_d_s (
    .F(slot_data_dir_d),
    .I0(ff_iorq_rd),
    .I1(w_bus_ioreq) 
);
defparam slot_data_dir_d_s.INIT=4'h8;
  LUT2 n227_s0 (
    .F(n227_3),
    .I0(ff_reset_n2_1),
    .I1(n73_7) 
);
defparam n227_s0.INIT=4'h8;
  LUT4 ff_write_s6 (
    .F(ff_write_9),
    .I0(ff_write_10),
    .I1(w_bus_write),
    .I2(ff_ioreq_7),
    .I3(ff_reset_n2_1) 
);
defparam ff_write_s6.INIT=16'h5CFF;
  LUT2 ff_ioreq_s4 (
    .F(ff_ioreq_7),
    .I0(w_bus_valid),
    .I1(ff_active) 
);
defparam ff_ioreq_s4.INIT=4'h1;
  LUT4 n73_s2 (
    .F(n73_5),
    .I0(ff_busy),
    .I1(ff_bus_ready),
    .I2(w_bus_ioreq),
    .I3(w_bus_valid) 
);
defparam n73_s2.INIT=16'h4F00;
  LUT2 ff_write_s7 (
    .F(ff_write_10),
    .I0(ff_iorq_wr),
    .I1(ff_iorq_rd) 
);
defparam ff_write_s7.INIT=4'h4;
  LUT3 n89_s2 (
    .F(n89_7),
    .I0(ff_slot_address[2]),
    .I1(ff_slot_address[3]),
    .I2(n89_8) 
);
defparam n89_s2.INIT=8'h40;
  LUT4 n89_s3 (
    .F(n89_8),
    .I0(ff_slot_address[4]),
    .I1(ff_slot_address[5]),
    .I2(ff_slot_address[6]),
    .I3(ff_slot_address[7]) 
);
defparam n89_s3.INIT=16'h0100;
  LUT4 n73_s3 (
    .F(n73_7),
    .I0(w_active),
    .I1(w_bus_valid),
    .I2(ff_active),
    .I3(n89_7) 
);
defparam n73_s3.INIT=16'h0200;
  LUT2 p_slot_data_0_s3 (
    .F(p_slot_data_0_7),
    .I0(ff_iorq_rd),
    .I1(w_bus_ioreq) 
);
defparam p_slot_data_0_s3.INIT=4'h7;
  LUT4 n89_s4 (
    .F(n89_10),
    .I0(n89_7),
    .I1(ff_active),
    .I2(ff_iorq_wr),
    .I3(ff_iorq_rd) 
);
defparam n89_s4.INIT=16'hEEE0;
  LUT4 n20_s3 (
    .F(n20_11),
    .I0(ff_slot_ioreq_n),
    .I1(ff_slot_wr_n),
    .I2(ff_iorq_wr),
    .I3(ff_initial_busy) 
);
defparam n20_s3.INIT=16'hF011;
  LUT4 n23_s3 (
    .F(n23_7),
    .I0(ff_slot_ioreq_n),
    .I1(ff_slot_rd_n),
    .I2(ff_iorq_rd),
    .I3(ff_initial_busy) 
);
defparam n23_s3.INIT=16'hF011;
  LUT3 n92_s4 (
    .F(n92_10),
    .I0(n73_7),
    .I1(n73_5),
    .I2(w_bus_valid) 
);
defparam n92_s4.INIT=8'h1E;
  DFFE ff_slot_address_7_s0 (
    .Q(ff_slot_address[7]),
    .D(slot_a_d[7]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_6_s0 (
    .Q(ff_slot_address[6]),
    .D(slot_a_d[6]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_5_s0 (
    .Q(ff_slot_address[5]),
    .D(slot_a_d[5]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_4_s0 (
    .Q(ff_slot_address[4]),
    .D(slot_a_d[4]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_3_s0 (
    .Q(ff_slot_address[3]),
    .D(slot_a_d[3]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_2_s0 (
    .Q(ff_slot_address[2]),
    .D(slot_a_d[2]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_1_s0 (
    .Q(ff_slot_address[1]),
    .D(slot_a_d[1]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_0_s0 (
    .Q(ff_slot_address[0]),
    .D(slot_a_d[0]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_data_7_s0 (
    .Q(w_bus_wdata[7]),
    .D(slot_d_in[7]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_6_s0 (
    .Q(w_bus_wdata[6]),
    .D(slot_d_in[6]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_5_s0 (
    .Q(w_bus_wdata[5]),
    .D(slot_d_in[5]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_4_s0 (
    .Q(w_bus_wdata[4]),
    .D(slot_d_in[4]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_3_s0 (
    .Q(w_bus_wdata[3]),
    .D(slot_d_in[3]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_2_s0 (
    .Q(w_bus_wdata[2]),
    .D(slot_d_in[2]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_1_s0 (
    .Q(w_bus_wdata[1]),
    .D(slot_d_in[1]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_0_s0 (
    .Q(w_bus_wdata[0]),
    .D(slot_d_in[0]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFR ff_active_s0 (
    .Q(ff_active),
    .D(w_active),
    .CLK(clk85m),
    .RESET(n36_6) 
);
defparam ff_active_s0.INIT=1'b0;
  DFFRE ff_ioreq_s0 (
    .Q(w_bus_ioreq),
    .D(n89_10),
    .CLK(clk85m),
    .CE(ff_ioreq_7),
    .RESET(n36_6) 
);
defparam ff_ioreq_s0.INIT=1'b0;
  DFFE ff_bus_address_1_s0 (
    .Q(w_bus_address[1]),
    .D(ff_slot_address[1]),
    .CLK(clk85m),
    .CE(n227_3) 
);
  DFFE ff_bus_address_0_s0 (
    .Q(w_bus_address[0]),
    .D(ff_slot_address[0]),
    .CLK(clk85m),
    .CE(n227_3) 
);
  DFFRE ff_rdata_7_s0 (
    .Q(ff_rdata[7]),
    .D(w_bus_vdp_rdata[7]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_7_s0.INIT=1'b0;
  DFFRE ff_rdata_6_s0 (
    .Q(ff_rdata[6]),
    .D(w_bus_vdp_rdata[6]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_6_s0.INIT=1'b0;
  DFFRE ff_rdata_5_s0 (
    .Q(ff_rdata[5]),
    .D(w_bus_vdp_rdata[5]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_5_s0.INIT=1'b0;
  DFFRE ff_rdata_4_s0 (
    .Q(ff_rdata[4]),
    .D(w_bus_vdp_rdata[4]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_4_s0.INIT=1'b0;
  DFFRE ff_rdata_3_s0 (
    .Q(ff_rdata[3]),
    .D(w_bus_vdp_rdata[3]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_3_s0.INIT=1'b0;
  DFFRE ff_rdata_2_s0 (
    .Q(ff_rdata[2]),
    .D(w_bus_vdp_rdata[2]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_2_s0.INIT=1'b0;
  DFFRE ff_rdata_1_s0 (
    .Q(ff_rdata[1]),
    .D(w_bus_vdp_rdata[1]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_1_s0.INIT=1'b0;
  DFFRE ff_rdata_0_s0 (
    .Q(ff_rdata[0]),
    .D(w_bus_vdp_rdata[0]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_0_s0.INIT=1'b0;
  DFFS ff_initial_busy_s0 (
    .Q(ff_initial_busy),
    .D(slot_wait_d_4),
    .CLK(clk85m),
    .SET(n36_6) 
);
defparam ff_initial_busy_s0.INIT=1'b1;
  DFF ff_write_s2 (
    .Q(w_bus_write),
    .D(ff_write_9),
    .CLK(clk85m) 
);
defparam ff_write_s2.INIT=1'b0;
  DFFS ff_slot_rd_n_s1 (
    .Q(ff_slot_rd_n),
    .D(ff_pre_slot_rd_n),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_slot_rd_n_s1.INIT=1'b1;
  DFFS ff_slot_wr_n_s1 (
    .Q(ff_slot_wr_n),
    .D(ff_pre_slot_wr_n),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_slot_wr_n_s1.INIT=1'b1;
  DFFS ff_slot_ioreq_n_s1 (
    .Q(ff_slot_ioreq_n),
    .D(ff_pre_slot_ioreq_n),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_slot_ioreq_n_s1.INIT=1'b1;
  DFFS ff_pre_slot_rd_n_s1 (
    .Q(ff_pre_slot_rd_n),
    .D(slot_rd_n_d),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_pre_slot_rd_n_s1.INIT=1'b1;
  DFFS ff_pre_slot_wr_n_s1 (
    .Q(ff_pre_slot_wr_n),
    .D(slot_wr_n_d),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_pre_slot_wr_n_s1.INIT=1'b1;
  DFFS ff_pre_slot_ioreq_n_s1 (
    .Q(ff_pre_slot_ioreq_n),
    .D(slot_iorq_n_d),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_pre_slot_ioreq_n_s1.INIT=1'b1;
  DFFC ff_iorq_wr_s3 (
    .Q(ff_iorq_wr),
    .D(n20_11),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_iorq_wr_s3.INIT=1'b0;
  DFFC ff_iorq_rd_s2 (
    .Q(ff_iorq_rd),
    .D(n23_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_iorq_rd_s2.INIT=1'b0;
  DFFR ff_valid_s2 (
    .Q(w_bus_valid),
    .D(n92_10),
    .CLK(clk85m),
    .RESET(n36_6) 
);
defparam ff_valid_s2.INIT=1'b0;
  INV ff_slot_address_7_s3 (
    .O(ff_slot_address_7_7),
    .I(ff_slot_ioreq_n) 
);
  INV ff_slot_data_7_s3 (
    .O(ff_slot_data_7_6),
    .I(ff_slot_wr_n) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* msx_slot */
module vdp_cpu_interface (
  w_bus_write,
  clk85m,
  n36_6,
  ff_reset_n2_1,
  w_bus_valid,
  w_cpu_vram_rdata_en,
  w_status_command_execute,
  w_sprite_mode2_4,
  n1199_9,
  w_sprite_collision,
  w_status_border_detect,
  w_pre_vram_refresh,
  ff_vram_refresh,
  n198_6,
  ff_v_active_8,
  w_status_transfer_ready,
  w_bus_ioreq,
  w_bus_wdata,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_status_color,
  w_bus_address,
  w_cpu_vram_rdata,
  w_status_border_position,
  w_screen_pos_y,
  ff_half_count,
  w_register_write,
  w_pulse1,
  w_cpu_vram_write,
  reg_sprite_magify,
  reg_sprite_16x16,
  reg_display_on,
  reg_sprite_disable,
  reg_color0_opaque,
  reg_50hz_mode,
  reg_interleaving_mode,
  reg_interlace_mode,
  reg_212lines_mode,
  reg_scroll_planes,
  reg_left_mask,
  reg_yjk_mode,
  reg_yae_mode,
  reg_command_high_speed_mode,
  reg_ext_palette_mode,
  reg_ext_command_mode,
  reg_vram256k_mode,
  w_palette_valid,
  w_bus_vdp_rdata_en,
  ff_bus_ready,
  n28_4,
  n31_3,
  n1131_38,
  n1132_39,
  ff_vram_valid_8,
  n1134_44,
  ff_busy,
  w_pulse2,
  n1232_20,
  w_register_data,
  w_register_num,
  w_cpu_vram_wdata,
  reg_screen_mode,
  reg_pattern_name_table_base,
  reg_color_table_base,
  reg_pattern_generator_table_base,
  reg_sprite_attribute_table_base,
  reg_sprite_pattern_generator_table_base,
  reg_backdrop_color,
  reg_text_back_color,
  reg_blink_period,
  ff_status_register_pointer,
  reg_display_adjust,
  reg_vertical_offset,
  reg_horizontal_offset_l,
  reg_horizontal_offset_h,
  w_palette_r,
  w_palette_g,
  w_palette_b,
  w_bus_vdp_rdata,
  w_cpu_vram_address,
  w_palette_num
)
;
input w_bus_write;
input clk85m;
input n36_6;
input ff_reset_n2_1;
input w_bus_valid;
input w_cpu_vram_rdata_en;
input w_status_command_execute;
input w_sprite_mode2_4;
input n1199_9;
input w_sprite_collision;
input w_status_border_detect;
input w_pre_vram_refresh;
input ff_vram_refresh;
input n198_6;
input ff_v_active_8;
input w_status_transfer_ready;
input w_bus_ioreq;
input [7:0] w_bus_wdata;
input [8:0] w_sprite_collision_x;
input [8:0] w_sprite_collision_y;
input [7:0] w_status_color;
input [1:0] w_bus_address;
input [7:0] w_cpu_vram_rdata;
input [8:0] w_status_border_position;
input [7:0] w_screen_pos_y;
input [12:0] ff_half_count;
output w_register_write;
output w_pulse1;
output w_cpu_vram_write;
output reg_sprite_magify;
output reg_sprite_16x16;
output reg_display_on;
output reg_sprite_disable;
output reg_color0_opaque;
output reg_50hz_mode;
output reg_interleaving_mode;
output reg_interlace_mode;
output reg_212lines_mode;
output reg_scroll_planes;
output reg_left_mask;
output reg_yjk_mode;
output reg_yae_mode;
output reg_command_high_speed_mode;
output reg_ext_palette_mode;
output reg_ext_command_mode;
output reg_vram256k_mode;
output w_palette_valid;
output w_bus_vdp_rdata_en;
output ff_bus_ready;
output n28_4;
output n31_3;
output n1131_38;
output n1132_39;
output ff_vram_valid_8;
output n1134_44;
output ff_busy;
output w_pulse2;
output n1232_20;
output [7:0] w_register_data;
output [5:0] w_register_num;
output [7:0] w_cpu_vram_wdata;
output [4:0] reg_screen_mode;
output [17:10] reg_pattern_name_table_base;
output [17:6] reg_color_table_base;
output [17:11] reg_pattern_generator_table_base;
output [17:7] reg_sprite_attribute_table_base;
output [17:11] reg_sprite_pattern_generator_table_base;
output [7:0] reg_backdrop_color;
output [7:0] reg_text_back_color;
output [7:0] reg_blink_period;
output [3:0] ff_status_register_pointer;
output [7:0] reg_display_adjust;
output [7:0] reg_vertical_offset;
output [2:0] reg_horizontal_offset_l;
output [8:3] reg_horizontal_offset_h;
output [4:0] w_palette_r;
output [4:0] w_palette_g;
output [4:0] w_palette_b;
output [7:0] w_bus_vdp_rdata;
output [17:0] w_cpu_vram_address;
output [7:0] w_palette_num;
wire n1137_28;
wire n1137_29;
wire n23_3;
wire n26_5;
wire n30_4;
wire n96_3;
wire n123_3;
wire n124_3;
wire n125_3;
wire n126_3;
wire n127_3;
wire n128_3;
wire n200_3;
wire n201_3;
wire n202_3;
wire n203_3;
wire n204_3;
wire n205_3;
wire n381_3;
wire n382_3;
wire n383_3;
wire n384_3;
wire n385_3;
wire n386_3;
wire n387_3;
wire n388_3;
wire n389_3;
wire n390_3;
wire n391_3;
wire n392_3;
wire n393_3;
wire n394_3;
wire n395_3;
wire n396_3;
wire n397_3;
wire n398_3;
wire n932_3;
wire n933_3;
wire n987_3;
wire n988_3;
wire n989_3;
wire n995_3;
wire n996_3;
wire n997_3;
wire n1062_3;
wire n1063_3;
wire n1064_3;
wire n1065_3;
wire n1066_3;
wire n1067_3;
wire n1068_3;
wire n1069_3;
wire n1175_3;
wire n1176_3;
wire n1177_3;
wire n1178_3;
wire n1179_3;
wire n1180_3;
wire n1181_3;
wire n1182_3;
wire n1739_4;
wire n1759_3;
wire n1130_37;
wire n1131_36;
wire n1132_38;
wire n1133_35;
wire n1134_39;
wire n1135_32;
wire n1135_34;
wire n1136_41;
wire n1137_37;
wire n1137_39;
wire ff_register_write_7;
wire ff_register_num_5_7;
wire ff_register_pointer_5_8;
wire ff_vram_address_17_6;
wire ff_vram_address_13_6;
wire ff_palette_r_4_6;
wire ff_palette_g_4_5;
wire ff_palette_b_4_5;
wire n1232_8;
wire n1235_8;
wire n230_6;
wire n229_6;
wire n228_6;
wire n227_6;
wire n226_6;
wire n225_6;
wire n224_6;
wire n223_6;
wire n1071_8;
wire n1070_7;
wire n991_6;
wire n990_6;
wire n1137_41;
wire n1043_6;
wire n1232_10;
wire n1235_10;
wire n1183_6;
wire n200_4;
wire n203_4;
wire n381_4;
wire n382_4;
wire n383_4;
wire n384_4;
wire n385_4;
wire n386_4;
wire n387_4;
wire n388_4;
wire n389_4;
wire n390_4;
wire n392_4;
wire n395_4;
wire n396_4;
wire n398_4;
wire n1857_4;
wire n1062_4;
wire n1064_4;
wire n1065_4;
wire n1067_4;
wire n1175_4;
wire n1176_4;
wire n1177_4;
wire n1178_4;
wire n1179_4;
wire n1180_4;
wire n1181_4;
wire n1182_4;
wire n1130_39;
wire n1130_40;
wire n1131_37;
wire n1131_39;
wire n1131_40;
wire n1132_41;
wire n1133_36;
wire n1133_37;
wire n1133_38;
wire n1134_41;
wire n1134_42;
wire n1135_35;
wire n1135_36;
wire n1136_42;
wire n1137_42;
wire n1137_43;
wire ff_vram_address_13_7;
wire ff_palette_r_4_7;
wire n1232_12;
wire n1235_11;
wire n1235_12;
wire n1235_13;
wire n396_5;
wire n1062_5;
wire n1062_6;
wire n1130_41;
wire n1132_42;
wire n1135_37;
wire n1136_43;
wire n1232_13;
wire n1232_14;
wire n1232_15;
wire n1232_16;
wire n1235_15;
wire n1235_16;
wire n1232_17;
wire n1232_18;
wire n1063_6;
wire n1066_6;
wire n391_6;
wire ff_vram_write_8;
wire ff_vram_valid_11;
wire n1132_44;
wire n1235_18;
wire n202_6;
wire n201_6;
wire n395_7;
wire n397_6;
wire n1130_43;
wire n1944_6;
wire n1854_8;
wire n1975_6;
wire n1872_7;
wire n1932_5;
wire n1894_6;
wire ff_vram_address_17_9;
wire n1902_6;
wire ff_vram_valid_13;
wire n1175_7;
wire n932_7;
wire n96_6;
wire n219_5;
wire n1733_7;
wire n1960_5;
wire n1924_5;
wire n1884_6;
wire n1967_5;
wire n1940_5;
wire n1909_6;
wire n932_9;
wire n1917_5;
wire n1854_10;
wire n1986_5;
wire n1952_5;
wire n1891_5;
wire n1876_6;
wire n1975_8;
wire n1920_5;
wire n1857_6;
wire n1980_5;
wire n1944_8;
wire n1872_9;
wire n1864_6;
wire n47_8;
wire n254_10;
wire n255_11;
wire ff_bus_write;
wire ff_port0;
wire ff_port1;
wire ff_port2;
wire ff_port3;
wire ff_bus_valid;
wire ff_not_increment;
wire ff_line_interrupt_enable;
wire ff_frame_interrupt_enable;
wire ff_vram_type;
wire ff_2nd_access;
wire ff_frame_interrupt;
wire ff_line_interrupt;
wire n1137_31;
wire n1137_33;
wire n1137_35;
wire ff_color_palette_valid_6;
wire n131_5;
wire n243_8;
wire [7:0] ff_bus_wdata;
wire [7:0] reg_interrupt_line;
wire [7:0] ff_status_register;
wire [5:0] ff_register_pointer;
wire [1:0] ff_color_palette_phase;
wire VCC;
wire GND;
  LUT3 n1137_s31 (
    .F(n1137_28),
    .I0(w_sprite_collision_x[8]),
    .I1(w_sprite_collision_y[0]),
    .I2(ff_status_register_pointer[0]) 
);
defparam n1137_s31.INIT=8'hCA;
  LUT3 n1137_s32 (
    .F(n1137_29),
    .I0(w_sprite_collision_y[8]),
    .I1(w_status_color[0]),
    .I2(ff_status_register_pointer[0]) 
);
defparam n1137_s32.INIT=8'hCA;
  LUT2 n23_s0 (
    .F(n23_3),
    .I0(w_bus_valid),
    .I1(ff_bus_ready) 
);
defparam n23_s0.INIT=4'h8;
  LUT2 n26_s2 (
    .F(n26_5),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]) 
);
defparam n26_s2.INIT=4'h1;
  LUT2 n28_s1 (
    .F(n28_4),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]) 
);
defparam n28_s1.INIT=4'h4;
  LUT2 n30_s1 (
    .F(n30_4),
    .I0(w_bus_address[0]),
    .I1(w_bus_address[1]) 
);
defparam n30_s1.INIT=4'h4;
  LUT2 n31_s0 (
    .F(n31_3),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]) 
);
defparam n31_s0.INIT=4'h8;
  LUT3 n96_s0 (
    .F(n96_3),
    .I0(n96_6),
    .I1(ff_bus_wdata[7]),
    .I2(n1733_7) 
);
defparam n96_s0.INIT=8'hCA;
  LUT3 n123_s0 (
    .F(n123_3),
    .I0(ff_bus_wdata[5]),
    .I1(ff_register_pointer[5]),
    .I2(n1733_7) 
);
defparam n123_s0.INIT=8'hAC;
  LUT3 n124_s0 (
    .F(n124_3),
    .I0(ff_bus_wdata[4]),
    .I1(ff_register_pointer[4]),
    .I2(n1733_7) 
);
defparam n124_s0.INIT=8'hAC;
  LUT3 n125_s0 (
    .F(n125_3),
    .I0(ff_bus_wdata[3]),
    .I1(ff_register_pointer[3]),
    .I2(n1733_7) 
);
defparam n125_s0.INIT=8'hAC;
  LUT3 n126_s0 (
    .F(n126_3),
    .I0(ff_bus_wdata[2]),
    .I1(ff_register_pointer[2]),
    .I2(n1733_7) 
);
defparam n126_s0.INIT=8'hAC;
  LUT3 n127_s0 (
    .F(n127_3),
    .I0(ff_bus_wdata[1]),
    .I1(ff_register_pointer[1]),
    .I2(n1733_7) 
);
defparam n127_s0.INIT=8'hAC;
  LUT3 n128_s0 (
    .F(n128_3),
    .I0(ff_bus_wdata[0]),
    .I1(ff_register_pointer[0]),
    .I2(n1733_7) 
);
defparam n128_s0.INIT=8'hAC;
  LUT3 n200_s0 (
    .F(n200_3),
    .I0(n200_4),
    .I1(w_register_data[5]),
    .I2(n96_6) 
);
defparam n200_s0.INIT=8'hAC;
  LUT4 n201_s0 (
    .F(n201_3),
    .I0(w_register_data[4]),
    .I1(ff_register_pointer[4]),
    .I2(n201_6),
    .I3(n96_6) 
);
defparam n201_s0.INIT=16'h3CAA;
  LUT3 n202_s0 (
    .F(n202_3),
    .I0(n202_6),
    .I1(w_register_data[3]),
    .I2(n96_6) 
);
defparam n202_s0.INIT=8'hAC;
  LUT4 n203_s0 (
    .F(n203_3),
    .I0(w_register_data[2]),
    .I1(ff_register_pointer[2]),
    .I2(n203_4),
    .I3(n96_6) 
);
defparam n203_s0.INIT=16'h3CAA;
  LUT4 n204_s0 (
    .F(n204_3),
    .I0(w_register_data[1]),
    .I1(ff_register_pointer[1]),
    .I2(ff_register_pointer[0]),
    .I3(n96_6) 
);
defparam n204_s0.INIT=16'h3CAA;
  LUT3 n205_s0 (
    .F(n205_3),
    .I0(w_register_data[0]),
    .I1(ff_register_pointer[0]),
    .I2(n96_6) 
);
defparam n205_s0.INIT=8'h3A;
  LUT4 n381_s0 (
    .F(n381_3),
    .I0(ff_bus_wdata[5]),
    .I1(w_cpu_vram_address[13]),
    .I2(n381_4),
    .I3(w_pulse2) 
);
defparam n381_s0.INIT=16'h3CAA;
  LUT3 n382_s0 (
    .F(n382_3),
    .I0(n382_4),
    .I1(ff_bus_wdata[4]),
    .I2(w_pulse2) 
);
defparam n382_s0.INIT=8'hAC;
  LUT3 n383_s0 (
    .F(n383_3),
    .I0(n383_4),
    .I1(ff_bus_wdata[3]),
    .I2(w_pulse2) 
);
defparam n383_s0.INIT=8'hAC;
  LUT4 n384_s0 (
    .F(n384_3),
    .I0(ff_bus_wdata[2]),
    .I1(w_cpu_vram_address[10]),
    .I2(n384_4),
    .I3(w_pulse2) 
);
defparam n384_s0.INIT=16'h3CAA;
  LUT3 n385_s0 (
    .F(n385_3),
    .I0(n385_4),
    .I1(ff_bus_wdata[1]),
    .I2(w_pulse2) 
);
defparam n385_s0.INIT=8'hAC;
  LUT3 n386_s0 (
    .F(n386_3),
    .I0(n386_4),
    .I1(ff_bus_wdata[0]),
    .I2(w_pulse2) 
);
defparam n386_s0.INIT=8'hAC;
  LUT4 n387_s0 (
    .F(n387_3),
    .I0(w_register_data[7]),
    .I1(w_cpu_vram_address[7]),
    .I2(n387_4),
    .I3(w_pulse2) 
);
defparam n387_s0.INIT=16'h3CAA;
  LUT3 n388_s0 (
    .F(n388_3),
    .I0(w_register_data[6]),
    .I1(n388_4),
    .I2(w_pulse2) 
);
defparam n388_s0.INIT=8'hCA;
  LUT3 n389_s0 (
    .F(n389_3),
    .I0(n389_4),
    .I1(w_register_data[5]),
    .I2(w_pulse2) 
);
defparam n389_s0.INIT=8'hAC;
  LUT4 n390_s0 (
    .F(n390_3),
    .I0(w_register_data[4]),
    .I1(w_cpu_vram_address[4]),
    .I2(n390_4),
    .I3(w_pulse2) 
);
defparam n390_s0.INIT=16'h3CAA;
  LUT3 n391_s0 (
    .F(n391_3),
    .I0(n391_6),
    .I1(w_register_data[3]),
    .I2(w_pulse2) 
);
defparam n391_s0.INIT=8'hAC;
  LUT4 n392_s0 (
    .F(n392_3),
    .I0(w_register_data[2]),
    .I1(w_cpu_vram_address[2]),
    .I2(n392_4),
    .I3(w_pulse2) 
);
defparam n392_s0.INIT=16'h3CAA;
  LUT4 n393_s0 (
    .F(n393_3),
    .I0(w_register_data[1]),
    .I1(w_cpu_vram_address[0]),
    .I2(w_cpu_vram_address[1]),
    .I3(w_pulse2) 
);
defparam n393_s0.INIT=16'h3CAA;
  LUT3 n394_s0 (
    .F(n394_3),
    .I0(w_cpu_vram_address[0]),
    .I1(w_register_data[0]),
    .I2(w_pulse2) 
);
defparam n394_s0.INIT=8'h5C;
  LUT4 n395_s0 (
    .F(n395_3),
    .I0(ff_vram_type),
    .I1(w_register_data[3]),
    .I2(n395_4),
    .I3(w_pulse2) 
);
defparam n395_s0.INIT=16'hF088;
  LUT4 n396_s0 (
    .F(n396_3),
    .I0(ff_vram_type),
    .I1(w_register_data[2]),
    .I2(n396_4),
    .I3(w_pulse2) 
);
defparam n396_s0.INIT=16'hF088;
  LUT4 n397_s0 (
    .F(n397_3),
    .I0(ff_vram_type),
    .I1(w_register_data[1]),
    .I2(n397_6),
    .I3(w_pulse2) 
);
defparam n397_s0.INIT=16'hF088;
  LUT4 n398_s0 (
    .F(n398_3),
    .I0(ff_vram_type),
    .I1(w_register_data[0]),
    .I2(n398_4),
    .I3(w_pulse2) 
);
defparam n398_s0.INIT=16'hF088;
  LUT4 n932_s0 (
    .F(n932_3),
    .I0(n932_7),
    .I1(w_register_write),
    .I2(w_palette_valid),
    .I3(n932_9) 
);
defparam n932_s0.INIT=16'hFF10;
  LUT3 n933_s0 (
    .F(n933_3),
    .I0(w_register_write),
    .I1(n932_7),
    .I2(n932_9) 
);
defparam n933_s0.INIT=8'hF4;
  LUT3 n987_s0 (
    .F(n987_3),
    .I0(ff_bus_wdata[6]),
    .I1(ff_bus_wdata[4]),
    .I2(reg_ext_palette_mode) 
);
defparam n987_s0.INIT=8'hCA;
  LUT3 n988_s0 (
    .F(n988_3),
    .I0(ff_bus_wdata[3]),
    .I1(ff_bus_wdata[5]),
    .I2(reg_ext_palette_mode) 
);
defparam n988_s0.INIT=8'hAC;
  LUT3 n989_s0 (
    .F(n989_3),
    .I0(ff_bus_wdata[2]),
    .I1(ff_bus_wdata[4]),
    .I2(reg_ext_palette_mode) 
);
defparam n989_s0.INIT=8'hAC;
  LUT3 n995_s0 (
    .F(n995_3),
    .I0(ff_bus_wdata[2]),
    .I1(ff_bus_wdata[4]),
    .I2(reg_ext_palette_mode) 
);
defparam n995_s0.INIT=8'hCA;
  LUT3 n996_s0 (
    .F(n996_3),
    .I0(ff_bus_wdata[1]),
    .I1(ff_bus_wdata[3]),
    .I2(reg_ext_palette_mode) 
);
defparam n996_s0.INIT=8'hCA;
  LUT3 n997_s0 (
    .F(n997_3),
    .I0(ff_bus_wdata[0]),
    .I1(ff_bus_wdata[2]),
    .I2(reg_ext_palette_mode) 
);
defparam n997_s0.INIT=8'hCA;
  LUT4 n1062_s0 (
    .F(n1062_3),
    .I0(n1062_4),
    .I1(w_register_data[7]),
    .I2(w_register_write),
    .I3(reg_ext_palette_mode) 
);
defparam n1062_s0.INIT=16'hCA00;
  LUT4 n1063_s0 (
    .F(n1063_3),
    .I0(n1063_6),
    .I1(w_register_data[6]),
    .I2(w_register_write),
    .I3(reg_ext_palette_mode) 
);
defparam n1063_s0.INIT=16'hCA00;
  LUT4 n1064_s0 (
    .F(n1064_3),
    .I0(n1064_4),
    .I1(w_register_data[5]),
    .I2(w_register_write),
    .I3(reg_ext_palette_mode) 
);
defparam n1064_s0.INIT=16'hCA00;
  LUT2 n1065_s0 (
    .F(n1065_3),
    .I0(n1065_4),
    .I1(reg_ext_palette_mode) 
);
defparam n1065_s0.INIT=4'h8;
  LUT3 n1066_s0 (
    .F(n1066_3),
    .I0(n1066_6),
    .I1(w_register_data[3]),
    .I2(w_register_write) 
);
defparam n1066_s0.INIT=8'hCA;
  LUT4 n1067_s0 (
    .F(n1067_3),
    .I0(w_register_data[2]),
    .I1(w_palette_num[2]),
    .I2(n1067_4),
    .I3(w_register_write) 
);
defparam n1067_s0.INIT=16'hAA3C;
  LUT4 n1068_s0 (
    .F(n1068_3),
    .I0(w_register_data[1]),
    .I1(w_palette_num[0]),
    .I2(w_palette_num[1]),
    .I3(w_register_write) 
);
defparam n1068_s0.INIT=16'hAA3C;
  LUT3 n1069_s0 (
    .F(n1069_3),
    .I0(w_palette_num[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n1069_s0.INIT=8'hC5;
  LUT4 n1175_s0 (
    .F(n1175_3),
    .I0(n1175_4),
    .I1(n1175_7),
    .I2(w_cpu_vram_rdata[7]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1175_s0.INIT=16'hF044;
  LUT4 n1176_s0 (
    .F(n1176_3),
    .I0(n1176_4),
    .I1(n1175_7),
    .I2(w_cpu_vram_rdata[6]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1176_s0.INIT=16'hF044;
  LUT4 n1177_s0 (
    .F(n1177_3),
    .I0(n1177_4),
    .I1(n1175_7),
    .I2(w_cpu_vram_rdata[5]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1177_s0.INIT=16'hF044;
  LUT4 n1178_s0 (
    .F(n1178_3),
    .I0(n1178_4),
    .I1(n1175_7),
    .I2(w_cpu_vram_rdata[4]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1178_s0.INIT=16'hF044;
  LUT4 n1179_s0 (
    .F(n1179_3),
    .I0(n1179_4),
    .I1(n1175_7),
    .I2(w_cpu_vram_rdata[3]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1179_s0.INIT=16'hF044;
  LUT4 n1180_s0 (
    .F(n1180_3),
    .I0(n1180_4),
    .I1(n1175_7),
    .I2(w_cpu_vram_rdata[2]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1180_s0.INIT=16'hF044;
  LUT4 n1181_s0 (
    .F(n1181_3),
    .I0(n1181_4),
    .I1(n1175_7),
    .I2(w_cpu_vram_rdata[1]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1181_s0.INIT=16'hF044;
  LUT4 n1182_s0 (
    .F(n1182_3),
    .I0(n1182_4),
    .I1(n1175_7),
    .I2(w_cpu_vram_rdata[0]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1182_s0.INIT=16'hF044;
  LUT3 n1739_s1 (
    .F(n1739_4),
    .I0(n96_6),
    .I1(ff_2nd_access),
    .I2(n1733_7) 
);
defparam n1739_s1.INIT=8'h3A;
  LUT3 n1759_s0 (
    .F(n1759_3),
    .I0(n96_6),
    .I1(n1857_4),
    .I2(n1944_6) 
);
defparam n1759_s0.INIT=8'h40;
  LUT4 n1130_s23 (
    .F(n1130_37),
    .I0(n1130_43),
    .I1(w_status_border_position[7]),
    .I2(n1130_39),
    .I3(n1130_40) 
);
defparam n1130_s23.INIT=16'h0D00;
  LUT4 n1131_s22 (
    .F(n1131_36),
    .I0(n1131_37),
    .I1(n1131_38),
    .I2(n1131_39),
    .I3(n1131_40) 
);
defparam n1131_s22.INIT=16'h0700;
  LUT4 n1132_s22 (
    .F(n1132_38),
    .I0(n1132_39),
    .I1(w_sprite_collision_y[5]),
    .I2(n1132_44),
    .I3(n1132_41) 
);
defparam n1132_s22.INIT=16'h0D00;
  LUT4 n1133_s21 (
    .F(n1133_35),
    .I0(n1133_36),
    .I1(n1131_38),
    .I2(n1133_37),
    .I3(n1133_38) 
);
defparam n1133_s21.INIT=16'h0B00;
  LUT4 n1134_s23 (
    .F(n1134_39),
    .I0(n1134_44),
    .I1(w_status_color[3]),
    .I2(n1134_41),
    .I3(n1134_42) 
);
defparam n1134_s23.INIT=16'h0D00;
  LUT4 n1135_s20 (
    .F(n1135_32),
    .I0(ff_status_register_pointer[1]),
    .I1(ff_status_register_pointer[2]),
    .I2(ff_status_register_pointer[3]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n1135_s20.INIT=16'hC1CE;
  LUT4 n1135_s21 (
    .F(n1135_34),
    .I0(w_status_border_position[2]),
    .I1(n1135_35),
    .I2(n1135_36),
    .I3(ff_status_register_pointer[3]) 
);
defparam n1135_s21.INIT=16'hBB0F;
  LUT4 n1136_s23 (
    .F(n1136_41),
    .I0(w_status_border_position[1]),
    .I1(n1130_43),
    .I2(ff_status_register_pointer[3]),
    .I3(n1136_42) 
);
defparam n1136_s23.INIT=16'hB0BB;
  LUT3 n1137_s34 (
    .F(n1137_37),
    .I0(w_status_command_execute),
    .I1(w_sprite_collision_x[0]),
    .I2(ff_status_register_pointer[0]) 
);
defparam n1137_s34.INIT=8'hCA;
  LUT4 n1137_s25 (
    .F(n1137_39),
    .I0(n1137_42),
    .I1(n1137_43),
    .I2(n1137_35),
    .I3(ff_status_register_pointer[3]) 
);
defparam n1137_s25.INIT=16'h77F0;
  LUT3 ff_register_write_s4 (
    .F(ff_register_write_7),
    .I0(n1733_7),
    .I1(ff_2nd_access),
    .I2(ff_busy) 
);
defparam ff_register_write_s4.INIT=8'h0D;
  LUT3 ff_register_num_5_s4 (
    .F(ff_register_num_5_7),
    .I0(n96_6),
    .I1(ff_2nd_access),
    .I2(n1733_7) 
);
defparam ff_register_num_5_s4.INIT=8'hCA;
  LUT3 ff_register_pointer_5_s3 (
    .F(ff_register_pointer_5_8),
    .I0(ff_not_increment),
    .I1(n96_6),
    .I2(n1759_3) 
);
defparam ff_register_pointer_5_s3.INIT=8'hF4;
  LUT4 ff_vram_address_17_s3 (
    .F(ff_vram_address_17_6),
    .I0(w_sprite_mode2_4),
    .I1(ff_vram_type),
    .I2(ff_vram_address_17_9),
    .I3(w_pulse2) 
);
defparam ff_vram_address_17_s3.INIT=16'h44F0;
  LUT3 ff_vram_address_13_s3 (
    .F(ff_vram_address_13_6),
    .I0(ff_vram_address_17_9),
    .I1(ff_vram_address_13_7),
    .I2(w_pulse2) 
);
defparam ff_vram_address_13_s3.INIT=8'hF4;
  LUT3 ff_palette_r_4_s3 (
    .F(ff_palette_r_4_6),
    .I0(ff_color_palette_phase[0]),
    .I1(ff_color_palette_phase[1]),
    .I2(ff_palette_r_4_7) 
);
defparam ff_palette_r_4_s3.INIT=8'h10;
  LUT4 ff_palette_g_4_s2 (
    .F(ff_palette_g_4_5),
    .I0(ff_color_palette_phase[0]),
    .I1(reg_ext_palette_mode),
    .I2(ff_color_palette_phase[1]),
    .I3(ff_palette_r_4_7) 
);
defparam ff_palette_g_4_s2.INIT=16'h3A00;
  LUT4 ff_palette_b_4_s2 (
    .F(ff_palette_b_4_5),
    .I0(ff_color_palette_phase[0]),
    .I1(reg_ext_palette_mode),
    .I2(ff_color_palette_phase[1]),
    .I3(ff_palette_r_4_7) 
);
defparam ff_palette_b_4_s2.INIT=16'hC100;
  LUT3 n1232_s3 (
    .F(n1232_8),
    .I0(n1232_20),
    .I1(n1232_12),
    .I2(n1232_10) 
);
defparam n1232_s3.INIT=8'h4F;
  LUT4 n1235_s3 (
    .F(n1235_8),
    .I0(n1235_11),
    .I1(n1235_12),
    .I2(n1235_13),
    .I3(n1235_10) 
);
defparam n1235_s3.INIT=16'h80FF;
  LUT2 n230_s1 (
    .F(n230_6),
    .I0(ff_bus_wdata[0]),
    .I1(n219_5) 
);
defparam n230_s1.INIT=4'h8;
  LUT2 n229_s1 (
    .F(n229_6),
    .I0(ff_bus_wdata[1]),
    .I1(n219_5) 
);
defparam n229_s1.INIT=4'h8;
  LUT2 n228_s1 (
    .F(n228_6),
    .I0(ff_bus_wdata[2]),
    .I1(n219_5) 
);
defparam n228_s1.INIT=4'h8;
  LUT2 n227_s1 (
    .F(n227_6),
    .I0(ff_bus_wdata[3]),
    .I1(n219_5) 
);
defparam n227_s1.INIT=4'h8;
  LUT2 n226_s1 (
    .F(n226_6),
    .I0(ff_bus_wdata[4]),
    .I1(n219_5) 
);
defparam n226_s1.INIT=4'h8;
  LUT2 n225_s1 (
    .F(n225_6),
    .I0(ff_bus_wdata[5]),
    .I1(n219_5) 
);
defparam n225_s1.INIT=4'h8;
  LUT2 n224_s1 (
    .F(n224_6),
    .I0(ff_bus_wdata[6]),
    .I1(n219_5) 
);
defparam n224_s1.INIT=4'h8;
  LUT2 n223_s1 (
    .F(n223_6),
    .I0(ff_bus_wdata[7]),
    .I1(n219_5) 
);
defparam n223_s1.INIT=4'h8;
  LUT3 n1071_s3 (
    .F(n1071_8),
    .I0(w_register_write),
    .I1(ff_color_palette_phase[0]),
    .I2(ff_color_palette_phase[1]) 
);
defparam n1071_s3.INIT=8'h01;
  LUT4 n1070_s2 (
    .F(n1070_7),
    .I0(w_register_write),
    .I1(ff_color_palette_phase[1]),
    .I2(ff_color_palette_phase[0]),
    .I3(reg_ext_palette_mode) 
);
defparam n1070_s2.INIT=16'h1000;
  LUT2 n991_s1 (
    .F(n991_6),
    .I0(ff_bus_wdata[0]),
    .I1(reg_ext_palette_mode) 
);
defparam n991_s1.INIT=4'h8;
  LUT2 n990_s1 (
    .F(n990_6),
    .I0(ff_bus_wdata[1]),
    .I1(reg_ext_palette_mode) 
);
defparam n990_s1.INIT=4'h8;
  LUT2 n1137_s33 (
    .F(n1137_41),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_line_interrupt) 
);
defparam n1137_s33.INIT=4'h8;
  LUT4 n1043_s1 (
    .F(n1043_6),
    .I0(reg_ext_palette_mode),
    .I1(ff_color_palette_phase[0]),
    .I2(ff_color_palette_phase[1]),
    .I3(n932_7) 
);
defparam n1043_s1.INIT=16'hF400;
  LUT3 n1232_s4 (
    .F(n1232_10),
    .I0(n1232_20),
    .I1(ff_frame_interrupt_enable),
    .I2(n1199_9) 
);
defparam n1232_s4.INIT=8'hE0;
  LUT3 n1235_s4 (
    .F(n1235_10),
    .I0(n1235_18),
    .I1(ff_line_interrupt_enable),
    .I2(n1232_20) 
);
defparam n1235_s4.INIT=8'h5C;
  LUT3 n1183_s1 (
    .F(n1183_6),
    .I0(ff_port0),
    .I1(n1175_7),
    .I2(w_cpu_vram_rdata_en) 
);
defparam n1183_s1.INIT=8'hF4;
  LUT3 n200_s1 (
    .F(n200_4),
    .I0(ff_register_pointer[4]),
    .I1(n201_6),
    .I2(ff_register_pointer[5]) 
);
defparam n200_s1.INIT=8'h78;
  LUT2 n203_s1 (
    .F(n203_4),
    .I0(ff_register_pointer[1]),
    .I1(ff_register_pointer[0]) 
);
defparam n203_s1.INIT=4'h8;
  LUT4 n381_s1 (
    .F(n381_4),
    .I0(w_cpu_vram_address[12]),
    .I1(w_cpu_vram_address[11]),
    .I2(w_cpu_vram_address[10]),
    .I3(n384_4) 
);
defparam n381_s1.INIT=16'h8000;
  LUT4 n382_s1 (
    .F(n382_4),
    .I0(w_cpu_vram_address[11]),
    .I1(w_cpu_vram_address[10]),
    .I2(n384_4),
    .I3(w_cpu_vram_address[12]) 
);
defparam n382_s1.INIT=16'h7F80;
  LUT3 n383_s1 (
    .F(n383_4),
    .I0(w_cpu_vram_address[10]),
    .I1(n384_4),
    .I2(w_cpu_vram_address[11]) 
);
defparam n383_s1.INIT=8'h78;
  LUT4 n384_s1 (
    .F(n384_4),
    .I0(w_cpu_vram_address[9]),
    .I1(w_cpu_vram_address[8]),
    .I2(w_cpu_vram_address[7]),
    .I3(n387_4) 
);
defparam n384_s1.INIT=16'h8000;
  LUT4 n385_s1 (
    .F(n385_4),
    .I0(w_cpu_vram_address[8]),
    .I1(w_cpu_vram_address[7]),
    .I2(n387_4),
    .I3(w_cpu_vram_address[9]) 
);
defparam n385_s1.INIT=16'h7F80;
  LUT3 n386_s1 (
    .F(n386_4),
    .I0(w_cpu_vram_address[7]),
    .I1(n387_4),
    .I2(w_cpu_vram_address[8]) 
);
defparam n386_s1.INIT=8'h78;
  LUT4 n387_s1 (
    .F(n387_4),
    .I0(w_cpu_vram_address[6]),
    .I1(w_cpu_vram_address[5]),
    .I2(w_cpu_vram_address[4]),
    .I3(n390_4) 
);
defparam n387_s1.INIT=16'h8000;
  LUT4 n388_s1 (
    .F(n388_4),
    .I0(w_cpu_vram_address[5]),
    .I1(w_cpu_vram_address[4]),
    .I2(n390_4),
    .I3(w_cpu_vram_address[6]) 
);
defparam n388_s1.INIT=16'h7F80;
  LUT3 n389_s1 (
    .F(n389_4),
    .I0(w_cpu_vram_address[4]),
    .I1(n390_4),
    .I2(w_cpu_vram_address[5]) 
);
defparam n389_s1.INIT=8'h78;
  LUT4 n390_s1 (
    .F(n390_4),
    .I0(w_cpu_vram_address[0]),
    .I1(w_cpu_vram_address[3]),
    .I2(w_cpu_vram_address[2]),
    .I3(w_cpu_vram_address[1]) 
);
defparam n390_s1.INIT=16'h8000;
  LUT2 n392_s1 (
    .F(n392_4),
    .I0(w_cpu_vram_address[0]),
    .I1(w_cpu_vram_address[1]) 
);
defparam n392_s1.INIT=4'h8;
  LUT3 n395_s1 (
    .F(n395_4),
    .I0(n381_4),
    .I1(n395_7),
    .I2(w_cpu_vram_address[17]) 
);
defparam n395_s1.INIT=8'h78;
  LUT4 n396_s1 (
    .F(n396_4),
    .I0(w_cpu_vram_address[15]),
    .I1(n381_4),
    .I2(n396_5),
    .I3(w_cpu_vram_address[16]) 
);
defparam n396_s1.INIT=16'h7F80;
  LUT3 n398_s1 (
    .F(n398_4),
    .I0(w_cpu_vram_address[13]),
    .I1(n381_4),
    .I2(w_cpu_vram_address[14]) 
);
defparam n398_s1.INIT=8'h78;
  LUT3 n1857_s1 (
    .F(n1857_4),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]) 
);
defparam n1857_s1.INIT=8'h10;
  LUT4 n1062_s1 (
    .F(n1062_4),
    .I0(w_palette_num[6]),
    .I1(n1062_5),
    .I2(n1062_6),
    .I3(w_palette_num[7]) 
);
defparam n1062_s1.INIT=16'h7F80;
  LUT3 n1064_s1 (
    .F(n1064_4),
    .I0(w_palette_num[4]),
    .I1(n1062_5),
    .I2(w_palette_num[5]) 
);
defparam n1064_s1.INIT=8'h78;
  LUT4 n1065_s1 (
    .F(n1065_4),
    .I0(w_register_data[4]),
    .I1(w_palette_num[4]),
    .I2(n1062_5),
    .I3(w_register_write) 
);
defparam n1065_s1.INIT=16'hAA3C;
  LUT2 n1067_s1 (
    .F(n1067_4),
    .I0(w_palette_num[0]),
    .I1(w_palette_num[1]) 
);
defparam n1067_s1.INIT=4'h8;
  LUT3 n1175_s1 (
    .F(n1175_4),
    .I0(ff_port0),
    .I1(ff_status_register[7]),
    .I2(ff_port1) 
);
defparam n1175_s1.INIT=8'h10;
  LUT3 n1176_s1 (
    .F(n1176_4),
    .I0(ff_port0),
    .I1(ff_status_register[6]),
    .I2(ff_port1) 
);
defparam n1176_s1.INIT=8'h10;
  LUT3 n1177_s1 (
    .F(n1177_4),
    .I0(ff_port0),
    .I1(ff_status_register[5]),
    .I2(ff_port1) 
);
defparam n1177_s1.INIT=8'h10;
  LUT3 n1178_s1 (
    .F(n1178_4),
    .I0(ff_port0),
    .I1(ff_status_register[4]),
    .I2(ff_port1) 
);
defparam n1178_s1.INIT=8'h10;
  LUT3 n1179_s1 (
    .F(n1179_4),
    .I0(ff_port0),
    .I1(ff_status_register[3]),
    .I2(ff_port1) 
);
defparam n1179_s1.INIT=8'h10;
  LUT3 n1180_s1 (
    .F(n1180_4),
    .I0(ff_port0),
    .I1(ff_status_register[2]),
    .I2(ff_port1) 
);
defparam n1180_s1.INIT=8'h10;
  LUT3 n1181_s1 (
    .F(n1181_4),
    .I0(ff_port0),
    .I1(ff_status_register[1]),
    .I2(ff_port1) 
);
defparam n1181_s1.INIT=8'h10;
  LUT3 n1182_s1 (
    .F(n1182_4),
    .I0(ff_port0),
    .I1(ff_status_register[0]),
    .I2(ff_port1) 
);
defparam n1182_s1.INIT=8'h10;
  LUT4 n1130_s25 (
    .F(n1130_39),
    .I0(n1135_35),
    .I1(ff_frame_interrupt),
    .I2(n1130_41),
    .I3(n1131_38) 
);
defparam n1130_s25.INIT=16'h0700;
  LUT4 n1130_s26 (
    .F(n1130_40),
    .I0(w_sprite_collision_y[7]),
    .I1(n1132_39),
    .I2(w_status_color[7]),
    .I3(n1134_44) 
);
defparam n1130_s26.INIT=16'hB0BB;
  LUT4 n1131_s23 (
    .F(n1131_37),
    .I0(w_sprite_collision),
    .I1(w_sprite_collision_x[6]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n1131_s23.INIT=16'h3FF5;
  LUT2 n1131_s24 (
    .F(n1131_38),
    .I0(ff_status_register_pointer[2]),
    .I1(ff_status_register_pointer[3]) 
);
defparam n1131_s24.INIT=4'h1;
  LUT2 n1131_s25 (
    .F(n1131_39),
    .I0(w_status_border_position[6]),
    .I1(n1130_43) 
);
defparam n1131_s25.INIT=4'h4;
  LUT4 n1131_s26 (
    .F(n1131_40),
    .I0(w_sprite_collision_y[6]),
    .I1(n1132_39),
    .I2(w_status_color[6]),
    .I3(n1134_44) 
);
defparam n1131_s26.INIT=16'hB0BB;
  LUT4 n1132_s23 (
    .F(n1132_39),
    .I0(ff_status_register_pointer[1]),
    .I1(ff_status_register_pointer[3]),
    .I2(ff_status_register_pointer[2]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n1132_s23.INIT=16'h1000;
  LUT4 n1132_s25 (
    .F(n1132_41),
    .I0(w_status_border_position[5]),
    .I1(n1130_43),
    .I2(w_status_color[5]),
    .I3(n1134_44) 
);
defparam n1132_s25.INIT=16'hB0BB;
  LUT4 n1133_s22 (
    .F(n1133_36),
    .I0(w_status_border_detect),
    .I1(w_sprite_collision_x[4]),
    .I2(ff_status_register_pointer[0]),
    .I3(ff_status_register_pointer[1]) 
);
defparam n1133_s22.INIT=16'hCA00;
  LUT2 n1133_s23 (
    .F(n1133_37),
    .I0(w_status_color[4]),
    .I1(n1134_44) 
);
defparam n1133_s23.INIT=4'h4;
  LUT4 n1133_s24 (
    .F(n1133_38),
    .I0(w_sprite_collision_y[4]),
    .I1(n1132_39),
    .I2(w_status_border_position[4]),
    .I3(n1130_43) 
);
defparam n1133_s24.INIT=16'hB0BB;
  LUT4 n1134_s25 (
    .F(n1134_41),
    .I0(w_sprite_collision_x[3]),
    .I1(ff_status_register_pointer[0]),
    .I2(ff_status_register_pointer[1]),
    .I3(n1131_38) 
);
defparam n1134_s25.INIT=16'h4F00;
  LUT4 n1134_s26 (
    .F(n1134_42),
    .I0(w_sprite_collision_y[3]),
    .I1(n1132_39),
    .I2(w_status_border_position[3]),
    .I3(n1130_43) 
);
defparam n1134_s26.INIT=16'hB0BB;
  LUT2 n1135_s22 (
    .F(n1135_35),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_status_register_pointer[1]) 
);
defparam n1135_s22.INIT=4'h1;
  LUT4 n1135_s23 (
    .F(n1135_36),
    .I0(w_sprite_collision_x[2]),
    .I1(ff_status_register_pointer[1]),
    .I2(n1135_37),
    .I3(ff_status_register_pointer[2]) 
);
defparam n1135_s23.INIT=16'h0F77;
  LUT4 n1136_s24 (
    .F(n1136_42),
    .I0(w_sprite_collision_x[1]),
    .I1(n1132_42),
    .I2(n1136_43),
    .I3(ff_status_register_pointer[2]) 
);
defparam n1136_s24.INIT=16'h0F77;
  LUT3 n1137_s27 (
    .F(n1137_42),
    .I0(w_status_border_position[0]),
    .I1(w_status_border_position[8]),
    .I2(ff_status_register_pointer[0]) 
);
defparam n1137_s27.INIT=8'h35;
  LUT2 n1137_s28 (
    .F(n1137_43),
    .I0(ff_status_register_pointer[1]),
    .I1(ff_status_register_pointer[2]) 
);
defparam n1137_s28.INIT=4'h1;
  LUT3 ff_vram_valid_s5 (
    .F(ff_vram_valid_8),
    .I0(w_pre_vram_refresh),
    .I1(ff_vram_refresh),
    .I2(n198_6) 
);
defparam ff_vram_valid_s5.INIT=8'h10;
  LUT3 ff_vram_address_13_s4 (
    .F(ff_vram_address_13_7),
    .I0(ff_bus_wdata[7]),
    .I1(ff_2nd_access),
    .I2(n1733_7) 
);
defparam ff_vram_address_13_s4.INIT=8'h40;
  LUT3 ff_palette_r_4_s4 (
    .F(ff_palette_r_4_7),
    .I0(w_register_write),
    .I1(ff_reset_n2_1),
    .I2(n932_7) 
);
defparam ff_palette_r_4_s4.INIT=8'h40;
  LUT4 n1232_s6 (
    .F(n1232_12),
    .I0(n1232_13),
    .I1(n1232_14),
    .I2(n1232_15),
    .I3(n1232_16) 
);
defparam n1232_s6.INIT=16'h8000;
  LUT4 n1235_s5 (
    .F(n1235_11),
    .I0(w_screen_pos_y[5]),
    .I1(reg_interrupt_line[5]),
    .I2(w_screen_pos_y[6]),
    .I3(reg_interrupt_line[6]) 
);
defparam n1235_s5.INIT=16'h9009;
  LUT4 n1235_s6 (
    .F(n1235_12),
    .I0(n1232_20),
    .I1(reg_interrupt_line[1]),
    .I2(w_screen_pos_y[1]),
    .I3(n1235_15) 
);
defparam n1235_s6.INIT=16'h4100;
  LUT4 n1235_s7 (
    .F(n1235_13),
    .I0(w_screen_pos_y[7]),
    .I1(reg_interrupt_line[7]),
    .I2(ff_v_active_8),
    .I3(n1235_16) 
);
defparam n1235_s7.INIT=16'h9000;
  LUT2 n396_s2 (
    .F(n396_5),
    .I0(w_cpu_vram_address[14]),
    .I1(w_cpu_vram_address[13]) 
);
defparam n396_s2.INIT=4'h8;
  LUT4 n1062_s2 (
    .F(n1062_5),
    .I0(w_palette_num[0]),
    .I1(w_palette_num[3]),
    .I2(w_palette_num[2]),
    .I3(w_palette_num[1]) 
);
defparam n1062_s2.INIT=16'h8000;
  LUT2 n1062_s3 (
    .F(n1062_6),
    .I0(w_palette_num[5]),
    .I1(w_palette_num[4]) 
);
defparam n1062_s3.INIT=4'h8;
  LUT4 n1130_s27 (
    .F(n1130_41),
    .I0(w_status_transfer_ready),
    .I1(w_sprite_collision_x[7]),
    .I2(ff_status_register_pointer[0]),
    .I3(ff_status_register_pointer[1]) 
);
defparam n1130_s27.INIT=16'hCA00;
  LUT2 n1132_s26 (
    .F(n1132_42),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_status_register_pointer[1]) 
);
defparam n1132_s26.INIT=4'h8;
  LUT3 n1135_s24 (
    .F(n1135_37),
    .I0(w_sprite_collision_y[2]),
    .I1(w_status_color[2]),
    .I2(ff_status_register_pointer[1]) 
);
defparam n1135_s24.INIT=8'hCA;
  LUT4 n1136_s25 (
    .F(n1136_43),
    .I0(w_sprite_collision_y[1]),
    .I1(w_status_color[1]),
    .I2(ff_status_register_pointer[0]),
    .I3(ff_status_register_pointer[1]) 
);
defparam n1136_s25.INIT=16'hC0AF;
  LUT4 n1232_s7 (
    .F(n1232_13),
    .I0(ff_half_count[2]),
    .I1(w_screen_pos_y[7]),
    .I2(w_screen_pos_y[6]),
    .I3(ff_half_count[3]) 
);
defparam n1232_s7.INIT=16'h4000;
  LUT4 n1232_s8 (
    .F(n1232_14),
    .I0(w_screen_pos_y[3]),
    .I1(w_screen_pos_y[5]),
    .I2(w_screen_pos_y[4]),
    .I3(w_screen_pos_y[2]) 
);
defparam n1232_s8.INIT=16'h1000;
  LUT4 n1232_s9 (
    .F(n1232_15),
    .I0(ff_half_count[5]),
    .I1(ff_half_count[9]),
    .I2(ff_half_count[11]),
    .I3(n1232_17) 
);
defparam n1232_s9.INIT=16'h0100;
  LUT4 n1232_s10 (
    .F(n1232_16),
    .I0(w_screen_pos_y[0]),
    .I1(w_screen_pos_y[1]),
    .I2(ff_v_active_8),
    .I3(n1232_18) 
);
defparam n1232_s10.INIT=16'h1000;
  LUT4 n1235_s9 (
    .F(n1235_15),
    .I0(w_screen_pos_y[0]),
    .I1(reg_interrupt_line[0]),
    .I2(w_screen_pos_y[2]),
    .I3(reg_interrupt_line[2]) 
);
defparam n1235_s9.INIT=16'h9009;
  LUT4 n1235_s10 (
    .F(n1235_16),
    .I0(w_screen_pos_y[3]),
    .I1(reg_interrupt_line[3]),
    .I2(w_screen_pos_y[4]),
    .I3(reg_interrupt_line[4]) 
);
defparam n1235_s10.INIT=16'h9009;
  LUT4 n1232_s11 (
    .F(n1232_17),
    .I0(ff_half_count[4]),
    .I1(ff_half_count[10]),
    .I2(ff_half_count[12]),
    .I3(ff_half_count[6]) 
);
defparam n1232_s11.INIT=16'h0100;
  LUT4 n1232_s12 (
    .F(n1232_18),
    .I0(ff_half_count[0]),
    .I1(ff_half_count[1]),
    .I2(ff_half_count[8]),
    .I3(ff_half_count[7]) 
);
defparam n1232_s12.INIT=16'h0100;
  LUT4 n1063_s2 (
    .F(n1063_6),
    .I0(n1062_5),
    .I1(w_palette_num[5]),
    .I2(w_palette_num[4]),
    .I3(w_palette_num[6]) 
);
defparam n1063_s2.INIT=16'h7F80;
  LUT4 n1066_s2 (
    .F(n1066_6),
    .I0(w_palette_num[2]),
    .I1(w_palette_num[0]),
    .I2(w_palette_num[1]),
    .I3(w_palette_num[3]) 
);
defparam n1066_s2.INIT=16'h7F80;
  LUT4 n391_s2 (
    .F(n391_6),
    .I0(w_cpu_vram_address[2]),
    .I1(w_cpu_vram_address[0]),
    .I2(w_cpu_vram_address[1]),
    .I3(w_cpu_vram_address[3]) 
);
defparam n391_s2.INIT=16'h7F80;
  LUT3 ff_vram_write_s4 (
    .F(ff_vram_write_8),
    .I0(ff_vram_valid_13),
    .I1(w_pulse2),
    .I2(w_cpu_vram_rdata_en) 
);
defparam ff_vram_write_s4.INIT=8'h02;
  LUT4 ff_vram_valid_s7 (
    .F(ff_vram_valid_11),
    .I0(ff_vram_valid_13),
    .I1(ff_vram_valid_8),
    .I2(w_pulse2),
    .I3(w_cpu_vram_rdata_en) 
);
defparam ff_vram_valid_s7.INIT=16'h000E;
  LUT4 n1134_s27 (
    .F(n1134_44),
    .I0(ff_status_register_pointer[3]),
    .I1(ff_status_register_pointer[2]),
    .I2(ff_status_register_pointer[0]),
    .I3(ff_status_register_pointer[1]) 
);
defparam n1134_s27.INIT=16'h4000;
  LUT4 n1132_s27 (
    .F(n1132_44),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_status_register_pointer[1]),
    .I2(w_sprite_collision_x[5]),
    .I3(n1131_38) 
);
defparam n1132_s27.INIT=16'h7F00;
  LUT4 n1235_s11 (
    .F(n1235_18),
    .I0(ff_status_register_pointer[3]),
    .I1(ff_status_register_pointer[0]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[2]) 
);
defparam n1235_s11.INIT=16'h0004;
  LUT4 n202_s2 (
    .F(n202_6),
    .I0(ff_register_pointer[2]),
    .I1(ff_register_pointer[1]),
    .I2(ff_register_pointer[0]),
    .I3(ff_register_pointer[3]) 
);
defparam n202_s2.INIT=16'h7F80;
  LUT4 n201_s2 (
    .F(n201_6),
    .I0(ff_register_pointer[3]),
    .I1(ff_register_pointer[2]),
    .I2(ff_register_pointer[1]),
    .I3(ff_register_pointer[0]) 
);
defparam n201_s2.INIT=16'h8000;
  LUT4 n395_s3 (
    .F(n395_7),
    .I0(w_cpu_vram_address[16]),
    .I1(w_cpu_vram_address[15]),
    .I2(w_cpu_vram_address[14]),
    .I3(w_cpu_vram_address[13]) 
);
defparam n395_s3.INIT=16'h8000;
  LUT4 n397_s2 (
    .F(n397_6),
    .I0(n381_4),
    .I1(w_cpu_vram_address[14]),
    .I2(w_cpu_vram_address[13]),
    .I3(w_cpu_vram_address[15]) 
);
defparam n397_s2.INIT=16'h7F80;
  LUT4 n1130_s28 (
    .F(n1130_43),
    .I0(ff_status_register_pointer[2]),
    .I1(ff_status_register_pointer[3]),
    .I2(ff_status_register_pointer[0]),
    .I3(ff_status_register_pointer[1]) 
);
defparam n1130_s28.INIT=16'h0004;
  LUT4 n1944_s2 (
    .F(n1944_6),
    .I0(w_register_num[5]),
    .I1(w_register_num[4]),
    .I2(w_register_num[3]),
    .I3(w_register_write) 
);
defparam n1944_s2.INIT=16'h0400;
  LUT4 n1854_s4 (
    .F(n1854_8),
    .I0(w_register_num[4]),
    .I1(w_register_num[5]),
    .I2(w_register_num[3]),
    .I3(w_register_write) 
);
defparam n1854_s4.INIT=16'h0100;
  LUT4 n1975_s2 (
    .F(n1975_6),
    .I0(w_register_num[5]),
    .I1(w_register_num[4]),
    .I2(w_register_write),
    .I3(w_register_num[3]) 
);
defparam n1975_s2.INIT=16'h4000;
  LUT4 n1872_s3 (
    .F(n1872_7),
    .I0(w_register_num[4]),
    .I1(w_register_num[5]),
    .I2(w_register_write),
    .I3(w_register_num[3]) 
);
defparam n1872_s3.INIT=16'h1000;
  LUT4 n1932_s1 (
    .F(n1932_5),
    .I0(n1872_7),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(w_register_num[2]) 
);
defparam n1932_s1.INIT=16'h2000;
  LUT4 n1894_s2 (
    .F(n1894_6),
    .I0(n1854_8),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(w_register_num[2]) 
);
defparam n1894_s2.INIT=16'h2000;
  LUT4 ff_vram_address_17_s5 (
    .F(ff_vram_address_17_9),
    .I0(n1872_7),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam ff_vram_address_17_s5.INIT=16'h2000;
  LUT4 n1902_s2 (
    .F(n1902_6),
    .I0(n1854_8),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam n1902_s2.INIT=16'h2000;
  LUT4 ff_vram_valid_s8 (
    .F(ff_vram_valid_13),
    .I0(w_pulse1),
    .I1(ff_port0),
    .I2(ff_busy),
    .I3(ff_bus_valid) 
);
defparam ff_vram_valid_s8.INIT=16'h0400;
  LUT3 n1175_s3 (
    .F(n1175_7),
    .I0(ff_bus_write),
    .I1(ff_busy),
    .I2(ff_bus_valid) 
);
defparam n1175_s3.INIT=8'h10;
  LUT4 n932_s3 (
    .F(n932_7),
    .I0(ff_bus_write),
    .I1(ff_port2),
    .I2(ff_busy),
    .I3(ff_bus_valid) 
);
defparam n932_s3.INIT=16'h0800;
  LUT4 n96_s2 (
    .F(n96_6),
    .I0(ff_bus_write),
    .I1(ff_port3),
    .I2(ff_busy),
    .I3(ff_bus_valid) 
);
defparam n96_s2.INIT=16'h0800;
  LUT4 n219_s1 (
    .F(n219_5),
    .I0(ff_bus_write),
    .I1(ff_port0),
    .I2(ff_busy),
    .I3(ff_bus_valid) 
);
defparam n219_s1.INIT=16'h0800;
  LUT4 n1733_s3 (
    .F(n1733_7),
    .I0(ff_bus_write),
    .I1(ff_port1),
    .I2(ff_busy),
    .I3(ff_bus_valid) 
);
defparam n1733_s3.INIT=16'h0800;
  LUT4 n1960_s1 (
    .F(n1960_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1944_6) 
);
defparam n1960_s1.INIT=16'h1000;
  LUT4 n1924_s1 (
    .F(n1924_5),
    .I0(n1872_7),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam n1924_s1.INIT=16'h0200;
  LUT4 n1884_s2 (
    .F(n1884_6),
    .I0(n1854_8),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam n1884_s2.INIT=16'h0200;
  LUT4 n1967_s1 (
    .F(n1967_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1944_6) 
);
defparam n1967_s1.INIT=16'h8000;
  LUT4 n1940_s1 (
    .F(n1940_5),
    .I0(n1872_7),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam n1940_s1.INIT=16'h8000;
  LUT4 n1909_s2 (
    .F(n1909_6),
    .I0(n1854_8),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam n1909_s2.INIT=16'h8000;
  LUT4 n932_s4 (
    .F(n932_9),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1944_6) 
);
defparam n932_s4.INIT=16'h0100;
  LUT4 n1917_s1 (
    .F(n1917_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1872_7) 
);
defparam n1917_s1.INIT=16'h0100;
  LUT4 n1854_s5 (
    .F(n1854_10),
    .I0(n1854_8),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam n1854_s5.INIT=16'h0002;
  LUT4 n1986_s1 (
    .F(n1986_5),
    .I0(w_register_num[2]),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(n1975_6) 
);
defparam n1986_s1.INIT=16'h4000;
  LUT4 n1952_s1 (
    .F(n1952_5),
    .I0(w_register_num[2]),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(n1944_6) 
);
defparam n1952_s1.INIT=16'h4000;
  LUT4 n1891_s1 (
    .F(n1891_5),
    .I0(n1872_7),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(w_register_num[0]) 
);
defparam n1891_s1.INIT=16'h2000;
  LUT4 n1876_s2 (
    .F(n1876_6),
    .I0(n1854_8),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(w_register_num[0]) 
);
defparam n1876_s2.INIT=16'h2000;
  LUT4 n1975_s3 (
    .F(n1975_8),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n1975_6) 
);
defparam n1975_s3.INIT=16'h1000;
  LUT4 n1920_s1 (
    .F(n1920_5),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n1872_7) 
);
defparam n1920_s1.INIT=16'h1000;
  LUT4 n1857_s2 (
    .F(n1857_6),
    .I0(n1854_8),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(w_register_num[0]) 
);
defparam n1857_s2.INIT=16'h0200;
  LUT4 n1980_s1 (
    .F(n1980_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n1975_6) 
);
defparam n1980_s1.INIT=16'h1000;
  LUT4 n1944_s3 (
    .F(n1944_8),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n1944_6) 
);
defparam n1944_s3.INIT=16'h1000;
  LUT4 n1872_s4 (
    .F(n1872_9),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n1872_7) 
);
defparam n1872_s4.INIT=16'h1000;
  LUT4 n1864_s2 (
    .F(n1864_6),
    .I0(n1854_8),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(w_register_num[1]) 
);
defparam n1864_s2.INIT=16'h0200;
  LUT3 n47_s2 (
    .F(n47_8),
    .I0(w_bus_valid),
    .I1(ff_bus_ready),
    .I2(w_bus_ioreq) 
);
defparam n47_s2.INIT=8'h70;
  LUT4 n254_s4 (
    .F(n254_10),
    .I0(ff_vram_valid_13),
    .I1(ff_busy),
    .I2(w_pulse2),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n254_s4.INIT=16'hCC0E;
  LUT4 n255_s5 (
    .F(n255_11),
    .I0(w_pulse2),
    .I1(ff_bus_write),
    .I2(ff_vram_valid_8),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n255_s5.INIT=16'hFF40;
  LUT4 n1232_s13 (
    .F(n1232_20),
    .I0(ff_port1),
    .I1(ff_bus_write),
    .I2(ff_busy),
    .I3(ff_bus_valid) 
);
defparam n1232_s13.INIT=16'h0200;
  DFFCE ff_bus_write_s0 (
    .Q(ff_bus_write),
    .D(w_bus_write),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_7_s0 (
    .Q(ff_bus_wdata[7]),
    .D(w_bus_wdata[7]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_6_s0 (
    .Q(ff_bus_wdata[6]),
    .D(w_bus_wdata[6]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_5_s0 (
    .Q(ff_bus_wdata[5]),
    .D(w_bus_wdata[5]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_4_s0 (
    .Q(ff_bus_wdata[4]),
    .D(w_bus_wdata[4]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_3_s0 (
    .Q(ff_bus_wdata[3]),
    .D(w_bus_wdata[3]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_2_s0 (
    .Q(ff_bus_wdata[2]),
    .D(w_bus_wdata[2]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_1_s0 (
    .Q(ff_bus_wdata[1]),
    .D(w_bus_wdata[1]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_0_s0 (
    .Q(ff_bus_wdata[0]),
    .D(w_bus_wdata[0]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_port0_s0 (
    .Q(ff_port0),
    .D(n26_5),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_port1_s0 (
    .Q(ff_port1),
    .D(n28_4),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_port2_s0 (
    .Q(ff_port2),
    .D(n30_4),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_port3_s0 (
    .Q(ff_port3),
    .D(n31_3),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFC ff_bus_valid_s0 (
    .Q(ff_bus_valid),
    .D(n23_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_7_s0 (
    .Q(w_register_data[7]),
    .D(ff_bus_wdata[7]),
    .CLK(clk85m),
    .CE(n1739_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_6_s0 (
    .Q(w_register_data[6]),
    .D(ff_bus_wdata[6]),
    .CLK(clk85m),
    .CE(n1739_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_5_s0 (
    .Q(w_register_data[5]),
    .D(ff_bus_wdata[5]),
    .CLK(clk85m),
    .CE(n1739_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_4_s0 (
    .Q(w_register_data[4]),
    .D(ff_bus_wdata[4]),
    .CLK(clk85m),
    .CE(n1739_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_3_s0 (
    .Q(w_register_data[3]),
    .D(ff_bus_wdata[3]),
    .CLK(clk85m),
    .CE(n1739_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_2_s0 (
    .Q(w_register_data[2]),
    .D(ff_bus_wdata[2]),
    .CLK(clk85m),
    .CE(n1739_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_1_s0 (
    .Q(w_register_data[1]),
    .D(ff_bus_wdata[1]),
    .CLK(clk85m),
    .CE(n1739_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_0_s0 (
    .Q(w_register_data[0]),
    .D(ff_bus_wdata[0]),
    .CLK(clk85m),
    .CE(n1739_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_write_s0 (
    .Q(w_register_write),
    .D(n96_3),
    .CLK(clk85m),
    .CE(ff_register_write_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_5_s0 (
    .Q(w_register_num[5]),
    .D(n123_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_4_s0 (
    .Q(w_register_num[4]),
    .D(n124_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_3_s0 (
    .Q(w_register_num[3]),
    .D(n125_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_2_s0 (
    .Q(w_register_num[2]),
    .D(n126_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_1_s0 (
    .Q(w_register_num[1]),
    .D(n127_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_0_s0 (
    .Q(w_register_num[0]),
    .D(n128_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_not_increment_s0 (
    .Q(ff_not_increment),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1759_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s0 (
    .Q(w_pulse1),
    .D(n243_8),
    .CLK(clk85m),
    .CE(ff_vram_valid_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_write_s0 (
    .Q(w_cpu_vram_write),
    .D(n219_5),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_7_s0 (
    .Q(w_cpu_vram_wdata[7]),
    .D(n223_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_6_s0 (
    .Q(w_cpu_vram_wdata[6]),
    .D(n224_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_5_s0 (
    .Q(w_cpu_vram_wdata[5]),
    .D(n225_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_4_s0 (
    .Q(w_cpu_vram_wdata[4]),
    .D(n226_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_3_s0 (
    .Q(w_cpu_vram_wdata[3]),
    .D(n227_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_2_s0 (
    .Q(w_cpu_vram_wdata[2]),
    .D(n228_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_1_s0 (
    .Q(w_cpu_vram_wdata[1]),
    .D(n229_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_0_s0 (
    .Q(w_cpu_vram_wdata[0]),
    .D(n230_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_4_s0 (
    .Q(reg_screen_mode[4]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1854_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_3_s0 (
    .Q(reg_screen_mode[3]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1854_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_2_s0 (
    .Q(reg_screen_mode[2]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1854_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_1_s0 (
    .Q(reg_screen_mode[1]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1857_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_0_s0 (
    .Q(reg_screen_mode[0]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1857_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_line_interrupt_enable_s0 (
    .Q(ff_line_interrupt_enable),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1854_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_magify_s0 (
    .Q(reg_sprite_magify),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1857_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_16x16_s0 (
    .Q(reg_sprite_16x16),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1857_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_frame_interrupt_enable_s0 (
    .Q(ff_frame_interrupt_enable),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1857_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_on_s0 (
    .Q(reg_display_on),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1857_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_17_s0 (
    .Q(reg_pattern_name_table_base[17]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1864_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_16_s0 (
    .Q(reg_pattern_name_table_base[16]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1864_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_15_s0 (
    .Q(reg_pattern_name_table_base[15]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1864_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_14_s0 (
    .Q(reg_pattern_name_table_base[14]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1864_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_13_s0 (
    .Q(reg_pattern_name_table_base[13]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1864_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_12_s0 (
    .Q(reg_pattern_name_table_base[12]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1864_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_11_s0 (
    .Q(reg_pattern_name_table_base[11]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1864_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_10_s0 (
    .Q(reg_pattern_name_table_base[10]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1864_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_17_s0 (
    .Q(reg_color_table_base[17]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1872_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_16_s0 (
    .Q(reg_color_table_base[16]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1872_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_15_s0 (
    .Q(reg_color_table_base[15]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1872_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_14_s0 (
    .Q(reg_color_table_base[14]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1872_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_13_s0 (
    .Q(reg_color_table_base[13]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1876_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_12_s0 (
    .Q(reg_color_table_base[12]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1876_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_11_s0 (
    .Q(reg_color_table_base[11]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1876_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_10_s0 (
    .Q(reg_color_table_base[10]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1876_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_9_s0 (
    .Q(reg_color_table_base[9]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1876_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_8_s0 (
    .Q(reg_color_table_base[8]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1876_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_7_s0 (
    .Q(reg_color_table_base[7]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1876_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_6_s0 (
    .Q(reg_color_table_base[6]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1876_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_17_s0 (
    .Q(reg_pattern_generator_table_base[17]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1884_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_16_s0 (
    .Q(reg_pattern_generator_table_base[16]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1884_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_15_s0 (
    .Q(reg_pattern_generator_table_base[15]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1884_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_14_s0 (
    .Q(reg_pattern_generator_table_base[14]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1884_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_13_s0 (
    .Q(reg_pattern_generator_table_base[13]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1884_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_12_s0 (
    .Q(reg_pattern_generator_table_base[12]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1884_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_11_s0 (
    .Q(reg_pattern_generator_table_base[11]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1884_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_17_s0 (
    .Q(reg_sprite_attribute_table_base[17]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1891_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_16_s0 (
    .Q(reg_sprite_attribute_table_base[16]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1891_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_15_s0 (
    .Q(reg_sprite_attribute_table_base[15]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1891_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_14_s0 (
    .Q(reg_sprite_attribute_table_base[14]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1894_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_13_s0 (
    .Q(reg_sprite_attribute_table_base[13]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1894_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_12_s0 (
    .Q(reg_sprite_attribute_table_base[12]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1894_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_11_s0 (
    .Q(reg_sprite_attribute_table_base[11]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1894_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_10_s0 (
    .Q(reg_sprite_attribute_table_base[10]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1894_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_9_s0 (
    .Q(reg_sprite_attribute_table_base[9]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1894_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_8_s0 (
    .Q(reg_sprite_attribute_table_base[8]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1894_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_7_s0 (
    .Q(reg_sprite_attribute_table_base[7]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1894_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_17_s0 (
    .Q(reg_sprite_pattern_generator_table_base[17]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1902_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_16_s0 (
    .Q(reg_sprite_pattern_generator_table_base[16]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1902_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_15_s0 (
    .Q(reg_sprite_pattern_generator_table_base[15]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1902_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_14_s0 (
    .Q(reg_sprite_pattern_generator_table_base[14]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1902_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_13_s0 (
    .Q(reg_sprite_pattern_generator_table_base[13]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1902_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_12_s0 (
    .Q(reg_sprite_pattern_generator_table_base[12]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1902_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_11_s0 (
    .Q(reg_sprite_pattern_generator_table_base[11]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1902_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_7_s0 (
    .Q(reg_backdrop_color[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1909_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_6_s0 (
    .Q(reg_backdrop_color[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1909_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_5_s0 (
    .Q(reg_backdrop_color[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1909_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_4_s0 (
    .Q(reg_backdrop_color[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1909_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_3_s0 (
    .Q(reg_backdrop_color[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1909_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_2_s0 (
    .Q(reg_backdrop_color[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1909_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_1_s0 (
    .Q(reg_backdrop_color[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1909_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_0_s0 (
    .Q(reg_backdrop_color[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1909_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_disable_s0 (
    .Q(reg_sprite_disable),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1917_5),
    .CLEAR(n36_6) 
);
  DFFPE ff_vram_type_s0 (
    .Q(ff_vram_type),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1917_5),
    .PRESET(n36_6) 
);
  DFFCE ff_color0_opaque_s0 (
    .Q(reg_color0_opaque),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1917_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_50hz_mode_s0 (
    .Q(reg_50hz_mode),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1920_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interleaving_mode_s0 (
    .Q(reg_interleaving_mode),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1920_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interlace_mode_s0 (
    .Q(reg_interlace_mode),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1920_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_212lines_mode_s0 (
    .Q(reg_212lines_mode),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1920_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_7_s0 (
    .Q(reg_text_back_color[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1924_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_6_s0 (
    .Q(reg_text_back_color[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1924_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_5_s0 (
    .Q(reg_text_back_color[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1924_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_4_s0 (
    .Q(reg_text_back_color[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1924_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_3_s0 (
    .Q(reg_text_back_color[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1924_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_2_s0 (
    .Q(reg_text_back_color[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1924_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_1_s0 (
    .Q(reg_text_back_color[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1924_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_0_s0 (
    .Q(reg_text_back_color[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1924_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_7_s0 (
    .Q(reg_blink_period[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1932_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_6_s0 (
    .Q(reg_blink_period[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1932_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_5_s0 (
    .Q(reg_blink_period[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1932_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_4_s0 (
    .Q(reg_blink_period[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1932_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_3_s0 (
    .Q(reg_blink_period[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1932_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_2_s0 (
    .Q(reg_blink_period[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1932_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_1_s0 (
    .Q(reg_blink_period[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1932_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_0_s0 (
    .Q(reg_blink_period[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1932_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_3_s0 (
    .Q(ff_status_register_pointer[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1940_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_2_s0 (
    .Q(ff_status_register_pointer[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1940_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_1_s0 (
    .Q(ff_status_register_pointer[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1940_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_0_s0 (
    .Q(ff_status_register_pointer[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1940_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_7_s0 (
    .Q(reg_display_adjust[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1944_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_6_s0 (
    .Q(reg_display_adjust[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1944_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_5_s0 (
    .Q(reg_display_adjust[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1944_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_4_s0 (
    .Q(reg_display_adjust[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1944_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_3_s0 (
    .Q(reg_display_adjust[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1944_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_2_s0 (
    .Q(reg_display_adjust[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1944_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_1_s0 (
    .Q(reg_display_adjust[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1944_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_0_s0 (
    .Q(reg_display_adjust[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1944_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_7_s0 (
    .Q(reg_interrupt_line[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1952_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_6_s0 (
    .Q(reg_interrupt_line[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1952_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_5_s0 (
    .Q(reg_interrupt_line[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1952_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_4_s0 (
    .Q(reg_interrupt_line[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1952_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_3_s0 (
    .Q(reg_interrupt_line[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1952_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_2_s0 (
    .Q(reg_interrupt_line[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1952_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_1_s0 (
    .Q(reg_interrupt_line[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1952_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_0_s0 (
    .Q(reg_interrupt_line[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1952_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_7_s0 (
    .Q(reg_vertical_offset[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1967_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_6_s0 (
    .Q(reg_vertical_offset[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1967_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_5_s0 (
    .Q(reg_vertical_offset[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1967_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_4_s0 (
    .Q(reg_vertical_offset[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1967_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_3_s0 (
    .Q(reg_vertical_offset[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1967_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_2_s0 (
    .Q(reg_vertical_offset[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1967_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_1_s0 (
    .Q(reg_vertical_offset[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1967_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_0_s0 (
    .Q(reg_vertical_offset[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1967_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_scroll_planes_s0 (
    .Q(reg_scroll_planes),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1975_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_left_mask_s0 (
    .Q(reg_left_mask),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1975_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_yjk_mode_s0 (
    .Q(reg_yjk_mode),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1975_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_yae_mode_s0 (
    .Q(reg_yae_mode),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1975_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_2_s0 (
    .Q(reg_horizontal_offset_l[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1986_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_1_s0 (
    .Q(reg_horizontal_offset_l[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1986_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_0_s0 (
    .Q(reg_horizontal_offset_l[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1986_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_8_s0 (
    .Q(reg_horizontal_offset_h[8]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1980_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_7_s0 (
    .Q(reg_horizontal_offset_h[7]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1980_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_6_s0 (
    .Q(reg_horizontal_offset_h[6]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1980_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_5_s0 (
    .Q(reg_horizontal_offset_h[5]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1980_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_4_s0 (
    .Q(reg_horizontal_offset_h[4]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1980_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_3_s0 (
    .Q(reg_horizontal_offset_h[3]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1980_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_high_speed_mode_s0 (
    .Q(reg_command_high_speed_mode),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1960_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_ext_palette_mode_s0 (
    .Q(reg_ext_palette_mode),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1960_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_ext_command_mode_s0 (
    .Q(reg_ext_command_mode),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1960_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram256k_mode_s0 (
    .Q(reg_vram256k_mode),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1960_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_palette_valid_s0 (
    .Q(w_palette_valid),
    .D(n1043_6),
    .CLK(clk85m),
    .CE(ff_color_palette_valid_6),
    .CLEAR(n36_6) 
);
  DFFE ff_palette_r_4_s0 (
    .Q(w_palette_r[4]),
    .D(n987_3),
    .CLK(clk85m),
    .CE(ff_palette_r_4_6) 
);
  DFFE ff_palette_r_3_s0 (
    .Q(w_palette_r[3]),
    .D(n988_3),
    .CLK(clk85m),
    .CE(ff_palette_r_4_6) 
);
  DFFE ff_palette_r_2_s0 (
    .Q(w_palette_r[2]),
    .D(n989_3),
    .CLK(clk85m),
    .CE(ff_palette_r_4_6) 
);
  DFFE ff_palette_r_1_s0 (
    .Q(w_palette_r[1]),
    .D(n990_6),
    .CLK(clk85m),
    .CE(ff_palette_r_4_6) 
);
  DFFE ff_palette_r_0_s0 (
    .Q(w_palette_r[0]),
    .D(n991_6),
    .CLK(clk85m),
    .CE(ff_palette_r_4_6) 
);
  DFFE ff_palette_g_4_s0 (
    .Q(w_palette_g[4]),
    .D(n995_3),
    .CLK(clk85m),
    .CE(ff_palette_g_4_5) 
);
  DFFE ff_palette_g_3_s0 (
    .Q(w_palette_g[3]),
    .D(n996_3),
    .CLK(clk85m),
    .CE(ff_palette_g_4_5) 
);
  DFFE ff_palette_g_2_s0 (
    .Q(w_palette_g[2]),
    .D(n997_3),
    .CLK(clk85m),
    .CE(ff_palette_g_4_5) 
);
  DFFE ff_palette_g_1_s0 (
    .Q(w_palette_g[1]),
    .D(n990_6),
    .CLK(clk85m),
    .CE(ff_palette_g_4_5) 
);
  DFFE ff_palette_g_0_s0 (
    .Q(w_palette_g[0]),
    .D(n991_6),
    .CLK(clk85m),
    .CE(ff_palette_g_4_5) 
);
  DFFE ff_palette_b_4_s0 (
    .Q(w_palette_b[4]),
    .D(n995_3),
    .CLK(clk85m),
    .CE(ff_palette_b_4_5) 
);
  DFFE ff_palette_b_3_s0 (
    .Q(w_palette_b[3]),
    .D(n996_3),
    .CLK(clk85m),
    .CE(ff_palette_b_4_5) 
);
  DFFE ff_palette_b_2_s0 (
    .Q(w_palette_b[2]),
    .D(n997_3),
    .CLK(clk85m),
    .CE(ff_palette_b_4_5) 
);
  DFFE ff_palette_b_1_s0 (
    .Q(w_palette_b[1]),
    .D(n990_6),
    .CLK(clk85m),
    .CE(ff_palette_b_4_5) 
);
  DFFE ff_palette_b_0_s0 (
    .Q(w_palette_b[0]),
    .D(n991_6),
    .CLK(clk85m),
    .CE(ff_palette_b_4_5) 
);
  DFF ff_status_register_7_s0 (
    .Q(ff_status_register[7]),
    .D(n1130_37),
    .CLK(clk85m) 
);
  DFF ff_status_register_6_s0 (
    .Q(ff_status_register[6]),
    .D(n1131_36),
    .CLK(clk85m) 
);
  DFF ff_status_register_5_s0 (
    .Q(ff_status_register[5]),
    .D(n1132_38),
    .CLK(clk85m) 
);
  DFF ff_status_register_4_s0 (
    .Q(ff_status_register[4]),
    .D(n1133_35),
    .CLK(clk85m) 
);
  DFF ff_status_register_3_s0 (
    .Q(ff_status_register[3]),
    .D(n1134_39),
    .CLK(clk85m) 
);
  DFF ff_status_register_1_s0 (
    .Q(ff_status_register[1]),
    .D(n1136_41),
    .CLK(clk85m) 
);
  DFF ff_status_register_0_s0 (
    .Q(ff_status_register[0]),
    .D(n1137_39),
    .CLK(clk85m) 
);
  DFFC ff_bus_rdata_en_s0 (
    .Q(w_bus_vdp_rdata_en),
    .D(n1183_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFE ff_bus_rdata_7_s0 (
    .Q(w_bus_vdp_rdata[7]),
    .D(n1175_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_6_s0 (
    .Q(w_bus_vdp_rdata[6]),
    .D(n1176_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_5_s0 (
    .Q(w_bus_vdp_rdata[5]),
    .D(n1177_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_4_s0 (
    .Q(w_bus_vdp_rdata[4]),
    .D(n1178_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_3_s0 (
    .Q(w_bus_vdp_rdata[3]),
    .D(n1179_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_2_s0 (
    .Q(w_bus_vdp_rdata[2]),
    .D(n1180_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_1_s0 (
    .Q(w_bus_vdp_rdata[1]),
    .D(n1181_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_0_s0 (
    .Q(w_bus_vdp_rdata[0]),
    .D(n1182_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFP ff_bus_ready_s0 (
    .Q(ff_bus_ready),
    .D(n47_8),
    .CLK(clk85m),
    .PRESET(n36_6) 
);
  DFFCE ff_2nd_access_s1 (
    .Q(ff_2nd_access),
    .D(n131_5),
    .CLK(clk85m),
    .CE(n1733_7),
    .CLEAR(n36_6) 
);
defparam ff_2nd_access_s1.INIT=1'b0;
  DFFCE ff_register_pointer_5_s1 (
    .Q(ff_register_pointer[5]),
    .D(n200_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_5_s1.INIT=1'b0;
  DFFCE ff_register_pointer_4_s1 (
    .Q(ff_register_pointer[4]),
    .D(n201_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_4_s1.INIT=1'b0;
  DFFCE ff_register_pointer_3_s1 (
    .Q(ff_register_pointer[3]),
    .D(n202_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_3_s1.INIT=1'b0;
  DFFCE ff_register_pointer_2_s1 (
    .Q(ff_register_pointer[2]),
    .D(n203_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_2_s1.INIT=1'b0;
  DFFCE ff_register_pointer_1_s1 (
    .Q(ff_register_pointer[1]),
    .D(n204_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_1_s1.INIT=1'b0;
  DFFCE ff_register_pointer_0_s1 (
    .Q(ff_register_pointer[0]),
    .D(n205_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_0_s1.INIT=1'b0;
  DFFCE ff_vram_address_17_s1 (
    .Q(w_cpu_vram_address[17]),
    .D(n395_3),
    .CLK(clk85m),
    .CE(ff_vram_address_17_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_17_s1.INIT=1'b0;
  DFFCE ff_vram_address_16_s1 (
    .Q(w_cpu_vram_address[16]),
    .D(n396_3),
    .CLK(clk85m),
    .CE(ff_vram_address_17_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_16_s1.INIT=1'b0;
  DFFCE ff_vram_address_15_s1 (
    .Q(w_cpu_vram_address[15]),
    .D(n397_3),
    .CLK(clk85m),
    .CE(ff_vram_address_17_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_15_s1.INIT=1'b0;
  DFFCE ff_vram_address_14_s1 (
    .Q(w_cpu_vram_address[14]),
    .D(n398_3),
    .CLK(clk85m),
    .CE(ff_vram_address_17_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_14_s1.INIT=1'b0;
  DFFCE ff_vram_address_13_s1 (
    .Q(w_cpu_vram_address[13]),
    .D(n381_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_13_s1.INIT=1'b0;
  DFFCE ff_vram_address_12_s1 (
    .Q(w_cpu_vram_address[12]),
    .D(n382_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_12_s1.INIT=1'b0;
  DFFCE ff_vram_address_11_s1 (
    .Q(w_cpu_vram_address[11]),
    .D(n383_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_11_s1.INIT=1'b0;
  DFFCE ff_vram_address_10_s1 (
    .Q(w_cpu_vram_address[10]),
    .D(n384_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_10_s1.INIT=1'b0;
  DFFCE ff_vram_address_9_s1 (
    .Q(w_cpu_vram_address[9]),
    .D(n385_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_9_s1.INIT=1'b0;
  DFFCE ff_vram_address_8_s1 (
    .Q(w_cpu_vram_address[8]),
    .D(n386_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_8_s1.INIT=1'b0;
  DFFCE ff_vram_address_7_s1 (
    .Q(w_cpu_vram_address[7]),
    .D(n387_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_7_s1.INIT=1'b0;
  DFFCE ff_vram_address_6_s1 (
    .Q(w_cpu_vram_address[6]),
    .D(n388_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_6_s1.INIT=1'b0;
  DFFCE ff_vram_address_5_s1 (
    .Q(w_cpu_vram_address[5]),
    .D(n389_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_5_s1.INIT=1'b0;
  DFFCE ff_vram_address_4_s1 (
    .Q(w_cpu_vram_address[4]),
    .D(n390_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_4_s1.INIT=1'b0;
  DFFCE ff_vram_address_3_s1 (
    .Q(w_cpu_vram_address[3]),
    .D(n391_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_3_s1.INIT=1'b0;
  DFFCE ff_vram_address_2_s1 (
    .Q(w_cpu_vram_address[2]),
    .D(n392_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_2_s1.INIT=1'b0;
  DFFCE ff_vram_address_1_s1 (
    .Q(w_cpu_vram_address[1]),
    .D(n393_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_1_s1.INIT=1'b0;
  DFFCE ff_vram_address_0_s1 (
    .Q(w_cpu_vram_address[0]),
    .D(n394_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_0_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_7_s1 (
    .Q(w_palette_num[7]),
    .D(n1062_3),
    .CLK(clk85m),
    .CE(n932_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_7_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_6_s1 (
    .Q(w_palette_num[6]),
    .D(n1063_3),
    .CLK(clk85m),
    .CE(n932_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_6_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_5_s1 (
    .Q(w_palette_num[5]),
    .D(n1064_3),
    .CLK(clk85m),
    .CE(n932_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_5_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_4_s1 (
    .Q(w_palette_num[4]),
    .D(n1065_3),
    .CLK(clk85m),
    .CE(n932_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_4_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_3_s1 (
    .Q(w_palette_num[3]),
    .D(n1066_3),
    .CLK(clk85m),
    .CE(n932_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_3_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_2_s1 (
    .Q(w_palette_num[2]),
    .D(n1067_3),
    .CLK(clk85m),
    .CE(n932_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_2_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_1_s1 (
    .Q(w_palette_num[1]),
    .D(n1068_3),
    .CLK(clk85m),
    .CE(n932_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_1_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_0_s1 (
    .Q(w_palette_num[0]),
    .D(n1069_3),
    .CLK(clk85m),
    .CE(n932_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_0_s1.INIT=1'b0;
  DFFCE ff_color_palette_phase_1_s1 (
    .Q(ff_color_palette_phase[1]),
    .D(n1070_7),
    .CLK(clk85m),
    .CE(n933_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_phase_1_s1.INIT=1'b0;
  DFFCE ff_color_palette_phase_0_s1 (
    .Q(ff_color_palette_phase[0]),
    .D(n1071_8),
    .CLK(clk85m),
    .CE(n933_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_phase_0_s1.INIT=1'b0;
  DFFCE ff_frame_interrupt_s1 (
    .Q(ff_frame_interrupt),
    .D(n1232_10),
    .CLK(clk85m),
    .CE(n1232_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_line_interrupt_s1 (
    .Q(ff_line_interrupt),
    .D(n1235_10),
    .CLK(clk85m),
    .CE(n1235_8),
    .CLEAR(n36_6) 
);
  DFFS ff_status_register_2_s1 (
    .Q(ff_status_register[2]),
    .D(n1135_32),
    .CLK(clk85m),
    .SET(n1135_34) 
);
  DFFC ff_busy_s5 (
    .Q(ff_busy),
    .D(n254_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_busy_s5.INIT=1'b0;
  DFFC ff_vram_address_inc_s5 (
    .Q(w_pulse2),
    .D(n255_11),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_inc_s5.INIT=1'b0;
  MUX2_LUT5 n1137_s30 (
    .O(n1137_31),
    .I0(n1137_28),
    .I1(n1137_29),
    .S0(ff_status_register_pointer[1]) 
);
  MUX2_LUT5 n1137_s29 (
    .O(n1137_33),
    .I0(n1137_41),
    .I1(n1137_37),
    .S0(ff_status_register_pointer[1]) 
);
  MUX2_LUT6 n1137_s23 (
    .O(n1137_35),
    .I0(n1137_33),
    .I1(n1137_31),
    .S0(ff_status_register_pointer[2]) 
);
  INV ff_color_palette_valid_s3 (
    .O(ff_color_palette_valid_6),
    .I(w_register_write) 
);
  INV n131_s2 (
    .O(n131_5),
    .I(ff_2nd_access) 
);
  INV n243_s3 (
    .O(n243_8),
    .I(w_pulse1) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_cpu_interface */
module vdp_timing_control_ssg (
  clk85m,
  n36_6,
  reg_212lines_mode,
  reg_50hz_mode,
  ff_v_en_8,
  reg_interlace_mode,
  reg_horizontal_offset_l,
  reg_horizontal_offset_h,
  reg_display_adjust,
  reg_vertical_offset,
  reg_blink_period,
  w_pre_vram_refresh,
  w_screen_v_active,
  ff_interleaving_page,
  w_h_count_end,
  w_h_count_end_13,
  w_h_count_end_14,
  n162_8,
  n138_6,
  ff_v_active_8,
  w_horizontal_offset_l,
  w_h_count,
  ff_half_count,
  w_v_count,
  w_screen_pos_x_Z,
  w_screen_pos_y_Z,
  w_pixel_pos_x_Z,
  w_pixel_pos_y_Z,
  w_screen_pos_y,
  ff_blink_base
)
;
input clk85m;
input n36_6;
input reg_212lines_mode;
input reg_50hz_mode;
input ff_v_en_8;
input reg_interlace_mode;
input [2:0] reg_horizontal_offset_l;
input [8:3] reg_horizontal_offset_h;
input [7:4] reg_display_adjust;
input [7:0] reg_vertical_offset;
input [7:0] reg_blink_period;
output w_pre_vram_refresh;
output w_screen_v_active;
output ff_interleaving_page;
output w_h_count_end;
output w_h_count_end_13;
output w_h_count_end_14;
output n162_8;
output n138_6;
output ff_v_active_8;
output [2:0] w_horizontal_offset_l;
output [11:0] w_h_count;
output [12:0] ff_half_count;
output [9:0] w_v_count;
output [13:0] w_screen_pos_x_Z;
output [7:3] w_screen_pos_y_Z;
output [8:3] w_pixel_pos_x_Z;
output [7:0] w_pixel_pos_y_Z;
output [7:0] w_screen_pos_y;
output [0:0] ff_blink_base;
wire n78_3;
wire n138_3;
wire n264_3;
wire ff_v_active_5;
wire ff_interleaving_page_8;
wire n423_7;
wire n422_7;
wire n421_7;
wire n420_7;
wire n387_7;
wire n386_7;
wire n385_7;
wire n164_8;
wire n163_7;
wire n161_7;
wire n160_7;
wire n158_7;
wire n157_7;
wire n156_7;
wire n155_7;
wire n102_7;
wire n100_7;
wire n99_7;
wire n96_7;
wire n95_7;
wire n93_7;
wire n61_7;
wire n60_7;
wire n58_7;
wire n57_7;
wire n56_7;
wire n55_7;
wire n53_7;
wire n52_7;
wire n51_7;
wire n309_11;
wire w_h_count_end_12;
wire n138_5;
wire n379_4;
wire n264_4;
wire ff_v_active_6;
wire ff_blink_counter_3_9;
wire ff_blink_counter_3_10;
wire ff_interleaving_page_9;
wire n423_8;
wire n422_8;
wire n422_9;
wire n421_8;
wire n421_9;
wire n420_8;
wire n420_9;
wire n159_8;
wire n156_8;
wire n103_8;
wire n99_8;
wire n97_8;
wire n95_8;
wire n56_8;
wire n54_8;
wire n51_8;
wire n309_12;
wire w_h_count_end_15;
wire n379_5;
wire n379_6;
wire n264_5;
wire n264_6;
wire ff_v_active_7;
wire ff_blink_counter_3_11;
wire ff_blink_counter_3_12;
wire n379_7;
wire n379_8;
wire n379_9;
wire ff_v_active_9;
wire ff_v_active_10;
wire n138_8;
wire ff_interleaving_page_12;
wire n94_10;
wire n98_10;
wire n101_10;
wire n103_10;
wire n160_10;
wire n162_10;
wire n54_10;
wire n97_10;
wire ff_blink_counter_3_14;
wire n443_9;
wire n58_10;
wire n59_9;
wire n94_12;
wire n98_12;
wire n101_12;
wire n104_9;
wire n105_9;
wire n222_7;
wire n379_11;
wire n159_10;
wire w_pixel_pos_x_3_2;
wire w_pixel_pos_x_4_2;
wire w_pixel_pos_x_5_2;
wire w_pixel_pos_x_6_2;
wire w_pixel_pos_x_7_2;
wire w_pixel_pos_x_8_0_COUT;
wire w_screen_pos_y_3_1;
wire w_screen_pos_y_3_2;
wire w_screen_pos_y_5_1;
wire w_screen_pos_y_5_2;
wire w_screen_pos_y_6_1;
wire w_screen_pos_y_6_2;
wire w_screen_pos_y_7_1;
wire w_screen_pos_y_7_2;
wire w_screen_pos_y_8_1;
wire w_screen_pos_y_9_6;
wire w_screen_pos_y_0_4;
wire w_screen_pos_y_1_5;
wire w_screen_pos_y_2_5;
wire w_screen_pos_y_4_5;
wire w_screen_pos_y_5_4;
wire w_screen_pos_y_6_4;
wire w_screen_pos_y_7_4;
wire w_screen_pos_y_8_4;
wire w_screen_pos_y_9_1_COUT;
wire w_pixel_pos_y_0_2;
wire w_pixel_pos_y_1_2;
wire w_pixel_pos_y_2_2;
wire w_pixel_pos_y_3_2;
wire w_pixel_pos_y_4_2;
wire w_pixel_pos_y_5_2;
wire w_pixel_pos_y_6_2;
wire w_pixel_pos_y_7_0_COUT;
wire w_screen_pos_y_1_8;
wire w_screen_pos_y_1_7;
wire w_screen_pos_y_2_8;
wire w_screen_pos_y_2_7;
wire w_screen_pos_y_4_8;
wire w_screen_pos_y_4_7;
wire w_screen_pos_y_3_7;
wire n296_6;
wire w_screen_pos_y_9_9;
wire n62_9;
wire w_screen_pos_x_7_12;
wire [12:8] w_screen_pos_x;
wire [8:3] ff_horizontal_offset_h;
wire [4:2] ff_top_line;
wire [3:1] ff_blink_base_0;
wire [3:0] ff_blink_counter;
wire [8:3] w_pixel_pos_x;
wire [9:8] w_screen_pos_y_0;
wire [7:0] w_pixel_pos_y;
wire VCC;
wire GND;
  LUT2 n78_s0 (
    .F(n78_3),
    .I0(w_v_count[0]),
    .I1(w_h_count_end) 
);
defparam n78_s0.INIT=4'h8;
  LUT4 w_h_count_end_s8 (
    .F(w_h_count_end),
    .I0(w_h_count[8]),
    .I1(w_h_count_end_12),
    .I2(w_h_count_end_13),
    .I3(w_h_count_end_14) 
);
defparam w_h_count_end_s8.INIT=16'h4000;
  LUT3 n138_s0 (
    .F(n138_3),
    .I0(w_h_count_end_12),
    .I1(n138_8),
    .I2(n138_5) 
);
defparam n138_s0.INIT=8'h80;
  LUT4 n264_s0 (
    .F(n264_3),
    .I0(w_screen_pos_y[6]),
    .I1(w_screen_pos_y_0[8]),
    .I2(w_screen_pos_y_0[9]),
    .I3(n264_4) 
);
defparam n264_s0.INIT=16'h8000;
  LUT4 ff_v_active_s2 (
    .F(ff_v_active_5),
    .I0(n379_4),
    .I1(n264_3),
    .I2(ff_v_active_6),
    .I3(w_h_count_end) 
);
defparam ff_v_active_s2.INIT=16'hFE00;
  LUT4 ff_interleaving_page_s3 (
    .F(ff_interleaving_page_8),
    .I0(ff_interleaving_page_9),
    .I1(ff_interleaving_page_12),
    .I2(ff_blink_counter_3_10),
    .I3(ff_blink_counter_3_14) 
);
defparam ff_interleaving_page_s3.INIT=16'hF400;
  LUT3 w_screen_pos_x_9_s3 (
    .F(w_screen_pos_x[9]),
    .I0(ff_half_count[7]),
    .I1(ff_half_count[8]),
    .I2(ff_half_count[9]) 
);
defparam w_screen_pos_x_9_s3.INIT=8'h1E;
  LUT4 n423_s2 (
    .F(n423_7),
    .I0(ff_interleaving_page_12),
    .I1(n423_8),
    .I2(ff_blink_counter[0]),
    .I3(ff_blink_counter_3_10) 
);
defparam n423_s2.INIT=16'h000D;
  LUT4 n422_s2 (
    .F(n422_7),
    .I0(ff_interleaving_page_12),
    .I1(n422_8),
    .I2(ff_blink_counter_3_10),
    .I3(n422_9) 
);
defparam n422_s2.INIT=16'h0D00;
  LUT4 n421_s2 (
    .F(n421_7),
    .I0(ff_interleaving_page_12),
    .I1(n421_8),
    .I2(ff_blink_counter_3_10),
    .I3(n421_9) 
);
defparam n421_s2.INIT=16'h0D00;
  LUT4 n420_s2 (
    .F(n420_7),
    .I0(n420_8),
    .I1(ff_blink_counter_3_10),
    .I2(ff_blink_counter[3]),
    .I3(n420_9) 
);
defparam n420_s2.INIT=16'h0230;
  LUT3 n387_s2 (
    .F(n387_7),
    .I0(ff_blink_counter_3_9),
    .I1(ff_blink_base[0]),
    .I2(ff_blink_base_0[1]) 
);
defparam n387_s2.INIT=8'h14;
  LUT3 n386_s2 (
    .F(n386_7),
    .I0(ff_blink_base[0]),
    .I1(ff_blink_base_0[1]),
    .I2(ff_blink_base_0[2]) 
);
defparam n386_s2.INIT=8'h78;
  LUT4 n385_s2 (
    .F(n385_7),
    .I0(ff_blink_base[0]),
    .I1(ff_blink_base_0[1]),
    .I2(ff_blink_base_0[2]),
    .I3(ff_blink_base_0[3]) 
);
defparam n385_s2.INIT=16'h7D80;
  LUT2 n164_s3 (
    .F(n164_8),
    .I0(w_v_count[0]),
    .I1(n379_4) 
);
defparam n164_s3.INIT=4'h1;
  LUT3 n163_s2 (
    .F(n163_7),
    .I0(n379_4),
    .I1(w_v_count[0]),
    .I2(w_v_count[1]) 
);
defparam n163_s2.INIT=8'h14;
  LUT4 n161_s2 (
    .F(n161_7),
    .I0(w_v_count[2]),
    .I1(n162_8),
    .I2(n379_4),
    .I3(w_v_count[3]) 
);
defparam n161_s2.INIT=16'h0708;
  LUT3 n160_s2 (
    .F(n160_7),
    .I0(n379_4),
    .I1(w_v_count[4]),
    .I2(n160_10) 
);
defparam n160_s2.INIT=8'h14;
  LUT4 n158_s2 (
    .F(n158_7),
    .I0(w_v_count[5]),
    .I1(n159_8),
    .I2(n379_4),
    .I3(w_v_count[6]) 
);
defparam n158_s2.INIT=16'h0708;
  LUT4 n157_s2 (
    .F(n157_7),
    .I0(w_v_count[5]),
    .I1(w_v_count[6]),
    .I2(n159_8),
    .I3(w_v_count[7]) 
);
defparam n157_s2.INIT=16'h7F80;
  LUT2 n156_s2 (
    .F(n156_7),
    .I0(w_v_count[8]),
    .I1(n156_8) 
);
defparam n156_s2.INIT=4'h6;
  LUT4 n155_s2 (
    .F(n155_7),
    .I0(w_v_count[8]),
    .I1(n156_8),
    .I2(n379_4),
    .I3(w_v_count[9]) 
);
defparam n155_s2.INIT=16'h0708;
  LUT4 n102_s2 (
    .F(n102_7),
    .I0(ff_half_count[2]),
    .I1(n103_8),
    .I2(n78_3),
    .I3(ff_half_count[3]) 
);
defparam n102_s2.INIT=16'h0708;
  LUT4 n100_s2 (
    .F(n100_7),
    .I0(ff_half_count[4]),
    .I1(n101_10),
    .I2(n78_3),
    .I3(ff_half_count[5]) 
);
defparam n100_s2.INIT=16'h0708;
  LUT4 n99_s2 (
    .F(n99_7),
    .I0(n101_10),
    .I1(n99_8),
    .I2(n78_3),
    .I3(ff_half_count[6]) 
);
defparam n99_s2.INIT=16'h0708;
  LUT4 n96_s2 (
    .F(n96_7),
    .I0(ff_half_count[8]),
    .I1(n97_8),
    .I2(n78_3),
    .I3(ff_half_count[9]) 
);
defparam n96_s2.INIT=16'h0708;
  LUT4 n95_s2 (
    .F(n95_7),
    .I0(n97_8),
    .I1(n95_8),
    .I2(n78_3),
    .I3(ff_half_count[10]) 
);
defparam n95_s2.INIT=16'h0708;
  LUT4 n93_s2 (
    .F(n93_7),
    .I0(ff_half_count[11]),
    .I1(n94_10),
    .I2(n78_3),
    .I3(ff_half_count[12]) 
);
defparam n93_s2.INIT=16'h0708;
  LUT2 n61_s2 (
    .F(n61_7),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]) 
);
defparam n61_s2.INIT=4'h6;
  LUT3 n60_s2 (
    .F(n60_7),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[2]) 
);
defparam n60_s2.INIT=8'h78;
  LUT3 n58_s2 (
    .F(n58_7),
    .I0(w_h_count_end),
    .I1(w_h_count[4]),
    .I2(n58_10) 
);
defparam n58_s2.INIT=8'h14;
  LUT4 n57_s2 (
    .F(n57_7),
    .I0(w_h_count[4]),
    .I1(n58_10),
    .I2(w_h_count_end),
    .I3(w_h_count[5]) 
);
defparam n57_s2.INIT=16'h0708;
  LUT2 n56_s2 (
    .F(n56_7),
    .I0(w_h_count[6]),
    .I1(n56_8) 
);
defparam n56_s2.INIT=4'h6;
  LUT4 n55_s2 (
    .F(n55_7),
    .I0(w_h_count[6]),
    .I1(n56_8),
    .I2(w_h_count_end),
    .I3(w_h_count[7]) 
);
defparam n55_s2.INIT=16'h0708;
  LUT4 n53_s2 (
    .F(n53_7),
    .I0(w_h_count[8]),
    .I1(n54_8),
    .I2(w_h_count_end),
    .I3(w_h_count[9]) 
);
defparam n53_s2.INIT=16'h0708;
  LUT4 n52_s2 (
    .F(n52_7),
    .I0(w_h_count[8]),
    .I1(w_h_count[9]),
    .I2(n54_8),
    .I3(w_h_count[10]) 
);
defparam n52_s2.INIT=16'h7F80;
  LUT4 n51_s2 (
    .F(n51_7),
    .I0(n54_8),
    .I1(n51_8),
    .I2(w_h_count_end),
    .I3(w_h_count[11]) 
);
defparam n51_s2.INIT=16'h0708;
  LUT4 n309_s6 (
    .F(n309_11),
    .I0(ff_half_count[10]),
    .I1(ff_half_count[11]),
    .I2(ff_half_count[12]),
    .I3(n309_12) 
);
defparam n309_s6.INIT=16'h0001;
  LUT2 w_screen_pos_x_8_s4 (
    .F(w_screen_pos_x[8]),
    .I0(ff_half_count[7]),
    .I1(ff_half_count[8]) 
);
defparam w_screen_pos_x_8_s4.INIT=4'h9;
  LUT3 w_screen_pos_x_11_s4 (
    .F(w_screen_pos_x[11]),
    .I0(ff_half_count[10]),
    .I1(n309_12),
    .I2(ff_half_count[11]) 
);
defparam w_screen_pos_x_11_s4.INIT=8'hE1;
  LUT4 w_screen_pos_x_12_s4 (
    .F(w_screen_pos_x[12]),
    .I0(ff_half_count[10]),
    .I1(ff_half_count[11]),
    .I2(n309_12),
    .I3(ff_half_count[12]) 
);
defparam w_screen_pos_x_12_s4.INIT=16'hFE01;
  LUT4 w_h_count_end_s9 (
    .F(w_h_count_end_12),
    .I0(w_h_count[6]),
    .I1(w_h_count[10]),
    .I2(w_h_count[11]),
    .I3(w_h_count_end_15) 
);
defparam w_h_count_end_s9.INIT=16'h1000;
  LUT3 w_h_count_end_s10 (
    .F(w_h_count_end_13),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[2]) 
);
defparam w_h_count_end_s10.INIT=8'h80;
  LUT3 w_h_count_end_s11 (
    .F(w_h_count_end_14),
    .I0(w_h_count[4]),
    .I1(w_h_count[3]),
    .I2(w_h_count[5]) 
);
defparam w_h_count_end_s11.INIT=8'h40;
  LUT4 n138_s2 (
    .F(n138_5),
    .I0(w_h_count[2]),
    .I1(w_h_count[5]),
    .I2(w_h_count[8]),
    .I3(w_v_count[0]) 
);
defparam n138_s2.INIT=16'h0100;
  LUT4 n379_s1 (
    .F(n379_4),
    .I0(n379_5),
    .I1(n379_6),
    .I2(w_v_count[8]),
    .I3(w_v_count[9]) 
);
defparam n379_s1.INIT=16'h0E00;
  LUT4 n264_s1 (
    .F(n264_4),
    .I0(w_screen_pos_y[2]),
    .I1(w_screen_pos_y[3]),
    .I2(n264_5),
    .I3(n264_6) 
);
defparam n264_s1.INIT=16'h8000;
  LUT4 ff_v_active_s3 (
    .F(ff_v_active_6),
    .I0(ff_v_active_7),
    .I1(n264_5),
    .I2(w_screen_pos_y[4]),
    .I3(ff_v_active_8) 
);
defparam ff_v_active_s3.INIT=16'h8000;
  LUT4 ff_blink_counter_3_s4 (
    .F(ff_blink_counter_3_9),
    .I0(ff_blink_base_0[1]),
    .I1(ff_blink_base_0[2]),
    .I2(ff_blink_base[0]),
    .I3(ff_blink_base_0[3]) 
);
defparam ff_blink_counter_3_s4.INIT=16'h1000;
  LUT2 ff_blink_counter_3_s5 (
    .F(ff_blink_counter_3_10),
    .I0(ff_blink_counter_3_11),
    .I1(ff_blink_counter_3_12) 
);
defparam ff_blink_counter_3_s5.INIT=4'h8;
  LUT4 ff_interleaving_page_s4 (
    .F(ff_interleaving_page_9),
    .I0(n421_8),
    .I1(n420_8),
    .I2(n423_8),
    .I3(n422_8) 
);
defparam ff_interleaving_page_s4.INIT=16'h0001;
  LUT3 n423_s3 (
    .F(n423_8),
    .I0(reg_blink_period[0]),
    .I1(reg_blink_period[4]),
    .I2(ff_interleaving_page) 
);
defparam n423_s3.INIT=8'hCA;
  LUT3 n422_s3 (
    .F(n422_8),
    .I0(reg_blink_period[1]),
    .I1(reg_blink_period[5]),
    .I2(ff_interleaving_page) 
);
defparam n422_s3.INIT=8'hCA;
  LUT2 n422_s4 (
    .F(n422_9),
    .I0(ff_blink_counter[0]),
    .I1(ff_blink_counter[1]) 
);
defparam n422_s4.INIT=4'h9;
  LUT3 n421_s3 (
    .F(n421_8),
    .I0(reg_blink_period[2]),
    .I1(reg_blink_period[6]),
    .I2(ff_interleaving_page) 
);
defparam n421_s3.INIT=8'hCA;
  LUT3 n421_s4 (
    .F(n421_9),
    .I0(ff_blink_counter[0]),
    .I1(ff_blink_counter[1]),
    .I2(ff_blink_counter[2]) 
);
defparam n421_s4.INIT=8'hE1;
  LUT3 n420_s3 (
    .F(n420_8),
    .I0(reg_blink_period[7]),
    .I1(reg_blink_period[3]),
    .I2(ff_interleaving_page) 
);
defparam n420_s3.INIT=8'hAC;
  LUT3 n420_s4 (
    .F(n420_9),
    .I0(ff_blink_counter[0]),
    .I1(ff_blink_counter[1]),
    .I2(ff_blink_counter[2]) 
);
defparam n420_s4.INIT=8'h01;
  LUT2 n162_s3 (
    .F(n162_8),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]) 
);
defparam n162_s3.INIT=4'h8;
  LUT2 n159_s3 (
    .F(n159_8),
    .I0(w_v_count[4]),
    .I1(n160_10) 
);
defparam n159_s3.INIT=4'h8;
  LUT4 n156_s3 (
    .F(n156_8),
    .I0(w_v_count[5]),
    .I1(w_v_count[6]),
    .I2(w_v_count[7]),
    .I3(n159_8) 
);
defparam n156_s3.INIT=16'h8000;
  LUT2 n103_s3 (
    .F(n103_8),
    .I0(ff_half_count[0]),
    .I1(ff_half_count[1]) 
);
defparam n103_s3.INIT=4'h8;
  LUT2 n99_s3 (
    .F(n99_8),
    .I0(ff_half_count[4]),
    .I1(ff_half_count[5]) 
);
defparam n99_s3.INIT=4'h8;
  LUT2 n97_s3 (
    .F(n97_8),
    .I0(ff_half_count[7]),
    .I1(n98_10) 
);
defparam n97_s3.INIT=4'h8;
  LUT2 n95_s3 (
    .F(n95_8),
    .I0(ff_half_count[8]),
    .I1(ff_half_count[9]) 
);
defparam n95_s3.INIT=4'h8;
  LUT4 n56_s3 (
    .F(n56_8),
    .I0(w_h_count[3]),
    .I1(w_h_count[4]),
    .I2(w_h_count[5]),
    .I3(w_h_count_end_13) 
);
defparam n56_s3.INIT=16'h8000;
  LUT3 n54_s3 (
    .F(n54_8),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(n56_8) 
);
defparam n54_s3.INIT=8'h80;
  LUT3 n51_s3 (
    .F(n51_8),
    .I0(w_h_count[8]),
    .I1(w_h_count[9]),
    .I2(w_h_count[10]) 
);
defparam n51_s3.INIT=8'h80;
  LUT3 n309_s7 (
    .F(n309_12),
    .I0(ff_half_count[8]),
    .I1(ff_half_count[7]),
    .I2(ff_half_count[9]) 
);
defparam n309_s7.INIT=8'hE0;
  LUT2 w_h_count_end_s12 (
    .F(w_h_count_end_15),
    .I0(w_h_count[7]),
    .I1(w_h_count[9]) 
);
defparam w_h_count_end_s12.INIT=4'h8;
  LUT2 n138_s3 (
    .F(n138_6),
    .I0(w_h_count[3]),
    .I1(w_h_count[4]) 
);
defparam n138_s3.INIT=4'h4;
  LUT4 n379_s2 (
    .F(n379_5),
    .I0(reg_50hz_mode),
    .I1(w_v_count[5]),
    .I2(n379_7),
    .I3(ff_v_en_8) 
);
defparam n379_s2.INIT=16'h0100;
  LUT4 n379_s3 (
    .F(n379_6),
    .I0(w_v_count[4]),
    .I1(w_v_count[5]),
    .I2(n379_8),
    .I3(n379_9) 
);
defparam n379_s3.INIT=16'h8000;
  LUT4 n264_s2 (
    .F(n264_5),
    .I0(w_v_count[0]),
    .I1(w_screen_pos_y[0]),
    .I2(w_screen_pos_y[1]),
    .I3(w_screen_pos_y[7]) 
);
defparam n264_s2.INIT=16'h8000;
  LUT2 n264_s3 (
    .F(n264_6),
    .I0(w_screen_pos_y[4]),
    .I1(w_screen_pos_y[5]) 
);
defparam n264_s3.INIT=4'h8;
  LUT3 ff_v_active_s4 (
    .F(ff_v_active_7),
    .I0(ff_v_active_9),
    .I1(ff_v_active_10),
    .I2(reg_212lines_mode) 
);
defparam ff_v_active_s4.INIT=8'hCA;
  LUT2 ff_v_active_s5 (
    .F(ff_v_active_8),
    .I0(w_screen_pos_y_0[8]),
    .I1(w_screen_pos_y_0[9]) 
);
defparam ff_v_active_s5.INIT=4'h1;
  LUT4 ff_blink_counter_3_s6 (
    .F(ff_blink_counter_3_11),
    .I0(reg_blink_period[3]),
    .I1(reg_blink_period[7]),
    .I2(reg_blink_period[2]),
    .I3(reg_blink_period[6]) 
);
defparam ff_blink_counter_3_s6.INIT=16'h0001;
  LUT4 ff_blink_counter_3_s7 (
    .F(ff_blink_counter_3_12),
    .I0(reg_blink_period[1]),
    .I1(reg_blink_period[5]),
    .I2(reg_blink_period[0]),
    .I3(reg_blink_period[4]) 
);
defparam ff_blink_counter_3_s7.INIT=16'h0001;
  LUT4 n379_s4 (
    .F(n379_7),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]),
    .I2(reg_interlace_mode),
    .I3(w_v_count[2]) 
);
defparam n379_s4.INIT=16'hEFF7;
  LUT4 n379_s5 (
    .F(n379_8),
    .I0(w_v_count[2]),
    .I1(w_v_count[3]),
    .I2(w_v_count[7]),
    .I3(w_v_count[6]) 
);
defparam n379_s5.INIT=16'h0100;
  LUT4 n379_s6 (
    .F(n379_9),
    .I0(reg_50hz_mode),
    .I1(reg_interlace_mode),
    .I2(w_v_count[0]),
    .I3(w_v_count[1]) 
);
defparam n379_s6.INIT=16'h00F8;
  LUT4 ff_v_active_s6 (
    .F(ff_v_active_9),
    .I0(w_screen_pos_y[6]),
    .I1(w_screen_pos_y[3]),
    .I2(w_screen_pos_y[5]),
    .I3(w_screen_pos_y[2]) 
);
defparam ff_v_active_s6.INIT=16'h4000;
  LUT4 ff_v_active_s7 (
    .F(ff_v_active_10),
    .I0(w_screen_pos_y[2]),
    .I1(w_screen_pos_y[3]),
    .I2(w_screen_pos_y[5]),
    .I3(w_screen_pos_y[6]) 
);
defparam ff_v_active_s7.INIT=16'h0100;
  LUT4 n138_s4 (
    .F(n138_8),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[3]),
    .I3(w_h_count[4]) 
);
defparam n138_s4.INIT=16'h0100;
  LUT4 ff_interleaving_page_s6 (
    .F(ff_interleaving_page_12),
    .I0(ff_blink_counter[3]),
    .I1(ff_blink_counter[0]),
    .I2(ff_blink_counter[1]),
    .I3(ff_blink_counter[2]) 
);
defparam ff_interleaving_page_s6.INIT=16'h0001;
  LUT4 n94_s4 (
    .F(n94_10),
    .I0(ff_half_count[10]),
    .I1(n97_8),
    .I2(ff_half_count[8]),
    .I3(ff_half_count[9]) 
);
defparam n94_s4.INIT=16'h8000;
  LUT4 n98_s4 (
    .F(n98_10),
    .I0(ff_half_count[6]),
    .I1(n101_10),
    .I2(ff_half_count[4]),
    .I3(ff_half_count[5]) 
);
defparam n98_s4.INIT=16'h8000;
  LUT4 n101_s4 (
    .F(n101_10),
    .I0(ff_half_count[2]),
    .I1(ff_half_count[3]),
    .I2(ff_half_count[0]),
    .I3(ff_half_count[1]) 
);
defparam n101_s4.INIT=16'h8000;
  LUT4 n103_s4 (
    .F(n103_10),
    .I0(n78_3),
    .I1(ff_half_count[2]),
    .I2(ff_half_count[0]),
    .I3(ff_half_count[1]) 
);
defparam n103_s4.INIT=16'h1444;
  LUT4 n160_s4 (
    .F(n160_10),
    .I0(w_v_count[2]),
    .I1(w_v_count[3]),
    .I2(w_v_count[0]),
    .I3(w_v_count[1]) 
);
defparam n160_s4.INIT=16'h8000;
  LUT4 n162_s4 (
    .F(n162_10),
    .I0(n379_4),
    .I1(w_v_count[2]),
    .I2(w_v_count[0]),
    .I3(w_v_count[1]) 
);
defparam n162_s4.INIT=16'h1444;
  LUT4 w_screen_pos_x_10_s5 (
    .F(w_screen_pos_x[10]),
    .I0(ff_half_count[10]),
    .I1(ff_half_count[8]),
    .I2(ff_half_count[7]),
    .I3(ff_half_count[9]) 
);
defparam w_screen_pos_x_10_s5.INIT=16'hA955;
  LUT4 n54_s4 (
    .F(n54_10),
    .I0(w_h_count[8]),
    .I1(w_h_count[6]),
    .I2(w_h_count[7]),
    .I3(n56_8) 
);
defparam n54_s4.INIT=16'h6AAA;
  LUT4 n97_s4 (
    .F(n97_10),
    .I0(n78_3),
    .I1(ff_half_count[8]),
    .I2(ff_half_count[7]),
    .I3(n98_10) 
);
defparam n97_s4.INIT=16'h1444;
  LUT4 ff_blink_counter_3_s8 (
    .F(ff_blink_counter_3_14),
    .I0(ff_blink_counter_3_9),
    .I1(w_h_count_end),
    .I2(n379_4),
    .I3(ff_blink_counter_3_10) 
);
defparam ff_blink_counter_3_s8.INIT=16'hFF80;
  LUT3 n443_s3 (
    .F(n443_9),
    .I0(ff_blink_counter_3_11),
    .I1(ff_blink_counter_3_12),
    .I2(ff_interleaving_page) 
);
defparam n443_s3.INIT=8'h8F;
  LUT4 n58_s4 (
    .F(n58_10),
    .I0(w_h_count[3]),
    .I1(w_h_count[0]),
    .I2(w_h_count[1]),
    .I3(w_h_count[2]) 
);
defparam n58_s4.INIT=16'h8000;
  LUT4 n59_s3 (
    .F(n59_9),
    .I0(w_h_count[3]),
    .I1(w_h_count[0]),
    .I2(w_h_count[1]),
    .I3(w_h_count[2]) 
);
defparam n59_s3.INIT=16'h6AAA;
  LUT4 n94_s5 (
    .F(n94_12),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count[11]),
    .I3(n94_10) 
);
defparam n94_s5.INIT=16'h0770;
  LUT4 n98_s5 (
    .F(n98_12),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count[7]),
    .I3(n98_10) 
);
defparam n98_s5.INIT=16'h0770;
  LUT4 n101_s5 (
    .F(n101_12),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count[4]),
    .I3(n101_10) 
);
defparam n101_s5.INIT=16'h0770;
  LUT4 n104_s3 (
    .F(n104_9),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count[0]),
    .I3(ff_half_count[1]) 
);
defparam n104_s3.INIT=16'h0770;
  LUT3 n105_s3 (
    .F(n105_9),
    .I0(ff_half_count[0]),
    .I1(w_v_count[0]),
    .I2(w_h_count_end) 
);
defparam n105_s3.INIT=8'h15;
  LUT3 n222_s3 (
    .F(n222_7),
    .I0(w_h_count_end),
    .I1(n379_4),
    .I2(ff_blink_base[0]) 
);
defparam n222_s3.INIT=8'h78;
  LUT2 n379_s7 (
    .F(n379_11),
    .I0(w_h_count_end),
    .I1(n379_4) 
);
defparam n379_s7.INIT=4'h8;
  LUT4 n159_s4 (
    .F(n159_10),
    .I0(n379_4),
    .I1(w_v_count[5]),
    .I2(w_v_count[4]),
    .I3(n160_10) 
);
defparam n159_s4.INIT=16'h1444;
  DFFCE ff_horizontal_offset_l_1_s0 (
    .Q(w_horizontal_offset_l[1]),
    .D(reg_horizontal_offset_l[1]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_0_s0 (
    .Q(w_horizontal_offset_l[0]),
    .D(reg_horizontal_offset_l[0]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_8_s0 (
    .Q(ff_horizontal_offset_h[8]),
    .D(reg_horizontal_offset_h[8]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_7_s0 (
    .Q(ff_horizontal_offset_h[7]),
    .D(reg_horizontal_offset_h[7]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_6_s0 (
    .Q(ff_horizontal_offset_h[6]),
    .D(reg_horizontal_offset_h[6]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_5_s0 (
    .Q(ff_horizontal_offset_h[5]),
    .D(reg_horizontal_offset_h[5]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_4_s0 (
    .Q(ff_horizontal_offset_h[4]),
    .D(reg_horizontal_offset_h[4]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_3_s0 (
    .Q(ff_horizontal_offset_h[3]),
    .D(reg_horizontal_offset_h[3]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_11_s0 (
    .Q(w_h_count[11]),
    .D(n51_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_10_s0 (
    .Q(w_h_count[10]),
    .D(n52_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_9_s0 (
    .Q(w_h_count[9]),
    .D(n53_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_8_s0 (
    .Q(w_h_count[8]),
    .D(n54_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_7_s0 (
    .Q(w_h_count[7]),
    .D(n55_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_6_s0 (
    .Q(w_h_count[6]),
    .D(n56_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_5_s0 (
    .Q(w_h_count[5]),
    .D(n57_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_4_s0 (
    .Q(w_h_count[4]),
    .D(n58_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_3_s0 (
    .Q(w_h_count[3]),
    .D(n59_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_2_s0 (
    .Q(w_h_count[2]),
    .D(n60_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_1_s0 (
    .Q(w_h_count[1]),
    .D(n61_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_0_s0 (
    .Q(w_h_count[0]),
    .D(n62_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_12_s0 (
    .Q(ff_half_count[12]),
    .D(n93_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_11_s0 (
    .Q(ff_half_count[11]),
    .D(n94_12),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_10_s0 (
    .Q(ff_half_count[10]),
    .D(n95_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_9_s0 (
    .Q(ff_half_count[9]),
    .D(n96_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_8_s0 (
    .Q(ff_half_count[8]),
    .D(n97_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_7_s0 (
    .Q(ff_half_count[7]),
    .D(n98_12),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_6_s0 (
    .Q(ff_half_count[6]),
    .D(n99_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_5_s0 (
    .Q(ff_half_count[5]),
    .D(n100_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_4_s0 (
    .Q(ff_half_count[4]),
    .D(n101_12),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_3_s0 (
    .Q(ff_half_count[3]),
    .D(n102_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_2_s0 (
    .Q(ff_half_count[2]),
    .D(n103_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_1_s0 (
    .Q(ff_half_count[1]),
    .D(n104_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_0_s0 (
    .Q(ff_half_count[0]),
    .D(n105_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_refresh_s0 (
    .Q(w_pre_vram_refresh),
    .D(n138_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_9_s0 (
    .Q(w_v_count[9]),
    .D(n155_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_8_s0 (
    .Q(w_v_count[8]),
    .D(n156_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_7_s0 (
    .Q(w_v_count[7]),
    .D(n157_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_6_s0 (
    .Q(w_v_count[6]),
    .D(n158_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_5_s0 (
    .Q(w_v_count[5]),
    .D(n159_10),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_4_s0 (
    .Q(w_v_count[4]),
    .D(n160_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_3_s0 (
    .Q(w_v_count[3]),
    .D(n161_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_2_s0 (
    .Q(w_v_count[2]),
    .D(n162_10),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_1_s0 (
    .Q(w_v_count[1]),
    .D(n163_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_0_s0 (
    .Q(w_v_count[0]),
    .D(n164_8),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_active_s0 (
    .Q(w_screen_v_active),
    .D(n264_3),
    .CLK(clk85m),
    .CE(ff_v_active_5),
    .CLEAR(n36_6) 
);
  DFFP ff_top_line_4_s0 (
    .Q(ff_top_line[4]),
    .D(n296_6),
    .CLK(clk85m),
    .PRESET(n36_6) 
);
  DFFC ff_top_line_2_s0 (
    .Q(ff_top_line[2]),
    .D(reg_212lines_mode),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_base_3_s0 (
    .Q(ff_blink_base_0[3]),
    .D(n385_7),
    .CLK(clk85m),
    .CE(n379_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_base_2_s0 (
    .Q(ff_blink_base_0[2]),
    .D(n386_7),
    .CLK(clk85m),
    .CE(n379_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_base_1_s0 (
    .Q(ff_blink_base_0[1]),
    .D(n387_7),
    .CLK(clk85m),
    .CE(n379_11),
    .CLEAR(n36_6) 
);
  DFF ff_screen_pos_x_13_s0 (
    .Q(w_screen_pos_x_Z[13]),
    .D(n309_11),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_12_s0 (
    .Q(w_screen_pos_x_Z[12]),
    .D(w_screen_pos_x[12]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_11_s0 (
    .Q(w_screen_pos_x_Z[11]),
    .D(w_screen_pos_x[11]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_10_s0 (
    .Q(w_screen_pos_x_Z[10]),
    .D(w_screen_pos_x[10]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_9_s0 (
    .Q(w_screen_pos_x_Z[9]),
    .D(w_screen_pos_x[9]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_8_s0 (
    .Q(w_screen_pos_x_Z[8]),
    .D(w_screen_pos_x[8]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_7_s0 (
    .Q(w_screen_pos_x_Z[7]),
    .D(w_screen_pos_x_7_12),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_6_s0 (
    .Q(w_screen_pos_x_Z[6]),
    .D(ff_half_count[6]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_5_s0 (
    .Q(w_screen_pos_x_Z[5]),
    .D(ff_half_count[5]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_4_s0 (
    .Q(w_screen_pos_x_Z[4]),
    .D(ff_half_count[4]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_3_s0 (
    .Q(w_screen_pos_x_Z[3]),
    .D(ff_half_count[3]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_2_s0 (
    .Q(w_screen_pos_x_Z[2]),
    .D(ff_half_count[2]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_1_s0 (
    .Q(w_screen_pos_x_Z[1]),
    .D(ff_half_count[1]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_0_s0 (
    .Q(w_screen_pos_x_Z[0]),
    .D(ff_half_count[0]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_7_s0 (
    .Q(w_screen_pos_y_Z[7]),
    .D(w_screen_pos_y[7]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_6_s0 (
    .Q(w_screen_pos_y_Z[6]),
    .D(w_screen_pos_y[6]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_5_s0 (
    .Q(w_screen_pos_y_Z[5]),
    .D(w_screen_pos_y[5]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_4_s0 (
    .Q(w_screen_pos_y_Z[4]),
    .D(w_screen_pos_y[4]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_3_s0 (
    .Q(w_screen_pos_y_Z[3]),
    .D(w_screen_pos_y[3]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_8_s0 (
    .Q(w_pixel_pos_x_Z[8]),
    .D(w_pixel_pos_x[8]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_7_s0 (
    .Q(w_pixel_pos_x_Z[7]),
    .D(w_pixel_pos_x[7]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_6_s0 (
    .Q(w_pixel_pos_x_Z[6]),
    .D(w_pixel_pos_x[6]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_5_s0 (
    .Q(w_pixel_pos_x_Z[5]),
    .D(w_pixel_pos_x[5]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_4_s0 (
    .Q(w_pixel_pos_x_Z[4]),
    .D(w_pixel_pos_x[4]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_3_s0 (
    .Q(w_pixel_pos_x_Z[3]),
    .D(w_pixel_pos_x[3]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_7_s0 (
    .Q(w_pixel_pos_y_Z[7]),
    .D(w_pixel_pos_y[7]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_6_s0 (
    .Q(w_pixel_pos_y_Z[6]),
    .D(w_pixel_pos_y[6]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_5_s0 (
    .Q(w_pixel_pos_y_Z[5]),
    .D(w_pixel_pos_y[5]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_4_s0 (
    .Q(w_pixel_pos_y_Z[4]),
    .D(w_pixel_pos_y[4]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_3_s0 (
    .Q(w_pixel_pos_y_Z[3]),
    .D(w_pixel_pos_y[3]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_2_s0 (
    .Q(w_pixel_pos_y_Z[2]),
    .D(w_pixel_pos_y[2]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_1_s0 (
    .Q(w_pixel_pos_y_Z[1]),
    .D(w_pixel_pos_y[1]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_0_s0 (
    .Q(w_pixel_pos_y_Z[0]),
    .D(w_pixel_pos_y[0]),
    .CLK(clk85m) 
);
  DFFCE ff_horizontal_offset_l_2_s0 (
    .Q(w_horizontal_offset_l[2]),
    .D(reg_horizontal_offset_l[2]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_counter_3_s1 (
    .Q(ff_blink_counter[3]),
    .D(n420_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_14),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_3_s1.INIT=1'b0;
  DFFCE ff_blink_counter_2_s1 (
    .Q(ff_blink_counter[2]),
    .D(n421_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_14),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_2_s1.INIT=1'b0;
  DFFCE ff_blink_counter_1_s1 (
    .Q(ff_blink_counter[1]),
    .D(n422_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_14),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_1_s1.INIT=1'b0;
  DFFCE ff_blink_counter_0_s1 (
    .Q(ff_blink_counter[0]),
    .D(n423_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_14),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_0_s1.INIT=1'b0;
  DFFPE ff_interleaving_page_s1 (
    .Q(ff_interleaving_page),
    .D(n443_9),
    .CLK(clk85m),
    .CE(ff_interleaving_page_8),
    .PRESET(n36_6) 
);
defparam ff_interleaving_page_s1.INIT=1'b1;
  DFFC ff_blink_base_0_s1 (
    .Q(ff_blink_base[0]),
    .D(n222_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_blink_base_0_s1.INIT=1'b0;
  ALU w_pixel_pos_x_3_s (
    .SUM(w_pixel_pos_x[3]),
    .COUT(w_pixel_pos_x_3_2),
    .I0(w_screen_pos_x_7_12),
    .I1(ff_horizontal_offset_h[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pixel_pos_x_3_s.ALU_MODE=0;
  ALU w_pixel_pos_x_4_s (
    .SUM(w_pixel_pos_x[4]),
    .COUT(w_pixel_pos_x_4_2),
    .I0(w_screen_pos_x[8]),
    .I1(ff_horizontal_offset_h[4]),
    .I3(GND),
    .CIN(w_pixel_pos_x_3_2) 
);
defparam w_pixel_pos_x_4_s.ALU_MODE=0;
  ALU w_pixel_pos_x_5_s (
    .SUM(w_pixel_pos_x[5]),
    .COUT(w_pixel_pos_x_5_2),
    .I0(w_screen_pos_x[9]),
    .I1(ff_horizontal_offset_h[5]),
    .I3(GND),
    .CIN(w_pixel_pos_x_4_2) 
);
defparam w_pixel_pos_x_5_s.ALU_MODE=0;
  ALU w_pixel_pos_x_6_s (
    .SUM(w_pixel_pos_x[6]),
    .COUT(w_pixel_pos_x_6_2),
    .I0(w_screen_pos_x[10]),
    .I1(ff_horizontal_offset_h[6]),
    .I3(GND),
    .CIN(w_pixel_pos_x_5_2) 
);
defparam w_pixel_pos_x_6_s.ALU_MODE=0;
  ALU w_pixel_pos_x_7_s (
    .SUM(w_pixel_pos_x[7]),
    .COUT(w_pixel_pos_x_7_2),
    .I0(w_screen_pos_x[11]),
    .I1(ff_horizontal_offset_h[7]),
    .I3(GND),
    .CIN(w_pixel_pos_x_6_2) 
);
defparam w_pixel_pos_x_7_s.ALU_MODE=0;
  ALU w_pixel_pos_x_8_s (
    .SUM(w_pixel_pos_x[8]),
    .COUT(w_pixel_pos_x_8_0_COUT),
    .I0(w_screen_pos_x[12]),
    .I1(ff_horizontal_offset_h[8]),
    .I3(GND),
    .CIN(w_pixel_pos_x_7_2) 
);
defparam w_pixel_pos_x_8_s.ALU_MODE=0;
  ALU w_screen_pos_y_3_s (
    .SUM(w_screen_pos_y_3_1),
    .COUT(w_screen_pos_y_3_2),
    .I0(w_v_count[4]),
    .I1(VCC),
    .I3(GND),
    .CIN(w_screen_pos_y_2_7) 
);
defparam w_screen_pos_y_3_s.ALU_MODE=0;
  ALU w_screen_pos_y_5_s (
    .SUM(w_screen_pos_y_5_1),
    .COUT(w_screen_pos_y_5_2),
    .I0(w_v_count[6]),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_4_7) 
);
defparam w_screen_pos_y_5_s.ALU_MODE=0;
  ALU w_screen_pos_y_6_s (
    .SUM(w_screen_pos_y_6_1),
    .COUT(w_screen_pos_y_6_2),
    .I0(w_v_count[7]),
    .I1(VCC),
    .I3(GND),
    .CIN(w_screen_pos_y_5_2) 
);
defparam w_screen_pos_y_6_s.ALU_MODE=0;
  ALU w_screen_pos_y_7_s (
    .SUM(w_screen_pos_y_7_1),
    .COUT(w_screen_pos_y_7_2),
    .I0(w_v_count[8]),
    .I1(VCC),
    .I3(GND),
    .CIN(w_screen_pos_y_6_2) 
);
defparam w_screen_pos_y_7_s.ALU_MODE=0;
  ALU w_screen_pos_y_8_s (
    .SUM(w_screen_pos_y_8_1),
    .COUT(w_screen_pos_y_9_6),
    .I0(w_v_count[9]),
    .I1(VCC),
    .I3(GND),
    .CIN(w_screen_pos_y_7_2) 
);
defparam w_screen_pos_y_8_s.ALU_MODE=0;
  ALU w_screen_pos_y_0_s0 (
    .SUM(w_screen_pos_y[0]),
    .COUT(w_screen_pos_y_0_4),
    .I0(w_v_count[1]),
    .I1(reg_display_adjust[4]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_screen_pos_y_0_s0.ALU_MODE=0;
  ALU w_screen_pos_y_1_s1 (
    .SUM(w_screen_pos_y[1]),
    .COUT(w_screen_pos_y_1_5),
    .I0(w_screen_pos_y_1_8),
    .I1(reg_display_adjust[5]),
    .I3(GND),
    .CIN(w_screen_pos_y_0_4) 
);
defparam w_screen_pos_y_1_s1.ALU_MODE=0;
  ALU w_screen_pos_y_2_s1 (
    .SUM(w_screen_pos_y[2]),
    .COUT(w_screen_pos_y_2_5),
    .I0(w_screen_pos_y_2_8),
    .I1(reg_display_adjust[6]),
    .I3(GND),
    .CIN(w_screen_pos_y_1_5) 
);
defparam w_screen_pos_y_2_s1.ALU_MODE=0;
  ALU w_screen_pos_y_4_s1 (
    .SUM(w_screen_pos_y[4]),
    .COUT(w_screen_pos_y_4_5),
    .I0(w_screen_pos_y_4_8),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_3_7) 
);
defparam w_screen_pos_y_4_s1.ALU_MODE=0;
  ALU w_screen_pos_y_5_s0 (
    .SUM(w_screen_pos_y[5]),
    .COUT(w_screen_pos_y_5_4),
    .I0(w_screen_pos_y_5_1),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_4_5) 
);
defparam w_screen_pos_y_5_s0.ALU_MODE=0;
  ALU w_screen_pos_y_6_s0 (
    .SUM(w_screen_pos_y[6]),
    .COUT(w_screen_pos_y_6_4),
    .I0(w_screen_pos_y_6_1),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_5_4) 
);
defparam w_screen_pos_y_6_s0.ALU_MODE=0;
  ALU w_screen_pos_y_7_s0 (
    .SUM(w_screen_pos_y[7]),
    .COUT(w_screen_pos_y_7_4),
    .I0(w_screen_pos_y_7_1),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_6_4) 
);
defparam w_screen_pos_y_7_s0.ALU_MODE=0;
  ALU w_screen_pos_y_8_s0 (
    .SUM(w_screen_pos_y_0[8]),
    .COUT(w_screen_pos_y_8_4),
    .I0(w_screen_pos_y_8_1),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_7_4) 
);
defparam w_screen_pos_y_8_s0.ALU_MODE=0;
  ALU w_screen_pos_y_9_s0 (
    .SUM(w_screen_pos_y_0[9]),
    .COUT(w_screen_pos_y_9_1_COUT),
    .I0(w_screen_pos_y_9_9),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_8_4) 
);
defparam w_screen_pos_y_9_s0.ALU_MODE=0;
  ALU w_pixel_pos_y_0_s (
    .SUM(w_pixel_pos_y[0]),
    .COUT(w_pixel_pos_y_0_2),
    .I0(w_screen_pos_y[0]),
    .I1(reg_vertical_offset[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pixel_pos_y_0_s.ALU_MODE=0;
  ALU w_pixel_pos_y_1_s (
    .SUM(w_pixel_pos_y[1]),
    .COUT(w_pixel_pos_y_1_2),
    .I0(w_screen_pos_y[1]),
    .I1(reg_vertical_offset[1]),
    .I3(GND),
    .CIN(w_pixel_pos_y_0_2) 
);
defparam w_pixel_pos_y_1_s.ALU_MODE=0;
  ALU w_pixel_pos_y_2_s (
    .SUM(w_pixel_pos_y[2]),
    .COUT(w_pixel_pos_y_2_2),
    .I0(w_screen_pos_y[2]),
    .I1(reg_vertical_offset[2]),
    .I3(GND),
    .CIN(w_pixel_pos_y_1_2) 
);
defparam w_pixel_pos_y_2_s.ALU_MODE=0;
  ALU w_pixel_pos_y_3_s (
    .SUM(w_pixel_pos_y[3]),
    .COUT(w_pixel_pos_y_3_2),
    .I0(w_screen_pos_y[3]),
    .I1(reg_vertical_offset[3]),
    .I3(GND),
    .CIN(w_pixel_pos_y_2_2) 
);
defparam w_pixel_pos_y_3_s.ALU_MODE=0;
  ALU w_pixel_pos_y_4_s (
    .SUM(w_pixel_pos_y[4]),
    .COUT(w_pixel_pos_y_4_2),
    .I0(w_screen_pos_y[4]),
    .I1(reg_vertical_offset[4]),
    .I3(GND),
    .CIN(w_pixel_pos_y_3_2) 
);
defparam w_pixel_pos_y_4_s.ALU_MODE=0;
  ALU w_pixel_pos_y_5_s (
    .SUM(w_pixel_pos_y[5]),
    .COUT(w_pixel_pos_y_5_2),
    .I0(w_screen_pos_y[5]),
    .I1(reg_vertical_offset[5]),
    .I3(GND),
    .CIN(w_pixel_pos_y_4_2) 
);
defparam w_pixel_pos_y_5_s.ALU_MODE=0;
  ALU w_pixel_pos_y_6_s (
    .SUM(w_pixel_pos_y[6]),
    .COUT(w_pixel_pos_y_6_2),
    .I0(w_screen_pos_y[6]),
    .I1(reg_vertical_offset[6]),
    .I3(GND),
    .CIN(w_pixel_pos_y_5_2) 
);
defparam w_pixel_pos_y_6_s.ALU_MODE=0;
  ALU w_pixel_pos_y_7_s (
    .SUM(w_pixel_pos_y[7]),
    .COUT(w_pixel_pos_y_7_0_COUT),
    .I0(w_screen_pos_y[7]),
    .I1(reg_vertical_offset[7]),
    .I3(GND),
    .CIN(w_pixel_pos_y_6_2) 
);
defparam w_pixel_pos_y_7_s.ALU_MODE=0;
  ALU w_screen_pos_y_1_s2 (
    .SUM(w_screen_pos_y_1_8),
    .COUT(w_screen_pos_y_1_7),
    .I0(w_v_count[2]),
    .I1(ff_top_line[2]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_screen_pos_y_1_s2.ALU_MODE=1;
  ALU w_screen_pos_y_2_s2 (
    .SUM(w_screen_pos_y_2_8),
    .COUT(w_screen_pos_y_2_7),
    .I0(w_v_count[3]),
    .I1(ff_top_line[2]),
    .I3(GND),
    .CIN(w_screen_pos_y_1_7) 
);
defparam w_screen_pos_y_2_s2.ALU_MODE=1;
  ALU w_screen_pos_y_4_s2 (
    .SUM(w_screen_pos_y_4_8),
    .COUT(w_screen_pos_y_4_7),
    .I0(w_v_count[5]),
    .I1(ff_top_line[4]),
    .I3(GND),
    .CIN(w_screen_pos_y_3_2) 
);
defparam w_screen_pos_y_4_s2.ALU_MODE=1;
  ALU w_screen_pos_y_3_s2 (
    .SUM(w_screen_pos_y[3]),
    .COUT(w_screen_pos_y_3_7),
    .I0(w_screen_pos_y_3_1),
    .I1(reg_display_adjust[7]),
    .I3(GND),
    .CIN(w_screen_pos_y_2_5) 
);
defparam w_screen_pos_y_3_s2.ALU_MODE=1;
  INV n296_s2 (
    .O(n296_6),
    .I(reg_212lines_mode) 
);
  INV w_screen_pos_y_9_s3 (
    .O(w_screen_pos_y_9_9),
    .I(w_screen_pos_y_9_6) 
);
  INV n62_s4 (
    .O(n62_9),
    .I(w_h_count[0]) 
);
  INV w_screen_pos_x_7_s6 (
    .O(w_screen_pos_x_7_12),
    .I(ff_half_count[7]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_ssg */
module vdp_timing_control_screen_mode (
  clk85m,
  n36_6,
  reg_display_on,
  w_address_s_pre_17_5,
  n1267_4,
  n358_10,
  w_next_0_4,
  w_screen_v_active,
  w_address_s_pre_17_6,
  w_address_s_pre_17_7,
  w_address_s_pre_17_8,
  w_next_0_6,
  n1333_21,
  ff_interleaving_page,
  n481_5,
  w_sprite_mode2_5,
  w_sprite_mode2_4,
  reg_scroll_planes,
  reg_interleaving_mode,
  reg_left_mask,
  w_sprite_mode2,
  w_screen_mode_vram_rdata,
  w_screen_pos_y_Z,
  w_screen_pos_x_Z,
  w_horizontal_offset_l,
  w_pixel_pos_x_Z,
  reg_screen_mode,
  reg_backdrop_color,
  reg_pattern_generator_table_base,
  w_pixel_pos_y_Z,
  reg_text_back_color,
  reg_color_table_base,
  reg_pattern_name_table_base,
  ff_blink_base,
  w_screen_mode_vram_valid,
  w_screen_mode_display_color_en,
  ff_state_1_7,
  n156_2,
  n566_31,
  w_screen_mode_3_3,
  n2043_5,
  n1778_4,
  n1502_24,
  ff_next_vram2_7_9,
  n2043_6,
  n1778_6,
  n2043_8,
  w_screen_mode_vram_address,
  w_screen_mode_display_color,
  w_pixel_phase_x
)
;
input clk85m;
input n36_6;
input reg_display_on;
input w_address_s_pre_17_5;
input n1267_4;
input n358_10;
input w_next_0_4;
input w_screen_v_active;
input w_address_s_pre_17_6;
input w_address_s_pre_17_7;
input w_address_s_pre_17_8;
input w_next_0_6;
input n1333_21;
input ff_interleaving_page;
input n481_5;
input w_sprite_mode2_5;
input w_sprite_mode2_4;
input reg_scroll_planes;
input reg_interleaving_mode;
input reg_left_mask;
input w_sprite_mode2;
input [31:0] w_screen_mode_vram_rdata;
input [7:3] w_screen_pos_y_Z;
input [13:0] w_screen_pos_x_Z;
input [2:0] w_horizontal_offset_l;
input [8:3] w_pixel_pos_x_Z;
input [4:0] reg_screen_mode;
input [7:0] reg_backdrop_color;
input [17:11] reg_pattern_generator_table_base;
input [7:0] w_pixel_pos_y_Z;
input [7:0] reg_text_back_color;
input [17:6] reg_color_table_base;
input [17:10] reg_pattern_name_table_base;
input [0:0] ff_blink_base;
output w_screen_mode_vram_valid;
output w_screen_mode_display_color_en;
output ff_state_1_7;
output n156_2;
output n566_31;
output w_screen_mode_3_3;
output n2043_5;
output n1778_4;
output n1502_24;
output ff_next_vram2_7_9;
output n2043_6;
output n1778_6;
output n2043_8;
output [17:0] w_screen_mode_vram_address;
output [7:0] w_screen_mode_display_color;
output [1:0] w_pixel_phase_x;
wire n850_2;
wire n851_2;
wire n852_2;
wire n853_2;
wire n830_6;
wire n830_7;
wire n831_6;
wire n831_7;
wire n832_6;
wire n832_7;
wire n833_6;
wire n833_7;
wire n834_6;
wire n834_7;
wire n835_6;
wire n835_7;
wire n836_6;
wire n836_7;
wire n837_6;
wire n837_7;
wire n866_28;
wire n867_28;
wire n868_28;
wire n869_28;
wire n1779_2;
wire n1505_4;
wire n1506_4;
wire n1507_4;
wire n1508_4;
wire n1512_4;
wire n1513_4;
wire n1514_4;
wire n1515_4;
wire n1516_4;
wire n1520_4;
wire n1521_4;
wire n1522_4;
wire n1523_4;
wire n1524_4;
wire n1525_4;
wire n1526_4;
wire n1527_4;
wire n1528_4;
wire n1529_4;
wire n1530_4;
wire n1531_4;
wire n1532_4;
wire n1536_4;
wire n1537_4;
wire n1538_4;
wire n1539_4;
wire n1540_4;
wire n1541_4;
wire n1545_4;
wire n1546_4;
wire n1547_4;
wire n1548_4;
wire n1553_4;
wire n1555_4;
wire n1556_4;
wire n1778_3;
wire n1827_5;
wire n1828_4;
wire n1829_4;
wire n1830_4;
wire n854_29;
wire n855_29;
wire n856_29;
wire n857_29;
wire n858_22;
wire n859_22;
wire n860_22;
wire n861_22;
wire n862_30;
wire n863_29;
wire n864_29;
wire n865_29;
wire n878_25;
wire n879_25;
wire n880_25;
wire n881_25;
wire n882_26;
wire n883_24;
wire n884_24;
wire n885_24;
wire n1124_17;
wire n1125_16;
wire n1126_16;
wire n1127_16;
wire n1128_18;
wire n1129_18;
wire n1130_18;
wire n1131_18;
wire n1132_17;
wire n1133_17;
wire n1134_17;
wire n1135_17;
wire n1136_18;
wire n1137_17;
wire n1138_17;
wire n1139_17;
wire n1140_13;
wire n1141_13;
wire n1142_13;
wire n1143_13;
wire n1144_13;
wire n1145_13;
wire n1146_13;
wire n1147_13;
wire n1148_14;
wire n1149_14;
wire n1150_14;
wire n1151_14;
wire n1156_14;
wire n1157_14;
wire n1158_14;
wire n1159_14;
wire n1501_23;
wire n1502_23;
wire n1503_23;
wire n1504_23;
wire ff_screen_h_in_active_9;
wire n751_10;
wire n752_10;
wire n753_10;
wire n754_10;
wire n755_10;
wire n756_10;
wire n757_10;
wire n758_10;
wire n759_10;
wire n760_10;
wire n761_10;
wire n762_10;
wire n763_10;
wire n764_10;
wire n765_10;
wire n766_10;
wire n767_10;
wire n768_10;
wire ff_next_vram7_3_7;
wire ff_next_vram4_7_7;
wire ff_next_vram5_3_8;
wire ff_next_vram7_7_8;
wire ff_next_vram4_3_8;
wire n183_7;
wire n182_7;
wire n181_7;
wire n180_7;
wire n179_7;
wire n1826_7;
wire n1825_7;
wire n1824_7;
wire n1823_7;
wire n560_6;
wire n139_7;
wire n138_7;
wire n258_9;
wire w_screen_mode_3_4;
wire n1505_5;
wire n1505_6;
wire n1506_5;
wire n1506_6;
wire n1507_5;
wire n1507_6;
wire n1508_5;
wire n1508_6;
wire n1509_6;
wire n1509_7;
wire n1510_5;
wire n1511_5;
wire n1512_5;
wire n1513_5;
wire n1514_5;
wire n1515_5;
wire n1516_5;
wire n1517_5;
wire n1518_5;
wire n1519_5;
wire n1520_5;
wire n1521_5;
wire n1522_5;
wire n1523_5;
wire n1524_5;
wire n1525_6;
wire n1526_6;
wire n1527_6;
wire n1528_6;
wire n1529_5;
wire n1530_5;
wire n1531_5;
wire n1532_5;
wire n1533_5;
wire n1534_5;
wire n1535_5;
wire n1536_5;
wire n1537_5;
wire n1538_5;
wire n1539_5;
wire n1540_5;
wire n1541_5;
wire n1541_6;
wire n1541_7;
wire n1542_5;
wire n1543_5;
wire n1544_5;
wire n1545_5;
wire n1546_5;
wire n1547_5;
wire n1548_5;
wire n1549_5;
wire n1550_5;
wire n1551_5;
wire n1552_5;
wire n1553_5;
wire n1554_5;
wire n1555_5;
wire n1556_5;
wire n1557_5;
wire n1558_5;
wire n1559_5;
wire n1560_5;
wire n854_31;
wire n855_30;
wire n856_30;
wire n857_30;
wire n858_24;
wire n859_24;
wire n860_24;
wire n861_24;
wire n862_31;
wire n862_32;
wire n862_33;
wire n863_30;
wire n863_31;
wire n864_30;
wire n864_31;
wire n865_30;
wire n865_31;
wire n878_26;
wire n1124_18;
wire n1124_19;
wire n1124_20;
wire n1125_17;
wire n1125_18;
wire n1125_19;
wire n1125_20;
wire n1126_17;
wire n1126_18;
wire n1126_19;
wire n1127_17;
wire n1127_18;
wire n1127_19;
wire n1128_20;
wire n1129_20;
wire n1130_19;
wire n1130_20;
wire n1130_21;
wire n1131_20;
wire n1132_18;
wire n1132_19;
wire n1133_18;
wire n1133_19;
wire n1134_18;
wire n1134_19;
wire n1135_18;
wire n1135_19;
wire n1136_19;
wire n1137_18;
wire n1138_18;
wire n1139_18;
wire n1140_14;
wire n1144_14;
wire n1145_14;
wire n1146_14;
wire n1147_14;
wire n1148_15;
wire n1149_15;
wire n1150_15;
wire n1151_15;
wire n1152_18;
wire n1497_30;
wire n1497_31;
wire n1498_31;
wire n1499_30;
wire n1500_30;
wire n1501_24;
wire n1501_25;
wire n1502_25;
wire n1503_24;
wire n1503_25;
wire n1504_24;
wire n1504_25;
wire ff_pos_x_5_9;
wire ff_screen_h_in_active_10;
wire n751_12;
wire n752_11;
wire n753_11;
wire n753_12;
wire n754_11;
wire n755_11;
wire n755_12;
wire n756_11;
wire n756_12;
wire n756_13;
wire n757_11;
wire n757_12;
wire n757_13;
wire n758_11;
wire n758_12;
wire n758_13;
wire n758_14;
wire n759_11;
wire n759_12;
wire n759_13;
wire n760_11;
wire n760_12;
wire n760_13;
wire n761_11;
wire n761_12;
wire n761_13;
wire n762_11;
wire n762_12;
wire n762_13;
wire n763_11;
wire n763_12;
wire n764_11;
wire n764_12;
wire n765_11;
wire n765_12;
wire n766_11;
wire n766_12;
wire n766_13;
wire n767_11;
wire n767_12;
wire n768_11;
wire n768_12;
wire ff_next_vram1_7_9;
wire ff_next_vram1_7_11;
wire ff_next_vram3_7_9;
wire ff_next_vram5_7_9;
wire ff_next_vram2_3_10;
wire n184_8;
wire n181_8;
wire n560_7;
wire n560_8;
wire n140_9;
wire n258_10;
wire n258_11;
wire n1505_8;
wire n1506_7;
wire n1507_8;
wire n1508_8;
wire n1509_8;
wire n1509_9;
wire n1510_7;
wire n1510_8;
wire n1511_6;
wire n1511_7;
wire n1512_8;
wire n1513_6;
wire n1514_6;
wire n1515_6;
wire n1516_6;
wire n1517_6;
wire n1517_7;
wire n1518_6;
wire n1518_7;
wire n1519_6;
wire n1519_7;
wire n1520_8;
wire n1522_6;
wire n1523_6;
wire n1525_7;
wire n1529_6;
wire n1530_6;
wire n1531_6;
wire n1532_6;
wire n1533_6;
wire n1533_7;
wire n1534_6;
wire n1534_7;
wire n1535_6;
wire n1535_7;
wire n1536_7;
wire n1536_8;
wire n1537_6;
wire n1538_6;
wire n1539_6;
wire n1540_6;
wire n1541_8;
wire n1541_10;
wire n1542_6;
wire n1542_7;
wire n1543_6;
wire n1544_6;
wire n1545_6;
wire n1546_6;
wire n1547_6;
wire n1548_6;
wire n1549_6;
wire n1549_7;
wire n1550_6;
wire n1550_7;
wire n1551_6;
wire n1552_6;
wire n1553_6;
wire n1555_6;
wire n1556_6;
wire n1557_6;
wire n1558_6;
wire n1558_7;
wire n1559_6;
wire n1560_6;
wire n854_32;
wire n1124_24;
wire n1125_21;
wire n1125_22;
wire n1126_20;
wire n1128_22;
wire n1128_23;
wire n1129_22;
wire n1129_23;
wire n1130_22;
wire n1131_22;
wire n1131_23;
wire n1132_20;
wire n1501_27;
wire n1502_26;
wire n1503_27;
wire n1504_27;
wire ff_pos_x_5_10;
wire ff_pos_x_5_11;
wire ff_pos_x_5_12;
wire ff_screen_h_in_active_12;
wire ff_screen_h_in_active_13;
wire n751_13;
wire n751_14;
wire n751_15;
wire n752_12;
wire n753_14;
wire n753_15;
wire n754_13;
wire n754_14;
wire n754_15;
wire n755_13;
wire n755_14;
wire n756_14;
wire n756_15;
wire n756_17;
wire n756_19;
wire n757_14;
wire n757_16;
wire n757_18;
wire n757_19;
wire n758_15;
wire n758_16;
wire n758_17;
wire n759_14;
wire n759_15;
wire n759_16;
wire n759_17;
wire n759_18;
wire n760_14;
wire n760_15;
wire n760_16;
wire n760_17;
wire n761_14;
wire n761_16;
wire n761_17;
wire n762_14;
wire n762_16;
wire n762_17;
wire n762_18;
wire n762_19;
wire n763_14;
wire n763_15;
wire n763_16;
wire n764_13;
wire n764_14;
wire n764_15;
wire n765_13;
wire n765_14;
wire n765_15;
wire n766_14;
wire n766_15;
wire n767_13;
wire n767_14;
wire n767_15;
wire n767_16;
wire n768_14;
wire n768_15;
wire ff_next_vram1_7_12;
wire ff_next_vram2_7_11;
wire ff_next_vram2_7_12;
wire ff_next_vram3_7_10;
wire n560_9;
wire n560_10;
wire n560_11;
wire n258_12;
wire n1505_10;
wire n1506_8;
wire n1507_9;
wire n1508_9;
wire n1509_10;
wire n1510_9;
wire n1511_8;
wire n1512_9;
wire n1513_7;
wire n1514_7;
wire n1515_7;
wire n1516_7;
wire n1517_8;
wire n1518_8;
wire n1519_8;
wire n1522_7;
wire n1523_7;
wire n1524_7;
wire n1525_8;
wire n1529_7;
wire n1530_7;
wire n1531_7;
wire n1532_7;
wire n1533_8;
wire n1534_8;
wire n1535_8;
wire n1536_9;
wire n1536_10;
wire n1537_7;
wire n1538_7;
wire n1539_7;
wire n1540_7;
wire n1542_8;
wire n1543_7;
wire n1543_8;
wire n1544_7;
wire n1544_8;
wire n1545_7;
wire n1546_7;
wire n1547_7;
wire n1548_7;
wire n1549_8;
wire n1549_9;
wire n1550_8;
wire n1550_9;
wire n1551_7;
wire n1551_8;
wire n1552_7;
wire n1552_8;
wire n1557_7;
wire n1558_8;
wire n1559_7;
wire n1560_7;
wire n1124_25;
wire n752_13;
wire n752_15;
wire n755_15;
wire n756_20;
wire n757_20;
wire n758_18;
wire n759_19;
wire n760_19;
wire n761_19;
wire n762_20;
wire n763_17;
wire n763_19;
wire n763_20;
wire n764_16;
wire n766_16;
wire n766_17;
wire n768_16;
wire n560_12;
wire n1551_9;
wire n1552_9;
wire n752_16;
wire n763_21;
wire n765_17;
wire ff_next_vram2_3_12;
wire ff_next_vram2_7_14;
wire n180_10;
wire n1140_17;
wire n1141_16;
wire n1142_16;
wire n1143_16;
wire ff_next_vram5_7_12;
wire ff_next_vram3_7_12;
wire ff_next_vram1_7_14;
wire n1778_9;
wire n751_18;
wire ff_next_vram5_7_14;
wire ff_next_vram0_7_9;
wire ff_next_vram1_3_10;
wire n1826_10;
wire ff_pattern7_7_7;
wire n854_36;
wire n1505_12;
wire n1155_17;
wire n1154_17;
wire n1153_17;
wire n1152_20;
wire n757_23;
wire n1131_25;
wire n1129_25;
wire n1128_25;
wire n1127_24;
wire n1124_27;
wire n756_22;
wire n1127_26;
wire n1124_29;
wire ff_next_vram3_3_10;
wire n1510_11;
wire n1509_12;
wire n763_23;
wire n754_19;
wire n757_25;
wire ff_next_vram6_3_10;
wire n861_26;
wire n860_26;
wire n1497_35;
wire n1508_11;
wire n1507_11;
wire n1505_14;
wire n1501_29;
wire n1560_9;
wire n1559_9;
wire n1558_10;
wire n1557_9;
wire n1554_8;
wire n1552_11;
wire n1551_11;
wire n1550_11;
wire n1549_11;
wire n1544_10;
wire n1543_10;
wire n1542_10;
wire n1535_10;
wire n1534_10;
wire n1533_10;
wire n1519_10;
wire n1518_10;
wire n1517_10;
wire n1511_10;
wire n1510_13;
wire n1509_14;
wire n763_25;
wire ff_next_vram4_3_11;
wire n758_21;
wire n757_27;
wire n756_24;
wire n1497_37;
wire n1127_28;
wire n1124_31;
wire n1554_10;
wire n1541_12;
wire n1520_10;
wire n1512_11;
wire n1131_27;
wire n1129_27;
wire n1128_27;
wire n765_19;
wire n761_21;
wire n760_21;
wire n754_21;
wire n752_18;
wire n768_18;
wire n762_22;
wire n761_23;
wire n753_17;
wire n1504_29;
wire n1503_29;
wire n854_38;
wire n854_40;
wire n1524_9;
wire n1521_8;
wire n1498_33;
wire ff_next_vram6_7_9;
wire n1500_32;
wire n1499_32;
wire n1497_39;
wire n184_11;
wire ff_pos_x_5_14;
wire n751_20;
wire n140_11;
wire n1498_35;
wire n1827_8;
wire n858_26;
wire n859_26;
wire ff_screen_h_in_active_15;
wire n759_22;
wire ff_next_vram0_7_11;
wire n754_23;
wire n1512_13;
wire n1520_12;
wire n1525_10;
wire n1526_8;
wire n1527_8;
wire n1528_8;
wire n1536_12;
wire ff_screen_h_in_active;
wire w_pattern_name_t12_pre_3_2;
wire w_pattern_name_t12_pre_4_2;
wire w_pattern_name_t12_pre_5_2;
wire w_pattern_name_t12_pre_6_2;
wire w_pattern_name_t12_pre_7_2;
wire w_pattern_name_t12_pre_8_2;
wire w_pattern_name_t12_pre_9_2;
wire w_pattern_name_t12_pre_10_0_COUT;
wire w_pixel_phase_x_0_3;
wire w_pixel_phase_x_1_3;
wire w_scroll_pos_x_2_3;
wire w_scroll_pos_x_3_3;
wire w_scroll_pos_x_4_3;
wire w_scroll_pos_x_5_3;
wire w_scroll_pos_x_6_3;
wire w_scroll_pos_x_7_3;
wire w_scroll_pos_x_8_3;
wire w_scroll_pos_x_9_0_COUT;
wire n322_2;
wire n322_3;
wire n321_2;
wire n321_3;
wire n320_2;
wire n320_3;
wire n319_2;
wire n319_3;
wire n318_2;
wire n317_6;
wire w_pos_x_0_4;
wire w_pos_x_1_4;
wire w_pos_x_2_4;
wire w_pos_x_3_4;
wire w_pos_x_4_4;
wire w_pos_x_5_4;
wire w_pos_x_6_4;
wire w_pos_x_7_4;
wire w_pos_x_8_0_COUT;
wire n830_9;
wire n831_9;
wire n832_9;
wire n833_9;
wire n834_9;
wire n835_9;
wire n836_9;
wire n837_9;
wire n866_30;
wire n867_30;
wire n868_30;
wire n869_30;
wire [3:3] w_screen_mode;
wire [2:0] ff_phase;
wire [7:0] ff_next_vram0;
wire [7:0] ff_next_vram1;
wire [7:0] ff_next_vram2;
wire [7:0] ff_next_vram3;
wire [7:0] ff_next_vram4;
wire [7:0] ff_next_vram5;
wire [7:0] ff_next_vram6;
wire [7:0] ff_next_vram7;
wire [7:0] ff_pattern0;
wire [7:0] ff_pattern1;
wire [7:0] ff_pattern2;
wire [7:0] ff_pattern3;
wire [7:0] ff_pattern4;
wire [7:0] ff_pattern5;
wire [7:0] ff_pattern6;
wire [7:0] ff_pattern7;
wire [5:0] ff_pos_x;
wire [10:3] w_pattern_name_t12_pre;
wire [9:2] w_scroll_pos_x;
wire [8:0] w_pos_x;
wire VCC;
wire GND;
  LUT3 n866_s28 (
    .F(n850_2),
    .I0(w_screen_mode_vram_rdata[11]),
    .I1(w_screen_mode_vram_rdata[27]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n866_s28.INIT=8'hCA;
  LUT3 n867_s28 (
    .F(n851_2),
    .I0(w_screen_mode_vram_rdata[10]),
    .I1(w_screen_mode_vram_rdata[26]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n867_s28.INIT=8'hCA;
  LUT3 n868_s28 (
    .F(n852_2),
    .I0(w_screen_mode_vram_rdata[9]),
    .I1(w_screen_mode_vram_rdata[25]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n868_s28.INIT=8'hCA;
  LUT3 n869_s28 (
    .F(n853_2),
    .I0(w_screen_mode_vram_rdata[8]),
    .I1(w_screen_mode_vram_rdata[24]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n869_s28.INIT=8'hCA;
  LUT3 n830_s6 (
    .F(n830_6),
    .I0(w_screen_mode_vram_rdata[7]),
    .I1(w_screen_mode_vram_rdata[15]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n830_s6.INIT=8'hCA;
  LUT3 n830_s7 (
    .F(n830_7),
    .I0(w_screen_mode_vram_rdata[23]),
    .I1(w_screen_mode_vram_rdata[31]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n830_s7.INIT=8'hCA;
  LUT3 n831_s6 (
    .F(n831_6),
    .I0(w_screen_mode_vram_rdata[6]),
    .I1(w_screen_mode_vram_rdata[14]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n831_s6.INIT=8'hCA;
  LUT3 n831_s7 (
    .F(n831_7),
    .I0(w_screen_mode_vram_rdata[22]),
    .I1(w_screen_mode_vram_rdata[30]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n831_s7.INIT=8'hCA;
  LUT3 n832_s6 (
    .F(n832_6),
    .I0(w_screen_mode_vram_rdata[5]),
    .I1(w_screen_mode_vram_rdata[13]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n832_s6.INIT=8'hCA;
  LUT3 n832_s7 (
    .F(n832_7),
    .I0(w_screen_mode_vram_rdata[21]),
    .I1(w_screen_mode_vram_rdata[29]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n832_s7.INIT=8'hCA;
  LUT3 n833_s6 (
    .F(n833_6),
    .I0(w_screen_mode_vram_rdata[4]),
    .I1(w_screen_mode_vram_rdata[12]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n833_s6.INIT=8'hCA;
  LUT3 n833_s7 (
    .F(n833_7),
    .I0(w_screen_mode_vram_rdata[20]),
    .I1(w_screen_mode_vram_rdata[28]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n833_s7.INIT=8'hCA;
  LUT3 n834_s6 (
    .F(n834_6),
    .I0(w_screen_mode_vram_rdata[3]),
    .I1(w_screen_mode_vram_rdata[11]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n834_s6.INIT=8'hCA;
  LUT3 n834_s7 (
    .F(n834_7),
    .I0(w_screen_mode_vram_rdata[19]),
    .I1(w_screen_mode_vram_rdata[27]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n834_s7.INIT=8'hCA;
  LUT3 n835_s6 (
    .F(n835_6),
    .I0(w_screen_mode_vram_rdata[2]),
    .I1(w_screen_mode_vram_rdata[10]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n835_s6.INIT=8'hCA;
  LUT3 n835_s7 (
    .F(n835_7),
    .I0(w_screen_mode_vram_rdata[18]),
    .I1(w_screen_mode_vram_rdata[26]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n835_s7.INIT=8'hCA;
  LUT3 n836_s6 (
    .F(n836_6),
    .I0(w_screen_mode_vram_rdata[1]),
    .I1(w_screen_mode_vram_rdata[9]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n836_s6.INIT=8'hCA;
  LUT3 n836_s7 (
    .F(n836_7),
    .I0(w_screen_mode_vram_rdata[17]),
    .I1(w_screen_mode_vram_rdata[25]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n836_s7.INIT=8'hCA;
  LUT3 n837_s6 (
    .F(n837_6),
    .I0(w_screen_mode_vram_rdata[0]),
    .I1(w_screen_mode_vram_rdata[8]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n837_s6.INIT=8'hCA;
  LUT3 n837_s7 (
    .F(n837_7),
    .I0(w_screen_mode_vram_rdata[16]),
    .I1(w_screen_mode_vram_rdata[24]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n837_s7.INIT=8'hCA;
  LUT3 n866_s27 (
    .F(n866_28),
    .I0(w_screen_mode_vram_rdata[23]),
    .I1(w_screen_mode_vram_rdata[19]),
    .I2(n566_31) 
);
defparam n866_s27.INIT=8'hCA;
  LUT3 n867_s27 (
    .F(n867_28),
    .I0(w_screen_mode_vram_rdata[22]),
    .I1(w_screen_mode_vram_rdata[18]),
    .I2(n566_31) 
);
defparam n867_s27.INIT=8'hCA;
  LUT3 n868_s27 (
    .F(n868_28),
    .I0(w_screen_mode_vram_rdata[21]),
    .I1(w_screen_mode_vram_rdata[17]),
    .I2(n566_31) 
);
defparam n868_s27.INIT=8'hCA;
  LUT3 n869_s27 (
    .F(n869_28),
    .I0(w_screen_mode_vram_rdata[20]),
    .I1(w_screen_mode_vram_rdata[16]),
    .I2(n566_31) 
);
defparam n869_s27.INIT=8'hCA;
  LUT3 w_screen_mode_3_s (
    .F(w_screen_mode[3]),
    .I0(reg_screen_mode[0]),
    .I1(w_screen_mode_3_3),
    .I2(w_screen_mode_3_4) 
);
defparam w_screen_mode_3_s.INIT=8'hF8;
  LUT4 n100_s4 (
    .F(ff_state_1_7),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[1]),
    .I2(w_screen_pos_x_Z[2]),
    .I3(w_screen_pos_x_Z[3]) 
);
defparam n100_s4.INIT=16'h8000;
  LUT4 n565_s0 (
    .F(n156_2),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[1]),
    .I2(w_screen_pos_x_Z[2]),
    .I3(w_screen_pos_x_Z[3]) 
);
defparam n565_s0.INIT=16'h0001;
  LUT4 n2043_s0 (
    .F(n1779_2),
    .I0(n2043_8),
    .I1(w_screen_pos_x_Z[3]),
    .I2(n2043_5),
    .I3(w_screen_pos_x_Z[2]) 
);
defparam n2043_s0.INIT=16'hD000;
  LUT2 n1505_s1 (
    .F(n1505_4),
    .I0(n1505_5),
    .I1(n1505_6) 
);
defparam n1505_s1.INIT=4'hE;
  LUT2 n1506_s1 (
    .F(n1506_4),
    .I0(n1506_5),
    .I1(n1506_6) 
);
defparam n1506_s1.INIT=4'hE;
  LUT2 n1507_s1 (
    .F(n1507_4),
    .I0(n1507_5),
    .I1(n1507_6) 
);
defparam n1507_s1.INIT=4'hE;
  LUT2 n1508_s1 (
    .F(n1508_4),
    .I0(n1508_5),
    .I1(n1508_6) 
);
defparam n1508_s1.INIT=4'hE;
  LUT4 n1512_s1 (
    .F(n1512_4),
    .I0(n1512_5),
    .I1(n1512_13),
    .I2(reg_backdrop_color[0]),
    .I3(n1509_7) 
);
defparam n1512_s1.INIT=16'h11F0;
  LUT2 n1513_s1 (
    .F(n1513_4),
    .I0(n1505_5),
    .I1(n1513_5) 
);
defparam n1513_s1.INIT=4'hE;
  LUT2 n1514_s1 (
    .F(n1514_4),
    .I0(n1506_5),
    .I1(n1514_5) 
);
defparam n1514_s1.INIT=4'hE;
  LUT2 n1515_s1 (
    .F(n1515_4),
    .I0(n1507_5),
    .I1(n1515_5) 
);
defparam n1515_s1.INIT=4'hE;
  LUT2 n1516_s1 (
    .F(n1516_4),
    .I0(n1508_5),
    .I1(n1516_5) 
);
defparam n1516_s1.INIT=4'hE;
  LUT4 n1520_s1 (
    .F(n1520_4),
    .I0(n1520_5),
    .I1(n1520_12),
    .I2(reg_backdrop_color[0]),
    .I3(n1509_7) 
);
defparam n1520_s1.INIT=16'hEEF0;
  LUT2 n1521_s1 (
    .F(n1521_4),
    .I0(n1505_5),
    .I1(n1521_5) 
);
defparam n1521_s1.INIT=4'hE;
  LUT2 n1522_s1 (
    .F(n1522_4),
    .I0(n1506_5),
    .I1(n1522_5) 
);
defparam n1522_s1.INIT=4'hE;
  LUT2 n1523_s1 (
    .F(n1523_4),
    .I0(n1507_5),
    .I1(n1523_5) 
);
defparam n1523_s1.INIT=4'hE;
  LUT2 n1524_s1 (
    .F(n1524_4),
    .I0(n1508_5),
    .I1(n1524_5) 
);
defparam n1524_s1.INIT=4'hE;
  LUT4 n1525_s1 (
    .F(n1525_4),
    .I0(n1525_10),
    .I1(n1525_6),
    .I2(n1509_12),
    .I3(n1509_7) 
);
defparam n1525_s1.INIT=16'hEEF0;
  LUT4 n1526_s1 (
    .F(n1526_4),
    .I0(n1526_8),
    .I1(n1526_6),
    .I2(n1509_7),
    .I3(n1510_11) 
);
defparam n1526_s1.INIT=16'hFFE0;
  LUT4 n1527_s1 (
    .F(n1527_4),
    .I0(n1527_8),
    .I1(n1527_6),
    .I2(reg_backdrop_color[1]),
    .I3(n1509_7) 
);
defparam n1527_s1.INIT=16'h11F0;
  LUT4 n1528_s1 (
    .F(n1528_4),
    .I0(n1528_8),
    .I1(n1528_6),
    .I2(reg_backdrop_color[0]),
    .I3(n1509_7) 
);
defparam n1528_s1.INIT=16'h11F0;
  LUT2 n1529_s1 (
    .F(n1529_4),
    .I0(n1505_5),
    .I1(n1529_5) 
);
defparam n1529_s1.INIT=4'hE;
  LUT2 n1530_s1 (
    .F(n1530_4),
    .I0(n1506_5),
    .I1(n1530_5) 
);
defparam n1530_s1.INIT=4'hE;
  LUT2 n1531_s1 (
    .F(n1531_4),
    .I0(n1507_5),
    .I1(n1531_5) 
);
defparam n1531_s1.INIT=4'hE;
  LUT2 n1532_s1 (
    .F(n1532_4),
    .I0(n1508_5),
    .I1(n1532_5) 
);
defparam n1532_s1.INIT=4'hE;
  LUT4 n1536_s1 (
    .F(n1536_4),
    .I0(n1536_5),
    .I1(n1536_12),
    .I2(reg_backdrop_color[0]),
    .I3(n1509_7) 
);
defparam n1536_s1.INIT=16'h11F0;
  LUT2 n1537_s1 (
    .F(n1537_4),
    .I0(n1505_5),
    .I1(n1537_5) 
);
defparam n1537_s1.INIT=4'hE;
  LUT2 n1538_s1 (
    .F(n1538_4),
    .I0(n1506_5),
    .I1(n1538_5) 
);
defparam n1538_s1.INIT=4'hE;
  LUT2 n1539_s1 (
    .F(n1539_4),
    .I0(n1507_5),
    .I1(n1539_5) 
);
defparam n1539_s1.INIT=4'hE;
  LUT2 n1540_s1 (
    .F(n1540_4),
    .I0(n1508_5),
    .I1(n1540_5) 
);
defparam n1540_s1.INIT=4'hE;
  LUT3 n1541_s1 (
    .F(n1541_4),
    .I0(n1541_5),
    .I1(n1541_6),
    .I2(n1541_7) 
);
defparam n1541_s1.INIT=8'hD0;
  LUT2 n1545_s1 (
    .F(n1545_4),
    .I0(n1505_5),
    .I1(n1545_5) 
);
defparam n1545_s1.INIT=4'hE;
  LUT2 n1546_s1 (
    .F(n1546_4),
    .I0(n1506_5),
    .I1(n1546_5) 
);
defparam n1546_s1.INIT=4'hE;
  LUT2 n1547_s1 (
    .F(n1547_4),
    .I0(n1507_5),
    .I1(n1547_5) 
);
defparam n1547_s1.INIT=4'hE;
  LUT2 n1548_s1 (
    .F(n1548_4),
    .I0(n1508_5),
    .I1(n1548_5) 
);
defparam n1548_s1.INIT=4'hE;
  LUT2 n1553_s1 (
    .F(n1553_4),
    .I0(n1505_5),
    .I1(n1553_5) 
);
defparam n1553_s1.INIT=4'hE;
  LUT2 n1555_s1 (
    .F(n1555_4),
    .I0(n1507_5),
    .I1(n1555_5) 
);
defparam n1555_s1.INIT=4'hE;
  LUT2 n1556_s1 (
    .F(n1556_4),
    .I0(n1508_5),
    .I1(n1556_5) 
);
defparam n1556_s1.INIT=4'hE;
  LUT4 n1778_s0 (
    .F(n1778_3),
    .I0(n1778_4),
    .I1(w_screen_pos_x_Z[7]),
    .I2(n1778_9),
    .I3(reg_display_on) 
);
defparam n1778_s0.INIT=16'h8F00;
  LUT3 n1827_s2 (
    .F(n1827_5),
    .I0(ff_pattern0[3]),
    .I1(ff_pattern0[7]),
    .I2(n1827_8) 
);
defparam n1827_s2.INIT=8'hCA;
  LUT3 n1828_s1 (
    .F(n1828_4),
    .I0(ff_pattern0[2]),
    .I1(ff_pattern0[6]),
    .I2(n1827_8) 
);
defparam n1828_s1.INIT=8'hCA;
  LUT3 n1829_s1 (
    .F(n1829_4),
    .I0(ff_pattern0[1]),
    .I1(ff_pattern0[5]),
    .I2(n1827_8) 
);
defparam n1829_s1.INIT=8'hCA;
  LUT3 n1830_s1 (
    .F(n1830_4),
    .I0(ff_pattern0[0]),
    .I1(ff_pattern0[4]),
    .I2(n1827_8) 
);
defparam n1830_s1.INIT=8'hCA;
  LUT3 n854_s21 (
    .F(n854_29),
    .I0(n854_36),
    .I1(n830_9),
    .I2(n854_31) 
);
defparam n854_s21.INIT=8'h4F;
  LUT3 n855_s21 (
    .F(n855_29),
    .I0(n854_36),
    .I1(n831_9),
    .I2(n855_30) 
);
defparam n855_s21.INIT=8'h4F;
  LUT3 n856_s21 (
    .F(n856_29),
    .I0(n854_36),
    .I1(n832_9),
    .I2(n856_30) 
);
defparam n856_s21.INIT=8'h4F;
  LUT3 n857_s21 (
    .F(n857_29),
    .I0(n854_36),
    .I1(n833_9),
    .I2(n857_30) 
);
defparam n857_s21.INIT=8'h4F;
  LUT4 n858_s18 (
    .F(n858_22),
    .I0(n854_36),
    .I1(n834_9),
    .I2(n858_26),
    .I3(n858_24) 
);
defparam n858_s18.INIT=16'h0E00;
  LUT4 n859_s18 (
    .F(n859_22),
    .I0(n854_36),
    .I1(n835_9),
    .I2(n859_26),
    .I3(n859_24) 
);
defparam n859_s18.INIT=16'h0E00;
  LUT4 n860_s18 (
    .F(n860_22),
    .I0(n854_36),
    .I1(n836_9),
    .I2(n860_26),
    .I3(n860_24) 
);
defparam n860_s18.INIT=16'h0E00;
  LUT4 n861_s18 (
    .F(n861_22),
    .I0(n854_36),
    .I1(n837_9),
    .I2(n861_26),
    .I3(n861_24) 
);
defparam n861_s18.INIT=16'h0E00;
  LUT4 n862_s24 (
    .F(n862_30),
    .I0(n862_31),
    .I1(ff_next_vram4[7]),
    .I2(n862_32),
    .I3(n862_33) 
);
defparam n862_s24.INIT=16'hFFF8;
  LUT4 n863_s23 (
    .F(n863_29),
    .I0(n862_31),
    .I1(ff_next_vram4[6]),
    .I2(n863_30),
    .I3(n863_31) 
);
defparam n863_s23.INIT=16'hFFF8;
  LUT4 n864_s23 (
    .F(n864_29),
    .I0(n862_31),
    .I1(ff_next_vram4[5]),
    .I2(n864_30),
    .I3(n864_31) 
);
defparam n864_s23.INIT=16'hFFF8;
  LUT4 n865_s23 (
    .F(n865_29),
    .I0(n862_31),
    .I1(ff_next_vram4[4]),
    .I2(n865_30),
    .I3(n865_31) 
);
defparam n865_s23.INIT=16'hFFF8;
  LUT4 n878_s19 (
    .F(n878_25),
    .I0(ff_next_vram6[7]),
    .I1(n878_26),
    .I2(w_screen_mode_vram_rdata[31]),
    .I3(n566_31) 
);
defparam n878_s19.INIT=16'hF888;
  LUT4 n879_s19 (
    .F(n879_25),
    .I0(ff_next_vram6[6]),
    .I1(n878_26),
    .I2(w_screen_mode_vram_rdata[30]),
    .I3(n566_31) 
);
defparam n879_s19.INIT=16'hF888;
  LUT4 n880_s19 (
    .F(n880_25),
    .I0(ff_next_vram6[5]),
    .I1(n878_26),
    .I2(w_screen_mode_vram_rdata[29]),
    .I3(n566_31) 
);
defparam n880_s19.INIT=16'hF888;
  LUT4 n881_s19 (
    .F(n881_25),
    .I0(ff_next_vram6[4]),
    .I1(n878_26),
    .I2(w_screen_mode_vram_rdata[28]),
    .I3(n566_31) 
);
defparam n881_s19.INIT=16'hF888;
  LUT3 n882_s22 (
    .F(n882_26),
    .I0(w_screen_mode_vram_rdata[27]),
    .I1(w_screen_mode_vram_rdata[31]),
    .I2(n566_31) 
);
defparam n882_s22.INIT=8'hAC;
  LUT3 n883_s20 (
    .F(n883_24),
    .I0(w_screen_mode_vram_rdata[26]),
    .I1(w_screen_mode_vram_rdata[30]),
    .I2(n566_31) 
);
defparam n883_s20.INIT=8'hAC;
  LUT3 n884_s20 (
    .F(n884_24),
    .I0(w_screen_mode_vram_rdata[25]),
    .I1(w_screen_mode_vram_rdata[29]),
    .I2(n566_31) 
);
defparam n884_s20.INIT=8'hAC;
  LUT3 n885_s20 (
    .F(n885_24),
    .I0(w_screen_mode_vram_rdata[24]),
    .I1(w_screen_mode_vram_rdata[28]),
    .I2(n566_31) 
);
defparam n885_s20.INIT=8'hAC;
  LUT3 n1124_s13 (
    .F(n1124_17),
    .I0(n1124_18),
    .I1(n1124_19),
    .I2(n1124_20) 
);
defparam n1124_s13.INIT=8'h01;
  LUT4 n1125_s12 (
    .F(n1125_16),
    .I0(n1125_17),
    .I1(n1125_18),
    .I2(n1125_19),
    .I3(n1125_20) 
);
defparam n1125_s12.INIT=16'hFFF4;
  LUT4 n1126_s12 (
    .F(n1126_16),
    .I0(n1126_17),
    .I1(n1125_18),
    .I2(n1126_18),
    .I3(n1126_19) 
);
defparam n1126_s12.INIT=16'hFFF4;
  LUT3 n1127_s12 (
    .F(n1127_16),
    .I0(n1127_17),
    .I1(n1127_18),
    .I2(n1127_19) 
);
defparam n1127_s12.INIT=8'h01;
  LUT4 n1128_s14 (
    .F(n1128_18),
    .I0(n878_26),
    .I1(n834_9),
    .I2(n1128_27),
    .I3(n1128_20) 
);
defparam n1128_s14.INIT=16'h008F;
  LUT4 n1129_s14 (
    .F(n1129_18),
    .I0(n878_26),
    .I1(n835_9),
    .I2(n1129_27),
    .I3(n1129_20) 
);
defparam n1129_s14.INIT=16'h8F00;
  LUT4 n1130_s14 (
    .F(n1130_18),
    .I0(n1130_19),
    .I1(n1130_20),
    .I2(n1130_21),
    .I3(ff_phase[2]) 
);
defparam n1130_s14.INIT=16'h0FEE;
  LUT4 n1131_s14 (
    .F(n1131_18),
    .I0(n878_26),
    .I1(n837_9),
    .I2(n1131_27),
    .I3(n1131_20) 
);
defparam n1131_s14.INIT=16'h8F00;
  LUT3 n1132_s13 (
    .F(n1132_17),
    .I0(n1132_18),
    .I1(n1132_19),
    .I2(ff_phase[2]) 
);
defparam n1132_s13.INIT=8'h35;
  LUT3 n1133_s13 (
    .F(n1133_17),
    .I0(n1133_18),
    .I1(n1133_19),
    .I2(ff_phase[2]) 
);
defparam n1133_s13.INIT=8'h35;
  LUT3 n1134_s13 (
    .F(n1134_17),
    .I0(n1134_18),
    .I1(n1134_19),
    .I2(ff_phase[2]) 
);
defparam n1134_s13.INIT=8'h35;
  LUT3 n1135_s13 (
    .F(n1135_17),
    .I0(n1135_18),
    .I1(n1135_19),
    .I2(ff_phase[2]) 
);
defparam n1135_s13.INIT=8'h35;
  LUT3 n1136_s14 (
    .F(n1136_18),
    .I0(w_screen_mode_vram_rdata[11]),
    .I1(n1136_19),
    .I2(ff_phase[2]) 
);
defparam n1136_s14.INIT=8'hCA;
  LUT3 n1137_s13 (
    .F(n1137_17),
    .I0(w_screen_mode_vram_rdata[10]),
    .I1(n1137_18),
    .I2(ff_phase[2]) 
);
defparam n1137_s13.INIT=8'hCA;
  LUT3 n1138_s13 (
    .F(n1138_17),
    .I0(w_screen_mode_vram_rdata[9]),
    .I1(n1138_18),
    .I2(ff_phase[2]) 
);
defparam n1138_s13.INIT=8'hCA;
  LUT3 n1139_s13 (
    .F(n1139_17),
    .I0(w_screen_mode_vram_rdata[8]),
    .I1(n1139_18),
    .I2(ff_phase[2]) 
);
defparam n1139_s13.INIT=8'hCA;
  LUT4 n1140_s9 (
    .F(n1140_13),
    .I0(n1140_14),
    .I1(ff_next_vram5[7]),
    .I2(n1140_17),
    .I3(ff_phase[1]) 
);
defparam n1140_s9.INIT=16'h4F44;
  LUT4 n1141_s9 (
    .F(n1141_13),
    .I0(n1140_14),
    .I1(ff_next_vram5[6]),
    .I2(n1141_16),
    .I3(ff_phase[1]) 
);
defparam n1141_s9.INIT=16'h4F44;
  LUT4 n1142_s9 (
    .F(n1142_13),
    .I0(n1140_14),
    .I1(ff_next_vram5[5]),
    .I2(n1142_16),
    .I3(ff_phase[1]) 
);
defparam n1142_s9.INIT=16'h4F44;
  LUT4 n1143_s9 (
    .F(n1143_13),
    .I0(n1140_14),
    .I1(ff_next_vram5[4]),
    .I2(n1143_16),
    .I3(ff_phase[1]) 
);
defparam n1143_s9.INIT=16'h4F44;
  LUT4 n1144_s9 (
    .F(n1144_13),
    .I0(n566_31),
    .I1(n1144_14),
    .I2(ff_phase[1]),
    .I3(w_screen_mode_vram_rdata[19]) 
);
defparam n1144_s9.INIT=16'hBF30;
  LUT4 n1145_s9 (
    .F(n1145_13),
    .I0(n566_31),
    .I1(n1145_14),
    .I2(ff_phase[1]),
    .I3(w_screen_mode_vram_rdata[18]) 
);
defparam n1145_s9.INIT=16'hBF30;
  LUT4 n1146_s9 (
    .F(n1146_13),
    .I0(n566_31),
    .I1(n1146_14),
    .I2(ff_phase[1]),
    .I3(w_screen_mode_vram_rdata[17]) 
);
defparam n1146_s9.INIT=16'hBF30;
  LUT4 n1147_s9 (
    .F(n1147_13),
    .I0(n566_31),
    .I1(n1147_14),
    .I2(ff_phase[1]),
    .I3(w_screen_mode_vram_rdata[16]) 
);
defparam n1147_s9.INIT=16'hBF30;
  LUT3 n1148_s10 (
    .F(n1148_14),
    .I0(n1148_15),
    .I1(w_screen_mode_vram_rdata[7]),
    .I2(ff_phase[1]) 
);
defparam n1148_s10.INIT=8'hC5;
  LUT3 n1149_s10 (
    .F(n1149_14),
    .I0(n1149_15),
    .I1(w_screen_mode_vram_rdata[6]),
    .I2(ff_phase[1]) 
);
defparam n1149_s10.INIT=8'hC5;
  LUT3 n1150_s10 (
    .F(n1150_14),
    .I0(n1150_15),
    .I1(w_screen_mode_vram_rdata[5]),
    .I2(ff_phase[1]) 
);
defparam n1150_s10.INIT=8'hC5;
  LUT3 n1151_s10 (
    .F(n1151_14),
    .I0(n1151_15),
    .I1(w_screen_mode_vram_rdata[4]),
    .I2(ff_phase[1]) 
);
defparam n1151_s10.INIT=8'hC5;
  LUT4 n1156_s10 (
    .F(n1156_14),
    .I0(ff_next_vram7[7]),
    .I1(n878_26),
    .I2(w_screen_mode_vram_rdata[31]),
    .I3(ff_phase[1]) 
);
defparam n1156_s10.INIT=16'hF088;
  LUT4 n1157_s10 (
    .F(n1157_14),
    .I0(ff_next_vram7[6]),
    .I1(n878_26),
    .I2(w_screen_mode_vram_rdata[30]),
    .I3(ff_phase[1]) 
);
defparam n1157_s10.INIT=16'hF088;
  LUT4 n1158_s10 (
    .F(n1158_14),
    .I0(ff_next_vram7[5]),
    .I1(n878_26),
    .I2(w_screen_mode_vram_rdata[29]),
    .I3(ff_phase[1]) 
);
defparam n1158_s10.INIT=16'hF088;
  LUT4 n1159_s10 (
    .F(n1159_14),
    .I0(ff_next_vram7[4]),
    .I1(n878_26),
    .I2(w_screen_mode_vram_rdata[28]),
    .I3(ff_phase[1]) 
);
defparam n1159_s10.INIT=16'hF088;
  LUT4 n1501_s19 (
    .F(n1501_23),
    .I0(n1501_24),
    .I1(n1501_25),
    .I2(n1509_12),
    .I3(n1501_29) 
);
defparam n1501_s19.INIT=16'hBBF0;
  LUT4 n1502_s19 (
    .F(n1502_23),
    .I0(n1502_24),
    .I1(reg_backdrop_color[2]),
    .I2(n1502_25),
    .I3(n1501_29) 
);
defparam n1502_s19.INIT=16'h0F44;
  LUT4 n1503_s19 (
    .F(n1503_23),
    .I0(n1503_24),
    .I1(n1503_25),
    .I2(reg_backdrop_color[1]),
    .I3(n1501_29) 
);
defparam n1503_s19.INIT=16'hEEF0;
  LUT4 n1504_s19 (
    .F(n1504_23),
    .I0(n1504_24),
    .I1(n1504_25),
    .I2(reg_backdrop_color[0]),
    .I3(n1501_29) 
);
defparam n1504_s19.INIT=16'hEEF0;
  LUT4 ff_screen_h_in_active_s4 (
    .F(ff_screen_h_in_active_9),
    .I0(ff_screen_h_in_active_10),
    .I1(ff_state_1_7),
    .I2(ff_screen_h_in_active_15),
    .I3(n258_9) 
);
defparam ff_screen_h_in_active_s4.INIT=16'hF8FF;
  LUT3 n751_s6 (
    .F(n751_10),
    .I0(n751_20),
    .I1(reg_pattern_generator_table_base[17]),
    .I2(n751_12) 
);
defparam n751_s6.INIT=8'h4F;
  LUT3 n752_s6 (
    .F(n752_10),
    .I0(n751_20),
    .I1(reg_pattern_generator_table_base[16]),
    .I2(n752_11) 
);
defparam n752_s6.INIT=8'h4F;
  LUT4 n753_s6 (
    .F(n753_10),
    .I0(n751_20),
    .I1(reg_pattern_generator_table_base[15]),
    .I2(n753_11),
    .I3(n753_12) 
);
defparam n753_s6.INIT=16'hF4FF;
  LUT3 n754_s6 (
    .F(n754_10),
    .I0(n751_20),
    .I1(reg_pattern_generator_table_base[14]),
    .I2(n754_11) 
);
defparam n754_s6.INIT=8'h4F;
  LUT4 n755_s6 (
    .F(n755_10),
    .I0(n751_20),
    .I1(reg_pattern_generator_table_base[13]),
    .I2(n755_11),
    .I3(n755_12) 
);
defparam n755_s6.INIT=16'hF4FF;
  LUT4 n756_s6 (
    .F(n756_10),
    .I0(n756_11),
    .I1(reg_pattern_generator_table_base[12]),
    .I2(n756_12),
    .I3(n756_13) 
);
defparam n756_s6.INIT=16'hF4FF;
  LUT3 n757_s6 (
    .F(n757_10),
    .I0(n757_11),
    .I1(n757_12),
    .I2(n757_13) 
);
defparam n757_s6.INIT=8'hEF;
  LUT4 n758_s6 (
    .F(n758_10),
    .I0(n758_11),
    .I1(n758_12),
    .I2(n758_13),
    .I3(n758_14) 
);
defparam n758_s6.INIT=16'hB0FF;
  LUT4 n759_s6 (
    .F(n759_10),
    .I0(n759_11),
    .I1(n758_13),
    .I2(n759_12),
    .I3(n759_13) 
);
defparam n759_s6.INIT=16'hF4FF;
  LUT4 n760_s6 (
    .F(n760_10),
    .I0(n760_11),
    .I1(n758_13),
    .I2(n760_12),
    .I3(n760_13) 
);
defparam n760_s6.INIT=16'hF4FF;
  LUT4 n761_s6 (
    .F(n761_10),
    .I0(n761_11),
    .I1(n758_13),
    .I2(n761_12),
    .I3(n761_13) 
);
defparam n761_s6.INIT=16'hF4FF;
  LUT4 n762_s6 (
    .F(n762_10),
    .I0(n762_11),
    .I1(n758_13),
    .I2(n762_12),
    .I3(n762_13) 
);
defparam n762_s6.INIT=16'hF4FF;
  LUT3 n763_s6 (
    .F(n763_10),
    .I0(n763_11),
    .I1(ff_next_vram0[2]),
    .I2(n763_12) 
);
defparam n763_s6.INIT=8'h4F;
  LUT4 n764_s6 (
    .F(n764_10),
    .I0(n763_11),
    .I1(ff_next_vram0[1]),
    .I2(n764_11),
    .I3(n764_12) 
);
defparam n764_s6.INIT=16'hF4FF;
  LUT4 n765_s6 (
    .F(n765_10),
    .I0(n763_11),
    .I1(ff_next_vram0[0]),
    .I2(n765_11),
    .I3(n765_12) 
);
defparam n765_s6.INIT=16'hF4FF;
  LUT4 n766_s6 (
    .F(n766_10),
    .I0(n766_11),
    .I1(w_pixel_pos_y_Z[2]),
    .I2(n766_12),
    .I3(n766_13) 
);
defparam n766_s6.INIT=16'hFFF4;
  LUT4 n767_s6 (
    .F(n767_10),
    .I0(n766_11),
    .I1(w_pixel_pos_y_Z[1]),
    .I2(n767_11),
    .I3(n767_12) 
);
defparam n767_s6.INIT=16'hFFF4;
  LUT4 n768_s6 (
    .F(n768_10),
    .I0(n766_11),
    .I1(w_pixel_pos_y_Z[0]),
    .I2(n768_11),
    .I3(n768_12) 
);
defparam n768_s6.INIT=16'hF4FF;
  LUT4 n566_s23 (
    .F(n566_31),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[2]),
    .I3(reg_screen_mode[4]) 
);
defparam n566_s23.INIT=16'h1000;
  LUT3 ff_next_vram7_3_s2 (
    .F(ff_next_vram7_3_7),
    .I0(n566_31),
    .I1(ff_phase[1]),
    .I2(ff_next_vram5_3_8) 
);
defparam ff_next_vram7_3_s2.INIT=8'hB0;
  LUT3 ff_next_vram4_7_s3 (
    .F(ff_next_vram4_7_7),
    .I0(w_screen_mode_3_4),
    .I1(ff_next_vram2_7_9),
    .I2(ff_next_vram0_7_11) 
);
defparam ff_next_vram4_7_s3.INIT=8'h10;
  LUT3 ff_next_vram5_3_s3 (
    .F(ff_next_vram5_3_8),
    .I0(w_address_s_pre_17_5),
    .I1(ff_phase[1]),
    .I2(ff_next_vram5_7_9) 
);
defparam ff_next_vram5_3_s3.INIT=8'hE0;
  LUT3 ff_next_vram7_7_s3 (
    .F(ff_next_vram7_7_8),
    .I0(n566_31),
    .I1(ff_phase[1]),
    .I2(ff_next_vram5_7_12) 
);
defparam ff_next_vram7_7_s3.INIT=8'hB0;
  LUT3 ff_next_vram4_3_s4 (
    .F(ff_next_vram4_3_8),
    .I0(w_screen_mode_3_4),
    .I1(ff_next_vram4_3_11),
    .I2(ff_next_vram0_7_11) 
);
defparam ff_next_vram4_3_s4.INIT=8'h10;
  LUT3 n183_s2 (
    .F(n183_7),
    .I0(n184_8),
    .I1(ff_pos_x[1]),
    .I2(ff_pos_x[0]) 
);
defparam n183_s2.INIT=8'h14;
  LUT4 n182_s2 (
    .F(n182_7),
    .I0(ff_pos_x[1]),
    .I1(ff_pos_x[0]),
    .I2(n184_8),
    .I3(ff_pos_x[2]) 
);
defparam n182_s2.INIT=16'h0708;
  LUT4 n181_s2 (
    .F(n181_7),
    .I0(ff_pos_x[0]),
    .I1(n181_8),
    .I2(n184_8),
    .I3(ff_pos_x[3]) 
);
defparam n181_s2.INIT=16'h0708;
  LUT3 n180_s2 (
    .F(n180_7),
    .I0(n184_8),
    .I1(ff_pos_x[4]),
    .I2(n180_10) 
);
defparam n180_s2.INIT=8'h14;
  LUT4 n179_s2 (
    .F(n179_7),
    .I0(ff_pos_x[4]),
    .I1(n180_10),
    .I2(n184_8),
    .I3(ff_pos_x[5]) 
);
defparam n179_s2.INIT=16'h0708;
  LUT3 n1826_s2 (
    .F(n1826_7),
    .I0(n1826_10),
    .I1(n2043_8),
    .I2(ff_pattern0[4]) 
);
defparam n1826_s2.INIT=8'h40;
  LUT3 n1825_s2 (
    .F(n1825_7),
    .I0(n1826_10),
    .I1(n2043_8),
    .I2(ff_pattern0[5]) 
);
defparam n1825_s2.INIT=8'h40;
  LUT3 n1824_s2 (
    .F(n1824_7),
    .I0(n1826_10),
    .I1(n2043_8),
    .I2(ff_pattern0[6]) 
);
defparam n1824_s2.INIT=8'h40;
  LUT3 n1823_s2 (
    .F(n1823_7),
    .I0(n1826_10),
    .I1(n2043_8),
    .I2(ff_pattern0[7]) 
);
defparam n1823_s2.INIT=8'h40;
  LUT4 n560_s1 (
    .F(n560_6),
    .I0(n1152_18),
    .I1(ff_next_vram2_3_10),
    .I2(n560_7),
    .I3(n560_8) 
);
defparam n560_s1.INIT=16'h0D00;
  LUT3 n139_s2 (
    .F(n139_7),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]),
    .I2(n140_9) 
);
defparam n139_s2.INIT=8'h60;
  LUT4 n138_s2 (
    .F(n138_7),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]),
    .I2(ff_phase[2]),
    .I3(n140_9) 
);
defparam n138_s2.INIT=16'h7800;
  LUT4 n258_s4 (
    .F(n258_9),
    .I0(n258_10),
    .I1(n1267_4),
    .I2(n358_10),
    .I3(n258_11) 
);
defparam n258_s4.INIT=16'h35FF;
  LUT4 w_screen_mode_3_s0 (
    .F(w_screen_mode_3_3),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[2]),
    .I2(reg_screen_mode[4]),
    .I3(reg_screen_mode[3]) 
);
defparam w_screen_mode_3_s0.INIT=16'h0100;
  LUT4 w_screen_mode_3_s1 (
    .F(w_screen_mode_3_4),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(reg_screen_mode[1]) 
);
defparam w_screen_mode_3_s1.INIT=16'h0100;
  LUT2 n2043_s2 (
    .F(n2043_5),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[1]) 
);
defparam n2043_s2.INIT=4'h8;
  LUT4 n1505_s2 (
    .F(n1505_5),
    .I0(n1497_30),
    .I1(reg_backdrop_color[3]),
    .I2(n1505_14),
    .I3(n1509_7) 
);
defparam n1505_s2.INIT=16'h00F8;
  LUT4 n1505_s3 (
    .F(n1505_6),
    .I0(n1505_8),
    .I1(ff_pattern1[7]),
    .I2(n1505_12),
    .I3(n1509_7) 
);
defparam n1505_s3.INIT=16'h5C00;
  LUT4 n1506_s2 (
    .F(n1506_5),
    .I0(w_next_0_4),
    .I1(reg_backdrop_color[6]),
    .I2(n1498_33),
    .I3(n1509_7) 
);
defparam n1506_s2.INIT=16'h00F8;
  LUT4 n1506_s3 (
    .F(n1506_6),
    .I0(n1506_7),
    .I1(ff_pattern1[6]),
    .I2(n1505_12),
    .I3(n1509_7) 
);
defparam n1506_s3.INIT=16'h5C00;
  LUT4 n1507_s2 (
    .F(n1507_5),
    .I0(n1497_30),
    .I1(reg_backdrop_color[1]),
    .I2(n1507_11),
    .I3(n1509_7) 
);
defparam n1507_s2.INIT=16'h00F8;
  LUT4 n1507_s3 (
    .F(n1507_6),
    .I0(n1507_8),
    .I1(ff_pattern1[5]),
    .I2(n1505_12),
    .I3(n1509_7) 
);
defparam n1507_s3.INIT=16'h5C00;
  LUT4 n1508_s2 (
    .F(n1508_5),
    .I0(n1497_30),
    .I1(reg_backdrop_color[0]),
    .I2(n1508_11),
    .I3(n1509_7) 
);
defparam n1508_s2.INIT=16'h00F8;
  LUT4 n1508_s3 (
    .F(n1508_6),
    .I0(n1508_8),
    .I1(ff_pattern1[4]),
    .I2(n1505_12),
    .I3(n1509_7) 
);
defparam n1508_s3.INIT=16'h5C00;
  LUT4 n1509_s3 (
    .F(n1509_6),
    .I0(n1509_8),
    .I1(n1509_9),
    .I2(ff_pattern1[3]),
    .I3(n1505_12) 
);
defparam n1509_s3.INIT=16'hEEF0;
  LUT2 n1509_s4 (
    .F(n1509_7),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active) 
);
defparam n1509_s4.INIT=4'h8;
  LUT4 n1510_s2 (
    .F(n1510_5),
    .I0(n1510_7),
    .I1(n1510_8),
    .I2(ff_pattern1[2]),
    .I3(n1505_12) 
);
defparam n1510_s2.INIT=16'hEEF0;
  LUT4 n1511_s2 (
    .F(n1511_5),
    .I0(n1511_6),
    .I1(n1511_7),
    .I2(ff_pattern1[1]),
    .I3(n1505_12) 
);
defparam n1511_s2.INIT=16'hEEF0;
  LUT4 n1512_s2 (
    .F(n1512_5),
    .I0(n1512_11),
    .I1(n1512_8),
    .I2(w_screen_mode[3]),
    .I3(n1505_12) 
);
defparam n1512_s2.INIT=16'h3A00;
  LUT4 n1513_s2 (
    .F(n1513_5),
    .I0(n1513_6),
    .I1(ff_pattern2[7]),
    .I2(n1505_12),
    .I3(n1509_7) 
);
defparam n1513_s2.INIT=16'h5C00;
  LUT4 n1514_s2 (
    .F(n1514_5),
    .I0(n1514_6),
    .I1(ff_pattern2[6]),
    .I2(n1505_12),
    .I3(n1509_7) 
);
defparam n1514_s2.INIT=16'h5C00;
  LUT4 n1515_s2 (
    .F(n1515_5),
    .I0(n1515_6),
    .I1(ff_pattern2[5]),
    .I2(n1505_12),
    .I3(n1509_7) 
);
defparam n1515_s2.INIT=16'h5C00;
  LUT4 n1516_s2 (
    .F(n1516_5),
    .I0(n1516_6),
    .I1(ff_pattern2[4]),
    .I2(n1505_12),
    .I3(n1509_7) 
);
defparam n1516_s2.INIT=16'h5C00;
  LUT4 n1517_s2 (
    .F(n1517_5),
    .I0(n1517_6),
    .I1(n1517_7),
    .I2(ff_pattern2[3]),
    .I3(n1505_12) 
);
defparam n1517_s2.INIT=16'hEEF0;
  LUT4 n1518_s2 (
    .F(n1518_5),
    .I0(n1518_6),
    .I1(n1518_7),
    .I2(ff_pattern2[2]),
    .I3(n1505_12) 
);
defparam n1518_s2.INIT=16'hEEF0;
  LUT4 n1519_s2 (
    .F(n1519_5),
    .I0(n1519_6),
    .I1(n1519_7),
    .I2(ff_pattern2[1]),
    .I3(n1505_12) 
);
defparam n1519_s2.INIT=16'hEEF0;
  LUT4 n1520_s2 (
    .F(n1520_5),
    .I0(n1520_10),
    .I1(n1520_8),
    .I2(w_screen_mode[3]),
    .I3(n1505_12) 
);
defparam n1520_s2.INIT=16'hCA00;
  LUT4 n1521_s2 (
    .F(n1521_5),
    .I0(n1521_8),
    .I1(ff_pattern3[7]),
    .I2(n1505_12),
    .I3(n1509_7) 
);
defparam n1521_s2.INIT=16'h5C00;
  LUT4 n1522_s2 (
    .F(n1522_5),
    .I0(n1522_6),
    .I1(ff_pattern3[6]),
    .I2(n1505_12),
    .I3(n1509_7) 
);
defparam n1522_s2.INIT=16'h5C00;
  LUT4 n1523_s2 (
    .F(n1523_5),
    .I0(n1523_6),
    .I1(ff_pattern3[5]),
    .I2(n1505_12),
    .I3(n1509_7) 
);
defparam n1523_s2.INIT=16'h5C00;
  LUT4 n1524_s2 (
    .F(n1524_5),
    .I0(n1524_9),
    .I1(ff_pattern3[4]),
    .I2(n1505_12),
    .I3(n1509_7) 
);
defparam n1524_s2.INIT=16'h5C00;
  LUT4 n1525_s3 (
    .F(n1525_6),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(n1525_7),
    .I3(n1505_12) 
);
defparam n1525_s3.INIT=16'hAC00;
  LUT4 n1526_s3 (
    .F(n1526_6),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(n1525_7),
    .I3(n1505_12) 
);
defparam n1526_s3.INIT=16'hAC00;
  LUT4 n1527_s3 (
    .F(n1527_6),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n1525_7),
    .I3(n1505_12) 
);
defparam n1527_s3.INIT=16'h3500;
  LUT4 n1528_s3 (
    .F(n1528_6),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n1525_7),
    .I3(n1505_12) 
);
defparam n1528_s3.INIT=16'h3500;
  LUT4 n1529_s2 (
    .F(n1529_5),
    .I0(n1529_6),
    .I1(ff_pattern4[7]),
    .I2(n1505_12),
    .I3(n1509_7) 
);
defparam n1529_s2.INIT=16'h5C00;
  LUT4 n1530_s2 (
    .F(n1530_5),
    .I0(n1530_6),
    .I1(ff_pattern4[6]),
    .I2(n1505_12),
    .I3(n1509_7) 
);
defparam n1530_s2.INIT=16'h5C00;
  LUT4 n1531_s2 (
    .F(n1531_5),
    .I0(n1531_6),
    .I1(ff_pattern4[5]),
    .I2(n1505_12),
    .I3(n1509_7) 
);
defparam n1531_s2.INIT=16'h5C00;
  LUT4 n1532_s2 (
    .F(n1532_5),
    .I0(n1532_6),
    .I1(ff_pattern4[4]),
    .I2(n1505_12),
    .I3(n1509_7) 
);
defparam n1532_s2.INIT=16'h5C00;
  LUT4 n1533_s2 (
    .F(n1533_5),
    .I0(n1533_6),
    .I1(n1533_7),
    .I2(ff_pattern4[3]),
    .I3(n1505_12) 
);
defparam n1533_s2.INIT=16'hEEF0;
  LUT4 n1534_s2 (
    .F(n1534_5),
    .I0(n1534_6),
    .I1(n1534_7),
    .I2(ff_pattern4[2]),
    .I3(n1505_12) 
);
defparam n1534_s2.INIT=16'hEEF0;
  LUT4 n1535_s2 (
    .F(n1535_5),
    .I0(n1535_6),
    .I1(n1535_7),
    .I2(ff_pattern4[1]),
    .I3(n1505_12) 
);
defparam n1535_s2.INIT=16'hEEF0;
  LUT3 n1536_s2 (
    .F(n1536_5),
    .I0(n1536_7),
    .I1(n1505_12),
    .I2(n1536_8) 
);
defparam n1536_s2.INIT=8'h40;
  LUT4 n1537_s2 (
    .F(n1537_5),
    .I0(n1537_6),
    .I1(ff_pattern5[7]),
    .I2(n1505_12),
    .I3(n1509_7) 
);
defparam n1537_s2.INIT=16'h5C00;
  LUT4 n1538_s2 (
    .F(n1538_5),
    .I0(n1538_6),
    .I1(ff_pattern5[6]),
    .I2(n1505_12),
    .I3(n1509_7) 
);
defparam n1538_s2.INIT=16'h5C00;
  LUT4 n1539_s2 (
    .F(n1539_5),
    .I0(n1539_6),
    .I1(ff_pattern5[5]),
    .I2(n1505_12),
    .I3(n1509_7) 
);
defparam n1539_s2.INIT=16'h5C00;
  LUT4 n1540_s2 (
    .F(n1540_5),
    .I0(n1540_6),
    .I1(ff_pattern5[4]),
    .I2(n1505_12),
    .I3(n1509_7) 
);
defparam n1540_s2.INIT=16'h5C00;
  LUT4 n1541_s2 (
    .F(n1541_5),
    .I0(ff_next_vram4_3_11),
    .I1(n1541_8),
    .I2(n1541_12),
    .I3(n1501_29) 
);
defparam n1541_s2.INIT=16'h0700;
  LUT4 n1541_s3 (
    .F(n1541_6),
    .I0(n1541_10),
    .I1(ff_next_vram2[3]),
    .I2(w_address_s_pre_17_6),
    .I3(w_screen_mode[3]) 
);
defparam n1541_s3.INIT=16'h5C00;
  LUT4 n1541_s4 (
    .F(n1541_7),
    .I0(n1505_12),
    .I1(ff_pattern5[3]),
    .I2(n1509_12),
    .I3(n1509_7) 
);
defparam n1541_s4.INIT=16'hEEF0;
  LUT4 n1542_s2 (
    .F(n1542_5),
    .I0(n1542_6),
    .I1(n1542_7),
    .I2(ff_pattern5[2]),
    .I3(n1505_12) 
);
defparam n1542_s2.INIT=16'hBBF0;
  LUT3 n1543_s2 (
    .F(n1543_5),
    .I0(n1543_6),
    .I1(ff_pattern5[1]),
    .I2(n1505_12) 
);
defparam n1543_s2.INIT=8'h5C;
  LUT3 n1544_s2 (
    .F(n1544_5),
    .I0(n1544_6),
    .I1(ff_pattern5[0]),
    .I2(n1505_12) 
);
defparam n1544_s2.INIT=8'h5C;
  LUT4 n1545_s2 (
    .F(n1545_5),
    .I0(n1545_6),
    .I1(ff_pattern6[7]),
    .I2(n1505_12),
    .I3(n1509_7) 
);
defparam n1545_s2.INIT=16'h5C00;
  LUT4 n1546_s2 (
    .F(n1546_5),
    .I0(n1546_6),
    .I1(ff_pattern6[6]),
    .I2(n1505_12),
    .I3(n1509_7) 
);
defparam n1546_s2.INIT=16'h5C00;
  LUT4 n1547_s2 (
    .F(n1547_5),
    .I0(n1547_6),
    .I1(ff_pattern6[5]),
    .I2(n1505_12),
    .I3(n1509_7) 
);
defparam n1547_s2.INIT=16'h5C00;
  LUT4 n1548_s2 (
    .F(n1548_5),
    .I0(n1548_6),
    .I1(ff_pattern6[4]),
    .I2(n1505_12),
    .I3(n1509_7) 
);
defparam n1548_s2.INIT=16'h5C00;
  LUT4 n1549_s2 (
    .F(n1549_5),
    .I0(n1549_6),
    .I1(n1549_7),
    .I2(ff_pattern6[3]),
    .I3(n1505_12) 
);
defparam n1549_s2.INIT=16'hEEF0;
  LUT4 n1550_s2 (
    .F(n1550_5),
    .I0(n1550_6),
    .I1(n1550_7),
    .I2(ff_pattern6[2]),
    .I3(n1505_12) 
);
defparam n1550_s2.INIT=16'hEEF0;
  LUT3 n1551_s2 (
    .F(n1551_5),
    .I0(n1551_6),
    .I1(ff_pattern6[1]),
    .I2(n1505_12) 
);
defparam n1551_s2.INIT=8'h5C;
  LUT3 n1552_s2 (
    .F(n1552_5),
    .I0(n1552_6),
    .I1(ff_pattern6[0]),
    .I2(n1505_12) 
);
defparam n1552_s2.INIT=8'h5C;
  LUT4 n1553_s2 (
    .F(n1553_5),
    .I0(n1553_6),
    .I1(ff_pattern7[7]),
    .I2(n1505_12),
    .I3(n1509_7) 
);
defparam n1553_s2.INIT=16'h5C00;
  LUT4 n1554_s2 (
    .F(n1554_5),
    .I0(n1498_33),
    .I1(n1554_10),
    .I2(ff_pattern7[6]),
    .I3(n1505_12) 
);
defparam n1554_s2.INIT=16'hEEF0;
  LUT4 n1555_s2 (
    .F(n1555_5),
    .I0(n1555_6),
    .I1(ff_pattern7[5]),
    .I2(n1505_12),
    .I3(n1509_7) 
);
defparam n1555_s2.INIT=16'h5C00;
  LUT4 n1556_s2 (
    .F(n1556_5),
    .I0(n1556_6),
    .I1(ff_pattern7[4]),
    .I2(n1505_12),
    .I3(n1509_7) 
);
defparam n1556_s2.INIT=16'h5C00;
  LUT4 n1557_s2 (
    .F(n1557_5),
    .I0(n1501_24),
    .I1(n1557_6),
    .I2(ff_pattern7[3]),
    .I3(n1505_12) 
);
defparam n1557_s2.INIT=16'hEEF0;
  LUT4 n1558_s2 (
    .F(n1558_5),
    .I0(n1558_6),
    .I1(n1558_7),
    .I2(ff_pattern7[2]),
    .I3(n1505_12) 
);
defparam n1558_s2.INIT=16'hBBF0;
  LUT4 n1559_s2 (
    .F(n1559_5),
    .I0(n1559_6),
    .I1(n1503_24),
    .I2(ff_pattern7[1]),
    .I3(n1505_12) 
);
defparam n1559_s2.INIT=16'hEEF0;
  LUT4 n1560_s2 (
    .F(n1560_5),
    .I0(n1560_6),
    .I1(n1504_24),
    .I2(ff_pattern7[0]),
    .I3(n1505_12) 
);
defparam n1560_s2.INIT=16'hEEF0;
  LUT3 n1778_s1 (
    .F(n1778_4),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_screen_pos_x_Z[5]),
    .I2(w_screen_pos_x_Z[6]) 
);
defparam n1778_s1.INIT=8'h80;
  LUT4 n854_s23 (
    .F(n854_31),
    .I0(w_screen_mode_vram_rdata[23]),
    .I1(n854_40),
    .I2(n854_38),
    .I3(w_screen_mode_vram_rdata[7]) 
);
defparam n854_s23.INIT=16'h7077;
  LUT4 n855_s22 (
    .F(n855_30),
    .I0(w_screen_mode_vram_rdata[22]),
    .I1(n854_40),
    .I2(n854_38),
    .I3(w_screen_mode_vram_rdata[6]) 
);
defparam n855_s22.INIT=16'h7077;
  LUT4 n856_s22 (
    .F(n856_30),
    .I0(w_screen_mode_vram_rdata[21]),
    .I1(n854_40),
    .I2(n854_38),
    .I3(w_screen_mode_vram_rdata[5]) 
);
defparam n856_s22.INIT=16'h7077;
  LUT4 n857_s22 (
    .F(n857_30),
    .I0(w_screen_mode_vram_rdata[20]),
    .I1(n854_40),
    .I2(n854_38),
    .I3(w_screen_mode_vram_rdata[4]) 
);
defparam n857_s22.INIT=16'h7077;
  LUT4 n858_s20 (
    .F(n858_24),
    .I0(n854_38),
    .I1(w_screen_mode_vram_rdata[3]),
    .I2(w_screen_mode_vram_rdata[7]),
    .I3(w_address_s_pre_17_5) 
);
defparam n858_s20.INIT=16'hE0EE;
  LUT4 n859_s20 (
    .F(n859_24),
    .I0(n854_38),
    .I1(w_screen_mode_vram_rdata[2]),
    .I2(w_screen_mode_vram_rdata[6]),
    .I3(w_address_s_pre_17_5) 
);
defparam n859_s20.INIT=16'hE0EE;
  LUT4 n860_s20 (
    .F(n860_24),
    .I0(w_screen_mode_vram_rdata[17]),
    .I1(n854_40),
    .I2(w_screen_mode_vram_rdata[1]),
    .I3(n854_38) 
);
defparam n860_s20.INIT=16'hBBB0;
  LUT4 n861_s20 (
    .F(n861_24),
    .I0(w_screen_mode_vram_rdata[16]),
    .I1(n854_40),
    .I2(w_screen_mode_vram_rdata[0]),
    .I3(n854_38) 
);
defparam n861_s20.INIT=16'hBBB0;
  LUT4 n862_s25 (
    .F(n862_31),
    .I0(w_address_s_pre_17_7),
    .I1(w_address_s_pre_17_6),
    .I2(w_screen_mode[3]),
    .I3(w_address_s_pre_17_8) 
);
defparam n862_s25.INIT=16'h0D00;
  LUT2 n862_s26 (
    .F(n862_32),
    .I0(w_screen_mode_vram_rdata[23]),
    .I1(n566_31) 
);
defparam n862_s26.INIT=4'h8;
  LUT4 n862_s27 (
    .F(n862_33),
    .I0(w_screen_mode_vram_rdata[15]),
    .I1(w_screen_mode_vram_rdata[31]),
    .I2(w_screen_mode_vram_address[1]),
    .I3(w_screen_mode[3]) 
);
defparam n862_s27.INIT=16'hCA00;
  LUT2 n863_s24 (
    .F(n863_30),
    .I0(w_screen_mode_vram_rdata[22]),
    .I1(n566_31) 
);
defparam n863_s24.INIT=4'h8;
  LUT4 n863_s25 (
    .F(n863_31),
    .I0(w_screen_mode_vram_rdata[14]),
    .I1(w_screen_mode_vram_rdata[30]),
    .I2(w_screen_mode_vram_address[1]),
    .I3(w_screen_mode[3]) 
);
defparam n863_s25.INIT=16'hCA00;
  LUT2 n864_s24 (
    .F(n864_30),
    .I0(w_screen_mode_vram_rdata[21]),
    .I1(n566_31) 
);
defparam n864_s24.INIT=4'h8;
  LUT4 n864_s25 (
    .F(n864_31),
    .I0(w_screen_mode_vram_rdata[13]),
    .I1(w_screen_mode_vram_rdata[29]),
    .I2(w_screen_mode_vram_address[1]),
    .I3(w_screen_mode[3]) 
);
defparam n864_s25.INIT=16'hCA00;
  LUT2 n865_s24 (
    .F(n865_30),
    .I0(w_screen_mode_vram_rdata[20]),
    .I1(n566_31) 
);
defparam n865_s24.INIT=4'h8;
  LUT4 n865_s25 (
    .F(n865_31),
    .I0(w_screen_mode_vram_rdata[12]),
    .I1(w_screen_mode_vram_rdata[28]),
    .I2(w_screen_mode_vram_address[1]),
    .I3(w_screen_mode[3]) 
);
defparam n865_s25.INIT=16'hCA00;
  LUT3 n878_s20 (
    .F(n878_26),
    .I0(w_address_s_pre_17_7),
    .I1(w_address_s_pre_17_6),
    .I2(w_address_s_pre_17_8) 
);
defparam n878_s20.INIT=8'hD0;
  LUT4 n1124_s14 (
    .F(n1124_18),
    .I0(n878_26),
    .I1(n830_9),
    .I2(n1124_31),
    .I3(n1124_27) 
);
defparam n1124_s14.INIT=16'h0700;
  LUT3 n1124_s15 (
    .F(n1124_19),
    .I0(n878_26),
    .I1(ff_next_vram2[7]),
    .I2(n1124_29) 
);
defparam n1124_s15.INIT=8'h70;
  LUT4 n1124_s16 (
    .F(n1124_20),
    .I0(reg_text_back_color[7]),
    .I1(reg_backdrop_color[7]),
    .I2(n1124_24),
    .I3(ff_phase[2]) 
);
defparam n1124_s16.INIT=16'h5300;
  LUT4 n1125_s13 (
    .F(n1125_17),
    .I0(ff_next_vram2[6]),
    .I1(n878_26),
    .I2(w_screen_mode_vram_rdata[14]),
    .I3(n566_31) 
);
defparam n1125_s13.INIT=16'h0777;
  LUT2 n1125_s14 (
    .F(n1125_18),
    .I0(ff_phase[1]),
    .I1(ff_phase[2]) 
);
defparam n1125_s14.INIT=4'h1;
  LUT4 n1125_s15 (
    .F(n1125_19),
    .I0(n878_26),
    .I1(n831_9),
    .I2(n1125_21),
    .I3(n1125_22) 
);
defparam n1125_s15.INIT=16'h8F00;
  LUT4 n1125_s16 (
    .F(n1125_20),
    .I0(reg_text_back_color[6]),
    .I1(reg_backdrop_color[6]),
    .I2(n1124_24),
    .I3(ff_phase[2]) 
);
defparam n1125_s16.INIT=16'hAC00;
  LUT4 n1126_s13 (
    .F(n1126_17),
    .I0(ff_next_vram2[5]),
    .I1(n878_26),
    .I2(w_screen_mode_vram_rdata[13]),
    .I3(n566_31) 
);
defparam n1126_s13.INIT=16'h0777;
  LUT4 n1126_s14 (
    .F(n1126_18),
    .I0(n878_26),
    .I1(n832_9),
    .I2(n1126_20),
    .I3(n1125_22) 
);
defparam n1126_s14.INIT=16'h8F00;
  LUT4 n1126_s15 (
    .F(n1126_19),
    .I0(reg_text_back_color[5]),
    .I1(reg_backdrop_color[5]),
    .I2(n1124_24),
    .I3(ff_phase[2]) 
);
defparam n1126_s15.INIT=16'hAC00;
  LUT3 n1127_s13 (
    .F(n1127_17),
    .I0(n878_26),
    .I1(ff_next_vram2[4]),
    .I2(n1127_26) 
);
defparam n1127_s13.INIT=8'h70;
  LUT4 n1127_s14 (
    .F(n1127_18),
    .I0(n878_26),
    .I1(n833_9),
    .I2(n1127_28),
    .I3(n1127_24) 
);
defparam n1127_s14.INIT=16'h0700;
  LUT4 n1127_s15 (
    .F(n1127_19),
    .I0(reg_text_back_color[4]),
    .I1(reg_backdrop_color[4]),
    .I2(n1124_24),
    .I3(ff_phase[2]) 
);
defparam n1127_s15.INIT=16'h5300;
  LUT3 n1128_s16 (
    .F(n1128_20),
    .I0(n1128_22),
    .I1(n1128_23),
    .I2(ff_phase[2]) 
);
defparam n1128_s16.INIT=8'hCA;
  LUT4 n1129_s16 (
    .F(n1129_20),
    .I0(n1129_22),
    .I1(ff_phase[1]),
    .I2(n1129_23),
    .I3(ff_phase[2]) 
);
defparam n1129_s16.INIT=16'h0FDD;
  LUT4 n1130_s15 (
    .F(n1130_19),
    .I0(n836_9),
    .I1(n878_26),
    .I2(n1130_22),
    .I3(ff_phase[1]) 
);
defparam n1130_s15.INIT=16'h8F00;
  LUT4 n1130_s16 (
    .F(n1130_20),
    .I0(w_screen_mode_vram_rdata[9]),
    .I1(w_screen_mode_vram_rdata[13]),
    .I2(ff_phase[1]),
    .I3(n566_31) 
);
defparam n1130_s16.INIT=16'h0A0C;
  LUT3 n1130_s17 (
    .F(n1130_21),
    .I0(reg_text_back_color[1]),
    .I1(reg_backdrop_color[1]),
    .I2(n1124_24) 
);
defparam n1130_s17.INIT=8'h53;
  LUT4 n1131_s16 (
    .F(n1131_20),
    .I0(n1131_22),
    .I1(ff_phase[1]),
    .I2(n1131_23),
    .I3(ff_phase[2]) 
);
defparam n1131_s16.INIT=16'h0FDD;
  LUT4 n1132_s14 (
    .F(n1132_18),
    .I0(ff_next_vram3[7]),
    .I1(n878_26),
    .I2(w_screen_mode_vram_rdata[15]),
    .I3(ff_phase[1]) 
);
defparam n1132_s14.INIT=16'h0F77;
  LUT3 n1132_s15 (
    .F(n1132_19),
    .I0(reg_text_back_color[7]),
    .I1(reg_backdrop_color[7]),
    .I2(n1132_20) 
);
defparam n1132_s15.INIT=8'h53;
  LUT4 n1133_s14 (
    .F(n1133_18),
    .I0(ff_next_vram3[6]),
    .I1(n878_26),
    .I2(w_screen_mode_vram_rdata[14]),
    .I3(ff_phase[1]) 
);
defparam n1133_s14.INIT=16'h0F77;
  LUT3 n1133_s15 (
    .F(n1133_19),
    .I0(reg_text_back_color[6]),
    .I1(reg_backdrop_color[6]),
    .I2(n1132_20) 
);
defparam n1133_s15.INIT=8'h53;
  LUT4 n1134_s14 (
    .F(n1134_18),
    .I0(ff_next_vram3[5]),
    .I1(n878_26),
    .I2(w_screen_mode_vram_rdata[13]),
    .I3(ff_phase[1]) 
);
defparam n1134_s14.INIT=16'h0F77;
  LUT3 n1134_s15 (
    .F(n1134_19),
    .I0(reg_text_back_color[5]),
    .I1(reg_backdrop_color[5]),
    .I2(n1132_20) 
);
defparam n1134_s15.INIT=8'h53;
  LUT4 n1135_s14 (
    .F(n1135_18),
    .I0(ff_next_vram3[4]),
    .I1(n878_26),
    .I2(w_screen_mode_vram_rdata[12]),
    .I3(ff_phase[1]) 
);
defparam n1135_s14.INIT=16'h0F77;
  LUT3 n1135_s15 (
    .F(n1135_19),
    .I0(reg_text_back_color[4]),
    .I1(reg_backdrop_color[4]),
    .I2(n1132_20) 
);
defparam n1135_s15.INIT=8'h53;
  LUT3 n1136_s15 (
    .F(n1136_19),
    .I0(reg_text_back_color[3]),
    .I1(reg_backdrop_color[3]),
    .I2(n1132_20) 
);
defparam n1136_s15.INIT=8'hAC;
  LUT3 n1137_s14 (
    .F(n1137_18),
    .I0(reg_text_back_color[2]),
    .I1(reg_backdrop_color[2]),
    .I2(n1132_20) 
);
defparam n1137_s14.INIT=8'hAC;
  LUT3 n1138_s14 (
    .F(n1138_18),
    .I0(reg_text_back_color[1]),
    .I1(reg_backdrop_color[1]),
    .I2(n1132_20) 
);
defparam n1138_s14.INIT=8'hAC;
  LUT3 n1139_s14 (
    .F(n1139_18),
    .I0(reg_text_back_color[0]),
    .I1(reg_backdrop_color[0]),
    .I2(n1132_20) 
);
defparam n1139_s14.INIT=8'hAC;
  LUT4 n1140_s10 (
    .F(n1140_14),
    .I0(n1497_30),
    .I1(n566_31),
    .I2(n878_26),
    .I3(ff_phase[1]) 
);
defparam n1140_s10.INIT=16'hEE0F;
  LUT4 n1144_s10 (
    .F(n1144_14),
    .I0(n566_31),
    .I1(ff_next_vram5[3]),
    .I2(n834_9),
    .I3(n1497_30) 
);
defparam n1144_s10.INIT=16'h0FBB;
  LUT4 n1145_s10 (
    .F(n1145_14),
    .I0(n566_31),
    .I1(ff_next_vram5[2]),
    .I2(n835_9),
    .I3(n1497_30) 
);
defparam n1145_s10.INIT=16'h0FBB;
  LUT4 n1146_s10 (
    .F(n1146_14),
    .I0(n566_31),
    .I1(ff_next_vram5[1]),
    .I2(n836_9),
    .I3(n1497_30) 
);
defparam n1146_s10.INIT=16'h0FBB;
  LUT4 n1147_s10 (
    .F(n1147_14),
    .I0(n566_31),
    .I1(ff_next_vram5[0]),
    .I2(n837_9),
    .I3(n1497_30) 
);
defparam n1147_s10.INIT=16'h0FBB;
  LUT4 n1148_s11 (
    .F(n1148_15),
    .I0(ff_next_vram1[7]),
    .I1(n878_26),
    .I2(n830_9),
    .I3(ff_phase[0]) 
);
defparam n1148_s11.INIT=16'h0F77;
  LUT4 n1149_s11 (
    .F(n1149_15),
    .I0(ff_next_vram1[6]),
    .I1(n878_26),
    .I2(n831_9),
    .I3(ff_phase[0]) 
);
defparam n1149_s11.INIT=16'h0F77;
  LUT4 n1150_s11 (
    .F(n1150_15),
    .I0(ff_next_vram1[5]),
    .I1(n878_26),
    .I2(n832_9),
    .I3(ff_phase[0]) 
);
defparam n1150_s11.INIT=16'h0F77;
  LUT4 n1151_s11 (
    .F(n1151_15),
    .I0(ff_next_vram1[4]),
    .I1(n878_26),
    .I2(n833_9),
    .I3(ff_phase[0]) 
);
defparam n1151_s11.INIT=16'h0F77;
  LUT2 n1152_s14 (
    .F(n1152_18),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]) 
);
defparam n1152_s14.INIT=4'h4;
  LUT2 n1497_s22 (
    .F(n1497_30),
    .I0(reg_screen_mode[0]),
    .I1(w_screen_mode_3_3) 
);
defparam n1497_s22.INIT=4'h8;
  LUT4 n1497_s23 (
    .F(n1497_31),
    .I0(n1497_37),
    .I1(ff_next_vram7[7]),
    .I2(reg_backdrop_color[7]),
    .I3(n1497_35) 
);
defparam n1497_s23.INIT=16'h0777;
  LUT4 n1498_s23 (
    .F(n1498_31),
    .I0(n1497_37),
    .I1(ff_next_vram7[6]),
    .I2(reg_backdrop_color[6]),
    .I3(n1497_35) 
);
defparam n1498_s23.INIT=16'h0777;
  LUT4 n1499_s22 (
    .F(n1499_30),
    .I0(n1497_37),
    .I1(ff_next_vram7[5]),
    .I2(reg_backdrop_color[5]),
    .I3(n1497_35) 
);
defparam n1499_s22.INIT=16'h0777;
  LUT4 n1500_s22 (
    .F(n1500_30),
    .I0(n1497_37),
    .I1(ff_next_vram7[4]),
    .I2(reg_backdrop_color[4]),
    .I3(n1497_35) 
);
defparam n1500_s22.INIT=16'h0777;
  LUT4 n1501_s20 (
    .F(n1501_24),
    .I0(n1509_12),
    .I1(ff_next_vram2[3]),
    .I2(w_address_s_pre_17_6),
    .I3(w_screen_mode[3]) 
);
defparam n1501_s20.INIT=16'hAC00;
  LUT4 n1501_s21 (
    .F(n1501_25),
    .I0(w_screen_mode[3]),
    .I1(n1501_27),
    .I2(ff_next_vram7[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1501_s21.INIT=16'hBB0F;
  LUT2 n1502_s20 (
    .F(n1502_24),
    .I0(reg_screen_mode[2]),
    .I1(n2043_6) 
);
defparam n1502_s20.INIT=4'h4;
  LUT4 n1502_s21 (
    .F(n1502_25),
    .I0(ff_next_vram2_3_10),
    .I1(ff_next_vram7[2]),
    .I2(n1502_26),
    .I3(n1558_7) 
);
defparam n1502_s21.INIT=16'h0B00;
  LUT3 n1503_s20 (
    .F(n1503_24),
    .I0(w_address_s_pre_17_6),
    .I1(reg_backdrop_color[1]),
    .I2(n1503_29) 
);
defparam n1503_s20.INIT=8'h0D;
  LUT4 n1503_s21 (
    .F(n1503_25),
    .I0(n1503_27),
    .I1(ff_next_vram7[1]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1503_s21.INIT=16'h0A0C;
  LUT3 n1504_s20 (
    .F(n1504_24),
    .I0(w_address_s_pre_17_6),
    .I1(reg_backdrop_color[0]),
    .I2(n1504_29) 
);
defparam n1504_s20.INIT=8'h0D;
  LUT4 n1504_s21 (
    .F(n1504_25),
    .I0(n1504_27),
    .I1(ff_next_vram7[0]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1504_s21.INIT=16'h0A0C;
  LUT4 ff_pos_x_5_s4 (
    .F(ff_pos_x_5_9),
    .I0(ff_pos_x_5_10),
    .I1(ff_pos_x_5_11),
    .I2(ff_pos_x_5_12),
    .I3(n1505_12) 
);
defparam ff_pos_x_5_s4.INIT=16'h007F;
  LUT4 ff_screen_h_in_active_s5 (
    .F(ff_screen_h_in_active_10),
    .I0(n358_10),
    .I1(ff_pos_x_5_10),
    .I2(ff_screen_h_in_active_12),
    .I3(ff_screen_h_in_active_13) 
);
defparam ff_screen_h_in_active_s5.INIT=16'h8000;
  LUT4 n751_s8 (
    .F(n751_12),
    .I0(n862_31),
    .I1(n758_13),
    .I2(reg_color_table_base[17]),
    .I3(n751_15) 
);
defparam n751_s8.INIT=16'h7F00;
  LUT4 n752_s7 (
    .F(n752_11),
    .I0(n862_31),
    .I1(n758_13),
    .I2(reg_color_table_base[16]),
    .I3(n752_12) 
);
defparam n752_s7.INIT=16'h7F00;
  LUT4 n753_s7 (
    .F(n753_11),
    .I0(n862_31),
    .I1(reg_color_table_base[15]),
    .I2(n753_17),
    .I3(n758_13) 
);
defparam n753_s7.INIT=16'hF800;
  LUT3 n753_s8 (
    .F(n753_12),
    .I0(n753_14),
    .I1(ff_next_vram0_7_9),
    .I2(n753_15) 
);
defparam n753_s8.INIT=8'h0B;
  LUT4 n754_s7 (
    .F(n754_11),
    .I0(n754_23),
    .I1(n754_13),
    .I2(n754_14),
    .I3(n754_15) 
);
defparam n754_s7.INIT=16'h000D;
  LUT3 n755_s7 (
    .F(n755_11),
    .I0(n755_13),
    .I1(ff_next_vram0_7_9),
    .I2(reg_pattern_name_table_base[13]) 
);
defparam n755_s7.INIT=8'h40;
  LUT4 n755_s8 (
    .F(n755_12),
    .I0(n862_31),
    .I1(n758_13),
    .I2(reg_color_table_base[13]),
    .I3(n755_14) 
);
defparam n755_s8.INIT=16'h7F00;
  LUT4 n756_s7 (
    .F(n756_11),
    .I0(n756_14),
    .I1(n756_15),
    .I2(n756_22),
    .I3(n751_14) 
);
defparam n756_s7.INIT=16'h4F00;
  LUT4 n756_s8 (
    .F(n756_12),
    .I0(n756_17),
    .I1(n756_14),
    .I2(reg_color_table_base[12]),
    .I3(n758_13) 
);
defparam n756_s8.INIT=16'hE000;
  LUT4 n756_s9 (
    .F(n756_13),
    .I0(n756_24),
    .I1(ff_next_vram0_7_9),
    .I2(reg_pattern_name_table_base[12]),
    .I3(n756_19) 
);
defparam n756_s9.INIT=16'hBF00;
  LUT4 n757_s7 (
    .F(n757_11),
    .I0(n1497_30),
    .I1(reg_color_table_base[12]),
    .I2(n757_14),
    .I3(n758_13) 
);
defparam n757_s7.INIT=16'hF800;
  LUT4 n757_s8 (
    .F(n757_12),
    .I0(n757_23),
    .I1(n756_22),
    .I2(n757_16),
    .I3(reg_pattern_generator_table_base[11]) 
);
defparam n757_s8.INIT=16'h0E00;
  LUT4 n757_s9 (
    .F(n757_13),
    .I0(n757_25),
    .I1(reg_pattern_generator_table_base[11]),
    .I2(n757_18),
    .I3(n757_19) 
);
defparam n757_s9.INIT=16'h0007;
  LUT4 n758_s7 (
    .F(n758_11),
    .I0(reg_color_table_base[10]),
    .I1(n758_15),
    .I2(w_screen_mode_3_4),
    .I3(ff_next_vram0[7]) 
);
defparam n758_s7.INIT=16'hF800;
  LUT4 n758_s8 (
    .F(n758_12),
    .I0(reg_color_table_base[10]),
    .I1(n756_17),
    .I2(reg_color_table_base[11]),
    .I3(n1497_30) 
);
defparam n758_s8.INIT=16'h0777;
  LUT3 n758_s9 (
    .F(n758_13),
    .I0(ff_phase[2]),
    .I1(ff_phase[1]),
    .I2(ff_phase[0]) 
);
defparam n758_s9.INIT=8'h40;
  LUT4 n758_s10 (
    .F(n758_14),
    .I0(n751_13),
    .I1(ff_next_vram0[7]),
    .I2(n758_16),
    .I3(n758_17) 
);
defparam n758_s10.INIT=16'h0700;
  LUT4 n759_s7 (
    .F(n759_11),
    .I0(n759_14),
    .I1(n759_15),
    .I2(reg_color_table_base[10]),
    .I3(n1497_30) 
);
defparam n759_s7.INIT=16'h0EEE;
  LUT3 n759_s8 (
    .F(n759_12),
    .I0(n759_16),
    .I1(n759_17),
    .I2(ff_next_vram0_7_9) 
);
defparam n759_s8.INIT=8'h70;
  LUT3 n759_s9 (
    .F(n759_13),
    .I0(n751_13),
    .I1(ff_next_vram0[6]),
    .I2(n759_18) 
);
defparam n759_s9.INIT=8'h70;
  LUT4 n760_s7 (
    .F(n760_11),
    .I0(n760_14),
    .I1(n760_15),
    .I2(reg_color_table_base[9]),
    .I3(n1497_30) 
);
defparam n760_s7.INIT=16'h0EEE;
  LUT4 n760_s8 (
    .F(n760_12),
    .I0(w_address_s_pre_17_5),
    .I1(w_pixel_pos_y_Z[1]),
    .I2(n760_16),
    .I3(ff_next_vram0_7_9) 
);
defparam n760_s8.INIT=16'h8F00;
  LUT3 n760_s9 (
    .F(n760_13),
    .I0(n751_13),
    .I1(ff_next_vram0[5]),
    .I2(n760_17) 
);
defparam n760_s9.INIT=8'h70;
  LUT4 n761_s7 (
    .F(n761_11),
    .I0(n756_17),
    .I1(ff_next_vram0[4]),
    .I2(n761_14),
    .I3(n761_23) 
);
defparam n761_s7.INIT=16'h00F1;
  LUT4 n761_s8 (
    .F(n761_12),
    .I0(w_address_s_pre_17_5),
    .I1(w_pixel_pos_y_Z[0]),
    .I2(n761_16),
    .I3(ff_next_vram0_7_9) 
);
defparam n761_s8.INIT=16'h8F00;
  LUT3 n761_s9 (
    .F(n761_13),
    .I0(n751_13),
    .I1(ff_next_vram0[4]),
    .I2(n761_17) 
);
defparam n761_s9.INIT=8'h70;
  LUT4 n762_s7 (
    .F(n762_11),
    .I0(n756_17),
    .I1(ff_next_vram0[3]),
    .I2(n762_14),
    .I3(n762_22) 
);
defparam n762_s7.INIT=16'h00F1;
  LUT4 n762_s8 (
    .F(n762_12),
    .I0(n762_16),
    .I1(n762_17),
    .I2(n762_18),
    .I3(ff_next_vram0_7_9) 
);
defparam n762_s8.INIT=16'hFE00;
  LUT3 n762_s9 (
    .F(n762_13),
    .I0(n751_13),
    .I1(ff_next_vram0[3]),
    .I2(n762_19) 
);
defparam n762_s9.INIT=8'h70;
  LUT4 n763_s7 (
    .F(n763_11),
    .I0(n763_23),
    .I1(n758_13),
    .I2(w_address_s_pre_17_8),
    .I3(n751_13) 
);
defparam n763_s7.INIT=16'h007F;
  LUT4 n763_s8 (
    .F(n763_12),
    .I0(n763_14),
    .I1(n763_15),
    .I2(n763_16),
    .I3(w_address_s_pre_17_8) 
);
defparam n763_s8.INIT=16'h30B0;
  LUT4 n764_s7 (
    .F(n764_11),
    .I0(w_address_s_pre_17_5),
    .I1(w_pos_x[5]),
    .I2(n764_13),
    .I3(ff_next_vram0_7_9) 
);
defparam n764_s7.INIT=16'h8F00;
  LUT2 n764_s8 (
    .F(n764_12),
    .I0(n764_14),
    .I1(n764_15) 
);
defparam n764_s8.INIT=4'h4;
  LUT4 n765_s7 (
    .F(n765_11),
    .I0(w_address_s_pre_17_5),
    .I1(w_pos_x[4]),
    .I2(n765_13),
    .I3(ff_next_vram0_7_9) 
);
defparam n765_s7.INIT=16'h8F00;
  LUT2 n765_s8 (
    .F(n765_12),
    .I0(n765_14),
    .I1(n765_15) 
);
defparam n765_s8.INIT=4'h4;
  LUT4 n766_s7 (
    .F(n766_11),
    .I0(n758_15),
    .I1(n758_13),
    .I2(n766_14),
    .I3(n751_13) 
);
defparam n766_s7.INIT=16'h0007;
  LUT4 n766_s8 (
    .F(n766_12),
    .I0(n756_17),
    .I1(ff_next_vram0[5]),
    .I2(n762_16),
    .I3(n758_13) 
);
defparam n766_s8.INIT=16'hF800;
  LUT4 n766_s9 (
    .F(n766_13),
    .I0(n854_32),
    .I1(w_pos_x[5]),
    .I2(n766_15),
    .I3(ff_next_vram0_7_9) 
);
defparam n766_s9.INIT=16'h8F00;
  LUT4 n767_s7 (
    .F(n767_11),
    .I0(n767_13),
    .I1(n767_14),
    .I2(w_screen_mode[3]),
    .I3(n767_15) 
);
defparam n767_s7.INIT=16'hC500;
  LUT4 n767_s8 (
    .F(n767_12),
    .I0(n756_17),
    .I1(ff_next_vram0[4]),
    .I2(n767_16),
    .I3(n758_13) 
);
defparam n767_s8.INIT=16'hF800;
  LUT4 n768_s7 (
    .F(n768_11),
    .I0(n756_17),
    .I1(ff_next_vram0[3]),
    .I2(n768_18),
    .I3(n758_13) 
);
defparam n768_s7.INIT=16'hF800;
  LUT3 n768_s8 (
    .F(n768_12),
    .I0(n768_14),
    .I1(n767_15),
    .I2(n768_15) 
);
defparam n768_s8.INIT=8'hB0;
  LUT2 ff_next_vram1_7_s4 (
    .F(ff_next_vram1_7_9),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]) 
);
defparam ff_next_vram1_7_s4.INIT=4'h1;
  LUT4 ff_next_vram1_7_s6 (
    .F(ff_next_vram1_7_11),
    .I0(ff_phase[0]),
    .I1(n854_36),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram1_7_12) 
);
defparam ff_next_vram1_7_s6.INIT=16'h8700;
  LUT4 ff_next_vram2_7_s4 (
    .F(ff_next_vram2_7_9),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(reg_screen_mode[0]) 
);
defparam ff_next_vram2_7_s4.INIT=16'h0100;
  LUT3 ff_next_vram3_7_s4 (
    .F(ff_next_vram3_7_9),
    .I0(ff_next_vram3_7_10),
    .I1(ff_phase[2]),
    .I2(ff_next_vram2_7_12) 
);
defparam ff_next_vram3_7_s4.INIT=8'hE0;
  LUT3 ff_next_vram5_7_s4 (
    .F(ff_next_vram5_7_9),
    .I0(w_screen_mode[3]),
    .I1(ff_phase[1]),
    .I2(ff_next_vram5_7_14) 
);
defparam ff_next_vram5_7_s4.INIT=8'hD0;
  LUT2 ff_next_vram2_3_s5 (
    .F(ff_next_vram2_3_10),
    .I0(n2043_6),
    .I1(w_next_0_6) 
);
defparam ff_next_vram2_3_s5.INIT=4'h1;
  LUT4 n184_s3 (
    .F(n184_8),
    .I0(ff_state_1_7),
    .I1(ff_pos_x_5_10),
    .I2(ff_pos_x_5_11),
    .I3(ff_pos_x_5_12) 
);
defparam n184_s3.INIT=16'h8000;
  LUT2 n181_s3 (
    .F(n181_8),
    .I0(ff_pos_x[1]),
    .I1(ff_pos_x[2]) 
);
defparam n181_s3.INIT=4'h8;
  LUT4 n560_s2 (
    .F(n560_7),
    .I0(n560_9),
    .I1(n560_10),
    .I2(n560_11),
    .I3(n1497_30) 
);
defparam n560_s2.INIT=16'h00F4;
  LUT4 n560_s3 (
    .F(n560_8),
    .I0(ff_phase[2]),
    .I1(reg_display_on),
    .I2(n156_2),
    .I3(n1509_7) 
);
defparam n560_s3.INIT=16'h4000;
  LUT3 n140_s4 (
    .F(n140_9),
    .I0(ff_pos_x_5_9),
    .I1(n358_10),
    .I2(ff_screen_h_in_active_10) 
);
defparam n140_s4.INIT=8'h0E;
  LUT3 n258_s5 (
    .F(n258_10),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[7]),
    .I2(n1333_21) 
);
defparam n258_s5.INIT=8'h40;
  LUT2 n258_s6 (
    .F(n258_11),
    .I0(ff_state_1_7),
    .I1(n258_12) 
);
defparam n258_s6.INIT=4'h8;
  LUT4 n2043_s3 (
    .F(n2043_6),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[3]),
    .I3(reg_screen_mode[4]) 
);
defparam n2043_s3.INIT=16'h0100;
  LUT4 n1505_s5 (
    .F(n1505_8),
    .I0(n1505_10),
    .I1(n1497_30),
    .I2(ff_next_vram2_3_10),
    .I3(ff_next_vram0[7]) 
);
defparam n1505_s5.INIT=16'h7077;
  LUT4 n1506_s4 (
    .F(n1506_7),
    .I0(n1506_8),
    .I1(n1497_30),
    .I2(ff_next_vram2_3_10),
    .I3(ff_next_vram0[6]) 
);
defparam n1506_s4.INIT=16'h7077;
  LUT4 n1507_s5 (
    .F(n1507_8),
    .I0(n1507_9),
    .I1(n1497_30),
    .I2(ff_next_vram2_3_10),
    .I3(ff_next_vram0[5]) 
);
defparam n1507_s5.INIT=16'h7077;
  LUT4 n1508_s5 (
    .F(n1508_8),
    .I0(n1508_9),
    .I1(n1497_30),
    .I2(ff_next_vram2_3_10),
    .I3(ff_next_vram0[4]) 
);
defparam n1508_s5.INIT=16'h7077;
  LUT4 n1509_s5 (
    .F(n1509_8),
    .I0(n1509_10),
    .I1(ff_next_vram2[7]),
    .I2(w_address_s_pre_17_6),
    .I3(w_screen_mode[3]) 
);
defparam n1509_s5.INIT=16'hAC00;
  LUT4 n1509_s6 (
    .F(n1509_9),
    .I0(n1505_10),
    .I1(ff_next_vram0[3]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1509_s6.INIT=16'h0A0C;
  LUT4 n1510_s4 (
    .F(n1510_7),
    .I0(n1510_9),
    .I1(ff_next_vram2[6]),
    .I2(w_address_s_pre_17_6),
    .I3(w_screen_mode[3]) 
);
defparam n1510_s4.INIT=16'hAC00;
  LUT4 n1510_s5 (
    .F(n1510_8),
    .I0(n1506_8),
    .I1(ff_next_vram0[2]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1510_s5.INIT=16'h0A0C;
  LUT4 n1511_s3 (
    .F(n1511_6),
    .I0(n1511_8),
    .I1(ff_next_vram2[5]),
    .I2(w_address_s_pre_17_6),
    .I3(w_screen_mode[3]) 
);
defparam n1511_s3.INIT=16'hAC00;
  LUT4 n1511_s4 (
    .F(n1511_7),
    .I0(n1507_9),
    .I1(ff_next_vram0[1]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1511_s4.INIT=16'h0A0C;
  LUT3 n1512_s5 (
    .F(n1512_8),
    .I0(n1512_9),
    .I1(ff_next_vram2[4]),
    .I2(w_address_s_pre_17_6) 
);
defparam n1512_s5.INIT=8'hAC;
  LUT4 n1513_s3 (
    .F(n1513_6),
    .I0(n1513_7),
    .I1(n1497_30),
    .I2(ff_next_vram2_3_10),
    .I3(ff_next_vram1[7]) 
);
defparam n1513_s3.INIT=16'h7077;
  LUT4 n1514_s3 (
    .F(n1514_6),
    .I0(n1514_7),
    .I1(n1497_30),
    .I2(ff_next_vram2_3_10),
    .I3(ff_next_vram1[6]) 
);
defparam n1514_s3.INIT=16'h7077;
  LUT4 n1515_s3 (
    .F(n1515_6),
    .I0(n1515_7),
    .I1(n1497_30),
    .I2(ff_next_vram2_3_10),
    .I3(ff_next_vram1[5]) 
);
defparam n1515_s3.INIT=16'h7077;
  LUT4 n1516_s3 (
    .F(n1516_6),
    .I0(n1516_7),
    .I1(n1497_30),
    .I2(ff_next_vram2_3_10),
    .I3(ff_next_vram1[4]) 
);
defparam n1516_s3.INIT=16'h7077;
  LUT4 n1517_s3 (
    .F(n1517_6),
    .I0(n1517_8),
    .I1(ff_next_vram2[7]),
    .I2(w_address_s_pre_17_6),
    .I3(w_screen_mode[3]) 
);
defparam n1517_s3.INIT=16'hAC00;
  LUT4 n1517_s4 (
    .F(n1517_7),
    .I0(n1509_10),
    .I1(ff_next_vram1[3]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1517_s4.INIT=16'h0A0C;
  LUT4 n1518_s3 (
    .F(n1518_6),
    .I0(n1518_8),
    .I1(ff_next_vram2[6]),
    .I2(w_address_s_pre_17_6),
    .I3(w_screen_mode[3]) 
);
defparam n1518_s3.INIT=16'hAC00;
  LUT4 n1518_s4 (
    .F(n1518_7),
    .I0(n1510_9),
    .I1(ff_next_vram1[2]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1518_s4.INIT=16'h0A0C;
  LUT4 n1519_s3 (
    .F(n1519_6),
    .I0(n1519_8),
    .I1(ff_next_vram2[5]),
    .I2(w_address_s_pre_17_6),
    .I3(w_screen_mode[3]) 
);
defparam n1519_s3.INIT=16'hAC00;
  LUT4 n1519_s4 (
    .F(n1519_7),
    .I0(n1511_8),
    .I1(ff_next_vram1[1]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1519_s4.INIT=16'h0A0C;
  LUT4 n1520_s5 (
    .F(n1520_8),
    .I0(ff_next_vram2[0]),
    .I1(ff_next_vram2[4]),
    .I2(ff_next_vram1[4]),
    .I3(w_address_s_pre_17_6) 
);
defparam n1520_s5.INIT=16'hCACC;
  LUT4 n1522_s3 (
    .F(n1522_6),
    .I0(n1522_7),
    .I1(n1497_30),
    .I2(ff_next_vram2_3_10),
    .I3(ff_next_vram2[6]) 
);
defparam n1522_s3.INIT=16'h7077;
  LUT4 n1523_s3 (
    .F(n1523_6),
    .I0(n1523_7),
    .I1(n1497_30),
    .I2(ff_next_vram2_3_10),
    .I3(ff_next_vram2[5]) 
);
defparam n1523_s3.INIT=16'h7077;
  LUT4 n1525_s4 (
    .F(n1525_7),
    .I0(ff_next_vram2_3_10),
    .I1(ff_next_vram1[5]),
    .I2(n1525_8),
    .I3(w_screen_mode[3]) 
);
defparam n1525_s4.INIT=16'hF077;
  LUT4 n1529_s3 (
    .F(n1529_6),
    .I0(n1529_7),
    .I1(n1497_30),
    .I2(ff_next_vram2_3_10),
    .I3(ff_next_vram3[7]) 
);
defparam n1529_s3.INIT=16'h7077;
  LUT4 n1530_s3 (
    .F(n1530_6),
    .I0(n1530_7),
    .I1(n1497_30),
    .I2(ff_next_vram2_3_10),
    .I3(ff_next_vram3[6]) 
);
defparam n1530_s3.INIT=16'h7077;
  LUT4 n1531_s3 (
    .F(n1531_6),
    .I0(n1531_7),
    .I1(n1497_30),
    .I2(ff_next_vram2_3_10),
    .I3(ff_next_vram3[5]) 
);
defparam n1531_s3.INIT=16'h7077;
  LUT4 n1532_s3 (
    .F(n1532_6),
    .I0(n1532_7),
    .I1(n1497_30),
    .I2(ff_next_vram2_3_10),
    .I3(ff_next_vram3[4]) 
);
defparam n1532_s3.INIT=16'h7077;
  LUT4 n1533_s3 (
    .F(n1533_6),
    .I0(n1533_8),
    .I1(ff_next_vram2[7]),
    .I2(w_address_s_pre_17_6),
    .I3(w_screen_mode[3]) 
);
defparam n1533_s3.INIT=16'h5C00;
  LUT4 n1533_s4 (
    .F(n1533_7),
    .I0(n1517_8),
    .I1(ff_next_vram3[3]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1533_s4.INIT=16'h0A0C;
  LUT4 n1534_s3 (
    .F(n1534_6),
    .I0(n1534_8),
    .I1(ff_next_vram2[6]),
    .I2(w_address_s_pre_17_6),
    .I3(w_screen_mode[3]) 
);
defparam n1534_s3.INIT=16'h5C00;
  LUT4 n1534_s4 (
    .F(n1534_7),
    .I0(n1518_8),
    .I1(ff_next_vram3[2]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1534_s4.INIT=16'h0A0C;
  LUT4 n1535_s3 (
    .F(n1535_6),
    .I0(n1535_8),
    .I1(ff_next_vram2[5]),
    .I2(w_address_s_pre_17_6),
    .I3(w_screen_mode[3]) 
);
defparam n1535_s3.INIT=16'h5C00;
  LUT4 n1535_s4 (
    .F(n1535_7),
    .I0(n1519_8),
    .I1(ff_next_vram3[1]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1535_s4.INIT=16'h0A0C;
  LUT4 n1536_s4 (
    .F(n1536_7),
    .I0(n1536_9),
    .I1(ff_next_vram2[4]),
    .I2(w_address_s_pre_17_6),
    .I3(w_screen_mode[3]) 
);
defparam n1536_s4.INIT=16'hAC00;
  LUT4 n1536_s5 (
    .F(n1536_8),
    .I0(w_screen_mode[3]),
    .I1(n1536_10),
    .I2(ff_next_vram3[0]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1536_s5.INIT=16'hBB0F;
  LUT4 n1537_s3 (
    .F(n1537_6),
    .I0(n1537_7),
    .I1(n1497_30),
    .I2(ff_next_vram2_3_10),
    .I3(ff_next_vram4[7]) 
);
defparam n1537_s3.INIT=16'h7077;
  LUT4 n1538_s3 (
    .F(n1538_6),
    .I0(n1538_7),
    .I1(n1497_30),
    .I2(ff_next_vram2_3_10),
    .I3(ff_next_vram4[6]) 
);
defparam n1538_s3.INIT=16'h7077;
  LUT4 n1539_s3 (
    .F(n1539_6),
    .I0(n1539_7),
    .I1(n1497_30),
    .I2(ff_next_vram2_3_10),
    .I3(ff_next_vram4[5]) 
);
defparam n1539_s3.INIT=16'h7077;
  LUT4 n1540_s3 (
    .F(n1540_6),
    .I0(n1540_7),
    .I1(n1497_30),
    .I2(ff_next_vram2_3_10),
    .I3(ff_next_vram4[4]) 
);
defparam n1540_s3.INIT=16'h7077;
  LUT3 n1541_s5 (
    .F(n1541_8),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[3]) 
);
defparam n1541_s5.INIT=8'hCA;
  LUT3 n1541_s7 (
    .F(n1541_10),
    .I0(ff_next_vram3[7]),
    .I1(ff_next_vram3[3]),
    .I2(ff_next_vram5[4]) 
);
defparam n1541_s7.INIT=8'h53;
  LUT4 n1542_s3 (
    .F(n1542_6),
    .I0(n1542_8),
    .I1(ff_next_vram2[2]),
    .I2(w_address_s_pre_17_6),
    .I3(w_screen_mode[3]) 
);
defparam n1542_s3.INIT=16'h5C00;
  LUT4 n1542_s4 (
    .F(n1542_7),
    .I0(w_screen_mode[3]),
    .I1(n1522_7),
    .I2(ff_next_vram4[2]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1542_s4.INIT=16'hBB0F;
  LUT4 n1543_s3 (
    .F(n1543_6),
    .I0(n1543_7),
    .I1(w_address_s_pre_17_6),
    .I2(n1503_29),
    .I3(n1543_8) 
);
defparam n1543_s3.INIT=16'hF800;
  LUT4 n1544_s3 (
    .F(n1544_6),
    .I0(n1544_7),
    .I1(w_address_s_pre_17_6),
    .I2(n1504_29),
    .I3(n1544_8) 
);
defparam n1544_s3.INIT=16'hF800;
  LUT4 n1545_s3 (
    .F(n1545_6),
    .I0(n1545_7),
    .I1(n1497_30),
    .I2(ff_next_vram2_3_10),
    .I3(ff_next_vram5[7]) 
);
defparam n1545_s3.INIT=16'h7077;
  LUT4 n1546_s3 (
    .F(n1546_6),
    .I0(n1546_7),
    .I1(n1497_30),
    .I2(ff_next_vram2_3_10),
    .I3(ff_next_vram5[6]) 
);
defparam n1546_s3.INIT=16'h7077;
  LUT4 n1547_s3 (
    .F(n1547_6),
    .I0(n1547_7),
    .I1(n1497_30),
    .I2(ff_next_vram2_3_10),
    .I3(ff_next_vram5[5]) 
);
defparam n1547_s3.INIT=16'h7077;
  LUT4 n1548_s3 (
    .F(n1548_6),
    .I0(n1548_7),
    .I1(n1497_30),
    .I2(ff_next_vram2_3_10),
    .I3(ff_next_vram5[4]) 
);
defparam n1548_s3.INIT=16'h7077;
  LUT4 n1549_s3 (
    .F(n1549_6),
    .I0(n1549_8),
    .I1(ff_next_vram5[3]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1549_s3.INIT=16'h0A0C;
  LUT4 n1549_s4 (
    .F(n1549_7),
    .I0(n1549_9),
    .I1(ff_next_vram2[3]),
    .I2(w_address_s_pre_17_6),
    .I3(w_screen_mode[3]) 
);
defparam n1549_s4.INIT=16'h5C00;
  LUT4 n1550_s3 (
    .F(n1550_6),
    .I0(n1550_8),
    .I1(ff_next_vram5[2]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1550_s3.INIT=16'h0A0C;
  LUT4 n1550_s4 (
    .F(n1550_7),
    .I0(n1550_9),
    .I1(ff_next_vram2[2]),
    .I2(w_address_s_pre_17_6),
    .I3(w_screen_mode[3]) 
);
defparam n1550_s4.INIT=16'h5C00;
  LUT4 n1551_s3 (
    .F(n1551_6),
    .I0(n1551_7),
    .I1(w_address_s_pre_17_6),
    .I2(n1503_29),
    .I3(n1551_8) 
);
defparam n1551_s3.INIT=16'h00F8;
  LUT4 n1552_s3 (
    .F(n1552_6),
    .I0(n1552_7),
    .I1(w_address_s_pre_17_6),
    .I2(n1504_29),
    .I3(n1552_8) 
);
defparam n1552_s3.INIT=16'h00F8;
  LUT4 n1553_s3 (
    .F(n1553_6),
    .I0(ff_next_vram2_3_10),
    .I1(ff_next_vram6[7]),
    .I2(reg_backdrop_color[3]),
    .I3(n1497_30) 
);
defparam n1553_s3.INIT=16'h0BBB;
  LUT4 n1555_s3 (
    .F(n1555_6),
    .I0(ff_next_vram2_3_10),
    .I1(ff_next_vram6[5]),
    .I2(reg_backdrop_color[1]),
    .I3(n1497_30) 
);
defparam n1555_s3.INIT=16'h0BBB;
  LUT4 n1556_s3 (
    .F(n1556_6),
    .I0(ff_next_vram2_3_10),
    .I1(ff_next_vram6[4]),
    .I2(reg_backdrop_color[0]),
    .I3(n1497_30) 
);
defparam n1556_s3.INIT=16'h0BBB;
  LUT4 n1557_s3 (
    .F(n1557_6),
    .I0(n1557_7),
    .I1(ff_next_vram6[3]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1557_s3.INIT=16'h0A0C;
  LUT4 n1558_s3 (
    .F(n1558_6),
    .I0(n1558_8),
    .I1(ff_next_vram6[2]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1558_s3.INIT=16'h0A0C;
  LUT3 n1558_s4 (
    .F(n1558_7),
    .I0(w_screen_mode_3_4),
    .I1(ff_next_vram2[2]),
    .I2(n1498_33) 
);
defparam n1558_s4.INIT=8'h07;
  LUT4 n1559_s3 (
    .F(n1559_6),
    .I0(n1559_7),
    .I1(ff_next_vram6[1]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1559_s3.INIT=16'h0A0C;
  LUT4 n1560_s3 (
    .F(n1560_6),
    .I0(n1560_7),
    .I1(ff_next_vram6[0]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1560_s3.INIT=16'h0A0C;
  LUT4 n1778_s3 (
    .F(n1778_6),
    .I0(w_screen_pos_x_Z[8]),
    .I1(w_screen_pos_x_Z[9]),
    .I2(w_screen_pos_x_Z[10]),
    .I3(w_screen_pos_x_Z[11]) 
);
defparam n1778_s3.INIT=16'h0001;
  LUT4 n854_s24 (
    .F(n854_32),
    .I0(w_address_s_pre_17_7),
    .I1(w_address_s_pre_17_6),
    .I2(n1497_30),
    .I3(w_address_s_pre_17_8) 
);
defparam n854_s24.INIT=16'h0D00;
  LUT4 n1124_s20 (
    .F(n1124_24),
    .I0(ff_next_vram2[1]),
    .I1(ff_next_vram2[7]),
    .I2(ff_interleaving_page),
    .I3(n1124_25) 
);
defparam n1124_s20.INIT=16'h0C0A;
  LUT4 n1125_s17 (
    .F(n1125_21),
    .I0(ff_next_vram2_3_10),
    .I1(ff_next_vram2[6]),
    .I2(reg_backdrop_color[6]),
    .I3(ff_next_vram2_7_9) 
);
defparam n1125_s17.INIT=16'h0BBB;
  LUT2 n1125_s18 (
    .F(n1125_22),
    .I0(ff_phase[2]),
    .I1(ff_phase[1]) 
);
defparam n1125_s18.INIT=4'h4;
  LUT4 n1126_s16 (
    .F(n1126_20),
    .I0(ff_next_vram2_3_10),
    .I1(ff_next_vram2[5]),
    .I2(reg_backdrop_color[5]),
    .I3(ff_next_vram2_7_9) 
);
defparam n1126_s16.INIT=16'h0BBB;
  LUT4 n1128_s18 (
    .F(n1128_22),
    .I0(w_screen_mode_vram_rdata[11]),
    .I1(w_screen_mode_vram_rdata[15]),
    .I2(ff_phase[1]),
    .I3(n566_31) 
);
defparam n1128_s18.INIT=16'h0503;
  LUT3 n1128_s19 (
    .F(n1128_23),
    .I0(reg_text_back_color[3]),
    .I1(reg_backdrop_color[3]),
    .I2(n1124_24) 
);
defparam n1128_s19.INIT=8'h53;
  LUT3 n1129_s18 (
    .F(n1129_22),
    .I0(w_screen_mode_vram_rdata[10]),
    .I1(w_screen_mode_vram_rdata[14]),
    .I2(n566_31) 
);
defparam n1129_s18.INIT=8'h53;
  LUT3 n1129_s19 (
    .F(n1129_23),
    .I0(reg_text_back_color[2]),
    .I1(reg_backdrop_color[2]),
    .I2(n1124_24) 
);
defparam n1129_s19.INIT=8'h53;
  LUT4 n1130_s18 (
    .F(n1130_22),
    .I0(ff_next_vram2_3_10),
    .I1(ff_next_vram2[1]),
    .I2(reg_backdrop_color[1]),
    .I3(ff_next_vram2_7_9) 
);
defparam n1130_s18.INIT=16'h0BBB;
  LUT3 n1131_s18 (
    .F(n1131_22),
    .I0(w_screen_mode_vram_rdata[8]),
    .I1(w_screen_mode_vram_rdata[12]),
    .I2(n566_31) 
);
defparam n1131_s18.INIT=8'h53;
  LUT3 n1131_s19 (
    .F(n1131_23),
    .I0(reg_text_back_color[0]),
    .I1(reg_backdrop_color[0]),
    .I2(n1124_24) 
);
defparam n1131_s19.INIT=8'h53;
  LUT4 n1132_s16 (
    .F(n1132_20),
    .I0(ff_next_vram2[0]),
    .I1(ff_next_vram2[6]),
    .I2(ff_interleaving_page),
    .I3(n1124_25) 
);
defparam n1132_s16.INIT=16'h0C0A;
  LUT3 n1501_s23 (
    .F(n1501_27),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[0]) 
);
defparam n1501_s23.INIT=8'hCA;
  LUT4 n1502_s22 (
    .F(n1502_26),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[0]),
    .I3(ff_next_vram4_3_11) 
);
defparam n1502_s22.INIT=16'hCA00;
  LUT3 n1503_s23 (
    .F(n1503_27),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[0]) 
);
defparam n1503_s23.INIT=8'hAC;
  LUT3 n1504_s23 (
    .F(n1504_27),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[0]) 
);
defparam n1504_s23.INIT=8'hAC;
  LUT3 ff_pos_x_5_s5 (
    .F(ff_pos_x_5_10),
    .I0(w_pixel_phase_x[0]),
    .I1(w_pixel_phase_x[1]),
    .I2(w_scroll_pos_x[2]) 
);
defparam ff_pos_x_5_s5.INIT=8'h80;
  LUT3 ff_pos_x_5_s6 (
    .F(ff_pos_x_5_11),
    .I0(w_scroll_pos_x[7]),
    .I1(w_scroll_pos_x[8]),
    .I2(w_scroll_pos_x[9]) 
);
defparam ff_pos_x_5_s6.INIT=8'h01;
  LUT4 ff_pos_x_5_s7 (
    .F(ff_pos_x_5_12),
    .I0(w_scroll_pos_x[3]),
    .I1(w_scroll_pos_x[4]),
    .I2(w_scroll_pos_x[5]),
    .I3(w_scroll_pos_x[6]) 
);
defparam ff_pos_x_5_s7.INIT=16'h0001;
  LUT4 ff_screen_h_in_active_s7 (
    .F(ff_screen_h_in_active_12),
    .I0(w_scroll_pos_x[3]),
    .I1(w_scroll_pos_x[4]),
    .I2(w_scroll_pos_x[5]),
    .I3(w_scroll_pos_x[6]) 
);
defparam ff_screen_h_in_active_s7.INIT=16'h8000;
  LUT3 ff_screen_h_in_active_s8 (
    .F(ff_screen_h_in_active_13),
    .I0(w_scroll_pos_x[7]),
    .I1(w_scroll_pos_x[8]),
    .I2(w_scroll_pos_x[9]) 
);
defparam ff_screen_h_in_active_s8.INIT=8'h80;
  LUT3 n751_s9 (
    .F(n751_13),
    .I0(n862_31),
    .I1(n358_10),
    .I2(n756_22) 
);
defparam n751_s9.INIT=8'hB0;
  LUT2 n751_s10 (
    .F(n751_14),
    .I0(n757_25),
    .I1(n766_14) 
);
defparam n751_s10.INIT=4'h1;
  LUT4 n751_s11 (
    .F(n751_15),
    .I0(reg_pattern_name_table_base[17]),
    .I1(ff_next_vram0_7_9),
    .I2(reg_pattern_name_table_base[16]),
    .I3(n751_18) 
);
defparam n751_s11.INIT=16'h0F77;
  LUT4 n752_s8 (
    .F(n752_12),
    .I0(n752_13),
    .I1(n751_18),
    .I2(n752_18),
    .I3(n752_15) 
);
defparam n752_s8.INIT=16'h0007;
  LUT4 n753_s10 (
    .F(n753_14),
    .I0(n566_31),
    .I1(n752_13),
    .I2(reg_pattern_name_table_base[15]),
    .I3(ff_next_vram2_3_10) 
);
defparam n753_s10.INIT=16'h0BBB;
  LUT3 n753_s11 (
    .F(n753_15),
    .I0(reg_pattern_name_table_base[14]),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(n751_18) 
);
defparam n753_s11.INIT=8'h80;
  LUT4 n754_s9 (
    .F(n754_13),
    .I0(n1502_24),
    .I1(n754_19),
    .I2(w_pixel_pos_y_Z[7]),
    .I3(ff_next_vram2_3_10) 
);
defparam n754_s9.INIT=16'h001F;
  LUT3 n754_s10 (
    .F(n754_14),
    .I0(reg_pattern_name_table_base[13]),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(n751_18) 
);
defparam n754_s10.INIT=8'h80;
  LUT4 n754_s11 (
    .F(n754_15),
    .I0(n862_31),
    .I1(reg_color_table_base[14]),
    .I2(n754_21),
    .I3(n758_13) 
);
defparam n754_s11.INIT=16'hF800;
  LUT4 n755_s9 (
    .F(n755_13),
    .I0(n1502_24),
    .I1(n754_19),
    .I2(w_pixel_pos_y_Z[6]),
    .I3(ff_next_vram2_3_10) 
);
defparam n755_s9.INIT=16'h001F;
  LUT4 n755_s10 (
    .F(n755_14),
    .I0(n1497_30),
    .I1(n758_13),
    .I2(reg_color_table_base[14]),
    .I3(n755_15) 
);
defparam n755_s10.INIT=16'h007F;
  LUT2 n756_s10 (
    .F(n756_14),
    .I0(w_pixel_pos_y_Z[7]),
    .I1(n758_15) 
);
defparam n756_s10.INIT=4'h8;
  LUT3 n756_s11 (
    .F(n756_15),
    .I0(w_address_s_pre_17_6),
    .I1(w_address_s_pre_17_7),
    .I2(w_address_s_pre_17_8) 
);
defparam n756_s11.INIT=8'hDB;
  LUT4 n756_s13 (
    .F(n756_17),
    .I0(w_screen_mode[3]),
    .I1(w_address_s_pre_17_6),
    .I2(w_address_s_pre_17_7),
    .I3(w_address_s_pre_17_8) 
);
defparam n756_s13.INIT=16'h0400;
  LUT4 n756_s15 (
    .F(n756_19),
    .I0(n1497_30),
    .I1(n758_13),
    .I2(reg_color_table_base[13]),
    .I3(n756_20) 
);
defparam n756_s15.INIT=16'h007F;
  LUT4 n757_s10 (
    .F(n757_14),
    .I0(n758_15),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(n756_17),
    .I3(reg_color_table_base[11]) 
);
defparam n757_s10.INIT=16'hF800;
  LUT3 n757_s12 (
    .F(n757_16),
    .I0(n758_15),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(n756_15) 
);
defparam n757_s12.INIT=8'h70;
  LUT3 n757_s14 (
    .F(n757_18),
    .I0(reg_pattern_name_table_base[10]),
    .I1(w_pixel_pos_y_Z[3]),
    .I2(n751_18) 
);
defparam n757_s14.INIT=8'h80;
  LUT4 n757_s15 (
    .F(n757_19),
    .I0(n757_20),
    .I1(n757_27),
    .I2(reg_pattern_name_table_base[11]),
    .I3(ff_next_vram0_7_9) 
);
defparam n757_s15.INIT=16'hE000;
  LUT4 n758_s11 (
    .F(n758_15),
    .I0(w_screen_mode[3]),
    .I1(w_address_s_pre_17_6),
    .I2(w_address_s_pre_17_7),
    .I3(w_address_s_pre_17_8) 
);
defparam n758_s11.INIT=16'h4100;
  LUT4 n758_s12 (
    .F(n758_16),
    .I0(n758_18),
    .I1(n758_21),
    .I2(reg_pattern_name_table_base[10]),
    .I3(ff_next_vram0_7_9) 
);
defparam n758_s12.INIT=16'hE000;
  LUT4 n758_s13 (
    .F(n758_17),
    .I0(w_pixel_pos_y_Z[2]),
    .I1(n751_18),
    .I2(ff_next_vram4[7]),
    .I3(n766_14) 
);
defparam n758_s13.INIT=16'h0777;
  LUT2 n759_s10 (
    .F(n759_14),
    .I0(ff_next_vram0[6]),
    .I1(n756_17) 
);
defparam n759_s10.INIT=4'h1;
  LUT3 n759_s11 (
    .F(n759_15),
    .I0(n854_32),
    .I1(reg_color_table_base[9]),
    .I2(w_screen_mode_3_4) 
);
defparam n759_s11.INIT=8'h07;
  LUT4 n759_s12 (
    .F(n759_16),
    .I0(n566_31),
    .I1(w_pixel_pos_y_Z[1]),
    .I2(w_pixel_pos_y_Z[7]),
    .I3(n854_32) 
);
defparam n759_s12.INIT=16'h0777;
  LUT3 n759_s13 (
    .F(n759_17),
    .I0(w_address_s_pre_17_5),
    .I1(w_pixel_pos_y_Z[2]),
    .I2(n759_19) 
);
defparam n759_s13.INIT=8'h70;
  LUT4 n759_s14 (
    .F(n759_18),
    .I0(w_pixel_pos_y_Z[1]),
    .I1(n759_22),
    .I2(ff_next_vram4[6]),
    .I3(n766_14) 
);
defparam n759_s14.INIT=16'h0777;
  LUT2 n760_s10 (
    .F(n760_14),
    .I0(ff_next_vram0[5]),
    .I1(n756_17) 
);
defparam n760_s10.INIT=4'h1;
  LUT3 n760_s11 (
    .F(n760_15),
    .I0(n854_32),
    .I1(reg_color_table_base[8]),
    .I2(w_screen_mode_3_4) 
);
defparam n760_s11.INIT=8'h07;
  LUT4 n760_s12 (
    .F(n760_16),
    .I0(n854_32),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(n760_21),
    .I3(n760_19) 
);
defparam n760_s12.INIT=16'h0700;
  LUT4 n760_s13 (
    .F(n760_17),
    .I0(w_pixel_pos_y_Z[0]),
    .I1(n759_22),
    .I2(ff_next_vram4[5]),
    .I3(n757_23) 
);
defparam n760_s13.INIT=16'h0777;
  LUT3 n761_s10 (
    .F(n761_14),
    .I0(n854_32),
    .I1(reg_color_table_base[7]),
    .I2(w_screen_mode_3_4) 
);
defparam n761_s10.INIT=8'h07;
  LUT4 n761_s12 (
    .F(n761_16),
    .I0(n854_32),
    .I1(w_pixel_pos_y_Z[5]),
    .I2(n761_21),
    .I3(n761_19) 
);
defparam n761_s12.INIT=16'h0700;
  LUT4 n761_s13 (
    .F(n761_17),
    .I0(w_pos_x[7]),
    .I1(n759_22),
    .I2(ff_next_vram4[4]),
    .I3(n766_14) 
);
defparam n761_s13.INIT=16'h0777;
  LUT3 n762_s10 (
    .F(n762_14),
    .I0(n854_32),
    .I1(reg_color_table_base[6]),
    .I2(w_screen_mode_3_4) 
);
defparam n762_s10.INIT=8'h07;
  LUT4 n762_s12 (
    .F(n762_16),
    .I0(w_pattern_name_t12_pre[5]),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(w_address_s_pre_17_6),
    .I3(w_screen_mode[3]) 
);
defparam n762_s12.INIT=16'hAC00;
  LUT4 n762_s13 (
    .F(n762_17),
    .I0(w_pos_x[7]),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(n754_19),
    .I3(w_next_0_6) 
);
defparam n762_s13.INIT=16'hA0C0;
  LUT4 n762_s14 (
    .F(n762_18),
    .I0(w_pos_x[7]),
    .I1(n762_20),
    .I2(w_address_s_pre_17_8),
    .I3(n1502_24) 
);
defparam n762_s14.INIT=16'h0B03;
  LUT4 n762_s15 (
    .F(n762_19),
    .I0(w_pos_x[6]),
    .I1(n759_22),
    .I2(ff_next_vram4[3]),
    .I3(n766_14) 
);
defparam n762_s15.INIT=16'h0777;
  LUT4 n763_s10 (
    .F(n763_14),
    .I0(w_pattern_name_t12_pre[5]),
    .I1(w_pos_x[6]),
    .I2(w_address_s_pre_17_6),
    .I3(w_address_s_pre_17_7) 
);
defparam n763_s10.INIT=16'hF53F;
  LUT4 n763_s11 (
    .F(n763_15),
    .I0(n878_26),
    .I1(w_pixel_pos_y_Z[3]),
    .I2(n763_17),
    .I3(n763_25) 
);
defparam n763_s11.INIT=16'h0D00;
  LUT4 n763_s12 (
    .F(n763_16),
    .I0(n767_16),
    .I1(ff_next_vram0_7_9),
    .I2(n763_19),
    .I3(n763_20) 
);
defparam n763_s12.INIT=16'h0700;
  LUT4 n764_s9 (
    .F(n764_13),
    .I0(n854_32),
    .I1(w_pos_x[7]),
    .I2(n768_18),
    .I3(n764_16) 
);
defparam n764_s9.INIT=16'h0700;
  LUT4 n764_s10 (
    .F(n764_14),
    .I0(n756_17),
    .I1(ff_next_vram0[7]),
    .I2(n760_21),
    .I3(n758_13) 
);
defparam n764_s10.INIT=16'hF800;
  LUT4 n764_s11 (
    .F(n764_15),
    .I0(w_pos_x[4]),
    .I1(n759_22),
    .I2(ff_next_vram4[1]),
    .I3(n766_14) 
);
defparam n764_s11.INIT=16'h0777;
  LUT3 n765_s9 (
    .F(n765_13),
    .I0(n854_32),
    .I1(w_pos_x[6]),
    .I2(n765_19) 
);
defparam n765_s9.INIT=8'h70;
  LUT4 n765_s10 (
    .F(n765_14),
    .I0(n756_17),
    .I1(ff_next_vram0[6]),
    .I2(n761_21),
    .I3(n758_13) 
);
defparam n765_s10.INIT=16'hF800;
  LUT4 n765_s11 (
    .F(n765_15),
    .I0(w_pos_x[3]),
    .I1(n759_22),
    .I2(ff_next_vram4[0]),
    .I3(n766_14) 
);
defparam n765_s11.INIT=16'h0777;
  LUT4 n766_s10 (
    .F(n766_14),
    .I0(reg_screen_mode[0]),
    .I1(ff_phase[1]),
    .I2(w_screen_mode_3_3),
    .I3(n766_16) 
);
defparam n766_s10.INIT=16'h8000;
  LUT3 n766_s11 (
    .F(n766_15),
    .I0(w_address_s_pre_17_5),
    .I1(w_pos_x[3]),
    .I2(n766_17) 
);
defparam n766_s11.INIT=8'h70;
  LUT4 n767_s9 (
    .F(n767_13),
    .I0(w_address_s_pre_17_6),
    .I1(ff_pos_x[1]),
    .I2(w_pos_x[4]),
    .I3(w_address_s_pre_17_8) 
);
defparam n767_s9.INIT=16'h0FBB;
  LUT3 n767_s10 (
    .F(n767_14),
    .I0(ff_pos_x[0]),
    .I1(w_pos_x[4]),
    .I2(w_address_s_pre_17_6) 
);
defparam n767_s10.INIT=8'hAC;
  LUT4 n767_s11 (
    .F(n767_15),
    .I0(w_address_s_pre_17_7),
    .I1(w_address_s_pre_17_6),
    .I2(w_address_s_pre_17_8),
    .I3(ff_next_vram0_7_9) 
);
defparam n767_s11.INIT=16'hDA00;
  LUT4 n767_s12 (
    .F(n767_16),
    .I0(w_pattern_name_t12_pre[4]),
    .I1(w_pixel_pos_y_Z[3]),
    .I2(w_address_s_pre_17_6),
    .I3(w_screen_mode[3]) 
);
defparam n767_s12.INIT=16'hAC00;
  LUT4 n768_s10 (
    .F(n768_14),
    .I0(n1497_30),
    .I1(w_pos_x[3]),
    .I2(n768_16),
    .I3(w_address_s_pre_17_8) 
);
defparam n768_s10.INIT=16'hBB0F;
  LUT3 n768_s11 (
    .F(n768_15),
    .I0(n757_25),
    .I1(w_pixel_pos_y_Z[2]),
    .I2(n759_22) 
);
defparam n768_s11.INIT=8'h07;
  LUT3 ff_next_vram1_7_s7 (
    .F(ff_next_vram1_7_12),
    .I0(ff_phase[2]),
    .I1(n560_10),
    .I2(n481_5) 
);
defparam ff_next_vram1_7_s7.INIT=8'h10;
  LUT4 ff_next_vram2_7_s6 (
    .F(ff_next_vram2_7_11),
    .I0(w_screen_mode[3]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]),
    .I3(ff_phase[1]) 
);
defparam ff_next_vram2_7_s6.INIT=16'h030E;
  LUT4 ff_next_vram2_7_s7 (
    .F(ff_next_vram2_7_12),
    .I0(n1497_30),
    .I1(ff_next_vram1_7_9),
    .I2(ff_phase[2]),
    .I3(n481_5) 
);
defparam ff_next_vram2_7_s7.INIT=16'h8F00;
  LUT4 ff_next_vram3_7_s5 (
    .F(ff_next_vram3_7_10),
    .I0(w_screen_mode[3]),
    .I1(n566_31),
    .I2(ff_phase[0]),
    .I3(ff_phase[1]) 
);
defparam ff_next_vram3_7_s5.INIT=16'h0C05;
  LUT4 n560_s4 (
    .F(n560_9),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[2]),
    .I2(reg_screen_mode[0]),
    .I3(n560_12) 
);
defparam n560_s4.INIT=16'h0700;
  LUT3 n560_s5 (
    .F(n560_10),
    .I0(n566_31),
    .I1(ff_phase[0]),
    .I2(ff_phase[1]) 
);
defparam n560_s5.INIT=8'hD0;
  LUT4 n560_s6 (
    .F(n560_11),
    .I0(w_sprite_mode2_5),
    .I1(w_sprite_mode2_4),
    .I2(reg_screen_mode[0]),
    .I3(reg_screen_mode[1]) 
);
defparam n560_s6.INIT=16'hF33A;
  LUT4 n258_s7 (
    .F(n258_12),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_screen_pos_x_Z[5]),
    .I2(w_screen_pos_x_Z[13]),
    .I3(w_screen_pos_x_Z[6]) 
);
defparam n258_s7.INIT=16'h0100;
  LUT3 n1505_s7 (
    .F(n1505_10),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[7]) 
);
defparam n1505_s7.INIT=8'hCA;
  LUT3 n1506_s5 (
    .F(n1506_8),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[7]) 
);
defparam n1506_s5.INIT=8'hCA;
  LUT3 n1507_s6 (
    .F(n1507_9),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[7]) 
);
defparam n1507_s6.INIT=8'hAC;
  LUT3 n1508_s6 (
    .F(n1508_9),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[7]) 
);
defparam n1508_s6.INIT=8'hAC;
  LUT3 n1509_s7 (
    .F(n1509_10),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[6]) 
);
defparam n1509_s7.INIT=8'hCA;
  LUT3 n1510_s6 (
    .F(n1510_9),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[6]) 
);
defparam n1510_s6.INIT=8'hCA;
  LUT3 n1511_s5 (
    .F(n1511_8),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[6]) 
);
defparam n1511_s5.INIT=8'hAC;
  LUT3 n1512_s6 (
    .F(n1512_9),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[6]) 
);
defparam n1512_s6.INIT=8'hAC;
  LUT3 n1513_s4 (
    .F(n1513_7),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[5]) 
);
defparam n1513_s4.INIT=8'hCA;
  LUT3 n1514_s4 (
    .F(n1514_7),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[5]) 
);
defparam n1514_s4.INIT=8'hCA;
  LUT3 n1515_s4 (
    .F(n1515_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[5]) 
);
defparam n1515_s4.INIT=8'hAC;
  LUT3 n1516_s4 (
    .F(n1516_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[5]) 
);
defparam n1516_s4.INIT=8'hAC;
  LUT3 n1517_s5 (
    .F(n1517_8),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[4]) 
);
defparam n1517_s5.INIT=8'hCA;
  LUT3 n1518_s5 (
    .F(n1518_8),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[4]) 
);
defparam n1518_s5.INIT=8'hCA;
  LUT3 n1519_s5 (
    .F(n1519_8),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[4]) 
);
defparam n1519_s5.INIT=8'hAC;
  LUT3 n1522_s4 (
    .F(n1522_7),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[3]) 
);
defparam n1522_s4.INIT=8'hCA;
  LUT3 n1523_s4 (
    .F(n1523_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[3]) 
);
defparam n1523_s4.INIT=8'hAC;
  LUT3 n1524_s4 (
    .F(n1524_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[3]) 
);
defparam n1524_s4.INIT=8'hAC;
  LUT2 n1525_s5 (
    .F(n1525_8),
    .I0(ff_next_vram1[2]),
    .I1(w_address_s_pre_17_6) 
);
defparam n1525_s5.INIT=4'h4;
  LUT3 n1529_s4 (
    .F(n1529_7),
    .I0(ff_next_vram3[7]),
    .I1(ff_next_vram3[3]),
    .I2(ff_next_vram5[7]) 
);
defparam n1529_s4.INIT=8'hAC;
  LUT3 n1530_s4 (
    .F(n1530_7),
    .I0(ff_next_vram3[2]),
    .I1(ff_next_vram3[6]),
    .I2(ff_next_vram5[7]) 
);
defparam n1530_s4.INIT=8'hCA;
  LUT3 n1531_s4 (
    .F(n1531_7),
    .I0(ff_next_vram3[1]),
    .I1(ff_next_vram3[5]),
    .I2(ff_next_vram5[7]) 
);
defparam n1531_s4.INIT=8'hCA;
  LUT3 n1532_s4 (
    .F(n1532_7),
    .I0(ff_next_vram3[0]),
    .I1(ff_next_vram3[4]),
    .I2(ff_next_vram5[7]) 
);
defparam n1532_s4.INIT=8'hCA;
  LUT3 n1533_s5 (
    .F(n1533_8),
    .I0(ff_next_vram3[7]),
    .I1(ff_next_vram3[3]),
    .I2(ff_next_vram5[6]) 
);
defparam n1533_s5.INIT=8'h53;
  LUT3 n1534_s5 (
    .F(n1534_8),
    .I0(ff_next_vram3[6]),
    .I1(ff_next_vram3[2]),
    .I2(ff_next_vram5[6]) 
);
defparam n1534_s5.INIT=8'h53;
  LUT3 n1535_s5 (
    .F(n1535_8),
    .I0(ff_next_vram3[5]),
    .I1(ff_next_vram3[1]),
    .I2(ff_next_vram5[6]) 
);
defparam n1535_s5.INIT=8'h53;
  LUT3 n1536_s6 (
    .F(n1536_9),
    .I0(ff_next_vram3[4]),
    .I1(ff_next_vram3[0]),
    .I2(ff_next_vram5[6]) 
);
defparam n1536_s6.INIT=8'hAC;
  LUT3 n1536_s7 (
    .F(n1536_10),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[4]) 
);
defparam n1536_s7.INIT=8'hAC;
  LUT3 n1537_s4 (
    .F(n1537_7),
    .I0(ff_next_vram3[7]),
    .I1(ff_next_vram3[3]),
    .I2(ff_next_vram5[5]) 
);
defparam n1537_s4.INIT=8'hAC;
  LUT3 n1538_s4 (
    .F(n1538_7),
    .I0(ff_next_vram3[6]),
    .I1(ff_next_vram3[2]),
    .I2(ff_next_vram5[5]) 
);
defparam n1538_s4.INIT=8'hAC;
  LUT3 n1539_s4 (
    .F(n1539_7),
    .I0(ff_next_vram3[5]),
    .I1(ff_next_vram3[1]),
    .I2(ff_next_vram5[5]) 
);
defparam n1539_s4.INIT=8'hAC;
  LUT3 n1540_s4 (
    .F(n1540_7),
    .I0(ff_next_vram3[4]),
    .I1(ff_next_vram3[0]),
    .I2(ff_next_vram5[5]) 
);
defparam n1540_s4.INIT=8'hAC;
  LUT3 n1542_s5 (
    .F(n1542_8),
    .I0(ff_next_vram3[6]),
    .I1(ff_next_vram3[2]),
    .I2(ff_next_vram5[4]) 
);
defparam n1542_s5.INIT=8'h53;
  LUT3 n1543_s4 (
    .F(n1543_7),
    .I0(ff_next_vram3[5]),
    .I1(ff_next_vram3[1]),
    .I2(ff_next_vram5[4]) 
);
defparam n1543_s4.INIT=8'h53;
  LUT4 n1543_s5 (
    .F(n1543_8),
    .I0(w_screen_mode[3]),
    .I1(n1523_7),
    .I2(ff_next_vram4[1]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1543_s5.INIT=16'hBB0F;
  LUT3 n1544_s4 (
    .F(n1544_7),
    .I0(ff_next_vram3[4]),
    .I1(ff_next_vram3[0]),
    .I2(ff_next_vram5[4]) 
);
defparam n1544_s4.INIT=8'h53;
  LUT4 n1544_s5 (
    .F(n1544_8),
    .I0(w_screen_mode[3]),
    .I1(n1524_7),
    .I2(ff_next_vram4[0]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1544_s5.INIT=16'hBB0F;
  LUT3 n1545_s4 (
    .F(n1545_7),
    .I0(ff_next_vram3[7]),
    .I1(ff_next_vram3[3]),
    .I2(ff_next_vram5[3]) 
);
defparam n1545_s4.INIT=8'hAC;
  LUT3 n1546_s4 (
    .F(n1546_7),
    .I0(ff_next_vram3[6]),
    .I1(ff_next_vram3[2]),
    .I2(ff_next_vram5[3]) 
);
defparam n1546_s4.INIT=8'hAC;
  LUT3 n1547_s4 (
    .F(n1547_7),
    .I0(ff_next_vram3[5]),
    .I1(ff_next_vram3[1]),
    .I2(ff_next_vram5[3]) 
);
defparam n1547_s4.INIT=8'hAC;
  LUT3 n1548_s4 (
    .F(n1548_7),
    .I0(ff_next_vram3[4]),
    .I1(ff_next_vram3[0]),
    .I2(ff_next_vram5[3]) 
);
defparam n1548_s4.INIT=8'hAC;
  LUT3 n1549_s5 (
    .F(n1549_8),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[2]) 
);
defparam n1549_s5.INIT=8'hCA;
  LUT3 n1549_s6 (
    .F(n1549_9),
    .I0(ff_next_vram3[7]),
    .I1(ff_next_vram3[3]),
    .I2(ff_next_vram5[2]) 
);
defparam n1549_s6.INIT=8'h53;
  LUT3 n1550_s5 (
    .F(n1550_8),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[2]) 
);
defparam n1550_s5.INIT=8'hCA;
  LUT3 n1550_s6 (
    .F(n1550_9),
    .I0(ff_next_vram3[6]),
    .I1(ff_next_vram3[2]),
    .I2(ff_next_vram5[2]) 
);
defparam n1550_s6.INIT=8'h53;
  LUT3 n1551_s4 (
    .F(n1551_7),
    .I0(ff_next_vram3[5]),
    .I1(ff_next_vram3[1]),
    .I2(ff_next_vram5[2]) 
);
defparam n1551_s4.INIT=8'h53;
  LUT4 n1551_s5 (
    .F(n1551_8),
    .I0(n1551_9),
    .I1(ff_next_vram5[1]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1551_s5.INIT=16'h0A0C;
  LUT3 n1552_s4 (
    .F(n1552_7),
    .I0(ff_next_vram3[4]),
    .I1(ff_next_vram3[0]),
    .I2(ff_next_vram5[2]) 
);
defparam n1552_s4.INIT=8'h53;
  LUT4 n1552_s5 (
    .F(n1552_8),
    .I0(n1552_9),
    .I1(ff_next_vram5[0]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1552_s5.INIT=16'h0A0C;
  LUT3 n1557_s4 (
    .F(n1557_7),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[1]) 
);
defparam n1557_s4.INIT=8'hCA;
  LUT3 n1558_s5 (
    .F(n1558_8),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[1]) 
);
defparam n1558_s5.INIT=8'hCA;
  LUT3 n1559_s4 (
    .F(n1559_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[1]) 
);
defparam n1559_s4.INIT=8'hAC;
  LUT3 n1560_s4 (
    .F(n1560_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[1]) 
);
defparam n1560_s4.INIT=8'hAC;
  LUT2 n1124_s21 (
    .F(n1124_25),
    .I0(ff_pos_x[1]),
    .I1(ff_pos_x[0]) 
);
defparam n1124_s21.INIT=4'h1;
  LUT4 n752_s9 (
    .F(n752_13),
    .I0(w_pos_x[8]),
    .I1(reg_scroll_planes),
    .I2(n752_16),
    .I3(reg_pattern_name_table_base[15]) 
);
defparam n752_s9.INIT=16'h0B00;
  LUT3 n752_s11 (
    .F(n752_15),
    .I0(n566_31),
    .I1(reg_pattern_name_table_base[16]),
    .I2(ff_next_vram0_7_9) 
);
defparam n752_s11.INIT=8'h40;
  LUT3 n755_s11 (
    .F(n755_15),
    .I0(reg_pattern_name_table_base[12]),
    .I1(w_pixel_pos_y_Z[5]),
    .I2(n751_18) 
);
defparam n755_s11.INIT=8'h80;
  LUT3 n756_s16 (
    .F(n756_20),
    .I0(reg_pattern_name_table_base[11]),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(n751_18) 
);
defparam n756_s16.INIT=8'h80;
  LUT3 n757_s16 (
    .F(n757_20),
    .I0(w_screen_mode[3]),
    .I1(n566_31),
    .I2(w_pixel_pos_y_Z[4]) 
);
defparam n757_s16.INIT=8'h10;
  LUT3 n758_s14 (
    .F(n758_18),
    .I0(w_screen_mode[3]),
    .I1(n566_31),
    .I2(w_pixel_pos_y_Z[3]) 
);
defparam n758_s14.INIT=8'h10;
  LUT4 n759_s15 (
    .F(n759_19),
    .I0(n1497_30),
    .I1(w_pattern_name_t12_pre[8]),
    .I2(w_pattern_name_t12_pre[9]),
    .I3(ff_next_vram2_7_9) 
);
defparam n759_s15.INIT=16'h0777;
  LUT4 n760_s15 (
    .F(n760_19),
    .I0(n566_31),
    .I1(w_pixel_pos_y_Z[0]),
    .I2(w_pattern_name_t12_pre[8]),
    .I3(ff_next_vram2_7_9) 
);
defparam n760_s15.INIT=16'h0777;
  LUT4 n761_s15 (
    .F(n761_19),
    .I0(n566_31),
    .I1(w_pos_x[7]),
    .I2(w_pattern_name_t12_pre[7]),
    .I3(ff_next_vram2_7_9) 
);
defparam n761_s15.INIT=16'h0777;
  LUT4 n762_s16 (
    .F(n762_20),
    .I0(w_pattern_name_t12_pre[6]),
    .I1(w_pos_x[6]),
    .I2(w_address_s_pre_17_6),
    .I3(w_address_s_pre_17_7) 
);
defparam n762_s16.INIT=16'h35F3;
  LUT4 n763_s13 (
    .F(n763_17),
    .I0(w_pos_x[6]),
    .I1(w_address_s_pre_17_6),
    .I2(w_address_s_pre_17_7),
    .I3(w_address_s_pre_17_8) 
);
defparam n763_s13.INIT=16'h1000;
  LUT2 n763_s15 (
    .F(n763_19),
    .I0(ff_next_vram4[2]),
    .I1(n766_14) 
);
defparam n763_s15.INIT=4'h8;
  LUT4 n763_s16 (
    .F(n763_20),
    .I0(n1497_30),
    .I1(n763_21),
    .I2(w_pos_x[5]),
    .I3(n751_18) 
);
defparam n763_s16.INIT=16'h0777;
  LUT4 n764_s12 (
    .F(n764_16),
    .I0(n566_31),
    .I1(w_pos_x[4]),
    .I2(w_pattern_name_t12_pre[4]),
    .I3(ff_next_vram2_7_9) 
);
defparam n764_s12.INIT=16'h0777;
  LUT2 n766_s12 (
    .F(n766_16),
    .I0(ff_phase[0]),
    .I1(ff_phase[2]) 
);
defparam n766_s12.INIT=4'h1;
  LUT4 n766_s13 (
    .F(n766_17),
    .I0(ff_pos_x[2]),
    .I1(ff_next_vram2_7_9),
    .I2(ff_pos_x[1]),
    .I3(n1497_30) 
);
defparam n766_s13.INIT=16'h0777;
  LUT2 n768_s12 (
    .F(n768_16),
    .I0(w_address_s_pre_17_6),
    .I1(ff_pos_x[0]) 
);
defparam n768_s12.INIT=4'h4;
  LUT2 n560_s7 (
    .F(n560_12),
    .I0(reg_screen_mode[4]),
    .I1(ff_phase[0]) 
);
defparam n560_s7.INIT=4'h4;
  LUT3 n1551_s6 (
    .F(n1551_9),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[2]) 
);
defparam n1551_s6.INIT=8'hAC;
  LUT3 n1552_s6 (
    .F(n1552_9),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[2]) 
);
defparam n1552_s6.INIT=8'hAC;
  LUT3 n752_s12 (
    .F(n752_16),
    .I0(ff_blink_base[0]),
    .I1(ff_interleaving_page),
    .I2(reg_interleaving_mode) 
);
defparam n752_s12.INIT=8'h70;
  LUT3 n763_s17 (
    .F(n763_21),
    .I0(reg_color_table_base[6]),
    .I1(w_pattern_name_t12_pre[8]),
    .I2(n758_13) 
);
defparam n763_s17.INIT=8'h80;
  LUT4 n765_s13 (
    .F(n765_17),
    .I0(n566_31),
    .I1(w_pos_x[3]),
    .I2(w_pattern_name_t12_pre[3]),
    .I3(ff_next_vram2_7_9) 
);
defparam n765_s13.INIT=16'h0777;
  LUT4 ff_next_vram2_3_s6 (
    .F(ff_next_vram2_3_12),
    .I0(n1125_18),
    .I1(ff_next_vram2_3_10),
    .I2(ff_next_vram2_7_11),
    .I3(ff_next_vram2_7_12) 
);
defparam ff_next_vram2_3_s6.INIT=16'h0700;
  LUT4 ff_next_vram2_7_s8 (
    .F(ff_next_vram2_7_14),
    .I0(n1125_18),
    .I1(ff_next_vram2_7_9),
    .I2(ff_next_vram2_7_11),
    .I3(ff_next_vram2_7_12) 
);
defparam ff_next_vram2_7_s8.INIT=16'h0700;
  LUT4 n180_s4 (
    .F(n180_10),
    .I0(ff_pos_x[0]),
    .I1(ff_pos_x[3]),
    .I2(ff_pos_x[1]),
    .I3(ff_pos_x[2]) 
);
defparam n180_s4.INIT=16'h8000;
  LUT4 n1140_s12 (
    .F(n1140_17),
    .I0(n1497_30),
    .I1(n830_9),
    .I2(w_screen_mode_vram_rdata[23]),
    .I3(n566_31) 
);
defparam n1140_s12.INIT=16'h0777;
  LUT4 n1141_s11 (
    .F(n1141_16),
    .I0(n1497_30),
    .I1(n831_9),
    .I2(w_screen_mode_vram_rdata[22]),
    .I3(n566_31) 
);
defparam n1141_s11.INIT=16'h0777;
  LUT4 n1142_s11 (
    .F(n1142_16),
    .I0(n1497_30),
    .I1(n832_9),
    .I2(w_screen_mode_vram_rdata[21]),
    .I3(n566_31) 
);
defparam n1142_s11.INIT=16'h0777;
  LUT4 n1143_s11 (
    .F(n1143_16),
    .I0(n1497_30),
    .I1(n833_9),
    .I2(w_screen_mode_vram_rdata[20]),
    .I3(n566_31) 
);
defparam n1143_s11.INIT=16'h0777;
  LUT4 ff_next_vram5_7_s6 (
    .F(ff_next_vram5_7_12),
    .I0(n566_31),
    .I1(ff_next_vram2_7_9),
    .I2(ff_phase[1]),
    .I3(ff_next_vram5_7_9) 
);
defparam ff_next_vram5_7_s6.INIT=16'hF100;
  LUT4 ff_next_vram3_7_s6 (
    .F(ff_next_vram3_7_12),
    .I0(n1125_18),
    .I1(n566_31),
    .I2(ff_next_vram2_7_9),
    .I3(ff_next_vram3_7_9) 
);
defparam ff_next_vram3_7_s6.INIT=16'h5700;
  LUT4 ff_next_vram1_7_s8 (
    .F(ff_next_vram1_7_14),
    .I0(ff_next_vram1_7_9),
    .I1(n566_31),
    .I2(ff_next_vram2_7_9),
    .I3(ff_next_vram1_7_11) 
);
defparam ff_next_vram1_7_s8.INIT=16'h5700;
  LUT4 n1778_s5 (
    .F(n1778_9),
    .I0(reg_left_mask),
    .I1(n1778_6),
    .I2(w_screen_pos_x_Z[12]),
    .I3(w_screen_pos_x_Z[13]) 
);
defparam n1778_s5.INIT=16'h0008;
  LUT3 n751_s13 (
    .F(n751_18),
    .I0(n566_31),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]) 
);
defparam n751_s13.INIT=8'h02;
  LUT3 ff_next_vram5_7_s7 (
    .F(ff_next_vram5_7_14),
    .I0(n481_5),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]) 
);
defparam ff_next_vram5_7_s7.INIT=8'h02;
  LUT3 ff_next_vram0_7_s4 (
    .F(ff_next_vram0_7_9),
    .I0(ff_phase[2]),
    .I1(ff_phase[0]),
    .I2(ff_phase[1]) 
);
defparam ff_next_vram0_7_s4.INIT=8'h01;
  LUT4 ff_next_vram1_3_s4 (
    .F(ff_next_vram1_3_10),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]),
    .I2(w_address_s_pre_17_5),
    .I3(ff_next_vram1_7_11) 
);
defparam ff_next_vram1_3_s4.INIT=16'hFE00;
  LUT4 n1826_s4 (
    .F(n1826_10),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_screen_pos_x_Z[2]),
    .I2(w_screen_pos_x_Z[0]),
    .I3(w_screen_pos_x_Z[1]) 
);
defparam n1826_s4.INIT=16'h4000;
  LUT4 ff_pattern7_7_s2 (
    .F(ff_pattern7_7_7),
    .I0(w_screen_pos_x_Z[2]),
    .I1(w_screen_pos_x_Z[3]),
    .I2(w_screen_pos_x_Z[0]),
    .I3(w_screen_pos_x_Z[1]) 
);
defparam ff_pattern7_7_s2.INIT=16'h4000;
  LUT3 n854_s27 (
    .F(n854_36),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[4]),
    .I2(n854_32) 
);
defparam n854_s27.INIT=8'h0E;
  LUT3 n1505_s8 (
    .F(n1505_12),
    .I0(ff_phase[2]),
    .I1(ff_phase[1]),
    .I2(ff_phase[0]) 
);
defparam n1505_s8.INIT=8'h20;
  LUT4 n1155_s12 (
    .F(n1155_17),
    .I0(n837_9),
    .I1(w_screen_mode_vram_rdata[0]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n1155_s12.INIT=16'hCACC;
  LUT4 n1154_s12 (
    .F(n1154_17),
    .I0(n836_9),
    .I1(w_screen_mode_vram_rdata[1]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n1154_s12.INIT=16'hCACC;
  LUT4 n1153_s12 (
    .F(n1153_17),
    .I0(n835_9),
    .I1(w_screen_mode_vram_rdata[2]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n1153_s12.INIT=16'hCACC;
  LUT4 n1152_s15 (
    .F(n1152_20),
    .I0(n834_9),
    .I1(w_screen_mode_vram_rdata[3]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n1152_s15.INIT=16'hCACC;
  LUT4 n757_s18 (
    .F(n757_23),
    .I0(ff_phase[0]),
    .I1(n1497_30),
    .I2(ff_phase[2]),
    .I3(ff_phase[1]) 
);
defparam n757_s18.INIT=16'h0400;
  LUT4 n1131_s20 (
    .F(n1131_25),
    .I0(ff_next_vram2_7_9),
    .I1(reg_backdrop_color[0]),
    .I2(ff_phase[2]),
    .I3(ff_phase[1]) 
);
defparam n1131_s20.INIT=16'h0700;
  LUT4 n1129_s20 (
    .F(n1129_25),
    .I0(ff_next_vram2_7_9),
    .I1(reg_backdrop_color[2]),
    .I2(ff_phase[2]),
    .I3(ff_phase[1]) 
);
defparam n1129_s20.INIT=16'h0700;
  LUT4 n1128_s20 (
    .F(n1128_25),
    .I0(ff_next_vram2_7_9),
    .I1(reg_backdrop_color[3]),
    .I2(ff_phase[2]),
    .I3(ff_phase[1]) 
);
defparam n1128_s20.INIT=16'h0700;
  LUT4 n1127_s19 (
    .F(n1127_24),
    .I0(ff_next_vram2_7_9),
    .I1(reg_backdrop_color[4]),
    .I2(ff_phase[2]),
    .I3(ff_phase[1]) 
);
defparam n1127_s19.INIT=16'h0700;
  LUT4 n1124_s22 (
    .F(n1124_27),
    .I0(ff_next_vram2_7_9),
    .I1(reg_backdrop_color[7]),
    .I2(ff_phase[2]),
    .I3(ff_phase[1]) 
);
defparam n1124_s22.INIT=16'h0700;
  LUT3 n756_s17 (
    .F(n756_22),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]),
    .I2(ff_phase[2]) 
);
defparam n756_s17.INIT=8'h02;
  LUT4 n1127_s20 (
    .F(n1127_26),
    .I0(n566_31),
    .I1(w_screen_mode_vram_rdata[12]),
    .I2(ff_phase[1]),
    .I3(ff_phase[2]) 
);
defparam n1127_s20.INIT=16'h0007;
  LUT4 n1124_s23 (
    .F(n1124_29),
    .I0(n566_31),
    .I1(w_screen_mode_vram_rdata[15]),
    .I2(ff_phase[1]),
    .I3(ff_phase[2]) 
);
defparam n1124_s23.INIT=16'h0007;
  LUT4 ff_next_vram3_3_s4 (
    .F(ff_next_vram3_3_10),
    .I0(ff_phase[1]),
    .I1(ff_phase[2]),
    .I2(w_address_s_pre_17_5),
    .I3(ff_next_vram3_7_9) 
);
defparam ff_next_vram3_3_s4.INIT=16'hFE00;
  LUT4 n1510_s7 (
    .F(n1510_11),
    .I0(n1509_7),
    .I1(reg_screen_mode[2]),
    .I2(n2043_6),
    .I3(reg_backdrop_color[2]) 
);
defparam n1510_s7.INIT=16'h4500;
  LUT3 n1509_s8 (
    .F(n1509_12),
    .I0(reg_screen_mode[2]),
    .I1(n2043_6),
    .I2(reg_backdrop_color[3]) 
);
defparam n1509_s8.INIT=8'hB0;
  LUT4 n763_s18 (
    .F(n763_23),
    .I0(w_address_s_pre_17_6),
    .I1(reg_screen_mode[3]),
    .I2(ff_next_vram2_7_9),
    .I3(w_sprite_mode2) 
);
defparam n763_s18.INIT=16'hA965;
  LUT4 n754_s14 (
    .F(n754_19),
    .I0(w_screen_mode[3]),
    .I1(n2043_6),
    .I2(n566_31),
    .I3(ff_next_vram2_7_9) 
);
defparam n754_s14.INIT=16'h0001;
  LUT4 n757_s19 (
    .F(n757_25),
    .I0(w_screen_mode_3_4),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n757_s19.INIT=16'h2000;
  LUT4 ff_next_vram6_3_s5 (
    .F(ff_next_vram6_3_10),
    .I0(w_address_s_pre_17_7),
    .I1(w_address_s_pre_17_6),
    .I2(w_address_s_pre_17_8),
    .I3(ff_next_vram6_7_9) 
);
defparam ff_next_vram6_3_s5.INIT=16'h2F00;
  LUT4 n861_s21 (
    .F(n861_26),
    .I0(w_screen_mode_vram_rdata[4]),
    .I1(w_address_s_pre_17_6),
    .I2(w_address_s_pre_17_7),
    .I3(w_address_s_pre_17_8) 
);
defparam n861_s21.INIT=16'h1004;
  LUT4 n860_s21 (
    .F(n860_26),
    .I0(w_screen_mode_vram_rdata[5]),
    .I1(w_address_s_pre_17_6),
    .I2(w_address_s_pre_17_7),
    .I3(w_address_s_pre_17_8) 
);
defparam n860_s21.INIT=16'h1004;
  LUT3 n1497_s26 (
    .F(n1497_35),
    .I0(n1501_29),
    .I1(reg_screen_mode[4]),
    .I2(w_next_0_6) 
);
defparam n1497_s26.INIT=8'h40;
  LUT3 n1508_s7 (
    .F(n1508_11),
    .I0(reg_backdrop_color[4]),
    .I1(reg_screen_mode[4]),
    .I2(w_next_0_6) 
);
defparam n1508_s7.INIT=8'h80;
  LUT3 n1507_s7 (
    .F(n1507_11),
    .I0(reg_backdrop_color[5]),
    .I1(reg_screen_mode[4]),
    .I2(w_next_0_6) 
);
defparam n1507_s7.INIT=8'h80;
  LUT3 n1505_s9 (
    .F(n1505_14),
    .I0(reg_backdrop_color[7]),
    .I1(reg_screen_mode[4]),
    .I2(w_next_0_6) 
);
defparam n1505_s9.INIT=8'h80;
  LUT3 n1501_s24 (
    .F(n1501_29),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(n1505_12) 
);
defparam n1501_s24.INIT=8'h80;
  LUT4 n1560_s5 (
    .F(n1560_9),
    .I0(n1560_5),
    .I1(reg_backdrop_color[0]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1560_s5.INIT=16'hACCC;
  LUT4 n1559_s5 (
    .F(n1559_9),
    .I0(n1559_5),
    .I1(reg_backdrop_color[1]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1559_s5.INIT=16'hACCC;
  LUT4 n1558_s6 (
    .F(n1558_10),
    .I0(n1558_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1510_11) 
);
defparam n1558_s6.INIT=16'hFF80;
  LUT4 n1557_s5 (
    .F(n1557_9),
    .I0(n1509_12),
    .I1(n1557_5),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1557_s5.INIT=16'hCAAA;
  LUT4 n1554_s4 (
    .F(n1554_8),
    .I0(n1554_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1506_5) 
);
defparam n1554_s4.INIT=16'hFF80;
  LUT4 n1552_s7 (
    .F(n1552_11),
    .I0(n1552_5),
    .I1(reg_backdrop_color[0]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1552_s7.INIT=16'hACCC;
  LUT4 n1551_s7 (
    .F(n1551_11),
    .I0(n1551_5),
    .I1(reg_backdrop_color[1]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1551_s7.INIT=16'hACCC;
  LUT4 n1550_s7 (
    .F(n1550_11),
    .I0(n1550_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1510_11) 
);
defparam n1550_s7.INIT=16'hFF80;
  LUT4 n1549_s7 (
    .F(n1549_11),
    .I0(n1509_12),
    .I1(n1549_5),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1549_s7.INIT=16'hCAAA;
  LUT4 n1544_s6 (
    .F(n1544_10),
    .I0(n1544_5),
    .I1(reg_backdrop_color[0]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1544_s6.INIT=16'hACCC;
  LUT4 n1543_s6 (
    .F(n1543_10),
    .I0(n1543_5),
    .I1(reg_backdrop_color[1]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1543_s6.INIT=16'hACCC;
  LUT4 n1542_s6 (
    .F(n1542_10),
    .I0(n1542_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1510_11) 
);
defparam n1542_s6.INIT=16'hFF80;
  LUT4 n1535_s6 (
    .F(n1535_10),
    .I0(n1535_5),
    .I1(reg_backdrop_color[1]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1535_s6.INIT=16'hACCC;
  LUT4 n1534_s6 (
    .F(n1534_10),
    .I0(n1534_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1510_11) 
);
defparam n1534_s6.INIT=16'hFF80;
  LUT4 n1533_s6 (
    .F(n1533_10),
    .I0(n1509_12),
    .I1(n1533_5),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1533_s6.INIT=16'hCAAA;
  LUT4 n1519_s6 (
    .F(n1519_10),
    .I0(n1519_5),
    .I1(reg_backdrop_color[1]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1519_s6.INIT=16'hACCC;
  LUT4 n1518_s6 (
    .F(n1518_10),
    .I0(n1518_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1510_11) 
);
defparam n1518_s6.INIT=16'hFF80;
  LUT4 n1517_s6 (
    .F(n1517_10),
    .I0(n1509_12),
    .I1(n1517_5),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1517_s6.INIT=16'hCAAA;
  LUT4 n1511_s6 (
    .F(n1511_10),
    .I0(n1511_5),
    .I1(reg_backdrop_color[1]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1511_s6.INIT=16'hACCC;
  LUT4 n1510_s8 (
    .F(n1510_13),
    .I0(n1510_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1510_11) 
);
defparam n1510_s8.INIT=16'hFF80;
  LUT4 n1509_s9 (
    .F(n1509_14),
    .I0(n1509_12),
    .I1(n1509_6),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1509_s9.INIT=16'hCAAA;
  LUT4 n763_s19 (
    .F(n763_25),
    .I0(reg_screen_mode[0]),
    .I1(w_screen_mode_3_3),
    .I2(w_screen_mode_3_4),
    .I3(ff_next_vram0_7_9) 
);
defparam n763_s19.INIT=16'h0700;
  LUT4 ff_next_vram4_3_s6 (
    .F(ff_next_vram4_3_11),
    .I0(reg_screen_mode[0]),
    .I1(w_screen_mode_3_3),
    .I2(w_screen_mode_3_4),
    .I3(ff_next_vram2_3_10) 
);
defparam ff_next_vram4_3_s6.INIT=16'h0700;
  LUT4 n758_s16 (
    .F(n758_21),
    .I0(n1497_30),
    .I1(w_pattern_name_t12_pre[9]),
    .I2(n2043_6),
    .I3(w_next_0_6) 
);
defparam n758_s16.INIT=16'h000D;
  LUT4 n757_s20 (
    .F(n757_27),
    .I0(n1497_30),
    .I1(w_pattern_name_t12_pre[10]),
    .I2(n2043_6),
    .I3(w_next_0_6) 
);
defparam n757_s20.INIT=16'h000D;
  LUT4 n756_s18 (
    .F(n756_24),
    .I0(n763_23),
    .I1(w_pixel_pos_y_Z[5]),
    .I2(n2043_6),
    .I3(w_next_0_6) 
);
defparam n756_s18.INIT=16'hBBB0;
  LUT3 n1497_s27 (
    .F(n1497_37),
    .I0(n2043_6),
    .I1(w_next_0_6),
    .I2(n1501_29) 
);
defparam n1497_s27.INIT=8'hE0;
  LUT3 n1127_s21 (
    .F(n1127_28),
    .I0(n2043_6),
    .I1(w_next_0_6),
    .I2(ff_next_vram2[4]) 
);
defparam n1127_s21.INIT=8'hE0;
  LUT3 n1124_s24 (
    .F(n1124_31),
    .I0(n2043_6),
    .I1(w_next_0_6),
    .I2(ff_next_vram2[7]) 
);
defparam n1124_s24.INIT=8'hE0;
  LUT3 n1554_s5 (
    .F(n1554_10),
    .I0(n2043_6),
    .I1(w_next_0_6),
    .I2(ff_next_vram6[6]) 
);
defparam n1554_s5.INIT=8'hE0;
  LUT3 n1541_s8 (
    .F(n1541_12),
    .I0(n2043_6),
    .I1(w_next_0_6),
    .I2(ff_next_vram4[3]) 
);
defparam n1541_s8.INIT=8'hE0;
  LUT4 n1520_s6 (
    .F(n1520_10),
    .I0(n1512_9),
    .I1(ff_next_vram1[0]),
    .I2(n2043_6),
    .I3(w_next_0_6) 
);
defparam n1520_s6.INIT=16'hCCCA;
  LUT4 n1512_s7 (
    .F(n1512_11),
    .I0(n1508_9),
    .I1(ff_next_vram0[0]),
    .I2(n2043_6),
    .I3(w_next_0_6) 
);
defparam n1512_s7.INIT=16'h3335;
  LUT4 n1131_s21 (
    .F(n1131_27),
    .I0(n2043_6),
    .I1(w_next_0_6),
    .I2(ff_next_vram2[0]),
    .I3(n1131_25) 
);
defparam n1131_s21.INIT=16'h1F00;
  LUT4 n1129_s21 (
    .F(n1129_27),
    .I0(n2043_6),
    .I1(w_next_0_6),
    .I2(ff_next_vram2[2]),
    .I3(n1129_25) 
);
defparam n1129_s21.INIT=16'h1F00;
  LUT4 n1128_s21 (
    .F(n1128_27),
    .I0(n2043_6),
    .I1(w_next_0_6),
    .I2(ff_next_vram2[3]),
    .I3(n1128_25) 
);
defparam n1128_s21.INIT=16'h1F00;
  LUT4 n765_s14 (
    .F(n765_19),
    .I0(reg_screen_mode[0]),
    .I1(w_screen_mode_3_3),
    .I2(ff_pos_x[2]),
    .I3(n765_17) 
);
defparam n765_s14.INIT=16'h7F00;
  LUT3 n761_s16 (
    .F(n761_21),
    .I0(w_pattern_name_t12_pre[6]),
    .I1(reg_screen_mode[0]),
    .I2(w_screen_mode_3_3) 
);
defparam n761_s16.INIT=8'h80;
  LUT3 n760_s16 (
    .F(n760_21),
    .I0(w_pattern_name_t12_pre[7]),
    .I1(reg_screen_mode[0]),
    .I2(w_screen_mode_3_3) 
);
defparam n760_s16.INIT=8'h80;
  LUT3 n754_s15 (
    .F(n754_21),
    .I0(reg_color_table_base[15]),
    .I1(reg_screen_mode[0]),
    .I2(w_screen_mode_3_3) 
);
defparam n754_s15.INIT=8'h80;
  LUT4 n752_s13 (
    .F(n752_18),
    .I0(reg_color_table_base[17]),
    .I1(reg_screen_mode[0]),
    .I2(w_screen_mode_3_3),
    .I3(n758_13) 
);
defparam n752_s13.INIT=16'h8000;
  LUT3 n768_s13 (
    .F(n768_18),
    .I0(w_pattern_name_t12_pre[3]),
    .I1(reg_screen_mode[0]),
    .I2(w_screen_mode_3_3) 
);
defparam n768_s13.INIT=8'h80;
  LUT4 n762_s17 (
    .F(n762_22),
    .I0(w_pattern_name_t12_pre[9]),
    .I1(reg_color_table_base[7]),
    .I2(reg_screen_mode[0]),
    .I3(w_screen_mode_3_3) 
);
defparam n762_s17.INIT=16'h8000;
  LUT4 n761_s17 (
    .F(n761_23),
    .I0(w_pattern_name_t12_pre[10]),
    .I1(reg_color_table_base[8]),
    .I2(reg_screen_mode[0]),
    .I3(w_screen_mode_3_3) 
);
defparam n761_s17.INIT=16'h8000;
  LUT3 n753_s12 (
    .F(n753_17),
    .I0(reg_color_table_base[16]),
    .I1(reg_screen_mode[0]),
    .I2(w_screen_mode_3_3) 
);
defparam n753_s12.INIT=8'h80;
  LUT4 n1504_s24 (
    .F(n1504_29),
    .I0(w_screen_mode_3_4),
    .I1(ff_next_vram2[0]),
    .I2(reg_screen_mode[0]),
    .I3(w_screen_mode_3_3) 
);
defparam n1504_s24.INIT=16'h0777;
  LUT4 n1503_s24 (
    .F(n1503_29),
    .I0(w_screen_mode_3_4),
    .I1(ff_next_vram2[1]),
    .I2(reg_screen_mode[0]),
    .I3(w_screen_mode_3_3) 
);
defparam n1503_s24.INIT=16'h0777;
  LUT4 n854_s28 (
    .F(n854_38),
    .I0(reg_screen_mode[0]),
    .I1(w_screen_mode_3_3),
    .I2(w_screen_mode_vram_address[1]),
    .I3(n566_31) 
);
defparam n854_s28.INIT=16'h00F7;
  LUT3 n854_s29 (
    .F(n854_40),
    .I0(w_screen_mode_vram_address[1]),
    .I1(reg_screen_mode[0]),
    .I2(w_screen_mode_3_3) 
);
defparam n854_s29.INIT=8'h80;
  LUT4 n1524_s5 (
    .F(n1524_9),
    .I0(n1524_7),
    .I1(reg_screen_mode[0]),
    .I2(w_screen_mode_3_3),
    .I3(n1127_28) 
);
defparam n1524_s5.INIT=16'h007F;
  LUT4 n1521_s4 (
    .F(n1521_8),
    .I0(n1541_8),
    .I1(reg_screen_mode[0]),
    .I2(w_screen_mode_3_3),
    .I3(n1124_31) 
);
defparam n1521_s4.INIT=16'h007F;
  LUT3 n1498_s24 (
    .F(n1498_33),
    .I0(reg_backdrop_color[2]),
    .I1(reg_screen_mode[0]),
    .I2(w_screen_mode_3_3) 
);
defparam n1498_s24.INIT=8'h80;
  LUT3 n2043_s4 (
    .F(n2043_8),
    .I0(reg_screen_mode[0]),
    .I1(w_screen_mode_3_3),
    .I2(n2043_6) 
);
defparam n2043_s4.INIT=8'h07;
  LUT3 ff_next_vram6_7_s4 (
    .F(ff_next_vram6_7_9),
    .I0(reg_screen_mode[0]),
    .I1(w_screen_mode_3_3),
    .I2(ff_next_vram4_7_7) 
);
defparam ff_next_vram6_7_s4.INIT=8'h70;
  LUT4 n1500_s23 (
    .F(n1500_32),
    .I0(reg_screen_mode[0]),
    .I1(w_screen_mode_3_3),
    .I2(reg_backdrop_color[0]),
    .I3(n1500_30) 
);
defparam n1500_s23.INIT=16'h80FF;
  LUT4 n1499_s23 (
    .F(n1499_32),
    .I0(reg_screen_mode[0]),
    .I1(w_screen_mode_3_3),
    .I2(reg_backdrop_color[1]),
    .I3(n1499_30) 
);
defparam n1499_s23.INIT=16'h80FF;
  LUT4 n1497_s28 (
    .F(n1497_39),
    .I0(reg_screen_mode[0]),
    .I1(w_screen_mode_3_3),
    .I2(reg_backdrop_color[3]),
    .I3(n1497_31) 
);
defparam n1497_s28.INIT=16'h80FF;
  LUT4 n184_s5 (
    .F(n184_11),
    .I0(n184_8),
    .I1(ff_pos_x_5_9),
    .I2(ff_state_1_7),
    .I3(ff_pos_x[0]) 
);
defparam n184_s5.INIT=16'hCF10;
  LUT2 ff_pos_x_5_s8 (
    .F(ff_pos_x_5_14),
    .I0(ff_pos_x_5_9),
    .I1(ff_state_1_7) 
);
defparam ff_pos_x_5_s8.INIT=4'h4;
  LUT3 n751_s14 (
    .F(n751_20),
    .I0(n751_13),
    .I1(n757_25),
    .I2(n766_14) 
);
defparam n751_s14.INIT=8'h01;
  LUT4 n140_s5 (
    .F(n140_11),
    .I0(ff_phase[0]),
    .I1(ff_pos_x_5_9),
    .I2(n358_10),
    .I3(ff_screen_h_in_active_10) 
);
defparam n140_s5.INIT=16'h0054;
  LUT4 n1498_s25 (
    .F(n1498_35),
    .I0(reg_backdrop_color[2]),
    .I1(reg_screen_mode[0]),
    .I2(w_screen_mode_3_3),
    .I3(n1498_31) 
);
defparam n1498_s25.INIT=16'h80FF;
  LUT4 n1827_s4 (
    .F(n1827_8),
    .I0(reg_screen_mode[0]),
    .I1(w_screen_mode_3_3),
    .I2(n2043_6),
    .I3(n1826_10) 
);
defparam n1827_s4.INIT=16'h00F8;
  LUT4 n858_s21 (
    .F(n858_26),
    .I0(w_screen_mode_vram_rdata[19]),
    .I1(w_screen_mode_vram_address[1]),
    .I2(reg_screen_mode[0]),
    .I3(w_screen_mode_3_3) 
);
defparam n858_s21.INIT=16'h4000;
  LUT4 n859_s21 (
    .F(n859_26),
    .I0(w_screen_mode_vram_rdata[18]),
    .I1(w_screen_mode_vram_address[1]),
    .I2(reg_screen_mode[0]),
    .I3(w_screen_mode_3_3) 
);
defparam n859_s21.INIT=16'h4000;
  LUT4 ff_screen_h_in_active_s9 (
    .F(ff_screen_h_in_active_15),
    .I0(reg_screen_mode[0]),
    .I1(w_screen_mode_3_3),
    .I2(ff_next_vram2_7_9),
    .I3(n184_8) 
);
defparam ff_screen_h_in_active_s9.INIT=16'hF800;
  LUT4 n759_s17 (
    .F(n759_22),
    .I0(ff_phase[1]),
    .I1(n566_31),
    .I2(ff_phase[0]),
    .I3(ff_phase[2]) 
);
defparam n759_s17.INIT=16'h0008;
  LUT4 ff_next_vram0_7_s5 (
    .F(ff_next_vram0_7_11),
    .I0(n481_5),
    .I1(ff_phase[2]),
    .I2(ff_phase[0]),
    .I3(ff_phase[1]) 
);
defparam ff_next_vram0_7_s5.INIT=16'h0002;
  LUT4 n754_s16 (
    .F(n754_23),
    .I0(reg_pattern_name_table_base[14]),
    .I1(ff_phase[2]),
    .I2(ff_phase[0]),
    .I3(ff_phase[1]) 
);
defparam n754_s16.INIT=16'h0002;
  LUT4 n1512_s8 (
    .F(n1512_13),
    .I0(ff_pattern1[0]),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n1512_s8.INIT=16'h5155;
  LUT4 n1520_s7 (
    .F(n1520_12),
    .I0(ff_phase[2]),
    .I1(ff_phase[1]),
    .I2(ff_phase[0]),
    .I3(ff_pattern2[0]) 
);
defparam n1520_s7.INIT=16'hDF00;
  LUT4 n1525_s6 (
    .F(n1525_10),
    .I0(ff_phase[2]),
    .I1(ff_phase[1]),
    .I2(ff_phase[0]),
    .I3(ff_pattern3[3]) 
);
defparam n1525_s6.INIT=16'hDF00;
  LUT4 n1526_s4 (
    .F(n1526_8),
    .I0(ff_phase[2]),
    .I1(ff_phase[1]),
    .I2(ff_phase[0]),
    .I3(ff_pattern3[2]) 
);
defparam n1526_s4.INIT=16'hDF00;
  LUT4 n1527_s4 (
    .F(n1527_8),
    .I0(ff_pattern3[1]),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n1527_s4.INIT=16'h5155;
  LUT4 n1528_s4 (
    .F(n1528_8),
    .I0(ff_pattern3[0]),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n1528_s4.INIT=16'h5155;
  LUT4 n1536_s8 (
    .F(n1536_12),
    .I0(ff_pattern4[0]),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n1536_s8.INIT=16'h5155;
  DFFCE ff_phase_1_s0 (
    .Q(ff_phase[1]),
    .D(n139_7),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_phase_0_s0 (
    .Q(ff_phase[0]),
    .D(n140_11),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_valid_s0 (
    .Q(w_screen_mode_vram_valid),
    .D(n560_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_17_s0 (
    .Q(w_screen_mode_vram_address[17]),
    .D(n751_10),
    .CLK(clk85m),
    .CE(n156_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_16_s0 (
    .Q(w_screen_mode_vram_address[16]),
    .D(n752_10),
    .CLK(clk85m),
    .CE(n156_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_15_s0 (
    .Q(w_screen_mode_vram_address[15]),
    .D(n753_10),
    .CLK(clk85m),
    .CE(n156_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_14_s0 (
    .Q(w_screen_mode_vram_address[14]),
    .D(n754_10),
    .CLK(clk85m),
    .CE(n156_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_13_s0 (
    .Q(w_screen_mode_vram_address[13]),
    .D(n755_10),
    .CLK(clk85m),
    .CE(n156_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_12_s0 (
    .Q(w_screen_mode_vram_address[12]),
    .D(n756_10),
    .CLK(clk85m),
    .CE(n156_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_11_s0 (
    .Q(w_screen_mode_vram_address[11]),
    .D(n757_10),
    .CLK(clk85m),
    .CE(n156_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_10_s0 (
    .Q(w_screen_mode_vram_address[10]),
    .D(n758_10),
    .CLK(clk85m),
    .CE(n156_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_9_s0 (
    .Q(w_screen_mode_vram_address[9]),
    .D(n759_10),
    .CLK(clk85m),
    .CE(n156_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_8_s0 (
    .Q(w_screen_mode_vram_address[8]),
    .D(n760_10),
    .CLK(clk85m),
    .CE(n156_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_7_s0 (
    .Q(w_screen_mode_vram_address[7]),
    .D(n761_10),
    .CLK(clk85m),
    .CE(n156_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_6_s0 (
    .Q(w_screen_mode_vram_address[6]),
    .D(n762_10),
    .CLK(clk85m),
    .CE(n156_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_5_s0 (
    .Q(w_screen_mode_vram_address[5]),
    .D(n763_10),
    .CLK(clk85m),
    .CE(n156_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_4_s0 (
    .Q(w_screen_mode_vram_address[4]),
    .D(n764_10),
    .CLK(clk85m),
    .CE(n156_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_3_s0 (
    .Q(w_screen_mode_vram_address[3]),
    .D(n765_10),
    .CLK(clk85m),
    .CE(n156_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_2_s0 (
    .Q(w_screen_mode_vram_address[2]),
    .D(n766_10),
    .CLK(clk85m),
    .CE(n156_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_1_s0 (
    .Q(w_screen_mode_vram_address[1]),
    .D(n767_10),
    .CLK(clk85m),
    .CE(n156_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_0_s0 (
    .Q(w_screen_mode_vram_address[0]),
    .D(n768_10),
    .CLK(clk85m),
    .CE(n156_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_7_s0 (
    .Q(ff_next_vram0[7]),
    .D(n854_29),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_6_s0 (
    .Q(ff_next_vram0[6]),
    .D(n855_29),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_5_s0 (
    .Q(ff_next_vram0[5]),
    .D(n856_29),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_4_s0 (
    .Q(ff_next_vram0[4]),
    .D(n857_29),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_3_s0 (
    .Q(ff_next_vram0[3]),
    .D(n858_22),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_2_s0 (
    .Q(ff_next_vram0[2]),
    .D(n859_22),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_1_s0 (
    .Q(ff_next_vram0[1]),
    .D(n860_22),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_0_s0 (
    .Q(ff_next_vram0[0]),
    .D(n861_22),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_7_s0 (
    .Q(ff_next_vram1[7]),
    .D(n1148_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_6_s0 (
    .Q(ff_next_vram1[6]),
    .D(n1149_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_5_s0 (
    .Q(ff_next_vram1[5]),
    .D(n1150_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_4_s0 (
    .Q(ff_next_vram1[4]),
    .D(n1151_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_3_s0 (
    .Q(ff_next_vram1[3]),
    .D(n1152_20),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_2_s0 (
    .Q(ff_next_vram1[2]),
    .D(n1153_17),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_1_s0 (
    .Q(ff_next_vram1[1]),
    .D(n1154_17),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_0_s0 (
    .Q(ff_next_vram1[0]),
    .D(n1155_17),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_7_s0 (
    .Q(ff_next_vram2[7]),
    .D(n1124_17),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_6_s0 (
    .Q(ff_next_vram2[6]),
    .D(n1125_16),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_5_s0 (
    .Q(ff_next_vram2[5]),
    .D(n1126_16),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_4_s0 (
    .Q(ff_next_vram2[4]),
    .D(n1127_16),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_3_s0 (
    .Q(ff_next_vram2[3]),
    .D(n1128_18),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_2_s0 (
    .Q(ff_next_vram2[2]),
    .D(n1129_18),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_1_s0 (
    .Q(ff_next_vram2[1]),
    .D(n1130_18),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_0_s0 (
    .Q(ff_next_vram2[0]),
    .D(n1131_18),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_7_s0 (
    .Q(ff_next_vram3[7]),
    .D(n1132_17),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_6_s0 (
    .Q(ff_next_vram3[6]),
    .D(n1133_17),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_5_s0 (
    .Q(ff_next_vram3[5]),
    .D(n1134_17),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_4_s0 (
    .Q(ff_next_vram3[4]),
    .D(n1135_17),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_3_s0 (
    .Q(ff_next_vram3[3]),
    .D(n1136_18),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_2_s0 (
    .Q(ff_next_vram3[2]),
    .D(n1137_17),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_1_s0 (
    .Q(ff_next_vram3[1]),
    .D(n1138_17),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_0_s0 (
    .Q(ff_next_vram3[0]),
    .D(n1139_17),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_7_s0 (
    .Q(ff_next_vram4[7]),
    .D(n862_30),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_6_s0 (
    .Q(ff_next_vram4[6]),
    .D(n863_29),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_5_s0 (
    .Q(ff_next_vram4[5]),
    .D(n864_29),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_4_s0 (
    .Q(ff_next_vram4[4]),
    .D(n865_29),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_3_s0 (
    .Q(ff_next_vram4[3]),
    .D(n866_30),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_2_s0 (
    .Q(ff_next_vram4[2]),
    .D(n867_30),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_1_s0 (
    .Q(ff_next_vram4[1]),
    .D(n868_30),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_0_s0 (
    .Q(ff_next_vram4[0]),
    .D(n869_30),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_7_s0 (
    .Q(ff_next_vram5[7]),
    .D(n1140_13),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_6_s0 (
    .Q(ff_next_vram5[6]),
    .D(n1141_13),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_5_s0 (
    .Q(ff_next_vram5[5]),
    .D(n1142_13),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_4_s0 (
    .Q(ff_next_vram5[4]),
    .D(n1143_13),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_3_s0 (
    .Q(ff_next_vram5[3]),
    .D(n1144_13),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_2_s0 (
    .Q(ff_next_vram5[2]),
    .D(n1145_13),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_1_s0 (
    .Q(ff_next_vram5[1]),
    .D(n1146_13),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_0_s0 (
    .Q(ff_next_vram5[0]),
    .D(n1147_13),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_7_s0 (
    .Q(ff_next_vram6[7]),
    .D(n878_25),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_6_s0 (
    .Q(ff_next_vram6[6]),
    .D(n879_25),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_5_s0 (
    .Q(ff_next_vram6[5]),
    .D(n880_25),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_4_s0 (
    .Q(ff_next_vram6[4]),
    .D(n881_25),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_3_s0 (
    .Q(ff_next_vram6[3]),
    .D(n882_26),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_2_s0 (
    .Q(ff_next_vram6[2]),
    .D(n883_24),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_1_s0 (
    .Q(ff_next_vram6[1]),
    .D(n884_24),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_0_s0 (
    .Q(ff_next_vram6[0]),
    .D(n885_24),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_7_s0 (
    .Q(ff_next_vram7[7]),
    .D(n1156_14),
    .CLK(clk85m),
    .CE(ff_next_vram7_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_6_s0 (
    .Q(ff_next_vram7[6]),
    .D(n1157_14),
    .CLK(clk85m),
    .CE(ff_next_vram7_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_5_s0 (
    .Q(ff_next_vram7[5]),
    .D(n1158_14),
    .CLK(clk85m),
    .CE(ff_next_vram7_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_4_s0 (
    .Q(ff_next_vram7[4]),
    .D(n1159_14),
    .CLK(clk85m),
    .CE(ff_next_vram7_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_3_s0 (
    .Q(ff_next_vram7[3]),
    .D(w_screen_mode_vram_rdata[27]),
    .CLK(clk85m),
    .CE(ff_next_vram7_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_2_s0 (
    .Q(ff_next_vram7[2]),
    .D(w_screen_mode_vram_rdata[26]),
    .CLK(clk85m),
    .CE(ff_next_vram7_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_1_s0 (
    .Q(ff_next_vram7[1]),
    .D(w_screen_mode_vram_rdata[25]),
    .CLK(clk85m),
    .CE(ff_next_vram7_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_0_s0 (
    .Q(ff_next_vram7[0]),
    .D(w_screen_mode_vram_rdata[24]),
    .CLK(clk85m),
    .CE(ff_next_vram7_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_7_s0 (
    .Q(ff_pattern0[7]),
    .D(n1505_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_6_s0 (
    .Q(ff_pattern0[6]),
    .D(n1506_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_5_s0 (
    .Q(ff_pattern0[5]),
    .D(n1507_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_4_s0 (
    .Q(ff_pattern0[4]),
    .D(n1508_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_3_s0 (
    .Q(ff_pattern0[3]),
    .D(n1509_14),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_2_s0 (
    .Q(ff_pattern0[2]),
    .D(n1510_13),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_1_s0 (
    .Q(ff_pattern0[1]),
    .D(n1511_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_0_s0 (
    .Q(ff_pattern0[0]),
    .D(n1512_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_7_s0 (
    .Q(ff_pattern1[7]),
    .D(n1513_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_6_s0 (
    .Q(ff_pattern1[6]),
    .D(n1514_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_5_s0 (
    .Q(ff_pattern1[5]),
    .D(n1515_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_4_s0 (
    .Q(ff_pattern1[4]),
    .D(n1516_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_3_s0 (
    .Q(ff_pattern1[3]),
    .D(n1517_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_2_s0 (
    .Q(ff_pattern1[2]),
    .D(n1518_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_1_s0 (
    .Q(ff_pattern1[1]),
    .D(n1519_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_0_s0 (
    .Q(ff_pattern1[0]),
    .D(n1520_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_7_s0 (
    .Q(ff_pattern2[7]),
    .D(n1521_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_6_s0 (
    .Q(ff_pattern2[6]),
    .D(n1522_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_5_s0 (
    .Q(ff_pattern2[5]),
    .D(n1523_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_4_s0 (
    .Q(ff_pattern2[4]),
    .D(n1524_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_3_s0 (
    .Q(ff_pattern2[3]),
    .D(n1525_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_2_s0 (
    .Q(ff_pattern2[2]),
    .D(n1526_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_1_s0 (
    .Q(ff_pattern2[1]),
    .D(n1527_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_0_s0 (
    .Q(ff_pattern2[0]),
    .D(n1528_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_7_s0 (
    .Q(ff_pattern3[7]),
    .D(n1529_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_6_s0 (
    .Q(ff_pattern3[6]),
    .D(n1530_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_5_s0 (
    .Q(ff_pattern3[5]),
    .D(n1531_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_4_s0 (
    .Q(ff_pattern3[4]),
    .D(n1532_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_3_s0 (
    .Q(ff_pattern3[3]),
    .D(n1533_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_2_s0 (
    .Q(ff_pattern3[2]),
    .D(n1534_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_1_s0 (
    .Q(ff_pattern3[1]),
    .D(n1535_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_0_s0 (
    .Q(ff_pattern3[0]),
    .D(n1536_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_7_s0 (
    .Q(ff_pattern4[7]),
    .D(n1537_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_6_s0 (
    .Q(ff_pattern4[6]),
    .D(n1538_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_5_s0 (
    .Q(ff_pattern4[5]),
    .D(n1539_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_4_s0 (
    .Q(ff_pattern4[4]),
    .D(n1540_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_3_s0 (
    .Q(ff_pattern4[3]),
    .D(n1541_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_2_s0 (
    .Q(ff_pattern4[2]),
    .D(n1542_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_1_s0 (
    .Q(ff_pattern4[1]),
    .D(n1543_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_0_s0 (
    .Q(ff_pattern4[0]),
    .D(n1544_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_7_s0 (
    .Q(ff_pattern5[7]),
    .D(n1545_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_6_s0 (
    .Q(ff_pattern5[6]),
    .D(n1546_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_5_s0 (
    .Q(ff_pattern5[5]),
    .D(n1547_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_4_s0 (
    .Q(ff_pattern5[4]),
    .D(n1548_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_3_s0 (
    .Q(ff_pattern5[3]),
    .D(n1549_11),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_2_s0 (
    .Q(ff_pattern5[2]),
    .D(n1550_11),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_1_s0 (
    .Q(ff_pattern5[1]),
    .D(n1551_11),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_0_s0 (
    .Q(ff_pattern5[0]),
    .D(n1552_11),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_7_s0 (
    .Q(ff_pattern6[7]),
    .D(n1553_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_6_s0 (
    .Q(ff_pattern6[6]),
    .D(n1554_8),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_5_s0 (
    .Q(ff_pattern6[5]),
    .D(n1555_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_4_s0 (
    .Q(ff_pattern6[4]),
    .D(n1556_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_3_s0 (
    .Q(ff_pattern6[3]),
    .D(n1557_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_2_s0 (
    .Q(ff_pattern6[2]),
    .D(n1558_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_1_s0 (
    .Q(ff_pattern6[1]),
    .D(n1559_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_0_s0 (
    .Q(ff_pattern6[0]),
    .D(n1560_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_7_s0 (
    .Q(ff_pattern7[7]),
    .D(n1497_39),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_6_s0 (
    .Q(ff_pattern7[6]),
    .D(n1498_35),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_5_s0 (
    .Q(ff_pattern7[5]),
    .D(n1499_32),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_4_s0 (
    .Q(ff_pattern7[4]),
    .D(n1500_32),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_3_s0 (
    .Q(ff_pattern7[3]),
    .D(n1501_23),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_2_s0 (
    .Q(ff_pattern7[2]),
    .D(n1502_23),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_1_s0 (
    .Q(ff_pattern7[1]),
    .D(n1503_23),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_0_s0 (
    .Q(ff_pattern7[0]),
    .D(n1504_23),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFE ff_display_color_en_s0 (
    .Q(w_screen_mode_display_color_en),
    .D(n1778_3),
    .CLK(clk85m),
    .CE(n1779_2) 
);
  DFFCE ff_phase_2_s0 (
    .Q(ff_phase[2]),
    .D(n138_7),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pos_x_5_s1 (
    .Q(ff_pos_x[5]),
    .D(n179_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_14),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_5_s1.INIT=1'b0;
  DFFCE ff_pos_x_4_s1 (
    .Q(ff_pos_x[4]),
    .D(n180_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_14),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_4_s1.INIT=1'b0;
  DFFCE ff_pos_x_3_s1 (
    .Q(ff_pos_x[3]),
    .D(n181_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_14),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_3_s1.INIT=1'b0;
  DFFCE ff_pos_x_2_s1 (
    .Q(ff_pos_x[2]),
    .D(n182_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_14),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_2_s1.INIT=1'b0;
  DFFCE ff_pos_x_1_s1 (
    .Q(ff_pos_x[1]),
    .D(n183_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_14),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_1_s1.INIT=1'b0;
  DFFCE ff_screen_h_in_active_s1 (
    .Q(ff_screen_h_in_active),
    .D(n258_9),
    .CLK(clk85m),
    .CE(ff_screen_h_in_active_9),
    .CLEAR(n36_6) 
);
defparam ff_screen_h_in_active_s1.INIT=1'b0;
  DFFE ff_display_color_7_s1 (
    .Q(w_screen_mode_display_color[7]),
    .D(n1823_7),
    .CLK(clk85m),
    .CE(n1779_2) 
);
defparam ff_display_color_7_s1.INIT=1'b0;
  DFFE ff_display_color_6_s1 (
    .Q(w_screen_mode_display_color[6]),
    .D(n1824_7),
    .CLK(clk85m),
    .CE(n1779_2) 
);
defparam ff_display_color_6_s1.INIT=1'b0;
  DFFE ff_display_color_5_s1 (
    .Q(w_screen_mode_display_color[5]),
    .D(n1825_7),
    .CLK(clk85m),
    .CE(n1779_2) 
);
defparam ff_display_color_5_s1.INIT=1'b0;
  DFFE ff_display_color_4_s1 (
    .Q(w_screen_mode_display_color[4]),
    .D(n1826_7),
    .CLK(clk85m),
    .CE(n1779_2) 
);
defparam ff_display_color_4_s1.INIT=1'b0;
  DFFE ff_display_color_3_s1 (
    .Q(w_screen_mode_display_color[3]),
    .D(n1827_5),
    .CLK(clk85m),
    .CE(n1779_2) 
);
defparam ff_display_color_3_s1.INIT=1'b0;
  DFFE ff_display_color_2_s1 (
    .Q(w_screen_mode_display_color[2]),
    .D(n1828_4),
    .CLK(clk85m),
    .CE(n1779_2) 
);
defparam ff_display_color_2_s1.INIT=1'b0;
  DFFE ff_display_color_1_s1 (
    .Q(w_screen_mode_display_color[1]),
    .D(n1829_4),
    .CLK(clk85m),
    .CE(n1779_2) 
);
defparam ff_display_color_1_s1.INIT=1'b0;
  DFFE ff_display_color_0_s1 (
    .Q(w_screen_mode_display_color[0]),
    .D(n1830_4),
    .CLK(clk85m),
    .CE(n1779_2) 
);
defparam ff_display_color_0_s1.INIT=1'b0;
  DFFC ff_pos_x_0_s3 (
    .Q(ff_pos_x[0]),
    .D(n184_11),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_0_s3.INIT=1'b0;
  ALU w_pattern_name_t12_pre_3_s (
    .SUM(w_pattern_name_t12_pre[3]),
    .COUT(w_pattern_name_t12_pre_3_2),
    .I0(w_screen_pos_y_Z[3]),
    .I1(ff_pos_x[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pattern_name_t12_pre_3_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_4_s (
    .SUM(w_pattern_name_t12_pre[4]),
    .COUT(w_pattern_name_t12_pre_4_2),
    .I0(w_screen_pos_y_Z[4]),
    .I1(ff_pos_x[4]),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_3_2) 
);
defparam w_pattern_name_t12_pre_4_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_5_s (
    .SUM(w_pattern_name_t12_pre[5]),
    .COUT(w_pattern_name_t12_pre_5_2),
    .I0(n322_2),
    .I1(ff_pos_x[5]),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_4_2) 
);
defparam w_pattern_name_t12_pre_5_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_6_s (
    .SUM(w_pattern_name_t12_pre[6]),
    .COUT(w_pattern_name_t12_pre_6_2),
    .I0(n321_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_5_2) 
);
defparam w_pattern_name_t12_pre_6_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_7_s (
    .SUM(w_pattern_name_t12_pre[7]),
    .COUT(w_pattern_name_t12_pre_7_2),
    .I0(n320_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_6_2) 
);
defparam w_pattern_name_t12_pre_7_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_8_s (
    .SUM(w_pattern_name_t12_pre[8]),
    .COUT(w_pattern_name_t12_pre_8_2),
    .I0(n319_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_7_2) 
);
defparam w_pattern_name_t12_pre_8_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_9_s (
    .SUM(w_pattern_name_t12_pre[9]),
    .COUT(w_pattern_name_t12_pre_9_2),
    .I0(n318_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_8_2) 
);
defparam w_pattern_name_t12_pre_9_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_10_s (
    .SUM(w_pattern_name_t12_pre[10]),
    .COUT(w_pattern_name_t12_pre_10_0_COUT),
    .I0(n317_6),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_9_2) 
);
defparam w_pattern_name_t12_pre_10_s.ALU_MODE=0;
  ALU w_pixel_phase_x_0_s (
    .SUM(w_pixel_phase_x[0]),
    .COUT(w_pixel_phase_x_0_3),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_horizontal_offset_l[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_pixel_phase_x_0_s.ALU_MODE=1;
  ALU w_pixel_phase_x_1_s (
    .SUM(w_pixel_phase_x[1]),
    .COUT(w_pixel_phase_x_1_3),
    .I0(w_screen_pos_x_Z[5]),
    .I1(w_horizontal_offset_l[1]),
    .I3(GND),
    .CIN(w_pixel_phase_x_0_3) 
);
defparam w_pixel_phase_x_1_s.ALU_MODE=1;
  ALU w_scroll_pos_x_2_s (
    .SUM(w_scroll_pos_x[2]),
    .COUT(w_scroll_pos_x_2_3),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_horizontal_offset_l[2]),
    .I3(GND),
    .CIN(w_pixel_phase_x_1_3) 
);
defparam w_scroll_pos_x_2_s.ALU_MODE=1;
  ALU w_scroll_pos_x_3_s (
    .SUM(w_scroll_pos_x[3]),
    .COUT(w_scroll_pos_x_3_3),
    .I0(w_screen_pos_x_Z[7]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_2_3) 
);
defparam w_scroll_pos_x_3_s.ALU_MODE=1;
  ALU w_scroll_pos_x_4_s (
    .SUM(w_scroll_pos_x[4]),
    .COUT(w_scroll_pos_x_4_3),
    .I0(w_screen_pos_x_Z[8]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_3_3) 
);
defparam w_scroll_pos_x_4_s.ALU_MODE=1;
  ALU w_scroll_pos_x_5_s (
    .SUM(w_scroll_pos_x[5]),
    .COUT(w_scroll_pos_x_5_3),
    .I0(w_screen_pos_x_Z[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_4_3) 
);
defparam w_scroll_pos_x_5_s.ALU_MODE=1;
  ALU w_scroll_pos_x_6_s (
    .SUM(w_scroll_pos_x[6]),
    .COUT(w_scroll_pos_x_6_3),
    .I0(w_screen_pos_x_Z[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_5_3) 
);
defparam w_scroll_pos_x_6_s.ALU_MODE=1;
  ALU w_scroll_pos_x_7_s (
    .SUM(w_scroll_pos_x[7]),
    .COUT(w_scroll_pos_x_7_3),
    .I0(w_screen_pos_x_Z[11]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_6_3) 
);
defparam w_scroll_pos_x_7_s.ALU_MODE=1;
  ALU w_scroll_pos_x_8_s (
    .SUM(w_scroll_pos_x[8]),
    .COUT(w_scroll_pos_x_8_3),
    .I0(w_screen_pos_x_Z[12]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_7_3) 
);
defparam w_scroll_pos_x_8_s.ALU_MODE=1;
  ALU w_scroll_pos_x_9_s (
    .SUM(w_scroll_pos_x[9]),
    .COUT(w_scroll_pos_x_9_0_COUT),
    .I0(w_screen_pos_x_Z[13]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_8_3) 
);
defparam w_scroll_pos_x_9_s.ALU_MODE=1;
  ALU n322_s (
    .SUM(n322_2),
    .COUT(n322_3),
    .I0(w_screen_pos_y_Z[3]),
    .I1(w_screen_pos_y_Z[5]),
    .I3(GND),
    .CIN(GND) 
);
defparam n322_s.ALU_MODE=0;
  ALU n321_s (
    .SUM(n321_2),
    .COUT(n321_3),
    .I0(w_screen_pos_y_Z[4]),
    .I1(w_screen_pos_y_Z[6]),
    .I3(GND),
    .CIN(n322_3) 
);
defparam n321_s.ALU_MODE=0;
  ALU n320_s (
    .SUM(n320_2),
    .COUT(n320_3),
    .I0(w_screen_pos_y_Z[5]),
    .I1(w_screen_pos_y_Z[7]),
    .I3(GND),
    .CIN(n321_3) 
);
defparam n320_s.ALU_MODE=0;
  ALU n319_s (
    .SUM(n319_2),
    .COUT(n319_3),
    .I0(w_screen_pos_y_Z[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n320_3) 
);
defparam n319_s.ALU_MODE=0;
  ALU n318_s (
    .SUM(n318_2),
    .COUT(n317_6),
    .I0(w_screen_pos_y_Z[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n319_3) 
);
defparam n318_s.ALU_MODE=0;
  ALU w_pos_x_0_s (
    .SUM(w_pos_x[0]),
    .COUT(w_pos_x_0_4),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_horizontal_offset_l[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_pos_x_0_s.ALU_MODE=1;
  ALU w_pos_x_1_s (
    .SUM(w_pos_x[1]),
    .COUT(w_pos_x_1_4),
    .I0(w_screen_pos_x_Z[5]),
    .I1(w_horizontal_offset_l[1]),
    .I3(GND),
    .CIN(w_pos_x_0_4) 
);
defparam w_pos_x_1_s.ALU_MODE=1;
  ALU w_pos_x_2_s (
    .SUM(w_pos_x[2]),
    .COUT(w_pos_x_2_4),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_horizontal_offset_l[2]),
    .I3(GND),
    .CIN(w_pos_x_1_4) 
);
defparam w_pos_x_2_s.ALU_MODE=1;
  ALU w_pos_x_3_s (
    .SUM(w_pos_x[3]),
    .COUT(w_pos_x_3_4),
    .I0(w_pixel_pos_x_Z[3]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_2_4) 
);
defparam w_pos_x_3_s.ALU_MODE=1;
  ALU w_pos_x_4_s (
    .SUM(w_pos_x[4]),
    .COUT(w_pos_x_4_4),
    .I0(w_pixel_pos_x_Z[4]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_3_4) 
);
defparam w_pos_x_4_s.ALU_MODE=1;
  ALU w_pos_x_5_s (
    .SUM(w_pos_x[5]),
    .COUT(w_pos_x_5_4),
    .I0(w_pixel_pos_x_Z[5]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_4_4) 
);
defparam w_pos_x_5_s.ALU_MODE=1;
  ALU w_pos_x_6_s (
    .SUM(w_pos_x[6]),
    .COUT(w_pos_x_6_4),
    .I0(w_pixel_pos_x_Z[6]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_5_4) 
);
defparam w_pos_x_6_s.ALU_MODE=1;
  ALU w_pos_x_7_s (
    .SUM(w_pos_x[7]),
    .COUT(w_pos_x_7_4),
    .I0(w_pixel_pos_x_Z[7]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_6_4) 
);
defparam w_pos_x_7_s.ALU_MODE=1;
  ALU w_pos_x_8_s (
    .SUM(w_pos_x[8]),
    .COUT(w_pos_x_8_0_COUT),
    .I0(w_pixel_pos_x_Z[8]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_7_4) 
);
defparam w_pos_x_8_s.ALU_MODE=1;
  MUX2_LUT5 n830_s5 (
    .O(n830_9),
    .I0(n830_6),
    .I1(n830_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n831_s5 (
    .O(n831_9),
    .I0(n831_6),
    .I1(n831_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n832_s5 (
    .O(n832_9),
    .I0(n832_6),
    .I1(n832_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n833_s5 (
    .O(n833_9),
    .I0(n833_6),
    .I1(n833_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n834_s5 (
    .O(n834_9),
    .I0(n834_6),
    .I1(n834_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n835_s5 (
    .O(n835_9),
    .I0(n835_6),
    .I1(n835_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n836_s5 (
    .O(n836_9),
    .I0(n836_6),
    .I1(n836_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n837_s5 (
    .O(n837_9),
    .I0(n837_6),
    .I1(n837_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n866_s26 (
    .O(n866_30),
    .I0(n866_28),
    .I1(n850_2),
    .S0(w_screen_mode[3]) 
);
  MUX2_LUT5 n867_s26 (
    .O(n867_30),
    .I0(n867_28),
    .I1(n851_2),
    .S0(w_screen_mode[3]) 
);
  MUX2_LUT5 n868_s26 (
    .O(n868_30),
    .I0(n868_28),
    .I1(n852_2),
    .S0(w_screen_mode[3]) 
);
  MUX2_LUT5 n869_s26 (
    .O(n869_30),
    .I0(n869_28),
    .I1(n853_2),
    .S0(w_screen_mode[3]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_screen_mode */
module vdp_sprite_select_visible_planes (
  clk85m,
  n36_6,
  w_screen_v_active,
  reg_display_on,
  reg_sprite_magify,
  n1267_5,
  reg_sprite_16x16,
  reg_sprite_disable,
  n870_16,
  w_sprite_mode2,
  n156_2,
  n1778_6,
  w_screen_mode_3_3,
  ff_next_vram2_7_9,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_pixel_pos_y_Z,
  w_screen_pos_x_Z_0,
  w_screen_pos_x_Z_1,
  w_screen_pos_x_Z_2,
  w_screen_pos_x_Z_3,
  w_screen_pos_x_Z_4,
  w_screen_pos_x_Z_5,
  w_screen_pos_x_Z_6,
  w_screen_pos_x_Z_7,
  w_screen_pos_x_Z_12,
  w_screen_pos_x_Z_13,
  reg_screen_mode,
  ff_vram_valid,
  w_selected_en,
  n481_5,
  n358_10,
  w_selected_plane_num,
  w_selected_x,
  w_selected_pattern,
  w_selected_color_0,
  w_selected_color_1,
  w_selected_color_2,
  w_selected_color_3,
  w_selected_color_7,
  w_selected_count,
  w_selected_y
)
;
input clk85m;
input n36_6;
input w_screen_v_active;
input reg_display_on;
input reg_sprite_magify;
input n1267_5;
input reg_sprite_16x16;
input reg_sprite_disable;
input n870_16;
input w_sprite_mode2;
input n156_2;
input n1778_6;
input w_screen_mode_3_3;
input ff_next_vram2_7_9;
input w_sprite_vram_rdata_0;
input w_sprite_vram_rdata_1;
input w_sprite_vram_rdata_2;
input w_sprite_vram_rdata_3;
input w_sprite_vram_rdata_4;
input w_sprite_vram_rdata_5;
input w_sprite_vram_rdata_6;
input w_sprite_vram_rdata_7;
input w_sprite_vram_rdata_8;
input w_sprite_vram_rdata_9;
input w_sprite_vram_rdata_10;
input w_sprite_vram_rdata_11;
input w_sprite_vram_rdata_12;
input w_sprite_vram_rdata_13;
input w_sprite_vram_rdata_14;
input w_sprite_vram_rdata_15;
input w_sprite_vram_rdata_16;
input w_sprite_vram_rdata_17;
input w_sprite_vram_rdata_18;
input w_sprite_vram_rdata_19;
input w_sprite_vram_rdata_20;
input w_sprite_vram_rdata_21;
input w_sprite_vram_rdata_22;
input w_sprite_vram_rdata_23;
input w_sprite_vram_rdata_24;
input w_sprite_vram_rdata_25;
input w_sprite_vram_rdata_26;
input w_sprite_vram_rdata_27;
input w_sprite_vram_rdata_31;
input [7:0] w_pixel_pos_y_Z;
input w_screen_pos_x_Z_0;
input w_screen_pos_x_Z_1;
input w_screen_pos_x_Z_2;
input w_screen_pos_x_Z_3;
input w_screen_pos_x_Z_4;
input w_screen_pos_x_Z_5;
input w_screen_pos_x_Z_6;
input w_screen_pos_x_Z_7;
input w_screen_pos_x_Z_12;
input w_screen_pos_x_Z_13;
input [0:0] reg_screen_mode;
output ff_vram_valid;
output w_selected_en;
output n481_5;
output n358_10;
output [4:0] w_selected_plane_num;
output [7:0] w_selected_x;
output [7:0] w_selected_pattern;
output w_selected_color_0;
output w_selected_color_1;
output w_selected_color_2;
output w_selected_color_3;
output w_selected_color_7;
output [3:0] w_selected_count;
output [3:0] w_selected_y;
wire n481_4;
wire ff_vram_valid_6;
wire ff_selected_count_3_6;
wire ff_select_finish_8;
wire ff_selected_en_6;
wire n362_7;
wire n360_7;
wire n368_9;
wire n165_7;
wire n164_7;
wire n136_6;
wire n129_7;
wire n128_7;
wire n127_7;
wire n126_7;
wire n125_7;
wire n358_7;
wire n481_6;
wire ff_selected_count_3_7;
wire ff_select_finish_9;
wire ff_selected_en_7;
wire n361_8;
wire n136_8;
wire n126_8;
wire ff_select_finish_10;
wire ff_selected_en_8;
wire ff_select_finish_11;
wire ff_selected_en_9;
wire ff_selected_en_10;
wire n479_6;
wire n361_10;
wire n479_8;
wire n136_10;
wire n363_9;
wire ff_select_finish;
wire w_offset_y_0_3;
wire w_offset_y_1_3;
wire w_offset_y_2_3;
wire w_offset_y_3_3;
wire w_offset_y_4_3;
wire w_offset_y_5_3;
wire w_offset_y_6_3;
wire n270_9;
wire [7:0] ff_y;
wire [7:0] w_offset_y;
wire VCC;
wire GND;
  LUT4 n481_s1 (
    .F(n481_4),
    .I0(w_screen_v_active),
    .I1(reg_display_on),
    .I2(n481_5),
    .I3(n481_6) 
);
defparam n481_s1.INIT=16'h8000;
  LUT3 w_selected_y_3_s0 (
    .F(w_selected_y[3]),
    .I0(w_offset_y[3]),
    .I1(w_offset_y[4]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_3_s0.INIT=8'hCA;
  LUT3 w_selected_y_2_s0 (
    .F(w_selected_y[2]),
    .I0(w_offset_y[2]),
    .I1(w_offset_y[3]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_2_s0.INIT=8'hCA;
  LUT3 w_selected_y_1_s0 (
    .F(w_selected_y[1]),
    .I0(w_offset_y[1]),
    .I1(w_offset_y[2]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_1_s0.INIT=8'hCA;
  LUT3 w_selected_y_0_s0 (
    .F(w_selected_y[0]),
    .I0(w_offset_y[0]),
    .I1(w_offset_y[1]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_0_s0.INIT=8'hCA;
  LUT3 ff_vram_valid_s2 (
    .F(ff_vram_valid_6),
    .I0(w_screen_pos_x_Z_13),
    .I1(w_screen_v_active),
    .I2(reg_display_on) 
);
defparam ff_vram_valid_s2.INIT=8'h40;
  LUT4 ff_selected_count_3_s3 (
    .F(ff_selected_count_3_6),
    .I0(ff_selected_count_3_7),
    .I1(n1267_5),
    .I2(w_selected_en),
    .I3(n358_7) 
);
defparam ff_selected_count_3_s3.INIT=16'h40FF;
  LUT4 ff_select_finish_s3 (
    .F(ff_select_finish_8),
    .I0(ff_selected_count_3_7),
    .I1(n1267_5),
    .I2(ff_select_finish_9),
    .I3(n358_7) 
);
defparam ff_select_finish_s3.INIT=16'h80FF;
  LUT4 ff_selected_en_s3 (
    .F(ff_selected_en_6),
    .I0(ff_selected_en_7),
    .I1(n368_9),
    .I2(n1267_5),
    .I3(n358_7) 
);
defparam ff_selected_en_s3.INIT=16'hB0BB;
  LUT3 n362_s2 (
    .F(n362_7),
    .I0(w_selected_count[0]),
    .I1(w_selected_count[1]),
    .I2(n358_7) 
);
defparam n362_s2.INIT=8'h60;
  LUT4 n360_s2 (
    .F(n360_7),
    .I0(w_selected_count[2]),
    .I1(n361_8),
    .I2(w_selected_count[3]),
    .I3(n358_7) 
);
defparam n360_s2.INIT=16'h7800;
  LUT3 n368_s4 (
    .F(n368_9),
    .I0(ff_select_finish_9),
    .I1(n358_7),
    .I2(ff_selected_count_3_7) 
);
defparam n368_s4.INIT=8'h40;
  LUT2 n165_s2 (
    .F(n165_7),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata_16) 
);
defparam n165_s2.INIT=4'h4;
  LUT2 n164_s2 (
    .F(n164_7),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata_17) 
);
defparam n164_s2.INIT=4'h4;
  LUT3 n136_s1 (
    .F(n136_6),
    .I0(n136_10),
    .I1(n136_8),
    .I2(n479_8) 
);
defparam n136_s1.INIT=8'hE0;
  LUT2 n129_s2 (
    .F(n129_7),
    .I0(w_selected_plane_num[0]),
    .I1(n136_10) 
);
defparam n129_s2.INIT=4'h1;
  LUT3 n128_s2 (
    .F(n128_7),
    .I0(n136_10),
    .I1(w_selected_plane_num[1]),
    .I2(w_selected_plane_num[0]) 
);
defparam n128_s2.INIT=8'h14;
  LUT4 n127_s2 (
    .F(n127_7),
    .I0(w_selected_plane_num[1]),
    .I1(w_selected_plane_num[0]),
    .I2(n136_10),
    .I3(w_selected_plane_num[2]) 
);
defparam n127_s2.INIT=16'h0708;
  LUT3 n126_s2 (
    .F(n126_7),
    .I0(n136_10),
    .I1(w_selected_plane_num[3]),
    .I2(n126_8) 
);
defparam n126_s2.INIT=8'h14;
  LUT4 n125_s2 (
    .F(n125_7),
    .I0(w_selected_plane_num[3]),
    .I1(n126_8),
    .I2(n136_10),
    .I3(w_selected_plane_num[4]) 
);
defparam n125_s2.INIT=16'h0708;
  LUT3 n358_s2 (
    .F(n358_7),
    .I0(reg_sprite_disable),
    .I1(n870_16),
    .I2(n358_10) 
);
defparam n358_s2.INIT=8'h10;
  LUT4 n481_s2 (
    .F(n481_5),
    .I0(w_screen_pos_x_Z_0),
    .I1(w_screen_pos_x_Z_1),
    .I2(w_screen_pos_x_Z_2),
    .I3(w_screen_pos_x_Z_3) 
);
defparam n481_s2.INIT=16'h1000;
  LUT3 n481_s3 (
    .F(n481_6),
    .I0(w_screen_pos_x_Z_4),
    .I1(w_screen_pos_x_Z_5),
    .I2(w_screen_pos_x_Z_6) 
);
defparam n481_s3.INIT=8'h40;
  LUT4 ff_selected_count_3_s4 (
    .F(ff_selected_count_3_7),
    .I0(w_screen_pos_x_Z_0),
    .I1(w_screen_pos_x_Z_2),
    .I2(w_screen_pos_x_Z_3),
    .I3(w_screen_pos_x_Z_1) 
);
defparam ff_selected_count_3_s4.INIT=16'h0100;
  LUT3 ff_select_finish_s4 (
    .F(ff_select_finish_9),
    .I0(ff_y[3]),
    .I1(w_sprite_mode2),
    .I2(ff_select_finish_10) 
);
defparam ff_select_finish_s4.INIT=8'h90;
  LUT2 ff_selected_en_s4 (
    .F(ff_selected_en_7),
    .I0(n136_8),
    .I1(ff_selected_en_8) 
);
defparam ff_selected_en_s4.INIT=4'h8;
  LUT2 n361_s3 (
    .F(n361_8),
    .I0(w_selected_count[0]),
    .I1(w_selected_count[1]) 
);
defparam n361_s3.INIT=4'h8;
  LUT4 n136_s3 (
    .F(n136_8),
    .I0(w_sprite_mode2),
    .I1(w_selected_count[2]),
    .I2(ff_select_finish),
    .I3(w_selected_count[3]) 
);
defparam n136_s3.INIT=16'h000B;
  LUT3 n126_s3 (
    .F(n126_8),
    .I0(w_selected_plane_num[1]),
    .I1(w_selected_plane_num[0]),
    .I2(w_selected_plane_num[2]) 
);
defparam n126_s3.INIT=8'h80;
  LUT4 ff_select_finish_s5 (
    .F(ff_select_finish_10),
    .I0(ff_y[5]),
    .I1(ff_y[6]),
    .I2(ff_y[7]),
    .I3(ff_select_finish_11) 
);
defparam ff_select_finish_s5.INIT=16'h4000;
  LUT4 ff_selected_en_s5 (
    .F(ff_selected_en_8),
    .I0(w_offset_y[4]),
    .I1(reg_sprite_magify),
    .I2(ff_selected_en_9),
    .I3(ff_selected_en_10) 
);
defparam ff_selected_en_s5.INIT=16'h0D00;
  LUT4 ff_select_finish_s6 (
    .F(ff_select_finish_11),
    .I0(ff_y[0]),
    .I1(ff_y[1]),
    .I2(ff_y[2]),
    .I3(ff_y[4]) 
);
defparam ff_select_finish_s6.INIT=16'h0100;
  LUT4 ff_selected_en_s6 (
    .F(ff_selected_en_9),
    .I0(reg_sprite_magify),
    .I1(w_offset_y[3]),
    .I2(w_offset_y[4]),
    .I3(reg_sprite_16x16) 
);
defparam ff_selected_en_s6.INIT=16'h00F4;
  LUT4 ff_selected_en_s7 (
    .F(ff_selected_en_10),
    .I0(w_offset_y[5]),
    .I1(w_offset_y[6]),
    .I2(w_offset_y[7]),
    .I3(n270_9) 
);
defparam ff_selected_en_s7.INIT=16'h0100;
  LUT4 n479_s2 (
    .F(n479_6),
    .I0(w_screen_pos_x_Z_13),
    .I1(w_screen_v_active),
    .I2(reg_display_on),
    .I3(n479_8) 
);
defparam n479_s2.INIT=16'h4000;
  LUT4 n361_s4 (
    .F(n361_10),
    .I0(w_selected_count[2]),
    .I1(w_selected_count[0]),
    .I2(w_selected_count[1]),
    .I3(n358_7) 
);
defparam n361_s4.INIT=16'h6A00;
  LUT4 n479_s3 (
    .F(n479_8),
    .I0(n156_2),
    .I1(w_screen_pos_x_Z_4),
    .I2(w_screen_pos_x_Z_5),
    .I3(w_screen_pos_x_Z_6) 
);
defparam n479_s3.INIT=16'h2000;
  LUT4 n136_s4 (
    .F(n136_10),
    .I0(w_screen_pos_x_Z_7),
    .I1(n1778_6),
    .I2(w_screen_pos_x_Z_12),
    .I3(w_screen_pos_x_Z_13) 
);
defparam n136_s4.INIT=16'h0004;
  LUT3 n358_s4 (
    .F(n358_10),
    .I0(reg_screen_mode[0]),
    .I1(w_screen_mode_3_3),
    .I2(ff_next_vram2_7_9) 
);
defparam n358_s4.INIT=8'h07;
  LUT4 n363_s3 (
    .F(n363_9),
    .I0(w_selected_count[0]),
    .I1(reg_sprite_disable),
    .I2(n870_16),
    .I3(n358_10) 
);
defparam n363_s3.INIT=16'h0100;
  DFFCE ff_current_plane_num_3_s0 (
    .Q(w_selected_plane_num[3]),
    .D(n126_7),
    .CLK(clk85m),
    .CE(n479_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_2_s0 (
    .Q(w_selected_plane_num[2]),
    .D(n127_7),
    .CLK(clk85m),
    .CE(n479_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_1_s0 (
    .Q(w_selected_plane_num[1]),
    .D(n128_7),
    .CLK(clk85m),
    .CE(n479_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_0_s0 (
    .Q(w_selected_plane_num[0]),
    .D(n129_7),
    .CLK(clk85m),
    .CE(n479_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s0 (
    .Q(ff_vram_valid),
    .D(n136_6),
    .CLK(clk85m),
    .CE(ff_vram_valid_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_7_s0 (
    .Q(ff_y[7]),
    .D(w_sprite_vram_rdata_7),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_6_s0 (
    .Q(ff_y[6]),
    .D(w_sprite_vram_rdata_6),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_5_s0 (
    .Q(ff_y[5]),
    .D(w_sprite_vram_rdata_5),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_4_s0 (
    .Q(ff_y[4]),
    .D(w_sprite_vram_rdata_4),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_3_s0 (
    .Q(ff_y[3]),
    .D(w_sprite_vram_rdata_3),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_2_s0 (
    .Q(ff_y[2]),
    .D(w_sprite_vram_rdata_2),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_1_s0 (
    .Q(ff_y[1]),
    .D(w_sprite_vram_rdata_1),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_0_s0 (
    .Q(ff_y[0]),
    .D(w_sprite_vram_rdata_0),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_7_s0 (
    .Q(w_selected_x[7]),
    .D(w_sprite_vram_rdata_15),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_6_s0 (
    .Q(w_selected_x[6]),
    .D(w_sprite_vram_rdata_14),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_5_s0 (
    .Q(w_selected_x[5]),
    .D(w_sprite_vram_rdata_13),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_4_s0 (
    .Q(w_selected_x[4]),
    .D(w_sprite_vram_rdata_12),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_3_s0 (
    .Q(w_selected_x[3]),
    .D(w_sprite_vram_rdata_11),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_2_s0 (
    .Q(w_selected_x[2]),
    .D(w_sprite_vram_rdata_10),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_1_s0 (
    .Q(w_selected_x[1]),
    .D(w_sprite_vram_rdata_9),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_0_s0 (
    .Q(w_selected_x[0]),
    .D(w_sprite_vram_rdata_8),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_7_s0 (
    .Q(w_selected_pattern[7]),
    .D(w_sprite_vram_rdata_23),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_6_s0 (
    .Q(w_selected_pattern[6]),
    .D(w_sprite_vram_rdata_22),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_5_s0 (
    .Q(w_selected_pattern[5]),
    .D(w_sprite_vram_rdata_21),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_4_s0 (
    .Q(w_selected_pattern[4]),
    .D(w_sprite_vram_rdata_20),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_3_s0 (
    .Q(w_selected_pattern[3]),
    .D(w_sprite_vram_rdata_19),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_2_s0 (
    .Q(w_selected_pattern[2]),
    .D(w_sprite_vram_rdata_18),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_1_s0 (
    .Q(w_selected_pattern[1]),
    .D(n164_7),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_0_s0 (
    .Q(w_selected_pattern[0]),
    .D(n165_7),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_7_s0 (
    .Q(w_selected_color_7),
    .D(w_sprite_vram_rdata_31),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_3_s0 (
    .Q(w_selected_color_3),
    .D(w_sprite_vram_rdata_27),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_2_s0 (
    .Q(w_selected_color_2),
    .D(w_sprite_vram_rdata_26),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_1_s0 (
    .Q(w_selected_color_1),
    .D(w_sprite_vram_rdata_25),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_0_s0 (
    .Q(w_selected_color_0),
    .D(w_sprite_vram_rdata_24),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_4_s0 (
    .Q(w_selected_plane_num[4]),
    .D(n125_7),
    .CLK(clk85m),
    .CE(n479_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_selected_count_3_s1 (
    .Q(w_selected_count[3]),
    .D(n360_7),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_3_s1.INIT=1'b0;
  DFFCE ff_selected_count_2_s1 (
    .Q(w_selected_count[2]),
    .D(n361_10),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_2_s1.INIT=1'b0;
  DFFCE ff_selected_count_1_s1 (
    .Q(w_selected_count[1]),
    .D(n362_7),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_1_s1.INIT=1'b0;
  DFFCE ff_selected_count_0_s1 (
    .Q(w_selected_count[0]),
    .D(n363_9),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_0_s1.INIT=1'b0;
  DFFCE ff_select_finish_s1 (
    .Q(ff_select_finish),
    .D(n358_7),
    .CLK(clk85m),
    .CE(ff_select_finish_8),
    .CLEAR(n36_6) 
);
defparam ff_select_finish_s1.INIT=1'b0;
  DFFCE ff_selected_en_s1 (
    .Q(w_selected_en),
    .D(n368_9),
    .CLK(clk85m),
    .CE(ff_selected_en_6),
    .CLEAR(n36_6) 
);
  ALU w_offset_y_0_s (
    .SUM(w_offset_y[0]),
    .COUT(w_offset_y_0_3),
    .I0(w_pixel_pos_y_Z[0]),
    .I1(ff_y[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_offset_y_0_s.ALU_MODE=1;
  ALU w_offset_y_1_s (
    .SUM(w_offset_y[1]),
    .COUT(w_offset_y_1_3),
    .I0(w_pixel_pos_y_Z[1]),
    .I1(ff_y[1]),
    .I3(GND),
    .CIN(w_offset_y_0_3) 
);
defparam w_offset_y_1_s.ALU_MODE=1;
  ALU w_offset_y_2_s (
    .SUM(w_offset_y[2]),
    .COUT(w_offset_y_2_3),
    .I0(w_pixel_pos_y_Z[2]),
    .I1(ff_y[2]),
    .I3(GND),
    .CIN(w_offset_y_1_3) 
);
defparam w_offset_y_2_s.ALU_MODE=1;
  ALU w_offset_y_3_s (
    .SUM(w_offset_y[3]),
    .COUT(w_offset_y_3_3),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(ff_y[3]),
    .I3(GND),
    .CIN(w_offset_y_2_3) 
);
defparam w_offset_y_3_s.ALU_MODE=1;
  ALU w_offset_y_4_s (
    .SUM(w_offset_y[4]),
    .COUT(w_offset_y_4_3),
    .I0(w_pixel_pos_y_Z[4]),
    .I1(ff_y[4]),
    .I3(GND),
    .CIN(w_offset_y_3_3) 
);
defparam w_offset_y_4_s.ALU_MODE=1;
  ALU w_offset_y_5_s (
    .SUM(w_offset_y[5]),
    .COUT(w_offset_y_5_3),
    .I0(w_pixel_pos_y_Z[5]),
    .I1(ff_y[5]),
    .I3(GND),
    .CIN(w_offset_y_4_3) 
);
defparam w_offset_y_5_s.ALU_MODE=1;
  ALU w_offset_y_6_s (
    .SUM(w_offset_y[6]),
    .COUT(w_offset_y_6_3),
    .I0(w_pixel_pos_y_Z[6]),
    .I1(ff_y[6]),
    .I3(GND),
    .CIN(w_offset_y_5_3) 
);
defparam w_offset_y_6_s.ALU_MODE=1;
  ALU w_offset_y_7_s (
    .SUM(w_offset_y[7]),
    .COUT(n270_9),
    .I0(w_pixel_pos_y_Z[7]),
    .I1(ff_y[7]),
    .I3(GND),
    .CIN(w_offset_y_6_3) 
);
defparam w_offset_y_7_s.ALU_MODE=1;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_sprite_select_visible_planes */
module vdp_sprite_info_collect (
  clk85m,
  w_sprite_mode2,
  n36_6,
  ff_state_1_7,
  ff_reset_n2_1,
  n1778_4,
  w_screen_v_active,
  w_selected_en,
  reg_display_on,
  n1778_6,
  n156_2,
  reg_sprite_16x16,
  n215_8,
  w_selected_y,
  w_selected_x,
  w_selected_pattern,
  w_selected_color_0,
  w_selected_color_1,
  w_selected_color_2,
  w_selected_color_3,
  w_selected_color_7,
  w_selected_plane_num,
  w_screen_pos_x_Z,
  w_sprite_vram_rdata8,
  reg_sprite_attribute_table_base_7,
  reg_sprite_attribute_table_base_8,
  reg_sprite_attribute_table_base_10,
  reg_sprite_attribute_table_base_11,
  reg_sprite_attribute_table_base_12,
  reg_sprite_attribute_table_base_13,
  reg_sprite_attribute_table_base_14,
  reg_sprite_attribute_table_base_15,
  reg_sprite_attribute_table_base_16,
  reg_sprite_pattern_generator_table_base,
  w_selected_count,
  ff_active,
  w_ic_vram_valid,
  n870_16,
  n1333_18,
  n1267_4,
  n1267_5,
  n1333_21,
  w_plane_x,
  ff_state,
  w_makeup_plane,
  ff_vram_address,
  w_color_0,
  w_color_1,
  w_color_2,
  w_color_3,
  w_color_5,
  w_color_6,
  w_color_7,
  w_pattern
)
;
input clk85m;
input w_sprite_mode2;
input n36_6;
input ff_state_1_7;
input ff_reset_n2_1;
input n1778_4;
input w_screen_v_active;
input w_selected_en;
input reg_display_on;
input n1778_6;
input n156_2;
input reg_sprite_16x16;
input n215_8;
input [3:0] w_selected_y;
input [7:0] w_selected_x;
input [7:0] w_selected_pattern;
input w_selected_color_0;
input w_selected_color_1;
input w_selected_color_2;
input w_selected_color_3;
input w_selected_color_7;
input [4:0] w_selected_plane_num;
input [13:7] w_screen_pos_x_Z;
input [7:0] w_sprite_vram_rdata8;
input reg_sprite_attribute_table_base_7;
input reg_sprite_attribute_table_base_8;
input reg_sprite_attribute_table_base_10;
input reg_sprite_attribute_table_base_11;
input reg_sprite_attribute_table_base_12;
input reg_sprite_attribute_table_base_13;
input reg_sprite_attribute_table_base_14;
input reg_sprite_attribute_table_base_15;
input reg_sprite_attribute_table_base_16;
input [17:11] reg_sprite_pattern_generator_table_base;
input [3:0] w_selected_count;
output ff_active;
output w_ic_vram_valid;
output n870_16;
output n1333_18;
output n1267_4;
output n1267_5;
output n1333_21;
output [7:0] w_plane_x;
output [1:0] ff_state;
output [2:0] w_makeup_plane;
output [17:0] ff_vram_address;
output w_color_0;
output w_color_1;
output w_color_2;
output w_color_3;
output w_color_5;
output w_color_6;
output w_color_7;
output [7:0] w_pattern;
wire \ff_selected_ram[0]_ER_CL_59 ;
wire \ff_selected_ram[0]_ER_CL_60 ;
wire \ff_selected_ram[0]_ER_CL_61 ;
wire \ff_selected_ram[0]_ER_CL_62 ;
wire ff_screen_h_active_8;
wire ff_current_plane_2_6;
wire ff_active_8;
wire ff_current_plane_3_9;
wire \ff_selected_ram[0]_ER_CL_70 ;
wire \ff_selected_ram[0]_ER_CL_72 ;
wire \ff_selected_ram[0]_ER_CL_74 ;
wire \ff_selected_ram[0]_ER_CL_76 ;
wire \ff_selected_ram[0]_ER_CL_78 ;
wire \ff_selected_ram[0]_ER_CL_80 ;
wire \ff_selected_ram[0]_ER_CL_82 ;
wire \ff_selected_ram[0]_ER_CL_84 ;
wire \ff_selected_ram[0]_ER_init ;
wire \ff_selected_ram[0]_ER_init_0 ;
wire \ff_selected_ram[0]_ER_61 ;
wire \ff_selected_ram[0]_ER_63 ;
wire \ff_selected_ram[0]_ER_65 ;
wire \ff_selected_ram[0]_ER_67 ;
wire \ff_selected_ram[0]_ER_69 ;
wire \ff_selected_ram[0]_ER_71 ;
wire \ff_selected_ram[0]_ER_73 ;
wire \ff_selected_ram[0]_ER_75 ;
wire \ff_selected_ram[0]_ER_77 ;
wire \ff_selected_ram[0]_ER_79 ;
wire \ff_selected_ram[0]_ER_81 ;
wire \ff_selected_ram[0]_ER_83 ;
wire \ff_selected_ram[0]_ER_85 ;
wire \ff_selected_ram[0]_ER_87 ;
wire \ff_selected_ram[0]_ER_89 ;
wire \ff_selected_ram[0]_ER_91 ;
wire \ff_selected_ram[0]_ER_93 ;
wire \ff_selected_ram[0]_ER_95 ;
wire \ff_selected_ram[0]_ER_97 ;
wire \ff_selected_ram[0]_ER_99 ;
wire \ff_selected_ram[0]_ER_101 ;
wire \ff_selected_ram[0]_ER_103 ;
wire \ff_selected_ram[0]_ER_105 ;
wire \ff_selected_ram[0]_ER_107 ;
wire \ff_selected_ram[0]_ER_109 ;
wire \ff_selected_ram[0]_ER_111 ;
wire \ff_selected_ram[0]_ER_113 ;
wire \ff_selected_ram[0]_ER_115 ;
wire \ff_selected_ram[0]_ER_117 ;
wire \ff_selected_ram[0]_ER_119 ;
wire n1567_8;
wire n1562_7;
wire n1302_8;
wire n1301_7;
wire n1580_8;
wire n1579_8;
wire n1578_8;
wire n1574_8;
wire n1573_8;
wire n1572_8;
wire n1571_8;
wire n1570_8;
wire n1569_8;
wire n1568_8;
wire ff_selected_q_31_7;
wire ff_current_plane_2_7;
wire ff_current_plane_2_8;
wire ff_current_plane_2_10;
wire ff_active_9;
wire n1567_11;
wire ff_vram_valid_7;
wire n1562_8;
wire n1512_9;
wire n1581_9;
wire n1580_9;
wire n1580_10;
wire n1577_9;
wire n1576_9;
wire n1267_6;
wire ff_current_plane_2_11;
wire n1567_12;
wire ff_current_plane_2_12;
wire n1267_8;
wire n1512_11;
wire ff_current_plane_2_14;
wire n1585_10;
wire ff_selected_q_31_9;
wire n1567_14;
wire n1575_10;
wire n1576_11;
wire n1577_11;
wire n1581_11;
wire n1582_10;
wire n1583_10;
wire n1584_10;
wire n1513_10;
wire n1514_11;
wire n1511_10;
wire ff_vram_valid_9;
wire ff_sprite_mode2;
wire ff_screen_h_active;
wire \ff_selected_ram[0]_ER_CL_28 ;
wire \ff_selected_ram[0]_ER_CL_30 ;
wire \ff_selected_ram[0]_ER_CL_32 ;
wire \ff_selected_ram[0]_ER_CL_34 ;
wire \ff_selected_ram[0]_ER_CL_36 ;
wire \ff_selected_ram[0]_ER_CL_38 ;
wire \ff_selected_ram[0]_ER_CL_40 ;
wire \ff_selected_ram[0]_ER_CL_42 ;
wire \ff_selected_ram[0]_ER_init_1 ;
wire \ff_selected_ram[0]_ER ;
wire \ff_selected_ram[0]_ER_2 ;
wire \ff_selected_ram[0]_ER_3 ;
wire \ff_selected_ram[0]_ER_4 ;
wire \ff_selected_ram[0]_ER_5 ;
wire \ff_selected_ram[0]_ER_6 ;
wire \ff_selected_ram[0]_ER_7 ;
wire \ff_selected_ram[0]_ER_8 ;
wire \ff_selected_ram[0]_ER_9 ;
wire \ff_selected_ram[0]_ER_10 ;
wire \ff_selected_ram[0]_ER_11 ;
wire \ff_selected_ram[0]_ER_12 ;
wire \ff_selected_ram[0]_ER_13 ;
wire \ff_selected_ram[0]_ER_14 ;
wire \ff_selected_ram[0]_ER_15 ;
wire \ff_selected_ram[0]_ER_16 ;
wire \ff_selected_ram[0]_ER_17 ;
wire \ff_selected_ram[0]_ER_18 ;
wire \ff_selected_ram[0]_ER_19 ;
wire \ff_selected_ram[0]_ER_20 ;
wire \ff_selected_ram[0]_ER_21 ;
wire \ff_selected_ram[0]_ER_22 ;
wire \ff_selected_ram[0]_ER_23 ;
wire \ff_selected_ram[0]_ER_24 ;
wire \ff_selected_ram[0]_ER_25 ;
wire \ff_selected_ram[0]_ER_26 ;
wire \ff_selected_ram[0]_ER_27 ;
wire \ff_selected_ram[0]_ER_28 ;
wire \ff_selected_ram[0]_ER_29 ;
wire \ff_selected_ram[0]_ER_30 ;
wire \ff_selected_ram[0]_ER_init_31 ;
wire \ff_selected_ram[0]_ER_CL_64 ;
wire \ff_selected_ram[0]_ER_CL_66 ;
wire \ff_selected_ram[0]_ER_init_32 ;
wire [31:0] ff_selected_q;
wire [3:3] ff_current_plane;
wire [3:2] DO;
wire VCC;
wire GND;
  LUT3 \ff_selected_ram[0]_ER_CL_s75  (
    .F(\ff_selected_ram[0]_ER_CL_59 ),
    .I0(\ff_selected_ram[0]_ER_CL_28 ),
    .I1(\ff_selected_ram[0]_ER_CL_30 ),
    .I2(w_makeup_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s75 .INIT=8'hCA;
  LUT3 \ff_selected_ram[0]_ER_CL_s76  (
    .F(\ff_selected_ram[0]_ER_CL_60 ),
    .I0(\ff_selected_ram[0]_ER_CL_32 ),
    .I1(\ff_selected_ram[0]_ER_CL_34 ),
    .I2(w_makeup_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s76 .INIT=8'hCA;
  LUT3 \ff_selected_ram[0]_ER_CL_s77  (
    .F(\ff_selected_ram[0]_ER_CL_61 ),
    .I0(\ff_selected_ram[0]_ER_CL_36 ),
    .I1(\ff_selected_ram[0]_ER_CL_38 ),
    .I2(w_makeup_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s77 .INIT=8'hCA;
  LUT3 \ff_selected_ram[0]_ER_CL_s78  (
    .F(\ff_selected_ram[0]_ER_CL_62 ),
    .I0(\ff_selected_ram[0]_ER_CL_40 ),
    .I1(\ff_selected_ram[0]_ER_CL_42 ),
    .I2(w_makeup_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s78 .INIT=8'hCA;
  LUT4 n1333_s14 (
    .F(n870_16),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n1333_18),
    .I3(n1333_21) 
);
defparam n1333_s14.INIT=16'h8000;
  LUT3 w_color_7_s (
    .F(w_color_7),
    .I0(ff_selected_q[31]),
    .I1(w_sprite_vram_rdata8[7]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_7_s.INIT=8'hCA;
  LUT3 w_color_3_s (
    .F(w_color_3),
    .I0(ff_selected_q[23]),
    .I1(w_sprite_vram_rdata8[3]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_3_s.INIT=8'hCA;
  LUT3 w_color_2_s (
    .F(w_color_2),
    .I0(ff_selected_q[22]),
    .I1(w_sprite_vram_rdata8[2]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_2_s.INIT=8'hCA;
  LUT3 w_color_1_s (
    .F(w_color_1),
    .I0(ff_selected_q[21]),
    .I1(w_sprite_vram_rdata8[1]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_1_s.INIT=8'hCA;
  LUT3 w_color_0_s (
    .F(w_color_0),
    .I0(ff_selected_q[20]),
    .I1(w_sprite_vram_rdata8[0]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_0_s.INIT=8'hCA;
  LUT4 ff_screen_h_active_s3 (
    .F(ff_screen_h_active_8),
    .I0(n1778_4),
    .I1(w_screen_v_active),
    .I2(n1267_4),
    .I3(n870_16) 
);
defparam ff_screen_h_active_s3.INIT=16'hFF80;
  LUT4 ff_current_plane_2_s3 (
    .F(ff_current_plane_2_6),
    .I0(ff_current_plane_2_7),
    .I1(ff_current_plane_2_8),
    .I2(ff_current_plane_2_14),
    .I3(ff_current_plane_2_10) 
);
defparam ff_current_plane_2_s3.INIT=16'hF4FF;
  LUT4 ff_active_s3 (
    .F(ff_active_8),
    .I0(n870_16),
    .I1(ff_current_plane_2_7),
    .I2(ff_current_plane_2_8),
    .I3(ff_active_9) 
);
defparam ff_active_s3.INIT=16'hFF40;
  LUT4 ff_current_plane_3_s4 (
    .F(ff_current_plane_3_9),
    .I0(ff_current_plane[3]),
    .I1(w_selected_en),
    .I2(reg_display_on),
    .I3(ff_selected_q_31_7) 
);
defparam ff_current_plane_3_s4.INIT=16'h4000;
  LUT4 \ff_selected_ram[0]_ER_CL_s65  (
    .F(\ff_selected_ram[0]_ER_CL_70 ),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s65 .INIT=16'h0100;
  LUT4 \ff_selected_ram[0]_ER_CL_s66  (
    .F(\ff_selected_ram[0]_ER_CL_72 ),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s66 .INIT=16'h1000;
  LUT4 \ff_selected_ram[0]_ER_CL_s67  (
    .F(\ff_selected_ram[0]_ER_CL_74 ),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s67 .INIT=16'h1000;
  LUT4 \ff_selected_ram[0]_ER_CL_s68  (
    .F(\ff_selected_ram[0]_ER_CL_76 ),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s68 .INIT=16'h4000;
  LUT4 \ff_selected_ram[0]_ER_CL_s69  (
    .F(\ff_selected_ram[0]_ER_CL_78 ),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s69 .INIT=16'h1000;
  LUT4 \ff_selected_ram[0]_ER_CL_s70  (
    .F(\ff_selected_ram[0]_ER_CL_80 ),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s70 .INIT=16'h4000;
  LUT4 \ff_selected_ram[0]_ER_CL_s71  (
    .F(\ff_selected_ram[0]_ER_CL_82 ),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s71 .INIT=16'h4000;
  LUT4 \ff_selected_ram[0]_ER_CL_s72  (
    .F(\ff_selected_ram[0]_ER_CL_84 ),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s72 .INIT=16'h8000;
  LUT2 \ff_selected_ram[0]_ER_init_s9  (
    .F(\ff_selected_ram[0]_ER_init ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_init_31 ) 
);
defparam \ff_selected_ram[0]_ER_init_s9 .INIT=4'hE;
  LUT3 \ff_selected_ram[0]_ER_init_s10  (
    .F(\ff_selected_ram[0]_ER_init_0 ),
    .I0(\ff_selected_ram[0]_ER_init_32 ),
    .I1(VCC),
    .I2(\ff_selected_ram[0]_ER_init ) 
);
defparam \ff_selected_ram[0]_ER_init_s10 .INIT=8'hAC;
  LUT2 \ff_selected_ram[0]_ER_s59  (
    .F(\ff_selected_ram[0]_ER_61 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_4 ) 
);
defparam \ff_selected_ram[0]_ER_s59 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s60  (
    .F(\ff_selected_ram[0]_ER_63 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_3 ) 
);
defparam \ff_selected_ram[0]_ER_s60 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s61  (
    .F(\ff_selected_ram[0]_ER_65 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_2 ) 
);
defparam \ff_selected_ram[0]_ER_s61 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s62  (
    .F(\ff_selected_ram[0]_ER_67 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER ) 
);
defparam \ff_selected_ram[0]_ER_s62 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s63  (
    .F(\ff_selected_ram[0]_ER_69 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_8 ) 
);
defparam \ff_selected_ram[0]_ER_s63 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s64  (
    .F(\ff_selected_ram[0]_ER_71 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_7 ) 
);
defparam \ff_selected_ram[0]_ER_s64 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s65  (
    .F(\ff_selected_ram[0]_ER_73 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_6 ) 
);
defparam \ff_selected_ram[0]_ER_s65 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s66  (
    .F(\ff_selected_ram[0]_ER_75 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_5 ) 
);
defparam \ff_selected_ram[0]_ER_s66 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s67  (
    .F(\ff_selected_ram[0]_ER_77 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_12 ) 
);
defparam \ff_selected_ram[0]_ER_s67 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s68  (
    .F(\ff_selected_ram[0]_ER_79 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_11 ) 
);
defparam \ff_selected_ram[0]_ER_s68 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s69  (
    .F(\ff_selected_ram[0]_ER_81 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_10 ) 
);
defparam \ff_selected_ram[0]_ER_s69 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s70  (
    .F(\ff_selected_ram[0]_ER_83 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_9 ) 
);
defparam \ff_selected_ram[0]_ER_s70 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s71  (
    .F(\ff_selected_ram[0]_ER_85 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_16 ) 
);
defparam \ff_selected_ram[0]_ER_s71 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s72  (
    .F(\ff_selected_ram[0]_ER_87 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_15 ) 
);
defparam \ff_selected_ram[0]_ER_s72 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s73  (
    .F(\ff_selected_ram[0]_ER_89 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_14 ) 
);
defparam \ff_selected_ram[0]_ER_s73 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s74  (
    .F(\ff_selected_ram[0]_ER_91 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_13 ) 
);
defparam \ff_selected_ram[0]_ER_s74 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s75  (
    .F(\ff_selected_ram[0]_ER_93 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_20 ) 
);
defparam \ff_selected_ram[0]_ER_s75 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s76  (
    .F(\ff_selected_ram[0]_ER_95 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_19 ) 
);
defparam \ff_selected_ram[0]_ER_s76 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s77  (
    .F(\ff_selected_ram[0]_ER_97 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_18 ) 
);
defparam \ff_selected_ram[0]_ER_s77 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s78  (
    .F(\ff_selected_ram[0]_ER_99 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_17 ) 
);
defparam \ff_selected_ram[0]_ER_s78 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s79  (
    .F(\ff_selected_ram[0]_ER_101 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_24 ) 
);
defparam \ff_selected_ram[0]_ER_s79 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s80  (
    .F(\ff_selected_ram[0]_ER_103 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_23 ) 
);
defparam \ff_selected_ram[0]_ER_s80 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s81  (
    .F(\ff_selected_ram[0]_ER_105 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_22 ) 
);
defparam \ff_selected_ram[0]_ER_s81 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s82  (
    .F(\ff_selected_ram[0]_ER_107 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_21 ) 
);
defparam \ff_selected_ram[0]_ER_s82 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s83  (
    .F(\ff_selected_ram[0]_ER_109 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_28 ) 
);
defparam \ff_selected_ram[0]_ER_s83 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s84  (
    .F(\ff_selected_ram[0]_ER_111 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_27 ) 
);
defparam \ff_selected_ram[0]_ER_s84 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s85  (
    .F(\ff_selected_ram[0]_ER_113 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_26 ) 
);
defparam \ff_selected_ram[0]_ER_s85 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s86  (
    .F(\ff_selected_ram[0]_ER_115 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_25 ) 
);
defparam \ff_selected_ram[0]_ER_s86 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s87  (
    .F(\ff_selected_ram[0]_ER_117 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_30 ) 
);
defparam \ff_selected_ram[0]_ER_s87 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s88  (
    .F(\ff_selected_ram[0]_ER_119 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_29 ) 
);
defparam \ff_selected_ram[0]_ER_s88 .INIT=4'h8;
  LUT4 n1567_s3 (
    .F(n1567_8),
    .I0(ff_selected_q_31_7),
    .I1(ff_active),
    .I2(n1567_11),
    .I3(ff_current_plane_2_10) 
);
defparam n1567_s3.INIT=16'h40FF;
  LUT2 n1562_s2 (
    .F(n1562_7),
    .I0(n1562_8),
    .I1(n1267_8) 
);
defparam n1562_s2.INIT=4'h4;
  LUT3 n1302_s3 (
    .F(n1302_8),
    .I0(ff_state[0]),
    .I1(n870_16),
    .I2(n1267_8) 
);
defparam n1302_s3.INIT=8'h01;
  LUT4 n1301_s2 (
    .F(n1301_7),
    .I0(n870_16),
    .I1(n1267_8),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n1301_s2.INIT=16'h0110;
  LUT4 n1580_s3 (
    .F(n1580_8),
    .I0(n1580_9),
    .I1(ff_selected_q[24]),
    .I2(n1580_10),
    .I3(ff_current_plane_2_10) 
);
defparam n1580_s3.INIT=16'h0D00;
  LUT4 n1579_s3 (
    .F(n1579_8),
    .I0(ff_selected_q[25]),
    .I1(ff_selected_q[14]),
    .I2(n1580_9),
    .I3(ff_current_plane_2_10) 
);
defparam n1579_s3.INIT=16'hAC00;
  LUT4 n1578_s3 (
    .F(n1578_8),
    .I0(ff_selected_q[26]),
    .I1(ff_selected_q[15]),
    .I2(n1580_9),
    .I3(ff_current_plane_2_10) 
);
defparam n1578_s3.INIT=16'hAC00;
  LUT4 n1574_s3 (
    .F(n1574_8),
    .I0(reg_sprite_attribute_table_base_10),
    .I1(ff_selected_q[19]),
    .I2(n1580_9),
    .I3(ff_current_plane_2_10) 
);
defparam n1574_s3.INIT=16'hAC00;
  LUT4 n1573_s3 (
    .F(n1573_8),
    .I0(reg_sprite_attribute_table_base_11),
    .I1(reg_sprite_pattern_generator_table_base[11]),
    .I2(n1580_9),
    .I3(ff_current_plane_2_10) 
);
defparam n1573_s3.INIT=16'hAC00;
  LUT4 n1572_s3 (
    .F(n1572_8),
    .I0(reg_sprite_attribute_table_base_12),
    .I1(reg_sprite_pattern_generator_table_base[12]),
    .I2(n1580_9),
    .I3(ff_current_plane_2_10) 
);
defparam n1572_s3.INIT=16'hAC00;
  LUT4 n1571_s3 (
    .F(n1571_8),
    .I0(reg_sprite_attribute_table_base_13),
    .I1(reg_sprite_pattern_generator_table_base[13]),
    .I2(n1580_9),
    .I3(ff_current_plane_2_10) 
);
defparam n1571_s3.INIT=16'hAC00;
  LUT4 n1570_s3 (
    .F(n1570_8),
    .I0(reg_sprite_attribute_table_base_14),
    .I1(reg_sprite_pattern_generator_table_base[14]),
    .I2(n1580_9),
    .I3(ff_current_plane_2_10) 
);
defparam n1570_s3.INIT=16'hAC00;
  LUT4 n1569_s3 (
    .F(n1569_8),
    .I0(reg_sprite_attribute_table_base_15),
    .I1(reg_sprite_pattern_generator_table_base[15]),
    .I2(n1580_9),
    .I3(ff_current_plane_2_10) 
);
defparam n1569_s3.INIT=16'hAC00;
  LUT4 n1568_s3 (
    .F(n1568_8),
    .I0(reg_sprite_attribute_table_base_16),
    .I1(reg_sprite_pattern_generator_table_base[16]),
    .I2(n1580_9),
    .I3(ff_current_plane_2_10) 
);
defparam n1568_s3.INIT=16'hAC00;
  LUT2 w_color_6_s (
    .F(w_color_6),
    .I0(ff_sprite_mode2),
    .I1(w_sprite_vram_rdata8[6]) 
);
defparam w_color_6_s.INIT=4'h8;
  LUT2 w_color_5_s (
    .F(w_color_5),
    .I0(ff_sprite_mode2),
    .I1(w_sprite_vram_rdata8[5]) 
);
defparam w_color_5_s.INIT=4'h8;
  LUT3 n1333_s15 (
    .F(n1333_18),
    .I0(w_screen_pos_x_Z[7]),
    .I1(ff_state_1_7),
    .I2(n1778_4) 
);
defparam n1333_s15.INIT=8'h80;
  LUT3 n1267_s1 (
    .F(n1267_4),
    .I0(ff_state_1_7),
    .I1(n1778_6),
    .I2(n1267_6) 
);
defparam n1267_s1.INIT=8'h80;
  LUT3 n1267_s2 (
    .F(n1267_5),
    .I0(w_screen_v_active),
    .I1(reg_display_on),
    .I2(n1778_4) 
);
defparam n1267_s2.INIT=8'h80;
  LUT2 ff_selected_q_31_s3 (
    .F(ff_selected_q_31_7),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_active) 
);
defparam ff_selected_q_31_s3.INIT=4'h8;
  LUT4 ff_current_plane_2_s4 (
    .F(ff_current_plane_2_7),
    .I0(w_selected_count[2]),
    .I1(w_makeup_plane[2]),
    .I2(n1512_9),
    .I3(ff_current_plane_2_11) 
);
defparam ff_current_plane_2_s4.INIT=16'h6900;
  LUT4 ff_current_plane_2_s5 (
    .F(ff_current_plane_2_8),
    .I0(ff_selected_q_31_7),
    .I1(ff_state_1_7),
    .I2(n1580_9),
    .I3(ff_active) 
);
defparam ff_current_plane_2_s5.INIT=16'h4000;
  LUT2 ff_current_plane_2_s7 (
    .F(ff_current_plane_2_10),
    .I0(n870_16),
    .I1(ff_active_9) 
);
defparam ff_current_plane_2_s7.INIT=4'h1;
  LUT4 ff_active_s4 (
    .F(ff_active_9),
    .I0(n1562_8),
    .I1(n1778_4),
    .I2(n1267_4),
    .I3(w_screen_v_active) 
);
defparam ff_active_s4.INIT=16'h4000;
  LUT4 n1567_s5 (
    .F(n1567_11),
    .I0(n1580_9),
    .I1(ff_sprite_mode2),
    .I2(n1567_12),
    .I3(n156_2) 
);
defparam n1567_s5.INIT=16'h0D00;
  LUT4 ff_vram_valid_s4 (
    .F(ff_vram_valid_7),
    .I0(ff_state_1_7),
    .I1(n1580_9),
    .I2(ff_active),
    .I3(ff_selected_q_31_7) 
);
defparam ff_vram_valid_s4.INIT=16'h008F;
  LUT4 n1562_s3 (
    .F(n1562_8),
    .I0(w_selected_count[2]),
    .I1(w_selected_count[3]),
    .I2(w_selected_count[0]),
    .I3(w_selected_count[1]) 
);
defparam n1562_s3.INIT=16'h0001;
  LUT2 n1512_s4 (
    .F(n1512_9),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]) 
);
defparam n1512_s4.INIT=4'h8;
  LUT4 n1581_s4 (
    .F(n1581_9),
    .I0(ff_selected_q[12]),
    .I1(ff_selected_q[3]),
    .I2(reg_sprite_16x16),
    .I3(ff_state[1]) 
);
defparam n1581_s4.INIT=16'hCCCA;
  LUT2 n1580_s4 (
    .F(n1580_9),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam n1580_s4.INIT=4'h8;
  LUT3 n1580_s5 (
    .F(n1580_10),
    .I0(ff_selected_q[13]),
    .I1(reg_sprite_16x16),
    .I2(ff_state[1]) 
);
defparam n1580_s5.INIT=8'h0D;
  LUT4 n1577_s4 (
    .F(n1577_9),
    .I0(ff_selected_q[27]),
    .I1(reg_sprite_attribute_table_base_7),
    .I2(ff_selected_q[16]),
    .I3(n1580_9) 
);
defparam n1577_s4.INIT=16'h770F;
  LUT4 n1576_s4 (
    .F(n1576_9),
    .I0(ff_selected_q[28]),
    .I1(reg_sprite_attribute_table_base_8),
    .I2(ff_selected_q[17]),
    .I3(n1580_9) 
);
defparam n1576_s4.INIT=16'h770F;
  LUT3 n1267_s3 (
    .F(n1267_6),
    .I0(w_screen_pos_x_Z[7]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(w_screen_pos_x_Z[12]) 
);
defparam n1267_s3.INIT=8'h10;
  LUT4 ff_current_plane_2_s8 (
    .F(ff_current_plane_2_11),
    .I0(ff_current_plane_2_12),
    .I1(w_selected_count[3]),
    .I2(ff_current_plane[3]),
    .I3(n215_8) 
);
defparam ff_current_plane_2_s8.INIT=16'h1441;
  LUT3 n1567_s6 (
    .F(n1567_12),
    .I0(ff_state[1]),
    .I1(reg_sprite_16x16),
    .I2(ff_state[0]) 
);
defparam n1567_s6.INIT=8'h07;
  LUT4 ff_current_plane_2_s9 (
    .F(ff_current_plane_2_12),
    .I0(w_selected_count[0]),
    .I1(w_selected_count[1]),
    .I2(w_makeup_plane[1]),
    .I3(w_makeup_plane[0]) 
);
defparam ff_current_plane_2_s9.INIT=16'hEB7D;
  LUT4 n1267_s4 (
    .F(n1267_8),
    .I0(ff_state_1_7),
    .I1(n1778_6),
    .I2(n1267_6),
    .I3(n1267_5) 
);
defparam n1267_s4.INIT=16'h8000;
  LUT4 n1512_s5 (
    .F(n1512_11),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(ff_current_plane_2_10) 
);
defparam n1512_s5.INIT=16'h6A00;
  LUT4 n1333_s17 (
    .F(n1333_21),
    .I0(w_screen_pos_x_Z[10]),
    .I1(w_screen_pos_x_Z[11]),
    .I2(w_screen_pos_x_Z[8]),
    .I3(w_screen_pos_x_Z[9]) 
);
defparam n1333_s17.INIT=16'h8000;
  LUT3 ff_current_plane_2_s10 (
    .F(ff_current_plane_2_14),
    .I0(w_selected_en),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_active) 
);
defparam ff_current_plane_2_s10.INIT=8'h80;
  LUT3 n1585_s4 (
    .F(n1585_10),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_active),
    .I2(n1567_11) 
);
defparam n1585_s4.INIT=8'h70;
  LUT4 ff_selected_q_31_s4 (
    .F(ff_selected_q_31_9),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_active),
    .I2(reg_display_on),
    .I3(ff_reset_n2_1) 
);
defparam ff_selected_q_31_s4.INIT=16'h7F00;
  LUT4 w_pattern_7_s0 (
    .F(w_pattern[7]),
    .I0(reg_sprite_16x16),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(w_sprite_vram_rdata8[7]) 
);
defparam w_pattern_7_s0.INIT=16'hEF00;
  LUT4 w_pattern_6_s0 (
    .F(w_pattern[6]),
    .I0(reg_sprite_16x16),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(w_sprite_vram_rdata8[6]) 
);
defparam w_pattern_6_s0.INIT=16'hEF00;
  LUT4 w_pattern_5_s0 (
    .F(w_pattern[5]),
    .I0(reg_sprite_16x16),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(w_sprite_vram_rdata8[5]) 
);
defparam w_pattern_5_s0.INIT=16'hEF00;
  LUT4 w_pattern_4_s0 (
    .F(w_pattern[4]),
    .I0(reg_sprite_16x16),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(w_sprite_vram_rdata8[4]) 
);
defparam w_pattern_4_s0.INIT=16'hEF00;
  LUT4 w_pattern_3_s0 (
    .F(w_pattern[3]),
    .I0(reg_sprite_16x16),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(w_sprite_vram_rdata8[3]) 
);
defparam w_pattern_3_s0.INIT=16'hEF00;
  LUT4 w_pattern_2_s0 (
    .F(w_pattern[2]),
    .I0(reg_sprite_16x16),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(w_sprite_vram_rdata8[2]) 
);
defparam w_pattern_2_s0.INIT=16'hEF00;
  LUT4 w_pattern_1_s0 (
    .F(w_pattern[1]),
    .I0(reg_sprite_16x16),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(w_sprite_vram_rdata8[1]) 
);
defparam w_pattern_1_s0.INIT=16'hEF00;
  LUT4 w_pattern_0_s1 (
    .F(w_pattern[0]),
    .I0(reg_sprite_16x16),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(w_sprite_vram_rdata8[0]) 
);
defparam w_pattern_0_s1.INIT=16'hEF00;
  LUT4 n1567_s7 (
    .F(n1567_14),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(reg_sprite_pattern_generator_table_base[17]),
    .I3(ff_current_plane_2_10) 
);
defparam n1567_s7.INIT=16'h7000;
  LUT4 n1575_s4 (
    .F(n1575_10),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_selected_q[18]),
    .I3(ff_current_plane_2_10) 
);
defparam n1575_s4.INIT=16'h7000;
  LUT3 n1576_s5 (
    .F(n1576_11),
    .I0(n1576_9),
    .I1(n870_16),
    .I2(ff_active_9) 
);
defparam n1576_s5.INIT=8'h01;
  LUT3 n1577_s5 (
    .F(n1577_11),
    .I0(n1577_9),
    .I1(n870_16),
    .I2(ff_active_9) 
);
defparam n1577_s5.INIT=8'h01;
  LUT3 n1581_s5 (
    .F(n1581_11),
    .I0(n1581_9),
    .I1(n870_16),
    .I2(ff_active_9) 
);
defparam n1581_s5.INIT=8'h02;
  LUT3 n1582_s4 (
    .F(n1582_10),
    .I0(ff_selected_q[2]),
    .I1(n870_16),
    .I2(ff_active_9) 
);
defparam n1582_s4.INIT=8'h02;
  LUT3 n1583_s4 (
    .F(n1583_10),
    .I0(ff_selected_q[1]),
    .I1(n870_16),
    .I2(ff_active_9) 
);
defparam n1583_s4.INIT=8'h02;
  LUT3 n1584_s4 (
    .F(n1584_10),
    .I0(ff_selected_q[0]),
    .I1(n870_16),
    .I2(ff_active_9) 
);
defparam n1584_s4.INIT=8'h02;
  LUT4 n1513_s4 (
    .F(n1513_10),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(n870_16),
    .I3(ff_active_9) 
);
defparam n1513_s4.INIT=16'h0006;
  LUT3 n1514_s5 (
    .F(n1514_11),
    .I0(w_makeup_plane[0]),
    .I1(n870_16),
    .I2(ff_active_9) 
);
defparam n1514_s5.INIT=8'h01;
  LUT4 n1511_s4 (
    .F(n1511_10),
    .I0(ff_current_plane[3]),
    .I1(n215_8),
    .I2(n870_16),
    .I3(ff_active_9) 
);
defparam n1511_s4.INIT=16'h0006;
  LUT3 ff_vram_valid_s5 (
    .F(ff_vram_valid_9),
    .I0(n870_16),
    .I1(ff_active_9),
    .I2(ff_vram_valid_7) 
);
defparam ff_vram_valid_s5.INIT=8'hEF;
  DFFE ff_selected_q_31_s0 (
    .Q(ff_selected_q[31]),
    .D(\ff_selected_ram[0]_ER_119 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_28_s0 (
    .Q(ff_selected_q[28]),
    .D(\ff_selected_ram[0]_ER_117 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_27_s0 (
    .Q(ff_selected_q[27]),
    .D(\ff_selected_ram[0]_ER_115 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_26_s0 (
    .Q(ff_selected_q[26]),
    .D(\ff_selected_ram[0]_ER_113 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_25_s0 (
    .Q(ff_selected_q[25]),
    .D(\ff_selected_ram[0]_ER_111 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_24_s0 (
    .Q(ff_selected_q[24]),
    .D(\ff_selected_ram[0]_ER_109 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_23_s0 (
    .Q(ff_selected_q[23]),
    .D(\ff_selected_ram[0]_ER_107 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_22_s0 (
    .Q(ff_selected_q[22]),
    .D(\ff_selected_ram[0]_ER_105 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_21_s0 (
    .Q(ff_selected_q[21]),
    .D(\ff_selected_ram[0]_ER_103 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_20_s0 (
    .Q(ff_selected_q[20]),
    .D(\ff_selected_ram[0]_ER_101 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_19_s0 (
    .Q(ff_selected_q[19]),
    .D(\ff_selected_ram[0]_ER_99 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_18_s0 (
    .Q(ff_selected_q[18]),
    .D(\ff_selected_ram[0]_ER_97 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_17_s0 (
    .Q(ff_selected_q[17]),
    .D(\ff_selected_ram[0]_ER_95 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_16_s0 (
    .Q(ff_selected_q[16]),
    .D(\ff_selected_ram[0]_ER_93 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_15_s0 (
    .Q(ff_selected_q[15]),
    .D(\ff_selected_ram[0]_ER_91 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_14_s0 (
    .Q(ff_selected_q[14]),
    .D(\ff_selected_ram[0]_ER_89 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_13_s0 (
    .Q(ff_selected_q[13]),
    .D(\ff_selected_ram[0]_ER_87 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_12_s0 (
    .Q(ff_selected_q[12]),
    .D(\ff_selected_ram[0]_ER_85 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_11_s0 (
    .Q(w_plane_x[7]),
    .D(\ff_selected_ram[0]_ER_83 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_10_s0 (
    .Q(w_plane_x[6]),
    .D(\ff_selected_ram[0]_ER_81 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_9_s0 (
    .Q(w_plane_x[5]),
    .D(\ff_selected_ram[0]_ER_79 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_8_s0 (
    .Q(w_plane_x[4]),
    .D(\ff_selected_ram[0]_ER_77 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_7_s0 (
    .Q(w_plane_x[3]),
    .D(\ff_selected_ram[0]_ER_75 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_6_s0 (
    .Q(w_plane_x[2]),
    .D(\ff_selected_ram[0]_ER_73 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_5_s0 (
    .Q(w_plane_x[1]),
    .D(\ff_selected_ram[0]_ER_71 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_4_s0 (
    .Q(w_plane_x[0]),
    .D(\ff_selected_ram[0]_ER_69 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_3_s0 (
    .Q(ff_selected_q[3]),
    .D(\ff_selected_ram[0]_ER_67 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_2_s0 (
    .Q(ff_selected_q[2]),
    .D(\ff_selected_ram[0]_ER_65 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_1_s0 (
    .Q(ff_selected_q[1]),
    .D(\ff_selected_ram[0]_ER_63 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_0_s0 (
    .Q(ff_selected_q[0]),
    .D(\ff_selected_ram[0]_ER_61 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFCE ff_sprite_mode2_s0 (
    .Q(ff_sprite_mode2),
    .D(w_sprite_mode2),
    .CLK(clk85m),
    .CE(n1267_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_h_active_s1 (
    .Q(ff_screen_h_active),
    .D(n870_16),
    .CLK(clk85m),
    .CE(ff_screen_h_active_8),
    .CLEAR(n36_6) 
);
defparam ff_screen_h_active_s1.INIT=1'b0;
  DFFCE ff_state_1_s1 (
    .Q(ff_state[1]),
    .D(n1301_7),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_state_1_s1.INIT=1'b0;
  DFFCE ff_state_0_s1 (
    .Q(ff_state[0]),
    .D(n1302_8),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_state_0_s1.INIT=1'b0;
  DFFCE ff_current_plane_2_s1 (
    .Q(w_makeup_plane[2]),
    .D(n1512_11),
    .CLK(clk85m),
    .CE(ff_current_plane_2_6),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_2_s1.INIT=1'b0;
  DFFCE ff_current_plane_1_s1 (
    .Q(w_makeup_plane[1]),
    .D(n1513_10),
    .CLK(clk85m),
    .CE(ff_current_plane_2_6),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_1_s1.INIT=1'b0;
  DFFCE ff_current_plane_0_s1 (
    .Q(w_makeup_plane[0]),
    .D(n1514_11),
    .CLK(clk85m),
    .CE(ff_current_plane_2_6),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_0_s1.INIT=1'b0;
  DFFCE ff_active_s1 (
    .Q(ff_active),
    .D(n1562_7),
    .CLK(clk85m),
    .CE(ff_active_8),
    .CLEAR(n36_6) 
);
defparam ff_active_s1.INIT=1'b0;
  DFFPE ff_current_plane_3_s1 (
    .Q(ff_current_plane[3]),
    .D(n1511_10),
    .CLK(clk85m),
    .CE(ff_current_plane_2_6),
    .PRESET(n36_6) 
);
defparam ff_current_plane_3_s1.INIT=1'b1;
  DFFCE \ff_selected_ram[0]_ER_CL_s27  (
    .Q(\ff_selected_ram[0]_ER_CL_28 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_70 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s29  (
    .Q(\ff_selected_ram[0]_ER_CL_30 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_72 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s31  (
    .Q(\ff_selected_ram[0]_ER_CL_32 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_74 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s33  (
    .Q(\ff_selected_ram[0]_ER_CL_34 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_76 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s35  (
    .Q(\ff_selected_ram[0]_ER_CL_36 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_78 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s37  (
    .Q(\ff_selected_ram[0]_ER_CL_38 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_80 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s39  (
    .Q(\ff_selected_ram[0]_ER_CL_40 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_82 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s41  (
    .Q(\ff_selected_ram[0]_ER_CL_42 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_84 ),
    .CLEAR(n36_6) 
);
  DFF \ff_selected_ram[0]_ER_init_s  (
    .Q(\ff_selected_ram[0]_ER_init_1 ),
    .D(\ff_selected_ram[0]_ER_init ),
    .CLK(clk85m) 
);
  DFFCE ff_vram_address_17_s1 (
    .Q(ff_vram_address[17]),
    .D(n1567_14),
    .CLK(clk85m),
    .CE(n1567_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_16_s1 (
    .Q(ff_vram_address[16]),
    .D(n1568_8),
    .CLK(clk85m),
    .CE(n1567_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_15_s1 (
    .Q(ff_vram_address[15]),
    .D(n1569_8),
    .CLK(clk85m),
    .CE(n1567_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_14_s1 (
    .Q(ff_vram_address[14]),
    .D(n1570_8),
    .CLK(clk85m),
    .CE(n1567_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_13_s1 (
    .Q(ff_vram_address[13]),
    .D(n1571_8),
    .CLK(clk85m),
    .CE(n1567_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_12_s1 (
    .Q(ff_vram_address[12]),
    .D(n1572_8),
    .CLK(clk85m),
    .CE(n1567_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_11_s1 (
    .Q(ff_vram_address[11]),
    .D(n1573_8),
    .CLK(clk85m),
    .CE(n1567_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_10_s1 (
    .Q(ff_vram_address[10]),
    .D(n1574_8),
    .CLK(clk85m),
    .CE(n1567_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_9_s1 (
    .Q(ff_vram_address[9]),
    .D(n1575_10),
    .CLK(clk85m),
    .CE(n1567_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_8_s1 (
    .Q(ff_vram_address[8]),
    .D(n1576_11),
    .CLK(clk85m),
    .CE(n1567_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_7_s1 (
    .Q(ff_vram_address[7]),
    .D(n1577_11),
    .CLK(clk85m),
    .CE(n1567_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_6_s1 (
    .Q(ff_vram_address[6]),
    .D(n1578_8),
    .CLK(clk85m),
    .CE(n1567_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_5_s1 (
    .Q(ff_vram_address[5]),
    .D(n1579_8),
    .CLK(clk85m),
    .CE(n1567_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_4_s1 (
    .Q(ff_vram_address[4]),
    .D(n1580_8),
    .CLK(clk85m),
    .CE(n1567_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_3_s1 (
    .Q(ff_vram_address[3]),
    .D(n1581_11),
    .CLK(clk85m),
    .CE(n1567_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_2_s1 (
    .Q(ff_vram_address[2]),
    .D(n1582_10),
    .CLK(clk85m),
    .CE(n1567_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_1_s1 (
    .Q(ff_vram_address[1]),
    .D(n1583_10),
    .CLK(clk85m),
    .CE(n1567_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_0_s1 (
    .Q(ff_vram_address[0]),
    .D(n1584_10),
    .CLK(clk85m),
    .CE(n1567_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s1 (
    .Q(w_ic_vram_valid),
    .D(n1585_10),
    .CLK(clk85m),
    .CE(ff_vram_valid_9),
    .CLEAR(n36_6) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_0_s  (
    .DO({\ff_selected_ram[0]_ER ,\ff_selected_ram[0]_ER_2 ,\ff_selected_ram[0]_ER_3 ,\ff_selected_ram[0]_ER_4 }),
    .DI(w_selected_y[3:0]),
    .AD({GND,w_makeup_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_1_s  (
    .DO({\ff_selected_ram[0]_ER_5 ,\ff_selected_ram[0]_ER_6 ,\ff_selected_ram[0]_ER_7 ,\ff_selected_ram[0]_ER_8 }),
    .DI(w_selected_x[3:0]),
    .AD({GND,w_makeup_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_2_s  (
    .DO({\ff_selected_ram[0]_ER_9 ,\ff_selected_ram[0]_ER_10 ,\ff_selected_ram[0]_ER_11 ,\ff_selected_ram[0]_ER_12 }),
    .DI(w_selected_x[7:4]),
    .AD({GND,w_makeup_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_3_s  (
    .DO({\ff_selected_ram[0]_ER_13 ,\ff_selected_ram[0]_ER_14 ,\ff_selected_ram[0]_ER_15 ,\ff_selected_ram[0]_ER_16 }),
    .DI(w_selected_pattern[3:0]),
    .AD({GND,w_makeup_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_4_s  (
    .DO({\ff_selected_ram[0]_ER_17 ,\ff_selected_ram[0]_ER_18 ,\ff_selected_ram[0]_ER_19 ,\ff_selected_ram[0]_ER_20 }),
    .DI(w_selected_pattern[7:4]),
    .AD({GND,w_makeup_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_5_s  (
    .DO({\ff_selected_ram[0]_ER_21 ,\ff_selected_ram[0]_ER_22 ,\ff_selected_ram[0]_ER_23 ,\ff_selected_ram[0]_ER_24 }),
    .DI({w_selected_color_3,w_selected_color_2,w_selected_color_1,w_selected_color_0}),
    .AD({GND,w_makeup_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_6_s  (
    .DO({\ff_selected_ram[0]_ER_25 ,\ff_selected_ram[0]_ER_26 ,\ff_selected_ram[0]_ER_27 ,\ff_selected_ram[0]_ER_28 }),
    .DI(w_selected_plane_num[3:0]),
    .AD({GND,w_makeup_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_7_s  (
    .DO({DO[3:2],\ff_selected_ram[0]_ER_29 ,\ff_selected_ram[0]_ER_30 }),
    .DI({GND,GND,w_selected_color_7,w_selected_plane_num[4]}),
    .AD({GND,w_makeup_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  INV \ff_selected_ram[0]_ER_init_s2  (
    .O(\ff_selected_ram[0]_ER_init_31 ),
    .I(ff_reset_n2_1) 
);
  MUX2_LUT5 \ff_selected_ram[0]_ER_CL_s73  (
    .O(\ff_selected_ram[0]_ER_CL_64 ),
    .I0(\ff_selected_ram[0]_ER_CL_59 ),
    .I1(\ff_selected_ram[0]_ER_CL_60 ),
    .S0(w_makeup_plane[1]) 
);
  MUX2_LUT5 \ff_selected_ram[0]_ER_CL_s74  (
    .O(\ff_selected_ram[0]_ER_CL_66 ),
    .I0(\ff_selected_ram[0]_ER_CL_61 ),
    .I1(\ff_selected_ram[0]_ER_CL_62 ),
    .S0(w_makeup_plane[1]) 
);
  MUX2_LUT6 \ff_selected_ram[0]_ER_CL_s64  (
    .O(\ff_selected_ram[0]_ER_init_32 ),
    .I0(\ff_selected_ram[0]_ER_CL_64 ),
    .I1(\ff_selected_ram[0]_ER_CL_66 ),
    .S0(w_makeup_plane[2]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_sprite_info_collect */
module vdp_sprite_makeup_pixel (
  clk85m,
  n36_6,
  n870_16,
  ff_state_1_7,
  reg_sprite_magify,
  ff_active,
  n481_5,
  n1132_39,
  n1232_20,
  n373_6,
  w_sprite_mode2,
  w_screen_v_active,
  reg_color0_opaque,
  reg_sprite_16x16,
  n1333_18,
  n1333_21,
  n1131_38,
  reg_display_on,
  w_pattern,
  w_color_0,
  w_color_1,
  w_color_2,
  w_color_3,
  w_color_5,
  w_color_6,
  w_color_7,
  w_plane_x,
  w_selected_count,
  w_screen_pos_x_Z,
  w_pixel_pos_y_Z,
  ff_state,
  ff_status_register_pointer,
  w_makeup_plane,
  w_sprite_display_color_en,
  w_sprite_collision,
  n1199_9,
  n215_8,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_sprite_display_color
)
;
input clk85m;
input n36_6;
input n870_16;
input ff_state_1_7;
input reg_sprite_magify;
input ff_active;
input n481_5;
input n1132_39;
input n1232_20;
input n373_6;
input w_sprite_mode2;
input w_screen_v_active;
input reg_color0_opaque;
input reg_sprite_16x16;
input n1333_18;
input n1333_21;
input n1131_38;
input reg_display_on;
input [7:0] w_pattern;
input w_color_0;
input w_color_1;
input w_color_2;
input w_color_3;
input w_color_5;
input w_color_6;
input w_color_7;
input [7:0] w_plane_x;
input [3:0] w_selected_count;
input [13:2] w_screen_pos_x_Z;
input [7:0] w_pixel_pos_y_Z;
input [1:0] ff_state;
input [1:0] ff_status_register_pointer;
input [2:0] w_makeup_plane;
output w_sprite_display_color_en;
output w_sprite_collision;
output n1199_9;
output n215_8;
output [8:0] w_sprite_collision_x;
output [8:0] w_sprite_collision_y;
output [3:0] w_sprite_display_color;
wire w_color_6_10;
wire w_color_6_11;
wire w_color_6_12;
wire w_color_6_13;
wire w_color_3_10;
wire w_color_3_11;
wire w_color_3_12;
wire w_color_3_13;
wire w_color_2_10;
wire w_color_2_11;
wire w_color_2_12;
wire w_color_2_13;
wire w_color_1_10;
wire w_color_1_11;
wire w_color_1_12;
wire w_color_1_13;
wire w_color_0_10;
wire w_color_0_11;
wire w_color_0_12;
wire w_color_0_13;
wire w_color_7_30;
wire w_color_7_31;
wire w_color_7_32;
wire w_color_7_33;
wire w_color_5_30;
wire w_color_5_31;
wire w_color_5_32;
wire w_color_5_33;
wire w_x_7_30;
wire w_x_7_31;
wire w_x_7_32;
wire w_x_7_33;
wire w_x_6_30;
wire w_x_6_31;
wire w_x_6_32;
wire w_x_6_33;
wire w_x_5_30;
wire w_x_5_31;
wire w_x_5_32;
wire w_x_5_33;
wire w_x_4_30;
wire w_x_4_31;
wire w_x_4_32;
wire w_x_4_33;
wire w_x_3_30;
wire w_x_3_31;
wire w_x_3_32;
wire w_x_3_33;
wire w_x_2_30;
wire w_x_2_31;
wire w_x_2_32;
wire w_x_2_33;
wire w_x_1_30;
wire w_x_1_31;
wire w_x_1_32;
wire w_x_1_33;
wire w_x_0_30;
wire w_x_0_31;
wire w_x_0_32;
wire w_x_0_33;
wire w_pattern_0_266;
wire w_pattern_0_267;
wire w_pattern_0_268;
wire w_pattern_0_269;
wire w_pattern_0_270;
wire w_pattern_0_271;
wire w_pattern_0_272;
wire w_pattern_0_273;
wire w_pattern_0_274;
wire w_pattern_0_275;
wire w_pattern_0_276;
wire w_pattern_0_277;
wire w_pattern_0_278;
wire w_pattern_0_279;
wire w_pattern_0_280;
wire w_pattern_0_281;
wire w_pattern_0_282;
wire w_pattern_0_283;
wire w_pattern_0_284;
wire w_pattern_0_285;
wire w_pattern_0_286;
wire w_pattern_0_287;
wire w_pattern_0_288;
wire w_pattern_0_289;
wire w_pattern_0_290;
wire w_pattern_0_291;
wire w_pattern_0_292;
wire w_pattern_0_293;
wire w_pattern_0_294;
wire w_pattern_0_295;
wire w_pattern_0_296;
wire w_pattern_0_297;
wire w_pattern_0_298;
wire w_pattern_0_299;
wire w_pattern_0_300;
wire w_pattern_0_301;
wire w_pattern_0_302;
wire w_pattern_0_303;
wire w_pattern_0_304;
wire w_pattern_0_305;
wire w_pattern_0_306;
wire w_pattern_0_307;
wire w_pattern_0_308;
wire w_pattern_0_309;
wire w_pattern_0_310;
wire w_pattern_0_311;
wire w_pattern_0_312;
wire w_pattern_0_313;
wire w_pattern_0_314;
wire w_pattern_0_315;
wire w_pattern_0_316;
wire w_pattern_0_317;
wire w_pattern_0_318;
wire w_pattern_0_319;
wire w_pattern_0_320;
wire w_pattern_0_321;
wire w_pattern_0_322;
wire w_pattern_0_323;
wire w_pattern_0_324;
wire w_pattern_0_325;
wire w_pattern_0_326;
wire w_pattern_0_327;
wire w_pattern_0_328;
wire w_pattern_0_329;
wire ff_current_plane_3_8;
wire n1173_7;
wire n1164_7;
wire n1162_7;
wire n1064_7;
wire n1063_7;
wire n1062_7;
wire n1061_7;
wire n1024_6;
wire n915_9;
wire n914_9;
wire n912_10;
wire n215_5;
wire n207_5;
wire n725_5;
wire ff_sprite_collision_7;
wire ff_sprite_collision_8;
wire n1174_8;
wire n1165_8;
wire n1028_7;
wire n1024_7;
wire n1024_8;
wire n913_10;
wire ff_sprite_collision_9;
wire ff_sprite_collision_10;
wire n1024_9;
wire n1024_10;
wire n1024_11;
wire n1024_12;
wire n1024_13;
wire n1024_14;
wire ff_sprite_collision_11;
wire n1024_15;
wire n1024_16;
wire n1024_17;
wire n913_12;
wire ff_active_11;
wire n1172_10;
wire n1174_10;
wire n1161_9;
wire n1165_10;
wire n733_6;
wire n538_6;
wire n223_6;
wire n231_7;
wire n741_6;
wire n546_6;
wire n239_6;
wire n247_7;
wire n749_6;
wire n554_6;
wire n255_6;
wire n263_7;
wire n765_6;
wire n570_6;
wire n287_6;
wire n295_7;
wire n773_6;
wire n578_6;
wire n303_6;
wire n311_7;
wire n781_6;
wire n586_6;
wire n319_6;
wire n327_7;
wire n1163_12;
wire n1025_8;
wire n1026_8;
wire n1027_8;
wire n1028_9;
wire n530_7;
wire n902_9;
wire n1060_10;
wire ff_pre_pixel_color_en_14;
wire n1249_9;
wire n1272_10;
wire n1273_10;
wire n1274_10;
wire n1275_10;
wire n1276_10;
wire n279_9;
wire n271_6;
wire n562_6;
wire n757_6;
wire n215_10;
wire n207_7;
wire n530_9;
wire n725_7;
wire n1163_14;
wire n1166_9;
wire n1167_10;
wire n1168_9;
wire n1169_9;
wire n1171_9;
wire n1172_12;
wire n1175_9;
wire n1176_9;
wire n1177_9;
wire n1178_9;
wire n1179_9;
wire ff_sprite_collision_x_8_9;
wire ff_sprite_collision_13;
wire ff_color_en;
wire ff_active_33;
wire ff_pre_pixel_color_en;
wire ff_last_cc_base_pixel;
wire ff_pixel_color_en;
wire w_offset_x_0_3;
wire w_offset_x_1_3;
wire w_offset_x_2_3;
wire w_offset_x_3_3;
wire w_offset_x_4_3;
wire w_offset_x_5_3;
wire w_offset_x_6_3;
wire w_offset_x_7_3;
wire n975_9;
wire n929_1_SUM;
wire n929_3;
wire n930_1_SUM;
wire n930_3;
wire n931_1_SUM;
wire n931_3;
wire n932_1_SUM;
wire n933_2;
wire w_color_6_15;
wire w_color_6_17;
wire w_color_3_15;
wire w_color_3_17;
wire w_color_2_15;
wire w_color_2_17;
wire w_color_1_15;
wire w_color_1_17;
wire w_color_0_15;
wire w_color_0_17;
wire w_color_7_35;
wire w_color_7_37;
wire w_color_5_35;
wire w_color_5_37;
wire w_x_7_35;
wire w_x_7_37;
wire w_x_6_35;
wire w_x_6_37;
wire w_x_5_35;
wire w_x_5_37;
wire w_x_4_35;
wire w_x_4_37;
wire w_x_3_35;
wire w_x_3_37;
wire w_x_2_35;
wire w_x_2_37;
wire w_x_1_35;
wire w_x_1_37;
wire w_x_0_35;
wire w_x_0_37;
wire w_pattern_0_331;
wire w_pattern_0_333;
wire w_pattern_0_335;
wire w_pattern_0_337;
wire w_pattern_0_339;
wire w_pattern_0_341;
wire w_pattern_0_343;
wire w_pattern_0_345;
wire w_pattern_0_347;
wire w_pattern_0_349;
wire w_pattern_0_351;
wire w_pattern_0_353;
wire w_pattern_0_355;
wire w_pattern_0_357;
wire w_pattern_0_359;
wire w_pattern_0_361;
wire w_pattern_0_363;
wire w_pattern_0_365;
wire w_pattern_0_367;
wire w_pattern_0_369;
wire w_pattern_0_371;
wire w_pattern_0_373;
wire w_pattern_0_375;
wire w_pattern_0_377;
wire w_pattern_0_379;
wire w_pattern_0_381;
wire w_pattern_0_383;
wire w_pattern_0_385;
wire w_pattern_0_387;
wire w_pattern_0_389;
wire w_pattern_0_391;
wire w_pattern_0_393;
wire w_pattern_0_395;
wire w_pattern_0_397;
wire w_pattern_0_399;
wire w_pattern_0_401;
wire w_pattern_0_403;
wire w_pattern_0_405;
wire w_pattern_0_407;
wire w_pattern_0_409;
wire w_pattern_0_411;
wire w_pattern_0_413;
wire w_pattern_0_415;
wire w_pattern_0_417;
wire w_pattern_0_419;
wire w_pattern_0_421;
wire w_pattern_0_423;
wire w_pattern_0_425;
wire w_pattern_0_427;
wire w_pattern_0_429;
wire w_pattern_0_431;
wire w_pattern_0_433;
wire w_pattern_0_435;
wire w_pattern_0_437;
wire w_pattern_0_439;
wire w_pattern_0_441;
wire w_pattern_0_443;
wire w_pattern_0_445;
wire w_pattern_0_447;
wire w_pattern_0_449;
wire [1:0] w_bit_sel;
wire [15:0] ff_pattern0;
wire [15:0] ff_pattern1;
wire [15:0] ff_pattern2;
wire [15:0] ff_pattern3;
wire [15:0] ff_pattern4;
wire [15:0] ff_pattern5;
wire [15:0] ff_pattern6;
wire [15:0] ff_pattern7;
wire [7:0] ff_color0;
wire [7:0] ff_color1;
wire [7:0] ff_color2;
wire [7:0] ff_color3;
wire [7:0] ff_color4;
wire [7:0] ff_color5;
wire [7:0] ff_color6;
wire [7:0] ff_color7;
wire [7:0] ff_x0;
wire [7:0] ff_x1;
wire [7:0] ff_x2;
wire [7:0] ff_x3;
wire [7:0] ff_x4;
wire [7:0] ff_x5;
wire [7:0] ff_x6;
wire [7:0] ff_x7;
wire [3:0] ff_visible_planes;
wire [3:0] ff_color;
wire [4:0] ff_pixel_color_d0;
wire [4:0] ff_pixel_color_d1;
wire [4:0] ff_pixel_color_d2;
wire [4:0] ff_pixel_color_d3;
wire [4:0] ff_pixel_color_d4;
wire [3:0] ff_pre_pixel_color;
wire [3:0] ff_current_plane;
wire [3:0] ff_pixel_color;
wire [8:0] w_offset_x;
wire [7:0] w_color_4;
wire [7:0] w_x;
wire VCC;
wire GND;
  LUT3 w_color_6_s16 (
    .F(w_color_6_10),
    .I0(ff_color0[6]),
    .I1(ff_color1[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_6_s16.INIT=8'hCA;
  LUT3 w_color_6_s17 (
    .F(w_color_6_11),
    .I0(ff_color2[6]),
    .I1(ff_color3[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_6_s17.INIT=8'hCA;
  LUT3 w_color_6_s18 (
    .F(w_color_6_12),
    .I0(ff_color4[6]),
    .I1(ff_color5[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_6_s18.INIT=8'hCA;
  LUT3 w_color_6_s19 (
    .F(w_color_6_13),
    .I0(ff_color6[6]),
    .I1(ff_color7[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_6_s19.INIT=8'hCA;
  LUT3 w_color_3_s16 (
    .F(w_color_3_10),
    .I0(ff_color0[3]),
    .I1(ff_color1[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s16.INIT=8'hCA;
  LUT3 w_color_3_s17 (
    .F(w_color_3_11),
    .I0(ff_color2[3]),
    .I1(ff_color3[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s17.INIT=8'hCA;
  LUT3 w_color_3_s18 (
    .F(w_color_3_12),
    .I0(ff_color4[3]),
    .I1(ff_color5[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s18.INIT=8'hCA;
  LUT3 w_color_3_s19 (
    .F(w_color_3_13),
    .I0(ff_color6[3]),
    .I1(ff_color7[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s19.INIT=8'hCA;
  LUT3 w_color_2_s16 (
    .F(w_color_2_10),
    .I0(ff_color0[2]),
    .I1(ff_color1[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s16.INIT=8'hCA;
  LUT3 w_color_2_s17 (
    .F(w_color_2_11),
    .I0(ff_color2[2]),
    .I1(ff_color3[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s17.INIT=8'hCA;
  LUT3 w_color_2_s18 (
    .F(w_color_2_12),
    .I0(ff_color4[2]),
    .I1(ff_color5[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s18.INIT=8'hCA;
  LUT3 w_color_2_s19 (
    .F(w_color_2_13),
    .I0(ff_color6[2]),
    .I1(ff_color7[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s19.INIT=8'hCA;
  LUT3 w_color_1_s16 (
    .F(w_color_1_10),
    .I0(ff_color0[1]),
    .I1(ff_color1[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s16.INIT=8'hCA;
  LUT3 w_color_1_s17 (
    .F(w_color_1_11),
    .I0(ff_color2[1]),
    .I1(ff_color3[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s17.INIT=8'hCA;
  LUT3 w_color_1_s18 (
    .F(w_color_1_12),
    .I0(ff_color4[1]),
    .I1(ff_color5[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s18.INIT=8'hCA;
  LUT3 w_color_1_s19 (
    .F(w_color_1_13),
    .I0(ff_color6[1]),
    .I1(ff_color7[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s19.INIT=8'hCA;
  LUT3 w_color_0_s16 (
    .F(w_color_0_10),
    .I0(ff_color0[0]),
    .I1(ff_color1[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s16.INIT=8'hCA;
  LUT3 w_color_0_s17 (
    .F(w_color_0_11),
    .I0(ff_color2[0]),
    .I1(ff_color3[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s17.INIT=8'hCA;
  LUT3 w_color_0_s18 (
    .F(w_color_0_12),
    .I0(ff_color4[0]),
    .I1(ff_color5[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s18.INIT=8'hCA;
  LUT3 w_color_0_s19 (
    .F(w_color_0_13),
    .I0(ff_color6[0]),
    .I1(ff_color7[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s19.INIT=8'hCA;
  LUT3 w_color_7_s32 (
    .F(w_color_7_30),
    .I0(ff_color0[7]),
    .I1(ff_color1[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s32.INIT=8'hCA;
  LUT3 w_color_7_s33 (
    .F(w_color_7_31),
    .I0(ff_color2[7]),
    .I1(ff_color3[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s33.INIT=8'hCA;
  LUT3 w_color_7_s34 (
    .F(w_color_7_32),
    .I0(ff_color4[7]),
    .I1(ff_color5[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s34.INIT=8'hCA;
  LUT3 w_color_7_s35 (
    .F(w_color_7_33),
    .I0(ff_color6[7]),
    .I1(ff_color7[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s35.INIT=8'hCA;
  LUT3 w_color_5_s32 (
    .F(w_color_5_30),
    .I0(ff_color0[5]),
    .I1(ff_color1[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_5_s32.INIT=8'hCA;
  LUT3 w_color_5_s33 (
    .F(w_color_5_31),
    .I0(ff_color2[5]),
    .I1(ff_color3[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_5_s33.INIT=8'hCA;
  LUT3 w_color_5_s34 (
    .F(w_color_5_32),
    .I0(ff_color4[5]),
    .I1(ff_color5[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_5_s34.INIT=8'hCA;
  LUT3 w_color_5_s35 (
    .F(w_color_5_33),
    .I0(ff_color6[5]),
    .I1(ff_color7[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_5_s35.INIT=8'hCA;
  LUT3 w_x_7_s32 (
    .F(w_x_7_30),
    .I0(ff_x0[7]),
    .I1(ff_x1[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s32.INIT=8'hCA;
  LUT3 w_x_7_s33 (
    .F(w_x_7_31),
    .I0(ff_x2[7]),
    .I1(ff_x3[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s33.INIT=8'hCA;
  LUT3 w_x_7_s34 (
    .F(w_x_7_32),
    .I0(ff_x4[7]),
    .I1(ff_x5[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s34.INIT=8'hCA;
  LUT3 w_x_7_s35 (
    .F(w_x_7_33),
    .I0(ff_x6[7]),
    .I1(ff_x7[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s35.INIT=8'hCA;
  LUT3 w_x_6_s32 (
    .F(w_x_6_30),
    .I0(ff_x0[6]),
    .I1(ff_x1[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s32.INIT=8'hCA;
  LUT3 w_x_6_s33 (
    .F(w_x_6_31),
    .I0(ff_x2[6]),
    .I1(ff_x3[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s33.INIT=8'hCA;
  LUT3 w_x_6_s34 (
    .F(w_x_6_32),
    .I0(ff_x4[6]),
    .I1(ff_x5[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s34.INIT=8'hCA;
  LUT3 w_x_6_s35 (
    .F(w_x_6_33),
    .I0(ff_x6[6]),
    .I1(ff_x7[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s35.INIT=8'hCA;
  LUT3 w_x_5_s32 (
    .F(w_x_5_30),
    .I0(ff_x0[5]),
    .I1(ff_x1[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s32.INIT=8'hCA;
  LUT3 w_x_5_s33 (
    .F(w_x_5_31),
    .I0(ff_x2[5]),
    .I1(ff_x3[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s33.INIT=8'hCA;
  LUT3 w_x_5_s34 (
    .F(w_x_5_32),
    .I0(ff_x4[5]),
    .I1(ff_x5[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s34.INIT=8'hCA;
  LUT3 w_x_5_s35 (
    .F(w_x_5_33),
    .I0(ff_x6[5]),
    .I1(ff_x7[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s35.INIT=8'hCA;
  LUT3 w_x_4_s32 (
    .F(w_x_4_30),
    .I0(ff_x0[4]),
    .I1(ff_x1[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s32.INIT=8'hCA;
  LUT3 w_x_4_s33 (
    .F(w_x_4_31),
    .I0(ff_x2[4]),
    .I1(ff_x3[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s33.INIT=8'hCA;
  LUT3 w_x_4_s34 (
    .F(w_x_4_32),
    .I0(ff_x4[4]),
    .I1(ff_x5[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s34.INIT=8'hCA;
  LUT3 w_x_4_s35 (
    .F(w_x_4_33),
    .I0(ff_x6[4]),
    .I1(ff_x7[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s35.INIT=8'hCA;
  LUT3 w_x_3_s32 (
    .F(w_x_3_30),
    .I0(ff_x0[3]),
    .I1(ff_x1[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s32.INIT=8'hCA;
  LUT3 w_x_3_s33 (
    .F(w_x_3_31),
    .I0(ff_x2[3]),
    .I1(ff_x3[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s33.INIT=8'hCA;
  LUT3 w_x_3_s34 (
    .F(w_x_3_32),
    .I0(ff_x4[3]),
    .I1(ff_x5[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s34.INIT=8'hCA;
  LUT3 w_x_3_s35 (
    .F(w_x_3_33),
    .I0(ff_x6[3]),
    .I1(ff_x7[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s35.INIT=8'hCA;
  LUT3 w_x_2_s32 (
    .F(w_x_2_30),
    .I0(ff_x0[2]),
    .I1(ff_x1[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s32.INIT=8'hCA;
  LUT3 w_x_2_s33 (
    .F(w_x_2_31),
    .I0(ff_x2[2]),
    .I1(ff_x3[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s33.INIT=8'hCA;
  LUT3 w_x_2_s34 (
    .F(w_x_2_32),
    .I0(ff_x4[2]),
    .I1(ff_x5[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s34.INIT=8'hCA;
  LUT3 w_x_2_s35 (
    .F(w_x_2_33),
    .I0(ff_x6[2]),
    .I1(ff_x7[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s35.INIT=8'hCA;
  LUT3 w_x_1_s32 (
    .F(w_x_1_30),
    .I0(ff_x0[1]),
    .I1(ff_x1[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s32.INIT=8'hCA;
  LUT3 w_x_1_s33 (
    .F(w_x_1_31),
    .I0(ff_x2[1]),
    .I1(ff_x3[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s33.INIT=8'hCA;
  LUT3 w_x_1_s34 (
    .F(w_x_1_32),
    .I0(ff_x4[1]),
    .I1(ff_x5[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s34.INIT=8'hCA;
  LUT3 w_x_1_s35 (
    .F(w_x_1_33),
    .I0(ff_x6[1]),
    .I1(ff_x7[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s35.INIT=8'hCA;
  LUT3 w_x_0_s32 (
    .F(w_x_0_30),
    .I0(ff_x0[0]),
    .I1(ff_x1[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s32.INIT=8'hCA;
  LUT3 w_x_0_s33 (
    .F(w_x_0_31),
    .I0(ff_x2[0]),
    .I1(ff_x3[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s33.INIT=8'hCA;
  LUT3 w_x_0_s34 (
    .F(w_x_0_32),
    .I0(ff_x4[0]),
    .I1(ff_x5[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s34.INIT=8'hCA;
  LUT3 w_x_0_s35 (
    .F(w_x_0_33),
    .I0(ff_x6[0]),
    .I1(ff_x7[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s35.INIT=8'hCA;
  LUT3 w_pattern_0_s443 (
    .F(w_pattern_0_266),
    .I0(ff_pattern0[0]),
    .I1(ff_pattern1[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s443.INIT=8'hCA;
  LUT3 w_pattern_0_s444 (
    .F(w_pattern_0_267),
    .I0(ff_pattern2[0]),
    .I1(ff_pattern3[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s444.INIT=8'hCA;
  LUT3 w_pattern_0_s445 (
    .F(w_pattern_0_268),
    .I0(ff_pattern4[0]),
    .I1(ff_pattern5[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s445.INIT=8'hCA;
  LUT3 w_pattern_0_s446 (
    .F(w_pattern_0_269),
    .I0(ff_pattern6[0]),
    .I1(ff_pattern7[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s446.INIT=8'hCA;
  LUT3 w_pattern_0_s447 (
    .F(w_pattern_0_270),
    .I0(ff_pattern0[1]),
    .I1(ff_pattern1[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s447.INIT=8'hCA;
  LUT3 w_pattern_0_s448 (
    .F(w_pattern_0_271),
    .I0(ff_pattern2[1]),
    .I1(ff_pattern3[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s448.INIT=8'hCA;
  LUT3 w_pattern_0_s449 (
    .F(w_pattern_0_272),
    .I0(ff_pattern4[1]),
    .I1(ff_pattern5[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s449.INIT=8'hCA;
  LUT3 w_pattern_0_s450 (
    .F(w_pattern_0_273),
    .I0(ff_pattern6[1]),
    .I1(ff_pattern7[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s450.INIT=8'hCA;
  LUT3 w_pattern_0_s451 (
    .F(w_pattern_0_274),
    .I0(ff_pattern0[2]),
    .I1(ff_pattern1[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s451.INIT=8'hCA;
  LUT3 w_pattern_0_s452 (
    .F(w_pattern_0_275),
    .I0(ff_pattern2[2]),
    .I1(ff_pattern3[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s452.INIT=8'hCA;
  LUT3 w_pattern_0_s453 (
    .F(w_pattern_0_276),
    .I0(ff_pattern4[2]),
    .I1(ff_pattern5[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s453.INIT=8'hCA;
  LUT3 w_pattern_0_s454 (
    .F(w_pattern_0_277),
    .I0(ff_pattern6[2]),
    .I1(ff_pattern7[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s454.INIT=8'hCA;
  LUT3 w_pattern_0_s455 (
    .F(w_pattern_0_278),
    .I0(ff_pattern0[3]),
    .I1(ff_pattern1[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s455.INIT=8'hCA;
  LUT3 w_pattern_0_s456 (
    .F(w_pattern_0_279),
    .I0(ff_pattern2[3]),
    .I1(ff_pattern3[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s456.INIT=8'hCA;
  LUT3 w_pattern_0_s457 (
    .F(w_pattern_0_280),
    .I0(ff_pattern4[3]),
    .I1(ff_pattern5[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s457.INIT=8'hCA;
  LUT3 w_pattern_0_s458 (
    .F(w_pattern_0_281),
    .I0(ff_pattern6[3]),
    .I1(ff_pattern7[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s458.INIT=8'hCA;
  LUT3 w_pattern_0_s459 (
    .F(w_pattern_0_282),
    .I0(ff_pattern0[4]),
    .I1(ff_pattern1[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s459.INIT=8'hCA;
  LUT3 w_pattern_0_s460 (
    .F(w_pattern_0_283),
    .I0(ff_pattern2[4]),
    .I1(ff_pattern3[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s460.INIT=8'hCA;
  LUT3 w_pattern_0_s461 (
    .F(w_pattern_0_284),
    .I0(ff_pattern4[4]),
    .I1(ff_pattern5[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s461.INIT=8'hCA;
  LUT3 w_pattern_0_s462 (
    .F(w_pattern_0_285),
    .I0(ff_pattern6[4]),
    .I1(ff_pattern7[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s462.INIT=8'hCA;
  LUT3 w_pattern_0_s463 (
    .F(w_pattern_0_286),
    .I0(ff_pattern0[5]),
    .I1(ff_pattern1[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s463.INIT=8'hCA;
  LUT3 w_pattern_0_s464 (
    .F(w_pattern_0_287),
    .I0(ff_pattern2[5]),
    .I1(ff_pattern3[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s464.INIT=8'hCA;
  LUT3 w_pattern_0_s465 (
    .F(w_pattern_0_288),
    .I0(ff_pattern4[5]),
    .I1(ff_pattern5[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s465.INIT=8'hCA;
  LUT3 w_pattern_0_s466 (
    .F(w_pattern_0_289),
    .I0(ff_pattern6[5]),
    .I1(ff_pattern7[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s466.INIT=8'hCA;
  LUT3 w_pattern_0_s467 (
    .F(w_pattern_0_290),
    .I0(ff_pattern0[6]),
    .I1(ff_pattern1[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s467.INIT=8'hCA;
  LUT3 w_pattern_0_s468 (
    .F(w_pattern_0_291),
    .I0(ff_pattern2[6]),
    .I1(ff_pattern3[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s468.INIT=8'hCA;
  LUT3 w_pattern_0_s469 (
    .F(w_pattern_0_292),
    .I0(ff_pattern4[6]),
    .I1(ff_pattern5[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s469.INIT=8'hCA;
  LUT3 w_pattern_0_s470 (
    .F(w_pattern_0_293),
    .I0(ff_pattern6[6]),
    .I1(ff_pattern7[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s470.INIT=8'hCA;
  LUT3 w_pattern_0_s471 (
    .F(w_pattern_0_294),
    .I0(ff_pattern0[7]),
    .I1(ff_pattern1[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s471.INIT=8'hCA;
  LUT3 w_pattern_0_s472 (
    .F(w_pattern_0_295),
    .I0(ff_pattern2[7]),
    .I1(ff_pattern3[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s472.INIT=8'hCA;
  LUT3 w_pattern_0_s473 (
    .F(w_pattern_0_296),
    .I0(ff_pattern4[7]),
    .I1(ff_pattern5[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s473.INIT=8'hCA;
  LUT3 w_pattern_0_s474 (
    .F(w_pattern_0_297),
    .I0(ff_pattern6[7]),
    .I1(ff_pattern7[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s474.INIT=8'hCA;
  LUT3 w_pattern_0_s475 (
    .F(w_pattern_0_298),
    .I0(ff_pattern0[8]),
    .I1(ff_pattern1[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s475.INIT=8'hCA;
  LUT3 w_pattern_0_s476 (
    .F(w_pattern_0_299),
    .I0(ff_pattern2[8]),
    .I1(ff_pattern3[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s476.INIT=8'hCA;
  LUT3 w_pattern_0_s477 (
    .F(w_pattern_0_300),
    .I0(ff_pattern4[8]),
    .I1(ff_pattern5[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s477.INIT=8'hCA;
  LUT3 w_pattern_0_s478 (
    .F(w_pattern_0_301),
    .I0(ff_pattern6[8]),
    .I1(ff_pattern7[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s478.INIT=8'hCA;
  LUT3 w_pattern_0_s479 (
    .F(w_pattern_0_302),
    .I0(ff_pattern0[9]),
    .I1(ff_pattern1[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s479.INIT=8'hCA;
  LUT3 w_pattern_0_s480 (
    .F(w_pattern_0_303),
    .I0(ff_pattern2[9]),
    .I1(ff_pattern3[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s480.INIT=8'hCA;
  LUT3 w_pattern_0_s481 (
    .F(w_pattern_0_304),
    .I0(ff_pattern4[9]),
    .I1(ff_pattern5[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s481.INIT=8'hCA;
  LUT3 w_pattern_0_s482 (
    .F(w_pattern_0_305),
    .I0(ff_pattern6[9]),
    .I1(ff_pattern7[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s482.INIT=8'hCA;
  LUT3 w_pattern_0_s483 (
    .F(w_pattern_0_306),
    .I0(ff_pattern0[10]),
    .I1(ff_pattern1[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s483.INIT=8'hCA;
  LUT3 w_pattern_0_s484 (
    .F(w_pattern_0_307),
    .I0(ff_pattern2[10]),
    .I1(ff_pattern3[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s484.INIT=8'hCA;
  LUT3 w_pattern_0_s485 (
    .F(w_pattern_0_308),
    .I0(ff_pattern4[10]),
    .I1(ff_pattern5[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s485.INIT=8'hCA;
  LUT3 w_pattern_0_s486 (
    .F(w_pattern_0_309),
    .I0(ff_pattern6[10]),
    .I1(ff_pattern7[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s486.INIT=8'hCA;
  LUT3 w_pattern_0_s487 (
    .F(w_pattern_0_310),
    .I0(ff_pattern0[11]),
    .I1(ff_pattern1[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s487.INIT=8'hCA;
  LUT3 w_pattern_0_s488 (
    .F(w_pattern_0_311),
    .I0(ff_pattern2[11]),
    .I1(ff_pattern3[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s488.INIT=8'hCA;
  LUT3 w_pattern_0_s489 (
    .F(w_pattern_0_312),
    .I0(ff_pattern4[11]),
    .I1(ff_pattern5[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s489.INIT=8'hCA;
  LUT3 w_pattern_0_s490 (
    .F(w_pattern_0_313),
    .I0(ff_pattern6[11]),
    .I1(ff_pattern7[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s490.INIT=8'hCA;
  LUT3 w_pattern_0_s491 (
    .F(w_pattern_0_314),
    .I0(ff_pattern0[12]),
    .I1(ff_pattern1[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s491.INIT=8'hCA;
  LUT3 w_pattern_0_s492 (
    .F(w_pattern_0_315),
    .I0(ff_pattern2[12]),
    .I1(ff_pattern3[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s492.INIT=8'hCA;
  LUT3 w_pattern_0_s493 (
    .F(w_pattern_0_316),
    .I0(ff_pattern4[12]),
    .I1(ff_pattern5[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s493.INIT=8'hCA;
  LUT3 w_pattern_0_s494 (
    .F(w_pattern_0_317),
    .I0(ff_pattern6[12]),
    .I1(ff_pattern7[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s494.INIT=8'hCA;
  LUT3 w_pattern_0_s495 (
    .F(w_pattern_0_318),
    .I0(ff_pattern0[13]),
    .I1(ff_pattern1[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s495.INIT=8'hCA;
  LUT3 w_pattern_0_s496 (
    .F(w_pattern_0_319),
    .I0(ff_pattern2[13]),
    .I1(ff_pattern3[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s496.INIT=8'hCA;
  LUT3 w_pattern_0_s497 (
    .F(w_pattern_0_320),
    .I0(ff_pattern4[13]),
    .I1(ff_pattern5[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s497.INIT=8'hCA;
  LUT3 w_pattern_0_s498 (
    .F(w_pattern_0_321),
    .I0(ff_pattern6[13]),
    .I1(ff_pattern7[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s498.INIT=8'hCA;
  LUT3 w_pattern_0_s499 (
    .F(w_pattern_0_322),
    .I0(ff_pattern0[14]),
    .I1(ff_pattern1[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s499.INIT=8'hCA;
  LUT3 w_pattern_0_s500 (
    .F(w_pattern_0_323),
    .I0(ff_pattern2[14]),
    .I1(ff_pattern3[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s500.INIT=8'hCA;
  LUT3 w_pattern_0_s501 (
    .F(w_pattern_0_324),
    .I0(ff_pattern4[14]),
    .I1(ff_pattern5[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s501.INIT=8'hCA;
  LUT3 w_pattern_0_s502 (
    .F(w_pattern_0_325),
    .I0(ff_pattern6[14]),
    .I1(ff_pattern7[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s502.INIT=8'hCA;
  LUT3 w_pattern_0_s503 (
    .F(w_pattern_0_326),
    .I0(ff_pattern0[15]),
    .I1(ff_pattern1[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s503.INIT=8'hCA;
  LUT3 w_pattern_0_s504 (
    .F(w_pattern_0_327),
    .I0(ff_pattern2[15]),
    .I1(ff_pattern3[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s504.INIT=8'hCA;
  LUT3 w_pattern_0_s505 (
    .F(w_pattern_0_328),
    .I0(ff_pattern4[15]),
    .I1(ff_pattern5[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s505.INIT=8'hCA;
  LUT3 w_pattern_0_s506 (
    .F(w_pattern_0_329),
    .I0(ff_pattern6[15]),
    .I1(ff_pattern7[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s506.INIT=8'hCA;
  LUT3 w_bit_sel_1_s0 (
    .F(w_bit_sel[1]),
    .I0(w_offset_x[1]),
    .I1(w_offset_x[2]),
    .I2(reg_sprite_magify) 
);
defparam w_bit_sel_1_s0.INIT=8'hCA;
  LUT3 w_bit_sel_0_s0 (
    .F(w_bit_sel[0]),
    .I0(w_offset_x[0]),
    .I1(w_offset_x[1]),
    .I2(reg_sprite_magify) 
);
defparam w_bit_sel_0_s0.INIT=8'hCA;
  LUT4 ff_current_plane_3_s3 (
    .F(ff_current_plane_3_8),
    .I0(ff_active_33),
    .I1(n933_2),
    .I2(ff_state_1_7),
    .I3(ff_active_11) 
);
defparam ff_current_plane_3_s3.INIT=16'h00F8;
  LUT4 n1173_s2 (
    .F(n1173_7),
    .I0(w_pixel_pos_y_Z[5]),
    .I1(n1174_8),
    .I2(ff_sprite_collision_7),
    .I3(w_pixel_pos_y_Z[6]) 
);
defparam n1173_s2.INIT=16'h0708;
  LUT4 n1164_s2 (
    .F(n1164_7),
    .I0(n1165_8),
    .I1(w_screen_pos_x_Z[8]),
    .I2(ff_sprite_collision_7),
    .I3(w_screen_pos_x_Z[9]) 
);
defparam n1164_s2.INIT=16'h0B04;
  LUT4 n1162_s2 (
    .F(n1162_7),
    .I0(w_screen_pos_x_Z[10]),
    .I1(n1163_12),
    .I2(ff_sprite_collision_7),
    .I3(w_screen_pos_x_Z[11]) 
);
defparam n1162_s2.INIT=16'h0708;
  LUT2 n1064_s2 (
    .F(n1064_7),
    .I0(n870_16),
    .I1(ff_color[0]) 
);
defparam n1064_s2.INIT=4'h4;
  LUT2 n1063_s2 (
    .F(n1063_7),
    .I0(n870_16),
    .I1(ff_color[1]) 
);
defparam n1063_s2.INIT=4'h4;
  LUT2 n1062_s2 (
    .F(n1062_7),
    .I0(n870_16),
    .I1(ff_color[2]) 
);
defparam n1062_s2.INIT=4'h4;
  LUT2 n1061_s2 (
    .F(n1061_7),
    .I0(n870_16),
    .I1(ff_color[3]) 
);
defparam n1061_s2.INIT=4'h4;
  LUT4 n1024_s1 (
    .F(n1024_6),
    .I0(w_screen_pos_x_Z[3]),
    .I1(n1028_7),
    .I2(n1024_7),
    .I3(n1024_8) 
);
defparam n1024_s1.INIT=16'h0010;
  LUT2 n915_s4 (
    .F(n915_9),
    .I0(ff_current_plane[0]),
    .I1(ff_state_1_7) 
);
defparam n915_s4.INIT=4'h1;
  LUT3 n914_s4 (
    .F(n914_9),
    .I0(ff_state_1_7),
    .I1(ff_current_plane[1]),
    .I2(ff_current_plane[0]) 
);
defparam n914_s4.INIT=8'h14;
  LUT4 n912_s5 (
    .F(n912_10),
    .I0(ff_current_plane[2]),
    .I1(n913_10),
    .I2(ff_state_1_7),
    .I3(ff_current_plane[3]) 
);
defparam n912_s5.INIT=16'h0708;
  LUT4 n215_s2 (
    .F(n215_5),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_active),
    .I3(n481_5) 
);
defparam n215_s2.INIT=16'h4000;
  LUT4 n207_s2 (
    .F(n207_5),
    .I0(ff_state[0]),
    .I1(ff_active),
    .I2(ff_state[1]),
    .I3(n481_5) 
);
defparam n207_s2.INIT=16'h4000;
  LUT4 n725_s2 (
    .F(n725_5),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_active),
    .I3(n481_5) 
);
defparam n725_s2.INIT=16'h1000;
  LUT2 ff_sprite_collision_s4 (
    .F(ff_sprite_collision_7),
    .I0(n1132_39),
    .I1(n1232_20) 
);
defparam ff_sprite_collision_s4.INIT=4'h8;
  LUT3 ff_sprite_collision_s5 (
    .F(ff_sprite_collision_8),
    .I0(n373_6),
    .I1(ff_sprite_collision_9),
    .I2(ff_sprite_collision_10) 
);
defparam ff_sprite_collision_s5.INIT=8'h40;
  LUT2 n1174_s3 (
    .F(n1174_8),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(w_pixel_pos_y_Z[4]) 
);
defparam n1174_s3.INIT=4'h8;
  LUT2 n1165_s3 (
    .F(n1165_8),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_screen_pos_x_Z[7]) 
);
defparam n1165_s3.INIT=4'h1;
  LUT2 n1028_s2 (
    .F(n1028_7),
    .I0(w_sprite_mode2),
    .I1(w_screen_pos_x_Z[2]) 
);
defparam n1028_s2.INIT=4'h4;
  LUT4 n1024_s2 (
    .F(n1024_7),
    .I0(n1024_9),
    .I1(n1024_10),
    .I2(n1024_11),
    .I3(w_screen_v_active) 
);
defparam n1024_s2.INIT=16'h1000;
  LUT3 n1024_s3 (
    .F(n1024_8),
    .I0(n1024_12),
    .I1(n1024_13),
    .I2(n1024_14) 
);
defparam n1024_s3.INIT=8'h35;
  LUT2 n913_s5 (
    .F(n913_10),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]) 
);
defparam n913_s5.INIT=4'h8;
  LUT3 ff_sprite_collision_s6 (
    .F(ff_sprite_collision_9),
    .I0(ff_sprite_collision_11),
    .I1(reg_color0_opaque),
    .I2(w_sprite_collision) 
);
defparam ff_sprite_collision_s6.INIT=8'h0D;
  LUT4 ff_sprite_collision_s7 (
    .F(ff_sprite_collision_10),
    .I0(w_color_4[6]),
    .I1(ff_last_cc_base_pixel),
    .I2(w_color_4[5]),
    .I3(ff_pre_pixel_color_en) 
);
defparam ff_sprite_collision_s7.INIT=16'h0700;
  LUT4 n1024_s4 (
    .F(n1024_9),
    .I0(n1024_15),
    .I1(n1024_16),
    .I2(w_offset_x[8]),
    .I3(n975_9) 
);
defparam n1024_s4.INIT=16'hF53F;
  LUT4 n1024_s5 (
    .F(n1024_10),
    .I0(reg_sprite_magify),
    .I1(w_offset_x[3]),
    .I2(w_offset_x[4]),
    .I3(reg_sprite_16x16) 
);
defparam n1024_s5.INIT=16'h00F4;
  LUT4 n1024_s6 (
    .F(n1024_11),
    .I0(w_offset_x[4]),
    .I1(reg_sprite_magify),
    .I2(n933_2),
    .I3(ff_active_33) 
);
defparam n1024_s6.INIT=16'hD000;
  LUT3 n1024_s7 (
    .F(n1024_12),
    .I0(w_pattern_0_445),
    .I1(w_pattern_0_443),
    .I2(n1024_17) 
);
defparam n1024_s7.INIT=8'hAC;
  LUT3 n1024_s8 (
    .F(n1024_13),
    .I0(w_pattern_0_449),
    .I1(w_pattern_0_447),
    .I2(n1024_17) 
);
defparam n1024_s8.INIT=8'hAC;
  LUT3 n1024_s9 (
    .F(n1024_14),
    .I0(w_offset_x[3]),
    .I1(w_offset_x[4]),
    .I2(reg_sprite_magify) 
);
defparam n1024_s9.INIT=8'hCA;
  LUT4 ff_sprite_collision_s8 (
    .F(ff_sprite_collision_11),
    .I0(ff_pre_pixel_color[0]),
    .I1(ff_pre_pixel_color[1]),
    .I2(ff_pre_pixel_color[2]),
    .I3(ff_pre_pixel_color[3]) 
);
defparam ff_sprite_collision_s8.INIT=16'h0001;
  LUT4 n1024_s10 (
    .F(n1024_15),
    .I0(w_offset_x[5]),
    .I1(w_color_4[7]),
    .I2(w_offset_x[6]),
    .I3(w_offset_x[7]) 
);
defparam n1024_s10.INIT=16'h0001;
  LUT4 n1024_s11 (
    .F(n1024_16),
    .I0(w_offset_x[5]),
    .I1(w_color_4[7]),
    .I2(w_offset_x[6]),
    .I3(w_offset_x[7]) 
);
defparam n1024_s11.INIT=16'h8000;
  LUT3 n1024_s12 (
    .F(n1024_17),
    .I0(w_offset_x[2]),
    .I1(w_offset_x[3]),
    .I2(reg_sprite_magify) 
);
defparam n1024_s12.INIT=8'hCA;
  LUT4 n913_s6 (
    .F(n913_12),
    .I0(ff_state_1_7),
    .I1(ff_current_plane[2]),
    .I2(ff_current_plane[1]),
    .I3(ff_current_plane[0]) 
);
defparam n913_s6.INIT=16'h1444;
  LUT4 ff_active_s5 (
    .F(ff_active_11),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n1333_18),
    .I3(n1333_21) 
);
defparam ff_active_s5.INIT=16'h1000;
  LUT4 n1172_s4 (
    .F(n1172_10),
    .I0(w_pixel_pos_y_Z[5]),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(w_pixel_pos_y_Z[3]),
    .I3(w_pixel_pos_y_Z[4]) 
);
defparam n1172_s4.INIT=16'h8000;
  LUT4 n1174_s4 (
    .F(n1174_10),
    .I0(ff_sprite_collision_7),
    .I1(w_pixel_pos_y_Z[5]),
    .I2(w_pixel_pos_y_Z[3]),
    .I3(w_pixel_pos_y_Z[4]) 
);
defparam n1174_s4.INIT=16'h1444;
  LUT4 n1199_s3 (
    .F(n1199_9),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_status_register_pointer[1]),
    .I2(n1131_38),
    .I3(n1232_20) 
);
defparam n1199_s3.INIT=16'hEFFF;
  LUT3 n215_s4 (
    .F(n215_8),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]) 
);
defparam n215_s4.INIT=8'h80;
  LUT4 n1161_s3 (
    .F(n1161_9),
    .I0(ff_sprite_collision_7),
    .I1(w_screen_pos_x_Z[6]),
    .I2(w_screen_pos_x_Z[7]),
    .I3(n1333_21) 
);
defparam n1161_s3.INIT=16'h5400;
  LUT4 n1165_s4 (
    .F(n1165_10),
    .I0(ff_sprite_collision_7),
    .I1(w_screen_pos_x_Z[8]),
    .I2(w_screen_pos_x_Z[6]),
    .I3(w_screen_pos_x_Z[7]) 
);
defparam n1165_s4.INIT=16'h1114;
  LUT4 n733_s2 (
    .F(n733_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n725_5) 
);
defparam n733_s2.INIT=16'h4000;
  LUT4 n538_s2 (
    .F(n538_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n530_7) 
);
defparam n538_s2.INIT=16'h4000;
  LUT4 n223_s2 (
    .F(n223_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n207_5) 
);
defparam n223_s2.INIT=16'h4000;
  LUT4 n231_s3 (
    .F(n231_7),
    .I0(n215_5),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(w_makeup_plane[2]) 
);
defparam n231_s3.INIT=16'h2000;
  LUT4 n741_s2 (
    .F(n741_6),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(n725_5) 
);
defparam n741_s2.INIT=16'h4000;
  LUT4 n546_s2 (
    .F(n546_6),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(n530_7) 
);
defparam n546_s2.INIT=16'h4000;
  LUT4 n239_s2 (
    .F(n239_6),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(n207_5) 
);
defparam n239_s2.INIT=16'h4000;
  LUT4 n247_s3 (
    .F(n247_7),
    .I0(n215_5),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[0]),
    .I3(w_makeup_plane[2]) 
);
defparam n247_s3.INIT=16'h2000;
  LUT4 n749_s2 (
    .F(n749_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n725_5) 
);
defparam n749_s2.INIT=16'h1000;
  LUT4 n554_s2 (
    .F(n554_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n530_7) 
);
defparam n554_s2.INIT=16'h1000;
  LUT4 n255_s2 (
    .F(n255_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n207_5) 
);
defparam n255_s2.INIT=16'h1000;
  LUT4 n263_s3 (
    .F(n263_7),
    .I0(n215_5),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(w_makeup_plane[2]) 
);
defparam n263_s3.INIT=16'h0200;
  LUT4 n765_s2 (
    .F(n765_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(n725_5) 
);
defparam n765_s2.INIT=16'h1000;
  LUT4 n570_s2 (
    .F(n570_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(n530_7) 
);
defparam n570_s2.INIT=16'h1000;
  LUT4 n287_s2 (
    .F(n287_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(n207_5) 
);
defparam n287_s2.INIT=16'h1000;
  LUT4 n295_s3 (
    .F(n295_7),
    .I0(n215_5),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(w_makeup_plane[1]) 
);
defparam n295_s3.INIT=16'h0200;
  LUT4 n773_s2 (
    .F(n773_6),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(n725_5) 
);
defparam n773_s2.INIT=16'h1000;
  LUT4 n578_s2 (
    .F(n578_6),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(n530_7) 
);
defparam n578_s2.INIT=16'h1000;
  LUT4 n303_s2 (
    .F(n303_6),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(n207_5) 
);
defparam n303_s2.INIT=16'h1000;
  LUT4 n311_s3 (
    .F(n311_7),
    .I0(n215_5),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(w_makeup_plane[0]) 
);
defparam n311_s3.INIT=16'h0200;
  LUT4 n781_s2 (
    .F(n781_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n725_5) 
);
defparam n781_s2.INIT=16'h0100;
  LUT4 n586_s2 (
    .F(n586_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n530_7) 
);
defparam n586_s2.INIT=16'h0100;
  LUT4 n319_s2 (
    .F(n319_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n207_5) 
);
defparam n319_s2.INIT=16'h0100;
  LUT4 n327_s3 (
    .F(n327_7),
    .I0(n215_5),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(w_makeup_plane[2]) 
);
defparam n327_s3.INIT=16'h0002;
  LUT4 n1163_s5 (
    .F(n1163_12),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_screen_pos_x_Z[7]),
    .I2(w_screen_pos_x_Z[8]),
    .I3(w_screen_pos_x_Z[9]) 
);
defparam n1163_s5.INIT=16'hE000;
  LUT4 n1025_s2 (
    .F(n1025_8),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_sprite_mode2),
    .I2(w_screen_pos_x_Z[2]),
    .I3(w_color_4[3]) 
);
defparam n1025_s2.INIT=16'h4500;
  LUT4 n1026_s2 (
    .F(n1026_8),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_sprite_mode2),
    .I2(w_screen_pos_x_Z[2]),
    .I3(w_color_4[2]) 
);
defparam n1026_s2.INIT=16'h4500;
  LUT4 n1027_s2 (
    .F(n1027_8),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_sprite_mode2),
    .I2(w_screen_pos_x_Z[2]),
    .I3(w_color_4[1]) 
);
defparam n1027_s2.INIT=16'h4500;
  LUT4 n1028_s3 (
    .F(n1028_9),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_sprite_mode2),
    .I2(w_screen_pos_x_Z[2]),
    .I3(w_color_4[0]) 
);
defparam n1028_s3.INIT=16'h4500;
  LUT4 n530_s3 (
    .F(n530_7),
    .I0(ff_active),
    .I1(n481_5),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n530_s3.INIT=16'h8000;
  LUT4 n902_s3 (
    .F(n902_9),
    .I0(ff_active_11),
    .I1(ff_active_33),
    .I2(reg_display_on),
    .I3(n870_16) 
);
defparam n902_s3.INIT=16'hF044;
  LUT4 n1060_s4 (
    .F(n1060_10),
    .I0(n373_6),
    .I1(ff_pre_pixel_color_en),
    .I2(ff_color_en),
    .I3(n870_16) 
);
defparam n1060_s4.INIT=16'h00F4;
  LUT3 ff_pre_pixel_color_en_s6 (
    .F(ff_pre_pixel_color_en_14),
    .I0(n870_16),
    .I1(n373_6),
    .I2(ff_pre_pixel_color_en) 
);
defparam ff_pre_pixel_color_en_s6.INIT=8'hEF;
  LUT4 n1249_s3 (
    .F(n1249_9),
    .I0(ff_pre_pixel_color_en),
    .I1(n373_6),
    .I2(ff_last_cc_base_pixel),
    .I3(w_color_4[6]) 
);
defparam n1249_s3.INIT=16'h30DC;
  LUT4 n1272_s4 (
    .F(n1272_10),
    .I0(ff_pixel_color_en),
    .I1(ff_pre_pixel_color_en),
    .I2(n870_16),
    .I3(n373_6) 
);
defparam n1272_s4.INIT=16'h0C0A;
  LUT4 n1273_s4 (
    .F(n1273_10),
    .I0(ff_pixel_color[3]),
    .I1(ff_pre_pixel_color[3]),
    .I2(n870_16),
    .I3(n373_6) 
);
defparam n1273_s4.INIT=16'h0C0A;
  LUT4 n1274_s4 (
    .F(n1274_10),
    .I0(ff_pixel_color[2]),
    .I1(ff_pre_pixel_color[2]),
    .I2(n870_16),
    .I3(n373_6) 
);
defparam n1274_s4.INIT=16'h0C0A;
  LUT4 n1275_s4 (
    .F(n1275_10),
    .I0(ff_pixel_color[1]),
    .I1(ff_pre_pixel_color[1]),
    .I2(n870_16),
    .I3(n373_6) 
);
defparam n1275_s4.INIT=16'h0C0A;
  LUT4 n1276_s4 (
    .F(n1276_10),
    .I0(ff_pixel_color[0]),
    .I1(ff_pre_pixel_color[0]),
    .I2(n870_16),
    .I3(n373_6) 
);
defparam n1276_s4.INIT=16'h0C0A;
  LUT4 n279_s4 (
    .F(n279_9),
    .I0(n215_5),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(w_makeup_plane[1]) 
);
defparam n279_s4.INIT=16'h2000;
  LUT4 n271_s2 (
    .F(n271_6),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(n207_5) 
);
defparam n271_s2.INIT=16'h4000;
  LUT4 n562_s2 (
    .F(n562_6),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(n530_7) 
);
defparam n562_s2.INIT=16'h4000;
  LUT4 n757_s2 (
    .F(n757_6),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(n725_5) 
);
defparam n757_s2.INIT=16'h4000;
  LUT4 n215_s5 (
    .F(n215_10),
    .I0(n215_5),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(w_makeup_plane[1]) 
);
defparam n215_s5.INIT=16'h8000;
  LUT4 n207_s3 (
    .F(n207_7),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(n207_5) 
);
defparam n207_s3.INIT=16'h8000;
  LUT4 n530_s4 (
    .F(n530_9),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(n530_7) 
);
defparam n530_s4.INIT=16'h8000;
  LUT4 n725_s3 (
    .F(n725_7),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(n725_5) 
);
defparam n725_s3.INIT=16'h8000;
  LUT4 n1163_s6 (
    .F(n1163_14),
    .I0(n1132_39),
    .I1(n1232_20),
    .I2(w_screen_pos_x_Z[10]),
    .I3(n1163_12) 
);
defparam n1163_s6.INIT=16'h0770;
  LUT4 n1166_s3 (
    .F(n1166_9),
    .I0(n1132_39),
    .I1(n1232_20),
    .I2(w_screen_pos_x_Z[7]),
    .I3(w_screen_pos_x_Z[6]) 
);
defparam n1166_s3.INIT=16'h7007;
  LUT3 n1167_s4 (
    .F(n1167_10),
    .I0(w_screen_pos_x_Z[6]),
    .I1(n1132_39),
    .I2(n1232_20) 
);
defparam n1167_s4.INIT=8'h15;
  LUT3 n1168_s3 (
    .F(n1168_9),
    .I0(n1132_39),
    .I1(n1232_20),
    .I2(w_screen_pos_x_Z[5]) 
);
defparam n1168_s3.INIT=8'h70;
  LUT3 n1169_s3 (
    .F(n1169_9),
    .I0(n1132_39),
    .I1(n1232_20),
    .I2(w_screen_pos_x_Z[4]) 
);
defparam n1169_s3.INIT=8'h70;
  LUT4 n1171_s3 (
    .F(n1171_9),
    .I0(n1132_39),
    .I1(n1232_20),
    .I2(w_pixel_pos_y_Z[7]),
    .I3(n1172_10) 
);
defparam n1171_s3.INIT=16'h7000;
  LUT4 n1172_s5 (
    .F(n1172_12),
    .I0(n1132_39),
    .I1(n1232_20),
    .I2(w_pixel_pos_y_Z[7]),
    .I3(n1172_10) 
);
defparam n1172_s5.INIT=16'h0770;
  LUT4 n1175_s3 (
    .F(n1175_9),
    .I0(n1132_39),
    .I1(n1232_20),
    .I2(w_pixel_pos_y_Z[3]),
    .I3(w_pixel_pos_y_Z[4]) 
);
defparam n1175_s3.INIT=16'h0770;
  LUT3 n1176_s3 (
    .F(n1176_9),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(n1132_39),
    .I2(n1232_20) 
);
defparam n1176_s3.INIT=8'h15;
  LUT3 n1177_s3 (
    .F(n1177_9),
    .I0(n1132_39),
    .I1(n1232_20),
    .I2(w_pixel_pos_y_Z[2]) 
);
defparam n1177_s3.INIT=8'h70;
  LUT3 n1178_s3 (
    .F(n1178_9),
    .I0(n1132_39),
    .I1(n1232_20),
    .I2(w_pixel_pos_y_Z[1]) 
);
defparam n1178_s3.INIT=8'h70;
  LUT3 n1179_s3 (
    .F(n1179_9),
    .I0(n1132_39),
    .I1(n1232_20),
    .I2(w_pixel_pos_y_Z[0]) 
);
defparam n1179_s3.INIT=8'h70;
  LUT4 ff_sprite_collision_x_8_s5 (
    .F(ff_sprite_collision_x_8_9),
    .I0(ff_sprite_collision_8),
    .I1(n1132_39),
    .I2(n1232_20),
    .I3(n1199_9) 
);
defparam ff_sprite_collision_x_8_s5.INIT=16'hEA00;
  LUT4 ff_sprite_collision_s9 (
    .F(ff_sprite_collision_13),
    .I0(n1132_39),
    .I1(n1232_20),
    .I2(ff_sprite_collision_8),
    .I3(n1199_9) 
);
defparam ff_sprite_collision_s9.INIT=16'h70FF;
  DFFCE ff_pattern0_14_s0 (
    .Q(ff_pattern0[14]),
    .D(w_pattern[1]),
    .CLK(clk85m),
    .CE(n319_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_13_s0 (
    .Q(ff_pattern0[13]),
    .D(w_pattern[2]),
    .CLK(clk85m),
    .CE(n319_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_12_s0 (
    .Q(ff_pattern0[12]),
    .D(w_pattern[3]),
    .CLK(clk85m),
    .CE(n319_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_11_s0 (
    .Q(ff_pattern0[11]),
    .D(w_pattern[4]),
    .CLK(clk85m),
    .CE(n319_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_10_s0 (
    .Q(ff_pattern0[10]),
    .D(w_pattern[5]),
    .CLK(clk85m),
    .CE(n319_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_9_s0 (
    .Q(ff_pattern0[9]),
    .D(w_pattern[6]),
    .CLK(clk85m),
    .CE(n319_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_8_s0 (
    .Q(ff_pattern0[8]),
    .D(w_pattern[7]),
    .CLK(clk85m),
    .CE(n319_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_7_s0 (
    .Q(ff_pattern0[7]),
    .D(w_pattern[0]),
    .CLK(clk85m),
    .CE(n327_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_6_s0 (
    .Q(ff_pattern0[6]),
    .D(w_pattern[1]),
    .CLK(clk85m),
    .CE(n327_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_5_s0 (
    .Q(ff_pattern0[5]),
    .D(w_pattern[2]),
    .CLK(clk85m),
    .CE(n327_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_4_s0 (
    .Q(ff_pattern0[4]),
    .D(w_pattern[3]),
    .CLK(clk85m),
    .CE(n327_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_3_s0 (
    .Q(ff_pattern0[3]),
    .D(w_pattern[4]),
    .CLK(clk85m),
    .CE(n327_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_2_s0 (
    .Q(ff_pattern0[2]),
    .D(w_pattern[5]),
    .CLK(clk85m),
    .CE(n327_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_1_s0 (
    .Q(ff_pattern0[1]),
    .D(w_pattern[6]),
    .CLK(clk85m),
    .CE(n327_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_0_s0 (
    .Q(ff_pattern0[0]),
    .D(w_pattern[7]),
    .CLK(clk85m),
    .CE(n327_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_15_s0 (
    .Q(ff_pattern1[15]),
    .D(w_pattern[0]),
    .CLK(clk85m),
    .CE(n303_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_14_s0 (
    .Q(ff_pattern1[14]),
    .D(w_pattern[1]),
    .CLK(clk85m),
    .CE(n303_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_13_s0 (
    .Q(ff_pattern1[13]),
    .D(w_pattern[2]),
    .CLK(clk85m),
    .CE(n303_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_12_s0 (
    .Q(ff_pattern1[12]),
    .D(w_pattern[3]),
    .CLK(clk85m),
    .CE(n303_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_11_s0 (
    .Q(ff_pattern1[11]),
    .D(w_pattern[4]),
    .CLK(clk85m),
    .CE(n303_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_10_s0 (
    .Q(ff_pattern1[10]),
    .D(w_pattern[5]),
    .CLK(clk85m),
    .CE(n303_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_9_s0 (
    .Q(ff_pattern1[9]),
    .D(w_pattern[6]),
    .CLK(clk85m),
    .CE(n303_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_8_s0 (
    .Q(ff_pattern1[8]),
    .D(w_pattern[7]),
    .CLK(clk85m),
    .CE(n303_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_7_s0 (
    .Q(ff_pattern1[7]),
    .D(w_pattern[0]),
    .CLK(clk85m),
    .CE(n311_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_6_s0 (
    .Q(ff_pattern1[6]),
    .D(w_pattern[1]),
    .CLK(clk85m),
    .CE(n311_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_5_s0 (
    .Q(ff_pattern1[5]),
    .D(w_pattern[2]),
    .CLK(clk85m),
    .CE(n311_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_4_s0 (
    .Q(ff_pattern1[4]),
    .D(w_pattern[3]),
    .CLK(clk85m),
    .CE(n311_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_3_s0 (
    .Q(ff_pattern1[3]),
    .D(w_pattern[4]),
    .CLK(clk85m),
    .CE(n311_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_2_s0 (
    .Q(ff_pattern1[2]),
    .D(w_pattern[5]),
    .CLK(clk85m),
    .CE(n311_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_1_s0 (
    .Q(ff_pattern1[1]),
    .D(w_pattern[6]),
    .CLK(clk85m),
    .CE(n311_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_0_s0 (
    .Q(ff_pattern1[0]),
    .D(w_pattern[7]),
    .CLK(clk85m),
    .CE(n311_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_15_s0 (
    .Q(ff_pattern2[15]),
    .D(w_pattern[0]),
    .CLK(clk85m),
    .CE(n287_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_14_s0 (
    .Q(ff_pattern2[14]),
    .D(w_pattern[1]),
    .CLK(clk85m),
    .CE(n287_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_13_s0 (
    .Q(ff_pattern2[13]),
    .D(w_pattern[2]),
    .CLK(clk85m),
    .CE(n287_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_12_s0 (
    .Q(ff_pattern2[12]),
    .D(w_pattern[3]),
    .CLK(clk85m),
    .CE(n287_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_11_s0 (
    .Q(ff_pattern2[11]),
    .D(w_pattern[4]),
    .CLK(clk85m),
    .CE(n287_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_10_s0 (
    .Q(ff_pattern2[10]),
    .D(w_pattern[5]),
    .CLK(clk85m),
    .CE(n287_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_9_s0 (
    .Q(ff_pattern2[9]),
    .D(w_pattern[6]),
    .CLK(clk85m),
    .CE(n287_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_8_s0 (
    .Q(ff_pattern2[8]),
    .D(w_pattern[7]),
    .CLK(clk85m),
    .CE(n287_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_7_s0 (
    .Q(ff_pattern2[7]),
    .D(w_pattern[0]),
    .CLK(clk85m),
    .CE(n295_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_6_s0 (
    .Q(ff_pattern2[6]),
    .D(w_pattern[1]),
    .CLK(clk85m),
    .CE(n295_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_5_s0 (
    .Q(ff_pattern2[5]),
    .D(w_pattern[2]),
    .CLK(clk85m),
    .CE(n295_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_4_s0 (
    .Q(ff_pattern2[4]),
    .D(w_pattern[3]),
    .CLK(clk85m),
    .CE(n295_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_3_s0 (
    .Q(ff_pattern2[3]),
    .D(w_pattern[4]),
    .CLK(clk85m),
    .CE(n295_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_2_s0 (
    .Q(ff_pattern2[2]),
    .D(w_pattern[5]),
    .CLK(clk85m),
    .CE(n295_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_1_s0 (
    .Q(ff_pattern2[1]),
    .D(w_pattern[6]),
    .CLK(clk85m),
    .CE(n295_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_0_s0 (
    .Q(ff_pattern2[0]),
    .D(w_pattern[7]),
    .CLK(clk85m),
    .CE(n295_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_15_s0 (
    .Q(ff_pattern3[15]),
    .D(w_pattern[0]),
    .CLK(clk85m),
    .CE(n271_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_14_s0 (
    .Q(ff_pattern3[14]),
    .D(w_pattern[1]),
    .CLK(clk85m),
    .CE(n271_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_13_s0 (
    .Q(ff_pattern3[13]),
    .D(w_pattern[2]),
    .CLK(clk85m),
    .CE(n271_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_12_s0 (
    .Q(ff_pattern3[12]),
    .D(w_pattern[3]),
    .CLK(clk85m),
    .CE(n271_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_11_s0 (
    .Q(ff_pattern3[11]),
    .D(w_pattern[4]),
    .CLK(clk85m),
    .CE(n271_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_10_s0 (
    .Q(ff_pattern3[10]),
    .D(w_pattern[5]),
    .CLK(clk85m),
    .CE(n271_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_9_s0 (
    .Q(ff_pattern3[9]),
    .D(w_pattern[6]),
    .CLK(clk85m),
    .CE(n271_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_8_s0 (
    .Q(ff_pattern3[8]),
    .D(w_pattern[7]),
    .CLK(clk85m),
    .CE(n271_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_7_s0 (
    .Q(ff_pattern3[7]),
    .D(w_pattern[0]),
    .CLK(clk85m),
    .CE(n279_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_6_s0 (
    .Q(ff_pattern3[6]),
    .D(w_pattern[1]),
    .CLK(clk85m),
    .CE(n279_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_5_s0 (
    .Q(ff_pattern3[5]),
    .D(w_pattern[2]),
    .CLK(clk85m),
    .CE(n279_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_4_s0 (
    .Q(ff_pattern3[4]),
    .D(w_pattern[3]),
    .CLK(clk85m),
    .CE(n279_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_3_s0 (
    .Q(ff_pattern3[3]),
    .D(w_pattern[4]),
    .CLK(clk85m),
    .CE(n279_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_2_s0 (
    .Q(ff_pattern3[2]),
    .D(w_pattern[5]),
    .CLK(clk85m),
    .CE(n279_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_1_s0 (
    .Q(ff_pattern3[1]),
    .D(w_pattern[6]),
    .CLK(clk85m),
    .CE(n279_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_0_s0 (
    .Q(ff_pattern3[0]),
    .D(w_pattern[7]),
    .CLK(clk85m),
    .CE(n279_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_15_s0 (
    .Q(ff_pattern4[15]),
    .D(w_pattern[0]),
    .CLK(clk85m),
    .CE(n255_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_14_s0 (
    .Q(ff_pattern4[14]),
    .D(w_pattern[1]),
    .CLK(clk85m),
    .CE(n255_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_13_s0 (
    .Q(ff_pattern4[13]),
    .D(w_pattern[2]),
    .CLK(clk85m),
    .CE(n255_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_12_s0 (
    .Q(ff_pattern4[12]),
    .D(w_pattern[3]),
    .CLK(clk85m),
    .CE(n255_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_11_s0 (
    .Q(ff_pattern4[11]),
    .D(w_pattern[4]),
    .CLK(clk85m),
    .CE(n255_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_10_s0 (
    .Q(ff_pattern4[10]),
    .D(w_pattern[5]),
    .CLK(clk85m),
    .CE(n255_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_9_s0 (
    .Q(ff_pattern4[9]),
    .D(w_pattern[6]),
    .CLK(clk85m),
    .CE(n255_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_8_s0 (
    .Q(ff_pattern4[8]),
    .D(w_pattern[7]),
    .CLK(clk85m),
    .CE(n255_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_7_s0 (
    .Q(ff_pattern4[7]),
    .D(w_pattern[0]),
    .CLK(clk85m),
    .CE(n263_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_6_s0 (
    .Q(ff_pattern4[6]),
    .D(w_pattern[1]),
    .CLK(clk85m),
    .CE(n263_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_5_s0 (
    .Q(ff_pattern4[5]),
    .D(w_pattern[2]),
    .CLK(clk85m),
    .CE(n263_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_4_s0 (
    .Q(ff_pattern4[4]),
    .D(w_pattern[3]),
    .CLK(clk85m),
    .CE(n263_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_3_s0 (
    .Q(ff_pattern4[3]),
    .D(w_pattern[4]),
    .CLK(clk85m),
    .CE(n263_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_2_s0 (
    .Q(ff_pattern4[2]),
    .D(w_pattern[5]),
    .CLK(clk85m),
    .CE(n263_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_1_s0 (
    .Q(ff_pattern4[1]),
    .D(w_pattern[6]),
    .CLK(clk85m),
    .CE(n263_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_0_s0 (
    .Q(ff_pattern4[0]),
    .D(w_pattern[7]),
    .CLK(clk85m),
    .CE(n263_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_15_s0 (
    .Q(ff_pattern5[15]),
    .D(w_pattern[0]),
    .CLK(clk85m),
    .CE(n239_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_14_s0 (
    .Q(ff_pattern5[14]),
    .D(w_pattern[1]),
    .CLK(clk85m),
    .CE(n239_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_13_s0 (
    .Q(ff_pattern5[13]),
    .D(w_pattern[2]),
    .CLK(clk85m),
    .CE(n239_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_12_s0 (
    .Q(ff_pattern5[12]),
    .D(w_pattern[3]),
    .CLK(clk85m),
    .CE(n239_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_11_s0 (
    .Q(ff_pattern5[11]),
    .D(w_pattern[4]),
    .CLK(clk85m),
    .CE(n239_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_10_s0 (
    .Q(ff_pattern5[10]),
    .D(w_pattern[5]),
    .CLK(clk85m),
    .CE(n239_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_9_s0 (
    .Q(ff_pattern5[9]),
    .D(w_pattern[6]),
    .CLK(clk85m),
    .CE(n239_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_8_s0 (
    .Q(ff_pattern5[8]),
    .D(w_pattern[7]),
    .CLK(clk85m),
    .CE(n239_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_7_s0 (
    .Q(ff_pattern5[7]),
    .D(w_pattern[0]),
    .CLK(clk85m),
    .CE(n247_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_6_s0 (
    .Q(ff_pattern5[6]),
    .D(w_pattern[1]),
    .CLK(clk85m),
    .CE(n247_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_5_s0 (
    .Q(ff_pattern5[5]),
    .D(w_pattern[2]),
    .CLK(clk85m),
    .CE(n247_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_4_s0 (
    .Q(ff_pattern5[4]),
    .D(w_pattern[3]),
    .CLK(clk85m),
    .CE(n247_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_3_s0 (
    .Q(ff_pattern5[3]),
    .D(w_pattern[4]),
    .CLK(clk85m),
    .CE(n247_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_2_s0 (
    .Q(ff_pattern5[2]),
    .D(w_pattern[5]),
    .CLK(clk85m),
    .CE(n247_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_1_s0 (
    .Q(ff_pattern5[1]),
    .D(w_pattern[6]),
    .CLK(clk85m),
    .CE(n247_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_0_s0 (
    .Q(ff_pattern5[0]),
    .D(w_pattern[7]),
    .CLK(clk85m),
    .CE(n247_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_15_s0 (
    .Q(ff_pattern6[15]),
    .D(w_pattern[0]),
    .CLK(clk85m),
    .CE(n223_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_14_s0 (
    .Q(ff_pattern6[14]),
    .D(w_pattern[1]),
    .CLK(clk85m),
    .CE(n223_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_13_s0 (
    .Q(ff_pattern6[13]),
    .D(w_pattern[2]),
    .CLK(clk85m),
    .CE(n223_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_12_s0 (
    .Q(ff_pattern6[12]),
    .D(w_pattern[3]),
    .CLK(clk85m),
    .CE(n223_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_11_s0 (
    .Q(ff_pattern6[11]),
    .D(w_pattern[4]),
    .CLK(clk85m),
    .CE(n223_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_10_s0 (
    .Q(ff_pattern6[10]),
    .D(w_pattern[5]),
    .CLK(clk85m),
    .CE(n223_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_9_s0 (
    .Q(ff_pattern6[9]),
    .D(w_pattern[6]),
    .CLK(clk85m),
    .CE(n223_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_8_s0 (
    .Q(ff_pattern6[8]),
    .D(w_pattern[7]),
    .CLK(clk85m),
    .CE(n223_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_7_s0 (
    .Q(ff_pattern6[7]),
    .D(w_pattern[0]),
    .CLK(clk85m),
    .CE(n231_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_6_s0 (
    .Q(ff_pattern6[6]),
    .D(w_pattern[1]),
    .CLK(clk85m),
    .CE(n231_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_5_s0 (
    .Q(ff_pattern6[5]),
    .D(w_pattern[2]),
    .CLK(clk85m),
    .CE(n231_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_4_s0 (
    .Q(ff_pattern6[4]),
    .D(w_pattern[3]),
    .CLK(clk85m),
    .CE(n231_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_3_s0 (
    .Q(ff_pattern6[3]),
    .D(w_pattern[4]),
    .CLK(clk85m),
    .CE(n231_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_2_s0 (
    .Q(ff_pattern6[2]),
    .D(w_pattern[5]),
    .CLK(clk85m),
    .CE(n231_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_1_s0 (
    .Q(ff_pattern6[1]),
    .D(w_pattern[6]),
    .CLK(clk85m),
    .CE(n231_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_0_s0 (
    .Q(ff_pattern6[0]),
    .D(w_pattern[7]),
    .CLK(clk85m),
    .CE(n231_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_15_s0 (
    .Q(ff_pattern7[15]),
    .D(w_pattern[0]),
    .CLK(clk85m),
    .CE(n207_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_14_s0 (
    .Q(ff_pattern7[14]),
    .D(w_pattern[1]),
    .CLK(clk85m),
    .CE(n207_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_13_s0 (
    .Q(ff_pattern7[13]),
    .D(w_pattern[2]),
    .CLK(clk85m),
    .CE(n207_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_12_s0 (
    .Q(ff_pattern7[12]),
    .D(w_pattern[3]),
    .CLK(clk85m),
    .CE(n207_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_11_s0 (
    .Q(ff_pattern7[11]),
    .D(w_pattern[4]),
    .CLK(clk85m),
    .CE(n207_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_10_s0 (
    .Q(ff_pattern7[10]),
    .D(w_pattern[5]),
    .CLK(clk85m),
    .CE(n207_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_9_s0 (
    .Q(ff_pattern7[9]),
    .D(w_pattern[6]),
    .CLK(clk85m),
    .CE(n207_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_8_s0 (
    .Q(ff_pattern7[8]),
    .D(w_pattern[7]),
    .CLK(clk85m),
    .CE(n207_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_7_s0 (
    .Q(ff_pattern7[7]),
    .D(w_pattern[0]),
    .CLK(clk85m),
    .CE(n215_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_6_s0 (
    .Q(ff_pattern7[6]),
    .D(w_pattern[1]),
    .CLK(clk85m),
    .CE(n215_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_5_s0 (
    .Q(ff_pattern7[5]),
    .D(w_pattern[2]),
    .CLK(clk85m),
    .CE(n215_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_4_s0 (
    .Q(ff_pattern7[4]),
    .D(w_pattern[3]),
    .CLK(clk85m),
    .CE(n215_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_3_s0 (
    .Q(ff_pattern7[3]),
    .D(w_pattern[4]),
    .CLK(clk85m),
    .CE(n215_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_2_s0 (
    .Q(ff_pattern7[2]),
    .D(w_pattern[5]),
    .CLK(clk85m),
    .CE(n215_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_1_s0 (
    .Q(ff_pattern7[1]),
    .D(w_pattern[6]),
    .CLK(clk85m),
    .CE(n215_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_0_s0 (
    .Q(ff_pattern7[0]),
    .D(w_pattern[7]),
    .CLK(clk85m),
    .CE(n215_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_7_s0 (
    .Q(ff_color0[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n586_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_6_s0 (
    .Q(ff_color0[6]),
    .D(w_color_6),
    .CLK(clk85m),
    .CE(n586_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_5_s0 (
    .Q(ff_color0[5]),
    .D(w_color_5),
    .CLK(clk85m),
    .CE(n586_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_3_s0 (
    .Q(ff_color0[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n586_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_2_s0 (
    .Q(ff_color0[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n586_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_1_s0 (
    .Q(ff_color0[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n586_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_0_s0 (
    .Q(ff_color0[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n586_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_7_s0 (
    .Q(ff_color1[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n578_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_6_s0 (
    .Q(ff_color1[6]),
    .D(w_color_6),
    .CLK(clk85m),
    .CE(n578_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_5_s0 (
    .Q(ff_color1[5]),
    .D(w_color_5),
    .CLK(clk85m),
    .CE(n578_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_3_s0 (
    .Q(ff_color1[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n578_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_2_s0 (
    .Q(ff_color1[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n578_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_1_s0 (
    .Q(ff_color1[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n578_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_0_s0 (
    .Q(ff_color1[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n578_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_7_s0 (
    .Q(ff_color2[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n570_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_6_s0 (
    .Q(ff_color2[6]),
    .D(w_color_6),
    .CLK(clk85m),
    .CE(n570_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_5_s0 (
    .Q(ff_color2[5]),
    .D(w_color_5),
    .CLK(clk85m),
    .CE(n570_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_3_s0 (
    .Q(ff_color2[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n570_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_2_s0 (
    .Q(ff_color2[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n570_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_1_s0 (
    .Q(ff_color2[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n570_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_0_s0 (
    .Q(ff_color2[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n570_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_7_s0 (
    .Q(ff_color3[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n562_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_6_s0 (
    .Q(ff_color3[6]),
    .D(w_color_6),
    .CLK(clk85m),
    .CE(n562_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_5_s0 (
    .Q(ff_color3[5]),
    .D(w_color_5),
    .CLK(clk85m),
    .CE(n562_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_3_s0 (
    .Q(ff_color3[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n562_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_2_s0 (
    .Q(ff_color3[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n562_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_1_s0 (
    .Q(ff_color3[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n562_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_0_s0 (
    .Q(ff_color3[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n562_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_7_s0 (
    .Q(ff_color4[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n554_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_6_s0 (
    .Q(ff_color4[6]),
    .D(w_color_6),
    .CLK(clk85m),
    .CE(n554_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_5_s0 (
    .Q(ff_color4[5]),
    .D(w_color_5),
    .CLK(clk85m),
    .CE(n554_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_3_s0 (
    .Q(ff_color4[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n554_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_2_s0 (
    .Q(ff_color4[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n554_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_1_s0 (
    .Q(ff_color4[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n554_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_0_s0 (
    .Q(ff_color4[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n554_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_7_s0 (
    .Q(ff_color5[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n546_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_6_s0 (
    .Q(ff_color5[6]),
    .D(w_color_6),
    .CLK(clk85m),
    .CE(n546_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_5_s0 (
    .Q(ff_color5[5]),
    .D(w_color_5),
    .CLK(clk85m),
    .CE(n546_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_3_s0 (
    .Q(ff_color5[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n546_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_2_s0 (
    .Q(ff_color5[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n546_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_1_s0 (
    .Q(ff_color5[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n546_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_0_s0 (
    .Q(ff_color5[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n546_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_7_s0 (
    .Q(ff_color6[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n538_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_6_s0 (
    .Q(ff_color6[6]),
    .D(w_color_6),
    .CLK(clk85m),
    .CE(n538_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_5_s0 (
    .Q(ff_color6[5]),
    .D(w_color_5),
    .CLK(clk85m),
    .CE(n538_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_3_s0 (
    .Q(ff_color6[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n538_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_2_s0 (
    .Q(ff_color6[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n538_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_1_s0 (
    .Q(ff_color6[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n538_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_0_s0 (
    .Q(ff_color6[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n538_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_7_s0 (
    .Q(ff_color7[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n530_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_6_s0 (
    .Q(ff_color7[6]),
    .D(w_color_6),
    .CLK(clk85m),
    .CE(n530_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_5_s0 (
    .Q(ff_color7[5]),
    .D(w_color_5),
    .CLK(clk85m),
    .CE(n530_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_3_s0 (
    .Q(ff_color7[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n530_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_2_s0 (
    .Q(ff_color7[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n530_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_1_s0 (
    .Q(ff_color7[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n530_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_0_s0 (
    .Q(ff_color7[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n530_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_7_s0 (
    .Q(ff_x0[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_6_s0 (
    .Q(ff_x0[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_5_s0 (
    .Q(ff_x0[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_4_s0 (
    .Q(ff_x0[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_3_s0 (
    .Q(ff_x0[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_2_s0 (
    .Q(ff_x0[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_1_s0 (
    .Q(ff_x0[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_0_s0 (
    .Q(ff_x0[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_7_s0 (
    .Q(ff_x1[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_6_s0 (
    .Q(ff_x1[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_5_s0 (
    .Q(ff_x1[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_4_s0 (
    .Q(ff_x1[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_3_s0 (
    .Q(ff_x1[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_2_s0 (
    .Q(ff_x1[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_1_s0 (
    .Q(ff_x1[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_0_s0 (
    .Q(ff_x1[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_7_s0 (
    .Q(ff_x2[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_6_s0 (
    .Q(ff_x2[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_5_s0 (
    .Q(ff_x2[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_4_s0 (
    .Q(ff_x2[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_3_s0 (
    .Q(ff_x2[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_2_s0 (
    .Q(ff_x2[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_1_s0 (
    .Q(ff_x2[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_0_s0 (
    .Q(ff_x2[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_7_s0 (
    .Q(ff_x3[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_6_s0 (
    .Q(ff_x3[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_5_s0 (
    .Q(ff_x3[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_4_s0 (
    .Q(ff_x3[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_3_s0 (
    .Q(ff_x3[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_2_s0 (
    .Q(ff_x3[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_1_s0 (
    .Q(ff_x3[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_0_s0 (
    .Q(ff_x3[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_7_s0 (
    .Q(ff_x4[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_6_s0 (
    .Q(ff_x4[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_5_s0 (
    .Q(ff_x4[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_4_s0 (
    .Q(ff_x4[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_3_s0 (
    .Q(ff_x4[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_2_s0 (
    .Q(ff_x4[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_1_s0 (
    .Q(ff_x4[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_0_s0 (
    .Q(ff_x4[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_7_s0 (
    .Q(ff_x5[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_6_s0 (
    .Q(ff_x5[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_5_s0 (
    .Q(ff_x5[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_4_s0 (
    .Q(ff_x5[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_3_s0 (
    .Q(ff_x5[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_2_s0 (
    .Q(ff_x5[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_1_s0 (
    .Q(ff_x5[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_0_s0 (
    .Q(ff_x5[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_7_s0 (
    .Q(ff_x6[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n733_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_6_s0 (
    .Q(ff_x6[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n733_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_5_s0 (
    .Q(ff_x6[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n733_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_4_s0 (
    .Q(ff_x6[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n733_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_3_s0 (
    .Q(ff_x6[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n733_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_2_s0 (
    .Q(ff_x6[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n733_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_1_s0 (
    .Q(ff_x6[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n733_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_0_s0 (
    .Q(ff_x6[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n733_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_7_s0 (
    .Q(ff_x7[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n725_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_6_s0 (
    .Q(ff_x7[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n725_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_5_s0 (
    .Q(ff_x7[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n725_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_4_s0 (
    .Q(ff_x7[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n725_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_3_s0 (
    .Q(ff_x7[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n725_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_2_s0 (
    .Q(ff_x7[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n725_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_1_s0 (
    .Q(ff_x7[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n725_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_0_s0 (
    .Q(ff_x7[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n725_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_visible_planes_3_s0 (
    .Q(ff_visible_planes[3]),
    .D(w_selected_count[3]),
    .CLK(clk85m),
    .CE(n870_16),
    .CLEAR(n36_6) 
);
  DFFCE ff_visible_planes_2_s0 (
    .Q(ff_visible_planes[2]),
    .D(w_selected_count[2]),
    .CLK(clk85m),
    .CE(n870_16),
    .CLEAR(n36_6) 
);
  DFFCE ff_visible_planes_1_s0 (
    .Q(ff_visible_planes[1]),
    .D(w_selected_count[1]),
    .CLK(clk85m),
    .CE(n870_16),
    .CLEAR(n36_6) 
);
  DFFCE ff_visible_planes_0_s0 (
    .Q(ff_visible_planes[0]),
    .D(w_selected_count[0]),
    .CLK(clk85m),
    .CE(n870_16),
    .CLEAR(n36_6) 
);
  DFFC ff_color_en_s0 (
    .Q(ff_color_en),
    .D(n1024_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_3_s0 (
    .Q(ff_color[3]),
    .D(n1025_8),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_2_s0 (
    .Q(ff_color[2]),
    .D(n1026_8),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_1_s0 (
    .Q(ff_color[1]),
    .D(n1027_8),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_0_s0 (
    .Q(ff_color[0]),
    .D(n1028_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_8_s0 (
    .Q(w_sprite_collision_x[8]),
    .D(n1161_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_7_s0 (
    .Q(w_sprite_collision_x[7]),
    .D(n1162_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_6_s0 (
    .Q(w_sprite_collision_x[6]),
    .D(n1163_14),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_5_s0 (
    .Q(w_sprite_collision_x[5]),
    .D(n1164_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_4_s0 (
    .Q(w_sprite_collision_x[4]),
    .D(n1165_10),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_3_s0 (
    .Q(w_sprite_collision_x[3]),
    .D(n1166_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_2_s0 (
    .Q(w_sprite_collision_x[2]),
    .D(n1167_10),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_1_s0 (
    .Q(w_sprite_collision_x[1]),
    .D(n1168_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_0_s0 (
    .Q(w_sprite_collision_x[0]),
    .D(n1169_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_8_s0 (
    .Q(w_sprite_collision_y[8]),
    .D(n1171_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_7_s0 (
    .Q(w_sprite_collision_y[7]),
    .D(n1172_12),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_6_s0 (
    .Q(w_sprite_collision_y[6]),
    .D(n1173_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_5_s0 (
    .Q(w_sprite_collision_y[5]),
    .D(n1174_10),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_4_s0 (
    .Q(w_sprite_collision_y[4]),
    .D(n1175_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_3_s0 (
    .Q(w_sprite_collision_y[3]),
    .D(n1176_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_2_s0 (
    .Q(w_sprite_collision_y[2]),
    .D(n1177_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_1_s0 (
    .Q(w_sprite_collision_y[1]),
    .D(n1178_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_0_s0 (
    .Q(w_sprite_collision_y[0]),
    .D(n1179_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_4_s0 (
    .Q(ff_pixel_color_d0[4]),
    .D(ff_pixel_color_en),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_3_s0 (
    .Q(ff_pixel_color_d0[3]),
    .D(ff_pixel_color[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_2_s0 (
    .Q(ff_pixel_color_d0[2]),
    .D(ff_pixel_color[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_1_s0 (
    .Q(ff_pixel_color_d0[1]),
    .D(ff_pixel_color[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_0_s0 (
    .Q(ff_pixel_color_d0[0]),
    .D(ff_pixel_color[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_4_s0 (
    .Q(ff_pixel_color_d1[4]),
    .D(ff_pixel_color_d0[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_3_s0 (
    .Q(ff_pixel_color_d1[3]),
    .D(ff_pixel_color_d0[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_2_s0 (
    .Q(ff_pixel_color_d1[2]),
    .D(ff_pixel_color_d0[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_1_s0 (
    .Q(ff_pixel_color_d1[1]),
    .D(ff_pixel_color_d0[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_0_s0 (
    .Q(ff_pixel_color_d1[0]),
    .D(ff_pixel_color_d0[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_4_s0 (
    .Q(ff_pixel_color_d2[4]),
    .D(ff_pixel_color_d1[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_3_s0 (
    .Q(ff_pixel_color_d2[3]),
    .D(ff_pixel_color_d1[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_2_s0 (
    .Q(ff_pixel_color_d2[2]),
    .D(ff_pixel_color_d1[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_1_s0 (
    .Q(ff_pixel_color_d2[1]),
    .D(ff_pixel_color_d1[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_0_s0 (
    .Q(ff_pixel_color_d2[0]),
    .D(ff_pixel_color_d1[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_4_s0 (
    .Q(ff_pixel_color_d3[4]),
    .D(ff_pixel_color_d2[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_3_s0 (
    .Q(ff_pixel_color_d3[3]),
    .D(ff_pixel_color_d2[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_2_s0 (
    .Q(ff_pixel_color_d3[2]),
    .D(ff_pixel_color_d2[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_1_s0 (
    .Q(ff_pixel_color_d3[1]),
    .D(ff_pixel_color_d2[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_0_s0 (
    .Q(ff_pixel_color_d3[0]),
    .D(ff_pixel_color_d2[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_4_s0 (
    .Q(ff_pixel_color_d4[4]),
    .D(ff_pixel_color_d3[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_3_s0 (
    .Q(ff_pixel_color_d4[3]),
    .D(ff_pixel_color_d3[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_2_s0 (
    .Q(ff_pixel_color_d4[2]),
    .D(ff_pixel_color_d3[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_1_s0 (
    .Q(ff_pixel_color_d4[1]),
    .D(ff_pixel_color_d3[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_0_s0 (
    .Q(ff_pixel_color_d4[0]),
    .D(ff_pixel_color_d3[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_4_s0 (
    .Q(w_sprite_display_color_en),
    .D(ff_pixel_color_d4[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_3_s0 (
    .Q(w_sprite_display_color[3]),
    .D(ff_pixel_color_d4[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_2_s0 (
    .Q(w_sprite_display_color[2]),
    .D(ff_pixel_color_d4[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_1_s0 (
    .Q(w_sprite_display_color[1]),
    .D(ff_pixel_color_d4[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_0_s0 (
    .Q(w_sprite_display_color[0]),
    .D(ff_pixel_color_d4[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_15_s0 (
    .Q(ff_pattern0[15]),
    .D(w_pattern[0]),
    .CLK(clk85m),
    .CE(n319_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pre_pixel_color_3_s1 (
    .Q(ff_pre_pixel_color[3]),
    .D(n1061_7),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_14),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_3_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_2_s1 (
    .Q(ff_pre_pixel_color[2]),
    .D(n1062_7),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_14),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_2_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_1_s1 (
    .Q(ff_pre_pixel_color[1]),
    .D(n1063_7),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_14),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_1_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_0_s1 (
    .Q(ff_pre_pixel_color[0]),
    .D(n1064_7),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_14),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_0_s1.INIT=1'b0;
  DFFCE ff_sprite_collision_s1 (
    .Q(w_sprite_collision),
    .D(n1199_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_13),
    .CLEAR(n36_6) 
);
defparam ff_sprite_collision_s1.INIT=1'b0;
  DFFCE ff_current_plane_3_s1 (
    .Q(ff_current_plane[3]),
    .D(n912_10),
    .CLK(clk85m),
    .CE(ff_current_plane_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_2_s1 (
    .Q(ff_current_plane[2]),
    .D(n913_12),
    .CLK(clk85m),
    .CE(ff_current_plane_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_1_s1 (
    .Q(ff_current_plane[1]),
    .D(n914_9),
    .CLK(clk85m),
    .CE(ff_current_plane_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_0_s1 (
    .Q(ff_current_plane[0]),
    .D(n915_9),
    .CLK(clk85m),
    .CE(ff_current_plane_3_8),
    .CLEAR(n36_6) 
);
  DFFC ff_active_s6 (
    .Q(ff_active_33),
    .D(n902_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_active_s6.INIT=1'b0;
  DFFC ff_pre_pixel_color_en_s5 (
    .Q(ff_pre_pixel_color_en),
    .D(n1060_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_en_s5.INIT=1'b0;
  DFFC ff_last_cc_base_pixel_s4 (
    .Q(ff_last_cc_base_pixel),
    .D(n1249_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_last_cc_base_pixel_s4.INIT=1'b0;
  DFFC ff_pixel_color_en_s4 (
    .Q(ff_pixel_color_en),
    .D(n1272_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_en_s4.INIT=1'b0;
  DFFC ff_pixel_color_3_s3 (
    .Q(ff_pixel_color[3]),
    .D(n1273_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_3_s3.INIT=1'b0;
  DFFC ff_pixel_color_2_s3 (
    .Q(ff_pixel_color[2]),
    .D(n1274_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_2_s3.INIT=1'b0;
  DFFC ff_pixel_color_1_s3 (
    .Q(ff_pixel_color[1]),
    .D(n1275_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_1_s3.INIT=1'b0;
  DFFC ff_pixel_color_0_s3 (
    .Q(ff_pixel_color[0]),
    .D(n1276_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_0_s3.INIT=1'b0;
  ALU w_offset_x_0_s (
    .SUM(w_offset_x[0]),
    .COUT(w_offset_x_0_3),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_x[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_offset_x_0_s.ALU_MODE=1;
  ALU w_offset_x_1_s (
    .SUM(w_offset_x[1]),
    .COUT(w_offset_x_1_3),
    .I0(w_screen_pos_x_Z[5]),
    .I1(w_x[1]),
    .I3(GND),
    .CIN(w_offset_x_0_3) 
);
defparam w_offset_x_1_s.ALU_MODE=1;
  ALU w_offset_x_2_s (
    .SUM(w_offset_x[2]),
    .COUT(w_offset_x_2_3),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_x[2]),
    .I3(GND),
    .CIN(w_offset_x_1_3) 
);
defparam w_offset_x_2_s.ALU_MODE=1;
  ALU w_offset_x_3_s (
    .SUM(w_offset_x[3]),
    .COUT(w_offset_x_3_3),
    .I0(w_screen_pos_x_Z[7]),
    .I1(w_x[3]),
    .I3(GND),
    .CIN(w_offset_x_2_3) 
);
defparam w_offset_x_3_s.ALU_MODE=1;
  ALU w_offset_x_4_s (
    .SUM(w_offset_x[4]),
    .COUT(w_offset_x_4_3),
    .I0(w_screen_pos_x_Z[8]),
    .I1(w_x[4]),
    .I3(GND),
    .CIN(w_offset_x_3_3) 
);
defparam w_offset_x_4_s.ALU_MODE=1;
  ALU w_offset_x_5_s (
    .SUM(w_offset_x[5]),
    .COUT(w_offset_x_5_3),
    .I0(w_screen_pos_x_Z[9]),
    .I1(w_x[5]),
    .I3(GND),
    .CIN(w_offset_x_4_3) 
);
defparam w_offset_x_5_s.ALU_MODE=1;
  ALU w_offset_x_6_s (
    .SUM(w_offset_x[6]),
    .COUT(w_offset_x_6_3),
    .I0(w_screen_pos_x_Z[10]),
    .I1(w_x[6]),
    .I3(GND),
    .CIN(w_offset_x_5_3) 
);
defparam w_offset_x_6_s.ALU_MODE=1;
  ALU w_offset_x_7_s (
    .SUM(w_offset_x[7]),
    .COUT(w_offset_x_7_3),
    .I0(w_screen_pos_x_Z[11]),
    .I1(w_x[7]),
    .I3(GND),
    .CIN(w_offset_x_6_3) 
);
defparam w_offset_x_7_s.ALU_MODE=1;
  ALU w_offset_x_8_s (
    .SUM(w_offset_x[8]),
    .COUT(n975_9),
    .I0(w_screen_pos_x_Z[12]),
    .I1(GND),
    .I3(GND),
    .CIN(w_offset_x_7_3) 
);
defparam w_offset_x_8_s.ALU_MODE=1;
  ALU n929_s0 (
    .SUM(n929_1_SUM),
    .COUT(n929_3),
    .I0(ff_current_plane[0]),
    .I1(ff_visible_planes[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n929_s0.ALU_MODE=3;
  ALU n930_s0 (
    .SUM(n930_1_SUM),
    .COUT(n930_3),
    .I0(ff_current_plane[1]),
    .I1(ff_visible_planes[1]),
    .I3(GND),
    .CIN(n929_3) 
);
defparam n930_s0.ALU_MODE=3;
  ALU n931_s0 (
    .SUM(n931_1_SUM),
    .COUT(n931_3),
    .I0(ff_current_plane[2]),
    .I1(ff_visible_planes[2]),
    .I3(GND),
    .CIN(n930_3) 
);
defparam n931_s0.ALU_MODE=3;
  ALU n932_s0 (
    .SUM(n932_1_SUM),
    .COUT(n933_2),
    .I0(ff_current_plane[3]),
    .I1(ff_visible_planes[3]),
    .I3(GND),
    .CIN(n931_3) 
);
defparam n932_s0.ALU_MODE=3;
  MUX2_LUT5 w_color_6_s14 (
    .O(w_color_6_15),
    .I0(w_color_6_10),
    .I1(w_color_6_11),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_6_s15 (
    .O(w_color_6_17),
    .I0(w_color_6_12),
    .I1(w_color_6_13),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_3_s14 (
    .O(w_color_3_15),
    .I0(w_color_3_10),
    .I1(w_color_3_11),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_3_s15 (
    .O(w_color_3_17),
    .I0(w_color_3_12),
    .I1(w_color_3_13),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_2_s14 (
    .O(w_color_2_15),
    .I0(w_color_2_10),
    .I1(w_color_2_11),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_2_s15 (
    .O(w_color_2_17),
    .I0(w_color_2_12),
    .I1(w_color_2_13),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_1_s14 (
    .O(w_color_1_15),
    .I0(w_color_1_10),
    .I1(w_color_1_11),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_1_s15 (
    .O(w_color_1_17),
    .I0(w_color_1_12),
    .I1(w_color_1_13),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_0_s14 (
    .O(w_color_0_15),
    .I0(w_color_0_10),
    .I1(w_color_0_11),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_0_s15 (
    .O(w_color_0_17),
    .I0(w_color_0_12),
    .I1(w_color_0_13),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_7_s30 (
    .O(w_color_7_35),
    .I0(w_color_7_30),
    .I1(w_color_7_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_7_s31 (
    .O(w_color_7_37),
    .I0(w_color_7_32),
    .I1(w_color_7_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_5_s30 (
    .O(w_color_5_35),
    .I0(w_color_5_30),
    .I1(w_color_5_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_5_s31 (
    .O(w_color_5_37),
    .I0(w_color_5_32),
    .I1(w_color_5_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_7_s30 (
    .O(w_x_7_35),
    .I0(w_x_7_30),
    .I1(w_x_7_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_7_s31 (
    .O(w_x_7_37),
    .I0(w_x_7_32),
    .I1(w_x_7_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_6_s30 (
    .O(w_x_6_35),
    .I0(w_x_6_30),
    .I1(w_x_6_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_6_s31 (
    .O(w_x_6_37),
    .I0(w_x_6_32),
    .I1(w_x_6_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_5_s30 (
    .O(w_x_5_35),
    .I0(w_x_5_30),
    .I1(w_x_5_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_5_s31 (
    .O(w_x_5_37),
    .I0(w_x_5_32),
    .I1(w_x_5_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_4_s30 (
    .O(w_x_4_35),
    .I0(w_x_4_30),
    .I1(w_x_4_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_4_s31 (
    .O(w_x_4_37),
    .I0(w_x_4_32),
    .I1(w_x_4_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_3_s30 (
    .O(w_x_3_35),
    .I0(w_x_3_30),
    .I1(w_x_3_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_3_s31 (
    .O(w_x_3_37),
    .I0(w_x_3_32),
    .I1(w_x_3_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_2_s30 (
    .O(w_x_2_35),
    .I0(w_x_2_30),
    .I1(w_x_2_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_2_s31 (
    .O(w_x_2_37),
    .I0(w_x_2_32),
    .I1(w_x_2_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_1_s30 (
    .O(w_x_1_35),
    .I0(w_x_1_30),
    .I1(w_x_1_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_1_s31 (
    .O(w_x_1_37),
    .I0(w_x_1_32),
    .I1(w_x_1_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_0_s30 (
    .O(w_x_0_35),
    .I0(w_x_0_30),
    .I1(w_x_0_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_0_s31 (
    .O(w_x_0_37),
    .I0(w_x_0_32),
    .I1(w_x_0_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s411 (
    .O(w_pattern_0_331),
    .I0(w_pattern_0_266),
    .I1(w_pattern_0_267),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s412 (
    .O(w_pattern_0_333),
    .I0(w_pattern_0_268),
    .I1(w_pattern_0_269),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s413 (
    .O(w_pattern_0_335),
    .I0(w_pattern_0_270),
    .I1(w_pattern_0_271),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s414 (
    .O(w_pattern_0_337),
    .I0(w_pattern_0_272),
    .I1(w_pattern_0_273),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s415 (
    .O(w_pattern_0_339),
    .I0(w_pattern_0_274),
    .I1(w_pattern_0_275),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s416 (
    .O(w_pattern_0_341),
    .I0(w_pattern_0_276),
    .I1(w_pattern_0_277),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s417 (
    .O(w_pattern_0_343),
    .I0(w_pattern_0_278),
    .I1(w_pattern_0_279),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s418 (
    .O(w_pattern_0_345),
    .I0(w_pattern_0_280),
    .I1(w_pattern_0_281),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s419 (
    .O(w_pattern_0_347),
    .I0(w_pattern_0_282),
    .I1(w_pattern_0_283),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s420 (
    .O(w_pattern_0_349),
    .I0(w_pattern_0_284),
    .I1(w_pattern_0_285),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s421 (
    .O(w_pattern_0_351),
    .I0(w_pattern_0_286),
    .I1(w_pattern_0_287),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s422 (
    .O(w_pattern_0_353),
    .I0(w_pattern_0_288),
    .I1(w_pattern_0_289),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s423 (
    .O(w_pattern_0_355),
    .I0(w_pattern_0_290),
    .I1(w_pattern_0_291),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s424 (
    .O(w_pattern_0_357),
    .I0(w_pattern_0_292),
    .I1(w_pattern_0_293),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s425 (
    .O(w_pattern_0_359),
    .I0(w_pattern_0_294),
    .I1(w_pattern_0_295),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s426 (
    .O(w_pattern_0_361),
    .I0(w_pattern_0_296),
    .I1(w_pattern_0_297),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s427 (
    .O(w_pattern_0_363),
    .I0(w_pattern_0_298),
    .I1(w_pattern_0_299),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s428 (
    .O(w_pattern_0_365),
    .I0(w_pattern_0_300),
    .I1(w_pattern_0_301),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s429 (
    .O(w_pattern_0_367),
    .I0(w_pattern_0_302),
    .I1(w_pattern_0_303),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s430 (
    .O(w_pattern_0_369),
    .I0(w_pattern_0_304),
    .I1(w_pattern_0_305),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s431 (
    .O(w_pattern_0_371),
    .I0(w_pattern_0_306),
    .I1(w_pattern_0_307),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s432 (
    .O(w_pattern_0_373),
    .I0(w_pattern_0_308),
    .I1(w_pattern_0_309),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s433 (
    .O(w_pattern_0_375),
    .I0(w_pattern_0_310),
    .I1(w_pattern_0_311),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s434 (
    .O(w_pattern_0_377),
    .I0(w_pattern_0_312),
    .I1(w_pattern_0_313),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s435 (
    .O(w_pattern_0_379),
    .I0(w_pattern_0_314),
    .I1(w_pattern_0_315),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s436 (
    .O(w_pattern_0_381),
    .I0(w_pattern_0_316),
    .I1(w_pattern_0_317),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s437 (
    .O(w_pattern_0_383),
    .I0(w_pattern_0_318),
    .I1(w_pattern_0_319),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s438 (
    .O(w_pattern_0_385),
    .I0(w_pattern_0_320),
    .I1(w_pattern_0_321),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s439 (
    .O(w_pattern_0_387),
    .I0(w_pattern_0_322),
    .I1(w_pattern_0_323),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s440 (
    .O(w_pattern_0_389),
    .I0(w_pattern_0_324),
    .I1(w_pattern_0_325),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s441 (
    .O(w_pattern_0_391),
    .I0(w_pattern_0_326),
    .I1(w_pattern_0_327),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s442 (
    .O(w_pattern_0_393),
    .I0(w_pattern_0_328),
    .I1(w_pattern_0_329),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT6 w_color_6_s13 (
    .O(w_color_4[6]),
    .I0(w_color_6_15),
    .I1(w_color_6_17),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_3_s13 (
    .O(w_color_4[3]),
    .I0(w_color_3_15),
    .I1(w_color_3_17),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_2_s13 (
    .O(w_color_4[2]),
    .I0(w_color_2_15),
    .I1(w_color_2_17),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_1_s13 (
    .O(w_color_4[1]),
    .I0(w_color_1_15),
    .I1(w_color_1_17),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_0_s13 (
    .O(w_color_4[0]),
    .I0(w_color_0_15),
    .I1(w_color_0_17),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_7_s29 (
    .O(w_color_4[7]),
    .I0(w_color_7_35),
    .I1(w_color_7_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_5_s29 (
    .O(w_color_4[5]),
    .I0(w_color_5_35),
    .I1(w_color_5_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_7_s29 (
    .O(w_x[7]),
    .I0(w_x_7_35),
    .I1(w_x_7_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_6_s29 (
    .O(w_x[6]),
    .I0(w_x_6_35),
    .I1(w_x_6_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_5_s29 (
    .O(w_x[5]),
    .I0(w_x_5_35),
    .I1(w_x_5_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_4_s29 (
    .O(w_x[4]),
    .I0(w_x_4_35),
    .I1(w_x_4_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_3_s29 (
    .O(w_x[3]),
    .I0(w_x_3_35),
    .I1(w_x_3_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_2_s29 (
    .O(w_x[2]),
    .I0(w_x_2_35),
    .I1(w_x_2_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_1_s29 (
    .O(w_x[1]),
    .I0(w_x_1_35),
    .I1(w_x_1_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_0_s29 (
    .O(w_x[0]),
    .I0(w_x_0_35),
    .I1(w_x_0_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s395 (
    .O(w_pattern_0_395),
    .I0(w_pattern_0_331),
    .I1(w_pattern_0_333),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s396 (
    .O(w_pattern_0_397),
    .I0(w_pattern_0_335),
    .I1(w_pattern_0_337),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s397 (
    .O(w_pattern_0_399),
    .I0(w_pattern_0_339),
    .I1(w_pattern_0_341),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s398 (
    .O(w_pattern_0_401),
    .I0(w_pattern_0_343),
    .I1(w_pattern_0_345),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s399 (
    .O(w_pattern_0_403),
    .I0(w_pattern_0_347),
    .I1(w_pattern_0_349),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s400 (
    .O(w_pattern_0_405),
    .I0(w_pattern_0_351),
    .I1(w_pattern_0_353),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s401 (
    .O(w_pattern_0_407),
    .I0(w_pattern_0_355),
    .I1(w_pattern_0_357),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s402 (
    .O(w_pattern_0_409),
    .I0(w_pattern_0_359),
    .I1(w_pattern_0_361),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s403 (
    .O(w_pattern_0_411),
    .I0(w_pattern_0_363),
    .I1(w_pattern_0_365),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s404 (
    .O(w_pattern_0_413),
    .I0(w_pattern_0_367),
    .I1(w_pattern_0_369),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s405 (
    .O(w_pattern_0_415),
    .I0(w_pattern_0_371),
    .I1(w_pattern_0_373),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s406 (
    .O(w_pattern_0_417),
    .I0(w_pattern_0_375),
    .I1(w_pattern_0_377),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s407 (
    .O(w_pattern_0_419),
    .I0(w_pattern_0_379),
    .I1(w_pattern_0_381),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s408 (
    .O(w_pattern_0_421),
    .I0(w_pattern_0_383),
    .I1(w_pattern_0_385),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s409 (
    .O(w_pattern_0_423),
    .I0(w_pattern_0_387),
    .I1(w_pattern_0_389),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s410 (
    .O(w_pattern_0_425),
    .I0(w_pattern_0_391),
    .I1(w_pattern_0_393),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT7 w_pattern_0_s387 (
    .O(w_pattern_0_427),
    .I0(w_pattern_0_395),
    .I1(w_pattern_0_397),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s388 (
    .O(w_pattern_0_429),
    .I0(w_pattern_0_399),
    .I1(w_pattern_0_401),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s389 (
    .O(w_pattern_0_431),
    .I0(w_pattern_0_403),
    .I1(w_pattern_0_405),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s390 (
    .O(w_pattern_0_433),
    .I0(w_pattern_0_407),
    .I1(w_pattern_0_409),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s391 (
    .O(w_pattern_0_435),
    .I0(w_pattern_0_411),
    .I1(w_pattern_0_413),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s392 (
    .O(w_pattern_0_437),
    .I0(w_pattern_0_415),
    .I1(w_pattern_0_417),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s393 (
    .O(w_pattern_0_439),
    .I0(w_pattern_0_419),
    .I1(w_pattern_0_421),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s394 (
    .O(w_pattern_0_441),
    .I0(w_pattern_0_423),
    .I1(w_pattern_0_425),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT8 w_pattern_0_s383 (
    .O(w_pattern_0_443),
    .I0(w_pattern_0_427),
    .I1(w_pattern_0_429),
    .S0(w_bit_sel[1]) 
);
  MUX2_LUT8 w_pattern_0_s384 (
    .O(w_pattern_0_445),
    .I0(w_pattern_0_431),
    .I1(w_pattern_0_433),
    .S0(w_bit_sel[1]) 
);
  MUX2_LUT8 w_pattern_0_s385 (
    .O(w_pattern_0_447),
    .I0(w_pattern_0_435),
    .I1(w_pattern_0_437),
    .S0(w_bit_sel[1]) 
);
  MUX2_LUT8 w_pattern_0_s386 (
    .O(w_pattern_0_449),
    .I0(w_pattern_0_439),
    .I1(w_pattern_0_441),
    .S0(w_bit_sel[1]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_sprite_makeup_pixel */
module vdp_timing_control_sprite (
  clk85m,
  n36_6,
  w_screen_v_active,
  reg_display_on,
  reg_sprite_magify,
  reg_sprite_16x16,
  reg_sprite_disable,
  n156_2,
  n1778_6,
  w_screen_mode_3_3,
  ff_next_vram2_7_9,
  ff_state_1_7,
  ff_reset_n2_1,
  n1778_4,
  n1132_39,
  n1232_20,
  n373_6,
  reg_color0_opaque,
  n1131_38,
  reg_screen_mode,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_pixel_pos_y_Z,
  w_screen_pos_x_Z,
  w_sprite_vram_rdata8,
  reg_sprite_attribute_table_base_7,
  reg_sprite_attribute_table_base_8,
  reg_sprite_attribute_table_base_10,
  reg_sprite_attribute_table_base_11,
  reg_sprite_attribute_table_base_12,
  reg_sprite_attribute_table_base_13,
  reg_sprite_attribute_table_base_14,
  reg_sprite_attribute_table_base_15,
  reg_sprite_attribute_table_base_16,
  reg_sprite_pattern_generator_table_base,
  ff_status_register_pointer,
  w_sprite_mode2,
  w_sprite_mode2_4,
  w_sprite_mode2_5,
  ff_vram_valid,
  n481_5,
  n358_10,
  w_ic_vram_valid,
  n1267_4,
  n1333_21,
  w_sprite_display_color_en,
  w_sprite_collision,
  n1199_9,
  w_selected_plane_num,
  ff_vram_address,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_sprite_display_color
)
;
input clk85m;
input n36_6;
input w_screen_v_active;
input reg_display_on;
input reg_sprite_magify;
input reg_sprite_16x16;
input reg_sprite_disable;
input n156_2;
input n1778_6;
input w_screen_mode_3_3;
input ff_next_vram2_7_9;
input ff_state_1_7;
input ff_reset_n2_1;
input n1778_4;
input n1132_39;
input n1232_20;
input n373_6;
input reg_color0_opaque;
input n1131_38;
input [4:0] reg_screen_mode;
input w_sprite_vram_rdata_0;
input w_sprite_vram_rdata_1;
input w_sprite_vram_rdata_2;
input w_sprite_vram_rdata_3;
input w_sprite_vram_rdata_4;
input w_sprite_vram_rdata_5;
input w_sprite_vram_rdata_6;
input w_sprite_vram_rdata_7;
input w_sprite_vram_rdata_8;
input w_sprite_vram_rdata_9;
input w_sprite_vram_rdata_10;
input w_sprite_vram_rdata_11;
input w_sprite_vram_rdata_12;
input w_sprite_vram_rdata_13;
input w_sprite_vram_rdata_14;
input w_sprite_vram_rdata_15;
input w_sprite_vram_rdata_16;
input w_sprite_vram_rdata_17;
input w_sprite_vram_rdata_18;
input w_sprite_vram_rdata_19;
input w_sprite_vram_rdata_20;
input w_sprite_vram_rdata_21;
input w_sprite_vram_rdata_22;
input w_sprite_vram_rdata_23;
input w_sprite_vram_rdata_24;
input w_sprite_vram_rdata_25;
input w_sprite_vram_rdata_26;
input w_sprite_vram_rdata_27;
input w_sprite_vram_rdata_31;
input [7:0] w_pixel_pos_y_Z;
input [13:0] w_screen_pos_x_Z;
input [7:0] w_sprite_vram_rdata8;
input reg_sprite_attribute_table_base_7;
input reg_sprite_attribute_table_base_8;
input reg_sprite_attribute_table_base_10;
input reg_sprite_attribute_table_base_11;
input reg_sprite_attribute_table_base_12;
input reg_sprite_attribute_table_base_13;
input reg_sprite_attribute_table_base_14;
input reg_sprite_attribute_table_base_15;
input reg_sprite_attribute_table_base_16;
input [17:11] reg_sprite_pattern_generator_table_base;
input [1:0] ff_status_register_pointer;
output w_sprite_mode2;
output w_sprite_mode2_4;
output w_sprite_mode2_5;
output ff_vram_valid;
output n481_5;
output n358_10;
output w_ic_vram_valid;
output n1267_4;
output n1333_21;
output w_sprite_display_color_en;
output w_sprite_collision;
output n1199_9;
output [4:0] w_selected_plane_num;
output [17:0] ff_vram_address;
output [8:0] w_sprite_collision_x;
output [8:0] w_sprite_collision_y;
output [3:0] w_sprite_display_color;
wire w_selected_en;
wire ff_active;
wire n870_16;
wire n1333_18;
wire n1267_5;
wire n215_8;
wire [7:0] w_selected_x;
wire [7:0] w_selected_pattern;
wire [7:0] w_selected_color;
wire [3:0] w_selected_count;
wire [3:0] w_selected_y;
wire [7:0] w_plane_x;
wire [1:0] ff_state;
wire [2:0] w_makeup_plane;
wire [7:0] w_color;
wire [7:0] w_pattern;
wire VCC;
wire GND;
  LUT4 w_sprite_mode2_s0 (
    .F(w_sprite_mode2),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(w_sprite_mode2_4),
    .I3(w_sprite_mode2_5) 
);
defparam w_sprite_mode2_s0.INIT=16'h0001;
  LUT2 w_sprite_mode2_s1 (
    .F(w_sprite_mode2_4),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[4]) 
);
defparam w_sprite_mode2_s1.INIT=4'h1;
  LUT3 w_sprite_mode2_s2 (
    .F(w_sprite_mode2_5),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]) 
);
defparam w_sprite_mode2_s2.INIT=8'h40;
  vdp_sprite_select_visible_planes u_select_visible_planes (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_screen_v_active(w_screen_v_active),
    .reg_display_on(reg_display_on),
    .reg_sprite_magify(reg_sprite_magify),
    .n1267_5(n1267_5),
    .reg_sprite_16x16(reg_sprite_16x16),
    .reg_sprite_disable(reg_sprite_disable),
    .n870_16(n870_16),
    .w_sprite_mode2(w_sprite_mode2),
    .n156_2(n156_2),
    .n1778_6(n1778_6),
    .w_screen_mode_3_3(w_screen_mode_3_3),
    .ff_next_vram2_7_9(ff_next_vram2_7_9),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata_0),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata_1),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata_2),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata_3),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata_4),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata_5),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata_6),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata_7),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata_8),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata_9),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata_10),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata_11),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata_12),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata_13),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata_14),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata_15),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata_16),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata_17),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata_18),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata_19),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata_20),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata_21),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata_22),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata_23),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata_24),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata_25),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata_26),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata_27),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata_31),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .w_screen_pos_x_Z_0(w_screen_pos_x_Z[0]),
    .w_screen_pos_x_Z_1(w_screen_pos_x_Z[1]),
    .w_screen_pos_x_Z_2(w_screen_pos_x_Z[2]),
    .w_screen_pos_x_Z_3(w_screen_pos_x_Z[3]),
    .w_screen_pos_x_Z_4(w_screen_pos_x_Z[4]),
    .w_screen_pos_x_Z_5(w_screen_pos_x_Z[5]),
    .w_screen_pos_x_Z_6(w_screen_pos_x_Z[6]),
    .w_screen_pos_x_Z_7(w_screen_pos_x_Z[7]),
    .w_screen_pos_x_Z_12(w_screen_pos_x_Z[12]),
    .w_screen_pos_x_Z_13(w_screen_pos_x_Z[13]),
    .reg_screen_mode(reg_screen_mode[0]),
    .ff_vram_valid(ff_vram_valid),
    .w_selected_en(w_selected_en),
    .n481_5(n481_5),
    .n358_10(n358_10),
    .w_selected_plane_num(w_selected_plane_num[4:0]),
    .w_selected_x(w_selected_x[7:0]),
    .w_selected_pattern(w_selected_pattern[7:0]),
    .w_selected_color_0(w_selected_color[0]),
    .w_selected_color_1(w_selected_color[1]),
    .w_selected_color_2(w_selected_color[2]),
    .w_selected_color_3(w_selected_color[3]),
    .w_selected_color_7(w_selected_color[7]),
    .w_selected_count(w_selected_count[3:0]),
    .w_selected_y(w_selected_y[3:0])
);
  vdp_sprite_info_collect u_info_collect (
    .clk85m(clk85m),
    .w_sprite_mode2(w_sprite_mode2),
    .n36_6(n36_6),
    .ff_state_1_7(ff_state_1_7),
    .ff_reset_n2_1(ff_reset_n2_1),
    .n1778_4(n1778_4),
    .w_screen_v_active(w_screen_v_active),
    .w_selected_en(w_selected_en),
    .reg_display_on(reg_display_on),
    .n1778_6(n1778_6),
    .n156_2(n156_2),
    .reg_sprite_16x16(reg_sprite_16x16),
    .n215_8(n215_8),
    .w_selected_y(w_selected_y[3:0]),
    .w_selected_x(w_selected_x[7:0]),
    .w_selected_pattern(w_selected_pattern[7:0]),
    .w_selected_color_0(w_selected_color[0]),
    .w_selected_color_1(w_selected_color[1]),
    .w_selected_color_2(w_selected_color[2]),
    .w_selected_color_3(w_selected_color[3]),
    .w_selected_color_7(w_selected_color[7]),
    .w_selected_plane_num(w_selected_plane_num[4:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:7]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .reg_sprite_attribute_table_base_7(reg_sprite_attribute_table_base_7),
    .reg_sprite_attribute_table_base_8(reg_sprite_attribute_table_base_8),
    .reg_sprite_attribute_table_base_10(reg_sprite_attribute_table_base_10),
    .reg_sprite_attribute_table_base_11(reg_sprite_attribute_table_base_11),
    .reg_sprite_attribute_table_base_12(reg_sprite_attribute_table_base_12),
    .reg_sprite_attribute_table_base_13(reg_sprite_attribute_table_base_13),
    .reg_sprite_attribute_table_base_14(reg_sprite_attribute_table_base_14),
    .reg_sprite_attribute_table_base_15(reg_sprite_attribute_table_base_15),
    .reg_sprite_attribute_table_base_16(reg_sprite_attribute_table_base_16),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[17:11]),
    .w_selected_count(w_selected_count[3:0]),
    .ff_active(ff_active),
    .w_ic_vram_valid(w_ic_vram_valid),
    .n870_16(n870_16),
    .n1333_18(n1333_18),
    .n1267_4(n1267_4),
    .n1267_5(n1267_5),
    .n1333_21(n1333_21),
    .w_plane_x(w_plane_x[7:0]),
    .ff_state(ff_state[1:0]),
    .w_makeup_plane(w_makeup_plane[2:0]),
    .ff_vram_address(ff_vram_address[17:0]),
    .w_color_0(w_color[0]),
    .w_color_1(w_color[1]),
    .w_color_2(w_color[2]),
    .w_color_3(w_color[3]),
    .w_color_5(w_color[5]),
    .w_color_6(w_color[6]),
    .w_color_7(w_color[7]),
    .w_pattern(w_pattern[7:0])
);
  vdp_sprite_makeup_pixel u_makeup_pixel (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .n870_16(n870_16),
    .ff_state_1_7(ff_state_1_7),
    .reg_sprite_magify(reg_sprite_magify),
    .ff_active(ff_active),
    .n481_5(n481_5),
    .n1132_39(n1132_39),
    .n1232_20(n1232_20),
    .n373_6(n373_6),
    .w_sprite_mode2(w_sprite_mode2),
    .w_screen_v_active(w_screen_v_active),
    .reg_color0_opaque(reg_color0_opaque),
    .reg_sprite_16x16(reg_sprite_16x16),
    .n1333_18(n1333_18),
    .n1333_21(n1333_21),
    .n1131_38(n1131_38),
    .reg_display_on(reg_display_on),
    .w_pattern(w_pattern[7:0]),
    .w_color_0(w_color[0]),
    .w_color_1(w_color[1]),
    .w_color_2(w_color[2]),
    .w_color_3(w_color[3]),
    .w_color_5(w_color[5]),
    .w_color_6(w_color[6]),
    .w_color_7(w_color[7]),
    .w_plane_x(w_plane_x[7:0]),
    .w_selected_count(w_selected_count[3:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:2]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .ff_state(ff_state[1:0]),
    .ff_status_register_pointer(ff_status_register_pointer[1:0]),
    .w_makeup_plane(w_makeup_plane[2:0]),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .w_sprite_collision(w_sprite_collision),
    .n1199_9(n1199_9),
    .n215_8(n215_8),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_sprite */
module vdp_timing_control (
  clk85m,
  n36_6,
  reg_212lines_mode,
  reg_50hz_mode,
  ff_v_en_8,
  reg_interlace_mode,
  reg_display_on,
  w_address_s_pre_17_5,
  w_next_0_4,
  w_address_s_pre_17_6,
  w_address_s_pre_17_7,
  w_address_s_pre_17_8,
  w_next_0_6,
  reg_scroll_planes,
  reg_interleaving_mode,
  reg_left_mask,
  reg_sprite_magify,
  reg_sprite_16x16,
  reg_sprite_disable,
  ff_reset_n2_1,
  n1132_39,
  n1232_20,
  n373_6,
  reg_color0_opaque,
  n1131_38,
  reg_horizontal_offset_l,
  reg_horizontal_offset_h,
  reg_display_adjust,
  reg_vertical_offset,
  reg_blink_period,
  w_screen_mode_vram_rdata,
  reg_screen_mode,
  reg_backdrop_color,
  reg_pattern_generator_table_base,
  reg_text_back_color,
  reg_color_table_base,
  reg_pattern_name_table_base,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_sprite_vram_rdata8,
  reg_sprite_attribute_table_base_7,
  reg_sprite_attribute_table_base_8,
  reg_sprite_attribute_table_base_10,
  reg_sprite_attribute_table_base_11,
  reg_sprite_attribute_table_base_12,
  reg_sprite_attribute_table_base_13,
  reg_sprite_attribute_table_base_14,
  reg_sprite_attribute_table_base_15,
  reg_sprite_attribute_table_base_16,
  reg_sprite_pattern_generator_table_base,
  ff_status_register_pointer,
  w_pre_vram_refresh,
  w_h_count_end,
  w_h_count_end_13,
  w_h_count_end_14,
  n162_8,
  n138_6,
  ff_v_active_8,
  w_screen_mode_vram_valid,
  w_screen_mode_display_color_en,
  n156_2,
  n566_31,
  w_screen_mode_3_3,
  n2043_5,
  n1502_24,
  ff_next_vram2_7_9,
  n2043_6,
  n2043_8,
  w_sprite_mode2,
  w_sprite_mode2_4,
  ff_vram_valid,
  n358_10,
  w_ic_vram_valid,
  n1333_21,
  w_sprite_display_color_en,
  w_sprite_collision,
  n1199_9,
  w_h_count,
  ff_half_count,
  w_v_count,
  w_screen_pos_x_Z,
  w_screen_pos_y,
  w_screen_mode_vram_address,
  w_screen_mode_display_color,
  w_pixel_phase_x,
  w_selected_plane_num,
  ff_vram_address,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_sprite_display_color
)
;
input clk85m;
input n36_6;
input reg_212lines_mode;
input reg_50hz_mode;
input ff_v_en_8;
input reg_interlace_mode;
input reg_display_on;
input w_address_s_pre_17_5;
input w_next_0_4;
input w_address_s_pre_17_6;
input w_address_s_pre_17_7;
input w_address_s_pre_17_8;
input w_next_0_6;
input reg_scroll_planes;
input reg_interleaving_mode;
input reg_left_mask;
input reg_sprite_magify;
input reg_sprite_16x16;
input reg_sprite_disable;
input ff_reset_n2_1;
input n1132_39;
input n1232_20;
input n373_6;
input reg_color0_opaque;
input n1131_38;
input [2:0] reg_horizontal_offset_l;
input [8:3] reg_horizontal_offset_h;
input [7:4] reg_display_adjust;
input [7:0] reg_vertical_offset;
input [7:0] reg_blink_period;
input [31:0] w_screen_mode_vram_rdata;
input [4:0] reg_screen_mode;
input [7:0] reg_backdrop_color;
input [17:11] reg_pattern_generator_table_base;
input [7:0] reg_text_back_color;
input [17:6] reg_color_table_base;
input [17:10] reg_pattern_name_table_base;
input w_sprite_vram_rdata_0;
input w_sprite_vram_rdata_1;
input w_sprite_vram_rdata_2;
input w_sprite_vram_rdata_3;
input w_sprite_vram_rdata_4;
input w_sprite_vram_rdata_5;
input w_sprite_vram_rdata_6;
input w_sprite_vram_rdata_7;
input w_sprite_vram_rdata_8;
input w_sprite_vram_rdata_9;
input w_sprite_vram_rdata_10;
input w_sprite_vram_rdata_11;
input w_sprite_vram_rdata_12;
input w_sprite_vram_rdata_13;
input w_sprite_vram_rdata_14;
input w_sprite_vram_rdata_15;
input w_sprite_vram_rdata_16;
input w_sprite_vram_rdata_17;
input w_sprite_vram_rdata_18;
input w_sprite_vram_rdata_19;
input w_sprite_vram_rdata_20;
input w_sprite_vram_rdata_21;
input w_sprite_vram_rdata_22;
input w_sprite_vram_rdata_23;
input w_sprite_vram_rdata_24;
input w_sprite_vram_rdata_25;
input w_sprite_vram_rdata_26;
input w_sprite_vram_rdata_27;
input w_sprite_vram_rdata_31;
input [7:0] w_sprite_vram_rdata8;
input reg_sprite_attribute_table_base_7;
input reg_sprite_attribute_table_base_8;
input reg_sprite_attribute_table_base_10;
input reg_sprite_attribute_table_base_11;
input reg_sprite_attribute_table_base_12;
input reg_sprite_attribute_table_base_13;
input reg_sprite_attribute_table_base_14;
input reg_sprite_attribute_table_base_15;
input reg_sprite_attribute_table_base_16;
input [17:11] reg_sprite_pattern_generator_table_base;
input [1:0] ff_status_register_pointer;
output w_pre_vram_refresh;
output w_h_count_end;
output w_h_count_end_13;
output w_h_count_end_14;
output n162_8;
output n138_6;
output ff_v_active_8;
output w_screen_mode_vram_valid;
output w_screen_mode_display_color_en;
output n156_2;
output n566_31;
output w_screen_mode_3_3;
output n2043_5;
output n1502_24;
output ff_next_vram2_7_9;
output n2043_6;
output n2043_8;
output w_sprite_mode2;
output w_sprite_mode2_4;
output ff_vram_valid;
output n358_10;
output w_ic_vram_valid;
output n1333_21;
output w_sprite_display_color_en;
output w_sprite_collision;
output n1199_9;
output [11:0] w_h_count;
output [12:0] ff_half_count;
output [9:0] w_v_count;
output [13:0] w_screen_pos_x_Z;
output [7:0] w_screen_pos_y;
output [17:0] w_screen_mode_vram_address;
output [7:0] w_screen_mode_display_color;
output [1:0] w_pixel_phase_x;
output [4:0] w_selected_plane_num;
output [17:0] ff_vram_address;
output [8:0] w_sprite_collision_x;
output [8:0] w_sprite_collision_y;
output [3:0] w_sprite_display_color;
wire w_screen_v_active;
wire ff_interleaving_page;
wire ff_state_1_7;
wire n1778_4;
wire n1778_6;
wire w_sprite_mode2_5;
wire n481_5;
wire n1267_4;
wire [2:0] w_horizontal_offset_l;
wire [7:3] w_screen_pos_y_Z;
wire [8:3] w_pixel_pos_x_Z;
wire [7:0] w_pixel_pos_y_Z;
wire [0:0] ff_blink_base;
wire VCC;
wire GND;
  vdp_timing_control_ssg u_ssg (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_50hz_mode(reg_50hz_mode),
    .ff_v_en_8(ff_v_en_8),
    .reg_interlace_mode(reg_interlace_mode),
    .reg_horizontal_offset_l(reg_horizontal_offset_l[2:0]),
    .reg_horizontal_offset_h(reg_horizontal_offset_h[8:3]),
    .reg_display_adjust(reg_display_adjust[7:4]),
    .reg_vertical_offset(reg_vertical_offset[7:0]),
    .reg_blink_period(reg_blink_period[7:0]),
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .w_screen_v_active(w_screen_v_active),
    .ff_interleaving_page(ff_interleaving_page),
    .w_h_count_end(w_h_count_end),
    .w_h_count_end_13(w_h_count_end_13),
    .w_h_count_end_14(w_h_count_end_14),
    .n162_8(n162_8),
    .n138_6(n138_6),
    .ff_v_active_8(ff_v_active_8),
    .w_horizontal_offset_l(w_horizontal_offset_l[2:0]),
    .w_h_count(w_h_count[11:0]),
    .ff_half_count(ff_half_count[12:0]),
    .w_v_count(w_v_count[9:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:0]),
    .w_screen_pos_y_Z(w_screen_pos_y_Z[7:3]),
    .w_pixel_pos_x_Z(w_pixel_pos_x_Z[8:3]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .w_screen_pos_y(w_screen_pos_y[7:0]),
    .ff_blink_base(ff_blink_base[0])
);
  vdp_timing_control_screen_mode u_screen_mode (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_display_on(reg_display_on),
    .w_address_s_pre_17_5(w_address_s_pre_17_5),
    .n1267_4(n1267_4),
    .n358_10(n358_10),
    .w_next_0_4(w_next_0_4),
    .w_screen_v_active(w_screen_v_active),
    .w_address_s_pre_17_6(w_address_s_pre_17_6),
    .w_address_s_pre_17_7(w_address_s_pre_17_7),
    .w_address_s_pre_17_8(w_address_s_pre_17_8),
    .w_next_0_6(w_next_0_6),
    .n1333_21(n1333_21),
    .ff_interleaving_page(ff_interleaving_page),
    .n481_5(n481_5),
    .w_sprite_mode2_5(w_sprite_mode2_5),
    .w_sprite_mode2_4(w_sprite_mode2_4),
    .reg_scroll_planes(reg_scroll_planes),
    .reg_interleaving_mode(reg_interleaving_mode),
    .reg_left_mask(reg_left_mask),
    .w_sprite_mode2(w_sprite_mode2),
    .w_screen_mode_vram_rdata(w_screen_mode_vram_rdata[31:0]),
    .w_screen_pos_y_Z(w_screen_pos_y_Z[7:3]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:0]),
    .w_horizontal_offset_l(w_horizontal_offset_l[2:0]),
    .w_pixel_pos_x_Z(w_pixel_pos_x_Z[8:3]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[17:11]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .reg_text_back_color(reg_text_back_color[7:0]),
    .reg_color_table_base(reg_color_table_base[17:6]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[17:10]),
    .ff_blink_base(ff_blink_base[0]),
    .w_screen_mode_vram_valid(w_screen_mode_vram_valid),
    .w_screen_mode_display_color_en(w_screen_mode_display_color_en),
    .ff_state_1_7(ff_state_1_7),
    .n156_2(n156_2),
    .n566_31(n566_31),
    .w_screen_mode_3_3(w_screen_mode_3_3),
    .n2043_5(n2043_5),
    .n1778_4(n1778_4),
    .n1502_24(n1502_24),
    .ff_next_vram2_7_9(ff_next_vram2_7_9),
    .n2043_6(n2043_6),
    .n1778_6(n1778_6),
    .n2043_8(n2043_8),
    .w_screen_mode_vram_address(w_screen_mode_vram_address[17:0]),
    .w_screen_mode_display_color(w_screen_mode_display_color[7:0]),
    .w_pixel_phase_x(w_pixel_phase_x[1:0])
);
  vdp_timing_control_sprite u_sprite (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_screen_v_active(w_screen_v_active),
    .reg_display_on(reg_display_on),
    .reg_sprite_magify(reg_sprite_magify),
    .reg_sprite_16x16(reg_sprite_16x16),
    .reg_sprite_disable(reg_sprite_disable),
    .n156_2(n156_2),
    .n1778_6(n1778_6),
    .w_screen_mode_3_3(w_screen_mode_3_3),
    .ff_next_vram2_7_9(ff_next_vram2_7_9),
    .ff_state_1_7(ff_state_1_7),
    .ff_reset_n2_1(ff_reset_n2_1),
    .n1778_4(n1778_4),
    .n1132_39(n1132_39),
    .n1232_20(n1232_20),
    .n373_6(n373_6),
    .reg_color0_opaque(reg_color0_opaque),
    .n1131_38(n1131_38),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata_0),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata_1),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata_2),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata_3),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata_4),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata_5),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata_6),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata_7),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata_8),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata_9),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata_10),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata_11),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata_12),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata_13),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata_14),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata_15),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata_16),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata_17),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata_18),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata_19),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata_20),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata_21),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata_22),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata_23),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata_24),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata_25),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata_26),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata_27),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata_31),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:0]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .reg_sprite_attribute_table_base_7(reg_sprite_attribute_table_base_7),
    .reg_sprite_attribute_table_base_8(reg_sprite_attribute_table_base_8),
    .reg_sprite_attribute_table_base_10(reg_sprite_attribute_table_base_10),
    .reg_sprite_attribute_table_base_11(reg_sprite_attribute_table_base_11),
    .reg_sprite_attribute_table_base_12(reg_sprite_attribute_table_base_12),
    .reg_sprite_attribute_table_base_13(reg_sprite_attribute_table_base_13),
    .reg_sprite_attribute_table_base_14(reg_sprite_attribute_table_base_14),
    .reg_sprite_attribute_table_base_15(reg_sprite_attribute_table_base_15),
    .reg_sprite_attribute_table_base_16(reg_sprite_attribute_table_base_16),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[17:11]),
    .ff_status_register_pointer(ff_status_register_pointer[1:0]),
    .w_sprite_mode2(w_sprite_mode2),
    .w_sprite_mode2_4(w_sprite_mode2_4),
    .w_sprite_mode2_5(w_sprite_mode2_5),
    .ff_vram_valid(ff_vram_valid),
    .n481_5(n481_5),
    .n358_10(n358_10),
    .w_ic_vram_valid(w_ic_vram_valid),
    .n1267_4(n1267_4),
    .n1333_21(n1333_21),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .w_sprite_collision(w_sprite_collision),
    .n1199_9(n1199_9),
    .w_selected_plane_num(w_selected_plane_num[4:0]),
    .ff_vram_address(ff_vram_address[17:0]),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control */
module vdp_command_cache (
  clk85m,
  n36_6,
  ff_start,
  ff_cache_flush_start,
  ff_cache_vram_valid,
  ff_cache_vram_write,
  w_command_vram_rdata_en,
  n386_7,
  w_pulse1,
  ff_vram_valid_8,
  ff_cache_vram_address,
  w_command_vram_rdata,
  ff_cache_vram_wdata,
  w_screen_pos_x_Z,
  w_command_vram_write,
  w_command_vram_valid,
  w_cache_flush_end,
  n5388_7,
  w_cache_vram_rdata_en,
  w_command_vram_address,
  w_command_vram_wdata,
  w_command_vram_wdata_mask,
  w_cache_vram_rdata
)
;
input clk85m;
input n36_6;
input ff_start;
input ff_cache_flush_start;
input ff_cache_vram_valid;
input ff_cache_vram_write;
input w_command_vram_rdata_en;
input n386_7;
input w_pulse1;
input ff_vram_valid_8;
input [17:0] ff_cache_vram_address;
input [31:0] w_command_vram_rdata;
input [7:0] ff_cache_vram_wdata;
input [3:3] w_screen_pos_x_Z;
output w_command_vram_write;
output w_command_vram_valid;
output w_cache_flush_end;
output n5388_7;
output w_cache_vram_rdata_en;
output [17:2] w_command_vram_address;
output [31:0] w_command_vram_wdata;
output [3:0] w_command_vram_wdata_mask;
output [7:0] w_cache_vram_rdata;
wire n85_6;
wire n85_7;
wire n86_6;
wire n86_7;
wire n87_6;
wire n87_7;
wire n88_6;
wire n88_7;
wire n89_6;
wire n89_7;
wire n90_6;
wire n90_7;
wire n91_6;
wire n91_7;
wire n92_6;
wire n92_7;
wire n93_6;
wire n93_7;
wire n94_6;
wire n94_7;
wire n95_6;
wire n95_7;
wire n96_6;
wire n96_7;
wire n97_6;
wire n97_7;
wire n98_6;
wire n98_7;
wire n99_6;
wire n99_7;
wire n100_6;
wire n100_7;
wire n101_6;
wire n101_7;
wire n102_6;
wire n102_7;
wire n103_6;
wire n103_7;
wire n104_6;
wire n104_7;
wire n105_6;
wire n105_7;
wire n106_6;
wire n106_7;
wire n107_6;
wire n107_7;
wire n108_6;
wire n108_7;
wire n109_6;
wire n109_7;
wire n110_6;
wire n110_7;
wire n111_6;
wire n111_7;
wire n112_6;
wire n112_7;
wire n113_6;
wire n113_7;
wire n114_6;
wire n114_7;
wire n115_6;
wire n115_7;
wire n116_6;
wire n116_7;
wire n117_6;
wire n117_7;
wire n118_6;
wire n118_7;
wire n119_6;
wire n119_7;
wire n120_6;
wire n120_7;
wire n121_6;
wire n121_7;
wire n122_6;
wire n122_7;
wire n123_6;
wire n123_7;
wire n124_6;
wire n124_7;
wire n125_6;
wire n125_7;
wire n126_6;
wire n126_7;
wire n127_6;
wire n127_7;
wire n128_6;
wire n128_7;
wire n129_6;
wire n129_7;
wire n130_6;
wire n130_7;
wire n131_6;
wire n131_7;
wire n132_6;
wire n132_7;
wire n476_6;
wire n476_7;
wire n479_6;
wire n479_7;
wire n480_6;
wire n480_7;
wire n481_6;
wire n481_7;
wire n482_6;
wire n482_7;
wire n483_6;
wire n483_7;
wire n484_6;
wire n484_7;
wire n485_6;
wire n485_7;
wire n486_6;
wire n486_7;
wire n519_6;
wire n519_7;
wire n522_6;
wire n522_7;
wire n523_6;
wire n523_7;
wire n524_6;
wire n524_7;
wire n525_6;
wire n525_7;
wire n526_6;
wire n526_7;
wire n527_6;
wire n527_7;
wire n528_6;
wire n528_7;
wire n529_6;
wire n529_7;
wire n562_6;
wire n562_7;
wire n565_6;
wire n565_7;
wire n566_6;
wire n566_7;
wire n567_6;
wire n567_7;
wire n568_6;
wire n568_7;
wire n569_6;
wire n569_7;
wire n570_6;
wire n570_7;
wire n571_6;
wire n571_7;
wire n572_6;
wire n572_7;
wire n605_6;
wire n605_7;
wire n608_6;
wire n608_7;
wire n609_6;
wire n609_7;
wire n610_6;
wire n610_7;
wire n611_6;
wire n611_7;
wire n612_6;
wire n612_7;
wire n613_6;
wire n613_7;
wire n614_6;
wire n614_7;
wire n615_6;
wire n615_7;
wire n4875_6;
wire n4875_7;
wire n4876_6;
wire n4876_7;
wire n4877_6;
wire n4877_7;
wire n4878_6;
wire n4878_7;
wire n4879_6;
wire n4879_7;
wire n4880_6;
wire n4880_7;
wire n4881_6;
wire n4881_7;
wire n4882_6;
wire n4882_7;
wire w_cache2_hit;
wire n5184_5;
wire n5185_4;
wire n5186_4;
wire n5187_4;
wire n5188_4;
wire n5189_4;
wire n5190_4;
wire n5191_4;
wire n5192_4;
wire n5193_4;
wire n5194_4;
wire n5195_4;
wire n5196_4;
wire n5197_4;
wire n5198_4;
wire n5199_4;
wire n5260_5;
wire n5261_4;
wire n5262_4;
wire n5263_4;
wire n5264_4;
wire n5265_4;
wire n5266_4;
wire n5267_4;
wire n5268_5;
wire n5269_4;
wire n5270_4;
wire n5271_4;
wire n5272_4;
wire n5273_4;
wire n5274_4;
wire n5275_4;
wire n5276_5;
wire n5277_4;
wire n5278_4;
wire n5279_4;
wire n5280_4;
wire n5281_4;
wire n5282_4;
wire n5283_4;
wire n5284_5;
wire n5285_4;
wire n5286_4;
wire n5287_4;
wire n5288_4;
wire n5289_4;
wire n5290_4;
wire n5291_4;
wire n5965_9;
wire n5966_9;
wire n5967_9;
wire n5968_9;
wire n5969_9;
wire n5970_9;
wire n5971_9;
wire n5972_9;
wire n5973_9;
wire n5974_9;
wire n5975_9;
wire n5976_9;
wire n5977_9;
wire n5978_9;
wire n5979_9;
wire n5980_9;
wire n5981_4;
wire n5982_4;
wire n5983_4;
wire n5984_4;
wire n5985_4;
wire n5986_4;
wire n5987_4;
wire n5988_4;
wire n5989_4;
wire n5990_4;
wire n5991_4;
wire n5992_4;
wire n5993_4;
wire n5994_4;
wire n5995_4;
wire n5996_4;
wire n5997_4;
wire n5998_4;
wire n5999_4;
wire n6000_4;
wire n6001_4;
wire n6002_4;
wire n6003_4;
wire n6004_4;
wire n6005_4;
wire n6006_4;
wire n6007_4;
wire n6008_4;
wire n6009_4;
wire n6010_4;
wire n6011_4;
wire n6012_4;
wire ff_cache0_already_read_8;
wire ff_cache1_already_read_8;
wire ff_cache2_already_read_8;
wire ff_cache3_already_read_9;
wire ff_flush_state_1_7;
wire n6823_7;
wire ff_vram_wdata_31_7;
wire ff_cache0_address_16_10;
wire ff_cache0_data_31_10;
wire ff_cache0_data_23_10;
wire ff_cache0_data_15_10;
wire ff_cache0_data_7_10;
wire ff_cache1_address_17_10;
wire ff_cache1_data_31_10;
wire ff_cache1_data_23_10;
wire ff_cache1_data_15_10;
wire ff_cache1_data_7_10;
wire ff_cache2_address_17_10;
wire ff_cache2_data_31_10;
wire ff_cache2_data_23_10;
wire ff_cache2_data_15_10;
wire ff_cache2_data_7_10;
wire ff_cache3_address_17_10;
wire ff_cache3_data_31_10;
wire ff_cache3_data_23_10;
wire ff_cache3_data_15_10;
wire ff_cache3_data_7_10;
wire ff_cache0_data_en_8;
wire ff_cache1_data_en_8;
wire ff_cache2_data_en_8;
wire ff_cache3_data_en_8;
wire ff_busy_8;
wire ff_cache0_data_mask_2_11;
wire ff_cache0_data_mask_1_10;
wire ff_cache0_data_mask_0_10;
wire ff_cache3_data_mask_3_11;
wire ff_cache3_data_mask_2_10;
wire ff_cache3_data_mask_1_10;
wire ff_cache3_data_mask_0_10;
wire ff_cache0_data_mask_3_10;
wire ff_vram_valid_7;
wire ff_cache1_data_mask_3_12;
wire ff_cache1_data_mask_2_11;
wire ff_cache1_data_mask_1_11;
wire ff_cache1_data_mask_0_11;
wire ff_cache2_data_mask_3_12;
wire ff_cache2_data_mask_2_11;
wire ff_cache2_data_mask_1_11;
wire ff_cache2_data_mask_0_11;
wire n6535_8;
wire n6533_10;
wire n6826_9;
wire n6824_11;
wire n6823_9;
wire n6822_10;
wire n5748_9;
wire n5114_8;
wire n5115_7;
wire n5116_7;
wire n5117_7;
wire n5118_7;
wire n5119_7;
wire n5120_7;
wire n5121_7;
wire n1387_4;
wire n5965_10;
wire n5965_11;
wire n5965_12;
wire n5966_10;
wire n5966_11;
wire n5967_10;
wire n5967_11;
wire n5968_10;
wire n5968_11;
wire n5969_10;
wire n5969_11;
wire n5970_10;
wire n5971_10;
wire n5971_11;
wire n5972_10;
wire n5972_11;
wire n5973_10;
wire n5973_11;
wire n5974_10;
wire n5974_11;
wire n5975_10;
wire n5975_11;
wire n5976_10;
wire n5976_11;
wire n5977_10;
wire n5977_11;
wire n5978_10;
wire n5979_10;
wire n5979_11;
wire n5980_10;
wire n5981_5;
wire n5981_6;
wire n5982_5;
wire n5982_6;
wire n5983_5;
wire n5983_6;
wire n5984_5;
wire n5984_6;
wire n5985_5;
wire n5985_6;
wire n5986_5;
wire n5986_6;
wire n5987_5;
wire n5987_6;
wire n5988_5;
wire n5988_6;
wire n5988_7;
wire n5989_5;
wire n5989_6;
wire n5990_5;
wire n5990_6;
wire n5991_5;
wire n5991_6;
wire n5991_7;
wire n5992_5;
wire n5992_6;
wire n5993_5;
wire n5993_6;
wire n5994_5;
wire n5994_6;
wire n5995_5;
wire n5995_6;
wire n5996_5;
wire n5996_6;
wire n5997_5;
wire n5997_6;
wire n5998_5;
wire n5998_6;
wire n5999_5;
wire n5999_6;
wire n6000_5;
wire n6000_6;
wire n6001_5;
wire n6001_6;
wire n6002_5;
wire n6002_6;
wire n6003_5;
wire n6003_6;
wire n6004_5;
wire n6004_6;
wire n6005_5;
wire n6005_6;
wire n6005_7;
wire n6006_5;
wire n6006_6;
wire n6007_5;
wire n6007_6;
wire n6008_5;
wire n6008_6;
wire n6009_5;
wire n6009_6;
wire n6010_5;
wire n6010_6;
wire n6011_5;
wire n6011_6;
wire n6012_5;
wire n6013_10;
wire n6013_11;
wire n6014_10;
wire n6014_11;
wire n6015_10;
wire n6015_11;
wire n6016_10;
wire n6016_11;
wire ff_cache0_already_read_10;
wire ff_cache1_already_read_9;
wire ff_cache1_already_read_10;
wire ff_cache1_already_read_11;
wire ff_cache2_already_read_9;
wire ff_cache3_already_read_10;
wire ff_cache_vram_rdata_en_8;
wire ff_cache_vram_rdata_en_9;
wire ff_flush_state_2_9;
wire ff_flush_state_2_10;
wire n6822_11;
wire ff_vram_wdata_31_8;
wire ff_cache0_address_16_11;
wire ff_cache0_address_16_12;
wire ff_cache0_data_31_12;
wire ff_cache1_address_17_11;
wire ff_cache1_data_31_13;
wire ff_cache2_address_17_11;
wire ff_cache2_data_31_11;
wire ff_cache2_data_23_11;
wire ff_cache2_data_15_11;
wire ff_cache2_data_7_11;
wire ff_cache3_address_17_11;
wire ff_cache3_address_17_12;
wire ff_cache3_data_31_11;
wire ff_vram_address_17_15;
wire ff_cache0_data_en_9;
wire ff_cache0_data_en_10;
wire ff_cache1_data_en_9;
wire ff_cache1_data_en_10;
wire ff_cache2_data_en_9;
wire ff_cache2_data_en_10;
wire ff_cache3_data_en_9;
wire ff_busy_9;
wire ff_cache0_data_mask_2_12;
wire ff_cache0_data_mask_2_14;
wire ff_cache0_data_mask_1_11;
wire ff_cache0_data_mask_0_11;
wire ff_cache3_data_mask_3_13;
wire ff_cache3_data_mask_2_11;
wire ff_cache3_data_mask_1_11;
wire ff_cache3_data_mask_0_11;
wire ff_cache0_data_mask_3_11;
wire ff_vram_valid_8_34;
wire ff_vram_valid_9;
wire ff_cache1_data_mask_3_13;
wire ff_cache1_data_mask_3_15;
wire ff_cache1_data_mask_2_12;
wire ff_cache1_data_mask_1_12;
wire ff_cache1_data_mask_0_12;
wire ff_cache2_data_mask_3_13;
wire ff_cache2_data_mask_3_14;
wire ff_cache2_data_mask_2_12;
wire ff_cache2_data_mask_1_12;
wire ff_cache2_data_mask_0_12;
wire n6535_9;
wire n6535_10;
wire n6308_8;
wire n6533_11;
wire n6824_12;
wire n6822_14;
wire n6822_15;
wire n5964_10;
wire n5753_9;
wire n5735_9;
wire n5965_15;
wire n5966_12;
wire n5966_13;
wire n5966_14;
wire n5967_12;
wire n5967_13;
wire n5967_14;
wire n5968_12;
wire n5969_12;
wire n5969_13;
wire n5970_13;
wire n5970_14;
wire n5970_15;
wire n5970_16;
wire n5971_12;
wire n5971_13;
wire n5972_12;
wire n5973_12;
wire n5974_12;
wire n5974_13;
wire n5975_12;
wire n5975_13;
wire n5975_14;
wire n5976_12;
wire n5976_13;
wire n5977_12;
wire n5978_12;
wire n5978_13;
wire n5978_14;
wire n5978_15;
wire n5979_12;
wire n5979_13;
wire n5979_14;
wire n5980_12;
wire n5980_13;
wire n5980_14;
wire n5980_15;
wire n5981_8;
wire n5981_9;
wire n5981_12;
wire n5981_13;
wire n5982_7;
wire n5982_8;
wire n5982_9;
wire n5982_10;
wire n5983_8;
wire n5983_9;
wire n5983_10;
wire n5983_11;
wire n5983_12;
wire n5984_7;
wire n5984_8;
wire n5984_11;
wire n5984_12;
wire n5985_7;
wire n5985_8;
wire n5985_9;
wire n5985_10;
wire n5986_7;
wire n5986_8;
wire n5986_10;
wire n5986_11;
wire n5987_7;
wire n5987_8;
wire n5987_9;
wire n5987_10;
wire n5988_14;
wire n5988_15;
wire n5989_9;
wire n5989_10;
wire n5989_11;
wire n5989_12;
wire n5990_7;
wire n5990_8;
wire n5990_10;
wire n5990_11;
wire n5991_14;
wire n5991_15;
wire n5992_8;
wire n5992_9;
wire n5992_10;
wire n5992_11;
wire n5993_7;
wire n5993_8;
wire n5993_10;
wire n5993_11;
wire n5994_7;
wire n5994_8;
wire n5994_10;
wire n5994_11;
wire n5995_7;
wire n5995_8;
wire n5995_9;
wire n5995_10;
wire n5996_8;
wire n5996_9;
wire n5996_10;
wire n5996_11;
wire n5996_12;
wire n5997_7;
wire n5997_8;
wire n5997_10;
wire n5997_11;
wire n5998_7;
wire n5998_8;
wire n5998_10;
wire n5998_11;
wire n5999_8;
wire n5999_9;
wire n5999_10;
wire n6000_7;
wire n6000_8;
wire n6000_10;
wire n6000_11;
wire n6001_7;
wire n6001_8;
wire n6001_9;
wire n6001_10;
wire n6002_7;
wire n6002_8;
wire n6002_9;
wire n6002_11;
wire n6002_12;
wire n6003_7;
wire n6003_8;
wire n6003_9;
wire n6003_10;
wire n6004_7;
wire n6004_8;
wire n6004_10;
wire n6004_11;
wire n6005_14;
wire n6005_15;
wire n6006_8;
wire n6006_9;
wire n6006_10;
wire n6006_11;
wire n6006_12;
wire n6007_7;
wire n6007_8;
wire n6007_9;
wire n6007_10;
wire n6007_11;
wire n6008_7;
wire n6008_8;
wire n6008_9;
wire n6008_11;
wire n6008_12;
wire n6009_8;
wire n6009_9;
wire n6009_10;
wire n6009_11;
wire n6010_7;
wire n6010_8;
wire n6010_10;
wire n6010_11;
wire n6011_7;
wire n6011_8;
wire n6011_10;
wire n6011_11;
wire n6012_6;
wire n6012_7;
wire n6012_8;
wire n6013_12;
wire n6013_13;
wire n6013_14;
wire n6013_15;
wire n6013_16;
wire n6014_12;
wire n6014_13;
wire n6014_14;
wire n6014_15;
wire n6015_12;
wire n6015_13;
wire n6015_14;
wire n6015_16;
wire n6015_17;
wire n6016_12;
wire n6016_13;
wire n6016_14;
wire n6016_15;
wire ff_cache0_already_read_13;
wire ff_cache1_already_read_12;
wire ff_cache2_already_read_12;
wire ff_cache2_already_read_13;
wire ff_cache2_already_read_14;
wire ff_cache_vram_rdata_en_10;
wire n6822_16;
wire n6822_17;
wire ff_vram_wdata_31_10;
wire ff_vram_wdata_31_11;
wire ff_cache0_address_16_13;
wire ff_cache1_address_17_12;
wire ff_cache1_address_17_13;
wire ff_cache2_address_17_13;
wire ff_cache2_address_17_14;
wire ff_cache3_address_17_13;
wire ff_cache3_address_17_15;
wire ff_cache3_data_31_14;
wire ff_cache1_data_en_11;
wire ff_cache0_data_mask_2_15;
wire ff_cache3_data_mask_3_14;
wire ff_cache1_data_mask_3_16;
wire ff_cache1_data_mask_3_17;
wire ff_cache1_data_mask_3_18;
wire ff_cache2_data_mask_3_16;
wire n6824_13;
wire n5965_16;
wire n5965_17;
wire n5965_18;
wire n5965_19;
wire n5965_21;
wire n5966_15;
wire n5966_16;
wire n5966_17;
wire n5966_18;
wire n5967_15;
wire n5967_16;
wire n5968_13;
wire n5968_14;
wire n5969_14;
wire n5969_15;
wire n5970_17;
wire n5970_19;
wire n5971_14;
wire n5971_15;
wire n5972_13;
wire n5972_14;
wire n5973_13;
wire n5973_14;
wire n5973_15;
wire n5974_15;
wire n5975_15;
wire n5975_16;
wire n5976_14;
wire n5977_13;
wire n5977_14;
wire n5978_16;
wire n5979_15;
wire n5979_16;
wire n5980_16;
wire n5982_11;
wire n5982_12;
wire n5982_14;
wire n5982_15;
wire n5982_16;
wire n5983_17;
wire n5983_18;
wire n5984_16;
wire n5986_15;
wire n5987_11;
wire n5987_12;
wire n5987_13;
wire n5987_15;
wire n5987_16;
wire n5990_15;
wire n5993_15;
wire n5995_12;
wire n5995_13;
wire n5995_14;
wire n5995_15;
wire n5995_16;
wire n5997_15;
wire n5998_15;
wire n5999_11;
wire n5999_12;
wire n5999_13;
wire n5999_14;
wire n5999_15;
wire n6000_15;
wire n6002_14;
wire n6002_17;
wire n6003_11;
wire n6003_13;
wire n6003_15;
wire n6003_16;
wire n6010_15;
wire n6012_9;
wire n6012_11;
wire n6012_12;
wire n6012_13;
wire n6013_17;
wire n6013_18;
wire n6013_20;
wire n6014_16;
wire n6014_17;
wire n6014_18;
wire n6015_18;
wire n6015_19;
wire n6015_20;
wire n6016_16;
wire n6016_17;
wire n6016_18;
wire ff_cache_vram_rdata_en_12;
wire ff_cache_vram_rdata_en_13;
wire n6822_18;
wire n6824_14;
wire n6824_15;
wire n5965_22;
wire n5965_23;
wire n5965_24;
wire n5968_15;
wire n6012_14;
wire n6012_15;
wire n6013_21;
wire n6015_21;
wire n6015_22;
wire n6013_23;
wire ff_cache2_already_read_16;
wire ff_cache0_address_16_16;
wire ff_cache0_already_read_15;
wire n6822_21;
wire ff_cache3_already_read_15;
wire ff_cache2_address_17_16;
wire ff_cache2_already_read_18;
wire n6308_10;
wire ff_vram_address_17_17;
wire ff_vram_address_17_19;
wire ff_cache0_data_7_14;
wire n5735_11;
wire n5743_11;
wire n5753_12;
wire ff_cache0_data_15_14;
wire n5734_10;
wire n5742_11;
wire n5747_11;
wire n5752_10;
wire ff_cache0_data_23_14;
wire n5733_10;
wire n5741_11;
wire n5746_11;
wire n5751_10;
wire ff_cache0_data_31_15;
wire n5732_10;
wire n5740_11;
wire n5745_11;
wire n5750_10;
wire ff_cache1_data_7_13;
wire ff_cache1_data_15_13;
wire ff_cache1_data_23_13;
wire ff_cache1_data_31_15;
wire ff_cache3_already_read_17;
wire ff_cache3_data_7_13;
wire ff_cache3_data_15_13;
wire ff_cache3_data_23_13;
wire ff_cache3_data_31_16;
wire ff_cache2_data_31_14;
wire n6823_13;
wire n5121_10;
wire n5971_18;
wire n5969_18;
wire n5966_21;
wire ff_cache3_already_read_19;
wire n6015_24;
wire n5965_27;
wire ff_cache0_already_read_17;
wire ff_cache_vram_rdata_en_16;
wire ff_cache1_data_31_17;
wire ff_cache0_already_read_19;
wire n1394_5;
wire n1393_5;
wire n1392_5;
wire n1391_5;
wire n1390_5;
wire n1389_5;
wire n1388_5;
wire n1387_6;
wire ff_cache_vram_rdata_en_18;
wire ff_cache2_data_mask_3_18;
wire ff_cache3_address_17_17;
wire ff_cache3_data_31_18;
wire n6011_17;
wire n6010_17;
wire n6009_17;
wire n6008_18;
wire n6007_17;
wire n6006_18;
wire n6004_17;
wire n6002_20;
wire n6001_18;
wire n6000_17;
wire n5994_17;
wire n5993_17;
wire n5992_17;
wire n5990_17;
wire n5989_18;
wire n5986_17;
wire n5985_18;
wire n5984_18;
wire n5983_20;
wire n5982_18;
wire n5981_19;
wire n6005_18;
wire n5998_17;
wire n5997_17;
wire n5996_18;
wire n5991_18;
wire n5988_18;
wire n6012_17;
wire n6011_19;
wire n6008_20;
wire n6006_20;
wire n6004_19;
wire n6002_22;
wire n6001_20;
wire n5996_20;
wire n5994_19;
wire n5989_20;
wire n5985_20;
wire n5983_22;
wire n5981_21;
wire n6009_19;
wire n6005_20;
wire n5992_19;
wire n5991_20;
wire n5988_20;
wire n5965_29;
wire n5970_21;
wire n6010_19;
wire n6009_21;
wire n6007_19;
wire n6006_22;
wire n6005_22;
wire n6003_18;
wire n6002_24;
wire n6001_22;
wire n6000_19;
wire n5998_19;
wire n5997_19;
wire n5996_22;
wire n5995_18;
wire n5994_21;
wire n5993_19;
wire n5992_21;
wire n5990_19;
wire n5989_22;
wire n5986_19;
wire n5985_22;
wire n5984_20;
wire n5983_24;
wire n5981_23;
wire n6011_21;
wire n6008_22;
wire n6004_21;
wire n5991_22;
wire n5988_22;
wire ff_cache1_data_mask_3_21;
wire n5974_17;
wire n5965_31;
wire n5976_17;
wire n6005_24;
wire n6001_24;
wire n5991_24;
wire n5988_24;
wire n5985_24;
wire n5984_22;
wire ff_vram_wdata_31_13;
wire n6822_23;
wire n5981_25;
wire n5970_23;
wire n5964_12;
wire n6016_21;
wire n6015_26;
wire n6014_21;
wire n6013_25;
wire n5981_27;
wire n5748_12;
wire ff_cache3_data_mask_3_17;
wire ff_cache0_data_mask_2_17;
wire n6822_25;
wire n5980_18;
wire n5978_18;
wire n5970_25;
wire n6821_11;
wire n6011_23;
wire n6009_23;
wire n6008_24;
wire n6007_21;
wire n6004_23;
wire n6003_20;
wire n6002_26;
wire n6001_26;
wire n6000_21;
wire n5998_21;
wire n5997_21;
wire n5996_24;
wire n5992_23;
wire n5986_21;
wire n5985_26;
wire n5984_24;
wire n6010_21;
wire n6006_24;
wire n6005_26;
wire n5999_17;
wire n5994_23;
wire n5993_21;
wire n5991_26;
wire n5990_21;
wire n5989_24;
wire n5988_26;
wire n5983_26;
wire n5981_29;
wire n6011_25;
wire n6010_23;
wire n6009_25;
wire n6008_26;
wire n6007_23;
wire n6006_26;
wire n6004_25;
wire n6001_28;
wire n5998_23;
wire n5997_23;
wire n5996_26;
wire n5994_25;
wire n5993_23;
wire n5992_25;
wire n5991_28;
wire n5990_23;
wire n5989_26;
wire n5988_28;
wire n5987_18;
wire n5985_28;
wire n5983_28;
wire n5981_31;
wire n5965_33;
wire n6005_28;
wire n6002_28;
wire n6000_23;
wire n5986_23;
wire n5984_26;
wire n6016_23;
wire n6014_23;
wire n5977_17;
wire n5973_18;
wire n5972_17;
wire n5753_14;
wire n6823_15;
wire ff_cache_vram_rdata_en_20;
wire n5988_30;
wire n5989_28;
wire n5991_30;
wire n6005_30;
wire n5122_10;
wire ff_cache3_data_mask_3_19;
wire ff_cache_vram_rdata_7_11;
wire ff_cache1_data_mask_3_23;
wire ff_cache0_data_31_17;
wire ff_cache0_data_23_16;
wire ff_cache0_data_15_16;
wire ff_cache0_data_7_16;
wire ff_cache0_already_read;
wire ff_cache1_already_read;
wire ff_cache2_already_read;
wire ff_cache3_already_read;
wire ff_cache0_data_en;
wire ff_cache1_data_en;
wire ff_cache2_data_en;
wire ff_cache3_data_en;
wire ff_busy;
wire n4_1_SUM;
wire n4_3;
wire n5_1_SUM;
wire n5_3;
wire n6_1_SUM;
wire n6_3;
wire n7_1_SUM;
wire n7_3;
wire n8_1_SUM;
wire n8_3;
wire n9_1_SUM;
wire n9_3;
wire n10_1_SUM;
wire n10_3;
wire n11_1_SUM;
wire n11_3;
wire n12_1_SUM;
wire n12_3;
wire n13_1_SUM;
wire n13_3;
wire n14_1_SUM;
wire n14_3;
wire n15_1_SUM;
wire n15_3;
wire n16_1_SUM;
wire n16_3;
wire n17_1_SUM;
wire n17_3;
wire n18_1_SUM;
wire n18_3;
wire n19_1_SUM;
wire n19_3;
wire n22_1_SUM;
wire n22_3;
wire n23_1_SUM;
wire n23_3;
wire n24_1_SUM;
wire n24_3;
wire n25_1_SUM;
wire n25_3;
wire n26_1_SUM;
wire n26_3;
wire n27_1_SUM;
wire n27_3;
wire n28_1_SUM;
wire n28_3;
wire n29_1_SUM;
wire n29_3;
wire n30_1_SUM;
wire n30_3;
wire n31_1_SUM;
wire n31_3;
wire n32_1_SUM;
wire n32_3;
wire n33_1_SUM;
wire n33_3;
wire n34_1_SUM;
wire n34_3;
wire n35_1_SUM;
wire n35_3;
wire n36_1_SUM;
wire n36_3;
wire n37_1_SUM;
wire n37_3;
wire n40_1_SUM;
wire n40_3;
wire n41_1_SUM;
wire n41_3;
wire n42_1_SUM;
wire n42_3;
wire n43_1_SUM;
wire n43_3;
wire n44_1_SUM;
wire n44_3;
wire n45_1_SUM;
wire n45_3;
wire n46_1_SUM;
wire n46_3;
wire n47_1_SUM;
wire n47_3;
wire n48_1_SUM;
wire n48_3;
wire n49_1_SUM;
wire n49_3;
wire n50_1_SUM;
wire n50_3;
wire n51_1_SUM;
wire n51_3;
wire n52_1_SUM;
wire n52_3;
wire n53_1_SUM;
wire n53_3;
wire n54_1_SUM;
wire n54_3;
wire n55_1_SUM;
wire n55_3;
wire n58_1_SUM;
wire n58_3;
wire n59_1_SUM;
wire n59_3;
wire n60_1_SUM;
wire n60_3;
wire n61_1_SUM;
wire n61_3;
wire n62_1_SUM;
wire n62_3;
wire n63_1_SUM;
wire n63_3;
wire n64_1_SUM;
wire n64_3;
wire n65_1_SUM;
wire n65_3;
wire n66_1_SUM;
wire n66_3;
wire n67_1_SUM;
wire n67_3;
wire n68_1_SUM;
wire n68_3;
wire n69_1_SUM;
wire n69_3;
wire n70_1_SUM;
wire n70_3;
wire n71_1_SUM;
wire n71_3;
wire n72_1_SUM;
wire n72_3;
wire n73_1_SUM;
wire n73_3;
wire n85_9;
wire n86_9;
wire n87_9;
wire n88_9;
wire n89_9;
wire n90_9;
wire n91_9;
wire n92_9;
wire n93_9;
wire n94_9;
wire n95_9;
wire n96_9;
wire n97_9;
wire n98_9;
wire n99_9;
wire n100_9;
wire n101_9;
wire n102_9;
wire n103_9;
wire n104_9;
wire n105_9;
wire n106_9;
wire n107_9;
wire n110_9;
wire n112_9;
wire n113_9;
wire n114_9;
wire n115_9;
wire n116_9;
wire n117_9;
wire n118_9;
wire n119_9;
wire n120_9;
wire n121_9;
wire n122_9;
wire n123_9;
wire n124_9;
wire n126_9;
wire n127_9;
wire n128_9;
wire n129_9;
wire n130_9;
wire n131_9;
wire n132_9;
wire n476_9;
wire n479_9;
wire n480_9;
wire n481_9;
wire n482_9;
wire n483_9;
wire n484_9;
wire n485_9;
wire n486_9;
wire n519_9;
wire n522_9;
wire n523_9;
wire n524_9;
wire n525_9;
wire n526_9;
wire n527_9;
wire n528_9;
wire n529_9;
wire n562_9;
wire n565_9;
wire n566_9;
wire n567_9;
wire n568_9;
wire n569_9;
wire n570_9;
wire n571_9;
wire n572_9;
wire n605_9;
wire n608_9;
wire n609_9;
wire n610_9;
wire n611_9;
wire n612_9;
wire n613_9;
wire n614_9;
wire n615_9;
wire n4875_9;
wire n4876_9;
wire n4877_9;
wire n4878_9;
wire n4879_9;
wire n4880_9;
wire n4881_9;
wire n4882_9;
wire n1242_3;
wire n1243_3;
wire n1244_3;
wire n1245_3;
wire n1246_3;
wire n1247_3;
wire n1248_3;
wire n1249_3;
wire n5114_6;
wire n5115_5;
wire n5116_5;
wire n5117_5;
wire n5118_5;
wire n5119_5;
wire n5120_5;
wire n5121_5;
wire [17:2] ff_cache0_address;
wire [31:0] ff_cache0_data;
wire [3:0] ff_cache0_data_mask;
wire [17:2] ff_cache1_address;
wire [31:0] ff_cache1_data;
wire [3:0] ff_cache1_data_mask;
wire [17:2] ff_cache2_address;
wire [31:0] ff_cache2_data;
wire [3:0] ff_cache2_data_mask;
wire [17:2] ff_cache3_address;
wire [31:0] ff_cache3_data;
wire [3:0] ff_cache3_data_mask;
wire [2:0] ff_flush_state;
wire [1:0] ff_priority;
wire VCC;
wire GND;
  LUT3 n85_s6 (
    .F(n85_6),
    .I0(ff_cache0_address[17]),
    .I1(ff_cache1_address[17]),
    .I2(ff_priority[0]) 
);
defparam n85_s6.INIT=8'hCA;
  LUT3 n85_s7 (
    .F(n85_7),
    .I0(ff_cache2_address[17]),
    .I1(ff_cache3_address[17]),
    .I2(ff_priority[0]) 
);
defparam n85_s7.INIT=8'hCA;
  LUT3 n86_s6 (
    .F(n86_6),
    .I0(ff_cache0_address[16]),
    .I1(ff_cache1_address[16]),
    .I2(ff_priority[0]) 
);
defparam n86_s6.INIT=8'hCA;
  LUT3 n86_s7 (
    .F(n86_7),
    .I0(ff_cache2_address[16]),
    .I1(ff_cache3_address[16]),
    .I2(ff_priority[0]) 
);
defparam n86_s7.INIT=8'hCA;
  LUT3 n87_s6 (
    .F(n87_6),
    .I0(ff_cache0_address[15]),
    .I1(ff_cache1_address[15]),
    .I2(ff_priority[0]) 
);
defparam n87_s6.INIT=8'hCA;
  LUT3 n87_s7 (
    .F(n87_7),
    .I0(ff_cache2_address[15]),
    .I1(ff_cache3_address[15]),
    .I2(ff_priority[0]) 
);
defparam n87_s7.INIT=8'hCA;
  LUT3 n88_s6 (
    .F(n88_6),
    .I0(ff_cache0_address[14]),
    .I1(ff_cache1_address[14]),
    .I2(ff_priority[0]) 
);
defparam n88_s6.INIT=8'hCA;
  LUT3 n88_s7 (
    .F(n88_7),
    .I0(ff_cache2_address[14]),
    .I1(ff_cache3_address[14]),
    .I2(ff_priority[0]) 
);
defparam n88_s7.INIT=8'hCA;
  LUT3 n89_s6 (
    .F(n89_6),
    .I0(ff_cache0_address[13]),
    .I1(ff_cache1_address[13]),
    .I2(ff_priority[0]) 
);
defparam n89_s6.INIT=8'hCA;
  LUT3 n89_s7 (
    .F(n89_7),
    .I0(ff_cache2_address[13]),
    .I1(ff_cache3_address[13]),
    .I2(ff_priority[0]) 
);
defparam n89_s7.INIT=8'hCA;
  LUT3 n90_s6 (
    .F(n90_6),
    .I0(ff_cache0_address[12]),
    .I1(ff_cache1_address[12]),
    .I2(ff_priority[0]) 
);
defparam n90_s6.INIT=8'hCA;
  LUT3 n90_s7 (
    .F(n90_7),
    .I0(ff_cache2_address[12]),
    .I1(ff_cache3_address[12]),
    .I2(ff_priority[0]) 
);
defparam n90_s7.INIT=8'hCA;
  LUT3 n91_s6 (
    .F(n91_6),
    .I0(ff_cache0_address[11]),
    .I1(ff_cache1_address[11]),
    .I2(ff_priority[0]) 
);
defparam n91_s6.INIT=8'hCA;
  LUT3 n91_s7 (
    .F(n91_7),
    .I0(ff_cache2_address[11]),
    .I1(ff_cache3_address[11]),
    .I2(ff_priority[0]) 
);
defparam n91_s7.INIT=8'hCA;
  LUT3 n92_s6 (
    .F(n92_6),
    .I0(ff_cache0_address[10]),
    .I1(ff_cache1_address[10]),
    .I2(ff_priority[0]) 
);
defparam n92_s6.INIT=8'hCA;
  LUT3 n92_s7 (
    .F(n92_7),
    .I0(ff_cache2_address[10]),
    .I1(ff_cache3_address[10]),
    .I2(ff_priority[0]) 
);
defparam n92_s7.INIT=8'hCA;
  LUT3 n93_s6 (
    .F(n93_6),
    .I0(ff_cache0_address[9]),
    .I1(ff_cache1_address[9]),
    .I2(ff_priority[0]) 
);
defparam n93_s6.INIT=8'hCA;
  LUT3 n93_s7 (
    .F(n93_7),
    .I0(ff_cache2_address[9]),
    .I1(ff_cache3_address[9]),
    .I2(ff_priority[0]) 
);
defparam n93_s7.INIT=8'hCA;
  LUT3 n94_s6 (
    .F(n94_6),
    .I0(ff_cache0_address[8]),
    .I1(ff_cache1_address[8]),
    .I2(ff_priority[0]) 
);
defparam n94_s6.INIT=8'hCA;
  LUT3 n94_s7 (
    .F(n94_7),
    .I0(ff_cache2_address[8]),
    .I1(ff_cache3_address[8]),
    .I2(ff_priority[0]) 
);
defparam n94_s7.INIT=8'hCA;
  LUT3 n95_s6 (
    .F(n95_6),
    .I0(ff_cache0_address[7]),
    .I1(ff_cache1_address[7]),
    .I2(ff_priority[0]) 
);
defparam n95_s6.INIT=8'hCA;
  LUT3 n95_s7 (
    .F(n95_7),
    .I0(ff_cache2_address[7]),
    .I1(ff_cache3_address[7]),
    .I2(ff_priority[0]) 
);
defparam n95_s7.INIT=8'hCA;
  LUT3 n96_s6 (
    .F(n96_6),
    .I0(ff_cache0_address[6]),
    .I1(ff_cache1_address[6]),
    .I2(ff_priority[0]) 
);
defparam n96_s6.INIT=8'hCA;
  LUT3 n96_s7 (
    .F(n96_7),
    .I0(ff_cache2_address[6]),
    .I1(ff_cache3_address[6]),
    .I2(ff_priority[0]) 
);
defparam n96_s7.INIT=8'hCA;
  LUT3 n97_s6 (
    .F(n97_6),
    .I0(ff_cache0_address[5]),
    .I1(ff_cache1_address[5]),
    .I2(ff_priority[0]) 
);
defparam n97_s6.INIT=8'hCA;
  LUT3 n97_s7 (
    .F(n97_7),
    .I0(ff_cache2_address[5]),
    .I1(ff_cache3_address[5]),
    .I2(ff_priority[0]) 
);
defparam n97_s7.INIT=8'hCA;
  LUT3 n98_s6 (
    .F(n98_6),
    .I0(ff_cache0_address[4]),
    .I1(ff_cache1_address[4]),
    .I2(ff_priority[0]) 
);
defparam n98_s6.INIT=8'hCA;
  LUT3 n98_s7 (
    .F(n98_7),
    .I0(ff_cache2_address[4]),
    .I1(ff_cache3_address[4]),
    .I2(ff_priority[0]) 
);
defparam n98_s7.INIT=8'hCA;
  LUT3 n99_s6 (
    .F(n99_6),
    .I0(ff_cache0_address[3]),
    .I1(ff_cache1_address[3]),
    .I2(ff_priority[0]) 
);
defparam n99_s6.INIT=8'hCA;
  LUT3 n99_s7 (
    .F(n99_7),
    .I0(ff_cache2_address[3]),
    .I1(ff_cache3_address[3]),
    .I2(ff_priority[0]) 
);
defparam n99_s7.INIT=8'hCA;
  LUT3 n100_s6 (
    .F(n100_6),
    .I0(ff_cache0_address[2]),
    .I1(ff_cache1_address[2]),
    .I2(ff_priority[0]) 
);
defparam n100_s6.INIT=8'hCA;
  LUT3 n100_s7 (
    .F(n100_7),
    .I0(ff_cache2_address[2]),
    .I1(ff_cache3_address[2]),
    .I2(ff_priority[0]) 
);
defparam n100_s7.INIT=8'hCA;
  LUT3 n101_s6 (
    .F(n101_6),
    .I0(ff_cache0_data[31]),
    .I1(ff_cache1_data[31]),
    .I2(ff_priority[0]) 
);
defparam n101_s6.INIT=8'hCA;
  LUT3 n101_s7 (
    .F(n101_7),
    .I0(ff_cache2_data[31]),
    .I1(ff_cache3_data[31]),
    .I2(ff_priority[0]) 
);
defparam n101_s7.INIT=8'hCA;
  LUT3 n102_s6 (
    .F(n102_6),
    .I0(ff_cache0_data[30]),
    .I1(ff_cache1_data[30]),
    .I2(ff_priority[0]) 
);
defparam n102_s6.INIT=8'hCA;
  LUT3 n102_s7 (
    .F(n102_7),
    .I0(ff_cache2_data[30]),
    .I1(ff_cache3_data[30]),
    .I2(ff_priority[0]) 
);
defparam n102_s7.INIT=8'hCA;
  LUT3 n103_s6 (
    .F(n103_6),
    .I0(ff_cache0_data[29]),
    .I1(ff_cache1_data[29]),
    .I2(ff_priority[0]) 
);
defparam n103_s6.INIT=8'hCA;
  LUT3 n103_s7 (
    .F(n103_7),
    .I0(ff_cache2_data[29]),
    .I1(ff_cache3_data[29]),
    .I2(ff_priority[0]) 
);
defparam n103_s7.INIT=8'hCA;
  LUT3 n104_s6 (
    .F(n104_6),
    .I0(ff_cache0_data[28]),
    .I1(ff_cache1_data[28]),
    .I2(ff_priority[0]) 
);
defparam n104_s6.INIT=8'hCA;
  LUT3 n104_s7 (
    .F(n104_7),
    .I0(ff_cache2_data[28]),
    .I1(ff_cache3_data[28]),
    .I2(ff_priority[0]) 
);
defparam n104_s7.INIT=8'hCA;
  LUT3 n105_s6 (
    .F(n105_6),
    .I0(ff_cache0_data[27]),
    .I1(ff_cache1_data[27]),
    .I2(ff_priority[0]) 
);
defparam n105_s6.INIT=8'hCA;
  LUT3 n105_s7 (
    .F(n105_7),
    .I0(ff_cache2_data[27]),
    .I1(ff_cache3_data[27]),
    .I2(ff_priority[0]) 
);
defparam n105_s7.INIT=8'hCA;
  LUT3 n106_s6 (
    .F(n106_6),
    .I0(ff_cache0_data[26]),
    .I1(ff_cache1_data[26]),
    .I2(ff_priority[0]) 
);
defparam n106_s6.INIT=8'hCA;
  LUT3 n106_s7 (
    .F(n106_7),
    .I0(ff_cache2_data[26]),
    .I1(ff_cache3_data[26]),
    .I2(ff_priority[0]) 
);
defparam n106_s7.INIT=8'hCA;
  LUT3 n107_s6 (
    .F(n107_6),
    .I0(ff_cache0_data[25]),
    .I1(ff_cache1_data[25]),
    .I2(ff_priority[0]) 
);
defparam n107_s6.INIT=8'hCA;
  LUT3 n107_s7 (
    .F(n107_7),
    .I0(ff_cache2_data[25]),
    .I1(ff_cache3_data[25]),
    .I2(ff_priority[0]) 
);
defparam n107_s7.INIT=8'hCA;
  LUT3 n108_s3 (
    .F(n108_6),
    .I0(ff_cache0_data[24]),
    .I1(ff_cache1_data[24]),
    .I2(ff_priority[0]) 
);
defparam n108_s3.INIT=8'hCA;
  LUT3 n108_s4 (
    .F(n108_7),
    .I0(ff_cache2_data[24]),
    .I1(ff_cache3_data[24]),
    .I2(ff_priority[0]) 
);
defparam n108_s4.INIT=8'hCA;
  LUT3 n109_s3 (
    .F(n109_6),
    .I0(ff_cache0_data[23]),
    .I1(ff_cache1_data[23]),
    .I2(ff_priority[0]) 
);
defparam n109_s3.INIT=8'hCA;
  LUT3 n109_s4 (
    .F(n109_7),
    .I0(ff_cache2_data[23]),
    .I1(ff_cache3_data[23]),
    .I2(ff_priority[0]) 
);
defparam n109_s4.INIT=8'hCA;
  LUT3 n110_s6 (
    .F(n110_6),
    .I0(ff_cache0_data[22]),
    .I1(ff_cache1_data[22]),
    .I2(ff_priority[0]) 
);
defparam n110_s6.INIT=8'hCA;
  LUT3 n110_s7 (
    .F(n110_7),
    .I0(ff_cache2_data[22]),
    .I1(ff_cache3_data[22]),
    .I2(ff_priority[0]) 
);
defparam n110_s7.INIT=8'hCA;
  LUT3 n111_s3 (
    .F(n111_6),
    .I0(ff_cache0_data[21]),
    .I1(ff_cache1_data[21]),
    .I2(ff_priority[0]) 
);
defparam n111_s3.INIT=8'hCA;
  LUT3 n111_s4 (
    .F(n111_7),
    .I0(ff_cache2_data[21]),
    .I1(ff_cache3_data[21]),
    .I2(ff_priority[0]) 
);
defparam n111_s4.INIT=8'hCA;
  LUT3 n112_s6 (
    .F(n112_6),
    .I0(ff_cache0_data[20]),
    .I1(ff_cache1_data[20]),
    .I2(ff_priority[0]) 
);
defparam n112_s6.INIT=8'hCA;
  LUT3 n112_s7 (
    .F(n112_7),
    .I0(ff_cache2_data[20]),
    .I1(ff_cache3_data[20]),
    .I2(ff_priority[0]) 
);
defparam n112_s7.INIT=8'hCA;
  LUT3 n113_s6 (
    .F(n113_6),
    .I0(ff_cache0_data[19]),
    .I1(ff_cache1_data[19]),
    .I2(ff_priority[0]) 
);
defparam n113_s6.INIT=8'hCA;
  LUT3 n113_s7 (
    .F(n113_7),
    .I0(ff_cache2_data[19]),
    .I1(ff_cache3_data[19]),
    .I2(ff_priority[0]) 
);
defparam n113_s7.INIT=8'hCA;
  LUT3 n114_s6 (
    .F(n114_6),
    .I0(ff_cache0_data[18]),
    .I1(ff_cache1_data[18]),
    .I2(ff_priority[0]) 
);
defparam n114_s6.INIT=8'hCA;
  LUT3 n114_s7 (
    .F(n114_7),
    .I0(ff_cache2_data[18]),
    .I1(ff_cache3_data[18]),
    .I2(ff_priority[0]) 
);
defparam n114_s7.INIT=8'hCA;
  LUT3 n115_s6 (
    .F(n115_6),
    .I0(ff_cache0_data[17]),
    .I1(ff_cache1_data[17]),
    .I2(ff_priority[0]) 
);
defparam n115_s6.INIT=8'hCA;
  LUT3 n115_s7 (
    .F(n115_7),
    .I0(ff_cache2_data[17]),
    .I1(ff_cache3_data[17]),
    .I2(ff_priority[0]) 
);
defparam n115_s7.INIT=8'hCA;
  LUT3 n116_s6 (
    .F(n116_6),
    .I0(ff_cache0_data[16]),
    .I1(ff_cache1_data[16]),
    .I2(ff_priority[0]) 
);
defparam n116_s6.INIT=8'hCA;
  LUT3 n116_s7 (
    .F(n116_7),
    .I0(ff_cache2_data[16]),
    .I1(ff_cache3_data[16]),
    .I2(ff_priority[0]) 
);
defparam n116_s7.INIT=8'hCA;
  LUT3 n117_s6 (
    .F(n117_6),
    .I0(ff_cache0_data[15]),
    .I1(ff_cache1_data[15]),
    .I2(ff_priority[0]) 
);
defparam n117_s6.INIT=8'hCA;
  LUT3 n117_s7 (
    .F(n117_7),
    .I0(ff_cache2_data[15]),
    .I1(ff_cache3_data[15]),
    .I2(ff_priority[0]) 
);
defparam n117_s7.INIT=8'hCA;
  LUT3 n118_s6 (
    .F(n118_6),
    .I0(ff_cache0_data[14]),
    .I1(ff_cache1_data[14]),
    .I2(ff_priority[0]) 
);
defparam n118_s6.INIT=8'hCA;
  LUT3 n118_s7 (
    .F(n118_7),
    .I0(ff_cache2_data[14]),
    .I1(ff_cache3_data[14]),
    .I2(ff_priority[0]) 
);
defparam n118_s7.INIT=8'hCA;
  LUT3 n119_s6 (
    .F(n119_6),
    .I0(ff_cache0_data[13]),
    .I1(ff_cache1_data[13]),
    .I2(ff_priority[0]) 
);
defparam n119_s6.INIT=8'hCA;
  LUT3 n119_s7 (
    .F(n119_7),
    .I0(ff_cache2_data[13]),
    .I1(ff_cache3_data[13]),
    .I2(ff_priority[0]) 
);
defparam n119_s7.INIT=8'hCA;
  LUT3 n120_s6 (
    .F(n120_6),
    .I0(ff_cache0_data[12]),
    .I1(ff_cache1_data[12]),
    .I2(ff_priority[0]) 
);
defparam n120_s6.INIT=8'hCA;
  LUT3 n120_s7 (
    .F(n120_7),
    .I0(ff_cache2_data[12]),
    .I1(ff_cache3_data[12]),
    .I2(ff_priority[0]) 
);
defparam n120_s7.INIT=8'hCA;
  LUT3 n121_s6 (
    .F(n121_6),
    .I0(ff_cache0_data[11]),
    .I1(ff_cache1_data[11]),
    .I2(ff_priority[0]) 
);
defparam n121_s6.INIT=8'hCA;
  LUT3 n121_s7 (
    .F(n121_7),
    .I0(ff_cache2_data[11]),
    .I1(ff_cache3_data[11]),
    .I2(ff_priority[0]) 
);
defparam n121_s7.INIT=8'hCA;
  LUT3 n122_s6 (
    .F(n122_6),
    .I0(ff_cache0_data[10]),
    .I1(ff_cache1_data[10]),
    .I2(ff_priority[0]) 
);
defparam n122_s6.INIT=8'hCA;
  LUT3 n122_s7 (
    .F(n122_7),
    .I0(ff_cache2_data[10]),
    .I1(ff_cache3_data[10]),
    .I2(ff_priority[0]) 
);
defparam n122_s7.INIT=8'hCA;
  LUT3 n123_s6 (
    .F(n123_6),
    .I0(ff_cache0_data[9]),
    .I1(ff_cache1_data[9]),
    .I2(ff_priority[0]) 
);
defparam n123_s6.INIT=8'hCA;
  LUT3 n123_s7 (
    .F(n123_7),
    .I0(ff_cache2_data[9]),
    .I1(ff_cache3_data[9]),
    .I2(ff_priority[0]) 
);
defparam n123_s7.INIT=8'hCA;
  LUT3 n124_s6 (
    .F(n124_6),
    .I0(ff_cache0_data[8]),
    .I1(ff_cache1_data[8]),
    .I2(ff_priority[0]) 
);
defparam n124_s6.INIT=8'hCA;
  LUT3 n124_s7 (
    .F(n124_7),
    .I0(ff_cache2_data[8]),
    .I1(ff_cache3_data[8]),
    .I2(ff_priority[0]) 
);
defparam n124_s7.INIT=8'hCA;
  LUT3 n125_s3 (
    .F(n125_6),
    .I0(ff_cache0_data[7]),
    .I1(ff_cache1_data[7]),
    .I2(ff_priority[0]) 
);
defparam n125_s3.INIT=8'hCA;
  LUT3 n125_s4 (
    .F(n125_7),
    .I0(ff_cache2_data[7]),
    .I1(ff_cache3_data[7]),
    .I2(ff_priority[0]) 
);
defparam n125_s4.INIT=8'hCA;
  LUT3 n126_s6 (
    .F(n126_6),
    .I0(ff_cache0_data[6]),
    .I1(ff_cache1_data[6]),
    .I2(ff_priority[0]) 
);
defparam n126_s6.INIT=8'hCA;
  LUT3 n126_s7 (
    .F(n126_7),
    .I0(ff_cache2_data[6]),
    .I1(ff_cache3_data[6]),
    .I2(ff_priority[0]) 
);
defparam n126_s7.INIT=8'hCA;
  LUT3 n127_s6 (
    .F(n127_6),
    .I0(ff_cache0_data[5]),
    .I1(ff_cache1_data[5]),
    .I2(ff_priority[0]) 
);
defparam n127_s6.INIT=8'hCA;
  LUT3 n127_s7 (
    .F(n127_7),
    .I0(ff_cache2_data[5]),
    .I1(ff_cache3_data[5]),
    .I2(ff_priority[0]) 
);
defparam n127_s7.INIT=8'hCA;
  LUT3 n128_s6 (
    .F(n128_6),
    .I0(ff_cache0_data[4]),
    .I1(ff_cache1_data[4]),
    .I2(ff_priority[0]) 
);
defparam n128_s6.INIT=8'hCA;
  LUT3 n128_s7 (
    .F(n128_7),
    .I0(ff_cache2_data[4]),
    .I1(ff_cache3_data[4]),
    .I2(ff_priority[0]) 
);
defparam n128_s7.INIT=8'hCA;
  LUT3 n129_s6 (
    .F(n129_6),
    .I0(ff_cache0_data[3]),
    .I1(ff_cache1_data[3]),
    .I2(ff_priority[0]) 
);
defparam n129_s6.INIT=8'hCA;
  LUT3 n129_s7 (
    .F(n129_7),
    .I0(ff_cache2_data[3]),
    .I1(ff_cache3_data[3]),
    .I2(ff_priority[0]) 
);
defparam n129_s7.INIT=8'hCA;
  LUT3 n130_s6 (
    .F(n130_6),
    .I0(ff_cache0_data[2]),
    .I1(ff_cache1_data[2]),
    .I2(ff_priority[0]) 
);
defparam n130_s6.INIT=8'hCA;
  LUT3 n130_s7 (
    .F(n130_7),
    .I0(ff_cache2_data[2]),
    .I1(ff_cache3_data[2]),
    .I2(ff_priority[0]) 
);
defparam n130_s7.INIT=8'hCA;
  LUT3 n131_s6 (
    .F(n131_6),
    .I0(ff_cache0_data[1]),
    .I1(ff_cache1_data[1]),
    .I2(ff_priority[0]) 
);
defparam n131_s6.INIT=8'hCA;
  LUT3 n131_s7 (
    .F(n131_7),
    .I0(ff_cache2_data[1]),
    .I1(ff_cache3_data[1]),
    .I2(ff_priority[0]) 
);
defparam n131_s7.INIT=8'hCA;
  LUT3 n132_s6 (
    .F(n132_6),
    .I0(ff_cache0_data[0]),
    .I1(ff_cache1_data[0]),
    .I2(ff_priority[0]) 
);
defparam n132_s6.INIT=8'hCA;
  LUT3 n132_s7 (
    .F(n132_7),
    .I0(ff_cache2_data[0]),
    .I1(ff_cache3_data[0]),
    .I2(ff_priority[0]) 
);
defparam n132_s7.INIT=8'hCA;
  LUT3 n476_s6 (
    .F(n476_6),
    .I0(ff_cache0_data_mask[0]),
    .I1(ff_cache0_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n476_s6.INIT=8'hCA;
  LUT3 n476_s7 (
    .F(n476_7),
    .I0(ff_cache0_data_mask[2]),
    .I1(ff_cache0_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n476_s7.INIT=8'hCA;
  LUT3 n479_s6 (
    .F(n479_6),
    .I0(ff_cache0_data[7]),
    .I1(ff_cache0_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n479_s6.INIT=8'hCA;
  LUT3 n479_s7 (
    .F(n479_7),
    .I0(ff_cache0_data[23]),
    .I1(ff_cache0_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n479_s7.INIT=8'hCA;
  LUT3 n480_s6 (
    .F(n480_6),
    .I0(ff_cache0_data[6]),
    .I1(ff_cache0_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n480_s6.INIT=8'hCA;
  LUT3 n480_s7 (
    .F(n480_7),
    .I0(ff_cache0_data[22]),
    .I1(ff_cache0_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n480_s7.INIT=8'hCA;
  LUT3 n481_s6 (
    .F(n481_6),
    .I0(ff_cache0_data[5]),
    .I1(ff_cache0_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n481_s6.INIT=8'hCA;
  LUT3 n481_s7 (
    .F(n481_7),
    .I0(ff_cache0_data[21]),
    .I1(ff_cache0_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n481_s7.INIT=8'hCA;
  LUT3 n482_s6 (
    .F(n482_6),
    .I0(ff_cache0_data[4]),
    .I1(ff_cache0_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n482_s6.INIT=8'hCA;
  LUT3 n482_s7 (
    .F(n482_7),
    .I0(ff_cache0_data[20]),
    .I1(ff_cache0_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n482_s7.INIT=8'hCA;
  LUT3 n483_s6 (
    .F(n483_6),
    .I0(ff_cache0_data[3]),
    .I1(ff_cache0_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n483_s6.INIT=8'hCA;
  LUT3 n483_s7 (
    .F(n483_7),
    .I0(ff_cache0_data[19]),
    .I1(ff_cache0_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n483_s7.INIT=8'hCA;
  LUT3 n484_s6 (
    .F(n484_6),
    .I0(ff_cache0_data[2]),
    .I1(ff_cache0_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n484_s6.INIT=8'hCA;
  LUT3 n484_s7 (
    .F(n484_7),
    .I0(ff_cache0_data[18]),
    .I1(ff_cache0_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n484_s7.INIT=8'hCA;
  LUT3 n485_s6 (
    .F(n485_6),
    .I0(ff_cache0_data[1]),
    .I1(ff_cache0_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n485_s6.INIT=8'hCA;
  LUT3 n485_s7 (
    .F(n485_7),
    .I0(ff_cache0_data[17]),
    .I1(ff_cache0_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n485_s7.INIT=8'hCA;
  LUT3 n486_s6 (
    .F(n486_6),
    .I0(ff_cache0_data[0]),
    .I1(ff_cache0_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n486_s6.INIT=8'hCA;
  LUT3 n486_s7 (
    .F(n486_7),
    .I0(ff_cache0_data[16]),
    .I1(ff_cache0_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n486_s7.INIT=8'hCA;
  LUT3 n519_s6 (
    .F(n519_6),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_cache1_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n519_s6.INIT=8'hCA;
  LUT3 n519_s7 (
    .F(n519_7),
    .I0(ff_cache1_data_mask[2]),
    .I1(ff_cache1_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n519_s7.INIT=8'hCA;
  LUT3 n522_s6 (
    .F(n522_6),
    .I0(ff_cache1_data[7]),
    .I1(ff_cache1_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n522_s6.INIT=8'hCA;
  LUT3 n522_s7 (
    .F(n522_7),
    .I0(ff_cache1_data[23]),
    .I1(ff_cache1_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n522_s7.INIT=8'hCA;
  LUT3 n523_s6 (
    .F(n523_6),
    .I0(ff_cache1_data[6]),
    .I1(ff_cache1_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n523_s6.INIT=8'hCA;
  LUT3 n523_s7 (
    .F(n523_7),
    .I0(ff_cache1_data[22]),
    .I1(ff_cache1_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n523_s7.INIT=8'hCA;
  LUT3 n524_s6 (
    .F(n524_6),
    .I0(ff_cache1_data[5]),
    .I1(ff_cache1_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n524_s6.INIT=8'hCA;
  LUT3 n524_s7 (
    .F(n524_7),
    .I0(ff_cache1_data[21]),
    .I1(ff_cache1_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n524_s7.INIT=8'hCA;
  LUT3 n525_s6 (
    .F(n525_6),
    .I0(ff_cache1_data[4]),
    .I1(ff_cache1_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n525_s6.INIT=8'hCA;
  LUT3 n525_s7 (
    .F(n525_7),
    .I0(ff_cache1_data[20]),
    .I1(ff_cache1_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n525_s7.INIT=8'hCA;
  LUT3 n526_s6 (
    .F(n526_6),
    .I0(ff_cache1_data[3]),
    .I1(ff_cache1_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n526_s6.INIT=8'hCA;
  LUT3 n526_s7 (
    .F(n526_7),
    .I0(ff_cache1_data[19]),
    .I1(ff_cache1_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n526_s7.INIT=8'hCA;
  LUT3 n527_s6 (
    .F(n527_6),
    .I0(ff_cache1_data[2]),
    .I1(ff_cache1_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n527_s6.INIT=8'hCA;
  LUT3 n527_s7 (
    .F(n527_7),
    .I0(ff_cache1_data[18]),
    .I1(ff_cache1_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n527_s7.INIT=8'hCA;
  LUT3 n528_s6 (
    .F(n528_6),
    .I0(ff_cache1_data[1]),
    .I1(ff_cache1_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n528_s6.INIT=8'hCA;
  LUT3 n528_s7 (
    .F(n528_7),
    .I0(ff_cache1_data[17]),
    .I1(ff_cache1_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n528_s7.INIT=8'hCA;
  LUT3 n529_s6 (
    .F(n529_6),
    .I0(ff_cache1_data[0]),
    .I1(ff_cache1_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n529_s6.INIT=8'hCA;
  LUT3 n529_s7 (
    .F(n529_7),
    .I0(ff_cache1_data[16]),
    .I1(ff_cache1_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n529_s7.INIT=8'hCA;
  LUT3 n562_s6 (
    .F(n562_6),
    .I0(ff_cache2_data_mask[0]),
    .I1(ff_cache2_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n562_s6.INIT=8'hCA;
  LUT3 n562_s7 (
    .F(n562_7),
    .I0(ff_cache2_data_mask[2]),
    .I1(ff_cache2_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n562_s7.INIT=8'hCA;
  LUT3 n1242_s3 (
    .F(n565_6),
    .I0(ff_cache2_data[7]),
    .I1(ff_cache2_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1242_s3.INIT=8'hCA;
  LUT3 n1242_s4 (
    .F(n565_7),
    .I0(ff_cache2_data[23]),
    .I1(ff_cache2_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1242_s4.INIT=8'hCA;
  LUT3 n1243_s3 (
    .F(n566_6),
    .I0(ff_cache2_data[6]),
    .I1(ff_cache2_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1243_s3.INIT=8'hCA;
  LUT3 n1243_s4 (
    .F(n566_7),
    .I0(ff_cache2_data[22]),
    .I1(ff_cache2_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1243_s4.INIT=8'hCA;
  LUT3 n1244_s3 (
    .F(n567_6),
    .I0(ff_cache2_data[5]),
    .I1(ff_cache2_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1244_s3.INIT=8'hCA;
  LUT3 n1244_s4 (
    .F(n567_7),
    .I0(ff_cache2_data[21]),
    .I1(ff_cache2_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1244_s4.INIT=8'hCA;
  LUT3 n1245_s3 (
    .F(n568_6),
    .I0(ff_cache2_data[4]),
    .I1(ff_cache2_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1245_s3.INIT=8'hCA;
  LUT3 n1245_s4 (
    .F(n568_7),
    .I0(ff_cache2_data[20]),
    .I1(ff_cache2_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1245_s4.INIT=8'hCA;
  LUT3 n1246_s3 (
    .F(n569_6),
    .I0(ff_cache2_data[3]),
    .I1(ff_cache2_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1246_s3.INIT=8'hCA;
  LUT3 n1246_s4 (
    .F(n569_7),
    .I0(ff_cache2_data[19]),
    .I1(ff_cache2_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1246_s4.INIT=8'hCA;
  LUT3 n1247_s3 (
    .F(n570_6),
    .I0(ff_cache2_data[2]),
    .I1(ff_cache2_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1247_s3.INIT=8'hCA;
  LUT3 n1247_s4 (
    .F(n570_7),
    .I0(ff_cache2_data[18]),
    .I1(ff_cache2_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1247_s4.INIT=8'hCA;
  LUT3 n1248_s3 (
    .F(n571_6),
    .I0(ff_cache2_data[1]),
    .I1(ff_cache2_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1248_s3.INIT=8'hCA;
  LUT3 n1248_s4 (
    .F(n571_7),
    .I0(ff_cache2_data[17]),
    .I1(ff_cache2_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1248_s4.INIT=8'hCA;
  LUT3 n1249_s3 (
    .F(n572_6),
    .I0(ff_cache2_data[0]),
    .I1(ff_cache2_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1249_s3.INIT=8'hCA;
  LUT3 n1249_s4 (
    .F(n572_7),
    .I0(ff_cache2_data[16]),
    .I1(ff_cache2_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1249_s4.INIT=8'hCA;
  LUT3 n605_s6 (
    .F(n605_6),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_cache3_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n605_s6.INIT=8'hCA;
  LUT3 n605_s7 (
    .F(n605_7),
    .I0(ff_cache3_data_mask[2]),
    .I1(ff_cache3_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n605_s7.INIT=8'hCA;
  LUT3 n1242_s5 (
    .F(n608_6),
    .I0(ff_cache3_data[7]),
    .I1(ff_cache3_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1242_s5.INIT=8'hCA;
  LUT3 n1242_s6 (
    .F(n608_7),
    .I0(ff_cache3_data[23]),
    .I1(ff_cache3_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1242_s6.INIT=8'hCA;
  LUT3 n1243_s5 (
    .F(n609_6),
    .I0(ff_cache3_data[6]),
    .I1(ff_cache3_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1243_s5.INIT=8'hCA;
  LUT3 n1243_s6 (
    .F(n609_7),
    .I0(ff_cache3_data[22]),
    .I1(ff_cache3_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1243_s6.INIT=8'hCA;
  LUT3 n1244_s5 (
    .F(n610_6),
    .I0(ff_cache3_data[5]),
    .I1(ff_cache3_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1244_s5.INIT=8'hCA;
  LUT3 n1244_s6 (
    .F(n610_7),
    .I0(ff_cache3_data[21]),
    .I1(ff_cache3_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1244_s6.INIT=8'hCA;
  LUT3 n1245_s5 (
    .F(n611_6),
    .I0(ff_cache3_data[4]),
    .I1(ff_cache3_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1245_s5.INIT=8'hCA;
  LUT3 n1245_s6 (
    .F(n611_7),
    .I0(ff_cache3_data[20]),
    .I1(ff_cache3_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1245_s6.INIT=8'hCA;
  LUT3 n1246_s5 (
    .F(n612_6),
    .I0(ff_cache3_data[3]),
    .I1(ff_cache3_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1246_s5.INIT=8'hCA;
  LUT3 n1246_s6 (
    .F(n612_7),
    .I0(ff_cache3_data[19]),
    .I1(ff_cache3_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1246_s6.INIT=8'hCA;
  LUT3 n1247_s5 (
    .F(n613_6),
    .I0(ff_cache3_data[2]),
    .I1(ff_cache3_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1247_s5.INIT=8'hCA;
  LUT3 n1247_s6 (
    .F(n613_7),
    .I0(ff_cache3_data[18]),
    .I1(ff_cache3_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1247_s6.INIT=8'hCA;
  LUT3 n1248_s5 (
    .F(n614_6),
    .I0(ff_cache3_data[1]),
    .I1(ff_cache3_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1248_s5.INIT=8'hCA;
  LUT3 n1248_s6 (
    .F(n614_7),
    .I0(ff_cache3_data[17]),
    .I1(ff_cache3_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1248_s6.INIT=8'hCA;
  LUT3 n1249_s5 (
    .F(n615_6),
    .I0(ff_cache3_data[0]),
    .I1(ff_cache3_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1249_s5.INIT=8'hCA;
  LUT3 n1249_s6 (
    .F(n615_7),
    .I0(ff_cache3_data[16]),
    .I1(ff_cache3_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1249_s6.INIT=8'hCA;
  LUT3 n4875_s6 (
    .F(n4875_6),
    .I0(w_command_vram_rdata[7]),
    .I1(w_command_vram_rdata[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4875_s6.INIT=8'hCA;
  LUT3 n4875_s7 (
    .F(n4875_7),
    .I0(w_command_vram_rdata[23]),
    .I1(w_command_vram_rdata[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4875_s7.INIT=8'hCA;
  LUT3 n4876_s6 (
    .F(n4876_6),
    .I0(w_command_vram_rdata[6]),
    .I1(w_command_vram_rdata[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4876_s6.INIT=8'hCA;
  LUT3 n4876_s7 (
    .F(n4876_7),
    .I0(w_command_vram_rdata[22]),
    .I1(w_command_vram_rdata[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4876_s7.INIT=8'hCA;
  LUT3 n4877_s6 (
    .F(n4877_6),
    .I0(w_command_vram_rdata[5]),
    .I1(w_command_vram_rdata[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4877_s6.INIT=8'hCA;
  LUT3 n4877_s7 (
    .F(n4877_7),
    .I0(w_command_vram_rdata[21]),
    .I1(w_command_vram_rdata[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4877_s7.INIT=8'hCA;
  LUT3 n4878_s6 (
    .F(n4878_6),
    .I0(w_command_vram_rdata[4]),
    .I1(w_command_vram_rdata[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4878_s6.INIT=8'hCA;
  LUT3 n4878_s7 (
    .F(n4878_7),
    .I0(w_command_vram_rdata[20]),
    .I1(w_command_vram_rdata[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4878_s7.INIT=8'hCA;
  LUT3 n4879_s6 (
    .F(n4879_6),
    .I0(w_command_vram_rdata[3]),
    .I1(w_command_vram_rdata[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4879_s6.INIT=8'hCA;
  LUT3 n4879_s7 (
    .F(n4879_7),
    .I0(w_command_vram_rdata[19]),
    .I1(w_command_vram_rdata[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4879_s7.INIT=8'hCA;
  LUT3 n4880_s6 (
    .F(n4880_6),
    .I0(w_command_vram_rdata[2]),
    .I1(w_command_vram_rdata[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4880_s6.INIT=8'hCA;
  LUT3 n4880_s7 (
    .F(n4880_7),
    .I0(w_command_vram_rdata[18]),
    .I1(w_command_vram_rdata[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4880_s7.INIT=8'hCA;
  LUT3 n4881_s6 (
    .F(n4881_6),
    .I0(w_command_vram_rdata[1]),
    .I1(w_command_vram_rdata[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4881_s6.INIT=8'hCA;
  LUT3 n4881_s7 (
    .F(n4881_7),
    .I0(w_command_vram_rdata[17]),
    .I1(w_command_vram_rdata[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4881_s7.INIT=8'hCA;
  LUT3 n4882_s6 (
    .F(n4882_6),
    .I0(w_command_vram_rdata[0]),
    .I1(w_command_vram_rdata[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4882_s6.INIT=8'hCA;
  LUT3 n4882_s7 (
    .F(n4882_7),
    .I0(w_command_vram_rdata[16]),
    .I1(w_command_vram_rdata[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4882_s7.INIT=8'hCA;
  LUT2 w_cache2_hit_s0 (
    .F(w_cache2_hit),
    .I0(n55_3),
    .I1(ff_cache2_data_en) 
);
defparam w_cache2_hit_s0.INIT=4'h4;
  LUT3 n5184_s2 (
    .F(n5184_5),
    .I0(ff_cache_vram_address[17]),
    .I1(w_command_vram_address[17]),
    .I2(n5388_7) 
);
defparam n5184_s2.INIT=8'hCA;
  LUT3 n5185_s1 (
    .F(n5185_4),
    .I0(ff_cache_vram_address[16]),
    .I1(w_command_vram_address[16]),
    .I2(n5388_7) 
);
defparam n5185_s1.INIT=8'hCA;
  LUT3 n5186_s1 (
    .F(n5186_4),
    .I0(ff_cache_vram_address[15]),
    .I1(w_command_vram_address[15]),
    .I2(n5388_7) 
);
defparam n5186_s1.INIT=8'hCA;
  LUT3 n5187_s1 (
    .F(n5187_4),
    .I0(ff_cache_vram_address[14]),
    .I1(w_command_vram_address[14]),
    .I2(n5388_7) 
);
defparam n5187_s1.INIT=8'hCA;
  LUT3 n5188_s1 (
    .F(n5188_4),
    .I0(ff_cache_vram_address[13]),
    .I1(w_command_vram_address[13]),
    .I2(n5388_7) 
);
defparam n5188_s1.INIT=8'hCA;
  LUT3 n5189_s1 (
    .F(n5189_4),
    .I0(ff_cache_vram_address[12]),
    .I1(w_command_vram_address[12]),
    .I2(n5388_7) 
);
defparam n5189_s1.INIT=8'hCA;
  LUT3 n5190_s1 (
    .F(n5190_4),
    .I0(ff_cache_vram_address[11]),
    .I1(w_command_vram_address[11]),
    .I2(n5388_7) 
);
defparam n5190_s1.INIT=8'hCA;
  LUT3 n5191_s1 (
    .F(n5191_4),
    .I0(ff_cache_vram_address[10]),
    .I1(w_command_vram_address[10]),
    .I2(n5388_7) 
);
defparam n5191_s1.INIT=8'hCA;
  LUT3 n5192_s1 (
    .F(n5192_4),
    .I0(ff_cache_vram_address[9]),
    .I1(w_command_vram_address[9]),
    .I2(n5388_7) 
);
defparam n5192_s1.INIT=8'hCA;
  LUT3 n5193_s1 (
    .F(n5193_4),
    .I0(ff_cache_vram_address[8]),
    .I1(w_command_vram_address[8]),
    .I2(n5388_7) 
);
defparam n5193_s1.INIT=8'hCA;
  LUT3 n5194_s1 (
    .F(n5194_4),
    .I0(ff_cache_vram_address[7]),
    .I1(w_command_vram_address[7]),
    .I2(n5388_7) 
);
defparam n5194_s1.INIT=8'hCA;
  LUT3 n5195_s1 (
    .F(n5195_4),
    .I0(ff_cache_vram_address[6]),
    .I1(w_command_vram_address[6]),
    .I2(n5388_7) 
);
defparam n5195_s1.INIT=8'hCA;
  LUT3 n5196_s1 (
    .F(n5196_4),
    .I0(ff_cache_vram_address[5]),
    .I1(w_command_vram_address[5]),
    .I2(n5388_7) 
);
defparam n5196_s1.INIT=8'hCA;
  LUT3 n5197_s1 (
    .F(n5197_4),
    .I0(ff_cache_vram_address[4]),
    .I1(w_command_vram_address[4]),
    .I2(n5388_7) 
);
defparam n5197_s1.INIT=8'hCA;
  LUT3 n5198_s1 (
    .F(n5198_4),
    .I0(ff_cache_vram_address[3]),
    .I1(w_command_vram_address[3]),
    .I2(n5388_7) 
);
defparam n5198_s1.INIT=8'hCA;
  LUT3 n5199_s1 (
    .F(n5199_4),
    .I0(ff_cache_vram_address[2]),
    .I1(w_command_vram_address[2]),
    .I2(n5388_7) 
);
defparam n5199_s1.INIT=8'hCA;
  LUT3 n5260_s2 (
    .F(n5260_5),
    .I0(ff_cache_vram_wdata[7]),
    .I1(w_command_vram_rdata[31]),
    .I2(n5388_7) 
);
defparam n5260_s2.INIT=8'hCA;
  LUT3 n5261_s1 (
    .F(n5261_4),
    .I0(ff_cache_vram_wdata[6]),
    .I1(w_command_vram_rdata[30]),
    .I2(n5388_7) 
);
defparam n5261_s1.INIT=8'hCA;
  LUT3 n5262_s1 (
    .F(n5262_4),
    .I0(ff_cache_vram_wdata[5]),
    .I1(w_command_vram_rdata[29]),
    .I2(n5388_7) 
);
defparam n5262_s1.INIT=8'hCA;
  LUT3 n5263_s1 (
    .F(n5263_4),
    .I0(ff_cache_vram_wdata[4]),
    .I1(w_command_vram_rdata[28]),
    .I2(n5388_7) 
);
defparam n5263_s1.INIT=8'hCA;
  LUT3 n5264_s1 (
    .F(n5264_4),
    .I0(ff_cache_vram_wdata[3]),
    .I1(w_command_vram_rdata[27]),
    .I2(n5388_7) 
);
defparam n5264_s1.INIT=8'hCA;
  LUT3 n5265_s1 (
    .F(n5265_4),
    .I0(ff_cache_vram_wdata[2]),
    .I1(w_command_vram_rdata[26]),
    .I2(n5388_7) 
);
defparam n5265_s1.INIT=8'hCA;
  LUT3 n5266_s1 (
    .F(n5266_4),
    .I0(ff_cache_vram_wdata[1]),
    .I1(w_command_vram_rdata[25]),
    .I2(n5388_7) 
);
defparam n5266_s1.INIT=8'hCA;
  LUT3 n5267_s1 (
    .F(n5267_4),
    .I0(ff_cache_vram_wdata[0]),
    .I1(w_command_vram_rdata[24]),
    .I2(n5388_7) 
);
defparam n5267_s1.INIT=8'hCA;
  LUT3 n5268_s2 (
    .F(n5268_5),
    .I0(w_command_vram_rdata[23]),
    .I1(ff_cache_vram_wdata[7]),
    .I2(n5388_7) 
);
defparam n5268_s2.INIT=8'hAC;
  LUT3 n5269_s1 (
    .F(n5269_4),
    .I0(w_command_vram_rdata[22]),
    .I1(ff_cache_vram_wdata[6]),
    .I2(n5388_7) 
);
defparam n5269_s1.INIT=8'hAC;
  LUT3 n5270_s1 (
    .F(n5270_4),
    .I0(w_command_vram_rdata[21]),
    .I1(ff_cache_vram_wdata[5]),
    .I2(n5388_7) 
);
defparam n5270_s1.INIT=8'hAC;
  LUT3 n5271_s1 (
    .F(n5271_4),
    .I0(w_command_vram_rdata[20]),
    .I1(ff_cache_vram_wdata[4]),
    .I2(n5388_7) 
);
defparam n5271_s1.INIT=8'hAC;
  LUT3 n5272_s1 (
    .F(n5272_4),
    .I0(w_command_vram_rdata[19]),
    .I1(ff_cache_vram_wdata[3]),
    .I2(n5388_7) 
);
defparam n5272_s1.INIT=8'hAC;
  LUT3 n5273_s1 (
    .F(n5273_4),
    .I0(w_command_vram_rdata[18]),
    .I1(ff_cache_vram_wdata[2]),
    .I2(n5388_7) 
);
defparam n5273_s1.INIT=8'hAC;
  LUT3 n5274_s1 (
    .F(n5274_4),
    .I0(w_command_vram_rdata[17]),
    .I1(ff_cache_vram_wdata[1]),
    .I2(n5388_7) 
);
defparam n5274_s1.INIT=8'hAC;
  LUT3 n5275_s1 (
    .F(n5275_4),
    .I0(w_command_vram_rdata[16]),
    .I1(ff_cache_vram_wdata[0]),
    .I2(n5388_7) 
);
defparam n5275_s1.INIT=8'hAC;
  LUT3 n5276_s2 (
    .F(n5276_5),
    .I0(w_command_vram_rdata[15]),
    .I1(ff_cache_vram_wdata[7]),
    .I2(n5388_7) 
);
defparam n5276_s2.INIT=8'hAC;
  LUT3 n5277_s1 (
    .F(n5277_4),
    .I0(w_command_vram_rdata[14]),
    .I1(ff_cache_vram_wdata[6]),
    .I2(n5388_7) 
);
defparam n5277_s1.INIT=8'hAC;
  LUT3 n5278_s1 (
    .F(n5278_4),
    .I0(w_command_vram_rdata[13]),
    .I1(ff_cache_vram_wdata[5]),
    .I2(n5388_7) 
);
defparam n5278_s1.INIT=8'hAC;
  LUT3 n5279_s1 (
    .F(n5279_4),
    .I0(w_command_vram_rdata[12]),
    .I1(ff_cache_vram_wdata[4]),
    .I2(n5388_7) 
);
defparam n5279_s1.INIT=8'hAC;
  LUT3 n5280_s1 (
    .F(n5280_4),
    .I0(w_command_vram_rdata[11]),
    .I1(ff_cache_vram_wdata[3]),
    .I2(n5388_7) 
);
defparam n5280_s1.INIT=8'hAC;
  LUT3 n5281_s1 (
    .F(n5281_4),
    .I0(w_command_vram_rdata[10]),
    .I1(ff_cache_vram_wdata[2]),
    .I2(n5388_7) 
);
defparam n5281_s1.INIT=8'hAC;
  LUT3 n5282_s1 (
    .F(n5282_4),
    .I0(w_command_vram_rdata[9]),
    .I1(ff_cache_vram_wdata[1]),
    .I2(n5388_7) 
);
defparam n5282_s1.INIT=8'hAC;
  LUT3 n5283_s1 (
    .F(n5283_4),
    .I0(w_command_vram_rdata[8]),
    .I1(ff_cache_vram_wdata[0]),
    .I2(n5388_7) 
);
defparam n5283_s1.INIT=8'hAC;
  LUT3 n5284_s2 (
    .F(n5284_5),
    .I0(w_command_vram_rdata[7]),
    .I1(ff_cache_vram_wdata[7]),
    .I2(n5388_7) 
);
defparam n5284_s2.INIT=8'hAC;
  LUT3 n5285_s1 (
    .F(n5285_4),
    .I0(w_command_vram_rdata[6]),
    .I1(ff_cache_vram_wdata[6]),
    .I2(n5388_7) 
);
defparam n5285_s1.INIT=8'hAC;
  LUT3 n5286_s1 (
    .F(n5286_4),
    .I0(w_command_vram_rdata[5]),
    .I1(ff_cache_vram_wdata[5]),
    .I2(n5388_7) 
);
defparam n5286_s1.INIT=8'hAC;
  LUT3 n5287_s1 (
    .F(n5287_4),
    .I0(w_command_vram_rdata[4]),
    .I1(ff_cache_vram_wdata[4]),
    .I2(n5388_7) 
);
defparam n5287_s1.INIT=8'hAC;
  LUT3 n5288_s1 (
    .F(n5288_4),
    .I0(w_command_vram_rdata[3]),
    .I1(ff_cache_vram_wdata[3]),
    .I2(n5388_7) 
);
defparam n5288_s1.INIT=8'hAC;
  LUT3 n5289_s1 (
    .F(n5289_4),
    .I0(w_command_vram_rdata[2]),
    .I1(ff_cache_vram_wdata[2]),
    .I2(n5388_7) 
);
defparam n5289_s1.INIT=8'hAC;
  LUT3 n5290_s1 (
    .F(n5290_4),
    .I0(w_command_vram_rdata[1]),
    .I1(ff_cache_vram_wdata[1]),
    .I2(n5388_7) 
);
defparam n5290_s1.INIT=8'hAC;
  LUT3 n5291_s1 (
    .F(n5291_4),
    .I0(w_command_vram_rdata[0]),
    .I1(ff_cache_vram_wdata[0]),
    .I2(n5388_7) 
);
defparam n5291_s1.INIT=8'hAC;
  LUT4 n5965_s6 (
    .F(n5965_9),
    .I0(n5965_10),
    .I1(n5965_11),
    .I2(n85_9),
    .I3(n5965_12) 
);
defparam n5965_s6.INIT=16'hF011;
  LUT4 n5966_s6 (
    .F(n5966_9),
    .I0(n5966_10),
    .I1(n5966_11),
    .I2(n86_9),
    .I3(n5965_12) 
);
defparam n5966_s6.INIT=16'hF011;
  LUT4 n5967_s6 (
    .F(n5967_9),
    .I0(n5967_10),
    .I1(n5967_11),
    .I2(n87_9),
    .I3(n5965_12) 
);
defparam n5967_s6.INIT=16'hF011;
  LUT4 n5968_s6 (
    .F(n5968_9),
    .I0(n5968_10),
    .I1(n5968_11),
    .I2(n88_9),
    .I3(n5965_12) 
);
defparam n5968_s6.INIT=16'hF011;
  LUT4 n5969_s6 (
    .F(n5969_9),
    .I0(n5969_10),
    .I1(n5969_11),
    .I2(n89_9),
    .I3(n5965_12) 
);
defparam n5969_s6.INIT=16'hF011;
  LUT4 n5970_s6 (
    .F(n5970_9),
    .I0(n5970_10),
    .I1(n5970_25),
    .I2(n90_9),
    .I3(n5970_23) 
);
defparam n5970_s6.INIT=16'h11F0;
  LUT4 n5971_s6 (
    .F(n5971_9),
    .I0(n5971_10),
    .I1(n5971_11),
    .I2(n91_9),
    .I3(n5965_12) 
);
defparam n5971_s6.INIT=16'hF011;
  LUT4 n5972_s6 (
    .F(n5972_9),
    .I0(n5972_10),
    .I1(n5972_11),
    .I2(n92_9),
    .I3(n5965_12) 
);
defparam n5972_s6.INIT=16'hF011;
  LUT4 n5973_s6 (
    .F(n5973_9),
    .I0(n5973_10),
    .I1(n5973_11),
    .I2(n93_9),
    .I3(n5965_12) 
);
defparam n5973_s6.INIT=16'hF011;
  LUT4 n5974_s6 (
    .F(n5974_9),
    .I0(n5974_10),
    .I1(n5974_11),
    .I2(n94_9),
    .I3(n5965_12) 
);
defparam n5974_s6.INIT=16'hF011;
  LUT4 n5975_s6 (
    .F(n5975_9),
    .I0(n5975_10),
    .I1(n5975_11),
    .I2(n95_9),
    .I3(n5965_12) 
);
defparam n5975_s6.INIT=16'hF011;
  LUT4 n5976_s6 (
    .F(n5976_9),
    .I0(n5976_10),
    .I1(n5976_11),
    .I2(n96_9),
    .I3(n5965_12) 
);
defparam n5976_s6.INIT=16'hF011;
  LUT4 n5977_s6 (
    .F(n5977_9),
    .I0(n5977_10),
    .I1(n5977_11),
    .I2(n97_9),
    .I3(n5965_12) 
);
defparam n5977_s6.INIT=16'hF011;
  LUT4 n5978_s6 (
    .F(n5978_9),
    .I0(n5978_10),
    .I1(n5978_18),
    .I2(n98_9),
    .I3(n5970_23) 
);
defparam n5978_s6.INIT=16'h11F0;
  LUT4 n5979_s6 (
    .F(n5979_9),
    .I0(n5979_10),
    .I1(n5979_11),
    .I2(n99_9),
    .I3(n5965_12) 
);
defparam n5979_s6.INIT=16'hF011;
  LUT4 n5980_s6 (
    .F(n5980_9),
    .I0(n5980_10),
    .I1(n5980_18),
    .I2(n100_9),
    .I3(n5970_23) 
);
defparam n5980_s6.INIT=16'h11F0;
  LUT4 n5981_s1 (
    .F(n5981_4),
    .I0(n5981_5),
    .I1(n5981_6),
    .I2(n101_9),
    .I3(n5981_25) 
);
defparam n5981_s1.INIT=16'h11F0;
  LUT4 n5982_s1 (
    .F(n5982_4),
    .I0(n5982_5),
    .I1(n102_9),
    .I2(n5982_6),
    .I3(n5965_12) 
);
defparam n5982_s1.INIT=16'h0C05;
  LUT4 n5983_s1 (
    .F(n5983_4),
    .I0(n5983_5),
    .I1(n5983_6),
    .I2(n103_9),
    .I3(n5965_12) 
);
defparam n5983_s1.INIT=16'hF011;
  LUT4 n5984_s1 (
    .F(n5984_4),
    .I0(n5981_25),
    .I1(n104_9),
    .I2(n5984_5),
    .I3(n5984_6) 
);
defparam n5984_s1.INIT=16'h000E;
  LUT4 n5985_s1 (
    .F(n5985_4),
    .I0(n5981_25),
    .I1(n105_9),
    .I2(n5985_5),
    .I3(n5985_6) 
);
defparam n5985_s1.INIT=16'h000E;
  LUT4 n5986_s1 (
    .F(n5986_4),
    .I0(n5981_25),
    .I1(n106_9),
    .I2(n5986_5),
    .I3(n5986_6) 
);
defparam n5986_s1.INIT=16'h000E;
  LUT4 n5987_s1 (
    .F(n5987_4),
    .I0(n5987_5),
    .I1(n107_9),
    .I2(n5987_6),
    .I3(n5965_12) 
);
defparam n5987_s1.INIT=16'h0C05;
  LUT4 n5988_s1 (
    .F(n5988_4),
    .I0(n5988_5),
    .I1(n5988_6),
    .I2(n5988_7),
    .I3(n5988_30) 
);
defparam n5988_s1.INIT=16'h0007;
  LUT4 n5989_s1 (
    .F(n5989_4),
    .I0(n5989_5),
    .I1(n5989_6),
    .I2(n5965_12),
    .I3(n5989_28) 
);
defparam n5989_s1.INIT=16'h00F1;
  LUT4 n5990_s1 (
    .F(n5990_4),
    .I0(n5981_25),
    .I1(n110_9),
    .I2(n5990_5),
    .I3(n5990_6) 
);
defparam n5990_s1.INIT=16'h000E;
  LUT4 n5991_s1 (
    .F(n5991_4),
    .I0(n5991_5),
    .I1(n5991_6),
    .I2(n5991_7),
    .I3(n5991_30) 
);
defparam n5991_s1.INIT=16'h0007;
  LUT4 n5992_s1 (
    .F(n5992_4),
    .I0(n5992_5),
    .I1(n5992_6),
    .I2(n112_9),
    .I3(n5981_25) 
);
defparam n5992_s1.INIT=16'hEEF0;
  LUT4 n5993_s1 (
    .F(n5993_4),
    .I0(n5981_25),
    .I1(n113_9),
    .I2(n5993_5),
    .I3(n5993_6) 
);
defparam n5993_s1.INIT=16'h000E;
  LUT4 n5994_s1 (
    .F(n5994_4),
    .I0(n5994_5),
    .I1(n5994_6),
    .I2(n114_9),
    .I3(n5981_25) 
);
defparam n5994_s1.INIT=16'h11F0;
  LUT4 n5995_s1 (
    .F(n5995_4),
    .I0(n5995_5),
    .I1(n5995_6),
    .I2(n115_9),
    .I3(n5965_12) 
);
defparam n5995_s1.INIT=16'hF011;
  LUT4 n5996_s1 (
    .F(n5996_4),
    .I0(n5996_5),
    .I1(n5996_6),
    .I2(n116_9),
    .I3(n5965_12) 
);
defparam n5996_s1.INIT=16'hF011;
  LUT4 n5997_s1 (
    .F(n5997_4),
    .I0(n5981_25),
    .I1(n117_9),
    .I2(n5997_5),
    .I3(n5997_6) 
);
defparam n5997_s1.INIT=16'h000E;
  LUT4 n5998_s1 (
    .F(n5998_4),
    .I0(n5981_25),
    .I1(n118_9),
    .I2(n5998_5),
    .I3(n5998_6) 
);
defparam n5998_s1.INIT=16'h000E;
  LUT4 n5999_s1 (
    .F(n5999_4),
    .I0(n5999_5),
    .I1(n119_9),
    .I2(n5999_6),
    .I3(n5965_12) 
);
defparam n5999_s1.INIT=16'h0C05;
  LUT4 n6000_s1 (
    .F(n6000_4),
    .I0(n5981_25),
    .I1(n120_9),
    .I2(n6000_5),
    .I3(n6000_6) 
);
defparam n6000_s1.INIT=16'h000E;
  LUT4 n6001_s1 (
    .F(n6001_4),
    .I0(n5981_25),
    .I1(n121_9),
    .I2(n6001_5),
    .I3(n6001_6) 
);
defparam n6001_s1.INIT=16'h000E;
  LUT4 n6002_s1 (
    .F(n6002_4),
    .I0(n6002_5),
    .I1(n6002_6),
    .I2(n122_9),
    .I3(n5965_12) 
);
defparam n6002_s1.INIT=16'hF011;
  LUT4 n6003_s1 (
    .F(n6003_4),
    .I0(n6003_5),
    .I1(n6003_6),
    .I2(n123_9),
    .I3(n5981_25) 
);
defparam n6003_s1.INIT=16'h11F0;
  LUT4 n6004_s1 (
    .F(n6004_4),
    .I0(n6004_5),
    .I1(n6004_6),
    .I2(n124_9),
    .I3(n5981_25) 
);
defparam n6004_s1.INIT=16'h11F0;
  LUT4 n6005_s1 (
    .F(n6005_4),
    .I0(n6005_5),
    .I1(n6005_6),
    .I2(n6005_7),
    .I3(n6005_30) 
);
defparam n6005_s1.INIT=16'h0007;
  LUT4 n6006_s1 (
    .F(n6006_4),
    .I0(n6006_5),
    .I1(n6006_6),
    .I2(n126_9),
    .I3(n5965_12) 
);
defparam n6006_s1.INIT=16'hF011;
  LUT4 n6007_s1 (
    .F(n6007_4),
    .I0(n5981_25),
    .I1(n127_9),
    .I2(n6007_5),
    .I3(n6007_6) 
);
defparam n6007_s1.INIT=16'h000E;
  LUT4 n6008_s1 (
    .F(n6008_4),
    .I0(n6008_5),
    .I1(n6008_6),
    .I2(n128_9),
    .I3(n5965_12) 
);
defparam n6008_s1.INIT=16'hF011;
  LUT4 n6009_s1 (
    .F(n6009_4),
    .I0(n6009_5),
    .I1(n6009_6),
    .I2(n129_9),
    .I3(n5981_25) 
);
defparam n6009_s1.INIT=16'hEEF0;
  LUT4 n6010_s1 (
    .F(n6010_4),
    .I0(n5981_25),
    .I1(n130_9),
    .I2(n6010_5),
    .I3(n6010_6) 
);
defparam n6010_s1.INIT=16'h000E;
  LUT4 n6011_s1 (
    .F(n6011_4),
    .I0(n6011_5),
    .I1(n6011_6),
    .I2(n131_9),
    .I3(n5981_25) 
);
defparam n6011_s1.INIT=16'h11F0;
  LUT3 n6012_s1 (
    .F(n6012_4),
    .I0(n6012_5),
    .I1(n132_9),
    .I2(n5981_25) 
);
defparam n6012_s1.INIT=8'hAC;
  LUT4 ff_cache0_already_read_s4 (
    .F(ff_cache0_already_read_8),
    .I0(ff_cache0_already_read_19),
    .I1(ff_cache0_already_read_10),
    .I2(ff_cache0_already_read_15),
    .I3(ff_cache0_already_read_17) 
);
defparam ff_cache0_already_read_s4.INIT=16'hF800;
  LUT4 ff_cache1_already_read_s4 (
    .F(ff_cache1_already_read_8),
    .I0(ff_cache1_already_read_9),
    .I1(ff_cache1_already_read_10),
    .I2(n5388_7),
    .I3(ff_cache1_already_read_11) 
);
defparam ff_cache1_already_read_s4.INIT=16'hF800;
  LUT3 ff_cache2_already_read_s4 (
    .F(ff_cache2_already_read_8),
    .I0(ff_cache2_already_read_9),
    .I1(ff_cache2_already_read_18),
    .I2(ff_cache2_already_read_16) 
);
defparam ff_cache2_already_read_s4.INIT=8'hE0;
  LUT2 ff_cache3_already_read_s5 (
    .F(ff_cache3_already_read_9),
    .I0(ff_cache0_already_read_17),
    .I1(ff_cache3_already_read_10) 
);
defparam ff_cache3_already_read_s5.INIT=4'h8;
  LUT4 ff_flush_state_2_s3 (
    .F(ff_flush_state_1_7),
    .I0(ff_flush_state_2_9),
    .I1(n5965_12),
    .I2(w_command_vram_valid),
    .I3(ff_flush_state_2_10) 
);
defparam ff_flush_state_2_s3.INIT=16'h01FF;
  LUT4 n6822_s3 (
    .F(n6823_7),
    .I0(n6822_11),
    .I1(n6822_25),
    .I2(n6822_23),
    .I3(ff_start) 
);
defparam n6822_s3.INIT=16'hFF40;
  LUT4 ff_vram_wdata_31_s4 (
    .F(ff_vram_wdata_31_7),
    .I0(ff_vram_wdata_31_8),
    .I1(ff_vram_wdata_31_13),
    .I2(w_command_vram_valid),
    .I3(ff_flush_state_2_10) 
);
defparam ff_vram_wdata_31_s4.INIT=16'h0B00;
  LUT4 ff_cache0_address_16_s5 (
    .F(ff_cache0_address_16_10),
    .I0(ff_cache0_address_16_11),
    .I1(ff_cache0_address_16_12),
    .I2(ff_cache0_already_read_15),
    .I3(ff_cache0_already_read_17) 
);
defparam ff_cache0_address_16_s5.INIT=16'hF400;
  LUT4 ff_cache0_data_31_s5 (
    .F(ff_cache0_data_31_10),
    .I0(ff_cache0_data_31_15),
    .I1(ff_cache0_data_31_12),
    .I2(ff_cache0_data_31_17),
    .I3(ff_cache0_already_read_17) 
);
defparam ff_cache0_data_31_s5.INIT=16'hF800;
  LUT4 ff_cache0_data_23_s5 (
    .F(ff_cache0_data_23_10),
    .I0(ff_cache0_data_31_12),
    .I1(ff_cache0_data_23_14),
    .I2(ff_cache0_data_23_16),
    .I3(ff_cache0_already_read_17) 
);
defparam ff_cache0_data_23_s5.INIT=16'hF800;
  LUT4 ff_cache0_data_15_s5 (
    .F(ff_cache0_data_15_10),
    .I0(ff_cache0_data_31_12),
    .I1(ff_cache0_data_15_14),
    .I2(ff_cache0_data_15_16),
    .I3(ff_cache0_already_read_17) 
);
defparam ff_cache0_data_15_s5.INIT=16'hF800;
  LUT4 ff_cache0_data_7_s5 (
    .F(ff_cache0_data_7_10),
    .I0(ff_cache0_data_31_12),
    .I1(ff_cache0_data_7_14),
    .I2(ff_cache0_data_7_16),
    .I3(ff_cache0_already_read_17) 
);
defparam ff_cache0_data_7_s5.INIT=16'hF800;
  LUT3 ff_cache1_address_17_s5 (
    .F(ff_cache1_address_17_10),
    .I0(ff_cache1_address_17_11),
    .I1(n5388_7),
    .I2(ff_cache1_already_read_11) 
);
defparam ff_cache1_address_17_s5.INIT=8'hD0;
  LUT4 ff_cache1_data_31_s5 (
    .F(ff_cache1_data_31_10),
    .I0(ff_cache1_data_31_17),
    .I1(ff_cache0_data_31_15),
    .I2(ff_cache1_data_31_15),
    .I3(ff_cache1_data_31_13) 
);
defparam ff_cache1_data_31_s5.INIT=16'hF400;
  LUT4 ff_cache1_data_23_s5 (
    .F(ff_cache1_data_23_10),
    .I0(ff_cache1_data_31_17),
    .I1(ff_cache0_data_23_14),
    .I2(ff_cache1_data_23_13),
    .I3(ff_cache1_data_31_13) 
);
defparam ff_cache1_data_23_s5.INIT=16'hF400;
  LUT4 ff_cache1_data_15_s5 (
    .F(ff_cache1_data_15_10),
    .I0(ff_cache1_data_31_17),
    .I1(ff_cache0_data_15_14),
    .I2(ff_cache1_data_15_13),
    .I3(ff_cache1_data_31_13) 
);
defparam ff_cache1_data_15_s5.INIT=16'hF400;
  LUT4 ff_cache1_data_7_s5 (
    .F(ff_cache1_data_7_10),
    .I0(ff_cache1_data_31_17),
    .I1(ff_cache0_data_7_14),
    .I2(ff_cache1_data_7_13),
    .I3(ff_cache1_data_31_13) 
);
defparam ff_cache1_data_7_s5.INIT=16'hF400;
  LUT4 ff_cache2_address_17_s5 (
    .F(ff_cache2_address_17_10),
    .I0(ff_cache2_address_17_11),
    .I1(n5388_7),
    .I2(ff_cache2_address_17_16),
    .I3(ff_cache0_already_read_17) 
);
defparam ff_cache2_address_17_s5.INIT=16'h0D00;
  LUT2 ff_cache2_data_31_s5 (
    .F(ff_cache2_data_31_10),
    .I0(ff_cache2_data_31_11),
    .I1(ff_cache2_already_read_16) 
);
defparam ff_cache2_data_31_s5.INIT=4'h4;
  LUT2 ff_cache2_data_23_s5 (
    .F(ff_cache2_data_23_10),
    .I0(ff_cache2_data_23_11),
    .I1(ff_cache2_already_read_16) 
);
defparam ff_cache2_data_23_s5.INIT=4'h4;
  LUT2 ff_cache2_data_15_s5 (
    .F(ff_cache2_data_15_10),
    .I0(ff_cache2_data_15_11),
    .I1(ff_cache2_already_read_16) 
);
defparam ff_cache2_data_15_s5.INIT=4'h4;
  LUT2 ff_cache2_data_7_s5 (
    .F(ff_cache2_data_7_10),
    .I0(ff_cache2_data_7_11),
    .I1(ff_cache2_already_read_16) 
);
defparam ff_cache2_data_7_s5.INIT=4'h4;
  LUT2 ff_cache3_address_17_s5 (
    .F(ff_cache3_address_17_10),
    .I0(ff_cache3_address_17_11),
    .I1(ff_cache3_address_17_12) 
);
defparam ff_cache3_address_17_s5.INIT=4'h8;
  LUT4 ff_cache3_data_31_s5 (
    .F(ff_cache3_data_31_10),
    .I0(ff_cache3_data_31_11),
    .I1(ff_cache0_data_31_15),
    .I2(ff_cache3_data_31_16),
    .I3(ff_cache3_data_31_18) 
);
defparam ff_cache3_data_31_s5.INIT=16'hF400;
  LUT4 ff_cache3_data_23_s5 (
    .F(ff_cache3_data_23_10),
    .I0(ff_cache3_data_31_11),
    .I1(ff_cache0_data_23_14),
    .I2(ff_cache3_data_23_13),
    .I3(ff_cache3_data_31_18) 
);
defparam ff_cache3_data_23_s5.INIT=16'hF400;
  LUT4 ff_cache3_data_15_s5 (
    .F(ff_cache3_data_15_10),
    .I0(ff_cache3_data_31_11),
    .I1(ff_cache0_data_15_14),
    .I2(ff_cache3_data_15_13),
    .I3(ff_cache3_data_31_18) 
);
defparam ff_cache3_data_15_s5.INIT=16'hF400;
  LUT4 ff_cache3_data_7_s5 (
    .F(ff_cache3_data_7_10),
    .I0(ff_cache3_data_31_11),
    .I1(ff_cache0_data_7_14),
    .I2(ff_cache3_data_7_13),
    .I3(ff_cache3_data_31_18) 
);
defparam ff_cache3_data_7_s5.INIT=16'hF400;
  LUT4 ff_cache0_data_en_s3 (
    .F(ff_cache0_data_en_8),
    .I0(ff_cache0_data_en_9),
    .I1(ff_flush_state_2_9),
    .I2(ff_cache0_data_en_10),
    .I3(ff_start) 
);
defparam ff_cache0_data_en_s3.INIT=16'hFFB0;
  LUT4 ff_cache1_data_en_s3 (
    .F(ff_cache1_data_en_8),
    .I0(ff_cache1_data_en_9),
    .I1(n6822_23),
    .I2(ff_cache1_data_en_10),
    .I3(ff_start) 
);
defparam ff_cache1_data_en_s3.INIT=16'hFF40;
  LUT4 ff_cache2_data_en_s3 (
    .F(ff_cache2_data_en_8),
    .I0(ff_cache2_data_en_9),
    .I1(ff_flush_state_2_9),
    .I2(ff_cache2_data_en_10),
    .I3(ff_start) 
);
defparam ff_cache2_data_en_s3.INIT=16'hFFB0;
  LUT4 ff_cache3_data_en_s3 (
    .F(ff_cache3_data_en_8),
    .I0(ff_cache3_already_read_10),
    .I1(ff_flush_state_2_9),
    .I2(ff_cache3_data_en_9),
    .I3(ff_start) 
);
defparam ff_cache3_data_en_s3.INIT=16'hFFB0;
  LUT4 ff_busy_s3 (
    .F(ff_busy_8),
    .I0(w_command_vram_valid),
    .I1(ff_busy_9),
    .I2(ff_vram_wdata_31_13),
    .I3(ff_flush_state_2_10) 
);
defparam ff_busy_s3.INIT=16'h10FF;
  LUT4 ff_cache0_data_mask_2_s6 (
    .F(ff_cache0_data_mask_2_11),
    .I0(ff_cache0_address_16_11),
    .I1(ff_cache0_data_mask_2_12),
    .I2(ff_cache0_data_mask_2_17),
    .I3(ff_cache0_data_mask_2_14) 
);
defparam ff_cache0_data_mask_2_s6.INIT=16'h4F00;
  LUT4 ff_cache0_data_mask_1_s5 (
    .F(ff_cache0_data_mask_1_10),
    .I0(ff_cache0_address_16_11),
    .I1(ff_cache0_data_mask_1_11),
    .I2(ff_cache0_data_mask_2_17),
    .I3(ff_cache0_data_mask_2_14) 
);
defparam ff_cache0_data_mask_1_s5.INIT=16'h4F00;
  LUT4 ff_cache0_data_mask_0_s5 (
    .F(ff_cache0_data_mask_0_10),
    .I0(ff_cache0_address_16_11),
    .I1(ff_cache0_data_mask_0_11),
    .I2(ff_cache0_data_mask_2_17),
    .I3(ff_cache0_data_mask_2_14) 
);
defparam ff_cache0_data_mask_0_s5.INIT=16'h4F00;
  LUT2 ff_cache3_data_mask_3_s6 (
    .F(ff_cache3_data_mask_3_11),
    .I0(ff_cache3_data_mask_3_17),
    .I1(ff_cache3_data_mask_3_13) 
);
defparam ff_cache3_data_mask_3_s6.INIT=4'h4;
  LUT2 ff_cache3_data_mask_2_s5 (
    .F(ff_cache3_data_mask_2_10),
    .I0(ff_cache3_data_mask_3_17),
    .I1(ff_cache3_data_mask_2_11) 
);
defparam ff_cache3_data_mask_2_s5.INIT=4'h4;
  LUT2 ff_cache3_data_mask_1_s5 (
    .F(ff_cache3_data_mask_1_10),
    .I0(ff_cache3_data_mask_3_17),
    .I1(ff_cache3_data_mask_1_11) 
);
defparam ff_cache3_data_mask_1_s5.INIT=4'h4;
  LUT2 ff_cache3_data_mask_0_s5 (
    .F(ff_cache3_data_mask_0_10),
    .I0(ff_cache3_data_mask_3_17),
    .I1(ff_cache3_data_mask_0_11) 
);
defparam ff_cache3_data_mask_0_s5.INIT=4'h4;
  LUT4 ff_cache0_data_mask_3_s5 (
    .F(ff_cache0_data_mask_3_10),
    .I0(ff_cache0_address_16_11),
    .I1(ff_cache0_data_mask_3_11),
    .I2(ff_cache0_data_mask_2_17),
    .I3(ff_cache0_data_mask_2_14) 
);
defparam ff_cache0_data_mask_3_s5.INIT=16'h4F00;
  LUT4 ff_vram_valid_s4 (
    .F(ff_vram_valid_7),
    .I0(ff_vram_valid_8_34),
    .I1(ff_vram_valid_9),
    .I2(ff_cache_flush_start),
    .I3(ff_start) 
);
defparam ff_vram_valid_s4.INIT=16'hFF0E;
  LUT4 ff_cache1_data_mask_3_s7 (
    .F(ff_cache1_data_mask_3_12),
    .I0(ff_cache1_data_mask_3_13),
    .I1(n1387_4),
    .I2(ff_cache1_data_mask_3_23),
    .I3(ff_cache1_data_mask_3_15) 
);
defparam ff_cache1_data_mask_3_s7.INIT=16'h8F00;
  LUT4 ff_cache1_data_mask_2_s6 (
    .F(ff_cache1_data_mask_2_11),
    .I0(ff_cache1_data_mask_2_12),
    .I1(n1387_4),
    .I2(ff_cache1_data_mask_3_23),
    .I3(ff_cache1_data_mask_3_15) 
);
defparam ff_cache1_data_mask_2_s6.INIT=16'h8F00;
  LUT4 ff_cache1_data_mask_1_s6 (
    .F(ff_cache1_data_mask_1_11),
    .I0(ff_cache1_data_mask_1_12),
    .I1(n1387_4),
    .I2(ff_cache1_data_mask_3_23),
    .I3(ff_cache1_data_mask_3_15) 
);
defparam ff_cache1_data_mask_1_s6.INIT=16'h8F00;
  LUT4 ff_cache1_data_mask_0_s6 (
    .F(ff_cache1_data_mask_0_11),
    .I0(ff_cache1_data_mask_0_12),
    .I1(n1387_4),
    .I2(ff_cache1_data_mask_3_23),
    .I3(ff_cache1_data_mask_3_15) 
);
defparam ff_cache1_data_mask_0_s6.INIT=16'h8F00;
  LUT2 ff_cache2_data_mask_3_s7 (
    .F(ff_cache2_data_mask_3_12),
    .I0(ff_cache2_data_mask_3_13),
    .I1(ff_cache2_data_mask_3_14) 
);
defparam ff_cache2_data_mask_3_s7.INIT=4'h4;
  LUT2 ff_cache2_data_mask_2_s6 (
    .F(ff_cache2_data_mask_2_11),
    .I0(ff_cache2_data_mask_2_12),
    .I1(ff_cache2_data_mask_3_14) 
);
defparam ff_cache2_data_mask_2_s6.INIT=4'h4;
  LUT2 ff_cache2_data_mask_1_s6 (
    .F(ff_cache2_data_mask_1_11),
    .I0(ff_cache2_data_mask_1_12),
    .I1(ff_cache2_data_mask_3_14) 
);
defparam ff_cache2_data_mask_1_s6.INIT=4'h4;
  LUT2 ff_cache2_data_mask_0_s6 (
    .F(ff_cache2_data_mask_0_11),
    .I0(ff_cache2_data_mask_0_12),
    .I1(ff_cache2_data_mask_3_14) 
);
defparam ff_cache2_data_mask_0_s6.INIT=4'h4;
  LUT4 n6535_s3 (
    .F(n6535_8),
    .I0(ff_cache_flush_start),
    .I1(n6535_9),
    .I2(n6535_10),
    .I3(ff_start) 
);
defparam n6535_s3.INIT=16'h00FE;
  LUT3 n6533_s5 (
    .F(n6533_10),
    .I0(n6533_11),
    .I1(ff_cache_flush_start),
    .I2(ff_start) 
);
defparam n6533_s5.INIT=8'h0E;
  LUT4 n6826_s4 (
    .F(n6826_9),
    .I0(w_cache_vram_rdata_en),
    .I1(n5388_7),
    .I2(ff_cache_flush_start),
    .I3(ff_start) 
);
defparam n6826_s4.INIT=16'h00F1;
  LUT3 n6824_s6 (
    .F(n6824_11),
    .I0(ff_start),
    .I1(w_command_vram_valid),
    .I2(n6824_12) 
);
defparam n6824_s6.INIT=8'h01;
  LUT4 n6823_s3 (
    .F(n6823_9),
    .I0(n6823_13),
    .I1(ff_priority[0]),
    .I2(ff_start),
    .I3(n6823_15) 
);
defparam n6823_s3.INIT=16'h0A03;
  LUT4 n6822_s4 (
    .F(n6822_10),
    .I0(n6822_14),
    .I1(n6822_15),
    .I2(ff_start),
    .I3(n6823_15) 
);
defparam n6822_s4.INIT=16'h0C0A;
  LUT4 w_cache_flush_end_s (
    .F(w_cache_flush_end),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_valid),
    .I3(ff_flush_state[0]) 
);
defparam w_cache_flush_end_s.INIT=16'h0100;
  LUT3 n5388_s2 (
    .F(n5388_7),
    .I0(ff_busy),
    .I1(w_command_vram_valid),
    .I2(ff_cache_vram_valid) 
);
defparam n5388_s2.INIT=8'hEF;
  LUT4 n5748_s4 (
    .F(n5748_9),
    .I0(ff_cache1_data_mask_0_12),
    .I1(w_cache2_hit),
    .I2(n5388_7),
    .I3(n5748_12) 
);
defparam n5748_s4.INIT=16'hF1FF;
  LUT3 n5114_s7 (
    .F(n5114_8),
    .I0(n479_9),
    .I1(n4875_9),
    .I2(n5388_7) 
);
defparam n5114_s7.INIT=8'hCA;
  LUT3 n5115_s5 (
    .F(n5115_7),
    .I0(n480_9),
    .I1(n4876_9),
    .I2(n5388_7) 
);
defparam n5115_s5.INIT=8'hCA;
  LUT3 n5116_s5 (
    .F(n5116_7),
    .I0(n481_9),
    .I1(n4877_9),
    .I2(n5388_7) 
);
defparam n5116_s5.INIT=8'hCA;
  LUT3 n5117_s5 (
    .F(n5117_7),
    .I0(n482_9),
    .I1(n4878_9),
    .I2(n5388_7) 
);
defparam n5117_s5.INIT=8'hCA;
  LUT3 n5118_s5 (
    .F(n5118_7),
    .I0(n483_9),
    .I1(n4879_9),
    .I2(n5388_7) 
);
defparam n5118_s5.INIT=8'hCA;
  LUT3 n5119_s5 (
    .F(n5119_7),
    .I0(n484_9),
    .I1(n4880_9),
    .I2(n5388_7) 
);
defparam n5119_s5.INIT=8'hCA;
  LUT3 n5120_s5 (
    .F(n5120_7),
    .I0(n485_9),
    .I1(n4881_9),
    .I2(n5388_7) 
);
defparam n5120_s5.INIT=8'hCA;
  LUT3 n5121_s6 (
    .F(n5121_7),
    .I0(n486_9),
    .I1(n4882_9),
    .I2(n5388_7) 
);
defparam n5121_s6.INIT=8'hCA;
  LUT2 n1387_s1 (
    .F(n1387_4),
    .I0(n37_3),
    .I1(ff_cache1_data_en) 
);
defparam n1387_s1.INIT=4'h4;
  LUT4 n5965_s7 (
    .F(n5965_10),
    .I0(n85_9),
    .I1(ff_cache_vram_address[17]),
    .I2(n5965_27),
    .I3(ff_flush_state_2_9) 
);
defparam n5965_s7.INIT=16'h3500;
  LUT4 n5965_s8 (
    .F(n5965_11),
    .I0(ff_flush_state_2_9),
    .I1(w_command_vram_address[17]),
    .I2(n5965_31),
    .I3(n5965_15) 
);
defparam n5965_s8.INIT=16'hF100;
  LUT2 n5965_s9 (
    .F(n5965_12),
    .I0(ff_busy),
    .I1(w_command_vram_write) 
);
defparam n5965_s9.INIT=4'h8;
  LUT4 n5966_s7 (
    .F(n5966_10),
    .I0(n5966_12),
    .I1(w_command_vram_address[16]),
    .I2(n5966_13),
    .I3(n5966_14) 
);
defparam n5966_s7.INIT=16'h0B00;
  LUT4 n5966_s8 (
    .F(n5966_11),
    .I0(n86_9),
    .I1(ff_cache_vram_address[16]),
    .I2(n5965_27),
    .I3(ff_flush_state_2_9) 
);
defparam n5966_s8.INIT=16'h3500;
  LUT4 n5967_s7 (
    .F(n5967_10),
    .I0(n87_9),
    .I1(ff_cache_vram_address[15]),
    .I2(n5965_27),
    .I3(ff_flush_state_2_9) 
);
defparam n5967_s7.INIT=16'h3500;
  LUT3 n5967_s8 (
    .F(n5967_11),
    .I0(n5967_12),
    .I1(n5967_13),
    .I2(n5967_14) 
);
defparam n5967_s8.INIT=8'h40;
  LUT4 n5968_s7 (
    .F(n5968_10),
    .I0(n88_9),
    .I1(ff_cache_vram_address[14]),
    .I2(n5965_27),
    .I3(ff_flush_state_2_9) 
);
defparam n5968_s7.INIT=16'h3500;
  LUT3 n5968_s8 (
    .F(n5968_11),
    .I0(n5965_31),
    .I1(w_command_vram_address[14]),
    .I2(n5968_12) 
);
defparam n5968_s8.INIT=8'hB0;
  LUT4 n5969_s7 (
    .F(n5969_10),
    .I0(n89_9),
    .I1(ff_cache_vram_address[13]),
    .I2(n5965_27),
    .I3(ff_flush_state_2_9) 
);
defparam n5969_s7.INIT=16'h3500;
  LUT4 n5969_s8 (
    .F(n5969_11),
    .I0(n5966_12),
    .I1(w_command_vram_address[13]),
    .I2(n5969_12),
    .I3(n5969_13) 
);
defparam n5969_s8.INIT=16'h0B00;
  LUT4 n5970_s7 (
    .F(n5970_10),
    .I0(n5970_13),
    .I1(n5970_14),
    .I2(n5970_15),
    .I3(n5970_16) 
);
defparam n5970_s7.INIT=16'h0100;
  LUT4 n5971_s7 (
    .F(n5971_10),
    .I0(n91_9),
    .I1(ff_cache_vram_address[11]),
    .I2(n5965_27),
    .I3(ff_flush_state_2_9) 
);
defparam n5971_s7.INIT=16'h3500;
  LUT4 n5971_s8 (
    .F(n5971_11),
    .I0(n5966_12),
    .I1(w_command_vram_address[11]),
    .I2(n5971_12),
    .I3(n5971_13) 
);
defparam n5971_s8.INIT=16'h0B00;
  LUT4 n5972_s7 (
    .F(n5972_10),
    .I0(n92_9),
    .I1(ff_cache_vram_address[10]),
    .I2(n5965_27),
    .I3(ff_flush_state_2_9) 
);
defparam n5972_s7.INIT=16'h3500;
  LUT3 n5972_s8 (
    .F(n5972_11),
    .I0(n5965_31),
    .I1(w_command_vram_address[10]),
    .I2(n5972_12) 
);
defparam n5972_s8.INIT=8'hB0;
  LUT4 n5973_s7 (
    .F(n5973_10),
    .I0(n93_9),
    .I1(ff_cache_vram_address[9]),
    .I2(n5965_27),
    .I3(ff_flush_state_2_9) 
);
defparam n5973_s7.INIT=16'h3500;
  LUT3 n5973_s8 (
    .F(n5973_11),
    .I0(n5965_31),
    .I1(w_command_vram_address[9]),
    .I2(n5973_12) 
);
defparam n5973_s8.INIT=8'hB0;
  LUT4 n5974_s7 (
    .F(n5974_10),
    .I0(n94_9),
    .I1(ff_cache_vram_address[8]),
    .I2(n5965_27),
    .I3(ff_flush_state_2_9) 
);
defparam n5974_s7.INIT=16'h3500;
  LUT4 n5974_s8 (
    .F(n5974_11),
    .I0(n5965_31),
    .I1(w_command_vram_address[8]),
    .I2(n5974_12),
    .I3(n5974_13) 
);
defparam n5974_s8.INIT=16'hB000;
  LUT4 n5975_s7 (
    .F(n5975_10),
    .I0(n95_9),
    .I1(ff_cache_vram_address[7]),
    .I2(n5965_27),
    .I3(ff_flush_state_2_9) 
);
defparam n5975_s7.INIT=16'h3500;
  LUT3 n5975_s8 (
    .F(n5975_11),
    .I0(n5975_12),
    .I1(n5975_13),
    .I2(n5975_14) 
);
defparam n5975_s8.INIT=8'h40;
  LUT4 n5976_s7 (
    .F(n5976_10),
    .I0(n96_9),
    .I1(ff_cache_vram_address[6]),
    .I2(n5965_27),
    .I3(ff_flush_state_2_9) 
);
defparam n5976_s7.INIT=16'h3500;
  LUT4 n5976_s8 (
    .F(n5976_11),
    .I0(n5965_31),
    .I1(w_command_vram_address[6]),
    .I2(n5976_12),
    .I3(n5976_13) 
);
defparam n5976_s8.INIT=16'hB000;
  LUT4 n5977_s7 (
    .F(n5977_10),
    .I0(n97_9),
    .I1(ff_cache_vram_address[5]),
    .I2(n5965_27),
    .I3(ff_flush_state_2_9) 
);
defparam n5977_s7.INIT=16'h3500;
  LUT3 n5977_s8 (
    .F(n5977_11),
    .I0(n5965_31),
    .I1(w_command_vram_address[5]),
    .I2(n5977_12) 
);
defparam n5977_s8.INIT=8'hB0;
  LUT4 n5978_s7 (
    .F(n5978_10),
    .I0(n5978_12),
    .I1(n5978_13),
    .I2(n5978_14),
    .I3(n5978_15) 
);
defparam n5978_s7.INIT=16'h0100;
  LUT4 n5979_s7 (
    .F(n5979_10),
    .I0(n99_9),
    .I1(ff_cache_vram_address[3]),
    .I2(n5965_27),
    .I3(ff_flush_state_2_9) 
);
defparam n5979_s7.INIT=16'h3500;
  LUT3 n5979_s8 (
    .F(n5979_11),
    .I0(n5979_12),
    .I1(n5979_13),
    .I2(n5979_14) 
);
defparam n5979_s8.INIT=8'h40;
  LUT4 n5980_s7 (
    .F(n5980_10),
    .I0(n5980_12),
    .I1(n5980_13),
    .I2(n5980_14),
    .I3(n5980_15) 
);
defparam n5980_s7.INIT=16'h0100;
  LUT4 n5981_s2 (
    .F(n5981_5),
    .I0(n5981_8),
    .I1(n5981_9),
    .I2(ff_priority[1]),
    .I3(n5981_27) 
);
defparam n5981_s2.INIT=16'hCA00;
  LUT4 n5981_s3 (
    .F(n5981_6),
    .I0(n5981_29),
    .I1(n6535_9),
    .I2(n5981_12),
    .I3(n5981_13) 
);
defparam n5981_s3.INIT=16'h7000;
  LUT4 n5982_s2 (
    .F(n5982_5),
    .I0(n5982_7),
    .I1(n6308_8),
    .I2(n5982_8),
    .I3(n5982_9) 
);
defparam n5982_s2.INIT=16'h7000;
  LUT4 n5982_s3 (
    .F(n5982_6),
    .I0(n5982_10),
    .I1(n102_9),
    .I2(ff_cache_vram_write),
    .I3(ff_vram_wdata_31_13) 
);
defparam n5982_s3.INIT=16'h3A00;
  LUT4 n5983_s2 (
    .F(n5983_5),
    .I0(n5983_26),
    .I1(n6535_9),
    .I2(n5983_8),
    .I3(n5983_9) 
);
defparam n5983_s2.INIT=16'h7000;
  LUT3 n5983_s3 (
    .F(n5983_6),
    .I0(n5983_10),
    .I1(n5983_11),
    .I2(n5983_12) 
);
defparam n5983_s3.INIT=8'h10;
  LUT3 n5984_s2 (
    .F(n5984_5),
    .I0(n5984_7),
    .I1(n5984_8),
    .I2(n5984_22) 
);
defparam n5984_s2.INIT=8'hE0;
  LUT4 n5984_s3 (
    .F(n5984_6),
    .I0(n5984_26),
    .I1(n6535_10),
    .I2(n5984_11),
    .I3(n5984_12) 
);
defparam n5984_s3.INIT=16'h7000;
  LUT4 n5985_s2 (
    .F(n5985_5),
    .I0(n5985_7),
    .I1(n5985_8),
    .I2(ff_priority[1]),
    .I3(n5984_22) 
);
defparam n5985_s2.INIT=16'hCA00;
  LUT3 n5985_s3 (
    .F(n5985_6),
    .I0(n5985_9),
    .I1(n5985_10),
    .I2(n5985_24) 
);
defparam n5985_s3.INIT=8'h80;
  LUT4 n5986_s2 (
    .F(n5986_5),
    .I0(n5986_7),
    .I1(n5986_8),
    .I2(ff_priority[0]),
    .I3(n5984_22) 
);
defparam n5986_s2.INIT=16'hCA00;
  LUT4 n5986_s3 (
    .F(n5986_6),
    .I0(n5986_23),
    .I1(n6535_10),
    .I2(n5986_10),
    .I3(n5986_11) 
);
defparam n5986_s3.INIT=16'h7000;
  LUT4 n5987_s2 (
    .F(n5987_5),
    .I0(n5987_7),
    .I1(n6535_9),
    .I2(n5987_8),
    .I3(n5987_9) 
);
defparam n5987_s2.INIT=16'h7000;
  LUT4 n5987_s3 (
    .F(n5987_6),
    .I0(n5987_10),
    .I1(n107_9),
    .I2(ff_cache_vram_write),
    .I3(ff_vram_wdata_31_13) 
);
defparam n5987_s3.INIT=16'h3A00;
  LUT4 n5988_s2 (
    .F(n5988_5),
    .I0(n5988_22),
    .I1(n6308_8),
    .I2(n5988_26),
    .I3(n6535_9) 
);
defparam n5988_s2.INIT=16'h0777;
  LUT4 n5988_s3 (
    .F(n5988_6),
    .I0(n5988_18),
    .I1(n6533_11),
    .I2(n5988_20),
    .I3(n5988_24) 
);
defparam n5988_s3.INIT=16'h0700;
  LUT3 n5988_s4 (
    .F(n5988_7),
    .I0(n5988_14),
    .I1(n5988_15),
    .I2(n5984_22) 
);
defparam n5988_s4.INIT=8'hE0;
  LUT4 n5989_s2 (
    .F(n5989_5),
    .I0(n5989_24),
    .I1(n6535_9),
    .I2(n5989_9),
    .I3(n5989_10) 
);
defparam n5989_s2.INIT=16'h7000;
  LUT3 n5989_s3 (
    .F(n5989_6),
    .I0(n5989_11),
    .I1(n5981_27),
    .I2(n5989_12) 
);
defparam n5989_s3.INIT=8'h04;
  LUT4 n5990_s2 (
    .F(n5990_5),
    .I0(n5990_7),
    .I1(n5990_8),
    .I2(ff_priority[0]),
    .I3(n5984_22) 
);
defparam n5990_s2.INIT=16'hCA00;
  LUT4 n5990_s3 (
    .F(n5990_6),
    .I0(n5990_21),
    .I1(n6535_9),
    .I2(n5990_10),
    .I3(n5990_11) 
);
defparam n5990_s3.INIT=16'h7000;
  LUT4 n5991_s2 (
    .F(n5991_5),
    .I0(n5991_18),
    .I1(n6533_11),
    .I2(n5991_26),
    .I3(n6535_9) 
);
defparam n5991_s2.INIT=16'h0777;
  LUT4 n5991_s3 (
    .F(n5991_6),
    .I0(n5991_22),
    .I1(n6308_8),
    .I2(n5991_20),
    .I3(n5991_24) 
);
defparam n5991_s3.INIT=16'h0700;
  LUT3 n5991_s4 (
    .F(n5991_7),
    .I0(n5991_14),
    .I1(n5991_15),
    .I2(n5984_22) 
);
defparam n5991_s4.INIT=8'h70;
  LUT4 n5992_s2 (
    .F(n5992_5),
    .I0(n5992_19),
    .I1(n5992_8),
    .I2(n5992_9),
    .I3(ff_flush_state_2_9) 
);
defparam n5992_s2.INIT=16'h00BF;
  LUT4 n5992_s3 (
    .F(n5992_6),
    .I0(n5992_10),
    .I1(n5992_11),
    .I2(ff_priority[0]),
    .I3(n5981_27) 
);
defparam n5992_s3.INIT=16'hC500;
  LUT3 n5993_s2 (
    .F(n5993_5),
    .I0(n5993_7),
    .I1(n5993_8),
    .I2(n5984_22) 
);
defparam n5993_s2.INIT=8'hE0;
  LUT4 n5993_s3 (
    .F(n5993_6),
    .I0(n5993_21),
    .I1(n6535_9),
    .I2(n5993_10),
    .I3(n5993_11) 
);
defparam n5993_s3.INIT=16'h7000;
  LUT3 n5994_s2 (
    .F(n5994_5),
    .I0(n5994_7),
    .I1(n5994_8),
    .I2(n5981_27) 
);
defparam n5994_s2.INIT=8'h70;
  LUT4 n5994_s3 (
    .F(n5994_6),
    .I0(n5994_23),
    .I1(n6535_9),
    .I2(n5994_10),
    .I3(n5994_11) 
);
defparam n5994_s3.INIT=16'h7000;
  LUT4 n5995_s2 (
    .F(n5995_5),
    .I0(n5995_7),
    .I1(n115_9),
    .I2(ff_cache_vram_write),
    .I3(ff_flush_state_2_9) 
);
defparam n5995_s2.INIT=16'h3500;
  LUT4 n5995_s3 (
    .F(n5995_6),
    .I0(n5995_8),
    .I1(n6535_10),
    .I2(n5995_9),
    .I3(n5995_10) 
);
defparam n5995_s3.INIT=16'h7000;
  LUT4 n5996_s2 (
    .F(n5996_5),
    .I0(n5996_18),
    .I1(n6533_11),
    .I2(n5996_8),
    .I3(n5996_9) 
);
defparam n5996_s2.INIT=16'h7000;
  LUT4 n5996_s3 (
    .F(n5996_6),
    .I0(n5996_10),
    .I1(ff_cache_vram_write),
    .I2(n5996_11),
    .I3(n5996_12) 
);
defparam n5996_s3.INIT=16'hFE00;
  LUT3 n5997_s2 (
    .F(n5997_5),
    .I0(n5997_7),
    .I1(n5997_8),
    .I2(n5984_22) 
);
defparam n5997_s2.INIT=8'hE0;
  LUT4 n5997_s3 (
    .F(n5997_6),
    .I0(n5997_17),
    .I1(n6533_11),
    .I2(n5997_10),
    .I3(n5997_11) 
);
defparam n5997_s3.INIT=16'h7000;
  LUT3 n5998_s2 (
    .F(n5998_5),
    .I0(n5998_7),
    .I1(n5998_8),
    .I2(n5984_22) 
);
defparam n5998_s2.INIT=8'h70;
  LUT4 n5998_s3 (
    .F(n5998_6),
    .I0(n5998_17),
    .I1(n6533_11),
    .I2(n5998_10),
    .I3(n5998_11) 
);
defparam n5998_s3.INIT=16'h7000;
  LUT4 n5999_s2 (
    .F(n5999_5),
    .I0(n5999_17),
    .I1(n6535_9),
    .I2(n5999_8),
    .I3(n5999_9) 
);
defparam n5999_s2.INIT=16'h7000;
  LUT4 n5999_s3 (
    .F(n5999_6),
    .I0(n5999_10),
    .I1(n119_9),
    .I2(ff_cache_vram_write),
    .I3(ff_vram_wdata_31_13) 
);
defparam n5999_s3.INIT=16'h3A00;
  LUT3 n6000_s2 (
    .F(n6000_5),
    .I0(n6000_7),
    .I1(n6000_8),
    .I2(n5984_22) 
);
defparam n6000_s2.INIT=8'hE0;
  LUT4 n6000_s3 (
    .F(n6000_6),
    .I0(n6000_23),
    .I1(n6535_10),
    .I2(n6000_10),
    .I3(n6000_11) 
);
defparam n6000_s3.INIT=16'h7000;
  LUT3 n6001_s2 (
    .F(n6001_5),
    .I0(n6001_7),
    .I1(n6001_8),
    .I2(n5984_22) 
);
defparam n6001_s2.INIT=8'hE0;
  LUT3 n6001_s3 (
    .F(n6001_6),
    .I0(n6001_9),
    .I1(n6001_10),
    .I2(n6001_24) 
);
defparam n6001_s3.INIT=8'h80;
  LUT3 n6002_s2 (
    .F(n6002_5),
    .I0(n6002_7),
    .I1(n6002_8),
    .I2(n6002_9) 
);
defparam n6002_s2.INIT=8'h10;
  LUT4 n6002_s3 (
    .F(n6002_6),
    .I0(n6002_28),
    .I1(n6535_10),
    .I2(n6002_11),
    .I3(n6002_12) 
);
defparam n6002_s3.INIT=16'h7000;
  LUT3 n6003_s2 (
    .F(n6003_5),
    .I0(n6003_7),
    .I1(n5981_27),
    .I2(n6003_8) 
);
defparam n6003_s2.INIT=8'h04;
  LUT4 n6003_s3 (
    .F(n6003_6),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[9]),
    .I2(n6003_9),
    .I3(n6003_10) 
);
defparam n6003_s3.INIT=16'hF100;
  LUT3 n6004_s2 (
    .F(n6004_5),
    .I0(n6004_7),
    .I1(n6004_8),
    .I2(n5981_27) 
);
defparam n6004_s2.INIT=8'h10;
  LUT4 n6004_s3 (
    .F(n6004_6),
    .I0(n6004_21),
    .I1(n6308_8),
    .I2(n6004_10),
    .I3(n6004_11) 
);
defparam n6004_s3.INIT=16'h7000;
  LUT4 n6005_s2 (
    .F(n6005_5),
    .I0(n6005_18),
    .I1(n6533_11),
    .I2(n6005_26),
    .I3(n6535_9) 
);
defparam n6005_s2.INIT=16'h0777;
  LUT4 n6005_s3 (
    .F(n6005_6),
    .I0(n6005_28),
    .I1(n6535_10),
    .I2(n6005_20),
    .I3(n6005_24) 
);
defparam n6005_s3.INIT=16'h0700;
  LUT3 n6005_s4 (
    .F(n6005_7),
    .I0(n6005_14),
    .I1(n6005_15),
    .I2(n5984_22) 
);
defparam n6005_s4.INIT=8'hE0;
  LUT4 n6006_s2 (
    .F(n6006_5),
    .I0(n6006_24),
    .I1(n6535_9),
    .I2(n6006_8),
    .I3(n6006_9) 
);
defparam n6006_s2.INIT=16'h7000;
  LUT3 n6006_s3 (
    .F(n6006_6),
    .I0(n6006_10),
    .I1(n6006_11),
    .I2(n6006_12) 
);
defparam n6006_s3.INIT=8'h10;
  LUT3 n6007_s2 (
    .F(n6007_5),
    .I0(n6007_7),
    .I1(n6007_8),
    .I2(n6007_9) 
);
defparam n6007_s2.INIT=8'h80;
  LUT3 n6007_s3 (
    .F(n6007_6),
    .I0(n6007_10),
    .I1(n6007_11),
    .I2(n5984_22) 
);
defparam n6007_s3.INIT=8'hE0;
  LUT3 n6008_s2 (
    .F(n6008_5),
    .I0(n6008_7),
    .I1(n6008_8),
    .I2(n6008_9) 
);
defparam n6008_s2.INIT=8'h10;
  LUT4 n6008_s3 (
    .F(n6008_6),
    .I0(n6008_22),
    .I1(n6308_8),
    .I2(n6008_11),
    .I3(n6008_12) 
);
defparam n6008_s3.INIT=16'h7000;
  LUT4 n6009_s2 (
    .F(n6009_5),
    .I0(n6009_19),
    .I1(n6009_8),
    .I2(n6009_9),
    .I3(ff_flush_state_2_9) 
);
defparam n6009_s2.INIT=16'h00BF;
  LUT4 n6009_s3 (
    .F(n6009_6),
    .I0(n6009_10),
    .I1(n6009_11),
    .I2(ff_priority[0]),
    .I3(n5981_27) 
);
defparam n6009_s3.INIT=16'h3A00;
  LUT4 n6010_s2 (
    .F(n6010_5),
    .I0(n6010_7),
    .I1(n6010_8),
    .I2(ff_priority[1]),
    .I3(n5984_22) 
);
defparam n6010_s2.INIT=16'hCA00;
  LUT4 n6010_s3 (
    .F(n6010_6),
    .I0(n6010_21),
    .I1(n6535_9),
    .I2(n6010_10),
    .I3(n6010_11) 
);
defparam n6010_s3.INIT=16'h7000;
  LUT3 n6011_s2 (
    .F(n6011_5),
    .I0(n6011_7),
    .I1(n6011_8),
    .I2(n5981_27) 
);
defparam n6011_s2.INIT=8'h70;
  LUT4 n6011_s3 (
    .F(n6011_6),
    .I0(n6011_21),
    .I1(n6308_8),
    .I2(n6011_10),
    .I3(n6011_11) 
);
defparam n6011_s3.INIT=16'h7000;
  LUT4 n6012_s2 (
    .F(n6012_5),
    .I0(n6012_6),
    .I1(n6308_8),
    .I2(n6012_7),
    .I3(n6012_8) 
);
defparam n6012_s2.INIT=16'h008F;
  LUT4 n6013_s7 (
    .F(n6013_10),
    .I0(n6013_12),
    .I1(ff_cache0_data_mask[3]),
    .I2(n6013_13),
    .I3(n6013_14) 
);
defparam n6013_s7.INIT=16'h008F;
  LUT3 n6013_s8 (
    .F(n6013_11),
    .I0(n6013_15),
    .I1(n6013_16),
    .I2(n5981_25) 
);
defparam n6013_s8.INIT=8'h0E;
  LUT4 n6014_s7 (
    .F(n6014_10),
    .I0(n5965_31),
    .I1(w_command_vram_wdata_mask[2]),
    .I2(n6014_12),
    .I3(n6014_13) 
);
defparam n6014_s7.INIT=16'h004F;
  LUT3 n6014_s8 (
    .F(n6014_11),
    .I0(n6014_14),
    .I1(n6014_15),
    .I2(n5981_25) 
);
defparam n6014_s8.INIT=8'h0E;
  LUT4 n6015_s7 (
    .F(n6015_10),
    .I0(n6015_12),
    .I1(n6015_13),
    .I2(n6015_14),
    .I3(n6015_24) 
);
defparam n6015_s7.INIT=16'h7077;
  LUT3 n6015_s8 (
    .F(n6015_11),
    .I0(n6015_16),
    .I1(n6015_17),
    .I2(n5981_25) 
);
defparam n6015_s8.INIT=8'h0E;
  LUT4 n6016_s7 (
    .F(n6016_10),
    .I0(n5965_31),
    .I1(w_command_vram_wdata_mask[0]),
    .I2(n6016_12),
    .I3(n6016_13) 
);
defparam n6016_s7.INIT=16'h004F;
  LUT3 n6016_s8 (
    .F(n6016_11),
    .I0(n6016_14),
    .I1(n6016_15),
    .I2(n5981_25) 
);
defparam n6016_s8.INIT=8'h0E;
  LUT3 ff_cache0_already_read_s6 (
    .F(ff_cache0_already_read_10),
    .I0(ff_cache0_data_en),
    .I1(n5388_7),
    .I2(ff_cache_vram_write) 
);
defparam ff_cache0_already_read_s6.INIT=8'h10;
  LUT4 ff_cache1_already_read_s5 (
    .F(ff_cache1_already_read_9),
    .I0(n73_3),
    .I1(ff_cache3_data_en),
    .I2(n55_3),
    .I3(ff_cache2_data_en) 
);
defparam ff_cache1_already_read_s5.INIT=16'hB0BB;
  LUT4 ff_cache1_already_read_s6 (
    .F(ff_cache1_already_read_10),
    .I0(ff_cache1_data_en),
    .I1(ff_cache0_data_en),
    .I2(ff_cache_vram_write),
    .I3(n19_3) 
);
defparam ff_cache1_already_read_s6.INIT=16'h4000;
  LUT4 ff_cache1_already_read_s7 (
    .F(ff_cache1_already_read_11),
    .I0(w_command_vram_rdata_en),
    .I1(ff_cache1_already_read_12),
    .I2(n5388_7),
    .I3(ff_cache0_already_read_17) 
);
defparam ff_cache1_already_read_s7.INIT=16'h8F00;
  LUT4 ff_cache2_already_read_s5 (
    .F(ff_cache2_already_read_9),
    .I0(ff_cache2_data_en),
    .I1(n5388_7),
    .I2(n5753_9),
    .I3(ff_cache2_already_read_12) 
);
defparam ff_cache2_already_read_s5.INIT=16'h0100;
  LUT4 ff_cache3_already_read_s6 (
    .F(ff_cache3_already_read_10),
    .I0(ff_cache3_already_read_15),
    .I1(ff_cache3_already_read_17),
    .I2(ff_cache3_already_read_19),
    .I3(n5388_7) 
);
defparam ff_cache3_already_read_s6.INIT=16'h0C0A;
  LUT2 ff_cache_vram_rdata_en_s5 (
    .F(ff_cache_vram_rdata_en_8),
    .I0(ff_cache_vram_rdata_en_10),
    .I1(n6823_15) 
);
defparam ff_cache_vram_rdata_en_s5.INIT=4'h4;
  LUT2 ff_cache_vram_rdata_en_s6 (
    .F(ff_cache_vram_rdata_en_9),
    .I0(n6822_23),
    .I1(n6821_11) 
);
defparam ff_cache_vram_rdata_en_s6.INIT=4'h8;
  LUT3 ff_flush_state_2_s4 (
    .F(ff_flush_state_2_9),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]) 
);
defparam ff_flush_state_2_s4.INIT=8'h01;
  LUT2 ff_flush_state_2_s5 (
    .F(ff_flush_state_2_10),
    .I0(ff_start),
    .I1(ff_cache_flush_start) 
);
defparam ff_flush_state_2_s5.INIT=4'h1;
  LUT4 n6822_s5 (
    .F(n6822_11),
    .I0(n6822_16),
    .I1(ff_cache_vram_write),
    .I2(n6822_17),
    .I3(ff_cache_vram_rdata_en_20) 
);
defparam n6822_s5.INIT=16'h001F;
  LUT4 ff_vram_wdata_31_s5 (
    .F(ff_vram_wdata_31_8),
    .I0(w_cache_vram_rdata_en),
    .I1(n5388_7),
    .I2(ff_vram_wdata_31_10),
    .I3(ff_vram_wdata_31_11) 
);
defparam ff_vram_wdata_31_s5.INIT=16'h0100;
  LUT4 ff_cache0_address_16_s6 (
    .F(ff_cache0_address_16_11),
    .I0(ff_cache0_address_16_13),
    .I1(ff_vram_wdata_31_11),
    .I2(ff_cache0_already_read_13),
    .I3(ff_cache_vram_write) 
);
defparam ff_cache0_address_16_s6.INIT=16'h007F;
  LUT4 ff_cache0_address_16_s7 (
    .F(ff_cache0_address_16_12),
    .I0(ff_cache0_address_16_16),
    .I1(ff_cache_vram_write),
    .I2(n5388_7),
    .I3(ff_vram_wdata_31_11) 
);
defparam ff_cache0_address_16_s7.INIT=16'h0700;
  LUT4 ff_cache0_data_31_s7 (
    .F(ff_cache0_data_31_12),
    .I0(ff_cache0_address_16_16),
    .I1(ff_cache0_already_read_19),
    .I2(n5735_9),
    .I3(ff_cache_vram_write) 
);
defparam ff_cache0_data_31_s7.INIT=16'hF400;
  LUT4 ff_cache1_address_17_s6 (
    .F(ff_cache1_address_17_11),
    .I0(ff_cache1_address_17_12),
    .I1(ff_vram_wdata_31_11),
    .I2(ff_cache_vram_write),
    .I3(ff_cache1_address_17_13) 
);
defparam ff_cache1_address_17_s6.INIT=16'h00BF;
  LUT4 ff_cache1_data_31_s8 (
    .F(ff_cache1_data_31_13),
    .I0(n5735_9),
    .I1(ff_cache_vram_write),
    .I2(n5388_7),
    .I3(ff_cache0_already_read_17) 
);
defparam ff_cache1_data_31_s8.INIT=16'hF400;
  LUT4 ff_cache2_address_17_s6 (
    .F(ff_cache2_address_17_11),
    .I0(ff_vram_wdata_31_11),
    .I1(ff_cache2_address_17_13),
    .I2(ff_cache_vram_write),
    .I3(ff_cache2_address_17_14) 
);
defparam ff_cache2_address_17_s6.INIT=16'h007F;
  LUT4 ff_cache2_data_31_s6 (
    .F(ff_cache2_data_31_11),
    .I0(ff_cache2_data_31_14),
    .I1(ff_cache0_data_31_15),
    .I2(ff_cache2_data_mask[3]),
    .I3(ff_cache2_already_read_18) 
);
defparam ff_cache2_data_31_s6.INIT=16'h0BBB;
  LUT4 ff_cache2_data_23_s6 (
    .F(ff_cache2_data_23_11),
    .I0(ff_cache2_data_31_14),
    .I1(ff_cache0_data_23_14),
    .I2(ff_cache2_data_mask[2]),
    .I3(ff_cache2_already_read_18) 
);
defparam ff_cache2_data_23_s6.INIT=16'h0BBB;
  LUT4 ff_cache2_data_15_s6 (
    .F(ff_cache2_data_15_11),
    .I0(ff_cache2_data_31_14),
    .I1(ff_cache0_data_15_14),
    .I2(ff_cache2_data_mask[1]),
    .I3(ff_cache2_already_read_18) 
);
defparam ff_cache2_data_15_s6.INIT=16'h0BBB;
  LUT4 ff_cache2_data_7_s6 (
    .F(ff_cache2_data_7_11),
    .I0(ff_cache2_data_31_14),
    .I1(ff_cache0_data_7_14),
    .I2(ff_cache2_data_mask[0]),
    .I3(ff_cache2_already_read_18) 
);
defparam ff_cache2_data_7_s6.INIT=16'h0BBB;
  LUT4 ff_cache3_address_17_s6 (
    .F(ff_cache3_address_17_11),
    .I0(ff_cache3_address_17_13),
    .I1(ff_cache3_address_17_17),
    .I2(ff_cache3_already_read_17),
    .I3(n5388_7) 
);
defparam ff_cache3_address_17_s6.INIT=16'hE0EE;
  LUT4 ff_cache3_address_17_s7 (
    .F(ff_cache3_address_17_12),
    .I0(n5388_7),
    .I1(ff_cache3_address_17_13),
    .I2(ff_cache3_address_17_15),
    .I3(ff_cache0_already_read_17) 
);
defparam ff_cache3_address_17_s7.INIT=16'hFE00;
  LUT4 ff_cache3_data_31_s6 (
    .F(ff_cache3_data_31_11),
    .I0(ff_cache3_data_31_14),
    .I1(ff_cache3_data_en),
    .I2(ff_cache3_already_read_15),
    .I3(n5753_9) 
);
defparam ff_cache3_data_31_s6.INIT=16'h004F;
  LUT3 ff_vram_address_17_s11 (
    .F(ff_vram_address_17_15),
    .I0(n6822_17),
    .I1(w_cache_vram_rdata_en),
    .I2(ff_vram_wdata_31_13) 
);
defparam ff_vram_address_17_s11.INIT=8'hD0;
  LUT4 ff_cache0_data_en_s4 (
    .F(ff_cache0_data_en_9),
    .I0(w_command_vram_rdata_en),
    .I1(ff_cache0_already_read_13),
    .I2(n5388_7),
    .I3(ff_cache3_already_read_19) 
);
defparam ff_cache0_data_en_s4.INIT=16'h008F;
  LUT3 ff_cache0_data_en_s5 (
    .F(ff_cache0_data_en_10),
    .I0(n6822_25),
    .I1(n6533_11),
    .I2(n6822_23) 
);
defparam ff_cache0_data_en_s5.INIT=8'hE0;
  LUT3 ff_cache1_data_en_s4 (
    .F(ff_cache1_data_en_9),
    .I0(ff_cache1_data_en_11),
    .I1(ff_cache3_already_read_19),
    .I2(ff_flush_state[2]) 
);
defparam ff_cache1_data_en_s4.INIT=8'h0D;
  LUT2 ff_cache1_data_en_s5 (
    .F(ff_cache1_data_en_10),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]) 
);
defparam ff_cache1_data_en_s5.INIT=4'h1;
  LUT4 ff_cache2_data_en_s4 (
    .F(ff_cache2_data_en_9),
    .I0(n5388_7),
    .I1(ff_cache2_already_read_12),
    .I2(ff_cache2_already_read_18),
    .I3(ff_cache3_already_read_19) 
);
defparam ff_cache2_data_en_s4.INIT=16'h00F4;
  LUT3 ff_cache2_data_en_s5 (
    .F(ff_cache2_data_en_10),
    .I0(n6822_25),
    .I1(n6308_8),
    .I2(n6822_23) 
);
defparam ff_cache2_data_en_s5.INIT=8'hE0;
  LUT3 ff_cache3_data_en_s4 (
    .F(ff_cache3_data_en_9),
    .I0(n6822_25),
    .I1(n6535_9),
    .I2(n6822_23) 
);
defparam ff_cache3_data_en_s4.INIT=8'hE0;
  LUT3 ff_busy_s4 (
    .F(ff_busy_9),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_cache_vram_rdata_en_20),
    .I2(n6823_15) 
);
defparam ff_busy_s4.INIT=8'h01;
  LUT4 ff_cache0_data_mask_2_s7 (
    .F(ff_cache0_data_mask_2_12),
    .I0(n5735_9),
    .I1(ff_cache1_data_mask_2_12),
    .I2(ff_vram_wdata_31_11),
    .I3(n5388_7) 
);
defparam ff_cache0_data_mask_2_s7.INIT=16'h00F8;
  LUT3 ff_cache0_data_mask_2_s9 (
    .F(ff_cache0_data_mask_2_14),
    .I0(ff_start),
    .I1(ff_cache0_data_mask_2_15),
    .I2(ff_cache0_data_en_10) 
);
defparam ff_cache0_data_mask_2_s9.INIT=8'h10;
  LUT4 ff_cache0_data_mask_1_s6 (
    .F(ff_cache0_data_mask_1_11),
    .I0(n5735_9),
    .I1(ff_cache1_data_mask_1_12),
    .I2(ff_vram_wdata_31_11),
    .I3(n5388_7) 
);
defparam ff_cache0_data_mask_1_s6.INIT=16'h00F8;
  LUT4 ff_cache0_data_mask_0_s6 (
    .F(ff_cache0_data_mask_0_11),
    .I0(n5735_9),
    .I1(ff_cache1_data_mask_0_12),
    .I2(ff_vram_wdata_31_11),
    .I3(n5388_7) 
);
defparam ff_cache0_data_mask_0_s6.INIT=16'h00F8;
  LUT4 ff_cache3_data_mask_3_s8 (
    .F(ff_cache3_data_mask_3_13),
    .I0(ff_cache1_data_mask_3_13),
    .I1(n5753_9),
    .I2(ff_cache3_data_mask_3_14),
    .I3(ff_cache3_data_mask_3_19) 
);
defparam ff_cache3_data_mask_3_s8.INIT=16'h8F00;
  LUT4 ff_cache3_data_mask_2_s6 (
    .F(ff_cache3_data_mask_2_11),
    .I0(ff_cache1_data_mask_2_12),
    .I1(n5753_9),
    .I2(ff_cache3_data_mask_3_14),
    .I3(ff_cache3_data_mask_3_19) 
);
defparam ff_cache3_data_mask_2_s6.INIT=16'h8F00;
  LUT4 ff_cache3_data_mask_1_s6 (
    .F(ff_cache3_data_mask_1_11),
    .I0(ff_cache1_data_mask_1_12),
    .I1(n5753_9),
    .I2(ff_cache3_data_mask_3_14),
    .I3(ff_cache3_data_mask_3_19) 
);
defparam ff_cache3_data_mask_1_s6.INIT=16'h8F00;
  LUT4 ff_cache3_data_mask_0_s6 (
    .F(ff_cache3_data_mask_0_11),
    .I0(ff_cache1_data_mask_0_12),
    .I1(n5753_9),
    .I2(ff_cache3_data_mask_3_14),
    .I3(ff_cache3_data_mask_3_19) 
);
defparam ff_cache3_data_mask_0_s6.INIT=16'h8F00;
  LUT4 ff_cache0_data_mask_3_s6 (
    .F(ff_cache0_data_mask_3_11),
    .I0(n5735_9),
    .I1(ff_cache1_data_mask_3_13),
    .I2(ff_vram_wdata_31_11),
    .I3(n5388_7) 
);
defparam ff_cache0_data_mask_3_s6.INIT=16'h00F8;
  LUT4 ff_vram_valid_s5 (
    .F(ff_vram_valid_8_34),
    .I0(ff_cache_vram_rdata_en_10),
    .I1(ff_vram_wdata_31_13),
    .I2(w_command_vram_valid),
    .I3(ff_vram_address_17_15) 
);
defparam ff_vram_valid_s5.INIT=16'h000B;
  LUT4 ff_vram_valid_s6 (
    .F(ff_vram_valid_9),
    .I0(n386_7),
    .I1(w_pulse1),
    .I2(w_screen_pos_x_Z[3]),
    .I3(ff_vram_valid_8) 
);
defparam ff_vram_valid_s6.INIT=16'h3A00;
  LUT2 ff_cache1_data_mask_3_s8 (
    .F(ff_cache1_data_mask_3_13),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]) 
);
defparam ff_cache1_data_mask_3_s8.INIT=4'h8;
  LUT4 ff_cache1_data_mask_3_s10 (
    .F(ff_cache1_data_mask_3_15),
    .I0(ff_cache1_data_mask_3_16),
    .I1(ff_cache1_data_mask_3_17),
    .I2(ff_flush_state[2]),
    .I3(ff_cache1_data_mask_3_18) 
);
defparam ff_cache1_data_mask_3_s10.INIT=16'hF400;
  LUT2 ff_cache1_data_mask_2_s7 (
    .F(ff_cache1_data_mask_2_12),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]) 
);
defparam ff_cache1_data_mask_2_s7.INIT=4'h4;
  LUT2 ff_cache1_data_mask_1_s7 (
    .F(ff_cache1_data_mask_1_12),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]) 
);
defparam ff_cache1_data_mask_1_s7.INIT=4'h4;
  LUT2 ff_cache1_data_mask_0_s7 (
    .F(ff_cache1_data_mask_0_12),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]) 
);
defparam ff_cache1_data_mask_0_s7.INIT=4'h1;
  LUT4 ff_cache2_data_mask_3_s8 (
    .F(ff_cache2_data_mask_3_13),
    .I0(ff_cache1_data_mask_3_13),
    .I1(w_cache2_hit),
    .I2(ff_cache1_already_read_9),
    .I3(n5753_14) 
);
defparam ff_cache2_data_mask_3_s8.INIT=16'h0700;
  LUT4 ff_cache2_data_mask_3_s9 (
    .F(ff_cache2_data_mask_3_14),
    .I0(ff_start),
    .I1(ff_cache2_data_mask_3_18),
    .I2(ff_cache2_data_mask_3_16),
    .I3(ff_cache2_data_en_10) 
);
defparam ff_cache2_data_mask_3_s9.INIT=16'h0100;
  LUT4 ff_cache2_data_mask_2_s7 (
    .F(ff_cache2_data_mask_2_12),
    .I0(ff_cache1_data_mask_2_12),
    .I1(w_cache2_hit),
    .I2(ff_cache1_already_read_9),
    .I3(n5753_14) 
);
defparam ff_cache2_data_mask_2_s7.INIT=16'h0700;
  LUT4 ff_cache2_data_mask_1_s7 (
    .F(ff_cache2_data_mask_1_12),
    .I0(ff_cache1_data_mask_1_12),
    .I1(w_cache2_hit),
    .I2(ff_cache1_already_read_9),
    .I3(n5753_14) 
);
defparam ff_cache2_data_mask_1_s7.INIT=16'h0700;
  LUT4 ff_cache2_data_mask_0_s7 (
    .F(ff_cache2_data_mask_0_12),
    .I0(ff_cache1_data_mask_0_12),
    .I1(w_cache2_hit),
    .I2(ff_cache1_already_read_9),
    .I3(n5753_14) 
);
defparam ff_cache2_data_mask_0_s7.INIT=16'h0700;
  LUT3 n6535_s4 (
    .F(n6535_9),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[1]) 
);
defparam n6535_s4.INIT=8'h10;
  LUT3 n6535_s5 (
    .F(n6535_10),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]) 
);
defparam n6535_s5.INIT=8'h10;
  LUT3 n6308_s3 (
    .F(n6308_8),
    .I0(ff_flush_state[2]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[0]) 
);
defparam n6308_s3.INIT=8'h40;
  LUT3 n6533_s6 (
    .F(n6533_11),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[2]) 
);
defparam n6533_s6.INIT=8'h40;
  LUT4 n6824_s7 (
    .F(n6824_12),
    .I0(n5965_31),
    .I1(n6824_13),
    .I2(n5965_12),
    .I3(ff_flush_state_2_9) 
);
defparam n6824_s7.INIT=16'h0C05;
  LUT2 n6822_s8 (
    .F(n6822_14),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam n6822_s8.INIT=4'h6;
  LUT4 n6822_s9 (
    .F(n6822_15),
    .I0(n37_3),
    .I1(ff_cache1_data_en),
    .I2(n19_3),
    .I3(ff_cache0_data_en) 
);
defparam n6822_s9.INIT=16'hB0BB;
  LUT4 n5964_s5 (
    .F(n5964_10),
    .I0(n5965_31),
    .I1(w_command_vram_write),
    .I2(n5965_27),
    .I3(ff_flush_state_2_9) 
);
defparam n5964_s5.INIT=16'h0FEE;
  LUT2 n5753_s4 (
    .F(n5753_9),
    .I0(n73_3),
    .I1(ff_cache3_data_en) 
);
defparam n5753_s4.INIT=4'h4;
  LUT2 n5735_s4 (
    .F(n5735_9),
    .I0(n19_3),
    .I1(ff_cache0_data_en) 
);
defparam n5735_s4.INIT=4'h4;
  LUT4 n5965_s12 (
    .F(n5965_15),
    .I0(n5965_19),
    .I1(ff_cache3_address[17]),
    .I2(n5965_33),
    .I3(n5965_21) 
);
defparam n5965_s12.INIT=16'h0700;
  LUT4 n5966_s9 (
    .F(n5966_12),
    .I0(n5966_15),
    .I1(ff_cache0_data_en),
    .I2(n6533_11),
    .I3(n6003_9) 
);
defparam n5966_s9.INIT=16'h4F00;
  LUT4 n5966_s10 (
    .F(n5966_13),
    .I0(ff_cache2_address[16]),
    .I1(w_command_vram_address[16]),
    .I2(n5966_16),
    .I3(n6308_8) 
);
defparam n5966_s10.INIT=16'hAC00;
  LUT4 n5966_s11 (
    .F(n5966_14),
    .I0(n5966_17),
    .I1(ff_cache1_data_en_10),
    .I2(n5966_18),
    .I3(n5966_21) 
);
defparam n5966_s11.INIT=16'h000B;
  LUT4 n5967_s9 (
    .F(n5967_12),
    .I0(ff_cache1_address[15]),
    .I1(w_command_vram_address[15]),
    .I2(n5965_17),
    .I3(n6535_10) 
);
defparam n5967_s9.INIT=16'hAC00;
  LUT4 n5967_s10 (
    .F(n5967_13),
    .I0(n6013_12),
    .I1(ff_cache0_address[15]),
    .I2(ff_flush_state_2_9),
    .I3(n5967_15) 
);
defparam n5967_s10.INIT=16'h0007;
  LUT3 n5967_s11 (
    .F(n5967_14),
    .I0(n5966_12),
    .I1(w_command_vram_address[15]),
    .I2(n5967_16) 
);
defparam n5967_s11.INIT=8'h0B;
  LUT4 n5968_s9 (
    .F(n5968_12),
    .I0(n6013_12),
    .I1(ff_cache0_address[14]),
    .I2(n5968_13),
    .I3(n5968_14) 
);
defparam n5968_s9.INIT=16'h0700;
  LUT4 n5969_s9 (
    .F(n5969_12),
    .I0(ff_cache2_address[13]),
    .I1(w_command_vram_address[13]),
    .I2(n5966_16),
    .I3(n6308_8) 
);
defparam n5969_s9.INIT=16'hAC00;
  LUT4 n5969_s10 (
    .F(n5969_13),
    .I0(n5969_14),
    .I1(ff_cache1_data_en_10),
    .I2(n5969_15),
    .I3(n5969_18) 
);
defparam n5969_s10.INIT=16'h000B;
  LUT4 n5970_s10 (
    .F(n5970_13),
    .I0(ff_cache2_address[12]),
    .I1(w_command_vram_address[12]),
    .I2(n5966_16),
    .I3(n6308_8) 
);
defparam n5970_s10.INIT=16'hAC00;
  LUT4 n5970_s11 (
    .F(n5970_14),
    .I0(ff_cache1_address[12]),
    .I1(w_command_vram_address[12]),
    .I2(n5965_17),
    .I3(n6535_10) 
);
defparam n5970_s11.INIT=16'hAC00;
  LUT4 n5970_s12 (
    .F(n5970_15),
    .I0(ff_cache3_address[12]),
    .I1(w_command_vram_address[12]),
    .I2(n5970_17),
    .I3(n6535_9) 
);
defparam n5970_s12.INIT=16'hAC00;
  LUT4 n5970_s13 (
    .F(n5970_16),
    .I0(ff_cache0_address[12]),
    .I1(n5970_21),
    .I2(ff_cache0_data_en),
    .I3(n5970_19) 
);
defparam n5970_s13.INIT=16'h007F;
  LUT4 n5971_s9 (
    .F(n5971_12),
    .I0(ff_cache2_address[11]),
    .I1(w_command_vram_address[11]),
    .I2(n5966_16),
    .I3(n6308_8) 
);
defparam n5971_s9.INIT=16'hAC00;
  LUT4 n5971_s10 (
    .F(n5971_13),
    .I0(n5971_14),
    .I1(ff_cache1_data_en_10),
    .I2(n5971_15),
    .I3(n5971_18) 
);
defparam n5971_s10.INIT=16'h000B;
  LUT4 n5972_s9 (
    .F(n5972_12),
    .I0(n6013_12),
    .I1(ff_cache0_address[10]),
    .I2(n5972_13),
    .I3(n5972_14) 
);
defparam n5972_s9.INIT=16'h0700;
  LUT4 n5973_s9 (
    .F(n5973_12),
    .I0(n5973_13),
    .I1(ff_cache2_address[9]),
    .I2(n5973_14),
    .I3(n5973_15) 
);
defparam n5973_s9.INIT=16'h0700;
  LUT4 n5974_s9 (
    .F(n5974_12),
    .I0(n6533_11),
    .I1(ff_cache0_address_16_13),
    .I2(ff_cache0_address[8]),
    .I3(n5974_17) 
);
defparam n5974_s9.INIT=16'h007F;
  LUT3 n5974_s10 (
    .F(n5974_13),
    .I0(n5973_13),
    .I1(ff_cache2_address[8]),
    .I2(n5974_15) 
);
defparam n5974_s10.INIT=8'h70;
  LUT4 n5975_s9 (
    .F(n5975_12),
    .I0(ff_cache1_address[7]),
    .I1(w_command_vram_address[7]),
    .I2(n5965_17),
    .I3(n6535_10) 
);
defparam n5975_s9.INIT=16'hAC00;
  LUT4 n5975_s10 (
    .F(n5975_13),
    .I0(n6013_12),
    .I1(ff_cache0_address[7]),
    .I2(ff_flush_state_2_9),
    .I3(n5975_15) 
);
defparam n5975_s10.INIT=16'h0007;
  LUT3 n5975_s11 (
    .F(n5975_14),
    .I0(n5966_12),
    .I1(w_command_vram_address[7]),
    .I2(n5975_16) 
);
defparam n5975_s11.INIT=8'h0B;
  LUT3 n5976_s9 (
    .F(n5976_12),
    .I0(n5965_19),
    .I1(ff_cache3_address[6]),
    .I2(n5976_14) 
);
defparam n5976_s9.INIT=8'h07;
  LUT4 n5976_s10 (
    .F(n5976_13),
    .I0(n5966_16),
    .I1(n5976_17),
    .I2(ff_cache0_address[6]),
    .I3(n6013_12) 
);
defparam n5976_s10.INIT=16'h0777;
  LUT4 n5977_s9 (
    .F(n5977_12),
    .I0(n6013_12),
    .I1(ff_cache0_address[5]),
    .I2(n5977_13),
    .I3(n5977_14) 
);
defparam n5977_s9.INIT=16'h0700;
  LUT4 n5978_s9 (
    .F(n5978_12),
    .I0(ff_cache2_address[4]),
    .I1(w_command_vram_address[4]),
    .I2(n5966_16),
    .I3(n6308_8) 
);
defparam n5978_s9.INIT=16'hAC00;
  LUT4 n5978_s10 (
    .F(n5978_13),
    .I0(ff_cache1_address[4]),
    .I1(w_command_vram_address[4]),
    .I2(n5965_17),
    .I3(n6535_10) 
);
defparam n5978_s10.INIT=16'hAC00;
  LUT4 n5978_s11 (
    .F(n5978_14),
    .I0(ff_cache3_address[4]),
    .I1(w_command_vram_address[4]),
    .I2(n5970_17),
    .I3(n6535_9) 
);
defparam n5978_s11.INIT=16'hAC00;
  LUT4 n5978_s12 (
    .F(n5978_15),
    .I0(ff_cache0_address[4]),
    .I1(n5970_21),
    .I2(ff_cache0_data_en),
    .I3(n5978_16) 
);
defparam n5978_s12.INIT=16'h007F;
  LUT4 n5979_s9 (
    .F(n5979_12),
    .I0(ff_cache1_address[3]),
    .I1(w_command_vram_address[3]),
    .I2(n5965_17),
    .I3(n6535_10) 
);
defparam n5979_s9.INIT=16'hAC00;
  LUT4 n5979_s10 (
    .F(n5979_13),
    .I0(n6013_12),
    .I1(ff_cache0_address[3]),
    .I2(ff_flush_state_2_9),
    .I3(n5979_15) 
);
defparam n5979_s10.INIT=16'h0007;
  LUT3 n5979_s11 (
    .F(n5979_14),
    .I0(n5966_12),
    .I1(w_command_vram_address[3]),
    .I2(n5979_16) 
);
defparam n5979_s11.INIT=8'h0B;
  LUT4 n5980_s9 (
    .F(n5980_12),
    .I0(ff_cache3_address[2]),
    .I1(w_command_vram_address[2]),
    .I2(n5970_17),
    .I3(n6535_9) 
);
defparam n5980_s9.INIT=16'hAC00;
  LUT4 n5980_s10 (
    .F(n5980_13),
    .I0(ff_cache1_address[2]),
    .I1(w_command_vram_address[2]),
    .I2(n5965_17),
    .I3(n6535_10) 
);
defparam n5980_s10.INIT=16'hAC00;
  LUT4 n5980_s11 (
    .F(n5980_14),
    .I0(ff_cache2_address[2]),
    .I1(w_command_vram_address[2]),
    .I2(n5966_16),
    .I3(n6308_8) 
);
defparam n5980_s11.INIT=16'hAC00;
  LUT4 n5980_s12 (
    .F(n5980_15),
    .I0(ff_cache0_address[2]),
    .I1(n5970_21),
    .I2(ff_cache0_data_en),
    .I3(n5980_16) 
);
defparam n5980_s12.INIT=16'h007F;
  LUT3 n5981_s5 (
    .F(n5981_8),
    .I0(n5981_19),
    .I1(n5981_31),
    .I2(ff_priority[0]) 
);
defparam n5981_s5.INIT=8'h35;
  LUT3 n5981_s6 (
    .F(n5981_9),
    .I0(n5981_23),
    .I1(n5981_29),
    .I2(ff_priority[0]) 
);
defparam n5981_s6.INIT=8'h35;
  LUT3 n5981_s9 (
    .F(n5981_12),
    .I0(n5981_31),
    .I1(n6535_10),
    .I2(n5981_21) 
);
defparam n5981_s9.INIT=8'h07;
  LUT4 n5981_s10 (
    .F(n5981_13),
    .I0(n5981_23),
    .I1(n6308_8),
    .I2(n5981_19),
    .I3(n6533_11) 
);
defparam n5981_s10.INIT=16'h0777;
  LUT4 n5982_s4 (
    .F(n5982_7),
    .I0(ff_cache2_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(n5982_11),
    .I3(ff_cache2_data_en) 
);
defparam n5982_s4.INIT=16'hCACC;
  LUT4 n5982_s5 (
    .F(n5982_8),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[30]),
    .I2(n6003_9),
    .I3(n5982_12) 
);
defparam n5982_s5.INIT=16'h00F1;
  LUT4 n5982_s6 (
    .F(n5982_9),
    .I0(n5982_18),
    .I1(n6533_11),
    .I2(n5982_14),
    .I3(n6535_10) 
);
defparam n5982_s6.INIT=16'h0777;
  LUT4 n5982_s7 (
    .F(n5982_10),
    .I0(ff_cache0_already_read_13),
    .I1(n5982_18),
    .I2(n5982_15),
    .I3(n5982_16) 
);
defparam n5982_s7.INIT=16'h0700;
  LUT4 n5983_s5 (
    .F(n5983_8),
    .I0(n5983_24),
    .I1(n6308_8),
    .I2(n5983_20),
    .I3(n6533_11) 
);
defparam n5983_s5.INIT=16'h0777;
  LUT3 n5983_s6 (
    .F(n5983_9),
    .I0(n5983_28),
    .I1(n6535_10),
    .I2(n5983_22) 
);
defparam n5983_s6.INIT=8'h07;
  LUT4 n5983_s7 (
    .F(n5983_10),
    .I0(n5983_24),
    .I1(n5983_26),
    .I2(ff_priority[0]),
    .I3(n5983_17) 
);
defparam n5983_s7.INIT=16'hCA00;
  LUT4 n5983_s8 (
    .F(n5983_11),
    .I0(n5983_20),
    .I1(n5983_28),
    .I2(ff_priority[0]),
    .I3(n5983_18) 
);
defparam n5983_s8.INIT=16'hCA00;
  LUT3 n5983_s9 (
    .F(n5983_12),
    .I0(n103_9),
    .I1(ff_cache_vram_write),
    .I2(ff_flush_state_2_9) 
);
defparam n5983_s9.INIT=8'h70;
  LUT4 n5984_s4 (
    .F(n5984_7),
    .I0(n5984_18),
    .I1(n5984_20),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5984_s4.INIT=16'h0305;
  LUT4 n5984_s5 (
    .F(n5984_8),
    .I0(n5984_26),
    .I1(n5984_24),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5984_s5.INIT=16'h3500;
  LUT4 n5984_s8 (
    .F(n5984_11),
    .I0(n5984_20),
    .I1(n6308_8),
    .I2(n5984_18),
    .I3(n6533_11) 
);
defparam n5984_s8.INIT=16'h0777;
  LUT3 n5984_s9 (
    .F(n5984_12),
    .I0(n5984_24),
    .I1(n6535_9),
    .I2(n5984_16) 
);
defparam n5984_s9.INIT=8'h70;
  LUT3 n5985_s4 (
    .F(n5985_7),
    .I0(n5985_18),
    .I1(n5985_28),
    .I2(ff_priority[0]) 
);
defparam n5985_s4.INIT=8'h35;
  LUT3 n5985_s5 (
    .F(n5985_8),
    .I0(n5985_22),
    .I1(n5985_26),
    .I2(ff_priority[0]) 
);
defparam n5985_s5.INIT=8'h35;
  LUT4 n5985_s6 (
    .F(n5985_9),
    .I0(n5985_18),
    .I1(n6533_11),
    .I2(n5985_28),
    .I3(n6535_10) 
);
defparam n5985_s6.INIT=16'h0777;
  LUT3 n5985_s7 (
    .F(n5985_10),
    .I0(n5985_22),
    .I1(n6308_8),
    .I2(n5985_20) 
);
defparam n5985_s7.INIT=8'h07;
  LUT3 n5986_s4 (
    .F(n5986_7),
    .I0(n5986_17),
    .I1(n5986_19),
    .I2(ff_priority[1]) 
);
defparam n5986_s4.INIT=8'h35;
  LUT3 n5986_s5 (
    .F(n5986_8),
    .I0(n5986_23),
    .I1(n5986_21),
    .I2(ff_priority[1]) 
);
defparam n5986_s5.INIT=8'h35;
  LUT3 n5986_s7 (
    .F(n5986_10),
    .I0(n5986_21),
    .I1(n6535_9),
    .I2(n5986_15) 
);
defparam n5986_s7.INIT=8'h70;
  LUT4 n5986_s8 (
    .F(n5986_11),
    .I0(n5986_19),
    .I1(n6308_8),
    .I2(n5986_17),
    .I3(n6533_11) 
);
defparam n5986_s8.INIT=16'h0777;
  LUT4 n5987_s4 (
    .F(n5987_7),
    .I0(ff_cache3_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(n5987_11),
    .I3(ff_cache3_data_en) 
);
defparam n5987_s4.INIT=16'hCACC;
  LUT4 n5987_s5 (
    .F(n5987_8),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[25]),
    .I2(n6003_9),
    .I3(n5987_12) 
);
defparam n5987_s5.INIT=16'h00F1;
  LUT4 n5987_s6 (
    .F(n5987_9),
    .I0(n5987_13),
    .I1(n6533_11),
    .I2(n5987_18),
    .I3(n6535_10) 
);
defparam n5987_s6.INIT=16'h0777;
  LUT4 n5987_s7 (
    .F(n5987_10),
    .I0(n5987_18),
    .I1(ff_cache1_already_read_12),
    .I2(n5987_15),
    .I3(n5987_16) 
);
defparam n5987_s7.INIT=16'h0700;
  LUT4 n5988_s11 (
    .F(n5988_14),
    .I0(n5988_18),
    .I1(n5988_22),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5988_s11.INIT=16'h0305;
  LUT4 n5988_s12 (
    .F(n5988_15),
    .I0(n5988_28),
    .I1(n5988_26),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5988_s12.INIT=16'h3500;
  LUT4 n5989_s6 (
    .F(n5989_9),
    .I0(n5989_22),
    .I1(n6308_8),
    .I2(n5989_18),
    .I3(n6533_11) 
);
defparam n5989_s6.INIT=16'h0777;
  LUT3 n5989_s7 (
    .F(n5989_10),
    .I0(n5989_26),
    .I1(n6535_10),
    .I2(n5989_20) 
);
defparam n5989_s7.INIT=8'h07;
  LUT4 n5989_s8 (
    .F(n5989_11),
    .I0(n5989_18),
    .I1(n5989_22),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5989_s8.INIT=16'h0C0A;
  LUT4 n5989_s9 (
    .F(n5989_12),
    .I0(n5989_26),
    .I1(n5989_24),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5989_s9.INIT=16'hCA00;
  LUT3 n5990_s4 (
    .F(n5990_7),
    .I0(n5990_17),
    .I1(n5990_19),
    .I2(ff_priority[1]) 
);
defparam n5990_s4.INIT=8'h35;
  LUT3 n5990_s5 (
    .F(n5990_8),
    .I0(n5990_23),
    .I1(n5990_21),
    .I2(ff_priority[1]) 
);
defparam n5990_s5.INIT=8'h35;
  LUT3 n5990_s7 (
    .F(n5990_10),
    .I0(n5990_23),
    .I1(n6535_10),
    .I2(n5990_15) 
);
defparam n5990_s7.INIT=8'h70;
  LUT4 n5990_s8 (
    .F(n5990_11),
    .I0(n5990_19),
    .I1(n6308_8),
    .I2(n5990_17),
    .I3(n6533_11) 
);
defparam n5990_s8.INIT=16'h0777;
  LUT4 n5991_s11 (
    .F(n5991_14),
    .I0(n5991_18),
    .I1(n5991_26),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5991_s11.INIT=16'hCFFA;
  LUT4 n5991_s12 (
    .F(n5991_15),
    .I0(n5991_22),
    .I1(n5991_28),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5991_s12.INIT=16'hFACF;
  LUT4 n5992_s5 (
    .F(n5992_8),
    .I0(n5992_21),
    .I1(n6308_8),
    .I2(n5992_23),
    .I3(n6535_9) 
);
defparam n5992_s5.INIT=16'h0777;
  LUT4 n5992_s6 (
    .F(n5992_9),
    .I0(n5992_17),
    .I1(n6533_11),
    .I2(n5992_25),
    .I3(n6535_10) 
);
defparam n5992_s6.INIT=16'h0777;
  LUT3 n5992_s7 (
    .F(n5992_10),
    .I0(n5992_17),
    .I1(n5992_21),
    .I2(ff_priority[1]) 
);
defparam n5992_s7.INIT=8'h35;
  LUT3 n5992_s8 (
    .F(n5992_11),
    .I0(n5992_25),
    .I1(n5992_23),
    .I2(ff_priority[1]) 
);
defparam n5992_s8.INIT=8'hCA;
  LUT4 n5993_s4 (
    .F(n5993_7),
    .I0(n5993_17),
    .I1(n5993_19),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5993_s4.INIT=16'h0305;
  LUT4 n5993_s5 (
    .F(n5993_8),
    .I0(n5993_23),
    .I1(n5993_21),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5993_s5.INIT=16'h3500;
  LUT4 n5993_s7 (
    .F(n5993_10),
    .I0(n5993_19),
    .I1(n6308_8),
    .I2(n5993_17),
    .I3(n6533_11) 
);
defparam n5993_s7.INIT=16'h0777;
  LUT3 n5993_s8 (
    .F(n5993_11),
    .I0(n5993_23),
    .I1(n6535_10),
    .I2(n5993_15) 
);
defparam n5993_s8.INIT=8'h70;
  LUT4 n5994_s4 (
    .F(n5994_7),
    .I0(n5994_17),
    .I1(n5994_23),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5994_s4.INIT=16'hCFFA;
  LUT4 n5994_s5 (
    .F(n5994_8),
    .I0(n5994_21),
    .I1(n5994_25),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5994_s5.INIT=16'hFACF;
  LUT3 n5994_s7 (
    .F(n5994_10),
    .I0(n5994_21),
    .I1(n6308_8),
    .I2(n5994_19) 
);
defparam n5994_s7.INIT=8'h07;
  LUT4 n5994_s8 (
    .F(n5994_11),
    .I0(n5994_17),
    .I1(n6533_11),
    .I2(n5994_25),
    .I3(n6535_10) 
);
defparam n5994_s8.INIT=16'h0777;
  LUT4 n5995_s4 (
    .F(n5995_7),
    .I0(n5995_18),
    .I1(ff_cache2_already_read_13),
    .I2(n5995_12),
    .I3(n5995_13) 
);
defparam n5995_s4.INIT=16'h000B;
  LUT4 n5995_s5 (
    .F(n5995_8),
    .I0(ff_cache1_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(n5995_14),
    .I3(ff_cache1_data_en) 
);
defparam n5995_s5.INIT=16'hCACC;
  LUT4 n5995_s6 (
    .F(n5995_9),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[17]),
    .I2(n6003_9),
    .I3(n5995_15) 
);
defparam n5995_s6.INIT=16'h00F1;
  LUT4 n5995_s7 (
    .F(n5995_10),
    .I0(n5995_18),
    .I1(n6308_8),
    .I2(n5995_16),
    .I3(n6533_11) 
);
defparam n5995_s7.INIT=16'h0777;
  LUT3 n5996_s5 (
    .F(n5996_8),
    .I0(n5996_22),
    .I1(n6308_8),
    .I2(n5996_20) 
);
defparam n5996_s5.INIT=8'h07;
  LUT4 n5996_s6 (
    .F(n5996_9),
    .I0(n5996_26),
    .I1(n6535_10),
    .I2(n5996_24),
    .I3(n6535_9) 
);
defparam n5996_s6.INIT=16'h0777;
  LUT4 n5996_s7 (
    .F(n5996_10),
    .I0(n5996_18),
    .I1(n5996_26),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5996_s7.INIT=16'h0305;
  LUT4 n5996_s8 (
    .F(n5996_11),
    .I0(n5996_22),
    .I1(n5996_24),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5996_s8.INIT=16'h3500;
  LUT3 n5996_s9 (
    .F(n5996_12),
    .I0(n116_9),
    .I1(ff_cache_vram_write),
    .I2(ff_flush_state_2_9) 
);
defparam n5996_s9.INIT=8'h70;
  LUT4 n5997_s4 (
    .F(n5997_7),
    .I0(n5997_23),
    .I1(n5997_21),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5997_s4.INIT=16'h3500;
  LUT4 n5997_s5 (
    .F(n5997_8),
    .I0(n5997_17),
    .I1(n5997_19),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5997_s5.INIT=16'h0305;
  LUT4 n5997_s7 (
    .F(n5997_10),
    .I0(n5997_19),
    .I1(n6308_8),
    .I2(n5997_23),
    .I3(n6535_10) 
);
defparam n5997_s7.INIT=16'h0777;
  LUT3 n5997_s8 (
    .F(n5997_11),
    .I0(n5997_21),
    .I1(n6535_9),
    .I2(n5997_15) 
);
defparam n5997_s8.INIT=8'h70;
  LUT4 n5998_s4 (
    .F(n5998_7),
    .I0(n5998_19),
    .I1(n5998_23),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5998_s4.INIT=16'hFACF;
  LUT4 n5998_s5 (
    .F(n5998_8),
    .I0(n5998_17),
    .I1(n5998_21),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5998_s5.INIT=16'hCFFA;
  LUT4 n5998_s7 (
    .F(n5998_10),
    .I0(n5998_19),
    .I1(n6308_8),
    .I2(n5998_21),
    .I3(n6535_9) 
);
defparam n5998_s7.INIT=16'h0777;
  LUT3 n5998_s8 (
    .F(n5998_11),
    .I0(n5998_23),
    .I1(n6535_10),
    .I2(n5998_15) 
);
defparam n5998_s8.INIT=8'h70;
  LUT4 n5999_s5 (
    .F(n5999_8),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[13]),
    .I2(n6003_9),
    .I3(n5999_11) 
);
defparam n5999_s5.INIT=16'h00F1;
  LUT4 n5999_s6 (
    .F(n5999_9),
    .I0(n5999_12),
    .I1(n6308_8),
    .I2(n5999_13),
    .I3(n6533_11) 
);
defparam n5999_s6.INIT=16'h0777;
  LUT4 n5999_s7 (
    .F(n5999_10),
    .I0(n5999_17),
    .I1(ff_cache3_data_31_14),
    .I2(n5999_14),
    .I3(n5999_15) 
);
defparam n5999_s7.INIT=16'h0007;
  LUT4 n6000_s4 (
    .F(n6000_7),
    .I0(n6000_17),
    .I1(n6000_19),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n6000_s4.INIT=16'h0305;
  LUT4 n6000_s5 (
    .F(n6000_8),
    .I0(n6000_23),
    .I1(n6000_21),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n6000_s5.INIT=16'h3500;
  LUT3 n6000_s7 (
    .F(n6000_10),
    .I0(n6000_21),
    .I1(n6535_9),
    .I2(n6000_15) 
);
defparam n6000_s7.INIT=8'h70;
  LUT4 n6000_s8 (
    .F(n6000_11),
    .I0(n6000_19),
    .I1(n6308_8),
    .I2(n6000_17),
    .I3(n6533_11) 
);
defparam n6000_s8.INIT=16'h0777;
  LUT4 n6001_s4 (
    .F(n6001_7),
    .I0(n6001_18),
    .I1(n6001_22),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n6001_s4.INIT=16'h0305;
  LUT4 n6001_s5 (
    .F(n6001_8),
    .I0(n6001_28),
    .I1(n6001_26),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n6001_s5.INIT=16'h3500;
  LUT3 n6001_s6 (
    .F(n6001_9),
    .I0(n6001_26),
    .I1(n6535_9),
    .I2(n6001_20) 
);
defparam n6001_s6.INIT=8'h07;
  LUT4 n6001_s7 (
    .F(n6001_10),
    .I0(n6001_22),
    .I1(n6308_8),
    .I2(n6001_28),
    .I3(n6535_10) 
);
defparam n6001_s7.INIT=16'h0777;
  LUT4 n6002_s4 (
    .F(n6002_7),
    .I0(n6002_28),
    .I1(n6002_26),
    .I2(ff_priority[1]),
    .I3(n6002_14) 
);
defparam n6002_s4.INIT=16'hCA00;
  LUT4 n6002_s5 (
    .F(n6002_8),
    .I0(n6002_20),
    .I1(n6002_24),
    .I2(ff_priority[1]),
    .I3(n6002_17) 
);
defparam n6002_s5.INIT=16'hCA00;
  LUT3 n6002_s6 (
    .F(n6002_9),
    .I0(n122_9),
    .I1(ff_cache_vram_write),
    .I2(ff_flush_state_2_9) 
);
defparam n6002_s6.INIT=8'h70;
  LUT3 n6002_s8 (
    .F(n6002_11),
    .I0(n6002_20),
    .I1(n6533_11),
    .I2(n6002_22) 
);
defparam n6002_s8.INIT=8'h07;
  LUT4 n6002_s9 (
    .F(n6002_12),
    .I0(n6002_24),
    .I1(n6308_8),
    .I2(n6002_26),
    .I3(n6535_9) 
);
defparam n6002_s9.INIT=16'h0777;
  LUT4 n6003_s4 (
    .F(n6003_7),
    .I0(n6003_11),
    .I1(n6003_18),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n6003_s4.INIT=16'h0C0A;
  LUT4 n6003_s5 (
    .F(n6003_8),
    .I0(n6003_13),
    .I1(n6003_20),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n6003_s5.INIT=16'hCA00;
  LUT2 n6003_s6 (
    .F(n6003_9),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]) 
);
defparam n6003_s6.INIT=4'h6;
  LUT4 n6003_s7 (
    .F(n6003_10),
    .I0(n6003_20),
    .I1(n6535_9),
    .I2(n6003_15),
    .I3(n6003_16) 
);
defparam n6003_s7.INIT=16'h0700;
  LUT4 n6004_s4 (
    .F(n6004_7),
    .I0(n6004_21),
    .I1(n6004_23),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n6004_s4.INIT=16'hCA00;
  LUT4 n6004_s5 (
    .F(n6004_8),
    .I0(n6004_17),
    .I1(n6004_25),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n6004_s5.INIT=16'h0C0A;
  LUT3 n6004_s7 (
    .F(n6004_10),
    .I0(n6004_23),
    .I1(n6535_9),
    .I2(n6004_19) 
);
defparam n6004_s7.INIT=8'h07;
  LUT4 n6004_s8 (
    .F(n6004_11),
    .I0(n6004_17),
    .I1(n6533_11),
    .I2(n6004_25),
    .I3(n6535_10) 
);
defparam n6004_s8.INIT=16'h0777;
  LUT4 n6005_s11 (
    .F(n6005_14),
    .I0(n6005_18),
    .I1(n6005_22),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n6005_s11.INIT=16'h0305;
  LUT4 n6005_s12 (
    .F(n6005_15),
    .I0(n6005_28),
    .I1(n6005_26),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n6005_s12.INIT=16'h3500;
  LUT4 n6006_s5 (
    .F(n6006_8),
    .I0(n6006_22),
    .I1(n6308_8),
    .I2(n6006_26),
    .I3(n6535_10) 
);
defparam n6006_s5.INIT=16'h0777;
  LUT3 n6006_s6 (
    .F(n6006_9),
    .I0(n6006_18),
    .I1(n6533_11),
    .I2(n6006_20) 
);
defparam n6006_s6.INIT=8'h07;
  LUT4 n6006_s7 (
    .F(n6006_10),
    .I0(n6006_22),
    .I1(n6006_24),
    .I2(ff_priority[0]),
    .I3(n5983_17) 
);
defparam n6006_s7.INIT=16'hCA00;
  LUT4 n6006_s8 (
    .F(n6006_11),
    .I0(n6006_18),
    .I1(n6006_26),
    .I2(ff_priority[0]),
    .I3(n5983_18) 
);
defparam n6006_s8.INIT=16'hCA00;
  LUT3 n6006_s9 (
    .F(n6006_12),
    .I0(n126_9),
    .I1(ff_cache_vram_write),
    .I2(ff_flush_state_2_9) 
);
defparam n6006_s9.INIT=8'h70;
  LUT4 n6007_s4 (
    .F(n6007_7),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[5]),
    .I2(n6003_9),
    .I3(n5965_12) 
);
defparam n6007_s4.INIT=16'h00F1;
  LUT4 n6007_s5 (
    .F(n6007_8),
    .I0(n6007_17),
    .I1(n6533_11),
    .I2(n6007_21),
    .I3(n6535_9) 
);
defparam n6007_s5.INIT=16'h0777;
  LUT4 n6007_s6 (
    .F(n6007_9),
    .I0(n6007_19),
    .I1(n6308_8),
    .I2(n6007_23),
    .I3(n6535_10) 
);
defparam n6007_s6.INIT=16'h0777;
  LUT4 n6007_s7 (
    .F(n6007_10),
    .I0(n6007_17),
    .I1(n6007_23),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n6007_s7.INIT=16'h0305;
  LUT4 n6007_s8 (
    .F(n6007_11),
    .I0(n6007_19),
    .I1(n6007_21),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n6007_s8.INIT=16'h3500;
  LUT4 n6008_s4 (
    .F(n6008_7),
    .I0(n6008_26),
    .I1(n6008_24),
    .I2(ff_priority[1]),
    .I3(n6002_14) 
);
defparam n6008_s4.INIT=16'hCA00;
  LUT4 n6008_s5 (
    .F(n6008_8),
    .I0(n6008_18),
    .I1(n6008_22),
    .I2(ff_priority[1]),
    .I3(n6002_17) 
);
defparam n6008_s5.INIT=16'hCA00;
  LUT3 n6008_s6 (
    .F(n6008_9),
    .I0(n128_9),
    .I1(ff_cache_vram_write),
    .I2(ff_flush_state_2_9) 
);
defparam n6008_s6.INIT=8'h70;
  LUT3 n6008_s8 (
    .F(n6008_11),
    .I0(n6008_24),
    .I1(n6535_9),
    .I2(n6008_20) 
);
defparam n6008_s8.INIT=8'h07;
  LUT4 n6008_s9 (
    .F(n6008_12),
    .I0(n6008_18),
    .I1(n6533_11),
    .I2(n6008_26),
    .I3(n6535_10) 
);
defparam n6008_s9.INIT=16'h0777;
  LUT4 n6009_s5 (
    .F(n6009_8),
    .I0(n6009_21),
    .I1(n6308_8),
    .I2(n6009_23),
    .I3(n6535_9) 
);
defparam n6009_s5.INIT=16'h0777;
  LUT4 n6009_s6 (
    .F(n6009_9),
    .I0(n6009_17),
    .I1(n6533_11),
    .I2(n6009_25),
    .I3(n6535_10) 
);
defparam n6009_s6.INIT=16'h0777;
  LUT3 n6009_s7 (
    .F(n6009_10),
    .I0(n6009_17),
    .I1(n6009_21),
    .I2(ff_priority[1]) 
);
defparam n6009_s7.INIT=8'hCA;
  LUT3 n6009_s8 (
    .F(n6009_11),
    .I0(n6009_25),
    .I1(n6009_23),
    .I2(ff_priority[1]) 
);
defparam n6009_s8.INIT=8'h35;
  LUT3 n6010_s4 (
    .F(n6010_7),
    .I0(n6010_17),
    .I1(n6010_23),
    .I2(ff_priority[0]) 
);
defparam n6010_s4.INIT=8'h35;
  LUT3 n6010_s5 (
    .F(n6010_8),
    .I0(n6010_19),
    .I1(n6010_21),
    .I2(ff_priority[0]) 
);
defparam n6010_s5.INIT=8'h35;
  LUT3 n6010_s7 (
    .F(n6010_10),
    .I0(n6010_23),
    .I1(n6535_10),
    .I2(n6010_15) 
);
defparam n6010_s7.INIT=8'h70;
  LUT4 n6010_s8 (
    .F(n6010_11),
    .I0(n6010_19),
    .I1(n6308_8),
    .I2(n6010_17),
    .I3(n6533_11) 
);
defparam n6010_s8.INIT=16'h0777;
  LUT4 n6011_s4 (
    .F(n6011_7),
    .I0(n6011_17),
    .I1(n6011_23),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n6011_s4.INIT=16'hCFFA;
  LUT4 n6011_s5 (
    .F(n6011_8),
    .I0(n6011_21),
    .I1(n6011_25),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n6011_s5.INIT=16'hFACF;
  LUT3 n6011_s7 (
    .F(n6011_10),
    .I0(n6011_25),
    .I1(n6535_10),
    .I2(n6011_19) 
);
defparam n6011_s7.INIT=8'h07;
  LUT4 n6011_s8 (
    .F(n6011_11),
    .I0(n6011_17),
    .I1(n6533_11),
    .I2(n6011_23),
    .I3(n6535_9) 
);
defparam n6011_s8.INIT=16'h0777;
  LUT4 n6012_s3 (
    .F(n6012_6),
    .I0(ff_cache2_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n5982_11),
    .I3(ff_cache2_data_en) 
);
defparam n6012_s3.INIT=16'hCACC;
  LUT4 n6012_s4 (
    .F(n6012_7),
    .I0(n6012_9),
    .I1(n6535_9),
    .I2(n6012_17),
    .I3(n6012_11) 
);
defparam n6012_s4.INIT=16'h0700;
  LUT3 n6012_s5 (
    .F(n6012_8),
    .I0(n6012_12),
    .I1(n6012_13),
    .I2(n5981_27) 
);
defparam n6012_s5.INIT=8'h10;
  LUT3 n6013_s9 (
    .F(n6013_12),
    .I0(n5966_15),
    .I1(n6533_11),
    .I2(ff_cache0_data_en) 
);
defparam n6013_s9.INIT=8'h40;
  LUT4 n6013_s10 (
    .F(n6013_13),
    .I0(n5965_18),
    .I1(w_command_vram_wdata_mask[3]),
    .I2(n6013_17),
    .I3(n6013_18) 
);
defparam n6013_s10.INIT=16'hB000;
  LUT4 n6013_s11 (
    .F(n6013_14),
    .I0(n6013_23),
    .I1(n6013_16),
    .I2(n6013_20),
    .I3(n6015_24) 
);
defparam n6013_s11.INIT=16'hF400;
  LUT4 n6013_s12 (
    .F(n6013_15),
    .I0(ff_cache3_data_mask[3]),
    .I1(ff_cache2_data_mask[3]),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n6013_s12.INIT=16'h5300;
  LUT4 n6013_s13 (
    .F(n6013_16),
    .I0(ff_cache1_data_mask[3]),
    .I1(ff_cache0_data_mask[3]),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n6013_s13.INIT=16'h0503;
  LUT4 n6014_s9 (
    .F(n6014_12),
    .I0(n6013_12),
    .I1(ff_cache0_data_mask[2]),
    .I2(n6014_16),
    .I3(n6014_17) 
);
defparam n6014_s9.INIT=16'h0700;
  LUT4 n6014_s10 (
    .F(n6014_13),
    .I0(n6013_23),
    .I1(n6014_14),
    .I2(n6014_18),
    .I3(n6015_24) 
);
defparam n6014_s10.INIT=16'hF400;
  LUT4 n6014_s11 (
    .F(n6014_14),
    .I0(ff_cache1_data_mask[2]),
    .I1(ff_cache0_data_mask[2]),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n6014_s11.INIT=16'h0503;
  LUT4 n6014_s12 (
    .F(n6014_15),
    .I0(ff_cache3_data_mask[2]),
    .I1(ff_cache2_data_mask[2]),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n6014_s12.INIT=16'h5300;
  LUT3 n6015_s9 (
    .F(n6015_12),
    .I0(ff_flush_state_2_9),
    .I1(w_command_vram_wdata_mask[1]),
    .I2(n5965_18) 
);
defparam n6015_s9.INIT=8'h51;
  LUT4 n6015_s10 (
    .F(n6015_13),
    .I0(n5973_13),
    .I1(ff_cache2_data_mask[1]),
    .I2(n6015_18),
    .I3(n6015_19) 
);
defparam n6015_s10.INIT=16'h0700;
  LUT4 n6015_s11 (
    .F(n6015_14),
    .I0(n6015_20),
    .I1(n6015_16),
    .I2(n6013_23),
    .I3(n6015_17) 
);
defparam n6015_s11.INIT=16'hB0BB;
  LUT4 n6015_s13 (
    .F(n6015_16),
    .I0(ff_cache3_data_mask[1]),
    .I1(ff_cache2_data_mask[1]),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n6015_s13.INIT=16'h5300;
  LUT4 n6015_s14 (
    .F(n6015_17),
    .I0(ff_cache1_data_mask[1]),
    .I1(ff_cache0_data_mask[1]),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n6015_s14.INIT=16'h0503;
  LUT4 n6016_s9 (
    .F(n6016_12),
    .I0(n6013_12),
    .I1(ff_cache0_data_mask[0]),
    .I2(n6016_16),
    .I3(n6016_17) 
);
defparam n6016_s9.INIT=16'h0700;
  LUT4 n6016_s10 (
    .F(n6016_13),
    .I0(n6013_23),
    .I1(n6016_14),
    .I2(n6016_18),
    .I3(n6015_24) 
);
defparam n6016_s10.INIT=16'hF400;
  LUT4 n6016_s11 (
    .F(n6016_14),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_cache0_data_mask[0]),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n6016_s11.INIT=16'h0503;
  LUT4 n6016_s12 (
    .F(n6016_15),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_cache2_data_mask[0]),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n6016_s12.INIT=16'h5300;
  LUT2 ff_cache0_already_read_s9 (
    .F(ff_cache0_already_read_13),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam ff_cache0_already_read_s9.INIT=4'h1;
  LUT2 ff_cache1_already_read_s8 (
    .F(ff_cache1_already_read_12),
    .I0(ff_priority[1]),
    .I1(ff_priority[0]) 
);
defparam ff_cache1_already_read_s8.INIT=4'h4;
  LUT2 ff_cache2_already_read_s8 (
    .F(ff_cache2_already_read_12),
    .I0(ff_cache0_data_en),
    .I1(ff_cache1_data_en) 
);
defparam ff_cache2_already_read_s8.INIT=4'h8;
  LUT2 ff_cache2_already_read_s9 (
    .F(ff_cache2_already_read_13),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam ff_cache2_already_read_s9.INIT=4'h4;
  LUT3 ff_cache2_already_read_s10 (
    .F(ff_cache2_already_read_14),
    .I0(n6822_15),
    .I1(ff_cache_vram_write),
    .I2(n5388_7) 
);
defparam ff_cache2_already_read_s10.INIT=8'h07;
  LUT4 ff_cache_vram_rdata_en_s7 (
    .F(ff_cache_vram_rdata_en_10),
    .I0(ff_cache_vram_rdata_en_18),
    .I1(ff_cache_vram_rdata_en_12),
    .I2(n6822_15),
    .I3(ff_cache_vram_rdata_en_13) 
);
defparam ff_cache_vram_rdata_en_s7.INIT=16'h001F;
  LUT4 n6822_s10 (
    .F(n6822_16),
    .I0(ff_cache_vram_rdata_en_18),
    .I1(n6822_18),
    .I2(n6822_15),
    .I3(ff_cache_vram_rdata_en_13) 
);
defparam n6822_s10.INIT=16'h001F;
  LUT4 n6822_s11 (
    .F(n6822_17),
    .I0(ff_vram_wdata_31_11),
    .I1(n6822_21),
    .I2(ff_cache_vram_write),
    .I3(n5388_7) 
);
defparam n6822_s11.INIT=16'h008F;
  LUT2 ff_vram_wdata_31_s7 (
    .F(ff_vram_wdata_31_10),
    .I0(n6822_21),
    .I1(ff_cache_vram_write) 
);
defparam ff_vram_wdata_31_s7.INIT=4'h4;
  LUT2 ff_vram_wdata_31_s8 (
    .F(ff_vram_wdata_31_11),
    .I0(ff_cache1_already_read_9),
    .I1(n6822_15) 
);
defparam ff_vram_wdata_31_s8.INIT=4'h8;
  LUT2 ff_cache0_address_16_s8 (
    .F(ff_cache0_address_16_13),
    .I0(n5966_15),
    .I1(ff_cache0_data_en) 
);
defparam ff_cache0_address_16_s8.INIT=4'h4;
  LUT4 ff_cache1_address_17_s7 (
    .F(ff_cache1_address_17_12),
    .I0(ff_cache1_already_read_12),
    .I1(n6822_21),
    .I2(ff_cache1_data_en),
    .I3(ff_cache0_data_en) 
);
defparam ff_cache1_address_17_s7.INIT=16'h7077;
  LUT4 ff_cache1_address_17_s8 (
    .F(ff_cache1_address_17_13),
    .I0(ff_cache_vram_write),
    .I1(n5965_17),
    .I2(ff_vram_wdata_31_11),
    .I3(ff_cache1_already_read_12) 
);
defparam ff_cache1_address_17_s8.INIT=16'h4000;
  LUT4 ff_cache2_address_17_s8 (
    .F(ff_cache2_address_17_13),
    .I0(ff_cache3_data_en),
    .I1(ff_cache2_already_read_13),
    .I2(ff_cache2_data_en),
    .I3(ff_cache2_already_read_12) 
);
defparam ff_cache2_address_17_s8.INIT=16'h8F00;
  LUT4 ff_cache2_address_17_s9 (
    .F(ff_cache2_address_17_14),
    .I0(ff_cache_vram_write),
    .I1(n5966_16),
    .I2(ff_vram_wdata_31_11),
    .I3(ff_cache2_already_read_13) 
);
defparam ff_cache2_address_17_s9.INIT=16'h4000;
  LUT4 ff_cache3_address_17_s8 (
    .F(ff_cache3_address_17_13),
    .I0(ff_cache_vram_write),
    .I1(n5970_17),
    .I2(ff_vram_wdata_31_11),
    .I3(ff_cache3_data_31_14) 
);
defparam ff_cache3_address_17_s8.INIT=16'h4000;
  LUT4 ff_cache3_address_17_s10 (
    .F(ff_cache3_address_17_15),
    .I0(n73_3),
    .I1(ff_cache3_data_31_14),
    .I2(ff_cache3_data_en),
    .I3(ff_cache3_already_read_15) 
);
defparam ff_cache3_address_17_s10.INIT=16'h8F00;
  LUT2 ff_cache3_data_31_s9 (
    .F(ff_cache3_data_31_14),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam ff_cache3_data_31_s9.INIT=4'h8;
  LUT3 ff_cache1_data_en_s6 (
    .F(ff_cache1_data_en_11),
    .I0(n5388_7),
    .I1(ff_cache0_data_en),
    .I2(ff_cache1_data_mask_3_17) 
);
defparam ff_cache1_data_en_s6.INIT=8'hE0;
  LUT3 ff_cache0_data_mask_2_s10 (
    .F(ff_cache0_data_mask_2_15),
    .I0(n19_3),
    .I1(ff_cache0_address_16_16),
    .I2(n5753_14) 
);
defparam ff_cache0_data_mask_2_s10.INIT=8'h80;
  LUT2 ff_cache3_data_mask_3_s9 (
    .F(ff_cache3_data_mask_3_14),
    .I0(ff_cache3_address_17_15),
    .I1(n5753_14) 
);
defparam ff_cache3_data_mask_3_s9.INIT=4'h4;
  LUT4 ff_cache1_data_mask_3_s11 (
    .F(ff_cache1_data_mask_3_16),
    .I0(n5735_9),
    .I1(ff_cache_vram_write),
    .I2(n5388_7),
    .I3(ff_cache1_address_17_13) 
);
defparam ff_cache1_data_mask_3_s11.INIT=16'h000B;
  LUT4 ff_cache1_data_mask_3_s12 (
    .F(ff_cache1_data_mask_3_17),
    .I0(w_command_vram_rdata_en),
    .I1(ff_cache1_already_read_12),
    .I2(n5388_7),
    .I3(w_cache_vram_rdata_en) 
);
defparam ff_cache1_data_mask_3_s12.INIT=16'h008F;
  LUT4 ff_cache1_data_mask_3_s13 (
    .F(ff_cache1_data_mask_3_18),
    .I0(n1387_4),
    .I1(n5753_14),
    .I2(ff_cache1_address_17_12),
    .I3(ff_cache1_data_mask_3_21) 
);
defparam ff_cache1_data_mask_3_s13.INIT=16'hBF00;
  LUT4 ff_cache2_data_mask_3_s11 (
    .F(ff_cache2_data_mask_3_16),
    .I0(ff_cache2_address_17_14),
    .I1(ff_cache2_already_read_14),
    .I2(ff_cache2_address_17_16),
    .I3(ff_flush_state_2_9) 
);
defparam ff_cache2_data_mask_3_s11.INIT=16'hF400;
  LUT4 n6824_s8 (
    .F(n6824_13),
    .I0(n6824_14),
    .I1(n6824_15),
    .I2(ff_priority[1]),
    .I3(ff_cache_vram_write) 
);
defparam n6824_s8.INIT=16'hCA00;
  LUT4 n5965_s13 (
    .F(n5965_16),
    .I0(n5965_22),
    .I1(n5965_23),
    .I2(n6015_20),
    .I3(ff_priority[1]) 
);
defparam n5965_s13.INIT=16'h0FEE;
  LUT2 n5965_s14 (
    .F(n5965_17),
    .I0(n5995_14),
    .I1(ff_cache1_data_en) 
);
defparam n5965_s14.INIT=4'h4;
  LUT4 n5965_s15 (
    .F(n5965_18),
    .I0(n5970_17),
    .I1(n6535_9),
    .I2(n5965_24),
    .I3(n5966_12) 
);
defparam n5965_s15.INIT=16'h0B00;
  LUT3 n5965_s16 (
    .F(n5965_19),
    .I0(n5987_11),
    .I1(ff_cache3_data_en),
    .I2(n6535_9) 
);
defparam n5965_s16.INIT=8'h40;
  LUT4 n5965_s18 (
    .F(n5965_21),
    .I0(ff_cache0_address_16_13),
    .I1(n5965_29),
    .I2(ff_cache2_address[17]),
    .I3(n5973_13) 
);
defparam n5965_s18.INIT=16'h0777;
  LUT4 n5966_s12 (
    .F(n5966_15),
    .I0(ff_cache0_data_mask[0]),
    .I1(ff_cache0_data_mask[1]),
    .I2(ff_cache0_data_mask[2]),
    .I3(ff_cache0_data_mask[3]) 
);
defparam n5966_s12.INIT=16'h8000;
  LUT2 n5966_s13 (
    .F(n5966_16),
    .I0(n5982_11),
    .I1(ff_cache2_data_en) 
);
defparam n5966_s13.INIT=4'h4;
  LUT4 n5966_s14 (
    .F(n5966_17),
    .I0(ff_cache1_address[16]),
    .I1(w_command_vram_address[16]),
    .I2(n5965_17),
    .I3(ff_flush_state[2]) 
);
defparam n5966_s14.INIT=16'h5300;
  LUT4 n5966_s15 (
    .F(n5966_18),
    .I0(ff_cache3_address[16]),
    .I1(w_command_vram_address[16]),
    .I2(n5970_17),
    .I3(n6535_9) 
);
defparam n5966_s15.INIT=16'hAC00;
  LUT4 n5967_s12 (
    .F(n5967_15),
    .I0(ff_cache2_address[15]),
    .I1(w_command_vram_address[15]),
    .I2(n5966_16),
    .I3(n6308_8) 
);
defparam n5967_s12.INIT=16'hAC00;
  LUT4 n5967_s13 (
    .F(n5967_16),
    .I0(ff_cache3_address[15]),
    .I1(w_command_vram_address[15]),
    .I2(n5970_17),
    .I3(n6535_9) 
);
defparam n5967_s13.INIT=16'hAC00;
  LUT4 n5968_s10 (
    .F(n5968_13),
    .I0(ff_cache1_address[14]),
    .I1(n5965_17),
    .I2(ff_flush_state[2]),
    .I3(ff_cache1_data_en_10) 
);
defparam n5968_s10.INIT=16'h8F00;
  LUT4 n5968_s11 (
    .F(n5968_14),
    .I0(n6535_9),
    .I1(n5970_17),
    .I2(ff_cache3_address[14]),
    .I3(n5968_15) 
);
defparam n5968_s11.INIT=16'h007F;
  LUT4 n5969_s11 (
    .F(n5969_14),
    .I0(ff_cache1_address[13]),
    .I1(w_command_vram_address[13]),
    .I2(n5965_17),
    .I3(ff_flush_state[2]) 
);
defparam n5969_s11.INIT=16'h5300;
  LUT4 n5969_s12 (
    .F(n5969_15),
    .I0(ff_cache3_address[13]),
    .I1(w_command_vram_address[13]),
    .I2(n5970_17),
    .I3(n6535_9) 
);
defparam n5969_s12.INIT=16'hAC00;
  LUT2 n5970_s14 (
    .F(n5970_17),
    .I0(n5987_11),
    .I1(ff_cache3_data_en) 
);
defparam n5970_s14.INIT=4'h4;
  LUT3 n5970_s16 (
    .F(n5970_19),
    .I0(ff_flush_state_2_9),
    .I1(w_command_vram_address[12]),
    .I2(n5966_12) 
);
defparam n5970_s16.INIT=8'h0E;
  LUT4 n5971_s11 (
    .F(n5971_14),
    .I0(ff_cache1_address[11]),
    .I1(w_command_vram_address[11]),
    .I2(n5965_17),
    .I3(ff_flush_state[2]) 
);
defparam n5971_s11.INIT=16'h5300;
  LUT4 n5971_s12 (
    .F(n5971_15),
    .I0(ff_cache3_address[11]),
    .I1(w_command_vram_address[11]),
    .I2(n5970_17),
    .I3(n6535_9) 
);
defparam n5971_s12.INIT=16'hAC00;
  LUT4 n5972_s10 (
    .F(n5972_13),
    .I0(ff_cache1_address[10]),
    .I1(n5965_17),
    .I2(ff_flush_state[2]),
    .I3(ff_cache1_data_en_10) 
);
defparam n5972_s10.INIT=16'h8F00;
  LUT4 n5972_s11 (
    .F(n5972_14),
    .I0(n5970_17),
    .I1(n5972_17),
    .I2(ff_cache2_address[10]),
    .I3(n5973_13) 
);
defparam n5972_s11.INIT=16'h0777;
  LUT3 n5973_s10 (
    .F(n5973_13),
    .I0(n5982_11),
    .I1(ff_cache2_data_en),
    .I2(n6308_8) 
);
defparam n5973_s10.INIT=8'h40;
  LUT4 n5973_s11 (
    .F(n5973_14),
    .I0(ff_cache1_address[9]),
    .I1(n5965_17),
    .I2(ff_flush_state[2]),
    .I3(ff_cache1_data_en_10) 
);
defparam n5973_s11.INIT=16'h8F00;
  LUT4 n5973_s12 (
    .F(n5973_15),
    .I0(n5970_17),
    .I1(n5973_18),
    .I2(ff_cache0_address[9]),
    .I3(n6013_12) 
);
defparam n5973_s12.INIT=16'h0777;
  LUT4 n5974_s12 (
    .F(n5974_15),
    .I0(ff_cache3_address[8]),
    .I1(n6535_9),
    .I2(n5970_17),
    .I3(ff_flush_state_2_9) 
);
defparam n5974_s12.INIT=16'h007F;
  LUT4 n5975_s12 (
    .F(n5975_15),
    .I0(ff_cache2_address[7]),
    .I1(w_command_vram_address[7]),
    .I2(n5966_16),
    .I3(n6308_8) 
);
defparam n5975_s12.INIT=16'hAC00;
  LUT4 n5975_s13 (
    .F(n5975_16),
    .I0(ff_cache3_address[7]),
    .I1(w_command_vram_address[7]),
    .I2(n5970_17),
    .I3(n6535_9) 
);
defparam n5975_s13.INIT=16'hAC00;
  LUT4 n5976_s11 (
    .F(n5976_14),
    .I0(ff_cache1_address[6]),
    .I1(n5965_17),
    .I2(ff_flush_state[2]),
    .I3(ff_cache1_data_en_10) 
);
defparam n5976_s11.INIT=16'h8F00;
  LUT4 n5977_s10 (
    .F(n5977_13),
    .I0(ff_cache1_address[5]),
    .I1(n5965_17),
    .I2(ff_flush_state[2]),
    .I3(ff_cache1_data_en_10) 
);
defparam n5977_s10.INIT=16'h8F00;
  LUT4 n5977_s11 (
    .F(n5977_14),
    .I0(n5970_17),
    .I1(n5977_17),
    .I2(ff_cache2_address[5]),
    .I3(n5973_13) 
);
defparam n5977_s11.INIT=16'h0777;
  LUT3 n5978_s13 (
    .F(n5978_16),
    .I0(ff_flush_state_2_9),
    .I1(w_command_vram_address[4]),
    .I2(n5966_12) 
);
defparam n5978_s13.INIT=8'h0E;
  LUT4 n5979_s12 (
    .F(n5979_15),
    .I0(ff_cache2_address[3]),
    .I1(w_command_vram_address[3]),
    .I2(n5966_16),
    .I3(n6308_8) 
);
defparam n5979_s12.INIT=16'hAC00;
  LUT4 n5979_s13 (
    .F(n5979_16),
    .I0(ff_cache3_address[3]),
    .I1(w_command_vram_address[3]),
    .I2(n5970_17),
    .I3(n6535_9) 
);
defparam n5979_s13.INIT=16'hAC00;
  LUT3 n5980_s13 (
    .F(n5980_16),
    .I0(ff_flush_state_2_9),
    .I1(w_command_vram_address[2]),
    .I2(n5966_12) 
);
defparam n5980_s13.INIT=8'h0E;
  LUT4 n5982_s8 (
    .F(n5982_11),
    .I0(ff_cache2_data_mask[0]),
    .I1(ff_cache2_data_mask[1]),
    .I2(ff_cache2_data_mask[2]),
    .I3(ff_cache2_data_mask[3]) 
);
defparam n5982_s8.INIT=16'h8000;
  LUT4 n5982_s9 (
    .F(n5982_12),
    .I0(ff_cache3_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(n5970_17),
    .I3(n6535_9) 
);
defparam n5982_s9.INIT=16'hAC00;
  LUT4 n5982_s11 (
    .F(n5982_14),
    .I0(ff_cache1_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(n5995_14),
    .I3(ff_cache1_data_en) 
);
defparam n5982_s11.INIT=16'hCACC;
  LUT4 n5982_s12 (
    .F(n5982_15),
    .I0(ff_cache3_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(n5970_17),
    .I3(ff_cache3_data_31_14) 
);
defparam n5982_s12.INIT=16'hAC00;
  LUT4 n5982_s13 (
    .F(n5982_16),
    .I0(n5982_7),
    .I1(n5982_14),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5982_s13.INIT=16'hF53F;
  LUT2 n5983_s14 (
    .F(n5983_17),
    .I0(ff_cache_vram_write),
    .I1(ff_priority[1]) 
);
defparam n5983_s14.INIT=4'h4;
  LUT2 n5983_s15 (
    .F(n5983_18),
    .I0(ff_priority[1]),
    .I1(ff_cache_vram_write) 
);
defparam n5983_s15.INIT=4'h1;
  LUT4 n5984_s13 (
    .F(n5984_16),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[28]),
    .I2(n6003_9),
    .I3(n5965_12) 
);
defparam n5984_s13.INIT=16'h00F1;
  LUT4 n5986_s12 (
    .F(n5986_15),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[26]),
    .I2(n6003_9),
    .I3(n5965_12) 
);
defparam n5986_s12.INIT=16'h00F1;
  LUT4 n5987_s8 (
    .F(n5987_11),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_cache3_data_mask[1]),
    .I2(ff_cache3_data_mask[2]),
    .I3(ff_cache3_data_mask[3]) 
);
defparam n5987_s8.INIT=16'h8000;
  LUT4 n5987_s9 (
    .F(n5987_12),
    .I0(ff_cache2_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(n5966_16),
    .I3(n6308_8) 
);
defparam n5987_s9.INIT=16'hAC00;
  LUT4 n5987_s10 (
    .F(n5987_13),
    .I0(ff_cache0_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(n5966_15),
    .I3(ff_cache0_data_en) 
);
defparam n5987_s10.INIT=16'hCACC;
  LUT4 n5987_s12 (
    .F(n5987_15),
    .I0(ff_cache2_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(n5966_16),
    .I3(ff_cache2_already_read_13) 
);
defparam n5987_s12.INIT=16'hAC00;
  LUT4 n5987_s13 (
    .F(n5987_16),
    .I0(n5987_13),
    .I1(n5987_7),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5987_s13.INIT=16'h3FF5;
  LUT4 n5990_s12 (
    .F(n5990_15),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[22]),
    .I2(n6003_9),
    .I3(n5965_12) 
);
defparam n5990_s12.INIT=16'h00F1;
  LUT4 n5993_s12 (
    .F(n5993_15),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[19]),
    .I2(n6003_9),
    .I3(n5965_12) 
);
defparam n5993_s12.INIT=16'h00F1;
  LUT4 n5995_s9 (
    .F(n5995_12),
    .I0(ff_cache3_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(n5970_17),
    .I3(ff_cache3_data_31_14) 
);
defparam n5995_s9.INIT=16'h5300;
  LUT4 n5995_s10 (
    .F(n5995_13),
    .I0(n5995_16),
    .I1(n5995_8),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5995_s10.INIT=16'h0305;
  LUT4 n5995_s11 (
    .F(n5995_14),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_cache1_data_mask[1]),
    .I2(ff_cache1_data_mask[2]),
    .I3(ff_cache1_data_mask[3]) 
);
defparam n5995_s11.INIT=16'h8000;
  LUT4 n5995_s12 (
    .F(n5995_15),
    .I0(ff_cache3_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(n5970_17),
    .I3(n6535_9) 
);
defparam n5995_s12.INIT=16'hAC00;
  LUT4 n5995_s13 (
    .F(n5995_16),
    .I0(ff_cache0_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(n5966_15),
    .I3(ff_cache0_data_en) 
);
defparam n5995_s13.INIT=16'hCACC;
  LUT4 n5997_s12 (
    .F(n5997_15),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[15]),
    .I2(n6003_9),
    .I3(n5965_12) 
);
defparam n5997_s12.INIT=16'h00F1;
  LUT4 n5998_s12 (
    .F(n5998_15),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[14]),
    .I2(n6003_9),
    .I3(n5965_12) 
);
defparam n5998_s12.INIT=16'h00F1;
  LUT4 n5999_s8 (
    .F(n5999_11),
    .I0(ff_cache1_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(n5965_17),
    .I3(n6535_10) 
);
defparam n5999_s8.INIT=16'hAC00;
  LUT4 n5999_s9 (
    .F(n5999_12),
    .I0(ff_cache2_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(n5982_11),
    .I3(ff_cache2_data_en) 
);
defparam n5999_s9.INIT=16'hCACC;
  LUT4 n5999_s10 (
    .F(n5999_13),
    .I0(ff_cache0_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(n5966_15),
    .I3(ff_cache0_data_en) 
);
defparam n5999_s10.INIT=16'hCACC;
  LUT4 n5999_s11 (
    .F(n5999_14),
    .I0(ff_cache1_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(n5965_17),
    .I3(ff_cache1_already_read_12) 
);
defparam n5999_s11.INIT=16'hAC00;
  LUT4 n5999_s12 (
    .F(n5999_15),
    .I0(n5999_13),
    .I1(n5999_12),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5999_s12.INIT=16'h0C0A;
  LUT4 n6000_s12 (
    .F(n6000_15),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[12]),
    .I2(n6003_9),
    .I3(n5965_12) 
);
defparam n6000_s12.INIT=16'h00F1;
  LUT2 n6002_s11 (
    .F(n6002_14),
    .I0(ff_cache_vram_write),
    .I1(ff_priority[0]) 
);
defparam n6002_s11.INIT=4'h4;
  LUT2 n6002_s14 (
    .F(n6002_17),
    .I0(ff_priority[0]),
    .I1(ff_cache_vram_write) 
);
defparam n6002_s14.INIT=4'h1;
  LUT4 n6003_s8 (
    .F(n6003_11),
    .I0(ff_cache0_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(n5966_15),
    .I3(ff_cache0_data_en) 
);
defparam n6003_s8.INIT=16'hCACC;
  LUT4 n6003_s10 (
    .F(n6003_13),
    .I0(ff_cache1_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(n5995_14),
    .I3(ff_cache1_data_en) 
);
defparam n6003_s10.INIT=16'hCACC;
  LUT4 n6003_s12 (
    .F(n6003_15),
    .I0(ff_cache2_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(n5966_16),
    .I3(n6308_8) 
);
defparam n6003_s12.INIT=16'hAC00;
  LUT4 n6003_s13 (
    .F(n6003_16),
    .I0(n6003_11),
    .I1(n6533_11),
    .I2(n6003_13),
    .I3(n6535_10) 
);
defparam n6003_s13.INIT=16'h0777;
  LUT4 n6010_s12 (
    .F(n6010_15),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[2]),
    .I2(n6003_9),
    .I3(n5965_12) 
);
defparam n6010_s12.INIT=16'h00F1;
  LUT4 n6012_s6 (
    .F(n6012_9),
    .I0(ff_cache3_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n5987_11),
    .I3(ff_cache3_data_en) 
);
defparam n6012_s6.INIT=16'hCACC;
  LUT4 n6012_s8 (
    .F(n6012_11),
    .I0(n6012_14),
    .I1(n6533_11),
    .I2(n6012_15),
    .I3(n6535_10) 
);
defparam n6012_s8.INIT=16'h0777;
  LUT4 n6012_s9 (
    .F(n6012_12),
    .I0(n6012_15),
    .I1(n6012_9),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n6012_s9.INIT=16'hCA00;
  LUT4 n6012_s10 (
    .F(n6012_13),
    .I0(n6012_14),
    .I1(n6012_6),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n6012_s10.INIT=16'h0C0A;
  LUT4 n6013_s14 (
    .F(n6013_17),
    .I0(n5965_17),
    .I1(w_command_vram_wdata_mask[3]),
    .I2(n6013_21),
    .I3(ff_flush_state_2_9) 
);
defparam n6013_s14.INIT=16'h001F;
  LUT4 n6013_s15 (
    .F(n6013_18),
    .I0(n5965_19),
    .I1(ff_cache3_data_mask[3]),
    .I2(ff_cache2_data_mask[3]),
    .I3(n5973_13) 
);
defparam n6013_s15.INIT=16'h0777;
  LUT2 n6013_s17 (
    .F(n6013_20),
    .I0(n6015_20),
    .I1(n6013_15) 
);
defparam n6013_s17.INIT=4'h4;
  LUT4 n6014_s13 (
    .F(n6014_16),
    .I0(ff_cache1_data_mask[2]),
    .I1(n5965_17),
    .I2(ff_flush_state[2]),
    .I3(ff_cache1_data_en_10) 
);
defparam n6014_s13.INIT=16'h8F00;
  LUT4 n6014_s14 (
    .F(n6014_17),
    .I0(n5970_17),
    .I1(n6014_23),
    .I2(ff_cache2_data_mask[2]),
    .I3(n5973_13) 
);
defparam n6014_s14.INIT=16'h0777;
  LUT2 n6014_s15 (
    .F(n6014_18),
    .I0(n6015_20),
    .I1(n6014_15) 
);
defparam n6014_s15.INIT=4'h4;
  LUT4 n6015_s15 (
    .F(n6015_18),
    .I0(ff_cache1_data_mask[1]),
    .I1(w_command_vram_wdata_mask[1]),
    .I2(n5965_17),
    .I3(n6535_10) 
);
defparam n6015_s15.INIT=16'hAC00;
  LUT4 n6015_s16 (
    .F(n6015_19),
    .I0(n5965_19),
    .I1(ff_cache3_data_mask[1]),
    .I2(ff_cache0_data_mask[1]),
    .I3(n6013_12) 
);
defparam n6015_s16.INIT=16'h0777;
  LUT4 n6015_s17 (
    .F(n6015_20),
    .I0(n5982_11),
    .I1(n6015_21),
    .I2(n5987_11),
    .I3(n6015_22) 
);
defparam n6015_s17.INIT=16'hB0BB;
  LUT4 n6016_s13 (
    .F(n6016_16),
    .I0(ff_cache1_data_mask[0]),
    .I1(n5965_17),
    .I2(ff_flush_state[2]),
    .I3(ff_cache1_data_en_10) 
);
defparam n6016_s13.INIT=16'h8F00;
  LUT4 n6016_s14 (
    .F(n6016_17),
    .I0(n5970_17),
    .I1(n6016_23),
    .I2(ff_cache2_data_mask[0]),
    .I3(n5973_13) 
);
defparam n6016_s14.INIT=16'h0777;
  LUT2 n6016_s15 (
    .F(n6016_18),
    .I0(n6015_20),
    .I1(n6016_15) 
);
defparam n6016_s15.INIT=4'h4;
  LUT4 ff_cache_vram_rdata_en_s9 (
    .F(ff_cache_vram_rdata_en_12),
    .I0(n605_9),
    .I1(ff_cache3_already_read),
    .I2(w_cache2_hit),
    .I3(n5753_9) 
);
defparam ff_cache_vram_rdata_en_s9.INIT=16'h0D00;
  LUT4 ff_cache_vram_rdata_en_s10 (
    .F(ff_cache_vram_rdata_en_13),
    .I0(ff_cache0_already_read),
    .I1(n476_9),
    .I2(ff_cache_vram_rdata_en_16),
    .I3(n5735_9) 
);
defparam ff_cache_vram_rdata_en_s10.INIT=16'hBBF0;
  LUT4 n6822_s12 (
    .F(n6822_18),
    .I0(ff_cache3_already_read),
    .I1(n605_9),
    .I2(n5753_9),
    .I3(w_cache2_hit) 
);
defparam n6822_s12.INIT=16'h00BF;
  LUT3 n6824_s9 (
    .F(n6824_14),
    .I0(n5966_15),
    .I1(n5995_14),
    .I2(ff_priority[0]) 
);
defparam n6824_s9.INIT=8'hCA;
  LUT3 n6824_s10 (
    .F(n6824_15),
    .I0(n5982_11),
    .I1(n5987_11),
    .I2(ff_priority[0]) 
);
defparam n6824_s10.INIT=8'hCA;
  LUT3 n5965_s19 (
    .F(n5965_22),
    .I0(n5995_14),
    .I1(ff_priority[0]),
    .I2(ff_cache1_data_en) 
);
defparam n5965_s19.INIT=8'h40;
  LUT3 n5965_s20 (
    .F(n5965_23),
    .I0(ff_priority[0]),
    .I1(n5966_15),
    .I2(ff_cache0_data_en) 
);
defparam n5965_s20.INIT=8'h10;
  LUT3 n5965_s21 (
    .F(n5965_24),
    .I0(n5982_11),
    .I1(ff_cache2_data_en),
    .I2(n6308_8) 
);
defparam n5965_s21.INIT=8'hB0;
  LUT4 n5968_s12 (
    .F(n5968_15),
    .I0(n5982_11),
    .I1(ff_cache2_address[14]),
    .I2(ff_cache2_data_en),
    .I3(n6308_8) 
);
defparam n5968_s12.INIT=16'h4000;
  LUT4 n6012_s11 (
    .F(n6012_14),
    .I0(ff_cache0_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n5966_15),
    .I3(ff_cache0_data_en) 
);
defparam n6012_s11.INIT=16'hCACC;
  LUT4 n6012_s12 (
    .F(n6012_15),
    .I0(ff_cache1_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n5995_14),
    .I3(ff_cache1_data_en) 
);
defparam n6012_s12.INIT=16'hCACC;
  LUT3 n6013_s18 (
    .F(n6013_21),
    .I0(ff_cache1_data_mask[3]),
    .I1(ff_cache1_data_en),
    .I2(n6535_10) 
);
defparam n6013_s18.INIT=8'hB0;
  LUT2 n6015_s18 (
    .F(n6015_21),
    .I0(ff_priority[0]),
    .I1(ff_cache2_data_en) 
);
defparam n6015_s18.INIT=4'h4;
  LUT2 n6015_s19 (
    .F(n6015_22),
    .I0(ff_cache3_data_en),
    .I1(ff_priority[0]) 
);
defparam n6015_s19.INIT=4'h8;
  LUT4 n6013_s19 (
    .F(n6013_23),
    .I0(n5995_14),
    .I1(ff_priority[0]),
    .I2(ff_cache1_data_en),
    .I3(n5965_23) 
);
defparam n6013_s19.INIT=16'h00BF;
  LUT4 ff_cache2_already_read_s11 (
    .F(ff_cache2_already_read_16),
    .I0(n6822_15),
    .I1(ff_cache_vram_write),
    .I2(n5388_7),
    .I3(ff_cache0_already_read_17) 
);
defparam ff_cache2_already_read_s11.INIT=16'hF800;
  LUT4 ff_cache0_address_16_s10 (
    .F(ff_cache0_address_16_16),
    .I0(n6822_21),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]),
    .I3(ff_cache0_data_en) 
);
defparam ff_cache0_address_16_s10.INIT=16'hFD00;
  LUT3 ff_cache0_already_read_s10 (
    .F(ff_cache0_already_read_15),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]),
    .I2(ff_cache_vram_rdata_en_20) 
);
defparam ff_cache0_already_read_s10.INIT=8'h10;
  LUT4 n6822_s14 (
    .F(n6822_21),
    .I0(ff_cache2_data_en),
    .I1(ff_cache3_data_en),
    .I2(ff_cache0_data_en),
    .I3(ff_cache1_data_en) 
);
defparam n6822_s14.INIT=16'h8000;
  LUT3 ff_cache3_already_read_s10 (
    .F(ff_cache3_already_read_15),
    .I0(ff_cache2_data_en),
    .I1(ff_cache0_data_en),
    .I2(ff_cache1_data_en) 
);
defparam ff_cache3_already_read_s10.INIT=8'h80;
  LUT4 ff_cache2_address_17_s10 (
    .F(ff_cache2_address_17_16),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]),
    .I2(w_command_vram_rdata_en),
    .I3(n5388_7) 
);
defparam ff_cache2_address_17_s10.INIT=16'hBF00;
  LUT3 ff_cache2_already_read_s12 (
    .F(ff_cache2_already_read_18),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]),
    .I2(ff_cache_vram_rdata_en_20) 
);
defparam ff_cache2_already_read_s12.INIT=8'h40;
  LUT4 n6308_s4 (
    .F(n6308_10),
    .I0(n6308_8),
    .I1(n6535_10),
    .I2(ff_start),
    .I3(ff_cache_flush_start) 
);
defparam n6308_s4.INIT=16'h000E;
  LUT3 ff_vram_address_17_s12 (
    .F(ff_vram_address_17_17),
    .I0(ff_start),
    .I1(ff_cache_flush_start),
    .I2(ff_vram_valid_8_34) 
);
defparam ff_vram_address_17_s12.INIT=8'h10;
  LUT4 ff_vram_address_17_s13 (
    .F(ff_vram_address_17_19),
    .I0(w_command_vram_valid),
    .I1(ff_vram_address_17_15),
    .I2(ff_start),
    .I3(ff_cache_flush_start) 
);
defparam ff_vram_address_17_s13.INIT=16'h0001;
  LUT3 ff_cache0_data_7_s8 (
    .F(ff_cache0_data_7_14),
    .I0(n5388_7),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache_vram_address[1]) 
);
defparam ff_cache0_data_7_s8.INIT=8'h01;
  LUT4 n5735_s5 (
    .F(n5735_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5735_9),
    .I3(n5753_14) 
);
defparam n5735_s5.INIT=16'h0EFF;
  LUT4 n5743_s5 (
    .F(n5743_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n1387_4),
    .I3(n5753_14) 
);
defparam n5743_s5.INIT=16'h0EFF;
  LUT4 n5753_s6 (
    .F(n5753_12),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5753_9),
    .I3(n5753_14) 
);
defparam n5753_s6.INIT=16'h0EFF;
  LUT3 ff_cache0_data_15_s8 (
    .F(ff_cache0_data_15_14),
    .I0(n5388_7),
    .I1(ff_cache_vram_address[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam ff_cache0_data_15_s8.INIT=8'h10;
  LUT4 n5734_s4 (
    .F(n5734_10),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(n5735_9),
    .I3(n5753_14) 
);
defparam n5734_s4.INIT=16'h0BFF;
  LUT4 n5742_s5 (
    .F(n5742_11),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(n1387_4),
    .I3(n5753_14) 
);
defparam n5742_s5.INIT=16'h0BFF;
  LUT4 n5747_s5 (
    .F(n5747_11),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(w_cache2_hit),
    .I3(n5753_14) 
);
defparam n5747_s5.INIT=16'h0BFF;
  LUT4 n5752_s4 (
    .F(n5752_10),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(n5753_9),
    .I3(n5753_14) 
);
defparam n5752_s4.INIT=16'h0BFF;
  LUT3 ff_cache0_data_23_s8 (
    .F(ff_cache0_data_23_14),
    .I0(n5388_7),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache_vram_address[1]) 
);
defparam ff_cache0_data_23_s8.INIT=8'h10;
  LUT4 n5733_s4 (
    .F(n5733_10),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5735_9),
    .I3(n5753_14) 
);
defparam n5733_s4.INIT=16'h0BFF;
  LUT4 n5741_s5 (
    .F(n5741_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n1387_4),
    .I3(n5753_14) 
);
defparam n5741_s5.INIT=16'h0BFF;
  LUT4 n5746_s5 (
    .F(n5746_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(w_cache2_hit),
    .I3(n5753_14) 
);
defparam n5746_s5.INIT=16'h0BFF;
  LUT4 n5751_s4 (
    .F(n5751_10),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5753_9),
    .I3(n5753_14) 
);
defparam n5751_s4.INIT=16'h0BFF;
  LUT3 ff_cache0_data_31_s9 (
    .F(ff_cache0_data_31_15),
    .I0(n5388_7),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache_vram_address[1]) 
);
defparam ff_cache0_data_31_s9.INIT=8'h40;
  LUT4 n5732_s4 (
    .F(n5732_10),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5735_9),
    .I3(n5753_14) 
);
defparam n5732_s4.INIT=16'h07FF;
  LUT4 n5740_s5 (
    .F(n5740_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n1387_4),
    .I3(n5753_14) 
);
defparam n5740_s5.INIT=16'h07FF;
  LUT4 n5745_s5 (
    .F(n5745_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(w_cache2_hit),
    .I3(n5753_14) 
);
defparam n5745_s5.INIT=16'h07FF;
  LUT4 n5750_s4 (
    .F(n5750_10),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5753_9),
    .I3(n5753_14) 
);
defparam n5750_s4.INIT=16'h07FF;
  LUT4 ff_cache1_data_7_s7 (
    .F(ff_cache1_data_7_13),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_priority[1]),
    .I2(ff_priority[0]),
    .I3(ff_cache_vram_rdata_en_20) 
);
defparam ff_cache1_data_7_s7.INIT=16'h2000;
  LUT4 ff_cache1_data_15_s7 (
    .F(ff_cache1_data_15_13),
    .I0(ff_cache1_data_mask[1]),
    .I1(ff_priority[1]),
    .I2(ff_priority[0]),
    .I3(ff_cache_vram_rdata_en_20) 
);
defparam ff_cache1_data_15_s7.INIT=16'h2000;
  LUT4 ff_cache1_data_23_s7 (
    .F(ff_cache1_data_23_13),
    .I0(ff_cache1_data_mask[2]),
    .I1(ff_priority[1]),
    .I2(ff_priority[0]),
    .I3(ff_cache_vram_rdata_en_20) 
);
defparam ff_cache1_data_23_s7.INIT=16'h2000;
  LUT4 ff_cache1_data_31_s9 (
    .F(ff_cache1_data_31_15),
    .I0(ff_cache1_data_mask[3]),
    .I1(ff_priority[1]),
    .I2(ff_priority[0]),
    .I3(ff_cache_vram_rdata_en_20) 
);
defparam ff_cache1_data_31_s9.INIT=16'h2000;
  LUT3 ff_cache3_already_read_s11 (
    .F(ff_cache3_already_read_17),
    .I0(w_command_vram_rdata_en),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]) 
);
defparam ff_cache3_already_read_s11.INIT=8'h80;
  LUT4 ff_cache3_data_7_s7 (
    .F(ff_cache3_data_7_13),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]),
    .I3(ff_cache_vram_rdata_en_20) 
);
defparam ff_cache3_data_7_s7.INIT=16'h8000;
  LUT4 ff_cache3_data_15_s7 (
    .F(ff_cache3_data_15_13),
    .I0(ff_cache3_data_mask[1]),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]),
    .I3(ff_cache_vram_rdata_en_20) 
);
defparam ff_cache3_data_15_s7.INIT=16'h8000;
  LUT4 ff_cache3_data_23_s7 (
    .F(ff_cache3_data_23_13),
    .I0(ff_cache3_data_mask[2]),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]),
    .I3(ff_cache_vram_rdata_en_20) 
);
defparam ff_cache3_data_23_s7.INIT=16'h8000;
  LUT4 ff_cache3_data_31_s10 (
    .F(ff_cache3_data_31_16),
    .I0(ff_cache3_data_mask[3]),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]),
    .I3(ff_cache_vram_rdata_en_20) 
);
defparam ff_cache3_data_31_s10.INIT=16'h8000;
  LUT4 ff_cache2_data_31_s8 (
    .F(ff_cache2_data_31_14),
    .I0(ff_cache2_address_17_13),
    .I1(n73_3),
    .I2(ff_cache3_data_en),
    .I3(w_cache2_hit) 
);
defparam ff_cache2_data_31_s8.INIT=16'h0075;
  LUT4 n6823_s6 (
    .F(n6823_13),
    .I0(n1387_4),
    .I1(w_cache2_hit),
    .I2(n19_3),
    .I3(ff_cache0_data_en) 
);
defparam n6823_s6.INIT=16'hB0BB;
  LUT3 n5121_s5 (
    .F(n5121_10),
    .I0(n5388_7),
    .I1(n19_3),
    .I2(ff_cache0_data_en) 
);
defparam n5121_s5.INIT=8'h45;
  LUT4 n5971_s14 (
    .F(n5971_18),
    .I0(ff_cache0_address[11]),
    .I1(n5966_15),
    .I2(n6533_11),
    .I3(ff_cache0_data_en) 
);
defparam n5971_s14.INIT=16'h2000;
  LUT4 n5969_s14 (
    .F(n5969_18),
    .I0(ff_cache0_address[13]),
    .I1(n5966_15),
    .I2(n6533_11),
    .I3(ff_cache0_data_en) 
);
defparam n5969_s14.INIT=16'h2000;
  LUT4 n5966_s17 (
    .F(n5966_21),
    .I0(ff_cache0_address[16]),
    .I1(n5966_15),
    .I2(n6533_11),
    .I3(ff_cache0_data_en) 
);
defparam n5966_s17.INIT=16'h2000;
  LUT4 ff_cache3_already_read_s12 (
    .F(ff_cache3_already_read_19),
    .I0(ff_vram_wdata_31_10),
    .I1(ff_cache1_already_read_9),
    .I2(n6822_15),
    .I3(n5388_7) 
);
defparam ff_cache3_already_read_s12.INIT=16'h007F;
  LUT3 n6015_s20 (
    .F(n6015_24),
    .I0(ff_cache1_already_read_9),
    .I1(n6822_15),
    .I2(n5981_27) 
);
defparam n6015_s20.INIT=8'h80;
  LUT4 n5965_s23 (
    .F(n5965_27),
    .I0(n5965_16),
    .I1(ff_cache1_already_read_9),
    .I2(n6822_15),
    .I3(ff_cache_vram_write) 
);
defparam n5965_s23.INIT=16'h007F;
  LUT4 ff_cache0_already_read_s11 (
    .F(ff_cache0_already_read_17),
    .I0(ff_start),
    .I1(w_cache_vram_rdata_en),
    .I2(ff_flush_state_2_9),
    .I3(n6822_23) 
);
defparam ff_cache0_already_read_s11.INIT=16'h1000;
  LUT4 ff_cache_vram_rdata_en_s12 (
    .F(ff_cache_vram_rdata_en_16),
    .I0(n519_9),
    .I1(ff_cache1_already_read),
    .I2(n37_3),
    .I3(ff_cache1_data_en) 
);
defparam ff_cache_vram_rdata_en_s12.INIT=16'h0D00;
  LUT4 ff_cache1_data_31_s10 (
    .F(ff_cache1_data_31_17),
    .I0(ff_cache1_address_17_12),
    .I1(ff_cache1_already_read_9),
    .I2(n37_3),
    .I3(ff_cache1_data_en) 
);
defparam ff_cache1_data_31_s10.INIT=16'hB0BB;
  LUT3 ff_cache0_already_read_s12 (
    .F(ff_cache0_already_read_19),
    .I0(n37_3),
    .I1(ff_cache1_data_en),
    .I2(ff_cache1_already_read_9) 
);
defparam ff_cache0_already_read_s12.INIT=8'hB0;
  LUT4 n5121_s7 (
    .F(n1394_5),
    .I0(n529_9),
    .I1(n1249_3),
    .I2(n37_3),
    .I3(ff_cache1_data_en) 
);
defparam n5121_s7.INIT=16'hCACC;
  LUT4 n5120_s6 (
    .F(n1393_5),
    .I0(n528_9),
    .I1(n1248_3),
    .I2(n37_3),
    .I3(ff_cache1_data_en) 
);
defparam n5120_s6.INIT=16'hCACC;
  LUT4 n5119_s6 (
    .F(n1392_5),
    .I0(n527_9),
    .I1(n1247_3),
    .I2(n37_3),
    .I3(ff_cache1_data_en) 
);
defparam n5119_s6.INIT=16'hCACC;
  LUT4 n5118_s6 (
    .F(n1391_5),
    .I0(n526_9),
    .I1(n1246_3),
    .I2(n37_3),
    .I3(ff_cache1_data_en) 
);
defparam n5118_s6.INIT=16'hCACC;
  LUT4 n5117_s6 (
    .F(n1390_5),
    .I0(n525_9),
    .I1(n1245_3),
    .I2(n37_3),
    .I3(ff_cache1_data_en) 
);
defparam n5117_s6.INIT=16'hCACC;
  LUT4 n5116_s6 (
    .F(n1389_5),
    .I0(n524_9),
    .I1(n1244_3),
    .I2(n37_3),
    .I3(ff_cache1_data_en) 
);
defparam n5116_s6.INIT=16'hCACC;
  LUT4 n5115_s6 (
    .F(n1388_5),
    .I0(n523_9),
    .I1(n1243_3),
    .I2(n37_3),
    .I3(ff_cache1_data_en) 
);
defparam n5115_s6.INIT=16'hCACC;
  LUT4 n5114_s8 (
    .F(n1387_6),
    .I0(n522_9),
    .I1(n1242_3),
    .I2(n37_3),
    .I3(ff_cache1_data_en) 
);
defparam n5114_s8.INIT=16'hCACC;
  LUT4 ff_cache_vram_rdata_en_s13 (
    .F(ff_cache_vram_rdata_en_18),
    .I0(n562_9),
    .I1(ff_cache2_already_read),
    .I2(n55_3),
    .I3(ff_cache2_data_en) 
);
defparam ff_cache_vram_rdata_en_s13.INIT=16'h0D00;
  LUT4 ff_cache2_data_mask_3_s12 (
    .F(ff_cache2_data_mask_3_18),
    .I0(n55_3),
    .I1(ff_cache2_data_en),
    .I2(ff_cache2_address_17_13),
    .I3(n5753_14) 
);
defparam ff_cache2_data_mask_3_s12.INIT=16'h0B00;
  LUT4 ff_cache3_address_17_s11 (
    .F(ff_cache3_address_17_17),
    .I0(n5388_7),
    .I1(n55_3),
    .I2(ff_cache2_data_en),
    .I3(ff_cache2_already_read_14) 
);
defparam ff_cache3_address_17_s11.INIT=16'h00EF;
  LUT4 ff_cache3_data_31_s11 (
    .F(ff_cache3_data_31_18),
    .I0(n5388_7),
    .I1(n55_3),
    .I2(ff_cache2_data_en),
    .I3(ff_cache2_already_read_16) 
);
defparam ff_cache3_data_31_s11.INIT=16'hEF00;
  LUT4 n6011_s13 (
    .F(n6011_17),
    .I0(ff_cache0_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n5966_15),
    .I3(ff_cache0_data_en) 
);
defparam n6011_s13.INIT=16'hCACC;
  LUT4 n6010_s13 (
    .F(n6010_17),
    .I0(ff_cache0_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n5966_15),
    .I3(ff_cache0_data_en) 
);
defparam n6010_s13.INIT=16'hCACC;
  LUT4 n6009_s13 (
    .F(n6009_17),
    .I0(ff_cache0_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n5966_15),
    .I3(ff_cache0_data_en) 
);
defparam n6009_s13.INIT=16'hCACC;
  LUT4 n6008_s14 (
    .F(n6008_18),
    .I0(ff_cache0_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n5966_15),
    .I3(ff_cache0_data_en) 
);
defparam n6008_s14.INIT=16'hCACC;
  LUT4 n6007_s13 (
    .F(n6007_17),
    .I0(ff_cache0_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n5966_15),
    .I3(ff_cache0_data_en) 
);
defparam n6007_s13.INIT=16'hCACC;
  LUT4 n6006_s14 (
    .F(n6006_18),
    .I0(ff_cache0_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n5966_15),
    .I3(ff_cache0_data_en) 
);
defparam n6006_s14.INIT=16'hCACC;
  LUT4 n6004_s13 (
    .F(n6004_17),
    .I0(ff_cache0_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(n5966_15),
    .I3(ff_cache0_data_en) 
);
defparam n6004_s13.INIT=16'hCACC;
  LUT4 n6002_s16 (
    .F(n6002_20),
    .I0(ff_cache0_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(n5966_15),
    .I3(ff_cache0_data_en) 
);
defparam n6002_s16.INIT=16'hCACC;
  LUT4 n6001_s14 (
    .F(n6001_18),
    .I0(ff_cache0_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(n5966_15),
    .I3(ff_cache0_data_en) 
);
defparam n6001_s14.INIT=16'hCACC;
  LUT4 n6000_s13 (
    .F(n6000_17),
    .I0(ff_cache0_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(n5966_15),
    .I3(ff_cache0_data_en) 
);
defparam n6000_s13.INIT=16'hCACC;
  LUT4 n5994_s13 (
    .F(n5994_17),
    .I0(ff_cache0_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(n5966_15),
    .I3(ff_cache0_data_en) 
);
defparam n5994_s13.INIT=16'hCACC;
  LUT4 n5993_s13 (
    .F(n5993_17),
    .I0(ff_cache0_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(n5966_15),
    .I3(ff_cache0_data_en) 
);
defparam n5993_s13.INIT=16'hCACC;
  LUT4 n5992_s13 (
    .F(n5992_17),
    .I0(ff_cache0_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(n5966_15),
    .I3(ff_cache0_data_en) 
);
defparam n5992_s13.INIT=16'hCACC;
  LUT4 n5990_s13 (
    .F(n5990_17),
    .I0(ff_cache0_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(n5966_15),
    .I3(ff_cache0_data_en) 
);
defparam n5990_s13.INIT=16'hCACC;
  LUT4 n5989_s14 (
    .F(n5989_18),
    .I0(ff_cache0_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(n5966_15),
    .I3(ff_cache0_data_en) 
);
defparam n5989_s14.INIT=16'hCACC;
  LUT4 n5986_s13 (
    .F(n5986_17),
    .I0(ff_cache0_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(n5966_15),
    .I3(ff_cache0_data_en) 
);
defparam n5986_s13.INIT=16'hCACC;
  LUT4 n5985_s14 (
    .F(n5985_18),
    .I0(ff_cache0_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(n5966_15),
    .I3(ff_cache0_data_en) 
);
defparam n5985_s14.INIT=16'hCACC;
  LUT4 n5984_s14 (
    .F(n5984_18),
    .I0(ff_cache0_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(n5966_15),
    .I3(ff_cache0_data_en) 
);
defparam n5984_s14.INIT=16'hCACC;
  LUT4 n5983_s16 (
    .F(n5983_20),
    .I0(ff_cache0_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(n5966_15),
    .I3(ff_cache0_data_en) 
);
defparam n5983_s16.INIT=16'hCACC;
  LUT4 n5982_s14 (
    .F(n5982_18),
    .I0(ff_cache0_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(n5966_15),
    .I3(ff_cache0_data_en) 
);
defparam n5982_s14.INIT=16'hCACC;
  LUT4 n5981_s15 (
    .F(n5981_19),
    .I0(ff_cache0_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(n5966_15),
    .I3(ff_cache0_data_en) 
);
defparam n5981_s15.INIT=16'hCACC;
  LUT4 n6005_s14 (
    .F(n6005_18),
    .I0(ff_cache0_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n5966_15),
    .I3(ff_cache0_data_en) 
);
defparam n6005_s14.INIT=16'hCACC;
  LUT4 n5998_s13 (
    .F(n5998_17),
    .I0(ff_cache0_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(n5966_15),
    .I3(ff_cache0_data_en) 
);
defparam n5998_s13.INIT=16'hCACC;
  LUT4 n5997_s13 (
    .F(n5997_17),
    .I0(ff_cache0_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(n5966_15),
    .I3(ff_cache0_data_en) 
);
defparam n5997_s13.INIT=16'hCACC;
  LUT4 n5996_s14 (
    .F(n5996_18),
    .I0(ff_cache0_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(n5966_15),
    .I3(ff_cache0_data_en) 
);
defparam n5996_s14.INIT=16'hCACC;
  LUT4 n5991_s14 (
    .F(n5991_18),
    .I0(ff_cache0_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(n5966_15),
    .I3(ff_cache0_data_en) 
);
defparam n5991_s14.INIT=16'hCACC;
  LUT4 n5988_s14 (
    .F(n5988_18),
    .I0(ff_cache0_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(n5966_15),
    .I3(ff_cache0_data_en) 
);
defparam n5988_s14.INIT=16'hCACC;
  LUT4 n6012_s13 (
    .F(n6012_17),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n6012_s13.INIT=16'hE00E;
  LUT4 n6011_s14 (
    .F(n6011_19),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[1]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n6011_s14.INIT=16'hE00E;
  LUT4 n6008_s15 (
    .F(n6008_20),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[4]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n6008_s15.INIT=16'hE00E;
  LUT4 n6006_s15 (
    .F(n6006_20),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[6]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n6006_s15.INIT=16'hE00E;
  LUT4 n6004_s14 (
    .F(n6004_19),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[8]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n6004_s14.INIT=16'hE00E;
  LUT4 n6002_s17 (
    .F(n6002_22),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[10]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n6002_s17.INIT=16'hE00E;
  LUT4 n6001_s15 (
    .F(n6001_20),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[11]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n6001_s15.INIT=16'hE00E;
  LUT4 n5996_s15 (
    .F(n5996_20),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[16]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5996_s15.INIT=16'hE00E;
  LUT4 n5994_s14 (
    .F(n5994_19),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[18]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5994_s14.INIT=16'hE00E;
  LUT4 n5989_s15 (
    .F(n5989_20),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[23]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5989_s15.INIT=16'hE00E;
  LUT4 n5985_s15 (
    .F(n5985_20),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[27]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5985_s15.INIT=16'hE00E;
  LUT4 n5983_s17 (
    .F(n5983_22),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[29]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5983_s17.INIT=16'hE00E;
  LUT4 n5981_s16 (
    .F(n5981_21),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[31]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5981_s16.INIT=16'hE00E;
  LUT3 n6009_s14 (
    .F(n6009_19),
    .I0(w_command_vram_wdata[3]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]) 
);
defparam n6009_s14.INIT=8'h82;
  LUT4 n6005_s15 (
    .F(n6005_20),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[7]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n6005_s15.INIT=16'hE00E;
  LUT3 n5992_s14 (
    .F(n5992_19),
    .I0(w_command_vram_wdata[20]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]) 
);
defparam n5992_s14.INIT=8'h82;
  LUT4 n5991_s15 (
    .F(n5991_20),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[21]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5991_s15.INIT=16'hE00E;
  LUT4 n5988_s15 (
    .F(n5988_20),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[24]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5988_s15.INIT=16'hE00E;
  LUT4 n5965_s24 (
    .F(n5965_29),
    .I0(ff_cache0_address[17]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[2]) 
);
defparam n5965_s24.INIT=16'h2000;
  LUT4 n5970_s17 (
    .F(n5970_21),
    .I0(n5966_15),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[2]) 
);
defparam n5970_s17.INIT=16'h1000;
  LUT4 n6010_s14 (
    .F(n6010_19),
    .I0(ff_cache2_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n5982_11),
    .I3(ff_cache2_data_en) 
);
defparam n6010_s14.INIT=16'hCACC;
  LUT4 n6009_s15 (
    .F(n6009_21),
    .I0(ff_cache2_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n5982_11),
    .I3(ff_cache2_data_en) 
);
defparam n6009_s15.INIT=16'hCACC;
  LUT4 n6007_s14 (
    .F(n6007_19),
    .I0(ff_cache2_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n5982_11),
    .I3(ff_cache2_data_en) 
);
defparam n6007_s14.INIT=16'hCACC;
  LUT4 n6006_s16 (
    .F(n6006_22),
    .I0(ff_cache2_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n5982_11),
    .I3(ff_cache2_data_en) 
);
defparam n6006_s16.INIT=16'hCACC;
  LUT4 n6005_s16 (
    .F(n6005_22),
    .I0(ff_cache2_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n5982_11),
    .I3(ff_cache2_data_en) 
);
defparam n6005_s16.INIT=16'hCACC;
  LUT4 n6003_s14 (
    .F(n6003_18),
    .I0(ff_cache2_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(n5982_11),
    .I3(ff_cache2_data_en) 
);
defparam n6003_s14.INIT=16'hCACC;
  LUT4 n6002_s18 (
    .F(n6002_24),
    .I0(ff_cache2_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(n5982_11),
    .I3(ff_cache2_data_en) 
);
defparam n6002_s18.INIT=16'hCACC;
  LUT4 n6001_s16 (
    .F(n6001_22),
    .I0(ff_cache2_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(n5982_11),
    .I3(ff_cache2_data_en) 
);
defparam n6001_s16.INIT=16'hCACC;
  LUT4 n6000_s14 (
    .F(n6000_19),
    .I0(ff_cache2_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(n5982_11),
    .I3(ff_cache2_data_en) 
);
defparam n6000_s14.INIT=16'hCACC;
  LUT4 n5998_s14 (
    .F(n5998_19),
    .I0(ff_cache2_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(n5982_11),
    .I3(ff_cache2_data_en) 
);
defparam n5998_s14.INIT=16'hCACC;
  LUT4 n5997_s14 (
    .F(n5997_19),
    .I0(ff_cache2_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(n5982_11),
    .I3(ff_cache2_data_en) 
);
defparam n5997_s14.INIT=16'hCACC;
  LUT4 n5996_s16 (
    .F(n5996_22),
    .I0(ff_cache2_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(n5982_11),
    .I3(ff_cache2_data_en) 
);
defparam n5996_s16.INIT=16'hCACC;
  LUT4 n5995_s14 (
    .F(n5995_18),
    .I0(ff_cache2_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(n5982_11),
    .I3(ff_cache2_data_en) 
);
defparam n5995_s14.INIT=16'hCACC;
  LUT4 n5994_s15 (
    .F(n5994_21),
    .I0(ff_cache2_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(n5982_11),
    .I3(ff_cache2_data_en) 
);
defparam n5994_s15.INIT=16'hCACC;
  LUT4 n5993_s14 (
    .F(n5993_19),
    .I0(ff_cache2_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(n5982_11),
    .I3(ff_cache2_data_en) 
);
defparam n5993_s14.INIT=16'hCACC;
  LUT4 n5992_s15 (
    .F(n5992_21),
    .I0(ff_cache2_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(n5982_11),
    .I3(ff_cache2_data_en) 
);
defparam n5992_s15.INIT=16'hCACC;
  LUT4 n5990_s14 (
    .F(n5990_19),
    .I0(ff_cache2_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(n5982_11),
    .I3(ff_cache2_data_en) 
);
defparam n5990_s14.INIT=16'hCACC;
  LUT4 n5989_s16 (
    .F(n5989_22),
    .I0(ff_cache2_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(n5982_11),
    .I3(ff_cache2_data_en) 
);
defparam n5989_s16.INIT=16'hCACC;
  LUT4 n5986_s14 (
    .F(n5986_19),
    .I0(ff_cache2_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(n5982_11),
    .I3(ff_cache2_data_en) 
);
defparam n5986_s14.INIT=16'hCACC;
  LUT4 n5985_s16 (
    .F(n5985_22),
    .I0(ff_cache2_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(n5982_11),
    .I3(ff_cache2_data_en) 
);
defparam n5985_s16.INIT=16'hCACC;
  LUT4 n5984_s15 (
    .F(n5984_20),
    .I0(ff_cache2_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(n5982_11),
    .I3(ff_cache2_data_en) 
);
defparam n5984_s15.INIT=16'hCACC;
  LUT4 n5983_s18 (
    .F(n5983_24),
    .I0(ff_cache2_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(n5982_11),
    .I3(ff_cache2_data_en) 
);
defparam n5983_s18.INIT=16'hCACC;
  LUT4 n5981_s17 (
    .F(n5981_23),
    .I0(ff_cache2_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(n5982_11),
    .I3(ff_cache2_data_en) 
);
defparam n5981_s17.INIT=16'hCACC;
  LUT4 n6011_s15 (
    .F(n6011_21),
    .I0(ff_cache2_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n5982_11),
    .I3(ff_cache2_data_en) 
);
defparam n6011_s15.INIT=16'hCACC;
  LUT4 n6008_s16 (
    .F(n6008_22),
    .I0(ff_cache2_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n5982_11),
    .I3(ff_cache2_data_en) 
);
defparam n6008_s16.INIT=16'hCACC;
  LUT4 n6004_s15 (
    .F(n6004_21),
    .I0(ff_cache2_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(n5982_11),
    .I3(ff_cache2_data_en) 
);
defparam n6004_s15.INIT=16'hCACC;
  LUT4 n5991_s16 (
    .F(n5991_22),
    .I0(ff_cache2_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(n5982_11),
    .I3(ff_cache2_data_en) 
);
defparam n5991_s16.INIT=16'hCACC;
  LUT4 n5988_s16 (
    .F(n5988_22),
    .I0(ff_cache2_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(n5982_11),
    .I3(ff_cache2_data_en) 
);
defparam n5988_s16.INIT=16'hCACC;
  LUT4 ff_cache1_data_mask_3_s15 (
    .F(ff_cache1_data_mask_3_21),
    .I0(ff_start),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(n6822_23) 
);
defparam ff_cache1_data_mask_3_s15.INIT=16'h0100;
  LUT4 n5974_s13 (
    .F(n5974_17),
    .I0(ff_cache1_address[8]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(n5965_17) 
);
defparam n5974_s13.INIT=16'h0200;
  LUT4 n5965_s25 (
    .F(n5965_31),
    .I0(n5965_17),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(n5965_18) 
);
defparam n5965_s25.INIT=16'hFE00;
  LUT4 n5976_s13 (
    .F(n5976_17),
    .I0(ff_cache2_address[6]),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[0]) 
);
defparam n5976_s13.INIT=16'h2000;
  LUT4 n6005_s17 (
    .F(n6005_24),
    .I0(n6005_22),
    .I1(n6308_8),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n6005_s17.INIT=16'h0777;
  LUT4 n6001_s17 (
    .F(n6001_24),
    .I0(n6001_18),
    .I1(n6533_11),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n6001_s17.INIT=16'h0777;
  LUT4 n5991_s17 (
    .F(n5991_24),
    .I0(n5991_28),
    .I1(n6535_10),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5991_s17.INIT=16'h0777;
  LUT4 n5988_s17 (
    .F(n5988_24),
    .I0(n5988_28),
    .I1(n6535_10),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5988_s17.INIT=16'h0777;
  LUT4 n5985_s17 (
    .F(n5985_24),
    .I0(n5985_26),
    .I1(n6535_9),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5985_s17.INIT=16'h0777;
  LUT3 n5984_s16 (
    .F(n5984_22),
    .I0(ff_busy),
    .I1(w_command_vram_write),
    .I2(n5981_27) 
);
defparam n5984_s16.INIT=8'h70;
  LUT3 ff_vram_wdata_31_s9 (
    .F(ff_vram_wdata_31_13),
    .I0(ff_busy),
    .I1(w_command_vram_write),
    .I2(ff_flush_state_2_9) 
);
defparam ff_vram_wdata_31_s9.INIT=8'h70;
  LUT4 n6822_s15 (
    .F(n6822_23),
    .I0(w_command_vram_valid),
    .I1(ff_cache_flush_start),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n6822_s15.INIT=16'h0111;
  LUT3 n5981_s18 (
    .F(n5981_25),
    .I0(ff_busy),
    .I1(w_command_vram_write),
    .I2(n5748_12) 
);
defparam n5981_s18.INIT=8'h07;
  LUT4 n5970_s18 (
    .F(n5970_23),
    .I0(n5965_27),
    .I1(ff_flush_state_2_9),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5970_s18.INIT=16'h0BBB;
  LUT3 n5964_s6 (
    .F(n5964_12),
    .I0(ff_busy),
    .I1(w_command_vram_write),
    .I2(n5964_10) 
);
defparam n5964_s6.INIT=8'h70;
  LUT4 n6016_s17 (
    .F(n6016_21),
    .I0(n6016_10),
    .I1(ff_busy),
    .I2(w_command_vram_write),
    .I3(n6016_11) 
);
defparam n6016_s17.INIT=16'h00EA;
  LUT4 n6015_s21 (
    .F(n6015_26),
    .I0(n6015_10),
    .I1(ff_busy),
    .I2(w_command_vram_write),
    .I3(n6015_11) 
);
defparam n6015_s21.INIT=16'h00EA;
  LUT4 n6014_s17 (
    .F(n6014_21),
    .I0(n6014_10),
    .I1(ff_busy),
    .I2(w_command_vram_write),
    .I3(n6014_11) 
);
defparam n6014_s17.INIT=16'h00EA;
  LUT4 n6013_s20 (
    .F(n6013_25),
    .I0(n6013_10),
    .I1(ff_busy),
    .I2(w_command_vram_write),
    .I3(n6013_11) 
);
defparam n6013_s20.INIT=16'h00EA;
  LUT4 n5981_s19 (
    .F(n5981_27),
    .I0(ff_cache_vram_write),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5981_s19.INIT=16'h0001;
  LUT4 n5748_s6 (
    .F(n5748_12),
    .I0(ff_cache_vram_write),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5748_s6.INIT=16'h0002;
  LUT4 ff_cache3_data_mask_3_s11 (
    .F(ff_cache3_data_mask_3_17),
    .I0(ff_cache3_address_17_11),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam ff_cache3_data_mask_3_s11.INIT=16'h0001;
  LUT4 ff_cache0_data_mask_2_s11 (
    .F(ff_cache0_data_mask_2_17),
    .I0(ff_cache0_already_read_15),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam ff_cache0_data_mask_2_s11.INIT=16'h0001;
  LUT4 n6822_s16 (
    .F(n6822_25),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n6822_s16.INIT=16'h0001;
  LUT4 n5980_s14 (
    .F(n5980_18),
    .I0(ff_cache_vram_address[2]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5980_s14.INIT=16'h0001;
  LUT4 n5978_s14 (
    .F(n5978_18),
    .I0(ff_cache_vram_address[4]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5978_s14.INIT=16'h0001;
  LUT4 n5970_s19 (
    .F(n5970_25),
    .I0(ff_cache_vram_address[12]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5970_s19.INIT=16'h0001;
  LUT4 n6821_s5 (
    .F(n6821_11),
    .I0(ff_start),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n6821_s5.INIT=16'h0001;
  LUT4 n6011_s16 (
    .F(n6011_23),
    .I0(ff_cache3_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n5987_11),
    .I3(ff_cache3_data_en) 
);
defparam n6011_s16.INIT=16'hCACC;
  LUT4 n6009_s16 (
    .F(n6009_23),
    .I0(ff_cache3_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n5987_11),
    .I3(ff_cache3_data_en) 
);
defparam n6009_s16.INIT=16'hCACC;
  LUT4 n6008_s17 (
    .F(n6008_24),
    .I0(ff_cache3_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n5987_11),
    .I3(ff_cache3_data_en) 
);
defparam n6008_s17.INIT=16'hCACC;
  LUT4 n6007_s15 (
    .F(n6007_21),
    .I0(ff_cache3_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n5987_11),
    .I3(ff_cache3_data_en) 
);
defparam n6007_s15.INIT=16'hCACC;
  LUT4 n6004_s16 (
    .F(n6004_23),
    .I0(ff_cache3_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(n5987_11),
    .I3(ff_cache3_data_en) 
);
defparam n6004_s16.INIT=16'hCACC;
  LUT4 n6003_s15 (
    .F(n6003_20),
    .I0(ff_cache3_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(n5987_11),
    .I3(ff_cache3_data_en) 
);
defparam n6003_s15.INIT=16'hCACC;
  LUT4 n6002_s19 (
    .F(n6002_26),
    .I0(ff_cache3_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(n5987_11),
    .I3(ff_cache3_data_en) 
);
defparam n6002_s19.INIT=16'hCACC;
  LUT4 n6001_s18 (
    .F(n6001_26),
    .I0(ff_cache3_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(n5987_11),
    .I3(ff_cache3_data_en) 
);
defparam n6001_s18.INIT=16'hCACC;
  LUT4 n6000_s15 (
    .F(n6000_21),
    .I0(ff_cache3_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(n5987_11),
    .I3(ff_cache3_data_en) 
);
defparam n6000_s15.INIT=16'hCACC;
  LUT4 n5998_s15 (
    .F(n5998_21),
    .I0(ff_cache3_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(n5987_11),
    .I3(ff_cache3_data_en) 
);
defparam n5998_s15.INIT=16'hCACC;
  LUT4 n5997_s15 (
    .F(n5997_21),
    .I0(ff_cache3_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(n5987_11),
    .I3(ff_cache3_data_en) 
);
defparam n5997_s15.INIT=16'hCACC;
  LUT4 n5996_s17 (
    .F(n5996_24),
    .I0(ff_cache3_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(n5987_11),
    .I3(ff_cache3_data_en) 
);
defparam n5996_s17.INIT=16'hCACC;
  LUT4 n5992_s16 (
    .F(n5992_23),
    .I0(ff_cache3_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(n5987_11),
    .I3(ff_cache3_data_en) 
);
defparam n5992_s16.INIT=16'hCACC;
  LUT4 n5986_s15 (
    .F(n5986_21),
    .I0(ff_cache3_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(n5987_11),
    .I3(ff_cache3_data_en) 
);
defparam n5986_s15.INIT=16'hCACC;
  LUT4 n5985_s18 (
    .F(n5985_26),
    .I0(ff_cache3_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(n5987_11),
    .I3(ff_cache3_data_en) 
);
defparam n5985_s18.INIT=16'hCACC;
  LUT4 n5984_s17 (
    .F(n5984_24),
    .I0(ff_cache3_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(n5987_11),
    .I3(ff_cache3_data_en) 
);
defparam n5984_s17.INIT=16'hCACC;
  LUT4 n6010_s15 (
    .F(n6010_21),
    .I0(ff_cache3_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n5987_11),
    .I3(ff_cache3_data_en) 
);
defparam n6010_s15.INIT=16'hCACC;
  LUT4 n6006_s17 (
    .F(n6006_24),
    .I0(ff_cache3_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n5987_11),
    .I3(ff_cache3_data_en) 
);
defparam n6006_s17.INIT=16'hCACC;
  LUT4 n6005_s18 (
    .F(n6005_26),
    .I0(ff_cache3_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n5987_11),
    .I3(ff_cache3_data_en) 
);
defparam n6005_s18.INIT=16'hCACC;
  LUT4 n5999_s13 (
    .F(n5999_17),
    .I0(ff_cache3_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(n5987_11),
    .I3(ff_cache3_data_en) 
);
defparam n5999_s13.INIT=16'hCACC;
  LUT4 n5994_s16 (
    .F(n5994_23),
    .I0(ff_cache3_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(n5987_11),
    .I3(ff_cache3_data_en) 
);
defparam n5994_s16.INIT=16'hCACC;
  LUT4 n5993_s15 (
    .F(n5993_21),
    .I0(ff_cache3_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(n5987_11),
    .I3(ff_cache3_data_en) 
);
defparam n5993_s15.INIT=16'hCACC;
  LUT4 n5991_s18 (
    .F(n5991_26),
    .I0(ff_cache3_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(n5987_11),
    .I3(ff_cache3_data_en) 
);
defparam n5991_s18.INIT=16'hCACC;
  LUT4 n5990_s15 (
    .F(n5990_21),
    .I0(ff_cache3_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(n5987_11),
    .I3(ff_cache3_data_en) 
);
defparam n5990_s15.INIT=16'hCACC;
  LUT4 n5989_s17 (
    .F(n5989_24),
    .I0(ff_cache3_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(n5987_11),
    .I3(ff_cache3_data_en) 
);
defparam n5989_s17.INIT=16'hCACC;
  LUT4 n5988_s18 (
    .F(n5988_26),
    .I0(ff_cache3_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(n5987_11),
    .I3(ff_cache3_data_en) 
);
defparam n5988_s18.INIT=16'hCACC;
  LUT4 n5983_s19 (
    .F(n5983_26),
    .I0(ff_cache3_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(n5987_11),
    .I3(ff_cache3_data_en) 
);
defparam n5983_s19.INIT=16'hCACC;
  LUT4 n5981_s20 (
    .F(n5981_29),
    .I0(ff_cache3_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(n5987_11),
    .I3(ff_cache3_data_en) 
);
defparam n5981_s20.INIT=16'hCACC;
  LUT4 n6011_s17 (
    .F(n6011_25),
    .I0(ff_cache1_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n5995_14),
    .I3(ff_cache1_data_en) 
);
defparam n6011_s17.INIT=16'hCACC;
  LUT4 n6010_s16 (
    .F(n6010_23),
    .I0(ff_cache1_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n5995_14),
    .I3(ff_cache1_data_en) 
);
defparam n6010_s16.INIT=16'hCACC;
  LUT4 n6009_s17 (
    .F(n6009_25),
    .I0(ff_cache1_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n5995_14),
    .I3(ff_cache1_data_en) 
);
defparam n6009_s17.INIT=16'hCACC;
  LUT4 n6008_s18 (
    .F(n6008_26),
    .I0(ff_cache1_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n5995_14),
    .I3(ff_cache1_data_en) 
);
defparam n6008_s18.INIT=16'hCACC;
  LUT4 n6007_s16 (
    .F(n6007_23),
    .I0(ff_cache1_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n5995_14),
    .I3(ff_cache1_data_en) 
);
defparam n6007_s16.INIT=16'hCACC;
  LUT4 n6006_s18 (
    .F(n6006_26),
    .I0(ff_cache1_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n5995_14),
    .I3(ff_cache1_data_en) 
);
defparam n6006_s18.INIT=16'hCACC;
  LUT4 n6004_s17 (
    .F(n6004_25),
    .I0(ff_cache1_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(n5995_14),
    .I3(ff_cache1_data_en) 
);
defparam n6004_s17.INIT=16'hCACC;
  LUT4 n6001_s19 (
    .F(n6001_28),
    .I0(ff_cache1_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(n5995_14),
    .I3(ff_cache1_data_en) 
);
defparam n6001_s19.INIT=16'hCACC;
  LUT4 n5998_s16 (
    .F(n5998_23),
    .I0(ff_cache1_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(n5995_14),
    .I3(ff_cache1_data_en) 
);
defparam n5998_s16.INIT=16'hCACC;
  LUT4 n5997_s16 (
    .F(n5997_23),
    .I0(ff_cache1_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(n5995_14),
    .I3(ff_cache1_data_en) 
);
defparam n5997_s16.INIT=16'hCACC;
  LUT4 n5996_s18 (
    .F(n5996_26),
    .I0(ff_cache1_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(n5995_14),
    .I3(ff_cache1_data_en) 
);
defparam n5996_s18.INIT=16'hCACC;
  LUT4 n5994_s17 (
    .F(n5994_25),
    .I0(ff_cache1_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(n5995_14),
    .I3(ff_cache1_data_en) 
);
defparam n5994_s17.INIT=16'hCACC;
  LUT4 n5993_s16 (
    .F(n5993_23),
    .I0(ff_cache1_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(n5995_14),
    .I3(ff_cache1_data_en) 
);
defparam n5993_s16.INIT=16'hCACC;
  LUT4 n5992_s17 (
    .F(n5992_25),
    .I0(ff_cache1_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(n5995_14),
    .I3(ff_cache1_data_en) 
);
defparam n5992_s17.INIT=16'hCACC;
  LUT4 n5991_s19 (
    .F(n5991_28),
    .I0(ff_cache1_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(n5995_14),
    .I3(ff_cache1_data_en) 
);
defparam n5991_s19.INIT=16'hCACC;
  LUT4 n5990_s16 (
    .F(n5990_23),
    .I0(ff_cache1_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(n5995_14),
    .I3(ff_cache1_data_en) 
);
defparam n5990_s16.INIT=16'hCACC;
  LUT4 n5989_s18 (
    .F(n5989_26),
    .I0(ff_cache1_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(n5995_14),
    .I3(ff_cache1_data_en) 
);
defparam n5989_s18.INIT=16'hCACC;
  LUT4 n5988_s19 (
    .F(n5988_28),
    .I0(ff_cache1_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(n5995_14),
    .I3(ff_cache1_data_en) 
);
defparam n5988_s19.INIT=16'hCACC;
  LUT4 n5987_s14 (
    .F(n5987_18),
    .I0(ff_cache1_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(n5995_14),
    .I3(ff_cache1_data_en) 
);
defparam n5987_s14.INIT=16'hCACC;
  LUT4 n5985_s19 (
    .F(n5985_28),
    .I0(ff_cache1_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(n5995_14),
    .I3(ff_cache1_data_en) 
);
defparam n5985_s19.INIT=16'hCACC;
  LUT4 n5983_s20 (
    .F(n5983_28),
    .I0(ff_cache1_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(n5995_14),
    .I3(ff_cache1_data_en) 
);
defparam n5983_s20.INIT=16'hCACC;
  LUT4 n5981_s21 (
    .F(n5981_31),
    .I0(ff_cache1_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(n5995_14),
    .I3(ff_cache1_data_en) 
);
defparam n5981_s21.INIT=16'hCACC;
  LUT4 n5965_s26 (
    .F(n5965_33),
    .I0(ff_cache1_address[17]),
    .I1(n5995_14),
    .I2(ff_cache1_data_en),
    .I3(n6535_10) 
);
defparam n5965_s26.INIT=16'h2000;
  LUT4 n6005_s19 (
    .F(n6005_28),
    .I0(ff_cache1_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n5995_14),
    .I3(ff_cache1_data_en) 
);
defparam n6005_s19.INIT=16'hCACC;
  LUT4 n6002_s20 (
    .F(n6002_28),
    .I0(ff_cache1_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(n5995_14),
    .I3(ff_cache1_data_en) 
);
defparam n6002_s20.INIT=16'hCACC;
  LUT4 n6000_s16 (
    .F(n6000_23),
    .I0(ff_cache1_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(n5995_14),
    .I3(ff_cache1_data_en) 
);
defparam n6000_s16.INIT=16'hCACC;
  LUT4 n5986_s16 (
    .F(n5986_23),
    .I0(ff_cache1_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(n5995_14),
    .I3(ff_cache1_data_en) 
);
defparam n5986_s16.INIT=16'hCACC;
  LUT4 n5984_s18 (
    .F(n5984_26),
    .I0(ff_cache1_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(n5995_14),
    .I3(ff_cache1_data_en) 
);
defparam n5984_s18.INIT=16'hCACC;
  LUT4 n6016_s18 (
    .F(n6016_23),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[2]),
    .I3(ff_flush_state[1]) 
);
defparam n6016_s18.INIT=16'h0200;
  LUT4 n6014_s18 (
    .F(n6014_23),
    .I0(ff_cache3_data_mask[2]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[2]),
    .I3(ff_flush_state[1]) 
);
defparam n6014_s18.INIT=16'h0200;
  LUT4 n5977_s13 (
    .F(n5977_17),
    .I0(ff_cache3_address[5]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[2]),
    .I3(ff_flush_state[1]) 
);
defparam n5977_s13.INIT=16'h0200;
  LUT4 n5973_s14 (
    .F(n5973_18),
    .I0(ff_cache3_address[9]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[2]),
    .I3(ff_flush_state[1]) 
);
defparam n5973_s14.INIT=16'h0200;
  LUT4 n5972_s13 (
    .F(n5972_17),
    .I0(ff_cache3_address[10]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[2]),
    .I3(ff_flush_state[1]) 
);
defparam n5972_s13.INIT=16'h0200;
  LUT4 n5753_s7 (
    .F(n5753_14),
    .I0(ff_busy),
    .I1(w_command_vram_valid),
    .I2(ff_cache_vram_valid),
    .I3(n5748_12) 
);
defparam n5753_s7.INIT=16'h1000;
  LUT4 n6823_s7 (
    .F(n6823_15),
    .I0(ff_cache_vram_write),
    .I1(ff_busy),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n6823_s7.INIT=16'h0100;
  LUT4 ff_cache_vram_rdata_en_s14 (
    .F(ff_cache_vram_rdata_en_20),
    .I0(w_command_vram_rdata_en),
    .I1(ff_busy),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam ff_cache_vram_rdata_en_s14.INIT=16'hA8AA;
  LUT4 n5988_s20 (
    .F(n5988_30),
    .I0(n108_6),
    .I1(n108_7),
    .I2(ff_priority[1]),
    .I3(n5981_25) 
);
defparam n5988_s20.INIT=16'h0035;
  LUT4 n5989_s19 (
    .F(n5989_28),
    .I0(n109_6),
    .I1(n109_7),
    .I2(ff_priority[1]),
    .I3(n5981_25) 
);
defparam n5989_s19.INIT=16'h0035;
  LUT4 n5991_s20 (
    .F(n5991_30),
    .I0(n111_6),
    .I1(n111_7),
    .I2(ff_priority[1]),
    .I3(n5981_25) 
);
defparam n5991_s20.INIT=16'h0035;
  LUT4 n6005_s20 (
    .F(n6005_30),
    .I0(n125_6),
    .I1(n125_7),
    .I2(ff_priority[1]),
    .I3(n5981_25) 
);
defparam n6005_s20.INIT=16'h0035;
  LUT4 n5122_s4 (
    .F(n5122_10),
    .I0(ff_cache_vram_rdata_en_8),
    .I1(ff_cache_vram_rdata_en_20),
    .I2(w_cache_vram_rdata_en),
    .I3(ff_cache_vram_rdata_en_9) 
);
defparam n5122_s4.INIT=16'h0EF0;
  LUT4 ff_cache3_data_mask_3_s12 (
    .F(ff_cache3_data_mask_3_19),
    .I0(ff_start),
    .I1(n6822_25),
    .I2(n6535_9),
    .I3(n6822_23) 
);
defparam ff_cache3_data_mask_3_s12.INIT=16'h5400;
  LUT4 ff_cache_vram_rdata_7_s7 (
    .F(ff_cache_vram_rdata_7_11),
    .I0(ff_cache_vram_rdata_en_10),
    .I1(n6823_15),
    .I2(ff_cache_vram_rdata_en_20),
    .I3(ff_cache0_already_read_17) 
);
defparam ff_cache_vram_rdata_7_s7.INIT=16'hF400;
  LUT4 ff_cache1_data_mask_3_s16 (
    .F(ff_cache1_data_mask_3_23),
    .I0(n37_3),
    .I1(ff_cache1_data_en),
    .I2(ff_cache1_already_read_9),
    .I3(n5753_14) 
);
defparam ff_cache1_data_mask_3_s16.INIT=16'h4F00;
  LUT4 ff_cache0_data_31_s10 (
    .F(ff_cache0_data_31_17),
    .I0(ff_cache0_data_mask[3]),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]),
    .I3(ff_cache_vram_rdata_en_20) 
);
defparam ff_cache0_data_31_s10.INIT=16'h0200;
  LUT4 ff_cache0_data_23_s9 (
    .F(ff_cache0_data_23_16),
    .I0(ff_cache0_data_mask[2]),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]),
    .I3(ff_cache_vram_rdata_en_20) 
);
defparam ff_cache0_data_23_s9.INIT=16'h0200;
  LUT4 ff_cache0_data_15_s9 (
    .F(ff_cache0_data_15_16),
    .I0(ff_cache0_data_mask[1]),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]),
    .I3(ff_cache_vram_rdata_en_20) 
);
defparam ff_cache0_data_15_s9.INIT=16'h0200;
  LUT4 ff_cache0_data_7_s9 (
    .F(ff_cache0_data_7_16),
    .I0(ff_cache0_data_mask[0]),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]),
    .I3(ff_cache_vram_rdata_en_20) 
);
defparam ff_cache0_data_7_s9.INIT=16'h0200;
  DFFCE ff_cache0_address_16_s0 (
    .Q(ff_cache0_address[16]),
    .D(n5185_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_15_s0 (
    .Q(ff_cache0_address[15]),
    .D(n5186_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_14_s0 (
    .Q(ff_cache0_address[14]),
    .D(n5187_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_13_s0 (
    .Q(ff_cache0_address[13]),
    .D(n5188_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_12_s0 (
    .Q(ff_cache0_address[12]),
    .D(n5189_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_11_s0 (
    .Q(ff_cache0_address[11]),
    .D(n5190_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_10_s0 (
    .Q(ff_cache0_address[10]),
    .D(n5191_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_9_s0 (
    .Q(ff_cache0_address[9]),
    .D(n5192_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_8_s0 (
    .Q(ff_cache0_address[8]),
    .D(n5193_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_7_s0 (
    .Q(ff_cache0_address[7]),
    .D(n5194_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_6_s0 (
    .Q(ff_cache0_address[6]),
    .D(n5195_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_5_s0 (
    .Q(ff_cache0_address[5]),
    .D(n5196_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_4_s0 (
    .Q(ff_cache0_address[4]),
    .D(n5197_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_3_s0 (
    .Q(ff_cache0_address[3]),
    .D(n5198_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_2_s0 (
    .Q(ff_cache0_address[2]),
    .D(n5199_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_31_s0 (
    .Q(ff_cache0_data[31]),
    .D(n5260_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_30_s0 (
    .Q(ff_cache0_data[30]),
    .D(n5261_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_29_s0 (
    .Q(ff_cache0_data[29]),
    .D(n5262_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_28_s0 (
    .Q(ff_cache0_data[28]),
    .D(n5263_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_27_s0 (
    .Q(ff_cache0_data[27]),
    .D(n5264_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_26_s0 (
    .Q(ff_cache0_data[26]),
    .D(n5265_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_25_s0 (
    .Q(ff_cache0_data[25]),
    .D(n5266_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_24_s0 (
    .Q(ff_cache0_data[24]),
    .D(n5267_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_23_s0 (
    .Q(ff_cache0_data[23]),
    .D(n5268_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_22_s0 (
    .Q(ff_cache0_data[22]),
    .D(n5269_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_21_s0 (
    .Q(ff_cache0_data[21]),
    .D(n5270_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_20_s0 (
    .Q(ff_cache0_data[20]),
    .D(n5271_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_19_s0 (
    .Q(ff_cache0_data[19]),
    .D(n5272_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_18_s0 (
    .Q(ff_cache0_data[18]),
    .D(n5273_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_17_s0 (
    .Q(ff_cache0_data[17]),
    .D(n5274_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_16_s0 (
    .Q(ff_cache0_data[16]),
    .D(n5275_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_15_s0 (
    .Q(ff_cache0_data[15]),
    .D(n5276_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_14_s0 (
    .Q(ff_cache0_data[14]),
    .D(n5277_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_13_s0 (
    .Q(ff_cache0_data[13]),
    .D(n5278_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_12_s0 (
    .Q(ff_cache0_data[12]),
    .D(n5279_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_11_s0 (
    .Q(ff_cache0_data[11]),
    .D(n5280_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_10_s0 (
    .Q(ff_cache0_data[10]),
    .D(n5281_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_9_s0 (
    .Q(ff_cache0_data[9]),
    .D(n5282_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_8_s0 (
    .Q(ff_cache0_data[8]),
    .D(n5283_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_7_s0 (
    .Q(ff_cache0_data[7]),
    .D(n5284_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_6_s0 (
    .Q(ff_cache0_data[6]),
    .D(n5285_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_5_s0 (
    .Q(ff_cache0_data[5]),
    .D(n5286_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_4_s0 (
    .Q(ff_cache0_data[4]),
    .D(n5287_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_3_s0 (
    .Q(ff_cache0_data[3]),
    .D(n5288_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_2_s0 (
    .Q(ff_cache0_data[2]),
    .D(n5289_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_1_s0 (
    .Q(ff_cache0_data[1]),
    .D(n5290_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_0_s0 (
    .Q(ff_cache0_data[0]),
    .D(n5291_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache0_data_mask_2_s0 (
    .Q(ff_cache0_data_mask[2]),
    .D(n5733_10),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_2_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache0_data_mask_1_s0 (
    .Q(ff_cache0_data_mask[1]),
    .D(n5734_10),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_1_10),
    .PRESET(n36_6) 
);
  DFFPE ff_cache0_data_mask_0_s0 (
    .Q(ff_cache0_data_mask[0]),
    .D(n5735_11),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_0_10),
    .PRESET(n36_6) 
);
  DFFCE ff_cache0_already_read_s0 (
    .Q(ff_cache0_already_read),
    .D(n5388_7),
    .CLK(clk85m),
    .CE(ff_cache0_already_read_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_17_s0 (
    .Q(ff_cache1_address[17]),
    .D(n5184_5),
    .CLK(clk85m),
    .CE(ff_cache1_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_16_s0 (
    .Q(ff_cache1_address[16]),
    .D(n5185_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_15_s0 (
    .Q(ff_cache1_address[15]),
    .D(n5186_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_14_s0 (
    .Q(ff_cache1_address[14]),
    .D(n5187_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_13_s0 (
    .Q(ff_cache1_address[13]),
    .D(n5188_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_12_s0 (
    .Q(ff_cache1_address[12]),
    .D(n5189_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_11_s0 (
    .Q(ff_cache1_address[11]),
    .D(n5190_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_10_s0 (
    .Q(ff_cache1_address[10]),
    .D(n5191_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_9_s0 (
    .Q(ff_cache1_address[9]),
    .D(n5192_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_8_s0 (
    .Q(ff_cache1_address[8]),
    .D(n5193_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_7_s0 (
    .Q(ff_cache1_address[7]),
    .D(n5194_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_6_s0 (
    .Q(ff_cache1_address[6]),
    .D(n5195_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_5_s0 (
    .Q(ff_cache1_address[5]),
    .D(n5196_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_4_s0 (
    .Q(ff_cache1_address[4]),
    .D(n5197_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_3_s0 (
    .Q(ff_cache1_address[3]),
    .D(n5198_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_2_s0 (
    .Q(ff_cache1_address[2]),
    .D(n5199_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_31_s0 (
    .Q(ff_cache1_data[31]),
    .D(n5260_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_30_s0 (
    .Q(ff_cache1_data[30]),
    .D(n5261_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_29_s0 (
    .Q(ff_cache1_data[29]),
    .D(n5262_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_28_s0 (
    .Q(ff_cache1_data[28]),
    .D(n5263_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_27_s0 (
    .Q(ff_cache1_data[27]),
    .D(n5264_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_26_s0 (
    .Q(ff_cache1_data[26]),
    .D(n5265_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_25_s0 (
    .Q(ff_cache1_data[25]),
    .D(n5266_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_24_s0 (
    .Q(ff_cache1_data[24]),
    .D(n5267_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_23_s0 (
    .Q(ff_cache1_data[23]),
    .D(n5268_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_22_s0 (
    .Q(ff_cache1_data[22]),
    .D(n5269_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_21_s0 (
    .Q(ff_cache1_data[21]),
    .D(n5270_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_20_s0 (
    .Q(ff_cache1_data[20]),
    .D(n5271_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_19_s0 (
    .Q(ff_cache1_data[19]),
    .D(n5272_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_18_s0 (
    .Q(ff_cache1_data[18]),
    .D(n5273_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_17_s0 (
    .Q(ff_cache1_data[17]),
    .D(n5274_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_16_s0 (
    .Q(ff_cache1_data[16]),
    .D(n5275_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_15_s0 (
    .Q(ff_cache1_data[15]),
    .D(n5276_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_14_s0 (
    .Q(ff_cache1_data[14]),
    .D(n5277_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_13_s0 (
    .Q(ff_cache1_data[13]),
    .D(n5278_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_12_s0 (
    .Q(ff_cache1_data[12]),
    .D(n5279_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_11_s0 (
    .Q(ff_cache1_data[11]),
    .D(n5280_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_10_s0 (
    .Q(ff_cache1_data[10]),
    .D(n5281_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_9_s0 (
    .Q(ff_cache1_data[9]),
    .D(n5282_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_8_s0 (
    .Q(ff_cache1_data[8]),
    .D(n5283_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_7_s0 (
    .Q(ff_cache1_data[7]),
    .D(n5284_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_6_s0 (
    .Q(ff_cache1_data[6]),
    .D(n5285_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_5_s0 (
    .Q(ff_cache1_data[5]),
    .D(n5286_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_4_s0 (
    .Q(ff_cache1_data[4]),
    .D(n5287_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_3_s0 (
    .Q(ff_cache1_data[3]),
    .D(n5288_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_2_s0 (
    .Q(ff_cache1_data[2]),
    .D(n5289_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_1_s0 (
    .Q(ff_cache1_data[1]),
    .D(n5290_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_0_s0 (
    .Q(ff_cache1_data[0]),
    .D(n5291_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache1_data_mask_3_s0 (
    .Q(ff_cache1_data_mask[3]),
    .D(n5740_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_3_12),
    .PRESET(n36_6) 
);
  DFFPE ff_cache1_data_mask_2_s0 (
    .Q(ff_cache1_data_mask[2]),
    .D(n5741_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_2_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache1_data_mask_1_s0 (
    .Q(ff_cache1_data_mask[1]),
    .D(n5742_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_1_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache1_data_mask_0_s0 (
    .Q(ff_cache1_data_mask[0]),
    .D(n5743_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_0_11),
    .PRESET(n36_6) 
);
  DFFCE ff_cache1_already_read_s0 (
    .Q(ff_cache1_already_read),
    .D(n5388_7),
    .CLK(clk85m),
    .CE(ff_cache1_already_read_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_17_s0 (
    .Q(ff_cache2_address[17]),
    .D(n5184_5),
    .CLK(clk85m),
    .CE(ff_cache2_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_16_s0 (
    .Q(ff_cache2_address[16]),
    .D(n5185_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_15_s0 (
    .Q(ff_cache2_address[15]),
    .D(n5186_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_14_s0 (
    .Q(ff_cache2_address[14]),
    .D(n5187_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_13_s0 (
    .Q(ff_cache2_address[13]),
    .D(n5188_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_12_s0 (
    .Q(ff_cache2_address[12]),
    .D(n5189_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_11_s0 (
    .Q(ff_cache2_address[11]),
    .D(n5190_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_10_s0 (
    .Q(ff_cache2_address[10]),
    .D(n5191_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_9_s0 (
    .Q(ff_cache2_address[9]),
    .D(n5192_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_8_s0 (
    .Q(ff_cache2_address[8]),
    .D(n5193_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_7_s0 (
    .Q(ff_cache2_address[7]),
    .D(n5194_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_6_s0 (
    .Q(ff_cache2_address[6]),
    .D(n5195_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_5_s0 (
    .Q(ff_cache2_address[5]),
    .D(n5196_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_4_s0 (
    .Q(ff_cache2_address[4]),
    .D(n5197_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_3_s0 (
    .Q(ff_cache2_address[3]),
    .D(n5198_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_2_s0 (
    .Q(ff_cache2_address[2]),
    .D(n5199_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_31_s0 (
    .Q(ff_cache2_data[31]),
    .D(n5260_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_30_s0 (
    .Q(ff_cache2_data[30]),
    .D(n5261_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_29_s0 (
    .Q(ff_cache2_data[29]),
    .D(n5262_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_28_s0 (
    .Q(ff_cache2_data[28]),
    .D(n5263_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_27_s0 (
    .Q(ff_cache2_data[27]),
    .D(n5264_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_26_s0 (
    .Q(ff_cache2_data[26]),
    .D(n5265_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_25_s0 (
    .Q(ff_cache2_data[25]),
    .D(n5266_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_24_s0 (
    .Q(ff_cache2_data[24]),
    .D(n5267_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_23_s0 (
    .Q(ff_cache2_data[23]),
    .D(n5268_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_22_s0 (
    .Q(ff_cache2_data[22]),
    .D(n5269_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_21_s0 (
    .Q(ff_cache2_data[21]),
    .D(n5270_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_20_s0 (
    .Q(ff_cache2_data[20]),
    .D(n5271_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_19_s0 (
    .Q(ff_cache2_data[19]),
    .D(n5272_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_18_s0 (
    .Q(ff_cache2_data[18]),
    .D(n5273_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_17_s0 (
    .Q(ff_cache2_data[17]),
    .D(n5274_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_16_s0 (
    .Q(ff_cache2_data[16]),
    .D(n5275_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_15_s0 (
    .Q(ff_cache2_data[15]),
    .D(n5276_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_14_s0 (
    .Q(ff_cache2_data[14]),
    .D(n5277_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_13_s0 (
    .Q(ff_cache2_data[13]),
    .D(n5278_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_12_s0 (
    .Q(ff_cache2_data[12]),
    .D(n5279_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_11_s0 (
    .Q(ff_cache2_data[11]),
    .D(n5280_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_10_s0 (
    .Q(ff_cache2_data[10]),
    .D(n5281_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_9_s0 (
    .Q(ff_cache2_data[9]),
    .D(n5282_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_8_s0 (
    .Q(ff_cache2_data[8]),
    .D(n5283_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_7_s0 (
    .Q(ff_cache2_data[7]),
    .D(n5284_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_6_s0 (
    .Q(ff_cache2_data[6]),
    .D(n5285_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_5_s0 (
    .Q(ff_cache2_data[5]),
    .D(n5286_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_4_s0 (
    .Q(ff_cache2_data[4]),
    .D(n5287_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_3_s0 (
    .Q(ff_cache2_data[3]),
    .D(n5288_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_2_s0 (
    .Q(ff_cache2_data[2]),
    .D(n5289_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_1_s0 (
    .Q(ff_cache2_data[1]),
    .D(n5290_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_0_s0 (
    .Q(ff_cache2_data[0]),
    .D(n5291_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache2_data_mask_3_s0 (
    .Q(ff_cache2_data_mask[3]),
    .D(n5745_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_3_12),
    .PRESET(n36_6) 
);
  DFFPE ff_cache2_data_mask_2_s0 (
    .Q(ff_cache2_data_mask[2]),
    .D(n5746_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_2_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache2_data_mask_1_s0 (
    .Q(ff_cache2_data_mask[1]),
    .D(n5747_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_1_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache2_data_mask_0_s0 (
    .Q(ff_cache2_data_mask[0]),
    .D(n5748_9),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_0_11),
    .PRESET(n36_6) 
);
  DFFCE ff_cache2_already_read_s0 (
    .Q(ff_cache2_already_read),
    .D(n5388_7),
    .CLK(clk85m),
    .CE(ff_cache2_already_read_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_17_s0 (
    .Q(ff_cache3_address[17]),
    .D(n5184_5),
    .CLK(clk85m),
    .CE(ff_cache3_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_16_s0 (
    .Q(ff_cache3_address[16]),
    .D(n5185_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_15_s0 (
    .Q(ff_cache3_address[15]),
    .D(n5186_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_14_s0 (
    .Q(ff_cache3_address[14]),
    .D(n5187_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_13_s0 (
    .Q(ff_cache3_address[13]),
    .D(n5188_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_12_s0 (
    .Q(ff_cache3_address[12]),
    .D(n5189_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_11_s0 (
    .Q(ff_cache3_address[11]),
    .D(n5190_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_10_s0 (
    .Q(ff_cache3_address[10]),
    .D(n5191_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_9_s0 (
    .Q(ff_cache3_address[9]),
    .D(n5192_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_8_s0 (
    .Q(ff_cache3_address[8]),
    .D(n5193_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_7_s0 (
    .Q(ff_cache3_address[7]),
    .D(n5194_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_6_s0 (
    .Q(ff_cache3_address[6]),
    .D(n5195_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_5_s0 (
    .Q(ff_cache3_address[5]),
    .D(n5196_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_4_s0 (
    .Q(ff_cache3_address[4]),
    .D(n5197_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_3_s0 (
    .Q(ff_cache3_address[3]),
    .D(n5198_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_2_s0 (
    .Q(ff_cache3_address[2]),
    .D(n5199_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_31_s0 (
    .Q(ff_cache3_data[31]),
    .D(n5260_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_30_s0 (
    .Q(ff_cache3_data[30]),
    .D(n5261_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_29_s0 (
    .Q(ff_cache3_data[29]),
    .D(n5262_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_28_s0 (
    .Q(ff_cache3_data[28]),
    .D(n5263_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_27_s0 (
    .Q(ff_cache3_data[27]),
    .D(n5264_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_26_s0 (
    .Q(ff_cache3_data[26]),
    .D(n5265_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_25_s0 (
    .Q(ff_cache3_data[25]),
    .D(n5266_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_24_s0 (
    .Q(ff_cache3_data[24]),
    .D(n5267_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_23_s0 (
    .Q(ff_cache3_data[23]),
    .D(n5268_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_22_s0 (
    .Q(ff_cache3_data[22]),
    .D(n5269_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_21_s0 (
    .Q(ff_cache3_data[21]),
    .D(n5270_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_20_s0 (
    .Q(ff_cache3_data[20]),
    .D(n5271_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_19_s0 (
    .Q(ff_cache3_data[19]),
    .D(n5272_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_18_s0 (
    .Q(ff_cache3_data[18]),
    .D(n5273_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_17_s0 (
    .Q(ff_cache3_data[17]),
    .D(n5274_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_16_s0 (
    .Q(ff_cache3_data[16]),
    .D(n5275_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_15_s0 (
    .Q(ff_cache3_data[15]),
    .D(n5276_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_14_s0 (
    .Q(ff_cache3_data[14]),
    .D(n5277_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_13_s0 (
    .Q(ff_cache3_data[13]),
    .D(n5278_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_12_s0 (
    .Q(ff_cache3_data[12]),
    .D(n5279_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_11_s0 (
    .Q(ff_cache3_data[11]),
    .D(n5280_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_10_s0 (
    .Q(ff_cache3_data[10]),
    .D(n5281_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_9_s0 (
    .Q(ff_cache3_data[9]),
    .D(n5282_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_8_s0 (
    .Q(ff_cache3_data[8]),
    .D(n5283_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_7_s0 (
    .Q(ff_cache3_data[7]),
    .D(n5284_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_6_s0 (
    .Q(ff_cache3_data[6]),
    .D(n5285_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_5_s0 (
    .Q(ff_cache3_data[5]),
    .D(n5286_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_4_s0 (
    .Q(ff_cache3_data[4]),
    .D(n5287_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_3_s0 (
    .Q(ff_cache3_data[3]),
    .D(n5288_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_2_s0 (
    .Q(ff_cache3_data[2]),
    .D(n5289_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_1_s0 (
    .Q(ff_cache3_data[1]),
    .D(n5290_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_0_s0 (
    .Q(ff_cache3_data[0]),
    .D(n5291_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache3_data_mask_3_s0 (
    .Q(ff_cache3_data_mask[3]),
    .D(n5750_10),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_3_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache3_data_mask_2_s0 (
    .Q(ff_cache3_data_mask[2]),
    .D(n5751_10),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_2_10),
    .PRESET(n36_6) 
);
  DFFPE ff_cache3_data_mask_1_s0 (
    .Q(ff_cache3_data_mask[1]),
    .D(n5752_10),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_1_10),
    .PRESET(n36_6) 
);
  DFFPE ff_cache3_data_mask_0_s0 (
    .Q(ff_cache3_data_mask[0]),
    .D(n5753_12),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_0_10),
    .PRESET(n36_6) 
);
  DFFCE ff_cache3_already_read_s0 (
    .Q(ff_cache3_already_read),
    .D(n5388_7),
    .CLK(clk85m),
    .CE(ff_cache3_already_read_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_17_s0 (
    .Q(w_command_vram_address[17]),
    .D(n5965_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_16_s0 (
    .Q(w_command_vram_address[16]),
    .D(n5966_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_15_s0 (
    .Q(w_command_vram_address[15]),
    .D(n5967_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_14_s0 (
    .Q(w_command_vram_address[14]),
    .D(n5968_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_13_s0 (
    .Q(w_command_vram_address[13]),
    .D(n5969_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_12_s0 (
    .Q(w_command_vram_address[12]),
    .D(n5970_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_11_s0 (
    .Q(w_command_vram_address[11]),
    .D(n5971_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_10_s0 (
    .Q(w_command_vram_address[10]),
    .D(n5972_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_9_s0 (
    .Q(w_command_vram_address[9]),
    .D(n5973_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_8_s0 (
    .Q(w_command_vram_address[8]),
    .D(n5974_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_7_s0 (
    .Q(w_command_vram_address[7]),
    .D(n5975_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_6_s0 (
    .Q(w_command_vram_address[6]),
    .D(n5976_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_5_s0 (
    .Q(w_command_vram_address[5]),
    .D(n5977_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_4_s0 (
    .Q(w_command_vram_address[4]),
    .D(n5978_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_3_s0 (
    .Q(w_command_vram_address[3]),
    .D(n5979_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_2_s0 (
    .Q(w_command_vram_address[2]),
    .D(n5980_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_write_s0 (
    .Q(w_command_vram_write),
    .D(n5964_12),
    .CLK(clk85m),
    .CE(ff_vram_address_17_19),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_31_s0 (
    .Q(w_command_vram_wdata[31]),
    .D(n5981_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_30_s0 (
    .Q(w_command_vram_wdata[30]),
    .D(n5982_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_29_s0 (
    .Q(w_command_vram_wdata[29]),
    .D(n5983_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_28_s0 (
    .Q(w_command_vram_wdata[28]),
    .D(n5984_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_27_s0 (
    .Q(w_command_vram_wdata[27]),
    .D(n5985_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_26_s0 (
    .Q(w_command_vram_wdata[26]),
    .D(n5986_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_25_s0 (
    .Q(w_command_vram_wdata[25]),
    .D(n5987_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_24_s0 (
    .Q(w_command_vram_wdata[24]),
    .D(n5988_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_23_s0 (
    .Q(w_command_vram_wdata[23]),
    .D(n5989_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_22_s0 (
    .Q(w_command_vram_wdata[22]),
    .D(n5990_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_21_s0 (
    .Q(w_command_vram_wdata[21]),
    .D(n5991_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_20_s0 (
    .Q(w_command_vram_wdata[20]),
    .D(n5992_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_19_s0 (
    .Q(w_command_vram_wdata[19]),
    .D(n5993_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_18_s0 (
    .Q(w_command_vram_wdata[18]),
    .D(n5994_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_17_s0 (
    .Q(w_command_vram_wdata[17]),
    .D(n5995_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_16_s0 (
    .Q(w_command_vram_wdata[16]),
    .D(n5996_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_15_s0 (
    .Q(w_command_vram_wdata[15]),
    .D(n5997_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_14_s0 (
    .Q(w_command_vram_wdata[14]),
    .D(n5998_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_13_s0 (
    .Q(w_command_vram_wdata[13]),
    .D(n5999_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_12_s0 (
    .Q(w_command_vram_wdata[12]),
    .D(n6000_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_11_s0 (
    .Q(w_command_vram_wdata[11]),
    .D(n6001_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_10_s0 (
    .Q(w_command_vram_wdata[10]),
    .D(n6002_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_9_s0 (
    .Q(w_command_vram_wdata[9]),
    .D(n6003_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_8_s0 (
    .Q(w_command_vram_wdata[8]),
    .D(n6004_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_7_s0 (
    .Q(w_command_vram_wdata[7]),
    .D(n6005_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_6_s0 (
    .Q(w_command_vram_wdata[6]),
    .D(n6006_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_5_s0 (
    .Q(w_command_vram_wdata[5]),
    .D(n6007_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_4_s0 (
    .Q(w_command_vram_wdata[4]),
    .D(n6008_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_3_s0 (
    .Q(w_command_vram_wdata[3]),
    .D(n6009_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_2_s0 (
    .Q(w_command_vram_wdata[2]),
    .D(n6010_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_1_s0 (
    .Q(w_command_vram_wdata[1]),
    .D(n6011_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_0_s0 (
    .Q(w_command_vram_wdata[0]),
    .D(n6012_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFPE ff_vram_data_mask_3_s0 (
    .Q(w_command_vram_wdata_mask[3]),
    .D(n6013_25),
    .CLK(clk85m),
    .CE(ff_vram_address_17_17),
    .PRESET(n36_6) 
);
  DFFPE ff_vram_data_mask_2_s0 (
    .Q(w_command_vram_wdata_mask[2]),
    .D(n6014_21),
    .CLK(clk85m),
    .CE(ff_vram_address_17_17),
    .PRESET(n36_6) 
);
  DFFPE ff_vram_data_mask_1_s0 (
    .Q(w_command_vram_wdata_mask[1]),
    .D(n6015_26),
    .CLK(clk85m),
    .CE(ff_vram_address_17_17),
    .PRESET(n36_6) 
);
  DFFPE ff_vram_data_mask_0_s0 (
    .Q(w_command_vram_wdata_mask[0]),
    .D(n6016_21),
    .CLK(clk85m),
    .CE(ff_vram_address_17_17),
    .PRESET(n36_6) 
);
  DFFCE ff_cache_vram_rdata_7_s0 (
    .Q(w_cache_vram_rdata[7]),
    .D(n5114_6),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_6_s0 (
    .Q(w_cache_vram_rdata[6]),
    .D(n5115_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_5_s0 (
    .Q(w_cache_vram_rdata[5]),
    .D(n5116_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_4_s0 (
    .Q(w_cache_vram_rdata[4]),
    .D(n5117_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_3_s0 (
    .Q(w_cache_vram_rdata[3]),
    .D(n5118_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_2_s0 (
    .Q(w_cache_vram_rdata[2]),
    .D(n5119_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_1_s0 (
    .Q(w_cache_vram_rdata[1]),
    .D(n5120_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_0_s0 (
    .Q(w_cache_vram_rdata[0]),
    .D(n5121_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_17_s0 (
    .Q(ff_cache0_address[17]),
    .D(n5184_5),
    .CLK(clk85m),
    .CE(ff_cache0_address_16_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache0_data_mask_3_s0 (
    .Q(ff_cache0_data_mask[3]),
    .D(n5732_10),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_3_10),
    .PRESET(n36_6) 
);
  DFFCE ff_flush_state_2_s1 (
    .Q(ff_flush_state[2]),
    .D(n6533_10),
    .CLK(clk85m),
    .CE(ff_flush_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_flush_state_2_s1.INIT=1'b0;
  DFFCE ff_flush_state_1_s1 (
    .Q(ff_flush_state[1]),
    .D(n6308_10),
    .CLK(clk85m),
    .CE(ff_flush_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_flush_state_1_s1.INIT=1'b0;
  DFFCE ff_flush_state_0_s1 (
    .Q(ff_flush_state[0]),
    .D(n6535_8),
    .CLK(clk85m),
    .CE(ff_flush_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_flush_state_0_s1.INIT=1'b0;
  DFFCE ff_cache0_data_en_s1 (
    .Q(ff_cache0_data_en),
    .D(n6821_11),
    .CLK(clk85m),
    .CE(ff_cache0_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_en_s1 (
    .Q(ff_cache1_data_en),
    .D(n6821_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_en_s1 (
    .Q(ff_cache2_data_en),
    .D(n6821_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_en_s1 (
    .Q(ff_cache3_data_en),
    .D(n6821_11),
    .CLK(clk85m),
    .CE(ff_cache3_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_priority_1_s1 (
    .Q(ff_priority[1]),
    .D(n6822_10),
    .CLK(clk85m),
    .CE(n6823_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_priority_0_s1 (
    .Q(ff_priority[0]),
    .D(n6823_9),
    .CLK(clk85m),
    .CE(n6823_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s1 (
    .Q(w_command_vram_valid),
    .D(n6824_11),
    .CLK(clk85m),
    .CE(ff_vram_valid_7),
    .CLEAR(n36_6) 
);
  DFFPE ff_busy_s1 (
    .Q(ff_busy),
    .D(n6826_9),
    .CLK(clk85m),
    .CE(ff_busy_8),
    .PRESET(n36_6) 
);
  DFFC ff_cache_vram_rdata_en_s15 (
    .Q(w_cache_vram_rdata_en),
    .D(n5122_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_cache_vram_rdata_en_s15.INIT=1'b0;
  ALU n4_s0 (
    .SUM(n4_1_SUM),
    .COUT(n4_3),
    .I0(ff_cache0_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n4_s0.ALU_MODE=3;
  ALU n5_s0 (
    .SUM(n5_1_SUM),
    .COUT(n5_3),
    .I0(ff_cache0_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n4_3) 
);
defparam n5_s0.ALU_MODE=3;
  ALU n6_s0 (
    .SUM(n6_1_SUM),
    .COUT(n6_3),
    .I0(ff_cache0_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n5_3) 
);
defparam n6_s0.ALU_MODE=3;
  ALU n7_s0 (
    .SUM(n7_1_SUM),
    .COUT(n7_3),
    .I0(ff_cache0_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n6_3) 
);
defparam n7_s0.ALU_MODE=3;
  ALU n8_s0 (
    .SUM(n8_1_SUM),
    .COUT(n8_3),
    .I0(ff_cache0_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n7_3) 
);
defparam n8_s0.ALU_MODE=3;
  ALU n9_s0 (
    .SUM(n9_1_SUM),
    .COUT(n9_3),
    .I0(ff_cache0_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n8_3) 
);
defparam n9_s0.ALU_MODE=3;
  ALU n10_s0 (
    .SUM(n10_1_SUM),
    .COUT(n10_3),
    .I0(ff_cache0_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n9_3) 
);
defparam n10_s0.ALU_MODE=3;
  ALU n11_s0 (
    .SUM(n11_1_SUM),
    .COUT(n11_3),
    .I0(ff_cache0_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n10_3) 
);
defparam n11_s0.ALU_MODE=3;
  ALU n12_s0 (
    .SUM(n12_1_SUM),
    .COUT(n12_3),
    .I0(ff_cache0_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n11_3) 
);
defparam n12_s0.ALU_MODE=3;
  ALU n13_s0 (
    .SUM(n13_1_SUM),
    .COUT(n13_3),
    .I0(ff_cache0_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n12_3) 
);
defparam n13_s0.ALU_MODE=3;
  ALU n14_s0 (
    .SUM(n14_1_SUM),
    .COUT(n14_3),
    .I0(ff_cache0_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n13_3) 
);
defparam n14_s0.ALU_MODE=3;
  ALU n15_s0 (
    .SUM(n15_1_SUM),
    .COUT(n15_3),
    .I0(ff_cache0_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n14_3) 
);
defparam n15_s0.ALU_MODE=3;
  ALU n16_s0 (
    .SUM(n16_1_SUM),
    .COUT(n16_3),
    .I0(ff_cache0_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n15_3) 
);
defparam n16_s0.ALU_MODE=3;
  ALU n17_s0 (
    .SUM(n17_1_SUM),
    .COUT(n17_3),
    .I0(ff_cache0_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n16_3) 
);
defparam n17_s0.ALU_MODE=3;
  ALU n18_s0 (
    .SUM(n18_1_SUM),
    .COUT(n18_3),
    .I0(ff_cache0_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n17_3) 
);
defparam n18_s0.ALU_MODE=3;
  ALU n19_s0 (
    .SUM(n19_1_SUM),
    .COUT(n19_3),
    .I0(ff_cache0_address[17]),
    .I1(ff_cache_vram_address[17]),
    .I3(GND),
    .CIN(n18_3) 
);
defparam n19_s0.ALU_MODE=3;
  ALU n22_s0 (
    .SUM(n22_1_SUM),
    .COUT(n22_3),
    .I0(ff_cache1_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n22_s0.ALU_MODE=3;
  ALU n23_s0 (
    .SUM(n23_1_SUM),
    .COUT(n23_3),
    .I0(ff_cache1_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n22_3) 
);
defparam n23_s0.ALU_MODE=3;
  ALU n24_s0 (
    .SUM(n24_1_SUM),
    .COUT(n24_3),
    .I0(ff_cache1_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n23_3) 
);
defparam n24_s0.ALU_MODE=3;
  ALU n25_s0 (
    .SUM(n25_1_SUM),
    .COUT(n25_3),
    .I0(ff_cache1_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n24_3) 
);
defparam n25_s0.ALU_MODE=3;
  ALU n26_s0 (
    .SUM(n26_1_SUM),
    .COUT(n26_3),
    .I0(ff_cache1_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n25_3) 
);
defparam n26_s0.ALU_MODE=3;
  ALU n27_s0 (
    .SUM(n27_1_SUM),
    .COUT(n27_3),
    .I0(ff_cache1_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n26_3) 
);
defparam n27_s0.ALU_MODE=3;
  ALU n28_s0 (
    .SUM(n28_1_SUM),
    .COUT(n28_3),
    .I0(ff_cache1_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n27_3) 
);
defparam n28_s0.ALU_MODE=3;
  ALU n29_s0 (
    .SUM(n29_1_SUM),
    .COUT(n29_3),
    .I0(ff_cache1_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n28_3) 
);
defparam n29_s0.ALU_MODE=3;
  ALU n30_s0 (
    .SUM(n30_1_SUM),
    .COUT(n30_3),
    .I0(ff_cache1_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n29_3) 
);
defparam n30_s0.ALU_MODE=3;
  ALU n31_s0 (
    .SUM(n31_1_SUM),
    .COUT(n31_3),
    .I0(ff_cache1_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n30_3) 
);
defparam n31_s0.ALU_MODE=3;
  ALU n32_s0 (
    .SUM(n32_1_SUM),
    .COUT(n32_3),
    .I0(ff_cache1_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n31_3) 
);
defparam n32_s0.ALU_MODE=3;
  ALU n33_s0 (
    .SUM(n33_1_SUM),
    .COUT(n33_3),
    .I0(ff_cache1_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n32_3) 
);
defparam n33_s0.ALU_MODE=3;
  ALU n34_s0 (
    .SUM(n34_1_SUM),
    .COUT(n34_3),
    .I0(ff_cache1_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n33_3) 
);
defparam n34_s0.ALU_MODE=3;
  ALU n35_s0 (
    .SUM(n35_1_SUM),
    .COUT(n35_3),
    .I0(ff_cache1_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n34_3) 
);
defparam n35_s0.ALU_MODE=3;
  ALU n36_s0 (
    .SUM(n36_1_SUM),
    .COUT(n36_3),
    .I0(ff_cache1_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n35_3) 
);
defparam n36_s0.ALU_MODE=3;
  ALU n37_s0 (
    .SUM(n37_1_SUM),
    .COUT(n37_3),
    .I0(ff_cache1_address[17]),
    .I1(ff_cache_vram_address[17]),
    .I3(GND),
    .CIN(n36_3) 
);
defparam n37_s0.ALU_MODE=3;
  ALU n40_s0 (
    .SUM(n40_1_SUM),
    .COUT(n40_3),
    .I0(ff_cache2_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n40_s0.ALU_MODE=3;
  ALU n41_s0 (
    .SUM(n41_1_SUM),
    .COUT(n41_3),
    .I0(ff_cache2_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n40_3) 
);
defparam n41_s0.ALU_MODE=3;
  ALU n42_s0 (
    .SUM(n42_1_SUM),
    .COUT(n42_3),
    .I0(ff_cache2_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n41_3) 
);
defparam n42_s0.ALU_MODE=3;
  ALU n43_s0 (
    .SUM(n43_1_SUM),
    .COUT(n43_3),
    .I0(ff_cache2_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n42_3) 
);
defparam n43_s0.ALU_MODE=3;
  ALU n44_s0 (
    .SUM(n44_1_SUM),
    .COUT(n44_3),
    .I0(ff_cache2_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n43_3) 
);
defparam n44_s0.ALU_MODE=3;
  ALU n45_s0 (
    .SUM(n45_1_SUM),
    .COUT(n45_3),
    .I0(ff_cache2_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n44_3) 
);
defparam n45_s0.ALU_MODE=3;
  ALU n46_s0 (
    .SUM(n46_1_SUM),
    .COUT(n46_3),
    .I0(ff_cache2_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n45_3) 
);
defparam n46_s0.ALU_MODE=3;
  ALU n47_s0 (
    .SUM(n47_1_SUM),
    .COUT(n47_3),
    .I0(ff_cache2_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n46_3) 
);
defparam n47_s0.ALU_MODE=3;
  ALU n48_s0 (
    .SUM(n48_1_SUM),
    .COUT(n48_3),
    .I0(ff_cache2_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n47_3) 
);
defparam n48_s0.ALU_MODE=3;
  ALU n49_s0 (
    .SUM(n49_1_SUM),
    .COUT(n49_3),
    .I0(ff_cache2_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n48_3) 
);
defparam n49_s0.ALU_MODE=3;
  ALU n50_s0 (
    .SUM(n50_1_SUM),
    .COUT(n50_3),
    .I0(ff_cache2_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n49_3) 
);
defparam n50_s0.ALU_MODE=3;
  ALU n51_s0 (
    .SUM(n51_1_SUM),
    .COUT(n51_3),
    .I0(ff_cache2_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n50_3) 
);
defparam n51_s0.ALU_MODE=3;
  ALU n52_s0 (
    .SUM(n52_1_SUM),
    .COUT(n52_3),
    .I0(ff_cache2_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n51_3) 
);
defparam n52_s0.ALU_MODE=3;
  ALU n53_s0 (
    .SUM(n53_1_SUM),
    .COUT(n53_3),
    .I0(ff_cache2_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n52_3) 
);
defparam n53_s0.ALU_MODE=3;
  ALU n54_s0 (
    .SUM(n54_1_SUM),
    .COUT(n54_3),
    .I0(ff_cache2_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n53_3) 
);
defparam n54_s0.ALU_MODE=3;
  ALU n55_s0 (
    .SUM(n55_1_SUM),
    .COUT(n55_3),
    .I0(ff_cache2_address[17]),
    .I1(ff_cache_vram_address[17]),
    .I3(GND),
    .CIN(n54_3) 
);
defparam n55_s0.ALU_MODE=3;
  ALU n58_s0 (
    .SUM(n58_1_SUM),
    .COUT(n58_3),
    .I0(ff_cache3_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n58_s0.ALU_MODE=3;
  ALU n59_s0 (
    .SUM(n59_1_SUM),
    .COUT(n59_3),
    .I0(ff_cache3_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n58_3) 
);
defparam n59_s0.ALU_MODE=3;
  ALU n60_s0 (
    .SUM(n60_1_SUM),
    .COUT(n60_3),
    .I0(ff_cache3_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n59_3) 
);
defparam n60_s0.ALU_MODE=3;
  ALU n61_s0 (
    .SUM(n61_1_SUM),
    .COUT(n61_3),
    .I0(ff_cache3_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n60_3) 
);
defparam n61_s0.ALU_MODE=3;
  ALU n62_s0 (
    .SUM(n62_1_SUM),
    .COUT(n62_3),
    .I0(ff_cache3_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n61_3) 
);
defparam n62_s0.ALU_MODE=3;
  ALU n63_s0 (
    .SUM(n63_1_SUM),
    .COUT(n63_3),
    .I0(ff_cache3_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n62_3) 
);
defparam n63_s0.ALU_MODE=3;
  ALU n64_s0 (
    .SUM(n64_1_SUM),
    .COUT(n64_3),
    .I0(ff_cache3_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n63_3) 
);
defparam n64_s0.ALU_MODE=3;
  ALU n65_s0 (
    .SUM(n65_1_SUM),
    .COUT(n65_3),
    .I0(ff_cache3_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n64_3) 
);
defparam n65_s0.ALU_MODE=3;
  ALU n66_s0 (
    .SUM(n66_1_SUM),
    .COUT(n66_3),
    .I0(ff_cache3_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n65_3) 
);
defparam n66_s0.ALU_MODE=3;
  ALU n67_s0 (
    .SUM(n67_1_SUM),
    .COUT(n67_3),
    .I0(ff_cache3_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n66_3) 
);
defparam n67_s0.ALU_MODE=3;
  ALU n68_s0 (
    .SUM(n68_1_SUM),
    .COUT(n68_3),
    .I0(ff_cache3_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n67_3) 
);
defparam n68_s0.ALU_MODE=3;
  ALU n69_s0 (
    .SUM(n69_1_SUM),
    .COUT(n69_3),
    .I0(ff_cache3_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n68_3) 
);
defparam n69_s0.ALU_MODE=3;
  ALU n70_s0 (
    .SUM(n70_1_SUM),
    .COUT(n70_3),
    .I0(ff_cache3_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n69_3) 
);
defparam n70_s0.ALU_MODE=3;
  ALU n71_s0 (
    .SUM(n71_1_SUM),
    .COUT(n71_3),
    .I0(ff_cache3_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n70_3) 
);
defparam n71_s0.ALU_MODE=3;
  ALU n72_s0 (
    .SUM(n72_1_SUM),
    .COUT(n72_3),
    .I0(ff_cache3_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n71_3) 
);
defparam n72_s0.ALU_MODE=3;
  ALU n73_s0 (
    .SUM(n73_1_SUM),
    .COUT(n73_3),
    .I0(ff_cache3_address[17]),
    .I1(ff_cache_vram_address[17]),
    .I3(GND),
    .CIN(n72_3) 
);
defparam n73_s0.ALU_MODE=3;
  MUX2_LUT5 n85_s5 (
    .O(n85_9),
    .I0(n85_6),
    .I1(n85_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n86_s5 (
    .O(n86_9),
    .I0(n86_6),
    .I1(n86_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n87_s5 (
    .O(n87_9),
    .I0(n87_6),
    .I1(n87_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n88_s5 (
    .O(n88_9),
    .I0(n88_6),
    .I1(n88_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n89_s5 (
    .O(n89_9),
    .I0(n89_6),
    .I1(n89_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n90_s5 (
    .O(n90_9),
    .I0(n90_6),
    .I1(n90_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n91_s5 (
    .O(n91_9),
    .I0(n91_6),
    .I1(n91_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n92_s5 (
    .O(n92_9),
    .I0(n92_6),
    .I1(n92_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n93_s5 (
    .O(n93_9),
    .I0(n93_6),
    .I1(n93_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n94_s5 (
    .O(n94_9),
    .I0(n94_6),
    .I1(n94_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n95_s5 (
    .O(n95_9),
    .I0(n95_6),
    .I1(n95_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n96_s5 (
    .O(n96_9),
    .I0(n96_6),
    .I1(n96_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n97_s5 (
    .O(n97_9),
    .I0(n97_6),
    .I1(n97_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n98_s5 (
    .O(n98_9),
    .I0(n98_6),
    .I1(n98_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n99_s5 (
    .O(n99_9),
    .I0(n99_6),
    .I1(n99_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n100_s5 (
    .O(n100_9),
    .I0(n100_6),
    .I1(n100_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n101_s5 (
    .O(n101_9),
    .I0(n101_6),
    .I1(n101_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n102_s5 (
    .O(n102_9),
    .I0(n102_6),
    .I1(n102_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n103_s5 (
    .O(n103_9),
    .I0(n103_6),
    .I1(n103_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n104_s5 (
    .O(n104_9),
    .I0(n104_6),
    .I1(n104_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n105_s5 (
    .O(n105_9),
    .I0(n105_6),
    .I1(n105_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n106_s5 (
    .O(n106_9),
    .I0(n106_6),
    .I1(n106_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n107_s5 (
    .O(n107_9),
    .I0(n107_6),
    .I1(n107_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n110_s5 (
    .O(n110_9),
    .I0(n110_6),
    .I1(n110_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n112_s5 (
    .O(n112_9),
    .I0(n112_6),
    .I1(n112_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n113_s5 (
    .O(n113_9),
    .I0(n113_6),
    .I1(n113_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n114_s5 (
    .O(n114_9),
    .I0(n114_6),
    .I1(n114_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n115_s5 (
    .O(n115_9),
    .I0(n115_6),
    .I1(n115_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n116_s5 (
    .O(n116_9),
    .I0(n116_6),
    .I1(n116_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n117_s5 (
    .O(n117_9),
    .I0(n117_6),
    .I1(n117_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n118_s5 (
    .O(n118_9),
    .I0(n118_6),
    .I1(n118_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n119_s5 (
    .O(n119_9),
    .I0(n119_6),
    .I1(n119_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n120_s5 (
    .O(n120_9),
    .I0(n120_6),
    .I1(n120_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n121_s5 (
    .O(n121_9),
    .I0(n121_6),
    .I1(n121_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n122_s5 (
    .O(n122_9),
    .I0(n122_6),
    .I1(n122_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n123_s5 (
    .O(n123_9),
    .I0(n123_6),
    .I1(n123_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n124_s5 (
    .O(n124_9),
    .I0(n124_6),
    .I1(n124_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n126_s5 (
    .O(n126_9),
    .I0(n126_6),
    .I1(n126_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n127_s5 (
    .O(n127_9),
    .I0(n127_6),
    .I1(n127_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n128_s5 (
    .O(n128_9),
    .I0(n128_6),
    .I1(n128_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n129_s5 (
    .O(n129_9),
    .I0(n129_6),
    .I1(n129_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n130_s5 (
    .O(n130_9),
    .I0(n130_6),
    .I1(n130_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n131_s5 (
    .O(n131_9),
    .I0(n131_6),
    .I1(n131_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n132_s5 (
    .O(n132_9),
    .I0(n132_6),
    .I1(n132_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n476_s5 (
    .O(n476_9),
    .I0(n476_6),
    .I1(n476_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n479_s5 (
    .O(n479_9),
    .I0(n479_6),
    .I1(n479_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n480_s5 (
    .O(n480_9),
    .I0(n480_6),
    .I1(n480_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n481_s5 (
    .O(n481_9),
    .I0(n481_6),
    .I1(n481_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n482_s5 (
    .O(n482_9),
    .I0(n482_6),
    .I1(n482_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n483_s5 (
    .O(n483_9),
    .I0(n483_6),
    .I1(n483_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n484_s5 (
    .O(n484_9),
    .I0(n484_6),
    .I1(n484_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n485_s5 (
    .O(n485_9),
    .I0(n485_6),
    .I1(n485_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n486_s5 (
    .O(n486_9),
    .I0(n486_6),
    .I1(n486_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n519_s5 (
    .O(n519_9),
    .I0(n519_6),
    .I1(n519_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n522_s5 (
    .O(n522_9),
    .I0(n522_6),
    .I1(n522_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n523_s5 (
    .O(n523_9),
    .I0(n523_6),
    .I1(n523_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n524_s5 (
    .O(n524_9),
    .I0(n524_6),
    .I1(n524_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n525_s5 (
    .O(n525_9),
    .I0(n525_6),
    .I1(n525_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n526_s5 (
    .O(n526_9),
    .I0(n526_6),
    .I1(n526_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n527_s5 (
    .O(n527_9),
    .I0(n527_6),
    .I1(n527_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n528_s5 (
    .O(n528_9),
    .I0(n528_6),
    .I1(n528_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n529_s5 (
    .O(n529_9),
    .I0(n529_6),
    .I1(n529_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n562_s5 (
    .O(n562_9),
    .I0(n562_6),
    .I1(n562_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1242_s2 (
    .O(n565_9),
    .I0(n565_6),
    .I1(n565_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1243_s2 (
    .O(n566_9),
    .I0(n566_6),
    .I1(n566_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1244_s2 (
    .O(n567_9),
    .I0(n567_6),
    .I1(n567_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1245_s2 (
    .O(n568_9),
    .I0(n568_6),
    .I1(n568_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1246_s2 (
    .O(n569_9),
    .I0(n569_6),
    .I1(n569_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1247_s2 (
    .O(n570_9),
    .I0(n570_6),
    .I1(n570_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1248_s2 (
    .O(n571_9),
    .I0(n571_6),
    .I1(n571_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1249_s2 (
    .O(n572_9),
    .I0(n572_6),
    .I1(n572_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n605_s5 (
    .O(n605_9),
    .I0(n605_6),
    .I1(n605_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1242_s1 (
    .O(n608_9),
    .I0(n608_6),
    .I1(n608_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1243_s1 (
    .O(n609_9),
    .I0(n609_6),
    .I1(n609_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1244_s1 (
    .O(n610_9),
    .I0(n610_6),
    .I1(n610_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1245_s1 (
    .O(n611_9),
    .I0(n611_6),
    .I1(n611_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1246_s1 (
    .O(n612_9),
    .I0(n612_6),
    .I1(n612_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1247_s1 (
    .O(n613_9),
    .I0(n613_6),
    .I1(n613_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1248_s1 (
    .O(n614_9),
    .I0(n614_6),
    .I1(n614_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1249_s1 (
    .O(n615_9),
    .I0(n615_6),
    .I1(n615_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4875_s5 (
    .O(n4875_9),
    .I0(n4875_6),
    .I1(n4875_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4876_s5 (
    .O(n4876_9),
    .I0(n4876_6),
    .I1(n4876_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4877_s5 (
    .O(n4877_9),
    .I0(n4877_6),
    .I1(n4877_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4878_s5 (
    .O(n4878_9),
    .I0(n4878_6),
    .I1(n4878_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4879_s5 (
    .O(n4879_9),
    .I0(n4879_6),
    .I1(n4879_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4880_s5 (
    .O(n4880_9),
    .I0(n4880_6),
    .I1(n4880_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4881_s5 (
    .O(n4881_9),
    .I0(n4881_6),
    .I1(n4881_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4882_s5 (
    .O(n4882_9),
    .I0(n4882_6),
    .I1(n4882_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT6 n1242_s0 (
    .O(n1242_3),
    .I0(n608_9),
    .I1(n565_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1243_s0 (
    .O(n1243_3),
    .I0(n609_9),
    .I1(n566_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1244_s0 (
    .O(n1244_3),
    .I0(n610_9),
    .I1(n567_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1245_s0 (
    .O(n1245_3),
    .I0(n611_9),
    .I1(n568_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1246_s0 (
    .O(n1246_3),
    .I0(n612_9),
    .I1(n569_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1247_s0 (
    .O(n1247_3),
    .I0(n613_9),
    .I1(n570_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1248_s0 (
    .O(n1248_3),
    .I0(n614_9),
    .I1(n571_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1249_s0 (
    .O(n1249_3),
    .I0(n615_9),
    .I1(n572_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT5 n5114_s4 (
    .O(n5114_6),
    .I0(n5114_8),
    .I1(n1387_6),
    .S0(n5121_10) 
);
  MUX2_LUT5 n5115_s3 (
    .O(n5115_5),
    .I0(n5115_7),
    .I1(n1388_5),
    .S0(n5121_10) 
);
  MUX2_LUT5 n5116_s3 (
    .O(n5116_5),
    .I0(n5116_7),
    .I1(n1389_5),
    .S0(n5121_10) 
);
  MUX2_LUT5 n5117_s3 (
    .O(n5117_5),
    .I0(n5117_7),
    .I1(n1390_5),
    .S0(n5121_10) 
);
  MUX2_LUT5 n5118_s3 (
    .O(n5118_5),
    .I0(n5118_7),
    .I1(n1391_5),
    .S0(n5121_10) 
);
  MUX2_LUT5 n5119_s3 (
    .O(n5119_5),
    .I0(n5119_7),
    .I1(n1392_5),
    .S0(n5121_10) 
);
  MUX2_LUT5 n5120_s3 (
    .O(n5120_5),
    .I0(n5120_7),
    .I1(n1393_5),
    .S0(n5121_10) 
);
  MUX2_LUT5 n5121_s3 (
    .O(n5121_5),
    .I0(n5121_7),
    .I1(n1394_5),
    .S0(n5121_10) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_command_cache */
module vdp_command (
  clk85m,
  n36_6,
  reg_vram256k_mode,
  ff_reset_n2_1,
  n566_31,
  n1134_44,
  n1232_20,
  reg_ext_command_mode,
  reg_command_high_speed_mode,
  ff_next_vram2_7_9,
  w_sprite_mode2,
  n2043_6,
  w_register_write,
  w_command_vram_rdata_en,
  n386_7,
  w_pulse1,
  ff_vram_valid_8,
  w_register_data,
  reg_text_back_color,
  reg_screen_mode,
  ff_status_register_pointer,
  w_register_num,
  w_command_vram_rdata,
  w_screen_pos_x_Z,
  w_status_transfer_ready,
  w_status_command_execute,
  w_status_border_detect,
  w_address_s_pre_17_5,
  w_next_0_4,
  w_address_s_pre_17_6,
  w_address_s_pre_17_7,
  w_address_s_pre_17_8,
  w_next_0_6,
  w_command_vram_write,
  w_command_vram_valid,
  w_status_border_position,
  w_status_color,
  w_command_vram_address,
  w_command_vram_wdata,
  w_command_vram_wdata_mask
)
;
input clk85m;
input n36_6;
input reg_vram256k_mode;
input ff_reset_n2_1;
input n566_31;
input n1134_44;
input n1232_20;
input reg_ext_command_mode;
input reg_command_high_speed_mode;
input ff_next_vram2_7_9;
input w_sprite_mode2;
input n2043_6;
input w_register_write;
input w_command_vram_rdata_en;
input n386_7;
input w_pulse1;
input ff_vram_valid_8;
input [7:0] w_register_data;
input [7:0] reg_text_back_color;
input [4:0] reg_screen_mode;
input [3:0] ff_status_register_pointer;
input [5:0] w_register_num;
input [31:0] w_command_vram_rdata;
input [3:3] w_screen_pos_x_Z;
output w_status_transfer_ready;
output w_status_command_execute;
output w_status_border_detect;
output w_address_s_pre_17_5;
output w_next_0_4;
output w_address_s_pre_17_6;
output w_address_s_pre_17_7;
output w_address_s_pre_17_8;
output w_next_0_6;
output w_command_vram_write;
output w_command_vram_valid;
output [8:0] w_status_border_position;
output [7:0] w_status_color;
output [17:2] w_command_vram_address;
output [31:0] w_command_vram_wdata;
output [3:0] w_command_vram_wdata_mask;
wire w_address_s_pre_17_3;
wire w_address_d_pre_17_3;
wire n3073_2;
wire n3074_2;
wire n3075_2;
wire n3076_2;
wire n3077_2;
wire n3078_2;
wire n3079_2;
wire n3080_2;
wire n2406_6;
wire n2406_7;
wire n2407_6;
wire n2407_7;
wire n3072_10;
wire n3072_11;
wire n3072_12;
wire n3072_13;
wire n411_3;
wire n412_3;
wire n413_3;
wire n414_3;
wire n415_3;
wire n416_3;
wire n417_3;
wire n418_3;
wire n419_3;
wire n524_4;
wire n525_4;
wire n526_4;
wire n527_4;
wire n528_4;
wire n529_4;
wire n530_4;
wire n531_4;
wire n532_4;
wire n533_4;
wire n622_5;
wire n817_3;
wire n818_3;
wire n819_3;
wire n820_3;
wire n821_3;
wire n822_3;
wire n823_3;
wire n824_3;
wire n825_3;
wire n834_3;
wire n835_3;
wire n836_3;
wire n837_3;
wire n838_3;
wire n839_3;
wire n840_3;
wire n841_3;
wire n842_3;
wire n843_3;
wire n844_3;
wire n845_3;
wire n846_3;
wire n847_3;
wire n848_3;
wire n849_3;
wire n850_3;
wire n851_3;
wire n852_3;
wire n1111_6;
wire n1112_6;
wire n1113_6;
wire n1114_6;
wire n1115_6;
wire n1116_6;
wire n1117_6;
wire n1118_6;
wire n1119_6;
wire n1214_3;
wire n1215_3;
wire n1216_3;
wire n1228_3;
wire n1229_3;
wire n1230_3;
wire n1231_3;
wire n1232_3;
wire n1233_3;
wire n1234_3;
wire n1235_3;
wire n1615_5;
wire n1616_5;
wire n1617_5;
wire n1618_5;
wire n1619_5;
wire n1620_5;
wire n1621_5;
wire n1622_5;
wire n1623_5;
wire n1624_5;
wire n1710_3;
wire n1711_3;
wire n1712_3;
wire n1746_4;
wire n1747_4;
wire n1748_4;
wire n1749_4;
wire n1750_4;
wire n1751_4;
wire n1752_4;
wire n1753_4;
wire n1809_3;
wire n1810_3;
wire n1811_3;
wire n1812_3;
wire n1813_3;
wire n1814_3;
wire n1815_3;
wire n1816_3;
wire n1817_3;
wire n1818_3;
wire n1903_3;
wire n1904_3;
wire n1905_3;
wire n1906_3;
wire n1907_3;
wire n1908_3;
wire n1909_3;
wire n1910_3;
wire n3328_10;
wire n3329_8;
wire n3330_8;
wire n4632_4;
wire n3168_179;
wire n3169_107;
wire n3170_98;
wire n3171_98;
wire n3172_98;
wire n3173_98;
wire n3174_98;
wire n3175_99;
wire n3176_99;
wire n3180_182;
wire n3186_133;
wire n3187_123;
wire n3188_120;
wire n3189_123;
wire n3190_123;
wire n3191_123;
wire n3192_124;
wire n3193_124;
wire n3198_135;
wire n3199_135;
wire n3200_135;
wire n3201_135;
wire n3202_135;
wire n3203_135;
wire n3204_135;
wire n3205_135;
wire n3206_135;
wire n3207_135;
wire n3208_135;
wire n3209_135;
wire n3210_135;
wire n3211_135;
wire n3212_135;
wire n3213_135;
wire n3214_135;
wire n3215_90;
wire n3216_85;
wire n3217_85;
wire n3218_85;
wire n3219_85;
wire n3220_85;
wire n3221_85;
wire n3222_85;
wire n3225_163;
wire n3226_149;
wire n3227_159;
wire n3228_174;
wire n3229_116;
wire n3230_109;
wire ff_sx2_17_8;
wire ff_dy_9_7;
wire ff_dy_7_8;
wire ff_ny_10_7;
wire ff_read_color_8;
wire ff_transfer_ready_6;
wire ff_command_execute_6;
wire ff_bit_count_2_8;
wire n1746_6;
wire n3316_8;
wire ff_sy_18_9;
wire ff_source_7_7;
wire ff_sy_15_8;
wire ff_dx_8_8;
wire ff_cache_vram_wdata_7_12;
wire ff_cache_flush_start_11;
wire ff_wait_count_5_12;
wire ff_wait_counter_7_14;
wire ff_next_state_2_13;
wire ff_cache_vram_valid_15;
wire ff_count_valid_16;
wire ff_cache_vram_write_18;
wire ff_next_state_0_17;
wire n3224_162;
wire n2423_7;
wire n2422_7;
wire n2421_7;
wire n2420_7;
wire n1989_9;
wire n1934_9;
wire n1808_7;
wire n1807_7;
wire n833_7;
wire n832_7;
wire n831_7;
wire n830_7;
wire n829_7;
wire n828_7;
wire n827_7;
wire n826_7;
wire n816_7;
wire n427_7;
wire n426_7;
wire n425_7;
wire n424_7;
wire n423_7;
wire n422_7;
wire n421_7;
wire n420_7;
wire n410_7;
wire n3326_14;
wire n3325_13;
wire n3321_13;
wire n3318_16;
wire n3317_12;
wire n3316_10;
wire n3315_17;
wire n659_9;
wire n658_9;
wire n657_9;
wire n656_9;
wire n655_9;
wire n654_9;
wire n653_9;
wire n652_9;
wire n3223_180;
wire n3196_82;
wire n3195_82;
wire n3194_83;
wire ff_xsel_1_15;
wire ff_cache_vram_address_17_21;
wire ff_border_detect_6;
wire ff_state_3_13;
wire n623_9;
wire n624_10;
wire n624_9;
wire n644_9;
wire n651_10;
wire n645_9;
wire n646_9;
wire n647_9;
wire n648_9;
wire n649_9;
wire n650_9;
wire n651_9;
wire n3307_9;
wire n3314_10;
wire n3308_9;
wire n3309_9;
wire n3310_9;
wire n3311_9;
wire n3312_9;
wire n3313_9;
wire n3314_9;
wire w_next_0_5;
wire n411_4;
wire n411_5;
wire n411_6;
wire n411_7;
wire n412_4;
wire n412_5;
wire n412_6;
wire n413_4;
wire n413_5;
wire n413_6;
wire n414_4;
wire n414_5;
wire n414_6;
wire n415_4;
wire n415_5;
wire n415_6;
wire n416_4;
wire n416_5;
wire n416_6;
wire n417_4;
wire n417_5;
wire n417_6;
wire n418_4;
wire n418_5;
wire n418_6;
wire n419_4;
wire n419_5;
wire n419_6;
wire n524_5;
wire n622_6;
wire n1111_7;
wire n1614_6;
wire n1614_7;
wire n1614_8;
wire n1615_6;
wire n1615_7;
wire n1615_9;
wire n1616_6;
wire n1617_6;
wire n1617_7;
wire n1617_8;
wire n1618_6;
wire n1618_7;
wire n1618_8;
wire n1619_6;
wire n1619_7;
wire n1620_6;
wire n1621_7;
wire n1621_8;
wire n1621_9;
wire n1622_6;
wire n1622_7;
wire n1623_6;
wire n1624_6;
wire n1710_4;
wire n1712_4;
wire n1748_5;
wire n1749_5;
wire n1751_5;
wire n1809_4;
wire n1810_4;
wire n1811_4;
wire n1812_4;
wire n1813_4;
wire n1814_4;
wire n1815_4;
wire n1816_4;
wire n1817_4;
wire n1818_4;
wire n3048_4;
wire n3328_11;
wire n3328_12;
wire n3328_13;
wire n3329_9;
wire n3329_10;
wire n3329_11;
wire n3330_10;
wire n3330_11;
wire n4632_5;
wire n4632_6;
wire n3168_180;
wire n3168_181;
wire n3168_182;
wire n3169_108;
wire n3169_109;
wire n3169_110;
wire n3170_99;
wire n3170_100;
wire n3170_101;
wire n3171_99;
wire n3171_100;
wire n3172_99;
wire n3172_100;
wire n3173_99;
wire n3173_101;
wire n3174_99;
wire n3174_101;
wire n3175_100;
wire n3175_101;
wire n3175_102;
wire n3176_100;
wire n3176_101;
wire n3176_102;
wire n3180_183;
wire n3180_185;
wire n3180_186;
wire n3186_134;
wire n3186_135;
wire n3187_124;
wire n3188_121;
wire n3188_122;
wire n3191_124;
wire n3198_136;
wire n3198_137;
wire n3199_136;
wire n3199_137;
wire n3200_136;
wire n3200_137;
wire n3201_136;
wire n3201_137;
wire n3202_136;
wire n3202_137;
wire n3203_136;
wire n3203_137;
wire n3204_136;
wire n3204_137;
wire n3205_136;
wire n3205_137;
wire n3206_136;
wire n3206_137;
wire n3207_136;
wire n3207_137;
wire n3208_136;
wire n3208_137;
wire n3209_136;
wire n3209_137;
wire n3210_136;
wire n3210_137;
wire n3211_136;
wire n3211_137;
wire n3212_136;
wire n3212_137;
wire n3213_136;
wire n3213_137;
wire n3214_136;
wire n3214_137;
wire n3225_164;
wire n3225_165;
wire n3225_166;
wire n3225_167;
wire n3226_150;
wire n3226_151;
wire n3226_152;
wire n3227_160;
wire n3227_161;
wire n3227_162;
wire n3228_175;
wire n3229_117;
wire ff_sx_17_9;
wire ff_dy_10_9;
wire ff_ny_10_8;
wire ff_read_color_10;
wire ff_bit_count_2_9;
wire ff_bit_count_2_10;
wire n3316_12;
wire ff_source_7_8;
wire ff_source_7_9;
wire ff_source_7_10;
wire ff_dx_8_9;
wire ff_cache_vram_wdata_7_13;
wire ff_cache_vram_wdata_7_14;
wire ff_cache_vram_wdata_7_15;
wire ff_cache_vram_wdata_7_16;
wire ff_state_0_12;
wire ff_state_0_13;
wire ff_cache_flush_start_12;
wire ff_wait_count_5_13;
wire ff_wait_count_5_14;
wire ff_wait_counter_7_15;
wire ff_wait_counter_7_16;
wire ff_next_state_2_15;
wire ff_next_state_1_16;
wire ff_next_state_1_17;
wire ff_cache_vram_valid_16;
wire ff_cache_vram_valid_17;
wire ff_count_valid_17;
wire ff_count_valid_18;
wire ff_cache_vram_write_19;
wire ff_next_state_0_18;
wire n3224_163;
wire n2423_8;
wire n2422_8;
wire n1989_10;
wire n427_8;
wire n410_8;
wire n3326_15;
wire n3326_16;
wire n3325_14;
wire n3325_15;
wire n3325_16;
wire n3325_17;
wire n3318_17;
wire n3317_13;
wire n3317_14;
wire n3316_13;
wire n3315_18;
wire n3223_181;
wire n3223_182;
wire ff_xsel_1_16;
wire ff_cache_vram_address_17_22;
wire ff_state_3_14;
wire ff_state_3_15;
wire ff_state_3_16;
wire n3197_153;
wire n3197_154;
wire n411_8;
wire n411_9;
wire n411_10;
wire n412_7;
wire n413_7;
wire n414_7;
wire n415_7;
wire n416_7;
wire n417_7;
wire n418_7;
wire n419_7;
wire n524_6;
wire n524_7;
wire n524_8;
wire n622_8;
wire n1111_8;
wire n1614_9;
wire n1614_10;
wire n1614_11;
wire n1615_10;
wire n1616_8;
wire n1618_9;
wire n1620_8;
wire n1621_10;
wire n1621_11;
wire n1623_8;
wire n1623_9;
wire n1623_10;
wire n1624_8;
wire n1624_9;
wire n1710_6;
wire n1746_9;
wire n3328_14;
wire n3328_17;
wire n3328_18;
wire n3328_19;
wire n3328_20;
wire n3329_13;
wire n3329_14;
wire n3329_16;
wire n3329_17;
wire n3329_18;
wire n3329_19;
wire n3329_20;
wire n3330_12;
wire n3330_13;
wire n3330_14;
wire n3330_15;
wire n3330_16;
wire n3330_17;
wire n3330_18;
wire n3330_19;
wire n3330_20;
wire n4632_7;
wire n4632_8;
wire n3168_183;
wire n3168_184;
wire n3168_185;
wire n3168_186;
wire n3169_111;
wire n3169_112;
wire n3169_113;
wire n3169_114;
wire n3169_115;
wire n3170_102;
wire n3170_103;
wire n3170_104;
wire n3171_101;
wire n3171_102;
wire n3172_101;
wire n3172_102;
wire n3173_102;
wire n3173_103;
wire n3174_102;
wire n3175_103;
wire n3175_104;
wire n3175_105;
wire n3176_103;
wire n3180_187;
wire n3180_188;
wire n3180_189;
wire n3180_191;
wire n3180_194;
wire n3187_126;
wire n3198_138;
wire n3198_139;
wire n3198_140;
wire n3198_141;
wire n3199_138;
wire n3199_139;
wire n3200_138;
wire n3200_139;
wire n3201_138;
wire n3201_139;
wire n3202_138;
wire n3202_139;
wire n3203_138;
wire n3203_139;
wire n3204_138;
wire n3204_139;
wire n3205_138;
wire n3205_139;
wire n3206_138;
wire n3206_139;
wire n3207_138;
wire n3207_139;
wire n3208_138;
wire n3208_139;
wire n3209_138;
wire n3209_139;
wire n3210_138;
wire n3210_139;
wire n3211_138;
wire n3211_139;
wire n3212_138;
wire n3212_139;
wire n3213_138;
wire n3213_139;
wire n3225_168;
wire n3225_169;
wire n3225_171;
wire n3225_172;
wire n3226_153;
wire n3226_155;
wire n3226_157;
wire n3227_163;
wire n3227_164;
wire n3228_176;
wire n3229_118;
wire n3229_119;
wire n3229_120;
wire w_address_s_pre_17_9;
wire w_address_s_pre_17_10;
wire ff_dy_10_10;
wire n3316_14;
wire ff_source_7_11;
wire ff_dx_8_10;
wire ff_dx_8_11;
wire ff_dx_8_12;
wire ff_cache_vram_wdata_7_20;
wire ff_cache_vram_wdata_7_21;
wire ff_state_5_14;
wire ff_state_0_14;
wire ff_cache_flush_start_16;
wire ff_wait_count_5_15;
wire ff_wait_count_5_16;
wire ff_wait_count_5_17;
wire ff_wait_count_5_18;
wire ff_wait_counter_7_17;
wire ff_wait_counter_7_18;
wire ff_wait_counter_7_20;
wire ff_wait_counter_7_21;
wire ff_next_state_2_16;
wire ff_next_state_2_17;
wire ff_next_state_2_18;
wire ff_next_state_1_18;
wire ff_cache_vram_valid_18;
wire ff_next_state_5_19;
wire ff_count_valid_20;
wire ff_count_valid_21;
wire ff_count_valid_22;
wire ff_cache_vram_write_20;
wire ff_cache_vram_write_21;
wire n3224_165;
wire n3224_166;
wire n3224_167;
wire n2423_9;
wire n2422_9;
wire n410_9;
wire n3326_18;
wire n3326_19;
wire n3326_20;
wire n3326_21;
wire n3326_22;
wire n3326_23;
wire n3326_24;
wire n3325_18;
wire n3325_19;
wire n3325_20;
wire n3325_22;
wire n3325_23;
wire n3321_16;
wire n3318_18;
wire n3318_19;
wire n3317_15;
wire n3316_16;
wire n3316_17;
wire n3316_18;
wire n3315_20;
wire n3315_21;
wire n3315_22;
wire n3315_23;
wire n3315_24;
wire n3223_183;
wire n3223_184;
wire ff_cache_vram_address_17_23;
wire ff_cache_vram_address_17_24;
wire ff_cache_vram_address_17_25;
wire ff_state_3_17;
wire ff_state_3_18;
wire ff_state_3_20;
wire n623_13;
wire n411_11;
wire n411_12;
wire n1615_11;
wire n1616_10;
wire n1620_9;
wire n1623_11;
wire n1624_10;
wire n3328_22;
wire n3328_23;
wire n3328_24;
wire n3329_22;
wire n3329_23;
wire n3329_25;
wire n3329_26;
wire n3329_27;
wire n3330_21;
wire n3330_22;
wire n3330_23;
wire n3330_26;
wire n3330_27;
wire n3169_116;
wire n3169_117;
wire n3169_118;
wire n3169_119;
wire n3170_105;
wire n3170_106;
wire n3171_103;
wire n3171_104;
wire n3171_105;
wire n3172_103;
wire n3172_104;
wire n3173_104;
wire n3173_105;
wire n3174_104;
wire n3175_107;
wire n3176_105;
wire n3180_195;
wire n3180_197;
wire n3186_138;
wire n3198_142;
wire n3198_143;
wire n3198_144;
wire n3208_140;
wire n3208_141;
wire n3209_140;
wire n3209_141;
wire n3210_140;
wire n3210_141;
wire n3211_140;
wire n3211_141;
wire n3212_140;
wire n3212_141;
wire n3213_140;
wire n3213_141;
wire n3226_158;
wire n3226_159;
wire ff_bit_count_2_13;
wire ff_cache_flush_start_18;
wire ff_wait_count_5_19;
wire ff_wait_counter_7_23;
wire ff_next_state_2_19;
wire ff_next_state_2_21;
wire ff_next_state_1_21;
wire ff_cache_vram_valid_19;
wire n3326_25;
wire n3325_24;
wire n3318_21;
wire n3316_20;
wire n3316_21;
wire n3316_22;
wire n3316_23;
wire n3316_24;
wire n3316_25;
wire n3315_25;
wire ff_state_3_21;
wire n411_13;
wire n411_14;
wire n1623_12;
wire n3329_28;
wire n3330_28;
wire n3330_29;
wire n3169_120;
wire n3169_121;
wire n3169_122;
wire n3169_123;
wire n3170_107;
wire n3171_106;
wire n3171_107;
wire n3172_105;
wire n3172_106;
wire n3173_106;
wire n3173_107;
wire n3174_106;
wire n3175_108;
wire n3176_106;
wire n3180_198;
wire n3325_25;
wire n3329_29;
wire n3329_30;
wire n3329_31;
wire ff_cache_flush_start_20;
wire ff_state_0_16;
wire ff_state_2_14;
wire ff_next_state_2_23;
wire n1618_12;
wire n1622_10;
wire n1711_6;
wire n1750_7;
wire n3186_140;
wire n3224_169;
wire n3321_18;
wire n3330_31;
wire ff_cache_flush_start_22;
wire ff_cache_vram_address_17_28;
wire n3318_23;
wire n1747_7;
wire n1746_11;
wire n2420_10;
wire n2421_10;
wire n3176_108;
wire n3175_110;
wire n3174_108;
wire n3190_126;
wire n3326_29;
wire n3330_33;
wire n623_15;
wire ff_border_detect_9;
wire ff_wait_counter_7_25;
wire ff_next_state_5_21;
wire n1616_12;
wire n3207_143;
wire n3207_145;
wire n1623_14;
wire n3329_34;
wire n3328_26;
wire n1621_13;
wire n4670_6;
wire n4085_6;
wire n4748_6;
wire n4479_6;
wire n3228_179;
wire ff_wait_counter_7_27;
wire ff_color_7_12;
wire n4738_5;
wire n4647_5;
wire n4329_5;
wire n1228_6;
wire n4735_5;
wire n2053_5;
wire ff_sx_17_11;
wire n3329_36;
wire n3180_202;
wire ff_cache_flush_start_24;
wire n3180_204;
wire n1903_6;
wire n4720_5;
wire n4330_5;
wire n1214_6;
wire n4749_5;
wire n4678_5;
wire ff_cache_vram_wdata_7_24;
wire n3226_162;
wire ff_next_state_1_23;
wire n4748_8;
wire n4670_8;
wire n4482_5;
wire n4086_5;
wire n1710_8;
wire n622_10;
wire n4721_5;
wire n3316_27;
wire ff_state_3_23;
wire n3180_206;
wire ff_next_state_1_25;
wire ff_state_5_16;
wire n3049_4;
wire n3050_4;
wire n3051_4;
wire n3052_4;
wire n3053_4;
wire n3054_4;
wire n3055_4;
wire n3056_4;
wire ff_bit_count_2_17;
wire ff_next_state_0_21;
wire n3226_164;
wire n3180_208;
wire n3326_31;
wire n3328_28;
wire n4766_5;
wire n4710_5;
wire n4479_8;
wire n4085_8;
wire ff_sy_18_13;
wire n1746_13;
wire n4763_5;
wire n4702_5;
wire n3223_187;
wire ff_xsel_1_20;
wire n3225_174;
wire n3180_210;
wire ff_cache_vram_wdata_7_26;
wire n3326_33;
wire n3187_128;
wire n1620_11;
wire n1615_13;
wire ff_nx_10_10;
wire n1614_13;
wire ff_read_color_14;
wire ff_color_7_14;
wire n3321_22;
wire ff_next_state_1_27;
wire n3315_28;
wire ff_cache_flush_start_26;
wire n3226_166;
wire ff_xsel_1_22;
wire ff_bit_count_2_21;
wire n3316_29;
wire n3330_35;
wire n3186_142;
wire n3328_30;
wire ff_next_state_2_25;
wire ff_source_7_14;
wire n3329_38;
wire n3325_27;
wire n3329_40;
wire n3197_156;
wire ff_cache_vram_wdata_7_30;
wire n3315_30;
wire ff_count_valid_24;
wire ff_read_color_16;
wire n3316_31;
wire ff_ny_10_11;
wire ff_sy_18_15;
wire n2417_11;
wire n2416_11;
wire n2419_11;
wire n2418_11;
wire n3174_110;
wire n3173_109;
wire n1624_12;
wire n1616_14;
wire n2424_10;
wire ff_read_pixel_7_15;
wire n2425_10;
wire n2426_10;
wire n2427_10;
wire n2428_10;
wire n2428_12;
wire n2429_10;
wire n2429_12;
wire n2430_10;
wire n2431_10;
wire ff_color_7_16;
wire ff_next_state_1_29;
wire ff_next_state_5_23;
wire ff_read_color_18;
wire ff_cache_vram_wdata_7_32;
wire n3189_126;
wire n3329_45;
wire ff_maj;
wire ff_eq;
wire ff_dix;
wire ff_diy;
wire ff_start;
wire ff_cache_vram_write;
wire ff_read_color;
wire ff_cache_flush_start;
wire ff_cache_vram_valid;
wire ff_count_valid;
wire ff_border_detect_request;
wire n3042_21_SUM;
wire n3042_24;
wire n3042_22_SUM;
wire n3042_26;
wire n3042_23_SUM;
wire n3042_28;
wire n3042_24_SUM;
wire n3042_30;
wire n3042_25_SUM;
wire n3042_32;
wire n3042_26_SUM;
wire n3042_34;
wire n3042_27_SUM;
wire n3042_36;
wire n3042_28_SUM;
wire n3042_38;
wire n3042_29_SUM;
wire n3042_40;
wire n3043_23_SUM;
wire n3043_26;
wire n3043_24_SUM;
wire n3043_28;
wire n3043_25_SUM;
wire n3043_30;
wire n3043_26_SUM;
wire n3043_32;
wire n3043_27_SUM;
wire n3043_34;
wire n3043_28_SUM;
wire n3043_36;
wire n3043_29_SUM;
wire n3043_38;
wire n3043_30_SUM;
wire n3043_40;
wire n3043_31_SUM;
wire n3043_42;
wire n3043_32_SUM;
wire n3043_44;
wire n3043_33_SUM;
wire n3043_46;
wire n3045_22_SUM;
wire n3045_26;
wire n3045_23_SUM;
wire n3045_28;
wire n3045_24_SUM;
wire n3045_30;
wire n3045_25_SUM;
wire n3045_32;
wire n3045_26_SUM;
wire n3045_34;
wire n3045_27_SUM;
wire n3045_36;
wire n3045_28_SUM;
wire n3045_38;
wire n3045_29_SUM;
wire n3045_40;
wire n3045_30_SUM;
wire n3045_42;
wire n3047_23_SUM;
wire n3047_26;
wire n3047_24_SUM;
wire n3047_28;
wire n3047_25_SUM;
wire n3047_30;
wire n3047_26_SUM;
wire n3047_32;
wire n3047_27_SUM;
wire n3047_34;
wire n3047_28_SUM;
wire n3047_36;
wire n3047_29_SUM;
wire n3047_38;
wire n3047_30_SUM;
wire n3047_40;
wire n3047_31_SUM;
wire n3047_42;
wire n3047_32_SUM;
wire n3047_44;
wire n3047_33_SUM;
wire n3047_46;
wire \w_next_sx[0]_1_1 ;
wire \w_next_sx[1]_1_1 ;
wire \w_next_sx[2]_1_1 ;
wire \w_next_sx[3]_1_1 ;
wire \w_next_sx[4]_1_1 ;
wire \w_next_sx[5]_1_1 ;
wire \w_next_sx[6]_1_1 ;
wire \w_next_sx[7]_1_1 ;
wire \w_next_sx[8]_1_1 ;
wire \w_next_sx[9]_1_0_COUT ;
wire \w_next_sy[0]_1_1 ;
wire \w_next_sy[1]_1_1 ;
wire \w_next_sy[2]_1_1 ;
wire \w_next_sy[3]_1_1 ;
wire \w_next_sy[4]_1_1 ;
wire \w_next_sy[5]_1_1 ;
wire \w_next_sy[6]_1_1 ;
wire \w_next_sy[7]_1_1 ;
wire \w_next_sy[8]_1_1 ;
wire \w_next_sy[9]_1_1 ;
wire \w_next_sy[10]_1_0_COUT ;
wire \w_next_dx[0]_1_1 ;
wire \w_next_dx[1]_1_1 ;
wire \w_next_dx[2]_1_1 ;
wire \w_next_dx[3]_1_1 ;
wire \w_next_dx[4]_1_1 ;
wire \w_next_dx[5]_1_1 ;
wire \w_next_dx[6]_1_1 ;
wire \w_next_dx[7]_1_1 ;
wire \w_next_dx[8]_1_1 ;
wire \w_next_dx[9]_1_0_COUT ;
wire \w_next_dy[0]_1_1 ;
wire \w_next_dy[1]_1_1 ;
wire \w_next_dy[2]_1_1 ;
wire \w_next_dy[3]_1_1 ;
wire \w_next_dy[4]_1_1 ;
wire \w_next_dy[5]_1_1 ;
wire \w_next_dy[6]_1_1 ;
wire \w_next_dy[7]_1_1 ;
wire \w_next_dy[8]_1_1 ;
wire \w_next_dy[9]_1_1 ;
wire \w_next_dy[10]_1_1 ;
wire n311_1;
wire n311_2;
wire n310_1;
wire n310_2;
wire n309_1;
wire n309_2;
wire n308_1;
wire n308_2;
wire n307_1;
wire n307_2;
wire n306_1;
wire n306_2;
wire n305_1;
wire n305_2;
wire n304_1;
wire n304_2;
wire n303_1;
wire n303_2;
wire n302_1;
wire n302_2;
wire n301_1;
wire n301_2;
wire n300_1;
wire n300_2;
wire n299_1;
wire n299_2;
wire n298_1;
wire n298_2;
wire n297_1;
wire n297_2;
wire n296_1;
wire n296_2;
wire n295_1;
wire n295_2;
wire n294_1;
wire n294_0_COUT;
wire n502_1;
wire n502_2;
wire n501_1;
wire n501_2;
wire n500_1;
wire n500_2;
wire n499_1;
wire n499_2;
wire n498_1;
wire n498_2;
wire n497_1;
wire n497_2;
wire n496_1;
wire n496_2;
wire n495_1;
wire n495_2;
wire n494_1;
wire n494_2;
wire n493_1;
wire n493_2;
wire n492_1;
wire n492_2;
wire n491_1;
wire n491_2;
wire n490_1;
wire n490_2;
wire n489_1;
wire n489_2;
wire n488_1;
wire n488_2;
wire n487_1;
wire n487_2;
wire n486_1;
wire n486_2;
wire n485_1;
wire n485_2;
wire n484_1;
wire n484_0_COUT;
wire n522_1;
wire n522_2;
wire n521_1;
wire n521_2;
wire n520_1;
wire n520_2;
wire n519_1;
wire n519_2;
wire n518_1;
wire n518_2;
wire n517_1;
wire n517_2;
wire n516_1;
wire n516_2;
wire n515_1;
wire n515_2;
wire n514_1;
wire n514_2;
wire n513_1;
wire n513_2;
wire n512_1;
wire n512_2;
wire n511_1;
wire n511_2;
wire n510_1;
wire n510_2;
wire n509_1;
wire n509_2;
wire n508_1;
wire n508_2;
wire n507_1;
wire n507_2;
wire n506_1;
wire n506_2;
wire n505_1;
wire n505_2;
wire n504_1;
wire n504_0_COUT;
wire n1782_1;
wire n1782_2;
wire n1781_1;
wire n1781_2;
wire n1780_1;
wire n1780_2;
wire n1779_1;
wire n1779_2;
wire n1778_1;
wire n1778_2;
wire n1777_1;
wire n1777_2;
wire n1776_1;
wire n1776_2;
wire n1775_1;
wire n1775_2;
wire n1774_1;
wire n1774_2;
wire n1773_1;
wire n1773_2;
wire n1772_1;
wire n1772_2;
wire n1771_1;
wire n1771_0_COUT;
wire w_next_nyb_0_3;
wire w_next_nyb_1_3;
wire w_next_nyb_2_3;
wire w_next_nyb_3_3;
wire w_next_nyb_4_3;
wire w_next_nyb_5_3;
wire w_next_nyb_6_3;
wire w_next_nyb_7_3;
wire w_next_nyb_8_3;
wire w_next_nyb_9_3;
wire w_next_nyb_10_3;
wire n1877_9;
wire n292_2;
wire n292_3;
wire n291_2;
wire n291_3;
wire n290_2;
wire n290_3;
wire n289_2;
wire n289_3;
wire n288_2;
wire n288_3;
wire n287_2;
wire n287_3;
wire n286_2;
wire n286_3;
wire n285_2;
wire n285_3;
wire n284_2;
wire n284_3;
wire n283_2;
wire n283_3;
wire n282_2;
wire n282_3;
wire n281_2;
wire n281_3;
wire n280_2;
wire n280_3;
wire n279_2;
wire n279_3;
wire n278_2;
wire n278_3;
wire n277_2;
wire n277_3;
wire n276_2;
wire n276_3;
wire n275_2;
wire n275_0_COUT;
wire n1569_2;
wire n1569_3;
wire n1568_2;
wire n1568_3;
wire n1567_2;
wire n1567_3;
wire n1566_2;
wire n1566_3;
wire n1565_2;
wire n1565_3;
wire n1564_2;
wire n1564_3;
wire n1563_2;
wire n1563_3;
wire n1562_2;
wire n1562_3;
wire n1561_2;
wire n1561_3;
wire n1560_2;
wire n1560_3;
wire n1559_2;
wire n1559_0_COUT;
wire n2626_1_SUM;
wire n2626_3;
wire n2627_1_SUM;
wire n2627_3;
wire n2628_1_SUM;
wire n2628_3;
wire n2629_1_SUM;
wire n2629_3;
wire n2630_1_SUM;
wire n2630_3;
wire n2631_1_SUM;
wire n2631_3;
wire n2632_1_SUM;
wire n2632_3;
wire n2633_1_SUM;
wire n2633_3;
wire n2406_9;
wire n2407_9;
wire n3072_15;
wire n3072_17;
wire n3197_150;
wire n3215_87;
wire n3216_82;
wire n3217_82;
wire n3218_82;
wire n3219_82;
wire n3220_82;
wire n3221_82;
wire n3222_82;
wire n3072_19;
wire n623_7;
wire n624_7;
wire n644_7;
wire n645_7;
wire n646_7;
wire n647_7;
wire n648_7;
wire n649_7;
wire n650_7;
wire n651_7;
wire n3307_7;
wire n3308_7;
wire n3309_7;
wire n3310_7;
wire n3311_7;
wire n3312_7;
wire n3313_7;
wire n3314_7;
wire ff_dix_3_4;
wire ff_diy_3_4;
wire w_cache_flush_end;
wire n5388_7;
wire w_cache_vram_rdata_en;
wire [2:0] w_next;
wire [8:0] reg_sx;
wire [18:0] ff_sy;
wire [8:0] reg_dx;
wire [10:0] ff_dy;
wire [10:0] reg_nx;
wire [10:0] ff_ny;
wire [7:0] ff_fore_color;
wire [3:0] ff_logical_opration;
wire [3:0] ff_command;
wire [15:0] reg_vx;
wire [15:0] reg_vy;
wire [8:0] reg_wsx;
wire [10:0] reg_wsy;
wire [8:0] reg_wex;
wire [10:0] reg_wey;
wire [17:0] ff_cache_vram_address;
wire [7:0] ff_cache_vram_wdata;
wire [7:0] ff_source;
wire [7:0] ff_wait_counter;
wire [2:0] ff_bit_count;
wire [5:0] ff_next_state;
wire [1:0] ff_xsel;
wire [17:9] ff_sx;
wire [17:0] ff_sx2;
wire [18:0] ff_sy2;
wire [11:0] ff_nyb;
wire [7:0] ff_color;
wire [8:0] ff_dx;
wire [10:0] ff_nx;
wire [5:0] ff_state;
wire [5:5] ff_wait_count;
wire [7:0] ff_read_byte;
wire [9:0] w_next_sx;
wire [10:0] w_next_sy;
wire [9:0] w_next_dx;
wire [10:0] w_next_dy;
wire [11:0] w_next_nyb;
wire [7:0] w_cache_vram_rdata;
wire VCC;
wire GND;
  LUT3 n3197_s151 (
    .F(w_address_s_pre_17_3),
    .I0(ff_sy[17]),
    .I1(ff_sy[18]),
    .I2(w_address_s_pre_17_5) 
);
defparam n3197_s151.INIT=8'hCA;
  LUT3 n3197_s152 (
    .F(w_address_d_pre_17_3),
    .I0(ff_dy[9]),
    .I1(ff_dy[10]),
    .I2(w_address_s_pre_17_5) 
);
defparam n3197_s152.INIT=8'hCA;
  LUT3 n3215_s87 (
    .F(n3073_2),
    .I0(reg_text_back_color[7]),
    .I1(ff_fore_color[7]),
    .I2(n3072_19) 
);
defparam n3215_s87.INIT=8'hCA;
  LUT3 n3216_s82 (
    .F(n3074_2),
    .I0(reg_text_back_color[6]),
    .I1(ff_fore_color[6]),
    .I2(n3072_19) 
);
defparam n3216_s82.INIT=8'hCA;
  LUT3 n3217_s82 (
    .F(n3075_2),
    .I0(reg_text_back_color[5]),
    .I1(ff_fore_color[5]),
    .I2(n3072_19) 
);
defparam n3217_s82.INIT=8'hCA;
  LUT3 n3218_s82 (
    .F(n3076_2),
    .I0(reg_text_back_color[4]),
    .I1(ff_fore_color[4]),
    .I2(n3072_19) 
);
defparam n3218_s82.INIT=8'hCA;
  LUT3 n3219_s82 (
    .F(n3077_2),
    .I0(reg_text_back_color[3]),
    .I1(ff_fore_color[3]),
    .I2(n3072_19) 
);
defparam n3219_s82.INIT=8'hCA;
  LUT3 n3220_s82 (
    .F(n3078_2),
    .I0(reg_text_back_color[2]),
    .I1(ff_fore_color[2]),
    .I2(n3072_19) 
);
defparam n3220_s82.INIT=8'hCA;
  LUT3 n3221_s82 (
    .F(n3079_2),
    .I0(reg_text_back_color[1]),
    .I1(ff_fore_color[1]),
    .I2(n3072_19) 
);
defparam n3221_s82.INIT=8'hCA;
  LUT3 n3222_s82 (
    .F(n3080_2),
    .I0(reg_text_back_color[0]),
    .I1(ff_fore_color[0]),
    .I2(n3072_19) 
);
defparam n3222_s82.INIT=8'hCA;
  LUT3 n2406_s6 (
    .F(n2406_6),
    .I0(w_cache_vram_rdata[7]),
    .I1(w_cache_vram_rdata[5]),
    .I2(ff_xsel[0]) 
);
defparam n2406_s6.INIT=8'hCA;
  LUT3 n2406_s7 (
    .F(n2406_7),
    .I0(w_cache_vram_rdata[3]),
    .I1(w_cache_vram_rdata[1]),
    .I2(ff_xsel[0]) 
);
defparam n2406_s7.INIT=8'hCA;
  LUT3 n2407_s6 (
    .F(n2407_6),
    .I0(w_cache_vram_rdata[6]),
    .I1(w_cache_vram_rdata[4]),
    .I2(ff_xsel[0]) 
);
defparam n2407_s6.INIT=8'hCA;
  LUT3 n2407_s7 (
    .F(n2407_7),
    .I0(w_cache_vram_rdata[2]),
    .I1(w_cache_vram_rdata[0]),
    .I2(ff_xsel[0]) 
);
defparam n2407_s7.INIT=8'hCA;
  LUT3 n3072_s16 (
    .F(n3072_10),
    .I0(ff_color[0]),
    .I1(ff_color[1]),
    .I2(ff_bit_count[0]) 
);
defparam n3072_s16.INIT=8'hCA;
  LUT3 n3072_s17 (
    .F(n3072_11),
    .I0(ff_color[2]),
    .I1(ff_color[3]),
    .I2(ff_bit_count[0]) 
);
defparam n3072_s17.INIT=8'hCA;
  LUT3 n3072_s18 (
    .F(n3072_12),
    .I0(ff_color[4]),
    .I1(ff_color[5]),
    .I2(ff_bit_count[0]) 
);
defparam n3072_s18.INIT=8'hCA;
  LUT3 n3072_s19 (
    .F(n3072_13),
    .I0(ff_color[6]),
    .I1(ff_color[7]),
    .I2(ff_bit_count[0]) 
);
defparam n3072_s19.INIT=8'hCA;
  LUT4 n411_s0 (
    .F(n411_3),
    .I0(n411_4),
    .I1(n411_5),
    .I2(n411_6),
    .I3(n411_7) 
);
defparam n411_s0.INIT=16'h1F00;
  LUT4 n412_s0 (
    .F(n412_3),
    .I0(n412_4),
    .I1(n412_5),
    .I2(n411_6),
    .I3(n412_6) 
);
defparam n412_s0.INIT=16'h1F00;
  LUT4 n413_s0 (
    .F(n413_3),
    .I0(n413_4),
    .I1(n413_5),
    .I2(n411_6),
    .I3(n413_6) 
);
defparam n413_s0.INIT=16'h1F00;
  LUT4 n414_s0 (
    .F(n414_3),
    .I0(n414_4),
    .I1(n414_5),
    .I2(n411_6),
    .I3(n414_6) 
);
defparam n414_s0.INIT=16'h1F00;
  LUT4 n415_s0 (
    .F(n415_3),
    .I0(n415_4),
    .I1(n415_5),
    .I2(n411_6),
    .I3(n415_6) 
);
defparam n415_s0.INIT=16'h1F00;
  LUT4 n416_s0 (
    .F(n416_3),
    .I0(n416_4),
    .I1(n416_5),
    .I2(n411_6),
    .I3(n416_6) 
);
defparam n416_s0.INIT=16'h1F00;
  LUT4 n417_s0 (
    .F(n417_3),
    .I0(n417_4),
    .I1(n417_5),
    .I2(n411_6),
    .I3(n417_6) 
);
defparam n417_s0.INIT=16'h1F00;
  LUT4 n418_s0 (
    .F(n418_3),
    .I0(n418_4),
    .I1(n418_5),
    .I2(n411_6),
    .I3(n418_6) 
);
defparam n418_s0.INIT=16'h1F00;
  LUT4 n419_s0 (
    .F(n419_3),
    .I0(n419_4),
    .I1(n419_5),
    .I2(n411_6),
    .I3(n419_6) 
);
defparam n419_s0.INIT=16'h1F00;
  LUT3 n623_s12 (
    .F(n524_4),
    .I0(n485_1),
    .I1(n505_1),
    .I2(n524_5) 
);
defparam n623_s12.INIT=8'hAC;
  LUT3 n624_s8 (
    .F(n525_4),
    .I0(n486_1),
    .I1(n506_1),
    .I2(n524_5) 
);
defparam n624_s8.INIT=8'hAC;
  LUT3 n644_s9 (
    .F(n526_4),
    .I0(n487_1),
    .I1(n507_1),
    .I2(n524_5) 
);
defparam n644_s9.INIT=8'hAC;
  LUT3 n645_s8 (
    .F(n527_4),
    .I0(n488_1),
    .I1(n508_1),
    .I2(n524_5) 
);
defparam n645_s8.INIT=8'hAC;
  LUT3 n646_s8 (
    .F(n528_4),
    .I0(n489_1),
    .I1(n509_1),
    .I2(n524_5) 
);
defparam n646_s8.INIT=8'hAC;
  LUT3 n647_s8 (
    .F(n529_4),
    .I0(n490_1),
    .I1(n510_1),
    .I2(n524_5) 
);
defparam n647_s8.INIT=8'hAC;
  LUT3 n648_s8 (
    .F(n530_4),
    .I0(n491_1),
    .I1(n511_1),
    .I2(n524_5) 
);
defparam n648_s8.INIT=8'hAC;
  LUT3 n649_s8 (
    .F(n531_4),
    .I0(n492_1),
    .I1(n512_1),
    .I2(n524_5) 
);
defparam n649_s8.INIT=8'hAC;
  LUT3 n650_s8 (
    .F(n532_4),
    .I0(n493_1),
    .I1(n513_1),
    .I2(n524_5) 
);
defparam n650_s8.INIT=8'hAC;
  LUT3 n651_s8 (
    .F(n533_4),
    .I0(n494_1),
    .I1(n514_1),
    .I2(n524_5) 
);
defparam n651_s8.INIT=8'hAC;
  LUT4 n622_s2 (
    .F(n622_5),
    .I0(reg_vram256k_mode),
    .I1(w_register_data[2]),
    .I2(n622_6),
    .I3(n622_10) 
);
defparam n622_s2.INIT=16'h440F;
  LUT3 n817_s0 (
    .F(n817_3),
    .I0(n276_2),
    .I1(reg_sx[8]),
    .I2(ff_start) 
);
defparam n817_s0.INIT=8'hCA;
  LUT3 n818_s0 (
    .F(n818_3),
    .I0(n277_2),
    .I1(reg_sx[7]),
    .I2(ff_start) 
);
defparam n818_s0.INIT=8'hCA;
  LUT3 n819_s0 (
    .F(n819_3),
    .I0(n278_2),
    .I1(reg_sx[6]),
    .I2(ff_start) 
);
defparam n819_s0.INIT=8'hCA;
  LUT3 n820_s0 (
    .F(n820_3),
    .I0(n279_2),
    .I1(reg_sx[5]),
    .I2(ff_start) 
);
defparam n820_s0.INIT=8'hCA;
  LUT3 n821_s0 (
    .F(n821_3),
    .I0(n280_2),
    .I1(reg_sx[4]),
    .I2(ff_start) 
);
defparam n821_s0.INIT=8'hCA;
  LUT3 n822_s0 (
    .F(n822_3),
    .I0(n281_2),
    .I1(reg_sx[3]),
    .I2(ff_start) 
);
defparam n822_s0.INIT=8'hCA;
  LUT3 n823_s0 (
    .F(n823_3),
    .I0(n282_2),
    .I1(reg_sx[2]),
    .I2(ff_start) 
);
defparam n823_s0.INIT=8'hCA;
  LUT3 n824_s0 (
    .F(n824_3),
    .I0(n283_2),
    .I1(reg_sx[1]),
    .I2(ff_start) 
);
defparam n824_s0.INIT=8'hCA;
  LUT3 n825_s0 (
    .F(n825_3),
    .I0(n284_2),
    .I1(reg_sx[0]),
    .I2(ff_start) 
);
defparam n825_s0.INIT=8'hCA;
  LUT3 n834_s0 (
    .F(n834_3),
    .I0(n484_1),
    .I1(ff_sy[18]),
    .I2(ff_start) 
);
defparam n834_s0.INIT=8'hCA;
  LUT3 n835_s0 (
    .F(n835_3),
    .I0(n485_1),
    .I1(ff_sy[17]),
    .I2(ff_start) 
);
defparam n835_s0.INIT=8'hCA;
  LUT3 n836_s0 (
    .F(n836_3),
    .I0(n486_1),
    .I1(ff_sy[16]),
    .I2(ff_start) 
);
defparam n836_s0.INIT=8'hCA;
  LUT3 n837_s0 (
    .F(n837_3),
    .I0(n487_1),
    .I1(ff_sy[15]),
    .I2(ff_start) 
);
defparam n837_s0.INIT=8'hCA;
  LUT3 n838_s0 (
    .F(n838_3),
    .I0(n488_1),
    .I1(ff_sy[14]),
    .I2(ff_start) 
);
defparam n838_s0.INIT=8'hCA;
  LUT3 n839_s0 (
    .F(n839_3),
    .I0(n489_1),
    .I1(ff_sy[13]),
    .I2(ff_start) 
);
defparam n839_s0.INIT=8'hCA;
  LUT3 n840_s0 (
    .F(n840_3),
    .I0(n490_1),
    .I1(ff_sy[12]),
    .I2(ff_start) 
);
defparam n840_s0.INIT=8'hCA;
  LUT3 n841_s0 (
    .F(n841_3),
    .I0(n491_1),
    .I1(ff_sy[11]),
    .I2(ff_start) 
);
defparam n841_s0.INIT=8'hCA;
  LUT3 n842_s0 (
    .F(n842_3),
    .I0(n492_1),
    .I1(ff_sy[10]),
    .I2(ff_start) 
);
defparam n842_s0.INIT=8'hCA;
  LUT3 n843_s0 (
    .F(n843_3),
    .I0(n493_1),
    .I1(ff_sy[9]),
    .I2(ff_start) 
);
defparam n843_s0.INIT=8'hCA;
  LUT3 n844_s0 (
    .F(n844_3),
    .I0(n494_1),
    .I1(ff_sy[8]),
    .I2(ff_start) 
);
defparam n844_s0.INIT=8'hCA;
  LUT3 n845_s0 (
    .F(n845_3),
    .I0(n495_1),
    .I1(ff_sy[7]),
    .I2(ff_start) 
);
defparam n845_s0.INIT=8'hCA;
  LUT3 n846_s0 (
    .F(n846_3),
    .I0(n496_1),
    .I1(ff_sy[6]),
    .I2(ff_start) 
);
defparam n846_s0.INIT=8'hCA;
  LUT3 n847_s0 (
    .F(n847_3),
    .I0(n497_1),
    .I1(ff_sy[5]),
    .I2(ff_start) 
);
defparam n847_s0.INIT=8'hCA;
  LUT3 n848_s0 (
    .F(n848_3),
    .I0(n498_1),
    .I1(ff_sy[4]),
    .I2(ff_start) 
);
defparam n848_s0.INIT=8'hCA;
  LUT3 n849_s0 (
    .F(n849_3),
    .I0(n499_1),
    .I1(ff_sy[3]),
    .I2(ff_start) 
);
defparam n849_s0.INIT=8'hCA;
  LUT3 n850_s0 (
    .F(n850_3),
    .I0(n500_1),
    .I1(ff_sy[2]),
    .I2(ff_start) 
);
defparam n850_s0.INIT=8'hCA;
  LUT3 n851_s0 (
    .F(n851_3),
    .I0(n501_1),
    .I1(ff_sy[1]),
    .I2(ff_start) 
);
defparam n851_s0.INIT=8'hCA;
  LUT3 n852_s0 (
    .F(n852_3),
    .I0(n502_1),
    .I1(ff_sy[0]),
    .I2(ff_start) 
);
defparam n852_s0.INIT=8'hCA;
  LUT3 n1111_s3 (
    .F(n1111_6),
    .I0(w_next_dx[8]),
    .I1(reg_dx[8]),
    .I2(n1111_7) 
);
defparam n1111_s3.INIT=8'hAC;
  LUT3 n1112_s3 (
    .F(n1112_6),
    .I0(w_next_dx[7]),
    .I1(reg_dx[7]),
    .I2(n1111_7) 
);
defparam n1112_s3.INIT=8'hAC;
  LUT3 n1113_s3 (
    .F(n1113_6),
    .I0(w_next_dx[6]),
    .I1(reg_dx[6]),
    .I2(n1111_7) 
);
defparam n1113_s3.INIT=8'hAC;
  LUT3 n1114_s3 (
    .F(n1114_6),
    .I0(w_next_dx[5]),
    .I1(reg_dx[5]),
    .I2(n1111_7) 
);
defparam n1114_s3.INIT=8'hAC;
  LUT3 n1115_s3 (
    .F(n1115_6),
    .I0(w_next_dx[4]),
    .I1(reg_dx[4]),
    .I2(n1111_7) 
);
defparam n1115_s3.INIT=8'hAC;
  LUT3 n1116_s3 (
    .F(n1116_6),
    .I0(w_next_dx[3]),
    .I1(reg_dx[3]),
    .I2(n1111_7) 
);
defparam n1116_s3.INIT=8'hAC;
  LUT3 n1117_s3 (
    .F(n1117_6),
    .I0(w_next_dx[2]),
    .I1(reg_dx[2]),
    .I2(n1111_7) 
);
defparam n1117_s3.INIT=8'hAC;
  LUT3 n1118_s3 (
    .F(n1118_6),
    .I0(w_next_dx[1]),
    .I1(reg_dx[1]),
    .I2(n1111_7) 
);
defparam n1118_s3.INIT=8'hAC;
  LUT3 n1119_s3 (
    .F(n1119_6),
    .I0(w_next_dx[0]),
    .I1(reg_dx[0]),
    .I2(n1111_7) 
);
defparam n1119_s3.INIT=8'hAC;
  LUT4 n1214_s0 (
    .F(n1214_3),
    .I0(w_next_dy[10]),
    .I1(w_register_data[2]),
    .I2(n1214_6),
    .I3(reg_vram256k_mode) 
);
defparam n1214_s0.INIT=16'hCA00;
  LUT3 n1215_s0 (
    .F(n1215_3),
    .I0(w_next_dy[9]),
    .I1(w_register_data[1]),
    .I2(n1214_6) 
);
defparam n1215_s0.INIT=8'hCA;
  LUT3 n1216_s0 (
    .F(n1216_3),
    .I0(w_next_dy[8]),
    .I1(w_register_data[0]),
    .I2(n1214_6) 
);
defparam n1216_s0.INIT=8'hCA;
  LUT3 n1228_s0 (
    .F(n1228_3),
    .I0(w_next_dy[7]),
    .I1(w_register_data[7]),
    .I2(n1228_6) 
);
defparam n1228_s0.INIT=8'hCA;
  LUT3 n1229_s0 (
    .F(n1229_3),
    .I0(w_next_dy[6]),
    .I1(w_register_data[6]),
    .I2(n1228_6) 
);
defparam n1229_s0.INIT=8'hCA;
  LUT3 n1230_s0 (
    .F(n1230_3),
    .I0(w_next_dy[5]),
    .I1(w_register_data[5]),
    .I2(n1228_6) 
);
defparam n1230_s0.INIT=8'hCA;
  LUT3 n1231_s0 (
    .F(n1231_3),
    .I0(w_next_dy[4]),
    .I1(w_register_data[4]),
    .I2(n1228_6) 
);
defparam n1231_s0.INIT=8'hCA;
  LUT3 n1232_s0 (
    .F(n1232_3),
    .I0(w_next_dy[3]),
    .I1(w_register_data[3]),
    .I2(n1228_6) 
);
defparam n1232_s0.INIT=8'hCA;
  LUT3 n1233_s0 (
    .F(n1233_3),
    .I0(w_next_dy[2]),
    .I1(w_register_data[2]),
    .I2(n1228_6) 
);
defparam n1233_s0.INIT=8'hCA;
  LUT3 n1234_s0 (
    .F(n1234_3),
    .I0(w_next_dy[1]),
    .I1(w_register_data[1]),
    .I2(n1228_6) 
);
defparam n1234_s0.INIT=8'hCA;
  LUT3 n1235_s0 (
    .F(n1235_3),
    .I0(w_next_dy[0]),
    .I1(w_register_data[0]),
    .I2(n1228_6) 
);
defparam n1235_s0.INIT=8'hCA;
  LUT4 n1615_s2 (
    .F(n1615_5),
    .I0(n1615_6),
    .I1(n1615_7),
    .I2(n1615_13),
    .I3(n1615_9) 
);
defparam n1615_s2.INIT=16'h00F8;
  LUT3 n1616_s2 (
    .F(n1616_5),
    .I0(n1616_6),
    .I1(n1616_14),
    .I2(ff_start) 
);
defparam n1616_s2.INIT=8'hCA;
  LUT4 n1617_s2 (
    .F(n1617_5),
    .I0(n1617_6),
    .I1(n1562_2),
    .I2(n1617_7),
    .I3(n1617_8) 
);
defparam n1617_s2.INIT=16'h000D;
  LUT4 n1618_s2 (
    .F(n1618_5),
    .I0(n1618_6),
    .I1(n1618_7),
    .I2(n1618_8),
    .I3(ff_start) 
);
defparam n1618_s2.INIT=16'h0F11;
  LUT4 n1619_s2 (
    .F(n1619_5),
    .I0(n1617_6),
    .I1(n1564_2),
    .I2(n1619_6),
    .I3(n1619_7) 
);
defparam n1619_s2.INIT=16'hFFF8;
  LUT4 n1620_s2 (
    .F(n1620_5),
    .I0(n1617_6),
    .I1(n1565_2),
    .I2(n1620_6),
    .I3(n1620_11) 
);
defparam n1620_s2.INIT=16'hFFF8;
  LUT4 n1621_s2 (
    .F(n1621_5),
    .I0(n1621_13),
    .I1(n1621_7),
    .I2(n1621_8),
    .I3(n1621_9) 
);
defparam n1621_s2.INIT=16'h0BFF;
  LUT4 n1622_s2 (
    .F(n1622_5),
    .I0(n1617_6),
    .I1(n1567_2),
    .I2(n1622_6),
    .I3(n1622_7) 
);
defparam n1622_s2.INIT=16'hFFF8;
  LUT3 n1623_s2 (
    .F(n1623_5),
    .I0(n1623_6),
    .I1(n1623_14),
    .I2(ff_start) 
);
defparam n1623_s2.INIT=8'hCA;
  LUT3 n1624_s2 (
    .F(n1624_5),
    .I0(n1624_6),
    .I1(n1624_12),
    .I2(ff_start) 
);
defparam n1624_s2.INIT=8'h35;
  LUT4 n1710_s0 (
    .F(n1710_3),
    .I0(reg_vram256k_mode),
    .I1(w_register_data[2]),
    .I2(n1710_4),
    .I3(n1710_8) 
);
defparam n1710_s0.INIT=16'h88F0;
  LUT3 n1711_s0 (
    .F(n1711_3),
    .I0(n1711_6),
    .I1(w_register_data[1]),
    .I2(n1710_8) 
);
defparam n1711_s0.INIT=8'hCA;
  LUT3 n1712_s0 (
    .F(n1712_3),
    .I0(n1712_4),
    .I1(w_register_data[0]),
    .I2(n1710_8) 
);
defparam n1712_s0.INIT=8'hCA;
  LUT4 n1746_s1 (
    .F(n1746_4),
    .I0(w_register_data[7]),
    .I1(ff_ny[7]),
    .I2(n1746_11),
    .I3(n1746_13) 
);
defparam n1746_s1.INIT=16'hAA3C;
  LUT3 n1747_s1 (
    .F(n1747_4),
    .I0(n1747_7),
    .I1(w_register_data[6]),
    .I2(n1746_13) 
);
defparam n1747_s1.INIT=8'hCA;
  LUT4 n1748_s1 (
    .F(n1748_4),
    .I0(w_register_data[5]),
    .I1(ff_ny[5]),
    .I2(n1748_5),
    .I3(n1746_13) 
);
defparam n1748_s1.INIT=16'hAA3C;
  LUT4 n1749_s1 (
    .F(n1749_4),
    .I0(w_register_data[4]),
    .I1(ff_ny[4]),
    .I2(n1749_5),
    .I3(n1746_13) 
);
defparam n1749_s1.INIT=16'hAA3C;
  LUT3 n1750_s1 (
    .F(n1750_4),
    .I0(n1750_7),
    .I1(w_register_data[3]),
    .I2(n1746_13) 
);
defparam n1750_s1.INIT=8'hCA;
  LUT4 n1751_s1 (
    .F(n1751_4),
    .I0(w_register_data[2]),
    .I1(ff_ny[2]),
    .I2(n1751_5),
    .I3(n1746_13) 
);
defparam n1751_s1.INIT=16'hAA3C;
  LUT4 n1752_s1 (
    .F(n1752_4),
    .I0(w_register_data[1]),
    .I1(ff_ny[0]),
    .I2(ff_ny[1]),
    .I3(n1746_13) 
);
defparam n1752_s1.INIT=16'hAAC3;
  LUT3 n1753_s1 (
    .F(n1753_4),
    .I0(ff_ny[0]),
    .I1(w_register_data[0]),
    .I2(n1746_13) 
);
defparam n1753_s1.INIT=8'hC5;
  LUT3 n1809_s0 (
    .F(n1809_3),
    .I0(n1809_4),
    .I1(reg_nx[10]),
    .I2(ff_start) 
);
defparam n1809_s0.INIT=8'hCA;
  LUT3 n1810_s0 (
    .F(n1810_3),
    .I0(n1810_4),
    .I1(reg_nx[9]),
    .I2(ff_start) 
);
defparam n1810_s0.INIT=8'hCA;
  LUT3 n1811_s0 (
    .F(n1811_3),
    .I0(n1811_4),
    .I1(reg_nx[8]),
    .I2(ff_start) 
);
defparam n1811_s0.INIT=8'hCA;
  LUT3 n1812_s0 (
    .F(n1812_3),
    .I0(n1812_4),
    .I1(reg_nx[7]),
    .I2(ff_start) 
);
defparam n1812_s0.INIT=8'hCA;
  LUT3 n1813_s0 (
    .F(n1813_3),
    .I0(n1813_4),
    .I1(reg_nx[6]),
    .I2(ff_start) 
);
defparam n1813_s0.INIT=8'hCA;
  LUT3 n1814_s0 (
    .F(n1814_3),
    .I0(n1814_4),
    .I1(reg_nx[5]),
    .I2(ff_start) 
);
defparam n1814_s0.INIT=8'hCA;
  LUT3 n1815_s0 (
    .F(n1815_3),
    .I0(n1815_4),
    .I1(reg_nx[4]),
    .I2(ff_start) 
);
defparam n1815_s0.INIT=8'hCA;
  LUT3 n1816_s0 (
    .F(n1816_3),
    .I0(n1816_4),
    .I1(reg_nx[3]),
    .I2(ff_start) 
);
defparam n1816_s0.INIT=8'hCA;
  LUT3 n1817_s0 (
    .F(n1817_3),
    .I0(n1817_4),
    .I1(reg_nx[2]),
    .I2(ff_start) 
);
defparam n1817_s0.INIT=8'hCA;
  LUT3 n1818_s0 (
    .F(n1818_3),
    .I0(n1818_4),
    .I1(reg_nx[1]),
    .I2(ff_start) 
);
defparam n1818_s0.INIT=8'hCA;
  LUT3 n1903_s0 (
    .F(n1903_3),
    .I0(w_status_color[7]),
    .I1(w_register_data[7]),
    .I2(n1903_6) 
);
defparam n1903_s0.INIT=8'hCA;
  LUT3 n1904_s0 (
    .F(n1904_3),
    .I0(w_status_color[6]),
    .I1(w_register_data[6]),
    .I2(n1903_6) 
);
defparam n1904_s0.INIT=8'hCA;
  LUT3 n1905_s0 (
    .F(n1905_3),
    .I0(w_status_color[5]),
    .I1(w_register_data[5]),
    .I2(n1903_6) 
);
defparam n1905_s0.INIT=8'hCA;
  LUT3 n1906_s0 (
    .F(n1906_3),
    .I0(w_status_color[4]),
    .I1(w_register_data[4]),
    .I2(n1903_6) 
);
defparam n1906_s0.INIT=8'hCA;
  LUT3 n1907_s0 (
    .F(n1907_3),
    .I0(w_status_color[3]),
    .I1(w_register_data[3]),
    .I2(n1903_6) 
);
defparam n1907_s0.INIT=8'hCA;
  LUT3 n1908_s0 (
    .F(n1908_3),
    .I0(w_status_color[2]),
    .I1(w_register_data[2]),
    .I2(n1903_6) 
);
defparam n1908_s0.INIT=8'hCA;
  LUT3 n1909_s0 (
    .F(n1909_3),
    .I0(w_status_color[1]),
    .I1(w_register_data[1]),
    .I2(n1903_6) 
);
defparam n1909_s0.INIT=8'hCA;
  LUT3 n1910_s0 (
    .F(n1910_3),
    .I0(w_status_color[0]),
    .I1(w_register_data[0]),
    .I2(n1903_6) 
);
defparam n1910_s0.INIT=8'hCA;
  LUT4 n3328_s7 (
    .F(n3328_10),
    .I0(n3328_11),
    .I1(n3328_12),
    .I2(n3328_13),
    .I3(ff_start) 
);
defparam n3328_s7.INIT=16'h4F44;
  LUT4 n3329_s5 (
    .F(n3329_8),
    .I0(n3329_9),
    .I1(n3314_10),
    .I2(n3329_10),
    .I3(n3329_11) 
);
defparam n3329_s5.INIT=16'h0B00;
  LUT4 n3330_s5 (
    .F(n3330_8),
    .I0(n3330_31),
    .I1(n3330_10),
    .I2(n3314_10),
    .I3(n3330_11) 
);
defparam n3330_s5.INIT=16'h4F00;
  LUT4 n4632_s1 (
    .F(n4632_4),
    .I0(ff_command[3]),
    .I1(n1903_6),
    .I2(n4632_5),
    .I3(n4632_6) 
);
defparam n4632_s1.INIT=16'h0100;
  LUT3 n3168_s147 (
    .F(n3168_179),
    .I0(n3168_180),
    .I1(n3168_181),
    .I2(n3168_182) 
);
defparam n3168_s147.INIT=8'hF4;
  LUT4 n3169_s101 (
    .F(n3169_107),
    .I0(n3169_108),
    .I1(n3169_109),
    .I2(ff_state[5]),
    .I3(n3169_110) 
);
defparam n3169_s101.INIT=16'h444F;
  LUT4 n3170_s92 (
    .F(n3170_98),
    .I0(n3170_99),
    .I1(n3170_100),
    .I2(ff_state[5]),
    .I3(n3170_101) 
);
defparam n3170_s92.INIT=16'h444F;
  LUT3 n3171_s92 (
    .F(n3171_98),
    .I0(ff_state[5]),
    .I1(n3171_99),
    .I2(n3171_100) 
);
defparam n3171_s92.INIT=8'hF1;
  LUT3 n3172_s92 (
    .F(n3172_98),
    .I0(ff_state[5]),
    .I1(n3172_99),
    .I2(n3172_100) 
);
defparam n3172_s92.INIT=8'hF1;
  LUT4 n3173_s92 (
    .F(n3173_98),
    .I0(n3173_99),
    .I1(n3173_109),
    .I2(ff_state[5]),
    .I3(n3173_101) 
);
defparam n3173_s92.INIT=16'h444F;
  LUT4 n3174_s92 (
    .F(n3174_98),
    .I0(n3174_99),
    .I1(n3174_110),
    .I2(ff_state[5]),
    .I3(n3174_101) 
);
defparam n3174_s92.INIT=16'h444F;
  LUT4 n3175_s93 (
    .F(n3175_99),
    .I0(n3175_100),
    .I1(n3175_101),
    .I2(n3175_102),
    .I3(ff_state[5]) 
);
defparam n3175_s93.INIT=16'hF0EE;
  LUT4 n3176_s93 (
    .F(n3176_99),
    .I0(n3176_100),
    .I1(n3176_101),
    .I2(n3176_102),
    .I3(ff_state[5]) 
);
defparam n3176_s93.INIT=16'hF0EE;
  LUT4 n3180_s128 (
    .F(n3180_182),
    .I0(n3180_183),
    .I1(n3180_202),
    .I2(n3180_185),
    .I3(n3180_186) 
);
defparam n3180_s128.INIT=16'h4F00;
  LUT3 n3186_s117 (
    .F(n3186_133),
    .I0(n3186_134),
    .I1(ff_wait_counter[7]),
    .I2(n3186_135) 
);
defparam n3186_s117.INIT=8'h0D;
  LUT4 n3187_s105 (
    .F(n3187_123),
    .I0(n3186_134),
    .I1(n3187_124),
    .I2(n3187_128),
    .I3(ff_wait_counter[6]) 
);
defparam n3187_s105.INIT=16'hBAC0;
  LUT4 n3188_s104 (
    .F(n3188_120),
    .I0(n3188_121),
    .I1(n3188_122),
    .I2(ff_wait_counter[5]),
    .I3(n3186_134) 
);
defparam n3188_s104.INIT=16'h7077;
  LUT4 n3189_s105 (
    .F(n3189_123),
    .I0(n3186_134),
    .I1(n3189_126),
    .I2(n3187_128),
    .I3(ff_wait_counter[4]) 
);
defparam n3189_s105.INIT=16'hBAC0;
  LUT4 n3190_s105 (
    .F(n3190_123),
    .I0(n3186_134),
    .I1(n3190_126),
    .I2(n3187_128),
    .I3(ff_wait_counter[3]) 
);
defparam n3190_s105.INIT=16'hBAC0;
  LUT4 n3191_s105 (
    .F(n3191_123),
    .I0(n3186_134),
    .I1(n3191_124),
    .I2(n3187_128),
    .I3(ff_wait_counter[2]) 
);
defparam n3191_s105.INIT=16'hBAC0;
  LUT4 n3192_s106 (
    .F(n3192_124),
    .I0(n3186_134),
    .I1(ff_wait_counter[0]),
    .I2(n3187_128),
    .I3(ff_wait_counter[1]) 
);
defparam n3192_s106.INIT=16'hCF15;
  LUT3 n3193_s106 (
    .F(n3193_124),
    .I0(n3186_134),
    .I1(n3187_128),
    .I2(ff_wait_counter[0]) 
);
defparam n3193_s106.INIT=8'h35;
  LUT3 n3198_s131 (
    .F(n3198_135),
    .I0(n3198_136),
    .I1(n3198_137),
    .I2(n3197_156) 
);
defparam n3198_s131.INIT=8'h35;
  LUT3 n3199_s131 (
    .F(n3199_135),
    .I0(n3199_136),
    .I1(n3199_137),
    .I2(n3197_156) 
);
defparam n3199_s131.INIT=8'h3A;
  LUT3 n3200_s131 (
    .F(n3200_135),
    .I0(n3200_136),
    .I1(n3200_137),
    .I2(n3197_156) 
);
defparam n3200_s131.INIT=8'h3A;
  LUT3 n3201_s131 (
    .F(n3201_135),
    .I0(n3201_136),
    .I1(n3201_137),
    .I2(n3197_156) 
);
defparam n3201_s131.INIT=8'h3A;
  LUT3 n3202_s131 (
    .F(n3202_135),
    .I0(n3202_136),
    .I1(n3202_137),
    .I2(n3197_156) 
);
defparam n3202_s131.INIT=8'h3A;
  LUT3 n3203_s131 (
    .F(n3203_135),
    .I0(n3203_136),
    .I1(n3203_137),
    .I2(n3197_156) 
);
defparam n3203_s131.INIT=8'h3A;
  LUT3 n3204_s131 (
    .F(n3204_135),
    .I0(n3204_136),
    .I1(n3204_137),
    .I2(n3197_156) 
);
defparam n3204_s131.INIT=8'h3A;
  LUT3 n3205_s131 (
    .F(n3205_135),
    .I0(n3205_136),
    .I1(n3205_137),
    .I2(n3197_156) 
);
defparam n3205_s131.INIT=8'h3A;
  LUT3 n3206_s131 (
    .F(n3206_135),
    .I0(n3206_136),
    .I1(n3206_137),
    .I2(n3197_156) 
);
defparam n3206_s131.INIT=8'h3A;
  LUT3 n3207_s131 (
    .F(n3207_135),
    .I0(n3207_136),
    .I1(n3207_137),
    .I2(n3197_156) 
);
defparam n3207_s131.INIT=8'hC5;
  LUT3 n3208_s131 (
    .F(n3208_135),
    .I0(n3208_136),
    .I1(n3208_137),
    .I2(n3197_156) 
);
defparam n3208_s131.INIT=8'hC5;
  LUT3 n3209_s131 (
    .F(n3209_135),
    .I0(n3209_136),
    .I1(n3209_137),
    .I2(n3197_156) 
);
defparam n3209_s131.INIT=8'hC5;
  LUT3 n3210_s131 (
    .F(n3210_135),
    .I0(n3210_136),
    .I1(n3210_137),
    .I2(n3197_156) 
);
defparam n3210_s131.INIT=8'hC5;
  LUT3 n3211_s131 (
    .F(n3211_135),
    .I0(n3211_136),
    .I1(n3211_137),
    .I2(n3197_156) 
);
defparam n3211_s131.INIT=8'hC5;
  LUT3 n3212_s131 (
    .F(n3212_135),
    .I0(n3212_136),
    .I1(n3212_137),
    .I2(n3197_156) 
);
defparam n3212_s131.INIT=8'hC5;
  LUT3 n3213_s131 (
    .F(n3213_135),
    .I0(n3213_136),
    .I1(n3213_137),
    .I2(n3197_156) 
);
defparam n3213_s131.INIT=8'hC5;
  LUT3 n3214_s131 (
    .F(n3214_135),
    .I0(n3214_136),
    .I1(n3214_137),
    .I2(n3197_156) 
);
defparam n3214_s131.INIT=8'hC5;
  LUT3 n3307_s9 (
    .F(n3215_90),
    .I0(ff_color[7]),
    .I1(w_status_color[7]),
    .I2(ff_state[4]) 
);
defparam n3307_s9.INIT=8'hCA;
  LUT3 n3308_s8 (
    .F(n3216_85),
    .I0(ff_color[6]),
    .I1(w_status_color[6]),
    .I2(ff_state[4]) 
);
defparam n3308_s8.INIT=8'hCA;
  LUT3 n3309_s8 (
    .F(n3217_85),
    .I0(ff_color[5]),
    .I1(w_status_color[5]),
    .I2(ff_state[4]) 
);
defparam n3309_s8.INIT=8'hCA;
  LUT3 n3310_s8 (
    .F(n3218_85),
    .I0(ff_color[4]),
    .I1(w_status_color[4]),
    .I2(ff_state[4]) 
);
defparam n3310_s8.INIT=8'hCA;
  LUT3 n3311_s8 (
    .F(n3219_85),
    .I0(ff_color[3]),
    .I1(w_status_color[3]),
    .I2(ff_state[4]) 
);
defparam n3311_s8.INIT=8'hCA;
  LUT3 n3312_s8 (
    .F(n3220_85),
    .I0(ff_color[2]),
    .I1(w_status_color[2]),
    .I2(ff_state[4]) 
);
defparam n3312_s8.INIT=8'hCA;
  LUT3 n3313_s8 (
    .F(n3221_85),
    .I0(ff_color[1]),
    .I1(w_status_color[1]),
    .I2(ff_state[4]) 
);
defparam n3313_s8.INIT=8'hCA;
  LUT3 n3314_s8 (
    .F(n3222_85),
    .I0(ff_color[0]),
    .I1(w_status_color[0]),
    .I2(ff_state[4]) 
);
defparam n3314_s8.INIT=8'hCA;
  LUT4 n3225_s135 (
    .F(n3225_163),
    .I0(n3225_164),
    .I1(n3225_165),
    .I2(n3225_166),
    .I3(n3225_167) 
);
defparam n3225_s135.INIT=16'hBB0F;
  LUT4 n3226_s125 (
    .F(n3226_149),
    .I0(n3226_150),
    .I1(ff_state[5]),
    .I2(n3226_151),
    .I3(n3226_152) 
);
defparam n3226_s125.INIT=16'h000B;
  LUT4 n3227_s131 (
    .F(n3227_159),
    .I0(n3227_160),
    .I1(n3227_161),
    .I2(n3225_167),
    .I3(n3227_162) 
);
defparam n3227_s131.INIT=16'h0EEE;
  LUT3 n3228_s146 (
    .F(n3228_174),
    .I0(n3228_175),
    .I1(ff_state[3]),
    .I2(ff_state[5]) 
);
defparam n3228_s146.INIT=8'hCA;
  LUT3 n3229_s112 (
    .F(n3229_116),
    .I0(ff_dx[1]),
    .I1(ff_sx[9]),
    .I2(n3229_117) 
);
defparam n3229_s112.INIT=8'hCA;
  LUT3 n3230_s105 (
    .F(n3230_109),
    .I0(ff_dx[0]),
    .I1(w_status_border_position[8]),
    .I2(n3229_117) 
);
defparam n3230_s105.INIT=8'hCA;
  LUT3 w_address_s_pre_17_s2 (
    .F(w_address_s_pre_17_5),
    .I0(w_address_s_pre_17_6),
    .I1(w_address_s_pre_17_7),
    .I2(w_address_s_pre_17_8) 
);
defparam w_address_s_pre_17_s2.INIT=8'h42;
  LUT3 ff_sx2_17_s3 (
    .F(ff_sx2_17_8),
    .I0(n524_5),
    .I1(ff_sx_17_9),
    .I2(ff_start) 
);
defparam ff_sx2_17_s3.INIT=8'hF8;
  LUT3 ff_dy_10_s4 (
    .F(ff_dy_9_7),
    .I0(ff_dy_10_9),
    .I1(n1214_6),
    .I2(n1228_6) 
);
defparam ff_dy_10_s4.INIT=8'h0E;
  LUT3 ff_dy_7_s3 (
    .F(ff_dy_7_8),
    .I0(n1214_6),
    .I1(ff_dy_10_9),
    .I2(n1228_6) 
);
defparam ff_dy_7_s3.INIT=8'hF4;
  LUT3 ff_ny_10_s3 (
    .F(ff_ny_10_7),
    .I0(ff_ny_10_8),
    .I1(n1710_8),
    .I2(n1746_13) 
);
defparam ff_ny_10_s3.INIT=8'h0E;
  LUT3 ff_read_color_s3 (
    .F(ff_read_color_8),
    .I0(ff_start),
    .I1(ff_read_color_18),
    .I2(ff_read_color_10) 
);
defparam ff_read_color_s3.INIT=8'hFE;
  LUT4 ff_transfer_ready_s3 (
    .F(ff_transfer_ready_6),
    .I0(n4632_5),
    .I1(n4632_6),
    .I2(ff_color_7_16),
    .I3(ff_read_color_10) 
);
defparam ff_transfer_ready_s3.INIT=16'hFFFE;
  LUT2 ff_command_execute_s3 (
    .F(ff_command_execute_6),
    .I0(ff_start),
    .I1(w_cache_flush_end) 
);
defparam ff_command_execute_s3.INIT=4'hE;
  LUT3 ff_bit_count_2_s4 (
    .F(ff_bit_count_2_8),
    .I0(ff_state[4]),
    .I1(ff_bit_count_2_9),
    .I2(ff_bit_count_2_10) 
);
defparam ff_bit_count_2_s4.INIT=8'h10;
  LUT3 n1746_s2 (
    .F(n1746_6),
    .I0(n1710_8),
    .I1(ff_ny_10_8),
    .I2(n1746_13) 
);
defparam n1746_s2.INIT=8'hF4;
  LUT4 n3316_s3 (
    .F(n3316_8),
    .I0(n3316_31),
    .I1(n3316_12),
    .I2(ff_cache_vram_valid),
    .I3(ff_start) 
);
defparam n3316_s3.INIT=16'hFF0B;
  LUT4 ff_sy_18_s5 (
    .F(ff_sy_18_9),
    .I0(ff_sy_18_15),
    .I1(ff_sx_17_9),
    .I2(n622_10),
    .I3(ff_sy_18_13) 
);
defparam ff_sy_18_s5.INIT=16'h00F4;
  LUT4 ff_source_7_s3 (
    .F(ff_source_7_7),
    .I0(ff_source_7_8),
    .I1(ff_source_7_9),
    .I2(ff_source_7_10),
    .I3(ff_reset_n2_1) 
);
defparam ff_source_7_s3.INIT=16'h0B00;
  LUT4 ff_sy_15_s3 (
    .F(ff_sy_15_8),
    .I0(ff_sy_18_15),
    .I1(n622_10),
    .I2(ff_sx_17_9),
    .I3(ff_sy_18_13) 
);
defparam ff_sy_15_s3.INIT=16'hFF10;
  LUT4 ff_dx_8_s3 (
    .F(ff_dx_8_8),
    .I0(ff_dx_8_9),
    .I1(n1614_7),
    .I2(ff_maj),
    .I3(ff_sx_17_11) 
);
defparam ff_dx_8_s3.INIT=16'h7F00;
  LUT4 ff_cache_vram_wdata_7_s8 (
    .F(ff_cache_vram_wdata_7_12),
    .I0(ff_cache_vram_wdata_7_13),
    .I1(ff_cache_vram_wdata_7_14),
    .I2(ff_cache_vram_wdata_7_15),
    .I3(ff_cache_vram_wdata_7_16) 
);
defparam ff_cache_vram_wdata_7_s8.INIT=16'h1000;
  LUT4 ff_cache_flush_start_s6 (
    .F(ff_cache_flush_start_11),
    .I0(ff_cache_flush_start_12),
    .I1(ff_cache_flush_start_26),
    .I2(ff_cache_flush_start_22),
    .I3(ff_start) 
);
defparam ff_cache_flush_start_s6.INIT=16'hFFB0;
  LUT3 ff_wait_count_5_s7 (
    .F(ff_wait_count_5_12),
    .I0(ff_wait_count_5_13),
    .I1(ff_wait_count_5_14),
    .I2(ff_start) 
);
defparam ff_wait_count_5_s7.INIT=8'hF4;
  LUT4 ff_wait_counter_7_s10 (
    .F(ff_wait_counter_7_14),
    .I0(ff_state[1]),
    .I1(ff_wait_counter_7_15),
    .I2(ff_state[5]),
    .I3(ff_wait_counter_7_16) 
);
defparam ff_wait_counter_7_s10.INIT=16'h4F00;
  LUT2 ff_next_state_2_s9 (
    .F(ff_next_state_2_13),
    .I0(ff_next_state_2_23),
    .I1(ff_next_state_2_15) 
);
defparam ff_next_state_2_s9.INIT=4'h4;
  LUT4 ff_cache_vram_valid_s10 (
    .F(ff_cache_vram_valid_15),
    .I0(ff_cache_vram_valid_16),
    .I1(ff_cache_vram_valid_17),
    .I2(ff_start),
    .I3(n5388_7) 
);
defparam ff_cache_vram_valid_s10.INIT=16'hF4FF;
  LUT3 ff_count_valid_s11 (
    .F(ff_count_valid_16),
    .I0(ff_count_valid_17),
    .I1(ff_count_valid_18),
    .I2(ff_start) 
);
defparam ff_count_valid_s11.INIT=8'hF4;
  LUT2 ff_cache_vram_write_s14 (
    .F(ff_cache_vram_write_18),
    .I0(ff_next_state_1_23),
    .I1(ff_cache_vram_write_19) 
);
defparam ff_cache_vram_write_s14.INIT=4'h4;
  LUT4 ff_next_state_0_s13 (
    .F(ff_next_state_0_17),
    .I0(ff_next_state_0_18),
    .I1(ff_next_state_1_23),
    .I2(ff_next_state_1_16),
    .I3(ff_next_state_1_17) 
);
defparam ff_next_state_0_s13.INIT=16'h0100;
  LUT4 n3224_s134 (
    .F(n3224_162),
    .I0(n3224_163),
    .I1(n3224_169),
    .I2(ff_state[5]),
    .I3(ff_state[4]) 
);
defparam n3224_s134.INIT=16'h030A;
  LUT4 n2423_s2 (
    .F(n2423_7),
    .I0(n2423_8),
    .I1(w_cache_vram_rdata[0]),
    .I2(ff_start),
    .I3(w_next_0_4) 
);
defparam n2423_s2.INIT=16'h0C0A;
  LUT4 n2422_s2 (
    .F(n2422_7),
    .I0(n2422_8),
    .I1(w_cache_vram_rdata[1]),
    .I2(ff_start),
    .I3(w_next_0_4) 
);
defparam n2422_s2.INIT=16'h0C0A;
  LUT4 n2421_s2 (
    .F(n2421_7),
    .I0(n566_31),
    .I1(n2421_10),
    .I2(w_next_0_4),
    .I3(n2429_12) 
);
defparam n2421_s2.INIT=16'hF444;
  LUT4 n2420_s2 (
    .F(n2420_7),
    .I0(n566_31),
    .I1(n2420_10),
    .I2(w_next_0_4),
    .I3(n2428_12) 
);
defparam n2420_s2.INIT=16'hF444;
  LUT2 n1989_s4 (
    .F(n1989_9),
    .I0(n1903_6),
    .I1(n1989_10) 
);
defparam n1989_s4.INIT=4'h1;
  LUT3 n1934_s4 (
    .F(n1934_9),
    .I0(ff_start),
    .I1(n1134_44),
    .I2(n1232_20) 
);
defparam n1934_s4.INIT=8'h40;
  LUT4 n1808_s2 (
    .F(n1808_7),
    .I0(n1772_1),
    .I1(w_next_nyb[10]),
    .I2(ff_start),
    .I3(ff_dx_8_9) 
);
defparam n1808_s2.INIT=16'h0C0A;
  LUT4 n1807_s2 (
    .F(n1807_7),
    .I0(n1771_1),
    .I1(w_next_nyb[11]),
    .I2(ff_start),
    .I3(ff_dx_8_9) 
);
defparam n1807_s2.INIT=16'h0C0A;
  LUT2 n833_s2 (
    .F(n833_7),
    .I0(ff_start),
    .I1(n292_2) 
);
defparam n833_s2.INIT=4'h4;
  LUT2 n832_s2 (
    .F(n832_7),
    .I0(ff_start),
    .I1(n291_2) 
);
defparam n832_s2.INIT=4'h4;
  LUT2 n831_s2 (
    .F(n831_7),
    .I0(ff_start),
    .I1(n290_2) 
);
defparam n831_s2.INIT=4'h4;
  LUT2 n830_s2 (
    .F(n830_7),
    .I0(ff_start),
    .I1(n289_2) 
);
defparam n830_s2.INIT=4'h4;
  LUT2 n829_s2 (
    .F(n829_7),
    .I0(ff_start),
    .I1(n288_2) 
);
defparam n829_s2.INIT=4'h4;
  LUT2 n828_s2 (
    .F(n828_7),
    .I0(ff_start),
    .I1(n287_2) 
);
defparam n828_s2.INIT=4'h4;
  LUT2 n827_s2 (
    .F(n827_7),
    .I0(ff_start),
    .I1(n286_2) 
);
defparam n827_s2.INIT=4'h4;
  LUT2 n826_s2 (
    .F(n826_7),
    .I0(ff_start),
    .I1(n285_2) 
);
defparam n826_s2.INIT=4'h4;
  LUT2 n816_s2 (
    .F(n816_7),
    .I0(ff_start),
    .I1(n275_2) 
);
defparam n816_s2.INIT=4'h4;
  LUT4 n427_s2 (
    .F(n427_7),
    .I0(n292_2),
    .I1(n311_1),
    .I2(n524_5),
    .I3(n427_8) 
);
defparam n427_s2.INIT=16'hAC00;
  LUT4 n426_s2 (
    .F(n426_7),
    .I0(n291_2),
    .I1(n310_1),
    .I2(n524_5),
    .I3(n427_8) 
);
defparam n426_s2.INIT=16'hAC00;
  LUT4 n425_s2 (
    .F(n425_7),
    .I0(n290_2),
    .I1(n309_1),
    .I2(n524_5),
    .I3(n427_8) 
);
defparam n425_s2.INIT=16'hAC00;
  LUT4 n424_s2 (
    .F(n424_7),
    .I0(n289_2),
    .I1(n308_1),
    .I2(n524_5),
    .I3(n427_8) 
);
defparam n424_s2.INIT=16'hAC00;
  LUT4 n423_s2 (
    .F(n423_7),
    .I0(n288_2),
    .I1(n307_1),
    .I2(n524_5),
    .I3(n427_8) 
);
defparam n423_s2.INIT=16'hAC00;
  LUT4 n422_s2 (
    .F(n422_7),
    .I0(n287_2),
    .I1(n306_1),
    .I2(n524_5),
    .I3(n427_8) 
);
defparam n422_s2.INIT=16'hAC00;
  LUT4 n421_s2 (
    .F(n421_7),
    .I0(n286_2),
    .I1(n305_1),
    .I2(n524_5),
    .I3(n427_8) 
);
defparam n421_s2.INIT=16'hAC00;
  LUT4 n420_s2 (
    .F(n420_7),
    .I0(n285_2),
    .I1(n304_1),
    .I2(n524_5),
    .I3(n427_8) 
);
defparam n420_s2.INIT=16'hAC00;
  LUT2 n410_s2 (
    .F(n410_7),
    .I0(ff_start),
    .I1(n410_8) 
);
defparam n410_s2.INIT=4'h1;
  LUT3 n3326_s9 (
    .F(n3326_14),
    .I0(n3326_15),
    .I1(n3326_16),
    .I2(n3326_33) 
);
defparam n3326_s9.INIT=8'h10;
  LUT4 n3325_s8 (
    .F(n3325_13),
    .I0(n3325_14),
    .I1(n3325_15),
    .I2(n3325_16),
    .I3(n3325_17) 
);
defparam n3325_s8.INIT=16'h0100;
  LUT4 n3321_s8 (
    .F(n3321_13),
    .I0(ff_wait_count[5]),
    .I1(n3321_18),
    .I2(n3321_22),
    .I3(ff_start) 
);
defparam n3321_s8.INIT=16'h00BF;
  LUT3 n3318_s11 (
    .F(n3318_16),
    .I0(ff_cache_vram_valid),
    .I1(ff_start),
    .I2(n3318_17) 
);
defparam n3318_s11.INIT=8'h01;
  LUT4 n3317_s7 (
    .F(n3317_12),
    .I0(n3317_13),
    .I1(n3317_14),
    .I2(ff_state[5]),
    .I3(ff_start) 
);
defparam n3317_s7.INIT=16'h00EF;
  LUT4 n3316_s4 (
    .F(n3316_10),
    .I0(ff_eq),
    .I1(n3316_13),
    .I2(ff_state[4]),
    .I3(n3314_10) 
);
defparam n3316_s4.INIT=16'hF800;
  LUT4 n3315_s12 (
    .F(n3315_17),
    .I0(n3315_18),
    .I1(n3315_28),
    .I2(ff_start),
    .I3(ff_state[5]) 
);
defparam n3315_s12.INIT=16'h0305;
  LUT4 n659_s4 (
    .F(n659_9),
    .I0(n502_1),
    .I1(n522_1),
    .I2(n524_5),
    .I3(n651_10) 
);
defparam n659_s4.INIT=16'hAC00;
  LUT4 n658_s4 (
    .F(n658_9),
    .I0(n501_1),
    .I1(n521_1),
    .I2(n524_5),
    .I3(n651_10) 
);
defparam n658_s4.INIT=16'hAC00;
  LUT4 n657_s4 (
    .F(n657_9),
    .I0(n500_1),
    .I1(n520_1),
    .I2(n524_5),
    .I3(n651_10) 
);
defparam n657_s4.INIT=16'hAC00;
  LUT4 n656_s4 (
    .F(n656_9),
    .I0(n499_1),
    .I1(n519_1),
    .I2(n524_5),
    .I3(n651_10) 
);
defparam n656_s4.INIT=16'hAC00;
  LUT4 n655_s4 (
    .F(n655_9),
    .I0(n498_1),
    .I1(n518_1),
    .I2(n524_5),
    .I3(n651_10) 
);
defparam n655_s4.INIT=16'hAC00;
  LUT4 n654_s4 (
    .F(n654_9),
    .I0(n497_1),
    .I1(n517_1),
    .I2(n524_5),
    .I3(n651_10) 
);
defparam n654_s4.INIT=16'hAC00;
  LUT4 n653_s4 (
    .F(n653_9),
    .I0(n496_1),
    .I1(n516_1),
    .I2(n524_5),
    .I3(n651_10) 
);
defparam n653_s4.INIT=16'hAC00;
  LUT4 n652_s4 (
    .F(n652_9),
    .I0(n495_1),
    .I1(n515_1),
    .I2(n524_5),
    .I3(n651_10) 
);
defparam n652_s4.INIT=16'hAC00;
  LUT4 n3223_s152 (
    .F(n3223_180),
    .I0(n3223_181),
    .I1(n3223_182),
    .I2(ff_state[5]),
    .I3(ff_state[4]) 
);
defparam n3223_s152.INIT=16'hFCF5;
  LUT2 n3196_s76 (
    .F(n3196_82),
    .I0(ff_state[5]),
    .I1(ff_bit_count[0]) 
);
defparam n3196_s76.INIT=4'h7;
  LUT3 n3195_s76 (
    .F(n3195_82),
    .I0(ff_bit_count[0]),
    .I1(ff_bit_count[1]),
    .I2(ff_state[5]) 
);
defparam n3195_s76.INIT=8'h9F;
  LUT4 n3194_s77 (
    .F(n3194_83),
    .I0(ff_bit_count[0]),
    .I1(ff_bit_count[1]),
    .I2(ff_bit_count[2]),
    .I3(ff_state[5]) 
);
defparam n3194_s77.INIT=16'hE1FF;
  LUT4 ff_xsel_1_s11 (
    .F(ff_xsel_1_15),
    .I0(ff_xsel_1_16),
    .I1(ff_source_7_8),
    .I2(ff_next_state_1_16),
    .I3(ff_bit_count_2_10) 
);
defparam ff_xsel_1_s11.INIT=16'h0E00;
  LUT3 ff_cache_vram_address_17_s17 (
    .F(ff_cache_vram_address_17_21),
    .I0(ff_next_state_1_23),
    .I1(ff_cache_vram_address_17_22),
    .I2(ff_next_state_1_16) 
);
defparam ff_cache_vram_address_17_s17.INIT=8'h04;
  LUT4 ff_border_detect_s3 (
    .F(ff_border_detect_6),
    .I0(n1232_20),
    .I1(ff_border_detect_9),
    .I2(ff_border_detect_request),
    .I3(w_cache_flush_end) 
);
defparam ff_border_detect_s3.INIT=16'hF088;
  LUT4 ff_state_3_s8 (
    .F(ff_state_3_13),
    .I0(ff_state_3_14),
    .I1(ff_state_5_16),
    .I2(ff_state_3_15),
    .I3(ff_state_3_16) 
);
defparam ff_state_3_s8.INIT=16'h0100;
  LUT3 n623_s11 (
    .F(n623_9),
    .I0(w_next_sy[9]),
    .I1(w_register_data[1]),
    .I2(n622_10) 
);
defparam n623_s11.INIT=8'hCA;
  LUT2 n623_s7 (
    .F(n624_10),
    .I0(n622_10),
    .I1(n623_15) 
);
defparam n623_s7.INIT=4'h4;
  LUT3 n624_s7 (
    .F(n624_9),
    .I0(w_next_sy[8]),
    .I1(w_register_data[0]),
    .I2(n622_10) 
);
defparam n624_s7.INIT=8'hCA;
  LUT3 n644_s8 (
    .F(n644_9),
    .I0(w_next_sy[7]),
    .I1(w_register_data[7]),
    .I2(ff_sy_18_13) 
);
defparam n644_s8.INIT=8'hCA;
  LUT2 n644_s7 (
    .F(n651_10),
    .I0(ff_sy_18_13),
    .I1(n623_15) 
);
defparam n644_s7.INIT=4'h4;
  LUT3 n645_s7 (
    .F(n645_9),
    .I0(w_next_sy[6]),
    .I1(w_register_data[6]),
    .I2(ff_sy_18_13) 
);
defparam n645_s7.INIT=8'hCA;
  LUT3 n646_s7 (
    .F(n646_9),
    .I0(w_next_sy[5]),
    .I1(w_register_data[5]),
    .I2(ff_sy_18_13) 
);
defparam n646_s7.INIT=8'hCA;
  LUT3 n647_s7 (
    .F(n647_9),
    .I0(w_next_sy[4]),
    .I1(w_register_data[4]),
    .I2(ff_sy_18_13) 
);
defparam n647_s7.INIT=8'hCA;
  LUT3 n648_s7 (
    .F(n648_9),
    .I0(w_next_sy[3]),
    .I1(w_register_data[3]),
    .I2(ff_sy_18_13) 
);
defparam n648_s7.INIT=8'hCA;
  LUT3 n649_s7 (
    .F(n649_9),
    .I0(w_next_sy[2]),
    .I1(w_register_data[2]),
    .I2(ff_sy_18_13) 
);
defparam n649_s7.INIT=8'hCA;
  LUT3 n650_s7 (
    .F(n650_9),
    .I0(w_next_sy[1]),
    .I1(w_register_data[1]),
    .I2(ff_sy_18_13) 
);
defparam n650_s7.INIT=8'hCA;
  LUT3 n651_s7 (
    .F(n651_9),
    .I0(w_next_sy[0]),
    .I1(w_register_data[0]),
    .I2(ff_sy_18_13) 
);
defparam n651_s7.INIT=8'hCA;
  LUT3 n3307_s8 (
    .F(n3307_9),
    .I0(n3215_87),
    .I1(ff_color[7]),
    .I2(ff_start) 
);
defparam n3307_s8.INIT=8'hCA;
  LUT2 n3307_s7 (
    .F(n3314_10),
    .I0(ff_start),
    .I1(ff_state[5]) 
);
defparam n3307_s7.INIT=4'h1;
  LUT3 n3308_s7 (
    .F(n3308_9),
    .I0(n3216_82),
    .I1(ff_color[6]),
    .I2(ff_start) 
);
defparam n3308_s7.INIT=8'hCA;
  LUT3 n3309_s7 (
    .F(n3309_9),
    .I0(n3217_82),
    .I1(ff_color[5]),
    .I2(ff_start) 
);
defparam n3309_s7.INIT=8'hCA;
  LUT3 n3310_s7 (
    .F(n3310_9),
    .I0(n3218_82),
    .I1(ff_color[4]),
    .I2(ff_start) 
);
defparam n3310_s7.INIT=8'hCA;
  LUT3 n3311_s7 (
    .F(n3311_9),
    .I0(n3219_82),
    .I1(ff_color[3]),
    .I2(ff_start) 
);
defparam n3311_s7.INIT=8'hCA;
  LUT3 n3312_s7 (
    .F(n3312_9),
    .I0(n3220_82),
    .I1(ff_color[2]),
    .I2(ff_start) 
);
defparam n3312_s7.INIT=8'hCA;
  LUT3 n3313_s7 (
    .F(n3313_9),
    .I0(n3221_82),
    .I1(ff_color[1]),
    .I2(ff_start) 
);
defparam n3313_s7.INIT=8'hCA;
  LUT3 n3314_s7 (
    .F(n3314_9),
    .I0(n3222_82),
    .I1(ff_color[0]),
    .I2(ff_start) 
);
defparam n3314_s7.INIT=8'hCA;
  LUT2 w_next_0_s1 (
    .F(w_next_0_4),
    .I0(reg_screen_mode[4]),
    .I1(w_next_0_6) 
);
defparam w_next_0_s1.INIT=4'h8;
  LUT2 w_next_0_s2 (
    .F(w_next_0_5),
    .I0(ff_command[2]),
    .I1(ff_command[3]) 
);
defparam w_next_0_s2.INIT=4'h8;
  LUT4 n411_s1 (
    .F(n411_4),
    .I0(n411_8),
    .I1(w_next_sx[8]),
    .I2(n623_15),
    .I3(n411_9) 
);
defparam n411_s1.INIT=16'h0305;
  LUT4 n411_s2 (
    .F(n411_5),
    .I0(n276_2),
    .I1(n295_1),
    .I2(n524_5),
    .I3(n623_15) 
);
defparam n411_s2.INIT=16'h5300;
  LUT2 n411_s3 (
    .F(n411_6),
    .I0(ff_start),
    .I1(n411_10) 
);
defparam n411_s3.INIT=4'h1;
  LUT4 n411_s4 (
    .F(n411_7),
    .I0(w_next_sx[8]),
    .I1(n411_10),
    .I2(n411_8),
    .I3(ff_start) 
);
defparam n411_s4.INIT=16'hF0BB;
  LUT4 n412_s1 (
    .F(n412_4),
    .I0(n412_7),
    .I1(w_next_sx[7]),
    .I2(n623_15),
    .I3(n411_9) 
);
defparam n412_s1.INIT=16'h0305;
  LUT4 n412_s2 (
    .F(n412_5),
    .I0(n277_2),
    .I1(n296_1),
    .I2(n524_5),
    .I3(n623_15) 
);
defparam n412_s2.INIT=16'h5300;
  LUT4 n412_s3 (
    .F(n412_6),
    .I0(w_next_sx[7]),
    .I1(n411_10),
    .I2(n412_7),
    .I3(ff_start) 
);
defparam n412_s3.INIT=16'hF0BB;
  LUT4 n413_s1 (
    .F(n413_4),
    .I0(n413_7),
    .I1(w_next_sx[6]),
    .I2(n623_15),
    .I3(n411_9) 
);
defparam n413_s1.INIT=16'h0305;
  LUT4 n413_s2 (
    .F(n413_5),
    .I0(n278_2),
    .I1(n297_1),
    .I2(n524_5),
    .I3(n623_15) 
);
defparam n413_s2.INIT=16'h5300;
  LUT4 n413_s3 (
    .F(n413_6),
    .I0(w_next_sx[6]),
    .I1(n411_10),
    .I2(n413_7),
    .I3(ff_start) 
);
defparam n413_s3.INIT=16'hF0BB;
  LUT4 n414_s1 (
    .F(n414_4),
    .I0(n414_7),
    .I1(w_next_sx[5]),
    .I2(n623_15),
    .I3(n411_9) 
);
defparam n414_s1.INIT=16'h0305;
  LUT4 n414_s2 (
    .F(n414_5),
    .I0(n279_2),
    .I1(n298_1),
    .I2(n524_5),
    .I3(n623_15) 
);
defparam n414_s2.INIT=16'h5300;
  LUT4 n414_s3 (
    .F(n414_6),
    .I0(w_next_sx[5]),
    .I1(n411_10),
    .I2(n414_7),
    .I3(ff_start) 
);
defparam n414_s3.INIT=16'hF0BB;
  LUT4 n415_s1 (
    .F(n415_4),
    .I0(n415_7),
    .I1(w_next_sx[4]),
    .I2(n623_15),
    .I3(n411_9) 
);
defparam n415_s1.INIT=16'h0305;
  LUT4 n415_s2 (
    .F(n415_5),
    .I0(n280_2),
    .I1(n299_1),
    .I2(n524_5),
    .I3(n623_15) 
);
defparam n415_s2.INIT=16'h5300;
  LUT4 n415_s3 (
    .F(n415_6),
    .I0(w_next_sx[4]),
    .I1(n411_10),
    .I2(n415_7),
    .I3(ff_start) 
);
defparam n415_s3.INIT=16'hF0BB;
  LUT4 n416_s1 (
    .F(n416_4),
    .I0(n416_7),
    .I1(w_next_sx[3]),
    .I2(n623_15),
    .I3(n411_9) 
);
defparam n416_s1.INIT=16'h0305;
  LUT4 n416_s2 (
    .F(n416_5),
    .I0(n281_2),
    .I1(n300_1),
    .I2(n524_5),
    .I3(n623_15) 
);
defparam n416_s2.INIT=16'h5300;
  LUT4 n416_s3 (
    .F(n416_6),
    .I0(w_next_sx[3]),
    .I1(n411_10),
    .I2(n416_7),
    .I3(ff_start) 
);
defparam n416_s3.INIT=16'hF0BB;
  LUT4 n417_s1 (
    .F(n417_4),
    .I0(n417_7),
    .I1(w_next_sx[2]),
    .I2(n623_15),
    .I3(n411_9) 
);
defparam n417_s1.INIT=16'h0305;
  LUT4 n417_s2 (
    .F(n417_5),
    .I0(n282_2),
    .I1(n301_1),
    .I2(n524_5),
    .I3(n623_15) 
);
defparam n417_s2.INIT=16'h5300;
  LUT4 n417_s3 (
    .F(n417_6),
    .I0(w_next_sx[2]),
    .I1(n411_10),
    .I2(n417_7),
    .I3(ff_start) 
);
defparam n417_s3.INIT=16'hF0BB;
  LUT4 n418_s1 (
    .F(n418_4),
    .I0(n418_7),
    .I1(w_next_sx[1]),
    .I2(n623_15),
    .I3(n411_9) 
);
defparam n418_s1.INIT=16'h0305;
  LUT4 n418_s2 (
    .F(n418_5),
    .I0(n283_2),
    .I1(n302_1),
    .I2(n524_5),
    .I3(n623_15) 
);
defparam n418_s2.INIT=16'h5300;
  LUT4 n418_s3 (
    .F(n418_6),
    .I0(w_next_sx[1]),
    .I1(n411_10),
    .I2(n418_7),
    .I3(ff_start) 
);
defparam n418_s3.INIT=16'hF0BB;
  LUT4 n419_s1 (
    .F(n419_4),
    .I0(n419_7),
    .I1(w_next_sx[0]),
    .I2(n623_15),
    .I3(n411_9) 
);
defparam n419_s1.INIT=16'h0305;
  LUT4 n419_s2 (
    .F(n419_5),
    .I0(n284_2),
    .I1(n303_1),
    .I2(n524_5),
    .I3(n623_15) 
);
defparam n419_s2.INIT=16'h5300;
  LUT4 n419_s3 (
    .F(n419_6),
    .I0(w_next_sx[0]),
    .I1(n411_10),
    .I2(n419_7),
    .I3(ff_start) 
);
defparam n419_s3.INIT=16'hF0BB;
  LUT4 n524_s2 (
    .F(n524_5),
    .I0(ff_nx[7]),
    .I1(n524_6),
    .I2(n524_7),
    .I3(n524_8) 
);
defparam n524_s2.INIT=16'h4000;
  LUT4 n622_s3 (
    .F(n622_6),
    .I0(w_next_sy[10]),
    .I1(reg_vram256k_mode),
    .I2(n622_8),
    .I3(n623_15) 
);
defparam n622_s3.INIT=16'h0F77;
  LUT4 n1111_s4 (
    .F(n1111_7),
    .I0(ff_dx_8_9),
    .I1(n1111_8),
    .I2(ff_maj),
    .I3(n1621_8) 
);
defparam n1111_s4.INIT=16'h7F00;
  LUT4 n1614_s3 (
    .F(n1614_6),
    .I0(ff_nx[8]),
    .I1(ff_nx[9]),
    .I2(n1614_9),
    .I3(ff_nx[10]) 
);
defparam n1614_s3.INIT=16'h10EF;
  LUT2 n1614_s4 (
    .F(n1614_7),
    .I0(ff_start),
    .I1(n1111_8) 
);
defparam n1614_s4.INIT=4'h4;
  LUT4 n1614_s5 (
    .F(n1614_8),
    .I0(n1615_7),
    .I1(reg_nx[10]),
    .I2(n1614_10),
    .I3(n1614_11) 
);
defparam n1614_s5.INIT=16'h00D7;
  LUT4 n1615_s3 (
    .F(n1615_6),
    .I0(reg_nx[8]),
    .I1(reg_nx[7]),
    .I2(n1615_10),
    .I3(reg_nx[9]) 
);
defparam n1615_s3.INIT=16'hEF10;
  LUT3 n1615_s4 (
    .F(n1615_7),
    .I0(n411_9),
    .I1(ff_start),
    .I2(n1621_13) 
);
defparam n1615_s4.INIT=8'h0D;
  LUT4 n1615_s6 (
    .F(n1615_9),
    .I0(ff_nx[8]),
    .I1(n1614_9),
    .I2(ff_nx[9]),
    .I3(n1614_7) 
);
defparam n1615_s6.INIT=16'h4B00;
  LUT4 n1616_s3 (
    .F(n1616_6),
    .I0(n1616_8),
    .I1(n1614_9),
    .I2(ff_nx[8]),
    .I3(n1111_8) 
);
defparam n1616_s3.INIT=16'h3CAA;
  LUT3 n1617_s3 (
    .F(n1617_6),
    .I0(ff_start),
    .I1(n1111_8),
    .I2(n411_9) 
);
defparam n1617_s3.INIT=8'h10;
  LUT4 n1617_s4 (
    .F(n1617_7),
    .I0(n524_6),
    .I1(n524_7),
    .I2(ff_nx[7]),
    .I3(n1614_7) 
);
defparam n1617_s4.INIT=16'h8700;
  LUT4 n1617_s5 (
    .F(n1617_8),
    .I0(n1621_13),
    .I1(n1621_8),
    .I2(reg_nx[7]),
    .I3(n1615_10) 
);
defparam n1617_s5.INIT=16'h1001;
  LUT4 n1618_s3 (
    .F(n1618_6),
    .I0(n524_6),
    .I1(n1618_9),
    .I2(ff_nx[6]),
    .I3(n1111_8) 
);
defparam n1618_s3.INIT=16'h8700;
  LUT4 n1618_s4 (
    .F(n1618_7),
    .I0(n1618_8),
    .I1(n1563_2),
    .I2(n1111_8),
    .I3(n411_9) 
);
defparam n1618_s4.INIT=16'h030A;
  LUT4 n1618_s5 (
    .F(n1618_8),
    .I0(reg_nx[5]),
    .I1(n1618_12),
    .I2(n1621_13),
    .I3(reg_nx[6]) 
);
defparam n1618_s5.INIT=16'h040B;
  LUT4 n1619_s3 (
    .F(n1619_6),
    .I0(n1621_13),
    .I1(reg_nx[5]),
    .I2(n1618_12),
    .I3(n1621_8) 
);
defparam n1619_s3.INIT=16'h00BE;
  LUT4 n1619_s4 (
    .F(n1619_7),
    .I0(ff_nx[4]),
    .I1(n524_6),
    .I2(ff_nx[5]),
    .I3(n1614_7) 
);
defparam n1619_s4.INIT=16'hB400;
  LUT4 n1620_s3 (
    .F(n1620_6),
    .I0(n1621_13),
    .I1(reg_nx[4]),
    .I2(n1620_8),
    .I3(n1621_8) 
);
defparam n1620_s3.INIT=16'h00BE;
  LUT4 n1621_s4 (
    .F(n1621_7),
    .I0(reg_nx[2]),
    .I1(n1111_8),
    .I2(n1621_10),
    .I3(reg_nx[3]) 
);
defparam n1621_s4.INIT=16'h10EF;
  LUT3 n1621_s5 (
    .F(n1621_8),
    .I0(n1111_8),
    .I1(n411_9),
    .I2(ff_start) 
);
defparam n1621_s5.INIT=8'h0E;
  LUT4 n1621_s6 (
    .F(n1621_9),
    .I0(n1621_11),
    .I1(n1614_7),
    .I2(n1566_2),
    .I3(n1617_6) 
);
defparam n1621_s6.INIT=16'h0777;
  LUT3 n1622_s3 (
    .F(n1622_6),
    .I0(n1622_10),
    .I1(n1621_13),
    .I2(n1621_8) 
);
defparam n1622_s3.INIT=8'h0D;
  LUT4 n1622_s4 (
    .F(n1622_7),
    .I0(ff_nx[0]),
    .I1(ff_nx[1]),
    .I2(ff_nx[2]),
    .I3(n1614_7) 
);
defparam n1622_s4.INIT=16'hE100;
  LUT4 n1623_s3 (
    .F(n1623_6),
    .I0(n1623_8),
    .I1(ff_nx[0]),
    .I2(ff_nx[1]),
    .I3(n1111_8) 
);
defparam n1623_s3.INIT=16'hC3AA;
  LUT3 n1624_s3 (
    .F(n1624_6),
    .I0(n1624_8),
    .I1(ff_nx[0]),
    .I2(n1111_8) 
);
defparam n1624_s3.INIT=8'hCA;
  LUT4 n1710_s1 (
    .F(n1710_4),
    .I0(ff_ny[9]),
    .I1(n1746_11),
    .I2(n1710_6),
    .I3(ff_ny[10]) 
);
defparam n1710_s1.INIT=16'hBF40;
  LUT3 n1712_s1 (
    .F(n1712_4),
    .I0(ff_ny[7]),
    .I1(n1746_11),
    .I2(ff_ny[8]) 
);
defparam n1712_s1.INIT=8'hB4;
  LUT2 n1748_s2 (
    .F(n1748_5),
    .I0(ff_ny[4]),
    .I1(n1749_5) 
);
defparam n1748_s2.INIT=4'h4;
  LUT4 n1749_s2 (
    .F(n1749_5),
    .I0(ff_ny[0]),
    .I1(ff_ny[1]),
    .I2(ff_ny[2]),
    .I3(ff_ny[3]) 
);
defparam n1749_s2.INIT=16'h0001;
  LUT2 n1751_s2 (
    .F(n1751_5),
    .I0(ff_ny[0]),
    .I1(ff_ny[1]) 
);
defparam n1751_s2.INIT=4'h1;
  LUT3 n1809_s1 (
    .F(n1809_4),
    .I0(n1773_1),
    .I1(w_next_nyb[9]),
    .I2(ff_dx_8_9) 
);
defparam n1809_s1.INIT=8'hCA;
  LUT3 n1810_s1 (
    .F(n1810_4),
    .I0(n1774_1),
    .I1(w_next_nyb[8]),
    .I2(ff_dx_8_9) 
);
defparam n1810_s1.INIT=8'hCA;
  LUT3 n1811_s1 (
    .F(n1811_4),
    .I0(n1775_1),
    .I1(w_next_nyb[7]),
    .I2(ff_dx_8_9) 
);
defparam n1811_s1.INIT=8'hCA;
  LUT3 n1812_s1 (
    .F(n1812_4),
    .I0(n1776_1),
    .I1(w_next_nyb[6]),
    .I2(ff_dx_8_9) 
);
defparam n1812_s1.INIT=8'hCA;
  LUT3 n1813_s1 (
    .F(n1813_4),
    .I0(n1777_1),
    .I1(w_next_nyb[5]),
    .I2(ff_dx_8_9) 
);
defparam n1813_s1.INIT=8'hCA;
  LUT3 n1814_s1 (
    .F(n1814_4),
    .I0(n1778_1),
    .I1(w_next_nyb[4]),
    .I2(ff_dx_8_9) 
);
defparam n1814_s1.INIT=8'hCA;
  LUT3 n1815_s1 (
    .F(n1815_4),
    .I0(n1779_1),
    .I1(w_next_nyb[3]),
    .I2(ff_dx_8_9) 
);
defparam n1815_s1.INIT=8'hCA;
  LUT3 n1816_s1 (
    .F(n1816_4),
    .I0(n1780_1),
    .I1(w_next_nyb[2]),
    .I2(ff_dx_8_9) 
);
defparam n1816_s1.INIT=8'hCA;
  LUT3 n1817_s1 (
    .F(n1817_4),
    .I0(n1781_1),
    .I1(w_next_nyb[1]),
    .I2(ff_dx_8_9) 
);
defparam n1817_s1.INIT=8'hCA;
  LUT3 n1818_s1 (
    .F(n1818_4),
    .I0(n1782_1),
    .I1(w_next_nyb[0]),
    .I2(ff_dx_8_9) 
);
defparam n1818_s1.INIT=8'hCA;
  LUT4 n3048_s1 (
    .F(n3048_4),
    .I0(n3043_46),
    .I1(n3047_46),
    .I2(n3045_42),
    .I3(n3042_40) 
);
defparam n3048_s1.INIT=16'h0001;
  LUT4 n3328_s8 (
    .F(n3328_11),
    .I0(n3328_14),
    .I1(n3328_30),
    .I2(n3328_26),
    .I3(n3328_17) 
);
defparam n3328_s8.INIT=16'h0100;
  LUT4 n3328_s9 (
    .F(n3328_12),
    .I0(n3328_18),
    .I1(ff_state[2]),
    .I2(n3328_19),
    .I3(n3328_20) 
);
defparam n3328_s9.INIT=16'hEF00;
  LUT4 n3328_s10 (
    .F(n3328_13),
    .I0(reg_ext_command_mode),
    .I1(ff_command[2]),
    .I2(ff_command[3]),
    .I3(ff_command[1]) 
);
defparam n3328_s10.INIT=16'h31CF;
  LUT4 n3329_s6 (
    .F(n3329_9),
    .I0(n3329_36),
    .I1(n3329_13),
    .I2(n3329_14),
    .I3(n3329_40) 
);
defparam n3329_s6.INIT=16'h000D;
  LUT3 n3329_s7 (
    .F(n3329_10),
    .I0(n3329_16),
    .I1(n3329_17),
    .I2(n3329_18) 
);
defparam n3329_s7.INIT=8'h10;
  LUT4 n3329_s8 (
    .F(n3329_11),
    .I0(n3329_19),
    .I1(ff_state_0_13),
    .I2(n3329_18),
    .I3(n3329_20) 
);
defparam n3329_s8.INIT=16'h00BF;
  LUT4 n3330_s7 (
    .F(n3330_10),
    .I0(n3330_14),
    .I1(n3330_15),
    .I2(n3330_16),
    .I3(n3330_17) 
);
defparam n3330_s7.INIT=16'h0B00;
  LUT4 n3330_s8 (
    .F(n3330_11),
    .I0(n3330_18),
    .I1(n3330_19),
    .I2(n3330_20),
    .I3(ff_start) 
);
defparam n3330_s8.INIT=16'hB0BB;
  LUT4 n4632_s2 (
    .F(n4632_5),
    .I0(n4632_7),
    .I1(n4632_8),
    .I2(ff_state[0]),
    .I3(n3328_17) 
);
defparam n4632_s2.INIT=16'h0E00;
  LUT4 n4632_s3 (
    .F(n4632_6),
    .I0(ff_command[0]),
    .I1(ff_command[2]),
    .I2(ff_command[1]),
    .I3(ff_start) 
);
defparam n4632_s3.INIT=16'h1000;
  LUT4 n3168_s148 (
    .F(n3168_180),
    .I0(n3168_183),
    .I1(ff_cache_vram_write),
    .I2(n3321_18),
    .I3(n3330_15) 
);
defparam n3168_s148.INIT=16'hBF00;
  LUT4 n3168_s149 (
    .F(n3168_181),
    .I0(n3168_184),
    .I1(n3330_13),
    .I2(ff_state[5]),
    .I3(n3168_185) 
);
defparam n3168_s149.INIT=16'h000B;
  LUT4 n3168_s150 (
    .F(n3168_182),
    .I0(ff_state[3]),
    .I1(ff_state[0]),
    .I2(n3168_186),
    .I3(n3328_17) 
);
defparam n3168_s150.INIT=16'h0D00;
  LUT4 n3169_s102 (
    .F(n3169_108),
    .I0(n3169_111),
    .I1(ff_read_byte[7]),
    .I2(w_next_0_4),
    .I3(n3169_112) 
);
defparam n3169_s102.INIT=16'h0A03;
  LUT3 n3169_s103 (
    .F(n3169_109),
    .I0(n3169_113),
    .I1(n3169_114),
    .I2(n3169_115) 
);
defparam n3169_s103.INIT=8'h0D;
  LUT4 n3169_s104 (
    .F(n3169_110),
    .I0(ff_read_byte[7]),
    .I1(ff_state[3]),
    .I2(ff_color[7]),
    .I3(ff_state[4]) 
);
defparam n3169_s104.INIT=16'h770F;
  LUT4 n3170_s93 (
    .F(n3170_99),
    .I0(n3170_102),
    .I1(ff_read_byte[6]),
    .I2(w_next_0_4),
    .I3(n3169_112) 
);
defparam n3170_s93.INIT=16'h0503;
  LUT3 n3170_s94 (
    .F(n3170_100),
    .I0(n3170_103),
    .I1(n3170_104),
    .I2(n3169_115) 
);
defparam n3170_s94.INIT=8'h0D;
  LUT4 n3170_s95 (
    .F(n3170_101),
    .I0(ff_read_byte[6]),
    .I1(ff_state[3]),
    .I2(ff_color[6]),
    .I3(ff_state[4]) 
);
defparam n3170_s95.INIT=16'h770F;
  LUT4 n3171_s93 (
    .F(n3171_99),
    .I0(ff_read_byte[5]),
    .I1(ff_state[3]),
    .I2(ff_color[5]),
    .I3(ff_state[4]) 
);
defparam n3171_s93.INIT=16'h770F;
  LUT4 n3171_s94 (
    .F(n3171_100),
    .I0(n3171_101),
    .I1(n3171_102),
    .I2(n3169_115),
    .I3(w_next_0_4) 
);
defparam n3171_s94.INIT=16'h030A;
  LUT4 n3172_s93 (
    .F(n3172_99),
    .I0(ff_read_byte[4]),
    .I1(ff_state[3]),
    .I2(ff_color[4]),
    .I3(ff_state[4]) 
);
defparam n3172_s93.INIT=16'h770F;
  LUT4 n3172_s94 (
    .F(n3172_100),
    .I0(n3172_101),
    .I1(n3172_102),
    .I2(n3169_115),
    .I3(w_next_0_4) 
);
defparam n3172_s94.INIT=16'h030A;
  LUT4 n3173_s93 (
    .F(n3173_99),
    .I0(n3169_111),
    .I1(ff_read_byte[3]),
    .I2(w_next_0_4),
    .I3(n3173_102) 
);
defparam n3173_s93.INIT=16'h030A;
  LUT4 n3173_s95 (
    .F(n3173_101),
    .I0(ff_read_byte[3]),
    .I1(ff_state[3]),
    .I2(ff_color[3]),
    .I3(ff_state[4]) 
);
defparam n3173_s95.INIT=16'h770F;
  LUT4 n3174_s93 (
    .F(n3174_99),
    .I0(n3170_102),
    .I1(ff_read_byte[2]),
    .I2(w_next_0_4),
    .I3(n3173_102) 
);
defparam n3174_s93.INIT=16'h0305;
  LUT4 n3174_s95 (
    .F(n3174_101),
    .I0(ff_read_byte[2]),
    .I1(ff_state[3]),
    .I2(ff_color[2]),
    .I3(ff_state[4]) 
);
defparam n3174_s95.INIT=16'h770F;
  LUT2 n3175_s94 (
    .F(n3175_100),
    .I0(ff_state[4]),
    .I1(ff_color[1]) 
);
defparam n3175_s94.INIT=4'h4;
  LUT4 n3175_s95 (
    .F(n3175_101),
    .I0(n3175_103),
    .I1(ff_read_byte[1]),
    .I2(n3175_104),
    .I3(ff_state[4]) 
);
defparam n3175_s95.INIT=16'hAC00;
  LUT4 n3175_s96 (
    .F(n3175_102),
    .I0(n3175_103),
    .I1(ff_read_byte[1]),
    .I2(ff_state[4]),
    .I3(n3175_105) 
);
defparam n3175_s96.INIT=16'h0C0A;
  LUT2 n3176_s94 (
    .F(n3176_100),
    .I0(ff_state[4]),
    .I1(ff_color[0]) 
);
defparam n3176_s94.INIT=4'h4;
  LUT4 n3176_s95 (
    .F(n3176_101),
    .I0(n3176_103),
    .I1(ff_read_byte[0]),
    .I2(n3175_104),
    .I3(ff_state[4]) 
);
defparam n3176_s95.INIT=16'hAC00;
  LUT4 n3176_s96 (
    .F(n3176_102),
    .I0(n3176_103),
    .I1(ff_read_byte[0]),
    .I2(ff_state[4]),
    .I3(n3175_105) 
);
defparam n3176_s96.INIT=16'h0C0A;
  LUT4 n3180_s129 (
    .F(n3180_183),
    .I0(reg_command_high_speed_mode),
    .I1(n3180_187),
    .I2(ff_state[0]),
    .I3(ff_state_0_13) 
);
defparam n3180_s129.INIT=16'h3A00;
  LUT4 n3180_s131 (
    .F(n3180_185),
    .I0(n3180_187),
    .I1(n3180_189),
    .I2(n3180_204),
    .I3(n3180_191) 
);
defparam n3180_s131.INIT=16'h4F00;
  LUT4 n3180_s132 (
    .F(n3180_186),
    .I0(n3180_210),
    .I1(n3180_206),
    .I2(n3180_194),
    .I3(ff_start) 
);
defparam n3180_s132.INIT=16'hB0BB;
  LUT4 n3186_s118 (
    .F(n3186_134),
    .I0(ff_state[2]),
    .I1(ff_state[5]),
    .I2(n3330_13),
    .I3(n3186_142) 
);
defparam n3186_s118.INIT=16'h0001;
  LUT4 n3186_s119 (
    .F(n3186_135),
    .I0(ff_wait_count[5]),
    .I1(n3186_140),
    .I2(ff_state[0]),
    .I3(n3188_122) 
);
defparam n3186_s119.INIT=16'hC500;
  LUT2 n3187_s106 (
    .F(n3187_124),
    .I0(ff_wait_counter[5]),
    .I1(n3187_126) 
);
defparam n3187_s106.INIT=4'h4;
  LUT4 n3188_s105 (
    .F(n3188_121),
    .I0(ff_wait_count[5]),
    .I1(ff_wait_counter[5]),
    .I2(n3187_126),
    .I3(ff_state[0]) 
);
defparam n3188_s105.INIT=16'hC355;
  LUT2 n3188_s106 (
    .F(n3188_122),
    .I0(ff_state[4]),
    .I1(ff_state[5]) 
);
defparam n3188_s106.INIT=4'h8;
  LUT2 n3191_s106 (
    .F(n3191_124),
    .I0(ff_wait_counter[0]),
    .I1(ff_wait_counter[1]) 
);
defparam n3191_s106.INIT=4'h1;
  LUT3 n3198_s132 (
    .F(n3198_136),
    .I0(n3198_138),
    .I1(n3198_139),
    .I2(n566_31) 
);
defparam n3198_s132.INIT=8'h35;
  LUT3 n3198_s133 (
    .F(n3198_137),
    .I0(n3198_140),
    .I1(n3198_141),
    .I2(n566_31) 
);
defparam n3198_s133.INIT=8'h35;
  LUT3 n3199_s132 (
    .F(n3199_136),
    .I0(n3199_138),
    .I1(n3198_138),
    .I2(n566_31) 
);
defparam n3199_s132.INIT=8'hCA;
  LUT3 n3199_s133 (
    .F(n3199_137),
    .I0(n3199_139),
    .I1(n3198_140),
    .I2(n566_31) 
);
defparam n3199_s133.INIT=8'h35;
  LUT3 n3200_s132 (
    .F(n3200_136),
    .I0(n3200_138),
    .I1(n3199_138),
    .I2(n566_31) 
);
defparam n3200_s132.INIT=8'hCA;
  LUT3 n3200_s133 (
    .F(n3200_137),
    .I0(n3200_139),
    .I1(n3199_139),
    .I2(n566_31) 
);
defparam n3200_s133.INIT=8'h35;
  LUT3 n3201_s132 (
    .F(n3201_136),
    .I0(n3201_138),
    .I1(n3200_138),
    .I2(n566_31) 
);
defparam n3201_s132.INIT=8'hCA;
  LUT3 n3201_s133 (
    .F(n3201_137),
    .I0(n3201_139),
    .I1(n3200_139),
    .I2(n566_31) 
);
defparam n3201_s133.INIT=8'h35;
  LUT3 n3202_s132 (
    .F(n3202_136),
    .I0(n3202_138),
    .I1(n3201_138),
    .I2(n566_31) 
);
defparam n3202_s132.INIT=8'hCA;
  LUT3 n3202_s133 (
    .F(n3202_137),
    .I0(n3202_139),
    .I1(n3201_139),
    .I2(n566_31) 
);
defparam n3202_s133.INIT=8'h35;
  LUT3 n3203_s132 (
    .F(n3203_136),
    .I0(n3203_138),
    .I1(n3202_138),
    .I2(n566_31) 
);
defparam n3203_s132.INIT=8'hCA;
  LUT3 n3203_s133 (
    .F(n3203_137),
    .I0(n3203_139),
    .I1(n3202_139),
    .I2(n566_31) 
);
defparam n3203_s133.INIT=8'h35;
  LUT3 n3204_s132 (
    .F(n3204_136),
    .I0(n3204_138),
    .I1(n3203_138),
    .I2(n566_31) 
);
defparam n3204_s132.INIT=8'hCA;
  LUT3 n3204_s133 (
    .F(n3204_137),
    .I0(n3204_139),
    .I1(n3203_139),
    .I2(n566_31) 
);
defparam n3204_s133.INIT=8'h35;
  LUT3 n3205_s132 (
    .F(n3205_136),
    .I0(n3205_138),
    .I1(n3204_138),
    .I2(n566_31) 
);
defparam n3205_s132.INIT=8'hCA;
  LUT3 n3205_s133 (
    .F(n3205_137),
    .I0(n3205_139),
    .I1(n3204_139),
    .I2(n566_31) 
);
defparam n3205_s133.INIT=8'h35;
  LUT3 n3206_s132 (
    .F(n3206_136),
    .I0(n3206_138),
    .I1(n3205_138),
    .I2(n566_31) 
);
defparam n3206_s132.INIT=8'hCA;
  LUT3 n3206_s133 (
    .F(n3206_137),
    .I0(n3206_139),
    .I1(n3205_139),
    .I2(n566_31) 
);
defparam n3206_s133.INIT=8'h35;
  LUT3 n3207_s132 (
    .F(n3207_136),
    .I0(n3207_138),
    .I1(n3206_138),
    .I2(n566_31) 
);
defparam n3207_s132.INIT=8'h35;
  LUT3 n3207_s133 (
    .F(n3207_137),
    .I0(n3207_139),
    .I1(n3206_139),
    .I2(n566_31) 
);
defparam n3207_s133.INIT=8'hCA;
  LUT3 n3208_s132 (
    .F(n3208_136),
    .I0(n3208_138),
    .I1(n3207_138),
    .I2(n566_31) 
);
defparam n3208_s132.INIT=8'h35;
  LUT3 n3208_s133 (
    .F(n3208_137),
    .I0(n3208_139),
    .I1(n3207_139),
    .I2(n566_31) 
);
defparam n3208_s133.INIT=8'hCA;
  LUT3 n3209_s132 (
    .F(n3209_136),
    .I0(n3209_138),
    .I1(n3208_138),
    .I2(n566_31) 
);
defparam n3209_s132.INIT=8'h35;
  LUT3 n3209_s133 (
    .F(n3209_137),
    .I0(n3209_139),
    .I1(n3208_139),
    .I2(n566_31) 
);
defparam n3209_s133.INIT=8'hCA;
  LUT3 n3210_s132 (
    .F(n3210_136),
    .I0(n3210_138),
    .I1(n3209_138),
    .I2(n566_31) 
);
defparam n3210_s132.INIT=8'h35;
  LUT3 n3210_s133 (
    .F(n3210_137),
    .I0(n3210_139),
    .I1(n3209_139),
    .I2(n566_31) 
);
defparam n3210_s133.INIT=8'hCA;
  LUT3 n3211_s132 (
    .F(n3211_136),
    .I0(n3211_138),
    .I1(n3210_138),
    .I2(n566_31) 
);
defparam n3211_s132.INIT=8'h35;
  LUT3 n3211_s133 (
    .F(n3211_137),
    .I0(n3211_139),
    .I1(n3210_139),
    .I2(n566_31) 
);
defparam n3211_s133.INIT=8'hCA;
  LUT3 n3212_s132 (
    .F(n3212_136),
    .I0(n3212_138),
    .I1(n3211_138),
    .I2(n566_31) 
);
defparam n3212_s132.INIT=8'h35;
  LUT3 n3212_s133 (
    .F(n3212_137),
    .I0(n3212_139),
    .I1(n3211_139),
    .I2(n566_31) 
);
defparam n3212_s133.INIT=8'hCA;
  LUT3 n3213_s132 (
    .F(n3213_136),
    .I0(n3213_138),
    .I1(n3212_138),
    .I2(n566_31) 
);
defparam n3213_s132.INIT=8'h35;
  LUT3 n3213_s133 (
    .F(n3213_137),
    .I0(n3213_139),
    .I1(n3212_139),
    .I2(n566_31) 
);
defparam n3213_s133.INIT=8'hCA;
  LUT3 n3214_s132 (
    .F(n3214_136),
    .I0(n3198_139),
    .I1(n3213_138),
    .I2(n566_31) 
);
defparam n3214_s132.INIT=8'h35;
  LUT3 n3214_s133 (
    .F(n3214_137),
    .I0(n3198_141),
    .I1(n3213_139),
    .I2(n566_31) 
);
defparam n3214_s133.INIT=8'hCA;
  LUT4 n3225_s136 (
    .F(n3225_164),
    .I0(ff_state[0]),
    .I1(ff_state_0_13),
    .I2(n3225_168),
    .I3(ff_state[3]) 
);
defparam n3225_s136.INIT=16'hF400;
  LUT3 n3225_s137 (
    .F(n3225_165),
    .I0(n3225_169),
    .I1(ff_next_state[3]),
    .I2(n3225_174) 
);
defparam n3225_s137.INIT=8'h07;
  LUT4 n3225_s138 (
    .F(n3225_166),
    .I0(n3225_171),
    .I1(n3225_172),
    .I2(ff_state[5]),
    .I3(ff_state[3]) 
);
defparam n3225_s138.INIT=16'h00F1;
  LUT2 n3225_s139 (
    .F(n3225_167),
    .I0(ff_state[4]),
    .I1(ff_state[5]) 
);
defparam n3225_s139.INIT=4'h1;
  LUT2 n3226_s126 (
    .F(n3226_150),
    .I0(ff_state[3]),
    .I1(ff_state[2]) 
);
defparam n3226_s126.INIT=4'h4;
  LUT4 n3226_s127 (
    .F(n3226_151),
    .I0(n3226_153),
    .I1(ff_state[2]),
    .I2(n3226_162),
    .I3(n3328_19) 
);
defparam n3226_s127.INIT=16'h0B00;
  LUT4 n3226_s128 (
    .F(n3226_152),
    .I0(ff_state[1]),
    .I1(n3226_155),
    .I2(n3226_164),
    .I3(n3226_157) 
);
defparam n3226_s128.INIT=16'h1F00;
  LUT4 n3227_s132 (
    .F(n3227_160),
    .I0(n3227_163),
    .I1(ff_state[0]),
    .I2(ff_state[3]),
    .I3(ff_state[1]) 
);
defparam n3227_s132.INIT=16'h0B00;
  LUT4 n3227_s133 (
    .F(n3227_161),
    .I0(ff_state[2]),
    .I1(ff_state[4]),
    .I2(ff_state[3]),
    .I3(ff_state[5]) 
);
defparam n3227_s133.INIT=16'h0F77;
  LUT4 n3227_s134 (
    .F(n3227_162),
    .I0(n3226_150),
    .I1(ff_state[0]),
    .I2(n3225_174),
    .I3(n3227_164) 
);
defparam n3227_s134.INIT=16'h0007;
  LUT3 n3228_s147 (
    .F(n3228_175),
    .I0(n3228_176),
    .I1(n3228_179),
    .I2(ff_state[4]) 
);
defparam n3228_s147.INIT=8'h3A;
  LUT4 n3229_s113 (
    .F(n3229_117),
    .I0(n3229_118),
    .I1(n3229_119),
    .I2(n3229_120),
    .I3(n3225_167) 
);
defparam n3229_s113.INIT=16'h0100;
  LUT4 w_address_s_pre_17_s3 (
    .F(w_address_s_pre_17_6),
    .I0(w_next_0_6),
    .I1(reg_screen_mode[4]),
    .I2(w_address_s_pre_17_9),
    .I3(w_address_s_pre_17_10) 
);
defparam w_address_s_pre_17_s3.INIT=16'h008F;
  LUT3 w_address_s_pre_17_s4 (
    .F(w_address_s_pre_17_7),
    .I0(reg_screen_mode[3]),
    .I1(ff_next_vram2_7_9),
    .I2(w_sprite_mode2) 
);
defparam w_address_s_pre_17_s4.INIT=8'hE4;
  LUT3 w_address_s_pre_17_s5 (
    .F(w_address_s_pre_17_8),
    .I0(n2043_6),
    .I1(n566_31),
    .I2(ff_next_vram2_7_9) 
);
defparam w_address_s_pre_17_s5.INIT=8'h01;
  LUT3 ff_sx_17_s4 (
    .F(ff_sx_17_9),
    .I0(ff_cache_vram_valid),
    .I1(w_status_command_execute),
    .I2(ff_count_valid) 
);
defparam ff_sx_17_s4.INIT=8'h40;
  LUT4 ff_dy_10_s5 (
    .F(ff_dy_10_9),
    .I0(ff_dy_10_10),
    .I1(n411_9),
    .I2(n1111_8),
    .I3(ff_sx_17_9) 
);
defparam ff_dy_10_s5.INIT=16'h5300;
  LUT4 ff_ny_10_s4 (
    .F(ff_ny_10_8),
    .I0(ff_sx_17_9),
    .I1(ff_ny_10_11),
    .I2(ff_start),
    .I3(n1111_8) 
);
defparam ff_ny_10_s4.INIT=16'h00F8;
  LUT2 ff_read_color_s5 (
    .F(ff_read_color_10),
    .I0(n1134_44),
    .I1(n1232_20) 
);
defparam ff_read_color_s5.INIT=4'h8;
  LUT4 ff_bit_count_2_s5 (
    .F(ff_bit_count_2_9),
    .I0(w_status_transfer_ready),
    .I1(ff_bit_count_2_17),
    .I2(ff_bit_count_2_21),
    .I3(ff_state[5]) 
);
defparam ff_bit_count_2_s5.INIT=16'h0FBB;
  LUT3 ff_bit_count_2_s6 (
    .F(ff_bit_count_2_10),
    .I0(ff_cache_vram_valid),
    .I1(ff_start),
    .I2(ff_reset_n2_1) 
);
defparam ff_bit_count_2_s6.INIT=8'h10;
  LUT4 n3316_s6 (
    .F(n3316_12),
    .I0(w_cache_flush_end),
    .I1(ff_bit_count_2_17),
    .I2(n3188_122),
    .I3(n3316_27) 
);
defparam n3316_s6.INIT=16'h007F;
  LUT4 ff_source_7_s4 (
    .F(ff_source_7_8),
    .I0(n3229_118),
    .I1(n3226_150),
    .I2(ff_state[0]),
    .I3(ff_read_color_14) 
);
defparam ff_source_7_s4.INIT=16'hCA00;
  LUT2 ff_source_7_s5 (
    .F(ff_source_7_9),
    .I0(ff_start),
    .I1(ff_state[5]) 
);
defparam ff_source_7_s5.INIT=4'h4;
  LUT4 ff_source_7_s6 (
    .F(ff_source_7_10),
    .I0(n3328_17),
    .I1(ff_source_7_11),
    .I2(ff_cache_vram_valid),
    .I3(ff_start) 
);
defparam ff_source_7_s6.INIT=16'h00F4;
  LUT4 ff_dx_8_s4 (
    .F(ff_dx_8_9),
    .I0(ff_dx_8_10),
    .I1(ff_dx_8_11),
    .I2(ff_dx_8_12),
    .I3(n1877_9) 
);
defparam ff_dx_8_s4.INIT=16'h7F00;
  LUT4 ff_cache_vram_wdata_7_s9 (
    .F(ff_cache_vram_wdata_7_13),
    .I0(n3197_153),
    .I1(ff_state[2]),
    .I2(ff_cache_vram_wdata_7_30),
    .I3(n3328_17) 
);
defparam ff_cache_vram_wdata_7_s9.INIT=16'h0D00;
  LUT4 ff_cache_vram_wdata_7_s10 (
    .F(ff_cache_vram_wdata_7_14),
    .I0(n3229_119),
    .I1(ff_cache_vram_wdata_7_32),
    .I2(ff_cache_vram_wdata_7_24),
    .I3(n3225_167) 
);
defparam ff_cache_vram_wdata_7_s10.INIT=16'hEF00;
  LUT3 ff_cache_vram_wdata_7_s11 (
    .F(ff_cache_vram_wdata_7_15),
    .I0(ff_cache_vram_valid),
    .I1(ff_start),
    .I2(ff_cache_vram_wdata_7_20) 
);
defparam ff_cache_vram_wdata_7_s11.INIT=8'h01;
  LUT4 ff_cache_vram_wdata_7_s12 (
    .F(ff_cache_vram_wdata_7_16),
    .I0(n3328_19),
    .I1(ff_state[0]),
    .I2(ff_cache_vram_wdata_7_21),
    .I3(ff_cache_vram_wdata_7_26) 
);
defparam ff_cache_vram_wdata_7_s12.INIT=16'h007D;
  LUT4 ff_state_0_s7 (
    .F(ff_state_0_12),
    .I0(ff_state[0]),
    .I1(w_status_transfer_ready),
    .I2(n3314_10),
    .I3(ff_state_0_14) 
);
defparam ff_state_0_s7.INIT=16'h8000;
  LUT2 ff_state_0_s8 (
    .F(ff_state_0_13),
    .I0(ff_state[1]),
    .I1(ff_state[2]) 
);
defparam ff_state_0_s8.INIT=4'h4;
  LUT4 ff_cache_flush_start_s7 (
    .F(ff_cache_flush_start_12),
    .I0(ff_cache_flush_start_20),
    .I1(ff_cache_flush_start_16),
    .I2(ff_state[5]),
    .I3(ff_cache_flush_start_24) 
);
defparam ff_cache_flush_start_s7.INIT=16'hB000;
  LUT4 ff_wait_count_5_s8 (
    .F(ff_wait_count_5_13),
    .I0(ff_wait_count_5_15),
    .I1(n3180_187),
    .I2(ff_wait_count_5_16),
    .I3(ff_state_0_14) 
);
defparam ff_wait_count_5_s8.INIT=16'h8F00;
  LUT4 ff_wait_count_5_s9 (
    .F(ff_wait_count_5_14),
    .I0(ff_wait_count_5_17),
    .I1(n3330_15),
    .I2(ff_cache_vram_valid),
    .I3(ff_wait_count_5_18) 
);
defparam ff_wait_count_5_s9.INIT=16'h0B00;
  LUT4 ff_wait_counter_7_s11 (
    .F(ff_wait_counter_7_15),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_wait_counter_7_17),
    .I2(ff_state[0]),
    .I3(ff_wait_counter_7_18) 
);
defparam ff_wait_counter_7_s11.INIT=16'h00F8;
  LUT4 ff_wait_counter_7_s12 (
    .F(ff_wait_counter_7_16),
    .I0(ff_wait_counter_7_25),
    .I1(ff_wait_counter_7_20),
    .I2(n3328_19),
    .I3(ff_wait_counter_7_21) 
);
defparam ff_wait_counter_7_s12.INIT=16'h1F00;
  LUT4 ff_next_state_2_s11 (
    .F(ff_next_state_2_15),
    .I0(ff_next_state_2_16),
    .I1(ff_state[4]),
    .I2(ff_next_state_2_17),
    .I3(ff_next_state_2_18) 
);
defparam ff_next_state_2_s11.INIT=16'h0B00;
  LUT4 ff_next_state_1_s12 (
    .F(ff_next_state_1_16),
    .I0(n3316_14),
    .I1(ff_next_state_1_18),
    .I2(ff_next_state_1_25),
    .I3(ff_next_state_1_27) 
);
defparam ff_next_state_1_s12.INIT=16'h0B00;
  LUT2 ff_next_state_1_s13 (
    .F(ff_next_state_1_17),
    .I0(ff_next_state_5_21),
    .I1(ff_next_state_2_15) 
);
defparam ff_next_state_1_s13.INIT=4'h4;
  LUT4 ff_cache_vram_valid_s11 (
    .F(ff_cache_vram_valid_16),
    .I0(ff_state[0]),
    .I1(n3180_187),
    .I2(n3225_167),
    .I3(n3225_171) 
);
defparam ff_cache_vram_valid_s11.INIT=16'h4000;
  LUT3 ff_cache_vram_valid_s12 (
    .F(ff_cache_vram_valid_17),
    .I0(ff_cache_vram_valid),
    .I1(ff_next_state_2_23),
    .I2(ff_cache_vram_valid_18) 
);
defparam ff_cache_vram_valid_s12.INIT=8'h10;
  LUT4 ff_count_valid_s12 (
    .F(ff_count_valid_17),
    .I0(n3180_187),
    .I1(ff_state[0]),
    .I2(ff_read_color),
    .I3(ff_count_valid_24) 
);
defparam ff_count_valid_s12.INIT=16'hEF00;
  LUT4 ff_count_valid_s13 (
    .F(ff_count_valid_18),
    .I0(ff_count_valid_20),
    .I1(n3225_167),
    .I2(ff_count_valid_21),
    .I3(ff_count_valid_22) 
);
defparam ff_count_valid_s13.INIT=16'h0B00;
  LUT4 ff_cache_vram_write_s15 (
    .F(ff_cache_vram_write_19),
    .I0(ff_next_state_2_23),
    .I1(ff_cache_vram_write_20),
    .I2(ff_cache_vram_wdata_7_15),
    .I3(ff_cache_vram_write_21) 
);
defparam ff_cache_vram_write_s15.INIT=16'h1000;
  LUT4 ff_next_state_0_s14 (
    .F(ff_next_state_0_18),
    .I0(ff_bit_count_2_21),
    .I1(n3225_167),
    .I2(ff_next_state_0_21),
    .I3(reg_command_high_speed_mode) 
);
defparam ff_next_state_0_s14.INIT=16'hF800;
  LUT4 n3224_s135 (
    .F(n3224_163),
    .I0(ff_next_state[4]),
    .I1(n3225_169),
    .I2(ff_state[0]),
    .I3(n3224_165) 
);
defparam n3224_s135.INIT=16'h00BF;
  LUT3 n2423_s3 (
    .F(n2423_8),
    .I0(n2423_9),
    .I1(n2407_9),
    .I2(n566_31) 
);
defparam n2423_s3.INIT=8'hCA;
  LUT3 n2422_s3 (
    .F(n2422_8),
    .I0(n2422_9),
    .I1(n2406_9),
    .I2(n566_31) 
);
defparam n2422_s3.INIT=8'hCA;
  LUT4 n1989_s5 (
    .F(n1989_10),
    .I0(ff_color_7_14),
    .I1(ff_command[3]),
    .I2(n4632_5),
    .I3(n4632_6) 
);
defparam n1989_s5.INIT=16'h0C05;
  LUT2 n427_s3 (
    .F(n427_8),
    .I0(ff_start),
    .I1(n623_15) 
);
defparam n427_s3.INIT=4'h4;
  LUT4 n410_s3 (
    .F(n410_8),
    .I0(n411_10),
    .I1(ff_sy_18_15),
    .I2(w_next_sx[9]),
    .I3(n410_9) 
);
defparam n410_s3.INIT=16'h001F;
  LUT4 n3326_s10 (
    .F(n3326_15),
    .I0(n3326_18),
    .I1(n3326_19),
    .I2(n3326_20),
    .I3(n3328_17) 
);
defparam n3326_s10.INIT=16'hEF00;
  LUT4 n3326_s11 (
    .F(n3326_16),
    .I0(n3180_187),
    .I1(n3326_21),
    .I2(n3326_22),
    .I3(n3328_19) 
);
defparam n3326_s11.INIT=16'hF100;
  LUT4 n3325_s9 (
    .F(n3325_14),
    .I0(ff_state_0_13),
    .I1(n3180_187),
    .I2(n3325_18),
    .I3(n3325_19) 
);
defparam n3325_s9.INIT=16'h0700;
  LUT4 n3325_s10 (
    .F(n3325_15),
    .I0(ff_ny_10_11),
    .I1(ff_wait_count_5_15),
    .I2(n3328_17),
    .I3(ff_cache_vram_wdata_7_24) 
);
defparam n3325_s10.INIT=16'hB000;
  LUT4 n3325_s11 (
    .F(n3325_16),
    .I0(n3180_188),
    .I1(n3325_20),
    .I2(n3325_27),
    .I3(n3328_19) 
);
defparam n3325_s11.INIT=16'hFE00;
  LUT4 n3325_s12 (
    .F(n3325_17),
    .I0(n3325_22),
    .I1(n3188_122),
    .I2(n3325_23),
    .I3(ff_start) 
);
defparam n3325_s12.INIT=16'h000B;
  LUT4 n3318_s12 (
    .F(n3318_17),
    .I0(n3318_18),
    .I1(n3318_19),
    .I2(n3318_23),
    .I3(ff_state[5]) 
);
defparam n3318_s12.INIT=16'h0FEE;
  LUT2 n3317_s8 (
    .F(n3317_13),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam n3317_s8.INIT=4'h4;
  LUT4 n3317_s9 (
    .F(n3317_14),
    .I0(ff_next_state[1]),
    .I1(ff_next_state[2]),
    .I2(ff_next_state[3]),
    .I3(n3317_15) 
);
defparam n3317_s9.INIT=16'h8000;
  LUT3 n3316_s7 (
    .F(n3316_13),
    .I0(n3316_16),
    .I1(n3316_17),
    .I2(n3316_18) 
);
defparam n3316_s7.INIT=8'h80;
  LUT4 n3315_s13 (
    .F(n3315_18),
    .I0(n3315_20),
    .I1(n3315_21),
    .I2(n3315_22),
    .I3(ff_state[4]) 
);
defparam n3315_s13.INIT=16'h0C0A;
  LUT4 n3223_s153 (
    .F(n3223_181),
    .I0(n3223_183),
    .I1(n3223_184),
    .I2(n3223_187),
    .I3(ff_next_state_1_18) 
);
defparam n3223_s153.INIT=16'hCFCA;
  LUT4 n3223_s154 (
    .F(n3223_182),
    .I0(reg_command_high_speed_mode),
    .I1(ff_next_state[5]),
    .I2(ff_state[2]),
    .I3(n3228_179) 
);
defparam n3223_s154.INIT=16'h8F00;
  LUT4 ff_xsel_1_s12 (
    .F(ff_xsel_1_16),
    .I0(n3226_155),
    .I1(ff_xsel_1_22),
    .I2(ff_xsel_1_20),
    .I3(ff_wait_count_5_18) 
);
defparam ff_xsel_1_s12.INIT=16'h0700;
  LUT4 ff_cache_vram_address_17_s18 (
    .F(ff_cache_vram_address_17_22),
    .I0(ff_next_state_2_23),
    .I1(ff_cache_vram_address_17_23),
    .I2(ff_cache_vram_address_17_24),
    .I3(ff_cache_vram_address_17_25) 
);
defparam ff_cache_vram_address_17_s18.INIT=16'h0100;
  LUT4 ff_state_3_s9 (
    .F(ff_state_3_14),
    .I0(ff_state_3_17),
    .I1(ff_source_7_9),
    .I2(ff_cache_flush_start_24),
    .I3(ff_cache_flush_start_16) 
);
defparam ff_state_3_s9.INIT=16'h4000;
  LUT4 ff_state_3_s10 (
    .F(ff_state_3_15),
    .I0(ff_state[1]),
    .I1(ff_next_state[3]),
    .I2(ff_state_3_18),
    .I3(ff_state_3_23) 
);
defparam ff_state_3_s10.INIT=16'hF400;
  LUT4 ff_state_3_s11 (
    .F(ff_state_3_16),
    .I0(ff_state_3_20),
    .I1(ff_source_7_9),
    .I2(ff_start),
    .I3(ff_cache_vram_valid) 
);
defparam ff_state_3_s11.INIT=16'hB0BB;
  LUT2 n3197_s148 (
    .F(n3197_153),
    .I0(ff_state[1]),
    .I1(ff_state[0]) 
);
defparam n3197_s148.INIT=4'h4;
  LUT4 n3197_s149 (
    .F(n3197_154),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n3197_s149.INIT=16'h3DC3;
  LUT4 w_next_0_s3 (
    .F(w_next_0_6),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[2]),
    .I3(reg_screen_mode[3]) 
);
defparam w_next_0_s3.INIT=16'h1000;
  LUT3 n411_s5 (
    .F(n411_8),
    .I0(reg_dx[8]),
    .I1(reg_sx[8]),
    .I2(n1621_13) 
);
defparam n411_s5.INIT=8'hAC;
  LUT3 n411_s6 (
    .F(n411_9),
    .I0(n524_5),
    .I1(n411_11),
    .I2(n411_12) 
);
defparam n411_s6.INIT=8'h01;
  LUT4 n411_s7 (
    .F(n411_10),
    .I0(ff_command[0]),
    .I1(ff_command[3]),
    .I2(ff_command[2]),
    .I3(ff_command[1]) 
);
defparam n411_s7.INIT=16'h1000;
  LUT3 n412_s4 (
    .F(n412_7),
    .I0(reg_dx[7]),
    .I1(reg_sx[7]),
    .I2(n1621_13) 
);
defparam n412_s4.INIT=8'hAC;
  LUT3 n413_s4 (
    .F(n413_7),
    .I0(reg_dx[6]),
    .I1(reg_sx[6]),
    .I2(n1621_13) 
);
defparam n413_s4.INIT=8'hAC;
  LUT3 n414_s4 (
    .F(n414_7),
    .I0(reg_dx[5]),
    .I1(reg_sx[5]),
    .I2(n1621_13) 
);
defparam n414_s4.INIT=8'hAC;
  LUT3 n415_s4 (
    .F(n415_7),
    .I0(reg_dx[4]),
    .I1(reg_sx[4]),
    .I2(n1621_13) 
);
defparam n415_s4.INIT=8'hAC;
  LUT3 n416_s4 (
    .F(n416_7),
    .I0(reg_dx[3]),
    .I1(reg_sx[3]),
    .I2(n1621_13) 
);
defparam n416_s4.INIT=8'hAC;
  LUT3 n417_s4 (
    .F(n417_7),
    .I0(reg_dx[2]),
    .I1(reg_sx[2]),
    .I2(n1621_13) 
);
defparam n417_s4.INIT=8'hAC;
  LUT3 n418_s4 (
    .F(n418_7),
    .I0(reg_dx[1]),
    .I1(reg_sx[1]),
    .I2(n1621_13) 
);
defparam n418_s4.INIT=8'hAC;
  LUT3 n419_s4 (
    .F(n419_7),
    .I0(reg_dx[0]),
    .I1(reg_sx[0]),
    .I2(n1621_13) 
);
defparam n419_s4.INIT=8'hAC;
  LUT4 n524_s3 (
    .F(n524_6),
    .I0(ff_nx[0]),
    .I1(ff_nx[1]),
    .I2(ff_nx[2]),
    .I3(ff_nx[3]) 
);
defparam n524_s3.INIT=16'h0001;
  LUT3 n524_s4 (
    .F(n524_7),
    .I0(ff_nx[4]),
    .I1(ff_nx[5]),
    .I2(ff_nx[6]) 
);
defparam n524_s4.INIT=8'h01;
  LUT3 n524_s5 (
    .F(n524_8),
    .I0(ff_nx[8]),
    .I1(ff_nx[9]),
    .I2(ff_nx[10]) 
);
defparam n524_s5.INIT=8'h01;
  LUT3 n622_s5 (
    .F(n622_8),
    .I0(n484_1),
    .I1(n504_1),
    .I2(n524_5) 
);
defparam n622_s5.INIT=8'hAC;
  LUT4 n1111_s5 (
    .F(n1111_8),
    .I0(ff_command[3]),
    .I1(ff_command[1]),
    .I2(ff_command[2]),
    .I3(ff_command[0]) 
);
defparam n1111_s5.INIT=16'h4000;
  LUT3 n1614_s6 (
    .F(n1614_9),
    .I0(ff_nx[7]),
    .I1(n524_6),
    .I2(n524_7) 
);
defparam n1614_s6.INIT=8'h40;
  LUT4 n1614_s7 (
    .F(n1614_10),
    .I0(reg_nx[9]),
    .I1(reg_nx[8]),
    .I2(reg_nx[7]),
    .I3(n1615_10) 
);
defparam n1614_s7.INIT=16'h0100;
  LUT4 n1614_s8 (
    .F(n1614_11),
    .I0(n1559_2),
    .I1(n411_9),
    .I2(n1111_8),
    .I3(ff_start) 
);
defparam n1614_s8.INIT=16'h00F8;
  LUT2 n1615_s7 (
    .F(n1615_10),
    .I0(n1111_8),
    .I1(n1615_11) 
);
defparam n1615_s7.INIT=4'h4;
  LUT3 n1616_s5 (
    .F(n1616_8),
    .I0(n1616_10),
    .I1(n1561_2),
    .I2(n411_9) 
);
defparam n1616_s5.INIT=8'hC5;
  LUT2 n1618_s6 (
    .F(n1618_9),
    .I0(ff_nx[4]),
    .I1(ff_nx[5]) 
);
defparam n1618_s6.INIT=4'h1;
  LUT2 n1620_s5 (
    .F(n1620_8),
    .I0(n1111_8),
    .I1(n1620_9) 
);
defparam n1620_s5.INIT=4'h4;
  LUT2 n1621_s7 (
    .F(n1621_10),
    .I0(reg_nx[1]),
    .I1(reg_nx[0]) 
);
defparam n1621_s7.INIT=4'h1;
  LUT4 n1621_s8 (
    .F(n1621_11),
    .I0(ff_nx[0]),
    .I1(ff_nx[1]),
    .I2(ff_nx[2]),
    .I3(ff_nx[3]) 
);
defparam n1621_s8.INIT=16'hFE01;
  LUT4 n1623_s5 (
    .F(n1623_8),
    .I0(n1621_13),
    .I1(n1623_11),
    .I2(n1568_2),
    .I3(n411_9) 
);
defparam n1623_s5.INIT=16'hF0EE;
  LUT3 n1623_s6 (
    .F(n1623_9),
    .I0(n1623_11),
    .I1(reg_nx[1]),
    .I2(n1111_8) 
);
defparam n1623_s6.INIT=8'hCA;
  LUT2 n1623_s7 (
    .F(n1623_10),
    .I0(reg_screen_mode[2]),
    .I1(n2043_6) 
);
defparam n1623_s7.INIT=4'h8;
  LUT4 n1624_s5 (
    .F(n1624_8),
    .I0(w_next[0]),
    .I1(n1624_10),
    .I2(n1569_2),
    .I3(n411_9) 
);
defparam n1624_s5.INIT=16'h0F77;
  LUT3 n1624_s6 (
    .F(n1624_9),
    .I0(w_next[0]),
    .I1(reg_nx[0]),
    .I2(n1111_8) 
);
defparam n1624_s6.INIT=8'h3D;
  LUT2 n1710_s3 (
    .F(n1710_6),
    .I0(ff_ny[7]),
    .I1(ff_ny[8]) 
);
defparam n1710_s3.INIT=4'h1;
  LUT2 n1746_s5 (
    .F(n1746_9),
    .I0(ff_ny[4]),
    .I1(ff_ny[5]) 
);
defparam n1746_s5.INIT=4'h1;
  LUT4 n3328_s11 (
    .F(n3328_14),
    .I0(n411_9),
    .I1(ff_state[1]),
    .I2(ff_state[0]),
    .I3(n3229_118) 
);
defparam n3328_s11.INIT=16'h0700;
  LUT2 n3328_s14 (
    .F(n3328_17),
    .I0(ff_state[4]),
    .I1(ff_state[5]) 
);
defparam n3328_s14.INIT=4'h4;
  LUT4 n3328_s15 (
    .F(n3328_18),
    .I0(n3180_187),
    .I1(ff_state[3]),
    .I2(n3328_23),
    .I3(ff_state[0]) 
);
defparam n3328_s15.INIT=16'hBB0F;
  LUT2 n3328_s16 (
    .F(n3328_19),
    .I0(ff_state[5]),
    .I1(ff_state[4]) 
);
defparam n3328_s16.INIT=4'h4;
  LUT4 n3328_s17 (
    .F(n3328_20),
    .I0(n3328_24),
    .I1(n3188_122),
    .I2(ff_next_state_0_18),
    .I3(n3326_24) 
);
defparam n3328_s17.INIT=16'h0B00;
  LUT2 n3329_s10 (
    .F(n3329_13),
    .I0(ff_state[2]),
    .I1(n3329_23) 
);
defparam n3329_s10.INIT=4'h4;
  LUT4 n3329_s11 (
    .F(n3329_14),
    .I0(n3329_34),
    .I1(n3180_187),
    .I2(ff_state[4]),
    .I3(n3329_25) 
);
defparam n3329_s11.INIT=16'h0007;
  LUT4 n3329_s13 (
    .F(n3329_16),
    .I0(ff_state[0]),
    .I1(n3325_18),
    .I2(n3328_28),
    .I3(n3330_15) 
);
defparam n3329_s13.INIT=16'h4F00;
  LUT4 n3329_s14 (
    .F(n3329_17),
    .I0(n411_9),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(ff_xsel_1_22) 
);
defparam n3329_s14.INIT=16'h1C00;
  LUT4 n3329_s15 (
    .F(n3329_18),
    .I0(n3329_27),
    .I1(n3224_166),
    .I2(ff_cache_flush_start_24),
    .I3(ff_source_7_9) 
);
defparam n3329_s15.INIT=16'hEF00;
  LUT2 n3329_s16 (
    .F(n3329_19),
    .I0(ff_state[0]),
    .I1(n3180_187) 
);
defparam n3329_s16.INIT=4'h4;
  LUT4 n3329_s17 (
    .F(n3329_20),
    .I0(reg_ext_command_mode),
    .I1(ff_command[1]),
    .I2(n623_13),
    .I3(ff_start) 
);
defparam n3329_s17.INIT=16'h7C00;
  LUT4 n3330_s9 (
    .F(n3330_12),
    .I0(reg_command_high_speed_mode),
    .I1(ff_state[1]),
    .I2(ff_state[0]),
    .I3(ff_state[2]) 
);
defparam n3330_s9.INIT=16'hBC23;
  LUT2 n3330_s10 (
    .F(n3330_13),
    .I0(ff_state[3]),
    .I1(ff_state[4]) 
);
defparam n3330_s10.INIT=4'h4;
  LUT2 n3330_s11 (
    .F(n3330_14),
    .I0(ff_next_state_1_18),
    .I1(n3330_21) 
);
defparam n3330_s11.INIT=4'h4;
  LUT2 n3330_s12 (
    .F(n3330_15),
    .I0(ff_state[3]),
    .I1(ff_state[4]) 
);
defparam n3330_s12.INIT=4'h1;
  LUT4 n3330_s13 (
    .F(n3330_16),
    .I0(n3225_171),
    .I1(ff_state[0]),
    .I2(n3330_22),
    .I3(n3180_187) 
);
defparam n3330_s13.INIT=16'hE000;
  LUT4 n3330_s14 (
    .F(n3330_17),
    .I0(ff_state_5_14),
    .I1(n3330_22),
    .I2(ff_state[0]),
    .I3(n3330_23) 
);
defparam n3330_s14.INIT=16'h00BF;
  LUT4 n3330_s15 (
    .F(n3330_18),
    .I0(ff_wait_count_5_15),
    .I1(n3325_18),
    .I2(n3330_35),
    .I3(n3330_33) 
);
defparam n3330_s15.INIT=16'h0700;
  LUT4 n3330_s16 (
    .F(n3330_19),
    .I0(n3330_26),
    .I1(n411_9),
    .I2(n3330_27),
    .I3(ff_source_7_9) 
);
defparam n3330_s16.INIT=16'h0D00;
  LUT4 n3330_s17 (
    .F(n3330_20),
    .I0(ff_command[1]),
    .I1(reg_ext_command_mode),
    .I2(ff_command[0]),
    .I3(n623_13) 
);
defparam n3330_s17.INIT=16'h7FF0;
  LUT4 n4632_s4 (
    .F(n4632_7),
    .I0(ff_bit_count[0]),
    .I1(ff_bit_count[1]),
    .I2(ff_bit_count[2]),
    .I3(ff_state_5_14) 
);
defparam n4632_s4.INIT=16'h0100;
  LUT2 n4632_s5 (
    .F(n4632_8),
    .I0(ff_state[2]),
    .I1(ff_state[3]) 
);
defparam n4632_s5.INIT=4'h1;
  LUT2 n3168_s151 (
    .F(n3168_183),
    .I0(ff_state[1]),
    .I1(ff_state[2]) 
);
defparam n3168_s151.INIT=4'h8;
  LUT4 n3168_s152 (
    .F(n3168_184),
    .I0(ff_cache_vram_write),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(ff_state[0]) 
);
defparam n3168_s152.INIT=16'hEB3F;
  LUT4 n3168_s153 (
    .F(n3168_185),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_state[2]),
    .I3(ff_state_0_14) 
);
defparam n3168_s153.INIT=16'h3D00;
  LUT4 n3168_s154 (
    .F(n3168_186),
    .I0(ff_cache_vram_write),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(n3226_150) 
);
defparam n3168_s154.INIT=16'h4F00;
  LUT3 n3169_s105 (
    .F(n3169_111),
    .I0(n3173_103),
    .I1(n3175_103),
    .I2(n566_31) 
);
defparam n3169_s105.INIT=8'h3A;
  LUT3 n3169_s106 (
    .F(n3169_112),
    .I0(n566_31),
    .I1(ff_dx[1]),
    .I2(ff_dx[0]) 
);
defparam n3169_s106.INIT=8'h07;
  LUT4 n3169_s107 (
    .F(n3169_113),
    .I0(n3169_116),
    .I1(n3169_117),
    .I2(ff_source[7]),
    .I3(w_next_0_4) 
);
defparam n3169_s107.INIT=16'hEF00;
  LUT3 n3169_s108 (
    .F(n3169_114),
    .I0(n3169_118),
    .I1(w_status_color[7]),
    .I2(n3169_119) 
);
defparam n3169_s108.INIT=8'hC5;
  LUT3 n3169_s109 (
    .F(n3169_115),
    .I0(ff_state[3]),
    .I1(ff_state[5]),
    .I2(ff_state[4]) 
);
defparam n3169_s109.INIT=8'hE3;
  LUT3 n3170_s96 (
    .F(n3170_102),
    .I0(n3174_102),
    .I1(n3176_103),
    .I2(n566_31) 
);
defparam n3170_s96.INIT=8'hCA;
  LUT4 n3170_s97 (
    .F(n3170_103),
    .I0(n3169_116),
    .I1(n3170_105),
    .I2(ff_source[6]),
    .I3(w_next_0_4) 
);
defparam n3170_s97.INIT=16'hEF00;
  LUT3 n3170_s98 (
    .F(n3170_104),
    .I0(n3170_106),
    .I1(w_status_color[6]),
    .I2(n3169_119) 
);
defparam n3170_s98.INIT=8'hC5;
  LUT3 n3171_s95 (
    .F(n3171_101),
    .I0(n3175_103),
    .I1(ff_read_byte[5]),
    .I2(n3171_103) 
);
defparam n3171_s95.INIT=8'hCA;
  LUT4 n3171_s96 (
    .F(n3171_102),
    .I0(n3171_104),
    .I1(w_status_color[5]),
    .I2(n3171_105),
    .I3(n3169_119) 
);
defparam n3171_s96.INIT=16'h030A;
  LUT3 n3172_s95 (
    .F(n3172_101),
    .I0(n3176_103),
    .I1(ff_read_byte[4]),
    .I2(n3171_103) 
);
defparam n3172_s95.INIT=8'hCA;
  LUT4 n3172_s96 (
    .F(n3172_102),
    .I0(n3172_103),
    .I1(w_status_color[4]),
    .I2(n3172_104),
    .I3(n3169_119) 
);
defparam n3172_s96.INIT=16'h030A;
  LUT3 n3173_s96 (
    .F(n3173_102),
    .I0(ff_dx[1]),
    .I1(ff_dx[0]),
    .I2(n566_31) 
);
defparam n3173_s96.INIT=8'hD3;
  LUT4 n3173_s97 (
    .F(n3173_103),
    .I0(n3173_104),
    .I1(w_status_color[3]),
    .I2(n3173_105),
    .I3(n3169_119) 
);
defparam n3173_s97.INIT=16'h30A0;
  LUT4 n3174_s96 (
    .F(n3174_102),
    .I0(n3174_108),
    .I1(w_status_color[2]),
    .I2(n3169_119),
    .I3(n3174_104) 
);
defparam n3174_s96.INIT=16'hCDC0;
  LUT4 n3175_s97 (
    .F(n3175_103),
    .I0(n3175_110),
    .I1(w_status_color[1]),
    .I2(n3169_119),
    .I3(n3175_107) 
);
defparam n3175_s97.INIT=16'hC0CD;
  LUT2 n3175_s98 (
    .F(n3175_104),
    .I0(ff_state[3]),
    .I1(n3175_105) 
);
defparam n3175_s98.INIT=4'h1;
  LUT4 n3175_s99 (
    .F(n3175_105),
    .I0(ff_dx[1]),
    .I1(n1623_10),
    .I2(ff_dx[0]),
    .I3(w_next_0_4) 
);
defparam n3175_s99.INIT=16'h004F;
  LUT4 n3176_s97 (
    .F(n3176_103),
    .I0(n3176_108),
    .I1(w_status_color[0]),
    .I2(n3169_119),
    .I3(n3176_105) 
);
defparam n3176_s97.INIT=16'hC0CD;
  LUT4 n3180_s133 (
    .F(n3180_187),
    .I0(n411_11),
    .I1(n411_12),
    .I2(n524_5),
    .I3(n3180_195) 
);
defparam n3180_s133.INIT=16'hFE00;
  LUT4 n3180_s134 (
    .F(n3180_188),
    .I0(n3197_153),
    .I1(n3329_23),
    .I2(n3186_142),
    .I3(n4632_8) 
);
defparam n3180_s134.INIT=16'h0100;
  LUT3 n3180_s135 (
    .F(n3180_189),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]) 
);
defparam n3180_s135.INIT=8'h01;
  LUT4 n3180_s137 (
    .F(n3180_191),
    .I0(n3180_208),
    .I1(ff_state[4]),
    .I2(n3180_197),
    .I3(n3314_10) 
);
defparam n3180_s137.INIT=16'hFE00;
  LUT4 n3180_s140 (
    .F(n3180_194),
    .I0(reg_ext_command_mode),
    .I1(ff_command[3]),
    .I2(ff_command[2]),
    .I3(ff_command[1]) 
);
defparam n3180_s140.INIT=16'hCEC0;
  LUT4 n3187_s108 (
    .F(n3187_126),
    .I0(ff_wait_counter[2]),
    .I1(ff_wait_counter[3]),
    .I2(ff_wait_counter[4]),
    .I3(n3191_124) 
);
defparam n3187_s108.INIT=16'h0100;
  LUT3 n3198_s134 (
    .F(n3198_138),
    .I0(ff_sy[17]),
    .I1(ff_sy[16]),
    .I2(w_address_s_pre_17_5) 
);
defparam n3198_s134.INIT=8'hAC;
  LUT3 n3198_s135 (
    .F(n3198_139),
    .I0(n3198_142),
    .I1(ff_sx[9]),
    .I2(n3198_143) 
);
defparam n3198_s135.INIT=8'hCA;
  LUT3 n3198_s136 (
    .F(n3198_140),
    .I0(ff_dy[9]),
    .I1(ff_dy[8]),
    .I2(w_address_s_pre_17_5) 
);
defparam n3198_s136.INIT=8'hAC;
  LUT3 n3198_s137 (
    .F(n3198_141),
    .I0(n3198_144),
    .I1(ff_dx[1]),
    .I2(n3198_143) 
);
defparam n3198_s137.INIT=8'hCA;
  LUT3 n3199_s134 (
    .F(n3199_138),
    .I0(ff_sy[15]),
    .I1(ff_sy[16]),
    .I2(w_address_s_pre_17_5) 
);
defparam n3199_s134.INIT=8'hCA;
  LUT3 n3199_s135 (
    .F(n3199_139),
    .I0(ff_dy[7]),
    .I1(ff_dy[8]),
    .I2(w_address_s_pre_17_5) 
);
defparam n3199_s135.INIT=8'hCA;
  LUT3 n3200_s134 (
    .F(n3200_138),
    .I0(ff_sy[14]),
    .I1(ff_sy[15]),
    .I2(w_address_s_pre_17_5) 
);
defparam n3200_s134.INIT=8'hCA;
  LUT3 n3200_s135 (
    .F(n3200_139),
    .I0(ff_dy[6]),
    .I1(ff_dy[7]),
    .I2(w_address_s_pre_17_5) 
);
defparam n3200_s135.INIT=8'hCA;
  LUT3 n3201_s134 (
    .F(n3201_138),
    .I0(ff_sy[13]),
    .I1(ff_sy[14]),
    .I2(w_address_s_pre_17_5) 
);
defparam n3201_s134.INIT=8'hCA;
  LUT3 n3201_s135 (
    .F(n3201_139),
    .I0(ff_dy[5]),
    .I1(ff_dy[6]),
    .I2(w_address_s_pre_17_5) 
);
defparam n3201_s135.INIT=8'hCA;
  LUT3 n3202_s134 (
    .F(n3202_138),
    .I0(ff_sy[12]),
    .I1(ff_sy[13]),
    .I2(w_address_s_pre_17_5) 
);
defparam n3202_s134.INIT=8'hCA;
  LUT3 n3202_s135 (
    .F(n3202_139),
    .I0(ff_dy[4]),
    .I1(ff_dy[5]),
    .I2(w_address_s_pre_17_5) 
);
defparam n3202_s135.INIT=8'hCA;
  LUT3 n3203_s134 (
    .F(n3203_138),
    .I0(ff_sy[11]),
    .I1(ff_sy[12]),
    .I2(w_address_s_pre_17_5) 
);
defparam n3203_s134.INIT=8'hCA;
  LUT3 n3203_s135 (
    .F(n3203_139),
    .I0(ff_dy[3]),
    .I1(ff_dy[4]),
    .I2(w_address_s_pre_17_5) 
);
defparam n3203_s135.INIT=8'hCA;
  LUT3 n3204_s134 (
    .F(n3204_138),
    .I0(ff_sy[10]),
    .I1(ff_sy[11]),
    .I2(w_address_s_pre_17_5) 
);
defparam n3204_s134.INIT=8'hCA;
  LUT3 n3204_s135 (
    .F(n3204_139),
    .I0(ff_dy[2]),
    .I1(ff_dy[3]),
    .I2(w_address_s_pre_17_5) 
);
defparam n3204_s135.INIT=8'hCA;
  LUT3 n3205_s134 (
    .F(n3205_138),
    .I0(ff_sy[9]),
    .I1(ff_sy[10]),
    .I2(w_address_s_pre_17_5) 
);
defparam n3205_s134.INIT=8'hCA;
  LUT3 n3205_s135 (
    .F(n3205_139),
    .I0(ff_dy[1]),
    .I1(ff_dy[2]),
    .I2(w_address_s_pre_17_5) 
);
defparam n3205_s135.INIT=8'hCA;
  LUT3 n3206_s134 (
    .F(n3206_138),
    .I0(ff_sy[8]),
    .I1(ff_sy[9]),
    .I2(w_address_s_pre_17_5) 
);
defparam n3206_s134.INIT=8'hCA;
  LUT3 n3206_s135 (
    .F(n3206_139),
    .I0(ff_dy[0]),
    .I1(ff_dy[1]),
    .I2(w_address_s_pre_17_5) 
);
defparam n3206_s135.INIT=8'hCA;
  LUT3 n3207_s134 (
    .F(n3207_138),
    .I0(n3207_145),
    .I1(ff_sy[8]),
    .I2(w_address_s_pre_17_5) 
);
defparam n3207_s134.INIT=8'hCA;
  LUT3 n3207_s135 (
    .F(n3207_139),
    .I0(n3207_143),
    .I1(ff_dy[0]),
    .I2(w_address_s_pre_17_5) 
);
defparam n3207_s135.INIT=8'hCA;
  LUT3 n3208_s134 (
    .F(n3208_138),
    .I0(n3208_140),
    .I1(ff_sx[15]),
    .I2(n3198_143) 
);
defparam n3208_s134.INIT=8'hCA;
  LUT3 n3208_s135 (
    .F(n3208_139),
    .I0(n3208_141),
    .I1(ff_dx[7]),
    .I2(n3198_143) 
);
defparam n3208_s135.INIT=8'hCA;
  LUT3 n3209_s134 (
    .F(n3209_138),
    .I0(n3209_140),
    .I1(ff_sx[14]),
    .I2(n3198_143) 
);
defparam n3209_s134.INIT=8'hCA;
  LUT3 n3209_s135 (
    .F(n3209_139),
    .I0(n3209_141),
    .I1(ff_dx[6]),
    .I2(n3198_143) 
);
defparam n3209_s135.INIT=8'hCA;
  LUT3 n3210_s134 (
    .F(n3210_138),
    .I0(n3210_140),
    .I1(ff_sx[13]),
    .I2(n3198_143) 
);
defparam n3210_s134.INIT=8'hCA;
  LUT3 n3210_s135 (
    .F(n3210_139),
    .I0(n3210_141),
    .I1(ff_dx[5]),
    .I2(n3198_143) 
);
defparam n3210_s135.INIT=8'hCA;
  LUT3 n3211_s134 (
    .F(n3211_138),
    .I0(n3211_140),
    .I1(ff_sx[12]),
    .I2(n3198_143) 
);
defparam n3211_s134.INIT=8'hCA;
  LUT3 n3211_s135 (
    .F(n3211_139),
    .I0(n3211_141),
    .I1(ff_dx[4]),
    .I2(n3198_143) 
);
defparam n3211_s135.INIT=8'hCA;
  LUT3 n3212_s134 (
    .F(n3212_138),
    .I0(n3212_140),
    .I1(ff_sx[11]),
    .I2(n3198_143) 
);
defparam n3212_s134.INIT=8'hCA;
  LUT3 n3212_s135 (
    .F(n3212_139),
    .I0(n3212_141),
    .I1(ff_dx[3]),
    .I2(n3198_143) 
);
defparam n3212_s135.INIT=8'hCA;
  LUT3 n3213_s134 (
    .F(n3213_138),
    .I0(n3213_140),
    .I1(ff_sx[10]),
    .I2(n3198_143) 
);
defparam n3213_s134.INIT=8'hCA;
  LUT3 n3213_s135 (
    .F(n3213_139),
    .I0(n3213_141),
    .I1(ff_dx[2]),
    .I2(n3198_143) 
);
defparam n3213_s135.INIT=8'hCA;
  LUT4 n3225_s140 (
    .F(n3225_168),
    .I0(ff_next_state[3]),
    .I1(ff_state[0]),
    .I2(reg_command_high_speed_mode),
    .I3(ff_state_5_14) 
);
defparam n3225_s140.INIT=16'hEF00;
  LUT4 n3225_s141 (
    .F(n3225_169),
    .I0(ff_state[3]),
    .I1(n2043_6),
    .I2(n3168_183),
    .I3(ff_dx[8]) 
);
defparam n3225_s141.INIT=16'h0100;
  LUT2 n3225_s143 (
    .F(n3225_171),
    .I0(ff_state[1]),
    .I1(ff_state[2]) 
);
defparam n3225_s143.INIT=4'h1;
  LUT4 n3225_s144 (
    .F(n3225_172),
    .I0(ff_next_state[3]),
    .I1(reg_command_high_speed_mode),
    .I2(ff_state[0]),
    .I3(n3168_183) 
);
defparam n3225_s144.INIT=16'hB000;
  LUT4 n3226_s129 (
    .F(n3226_153),
    .I0(ff_state[3]),
    .I1(n3317_13),
    .I2(ff_next_state_5_19),
    .I3(n3226_158) 
);
defparam n3226_s129.INIT=16'h0001;
  LUT3 n3226_s131 (
    .F(n3226_155),
    .I0(n3180_187),
    .I1(w_status_transfer_ready),
    .I2(ff_state[0]) 
);
defparam n3226_s131.INIT=8'hCA;
  LUT4 n3226_s133 (
    .F(n3226_157),
    .I0(n3226_159),
    .I1(n2043_6),
    .I2(n3226_166),
    .I3(n3225_167) 
);
defparam n3226_s133.INIT=16'hD000;
  LUT2 n3227_s135 (
    .F(n3227_163),
    .I0(reg_command_high_speed_mode),
    .I1(ff_next_state[1]) 
);
defparam n3227_s135.INIT=4'h8;
  LUT4 n3227_s136 (
    .F(n3227_164),
    .I0(n3227_163),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(n3229_118) 
);
defparam n3227_s136.INIT=16'hE300;
  LUT4 n3228_s148 (
    .F(n3228_176),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n3228_s148.INIT=16'hC70A;
  LUT2 n3229_s114 (
    .F(n3229_118),
    .I0(ff_state[2]),
    .I1(ff_state[3]) 
);
defparam n3229_s114.INIT=4'h4;
  LUT2 n3229_s115 (
    .F(n3229_119),
    .I0(ff_state[2]),
    .I1(ff_state[0]) 
);
defparam n3229_s115.INIT=4'h4;
  LUT4 n3229_s116 (
    .F(n3229_120),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n3229_s116.INIT=16'h0230;
  LUT3 w_address_s_pre_17_s6 (
    .F(w_address_s_pre_17_9),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[2]) 
);
defparam w_address_s_pre_17_s6.INIT=8'h10;
  LUT4 w_address_s_pre_17_s7 (
    .F(w_address_s_pre_17_10),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[4]),
    .I2(reg_screen_mode[0]),
    .I3(reg_screen_mode[1]) 
);
defparam w_address_s_pre_17_s7.INIT=16'h0110;
  LUT2 ff_dy_10_s6 (
    .F(ff_dy_10_10),
    .I0(ff_maj),
    .I1(ff_dx_8_9) 
);
defparam ff_dy_10_s6.INIT=4'h4;
  LUT4 n3316_s8 (
    .F(n3316_14),
    .I0(n2043_6),
    .I1(w_status_border_position[8]),
    .I2(ff_sx[9]),
    .I3(n3328_22) 
);
defparam n3316_s8.INIT=16'hF400;
  LUT4 ff_source_7_s7 (
    .F(ff_source_7_11),
    .I0(n3229_118),
    .I1(ff_source_7_14),
    .I2(ff_cache_vram_wdata_7_30),
    .I3(ff_state[4]) 
);
defparam ff_source_7_s7.INIT=16'h0F77;
  LUT4 ff_dx_8_s5 (
    .F(ff_dx_8_10),
    .I0(w_next_nyb[0]),
    .I1(w_next_nyb[1]),
    .I2(w_next_nyb[2]),
    .I3(w_next_nyb[3]) 
);
defparam ff_dx_8_s5.INIT=16'h0001;
  LUT4 ff_dx_8_s6 (
    .F(ff_dx_8_11),
    .I0(w_next_nyb[8]),
    .I1(w_next_nyb[9]),
    .I2(w_next_nyb[10]),
    .I3(w_next_nyb[11]) 
);
defparam ff_dx_8_s6.INIT=16'h0001;
  LUT4 ff_dx_8_s7 (
    .F(ff_dx_8_12),
    .I0(w_next_nyb[4]),
    .I1(w_next_nyb[5]),
    .I2(w_next_nyb[6]),
    .I3(w_next_nyb[7]) 
);
defparam ff_dx_8_s7.INIT=16'h0001;
  LUT4 ff_cache_vram_wdata_7_s16 (
    .F(ff_cache_vram_wdata_7_20),
    .I0(ff_cache_vram_wdata_7_21),
    .I1(ff_state[0]),
    .I2(n3328_19),
    .I3(ff_state[3]) 
);
defparam ff_cache_vram_wdata_7_s16.INIT=16'hD000;
  LUT2 ff_cache_vram_wdata_7_s17 (
    .F(ff_cache_vram_wdata_7_21),
    .I0(ff_state[1]),
    .I1(ff_state[2]) 
);
defparam ff_cache_vram_wdata_7_s17.INIT=4'h6;
  LUT2 ff_state_5_s9 (
    .F(ff_state_5_14),
    .I0(ff_state[2]),
    .I1(ff_state[1]) 
);
defparam ff_state_5_s9.INIT=4'h4;
  LUT2 ff_state_0_s9 (
    .F(ff_state_0_14),
    .I0(ff_state[4]),
    .I1(ff_state[3]) 
);
defparam ff_state_0_s9.INIT=4'h4;
  LUT4 ff_cache_flush_start_s11 (
    .F(ff_cache_flush_start_16),
    .I0(n3187_126),
    .I1(n3186_138),
    .I2(ff_cache_flush_start_18),
    .I3(ff_state[1]) 
);
defparam ff_cache_flush_start_s11.INIT=16'h007F;
  LUT2 ff_wait_count_5_s10 (
    .F(ff_wait_count_5_15),
    .I0(ff_state[0]),
    .I1(ff_state[2]) 
);
defparam ff_wait_count_5_s10.INIT=4'h1;
  LUT4 ff_wait_count_5_s11 (
    .F(ff_wait_count_5_16),
    .I0(w_status_transfer_ready),
    .I1(ff_state[0]),
    .I2(ff_state[2]),
    .I3(ff_state[1]) 
);
defparam ff_wait_count_5_s11.INIT=16'h0C37;
  LUT2 ff_wait_count_5_s12 (
    .F(ff_wait_count_5_17),
    .I0(n3316_14),
    .I1(ff_wait_count_5_19) 
);
defparam ff_wait_count_5_s12.INIT=4'h4;
  LUT3 ff_wait_count_5_s13 (
    .F(ff_wait_count_5_18),
    .I0(ff_cache_vram_wdata_7_30),
    .I1(ff_state[4]),
    .I2(ff_state[5]) 
);
defparam ff_wait_count_5_s13.INIT=8'h0B;
  LUT3 ff_wait_counter_7_s13 (
    .F(ff_wait_counter_7_17),
    .I0(ff_wait_count[5]),
    .I1(ff_wait_count[5]),
    .I2(reg_command_high_speed_mode) 
);
defparam ff_wait_counter_7_s13.INIT=8'h0E;
  LUT4 ff_wait_counter_7_s14 (
    .F(ff_wait_counter_7_18),
    .I0(ff_state[4]),
    .I1(ff_state[2]),
    .I2(ff_wait_counter_7_27),
    .I3(ff_state[3]) 
);
defparam ff_wait_counter_7_s14.INIT=16'h770F;
  LUT4 ff_wait_counter_7_s16 (
    .F(ff_wait_counter_7_20),
    .I0(reg_command_high_speed_mode),
    .I1(ff_state[0]),
    .I2(ff_cache_vram_wdata_7_21),
    .I3(ff_state[3]) 
);
defparam ff_wait_counter_7_s16.INIT=16'h00EB;
  LUT4 ff_wait_counter_7_s17 (
    .F(ff_wait_counter_7_21),
    .I0(ff_wait_counter_7_23),
    .I1(ff_state[3]),
    .I2(n3225_167),
    .I3(ff_bit_count_2_10) 
);
defparam ff_wait_counter_7_s17.INIT=16'h4F00;
  LUT4 ff_next_state_2_s12 (
    .F(ff_next_state_2_16),
    .I0(reg_command_high_speed_mode),
    .I1(ff_next_state_2_19),
    .I2(n4632_8),
    .I3(ff_state[5]) 
);
defparam ff_next_state_2_s12.INIT=16'h004F;
  LUT4 ff_next_state_2_s13 (
    .F(ff_next_state_2_17),
    .I0(ff_next_state_2_25),
    .I1(n3180_189),
    .I2(ff_state[3]),
    .I3(ff_state[5]) 
);
defparam ff_next_state_2_s13.INIT=16'h3500;
  LUT4 ff_next_state_2_s14 (
    .F(ff_next_state_2_18),
    .I0(ff_cache_vram_wdata_7_21),
    .I1(ff_next_state_5_19),
    .I2(n3330_22),
    .I3(ff_next_state_2_21) 
);
defparam ff_next_state_2_s14.INIT=16'h8F00;
  LUT4 ff_next_state_1_s14 (
    .F(ff_next_state_1_18),
    .I0(ff_state[1]),
    .I1(n2043_6),
    .I2(n3321_16),
    .I3(ff_state[2]) 
);
defparam ff_next_state_1_s14.INIT=16'hEF00;
  LUT4 ff_cache_vram_valid_s13 (
    .F(ff_cache_vram_valid_18),
    .I0(ff_cache_vram_valid_19),
    .I1(n3188_122),
    .I2(ff_cache_vram_wdata_7_20),
    .I3(ff_cache_vram_write_20) 
);
defparam ff_cache_vram_valid_s13.INIT=16'h000B;
  LUT2 ff_next_state_5_s15 (
    .F(ff_next_state_5_19),
    .I0(ff_state[0]),
    .I1(reg_command_high_speed_mode) 
);
defparam ff_next_state_5_s15.INIT=4'h1;
  LUT4 ff_count_valid_s15 (
    .F(ff_count_valid_20),
    .I0(n3316_14),
    .I1(n3224_166),
    .I2(ff_state[3]),
    .I3(ff_cache_vram_wdata_7_32) 
);
defparam ff_count_valid_s15.INIT=16'h0230;
  LUT4 ff_count_valid_s16 (
    .F(ff_count_valid_21),
    .I0(n3328_22),
    .I1(ff_state[4]),
    .I2(ff_bit_count_2_13),
    .I3(ff_source_7_9) 
);
defparam ff_count_valid_s16.INIT=16'hBC00;
  LUT4 ff_count_valid_s17 (
    .F(ff_count_valid_22),
    .I0(n3226_162),
    .I1(n3328_19),
    .I2(ff_cache_vram_valid),
    .I3(n3316_27) 
);
defparam ff_count_valid_s17.INIT=16'h0007;
  LUT4 ff_cache_vram_write_s16 (
    .F(ff_cache_vram_write_20),
    .I0(n3197_153),
    .I1(n4632_8),
    .I2(ff_cache_vram_wdata_7_24),
    .I3(n3328_17) 
);
defparam ff_cache_vram_write_s16.INIT=16'hF400;
  LUT4 ff_cache_vram_write_s17 (
    .F(ff_cache_vram_write_21),
    .I0(n3180_208),
    .I1(ff_read_color_18),
    .I2(ff_cache_vram_wdata_7_26),
    .I3(ff_cache_vram_address_17_23) 
);
defparam ff_cache_vram_write_s17.INIT=16'h0001;
  LUT4 n3224_s137 (
    .F(n3224_165),
    .I0(ff_state[0]),
    .I1(n3224_167),
    .I2(ff_state_5_14),
    .I3(n3223_187) 
);
defparam n3224_s137.INIT=16'h4F00;
  LUT2 n3224_s138 (
    .F(n3224_166),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam n3224_s138.INIT=4'h8;
  LUT2 n3224_s139 (
    .F(n3224_167),
    .I0(ff_next_state[4]),
    .I1(reg_command_high_speed_mode) 
);
defparam n3224_s139.INIT=4'h4;
  LUT3 n2423_s4 (
    .F(n2423_9),
    .I0(w_cache_vram_rdata[4]),
    .I1(w_cache_vram_rdata[0]),
    .I2(ff_xsel[0]) 
);
defparam n2423_s4.INIT=8'hCA;
  LUT3 n2422_s4 (
    .F(n2422_9),
    .I0(w_cache_vram_rdata[5]),
    .I1(w_cache_vram_rdata[1]),
    .I2(ff_xsel[0]) 
);
defparam n2422_s4.INIT=8'hCA;
  LUT4 n410_s4 (
    .F(n410_9),
    .I0(n275_2),
    .I1(n294_1),
    .I2(n524_5),
    .I3(n623_15) 
);
defparam n410_s4.INIT=16'hAC00;
  LUT4 n3326_s13 (
    .F(n3326_18),
    .I0(ff_read_color_16),
    .I1(n3326_25),
    .I2(ff_state[1]),
    .I3(n3180_187) 
);
defparam n3326_s13.INIT=16'hE0EE;
  LUT4 n3326_s14 (
    .F(n3326_19),
    .I0(n3180_187),
    .I1(ff_state[1]),
    .I2(ff_state[0]),
    .I3(ff_state[3]) 
);
defparam n3326_s14.INIT=16'hF400;
  LUT4 n3326_s15 (
    .F(n3326_20),
    .I0(ff_state[0]),
    .I1(n3325_18),
    .I2(n3326_31),
    .I3(ff_bit_count_2_13) 
);
defparam n3326_s15.INIT=16'h004F;
  LUT4 n3326_s16 (
    .F(n3326_21),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n3326_s16.INIT=16'h54DF;
  LUT4 n3326_s17 (
    .F(n3326_22),
    .I0(ff_color_7_12),
    .I1(n3180_208),
    .I2(ff_bit_count_2_17),
    .I3(n3329_23) 
);
defparam n3326_s17.INIT=16'h54FE;
  LUT4 n3326_s18 (
    .F(n3326_23),
    .I0(ff_state[1]),
    .I1(ff_next_state[4]),
    .I2(ff_state_3_18),
    .I3(ff_bit_count_2_13) 
);
defparam n3326_s18.INIT=16'hF400;
  LUT4 n3326_s19 (
    .F(n3326_24),
    .I0(n3180_208),
    .I1(n3326_29),
    .I2(n3225_167),
    .I3(ff_start) 
);
defparam n3326_s19.INIT=16'h001F;
  LUT3 n3325_s13 (
    .F(n3325_18),
    .I0(n411_11),
    .I1(n524_5),
    .I2(n3180_195) 
);
defparam n3325_s13.INIT=8'hE0;
  LUT4 n3325_s14 (
    .F(n3325_19),
    .I0(ff_state[0]),
    .I1(n3168_183),
    .I2(n3330_15),
    .I3(ff_state[5]) 
);
defparam n3325_s14.INIT=16'h9000;
  LUT4 n3325_s15 (
    .F(n3325_20),
    .I0(n3317_13),
    .I1(n3180_187),
    .I2(n3186_142),
    .I3(n3229_118) 
);
defparam n3325_s15.INIT=16'h0B00;
  LUT4 n3325_s17 (
    .F(n3325_22),
    .I0(ff_state[1]),
    .I1(ff_next_state[5]),
    .I2(ff_state_3_18),
    .I3(ff_bit_count_2_13) 
);
defparam n3325_s17.INIT=16'hF400;
  LUT4 n3325_s18 (
    .F(n3325_23),
    .I0(ff_bit_count_2_21),
    .I1(reg_command_high_speed_mode),
    .I2(n3180_208),
    .I3(n3225_167) 
);
defparam n3325_s18.INIT=16'hF800;
  LUT2 n3321_s11 (
    .F(n3321_16),
    .I0(ff_dx[8]),
    .I1(ff_state[0]) 
);
defparam n3321_s11.INIT=4'h8;
  LUT4 n3318_s13 (
    .F(n3318_18),
    .I0(n3318_21),
    .I1(n3225_169),
    .I2(ff_state[4]),
    .I3(ff_state[0]) 
);
defparam n3318_s13.INIT=16'h0E00;
  LUT4 n3318_s14 (
    .F(n3318_19),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[0]),
    .I3(n3330_13) 
);
defparam n3318_s14.INIT=16'h6100;
  LUT4 n3317_s10 (
    .F(n3317_15),
    .I0(ff_state[1]),
    .I1(ff_next_state[0]),
    .I2(ff_next_state[4]),
    .I3(ff_next_state[5]) 
);
defparam n3317_s10.INIT=16'h4000;
  LUT4 n3316_s10 (
    .F(n3316_16),
    .I0(n3316_20),
    .I1(n3316_21),
    .I2(n3316_22),
    .I3(n3316_23) 
);
defparam n3316_s10.INIT=16'h8000;
  LUT3 n3316_s11 (
    .F(n3316_17),
    .I0(reg_sx[7]),
    .I1(w_status_border_position[7]),
    .I2(n3316_24) 
);
defparam n3316_s11.INIT=8'h90;
  LUT4 n3316_s12 (
    .F(n3316_18),
    .I0(ff_sx[10]),
    .I1(ff_sx[9]),
    .I2(ff_sx[17]),
    .I3(n3316_25) 
);
defparam n3316_s12.INIT=16'h0100;
  LUT4 n3315_s15 (
    .F(n3315_20),
    .I0(ff_eq),
    .I1(n3316_13),
    .I2(n3315_25),
    .I3(ff_state[3]) 
);
defparam n3315_s15.INIT=16'h0FBB;
  LUT4 n3315_s16 (
    .F(n3315_21),
    .I0(ff_state[0]),
    .I1(ff_count_valid),
    .I2(n3315_30),
    .I3(n3225_174) 
);
defparam n3315_s16.INIT=16'h001F;
  LUT3 n3315_s17 (
    .F(n3315_22),
    .I0(ff_state[4]),
    .I1(ff_state[0]),
    .I2(ff_cache_vram_wdata_7_24) 
);
defparam n3315_s17.INIT=8'h70;
  LUT4 n3315_s18 (
    .F(n3315_23),
    .I0(ff_count_valid),
    .I1(ff_state[4]),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n3315_s18.INIT=16'h5FCD;
  LUT4 n3315_s19 (
    .F(n3315_24),
    .I0(ff_count_valid),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(ff_state[2]) 
);
defparam n3315_s19.INIT=16'hC073;
  LUT4 n3223_s155 (
    .F(n3223_183),
    .I0(n2043_6),
    .I1(ff_next_state[5]),
    .I2(ff_dx[8]),
    .I3(ff_state[0]) 
);
defparam n3223_s155.INIT=16'hBF00;
  LUT4 n3223_s156 (
    .F(n3223_184),
    .I0(ff_state[0]),
    .I1(ff_next_state[5]),
    .I2(reg_command_high_speed_mode),
    .I3(ff_state_5_14) 
);
defparam n3223_s156.INIT=16'hBF00;
  LUT4 ff_cache_vram_address_17_s19 (
    .F(ff_cache_vram_address_17_23),
    .I0(w_status_transfer_ready),
    .I1(ff_state[1]),
    .I2(n3225_167),
    .I3(ff_cache_vram_valid_19) 
);
defparam ff_cache_vram_address_17_s19.INIT=16'hE000;
  LUT4 ff_cache_vram_address_17_s20 (
    .F(ff_cache_vram_address_17_24),
    .I0(n3229_118),
    .I1(ff_state[1]),
    .I2(n3229_120),
    .I3(ff_state[5]) 
);
defparam ff_cache_vram_address_17_s20.INIT=16'h0D00;
  LUT4 ff_cache_vram_address_17_s21 (
    .F(ff_cache_vram_address_17_25),
    .I0(ff_state[5]),
    .I1(ff_cache_vram_address_17_28),
    .I2(ff_state[4]),
    .I3(ff_cache_vram_wdata_7_15) 
);
defparam ff_cache_vram_address_17_s21.INIT=16'h4F00;
  LUT2 ff_state_3_s12 (
    .F(ff_state_3_17),
    .I0(ff_state[0]),
    .I1(w_cache_vram_rdata_en) 
);
defparam ff_state_3_s12.INIT=4'h4;
  LUT3 ff_state_3_s13 (
    .F(ff_state_3_18),
    .I0(ff_wait_counter_7_17),
    .I1(ff_state[1]),
    .I2(ff_state[0]) 
);
defparam ff_state_3_s13.INIT=8'h0E;
  LUT4 ff_state_3_s15 (
    .F(ff_state_3_20),
    .I0(w_cache_flush_end),
    .I1(ff_bit_count_2_17),
    .I2(ff_state_3_21),
    .I3(ff_state[4]) 
);
defparam ff_state_3_s15.INIT=16'hBB0F;
  LUT2 n623_s9 (
    .F(n623_13),
    .I0(ff_command[2]),
    .I1(ff_command[3]) 
);
defparam n623_s9.INIT=4'h1;
  LUT4 n411_s8 (
    .F(n411_11),
    .I0(n2043_6),
    .I1(w_next_dx[8]),
    .I2(w_next_dx[9]),
    .I3(n411_13) 
);
defparam n411_s8.INIT=16'hF400;
  LUT4 n411_s9 (
    .F(n411_12),
    .I0(n2043_6),
    .I1(w_next_sx[8]),
    .I2(w_next_sx[9]),
    .I3(n411_14) 
);
defparam n411_s9.INIT=16'h00F4;
  LUT4 n1615_s8 (
    .F(n1615_11),
    .I0(reg_nx[6]),
    .I1(reg_nx[5]),
    .I2(reg_nx[4]),
    .I3(n1620_9) 
);
defparam n1615_s8.INIT=16'h0100;
  LUT4 n1616_s7 (
    .F(n1616_10),
    .I0(reg_nx[7]),
    .I1(n1615_11),
    .I2(n1621_13),
    .I3(reg_nx[8]) 
);
defparam n1616_s7.INIT=16'h040B;
  LUT4 n1620_s6 (
    .F(n1620_9),
    .I0(reg_nx[3]),
    .I1(reg_nx[2]),
    .I2(reg_nx[1]),
    .I3(reg_nx[0]) 
);
defparam n1620_s6.INIT=16'h0001;
  LUT4 n1623_s8 (
    .F(n1623_11),
    .I0(n2043_6),
    .I1(w_next_0_5),
    .I2(reg_screen_mode[2]),
    .I3(n1623_12) 
);
defparam n1623_s8.INIT=16'h7F00;
  LUT2 n1624_s7 (
    .F(n1624_10),
    .I0(reg_nx[0]),
    .I1(n1621_13) 
);
defparam n1624_s7.INIT=4'h1;
  LUT2 n3328_s19 (
    .F(n3328_22),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam n3328_s19.INIT=4'h1;
  LUT3 n3328_s20 (
    .F(n3328_23),
    .I0(ff_state[3]),
    .I1(reg_command_high_speed_mode),
    .I2(ff_state[1]) 
);
defparam n3328_s20.INIT=8'hC5;
  LUT4 n3328_s21 (
    .F(n3328_24),
    .I0(ff_state[1]),
    .I1(ff_next_state[2]),
    .I2(ff_state_3_18),
    .I3(ff_bit_count_2_13) 
);
defparam n3328_s21.INIT=16'hF400;
  LUT4 n3329_s19 (
    .F(n3329_22),
    .I0(ff_state[2]),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(reg_command_high_speed_mode) 
);
defparam n3329_s19.INIT=16'h1C00;
  LUT4 n3329_s20 (
    .F(n3329_23),
    .I0(n411_11),
    .I1(n524_5),
    .I2(n3329_28),
    .I3(n3224_166) 
);
defparam n3329_s20.INIT=16'hFE00;
  LUT4 n3329_s22 (
    .F(n3329_25),
    .I0(n3316_14),
    .I1(ff_next_state_1_18),
    .I2(ff_state[3]),
    .I3(n3330_21) 
);
defparam n3329_s22.INIT=16'h0B00;
  LUT4 n3329_s23 (
    .F(n3329_26),
    .I0(reg_command_high_speed_mode),
    .I1(ff_state[2]),
    .I2(n3317_13),
    .I3(n3330_22) 
);
defparam n3329_s23.INIT=16'h1C00;
  LUT4 n3329_s24 (
    .F(n3329_27),
    .I0(ff_state[0]),
    .I1(ff_wait_counter_7_17),
    .I2(ff_next_state[1]),
    .I3(ff_state[1]) 
);
defparam n3329_s24.INIT=16'h004F;
  LUT4 n3330_s18 (
    .F(n3330_21),
    .I0(n2043_6),
    .I1(ff_next_state_1_21),
    .I2(ff_state_5_14),
    .I3(n3180_189) 
);
defparam n3330_s18.INIT=16'h004F;
  LUT2 n3330_s19 (
    .F(n3330_22),
    .I0(ff_state[3]),
    .I1(ff_state[4]) 
);
defparam n3330_s19.INIT=4'h8;
  LUT4 n3330_s20 (
    .F(n3330_23),
    .I0(n3329_38),
    .I1(reg_command_high_speed_mode),
    .I2(ff_state_0_14),
    .I3(n3330_28) 
);
defparam n3330_s20.INIT=16'hD000;
  LUT3 n3330_s23 (
    .F(n3330_26),
    .I0(ff_state[4]),
    .I1(n3180_195),
    .I2(ff_bit_count_2_21) 
);
defparam n3330_s23.INIT=8'h10;
  LUT4 n3330_s24 (
    .F(n3330_27),
    .I0(ff_state[1]),
    .I1(ff_next_state[0]),
    .I2(ff_state_3_18),
    .I3(ff_cache_flush_start_24) 
);
defparam n3330_s24.INIT=16'hF400;
  LUT3 n3169_s110 (
    .F(n3169_116),
    .I0(ff_logical_opration[0]),
    .I1(ff_logical_opration[1]),
    .I2(ff_logical_opration[2]) 
);
defparam n3169_s110.INIT=8'h10;
  LUT4 n3169_s111 (
    .F(n3169_117),
    .I0(w_status_color[7]),
    .I1(ff_logical_opration[0]),
    .I2(ff_logical_opration[1]),
    .I3(ff_logical_opration[2]) 
);
defparam n3169_s111.INIT=16'h00F4;
  LUT4 n3169_s112 (
    .F(n3169_118),
    .I0(n3169_120),
    .I1(n3169_121),
    .I2(ff_source[7]),
    .I3(n3169_116) 
);
defparam n3169_s112.INIT=16'h7077;
  LUT3 n3169_s113 (
    .F(n3169_119),
    .I0(ff_source[4]),
    .I1(n3169_122),
    .I2(n3169_123) 
);
defparam n3169_s113.INIT=8'h40;
  LUT4 n3170_s99 (
    .F(n3170_105),
    .I0(w_status_color[6]),
    .I1(ff_logical_opration[0]),
    .I2(ff_logical_opration[1]),
    .I3(ff_logical_opration[2]) 
);
defparam n3170_s99.INIT=16'h00F4;
  LUT4 n3170_s100 (
    .F(n3170_106),
    .I0(n3169_120),
    .I1(n3170_107),
    .I2(ff_source[6]),
    .I3(n3169_116) 
);
defparam n3170_s100.INIT=16'h7077;
  LUT3 n3171_s97 (
    .F(n3171_103),
    .I0(ff_dx[1]),
    .I1(ff_dx[0]),
    .I2(n566_31) 
);
defparam n3171_s97.INIT=8'hBC;
  LUT4 n3171_s98 (
    .F(n3171_104),
    .I0(n3169_120),
    .I1(n3171_106),
    .I2(ff_source[5]),
    .I3(n3169_116) 
);
defparam n3171_s98.INIT=16'h7077;
  LUT2 n3171_s99 (
    .F(n3171_105),
    .I0(n3171_107),
    .I1(ff_source[5]) 
);
defparam n3171_s99.INIT=4'h8;
  LUT4 n3172_s97 (
    .F(n3172_103),
    .I0(n3169_120),
    .I1(n3172_105),
    .I2(ff_source[4]),
    .I3(n3169_116) 
);
defparam n3172_s97.INIT=16'h7077;
  LUT2 n3172_s98 (
    .F(n3172_104),
    .I0(n3172_106),
    .I1(ff_source[4]) 
);
defparam n3172_s98.INIT=4'h8;
  LUT4 n3173_s98 (
    .F(n3173_104),
    .I0(w_status_color[3]),
    .I1(ff_logical_opration[1]),
    .I2(n3169_116),
    .I3(ff_source[3]) 
);
defparam n3173_s98.INIT=16'hBB0F;
  LUT4 n3173_s99 (
    .F(n3173_105),
    .I0(n3173_106),
    .I1(ff_source[3]),
    .I2(n3173_107),
    .I3(ff_logical_opration[2]) 
);
defparam n3173_s99.INIT=16'hBB0F;
  LUT4 n3174_s98 (
    .F(n3174_104),
    .I0(n3174_106),
    .I1(n3169_116),
    .I2(n3169_120),
    .I3(ff_source[2]) 
);
defparam n3174_s98.INIT=16'h13FC;
  LUT4 n3175_s101 (
    .F(n3175_107),
    .I0(n3175_108),
    .I1(ff_source[1]),
    .I2(n3173_106),
    .I3(ff_logical_opration[2]) 
);
defparam n3175_s101.INIT=16'hC355;
  LUT4 n3176_s99 (
    .F(n3176_105),
    .I0(n3176_106),
    .I1(ff_source[0]),
    .I2(n3173_106),
    .I3(ff_logical_opration[2]) 
);
defparam n3176_s99.INIT=16'hC355;
  LUT4 n3180_s141 (
    .F(n3180_195),
    .I0(ff_ny[6]),
    .I1(n1749_5),
    .I2(n1746_9),
    .I3(n3180_198) 
);
defparam n3180_s141.INIT=16'h4000;
  LUT4 n3180_s143 (
    .F(n3180_197),
    .I0(ff_state[0]),
    .I1(ff_state[3]),
    .I2(reg_command_high_speed_mode),
    .I3(ff_state_0_13) 
);
defparam n3180_s143.INIT=16'h8000;
  LUT2 n3186_s122 (
    .F(n3186_138),
    .I0(ff_wait_counter[5]),
    .I1(ff_wait_counter[6]) 
);
defparam n3186_s122.INIT=4'h1;
  LUT3 n3198_s138 (
    .F(n3198_142),
    .I0(ff_sx[10]),
    .I1(w_status_border_position[8]),
    .I2(n2043_6) 
);
defparam n3198_s138.INIT=8'hAC;
  LUT3 n3198_s139 (
    .F(n3198_143),
    .I0(w_address_s_pre_17_6),
    .I1(w_address_s_pre_17_7),
    .I2(w_address_s_pre_17_8) 
);
defparam n3198_s139.INIT=8'h41;
  LUT3 n3198_s140 (
    .F(n3198_144),
    .I0(ff_dx[2]),
    .I1(ff_dx[0]),
    .I2(n2043_6) 
);
defparam n3198_s140.INIT=8'hAC;
  LUT3 n3208_s136 (
    .F(n3208_140),
    .I0(ff_sx[16]),
    .I1(ff_sx[14]),
    .I2(n2043_6) 
);
defparam n3208_s136.INIT=8'hAC;
  LUT3 n3208_s137 (
    .F(n3208_141),
    .I0(ff_dx[8]),
    .I1(ff_dx[6]),
    .I2(n2043_6) 
);
defparam n3208_s137.INIT=8'hAC;
  LUT3 n3209_s136 (
    .F(n3209_140),
    .I0(ff_sx[15]),
    .I1(ff_sx[13]),
    .I2(n2043_6) 
);
defparam n3209_s136.INIT=8'hAC;
  LUT3 n3209_s137 (
    .F(n3209_141),
    .I0(ff_dx[7]),
    .I1(ff_dx[5]),
    .I2(n2043_6) 
);
defparam n3209_s137.INIT=8'hAC;
  LUT3 n3210_s136 (
    .F(n3210_140),
    .I0(ff_sx[14]),
    .I1(ff_sx[12]),
    .I2(n2043_6) 
);
defparam n3210_s136.INIT=8'hAC;
  LUT3 n3210_s137 (
    .F(n3210_141),
    .I0(ff_dx[6]),
    .I1(ff_dx[4]),
    .I2(n2043_6) 
);
defparam n3210_s137.INIT=8'hAC;
  LUT3 n3211_s136 (
    .F(n3211_140),
    .I0(ff_sx[13]),
    .I1(ff_sx[11]),
    .I2(n2043_6) 
);
defparam n3211_s136.INIT=8'hAC;
  LUT3 n3211_s137 (
    .F(n3211_141),
    .I0(ff_dx[5]),
    .I1(ff_dx[3]),
    .I2(n2043_6) 
);
defparam n3211_s137.INIT=8'hAC;
  LUT3 n3212_s136 (
    .F(n3212_140),
    .I0(ff_sx[12]),
    .I1(ff_sx[10]),
    .I2(n2043_6) 
);
defparam n3212_s136.INIT=8'hAC;
  LUT3 n3212_s137 (
    .F(n3212_141),
    .I0(ff_dx[4]),
    .I1(ff_dx[2]),
    .I2(n2043_6) 
);
defparam n3212_s137.INIT=8'hAC;
  LUT3 n3213_s136 (
    .F(n3213_140),
    .I0(ff_sx[11]),
    .I1(ff_sx[9]),
    .I2(n2043_6) 
);
defparam n3213_s136.INIT=8'hAC;
  LUT3 n3213_s137 (
    .F(n3213_141),
    .I0(ff_dx[3]),
    .I1(ff_dx[1]),
    .I2(n2043_6) 
);
defparam n3213_s137.INIT=8'hAC;
  LUT3 n3226_s134 (
    .F(n3226_158),
    .I0(reg_command_high_speed_mode),
    .I1(ff_state[1]),
    .I2(ff_next_state[2]) 
);
defparam n3226_s134.INIT=8'hB0;
  LUT3 n3226_s135 (
    .F(n3226_159),
    .I0(ff_state[3]),
    .I1(ff_dx[8]),
    .I2(ff_next_state[2]) 
);
defparam n3226_s135.INIT=8'h40;
  LUT2 ff_bit_count_2_s9 (
    .F(ff_bit_count_2_13),
    .I0(ff_state[2]),
    .I1(ff_state[3]) 
);
defparam ff_bit_count_2_s9.INIT=4'h8;
  LUT2 ff_cache_flush_start_s13 (
    .F(ff_cache_flush_start_18),
    .I0(ff_wait_counter[7]),
    .I1(ff_state[0]) 
);
defparam ff_cache_flush_start_s13.INIT=4'h4;
  LUT4 ff_wait_count_5_s14 (
    .F(ff_wait_count_5_19),
    .I0(n2043_6),
    .I1(w_status_border_position[8]),
    .I2(ff_wait_count_5_15),
    .I3(n3225_171) 
);
defparam ff_wait_count_5_s14.INIT=16'h00BF;
  LUT4 ff_wait_counter_7_s19 (
    .F(ff_wait_counter_7_23),
    .I0(w_status_transfer_ready),
    .I1(reg_command_high_speed_mode),
    .I2(n3197_153),
    .I3(ff_state[2]) 
);
defparam ff_wait_counter_7_s19.INIT=16'hEF00;
  LUT2 ff_next_state_2_s15 (
    .F(ff_next_state_2_19),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam ff_next_state_2_s15.INIT=4'h6;
  LUT4 ff_next_state_2_s17 (
    .F(ff_next_state_2_21),
    .I0(w_status_transfer_ready),
    .I1(n3330_29),
    .I2(ff_cache_vram_valid_19),
    .I3(ff_bit_count_2_10) 
);
defparam ff_next_state_2_s17.INIT=16'h4F00;
  LUT3 ff_next_state_1_s17 (
    .F(ff_next_state_1_21),
    .I0(ff_dx[8]),
    .I1(w_status_border_position[8]),
    .I2(ff_state[0]) 
);
defparam ff_next_state_1_s17.INIT=8'hAC;
  LUT3 ff_cache_vram_valid_s14 (
    .F(ff_cache_vram_valid_19),
    .I0(ff_state[0]),
    .I1(ff_state[2]),
    .I2(ff_state[3]) 
);
defparam ff_cache_vram_valid_s14.INIT=8'h80;
  LUT4 n3326_s20 (
    .F(n3326_25),
    .I0(n411_11),
    .I1(n524_5),
    .I2(n3180_195),
    .I3(n3315_30) 
);
defparam n3326_s20.INIT=16'h1F00;
  LUT3 n3325_s19 (
    .F(n3325_24),
    .I0(ff_wait_counter_7_25),
    .I1(n3316_29),
    .I2(n3325_25) 
);
defparam n3325_s19.INIT=8'h0D;
  LUT4 n3318_s16 (
    .F(n3318_21),
    .I0(w_status_transfer_ready),
    .I1(ff_state[2]),
    .I2(ff_state[1]),
    .I3(ff_state[3]) 
);
defparam n3318_s16.INIT=16'hCA00;
  LUT2 n3316_s14 (
    .F(n3316_20),
    .I0(reg_sx[4]),
    .I1(w_status_border_position[4]) 
);
defparam n3316_s14.INIT=4'h9;
  LUT4 n3316_s15 (
    .F(n3316_21),
    .I0(reg_sx[6]),
    .I1(w_status_border_position[6]),
    .I2(w_status_border_position[3]),
    .I3(reg_sx[3]) 
);
defparam n3316_s15.INIT=16'h9009;
  LUT4 n3316_s16 (
    .F(n3316_22),
    .I0(reg_sx[1]),
    .I1(w_status_border_position[1]),
    .I2(w_status_border_position[0]),
    .I3(reg_sx[0]) 
);
defparam n3316_s16.INIT=16'h9009;
  LUT4 n3316_s17 (
    .F(n3316_23),
    .I0(w_status_border_position[8]),
    .I1(reg_sx[8]),
    .I2(reg_sx[2]),
    .I3(w_status_border_position[2]) 
);
defparam n3316_s17.INIT=16'h9009;
  LUT4 n3316_s18 (
    .F(n3316_24),
    .I0(ff_sx[13]),
    .I1(ff_sx[12]),
    .I2(reg_sx[5]),
    .I3(w_status_border_position[5]) 
);
defparam n3316_s18.INIT=16'h1001;
  LUT4 n3316_s19 (
    .F(n3316_25),
    .I0(ff_sx[15]),
    .I1(ff_sx[16]),
    .I2(ff_sx[14]),
    .I3(ff_sx[11]) 
);
defparam n3316_s19.INIT=16'h0001;
  LUT2 n3315_s20 (
    .F(n3315_25),
    .I0(ff_count_valid),
    .I1(ff_state[0]) 
);
defparam n3315_s20.INIT=4'h8;
  LUT4 ff_state_3_s16 (
    .F(ff_state_3_21),
    .I0(ff_state[0]),
    .I1(ff_state[3]),
    .I2(ff_read_color),
    .I3(ff_state_0_13) 
);
defparam ff_state_3_s16.INIT=16'h0100;
  LUT4 n411_s10 (
    .F(n411_13),
    .I0(ff_command[0]),
    .I1(ff_command[2]),
    .I2(ff_command[1]),
    .I3(ff_command[3]) 
);
defparam n411_s10.INIT=16'hEF30;
  LUT4 n411_s11 (
    .F(n411_14),
    .I0(ff_command[2]),
    .I1(ff_command[3]),
    .I2(ff_command[0]),
    .I3(ff_command[1]) 
);
defparam n411_s11.INIT=16'hF13F;
  LUT2 n1623_s9 (
    .F(n1623_12),
    .I0(reg_nx[1]),
    .I1(reg_nx[0]) 
);
defparam n1623_s9.INIT=4'h9;
  LUT4 n3329_s25 (
    .F(n3329_28),
    .I0(n3329_29),
    .I1(n3329_30),
    .I2(n3329_31),
    .I3(n3329_45) 
);
defparam n3329_s25.INIT=16'h8000;
  LUT4 n3330_s25 (
    .F(n3330_28),
    .I0(w_status_transfer_ready),
    .I1(ff_state[2]),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam n3330_s25.INIT=16'h7DCF;
  LUT2 n3330_s26 (
    .F(n3330_29),
    .I0(ff_state[1]),
    .I1(reg_command_high_speed_mode) 
);
defparam n3330_s26.INIT=4'h1;
  LUT2 n3169_s114 (
    .F(n3169_120),
    .I0(ff_logical_opration[2]),
    .I1(ff_logical_opration[1]) 
);
defparam n3169_s114.INIT=4'h4;
  LUT3 n3169_s115 (
    .F(n3169_121),
    .I0(ff_logical_opration[0]),
    .I1(ff_source[7]),
    .I2(w_status_color[7]) 
);
defparam n3169_s115.INIT=8'h7C;
  LUT4 n3169_s116 (
    .F(n3169_122),
    .I0(ff_source[5]),
    .I1(ff_source[6]),
    .I2(ff_source[7]),
    .I3(ff_logical_opration[3]) 
);
defparam n3169_s116.INIT=16'h0100;
  LUT4 n3169_s117 (
    .F(n3169_123),
    .I0(ff_source[0]),
    .I1(ff_source[1]),
    .I2(ff_source[2]),
    .I3(ff_source[3]) 
);
defparam n3169_s117.INIT=16'h0001;
  LUT3 n3170_s101 (
    .F(n3170_107),
    .I0(ff_logical_opration[0]),
    .I1(ff_source[6]),
    .I2(w_status_color[6]) 
);
defparam n3170_s101.INIT=8'h7C;
  LUT3 n3171_s100 (
    .F(n3171_106),
    .I0(ff_logical_opration[0]),
    .I1(ff_source[5]),
    .I2(w_status_color[5]) 
);
defparam n3171_s100.INIT=8'h7C;
  LUT4 n3171_s101 (
    .F(n3171_107),
    .I0(w_status_color[5]),
    .I1(ff_logical_opration[1]),
    .I2(ff_logical_opration[0]),
    .I3(ff_logical_opration[2]) 
);
defparam n3171_s101.INIT=16'hFC23;
  LUT3 n3172_s99 (
    .F(n3172_105),
    .I0(ff_logical_opration[0]),
    .I1(ff_source[4]),
    .I2(w_status_color[4]) 
);
defparam n3172_s99.INIT=8'h7C;
  LUT4 n3172_s100 (
    .F(n3172_106),
    .I0(w_status_color[4]),
    .I1(ff_logical_opration[1]),
    .I2(ff_logical_opration[0]),
    .I3(ff_logical_opration[2]) 
);
defparam n3172_s100.INIT=16'hFC23;
  LUT2 n3173_s100 (
    .F(n3173_106),
    .I0(ff_logical_opration[0]),
    .I1(ff_logical_opration[1]) 
);
defparam n3173_s100.INIT=4'h1;
  LUT4 n3173_s101 (
    .F(n3173_107),
    .I0(ff_logical_opration[0]),
    .I1(w_status_color[3]),
    .I2(ff_source[3]),
    .I3(ff_logical_opration[1]) 
);
defparam n3173_s101.INIT=16'h4CD0;
  LUT2 n3174_s100 (
    .F(n3174_106),
    .I0(w_status_color[2]),
    .I1(ff_logical_opration[0]) 
);
defparam n3174_s100.INIT=4'h8;
  LUT4 n3175_s102 (
    .F(n3175_108),
    .I0(w_status_color[1]),
    .I1(ff_logical_opration[0]),
    .I2(ff_source[1]),
    .I3(ff_logical_opration[1]) 
);
defparam n3175_s102.INIT=16'h7FF0;
  LUT4 n3176_s100 (
    .F(n3176_106),
    .I0(w_status_color[0]),
    .I1(ff_logical_opration[0]),
    .I2(ff_source[0]),
    .I3(ff_logical_opration[1]) 
);
defparam n3176_s100.INIT=16'h7FF0;
  LUT4 n3180_s144 (
    .F(n3180_198),
    .I0(ff_ny[7]),
    .I1(ff_ny[8]),
    .I2(ff_ny[9]),
    .I3(ff_ny[10]) 
);
defparam n3180_s144.INIT=16'h0001;
  LUT4 n3325_s20 (
    .F(n3325_25),
    .I0(n3317_13),
    .I1(reg_command_high_speed_mode),
    .I2(n3197_153),
    .I3(n3226_150) 
);
defparam n3325_s20.INIT=16'hF400;
  LUT4 n3329_s26 (
    .F(n3329_29),
    .I0(ff_dy[3]),
    .I1(ff_dy[2]),
    .I2(ff_dy[1]),
    .I3(ff_dy[0]) 
);
defparam n3329_s26.INIT=16'h0001;
  LUT4 n3329_s27 (
    .F(n3329_30),
    .I0(ff_dy[7]),
    .I1(ff_dy[6]),
    .I2(ff_dy[5]),
    .I3(ff_dy[4]) 
);
defparam n3329_s27.INIT=16'h0001;
  LUT2 n3329_s28 (
    .F(n3329_31),
    .I0(ff_dy[8]),
    .I1(ff_dy[9]) 
);
defparam n3329_s28.INIT=4'h1;
  LUT3 ff_cache_flush_start_s14 (
    .F(ff_cache_flush_start_20),
    .I0(ff_wait_counter_7_17),
    .I1(ff_state[0]),
    .I2(w_cache_vram_rdata_en) 
);
defparam ff_cache_flush_start_s14.INIT=8'h10;
  LUT4 ff_state_0_s10 (
    .F(ff_state_0_16),
    .I0(ff_state_0_12),
    .I1(ff_state_0_13),
    .I2(ff_state_3_14),
    .I3(ff_state_3_16) 
);
defparam ff_state_0_s10.INIT=16'h0700;
  LUT3 ff_state_2_s8 (
    .F(ff_state_2_14),
    .I0(ff_state_5_16),
    .I1(ff_state_3_14),
    .I2(ff_state_3_16) 
);
defparam ff_state_2_s8.INIT=8'h10;
  LUT4 ff_next_state_2_s18 (
    .F(ff_next_state_2_23),
    .I0(ff_state[3]),
    .I1(n3316_14),
    .I2(ff_wait_count_5_19),
    .I3(n3225_167) 
);
defparam ff_next_state_2_s18.INIT=16'h4500;
  LUT3 n1618_s8 (
    .F(n1618_12),
    .I0(reg_nx[4]),
    .I1(n1111_8),
    .I2(n1620_9) 
);
defparam n1618_s8.INIT=8'h10;
  LUT4 n1622_s6 (
    .F(n1622_10),
    .I0(n1111_8),
    .I1(reg_nx[1]),
    .I2(reg_nx[0]),
    .I3(reg_nx[2]) 
);
defparam n1622_s6.INIT=16'h01FE;
  LUT4 n1711_s2 (
    .F(n1711_6),
    .I0(n1746_11),
    .I1(ff_ny[7]),
    .I2(ff_ny[8]),
    .I3(ff_ny[9]) 
);
defparam n1711_s2.INIT=16'hFD02;
  LUT4 n1750_s3 (
    .F(n1750_7),
    .I0(ff_ny[2]),
    .I1(ff_ny[0]),
    .I2(ff_ny[1]),
    .I3(ff_ny[3]) 
);
defparam n1750_s3.INIT=16'hFE01;
  LUT4 n3186_s123 (
    .F(n3186_140),
    .I0(n3187_126),
    .I1(ff_wait_counter[5]),
    .I2(ff_wait_counter[6]),
    .I3(ff_wait_counter[7]) 
);
defparam n3186_s123.INIT=16'h02FD;
  LUT4 n3224_s140 (
    .F(n3224_169),
    .I0(n3226_150),
    .I1(n3224_166),
    .I2(ff_next_state[4]),
    .I3(reg_command_high_speed_mode) 
);
defparam n3224_s140.INIT=16'h0800;
  LUT3 n3321_s12 (
    .F(n3321_18),
    .I0(n2043_6),
    .I1(ff_dx[8]),
    .I2(ff_state[0]) 
);
defparam n3321_s12.INIT=8'h40;
  LUT4 n3330_s27 (
    .F(n3330_31),
    .I0(n3330_12),
    .I1(ff_state[2]),
    .I2(n3329_23),
    .I3(n3330_13) 
);
defparam n3330_s27.INIT=16'hBA00;
  LUT4 ff_cache_flush_start_s15 (
    .F(ff_cache_flush_start_22),
    .I0(ff_next_state_1_18),
    .I1(n3330_21),
    .I2(n3225_167),
    .I3(ff_cache_vram_valid) 
);
defparam ff_cache_flush_start_s15.INIT=16'h004F;
  LUT4 ff_cache_vram_address_17_s23 (
    .F(ff_cache_vram_address_17_28),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(n4632_8),
    .I3(n3329_38) 
);
defparam ff_cache_vram_address_17_s23.INIT=16'h006F;
  LUT4 n3318_s17 (
    .F(n3318_23),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(n3226_150),
    .I3(ff_state[4]) 
);
defparam n3318_s17.INIT=16'h006F;
  LUT4 n1747_s3 (
    .F(n1747_7),
    .I0(n1749_5),
    .I1(ff_ny[4]),
    .I2(ff_ny[5]),
    .I3(ff_ny[6]) 
);
defparam n1747_s3.INIT=16'hFD02;
  LUT4 n1746_s6 (
    .F(n1746_11),
    .I0(ff_ny[6]),
    .I1(n1749_5),
    .I2(ff_ny[4]),
    .I3(ff_ny[5]) 
);
defparam n1746_s6.INIT=16'h0004;
  LUT4 n2420_s4 (
    .F(n2420_10),
    .I0(ff_start),
    .I1(w_cache_vram_rdata[7]),
    .I2(n2428_12),
    .I3(ff_xsel[0]) 
);
defparam n2420_s4.INIT=16'hF044;
  LUT4 n2421_s4 (
    .F(n2421_10),
    .I0(ff_start),
    .I1(w_cache_vram_rdata[6]),
    .I2(n2429_12),
    .I3(ff_xsel[0]) 
);
defparam n2421_s4.INIT=16'hF044;
  LUT4 n3176_s101 (
    .F(n3176_108),
    .I0(ff_logical_opration[1]),
    .I1(ff_logical_opration[0]),
    .I2(ff_source[0]),
    .I3(ff_logical_opration[2]) 
);
defparam n3176_s101.INIT=16'h004F;
  LUT4 n3175_s103 (
    .F(n3175_110),
    .I0(ff_logical_opration[1]),
    .I1(ff_logical_opration[0]),
    .I2(ff_source[1]),
    .I3(ff_logical_opration[2]) 
);
defparam n3175_s103.INIT=16'h004F;
  LUT4 n3174_s101 (
    .F(n3174_108),
    .I0(ff_logical_opration[1]),
    .I1(ff_logical_opration[0]),
    .I2(ff_source[2]),
    .I3(ff_logical_opration[2]) 
);
defparam n3174_s101.INIT=16'h004F;
  LUT3 n3190_s107 (
    .F(n3190_126),
    .I0(ff_wait_counter[2]),
    .I1(ff_wait_counter[0]),
    .I2(ff_wait_counter[1]) 
);
defparam n3190_s107.INIT=8'h01;
  LUT3 n3326_s23 (
    .F(n3326_29),
    .I0(ff_state[1]),
    .I1(reg_command_high_speed_mode),
    .I2(ff_cache_vram_valid_19) 
);
defparam n3326_s23.INIT=8'hE0;
  LUT4 n3330_s28 (
    .F(n3330_33),
    .I0(n3229_119),
    .I1(ff_state[1]),
    .I2(reg_command_high_speed_mode),
    .I3(n3330_15) 
);
defparam n3330_s28.INIT=16'h5700;
  LUT4 n623_s10 (
    .F(n623_15),
    .I0(ff_command[0]),
    .I1(ff_command[1]),
    .I2(ff_command[2]),
    .I3(ff_command[3]) 
);
defparam n623_s10.INIT=16'h0008;
  LUT4 ff_border_detect_s5 (
    .F(ff_border_detect_9),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_status_register_pointer[3]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[2]) 
);
defparam ff_border_detect_s5.INIT=16'h0008;
  LUT4 ff_wait_counter_7_s20 (
    .F(ff_wait_counter_7_25),
    .I0(ff_state[0]),
    .I1(reg_command_high_speed_mode),
    .I2(ff_state[1]),
    .I3(ff_bit_count_2_13) 
);
defparam ff_wait_counter_7_s20.INIT=16'hFE00;
  LUT4 ff_next_state_5_s16 (
    .F(ff_next_state_5_21),
    .I0(ff_state[0]),
    .I1(reg_command_high_speed_mode),
    .I2(ff_state_0_13),
    .I3(n3328_19) 
);
defparam ff_next_state_5_s16.INIT=16'hE000;
  LUT4 n1616_s8 (
    .F(n1616_12),
    .I0(reg_nx[7]),
    .I1(n1111_8),
    .I2(n1615_11),
    .I3(reg_nx[8]) 
);
defparam n1616_s8.INIT=16'hEF10;
  LUT4 n3207_s138 (
    .F(n3207_143),
    .I0(ff_dx[8]),
    .I1(ff_dx[7]),
    .I2(reg_screen_mode[2]),
    .I3(n2043_6) 
);
defparam n3207_s138.INIT=16'hACCC;
  LUT4 n3207_s139 (
    .F(n3207_145),
    .I0(ff_sx[16]),
    .I1(ff_sx[15]),
    .I2(reg_screen_mode[2]),
    .I3(n2043_6) 
);
defparam n3207_s139.INIT=16'hACCC;
  LUT4 n1623_s10 (
    .F(n1623_14),
    .I0(n1623_9),
    .I1(reg_screen_mode[2]),
    .I2(n2043_6),
    .I3(n1621_13) 
);
defparam n1623_s10.INIT=16'h3FAA;
  LUT4 n3329_s30 (
    .F(n3329_34),
    .I0(ff_state[3]),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(ff_state[2]) 
);
defparam n3329_s30.INIT=16'h0002;
  LUT4 n3328_s22 (
    .F(n3328_26),
    .I0(n3180_187),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(n3226_150) 
);
defparam n3328_s22.INIT=16'hFE00;
  LUT4 n1621_s9 (
    .F(n1621_13),
    .I0(ff_command[0]),
    .I1(ff_command[1]),
    .I2(ff_command[2]),
    .I3(ff_command[3]) 
);
defparam n1621_s9.INIT=16'h4000;
  LUT4 n4670_s2 (
    .F(n4670_6),
    .I0(w_register_num[4]),
    .I1(w_register_num[5]),
    .I2(w_register_num[3]),
    .I3(w_register_write) 
);
defparam n4670_s2.INIT=16'h0800;
  LUT4 n4085_s2 (
    .F(n4085_6),
    .I0(w_register_num[4]),
    .I1(w_register_num[5]),
    .I2(w_register_num[3]),
    .I3(w_register_write) 
);
defparam n4085_s2.INIT=16'h0400;
  LUT4 n4748_s2 (
    .F(n4748_6),
    .I0(w_register_num[4]),
    .I1(w_register_num[5]),
    .I2(w_register_write),
    .I3(w_register_num[3]) 
);
defparam n4748_s2.INIT=16'h8000;
  LUT4 n4479_s2 (
    .F(n4479_6),
    .I0(w_register_num[4]),
    .I1(w_register_num[5]),
    .I2(w_register_write),
    .I3(w_register_num[3]) 
);
defparam n4479_s2.INIT=16'h4000;
  LUT4 n3228_s150 (
    .F(n3228_179),
    .I0(ff_state[3]),
    .I1(n3317_13),
    .I2(ff_state[1]),
    .I3(ff_state[2]) 
);
defparam n3228_s150.INIT=16'h1001;
  LUT4 ff_wait_counter_7_s21 (
    .F(ff_wait_counter_7_27),
    .I0(ff_state[4]),
    .I1(reg_command_high_speed_mode),
    .I2(ff_state[2]),
    .I3(ff_state[0]) 
);
defparam ff_wait_counter_7_s21.INIT=16'h0100;
  LUT4 ff_color_7_s6 (
    .F(ff_color_7_12),
    .I0(ff_state[3]),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(ff_state[0]) 
);
defparam ff_color_7_s6.INIT=16'h0400;
  LUT4 n4738_s1 (
    .F(n4738_5),
    .I0(w_register_num[1]),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(n4670_6) 
);
defparam n4738_s1.INIT=16'h4000;
  LUT4 n4647_s1 (
    .F(n4647_5),
    .I0(w_register_num[1]),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(n4479_6) 
);
defparam n4647_s1.INIT=16'h4000;
  LUT4 n4329_s1 (
    .F(n4329_5),
    .I0(w_register_num[1]),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(n4085_6) 
);
defparam n4329_s1.INIT=16'h4000;
  LUT4 n1228_s2 (
    .F(n1228_6),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n4085_6) 
);
defparam n1228_s2.INIT=16'h4000;
  LUT4 n4735_s1 (
    .F(n4735_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n4670_6) 
);
defparam n4735_s1.INIT=16'h4000;
  LUT4 n2053_s1 (
    .F(n2053_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n4479_6) 
);
defparam n2053_s1.INIT=16'h4000;
  LUT4 ff_sx_17_s5 (
    .F(ff_sx_17_11),
    .I0(ff_start),
    .I1(ff_cache_vram_valid),
    .I2(w_status_command_execute),
    .I3(ff_count_valid) 
);
defparam ff_sx_17_s5.INIT=16'hBAAA;
  LUT4 n3329_s31 (
    .F(n3329_36),
    .I0(n3329_38),
    .I1(n3329_22),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam n3329_s31.INIT=16'h0100;
  LUT3 n3180_s146 (
    .F(n3180_202),
    .I0(n3180_188),
    .I1(ff_state[3]),
    .I2(ff_state[4]) 
);
defparam n3180_s146.INIT=8'h10;
  LUT3 ff_cache_flush_start_s16 (
    .F(ff_cache_flush_start_24),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_state[4]) 
);
defparam ff_cache_flush_start_s16.INIT=8'h80;
  LUT4 n3180_s147 (
    .F(n3180_204),
    .I0(n3168_183),
    .I1(ff_state[0]),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam n3180_s147.INIT=16'h7000;
  LUT4 n1903_s2 (
    .F(n1903_6),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n4479_6) 
);
defparam n1903_s2.INIT=16'h1000;
  LUT4 n4720_s1 (
    .F(n4720_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n4670_6) 
);
defparam n4720_s1.INIT=16'h1000;
  LUT4 n4330_s1 (
    .F(n4330_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n4085_6) 
);
defparam n4330_s1.INIT=16'h1000;
  LUT4 n1214_s2 (
    .F(n1214_6),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n4085_6) 
);
defparam n1214_s2.INIT=16'h8000;
  LUT4 n4749_s1 (
    .F(n4749_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n4670_6) 
);
defparam n4749_s1.INIT=16'h8000;
  LUT4 n4678_s1 (
    .F(n4678_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n4479_6) 
);
defparam n4678_s1.INIT=16'h8000;
  LUT3 ff_cache_vram_wdata_7_s19 (
    .F(ff_cache_vram_wdata_7_24),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]) 
);
defparam ff_cache_vram_wdata_7_s19.INIT=8'hE0;
  LUT3 n3226_s137 (
    .F(n3226_162),
    .I0(ff_state[3]),
    .I1(ff_state[1]),
    .I2(ff_state[2]) 
);
defparam n3226_s137.INIT=8'h01;
  LUT4 ff_next_state_1_s18 (
    .F(ff_next_state_1_23),
    .I0(n3226_155),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(n3225_167) 
);
defparam ff_next_state_1_s18.INIT=16'h0200;
  LUT4 n4748_s3 (
    .F(n4748_8),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n4748_6) 
);
defparam n4748_s3.INIT=16'h0100;
  LUT4 n4670_s3 (
    .F(n4670_8),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n4670_6) 
);
defparam n4670_s3.INIT=16'h0100;
  LUT4 n4482_s1 (
    .F(n4482_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n4479_6) 
);
defparam n4482_s1.INIT=16'h0100;
  LUT4 n4086_s1 (
    .F(n4086_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n4085_6) 
);
defparam n4086_s1.INIT=16'h0100;
  LUT4 n1710_s4 (
    .F(n1710_8),
    .I0(w_register_num[2]),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(n4479_6) 
);
defparam n1710_s4.INIT=16'h4000;
  LUT4 n622_s6 (
    .F(n622_10),
    .I0(w_register_num[2]),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(n4085_6) 
);
defparam n622_s6.INIT=16'h4000;
  LUT4 n4721_s1 (
    .F(n4721_5),
    .I0(w_register_num[2]),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(n4670_6) 
);
defparam n4721_s1.INIT=16'h4000;
  LUT4 n3316_s20 (
    .F(n3316_27),
    .I0(n3328_19),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(n3316_29) 
);
defparam n3316_s20.INIT=16'h8000;
  LUT4 ff_state_3_s17 (
    .F(ff_state_3_23),
    .I0(ff_state[2]),
    .I1(ff_state[4]),
    .I2(ff_start),
    .I3(ff_state[5]) 
);
defparam ff_state_3_s17.INIT=16'h0800;
  LUT4 n3180_s148 (
    .F(n3180_206),
    .I0(ff_xsel_1_22),
    .I1(n3224_166),
    .I2(ff_start),
    .I3(ff_state[5]) 
);
defparam n3180_s148.INIT=16'h0D00;
  LUT4 ff_next_state_1_s19 (
    .F(ff_next_state_1_25),
    .I0(ff_next_state_1_21),
    .I1(n2043_6),
    .I2(ff_state[2]),
    .I3(ff_state[1]) 
);
defparam ff_next_state_1_s19.INIT=16'h0D00;
  LUT3 ff_state_5_s10 (
    .F(ff_state_5_16),
    .I0(ff_state[2]),
    .I1(ff_state[1]),
    .I2(ff_state_0_12) 
);
defparam ff_state_5_s10.INIT=8'hB0;
  LUT4 n3215_s86 (
    .F(n3049_4),
    .I0(w_status_color[7]),
    .I1(ff_color[7]),
    .I2(ff_sx[17]),
    .I3(n3048_4) 
);
defparam n3215_s86.INIT=16'hCACC;
  LUT4 n3216_s81 (
    .F(n3050_4),
    .I0(w_status_color[6]),
    .I1(ff_color[6]),
    .I2(ff_sx[17]),
    .I3(n3048_4) 
);
defparam n3216_s81.INIT=16'hCACC;
  LUT4 n3217_s81 (
    .F(n3051_4),
    .I0(w_status_color[5]),
    .I1(ff_color[5]),
    .I2(ff_sx[17]),
    .I3(n3048_4) 
);
defparam n3217_s81.INIT=16'hCACC;
  LUT4 n3218_s81 (
    .F(n3052_4),
    .I0(w_status_color[4]),
    .I1(ff_color[4]),
    .I2(ff_sx[17]),
    .I3(n3048_4) 
);
defparam n3218_s81.INIT=16'hCACC;
  LUT4 n3219_s81 (
    .F(n3053_4),
    .I0(w_status_color[3]),
    .I1(ff_color[3]),
    .I2(ff_sx[17]),
    .I3(n3048_4) 
);
defparam n3219_s81.INIT=16'hCACC;
  LUT4 n3220_s81 (
    .F(n3054_4),
    .I0(w_status_color[2]),
    .I1(ff_color[2]),
    .I2(ff_sx[17]),
    .I3(n3048_4) 
);
defparam n3220_s81.INIT=16'hCACC;
  LUT4 n3221_s81 (
    .F(n3055_4),
    .I0(w_status_color[1]),
    .I1(ff_color[1]),
    .I2(ff_sx[17]),
    .I3(n3048_4) 
);
defparam n3221_s81.INIT=16'hCACC;
  LUT4 n3222_s81 (
    .F(n3056_4),
    .I0(w_status_color[0]),
    .I1(ff_color[0]),
    .I2(ff_sx[17]),
    .I3(n3048_4) 
);
defparam n3222_s81.INIT=16'hCACC;
  LUT4 ff_bit_count_2_s11 (
    .F(ff_bit_count_2_17),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam ff_bit_count_2_s11.INIT=16'h8000;
  LUT4 ff_next_state_0_s16 (
    .F(ff_next_state_0_21),
    .I0(n3226_150),
    .I1(n3328_19),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam ff_next_state_0_s16.INIT=16'h8000;
  LUT4 n3226_s138 (
    .F(n3226_164),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(n3229_118),
    .I3(n3226_158) 
);
defparam n3226_s138.INIT=16'h7000;
  LUT4 n3180_s149 (
    .F(n3180_208),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n3180_s149.INIT=16'h0001;
  LUT4 n3326_s24 (
    .F(n3326_31),
    .I0(n3197_153),
    .I1(reg_command_high_speed_mode),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n3326_s24.INIT=16'h000D;
  LUT4 n3328_s23 (
    .F(n3328_28),
    .I0(n3197_153),
    .I1(reg_command_high_speed_mode),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n3328_s23.INIT=16'h0007;
  LUT4 n4766_s1 (
    .F(n4766_5),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n4748_6) 
);
defparam n4766_s1.INIT=16'h1000;
  LUT4 n4710_s1 (
    .F(n4710_5),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n4670_6) 
);
defparam n4710_s1.INIT=16'h1000;
  LUT4 n4479_s3 (
    .F(n4479_8),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n4479_6) 
);
defparam n4479_s3.INIT=16'h1000;
  LUT4 n4085_s3 (
    .F(n4085_8),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n4085_6) 
);
defparam n4085_s3.INIT=16'h1000;
  LUT4 ff_sy_18_s8 (
    .F(ff_sy_18_13),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n4085_6) 
);
defparam ff_sy_18_s8.INIT=16'h1000;
  LUT4 n1746_s7 (
    .F(n1746_13),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n4479_6) 
);
defparam n1746_s7.INIT=16'h1000;
  LUT4 n4763_s1 (
    .F(n4763_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n4748_6) 
);
defparam n4763_s1.INIT=16'h1000;
  LUT4 n4702_s1 (
    .F(n4702_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n4670_6) 
);
defparam n4702_s1.INIT=16'h1000;
  LUT4 n3223_s158 (
    .F(n3223_187),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[0]),
    .I3(ff_state[3]) 
);
defparam n3223_s158.INIT=16'hFB00;
  LUT4 ff_xsel_1_s15 (
    .F(ff_xsel_1_20),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[0]),
    .I3(ff_cache_vram_wdata_7_24) 
);
defparam ff_xsel_1_s15.INIT=16'hF700;
  LUT4 n3225_s145 (
    .F(n3225_174),
    .I0(ff_state[0]),
    .I1(ff_state[3]),
    .I2(ff_state[1]),
    .I3(ff_state[2]) 
);
defparam n3225_s145.INIT=16'h0111;
  LUT4 n3180_s150 (
    .F(n3180_210),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[0]),
    .I3(n3330_33) 
);
defparam n3180_s150.INIT=16'hF700;
  LUT3 ff_cache_vram_wdata_7_s20 (
    .F(ff_cache_vram_wdata_7_26),
    .I0(ff_bit_count_2_17),
    .I1(ff_state[4]),
    .I2(ff_state[5]) 
);
defparam ff_cache_vram_wdata_7_s20.INIT=8'h40;
  LUT4 n3326_s25 (
    .F(n3326_33),
    .I0(n3326_23),
    .I1(ff_state[4]),
    .I2(ff_state[5]),
    .I3(n3326_24) 
);
defparam n3326_s25.INIT=16'hBF00;
  LUT3 n3187_s109 (
    .F(n3187_128),
    .I0(ff_state[0]),
    .I1(ff_state[4]),
    .I2(ff_state[5]) 
);
defparam n3187_s109.INIT=8'h80;
  LUT4 n1620_s7 (
    .F(n1620_11),
    .I0(ff_nx[4]),
    .I1(n524_6),
    .I2(ff_start),
    .I3(n1111_8) 
);
defparam n1620_s7.INIT=16'h0600;
  LUT4 n1615_s9 (
    .F(n1615_13),
    .I0(ff_start),
    .I1(n1111_8),
    .I2(n1560_2),
    .I3(n1621_8) 
);
defparam n1615_s9.INIT=16'hF400;
  LUT4 ff_nx_10_s4 (
    .F(ff_nx_10_10),
    .I0(ff_start),
    .I1(n1111_8),
    .I2(n524_5),
    .I3(ff_sx_17_11) 
);
defparam ff_nx_10_s4.INIT=16'hBF00;
  LUT4 n1614_s9 (
    .F(n1614_13),
    .I0(n1614_6),
    .I1(ff_start),
    .I2(n1111_8),
    .I3(n1614_8) 
);
defparam n1614_s9.INIT=16'h00DF;
  LUT3 ff_read_color_s8 (
    .F(ff_read_color_14),
    .I0(ff_state[1]),
    .I1(ff_state[4]),
    .I2(ff_state[5]) 
);
defparam ff_read_color_s8.INIT=8'h10;
  LUT3 ff_color_7_s7 (
    .F(ff_color_7_14),
    .I0(ff_state[4]),
    .I1(ff_state[5]),
    .I2(ff_color_7_12) 
);
defparam ff_color_7_s7.INIT=8'h40;
  LUT4 n3321_s14 (
    .F(n3321_22),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam n3321_s14.INIT=16'h0007;
  LUT3 ff_next_state_1_s20 (
    .F(ff_next_state_1_27),
    .I0(ff_state[5]),
    .I1(ff_state[3]),
    .I2(ff_state[4]) 
);
defparam ff_next_state_1_s20.INIT=8'h01;
  LUT4 n3315_s22 (
    .F(n3315_28),
    .I0(n3315_23),
    .I1(n3315_24),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam n3315_s22.INIT=16'hAAAC;
  LUT4 ff_cache_flush_start_s17 (
    .F(ff_cache_flush_start_26),
    .I0(ff_state[3]),
    .I1(ff_state[4]),
    .I2(ff_state[5]),
    .I3(n3316_27) 
);
defparam ff_cache_flush_start_s17.INIT=16'h00FE;
  LUT4 n3226_s139 (
    .F(n3226_166),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_state[0]),
    .I3(n3315_30) 
);
defparam n3226_s139.INIT=16'h00F4;
  LUT3 ff_xsel_1_s16 (
    .F(ff_xsel_1_22),
    .I0(ff_state[4]),
    .I1(ff_state[2]),
    .I2(ff_state[3]) 
);
defparam ff_xsel_1_s16.INIT=8'h10;
  LUT4 ff_bit_count_2_s13 (
    .F(ff_bit_count_2_21),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam ff_bit_count_2_s13.INIT=16'h0400;
  LUT4 n3316_s21 (
    .F(n3316_29),
    .I0(ff_eq),
    .I1(n2633_3),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n3316_s21.INIT=16'h0900;
  LUT3 n3330_s29 (
    .F(n3330_35),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]) 
);
defparam n3330_s29.INIT=8'hB0;
  LUT3 n3186_s124 (
    .F(n3186_142),
    .I0(reg_command_high_speed_mode),
    .I1(ff_state[0]),
    .I2(ff_state[1]) 
);
defparam n3186_s124.INIT=8'h10;
  LUT4 n3328_s24 (
    .F(n3328_30),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(n3325_18),
    .I3(n3328_28) 
);
defparam n3328_s24.INIT=16'hFB00;
  LUT4 w_next_2_s4 (
    .F(w_next[2]),
    .I0(reg_screen_mode[2]),
    .I1(n2043_6),
    .I2(ff_command[2]),
    .I3(ff_command[3]) 
);
defparam w_next_2_s4.INIT=16'h4000;
  LUT3 w_next_1_s3 (
    .F(w_next[1]),
    .I0(reg_screen_mode[2]),
    .I1(n2043_6),
    .I2(w_next[0]) 
);
defparam w_next_1_s3.INIT=8'h0B;
  LUT4 ff_next_state_2_s19 (
    .F(ff_next_state_2_25),
    .I0(reg_command_high_speed_mode),
    .I1(ff_state[2]),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam ff_next_state_2_s19.INIT=16'h0D00;
  LUT3 ff_source_7_s9 (
    .F(ff_source_7_14),
    .I0(w_status_transfer_ready),
    .I1(ff_state[1]),
    .I2(ff_state[0]) 
);
defparam ff_source_7_s9.INIT=8'h10;
  LUT3 n3329_s32 (
    .F(n3329_38),
    .I0(ff_state[2]),
    .I1(ff_state[1]),
    .I2(ff_state[0]) 
);
defparam n3329_s32.INIT=8'h20;
  LUT4 n3325_s21 (
    .F(n3325_27),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(n3180_187),
    .I3(n3325_24) 
);
defparam n3325_s21.INIT=16'h00BF;
  LUT4 n3329_s33 (
    .F(n3329_40),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(n3180_187),
    .I3(n3329_26) 
);
defparam n3329_s33.INIT=16'hBF00;
  LUT4 n3197_s150 (
    .F(n3197_156),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(n3197_154),
    .I3(n3225_167) 
);
defparam n3197_s150.INIT=16'h4FFF;
  LUT4 ff_cache_vram_wdata_7_s22 (
    .F(ff_cache_vram_wdata_7_30),
    .I0(ff_state[3]),
    .I1(ff_state[2]),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam ff_cache_vram_wdata_7_s22.INIT=16'h0400;
  LUT3 n3315_s23 (
    .F(n3315_30),
    .I0(ff_state[1]),
    .I1(ff_state[3]),
    .I2(ff_state[2]) 
);
defparam n3315_s23.INIT=8'h20;
  LUT3 ff_count_valid_s18 (
    .F(ff_count_valid_24),
    .I0(ff_state[3]),
    .I1(ff_state[2]),
    .I2(ff_read_color_14) 
);
defparam ff_count_valid_s18.INIT=8'h40;
  LUT3 ff_read_color_s9 (
    .F(ff_read_color_16),
    .I0(ff_state[0]),
    .I1(ff_state[3]),
    .I2(ff_state[2]) 
);
defparam ff_read_color_s9.INIT=8'h10;
  LUT4 n3316_s22 (
    .F(n3316_31),
    .I0(ff_state[3]),
    .I1(ff_state[2]),
    .I2(n3225_167),
    .I3(n3316_14) 
);
defparam n3316_s22.INIT=16'h4000;
  LUT4 ff_ny_10_s6 (
    .F(ff_ny_10_11),
    .I0(n524_5),
    .I1(n411_11),
    .I2(n411_12),
    .I3(n3180_195) 
);
defparam ff_ny_10_s6.INIT=16'h00FE;
  LUT4 ff_sy_18_s9 (
    .F(ff_sy_18_15),
    .I0(n623_15),
    .I1(n524_5),
    .I2(n411_11),
    .I3(n411_12) 
);
defparam ff_sy_18_s9.INIT=16'h0001;
  LUT4 w_next_0_s5 (
    .F(w_next[0]),
    .I0(reg_screen_mode[4]),
    .I1(w_next_0_6),
    .I2(ff_command[2]),
    .I3(ff_command[3]) 
);
defparam w_next_0_s5.INIT=16'h8FFF;
  LUT4 n2417_s4 (
    .F(n2417_11),
    .I0(reg_screen_mode[4]),
    .I1(w_next_0_6),
    .I2(ff_start),
    .I3(w_cache_vram_rdata[6]) 
);
defparam n2417_s4.INIT=16'h0800;
  LUT4 n2416_s4 (
    .F(n2416_11),
    .I0(reg_screen_mode[4]),
    .I1(w_next_0_6),
    .I2(ff_start),
    .I3(w_cache_vram_rdata[7]) 
);
defparam n2416_s4.INIT=16'h0800;
  LUT4 n2419_s4 (
    .F(n2419_11),
    .I0(reg_screen_mode[4]),
    .I1(w_next_0_6),
    .I2(ff_start),
    .I3(w_cache_vram_rdata[4]) 
);
defparam n2419_s4.INIT=16'h0800;
  LUT4 n2418_s4 (
    .F(n2418_11),
    .I0(reg_screen_mode[4]),
    .I1(w_next_0_6),
    .I2(ff_start),
    .I3(w_cache_vram_rdata[5]) 
);
defparam n2418_s4.INIT=16'h0800;
  LUT4 n3174_s102 (
    .F(n3174_110),
    .I0(n3174_102),
    .I1(reg_screen_mode[4]),
    .I2(w_next_0_6),
    .I3(n3169_115) 
);
defparam n3174_s102.INIT=16'h00BF;
  LUT4 n3173_s102 (
    .F(n3173_109),
    .I0(n3173_103),
    .I1(reg_screen_mode[4]),
    .I2(w_next_0_6),
    .I3(n3169_115) 
);
defparam n3173_s102.INIT=16'h007F;
  LUT4 n1624_s8 (
    .F(n1624_12),
    .I0(n1624_9),
    .I1(reg_screen_mode[4]),
    .I2(w_next_0_6),
    .I3(n1621_13) 
);
defparam n1624_s8.INIT=16'h3FAA;
  LUT4 n1616_s9 (
    .F(n1616_14),
    .I0(n1616_12),
    .I1(reg_screen_mode[4]),
    .I2(w_next_0_6),
    .I3(n1621_13) 
);
defparam n1616_s9.INIT=16'h3FAA;
  LUT4 n2424_s4 (
    .F(n2424_10),
    .I0(ff_read_byte[7]),
    .I1(w_cache_vram_rdata[7]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n2424_s4.INIT=16'h0C0A;
  LUT2 ff_read_pixel_7_s4 (
    .F(ff_read_pixel_7_15),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_start) 
);
defparam ff_read_pixel_7_s4.INIT=4'hE;
  LUT4 n2425_s4 (
    .F(n2425_10),
    .I0(ff_read_byte[6]),
    .I1(w_cache_vram_rdata[6]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n2425_s4.INIT=16'h0C0A;
  LUT4 n2426_s4 (
    .F(n2426_10),
    .I0(ff_read_byte[5]),
    .I1(w_cache_vram_rdata[5]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n2426_s4.INIT=16'h0C0A;
  LUT4 n2427_s4 (
    .F(n2427_10),
    .I0(ff_read_byte[4]),
    .I1(w_cache_vram_rdata[4]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n2427_s4.INIT=16'h0C0A;
  LUT4 n2428_s4 (
    .F(n2428_10),
    .I0(ff_read_byte[3]),
    .I1(w_cache_vram_rdata[3]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n2428_s4.INIT=16'h0C0A;
  LUT2 n2428_s5 (
    .F(n2428_12),
    .I0(ff_start),
    .I1(w_cache_vram_rdata[3]) 
);
defparam n2428_s5.INIT=4'h4;
  LUT4 n2429_s4 (
    .F(n2429_10),
    .I0(ff_read_byte[2]),
    .I1(w_cache_vram_rdata[2]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n2429_s4.INIT=16'h0C0A;
  LUT2 n2429_s5 (
    .F(n2429_12),
    .I0(ff_start),
    .I1(w_cache_vram_rdata[2]) 
);
defparam n2429_s5.INIT=4'h4;
  LUT4 n2430_s4 (
    .F(n2430_10),
    .I0(ff_read_byte[1]),
    .I1(w_cache_vram_rdata[1]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n2430_s4.INIT=16'h0C0A;
  LUT4 n2431_s4 (
    .F(n2431_10),
    .I0(ff_read_byte[0]),
    .I1(w_cache_vram_rdata[0]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n2431_s4.INIT=16'h0C0A;
  LUT4 ff_color_7_s8 (
    .F(ff_color_7_16),
    .I0(n1903_6),
    .I1(ff_state[4]),
    .I2(ff_state[5]),
    .I3(ff_color_7_12) 
);
defparam ff_color_7_s8.INIT=16'hBAAA;
  LUT4 ff_next_state_1_s21 (
    .F(ff_next_state_1_29),
    .I0(ff_next_state_1_23),
    .I1(ff_next_state_1_16),
    .I2(ff_next_state_5_21),
    .I3(ff_next_state_2_15) 
);
defparam ff_next_state_1_s21.INIT=16'h0100;
  LUT4 ff_next_state_5_s17 (
    .F(ff_next_state_5_23),
    .I0(ff_next_state_1_23),
    .I1(ff_next_state_5_21),
    .I2(ff_next_state_2_23),
    .I3(ff_next_state_2_15) 
);
defparam ff_next_state_5_s17.INIT=16'h0100;
  LUT4 ff_read_color_s10 (
    .F(ff_read_color_18),
    .I0(ff_read_color_14),
    .I1(ff_state[0]),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam ff_read_color_s10.INIT=16'h0200;
  LUT4 ff_cache_vram_wdata_7_s23 (
    .F(ff_cache_vram_wdata_7_32),
    .I0(w_status_transfer_ready),
    .I1(ff_state[1]),
    .I2(ff_state[0]),
    .I3(ff_state[2]) 
);
defparam ff_cache_vram_wdata_7_s23.INIT=16'hEF00;
  LUT4 n3189_s107 (
    .F(n3189_126),
    .I0(ff_wait_counter[3]),
    .I1(ff_wait_counter[2]),
    .I2(ff_wait_counter[0]),
    .I3(ff_wait_counter[1]) 
);
defparam n3189_s107.INIT=16'h0001;
  LUT4 n3329_s35 (
    .F(n3329_45),
    .I0(ff_dy[10]),
    .I1(\w_next_dy[10]_1_1 ),
    .I2(ff_diy),
    .I3(ff_diy) 
);
defparam n3329_s35.INIT=16'h1400;
  DFFCE reg_sx_7_s0 (
    .Q(reg_sx[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n4086_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_6_s0 (
    .Q(reg_sx[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n4086_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_5_s0 (
    .Q(reg_sx[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n4086_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_4_s0 (
    .Q(reg_sx[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n4086_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_3_s0 (
    .Q(reg_sx[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n4086_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_2_s0 (
    .Q(reg_sx[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n4086_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_1_s0 (
    .Q(reg_sx[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n4086_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_0_s0 (
    .Q(reg_sx[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n4086_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_sy_18_s0 (
    .Q(ff_sy[18]),
    .D(n622_5),
    .CLK(clk85m),
    .CE(ff_sy_18_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sy_17_s0 (
    .Q(ff_sy[17]),
    .D(n623_7),
    .CLK(clk85m),
    .CE(ff_sy_18_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sy_16_s0 (
    .Q(ff_sy[16]),
    .D(n624_7),
    .CLK(clk85m),
    .CE(ff_sy_18_9),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_8_s0 (
    .Q(reg_dx[8]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n4329_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_7_s0 (
    .Q(reg_dx[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n4330_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_6_s0 (
    .Q(reg_dx[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n4330_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_5_s0 (
    .Q(reg_dx[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n4330_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_4_s0 (
    .Q(reg_dx[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n4330_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_3_s0 (
    .Q(reg_dx[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n4330_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_2_s0 (
    .Q(reg_dx[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n4330_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_1_s0 (
    .Q(reg_dx[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n4330_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_0_s0 (
    .Q(reg_dx[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n4330_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_dy_10_s0 (
    .Q(ff_dy[10]),
    .D(n1214_3),
    .CLK(clk85m),
    .CE(ff_dy_9_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_dy_9_s0 (
    .Q(ff_dy[9]),
    .D(n1215_3),
    .CLK(clk85m),
    .CE(ff_dy_9_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_dy_8_s0 (
    .Q(ff_dy[8]),
    .D(n1216_3),
    .CLK(clk85m),
    .CE(ff_dy_9_7),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_10_s0 (
    .Q(reg_nx[10]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n4479_8),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_9_s0 (
    .Q(reg_nx[9]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n4479_8),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_8_s0 (
    .Q(reg_nx[8]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n4479_8),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_7_s0 (
    .Q(reg_nx[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n4482_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_6_s0 (
    .Q(reg_nx[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n4482_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_5_s0 (
    .Q(reg_nx[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n4482_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_4_s0 (
    .Q(reg_nx[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n4482_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_3_s0 (
    .Q(reg_nx[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n4482_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_2_s0 (
    .Q(reg_nx[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n4482_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_1_s0 (
    .Q(reg_nx[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n4482_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_0_s0 (
    .Q(reg_nx[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n4482_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_ny_10_s0 (
    .Q(ff_ny[10]),
    .D(n1710_3),
    .CLK(clk85m),
    .CE(ff_ny_10_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_ny_9_s0 (
    .Q(ff_ny[9]),
    .D(n1711_3),
    .CLK(clk85m),
    .CE(ff_ny_10_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_ny_8_s0 (
    .Q(ff_ny[8]),
    .D(n1712_3),
    .CLK(clk85m),
    .CE(ff_ny_10_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_fore_color_7_s0 (
    .Q(ff_fore_color[7]),
    .D(ff_color[7]),
    .CLK(clk85m),
    .CE(n4632_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_fore_color_6_s0 (
    .Q(ff_fore_color[6]),
    .D(ff_color[6]),
    .CLK(clk85m),
    .CE(n4632_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_fore_color_5_s0 (
    .Q(ff_fore_color[5]),
    .D(ff_color[5]),
    .CLK(clk85m),
    .CE(n4632_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_fore_color_4_s0 (
    .Q(ff_fore_color[4]),
    .D(ff_color[4]),
    .CLK(clk85m),
    .CE(n4632_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_fore_color_3_s0 (
    .Q(ff_fore_color[3]),
    .D(ff_color[3]),
    .CLK(clk85m),
    .CE(n4632_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_fore_color_2_s0 (
    .Q(ff_fore_color[2]),
    .D(ff_color[2]),
    .CLK(clk85m),
    .CE(n4632_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_fore_color_1_s0 (
    .Q(ff_fore_color[1]),
    .D(ff_color[1]),
    .CLK(clk85m),
    .CE(n4632_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_fore_color_0_s0 (
    .Q(ff_fore_color[0]),
    .D(ff_color[0]),
    .CLK(clk85m),
    .CE(n4632_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_maj_s0 (
    .Q(ff_maj),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n4647_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_eq_s0 (
    .Q(ff_eq),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n4647_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_dix_s0 (
    .Q(ff_dix),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n4647_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_diy_s0 (
    .Q(ff_diy),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n4647_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_3_s0 (
    .Q(ff_logical_opration[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2053_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_2_s0 (
    .Q(ff_logical_opration[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2053_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_1_s0 (
    .Q(ff_logical_opration[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n2053_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_0_s0 (
    .Q(ff_logical_opration[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2053_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_3_s0 (
    .Q(ff_command[3]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n2053_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_2_s0 (
    .Q(ff_command[2]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n2053_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_1_s0 (
    .Q(ff_command[1]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n2053_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_0_s0 (
    .Q(ff_command[0]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n2053_5),
    .CLEAR(n36_6) 
);
  DFFC ff_start_s0 (
    .Q(ff_start),
    .D(n2053_5),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE reg_vx_15_s0 (
    .Q(reg_vx[15]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n4670_8),
    .CLEAR(n36_6) 
);
  DFFCE reg_vx_14_s0 (
    .Q(reg_vx[14]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n4670_8),
    .CLEAR(n36_6) 
);
  DFFCE reg_vx_13_s0 (
    .Q(reg_vx[13]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n4670_8),
    .CLEAR(n36_6) 
);
  DFFCE reg_vx_12_s0 (
    .Q(reg_vx[12]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n4670_8),
    .CLEAR(n36_6) 
);
  DFFCE reg_vx_11_s0 (
    .Q(reg_vx[11]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n4670_8),
    .CLEAR(n36_6) 
);
  DFFCE reg_vx_10_s0 (
    .Q(reg_vx[10]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n4670_8),
    .CLEAR(n36_6) 
);
  DFFCE reg_vx_9_s0 (
    .Q(reg_vx[9]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n4670_8),
    .CLEAR(n36_6) 
);
  DFFCE reg_vx_8_s0 (
    .Q(reg_vx[8]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n4670_8),
    .CLEAR(n36_6) 
);
  DFFCE reg_vx_7_s0 (
    .Q(reg_vx[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n4678_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_vx_6_s0 (
    .Q(reg_vx[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n4678_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_vx_5_s0 (
    .Q(reg_vx[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n4678_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_vx_4_s0 (
    .Q(reg_vx[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n4678_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_vx_3_s0 (
    .Q(reg_vx[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n4678_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_vx_2_s0 (
    .Q(reg_vx[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n4678_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_vx_1_s0 (
    .Q(reg_vx[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n4678_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_vx_0_s0 (
    .Q(reg_vx[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n4678_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_vy_15_s0 (
    .Q(reg_vy[15]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n4702_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_vy_14_s0 (
    .Q(reg_vy[14]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n4702_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_vy_13_s0 (
    .Q(reg_vy[13]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n4702_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_vy_12_s0 (
    .Q(reg_vy[12]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n4702_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_vy_11_s0 (
    .Q(reg_vy[11]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n4702_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_vy_10_s0 (
    .Q(reg_vy[10]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n4702_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_vy_9_s0 (
    .Q(reg_vy[9]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n4702_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_vy_8_s0 (
    .Q(reg_vy[8]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n4702_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_vy_7_s0 (
    .Q(reg_vy[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n4710_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_vy_6_s0 (
    .Q(reg_vy[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n4710_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_vy_5_s0 (
    .Q(reg_vy[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n4710_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_vy_4_s0 (
    .Q(reg_vy[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n4710_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_vy_3_s0 (
    .Q(reg_vy[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n4710_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_vy_2_s0 (
    .Q(reg_vy[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n4710_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_vy_1_s0 (
    .Q(reg_vy[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n4710_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_vy_0_s0 (
    .Q(reg_vy[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n4710_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_wsx_8_s0 (
    .Q(reg_wsx[8]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n4720_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_wsx_7_s0 (
    .Q(reg_wsx[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n4721_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_wsx_6_s0 (
    .Q(reg_wsx[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n4721_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_wsx_5_s0 (
    .Q(reg_wsx[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n4721_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_wsx_4_s0 (
    .Q(reg_wsx[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n4721_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_wsx_3_s0 (
    .Q(reg_wsx[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n4721_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_wsx_2_s0 (
    .Q(reg_wsx[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n4721_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_wsx_1_s0 (
    .Q(reg_wsx[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n4721_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_wsx_0_s0 (
    .Q(reg_wsx[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n4721_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_wsy_10_s0 (
    .Q(reg_wsy[10]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n4735_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_wsy_9_s0 (
    .Q(reg_wsy[9]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n4735_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_wsy_8_s0 (
    .Q(reg_wsy[8]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n4735_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_wsy_7_s0 (
    .Q(reg_wsy[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n4738_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_wsy_6_s0 (
    .Q(reg_wsy[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n4738_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_wsy_5_s0 (
    .Q(reg_wsy[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n4738_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_wsy_4_s0 (
    .Q(reg_wsy[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n4738_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_wsy_3_s0 (
    .Q(reg_wsy[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n4738_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_wsy_2_s0 (
    .Q(reg_wsy[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n4738_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_wsy_1_s0 (
    .Q(reg_wsy[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n4738_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_wsy_0_s0 (
    .Q(reg_wsy[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n4738_5),
    .CLEAR(n36_6) 
);
  DFFPE reg_wex_7_s0 (
    .Q(reg_wex[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n4749_5),
    .PRESET(n36_6) 
);
  DFFPE reg_wex_6_s0 (
    .Q(reg_wex[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n4749_5),
    .PRESET(n36_6) 
);
  DFFPE reg_wex_5_s0 (
    .Q(reg_wex[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n4749_5),
    .PRESET(n36_6) 
);
  DFFPE reg_wex_4_s0 (
    .Q(reg_wex[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n4749_5),
    .PRESET(n36_6) 
);
  DFFPE reg_wex_3_s0 (
    .Q(reg_wex[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n4749_5),
    .PRESET(n36_6) 
);
  DFFPE reg_wex_2_s0 (
    .Q(reg_wex[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n4749_5),
    .PRESET(n36_6) 
);
  DFFPE reg_wex_1_s0 (
    .Q(reg_wex[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n4749_5),
    .PRESET(n36_6) 
);
  DFFPE reg_wex_0_s0 (
    .Q(reg_wex[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n4749_5),
    .PRESET(n36_6) 
);
  DFFPE reg_wey_10_s0 (
    .Q(reg_wey[10]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n4763_5),
    .PRESET(n36_6) 
);
  DFFPE reg_wey_9_s0 (
    .Q(reg_wey[9]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n4763_5),
    .PRESET(n36_6) 
);
  DFFPE reg_wey_8_s0 (
    .Q(reg_wey[8]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n4763_5),
    .PRESET(n36_6) 
);
  DFFPE reg_wey_7_s0 (
    .Q(reg_wey[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n4766_5),
    .PRESET(n36_6) 
);
  DFFPE reg_wey_6_s0 (
    .Q(reg_wey[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n4766_5),
    .PRESET(n36_6) 
);
  DFFPE reg_wey_5_s0 (
    .Q(reg_wey[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n4766_5),
    .PRESET(n36_6) 
);
  DFFPE reg_wey_4_s0 (
    .Q(reg_wey[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n4766_5),
    .PRESET(n36_6) 
);
  DFFPE reg_wey_3_s0 (
    .Q(reg_wey[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n4766_5),
    .PRESET(n36_6) 
);
  DFFPE reg_wey_2_s0 (
    .Q(reg_wey[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n4766_5),
    .PRESET(n36_6) 
);
  DFFPE reg_wey_1_s0 (
    .Q(reg_wey[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n4766_5),
    .PRESET(n36_6) 
);
  DFFPE reg_wey_0_s0 (
    .Q(reg_wey[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n4766_5),
    .PRESET(n36_6) 
);
  DFFCE ff_cache_vram_address_17_s0 (
    .Q(ff_cache_vram_address[17]),
    .D(n3197_150),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_21),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_16_s0 (
    .Q(ff_cache_vram_address[16]),
    .D(n3198_135),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_21),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_15_s0 (
    .Q(ff_cache_vram_address[15]),
    .D(n3199_135),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_21),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_14_s0 (
    .Q(ff_cache_vram_address[14]),
    .D(n3200_135),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_21),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_13_s0 (
    .Q(ff_cache_vram_address[13]),
    .D(n3201_135),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_21),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_12_s0 (
    .Q(ff_cache_vram_address[12]),
    .D(n3202_135),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_21),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_11_s0 (
    .Q(ff_cache_vram_address[11]),
    .D(n3203_135),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_21),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_10_s0 (
    .Q(ff_cache_vram_address[10]),
    .D(n3204_135),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_21),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_9_s0 (
    .Q(ff_cache_vram_address[9]),
    .D(n3205_135),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_21),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_8_s0 (
    .Q(ff_cache_vram_address[8]),
    .D(n3206_135),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_21),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_7_s0 (
    .Q(ff_cache_vram_address[7]),
    .D(n3207_135),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_21),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_6_s0 (
    .Q(ff_cache_vram_address[6]),
    .D(n3208_135),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_21),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_5_s0 (
    .Q(ff_cache_vram_address[5]),
    .D(n3209_135),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_21),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_4_s0 (
    .Q(ff_cache_vram_address[4]),
    .D(n3210_135),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_21),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_3_s0 (
    .Q(ff_cache_vram_address[3]),
    .D(n3211_135),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_21),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_2_s0 (
    .Q(ff_cache_vram_address[2]),
    .D(n3212_135),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_21),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_1_s0 (
    .Q(ff_cache_vram_address[1]),
    .D(n3213_135),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_21),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_0_s0 (
    .Q(ff_cache_vram_address[0]),
    .D(n3214_135),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_21),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_write_s0 (
    .Q(ff_cache_vram_write),
    .D(n3168_179),
    .CLK(clk85m),
    .CE(ff_cache_vram_write_18),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_7_s0 (
    .Q(ff_cache_vram_wdata[7]),
    .D(n3169_107),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_6_s0 (
    .Q(ff_cache_vram_wdata[6]),
    .D(n3170_98),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_5_s0 (
    .Q(ff_cache_vram_wdata[5]),
    .D(n3171_98),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_4_s0 (
    .Q(ff_cache_vram_wdata[4]),
    .D(n3172_98),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_3_s0 (
    .Q(ff_cache_vram_wdata[3]),
    .D(n3173_98),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_2_s0 (
    .Q(ff_cache_vram_wdata[2]),
    .D(n3174_98),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_1_s0 (
    .Q(ff_cache_vram_wdata[1]),
    .D(n3175_99),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_0_s0 (
    .Q(ff_cache_vram_wdata[0]),
    .D(n3176_99),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_12),
    .CLEAR(n36_6) 
);
  DFFE ff_source_7_s0 (
    .Q(ff_source[7]),
    .D(n3307_7),
    .CLK(clk85m),
    .CE(ff_source_7_7) 
);
  DFFE ff_source_6_s0 (
    .Q(ff_source[6]),
    .D(n3308_7),
    .CLK(clk85m),
    .CE(ff_source_7_7) 
);
  DFFE ff_source_5_s0 (
    .Q(ff_source[5]),
    .D(n3309_7),
    .CLK(clk85m),
    .CE(ff_source_7_7) 
);
  DFFE ff_source_4_s0 (
    .Q(ff_source[4]),
    .D(n3310_7),
    .CLK(clk85m),
    .CE(ff_source_7_7) 
);
  DFFE ff_source_3_s0 (
    .Q(ff_source[3]),
    .D(n3311_7),
    .CLK(clk85m),
    .CE(ff_source_7_7) 
);
  DFFE ff_source_2_s0 (
    .Q(ff_source[2]),
    .D(n3312_7),
    .CLK(clk85m),
    .CE(ff_source_7_7) 
);
  DFFE ff_source_1_s0 (
    .Q(ff_source[1]),
    .D(n3313_7),
    .CLK(clk85m),
    .CE(ff_source_7_7) 
);
  DFFE ff_source_0_s0 (
    .Q(ff_source[0]),
    .D(n3314_7),
    .CLK(clk85m),
    .CE(ff_source_7_7) 
);
  DFFE ff_wait_counter_7_s0 (
    .Q(ff_wait_counter[7]),
    .D(n3186_133),
    .CLK(clk85m),
    .CE(ff_wait_counter_7_14) 
);
  DFFE ff_wait_counter_6_s0 (
    .Q(ff_wait_counter[6]),
    .D(n3187_123),
    .CLK(clk85m),
    .CE(ff_wait_counter_7_14) 
);
  DFFE ff_wait_counter_5_s0 (
    .Q(ff_wait_counter[5]),
    .D(n3188_120),
    .CLK(clk85m),
    .CE(ff_wait_counter_7_14) 
);
  DFFE ff_wait_counter_4_s0 (
    .Q(ff_wait_counter[4]),
    .D(n3189_123),
    .CLK(clk85m),
    .CE(ff_wait_counter_7_14) 
);
  DFFE ff_wait_counter_3_s0 (
    .Q(ff_wait_counter[3]),
    .D(n3190_123),
    .CLK(clk85m),
    .CE(ff_wait_counter_7_14) 
);
  DFFE ff_wait_counter_2_s0 (
    .Q(ff_wait_counter[2]),
    .D(n3191_123),
    .CLK(clk85m),
    .CE(ff_wait_counter_7_14) 
);
  DFFE ff_wait_counter_1_s0 (
    .Q(ff_wait_counter[1]),
    .D(n3192_124),
    .CLK(clk85m),
    .CE(ff_wait_counter_7_14) 
);
  DFFE ff_wait_counter_0_s0 (
    .Q(ff_wait_counter[0]),
    .D(n3193_124),
    .CLK(clk85m),
    .CE(ff_wait_counter_7_14) 
);
  DFFE ff_bit_count_2_s0 (
    .Q(ff_bit_count[2]),
    .D(n3194_83),
    .CLK(clk85m),
    .CE(ff_bit_count_2_8) 
);
  DFFE ff_bit_count_1_s0 (
    .Q(ff_bit_count[1]),
    .D(n3195_82),
    .CLK(clk85m),
    .CE(ff_bit_count_2_8) 
);
  DFFE ff_bit_count_0_s0 (
    .Q(ff_bit_count[0]),
    .D(n3196_82),
    .CLK(clk85m),
    .CE(ff_bit_count_2_8) 
);
  DFFE ff_next_state_5_s0 (
    .Q(ff_next_state[5]),
    .D(n3223_180),
    .CLK(clk85m),
    .CE(ff_next_state_5_23) 
);
  DFFE ff_next_state_4_s0 (
    .Q(ff_next_state[4]),
    .D(n3224_162),
    .CLK(clk85m),
    .CE(ff_next_state_5_23) 
);
  DFFE ff_next_state_3_s0 (
    .Q(ff_next_state[3]),
    .D(n3225_163),
    .CLK(clk85m),
    .CE(ff_next_state_5_23) 
);
  DFFE ff_next_state_2_s0 (
    .Q(ff_next_state[2]),
    .D(n3226_149),
    .CLK(clk85m),
    .CE(ff_next_state_2_13) 
);
  DFFE ff_next_state_1_s0 (
    .Q(ff_next_state[1]),
    .D(n3227_159),
    .CLK(clk85m),
    .CE(ff_next_state_1_29) 
);
  DFFE ff_next_state_0_s0 (
    .Q(ff_next_state[0]),
    .D(n3228_174),
    .CLK(clk85m),
    .CE(ff_next_state_0_17) 
);
  DFFE ff_xsel_1_s0 (
    .Q(ff_xsel[1]),
    .D(n3229_116),
    .CLK(clk85m),
    .CE(ff_xsel_1_15) 
);
  DFFE ff_xsel_0_s0 (
    .Q(ff_xsel[0]),
    .D(n3230_109),
    .CLK(clk85m),
    .CE(ff_xsel_1_15) 
);
  DFFCE reg_sx_8_s0 (
    .Q(reg_sx[8]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n4085_8),
    .CLEAR(n36_6) 
);
  DFFPE reg_wex_8_s0 (
    .Q(reg_wex[8]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n4748_8),
    .PRESET(n36_6) 
);
  DFFCE ff_sx_17_s1 (
    .Q(ff_sx[17]),
    .D(n410_7),
    .CLK(clk85m),
    .CE(ff_sx_17_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_17_s1.INIT=1'b0;
  DFFCE ff_sx_16_s1 (
    .Q(ff_sx[16]),
    .D(n411_3),
    .CLK(clk85m),
    .CE(ff_sx_17_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_16_s1.INIT=1'b0;
  DFFCE ff_sx_15_s1 (
    .Q(ff_sx[15]),
    .D(n412_3),
    .CLK(clk85m),
    .CE(ff_sx_17_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_15_s1.INIT=1'b0;
  DFFCE ff_sx_14_s1 (
    .Q(ff_sx[14]),
    .D(n413_3),
    .CLK(clk85m),
    .CE(ff_sx_17_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_14_s1.INIT=1'b0;
  DFFCE ff_sx_13_s1 (
    .Q(ff_sx[13]),
    .D(n414_3),
    .CLK(clk85m),
    .CE(ff_sx_17_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_13_s1.INIT=1'b0;
  DFFCE ff_sx_12_s1 (
    .Q(ff_sx[12]),
    .D(n415_3),
    .CLK(clk85m),
    .CE(ff_sx_17_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_12_s1.INIT=1'b0;
  DFFCE ff_sx_11_s1 (
    .Q(ff_sx[11]),
    .D(n416_3),
    .CLK(clk85m),
    .CE(ff_sx_17_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_11_s1.INIT=1'b0;
  DFFCE ff_sx_10_s1 (
    .Q(ff_sx[10]),
    .D(n417_3),
    .CLK(clk85m),
    .CE(ff_sx_17_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_10_s1.INIT=1'b0;
  DFFCE ff_sx_9_s1 (
    .Q(ff_sx[9]),
    .D(n418_3),
    .CLK(clk85m),
    .CE(ff_sx_17_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_9_s1.INIT=1'b0;
  DFFCE ff_sx_8_s1 (
    .Q(w_status_border_position[8]),
    .D(n419_3),
    .CLK(clk85m),
    .CE(ff_sx_17_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_8_s1.INIT=1'b0;
  DFFCE ff_sx_7_s1 (
    .Q(w_status_border_position[7]),
    .D(n420_7),
    .CLK(clk85m),
    .CE(ff_sx_17_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_7_s1.INIT=1'b0;
  DFFCE ff_sx_6_s1 (
    .Q(w_status_border_position[6]),
    .D(n421_7),
    .CLK(clk85m),
    .CE(ff_sx_17_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_6_s1.INIT=1'b0;
  DFFCE ff_sx_5_s1 (
    .Q(w_status_border_position[5]),
    .D(n422_7),
    .CLK(clk85m),
    .CE(ff_sx_17_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_5_s1.INIT=1'b0;
  DFFCE ff_sx_4_s1 (
    .Q(w_status_border_position[4]),
    .D(n423_7),
    .CLK(clk85m),
    .CE(ff_sx_17_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_4_s1.INIT=1'b0;
  DFFCE ff_sx_3_s1 (
    .Q(w_status_border_position[3]),
    .D(n424_7),
    .CLK(clk85m),
    .CE(ff_sx_17_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_3_s1.INIT=1'b0;
  DFFCE ff_sx_2_s1 (
    .Q(w_status_border_position[2]),
    .D(n425_7),
    .CLK(clk85m),
    .CE(ff_sx_17_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_2_s1.INIT=1'b0;
  DFFCE ff_sx_1_s1 (
    .Q(w_status_border_position[1]),
    .D(n426_7),
    .CLK(clk85m),
    .CE(ff_sx_17_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_1_s1.INIT=1'b0;
  DFFCE ff_sx_0_s1 (
    .Q(w_status_border_position[0]),
    .D(n427_7),
    .CLK(clk85m),
    .CE(ff_sx_17_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_0_s1.INIT=1'b0;
  DFFCE ff_sx2_17_s1 (
    .Q(ff_sx2[17]),
    .D(n816_7),
    .CLK(clk85m),
    .CE(ff_sx2_17_8),
    .CLEAR(n36_6) 
);
defparam ff_sx2_17_s1.INIT=1'b0;
  DFFCE ff_sx2_16_s1 (
    .Q(ff_sx2[16]),
    .D(n817_3),
    .CLK(clk85m),
    .CE(ff_sx2_17_8),
    .CLEAR(n36_6) 
);
defparam ff_sx2_16_s1.INIT=1'b0;
  DFFCE ff_sx2_15_s1 (
    .Q(ff_sx2[15]),
    .D(n818_3),
    .CLK(clk85m),
    .CE(ff_sx2_17_8),
    .CLEAR(n36_6) 
);
defparam ff_sx2_15_s1.INIT=1'b0;
  DFFCE ff_sx2_14_s1 (
    .Q(ff_sx2[14]),
    .D(n819_3),
    .CLK(clk85m),
    .CE(ff_sx2_17_8),
    .CLEAR(n36_6) 
);
defparam ff_sx2_14_s1.INIT=1'b0;
  DFFCE ff_sx2_13_s1 (
    .Q(ff_sx2[13]),
    .D(n820_3),
    .CLK(clk85m),
    .CE(ff_sx2_17_8),
    .CLEAR(n36_6) 
);
defparam ff_sx2_13_s1.INIT=1'b0;
  DFFCE ff_sx2_12_s1 (
    .Q(ff_sx2[12]),
    .D(n821_3),
    .CLK(clk85m),
    .CE(ff_sx2_17_8),
    .CLEAR(n36_6) 
);
defparam ff_sx2_12_s1.INIT=1'b0;
  DFFCE ff_sx2_11_s1 (
    .Q(ff_sx2[11]),
    .D(n822_3),
    .CLK(clk85m),
    .CE(ff_sx2_17_8),
    .CLEAR(n36_6) 
);
defparam ff_sx2_11_s1.INIT=1'b0;
  DFFCE ff_sx2_10_s1 (
    .Q(ff_sx2[10]),
    .D(n823_3),
    .CLK(clk85m),
    .CE(ff_sx2_17_8),
    .CLEAR(n36_6) 
);
defparam ff_sx2_10_s1.INIT=1'b0;
  DFFCE ff_sx2_9_s1 (
    .Q(ff_sx2[9]),
    .D(n824_3),
    .CLK(clk85m),
    .CE(ff_sx2_17_8),
    .CLEAR(n36_6) 
);
defparam ff_sx2_9_s1.INIT=1'b0;
  DFFCE ff_sx2_8_s1 (
    .Q(ff_sx2[8]),
    .D(n825_3),
    .CLK(clk85m),
    .CE(ff_sx2_17_8),
    .CLEAR(n36_6) 
);
defparam ff_sx2_8_s1.INIT=1'b0;
  DFFCE ff_sx2_7_s1 (
    .Q(ff_sx2[7]),
    .D(n826_7),
    .CLK(clk85m),
    .CE(ff_sx2_17_8),
    .CLEAR(n36_6) 
);
defparam ff_sx2_7_s1.INIT=1'b0;
  DFFCE ff_sx2_6_s1 (
    .Q(ff_sx2[6]),
    .D(n827_7),
    .CLK(clk85m),
    .CE(ff_sx2_17_8),
    .CLEAR(n36_6) 
);
defparam ff_sx2_6_s1.INIT=1'b0;
  DFFCE ff_sx2_5_s1 (
    .Q(ff_sx2[5]),
    .D(n828_7),
    .CLK(clk85m),
    .CE(ff_sx2_17_8),
    .CLEAR(n36_6) 
);
defparam ff_sx2_5_s1.INIT=1'b0;
  DFFCE ff_sx2_4_s1 (
    .Q(ff_sx2[4]),
    .D(n829_7),
    .CLK(clk85m),
    .CE(ff_sx2_17_8),
    .CLEAR(n36_6) 
);
defparam ff_sx2_4_s1.INIT=1'b0;
  DFFCE ff_sx2_3_s1 (
    .Q(ff_sx2[3]),
    .D(n830_7),
    .CLK(clk85m),
    .CE(ff_sx2_17_8),
    .CLEAR(n36_6) 
);
defparam ff_sx2_3_s1.INIT=1'b0;
  DFFCE ff_sx2_2_s1 (
    .Q(ff_sx2[2]),
    .D(n831_7),
    .CLK(clk85m),
    .CE(ff_sx2_17_8),
    .CLEAR(n36_6) 
);
defparam ff_sx2_2_s1.INIT=1'b0;
  DFFCE ff_sx2_1_s1 (
    .Q(ff_sx2[1]),
    .D(n832_7),
    .CLK(clk85m),
    .CE(ff_sx2_17_8),
    .CLEAR(n36_6) 
);
defparam ff_sx2_1_s1.INIT=1'b0;
  DFFCE ff_sx2_0_s1 (
    .Q(ff_sx2[0]),
    .D(n833_7),
    .CLK(clk85m),
    .CE(ff_sx2_17_8),
    .CLEAR(n36_6) 
);
defparam ff_sx2_0_s1.INIT=1'b0;
  DFFCE ff_sy2_18_s1 (
    .Q(ff_sy2[18]),
    .D(n834_3),
    .CLK(clk85m),
    .CE(ff_sx2_17_8),
    .CLEAR(n36_6) 
);
defparam ff_sy2_18_s1.INIT=1'b0;
  DFFCE ff_sy2_17_s1 (
    .Q(ff_sy2[17]),
    .D(n835_3),
    .CLK(clk85m),
    .CE(ff_sx2_17_8),
    .CLEAR(n36_6) 
);
defparam ff_sy2_17_s1.INIT=1'b0;
  DFFCE ff_sy2_16_s1 (
    .Q(ff_sy2[16]),
    .D(n836_3),
    .CLK(clk85m),
    .CE(ff_sx2_17_8),
    .CLEAR(n36_6) 
);
defparam ff_sy2_16_s1.INIT=1'b0;
  DFFCE ff_sy2_15_s1 (
    .Q(ff_sy2[15]),
    .D(n837_3),
    .CLK(clk85m),
    .CE(ff_sx2_17_8),
    .CLEAR(n36_6) 
);
defparam ff_sy2_15_s1.INIT=1'b0;
  DFFCE ff_sy2_14_s1 (
    .Q(ff_sy2[14]),
    .D(n838_3),
    .CLK(clk85m),
    .CE(ff_sx2_17_8),
    .CLEAR(n36_6) 
);
defparam ff_sy2_14_s1.INIT=1'b0;
  DFFCE ff_sy2_13_s1 (
    .Q(ff_sy2[13]),
    .D(n839_3),
    .CLK(clk85m),
    .CE(ff_sx2_17_8),
    .CLEAR(n36_6) 
);
defparam ff_sy2_13_s1.INIT=1'b0;
  DFFCE ff_sy2_12_s1 (
    .Q(ff_sy2[12]),
    .D(n840_3),
    .CLK(clk85m),
    .CE(ff_sx2_17_8),
    .CLEAR(n36_6) 
);
defparam ff_sy2_12_s1.INIT=1'b0;
  DFFCE ff_sy2_11_s1 (
    .Q(ff_sy2[11]),
    .D(n841_3),
    .CLK(clk85m),
    .CE(ff_sx2_17_8),
    .CLEAR(n36_6) 
);
defparam ff_sy2_11_s1.INIT=1'b0;
  DFFCE ff_sy2_10_s1 (
    .Q(ff_sy2[10]),
    .D(n842_3),
    .CLK(clk85m),
    .CE(ff_sx2_17_8),
    .CLEAR(n36_6) 
);
defparam ff_sy2_10_s1.INIT=1'b0;
  DFFCE ff_sy2_9_s1 (
    .Q(ff_sy2[9]),
    .D(n843_3),
    .CLK(clk85m),
    .CE(ff_sx2_17_8),
    .CLEAR(n36_6) 
);
defparam ff_sy2_9_s1.INIT=1'b0;
  DFFCE ff_sy2_8_s1 (
    .Q(ff_sy2[8]),
    .D(n844_3),
    .CLK(clk85m),
    .CE(ff_sx2_17_8),
    .CLEAR(n36_6) 
);
defparam ff_sy2_8_s1.INIT=1'b0;
  DFFCE ff_sy2_7_s1 (
    .Q(ff_sy2[7]),
    .D(n845_3),
    .CLK(clk85m),
    .CE(ff_sx2_17_8),
    .CLEAR(n36_6) 
);
defparam ff_sy2_7_s1.INIT=1'b0;
  DFFCE ff_sy2_6_s1 (
    .Q(ff_sy2[6]),
    .D(n846_3),
    .CLK(clk85m),
    .CE(ff_sx2_17_8),
    .CLEAR(n36_6) 
);
defparam ff_sy2_6_s1.INIT=1'b0;
  DFFCE ff_sy2_5_s1 (
    .Q(ff_sy2[5]),
    .D(n847_3),
    .CLK(clk85m),
    .CE(ff_sx2_17_8),
    .CLEAR(n36_6) 
);
defparam ff_sy2_5_s1.INIT=1'b0;
  DFFCE ff_sy2_4_s1 (
    .Q(ff_sy2[4]),
    .D(n848_3),
    .CLK(clk85m),
    .CE(ff_sx2_17_8),
    .CLEAR(n36_6) 
);
defparam ff_sy2_4_s1.INIT=1'b0;
  DFFCE ff_sy2_3_s1 (
    .Q(ff_sy2[3]),
    .D(n849_3),
    .CLK(clk85m),
    .CE(ff_sx2_17_8),
    .CLEAR(n36_6) 
);
defparam ff_sy2_3_s1.INIT=1'b0;
  DFFCE ff_sy2_2_s1 (
    .Q(ff_sy2[2]),
    .D(n850_3),
    .CLK(clk85m),
    .CE(ff_sx2_17_8),
    .CLEAR(n36_6) 
);
defparam ff_sy2_2_s1.INIT=1'b0;
  DFFCE ff_sy2_1_s1 (
    .Q(ff_sy2[1]),
    .D(n851_3),
    .CLK(clk85m),
    .CE(ff_sx2_17_8),
    .CLEAR(n36_6) 
);
defparam ff_sy2_1_s1.INIT=1'b0;
  DFFCE ff_sy2_0_s1 (
    .Q(ff_sy2[0]),
    .D(n852_3),
    .CLK(clk85m),
    .CE(ff_sx2_17_8),
    .CLEAR(n36_6) 
);
defparam ff_sy2_0_s1.INIT=1'b0;
  DFFCE ff_dy_7_s1 (
    .Q(ff_dy[7]),
    .D(n1228_3),
    .CLK(clk85m),
    .CE(ff_dy_7_8),
    .CLEAR(n36_6) 
);
defparam ff_dy_7_s1.INIT=1'b0;
  DFFCE ff_dy_6_s1 (
    .Q(ff_dy[6]),
    .D(n1229_3),
    .CLK(clk85m),
    .CE(ff_dy_7_8),
    .CLEAR(n36_6) 
);
defparam ff_dy_6_s1.INIT=1'b0;
  DFFCE ff_dy_5_s1 (
    .Q(ff_dy[5]),
    .D(n1230_3),
    .CLK(clk85m),
    .CE(ff_dy_7_8),
    .CLEAR(n36_6) 
);
defparam ff_dy_5_s1.INIT=1'b0;
  DFFCE ff_dy_4_s1 (
    .Q(ff_dy[4]),
    .D(n1231_3),
    .CLK(clk85m),
    .CE(ff_dy_7_8),
    .CLEAR(n36_6) 
);
defparam ff_dy_4_s1.INIT=1'b0;
  DFFCE ff_dy_3_s1 (
    .Q(ff_dy[3]),
    .D(n1232_3),
    .CLK(clk85m),
    .CE(ff_dy_7_8),
    .CLEAR(n36_6) 
);
defparam ff_dy_3_s1.INIT=1'b0;
  DFFCE ff_dy_2_s1 (
    .Q(ff_dy[2]),
    .D(n1233_3),
    .CLK(clk85m),
    .CE(ff_dy_7_8),
    .CLEAR(n36_6) 
);
defparam ff_dy_2_s1.INIT=1'b0;
  DFFCE ff_dy_1_s1 (
    .Q(ff_dy[1]),
    .D(n1234_3),
    .CLK(clk85m),
    .CE(ff_dy_7_8),
    .CLEAR(n36_6) 
);
defparam ff_dy_1_s1.INIT=1'b0;
  DFFCE ff_dy_0_s1 (
    .Q(ff_dy[0]),
    .D(n1235_3),
    .CLK(clk85m),
    .CE(ff_dy_7_8),
    .CLEAR(n36_6) 
);
defparam ff_dy_0_s1.INIT=1'b0;
  DFFCE ff_nyb_11_s1 (
    .Q(ff_nyb[11]),
    .D(n1807_7),
    .CLK(clk85m),
    .CE(ff_sx_17_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_11_s1.INIT=1'b0;
  DFFCE ff_nyb_10_s1 (
    .Q(ff_nyb[10]),
    .D(n1808_7),
    .CLK(clk85m),
    .CE(ff_sx_17_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_10_s1.INIT=1'b0;
  DFFCE ff_nyb_9_s1 (
    .Q(ff_nyb[9]),
    .D(n1809_3),
    .CLK(clk85m),
    .CE(ff_sx_17_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_9_s1.INIT=1'b0;
  DFFCE ff_nyb_8_s1 (
    .Q(ff_nyb[8]),
    .D(n1810_3),
    .CLK(clk85m),
    .CE(ff_sx_17_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_8_s1.INIT=1'b0;
  DFFCE ff_nyb_7_s1 (
    .Q(ff_nyb[7]),
    .D(n1811_3),
    .CLK(clk85m),
    .CE(ff_sx_17_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_7_s1.INIT=1'b0;
  DFFCE ff_nyb_6_s1 (
    .Q(ff_nyb[6]),
    .D(n1812_3),
    .CLK(clk85m),
    .CE(ff_sx_17_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_6_s1.INIT=1'b0;
  DFFCE ff_nyb_5_s1 (
    .Q(ff_nyb[5]),
    .D(n1813_3),
    .CLK(clk85m),
    .CE(ff_sx_17_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_5_s1.INIT=1'b0;
  DFFCE ff_nyb_4_s1 (
    .Q(ff_nyb[4]),
    .D(n1814_3),
    .CLK(clk85m),
    .CE(ff_sx_17_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_4_s1.INIT=1'b0;
  DFFCE ff_nyb_3_s1 (
    .Q(ff_nyb[3]),
    .D(n1815_3),
    .CLK(clk85m),
    .CE(ff_sx_17_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_3_s1.INIT=1'b0;
  DFFCE ff_nyb_2_s1 (
    .Q(ff_nyb[2]),
    .D(n1816_3),
    .CLK(clk85m),
    .CE(ff_sx_17_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_2_s1.INIT=1'b0;
  DFFCE ff_nyb_1_s1 (
    .Q(ff_nyb[1]),
    .D(n1817_3),
    .CLK(clk85m),
    .CE(ff_sx_17_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_1_s1.INIT=1'b0;
  DFFCE ff_nyb_0_s1 (
    .Q(ff_nyb[0]),
    .D(n1818_3),
    .CLK(clk85m),
    .CE(ff_sx_17_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_0_s1.INIT=1'b0;
  DFFCE ff_color_7_s1 (
    .Q(ff_color[7]),
    .D(n1903_3),
    .CLK(clk85m),
    .CE(ff_color_7_16),
    .CLEAR(n36_6) 
);
defparam ff_color_7_s1.INIT=1'b0;
  DFFCE ff_color_6_s1 (
    .Q(ff_color[6]),
    .D(n1904_3),
    .CLK(clk85m),
    .CE(ff_color_7_16),
    .CLEAR(n36_6) 
);
defparam ff_color_6_s1.INIT=1'b0;
  DFFCE ff_color_5_s1 (
    .Q(ff_color[5]),
    .D(n1905_3),
    .CLK(clk85m),
    .CE(ff_color_7_16),
    .CLEAR(n36_6) 
);
defparam ff_color_5_s1.INIT=1'b0;
  DFFCE ff_color_4_s1 (
    .Q(ff_color[4]),
    .D(n1906_3),
    .CLK(clk85m),
    .CE(ff_color_7_16),
    .CLEAR(n36_6) 
);
defparam ff_color_4_s1.INIT=1'b0;
  DFFCE ff_color_3_s1 (
    .Q(ff_color[3]),
    .D(n1907_3),
    .CLK(clk85m),
    .CE(ff_color_7_16),
    .CLEAR(n36_6) 
);
defparam ff_color_3_s1.INIT=1'b0;
  DFFCE ff_color_2_s1 (
    .Q(ff_color[2]),
    .D(n1908_3),
    .CLK(clk85m),
    .CE(ff_color_7_16),
    .CLEAR(n36_6) 
);
defparam ff_color_2_s1.INIT=1'b0;
  DFFCE ff_color_1_s1 (
    .Q(ff_color[1]),
    .D(n1909_3),
    .CLK(clk85m),
    .CE(ff_color_7_16),
    .CLEAR(n36_6) 
);
defparam ff_color_1_s1.INIT=1'b0;
  DFFCE ff_color_0_s1 (
    .Q(ff_color[0]),
    .D(n1910_3),
    .CLK(clk85m),
    .CE(ff_color_7_16),
    .CLEAR(n36_6) 
);
defparam ff_color_0_s1.INIT=1'b0;
  DFFCE ff_read_color_s1 (
    .Q(ff_read_color),
    .D(n1934_9),
    .CLK(clk85m),
    .CE(ff_read_color_8),
    .CLEAR(n36_6) 
);
defparam ff_read_color_s1.INIT=1'b0;
  DFFCE ff_transfer_ready_s1 (
    .Q(w_status_transfer_ready),
    .D(n1989_9),
    .CLK(clk85m),
    .CE(ff_transfer_ready_6),
    .CLEAR(n36_6) 
);
defparam ff_transfer_ready_s1.INIT=1'b0;
  DFFCE ff_command_execute_s1 (
    .Q(w_status_command_execute),
    .D(ff_start),
    .CLK(clk85m),
    .CE(ff_command_execute_6),
    .CLEAR(n36_6) 
);
defparam ff_command_execute_s1.INIT=1'b0;
  DFFCE ff_read_pixel_7_s1 (
    .Q(w_status_color[7]),
    .D(n2416_11),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_7_s1.INIT=1'b0;
  DFFCE ff_read_pixel_6_s1 (
    .Q(w_status_color[6]),
    .D(n2417_11),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_6_s1.INIT=1'b0;
  DFFCE ff_read_pixel_5_s1 (
    .Q(w_status_color[5]),
    .D(n2418_11),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_5_s1.INIT=1'b0;
  DFFCE ff_read_pixel_4_s1 (
    .Q(w_status_color[4]),
    .D(n2419_11),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_4_s1.INIT=1'b0;
  DFFCE ff_read_pixel_3_s1 (
    .Q(w_status_color[3]),
    .D(n2420_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_3_s1.INIT=1'b0;
  DFFCE ff_read_pixel_2_s1 (
    .Q(w_status_color[2]),
    .D(n2421_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_2_s1.INIT=1'b0;
  DFFCE ff_read_pixel_1_s1 (
    .Q(w_status_color[1]),
    .D(n2422_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_1_s1.INIT=1'b0;
  DFFCE ff_read_pixel_0_s1 (
    .Q(w_status_color[0]),
    .D(n2423_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_0_s1.INIT=1'b0;
  DFFCE ff_sy_15_s1 (
    .Q(ff_sy[15]),
    .D(n644_7),
    .CLK(clk85m),
    .CE(ff_sy_15_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_sy_14_s1 (
    .Q(ff_sy[14]),
    .D(n645_7),
    .CLK(clk85m),
    .CE(ff_sy_15_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_sy_13_s1 (
    .Q(ff_sy[13]),
    .D(n646_7),
    .CLK(clk85m),
    .CE(ff_sy_15_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_sy_12_s1 (
    .Q(ff_sy[12]),
    .D(n647_7),
    .CLK(clk85m),
    .CE(ff_sy_15_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_sy_11_s1 (
    .Q(ff_sy[11]),
    .D(n648_7),
    .CLK(clk85m),
    .CE(ff_sy_15_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_sy_10_s1 (
    .Q(ff_sy[10]),
    .D(n649_7),
    .CLK(clk85m),
    .CE(ff_sy_15_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_sy_9_s1 (
    .Q(ff_sy[9]),
    .D(n650_7),
    .CLK(clk85m),
    .CE(ff_sy_15_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_sy_8_s1 (
    .Q(ff_sy[8]),
    .D(n651_7),
    .CLK(clk85m),
    .CE(ff_sy_15_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_sy_7_s1 (
    .Q(ff_sy[7]),
    .D(n652_9),
    .CLK(clk85m),
    .CE(ff_sy_15_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_sy_6_s1 (
    .Q(ff_sy[6]),
    .D(n653_9),
    .CLK(clk85m),
    .CE(ff_sy_15_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_sy_5_s1 (
    .Q(ff_sy[5]),
    .D(n654_9),
    .CLK(clk85m),
    .CE(ff_sy_15_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_sy_4_s1 (
    .Q(ff_sy[4]),
    .D(n655_9),
    .CLK(clk85m),
    .CE(ff_sy_15_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_sy_3_s1 (
    .Q(ff_sy[3]),
    .D(n656_9),
    .CLK(clk85m),
    .CE(ff_sy_15_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_sy_2_s1 (
    .Q(ff_sy[2]),
    .D(n657_9),
    .CLK(clk85m),
    .CE(ff_sy_15_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_sy_1_s1 (
    .Q(ff_sy[1]),
    .D(n658_9),
    .CLK(clk85m),
    .CE(ff_sy_15_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_sy_0_s1 (
    .Q(ff_sy[0]),
    .D(n659_9),
    .CLK(clk85m),
    .CE(ff_sy_15_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_8_s1 (
    .Q(ff_dx[8]),
    .D(n1111_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_7_s1 (
    .Q(ff_dx[7]),
    .D(n1112_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_6_s1 (
    .Q(ff_dx[6]),
    .D(n1113_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_5_s1 (
    .Q(ff_dx[5]),
    .D(n1114_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_4_s1 (
    .Q(ff_dx[4]),
    .D(n1115_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_3_s1 (
    .Q(ff_dx[3]),
    .D(n1116_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_2_s1 (
    .Q(ff_dx[2]),
    .D(n1117_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_1_s1 (
    .Q(ff_dx[1]),
    .D(n1118_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_0_s1 (
    .Q(ff_dx[0]),
    .D(n1119_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_nx_10_s1 (
    .Q(ff_nx[10]),
    .D(n1614_13),
    .CLK(clk85m),
    .CE(ff_nx_10_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_nx_9_s1 (
    .Q(ff_nx[9]),
    .D(n1615_5),
    .CLK(clk85m),
    .CE(ff_nx_10_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_nx_8_s1 (
    .Q(ff_nx[8]),
    .D(n1616_5),
    .CLK(clk85m),
    .CE(ff_nx_10_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_nx_7_s1 (
    .Q(ff_nx[7]),
    .D(n1617_5),
    .CLK(clk85m),
    .CE(ff_nx_10_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_nx_6_s1 (
    .Q(ff_nx[6]),
    .D(n1618_5),
    .CLK(clk85m),
    .CE(ff_nx_10_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_nx_5_s1 (
    .Q(ff_nx[5]),
    .D(n1619_5),
    .CLK(clk85m),
    .CE(ff_nx_10_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_nx_4_s1 (
    .Q(ff_nx[4]),
    .D(n1620_5),
    .CLK(clk85m),
    .CE(ff_nx_10_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_nx_3_s1 (
    .Q(ff_nx[3]),
    .D(n1621_5),
    .CLK(clk85m),
    .CE(ff_nx_10_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_nx_2_s1 (
    .Q(ff_nx[2]),
    .D(n1622_5),
    .CLK(clk85m),
    .CE(ff_nx_10_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_nx_1_s1 (
    .Q(ff_nx[1]),
    .D(n1623_5),
    .CLK(clk85m),
    .CE(ff_nx_10_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_nx_0_s1 (
    .Q(ff_nx[0]),
    .D(n1624_5),
    .CLK(clk85m),
    .CE(ff_nx_10_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_ny_7_s1 (
    .Q(ff_ny[7]),
    .D(n1746_4),
    .CLK(clk85m),
    .CE(n1746_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_ny_6_s1 (
    .Q(ff_ny[6]),
    .D(n1747_4),
    .CLK(clk85m),
    .CE(n1746_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_ny_5_s1 (
    .Q(ff_ny[5]),
    .D(n1748_4),
    .CLK(clk85m),
    .CE(n1746_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_ny_4_s1 (
    .Q(ff_ny[4]),
    .D(n1749_4),
    .CLK(clk85m),
    .CE(n1746_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_ny_3_s1 (
    .Q(ff_ny[3]),
    .D(n1750_4),
    .CLK(clk85m),
    .CE(n1746_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_ny_2_s1 (
    .Q(ff_ny[2]),
    .D(n1751_4),
    .CLK(clk85m),
    .CE(n1746_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_ny_1_s1 (
    .Q(ff_ny[1]),
    .D(n1752_4),
    .CLK(clk85m),
    .CE(n1746_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_ny_0_s1 (
    .Q(ff_ny[0]),
    .D(n1753_4),
    .CLK(clk85m),
    .CE(n1746_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_border_detect_s1 (
    .Q(w_status_border_detect),
    .D(w_cache_flush_end),
    .CLK(clk85m),
    .CE(ff_border_detect_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_5_s1 (
    .Q(ff_state[5]),
    .D(n3325_13),
    .CLK(clk85m),
    .CE(ff_state_2_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_4_s1 (
    .Q(ff_state[4]),
    .D(n3326_14),
    .CLK(clk85m),
    .CE(ff_state_2_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_3_s1 (
    .Q(ff_state[3]),
    .D(n3180_182),
    .CLK(clk85m),
    .CE(ff_state_3_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_2_s1 (
    .Q(ff_state[2]),
    .D(n3328_10),
    .CLK(clk85m),
    .CE(ff_state_2_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_1_s1 (
    .Q(ff_state[1]),
    .D(n3329_8),
    .CLK(clk85m),
    .CE(ff_state_2_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_0_s1 (
    .Q(ff_state[0]),
    .D(n3330_8),
    .CLK(clk85m),
    .CE(ff_state_0_16),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_flush_start_s1 (
    .Q(ff_cache_flush_start),
    .D(n3317_12),
    .CLK(clk85m),
    .CE(ff_cache_flush_start_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_valid_s1 (
    .Q(ff_cache_vram_valid),
    .D(n3318_16),
    .CLK(clk85m),
    .CE(ff_cache_vram_valid_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_valid_s1 (
    .Q(ff_count_valid),
    .D(n3315_17),
    .CLK(clk85m),
    .CE(ff_count_valid_16),
    .CLEAR(n36_6) 
);
  DFFCE ff_border_detect_request_s1 (
    .Q(ff_border_detect_request),
    .D(n3316_10),
    .CLK(clk85m),
    .CE(n3316_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_wait_count_5_s1 (
    .Q(ff_wait_count[5]),
    .D(n3321_13),
    .CLK(clk85m),
    .CE(ff_wait_count_5_12),
    .CLEAR(n36_6) 
);
  DFFC ff_read_byte_7_s3 (
    .Q(ff_read_byte[7]),
    .D(n2424_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_7_s3.INIT=1'b0;
  DFFC ff_read_byte_6_s3 (
    .Q(ff_read_byte[6]),
    .D(n2425_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_6_s3.INIT=1'b0;
  DFFC ff_read_byte_5_s3 (
    .Q(ff_read_byte[5]),
    .D(n2426_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_5_s3.INIT=1'b0;
  DFFC ff_read_byte_4_s3 (
    .Q(ff_read_byte[4]),
    .D(n2427_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_4_s3.INIT=1'b0;
  DFFC ff_read_byte_3_s3 (
    .Q(ff_read_byte[3]),
    .D(n2428_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_3_s3.INIT=1'b0;
  DFFC ff_read_byte_2_s3 (
    .Q(ff_read_byte[2]),
    .D(n2429_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_2_s3.INIT=1'b0;
  DFFC ff_read_byte_1_s3 (
    .Q(ff_read_byte[1]),
    .D(n2430_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_1_s3.INIT=1'b0;
  DFFC ff_read_byte_0_s3 (
    .Q(ff_read_byte[0]),
    .D(n2431_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_0_s3.INIT=1'b0;
  ALU n3042_s20 (
    .SUM(n3042_21_SUM),
    .COUT(n3042_24),
    .I0(GND),
    .I1(w_status_border_position[8]),
    .I3(GND),
    .CIN(reg_wsx[0]) 
);
defparam n3042_s20.ALU_MODE=1;
  ALU n3042_s21 (
    .SUM(n3042_22_SUM),
    .COUT(n3042_26),
    .I0(reg_wsx[1]),
    .I1(ff_sx[9]),
    .I3(GND),
    .CIN(n3042_24) 
);
defparam n3042_s21.ALU_MODE=1;
  ALU n3042_s22 (
    .SUM(n3042_23_SUM),
    .COUT(n3042_28),
    .I0(reg_wsx[2]),
    .I1(ff_sx[10]),
    .I3(GND),
    .CIN(n3042_26) 
);
defparam n3042_s22.ALU_MODE=1;
  ALU n3042_s23 (
    .SUM(n3042_24_SUM),
    .COUT(n3042_30),
    .I0(reg_wsx[3]),
    .I1(ff_sx[11]),
    .I3(GND),
    .CIN(n3042_28) 
);
defparam n3042_s23.ALU_MODE=1;
  ALU n3042_s24 (
    .SUM(n3042_25_SUM),
    .COUT(n3042_32),
    .I0(reg_wsx[4]),
    .I1(ff_sx[12]),
    .I3(GND),
    .CIN(n3042_30) 
);
defparam n3042_s24.ALU_MODE=1;
  ALU n3042_s25 (
    .SUM(n3042_26_SUM),
    .COUT(n3042_34),
    .I0(reg_wsx[5]),
    .I1(ff_sx[13]),
    .I3(GND),
    .CIN(n3042_32) 
);
defparam n3042_s25.ALU_MODE=1;
  ALU n3042_s26 (
    .SUM(n3042_27_SUM),
    .COUT(n3042_36),
    .I0(reg_wsx[6]),
    .I1(ff_sx[14]),
    .I3(GND),
    .CIN(n3042_34) 
);
defparam n3042_s26.ALU_MODE=1;
  ALU n3042_s27 (
    .SUM(n3042_28_SUM),
    .COUT(n3042_38),
    .I0(reg_wsx[7]),
    .I1(ff_sx[15]),
    .I3(GND),
    .CIN(n3042_36) 
);
defparam n3042_s27.ALU_MODE=1;
  ALU n3042_s28 (
    .SUM(n3042_29_SUM),
    .COUT(n3042_40),
    .I0(reg_wsx[8]),
    .I1(ff_sx[16]),
    .I3(GND),
    .CIN(n3042_38) 
);
defparam n3042_s28.ALU_MODE=1;
  ALU n3043_s22 (
    .SUM(n3043_23_SUM),
    .COUT(n3043_26),
    .I0(GND),
    .I1(ff_sy[8]),
    .I3(GND),
    .CIN(reg_wsy[0]) 
);
defparam n3043_s22.ALU_MODE=1;
  ALU n3043_s23 (
    .SUM(n3043_24_SUM),
    .COUT(n3043_28),
    .I0(reg_wsy[1]),
    .I1(ff_sy[9]),
    .I3(GND),
    .CIN(n3043_26) 
);
defparam n3043_s23.ALU_MODE=1;
  ALU n3043_s24 (
    .SUM(n3043_25_SUM),
    .COUT(n3043_30),
    .I0(reg_wsy[2]),
    .I1(ff_sy[10]),
    .I3(GND),
    .CIN(n3043_28) 
);
defparam n3043_s24.ALU_MODE=1;
  ALU n3043_s25 (
    .SUM(n3043_26_SUM),
    .COUT(n3043_32),
    .I0(reg_wsy[3]),
    .I1(ff_sy[11]),
    .I3(GND),
    .CIN(n3043_30) 
);
defparam n3043_s25.ALU_MODE=1;
  ALU n3043_s26 (
    .SUM(n3043_27_SUM),
    .COUT(n3043_34),
    .I0(reg_wsy[4]),
    .I1(ff_sy[12]),
    .I3(GND),
    .CIN(n3043_32) 
);
defparam n3043_s26.ALU_MODE=1;
  ALU n3043_s27 (
    .SUM(n3043_28_SUM),
    .COUT(n3043_36),
    .I0(reg_wsy[5]),
    .I1(ff_sy[13]),
    .I3(GND),
    .CIN(n3043_34) 
);
defparam n3043_s27.ALU_MODE=1;
  ALU n3043_s28 (
    .SUM(n3043_29_SUM),
    .COUT(n3043_38),
    .I0(reg_wsy[6]),
    .I1(ff_sy[14]),
    .I3(GND),
    .CIN(n3043_36) 
);
defparam n3043_s28.ALU_MODE=1;
  ALU n3043_s29 (
    .SUM(n3043_30_SUM),
    .COUT(n3043_40),
    .I0(reg_wsy[7]),
    .I1(ff_sy[15]),
    .I3(GND),
    .CIN(n3043_38) 
);
defparam n3043_s29.ALU_MODE=1;
  ALU n3043_s30 (
    .SUM(n3043_31_SUM),
    .COUT(n3043_42),
    .I0(reg_wsy[8]),
    .I1(ff_sy[16]),
    .I3(GND),
    .CIN(n3043_40) 
);
defparam n3043_s30.ALU_MODE=1;
  ALU n3043_s31 (
    .SUM(n3043_32_SUM),
    .COUT(n3043_44),
    .I0(reg_wsy[9]),
    .I1(ff_sy[17]),
    .I3(GND),
    .CIN(n3043_42) 
);
defparam n3043_s31.ALU_MODE=1;
  ALU n3043_s32 (
    .SUM(n3043_33_SUM),
    .COUT(n3043_46),
    .I0(reg_wsy[10]),
    .I1(ff_sy[18]),
    .I3(GND),
    .CIN(n3043_44) 
);
defparam n3043_s32.ALU_MODE=1;
  ALU n3045_s21 (
    .SUM(n3045_22_SUM),
    .COUT(n3045_26),
    .I0(GND),
    .I1(reg_wex[0]),
    .I3(GND),
    .CIN(w_status_border_position[8]) 
);
defparam n3045_s21.ALU_MODE=1;
  ALU n3045_s22 (
    .SUM(n3045_23_SUM),
    .COUT(n3045_28),
    .I0(ff_sx[9]),
    .I1(reg_wex[1]),
    .I3(GND),
    .CIN(n3045_26) 
);
defparam n3045_s22.ALU_MODE=1;
  ALU n3045_s23 (
    .SUM(n3045_24_SUM),
    .COUT(n3045_30),
    .I0(ff_sx[10]),
    .I1(reg_wex[2]),
    .I3(GND),
    .CIN(n3045_28) 
);
defparam n3045_s23.ALU_MODE=1;
  ALU n3045_s24 (
    .SUM(n3045_25_SUM),
    .COUT(n3045_32),
    .I0(ff_sx[11]),
    .I1(reg_wex[3]),
    .I3(GND),
    .CIN(n3045_30) 
);
defparam n3045_s24.ALU_MODE=1;
  ALU n3045_s25 (
    .SUM(n3045_26_SUM),
    .COUT(n3045_34),
    .I0(ff_sx[12]),
    .I1(reg_wex[4]),
    .I3(GND),
    .CIN(n3045_32) 
);
defparam n3045_s25.ALU_MODE=1;
  ALU n3045_s26 (
    .SUM(n3045_27_SUM),
    .COUT(n3045_36),
    .I0(ff_sx[13]),
    .I1(reg_wex[5]),
    .I3(GND),
    .CIN(n3045_34) 
);
defparam n3045_s26.ALU_MODE=1;
  ALU n3045_s27 (
    .SUM(n3045_28_SUM),
    .COUT(n3045_38),
    .I0(ff_sx[14]),
    .I1(reg_wex[6]),
    .I3(GND),
    .CIN(n3045_36) 
);
defparam n3045_s27.ALU_MODE=1;
  ALU n3045_s28 (
    .SUM(n3045_29_SUM),
    .COUT(n3045_40),
    .I0(ff_sx[15]),
    .I1(reg_wex[7]),
    .I3(GND),
    .CIN(n3045_38) 
);
defparam n3045_s28.ALU_MODE=1;
  ALU n3045_s29 (
    .SUM(n3045_30_SUM),
    .COUT(n3045_42),
    .I0(ff_sx[16]),
    .I1(reg_wex[8]),
    .I3(GND),
    .CIN(n3045_40) 
);
defparam n3045_s29.ALU_MODE=1;
  ALU n3047_s22 (
    .SUM(n3047_23_SUM),
    .COUT(n3047_26),
    .I0(GND),
    .I1(reg_wey[0]),
    .I3(GND),
    .CIN(ff_sy[8]) 
);
defparam n3047_s22.ALU_MODE=1;
  ALU n3047_s23 (
    .SUM(n3047_24_SUM),
    .COUT(n3047_28),
    .I0(ff_sy[9]),
    .I1(reg_wey[1]),
    .I3(GND),
    .CIN(n3047_26) 
);
defparam n3047_s23.ALU_MODE=1;
  ALU n3047_s24 (
    .SUM(n3047_25_SUM),
    .COUT(n3047_30),
    .I0(ff_sy[10]),
    .I1(reg_wey[2]),
    .I3(GND),
    .CIN(n3047_28) 
);
defparam n3047_s24.ALU_MODE=1;
  ALU n3047_s25 (
    .SUM(n3047_26_SUM),
    .COUT(n3047_32),
    .I0(ff_sy[11]),
    .I1(reg_wey[3]),
    .I3(GND),
    .CIN(n3047_30) 
);
defparam n3047_s25.ALU_MODE=1;
  ALU n3047_s26 (
    .SUM(n3047_27_SUM),
    .COUT(n3047_34),
    .I0(ff_sy[12]),
    .I1(reg_wey[4]),
    .I3(GND),
    .CIN(n3047_32) 
);
defparam n3047_s26.ALU_MODE=1;
  ALU n3047_s27 (
    .SUM(n3047_28_SUM),
    .COUT(n3047_36),
    .I0(ff_sy[13]),
    .I1(reg_wey[5]),
    .I3(GND),
    .CIN(n3047_34) 
);
defparam n3047_s27.ALU_MODE=1;
  ALU n3047_s28 (
    .SUM(n3047_29_SUM),
    .COUT(n3047_38),
    .I0(ff_sy[14]),
    .I1(reg_wey[6]),
    .I3(GND),
    .CIN(n3047_36) 
);
defparam n3047_s28.ALU_MODE=1;
  ALU n3047_s29 (
    .SUM(n3047_30_SUM),
    .COUT(n3047_40),
    .I0(ff_sy[15]),
    .I1(reg_wey[7]),
    .I3(GND),
    .CIN(n3047_38) 
);
defparam n3047_s29.ALU_MODE=1;
  ALU n3047_s30 (
    .SUM(n3047_31_SUM),
    .COUT(n3047_42),
    .I0(ff_sy[16]),
    .I1(reg_wey[8]),
    .I3(GND),
    .CIN(n3047_40) 
);
defparam n3047_s30.ALU_MODE=1;
  ALU n3047_s31 (
    .SUM(n3047_32_SUM),
    .COUT(n3047_44),
    .I0(ff_sy[17]),
    .I1(reg_wey[9]),
    .I3(GND),
    .CIN(n3047_42) 
);
defparam n3047_s31.ALU_MODE=1;
  ALU n3047_s32 (
    .SUM(n3047_33_SUM),
    .COUT(n3047_46),
    .I0(ff_sy[18]),
    .I1(reg_wey[10]),
    .I3(GND),
    .CIN(n3047_44) 
);
defparam n3047_s32.ALU_MODE=1;
  ALU \w_next_sx[0]_1_s  (
    .SUM(w_next_sx[0]),
    .COUT(\w_next_sx[0]_1_1 ),
    .I0(w_status_border_position[8]),
    .I1(w_next[0]),
    .I3(ff_dix_3_4),
    .CIN(ff_dix) 
);
defparam \w_next_sx[0]_1_s .ALU_MODE=2;
  ALU \w_next_sx[1]_1_s  (
    .SUM(w_next_sx[1]),
    .COUT(\w_next_sx[1]_1_1 ),
    .I0(ff_sx[9]),
    .I1(w_next[1]),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[0]_1_1 ) 
);
defparam \w_next_sx[1]_1_s .ALU_MODE=2;
  ALU \w_next_sx[2]_1_s  (
    .SUM(w_next_sx[2]),
    .COUT(\w_next_sx[2]_1_1 ),
    .I0(ff_sx[10]),
    .I1(w_next[2]),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[1]_1_1 ) 
);
defparam \w_next_sx[2]_1_s .ALU_MODE=2;
  ALU \w_next_sx[3]_1_s  (
    .SUM(w_next_sx[3]),
    .COUT(\w_next_sx[3]_1_1 ),
    .I0(ff_sx[11]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[2]_1_1 ) 
);
defparam \w_next_sx[3]_1_s .ALU_MODE=2;
  ALU \w_next_sx[4]_1_s  (
    .SUM(w_next_sx[4]),
    .COUT(\w_next_sx[4]_1_1 ),
    .I0(ff_sx[12]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[3]_1_1 ) 
);
defparam \w_next_sx[4]_1_s .ALU_MODE=2;
  ALU \w_next_sx[5]_1_s  (
    .SUM(w_next_sx[5]),
    .COUT(\w_next_sx[5]_1_1 ),
    .I0(ff_sx[13]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[4]_1_1 ) 
);
defparam \w_next_sx[5]_1_s .ALU_MODE=2;
  ALU \w_next_sx[6]_1_s  (
    .SUM(w_next_sx[6]),
    .COUT(\w_next_sx[6]_1_1 ),
    .I0(ff_sx[14]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[5]_1_1 ) 
);
defparam \w_next_sx[6]_1_s .ALU_MODE=2;
  ALU \w_next_sx[7]_1_s  (
    .SUM(w_next_sx[7]),
    .COUT(\w_next_sx[7]_1_1 ),
    .I0(ff_sx[15]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[6]_1_1 ) 
);
defparam \w_next_sx[7]_1_s .ALU_MODE=2;
  ALU \w_next_sx[8]_1_s  (
    .SUM(w_next_sx[8]),
    .COUT(\w_next_sx[8]_1_1 ),
    .I0(ff_sx[16]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[7]_1_1 ) 
);
defparam \w_next_sx[8]_1_s .ALU_MODE=2;
  ALU \w_next_sx[9]_1_s  (
    .SUM(w_next_sx[9]),
    .COUT(\w_next_sx[9]_1_0_COUT ),
    .I0(ff_sx[17]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[8]_1_1 ) 
);
defparam \w_next_sx[9]_1_s .ALU_MODE=2;
  ALU \w_next_sy[0]_1_s  (
    .SUM(w_next_sy[0]),
    .COUT(\w_next_sy[0]_1_1 ),
    .I0(ff_sy[8]),
    .I1(VCC),
    .I3(ff_diy_3_4),
    .CIN(ff_diy) 
);
defparam \w_next_sy[0]_1_s .ALU_MODE=2;
  ALU \w_next_sy[1]_1_s  (
    .SUM(w_next_sy[1]),
    .COUT(\w_next_sy[1]_1_1 ),
    .I0(ff_sy[9]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[0]_1_1 ) 
);
defparam \w_next_sy[1]_1_s .ALU_MODE=2;
  ALU \w_next_sy[2]_1_s  (
    .SUM(w_next_sy[2]),
    .COUT(\w_next_sy[2]_1_1 ),
    .I0(ff_sy[10]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[1]_1_1 ) 
);
defparam \w_next_sy[2]_1_s .ALU_MODE=2;
  ALU \w_next_sy[3]_1_s  (
    .SUM(w_next_sy[3]),
    .COUT(\w_next_sy[3]_1_1 ),
    .I0(ff_sy[11]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[2]_1_1 ) 
);
defparam \w_next_sy[3]_1_s .ALU_MODE=2;
  ALU \w_next_sy[4]_1_s  (
    .SUM(w_next_sy[4]),
    .COUT(\w_next_sy[4]_1_1 ),
    .I0(ff_sy[12]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[3]_1_1 ) 
);
defparam \w_next_sy[4]_1_s .ALU_MODE=2;
  ALU \w_next_sy[5]_1_s  (
    .SUM(w_next_sy[5]),
    .COUT(\w_next_sy[5]_1_1 ),
    .I0(ff_sy[13]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[4]_1_1 ) 
);
defparam \w_next_sy[5]_1_s .ALU_MODE=2;
  ALU \w_next_sy[6]_1_s  (
    .SUM(w_next_sy[6]),
    .COUT(\w_next_sy[6]_1_1 ),
    .I0(ff_sy[14]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[5]_1_1 ) 
);
defparam \w_next_sy[6]_1_s .ALU_MODE=2;
  ALU \w_next_sy[7]_1_s  (
    .SUM(w_next_sy[7]),
    .COUT(\w_next_sy[7]_1_1 ),
    .I0(ff_sy[15]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[6]_1_1 ) 
);
defparam \w_next_sy[7]_1_s .ALU_MODE=2;
  ALU \w_next_sy[8]_1_s  (
    .SUM(w_next_sy[8]),
    .COUT(\w_next_sy[8]_1_1 ),
    .I0(ff_sy[16]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[7]_1_1 ) 
);
defparam \w_next_sy[8]_1_s .ALU_MODE=2;
  ALU \w_next_sy[9]_1_s  (
    .SUM(w_next_sy[9]),
    .COUT(\w_next_sy[9]_1_1 ),
    .I0(ff_sy[17]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[8]_1_1 ) 
);
defparam \w_next_sy[9]_1_s .ALU_MODE=2;
  ALU \w_next_sy[10]_1_s  (
    .SUM(w_next_sy[10]),
    .COUT(\w_next_sy[10]_1_0_COUT ),
    .I0(ff_sy[18]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[9]_1_1 ) 
);
defparam \w_next_sy[10]_1_s .ALU_MODE=2;
  ALU \w_next_dx[0]_1_s  (
    .SUM(w_next_dx[0]),
    .COUT(\w_next_dx[0]_1_1 ),
    .I0(ff_dx[0]),
    .I1(w_next[0]),
    .I3(ff_dix_3_4),
    .CIN(ff_dix) 
);
defparam \w_next_dx[0]_1_s .ALU_MODE=2;
  ALU \w_next_dx[1]_1_s  (
    .SUM(w_next_dx[1]),
    .COUT(\w_next_dx[1]_1_1 ),
    .I0(ff_dx[1]),
    .I1(w_next[1]),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[0]_1_1 ) 
);
defparam \w_next_dx[1]_1_s .ALU_MODE=2;
  ALU \w_next_dx[2]_1_s  (
    .SUM(w_next_dx[2]),
    .COUT(\w_next_dx[2]_1_1 ),
    .I0(ff_dx[2]),
    .I1(w_next[2]),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[1]_1_1 ) 
);
defparam \w_next_dx[2]_1_s .ALU_MODE=2;
  ALU \w_next_dx[3]_1_s  (
    .SUM(w_next_dx[3]),
    .COUT(\w_next_dx[3]_1_1 ),
    .I0(ff_dx[3]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[2]_1_1 ) 
);
defparam \w_next_dx[3]_1_s .ALU_MODE=2;
  ALU \w_next_dx[4]_1_s  (
    .SUM(w_next_dx[4]),
    .COUT(\w_next_dx[4]_1_1 ),
    .I0(ff_dx[4]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[3]_1_1 ) 
);
defparam \w_next_dx[4]_1_s .ALU_MODE=2;
  ALU \w_next_dx[5]_1_s  (
    .SUM(w_next_dx[5]),
    .COUT(\w_next_dx[5]_1_1 ),
    .I0(ff_dx[5]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[4]_1_1 ) 
);
defparam \w_next_dx[5]_1_s .ALU_MODE=2;
  ALU \w_next_dx[6]_1_s  (
    .SUM(w_next_dx[6]),
    .COUT(\w_next_dx[6]_1_1 ),
    .I0(ff_dx[6]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[5]_1_1 ) 
);
defparam \w_next_dx[6]_1_s .ALU_MODE=2;
  ALU \w_next_dx[7]_1_s  (
    .SUM(w_next_dx[7]),
    .COUT(\w_next_dx[7]_1_1 ),
    .I0(ff_dx[7]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[6]_1_1 ) 
);
defparam \w_next_dx[7]_1_s .ALU_MODE=2;
  ALU \w_next_dx[8]_1_s  (
    .SUM(w_next_dx[8]),
    .COUT(\w_next_dx[8]_1_1 ),
    .I0(ff_dx[8]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[7]_1_1 ) 
);
defparam \w_next_dx[8]_1_s .ALU_MODE=2;
  ALU \w_next_dx[9]_1_s  (
    .SUM(w_next_dx[9]),
    .COUT(\w_next_dx[9]_1_0_COUT ),
    .I0(GND),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[8]_1_1 ) 
);
defparam \w_next_dx[9]_1_s .ALU_MODE=2;
  ALU \w_next_dy[0]_1_s  (
    .SUM(w_next_dy[0]),
    .COUT(\w_next_dy[0]_1_1 ),
    .I0(ff_dy[0]),
    .I1(VCC),
    .I3(ff_diy_3_4),
    .CIN(ff_diy) 
);
defparam \w_next_dy[0]_1_s .ALU_MODE=2;
  ALU \w_next_dy[1]_1_s  (
    .SUM(w_next_dy[1]),
    .COUT(\w_next_dy[1]_1_1 ),
    .I0(ff_dy[1]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[0]_1_1 ) 
);
defparam \w_next_dy[1]_1_s .ALU_MODE=2;
  ALU \w_next_dy[2]_1_s  (
    .SUM(w_next_dy[2]),
    .COUT(\w_next_dy[2]_1_1 ),
    .I0(ff_dy[2]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[1]_1_1 ) 
);
defparam \w_next_dy[2]_1_s .ALU_MODE=2;
  ALU \w_next_dy[3]_1_s  (
    .SUM(w_next_dy[3]),
    .COUT(\w_next_dy[3]_1_1 ),
    .I0(ff_dy[3]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[2]_1_1 ) 
);
defparam \w_next_dy[3]_1_s .ALU_MODE=2;
  ALU \w_next_dy[4]_1_s  (
    .SUM(w_next_dy[4]),
    .COUT(\w_next_dy[4]_1_1 ),
    .I0(ff_dy[4]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[3]_1_1 ) 
);
defparam \w_next_dy[4]_1_s .ALU_MODE=2;
  ALU \w_next_dy[5]_1_s  (
    .SUM(w_next_dy[5]),
    .COUT(\w_next_dy[5]_1_1 ),
    .I0(ff_dy[5]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[4]_1_1 ) 
);
defparam \w_next_dy[5]_1_s .ALU_MODE=2;
  ALU \w_next_dy[6]_1_s  (
    .SUM(w_next_dy[6]),
    .COUT(\w_next_dy[6]_1_1 ),
    .I0(ff_dy[6]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[5]_1_1 ) 
);
defparam \w_next_dy[6]_1_s .ALU_MODE=2;
  ALU \w_next_dy[7]_1_s  (
    .SUM(w_next_dy[7]),
    .COUT(\w_next_dy[7]_1_1 ),
    .I0(ff_dy[7]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[6]_1_1 ) 
);
defparam \w_next_dy[7]_1_s .ALU_MODE=2;
  ALU \w_next_dy[8]_1_s  (
    .SUM(w_next_dy[8]),
    .COUT(\w_next_dy[8]_1_1 ),
    .I0(ff_dy[8]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[7]_1_1 ) 
);
defparam \w_next_dy[8]_1_s .ALU_MODE=2;
  ALU \w_next_dy[9]_1_s  (
    .SUM(w_next_dy[9]),
    .COUT(\w_next_dy[9]_1_1 ),
    .I0(ff_dy[9]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[8]_1_1 ) 
);
defparam \w_next_dy[9]_1_s .ALU_MODE=2;
  ALU \w_next_dy[10]_1_s  (
    .SUM(w_next_dy[10]),
    .COUT(\w_next_dy[10]_1_1 ),
    .I0(ff_dy[10]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[9]_1_1 ) 
);
defparam \w_next_dy[10]_1_s .ALU_MODE=2;
  ALU n311_s (
    .SUM(n311_1),
    .COUT(n311_2),
    .I0(w_status_border_position[0]),
    .I1(reg_vx[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n311_s.ALU_MODE=0;
  ALU n310_s (
    .SUM(n310_1),
    .COUT(n310_2),
    .I0(w_status_border_position[1]),
    .I1(reg_vx[1]),
    .I3(GND),
    .CIN(n311_2) 
);
defparam n310_s.ALU_MODE=0;
  ALU n309_s (
    .SUM(n309_1),
    .COUT(n309_2),
    .I0(w_status_border_position[2]),
    .I1(reg_vx[2]),
    .I3(GND),
    .CIN(n310_2) 
);
defparam n309_s.ALU_MODE=0;
  ALU n308_s (
    .SUM(n308_1),
    .COUT(n308_2),
    .I0(w_status_border_position[3]),
    .I1(reg_vx[3]),
    .I3(GND),
    .CIN(n309_2) 
);
defparam n308_s.ALU_MODE=0;
  ALU n307_s (
    .SUM(n307_1),
    .COUT(n307_2),
    .I0(w_status_border_position[4]),
    .I1(reg_vx[4]),
    .I3(GND),
    .CIN(n308_2) 
);
defparam n307_s.ALU_MODE=0;
  ALU n306_s (
    .SUM(n306_1),
    .COUT(n306_2),
    .I0(w_status_border_position[5]),
    .I1(reg_vx[5]),
    .I3(GND),
    .CIN(n307_2) 
);
defparam n306_s.ALU_MODE=0;
  ALU n305_s (
    .SUM(n305_1),
    .COUT(n305_2),
    .I0(w_status_border_position[6]),
    .I1(reg_vx[6]),
    .I3(GND),
    .CIN(n306_2) 
);
defparam n305_s.ALU_MODE=0;
  ALU n304_s (
    .SUM(n304_1),
    .COUT(n304_2),
    .I0(w_status_border_position[7]),
    .I1(reg_vx[7]),
    .I3(GND),
    .CIN(n305_2) 
);
defparam n304_s.ALU_MODE=0;
  ALU n303_s (
    .SUM(n303_1),
    .COUT(n303_2),
    .I0(w_status_border_position[8]),
    .I1(reg_vx[8]),
    .I3(GND),
    .CIN(n304_2) 
);
defparam n303_s.ALU_MODE=0;
  ALU n302_s (
    .SUM(n302_1),
    .COUT(n302_2),
    .I0(ff_sx[9]),
    .I1(reg_vx[9]),
    .I3(GND),
    .CIN(n303_2) 
);
defparam n302_s.ALU_MODE=0;
  ALU n301_s (
    .SUM(n301_1),
    .COUT(n301_2),
    .I0(ff_sx[10]),
    .I1(reg_vx[10]),
    .I3(GND),
    .CIN(n302_2) 
);
defparam n301_s.ALU_MODE=0;
  ALU n300_s (
    .SUM(n300_1),
    .COUT(n300_2),
    .I0(ff_sx[11]),
    .I1(reg_vx[11]),
    .I3(GND),
    .CIN(n301_2) 
);
defparam n300_s.ALU_MODE=0;
  ALU n299_s (
    .SUM(n299_1),
    .COUT(n299_2),
    .I0(ff_sx[12]),
    .I1(reg_vx[12]),
    .I3(GND),
    .CIN(n300_2) 
);
defparam n299_s.ALU_MODE=0;
  ALU n298_s (
    .SUM(n298_1),
    .COUT(n298_2),
    .I0(ff_sx[13]),
    .I1(reg_vx[13]),
    .I3(GND),
    .CIN(n299_2) 
);
defparam n298_s.ALU_MODE=0;
  ALU n297_s (
    .SUM(n297_1),
    .COUT(n297_2),
    .I0(ff_sx[14]),
    .I1(reg_vx[14]),
    .I3(GND),
    .CIN(n298_2) 
);
defparam n297_s.ALU_MODE=0;
  ALU n296_s (
    .SUM(n296_1),
    .COUT(n296_2),
    .I0(ff_sx[15]),
    .I1(reg_vx[15]),
    .I3(GND),
    .CIN(n297_2) 
);
defparam n296_s.ALU_MODE=0;
  ALU n295_s (
    .SUM(n295_1),
    .COUT(n295_2),
    .I0(ff_sx[16]),
    .I1(reg_vx[15]),
    .I3(GND),
    .CIN(n296_2) 
);
defparam n295_s.ALU_MODE=0;
  ALU n294_s (
    .SUM(n294_1),
    .COUT(n294_0_COUT),
    .I0(ff_sx[17]),
    .I1(reg_vx[15]),
    .I3(GND),
    .CIN(n295_2) 
);
defparam n294_s.ALU_MODE=0;
  ALU n502_s (
    .SUM(n502_1),
    .COUT(n502_2),
    .I0(ff_sy2[0]),
    .I1(reg_vx[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n502_s.ALU_MODE=0;
  ALU n501_s (
    .SUM(n501_1),
    .COUT(n501_2),
    .I0(ff_sy2[1]),
    .I1(reg_vx[1]),
    .I3(GND),
    .CIN(n502_2) 
);
defparam n501_s.ALU_MODE=0;
  ALU n500_s (
    .SUM(n500_1),
    .COUT(n500_2),
    .I0(ff_sy2[2]),
    .I1(reg_vx[2]),
    .I3(GND),
    .CIN(n501_2) 
);
defparam n500_s.ALU_MODE=0;
  ALU n499_s (
    .SUM(n499_1),
    .COUT(n499_2),
    .I0(ff_sy2[3]),
    .I1(reg_vx[3]),
    .I3(GND),
    .CIN(n500_2) 
);
defparam n499_s.ALU_MODE=0;
  ALU n498_s (
    .SUM(n498_1),
    .COUT(n498_2),
    .I0(ff_sy2[4]),
    .I1(reg_vx[4]),
    .I3(GND),
    .CIN(n499_2) 
);
defparam n498_s.ALU_MODE=0;
  ALU n497_s (
    .SUM(n497_1),
    .COUT(n497_2),
    .I0(ff_sy2[5]),
    .I1(reg_vx[5]),
    .I3(GND),
    .CIN(n498_2) 
);
defparam n497_s.ALU_MODE=0;
  ALU n496_s (
    .SUM(n496_1),
    .COUT(n496_2),
    .I0(ff_sy2[6]),
    .I1(reg_vx[6]),
    .I3(GND),
    .CIN(n497_2) 
);
defparam n496_s.ALU_MODE=0;
  ALU n495_s (
    .SUM(n495_1),
    .COUT(n495_2),
    .I0(ff_sy2[7]),
    .I1(reg_vx[7]),
    .I3(GND),
    .CIN(n496_2) 
);
defparam n495_s.ALU_MODE=0;
  ALU n494_s (
    .SUM(n494_1),
    .COUT(n494_2),
    .I0(ff_sy2[8]),
    .I1(reg_vx[8]),
    .I3(GND),
    .CIN(n495_2) 
);
defparam n494_s.ALU_MODE=0;
  ALU n493_s (
    .SUM(n493_1),
    .COUT(n493_2),
    .I0(ff_sy2[9]),
    .I1(reg_vx[9]),
    .I3(GND),
    .CIN(n494_2) 
);
defparam n493_s.ALU_MODE=0;
  ALU n492_s (
    .SUM(n492_1),
    .COUT(n492_2),
    .I0(ff_sy2[10]),
    .I1(reg_vx[10]),
    .I3(GND),
    .CIN(n493_2) 
);
defparam n492_s.ALU_MODE=0;
  ALU n491_s (
    .SUM(n491_1),
    .COUT(n491_2),
    .I0(ff_sy2[11]),
    .I1(reg_vx[11]),
    .I3(GND),
    .CIN(n492_2) 
);
defparam n491_s.ALU_MODE=0;
  ALU n490_s (
    .SUM(n490_1),
    .COUT(n490_2),
    .I0(ff_sy2[12]),
    .I1(reg_vx[12]),
    .I3(GND),
    .CIN(n491_2) 
);
defparam n490_s.ALU_MODE=0;
  ALU n489_s (
    .SUM(n489_1),
    .COUT(n489_2),
    .I0(ff_sy2[13]),
    .I1(reg_vx[13]),
    .I3(GND),
    .CIN(n490_2) 
);
defparam n489_s.ALU_MODE=0;
  ALU n488_s (
    .SUM(n488_1),
    .COUT(n488_2),
    .I0(ff_sy2[14]),
    .I1(reg_vx[14]),
    .I3(GND),
    .CIN(n489_2) 
);
defparam n488_s.ALU_MODE=0;
  ALU n487_s (
    .SUM(n487_1),
    .COUT(n487_2),
    .I0(ff_sy2[15]),
    .I1(reg_vx[15]),
    .I3(GND),
    .CIN(n488_2) 
);
defparam n487_s.ALU_MODE=0;
  ALU n486_s (
    .SUM(n486_1),
    .COUT(n486_2),
    .I0(ff_sy2[16]),
    .I1(reg_vx[15]),
    .I3(GND),
    .CIN(n487_2) 
);
defparam n486_s.ALU_MODE=0;
  ALU n485_s (
    .SUM(n485_1),
    .COUT(n485_2),
    .I0(ff_sy2[17]),
    .I1(reg_vx[15]),
    .I3(GND),
    .CIN(n486_2) 
);
defparam n485_s.ALU_MODE=0;
  ALU n484_s (
    .SUM(n484_1),
    .COUT(n484_0_COUT),
    .I0(ff_sy2[18]),
    .I1(reg_vx[15]),
    .I3(GND),
    .CIN(n485_2) 
);
defparam n484_s.ALU_MODE=0;
  ALU n522_s (
    .SUM(n522_1),
    .COUT(n522_2),
    .I0(ff_sy[0]),
    .I1(reg_vy[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n522_s.ALU_MODE=0;
  ALU n521_s (
    .SUM(n521_1),
    .COUT(n521_2),
    .I0(ff_sy[1]),
    .I1(reg_vy[1]),
    .I3(GND),
    .CIN(n522_2) 
);
defparam n521_s.ALU_MODE=0;
  ALU n520_s (
    .SUM(n520_1),
    .COUT(n520_2),
    .I0(ff_sy[2]),
    .I1(reg_vy[2]),
    .I3(GND),
    .CIN(n521_2) 
);
defparam n520_s.ALU_MODE=0;
  ALU n519_s (
    .SUM(n519_1),
    .COUT(n519_2),
    .I0(ff_sy[3]),
    .I1(reg_vy[3]),
    .I3(GND),
    .CIN(n520_2) 
);
defparam n519_s.ALU_MODE=0;
  ALU n518_s (
    .SUM(n518_1),
    .COUT(n518_2),
    .I0(ff_sy[4]),
    .I1(reg_vy[4]),
    .I3(GND),
    .CIN(n519_2) 
);
defparam n518_s.ALU_MODE=0;
  ALU n517_s (
    .SUM(n517_1),
    .COUT(n517_2),
    .I0(ff_sy[5]),
    .I1(reg_vy[5]),
    .I3(GND),
    .CIN(n518_2) 
);
defparam n517_s.ALU_MODE=0;
  ALU n516_s (
    .SUM(n516_1),
    .COUT(n516_2),
    .I0(ff_sy[6]),
    .I1(reg_vy[6]),
    .I3(GND),
    .CIN(n517_2) 
);
defparam n516_s.ALU_MODE=0;
  ALU n515_s (
    .SUM(n515_1),
    .COUT(n515_2),
    .I0(ff_sy[7]),
    .I1(reg_vy[7]),
    .I3(GND),
    .CIN(n516_2) 
);
defparam n515_s.ALU_MODE=0;
  ALU n514_s (
    .SUM(n514_1),
    .COUT(n514_2),
    .I0(ff_sy[8]),
    .I1(reg_vy[8]),
    .I3(GND),
    .CIN(n515_2) 
);
defparam n514_s.ALU_MODE=0;
  ALU n513_s (
    .SUM(n513_1),
    .COUT(n513_2),
    .I0(ff_sy[9]),
    .I1(reg_vy[9]),
    .I3(GND),
    .CIN(n514_2) 
);
defparam n513_s.ALU_MODE=0;
  ALU n512_s (
    .SUM(n512_1),
    .COUT(n512_2),
    .I0(ff_sy[10]),
    .I1(reg_vy[10]),
    .I3(GND),
    .CIN(n513_2) 
);
defparam n512_s.ALU_MODE=0;
  ALU n511_s (
    .SUM(n511_1),
    .COUT(n511_2),
    .I0(ff_sy[11]),
    .I1(reg_vy[11]),
    .I3(GND),
    .CIN(n512_2) 
);
defparam n511_s.ALU_MODE=0;
  ALU n510_s (
    .SUM(n510_1),
    .COUT(n510_2),
    .I0(ff_sy[12]),
    .I1(reg_vy[12]),
    .I3(GND),
    .CIN(n511_2) 
);
defparam n510_s.ALU_MODE=0;
  ALU n509_s (
    .SUM(n509_1),
    .COUT(n509_2),
    .I0(ff_sy[13]),
    .I1(reg_vy[13]),
    .I3(GND),
    .CIN(n510_2) 
);
defparam n509_s.ALU_MODE=0;
  ALU n508_s (
    .SUM(n508_1),
    .COUT(n508_2),
    .I0(ff_sy[14]),
    .I1(reg_vy[14]),
    .I3(GND),
    .CIN(n509_2) 
);
defparam n508_s.ALU_MODE=0;
  ALU n507_s (
    .SUM(n507_1),
    .COUT(n507_2),
    .I0(ff_sy[15]),
    .I1(reg_vy[15]),
    .I3(GND),
    .CIN(n508_2) 
);
defparam n507_s.ALU_MODE=0;
  ALU n506_s (
    .SUM(n506_1),
    .COUT(n506_2),
    .I0(ff_sy[16]),
    .I1(reg_vy[15]),
    .I3(GND),
    .CIN(n507_2) 
);
defparam n506_s.ALU_MODE=0;
  ALU n505_s (
    .SUM(n505_1),
    .COUT(n505_2),
    .I0(ff_sy[17]),
    .I1(reg_vy[15]),
    .I3(GND),
    .CIN(n506_2) 
);
defparam n505_s.ALU_MODE=0;
  ALU n504_s (
    .SUM(n504_1),
    .COUT(n504_0_COUT),
    .I0(ff_sy[18]),
    .I1(reg_vy[15]),
    .I3(GND),
    .CIN(n505_2) 
);
defparam n504_s.ALU_MODE=0;
  ALU n1782_s (
    .SUM(n1782_1),
    .COUT(n1782_2),
    .I0(w_next_nyb[0]),
    .I1(reg_nx[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n1782_s.ALU_MODE=0;
  ALU n1781_s (
    .SUM(n1781_1),
    .COUT(n1781_2),
    .I0(w_next_nyb[1]),
    .I1(reg_nx[1]),
    .I3(GND),
    .CIN(n1782_2) 
);
defparam n1781_s.ALU_MODE=0;
  ALU n1780_s (
    .SUM(n1780_1),
    .COUT(n1780_2),
    .I0(w_next_nyb[2]),
    .I1(reg_nx[2]),
    .I3(GND),
    .CIN(n1781_2) 
);
defparam n1780_s.ALU_MODE=0;
  ALU n1779_s (
    .SUM(n1779_1),
    .COUT(n1779_2),
    .I0(w_next_nyb[3]),
    .I1(reg_nx[3]),
    .I3(GND),
    .CIN(n1780_2) 
);
defparam n1779_s.ALU_MODE=0;
  ALU n1778_s (
    .SUM(n1778_1),
    .COUT(n1778_2),
    .I0(w_next_nyb[4]),
    .I1(reg_nx[4]),
    .I3(GND),
    .CIN(n1779_2) 
);
defparam n1778_s.ALU_MODE=0;
  ALU n1777_s (
    .SUM(n1777_1),
    .COUT(n1777_2),
    .I0(w_next_nyb[5]),
    .I1(reg_nx[5]),
    .I3(GND),
    .CIN(n1778_2) 
);
defparam n1777_s.ALU_MODE=0;
  ALU n1776_s (
    .SUM(n1776_1),
    .COUT(n1776_2),
    .I0(w_next_nyb[6]),
    .I1(reg_nx[6]),
    .I3(GND),
    .CIN(n1777_2) 
);
defparam n1776_s.ALU_MODE=0;
  ALU n1775_s (
    .SUM(n1775_1),
    .COUT(n1775_2),
    .I0(w_next_nyb[7]),
    .I1(reg_nx[7]),
    .I3(GND),
    .CIN(n1776_2) 
);
defparam n1775_s.ALU_MODE=0;
  ALU n1774_s (
    .SUM(n1774_1),
    .COUT(n1774_2),
    .I0(w_next_nyb[8]),
    .I1(reg_nx[8]),
    .I3(GND),
    .CIN(n1775_2) 
);
defparam n1774_s.ALU_MODE=0;
  ALU n1773_s (
    .SUM(n1773_1),
    .COUT(n1773_2),
    .I0(w_next_nyb[9]),
    .I1(reg_nx[9]),
    .I3(GND),
    .CIN(n1774_2) 
);
defparam n1773_s.ALU_MODE=0;
  ALU n1772_s (
    .SUM(n1772_1),
    .COUT(n1772_2),
    .I0(w_next_nyb[10]),
    .I1(reg_nx[10]),
    .I3(GND),
    .CIN(n1773_2) 
);
defparam n1772_s.ALU_MODE=0;
  ALU n1771_s (
    .SUM(n1771_1),
    .COUT(n1771_0_COUT),
    .I0(w_next_nyb[11]),
    .I1(GND),
    .I3(GND),
    .CIN(n1772_2) 
);
defparam n1771_s.ALU_MODE=0;
  ALU w_next_nyb_0_s (
    .SUM(w_next_nyb[0]),
    .COUT(w_next_nyb_0_3),
    .I0(ff_nyb[0]),
    .I1(ff_ny[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_next_nyb_0_s.ALU_MODE=1;
  ALU w_next_nyb_1_s (
    .SUM(w_next_nyb[1]),
    .COUT(w_next_nyb_1_3),
    .I0(ff_nyb[1]),
    .I1(ff_ny[1]),
    .I3(GND),
    .CIN(w_next_nyb_0_3) 
);
defparam w_next_nyb_1_s.ALU_MODE=1;
  ALU w_next_nyb_2_s (
    .SUM(w_next_nyb[2]),
    .COUT(w_next_nyb_2_3),
    .I0(ff_nyb[2]),
    .I1(ff_ny[2]),
    .I3(GND),
    .CIN(w_next_nyb_1_3) 
);
defparam w_next_nyb_2_s.ALU_MODE=1;
  ALU w_next_nyb_3_s (
    .SUM(w_next_nyb[3]),
    .COUT(w_next_nyb_3_3),
    .I0(ff_nyb[3]),
    .I1(ff_ny[3]),
    .I3(GND),
    .CIN(w_next_nyb_2_3) 
);
defparam w_next_nyb_3_s.ALU_MODE=1;
  ALU w_next_nyb_4_s (
    .SUM(w_next_nyb[4]),
    .COUT(w_next_nyb_4_3),
    .I0(ff_nyb[4]),
    .I1(ff_ny[4]),
    .I3(GND),
    .CIN(w_next_nyb_3_3) 
);
defparam w_next_nyb_4_s.ALU_MODE=1;
  ALU w_next_nyb_5_s (
    .SUM(w_next_nyb[5]),
    .COUT(w_next_nyb_5_3),
    .I0(ff_nyb[5]),
    .I1(ff_ny[5]),
    .I3(GND),
    .CIN(w_next_nyb_4_3) 
);
defparam w_next_nyb_5_s.ALU_MODE=1;
  ALU w_next_nyb_6_s (
    .SUM(w_next_nyb[6]),
    .COUT(w_next_nyb_6_3),
    .I0(ff_nyb[6]),
    .I1(ff_ny[6]),
    .I3(GND),
    .CIN(w_next_nyb_5_3) 
);
defparam w_next_nyb_6_s.ALU_MODE=1;
  ALU w_next_nyb_7_s (
    .SUM(w_next_nyb[7]),
    .COUT(w_next_nyb_7_3),
    .I0(ff_nyb[7]),
    .I1(ff_ny[7]),
    .I3(GND),
    .CIN(w_next_nyb_6_3) 
);
defparam w_next_nyb_7_s.ALU_MODE=1;
  ALU w_next_nyb_8_s (
    .SUM(w_next_nyb[8]),
    .COUT(w_next_nyb_8_3),
    .I0(ff_nyb[8]),
    .I1(ff_ny[8]),
    .I3(GND),
    .CIN(w_next_nyb_7_3) 
);
defparam w_next_nyb_8_s.ALU_MODE=1;
  ALU w_next_nyb_9_s (
    .SUM(w_next_nyb[9]),
    .COUT(w_next_nyb_9_3),
    .I0(ff_nyb[9]),
    .I1(ff_ny[9]),
    .I3(GND),
    .CIN(w_next_nyb_8_3) 
);
defparam w_next_nyb_9_s.ALU_MODE=1;
  ALU w_next_nyb_10_s (
    .SUM(w_next_nyb[10]),
    .COUT(w_next_nyb_10_3),
    .I0(ff_nyb[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_next_nyb_9_3) 
);
defparam w_next_nyb_10_s.ALU_MODE=1;
  ALU w_next_nyb_11_s (
    .SUM(w_next_nyb[11]),
    .COUT(n1877_9),
    .I0(ff_nyb[11]),
    .I1(GND),
    .I3(GND),
    .CIN(w_next_nyb_10_3) 
);
defparam w_next_nyb_11_s.ALU_MODE=1;
  ALU n292_s (
    .SUM(n292_2),
    .COUT(n292_3),
    .I0(ff_sx2[0]),
    .I1(reg_vy[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam n292_s.ALU_MODE=1;
  ALU n291_s (
    .SUM(n291_2),
    .COUT(n291_3),
    .I0(ff_sx2[1]),
    .I1(reg_vy[1]),
    .I3(GND),
    .CIN(n292_3) 
);
defparam n291_s.ALU_MODE=1;
  ALU n290_s (
    .SUM(n290_2),
    .COUT(n290_3),
    .I0(ff_sx2[2]),
    .I1(reg_vy[2]),
    .I3(GND),
    .CIN(n291_3) 
);
defparam n290_s.ALU_MODE=1;
  ALU n289_s (
    .SUM(n289_2),
    .COUT(n289_3),
    .I0(ff_sx2[3]),
    .I1(reg_vy[3]),
    .I3(GND),
    .CIN(n290_3) 
);
defparam n289_s.ALU_MODE=1;
  ALU n288_s (
    .SUM(n288_2),
    .COUT(n288_3),
    .I0(ff_sx2[4]),
    .I1(reg_vy[4]),
    .I3(GND),
    .CIN(n289_3) 
);
defparam n288_s.ALU_MODE=1;
  ALU n287_s (
    .SUM(n287_2),
    .COUT(n287_3),
    .I0(ff_sx2[5]),
    .I1(reg_vy[5]),
    .I3(GND),
    .CIN(n288_3) 
);
defparam n287_s.ALU_MODE=1;
  ALU n286_s (
    .SUM(n286_2),
    .COUT(n286_3),
    .I0(ff_sx2[6]),
    .I1(reg_vy[6]),
    .I3(GND),
    .CIN(n287_3) 
);
defparam n286_s.ALU_MODE=1;
  ALU n285_s (
    .SUM(n285_2),
    .COUT(n285_3),
    .I0(ff_sx2[7]),
    .I1(reg_vy[7]),
    .I3(GND),
    .CIN(n286_3) 
);
defparam n285_s.ALU_MODE=1;
  ALU n284_s (
    .SUM(n284_2),
    .COUT(n284_3),
    .I0(ff_sx2[8]),
    .I1(reg_vy[8]),
    .I3(GND),
    .CIN(n285_3) 
);
defparam n284_s.ALU_MODE=1;
  ALU n283_s (
    .SUM(n283_2),
    .COUT(n283_3),
    .I0(ff_sx2[9]),
    .I1(reg_vy[9]),
    .I3(GND),
    .CIN(n284_3) 
);
defparam n283_s.ALU_MODE=1;
  ALU n282_s (
    .SUM(n282_2),
    .COUT(n282_3),
    .I0(ff_sx2[10]),
    .I1(reg_vy[10]),
    .I3(GND),
    .CIN(n283_3) 
);
defparam n282_s.ALU_MODE=1;
  ALU n281_s (
    .SUM(n281_2),
    .COUT(n281_3),
    .I0(ff_sx2[11]),
    .I1(reg_vy[11]),
    .I3(GND),
    .CIN(n282_3) 
);
defparam n281_s.ALU_MODE=1;
  ALU n280_s (
    .SUM(n280_2),
    .COUT(n280_3),
    .I0(ff_sx2[12]),
    .I1(reg_vy[12]),
    .I3(GND),
    .CIN(n281_3) 
);
defparam n280_s.ALU_MODE=1;
  ALU n279_s (
    .SUM(n279_2),
    .COUT(n279_3),
    .I0(ff_sx2[13]),
    .I1(reg_vy[13]),
    .I3(GND),
    .CIN(n280_3) 
);
defparam n279_s.ALU_MODE=1;
  ALU n278_s (
    .SUM(n278_2),
    .COUT(n278_3),
    .I0(ff_sx2[14]),
    .I1(reg_vy[14]),
    .I3(GND),
    .CIN(n279_3) 
);
defparam n278_s.ALU_MODE=1;
  ALU n277_s (
    .SUM(n277_2),
    .COUT(n277_3),
    .I0(ff_sx2[15]),
    .I1(reg_vy[15]),
    .I3(GND),
    .CIN(n278_3) 
);
defparam n277_s.ALU_MODE=1;
  ALU n276_s (
    .SUM(n276_2),
    .COUT(n276_3),
    .I0(ff_sx2[16]),
    .I1(reg_vy[15]),
    .I3(GND),
    .CIN(n277_3) 
);
defparam n276_s.ALU_MODE=1;
  ALU n275_s (
    .SUM(n275_2),
    .COUT(n275_0_COUT),
    .I0(ff_sx2[17]),
    .I1(reg_vy[15]),
    .I3(GND),
    .CIN(n276_3) 
);
defparam n275_s.ALU_MODE=1;
  ALU n1569_s (
    .SUM(n1569_2),
    .COUT(n1569_3),
    .I0(ff_nx[0]),
    .I1(w_next[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam n1569_s.ALU_MODE=1;
  ALU n1568_s (
    .SUM(n1568_2),
    .COUT(n1568_3),
    .I0(ff_nx[1]),
    .I1(w_next[1]),
    .I3(GND),
    .CIN(n1569_3) 
);
defparam n1568_s.ALU_MODE=1;
  ALU n1567_s (
    .SUM(n1567_2),
    .COUT(n1567_3),
    .I0(ff_nx[2]),
    .I1(w_next[2]),
    .I3(GND),
    .CIN(n1568_3) 
);
defparam n1567_s.ALU_MODE=1;
  ALU n1566_s (
    .SUM(n1566_2),
    .COUT(n1566_3),
    .I0(ff_nx[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n1567_3) 
);
defparam n1566_s.ALU_MODE=1;
  ALU n1565_s (
    .SUM(n1565_2),
    .COUT(n1565_3),
    .I0(ff_nx[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n1566_3) 
);
defparam n1565_s.ALU_MODE=1;
  ALU n1564_s (
    .SUM(n1564_2),
    .COUT(n1564_3),
    .I0(ff_nx[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n1565_3) 
);
defparam n1564_s.ALU_MODE=1;
  ALU n1563_s (
    .SUM(n1563_2),
    .COUT(n1563_3),
    .I0(ff_nx[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n1564_3) 
);
defparam n1563_s.ALU_MODE=1;
  ALU n1562_s (
    .SUM(n1562_2),
    .COUT(n1562_3),
    .I0(ff_nx[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n1563_3) 
);
defparam n1562_s.ALU_MODE=1;
  ALU n1561_s (
    .SUM(n1561_2),
    .COUT(n1561_3),
    .I0(ff_nx[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n1562_3) 
);
defparam n1561_s.ALU_MODE=1;
  ALU n1560_s (
    .SUM(n1560_2),
    .COUT(n1560_3),
    .I0(ff_nx[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n1561_3) 
);
defparam n1560_s.ALU_MODE=1;
  ALU n1559_s (
    .SUM(n1559_2),
    .COUT(n1559_0_COUT),
    .I0(ff_nx[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n1560_3) 
);
defparam n1559_s.ALU_MODE=1;
  ALU n2626_s0 (
    .SUM(n2626_1_SUM),
    .COUT(n2626_3),
    .I0(w_status_color[0]),
    .I1(ff_color[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n2626_s0.ALU_MODE=3;
  ALU n2627_s0 (
    .SUM(n2627_1_SUM),
    .COUT(n2627_3),
    .I0(w_status_color[1]),
    .I1(ff_color[1]),
    .I3(GND),
    .CIN(n2626_3) 
);
defparam n2627_s0.ALU_MODE=3;
  ALU n2628_s0 (
    .SUM(n2628_1_SUM),
    .COUT(n2628_3),
    .I0(w_status_color[2]),
    .I1(ff_color[2]),
    .I3(GND),
    .CIN(n2627_3) 
);
defparam n2628_s0.ALU_MODE=3;
  ALU n2629_s0 (
    .SUM(n2629_1_SUM),
    .COUT(n2629_3),
    .I0(w_status_color[3]),
    .I1(ff_color[3]),
    .I3(GND),
    .CIN(n2628_3) 
);
defparam n2629_s0.ALU_MODE=3;
  ALU n2630_s0 (
    .SUM(n2630_1_SUM),
    .COUT(n2630_3),
    .I0(w_status_color[4]),
    .I1(ff_color[4]),
    .I3(GND),
    .CIN(n2629_3) 
);
defparam n2630_s0.ALU_MODE=3;
  ALU n2631_s0 (
    .SUM(n2631_1_SUM),
    .COUT(n2631_3),
    .I0(w_status_color[5]),
    .I1(ff_color[5]),
    .I3(GND),
    .CIN(n2630_3) 
);
defparam n2631_s0.ALU_MODE=3;
  ALU n2632_s0 (
    .SUM(n2632_1_SUM),
    .COUT(n2632_3),
    .I0(w_status_color[6]),
    .I1(ff_color[6]),
    .I3(GND),
    .CIN(n2631_3) 
);
defparam n2632_s0.ALU_MODE=3;
  ALU n2633_s0 (
    .SUM(n2633_1_SUM),
    .COUT(n2633_3),
    .I0(w_status_color[7]),
    .I1(ff_color[7]),
    .I3(GND),
    .CIN(n2632_3) 
);
defparam n2633_s0.ALU_MODE=3;
  MUX2_LUT5 n2406_s5 (
    .O(n2406_9),
    .I0(n2406_6),
    .I1(n2406_7),
    .S0(ff_xsel[1]) 
);
  MUX2_LUT5 n2407_s5 (
    .O(n2407_9),
    .I0(n2407_6),
    .I1(n2407_7),
    .S0(ff_xsel[1]) 
);
  MUX2_LUT5 n3072_s14 (
    .O(n3072_15),
    .I0(n3072_10),
    .I1(n3072_11),
    .S0(ff_bit_count[1]) 
);
  MUX2_LUT5 n3072_s15 (
    .O(n3072_17),
    .I0(n3072_12),
    .I1(n3072_13),
    .S0(ff_bit_count[1]) 
);
  MUX2_LUT5 n3197_s146 (
    .O(n3197_150),
    .I0(w_address_s_pre_17_3),
    .I1(w_address_d_pre_17_3),
    .S0(n3197_156) 
);
  MUX2_LUT5 n3215_s83 (
    .O(n3215_87),
    .I0(n3049_4),
    .I1(n3073_2),
    .S0(ff_state[3]) 
);
  MUX2_LUT5 n3216_s78 (
    .O(n3216_82),
    .I0(n3050_4),
    .I1(n3074_2),
    .S0(ff_state[3]) 
);
  MUX2_LUT5 n3217_s78 (
    .O(n3217_82),
    .I0(n3051_4),
    .I1(n3075_2),
    .S0(ff_state[3]) 
);
  MUX2_LUT5 n3218_s78 (
    .O(n3218_82),
    .I0(n3052_4),
    .I1(n3076_2),
    .S0(ff_state[3]) 
);
  MUX2_LUT5 n3219_s78 (
    .O(n3219_82),
    .I0(n3053_4),
    .I1(n3077_2),
    .S0(ff_state[3]) 
);
  MUX2_LUT5 n3220_s78 (
    .O(n3220_82),
    .I0(n3054_4),
    .I1(n3078_2),
    .S0(ff_state[3]) 
);
  MUX2_LUT5 n3221_s78 (
    .O(n3221_82),
    .I0(n3055_4),
    .I1(n3079_2),
    .S0(ff_state[3]) 
);
  MUX2_LUT5 n3222_s78 (
    .O(n3222_82),
    .I0(n3056_4),
    .I1(n3080_2),
    .S0(ff_state[3]) 
);
  MUX2_LUT6 n3072_s13 (
    .O(n3072_19),
    .I0(n3072_15),
    .I1(n3072_17),
    .S0(ff_bit_count[2]) 
);
  MUX2_LUT5 n623_s5 (
    .O(n623_7),
    .I0(n623_9),
    .I1(n524_4),
    .S0(n624_10) 
);
  MUX2_LUT5 n624_s5 (
    .O(n624_7),
    .I0(n624_9),
    .I1(n525_4),
    .S0(n624_10) 
);
  MUX2_LUT5 n644_s5 (
    .O(n644_7),
    .I0(n644_9),
    .I1(n526_4),
    .S0(n651_10) 
);
  MUX2_LUT5 n645_s5 (
    .O(n645_7),
    .I0(n645_9),
    .I1(n527_4),
    .S0(n651_10) 
);
  MUX2_LUT5 n646_s5 (
    .O(n646_7),
    .I0(n646_9),
    .I1(n528_4),
    .S0(n651_10) 
);
  MUX2_LUT5 n647_s5 (
    .O(n647_7),
    .I0(n647_9),
    .I1(n529_4),
    .S0(n651_10) 
);
  MUX2_LUT5 n648_s5 (
    .O(n648_7),
    .I0(n648_9),
    .I1(n530_4),
    .S0(n651_10) 
);
  MUX2_LUT5 n649_s5 (
    .O(n649_7),
    .I0(n649_9),
    .I1(n531_4),
    .S0(n651_10) 
);
  MUX2_LUT5 n650_s5 (
    .O(n650_7),
    .I0(n650_9),
    .I1(n532_4),
    .S0(n651_10) 
);
  MUX2_LUT5 n651_s5 (
    .O(n651_7),
    .I0(n651_9),
    .I1(n533_4),
    .S0(n651_10) 
);
  MUX2_LUT5 n3307_s5 (
    .O(n3307_7),
    .I0(n3307_9),
    .I1(n3215_90),
    .S0(n3314_10) 
);
  MUX2_LUT5 n3308_s5 (
    .O(n3308_7),
    .I0(n3308_9),
    .I1(n3216_85),
    .S0(n3314_10) 
);
  MUX2_LUT5 n3309_s5 (
    .O(n3309_7),
    .I0(n3309_9),
    .I1(n3217_85),
    .S0(n3314_10) 
);
  MUX2_LUT5 n3310_s5 (
    .O(n3310_7),
    .I0(n3310_9),
    .I1(n3218_85),
    .S0(n3314_10) 
);
  MUX2_LUT5 n3311_s5 (
    .O(n3311_7),
    .I0(n3311_9),
    .I1(n3219_85),
    .S0(n3314_10) 
);
  MUX2_LUT5 n3312_s5 (
    .O(n3312_7),
    .I0(n3312_9),
    .I1(n3220_85),
    .S0(n3314_10) 
);
  MUX2_LUT5 n3313_s5 (
    .O(n3313_7),
    .I0(n3313_9),
    .I1(n3221_85),
    .S0(n3314_10) 
);
  MUX2_LUT5 n3314_s5 (
    .O(n3314_7),
    .I0(n3314_9),
    .I1(n3222_85),
    .S0(n3314_10) 
);
  INV ff_dix_3_s2 (
    .O(ff_dix_3_4),
    .I(ff_dix) 
);
  INV ff_diy_3_s2 (
    .O(ff_diy_3_4),
    .I(ff_diy) 
);
  vdp_command_cache u_cache (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_start(ff_start),
    .ff_cache_flush_start(ff_cache_flush_start),
    .ff_cache_vram_valid(ff_cache_vram_valid),
    .ff_cache_vram_write(ff_cache_vram_write),
    .w_command_vram_rdata_en(w_command_vram_rdata_en),
    .n386_7(n386_7),
    .w_pulse1(w_pulse1),
    .ff_vram_valid_8(ff_vram_valid_8),
    .ff_cache_vram_address(ff_cache_vram_address[17:0]),
    .w_command_vram_rdata(w_command_vram_rdata[31:0]),
    .ff_cache_vram_wdata(ff_cache_vram_wdata[7:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3]),
    .w_command_vram_write(w_command_vram_write),
    .w_command_vram_valid(w_command_vram_valid),
    .w_cache_flush_end(w_cache_flush_end),
    .n5388_7(n5388_7),
    .w_cache_vram_rdata_en(w_cache_vram_rdata_en),
    .w_command_vram_address(w_command_vram_address[17:2]),
    .w_command_vram_wdata(w_command_vram_wdata[31:0]),
    .w_command_vram_wdata_mask(w_command_vram_wdata_mask[3:0]),
    .w_cache_vram_rdata(w_cache_vram_rdata[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_command */
module vdp_vram_interface (
  w_pre_vram_refresh,
  clk85m,
  n36_6,
  w_sdram_rdata_en,
  ff_reset_n2_1,
  n373_6,
  ff_sdr_ready,
  ff_vram_valid_8,
  w_screen_mode_vram_valid,
  w_cpu_vram_write,
  w_command_vram_write,
  n566_31,
  w_pulse1,
  ff_vram_valid,
  w_ic_vram_valid,
  w_screen_mode_3_3,
  ff_next_vram2_7_9,
  w_sprite_mode2,
  w_command_vram_valid,
  reg_sprite_disable,
  w_sdram_rdata,
  w_screen_pos_x_Z,
  w_command_vram_wdata_mask,
  w_cpu_vram_wdata,
  w_command_vram_wdata,
  w_cpu_vram_address,
  reg_sprite_attribute_table_base,
  ff_vram_address,
  w_screen_mode_vram_address,
  w_command_vram_address,
  reg_screen_mode,
  w_selected_plane_num,
  w_sdram_refresh,
  w_sdram_write,
  ff_vram_refresh,
  w_cpu_vram_rdata_en,
  w_command_vram_rdata_en,
  n198_6,
  n386_7,
  ff_vram_valid_8_35,
  w_sdram_valid,
  w_sdram_address,
  w_sdram_wdata,
  w_sdram_wdata_mask,
  w_screen_mode_vram_rdata,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_cpu_vram_rdata,
  w_command_vram_rdata,
  w_sprite_vram_rdata8
)
;
input w_pre_vram_refresh;
input clk85m;
input n36_6;
input w_sdram_rdata_en;
input ff_reset_n2_1;
input n373_6;
input ff_sdr_ready;
input ff_vram_valid_8;
input w_screen_mode_vram_valid;
input w_cpu_vram_write;
input w_command_vram_write;
input n566_31;
input w_pulse1;
input ff_vram_valid;
input w_ic_vram_valid;
input w_screen_mode_3_3;
input ff_next_vram2_7_9;
input w_sprite_mode2;
input w_command_vram_valid;
input reg_sprite_disable;
input [31:0] w_sdram_rdata;
input [3:0] w_screen_pos_x_Z;
input [3:0] w_command_vram_wdata_mask;
input [7:0] w_cpu_vram_wdata;
input [31:0] w_command_vram_wdata;
input [17:0] w_cpu_vram_address;
input [17:7] reg_sprite_attribute_table_base;
input [17:0] ff_vram_address;
input [17:0] w_screen_mode_vram_address;
input [17:2] w_command_vram_address;
input [0:0] reg_screen_mode;
input [4:0] w_selected_plane_num;
output w_sdram_refresh;
output w_sdram_write;
output ff_vram_refresh;
output w_cpu_vram_rdata_en;
output w_command_vram_rdata_en;
output n198_6;
output n386_7;
output ff_vram_valid_8_35;
output w_sdram_valid;
output [17:2] w_sdram_address;
output [31:0] w_sdram_wdata;
output [3:0] w_sdram_wdata_mask;
output [31:0] w_screen_mode_vram_rdata;
output w_sprite_vram_rdata_0;
output w_sprite_vram_rdata_1;
output w_sprite_vram_rdata_2;
output w_sprite_vram_rdata_3;
output w_sprite_vram_rdata_4;
output w_sprite_vram_rdata_5;
output w_sprite_vram_rdata_6;
output w_sprite_vram_rdata_7;
output w_sprite_vram_rdata_8;
output w_sprite_vram_rdata_9;
output w_sprite_vram_rdata_10;
output w_sprite_vram_rdata_11;
output w_sprite_vram_rdata_12;
output w_sprite_vram_rdata_13;
output w_sprite_vram_rdata_14;
output w_sprite_vram_rdata_15;
output w_sprite_vram_rdata_16;
output w_sprite_vram_rdata_17;
output w_sprite_vram_rdata_18;
output w_sprite_vram_rdata_19;
output w_sprite_vram_rdata_20;
output w_sprite_vram_rdata_21;
output w_sprite_vram_rdata_22;
output w_sprite_vram_rdata_23;
output w_sprite_vram_rdata_24;
output w_sprite_vram_rdata_25;
output w_sprite_vram_rdata_26;
output w_sprite_vram_rdata_27;
output w_sprite_vram_rdata_31;
output [7:0] w_cpu_vram_rdata;
output [31:0] w_command_vram_rdata;
output [7:0] w_sprite_vram_rdata8;
wire w_rdata8_7_6;
wire w_rdata8_7_7;
wire w_rdata8_6_6;
wire w_rdata8_6_7;
wire w_rdata8_5_6;
wire w_rdata8_5_7;
wire w_rdata8_4_6;
wire w_rdata8_4_7;
wire w_rdata8_3_6;
wire w_rdata8_3_7;
wire w_rdata8_2_6;
wire w_rdata8_2_7;
wire w_rdata8_1_6;
wire w_rdata8_1_7;
wire w_rdata8_0_6;
wire w_rdata8_0_7;
wire n19_3;
wire n198_3;
wire n199_3;
wire n200_3;
wire n201_3;
wire n371_5;
wire n372_5;
wire n373_5;
wire n374_5;
wire n375_5;
wire n376_5;
wire n377_5;
wire n378_5;
wire n379_5;
wire n380_5;
wire n381_5;
wire n382_5;
wire n383_5;
wire n384_5;
wire n385_5;
wire n386_5;
wire n1511_3;
wire n1638_3;
wire n1543_3;
wire n1583_3;
wire n1591_3;
wire ff_vram_refresh_8;
wire ff_vram_wdata_mask_3_5;
wire ff_cpu_vram_rdata_en_6;
wire ff_command_vram_rdata_en_6;
wire ff_vram_rdata_sel_0_8;
wire n38_9;
wire n34_11;
wire n421_9;
wire n420_9;
wire n419_9;
wire n418_9;
wire n417_9;
wire n416_9;
wire n415_9;
wire n414_9;
wire n413_9;
wire n412_9;
wire n411_9;
wire n410_9;
wire n409_9;
wire n408_9;
wire n407_9;
wire n406_9;
wire n405_9;
wire n404_9;
wire n403_9;
wire n402_9;
wire n401_9;
wire n400_9;
wire n399_9;
wire n398_9;
wire n397_9;
wire n396_9;
wire n395_9;
wire n394_9;
wire n393_9;
wire n392_9;
wire n391_9;
wire n390_9;
wire n389_10;
wire n42_6;
wire n198_4;
wire n198_5;
wire n370_6;
wire n370_7;
wire n370_8;
wire n371_6;
wire n371_7;
wire n371_8;
wire n372_6;
wire n372_7;
wire n372_8;
wire n373_6_36;
wire n373_7;
wire n373_8;
wire n374_6;
wire n374_7;
wire n374_8;
wire n375_6;
wire n375_7;
wire n375_8;
wire n376_6;
wire n376_7;
wire n376_8;
wire n377_6;
wire n377_7;
wire n377_8;
wire n378_6;
wire n378_7;
wire n378_8;
wire n379_6;
wire n379_7;
wire n379_8;
wire n380_6;
wire n380_7;
wire n380_8;
wire n381_6;
wire n381_7;
wire n381_8;
wire n382_6;
wire n382_7;
wire n382_8;
wire n383_6;
wire n383_7;
wire n383_8;
wire n384_6;
wire n384_7;
wire n384_8;
wire n385_6;
wire n385_7;
wire n385_8;
wire n386_6;
wire n387_6;
wire n387_7;
wire n42_7;
wire n370_9;
wire n370_10;
wire n371_9;
wire n371_10;
wire n372_9;
wire n372_10;
wire n373_9;
wire n373_10;
wire n374_9;
wire n374_10;
wire n375_9;
wire n375_10;
wire n376_9;
wire n376_10;
wire n377_9;
wire n377_10;
wire n378_9;
wire n378_10;
wire n379_9;
wire n379_10;
wire n380_9;
wire n380_10;
wire n381_9;
wire n381_10;
wire n382_9;
wire n382_10;
wire n383_9;
wire n383_10;
wire n384_9;
wire n384_10;
wire n385_9;
wire n385_10;
wire n386_8;
wire n387_8;
wire n370_11;
wire n379_11;
wire n380_11;
wire ff_vram_write_9;
wire ff_vram_valid_12;
wire n386_11;
wire n387_10;
wire n370_13;
wire n388_10;
wire n388_12;
wire [1:0] ff_vram_address_0;
wire [2:0] ff_vram_rdata_sel_d1;
wire [1:0] ff_vram_byte_sel;
wire [2:0] ff_vram_rdata_sel;
wire [7:0] w_rdata8;
wire VCC;
wire GND;
  LUT3 w_rdata8_7_s6 (
    .F(w_rdata8_7_6),
    .I0(w_sdram_rdata[7]),
    .I1(w_sdram_rdata[15]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_7_s6.INIT=8'hCA;
  LUT3 w_rdata8_7_s7 (
    .F(w_rdata8_7_7),
    .I0(w_sdram_rdata[23]),
    .I1(w_sdram_rdata[31]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_7_s7.INIT=8'hCA;
  LUT3 w_rdata8_6_s6 (
    .F(w_rdata8_6_6),
    .I0(w_sdram_rdata[6]),
    .I1(w_sdram_rdata[14]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_6_s6.INIT=8'hCA;
  LUT3 w_rdata8_6_s7 (
    .F(w_rdata8_6_7),
    .I0(w_sdram_rdata[22]),
    .I1(w_sdram_rdata[30]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_6_s7.INIT=8'hCA;
  LUT3 w_rdata8_5_s6 (
    .F(w_rdata8_5_6),
    .I0(w_sdram_rdata[5]),
    .I1(w_sdram_rdata[13]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_5_s6.INIT=8'hCA;
  LUT3 w_rdata8_5_s7 (
    .F(w_rdata8_5_7),
    .I0(w_sdram_rdata[21]),
    .I1(w_sdram_rdata[29]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_5_s7.INIT=8'hCA;
  LUT3 w_rdata8_4_s6 (
    .F(w_rdata8_4_6),
    .I0(w_sdram_rdata[4]),
    .I1(w_sdram_rdata[12]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_4_s6.INIT=8'hCA;
  LUT3 w_rdata8_4_s7 (
    .F(w_rdata8_4_7),
    .I0(w_sdram_rdata[20]),
    .I1(w_sdram_rdata[28]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_4_s7.INIT=8'hCA;
  LUT3 w_rdata8_3_s6 (
    .F(w_rdata8_3_6),
    .I0(w_sdram_rdata[3]),
    .I1(w_sdram_rdata[11]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_3_s6.INIT=8'hCA;
  LUT3 w_rdata8_3_s7 (
    .F(w_rdata8_3_7),
    .I0(w_sdram_rdata[19]),
    .I1(w_sdram_rdata[27]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_3_s7.INIT=8'hCA;
  LUT3 w_rdata8_2_s6 (
    .F(w_rdata8_2_6),
    .I0(w_sdram_rdata[2]),
    .I1(w_sdram_rdata[10]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_2_s6.INIT=8'hCA;
  LUT3 w_rdata8_2_s7 (
    .F(w_rdata8_2_7),
    .I0(w_sdram_rdata[18]),
    .I1(w_sdram_rdata[26]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_2_s7.INIT=8'hCA;
  LUT3 w_rdata8_1_s6 (
    .F(w_rdata8_1_6),
    .I0(w_sdram_rdata[1]),
    .I1(w_sdram_rdata[9]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_1_s6.INIT=8'hCA;
  LUT3 w_rdata8_1_s7 (
    .F(w_rdata8_1_7),
    .I0(w_sdram_rdata[17]),
    .I1(w_sdram_rdata[25]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_1_s7.INIT=8'hCA;
  LUT3 w_rdata8_0_s6 (
    .F(w_rdata8_0_6),
    .I0(w_sdram_rdata[0]),
    .I1(w_sdram_rdata[8]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_0_s6.INIT=8'hCA;
  LUT3 w_rdata8_0_s7 (
    .F(w_rdata8_0_7),
    .I0(w_sdram_rdata[16]),
    .I1(w_sdram_rdata[24]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_0_s7.INIT=8'hCA;
  LUT3 n19_s0 (
    .F(n19_3),
    .I0(w_screen_pos_x_Z[1]),
    .I1(w_screen_pos_x_Z[2]),
    .I2(w_screen_pos_x_Z[0]) 
);
defparam n19_s0.INIT=8'h10;
  LUT4 n198_s0 (
    .F(n198_3),
    .I0(n198_4),
    .I1(n198_5),
    .I2(w_command_vram_wdata_mask[3]),
    .I3(n198_6) 
);
defparam n198_s0.INIT=16'h7770;
  LUT4 n199_s0 (
    .F(n199_3),
    .I0(n198_4),
    .I1(w_command_vram_wdata_mask[2]),
    .I2(n198_5),
    .I3(n198_6) 
);
defparam n199_s0.INIT=16'hAF0C;
  LUT4 n200_s0 (
    .F(n200_3),
    .I0(n198_4),
    .I1(w_command_vram_wdata_mask[1]),
    .I2(n198_5),
    .I3(n198_6) 
);
defparam n200_s0.INIT=16'hF5FC;
  LUT4 n201_s0 (
    .F(n201_3),
    .I0(n198_4),
    .I1(w_command_vram_wdata_mask[0]),
    .I2(n198_5),
    .I3(n198_6) 
);
defparam n201_s0.INIT=16'hFAFC;
  LUT4 n371_s2 (
    .F(n371_5),
    .I0(n371_6),
    .I1(n371_7),
    .I2(n371_8),
    .I3(n370_8) 
);
defparam n371_s2.INIT=16'hEE0F;
  LUT4 n372_s2 (
    .F(n372_5),
    .I0(n372_6),
    .I1(n372_7),
    .I2(n372_8),
    .I3(n370_8) 
);
defparam n372_s2.INIT=16'h030A;
  LUT4 n373_s2 (
    .F(n373_5),
    .I0(n373_6_36),
    .I1(n373_7),
    .I2(n373_8),
    .I3(n370_8) 
);
defparam n373_s2.INIT=16'hEE0F;
  LUT4 n374_s2 (
    .F(n374_5),
    .I0(n374_6),
    .I1(n374_7),
    .I2(n374_8),
    .I3(n370_8) 
);
defparam n374_s2.INIT=16'hEE0F;
  LUT4 n375_s2 (
    .F(n375_5),
    .I0(n375_6),
    .I1(n375_7),
    .I2(n375_8),
    .I3(n370_8) 
);
defparam n375_s2.INIT=16'hEE0F;
  LUT4 n376_s2 (
    .F(n376_5),
    .I0(n376_6),
    .I1(n376_7),
    .I2(n376_8),
    .I3(n370_8) 
);
defparam n376_s2.INIT=16'h030A;
  LUT4 n377_s2 (
    .F(n377_5),
    .I0(n377_6),
    .I1(n377_7),
    .I2(n377_8),
    .I3(n370_8) 
);
defparam n377_s2.INIT=16'hEE0F;
  LUT4 n378_s2 (
    .F(n378_5),
    .I0(n378_6),
    .I1(n378_7),
    .I2(n378_8),
    .I3(n370_8) 
);
defparam n378_s2.INIT=16'hEE0F;
  LUT4 n379_s2 (
    .F(n379_5),
    .I0(n379_6),
    .I1(n379_7),
    .I2(n379_8),
    .I3(n370_8) 
);
defparam n379_s2.INIT=16'hEE0F;
  LUT4 n380_s2 (
    .F(n380_5),
    .I0(n380_6),
    .I1(n380_7),
    .I2(n380_8),
    .I3(n370_8) 
);
defparam n380_s2.INIT=16'hEE0F;
  LUT4 n381_s2 (
    .F(n381_5),
    .I0(n381_6),
    .I1(n381_7),
    .I2(n381_8),
    .I3(n370_8) 
);
defparam n381_s2.INIT=16'hEE0F;
  LUT4 n382_s2 (
    .F(n382_5),
    .I0(n382_6),
    .I1(n382_7),
    .I2(n382_8),
    .I3(n370_8) 
);
defparam n382_s2.INIT=16'hEE0F;
  LUT4 n383_s2 (
    .F(n383_5),
    .I0(n383_6),
    .I1(n383_7),
    .I2(n383_8),
    .I3(n370_8) 
);
defparam n383_s2.INIT=16'hEE0F;
  LUT4 n384_s2 (
    .F(n384_5),
    .I0(n384_6),
    .I1(n384_7),
    .I2(n384_8),
    .I3(n370_8) 
);
defparam n384_s2.INIT=16'hEE0F;
  LUT4 n385_s2 (
    .F(n385_5),
    .I0(n385_6),
    .I1(n385_7),
    .I2(n385_8),
    .I3(n370_8) 
);
defparam n385_s2.INIT=16'hEE0F;
  LUT3 n386_s2 (
    .F(n386_5),
    .I0(n386_6),
    .I1(n198_5),
    .I2(n386_7) 
);
defparam n386_s2.INIT=8'hC5;
  LUT4 n1511_s0 (
    .F(n1511_3),
    .I0(ff_vram_rdata_sel_d1[1]),
    .I1(ff_vram_rdata_sel_d1[2]),
    .I2(w_sdram_rdata_en),
    .I3(ff_vram_rdata_sel_d1[0]) 
);
defparam n1511_s0.INIT=16'h1000;
  LUT2 n1638_s0 (
    .F(n1638_3),
    .I0(ff_reset_n2_1),
    .I1(n1543_3) 
);
defparam n1638_s0.INIT=4'h8;
  LUT4 n1543_s0 (
    .F(n1543_3),
    .I0(ff_vram_rdata_sel_d1[0]),
    .I1(ff_vram_rdata_sel_d1[2]),
    .I2(ff_vram_rdata_sel_d1[1]),
    .I3(w_sdram_rdata_en) 
);
defparam n1543_s0.INIT=16'h1000;
  LUT4 n1583_s0 (
    .F(n1583_3),
    .I0(ff_vram_rdata_sel_d1[2]),
    .I1(ff_vram_rdata_sel_d1[0]),
    .I2(ff_vram_rdata_sel_d1[1]),
    .I3(w_sdram_rdata_en) 
);
defparam n1583_s0.INIT=16'h4000;
  LUT4 n1591_s0 (
    .F(n1591_3),
    .I0(ff_vram_rdata_sel_d1[0]),
    .I1(ff_vram_rdata_sel_d1[1]),
    .I2(w_sdram_rdata_en),
    .I3(ff_vram_rdata_sel_d1[2]) 
);
defparam n1591_s0.INIT=16'h1000;
  LUT3 ff_vram_refresh_s3 (
    .F(ff_vram_refresh_8),
    .I0(w_sdram_refresh),
    .I1(n373_6),
    .I2(w_pre_vram_refresh) 
);
defparam ff_vram_refresh_s3.INIT=8'hF4;
  LUT4 ff_vram_wdata_mask_3_s2 (
    .F(ff_vram_wdata_mask_3_5),
    .I0(ff_vram_valid_12),
    .I1(n386_7),
    .I2(ff_reset_n2_1),
    .I3(n388_12) 
);
defparam ff_vram_wdata_mask_3_s2.INIT=16'h4000;
  LUT4 ff_cpu_vram_rdata_en_s3 (
    .F(ff_cpu_vram_rdata_en_6),
    .I0(ff_vram_rdata_sel_d1[2]),
    .I1(ff_vram_rdata_sel_d1[1]),
    .I2(ff_vram_rdata_sel_d1[0]),
    .I3(w_sdram_rdata_en) 
);
defparam ff_cpu_vram_rdata_en_s3.INIT=16'h40FF;
  LUT4 ff_command_vram_rdata_en_s3 (
    .F(ff_command_vram_rdata_en_6),
    .I0(ff_vram_rdata_sel_d1[0]),
    .I1(ff_vram_rdata_sel_d1[1]),
    .I2(ff_vram_rdata_sel_d1[2]),
    .I3(w_sdram_rdata_en) 
);
defparam ff_command_vram_rdata_en_s3.INIT=16'h10FF;
  LUT3 ff_vram_rdata_sel_1_s4 (
    .F(ff_vram_rdata_sel_0_8),
    .I0(n19_3),
    .I1(ff_sdr_ready),
    .I2(n386_7) 
);
defparam ff_vram_rdata_sel_1_s4.INIT=8'hBF;
  LUT4 n38_s4 (
    .F(n38_9),
    .I0(n370_8),
    .I1(ff_vram_valid_8),
    .I2(w_screen_mode_vram_valid),
    .I3(ff_sdr_ready) 
);
defparam n38_s4.INIT=16'hF800;
  LUT4 n34_s6 (
    .F(n34_11),
    .I0(ff_vram_valid_8),
    .I1(n370_8),
    .I2(w_screen_mode_vram_valid),
    .I3(ff_sdr_ready) 
);
defparam n34_s6.INIT=16'h0B00;
  LUT4 n421_s4 (
    .F(n421_9),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n198_6),
    .I3(n386_7) 
);
defparam n421_s4.INIT=16'hAC00;
  LUT4 n420_s4 (
    .F(n420_9),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n198_6),
    .I3(n386_7) 
);
defparam n420_s4.INIT=16'hAC00;
  LUT4 n419_s4 (
    .F(n419_9),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n198_6),
    .I3(n386_7) 
);
defparam n419_s4.INIT=16'hAC00;
  LUT4 n418_s4 (
    .F(n418_9),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n198_6),
    .I3(n386_7) 
);
defparam n418_s4.INIT=16'hAC00;
  LUT4 n417_s4 (
    .F(n417_9),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n198_6),
    .I3(n386_7) 
);
defparam n417_s4.INIT=16'hAC00;
  LUT4 n416_s4 (
    .F(n416_9),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n198_6),
    .I3(n386_7) 
);
defparam n416_s4.INIT=16'hAC00;
  LUT4 n415_s4 (
    .F(n415_9),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n198_6),
    .I3(n386_7) 
);
defparam n415_s4.INIT=16'hAC00;
  LUT4 n414_s4 (
    .F(n414_9),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n198_6),
    .I3(n386_7) 
);
defparam n414_s4.INIT=16'hAC00;
  LUT4 n413_s4 (
    .F(n413_9),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[8]),
    .I2(n198_6),
    .I3(n386_7) 
);
defparam n413_s4.INIT=16'hAC00;
  LUT4 n412_s4 (
    .F(n412_9),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[9]),
    .I2(n198_6),
    .I3(n386_7) 
);
defparam n412_s4.INIT=16'hAC00;
  LUT4 n411_s4 (
    .F(n411_9),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[10]),
    .I2(n198_6),
    .I3(n386_7) 
);
defparam n411_s4.INIT=16'hAC00;
  LUT4 n410_s4 (
    .F(n410_9),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[11]),
    .I2(n198_6),
    .I3(n386_7) 
);
defparam n410_s4.INIT=16'hAC00;
  LUT4 n409_s4 (
    .F(n409_9),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[12]),
    .I2(n198_6),
    .I3(n386_7) 
);
defparam n409_s4.INIT=16'hAC00;
  LUT4 n408_s4 (
    .F(n408_9),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[13]),
    .I2(n198_6),
    .I3(n386_7) 
);
defparam n408_s4.INIT=16'hAC00;
  LUT4 n407_s4 (
    .F(n407_9),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[14]),
    .I2(n198_6),
    .I3(n386_7) 
);
defparam n407_s4.INIT=16'hAC00;
  LUT4 n406_s4 (
    .F(n406_9),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[15]),
    .I2(n198_6),
    .I3(n386_7) 
);
defparam n406_s4.INIT=16'hAC00;
  LUT4 n405_s4 (
    .F(n405_9),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[16]),
    .I2(n198_6),
    .I3(n386_7) 
);
defparam n405_s4.INIT=16'hAC00;
  LUT4 n404_s4 (
    .F(n404_9),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[17]),
    .I2(n198_6),
    .I3(n386_7) 
);
defparam n404_s4.INIT=16'hAC00;
  LUT4 n403_s4 (
    .F(n403_9),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[18]),
    .I2(n198_6),
    .I3(n386_7) 
);
defparam n403_s4.INIT=16'hAC00;
  LUT4 n402_s4 (
    .F(n402_9),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[19]),
    .I2(n198_6),
    .I3(n386_7) 
);
defparam n402_s4.INIT=16'hAC00;
  LUT4 n401_s4 (
    .F(n401_9),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[20]),
    .I2(n198_6),
    .I3(n386_7) 
);
defparam n401_s4.INIT=16'hAC00;
  LUT4 n400_s4 (
    .F(n400_9),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[21]),
    .I2(n198_6),
    .I3(n386_7) 
);
defparam n400_s4.INIT=16'hAC00;
  LUT4 n399_s4 (
    .F(n399_9),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[22]),
    .I2(n198_6),
    .I3(n386_7) 
);
defparam n399_s4.INIT=16'hAC00;
  LUT4 n398_s4 (
    .F(n398_9),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[23]),
    .I2(n198_6),
    .I3(n386_7) 
);
defparam n398_s4.INIT=16'hAC00;
  LUT4 n397_s4 (
    .F(n397_9),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[24]),
    .I2(n198_6),
    .I3(n386_7) 
);
defparam n397_s4.INIT=16'hAC00;
  LUT4 n396_s4 (
    .F(n396_9),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[25]),
    .I2(n198_6),
    .I3(n386_7) 
);
defparam n396_s4.INIT=16'hAC00;
  LUT4 n395_s4 (
    .F(n395_9),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[26]),
    .I2(n198_6),
    .I3(n386_7) 
);
defparam n395_s4.INIT=16'hAC00;
  LUT4 n394_s4 (
    .F(n394_9),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[27]),
    .I2(n198_6),
    .I3(n386_7) 
);
defparam n394_s4.INIT=16'hAC00;
  LUT4 n393_s4 (
    .F(n393_9),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[28]),
    .I2(n198_6),
    .I3(n386_7) 
);
defparam n393_s4.INIT=16'hAC00;
  LUT4 n392_s4 (
    .F(n392_9),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[29]),
    .I2(n198_6),
    .I3(n386_7) 
);
defparam n392_s4.INIT=16'hAC00;
  LUT4 n391_s4 (
    .F(n391_9),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[30]),
    .I2(n198_6),
    .I3(n386_7) 
);
defparam n391_s4.INIT=16'hAC00;
  LUT4 n390_s4 (
    .F(n390_9),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[31]),
    .I2(n198_6),
    .I3(n386_7) 
);
defparam n390_s4.INIT=16'hAC00;
  LUT4 n389_s5 (
    .F(n389_10),
    .I0(w_cpu_vram_write),
    .I1(w_command_vram_write),
    .I2(n198_6),
    .I3(n386_7) 
);
defparam n389_s5.INIT=16'hAC00;
  LUT4 n42_s1 (
    .F(n42_6),
    .I0(ff_vram_valid_8),
    .I1(n42_7),
    .I2(ff_sdr_ready),
    .I3(n386_7) 
);
defparam n42_s1.INIT=16'h1000;
  LUT3 n198_s1 (
    .F(n198_4),
    .I0(w_cpu_vram_address[1]),
    .I1(w_cpu_vram_address[0]),
    .I2(n566_31) 
);
defparam n198_s1.INIT=8'hAC;
  LUT4 n198_s2 (
    .F(n198_5),
    .I0(w_cpu_vram_address[1]),
    .I1(w_cpu_vram_address[2]),
    .I2(n566_31),
    .I3(n198_6) 
);
defparam n198_s2.INIT=16'hCA00;
  LUT3 n198_s3 (
    .F(n198_6),
    .I0(w_pulse1),
    .I1(w_screen_pos_x_Z[3]),
    .I2(n19_3) 
);
defparam n198_s3.INIT=8'h80;
  LUT4 n370_s3 (
    .F(n370_6),
    .I0(ff_vram_valid),
    .I1(reg_sprite_attribute_table_base[17]),
    .I2(w_ic_vram_valid),
    .I3(ff_vram_address[17]) 
);
defparam n370_s3.INIT=16'h0777;
  LUT3 n370_s4 (
    .F(n370_7),
    .I0(n370_9),
    .I1(w_screen_mode_vram_address[17]),
    .I2(w_screen_mode_vram_valid) 
);
defparam n370_s4.INIT=8'hCA;
  LUT2 n370_s5 (
    .F(n370_8),
    .I0(w_ic_vram_valid),
    .I1(n370_10) 
);
defparam n370_s5.INIT=4'h1;
  LUT4 n371_s3 (
    .F(n371_6),
    .I0(n371_9),
    .I1(w_command_vram_address[16]),
    .I2(w_screen_mode_vram_valid),
    .I3(n198_6) 
);
defparam n371_s3.INIT=16'h0A0C;
  LUT4 n371_s4 (
    .F(n371_7),
    .I0(w_screen_mode_vram_address[0]),
    .I1(w_screen_mode_vram_address[16]),
    .I2(n566_31),
    .I3(w_screen_mode_vram_valid) 
);
defparam n371_s4.INIT=16'hAC00;
  LUT4 n371_s5 (
    .F(n371_8),
    .I0(ff_vram_address[0]),
    .I1(w_ic_vram_valid),
    .I2(n371_10),
    .I3(n566_31) 
);
defparam n371_s5.INIT=16'h77F0;
  LUT3 n372_s3 (
    .F(n372_6),
    .I0(n372_9),
    .I1(n371_10),
    .I2(n566_31) 
);
defparam n372_s3.INIT=8'h35;
  LUT4 n372_s4 (
    .F(n372_7),
    .I0(w_screen_mode_vram_address[15]),
    .I1(w_screen_mode_vram_address[16]),
    .I2(n566_31),
    .I3(w_screen_mode_vram_valid) 
);
defparam n372_s4.INIT=16'h3500;
  LUT4 n372_s5 (
    .F(n372_8),
    .I0(n372_10),
    .I1(w_command_vram_address[15]),
    .I2(n198_6),
    .I3(n386_7) 
);
defparam n372_s5.INIT=16'hA300;
  LUT4 n373_s3 (
    .F(n373_6_36),
    .I0(n373_9),
    .I1(w_command_vram_address[14]),
    .I2(w_screen_mode_vram_valid),
    .I3(n198_6) 
);
defparam n373_s3.INIT=16'h0A0C;
  LUT4 n373_s4 (
    .F(n373_7),
    .I0(w_screen_mode_vram_address[14]),
    .I1(w_screen_mode_vram_address[15]),
    .I2(n566_31),
    .I3(w_screen_mode_vram_valid) 
);
defparam n373_s4.INIT=16'hCA00;
  LUT3 n373_s5 (
    .F(n373_8),
    .I0(n373_10),
    .I1(n372_9),
    .I2(n566_31) 
);
defparam n373_s5.INIT=8'hCA;
  LUT4 n374_s3 (
    .F(n374_6),
    .I0(n374_9),
    .I1(w_command_vram_address[13]),
    .I2(w_screen_mode_vram_valid),
    .I3(n198_6) 
);
defparam n374_s3.INIT=16'h0A0C;
  LUT4 n374_s4 (
    .F(n374_7),
    .I0(w_screen_mode_vram_address[13]),
    .I1(w_screen_mode_vram_address[14]),
    .I2(n566_31),
    .I3(w_screen_mode_vram_valid) 
);
defparam n374_s4.INIT=16'hCA00;
  LUT3 n374_s5 (
    .F(n374_8),
    .I0(n374_10),
    .I1(n373_10),
    .I2(n566_31) 
);
defparam n374_s5.INIT=8'hCA;
  LUT4 n375_s3 (
    .F(n375_6),
    .I0(n375_9),
    .I1(w_command_vram_address[12]),
    .I2(w_screen_mode_vram_valid),
    .I3(n198_6) 
);
defparam n375_s3.INIT=16'h0A0C;
  LUT4 n375_s4 (
    .F(n375_7),
    .I0(w_screen_mode_vram_address[12]),
    .I1(w_screen_mode_vram_address[13]),
    .I2(n566_31),
    .I3(w_screen_mode_vram_valid) 
);
defparam n375_s4.INIT=16'hCA00;
  LUT3 n375_s5 (
    .F(n375_8),
    .I0(n375_10),
    .I1(n374_10),
    .I2(n566_31) 
);
defparam n375_s5.INIT=8'hCA;
  LUT3 n376_s3 (
    .F(n376_6),
    .I0(n376_9),
    .I1(n375_10),
    .I2(n566_31) 
);
defparam n376_s3.INIT=8'h35;
  LUT4 n376_s4 (
    .F(n376_7),
    .I0(w_screen_mode_vram_address[11]),
    .I1(w_screen_mode_vram_address[12]),
    .I2(n566_31),
    .I3(w_screen_mode_vram_valid) 
);
defparam n376_s4.INIT=16'h3500;
  LUT4 n376_s5 (
    .F(n376_8),
    .I0(n376_10),
    .I1(w_command_vram_address[11]),
    .I2(n198_6),
    .I3(n386_7) 
);
defparam n376_s5.INIT=16'hA300;
  LUT4 n377_s3 (
    .F(n377_6),
    .I0(n377_9),
    .I1(w_command_vram_address[10]),
    .I2(w_screen_mode_vram_valid),
    .I3(n198_6) 
);
defparam n377_s3.INIT=16'h0A0C;
  LUT4 n377_s4 (
    .F(n377_7),
    .I0(w_screen_mode_vram_address[10]),
    .I1(w_screen_mode_vram_address[11]),
    .I2(n566_31),
    .I3(w_screen_mode_vram_valid) 
);
defparam n377_s4.INIT=16'hCA00;
  LUT3 n377_s5 (
    .F(n377_8),
    .I0(n377_10),
    .I1(n376_9),
    .I2(n566_31) 
);
defparam n377_s5.INIT=8'hCA;
  LUT4 n378_s3 (
    .F(n378_6),
    .I0(n378_9),
    .I1(w_command_vram_address[9]),
    .I2(w_screen_mode_vram_valid),
    .I3(n198_6) 
);
defparam n378_s3.INIT=16'h0A0C;
  LUT4 n378_s4 (
    .F(n378_7),
    .I0(w_screen_mode_vram_address[9]),
    .I1(w_screen_mode_vram_address[10]),
    .I2(n566_31),
    .I3(w_screen_mode_vram_valid) 
);
defparam n378_s4.INIT=16'hCA00;
  LUT3 n378_s5 (
    .F(n378_8),
    .I0(n378_10),
    .I1(n377_10),
    .I2(n566_31) 
);
defparam n378_s5.INIT=8'hCA;
  LUT4 n379_s3 (
    .F(n379_6),
    .I0(n379_9),
    .I1(w_command_vram_address[8]),
    .I2(w_screen_mode_vram_valid),
    .I3(n198_6) 
);
defparam n379_s3.INIT=16'h0A0C;
  LUT4 n379_s4 (
    .F(n379_7),
    .I0(w_screen_mode_vram_address[8]),
    .I1(w_screen_mode_vram_address[9]),
    .I2(n566_31),
    .I3(w_screen_mode_vram_valid) 
);
defparam n379_s4.INIT=16'hCA00;
  LUT3 n379_s5 (
    .F(n379_8),
    .I0(n379_10),
    .I1(n378_10),
    .I2(n566_31) 
);
defparam n379_s5.INIT=8'hCA;
  LUT4 n380_s3 (
    .F(n380_6),
    .I0(n380_9),
    .I1(w_command_vram_address[7]),
    .I2(w_screen_mode_vram_valid),
    .I3(n198_6) 
);
defparam n380_s3.INIT=16'h0A0C;
  LUT4 n380_s4 (
    .F(n380_7),
    .I0(w_screen_mode_vram_address[7]),
    .I1(w_screen_mode_vram_address[8]),
    .I2(n566_31),
    .I3(w_screen_mode_vram_valid) 
);
defparam n380_s4.INIT=16'hCA00;
  LUT3 n380_s5 (
    .F(n380_8),
    .I0(n380_10),
    .I1(n379_10),
    .I2(n566_31) 
);
defparam n380_s5.INIT=8'hCA;
  LUT4 n381_s3 (
    .F(n381_6),
    .I0(n381_9),
    .I1(w_command_vram_address[6]),
    .I2(w_screen_mode_vram_valid),
    .I3(n198_6) 
);
defparam n381_s3.INIT=16'h0A0C;
  LUT4 n381_s4 (
    .F(n381_7),
    .I0(w_screen_mode_vram_address[6]),
    .I1(w_screen_mode_vram_address[7]),
    .I2(n566_31),
    .I3(w_screen_mode_vram_valid) 
);
defparam n381_s4.INIT=16'hCA00;
  LUT3 n381_s5 (
    .F(n381_8),
    .I0(n381_10),
    .I1(n380_10),
    .I2(n566_31) 
);
defparam n381_s5.INIT=8'hCA;
  LUT4 n382_s3 (
    .F(n382_6),
    .I0(n382_9),
    .I1(w_command_vram_address[5]),
    .I2(w_screen_mode_vram_valid),
    .I3(n198_6) 
);
defparam n382_s3.INIT=16'h0A0C;
  LUT4 n382_s4 (
    .F(n382_7),
    .I0(w_screen_mode_vram_address[5]),
    .I1(w_screen_mode_vram_address[6]),
    .I2(n566_31),
    .I3(w_screen_mode_vram_valid) 
);
defparam n382_s4.INIT=16'hCA00;
  LUT3 n382_s5 (
    .F(n382_8),
    .I0(n382_10),
    .I1(n381_10),
    .I2(n566_31) 
);
defparam n382_s5.INIT=8'hCA;
  LUT4 n383_s3 (
    .F(n383_6),
    .I0(n383_9),
    .I1(w_command_vram_address[4]),
    .I2(w_screen_mode_vram_valid),
    .I3(n198_6) 
);
defparam n383_s3.INIT=16'h0A0C;
  LUT4 n383_s4 (
    .F(n383_7),
    .I0(w_screen_mode_vram_address[4]),
    .I1(w_screen_mode_vram_address[5]),
    .I2(n566_31),
    .I3(w_screen_mode_vram_valid) 
);
defparam n383_s4.INIT=16'hCA00;
  LUT3 n383_s5 (
    .F(n383_8),
    .I0(n383_10),
    .I1(n382_10),
    .I2(n566_31) 
);
defparam n383_s5.INIT=8'hCA;
  LUT4 n384_s3 (
    .F(n384_6),
    .I0(n384_9),
    .I1(w_command_vram_address[3]),
    .I2(w_screen_mode_vram_valid),
    .I3(n198_6) 
);
defparam n384_s3.INIT=16'h0A0C;
  LUT4 n384_s4 (
    .F(n384_7),
    .I0(w_screen_mode_vram_address[3]),
    .I1(w_screen_mode_vram_address[4]),
    .I2(n566_31),
    .I3(w_screen_mode_vram_valid) 
);
defparam n384_s4.INIT=16'hCA00;
  LUT3 n384_s5 (
    .F(n384_8),
    .I0(n384_10),
    .I1(n383_10),
    .I2(n566_31) 
);
defparam n384_s5.INIT=8'hCA;
  LUT4 n385_s3 (
    .F(n385_6),
    .I0(n385_9),
    .I1(w_command_vram_address[2]),
    .I2(w_screen_mode_vram_valid),
    .I3(n198_6) 
);
defparam n385_s3.INIT=16'h0A0C;
  LUT4 n385_s4 (
    .F(n385_7),
    .I0(w_screen_mode_vram_address[2]),
    .I1(w_screen_mode_vram_address[3]),
    .I2(n566_31),
    .I3(w_screen_mode_vram_valid) 
);
defparam n385_s4.INIT=16'hCA00;
  LUT3 n385_s5 (
    .F(n385_8),
    .I0(n385_10),
    .I1(n384_10),
    .I2(n566_31) 
);
defparam n385_s5.INIT=8'hCA;
  LUT3 n386_s3 (
    .F(n386_6),
    .I0(n386_8),
    .I1(n386_11),
    .I2(n566_31) 
);
defparam n386_s3.INIT=8'hCA;
  LUT3 n386_s4 (
    .F(n386_7),
    .I0(w_ic_vram_valid),
    .I1(w_screen_mode_vram_valid),
    .I2(n370_10) 
);
defparam n386_s4.INIT=8'h01;
  LUT4 n387_s3 (
    .F(n387_6),
    .I0(n198_4),
    .I1(n198_6),
    .I2(n387_8),
    .I3(w_screen_mode_vram_valid) 
);
defparam n387_s3.INIT=16'h0F77;
  LUT4 n387_s4 (
    .F(n387_7),
    .I0(ff_vram_address[1]),
    .I1(ff_vram_address[0]),
    .I2(n566_31),
    .I3(w_ic_vram_valid) 
);
defparam n387_s4.INIT=16'hAC00;
  LUT3 n42_s2 (
    .F(n42_7),
    .I0(n19_3),
    .I1(ff_vram_rdata_sel[2]),
    .I2(ff_vram_valid_8_35) 
);
defparam n42_s2.INIT=8'h0B;
  LUT3 n370_s6 (
    .F(n370_9),
    .I0(w_cpu_vram_address[17]),
    .I1(w_command_vram_address[17]),
    .I2(n198_6) 
);
defparam n370_s6.INIT=8'hAC;
  LUT4 n370_s7 (
    .F(n370_10),
    .I0(w_screen_mode_3_3),
    .I1(reg_screen_mode[0]),
    .I2(ff_next_vram2_7_9),
    .I3(n370_11) 
);
defparam n370_s7.INIT=16'h0700;
  LUT3 n371_s6 (
    .F(n371_9),
    .I0(w_cpu_vram_address[16]),
    .I1(w_cpu_vram_address[0]),
    .I2(n566_31) 
);
defparam n371_s6.INIT=8'hCA;
  LUT4 n371_s7 (
    .F(n371_10),
    .I0(reg_sprite_attribute_table_base[16]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_valid),
    .I3(ff_vram_address[16]) 
);
defparam n371_s7.INIT=16'h0777;
  LUT4 n372_s6 (
    .F(n372_9),
    .I0(reg_sprite_attribute_table_base[15]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_valid),
    .I3(ff_vram_address[15]) 
);
defparam n372_s6.INIT=16'h0777;
  LUT3 n372_s7 (
    .F(n372_10),
    .I0(w_cpu_vram_address[15]),
    .I1(w_cpu_vram_address[16]),
    .I2(n566_31) 
);
defparam n372_s7.INIT=8'h35;
  LUT3 n373_s6 (
    .F(n373_9),
    .I0(w_cpu_vram_address[14]),
    .I1(w_cpu_vram_address[15]),
    .I2(n566_31) 
);
defparam n373_s6.INIT=8'hCA;
  LUT4 n373_s7 (
    .F(n373_10),
    .I0(reg_sprite_attribute_table_base[14]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_valid),
    .I3(ff_vram_address[14]) 
);
defparam n373_s7.INIT=16'h0777;
  LUT3 n374_s6 (
    .F(n374_9),
    .I0(w_cpu_vram_address[13]),
    .I1(w_cpu_vram_address[14]),
    .I2(n566_31) 
);
defparam n374_s6.INIT=8'hCA;
  LUT4 n374_s7 (
    .F(n374_10),
    .I0(reg_sprite_attribute_table_base[13]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_valid),
    .I3(ff_vram_address[13]) 
);
defparam n374_s7.INIT=16'h0777;
  LUT3 n375_s6 (
    .F(n375_9),
    .I0(w_cpu_vram_address[12]),
    .I1(w_cpu_vram_address[13]),
    .I2(n566_31) 
);
defparam n375_s6.INIT=8'hCA;
  LUT4 n375_s7 (
    .F(n375_10),
    .I0(reg_sprite_attribute_table_base[12]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_valid),
    .I3(ff_vram_address[12]) 
);
defparam n375_s7.INIT=16'h0777;
  LUT4 n376_s6 (
    .F(n376_9),
    .I0(reg_sprite_attribute_table_base[11]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_valid),
    .I3(ff_vram_address[11]) 
);
defparam n376_s6.INIT=16'h0777;
  LUT3 n376_s7 (
    .F(n376_10),
    .I0(w_cpu_vram_address[11]),
    .I1(w_cpu_vram_address[12]),
    .I2(n566_31) 
);
defparam n376_s7.INIT=8'h35;
  LUT3 n377_s6 (
    .F(n377_9),
    .I0(w_cpu_vram_address[10]),
    .I1(w_cpu_vram_address[11]),
    .I2(n566_31) 
);
defparam n377_s6.INIT=8'hCA;
  LUT4 n377_s7 (
    .F(n377_10),
    .I0(reg_sprite_attribute_table_base[10]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_valid),
    .I3(ff_vram_address[10]) 
);
defparam n377_s7.INIT=16'h0777;
  LUT3 n378_s6 (
    .F(n378_9),
    .I0(w_cpu_vram_address[9]),
    .I1(w_cpu_vram_address[10]),
    .I2(n566_31) 
);
defparam n378_s6.INIT=8'hCA;
  LUT4 n378_s7 (
    .F(n378_10),
    .I0(ff_vram_valid),
    .I1(reg_sprite_attribute_table_base[9]),
    .I2(w_ic_vram_valid),
    .I3(ff_vram_address[9]) 
);
defparam n378_s7.INIT=16'h0777;
  LUT3 n379_s6 (
    .F(n379_9),
    .I0(w_cpu_vram_address[8]),
    .I1(w_cpu_vram_address[9]),
    .I2(n566_31) 
);
defparam n379_s6.INIT=8'hCA;
  LUT4 n379_s7 (
    .F(n379_10),
    .I0(w_sprite_mode2),
    .I1(n379_11),
    .I2(w_ic_vram_valid),
    .I3(ff_vram_address[8]) 
);
defparam n379_s7.INIT=16'h0BBB;
  LUT3 n380_s6 (
    .F(n380_9),
    .I0(w_cpu_vram_address[7]),
    .I1(w_cpu_vram_address[8]),
    .I2(n566_31) 
);
defparam n380_s6.INIT=8'hCA;
  LUT4 n380_s7 (
    .F(n380_10),
    .I0(w_sprite_mode2),
    .I1(n380_11),
    .I2(w_ic_vram_valid),
    .I3(ff_vram_address[7]) 
);
defparam n380_s7.INIT=16'h0BBB;
  LUT3 n381_s6 (
    .F(n381_9),
    .I0(w_cpu_vram_address[6]),
    .I1(w_cpu_vram_address[7]),
    .I2(n566_31) 
);
defparam n381_s6.INIT=8'hCA;
  LUT4 n381_s7 (
    .F(n381_10),
    .I0(w_selected_plane_num[4]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_valid),
    .I3(ff_vram_address[6]) 
);
defparam n381_s7.INIT=16'h0777;
  LUT3 n382_s6 (
    .F(n382_9),
    .I0(w_cpu_vram_address[5]),
    .I1(w_cpu_vram_address[6]),
    .I2(n566_31) 
);
defparam n382_s6.INIT=8'hCA;
  LUT4 n382_s7 (
    .F(n382_10),
    .I0(w_selected_plane_num[3]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_valid),
    .I3(ff_vram_address[5]) 
);
defparam n382_s7.INIT=16'h0777;
  LUT3 n383_s6 (
    .F(n383_9),
    .I0(w_cpu_vram_address[4]),
    .I1(w_cpu_vram_address[5]),
    .I2(n566_31) 
);
defparam n383_s6.INIT=8'hCA;
  LUT4 n383_s7 (
    .F(n383_10),
    .I0(w_selected_plane_num[2]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_valid),
    .I3(ff_vram_address[4]) 
);
defparam n383_s7.INIT=16'h0777;
  LUT3 n384_s6 (
    .F(n384_9),
    .I0(w_cpu_vram_address[3]),
    .I1(w_cpu_vram_address[4]),
    .I2(n566_31) 
);
defparam n384_s6.INIT=8'hCA;
  LUT4 n384_s7 (
    .F(n384_10),
    .I0(w_selected_plane_num[1]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_valid),
    .I3(ff_vram_address[3]) 
);
defparam n384_s7.INIT=16'h0777;
  LUT3 n385_s6 (
    .F(n385_9),
    .I0(w_cpu_vram_address[2]),
    .I1(w_cpu_vram_address[3]),
    .I2(n566_31) 
);
defparam n385_s6.INIT=8'hCA;
  LUT4 n385_s7 (
    .F(n385_10),
    .I0(w_selected_plane_num[0]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_valid),
    .I3(ff_vram_address[2]) 
);
defparam n385_s7.INIT=16'h0777;
  LUT4 n386_s5 (
    .F(n386_8),
    .I0(n370_10),
    .I1(w_screen_mode_vram_address[1]),
    .I2(ff_vram_address[1]),
    .I3(w_ic_vram_valid) 
);
defparam n386_s5.INIT=16'h0FBB;
  LUT3 n387_s5 (
    .F(n387_8),
    .I0(w_screen_mode_vram_address[0]),
    .I1(w_screen_mode_vram_address[1]),
    .I2(n566_31) 
);
defparam n387_s5.INIT=8'hCA;
  LUT4 ff_vram_valid_s5 (
    .F(ff_vram_valid_8_35),
    .I0(w_pre_vram_refresh),
    .I1(ff_vram_refresh),
    .I2(w_command_vram_valid),
    .I3(n19_3) 
);
defparam ff_vram_valid_s5.INIT=16'h1000;
  LUT2 n370_s8 (
    .F(n370_11),
    .I0(reg_sprite_disable),
    .I1(ff_vram_valid) 
);
defparam n370_s8.INIT=4'h4;
  LUT2 n379_s8 (
    .F(n379_11),
    .I0(ff_vram_valid),
    .I1(reg_sprite_attribute_table_base[8]) 
);
defparam n379_s8.INIT=4'h8;
  LUT2 n380_s8 (
    .F(n380_11),
    .I0(ff_vram_valid),
    .I1(reg_sprite_attribute_table_base[7]) 
);
defparam n380_s8.INIT=4'h8;
  LUT4 ff_vram_write_s5 (
    .F(ff_vram_write_9),
    .I0(ff_vram_valid_12),
    .I1(n386_7),
    .I2(w_sdram_valid),
    .I3(ff_sdr_ready) 
);
defparam ff_vram_write_s5.INIT=16'h0700;
  LUT4 ff_vram_valid_s7 (
    .F(ff_vram_valid_12),
    .I0(w_pre_vram_refresh),
    .I1(ff_vram_refresh),
    .I2(n198_6),
    .I3(ff_vram_valid_8_35) 
);
defparam ff_vram_valid_s7.INIT=16'h00EF;
  LUT4 n386_s7 (
    .F(n386_11),
    .I0(n385_10),
    .I1(w_screen_mode_vram_address[2]),
    .I2(w_ic_vram_valid),
    .I3(n370_10) 
);
defparam n386_s7.INIT=16'hAAA3;
  LUT4 n387_s6 (
    .F(n387_10),
    .I0(n387_6),
    .I1(w_ic_vram_valid),
    .I2(n370_10),
    .I3(n387_7) 
);
defparam n387_s6.INIT=16'hFF01;
  LUT4 n370_s9 (
    .F(n370_13),
    .I0(n370_6),
    .I1(n370_7),
    .I2(w_ic_vram_valid),
    .I3(n370_10) 
);
defparam n370_s9.INIT=16'h555C;
  LUT4 n388_s4 (
    .F(n388_10),
    .I0(ff_vram_valid_12),
    .I1(n386_7),
    .I2(w_sdram_valid),
    .I3(ff_sdr_ready) 
);
defparam n388_s4.INIT=16'h0700;
  LUT2 n388_s5 (
    .F(n388_12),
    .I0(w_sdram_valid),
    .I1(ff_sdr_ready) 
);
defparam n388_s5.INIT=4'h4;
  DFFC ff_vram_refresh_pulse_s0 (
    .Q(w_sdram_refresh),
    .D(w_pre_vram_refresh),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_17_s0 (
    .Q(w_sdram_address[17]),
    .D(n370_13),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_16_s0 (
    .Q(w_sdram_address[16]),
    .D(n371_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_15_s0 (
    .Q(w_sdram_address[15]),
    .D(n372_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_14_s0 (
    .Q(w_sdram_address[14]),
    .D(n373_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_13_s0 (
    .Q(w_sdram_address[13]),
    .D(n374_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_12_s0 (
    .Q(w_sdram_address[12]),
    .D(n375_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_11_s0 (
    .Q(w_sdram_address[11]),
    .D(n376_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_10_s0 (
    .Q(w_sdram_address[10]),
    .D(n377_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_9_s0 (
    .Q(w_sdram_address[9]),
    .D(n378_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_8_s0 (
    .Q(w_sdram_address[8]),
    .D(n379_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_7_s0 (
    .Q(w_sdram_address[7]),
    .D(n380_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_6_s0 (
    .Q(w_sdram_address[6]),
    .D(n381_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_5_s0 (
    .Q(w_sdram_address[5]),
    .D(n382_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_4_s0 (
    .Q(w_sdram_address[4]),
    .D(n383_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_3_s0 (
    .Q(w_sdram_address[3]),
    .D(n384_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_2_s0 (
    .Q(w_sdram_address[2]),
    .D(n385_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_1_s0 (
    .Q(ff_vram_address_0[1]),
    .D(n386_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_0_s0 (
    .Q(ff_vram_address_0[0]),
    .D(n387_10),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_write_s0 (
    .Q(w_sdram_write),
    .D(n389_10),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_31_s0 (
    .Q(w_sdram_wdata[31]),
    .D(n390_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_30_s0 (
    .Q(w_sdram_wdata[30]),
    .D(n391_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_29_s0 (
    .Q(w_sdram_wdata[29]),
    .D(n392_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_28_s0 (
    .Q(w_sdram_wdata[28]),
    .D(n393_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_27_s0 (
    .Q(w_sdram_wdata[27]),
    .D(n394_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_26_s0 (
    .Q(w_sdram_wdata[26]),
    .D(n395_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_25_s0 (
    .Q(w_sdram_wdata[25]),
    .D(n396_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_24_s0 (
    .Q(w_sdram_wdata[24]),
    .D(n397_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_23_s0 (
    .Q(w_sdram_wdata[23]),
    .D(n398_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_22_s0 (
    .Q(w_sdram_wdata[22]),
    .D(n399_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_21_s0 (
    .Q(w_sdram_wdata[21]),
    .D(n400_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_20_s0 (
    .Q(w_sdram_wdata[20]),
    .D(n401_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_19_s0 (
    .Q(w_sdram_wdata[19]),
    .D(n402_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_18_s0 (
    .Q(w_sdram_wdata[18]),
    .D(n403_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_17_s0 (
    .Q(w_sdram_wdata[17]),
    .D(n404_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_16_s0 (
    .Q(w_sdram_wdata[16]),
    .D(n405_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_15_s0 (
    .Q(w_sdram_wdata[15]),
    .D(n406_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_14_s0 (
    .Q(w_sdram_wdata[14]),
    .D(n407_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_13_s0 (
    .Q(w_sdram_wdata[13]),
    .D(n408_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_12_s0 (
    .Q(w_sdram_wdata[12]),
    .D(n409_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_11_s0 (
    .Q(w_sdram_wdata[11]),
    .D(n410_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_10_s0 (
    .Q(w_sdram_wdata[10]),
    .D(n411_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_9_s0 (
    .Q(w_sdram_wdata[9]),
    .D(n412_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_8_s0 (
    .Q(w_sdram_wdata[8]),
    .D(n413_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_7_s0 (
    .Q(w_sdram_wdata[7]),
    .D(n414_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_6_s0 (
    .Q(w_sdram_wdata[6]),
    .D(n415_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_5_s0 (
    .Q(w_sdram_wdata[5]),
    .D(n416_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_4_s0 (
    .Q(w_sdram_wdata[4]),
    .D(n417_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_3_s0 (
    .Q(w_sdram_wdata[3]),
    .D(n418_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_2_s0 (
    .Q(w_sdram_wdata[2]),
    .D(n419_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_1_s0 (
    .Q(w_sdram_wdata[1]),
    .D(n420_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_0_s0 (
    .Q(w_sdram_wdata[0]),
    .D(n421_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFE ff_vram_wdata_mask_3_s0 (
    .Q(w_sdram_wdata_mask[3]),
    .D(n198_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_5) 
);
  DFFE ff_vram_wdata_mask_2_s0 (
    .Q(w_sdram_wdata_mask[2]),
    .D(n199_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_5) 
);
  DFFE ff_vram_wdata_mask_1_s0 (
    .Q(w_sdram_wdata_mask[1]),
    .D(n200_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_5) 
);
  DFFE ff_vram_wdata_mask_0_s0 (
    .Q(w_sdram_wdata_mask[0]),
    .D(n201_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_5) 
);
  DFFCE ff_vram_rdata_sel_d1_2_s0 (
    .Q(ff_vram_rdata_sel_d1[2]),
    .D(ff_vram_rdata_sel[2]),
    .CLK(clk85m),
    .CE(n19_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_d1_1_s0 (
    .Q(ff_vram_rdata_sel_d1[1]),
    .D(ff_vram_rdata_sel[1]),
    .CLK(clk85m),
    .CE(n19_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_d1_0_s0 (
    .Q(ff_vram_rdata_sel_d1[0]),
    .D(ff_vram_rdata_sel[0]),
    .CLK(clk85m),
    .CE(n19_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_byte_sel_1_s0 (
    .Q(ff_vram_byte_sel[1]),
    .D(ff_vram_address_0[1]),
    .CLK(clk85m),
    .CE(n19_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_byte_sel_0_s0 (
    .Q(ff_vram_byte_sel[0]),
    .D(ff_vram_address_0[0]),
    .CLK(clk85m),
    .CE(n19_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_31_s0 (
    .Q(w_screen_mode_vram_rdata[31]),
    .D(w_sdram_rdata[31]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_30_s0 (
    .Q(w_screen_mode_vram_rdata[30]),
    .D(w_sdram_rdata[30]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_29_s0 (
    .Q(w_screen_mode_vram_rdata[29]),
    .D(w_sdram_rdata[29]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_28_s0 (
    .Q(w_screen_mode_vram_rdata[28]),
    .D(w_sdram_rdata[28]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_27_s0 (
    .Q(w_screen_mode_vram_rdata[27]),
    .D(w_sdram_rdata[27]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_26_s0 (
    .Q(w_screen_mode_vram_rdata[26]),
    .D(w_sdram_rdata[26]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_25_s0 (
    .Q(w_screen_mode_vram_rdata[25]),
    .D(w_sdram_rdata[25]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_24_s0 (
    .Q(w_screen_mode_vram_rdata[24]),
    .D(w_sdram_rdata[24]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_23_s0 (
    .Q(w_screen_mode_vram_rdata[23]),
    .D(w_sdram_rdata[23]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_22_s0 (
    .Q(w_screen_mode_vram_rdata[22]),
    .D(w_sdram_rdata[22]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_21_s0 (
    .Q(w_screen_mode_vram_rdata[21]),
    .D(w_sdram_rdata[21]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_20_s0 (
    .Q(w_screen_mode_vram_rdata[20]),
    .D(w_sdram_rdata[20]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_19_s0 (
    .Q(w_screen_mode_vram_rdata[19]),
    .D(w_sdram_rdata[19]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_18_s0 (
    .Q(w_screen_mode_vram_rdata[18]),
    .D(w_sdram_rdata[18]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_17_s0 (
    .Q(w_screen_mode_vram_rdata[17]),
    .D(w_sdram_rdata[17]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_16_s0 (
    .Q(w_screen_mode_vram_rdata[16]),
    .D(w_sdram_rdata[16]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_15_s0 (
    .Q(w_screen_mode_vram_rdata[15]),
    .D(w_sdram_rdata[15]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_14_s0 (
    .Q(w_screen_mode_vram_rdata[14]),
    .D(w_sdram_rdata[14]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_13_s0 (
    .Q(w_screen_mode_vram_rdata[13]),
    .D(w_sdram_rdata[13]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_12_s0 (
    .Q(w_screen_mode_vram_rdata[12]),
    .D(w_sdram_rdata[12]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_11_s0 (
    .Q(w_screen_mode_vram_rdata[11]),
    .D(w_sdram_rdata[11]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_10_s0 (
    .Q(w_screen_mode_vram_rdata[10]),
    .D(w_sdram_rdata[10]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_9_s0 (
    .Q(w_screen_mode_vram_rdata[9]),
    .D(w_sdram_rdata[9]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_8_s0 (
    .Q(w_screen_mode_vram_rdata[8]),
    .D(w_sdram_rdata[8]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_7_s0 (
    .Q(w_screen_mode_vram_rdata[7]),
    .D(w_sdram_rdata[7]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_6_s0 (
    .Q(w_screen_mode_vram_rdata[6]),
    .D(w_sdram_rdata[6]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_5_s0 (
    .Q(w_screen_mode_vram_rdata[5]),
    .D(w_sdram_rdata[5]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_4_s0 (
    .Q(w_screen_mode_vram_rdata[4]),
    .D(w_sdram_rdata[4]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_3_s0 (
    .Q(w_screen_mode_vram_rdata[3]),
    .D(w_sdram_rdata[3]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_2_s0 (
    .Q(w_screen_mode_vram_rdata[2]),
    .D(w_sdram_rdata[2]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_1_s0 (
    .Q(w_screen_mode_vram_rdata[1]),
    .D(w_sdram_rdata[1]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_0_s0 (
    .Q(w_screen_mode_vram_rdata[0]),
    .D(w_sdram_rdata[0]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_31_s0 (
    .Q(w_sprite_vram_rdata_31),
    .D(w_sdram_rdata[31]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_27_s0 (
    .Q(w_sprite_vram_rdata_27),
    .D(w_sdram_rdata[27]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_26_s0 (
    .Q(w_sprite_vram_rdata_26),
    .D(w_sdram_rdata[26]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_25_s0 (
    .Q(w_sprite_vram_rdata_25),
    .D(w_sdram_rdata[25]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_24_s0 (
    .Q(w_sprite_vram_rdata_24),
    .D(w_sdram_rdata[24]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_23_s0 (
    .Q(w_sprite_vram_rdata_23),
    .D(w_sdram_rdata[23]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_22_s0 (
    .Q(w_sprite_vram_rdata_22),
    .D(w_sdram_rdata[22]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_21_s0 (
    .Q(w_sprite_vram_rdata_21),
    .D(w_sdram_rdata[21]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_20_s0 (
    .Q(w_sprite_vram_rdata_20),
    .D(w_sdram_rdata[20]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_19_s0 (
    .Q(w_sprite_vram_rdata_19),
    .D(w_sdram_rdata[19]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_18_s0 (
    .Q(w_sprite_vram_rdata_18),
    .D(w_sdram_rdata[18]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_17_s0 (
    .Q(w_sprite_vram_rdata_17),
    .D(w_sdram_rdata[17]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_16_s0 (
    .Q(w_sprite_vram_rdata_16),
    .D(w_sdram_rdata[16]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_15_s0 (
    .Q(w_sprite_vram_rdata_15),
    .D(w_sdram_rdata[15]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_14_s0 (
    .Q(w_sprite_vram_rdata_14),
    .D(w_sdram_rdata[14]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_13_s0 (
    .Q(w_sprite_vram_rdata_13),
    .D(w_sdram_rdata[13]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_12_s0 (
    .Q(w_sprite_vram_rdata_12),
    .D(w_sdram_rdata[12]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_11_s0 (
    .Q(w_sprite_vram_rdata_11),
    .D(w_sdram_rdata[11]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_10_s0 (
    .Q(w_sprite_vram_rdata_10),
    .D(w_sdram_rdata[10]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_9_s0 (
    .Q(w_sprite_vram_rdata_9),
    .D(w_sdram_rdata[9]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_8_s0 (
    .Q(w_sprite_vram_rdata_8),
    .D(w_sdram_rdata[8]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_7_s0 (
    .Q(w_sprite_vram_rdata_7),
    .D(w_sdram_rdata[7]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_6_s0 (
    .Q(w_sprite_vram_rdata_6),
    .D(w_sdram_rdata[6]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_5_s0 (
    .Q(w_sprite_vram_rdata_5),
    .D(w_sdram_rdata[5]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_4_s0 (
    .Q(w_sprite_vram_rdata_4),
    .D(w_sdram_rdata[4]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_3_s0 (
    .Q(w_sprite_vram_rdata_3),
    .D(w_sdram_rdata[3]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_2_s0 (
    .Q(w_sprite_vram_rdata_2),
    .D(w_sdram_rdata[2]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_1_s0 (
    .Q(w_sprite_vram_rdata_1),
    .D(w_sdram_rdata[1]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_0_s0 (
    .Q(w_sprite_vram_rdata_0),
    .D(w_sdram_rdata[0]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_7_s0 (
    .Q(w_cpu_vram_rdata[7]),
    .D(w_rdata8[7]),
    .CLK(clk85m),
    .CE(n1583_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_6_s0 (
    .Q(w_cpu_vram_rdata[6]),
    .D(w_rdata8[6]),
    .CLK(clk85m),
    .CE(n1583_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_5_s0 (
    .Q(w_cpu_vram_rdata[5]),
    .D(w_rdata8[5]),
    .CLK(clk85m),
    .CE(n1583_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_4_s0 (
    .Q(w_cpu_vram_rdata[4]),
    .D(w_rdata8[4]),
    .CLK(clk85m),
    .CE(n1583_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_3_s0 (
    .Q(w_cpu_vram_rdata[3]),
    .D(w_rdata8[3]),
    .CLK(clk85m),
    .CE(n1583_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_2_s0 (
    .Q(w_cpu_vram_rdata[2]),
    .D(w_rdata8[2]),
    .CLK(clk85m),
    .CE(n1583_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_1_s0 (
    .Q(w_cpu_vram_rdata[1]),
    .D(w_rdata8[1]),
    .CLK(clk85m),
    .CE(n1583_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_0_s0 (
    .Q(w_cpu_vram_rdata[0]),
    .D(w_rdata8[0]),
    .CLK(clk85m),
    .CE(n1583_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_31_s0 (
    .Q(w_command_vram_rdata[31]),
    .D(w_sdram_rdata[31]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_30_s0 (
    .Q(w_command_vram_rdata[30]),
    .D(w_sdram_rdata[30]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_29_s0 (
    .Q(w_command_vram_rdata[29]),
    .D(w_sdram_rdata[29]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_28_s0 (
    .Q(w_command_vram_rdata[28]),
    .D(w_sdram_rdata[28]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_27_s0 (
    .Q(w_command_vram_rdata[27]),
    .D(w_sdram_rdata[27]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_26_s0 (
    .Q(w_command_vram_rdata[26]),
    .D(w_sdram_rdata[26]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_25_s0 (
    .Q(w_command_vram_rdata[25]),
    .D(w_sdram_rdata[25]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_24_s0 (
    .Q(w_command_vram_rdata[24]),
    .D(w_sdram_rdata[24]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_23_s0 (
    .Q(w_command_vram_rdata[23]),
    .D(w_sdram_rdata[23]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_22_s0 (
    .Q(w_command_vram_rdata[22]),
    .D(w_sdram_rdata[22]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_21_s0 (
    .Q(w_command_vram_rdata[21]),
    .D(w_sdram_rdata[21]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_20_s0 (
    .Q(w_command_vram_rdata[20]),
    .D(w_sdram_rdata[20]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_19_s0 (
    .Q(w_command_vram_rdata[19]),
    .D(w_sdram_rdata[19]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_18_s0 (
    .Q(w_command_vram_rdata[18]),
    .D(w_sdram_rdata[18]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_17_s0 (
    .Q(w_command_vram_rdata[17]),
    .D(w_sdram_rdata[17]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_16_s0 (
    .Q(w_command_vram_rdata[16]),
    .D(w_sdram_rdata[16]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_15_s0 (
    .Q(w_command_vram_rdata[15]),
    .D(w_sdram_rdata[15]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_14_s0 (
    .Q(w_command_vram_rdata[14]),
    .D(w_sdram_rdata[14]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_13_s0 (
    .Q(w_command_vram_rdata[13]),
    .D(w_sdram_rdata[13]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_12_s0 (
    .Q(w_command_vram_rdata[12]),
    .D(w_sdram_rdata[12]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_11_s0 (
    .Q(w_command_vram_rdata[11]),
    .D(w_sdram_rdata[11]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_10_s0 (
    .Q(w_command_vram_rdata[10]),
    .D(w_sdram_rdata[10]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_9_s0 (
    .Q(w_command_vram_rdata[9]),
    .D(w_sdram_rdata[9]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_8_s0 (
    .Q(w_command_vram_rdata[8]),
    .D(w_sdram_rdata[8]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_7_s0 (
    .Q(w_command_vram_rdata[7]),
    .D(w_sdram_rdata[7]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_6_s0 (
    .Q(w_command_vram_rdata[6]),
    .D(w_sdram_rdata[6]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_5_s0 (
    .Q(w_command_vram_rdata[5]),
    .D(w_sdram_rdata[5]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_4_s0 (
    .Q(w_command_vram_rdata[4]),
    .D(w_sdram_rdata[4]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_3_s0 (
    .Q(w_command_vram_rdata[3]),
    .D(w_sdram_rdata[3]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_2_s0 (
    .Q(w_command_vram_rdata[2]),
    .D(w_sdram_rdata[2]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_1_s0 (
    .Q(w_command_vram_rdata[1]),
    .D(w_sdram_rdata[1]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_0_s0 (
    .Q(w_command_vram_rdata[0]),
    .D(w_sdram_rdata[0]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFE ff_sprite_vram_rdata8_7_s0 (
    .Q(w_sprite_vram_rdata8[7]),
    .D(w_rdata8[7]),
    .CLK(clk85m),
    .CE(n1638_3) 
);
  DFFE ff_sprite_vram_rdata8_6_s0 (
    .Q(w_sprite_vram_rdata8[6]),
    .D(w_rdata8[6]),
    .CLK(clk85m),
    .CE(n1638_3) 
);
  DFFE ff_sprite_vram_rdata8_5_s0 (
    .Q(w_sprite_vram_rdata8[5]),
    .D(w_rdata8[5]),
    .CLK(clk85m),
    .CE(n1638_3) 
);
  DFFE ff_sprite_vram_rdata8_4_s0 (
    .Q(w_sprite_vram_rdata8[4]),
    .D(w_rdata8[4]),
    .CLK(clk85m),
    .CE(n1638_3) 
);
  DFFE ff_sprite_vram_rdata8_3_s0 (
    .Q(w_sprite_vram_rdata8[3]),
    .D(w_rdata8[3]),
    .CLK(clk85m),
    .CE(n1638_3) 
);
  DFFE ff_sprite_vram_rdata8_2_s0 (
    .Q(w_sprite_vram_rdata8[2]),
    .D(w_rdata8[2]),
    .CLK(clk85m),
    .CE(n1638_3) 
);
  DFFE ff_sprite_vram_rdata8_1_s0 (
    .Q(w_sprite_vram_rdata8[1]),
    .D(w_rdata8[1]),
    .CLK(clk85m),
    .CE(n1638_3) 
);
  DFFE ff_sprite_vram_rdata8_0_s0 (
    .Q(w_sprite_vram_rdata8[0]),
    .D(w_rdata8[0]),
    .CLK(clk85m),
    .CE(n1638_3) 
);
  DFFC ff_vram_rdata_sel_2_s0 (
    .Q(ff_vram_rdata_sel[2]),
    .D(n42_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_1_s1 (
    .Q(ff_vram_rdata_sel[1]),
    .D(n34_11),
    .CLK(clk85m),
    .CE(ff_vram_rdata_sel_0_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_rdata_sel_1_s1.INIT=1'b0;
  DFFCE ff_vram_rdata_sel_0_s1 (
    .Q(ff_vram_rdata_sel[0]),
    .D(n38_9),
    .CLK(clk85m),
    .CE(ff_vram_rdata_sel_0_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_rdata_sel_0_s1.INIT=1'b0;
  DFFCE ff_vram_refresh_s1 (
    .Q(ff_vram_refresh),
    .D(w_pre_vram_refresh),
    .CLK(clk85m),
    .CE(ff_vram_refresh_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_refresh_s1.INIT=1'b0;
  DFFCE ff_cpu_vram_rdata_en_s1 (
    .Q(w_cpu_vram_rdata_en),
    .D(w_sdram_rdata_en),
    .CLK(clk85m),
    .CE(ff_cpu_vram_rdata_en_6),
    .CLEAR(n36_6) 
);
defparam ff_cpu_vram_rdata_en_s1.INIT=1'b0;
  DFFCE ff_command_vram_rdata_en_s1 (
    .Q(w_command_vram_rdata_en),
    .D(w_sdram_rdata_en),
    .CLK(clk85m),
    .CE(ff_command_vram_rdata_en_6),
    .CLEAR(n36_6) 
);
defparam ff_command_vram_rdata_en_s1.INIT=1'b0;
  DFFC ff_vram_valid_s8 (
    .Q(w_sdram_valid),
    .D(n388_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_vram_valid_s8.INIT=1'b0;
  MUX2_LUT5 w_rdata8_7_s5 (
    .O(w_rdata8[7]),
    .I0(w_rdata8_7_6),
    .I1(w_rdata8_7_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_6_s5 (
    .O(w_rdata8[6]),
    .I0(w_rdata8_6_6),
    .I1(w_rdata8_6_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_5_s5 (
    .O(w_rdata8[5]),
    .I0(w_rdata8_5_6),
    .I1(w_rdata8_5_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_4_s5 (
    .O(w_rdata8[4]),
    .I0(w_rdata8_4_6),
    .I1(w_rdata8_4_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_3_s5 (
    .O(w_rdata8[3]),
    .I0(w_rdata8_3_6),
    .I1(w_rdata8_3_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_2_s5 (
    .O(w_rdata8[2]),
    .I0(w_rdata8_2_6),
    .I1(w_rdata8_2_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_1_s5 (
    .O(w_rdata8[1]),
    .I0(w_rdata8_1_6),
    .I1(w_rdata8_1_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_0_s5 (
    .O(w_rdata8[0]),
    .I0(w_rdata8_0_6),
    .I1(w_rdata8_0_7),
    .S0(ff_vram_byte_sel[1]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_vram_interface */
module vdp_color_palette_ram (
  clk85m,
  w_palette_valid,
  ff_display_color_oe,
  w_palette_b,
  w_palette_r,
  w_palette_g,
  w_palette_num,
  ff_display_color,
  w_display_b16,
  w_display_r16,
  w_display_g16
)
;
input clk85m;
input w_palette_valid;
input ff_display_color_oe;
input [4:0] w_palette_b;
input [4:0] w_palette_r;
input [4:0] w_palette_g;
input [7:0] w_palette_num;
input [7:0] ff_display_color;
output [4:0] w_display_b16;
output [4:0] w_display_r16;
output [4:0] w_display_g16;
wire [31:15] DO;
wire VCC;
wire GND;
  SDPB ram_b_ram_b_0_0_s (
    .DO({DO[31:15],w_display_g16[4:0],w_display_r16[4:0],w_display_b16[4:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_palette_g[4:0],w_palette_r[4:0],w_palette_b[4:0]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({GND,GND,w_palette_num[7:0],GND,GND,VCC,VCC}),
    .ADB({GND,GND,ff_display_color[7:0],GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(w_palette_valid),
    .CEB(ff_display_color_oe),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ram_b_ram_b_0_0_s.BIT_WIDTH_0=16;
defparam ram_b_ram_b_0_0_s.BIT_WIDTH_1=16;
defparam ram_b_ram_b_0_0_s.READ_MODE=1'b0;
defparam ram_b_ram_b_0_0_s.RESET_MODE="SYNC";
defparam ram_b_ram_b_0_0_s.BLK_SEL_0=3'b000;
defparam ram_b_ram_b_0_0_s.BLK_SEL_1=3'b000;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_color_palette_ram */
module vdp_color_palette (
  clk85m,
  n36_6,
  n156_2,
  w_screen_mode_display_color_en,
  reg_yjk_mode,
  reg_yae_mode,
  w_sprite_display_color_en,
  n2043_8,
  n2043_5,
  reg_ext_palette_mode,
  w_palette_valid,
  n1502_24,
  n358_10,
  w_next_0_4,
  reg_color0_opaque,
  n2043_6,
  w_next_0_6,
  w_palette_num,
  w_palette_r,
  w_palette_g,
  w_palette_b,
  w_screen_pos_x_Z,
  w_screen_mode_display_color,
  reg_backdrop_color,
  w_pixel_phase_x,
  w_sprite_display_color,
  reg_screen_mode_2,
  reg_screen_mode_4,
  n373_6,
  w_vdp_r,
  w_vdp_g,
  w_vdp_b
)
;
input clk85m;
input n36_6;
input n156_2;
input w_screen_mode_display_color_en;
input reg_yjk_mode;
input reg_yae_mode;
input w_sprite_display_color_en;
input n2043_8;
input n2043_5;
input reg_ext_palette_mode;
input w_palette_valid;
input n1502_24;
input n358_10;
input w_next_0_4;
input reg_color0_opaque;
input n2043_6;
input w_next_0_6;
input [7:0] w_palette_num;
input [4:0] w_palette_r;
input [4:0] w_palette_g;
input [4:0] w_palette_b;
input [3:0] w_screen_pos_x_Z;
input [7:0] w_screen_mode_display_color;
input [7:0] reg_backdrop_color;
input [1:0] w_pixel_phase_x;
input [3:0] w_sprite_display_color;
input reg_screen_mode_2;
input reg_screen_mode_4;
output n373_6;
output [7:0] w_vdp_r;
output [7:0] w_vdp_g;
output [7:0] w_vdp_b;
wire n8_21;
wire n9_21;
wire n10_21;
wire n11_21;
wire n12_21;
wire n13_21;
wire n14_21;
wire n15_21;
wire n16_21;
wire n100_3;
wire n102_3;
wire n103_3;
wire n104_3;
wire n105_3;
wire n106_3;
wire n134_3;
wire n135_3;
wire n136_3;
wire n122_4;
wire n234_3;
wire n547_3;
wire n548_3;
wire n549_3;
wire n550_3;
wire n568_3;
wire n602_4;
wire n611_3;
wire n612_3;
wire n613_3;
wire n614_3;
wire n615_3;
wire n616_3;
wire n617_3;
wire n618_4;
wire n658_3;
wire n699_3;
wire n700_3;
wire n701_3;
wire n702_3;
wire n703_3;
wire n704_3;
wire n705_3;
wire n706_3;
wire n707_3;
wire n708_3;
wire n709_3;
wire n710_3;
wire n711_3;
wire n712_3;
wire n713_3;
wire n714_3;
wire n792_3;
wire n793_3;
wire w_b_4_4;
wire ff_display_color_3_9;
wire n563_6;
wire n562_6;
wire n561_6;
wire n560_6;
wire n365_6;
wire n363_6;
wire n362_6;
wire n355_6;
wire n354_6;
wire n353_6;
wire n352_6;
wire n351_6;
wire n345_6;
wire n344_6;
wire n343_6;
wire n342_6;
wire n341_6;
wire w_palette_valid_37;
wire n791_6;
wire n787_7;
wire n788_7;
wire n789_7;
wire n790_7;
wire n102_4;
wire n103_4;
wire n104_4;
wire n105_4;
wire n106_4;
wire n547_4;
wire n547_5;
wire n548_4;
wire n548_5;
wire n549_4;
wire n549_5;
wire n549_6;
wire n550_4;
wire n550_5;
wire n550_6;
wire n611_4;
wire n614_4;
wire n618_5;
wire n699_5;
wire n703_4;
wire n705_4;
wire n706_4;
wire n707_5;
wire n711_4;
wire n713_4;
wire n714_4;
wire n792_4;
wire n793_4;
wire w_b_4_5;
wire n563_8;
wire n562_7;
wire n561_7;
wire n560_7;
wire n364_7;
wire n786_10;
wire n547_6;
wire n547_7;
wire n547_8;
wire n547_9;
wire n548_6;
wire n548_7;
wire n549_7;
wire n549_9;
wire n550_7;
wire n550_8;
wire n550_9;
wire n700_6;
wire n701_6;
wire n708_6;
wire n709_6;
wire n563_9;
wire n563_10;
wire n562_8;
wire n561_8;
wire n560_8;
wire n547_10;
wire n549_10;
wire n549_11;
wire n550_10;
wire n550_11;
wire n550_12;
wire n793_6;
wire n362_9;
wire n364_9;
wire n365_9;
wire n361_8;
wire n128_7;
wire n547_13;
wire n712_6;
wire n710_6;
wire n709_8;
wire n709_10;
wire n708_8;
wire n708_10;
wire n707_7;
wire n704_6;
wire n702_6;
wire n701_8;
wire n701_10;
wire n700_8;
wire n700_10;
wire n699_7;
wire n791_9;
wire n793_8;
wire n549_13;
wire n568_6;
wire n775_6;
wire n774_6;
wire n773_6;
wire n772_6;
wire n771_6;
wire n770_6;
wire n26_8;
wire n786_12;
wire n787_10;
wire n791_11;
wire w_r_4_6;
wire w_g_4_6;
wire n563_12;
wire ff_yjk_en;
wire ff_yjk_rgb_en;
wire ff_display_color_oe;
wire ff_rgb_load;
wire n25_1;
wire n25_2;
wire n24_1;
wire n24_2;
wire n23_1;
wire n23_2;
wire n22_1;
wire n22_2;
wire n21_1;
wire n21_2;
wire n20_1;
wire n20_2;
wire n19_1;
wire n19_2;
wire n18_1;
wire n18_0_COUT;
wire w_r_yjk_0_2;
wire w_r_yjk_1_2;
wire w_r_yjk_2_2;
wire w_r_yjk_3_2;
wire w_r_yjk_4_2;
wire w_r_yjk_5_2;
wire w_g_yjk_0_2;
wire w_g_yjk_1_2;
wire w_g_yjk_2_2;
wire w_g_yjk_3_2;
wire w_g_yjk_4_2;
wire w_g_yjk_5_2;
wire w_b_jk_1_2;
wire w_b_jk_2_2;
wire w_b_jk_3_2;
wire w_b_jk_4_2;
wire w_b_jk_5_2;
wire w_b_jk_6_2;
wire w_b_jk_7_0_COUT;
wire w_b_y_2_3;
wire w_b_y_3_3;
wire w_b_y_4_3;
wire w_b_y_5_3;
wire w_b_yjk_pre_0_3;
wire n323_2;
wire n323_3;
wire n322_2;
wire n322_3;
wire n321_2;
wire n321_3;
wire n320_2;
wire n320_3;
wire n319_2;
wire n319_3;
wire n318_2;
wire n318_3;
wire n317_2;
wire n317_3;
wire n316_2;
wire n316_0_COUT;
wire n788_5;
wire n789_5;
wire n790_5;
wire ff_palette_num_7_9;
wire [7:0] w_palette_num_0;
wire [4:0] w_palette_r_0;
wire [4:0] w_palette_g_0;
wire [4:0] w_palette_b_0;
wire [8:0] ff_palette_num;
wire [4:2] ff_palette_r;
wire [4:2] ff_palette_g;
wire [4:2] ff_palette_b;
wire [8:0] ff_display_color_delay0;
wire [8:0] ff_display_color_delay1;
wire [8:0] ff_display_color_delay2;
wire [8:0] ff_display_color_delay3;
wire [8:0] ff_display_color_delay4;
wire [5:0] ff_j;
wire [5:0] ff_k;
wire [4:0] ff_y;
wire [4:0] ff_yjk_r;
wire [4:0] ff_yjk_g;
wire [4:0] ff_yjk_b;
wire [7:0] ff_display_color256;
wire [7:0] ff_display_color;
wire [5:0] w_r_yjk;
wire [5:0] w_g_yjk;
wire [7:1] w_b_jk;
wire [7:2] w_b_y;
wire [0:0] w_b_yjk_pre;
wire [4:0] w_display_b16;
wire [4:0] w_display_r16;
wire [4:0] w_display_g16;
wire VCC;
wire GND;
  LUT4 n8_s16 (
    .F(n8_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n8_s16.INIT=16'h77A0;
  LUT4 n9_s16 (
    .F(n9_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n9_s16.INIT=16'h57D4;
  LUT4 n10_s16 (
    .F(n10_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n10_s16.INIT=16'h69AE;
  LUT4 n11_s16 (
    .F(n11_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n11_s16.INIT=16'h7058;
  LUT4 n12_s16 (
    .F(n12_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n12_s16.INIT=16'h455C;
  LUT4 n13_s16 (
    .F(n13_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n13_s16.INIT=16'h7FFE;
  LUT4 n14_s16 (
    .F(n14_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n14_s16.INIT=16'h6E46;
  LUT4 n15_s16 (
    .F(n15_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n15_s16.INIT=16'h5756;
  LUT4 n16_s16 (
    .F(n16_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n16_s16.INIT=16'h61BC;
  LUT3 w_palette_num_7_s2 (
    .F(w_palette_num_0[7]),
    .I0(w_palette_num[7]),
    .I1(ff_palette_num[7]),
    .I2(ff_palette_num[8]) 
);
defparam w_palette_num_7_s2.INIT=8'hAC;
  LUT3 w_palette_num_6_s2 (
    .F(w_palette_num_0[6]),
    .I0(ff_palette_num[6]),
    .I1(w_palette_num[6]),
    .I2(ff_palette_num[8]) 
);
defparam w_palette_num_6_s2.INIT=8'hCA;
  LUT3 w_palette_num_5_s2 (
    .F(w_palette_num_0[5]),
    .I0(ff_palette_num[5]),
    .I1(w_palette_num[5]),
    .I2(ff_palette_num[8]) 
);
defparam w_palette_num_5_s2.INIT=8'hCA;
  LUT3 w_palette_num_4_s2 (
    .F(w_palette_num_0[4]),
    .I0(ff_palette_num[4]),
    .I1(w_palette_num[4]),
    .I2(ff_palette_num[8]) 
);
defparam w_palette_num_4_s2.INIT=8'hCA;
  LUT3 w_palette_num_3_s2 (
    .F(w_palette_num_0[3]),
    .I0(ff_palette_num[3]),
    .I1(w_palette_num[3]),
    .I2(ff_palette_num[8]) 
);
defparam w_palette_num_3_s2.INIT=8'hCA;
  LUT3 w_palette_num_2_s2 (
    .F(w_palette_num_0[2]),
    .I0(ff_palette_num[2]),
    .I1(w_palette_num[2]),
    .I2(ff_palette_num[8]) 
);
defparam w_palette_num_2_s2.INIT=8'hCA;
  LUT3 w_palette_num_1_s2 (
    .F(w_palette_num_0[1]),
    .I0(ff_palette_num[1]),
    .I1(w_palette_num[1]),
    .I2(ff_palette_num[8]) 
);
defparam w_palette_num_1_s2.INIT=8'hCA;
  LUT3 w_palette_num_0_s2 (
    .F(w_palette_num_0[0]),
    .I0(ff_palette_num[0]),
    .I1(w_palette_num[0]),
    .I2(ff_palette_num[8]) 
);
defparam w_palette_num_0_s2.INIT=8'hCA;
  LUT3 w_palette_r_4_s0 (
    .F(w_palette_r_0[4]),
    .I0(ff_palette_r[4]),
    .I1(w_palette_r[4]),
    .I2(ff_palette_num[8]) 
);
defparam w_palette_r_4_s0.INIT=8'hCA;
  LUT3 w_palette_r_3_s0 (
    .F(w_palette_r_0[3]),
    .I0(ff_palette_r[3]),
    .I1(w_palette_r[3]),
    .I2(ff_palette_num[8]) 
);
defparam w_palette_r_3_s0.INIT=8'hCA;
  LUT3 w_palette_r_2_s0 (
    .F(w_palette_r_0[2]),
    .I0(ff_palette_r[2]),
    .I1(w_palette_r[2]),
    .I2(ff_palette_num[8]) 
);
defparam w_palette_r_2_s0.INIT=8'hCA;
  LUT3 w_palette_g_4_s0 (
    .F(w_palette_g_0[4]),
    .I0(ff_palette_g[4]),
    .I1(w_palette_g[4]),
    .I2(ff_palette_num[8]) 
);
defparam w_palette_g_4_s0.INIT=8'hCA;
  LUT3 w_palette_g_3_s0 (
    .F(w_palette_g_0[3]),
    .I0(ff_palette_g[3]),
    .I1(w_palette_g[3]),
    .I2(ff_palette_num[8]) 
);
defparam w_palette_g_3_s0.INIT=8'hCA;
  LUT3 w_palette_g_2_s0 (
    .F(w_palette_g_0[2]),
    .I0(ff_palette_g[2]),
    .I1(w_palette_g[2]),
    .I2(ff_palette_num[8]) 
);
defparam w_palette_g_2_s0.INIT=8'hCA;
  LUT3 w_palette_b_4_s0 (
    .F(w_palette_b_0[4]),
    .I0(ff_palette_b[4]),
    .I1(w_palette_b[4]),
    .I2(ff_palette_num[8]) 
);
defparam w_palette_b_4_s0.INIT=8'hCA;
  LUT3 w_palette_b_3_s0 (
    .F(w_palette_b_0[3]),
    .I0(ff_palette_b[3]),
    .I1(w_palette_b[3]),
    .I2(ff_palette_num[8]) 
);
defparam w_palette_b_3_s0.INIT=8'hCA;
  LUT3 w_palette_b_2_s0 (
    .F(w_palette_b_0[2]),
    .I0(ff_palette_b[2]),
    .I1(w_palette_b[2]),
    .I2(ff_palette_num[8]) 
);
defparam w_palette_b_2_s0.INIT=8'hCA;
  LUT3 n100_s0 (
    .F(n100_3),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[1]),
    .I2(w_screen_pos_x_Z[2]) 
);
defparam n100_s0.INIT=8'h01;
  LUT3 n102_s0 (
    .F(n102_3),
    .I0(n102_4),
    .I1(w_screen_mode_display_color[7]),
    .I2(w_screen_mode_display_color_en) 
);
defparam n102_s0.INIT=8'hCA;
  LUT3 n103_s0 (
    .F(n103_3),
    .I0(n103_4),
    .I1(w_screen_mode_display_color[6]),
    .I2(w_screen_mode_display_color_en) 
);
defparam n103_s0.INIT=8'hCA;
  LUT3 n104_s0 (
    .F(n104_3),
    .I0(n104_4),
    .I1(w_screen_mode_display_color[5]),
    .I2(w_screen_mode_display_color_en) 
);
defparam n104_s0.INIT=8'hCA;
  LUT3 n105_s0 (
    .F(n105_3),
    .I0(n105_4),
    .I1(w_screen_mode_display_color[4]),
    .I2(w_screen_mode_display_color_en) 
);
defparam n105_s0.INIT=8'hCA;
  LUT4 n106_s0 (
    .F(n106_3),
    .I0(reg_yjk_mode),
    .I1(reg_backdrop_color[3]),
    .I2(w_screen_mode_display_color[3]),
    .I3(n106_4) 
);
defparam n106_s0.INIT=16'hF044;
  LUT4 n134_s0 (
    .F(n134_3),
    .I0(reg_backdrop_color[2]),
    .I1(w_screen_mode_display_color[2]),
    .I2(w_screen_mode_display_color_en),
    .I3(reg_yjk_mode) 
);
defparam n134_s0.INIT=16'hCCCA;
  LUT4 n135_s0 (
    .F(n135_3),
    .I0(reg_backdrop_color[1]),
    .I1(w_screen_mode_display_color[1]),
    .I2(w_screen_mode_display_color_en),
    .I3(reg_yjk_mode) 
);
defparam n135_s0.INIT=16'hCCCA;
  LUT4 n136_s0 (
    .F(n136_3),
    .I0(reg_backdrop_color[0]),
    .I1(w_screen_mode_display_color[0]),
    .I2(w_screen_mode_display_color_en),
    .I3(reg_yjk_mode) 
);
defparam n136_s0.INIT=16'hCCCA;
  LUT3 n122_s1 (
    .F(n122_4),
    .I0(w_screen_mode_display_color[3]),
    .I1(reg_yae_mode),
    .I2(w_screen_mode_display_color_en) 
);
defparam n122_s1.INIT=8'h8F;
  LUT3 n234_s0 (
    .F(n234_3),
    .I0(w_pixel_phase_x[0]),
    .I1(w_pixel_phase_x[1]),
    .I2(n156_2) 
);
defparam n234_s0.INIT=8'h80;
  LUT4 n547_s0 (
    .F(n547_3),
    .I0(w_sprite_display_color_en),
    .I1(w_sprite_display_color[3]),
    .I2(n547_4),
    .I3(n547_5) 
);
defparam n547_s0.INIT=16'hF800;
  LUT4 n548_s0 (
    .F(n548_3),
    .I0(w_sprite_display_color_en),
    .I1(w_sprite_display_color[2]),
    .I2(n548_4),
    .I3(n548_5) 
);
defparam n548_s0.INIT=16'hF800;
  LUT3 n549_s0 (
    .F(n549_3),
    .I0(n549_4),
    .I1(n549_5),
    .I2(n549_6) 
);
defparam n549_s0.INIT=8'h5C;
  LUT4 n550_s0 (
    .F(n550_3),
    .I0(n550_4),
    .I1(n550_5),
    .I2(n549_6),
    .I3(n550_6) 
);
defparam n550_s0.INIT=16'hDC0C;
  LUT4 n568_s0 (
    .F(n568_3),
    .I0(ff_display_color_delay3[8]),
    .I1(reg_yjk_mode),
    .I2(n568_6),
    .I3(ff_display_color_3_9) 
);
defparam n568_s0.INIT=16'h4F00;
  LUT3 n602_s1 (
    .F(n602_4),
    .I0(reg_yjk_mode),
    .I1(n373_6),
    .I2(n568_6) 
);
defparam n602_s1.INIT=8'h40;
  LUT3 n611_s0 (
    .F(n611_3),
    .I0(ff_display_color[7]),
    .I1(n611_4),
    .I2(w_sprite_display_color_en) 
);
defparam n611_s0.INIT=8'hCA;
  LUT3 n612_s0 (
    .F(n612_3),
    .I0(ff_display_color[6]),
    .I1(ff_display_color[2]),
    .I2(w_sprite_display_color_en) 
);
defparam n612_s0.INIT=8'hCA;
  LUT3 n613_s0 (
    .F(n613_3),
    .I0(ff_display_color[5]),
    .I1(ff_display_color[2]),
    .I2(w_sprite_display_color_en) 
);
defparam n613_s0.INIT=8'hCA;
  LUT4 n614_s0 (
    .F(n614_3),
    .I0(n614_4),
    .I1(ff_display_color[3]),
    .I2(ff_display_color[4]),
    .I3(w_sprite_display_color_en) 
);
defparam n614_s0.INIT=16'h44F0;
  LUT3 n615_s0 (
    .F(n615_3),
    .I0(ff_display_color[3]),
    .I1(n614_4),
    .I2(w_sprite_display_color_en) 
);
defparam n615_s0.INIT=8'h3A;
  LUT3 n616_s0 (
    .F(n616_3),
    .I0(ff_display_color[2]),
    .I1(n614_4),
    .I2(w_sprite_display_color_en) 
);
defparam n616_s0.INIT=8'h3A;
  LUT4 n617_s0 (
    .F(n617_3),
    .I0(ff_display_color[3]),
    .I1(ff_display_color[0]),
    .I2(ff_display_color[1]),
    .I3(w_sprite_display_color_en) 
);
defparam n617_s0.INIT=16'h88F0;
  LUT2 n618_s1 (
    .F(n618_4),
    .I0(ff_display_color[0]),
    .I1(n618_5) 
);
defparam n618_s1.INIT=4'hE;
  LUT4 n658_s0 (
    .F(n658_3),
    .I0(n2043_8),
    .I1(w_screen_pos_x_Z[3]),
    .I2(w_screen_pos_x_Z[2]),
    .I3(n2043_5) 
);
defparam n658_s0.INIT=16'h0700;
  LUT4 n699_s0 (
    .F(n699_3),
    .I0(n699_7),
    .I1(n699_5),
    .I2(w_display_r16[4]),
    .I3(reg_ext_palette_mode) 
);
defparam n699_s0.INIT=16'hF011;
  LUT4 n700_s0 (
    .F(n700_3),
    .I0(n700_10),
    .I1(n700_8),
    .I2(w_display_r16[3]),
    .I3(reg_ext_palette_mode) 
);
defparam n700_s0.INIT=16'hF011;
  LUT4 n701_s0 (
    .F(n701_3),
    .I0(n701_10),
    .I1(n701_8),
    .I2(w_display_r16[2]),
    .I3(reg_ext_palette_mode) 
);
defparam n701_s0.INIT=16'hF0EE;
  LUT4 n702_s0 (
    .F(n702_3),
    .I0(n699_5),
    .I1(n702_6),
    .I2(w_display_r16[1]),
    .I3(reg_ext_palette_mode) 
);
defparam n702_s0.INIT=16'hF011;
  LUT3 n703_s0 (
    .F(n703_3),
    .I0(n703_4),
    .I1(w_display_r16[0]),
    .I2(reg_ext_palette_mode) 
);
defparam n703_s0.INIT=8'hC5;
  LUT4 n704_s0 (
    .F(n704_3),
    .I0(n699_7),
    .I1(n704_6),
    .I2(w_display_r16[4]),
    .I3(reg_ext_palette_mode) 
);
defparam n704_s0.INIT=16'hF011;
  LUT4 n705_s0 (
    .F(n705_3),
    .I0(n700_8),
    .I1(n705_4),
    .I2(w_display_r16[3]),
    .I3(reg_ext_palette_mode) 
);
defparam n705_s0.INIT=16'hF011;
  LUT4 n706_s0 (
    .F(n706_3),
    .I0(n701_10),
    .I1(n706_4),
    .I2(w_display_r16[2]),
    .I3(reg_ext_palette_mode) 
);
defparam n706_s0.INIT=16'hF0EE;
  LUT4 n707_s0 (
    .F(n707_3),
    .I0(n707_7),
    .I1(n707_5),
    .I2(w_display_g16[4]),
    .I3(reg_ext_palette_mode) 
);
defparam n707_s0.INIT=16'hF011;
  LUT4 n708_s0 (
    .F(n708_3),
    .I0(n708_10),
    .I1(n708_8),
    .I2(w_display_g16[3]),
    .I3(reg_ext_palette_mode) 
);
defparam n708_s0.INIT=16'hF011;
  LUT4 n709_s0 (
    .F(n709_3),
    .I0(n709_10),
    .I1(n709_8),
    .I2(w_display_g16[2]),
    .I3(reg_ext_palette_mode) 
);
defparam n709_s0.INIT=16'hF0EE;
  LUT4 n710_s0 (
    .F(n710_3),
    .I0(n707_5),
    .I1(n710_6),
    .I2(w_display_g16[1]),
    .I3(reg_ext_palette_mode) 
);
defparam n710_s0.INIT=16'hF011;
  LUT3 n711_s0 (
    .F(n711_3),
    .I0(n711_4),
    .I1(w_display_g16[0]),
    .I2(reg_ext_palette_mode) 
);
defparam n711_s0.INIT=8'hC5;
  LUT4 n712_s0 (
    .F(n712_3),
    .I0(n707_7),
    .I1(n712_6),
    .I2(w_display_g16[4]),
    .I3(reg_ext_palette_mode) 
);
defparam n712_s0.INIT=16'hF011;
  LUT4 n713_s0 (
    .F(n713_3),
    .I0(n708_8),
    .I1(n713_4),
    .I2(w_display_g16[3]),
    .I3(reg_ext_palette_mode) 
);
defparam n713_s0.INIT=16'hF011;
  LUT4 n714_s0 (
    .F(n714_3),
    .I0(n709_10),
    .I1(n714_4),
    .I2(w_display_g16[2]),
    .I3(reg_ext_palette_mode) 
);
defparam n714_s0.INIT=16'hF0EE;
  LUT3 n792_s0 (
    .F(n792_3),
    .I0(n792_4),
    .I1(n787_7),
    .I2(n791_9) 
);
defparam n792_s0.INIT=8'h5C;
  LUT3 n793_s0 (
    .F(n793_3),
    .I0(n793_4),
    .I1(w_display_b16[2]),
    .I2(reg_ext_palette_mode) 
);
defparam n793_s0.INIT=8'hCA;
  LUT4 w_b_4_s1 (
    .F(w_b_4_4),
    .I0(n361_8),
    .I1(w_b_4_5),
    .I2(n316_2),
    .I3(n373_6) 
);
defparam w_b_4_s1.INIT=16'hB400;
  LUT3 ff_display_color_7_s5 (
    .F(ff_display_color_3_9),
    .I0(n2043_8),
    .I1(w_screen_pos_x_Z[3]),
    .I2(n100_3) 
);
defparam ff_display_color_7_s5.INIT=8'h70;
  LUT2 n563_s1 (
    .F(n563_6),
    .I0(n563_12),
    .I1(n563_8) 
);
defparam n563_s1.INIT=4'h1;
  LUT2 n562_s1 (
    .F(n562_6),
    .I0(n563_12),
    .I1(n562_7) 
);
defparam n562_s1.INIT=4'h1;
  LUT2 n561_s1 (
    .F(n561_6),
    .I0(n563_12),
    .I1(n561_7) 
);
defparam n561_s1.INIT=4'h1;
  LUT2 n560_s1 (
    .F(n560_6),
    .I0(n563_12),
    .I1(n560_7) 
);
defparam n560_s1.INIT=4'h1;
  LUT2 w_palette_r_1_s1 (
    .F(w_palette_r_0[1]),
    .I0(ff_palette_num[8]),
    .I1(w_palette_r[1]) 
);
defparam w_palette_r_1_s1.INIT=4'h8;
  LUT2 w_palette_r_0_s1 (
    .F(w_palette_r_0[0]),
    .I0(ff_palette_num[8]),
    .I1(w_palette_r[0]) 
);
defparam w_palette_r_0_s1.INIT=4'h8;
  LUT2 w_palette_g_1_s1 (
    .F(w_palette_g_0[1]),
    .I0(ff_palette_num[8]),
    .I1(w_palette_g[1]) 
);
defparam w_palette_g_1_s1.INIT=4'h8;
  LUT2 w_palette_g_0_s1 (
    .F(w_palette_g_0[0]),
    .I0(ff_palette_num[8]),
    .I1(w_palette_g[0]) 
);
defparam w_palette_g_0_s1.INIT=4'h8;
  LUT2 w_palette_b_1_s1 (
    .F(w_palette_b_0[1]),
    .I0(ff_palette_num[8]),
    .I1(w_palette_b[1]) 
);
defparam w_palette_b_1_s1.INIT=4'h8;
  LUT2 w_palette_b_0_s1 (
    .F(w_palette_b_0[0]),
    .I0(ff_palette_num[8]),
    .I1(w_palette_b[0]) 
);
defparam w_palette_b_0_s1.INIT=4'h8;
  LUT3 n365_s1 (
    .F(n365_6),
    .I0(n322_2),
    .I1(n323_2),
    .I2(n365_9) 
);
defparam n365_s1.INIT=8'hF6;
  LUT4 n363_s1 (
    .F(n363_6),
    .I0(n321_2),
    .I1(n364_7),
    .I2(n320_2),
    .I3(n365_9) 
);
defparam n363_s1.INIT=16'hFF78;
  LUT3 n362_s1 (
    .F(n362_6),
    .I0(n319_2),
    .I1(n362_9),
    .I2(n365_9) 
);
defparam n362_s1.INIT=8'hF6;
  LUT2 n355_s1 (
    .F(n355_6),
    .I0(w_g_yjk[5]),
    .I1(w_g_yjk[0]) 
);
defparam n355_s1.INIT=4'hE;
  LUT2 n354_s1 (
    .F(n354_6),
    .I0(w_g_yjk[5]),
    .I1(w_g_yjk[1]) 
);
defparam n354_s1.INIT=4'hE;
  LUT2 n353_s1 (
    .F(n353_6),
    .I0(w_g_yjk[5]),
    .I1(w_g_yjk[2]) 
);
defparam n353_s1.INIT=4'hE;
  LUT2 n352_s1 (
    .F(n352_6),
    .I0(w_g_yjk[5]),
    .I1(w_g_yjk[3]) 
);
defparam n352_s1.INIT=4'hE;
  LUT2 n351_s1 (
    .F(n351_6),
    .I0(w_g_yjk[5]),
    .I1(w_g_yjk[4]) 
);
defparam n351_s1.INIT=4'hE;
  LUT2 n345_s1 (
    .F(n345_6),
    .I0(w_r_yjk[5]),
    .I1(w_r_yjk[0]) 
);
defparam n345_s1.INIT=4'hE;
  LUT2 n344_s1 (
    .F(n344_6),
    .I0(w_r_yjk[5]),
    .I1(w_r_yjk[1]) 
);
defparam n344_s1.INIT=4'hE;
  LUT2 n343_s1 (
    .F(n343_6),
    .I0(w_r_yjk[5]),
    .I1(w_r_yjk[2]) 
);
defparam n343_s1.INIT=4'hE;
  LUT2 n342_s1 (
    .F(n342_6),
    .I0(w_r_yjk[5]),
    .I1(w_r_yjk[3]) 
);
defparam n342_s1.INIT=4'hE;
  LUT2 n341_s1 (
    .F(n341_6),
    .I0(w_r_yjk[5]),
    .I1(w_r_yjk[4]) 
);
defparam n341_s1.INIT=4'hE;
  LUT2 w_palette_valid_s1 (
    .F(w_palette_valid_37),
    .I0(w_palette_valid),
    .I1(ff_palette_num[8]) 
);
defparam w_palette_valid_s1.INIT=4'hB;
  LUT3 n786_s4 (
    .F(n791_6),
    .I0(ff_yjk_b[4]),
    .I1(w_display_b16[4]),
    .I2(reg_ext_palette_mode) 
);
defparam n786_s4.INIT=8'hCA;
  LUT3 n787_s4 (
    .F(n787_7),
    .I0(ff_yjk_b[3]),
    .I1(w_display_b16[3]),
    .I2(reg_ext_palette_mode) 
);
defparam n787_s4.INIT=8'hCA;
  LUT3 n788_s5 (
    .F(n788_7),
    .I0(ff_yjk_b[2]),
    .I1(w_display_b16[2]),
    .I2(reg_ext_palette_mode) 
);
defparam n788_s5.INIT=8'hCA;
  LUT3 n789_s5 (
    .F(n789_7),
    .I0(ff_yjk_b[1]),
    .I1(w_display_b16[1]),
    .I2(reg_ext_palette_mode) 
);
defparam n789_s5.INIT=8'hCA;
  LUT3 n790_s5 (
    .F(n790_7),
    .I0(ff_yjk_b[0]),
    .I1(w_display_b16[0]),
    .I2(reg_ext_palette_mode) 
);
defparam n790_s5.INIT=8'hCA;
  LUT3 n102_s1 (
    .F(n102_4),
    .I0(reg_backdrop_color[3]),
    .I1(reg_backdrop_color[7]),
    .I2(reg_yjk_mode) 
);
defparam n102_s1.INIT=8'hAC;
  LUT3 n103_s1 (
    .F(n103_4),
    .I0(reg_backdrop_color[2]),
    .I1(reg_backdrop_color[6]),
    .I2(reg_yjk_mode) 
);
defparam n103_s1.INIT=8'hAC;
  LUT3 n104_s1 (
    .F(n104_4),
    .I0(reg_backdrop_color[1]),
    .I1(reg_backdrop_color[5]),
    .I2(reg_yjk_mode) 
);
defparam n104_s1.INIT=8'hAC;
  LUT3 n105_s1 (
    .F(n105_4),
    .I0(reg_backdrop_color[0]),
    .I1(reg_backdrop_color[4]),
    .I2(reg_yjk_mode) 
);
defparam n105_s1.INIT=8'hAC;
  LUT3 n106_s1 (
    .F(n106_4),
    .I0(reg_yjk_mode),
    .I1(reg_yae_mode),
    .I2(w_screen_mode_display_color_en) 
);
defparam n106_s1.INIT=8'h70;
  LUT4 n547_s1 (
    .F(n547_4),
    .I0(n547_6),
    .I1(reg_backdrop_color[3]),
    .I2(n547_7),
    .I3(n547_8) 
);
defparam n547_s1.INIT=16'h00F4;
  LUT4 n547_s2 (
    .F(n547_5),
    .I0(n1502_24),
    .I1(n547_7),
    .I2(n549_6),
    .I3(n547_9) 
);
defparam n547_s2.INIT=16'hDC0C;
  LUT4 n548_s1 (
    .F(n548_4),
    .I0(n547_6),
    .I1(reg_backdrop_color[2]),
    .I2(n548_6),
    .I3(n547_8) 
);
defparam n548_s1.INIT=16'h00F4;
  LUT4 n548_s2 (
    .F(n548_5),
    .I0(n1502_24),
    .I1(n548_6),
    .I2(n549_6),
    .I3(n548_7) 
);
defparam n548_s2.INIT=16'hDC0C;
  LUT3 n549_s1 (
    .F(n549_4),
    .I0(n549_7),
    .I1(reg_backdrop_color[1]),
    .I2(n549_13) 
);
defparam n549_s1.INIT=8'h3A;
  LUT3 n549_s2 (
    .F(n549_5),
    .I0(ff_display_color_delay0[1]),
    .I1(ff_display_color_delay3[1]),
    .I2(reg_yjk_mode) 
);
defparam n549_s2.INIT=8'hCA;
  LUT3 n549_s3 (
    .F(n549_6),
    .I0(n549_9),
    .I1(n549_13),
    .I2(n358_10) 
);
defparam n549_s3.INIT=8'h70;
  LUT3 n550_s1 (
    .F(n550_4),
    .I0(n550_7),
    .I1(n547_6),
    .I2(n550_8) 
);
defparam n550_s1.INIT=8'h0D;
  LUT3 n550_s2 (
    .F(n550_5),
    .I0(ff_display_color_delay0[0]),
    .I1(ff_display_color_delay3[0]),
    .I2(reg_yjk_mode) 
);
defparam n550_s2.INIT=8'hCA;
  LUT4 n550_s3 (
    .F(n550_6),
    .I0(n550_9),
    .I1(n550_8),
    .I2(reg_backdrop_color[0]),
    .I3(n549_13) 
);
defparam n550_s3.INIT=16'hB0BB;
  LUT4 n611_s1 (
    .F(n611_4),
    .I0(ff_display_color[1]),
    .I1(ff_display_color[0]),
    .I2(ff_display_color[2]),
    .I3(ff_display_color[3]) 
);
defparam n611_s1.INIT=16'hF100;
  LUT4 n614_s1 (
    .F(n614_4),
    .I0(ff_display_color[2]),
    .I1(ff_display_color[0]),
    .I2(ff_display_color[3]),
    .I3(ff_display_color[1]) 
);
defparam n614_s1.INIT=16'h00EF;
  LUT4 n618_s2 (
    .F(n618_5),
    .I0(ff_display_color[2]),
    .I1(ff_display_color[1]),
    .I2(ff_display_color[3]),
    .I3(w_sprite_display_color_en) 
);
defparam n618_s2.INIT=16'h1000;
  LUT4 n699_s2 (
    .F(n699_5),
    .I0(ff_display_color256[4]),
    .I1(w_display_r16[4]),
    .I2(n786_10),
    .I3(n568_6) 
);
defparam n699_s2.INIT=16'h0503;
  LUT3 n703_s1 (
    .F(n703_4),
    .I0(n700_6),
    .I1(ff_yjk_r[0]),
    .I2(n786_10) 
);
defparam n703_s1.INIT=8'h35;
  LUT3 n705_s1 (
    .F(n705_4),
    .I0(n701_6),
    .I1(n700_6),
    .I2(n699_5) 
);
defparam n705_s1.INIT=8'h70;
  LUT4 n706_s1 (
    .F(n706_4),
    .I0(n699_5),
    .I1(n700_6),
    .I2(n786_10),
    .I3(n701_6) 
);
defparam n706_s1.INIT=16'h070C;
  LUT4 n707_s2 (
    .F(n707_5),
    .I0(ff_display_color256[7]),
    .I1(w_display_g16[4]),
    .I2(n786_10),
    .I3(n568_6) 
);
defparam n707_s2.INIT=16'h0503;
  LUT3 n711_s1 (
    .F(n711_4),
    .I0(n708_6),
    .I1(ff_yjk_g[0]),
    .I2(n786_10) 
);
defparam n711_s1.INIT=8'h35;
  LUT3 n713_s1 (
    .F(n713_4),
    .I0(n709_6),
    .I1(n708_6),
    .I2(n707_5) 
);
defparam n713_s1.INIT=8'h70;
  LUT4 n714_s1 (
    .F(n714_4),
    .I0(n707_5),
    .I1(n708_6),
    .I2(n786_10),
    .I3(n709_6) 
);
defparam n714_s1.INIT=16'h070C;
  LUT4 n792_s1 (
    .F(n792_4),
    .I0(w_next_0_4),
    .I1(w_display_b16[2]),
    .I2(w_display_b16[3]),
    .I3(n770_6) 
);
defparam n792_s1.INIT=16'h00BF;
  LUT3 n793_s1 (
    .F(n793_4),
    .I0(n793_8),
    .I1(ff_yjk_b[2]),
    .I2(n786_10) 
);
defparam n793_s1.INIT=8'hCA;
  LUT2 w_b_4_s2 (
    .F(w_b_4_5),
    .I0(n319_2),
    .I1(n362_9) 
);
defparam w_b_4_s2.INIT=4'h8;
  LUT4 n563_s3 (
    .F(n563_8),
    .I0(n563_9),
    .I1(reg_backdrop_color[4]),
    .I2(n563_10),
    .I3(n549_9) 
);
defparam n563_s3.INIT=16'h0FBB;
  LUT4 n562_s2 (
    .F(n562_7),
    .I0(n563_9),
    .I1(reg_backdrop_color[5]),
    .I2(n562_8),
    .I3(n549_9) 
);
defparam n562_s2.INIT=16'h0FBB;
  LUT4 n561_s2 (
    .F(n561_7),
    .I0(n563_9),
    .I1(reg_backdrop_color[6]),
    .I2(n561_8),
    .I3(n549_9) 
);
defparam n561_s2.INIT=16'h0FBB;
  LUT4 n560_s2 (
    .F(n560_7),
    .I0(n563_9),
    .I1(reg_backdrop_color[7]),
    .I2(n560_8),
    .I3(n549_9) 
);
defparam n560_s2.INIT=16'h0FBB;
  LUT2 n364_s2 (
    .F(n364_7),
    .I0(n322_2),
    .I1(n323_2) 
);
defparam n364_s2.INIT=4'h8;
  LUT3 n786_s6 (
    .F(n786_10),
    .I0(ff_yjk_rgb_en),
    .I1(reg_yae_mode),
    .I2(reg_yjk_mode) 
);
defparam n786_s6.INIT=8'h70;
  LUT3 n547_s3 (
    .F(n547_6),
    .I0(n547_10),
    .I1(n549_5),
    .I2(n549_13) 
);
defparam n547_s3.INIT=8'h0D;
  LUT3 n547_s4 (
    .F(n547_7),
    .I0(ff_display_color_delay0[3]),
    .I1(ff_display_color_delay3[3]),
    .I2(reg_yjk_mode) 
);
defparam n547_s4.INIT=8'hCA;
  LUT3 n547_s5 (
    .F(n547_8),
    .I0(n549_13),
    .I1(n358_10),
    .I2(n550_8) 
);
defparam n547_s5.INIT=8'h40;
  LUT3 n547_s6 (
    .F(n547_9),
    .I0(n549_13),
    .I1(reg_backdrop_color[3]),
    .I2(n547_13) 
);
defparam n547_s6.INIT=8'h0D;
  LUT3 n548_s3 (
    .F(n548_6),
    .I0(ff_display_color_delay0[2]),
    .I1(ff_display_color_delay3[2]),
    .I2(reg_yjk_mode) 
);
defparam n548_s3.INIT=8'hCA;
  LUT3 n548_s4 (
    .F(n548_7),
    .I0(n549_13),
    .I1(reg_backdrop_color[2]),
    .I2(n547_13) 
);
defparam n548_s4.INIT=8'h0D;
  LUT4 n549_s4 (
    .F(n549_7),
    .I0(n549_10),
    .I1(n549_5),
    .I2(n550_8),
    .I3(n549_11) 
);
defparam n549_s4.INIT=16'h00F1;
  LUT3 n549_s6 (
    .F(n549_9),
    .I0(ff_display_color_delay0[8]),
    .I1(ff_display_color_delay3[8]),
    .I2(reg_yjk_mode) 
);
defparam n549_s6.INIT=8'hCA;
  LUT3 n550_s4 (
    .F(n550_7),
    .I0(reg_backdrop_color[0]),
    .I1(reg_backdrop_color[2]),
    .I2(n550_10) 
);
defparam n550_s4.INIT=8'hCA;
  LUT3 n550_s5 (
    .F(n550_8),
    .I0(n550_11),
    .I1(reg_color0_opaque),
    .I2(w_sprite_display_color_en) 
);
defparam n550_s5.INIT=8'hD0;
  LUT4 n550_s6 (
    .F(n550_9),
    .I0(w_next_0_4),
    .I1(n550_12),
    .I2(w_sprite_display_color[0]),
    .I3(n156_2) 
);
defparam n550_s6.INIT=16'hEEE0;
  LUT3 n700_s3 (
    .F(n700_6),
    .I0(ff_display_color256[3]),
    .I1(w_display_r16[3]),
    .I2(n568_6) 
);
defparam n700_s3.INIT=8'hAC;
  LUT3 n701_s3 (
    .F(n701_6),
    .I0(ff_display_color256[2]),
    .I1(w_display_r16[2]),
    .I2(n568_6) 
);
defparam n701_s3.INIT=8'hAC;
  LUT3 n708_s3 (
    .F(n708_6),
    .I0(ff_display_color256[6]),
    .I1(w_display_g16[3]),
    .I2(n568_6) 
);
defparam n708_s3.INIT=8'hAC;
  LUT3 n709_s3 (
    .F(n709_6),
    .I0(ff_display_color256[5]),
    .I1(w_display_g16[2]),
    .I2(n568_6) 
);
defparam n709_s3.INIT=8'hAC;
  LUT2 n563_s4 (
    .F(n563_9),
    .I0(reg_ext_palette_mode),
    .I1(reg_yjk_mode) 
);
defparam n563_s4.INIT=4'h4;
  LUT3 n563_s5 (
    .F(n563_10),
    .I0(ff_display_color_delay0[4]),
    .I1(ff_display_color_delay3[4]),
    .I2(reg_yjk_mode) 
);
defparam n563_s5.INIT=8'hCA;
  LUT3 n562_s3 (
    .F(n562_8),
    .I0(ff_display_color_delay0[5]),
    .I1(ff_display_color_delay3[5]),
    .I2(reg_yjk_mode) 
);
defparam n562_s3.INIT=8'hCA;
  LUT3 n561_s3 (
    .F(n561_8),
    .I0(ff_display_color_delay0[6]),
    .I1(ff_display_color_delay3[6]),
    .I2(reg_yjk_mode) 
);
defparam n561_s3.INIT=8'hCA;
  LUT3 n560_s3 (
    .F(n560_8),
    .I0(ff_display_color_delay0[7]),
    .I1(ff_display_color_delay3[7]),
    .I2(reg_yjk_mode) 
);
defparam n560_s3.INIT=8'hCA;
  LUT4 n547_s7 (
    .F(n547_10),
    .I0(reg_color0_opaque),
    .I1(n547_7),
    .I2(n550_5),
    .I3(n548_6) 
);
defparam n547_s7.INIT=16'h0001;
  LUT4 n549_s7 (
    .F(n549_10),
    .I0(reg_backdrop_color[1]),
    .I1(reg_backdrop_color[3]),
    .I2(n550_10),
    .I3(n547_10) 
);
defparam n549_s7.INIT=16'hCA00;
  LUT4 n549_s8 (
    .F(n549_11),
    .I0(w_sprite_display_color[3]),
    .I1(w_sprite_display_color[1]),
    .I2(n550_10),
    .I3(w_sprite_display_color_en) 
);
defparam n549_s8.INIT=16'hAC00;
  LUT3 n550_s7 (
    .F(n550_10),
    .I0(reg_screen_mode_2),
    .I1(n156_2),
    .I2(n2043_6) 
);
defparam n550_s7.INIT=8'h40;
  LUT4 n550_s8 (
    .F(n550_11),
    .I0(w_sprite_display_color[0]),
    .I1(w_sprite_display_color[1]),
    .I2(w_sprite_display_color[2]),
    .I3(w_sprite_display_color[3]) 
);
defparam n550_s8.INIT=16'h0001;
  LUT4 n550_s9 (
    .F(n550_12),
    .I0(w_sprite_display_color[2]),
    .I1(n156_2),
    .I2(w_sprite_display_color[0]),
    .I3(n1502_24) 
);
defparam n550_s9.INIT=16'hBBF0;
  LUT3 n793_s3 (
    .F(n793_6),
    .I0(w_display_b16[4]),
    .I1(w_display_b16[3]),
    .I2(w_display_b16[2]) 
);
defparam n793_s3.INIT=8'hBC;
  LUT4 n362_s3 (
    .F(n362_9),
    .I0(n321_2),
    .I1(n320_2),
    .I2(n322_2),
    .I3(n323_2) 
);
defparam n362_s3.INIT=16'h8000;
  LUT4 n364_s3 (
    .F(n364_9),
    .I0(n321_2),
    .I1(n322_2),
    .I2(n323_2),
    .I3(n365_9) 
);
defparam n364_s3.INIT=16'hFF6A;
  LUT4 n365_s3 (
    .F(n365_9),
    .I0(n318_2),
    .I1(n319_2),
    .I2(n362_9),
    .I3(n317_2) 
);
defparam n365_s3.INIT=16'h7F80;
  LUT4 n361_s2 (
    .F(n361_8),
    .I0(n318_2),
    .I1(n317_2),
    .I2(n319_2),
    .I3(n362_9) 
);
defparam n361_s2.INIT=16'h7EEE;
  LUT4 n373_s2 (
    .F(n373_6),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_screen_pos_x_Z[1]),
    .I2(w_screen_pos_x_Z[2]),
    .I3(w_screen_pos_x_Z[0]) 
);
defparam n373_s2.INIT=16'h0100;
  LUT4 n128_s3 (
    .F(n128_7),
    .I0(reg_yjk_mode),
    .I1(w_screen_pos_x_Z[0]),
    .I2(w_screen_pos_x_Z[1]),
    .I3(w_screen_pos_x_Z[2]) 
);
defparam n128_s3.INIT=16'h0001;
  LUT4 n547_s9 (
    .F(n547_13),
    .I0(n550_8),
    .I1(n156_2),
    .I2(reg_screen_mode_2),
    .I3(n2043_6) 
);
defparam n547_s9.INIT=16'h0B00;
  LUT4 n712_s2 (
    .F(n712_6),
    .I0(ff_yjk_rgb_en),
    .I1(reg_yae_mode),
    .I2(reg_yjk_mode),
    .I3(n709_6) 
);
defparam n712_s2.INIT=16'h008F;
  LUT4 n710_s2 (
    .F(n710_6),
    .I0(ff_yjk_g[1]),
    .I1(ff_yjk_rgb_en),
    .I2(reg_yae_mode),
    .I3(reg_yjk_mode) 
);
defparam n710_s2.INIT=16'h1500;
  LUT4 n709_s4 (
    .F(n709_8),
    .I0(ff_yjk_rgb_en),
    .I1(reg_yae_mode),
    .I2(reg_yjk_mode),
    .I3(n709_6) 
);
defparam n709_s4.INIT=16'h8F00;
  LUT4 n709_s5 (
    .F(n709_10),
    .I0(ff_yjk_g[2]),
    .I1(ff_yjk_rgb_en),
    .I2(reg_yae_mode),
    .I3(reg_yjk_mode) 
);
defparam n709_s5.INIT=16'h2A00;
  LUT4 n708_s4 (
    .F(n708_8),
    .I0(ff_yjk_g[3]),
    .I1(ff_yjk_rgb_en),
    .I2(reg_yae_mode),
    .I3(reg_yjk_mode) 
);
defparam n708_s4.INIT=16'h1500;
  LUT4 n708_s5 (
    .F(n708_10),
    .I0(ff_yjk_rgb_en),
    .I1(reg_yae_mode),
    .I2(reg_yjk_mode),
    .I3(n708_6) 
);
defparam n708_s5.INIT=16'h008F;
  LUT4 n707_s3 (
    .F(n707_7),
    .I0(ff_yjk_g[4]),
    .I1(ff_yjk_rgb_en),
    .I2(reg_yae_mode),
    .I3(reg_yjk_mode) 
);
defparam n707_s3.INIT=16'h1500;
  LUT4 n704_s2 (
    .F(n704_6),
    .I0(ff_yjk_rgb_en),
    .I1(reg_yae_mode),
    .I2(reg_yjk_mode),
    .I3(n701_6) 
);
defparam n704_s2.INIT=16'h008F;
  LUT4 n702_s2 (
    .F(n702_6),
    .I0(ff_yjk_r[1]),
    .I1(ff_yjk_rgb_en),
    .I2(reg_yae_mode),
    .I3(reg_yjk_mode) 
);
defparam n702_s2.INIT=16'h1500;
  LUT4 n701_s4 (
    .F(n701_8),
    .I0(ff_yjk_rgb_en),
    .I1(reg_yae_mode),
    .I2(reg_yjk_mode),
    .I3(n701_6) 
);
defparam n701_s4.INIT=16'h8F00;
  LUT4 n701_s5 (
    .F(n701_10),
    .I0(ff_yjk_r[2]),
    .I1(ff_yjk_rgb_en),
    .I2(reg_yae_mode),
    .I3(reg_yjk_mode) 
);
defparam n701_s5.INIT=16'h2A00;
  LUT4 n700_s4 (
    .F(n700_8),
    .I0(ff_yjk_r[3]),
    .I1(ff_yjk_rgb_en),
    .I2(reg_yae_mode),
    .I3(reg_yjk_mode) 
);
defparam n700_s4.INIT=16'h1500;
  LUT4 n700_s5 (
    .F(n700_10),
    .I0(ff_yjk_rgb_en),
    .I1(reg_yae_mode),
    .I2(reg_yjk_mode),
    .I3(n700_6) 
);
defparam n700_s5.INIT=16'h008F;
  LUT4 n699_s3 (
    .F(n699_7),
    .I0(ff_yjk_r[4]),
    .I1(ff_yjk_rgb_en),
    .I2(reg_yae_mode),
    .I3(reg_yjk_mode) 
);
defparam n699_s3.INIT=16'h1500;
  LUT4 n791_s4 (
    .F(n791_9),
    .I0(reg_ext_palette_mode),
    .I1(ff_yjk_rgb_en),
    .I2(reg_yae_mode),
    .I3(reg_yjk_mode) 
);
defparam n791_s4.INIT=16'h4055;
  LUT4 n793_s4 (
    .F(n793_8),
    .I0(n793_6),
    .I1(ff_display_color256[0]),
    .I2(reg_screen_mode_4),
    .I3(w_next_0_6) 
);
defparam n793_s4.INIT=16'hCAAA;
  LUT3 n549_s9 (
    .F(n549_13),
    .I0(n156_2),
    .I1(reg_screen_mode_4),
    .I2(w_next_0_6) 
);
defparam n549_s9.INIT=8'h80;
  LUT3 n568_s2 (
    .F(n568_6),
    .I0(reg_ext_palette_mode),
    .I1(reg_screen_mode_4),
    .I2(w_next_0_6) 
);
defparam n568_s2.INIT=8'h40;
  LUT4 n775_s2 (
    .F(n775_6),
    .I0(w_display_b16[2]),
    .I1(ff_display_color256[0]),
    .I2(reg_screen_mode_4),
    .I3(w_next_0_6) 
);
defparam n775_s2.INIT=16'hCAAA;
  LUT4 n790_s6 (
    .F(n774_6),
    .I0(w_display_b16[3]),
    .I1(ff_display_color256[1]),
    .I2(reg_screen_mode_4),
    .I3(w_next_0_6) 
);
defparam n790_s6.INIT=16'hCAAA;
  LUT4 n789_s6 (
    .F(n773_6),
    .I0(ff_display_color256[0]),
    .I1(w_display_b16[4]),
    .I2(reg_screen_mode_4),
    .I3(w_next_0_6) 
);
defparam n789_s6.INIT=16'hACCC;
  LUT4 n788_s6 (
    .F(n772_6),
    .I0(w_display_b16[2]),
    .I1(ff_display_color256[1]),
    .I2(reg_screen_mode_4),
    .I3(w_next_0_6) 
);
defparam n788_s6.INIT=16'hCAAA;
  LUT4 n771_s2 (
    .F(n771_6),
    .I0(ff_display_color256[0]),
    .I1(w_display_b16[3]),
    .I2(reg_screen_mode_4),
    .I3(w_next_0_6) 
);
defparam n771_s2.INIT=16'hACCC;
  LUT4 n770_s2 (
    .F(n770_6),
    .I0(ff_display_color256[1]),
    .I1(w_display_b16[4]),
    .I2(reg_screen_mode_4),
    .I3(w_next_0_6) 
);
defparam n770_s2.INIT=16'hACCC;
  LUT2 n26_s3 (
    .F(n26_8),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[8]) 
);
defparam n26_s3.INIT=4'h9;
  LUT3 n786_s7 (
    .F(n786_12),
    .I0(n770_6),
    .I1(n791_6),
    .I2(n791_9) 
);
defparam n786_s7.INIT=8'hAC;
  LUT3 n787_s5 (
    .F(n787_10),
    .I0(n787_7),
    .I1(n771_6),
    .I2(n791_9) 
);
defparam n787_s5.INIT=8'hCA;
  LUT3 n791_s5 (
    .F(n791_11),
    .I0(n775_6),
    .I1(n791_6),
    .I2(n791_9) 
);
defparam n791_s5.INIT=8'hAC;
  LUT4 w_r_4_s2 (
    .F(w_r_4_6),
    .I0(GND),
    .I1(ff_j[5]),
    .I2(w_r_yjk_5_2),
    .I3(n373_6) 
);
defparam w_r_4_s2.INIT=16'h9600;
  LUT4 w_g_4_s2 (
    .F(w_g_4_6),
    .I0(GND),
    .I1(ff_k[5]),
    .I2(w_g_yjk_5_2),
    .I3(n373_6) 
);
defparam w_g_4_s2.INIT=16'h9600;
  LUT4 n563_s6 (
    .F(n563_12),
    .I0(n156_2),
    .I1(reg_screen_mode_4),
    .I2(w_next_0_6),
    .I3(ff_display_color_3_9) 
);
defparam n563_s6.INIT=16'h7F00;
  DFFCE ff_palette_num_7_s0 (
    .Q(ff_palette_num[7]),
    .D(n19_1),
    .CLK(clk85m),
    .CE(ff_palette_num_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_num_6_s0 (
    .Q(ff_palette_num[6]),
    .D(n20_1),
    .CLK(clk85m),
    .CE(ff_palette_num_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_num_5_s0 (
    .Q(ff_palette_num[5]),
    .D(n21_1),
    .CLK(clk85m),
    .CE(ff_palette_num_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_num_4_s0 (
    .Q(ff_palette_num[4]),
    .D(n22_1),
    .CLK(clk85m),
    .CE(ff_palette_num_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_num_3_s0 (
    .Q(ff_palette_num[3]),
    .D(n23_1),
    .CLK(clk85m),
    .CE(ff_palette_num_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_num_2_s0 (
    .Q(ff_palette_num[2]),
    .D(n24_1),
    .CLK(clk85m),
    .CE(ff_palette_num_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_num_1_s0 (
    .Q(ff_palette_num[1]),
    .D(n25_1),
    .CLK(clk85m),
    .CE(ff_palette_num_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_4_s0 (
    .Q(ff_palette_r[4]),
    .D(n8_21),
    .CLK(clk85m),
    .CE(ff_palette_num_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_3_s0 (
    .Q(ff_palette_r[3]),
    .D(n9_21),
    .CLK(clk85m),
    .CE(ff_palette_num_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_2_s0 (
    .Q(ff_palette_r[2]),
    .D(n10_21),
    .CLK(clk85m),
    .CE(ff_palette_num_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_4_s0 (
    .Q(ff_palette_g[4]),
    .D(n14_21),
    .CLK(clk85m),
    .CE(ff_palette_num_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_3_s0 (
    .Q(ff_palette_g[3]),
    .D(n15_21),
    .CLK(clk85m),
    .CE(ff_palette_num_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_2_s0 (
    .Q(ff_palette_g[2]),
    .D(n16_21),
    .CLK(clk85m),
    .CE(ff_palette_num_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_4_s0 (
    .Q(ff_palette_b[4]),
    .D(n11_21),
    .CLK(clk85m),
    .CE(ff_palette_num_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_3_s0 (
    .Q(ff_palette_b[3]),
    .D(n12_21),
    .CLK(clk85m),
    .CE(ff_palette_num_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_2_s0 (
    .Q(ff_palette_b[2]),
    .D(n13_21),
    .CLK(clk85m),
    .CE(ff_palette_num_7_9),
    .CLEAR(n36_6) 
);
  DFFSE ff_display_color_delay0_8_s0 (
    .Q(ff_display_color_delay0[8]),
    .D(n122_4),
    .CLK(clk85m),
    .CE(n100_3),
    .SET(n128_7) 
);
  DFFE ff_display_color_delay0_7_s0 (
    .Q(ff_display_color_delay0[7]),
    .D(n102_3),
    .CLK(clk85m),
    .CE(n100_3) 
);
  DFFE ff_display_color_delay0_6_s0 (
    .Q(ff_display_color_delay0[6]),
    .D(n103_3),
    .CLK(clk85m),
    .CE(n100_3) 
);
  DFFE ff_display_color_delay0_5_s0 (
    .Q(ff_display_color_delay0[5]),
    .D(n104_3),
    .CLK(clk85m),
    .CE(n100_3) 
);
  DFFE ff_display_color_delay0_4_s0 (
    .Q(ff_display_color_delay0[4]),
    .D(n105_3),
    .CLK(clk85m),
    .CE(n100_3) 
);
  DFFE ff_display_color_delay0_3_s0 (
    .Q(ff_display_color_delay0[3]),
    .D(n106_3),
    .CLK(clk85m),
    .CE(n100_3) 
);
  DFFE ff_display_color_delay0_2_s0 (
    .Q(ff_display_color_delay0[2]),
    .D(n134_3),
    .CLK(clk85m),
    .CE(n100_3) 
);
  DFFE ff_display_color_delay0_1_s0 (
    .Q(ff_display_color_delay0[1]),
    .D(n135_3),
    .CLK(clk85m),
    .CE(n100_3) 
);
  DFFE ff_display_color_delay0_0_s0 (
    .Q(ff_display_color_delay0[0]),
    .D(n136_3),
    .CLK(clk85m),
    .CE(n100_3) 
);
  DFFE ff_display_color_delay1_8_s0 (
    .Q(ff_display_color_delay1[8]),
    .D(ff_display_color_delay0[8]),
    .CLK(clk85m),
    .CE(n156_2) 
);
  DFFE ff_display_color_delay1_7_s0 (
    .Q(ff_display_color_delay1[7]),
    .D(ff_display_color_delay0[7]),
    .CLK(clk85m),
    .CE(n156_2) 
);
  DFFE ff_display_color_delay1_6_s0 (
    .Q(ff_display_color_delay1[6]),
    .D(ff_display_color_delay0[6]),
    .CLK(clk85m),
    .CE(n156_2) 
);
  DFFE ff_display_color_delay1_5_s0 (
    .Q(ff_display_color_delay1[5]),
    .D(ff_display_color_delay0[5]),
    .CLK(clk85m),
    .CE(n156_2) 
);
  DFFE ff_display_color_delay1_4_s0 (
    .Q(ff_display_color_delay1[4]),
    .D(ff_display_color_delay0[4]),
    .CLK(clk85m),
    .CE(n156_2) 
);
  DFFE ff_display_color_delay1_3_s0 (
    .Q(ff_display_color_delay1[3]),
    .D(ff_display_color_delay0[3]),
    .CLK(clk85m),
    .CE(n156_2) 
);
  DFFE ff_display_color_delay1_2_s0 (
    .Q(ff_display_color_delay1[2]),
    .D(ff_display_color_delay0[2]),
    .CLK(clk85m),
    .CE(n156_2) 
);
  DFFE ff_display_color_delay1_1_s0 (
    .Q(ff_display_color_delay1[1]),
    .D(ff_display_color_delay0[1]),
    .CLK(clk85m),
    .CE(n156_2) 
);
  DFFE ff_display_color_delay1_0_s0 (
    .Q(ff_display_color_delay1[0]),
    .D(ff_display_color_delay0[0]),
    .CLK(clk85m),
    .CE(n156_2) 
);
  DFFE ff_display_color_delay2_8_s0 (
    .Q(ff_display_color_delay2[8]),
    .D(ff_display_color_delay1[8]),
    .CLK(clk85m),
    .CE(n156_2) 
);
  DFFE ff_display_color_delay2_7_s0 (
    .Q(ff_display_color_delay2[7]),
    .D(ff_display_color_delay1[7]),
    .CLK(clk85m),
    .CE(n156_2) 
);
  DFFE ff_display_color_delay2_6_s0 (
    .Q(ff_display_color_delay2[6]),
    .D(ff_display_color_delay1[6]),
    .CLK(clk85m),
    .CE(n156_2) 
);
  DFFE ff_display_color_delay2_5_s0 (
    .Q(ff_display_color_delay2[5]),
    .D(ff_display_color_delay1[5]),
    .CLK(clk85m),
    .CE(n156_2) 
);
  DFFE ff_display_color_delay2_4_s0 (
    .Q(ff_display_color_delay2[4]),
    .D(ff_display_color_delay1[4]),
    .CLK(clk85m),
    .CE(n156_2) 
);
  DFFE ff_display_color_delay2_3_s0 (
    .Q(ff_display_color_delay2[3]),
    .D(ff_display_color_delay1[3]),
    .CLK(clk85m),
    .CE(n156_2) 
);
  DFFE ff_display_color_delay2_2_s0 (
    .Q(ff_display_color_delay2[2]),
    .D(ff_display_color_delay1[2]),
    .CLK(clk85m),
    .CE(n156_2) 
);
  DFFE ff_display_color_delay2_1_s0 (
    .Q(ff_display_color_delay2[1]),
    .D(ff_display_color_delay1[1]),
    .CLK(clk85m),
    .CE(n156_2) 
);
  DFFE ff_display_color_delay2_0_s0 (
    .Q(ff_display_color_delay2[0]),
    .D(ff_display_color_delay1[0]),
    .CLK(clk85m),
    .CE(n156_2) 
);
  DFFE ff_display_color_delay3_8_s0 (
    .Q(ff_display_color_delay3[8]),
    .D(ff_display_color_delay2[8]),
    .CLK(clk85m),
    .CE(n156_2) 
);
  DFFE ff_display_color_delay3_7_s0 (
    .Q(ff_display_color_delay3[7]),
    .D(ff_display_color_delay2[7]),
    .CLK(clk85m),
    .CE(n156_2) 
);
  DFFE ff_display_color_delay3_6_s0 (
    .Q(ff_display_color_delay3[6]),
    .D(ff_display_color_delay2[6]),
    .CLK(clk85m),
    .CE(n156_2) 
);
  DFFE ff_display_color_delay3_5_s0 (
    .Q(ff_display_color_delay3[5]),
    .D(ff_display_color_delay2[5]),
    .CLK(clk85m),
    .CE(n156_2) 
);
  DFFE ff_display_color_delay3_4_s0 (
    .Q(ff_display_color_delay3[4]),
    .D(ff_display_color_delay2[4]),
    .CLK(clk85m),
    .CE(n156_2) 
);
  DFFE ff_display_color_delay3_3_s0 (
    .Q(ff_display_color_delay3[3]),
    .D(ff_display_color_delay2[3]),
    .CLK(clk85m),
    .CE(n156_2) 
);
  DFFE ff_display_color_delay3_2_s0 (
    .Q(ff_display_color_delay3[2]),
    .D(ff_display_color_delay2[2]),
    .CLK(clk85m),
    .CE(n156_2) 
);
  DFFE ff_display_color_delay3_1_s0 (
    .Q(ff_display_color_delay3[1]),
    .D(ff_display_color_delay2[1]),
    .CLK(clk85m),
    .CE(n156_2) 
);
  DFFE ff_display_color_delay3_0_s0 (
    .Q(ff_display_color_delay3[0]),
    .D(ff_display_color_delay2[0]),
    .CLK(clk85m),
    .CE(n156_2) 
);
  DFFE ff_display_color_delay4_8_s0 (
    .Q(ff_display_color_delay4[8]),
    .D(ff_display_color_delay3[8]),
    .CLK(clk85m),
    .CE(n156_2) 
);
  DFFE ff_display_color_delay4_7_s0 (
    .Q(ff_display_color_delay4[7]),
    .D(ff_display_color_delay3[7]),
    .CLK(clk85m),
    .CE(n156_2) 
);
  DFFE ff_display_color_delay4_6_s0 (
    .Q(ff_display_color_delay4[6]),
    .D(ff_display_color_delay3[6]),
    .CLK(clk85m),
    .CE(n156_2) 
);
  DFFE ff_display_color_delay4_5_s0 (
    .Q(ff_display_color_delay4[5]),
    .D(ff_display_color_delay3[5]),
    .CLK(clk85m),
    .CE(n156_2) 
);
  DFFE ff_display_color_delay4_4_s0 (
    .Q(ff_display_color_delay4[4]),
    .D(ff_display_color_delay3[4]),
    .CLK(clk85m),
    .CE(n156_2) 
);
  DFFE ff_display_color_delay4_3_s0 (
    .Q(ff_display_color_delay4[3]),
    .D(ff_display_color_delay3[3]),
    .CLK(clk85m),
    .CE(n156_2) 
);
  DFFE ff_display_color_delay4_2_s0 (
    .Q(ff_display_color_delay4[2]),
    .D(ff_display_color_delay3[2]),
    .CLK(clk85m),
    .CE(n156_2) 
);
  DFFE ff_display_color_delay4_1_s0 (
    .Q(ff_display_color_delay4[1]),
    .D(ff_display_color_delay3[1]),
    .CLK(clk85m),
    .CE(n156_2) 
);
  DFFE ff_display_color_delay4_0_s0 (
    .Q(ff_display_color_delay4[0]),
    .D(ff_display_color_delay3[0]),
    .CLK(clk85m),
    .CE(n156_2) 
);
  DFFE ff_j_5_s0 (
    .Q(ff_j[5]),
    .D(ff_display_color_delay1[2]),
    .CLK(clk85m),
    .CE(n234_3) 
);
  DFFE ff_j_4_s0 (
    .Q(ff_j[4]),
    .D(ff_display_color_delay1[1]),
    .CLK(clk85m),
    .CE(n234_3) 
);
  DFFE ff_j_3_s0 (
    .Q(ff_j[3]),
    .D(ff_display_color_delay1[0]),
    .CLK(clk85m),
    .CE(n234_3) 
);
  DFFE ff_j_2_s0 (
    .Q(ff_j[2]),
    .D(ff_display_color_delay2[2]),
    .CLK(clk85m),
    .CE(n234_3) 
);
  DFFE ff_j_1_s0 (
    .Q(ff_j[1]),
    .D(ff_display_color_delay2[1]),
    .CLK(clk85m),
    .CE(n234_3) 
);
  DFFE ff_j_0_s0 (
    .Q(ff_j[0]),
    .D(ff_display_color_delay2[0]),
    .CLK(clk85m),
    .CE(n234_3) 
);
  DFFE ff_k_5_s0 (
    .Q(ff_k[5]),
    .D(ff_display_color_delay3[2]),
    .CLK(clk85m),
    .CE(n234_3) 
);
  DFFE ff_k_4_s0 (
    .Q(ff_k[4]),
    .D(ff_display_color_delay3[1]),
    .CLK(clk85m),
    .CE(n234_3) 
);
  DFFE ff_k_3_s0 (
    .Q(ff_k[3]),
    .D(ff_display_color_delay3[0]),
    .CLK(clk85m),
    .CE(n234_3) 
);
  DFFE ff_k_2_s0 (
    .Q(ff_k[2]),
    .D(ff_display_color_delay4[2]),
    .CLK(clk85m),
    .CE(n234_3) 
);
  DFFE ff_k_1_s0 (
    .Q(ff_k[1]),
    .D(ff_display_color_delay4[1]),
    .CLK(clk85m),
    .CE(n234_3) 
);
  DFFE ff_k_0_s0 (
    .Q(ff_k[0]),
    .D(ff_display_color_delay4[0]),
    .CLK(clk85m),
    .CE(n234_3) 
);
  DFFE ff_y_4_s0 (
    .Q(ff_y[4]),
    .D(ff_display_color_delay4[7]),
    .CLK(clk85m),
    .CE(n156_2) 
);
  DFFE ff_y_3_s0 (
    .Q(ff_y[3]),
    .D(ff_display_color_delay4[6]),
    .CLK(clk85m),
    .CE(n156_2) 
);
  DFFE ff_y_2_s0 (
    .Q(ff_y[2]),
    .D(ff_display_color_delay4[5]),
    .CLK(clk85m),
    .CE(n156_2) 
);
  DFFE ff_y_1_s0 (
    .Q(ff_y[1]),
    .D(ff_display_color_delay4[4]),
    .CLK(clk85m),
    .CE(n156_2) 
);
  DFFE ff_y_0_s0 (
    .Q(ff_y[0]),
    .D(ff_display_color_delay4[3]),
    .CLK(clk85m),
    .CE(n156_2) 
);
  DFFE ff_yjk_en_s0 (
    .Q(ff_yjk_en),
    .D(ff_display_color_delay4[8]),
    .CLK(clk85m),
    .CE(n156_2) 
);
  DFFRE ff_yjk_r_4_s0 (
    .Q(ff_yjk_r[4]),
    .D(n341_6),
    .CLK(clk85m),
    .CE(n373_6),
    .RESET(w_r_4_6) 
);
  DFFRE ff_yjk_r_3_s0 (
    .Q(ff_yjk_r[3]),
    .D(n342_6),
    .CLK(clk85m),
    .CE(n373_6),
    .RESET(w_r_4_6) 
);
  DFFRE ff_yjk_r_2_s0 (
    .Q(ff_yjk_r[2]),
    .D(n343_6),
    .CLK(clk85m),
    .CE(n373_6),
    .RESET(w_r_4_6) 
);
  DFFRE ff_yjk_r_1_s0 (
    .Q(ff_yjk_r[1]),
    .D(n344_6),
    .CLK(clk85m),
    .CE(n373_6),
    .RESET(w_r_4_6) 
);
  DFFRE ff_yjk_r_0_s0 (
    .Q(ff_yjk_r[0]),
    .D(n345_6),
    .CLK(clk85m),
    .CE(n373_6),
    .RESET(w_r_4_6) 
);
  DFFRE ff_yjk_g_4_s0 (
    .Q(ff_yjk_g[4]),
    .D(n351_6),
    .CLK(clk85m),
    .CE(n373_6),
    .RESET(w_g_4_6) 
);
  DFFRE ff_yjk_g_3_s0 (
    .Q(ff_yjk_g[3]),
    .D(n352_6),
    .CLK(clk85m),
    .CE(n373_6),
    .RESET(w_g_4_6) 
);
  DFFRE ff_yjk_g_2_s0 (
    .Q(ff_yjk_g[2]),
    .D(n353_6),
    .CLK(clk85m),
    .CE(n373_6),
    .RESET(w_g_4_6) 
);
  DFFRE ff_yjk_g_1_s0 (
    .Q(ff_yjk_g[1]),
    .D(n354_6),
    .CLK(clk85m),
    .CE(n373_6),
    .RESET(w_g_4_6) 
);
  DFFRE ff_yjk_g_0_s0 (
    .Q(ff_yjk_g[0]),
    .D(n355_6),
    .CLK(clk85m),
    .CE(n373_6),
    .RESET(w_g_4_6) 
);
  DFFRE ff_yjk_b_4_s0 (
    .Q(ff_yjk_b[4]),
    .D(n361_8),
    .CLK(clk85m),
    .CE(n373_6),
    .RESET(w_b_4_4) 
);
  DFFRE ff_yjk_b_3_s0 (
    .Q(ff_yjk_b[3]),
    .D(n362_6),
    .CLK(clk85m),
    .CE(n373_6),
    .RESET(w_b_4_4) 
);
  DFFRE ff_yjk_b_2_s0 (
    .Q(ff_yjk_b[2]),
    .D(n363_6),
    .CLK(clk85m),
    .CE(n373_6),
    .RESET(w_b_4_4) 
);
  DFFRE ff_yjk_b_1_s0 (
    .Q(ff_yjk_b[1]),
    .D(n364_9),
    .CLK(clk85m),
    .CE(n373_6),
    .RESET(w_b_4_4) 
);
  DFFRE ff_yjk_b_0_s0 (
    .Q(ff_yjk_b[0]),
    .D(n365_6),
    .CLK(clk85m),
    .CE(n373_6),
    .RESET(w_b_4_4) 
);
  DFFE ff_yjk_rgb_en_s0 (
    .Q(ff_yjk_rgb_en),
    .D(ff_yjk_en),
    .CLK(clk85m),
    .CE(n373_6) 
);
  DFFC ff_display_color_oe_s0 (
    .Q(ff_display_color_oe),
    .D(n568_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_7_s0 (
    .Q(ff_display_color256[7]),
    .D(n611_3),
    .CLK(clk85m),
    .CE(n602_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_6_s0 (
    .Q(ff_display_color256[6]),
    .D(n612_3),
    .CLK(clk85m),
    .CE(n602_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_5_s0 (
    .Q(ff_display_color256[5]),
    .D(n613_3),
    .CLK(clk85m),
    .CE(n602_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_4_s0 (
    .Q(ff_display_color256[4]),
    .D(n614_3),
    .CLK(clk85m),
    .CE(n602_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_3_s0 (
    .Q(ff_display_color256[3]),
    .D(n615_3),
    .CLK(clk85m),
    .CE(n602_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_2_s0 (
    .Q(ff_display_color256[2]),
    .D(n616_3),
    .CLK(clk85m),
    .CE(n602_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_1_s0 (
    .Q(ff_display_color256[1]),
    .D(n617_3),
    .CLK(clk85m),
    .CE(n602_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_0_s0 (
    .Q(ff_display_color256[0]),
    .D(n618_4),
    .CLK(clk85m),
    .CE(n602_4),
    .CLEAR(n36_6) 
);
  DFF ff_rgb_load_s0 (
    .Q(ff_rgb_load),
    .D(n658_3),
    .CLK(clk85m) 
);
  DFFCE ff_vdp_r_7_s0 (
    .Q(w_vdp_r[7]),
    .D(n699_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_6_s0 (
    .Q(w_vdp_r[6]),
    .D(n700_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_5_s0 (
    .Q(w_vdp_r[5]),
    .D(n701_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_4_s0 (
    .Q(w_vdp_r[4]),
    .D(n702_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_3_s0 (
    .Q(w_vdp_r[3]),
    .D(n703_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_2_s0 (
    .Q(w_vdp_r[2]),
    .D(n704_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_1_s0 (
    .Q(w_vdp_r[1]),
    .D(n705_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_0_s0 (
    .Q(w_vdp_r[0]),
    .D(n706_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_7_s0 (
    .Q(w_vdp_g[7]),
    .D(n707_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_6_s0 (
    .Q(w_vdp_g[6]),
    .D(n708_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_5_s0 (
    .Q(w_vdp_g[5]),
    .D(n709_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_4_s0 (
    .Q(w_vdp_g[4]),
    .D(n710_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_3_s0 (
    .Q(w_vdp_g[3]),
    .D(n711_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_2_s0 (
    .Q(w_vdp_g[2]),
    .D(n712_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_1_s0 (
    .Q(w_vdp_g[1]),
    .D(n713_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_0_s0 (
    .Q(w_vdp_g[0]),
    .D(n714_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_7_s0 (
    .Q(w_vdp_b[7]),
    .D(n786_12),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_6_s0 (
    .Q(w_vdp_b[6]),
    .D(n787_10),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_5_s0 (
    .Q(w_vdp_b[5]),
    .D(n788_5),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_4_s0 (
    .Q(w_vdp_b[4]),
    .D(n789_5),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_3_s0 (
    .Q(w_vdp_b[3]),
    .D(n790_5),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_2_s0 (
    .Q(w_vdp_b[2]),
    .D(n791_11),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_1_s0 (
    .Q(w_vdp_b[1]),
    .D(n792_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_0_s0 (
    .Q(w_vdp_b[0]),
    .D(n793_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color_7_s1 (
    .Q(ff_display_color[7]),
    .D(n560_6),
    .CLK(clk85m),
    .CE(ff_display_color_3_9),
    .CLEAR(n36_6) 
);
defparam ff_display_color_7_s1.INIT=1'b0;
  DFFCE ff_display_color_6_s1 (
    .Q(ff_display_color[6]),
    .D(n561_6),
    .CLK(clk85m),
    .CE(ff_display_color_3_9),
    .CLEAR(n36_6) 
);
defparam ff_display_color_6_s1.INIT=1'b0;
  DFFCE ff_display_color_5_s1 (
    .Q(ff_display_color[5]),
    .D(n562_6),
    .CLK(clk85m),
    .CE(ff_display_color_3_9),
    .CLEAR(n36_6) 
);
defparam ff_display_color_5_s1.INIT=1'b0;
  DFFCE ff_display_color_4_s1 (
    .Q(ff_display_color[4]),
    .D(n563_6),
    .CLK(clk85m),
    .CE(ff_display_color_3_9),
    .CLEAR(n36_6) 
);
defparam ff_display_color_4_s1.INIT=1'b0;
  DFFCE ff_display_color_3_s1 (
    .Q(ff_display_color[3]),
    .D(n547_3),
    .CLK(clk85m),
    .CE(ff_display_color_3_9),
    .CLEAR(n36_6) 
);
defparam ff_display_color_3_s1.INIT=1'b0;
  DFFCE ff_display_color_2_s1 (
    .Q(ff_display_color[2]),
    .D(n548_3),
    .CLK(clk85m),
    .CE(ff_display_color_3_9),
    .CLEAR(n36_6) 
);
defparam ff_display_color_2_s1.INIT=1'b0;
  DFFCE ff_display_color_1_s1 (
    .Q(ff_display_color[1]),
    .D(n549_3),
    .CLK(clk85m),
    .CE(ff_display_color_3_9),
    .CLEAR(n36_6) 
);
defparam ff_display_color_1_s1.INIT=1'b0;
  DFFCE ff_display_color_0_s1 (
    .Q(ff_display_color[0]),
    .D(n550_3),
    .CLK(clk85m),
    .CE(ff_display_color_3_9),
    .CLEAR(n36_6) 
);
defparam ff_display_color_0_s1.INIT=1'b0;
  DFFCE ff_palette_num_8_s1 (
    .Q(ff_palette_num[8]),
    .D(VCC),
    .CLK(clk85m),
    .CE(n18_1),
    .CLEAR(n36_6) 
);
defparam ff_palette_num_8_s1.INIT=1'b0;
  DFFC ff_palette_num_0_s2 (
    .Q(ff_palette_num[0]),
    .D(n26_8),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_palette_num_0_s2.INIT=1'b0;
  ALU n25_s (
    .SUM(n25_1),
    .COUT(n25_2),
    .I0(ff_palette_num[1]),
    .I1(ff_palette_num[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n25_s.ALU_MODE=0;
  ALU n24_s (
    .SUM(n24_1),
    .COUT(n24_2),
    .I0(ff_palette_num[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n25_2) 
);
defparam n24_s.ALU_MODE=0;
  ALU n23_s (
    .SUM(n23_1),
    .COUT(n23_2),
    .I0(ff_palette_num[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n24_2) 
);
defparam n23_s.ALU_MODE=0;
  ALU n22_s (
    .SUM(n22_1),
    .COUT(n22_2),
    .I0(ff_palette_num[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n23_2) 
);
defparam n22_s.ALU_MODE=0;
  ALU n21_s (
    .SUM(n21_1),
    .COUT(n21_2),
    .I0(ff_palette_num[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n22_2) 
);
defparam n21_s.ALU_MODE=0;
  ALU n20_s (
    .SUM(n20_1),
    .COUT(n20_2),
    .I0(ff_palette_num[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n21_2) 
);
defparam n20_s.ALU_MODE=0;
  ALU n19_s (
    .SUM(n19_1),
    .COUT(n19_2),
    .I0(ff_palette_num[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n20_2) 
);
defparam n19_s.ALU_MODE=0;
  ALU n18_s (
    .SUM(n18_1),
    .COUT(n18_0_COUT),
    .I0(ff_palette_num[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n19_2) 
);
defparam n18_s.ALU_MODE=0;
  ALU w_r_yjk_0_s (
    .SUM(w_r_yjk[0]),
    .COUT(w_r_yjk_0_2),
    .I0(ff_y[0]),
    .I1(ff_j[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_r_yjk_0_s.ALU_MODE=0;
  ALU w_r_yjk_1_s (
    .SUM(w_r_yjk[1]),
    .COUT(w_r_yjk_1_2),
    .I0(ff_y[1]),
    .I1(ff_j[1]),
    .I3(GND),
    .CIN(w_r_yjk_0_2) 
);
defparam w_r_yjk_1_s.ALU_MODE=0;
  ALU w_r_yjk_2_s (
    .SUM(w_r_yjk[2]),
    .COUT(w_r_yjk_2_2),
    .I0(ff_y[2]),
    .I1(ff_j[2]),
    .I3(GND),
    .CIN(w_r_yjk_1_2) 
);
defparam w_r_yjk_2_s.ALU_MODE=0;
  ALU w_r_yjk_3_s (
    .SUM(w_r_yjk[3]),
    .COUT(w_r_yjk_3_2),
    .I0(ff_y[3]),
    .I1(ff_j[3]),
    .I3(GND),
    .CIN(w_r_yjk_2_2) 
);
defparam w_r_yjk_3_s.ALU_MODE=0;
  ALU w_r_yjk_4_s (
    .SUM(w_r_yjk[4]),
    .COUT(w_r_yjk_4_2),
    .I0(ff_y[4]),
    .I1(ff_j[4]),
    .I3(GND),
    .CIN(w_r_yjk_3_2) 
);
defparam w_r_yjk_4_s.ALU_MODE=0;
  ALU w_r_yjk_5_s (
    .SUM(w_r_yjk[5]),
    .COUT(w_r_yjk_5_2),
    .I0(GND),
    .I1(ff_j[5]),
    .I3(GND),
    .CIN(w_r_yjk_4_2) 
);
defparam w_r_yjk_5_s.ALU_MODE=0;
  ALU w_g_yjk_0_s (
    .SUM(w_g_yjk[0]),
    .COUT(w_g_yjk_0_2),
    .I0(ff_y[0]),
    .I1(ff_k[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_g_yjk_0_s.ALU_MODE=0;
  ALU w_g_yjk_1_s (
    .SUM(w_g_yjk[1]),
    .COUT(w_g_yjk_1_2),
    .I0(ff_y[1]),
    .I1(ff_k[1]),
    .I3(GND),
    .CIN(w_g_yjk_0_2) 
);
defparam w_g_yjk_1_s.ALU_MODE=0;
  ALU w_g_yjk_2_s (
    .SUM(w_g_yjk[2]),
    .COUT(w_g_yjk_2_2),
    .I0(ff_y[2]),
    .I1(ff_k[2]),
    .I3(GND),
    .CIN(w_g_yjk_1_2) 
);
defparam w_g_yjk_2_s.ALU_MODE=0;
  ALU w_g_yjk_3_s (
    .SUM(w_g_yjk[3]),
    .COUT(w_g_yjk_3_2),
    .I0(ff_y[3]),
    .I1(ff_k[3]),
    .I3(GND),
    .CIN(w_g_yjk_2_2) 
);
defparam w_g_yjk_3_s.ALU_MODE=0;
  ALU w_g_yjk_4_s (
    .SUM(w_g_yjk[4]),
    .COUT(w_g_yjk_4_2),
    .I0(ff_y[4]),
    .I1(ff_k[4]),
    .I3(GND),
    .CIN(w_g_yjk_3_2) 
);
defparam w_g_yjk_4_s.ALU_MODE=0;
  ALU w_g_yjk_5_s (
    .SUM(w_g_yjk[5]),
    .COUT(w_g_yjk_5_2),
    .I0(GND),
    .I1(ff_k[5]),
    .I3(GND),
    .CIN(w_g_yjk_4_2) 
);
defparam w_g_yjk_5_s.ALU_MODE=0;
  ALU w_b_jk_1_s (
    .SUM(w_b_jk[1]),
    .COUT(w_b_jk_1_2),
    .I0(ff_j[0]),
    .I1(ff_k[1]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_b_jk_1_s.ALU_MODE=0;
  ALU w_b_jk_2_s (
    .SUM(w_b_jk[2]),
    .COUT(w_b_jk_2_2),
    .I0(ff_j[1]),
    .I1(ff_k[2]),
    .I3(GND),
    .CIN(w_b_jk_1_2) 
);
defparam w_b_jk_2_s.ALU_MODE=0;
  ALU w_b_jk_3_s (
    .SUM(w_b_jk[3]),
    .COUT(w_b_jk_3_2),
    .I0(ff_j[2]),
    .I1(ff_k[3]),
    .I3(GND),
    .CIN(w_b_jk_2_2) 
);
defparam w_b_jk_3_s.ALU_MODE=0;
  ALU w_b_jk_4_s (
    .SUM(w_b_jk[4]),
    .COUT(w_b_jk_4_2),
    .I0(ff_j[3]),
    .I1(ff_k[4]),
    .I3(GND),
    .CIN(w_b_jk_3_2) 
);
defparam w_b_jk_4_s.ALU_MODE=0;
  ALU w_b_jk_5_s (
    .SUM(w_b_jk[5]),
    .COUT(w_b_jk_5_2),
    .I0(ff_j[4]),
    .I1(ff_k[5]),
    .I3(GND),
    .CIN(w_b_jk_4_2) 
);
defparam w_b_jk_5_s.ALU_MODE=0;
  ALU w_b_jk_6_s (
    .SUM(w_b_jk[6]),
    .COUT(w_b_jk_6_2),
    .I0(ff_j[5]),
    .I1(ff_k[5]),
    .I3(GND),
    .CIN(w_b_jk_5_2) 
);
defparam w_b_jk_6_s.ALU_MODE=0;
  ALU w_b_jk_7_s (
    .SUM(w_b_jk[7]),
    .COUT(w_b_jk_7_0_COUT),
    .I0(ff_j[5]),
    .I1(ff_k[5]),
    .I3(GND),
    .CIN(w_b_jk_6_2) 
);
defparam w_b_jk_7_s.ALU_MODE=0;
  ALU w_b_y_2_s (
    .SUM(w_b_y[2]),
    .COUT(w_b_y_2_3),
    .I0(ff_y[0]),
    .I1(ff_y[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_b_y_2_s.ALU_MODE=0;
  ALU w_b_y_3_s (
    .SUM(w_b_y[3]),
    .COUT(w_b_y_3_3),
    .I0(ff_y[1]),
    .I1(ff_y[3]),
    .I3(GND),
    .CIN(w_b_y_2_3) 
);
defparam w_b_y_3_s.ALU_MODE=0;
  ALU w_b_y_4_s (
    .SUM(w_b_y[4]),
    .COUT(w_b_y_4_3),
    .I0(ff_y[2]),
    .I1(ff_y[4]),
    .I3(GND),
    .CIN(w_b_y_3_3) 
);
defparam w_b_y_4_s.ALU_MODE=0;
  ALU w_b_y_5_s (
    .SUM(w_b_y[5]),
    .COUT(w_b_y_5_3),
    .I0(ff_y[3]),
    .I1(GND),
    .I3(GND),
    .CIN(w_b_y_4_3) 
);
defparam w_b_y_5_s.ALU_MODE=0;
  ALU w_b_y_6_s (
    .SUM(w_b_y[6]),
    .COUT(w_b_y[7]),
    .I0(ff_y[4]),
    .I1(GND),
    .I3(GND),
    .CIN(w_b_y_5_3) 
);
defparam w_b_y_6_s.ALU_MODE=0;
  ALU w_b_yjk_pre_0_s (
    .SUM(w_b_yjk_pre[0]),
    .COUT(w_b_yjk_pre_0_3),
    .I0(ff_y[0]),
    .I1(ff_k[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_b_yjk_pre_0_s.ALU_MODE=1;
  ALU n323_s (
    .SUM(n323_2),
    .COUT(n323_3),
    .I0(ff_y[1]),
    .I1(w_b_jk[1]),
    .I3(GND),
    .CIN(w_b_yjk_pre_0_3) 
);
defparam n323_s.ALU_MODE=1;
  ALU n322_s (
    .SUM(n322_2),
    .COUT(n322_3),
    .I0(w_b_y[2]),
    .I1(w_b_jk[2]),
    .I3(GND),
    .CIN(n323_3) 
);
defparam n322_s.ALU_MODE=1;
  ALU n321_s (
    .SUM(n321_2),
    .COUT(n321_3),
    .I0(w_b_y[3]),
    .I1(w_b_jk[3]),
    .I3(GND),
    .CIN(n322_3) 
);
defparam n321_s.ALU_MODE=1;
  ALU n320_s (
    .SUM(n320_2),
    .COUT(n320_3),
    .I0(w_b_y[4]),
    .I1(w_b_jk[4]),
    .I3(GND),
    .CIN(n321_3) 
);
defparam n320_s.ALU_MODE=1;
  ALU n319_s (
    .SUM(n319_2),
    .COUT(n319_3),
    .I0(w_b_y[5]),
    .I1(w_b_jk[5]),
    .I3(GND),
    .CIN(n320_3) 
);
defparam n319_s.ALU_MODE=1;
  ALU n318_s (
    .SUM(n318_2),
    .COUT(n318_3),
    .I0(w_b_y[6]),
    .I1(w_b_jk[6]),
    .I3(GND),
    .CIN(n319_3) 
);
defparam n318_s.ALU_MODE=1;
  ALU n317_s (
    .SUM(n317_2),
    .COUT(n317_3),
    .I0(w_b_y[7]),
    .I1(w_b_jk[7]),
    .I3(GND),
    .CIN(n318_3) 
);
defparam n317_s.ALU_MODE=1;
  ALU n316_s (
    .SUM(n316_2),
    .COUT(n316_0_COUT),
    .I0(GND),
    .I1(w_b_jk[7]),
    .I3(GND),
    .CIN(n317_3) 
);
defparam n316_s.ALU_MODE=1;
  MUX2_LUT5 n788_s3 (
    .O(n788_5),
    .I0(n788_7),
    .I1(n772_6),
    .S0(n791_9) 
);
  MUX2_LUT5 n789_s3 (
    .O(n789_5),
    .I0(n789_7),
    .I1(n773_6),
    .S0(n791_9) 
);
  MUX2_LUT5 n790_s3 (
    .O(n790_5),
    .I0(n790_7),
    .I1(n774_6),
    .S0(n791_9) 
);
  INV ff_palette_num_7_s4 (
    .O(ff_palette_num_7_9),
    .I(ff_palette_num[8]) 
);
  vdp_color_palette_ram u_color_palette_ram (
    .clk85m(clk85m),
    .w_palette_valid(w_palette_valid_37),
    .ff_display_color_oe(ff_display_color_oe),
    .w_palette_b(w_palette_b_0[4:0]),
    .w_palette_r(w_palette_r_0[4:0]),
    .w_palette_g(w_palette_g_0[4:0]),
    .w_palette_num(w_palette_num_0[7:0]),
    .ff_display_color(ff_display_color[7:0]),
    .w_display_b16(w_display_b16[4:0]),
    .w_display_r16(w_display_r16[4:0]),
    .w_display_g16(w_display_g16[4:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_color_palette */
module vdp_upscan_line_buffer (
  w_even_re,
  clk85m,
  w_even_we,
  w_h_count_end_13,
  w_vdp_b,
  w_vdp_g,
  w_even_address,
  w_vdp_r,
  w_v_count,
  w_write_pos,
  w_even_q
)
;
input w_even_re;
input clk85m;
input w_even_we;
input w_h_count_end_13;
input [7:0] w_vdp_b;
input [7:0] w_vdp_g;
input [9:0] w_even_address;
input [7:0] w_vdp_r;
input [1:1] w_v_count;
input [10:10] w_write_pos;
output [23:0] w_even_q;
wire ff_re_8;
wire ff_re;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT3 ff_re_s3 (
    .F(ff_re_8),
    .I0(w_v_count[1]),
    .I1(w_write_pos[10]),
    .I2(w_h_count_end_13) 
);
defparam ff_re_s3.INIT=8'hEF;
  DFFE ff_re_s0 (
    .Q(ff_re),
    .D(w_even_re),
    .CLK(clk85m),
    .CE(ff_re_8) 
);
  SP ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],w_even_q[15:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_g[7:0],w_vdp_b[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_even_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_even_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.WRITE_MODE=2'b10;
  SP ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],w_even_q[23:16]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_r[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_even_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_even_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.WRITE_MODE=2'b10;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_upscan_line_buffer */
module vdp_upscan_line_buffer_0 (
  w_odd_re,
  clk85m,
  w_odd_we,
  w_h_count_end_13,
  w_vdp_b,
  w_vdp_g,
  w_odd_address,
  w_vdp_r,
  w_write_pos,
  w_v_count,
  w_odd_q
)
;
input w_odd_re;
input clk85m;
input w_odd_we;
input w_h_count_end_13;
input [7:0] w_vdp_b;
input [7:0] w_vdp_g;
input [9:0] w_odd_address;
input [7:0] w_vdp_r;
input [10:10] w_write_pos;
input [1:1] w_v_count;
output [23:0] w_odd_q;
wire ff_re_8;
wire ff_re;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT3 ff_re_s3 (
    .F(ff_re_8),
    .I0(w_write_pos[10]),
    .I1(w_v_count[1]),
    .I2(w_h_count_end_13) 
);
defparam ff_re_s3.INIT=8'hBF;
  DFFE ff_re_s0 (
    .Q(ff_re),
    .D(w_odd_re),
    .CLK(clk85m),
    .CE(ff_re_8) 
);
  SP ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],w_odd_q[15:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_g[7:0],w_vdp_b[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_odd_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_odd_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.WRITE_MODE=2'b10;
  SP ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],w_odd_q[23:16]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_r[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_odd_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_odd_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.WRITE_MODE=2'b10;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_upscan_line_buffer_0 */
module vdp_upscan (
  w_h_count_end_13,
  n1333_21,
  clk85m,
  w_screen_pos_x_Z,
  reg_display_adjust,
  w_h_count_0,
  w_h_count_2,
  w_h_count_3,
  w_h_count_4,
  w_h_count_5,
  w_h_count_6,
  w_h_count_7,
  w_h_count_8,
  w_h_count_9,
  w_h_count_10,
  w_h_count_11,
  w_v_count,
  w_vdp_b,
  w_vdp_g,
  w_vdp_r,
  w_upscan_r,
  w_upscan_g,
  w_upscan_b
)
;
input w_h_count_end_13;
input n1333_21;
input clk85m;
input [13:3] w_screen_pos_x_Z;
input [3:0] reg_display_adjust;
input w_h_count_0;
input w_h_count_2;
input w_h_count_3;
input w_h_count_4;
input w_h_count_5;
input w_h_count_6;
input w_h_count_7;
input w_h_count_8;
input w_h_count_9;
input w_h_count_10;
input w_h_count_11;
input [1:1] w_v_count;
input [7:0] w_vdp_b;
input [7:0] w_vdp_g;
input [7:0] w_vdp_r;
output [7:0] w_upscan_r;
output [7:0] w_upscan_g;
output [7:0] w_upscan_b;
wire w_even_re;
wire w_even_we;
wire w_odd_re;
wire w_odd_we;
wire n9_7;
wire n6_7;
wire n5_5;
wire n7_9;
wire n8_10;
wire w_write_pos_4_3;
wire w_write_pos_5_3;
wire w_write_pos_6_3;
wire w_write_pos_7_3;
wire w_write_pos_8_3;
wire w_write_pos_9_3;
wire w_write_pos_10_0_COUT;
wire w_write_pos_1_6;
wire w_write_pos_2_6;
wire w_write_pos_3_6;
wire n10_10;
wire [9:0] w_even_address;
wire [9:0] w_odd_address;
wire [10:1] w_write_pos;
wire [23:0] w_even_q;
wire [23:0] w_odd_q;
wire VCC;
wire GND;
  LUT3 w_even_address_9_s3 (
    .F(w_even_address[9]),
    .I0(w_write_pos[9]),
    .I1(w_h_count_11),
    .I2(w_v_count[1]) 
);
defparam w_even_address_9_s3.INIT=8'hCA;
  LUT3 w_even_address_8_s3 (
    .F(w_even_address[8]),
    .I0(w_write_pos[8]),
    .I1(w_h_count_10),
    .I2(w_v_count[1]) 
);
defparam w_even_address_8_s3.INIT=8'hCA;
  LUT3 w_even_address_7_s3 (
    .F(w_even_address[7]),
    .I0(w_write_pos[7]),
    .I1(w_h_count_9),
    .I2(w_v_count[1]) 
);
defparam w_even_address_7_s3.INIT=8'hCA;
  LUT3 w_even_address_6_s3 (
    .F(w_even_address[6]),
    .I0(w_write_pos[6]),
    .I1(w_h_count_8),
    .I2(w_v_count[1]) 
);
defparam w_even_address_6_s3.INIT=8'hCA;
  LUT3 w_even_address_5_s3 (
    .F(w_even_address[5]),
    .I0(w_write_pos[5]),
    .I1(w_h_count_7),
    .I2(w_v_count[1]) 
);
defparam w_even_address_5_s3.INIT=8'hCA;
  LUT3 w_even_address_4_s3 (
    .F(w_even_address[4]),
    .I0(w_write_pos[4]),
    .I1(w_h_count_6),
    .I2(w_v_count[1]) 
);
defparam w_even_address_4_s3.INIT=8'hCA;
  LUT3 w_even_address_3_s3 (
    .F(w_even_address[3]),
    .I0(w_write_pos[3]),
    .I1(w_h_count_5),
    .I2(w_v_count[1]) 
);
defparam w_even_address_3_s3.INIT=8'hCA;
  LUT3 w_even_address_2_s3 (
    .F(w_even_address[2]),
    .I0(w_write_pos[2]),
    .I1(w_h_count_4),
    .I2(w_v_count[1]) 
);
defparam w_even_address_2_s3.INIT=8'hCA;
  LUT3 w_even_address_1_s3 (
    .F(w_even_address[1]),
    .I0(w_write_pos[1]),
    .I1(w_h_count_3),
    .I2(w_v_count[1]) 
);
defparam w_even_address_1_s3.INIT=8'hCA;
  LUT3 w_even_address_0_s3 (
    .F(w_even_address[0]),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_h_count_2),
    .I2(w_v_count[1]) 
);
defparam w_even_address_0_s3.INIT=8'hCA;
  LUT2 w_even_re_s1 (
    .F(w_even_re),
    .I0(w_h_count_0),
    .I1(w_v_count[1]) 
);
defparam w_even_re_s1.INIT=4'h4;
  LUT3 w_even_we_s0 (
    .F(w_even_we),
    .I0(w_v_count[1]),
    .I1(w_write_pos[10]),
    .I2(w_h_count_end_13) 
);
defparam w_even_we_s0.INIT=8'h10;
  LUT3 w_odd_address_9_s3 (
    .F(w_odd_address[9]),
    .I0(w_write_pos[9]),
    .I1(w_h_count_11),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_9_s3.INIT=8'hAC;
  LUT3 w_odd_address_8_s3 (
    .F(w_odd_address[8]),
    .I0(w_write_pos[8]),
    .I1(w_h_count_10),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_8_s3.INIT=8'hAC;
  LUT3 w_odd_address_7_s3 (
    .F(w_odd_address[7]),
    .I0(w_write_pos[7]),
    .I1(w_h_count_9),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_7_s3.INIT=8'hAC;
  LUT3 w_odd_address_6_s3 (
    .F(w_odd_address[6]),
    .I0(w_write_pos[6]),
    .I1(w_h_count_8),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_6_s3.INIT=8'hAC;
  LUT3 w_odd_address_5_s3 (
    .F(w_odd_address[5]),
    .I0(w_write_pos[5]),
    .I1(w_h_count_7),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_5_s3.INIT=8'hAC;
  LUT3 w_odd_address_4_s3 (
    .F(w_odd_address[4]),
    .I0(w_write_pos[4]),
    .I1(w_h_count_6),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_4_s3.INIT=8'hAC;
  LUT3 w_odd_address_3_s3 (
    .F(w_odd_address[3]),
    .I0(w_write_pos[3]),
    .I1(w_h_count_5),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_3_s3.INIT=8'hAC;
  LUT3 w_odd_address_2_s3 (
    .F(w_odd_address[2]),
    .I0(w_write_pos[2]),
    .I1(w_h_count_4),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_2_s3.INIT=8'hAC;
  LUT3 w_odd_address_1_s3 (
    .F(w_odd_address[1]),
    .I0(w_write_pos[1]),
    .I1(w_h_count_3),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_1_s3.INIT=8'hAC;
  LUT3 w_odd_address_0_s3 (
    .F(w_odd_address[0]),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_h_count_2),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_0_s3.INIT=8'hAC;
  LUT2 w_odd_re_s2 (
    .F(w_odd_re),
    .I0(w_h_count_0),
    .I1(w_v_count[1]) 
);
defparam w_odd_re_s2.INIT=4'h1;
  LUT3 w_odd_we_s0 (
    .F(w_odd_we),
    .I0(w_write_pos[10]),
    .I1(w_v_count[1]),
    .I2(w_h_count_end_13) 
);
defparam w_odd_we_s0.INIT=8'h40;
  LUT3 w_upscan_r_7_s (
    .F(w_upscan_r[7]),
    .I0(w_odd_q[23]),
    .I1(w_even_q[23]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_7_s.INIT=8'hCA;
  LUT3 w_upscan_r_6_s (
    .F(w_upscan_r[6]),
    .I0(w_odd_q[22]),
    .I1(w_even_q[22]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_6_s.INIT=8'hCA;
  LUT3 w_upscan_r_5_s (
    .F(w_upscan_r[5]),
    .I0(w_odd_q[21]),
    .I1(w_even_q[21]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_5_s.INIT=8'hCA;
  LUT3 w_upscan_r_4_s (
    .F(w_upscan_r[4]),
    .I0(w_odd_q[20]),
    .I1(w_even_q[20]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_4_s.INIT=8'hCA;
  LUT3 w_upscan_r_3_s (
    .F(w_upscan_r[3]),
    .I0(w_odd_q[19]),
    .I1(w_even_q[19]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_3_s.INIT=8'hCA;
  LUT3 w_upscan_r_2_s (
    .F(w_upscan_r[2]),
    .I0(w_odd_q[18]),
    .I1(w_even_q[18]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_2_s.INIT=8'hCA;
  LUT3 w_upscan_r_1_s (
    .F(w_upscan_r[1]),
    .I0(w_odd_q[17]),
    .I1(w_even_q[17]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_1_s.INIT=8'hCA;
  LUT3 w_upscan_r_0_s (
    .F(w_upscan_r[0]),
    .I0(w_odd_q[16]),
    .I1(w_even_q[16]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_0_s.INIT=8'hCA;
  LUT3 w_upscan_g_7_s (
    .F(w_upscan_g[7]),
    .I0(w_odd_q[15]),
    .I1(w_even_q[15]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_7_s.INIT=8'hCA;
  LUT3 w_upscan_g_6_s (
    .F(w_upscan_g[6]),
    .I0(w_odd_q[14]),
    .I1(w_even_q[14]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_6_s.INIT=8'hCA;
  LUT3 w_upscan_g_5_s (
    .F(w_upscan_g[5]),
    .I0(w_odd_q[13]),
    .I1(w_even_q[13]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_5_s.INIT=8'hCA;
  LUT3 w_upscan_g_4_s (
    .F(w_upscan_g[4]),
    .I0(w_odd_q[12]),
    .I1(w_even_q[12]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_4_s.INIT=8'hCA;
  LUT3 w_upscan_g_3_s (
    .F(w_upscan_g[3]),
    .I0(w_odd_q[11]),
    .I1(w_even_q[11]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_3_s.INIT=8'hCA;
  LUT3 w_upscan_g_2_s (
    .F(w_upscan_g[2]),
    .I0(w_odd_q[10]),
    .I1(w_even_q[10]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_2_s.INIT=8'hCA;
  LUT3 w_upscan_g_1_s (
    .F(w_upscan_g[1]),
    .I0(w_odd_q[9]),
    .I1(w_even_q[9]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_1_s.INIT=8'hCA;
  LUT3 w_upscan_g_0_s (
    .F(w_upscan_g[0]),
    .I0(w_odd_q[8]),
    .I1(w_even_q[8]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_0_s.INIT=8'hCA;
  LUT3 w_upscan_b_7_s (
    .F(w_upscan_b[7]),
    .I0(w_odd_q[7]),
    .I1(w_even_q[7]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_7_s.INIT=8'hCA;
  LUT3 w_upscan_b_6_s (
    .F(w_upscan_b[6]),
    .I0(w_odd_q[6]),
    .I1(w_even_q[6]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_6_s.INIT=8'hCA;
  LUT3 w_upscan_b_5_s (
    .F(w_upscan_b[5]),
    .I0(w_odd_q[5]),
    .I1(w_even_q[5]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_5_s.INIT=8'hCA;
  LUT3 w_upscan_b_4_s (
    .F(w_upscan_b[4]),
    .I0(w_odd_q[4]),
    .I1(w_even_q[4]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_4_s.INIT=8'hCA;
  LUT3 w_upscan_b_3_s (
    .F(w_upscan_b[3]),
    .I0(w_odd_q[3]),
    .I1(w_even_q[3]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_3_s.INIT=8'hCA;
  LUT3 w_upscan_b_2_s (
    .F(w_upscan_b[2]),
    .I0(w_odd_q[2]),
    .I1(w_even_q[2]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_2_s.INIT=8'hCA;
  LUT3 w_upscan_b_1_s (
    .F(w_upscan_b[1]),
    .I0(w_odd_q[1]),
    .I1(w_even_q[1]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_1_s.INIT=8'hCA;
  LUT3 w_upscan_b_0_s (
    .F(w_upscan_b[0]),
    .I0(w_odd_q[0]),
    .I1(w_even_q[0]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_0_s.INIT=8'hCA;
  LUT2 n9_s3 (
    .F(n9_7),
    .I0(w_screen_pos_x_Z[8]),
    .I1(w_screen_pos_x_Z[9]) 
);
defparam n9_s3.INIT=4'h6;
  LUT2 n6_s3 (
    .F(n6_7),
    .I0(w_screen_pos_x_Z[12]),
    .I1(n1333_21) 
);
defparam n6_s3.INIT=4'h6;
  LUT3 n5_s2 (
    .F(n5_5),
    .I0(w_screen_pos_x_Z[12]),
    .I1(n1333_21),
    .I2(w_screen_pos_x_Z[13]) 
);
defparam n5_s2.INIT=8'h78;
  LUT4 n7_s4 (
    .F(n7_9),
    .I0(w_screen_pos_x_Z[10]),
    .I1(w_screen_pos_x_Z[8]),
    .I2(w_screen_pos_x_Z[9]),
    .I3(w_screen_pos_x_Z[11]) 
);
defparam n7_s4.INIT=16'h7F80;
  LUT3 n8_s5 (
    .F(n8_10),
    .I0(w_screen_pos_x_Z[10]),
    .I1(w_screen_pos_x_Z[8]),
    .I2(w_screen_pos_x_Z[9]) 
);
defparam n8_s5.INIT=8'h6A;
  ALU w_write_pos_4_s (
    .SUM(w_write_pos[4]),
    .COUT(w_write_pos_4_3),
    .I0(w_screen_pos_x_Z[7]),
    .I1(reg_display_adjust[3]),
    .I3(GND),
    .CIN(w_write_pos_3_6) 
);
defparam w_write_pos_4_s.ALU_MODE=0;
  ALU w_write_pos_5_s (
    .SUM(w_write_pos[5]),
    .COUT(w_write_pos_5_3),
    .I0(n10_10),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_4_3) 
);
defparam w_write_pos_5_s.ALU_MODE=0;
  ALU w_write_pos_6_s (
    .SUM(w_write_pos[6]),
    .COUT(w_write_pos_6_3),
    .I0(n9_7),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_5_3) 
);
defparam w_write_pos_6_s.ALU_MODE=0;
  ALU w_write_pos_7_s (
    .SUM(w_write_pos[7]),
    .COUT(w_write_pos_7_3),
    .I0(n8_10),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_6_3) 
);
defparam w_write_pos_7_s.ALU_MODE=0;
  ALU w_write_pos_8_s (
    .SUM(w_write_pos[8]),
    .COUT(w_write_pos_8_3),
    .I0(n7_9),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_7_3) 
);
defparam w_write_pos_8_s.ALU_MODE=0;
  ALU w_write_pos_9_s (
    .SUM(w_write_pos[9]),
    .COUT(w_write_pos_9_3),
    .I0(n6_7),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_8_3) 
);
defparam w_write_pos_9_s.ALU_MODE=0;
  ALU w_write_pos_10_s (
    .SUM(w_write_pos[10]),
    .COUT(w_write_pos_10_0_COUT),
    .I0(n5_5),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_9_3) 
);
defparam w_write_pos_10_s.ALU_MODE=0;
  ALU w_write_pos_1_s1 (
    .SUM(w_write_pos[1]),
    .COUT(w_write_pos_1_6),
    .I0(w_screen_pos_x_Z[4]),
    .I1(reg_display_adjust[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_write_pos_1_s1.ALU_MODE=1;
  ALU w_write_pos_2_s1 (
    .SUM(w_write_pos[2]),
    .COUT(w_write_pos_2_6),
    .I0(w_screen_pos_x_Z[5]),
    .I1(reg_display_adjust[1]),
    .I3(GND),
    .CIN(w_write_pos_1_6) 
);
defparam w_write_pos_2_s1.ALU_MODE=1;
  ALU w_write_pos_3_s1 (
    .SUM(w_write_pos[3]),
    .COUT(w_write_pos_3_6),
    .I0(w_screen_pos_x_Z[6]),
    .I1(reg_display_adjust[2]),
    .I3(GND),
    .CIN(w_write_pos_2_6) 
);
defparam w_write_pos_3_s1.ALU_MODE=1;
  INV n10_s5 (
    .O(n10_10),
    .I(w_screen_pos_x_Z[8]) 
);
  vdp_upscan_line_buffer u_even_line_buffer (
    .w_even_re(w_even_re),
    .clk85m(clk85m),
    .w_even_we(w_even_we),
    .w_h_count_end_13(w_h_count_end_13),
    .w_vdp_b(w_vdp_b[7:0]),
    .w_vdp_g(w_vdp_g[7:0]),
    .w_even_address(w_even_address[9:0]),
    .w_vdp_r(w_vdp_r[7:0]),
    .w_v_count(w_v_count[1]),
    .w_write_pos(w_write_pos[10]),
    .w_even_q(w_even_q[23:0])
);
  vdp_upscan_line_buffer_0 u_odd_line_buffer (
    .w_odd_re(w_odd_re),
    .clk85m(clk85m),
    .w_odd_we(w_odd_we),
    .w_h_count_end_13(w_h_count_end_13),
    .w_vdp_b(w_vdp_b[7:0]),
    .w_vdp_g(w_vdp_g[7:0]),
    .w_odd_address(w_odd_address[9:0]),
    .w_vdp_r(w_vdp_r[7:0]),
    .w_write_pos(w_write_pos[10]),
    .w_v_count(w_v_count[1]),
    .w_odd_q(w_odd_q[23:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_upscan */
module vdp_video_ram_line_buffer (
  clk85m,
  n87,
  n86,
  n85,
  n84,
  n83,
  n82,
  n81,
  n80,
  n79,
  n78,
  ff_we_even,
  ff_re,
  ff_d,
  ff_address_even,
  out_e,
  ff_imem_14643_DIAREG_G
)
;
input clk85m;
input n87;
input n86;
input n85;
input n84;
input n83;
input n82;
input n81;
input n80;
input n79;
input n78;
input ff_we_even;
input ff_re;
input [23:0] ff_d;
input [9:0] ff_address_even;
output [23:0] out_e;
output [23:0] ff_imem_14643_DIAREG_G;
wire ff_imem_n29_DOAL_G_0_12;
wire ff_q_22_8;
wire ff_q_21_8;
wire ff_q_20_8;
wire ff_q_19_8;
wire ff_q_18_8;
wire ff_q_17_8;
wire ff_q_16_8;
wire ff_q_15_8;
wire ff_q_14_8;
wire ff_q_13_8;
wire ff_q_12_8;
wire ff_q_11_8;
wire ff_q_10_8;
wire ff_q_9_8;
wire ff_q_8_8;
wire ff_q_7_8;
wire ff_q_6_8;
wire ff_q_5_8;
wire ff_q_4_8;
wire ff_q_3_8;
wire ff_q_2_8;
wire ff_q_1_8;
wire ff_q_0_8;
wire ff_q_23_8;
wire ff_imem_n29_DOAL_G_0_13;
wire ff_imem_n29_DOAL_G_0_14;
wire ff_imem_n29_DOAL_G_0_15;
wire ff_imem_n29_DOAL_G_0_16;
wire ff_imem_n29_DOAL_G_0_17;
wire ff_imem_n29_DOAL_G_0_18;
wire ff_imem_n29_DOAL_G_0_19;
wire ff_imem_14643_REDUCAREG_G;
wire n14_1;
wire n15_1;
wire n16_1;
wire n17_1;
wire n18_1;
wire n19_1;
wire n20_1;
wire n21_1;
wire n22_1;
wire n23_1;
wire n24_1;
wire n25_1;
wire n26_1;
wire n27_1;
wire n28_1;
wire n29_1;
wire n6_2;
wire n7_1;
wire n8_1;
wire n9_1;
wire n10_1;
wire n11_1;
wire n12_1;
wire n13_1;
wire [23:0] ff_q;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT4 ff_imem_n29_DOAL_G_0_s10 (
    .F(ff_imem_n29_DOAL_G_0_12),
    .I0(ff_address_even[7]),
    .I1(n80),
    .I2(ff_imem_n29_DOAL_G_0_13),
    .I3(ff_imem_n29_DOAL_G_0_14) 
);
defparam ff_imem_n29_DOAL_G_0_s10.INIT=16'h9000;
  LUT3 ff_q_22_s3 (
    .F(ff_q_22_8),
    .I0(n7_1),
    .I1(ff_imem_14643_DIAREG_G[22]),
    .I2(ff_imem_14643_REDUCAREG_G) 
);
defparam ff_q_22_s3.INIT=8'h35;
  LUT3 ff_q_21_s3 (
    .F(ff_q_21_8),
    .I0(n8_1),
    .I1(ff_imem_14643_DIAREG_G[21]),
    .I2(ff_imem_14643_REDUCAREG_G) 
);
defparam ff_q_21_s3.INIT=8'h35;
  LUT3 ff_q_20_s3 (
    .F(ff_q_20_8),
    .I0(n9_1),
    .I1(ff_imem_14643_DIAREG_G[20]),
    .I2(ff_imem_14643_REDUCAREG_G) 
);
defparam ff_q_20_s3.INIT=8'h35;
  LUT3 ff_q_19_s3 (
    .F(ff_q_19_8),
    .I0(n10_1),
    .I1(ff_imem_14643_DIAREG_G[19]),
    .I2(ff_imem_14643_REDUCAREG_G) 
);
defparam ff_q_19_s3.INIT=8'h35;
  LUT3 ff_q_18_s3 (
    .F(ff_q_18_8),
    .I0(n11_1),
    .I1(ff_imem_14643_DIAREG_G[18]),
    .I2(ff_imem_14643_REDUCAREG_G) 
);
defparam ff_q_18_s3.INIT=8'h35;
  LUT3 ff_q_17_s3 (
    .F(ff_q_17_8),
    .I0(n12_1),
    .I1(ff_imem_14643_DIAREG_G[17]),
    .I2(ff_imem_14643_REDUCAREG_G) 
);
defparam ff_q_17_s3.INIT=8'h35;
  LUT3 ff_q_16_s3 (
    .F(ff_q_16_8),
    .I0(n13_1),
    .I1(ff_imem_14643_DIAREG_G[16]),
    .I2(ff_imem_14643_REDUCAREG_G) 
);
defparam ff_q_16_s3.INIT=8'h35;
  LUT3 ff_q_15_s3 (
    .F(ff_q_15_8),
    .I0(n14_1),
    .I1(ff_imem_14643_DIAREG_G[15]),
    .I2(ff_imem_14643_REDUCAREG_G) 
);
defparam ff_q_15_s3.INIT=8'h35;
  LUT3 ff_q_14_s3 (
    .F(ff_q_14_8),
    .I0(n15_1),
    .I1(ff_imem_14643_DIAREG_G[14]),
    .I2(ff_imem_14643_REDUCAREG_G) 
);
defparam ff_q_14_s3.INIT=8'h35;
  LUT3 ff_q_13_s3 (
    .F(ff_q_13_8),
    .I0(n16_1),
    .I1(ff_imem_14643_DIAREG_G[13]),
    .I2(ff_imem_14643_REDUCAREG_G) 
);
defparam ff_q_13_s3.INIT=8'h35;
  LUT3 ff_q_12_s3 (
    .F(ff_q_12_8),
    .I0(n17_1),
    .I1(ff_imem_14643_DIAREG_G[12]),
    .I2(ff_imem_14643_REDUCAREG_G) 
);
defparam ff_q_12_s3.INIT=8'h35;
  LUT3 ff_q_11_s3 (
    .F(ff_q_11_8),
    .I0(n18_1),
    .I1(ff_imem_14643_DIAREG_G[11]),
    .I2(ff_imem_14643_REDUCAREG_G) 
);
defparam ff_q_11_s3.INIT=8'h35;
  LUT3 ff_q_10_s3 (
    .F(ff_q_10_8),
    .I0(n19_1),
    .I1(ff_imem_14643_DIAREG_G[10]),
    .I2(ff_imem_14643_REDUCAREG_G) 
);
defparam ff_q_10_s3.INIT=8'h35;
  LUT3 ff_q_9_s3 (
    .F(ff_q_9_8),
    .I0(n20_1),
    .I1(ff_imem_14643_DIAREG_G[9]),
    .I2(ff_imem_14643_REDUCAREG_G) 
);
defparam ff_q_9_s3.INIT=8'h35;
  LUT3 ff_q_8_s3 (
    .F(ff_q_8_8),
    .I0(n21_1),
    .I1(ff_imem_14643_DIAREG_G[8]),
    .I2(ff_imem_14643_REDUCAREG_G) 
);
defparam ff_q_8_s3.INIT=8'h35;
  LUT3 ff_q_7_s3 (
    .F(ff_q_7_8),
    .I0(n22_1),
    .I1(ff_imem_14643_DIAREG_G[7]),
    .I2(ff_imem_14643_REDUCAREG_G) 
);
defparam ff_q_7_s3.INIT=8'h35;
  LUT3 ff_q_6_s3 (
    .F(ff_q_6_8),
    .I0(n23_1),
    .I1(ff_imem_14643_DIAREG_G[6]),
    .I2(ff_imem_14643_REDUCAREG_G) 
);
defparam ff_q_6_s3.INIT=8'h35;
  LUT3 ff_q_5_s3 (
    .F(ff_q_5_8),
    .I0(n24_1),
    .I1(ff_imem_14643_DIAREG_G[5]),
    .I2(ff_imem_14643_REDUCAREG_G) 
);
defparam ff_q_5_s3.INIT=8'h35;
  LUT3 ff_q_4_s3 (
    .F(ff_q_4_8),
    .I0(n25_1),
    .I1(ff_imem_14643_DIAREG_G[4]),
    .I2(ff_imem_14643_REDUCAREG_G) 
);
defparam ff_q_4_s3.INIT=8'h35;
  LUT3 ff_q_3_s3 (
    .F(ff_q_3_8),
    .I0(n26_1),
    .I1(ff_imem_14643_DIAREG_G[3]),
    .I2(ff_imem_14643_REDUCAREG_G) 
);
defparam ff_q_3_s3.INIT=8'h35;
  LUT3 ff_q_2_s3 (
    .F(ff_q_2_8),
    .I0(n27_1),
    .I1(ff_imem_14643_DIAREG_G[2]),
    .I2(ff_imem_14643_REDUCAREG_G) 
);
defparam ff_q_2_s3.INIT=8'h35;
  LUT3 ff_q_1_s3 (
    .F(ff_q_1_8),
    .I0(n28_1),
    .I1(ff_imem_14643_DIAREG_G[1]),
    .I2(ff_imem_14643_REDUCAREG_G) 
);
defparam ff_q_1_s3.INIT=8'h35;
  LUT3 ff_q_0_s3 (
    .F(ff_q_0_8),
    .I0(ff_imem_14643_DIAREG_G[0]),
    .I1(n29_1),
    .I2(ff_imem_14643_REDUCAREG_G) 
);
defparam ff_q_0_s3.INIT=8'h53;
  LUT3 ff_q_23_s3 (
    .F(ff_q_23_8),
    .I0(n6_2),
    .I1(ff_imem_14643_DIAREG_G[23]),
    .I2(ff_imem_14643_REDUCAREG_G) 
);
defparam ff_q_23_s3.INIT=8'h35;
  LUT4 ff_imem_n29_DOAL_G_0_s11 (
    .F(ff_imem_n29_DOAL_G_0_13),
    .I0(ff_address_even[5]),
    .I1(n82),
    .I2(ff_imem_n29_DOAL_G_0_15),
    .I3(ff_imem_n29_DOAL_G_0_16) 
);
defparam ff_imem_n29_DOAL_G_0_s11.INIT=16'h9000;
  LUT4 ff_imem_n29_DOAL_G_0_s12 (
    .F(ff_imem_n29_DOAL_G_0_14),
    .I0(ff_we_even),
    .I1(ff_imem_n29_DOAL_G_0_17),
    .I2(ff_imem_n29_DOAL_G_0_18),
    .I3(ff_imem_n29_DOAL_G_0_19) 
);
defparam ff_imem_n29_DOAL_G_0_s12.INIT=16'h8000;
  LUT4 ff_imem_n29_DOAL_G_0_s13 (
    .F(ff_imem_n29_DOAL_G_0_15),
    .I0(n85),
    .I1(ff_address_even[2]),
    .I2(n86),
    .I3(ff_address_even[1]) 
);
defparam ff_imem_n29_DOAL_G_0_s13.INIT=16'hB0BB;
  LUT4 ff_imem_n29_DOAL_G_0_s14 (
    .F(ff_imem_n29_DOAL_G_0_16),
    .I0(ff_address_even[6]),
    .I1(n81),
    .I2(ff_address_even[9]),
    .I3(n78) 
);
defparam ff_imem_n29_DOAL_G_0_s14.INIT=16'h9009;
  LUT4 ff_imem_n29_DOAL_G_0_s15 (
    .F(ff_imem_n29_DOAL_G_0_17),
    .I0(ff_address_even[1]),
    .I1(n86),
    .I2(ff_address_even[4]),
    .I3(n83) 
);
defparam ff_imem_n29_DOAL_G_0_s15.INIT=16'hB00B;
  LUT4 ff_imem_n29_DOAL_G_0_s16 (
    .F(ff_imem_n29_DOAL_G_0_18),
    .I0(ff_address_even[2]),
    .I1(n85),
    .I2(ff_address_even[8]),
    .I3(n79) 
);
defparam ff_imem_n29_DOAL_G_0_s16.INIT=16'hB00B;
  LUT4 ff_imem_n29_DOAL_G_0_s17 (
    .F(ff_imem_n29_DOAL_G_0_19),
    .I0(ff_address_even[0]),
    .I1(n87),
    .I2(ff_address_even[3]),
    .I3(n84) 
);
defparam ff_imem_n29_DOAL_G_0_s17.INIT=16'h9009;
  DFF ff_q_out_23_s0 (
    .Q(out_e[23]),
    .D(ff_q[23]),
    .CLK(clk85m) 
);
  DFF ff_q_out_22_s0 (
    .Q(out_e[22]),
    .D(ff_q[22]),
    .CLK(clk85m) 
);
  DFF ff_q_out_21_s0 (
    .Q(out_e[21]),
    .D(ff_q[21]),
    .CLK(clk85m) 
);
  DFF ff_q_out_20_s0 (
    .Q(out_e[20]),
    .D(ff_q[20]),
    .CLK(clk85m) 
);
  DFF ff_q_out_19_s0 (
    .Q(out_e[19]),
    .D(ff_q[19]),
    .CLK(clk85m) 
);
  DFF ff_q_out_18_s0 (
    .Q(out_e[18]),
    .D(ff_q[18]),
    .CLK(clk85m) 
);
  DFF ff_q_out_17_s0 (
    .Q(out_e[17]),
    .D(ff_q[17]),
    .CLK(clk85m) 
);
  DFF ff_q_out_16_s0 (
    .Q(out_e[16]),
    .D(ff_q[16]),
    .CLK(clk85m) 
);
  DFF ff_q_out_15_s0 (
    .Q(out_e[15]),
    .D(ff_q[15]),
    .CLK(clk85m) 
);
  DFF ff_q_out_14_s0 (
    .Q(out_e[14]),
    .D(ff_q[14]),
    .CLK(clk85m) 
);
  DFF ff_q_out_13_s0 (
    .Q(out_e[13]),
    .D(ff_q[13]),
    .CLK(clk85m) 
);
  DFF ff_q_out_12_s0 (
    .Q(out_e[12]),
    .D(ff_q[12]),
    .CLK(clk85m) 
);
  DFF ff_q_out_11_s0 (
    .Q(out_e[11]),
    .D(ff_q[11]),
    .CLK(clk85m) 
);
  DFF ff_q_out_10_s0 (
    .Q(out_e[10]),
    .D(ff_q[10]),
    .CLK(clk85m) 
);
  DFF ff_q_out_9_s0 (
    .Q(out_e[9]),
    .D(ff_q[9]),
    .CLK(clk85m) 
);
  DFF ff_q_out_8_s0 (
    .Q(out_e[8]),
    .D(ff_q[8]),
    .CLK(clk85m) 
);
  DFF ff_q_out_7_s0 (
    .Q(out_e[7]),
    .D(ff_q[7]),
    .CLK(clk85m) 
);
  DFF ff_q_out_6_s0 (
    .Q(out_e[6]),
    .D(ff_q[6]),
    .CLK(clk85m) 
);
  DFF ff_q_out_5_s0 (
    .Q(out_e[5]),
    .D(ff_q[5]),
    .CLK(clk85m) 
);
  DFF ff_q_out_4_s0 (
    .Q(out_e[4]),
    .D(ff_q[4]),
    .CLK(clk85m) 
);
  DFF ff_q_out_3_s0 (
    .Q(out_e[3]),
    .D(ff_q[3]),
    .CLK(clk85m) 
);
  DFF ff_q_out_2_s0 (
    .Q(out_e[2]),
    .D(ff_q[2]),
    .CLK(clk85m) 
);
  DFF ff_q_out_1_s0 (
    .Q(out_e[1]),
    .D(ff_q[1]),
    .CLK(clk85m) 
);
  DFF ff_q_out_0_s0 (
    .Q(out_e[0]),
    .D(ff_q[0]),
    .CLK(clk85m) 
);
  DFF ff_imem_14643_REDUCAREG_G_s (
    .Q(ff_imem_14643_REDUCAREG_G),
    .D(ff_imem_n29_DOAL_G_0_12),
    .CLK(clk85m) 
);
  DFF ff_imem_14643_DIAREG_G_0_s (
    .Q(ff_imem_14643_DIAREG_G[0]),
    .D(ff_d[0]),
    .CLK(clk85m) 
);
  DFF ff_imem_14643_DIAREG_G_1_s (
    .Q(ff_imem_14643_DIAREG_G[1]),
    .D(ff_d[1]),
    .CLK(clk85m) 
);
  DFF ff_imem_14643_DIAREG_G_2_s (
    .Q(ff_imem_14643_DIAREG_G[2]),
    .D(ff_d[2]),
    .CLK(clk85m) 
);
  DFF ff_imem_14643_DIAREG_G_3_s (
    .Q(ff_imem_14643_DIAREG_G[3]),
    .D(ff_d[3]),
    .CLK(clk85m) 
);
  DFF ff_imem_14643_DIAREG_G_4_s (
    .Q(ff_imem_14643_DIAREG_G[4]),
    .D(ff_d[4]),
    .CLK(clk85m) 
);
  DFF ff_imem_14643_DIAREG_G_5_s (
    .Q(ff_imem_14643_DIAREG_G[5]),
    .D(ff_d[5]),
    .CLK(clk85m) 
);
  DFF ff_imem_14643_DIAREG_G_6_s (
    .Q(ff_imem_14643_DIAREG_G[6]),
    .D(ff_d[6]),
    .CLK(clk85m) 
);
  DFF ff_imem_14643_DIAREG_G_7_s (
    .Q(ff_imem_14643_DIAREG_G[7]),
    .D(ff_d[7]),
    .CLK(clk85m) 
);
  DFF ff_imem_14643_DIAREG_G_8_s (
    .Q(ff_imem_14643_DIAREG_G[8]),
    .D(ff_d[8]),
    .CLK(clk85m) 
);
  DFF ff_imem_14643_DIAREG_G_9_s (
    .Q(ff_imem_14643_DIAREG_G[9]),
    .D(ff_d[9]),
    .CLK(clk85m) 
);
  DFF ff_imem_14643_DIAREG_G_10_s (
    .Q(ff_imem_14643_DIAREG_G[10]),
    .D(ff_d[10]),
    .CLK(clk85m) 
);
  DFF ff_imem_14643_DIAREG_G_11_s (
    .Q(ff_imem_14643_DIAREG_G[11]),
    .D(ff_d[11]),
    .CLK(clk85m) 
);
  DFF ff_imem_14643_DIAREG_G_12_s (
    .Q(ff_imem_14643_DIAREG_G[12]),
    .D(ff_d[12]),
    .CLK(clk85m) 
);
  DFF ff_imem_14643_DIAREG_G_13_s (
    .Q(ff_imem_14643_DIAREG_G[13]),
    .D(ff_d[13]),
    .CLK(clk85m) 
);
  DFF ff_imem_14643_DIAREG_G_14_s (
    .Q(ff_imem_14643_DIAREG_G[14]),
    .D(ff_d[14]),
    .CLK(clk85m) 
);
  DFF ff_imem_14643_DIAREG_G_15_s (
    .Q(ff_imem_14643_DIAREG_G[15]),
    .D(ff_d[15]),
    .CLK(clk85m) 
);
  DFF ff_imem_14643_DIAREG_G_16_s (
    .Q(ff_imem_14643_DIAREG_G[16]),
    .D(ff_d[16]),
    .CLK(clk85m) 
);
  DFF ff_imem_14643_DIAREG_G_17_s (
    .Q(ff_imem_14643_DIAREG_G[17]),
    .D(ff_d[17]),
    .CLK(clk85m) 
);
  DFF ff_imem_14643_DIAREG_G_18_s (
    .Q(ff_imem_14643_DIAREG_G[18]),
    .D(ff_d[18]),
    .CLK(clk85m) 
);
  DFF ff_imem_14643_DIAREG_G_19_s (
    .Q(ff_imem_14643_DIAREG_G[19]),
    .D(ff_d[19]),
    .CLK(clk85m) 
);
  DFF ff_imem_14643_DIAREG_G_20_s (
    .Q(ff_imem_14643_DIAREG_G[20]),
    .D(ff_d[20]),
    .CLK(clk85m) 
);
  DFF ff_imem_14643_DIAREG_G_21_s (
    .Q(ff_imem_14643_DIAREG_G[21]),
    .D(ff_d[21]),
    .CLK(clk85m) 
);
  DFF ff_imem_14643_DIAREG_G_22_s (
    .Q(ff_imem_14643_DIAREG_G[22]),
    .D(ff_d[22]),
    .CLK(clk85m) 
);
  DFF ff_imem_14643_DIAREG_G_23_s (
    .Q(ff_imem_14643_DIAREG_G[23]),
    .D(ff_d[23]),
    .CLK(clk85m) 
);
  DFFR ff_q_22_s1 (
    .Q(ff_q[22]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_22_8) 
);
  DFFR ff_q_21_s1 (
    .Q(ff_q[21]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_21_8) 
);
  DFFR ff_q_20_s1 (
    .Q(ff_q[20]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_20_8) 
);
  DFFR ff_q_19_s1 (
    .Q(ff_q[19]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_19_8) 
);
  DFFR ff_q_18_s1 (
    .Q(ff_q[18]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_18_8) 
);
  DFFR ff_q_17_s1 (
    .Q(ff_q[17]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_17_8) 
);
  DFFR ff_q_16_s1 (
    .Q(ff_q[16]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_16_8) 
);
  DFFR ff_q_15_s1 (
    .Q(ff_q[15]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_15_8) 
);
  DFFR ff_q_14_s1 (
    .Q(ff_q[14]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_14_8) 
);
  DFFR ff_q_13_s1 (
    .Q(ff_q[13]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_13_8) 
);
  DFFR ff_q_12_s1 (
    .Q(ff_q[12]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_12_8) 
);
  DFFR ff_q_11_s1 (
    .Q(ff_q[11]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_11_8) 
);
  DFFR ff_q_10_s1 (
    .Q(ff_q[10]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_10_8) 
);
  DFFR ff_q_9_s1 (
    .Q(ff_q[9]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_9_8) 
);
  DFFR ff_q_8_s1 (
    .Q(ff_q[8]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_8_8) 
);
  DFFR ff_q_7_s1 (
    .Q(ff_q[7]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_7_8) 
);
  DFFR ff_q_6_s1 (
    .Q(ff_q[6]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_6_8) 
);
  DFFR ff_q_5_s1 (
    .Q(ff_q[5]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_5_8) 
);
  DFFR ff_q_4_s1 (
    .Q(ff_q[4]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_4_8) 
);
  DFFR ff_q_3_s1 (
    .Q(ff_q[3]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_3_8) 
);
  DFFR ff_q_2_s1 (
    .Q(ff_q[2]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_2_8) 
);
  DFFR ff_q_1_s1 (
    .Q(ff_q[1]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_1_8) 
);
  DFFR ff_q_0_s1 (
    .Q(ff_q[0]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_0_8) 
);
  DFFR ff_q_23_s1 (
    .Q(ff_q[23]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_23_8) 
);
  SDPB ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],n14_1,n15_1,n16_1,n17_1,n18_1,n19_1,n20_1,n21_1,n22_1,n23_1,n24_1,n25_1,n26_1,n27_1,n28_1,n29_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[15:0]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_even[9:0],GND,GND,VCC,VCC}),
    .ADB({n78,n79,n80,n81,n82,n83,n84,n85,n86,n87,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_even),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_1=3'b000;
  SDPB ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],n6_2,n7_1,n8_1,n9_1,n10_1,n11_1,n12_1,n13_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[23:16]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_even[9:0],GND,GND,VCC,VCC}),
    .ADB({n78,n79,n80,n81,n82,n83,n84,n85,n86,n87,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_even),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_1=3'b000;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_ram_line_buffer */
module vdp_video_ram_line_buffer_0 (
  clk85m,
  n98,
  n97,
  n96,
  n95,
  n94,
  n93,
  n92,
  n91,
  n90,
  n89,
  ff_we_odd,
  ff_re,
  ff_d,
  ff_address_odd,
  ff_imem_14643_DIAREG_G,
  out_o
)
;
input clk85m;
input n98;
input n97;
input n96;
input n95;
input n94;
input n93;
input n92;
input n91;
input n90;
input n89;
input ff_we_odd;
input ff_re;
input [23:0] ff_d;
input [9:0] ff_address_odd;
input [23:0] ff_imem_14643_DIAREG_G;
output [23:0] out_o;
wire ff_imem_n29_DOAL_G_0_12;
wire ff_q_22_8;
wire ff_q_21_8;
wire ff_q_20_8;
wire ff_q_19_8;
wire ff_q_18_8;
wire ff_q_17_8;
wire ff_q_16_8;
wire ff_q_15_8;
wire ff_q_14_8;
wire ff_q_13_8;
wire ff_q_12_8;
wire ff_q_11_8;
wire ff_q_10_8;
wire ff_q_9_8;
wire ff_q_8_8;
wire ff_q_7_8;
wire ff_q_6_8;
wire ff_q_5_8;
wire ff_q_4_8;
wire ff_q_3_8;
wire ff_q_2_8;
wire ff_q_1_8;
wire ff_q_0_8;
wire ff_q_23_8;
wire ff_imem_n29_DOAL_G_0_13;
wire ff_imem_n29_DOAL_G_0_14;
wire ff_imem_n29_DOAL_G_0_15;
wire ff_imem_n29_DOAL_G_0_16;
wire ff_imem_n29_DOAL_G_0_17;
wire ff_imem_n29_DOAL_G_0_18;
wire ff_imem_n29_DOAL_G_0_19;
wire ff_imem_n29_DOAL_G_0_20;
wire ff_imem_n29_DOAL_G_0_21;
wire ff_imem_14744_REDUCAREG_G;
wire n14_1;
wire n15_1;
wire n16_1;
wire n17_1;
wire n18_1;
wire n19_1;
wire n20_1;
wire n21_1;
wire n22_1;
wire n23_1;
wire n24_1;
wire n25_1;
wire n26_1;
wire n27_1;
wire n28_1;
wire n29_1;
wire n6_2;
wire n7_1;
wire n8_1;
wire n9_1;
wire n10_1;
wire n11_1;
wire n12_1;
wire n13_1;
wire [23:0] ff_q;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT3 ff_imem_n29_DOAL_G_0_s10 (
    .F(ff_imem_n29_DOAL_G_0_12),
    .I0(ff_imem_n29_DOAL_G_0_13),
    .I1(ff_imem_n29_DOAL_G_0_14),
    .I2(ff_imem_n29_DOAL_G_0_15) 
);
defparam ff_imem_n29_DOAL_G_0_s10.INIT=8'h80;
  LUT3 ff_q_22_s3 (
    .F(ff_q_22_8),
    .I0(n7_1),
    .I1(ff_imem_14643_DIAREG_G[22]),
    .I2(ff_imem_14744_REDUCAREG_G) 
);
defparam ff_q_22_s3.INIT=8'h35;
  LUT3 ff_q_21_s3 (
    .F(ff_q_21_8),
    .I0(n8_1),
    .I1(ff_imem_14643_DIAREG_G[21]),
    .I2(ff_imem_14744_REDUCAREG_G) 
);
defparam ff_q_21_s3.INIT=8'h35;
  LUT3 ff_q_20_s3 (
    .F(ff_q_20_8),
    .I0(n9_1),
    .I1(ff_imem_14643_DIAREG_G[20]),
    .I2(ff_imem_14744_REDUCAREG_G) 
);
defparam ff_q_20_s3.INIT=8'h35;
  LUT3 ff_q_19_s3 (
    .F(ff_q_19_8),
    .I0(n10_1),
    .I1(ff_imem_14643_DIAREG_G[19]),
    .I2(ff_imem_14744_REDUCAREG_G) 
);
defparam ff_q_19_s3.INIT=8'h35;
  LUT3 ff_q_18_s3 (
    .F(ff_q_18_8),
    .I0(n11_1),
    .I1(ff_imem_14643_DIAREG_G[18]),
    .I2(ff_imem_14744_REDUCAREG_G) 
);
defparam ff_q_18_s3.INIT=8'h35;
  LUT3 ff_q_17_s3 (
    .F(ff_q_17_8),
    .I0(n12_1),
    .I1(ff_imem_14643_DIAREG_G[17]),
    .I2(ff_imem_14744_REDUCAREG_G) 
);
defparam ff_q_17_s3.INIT=8'h35;
  LUT3 ff_q_16_s3 (
    .F(ff_q_16_8),
    .I0(n13_1),
    .I1(ff_imem_14643_DIAREG_G[16]),
    .I2(ff_imem_14744_REDUCAREG_G) 
);
defparam ff_q_16_s3.INIT=8'h35;
  LUT3 ff_q_15_s3 (
    .F(ff_q_15_8),
    .I0(n14_1),
    .I1(ff_imem_14643_DIAREG_G[15]),
    .I2(ff_imem_14744_REDUCAREG_G) 
);
defparam ff_q_15_s3.INIT=8'h35;
  LUT3 ff_q_14_s3 (
    .F(ff_q_14_8),
    .I0(n15_1),
    .I1(ff_imem_14643_DIAREG_G[14]),
    .I2(ff_imem_14744_REDUCAREG_G) 
);
defparam ff_q_14_s3.INIT=8'h35;
  LUT3 ff_q_13_s3 (
    .F(ff_q_13_8),
    .I0(n16_1),
    .I1(ff_imem_14643_DIAREG_G[13]),
    .I2(ff_imem_14744_REDUCAREG_G) 
);
defparam ff_q_13_s3.INIT=8'h35;
  LUT3 ff_q_12_s3 (
    .F(ff_q_12_8),
    .I0(n17_1),
    .I1(ff_imem_14643_DIAREG_G[12]),
    .I2(ff_imem_14744_REDUCAREG_G) 
);
defparam ff_q_12_s3.INIT=8'h35;
  LUT3 ff_q_11_s3 (
    .F(ff_q_11_8),
    .I0(n18_1),
    .I1(ff_imem_14643_DIAREG_G[11]),
    .I2(ff_imem_14744_REDUCAREG_G) 
);
defparam ff_q_11_s3.INIT=8'h35;
  LUT3 ff_q_10_s3 (
    .F(ff_q_10_8),
    .I0(n19_1),
    .I1(ff_imem_14643_DIAREG_G[10]),
    .I2(ff_imem_14744_REDUCAREG_G) 
);
defparam ff_q_10_s3.INIT=8'h35;
  LUT3 ff_q_9_s3 (
    .F(ff_q_9_8),
    .I0(n20_1),
    .I1(ff_imem_14643_DIAREG_G[9]),
    .I2(ff_imem_14744_REDUCAREG_G) 
);
defparam ff_q_9_s3.INIT=8'h35;
  LUT3 ff_q_8_s3 (
    .F(ff_q_8_8),
    .I0(n21_1),
    .I1(ff_imem_14643_DIAREG_G[8]),
    .I2(ff_imem_14744_REDUCAREG_G) 
);
defparam ff_q_8_s3.INIT=8'h35;
  LUT3 ff_q_7_s3 (
    .F(ff_q_7_8),
    .I0(n22_1),
    .I1(ff_imem_14643_DIAREG_G[7]),
    .I2(ff_imem_14744_REDUCAREG_G) 
);
defparam ff_q_7_s3.INIT=8'h35;
  LUT3 ff_q_6_s3 (
    .F(ff_q_6_8),
    .I0(n23_1),
    .I1(ff_imem_14643_DIAREG_G[6]),
    .I2(ff_imem_14744_REDUCAREG_G) 
);
defparam ff_q_6_s3.INIT=8'h35;
  LUT3 ff_q_5_s3 (
    .F(ff_q_5_8),
    .I0(n24_1),
    .I1(ff_imem_14643_DIAREG_G[5]),
    .I2(ff_imem_14744_REDUCAREG_G) 
);
defparam ff_q_5_s3.INIT=8'h35;
  LUT3 ff_q_4_s3 (
    .F(ff_q_4_8),
    .I0(n25_1),
    .I1(ff_imem_14643_DIAREG_G[4]),
    .I2(ff_imem_14744_REDUCAREG_G) 
);
defparam ff_q_4_s3.INIT=8'h35;
  LUT3 ff_q_3_s3 (
    .F(ff_q_3_8),
    .I0(n26_1),
    .I1(ff_imem_14643_DIAREG_G[3]),
    .I2(ff_imem_14744_REDUCAREG_G) 
);
defparam ff_q_3_s3.INIT=8'h35;
  LUT3 ff_q_2_s3 (
    .F(ff_q_2_8),
    .I0(n27_1),
    .I1(ff_imem_14643_DIAREG_G[2]),
    .I2(ff_imem_14744_REDUCAREG_G) 
);
defparam ff_q_2_s3.INIT=8'h35;
  LUT3 ff_q_1_s3 (
    .F(ff_q_1_8),
    .I0(n28_1),
    .I1(ff_imem_14643_DIAREG_G[1]),
    .I2(ff_imem_14744_REDUCAREG_G) 
);
defparam ff_q_1_s3.INIT=8'h35;
  LUT3 ff_q_0_s3 (
    .F(ff_q_0_8),
    .I0(n29_1),
    .I1(ff_imem_14643_DIAREG_G[0]),
    .I2(ff_imem_14744_REDUCAREG_G) 
);
defparam ff_q_0_s3.INIT=8'h35;
  LUT3 ff_q_23_s3 (
    .F(ff_q_23_8),
    .I0(n6_2),
    .I1(ff_imem_14643_DIAREG_G[23]),
    .I2(ff_imem_14744_REDUCAREG_G) 
);
defparam ff_q_23_s3.INIT=8'h35;
  LUT4 ff_imem_n29_DOAL_G_0_s11 (
    .F(ff_imem_n29_DOAL_G_0_13),
    .I0(ff_address_odd[5]),
    .I1(n93),
    .I2(ff_imem_n29_DOAL_G_0_16),
    .I3(ff_imem_n29_DOAL_G_0_17) 
);
defparam ff_imem_n29_DOAL_G_0_s11.INIT=16'h9000;
  LUT3 ff_imem_n29_DOAL_G_0_s12 (
    .F(ff_imem_n29_DOAL_G_0_14),
    .I0(ff_imem_n29_DOAL_G_0_18),
    .I1(ff_imem_n29_DOAL_G_0_19),
    .I2(ff_imem_n29_DOAL_G_0_20) 
);
defparam ff_imem_n29_DOAL_G_0_s12.INIT=8'h80;
  LUT4 ff_imem_n29_DOAL_G_0_s13 (
    .F(ff_imem_n29_DOAL_G_0_15),
    .I0(ff_address_odd[8]),
    .I1(n90),
    .I2(ff_we_odd),
    .I3(ff_imem_n29_DOAL_G_0_21) 
);
defparam ff_imem_n29_DOAL_G_0_s13.INIT=16'h9000;
  LUT4 ff_imem_n29_DOAL_G_0_s14 (
    .F(ff_imem_n29_DOAL_G_0_16),
    .I0(ff_address_odd[6]),
    .I1(n92),
    .I2(n97),
    .I3(ff_address_odd[1]) 
);
defparam ff_imem_n29_DOAL_G_0_s14.INIT=16'hB0BB;
  LUT4 ff_imem_n29_DOAL_G_0_s15 (
    .F(ff_imem_n29_DOAL_G_0_17),
    .I0(ff_address_odd[0]),
    .I1(n98),
    .I2(ff_address_odd[3]),
    .I3(n95) 
);
defparam ff_imem_n29_DOAL_G_0_s15.INIT=16'hB00B;
  LUT4 ff_imem_n29_DOAL_G_0_s16 (
    .F(ff_imem_n29_DOAL_G_0_18),
    .I0(n92),
    .I1(ff_address_odd[6]),
    .I2(n98),
    .I3(ff_address_odd[0]) 
);
defparam ff_imem_n29_DOAL_G_0_s16.INIT=16'hB0BB;
  LUT4 ff_imem_n29_DOAL_G_0_s17 (
    .F(ff_imem_n29_DOAL_G_0_19),
    .I0(ff_address_odd[7]),
    .I1(n91),
    .I2(ff_address_odd[4]),
    .I3(n94) 
);
defparam ff_imem_n29_DOAL_G_0_s17.INIT=16'hB00B;
  LUT4 ff_imem_n29_DOAL_G_0_s18 (
    .F(ff_imem_n29_DOAL_G_0_20),
    .I0(ff_address_odd[1]),
    .I1(n97),
    .I2(ff_address_odd[2]),
    .I3(n96) 
);
defparam ff_imem_n29_DOAL_G_0_s18.INIT=16'hB00B;
  LUT4 ff_imem_n29_DOAL_G_0_s19 (
    .F(ff_imem_n29_DOAL_G_0_21),
    .I0(n91),
    .I1(ff_address_odd[7]),
    .I2(ff_address_odd[9]),
    .I3(n89) 
);
defparam ff_imem_n29_DOAL_G_0_s19.INIT=16'hB00B;
  DFF ff_q_out_23_s0 (
    .Q(out_o[23]),
    .D(ff_q[23]),
    .CLK(clk85m) 
);
  DFF ff_q_out_22_s0 (
    .Q(out_o[22]),
    .D(ff_q[22]),
    .CLK(clk85m) 
);
  DFF ff_q_out_21_s0 (
    .Q(out_o[21]),
    .D(ff_q[21]),
    .CLK(clk85m) 
);
  DFF ff_q_out_20_s0 (
    .Q(out_o[20]),
    .D(ff_q[20]),
    .CLK(clk85m) 
);
  DFF ff_q_out_19_s0 (
    .Q(out_o[19]),
    .D(ff_q[19]),
    .CLK(clk85m) 
);
  DFF ff_q_out_18_s0 (
    .Q(out_o[18]),
    .D(ff_q[18]),
    .CLK(clk85m) 
);
  DFF ff_q_out_17_s0 (
    .Q(out_o[17]),
    .D(ff_q[17]),
    .CLK(clk85m) 
);
  DFF ff_q_out_16_s0 (
    .Q(out_o[16]),
    .D(ff_q[16]),
    .CLK(clk85m) 
);
  DFF ff_q_out_15_s0 (
    .Q(out_o[15]),
    .D(ff_q[15]),
    .CLK(clk85m) 
);
  DFF ff_q_out_14_s0 (
    .Q(out_o[14]),
    .D(ff_q[14]),
    .CLK(clk85m) 
);
  DFF ff_q_out_13_s0 (
    .Q(out_o[13]),
    .D(ff_q[13]),
    .CLK(clk85m) 
);
  DFF ff_q_out_12_s0 (
    .Q(out_o[12]),
    .D(ff_q[12]),
    .CLK(clk85m) 
);
  DFF ff_q_out_11_s0 (
    .Q(out_o[11]),
    .D(ff_q[11]),
    .CLK(clk85m) 
);
  DFF ff_q_out_10_s0 (
    .Q(out_o[10]),
    .D(ff_q[10]),
    .CLK(clk85m) 
);
  DFF ff_q_out_9_s0 (
    .Q(out_o[9]),
    .D(ff_q[9]),
    .CLK(clk85m) 
);
  DFF ff_q_out_8_s0 (
    .Q(out_o[8]),
    .D(ff_q[8]),
    .CLK(clk85m) 
);
  DFF ff_q_out_7_s0 (
    .Q(out_o[7]),
    .D(ff_q[7]),
    .CLK(clk85m) 
);
  DFF ff_q_out_6_s0 (
    .Q(out_o[6]),
    .D(ff_q[6]),
    .CLK(clk85m) 
);
  DFF ff_q_out_5_s0 (
    .Q(out_o[5]),
    .D(ff_q[5]),
    .CLK(clk85m) 
);
  DFF ff_q_out_4_s0 (
    .Q(out_o[4]),
    .D(ff_q[4]),
    .CLK(clk85m) 
);
  DFF ff_q_out_3_s0 (
    .Q(out_o[3]),
    .D(ff_q[3]),
    .CLK(clk85m) 
);
  DFF ff_q_out_2_s0 (
    .Q(out_o[2]),
    .D(ff_q[2]),
    .CLK(clk85m) 
);
  DFF ff_q_out_1_s0 (
    .Q(out_o[1]),
    .D(ff_q[1]),
    .CLK(clk85m) 
);
  DFF ff_q_out_0_s0 (
    .Q(out_o[0]),
    .D(ff_q[0]),
    .CLK(clk85m) 
);
  DFF ff_imem_14744_REDUCAREG_G_s (
    .Q(ff_imem_14744_REDUCAREG_G),
    .D(ff_imem_n29_DOAL_G_0_12),
    .CLK(clk85m) 
);
  DFFR ff_q_22_s1 (
    .Q(ff_q[22]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_22_8) 
);
  DFFR ff_q_21_s1 (
    .Q(ff_q[21]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_21_8) 
);
  DFFR ff_q_20_s1 (
    .Q(ff_q[20]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_20_8) 
);
  DFFR ff_q_19_s1 (
    .Q(ff_q[19]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_19_8) 
);
  DFFR ff_q_18_s1 (
    .Q(ff_q[18]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_18_8) 
);
  DFFR ff_q_17_s1 (
    .Q(ff_q[17]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_17_8) 
);
  DFFR ff_q_16_s1 (
    .Q(ff_q[16]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_16_8) 
);
  DFFR ff_q_15_s1 (
    .Q(ff_q[15]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_15_8) 
);
  DFFR ff_q_14_s1 (
    .Q(ff_q[14]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_14_8) 
);
  DFFR ff_q_13_s1 (
    .Q(ff_q[13]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_13_8) 
);
  DFFR ff_q_12_s1 (
    .Q(ff_q[12]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_12_8) 
);
  DFFR ff_q_11_s1 (
    .Q(ff_q[11]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_11_8) 
);
  DFFR ff_q_10_s1 (
    .Q(ff_q[10]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_10_8) 
);
  DFFR ff_q_9_s1 (
    .Q(ff_q[9]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_9_8) 
);
  DFFR ff_q_8_s1 (
    .Q(ff_q[8]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_8_8) 
);
  DFFR ff_q_7_s1 (
    .Q(ff_q[7]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_7_8) 
);
  DFFR ff_q_6_s1 (
    .Q(ff_q[6]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_6_8) 
);
  DFFR ff_q_5_s1 (
    .Q(ff_q[5]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_5_8) 
);
  DFFR ff_q_4_s1 (
    .Q(ff_q[4]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_4_8) 
);
  DFFR ff_q_3_s1 (
    .Q(ff_q[3]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_3_8) 
);
  DFFR ff_q_2_s1 (
    .Q(ff_q[2]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_2_8) 
);
  DFFR ff_q_1_s1 (
    .Q(ff_q[1]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_1_8) 
);
  DFFR ff_q_0_s1 (
    .Q(ff_q[0]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_0_8) 
);
  DFFR ff_q_23_s1 (
    .Q(ff_q[23]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_23_8) 
);
  SDPB ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],n14_1,n15_1,n16_1,n17_1,n18_1,n19_1,n20_1,n21_1,n22_1,n23_1,n24_1,n25_1,n26_1,n27_1,n28_1,n29_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[15:0]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_odd[9:0],GND,GND,VCC,VCC}),
    .ADB({n89,n90,n91,n92,n93,n94,n95,n96,n97,n98,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_odd),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_1=3'b000;
  SDPB ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],n6_2,n7_1,n8_1,n9_1,n10_1,n11_1,n12_1,n13_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[23:16]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_odd[9:0],GND,GND,VCC,VCC}),
    .ADB({n89,n90,n91,n92,n93,n94,n95,n96,n97,n98,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_odd),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_1=3'b000;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_ram_line_buffer_0 */
module vdp_video_double_buffer (
  clk85m,
  ff_active,
  w_upscan_r,
  w_upscan_g,
  w_upscan_b,
  w_v_count,
  w_h_count,
  ff_x_position_r,
  n77_6,
  w_pixel_r,
  w_pixel_g,
  w_pixel_b
)
;
input clk85m;
input ff_active;
input [7:0] w_upscan_r;
input [7:0] w_upscan_g;
input [7:0] w_upscan_b;
input [0:0] w_v_count;
input [11:2] w_h_count;
input [9:0] ff_x_position_r;
output n77_6;
output [7:0] w_pixel_r;
output [7:0] w_pixel_g;
output [7:0] w_pixel_b;
wire n78;
wire n79;
wire n80;
wire n81;
wire n82;
wire n83;
wire n84;
wire n85;
wire n86;
wire n87;
wire n89;
wire n90;
wire n91;
wire n92;
wire n93;
wire n94;
wire n95;
wire n96;
wire n97;
wire n98;
wire n147_3;
wire n148_3;
wire n149_3;
wire n150_3;
wire n151_3;
wire n152_3;
wire n153_3;
wire n154_3;
wire n155_3;
wire n156_3;
wire n157_3;
wire n158_3;
wire n159_3;
wire n160_3;
wire n161_3;
wire n162_3;
wire n163_3;
wire n164_3;
wire n165_3;
wire n166_3;
wire n167_3;
wire n168_3;
wire n169_3;
wire n170_3;
wire ff_we_even;
wire ff_we_odd;
wire ff_re;
wire [23:0] ff_d;
wire [9:0] ff_address_even;
wire [9:0] ff_address_odd;
wire [23:0] out_e;
wire [23:0] ff_imem_14643_DIAREG_G;
wire [23:0] out_o;
wire VCC;
wire GND;
  LUT3 n78_s1 (
    .F(n78),
    .I0(w_h_count[11]),
    .I1(ff_x_position_r[9]),
    .I2(w_v_count[0]) 
);
defparam n78_s1.INIT=8'hCA;
  LUT3 n79_s1 (
    .F(n79),
    .I0(w_h_count[10]),
    .I1(ff_x_position_r[8]),
    .I2(w_v_count[0]) 
);
defparam n79_s1.INIT=8'hCA;
  LUT3 n80_s1 (
    .F(n80),
    .I0(w_h_count[9]),
    .I1(ff_x_position_r[7]),
    .I2(w_v_count[0]) 
);
defparam n80_s1.INIT=8'hCA;
  LUT3 n81_s1 (
    .F(n81),
    .I0(w_h_count[8]),
    .I1(ff_x_position_r[6]),
    .I2(w_v_count[0]) 
);
defparam n81_s1.INIT=8'hCA;
  LUT3 n82_s1 (
    .F(n82),
    .I0(w_h_count[7]),
    .I1(ff_x_position_r[5]),
    .I2(w_v_count[0]) 
);
defparam n82_s1.INIT=8'hCA;
  LUT3 n83_s1 (
    .F(n83),
    .I0(w_h_count[6]),
    .I1(ff_x_position_r[4]),
    .I2(w_v_count[0]) 
);
defparam n83_s1.INIT=8'hCA;
  LUT3 n84_s1 (
    .F(n84),
    .I0(w_h_count[5]),
    .I1(ff_x_position_r[3]),
    .I2(w_v_count[0]) 
);
defparam n84_s1.INIT=8'hCA;
  LUT3 n85_s1 (
    .F(n85),
    .I0(w_h_count[4]),
    .I1(ff_x_position_r[2]),
    .I2(w_v_count[0]) 
);
defparam n85_s1.INIT=8'hCA;
  LUT3 n86_s1 (
    .F(n86),
    .I0(w_h_count[3]),
    .I1(ff_x_position_r[1]),
    .I2(w_v_count[0]) 
);
defparam n86_s1.INIT=8'hCA;
  LUT3 n87_s1 (
    .F(n87),
    .I0(w_h_count[2]),
    .I1(ff_x_position_r[0]),
    .I2(w_v_count[0]) 
);
defparam n87_s1.INIT=8'hCA;
  LUT3 n89_s1 (
    .F(n89),
    .I0(ff_x_position_r[9]),
    .I1(w_h_count[11]),
    .I2(w_v_count[0]) 
);
defparam n89_s1.INIT=8'hCA;
  LUT3 n90_s1 (
    .F(n90),
    .I0(ff_x_position_r[8]),
    .I1(w_h_count[10]),
    .I2(w_v_count[0]) 
);
defparam n90_s1.INIT=8'hCA;
  LUT3 n91_s1 (
    .F(n91),
    .I0(ff_x_position_r[7]),
    .I1(w_h_count[9]),
    .I2(w_v_count[0]) 
);
defparam n91_s1.INIT=8'hCA;
  LUT3 n92_s1 (
    .F(n92),
    .I0(ff_x_position_r[6]),
    .I1(w_h_count[8]),
    .I2(w_v_count[0]) 
);
defparam n92_s1.INIT=8'hCA;
  LUT3 n93_s1 (
    .F(n93),
    .I0(ff_x_position_r[5]),
    .I1(w_h_count[7]),
    .I2(w_v_count[0]) 
);
defparam n93_s1.INIT=8'hCA;
  LUT3 n94_s1 (
    .F(n94),
    .I0(ff_x_position_r[4]),
    .I1(w_h_count[6]),
    .I2(w_v_count[0]) 
);
defparam n94_s1.INIT=8'hCA;
  LUT3 n95_s1 (
    .F(n95),
    .I0(ff_x_position_r[3]),
    .I1(w_h_count[5]),
    .I2(w_v_count[0]) 
);
defparam n95_s1.INIT=8'hCA;
  LUT3 n96_s1 (
    .F(n96),
    .I0(ff_x_position_r[2]),
    .I1(w_h_count[4]),
    .I2(w_v_count[0]) 
);
defparam n96_s1.INIT=8'hCA;
  LUT3 n97_s1 (
    .F(n97),
    .I0(ff_x_position_r[1]),
    .I1(w_h_count[3]),
    .I2(w_v_count[0]) 
);
defparam n97_s1.INIT=8'hCA;
  LUT3 n98_s1 (
    .F(n98),
    .I0(ff_x_position_r[0]),
    .I1(w_h_count[2]),
    .I2(w_v_count[0]) 
);
defparam n98_s1.INIT=8'hCA;
  LUT3 n147_s0 (
    .F(n147_3),
    .I0(out_o[23]),
    .I1(out_e[23]),
    .I2(w_v_count[0]) 
);
defparam n147_s0.INIT=8'hCA;
  LUT3 n148_s0 (
    .F(n148_3),
    .I0(out_o[22]),
    .I1(out_e[22]),
    .I2(w_v_count[0]) 
);
defparam n148_s0.INIT=8'hCA;
  LUT3 n149_s0 (
    .F(n149_3),
    .I0(out_o[21]),
    .I1(out_e[21]),
    .I2(w_v_count[0]) 
);
defparam n149_s0.INIT=8'hCA;
  LUT3 n150_s0 (
    .F(n150_3),
    .I0(out_o[20]),
    .I1(out_e[20]),
    .I2(w_v_count[0]) 
);
defparam n150_s0.INIT=8'hCA;
  LUT3 n151_s0 (
    .F(n151_3),
    .I0(out_o[19]),
    .I1(out_e[19]),
    .I2(w_v_count[0]) 
);
defparam n151_s0.INIT=8'hCA;
  LUT3 n152_s0 (
    .F(n152_3),
    .I0(out_o[18]),
    .I1(out_e[18]),
    .I2(w_v_count[0]) 
);
defparam n152_s0.INIT=8'hCA;
  LUT3 n153_s0 (
    .F(n153_3),
    .I0(out_o[17]),
    .I1(out_e[17]),
    .I2(w_v_count[0]) 
);
defparam n153_s0.INIT=8'hCA;
  LUT3 n154_s0 (
    .F(n154_3),
    .I0(out_o[16]),
    .I1(out_e[16]),
    .I2(w_v_count[0]) 
);
defparam n154_s0.INIT=8'hCA;
  LUT3 n155_s0 (
    .F(n155_3),
    .I0(out_o[15]),
    .I1(out_e[15]),
    .I2(w_v_count[0]) 
);
defparam n155_s0.INIT=8'hCA;
  LUT3 n156_s0 (
    .F(n156_3),
    .I0(out_o[14]),
    .I1(out_e[14]),
    .I2(w_v_count[0]) 
);
defparam n156_s0.INIT=8'hCA;
  LUT3 n157_s0 (
    .F(n157_3),
    .I0(out_o[13]),
    .I1(out_e[13]),
    .I2(w_v_count[0]) 
);
defparam n157_s0.INIT=8'hCA;
  LUT3 n158_s0 (
    .F(n158_3),
    .I0(out_o[12]),
    .I1(out_e[12]),
    .I2(w_v_count[0]) 
);
defparam n158_s0.INIT=8'hCA;
  LUT3 n159_s0 (
    .F(n159_3),
    .I0(out_o[11]),
    .I1(out_e[11]),
    .I2(w_v_count[0]) 
);
defparam n159_s0.INIT=8'hCA;
  LUT3 n160_s0 (
    .F(n160_3),
    .I0(out_o[10]),
    .I1(out_e[10]),
    .I2(w_v_count[0]) 
);
defparam n160_s0.INIT=8'hCA;
  LUT3 n161_s0 (
    .F(n161_3),
    .I0(out_o[9]),
    .I1(out_e[9]),
    .I2(w_v_count[0]) 
);
defparam n161_s0.INIT=8'hCA;
  LUT3 n162_s0 (
    .F(n162_3),
    .I0(out_o[8]),
    .I1(out_e[8]),
    .I2(w_v_count[0]) 
);
defparam n162_s0.INIT=8'hCA;
  LUT3 n163_s0 (
    .F(n163_3),
    .I0(out_o[7]),
    .I1(out_e[7]),
    .I2(w_v_count[0]) 
);
defparam n163_s0.INIT=8'hCA;
  LUT3 n164_s0 (
    .F(n164_3),
    .I0(out_o[6]),
    .I1(out_e[6]),
    .I2(w_v_count[0]) 
);
defparam n164_s0.INIT=8'hCA;
  LUT3 n165_s0 (
    .F(n165_3),
    .I0(out_o[5]),
    .I1(out_e[5]),
    .I2(w_v_count[0]) 
);
defparam n165_s0.INIT=8'hCA;
  LUT3 n166_s0 (
    .F(n166_3),
    .I0(out_o[4]),
    .I1(out_e[4]),
    .I2(w_v_count[0]) 
);
defparam n166_s0.INIT=8'hCA;
  LUT3 n167_s0 (
    .F(n167_3),
    .I0(out_o[3]),
    .I1(out_e[3]),
    .I2(w_v_count[0]) 
);
defparam n167_s0.INIT=8'hCA;
  LUT3 n168_s0 (
    .F(n168_3),
    .I0(out_o[2]),
    .I1(out_e[2]),
    .I2(w_v_count[0]) 
);
defparam n168_s0.INIT=8'hCA;
  LUT3 n169_s0 (
    .F(n169_3),
    .I0(out_o[1]),
    .I1(out_e[1]),
    .I2(w_v_count[0]) 
);
defparam n169_s0.INIT=8'hCA;
  LUT3 n170_s0 (
    .F(n170_3),
    .I0(out_o[0]),
    .I1(out_e[0]),
    .I2(w_v_count[0]) 
);
defparam n170_s0.INIT=8'hCA;
  DFF ff_d_23_s0 (
    .Q(ff_d[23]),
    .D(w_upscan_r[7]),
    .CLK(clk85m) 
);
  DFF ff_d_22_s0 (
    .Q(ff_d[22]),
    .D(w_upscan_r[6]),
    .CLK(clk85m) 
);
  DFF ff_d_21_s0 (
    .Q(ff_d[21]),
    .D(w_upscan_r[5]),
    .CLK(clk85m) 
);
  DFF ff_d_20_s0 (
    .Q(ff_d[20]),
    .D(w_upscan_r[4]),
    .CLK(clk85m) 
);
  DFF ff_d_19_s0 (
    .Q(ff_d[19]),
    .D(w_upscan_r[3]),
    .CLK(clk85m) 
);
  DFF ff_d_18_s0 (
    .Q(ff_d[18]),
    .D(w_upscan_r[2]),
    .CLK(clk85m) 
);
  DFF ff_d_17_s0 (
    .Q(ff_d[17]),
    .D(w_upscan_r[1]),
    .CLK(clk85m) 
);
  DFF ff_d_16_s0 (
    .Q(ff_d[16]),
    .D(w_upscan_r[0]),
    .CLK(clk85m) 
);
  DFF ff_d_15_s0 (
    .Q(ff_d[15]),
    .D(w_upscan_g[7]),
    .CLK(clk85m) 
);
  DFF ff_d_14_s0 (
    .Q(ff_d[14]),
    .D(w_upscan_g[6]),
    .CLK(clk85m) 
);
  DFF ff_d_13_s0 (
    .Q(ff_d[13]),
    .D(w_upscan_g[5]),
    .CLK(clk85m) 
);
  DFF ff_d_12_s0 (
    .Q(ff_d[12]),
    .D(w_upscan_g[4]),
    .CLK(clk85m) 
);
  DFF ff_d_11_s0 (
    .Q(ff_d[11]),
    .D(w_upscan_g[3]),
    .CLK(clk85m) 
);
  DFF ff_d_10_s0 (
    .Q(ff_d[10]),
    .D(w_upscan_g[2]),
    .CLK(clk85m) 
);
  DFF ff_d_9_s0 (
    .Q(ff_d[9]),
    .D(w_upscan_g[1]),
    .CLK(clk85m) 
);
  DFF ff_d_8_s0 (
    .Q(ff_d[8]),
    .D(w_upscan_g[0]),
    .CLK(clk85m) 
);
  DFF ff_d_7_s0 (
    .Q(ff_d[7]),
    .D(w_upscan_b[7]),
    .CLK(clk85m) 
);
  DFF ff_d_6_s0 (
    .Q(ff_d[6]),
    .D(w_upscan_b[6]),
    .CLK(clk85m) 
);
  DFF ff_d_5_s0 (
    .Q(ff_d[5]),
    .D(w_upscan_b[5]),
    .CLK(clk85m) 
);
  DFF ff_d_4_s0 (
    .Q(ff_d[4]),
    .D(w_upscan_b[4]),
    .CLK(clk85m) 
);
  DFF ff_d_3_s0 (
    .Q(ff_d[3]),
    .D(w_upscan_b[3]),
    .CLK(clk85m) 
);
  DFF ff_d_2_s0 (
    .Q(ff_d[2]),
    .D(w_upscan_b[2]),
    .CLK(clk85m) 
);
  DFF ff_d_1_s0 (
    .Q(ff_d[1]),
    .D(w_upscan_b[1]),
    .CLK(clk85m) 
);
  DFF ff_d_0_s0 (
    .Q(ff_d[0]),
    .D(w_upscan_b[0]),
    .CLK(clk85m) 
);
  DFF ff_we_even_s0 (
    .Q(ff_we_even),
    .D(n77_6),
    .CLK(clk85m) 
);
  DFF ff_address_even_9_s0 (
    .Q(ff_address_even[9]),
    .D(n78),
    .CLK(clk85m) 
);
  DFF ff_address_even_8_s0 (
    .Q(ff_address_even[8]),
    .D(n79),
    .CLK(clk85m) 
);
  DFF ff_address_even_7_s0 (
    .Q(ff_address_even[7]),
    .D(n80),
    .CLK(clk85m) 
);
  DFF ff_address_even_6_s0 (
    .Q(ff_address_even[6]),
    .D(n81),
    .CLK(clk85m) 
);
  DFF ff_address_even_5_s0 (
    .Q(ff_address_even[5]),
    .D(n82),
    .CLK(clk85m) 
);
  DFF ff_address_even_4_s0 (
    .Q(ff_address_even[4]),
    .D(n83),
    .CLK(clk85m) 
);
  DFF ff_address_even_3_s0 (
    .Q(ff_address_even[3]),
    .D(n84),
    .CLK(clk85m) 
);
  DFF ff_address_even_2_s0 (
    .Q(ff_address_even[2]),
    .D(n85),
    .CLK(clk85m) 
);
  DFF ff_address_even_1_s0 (
    .Q(ff_address_even[1]),
    .D(n86),
    .CLK(clk85m) 
);
  DFF ff_address_even_0_s0 (
    .Q(ff_address_even[0]),
    .D(n87),
    .CLK(clk85m) 
);
  DFF ff_we_odd_s0 (
    .Q(ff_we_odd),
    .D(w_v_count[0]),
    .CLK(clk85m) 
);
  DFF ff_address_odd_9_s0 (
    .Q(ff_address_odd[9]),
    .D(n89),
    .CLK(clk85m) 
);
  DFF ff_address_odd_8_s0 (
    .Q(ff_address_odd[8]),
    .D(n90),
    .CLK(clk85m) 
);
  DFF ff_address_odd_7_s0 (
    .Q(ff_address_odd[7]),
    .D(n91),
    .CLK(clk85m) 
);
  DFF ff_address_odd_6_s0 (
    .Q(ff_address_odd[6]),
    .D(n92),
    .CLK(clk85m) 
);
  DFF ff_address_odd_5_s0 (
    .Q(ff_address_odd[5]),
    .D(n93),
    .CLK(clk85m) 
);
  DFF ff_address_odd_4_s0 (
    .Q(ff_address_odd[4]),
    .D(n94),
    .CLK(clk85m) 
);
  DFF ff_address_odd_3_s0 (
    .Q(ff_address_odd[3]),
    .D(n95),
    .CLK(clk85m) 
);
  DFF ff_address_odd_2_s0 (
    .Q(ff_address_odd[2]),
    .D(n96),
    .CLK(clk85m) 
);
  DFF ff_address_odd_1_s0 (
    .Q(ff_address_odd[1]),
    .D(n97),
    .CLK(clk85m) 
);
  DFF ff_address_odd_0_s0 (
    .Q(ff_address_odd[0]),
    .D(n98),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_7_s0 (
    .Q(w_pixel_r[7]),
    .D(n147_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_6_s0 (
    .Q(w_pixel_r[6]),
    .D(n148_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_5_s0 (
    .Q(w_pixel_r[5]),
    .D(n149_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_4_s0 (
    .Q(w_pixel_r[4]),
    .D(n150_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_3_s0 (
    .Q(w_pixel_r[3]),
    .D(n151_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_2_s0 (
    .Q(w_pixel_r[2]),
    .D(n152_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_1_s0 (
    .Q(w_pixel_r[1]),
    .D(n153_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_0_s0 (
    .Q(w_pixel_r[0]),
    .D(n154_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_7_s0 (
    .Q(w_pixel_g[7]),
    .D(n155_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_6_s0 (
    .Q(w_pixel_g[6]),
    .D(n156_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_5_s0 (
    .Q(w_pixel_g[5]),
    .D(n157_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_4_s0 (
    .Q(w_pixel_g[4]),
    .D(n158_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_3_s0 (
    .Q(w_pixel_g[3]),
    .D(n159_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_2_s0 (
    .Q(w_pixel_g[2]),
    .D(n160_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_1_s0 (
    .Q(w_pixel_g[1]),
    .D(n161_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_0_s0 (
    .Q(w_pixel_g[0]),
    .D(n162_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_7_s0 (
    .Q(w_pixel_b[7]),
    .D(n163_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_6_s0 (
    .Q(w_pixel_b[6]),
    .D(n164_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_5_s0 (
    .Q(w_pixel_b[5]),
    .D(n165_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_4_s0 (
    .Q(w_pixel_b[4]),
    .D(n166_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_3_s0 (
    .Q(w_pixel_b[3]),
    .D(n167_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_2_s0 (
    .Q(w_pixel_b[2]),
    .D(n168_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_1_s0 (
    .Q(w_pixel_b[1]),
    .D(n169_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_0_s0 (
    .Q(w_pixel_b[0]),
    .D(n170_3),
    .CLK(clk85m) 
);
  DFF ff_re_s0 (
    .Q(ff_re),
    .D(ff_active),
    .CLK(clk85m) 
);
  INV n77_s2 (
    .O(n77_6),
    .I(w_v_count[0]) 
);
  vdp_video_ram_line_buffer u_buf_even (
    .clk85m(clk85m),
    .n87(n87),
    .n86(n86),
    .n85(n85),
    .n84(n84),
    .n83(n83),
    .n82(n82),
    .n81(n81),
    .n80(n80),
    .n79(n79),
    .n78(n78),
    .ff_we_even(ff_we_even),
    .ff_re(ff_re),
    .ff_d(ff_d[23:0]),
    .ff_address_even(ff_address_even[9:0]),
    .out_e(out_e[23:0]),
    .ff_imem_14643_DIAREG_G(ff_imem_14643_DIAREG_G[23:0])
);
  vdp_video_ram_line_buffer_0 u_buf_odd (
    .clk85m(clk85m),
    .n98(n98),
    .n97(n97),
    .n96(n96),
    .n95(n95),
    .n94(n94),
    .n93(n93),
    .n92(n92),
    .n91(n91),
    .n90(n90),
    .n89(n89),
    .ff_we_odd(ff_we_odd),
    .ff_re(ff_re),
    .ff_d(ff_d[23:0]),
    .ff_address_odd(ff_address_odd[9:0]),
    .ff_imem_14643_DIAREG_G(ff_imem_14643_DIAREG_G[23:0]),
    .out_o(out_o[23:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_double_buffer */
module vdp_video_out_bilinear (
  clk85m,
  w_h_count,
  ff_coeff1,
  w_pixel_r,
  ff_tap0_r,
  ff_tap1_delay,
  w_bilinear_r
)
;
input clk85m;
input [0:0] w_h_count;
input [7:0] ff_coeff1;
input [7:0] w_pixel_r;
input [7:0] ff_tap0_r;
input [7:0] ff_tap1_delay;
output [7:0] w_bilinear_r;
wire n104_4;
wire n103_7;
wire n102_7;
wire n101_7;
wire n100_7;
wire n99_7;
wire n98_7;
wire n97_7;
wire n96_7;
wire n51_7;
wire w_add_1_2;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_2;
wire w_add_10_0_COUT;
wire [10:0] ff_mul;
wire [7:0] w_sub;
wire [10:1] w_add;
wire [6:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT3 n104_s1 (
    .F(n104_4),
    .I0(w_add[10]),
    .I1(w_add[9]),
    .I2(w_h_count[0]) 
);
defparam n104_s1.INIT=8'h40;
  LUT2 n103_s2 (
    .F(n103_7),
    .I0(w_add[10]),
    .I1(w_add[1]) 
);
defparam n103_s2.INIT=4'h4;
  LUT2 n102_s2 (
    .F(n102_7),
    .I0(w_add[10]),
    .I1(w_add[2]) 
);
defparam n102_s2.INIT=4'h4;
  LUT2 n101_s2 (
    .F(n101_7),
    .I0(w_add[10]),
    .I1(w_add[3]) 
);
defparam n101_s2.INIT=4'h4;
  LUT2 n100_s2 (
    .F(n100_7),
    .I0(w_add[10]),
    .I1(w_add[4]) 
);
defparam n100_s2.INIT=4'h4;
  LUT2 n99_s2 (
    .F(n99_7),
    .I0(w_add[10]),
    .I1(w_add[5]) 
);
defparam n99_s2.INIT=4'h4;
  LUT2 n98_s2 (
    .F(n98_7),
    .I0(w_add[10]),
    .I1(w_add[6]) 
);
defparam n98_s2.INIT=4'h4;
  LUT2 n97_s2 (
    .F(n97_7),
    .I0(w_add[10]),
    .I1(w_add[7]) 
);
defparam n97_s2.INIT=4'h4;
  LUT2 n96_s2 (
    .F(n96_7),
    .I0(w_add[10]),
    .I1(w_add[8]) 
);
defparam n96_s2.INIT=4'h4;
  DFFSE ff_out_7_s0 (
    .Q(w_bilinear_r[7]),
    .D(n96_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_6_s0 (
    .Q(w_bilinear_r[6]),
    .D(n97_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_5_s0 (
    .Q(w_bilinear_r[5]),
    .D(n98_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_4_s0 (
    .Q(w_bilinear_r[4]),
    .D(n99_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_3_s0 (
    .Q(w_bilinear_r[3]),
    .D(n100_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_2_s0 (
    .Q(w_bilinear_r[2]),
    .D(n101_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_1_s0 (
    .Q(w_bilinear_r[1]),
    .D(n102_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_0_s0 (
    .Q(w_bilinear_r[0]),
    .D(n103_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  MULT9X9 w_mul_17_s1 (
    .DOUT({ff_mul[10:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({w_sub[7:0],n51_7}),
    .B({GND,ff_coeff1[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_mul_17_s1.AREG=1'b0;
defparam w_mul_17_s1.ASIGN_REG=1'b0;
defparam w_mul_17_s1.BREG=1'b1;
defparam w_mul_17_s1.BSIGN_REG=1'b0;
defparam w_mul_17_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_17_s1.OUT_REG=1'b1;
defparam w_mul_17_s1.PIPE_REG=1'b0;
defparam w_mul_17_s1.SOA_REG=1'b0;
  PADD9 n51_s3 (
    .DOUT({w_sub[7:0],n51_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,w_pixel_r[7:0]}),
    .B({GND,ff_tap0_r[7:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam n51_s3.ADD_SUB=1'b1;
defparam n51_s3.AREG=1'b1;
defparam n51_s3.BREG=1'b1;
defparam n51_s3.BSEL_MODE=1'b0;
defparam n51_s3.PADD_RESET_MODE="SYNC";
defparam n51_s3.SOREG=1'b0;
  ALU w_add_1_s (
    .SUM(w_add[1]),
    .COUT(w_add_1_2),
    .I0(ff_mul[1]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(ff_mul[0]) 
);
defparam w_add_1_s.ALU_MODE=0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_1_2) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[6]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(ff_tap1_delay[7]),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_2),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  ALU w_add_10_s (
    .SUM(w_add[10]),
    .COUT(w_add_10_0_COUT),
    .I0(ff_mul[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_9_2) 
);
defparam w_add_10_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out_bilinear */
module vdp_video_out_bilinear_0 (
  clk85m,
  w_h_count,
  ff_coeff1,
  w_pixel_g,
  ff_tap0_g,
  ff_tap1_delay,
  w_bilinear_g
)
;
input clk85m;
input [0:0] w_h_count;
input [7:0] ff_coeff1;
input [7:0] w_pixel_g;
input [7:0] ff_tap0_g;
input [7:0] ff_tap1_delay;
output [7:0] w_bilinear_g;
wire n104_4;
wire n103_7;
wire n102_7;
wire n101_7;
wire n100_7;
wire n99_7;
wire n98_7;
wire n97_7;
wire n96_7;
wire n51_7;
wire w_add_1_2;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_2;
wire w_add_10_0_COUT;
wire [10:0] ff_mul;
wire [7:0] w_sub;
wire [10:1] w_add;
wire [6:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT3 n104_s1 (
    .F(n104_4),
    .I0(w_add[10]),
    .I1(w_add[9]),
    .I2(w_h_count[0]) 
);
defparam n104_s1.INIT=8'h40;
  LUT2 n103_s2 (
    .F(n103_7),
    .I0(w_add[10]),
    .I1(w_add[1]) 
);
defparam n103_s2.INIT=4'h4;
  LUT2 n102_s2 (
    .F(n102_7),
    .I0(w_add[10]),
    .I1(w_add[2]) 
);
defparam n102_s2.INIT=4'h4;
  LUT2 n101_s2 (
    .F(n101_7),
    .I0(w_add[10]),
    .I1(w_add[3]) 
);
defparam n101_s2.INIT=4'h4;
  LUT2 n100_s2 (
    .F(n100_7),
    .I0(w_add[10]),
    .I1(w_add[4]) 
);
defparam n100_s2.INIT=4'h4;
  LUT2 n99_s2 (
    .F(n99_7),
    .I0(w_add[10]),
    .I1(w_add[5]) 
);
defparam n99_s2.INIT=4'h4;
  LUT2 n98_s2 (
    .F(n98_7),
    .I0(w_add[10]),
    .I1(w_add[6]) 
);
defparam n98_s2.INIT=4'h4;
  LUT2 n97_s2 (
    .F(n97_7),
    .I0(w_add[10]),
    .I1(w_add[7]) 
);
defparam n97_s2.INIT=4'h4;
  LUT2 n96_s2 (
    .F(n96_7),
    .I0(w_add[10]),
    .I1(w_add[8]) 
);
defparam n96_s2.INIT=4'h4;
  DFFSE ff_out_7_s0 (
    .Q(w_bilinear_g[7]),
    .D(n96_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_6_s0 (
    .Q(w_bilinear_g[6]),
    .D(n97_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_5_s0 (
    .Q(w_bilinear_g[5]),
    .D(n98_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_4_s0 (
    .Q(w_bilinear_g[4]),
    .D(n99_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_3_s0 (
    .Q(w_bilinear_g[3]),
    .D(n100_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_2_s0 (
    .Q(w_bilinear_g[2]),
    .D(n101_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_1_s0 (
    .Q(w_bilinear_g[1]),
    .D(n102_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_0_s0 (
    .Q(w_bilinear_g[0]),
    .D(n103_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  MULT9X9 w_mul_17_s1 (
    .DOUT({ff_mul[10:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({w_sub[7:0],n51_7}),
    .B({GND,ff_coeff1[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_mul_17_s1.AREG=1'b0;
defparam w_mul_17_s1.ASIGN_REG=1'b0;
defparam w_mul_17_s1.BREG=1'b1;
defparam w_mul_17_s1.BSIGN_REG=1'b0;
defparam w_mul_17_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_17_s1.OUT_REG=1'b1;
defparam w_mul_17_s1.PIPE_REG=1'b0;
defparam w_mul_17_s1.SOA_REG=1'b0;
  PADD9 n51_s3 (
    .DOUT({w_sub[7:0],n51_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,w_pixel_g[7:0]}),
    .B({GND,ff_tap0_g[7:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam n51_s3.ADD_SUB=1'b1;
defparam n51_s3.AREG=1'b1;
defparam n51_s3.BREG=1'b1;
defparam n51_s3.BSEL_MODE=1'b0;
defparam n51_s3.PADD_RESET_MODE="SYNC";
defparam n51_s3.SOREG=1'b0;
  ALU w_add_1_s (
    .SUM(w_add[1]),
    .COUT(w_add_1_2),
    .I0(ff_mul[1]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(ff_mul[0]) 
);
defparam w_add_1_s.ALU_MODE=0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_1_2) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[6]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(ff_tap1_delay[7]),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_2),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  ALU w_add_10_s (
    .SUM(w_add[10]),
    .COUT(w_add_10_0_COUT),
    .I0(ff_mul[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_9_2) 
);
defparam w_add_10_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out_bilinear_0 */
module vdp_video_out_bilinear_1 (
  clk85m,
  w_h_count,
  ff_coeff1,
  w_pixel_b,
  ff_tap0_b,
  ff_tap1_delay,
  w_bilinear_b
)
;
input clk85m;
input [0:0] w_h_count;
input [7:0] ff_coeff1;
input [7:0] w_pixel_b;
input [7:0] ff_tap0_b;
input [7:0] ff_tap1_delay;
output [7:0] w_bilinear_b;
wire n104_4;
wire n103_7;
wire n102_7;
wire n101_7;
wire n100_7;
wire n99_7;
wire n98_7;
wire n97_7;
wire n96_7;
wire n51_7;
wire w_add_1_2;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_2;
wire w_add_10_0_COUT;
wire [10:0] ff_mul;
wire [7:0] w_sub;
wire [10:1] w_add;
wire [6:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT3 n104_s1 (
    .F(n104_4),
    .I0(w_add[10]),
    .I1(w_add[9]),
    .I2(w_h_count[0]) 
);
defparam n104_s1.INIT=8'h40;
  LUT2 n103_s2 (
    .F(n103_7),
    .I0(w_add[10]),
    .I1(w_add[1]) 
);
defparam n103_s2.INIT=4'h4;
  LUT2 n102_s2 (
    .F(n102_7),
    .I0(w_add[10]),
    .I1(w_add[2]) 
);
defparam n102_s2.INIT=4'h4;
  LUT2 n101_s2 (
    .F(n101_7),
    .I0(w_add[10]),
    .I1(w_add[3]) 
);
defparam n101_s2.INIT=4'h4;
  LUT2 n100_s2 (
    .F(n100_7),
    .I0(w_add[10]),
    .I1(w_add[4]) 
);
defparam n100_s2.INIT=4'h4;
  LUT2 n99_s2 (
    .F(n99_7),
    .I0(w_add[10]),
    .I1(w_add[5]) 
);
defparam n99_s2.INIT=4'h4;
  LUT2 n98_s2 (
    .F(n98_7),
    .I0(w_add[10]),
    .I1(w_add[6]) 
);
defparam n98_s2.INIT=4'h4;
  LUT2 n97_s2 (
    .F(n97_7),
    .I0(w_add[10]),
    .I1(w_add[7]) 
);
defparam n97_s2.INIT=4'h4;
  LUT2 n96_s2 (
    .F(n96_7),
    .I0(w_add[10]),
    .I1(w_add[8]) 
);
defparam n96_s2.INIT=4'h4;
  DFFSE ff_out_7_s0 (
    .Q(w_bilinear_b[7]),
    .D(n96_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_6_s0 (
    .Q(w_bilinear_b[6]),
    .D(n97_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_5_s0 (
    .Q(w_bilinear_b[5]),
    .D(n98_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_4_s0 (
    .Q(w_bilinear_b[4]),
    .D(n99_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_3_s0 (
    .Q(w_bilinear_b[3]),
    .D(n100_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_2_s0 (
    .Q(w_bilinear_b[2]),
    .D(n101_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_1_s0 (
    .Q(w_bilinear_b[1]),
    .D(n102_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_0_s0 (
    .Q(w_bilinear_b[0]),
    .D(n103_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  MULT9X9 w_mul_17_s1 (
    .DOUT({ff_mul[10:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({w_sub[7:0],n51_7}),
    .B({GND,ff_coeff1[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_mul_17_s1.AREG=1'b0;
defparam w_mul_17_s1.ASIGN_REG=1'b0;
defparam w_mul_17_s1.BREG=1'b1;
defparam w_mul_17_s1.BSIGN_REG=1'b0;
defparam w_mul_17_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_17_s1.OUT_REG=1'b1;
defparam w_mul_17_s1.PIPE_REG=1'b0;
defparam w_mul_17_s1.SOA_REG=1'b0;
  PADD9 n51_s3 (
    .DOUT({w_sub[7:0],n51_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,w_pixel_b[7:0]}),
    .B({GND,ff_tap0_b[7:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam n51_s3.ADD_SUB=1'b1;
defparam n51_s3.AREG=1'b1;
defparam n51_s3.BREG=1'b1;
defparam n51_s3.BSEL_MODE=1'b0;
defparam n51_s3.PADD_RESET_MODE="SYNC";
defparam n51_s3.SOREG=1'b0;
  ALU w_add_1_s (
    .SUM(w_add[1]),
    .COUT(w_add_1_2),
    .I0(ff_mul[1]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(ff_mul[0]) 
);
defparam w_add_1_s.ALU_MODE=0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_1_2) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[6]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(ff_tap1_delay[7]),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_2),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  ALU w_add_10_s (
    .SUM(w_add[10]),
    .COUT(w_add_10_0_COUT),
    .I0(ff_mul[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_9_2) 
);
defparam w_add_10_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out_bilinear_1 */
module vdp_video_out (
  clk85m,
  n36_6,
  w_h_count_end_13,
  w_h_count_end,
  n138_6,
  n162_8,
  w_h_count_end_14,
  w_h_count,
  w_v_count,
  w_upscan_r,
  w_upscan_g,
  w_upscan_b,
  w_video_vs,
  w_video_hs,
  w_video_de,
  ff_v_en_8,
  w_video_r,
  w_video_g,
  w_video_b
)
;
input clk85m;
input n36_6;
input w_h_count_end_13;
input w_h_count_end;
input n138_6;
input n162_8;
input w_h_count_end_14;
input [11:0] w_h_count;
input [9:0] w_v_count;
input [7:0] w_upscan_r;
input [7:0] w_upscan_g;
input [7:0] w_upscan_b;
output w_video_vs;
output w_video_hs;
output w_video_de;
output ff_v_en_8;
output [7:0] w_video_r;
output [7:0] w_video_g;
output [7:0] w_video_b;
wire n75_9;
wire n103_6;
wire w_gain_6_5;
wire ff_h_en_8;
wire ff_v_en_6;
wire ff_vs_5;
wire ff_hs_6;
wire n217_7;
wire n215_7;
wire n164_7;
wire n161_7;
wire n160_7;
wire n158_7;
wire n62_7;
wire n75_10;
wire n103_7;
wire n103_8;
wire ff_h_en_9;
wire ff_h_en_10;
wire ff_h_en_11;
wire ff_v_en_7;
wire ff_vs_6;
wire ff_x_position_r_9_9;
wire ff_x_position_r_9_10;
wire n218_8;
wire n216_8;
wire n163_8;
wire n162_8_38;
wire n160_8;
wire n157_8;
wire n22_8;
wire n75_11;
wire n103_9;
wire ff_h_en_12;
wire ff_v_en_9;
wire ff_vs_7;
wire n216_9;
wire n159_10;
wire n215_10;
wire n22_10;
wire n41_9;
wire n157_10;
wire n159_12;
wire n162_10;
wire n163_10;
wire n165_9;
wire n216_11;
wire n218_10;
wire n219_10;
wire ff_active_10;
wire ff_numerator_7_10;
wire ff_numerator_3_9;
wire ff_v_en;
wire ff_h_en;
wire ff_active;
wire ff_tap1_b_0_5;
wire w_scanline_gain_0_2;
wire w_scanline_gain_0_3;
wire w_scanline_gain_1_2;
wire w_scanline_gain_1_3;
wire w_scanline_gain_2_2;
wire w_scanline_gain_2_3;
wire w_scanline_gain_3_2;
wire w_scanline_gain_3_3;
wire w_scanline_gain_4_2;
wire w_scanline_gain_4_3;
wire w_scanline_gain_5_2;
wire w_scanline_gain_5_3;
wire w_scanline_gain_6_2;
wire w_scanline_gain_6_3;
wire w_scanline_gain_7_2;
wire w_scanline_gain_8_6;
wire w_scanline_gain_0_5;
wire w_scanline_gain_1_5;
wire w_scanline_gain_2_5;
wire w_scanline_gain_3_5;
wire w_scanline_gain_4_5;
wire w_scanline_gain_5_5;
wire w_scanline_gain_6_5;
wire w_scanline_gain_7_5;
wire ff_tap1_b_0_18;
wire n77_6;
wire [7:0] ff_coeff1;
wire [7:0] ff_tap0_r;
wire [7:0] ff_tap0_g;
wire [7:0] ff_tap0_b;
wire [7:0] ff_gain;
wire [9:0] ff_x_position_r;
wire [7:4] ff_numerator;
wire [7:0] ff_tap1_delay;
wire [7:0] ff_tap1_delay_0;
wire [7:0] ff_tap1_delay_1;
wire [7:0] ff_display_r;
wire [7:0] ff_display_g;
wire [7:0] ff_display_b;
wire [7:0] ff_coeff;
wire [9:0] w_scanline_gain;
wire [7:0] w_pixel_r;
wire [7:0] w_pixel_g;
wire [7:0] w_pixel_b;
wire [7:0] w_bilinear_r;
wire [7:0] w_bilinear_g;
wire [7:0] w_bilinear_b;
wire [17:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [17:0] DOUT_0;
wire [8:0] SOA_0;
wire [8:0] SOB_0;
wire [17:0] DOUT_1;
wire [8:0] SOA_1;
wire [8:0] SOB_1;
wire [17:0] DOUT_2;
wire [8:0] SOA_2;
wire [8:0] SOB_2;
wire VCC;
wire GND;
  LUT4 n75_s6 (
    .F(n75_9),
    .I0(w_h_count[5]),
    .I1(w_h_count[9]),
    .I2(w_h_count_end_13),
    .I3(n75_10) 
);
defparam n75_s6.INIT=16'h8000;
  LUT2 n103_s3 (
    .F(n103_6),
    .I0(n103_7),
    .I1(n103_8) 
);
defparam n103_s3.INIT=4'h8;
  LUT2 w_video_de_s (
    .F(w_video_de),
    .I0(ff_h_en),
    .I1(ff_v_en) 
);
defparam w_video_de_s.INIT=4'h8;
  LUT2 w_gain_6_s2 (
    .F(w_gain_6_5),
    .I0(w_v_count[0]),
    .I1(w_h_count[0]) 
);
defparam w_gain_6_s2.INIT=4'h4;
  LUT3 ff_h_en_s3 (
    .F(ff_h_en_8),
    .I0(ff_h_en_9),
    .I1(ff_h_en_10),
    .I2(ff_h_en_11) 
);
defparam ff_h_en_s3.INIT=8'hE0;
  LUT4 ff_v_en_s2 (
    .F(ff_v_en_6),
    .I0(w_v_count[5]),
    .I1(w_v_count[9]),
    .I2(w_h_count_end),
    .I3(ff_v_en_7) 
);
defparam ff_v_en_s2.INIT=16'h6000;
  LUT3 ff_vs_s2 (
    .F(ff_vs_5),
    .I0(ff_vs_6),
    .I1(n103_7),
    .I2(w_h_count_end) 
);
defparam ff_vs_s2.INIT=8'h40;
  LUT2 ff_hs_s3 (
    .F(ff_hs_6),
    .I0(w_h_count_end),
    .I1(n75_9) 
);
defparam ff_hs_s3.INIT=4'hE;
  LUT4 n217_s2 (
    .F(n217_7),
    .I0(n218_8),
    .I1(ff_numerator[4]),
    .I2(ff_x_position_r_9_10),
    .I3(ff_numerator[5]) 
);
defparam n217_s2.INIT=16'h0B04;
  LUT4 n215_s2 (
    .F(n215_7),
    .I0(ff_numerator[6]),
    .I1(n215_10),
    .I2(ff_x_position_r_9_10),
    .I3(ff_numerator[7]) 
);
defparam n215_s2.INIT=16'h0E01;
  LUT4 n164_s2 (
    .F(n164_7),
    .I0(ff_x_position_r[1]),
    .I1(ff_x_position_r[0]),
    .I2(ff_x_position_r_9_10),
    .I3(ff_x_position_r[2]) 
);
defparam n164_s2.INIT=16'h0708;
  LUT4 n161_s2 (
    .F(n161_7),
    .I0(ff_x_position_r[4]),
    .I1(n162_8_38),
    .I2(ff_x_position_r_9_10),
    .I3(ff_x_position_r[5]) 
);
defparam n161_s2.INIT=16'h0708;
  LUT4 n160_s2 (
    .F(n160_7),
    .I0(n162_8_38),
    .I1(n160_8),
    .I2(ff_x_position_r_9_10),
    .I3(ff_x_position_r[6]) 
);
defparam n160_s2.INIT=16'h0708;
  LUT4 n158_s2 (
    .F(n158_7),
    .I0(ff_x_position_r[7]),
    .I1(n159_10),
    .I2(ff_x_position_r_9_10),
    .I3(ff_x_position_r[8]) 
);
defparam n158_s2.INIT=16'h0708;
  LUT3 n62_s2 (
    .F(n62_7),
    .I0(w_v_count[5]),
    .I1(w_v_count[9]),
    .I2(ff_v_en_7) 
);
defparam n62_s2.INIT=8'hBF;
  LUT4 n75_s7 (
    .F(n75_10),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(n138_6),
    .I3(n75_11) 
);
defparam n75_s7.INIT=16'h1000;
  LUT4 n103_s4 (
    .F(n103_7),
    .I0(w_v_count[6]),
    .I1(w_v_count[7]),
    .I2(w_v_count[8]),
    .I3(w_v_count[9]) 
);
defparam n103_s4.INIT=16'h0001;
  LUT4 n103_s5 (
    .F(n103_8),
    .I0(w_v_count[2]),
    .I1(w_v_count[3]),
    .I2(n162_8),
    .I3(n103_9) 
);
defparam n103_s5.INIT=16'h1000;
  LUT3 ff_h_en_s4 (
    .F(ff_h_en_9),
    .I0(w_h_count[9]),
    .I1(w_h_count[8]),
    .I2(ff_h_en_12) 
);
defparam ff_h_en_s4.INIT=8'h40;
  LUT4 ff_h_en_s5 (
    .F(ff_h_en_10),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(w_h_count[9]),
    .I3(n75_11) 
);
defparam ff_h_en_s5.INIT=16'h8000;
  LUT4 ff_h_en_s6 (
    .F(ff_h_en_11),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[2]),
    .I3(w_h_count_end_14) 
);
defparam ff_h_en_s6.INIT=16'h1000;
  LUT4 ff_v_en_s3 (
    .F(ff_v_en_7),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]),
    .I2(ff_v_en_8),
    .I3(ff_v_en_9) 
);
defparam ff_v_en_s3.INIT=16'h1000;
  LUT4 ff_vs_s3 (
    .F(ff_vs_6),
    .I0(w_v_count[1]),
    .I1(w_v_count[0]),
    .I2(ff_vs_7),
    .I3(n103_8) 
);
defparam ff_vs_s3.INIT=16'h00BF;
  LUT3 ff_x_position_r_9_s4 (
    .F(ff_x_position_r_9_9),
    .I0(ff_numerator[6]),
    .I1(ff_numerator[7]),
    .I2(n215_10) 
);
defparam ff_x_position_r_9_s4.INIT=8'h01;
  LUT2 ff_x_position_r_9_s5 (
    .F(ff_x_position_r_9_10),
    .I0(ff_h_en_10),
    .I1(n22_8) 
);
defparam ff_x_position_r_9_s5.INIT=4'h8;
  LUT3 n218_s3 (
    .F(n218_8),
    .I0(ff_numerator[7]),
    .I1(ff_numerator[6]),
    .I2(ff_x_position_r[0]) 
);
defparam n218_s3.INIT=8'h0E;
  LUT4 n216_s3 (
    .F(n216_8),
    .I0(ff_numerator[7]),
    .I1(ff_x_position_r[0]),
    .I2(ff_numerator[6]),
    .I3(n216_9) 
);
defparam n216_s3.INIT=16'h3CF5;
  LUT4 n163_s3 (
    .F(n163_8),
    .I0(ff_x_position_r[2]),
    .I1(ff_x_position_r[1]),
    .I2(ff_x_position_r[0]),
    .I3(ff_x_position_r[3]) 
);
defparam n163_s3.INIT=16'h7F80;
  LUT4 n162_s3 (
    .F(n162_8_38),
    .I0(ff_x_position_r[3]),
    .I1(ff_x_position_r[2]),
    .I2(ff_x_position_r[1]),
    .I3(ff_x_position_r[0]) 
);
defparam n162_s3.INIT=16'h8000;
  LUT2 n160_s3 (
    .F(n160_8),
    .I0(ff_x_position_r[5]),
    .I1(ff_x_position_r[4]) 
);
defparam n160_s3.INIT=4'h8;
  LUT4 n157_s3 (
    .F(n157_8),
    .I0(ff_x_position_r[8]),
    .I1(ff_x_position_r[7]),
    .I2(n159_10),
    .I3(ff_x_position_r[9]) 
);
defparam n157_s3.INIT=16'h7F80;
  LUT4 n22_s3 (
    .F(n22_8),
    .I0(w_h_count[2]),
    .I1(w_h_count[1]),
    .I2(w_h_count[0]),
    .I3(w_h_count_end_14) 
);
defparam n22_s3.INIT=16'h4000;
  LUT3 n75_s8 (
    .F(n75_11),
    .I0(w_h_count[8]),
    .I1(w_h_count[10]),
    .I2(w_h_count[11]) 
);
defparam n75_s8.INIT=8'h01;
  LUT2 n103_s6 (
    .F(n103_9),
    .I0(w_v_count[5]),
    .I1(w_v_count[4]) 
);
defparam n103_s6.INIT=4'h4;
  LUT4 ff_h_en_s7 (
    .F(ff_h_en_12),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(w_h_count[10]),
    .I3(w_h_count[11]) 
);
defparam ff_h_en_s7.INIT=16'h0100;
  LUT4 ff_v_en_s4 (
    .F(ff_v_en_8),
    .I0(w_v_count[4]),
    .I1(w_v_count[6]),
    .I2(w_v_count[7]),
    .I3(w_v_count[3]) 
);
defparam ff_v_en_s4.INIT=16'h0100;
  LUT2 ff_v_en_s5 (
    .F(ff_v_en_9),
    .I0(w_v_count[2]),
    .I1(w_v_count[8]) 
);
defparam ff_v_en_s5.INIT=4'h1;
  LUT4 ff_vs_s4 (
    .F(ff_vs_7),
    .I0(w_v_count[4]),
    .I1(w_v_count[5]),
    .I2(w_v_count[2]),
    .I3(w_v_count[3]) 
);
defparam ff_vs_s4.INIT=16'h1000;
  LUT2 n216_s4 (
    .F(n216_9),
    .I0(ff_numerator[4]),
    .I1(ff_numerator[5]) 
);
defparam n216_s4.INIT=4'h8;
  LUT4 n159_s4 (
    .F(n159_10),
    .I0(ff_x_position_r[6]),
    .I1(n162_8_38),
    .I2(ff_x_position_r[5]),
    .I3(ff_x_position_r[4]) 
);
defparam n159_s4.INIT=16'h8000;
  LUT3 n215_s4 (
    .F(n215_10),
    .I0(ff_x_position_r[0]),
    .I1(ff_numerator[4]),
    .I2(ff_numerator[5]) 
);
defparam n215_s4.INIT=8'h80;
  LUT4 n22_s4 (
    .F(n22_10),
    .I0(w_h_count[9]),
    .I1(w_h_count[8]),
    .I2(ff_h_en_12),
    .I3(n22_8) 
);
defparam n22_s4.INIT=16'hBFFF;
  LUT4 n41_s3 (
    .F(n41_9),
    .I0(w_h_count[9]),
    .I1(w_h_count[8]),
    .I2(ff_h_en_12),
    .I3(ff_h_en_11) 
);
defparam n41_s3.INIT=16'hBFFF;
  LUT3 n157_s4 (
    .F(n157_10),
    .I0(ff_h_en_10),
    .I1(n22_8),
    .I2(n157_8) 
);
defparam n157_s4.INIT=8'h70;
  LUT4 n159_s5 (
    .F(n159_12),
    .I0(ff_h_en_10),
    .I1(n22_8),
    .I2(ff_x_position_r[7]),
    .I3(n159_10) 
);
defparam n159_s5.INIT=16'h0770;
  LUT4 n162_s4 (
    .F(n162_10),
    .I0(ff_h_en_10),
    .I1(n22_8),
    .I2(ff_x_position_r[4]),
    .I3(n162_8_38) 
);
defparam n162_s4.INIT=16'h0770;
  LUT3 n163_s4 (
    .F(n163_10),
    .I0(ff_h_en_10),
    .I1(n22_8),
    .I2(n163_8) 
);
defparam n163_s4.INIT=8'h70;
  LUT4 n165_s3 (
    .F(n165_9),
    .I0(ff_h_en_10),
    .I1(n22_8),
    .I2(ff_x_position_r[1]),
    .I3(ff_x_position_r[0]) 
);
defparam n165_s3.INIT=16'h0770;
  LUT3 n216_s5 (
    .F(n216_11),
    .I0(ff_h_en_10),
    .I1(n22_8),
    .I2(n216_8) 
);
defparam n216_s5.INIT=8'h07;
  LUT4 n218_s4 (
    .F(n218_10),
    .I0(ff_h_en_10),
    .I1(n22_8),
    .I2(ff_numerator[4]),
    .I3(n218_8) 
);
defparam n218_s4.INIT=16'h7007;
  LUT3 n219_s4 (
    .F(n219_10),
    .I0(ff_x_position_r[0]),
    .I1(ff_h_en_10),
    .I2(n22_8) 
);
defparam n219_s4.INIT=8'h15;
  LUT3 ff_active_s4 (
    .F(ff_active_10),
    .I0(ff_h_en_10),
    .I1(n22_8),
    .I2(n22_10) 
);
defparam ff_active_s4.INIT=8'h8F;
  LUT4 ff_numerator_7_s4 (
    .F(ff_numerator_7_10),
    .I0(ff_active),
    .I1(w_h_count[0]),
    .I2(ff_h_en_10),
    .I3(n22_8) 
);
defparam ff_numerator_7_s4.INIT=16'hF888;
  LUT4 ff_numerator_3_s3 (
    .F(ff_numerator_3_9),
    .I0(ff_x_position_r_9_9),
    .I1(ff_h_en_10),
    .I2(n22_8),
    .I3(ff_numerator_7_10) 
);
defparam ff_numerator_3_s3.INIT=16'hD500;
  LUT3 w_video_r_7_s0 (
    .F(w_video_r[7]),
    .I0(ff_display_r[7]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_7_s0.INIT=8'h80;
  LUT3 w_video_r_6_s0 (
    .F(w_video_r[6]),
    .I0(ff_display_r[6]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_6_s0.INIT=8'h80;
  LUT3 w_video_r_5_s0 (
    .F(w_video_r[5]),
    .I0(ff_display_r[5]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_5_s0.INIT=8'h80;
  LUT3 w_video_r_4_s0 (
    .F(w_video_r[4]),
    .I0(ff_display_r[4]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_4_s0.INIT=8'h80;
  LUT3 w_video_r_3_s0 (
    .F(w_video_r[3]),
    .I0(ff_display_r[3]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_3_s0.INIT=8'h80;
  LUT3 w_video_r_2_s0 (
    .F(w_video_r[2]),
    .I0(ff_display_r[2]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_2_s0.INIT=8'h80;
  LUT3 w_video_r_1_s0 (
    .F(w_video_r[1]),
    .I0(ff_display_r[1]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_1_s0.INIT=8'h80;
  LUT3 w_video_r_0_s0 (
    .F(w_video_r[0]),
    .I0(ff_display_r[0]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_0_s0.INIT=8'h80;
  LUT3 w_video_g_7_s0 (
    .F(w_video_g[7]),
    .I0(ff_display_g[7]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_7_s0.INIT=8'h80;
  LUT3 w_video_g_6_s0 (
    .F(w_video_g[6]),
    .I0(ff_display_g[6]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_6_s0.INIT=8'h80;
  LUT3 w_video_g_5_s0 (
    .F(w_video_g[5]),
    .I0(ff_display_g[5]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_5_s0.INIT=8'h80;
  LUT3 w_video_g_4_s0 (
    .F(w_video_g[4]),
    .I0(ff_display_g[4]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_4_s0.INIT=8'h80;
  LUT3 w_video_g_3_s0 (
    .F(w_video_g[3]),
    .I0(ff_display_g[3]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_3_s0.INIT=8'h80;
  LUT3 w_video_g_2_s0 (
    .F(w_video_g[2]),
    .I0(ff_display_g[2]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_2_s0.INIT=8'h80;
  LUT3 w_video_g_1_s0 (
    .F(w_video_g[1]),
    .I0(ff_display_g[1]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_1_s0.INIT=8'h80;
  LUT3 w_video_g_0_s0 (
    .F(w_video_g[0]),
    .I0(ff_display_g[0]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_0_s0.INIT=8'h80;
  LUT3 w_video_b_7_s0 (
    .F(w_video_b[7]),
    .I0(ff_display_b[7]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_7_s0.INIT=8'h80;
  LUT3 w_video_b_6_s0 (
    .F(w_video_b[6]),
    .I0(ff_display_b[6]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_6_s0.INIT=8'h80;
  LUT3 w_video_b_5_s0 (
    .F(w_video_b[5]),
    .I0(ff_display_b[5]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_5_s0.INIT=8'h80;
  LUT3 w_video_b_4_s0 (
    .F(w_video_b[4]),
    .I0(ff_display_b[4]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_4_s0.INIT=8'h80;
  LUT3 w_video_b_3_s0 (
    .F(w_video_b[3]),
    .I0(ff_display_b[3]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_3_s0.INIT=8'h80;
  LUT3 w_video_b_2_s0 (
    .F(w_video_b[2]),
    .I0(ff_display_b[2]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_2_s0.INIT=8'h80;
  LUT3 w_video_b_1_s0 (
    .F(w_video_b[1]),
    .I0(ff_display_b[1]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_1_s0.INIT=8'h80;
  LUT3 w_video_b_0_s0 (
    .F(w_video_b[0]),
    .I0(ff_display_b[0]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_0_s0.INIT=8'h80;
  DFFCE ff_v_en_s0 (
    .Q(ff_v_en),
    .D(n62_7),
    .CLK(clk85m),
    .CE(ff_v_en_6),
    .CLEAR(n36_6) 
);
  DFFPE ff_vs_s0 (
    .Q(w_video_vs),
    .D(n103_6),
    .CLK(clk85m),
    .CE(ff_vs_5),
    .PRESET(n36_6) 
);
  DFFE ff_coeff1_7_s0 (
    .Q(ff_coeff1[7]),
    .D(ff_coeff[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_6_s0 (
    .Q(ff_coeff1[6]),
    .D(ff_coeff[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_5_s0 (
    .Q(ff_coeff1[5]),
    .D(ff_coeff[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_4_s0 (
    .Q(ff_coeff1[4]),
    .D(ff_coeff[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_3_s0 (
    .Q(ff_coeff1[3]),
    .D(ff_coeff[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_2_s0 (
    .Q(ff_coeff1[2]),
    .D(ff_coeff[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_1_s0 (
    .Q(ff_coeff1[1]),
    .D(ff_coeff[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_0_s0 (
    .Q(ff_coeff1[0]),
    .D(ff_coeff[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_7_s0 (
    .Q(ff_tap0_r[7]),
    .D(w_pixel_r[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_6_s0 (
    .Q(ff_tap0_r[6]),
    .D(w_pixel_r[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_5_s0 (
    .Q(ff_tap0_r[5]),
    .D(w_pixel_r[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_4_s0 (
    .Q(ff_tap0_r[4]),
    .D(w_pixel_r[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_3_s0 (
    .Q(ff_tap0_r[3]),
    .D(w_pixel_r[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_2_s0 (
    .Q(ff_tap0_r[2]),
    .D(w_pixel_r[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_1_s0 (
    .Q(ff_tap0_r[1]),
    .D(w_pixel_r[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_0_s0 (
    .Q(ff_tap0_r[0]),
    .D(w_pixel_r[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_7_s0 (
    .Q(ff_tap0_g[7]),
    .D(w_pixel_g[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_6_s0 (
    .Q(ff_tap0_g[6]),
    .D(w_pixel_g[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_5_s0 (
    .Q(ff_tap0_g[5]),
    .D(w_pixel_g[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_4_s0 (
    .Q(ff_tap0_g[4]),
    .D(w_pixel_g[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_3_s0 (
    .Q(ff_tap0_g[3]),
    .D(w_pixel_g[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_2_s0 (
    .Q(ff_tap0_g[2]),
    .D(w_pixel_g[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_1_s0 (
    .Q(ff_tap0_g[1]),
    .D(w_pixel_g[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_0_s0 (
    .Q(ff_tap0_g[0]),
    .D(w_pixel_g[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_7_s0 (
    .Q(ff_tap0_b[7]),
    .D(w_pixel_b[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_6_s0 (
    .Q(ff_tap0_b[6]),
    .D(w_pixel_b[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_5_s0 (
    .Q(ff_tap0_b[5]),
    .D(w_pixel_b[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_4_s0 (
    .Q(ff_tap0_b[4]),
    .D(w_pixel_b[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_3_s0 (
    .Q(ff_tap0_b[3]),
    .D(w_pixel_b[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_2_s0 (
    .Q(ff_tap0_b[2]),
    .D(w_pixel_b[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_1_s0 (
    .Q(ff_tap0_b[1]),
    .D(w_pixel_b[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_0_s0 (
    .Q(ff_tap0_b[0]),
    .D(w_pixel_b[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_gain_7_s0 (
    .Q(ff_gain[7]),
    .D(n77_6),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFRE ff_gain_6_s0 (
    .Q(ff_gain[6]),
    .D(w_scanline_gain[9]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_5_s0 (
    .Q(ff_gain[5]),
    .D(w_scanline_gain[8]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_4_s0 (
    .Q(ff_gain[4]),
    .D(w_scanline_gain[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_3_s0 (
    .Q(ff_gain[3]),
    .D(w_scanline_gain[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_2_s0 (
    .Q(ff_gain[2]),
    .D(w_scanline_gain[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_1_s0 (
    .Q(ff_gain[1]),
    .D(w_scanline_gain[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_0_s0 (
    .Q(ff_gain[0]),
    .D(w_scanline_gain[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFCE ff_h_en_s1 (
    .Q(ff_h_en),
    .D(n41_9),
    .CLK(clk85m),
    .CE(ff_h_en_8),
    .CLEAR(n36_6) 
);
defparam ff_h_en_s1.INIT=1'b0;
  DFFCE ff_x_position_r_9_s1 (
    .Q(ff_x_position_r[9]),
    .D(n157_10),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_9_s1.INIT=1'b0;
  DFFCE ff_x_position_r_8_s1 (
    .Q(ff_x_position_r[8]),
    .D(n158_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_8_s1.INIT=1'b0;
  DFFCE ff_x_position_r_7_s1 (
    .Q(ff_x_position_r[7]),
    .D(n159_12),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_7_s1.INIT=1'b0;
  DFFCE ff_x_position_r_6_s1 (
    .Q(ff_x_position_r[6]),
    .D(n160_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_6_s1.INIT=1'b0;
  DFFCE ff_x_position_r_5_s1 (
    .Q(ff_x_position_r[5]),
    .D(n161_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_5_s1.INIT=1'b0;
  DFFCE ff_x_position_r_4_s1 (
    .Q(ff_x_position_r[4]),
    .D(n162_10),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_4_s1.INIT=1'b0;
  DFFCE ff_x_position_r_3_s1 (
    .Q(ff_x_position_r[3]),
    .D(n163_10),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_3_s1.INIT=1'b0;
  DFFCE ff_x_position_r_2_s1 (
    .Q(ff_x_position_r[2]),
    .D(n164_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_2_s1.INIT=1'b0;
  DFFCE ff_x_position_r_1_s1 (
    .Q(ff_x_position_r[1]),
    .D(n165_9),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_1_s1.INIT=1'b0;
  DFFCE ff_x_position_r_0_s1 (
    .Q(ff_x_position_r[0]),
    .D(n219_10),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_0_s1.INIT=1'b0;
  DFFCE ff_numerator_7_s1 (
    .Q(ff_numerator[7]),
    .D(n215_7),
    .CLK(clk85m),
    .CE(ff_numerator_7_10),
    .CLEAR(n36_6) 
);
defparam ff_numerator_7_s1.INIT=1'b0;
  DFFCE ff_numerator_6_s1 (
    .Q(ff_numerator[6]),
    .D(n216_11),
    .CLK(clk85m),
    .CE(ff_numerator_7_10),
    .CLEAR(n36_6) 
);
defparam ff_numerator_6_s1.INIT=1'b0;
  DFFCE ff_numerator_5_s1 (
    .Q(ff_numerator[5]),
    .D(n217_7),
    .CLK(clk85m),
    .CE(ff_numerator_7_10),
    .CLEAR(n36_6) 
);
defparam ff_numerator_5_s1.INIT=1'b0;
  DFFCE ff_numerator_4_s1 (
    .Q(ff_numerator[4]),
    .D(n218_10),
    .CLK(clk85m),
    .CE(ff_numerator_7_10),
    .CLEAR(n36_6) 
);
defparam ff_numerator_4_s1.INIT=1'b0;
  DFFCE ff_active_s1 (
    .Q(ff_active),
    .D(n22_10),
    .CLK(clk85m),
    .CE(ff_active_10),
    .CLEAR(n36_6) 
);
defparam ff_active_s1.INIT=1'b0;
  DFFPE ff_hs_s1 (
    .Q(w_video_hs),
    .D(n75_9),
    .CLK(clk85m),
    .CE(ff_hs_6),
    .PRESET(n36_6) 
);
defparam ff_hs_s1.INIT=1'b1;
  DFFE ff_tap1_b_0_s2 (
    .Q(ff_tap1_b_0_5),
    .D(ff_tap1_b_0_18),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  RAM16S4 ff_tap1_b_0_s4 (
    .DO(ff_tap1_delay[3:0]),
    .DI(ff_tap0_b[3:0]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_b_0_s6 (
    .DO(ff_tap1_delay[7:4]),
    .DI(ff_tap0_b[7:4]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_g_0_s4 (
    .DO(ff_tap1_delay_0[3:0]),
    .DI(ff_tap0_g[3:0]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_g_0_s6 (
    .DO(ff_tap1_delay_0[7:4]),
    .DI(ff_tap0_g[7:4]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_r_0_s4 (
    .DO(ff_tap1_delay_1[3:0]),
    .DI(ff_tap0_r[3:0]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_r_0_s6 (
    .DO(ff_tap1_delay_1[7:4]),
    .DI(ff_tap0_r[7:4]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  MULT9X9 w_display_r_15_s2 (
    .DOUT({DOUT[17:15],ff_display_r[7:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({GND,w_bilinear_r[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_display_r_15_s2.AREG=1'b1;
defparam w_display_r_15_s2.ASIGN_REG=1'b0;
defparam w_display_r_15_s2.BREG=1'b0;
defparam w_display_r_15_s2.BSIGN_REG=1'b0;
defparam w_display_r_15_s2.MULT_RESET_MODE="SYNC";
defparam w_display_r_15_s2.OUT_REG=1'b1;
defparam w_display_r_15_s2.PIPE_REG=1'b0;
defparam w_display_r_15_s2.SOA_REG=1'b0;
  MULT9X9 w_display_g_15_s2 (
    .DOUT({DOUT_0[17:15],ff_display_g[7:0],DOUT_0[6:0]}),
    .SOA(SOA_0[8:0]),
    .SOB(SOB_0[8:0]),
    .A({GND,w_bilinear_g[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_display_g_15_s2.AREG=1'b1;
defparam w_display_g_15_s2.ASIGN_REG=1'b0;
defparam w_display_g_15_s2.BREG=1'b0;
defparam w_display_g_15_s2.BSIGN_REG=1'b0;
defparam w_display_g_15_s2.MULT_RESET_MODE="SYNC";
defparam w_display_g_15_s2.OUT_REG=1'b1;
defparam w_display_g_15_s2.PIPE_REG=1'b0;
defparam w_display_g_15_s2.SOA_REG=1'b0;
  MULT9X9 w_display_b_15_s2 (
    .DOUT({DOUT_1[17:15],ff_display_b[7:0],DOUT_1[6:0]}),
    .SOA(SOA_1[8:0]),
    .SOB(SOB_1[8:0]),
    .A({GND,w_bilinear_b[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_display_b_15_s2.AREG=1'b1;
defparam w_display_b_15_s2.ASIGN_REG=1'b0;
defparam w_display_b_15_s2.BREG=1'b0;
defparam w_display_b_15_s2.BSIGN_REG=1'b0;
defparam w_display_b_15_s2.MULT_RESET_MODE="SYNC";
defparam w_display_b_15_s2.OUT_REG=1'b1;
defparam w_display_b_15_s2.PIPE_REG=1'b0;
defparam w_display_b_15_s2.SOA_REG=1'b0;
  MULT9X9 w_normalized_numerator_15_s3 (
    .DOUT({DOUT_2[17:15],ff_coeff[7:0],DOUT_2[6:0]}),
    .SOA(SOA_2[8:0]),
    .SOB(SOB_2[8:0]),
    .A({GND,GND,GND,VCC,GND,VCC,GND,GND,VCC}),
    .B({GND,ff_numerator[7:4],ff_x_position_r[0],GND,GND,GND}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(n36_6) 
);
defparam w_normalized_numerator_15_s3.AREG=1'b0;
defparam w_normalized_numerator_15_s3.ASIGN_REG=1'b0;
defparam w_normalized_numerator_15_s3.BREG=1'b0;
defparam w_normalized_numerator_15_s3.BSIGN_REG=1'b0;
defparam w_normalized_numerator_15_s3.MULT_RESET_MODE="ASYNC";
defparam w_normalized_numerator_15_s3.OUT_REG=1'b1;
defparam w_normalized_numerator_15_s3.PIPE_REG=1'b0;
defparam w_normalized_numerator_15_s3.SOA_REG=1'b0;
  ALU w_scanline_gain_0_s (
    .SUM(w_scanline_gain_0_2),
    .COUT(w_scanline_gain_0_3),
    .I0(w_bilinear_r[0]),
    .I1(w_bilinear_g[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_scanline_gain_0_s.ALU_MODE=0;
  ALU w_scanline_gain_1_s (
    .SUM(w_scanline_gain_1_2),
    .COUT(w_scanline_gain_1_3),
    .I0(w_bilinear_r[1]),
    .I1(w_bilinear_g[1]),
    .I3(GND),
    .CIN(w_scanline_gain_0_3) 
);
defparam w_scanline_gain_1_s.ALU_MODE=0;
  ALU w_scanline_gain_2_s (
    .SUM(w_scanline_gain_2_2),
    .COUT(w_scanline_gain_2_3),
    .I0(w_bilinear_r[2]),
    .I1(w_bilinear_g[2]),
    .I3(GND),
    .CIN(w_scanline_gain_1_3) 
);
defparam w_scanline_gain_2_s.ALU_MODE=0;
  ALU w_scanline_gain_3_s (
    .SUM(w_scanline_gain_3_2),
    .COUT(w_scanline_gain_3_3),
    .I0(w_bilinear_r[3]),
    .I1(w_bilinear_g[3]),
    .I3(GND),
    .CIN(w_scanline_gain_2_3) 
);
defparam w_scanline_gain_3_s.ALU_MODE=0;
  ALU w_scanline_gain_4_s (
    .SUM(w_scanline_gain_4_2),
    .COUT(w_scanline_gain_4_3),
    .I0(w_bilinear_r[4]),
    .I1(w_bilinear_g[4]),
    .I3(GND),
    .CIN(w_scanline_gain_3_3) 
);
defparam w_scanline_gain_4_s.ALU_MODE=0;
  ALU w_scanline_gain_5_s (
    .SUM(w_scanline_gain_5_2),
    .COUT(w_scanline_gain_5_3),
    .I0(w_bilinear_r[5]),
    .I1(w_bilinear_g[5]),
    .I3(GND),
    .CIN(w_scanline_gain_4_3) 
);
defparam w_scanline_gain_5_s.ALU_MODE=0;
  ALU w_scanline_gain_6_s (
    .SUM(w_scanline_gain_6_2),
    .COUT(w_scanline_gain_6_3),
    .I0(w_bilinear_r[6]),
    .I1(w_bilinear_g[6]),
    .I3(GND),
    .CIN(w_scanline_gain_5_3) 
);
defparam w_scanline_gain_6_s.ALU_MODE=0;
  ALU w_scanline_gain_7_s (
    .SUM(w_scanline_gain_7_2),
    .COUT(w_scanline_gain_8_6),
    .I0(w_bilinear_r[7]),
    .I1(w_bilinear_g[7]),
    .I3(GND),
    .CIN(w_scanline_gain_6_3) 
);
defparam w_scanline_gain_7_s.ALU_MODE=0;
  ALU w_scanline_gain_0_s0 (
    .SUM(w_scanline_gain[0]),
    .COUT(w_scanline_gain_0_5),
    .I0(w_scanline_gain_0_2),
    .I1(w_bilinear_b[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_scanline_gain_0_s0.ALU_MODE=0;
  ALU w_scanline_gain_1_s0 (
    .SUM(w_scanline_gain[1]),
    .COUT(w_scanline_gain_1_5),
    .I0(w_scanline_gain_1_2),
    .I1(w_bilinear_b[1]),
    .I3(GND),
    .CIN(w_scanline_gain_0_5) 
);
defparam w_scanline_gain_1_s0.ALU_MODE=0;
  ALU w_scanline_gain_2_s0 (
    .SUM(w_scanline_gain[2]),
    .COUT(w_scanline_gain_2_5),
    .I0(w_scanline_gain_2_2),
    .I1(w_bilinear_b[2]),
    .I3(GND),
    .CIN(w_scanline_gain_1_5) 
);
defparam w_scanline_gain_2_s0.ALU_MODE=0;
  ALU w_scanline_gain_3_s0 (
    .SUM(w_scanline_gain[3]),
    .COUT(w_scanline_gain_3_5),
    .I0(w_scanline_gain_3_2),
    .I1(w_bilinear_b[3]),
    .I3(GND),
    .CIN(w_scanline_gain_2_5) 
);
defparam w_scanline_gain_3_s0.ALU_MODE=0;
  ALU w_scanline_gain_4_s0 (
    .SUM(w_scanline_gain[4]),
    .COUT(w_scanline_gain_4_5),
    .I0(w_scanline_gain_4_2),
    .I1(w_bilinear_b[4]),
    .I3(GND),
    .CIN(w_scanline_gain_3_5) 
);
defparam w_scanline_gain_4_s0.ALU_MODE=0;
  ALU w_scanline_gain_5_s0 (
    .SUM(w_scanline_gain[5]),
    .COUT(w_scanline_gain_5_5),
    .I0(w_scanline_gain_5_2),
    .I1(w_bilinear_b[5]),
    .I3(GND),
    .CIN(w_scanline_gain_4_5) 
);
defparam w_scanline_gain_5_s0.ALU_MODE=0;
  ALU w_scanline_gain_6_s0 (
    .SUM(w_scanline_gain[6]),
    .COUT(w_scanline_gain_6_5),
    .I0(w_scanline_gain_6_2),
    .I1(w_bilinear_b[6]),
    .I3(GND),
    .CIN(w_scanline_gain_5_5) 
);
defparam w_scanline_gain_6_s0.ALU_MODE=0;
  ALU w_scanline_gain_7_s0 (
    .SUM(w_scanline_gain[7]),
    .COUT(w_scanline_gain_7_5),
    .I0(w_scanline_gain_7_2),
    .I1(w_bilinear_b[7]),
    .I3(GND),
    .CIN(w_scanline_gain_6_5) 
);
defparam w_scanline_gain_7_s0.ALU_MODE=0;
  ALU w_scanline_gain_8_s0 (
    .SUM(w_scanline_gain[8]),
    .COUT(w_scanline_gain[9]),
    .I0(w_scanline_gain_8_6),
    .I1(GND),
    .I3(GND),
    .CIN(w_scanline_gain_7_5) 
);
defparam w_scanline_gain_8_s0.ALU_MODE=0;
  INV ff_tap1_b_0_s12 (
    .O(ff_tap1_b_0_18),
    .I(ff_tap1_b_0_5) 
);
  vdp_video_double_buffer u_double_buffer (
    .clk85m(clk85m),
    .ff_active(ff_active),
    .w_upscan_r(w_upscan_r[7:0]),
    .w_upscan_g(w_upscan_g[7:0]),
    .w_upscan_b(w_upscan_b[7:0]),
    .w_v_count(w_v_count[0]),
    .w_h_count(w_h_count[11:2]),
    .ff_x_position_r(ff_x_position_r[9:0]),
    .n77_6(n77_6),
    .w_pixel_r(w_pixel_r[7:0]),
    .w_pixel_g(w_pixel_g[7:0]),
    .w_pixel_b(w_pixel_b[7:0])
);
  vdp_video_out_bilinear u_bilinear_r (
    .clk85m(clk85m),
    .w_h_count(w_h_count[0]),
    .ff_coeff1(ff_coeff1[7:0]),
    .w_pixel_r(w_pixel_r[7:0]),
    .ff_tap0_r(ff_tap0_r[7:0]),
    .ff_tap1_delay(ff_tap1_delay_1[7:0]),
    .w_bilinear_r(w_bilinear_r[7:0])
);
  vdp_video_out_bilinear_0 u_bilinear_g (
    .clk85m(clk85m),
    .w_h_count(w_h_count[0]),
    .ff_coeff1(ff_coeff1[7:0]),
    .w_pixel_g(w_pixel_g[7:0]),
    .ff_tap0_g(ff_tap0_g[7:0]),
    .ff_tap1_delay(ff_tap1_delay_0[7:0]),
    .w_bilinear_g(w_bilinear_g[7:0])
);
  vdp_video_out_bilinear_1 u_bilinear_b (
    .clk85m(clk85m),
    .w_h_count(w_h_count[0]),
    .ff_coeff1(ff_coeff1[7:0]),
    .w_pixel_b(w_pixel_b[7:0]),
    .ff_tap0_b(ff_tap0_b[7:0]),
    .ff_tap1_delay(ff_tap1_delay[7:0]),
    .w_bilinear_b(w_bilinear_b[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out */
module vdp (
  w_bus_write,
  clk85m,
  n36_6,
  ff_reset_n2_1,
  w_bus_valid,
  w_bus_ioreq,
  w_sdram_rdata_en,
  ff_sdr_ready,
  w_bus_wdata,
  w_bus_address,
  w_sdram_rdata,
  w_pulse1,
  w_bus_vdp_rdata_en,
  ff_bus_ready,
  n28_4,
  n31_3,
  ff_busy,
  w_pulse2,
  w_sdram_refresh,
  w_sdram_write,
  w_sdram_valid,
  w_video_vs,
  w_video_hs,
  w_video_de,
  w_bus_vdp_rdata,
  w_sdram_address,
  w_sdram_wdata,
  w_sdram_wdata_mask,
  w_video_r,
  w_video_g,
  w_video_b
)
;
input w_bus_write;
input clk85m;
input n36_6;
input ff_reset_n2_1;
input w_bus_valid;
input w_bus_ioreq;
input w_sdram_rdata_en;
input ff_sdr_ready;
input [7:0] w_bus_wdata;
input [1:0] w_bus_address;
input [31:0] w_sdram_rdata;
output w_pulse1;
output w_bus_vdp_rdata_en;
output ff_bus_ready;
output n28_4;
output n31_3;
output ff_busy;
output w_pulse2;
output w_sdram_refresh;
output w_sdram_write;
output w_sdram_valid;
output w_video_vs;
output w_video_hs;
output w_video_de;
output [7:0] w_bus_vdp_rdata;
output [17:2] w_sdram_address;
output [31:0] w_sdram_wdata;
output [3:0] w_sdram_wdata_mask;
output [7:0] w_video_r;
output [7:0] w_video_g;
output [7:0] w_video_b;
wire w_register_write;
wire w_cpu_vram_write;
wire reg_sprite_magify;
wire reg_sprite_16x16;
wire reg_display_on;
wire reg_sprite_disable;
wire reg_color0_opaque;
wire reg_50hz_mode;
wire reg_interleaving_mode;
wire reg_interlace_mode;
wire reg_212lines_mode;
wire reg_scroll_planes;
wire reg_left_mask;
wire reg_yjk_mode;
wire reg_yae_mode;
wire reg_command_high_speed_mode;
wire reg_ext_palette_mode;
wire reg_ext_command_mode;
wire reg_vram256k_mode;
wire w_palette_valid;
wire n1131_38;
wire n1132_39;
wire ff_vram_valid_8;
wire n1134_44;
wire n1232_20;
wire w_pre_vram_refresh;
wire w_h_count_end;
wire w_h_count_end_13;
wire w_h_count_end_14;
wire n162_8;
wire n138_6;
wire ff_v_active_8;
wire w_screen_mode_vram_valid;
wire w_screen_mode_display_color_en;
wire n156_2;
wire n566_31;
wire w_screen_mode_3_3;
wire n2043_5;
wire n1502_24;
wire ff_next_vram2_7_9;
wire n2043_6;
wire n2043_8;
wire w_sprite_mode2;
wire w_sprite_mode2_4;
wire ff_vram_valid;
wire n358_10;
wire w_ic_vram_valid;
wire n1333_21;
wire w_sprite_display_color_en;
wire w_sprite_collision;
wire n1199_9;
wire w_status_transfer_ready;
wire w_status_command_execute;
wire w_status_border_detect;
wire w_address_s_pre_17_5;
wire w_next_0_4;
wire w_address_s_pre_17_6;
wire w_address_s_pre_17_7;
wire w_address_s_pre_17_8;
wire w_next_0_6;
wire w_command_vram_write;
wire w_command_vram_valid;
wire ff_vram_refresh;
wire w_cpu_vram_rdata_en;
wire w_command_vram_rdata_en;
wire n198_6;
wire n386_7;
wire ff_vram_valid_8_39;
wire n373_6;
wire ff_v_en_8;
wire [7:0] w_register_data;
wire [5:0] w_register_num;
wire [7:0] w_cpu_vram_wdata;
wire [4:0] reg_screen_mode;
wire [17:10] reg_pattern_name_table_base;
wire [17:6] reg_color_table_base;
wire [17:11] reg_pattern_generator_table_base;
wire [17:7] reg_sprite_attribute_table_base;
wire [17:11] reg_sprite_pattern_generator_table_base;
wire [7:0] reg_backdrop_color;
wire [7:0] reg_text_back_color;
wire [7:0] reg_blink_period;
wire [3:0] ff_status_register_pointer;
wire [7:0] reg_display_adjust;
wire [7:0] reg_vertical_offset;
wire [2:0] reg_horizontal_offset_l;
wire [8:3] reg_horizontal_offset_h;
wire [4:0] w_palette_r;
wire [4:0] w_palette_g;
wire [4:0] w_palette_b;
wire [17:0] w_cpu_vram_address;
wire [7:0] w_palette_num;
wire [11:0] w_h_count;
wire [12:0] ff_half_count;
wire [9:0] w_v_count;
wire [13:0] w_screen_pos_x_Z;
wire [7:0] w_screen_pos_y;
wire [17:0] w_screen_mode_vram_address;
wire [7:0] w_screen_mode_display_color;
wire [1:0] w_pixel_phase_x;
wire [4:0] w_selected_plane_num;
wire [17:0] ff_vram_address;
wire [8:0] w_sprite_collision_x;
wire [8:0] w_sprite_collision_y;
wire [3:0] w_sprite_display_color;
wire [8:0] w_status_border_position;
wire [7:0] w_status_color;
wire [17:2] w_command_vram_address;
wire [31:0] w_command_vram_wdata;
wire [3:0] w_command_vram_wdata_mask;
wire [31:0] w_screen_mode_vram_rdata;
wire [31:0] w_sprite_vram_rdata;
wire [7:0] w_cpu_vram_rdata;
wire [31:0] w_command_vram_rdata;
wire [7:0] w_sprite_vram_rdata8;
wire [7:0] w_vdp_r;
wire [7:0] w_vdp_g;
wire [7:0] w_vdp_b;
wire [7:0] w_upscan_r;
wire [7:0] w_upscan_g;
wire [7:0] w_upscan_b;
wire VCC;
wire GND;
  vdp_cpu_interface u_cpu_interface (
    .w_bus_write(w_bus_write),
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_bus_valid(w_bus_valid),
    .w_cpu_vram_rdata_en(w_cpu_vram_rdata_en),
    .w_status_command_execute(w_status_command_execute),
    .w_sprite_mode2_4(w_sprite_mode2_4),
    .n1199_9(n1199_9),
    .w_sprite_collision(w_sprite_collision),
    .w_status_border_detect(w_status_border_detect),
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .ff_vram_refresh(ff_vram_refresh),
    .n198_6(n198_6),
    .ff_v_active_8(ff_v_active_8),
    .w_status_transfer_ready(w_status_transfer_ready),
    .w_bus_ioreq(w_bus_ioreq),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_status_color(w_status_color[7:0]),
    .w_bus_address(w_bus_address[1:0]),
    .w_cpu_vram_rdata(w_cpu_vram_rdata[7:0]),
    .w_status_border_position(w_status_border_position[8:0]),
    .w_screen_pos_y(w_screen_pos_y[7:0]),
    .ff_half_count(ff_half_count[12:0]),
    .w_register_write(w_register_write),
    .w_pulse1(w_pulse1),
    .w_cpu_vram_write(w_cpu_vram_write),
    .reg_sprite_magify(reg_sprite_magify),
    .reg_sprite_16x16(reg_sprite_16x16),
    .reg_display_on(reg_display_on),
    .reg_sprite_disable(reg_sprite_disable),
    .reg_color0_opaque(reg_color0_opaque),
    .reg_50hz_mode(reg_50hz_mode),
    .reg_interleaving_mode(reg_interleaving_mode),
    .reg_interlace_mode(reg_interlace_mode),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_scroll_planes(reg_scroll_planes),
    .reg_left_mask(reg_left_mask),
    .reg_yjk_mode(reg_yjk_mode),
    .reg_yae_mode(reg_yae_mode),
    .reg_command_high_speed_mode(reg_command_high_speed_mode),
    .reg_ext_palette_mode(reg_ext_palette_mode),
    .reg_ext_command_mode(reg_ext_command_mode),
    .reg_vram256k_mode(reg_vram256k_mode),
    .w_palette_valid(w_palette_valid),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .ff_bus_ready(ff_bus_ready),
    .n28_4(n28_4),
    .n31_3(n31_3),
    .n1131_38(n1131_38),
    .n1132_39(n1132_39),
    .ff_vram_valid_8(ff_vram_valid_8),
    .n1134_44(n1134_44),
    .ff_busy(ff_busy),
    .w_pulse2(w_pulse2),
    .n1232_20(n1232_20),
    .w_register_data(w_register_data[7:0]),
    .w_register_num(w_register_num[5:0]),
    .w_cpu_vram_wdata(w_cpu_vram_wdata[7:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[17:10]),
    .reg_color_table_base(reg_color_table_base[17:6]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[17:11]),
    .reg_sprite_attribute_table_base(reg_sprite_attribute_table_base[17:7]),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[17:11]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .reg_text_back_color(reg_text_back_color[7:0]),
    .reg_blink_period(reg_blink_period[7:0]),
    .ff_status_register_pointer(ff_status_register_pointer[3:0]),
    .reg_display_adjust(reg_display_adjust[7:0]),
    .reg_vertical_offset(reg_vertical_offset[7:0]),
    .reg_horizontal_offset_l(reg_horizontal_offset_l[2:0]),
    .reg_horizontal_offset_h(reg_horizontal_offset_h[8:3]),
    .w_palette_r(w_palette_r[4:0]),
    .w_palette_g(w_palette_g[4:0]),
    .w_palette_b(w_palette_b[4:0]),
    .w_bus_vdp_rdata(w_bus_vdp_rdata[7:0]),
    .w_cpu_vram_address(w_cpu_vram_address[17:0]),
    .w_palette_num(w_palette_num[7:0])
);
  vdp_timing_control u_timing_control (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_50hz_mode(reg_50hz_mode),
    .ff_v_en_8(ff_v_en_8),
    .reg_interlace_mode(reg_interlace_mode),
    .reg_display_on(reg_display_on),
    .w_address_s_pre_17_5(w_address_s_pre_17_5),
    .w_next_0_4(w_next_0_4),
    .w_address_s_pre_17_6(w_address_s_pre_17_6),
    .w_address_s_pre_17_7(w_address_s_pre_17_7),
    .w_address_s_pre_17_8(w_address_s_pre_17_8),
    .w_next_0_6(w_next_0_6),
    .reg_scroll_planes(reg_scroll_planes),
    .reg_interleaving_mode(reg_interleaving_mode),
    .reg_left_mask(reg_left_mask),
    .reg_sprite_magify(reg_sprite_magify),
    .reg_sprite_16x16(reg_sprite_16x16),
    .reg_sprite_disable(reg_sprite_disable),
    .ff_reset_n2_1(ff_reset_n2_1),
    .n1132_39(n1132_39),
    .n1232_20(n1232_20),
    .n373_6(n373_6),
    .reg_color0_opaque(reg_color0_opaque),
    .n1131_38(n1131_38),
    .reg_horizontal_offset_l(reg_horizontal_offset_l[2:0]),
    .reg_horizontal_offset_h(reg_horizontal_offset_h[8:3]),
    .reg_display_adjust(reg_display_adjust[7:4]),
    .reg_vertical_offset(reg_vertical_offset[7:0]),
    .reg_blink_period(reg_blink_period[7:0]),
    .w_screen_mode_vram_rdata(w_screen_mode_vram_rdata[31:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[17:11]),
    .reg_text_back_color(reg_text_back_color[7:0]),
    .reg_color_table_base(reg_color_table_base[17:6]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[17:10]),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata[0]),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata[1]),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata[2]),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata[3]),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata[4]),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata[5]),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata[6]),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata[7]),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata[8]),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata[9]),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata[10]),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata[11]),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata[12]),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata[13]),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata[14]),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata[15]),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata[16]),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata[17]),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata[18]),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata[19]),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata[20]),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata[21]),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata[22]),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata[23]),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata[24]),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata[25]),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata[26]),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata[27]),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata[31]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .reg_sprite_attribute_table_base_7(reg_sprite_attribute_table_base[7]),
    .reg_sprite_attribute_table_base_8(reg_sprite_attribute_table_base[8]),
    .reg_sprite_attribute_table_base_10(reg_sprite_attribute_table_base[10]),
    .reg_sprite_attribute_table_base_11(reg_sprite_attribute_table_base[11]),
    .reg_sprite_attribute_table_base_12(reg_sprite_attribute_table_base[12]),
    .reg_sprite_attribute_table_base_13(reg_sprite_attribute_table_base[13]),
    .reg_sprite_attribute_table_base_14(reg_sprite_attribute_table_base[14]),
    .reg_sprite_attribute_table_base_15(reg_sprite_attribute_table_base[15]),
    .reg_sprite_attribute_table_base_16(reg_sprite_attribute_table_base[16]),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[17:11]),
    .ff_status_register_pointer(ff_status_register_pointer[1:0]),
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .w_h_count_end(w_h_count_end),
    .w_h_count_end_13(w_h_count_end_13),
    .w_h_count_end_14(w_h_count_end_14),
    .n162_8(n162_8),
    .n138_6(n138_6),
    .ff_v_active_8(ff_v_active_8),
    .w_screen_mode_vram_valid(w_screen_mode_vram_valid),
    .w_screen_mode_display_color_en(w_screen_mode_display_color_en),
    .n156_2(n156_2),
    .n566_31(n566_31),
    .w_screen_mode_3_3(w_screen_mode_3_3),
    .n2043_5(n2043_5),
    .n1502_24(n1502_24),
    .ff_next_vram2_7_9(ff_next_vram2_7_9),
    .n2043_6(n2043_6),
    .n2043_8(n2043_8),
    .w_sprite_mode2(w_sprite_mode2),
    .w_sprite_mode2_4(w_sprite_mode2_4),
    .ff_vram_valid(ff_vram_valid),
    .n358_10(n358_10),
    .w_ic_vram_valid(w_ic_vram_valid),
    .n1333_21(n1333_21),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .w_sprite_collision(w_sprite_collision),
    .n1199_9(n1199_9),
    .w_h_count(w_h_count[11:0]),
    .ff_half_count(ff_half_count[12:0]),
    .w_v_count(w_v_count[9:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:0]),
    .w_screen_pos_y(w_screen_pos_y[7:0]),
    .w_screen_mode_vram_address(w_screen_mode_vram_address[17:0]),
    .w_screen_mode_display_color(w_screen_mode_display_color[7:0]),
    .w_pixel_phase_x(w_pixel_phase_x[1:0]),
    .w_selected_plane_num(w_selected_plane_num[4:0]),
    .ff_vram_address(ff_vram_address[17:0]),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0])
);
  vdp_command u_command (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_vram256k_mode(reg_vram256k_mode),
    .ff_reset_n2_1(ff_reset_n2_1),
    .n566_31(n566_31),
    .n1134_44(n1134_44),
    .n1232_20(n1232_20),
    .reg_ext_command_mode(reg_ext_command_mode),
    .reg_command_high_speed_mode(reg_command_high_speed_mode),
    .ff_next_vram2_7_9(ff_next_vram2_7_9),
    .w_sprite_mode2(w_sprite_mode2),
    .n2043_6(n2043_6),
    .w_register_write(w_register_write),
    .w_command_vram_rdata_en(w_command_vram_rdata_en),
    .n386_7(n386_7),
    .w_pulse1(w_pulse1),
    .ff_vram_valid_8(ff_vram_valid_8_39),
    .w_register_data(w_register_data[7:0]),
    .reg_text_back_color(reg_text_back_color[7:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .ff_status_register_pointer(ff_status_register_pointer[3:0]),
    .w_register_num(w_register_num[5:0]),
    .w_command_vram_rdata(w_command_vram_rdata[31:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3]),
    .w_status_transfer_ready(w_status_transfer_ready),
    .w_status_command_execute(w_status_command_execute),
    .w_status_border_detect(w_status_border_detect),
    .w_address_s_pre_17_5(w_address_s_pre_17_5),
    .w_next_0_4(w_next_0_4),
    .w_address_s_pre_17_6(w_address_s_pre_17_6),
    .w_address_s_pre_17_7(w_address_s_pre_17_7),
    .w_address_s_pre_17_8(w_address_s_pre_17_8),
    .w_next_0_6(w_next_0_6),
    .w_command_vram_write(w_command_vram_write),
    .w_command_vram_valid(w_command_vram_valid),
    .w_status_border_position(w_status_border_position[8:0]),
    .w_status_color(w_status_color[7:0]),
    .w_command_vram_address(w_command_vram_address[17:2]),
    .w_command_vram_wdata(w_command_vram_wdata[31:0]),
    .w_command_vram_wdata_mask(w_command_vram_wdata_mask[3:0])
);
  vdp_vram_interface u_vram_interface (
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .ff_reset_n2_1(ff_reset_n2_1),
    .n373_6(n373_6),
    .ff_sdr_ready(ff_sdr_ready),
    .ff_vram_valid_8(ff_vram_valid_8),
    .w_screen_mode_vram_valid(w_screen_mode_vram_valid),
    .w_cpu_vram_write(w_cpu_vram_write),
    .w_command_vram_write(w_command_vram_write),
    .n566_31(n566_31),
    .w_pulse1(w_pulse1),
    .ff_vram_valid(ff_vram_valid),
    .w_ic_vram_valid(w_ic_vram_valid),
    .w_screen_mode_3_3(w_screen_mode_3_3),
    .ff_next_vram2_7_9(ff_next_vram2_7_9),
    .w_sprite_mode2(w_sprite_mode2),
    .w_command_vram_valid(w_command_vram_valid),
    .reg_sprite_disable(reg_sprite_disable),
    .w_sdram_rdata(w_sdram_rdata[31:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3:0]),
    .w_command_vram_wdata_mask(w_command_vram_wdata_mask[3:0]),
    .w_cpu_vram_wdata(w_cpu_vram_wdata[7:0]),
    .w_command_vram_wdata(w_command_vram_wdata[31:0]),
    .w_cpu_vram_address(w_cpu_vram_address[17:0]),
    .reg_sprite_attribute_table_base(reg_sprite_attribute_table_base[17:7]),
    .ff_vram_address(ff_vram_address[17:0]),
    .w_screen_mode_vram_address(w_screen_mode_vram_address[17:0]),
    .w_command_vram_address(w_command_vram_address[17:2]),
    .reg_screen_mode(reg_screen_mode[0]),
    .w_selected_plane_num(w_selected_plane_num[4:0]),
    .w_sdram_refresh(w_sdram_refresh),
    .w_sdram_write(w_sdram_write),
    .ff_vram_refresh(ff_vram_refresh),
    .w_cpu_vram_rdata_en(w_cpu_vram_rdata_en),
    .w_command_vram_rdata_en(w_command_vram_rdata_en),
    .n198_6(n198_6),
    .n386_7(n386_7),
    .ff_vram_valid_8_35(ff_vram_valid_8_39),
    .w_sdram_valid(w_sdram_valid),
    .w_sdram_address(w_sdram_address[17:2]),
    .w_sdram_wdata(w_sdram_wdata[31:0]),
    .w_sdram_wdata_mask(w_sdram_wdata_mask[3:0]),
    .w_screen_mode_vram_rdata(w_screen_mode_vram_rdata[31:0]),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata[0]),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata[1]),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata[2]),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata[3]),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata[4]),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata[5]),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata[6]),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata[7]),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata[8]),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata[9]),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata[10]),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata[11]),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata[12]),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata[13]),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata[14]),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata[15]),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata[16]),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata[17]),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata[18]),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata[19]),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata[20]),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata[21]),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata[22]),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata[23]),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata[24]),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata[25]),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata[26]),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata[27]),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata[31]),
    .w_cpu_vram_rdata(w_cpu_vram_rdata[7:0]),
    .w_command_vram_rdata(w_command_vram_rdata[31:0]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0])
);
  vdp_color_palette u_color_palette (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .n156_2(n156_2),
    .w_screen_mode_display_color_en(w_screen_mode_display_color_en),
    .reg_yjk_mode(reg_yjk_mode),
    .reg_yae_mode(reg_yae_mode),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .n2043_8(n2043_8),
    .n2043_5(n2043_5),
    .reg_ext_palette_mode(reg_ext_palette_mode),
    .w_palette_valid(w_palette_valid),
    .n1502_24(n1502_24),
    .n358_10(n358_10),
    .w_next_0_4(w_next_0_4),
    .reg_color0_opaque(reg_color0_opaque),
    .n2043_6(n2043_6),
    .w_next_0_6(w_next_0_6),
    .w_palette_num(w_palette_num[7:0]),
    .w_palette_r(w_palette_r[4:0]),
    .w_palette_g(w_palette_g[4:0]),
    .w_palette_b(w_palette_b[4:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3:0]),
    .w_screen_mode_display_color(w_screen_mode_display_color[7:0]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .w_pixel_phase_x(w_pixel_phase_x[1:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0]),
    .reg_screen_mode_2(reg_screen_mode[2]),
    .reg_screen_mode_4(reg_screen_mode[4]),
    .n373_6(n373_6),
    .w_vdp_r(w_vdp_r[7:0]),
    .w_vdp_g(w_vdp_g[7:0]),
    .w_vdp_b(w_vdp_b[7:0])
);
  vdp_upscan u_upscan (
    .w_h_count_end_13(w_h_count_end_13),
    .n1333_21(n1333_21),
    .clk85m(clk85m),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:3]),
    .reg_display_adjust(reg_display_adjust[3:0]),
    .w_h_count_0(w_h_count[0]),
    .w_h_count_2(w_h_count[2]),
    .w_h_count_3(w_h_count[3]),
    .w_h_count_4(w_h_count[4]),
    .w_h_count_5(w_h_count[5]),
    .w_h_count_6(w_h_count[6]),
    .w_h_count_7(w_h_count[7]),
    .w_h_count_8(w_h_count[8]),
    .w_h_count_9(w_h_count[9]),
    .w_h_count_10(w_h_count[10]),
    .w_h_count_11(w_h_count[11]),
    .w_v_count(w_v_count[1]),
    .w_vdp_b(w_vdp_b[7:0]),
    .w_vdp_g(w_vdp_g[7:0]),
    .w_vdp_r(w_vdp_r[7:0]),
    .w_upscan_r(w_upscan_r[7:0]),
    .w_upscan_g(w_upscan_g[7:0]),
    .w_upscan_b(w_upscan_b[7:0])
);
  vdp_video_out u_video_out (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_h_count_end_13(w_h_count_end_13),
    .w_h_count_end(w_h_count_end),
    .n138_6(n138_6),
    .n162_8(n162_8),
    .w_h_count_end_14(w_h_count_end_14),
    .w_h_count(w_h_count[11:0]),
    .w_v_count(w_v_count[9:0]),
    .w_upscan_r(w_upscan_r[7:0]),
    .w_upscan_g(w_upscan_g[7:0]),
    .w_upscan_b(w_upscan_b[7:0]),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_de(w_video_de),
    .ff_v_en_8(ff_v_en_8),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp */
`pragma protect begin_protected
`pragma protect version="2.3"
`pragma protect author="default"
`pragma protect author_info="default"
`pragma protect encrypt_agent="GOWIN"
`pragma protect encrypt_agent_info="GOWIN Encrypt Version 2.3"

`pragma protect encoding=(enctype="base64", line_length=76, bytes=256)
`pragma protect key_keyowner="GOWIN",key_keyname="GWK2023-09",key_method="rsa"
`pragma protect key_block
lv/Fvas06RyNDvMAdNFMkTDHGSakXpsbOk0uufLqgkPpYOtxOL4LX9zwTKBUyCDuUkd19EnTL74+
i4zElbQJt3uGfx2mqqZPeSZR4uC7lQjZ8uDxutSowyMFN0wwtoiK/4tF4EkmCojE172n1O+nh77S
Vk2FEkbiHrESTmBqP1wvPvAwcfmV4rO+vksGcr9biifr23s5IvwgVx2s9ejqpS7TcCMnAypVtYpk
ViKoO0avDCiHBwO+6bh95uqNUUK0PPJLoBYfm7xpCSax+9NLN4HyhCOGw8OZRVA2qncXWhjRTXmz
MQxKSYh3xuzuCSwSXeV6qgwTkidq6UfieO2gHA==

`pragma protect encoding=(enctype="base64", line_length=76, bytes=59184)
`pragma protect data_keyowner="default-ip-vendor"
`pragma protect data_keyname="default-ip-key"
`pragma protect data_method="aes128-cfb"
`pragma protect data_block
AS+V/ajudz56AO4UfptlF5ufxM/X7zD/X6scUv+05UlytrS+8xfm4LY5ncpeCqLwMThO1quf9Caz
GY30/OVH9ZrWiRSTUvCT3yYEwF8TJA5ezxtIa3d5/I5MPoJ1GrRtaI3hXCScNc8WXdhyBUeSpyQW
MPpUfOQOV2b2IeFwLKS8Rj0kGbeDQ07mXtfOLAm37FU/xAQShMxzoqZjSZ47qpORA6AqWcU9ZQj6
h3xrw/uCgvtH2OXvdNboDtdPVe0fHGfSaLhC9UD+pgYF+zCxhWK7FIe4uggG+rPndbQKv/eIUIhX
4Q4hqIefJXkP4yci8jmFJX1Ou/nVSwNluNPbH90jWbnR5CzrO8a4wkP5AAi3YIcjwTIKMUbdC51x
unlMqa755bNM+q9Ia5DF/O1Bv1jIGh0bO4L2SUyqrc9DQ2ac4Z2h+ihEl+nX3c+ucS2iz2FH5XQw
m6Ua9nYBY8uWh9S+G4c2x6HLxUrOklzKmn0mCWI/CICm5izLPUP3j9wBViPyrKrK8jyNaFRLFoNg
iNg/jxzfj3nyrZpPjz+oGKtFqXovyotXZDtc5o8trgJ5rHWWcUMxJp7snLJTHRcdK4rpEetWMH1e
rIMke7fr0s/sfTznlV0COYVcREnZ5x+mKFMDkNL1rF74lIcD6BKSYL6t6d4GRLafDFQ9rUfrC3OQ
sOIfV3f2yNTOgKiweLGAs7BoLJbRWNTDaKCQn6aNQ5K787zne+c3klyYsfAOf06P0BE7bjcCxB6Y
kTtnkTCdpnI3cUhy+iGHylZgQgqZ9f5vv+lEO4N7iYY+Qjfxwr8GD4J6s7mShxaon0w6NqO5vw7u
HA+iuvNNEvMc7JJStZ8WzEiBdqHQVp++p/KBMUVwgHr+ZZWKHfP4OvpuAorWLH82Y8y33/bKd07P
Y9n7n0lrhgYy6SigsbdklpDok2FytiyLD0O1raf/GrmnRMsdDZMGs2clpoFmbXaQruCgtbcf31xc
YN0lctuaIkmFw3tbSqPEWCr6EzNgNEz5NqQj/1sonQ0Ze5z5nK3Xx7r0/kK5J/v6iVmPmBynZBnE
X79lpGSVAFCmkdKFKKGZ563mWlgNDNBDWb4BHT5PG4P+bwfHlbd8utVdiImLbF7HFctWnFB1Fr5t
9ZX2gjwW3i82ahBXiALVhlO7/dkokBMpYwofaM/Z2vhmA/zRzVXv+8KOmdZm2SrGNnoPHQ/f2TPX
btlPZ/kNeqTyakGM5LA1qBut20Jgj1SPE2shRYl8kFNi96rfVcpyy8NDymN2c2FgzpFMfkB1mmRS
ENkwqVMP6IJC76d+vkqs3CcZT6wqtMgAuJcaJKcmclRnq8urzSDSvQ3e0RYds7rLaYCcR4HMIa6H
HqCUxm0LvByQj469XKJdwkfqno2IwCYMLoCGFFws8Ea6RCSVag51XfG16yPfd9FlJGBcOGqc68P2
HHgWtLyzPNTJ67T+drG3dS6fvRUzeTr3/jk+w3PdpKWL6GiqvZPyZMu6MOwG5YCWkNLJxqoiixqs
DDa/qEUDCFYWsRzCWfsuPNlO1UrHoyHGyUQpojM4lTdHSs+pJlt/jjC5rM1ZRMbUoMWrxrcFd3uh
VXfNDRGG+Sy710fQ630C1U9rDQv/v9nReV6SPMK6utYTU0Y8epuBXX5+cHTkEzAON6S9pbQnANg8
g5Kpi3BFb0DkT8QqgVFdNNkyG7Y49MYM6M0QBoHJ4oweM5094eGYYdoE6NE4YcEuhFLj/9S8mVAK
PF+Bsnt4cVkusRmHgxLk0qUi/ioqJKA5shFGnVrS5Tlu95vTyb1wDX8sKvI/j18m1DSmYUFE3gnf
dnIgFlgj96mq7r+pkDNrJgexcKfqzvjFHYzTul8CW/sRSIgQKTU6f7k47CTF80I8Fg+x4sZh6rqY
zkieG/1zDYRer/tobMM31ACKABxWTl9nuTFGIAB7eR2J2IhasZloGxMUsY0mc6L40qbK/5ZaF3zz
Dc1hfveBX7y79bgFoFDSFpIdP5ZRkBCZ4GhDkkIvxfhLadL1eMtg06uOuJYZEFrKrQK8vXkqxm/z
lAWclLaoBa3BMPvZ8LTTP3G54eyt7HRqyYkDk2i6mGwO8gt5SRWZcFPLTr0wL/pK5yTuI9Mhj5AO
8bldgITCqF4QxCNTG1pl7z2Om5HZY6IdUvEd5l8t4qeKNrsMuh22zznAiKzRsMOHRo4KyTEN0KXf
hYy9S81vHwkO63mvUSsNfFa0bFRyG8sdUlqwpAoNIvVr+LMoURS/jsCn6mdqsU+OI9KS4Xrz59bZ
MBDzIzubkeaEo0piuYwcTbC9MAbrqq5S1b5Z0jQsMPzFQpCa2ENFjp0Fyb79p/Xi4s5aqc5BlS+q
jRCz3vf3ZrLcJps22mxKcJSEHKpr23V8HziaQefFW1YcYByhegSXq+8Az8OpdXaFjZGcv5xqepkF
hJKm6Ivd99fcAthZeTY5NeizQnonW6MdmEilHYr4Jg3e4ckHUdI9w/SB4QDgY2Bwyq6BdOADWKA9
gxzJl3Odsj8jhSjmeH1HG/sOkJIQVZtDeiTcvlXQS8DAdUHreJH1614TwuFBvtC3xktdcV4tKVYp
FclOKb2OwnX5JTYPdG48MFuZSFc5/nyhQ4e4FL2CMSbR0Z+ebfO83z0wbFGNGCXXd4+TEzatJQGX
6g98bc8Ov8/E5lPuEsCqSNHCUfWf8q1B4kQPdY3TPV/fDtvCSEbUgdwyMrqjE0aGMCmu4u182Pew
FEhJ5f+/4zPeAIhN08vjbztduGTvam+lxm1wFf7gtWMn43mexPwg/ttevYHvaVzPwQCKTpFKgSV3
mEANTpy3ZDcsb2zNGCYnNL7qet48dSxk6/WRpILxmtQ57B9BfpGWyyZBVzqmt5mM1BsB2ig5weIG
irWNWzXQMOKJZJTCqWKpOj/e1rMIcnYonHiM6KayPihTG22BdsDgVq7bXZ5eAIPhGXl7Imh/TfD1
bUQeCnHQPSA9293cmyrjjlDONvk9IUtGR/nak7fpf/zoeWPBBni7MnTDo323FrOEIy5Xy4BkG0ZW
Vez5oq28iWA629uJlgHxVbTcgcBjxfTDNUEtR8+5jPOGDQ+sHr6Z87k/EEfEgbjms3fdrxQttgbE
LhUKTmbe/78tgKPWp0pVQ6vQ+Xl+b71D9Ua8gezc32v4RItbbMF7tPGn4m/2aSahcNwrDZsWINaN
PIBBnSeHwrA1DHuFX9TR+Y8cNMH6pDQCzDa5Gewh4EYjm3rBFjIZ01S0BUPPwWIW0xB9sTDAR3Yd
TiSaaJbjOdv2Pq/YsqIt6SvhUoGCoyf6RoIdHCT+jgx34OurDtJR1aJI2oe4kmV6IAu+z9PSYbmz
3vWW7voaKbswxxYEXBxbMkqS2x8NHUqMxuy/H7Z3i+gYg6lTZ5fGzqg1csrRLeuer8byGD7YZL4o
Gdkiz2awSUYG+Q1IuoMvNm9G1mt8tQRf/kReUqz2H4OTbB8LDqiDSJgBmDDlBE7jfeT5P1f37Ha5
boUIAwQU4w66tDHTuuixo332rZHuHBy6lxzENSblG/il01lAZOAhBFGJkswSX2mwXhclJN872iwv
8CenGjh3E5Kvuy2r9yJiXvfPm6DMItRWZ+rY6oSg8bGHpk/J4pweh2du8KGg9F1yKr5d5+nZ1G28
18c9HDyboJShoTVuZ0P8Q9+X8z9YhMcBahrWQxOFgbLAjo2O3pl4JBWflcizajqCamOs4N3TyeKr
PSlH7jpV8agcpXAvLdA0yKRFSJZy/JwcPMCBdcQW+C3dhptMXwWsbO+iNGz+6bHzgvG6EUCdnL1V
pKsdJmqWqHFVioiAlGP2R62PvyRySnwI2ZShutfbc/NmbUXMAME3DpZfuuC+EgrVa3gaiq+OYog2
p0ZReDJAP43leLga1UTTmaYkLxrKCvc5vNpjijeDGdAnUqcX9sLVmLS9H/FRWOkUNpij/LcV4FIb
xoRxXAWV/fbAfRYVUvYGFvIvFXHcNznQtlpgPJisRu8xWRQsAevycU8TU/GYP2fZHOImWYZdJY99
wDB4JaS93OfyV5apDa5ORAyS1M1g1kFGPKQW/mG89Fa/OYobp2EJAEc8HIy5Wi6rFf+mQX+XRbCC
U+fHwHcSilUlB7SM5+s1MqWB648c57TEepUwrl857XfVjrBhXP82ogZj4XxMio/yrxhQR0TXVncS
lTihsBA/iUcuaaBpIuvXaf36/wTW/RdYGugWF4FPxTdNW96RFxGNPuHjNcxpC/xSELnl3sTaCtGR
41KtnA6ngWXxSo7CmnHAadCxO1+L+K02x1+8o7bxiUw4UwJgwjqAWLUYZJm813qzxoBifWutG//p
Z8MLYyno5gnUUEIwrU7anDNbZJZ0HNjGUNCqdt7ucLBM2Sy6Fcv30eRDnYKW6DeA8+XWX7RNs+su
YWsPY8YHXaUkOlp7otvoY8tA/62bb3jT1+NbMTmN0KgEZDJxeCListfAxDtEMpIY57dwEKYpOjuW
N4oGMmJ5VpR/Rlr312+9adgHxq5EJ7+oHtJonddy9HcQ1mvxxMazOJ3Lkag2zSPCOaB5uJQ+UPHu
r4hVSaAbuM4Q4IGHG+A1KDboJHfdIm7FVANe69keAoZNZNZ2ENrhaxdEkk0bWzAHWWeO2kPERVvh
Q+pclDFbVMEcteelrezI0QnPJxnxrZ4cJYcI1CCEqIKXXWntwaQNRa4/tfbiEFCg6AtxNFoOV9yC
72B4donBwKD8NFUIi77ksxxbOvjggZBKfGlfuuhfveMHazr+Oz3jM0LXGqRTNbZbAnftceAKYKEr
EolHl0q7tovQlP9DbUy1qherM35NFMZNWgVqus4iR9YXRcCMzStzCvLB3i2NB3OG4yiOs6pQ5z1/
NbF5F+aQQ2nKzppc+qPlH3hGOaPNDOudEQuHI2p9tvDmmTQuWBsr0eCoSCwa5LnZ53VWSPsCkeU2
5/rqQ3l9tfEhi11uVODcGuCRRWgmVwlVwFCaFO8PN2a9sRfzcCCcyHM8DaJ1qEtoERWksgfUQ5EB
4Q0cgjAoskp9bWKrStxyNYvDgS7iPvDa1xk8L6IoyKKirftR6j7YBsbUlgmq0SBINgtrbrm2/VlN
aCMI9zaIQjUDUidBHHW/jPp4cvCVsjEAQE+jvBRd6L+dtxzDiGCxqCEwUj1GLG7yXVUlDsfvkNLE
GKtpSQ9kfO/iNGeaGzoedTzLeCOoYGCmRvdW6QXyIiAfacOrfzV4m+Z7baThToCRrCB3pNKK33ES
3sU3yoeXTTcFewiDpHGkC4UFH4XBe6XrV5ltqm2VPWDx4OJ0j9CY8cjhvTFQHHsg28iOZ1FJL2uv
nGXyoMJpHFreQSkRHiuOCPdLM61Aq4PA1IqY3TamX63d7kZlGfCyrhVVi68Xijnp0lM3/eZI7f6L
AwxLiHSZAR/V9Njb+I+5CEnmTUzQhMO3TrhN48vixSp2pyc9qjmTi8INCAsui3URFKDHXb4MMOuq
/fkyAmOhJhMFf60F6z48ILwJ/k2wCXBCW01SkFIpdPNJEwy0RSKmTWDWtn9PeiAl3gUv+V1BKkiB
uchU5hO0NK1wmsTr6cBB5mh66FL/guCyNkmJeQ5+G0MZ/XhvaLCs9rUwm0raw4ryGK2NAO/dNgxR
eb/O1GUESioG0/wVu2BsQHlGUxoEHi9j6H02L8l7l72uKePz63ebEQoWnTZSGAoLleiTJg8xm53X
qXnQdaKntQ4QFNYoHbdj9Lu6SkCzSwTBP4oJzEt6KyNb67Pm8g9QWoXs+4f9WuYC+pvwBL4KXQoh
t9l/+cBoiMauybYJXARUDOzB0cJ1vWYzow1oBHbENml+jAvkiUPkLGjntg/E8bTIRMNazDu8RAPu
rCLmxoFxfsxqV407EpI/G4t1KZNmqmeBlfWDWPZzgYPEphdcIZteTIAuxG0xLlaXbySe64tKEftl
7m5D+5j24O1y0CyauggwSUyxIxQ2g+PX2c6Roi/mrntZFcXWVdV9JFEN89/emlzTeNUXobKScdo+
sEEBLjH0a9nYYJvb9oxP8jW1kwJDbYcvbAGFQ7CsB3Qk6YCWqHdGg364H9U2TnpBPJTHzeIfXboG
v2UjDoics1+x9FdeDySMS8bu/z+kha2VvLVedZPDYdbWclnoMg9UYFD0u2JmjeU5+42hLD51/ddO
ojMnnYjPVKcyVlBsx/MX8PCDhxCPW9AZEgTs+3bLsoZHeUIkhUFq+hn1wUU7RmwY0fkOJK6PNZky
3XgjSC4rF4bAkoeQGyUVAma3xyNdBh57gDJkc7WWtMhy9XfSenIJ8sfhE1vhCt0JFxMwsEsVHSvJ
zF29mELmxJtndCAo6Crd8m31lMRZNI2ejfZ1xpb0D0ZgXXWLIzzKGFPaTfZjtoFAJJBmZEQ4XUHj
QpEUpnIOIG7UAUoXEjaFLAxCdqNnv5CHMobVtn19hErZO7xq/O5Cm8/sgc44y13Ywv7DW0Gy+OVo
DGu2hWfdl8lAZsVFT1nZSl4zetZIspLuuo/mxGprZqx+5xcdndM6YvShp3NSybx1zzCnnuUa4c0D
cHFAMw7/9PqpAsETSRW2zxXGLO+qT/JRAJhUQuSfhLw1tE2rFaN7rBVFTi/iGEdcrW+VFVcg6N64
xiQ92+TdNV+OtWWMmGHpvp4d0Gx5k+58HNmbL4K0ytmTITCrhtIH480mEs5C63/gxISX81cM5dTm
tKjjyVf7cBlMFV0odFmbOGbpd4Rj35IN3j6x57SAr0ZoIdiL+iTPy2jBBZJ++iif63ZMSxFS0Ixg
Q22UmUiDaTKDD8NeaIgXNyz8gARBDJY5adHufjoMJmB2dc1QcdfnNk/9A0MSTysdGLpK+2meTLJF
G/SJWTg/lWBZIJPN0SaKqV0bTMBG4l+ya41ugyVNd/tO7lI48/GzBhKFs7hJ2uXpCJm/9mYqdrmg
WQ8u2EGGrmrSCL1FNSI++pguYdi/k0Sz68KD7D2kG/wcd4k2s8oUbguU/DjsMN3rY39TKy8WPNBB
tDPLgmkBqnBOTLltpti75Ybf+mLZoc50BUQA/itOjkqd4566FPPIlU26lsGyPczv83KQHF/x33vS
vLlQVO/qCQ/0aJIx0SeWbDz7tz0BWK4AqCKTK7U6JTczepo+uTe0dN/hlZ9/zgMUDwjrPgzLI3Ot
OiMxw+4hvCXzIrjb3HzKzIxM6wMMJCGnL8QOVRcCYySJUnW1eMmsP3ExTriCk4pwcPO72kK01AZo
DhNSE6J/BHR8HVTsNdokeb34XbPWx254oPW/lW/3x1KSvrIgnTdI9nQrD1VudEybJvvKGr1Qq+gV
69mE8OzsdvDvoT85ZvJ8L1HAg0+lc5NN+q6satd1aAPY1hCs0BR+UUCjcVd5KPniNMI51XGt8MOq
GEiZ9hjMwLryjhnmkK9ByjuJmZl1K7MS0N+YkuqlnZu6ILRZiIg1CA1T0DUN0ObdKeMM9X1Xxrgb
lrtN8Vl+c4fZWXCZlRDD4Ln+GFn71YWIPePIlF5x9/VBMraJQtdUlYsRLUCwzTrIqMwQ+OzQ7nEa
rTYGdCi3CtjK6SxRCSSO3uJAlACpvK4wIHAmm4za0VCNNRrflp0MRiDRN4MWxE4ZuPYv26xr6Jop
sI6nExPhPRpfV1qSeB4281foPCOZ4cPBOTlc3WNmuPAO7OmqrissivXTZv33IELKIsE4Z/0ueV7s
EmgTWoJnb0k5RRw+1Q6dPkpq4pCvD7W6SBiCca89N1+Jilra8Vn9xBCCyBk3Q0xiLVUF30IpUvLg
0tDixSBMUh8JdwCxfIDQdcuVXzCp+mBS52LXKgIb1UVApYLFmez7RPsEOWAq5Jb/C4h+iN14XOam
O3DL+InUhxTDkX6fAkL8FUefCCCnt+Wk48j9BD7eqkzZV7vT5ute6klfsSTIuBdzW1L8oHK16+nK
0FHGUSmCvl7aA7t7jGirygzsA0A3RNsZVVME8nJnNp1ntBblXJtL12wVyPJ98pgwqN+c6sgxSPHC
WOJnXqNsCiLAjKpJtE3zppSOVgogIVlTgDh7g5cmOtnxVwHF5HLU2L0gbawVh6x949C13FENABZ4
WSWxiaMp2f4TDqVwHygCQfg5JjCRztK5peUR6IQCbfB9MDv5GGJm5lmhF0QBxb/beZRwgeX4F3p6
fApRv97ZI87mLoA1psPex+WkoXkvNl5Lci4LsIFhBWlzjZhKSPhEvavItqlQmxN9M8699/aN+y8d
72c2QsskbzQWEjcipNLQHOS7jGkH1Qyk2xtGa7pA6YhlfkGJwGet5Xx57fEAO7JkY9CyKazhWLKQ
fpmFw/uGodjNc93ffEvjLWwDoDrb8Volh0Ahtmr/alz0FvNTTY6E2YqF+ntgYhf3MyalEp2ji6+c
JcJWeVSteXsAddFVyouOkZ6AmXFIANbJvwzcqwbcGiZ1Ula4EV0VBqWT3jjPIMFK4xou2prhknsz
NpiUl9KRFvEWm9YO4mJJk+sgb2PdNH6ceSMM3/AbqN2Y0/QBjlCoEz5Fzpyq0ngycxyujX4A7nTn
eGt1bnt8m3UwQCJWmil4AeFMwjlEziVthDKAhlgEWjUFWBs2/Q/yHHTj6hwTcOKbWfMdrKyMVOCt
k1hXqDJLSclNo6119ZpB5jun2RU1wd1ynSlWsEgz2LNBwCh18nP75q44pbWD5HUul7negX1nwfZe
ZsB3unIHAI4A18n3dl8552wK73XPLNomPvGsI2CELiHnNaQVJaVSgFj1n6GxlVamSf3PhXH3oAuM
QVtZWr4zkReBg4TMSMtamcKy2K2FCgUZRLdlEhADiZhBQutMVMhsgwj5ZJyl1RD5FfHf9t5Bdbpe
1Sl4bRpxEM0H9b2oQtHbG1HVl6HfNoeAyhamdG+ojbYw15eLSFhflKi1FMuS0z0+1WD86PwL2P5l
tLwQ9hsKDYuYWz9+lGbbnfpeq+IC3DfFeepM5RqhnbleABr93GMYKRn5dvEyS2hkVpc9a+t2yhpU
5nx2G1tC7r3RIaSioGGcqYJm9JEG2TQeswxA0TtDXDnw0SitumaRpqnSBUKzn17ZdxenGFVo3eRW
xC+WMFNstjTf+m+aMNgvnnxitYS4bLd8kfFN1aucW32Xoh2dWVc4YEX3WJVr6bYzkvE/l+J26fzx
HjLAMWYe/jZJu7lC9vBa6usiSCpRO1S9Z0ngZoDMpF6CGX9hdiZ5xeRCLJEC1KaKqsO4bFlIIC4q
e7fCYsVDqxyBU+0BJsQuBiRKT8mCzSsz6/ri1M+3wJi7Dn8x0tX2Bv4B1ic42x2xKHmmMfdNBYw0
SriW4O0YduDByFT5lTiKLZXQHcXitnr25ZyXbBwsgQGZohIA+4NCSwx29X8UwjO0Xw+sjFu0Dg8G
sSYTTjWqoxi597AUF5idCrbLkun0Ja10WkKI7P5mxOvw9sENg7qUOFZcQueYCyiWIadIgCDEjxmi
1VaCPyXOpuT1ZoPMvgnu5kE6RSrE8OHo0X/NEZiqEDnZkcbtYM1mJIOlCT8H1iaUdOpP6DFt/mqW
tLNa8nm2a+dVyKIqOXEL36SZ/8qkRlMG67ZNIv7QhfVYcTe5jBKvX1YgFKCYQq/OP6W6b442hklS
sWQccwoPPOfcHXd6uT9Pgd1QS8CLsi5wF9ZxLECeCqVfFZIH7zIcT/IbHZ2oH6QZHjMc+WBTVb+m
/PF+l7StjiwPFXBN2e1J8rhVIIsbjXfIBsr4TJAU6D0d3rogoZQFz9TJlvp/UH2Yu1+mo1izw9hX
yoHVohyBSM2areG/ORbFm2/maMCdmOx/B7FWSqxFK/HkgpvfsFSmoH9GJlIbTFezFYIRQLeJu9VM
7AwmEFNzhlLSTl8Jd66aCzDOTz5+OPjkGC4X3lN/dGffPfkFbJiJH3uwWVutWo+mAFVs44Osp6rp
xmsny8acgXMaGJ5MtTZvadpuUjKqN1x1xmrXvABf7OYPrWUPDB5uFOiBWm+KwLiSa383JUJW3Vh9
58DKgZ8exINVVRzhFQ3/p0EqKxLPYev3IoCnwxFZvj7RzgNftSMUBEO4ZOX8wVfjkKu0UAfcQUfE
mmAPRp8LdW46I0APaYMy81GEsnHqCAd5TU01q5lpVSyv2dP57fZ5Zgpbr3jxbNlSvX1e1jg+udwk
j54Hya8YQs2XJi7kmNf32W7uFUiwAp7dXggetoizI9kjTdrNve6Rc57+eyQWDOjWpUriWiGE3ggC
ke3lpRKMCljwWT7sCRHGoaOzJiMIPNRsczQeW9Yin0eVrNkJQOeu3ydnH9mP5YDotoFGFrYKBup/
Tv9A2fk7/QQrdynR2e1wYIVCUfyphxsLCCxHigOrLLrfJkB38x5iKqJGQ3jYsJTFjxJA5C2F+Nav
M5F2hCjvimX/WWyC3PzGVEAxHVL24lNSApjwtsvnosHdCg89zVColZR/Q6jKJRIScSusRKGBahAy
xstgYcbQCWy+PEUalbyegcoyERtgC3UvOvyyz/DFYSZA2GgL9+h3gihSR0tMyJlIEHlMkyD2SEG6
UWUbCQveh2qFMaQQHjPcGteymXHpsGN9VXf7lYqOXzq1RCWdVGtiI2DRB2+apJjcwR+VlBjytAla
I5praRN4K7u63h0YTpgQWkEDDrsLncENsSavdf0U59xVdgnLHHVoIYOE+P8LdyMGIgeYSpC2GEgs
luMJUTVULoyv+AzVyK/AHXeNSGlzhLj0bMaeLAp/fPceiXsLHg6zdYQEgqTDLH9GzVTEs6yHgjjm
2SLz38sVugcpuiIXIe10DKQyWVeAhZkyJdaIkZn6YOy0jFyl9RfgzhAJaLhn3w1Wne0xak1oZnuF
F+VsFa7+mRb2JILgjlvAQYF0YA8GRhN/fBWJ9/0JzbrhQfP1bx1h7JrEmwzUkh2ziBGMDeQHGgXn
iE0lVsXip4/F2xX/RZsroKbY5eqzYMAUVSwc/gpITH9w34FwGVsEcBe1JiJ+UgSEEJ0LNs0uwQ3Y
zMiPRSio4x/qNl+2AnKkk6M7qtLEUW259UGQOMGsrNovi2KTev3jfR0R0FjbFy1CKGYHoBHeSxp2
Rtcl8J9eALKpvTCLsHBHE3ZrGTED9/xky+vvxZSj0CVm9Lco20H0u4AJqfMWHgDZscc+oxi/bKxy
u8B8M+CAfqcvQ0cbt1lo5oEaOhNqLQIJzIcBQffVXHb4VTPhEyleOLGUJ42Yp4P/I6iAzHDvlqpq
9kN0wPpe/wZE1t02mwkDRm9hYCVGDBZGKAmIaboJTf3cqSB/I9/wrFQZL0ZCY+4yFvE+FyxF+Knm
KVIg4SWXWD2YWdEpE91gtEgA8aEON/WOmB10/ExoDHTyPfoDE2sJIB5YRweboNxjQ3XEVn0xBDXi
z8FuGvb0ih9hQzrH2R5VQskikt58d39LbkFLizyEN2D96D6noSvP02ealg25e4SqEyqV2nmIln96
q3KZkfRd789FVVt7oJ65KrvJ2Ug7i95g6kQFf0X0aO29jIE9fDTcV2/3R3mkgfhQ8OzmpAKLrgVB
H56791fb5Ek4dpP86jZfc5N+aTAA2BJbx12fqYRHMGbJZjzFZhoWx5aMGXKrMIoe7DffIER517Io
e6aR1tu+yV+6FbjU39FLvtCJ+Ul7wqbl7rVGN53fpgrJbbvbtVwUDUvRNC/LRbO0ujE2LaE73/gJ
zHJ+jeyhJnEK5GD+KPV9zseFMF3qRElIYo4u+Esy+eLFa7zPeNHDiWNWXaF5xNLsWFKTtKFFRbWE
K89/R141P999l+h2i9ZVVnrAAQ+OW3wB21GlnnFl6c2wcvN/v7CODAnUlDHFpYepM96gZZ8v/ibP
smJCE2qiYC7NlUs7QL1V0VNrShXTVSebqCeFF83QLtUbdh8PKAZJXQ/rHiq0jshU1EbJYNNZpcd2
WxAtw0qPWfBN2gnRDwsExpQdpZwvKyms3M1Asc6x2C40rPuG7jpn3nVOXuKWi977C2EV9czWsNcM
fEBcRtiyrwPdqPFpad+pKQoGBr3q1O4Cp5VKExeZ1CerSX61ItbiBDOw3GhFECm4kgrFyoUupYmz
Sh/BTHgV3t/NEyjJ1F/gTAy3rLEtphvKItJ/LWJ2GTs9Kw7IzRE4UkluPctXNVq4T1LSwSrL0ZpJ
Ie3sK821xRj0otlHpiLa73g+JpVhaY9bCkQIL8UhPV9cXDG1uxCJ1VaEIsUKU1bgFTGaWNfeEs9/
gG+R6I7V1HZdWPgsEBpvZNOszRDTfBl2fXszvo+5XOH/B9Zv+TQFRT2SqFUuF61SVTGbdTu3BooT
jOtmWs0tCZVwNu/OwdHhuojeGNHyVnwi65MwJcCaWhoABwMTjjsqxaLt0v3EFl6/pgxacyJt51mt
BmrPCOc4zQoY1LHMzGqSJRVqBJc2u1DR3MpYw6I0CcJw8c26rsKIuBddJZwFgb4IdxOjsl6mW0jA
xzeb++YT7iLCLjE/sl70NMTHxwFsrEa6wLYZUoXMzCCgVJCGnFytl2NuhCI0u9ryRRkVksmhH0Zc
CvtO5bM9y51THVkdwYlFaOa1EAU7bdMOkmE4rT9cD0OL1u9c8Y5F8It6Lv3Nkv+vA34fT3NVT0jN
CdKLwd1lQ0nJ0ITSWrd0zJtnxZYSAZ1h501btPTbNATsy5Mxz4/7GkVhJkCMBZIl/RrA//mrZE6D
Y30q1MftoCvN3wChD8zYHrdtMX6CT5W128IsxAAuXmsdmSZK/tQzlNG+5iU5X2/bBwZ/glr8mpf9
zWWICkxhEHXlirb5wuZP6oQww4CW/IPRz5u+xRvUhEHqELh2OggL4buyhCDbezj0MgQTPQunH+u4
enAclZKZUkp1YkpEMiWzeJKxejTgLybZn+JJr24EOra1toce7zZp8iplia7C1MIQQJrvwYt/To8B
X6lXir+dSc1FSg1/fkMvwQMuI9kqQE+J7XaVrJnj0mSxu3lRMw4pqRoZrxKEzAlg6R7HnxREPINS
HmlnX5FI2h563b75HfTukIpAPN6+2cIzMmD8p5uqokHDHoZTxYwqyU/LowYPhz5iUhJHRJabLxrH
YX1aGWL3a8dH/561HwR7Mwr7QVqcEJlyTv7Gsiqds9BbSccCXo9UDDDOjUvjBAB3fqKcUpwQDRhf
8ENAGWpaL5k16pTCFz+SUCli+zR7MF0uj7DvGTK6q0T3OLx+x81OO3Xrml9SMTak36NVqUMd00yd
rTJjow7jhMGAoL0zdhfv9fxQEee65MO3hAjSs8Cx3byr10lDccT5edBDMVVPfuQW0nxD2ngXk3R5
OLrTiyiIYqA8DMrB30W9q9A6fXCcN2wREWVt8P+SekG9tf+ovxyuMopa28ISndVRrCWEMJAusHz9
7NGaQ2SMh6TZ7i1F3MVTkaiSorZXggZJzuv06v+zbAZap2d+ne36bWkpOJvJ4KFB8zFNTkMNxSnX
arzFJlcLRDxu/I2MbgIxpAwpKGCa//rG26SMGXJTJ6gxIh1JuDC7sudhvCksj5EczDjHjJSAi83c
Bp+m/lxmPpja8RPwAZRupW67S660DGKWIBafpdzwzjp3lkoiv/OtD639369znfNeKO737XUL/MB9
agahHPZpEx7I0/iP78KA2mQP7xZMcDmBxKAcNGp6AHz/y+ynaq8LaaWtGjIvelUj5akd0c6fEgfp
F4m1vw/p6grmFMmtFd2KKEaWrrR3V4UoXcpL4gZ+9FqkSKVWt1IBeLrgIWs9brhIQLtEEi4AldWm
yrjlPjdTfcHN0XduSZbA0MW+CjCBy/YLEo70NVqZRY+myHaHkOKpQHEjB/YgPrP3RZWka7jz0ynv
WKLdUZnoZWlIYhS9BV0CsVbVmX/xNjSRBPxoxMtyWGcyDrNTVcRrjwJs+qAlJmk2yC0IYNfaECOT
0bsqFUHchPub3ULMKSo0BEsTW9Q1tEk05Ln24x//LFHglzDQb8w6iWYePfSnkq7VPEae9+0tFKbh
7Svlj8pB5Uyv/8iMrgds4qk7m8vonbAJZOtiqAFNAl/U0uaqNtWqxMQMYEDrwjZ8793hwG4Q27X/
2Rkepc3Lvt5ecKGWUYe4pkio/EsdHgQZ9bqZO285D1fTi/FVbKxArXCZ7it87LOtr9InoDz0WoGz
Fou2Wwa1xvV37/hVMPyh0T01IHh9a9dHJPJG9gQKTq/sPea3adprin4xSGJVzMCwKSfycjlIFtMC
3fKEOcl9PsQ+WkcfcmmFLpDZ8bXGRQbfSZl08C17WYmV9eZZWZ2xPS/ruz5MPouHi05ad2O8INK4
1Voh25SD/QBF+t69UnJGlXjhISJi4uU35pshbyhIJCZpql6p1rZptHoO4zw7lPJWZAFyUaJsrmg4
3eT7LLmy8mAXQ5HunTLvORmh3MAw7ACQeQ5e8Z2uHkyAmgTqMZi2ubH/vpSi3UyIk10ChZsoXtGA
YPjW0y7uYaehB4jrgV9D5Nk/5GVYsP7YI6F6bl70bdPTviCj6SjMbdxSDvtmKsGoVqQjqL2dOoOd
f5omnvnFbYJVKwsh/gXfzpYydQfgyFddvGfSjEydB7135Sf6a1u7/Dm3HlVgek/+DTeZKuuSmE4g
JkjzG9hkU1AcKlyEapt2108uPBR9YojucXjLcNJXs/UlvQyGfLYqno0wfM1MiRChNSzyTbd25oia
q3N8cD/oegtcrd4NWAzrr914WoLO+oO0tS9cS4U4he85LKlRA/cjc6vYPT+lbqXE9KKaYbd7QRLp
QwzGS9go9kIukz1cWt72gtWKVaNIMvhW2ZzkY9aNnGJufdkeVzZeWcwNqEkZJg1yN66748tY7Eeh
rUnN2lj8e1UzYMuIe4x03i0eRzY0IDdfCj3/fHX9WuwRcdgnDc8bVZ3T64QPp61NPbI6gUnRNH+s
gAfQH6oHagIUz339UDXpippqlwyNMbRNTVC/s2O5HK7XNaGkwBKhI1GAt0LL40bEBcKCKoNrGLL2
7thCHYRw+oMS8UG8MRy7g+rxZZQevRN65HnncXknGFFJU2txo86MROVMx4r/9n0jdbAczhzLPIav
QtHP0PJCnQ4Z0YN6+IzO0zPWsTRiN1O4e0V0J+6hb9/aRG+jUKloDKvSvsMNeysRCMFvFDn1EbAQ
9ZLKJlY7NmH1IlxZHfCM0afvvBfeMVIVUClmazCXihlmyT9qkVfl3cyLxKWkPkhEOjW9GnEKNk2w
ObB61z2Lg7B1gO9w59LLSFORNhCr3I6SxePRWCdiLbz9oSjZ3iTTxIWuF3ZKsxhuta+TVPjgW1TX
J03dNDKK4Rrpir0YHf6WVyACWzjxVYhgBZoYByiAVshqp4dHLfd0AMnBSamGtM1l0rxgeNKtN8qF
2dUhI5WWVwOKlVE2QnwVOqqowOufOuRLIPKZalYT48uk/34DFcSnvSBWgg87NAG/kYkftQdxL35R
fvUZbq+U0UnUd4hPxgGX0lLtA6Mh+u7mIpF7+kHiIUe//aZdLADZYDiyQxz+/53gEyqOud3fQLX9
m/SYKyTCry1Z0c9yU5BiRVKBxY5korQbX08HFokhN63I8feAzGXY77v/kNDo97rTY45Ym+79iiOM
FzQ7gtH30fprCDmUwHvZ03ejJJ9gQwxfDaCibEz+GYluNNSWZO7kr3/0UGbZKDVXDS9RbvPnebOl
ku2HuNx6eDz9/f+ougMW0QA7+xpzHOb6DUvOp341I1Cs6qh6KXWOIZanuyE3tIUoW9ocW0VUPofG
GuClH03Wlp7gUVfA+kTKy2viMSqwigOlBJEcGXYQRlcGvoWrH7KtpCig9xbI2iDk1di0CXqtZoSW
i5dgmkPAeBDY4EMnuUsx2WgDnJzaX48xg8v5fmsSnhGkitsDcPrDhPt1kMzVsgDC1Z3tPsB6n6QU
HvK+8jnXNjgSP9BdeVAIb5TJaWmCAoxiyAfhd8q5kK/HL41U7QWuI/tGW405LJvlTjD6vpU3jpe0
CA68yCq3V0wyhz4pItaMPmrP1AL3PmYktLnlXkrT78fw5KTESa5aD8WOk5mZ20tWNVBK7SdIeWKT
G41dV+Mc4P2Q0mRxf9oVtx7GBlTdnkRAhfAgQgznFP7aP92g8lx3mZ8zlLOmwipobQbXbj5i8+ee
4GNFcZl+UNJNIf5I5+Ji2ALtuPQxOthi/zQxnAm+OvBIsX9+x2Qe2nWCax+AfWdoY8fdHnV773Ve
ZE6ECStw9+cJCuwwa5d+IetjYHQLqXvY4CSoxORDzsS9fMk7GT+P6lFm7QQQK0LAIeQGBXdx7Mwf
aHrBKHt0MZHj1QwkIiC7l/aAIFTO9O0c8Ze9AluNBqSo8OtTQHkZ2o9kqZuYs3CutLzL3I+O1EsA
kJL6u3CTAuyavW/QTIMF7E3bPcuW6gcOd0SH6m2izNdFQsDNTYxCY/GTswxmdO37POEK/KbbePnP
yhivm5lesFTJysrUos1iO1QuWfdVLFyj8VTYe1IuRyQ/1ha+VeY3XaL1JLBF6pWwKLohSX/fASiZ
dmlfZnicu+bRutVOSbkG2/N3bzj4JNEJHyyb7SK0Zg8ZtG7LQNuDVDgG5tmDVMQ9VsZttJeKfhjw
dbU8GaR0CZNPHb+KYp3emUbxFmILg8ZNjAj8LPQxzPRtfI3aPhj0ROfFIX9nMRQZEMx+nOAd8nL6
yskYZATjqAEsrs7QuOvugkOxPoLpVDuh/XmeeWCGbP3NuR+FZmg/9KMe8K19KgmYpsZ9qFjwwVlt
wLgaOrLhgQCy4aTyGLPGvMKJYbq5zpYYGVjJGMjVipr3Yd602SArZ0v40M8xUv7MP3O3UWURj1lF
H6YNUh8P+3WRkQ0WX+YyEe+rfPQmQKNT76woXs61lFi1uJ2szvZoKUH7zBbBpIujf167mAw5X70c
+pZowMebFkgrbTpf89Iv7aY6mnzJUj7BZjis1MzQmcbZ9zqQtP8ChaEBtetwUGPs2Oa5ErLk1ivM
xPhqHSvfT18IRFe/oZ7NMWSql4bnPEenuIy1DXlxdoYbCrTDv5c2Cmx0VS7yrMwBGsRPSGeq8tcl
i1duJU5FBrE54cWcbyApJCE7jvgBOv44E5W6J+18vJVcpK/WvON9GVxfSjmj+LjJGFAnHSocFzmD
wSRMn2Cv4bOp+66zQVrk0I8UD74kn8frvbxPq+mQrYYQJ4XNU0fJhxYN7MOtx9eYUvcbVtyX/CLC
xhykkGEsS7bsmSjN6d7OS4runs4V8G5rBrvjZ8/WusujYNyghak9/CncgrrIrSBKRP/2LE8d2jvA
YOfljofzEegMqJO8avf4vZ+NFfcx6DKTmsPI7oPV2WTxgEMTP69CGG8ksgBXtfsa8E1yxdkcjQ37
bLG2/aXtE5RBlFkbRs26t4qJy5kkvUjRgRvcy901QI0N9gZj9/Knra6fLOn6ns7JnSB1PX8eOthx
Pz4UHGwYCj+ERYfaof5qY6KZq1FWqNucCmjEHYDYJ9BJvai/ibrUy1xrR6BX4AuFkzA7EvP9wcuR
Pv4N1Uu3el4Pyqgz/z3ovsfWLKFp6uMFx4JmePiMO4hYVS1WPJKAzwqMM6rGuoWFx4gPQTXqdQgw
Ha16LBb5vp6umYlvO6QPFFMjY639obXeoXtGhr3JYA7ZUzwTkC46RvvnomKB21sjqvXBEVGwmae+
MyPbwcEHhg0HtZgPd3nLol4VNMlR5vCK6ajG5oVE3bUK8NCV3CWmLYwatsVbKTdi5j5FMpujPnyO
yO2imWHGg6M7R2T1Vgr2njT9Bq2Uk6eHRoP8zEQvvJiy5MWTpJuh4FgrJR+8CfrUpXXo7JZzqrjZ
mBJD18GvaJsPC6WFKpQ36+FE6UPR39o8xDbqiG1FBFbMFQgBTqhtJg1+eocXNbgVFZHovRepaLwf
heR9nCWWiUYHG/3dD1R8PVLG0Ge9KPsEyIP3VnmbjEJEsUnTctWRkvS/pGEqLbCbe6ZgpAu7nW1M
sCt7hwYnTlXKa+sEhFF+Bt0iUZGztToiaQR6gH2Oaob32RNEj+HO+ovV/uM9QMykiqTopBL8Auuo
Sr/eBv8WixAsLNbl0nLq3MCGB04lYnfaJgkoTSNL5bTdpppaLiD0n/64asD7efoBMWXOcZpV5v1P
nXYRej4zc7MfVz4VytWMpTfACQXfA46ZOJ5mB3ubHBe0eKmS7Zt89UeoHDQP1wH3KjrsswtrCNN5
LlptEfuoE20xSLIoqmnlnop07fkeasWGQGmMpxDXV7tJzGexFC+uCo9uInqbNXhiskRS/QbQPVpb
89X/+wac40QDNrjoQz57MnO+yST25SHYYJampakJRzT2zEt+2dzsyIDPu5TJcdRvjiRjxf/QQeYL
biMHw3MfVeTt5bPGIEnHL4+fpFrTOnxSP3ZSKYCJKW95FzpoY0cQ02ZbH0XOVzpImW+sj4u1Phiu
wLQvZhxD8oelYTaXKduQKVB8wRhEGuKOc4wLWauyneoXv7TBHcC3e3fLdN5r3aTDBdZmQukXMs5u
c14sgloKs05z2DdZWbHUBAapsPv9kyol37WdVUSxRb7ctM5VWftQ+LrvnhrPbrY3E+xlPJSuvWo6
noPTZbzgiXVZKzmdCBAn8hEYfn7T+dMndbHVebORPo7hb1zKaPJPzh40+5rY7GMGLnVngf3vTV4c
Rv3/h9Fm9RZEJgFaEJ6xecmpdVPpzO/zfYv/V5m3jSSDIWHVQrqM9XY+EWf5MNqV4RZT12BITk2Y
1y43cATYGxeSg2DHaYdHYfJXAoqbrHHu/LaKZg6fR/aa33x8Z8hVmAP6IKv/KXB9kWIqzxGl5ioD
uVT/rjYDT0/qtRyi/tIwpB41b9KprjNOIoKq1gARgK+c4mUk569fG6PxgUAuQwTlnODMJfJXmGXD
LITrk0ZKQpB42X+tZYVpDvUh6OVKC3GCxStr4CmuJuG6eQKBXPsiVIwflCg3Ey9gUA1GOSDn88h+
j95gCChuT6vX0XdaZRCsa4oeGF49GdTUHlq9nwchDVBH2H+KbzEWgXG5xKLN4iF4/VNKAefNCuVs
pM925T9lpsbIBiYNj8F7gIkzXe6Pt/IewrMbwXcOe8kHP/+xLjuBs2avfYjVorJ+cjqqNw1txejP
glXgxzYvdQYMV1C8esBoghKjVg7/3TzD0pl/g3bk6035OfR9e+MCJBU98vC7I+t21Bu7ifhvAily
ziLc6d17LzDj170FuDksHfB7FNiqCFngRzGugMRR5wgJOAb0gFw6mejD9BN1pv17k40CsrBh2kN/
p03+Sw8CZWpOflen7KafBNfJOTeAvSMndU0IAhZXdxCdeOmYaXA4tB5oqaXWnMKI8munQOB1k+pE
ucIG1E6PWPBUdYC+v8YYtGdhndlswpTTZC5I2LEUU6DVntGgmhyveGfoE6uJXEGJe017Wxtj1qq1
+0Jwt1jW+Bm8LwQWH2NmFviEzAvQRpYHc3Q5Jfy+m8gSsTeetWISAyCJQsRMiX1hHq4GnyfbnqXg
8ohQOI9T5bPAyHeH8+8y6OCQQP27lP3cFBn1Sv5k7tmtu0AjKPrn4ttS9o//CJoNupqeF0vZiTwh
xiC+wb7JDO2SM66mIhG21Vz+U5f6qVApPXqnaOwr07aHMmRASnURIsP0tABkRC9GnpfAPE4tVoaf
ppbV1QsLfj0sMkZ8DZy+8YngLIkMpxm9Hv7bAjzJnwXMqqMLYMFnCj+T/rlIv33nAufBt1kuu2Up
6t6n03PvDNKTvgfNbgTsGWQ6+3M9TPSc5ZQnclSW0IMEF0TJREElEv8MZSDdaxvGokktDhL3sYIn
UK0AbIgPjYNo2tlJcGCe7zBSl5xuZ1v9OYtd657WLmSwfiNgmOUT0RCOkklensgdHvXue2yb6GG2
OchpeSaYGnML7ENRET2iGDiujiHMaWG1DOheHJ0daMly3SA1Jq5YhRuHEN3/DvMf/spyjvG3Smtd
nSraouxvA5/TOnsTZH312VPJpBd9uV4To+jpeTMFO9Bv+RtI6IuNEb/5cjFlDYNFh+Zvjw1SKh8H
GLxsPFsnDkRSbvdjh9zLpZN9sSeU6ePcu45vbydPX3D/2S3weJvPOjZET/ByLeRMpWxbNkOzmZUg
Bab20viXObMdcQ1Q5YwhW0sgV2YnfLAgguqy0mCSXeqSXAgYeUqboxui56fTkp1sYHOWal6mERil
T/EqevJyt8qdN874lKFiCK/Qpv7yXYaC96HAph9KXW+5o9ixlscC/8D6EGmhE2/ht6CJUzOMFfEe
Ll28EYhiSRfBtor9qfRLZBSqIboXRuPAmB+hYsR/7nm/GgqnlMMDfoy298XkB+J0BjwqnBFgV5Pg
oRTpZvZKmHABmkohLh+aNd6Q3XY7369t+JEepXWrLxnB6TvVgboeSIM+76qnlTxX082j9cMdrzIr
ZPnYfKwzKMmwwmAcyeNkrOBx7su8878TxUaUh++pU9hPPx+phaUSe081NSCTEvjKjQbNtWNBGwYB
qm7azIWwRj75cm6r7xqNdzgBqqL64hkk6mcpr4cV/uXN5diTwDAlK29Cl+dXFfk3ufxZWjEv/hjz
mueYd0maF9jyBm5ayhYdeHuVWU/5cxEAVVrk5vtKBxdiwuanXhe2e2/Ux+T8EFYoWZh+FDVJMh9o
vtRrV44UqTQRcvAJ5keoWxTwrj0JF8gsYfS6n/1xwH8jdL3PA7Xbw4D093ZBoMJ7Ij9YQZv02cdP
qgqb8bdivZcd8xkR8m9siTf4nyE3wJclWxcQxVVXr3Z+VVCMTeZgC/mHN8meEa6rkCrMWz6BlXKw
zxikzDl7DuqrpTIfa2j8qz+FSrwzS7pjBFVhDAUd33xP7LXpWP+LQHkDiZBupndBdf7DSsB+E3Ns
XATYWRjD/cnamqMkFOntp2+RznIccvUhKKJHiFiDLT+tFE79JpeYCtOzhDLKUeRsjTZalJh4AebJ
LCKj3nuXcnLQ1u7QjT8500dhnxZB2JskEGNdGwg4h9SrCYQn1HGYuJp1u3i4wX0vH1pEd47gReSC
u5Y/Eoxpma9om23DU3ke8Kz94evTyMO5S0Pc47SRancC7/EX6Nac4LalkMrVjbjTkp7XboQYG/Hw
SMiTBCm146UlCHyVsJAGVaHcO771vj0rQwqI6P1TtsRWuHBmlMV4uFNzXap2MbCa0xRIrd+60Lkx
UD0FyjYbEJUm/F7X/2V5fGMCGUY2Vzhs9/ihz4iE5K22vcfczayVZFZ1cjrlTGseDyjg02hGscYJ
4FRrWID4EO9tWHMawoCdxMVyDJ7273bpP354vBzMvAsdSavOZoasZR0vhVUajtu5F6D2Ok3Ignzz
Y4DSCAQdWnxN7DewBpDEG1YoP4LFIAPSSVvHo+hPV5r7CdbRcQ10jYaHVHckyXV2gTBHYdesZ0OF
H6rZnJ5OqbJdDWny1Ce3vpaarUcSYnIvwmSlqAcphpyE8ePi1YuzwWyeNWrDJOjTgKrxXvcX6xKG
NTT4N28pFbqg4WQuFreGgf2HZ8agRrWg5r+ehkWW1+jVGYu4GvFg4jjCdcBG1t14oQ6ct7AoasG1
C4XMEu5lETyu1kYcvsuDU+OaxMJ9kBzami8BS8mvRjH92p4AxdPcRG4rzDDiV5UUIhjUXHwHEn3W
M/LYU95nH1HOvm1emuKFB4dY00Q2CS3jcOWSnkN7yhSG6P6NZmu4LAvdEM5hreFQbIOQLyoe8eLT
T9A3ukxUlVJBoHf953L23Oq+fJraKub5Fs0fH3wiFMC4UgwMgeJBbIneGV0VFKQZpx83puyUxp2q
3rMoY2is+DtXF0qx28y/Hjg1o20KXAs8I7sDjyOXFcppV+cn/TXM5Aw0zkIyIpFTLturBwPrAe48
8Y75nVnsVMbgVbp/NTZI1PNOiSQrIGzv/aqzlWIbu2VxY23FVzvKnnWjS7CxbJmhNJCvMcfl+B+S
2C+cIJ9oRQ6WO4Hbfv3C7COPjeCTbYMVi6eAw/s00yxgV/ZbX0oTsvFTUGWpyHS6hkSPZ7pbRNIh
Lmf6RuM9T+nh+DCVHHNRXm9iqdcN//ZSRU2kKNvNXPIU0oUgZPvejc33UPLJh0MdR4Lu792RgHFa
3I/5WX4K4Qd29jUTWuM8x4Zas5miz6PLN2zOeh3Q9Lp1MfvL/Mioz6sYn3km6Wl/bboiPG8tkn6g
lPFvSM5wKm2Z/adYggHSZ49PqV6+m2XGl9yxKuKcESJxbmw0bobr4W71K8cIy1OQZbhKc+KeglrQ
KgpAJpMVd6aBV8WI/sUhpPmfQzdVr/Sv3p/kKgbj7q7yeFccSlRp95n9cnkB3nKDuKf21X5kfaqk
NlQb85QpurcRx09+s0RPMLYzUKRWYd1DjrjWeKnqlJu6Gao4mxYe76zz6jHZh0dHAKWIlrHRoNmL
1wC7X6fswk5VgkSG2YzjJC+cYryVQF/vLjBID872i3Py0ovhdA4x80KRIYqSIkWTheS6/G4Fvh1T
xVVJ8s/gVF/WcmLo0KrETCBbdSL+MPbqAjYFNxASBG+w0fdv8wn91FphJiE13XcPQr7jMioyyWZN
GRqJktgFkkODcoJdsuNrWxA9BUov53475M7wFU2ZXxgQJTdBtXzGDzb89JPoVh6lhb1kgEF4Jz+k
suzJ+y0B/N+/Tf86R3hP7MCB3pa4UmxxHwUmLEnSUE7H++5YfosjSXT6wJNDIqUflOrhBX62fajf
+tSrDPDYZvEzoahs7YzU/y/z9unnELGymUP0wR/C7YzsygcDRJShXtQbRa27ZEVujRZOsdgvg3rY
FxKKXoLOrlk+rPphi6O2YjOlfhPIHcRGx3X8DXHSiwOFY94J78QiCD4kw+CVwHZ7ytqqpFhOPsqs
dY6WSZdUrs4d3Dmw7/e8gKaD3/KdEZl4dm0g5EhntKtZfWHAvE9yGQb9+8SXrdRwDAXEHx4+bWFb
GE1ySF4V4D0M8e2NaoSFI7ssr2+2/6KtOAuteaYWmIyOrtyfokh/fYBad/YJKTlH24lf6fZOiKUt
VfG7qqOpW/f9mv9L5/O/4NvsQvzPYml7jG4GEezt3KMM7dPYYF9w4RL5jiPn63ZSYPYB9F2XxVkE
gBlQ104C3tsyQ1SmDik+az22lUnWEb1cD0Linpa/NvNh2mX8vivew9xLtPmyL0jcI7XvPlL9jWZL
um/y0lL3HOHE7S6mprjJvhJx6yDUg8GfPvfKij1ESftuu6T07yYwoW04BU/8+iyU3guruhNyw47o
dIlndIwTWXlHhIS6bg+FcR4Pkyo0dbmmQpDFqynwJ1YlWfV13qRyjQVQIhO+RsyUyjwoSq5fIZuQ
4SegOxfQiRCysLXiGNcqARYaPnAVe0BAoJx1kdS/cUUTbepYvKz+jJhJ+0r/yiAxKVwNFf2WJ9fa
6lUZ8P8xPbOT8mdWCieg3BB8Adyf7bAbTKYZlDyJi0PNgfmLz5qeqHxPmG8mdGIzcHXSy0wi27CI
0n4XlJWCIMhqT3nDlWQpbAbH7OMtPP2u78uGSJUbt3nbtQCl5Q6Axw5TYNFGkvr9MD94zJDKLQtb
L22AEgcwbGd/6jNEfnhg3T+SZ5lUzZnUIv8Wo+UzBEvvAs+4DLDfTxjzIC94e9sE5ITe8IUfsP4F
uY6oGeaYmNy6MKgI7IdYVb2CA7tkGHlT+KX3cxvmo8SLch9TKpht1MymluTFzB3RWfLXvRoQjKEU
nQc2atHoZ095vI3C6Gwb0xJiCl9kYPzWcRhDt65ju6X18LOuEX+mz6BN60yT2NGYgUTR5LPotvAS
jd2idOSU7/V9gwXgnwZs43haYghdpO5t9mbfq5k5Un+AIP6v/SO2F7Gn+sb3pYpR+ltmrotpp/lD
PhGxg+LWB3RsNMKUGfD6gqQOLJEq7qX2WBkC+SL0Ev/F8wZGeLguGFixJDiDocCigiWXLF8Z/+uu
KtrZQiu5HDOiQNr3669zwHAnFVSCzlf31w2u4qAGk54ZLsa8B27ydKMbe0dlKumyuQvhgk2UQ679
WR1J3CTpM3HF/42MJEMVBRKOW7siTwjnTqVlO8KCJxc2kLVcqMe92n9TLDGixLJeoO0nC+PLxbBj
pXrjoTaK2tPv8ChqHbsmM8oB8aV1BAgm5+S3U0LP0A9sgdf52msXwSYs27xvJ4khhw+JjFQrEHgR
Z5q+otrH0Q/PVgzmdet5IbUgXEJHZNYrUzpp5WXibVi0jIDl8KC63uLQbYfZ7Nwe8qXW5CBbZbqz
jz9vTQwVTC2ZaXctGfGV+335chXhcneiL5HoMYdymEjz4KkdJ+5LIyGWEs2whlEjmXmzibdhbNJr
TT7BiTD/ufS0lwifSsvFxYM4CG70NVXxkyc8cfcxJ1bahaMlpvH9AoHuO2KhSVg0eBB2BUHeRqBZ
3n+XGsx+jI+5aHOC4PNGtAizZFSBFE6fsobtbNpMeeTdjBtAfa6fVI5dQOHUvy/jfYL617moIoot
CVfHiL257bX5FrUcHbe+yluETZoeDVhKSKa+YZopx8wX7z+ag0pZ8KMvaDJpepeYbuzL/a03yT0t
BxdqxYGTSv3eBZD5EXQn6NmafS5+XNlhx7EaGxPLMSFgN6hegxjvjkz55yMkja9fIWr3baMZS1QT
fTIKq0+srlgj6pNLcaQ3tAyKelz73OvFPj/40x01A2bJoXOaWs0kajLEBu4Du9jCQridvHSx6URl
y6ABSOvU00LIJzB+TlYaEnGHmP1LsHTqCDIwbJrpGS5w0213UiMS7T+Oj8S97mECOpyR1tf5dx5h
Pa1wUcrPyLaeH6xgQzjdllFxS86d5L9aZbPKr92Uxv9YZvCjjDG2gi61/m8OU1p/V1/Up94gw1c8
o0+tT2qFpk6X1wxnOXKXgKmjkd2qzF8XM1meJO2KHodhyHJn/N04m6tGzaVwIhq3e+qF+dk49NhD
rpn7iq+HoTwuOtYNNix8fmu0equ+Ni5yXzC0wUozVY30CHjup+T2fjd2UjGjuDxDbbLXrGgsN0uB
CmT1rJIVaCIwk73k0a/zWxI4SXnDTQenRjBARvubUrZYtNDFHjgpujl22mhiRUJwKQti8p3hNktV
jc+iKuIQWVHWGjny9VcQ2wiCP/tQAHIqmABwlqPg2i8bU69JGUWDnwabAxajtANeeseAhVGxy9Qe
gLICWXrvrvIQU0juVkEULCiEWzE5peBeVNf/HzHjcWU80IIQlfeycliWYc5bSoDskoR6ieMQs/Ma
g/o6ES7IEgvUWElMXVfgTr/D7jR9DdslFqXeB8IJJbE1hM78OY+xwFGYHYP2cmvcnuxkhfucMPI5
IAJJ6EoI9ES/gsBmgVPd30t5SHgAXpNKqctGM0QWmMDHToGvzaAqZL13HZdoDvuMIH6vqGYKruhZ
qYHidzKiVDyciUlCeJ4aV0xWtCZwvQJV6kY+tdWum3SFkCjqajWC/DdZBWM6VtyOPya7f+rVRnCC
XXqbZvMv/JDng2rPHZ+HftWTkhC4XqGr2m/Ag49LfuWUo5OrU7wjGGm1H/LebM19trJeNAd4OuLS
FUKa4+0IkMUtm7va82DaW3Ep4IWGYZsaeFS2Obhx+PdzdLzuY+v/f4EeSl+CuylLUE2GeI+ujOA8
L4J3BmmFX7b8f1Gl5uMaBihqhTe7RORIoOZfluOVxYwGg2EAACgYxppiQErNE+TRku06f0yAA/Zf
yPGnxHqBov1EBgqBBCFevOe+DAZVG3XpCx7jp9dDIhMQ/Gx1wfcDY9DjaBmqSgMCJ1zW+tmWAPWW
1Y0VoDUXXF9wTUJNG1NpNdEWapKBVWP3mVqGpSgQRBIJyFOWJ9KzRZJDNZN4gSvgy89Rli1Dx5XD
+M1khGRwCk8fXuZOj9/dhpfm+F0LlJfRhqERlAFZY07V1e5hRSazMIqexKxEN6f4R+bvFmIP8sWN
Ng7BgK9bxDHyZVcom8rmLNy5Gl8z3H+WQOPDUYsDXHqfvavwO1zZZjTSq1cCycp+BJ2PVeffKz51
/1sN86aoozB+IIq7G8MFv7Ggh7DzL5Uiyt6YT0kG3ND/nrGCuLUfVxomLa/Vb+/k+smP8jfM1Hv5
8zY2QzJlGbgvbVzu7fgAgcNJPuDRb4Tr/Yloy6YfVAPxHLKD2N0Qp5XTYNIFUZz23fFZaulWCu3l
TLuElpzIXEc6UY8+Bch2qifhtbXewDn/Nar5yenHRxVBpuJJ/CrmLIf4S/jAMlSmgm7yIPPoc9YL
QWVTMX8lreChuFjJOd/BoiZTpoHS+MZjmLIfV8P6ojUXDhFcBk/narsIigz49U3srf9yY6LIVpGl
2liIt4m1P3+BxtxSmjDSnH9fDSlevIAovyAeIpM5FHjXolTdxncmawqZHfNfpIw6b1Xk89+IRj6c
5w4rOm/mrb7+sErtSMdZz+K+r+RLNnXgEsy4TSsxPaYeGCc+XJcPhif8FAlIFucap6qJyRcG6Zyb
IWbbt9qYMKlfk8qRDuhOuzeFqYzhgK7aINZi73hjiWFQgFJUqVoQFC45zv64yTIzzdpsQmiBXlIA
nSreNq30NzIBw24UInHLiU3tIfizrjd3ayheiGNsHKSc5Ai8R4yWkX+Mfq6ucYg2RzVIdAJMPFX+
AZWkaeR1hjXNy4Lv5HrAQQ4Ih4NIH0Mmv6DfJluebY6LKUp9wBeYmrowKz+6HAqB9/BRvoZ+rDs7
lC9Rluki7VXjcUECc9RFtRt+Gia5dJP2wn62cPIcouoxrYDaEW9bgUwoevTXTzlsFb2XZmndleAR
x7+HADAeXKlUkqnNZPYrLqeu6yQ+0GZhGFPFMgCrKZQwdlKqYbQ+EoiVc+LIEoE/m801DQWixuhE
wAnNhN8m9W6W0Wn32e5XLTeFIbvivwWqDpMn/Q0sSxNrG38qdPJEWkiDXC1LvYl73kIyVe3HbhIJ
5CJ3Ilt9/KQp+QIJ/q9bnwPtoSGFVvKo1VdakVBlgHekC1pKjAviYRHXiwRa5AGjXmD2JPac0kMW
p248pwI96H/IxOTeWt8s77hcy2JLVcYYI4BiRtAeU20+kbbNJv1JSKV3Sg3tKVszlxQeAeybXh8O
acnRCP4VV7Nrb0+4qHEPvwJisee1xkaYfIsVlOdJObMtG4fYerv2jY+EJF4St/68donscp2Gki5C
mumAOEL4nRJ3mQaBJH/WnaOs9TGLkqSG35ztEvyoM1jQbetjk9DgR76myh3ZvqaDm2UYhol5FCGE
wODmxBg8A0Hi3K7wqca36960x7T9f4VMNVh82u6h/CunbxW1m7PtybT7bj1xkqjwcZ+OUlDRQvMH
cYr+q+09HvZXMwg8cqsOmrq82EGoZ84yjA/bx2yDrh7tK3WXmOijTEKstfcIG/LqR8KAbVZi2yHv
ql03RXMhmk9kD6x8Z7TgZikMTWxB5EqO0FS2TXb7JqJE1miYOBxQVi/NLfhZ4N6Lm4AguGA4d3qf
TaFqZ3y8rTgrmBoo75g3Oh/v3SxCUab/GxZnkTtdzFc3cyjnyQD59j6GanIgp3W2Gk4mGpsvjzFz
0ksUHg2q8UAOpiDtL0xJA4BBascIUoyNRlXa/p2qptxWYvNfDo+m5DJxqgd+QgC8QY5KDdUGLL31
sFAi7VgQaAkV3ifoFHfJS4vg2XImlae8U9B2bk2hfEaNEYi7mkWcHvqw/6pMk6llwLb6zlZY42bI
dKZGcM1uGGGLt943xOlclJa6QDpTjq7d4/ffB2U2MfXsAlqmKuRRkvmwTg7TBqBecAC4xJMGFoq3
evr4+jaO40oQUT+I8bukMLtkJcD2rUp600mchhwlMPn20n7rLTzIZyMyTZ8tKEMbHaylXt987pJS
reKJCt+JAzpe+LBy79gmlYeKkSunSFybKE/v5nZC2DGdwUZHNhFdzxeStPGXmZNsuc/gmKkBY/NH
yVZ8tMizn1HspvnRAlyxSTDMsmkMGMgEYhyIh42jIkUu8HzLBJvxTSL6+9MhTxNey2lqJUQbBrVH
j24iYOoyC0C1T5ZNJnXMfcgVzvDuRrJE3xIusDrcs21hIS/EL6c3acgm+itk4UmdBGRhcCZ6qR6w
iXX/N9F95vvO00mX7P2p0nBGk6p+gX6Vh1nqJXv9/1ZIBC1e0xCusBdSPaMY8yvA7OqBUQi01lD0
FayMaxGNPjfVbRgwt6sGTuPfB/duH/0VG5bBK7iPcLA2/pEiINCEMOASTSFs6YPCnzft+7qcjZIv
NisTnm9L/pZGJrZQICmgNWO1fYktw3B9b7yCUMXmLCK+IDQQ3eJGywG7UEVQhh38mWXbbho9R5FW
yuH4hhYx7KSaVBElUpHrdYmUkNsPMNTyalAMxZfY2U5aVUAixjhMHTKlO3V5fq51Vgr4+Ogx/933
GUQDEtFey7KEV41Uo9jnpgYWuVvt631m/we8UG+0F0Vc54qOLilM9Mv2UWQQGTE0wtzHXhcHdL59
aUGilTPK+rq9hLHX1nu0woFseJU4iWEpr7vTS69hkeIV/cD/lsk8kaHXHUPIloj7XQCHd4AhHX6J
1NMI3ERgrBtK2KiAGMxPLONkh7Wmx0ZRDJJHJAMUW4XvuSGrBMGPO6NJNs/dN+aOrTWFtdUk29xw
3fMCupagf1K/3+mlj2Bm3cUzoV/+Gr8rJDzx7DCsZO4/YVoPbiJ3FG7y3XZQtCQKD2GJ/tlSeAkC
7ldW10O+Z3497wYioWtlH0E/JrugQNfBzoCjy4V4kSUwVQiBo4v9IqWND2Q9K4Dyko/PrpB7Ouov
T4eNDIz6fwHSfLru4al0bQ8/vrUjrvi0xT4Q2wdi8h5aJfYNSdNeCw8syYYC74TydJcKDDTbmMRO
K1Kqq+mRXmm34a7YNWXH1v7kAFJwaO2+eBjN/OPcyunvLx0aao6btZutVRaWQdPtmYjbZOI/sQeI
pz0++olIUFrl24l8CNC3bSGTxfdnOqqaxb/2YzTqc+EC4Fzwk75R7ulqiwvi7gAzg/lFre1SbncU
EWePb6OXRhnHbJmkGGcbeACL0pT5jaXsQIkud6PY3kOYXFtl7ItPoxZgdFodU6pLlT8nwjZ0zqfO
gL+MgzNyyuSyqCwUxoVvV+Nvzzag768xfDqw7Dmwu+4BC/4WFsR+KP6bA8s1oKLgbM0GbvN7ZE6T
WP6TxrNSP4EoWzqQgrAl6KGW/boR9i2V/9WWErRUoVxxjs4FrawIny4MmpnzefLP1av2KwRlmgCK
qZckIA6B7WOE91kJmi7Jda1Uzoc6YGGQ2HRwux9BwyDH4PVQndvKcmo8D9JrYnH/8KOiLrQaUiA/
G9nmhkDw8e3O1qfkKLIz5JrVd1WkzMwc5XsJHJD2pXVGPzXlKC5pipGBd09XeKqTEQ7aseqFfj68
jnrPtyrCImds3CLwpdEYMrbRvwrGuIency3tEAga7kguzlmYxZie9f7qocHhCP2SQ0XFagWWRWZE
8PPj9HpZCKbwAYBjJJjJIkJt7mAp2YerLD+vUPsoy8+YX6I0/TjldS4gGKE399NIsauCsQVJdSrL
fZ6gW3naf1Qk00n1gef8j9DWDsDTjgyy9M9AnG5dytc5tb2PXDrkCrTDVVDGFCFLZ5pcO7G5WHpr
hal7OiFQ9bEINZ97K9LbTl+B1ScPWL7dlZ2Nmqw1QpJcSq0KhCR+bSc7EMu0oWwyqn4bgiVtd9f5
nmoT4yDypoqPnfb7y0gX3DJC0QFjg3ngjUfRMk2hcaSS64MvlPfvB+KTbJyjf/AHymtiDIgCMeIA
S19OTJRa0NBhm9ArJO7ibuXKjI/knYLQRq+WHV+PipLMqQk8cA/i+vzUg+Rbx1uSnUqKnMkaO1c7
Ru9LAAIDyjXsEKDL2opP6k4mpv/+xOPf5pzSUMqJHmObzneJhO9bo/kpErTkylWKajX7Rn+6bxpC
r84fJBq9Ka6FT8r1hU2bjkU656YBxc/JG8RIPOeow+pyKutQy2hoNHRw5kH9DNl6ME+yxK9plMVc
/M6mMeX7se3Cq7gABsLaUOCmH5hPjXVKCL6kzvAaQtdRyCIxFWutveby3s2k3nE9tKS2Om6viF75
Wbg29tbeQJs9NWc51KB7onwjrcii/EELFaQQW09Dj/cvcEd+vTDqAS+K8td29TVROCbVWebj5tXi
DdPmQthbgpyG4Cb2xnwhZz8L6a4Pb4ndk7xM+EEP7QmeXu0tL3Wr6tFd/vGa912qQ1OwM3VXIlcA
eaV42UDU/50sDjqMynefHKYwS+QQ8jaSK1swBdx0UrtzvHyjQBpDtepnG2GdnyCGl2HBCnTvtcan
H89kL5r5azOmTW7d0QBIui/op7cT9gJe2wUVtxr3xjx7WDJJWrFbhcbVQYvMAPdVZynUjL5jpLTZ
mOmefJnxWtb/6yfJbrYAvo1ls8SJNEstc+6ifv5Ub5QNFAqI+y8DxVXLYcZWgE5VXaxAmG5eeCPf
KffoAZb14n00VxL40dATIXchpb2SfJSpzjDvmQqNlW4WAJFB0CFwpnpBziRKytL6oFI/4rvOlh2p
WIoFziGsRC9UPlUTUQ/tbn3yKHAz1kZqRJ3bW1xQ/38ZrMvPPIHG+TO18qehdUJa59MIcjyEByNJ
d3+Fp+gaZ5vC1p6cMM8C4qXBBhoLlHr2ClH11Top5P8JoOHgREAew4/3vjzcU+KI+lWnVIbaJluZ
+cGOuUwdP3NUuss71r0/vdmo8ZvBgtV8HW1KJouhL4mFp4t/8Xriqw0C59obah48zctxaQy7wGFX
ThjVWM3tO84KCsy5mZLrNFxHrp3GrGlwdFSfYWgysTYQwkYneJJHenmuQvEe10DKJbTEokvWFnN8
jQGco4hFbab+l1q/85uICweFjyxmR9EaSIxZCd2Id5+tWh3QjIgAXXxoKJrIAW6zzFOe62EfSXzs
IZbVSey0aWsH/HQcp9mQxQHjDPIZ6xHqYZnFs9BnHS6PZSZTVkAl0FzkImxwHbpPhhwvtmYn+YGl
vKpyeRHxHb1FI3iuMyQxiEkXC9lagDHkSIfBwDKzHygndiYfuoJzMwoRA9GffUKagGhJNCuJ6Nfy
wy/dUrmX/yXMNhbJAG6CckFSydq5K7Mqz3Deo4x3QqskBUpIw9/p9QZoR2Hdos8fcZepVF2Y8amc
5cO4aDan+12qscVZMAVLoFbxzRY2DE44ejrF0/c10T2ahHw5WerBUJAB5ed+T2PN8tA3WB+7Wsg4
xCMDdALQyh5d9IYf9vaUcibzOwTmpduf8FG7HAUvCQf5vY5Ev8wArr/QMYUVLfyHHoS1XVu7sTsx
Nn7noi4aeZZf19n3nzrohvHmmr+FtWWvuhaMPrJVdtAtv30E4b81zCg8Jd9v9ZcGO20t4F+VcDw2
x4jdtxcXzQTlo5naywYpsK7QVw5URLNGdKDcx05wk8y8/MbpagSF8CaSsw0wSovniKr0pJifepCn
Vsu1diQ5+XwLL+l0SUhkCGTr18w0vcFek/u/xEKyi1XHA+PF/X8D5VMreIDVGjZqqxx0lrJpDRAq
qisy5FaLRWUXRtG/2+CW95Ciki+s3GnbkRRgBV81lwQuiRYnHuC3tF1rmM+VJ2LWcNrRm5/lsMk/
TDBu/wQEoL0OgFWCBUoE6LKMZg5U0rSZSGfnbv0YaVLnhWUc3nYX3TPi5U9LN6bjfrgj2FL3FOuG
3feRDWWTIpoB4DOD8Y6+aSjnCpV8CSKDgkTK/HMPJZOQVTiheMh3vBh2u3ZJo4pPRyjYhpb74xlD
oTFle2KEqtFYiZmwkPCUnSpX6St6cyROLC0loySnqkUsgO7L+AVEBKuhcOXXEeLPsdEdGVqy3gYg
SWKylbt348YyMGZELagdmqazoXx2GZ7e/uZbRHaRCRhK3BdMietFyQdaeOOAR6m5EvE8EHOS+hkI
r5paiKuNX7U/2g6qz8aaW/HO/UtzSZpqqoOMjTY7DxTqztjChnCdfye/oyirJqphGyLfNHyk2zRx
jzy1+ti98b2Q5JT2o1QMc6M1x02IWmcwDJC3SAS0FHTnNI4p+Gby3q/mdd4yYsuTQO4y4G/Xd30Q
zAkxktGGLg7PzKqY9pId2EF7sq+0rpZ1e+D9r3nRdQ1yE55HyPmo6aR0B30nqk9R1jqZIC+5p8Ad
jb66LXZj9G91IgR3CQUt4yotDTmLsdCbb8y3pe+N8QtQTfOMMF4X5qM6DsLZavrLMNUMLMyrqZrr
K5ZWgOzLguDferleTlUs1JnYo8+sNiMX9Y+8t/qlQox/GaEOZArmfPe/p6ypC/FEshDKiR0e4CHk
J5OTEEQLRrJXFlJUKxshWxU8CMSlDN6KHz77BTwKKUMhnTeOVUL3Q3gzjroe84pjA9HNKLWBa90Q
j2t0ftvgZqHHniIXtfxuier7aJ6LiYzTsMFwtiHTOd1SBBeKRouD2ys2ii971OJBH90kdYZXeW6l
lgiFD0qGE6G029eLvzi1RIHN6zPMtWMLvqrkYiIAU3qeAlmTVOCRSxDvPgJ0cv0thbMaslWTweUd
PVFUWuEygcB3N2vxMD5BIHXL9NnWotznS3wwbu/jrWBVPx00AdfeDLLK+3nLrB1Q4/HBBfzB35ZN
0f/gsNTlBg9uWty97o+g5UhFsF4V2JX4rhxi+9bm8bSVyWz6wAJvfirr4f41zUewrKim0nTXvaD+
g7N4UlpnaltMlvRo0kVoNJj6rhZUzZ2gXqLLs3BrifETM6H6keCGFvQ2SE3PUy7EI/GWWflCSYYu
CghZp3dOb2C3oiL5DmaDELr+mbemQkkwEVbBXhBcKX9oCceY1QPBWb03RQmCXB91QcdXBC9dFWfQ
x6DKQJjq5w9eWVE5U649xE/XUM+0VloktAKivO4rs2q7IeOy8c27Jz/KVkdRGLW2Xrb00oi0qZC6
Vtm8F8h7KFvbSpJ419+3QPr1VANP+0K/7gHPVrkRn7Z/cD+pGmGKDq+UbvceoF8QzBEPJAo1Edde
300XvfjXnNBYnB3xv9Ao3zEn3SI/du3JrH+vCEmH/mSXp6Vpwq8BhwqUMhELo7Vr8dcyw7RxO26J
E63Mn9XJelAhn9gQvEk9Sq+KhFNhuIp6G4R6iwKg6Dr4MQU3UP5uYMzMcqaEr+Dt4nfqJ3qoKv1E
Z+dkZt91LT4FKm1NI4hmNwPegOAi7aJURyoUTD0JViFwmvMiSJhfex0M+pCBwWLMC9k5KD1YCtZL
fU0amXpTvNH38Gy/U1iYVBGQQ2fs2X2a/Gsr6T0KYsz23nCf3+askOYKrhgUCCMWbsoK8fOQyT77
5ie3AfH26+5oMpDH2OJ9a83ezM6tzgWD7UffghZTBHQzf043DW749XerQz5zkVP7Jw1n+LjMua1r
YZpzsgMkHs+/iRhKcpqTv/BPPF+Elp5eH1VPETM/Xz4xiketuBz/S1H5N3C+yNNbsUlaov24jmAI
ZM8z+ILf9qKp1nd01BVB1wOYqY0PAiathNVq5ZbzIdqt0Adwc+iNQaZwhjgsgcXEluA9h6N537zY
sAw0Qqp5pvs92LunCUvKG2kE3XJG4TW6oGO8a2D8ohYDEjJlpROfLI/6bUx7FLH8nEii3atRcfj+
LUFIGRy0RMlnaidUvyh5dYvdJnCXXWGB7cSKTzEfUZ+zkGzjTN7Na83WtiQQI/RlPKALdDPZDYoi
zHLxzee7dTPorMrZ5f3gkGQX4WVZOeEA2M8NzahtLFMKNAMV1n5k5g6nhSB3tf/kMxNcbi+WmeOc
yNlQdVH47YDahmKbt7tOodWVD9DQvlbqj58SpfGVfMw8bx1BotQ+UaS1jC4fmyk7M4FuGIsdZ7v2
t3JHw9SxTmXrm3dlD+olInjbkMf0BqAVInCwMxOATQmnomMNShRlbJUPP/TOPGQ4MFcYV1ovWC+p
dxS4tWo8j4z0qdoiaYd/dokke0mTOXlYddsFM+c1s3bqD8XPDhqsIvvoK6nhHKGz1DdnEKqOc1mV
bOBunjT/jEJ7frfElnWeWFfLsEOqB0ZyW/hNjUyal3ste9w38QOb1B1JkxiGrSoN0CecfKC+sb/9
Sw/2rRzrRa0i6G7yU6voTBYTV9s7oIAqRxhjP3Tw/ht9n7KFqD3NLx0+9SqWqazV4P7a1ykbUY5Q
CXSzOKhF8Nz1tkVQmbd77Lpe57ZpmF3d6Y/d7Xgwt03GtnJRQGKDApUk+Y7+NDVKH5QigE+e0pVW
f5mtDyQhuCxSo5T9WTpo6B5PnroauOXsnlxkQ0EZhTyC5EKnkWLLkvr6r2AflZqQaLHIk8gMWM8P
GFNK03GA/rNqpYWY1tE7iA/PfW/Dd0984NPYTMfoESoTC40M+phLfQyyCx8xXsvonhFFfvLSJs8M
WrgEERimpgjYvi2ZA1gdkI2i1YcP9eKm3V9/AUuHFGhF7DY7fbk9fTht3RXfMPw+UsuEiy8xDSm4
KiFbTvDAnU+mNHlC+OyARC2QXjZQpF0nqNBe0M+mIRwBe23q43Fns7sWYEh2b31PkWqT4dX4YDd1
3iYM7qWWWaQt4IMwAayCym4cEyeOwodBvK/K5zlzU8s2Yyp2su1A+D9byRMpprbXs8rJlpeZwPNc
elZ44GIgHVRZYtYYXPoy386KmqeFRzHNfZEGnuN/fvPU4zeNd/ZjQHbhqC5oNtUApuG710mN8xMN
L9BdcVH4wSOh0pM3oFsf/Zjo3C4zaAKIE+9IFjj+2cx8sr77UD+5TrD5gdlKjXmbixPUC5ULn6iT
3EInj4snFYYEKcGOQCHb1u7AYvmbARU+aIfoIJMZVvqRFajYXeUCS7zOFiIHoLDaclvPXcBOZ9vt
gujmN2p3goBHx6BRL9R71FwTIMIJ7dTFCJBsQmF4GYPxP/mo0i+9UHY+5loMOc10zus6voVAmRBj
oyOqFYxV449QNz6Db+hlHgHDNVQAFKsQGbOvO93FlnhJzhaHgwHWmQEt/Yy3fdeIpn3lvCJQi3pV
awJ8V/816ykIbfRNkUdvQkIG3YyYGpbpFujPLGvKuuI2Oj7W9N8+THVVJYFLSixtzQU8zI1DSy9K
AWogsRZhk/HP1wq766yGAnDWh+DUP2cj9rluqTazB4ku84QlDFzS0Fogx/6Sp3NvstIXCqiOU2jC
Zihp8FW13btDtzvFz9N4GVWEANciwKmWTj4o+029Q0gwc74Tb0lHjVLVjYfofTczFiWKhhK3ONvC
PbWcaSFGoHaJcrpe36xSRtP540CvLPLaAN2xhORZHaCZ6axRevDLEwtZgmuvkclpVH98rlLjCL2l
me8pki5N8NxYevjBYJTfV/APTfEzTNTJuBs0SMCsP4lj2hcp0GMsF8FY9sjXVGZKgwn2iDcZH+I3
EkN07znPXn6OIGG4zYB05fZ7jATqwi7MgT+PzIfAjOz04s3YWfXfrF5cEBU2ZlQPVOUh3vEJeQEN
ayq15nwUUtwbWuQ7UpqQOPgV5dFd9oEm4J8v5tTp60ILCY47ba+lnquwJCmvdiEOpTNzI3qxfYr9
KTR5xahuNwDo7PFF2a1FUBgWFCuuAbgUDmrwVcHdSJ+767jJmjnFLF/2ghPfyhRQQg/oJXp0gyr+
M91C1rk84LYmkJP4QyIl5n32tL31GPpIAuZ8bXnVj2HmMGqcebLGp+w6RMWnFoQpd1VoXCv+UVgx
/vjPK7sfK3gtO9EKnn+qWQL4cJRMlzymTYM6HNsPozTGoyupJVg596BF4XWu/FKSySS9NEmEdDcn
cw4J0h9nJkiTbfeRAcCyU+7utRdb/pzPIqGDOFTVUXe6X2GbaVOREbJt+s3OuJhwMmz+hjHLserW
lEL8ZTv/8L9bdR/paETmj+fnS0xSSEHdLtly1IQIcBej20tBTN4PdrliHYGIpyhX0Dd1hywNJ30j
VAO4B1xlBRfUTPKE+bof79nuuch/8RR/OZAe1KG2hPCiDy7Yg3riqXtmtrE63U9t5W+FQJzZze7q
w85+Wl1VA8l7evcYA19+M7xS61rHJtpsVLPj8sPeXFuVgnQPpC8dQ1F+XEk3jlExdv+PX4H7wvtm
trB4APfO54oSpuR13PayzmvRAPC4uWPgfv4vcJoADAVuUosczx5oLmj876FPFslgxZn9MKYUphEq
krol8Kf4lbGQnAjS/fothjIOlDn4Te67s3pWO5M4n8jKhN6WpgsqnFFgscbPj10xwpCdJs9Muu5I
zNCtlmtZxQsTlG5U+/I4vDEYfBMv4HpSI1jKKlPE7djNu4Cux9qzpTznt7rAo5U5WlB8mLKDWpDo
GmIHLKjWSUnzq8NeLhCn599YGt3S5TZWEkBEFwwscDupwt25sfEXlRmWhxwAfNTBfyyjCIYopddz
i64kABdoOBzn76SrnPu8r0oJUgxszrhdDln2lX5dO8j/jyzIQdvWcEmG78V5mqexSayh3rKhLVDf
zthRtUnO18HCAp70BVg87q3vDg/R1OV28rFCjpVD5Q7C/2oUOgV6vdnC7QqaGYeNKN5qaCt+XcFj
V+m5VMqEqXoi2lgElOjV0RKclM4rs3a+256u0yXxvyR0vwaP2ioCsKcWWBhTebI2dp8zYRwJY+Az
KLcCt9FE09LZhUQP+4ZF1IbJS6aAmwtrMVZ96Qyac2IOUmgY8JAfzWKTxLgMOob8itU3w3Ciye2X
yOE199jJqYGhH9/RBYBlKRwenFon1vejp1BnMMNEVGsQ8zkmcgD+ER3AFFr3wqh9qjhrd3ywx2Tz
YX5CcG5FvwLu19xVhYvWDULNyrHUqXvR3cGDCqnweoQDuIoJibanb7IBQ8pQyxa+DMLaaxDrXE6K
ZxJ/HeLu3Ld4CrbweXPp5RHWIzLAR9huA4vQ5MoWV4dNV8DEMDe21t05BCAxWmf3aJK3PtFZ4qtH
CVsvKYjeJU/omcIMjO3tesmHFrGdonh3uMcIW19TidNnJY9unD+hM7IGqJfFC1xJJHeMCzDV9OA9
us8ADH+L8mG2ZOiZgCTVboWn4i4l1w8miV7/abNz+4u0E/FNzBjEaCSfRpxPS8M/ZDHFIRPqvmL6
+oyyKONAOtIn8azzvdw4gzRALk+mrOgrQitBaCUp8VRa2FvTDq5mNhEMR5X6C4vpbOz6rmGKFU2p
dArSLMbuKCr94Bmwyq5zbAWrbpmrJQeOQithWwX0RoDiBw8QpcHvkaBBorRsu/T/R2EpYogylsR/
x4FgB+E7YGnuQzt0dlm6JmlntyRaOwGSZYt9OdSdYoFPpKvjrjloPsy9hM9rcshYHAKbgJg/n+DU
Yj3e63gfcV/tjxA443xRePEskFGEJ2lCafXDd+gJSVeBMF+J1FjpeGvPGI4k80YsoKEBpn8DF8EO
4/EzMeu1rhI5b9fpPvq36tNnf8zd0uOXqJebFZizoyEkUoYiOfYKIJsfnC8uqHiXa0HiBHDGMn81
cQcVNNumZnWD+ByKujmHVpmGro+enuWLsqxOuNKKOSKX/H+9NFG5LDabMMVLGxAd/y+bai/6ZFhh
lOlEcWIKtUAuuidzkxuPW07guaVyPbQ5dYZRzsZzPx/qayuJHlA1NMx6B4r5ZgHsWMnGmqEldZLZ
0PbBQWe5fSeMMU0yJhp0yMUs+tQO46jvpoHadCyACqXRBG+RL8JaxO6999BtdG7fFOhg++Kzf2Jr
Q25htEMxU75+JjkrLSRWcUYBpDMyfDRpWwC8MyWU4oOIxFNTdl+Q3uf6Kf9/VJH0ZJc58vnWIQ0x
7pdXvFGllIPzdYrFZcXFD0cE/QiFqK2IgJC1HnEGxxtqQSODhWpvV27jFKO/FH3Mzpo5aozV3fZV
VHHSwnQrvf6xgJOxQwOpB+E0NTTtWvKB5T/ZDckQGsVXP6yyzIfpWvyokXIuVKYpc/qrdhsmEH5j
eJHrgGuZnhYu6on1fKf3zKSta4Ty32lv275RoJfJX15Owz8Om//LEzQUDpuZeyWrth9ojKPt76D3
TkNj0RHMfXyHjqQzgmohVR+7X11HEbALwSenYcHt3NehXthfWqw+h85RvNHduz1Xcg81xA25hz0j
+Ug3c2pjl6VCK7QQBo1loPZ6mzAI5bcNSKPkosvRq95El2fcIqTvnyFFNqaZnREWT8x+OVcwXyjp
YeXg5qvRLXVpVFb6AL7wYbF529FX89B0W0sFi8vYRjhyd1u6Wd+ar2XpQxAchgy/NQFgKlyVmFwp
vb0HgSnpjpteG9I/hA/SOE5+qDDntw/f7PZzFXZxRJTli89ZE0tVXew9dYGAi1CG9kCoWLr0k8cJ
sty7zfZmR2gmTc8SguX7ecxxfk/Z5oeEnVvEb7kfmg+XFoaMnTQ3aUuztXdrxCPo4vyk94ONCvmB
PxtMuvAYNYcil0+wj+RGM9u6YdB72TZVCF4mqn1CwIIq2IJcnctBvBzdHOL95POiPXdz1JkxbYPO
Z3M9mpZB4ueWuqZtXreOcKzyNshQKtkk5ibEulS+U7VbjBSTGw67k57KYiml1SOCZ5M/wGXQ4V8a
RFrOEWVZYMMN3QO7HhJn5QhOVlQmciuJCaYXVsy1wZiikgAJhVzD7YxAsdSwX5xVXntqdxd4qgwh
uINyIkEyXBSU8y5HrJuhinzI4xPpkw/j6bqMKUnORTMYM+EkSZIhdMmUWzoCZPsPYGzbqgFpR2W/
NBDBLE6aYK0zxP2xVORh6Uqk+L71NqJbHMcCajC7pjflVbz9ZbaFuyAIsk0+JcKjBxIYhMPM+xvW
QrbcbM/SM8TpbBGvdtBEd+RJrvM7RDyM/uiG6Pt6NvbqxT1HdGfErl/9gReYFIo8pc/0QCtuCT+2
Wj1rif0IeP+5wqst5b621sUATPrhRe4voe2cIBeC2cXtkuEnLmJb71/VPziViONmYEnZrYX1RMZi
jBwjk+qlurRAxl8FxDHhcHN4YaFmcp+nbHH+8J1iLxyRAL5qmx4Ct4oyut8n5pnTQeOe6dpK67MA
itfEvdcsUnKvs3dzBLiD5yBqnMvSjpsc2rF4ags3dsMV6WjQNrC8WAHED290vRwjXBoP6lnV5tvc
Tao8gV0g8p/uf7sP4CEKb4Y8x0oof2VOeY/dD42w8zcY5ckntEUvdfpOg4HwGRwQ+TDrP0tteB3T
FykgZvWMZzMz+8kbGEw2X1lEJkAOhMEGaJxEWJ9/DbeINTMelcuEEnIqdXycqfxQjQJN4gujw1ed
MjIDr2GdXEYH+buEbYuBeWLg2FqYfhRx2mlafXLc8GtIX7qt49VfGvUH6mhI9kFPsO7vaWhGNmcm
+5+78rkFE34xrtms2ymkA31Y2krbu/gqYNRn1RbSj4mqGHGWTF/teUVp2UV2hYqJS3fB3O3+cv/L
xIICMWMlhZB/REDdVB7g01BzfBxPBvF48wJAV0n+FESUfil/emaNru+SQl53eTeEN0CQqH6Yxt5L
aplIKeL/pfivQs7it1ukB3/ISsDJ1m0+pn0JmNa1Dvuj+vaNGpMiC0Uv4MTrfipEp1xeNiqiYCzU
79L411adK/APS4FXj3pWdMXionp5FAsapKyUCyHhTvKcBGwKNvCtMajPwlTwaJLaYgF1TZqbPJxD
boPw/DYc3dtHNnVTu4a1QIkPBgsC8mzIYgGVqcm49ZtiQ4xLz8oVGdcRFWygtgGNfiUP3j32OUr3
ai+Hagc727tm+j408JnLC5qN1n4x8TsK23P4MEHnapeAhDOU3I8A5//7kA83TL1RYM+J7AEz6AJz
H/zIckTg6VVEebyHPGY8ewugySpPwZvNg2/91SocFbIWREMFIOxYOFlsMSEQ9sFg8GC43SqXzfbc
20NEyVdCwT2Ci0S9MSkGoqyepfJxB7tUMOV/ATa+ZNySqKO9QIhOkZT5eYCfyUaTR3nvnxHNE+A5
M2vaV32Nd7CoOW0RuPSzaFaTpcd8YVNfN/wL9Q8zQ4waoBD7m2iqM+SJDQYgM0dg1QZ/DXy57DHk
oSWMLC4AbL0r6EbKP2AW3kpi49XYQ4Io3pgCqHEOq3sakZIWevm+cpVE/3phqB0seEgYB/5ugSKp
oYD/nz7JdsZ5yRjLuVhX4X81rPQPyszh5YIHeiJlftM+qaChqfmbK8pi58dO6LlH3BFFWBIO/N+H
lzxaKDD09qXbCtlYyVbgjo7hsdtTPoKG8bL5hxm1WajJxePEy/TnoSfetHWHCM1G+Qv9DkpB50BN
7ZgOd4XrSeHuZ1uQGdcECFHEzONR0ui8FIIuihhHzYX47H5QiW5OrmgCVtE2a5CLQLkDRVtIjvtP
lzMmiUgppGKOy52UFUDMrEQr4csIWdiD5IOx5LedHwFttN8TjDdbsaKQFZORc1j9/PZbM2dhAxKJ
3dnHw6s0EPPxkCSSYGYmaf3qafufJpXe+kuKkuwoUzlY/EMf6eEHBLJ5MqxofwbOP64Da4skx7rp
1th+2cmaIOB4Efj7OJhbUTBG/1WBs6pz/AUi2GEaA7UqF+rqundOWK77s8wqLgcx/P+yt+bGeYs1
yp96HfLwnt+8uEeUX1lMKjkYkaXgtDbLyhGEoQUgKd9kVFTaoqpvZe/pvYhEFjh1+I6I13D7qNb+
qAIqAmtaCswIMkoR01E4/P6LoZzHQUD5XbiXCUmIGdv87n+k7b3TY4EOU5zp/+JWc6ySp15dB52F
E2xLmDkm813IFt16rfGi3Hl2z/eh4QKfbhED8pvXfdH5TlS/rXb4Q7qb4jSut+lPgI5wUYX3Gi9v
JEmN1MBCXdLu+Ehsn4IrktrcLMM5L1i2YC8/yVby5UacUwcVDR/8UQaQ/fqNB8IhfWAfifVVXYkr
CgC2DTA90t2N8HJavcpHghiljIFl5LCjjSDz+JqHFNAO8iMYMzoU0WrQCwff4kkpBf+TQL/kFIRP
ICqwcMgyQgiFDSdoqOl0X3FzhFqR9ir3jBzx48lfY1qZOOE4VlyPD1ci5fL5uW3fPQZX2qijuM+f
a6U/U5VM4ty+Rp3FiigkgJZaO1x7XStdKnV60WDO6wSNtxKJtVCdiXgluKToY1wF86XcJO0scMf3
QE03OaEXHJ1TkcjN+Ql9Pj3e6JuCfZw8IzcCHGU2XlZlkpVLXcTRkIwuMe7EcVFyDjQ7X6/fzggO
StTdNEwUf9nOMDLUrWJieQX+WzNEg5GiYhLc0MAPl8tJD/Ti1E57mca1QozU33Dw2+AP8KqBxi1g
j0s9kfKT4tavVVMK5DHe0sCplEz1ImRt3avfJcYVJZkb4LQ/P6myzctog9OIQn7wM+ssjERaqntj
3meGUHWwyVDAy+gJH/67f7POdx75fOqyzmjrQowmwe14PGAe0UPDO3P5RR3w/8fkfiO53Ks1xq21
Wu6ll3u3CnAG+rR4f0wO/sw25ngOTnCYDDHJmftP/iZp1FZPWnSco37AfdGq4GXXGpnFAh+suUCV
nZ4yHlVwfSofPBWWRufwlFhYibWQGnJGaIL/hgN/K4bHCkw1shP/lIu+MoYiKdgQGokHBzbDfccQ
2nIMKD7E135ZLscMIBNQVY1gh5WxfP6G8l2T42ySQYLoh9MEoFVM/NPQSvwtJKIPwy92PkRxfD1n
dndwMiaRZmExgGBbfKL1mYZLveB2x7EFo4wa2BiF4DYTs7FGs8En5OJ3iBibA3tQZkCdmCOrt3cy
D//qQ+gt2lgUH5R2s8n/YZi36TZlL1fhkyZC4AFlmQwp+gl+2nJWWkFT61F1t6sMmEc9EDtctz3O
EqKeMewDIkiYuiiZcb1EW1xxoRl3RcuqUD1LJegwyin2q47eXVCPwH7AU641Nkd1dicgWyuRRMEV
1gNcBMo0ilJK5V2c1m3KMVw1acpoNfVFGjY6iZ9p1lgDg6WSZV3hhDQZKkDluPYn26W7CXXbTDWo
arcuJKtUzp4ovSu3Q+dVeGeJwwaRf0MoSVeoraExQjfJA+2v6X6wmjxX0OkdRi9BTYY5WkfqHXOE
7XPusRLs2MM0Loa/xb/4X+BAqwwy/XpYHxStDhId/f8TLN6GRsDXnfKKFElCxIQAEzH2Zz6v9+Cn
AFIcu1btP/6O9zZN2UPDfIOtk2P2+Rhd1Kcg+UyrhVe9qnWYZLCYlbHe7KRt3tVZQWXzMxJOpLkV
nFf9nsAETN49jyyyxbik9m07GciKkukBw8F7j9O9VvoVPNfh33TYmWfkA6TBTwdZ6aDEh/9xQI4E
GZi1Ap9I8nNGHMUFn+KTObp8Kfaf4i09i1lEcRE2uotzHcWz/kiefRSzRAFPK1i8MF8x2S8k97BK
mikuhrgjNl2x1VrXsKKcrxu6hI6fQe/KHjEBktzORPdrLUebA0Z/fuF7RRq251OiCX0wNgozDv/v
OdDvt/2jVuifJg4AuMy99NJxD6FoXdj3FsiRUYVUR/z/r9ZNkVwRH5ydQlQdQmtZve2ysEEUmrRY
r5qk2zTQywmMHXG2udBvmaN5WeZif8GrVEzS3k7ueO3iOh90PHc6G3AUdtphlTBJSr8tTj3sNyzS
PUnOgFU0ZVNW5t9AEiw1Asgb3Ol4A3fp8Lx3gj8gk17o6xdhPzG7XcXmXsRKohL7tM+2FBBaaqQW
Ccs8iZdtuqdlDDU9q2EiGl8a5G+PH1dqr1m/G1WNOI47n+JXaSNtLdQbligf7q8OZ6f3b+SeOwxX
tLcqm/2oksGOxxONuhBuccoH3iDQ2wzSGsgshRUT2qf1zyMKNydgvVUqWSS2NaLlQNm7kMN/s8dR
cFncJzsYiskrVh5eblFxOPn2/gqUBTSlK8LeD0sVPmLBEPnGouZfa0WNW/a/dSwbrcnTZWT5nBXe
rDsS2u93hOPkJTQLlgmPezpV4OofFuDe+ndo8FgmyEaCtGA/TZhGJnQ0qI3NEoc6IvoEvAqcy6tR
f8rvV2hEjXagZYBk6tEbaZeo3TWQsIxreD3u71YDryJLX0P5EWlKMGfCADaSwtwh+a9RBgo2MLhf
4WyK3CBlkLGXsn7i7HXlr/M2SkAK14U8eo0mfImqrkoZBXmG3ijq4A+iyPWMA1l509F2YINV5wWz
KsEZRLe291AMUBNyF2s8r/7olUTAIIGugWpdyM7R2X9z4/J9YPsJx2wsJgMKxID3/lxR3arOCY0g
3kAIkDNaswZ4xbMgqfwZCpa3Y/f3QArTiF6mFttAp1uHPdmiYJxs1VQZ1V/6Bh9nyTJiYyXorOsM
cmqWp6DNjquGeaOgPq2kk/LM8p3NLQWclwM2W/JQzJCqJXxNAa7/kxLGENvah6ft7MUuxkh7WYuH
KzY7dqUU3zGY9qsOKx3ihUoeYMx78nSSpKaMpSO8sheQm5h7GoeHP8ee2VfOwBagOoihrYRAszy1
IKj/IiELCandqc/ByjXFnFlq6ludR5TUuWlPphlpL8LXQBSw+1mZ9B8Ms/TBVKHhTeWKKONJBsm1
wxc05UvxuS/y5pz7HkfUVVwB77Osi3Jqjdra4i5VeVgr4fHOYTJMDPNwwKsb5nk8zXrFm2XCJGKG
NpqbLmlWluStlLW5n2MDK+F6ckftfh0EwWBfJs4G1bQI9oFIPR8oWHs7+qX1w5i79l7GdBDlO4ar
vu9vzd7sRBK894EHTR6ZZ/QLHPvduc4XdmoA/yjPU2VeUUii0RWXRhAmb46S+hfnG0hVLefG2hMc
TBWxk40Vo4M+UBzdNfyh24LB+FTZgyl6yaOACmuuW3nt0aOJuENJypTFd4Qx7wE2ZETxjhAvHEhg
FY5a4T383N6o4Yw+mxsx0Bs6/QGzuazGIneZzn/W7na8qWVBt8GJYL8YkIKJqbNEk/iasimjqU/A
XAVPg4G2eiecZHACm+pNUPeTmzuNn8HgytuWUnGVk+22S4odt0m05CIfIXyQoTmSlFwRPzkUW4ku
2w2RZCVmCFN4yARLG11kyHLYJTWI1oeL00+MDRoHi2NubDa/SXj3HWQF68q53JvHxOdrCUtm/14o
MRZtiN+hxsoIyat1AuzwTidRcjwix/qodm4b8QnaGR2H+YMigzA5VKafrZ7F5rIbCCroQmp5CYP3
TaZwnpMT6iIt7JXV8IuROTVTAOlxvqz720GWmDSgvoYbM4TpWm43OL+tJCWvG6SxvvEl5Gje3S0v
6GfU5Ueotr1CCYhwHW5E1nCrN4PG8X1/OKBUqubeOuBFf80Aej4ahKYIFANg9WqyliszQk+F6A8U
mJmdb1WTr209QIL84tdVgB3+F2/K9IMw/obuR144z+2hd7mTVTaaaCVoxRBDMunXWKDj5baBSVCx
2pjFks7M2DgabfDOYfR20UPbW8nhoeWh54UiqQYnVfLIus7NuPiUvrKEEWSELnH7sNj1kJTfAoVb
qrfSCIZA7rXsTJdFVM1A1ZNEEm69PBoTBSBV3hOvqq9DvR3nH4pUOasf7yODd6NrrXi8qbC2j0ME
mOa9Nk1XdPG1V6rrX5ZNTin/Y8sZsorxRtpLwkI13SFLNWOX5Cjn5Z8gRGh89X+5/sfWdPElm1Ep
z+cM5A4yzGdTRaUbWHQ0y88duDZi1h3xDgkdrN8fJuwzaFXADFAymsyyEg/neY3ipFKiJXZoHXHM
dWFPpXnbzGYcSVWWCCv3OnBZTNJojXEyeCOkrIYg+ctxbb27nHhyd007jt/q2AMsaZ+2XeTwoCYa
ECGdVYPoTBpQL/2lNUlk7U07KLkRxm6aR2DNdvopFYGEPRlb8azVtkkuFfgO2jkx3u2RSHWZoYJI
/H1OUeqCuMn9ksxOxyOi1ghIJ8RR0eh9Zf+D0kD3pJ9rYpO9uJDcgabSAfG53QSwpo8bSFk2HmoK
8CrXVKEJCkkys6flJcV7fU5oPk2vCj7g+G9wiSo4axf2Ol/p97tqnSVv8LbtNwEhH6cz3UvT9X5H
8QVHzXm69AK40+aLyEJIrDloWT5VAbXOKGgEdNWDTNDnUnca6NdH+GmWuo2jGmS2Uf9GhRlSCIZd
zR1xVm01025k/hhRIILo0s1Li20CzCUCTGjvZ5WQKH+SvOqfVSsrT+0MC9AotBkHCfErYKfdf06m
jPbwmMBsez+bXjG08u1+jN76hJqN208Iz7UG2nBCsUiDJ96iogPF4WsojQt9P3wuYwcfuc9obFyB
Z+hUbJC4aHf0gxXWSGOd5qFClvkWJVfPCZR7+Wq/CQwMCRG0OY1qoq19X00tUDOX+cabIfxMm0Eh
VxcBtmZ9FwUMN281WyFnajWAzlB0IA7UuNToFnTqLGp8dD6RrNEWGj4iNFXDsGhebRYHFZJG9gYn
Ij6NPkqLXSYmak1pYLTire9PRkqTPFK0djrFV0l20wdOC3BOz4g/o08rxLZAjvQIBmebisiGw1TL
N2+0FmDBBIyenkVse6cPySne39+M3qM4RAUmv4BCEovIbH+JDZAZYUQWkCQhoMzHC0BXDg81Dupo
1jQONb86/17dH+ipi928fFPRKTPHOHNjTobb0Nvpyus+KzrNCoZqsgN0gDA/viaYCgT/6/GdOA10
vkwNWQGf39hIVpiSM8P2VLq++ilIqzxW3cE9oH9GK4UuL9I5WdiZf30omx/jU2i85geErMqgzJG/
ASCmPIk1KRKYjvnnpiRpoJ4QQNE6OFC4FgkYXIsTtjHCeBVzvSmPky+iB/l3xeWKfEzX9FhqEQlJ
qHeqzHRFWeyVxsx0uNgooEt+oRbbJV71WdP1nhTdw7h7tf/rqREiR5ko0GqmLTSlHWKdkzTtPGma
UYXdcQuj995RnBIMPJjt91oYm+qjo/Gkv4xSEircd5jSamZ+Ol7hyF/GWftlic9sIZ8TOFQPA03v
La533G+pPJsS2u9fagkRBXhXFiAIpMGvDOk+xAn9r6eu0HeNvVgo7yhyaF0Dx9hBt/bMaFgU0eol
LbZZvzCOt8NN+mEXbHVQqFSnUFx5awghu/u9jplEPAyeQgRCTRVNbhr2eJtoZPl1pBxZqnVCyuKq
W+NyXSRpiDdKvMk1KHCAJsGwQJKNj+P2KJsFAkLQCA6koMYrnMA1psiPnTUVMNr8TqT5nP181pUe
12DwQGYL/ISqxhMwVd4/wBbrtqPF5Ns3jz36akAQ+x/Bw4aSJvRnqW89nN4NCxZLhQr7K4aNBD+j
/WKsr4GyQvP3cd5USykODFOWltUH8g9iPeLtv4cJmDbqvjiQA6etjOk56DX2UqFtIzJJiU8zTsOY
PuqkwNsCBvL7VzhXQBj/OavKBDoZk5X0J3mGssRQ6snxDbUlGDhCybM+59IxsIoRrHxo5DqJXSg1
ixoEOVXvQtlyfRACvRJepThX8t4HAm7SzudxwdXkjjE4xmNm4YZjd6BJnV5vSPliA5WE5gfIQRbj
tt2RV5Yq1A7vEmEiu3Z/8AZHyij0Qka3UT3xlnB50gCPNnmAWGjFTuBbheiYfoI65Ky6drK+CpBF
SlvaIfq6DBbJobXMzn6w87NEzJpFUIT5cwQXsw2X7S758f9JvK8rgidOK74hyOajL95zqVu925vA
g/5qpy5xLTkv/5rAMEXIFmF8XK5Ug8kMxD9iTee0CjA799Rrn5hjyaycXCuipmGd+0iDQxahSnIR
9wL34lH4SjEt19znVIjkUtbWLjlX4q3mMiefzrrZWhHj/vAXUgLvhQBwhVfZxpmKZqb9pxKn5nE8
Nv6HjMHUt9VCIy94F038rfDcm/eijA6AzjCYYbPoQzaJ+KrVsAF3JVjQtbGg41qMBGxEocOsZInE
NtMI31Jtr+aJIasesP2332kSd2R4oBkeggVC0Sllb7Bf/tPhDeoa+aCwQnSam7DN2AN8zpIhzpyk
F76SUXQcZJRdMPutl46ouIRkq9FYkFfZNAhuGKqcf1Rr2HS3VKZT7f5cbWSDRyGSCVf+UzvoiWuF
MYb7nNRFDd/v+SFRGHIaSsAS3k2+E5CDMtxsH0fepVU/z7wJIwxswL7IOVAL2U+UxrKNVevGvjJC
SO2FPID0ajXhiRc/hwEkGAro1TvpUHOZfgEm9bqRgCDiW0PWuZJVlHgz25rB/j5AyF8LY2z9oHLN
QNGgMC3vRZqBJOvT2mNt678mcauBb07fL8hVkFQVYsKitlo71nMsYik5W/MxMIVc3EIRAwIeOwXx
chHAtVVfSOhxz3WdmawwCTzErWjJFLZ2IJLd+uk6wHsA/YF1oTKzrUj1ajzv+ZKBj02s3mKAiWRO
YD0oWEAf7kyB7WlcTBlemicdICvprfP27QR/wx+WTICE+48G8kOKTuvxVEgcr8DE4Nj5a0MDoUz1
PoC8zcSHe8g+njk1j7Vv7HsPzHYhwue+KIzW7DUpN4j/SCkQQkbFq7woFHZ9f5TjZgRI4sZYJA2F
q3TOrJP9/5cCLzEM5G4iacYGCXSQbfBMpUYVIVM5gS/dYHojOTQP6iEvDQvKmo+7LFnBKbK2/W7A
Oju7XlEytA8yUghic3sToYPhou8i8SbCO+OPh0eX/nRUeqccjJYVDm6EAWVqzMPfOzO/wCD/3n1M
JIpngQQjH0I+sqTPMo7u2c55kwzTHbqfiMZ6qpDV72wyaBd+eMp9uVBxPgcUGYwMJRZBG7p0bV1R
5M2nTnZ+mSOy2TLcEdLdh/GNDdqt6JAMvlXNwgCmjig2Kq15hg6kszGSN2TcNqiBT/bJ2zZF10lk
8hjuwS5k68SYEW66BTAf5+Rf0WB4MITQnlexOyaflQRLcyd05gUreM5HtbNsGuzlAERPm9RLa5jZ
Tv32sGsBD+J7AdznDpMU3r5/V22/MRhGw5gXyyhSjgKymp2AXv8eo8MnKjWAtPC8BMXjRFB5KBYo
i+4GOyBZ/gxY8h4O7CZSUXdKF56fmfs7L7m7Y4bGTjCPL1ddkYASfE/KKxtzzKe0iogTozBtaR/V
9Aw010rImf2LfiqOl8q8p9TS8Fj/zq1i24TYPpROIgmtZl9oGFE+wcOZLW39htN7Cvn9fE4zkJJo
9G++IQ17BNaQ0TJOLElGdSfpMuzxytD70ZOAGHfIRK+sMUuMzbgEj9eCPiAJP+i1R++YP5Y+DxdF
xG6Bzzx4PEtUpxo5RdvZRLbMGXxP42L5D+r4L7YPq/nCuFYfT3TyrPbv/swIDQb/eLyt6lBPXh6F
N+egka+I9EpG1AmBNmLzHaCgGU7BTXEYPZ73BAJwO/sApChXKWb9HOl6FDShlikNi9B8sbaEtkaj
+dVsLNoG9nHOooHkwb4Yfd0Q9rRwxKcIIGgQXgNo+r1KGnWVIIPI1fCzjTQva2m8524DZO6sUsqF
awYZeBkhKkC/Zw8csEjVqpxlppu8P82hnifGfr9zuzGixD6pfpZ0DAIXYyYqr0ZDf7mSVrdrp0/j
8GM9Q/IS9wgX6lxxEtbAKlwTMhMUlmyFcmbC0se0LxHoJlkw6Tkhge0SPHsDXhJLDaHoVnvrGHE5
oLA2lmth98q1OnYyp4rgysYpIXQLO91SWtKOLcWY7lrjMLeil/i7xLyVncUBkb+GR2eG+5KmA5Ol
QBv0GLfwClgMeaF/pDIsd1cQEXBsPagk65FLIIuKEWcNupOwjre11zvBV6+tOrFSLWDRjsrIT/Lt
UmejWed+mIyAN80qznXa103oeHL58MbipDLg6mOL6oDb+njp+DU+yLbjXxBFVRfGpplfd4E0iAfi
oKTrtMNSF/IZ1CLHy59iqkckWpkn3IWTxwh6MPg0DQT5NaJmHLFV61LxgHH0aLhtvBFCxRdF4rlN
I/slpNqbp5WFt/XBEsTQlwZZtahXaPd1ELEhIr7PdYltZfR9jGByWXemaBw+73R4wedbCZWM/l8r
+82x1WcIeM9lzL0kQcHvjy1dULInb4De3RpKZw113uJD+vn0Wh9QC8VKqezLXmQni0KrktMJ5ERt
oAVDqajqydw76z7z8gRp9OwwK2UXI5xo3Sc0nc7+vtWN13I4hoLLLq41kKvxdZdGCpBoe5QahijL
Q56wNJhJCfz36ZptFGE7/Kc8J9J5RVDw8Plx8g1GApo2TLJYJp/S/IVjvQn4mZnF//YlcHa16h/5
WGN2mfjylvGMWolbbwG2Wynl7uHTxHp0lHaAY3esieeTvDrHAWRDzjyOQpFi687u9w2NteMW623I
/Plaxt1WTxY1hNsR7LvF2Wwm2o74dLKWfsy8vUpbD2X1pNPxil0TiYtH4jI5T8XKo+deeHs75Lvm
fxllapvhg1l6qtLv7SOET3zfaBdgpwbk2nZ/V/ZN0J/T9T4TFxZuS7cZRQdk4BWIB9Wi78EP7yOz
GbQQSAo9Yzb8BpPokuNGEHB3ujEPDYsrVydQX8QN1Av1+b+Ds3zkcKSM5EpWVR0K8A7YOD3oauN7
LCVWHYN/Ov9dvsioU7Q1aPslB3S1xUyX5adIg1S1ihWJP5h3X4fiuVqKHV06wDN2jxZBLeTFP6By
mvhFkvVI/Cvlmi80qGMKrSqgA8YrsqL8Kx/KW5v6LG/tSkzh/H9RhqFR35GUCveXO8jCZ6vfZ2X6
X2+XPFMNcwdwMD3RXrE2TfUr423GDviMdps6fy8zLOq7FPSD7Dljx+kE2expDvHESX9NpSaeCxTn
PcrLKUl90Nl/G07jmTI67LEFD9ISURw7vRE8tSJipjNwltHJwv23KAmfB/+SWeBQO7eMBMuI+q0f
oigR1c61zDXUxF91mcSMH9VrW25wZ0QIKY+xB7Op/DBTuOCuvebb0aZgOUR5ffK602ohVabFK6Gy
w4SL0xL4dR2gvW8RJWZYjmlY0qE1qAGYdYrPaTQUevJ5obMnTr0xkDFjhUDS4+jyTZFfIQvymQn7
+XO2QGLiZLn+Flz826+81oWdvukjFRQ7ZTYPbsEiqQ7r1R+Ut4TlB0ogaL+cjZvGTNLYnMwVlUj9
2AJUe7CvlhI6GzE1GtK9LnwfkgUsBpTrsjlkUrqd4rHzzw9eRCP+MxB1A/xRjfEhz8p7WbGzL2MA
7tX5YT03OaFg1ZNSMJ3oyBbYziIIMtHSucSt33RcCcwwLyrB9JFmatE8TJfvt1jzDiIVUr4wcQQ9
DrAQl8+eJz/8/6MX2HHnAHXUDz4jjXFQwKlOAyCi79EaCyt2HlNuC7qYeXbiEw4ssHgmz3GrTvTR
v1YZBP0ZyrnMDMy3/ahIsOb9Ze/tWqKY61KGCOWmgkMAESRN7xKPfnP55F7jX4k1Lky6+6VudLqF
6MUJzO2sg/BI6NM6y3Mg9sPNhSSLet4kKP7jqiCWADtwx+CgYUFftCUzR+gPrlmE3hJ1R8F5JoV1
A/ahNg3SL+Q8154qpexwbMHHAw9ZeGRtMnn/EDsnVmjnz2bHUrZHZ+ZJtSgkOk0wY6nxFnjKllRW
FXv9mKH3TWRd2UP03rqwuQzZRF63DlaIHk2UtrKgMUz3Ts7OKgnwN51E7Lc19T6dw6QCapE1qcI3
KQWYHknwoG6Zr2KY1oozpC4nYZrqupxz+6sCjAJLnVOxklB16xeqmQwY9o6L0hLtFu36mwRA///t
ooYNwIP2TiXamVc05ZnimP52W81ivn0FRtIaLVq3SkpxL7pFd2211V+gXYXuiZWAokFSnsVKDjap
5za6MRaze8alHWdsNAJDruVkUAF1uhwg7r47WM23sVQYqn8ouMadF40XUKQK0zIxvcrcMbIasVYC
+DXEjnLdZDnHEPOYWOWRbtDiEJ6Z+1qI7coHL+GfTuXcyb7NWucyLsUitSN+oGSQia7ZxcG8evRl
SHyuRQGZ/GkHTdskmldlRoAcJdh+/ZhgOMhtDWT9YXAhL8Balnxao5nWsXXUW12URvOvYvUQ7Mh6
EJ0/jHaFkLMOKTnow9mvNHRmyJMgJTetbWPV51hqzgTZWl8adJbHRUpXoNQKX3qI9N6/VbzEuOA8
zg5RDH2Tx2KgjvksIDe1Qba2Z3Qrz1+2PFoPvoxzE99wFVvw2E5pWCpG2gcb+bWhpW0oD/5EGSfs
5xp4NR2Qh+03qtnTq22tbGttabuu0YJnAk9lZnt8RI//TNqmy0cmOE2p79biSgTWyKeJELmN6Deo
sUgY5/qQiKpfgSQIeZkCQU3SZyh1zK4lGDrfEPHh1NMKR/T3GGXdEGs42PNZNJcWcu6zWED9U4vm
HF7kOhLAsVpX6bY2fvlyrRfn23lSFbl0tcljnPL3Qm5lJfe7PbQbsPFrBuojUKIvEViZablRb5RT
ozXfAElSoPk1+t10xf+YRKc6ZkmzlrADj1KEVr+5O2D314Srkna760zAqDEMaXdGz6Icsiyreu0a
Pd2jCSPudYr+Y/ggPfpT6HxmZTgmLsEhG2tQVViFojLjcK3Rxy4QR15oLugE7xNghAkXGZj8nQd3
cQw4lWzGZ11/gpYDWFE+Krh+FnLMkgUKsaUQB8Uk2FBoI/DI2leGM4YeJ4Ka4JpogqGbm478JBb1
S06uNcc+O00N2QFB84ERod9XcmxqWzs1qKiHKN8+dZjkyS9wCi29aGaB6h7L6k4BZ6xlJsG0l7V8
TBP9iaAB2/wkvAsePir6SxR36zb9o0GGkGMUFKUQiyW326c742eSNwi8Gr7wBCUdadStL2m98LAM
9m7q9F/QeAtMT546jWaRWtPoc+6knW+Pe3/cK5QkNv/AsZIjlgNJiQEZV413v9GjC0p0tLxnBZBb
JXLOQ8DhsL1Y0dmRzNNwAJnOUDHEpyjwKrPZr6LGGPJaFJ0qq4zaPmLWJ+ESVPO1wW/LDCuw6bDW
ZE2WTGaw2OAYnYUVXM2/sGcixW4Vh3ArOLHtLrSgtidhcPF5+aJoykBIRogvJfqWDYyjZaf+t3gY
7PEK7IFz6AoxuI9hyKn8/OtuLpNwfD8OtH0+8SHrhHbHcZ0EMHXFSCbe9QM9a/tRPc00pZxOGpTm
qIzNl5k0fAZTnpU8kLKfgKWHB7eHd70CN8hPbl+h3fm4t/RU9rLI8yipmeYCk+aXDA+OmgZze87k
Fur5y0JwCDuirWEupcjV14QEdocDNJORfhbNKU7qq24QxVzpbMdvf1LT80CmydLDXWrFkhQynB0l
/B7uwbQfDHus3DpRXHHNP/lOqOP0ruXxFXpbVa7epxU9zIhmLEd3ndrsqayay0bFtmZDEskBA2we
5oZnr3i7tX0G7UEBanhQg0CgrTNHKbPwMrRzB8QNAh9QBjDYRX/LUwjc09qwGTcJuRiOlrAKhtOE
ZrMVL3tuq6DMBbeMb7GSWgnRSQZBJ7o/ybLXLY+b4b7djqQN/Gisg3axsm5x6LLTxyA2OG+iFhoF
Ew478M1xPQcGWTpI6wxzXV9hQf720ZZImjXd0xI6zIhG1VlzIs5om/r3VYP4ieqqhmz+8rTeTsI5
9mchn+lfITl2MfQWnz5XywDCmDpbpCd43FvcsbuKGL02kaSpWe09GbbJ0QKjWlI6gKCuPgR1WQGp
rQHjC44lIajjbM4hiIGwoDBp0OvEY5kV9UUKTzbk9w6bY4DNBhU53nxWpZF/g0rZ5gzROcvzLsVd
bsb1TYxakpYdcCtzBCO2w4XgMFM9/gyJcbD6FVJprI0evCWV3a5u7ATYtOhVe54azaQ7uEDB18Kk
WzmLLjQOS+Xs2CReaibt8ZmS52At4dbPvA4k5gxx3sc3n2yoFGJdw79QqB804+7uIZaHF0OUOOID
Bmt1QD67e4Ftl8DG6srL9m3RbL99BjJpOwrLM1C2FtxkE73ALhwOGUEtfMUpgi5+jBftMkGTiD8l
dnoFjj+24epfFc0aYEkrihPT9Xh3l8PUlxPDvhW9usoivvnK+t/vYYa3z6Z02ZDIqYmPg9+uZyYm
Dd6Ad8JiA6Hshnhf280eCfUa3BoVCSZEJOVmTf4gb7xQG9JzoEVzKZerUgw1/7nk7LSlLwFHBqJ1
u2atsL2UgYgtHcjhoN8RBbE1QFM7p9GQOMbMu897AD8h2GZTFd88McNOYZQOmPhxNfNyxY/sNatJ
hMmTq59/Qd7OWfVzxvtzAeKej12+E3X8RGjvPwWLskuCGn6NCZVNTjw/Zq+f/sI81FJ58KxnwuCA
IytVbG+BCur8zf7G59Z9ARBTWdrtEeWwgZ2LpXkq8+u01Zg9PxOoQr1Pk+FcHLVSLUZ88xkP+64Z
Zm/Hz91wsBhxsXKRUb8GLlizHSMtkMizM6zCu6Hpaei6Zx21t5RlCYWp9VXooJQ37BNvpZEsW8Yc
KQf6qANZItDT5HpIgbOROHMYYkAcSJwIFDnbwWczP/l2Rl3WU9BI4PvW9FuupSXwyvZYUmhbVGQg
EdcXQOpgQgvY2MCO8rW7lTF7QFh01uO7wJHVGIg1tMkEm2iL1K4x6EygL3/XqJhtV51fXw+0twUd
4WLiaxeXnHa/0sEp4HnRQzCeKEQabnnnLptyFYsJ9okaxY8hDLkal1pj6eyKKGUBuFt7GfYwi0sc
DMEqgjVwQcsxMzJIEtLxkZmVwsnLAEKxPTszlDRn/Zl7zB+CBxgWMxXt+PHso9YJdGnGFHO9BXkk
lXhZmoL+DX8m9NKMScr1LYTXNeTxyDSm1E58LMN+bKITqgXcWONebYKJsbgMGIak8RhkkODzr06J
GFOryMOKNwkwayWDW0jLYKdTt6w3AX2tWJQx0T17mAXAYgLajVrU5cAHTDCYSHb/7mWqRR9vXuXO
CwWYB1IDQIkvQalf81JlJHGHDmuY0vlwjmcDB2ZBQOwEfYAK1t1VARfxTSoRw3pJyp6QMJaCuWql
wXZ7k74y/4uapx0cgIyCS1yLceCe3LnCIa9rlk3P3gIRmpeE4eFK5+8r49FxNNoFUp58adQkYSdC
uHOH1XtIt8sOSu9Fo+KTAzrWWuCOfFELKLKkgZpfeGxltscF/sdLtsFoXt/keXCBY9iG6Kpb/gXR
BYUWUWGMMbNNYqDEqDIpHScLocl4gnbQzz7xzW3maPlmZ+WVm3REwQQeMTb6h+x32cOYY5s+5Qhh
nVR0BKHu1ps3cBjPJ+SbOyqmuXsPmGKlTmMm46yg7JA7XqI5/xHv0rP6oV2gd5StNTVG0cHzhs6t
HttFaZTcOxXpGE3S4lMfJPOBB33UGqe3Ed5KRJ1P7Jtf9UYNdEQi1jp0D4NZRuDdwQKpZ2gYR0nL
kCd9Sf/n5qwjpFspEIW/+yX+e4Nxe84wVGk1xQoEZDDRTuC+L4rUYPMEyCEqGTMkTcwmVN8ZfO4P
M5RbYKnjELQrpQ5zxDLSHWAnLO+rJVE9iTZOoZJpnLSPHwu8v4V67hQ+1rDyFS+sB7dsjydH1/Ln
yoz3Aw19R9UFbU08rsiw8ym/pzWcW9ATcm6Sc0hVXszImoh4ciO1xPaXKkFpIhH6Ijsj3f91wL91
P7Y7nNZQofzYRufQKl6z5rJ2HYsmxgkBhVNrGXmlSX8qg7Dp/EmGeL9xV39IdoFPg3Eqf2BaLxUN
4Md2BxakNvUYILdSF2+yCSerxxYy0I6U3Zow07KLxONIQtCUd1O/mZ+wXQQxu25EY3xbA1m468oB
d6Fa092HTGI93dm4+u79vR+7sTg+HJxXSWFTieLGQEEwUofj51i7SwOp2wzvKa0aZLBZkrLtRdc8
ZjSIS6/ALOVerFcwEKmVAUg8DCdAU17Qe9fY8wDZ9u9WPDnwPVsbUahgS0LWbHYA6vRzwyRPOOHE
3BF2lUx6UueGNM0sI2F3wJxhC8aHz7GxrIIJeQJu/rwAacL0x36kUyon7zinhCHSAFQnDErpKB7U
evyjtDfUI9mG0viucUYUIWBA2N3v0JnJd2IHOhwgW86HYTMX6IoDa7faztJVUMsfTTMU9TOFddGd
f6JAUG0xnSp7LZBeV9wwEkbioHD7itUFAuWWo6+BqPyBPjPRHrxWsnwmzXVIGNNFcJBCXIsw1Gz0
OtOJ2Y0SKfP8kd8g+s0rhhl3189PTwMWZQ52hJfXzos6WsrQr5JnBq5PjgWx4I9JG+2qXdtauOr/
1FCznuzT5ZPGDBXdCAyqs2mkkPSLTiUM8EtUcWIMNuhyaCaAzVo5GCdNhLZcuXtVs3hPyW/oQmNg
FjAYqC3Gab8WlKZ1ji1D8v3/O8uGjGyzz+lDyMfizVUNK7uyylt+5Q5S2L5Y2f7Ph+CIWR/rud4U
w/Rw/6YoVh/NrpAq4LNC5Nht4bVSvrf4s1AyHs2FBGe0hdfJPwlpx3uYi15IfkqLkl8v0Ilq5NCL
yiNbADSJf8oZ4OyByo/aFrjwbLtax05iGIvSlXfT7hsuBisHXf8sL2PPpb0YAwzu3wCuwt9r6WaS
+9rJ7lV8ETyaPOiDoflr2CGoPk5d2hUJ+DXbW5jnp//uz5sWlNLYd1ezplnQQ5qOulXsQSV0HtZo
X2Jotk5wzNWv47X+5aeVG29cf1T15bcSi1MQYoA1awQDEmlfFP3Xv6wTsl7roNCUj/hI8qfzbl7N
cbc1xR39bijz3LMGZKk+pTXIoSxi38HDukcpp5O6HjsjqFQHF2fg5PNxZnZEohB/oxSCUaejDJJ5
TKqWEe1a/clhEp9cPKHUpusljU02G1TePWO4yu+OW+0JH6/1BK4u9mLQYdaBXhZYOMo04PaNI+Lo
lEU9bfFMZ8aXWCEnsy2EayVuCHiSl5ZZqBzPETIk/ZdCAfZQEldAIH7v5+VbPV5KPKEQWxLCs+fj
211fLNdr/qx6yilPjFsoH+UeKFTRl9i71Ys7D+vznVGWM9ymAuIlKG18kUy6o0eeapusMFP1q1AL
53kNLwHqgezsC8HXOATD6CHbH/Jvb9BCgfNozYPYCqPy68CqrVT9R+4GWig0n73zScYvwnkZ5Pj9
i5GFrkRl+oDwP41k7oNZadaZirq9fCkhMLhwT9PqfwvZedxIrCAnXWTnKNeV23Ky/+qdEeau4In2
Xz7z+ZRJTns7JMmWmh+B3vVikzPc/csrmDQnDoooITZ9Y3vNuoFyzQfTTFbTfsYqdDOqCAEIX24d
28oSLDKhbn0+NN0ak0ioK2tk+Ta67q/f6wNbl0CxN4Zw/9VfHW2WRq0S+WcJbMxLeSZJAUVwhCYy
T7X3ynrYAmS/UfEUtS4Y75IZchQRyLsvReccA3e7WeeNEHGRBJsCq6nWVp5HiG5nlytfF/F/ZmDY
eEB/ukmASnjBRAOLJjMrEoND0QXkMHYfLvH2qFHNgJOdj+MawUhjHwjMc4T5n5MMMolCXhzV2coO
J7NxaAQSVUOpHqK5+MEGHoK/qRXrv+gBLZ56wU3gRAHLPI23EucZvFwqsgjsIcpDkEWXBY8HAXwp
v4aWqJlgxIb8JPnAgvsEvIWzpSnHdDu8bDPcMsgfVJ7I9/aiGrNl3jyu17pWyCs9d6lOlz3pDhoX
1hxMPGR8/Ho8F50VG20dEA8cStxlegpYIOG9037HE8x3DwTzxv4osAnxmmZySsXeuYwDmO/zb6nt
MwuMvL8zbmxkYnOZjzo2ybasH8pmqC74lc7jmg8dSjpAOPOfQr6+9UfgRRfDm+T0XQb+tVufebOI
Yg8oezG03aY4kGQR+V+uT1mFZynO138Bwrcv50KL2qqbNzWgVsJ35LwDLIU/eIYKmnCLWD+wF6EV
Y8Th8PWXgwGa52ZMcUIlyXq4JA/PdkE0isbkBV/P3KeauQ12qy9CEMjbWS9/LxnbXJXwwzH2tGxJ
wy7UZ+0QimnuW2ArStIs0MZY6YWbqO4mlTBPOD+idvMthqzmCoSY7olHU0N4qKXbCqtStzZ+2teg
SL5Iff8nhJFotjDb+FfDapCrSX5ScUeuoVBFTJnnbCU2DiCtiNBLxOJ38zDdKXsQWjxygAXQPuHi
asi2ZCTNCCk2G3r1TDBp/eTt4av98bxyttCHUONk/8HMpKdXfAokiDExHM+f7zw1kCPdQLnC6OUw
CyetTr1D5zPG4D8/7INuwW6wALVU7UGC/xXZ5rw5DyrxkPrss5GJjO1aQB3ZpmoeV7F5cVhon14+
C2khdxTv9Yr7XzFE0N6M62iBfK8Eijo+muRIW65a27aq8pzDLHEJS9ITwwPjJl18evQYrTKfFXJ5
jaj/dCiRqOna6KFpGcEJlMbNEI4IR747ErOSXILKcDJQRy+3Vejewc05dfIqM/88pXh5GAIZhmSS
0sP7LkNshCIYG685Av7S1VMYXFRAw2Bq+P4OgqtuCILQX5vMsf4QiQJ4DK1LI6i/hUHQROCvVRxl
eshNQklyfeb/RujaFGDw/ICuWdrR3o5Aw8mzSFl1/EHWYkVDE9dpNJcrMp7t2CIZF01MosrqBChF
hEY6XmTVX8FrBTm2f2RiI43X8Km5y+JSMXXVsa0ZXHDkRnwkNKjz/EC849TNU6oWpTaLwby81e9J
A3nzjMfCwVBoMGoiY4T7CrH4wBux++cOrosE+uHZu+o9hKx0ThA6g/sZmH1brnOKTjOmcqOxPksH
HGkX0UHJ60UP/xBDyEXlibAC9dW131gyFS/IwRguuwRrCa8dO8Pj6YtUZD17ySgi+sBznpxXme/Q
ENArMlg9b1tcfO2TaUsNr6utzKCUgi67rLdx3vUJhBq/ADaajNW8HSTsh5wIZlKyxS8gV+nJi5g/
ATo4QghQI7jgwxj7gp07ucKH1VurCNi6057Xj1fAS8yMfvdzRJQD3d/cmsWro0i/KVI6Zje+82PN
BkHroseVVJ2VJ4cNFapRx5WhtKDxKyFhNC3OQI2AEBPBi0lYzvqGnCdH+qfYq/4gaVziQNR2vMqa
ECnabbOOd77LamnrWceVVZwt0GZFg80zr7c2hKQt/eOrZ8X0PgnSrp3bU5w31u99G7r9sAtkUHm3
gUGyQEaUstj+wK2uQfWqFVPZX6FnY3LA7fkOgAqdZzLDEr8IwEbcINy8m522X6215NPW84vGKbxi
VgTtVQdAAIb+5aH5cfJFPgwOk1rYPsfi9Bia+OQg33e++5OJWS0ZLaBGh0U4Ich3ovgA9e6FvRnZ
sm2F3DsnDlGr3s5HsSjKp1eNvwEa5F3nMrtdhLVVhQa7d7CV8csWMs5qIM+7LkIrPUWKAy7dpQ22
vA4P3CLiE6V5giZ3XpxctuYRF1bIAvXKop1Mv4GxXQy/ik+h2pcK2ja4AGeKzBeeacqPT4Ri8g23
H0+c5TsUrh60g3OOr35mp/bRBCOYwFyzl7Np+uwj2r8lwyfdz78ftWWHzuAVlxkVVck9EaK4tq1C
6N2/cAzYnsiRdwDxVjoYDdHsgTj1Ue1XQX12mrhe85WfCjba2x73xllbfhYUyFkD0gayOiNGoMMF
P2ngC5a4h44qUn+gqvkj3pE3TwxWAXJ29Vt+KJx7P3V43cVGR1V9GhT5BDmijGZO82W3LalW8Fj2
SsjcwLRYo4aA8154R8+Rb1gPvZTSRt+9H9fbYiwm2gzuQrXz/sURneaugLT1lcZc484mthzGtk3l
8R5+OF+SQZh/bE1gIntfH7Fj7PHPFwTndBgkhsJYVE3JT/MbNllupJP54sa466AyQSzd+wqgTP/W
N4mL8ULGk8k09UikvE8Lmg9CTFZvytJNl/lj2pnHDABKUz2Q4bjzVYtf63pqMOyU9X195dtWeuq5
hE4ZGtl4tmGCedzZ2PALJuDG2KNxnq/Bfe63NRPYNousE83NQV8piLhSMjPijwFobj0lEHi/acMh
HAlgQWfa3OfFWq24qcQHjZBcnWEBFdBE0EO1toXBd9pUUZ0cqlw8R5JIbyRWGETu++8cMmWgNviZ
133IYwMdnGEZ8qMKnorV+0Rays3anpJs9cM6CsBsHjpnmBFY0zj7LLcTrigTAM0bgLOB6DZDzdcL
+qOTxmWmyYbSY2XJMW0ef3nP+IzNpoDCintJ8qjzWTHRhhvt6qxRZrr8oxHfFi7ObWjGAEFQe7BW
ucJBuF7VQIeo8kZYRQezqo0p7CLPStgGWotPsnDYZxJmbde+uXBlVlnzZGJos1MV2NAilrPL/3G/
JvI/emZjV11BYgY4iFMHEnEqNzYMdzliY9HHWL5lJpP9WNaOLKN7RNlfGcVDgWpBDOi/1k83/M8x
f4dDMcpn11udKN9tiuzq6bEG+NUkbIhcvxe3gunz559oQcq8UGDhAubI2/5eVHgFxNzJJXYoFjP8
PBZE+OkKwx4cjYKWNXu8bbVekbR30MAbTIzbT0Gprno4ZdTuyAzKugmE4CRLiQgpEvMXqo8BUrI6
VTd/eiAMCDma4dVM1zVFII4RN5RUWP3xCOOrAb95KKLic5HKm8dz9gRFzDE/bg4+CF/wF9t9AxBu
q5AWpXAPTPz9PDoGd39iLJi3rbMVD4NFMRRwI7IxgFFIWYYB8k3Kxco7VwuWAMbnHP/SUBZG85q7
9DkxqrravJPUKzRWtO/asuzj7oS+422ZzCsm974IznKWmSnKozsugzQ7fCApd7QZ+HrZy8+ulFJc
idjfXJbIgavXu1L1JuauMlVHwwoksRMATq8ICoR7R6irZVPhOpJqG1U2QuEunXPmNh7ySpQB0Muk
2sVvGfPN4MzvXou66t9TtYatWrY9UYVMhr2V9VRsirJUy/npIe1CGb3JGwdM9GE3Bd5SrosJmn6A
RehwxSM9tfoVg8SdGFgtUzoqeKGBICqVTcBqqDhQalzA1W96JY1BqHR+vAlQ751Iu7eQdIgzYoPQ
6Pwnz/4cAXhz8DkrJwaqKjfmVgir5WmX2qTnUTGTIC/M2QEw1y99CTLkSAgIbBBBdDQM9nDoBI6p
NE9Wbi3VptAg2hLL6YsXYDVXyW4DE0duIwH8wvX12luHW82mRFf5MVrDIGCLClhnlir7EO3vuJVT
ch78ICRJk6giYCT/Wy07SK6Okwmjguuj/9YQ3yR2t/KiUZIp+AXWmYuPZs1yTLt51kBBqbp7fHeE
P6PWaU/rx3AoEcHqWmb4d2xitI7GQT6zP12idNJSN9ZRru+zuxb2PqKfSl1hcUas4kqeE4lhcSo1
DakYHm0Y/qq3uxPf9So8Iv8aSXvr7zuzqpKmcitv3Zs1fD0cn/ZV/v9qSY7/182rB/mQe+gqyA9v
jwvNz7izWAmCMFCUFZfSai26dUtwhqsQwlgK8+RzZifbr+j0bsLi3A3sZGwPbdKhRTHA7eXNEMOT
tylGg8bjYLpKVFGh2e82pAPe4VN3zBvTK8Cda3Z+wa3ITRvYaKZSRScDkncwx4eFIoMi6POiQtQ2
X/LdXdsu7x4qjB0cVa+AFU3Y4LRidaSf/LzEy+zls8aB/1MtwOiZOLK7VKjDMe6x0kWF0WzOaE2U
CsPyzy/qFWKlAplkPPqTNp4JGW5qu8bNNSMCmiMNnt3I6m/VVfIak0nl5X0/q+fQXbrg0HUw9Q5N
xhiKh0VrWqbzVCuGiI37onhdjt4v9e+sdfxQ2Y0Lugxdlw7tqQ9nWXK9KvAHhtgpoTr7uaQu/N5S
o1l8F16/e8UD+P2G3OUCjZyrvuTkwz1Q3am4y4VpOQq/zj2MmHECvCYaEVKL1cGamvZza0DxSwX3
Q+m5zfRucpRr21AMW5C5H1VAbO9zZITZBFeUXFBKldPDw0ncnrxMxMDmqxEx6V8/VfCOjS6YY1uv
wwUjCPWvaDgV7FdqqH7wzbD0HoLRbjw+uDLPQsCzj7YiE1rTx8jWtxt/3r59KvMFgscG+y/Abvqd
b78mxRvD/cPTvN0CRk16V38HpW9eDa6E2o7sMHtw3ZbKGGOXjrN8lMUkCKMq9+Sy6eTnGVdVgDgM
P0gvTVZ26tqc1hjaKki3hIQORGFrSLpREXtA19PSsEUrV8Q2XLnTQb3gOmgFvx30yykBfK2vXnNi
/PyKQg5CKLX1hu/ddOuBCP7TylY0PNVG4/hljMzjZH7NxH1WgIfYbY/WrE/4c+fOrfs5/2CBX+/c
FPazQM0K2jwzIkt+n5x/Ns4M5dNmZKp/B0R8mYAF29x25TV4CtU1GtI8/uTovEOwqIdlsrFc8Dn9
hjRs1hJCFZf/gb8CSjne4QwCN0PMi/+AdxuIePOSrlTtOpcFb6rVQHlC0tmjXjfpNK/KkFmfYq/M
hGUyQJmal+/ACVP/P9tJFgwKKEJ7ecJ1iChCo8vaJd9qeqDrDthEetSdueGAjt2qGMqU89PRl6H0
idSazcUWqL/Y5hSBbkd9uUe4S1wYozDmn1s0ATDI+kDgIN7atcP25vVWQHRPKSTrl9Ok6hPC62bE
aeOjumfAexhA4xH/5XAkB4qYsPXlEBqW81X3gtW5qS8UofcCeNQ3VFaSY5nBeHxEt4es8GMy5WfI
QDRUsAf6mc8hOAlI/5Uvx+E5YfpLZc5Q8caxV6XwElXXXal/Ggaw8ERsylRJ8j5f5dNt6FjFDJy2
V7T9YsPXTsZDD8IxptziJ9X18T2SDiC1Jec1nc8hxnrZE5uQNer4gcLNOo2dFcR8S7r8I8r5bP1F
iqmAOtWcrfUyGfFRRWdivhE7cS28uzyKNVTtIHXscxa6PPfvcEsAs1T/XaSAHraVvC8jHLm9X8SI
d8AXCqVu/1f4IBSC1qMAGg0ErUX2WM0HYkBjwAE2d/TBsxMNrmzBMT7Dof66vcA3oDk4zFmVoroZ
0N68q2JOXQLPy4Y+jI5ffWZ9ONoTvg6qsFT8iuT6fIP2vjyYPmXSdaNvABnHfB1EPOnABoH/qY3v
fY9UohncnmRim0l+915simjcMv7m5qAdL/bwXbJe44Og3aZj1Epyc03hzptMKmTeLmuScGDkud16
c6T3+gBKqLVlVdK8kIHnMRmojBpLBfJb8+ylrqzMPqlC3efbQuuaBr/0iNIwVMeh4pm4/W+irFeh
E7/VQpDN1IhnucRmQWwvZAS1tqst3SV2nV0aOdguobVASkWCWQQtvZaKedAEJAYVTFJTChEv0o27
9zpIdsYkjvpdiInk4iUGCghCgp0gCMF/UkUGGKVDPIfiF7U9ZWAg9Atsz+JTLrZ02tiybF1W95zI
iXUujMhG0j+gLsdb3D0g8DAQa51z9UK380BPgrrbRzkoBtGx+sgAyb1evbH8mYOywS0dxDnVnf+z
QLtc50p5H0pe5mA3kCIlH6AnLxeIgEm2GaQuzQaj26prZp0YvjPKHX9rjDNMTRIyH3DRzZ5VIAHE
Bon4TMKhl80lVNOhlnjJY3ZZoRtfk9SfYtivi9wBUiuIt08VdUeIoJg6OqvnfKyuA7d6rIsvzrCZ
sRdYewLMlS+lZknohKbG4k4helSA0jy6LcIDx114FFs+6rCZeya7XETPgtLHPae9qWINVNE9quzq
KZPfwP96H6RbXHzon7vHXcCYbWA5jda5DCQZdR0IpVpdUC/WuxT/TfUx84LiNUIjCxmHwuMtpfJz
5FoFAvRZyaMY4ExryYufqtDehwDC7GkWEkfO5Tnrux5XEGRjP9xoL8Oj0F5j/BJvOCXrQDwsQ7ii
ATURS1luLElraBNO2ppOaVxzBGPT6RiDEDSeXa9ba/P8BKe2X5dAG9Yjrb1Ipg2OOZu7zThJpfvS
EPPVbqEEoyFsOoNAXBHyCtIkFLpY2EYbul06Cnafcn/HwR53aC8qarQlI8taJ4z/hgSW/YP3Bozd
d2tGOFuIbVu3AtnJyrrULemGlZHnZmkWk7MzpxM1Az4i1+09oxH81PoD966AUBmYp2jpzs5guGA4
/FDzS3bwE2dyfqZum4I4/oBszVX5LA3SxrMfzavbkCYK+hK5a4nRK1OuE6O5wEQno9iQSZ+P3Pf4
JREZSMw2xe1QtdMF5f6smBnxgDPUro/36UkDC54dSMTHnhOBTnwyDtROyCdT7HFE2r0myOftvbfs
dm05Tyv464+zuL7NqjdMLnAvPy2uVGGJh7i+Pz1ZpKeyJf9vrQ61F+5whqmn74NJLcW820BA+TeZ
YZnypOoDVs8TRaMMa3mKo6O3/KU4KsDNEpoGFXaFjgHpcgRgKfUcUx1Qi5NQR1suf+qyTVn175ka
l0Bh6o96pInSNFBSPDTGQPMO+xPOnh/IzCIqDkPvSlr4O15cLl3aOQq8jw9WAIAHbFYKxIUv8jrr
GvcHNN9Gq7lO4q1hcpsdhQHM+LlNdX7e4xzBk3faUai9jyaZDFI9qPY3dRmi1JS1orcKHQQXsmL5
NEGKSrVr2N+J19Yjo39Dtt3pbhkMqCsi1rC5sLQiZCufMmxBgyPrxSqafqLIYQ366V335/oKrOSo
KqI/JmLRg34YJBs8hcbA1VIaNDOqLZBUIY4SL3PQbXo48EwKY5nPs3z8x5x6oC6knKfCFTeMblSN
Ox4KbJAjiPQBOq5J/v/4L4yu8RL2hBwtIdK1uA6QaB00BRJNf+hM/jADpZ+YaU3jZqc5VuUHwO62
UyFquvqlF6pkH4wpXxrWgaTKoWDBKnFse+kFl7Gjuoa4tIIINM2oCClI0Sh2F3zMus5jUYRIBbl2
wyNYecJN+/QIecjA1DFu4P7/PFlG9I5Xm9W+dsyrFnE8tQMgf4fjbC7wS3eYA+OGcRb7fsfNEqXt
s+yqJ+E2GchBX1xm/7YgTzl7VWm5PgyR9lXOiccj7AkEt14KzHpnqWa6kLFQd0BqpAYz2HToKo19
Flgg5hus1uokMGUmtoB+RIGcGx/vRMhVn+dBt/AXlpLzzZWDIOrwwvt6pa4p8LDQA7hfvSTQY2ho
IWkGJ5+IGrh7QPKvpyBNBuBofyLd9SStfNLVg2Fsm50tM4N/0Xt7RemdltCL/J/c912dKjPzkvQq
B4RP8ZlxauTlEEZ2Piii8eAzdDD4Ldk4zhGwN+hmdg3erjQx4RpJQcDa2mxn2Hp9YzenXRK1J1DL
GN4s45c0t3SoGXvofOzBbkeuf0uLFxLM/YnfkZsBibVeJra0nSrZFVZLm9vlVWnggRKL7pi7qau4
3M4x8dE2nLSbBsDHlX1swDkeIYRnqMX/QLh6RnkPFzg9oEXLbiKpToyc8rqRGcvPaIsM3FueHyo6
bhLGsDF2QOnDUyonNCHttGN78kqDNDU8U+ec/axWoh3rbZd2Pv17vi/lmm+qnKfTgszcxM+8xgr0
6M7jD1fcjWAWM6+rbB4Gsnt/Xb20IvK/zSRs3CfRtm7iqW42OM5HboeO6Wp09xkVjRK8sAlyg1dZ
lE+su7Vu7upfucb8jAwIsSfIQ6Aq7B7t58SzHJr6DmM8U6lJQtXUpkGoQJHZRzakKpLVRoWQOpRC
y9pgMS69jhiVrvFjXVEoJORaQtWA+PdmfLlZ+N6PW0VzWfXEXMrprLMV4zrlCAzLHLN13BhNfaFo
JyJJjfCG1/bAwn6/0XS9EssXSh4lTUY7RE8IaxgZ+XYBi+B9pDZaat5DrRz3CkVcjpbYaLE/CZco
4mq8LfcUWLu8Vj2jSXYGM8g220sZvX1M+CJAa9DcX6HfNQOhu0PwWWFAhAD5lx2v5K7oN7smNiHP
elrUxTlMb976TlhJ6HQhu1pzqxqK2Z6sBVDSeCX6ObZb2djkIMO98GgzGxkarv9fIq7wS2PaocJG
6qYGXmActU0oFJ9RoKsMclHc5yDJi5Y2tNpDrrOgioUb5lnGZ2yIczpCX38124sO/nOTxJyUicFL
pkf6J9QiP119a2wzrhuAXodTznr5oMaKIHK7FlWH44ooWly6hY0EEWRW9NO3kMTjXTMTf57FdFOo
RXBJY3tw9G8UQQDRTl7mnyPEMIyLlWufQ1pYxsj0M5NmGryUEvyNYel5NoGP9ePf0rLDNVAgVqtB
cyzQSeaOWrZz5+6FQzq0adldsDndGM336MuDmGHG/Tg7tNtJ0EerpFBPnne8HPn2/pF0ujpjoIhi
58ao4JcsukgIKt1FCGh2gNKEwJIOfQVSDwa3Q4hELLVxVaULNp0CMO5UqDlVgrMbDrv/la/YxLnO
GtyDxu8ChWtmIIjl+EbdyjUbhdQnjrV01mvTAoi90dN2laLq4AYx3LCZ/nu8UGIR9k+47Iqalht0
FKWMR/pd7nmjsmnqA0U2uGezDbFVNIOWdkLXXR2u7bf4EJMpK+erM5IatoX+i3kukfDe2ZGwY+5a
sIhgFo4bK8u/wKuu9oLXx20KPNNs8HB/4RcsCgIN6KLgGa8vCfS4lwZsxSvUMXIwmXnbqr27bo5K
YQoiK55NXX1rQsqph32jOR9wxiktvaVtmiMZYXJOa7RIlZmVRnLaSyLle/m+FAPFgEDivQCrXVzf
G13PnACa73pM55Mgo3HsqBdVbEAQBsPOQSQGm6Stz+9HDjPyj+4VaY0WcIc2aIK4hDVZDmLUzB3P
bna4X/a3SPE//QKLHWrsw6bS0wi0JzH5XzEAsvDO4rClv+wCxizBrIB3y7CTfE1wPtN1X0C8oKyc
8RpwtmLh+5KvDRHicgrKdrcY/kbj/h7/mRWi8talHo8/aLmHcV1IGWAbsy0OXinTCrKb+y6EjoYu
gTJmvBB0ht24RHbt9ABYTkiFk1tpZ2kTlqmJgbzVcG+iDScuOekhopS+AEQzGUChkJ2rq1/WlwM+
KDZiY6stYUXjQZGGmjMikyN2BnI8Op/RkqoJDz2GiQlIqOpnl1Rs6IPNUXHmAFfKTlBfuUGBtDGi
uoEWhkWpPwIfL3mVioJGmJd1Ttbgg4yEU1o0pPuEMdPxx+ZJ05SbmyeJVot1wZk5jbYcC0Fh6es4
ZlRgbFfDryylRP2CsE1bxo0C+4cBLYcLbjLDQ8VQVB7vTqBEijtEChVsf4yf0bEPt3Y4pH33qNOl
/EFg4T3wusjRQoR8yJ7SPgPeJxqmehRmaCtfsaw9zXeVE6IpdwfuxnFZX6NdRys+WWWOIeC4pHEL
IFsOKXeb773pb4fthFSet6FWyAdJ+DKWf0xlncECTiUXBKD2EL/ISLYvdvgQiDBvFACSZGoH71di
NwNNF/VSsqWfiovPHe6ayuy9ExtIs9yw6dZaZYmJpUeEiR9/tWk6A5px0LxIH8v5DZl24hjCsfsa
QVwzqqZVA03S8uV91PDEOICmlqE3N8Lf9zhF7iHh3th+dXfEubD0LUOy4Y1b3HnciBHePqoT8/9U
AAmNUtUfKaX57HkysDRsTnZMc5091AVOCXlB3aPl3BbVloUGugHeKAQRt0rWtZ2WHJ4sYwwv7twN
xQwIO2QeLxaOVijwEPaxRo00MAUmJuc2l2nbGWu0uSaXJdGwpMR/gzUXUW1C2GVQpyemBZ8x2uGZ
WNVfYz0QP99eQVyw7I2JtKxGUGyCkQ6Rb9DrW3X2lWbq+KSd9+0ptUHfjz0yKi26uucW5onQvWiX
BHcyVjyD1SiGpj8uy9oZpAXSkdSKBzPOaJu/m2ZBGvWbc9YEI4Rof4vZviePKY3ax4T5t0yJYePP
A0cth1Vk2/hL6XStUnrEFBvWfaWD4zCNK/D+RGZLNbG5g2GVvNdvtjJHBKvHeveICUWpMu8w1vvC
+ADtxRYvcZr+zBJwid0GwK+cznhXXtXtcvJvYMQIwCnvKoGHVXWFbSDIkgNSBixOq+LRR4dclGbH
eciQ8GEQmfDOl091OeRjFVzcqWFvGblTPXD/qyAHIfVmD/zGW2jUsaNfIzILCsY43/yhmLrsKuxh
bK1uenASFfM16aZJfCVQa/iPortoxvM/KxpKq+K43EXeoUe8xq3zc2hCIiGE7xZPpC11qyXCnkf1
U2qkkfqKfaHWjQuBtptipmhMttcGAP1RUOS3XyOpaiduuDEOYy70Tg7M8xgU8N6EOBa2Nom+/GGl
7AMXpUDXmSLdEfq5dUmwbj8N/1iBK8P/dFNKXIibpDdg8VDdguMstXaPKfkATZw8ivTZ+uhw5zOV
4iomo7qK19qY1DjZv6hwS0FAdUQ/zBEBXxHkjIZceos5k2LBwIDQSlhexLpzvEG8NNO2AKLzVT2f
HdlQNyXL+ib1yKBxKld2NAfGg9cZtsgQ7Oag+1BI7apwAvXCDOREZzkRgpvLbA80nVflY8PwzwrJ
fR5VGySFM2vIEhWN8QnqPbjy3I6ymPR3oU6gYR/iLSPzodUTgh3v1GwR/JSvC4V+3GaTtUaibSYK
d/EZAeKb62TIhL3dycs6VM5k3PrgOkV7mT3fj9V4e+tBfAi0pMBa77wAv3dl3uH9PB9tazm9q9jK
4MTT9ypMgEjXgKZ6zCLwvORqZ39iq/XgxD25F+y6Lu5UClZGdlXmHubkf9XJcv3EkDD3secjvNJC
TlsgrSS3KiGgbMVRutjmKqsg/pMlOdkLYv2r4unn7EnXcSNZ5CM/0K9NV93ej0wNUjZEKE3gCBKH
iSqquN6XlB6AmMzdAynFxbl0WR9KnveXuXoqMj6i0uUhip9I0Oe3kFLVcBnql4qbG1Sg4nStT9cU
GwKrGw5DenDINABYtjhgy1zo/qD6xXIbKm30I14TXiXTEEFdRdG8p1N3A6Stef1MrGz35iLn9dVo
o9Y+9MPQ9QoyIwCDnkKlSXqMLYNJYRX2foeMiUO89B1sSn55qp/BIHLSvh7PVEiv++7iKxidhwXs
hY0IkERSTT1GbvDM9OC/+dp5tKaYfpaD0M7LnNf5aYccZ98eBkidVSsOlCf5N9VbaoNb4ebkcloY
RwuQLmOdMbK4L5VUBBGdLTcfXCB72AsmAuVltCMbFdSd0jGMNK1123bikmeh4Ei4lum9ChZ8hPFk
qJzhgOLhdJTKsaToTlnUg4fxxaZMi4Uf8NgunO+sVkH+5srqXwxEAd9zSyGVDhRjYLlLqaGqcjAa
ctg5Zogo9VARczS3/4UEhYblqiB38ExOzFhsY5dNp4wF3tNNCxFTtf2bdOx5T6KhVD8fGJ1izVBO
ooolShoqxV/4bpqvSJ6LWcI50YBELU+9LGXavloDAsCCI++cONYwcR/S9XeU8rjouztr0pO6HCzD
kgCipXnzSkU+xxvZzOyQJA+AngGDbMg4N1H9DDAgkkraf4BAhTh9ZjD+8GUqtwU28qYmpgRhYLks
6m7A8sMFhsCPnRFBxmuYz07BOnAqHUViX9VDWdGZWVtIx6eFMIHcVY8VuGFE2/oxZx3V5AAiDAVX
9d9s5GSdZldk0Ll5lvL7jRdUxQb6W6p7xVN17hYNuDFT10Az5ocILzpKULhNFVHmoXvdUXeFq+tB
buRwv5565u05T96BoJytAidJPlJL1+eWsmS02k1P7fQlp9Bbx/Q+XGl0nmq9DnnjO0jzPP/6q6IC
F0xj6EPmqwSc438/SsXuNBLjlAXfswHoYp9AfDBhLk8oy6xIovsomqmAAEhuIEKVtD6/gZmXJhGf
qVc8LVSRsdA/mYc8fRVKDNqiSXVa/fslx+7IjMm8MON6d2gkXixXN5yTwv23hGx4igZAFaJRlpqk
mgvl24cCnI1gpX7E/2J2ZnOaPwziLL/oFRZfN0Fi5pLFIp+3wteSlQcKhyrA2RMio/hrboB0bTt3
uP4Xsy+jE3otnkXAB4Yv4ruNeGgIwohlT4GjhGwgzAKXPbwtnH+Fz3AL3gPcOHrw8gNfp2G8XDtB
3fZJiHEzKKihZwDnS7AJ68HTvTKROfMlY0panrYtfrTfhvszZfSTxtm7XbBBzwre3n8lJ4iWjXbc
ph1nZS8dc1ENakWC5oD6vQC1G9/3bsv0/BiSRXnNv89uOBFdi+d3j4nRRuGP6DPMgmqxNzOPeZx3
ohWPCJeaPSFYkoW9BvS/UyYPzhfIIl6EttEyaLWaFOBoXVzGLd0nOkQZCTjXdWobtcde/JKbFJg3
ZiUwQ9LkTEeTfXWEbuhiXg8MmyBYtr5Tdn3OUsqKkFKz4gEWPHqmZzXVlfOvQp2tKQzkHy3xhlif
scu7g1C3yJS1xRK6Pj5YNCOFz/z0WkxnRPOdIGe5ewL8x0ELPJEaivHMlMy7UqUJ4fAzeCZ42usA
xJFi2b3WR8tVU+HFKVjoC0+tkTL27nqoYLZPX+t8G/YWZ+HMAJpYTXCg9U0XBGz/Or3F4RGgCCGk
SDcCLI740jZxHEiFMcFTcnJmzgTkh57jgf6zASBgK1nC9ZaMR2dY5URaaa+flZDpIzs2QxppP0Sb
RXQZRqvb/UEkh/AvY9rD1o7d5PsuTnc26HuIyed/PVwdzxaYfqO1Xuy6Pwy/szRZyrql8GnSw2EF
355hHTL5Mx7kV0Nr+KBz0q7+5DSqKUp4X8tA6xhG8Nv2hGV3hJpWATQqfWGE0WUmmHWF0+bWuIhu
+jwveKC4Zh4lP6XprHm5TFFbQMg43MnJVyQ6Ha/yiE6xHIbOomFsXq9cyb6WRM7Cz6hE0o+gFygi
yROktPbm/pulI/MnBrsPnLUGi4xZMUhIdfbcBUDHMYaPAuQF99VdVLy4QPNwTuLNwERRnEkiP+wD
fWz/d/HrtvuQ97X/Kwfpj6O/yYmB60BaHTJW+jCmYB5ROGLCaF8o5Hqcwz1AceCSNyb4zWHCb81S
znH0C6f5xYMV85/D7UVVUqzZ575XlojrtmPJJIxhAEpHW3ZXQDSAh56kRWGZAAV33URsdV90Usno
ShEvGRxCPUQ9FmpKcloU2FGzTUjerf6RYPl8AWOmz5LbnFPmy/VxYfWvSpUCbggLtTNTbGxhNfDG
O6WU7Nv98PlnosEN0tUTEbKQVY8jsMdBd6eLfGlZijtULB8TISPbhuJ+gwNmp9M2nIWqUCnD6IuP
A4s6/nfJ247viepo34Q5e/H2E9wgBxsCFJCo2DW14slBmGLOxt3xfta4c6t9cXeXizt1qelfGbTF
+6yCGFuJxsuhkHVS6kEuVNEx4K++Y/QpkjBwJmdx7DX0jWCsuIMcZHNU2EyF+NlfXw3G7Czi8sZZ
wr7QFVsoO6yeI+AbkU8dTWfNDIHguzrwgXXq93cVi56P2M60ncQgt9xiF7kkyAFsx++ntd674qtr
oJvhJr7kNR7rk9FL8xnU0sFaph/f9QCprI06iRhAydkE14/TTlC13W1dpa2s0lkn9BTqq176aGgv
iW+mekheyuR6tr0T3rFB2xpYHOEPpMEK6GRaVGzcbU/8MKOvguOkbbcKN6y31r62bKFNsM9VJKhY
FHYVEbTuFB5zz5ooPzCVFc1FdfHYr/ZYEGshzV08ytv2nUgxI8/XiMGRhRyYmBTaVZZzIQLV36Ye
nMS20+BSiXai7TVSGvqflzKfgwfsqnUuhxySAQRkgc5zC778MeDDMYBUFg6SMU3TTDK14J1atSjI
KvfkomiNJSGAj87zZkE8kBV/fUUvONTiqaJwaIddh+2rGjx00tjqUC8OU0IPWfYbY7J94JczUacE
mGQ2AGYRczoqlJC8QF9AOgXl3WfzWFBrENJJOJbka20Gbt+GYpOZZ0s3xZKpyp222EI6JOlge+hy
oG0NflF/jzlPRWwJ7QnBDFcUGTKJQQYnSohKgp/5i4gcQjNpv11GDWUeZ/0X1RnAfUk3YxBqnitZ
pFilCp0PU0+3P+jdELRLvQoo9eHKk4H+n2nlFcKzW8Rtus8ka+5dAMMRkMb7qlds08U1cs7TDQRF
9U7eantD+JVeoj54E9ajCnf641SWGKOPI8fMhECh4ZeMugSSFUt517stb5so6TG11kUv6OH83EX2
BpIQMvmeT6UgsEsL0nHH6U9nu8IUqq+UbXlVDAZk8srmOlZOfeuK+r3NPMRNu0nJ1cPJP/IXc3hP
5BbDrymusfvXV8YGuF6YUgEAxEkjhG84L4dbgii2pZeYF20Am0qfgWCskqXKU6n5h0Jl2FZ3094B
WxgAj3liP4hACyiMmWAFbcLl6VDcGl2Q7rhkOHINZ1shy51imZjPDjVQRHHTOmv5wUH9SHHTKLQY
zVhxdE0H0d5F+GWMfNmv5AubiNRpeQ9cpN2goXMEKJWLYwCofjWHC0oSxK3/cVYS3Hl7Ga1igs7F
IB/Q7um4cvYPb/bQWvJzr86XVxJqEISdcJhpVyvRLc+VjVLq4NTt8MJnihH3Zln0ZNWusQ7Fmmiw
3piM8//SNoTZwjfW4k1Mo88RYUJm5v/m/3zSZs458Ig3d/dVBwJSepGpPvG+QAleDIR/+eP9WiLi
wYeA1uMlBUtMNVlg4vP4pK3LG4uuEI8xvg9WxGfKYMNZh0ju6dFjOzuBFNlypzP4932uD4pyH0km
Ab3yFk9COhlb5Z6uV520zdsik9QDZqd5Jn/rlYcZ2uT/CZR/A015va/cvELtMtpf8JTXR6oZ4GE6
MIuVPV8jhe+Zd0nv3afXLZTLBDi0ewuri7hOspvnR1RCkrBp0TRpPiBofbqVEFuarAYoWvY84cNX
LIq7BvK4ooYpBin+GlX1BfnrN9vZTg62m2A+T7onhmDpPk0hjnVnNix8SGy9FPgizCqDedzmXhz2
4XO5ASxG9ed81J76yQFSY2iD11ENTe8+dvzZJ8t6Mgj/qhq3cTcg/2MgWpYQNKOIHQF86roaxiqF
mdP2wXV5uK0jAWQpiyXxBMBKW4P71ks00DV8WijNgXDebQdBiivezrjwlh9mhakWl28LIKudDjiF
vJ7OzQoZJwRiN5NpmbNdrTvEgBnolk1qOqyjL5bK9uYcesDuTDyaln0GJT01IUfPTVpa+JxoStQH
o5PSh8C+SrnLRfMs35wMpkpAEh0WHEjYUo3kDGnjiHGGIc3/kJfXWLwesZx/vejLlbqoi5qLEAEu
/yMax9I55PZAn7vpzWRY6CA28i7AH9RBift8zuMOWTKWKv6LG/jgYXH8stCjN29t2o8X2taYp7G2
Z0/eFkEFhYn6GspOwL9/QDXtHUQhoPWIu5h22zZkiw/r7zvKsxaN4/hM9DqM6vYljVQf45GPgtLG
BP1jQzWVFU1Hh2jr63vaMzU51OGqjZrIFmI+CvD1rH9o+4/r0OJW8ZhkRVTGGEjcNaNSACXBQq7w
PejhU5jrgEaz1VwoFtgmpopE4X7VEHo2tCZQYJgRHfwerC79UcE5UMz1KiFQWi4oNlTI8BtpTyoH
anzmOyeGhuh5VfJEphr2JEzvyoavM1iWs6c3gC/uAI79HC7ZRQAnrkcluzXsldVBog99DxkADUPT
XP0V0YHL0yWr6FYnQkvFoI7a4lRtTFmqczfNX4uuk1738zzN/ZenfBbtiZ8UZZ71BQDbihIPwMeR
oWdCWahWGqspdiz8cPgNe1CZeF8eh9etaMrTu/ZySdWOVELivpCjiglMh6SAB5wCTeqgPbM+lJd3
JvyI0N4jvqL80PJ/26K6FAHs8SwSzV3EDsn3cs5TdTkT8M3KZZkpteBwLVwpdvPsahY5oDsfGBhx
bk4U+qKlscerL1I49VCVWt06knqt0PIkM0ivSSKcPRiUuwE+RuwexgHHNwKERb57NwOpXkOxmYT0
Q6h/UU6W5awglWmxsuv2oFNYqWbQKjwAGD0RWHWtkld52EhrfKfjlCM5fhKsfr3NhYsQoE4owDEK
NYGhdEV6765Ro9bLGiJGhIUEo3DXyfNfRRnNnJ59Hc5vpDlI8FFKh9jJMncr3v7bIoCjcuaV84Ed
tELlClkzc3aZJNAFET5lwwjfJdBzR8lpWft/hwMVY/EKMqh3jqC3gFiBmUtjZTI1fEN1c6aXp27T
KyLXENeGG+H6i3ECDOQkrVH48EKrsVx327h3uc0rPATfOdd86BLGSqQq/lcQes5NWW/uvq5BN9zi
PQG1am5gCR3UhKvdpIQOw/vwNOquShusxH5X9emKiHnmyCnu+FVsiVr9eO41p2Min3/8DHcxl3nS
wCQAbWnK+HYFpkwz/hsFuj1R5IroLOU9W4mMSd4PJbiFuSRwcxxdWFI4xPdU4yrAvO6RBisciGLE
XBKNQhGXLxLUzkBwuyhNKCklYWrhJ0C53TcQ+5RYwyMOPZdIJbKrJRr6cp/4of68O0TeuiSyYxW7
Z/j9Z8T01RC8UE+KAVpB/gpi9uHDHSkr8mR6Llso5/l2wPpC710mRxtHqA74lqACF/7sMUw3wjJE
PfjWeLXUbyaknlqqV72YlyXLd0kXmsN5H+27aprQi/wZP320ZQMqPgwmhzmGYG89tZz6sSjGCs9n
4hwaJzP54hlGTo5+OjA3Fe3QeDM6GIhMk0VSItTQNgQkVNQbwiPqmVqalCUvnjPfmJtMqRsTNgim
/aJ3+SvC2Abq8/m4lFWBtISOzOdK17j7jyQKbgwOk6/qj5L8u2UxTl917gvPwBE+ubAbEmln2sE2
NpFSO0rwYVmZflpsAND/pl4l7t4hacKq11YQKez5c67fgWebqifr0q4P0JqEVHLjIcHPYLuHk7zE
5iWcjHyuCx+AbmJpOwO3jFGEbBb4oWyxd0Ld1W20RIjVU0lqitXaDFcUHR3AC2FKiFc6WmoQzTvo
6OwGVfmnI+PBipeMNzjnOpZHN/GT+3GNtpBc7MurTqOvXr7/aGFQeIoQ6WamAJMwWrbQ7E9Q53GR
PwQZHvs43Sg/tBnfVGnhMFs+QJWC+DO0BmdFyY5Ro41bDE1mJshi6rOtRa3Me4zb+EI0CLr+mqFy
mExO8vGvr93InrXLcCJNDwfkh96Ahkiav+8pT5FfhDwtlsBU9c7wk2z1UZU2+NzatDxJNtjIS8lJ
EU+sFBMhwxr6LGwrFu6YBI9lizhAS3RqbfRp5zPzu7+kTZZMKHcPySX47CUV+Bz1LYwvbVfuw2sG
/++OOCZWbKXMK+7YI/f04IgdoFhniLPl69uy2R4YZQPswKtfM3GboqX595QjM+LSCcMSnmpERsKW
ceDdo3XfjeVSvQx4D+qRWG4hDR6WSkitUG9Kk4S70EP2qqVOKfOwsPNu2wu0qcJljIu0+LTowJuQ
48LnGzImk8RdcyYkhDOalzRavrtyFoJzIzxZG7TGoP6f4OOM1K951ESgC5Av28jr8gXB2apq5krD
LdlGQ6qwxwuGHOboSvGhFTc9WwAMzfb2HFWTxX2ck/4tVDHvyCORXv+PZ4+fxKn0L50m6EhZlN1a
sw92dUhLrwAop6Q/n08Dn6WXoL6Ong8kQIta4NabxUfmy7wvN9MOiKK7dTvkS0f8bkKtna/pQ7xT
WsMX3Rr6aCIb2s6LN5csFU54vPLiJXibZmb6JDFnJIZKRXjw9BPCgLELZL4GH6EZFrmprU4i0vnv
wcUqI+dKaqisxHfOBPVdrhZrOwDBFSrDum4h2lj0f/We/yLJzTGVo5wn6UaAyc59WOETT/mTbgjS
oWsBOeAzCCVERXj+tJwfIUom6AMKGeN51n7BiIUG9EXytvFcQezISR8fX2slLrpw6LtuI+iIFP6L
aUAPlAcB0lXPdM22Cp4gDxj7Zjg+cE8ms65AUBupcp6xCfXuRRjEKZqbr9vo4Gz8NDInwgqTLEjj
p8v0YIIK67p9bsJVQPIB7Ff9KbCNKVpN+uDa5LY2HdSDVOK2Jnf/7XqwHavJUywk3YfJabzgsHc4
ZB47YS/e9LeWAPCHhz82SihKjl0m7sIZxd09nmFsKm2kvutDBrYYwb4Aa3LZN+eymdKkRZJICWnE
QjwGb2J9XjCA4YmbrTmwbSvmFVkutaC1hU2yU0zTGWAb4OuB1uSfxO5qCeqp6QkGScSyprMeLZf+
1IOKqsvLhVXGxMcxNtbRZ+9HlOVf7Mz+TG1X+DlETdIg1c1bG22yKy0QOWVsdpdDZ80lzP3G8qeS
0Zyy/eaRPK/1qbO4PEj7aVE5N9Aj9UQkQ/iYeeaM8qtZq8y0LodkzXs3NOTv/Ncb78G9tnEwd7Kx
FdmCwL2T/vqrz1A/muvMbJtGvG4iuY4+ZguJ85SwfMGG2tR5F92ojEA4a2f0KTGF8KuUeZtm8sBA
36V1nTYtlx0DWQ1QPquCQHDdv9w8BnITRP1av8eD7jPImbmI58z96bBre5BqEo0EZo3dKH9a85QT
DLHHm9D92DMQClQpf5ka/uhgXR5G48sRbA9lEDTUziKcNhzn0tRa0kdzfjnBLIjg1BN3nRSzkYHR
WQLjSkXnE6KV8xnmkOWZ0WeHCT3NqZoqUK6xMBZ5E+nKLYlhaXDfe94/CvKGx+6zQTJS0i1YZZ5q
YbhhEX0p3h/CjxBMTnQNSI7JKiIBFFLKr+oymIdeQomhqado1VqtBCLy/+2cvEbLDHOIkycgjwXn
BvGULZR5BjeDK8xc9YgFkGOx1mua6XEoyEvfrGocw3sdyhLJx+cwfcbMa2JS4IDCIfkyVXy/2Hwi
Dfq7fxnf+/GYT/D2oHt3DhAbANXGCny690UuKQRrBVkN1hKbqDKbN6YUwnX36Z2hZTQqKLSevW4e
LTotzGjqnMShoxmvsm5lnICxtnmgLM0Gw/18DCpPLXKu67Ofl2xXKfs+EOVJ1GrX/rjTVOX6GrAG
A5F0AyMpi5NmxXc126V+uOnpX7tpZkMHOoxgmv8qvKk/lxokAYRW1BfQCv1K2LsScEK8quqQ7Z9/
vhRFnptB8MeXT7lf0sb6lTpkEDgZY1klplyCwk2eNSyY47kSOwUdsHE2NpynqEeTm9rX3AQ3IrP/
xgvzw0aHEcZa47e/0H9swnsGcAqjqFliZhuuFMA0BrKX153mZmg/O3gXOgMqKDbq+mfB1ZtQTLHB
K5rDCBWE0oi4wNOBPvIWLwsr1hAc7HjpC6itY7XFrU8wKWx4QkckFM+VjknSCvDbT32/ebDzp4Ni
sVCManUKxeHt6HMiwM2lRO7p6hXWdFopKtTiiw7lM6NkjCXU0hcy33u7zfZyWZrfyB2p13zOSUgE
c4xvIwKuPDuk6hBV2r+d1G4K57U/qxn0d+TvG5GXonuSp5FQwaA0CavsY3rS2n4hhzT75hQH7ZoV
F2an3rEXbsw4XfCNI/JpKDu3LwuxhEwNK0fd4Z6fU+M7qopCw36MOYzd0ZavJcWu2OqxZqo8o+2L
6OnbVe5zkeQ2gfH8NAnhxTylg/vD6LhY4BYbQCpUgASbVxpOT1eE/8i98861mkj1J2ghPUQerir8
tUVrAjqLSAYoLIdayvkpdMy7dTIb55zdwMY3iZzXmJ0yJUYNej9X/X7hyFaPcWyM3sUOF5DeoW/h
l6F74vnfrkK61DyK1dLFol7xOqM2ghvBh/hPXfP2LP7TuujBsHis7UJzjABDVZDV0ij+lcT2X45Q
pdBgSAzGASBaQ9SYxzZro6oPMUgFfszV0sBgo7L24Jj0t6DJ0ClY1HJPDkjkH4Lr8txtXS9IQejL
muYORgb5EZXi/8XyPQSSNs1YeY36rJcuYPZ3MW+VxwQkkXDQgrxPzsxSW1PZBEBYNhdDwBfeRwIo
zTUf2zn59jYC6cEbDG8Xq83vBFeFhtSLmk6ATMvHgy9KvO0hQEfcyUn2lKK3uJiHaLE9MBS40zU9
mXLqiapRqiW0eHd3VURSfafaoz8lQMUkQk9MGkjhA6SGGEbJuB7/+GiYTt+J5OQUzRjiVmXDPR2R
DBrhvBY+ivd9VklsOkqiRZlmZivYqlhXYrzB8qGWDmYZyfJbskZpST1vv0Zn96ckSsDp85seA52t
rAakorwYWvH+/vB5h2EQu+lnjhgCnyIyZ48jbboYFJIekEZhMOEq3LTBSTxRvA7FBmbCiu6bySDO
7IihO+Tk/nEVxBeOBItXpjIiKUxP6LD6ZQ2K14cRoqjnuzJI+bg+APtHI2qR5UNw1zdlczyzDGi/
DdMY3HLKKW5liWgeq8f5jFA7KNhBde0SN4wNL/Jm0Ftk0YLbhDXOSw2ZqnEam+tAzeITAp38torH
TKRdcZyGuk1G9f800I7hVa+k6JYKZkIgoZGX15hmtjAElFlGGAuwHtwvNVb7NARXK385KDBczPLU
udSI3NTdWDZILs6feJdpFvCSFCnkbChm1v54ydSuGpJSsW48ATLZwQpiVAmVgZXyPgLH6SfvPmCZ
lyjxhXwLt2lXqkwDvsnIQ+XmfO8XBvHkjtX13gu3YinGsekkknxN9fthjXSm33767TzHATYK2jF2
MGweTaSNYwQ9EXE5VzpeYRY141PM3zAOPLlHoIZab4HEPamxEAe5L82zuIh+r8+VkZsy1WOdVvHh
RYSRJYuzq11WPq/pbEq5oiFpyYtNM7MN+FNkt6VXZq61E3PaGhT68DA5acxPhsJlNffBtFp32c0A
f7DiZRnH4Q8dZjipLzYgL9S/EbH7bW8w/ZPzCl4u15FWUKHULjZwM7iFjexAHepc+zESo1pGNtvg
gz5C06U+8QuJxHqSG8nKFOexfK5GRIwZUR/qmeD3Wg2PHaR6xqenOSbQNSX0KAhMqyUXy3qwXe5l
m33D7bArx4IoxRjmIAKbIKA/lkLtogQnFt3JJqAfN8R1rktQbtXOnjI2fbXi2DGjS2PUlQR17eaw
if7fAPLiz+m9DSfBaTtPmqHhImZ8mSamiYTnxUmJZ2htBS0OaDTlz5utpc0XH0eNaBQkzlW/WLEY
u05+nGvs/cnc1NOOW70B0aIqEhvfr5y1vdjkUVaJnMJYCU3/eOnHf0Oz6xDOnekPOde9i8odlQLo
cuWL810w0hymTE0xfypw5e/0nPOSyZSikFEgXEpyMKVhxbfu9vi1P4+ayTZGLn26qC5vNWp0Hkyd
bzajdQV7yvdyd8Dzjy+xTWn3fgK/PQZNL8mSM3vLKpX6RqccTCK2EenPpniewKJ3qfDrpm9G9FHD
pf3N7y9cUyIgit0WfakZBFD/bHimjMjm6C+LrAzBAqFJeP8sFzFG7xRgo4CvIteSonAqf+XreY03
ymbNDxDQhVHu0sOcg6IoNrRlAkLRkTEg53pbBrSg5Oe8UeIaml2p9QfMHBi5GLege7hjAUUHTuCa
vZ9PEeVd+FzhMOtJAn+hlCO3KI2PwJUR2NcY4atYvwfV4DonXvyTcFZ2kr5WjmkJFN0Wly+xXkav
/QPTH61KKaK8WowMV7GNVqDpaMi4JfA9xEsr0/buWXrVWWCiB+GeQN2JE5axv6/mx3ZGRbANVgdC
MyxQp3HH0CzT+LQaEFVohPkL9LsImD5/PDh6foG+oBKM6WXcFqcy6Pf/znbZS0lRM6ekBWmZ8YRG
c+vmC1buatE8VFmEcV3kLNjAJFTSre09UwEMyxXDcm1TZ1FDYnEsawU3yX/09QsH5SPS4XaqCqMw
+mbKYFppbo8Vbl/nHbFvp6pa+e6Tc4xPCJgxdejF8EMtAWVr2muEbt0DZnZNZxA0Z47Tv9oN70Qu
2m4S8QrLj14JrfyyrUOBoflk4yTRlMI2+1cLcorw3FjKWb8RaIt/UcyQ6hGX2Tptcj8nqdkgaodo
3+MZN3GK1kbhu9f6zcG8++DKoa3lzxq7uEY4OoxJVkPxqcb5LLhgMWsBbN/GG6BX0BA6FQ8zHOeE
/bGinB9sOr6UkAjV2cXaEIpJmfQLOoWkcsi7hiuZ74xvwtfBpYRbMaL+57xHCIK9PFJTs3JlJeUb
m5/T/6Cpb03f477mLhh5XI0UftXAyz0+nmy28mcX3DJvF0eRdn9Yw268JGXoe4sRa01z4nENLuAs
jmuVCvoOOvPzb/ogwnt6bb+QVcSBQXsO30LJSNKpVdv08zrKGt07Bg3/BW1q1UHNP3TC8wpJzXqk
WndpIxsS62lfx/vERtImjkWNjV7rkxHEf8xCX/Bsqluys0LbE5HYf9fgMeuNK6gAExVw+f3VfCrX
nrC+LJmFHS31gvg6S4KCfqzBTr3XEUkHaHvY4X9emMuQWrGOjF75YKcN62gvgHM/gtlGcBs4n2he
d4WzaN8PfvsI2WMjIQO3yz/Pn2u5cd2KyrG9NJtpeF2/0HKbSGrcX43NkHscmP4Jl+2JMC6rXkHh
XuM2IIpA+bj4sXv5qfWskBk436J2VM97yqZk4bBMUzI3AOaabYIbPbrkxc2MQERYXOfKmSX8a9FS
aBYAVXgPqzhgn9EggSOaRjNH+wgD5GBzgg1td5xKhicBCifYhin/zZdvFhEPMAECfZzbypXevVMR
G63NH4tTJQY8tm1e4L1vSbcicyBhT6R+LB/x/YjBV7nb+6/63k+bBxq4DYb9zjJ9GKolvJLq2puw
NUkXUjZSwSiWT/VvFwWqEy5zGh7wn7T5C5u+0a3BxrMvC90eVf1drbb2gIjA7EcSMbyFVF6gKXhA
r2wzPe94KUU04o/PN9fsjBITyQd7lKbQTPWgJHt+w1STjix4BGHTDR7o5w9Pp1iDO61gwIa0pDBi
B7Ytxm39JBwU2BuP2bothnTQLdVyl0lSZfDfJENdsaU+fh4XpDeVfOYy3Y6gTwhDBalTGuMI9L7X
KNfSMfV+5GVRpRP91dqV0f84bZ+6PLy7TDoMT5mef5UxC1KmO7LelFa4q5f2hQu2EuekqXo5F5dH
pDktMiA67kmsZIojPg/5c31E5yUdrTsKoUSh4w6iQBxMnK9RJ7GJA5S13YQGYcN9yahmgNYUPs9x
fgMrWImwPSZUGzFDT1zbf6PfDFro2GjGQbi8DtUL9EYwfwvrD1cwWe1DOzvASvfO6bz9CffX1shd
0/rhrCd3CatVSoKSCr3A9idNJN2FhLJszNNjumGXWuJhfa8PRTbCH3v3bR9VGZ310LaB/xjpTfvv
SGDZLSMYLK4+3xeHoNApSAIGRb5VYQ+0zaCkZpdK/TD4XMe5g6pCjVa6MBVyGAPY/qW036bcTBt3
xhm1qlKH9YvI5hHuCg7lDRSF
`pragma protect end_protected
module DVI_TX_Top (
  clk42m,
  clk215m,
  ff_reset_n2_1,
  w_video_de,
  w_video_vs,
  w_video_hs,
  w_video_r,
  w_video_g,
  w_video_b,
  tmds_clk_p,
  tmds_clk_n,
  n36_6,
  tmds_d_p,
  tmds_d_n
)
;
input clk42m;
input clk215m;
input ff_reset_n2_1;
input w_video_de;
input w_video_vs;
input w_video_hs;
input [7:0] w_video_r;
input [7:0] w_video_g;
input [7:0] w_video_b;
output tmds_clk_p;
output tmds_clk_n;
output n36_6;
output [2:0] tmds_d_p;
output [2:0] tmds_d_n;
wire VCC;
wire GND;
  \~rgb2dvi.DVI_TX_Top  rgb2dvi_inst (
    .clk42m(clk42m),
    .clk215m(clk215m),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_video_de(w_video_de),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0]),
    .tmds_clk_p(tmds_clk_p),
    .tmds_clk_n(tmds_clk_n),
    .n36_6(n36_6),
    .tmds_d_p(tmds_d_p[2:0]),
    .tmds_d_n(tmds_d_n[2:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* DVI_TX_Top */
module ip_sdram (
  clk85m,
  n36_6,
  O_sdram_clk_d,
  w_sdram_valid,
  w_sdram_refresh,
  ff_reset_n2_1,
  w_sdram_write,
  w_sdram_wdata,
  w_sdram_wdata_mask,
  w_sdram_address,
  IO_sdram_dq_in,
  O_sdram_cke_d,
  ff_sdr_ready,
  O_sdram_ras_n_d,
  O_sdram_cas_n_d,
  O_sdram_wen_n_d,
  n646_3,
  n647_3,
  n648_3,
  n649_3,
  n650_3,
  n651_3,
  n652_3,
  n653_3,
  n654_3,
  n655_3,
  n656_3,
  n657_3,
  n658_3,
  n659_3,
  n660_3,
  n661_3,
  n662_3,
  n663_3,
  n664_3,
  n665_3,
  n666_3,
  n667_3,
  n668_3,
  n669_3,
  n670_3,
  n671_3,
  n672_3,
  n673_3,
  n674_3,
  n675_3,
  n676_3,
  n677_3,
  n680_4,
  w_sdram_rdata_en,
  slot_wait_d_4,
  O_sdram_dqm_d,
  O_sdram_addr_d_0,
  O_sdram_addr_d_1,
  O_sdram_addr_d_2,
  O_sdram_addr_d_3,
  O_sdram_addr_d_4,
  O_sdram_addr_d_5,
  O_sdram_addr_d_6,
  O_sdram_addr_d_7,
  O_sdram_addr_d_9,
  O_sdram_addr_d_10,
  w_sdram_rdata
)
;
input clk85m;
input n36_6;
input O_sdram_clk_d;
input w_sdram_valid;
input w_sdram_refresh;
input ff_reset_n2_1;
input w_sdram_write;
input [31:0] w_sdram_wdata;
input [3:0] w_sdram_wdata_mask;
input [17:2] w_sdram_address;
input [31:0] IO_sdram_dq_in;
output O_sdram_cke_d;
output ff_sdr_ready;
output O_sdram_ras_n_d;
output O_sdram_cas_n_d;
output O_sdram_wen_n_d;
output n646_3;
output n647_3;
output n648_3;
output n649_3;
output n650_3;
output n651_3;
output n652_3;
output n653_3;
output n654_3;
output n655_3;
output n656_3;
output n657_3;
output n658_3;
output n659_3;
output n660_3;
output n661_3;
output n662_3;
output n663_3;
output n664_3;
output n665_3;
output n666_3;
output n667_3;
output n668_3;
output n669_3;
output n670_3;
output n671_3;
output n672_3;
output n673_3;
output n674_3;
output n675_3;
output n676_3;
output n677_3;
output n680_4;
output w_sdram_rdata_en;
output slot_wait_d_4;
output [3:0] O_sdram_dqm_d;
output O_sdram_addr_d_0;
output O_sdram_addr_d_1;
output O_sdram_addr_d_2;
output O_sdram_addr_d_3;
output O_sdram_addr_d_4;
output O_sdram_addr_d_5;
output O_sdram_addr_d_6;
output O_sdram_addr_d_7;
output O_sdram_addr_d_9;
output O_sdram_addr_d_10;
output [31:0] w_sdram_rdata;
wire n10_3;
wire n581_6;
wire n291_3;
wire n302_3;
wire n390_3;
wire n1223_5;
wire n544_4;
wire n914_5;
wire ff_main_timer_12_6;
wire n259_11;
wire n262_13;
wire n265_12;
wire n268_11;
wire n271_12;
wire n394_11;
wire n468_10;
wire n471_10;
wire n474_10;
wire n477_10;
wire n480_10;
wire n529_11;
wire n530_11;
wire n532_11;
wire n533_11;
wire n534_11;
wire n535_11;
wire n536_11;
wire n20_6;
wire n463_6;
wire n320_10;
wire n319_10;
wire n318_10;
wire n316_10;
wire n314_10;
wire n312_10;
wire n526_17;
wire ff_sdr_address_9_5;
wire n354_6;
wire n352_6;
wire n348_6;
wire n346_6;
wire n344_6;
wire n10_4;
wire n810_7;
wire n356_4;
wire n356_5;
wire n581_7;
wire n544_6;
wire n544_7;
wire ff_main_timer_12_7;
wire ff_write_9;
wire n259_13;
wire n262_14;
wire n262_15;
wire n265_13;
wire n268_12;
wire n271_13;
wire n271_14;
wire n468_11;
wire n471_11;
wire n320_11;
wire n314_11;
wire n312_11;
wire n353_7;
wire ff_main_timer_12_8;
wire ff_main_timer_12_9;
wire n259_14;
wire n316_13;
wire n353_9;
wire n390_6;
wire n810_9;
wire n810_11;
wire n387_5;
wire n356_7;
wire n468_14;
wire n527_15;
wire n383_6;
wire n371_6;
wire n265_16;
wire n259_16;
wire n523_26;
wire n544_9;
wire n21_9;
wire ff_write_13;
wire n245_9;
wire n245_11;
wire n341_9;
wire ff_main_timer_14_18;
wire n342_9;
wire n465_12;
wire n463_9;
wire n383_8;
wire n917_6;
wire ff_do_refresh;
wire ff_write;
wire ff_do_main_state;
wire [31:0] ff_wdata;
wire [3:0] ff_wdata_mask;
wire [7:0] ff_row_address;
wire [7:0] ff_col_address;
wire [4:0] ff_main_state;
wire [14:0] ff_main_timer;
wire VCC;
wire GND;
  LUT4 n10_s0 (
    .F(n10_3),
    .I0(w_sdram_valid),
    .I1(w_sdram_refresh),
    .I2(ff_main_state[0]),
    .I3(n10_4) 
);
defparam n10_s0.INIT=16'h0E00;
  LUT3 n581_s3 (
    .F(n581_6),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]),
    .I2(n581_7) 
);
defparam n581_s3.INIT=8'h80;
  LUT4 n291_s0 (
    .F(n291_3),
    .I0(ff_main_state[3]),
    .I1(ff_main_state[4]),
    .I2(ff_main_timer_12_6),
    .I3(n810_11) 
);
defparam n291_s0.INIT=16'h0100;
  LUT4 n302_s0 (
    .F(n302_3),
    .I0(ff_main_state[4]),
    .I1(ff_main_timer_12_6),
    .I2(n810_11),
    .I3(ff_main_state[3]) 
);
defparam n302_s0.INIT=16'h1000;
  LUT2 n390_s0 (
    .F(n390_3),
    .I0(n383_6),
    .I1(n390_6) 
);
defparam n390_s0.INIT=4'hE;
  LUT2 n1223_s2 (
    .F(n1223_5),
    .I0(ff_reset_n2_1),
    .I1(ff_sdr_ready) 
);
defparam n1223_s2.INIT=4'h7;
  LUT4 n544_s1 (
    .F(n544_4),
    .I0(n544_9),
    .I1(n544_6),
    .I2(n544_7),
    .I3(ff_sdr_ready) 
);
defparam n544_s1.INIT=16'hBB0F;
  LUT2 n914_s2 (
    .F(n914_5),
    .I0(ff_do_refresh),
    .I1(ff_write) 
);
defparam n914_s2.INIT=4'h1;
  LUT3 ff_main_timer_12_s2 (
    .F(ff_main_timer_12_6),
    .I0(ff_main_timer[13]),
    .I1(ff_main_timer[14]),
    .I2(ff_main_timer_12_7) 
);
defparam ff_main_timer_12_s2.INIT=8'hEF;
  LUT2 n259_s7 (
    .F(n259_11),
    .I0(n259_16),
    .I1(n259_13) 
);
defparam n259_s7.INIT=4'hE;
  LUT4 n262_s9 (
    .F(n262_13),
    .I0(n259_16),
    .I1(n262_14),
    .I2(n262_15),
    .I3(ff_main_state[3]) 
);
defparam n262_s9.INIT=16'h05F3;
  LUT4 n265_s8 (
    .F(n265_12),
    .I0(n265_13),
    .I1(n262_14),
    .I2(n245_11),
    .I3(n265_16) 
);
defparam n265_s8.INIT=16'hFFF8;
  LUT4 n268_s7 (
    .F(n268_11),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[0]),
    .I2(ff_write_9),
    .I3(n268_12) 
);
defparam n268_s7.INIT=16'hFFF2;
  LUT4 n271_s8 (
    .F(n271_12),
    .I0(n271_13),
    .I1(n271_14),
    .I2(ff_main_state[0]),
    .I3(n262_14) 
);
defparam n271_s8.INIT=16'h7D55;
  LUT3 n394_s6 (
    .F(n394_11),
    .I0(ff_main_timer[0]),
    .I1(n371_6),
    .I2(ff_main_timer_12_6) 
);
defparam n394_s6.INIT=8'h10;
  LUT4 n468_s5 (
    .F(n468_10),
    .I0(n259_16),
    .I1(n914_5),
    .I2(n468_11),
    .I3(n468_14) 
);
defparam n468_s5.INIT=16'hEF00;
  LUT4 n471_s5 (
    .F(n471_10),
    .I0(ff_wdata_mask[3]),
    .I1(n471_11),
    .I2(n468_11),
    .I3(n383_6) 
);
defparam n471_s5.INIT=16'h008F;
  LUT4 n474_s5 (
    .F(n474_10),
    .I0(ff_wdata_mask[2]),
    .I1(n471_11),
    .I2(n468_11),
    .I3(n383_6) 
);
defparam n474_s5.INIT=16'h008F;
  LUT4 n477_s5 (
    .F(n477_10),
    .I0(ff_wdata_mask[1]),
    .I1(n471_11),
    .I2(n468_11),
    .I3(n383_6) 
);
defparam n477_s5.INIT=16'h008F;
  LUT4 n480_s5 (
    .F(n480_10),
    .I0(ff_wdata_mask[0]),
    .I1(n471_11),
    .I2(n468_11),
    .I3(n383_6) 
);
defparam n480_s5.INIT=16'h008F;
  LUT4 n529_s6 (
    .F(n529_11),
    .I0(ff_col_address[7]),
    .I1(n265_16),
    .I2(ff_row_address[7]),
    .I3(n245_11) 
);
defparam n529_s6.INIT=16'hF888;
  LUT4 n530_s6 (
    .F(n530_11),
    .I0(ff_col_address[6]),
    .I1(n265_16),
    .I2(ff_row_address[6]),
    .I3(n245_11) 
);
defparam n530_s6.INIT=16'hF888;
  LUT4 n532_s6 (
    .F(n532_11),
    .I0(ff_col_address[4]),
    .I1(n265_16),
    .I2(ff_row_address[4]),
    .I3(n245_11) 
);
defparam n532_s6.INIT=16'hF888;
  LUT4 n533_s6 (
    .F(n533_11),
    .I0(ff_col_address[3]),
    .I1(n265_16),
    .I2(ff_row_address[3]),
    .I3(n245_11) 
);
defparam n533_s6.INIT=16'hF888;
  LUT4 n534_s6 (
    .F(n534_11),
    .I0(ff_col_address[2]),
    .I1(n265_16),
    .I2(ff_row_address[2]),
    .I3(n245_11) 
);
defparam n534_s6.INIT=16'hF888;
  LUT4 n535_s6 (
    .F(n535_11),
    .I0(ff_col_address[1]),
    .I1(n265_16),
    .I2(ff_row_address[1]),
    .I3(n245_11) 
);
defparam n535_s6.INIT=16'hF888;
  LUT4 n536_s6 (
    .F(n536_11),
    .I0(ff_col_address[0]),
    .I1(n265_16),
    .I2(ff_row_address[0]),
    .I3(n245_11) 
);
defparam n536_s6.INIT=16'hF888;
  LUT3 n20_s1 (
    .F(n20_6),
    .I0(ff_main_state[0]),
    .I1(w_sdram_refresh),
    .I2(n10_4) 
);
defparam n20_s1.INIT=8'h40;
  LUT4 n463_s1 (
    .F(n463_6),
    .I0(n265_16),
    .I1(n523_26),
    .I2(ff_sdr_ready),
    .I3(n463_9) 
);
defparam n463_s1.INIT=16'hBF00;
  LUT2 n320_s4 (
    .F(n320_10),
    .I0(ff_main_timer[4]),
    .I1(n320_11) 
);
defparam n320_s4.INIT=4'h6;
  LUT3 n319_s4 (
    .F(n319_10),
    .I0(ff_main_timer[4]),
    .I1(n320_11),
    .I2(ff_main_timer[5]) 
);
defparam n319_s4.INIT=8'hB4;
  LUT4 n318_s4 (
    .F(n318_10),
    .I0(ff_main_timer[4]),
    .I1(ff_main_timer[5]),
    .I2(n320_11),
    .I3(ff_main_timer[6]) 
);
defparam n318_s4.INIT=16'hEF10;
  LUT3 n316_s4 (
    .F(n316_10),
    .I0(ff_main_timer[7]),
    .I1(n316_13),
    .I2(ff_main_timer[8]) 
);
defparam n316_s4.INIT=8'hB4;
  LUT4 n314_s4 (
    .F(n314_10),
    .I0(ff_main_timer[9]),
    .I1(n314_11),
    .I2(n316_13),
    .I3(ff_main_timer[10]) 
);
defparam n314_s4.INIT=16'hBF40;
  LUT4 n312_s4 (
    .F(n312_10),
    .I0(ff_main_timer[11]),
    .I1(n312_11),
    .I2(n316_13),
    .I3(ff_main_timer[12]) 
);
defparam n312_s4.INIT=16'hBF40;
  LUT3 n526_s10 (
    .F(n526_17),
    .I0(n544_7),
    .I1(n581_6),
    .I2(ff_sdr_ready) 
);
defparam n526_s10.INIT=8'hCA;
  LUT2 ff_sdr_address_10_s3 (
    .F(ff_sdr_address_9_5),
    .I0(n523_26),
    .I1(ff_sdr_ready) 
);
defparam ff_sdr_address_10_s3.INIT=4'hB;
  LUT3 n354_s1 (
    .F(n354_6),
    .I0(n371_6),
    .I1(ff_main_timer[1]),
    .I2(ff_main_timer[0]) 
);
defparam n354_s1.INIT=8'h41;
  LUT4 n352_s1 (
    .F(n352_6),
    .I0(ff_main_timer[2]),
    .I1(n353_7),
    .I2(n371_6),
    .I3(ff_main_timer[3]) 
);
defparam n352_s1.INIT=16'h0B04;
  LUT3 n348_s1 (
    .F(n348_6),
    .I0(n371_6),
    .I1(ff_main_timer[7]),
    .I2(n316_13) 
);
defparam n348_s1.INIT=8'h14;
  LUT4 n346_s1 (
    .F(n346_6),
    .I0(n314_11),
    .I1(n316_13),
    .I2(n371_6),
    .I3(ff_main_timer[9]) 
);
defparam n346_s1.INIT=16'h0708;
  LUT4 n344_s1 (
    .F(n344_6),
    .I0(n312_11),
    .I1(n316_13),
    .I2(n371_6),
    .I3(ff_main_timer[11]) 
);
defparam n344_s1.INIT=16'h0708;
  LUT4 n10_s1 (
    .F(n10_4),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[4]),
    .I2(ff_main_state[3]),
    .I3(ff_main_state[1]) 
);
defparam n10_s1.INIT=16'h1000;
  LUT2 n810_s4 (
    .F(n810_7),
    .I0(ff_main_state[3]),
    .I1(ff_main_state[4]) 
);
defparam n810_s4.INIT=4'h4;
  LUT2 n356_s1 (
    .F(n356_4),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]) 
);
defparam n356_s1.INIT=4'h1;
  LUT3 n356_s2 (
    .F(n356_5),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[4]) 
);
defparam n356_s2.INIT=8'h01;
  LUT3 n581_s4 (
    .F(n581_7),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[4]),
    .I2(ff_main_state[3]) 
);
defparam n581_s4.INIT=8'h10;
  LUT4 n544_s3 (
    .F(n544_6),
    .I0(n265_16),
    .I1(ff_col_address[5]),
    .I2(n523_26),
    .I3(O_sdram_addr_d_5) 
);
defparam n544_s3.INIT=16'h7077;
  LUT3 n544_s4 (
    .F(n544_7),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[1]),
    .I2(n356_5) 
);
defparam n544_s4.INIT=8'h40;
  LUT4 ff_main_timer_12_s3 (
    .F(ff_main_timer_12_7),
    .I0(n320_11),
    .I1(ff_main_timer_12_8),
    .I2(n312_11),
    .I3(ff_main_timer_12_9) 
);
defparam ff_main_timer_12_s3.INIT=16'h8000;
  LUT4 ff_write_s4 (
    .F(ff_write_9),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]),
    .I3(n810_7) 
);
defparam ff_write_s4.INIT=16'h4200;
  LUT4 n259_s9 (
    .F(n259_13),
    .I0(n271_14),
    .I1(n259_14),
    .I2(ff_main_state[4]),
    .I3(n262_14) 
);
defparam n259_s9.INIT=16'h7800;
  LUT3 n262_s10 (
    .F(n262_14),
    .I0(n10_4),
    .I1(n581_6),
    .I2(ff_write_9) 
);
defparam n262_s10.INIT=8'h01;
  LUT4 n262_s11 (
    .F(n262_15),
    .I0(n271_14),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]),
    .I3(ff_main_state[0]) 
);
defparam n262_s11.INIT=16'h8000;
  LUT4 n265_s9 (
    .F(n265_13),
    .I0(n271_14),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[2]) 
);
defparam n265_s9.INIT=16'h7F80;
  LUT4 n268_s8 (
    .F(n268_12),
    .I0(ff_main_state[0]),
    .I1(n10_4),
    .I2(ff_main_state[1]),
    .I3(n271_14) 
);
defparam n268_s8.INIT=16'h0230;
  LUT3 n271_s9 (
    .F(n271_13),
    .I0(n10_3),
    .I1(n265_16),
    .I2(n371_6) 
);
defparam n271_s9.INIT=8'h01;
  LUT3 n271_s10 (
    .F(n271_14),
    .I0(ff_main_timer_12_6),
    .I1(ff_do_main_state),
    .I2(ff_sdr_ready) 
);
defparam n271_s10.INIT=8'hC5;
  LUT4 n468_s6 (
    .F(n468_11),
    .I0(ff_do_refresh),
    .I1(n245_11),
    .I2(n581_6),
    .I3(ff_sdr_ready) 
);
defparam n468_s6.INIT=16'hF800;
  LUT2 n471_s6 (
    .F(n471_11),
    .I0(ff_write),
    .I1(n265_16) 
);
defparam n471_s6.INIT=4'h8;
  LUT4 n320_s5 (
    .F(n320_11),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]),
    .I2(ff_main_timer[2]),
    .I3(ff_main_timer[3]) 
);
defparam n320_s5.INIT=16'h0001;
  LUT2 n314_s5 (
    .F(n314_11),
    .I0(ff_main_timer[7]),
    .I1(ff_main_timer[8]) 
);
defparam n314_s5.INIT=4'h1;
  LUT4 n312_s5 (
    .F(n312_11),
    .I0(ff_main_timer[7]),
    .I1(ff_main_timer[8]),
    .I2(ff_main_timer[9]),
    .I3(ff_main_timer[10]) 
);
defparam n312_s5.INIT=16'h0001;
  LUT2 n353_s2 (
    .F(n353_7),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]) 
);
defparam n353_s2.INIT=4'h1;
  LUT3 ff_main_timer_12_s4 (
    .F(ff_main_timer_12_8),
    .I0(ff_main_timer[4]),
    .I1(ff_main_timer[5]),
    .I2(ff_main_timer[6]) 
);
defparam ff_main_timer_12_s4.INIT=8'h01;
  LUT2 ff_main_timer_12_s5 (
    .F(ff_main_timer_12_9),
    .I0(ff_main_timer[11]),
    .I1(ff_main_timer[12]) 
);
defparam ff_main_timer_12_s5.INIT=4'h1;
  LUT4 n259_s10 (
    .F(n259_14),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]),
    .I3(ff_main_state[3]) 
);
defparam n259_s10.INIT=16'h8000;
  LUT4 n316_s6 (
    .F(n316_13),
    .I0(n320_11),
    .I1(ff_main_timer[4]),
    .I2(ff_main_timer[5]),
    .I3(ff_main_timer[6]) 
);
defparam n316_s6.INIT=16'h0002;
  LUT4 n353_s3 (
    .F(n353_9),
    .I0(n371_6),
    .I1(ff_main_timer[2]),
    .I2(ff_main_timer[0]),
    .I3(ff_main_timer[1]) 
);
defparam n353_s3.INIT=16'h4441;
  LUT4 n390_s2 (
    .F(n390_6),
    .I0(n356_4),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[4]),
    .I3(ff_main_state[3]) 
);
defparam n390_s2.INIT=16'h0200;
  LUT3 n810_s5 (
    .F(n810_9),
    .I0(n810_11),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[4]) 
);
defparam n810_s5.INIT=8'h20;
  LUT3 n810_s6 (
    .F(n810_11),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]) 
);
defparam n810_s6.INIT=8'h02;
  LUT3 n387_s1 (
    .F(n387_5),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]),
    .I2(n356_5) 
);
defparam n387_s1.INIT=8'hE0;
  LUT3 n356_s3 (
    .F(n356_7),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]),
    .I2(n356_5) 
);
defparam n356_s3.INIT=8'h10;
  LUT4 n468_s8 (
    .F(n468_14),
    .I0(n390_6),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[1]),
    .I3(n356_5) 
);
defparam n468_s8.INIT=16'h4555;
  LUT4 n527_s8 (
    .F(n527_15),
    .I0(ff_sdr_ready),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[1]),
    .I3(n356_5) 
);
defparam n527_s8.INIT=16'h4555;
  LUT4 n383_s2 (
    .F(n383_6),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[3]),
    .I3(ff_main_state[4]) 
);
defparam n383_s2.INIT=16'h0002;
  LUT4 n371_s2 (
    .F(n371_6),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[4]),
    .I3(n390_6) 
);
defparam n371_s2.INIT=16'hFF01;
  LUT4 n265_s11 (
    .F(n265_16),
    .I0(ff_do_refresh),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]),
    .I3(n581_7) 
);
defparam n265_s11.INIT=16'h4000;
  LUT4 n259_s11 (
    .F(n259_16),
    .I0(ff_do_refresh),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]),
    .I3(n581_7) 
);
defparam n259_s11.INIT=16'h8000;
  LUT4 n523_s21 (
    .F(n523_26),
    .I0(n245_11),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]),
    .I3(n581_7) 
);
defparam n523_s21.INIT=16'hEAAA;
  LUT3 n544_s5 (
    .F(n544_9),
    .I0(ff_row_address[5]),
    .I1(ff_main_state[0]),
    .I2(n10_4) 
);
defparam n544_s5.INIT=8'h80;
  LUT4 n21_s3 (
    .F(n21_9),
    .I0(ff_write_9),
    .I1(ff_write),
    .I2(w_sdram_write),
    .I3(n10_3) 
);
defparam n21_s3.INIT=16'hF044;
  LUT2 ff_write_s6 (
    .F(ff_write_13),
    .I0(n10_3),
    .I1(ff_write_9) 
);
defparam ff_write_s6.INIT=4'hE;
  LUT4 n245_s5 (
    .F(n245_9),
    .I0(ff_main_state[0]),
    .I1(n10_4),
    .I2(ff_write_9),
    .I3(ff_do_main_state) 
);
defparam n245_s5.INIT=16'h8F88;
  LUT2 n245_s6 (
    .F(n245_11),
    .I0(ff_main_state[0]),
    .I1(n10_4) 
);
defparam n245_s6.INIT=4'h8;
  LUT4 n341_s3 (
    .F(n341_9),
    .I0(ff_main_timer_12_7),
    .I1(ff_main_timer[13]),
    .I2(n371_6),
    .I3(ff_main_timer[14]) 
);
defparam n341_s3.INIT=16'h0D00;
  LUT4 ff_main_timer_14_s8 (
    .F(ff_main_timer_14_18),
    .I0(ff_main_timer[14]),
    .I1(ff_main_timer[13]),
    .I2(n371_6),
    .I3(ff_main_timer_12_7) 
);
defparam ff_main_timer_14_s8.INIT=16'hFEFF;
  LUT4 n342_s3 (
    .F(n342_9),
    .I0(ff_main_timer[14]),
    .I1(n371_6),
    .I2(ff_main_timer[13]),
    .I3(ff_main_timer_12_7) 
);
defparam n342_s3.INIT=16'h0230;
  LUT4 n465_s6 (
    .F(n465_12),
    .I0(n581_6),
    .I1(ff_sdr_ready),
    .I2(n383_6),
    .I3(n390_6) 
);
defparam n465_s6.INIT=16'h0007;
  LUT4 n463_s3 (
    .F(n463_9),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]),
    .I2(n356_5),
    .I3(n390_6) 
);
defparam n463_s3.INIT=16'h001F;
  LUT4 n383_s3 (
    .F(n383_8),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]),
    .I2(n356_5),
    .I3(n383_6) 
);
defparam n383_s3.INIT=16'hFF10;
  LUT4 n917_s2 (
    .F(n917_6),
    .I0(ff_reset_n2_1),
    .I1(n810_11),
    .I2(ff_main_state[3]),
    .I3(ff_main_state[4]) 
);
defparam n917_s2.INIT=16'hF7FF;
  DFFRE ff_wdata_31_s0 (
    .Q(ff_wdata[31]),
    .D(w_sdram_wdata[31]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_30_s0 (
    .Q(ff_wdata[30]),
    .D(w_sdram_wdata[30]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_29_s0 (
    .Q(ff_wdata[29]),
    .D(w_sdram_wdata[29]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_28_s0 (
    .Q(ff_wdata[28]),
    .D(w_sdram_wdata[28]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_27_s0 (
    .Q(ff_wdata[27]),
    .D(w_sdram_wdata[27]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_26_s0 (
    .Q(ff_wdata[26]),
    .D(w_sdram_wdata[26]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_25_s0 (
    .Q(ff_wdata[25]),
    .D(w_sdram_wdata[25]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_24_s0 (
    .Q(ff_wdata[24]),
    .D(w_sdram_wdata[24]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_23_s0 (
    .Q(ff_wdata[23]),
    .D(w_sdram_wdata[23]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_22_s0 (
    .Q(ff_wdata[22]),
    .D(w_sdram_wdata[22]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_21_s0 (
    .Q(ff_wdata[21]),
    .D(w_sdram_wdata[21]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_20_s0 (
    .Q(ff_wdata[20]),
    .D(w_sdram_wdata[20]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_19_s0 (
    .Q(ff_wdata[19]),
    .D(w_sdram_wdata[19]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_18_s0 (
    .Q(ff_wdata[18]),
    .D(w_sdram_wdata[18]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_17_s0 (
    .Q(ff_wdata[17]),
    .D(w_sdram_wdata[17]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_16_s0 (
    .Q(ff_wdata[16]),
    .D(w_sdram_wdata[16]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_15_s0 (
    .Q(ff_wdata[15]),
    .D(w_sdram_wdata[15]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_14_s0 (
    .Q(ff_wdata[14]),
    .D(w_sdram_wdata[14]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_13_s0 (
    .Q(ff_wdata[13]),
    .D(w_sdram_wdata[13]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_12_s0 (
    .Q(ff_wdata[12]),
    .D(w_sdram_wdata[12]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_11_s0 (
    .Q(ff_wdata[11]),
    .D(w_sdram_wdata[11]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_10_s0 (
    .Q(ff_wdata[10]),
    .D(w_sdram_wdata[10]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_9_s0 (
    .Q(ff_wdata[9]),
    .D(w_sdram_wdata[9]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_8_s0 (
    .Q(ff_wdata[8]),
    .D(w_sdram_wdata[8]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_7_s0 (
    .Q(ff_wdata[7]),
    .D(w_sdram_wdata[7]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_6_s0 (
    .Q(ff_wdata[6]),
    .D(w_sdram_wdata[6]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_5_s0 (
    .Q(ff_wdata[5]),
    .D(w_sdram_wdata[5]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_4_s0 (
    .Q(ff_wdata[4]),
    .D(w_sdram_wdata[4]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_3_s0 (
    .Q(ff_wdata[3]),
    .D(w_sdram_wdata[3]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_2_s0 (
    .Q(ff_wdata[2]),
    .D(w_sdram_wdata[2]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_1_s0 (
    .Q(ff_wdata[1]),
    .D(w_sdram_wdata[1]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_0_s0 (
    .Q(ff_wdata[0]),
    .D(w_sdram_wdata[0]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_3_s0 (
    .Q(ff_wdata_mask[3]),
    .D(w_sdram_wdata_mask[3]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_2_s0 (
    .Q(ff_wdata_mask[2]),
    .D(w_sdram_wdata_mask[2]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_1_s0 (
    .Q(ff_wdata_mask[1]),
    .D(w_sdram_wdata_mask[1]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_0_s0 (
    .Q(ff_wdata_mask[0]),
    .D(w_sdram_wdata_mask[0]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_7_s0 (
    .Q(ff_row_address[7]),
    .D(w_sdram_address[17]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_6_s0 (
    .Q(ff_row_address[6]),
    .D(w_sdram_address[16]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_5_s0 (
    .Q(ff_row_address[5]),
    .D(w_sdram_address[15]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_4_s0 (
    .Q(ff_row_address[4]),
    .D(w_sdram_address[14]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_3_s0 (
    .Q(ff_row_address[3]),
    .D(w_sdram_address[13]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_2_s0 (
    .Q(ff_row_address[2]),
    .D(w_sdram_address[12]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_1_s0 (
    .Q(ff_row_address[1]),
    .D(w_sdram_address[11]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_0_s0 (
    .Q(ff_row_address[0]),
    .D(w_sdram_address[10]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_7_s0 (
    .Q(ff_col_address[7]),
    .D(w_sdram_address[9]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_6_s0 (
    .Q(ff_col_address[6]),
    .D(w_sdram_address[8]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_5_s0 (
    .Q(ff_col_address[5]),
    .D(w_sdram_address[7]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_4_s0 (
    .Q(ff_col_address[4]),
    .D(w_sdram_address[6]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_3_s0 (
    .Q(ff_col_address[3]),
    .D(w_sdram_address[5]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_2_s0 (
    .Q(ff_col_address[2]),
    .D(w_sdram_address[4]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_1_s0 (
    .Q(ff_col_address[1]),
    .D(w_sdram_address[3]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_0_s0 (
    .Q(ff_col_address[0]),
    .D(w_sdram_address[2]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFR ff_main_state_4_s0 (
    .Q(ff_main_state[4]),
    .D(n259_11),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_3_s0 (
    .Q(ff_main_state[3]),
    .D(n262_13),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_2_s0 (
    .Q(ff_main_state[2]),
    .D(n265_12),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_1_s0 (
    .Q(ff_main_state[1]),
    .D(n268_11),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_0_s0 (
    .Q(ff_main_state[0]),
    .D(n271_12),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFRE ff_initial_finish_s0 (
    .Q(O_sdram_cke_d),
    .D(VCC),
    .CLK(clk85m),
    .CE(n291_3),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_ready_s0 (
    .Q(ff_sdr_ready),
    .D(VCC),
    .CLK(clk85m),
    .CE(n302_3),
    .RESET(n36_6) 
);
  DFFRE ff_main_timer_12_s0 (
    .Q(ff_main_timer[12]),
    .D(n312_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFRE ff_main_timer_10_s0 (
    .Q(ff_main_timer[10]),
    .D(n314_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFRE ff_main_timer_8_s0 (
    .Q(ff_main_timer[8]),
    .D(n316_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFRE ff_main_timer_6_s0 (
    .Q(ff_main_timer[6]),
    .D(n318_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFRE ff_main_timer_5_s0 (
    .Q(ff_main_timer[5]),
    .D(n319_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFRE ff_main_timer_4_s0 (
    .Q(ff_main_timer[4]),
    .D(n320_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFS ff_sdr_command_2_s0 (
    .Q(O_sdram_ras_n_d),
    .D(n463_6),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_command_1_s0 (
    .Q(O_sdram_cas_n_d),
    .D(n465_12),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_command_0_s0 (
    .Q(O_sdram_wen_n_d),
    .D(n468_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_3_s0 (
    .Q(O_sdram_dqm_d[3]),
    .D(n471_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_2_s0 (
    .Q(O_sdram_dqm_d[2]),
    .D(n474_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_1_s0 (
    .Q(O_sdram_dqm_d[1]),
    .D(n477_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_0_s0 (
    .Q(O_sdram_dqm_d[0]),
    .D(n480_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFR ff_sdr_address_5_s0 (
    .Q(O_sdram_addr_d_5),
    .D(n544_4),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFF n646_s0 (
    .Q(n646_3),
    .D(ff_wdata[31]),
    .CLK(clk85m) 
);
  DFF n647_s0 (
    .Q(n647_3),
    .D(ff_wdata[30]),
    .CLK(clk85m) 
);
  DFF n648_s0 (
    .Q(n648_3),
    .D(ff_wdata[29]),
    .CLK(clk85m) 
);
  DFF n649_s0 (
    .Q(n649_3),
    .D(ff_wdata[28]),
    .CLK(clk85m) 
);
  DFF n650_s0 (
    .Q(n650_3),
    .D(ff_wdata[27]),
    .CLK(clk85m) 
);
  DFF n651_s0 (
    .Q(n651_3),
    .D(ff_wdata[26]),
    .CLK(clk85m) 
);
  DFF n652_s0 (
    .Q(n652_3),
    .D(ff_wdata[25]),
    .CLK(clk85m) 
);
  DFF n653_s0 (
    .Q(n653_3),
    .D(ff_wdata[24]),
    .CLK(clk85m) 
);
  DFF n654_s0 (
    .Q(n654_3),
    .D(ff_wdata[23]),
    .CLK(clk85m) 
);
  DFF n655_s0 (
    .Q(n655_3),
    .D(ff_wdata[22]),
    .CLK(clk85m) 
);
  DFF n656_s0 (
    .Q(n656_3),
    .D(ff_wdata[21]),
    .CLK(clk85m) 
);
  DFF n657_s0 (
    .Q(n657_3),
    .D(ff_wdata[20]),
    .CLK(clk85m) 
);
  DFF n658_s0 (
    .Q(n658_3),
    .D(ff_wdata[19]),
    .CLK(clk85m) 
);
  DFF n659_s0 (
    .Q(n659_3),
    .D(ff_wdata[18]),
    .CLK(clk85m) 
);
  DFF n660_s0 (
    .Q(n660_3),
    .D(ff_wdata[17]),
    .CLK(clk85m) 
);
  DFF n661_s0 (
    .Q(n661_3),
    .D(ff_wdata[16]),
    .CLK(clk85m) 
);
  DFF n662_s0 (
    .Q(n662_3),
    .D(ff_wdata[15]),
    .CLK(clk85m) 
);
  DFF n663_s0 (
    .Q(n663_3),
    .D(ff_wdata[14]),
    .CLK(clk85m) 
);
  DFF n664_s0 (
    .Q(n664_3),
    .D(ff_wdata[13]),
    .CLK(clk85m) 
);
  DFF n665_s0 (
    .Q(n665_3),
    .D(ff_wdata[12]),
    .CLK(clk85m) 
);
  DFF n666_s0 (
    .Q(n666_3),
    .D(ff_wdata[11]),
    .CLK(clk85m) 
);
  DFF n667_s0 (
    .Q(n667_3),
    .D(ff_wdata[10]),
    .CLK(clk85m) 
);
  DFF n668_s0 (
    .Q(n668_3),
    .D(ff_wdata[9]),
    .CLK(clk85m) 
);
  DFF n669_s0 (
    .Q(n669_3),
    .D(ff_wdata[8]),
    .CLK(clk85m) 
);
  DFF n670_s0 (
    .Q(n670_3),
    .D(ff_wdata[7]),
    .CLK(clk85m) 
);
  DFF n671_s0 (
    .Q(n671_3),
    .D(ff_wdata[6]),
    .CLK(clk85m) 
);
  DFF n672_s0 (
    .Q(n672_3),
    .D(ff_wdata[5]),
    .CLK(clk85m) 
);
  DFF n673_s0 (
    .Q(n673_3),
    .D(ff_wdata[4]),
    .CLK(clk85m) 
);
  DFF n674_s0 (
    .Q(n674_3),
    .D(ff_wdata[3]),
    .CLK(clk85m) 
);
  DFF n675_s0 (
    .Q(n675_3),
    .D(ff_wdata[2]),
    .CLK(clk85m) 
);
  DFF n676_s0 (
    .Q(n676_3),
    .D(ff_wdata[1]),
    .CLK(clk85m) 
);
  DFF n677_s0 (
    .Q(n677_3),
    .D(ff_wdata[0]),
    .CLK(clk85m) 
);
  DFFR n680_s0 (
    .Q(n680_4),
    .D(n581_6),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_31_s0 (
    .Q(w_sdram_rdata[31]),
    .D(IO_sdram_dq_in[31]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_30_s0 (
    .Q(w_sdram_rdata[30]),
    .D(IO_sdram_dq_in[30]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_29_s0 (
    .Q(w_sdram_rdata[29]),
    .D(IO_sdram_dq_in[29]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_28_s0 (
    .Q(w_sdram_rdata[28]),
    .D(IO_sdram_dq_in[28]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_27_s0 (
    .Q(w_sdram_rdata[27]),
    .D(IO_sdram_dq_in[27]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_26_s0 (
    .Q(w_sdram_rdata[26]),
    .D(IO_sdram_dq_in[26]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_25_s0 (
    .Q(w_sdram_rdata[25]),
    .D(IO_sdram_dq_in[25]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_24_s0 (
    .Q(w_sdram_rdata[24]),
    .D(IO_sdram_dq_in[24]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_23_s0 (
    .Q(w_sdram_rdata[23]),
    .D(IO_sdram_dq_in[23]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_22_s0 (
    .Q(w_sdram_rdata[22]),
    .D(IO_sdram_dq_in[22]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_21_s0 (
    .Q(w_sdram_rdata[21]),
    .D(IO_sdram_dq_in[21]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_20_s0 (
    .Q(w_sdram_rdata[20]),
    .D(IO_sdram_dq_in[20]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_19_s0 (
    .Q(w_sdram_rdata[19]),
    .D(IO_sdram_dq_in[19]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_18_s0 (
    .Q(w_sdram_rdata[18]),
    .D(IO_sdram_dq_in[18]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_17_s0 (
    .Q(w_sdram_rdata[17]),
    .D(IO_sdram_dq_in[17]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_16_s0 (
    .Q(w_sdram_rdata[16]),
    .D(IO_sdram_dq_in[16]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_15_s0 (
    .Q(w_sdram_rdata[15]),
    .D(IO_sdram_dq_in[15]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_14_s0 (
    .Q(w_sdram_rdata[14]),
    .D(IO_sdram_dq_in[14]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_13_s0 (
    .Q(w_sdram_rdata[13]),
    .D(IO_sdram_dq_in[13]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_12_s0 (
    .Q(w_sdram_rdata[12]),
    .D(IO_sdram_dq_in[12]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_11_s0 (
    .Q(w_sdram_rdata[11]),
    .D(IO_sdram_dq_in[11]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_10_s0 (
    .Q(w_sdram_rdata[10]),
    .D(IO_sdram_dq_in[10]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_9_s0 (
    .Q(w_sdram_rdata[9]),
    .D(IO_sdram_dq_in[9]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_8_s0 (
    .Q(w_sdram_rdata[8]),
    .D(IO_sdram_dq_in[8]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_7_s0 (
    .Q(w_sdram_rdata[7]),
    .D(IO_sdram_dq_in[7]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_6_s0 (
    .Q(w_sdram_rdata[6]),
    .D(IO_sdram_dq_in[6]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_5_s0 (
    .Q(w_sdram_rdata[5]),
    .D(IO_sdram_dq_in[5]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_4_s0 (
    .Q(w_sdram_rdata[4]),
    .D(IO_sdram_dq_in[4]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_3_s0 (
    .Q(w_sdram_rdata[3]),
    .D(IO_sdram_dq_in[3]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_2_s0 (
    .Q(w_sdram_rdata[2]),
    .D(IO_sdram_dq_in[2]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_1_s0 (
    .Q(w_sdram_rdata[1]),
    .D(IO_sdram_dq_in[1]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_0_s0 (
    .Q(w_sdram_rdata[0]),
    .D(IO_sdram_dq_in[0]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFR ff_sdr_read_data_en_s0 (
    .Q(w_sdram_rdata_en),
    .D(n914_5),
    .CLK(clk85m),
    .RESET(n917_6) 
);
  DFFRE ff_do_refresh_s1 (
    .Q(ff_do_refresh),
    .D(n20_6),
    .CLK(clk85m),
    .CE(ff_write_13),
    .RESET(n36_6) 
);
defparam ff_do_refresh_s1.INIT=1'b0;
  DFFRE ff_sdr_address_7_s1 (
    .Q(O_sdram_addr_d_7),
    .D(n529_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_7_s1.INIT=1'b0;
  DFFRE ff_sdr_address_6_s1 (
    .Q(O_sdram_addr_d_6),
    .D(n530_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_6_s1.INIT=1'b0;
  DFFRE ff_sdr_address_4_s1 (
    .Q(O_sdram_addr_d_4),
    .D(n532_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_4_s1.INIT=1'b0;
  DFFRE ff_sdr_address_3_s1 (
    .Q(O_sdram_addr_d_3),
    .D(n533_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_3_s1.INIT=1'b0;
  DFFRE ff_sdr_address_2_s1 (
    .Q(O_sdram_addr_d_2),
    .D(n534_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_2_s1.INIT=1'b0;
  DFFRE ff_sdr_address_1_s1 (
    .Q(O_sdram_addr_d_1),
    .D(n535_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_1_s1.INIT=1'b0;
  DFFRE ff_sdr_address_0_s1 (
    .Q(O_sdram_addr_d_0),
    .D(n536_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_0_s1.INIT=1'b0;
  DFFS ff_main_timer_0_s2 (
    .Q(ff_main_timer[0]),
    .D(n394_11),
    .CLK(clk85m),
    .SET(n387_5) 
);
  DFFRE ff_sdr_address_10_s1 (
    .Q(O_sdram_addr_d_10),
    .D(n526_17),
    .CLK(clk85m),
    .CE(ff_sdr_address_9_5),
    .RESET(n36_6) 
);
defparam ff_sdr_address_10_s1.INIT=1'b0;
  DFFRE ff_sdr_address_9_s1 (
    .Q(O_sdram_addr_d_9),
    .D(n527_15),
    .CLK(clk85m),
    .CE(ff_sdr_address_9_5),
    .RESET(n36_6) 
);
defparam ff_sdr_address_9_s1.INIT=1'b0;
  DFFSE ff_main_timer_11_s3 (
    .Q(ff_main_timer[11]),
    .D(n344_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_18),
    .SET(n356_7) 
);
defparam ff_main_timer_11_s3.INIT=1'b1;
  DFFSE ff_main_timer_9_s3 (
    .Q(ff_main_timer[9]),
    .D(n346_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_18),
    .SET(n356_7) 
);
defparam ff_main_timer_9_s3.INIT=1'b1;
  DFFSE ff_main_timer_7_s3 (
    .Q(ff_main_timer[7]),
    .D(n348_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_18),
    .SET(n356_7) 
);
defparam ff_main_timer_7_s3.INIT=1'b1;
  DFFSE ff_main_timer_3_s3 (
    .Q(ff_main_timer[3]),
    .D(n352_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_18),
    .SET(n383_8) 
);
defparam ff_main_timer_3_s3.INIT=1'b1;
  DFFSE ff_main_timer_2_s3 (
    .Q(ff_main_timer[2]),
    .D(n353_9),
    .CLK(clk85m),
    .CE(ff_main_timer_14_18),
    .SET(n387_5) 
);
defparam ff_main_timer_2_s3.INIT=1'b1;
  DFFSE ff_main_timer_1_s3 (
    .Q(ff_main_timer[1]),
    .D(n354_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_18),
    .SET(n390_3) 
);
defparam ff_main_timer_1_s3.INIT=1'b1;
  DFFR ff_write_s5 (
    .Q(ff_write),
    .D(n21_9),
    .CLK(clk85m),
    .RESET(n36_6) 
);
defparam ff_write_s5.INIT=1'b0;
  DFFR ff_do_main_state_s2 (
    .Q(ff_do_main_state),
    .D(n245_9),
    .CLK(clk85m),
    .RESET(n36_6) 
);
defparam ff_do_main_state_s2.INIT=1'b0;
  DFFS ff_main_timer_14_s7 (
    .Q(ff_main_timer[14]),
    .D(n341_9),
    .CLK(clk85m),
    .SET(n356_7) 
);
defparam ff_main_timer_14_s7.INIT=1'b1;
  DFFS ff_main_timer_13_s5 (
    .Q(ff_main_timer[13]),
    .D(n342_9),
    .CLK(clk85m),
    .SET(n356_7) 
);
defparam ff_main_timer_13_s5.INIT=1'b1;
  INV slot_wait_d_s0 (
    .O(slot_wait_d_4),
    .I(ff_sdr_ready) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_sdram */
module ip_ws2812_led (
  clk85m,
  n36_6,
  ff_wr,
  w_green,
  w_red,
  w_blue,
  ws2812_led_d,
  w_sending
)
;
input clk85m;
input n36_6;
input ff_wr;
input [5:4] w_green;
input [5:5] w_red;
input [5:5] w_blue;
output ws2812_led_d;
output w_sending;
wire n172_3;
wire n124_5;
wire n125_5;
wire n128_5;
wire n131_5;
wire n132_5;
wire n133_5;
wire n135_5;
wire n304_3;
wire n305_3;
wire n312_3;
wire n320_3;
wire n102_92;
wire n103_90;
wire n104_90;
wire n106_90;
wire n107_93;
wire n119_85;
wire n121_85;
wire n122_86;
wire ff_send_data_23_8;
wire n111_89;
wire n112_88;
wire n114_88;
wire n115_88;
wire n172_4;
wire n124_6;
wire n128_7;
wire n131_6;
wire n131_7;
wire n132_6;
wire n132_7;
wire n135_6;
wire n135_7;
wire n102_94;
wire n104_91;
wire n104_92;
wire ff_send_data_23_9;
wire ff_sending_7;
wire ff_led_9;
wire n111_91;
wire n132_8;
wire ff_send_data_23_10;
wire ff_sending_8;
wire n111_92;
wire ff_send_data_23_11;
wire ff_state_5_10;
wire n111_94;
wire n102_96;
wire n105_92;
wire n119_89;
wire n103_93;
wire n108_84;
wire n119_91;
wire n128_9;
wire ff_count_14_9;
wire ff_sending_10;
wire n319_9;
wire n318_9;
wire n309_9;
wire n308_9;
wire n307_9;
wire n306_9;
wire n303_9;
wire n302_9;
wire n317_9;
wire n316_9;
wire n315_9;
wire n314_9;
wire n313_9;
wire n311_9;
wire n310_9;
wire n321_8;
wire n138_8;
wire [5:0] ff_state;
wire [14:0] ff_count;
wire [23:4] ff_send_data;
wire VCC;
wire GND;
  LUT3 n172_s0 (
    .F(n172_3),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4) 
);
defparam n172_s0.INIT=8'h40;
  LUT4 n124_s2 (
    .F(n124_5),
    .I0(n172_4),
    .I1(ff_count[13]),
    .I2(n124_6),
    .I3(ff_count[14]) 
);
defparam n124_s2.INIT=16'hCF20;
  LUT4 n125_s2 (
    .F(n125_5),
    .I0(n172_4),
    .I1(ff_count[14]),
    .I2(ff_count[13]),
    .I3(n124_6) 
);
defparam n125_s2.INIT=16'h0EF0;
  LUT3 n128_s2 (
    .F(n128_5),
    .I0(n128_9),
    .I1(ff_count[10]),
    .I2(n128_7) 
);
defparam n128_s2.INIT=8'h14;
  LUT4 n131_s2 (
    .F(n131_5),
    .I0(n131_6),
    .I1(n172_4),
    .I2(ff_count[7]),
    .I3(n131_7) 
);
defparam n131_s2.INIT=16'h0DF0;
  LUT4 n132_s2 (
    .F(n132_5),
    .I0(ff_count[5]),
    .I1(n132_6),
    .I2(n132_7),
    .I3(ff_count[6]) 
);
defparam n132_s2.INIT=16'h0B04;
  LUT3 n133_s2 (
    .F(n133_5),
    .I0(n128_9),
    .I1(ff_count[5]),
    .I2(n132_6) 
);
defparam n133_s2.INIT=8'h14;
  LUT4 n135_s2 (
    .F(n135_5),
    .I0(n132_7),
    .I1(n135_6),
    .I2(ff_count[3]),
    .I3(n135_7) 
);
defparam n135_s2.INIT=16'hABBA;
  LUT3 n304_s0 (
    .F(n304_3),
    .I0(w_green[5]),
    .I1(ff_send_data[20]),
    .I2(n172_3) 
);
defparam n304_s0.INIT=8'hAC;
  LUT3 n305_s0 (
    .F(n305_3),
    .I0(w_green[4]),
    .I1(ff_send_data[19]),
    .I2(n172_3) 
);
defparam n305_s0.INIT=8'hAC;
  LUT3 n312_s0 (
    .F(n312_3),
    .I0(w_red[5]),
    .I1(ff_send_data[12]),
    .I2(n172_3) 
);
defparam n312_s0.INIT=8'hAC;
  LUT3 n320_s0 (
    .F(n320_3),
    .I0(w_blue[5]),
    .I1(ff_send_data[4]),
    .I2(n172_3) 
);
defparam n320_s0.INIT=8'hAC;
  LUT4 n102_s80 (
    .F(n102_92),
    .I0(n102_96),
    .I1(n102_94),
    .I2(ff_state[4]),
    .I3(ff_state[5]) 
);
defparam n102_s80.INIT=16'hCFA0;
  LUT3 n103_s78 (
    .F(n103_90),
    .I0(n103_93),
    .I1(ff_state[4]),
    .I2(n102_96) 
);
defparam n103_s78.INIT=8'h14;
  LUT4 n104_s78 (
    .F(n104_90),
    .I0(ff_state[2]),
    .I1(n104_91),
    .I2(n104_92),
    .I3(ff_state[3]) 
);
defparam n104_s78.INIT=16'h0708;
  LUT3 n106_s78 (
    .F(n106_90),
    .I0(n103_93),
    .I1(ff_state[0]),
    .I2(ff_state[1]) 
);
defparam n106_s78.INIT=8'h14;
  LUT2 n107_s81 (
    .F(n107_93),
    .I0(ff_state[0]),
    .I1(n103_93) 
);
defparam n107_s81.INIT=4'h1;
  LUT4 n119_s79 (
    .F(n119_85),
    .I0(n119_91),
    .I1(n135_6),
    .I2(ff_count[4]),
    .I3(n119_89) 
);
defparam n119_s79.INIT=16'hABBA;
  LUT4 n121_s79 (
    .F(n121_85),
    .I0(ff_count[0]),
    .I1(ff_count[1]),
    .I2(n119_91),
    .I3(ff_count[2]) 
);
defparam n121_s79.INIT=16'h0E01;
  LUT4 n122_s80 (
    .F(n122_86),
    .I0(n119_91),
    .I1(n135_6),
    .I2(ff_count[1]),
    .I3(ff_count[0]) 
);
defparam n122_s80.INIT=16'hBAAB;
  LUT3 ff_send_data_23_s3 (
    .F(ff_send_data_23_8),
    .I0(n131_6),
    .I1(ff_send_data_23_9),
    .I2(n172_3) 
);
defparam ff_send_data_23_s3.INIT=8'hF8;
  LUT4 n111_s81 (
    .F(n111_89),
    .I0(n131_6),
    .I1(n111_94),
    .I2(n111_91),
    .I3(ff_count[12]) 
);
defparam n111_s81.INIT=16'h3740;
  LUT4 n112_s80 (
    .F(n112_88),
    .I0(ff_count[10]),
    .I1(n128_7),
    .I2(n135_6),
    .I3(ff_count[11]) 
);
defparam n112_s80.INIT=16'h0B04;
  LUT4 n114_s80 (
    .F(n114_88),
    .I0(n131_6),
    .I1(ff_count[8]),
    .I2(n111_94),
    .I3(ff_count[9]) 
);
defparam n114_s80.INIT=16'h4F10;
  LUT3 n115_s80 (
    .F(n115_88),
    .I0(n131_6),
    .I1(ff_count[8]),
    .I2(n111_94) 
);
defparam n115_s80.INIT=8'h14;
  LUT4 n172_s1 (
    .F(n172_4),
    .I0(ff_state[0]),
    .I1(ff_state[4]),
    .I2(ff_state[5]),
    .I3(n102_94) 
);
defparam n172_s1.INIT=16'h0100;
  LUT3 n124_s3 (
    .F(n124_6),
    .I0(ff_count[12]),
    .I1(n111_94),
    .I2(n111_91) 
);
defparam n124_s3.INIT=8'h40;
  LUT3 n128_s4 (
    .F(n128_7),
    .I0(ff_count[8]),
    .I1(ff_count[9]),
    .I2(n111_94) 
);
defparam n128_s4.INIT=8'h10;
  LUT4 n131_s3 (
    .F(n131_6),
    .I0(ff_count[12]),
    .I1(ff_count[13]),
    .I2(ff_count[14]),
    .I3(n111_91) 
);
defparam n131_s3.INIT=16'h0100;
  LUT3 n131_s4 (
    .F(n131_7),
    .I0(ff_count[5]),
    .I1(ff_count[6]),
    .I2(n132_6) 
);
defparam n131_s4.INIT=8'h10;
  LUT3 n132_s3 (
    .F(n132_6),
    .I0(ff_count[3]),
    .I1(ff_count[4]),
    .I2(n135_7) 
);
defparam n132_s3.INIT=8'h10;
  LUT4 n132_s4 (
    .F(n132_7),
    .I0(ff_send_data[23]),
    .I1(ff_state[0]),
    .I2(n132_8),
    .I3(n135_6) 
);
defparam n132_s4.INIT=16'h0700;
  LUT2 n135_s3 (
    .F(n135_6),
    .I0(n111_94),
    .I1(n131_6) 
);
defparam n135_s3.INIT=4'h8;
  LUT3 n135_s4 (
    .F(n135_7),
    .I0(ff_count[0]),
    .I1(ff_count[1]),
    .I2(ff_count[2]) 
);
defparam n135_s4.INIT=8'h01;
  LUT3 n102_s82 (
    .F(n102_94),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]) 
);
defparam n102_s82.INIT=8'h01;
  LUT2 n104_s79 (
    .F(n104_91),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam n104_s79.INIT=4'h8;
  LUT2 n104_s80 (
    .F(n104_92),
    .I0(ff_state[4]),
    .I1(ff_state[5]) 
);
defparam n104_s80.INIT=4'h8;
  LUT4 ff_send_data_23_s4 (
    .F(ff_send_data_23_9),
    .I0(ff_send_data_23_10),
    .I1(ff_state[5]),
    .I2(ff_state[4]),
    .I3(n102_94) 
);
defparam ff_send_data_23_s4.INIT=16'hA82A;
  LUT4 ff_sending_s4 (
    .F(ff_sending_7),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_sending_8),
    .I3(n104_92) 
);
defparam ff_sending_s4.INIT=16'h4000;
  LUT3 ff_led_s6 (
    .F(ff_led_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4) 
);
defparam ff_led_s6.INIT=8'hB0;
  LUT4 n111_s83 (
    .F(n111_91),
    .I0(ff_count[8]),
    .I1(ff_count[9]),
    .I2(ff_count[10]),
    .I3(ff_count[11]) 
);
defparam n111_s83.INIT=16'h0001;
  LUT4 n132_s5 (
    .F(n132_8),
    .I0(n102_94),
    .I1(ff_state[0]),
    .I2(ff_state[4]),
    .I3(ff_state[5]) 
);
defparam n132_s5.INIT=16'hF331;
  LUT4 ff_send_data_23_s5 (
    .F(ff_send_data_23_10),
    .I0(ff_state[0]),
    .I1(ff_count[0]),
    .I2(n111_92),
    .I3(ff_send_data_23_11) 
);
defparam ff_send_data_23_s5.INIT=16'h8000;
  LUT2 ff_sending_s5 (
    .F(ff_sending_8),
    .I0(ff_state[2]),
    .I1(ff_state[3]) 
);
defparam ff_sending_s5.INIT=4'h1;
  LUT3 n111_s84 (
    .F(n111_92),
    .I0(ff_count[5]),
    .I1(ff_count[6]),
    .I2(ff_count[7]) 
);
defparam n111_s84.INIT=8'h01;
  LUT4 ff_send_data_23_s6 (
    .F(ff_send_data_23_11),
    .I0(ff_count[1]),
    .I1(ff_count[2]),
    .I2(ff_count[3]),
    .I3(ff_count[4]) 
);
defparam ff_send_data_23_s6.INIT=16'h0001;
  LUT4 ff_state_5_s5 (
    .F(ff_state_5_10),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(n135_6) 
);
defparam ff_state_5_s5.INIT=16'h4F00;
  LUT4 n111_s85 (
    .F(n111_94),
    .I0(n132_6),
    .I1(ff_count[5]),
    .I2(ff_count[6]),
    .I3(ff_count[7]) 
);
defparam n111_s85.INIT=16'h0002;
  LUT4 n102_s83 (
    .F(n102_96),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n102_s83.INIT=16'h8000;
  LUT4 n105_s79 (
    .F(n105_92),
    .I0(n104_92),
    .I1(ff_state[2]),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n105_s79.INIT=16'h1444;
  LUT4 n119_s82 (
    .F(n119_89),
    .I0(ff_count[3]),
    .I1(ff_count[0]),
    .I2(ff_count[1]),
    .I3(ff_count[2]) 
);
defparam n119_s82.INIT=16'h0001;
  LUT4 n103_s80 (
    .F(n103_93),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(n104_92) 
);
defparam n103_s80.INIT=16'hFE00;
  LUT3 n108_s77 (
    .F(n108_84),
    .I0(ff_state[4]),
    .I1(ff_state[5]),
    .I2(ff_state[0]) 
);
defparam n108_s77.INIT=8'h70;
  LUT4 n119_s83 (
    .F(n119_91),
    .I0(ff_send_data[23]),
    .I1(n111_94),
    .I2(n131_6),
    .I3(n108_84) 
);
defparam n119_s83.INIT=16'h4000;
  LUT3 n128_s5 (
    .F(n128_9),
    .I0(n172_4),
    .I1(n111_94),
    .I2(n131_6) 
);
defparam n128_s5.INIT=8'h40;
  LUT4 ff_count_14_s3 (
    .F(ff_count_14_9),
    .I0(n103_93),
    .I1(ff_led_9),
    .I2(n111_94),
    .I3(n131_6) 
);
defparam ff_count_14_s3.INIT=16'h1FFF;
  LUT4 ff_sending_s6 (
    .F(ff_sending_10),
    .I0(n111_94),
    .I1(n131_6),
    .I2(ff_sending_7),
    .I3(n172_3) 
);
defparam ff_sending_s6.INIT=16'hFF80;
  LUT4 n319_s3 (
    .F(n319_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[5]) 
);
defparam n319_s3.INIT=16'hBF00;
  LUT4 n318_s3 (
    .F(n318_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[6]) 
);
defparam n318_s3.INIT=16'hBF00;
  LUT4 n309_s3 (
    .F(n309_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[15]) 
);
defparam n309_s3.INIT=16'hBF00;
  LUT4 n308_s3 (
    .F(n308_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[16]) 
);
defparam n308_s3.INIT=16'hBF00;
  LUT4 n307_s3 (
    .F(n307_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[17]) 
);
defparam n307_s3.INIT=16'hBF00;
  LUT4 n306_s3 (
    .F(n306_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[18]) 
);
defparam n306_s3.INIT=16'hBF00;
  LUT4 n303_s3 (
    .F(n303_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[21]) 
);
defparam n303_s3.INIT=16'hBF00;
  LUT4 n302_s3 (
    .F(n302_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[22]) 
);
defparam n302_s3.INIT=16'hBF00;
  LUT4 n317_s3 (
    .F(n317_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[7]) 
);
defparam n317_s3.INIT=16'hBF00;
  LUT4 n316_s3 (
    .F(n316_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[8]) 
);
defparam n316_s3.INIT=16'hBF00;
  LUT4 n315_s3 (
    .F(n315_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[9]) 
);
defparam n315_s3.INIT=16'hBF00;
  LUT4 n314_s3 (
    .F(n314_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[10]) 
);
defparam n314_s3.INIT=16'hBF00;
  LUT4 n313_s3 (
    .F(n313_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[11]) 
);
defparam n313_s3.INIT=16'hBF00;
  LUT4 n311_s3 (
    .F(n311_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[13]) 
);
defparam n311_s3.INIT=16'hBF00;
  LUT4 n310_s3 (
    .F(n310_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[14]) 
);
defparam n310_s3.INIT=16'hBF00;
  LUT4 n321_s2 (
    .F(n321_8),
    .I0(w_green[4]),
    .I1(w_sending),
    .I2(ff_wr),
    .I3(n172_4) 
);
defparam n321_s2.INIT=16'h2000;
  LUT4 n138_s4 (
    .F(n138_8),
    .I0(ff_count[0]),
    .I1(n172_4),
    .I2(n111_94),
    .I3(n131_6) 
);
defparam n138_s4.INIT=16'h4555;
  DFFCE ff_state_5_s0 (
    .Q(ff_state[5]),
    .D(n102_92),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_4_s0 (
    .Q(ff_state[4]),
    .D(n103_90),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_3_s0 (
    .Q(ff_state[3]),
    .D(n104_90),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_2_s0 (
    .Q(ff_state[2]),
    .D(n105_92),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_1_s0 (
    .Q(ff_state[1]),
    .D(n106_90),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_0_s0 (
    .Q(ff_state[0]),
    .D(n107_93),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_led_s0 (
    .Q(ws2812_led_d),
    .D(n108_84),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_12_s1 (
    .Q(ff_count[12]),
    .D(n111_89),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
defparam ff_count_12_s1.INIT=1'b0;
  DFFCE ff_count_11_s1 (
    .Q(ff_count[11]),
    .D(n112_88),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
defparam ff_count_11_s1.INIT=1'b0;
  DFFCE ff_count_9_s1 (
    .Q(ff_count[9]),
    .D(n114_88),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
defparam ff_count_9_s1.INIT=1'b0;
  DFFCE ff_count_8_s1 (
    .Q(ff_count[8]),
    .D(n115_88),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
defparam ff_count_8_s1.INIT=1'b0;
  DFFCE ff_count_4_s1 (
    .Q(ff_count[4]),
    .D(n119_85),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
defparam ff_count_4_s1.INIT=1'b0;
  DFFCE ff_count_2_s1 (
    .Q(ff_count[2]),
    .D(n121_85),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
defparam ff_count_2_s1.INIT=1'b0;
  DFFCE ff_count_1_s1 (
    .Q(ff_count[1]),
    .D(n122_86),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
defparam ff_count_1_s1.INIT=1'b0;
  DFFCE ff_send_data_23_s1 (
    .Q(ff_send_data[23]),
    .D(n302_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_23_s1.INIT=1'b0;
  DFFCE ff_send_data_22_s1 (
    .Q(ff_send_data[22]),
    .D(n303_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_22_s1.INIT=1'b0;
  DFFCE ff_send_data_21_s1 (
    .Q(ff_send_data[21]),
    .D(n304_3),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_21_s1.INIT=1'b0;
  DFFCE ff_send_data_20_s1 (
    .Q(ff_send_data[20]),
    .D(n305_3),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_20_s1.INIT=1'b0;
  DFFCE ff_send_data_19_s1 (
    .Q(ff_send_data[19]),
    .D(n306_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_19_s1.INIT=1'b0;
  DFFCE ff_send_data_18_s1 (
    .Q(ff_send_data[18]),
    .D(n307_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_18_s1.INIT=1'b0;
  DFFCE ff_send_data_17_s1 (
    .Q(ff_send_data[17]),
    .D(n308_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_17_s1.INIT=1'b0;
  DFFCE ff_send_data_16_s1 (
    .Q(ff_send_data[16]),
    .D(n309_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_16_s1.INIT=1'b0;
  DFFCE ff_send_data_15_s1 (
    .Q(ff_send_data[15]),
    .D(n310_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_15_s1.INIT=1'b0;
  DFFCE ff_send_data_14_s1 (
    .Q(ff_send_data[14]),
    .D(n311_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_14_s1.INIT=1'b0;
  DFFCE ff_send_data_13_s1 (
    .Q(ff_send_data[13]),
    .D(n312_3),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_13_s1.INIT=1'b0;
  DFFCE ff_send_data_12_s1 (
    .Q(ff_send_data[12]),
    .D(n313_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_12_s1.INIT=1'b0;
  DFFCE ff_send_data_11_s1 (
    .Q(ff_send_data[11]),
    .D(n314_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_11_s1.INIT=1'b0;
  DFFCE ff_send_data_10_s1 (
    .Q(ff_send_data[10]),
    .D(n315_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_10_s1.INIT=1'b0;
  DFFCE ff_send_data_9_s1 (
    .Q(ff_send_data[9]),
    .D(n316_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_9_s1.INIT=1'b0;
  DFFCE ff_send_data_8_s1 (
    .Q(ff_send_data[8]),
    .D(n317_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_8_s1.INIT=1'b0;
  DFFCE ff_send_data_7_s1 (
    .Q(ff_send_data[7]),
    .D(n318_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_7_s1.INIT=1'b0;
  DFFCE ff_send_data_6_s1 (
    .Q(ff_send_data[6]),
    .D(n319_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_6_s1.INIT=1'b0;
  DFFCE ff_send_data_5_s1 (
    .Q(ff_send_data[5]),
    .D(n320_3),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_5_s1.INIT=1'b0;
  DFFCE ff_send_data_4_s1 (
    .Q(ff_send_data[4]),
    .D(n321_8),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_4_s1.INIT=1'b0;
  DFFCE ff_sending_s1 (
    .Q(w_sending),
    .D(n172_3),
    .CLK(clk85m),
    .CE(ff_sending_10),
    .CLEAR(n36_6) 
);
defparam ff_sending_s1.INIT=1'b0;
  DFFCE ff_count_14_s1 (
    .Q(ff_count[14]),
    .D(n124_5),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_13_s1 (
    .Q(ff_count[13]),
    .D(n125_5),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_10_s1 (
    .Q(ff_count[10]),
    .D(n128_5),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_7_s1 (
    .Q(ff_count[7]),
    .D(n131_5),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_6_s1 (
    .Q(ff_count[6]),
    .D(n132_5),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_5_s1 (
    .Q(ff_count[5]),
    .D(n133_5),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_3_s1 (
    .Q(ff_count[3]),
    .D(n135_5),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_0_s1 (
    .Q(ff_count[0]),
    .D(n138_8),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_ws2812_led */
module ip_debugger (
  clk85m,
  n36_6,
  w_bus_valid,
  w_pulse1,
  w_pulse2,
  n28_4,
  n31_3,
  w_sending,
  w_bus_address,
  ff_wr,
  w_red,
  w_green,
  w_blue
)
;
input clk85m;
input n36_6;
input w_bus_valid;
input w_pulse1;
input w_pulse2;
input n28_4;
input n31_3;
input w_sending;
input [1:0] w_bus_address;
output ff_wr;
output [5:5] w_red;
output [5:4] w_green;
output [5:5] w_blue;
wire ff_blue_5_5;
wire n605_3;
wire n339_9;
wire n331_8;
wire n66_6;
wire n64_6;
wire n63_6;
wire n62_6;
wire n61_6;
wire n60_6;
wire n59_6;
wire n58_6;
wire n57_6;
wire n56_6;
wire n55_6;
wire n54_6;
wire n53_6;
wire n52_6;
wire n51_6;
wire n50_6;
wire n49_6;
wire n48_6;
wire n47_6;
wire n46_6;
wire n45_6;
wire n44_6;
wire n43_6;
wire n472_5;
wire ff_counter_24_9;
wire n339_10;
wire n65_7;
wire n63_7;
wire n61_7;
wire n58_7;
wire n55_7;
wire n52_7;
wire n49_7;
wire n48_7;
wire n47_7;
wire n45_7;
wire n43_7;
wire ff_counter_24_10;
wire n298_11;
wire n240_11;
wire n46_9;
wire n472_7;
wire n57_9;
wire n60_9;
wire n65_9;
wire n51_9;
wire ff_wr_10;
wire n67_8;
wire n42_9;
wire ff_counter_24_12;
wire n50_9;
wire ff_on;
wire [25:0] ff_counter;
wire VCC;
wire GND;
  LUT3 n472_s0 (
    .F(ff_blue_5_5),
    .I0(n472_7),
    .I1(n472_5),
    .I2(n605_3) 
);
defparam n472_s0.INIT=8'hF8;
  LUT3 n605_s0 (
    .F(n605_3),
    .I0(w_bus_valid),
    .I1(w_pulse1),
    .I2(w_pulse2) 
);
defparam n605_s0.INIT=8'hFE;
  LUT2 n339_s4 (
    .F(n339_9),
    .I0(w_pulse1),
    .I1(n339_10) 
);
defparam n339_s4.INIT=4'h1;
  LUT4 n331_s3 (
    .F(n331_8),
    .I0(w_bus_address[1]),
    .I1(w_pulse2),
    .I2(w_bus_valid),
    .I3(w_pulse1) 
);
defparam n331_s3.INIT=16'hFF10;
  LUT3 n66_s1 (
    .F(n66_6),
    .I0(n605_3),
    .I1(ff_counter[0]),
    .I2(ff_counter[1]) 
);
defparam n66_s1.INIT=8'hEB;
  LUT4 n64_s1 (
    .F(n64_6),
    .I0(ff_counter[2]),
    .I1(n65_7),
    .I2(n605_3),
    .I3(ff_counter[3]) 
);
defparam n64_s1.INIT=16'hFBF4;
  LUT3 n63_s1 (
    .F(n63_6),
    .I0(n605_3),
    .I1(n63_7),
    .I2(ff_counter[4]) 
);
defparam n63_s1.INIT=8'hBE;
  LUT4 n62_s1 (
    .F(n62_6),
    .I0(ff_counter[4]),
    .I1(n63_7),
    .I2(n605_3),
    .I3(ff_counter[5]) 
);
defparam n62_s1.INIT=16'hFBF4;
  LUT4 n61_s1 (
    .F(n61_6),
    .I0(n63_7),
    .I1(n61_7),
    .I2(n605_3),
    .I3(ff_counter[6]) 
);
defparam n61_s1.INIT=16'hF7F8;
  LUT3 n60_s1 (
    .F(n60_6),
    .I0(n605_3),
    .I1(n60_9),
    .I2(ff_counter[7]) 
);
defparam n60_s1.INIT=8'hBE;
  LUT4 n59_s1 (
    .F(n59_6),
    .I0(ff_counter[7]),
    .I1(n60_9),
    .I2(n605_3),
    .I3(ff_counter[8]) 
);
defparam n59_s1.INIT=16'hFBF4;
  LUT4 n58_s1 (
    .F(n58_6),
    .I0(n60_9),
    .I1(n58_7),
    .I2(n605_3),
    .I3(ff_counter[9]) 
);
defparam n58_s1.INIT=16'hF7F8;
  LUT3 n57_s1 (
    .F(n57_6),
    .I0(n605_3),
    .I1(n57_9),
    .I2(ff_counter[10]) 
);
defparam n57_s1.INIT=8'hBE;
  LUT4 n56_s1 (
    .F(n56_6),
    .I0(ff_counter[10]),
    .I1(n57_9),
    .I2(n605_3),
    .I3(ff_counter[11]) 
);
defparam n56_s1.INIT=16'hFBF4;
  LUT4 n55_s1 (
    .F(n55_6),
    .I0(n57_9),
    .I1(n55_7),
    .I2(n605_3),
    .I3(ff_counter[12]) 
);
defparam n55_s1.INIT=16'hF7F8;
  LUT3 n54_s1 (
    .F(n54_6),
    .I0(n605_3),
    .I1(n472_7),
    .I2(ff_counter[13]) 
);
defparam n54_s1.INIT=8'hBE;
  LUT4 n53_s1 (
    .F(n53_6),
    .I0(ff_counter[13]),
    .I1(n472_7),
    .I2(n605_3),
    .I3(ff_counter[14]) 
);
defparam n53_s1.INIT=16'hFBF4;
  LUT4 n52_s1 (
    .F(n52_6),
    .I0(n472_7),
    .I1(n52_7),
    .I2(n605_3),
    .I3(ff_counter[15]) 
);
defparam n52_s1.INIT=16'hF7F8;
  LUT4 n51_s1 (
    .F(n51_6),
    .I0(n472_7),
    .I1(n51_9),
    .I2(n605_3),
    .I3(ff_counter[16]) 
);
defparam n51_s1.INIT=16'hF7F8;
  LUT4 n50_s1 (
    .F(n50_6),
    .I0(n472_7),
    .I1(n50_9),
    .I2(n605_3),
    .I3(ff_counter[17]) 
);
defparam n50_s1.INIT=16'hF7F8;
  LUT4 n49_s1 (
    .F(n49_6),
    .I0(n472_7),
    .I1(n49_7),
    .I2(n605_3),
    .I3(ff_counter[18]) 
);
defparam n49_s1.INIT=16'hF7F8;
  LUT4 n48_s1 (
    .F(n48_6),
    .I0(n472_7),
    .I1(n48_7),
    .I2(n605_3),
    .I3(ff_counter[19]) 
);
defparam n48_s1.INIT=16'hF7F8;
  LUT4 n47_s1 (
    .F(n47_6),
    .I0(n472_7),
    .I1(n47_7),
    .I2(n605_3),
    .I3(ff_counter[20]) 
);
defparam n47_s1.INIT=16'hF7F8;
  LUT4 n46_s1 (
    .F(n46_6),
    .I0(n472_7),
    .I1(n46_9),
    .I2(n605_3),
    .I3(ff_counter[21]) 
);
defparam n46_s1.INIT=16'hF7F8;
  LUT3 n45_s1 (
    .F(n45_6),
    .I0(n605_3),
    .I1(ff_counter[22]),
    .I2(n45_7) 
);
defparam n45_s1.INIT=8'hBE;
  LUT4 n44_s1 (
    .F(n44_6),
    .I0(ff_counter[22]),
    .I1(n45_7),
    .I2(n605_3),
    .I3(ff_counter[23]) 
);
defparam n44_s1.INIT=16'hFBF4;
  LUT4 n43_s1 (
    .F(n43_6),
    .I0(n43_7),
    .I1(n45_7),
    .I2(n605_3),
    .I3(ff_counter[24]) 
);
defparam n43_s1.INIT=16'hF7F8;
  LUT3 n472_s2 (
    .F(n472_5),
    .I0(ff_counter[25]),
    .I1(ff_on),
    .I2(ff_counter_24_9) 
);
defparam n472_s2.INIT=8'h40;
  LUT4 ff_counter_24_s4 (
    .F(ff_counter_24_9),
    .I0(ff_counter[24]),
    .I1(n43_7),
    .I2(n49_7),
    .I3(ff_counter_24_10) 
);
defparam ff_counter_24_s4.INIT=16'h4000;
  LUT4 n339_s5 (
    .F(n339_10),
    .I0(w_bus_valid),
    .I1(w_bus_address[1]),
    .I2(w_bus_address[0]),
    .I3(w_pulse2) 
);
defparam n339_s5.INIT=16'h00D7;
  LUT2 n65_s2 (
    .F(n65_7),
    .I0(ff_counter[0]),
    .I1(ff_counter[1]) 
);
defparam n65_s2.INIT=4'h1;
  LUT4 n63_s2 (
    .F(n63_7),
    .I0(ff_counter[0]),
    .I1(ff_counter[1]),
    .I2(ff_counter[2]),
    .I3(ff_counter[3]) 
);
defparam n63_s2.INIT=16'h0001;
  LUT2 n61_s2 (
    .F(n61_7),
    .I0(ff_counter[4]),
    .I1(ff_counter[5]) 
);
defparam n61_s2.INIT=4'h1;
  LUT2 n58_s2 (
    .F(n58_7),
    .I0(ff_counter[7]),
    .I1(ff_counter[8]) 
);
defparam n58_s2.INIT=4'h1;
  LUT2 n55_s2 (
    .F(n55_7),
    .I0(ff_counter[10]),
    .I1(ff_counter[11]) 
);
defparam n55_s2.INIT=4'h1;
  LUT2 n52_s2 (
    .F(n52_7),
    .I0(ff_counter[13]),
    .I1(ff_counter[14]) 
);
defparam n52_s2.INIT=4'h1;
  LUT4 n49_s2 (
    .F(n49_7),
    .I0(ff_counter[15]),
    .I1(ff_counter[16]),
    .I2(ff_counter[17]),
    .I3(n52_7) 
);
defparam n49_s2.INIT=16'h0100;
  LUT2 n48_s2 (
    .F(n48_7),
    .I0(ff_counter[18]),
    .I1(n49_7) 
);
defparam n48_s2.INIT=4'h4;
  LUT3 n47_s2 (
    .F(n47_7),
    .I0(ff_counter[18]),
    .I1(ff_counter[19]),
    .I2(n49_7) 
);
defparam n47_s2.INIT=8'h10;
  LUT3 n45_s2 (
    .F(n45_7),
    .I0(n472_7),
    .I1(n49_7),
    .I2(ff_counter_24_10) 
);
defparam n45_s2.INIT=8'h80;
  LUT2 n43_s2 (
    .F(n43_7),
    .I0(ff_counter[22]),
    .I1(ff_counter[23]) 
);
defparam n43_s2.INIT=4'h1;
  LUT4 ff_counter_24_s5 (
    .F(ff_counter_24_10),
    .I0(ff_counter[18]),
    .I1(ff_counter[19]),
    .I2(ff_counter[20]),
    .I3(ff_counter[21]) 
);
defparam ff_counter_24_s5.INIT=16'h0001;
  LUT4 n298_s5 (
    .F(n298_11),
    .I0(n28_4),
    .I1(w_pulse1),
    .I2(w_pulse2),
    .I3(w_bus_valid) 
);
defparam n298_s5.INIT=16'h0100;
  LUT4 n240_s5 (
    .F(n240_11),
    .I0(n31_3),
    .I1(w_pulse1),
    .I2(w_pulse2),
    .I3(w_bus_valid) 
);
defparam n240_s5.INIT=16'h0200;
  LUT4 n46_s3 (
    .F(n46_9),
    .I0(ff_counter[20]),
    .I1(ff_counter[18]),
    .I2(ff_counter[19]),
    .I3(n49_7) 
);
defparam n46_s3.INIT=16'h0100;
  LUT4 n472_s3 (
    .F(n472_7),
    .I0(ff_counter[12]),
    .I1(n57_9),
    .I2(ff_counter[10]),
    .I3(ff_counter[11]) 
);
defparam n472_s3.INIT=16'h0004;
  LUT4 n57_s3 (
    .F(n57_9),
    .I0(ff_counter[9]),
    .I1(n60_9),
    .I2(ff_counter[7]),
    .I3(ff_counter[8]) 
);
defparam n57_s3.INIT=16'h0004;
  LUT4 n60_s3 (
    .F(n60_9),
    .I0(ff_counter[6]),
    .I1(n63_7),
    .I2(ff_counter[4]),
    .I3(ff_counter[5]) 
);
defparam n60_s3.INIT=16'h0004;
  LUT4 n65_s3 (
    .F(n65_9),
    .I0(n605_3),
    .I1(ff_counter[0]),
    .I2(ff_counter[1]),
    .I3(ff_counter[2]) 
);
defparam n65_s3.INIT=16'hFEAB;
  LUT3 n51_s3 (
    .F(n51_9),
    .I0(ff_counter[15]),
    .I1(ff_counter[13]),
    .I2(ff_counter[14]) 
);
defparam n51_s3.INIT=8'h01;
  LUT4 ff_wr_s4 (
    .F(ff_wr_10),
    .I0(n472_7),
    .I1(n472_5),
    .I2(n605_3),
    .I3(w_sending) 
);
defparam ff_wr_s4.INIT=16'hF8FF;
  LUT4 n67_s2 (
    .F(n67_8),
    .I0(w_bus_valid),
    .I1(w_pulse1),
    .I2(w_pulse2),
    .I3(ff_counter[0]) 
);
defparam n67_s2.INIT=16'hFEFF;
  LUT4 n42_s3 (
    .F(n42_9),
    .I0(n472_7),
    .I1(ff_counter_24_9),
    .I2(ff_counter[25]),
    .I3(n605_3) 
);
defparam n42_s3.INIT=16'hFF70;
  LUT4 ff_counter_24_s6 (
    .F(ff_counter_24_12),
    .I0(ff_counter[25]),
    .I1(n605_3),
    .I2(ff_counter_24_9),
    .I3(n472_7) 
);
defparam ff_counter_24_s6.INIT=16'hEFFF;
  LUT4 n50_s3 (
    .F(n50_9),
    .I0(ff_counter[16]),
    .I1(ff_counter[15]),
    .I2(ff_counter[13]),
    .I3(ff_counter[14]) 
);
defparam n50_s3.INIT=16'h0001;
  DFFCE ff_counter_24_s1 (
    .Q(ff_counter[24]),
    .D(n43_6),
    .CLK(clk85m),
    .CE(ff_counter_24_12),
    .CLEAR(n36_6) 
);
defparam ff_counter_24_s1.INIT=1'b0;
  DFFCE ff_counter_23_s1 (
    .Q(ff_counter[23]),
    .D(n44_6),
    .CLK(clk85m),
    .CE(ff_counter_24_12),
    .CLEAR(n36_6) 
);
defparam ff_counter_23_s1.INIT=1'b0;
  DFFCE ff_counter_22_s1 (
    .Q(ff_counter[22]),
    .D(n45_6),
    .CLK(clk85m),
    .CE(ff_counter_24_12),
    .CLEAR(n36_6) 
);
defparam ff_counter_22_s1.INIT=1'b0;
  DFFCE ff_counter_21_s1 (
    .Q(ff_counter[21]),
    .D(n46_6),
    .CLK(clk85m),
    .CE(ff_counter_24_12),
    .CLEAR(n36_6) 
);
defparam ff_counter_21_s1.INIT=1'b0;
  DFFCE ff_counter_20_s1 (
    .Q(ff_counter[20]),
    .D(n47_6),
    .CLK(clk85m),
    .CE(ff_counter_24_12),
    .CLEAR(n36_6) 
);
defparam ff_counter_20_s1.INIT=1'b0;
  DFFCE ff_counter_19_s1 (
    .Q(ff_counter[19]),
    .D(n48_6),
    .CLK(clk85m),
    .CE(ff_counter_24_12),
    .CLEAR(n36_6) 
);
defparam ff_counter_19_s1.INIT=1'b0;
  DFFCE ff_counter_18_s1 (
    .Q(ff_counter[18]),
    .D(n49_6),
    .CLK(clk85m),
    .CE(ff_counter_24_12),
    .CLEAR(n36_6) 
);
defparam ff_counter_18_s1.INIT=1'b0;
  DFFCE ff_counter_17_s1 (
    .Q(ff_counter[17]),
    .D(n50_6),
    .CLK(clk85m),
    .CE(ff_counter_24_12),
    .CLEAR(n36_6) 
);
defparam ff_counter_17_s1.INIT=1'b0;
  DFFCE ff_counter_16_s1 (
    .Q(ff_counter[16]),
    .D(n51_6),
    .CLK(clk85m),
    .CE(ff_counter_24_12),
    .CLEAR(n36_6) 
);
defparam ff_counter_16_s1.INIT=1'b0;
  DFFCE ff_counter_15_s1 (
    .Q(ff_counter[15]),
    .D(n52_6),
    .CLK(clk85m),
    .CE(ff_counter_24_12),
    .CLEAR(n36_6) 
);
defparam ff_counter_15_s1.INIT=1'b0;
  DFFCE ff_counter_14_s1 (
    .Q(ff_counter[14]),
    .D(n53_6),
    .CLK(clk85m),
    .CE(ff_counter_24_12),
    .CLEAR(n36_6) 
);
defparam ff_counter_14_s1.INIT=1'b0;
  DFFCE ff_counter_13_s1 (
    .Q(ff_counter[13]),
    .D(n54_6),
    .CLK(clk85m),
    .CE(ff_counter_24_12),
    .CLEAR(n36_6) 
);
defparam ff_counter_13_s1.INIT=1'b0;
  DFFCE ff_counter_12_s1 (
    .Q(ff_counter[12]),
    .D(n55_6),
    .CLK(clk85m),
    .CE(ff_counter_24_12),
    .CLEAR(n36_6) 
);
defparam ff_counter_12_s1.INIT=1'b0;
  DFFCE ff_counter_11_s1 (
    .Q(ff_counter[11]),
    .D(n56_6),
    .CLK(clk85m),
    .CE(ff_counter_24_12),
    .CLEAR(n36_6) 
);
defparam ff_counter_11_s1.INIT=1'b0;
  DFFCE ff_counter_10_s1 (
    .Q(ff_counter[10]),
    .D(n57_6),
    .CLK(clk85m),
    .CE(ff_counter_24_12),
    .CLEAR(n36_6) 
);
defparam ff_counter_10_s1.INIT=1'b0;
  DFFCE ff_counter_9_s1 (
    .Q(ff_counter[9]),
    .D(n58_6),
    .CLK(clk85m),
    .CE(ff_counter_24_12),
    .CLEAR(n36_6) 
);
defparam ff_counter_9_s1.INIT=1'b0;
  DFFCE ff_counter_8_s1 (
    .Q(ff_counter[8]),
    .D(n59_6),
    .CLK(clk85m),
    .CE(ff_counter_24_12),
    .CLEAR(n36_6) 
);
defparam ff_counter_8_s1.INIT=1'b0;
  DFFCE ff_counter_7_s1 (
    .Q(ff_counter[7]),
    .D(n60_6),
    .CLK(clk85m),
    .CE(ff_counter_24_12),
    .CLEAR(n36_6) 
);
defparam ff_counter_7_s1.INIT=1'b0;
  DFFCE ff_counter_6_s1 (
    .Q(ff_counter[6]),
    .D(n61_6),
    .CLK(clk85m),
    .CE(ff_counter_24_12),
    .CLEAR(n36_6) 
);
defparam ff_counter_6_s1.INIT=1'b0;
  DFFCE ff_counter_5_s1 (
    .Q(ff_counter[5]),
    .D(n62_6),
    .CLK(clk85m),
    .CE(ff_counter_24_12),
    .CLEAR(n36_6) 
);
defparam ff_counter_5_s1.INIT=1'b0;
  DFFCE ff_counter_4_s1 (
    .Q(ff_counter[4]),
    .D(n63_6),
    .CLK(clk85m),
    .CE(ff_counter_24_12),
    .CLEAR(n36_6) 
);
defparam ff_counter_4_s1.INIT=1'b0;
  DFFCE ff_counter_3_s1 (
    .Q(ff_counter[3]),
    .D(n64_6),
    .CLK(clk85m),
    .CE(ff_counter_24_12),
    .CLEAR(n36_6) 
);
defparam ff_counter_3_s1.INIT=1'b0;
  DFFCE ff_counter_2_s1 (
    .Q(ff_counter[2]),
    .D(n65_9),
    .CLK(clk85m),
    .CE(ff_counter_24_12),
    .CLEAR(n36_6) 
);
defparam ff_counter_2_s1.INIT=1'b0;
  DFFCE ff_counter_1_s1 (
    .Q(ff_counter[1]),
    .D(n66_6),
    .CLK(clk85m),
    .CE(ff_counter_24_12),
    .CLEAR(n36_6) 
);
defparam ff_counter_1_s1.INIT=1'b0;
  DFFCE ff_counter_0_s1 (
    .Q(ff_counter[0]),
    .D(n67_8),
    .CLK(clk85m),
    .CE(ff_counter_24_12),
    .CLEAR(n36_6) 
);
defparam ff_counter_0_s1.INIT=1'b0;
  DFFCE ff_wr_s1 (
    .Q(ff_wr),
    .D(ff_blue_5_5),
    .CLK(clk85m),
    .CE(ff_wr_10),
    .CLEAR(n36_6) 
);
defparam ff_wr_s1.INIT=1'b0;
  DFFCE ff_on_s1 (
    .Q(ff_on),
    .D(n605_3),
    .CLK(clk85m),
    .CE(ff_blue_5_5),
    .CLEAR(n36_6) 
);
defparam ff_on_s1.INIT=1'b0;
  DFFCE ff_red_5_s1 (
    .Q(w_red[5]),
    .D(n298_11),
    .CLK(clk85m),
    .CE(ff_blue_5_5),
    .CLEAR(n36_6) 
);
defparam ff_red_5_s1.INIT=1'b0;
  DFFCE ff_green_5_s1 (
    .Q(w_green[5]),
    .D(n331_8),
    .CLK(clk85m),
    .CE(ff_blue_5_5),
    .CLEAR(n36_6) 
);
defparam ff_green_5_s1.INIT=1'b0;
  DFFCE ff_green_4_s1 (
    .Q(w_green[4]),
    .D(n240_11),
    .CLK(clk85m),
    .CE(ff_blue_5_5),
    .CLEAR(n36_6) 
);
defparam ff_green_4_s1.INIT=1'b0;
  DFFCE ff_blue_5_s1 (
    .Q(w_blue[5]),
    .D(n339_9),
    .CLK(clk85m),
    .CE(ff_blue_5_5),
    .CLEAR(n36_6) 
);
defparam ff_blue_5_s1.INIT=1'b0;
  DFFC ff_counter_25_s3 (
    .Q(ff_counter[25]),
    .D(n42_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_counter_25_s3.INIT=1'b0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_debugger */
module tangnano20k_vdp_cartridge (
  clk,
  clk14m,
  slot_reset_n,
  slot_iorq_n,
  slot_rd_n,
  slot_wr_n,
  slot_wait,
  slot_intr,
  slot_data_dir,
  slot_a,
  slot_d,
  busdir,
  oe_n,
  dipsw,
  ws2812_led,
  button,
  tmds_clk_p,
  tmds_clk_n,
  tmds_d_p,
  tmds_d_n,
  O_sdram_clk,
  O_sdram_cke,
  O_sdram_cs_n,
  O_sdram_ras_n,
  O_sdram_cas_n,
  O_sdram_wen_n,
  IO_sdram_dq,
  O_sdram_addr,
  O_sdram_ba,
  O_sdram_dqm
)
;
input clk;
input clk14m;
input slot_reset_n;
input slot_iorq_n;
input slot_rd_n;
input slot_wr_n;
output slot_wait;
output slot_intr;
output slot_data_dir;
input [7:0] slot_a;
inout [7:0] slot_d;
output busdir;
output oe_n;
input dipsw;
output ws2812_led;
input [1:0] button;
output tmds_clk_p;
output tmds_clk_n;
output [2:0] tmds_d_p;
output [2:0] tmds_d_n;
output O_sdram_clk;
output O_sdram_cke;
output O_sdram_cs_n;
output O_sdram_ras_n;
output O_sdram_cas_n;
output O_sdram_wen_n;
inout [31:0] IO_sdram_dq;
output [10:0] O_sdram_addr;
output [1:0] O_sdram_ba;
output [3:0] O_sdram_dqm;
wire clk14m_d;
wire slot_reset_n_d;
wire slot_iorq_n_d;
wire slot_rd_n_d;
wire slot_wr_n_d;
wire ff_reset_n1;
wire ff_reset_n2_1;
wire ff_reset_n0;
wire IO_sdram_dq_31_101;
wire clk215m;
wire clk85m;
wire O_sdram_clk_d;
wire pll_lock85;
wire clk42m;
wire w_bus_ioreq;
wire w_bus_write;
wire slot_data_dir_d;
wire p_slot_data_0_7;
wire w_bus_valid;
wire w_pulse1;
wire w_bus_vdp_rdata_en;
wire ff_bus_ready;
wire n28_4;
wire n31_3;
wire ff_busy;
wire w_pulse2;
wire w_sdram_refresh;
wire w_sdram_write;
wire w_sdram_valid;
wire w_video_vs;
wire w_video_hs;
wire w_video_de;
wire n36_6;
wire O_sdram_cke_d;
wire ff_sdr_ready;
wire O_sdram_ras_n_d;
wire O_sdram_cas_n_d;
wire O_sdram_wen_n_d;
wire n646_3;
wire n647_3;
wire n648_3;
wire n649_3;
wire n650_3;
wire n651_3;
wire n652_3;
wire n653_3;
wire n654_3;
wire n655_3;
wire n656_3;
wire n657_3;
wire n658_3;
wire n659_3;
wire n660_3;
wire n661_3;
wire n662_3;
wire n663_3;
wire n664_3;
wire n665_3;
wire n666_3;
wire n667_3;
wire n668_3;
wire n669_3;
wire n670_3;
wire n671_3;
wire n672_3;
wire n673_3;
wire n674_3;
wire n675_3;
wire n676_3;
wire n677_3;
wire n680_4;
wire w_sdram_rdata_en;
wire slot_wait_d_4;
wire ws2812_led_d;
wire w_sending;
wire ff_wr;
wire [7:0] slot_a_d;
wire [7:0] slot_d_in;
wire [31:0] IO_sdram_dq_in;
wire [7:0] w_bus_wdata;
wire [1:0] w_bus_address;
wire [7:0] ff_rdata;
wire [7:0] w_bus_vdp_rdata;
wire [17:2] w_sdram_address;
wire [31:0] w_sdram_wdata;
wire [3:0] w_sdram_wdata_mask;
wire [7:0] w_video_r;
wire [7:0] w_video_g;
wire [7:0] w_video_b;
wire [3:0] O_sdram_dqm_d;
wire [10:0] O_sdram_addr_d;
wire [31:0] w_sdram_rdata;
wire [5:5] w_red;
wire [5:4] w_green;
wire [5:5] w_blue;
wire VCC;
wire GND;
  IBUF clk14m_ibuf (
    .O(clk14m_d),
    .I(clk14m) 
);
  IBUF slot_reset_n_ibuf (
    .O(slot_reset_n_d),
    .I(slot_reset_n) 
);
  IBUF slot_iorq_n_ibuf (
    .O(slot_iorq_n_d),
    .I(slot_iorq_n) 
);
  IBUF slot_rd_n_ibuf (
    .O(slot_rd_n_d),
    .I(slot_rd_n) 
);
  IBUF slot_wr_n_ibuf (
    .O(slot_wr_n_d),
    .I(slot_wr_n) 
);
  IBUF slot_a_0_ibuf (
    .O(slot_a_d[0]),
    .I(slot_a[0]) 
);
  IBUF slot_a_1_ibuf (
    .O(slot_a_d[1]),
    .I(slot_a[1]) 
);
  IBUF slot_a_2_ibuf (
    .O(slot_a_d[2]),
    .I(slot_a[2]) 
);
  IBUF slot_a_3_ibuf (
    .O(slot_a_d[3]),
    .I(slot_a[3]) 
);
  IBUF slot_a_4_ibuf (
    .O(slot_a_d[4]),
    .I(slot_a[4]) 
);
  IBUF slot_a_5_ibuf (
    .O(slot_a_d[5]),
    .I(slot_a[5]) 
);
  IBUF slot_a_6_ibuf (
    .O(slot_a_d[6]),
    .I(slot_a[6]) 
);
  IBUF slot_a_7_ibuf (
    .O(slot_a_d[7]),
    .I(slot_a[7]) 
);
  IOBUF slot_d_0_iobuf (
    .O(slot_d_in[0]),
    .IO(slot_d[0]),
    .I(ff_rdata[0]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_1_iobuf (
    .O(slot_d_in[1]),
    .IO(slot_d[1]),
    .I(ff_rdata[1]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_2_iobuf (
    .O(slot_d_in[2]),
    .IO(slot_d[2]),
    .I(ff_rdata[2]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_3_iobuf (
    .O(slot_d_in[3]),
    .IO(slot_d[3]),
    .I(ff_rdata[3]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_4_iobuf (
    .O(slot_d_in[4]),
    .IO(slot_d[4]),
    .I(ff_rdata[4]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_5_iobuf (
    .O(slot_d_in[5]),
    .IO(slot_d[5]),
    .I(ff_rdata[5]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_6_iobuf (
    .O(slot_d_in[6]),
    .IO(slot_d[6]),
    .I(ff_rdata[6]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_7_iobuf (
    .O(slot_d_in[7]),
    .IO(slot_d[7]),
    .I(ff_rdata[7]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF IO_sdram_dq_0_iobuf (
    .O(IO_sdram_dq_in[0]),
    .IO(IO_sdram_dq[0]),
    .I(n677_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_1_iobuf (
    .O(IO_sdram_dq_in[1]),
    .IO(IO_sdram_dq[1]),
    .I(n676_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_2_iobuf (
    .O(IO_sdram_dq_in[2]),
    .IO(IO_sdram_dq[2]),
    .I(n675_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_3_iobuf (
    .O(IO_sdram_dq_in[3]),
    .IO(IO_sdram_dq[3]),
    .I(n674_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_4_iobuf (
    .O(IO_sdram_dq_in[4]),
    .IO(IO_sdram_dq[4]),
    .I(n673_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_5_iobuf (
    .O(IO_sdram_dq_in[5]),
    .IO(IO_sdram_dq[5]),
    .I(n672_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_6_iobuf (
    .O(IO_sdram_dq_in[6]),
    .IO(IO_sdram_dq[6]),
    .I(n671_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_7_iobuf (
    .O(IO_sdram_dq_in[7]),
    .IO(IO_sdram_dq[7]),
    .I(n670_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_8_iobuf (
    .O(IO_sdram_dq_in[8]),
    .IO(IO_sdram_dq[8]),
    .I(n669_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_9_iobuf (
    .O(IO_sdram_dq_in[9]),
    .IO(IO_sdram_dq[9]),
    .I(n668_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_10_iobuf (
    .O(IO_sdram_dq_in[10]),
    .IO(IO_sdram_dq[10]),
    .I(n667_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_11_iobuf (
    .O(IO_sdram_dq_in[11]),
    .IO(IO_sdram_dq[11]),
    .I(n666_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_12_iobuf (
    .O(IO_sdram_dq_in[12]),
    .IO(IO_sdram_dq[12]),
    .I(n665_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_13_iobuf (
    .O(IO_sdram_dq_in[13]),
    .IO(IO_sdram_dq[13]),
    .I(n664_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_14_iobuf (
    .O(IO_sdram_dq_in[14]),
    .IO(IO_sdram_dq[14]),
    .I(n663_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_15_iobuf (
    .O(IO_sdram_dq_in[15]),
    .IO(IO_sdram_dq[15]),
    .I(n662_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_16_iobuf (
    .O(IO_sdram_dq_in[16]),
    .IO(IO_sdram_dq[16]),
    .I(n661_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_17_iobuf (
    .O(IO_sdram_dq_in[17]),
    .IO(IO_sdram_dq[17]),
    .I(n660_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_18_iobuf (
    .O(IO_sdram_dq_in[18]),
    .IO(IO_sdram_dq[18]),
    .I(n659_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_19_iobuf (
    .O(IO_sdram_dq_in[19]),
    .IO(IO_sdram_dq[19]),
    .I(n658_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_20_iobuf (
    .O(IO_sdram_dq_in[20]),
    .IO(IO_sdram_dq[20]),
    .I(n657_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_21_iobuf (
    .O(IO_sdram_dq_in[21]),
    .IO(IO_sdram_dq[21]),
    .I(n656_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_22_iobuf (
    .O(IO_sdram_dq_in[22]),
    .IO(IO_sdram_dq[22]),
    .I(n655_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_23_iobuf (
    .O(IO_sdram_dq_in[23]),
    .IO(IO_sdram_dq[23]),
    .I(n654_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_24_iobuf (
    .O(IO_sdram_dq_in[24]),
    .IO(IO_sdram_dq[24]),
    .I(n653_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_25_iobuf (
    .O(IO_sdram_dq_in[25]),
    .IO(IO_sdram_dq[25]),
    .I(n652_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_26_iobuf (
    .O(IO_sdram_dq_in[26]),
    .IO(IO_sdram_dq[26]),
    .I(n651_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_27_iobuf (
    .O(IO_sdram_dq_in[27]),
    .IO(IO_sdram_dq[27]),
    .I(n650_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_28_iobuf (
    .O(IO_sdram_dq_in[28]),
    .IO(IO_sdram_dq[28]),
    .I(n649_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_29_iobuf (
    .O(IO_sdram_dq_in[29]),
    .IO(IO_sdram_dq[29]),
    .I(n648_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_30_iobuf (
    .O(IO_sdram_dq_in[30]),
    .IO(IO_sdram_dq[30]),
    .I(n647_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_31_iobuf (
    .O(IO_sdram_dq_in[31]),
    .IO(IO_sdram_dq[31]),
    .I(n646_3),
    .OEN(IO_sdram_dq_31_101) 
);
  OBUF slot_wait_obuf (
    .O(slot_wait),
    .I(slot_wait_d_4) 
);
  OBUF slot_intr_obuf (
    .O(slot_intr),
    .I(GND) 
);
  OBUF slot_data_dir_obuf (
    .O(slot_data_dir),
    .I(slot_data_dir_d) 
);
  OBUF busdir_obuf (
    .O(busdir),
    .I(slot_data_dir_d) 
);
  OBUF oe_n_obuf (
    .O(oe_n),
    .I(GND) 
);
  OBUF ws2812_led_obuf (
    .O(ws2812_led),
    .I(ws2812_led_d) 
);
  OBUF O_sdram_clk_obuf (
    .O(O_sdram_clk),
    .I(O_sdram_clk_d) 
);
  OBUF O_sdram_cke_obuf (
    .O(O_sdram_cke),
    .I(O_sdram_cke_d) 
);
  OBUF O_sdram_cs_n_obuf (
    .O(O_sdram_cs_n),
    .I(GND) 
);
  OBUF O_sdram_ras_n_obuf (
    .O(O_sdram_ras_n),
    .I(O_sdram_ras_n_d) 
);
  OBUF O_sdram_cas_n_obuf (
    .O(O_sdram_cas_n),
    .I(O_sdram_cas_n_d) 
);
  OBUF O_sdram_wen_n_obuf (
    .O(O_sdram_wen_n),
    .I(O_sdram_wen_n_d) 
);
  OBUF O_sdram_addr_0_obuf (
    .O(O_sdram_addr[0]),
    .I(O_sdram_addr_d[0]) 
);
  OBUF O_sdram_addr_1_obuf (
    .O(O_sdram_addr[1]),
    .I(O_sdram_addr_d[1]) 
);
  OBUF O_sdram_addr_2_obuf (
    .O(O_sdram_addr[2]),
    .I(O_sdram_addr_d[2]) 
);
  OBUF O_sdram_addr_3_obuf (
    .O(O_sdram_addr[3]),
    .I(O_sdram_addr_d[3]) 
);
  OBUF O_sdram_addr_4_obuf (
    .O(O_sdram_addr[4]),
    .I(O_sdram_addr_d[4]) 
);
  OBUF O_sdram_addr_5_obuf (
    .O(O_sdram_addr[5]),
    .I(O_sdram_addr_d[5]) 
);
  OBUF O_sdram_addr_6_obuf (
    .O(O_sdram_addr[6]),
    .I(O_sdram_addr_d[6]) 
);
  OBUF O_sdram_addr_7_obuf (
    .O(O_sdram_addr[7]),
    .I(O_sdram_addr_d[7]) 
);
  OBUF O_sdram_addr_8_obuf (
    .O(O_sdram_addr[8]),
    .I(GND) 
);
  OBUF O_sdram_addr_9_obuf (
    .O(O_sdram_addr[9]),
    .I(O_sdram_addr_d[9]) 
);
  OBUF O_sdram_addr_10_obuf (
    .O(O_sdram_addr[10]),
    .I(O_sdram_addr_d[10]) 
);
  OBUF O_sdram_ba_0_obuf (
    .O(O_sdram_ba[0]),
    .I(GND) 
);
  OBUF O_sdram_ba_1_obuf (
    .O(O_sdram_ba[1]),
    .I(GND) 
);
  OBUF O_sdram_dqm_0_obuf (
    .O(O_sdram_dqm[0]),
    .I(O_sdram_dqm_d[0]) 
);
  OBUF O_sdram_dqm_1_obuf (
    .O(O_sdram_dqm[1]),
    .I(O_sdram_dqm_d[1]) 
);
  OBUF O_sdram_dqm_2_obuf (
    .O(O_sdram_dqm[2]),
    .I(O_sdram_dqm_d[2]) 
);
  OBUF O_sdram_dqm_3_obuf (
    .O(O_sdram_dqm[3]),
    .I(O_sdram_dqm_d[3]) 
);
  DFF ff_reset_n1_s0 (
    .Q(ff_reset_n1),
    .D(ff_reset_n0),
    .CLK(clk85m) 
);
defparam ff_reset_n1_s0.INIT=1'b0;
  DFF ff_reset_n2_1_s0 (
    .Q(ff_reset_n2_1),
    .D(ff_reset_n1),
    .CLK(clk85m) 
);
defparam ff_reset_n2_1_s0.INIT=1'b0;
  DFF ff_reset_n0_s0 (
    .Q(ff_reset_n0),
    .D(slot_reset_n_d),
    .CLK(clk85m) 
);
defparam ff_reset_n0_s0.INIT=1'b0;
  INV IO_sdram_dq_31_s66 (
    .O(IO_sdram_dq_31_101),
    .I(n680_4) 
);
  Gowin_rPLL u_pll (
    .clk14m_d(clk14m_d),
    .clk215m(clk215m)
);
  Gowin_rPLL2 u_pll2 (
    .clk14m_d(clk14m_d),
    .clk85m(clk85m),
    .O_sdram_clk_d(O_sdram_clk_d),
    .pll_lock85(pll_lock85)
);
  Gowin_CLKDIV u_clkdiv (
    .clk85m(clk85m),
    .pll_lock85(pll_lock85),
    .clk42m(clk42m)
);
  msx_slot u_msx_slot (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .slot_wait_d_4(slot_wait_d_4),
    .slot_rd_n_d(slot_rd_n_d),
    .slot_wr_n_d(slot_wr_n_d),
    .slot_iorq_n_d(slot_iorq_n_d),
    .ff_reset_n2_1(ff_reset_n2_1),
    .ff_busy(ff_busy),
    .ff_bus_ready(ff_bus_ready),
    .slot_a_d(slot_a_d[7:0]),
    .slot_d_in(slot_d_in[7:0]),
    .w_bus_vdp_rdata(w_bus_vdp_rdata[7:0]),
    .w_bus_ioreq(w_bus_ioreq),
    .w_bus_write(w_bus_write),
    .slot_data_dir_d(slot_data_dir_d),
    .p_slot_data_0_7(p_slot_data_0_7),
    .w_bus_valid(w_bus_valid),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_bus_address(w_bus_address[1:0]),
    .ff_rdata(ff_rdata[7:0])
);
  vdp u_v9958 (
    .w_bus_write(w_bus_write),
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_bus_valid(w_bus_valid),
    .w_bus_ioreq(w_bus_ioreq),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .ff_sdr_ready(ff_sdr_ready),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_bus_address(w_bus_address[1:0]),
    .w_sdram_rdata(w_sdram_rdata[31:0]),
    .w_pulse1(w_pulse1),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .ff_bus_ready(ff_bus_ready),
    .n28_4(n28_4),
    .n31_3(n31_3),
    .ff_busy(ff_busy),
    .w_pulse2(w_pulse2),
    .w_sdram_refresh(w_sdram_refresh),
    .w_sdram_write(w_sdram_write),
    .w_sdram_valid(w_sdram_valid),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_de(w_video_de),
    .w_bus_vdp_rdata(w_bus_vdp_rdata[7:0]),
    .w_sdram_address(w_sdram_address[17:2]),
    .w_sdram_wdata(w_sdram_wdata[31:0]),
    .w_sdram_wdata_mask(w_sdram_wdata_mask[3:0]),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0])
);
  DVI_TX_Top u_dvi (
    .clk42m(clk42m),
    .clk215m(clk215m),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_video_de(w_video_de),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0]),
    .tmds_clk_p(tmds_clk_p),
    .tmds_clk_n(tmds_clk_n),
    .n36_6(n36_6),
    .tmds_d_p(tmds_d_p[2:0]),
    .tmds_d_n(tmds_d_n[2:0])
);
  ip_sdram u_sdram (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .O_sdram_clk_d(O_sdram_clk_d),
    .w_sdram_valid(w_sdram_valid),
    .w_sdram_refresh(w_sdram_refresh),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_sdram_write(w_sdram_write),
    .w_sdram_wdata(w_sdram_wdata[31:0]),
    .w_sdram_wdata_mask(w_sdram_wdata_mask[3:0]),
    .w_sdram_address(w_sdram_address[17:2]),
    .IO_sdram_dq_in(IO_sdram_dq_in[31:0]),
    .O_sdram_cke_d(O_sdram_cke_d),
    .ff_sdr_ready(ff_sdr_ready),
    .O_sdram_ras_n_d(O_sdram_ras_n_d),
    .O_sdram_cas_n_d(O_sdram_cas_n_d),
    .O_sdram_wen_n_d(O_sdram_wen_n_d),
    .n646_3(n646_3),
    .n647_3(n647_3),
    .n648_3(n648_3),
    .n649_3(n649_3),
    .n650_3(n650_3),
    .n651_3(n651_3),
    .n652_3(n652_3),
    .n653_3(n653_3),
    .n654_3(n654_3),
    .n655_3(n655_3),
    .n656_3(n656_3),
    .n657_3(n657_3),
    .n658_3(n658_3),
    .n659_3(n659_3),
    .n660_3(n660_3),
    .n661_3(n661_3),
    .n662_3(n662_3),
    .n663_3(n663_3),
    .n664_3(n664_3),
    .n665_3(n665_3),
    .n666_3(n666_3),
    .n667_3(n667_3),
    .n668_3(n668_3),
    .n669_3(n669_3),
    .n670_3(n670_3),
    .n671_3(n671_3),
    .n672_3(n672_3),
    .n673_3(n673_3),
    .n674_3(n674_3),
    .n675_3(n675_3),
    .n676_3(n676_3),
    .n677_3(n677_3),
    .n680_4(n680_4),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .slot_wait_d_4(slot_wait_d_4),
    .O_sdram_dqm_d(O_sdram_dqm_d[3:0]),
    .O_sdram_addr_d_0(O_sdram_addr_d[0]),
    .O_sdram_addr_d_1(O_sdram_addr_d[1]),
    .O_sdram_addr_d_2(O_sdram_addr_d[2]),
    .O_sdram_addr_d_3(O_sdram_addr_d[3]),
    .O_sdram_addr_d_4(O_sdram_addr_d[4]),
    .O_sdram_addr_d_5(O_sdram_addr_d[5]),
    .O_sdram_addr_d_6(O_sdram_addr_d[6]),
    .O_sdram_addr_d_7(O_sdram_addr_d[7]),
    .O_sdram_addr_d_9(O_sdram_addr_d[9]),
    .O_sdram_addr_d_10(O_sdram_addr_d[10]),
    .w_sdram_rdata(w_sdram_rdata[31:0])
);
  ip_ws2812_led u_led (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_wr(ff_wr),
    .w_green(w_green[5:4]),
    .w_red(w_red[5]),
    .w_blue(w_blue[5]),
    .ws2812_led_d(ws2812_led_d),
    .w_sending(w_sending)
);
  ip_debugger u_debugger (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_bus_valid(w_bus_valid),
    .w_pulse1(w_pulse1),
    .w_pulse2(w_pulse2),
    .n28_4(n28_4),
    .n31_3(n31_3),
    .w_sending(w_sending),
    .w_bus_address(w_bus_address[1:0]),
    .ff_wr(ff_wr),
    .w_red(w_red[5]),
    .w_green(w_green[5:4]),
    .w_blue(w_blue[5])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
  GSR GSR (
    .GSRI(VCC) 
);
endmodule /* tangnano20k_vdp_cartridge */
