Saved contents of this file to system_log.14.1 during revup to EDK 14.2.

Xilinx Platform Studio (XPS)
Xilinx EDK 14.2 Build EDK_P.28xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Overriding Xilinx file <TextEditor.cfg> with local file <E:/Xilinx/14.2/ISE_DS/EDK/data/TextEditor.cfg>

********************************************************************************
At Local date and time: Sat Dec 12 10:16:07 2015
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse F:/xps/Othello-28/lab_gobang_2/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) DIP_Switches_8Bits	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x86500000-0x8653ffff) vga_ip_0	mb_plb
  (0x86a00000-0x86a0ffff) xps_ps2_0	mb_plb
  (0x87000000-0x87ffffff) Micron_RAM	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 6 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 77 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches_8Bits - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:Micron_RAM - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 117 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: vga_ip, INSTANCE:vga_ip_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   F:\xps\Othello-28\lab_gobang_2\pcores\vga_ip_v1_00_a\data\vga_ip_v2_1_0.mpd
   line 27 
INFO:EDK:4130 - IPNAME: vga_ip, INSTANCE:vga_ip_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   F:\xps\Othello-28\lab_gobang_2\pcores\vga_ip_v1_00_a\data\vga_ip_v2_1_0.mpd
   line 28 
INFO:EDK:4130 - IPNAME: vga_ip, INSTANCE:vga_ip_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   F:\xps\Othello-28\lab_gobang_2\pcores\vga_ip_v1_00_a\data\vga_ip_v2_1_0.mpd
   line 29 
INFO:EDK:4130 - IPNAME: xps_ps2, INSTANCE:xps_ps2_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ps2_v1_01_b\data
   \xps_ps2_v2_1_0.mpd line 80 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - F:\xps\Othello-28\lab_gobang_2\system.mhs line 225 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - F:\xps\Othello-28\lab_gobang_2\system.mhs
line 97 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 186 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 - F:\xps\Othello-28\lab_gobang_2\system.mhs line 45 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mb_plb - F:\xps\Othello-28\lab_gobang_2\system.mhs line 58 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ilmb - F:\xps\Othello-28\lab_gobang_2\system.mhs line 65 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dlmb - F:\xps\Othello-28\lab_gobang_2\system.mhs line 72 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dlmb_cntlr - F:\xps\Othello-28\lab_gobang_2\system.mhs line 79 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ilmb_cntlr - F:\xps\Othello-28\lab_gobang_2\system.mhs line 88 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:lmb_bram - F:\xps\Othello-28\lab_gobang_2\system.mhs line 97 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:rs232_uart_1 - F:\xps\Othello-28\lab_gobang_2\system.mhs line 104 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dip_switches_8bits - F:\xps\Othello-28\lab_gobang_2\system.mhs line 118
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:micron_ram - F:\xps\Othello-28\lab_gobang_2\system.mhs line 131 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mem_bus_mux_0 - F:\xps\Othello-28\lab_gobang_2\system.mhs line 161 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:clock_generator_0 - F:\xps\Othello-28\lab_gobang_2\system.mhs line 186
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mdm_0 - F:\xps\Othello-28\lab_gobang_2\system.mhs line 203 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:proc_sys_reset_0 - F:\xps\Othello-28\lab_gobang_2\system.mhs line 215 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:vga_ip_0 - F:\xps\Othello-28\lab_gobang_2\system.mhs line 228 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:xps_ps2_0 - F:\xps\Othello-28\lab_gobang_2\system.mhs line 243 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 45 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: E:\Xilinx\14.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"F:/xps/Othello-28/lab_gobang_2/implementation/microblaze_0_wrapper/system_micro
blaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_ilmb_wrapper INSTANCE:ilmb -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 65 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: E:\Xilinx\14.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_ilmb_wrapper.ngc
../system_ilmb_wrapper

Reading NGO file
"F:/xps/Othello-28/lab_gobang_2/implementation/ilmb_wrapper/system_ilmb_wrapper.
ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_dlmb_wrapper INSTANCE:dlmb -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 72 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: E:\Xilinx\14.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_dlmb_wrapper.ngc
../system_dlmb_wrapper

Reading NGO file
"F:/xps/Othello-28/lab_gobang_2/implementation/dlmb_wrapper/system_dlmb_wrapper.
ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 186 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: E:\Xilinx\14.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"F:/xps/Othello-28/lab_gobang_2/implementation/clock_generator_0_wrapper/system_
clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 241.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
Done!

********************************************************************************
At Local date and time: Sat Dec 12 10:21:45 2015
 make -f system.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
Release 14.2 - Xflow P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File: F:/xps/Othello-28/lab_gobang_2/implementation/fpga.flw 
Using Option File(s): 
 F:/xps/Othello-28/lab_gobang_2/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx16csg324-3 -nt timestamp -bm system.bmm
"F:/xps/Othello-28/lab_gobang_2/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: E:\Xilinx\14.2\ISE_DS\ISE\bin\nt\unwrapped\ngdbuild.exe -p
xc6slx16csg324-3 -nt timestamp -bm system.bmm
F:/xps/Othello-28/lab_gobang_2/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "F:/xps/Othello-28/lab_gobang_2/implementation/system.ngc" ...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_dip_switches_8bits_wrapper
.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_rs232_uart_1_wrapper.ngc".
..
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_clock_generator_0_wrapper.
ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_proc_sys_reset_0_wrapper.n
gc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_microblaze_0_wrapper.ngc".
..
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_mb_plb_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_ilmb_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_dlmb_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_dlmb_cntlr_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_ilmb_cntlr_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_micron_ram_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_mdm_0_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_vga_ip_0_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_xps_ps2_0_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_lmb_bram_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_mem_bus_mux_0_wrapper.ngc"
...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1" TS_sys_clk_pin
   * 0.25 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 0.666666667 HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND
   _WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND
   _RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SI
   ZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_
   SIZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDS
   UB_GEN[5].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSU
   B_GEN[5].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[31].AD
   DRESS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[30].AD
   DRESS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/MEM_STEER_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_
   CNT_GEN.RDDATA_EN_GEN_ASYNC[3].RDDATA_EN_REG_ASYNC' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/MEM_STEER_I/ASYNC_MEM_RDACK_GEN.AALIGN_PIPE
   _GEN[1].AALIGN_PIPE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/MEM_STATE_MACHINE_I/READ_COMPLETE_PIPE_GEN[
   6].READ_COMPLETE_PIPE' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  12

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  31 sec
Total CPU time to NGDBUILD completion:   29 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.2 - Map P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx16csg324-3".
Mapping design into LUTs...
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_MOSI_QUAD_SPI_pin connected to
   top level port fpga_0_mem_bus_mux_0_MOSI_QUAD_SPI_pin has been removed.
Writing file system_map.ngm...
Running directed packing...
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_0" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_1" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_2" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_3" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_4" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_5" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_6" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_7" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_8" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_9" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_0" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_1" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_2" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_3" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_4" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_5" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_6" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_7" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_8" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_9" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_10" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_11" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_12" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_13" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_14" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_15" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_10" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_11" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_12" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_13" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_14" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_15" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 16 secs 
Total CPU  time at the beginning of Placer: 16 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:16d8ba84) REAL time: 18 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:16d8ba84) REAL time: 18 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:288f6854) REAL time: 18 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:1c166a96) REAL time: 23 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:1c166a96) REAL time: 23 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:1c166a96) REAL time: 23 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:1c166a96) REAL time: 23 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:1c166a96) REAL time: 23 secs 

Phase 9.8  Global Placement
.....................
...............................................................................
............................................................................................................................................................................................
............................................................................................................................................................................................
.......................................................................
Phase 9.8  Global Placement (Checksum:e77a6ba7) REAL time: 1 mins 6 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:e77a6ba7) REAL time: 1 mins 6 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:e6bb361a) REAL time: 1 mins 18 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:e6bb361a) REAL time: 1 mins 18 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:5106f643) REAL time: 1 mins 18 secs 

Total REAL time to Placer completion: 1 mins 19 secs 
Total CPU  time to Placer completion: 1 mins 14 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   67
Slice Logic Utilization:
  Number of Slice Registers:                 2,623 out of  18,224   14
    Number used as Flip Flops:               2,562
    Number used as Latches:                     53
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                8
  Number of Slice LUTs:                      4,502 out of   9,112   49
    Number used as logic:                    4,272 out of   9,112   46
      Number using O6 output only:           2,790
      Number using O5 output only:             125
      Number using O5 and O6:                1,357
      Number used as ROM:                        0
    Number used as Memory:                     161 out of   2,176    7
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:            97
        Number using O6 output only:            22
        Number using O5 output only:             1
        Number using O5 and O6:                 74
    Number used exclusively as route-thrus:     69
      Number with same-slice register load:     55
      Number with same-slice carry load:        14
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,647 out of   2,278   72
  Nummber of MUXCYs used:                    1,504 out of   4,556   33
  Number of LUT Flip Flop pairs used:        5,111
    Number with an unused Flip Flop:         2,684 out of   5,111   52
    Number with an unused LUT:                 609 out of   5,111   11
    Number of fully used LUT-FF pairs:       1,818 out of   5,111   35
    Number of unique control sets:             167
    Number of slice register sites lost
      to control set restrictions:             662 out of  18,224    3

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        83 out of     232   35
    Number of LOCed IOBs:                       83 out of      83  100
    IOB Flip Flops:                             24

Specific Feature Utilization:
  Number of RAMB16BWERs:                        32 out of      32  100
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       5 out of      16   31
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                  19 out of     248    7
    Number used as ILOGIC2s:                    19
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0
  Number of OLOGIC2/OSERDES2s:                   4 out of     248    1
    Number used as OLOGIC2s:                     4
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            5 out of      32   15
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.98

Peak Memory Usage:  352 MB
Total REAL time to MAP completion:  1 mins 25 secs 
Total CPU time to MAP completion:   1 mins 20 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.2 - par P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <E:/Xilinx/14.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx16.nph' in environment
E:\Xilinx\14.2\ISE_DS\ISE\;E:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.22 2012-07-09".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 2,623 out of  18,224   14
    Number used as Flip Flops:               2,562
    Number used as Latches:                     53
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                8
  Number of Slice LUTs:                      4,502 out of   9,112   49
    Number used as logic:                    4,272 out of   9,112   46
      Number using O6 output only:           2,790
      Number using O5 output only:             125
      Number using O5 and O6:                1,357
      Number used as ROM:                        0
    Number used as Memory:                     161 out of   2,176    7
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:            97
        Number using O6 output only:            22
        Number using O5 output only:             1
        Number using O5 and O6:                 74
    Number used exclusively as route-thrus:     69
      Number with same-slice register load:     55
      Number with same-slice carry load:        14
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,647 out of   2,278   72
  Nummber of MUXCYs used:                    1,504 out of   4,556   33
  Number of LUT Flip Flop pairs used:        5,111
    Number with an unused Flip Flop:         2,684 out of   5,111   52
    Number with an unused LUT:                 609 out of   5,111   11
    Number of fully used LUT-FF pairs:       1,818 out of   5,111   35
    Number of slice register sites lost
      to control set restrictions:               0 out of  18,224    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        83 out of     232   35
    Number of LOCed IOBs:                       83 out of      83  100
    IOB Flip Flops:                             24

Specific Feature Utilization:
  Number of RAMB16BWERs:                        32 out of      32  100
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       5 out of      16   31
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                  19 out of     248    7
    Number used as ILOGIC2s:                    19
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0
  Number of OLOGIC2/OSERDES2s:                   4 out of     248    1
    Number used as OLOGIC2s:                     4
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            5 out of      32   15
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 10 secs 
Finished initial Timing Analysis.  REAL time: 10 secs 

WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 30668 unrouted;      REAL time: 11 secs 

Phase  2  : 24698 unrouted;      REAL time: 13 secs 

Phase  3  : 10911 unrouted;      REAL time: 34 secs 

Phase  4  : 10911 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 36 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 55 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 55 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 55 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 55 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 55 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 57 secs 
Total REAL time to Router completion: 57 secs 
Total CPU time to Router completion: 50 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_66_6667MHz | BUFGMUX_X3Y13| No   | 1028 |  0.544     |  1.390      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0_CL |              |      |      |            |             |
|               KOUT1 |  BUFGMUX_X2Y3| No   |    5 |  0.012     |  0.860      |
+---------------------+--------------+------+------+------------+-------------+
|vga_ip_0/vga_ip_0/US |              |      |      |            |             |
|ER_LOGIC_I/vga_data< |              |      |      |            |             |
|            6>2_BUFG |  BUFGMUX_X2Y2| No   |   17 |  0.041     |  0.903      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|            _Dbg_Clk |  BUFGMUX_X2Y1| No   |   62 |  0.054     |  0.904      |
+---------------------+--------------+------+------+------------+-------------+
|vga_ip_0/vga_ip_0/US |              |      |      |            |             |
|ER_LOGIC_I/vga_ena_B |              |      |      |            |             |
|                 UFG |  BUFGMUX_X2Y4| No   |    6 |  0.014     |  0.865      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|         _Dbg_Update |         Local|      |   20 |  1.308     |  2.792      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     1.182ns|    30.544ns|       0|           0
  G_PLL0_CLKOUT1 = PERIOD TIMEGRP         " | HOLD        |     0.418ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT1" TS_sys_clk_pin         * 0.2 |             |            |            |        |            
  5 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     2.561ns|    12.438ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.271ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         * 0.6 |             |            |            |        |            
  66666667 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  pin" 100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|      8.292ns|            0|            0|            0|       390556|
| TS_clock_generator_0_clock_gen|     40.000ns|     30.544ns|          N/A|            0|            0|          520|            0|
| erator_0_SIG_PLL0_CLKOUT1     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     15.000ns|     12.438ns|          N/A|            0|            0|       390036|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 18 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 1 secs 
Total CPU time to PAR completion: 53 secs 

Peak Memory Usage:  335 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 20
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.2 - Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx16.nph' in environment
E:\Xilinx\14.2\ISE_DS\ISE\;E:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
--------------------------------------------------------------------------------
Release 14.2 Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.2\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx16,-3 (PRODUCTION 1.22 2012-07-09)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 390556 paths, 0 nets, and 16163 connections

Design statistics:
   Minimum period:  30.544ns (Maximum frequency:  32.740MHz)


Analysis completed Sat Dec 12 10:25:10 2015
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 14 secs 


xflow done!
touch __xps/system_routed
xilperl E:/Xilinx/14.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.2 - Bitgen P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx16.nph' in environment
E:\Xilinx\14.2\ISE_DS\ISE\;E:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
Opened constraints file system.pcf.

Sat Dec 12 10:25:19 2015

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   fpga_0_mem_bus_mux_0_MEM_OEN_pin_PULLUP is set but the tri state is not
   configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   fpga_0_mem_bus_mux_0_RAM_CEN_O_pin_PULLUP is set but the tri state is not
   configured. 
WARNING:PhysDesignRules:781 - PULLDOWN on an active net. PULLDOWN of comp
   fpga_0_mem_bus_mux_0_RAM_BEN_O_pin<0>_PULLDOWN is set but the tri state is
   not configured. 
WARNING:PhysDesignRules:781 - PULLDOWN on an active net. PULLDOWN of comp
   fpga_0_mem_bus_mux_0_RAM_BEN_O_pin<1>_PULLDOWN is set but the tri state is
   not configured. 
DRC detected 0 errors and 22 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Sat Dec 12 10:29:05 2015
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.2 - psf2Edward EDK_P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Qt: Untested Windows version 6.2 detected!
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - F:\xps\Othello-28\lab_gobang_2\system.mhs line 225 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
make: *** [SDK\SDK_Export\hw/system.xml]  255
Done!

********************************************************************************
At Local date and time: Sat Dec 12 10:29:47 2015
 make -f system.make exporttosdk started...
Done!

********************************************************************************
At Local date and time: Sat Dec 12 10:29:49 2015
 xsdk.exe -hwspec F:\xps\Othello-28\lab_gobang_2\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.2 Build EDK_P.28xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	F:\xps\Othello-28\lab_gobang_2\etc\system.filters
Done writing Tab View settings to:
	F:\xps\Othello-28\lab_gobang_2\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.2 Build EDK_P.28xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Overriding Xilinx file <TextEditor.cfg> with local file <E:/Xilinx/14.2/ISE_DS/EDK/data/TextEditor.cfg>

********************************************************************************
At Local date and time: Sat Dec 12 16:54:31 2015
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse F:/xps/Othello-28/lab_gobang_2/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) DIP_Switches_8Bits	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x86500000-0x8653ffff) vga_ip_0	mb_plb
  (0x86a00000-0x86a0ffff) xps_ps2_0	mb_plb
  (0x87000000-0x87ffffff) Micron_RAM	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 6 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 77 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches_8Bits - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:Micron_RAM - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 117 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: vga_ip, INSTANCE:vga_ip_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   F:\xps\Othello-28\lab_gobang_2\pcores\vga_ip_v1_00_a\data\vga_ip_v2_1_0.mpd
   line 27 
INFO:EDK:4130 - IPNAME: vga_ip, INSTANCE:vga_ip_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   F:\xps\Othello-28\lab_gobang_2\pcores\vga_ip_v1_00_a\data\vga_ip_v2_1_0.mpd
   line 28 
INFO:EDK:4130 - IPNAME: vga_ip, INSTANCE:vga_ip_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   F:\xps\Othello-28\lab_gobang_2\pcores\vga_ip_v1_00_a\data\vga_ip_v2_1_0.mpd
   line 29 
INFO:EDK:4130 - IPNAME: xps_ps2, INSTANCE:xps_ps2_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ps2_v1_01_b\data
   \xps_ps2_v2_1_0.mpd line 80 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - F:\xps\Othello-28\lab_gobang_2\system.mhs line 225 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 45 - Copying cache implementation
netlist
IPNAME:plb_v46 INSTANCE:mb_plb - F:\xps\Othello-28\lab_gobang_2\system.mhs line
58 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - F:\xps\Othello-28\lab_gobang_2\system.mhs line 65
- Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - F:\xps\Othello-28\lab_gobang_2\system.mhs line 72
- Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 79 - Copying cache implementation
netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 88 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:lmb_bram - F:\xps\Othello-28\lab_gobang_2\system.mhs
line 97 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 104 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:dip_switches_8bits -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 118 - Copying cache
implementation netlist
IPNAME:xps_mch_emc INSTANCE:micron_ram -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 131 - Copying cache
implementation netlist
IPNAME:mem_bus_mux INSTANCE:mem_bus_mux_0 -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 161 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - F:\xps\Othello-28\lab_gobang_2\system.mhs line 203 -
Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 215 - Copying cache
implementation netlist
IPNAME:vga_ip INSTANCE:vga_ip_0 - F:\xps\Othello-28\lab_gobang_2\system.mhs line
228 - Copying cache implementation netlist
IPNAME:xps_ps2 INSTANCE:xps_ps2_0 - F:\xps\Othello-28\lab_gobang_2\system.mhs
line 243 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - F:\xps\Othello-28\lab_gobang_2\system.mhs
line 97 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 186 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 - F:\xps\Othello-28\lab_gobang_2\system.mhs line 186
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:vga_ip_0 - F:\xps\Othello-28\lab_gobang_2\system.mhs line 228 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 186 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: E:\Xilinx\14.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"F:/xps/Othello-28/lab_gobang_2/implementation/clock_generator_0_wrapper/system_
clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 68.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
Done!

********************************************************************************
At Local date and time: Sat Dec 12 16:56:41 2015
 make -f system.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
Release 14.2 - Xflow P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File: F:/xps/Othello-28/lab_gobang_2/implementation/fpga.flw 
Using Option File(s): 
 F:/xps/Othello-28/lab_gobang_2/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx16csg324-3 -nt timestamp -bm system.bmm
"F:/xps/Othello-28/lab_gobang_2/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: E:\Xilinx\14.2\ISE_DS\ISE\bin\nt\unwrapped\ngdbuild.exe -p
xc6slx16csg324-3 -nt timestamp -bm system.bmm
F:/xps/Othello-28/lab_gobang_2/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "F:/xps/Othello-28/lab_gobang_2/implementation/system.ngc" ...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_dip_switches_8bits_wrapper
.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_rs232_uart_1_wrapper.ngc".
..
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_clock_generator_0_wrapper.
ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_proc_sys_reset_0_wrapper.n
gc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_microblaze_0_wrapper.ngc".
..
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_mb_plb_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_ilmb_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_dlmb_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_dlmb_cntlr_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_ilmb_cntlr_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_micron_ram_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_mdm_0_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_vga_ip_0_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_xps_ps2_0_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_lmb_bram_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_mem_bus_mux_0_wrapper.ngc"
...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1" TS_sys_clk_pin
   * 0.25 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 0.666666667 HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND
   _WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND
   _RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SI
   ZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_
   SIZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDS
   UB_GEN[5].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSU
   B_GEN[5].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[31].AD
   DRESS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[30].AD
   DRESS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/MEM_STEER_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_
   CNT_GEN.RDDATA_EN_GEN_ASYNC[3].RDDATA_EN_REG_ASYNC' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/MEM_STEER_I/ASYNC_MEM_RDACK_GEN.AALIGN_PIPE
   _GEN[1].AALIGN_PIPE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/MEM_STATE_MACHINE_I/READ_COMPLETE_PIPE_GEN[
   6].READ_COMPLETE_PIPE' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  12

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  43 sec
Total CPU time to NGDBUILD completion:   34 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.2 - Map P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx16csg324-3".
Mapping design into LUTs...
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_MOSI_QUAD_SPI_pin connected to
   top level port fpga_0_mem_bus_mux_0_MOSI_QUAD_SPI_pin has been removed.
Writing file system_map.ngm...
Running directed packing...
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_0" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_1" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_2" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_3" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_4" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_5" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_6" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_7" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_8" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_9" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_0" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_1" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_2" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_3" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_4" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_5" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_6" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_7" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_8" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_9" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_10" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_11" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_12" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_13" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_14" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_15" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_10" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_11" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_12" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_13" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_14" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_15" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 26 secs 
Total CPU  time at the beginning of Placer: 22 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:225fe57) REAL time: 29 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:225fe57) REAL time: 30 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:c2a1c037) REAL time: 30 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:eba92b62) REAL time: 36 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:eba92b62) REAL time: 36 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:eba92b62) REAL time: 36 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:eba92b62) REAL time: 36 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:eba92b62) REAL time: 36 secs 

Phase 9.8  Global Placement
......................
.........................................................................................................................
...................................................................................................................................................................................
..............................................................................................................................................................................
.........................................................................................................................
Phase 9.8  Global Placement (Checksum:e1ecf5f3) REAL time: 1 mins 30 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:e1ecf5f3) REAL time: 1 mins 30 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:7d17ff79) REAL time: 1 mins 41 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:7d17ff79) REAL time: 1 mins 42 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:c799f913) REAL time: 1 mins 42 secs 

Total REAL time to Placer completion: 1 mins 43 secs 
Total CPU  time to Placer completion: 1 mins 28 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   67
Slice Logic Utilization:
  Number of Slice Registers:                 2,623 out of  18,224   14
    Number used as Flip Flops:               2,562
    Number used as Latches:                     53
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                8
  Number of Slice LUTs:                      4,500 out of   9,112   49
    Number used as logic:                    4,281 out of   9,112   46
      Number using O6 output only:           2,796
      Number using O5 output only:             127
      Number using O5 and O6:                1,358
      Number used as ROM:                        0
    Number used as Memory:                     161 out of   2,176    7
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:            97
        Number using O6 output only:            22
        Number using O5 output only:             1
        Number using O5 and O6:                 74
    Number used exclusively as route-thrus:     58
      Number with same-slice register load:     44
      Number with same-slice carry load:        14
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,697 out of   2,278   74
  Nummber of MUXCYs used:                    1,504 out of   4,556   33
  Number of LUT Flip Flop pairs used:        5,127
    Number with an unused Flip Flop:         2,680 out of   5,127   52
    Number with an unused LUT:                 627 out of   5,127   12
    Number of fully used LUT-FF pairs:       1,820 out of   5,127   35
    Number of unique control sets:             167
    Number of slice register sites lost
      to control set restrictions:             662 out of  18,224    3

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        83 out of     232   35
    Number of LOCed IOBs:                       83 out of      83  100
    IOB Flip Flops:                             24

Specific Feature Utilization:
  Number of RAMB16BWERs:                        32 out of      32  100
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       5 out of      16   31
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                  19 out of     248    7
    Number used as ILOGIC2s:                    19
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0
  Number of OLOGIC2/OSERDES2s:                   4 out of     248    1
    Number used as OLOGIC2s:                     4
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            5 out of      32   15
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.98

Peak Memory Usage:  355 MB
Total REAL time to MAP completion:  1 mins 50 secs 
Total CPU time to MAP completion:   1 mins 34 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.2 - par P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <E:/Xilinx/14.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx16.nph' in environment
E:\Xilinx\14.2\ISE_DS\ISE\;E:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.22 2012-07-09".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 2,623 out of  18,224   14
    Number used as Flip Flops:               2,562
    Number used as Latches:                     53
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                8
  Number of Slice LUTs:                      4,500 out of   9,112   49
    Number used as logic:                    4,281 out of   9,112   46
      Number using O6 output only:           2,796
      Number using O5 output only:             127
      Number using O5 and O6:                1,358
      Number used as ROM:                        0
    Number used as Memory:                     161 out of   2,176    7
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:            97
        Number using O6 output only:            22
        Number using O5 output only:             1
        Number using O5 and O6:                 74
    Number used exclusively as route-thrus:     58
      Number with same-slice register load:     44
      Number with same-slice carry load:        14
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,697 out of   2,278   74
  Nummber of MUXCYs used:                    1,504 out of   4,556   33
  Number of LUT Flip Flop pairs used:        5,127
    Number with an unused Flip Flop:         2,680 out of   5,127   52
    Number with an unused LUT:                 627 out of   5,127   12
    Number of fully used LUT-FF pairs:       1,820 out of   5,127   35
    Number of slice register sites lost
      to control set restrictions:               0 out of  18,224    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        83 out of     232   35
    Number of LOCed IOBs:                       83 out of      83  100
    IOB Flip Flops:                             24

Specific Feature Utilization:
  Number of RAMB16BWERs:                        32 out of      32  100
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       5 out of      16   31
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                  19 out of     248    7
    Number used as ILOGIC2s:                    19
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0
  Number of OLOGIC2/OSERDES2s:                   4 out of     248    1
    Number used as OLOGIC2s:                     4
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            5 out of      32   15
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 11 secs 
Finished initial Timing Analysis.  REAL time: 11 secs 

WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 30683 unrouted;      REAL time: 12 secs 

Phase  2  : 24738 unrouted;      REAL time: 14 secs 

Phase  3  : 10922 unrouted;      REAL time: 40 secs 

Phase  4  : 10922 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 41 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 1 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 1 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 1 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 1 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 1 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 3 secs 
Total REAL time to Router completion: 1 mins 3 secs 
Total CPU time to Router completion: 56 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_66_6667MHz |  BUFGMUX_X2Y2| No   | 1022 |  0.549     |  1.395      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0_CL |              |      |      |            |             |
|               KOUT1 |  BUFGMUX_X2Y3| No   |    5 |  0.020     |  0.893      |
+---------------------+--------------+------+------+------------+-------------+
|vga_ip_0/vga_ip_0/US |              |      |      |            |             |
|ER_LOGIC_I/vga_data< |              |      |      |            |             |
|           6>21_BUFG | BUFGMUX_X3Y13| No   |   16 |  0.038     |  0.891      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|            _Dbg_Clk |  BUFGMUX_X2Y1| No   |   59 |  0.059     |  0.905      |
+---------------------+--------------+------+------+------------+-------------+
|vga_ip_0/vga_ip_0/US |              |      |      |            |             |
|ER_LOGIC_I/vga_ena_B |              |      |      |            |             |
|                 UFG |  BUFGMUX_X2Y4| No   |    6 |  0.015     |  0.893      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|         _Dbg_Update |         Local|      |   21 |  2.287     |  3.581      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.794ns|    33.648ns|       0|           0
  G_PLL0_CLKOUT1 = PERIOD TIMEGRP         " | HOLD        |     0.454ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT1" TS_sys_clk_pin         * 0.2 |             |            |            |        |            
  5 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     3.116ns|    11.883ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.228ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         * 0.6 |             |            |            |        |            
  66666667 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  pin" 100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|      8.412ns|            0|            0|            0|       390556|
| TS_clock_generator_0_clock_gen|     40.000ns|     33.648ns|          N/A|            0|            0|          520|            0|
| erator_0_SIG_PLL0_CLKOUT1     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     15.000ns|     11.883ns|          N/A|            0|            0|       390036|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 18 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 7 secs 
Total CPU time to PAR completion: 59 secs 

Peak Memory Usage:  339 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 20
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.2 - Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx16.nph' in environment
E:\Xilinx\14.2\ISE_DS\ISE\;E:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
--------------------------------------------------------------------------------
Release 14.2 Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.2\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx16,-3 (PRODUCTION 1.22 2012-07-09)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 390556 paths, 0 nets, and 16149 connections

Design statistics:
   Minimum period:  33.648ns (Maximum frequency:  29.719MHz)


Analysis completed Sat Dec 12 17:00:54 2015
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 16 secs 


xflow done!
touch __xps/system_routed
xilperl E:/Xilinx/14.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.2 - Bitgen P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx16.nph' in environment
E:\Xilinx\14.2\ISE_DS\ISE\;E:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
Opened constraints file system.pcf.

Sat Dec 12 17:01:05 2015

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   fpga_0_mem_bus_mux_0_MEM_OEN_pin_PULLUP is set but the tri state is not
   configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   fpga_0_mem_bus_mux_0_RAM_CEN_O_pin_PULLUP is set but the tri state is not
   configured. 
WARNING:PhysDesignRules:781 - PULLDOWN on an active net. PULLDOWN of comp
   fpga_0_mem_bus_mux_0_RAM_BEN_O_pin<0>_PULLDOWN is set but the tri state is
   not configured. 
WARNING:PhysDesignRules:781 - PULLDOWN on an active net. PULLDOWN of comp
   fpga_0_mem_bus_mux_0_RAM_BEN_O_pin<1>_PULLDOWN is set but the tri state is
   not configured. 
DRC detected 0 errors and 22 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Sat Dec 12 17:02:12 2015
 make -f system.make exporttosdk started...
Done!

********************************************************************************
At Local date and time: Sat Dec 12 17:02:14 2015
 xsdk.exe -hwspec F:\xps\Othello-28\lab_gobang_2\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.2 Build EDK_P.28xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Sat Dec 12 17:55:39 2015
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse F:/xps/Othello-28/lab_gobang_2/system.mhs ...

Read MPD definitions ...
Trying to terminate Process...
Done!

********************************************************************************
At Local date and time: Sat Dec 12 17:55:47 2015
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse F:/xps/Othello-28/lab_gobang_2/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) DIP_Switches_8Bits	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x86500000-0x8653ffff) vga_ip_0	mb_plb
  (0x86a00000-0x86a0ffff) xps_ps2_0	mb_plb
  (0x87000000-0x87ffffff) Micron_RAM	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 6 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 77 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches_8Bits - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:Micron_RAM - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 117 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: vga_ip, INSTANCE:vga_ip_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   F:\xps\Othello-28\lab_gobang_2\pcores\vga_ip_v1_00_a\data\vga_ip_v2_1_0.mpd
   line 27 
INFO:EDK:4130 - IPNAME: vga_ip, INSTANCE:vga_ip_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   F:\xps\Othello-28\lab_gobang_2\pcores\vga_ip_v1_00_a\data\vga_ip_v2_1_0.mpd
   line 28 
INFO:EDK:4130 - IPNAME: vga_ip, INSTANCE:vga_ip_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   F:\xps\Othello-28\lab_gobang_2\pcores\vga_ip_v1_00_a\data\vga_ip_v2_1_0.mpd
   line 29 
INFO:EDK:4130 - IPNAME: xps_ps2, INSTANCE:xps_ps2_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ps2_v1_01_b\data
   \xps_ps2_v2_1_0.mpd line 80 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - F:\xps\Othello-28\lab_gobang_2\system.mhs line 225 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 45 - Copying cache implementation
netlist
IPNAME:plb_v46 INSTANCE:mb_plb - F:\xps\Othello-28\lab_gobang_2\system.mhs line
58 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - F:\xps\Othello-28\lab_gobang_2\system.mhs line 65
- Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - F:\xps\Othello-28\lab_gobang_2\system.mhs line 72
- Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 79 - Copying cache implementation
netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 88 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:lmb_bram - F:\xps\Othello-28\lab_gobang_2\system.mhs
line 97 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 104 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:dip_switches_8bits -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 118 - Copying cache
implementation netlist
IPNAME:xps_mch_emc INSTANCE:micron_ram -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 131 - Copying cache
implementation netlist
IPNAME:mem_bus_mux INSTANCE:mem_bus_mux_0 -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 161 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - F:\xps\Othello-28\lab_gobang_2\system.mhs line 203 -
Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 215 - Copying cache
implementation netlist
IPNAME:vga_ip INSTANCE:vga_ip_0 - F:\xps\Othello-28\lab_gobang_2\system.mhs line
228 - Copying cache implementation netlist
IPNAME:xps_ps2 INSTANCE:xps_ps2_0 - F:\xps\Othello-28\lab_gobang_2\system.mhs
line 243 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - F:\xps\Othello-28\lab_gobang_2\system.mhs
line 97 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 186 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 - F:\xps\Othello-28\lab_gobang_2\system.mhs line 186
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:vga_ip_0 - F:\xps\Othello-28\lab_gobang_2\system.mhs line 228 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 186 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: E:\Xilinx\14.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"F:/xps/Othello-28/lab_gobang_2/implementation/clock_generator_0_wrapper/system_
clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 54.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
Done!

********************************************************************************
At Local date and time: Sat Dec 12 17:57:47 2015
 make -f system.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
Release 14.2 - Xflow P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File: F:/xps/Othello-28/lab_gobang_2/implementation/fpga.flw 
Using Option File(s): 
 F:/xps/Othello-28/lab_gobang_2/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx16csg324-3 -nt timestamp -bm system.bmm
"F:/xps/Othello-28/lab_gobang_2/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: E:\Xilinx\14.2\ISE_DS\ISE\bin\nt\unwrapped\ngdbuild.exe -p
xc6slx16csg324-3 -nt timestamp -bm system.bmm
F:/xps/Othello-28/lab_gobang_2/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "F:/xps/Othello-28/lab_gobang_2/implementation/system.ngc" ...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_dip_switches_8bits_wrapper
.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_rs232_uart_1_wrapper.ngc".
..
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_clock_generator_0_wrapper.
ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_proc_sys_reset_0_wrapper.n
gc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_microblaze_0_wrapper.ngc".
..
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_mb_plb_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_ilmb_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_dlmb_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_dlmb_cntlr_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_ilmb_cntlr_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_micron_ram_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_mdm_0_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_vga_ip_0_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_xps_ps2_0_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_lmb_bram_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_mem_bus_mux_0_wrapper.ngc"
...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1" TS_sys_clk_pin
   * 0.25 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 0.666666667 HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND
   _WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND
   _RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SI
   ZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_
   SIZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDS
   UB_GEN[5].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSU
   B_GEN[5].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[31].AD
   DRESS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[30].AD
   DRESS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/MEM_STEER_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_
   CNT_GEN.RDDATA_EN_GEN_ASYNC[3].RDDATA_EN_REG_ASYNC' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/MEM_STEER_I/ASYNC_MEM_RDACK_GEN.AALIGN_PIPE
   _GEN[1].AALIGN_PIPE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/MEM_STATE_MACHINE_I/READ_COMPLETE_PIPE_GEN[
   6].READ_COMPLETE_PIPE' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  12

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  38 sec
Total CPU time to NGDBUILD completion:   33 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.2 - Map P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx16csg324-3".
Mapping design into LUTs...
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_MOSI_QUAD_SPI_pin connected to
   top level port fpga_0_mem_bus_mux_0_MOSI_QUAD_SPI_pin has been removed.
Writing file system_map.ngm...
Running directed packing...
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_0" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_1" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_2" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_3" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_4" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_5" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_6" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_7" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_8" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_9" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_0" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_1" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_2" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_3" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_4" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_5" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_6" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_7" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_8" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_9" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_10" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_11" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_12" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_13" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_14" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_15" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_10" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_11" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_12" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_13" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_14" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_15" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 26 secs 
Total CPU  time at the beginning of Placer: 22 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:25ca1be1) REAL time: 28 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:25ca1be1) REAL time: 29 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:160f0da9) REAL time: 29 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:50a6eaf) REAL time: 36 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:50a6eaf) REAL time: 36 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:50a6eaf) REAL time: 36 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:50a6eaf) REAL time: 37 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:50a6eaf) REAL time: 37 secs 

Phase 9.8  Global Placement
.......................
..........................................................................................................................................................................
..........................................................................................................................................................................................
........................................................................................................................................................................................
............................................................................
Phase 9.8  Global Placement (Checksum:e5f82bf1) REAL time: 1 mins 30 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:e5f82bf1) REAL time: 1 mins 30 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:ecc4fe2f) REAL time: 1 mins 41 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:ecc4fe2f) REAL time: 1 mins 41 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:d9c915ff) REAL time: 1 mins 42 secs 

Total REAL time to Placer completion: 1 mins 42 secs 
Total CPU  time to Placer completion: 1 mins 28 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   67
Slice Logic Utilization:
  Number of Slice Registers:                 2,623 out of  18,224   14
    Number used as Flip Flops:               2,562
    Number used as Latches:                     53
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                8
  Number of Slice LUTs:                      4,487 out of   9,112   49
    Number used as logic:                    4,279 out of   9,112   46
      Number using O6 output only:           2,795
      Number using O5 output only:             125
      Number using O5 and O6:                1,359
      Number used as ROM:                        0
    Number used as Memory:                     161 out of   2,176    7
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:            97
        Number using O6 output only:            22
        Number using O5 output only:             1
        Number using O5 and O6:                 74
    Number used exclusively as route-thrus:     47
      Number with same-slice register load:     33
      Number with same-slice carry load:        14
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,708 out of   2,278   74
  Nummber of MUXCYs used:                    1,504 out of   4,556   33
  Number of LUT Flip Flop pairs used:        5,158
    Number with an unused Flip Flop:         2,694 out of   5,158   52
    Number with an unused LUT:                 671 out of   5,158   13
    Number of fully used LUT-FF pairs:       1,793 out of   5,158   34
    Number of unique control sets:             167
    Number of slice register sites lost
      to control set restrictions:             662 out of  18,224    3

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        83 out of     232   35
    Number of LOCed IOBs:                       83 out of      83  100
    IOB Flip Flops:                             24

Specific Feature Utilization:
  Number of RAMB16BWERs:                        32 out of      32  100
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       5 out of      16   31
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                  19 out of     248    7
    Number used as ILOGIC2s:                    19
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0
  Number of OLOGIC2/OSERDES2s:                   4 out of     248    1
    Number used as OLOGIC2s:                     4
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            5 out of      32   15
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.98

Peak Memory Usage:  355 MB
Total REAL time to MAP completion:  1 mins 49 secs 
Total CPU time to MAP completion:   1 mins 34 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.2 - par P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <E:/Xilinx/14.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx16.nph' in environment
E:\Xilinx\14.2\ISE_DS\ISE\;E:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.22 2012-07-09".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 2,623 out of  18,224   14
    Number used as Flip Flops:               2,562
    Number used as Latches:                     53
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                8
  Number of Slice LUTs:                      4,487 out of   9,112   49
    Number used as logic:                    4,279 out of   9,112   46
      Number using O6 output only:           2,795
      Number using O5 output only:             125
      Number using O5 and O6:                1,359
      Number used as ROM:                        0
    Number used as Memory:                     161 out of   2,176    7
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:            97
        Number using O6 output only:            22
        Number using O5 output only:             1
        Number using O5 and O6:                 74
    Number used exclusively as route-thrus:     47
      Number with same-slice register load:     33
      Number with same-slice carry load:        14
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,708 out of   2,278   74
  Nummber of MUXCYs used:                    1,504 out of   4,556   33
  Number of LUT Flip Flop pairs used:        5,158
    Number with an unused Flip Flop:         2,694 out of   5,158   52
    Number with an unused LUT:                 671 out of   5,158   13
    Number of fully used LUT-FF pairs:       1,793 out of   5,158   34
    Number of slice register sites lost
      to control set restrictions:               0 out of  18,224    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        83 out of     232   35
    Number of LOCed IOBs:                       83 out of      83  100
    IOB Flip Flops:                             24

Specific Feature Utilization:
  Number of RAMB16BWERs:                        32 out of      32  100
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       5 out of      16   31
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                  19 out of     248    7
    Number used as ILOGIC2s:                    19
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0
  Number of OLOGIC2/OSERDES2s:                   4 out of     248    1
    Number used as OLOGIC2s:                     4
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            5 out of      32   15
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 11 secs 
Finished initial Timing Analysis.  REAL time: 11 secs 

WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 30729 unrouted;      REAL time: 12 secs 

Phase  2  : 24761 unrouted;      REAL time: 14 secs 

Phase  3  : 10881 unrouted;      REAL time: 38 secs 

Phase  4  : 10881 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 40 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 59 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 59 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 59 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 59 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 59 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 2 secs 
Total REAL time to Router completion: 1 mins 2 secs 
Total CPU time to Router completion: 55 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_66_6667MHz | BUFGMUX_X3Y13| No   | 1039 |  0.543     |  1.390      |
+---------------------+--------------+------+------+------------+-------------+
|vga_ip_0/vga_ip_0/US |              |      |      |            |             |
|ER_LOGIC_I/Mmux_vga_ |              |      |      |            |             |
|        data721_BUFG |  BUFGMUX_X2Y2| No   |   17 |  0.047     |  0.897      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0_CL |              |      |      |            |             |
|               KOUT1 |  BUFGMUX_X2Y3| No   |    5 |  0.032     |  0.896      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|            _Dbg_Clk |  BUFGMUX_X2Y1| No   |   63 |  0.062     |  0.909      |
+---------------------+--------------+------+------+------------+-------------+
|vga_ip_0/vga_ip_0/US |              |      |      |            |             |
|ER_LOGIC_I/vga_ena_B |              |      |      |            |             |
|                 UFG |  BUFGMUX_X2Y4| No   |    6 |  0.039     |  0.894      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|         _Dbg_Update |         Local|      |   21 |  1.971     |  2.862      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     1.642ns|    26.864ns|       0|           0
  G_PLL0_CLKOUT1 = PERIOD TIMEGRP         " | HOLD        |     0.451ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT1" TS_sys_clk_pin         * 0.2 |             |            |            |        |            
  5 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     4.196ns|    10.803ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.212ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         * 0.6 |             |            |            |        |            
  66666667 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  pin" 100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|      7.202ns|            0|            0|            0|       390556|
| TS_clock_generator_0_clock_gen|     40.000ns|     26.864ns|          N/A|            0|            0|          520|            0|
| erator_0_SIG_PLL0_CLKOUT1     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     15.000ns|     10.803ns|          N/A|            0|            0|       390036|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 18 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 5 secs 
Total CPU time to PAR completion: 59 secs 

Peak Memory Usage:  339 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 20
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.2 - Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx16.nph' in environment
E:\Xilinx\14.2\ISE_DS\ISE\;E:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
--------------------------------------------------------------------------------
Release 14.2 Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.2\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx16,-3 (PRODUCTION 1.22 2012-07-09)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 390556 paths, 0 nets, and 16189 connections

Design statistics:
   Minimum period:  26.864ns (Maximum frequency:  37.225MHz)


Analysis completed Sat Dec 12 18:01:52 2015
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 16 secs 


xflow done!
touch __xps/system_routed
xilperl E:/Xilinx/14.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.2 - Bitgen P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx16.nph' in environment
E:\Xilinx\14.2\ISE_DS\ISE\;E:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
Opened constraints file system.pcf.

Sat Dec 12 18:02:03 2015

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   fpga_0_mem_bus_mux_0_MEM_OEN_pin_PULLUP is set but the tri state is not
   configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   fpga_0_mem_bus_mux_0_RAM_CEN_O_pin_PULLUP is set but the tri state is not
   configured. 
WARNING:PhysDesignRules:781 - PULLDOWN on an active net. PULLDOWN of comp
   fpga_0_mem_bus_mux_0_RAM_BEN_O_pin<0>_PULLDOWN is set but the tri state is
   not configured. 
WARNING:PhysDesignRules:781 - PULLDOWN on an active net. PULLDOWN of comp
   fpga_0_mem_bus_mux_0_RAM_BEN_O_pin<1>_PULLDOWN is set but the tri state is
   not configured. 
DRC detected 0 errors and 22 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Sat Dec 12 18:02:42 2015
 make -f system.make exporttosdk started...
Done!

********************************************************************************
At Local date and time: Sat Dec 12 18:02:43 2015
 xsdk.exe -hwspec F:\xps\Othello-28\lab_gobang_2\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.2 Build EDK_P.28xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Sat Dec 12 18:07:10 2015
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse F:/xps/Othello-28/lab_gobang_2/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) DIP_Switches_8Bits	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x86500000-0x8653ffff) vga_ip_0	mb_plb
  (0x86a00000-0x86a0ffff) xps_ps2_0	mb_plb
  (0x87000000-0x87ffffff) Micron_RAM	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 6 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 77 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches_8Bits - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:Micron_RAM - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 117 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: vga_ip, INSTANCE:vga_ip_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   F:\xps\Othello-28\lab_gobang_2\pcores\vga_ip_v1_00_a\data\vga_ip_v2_1_0.mpd
   line 27 
INFO:EDK:4130 - IPNAME: vga_ip, INSTANCE:vga_ip_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   F:\xps\Othello-28\lab_gobang_2\pcores\vga_ip_v1_00_a\data\vga_ip_v2_1_0.mpd
   line 28 
INFO:EDK:4130 - IPNAME: vga_ip, INSTANCE:vga_ip_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   F:\xps\Othello-28\lab_gobang_2\pcores\vga_ip_v1_00_a\data\vga_ip_v2_1_0.mpd
   line 29 
INFO:EDK:4130 - IPNAME: xps_ps2, INSTANCE:xps_ps2_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ps2_v1_01_b\data
   \xps_ps2_v2_1_0.mpd line 80 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - F:\xps\Othello-28\lab_gobang_2\system.mhs line 225 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 45 - Copying cache implementation
netlist
IPNAME:plb_v46 INSTANCE:mb_plb - F:\xps\Othello-28\lab_gobang_2\system.mhs line
58 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - F:\xps\Othello-28\lab_gobang_2\system.mhs line 65
- Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - F:\xps\Othello-28\lab_gobang_2\system.mhs line 72
- Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 79 - Copying cache implementation
netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 88 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:lmb_bram - F:\xps\Othello-28\lab_gobang_2\system.mhs
line 97 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 104 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:dip_switches_8bits -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 118 - Copying cache
implementation netlist
IPNAME:xps_mch_emc INSTANCE:micron_ram -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 131 - Copying cache
implementation netlist
IPNAME:mem_bus_mux INSTANCE:mem_bus_mux_0 -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 161 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - F:\xps\Othello-28\lab_gobang_2\system.mhs line 203 -
Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 215 - Copying cache
implementation netlist
IPNAME:vga_ip INSTANCE:vga_ip_0 - F:\xps\Othello-28\lab_gobang_2\system.mhs line
228 - Copying cache implementation netlist
IPNAME:xps_ps2 INSTANCE:xps_ps2_0 - F:\xps\Othello-28\lab_gobang_2\system.mhs
line 243 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - F:\xps\Othello-28\lab_gobang_2\system.mhs
line 97 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 186 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 - F:\xps\Othello-28\lab_gobang_2\system.mhs line 186
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:vga_ip_0 - F:\xps\Othello-28\lab_gobang_2\system.mhs line 228 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 186 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: E:\Xilinx\14.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"F:/xps/Othello-28/lab_gobang_2/implementation/clock_generator_0_wrapper/system_
clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 88.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
Done!

********************************************************************************
At Local date and time: Sat Dec 12 18:09:27 2015
 make -f system.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
Release 14.2 - Xflow P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File: F:/xps/Othello-28/lab_gobang_2/implementation/fpga.flw 
Using Option File(s): 
 F:/xps/Othello-28/lab_gobang_2/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx16csg324-3 -nt timestamp -bm system.bmm
"F:/xps/Othello-28/lab_gobang_2/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: E:\Xilinx\14.2\ISE_DS\ISE\bin\nt\unwrapped\ngdbuild.exe -p
xc6slx16csg324-3 -nt timestamp -bm system.bmm
F:/xps/Othello-28/lab_gobang_2/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "F:/xps/Othello-28/lab_gobang_2/implementation/system.ngc" ...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_dip_switches_8bits_wrapper
.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_rs232_uart_1_wrapper.ngc".
..
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_clock_generator_0_wrapper.
ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_proc_sys_reset_0_wrapper.n
gc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_microblaze_0_wrapper.ngc".
..
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_mb_plb_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_ilmb_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_dlmb_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_dlmb_cntlr_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_ilmb_cntlr_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_micron_ram_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_mdm_0_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_vga_ip_0_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_xps_ps2_0_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_lmb_bram_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_mem_bus_mux_0_wrapper.ngc"
...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1" TS_sys_clk_pin
   * 0.25 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 0.666666667 HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND
   _WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND
   _RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SI
   ZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_
   SIZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDS
   UB_GEN[5].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSU
   B_GEN[5].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[31].AD
   DRESS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[30].AD
   DRESS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/MEM_STEER_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_
   CNT_GEN.RDDATA_EN_GEN_ASYNC[3].RDDATA_EN_REG_ASYNC' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/MEM_STEER_I/ASYNC_MEM_RDACK_GEN.AALIGN_PIPE
   _GEN[1].AALIGN_PIPE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/MEM_STATE_MACHINE_I/READ_COMPLETE_PIPE_GEN[
   6].READ_COMPLETE_PIPE' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  12

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  50 sec
Total CPU time to NGDBUILD completion:   38 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.2 - Map P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx16csg324-3".
Mapping design into LUTs...
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_MOSI_QUAD_SPI_pin connected to
   top level port fpga_0_mem_bus_mux_0_MOSI_QUAD_SPI_pin has been removed.
Writing file system_map.ngm...
Running directed packing...
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_0" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_1" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_2" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_3" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_4" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_5" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_6" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_7" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_8" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_9" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_0" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_1" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_2" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_3" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_4" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_5" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_6" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_7" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_8" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_9" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_10" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_11" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_12" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_13" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_14" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_15" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_10" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_11" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_12" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_13" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_14" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_15" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 31 secs 
Total CPU  time at the beginning of Placer: 25 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:d61466b0) REAL time: 34 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:d61466b0) REAL time: 35 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:39b86558) REAL time: 35 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:d23d9771) REAL time: 43 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:d23d9771) REAL time: 43 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:d23d9771) REAL time: 43 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:d23d9771) REAL time: 43 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:d23d9771) REAL time: 43 secs 

Phase 9.8  Global Placement
........................
.......................................................
...........................................................................................................................................................................................................
....................................................................................................................................................................................................
...................................................
Phase 9.8  Global Placement (Checksum:57f1548d) REAL time: 1 mins 49 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:57f1548d) REAL time: 1 mins 49 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:872d7640) REAL time: 2 mins 4 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:872d7640) REAL time: 2 mins 4 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:a73bb7d3) REAL time: 2 mins 4 secs 

Total REAL time to Placer completion: 2 mins 5 secs 
Total CPU  time to Placer completion: 1 mins 40 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   67
Slice Logic Utilization:
  Number of Slice Registers:                 2,623 out of  18,224   14
    Number used as Flip Flops:               2,562
    Number used as Latches:                     53
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                8
  Number of Slice LUTs:                      4,514 out of   9,112   49
    Number used as logic:                    4,283 out of   9,112   47
      Number using O6 output only:           2,797
      Number using O5 output only:             129
      Number using O5 and O6:                1,357
      Number used as ROM:                        0
    Number used as Memory:                     161 out of   2,176    7
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:            97
        Number using O6 output only:            22
        Number using O5 output only:             1
        Number using O5 and O6:                 74
    Number used exclusively as route-thrus:     70
      Number with same-slice register load:     56
      Number with same-slice carry load:        14
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,545 out of   2,278   67
  Nummber of MUXCYs used:                    1,504 out of   4,556   33
  Number of LUT Flip Flop pairs used:        5,079
    Number with an unused Flip Flop:         2,654 out of   5,079   52
    Number with an unused LUT:                 565 out of   5,079   11
    Number of fully used LUT-FF pairs:       1,860 out of   5,079   36
    Number of unique control sets:             167
    Number of slice register sites lost
      to control set restrictions:             662 out of  18,224    3

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        83 out of     232   35
    Number of LOCed IOBs:                       83 out of      83  100
    IOB Flip Flops:                             24

Specific Feature Utilization:
  Number of RAMB16BWERs:                        32 out of      32  100
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       5 out of      16   31
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                  19 out of     248    7
    Number used as ILOGIC2s:                    19
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0
  Number of OLOGIC2/OSERDES2s:                   4 out of     248    1
    Number used as OLOGIC2s:                     4
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            5 out of      32   15
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.98

Peak Memory Usage:  333 MB
Total REAL time to MAP completion:  2 mins 14 secs 
Total CPU time to MAP completion:   1 mins 47 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.2 - par P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <E:/Xilinx/14.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx16.nph' in environment
E:\Xilinx\14.2\ISE_DS\ISE\;E:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.22 2012-07-09".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 2,623 out of  18,224   14
    Number used as Flip Flops:               2,562
    Number used as Latches:                     53
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                8
  Number of Slice LUTs:                      4,514 out of   9,112   49
    Number used as logic:                    4,283 out of   9,112   47
      Number using O6 output only:           2,797
      Number using O5 output only:             129
      Number using O5 and O6:                1,357
      Number used as ROM:                        0
    Number used as Memory:                     161 out of   2,176    7
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:            97
        Number using O6 output only:            22
        Number using O5 output only:             1
        Number using O5 and O6:                 74
    Number used exclusively as route-thrus:     70
      Number with same-slice register load:     56
      Number with same-slice carry load:        14
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,545 out of   2,278   67
  Nummber of MUXCYs used:                    1,504 out of   4,556   33
  Number of LUT Flip Flop pairs used:        5,079
    Number with an unused Flip Flop:         2,654 out of   5,079   52
    Number with an unused LUT:                 565 out of   5,079   11
    Number of fully used LUT-FF pairs:       1,860 out of   5,079   36
    Number of slice register sites lost
      to control set restrictions:               0 out of  18,224    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        83 out of     232   35
    Number of LOCed IOBs:                       83 out of      83  100
    IOB Flip Flops:                             24

Specific Feature Utilization:
  Number of RAMB16BWERs:                        32 out of      32  100
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       5 out of      16   31
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                  19 out of     248    7
    Number used as ILOGIC2s:                    19
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0
  Number of OLOGIC2/OSERDES2s:                   4 out of     248    1
    Number used as OLOGIC2s:                     4
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            5 out of      32   15
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 15 secs 
Finished initial Timing Analysis.  REAL time: 16 secs 

WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 30715 unrouted;      REAL time: 17 secs 

Phase  2  : 24751 unrouted;      REAL time: 20 secs 

Phase  3  : 11696 unrouted;      REAL time: 51 secs 

Phase  4  : 11696 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 53 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 56 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 56 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 56 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 56 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 56 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 2 mins 5 secs 
Total REAL time to Router completion: 2 mins 5 secs 
Total CPU time to Router completion: 1 mins 8 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_66_6667MHz |  BUFGMUX_X2Y2| No   | 1023 |  0.548     |  1.395      |
+---------------------+--------------+------+------+------------+-------------+
|vga_ip_0/vga_ip_0/US |              |      |      |            |             |
|ER_LOGIC_I/vga_data< |              |      |      |            |             |
|           6>21_BUFG | BUFGMUX_X3Y13| No   |   17 |  0.059     |  0.905      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0_CL |              |      |      |            |             |
|               KOUT1 |  BUFGMUX_X2Y3| No   |    5 |  0.007     |  0.862      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|            _Dbg_Clk |  BUFGMUX_X2Y1| No   |   62 |  0.053     |  0.904      |
+---------------------+--------------+------+------+------------+-------------+
|vga_ip_0/vga_ip_0/US |              |      |      |            |             |
|ER_LOGIC_I/vga_ena_B |              |      |      |            |             |
|                 UFG |  BUFGMUX_X2Y4| No   |    6 |  0.024     |  0.872      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|         _Dbg_Update |         Local|      |   20 |  1.451     |  2.640      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.648ns|    34.816ns|       0|           0
  G_PLL0_CLKOUT1 = PERIOD TIMEGRP         " | HOLD        |     0.448ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT1" TS_sys_clk_pin         * 0.2 |             |            |            |        |            
  5 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     3.341ns|    11.658ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.223ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         * 0.6 |             |            |            |        |            
  66666667 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  pin" 100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|      8.704ns|            0|            0|            0|       390556|
| TS_clock_generator_0_clock_gen|     40.000ns|     34.816ns|          N/A|            0|            0|          520|            0|
| erator_0_SIG_PLL0_CLKOUT1     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     15.000ns|     11.658ns|          N/A|            0|            0|       390036|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 18 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 2 mins 16 secs 
Total CPU time to PAR completion: 1 mins 12 secs 

Peak Memory Usage:  326 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 20
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.2 - Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx16.nph' in environment
E:\Xilinx\14.2\ISE_DS\ISE\;E:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
--------------------------------------------------------------------------------
Release 14.2 Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.2\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx16,-3 (PRODUCTION 1.22 2012-07-09)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 390556 paths, 0 nets, and 16149 connections

Design statistics:
   Minimum period:  34.816ns (Maximum frequency:  28.722MHz)


Analysis completed Sat Dec 12 18:15:27 2015
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 22 secs 


xflow done!
touch __xps/system_routed
xilperl E:/Xilinx/14.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.2 - Bitgen P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx16.nph' in environment
E:\Xilinx\14.2\ISE_DS\ISE\;E:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
Opened constraints file system.pcf.

Sat Dec 12 18:15:41 2015

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   fpga_0_mem_bus_mux_0_MEM_OEN_pin_PULLUP is set but the tri state is not
   configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   fpga_0_mem_bus_mux_0_RAM_CEN_O_pin_PULLUP is set but the tri state is not
   configured. 
WARNING:PhysDesignRules:781 - PULLDOWN on an active net. PULLDOWN of comp
   fpga_0_mem_bus_mux_0_RAM_BEN_O_pin<0>_PULLDOWN is set but the tri state is
   not configured. 
WARNING:PhysDesignRules:781 - PULLDOWN on an active net. PULLDOWN of comp
   fpga_0_mem_bus_mux_0_RAM_BEN_O_pin<1>_PULLDOWN is set but the tri state is
   not configured. 
DRC detected 0 errors and 22 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Sat Dec 12 18:16:41 2015
 make -f system.make exporttosdk started...
Done!

********************************************************************************
At Local date and time: Sat Dec 12 18:16:43 2015
 xsdk.exe -hwspec F:\xps\Othello-28\lab_gobang_2\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.2 Build EDK_P.28xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Sat Dec 12 18:20:40 2015
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse F:/xps/Othello-28/lab_gobang_2/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) DIP_Switches_8Bits	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x86500000-0x8653ffff) vga_ip_0	mb_plb
  (0x86a00000-0x86a0ffff) xps_ps2_0	mb_plb
  (0x87000000-0x87ffffff) Micron_RAM	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 6 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 77 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches_8Bits - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:Micron_RAM - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 117 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: vga_ip, INSTANCE:vga_ip_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   F:\xps\Othello-28\lab_gobang_2\pcores\vga_ip_v1_00_a\data\vga_ip_v2_1_0.mpd
   line 27 
INFO:EDK:4130 - IPNAME: vga_ip, INSTANCE:vga_ip_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   F:\xps\Othello-28\lab_gobang_2\pcores\vga_ip_v1_00_a\data\vga_ip_v2_1_0.mpd
   line 28 
INFO:EDK:4130 - IPNAME: vga_ip, INSTANCE:vga_ip_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   F:\xps\Othello-28\lab_gobang_2\pcores\vga_ip_v1_00_a\data\vga_ip_v2_1_0.mpd
   line 29 
INFO:EDK:4130 - IPNAME: xps_ps2, INSTANCE:xps_ps2_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ps2_v1_01_b\data
   \xps_ps2_v2_1_0.mpd line 80 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - F:\xps\Othello-28\lab_gobang_2\system.mhs line 225 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 45 - Copying cache implementation
netlist
IPNAME:plb_v46 INSTANCE:mb_plb - F:\xps\Othello-28\lab_gobang_2\system.mhs line
58 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - F:\xps\Othello-28\lab_gobang_2\system.mhs line 65
- Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - F:\xps\Othello-28\lab_gobang_2\system.mhs line 72
- Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 79 - Copying cache implementation
netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 88 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:lmb_bram - F:\xps\Othello-28\lab_gobang_2\system.mhs
line 97 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 104 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:dip_switches_8bits -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 118 - Copying cache
implementation netlist
IPNAME:xps_mch_emc INSTANCE:micron_ram -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 131 - Copying cache
implementation netlist
IPNAME:mem_bus_mux INSTANCE:mem_bus_mux_0 -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 161 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - F:\xps\Othello-28\lab_gobang_2\system.mhs line 203 -
Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 215 - Copying cache
implementation netlist
IPNAME:vga_ip INSTANCE:vga_ip_0 - F:\xps\Othello-28\lab_gobang_2\system.mhs line
228 - Copying cache implementation netlist
IPNAME:xps_ps2 INSTANCE:xps_ps2_0 - F:\xps\Othello-28\lab_gobang_2\system.mhs
line 243 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - F:\xps\Othello-28\lab_gobang_2\system.mhs
line 97 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 186 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 - F:\xps\Othello-28\lab_gobang_2\system.mhs line 186
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:vga_ip_0 - F:\xps\Othello-28\lab_gobang_2\system.mhs line 228 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 186 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: E:\Xilinx\14.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"F:/xps/Othello-28/lab_gobang_2/implementation/clock_generator_0_wrapper/system_
clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 78.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
Done!

********************************************************************************
At Local date and time: Sat Dec 12 18:27:41 2015
 make -f system.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
Release 14.2 - Xflow P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File: F:/xps/Othello-28/lab_gobang_2/implementation/fpga.flw 
Using Option File(s): 
 F:/xps/Othello-28/lab_gobang_2/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx16csg324-3 -nt timestamp -bm system.bmm
"F:/xps/Othello-28/lab_gobang_2/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: E:\Xilinx\14.2\ISE_DS\ISE\bin\nt\unwrapped\ngdbuild.exe -p
xc6slx16csg324-3 -nt timestamp -bm system.bmm
F:/xps/Othello-28/lab_gobang_2/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "F:/xps/Othello-28/lab_gobang_2/implementation/system.ngc" ...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_dip_switches_8bits_wrapper
.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_rs232_uart_1_wrapper.ngc".
..
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_clock_generator_0_wrapper.
ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_proc_sys_reset_0_wrapper.n
gc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_microblaze_0_wrapper.ngc".
..
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_mb_plb_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_ilmb_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_dlmb_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_dlmb_cntlr_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_ilmb_cntlr_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_micron_ram_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_mdm_0_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_vga_ip_0_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_xps_ps2_0_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_lmb_bram_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_mem_bus_mux_0_wrapper.ngc"
...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1" TS_sys_clk_pin
   * 0.25 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 0.666666667 HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND
   _WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND
   _RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SI
   ZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_
   SIZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDS
   UB_GEN[5].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSU
   B_GEN[5].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[31].AD
   DRESS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[30].AD
   DRESS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/MEM_STEER_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_
   CNT_GEN.RDDATA_EN_GEN_ASYNC[3].RDDATA_EN_REG_ASYNC' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/MEM_STEER_I/ASYNC_MEM_RDACK_GEN.AALIGN_PIPE
   _GEN[1].AALIGN_PIPE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/MEM_STATE_MACHINE_I/READ_COMPLETE_PIPE_GEN[
   6].READ_COMPLETE_PIPE' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  12

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  47 sec
Total CPU time to NGDBUILD completion:   37 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.2 - Map P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx16csg324-3".
Mapping design into LUTs...
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_MOSI_QUAD_SPI_pin connected to
   top level port fpga_0_mem_bus_mux_0_MOSI_QUAD_SPI_pin has been removed.
Writing file system_map.ngm...
Running directed packing...
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_0" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_1" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_2" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_3" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_4" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_5" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_6" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_7" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_8" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_9" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_0" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_1" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_2" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_3" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_4" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_5" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_6" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_7" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_8" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_9" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_10" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_11" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_12" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_13" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_14" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_15" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_10" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_11" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_12" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_13" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_14" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_15" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 30 secs 
Total CPU  time at the beginning of Placer: 24 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:22659a0) REAL time: 33 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:22659a0) REAL time: 34 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:c2a21b80) REAL time: 34 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:ad8f5efe) REAL time: 42 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:ad8f5efe) REAL time: 42 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:ad8f5efe) REAL time: 42 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:ad8f5efe) REAL time: 42 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:ad8f5efe) REAL time: 42 secs 

Phase 9.8  Global Placement
......................
................................................................
................................................................................................................................................................................................................
...............................................................................................................................................................................................................................
....................................................................................................
Phase 9.8  Global Placement (Checksum:1d06759e) REAL time: 1 mins 47 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:1d06759e) REAL time: 1 mins 47 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:f1afadc) REAL time: 2 mins 1 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:f1afadc) REAL time: 2 mins 1 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:7b71c81a) REAL time: 2 mins 1 secs 

Total REAL time to Placer completion: 2 mins 2 secs 
Total CPU  time to Placer completion: 1 mins 38 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   67
Slice Logic Utilization:
  Number of Slice Registers:                 2,623 out of  18,224   14
    Number used as Flip Flops:               2,562
    Number used as Latches:                     53
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                8
  Number of Slice LUTs:                      4,479 out of   9,112   49
    Number used as logic:                    4,281 out of   9,112   46
      Number using O6 output only:           2,798
      Number using O5 output only:             125
      Number using O5 and O6:                1,358
      Number used as ROM:                        0
    Number used as Memory:                     161 out of   2,176    7
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:            97
        Number using O6 output only:            22
        Number using O5 output only:             1
        Number using O5 and O6:                 74
    Number used exclusively as route-thrus:     37
      Number with same-slice register load:     23
      Number with same-slice carry load:        14
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,682 out of   2,278   73
  Nummber of MUXCYs used:                    1,504 out of   4,556   33
  Number of LUT Flip Flop pairs used:        5,126
    Number with an unused Flip Flop:         2,666 out of   5,126   52
    Number with an unused LUT:                 647 out of   5,126   12
    Number of fully used LUT-FF pairs:       1,813 out of   5,126   35
    Number of unique control sets:             167
    Number of slice register sites lost
      to control set restrictions:             662 out of  18,224    3

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        83 out of     232   35
    Number of LOCed IOBs:                       83 out of      83  100
    IOB Flip Flops:                             24

Specific Feature Utilization:
  Number of RAMB16BWERs:                        32 out of      32  100
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       5 out of      16   31
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                  19 out of     248    7
    Number used as ILOGIC2s:                    19
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0
  Number of OLOGIC2/OSERDES2s:                   4 out of     248    1
    Number used as OLOGIC2s:                     4
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            5 out of      32   15
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.98

Peak Memory Usage:  343 MB
Total REAL time to MAP completion:  2 mins 11 secs 
Total CPU time to MAP completion:   1 mins 45 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.2 - par P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <E:/Xilinx/14.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx16.nph' in environment
E:\Xilinx\14.2\ISE_DS\ISE\;E:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.22 2012-07-09".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 2,623 out of  18,224   14
    Number used as Flip Flops:               2,562
    Number used as Latches:                     53
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                8
  Number of Slice LUTs:                      4,479 out of   9,112   49
    Number used as logic:                    4,281 out of   9,112   46
      Number using O6 output only:           2,798
      Number using O5 output only:             125
      Number using O5 and O6:                1,358
      Number used as ROM:                        0
    Number used as Memory:                     161 out of   2,176    7
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:            97
        Number using O6 output only:            22
        Number using O5 output only:             1
        Number using O5 and O6:                 74
    Number used exclusively as route-thrus:     37
      Number with same-slice register load:     23
      Number with same-slice carry load:        14
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,682 out of   2,278   73
  Nummber of MUXCYs used:                    1,504 out of   4,556   33
  Number of LUT Flip Flop pairs used:        5,126
    Number with an unused Flip Flop:         2,666 out of   5,126   52
    Number with an unused LUT:                 647 out of   5,126   12
    Number of fully used LUT-FF pairs:       1,813 out of   5,126   35
    Number of slice register sites lost
      to control set restrictions:               0 out of  18,224    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        83 out of     232   35
    Number of LOCed IOBs:                       83 out of      83  100
    IOB Flip Flops:                             24

Specific Feature Utilization:
  Number of RAMB16BWERs:                        32 out of      32  100
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       5 out of      16   31
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                  19 out of     248    7
    Number used as ILOGIC2s:                    19
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0
  Number of OLOGIC2/OSERDES2s:                   4 out of     248    1
    Number used as OLOGIC2s:                     4
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            5 out of      32   15
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 13 secs 
Finished initial Timing Analysis.  REAL time: 14 secs 

WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 30764 unrouted;      REAL time: 15 secs 

Phase  2  : 24780 unrouted;      REAL time: 17 secs 

Phase  3  : 11374 unrouted;      REAL time: 45 secs 

Phase  4  : 11374 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 46 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 11 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 11 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 11 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 11 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 11 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 14 secs 
Total REAL time to Router completion: 1 mins 14 secs 
Total CPU time to Router completion: 1 mins 1 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_66_6667MHz | BUFGMUX_X3Y13| No   | 1040 |  0.544     |  1.390      |
+---------------------+--------------+------+------+------------+-------------+
|vga_ip_0/vga_ip_0/US |              |      |      |            |             |
|ER_LOGIC_I/Mmux_vga_ |              |      |      |            |             |
|        data821_BUFG |  BUFGMUX_X2Y2| No   |   17 |  0.045     |  0.897      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0_CL |              |      |      |            |             |
|               KOUT1 |  BUFGMUX_X2Y3| No   |    5 |  0.027     |  0.891      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|            _Dbg_Clk |  BUFGMUX_X2Y1| No   |   65 |  0.060     |  0.907      |
+---------------------+--------------+------+------+------------+-------------+
|vga_ip_0/vga_ip_0/US |              |      |      |            |             |
|ER_LOGIC_I/vga_ena_B |              |      |      |            |             |
|                 UFG |  BUFGMUX_X2Y4| No   |    6 |  0.037     |  0.890      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|         _Dbg_Update |         Local|      |   21 |  2.820     |  3.668      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     1.383ns|    28.936ns|       0|           0
  G_PLL0_CLKOUT1 = PERIOD TIMEGRP         " | HOLD        |     0.427ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT1" TS_sys_clk_pin         * 0.2 |             |            |            |        |            
  5 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     3.519ns|    11.480ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.300ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         * 0.6 |             |            |            |        |            
  66666667 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  pin" 100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|      7.653ns|            0|            0|            0|       390556|
| TS_clock_generator_0_clock_gen|     40.000ns|     28.936ns|          N/A|            0|            0|          520|            0|
| erator_0_SIG_PLL0_CLKOUT1     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     15.000ns|     11.480ns|          N/A|            0|            0|       390036|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 18 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 20 secs 
Total CPU time to PAR completion: 1 mins 5 secs 

Peak Memory Usage:  339 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 20
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.2 - Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx16.nph' in environment
E:\Xilinx\14.2\ISE_DS\ISE\;E:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
--------------------------------------------------------------------------------
Release 14.2 Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.2\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx16,-3 (PRODUCTION 1.22 2012-07-09)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 390556 paths, 0 nets, and 16193 connections

Design statistics:
   Minimum period:  28.936ns (Maximum frequency:  34.559MHz)


Analysis completed Sat Dec 12 18:32:40 2015
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 25 secs 


xflow done!
touch __xps/system_routed
xilperl E:/Xilinx/14.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.2 - Bitgen P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx16.nph' in environment
E:\Xilinx\14.2\ISE_DS\ISE\;E:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
Opened constraints file system.pcf.

Sat Dec 12 18:32:53 2015

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   fpga_0_mem_bus_mux_0_MEM_OEN_pin_PULLUP is set but the tri state is not
   configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   fpga_0_mem_bus_mux_0_RAM_CEN_O_pin_PULLUP is set but the tri state is not
   configured. 
WARNING:PhysDesignRules:781 - PULLDOWN on an active net. PULLDOWN of comp
   fpga_0_mem_bus_mux_0_RAM_BEN_O_pin<0>_PULLDOWN is set but the tri state is
   not configured. 
WARNING:PhysDesignRules:781 - PULLDOWN on an active net. PULLDOWN of comp
   fpga_0_mem_bus_mux_0_RAM_BEN_O_pin<1>_PULLDOWN is set but the tri state is
   not configured. 
DRC detected 0 errors and 22 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Sat Dec 12 18:33:49 2015
 make -f system.make exporttosdk started...
Done!

********************************************************************************
At Local date and time: Sat Dec 12 18:33:53 2015
 xsdk.exe -hwspec F:\xps\Othello-28\lab_gobang_2\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.2 Build EDK_P.28xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Sat Dec 12 18:35:53 2015
 make -f system.make exporttosdk started...
make: Nothing to be done for `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Sat Dec 12 18:35:54 2015
 xsdk.exe -hwspec F:\xps\Othello-28\lab_gobang_2\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.2 Build EDK_P.28xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Sat Dec 12 18:37:34 2015
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse F:/xps/Othello-28/lab_gobang_2/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) DIP_Switches_8Bits	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x86500000-0x8653ffff) vga_ip_0	mb_plb
  (0x86a00000-0x86a0ffff) xps_ps2_0	mb_plb
  (0x87000000-0x87ffffff) Micron_RAM	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 6 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 77 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches_8Bits - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:Micron_RAM - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 117 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: vga_ip, INSTANCE:vga_ip_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   F:\xps\Othello-28\lab_gobang_2\pcores\vga_ip_v1_00_a\data\vga_ip_v2_1_0.mpd
   line 27 
INFO:EDK:4130 - IPNAME: vga_ip, INSTANCE:vga_ip_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   F:\xps\Othello-28\lab_gobang_2\pcores\vga_ip_v1_00_a\data\vga_ip_v2_1_0.mpd
   line 28 
INFO:EDK:4130 - IPNAME: vga_ip, INSTANCE:vga_ip_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   F:\xps\Othello-28\lab_gobang_2\pcores\vga_ip_v1_00_a\data\vga_ip_v2_1_0.mpd
   line 29 
INFO:EDK:4130 - IPNAME: xps_ps2, INSTANCE:xps_ps2_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ps2_v1_01_b\data
   \xps_ps2_v2_1_0.mpd line 80 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - F:\xps\Othello-28\lab_gobang_2\system.mhs line 225 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 45 - Copying cache implementation
netlist
IPNAME:plb_v46 INSTANCE:mb_plb - F:\xps\Othello-28\lab_gobang_2\system.mhs line
58 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - F:\xps\Othello-28\lab_gobang_2\system.mhs line 65
- Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - F:\xps\Othello-28\lab_gobang_2\system.mhs line 72
- Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 79 - Copying cache implementation
netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 88 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:lmb_bram - F:\xps\Othello-28\lab_gobang_2\system.mhs
line 97 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 104 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:dip_switches_8bits -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 118 - Copying cache
implementation netlist
IPNAME:xps_mch_emc INSTANCE:micron_ram -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 131 - Copying cache
implementation netlist
IPNAME:mem_bus_mux INSTANCE:mem_bus_mux_0 -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 161 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - F:\xps\Othello-28\lab_gobang_2\system.mhs line 203 -
Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 215 - Copying cache
implementation netlist
IPNAME:vga_ip INSTANCE:vga_ip_0 - F:\xps\Othello-28\lab_gobang_2\system.mhs line
228 - Copying cache implementation netlist
IPNAME:xps_ps2 INSTANCE:xps_ps2_0 - F:\xps\Othello-28\lab_gobang_2\system.mhs
line 243 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - F:\xps\Othello-28\lab_gobang_2\system.mhs
line 97 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 186 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 - F:\xps\Othello-28\lab_gobang_2\system.mhs line 186
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:vga_ip_0 - F:\xps\Othello-28\lab_gobang_2\system.mhs line 228 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 186 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: E:\Xilinx\14.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"F:/xps/Othello-28/lab_gobang_2/implementation/clock_generator_0_wrapper/system_
clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 78.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
Done!

********************************************************************************
At Local date and time: Sat Dec 12 18:41:31 2015
 make -f system.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
Release 14.2 - Xflow P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File: F:/xps/Othello-28/lab_gobang_2/implementation/fpga.flw 
Using Option File(s): 
 F:/xps/Othello-28/lab_gobang_2/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx16csg324-3 -nt timestamp -bm system.bmm
"F:/xps/Othello-28/lab_gobang_2/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: E:\Xilinx\14.2\ISE_DS\ISE\bin\nt\unwrapped\ngdbuild.exe -p
xc6slx16csg324-3 -nt timestamp -bm system.bmm
F:/xps/Othello-28/lab_gobang_2/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "F:/xps/Othello-28/lab_gobang_2/implementation/system.ngc" ...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_dip_switches_8bits_wrapper
.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_rs232_uart_1_wrapper.ngc".
..
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_clock_generator_0_wrapper.
ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_proc_sys_reset_0_wrapper.n
gc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_microblaze_0_wrapper.ngc".
..
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_mb_plb_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_ilmb_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_dlmb_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_dlmb_cntlr_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_ilmb_cntlr_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_micron_ram_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_mdm_0_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_vga_ip_0_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_xps_ps2_0_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_lmb_bram_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_mem_bus_mux_0_wrapper.ngc"
...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1" TS_sys_clk_pin
   * 0.25 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 0.666666667 HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND
   _WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND
   _RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SI
   ZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_
   SIZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDS
   UB_GEN[5].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSU
   B_GEN[5].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[31].AD
   DRESS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[30].AD
   DRESS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/MEM_STEER_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_
   CNT_GEN.RDDATA_EN_GEN_ASYNC[3].RDDATA_EN_REG_ASYNC' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/MEM_STEER_I/ASYNC_MEM_RDACK_GEN.AALIGN_PIPE
   _GEN[1].AALIGN_PIPE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/MEM_STATE_MACHINE_I/READ_COMPLETE_PIPE_GEN[
   6].READ_COMPLETE_PIPE' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  12

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  47 sec
Total CPU time to NGDBUILD completion:   38 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.2 - Map P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx16csg324-3".
Mapping design into LUTs...
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_MOSI_QUAD_SPI_pin connected to
   top level port fpga_0_mem_bus_mux_0_MOSI_QUAD_SPI_pin has been removed.
Writing file system_map.ngm...
Running directed packing...
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_0" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_1" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_2" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_3" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_4" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_5" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_6" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_7" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_8" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_9" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_0" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_1" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_2" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_3" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_4" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_5" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_6" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_7" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_8" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_9" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_10" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_11" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_12" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_13" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_14" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_15" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_10" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_11" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_12" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_13" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_14" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_15" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 30 secs 
Total CPU  time at the beginning of Placer: 24 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:22659a0) REAL time: 33 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:22659a0) REAL time: 34 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:c2a21b80) REAL time: 34 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:842899e0) REAL time: 41 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:842899e0) REAL time: 41 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:842899e0) REAL time: 41 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:842899e0) REAL time: 42 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:842899e0) REAL time: 42 secs 

Phase 9.8  Global Placement
......................
..............................................................
................................................................................................................................................................................................................
................................................................................................................................................................................................................
.................................................................................................................
Phase 9.8  Global Placement (Checksum:7645628e) REAL time: 2 mins 12 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:7645628e) REAL time: 2 mins 12 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:72d3434f) REAL time: 2 mins 31 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:72d3434f) REAL time: 2 mins 31 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:39773eed) REAL time: 2 mins 32 secs 

Total REAL time to Placer completion: 2 mins 33 secs 
Total CPU  time to Placer completion: 1 mins 42 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   67
Slice Logic Utilization:
  Number of Slice Registers:                 2,623 out of  18,224   14
    Number used as Flip Flops:               2,562
    Number used as Latches:                     53
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                8
  Number of Slice LUTs:                      4,496 out of   9,112   49
    Number used as logic:                    4,281 out of   9,112   46
      Number using O6 output only:           2,794
      Number using O5 output only:             128
      Number using O5 and O6:                1,359
      Number used as ROM:                        0
    Number used as Memory:                     161 out of   2,176    7
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:            97
        Number using O6 output only:            22
        Number using O5 output only:             1
        Number using O5 and O6:                 74
    Number used exclusively as route-thrus:     54
      Number with same-slice register load:     40
      Number with same-slice carry load:        14
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,544 out of   2,278   67
  Nummber of MUXCYs used:                    1,504 out of   4,556   33
  Number of LUT Flip Flop pairs used:        5,070
    Number with an unused Flip Flop:         2,630 out of   5,070   51
    Number with an unused LUT:                 574 out of   5,070   11
    Number of fully used LUT-FF pairs:       1,866 out of   5,070   36
    Number of unique control sets:             167
    Number of slice register sites lost
      to control set restrictions:             662 out of  18,224    3

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        83 out of     232   35
    Number of LOCed IOBs:                       83 out of      83  100
    IOB Flip Flops:                             24

Specific Feature Utilization:
  Number of RAMB16BWERs:                        32 out of      32  100
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       5 out of      16   31
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                  19 out of     248    7
    Number used as ILOGIC2s:                    19
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0
  Number of OLOGIC2/OSERDES2s:                   4 out of     248    1
    Number used as OLOGIC2s:                     4
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            5 out of      32   15
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.98

Peak Memory Usage:  343 MB
Total REAL time to MAP completion:  2 mins 41 secs 
Total CPU time to MAP completion:   1 mins 49 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.2 - par P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <E:/Xilinx/14.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx16.nph' in environment
E:\Xilinx\14.2\ISE_DS\ISE\;E:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.22 2012-07-09".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 2,623 out of  18,224   14
    Number used as Flip Flops:               2,562
    Number used as Latches:                     53
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                8
  Number of Slice LUTs:                      4,496 out of   9,112   49
    Number used as logic:                    4,281 out of   9,112   46
      Number using O6 output only:           2,794
      Number using O5 output only:             128
      Number using O5 and O6:                1,359
      Number used as ROM:                        0
    Number used as Memory:                     161 out of   2,176    7
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:            97
        Number using O6 output only:            22
        Number using O5 output only:             1
        Number using O5 and O6:                 74
    Number used exclusively as route-thrus:     54
      Number with same-slice register load:     40
      Number with same-slice carry load:        14
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,544 out of   2,278   67
  Nummber of MUXCYs used:                    1,504 out of   4,556   33
  Number of LUT Flip Flop pairs used:        5,070
    Number with an unused Flip Flop:         2,630 out of   5,070   51
    Number with an unused LUT:                 574 out of   5,070   11
    Number of fully used LUT-FF pairs:       1,866 out of   5,070   36
    Number of slice register sites lost
      to control set restrictions:               0 out of  18,224    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        83 out of     232   35
    Number of LOCed IOBs:                       83 out of      83  100
    IOB Flip Flops:                             24

Specific Feature Utilization:
  Number of RAMB16BWERs:                        32 out of      32  100
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       5 out of      16   31
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                  19 out of     248    7
    Number used as ILOGIC2s:                    19
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0
  Number of OLOGIC2/OSERDES2s:                   4 out of     248    1
    Number used as OLOGIC2s:                     4
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            5 out of      32   15
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 13 secs 
Finished initial Timing Analysis.  REAL time: 14 secs 

WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 30700 unrouted;      REAL time: 15 secs 

Phase  2  : 24743 unrouted;      REAL time: 18 secs 

Phase  3  : 11551 unrouted;      REAL time: 42 secs 

Phase  4  : 11551 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 44 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 11 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 11 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 11 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 11 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 11 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 14 secs 
Total REAL time to Router completion: 1 mins 14 secs 
Total CPU time to Router completion: 1 mins 3 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_66_6667MHz | BUFGMUX_X3Y13| No   | 1014 |  0.544     |  1.390      |
+---------------------+--------------+------+------+------------+-------------+
|vga_ip_0/vga_ip_0/US |              |      |      |            |             |
|ER_LOGIC_I/Mmux_vga_ |              |      |      |            |             |
|        data721_BUFG |  BUFGMUX_X2Y2| No   |   17 |  0.048     |  0.898      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0_CL |              |      |      |            |             |
|               KOUT1 |  BUFGMUX_X2Y3| No   |    5 |  0.029     |  0.875      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|            _Dbg_Clk |  BUFGMUX_X2Y1| No   |   63 |  0.061     |  0.908      |
+---------------------+--------------+------+------+------------+-------------+
|vga_ip_0/vga_ip_0/US |              |      |      |            |             |
|ER_LOGIC_I/vga_ena_B |              |      |      |            |             |
|                 UFG |  BUFGMUX_X2Y4| No   |    6 |  0.027     |  0.873      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|         _Dbg_Update |         Local|      |   21 |  2.307     |  3.756      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.531ns|    35.752ns|       0|           0
  G_PLL0_CLKOUT1 = PERIOD TIMEGRP         " | HOLD        |     0.447ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT1" TS_sys_clk_pin         * 0.2 |             |            |            |        |            
  5 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     4.385ns|    10.614ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.319ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         * 0.6 |             |            |            |        |            
  66666667 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  pin" 100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|      8.938ns|            0|            0|            0|       390556|
| TS_clock_generator_0_clock_gen|     40.000ns|     35.752ns|          N/A|            0|            0|          520|            0|
| erator_0_SIG_PLL0_CLKOUT1     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     15.000ns|     10.614ns|          N/A|            0|            0|       390036|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 18 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 18 secs 
Total CPU time to PAR completion: 1 mins 7 secs 

Peak Memory Usage:  339 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 20
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.2 - Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx16.nph' in environment
E:\Xilinx\14.2\ISE_DS\ISE\;E:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
--------------------------------------------------------------------------------
Release 14.2 Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.2\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx16,-3 (PRODUCTION 1.22 2012-07-09)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 390556 paths, 0 nets, and 16136 connections

Design statistics:
   Minimum period:  35.752ns (Maximum frequency:  27.970MHz)


Analysis completed Sat Dec 12 18:46:55 2015
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 20 secs 


xflow done!
touch __xps/system_routed
xilperl E:/Xilinx/14.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.2 - Bitgen P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx16.nph' in environment
E:\Xilinx\14.2\ISE_DS\ISE\;E:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
Opened constraints file system.pcf.

Sat Dec 12 18:47:07 2015

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   fpga_0_mem_bus_mux_0_MEM_OEN_pin_PULLUP is set but the tri state is not
   configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   fpga_0_mem_bus_mux_0_RAM_CEN_O_pin_PULLUP is set but the tri state is not
   configured. 
WARNING:PhysDesignRules:781 - PULLDOWN on an active net. PULLDOWN of comp
   fpga_0_mem_bus_mux_0_RAM_BEN_O_pin<0>_PULLDOWN is set but the tri state is
   not configured. 
WARNING:PhysDesignRules:781 - PULLDOWN on an active net. PULLDOWN of comp
   fpga_0_mem_bus_mux_0_RAM_BEN_O_pin<1>_PULLDOWN is set but the tri state is
   not configured. 
DRC detected 0 errors and 22 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Sat Dec 12 18:50:00 2015
 make -f system.make exporttosdk started...
Done!

********************************************************************************
At Local date and time: Sat Dec 12 18:50:01 2015
 xsdk.exe -hwspec F:\xps\Othello-28\lab_gobang_2\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.2 Build EDK_P.28xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Sat Dec 12 18:52:32 2015
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse F:/xps/Othello-28/lab_gobang_2/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) DIP_Switches_8Bits	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x86500000-0x8653ffff) vga_ip_0	mb_plb
  (0x86a00000-0x86a0ffff) xps_ps2_0	mb_plb
  (0x87000000-0x87ffffff) Micron_RAM	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 6 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 77 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches_8Bits - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:Micron_RAM - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 117 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: vga_ip, INSTANCE:vga_ip_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   F:\xps\Othello-28\lab_gobang_2\pcores\vga_ip_v1_00_a\data\vga_ip_v2_1_0.mpd
   line 27 
INFO:EDK:4130 - IPNAME: vga_ip, INSTANCE:vga_ip_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   F:\xps\Othello-28\lab_gobang_2\pcores\vga_ip_v1_00_a\data\vga_ip_v2_1_0.mpd
   line 28 
INFO:EDK:4130 - IPNAME: vga_ip, INSTANCE:vga_ip_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   F:\xps\Othello-28\lab_gobang_2\pcores\vga_ip_v1_00_a\data\vga_ip_v2_1_0.mpd
   line 29 
INFO:EDK:4130 - IPNAME: xps_ps2, INSTANCE:xps_ps2_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ps2_v1_01_b\data
   \xps_ps2_v2_1_0.mpd line 80 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - F:\xps\Othello-28\lab_gobang_2\system.mhs line 225 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 45 - Copying cache implementation
netlist
IPNAME:plb_v46 INSTANCE:mb_plb - F:\xps\Othello-28\lab_gobang_2\system.mhs line
58 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - F:\xps\Othello-28\lab_gobang_2\system.mhs line 65
- Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - F:\xps\Othello-28\lab_gobang_2\system.mhs line 72
- Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 79 - Copying cache implementation
netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 88 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:lmb_bram - F:\xps\Othello-28\lab_gobang_2\system.mhs
line 97 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 104 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:dip_switches_8bits -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 118 - Copying cache
implementation netlist
IPNAME:xps_mch_emc INSTANCE:micron_ram -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 131 - Copying cache
implementation netlist
IPNAME:mem_bus_mux INSTANCE:mem_bus_mux_0 -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 161 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - F:\xps\Othello-28\lab_gobang_2\system.mhs line 203 -
Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 215 - Copying cache
implementation netlist
IPNAME:vga_ip INSTANCE:vga_ip_0 - F:\xps\Othello-28\lab_gobang_2\system.mhs line
228 - Copying cache implementation netlist
IPNAME:xps_ps2 INSTANCE:xps_ps2_0 - F:\xps\Othello-28\lab_gobang_2\system.mhs
line 243 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - F:\xps\Othello-28\lab_gobang_2\system.mhs
line 97 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 186 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 - F:\xps\Othello-28\lab_gobang_2\system.mhs line 186
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:vga_ip_0 - F:\xps\Othello-28\lab_gobang_2\system.mhs line 228 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 186 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: E:\Xilinx\14.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"F:/xps/Othello-28/lab_gobang_2/implementation/clock_generator_0_wrapper/system_
clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 72.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
Done!

********************************************************************************
At Local date and time: Sat Dec 12 18:54:57 2015
 make -f system.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
Release 14.2 - Xflow P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File: F:/xps/Othello-28/lab_gobang_2/implementation/fpga.flw 
Using Option File(s): 
 F:/xps/Othello-28/lab_gobang_2/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx16csg324-3 -nt timestamp -bm system.bmm
"F:/xps/Othello-28/lab_gobang_2/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: E:\Xilinx\14.2\ISE_DS\ISE\bin\nt\unwrapped\ngdbuild.exe -p
xc6slx16csg324-3 -nt timestamp -bm system.bmm
F:/xps/Othello-28/lab_gobang_2/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "F:/xps/Othello-28/lab_gobang_2/implementation/system.ngc" ...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_dip_switches_8bits_wrapper
.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_rs232_uart_1_wrapper.ngc".
..
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_clock_generator_0_wrapper.
ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_proc_sys_reset_0_wrapper.n
gc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_microblaze_0_wrapper.ngc".
..
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_mb_plb_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_ilmb_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_dlmb_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_dlmb_cntlr_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_ilmb_cntlr_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_micron_ram_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_mdm_0_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_vga_ip_0_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_xps_ps2_0_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_lmb_bram_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_mem_bus_mux_0_wrapper.ngc"
...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1" TS_sys_clk_pin
   * 0.25 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 0.666666667 HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND
   _WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND
   _RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SI
   ZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_
   SIZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDS
   UB_GEN[5].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSU
   B_GEN[5].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[31].AD
   DRESS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[30].AD
   DRESS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/MEM_STEER_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_
   CNT_GEN.RDDATA_EN_GEN_ASYNC[3].RDDATA_EN_REG_ASYNC' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/MEM_STEER_I/ASYNC_MEM_RDACK_GEN.AALIGN_PIPE
   _GEN[1].AALIGN_PIPE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/MEM_STATE_MACHINE_I/READ_COMPLETE_PIPE_GEN[
   6].READ_COMPLETE_PIPE' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  12

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  38 sec
Total CPU time to NGDBUILD completion:   35 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.2 - Map P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx16csg324-3".
Mapping design into LUTs...
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_MOSI_QUAD_SPI_pin connected to
   top level port fpga_0_mem_bus_mux_0_MOSI_QUAD_SPI_pin has been removed.
Writing file system_map.ngm...
Running directed packing...
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_0" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_1" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_2" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_3" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_4" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_5" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_6" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_7" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_8" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_9" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_0" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_1" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_2" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_3" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_4" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_5" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_6" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_7" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_8" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_9" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_10" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_11" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_12" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_13" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_14" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_15" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_10" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_11" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_12" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_13" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_14" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_15" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 24 secs 
Total CPU  time at the beginning of Placer: 23 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:a193e7b8) REAL time: 26 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:a193e7b8) REAL time: 27 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:7b518fd8) REAL time: 27 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:20473273) REAL time: 34 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:20473273) REAL time: 34 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:20473273) REAL time: 34 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:20473273) REAL time: 34 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:20473273) REAL time: 34 secs 

Phase 9.8  Global Placement
.......................
...........................................................................
...........................................................................................................................................................................................
...................................................................................................................................................................................
..........................................................
Phase 9.8  Global Placement (Checksum:a291e37d) REAL time: 1 mins 26 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:a291e37d) REAL time: 1 mins 26 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:e6369999) REAL time: 1 mins 37 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:e6369999) REAL time: 1 mins 38 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:cb70e361) REAL time: 1 mins 38 secs 

Total REAL time to Placer completion: 1 mins 39 secs 
Total CPU  time to Placer completion: 1 mins 33 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   67
Slice Logic Utilization:
  Number of Slice Registers:                 2,623 out of  18,224   14
    Number used as Flip Flops:               2,562
    Number used as Latches:                     53
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                8
  Number of Slice LUTs:                      4,507 out of   9,112   49
    Number used as logic:                    4,282 out of   9,112   46
      Number using O6 output only:           2,797
      Number using O5 output only:             128
      Number using O5 and O6:                1,357
      Number used as ROM:                        0
    Number used as Memory:                     161 out of   2,176    7
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:            97
        Number using O6 output only:            22
        Number using O5 output only:             1
        Number using O5 and O6:                 74
    Number used exclusively as route-thrus:     64
      Number with same-slice register load:     50
      Number with same-slice carry load:        14
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,602 out of   2,278   70
  Nummber of MUXCYs used:                    1,504 out of   4,556   33
  Number of LUT Flip Flop pairs used:        5,078
    Number with an unused Flip Flop:         2,642 out of   5,078   52
    Number with an unused LUT:                 571 out of   5,078   11
    Number of fully used LUT-FF pairs:       1,865 out of   5,078   36
    Number of unique control sets:             167
    Number of slice register sites lost
      to control set restrictions:             662 out of  18,224    3

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        83 out of     232   35
    Number of LOCed IOBs:                       83 out of      83  100
    IOB Flip Flops:                             24

Specific Feature Utilization:
  Number of RAMB16BWERs:                        32 out of      32  100
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       5 out of      16   31
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                  19 out of     248    7
    Number used as ILOGIC2s:                    19
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0
  Number of OLOGIC2/OSERDES2s:                   4 out of     248    1
    Number used as OLOGIC2s:                     4
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            5 out of      32   15
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.98

Peak Memory Usage:  355 MB
Total REAL time to MAP completion:  1 mins 45 secs 
Total CPU time to MAP completion:   1 mins 40 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.2 - par P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <E:/Xilinx/14.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx16.nph' in environment
E:\Xilinx\14.2\ISE_DS\ISE\;E:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.22 2012-07-09".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 2,623 out of  18,224   14
    Number used as Flip Flops:               2,562
    Number used as Latches:                     53
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                8
  Number of Slice LUTs:                      4,507 out of   9,112   49
    Number used as logic:                    4,282 out of   9,112   46
      Number using O6 output only:           2,797
      Number using O5 output only:             128
      Number using O5 and O6:                1,357
      Number used as ROM:                        0
    Number used as Memory:                     161 out of   2,176    7
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:            97
        Number using O6 output only:            22
        Number using O5 output only:             1
        Number using O5 and O6:                 74
    Number used exclusively as route-thrus:     64
      Number with same-slice register load:     50
      Number with same-slice carry load:        14
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,602 out of   2,278   70
  Nummber of MUXCYs used:                    1,504 out of   4,556   33
  Number of LUT Flip Flop pairs used:        5,078
    Number with an unused Flip Flop:         2,642 out of   5,078   52
    Number with an unused LUT:                 571 out of   5,078   11
    Number of fully used LUT-FF pairs:       1,865 out of   5,078   36
    Number of slice register sites lost
      to control set restrictions:               0 out of  18,224    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        83 out of     232   35
    Number of LOCed IOBs:                       83 out of      83  100
    IOB Flip Flops:                             24

Specific Feature Utilization:
  Number of RAMB16BWERs:                        32 out of      32  100
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       5 out of      16   31
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                  19 out of     248    7
    Number used as ILOGIC2s:                    19
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0
  Number of OLOGIC2/OSERDES2s:                   4 out of     248    1
    Number used as OLOGIC2s:                     4
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            5 out of      32   15
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 11 secs 
Finished initial Timing Analysis.  REAL time: 11 secs 

WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 30721 unrouted;      REAL time: 12 secs 

Phase  2  : 24769 unrouted;      REAL time: 14 secs 

Phase  3  : 11142 unrouted;      REAL time: 43 secs 

Phase  4  : 11142 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 45 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 9 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 9 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 9 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 9 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 9 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 12 secs 
Total REAL time to Router completion: 1 mins 12 secs 
Total CPU time to Router completion: 1 mins 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_66_6667MHz |  BUFGMUX_X2Y2| No   | 1025 |  0.548     |  1.395      |
+---------------------+--------------+------+------+------------+-------------+
|vga_ip_0/vga_ip_0/US |              |      |      |            |             |
|ER_LOGIC_I/vga_data< |              |      |      |            |             |
|           7>21_BUFG |  BUFGMUX_X2Y3| No   |   17 |  0.038     |  0.896      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0_CL |              |      |      |            |             |
|               KOUT1 | BUFGMUX_X3Y13| No   |    5 |  0.012     |  0.864      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|            _Dbg_Clk |  BUFGMUX_X2Y1| No   |   59 |  0.061     |  0.908      |
+---------------------+--------------+------+------+------------+-------------+
|vga_ip_0/vga_ip_0/US |              |      |      |            |             |
|ER_LOGIC_I/vga_ena_B |              |      |      |            |             |
|                 UFG |  BUFGMUX_X2Y4| No   |    6 |  0.019     |  0.869      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|         _Dbg_Update |         Local|      |   21 |  2.342     |  3.276      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.508ns|    35.936ns|       0|           0
  G_PLL0_CLKOUT1 = PERIOD TIMEGRP         " | HOLD        |     0.458ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT1" TS_sys_clk_pin         * 0.2 |             |            |            |        |            
  5 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     3.914ns|    11.085ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.286ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         * 0.6 |             |            |            |        |            
  66666667 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  pin" 100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|      8.984ns|            0|            0|            0|       390556|
| TS_clock_generator_0_clock_gen|     40.000ns|     35.936ns|          N/A|            0|            0|          520|            0|
| erator_0_SIG_PLL0_CLKOUT1     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     15.000ns|     11.085ns|          N/A|            0|            0|       390036|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 18 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 16 secs 
Total CPU time to PAR completion: 1 mins 4 secs 

Peak Memory Usage:  339 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 20
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Trying to terminate Process...
Done!

********************************************************************************
At Local date and time: Sat Dec 12 19:09:19 2015
 make -f system.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
Release 14.2 - Xflow P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File: F:/xps/Othello-28/lab_gobang_2/implementation/fpga.flw 
Using Option File(s): 
 F:/xps/Othello-28/lab_gobang_2/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx16csg324-3 -nt timestamp -bm system.bmm
"F:/xps/Othello-28/lab_gobang_2/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: E:\Xilinx\14.2\ISE_DS\ISE\bin\nt\unwrapped\ngdbuild.exe -p
xc6slx16csg324-3 -nt timestamp -bm system.bmm
F:/xps/Othello-28/lab_gobang_2/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "F:/xps/Othello-28/lab_gobang_2/implementation/system.ngc" ...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_dip_switches_8bits_wrapper
.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_rs232_uart_1_wrapper.ngc".
..
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_clock_generator_0_wrapper.
ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_proc_sys_reset_0_wrapper.n
gc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_microblaze_0_wrapper.ngc".
..
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_mb_plb_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_ilmb_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_dlmb_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_dlmb_cntlr_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_ilmb_cntlr_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_micron_ram_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_mdm_0_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_vga_ip_0_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_xps_ps2_0_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_lmb_bram_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_mem_bus_mux_0_wrapper.ngc"
...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1" TS_sys_clk_pin
   * 0.25 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 0.666666667 HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND
   _WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND
   _RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SI
   ZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_
   SIZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDS
   UB_GEN[5].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSU
   B_GEN[5].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[31].AD
   DRESS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[30].AD
   DRESS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/MEM_STEER_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_
   CNT_GEN.RDDATA_EN_GEN_ASYNC[3].RDDATA_EN_REG_ASYNC' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/MEM_STEER_I/ASYNC_MEM_RDACK_GEN.AALIGN_PIPE
   _GEN[1].AALIGN_PIPE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/MEM_STATE_MACHINE_I/READ_COMPLETE_PIPE_GEN[
   6].READ_COMPLETE_PIPE' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  12

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  39 sec
Total CPU time to NGDBUILD completion:   34 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.2 - Map P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx16csg324-3".
Mapping design into LUTs...
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_MOSI_QUAD_SPI_pin connected to
   top level port fpga_0_mem_bus_mux_0_MOSI_QUAD_SPI_pin has been removed.
Writing file system_map.ngm...
Running directed packing...
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_0" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_1" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_2" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_3" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_4" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_5" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_6" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_7" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_8" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_9" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_0" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_1" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_2" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_3" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_4" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_5" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_6" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_7" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_8" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_9" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_10" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_11" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_12" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_13" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_14" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_15" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_10" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_11" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_12" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_13" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_14" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_15" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 25 secs 
Total CPU  time at the beginning of Placer: 22 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:a193e7b8) REAL time: 27 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:a193e7b8) REAL time: 28 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:7b518fd8) REAL time: 28 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:20473273) REAL time: 35 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:20473273) REAL time: 35 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:20473273) REAL time: 35 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:20473273) REAL time: 35 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:20473273) REAL time: 35 secs 

Phase 9.8  Global Placement
.......................
...........................................................................
...........................................................................................................................................................................................
...................................................................................................................................................................................
..........................................................
Phase 9.8  Global Placement (Checksum:a291e37d) REAL time: 1 mins 30 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:a291e37d) REAL time: 1 mins 30 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:e6369999) REAL time: 1 mins 42 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:e6369999) REAL time: 1 mins 42 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:cb70e361) REAL time: 1 mins 42 secs 

Total REAL time to Placer completion: 1 mins 43 secs 
Total CPU  time to Placer completion: 1 mins 30 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   67
Slice Logic Utilization:
  Number of Slice Registers:                 2,623 out of  18,224   14
    Number used as Flip Flops:               2,562
    Number used as Latches:                     53
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                8
  Number of Slice LUTs:                      4,507 out of   9,112   49
    Number used as logic:                    4,282 out of   9,112   46
      Number using O6 output only:           2,797
      Number using O5 output only:             128
      Number using O5 and O6:                1,357
      Number used as ROM:                        0
    Number used as Memory:                     161 out of   2,176    7
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:            97
        Number using O6 output only:            22
        Number using O5 output only:             1
        Number using O5 and O6:                 74
    Number used exclusively as route-thrus:     64
      Number with same-slice register load:     50
      Number with same-slice carry load:        14
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,602 out of   2,278   70
  Nummber of MUXCYs used:                    1,504 out of   4,556   33
  Number of LUT Flip Flop pairs used:        5,078
    Number with an unused Flip Flop:         2,642 out of   5,078   52
    Number with an unused LUT:                 571 out of   5,078   11
    Number of fully used LUT-FF pairs:       1,865 out of   5,078   36
    Number of unique control sets:             167
    Number of slice register sites lost
      to control set restrictions:             662 out of  18,224    3

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        83 out of     232   35
    Number of LOCed IOBs:                       83 out of      83  100
    IOB Flip Flops:                             24

Specific Feature Utilization:
  Number of RAMB16BWERs:                        32 out of      32  100
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       5 out of      16   31
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                  19 out of     248    7
    Number used as ILOGIC2s:                    19
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0
  Number of OLOGIC2/OSERDES2s:                   4 out of     248    1
    Number used as OLOGIC2s:                     4
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            5 out of      32   15
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.98

Peak Memory Usage:  356 MB
Total REAL time to MAP completion:  1 mins 50 secs 
Total CPU time to MAP completion:   1 mins 37 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.2 - par P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <E:/Xilinx/14.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx16.nph' in environment
E:\Xilinx\14.2\ISE_DS\ISE\;E:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.22 2012-07-09".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 2,623 out of  18,224   14
    Number used as Flip Flops:               2,562
    Number used as Latches:                     53
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                8
  Number of Slice LUTs:                      4,507 out of   9,112   49
    Number used as logic:                    4,282 out of   9,112   46
      Number using O6 output only:           2,797
      Number using O5 output only:             128
      Number using O5 and O6:                1,357
      Number used as ROM:                        0
    Number used as Memory:                     161 out of   2,176    7
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:            97
        Number using O6 output only:            22
        Number using O5 output only:             1
        Number using O5 and O6:                 74
    Number used exclusively as route-thrus:     64
      Number with same-slice register load:     50
      Number with same-slice carry load:        14
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,602 out of   2,278   70
  Nummber of MUXCYs used:                    1,504 out of   4,556   33
  Number of LUT Flip Flop pairs used:        5,078
    Number with an unused Flip Flop:         2,642 out of   5,078   52
    Number with an unused LUT:                 571 out of   5,078   11
    Number of fully used LUT-FF pairs:       1,865 out of   5,078   36
    Number of slice register sites lost
      to control set restrictions:               0 out of  18,224    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        83 out of     232   35
    Number of LOCed IOBs:                       83 out of      83  100
    IOB Flip Flops:                             24

Specific Feature Utilization:
  Number of RAMB16BWERs:                        32 out of      32  100
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       5 out of      16   31
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                  19 out of     248    7
    Number used as ILOGIC2s:                    19
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0
  Number of OLOGIC2/OSERDES2s:                   4 out of     248    1
    Number used as OLOGIC2s:                     4
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            5 out of      32   15
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 11 secs 
Finished initial Timing Analysis.  REAL time: 12 secs 

WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 30721 unrouted;      REAL time: 12 secs 

Phase  2  : 24769 unrouted;      REAL time: 15 secs 

Phase  3  : 11142 unrouted;      REAL time: 49 secs 

Phase  4  : 11142 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 51 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 23 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 23 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 23 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 23 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 23 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 26 secs 
Total REAL time to Router completion: 1 mins 26 secs 
Total CPU time to Router completion: 1 mins 7 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_66_6667MHz |  BUFGMUX_X2Y2| No   | 1025 |  0.548     |  1.395      |
+---------------------+--------------+------+------+------------+-------------+
|vga_ip_0/vga_ip_0/US |              |      |      |            |             |
|ER_LOGIC_I/vga_data< |              |      |      |            |             |
|           7>21_BUFG |  BUFGMUX_X2Y3| No   |   17 |  0.038     |  0.896      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0_CL |              |      |      |            |             |
|               KOUT1 | BUFGMUX_X3Y13| No   |    5 |  0.012     |  0.864      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|            _Dbg_Clk |  BUFGMUX_X2Y1| No   |   59 |  0.061     |  0.908      |
+---------------------+--------------+------+------+------------+-------------+
|vga_ip_0/vga_ip_0/US |              |      |      |            |             |
|ER_LOGIC_I/vga_ena_B |              |      |      |            |             |
|                 UFG |  BUFGMUX_X2Y4| No   |    6 |  0.019     |  0.869      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|         _Dbg_Update |         Local|      |   21 |  2.342     |  3.276      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.508ns|    35.936ns|       0|           0
  G_PLL0_CLKOUT1 = PERIOD TIMEGRP         " | HOLD        |     0.458ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT1" TS_sys_clk_pin         * 0.2 |             |            |            |        |            
  5 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     3.914ns|    11.085ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.286ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         * 0.6 |             |            |            |        |            
  66666667 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  pin" 100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|      8.984ns|            0|            0|            0|       390556|
| TS_clock_generator_0_clock_gen|     40.000ns|     35.936ns|          N/A|            0|            0|          520|            0|
| erator_0_SIG_PLL0_CLKOUT1     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     15.000ns|     11.085ns|          N/A|            0|            0|       390036|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 18 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 36 secs 
Total CPU time to PAR completion: 1 mins 11 secs 

Peak Memory Usage:  339 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 20
Number of info messages: 0

Writing design to file system.ncd



PAR done!
ERROR:Xflow - par: 
ERROR:Xflow:42 - Aborting flow execution... 
make: *** [__xps/system_routed]  1
Done!

********************************************************************************
At Local date and time: Sat Dec 12 19:16:08 2015
 make -f system.make netlist started...
make: Nothing to be done for `netlist'.
Done!

********************************************************************************
At Local date and time: Sat Dec 12 19:16:13 2015
 make -f system.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
Release 14.2 - Xflow P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File: F:/xps/Othello-28/lab_gobang_2/implementation/fpga.flw 
Using Option File(s): 
 F:/xps/Othello-28/lab_gobang_2/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx16csg324-3 -nt timestamp -bm system.bmm
"F:/xps/Othello-28/lab_gobang_2/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: E:\Xilinx\14.2\ISE_DS\ISE\bin\nt\unwrapped\ngdbuild.exe -p
xc6slx16csg324-3 -nt timestamp -bm system.bmm
F:/xps/Othello-28/lab_gobang_2/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "F:/xps/Othello-28/lab_gobang_2/implementation/system.ngc" ...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_dip_switches_8bits_wrapper
.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_rs232_uart_1_wrapper.ngc".
..
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_clock_generator_0_wrapper.
ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_proc_sys_reset_0_wrapper.n
gc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_microblaze_0_wrapper.ngc".
..
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_mb_plb_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_ilmb_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_dlmb_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_dlmb_cntlr_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_ilmb_cntlr_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_micron_ram_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_mdm_0_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_vga_ip_0_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_xps_ps2_0_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_lmb_bram_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_mem_bus_mux_0_wrapper.ngc"
...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1" TS_sys_clk_pin
   * 0.25 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 0.666666667 HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND
   _WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND
   _RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SI
   ZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_
   SIZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDS
   UB_GEN[5].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSU
   B_GEN[5].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[31].AD
   DRESS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[30].AD
   DRESS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/MEM_STEER_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_
   CNT_GEN.RDDATA_EN_GEN_ASYNC[3].RDDATA_EN_REG_ASYNC' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/MEM_STEER_I/ASYNC_MEM_RDACK_GEN.AALIGN_PIPE
   _GEN[1].AALIGN_PIPE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/MEM_STATE_MACHINE_I/READ_COMPLETE_PIPE_GEN[
   6].READ_COMPLETE_PIPE' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  12

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  52 sec
Total CPU time to NGDBUILD completion:   39 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.2 - Map P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx16csg324-3".
Mapping design into LUTs...
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_MOSI_QUAD_SPI_pin connected to
   top level port fpga_0_mem_bus_mux_0_MOSI_QUAD_SPI_pin has been removed.
Writing file system_map.ngm...
Running directed packing...
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_0" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_1" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_2" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_3" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_4" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_5" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_6" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_7" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_8" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_9" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_0" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_1" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_2" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_3" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_4" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_5" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_6" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_7" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_8" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_9" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_10" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_11" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_12" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_13" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_14" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_15" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_10" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_11" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_12" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_13" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_14" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_15" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
Running delay-based LUT packing...
Trying to terminate Process...
Done!
Writing filter settings....
Done writing filter settings to:
	F:\xps\Othello-28\lab_gobang_2\etc\system.filters
Done writing Tab View settings to:
	F:\xps\Othello-28\lab_gobang_2\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.2 Build EDK_P.28xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Overriding Xilinx file <TextEditor.cfg> with local file <E:/Xilinx/14.2/ISE_DS/EDK/data/TextEditor.cfg>

********************************************************************************
At Local date and time: Sat Dec 12 19:31:42 2015
 make -f system.make netlist started...
make: Nothing to be done for `netlist'.
Done!

********************************************************************************
At Local date and time: Sat Dec 12 19:31:46 2015
 make -f system.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
Release 14.2 - Xflow P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File: F:/xps/Othello-28/lab_gobang_2/implementation/fpga.flw 
Using Option File(s): 
 F:/xps/Othello-28/lab_gobang_2/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx16csg324-3 -nt timestamp -bm system.bmm
"F:/xps/Othello-28/lab_gobang_2/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: E:\Xilinx\14.2\ISE_DS\ISE\bin\nt\unwrapped\ngdbuild.exe -p
xc6slx16csg324-3 -nt timestamp -bm system.bmm
F:/xps/Othello-28/lab_gobang_2/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "F:/xps/Othello-28/lab_gobang_2/implementation/system.ngc" ...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_dip_switches_8bits_wrapper
.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_rs232_uart_1_wrapper.ngc".
..
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_clock_generator_0_wrapper.
ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_proc_sys_reset_0_wrapper.n
gc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_microblaze_0_wrapper.ngc".
..
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_mb_plb_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_ilmb_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_dlmb_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_dlmb_cntlr_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_ilmb_cntlr_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_micron_ram_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_mdm_0_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_vga_ip_0_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_xps_ps2_0_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_lmb_bram_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_mem_bus_mux_0_wrapper.ngc"
...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1" TS_sys_clk_pin
   * 0.25 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 0.666666667 HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND
   _WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND
   _RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SI
   ZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_
   SIZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDS
   UB_GEN[5].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSU
   B_GEN[5].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[31].AD
   DRESS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[30].AD
   DRESS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/MEM_STEER_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_
   CNT_GEN.RDDATA_EN_GEN_ASYNC[3].RDDATA_EN_REG_ASYNC' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/MEM_STEER_I/ASYNC_MEM_RDACK_GEN.AALIGN_PIPE
   _GEN[1].AALIGN_PIPE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/MEM_STATE_MACHINE_I/READ_COMPLETE_PIPE_GEN[
   6].READ_COMPLETE_PIPE' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  12

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  39 sec
Total CPU time to NGDBUILD completion:   33 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.2 - Map P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx16csg324-3".
Mapping design into LUTs...
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_MOSI_QUAD_SPI_pin connected to
   top level port fpga_0_mem_bus_mux_0_MOSI_QUAD_SPI_pin has been removed.
Writing file system_map.ngm...
Running directed packing...
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_0" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_1" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_2" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_3" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_4" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_5" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_6" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_7" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_8" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_9" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_0" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_1" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_2" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_3" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_4" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_5" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_6" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_7" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_8" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_9" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_10" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_11" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_12" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_13" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_14" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_15" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_10" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_11" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_12" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_13" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_14" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_15" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 26 secs 
Total CPU  time at the beginning of Placer: 22 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:a193e7b8) REAL time: 28 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:a193e7b8) REAL time: 29 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:7b518fd8) REAL time: 29 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:20473273) REAL time: 35 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:20473273) REAL time: 35 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:20473273) REAL time: 35 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:20473273) REAL time: 35 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:20473273) REAL time: 35 secs 

Phase 9.8  Global Placement
.......................
...........................................................................
...........................................................................................................................................................................................
...................................................................................................................................................................................
..........................................................
Phase 9.8  Global Placement (Checksum:a291e37d) REAL time: 1 mins 36 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:a291e37d) REAL time: 1 mins 36 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:e6369999) REAL time: 1 mins 49 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:e6369999) REAL time: 1 mins 50 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:cb70e361) REAL time: 1 mins 50 secs 

Total REAL time to Placer completion: 1 mins 51 secs 
Total CPU  time to Placer completion: 1 mins 32 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   67
Slice Logic Utilization:
  Number of Slice Registers:                 2,623 out of  18,224   14
    Number used as Flip Flops:               2,562
    Number used as Latches:                     53
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                8
  Number of Slice LUTs:                      4,507 out of   9,112   49
    Number used as logic:                    4,282 out of   9,112   46
      Number using O6 output only:           2,797
      Number using O5 output only:             128
      Number using O5 and O6:                1,357
      Number used as ROM:                        0
    Number used as Memory:                     161 out of   2,176    7
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:            97
        Number using O6 output only:            22
        Number using O5 output only:             1
        Number using O5 and O6:                 74
    Number used exclusively as route-thrus:     64
      Number with same-slice register load:     50
      Number with same-slice carry load:        14
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,602 out of   2,278   70
  Nummber of MUXCYs used:                    1,504 out of   4,556   33
  Number of LUT Flip Flop pairs used:        5,078
    Number with an unused Flip Flop:         2,642 out of   5,078   52
    Number with an unused LUT:                 571 out of   5,078   11
    Number of fully used LUT-FF pairs:       1,865 out of   5,078   36
    Number of unique control sets:             167
    Number of slice register sites lost
      to control set restrictions:             662 out of  18,224    3

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        83 out of     232   35
    Number of LOCed IOBs:                       83 out of      83  100
    IOB Flip Flops:                             24

Specific Feature Utilization:
  Number of RAMB16BWERs:                        32 out of      32  100
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       5 out of      16   31
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                  19 out of     248    7
    Number used as ILOGIC2s:                    19
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0
  Number of OLOGIC2/OSERDES2s:                   4 out of     248    1
    Number used as OLOGIC2s:                     4
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            5 out of      32   15
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.98

Peak Memory Usage:  356 MB
Total REAL time to MAP completion:  2 mins 1 secs 
Total CPU time to MAP completion:   1 mins 39 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.2 - par P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <E:/Xilinx/14.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx16.nph' in environment
E:\Xilinx\14.2\ISE_DS\ISE\;E:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.22 2012-07-09".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 2,623 out of  18,224   14
    Number used as Flip Flops:               2,562
    Number used as Latches:                     53
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                8
  Number of Slice LUTs:                      4,507 out of   9,112   49
    Number used as logic:                    4,282 out of   9,112   46
      Number using O6 output only:           2,797
      Number using O5 output only:             128
      Number using O5 and O6:                1,357
      Number used as ROM:                        0
    Number used as Memory:                     161 out of   2,176    7
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:            97
        Number using O6 output only:            22
        Number using O5 output only:             1
        Number using O5 and O6:                 74
    Number used exclusively as route-thrus:     64
      Number with same-slice register load:     50
      Number with same-slice carry load:        14
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,602 out of   2,278   70
  Nummber of MUXCYs used:                    1,504 out of   4,556   33
  Number of LUT Flip Flop pairs used:        5,078
    Number with an unused Flip Flop:         2,642 out of   5,078   52
    Number with an unused LUT:                 571 out of   5,078   11
    Number of fully used LUT-FF pairs:       1,865 out of   5,078   36
    Number of slice register sites lost
      to control set restrictions:               0 out of  18,224    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        83 out of     232   35
    Number of LOCed IOBs:                       83 out of      83  100
    IOB Flip Flops:                             24

Specific Feature Utilization:
  Number of RAMB16BWERs:                        32 out of      32  100
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       5 out of      16   31
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                  19 out of     248    7
    Number used as ILOGIC2s:                    19
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0
  Number of OLOGIC2/OSERDES2s:                   4 out of     248    1
    Number used as OLOGIC2s:                     4
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            5 out of      32   15
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 16 secs 
Finished initial Timing Analysis.  REAL time: 16 secs 

WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 30721 unrouted;      REAL time: 17 secs 

Phase  2  : 24769 unrouted;      REAL time: 19 secs 

Phase  3  : 11142 unrouted;      REAL time: 37 secs 

Phase  4  : 11142 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 38 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 55 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 55 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 55 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 55 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 55 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 57 secs 
Total REAL time to Router completion: 57 secs 
Total CPU time to Router completion: 51 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_66_6667MHz |  BUFGMUX_X2Y2| No   | 1025 |  0.548     |  1.395      |
+---------------------+--------------+------+------+------------+-------------+
|vga_ip_0/vga_ip_0/US |              |      |      |            |             |
|ER_LOGIC_I/vga_data< |              |      |      |            |             |
|           7>21_BUFG |  BUFGMUX_X2Y3| No   |   17 |  0.038     |  0.896      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0_CL |              |      |      |            |             |
|               KOUT1 | BUFGMUX_X3Y13| No   |    5 |  0.012     |  0.864      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|            _Dbg_Clk |  BUFGMUX_X2Y1| No   |   59 |  0.061     |  0.908      |
+---------------------+--------------+------+------+------------+-------------+
|vga_ip_0/vga_ip_0/US |              |      |      |            |             |
|ER_LOGIC_I/vga_ena_B |              |      |      |            |             |
|                 UFG |  BUFGMUX_X2Y4| No   |    6 |  0.019     |  0.869      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|         _Dbg_Update |         Local|      |   21 |  2.342     |  3.276      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.508ns|    35.936ns|       0|           0
  G_PLL0_CLKOUT1 = PERIOD TIMEGRP         " | HOLD        |     0.458ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT1" TS_sys_clk_pin         * 0.2 |             |            |            |        |            
  5 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     3.914ns|    11.085ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.286ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         * 0.6 |             |            |            |        |            
  66666667 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  pin" 100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|      8.984ns|            0|            0|            0|       390556|
| TS_clock_generator_0_clock_gen|     40.000ns|     35.936ns|          N/A|            0|            0|          520|            0|
| erator_0_SIG_PLL0_CLKOUT1     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     15.000ns|     11.085ns|          N/A|            0|            0|       390036|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 18 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 1 secs 
Total CPU time to PAR completion: 54 secs 

Peak Memory Usage:  339 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 20
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.2 - Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx16.nph' in environment
E:\Xilinx\14.2\ISE_DS\ISE\;E:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
--------------------------------------------------------------------------------
Release 14.2 Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.2\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx16,-3 (PRODUCTION 1.22 2012-07-09)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 390556 paths, 0 nets, and 16166 connections

Design statistics:
   Minimum period:  35.936ns (Maximum frequency:  27.827MHz)


Analysis completed Sat Dec 12 19:35:55 2015
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 13 secs 


xflow done!
touch __xps/system_routed
xilperl E:/Xilinx/14.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.2 - Bitgen P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx16.nph' in environment
E:\Xilinx\14.2\ISE_DS\ISE\;E:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
Opened constraints file system.pcf.

Sat Dec 12 19:36:04 2015

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   fpga_0_mem_bus_mux_0_MEM_OEN_pin_PULLUP is set but the tri state is not
   configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   fpga_0_mem_bus_mux_0_RAM_CEN_O_pin_PULLUP is set but the tri state is not
   configured. 
WARNING:PhysDesignRules:781 - PULLDOWN on an active net. PULLDOWN of comp
   fpga_0_mem_bus_mux_0_RAM_BEN_O_pin<0>_PULLDOWN is set but the tri state is
   not configured. 
WARNING:PhysDesignRules:781 - PULLDOWN on an active net. PULLDOWN of comp
   fpga_0_mem_bus_mux_0_RAM_BEN_O_pin<1>_PULLDOWN is set but the tri state is
   not configured. 
DRC detected 0 errors and 22 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Sat Dec 12 19:36:35 2015
 make -f system.make exporttosdk started...
Done!

********************************************************************************
At Local date and time: Sat Dec 12 19:36:36 2015
 xsdk.exe -hwspec F:\xps\Othello-28\lab_gobang_2\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.2 Build EDK_P.28xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Sat Dec 12 19:50:04 2015
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse F:/xps/Othello-28/lab_gobang_2/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) DIP_Switches_8Bits	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x86500000-0x8653ffff) vga_ip_0	mb_plb
  (0x86a00000-0x86a0ffff) xps_ps2_0	mb_plb
  (0x87000000-0x87ffffff) Micron_RAM	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 6 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 77 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches_8Bits - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:Micron_RAM - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 117 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: vga_ip, INSTANCE:vga_ip_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   F:\xps\Othello-28\lab_gobang_2\pcores\vga_ip_v1_00_a\data\vga_ip_v2_1_0.mpd
   line 27 
INFO:EDK:4130 - IPNAME: vga_ip, INSTANCE:vga_ip_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   F:\xps\Othello-28\lab_gobang_2\pcores\vga_ip_v1_00_a\data\vga_ip_v2_1_0.mpd
   line 28 
INFO:EDK:4130 - IPNAME: vga_ip, INSTANCE:vga_ip_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   F:\xps\Othello-28\lab_gobang_2\pcores\vga_ip_v1_00_a\data\vga_ip_v2_1_0.mpd
   line 29 
INFO:EDK:4130 - IPNAME: xps_ps2, INSTANCE:xps_ps2_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ps2_v1_01_b\data
   \xps_ps2_v2_1_0.mpd line 80 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - F:\xps\Othello-28\lab_gobang_2\system.mhs line 225 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 45 - Copying cache implementation
netlist
IPNAME:plb_v46 INSTANCE:mb_plb - F:\xps\Othello-28\lab_gobang_2\system.mhs line
58 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - F:\xps\Othello-28\lab_gobang_2\system.mhs line 65
- Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - F:\xps\Othello-28\lab_gobang_2\system.mhs line 72
- Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 79 - Copying cache implementation
netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 88 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:lmb_bram - F:\xps\Othello-28\lab_gobang_2\system.mhs
line 97 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 104 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:dip_switches_8bits -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 118 - Copying cache
implementation netlist
IPNAME:xps_mch_emc INSTANCE:micron_ram -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 131 - Copying cache
implementation netlist
IPNAME:mem_bus_mux INSTANCE:mem_bus_mux_0 -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 161 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - F:\xps\Othello-28\lab_gobang_2\system.mhs line 203 -
Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 215 - Copying cache
implementation netlist
IPNAME:vga_ip INSTANCE:vga_ip_0 - F:\xps\Othello-28\lab_gobang_2\system.mhs line
228 - Copying cache implementation netlist
IPNAME:xps_ps2 INSTANCE:xps_ps2_0 - F:\xps\Othello-28\lab_gobang_2\system.mhs
line 243 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - F:\xps\Othello-28\lab_gobang_2\system.mhs
line 97 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 186 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 - F:\xps\Othello-28\lab_gobang_2\system.mhs line 186
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:vga_ip_0 - F:\xps\Othello-28\lab_gobang_2\system.mhs line 228 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 186 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: E:\Xilinx\14.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"F:/xps/Othello-28/lab_gobang_2/implementation/clock_generator_0_wrapper/system_
clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 73.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
Done!

********************************************************************************
At Local date and time: Sat Dec 12 19:52:09 2015
 make -f system.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
Release 14.2 - Xflow P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File: F:/xps/Othello-28/lab_gobang_2/implementation/fpga.flw 
Using Option File(s): 
 F:/xps/Othello-28/lab_gobang_2/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx16csg324-3 -nt timestamp -bm system.bmm
"F:/xps/Othello-28/lab_gobang_2/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: E:\Xilinx\14.2\ISE_DS\ISE\bin\nt\unwrapped\ngdbuild.exe -p
xc6slx16csg324-3 -nt timestamp -bm system.bmm
F:/xps/Othello-28/lab_gobang_2/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "F:/xps/Othello-28/lab_gobang_2/implementation/system.ngc" ...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_dip_switches_8bits_wrapper
.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_rs232_uart_1_wrapper.ngc".
..
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_clock_generator_0_wrapper.
ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_proc_sys_reset_0_wrapper.n
gc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_microblaze_0_wrapper.ngc".
..
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_mb_plb_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_ilmb_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_dlmb_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_dlmb_cntlr_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_ilmb_cntlr_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_micron_ram_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_mdm_0_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_vga_ip_0_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_xps_ps2_0_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_lmb_bram_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_mem_bus_mux_0_wrapper.ngc"
...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1" TS_sys_clk_pin
   * 0.25 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 0.666666667 HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND
   _WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND
   _RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SI
   ZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_
   SIZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDS
   UB_GEN[5].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSU
   B_GEN[5].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[31].AD
   DRESS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[30].AD
   DRESS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/MEM_STEER_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_
   CNT_GEN.RDDATA_EN_GEN_ASYNC[3].RDDATA_EN_REG_ASYNC' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/MEM_STEER_I/ASYNC_MEM_RDACK_GEN.AALIGN_PIPE
   _GEN[1].AALIGN_PIPE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/MEM_STATE_MACHINE_I/READ_COMPLETE_PIPE_GEN[
   6].READ_COMPLETE_PIPE' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  12

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  44 sec
Total CPU time to NGDBUILD completion:   37 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.2 - Map P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx16csg324-3".
Mapping design into LUTs...
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_MOSI_QUAD_SPI_pin connected to
   top level port fpga_0_mem_bus_mux_0_MOSI_QUAD_SPI_pin has been removed.
Writing file system_map.ngm...
Running directed packing...
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_0" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_1" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_2" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_3" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_4" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_5" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_6" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_7" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_8" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_9" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_0" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_1" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_2" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_3" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_4" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_5" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_6" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_7" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_8" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_9" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_10" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_11" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_12" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_13" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_14" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_15" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_10" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_11" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_12" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_13" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_14" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_15" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 28 secs 
Total CPU  time at the beginning of Placer: 25 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:b26fede1) REAL time: 31 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:b26fede1) REAL time: 32 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:e64abca1) REAL time: 32 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:27f446f6) REAL time: 43 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:27f446f6) REAL time: 43 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:27f446f6) REAL time: 43 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:27f446f6) REAL time: 43 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:27f446f6) REAL time: 43 secs 

Phase 9.8  Global Placement
.....................
...................................................
...............................................................................................................................................................................................................
.................................................................................................................................................................................................................
..............................................................
Phase 9.8  Global Placement (Checksum:c72b1b43) REAL time: 2 mins 39 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:c72b1b43) REAL time: 2 mins 39 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:fec35b0f) REAL time: 2 mins 55 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:fec35b0f) REAL time: 2 mins 55 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:12d3857d) REAL time: 2 mins 56 secs 

Total REAL time to Placer completion: 2 mins 56 secs 
Total CPU  time to Placer completion: 1 mins 54 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   67
Slice Logic Utilization:
  Number of Slice Registers:                 2,623 out of  18,224   14
    Number used as Flip Flops:               2,562
    Number used as Latches:                     53
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                8
  Number of Slice LUTs:                      4,490 out of   9,112   49
    Number used as logic:                    4,282 out of   9,112   46
      Number using O6 output only:           2,796
      Number using O5 output only:             128
      Number using O5 and O6:                1,358
      Number used as ROM:                        0
    Number used as Memory:                     161 out of   2,176    7
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:            97
        Number using O6 output only:            22
        Number using O5 output only:             1
        Number using O5 and O6:                 74
    Number used exclusively as route-thrus:     47
      Number with same-slice register load:     35
      Number with same-slice carry load:        12
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,575 out of   2,278   69
  Nummber of MUXCYs used:                    1,504 out of   4,556   33
  Number of LUT Flip Flop pairs used:        5,104
    Number with an unused Flip Flop:         2,649 out of   5,104   51
    Number with an unused LUT:                 614 out of   5,104   12
    Number of fully used LUT-FF pairs:       1,841 out of   5,104   36
    Number of unique control sets:             167
    Number of slice register sites lost
      to control set restrictions:             662 out of  18,224    3

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        83 out of     232   35
    Number of LOCed IOBs:                       83 out of      83  100
    IOB Flip Flops:                             24

Specific Feature Utilization:
  Number of RAMB16BWERs:                        32 out of      32  100
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       5 out of      16   31
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                  19 out of     248    7
    Number used as ILOGIC2s:                    19
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0
  Number of OLOGIC2/OSERDES2s:                   4 out of     248    1
    Number used as OLOGIC2s:                     4
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            5 out of      32   15
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.98

Peak Memory Usage:  344 MB
Total REAL time to MAP completion:  3 mins 5 secs 
Total CPU time to MAP completion:   2 mins 2 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.2 - par P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <E:/Xilinx/14.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx16.nph' in environment
E:\Xilinx\14.2\ISE_DS\ISE\;E:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.22 2012-07-09".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 2,623 out of  18,224   14
    Number used as Flip Flops:               2,562
    Number used as Latches:                     53
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                8
  Number of Slice LUTs:                      4,490 out of   9,112   49
    Number used as logic:                    4,282 out of   9,112   46
      Number using O6 output only:           2,796
      Number using O5 output only:             128
      Number using O5 and O6:                1,358
      Number used as ROM:                        0
    Number used as Memory:                     161 out of   2,176    7
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:            97
        Number using O6 output only:            22
        Number using O5 output only:             1
        Number using O5 and O6:                 74
    Number used exclusively as route-thrus:     47
      Number with same-slice register load:     35
      Number with same-slice carry load:        12
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,575 out of   2,278   69
  Nummber of MUXCYs used:                    1,504 out of   4,556   33
  Number of LUT Flip Flop pairs used:        5,104
    Number with an unused Flip Flop:         2,649 out of   5,104   51
    Number with an unused LUT:                 614 out of   5,104   12
    Number of fully used LUT-FF pairs:       1,841 out of   5,104   36
    Number of slice register sites lost
      to control set restrictions:               0 out of  18,224    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        83 out of     232   35
    Number of LOCed IOBs:                       83 out of      83  100
    IOB Flip Flops:                             24

Specific Feature Utilization:
  Number of RAMB16BWERs:                        32 out of      32  100
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       5 out of      16   31
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                  19 out of     248    7
    Number used as ILOGIC2s:                    19
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0
  Number of OLOGIC2/OSERDES2s:                   4 out of     248    1
    Number used as OLOGIC2s:                     4
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            5 out of      32   15
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 13 secs 
Finished initial Timing Analysis.  REAL time: 13 secs 

WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 30752 unrouted;      REAL time: 14 secs 

Phase  2  : 24771 unrouted;      REAL time: 17 secs 

Phase  3  : 11459 unrouted;      REAL time: 43 secs 

Phase  4  : 11459 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 45 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 11 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 11 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 11 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 11 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 11 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 14 secs 
Total REAL time to Router completion: 1 mins 14 secs 
Total CPU time to Router completion: 1 mins 6 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_66_6667MHz | BUFGMUX_X3Y13| No   | 1032 |  0.544     |  1.390      |
+---------------------+--------------+------+------+------------+-------------+
|vga_ip_0/vga_ip_0/US |              |      |      |            |             |
|ER_LOGIC_I/vga_data< |              |      |      |            |             |
|            7>2_BUFG |  BUFGMUX_X2Y2| No   |   17 |  0.033     |  0.884      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0_CL |              |      |      |            |             |
|               KOUT1 |  BUFGMUX_X2Y3| No   |    5 |  0.016     |  0.862      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|            _Dbg_Clk |  BUFGMUX_X2Y1| No   |   63 |  0.052     |  0.904      |
+---------------------+--------------+------+------+------------+-------------+
|vga_ip_0/vga_ip_0/US |              |      |      |            |             |
|ER_LOGIC_I/vga_ena_B |              |      |      |            |             |
|                 UFG |  BUFGMUX_X2Y4| No   |    6 |  0.024     |  0.881      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|         _Dbg_Update |         Local|      |   21 |  2.150     |  3.599      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.693ns|    34.456ns|       0|           0
  G_PLL0_CLKOUT1 = PERIOD TIMEGRP         " | HOLD        |     0.443ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT1" TS_sys_clk_pin         * 0.2 |             |            |            |        |            
  5 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     3.056ns|    11.943ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.213ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         * 0.6 |             |            |            |        |            
  66666667 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  pin" 100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|      8.614ns|            0|            0|            0|       390556|
| TS_clock_generator_0_clock_gen|     40.000ns|     34.456ns|          N/A|            0|            0|          520|            0|
| erator_0_SIG_PLL0_CLKOUT1     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     15.000ns|     11.943ns|          N/A|            0|            0|       390036|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 18 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 19 secs 
Total CPU time to PAR completion: 1 mins 10 secs 

Peak Memory Usage:  337 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 20
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.2 - Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx16.nph' in environment
E:\Xilinx\14.2\ISE_DS\ISE\;E:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
--------------------------------------------------------------------------------
Release 14.2 Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.2\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx16,-3 (PRODUCTION 1.22 2012-07-09)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 390556 paths, 0 nets, and 16181 connections

Design statistics:
   Minimum period:  34.456ns (Maximum frequency:  29.023MHz)


Analysis completed Sat Dec 12 19:57:52 2015
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 18 secs 


xflow done!
touch __xps/system_routed
xilperl E:/Xilinx/14.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.2 - Bitgen P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx16.nph' in environment
E:\Xilinx\14.2\ISE_DS\ISE\;E:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
Opened constraints file system.pcf.

Sat Dec 12 19:58:05 2015

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   fpga_0_mem_bus_mux_0_MEM_OEN_pin_PULLUP is set but the tri state is not
   configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   fpga_0_mem_bus_mux_0_RAM_CEN_O_pin_PULLUP is set but the tri state is not
   configured. 
WARNING:PhysDesignRules:781 - PULLDOWN on an active net. PULLDOWN of comp
   fpga_0_mem_bus_mux_0_RAM_BEN_O_pin<0>_PULLDOWN is set but the tri state is
   not configured. 
WARNING:PhysDesignRules:781 - PULLDOWN on an active net. PULLDOWN of comp
   fpga_0_mem_bus_mux_0_RAM_BEN_O_pin<1>_PULLDOWN is set but the tri state is
   not configured. 
DRC detected 0 errors and 22 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Sat Dec 12 20:00:16 2015
 make -f system.make exporttosdk started...
Done!

********************************************************************************
At Local date and time: Sat Dec 12 20:00:18 2015
 xsdk.exe -hwspec F:\xps\Othello-28\lab_gobang_2\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.2 Build EDK_P.28xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Sat Dec 12 20:02:53 2015
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse F:/xps/Othello-28/lab_gobang_2/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) DIP_Switches_8Bits	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x86500000-0x8653ffff) vga_ip_0	mb_plb
  (0x86a00000-0x86a0ffff) xps_ps2_0	mb_plb
  (0x87000000-0x87ffffff) Micron_RAM	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 6 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 77 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches_8Bits - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:Micron_RAM - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 117 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: vga_ip, INSTANCE:vga_ip_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   F:\xps\Othello-28\lab_gobang_2\pcores\vga_ip_v1_00_a\data\vga_ip_v2_1_0.mpd
   line 27 
INFO:EDK:4130 - IPNAME: vga_ip, INSTANCE:vga_ip_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   F:\xps\Othello-28\lab_gobang_2\pcores\vga_ip_v1_00_a\data\vga_ip_v2_1_0.mpd
   line 28 
INFO:EDK:4130 - IPNAME: vga_ip, INSTANCE:vga_ip_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   F:\xps\Othello-28\lab_gobang_2\pcores\vga_ip_v1_00_a\data\vga_ip_v2_1_0.mpd
   line 29 
INFO:EDK:4130 - IPNAME: xps_ps2, INSTANCE:xps_ps2_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ps2_v1_01_b\data
   \xps_ps2_v2_1_0.mpd line 80 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - F:\xps\Othello-28\lab_gobang_2\system.mhs line 225 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 45 - Copying cache implementation
netlist
IPNAME:plb_v46 INSTANCE:mb_plb - F:\xps\Othello-28\lab_gobang_2\system.mhs line
58 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - F:\xps\Othello-28\lab_gobang_2\system.mhs line 65
- Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - F:\xps\Othello-28\lab_gobang_2\system.mhs line 72
- Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 79 - Copying cache implementation
netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 88 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:lmb_bram - F:\xps\Othello-28\lab_gobang_2\system.mhs
line 97 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 104 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:dip_switches_8bits -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 118 - Copying cache
implementation netlist
IPNAME:xps_mch_emc INSTANCE:micron_ram -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 131 - Copying cache
implementation netlist
IPNAME:mem_bus_mux INSTANCE:mem_bus_mux_0 -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 161 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - F:\xps\Othello-28\lab_gobang_2\system.mhs line 203 -
Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 215 - Copying cache
implementation netlist
IPNAME:vga_ip INSTANCE:vga_ip_0 - F:\xps\Othello-28\lab_gobang_2\system.mhs line
228 - Copying cache implementation netlist
IPNAME:xps_ps2 INSTANCE:xps_ps2_0 - F:\xps\Othello-28\lab_gobang_2\system.mhs
line 243 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - F:\xps\Othello-28\lab_gobang_2\system.mhs
line 97 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 186 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 - F:\xps\Othello-28\lab_gobang_2\system.mhs line 186
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:vga_ip_0 - F:\xps\Othello-28\lab_gobang_2\system.mhs line 228 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 186 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: E:\Xilinx\14.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"F:/xps/Othello-28/lab_gobang_2/implementation/clock_generator_0_wrapper/system_
clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 55.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
Done!

********************************************************************************
At Local date and time: Sat Dec 12 20:05:42 2015
 make -f system.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
Release 14.2 - Xflow P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File: F:/xps/Othello-28/lab_gobang_2/implementation/fpga.flw 
Using Option File(s): 
 F:/xps/Othello-28/lab_gobang_2/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx16csg324-3 -nt timestamp -bm system.bmm
"F:/xps/Othello-28/lab_gobang_2/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: E:\Xilinx\14.2\ISE_DS\ISE\bin\nt\unwrapped\ngdbuild.exe -p
xc6slx16csg324-3 -nt timestamp -bm system.bmm
F:/xps/Othello-28/lab_gobang_2/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "F:/xps/Othello-28/lab_gobang_2/implementation/system.ngc" ...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_dip_switches_8bits_wrapper
.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_rs232_uart_1_wrapper.ngc".
..
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_clock_generator_0_wrapper.
ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_proc_sys_reset_0_wrapper.n
gc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_microblaze_0_wrapper.ngc".
..
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_mb_plb_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_ilmb_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_dlmb_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_dlmb_cntlr_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_ilmb_cntlr_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_micron_ram_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_mdm_0_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_vga_ip_0_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_xps_ps2_0_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_lmb_bram_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_mem_bus_mux_0_wrapper.ngc"
...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1" TS_sys_clk_pin
   * 0.25 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 0.666666667 HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND
   _WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND
   _RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SI
   ZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_
   SIZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDS
   UB_GEN[5].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSU
   B_GEN[5].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[31].AD
   DRESS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[30].AD
   DRESS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/MEM_STEER_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_
   CNT_GEN.RDDATA_EN_GEN_ASYNC[3].RDDATA_EN_REG_ASYNC' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/MEM_STEER_I/ASYNC_MEM_RDACK_GEN.AALIGN_PIPE
   _GEN[1].AALIGN_PIPE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/MEM_STATE_MACHINE_I/READ_COMPLETE_PIPE_GEN[
   6].READ_COMPLETE_PIPE' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  12

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  31 sec
Total CPU time to NGDBUILD completion:   31 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.2 - Map P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx16csg324-3".
Mapping design into LUTs...
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_MOSI_QUAD_SPI_pin connected to
   top level port fpga_0_mem_bus_mux_0_MOSI_QUAD_SPI_pin has been removed.
Writing file system_map.ngm...
Running directed packing...
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_0" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_1" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_2" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_3" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_4" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_5" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_6" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_7" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_8" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_9" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_0" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_1" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_2" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_3" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_4" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_5" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_6" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_7" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_8" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_9" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_10" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_11" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_12" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_13" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_14" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_15" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_10" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_11" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_12" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_13" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_14" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_15" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 20 secs 
Total CPU  time at the beginning of Placer: 20 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:b26fede1) REAL time: 22 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:b26fede1) REAL time: 22 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:e64abca1) REAL time: 22 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:1340e467) REAL time: 28 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:1340e467) REAL time: 28 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:1340e467) REAL time: 28 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:1340e467) REAL time: 28 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:1340e467) REAL time: 28 secs 

Phase 9.8  Global Placement
.....................
................................
................................................................................................................................................................................................
.................................................................................................................................................................................................................
.....................................................................................
Phase 9.8  Global Placement (Checksum:8351f82f) REAL time: 1 mins 12 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:8351f82f) REAL time: 1 mins 12 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:5a48906d) REAL time: 1 mins 21 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:5a48906d) REAL time: 1 mins 21 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:83f5c92f) REAL time: 1 mins 22 secs 

Total REAL time to Placer completion: 1 mins 22 secs 
Total CPU  time to Placer completion: 1 mins 21 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   67
Slice Logic Utilization:
  Number of Slice Registers:                 2,623 out of  18,224   14
    Number used as Flip Flops:               2,562
    Number used as Latches:                     53
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                8
  Number of Slice LUTs:                      4,477 out of   9,112   49
    Number used as logic:                    4,282 out of   9,112   46
      Number using O6 output only:           2,798
      Number using O5 output only:             127
      Number using O5 and O6:                1,357
      Number used as ROM:                        0
    Number used as Memory:                     161 out of   2,176    7
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:            97
        Number using O6 output only:            22
        Number using O5 output only:             1
        Number using O5 and O6:                 74
    Number used exclusively as route-thrus:     34
      Number with same-slice register load:     20
      Number with same-slice carry load:        14
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,689 out of   2,278   74
  Nummber of MUXCYs used:                    1,504 out of   4,556   33
  Number of LUT Flip Flop pairs used:        5,101
    Number with an unused Flip Flop:         2,632 out of   5,101   51
    Number with an unused LUT:                 624 out of   5,101   12
    Number of fully used LUT-FF pairs:       1,845 out of   5,101   36
    Number of unique control sets:             167
    Number of slice register sites lost
      to control set restrictions:             662 out of  18,224    3

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        83 out of     232   35
    Number of LOCed IOBs:                       83 out of      83  100
    IOB Flip Flops:                             24

Specific Feature Utilization:
  Number of RAMB16BWERs:                        32 out of      32  100
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       5 out of      16   31
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                  19 out of     248    7
    Number used as ILOGIC2s:                    19
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0
  Number of OLOGIC2/OSERDES2s:                   4 out of     248    1
    Number used as OLOGIC2s:                     4
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            5 out of      32   15
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.98

Peak Memory Usage:  354 MB
Total REAL time to MAP completion:  1 mins 28 secs 
Total CPU time to MAP completion:   1 mins 27 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.2 - par P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <E:/Xilinx/14.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx16.nph' in environment
E:\Xilinx\14.2\ISE_DS\ISE\;E:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.22 2012-07-09".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 2,623 out of  18,224   14
    Number used as Flip Flops:               2,562
    Number used as Latches:                     53
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                8
  Number of Slice LUTs:                      4,477 out of   9,112   49
    Number used as logic:                    4,282 out of   9,112   46
      Number using O6 output only:           2,798
      Number using O5 output only:             127
      Number using O5 and O6:                1,357
      Number used as ROM:                        0
    Number used as Memory:                     161 out of   2,176    7
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:            97
        Number using O6 output only:            22
        Number using O5 output only:             1
        Number using O5 and O6:                 74
    Number used exclusively as route-thrus:     34
      Number with same-slice register load:     20
      Number with same-slice carry load:        14
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,689 out of   2,278   74
  Nummber of MUXCYs used:                    1,504 out of   4,556   33
  Number of LUT Flip Flop pairs used:        5,101
    Number with an unused Flip Flop:         2,632 out of   5,101   51
    Number with an unused LUT:                 624 out of   5,101   12
    Number of fully used LUT-FF pairs:       1,845 out of   5,101   36
    Number of slice register sites lost
      to control set restrictions:               0 out of  18,224    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        83 out of     232   35
    Number of LOCed IOBs:                       83 out of      83  100
    IOB Flip Flops:                             24

Specific Feature Utilization:
  Number of RAMB16BWERs:                        32 out of      32  100
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       5 out of      16   31
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                  19 out of     248    7
    Number used as ILOGIC2s:                    19
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0
  Number of OLOGIC2/OSERDES2s:                   4 out of     248    1
    Number used as OLOGIC2s:                     4
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            5 out of      32   15
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 10 secs 
Finished initial Timing Analysis.  REAL time: 10 secs 

WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 30765 unrouted;      REAL time: 11 secs 

Phase  2  : 24783 unrouted;      REAL time: 13 secs 

Phase  3  : 11315 unrouted;      REAL time: 31 secs 

Phase  4  : 11315 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 33 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 50 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 50 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 50 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 50 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 50 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 52 secs 
Total REAL time to Router completion: 52 secs 
Total CPU time to Router completion: 50 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_66_6667MHz | BUFGMUX_X3Y13| No   | 1039 |  0.543     |  1.390      |
+---------------------+--------------+------+------+------------+-------------+
|vga_ip_0/vga_ip_0/US |              |      |      |            |             |
|ER_LOGIC_I/vga_data< |              |      |      |            |             |
|            6>2_BUFG |  BUFGMUX_X2Y2| No   |   17 |  0.034     |  0.888      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0_CL |              |      |      |            |             |
|               KOUT1 |  BUFGMUX_X2Y3| No   |    5 |  0.012     |  0.862      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|            _Dbg_Clk |  BUFGMUX_X2Y1| No   |   65 |  0.059     |  0.907      |
+---------------------+--------------+------+------+------------+-------------+
|vga_ip_0/vga_ip_0/US |              |      |      |            |             |
|ER_LOGIC_I/vga_ena_B |              |      |      |            |             |
|                 UFG |  BUFGMUX_X2Y4| No   |    6 |  0.029     |  0.875      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|         _Dbg_Update |         Local|      |   21 |  1.728     |  2.979      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.951ns|    32.392ns|       0|           0
  G_PLL0_CLKOUT1 = PERIOD TIMEGRP         " | HOLD        |     0.437ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT1" TS_sys_clk_pin         * 0.2 |             |            |            |        |            
  5 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     3.576ns|    11.423ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.289ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         * 0.6 |             |            |            |        |            
  66666667 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  pin" 100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|      8.098ns|            0|            0|            0|       390556|
| TS_clock_generator_0_clock_gen|     40.000ns|     32.392ns|          N/A|            0|            0|          520|            0|
| erator_0_SIG_PLL0_CLKOUT1     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     15.000ns|     11.423ns|          N/A|            0|            0|       390036|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 18 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 55 secs 
Total CPU time to PAR completion: 53 secs 

Peak Memory Usage:  339 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 20
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.2 - Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx16.nph' in environment
E:\Xilinx\14.2\ISE_DS\ISE\;E:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
--------------------------------------------------------------------------------
Release 14.2 Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.2\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx16,-3 (PRODUCTION 1.22 2012-07-09)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 390556 paths, 0 nets, and 16194 connections

Design statistics:
   Minimum period:  32.392ns (Maximum frequency:  30.872MHz)


Analysis completed Sat Dec 12 20:09:01 2015
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 12 secs 


xflow done!
touch __xps/system_routed
xilperl E:/Xilinx/14.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Trying to terminate Process...
Done!

********************************************************************************
At Local date and time: Sat Dec 12 20:10:44 2015
 make -f system.make bits started...
xilperl E:/Xilinx/14.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.2 - Bitgen P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx16.nph' in environment
E:\Xilinx\14.2\ISE_DS\ISE\;E:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
Opened constraints file system.pcf.

Sat Dec 12 20:10:53 2015

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   fpga_0_mem_bus_mux_0_MEM_OEN_pin_PULLUP is set but the tri state is not
   configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   fpga_0_mem_bus_mux_0_RAM_CEN_O_pin_PULLUP is set but the tri state is not
   configured. 
WARNING:PhysDesignRules:781 - PULLDOWN on an active net. PULLDOWN of comp
   fpga_0_mem_bus_mux_0_RAM_BEN_O_pin<0>_PULLDOWN is set but the tri state is
   not configured. 
WARNING:PhysDesignRules:781 - PULLDOWN on an active net. PULLDOWN of comp
   fpga_0_mem_bus_mux_0_RAM_BEN_O_pin<1>_PULLDOWN is set but the tri state is
   not configured. 
DRC detected 0 errors and 22 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Sat Dec 12 20:12:46 2015
 make -f system.make exporttosdk started...
Done!

********************************************************************************
At Local date and time: Sat Dec 12 20:12:48 2015
 xsdk.exe -hwspec F:\xps\Othello-28\lab_gobang_2\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.2 Build EDK_P.28xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Sat Dec 12 20:15:29 2015
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse F:/xps/Othello-28/lab_gobang_2/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) DIP_Switches_8Bits	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x86500000-0x8653ffff) vga_ip_0	mb_plb
  (0x86a00000-0x86a0ffff) xps_ps2_0	mb_plb
  (0x87000000-0x87ffffff) Micron_RAM	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 6 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 77 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches_8Bits - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:Micron_RAM - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 117 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: vga_ip, INSTANCE:vga_ip_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   F:\xps\Othello-28\lab_gobang_2\pcores\vga_ip_v1_00_a\data\vga_ip_v2_1_0.mpd
   line 27 
INFO:EDK:4130 - IPNAME: vga_ip, INSTANCE:vga_ip_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   F:\xps\Othello-28\lab_gobang_2\pcores\vga_ip_v1_00_a\data\vga_ip_v2_1_0.mpd
   line 28 
INFO:EDK:4130 - IPNAME: vga_ip, INSTANCE:vga_ip_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   F:\xps\Othello-28\lab_gobang_2\pcores\vga_ip_v1_00_a\data\vga_ip_v2_1_0.mpd
   line 29 
INFO:EDK:4130 - IPNAME: xps_ps2, INSTANCE:xps_ps2_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ps2_v1_01_b\data
   \xps_ps2_v2_1_0.mpd line 80 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - F:\xps\Othello-28\lab_gobang_2\system.mhs line 225 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 45 - Copying cache implementation
netlist
IPNAME:plb_v46 INSTANCE:mb_plb - F:\xps\Othello-28\lab_gobang_2\system.mhs line
58 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - F:\xps\Othello-28\lab_gobang_2\system.mhs line 65
- Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - F:\xps\Othello-28\lab_gobang_2\system.mhs line 72
- Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 79 - Copying cache implementation
netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 88 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:lmb_bram - F:\xps\Othello-28\lab_gobang_2\system.mhs
line 97 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 104 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:dip_switches_8bits -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 118 - Copying cache
implementation netlist
IPNAME:xps_mch_emc INSTANCE:micron_ram -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 131 - Copying cache
implementation netlist
IPNAME:mem_bus_mux INSTANCE:mem_bus_mux_0 -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 161 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - F:\xps\Othello-28\lab_gobang_2\system.mhs line 203 -
Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 215 - Copying cache
implementation netlist
IPNAME:vga_ip INSTANCE:vga_ip_0 - F:\xps\Othello-28\lab_gobang_2\system.mhs line
228 - Copying cache implementation netlist
IPNAME:xps_ps2 INSTANCE:xps_ps2_0 - F:\xps\Othello-28\lab_gobang_2\system.mhs
line 243 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - F:\xps\Othello-28\lab_gobang_2\system.mhs
line 97 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 186 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 - F:\xps\Othello-28\lab_gobang_2\system.mhs line 186
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:vga_ip_0 - F:\xps\Othello-28\lab_gobang_2\system.mhs line 228 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 186 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: E:\Xilinx\14.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"F:/xps/Othello-28/lab_gobang_2/implementation/clock_generator_0_wrapper/system_
clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 54.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
Done!

********************************************************************************
At Local date and time: Sat Dec 12 20:18:11 2015
 make -f system.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
Release 14.2 - Xflow P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File: F:/xps/Othello-28/lab_gobang_2/implementation/fpga.flw 
Using Option File(s): 
 F:/xps/Othello-28/lab_gobang_2/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx16csg324-3 -nt timestamp -bm system.bmm
"F:/xps/Othello-28/lab_gobang_2/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: E:\Xilinx\14.2\ISE_DS\ISE\bin\nt\unwrapped\ngdbuild.exe -p
xc6slx16csg324-3 -nt timestamp -bm system.bmm
F:/xps/Othello-28/lab_gobang_2/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "F:/xps/Othello-28/lab_gobang_2/implementation/system.ngc" ...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_dip_switches_8bits_wrapper
.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_rs232_uart_1_wrapper.ngc".
..
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_clock_generator_0_wrapper.
ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_proc_sys_reset_0_wrapper.n
gc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_microblaze_0_wrapper.ngc".
..
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_mb_plb_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_ilmb_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_dlmb_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_dlmb_cntlr_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_ilmb_cntlr_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_micron_ram_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_mdm_0_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_vga_ip_0_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_xps_ps2_0_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_lmb_bram_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_mem_bus_mux_0_wrapper.ngc"
...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1" TS_sys_clk_pin
   * 0.25 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 0.666666667 HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND
   _WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND
   _RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SI
   ZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_
   SIZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDS
   UB_GEN[5].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSU
   B_GEN[5].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[31].AD
   DRESS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[30].AD
   DRESS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/MEM_STEER_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_
   CNT_GEN.RDDATA_EN_GEN_ASYNC[3].RDDATA_EN_REG_ASYNC' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/MEM_STEER_I/ASYNC_MEM_RDACK_GEN.AALIGN_PIPE
   _GEN[1].AALIGN_PIPE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/MEM_STATE_MACHINE_I/READ_COMPLETE_PIPE_GEN[
   6].READ_COMPLETE_PIPE' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  12

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  35 sec
Total CPU time to NGDBUILD completion:   32 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.2 - Map P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx16csg324-3".
Mapping design into LUTs...
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_MOSI_QUAD_SPI_pin connected to
   top level port fpga_0_mem_bus_mux_0_MOSI_QUAD_SPI_pin has been removed.
Writing file system_map.ngm...
Running directed packing...
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_0" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_1" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_2" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_3" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_4" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_5" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_6" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_7" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_8" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_9" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_0" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_1" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_2" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_3" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_4" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_5" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_6" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_7" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_8" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_9" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_10" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_11" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_12" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_13" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_14" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_15" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_10" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_11" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_12" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_13" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_14" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_15" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 19 secs 
Total CPU  time at the beginning of Placer: 19 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:865d4457) REAL time: 21 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:865d4457) REAL time: 22 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:5d604fdf) REAL time: 22 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:f9d43e93) REAL time: 27 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:f9d43e93) REAL time: 27 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:f9d43e93) REAL time: 27 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:f9d43e93) REAL time: 27 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:f9d43e93) REAL time: 28 secs 

Phase 9.8  Global Placement
.....................
........................................................................................
............................................................................................................................................................................................
......................................................................................................................................................................................
..............................................................
Phase 9.8  Global Placement (Checksum:c781e435) REAL time: 1 mins 11 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:c781e435) REAL time: 1 mins 11 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:9f3bcb1) REAL time: 1 mins 20 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:9f3bcb1) REAL time: 1 mins 20 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:76c213c1) REAL time: 1 mins 21 secs 

Total REAL time to Placer completion: 1 mins 21 secs 
Total CPU  time to Placer completion: 1 mins 18 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   67
Slice Logic Utilization:
  Number of Slice Registers:                 2,623 out of  18,224   14
    Number used as Flip Flops:               2,562
    Number used as Latches:                     53
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                8
  Number of Slice LUTs:                      4,505 out of   9,112   49
    Number used as logic:                    4,282 out of   9,112   46
      Number using O6 output only:           2,798
      Number using O5 output only:             126
      Number using O5 and O6:                1,358
      Number used as ROM:                        0
    Number used as Memory:                     161 out of   2,176    7
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:            97
        Number using O6 output only:            22
        Number using O5 output only:             1
        Number using O5 and O6:                 74
    Number used exclusively as route-thrus:     62
      Number with same-slice register load:     48
      Number with same-slice carry load:        14
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,650 out of   2,278   72
  Nummber of MUXCYs used:                    1,504 out of   4,556   33
  Number of LUT Flip Flop pairs used:        5,127
    Number with an unused Flip Flop:         2,692 out of   5,127   52
    Number with an unused LUT:                 622 out of   5,127   12
    Number of fully used LUT-FF pairs:       1,813 out of   5,127   35
    Number of unique control sets:             167
    Number of slice register sites lost
      to control set restrictions:             662 out of  18,224    3

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        83 out of     232   35
    Number of LOCed IOBs:                       83 out of      83  100
    IOB Flip Flops:                             24

Specific Feature Utilization:
  Number of RAMB16BWERs:                        32 out of      32  100
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       5 out of      16   31
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                  19 out of     248    7
    Number used as ILOGIC2s:                    19
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0
  Number of OLOGIC2/OSERDES2s:                   4 out of     248    1
    Number used as OLOGIC2s:                     4
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            5 out of      32   15
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.98

Peak Memory Usage:  354 MB
Total REAL time to MAP completion:  1 mins 26 secs 
Total CPU time to MAP completion:   1 mins 24 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.2 - par P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <E:/Xilinx/14.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx16.nph' in environment
E:\Xilinx\14.2\ISE_DS\ISE\;E:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.22 2012-07-09".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 2,623 out of  18,224   14
    Number used as Flip Flops:               2,562
    Number used as Latches:                     53
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                8
  Number of Slice LUTs:                      4,505 out of   9,112   49
    Number used as logic:                    4,282 out of   9,112   46
      Number using O6 output only:           2,798
      Number using O5 output only:             126
      Number using O5 and O6:                1,358
      Number used as ROM:                        0
    Number used as Memory:                     161 out of   2,176    7
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:            97
        Number using O6 output only:            22
        Number using O5 output only:             1
        Number using O5 and O6:                 74
    Number used exclusively as route-thrus:     62
      Number with same-slice register load:     48
      Number with same-slice carry load:        14
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,650 out of   2,278   72
  Nummber of MUXCYs used:                    1,504 out of   4,556   33
  Number of LUT Flip Flop pairs used:        5,127
    Number with an unused Flip Flop:         2,692 out of   5,127   52
    Number with an unused LUT:                 622 out of   5,127   12
    Number of fully used LUT-FF pairs:       1,813 out of   5,127   35
    Number of slice register sites lost
      to control set restrictions:               0 out of  18,224    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        83 out of     232   35
    Number of LOCed IOBs:                       83 out of      83  100
    IOB Flip Flops:                             24

Specific Feature Utilization:
  Number of RAMB16BWERs:                        32 out of      32  100
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       5 out of      16   31
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                  19 out of     248    7
    Number used as ILOGIC2s:                    19
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0
  Number of OLOGIC2/OSERDES2s:                   4 out of     248    1
    Number used as OLOGIC2s:                     4
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            5 out of      32   15
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 10 secs 
Finished initial Timing Analysis.  REAL time: 10 secs 

WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 30730 unrouted;      REAL time: 11 secs 

Phase  2  : 24757 unrouted;      REAL time: 12 secs 

Phase  3  : 11212 unrouted;      REAL time: 30 secs 

Phase  4  : 11212 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 31 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 46 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 46 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 46 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 46 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 46 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 48 secs 
Total REAL time to Router completion: 48 secs 
Total CPU time to Router completion: 47 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_66_6667MHz | BUFGMUX_X3Y13| No   | 1033 |  0.544     |  1.390      |
+---------------------+--------------+------+------+------------+-------------+
|vga_ip_0/vga_ip_0/US |              |      |      |            |             |
|ER_LOGIC_I/vga_data< |              |      |      |            |             |
|            5>2_BUFG |  BUFGMUX_X2Y2| No   |   16 |  0.052     |  0.902      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0_CL |              |      |      |            |             |
|               KOUT1 |  BUFGMUX_X2Y3| No   |    5 |  0.017     |  0.868      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|            _Dbg_Clk |  BUFGMUX_X2Y1| No   |   64 |  0.052     |  0.898      |
+---------------------+--------------+------+------+------------+-------------+
|vga_ip_0/vga_ip_0/US |              |      |      |            |             |
|ER_LOGIC_I/vga_ena_B |              |      |      |            |             |
|                 UFG |  BUFGMUX_X2Y4| No   |    6 |  0.024     |  0.872      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|         _Dbg_Update |         Local|      |   20 |  1.991     |  3.441      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.863ns|    33.096ns|       0|           0
  G_PLL0_CLKOUT1 = PERIOD TIMEGRP         " | HOLD        |     0.458ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT1" TS_sys_clk_pin         * 0.2 |             |            |            |        |            
  5 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     3.782ns|    11.217ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.239ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         * 0.6 |             |            |            |        |            
  66666667 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  pin" 100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|      8.274ns|            0|            0|            0|       390556|
| TS_clock_generator_0_clock_gen|     40.000ns|     33.096ns|          N/A|            0|            0|          520|            0|
| erator_0_SIG_PLL0_CLKOUT1     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     15.000ns|     11.217ns|          N/A|            0|            0|       390036|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 18 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 51 secs 
Total CPU time to PAR completion: 50 secs 

Peak Memory Usage:  338 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 20
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.2 - Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx16.nph' in environment
E:\Xilinx\14.2\ISE_DS\ISE\;E:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
--------------------------------------------------------------------------------
Release 14.2 Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.2\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx16,-3 (PRODUCTION 1.22 2012-07-09)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 390556 paths, 0 nets, and 16175 connections

Design statistics:
   Minimum period:  33.096ns (Maximum frequency:  30.215MHz)


Analysis completed Sat Dec 12 20:21:28 2015
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 13 secs 


xflow done!
touch __xps/system_routed
xilperl E:/Xilinx/14.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.2 - Bitgen P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx16.nph' in environment
E:\Xilinx\14.2\ISE_DS\ISE\;E:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
Opened constraints file system.pcf.

Sat Dec 12 20:21:37 2015

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   fpga_0_mem_bus_mux_0_MEM_OEN_pin_PULLUP is set but the tri state is not
   configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   fpga_0_mem_bus_mux_0_RAM_CEN_O_pin_PULLUP is set but the tri state is not
   configured. 
WARNING:PhysDesignRules:781 - PULLDOWN on an active net. PULLDOWN of comp
   fpga_0_mem_bus_mux_0_RAM_BEN_O_pin<0>_PULLDOWN is set but the tri state is
   not configured. 
WARNING:PhysDesignRules:781 - PULLDOWN on an active net. PULLDOWN of comp
   fpga_0_mem_bus_mux_0_RAM_BEN_O_pin<1>_PULLDOWN is set but the tri state is
   not configured. 
DRC detected 0 errors and 22 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Sat Dec 12 20:22:10 2015
 make -f system.make exporttosdk started...
Done!

********************************************************************************
At Local date and time: Sat Dec 12 20:22:11 2015
 xsdk.exe -hwspec F:\xps\Othello-28\lab_gobang_2\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.2 Build EDK_P.28xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Sat Dec 12 20:23:22 2015
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse F:/xps/Othello-28/lab_gobang_2/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) DIP_Switches_8Bits	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x86500000-0x8653ffff) vga_ip_0	mb_plb
  (0x86a00000-0x86a0ffff) xps_ps2_0	mb_plb
  (0x87000000-0x87ffffff) Micron_RAM	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 6 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 77 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches_8Bits - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:Micron_RAM - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 117 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: vga_ip, INSTANCE:vga_ip_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   F:\xps\Othello-28\lab_gobang_2\pcores\vga_ip_v1_00_a\data\vga_ip_v2_1_0.mpd
   line 27 
INFO:EDK:4130 - IPNAME: vga_ip, INSTANCE:vga_ip_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   F:\xps\Othello-28\lab_gobang_2\pcores\vga_ip_v1_00_a\data\vga_ip_v2_1_0.mpd
   line 28 
INFO:EDK:4130 - IPNAME: vga_ip, INSTANCE:vga_ip_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   F:\xps\Othello-28\lab_gobang_2\pcores\vga_ip_v1_00_a\data\vga_ip_v2_1_0.mpd
   line 29 
INFO:EDK:4130 - IPNAME: xps_ps2, INSTANCE:xps_ps2_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ps2_v1_01_b\data
   \xps_ps2_v2_1_0.mpd line 80 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - F:\xps\Othello-28\lab_gobang_2\system.mhs line 225 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 45 - Copying cache implementation
netlist
IPNAME:plb_v46 INSTANCE:mb_plb - F:\xps\Othello-28\lab_gobang_2\system.mhs line
58 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - F:\xps\Othello-28\lab_gobang_2\system.mhs line 65
- Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - F:\xps\Othello-28\lab_gobang_2\system.mhs line 72
- Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 79 - Copying cache implementation
netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 88 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:lmb_bram - F:\xps\Othello-28\lab_gobang_2\system.mhs
line 97 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 104 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:dip_switches_8bits -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 118 - Copying cache
implementation netlist
IPNAME:xps_mch_emc INSTANCE:micron_ram -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 131 - Copying cache
implementation netlist
IPNAME:mem_bus_mux INSTANCE:mem_bus_mux_0 -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 161 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - F:\xps\Othello-28\lab_gobang_2\system.mhs line 203 -
Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 215 - Copying cache
implementation netlist
IPNAME:vga_ip INSTANCE:vga_ip_0 - F:\xps\Othello-28\lab_gobang_2\system.mhs line
228 - Copying cache implementation netlist
IPNAME:xps_ps2 INSTANCE:xps_ps2_0 - F:\xps\Othello-28\lab_gobang_2\system.mhs
line 243 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - F:\xps\Othello-28\lab_gobang_2\system.mhs
line 97 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 186 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 - F:\xps\Othello-28\lab_gobang_2\system.mhs line 186
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:vga_ip_0 - F:\xps\Othello-28\lab_gobang_2\system.mhs line 228 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 186 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: E:\Xilinx\14.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"F:/xps/Othello-28/lab_gobang_2/implementation/clock_generator_0_wrapper/system_
clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 51.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
Done!

********************************************************************************
At Local date and time: Sat Dec 12 20:24:49 2015
 make -f system.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
Release 14.2 - Xflow P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File: F:/xps/Othello-28/lab_gobang_2/implementation/fpga.flw 
Using Option File(s): 
 F:/xps/Othello-28/lab_gobang_2/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx16csg324-3 -nt timestamp -bm system.bmm
"F:/xps/Othello-28/lab_gobang_2/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: E:\Xilinx\14.2\ISE_DS\ISE\bin\nt\unwrapped\ngdbuild.exe -p
xc6slx16csg324-3 -nt timestamp -bm system.bmm
F:/xps/Othello-28/lab_gobang_2/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "F:/xps/Othello-28/lab_gobang_2/implementation/system.ngc" ...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_dip_switches_8bits_wrapper
.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_rs232_uart_1_wrapper.ngc".
..
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_clock_generator_0_wrapper.
ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_proc_sys_reset_0_wrapper.n
gc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_microblaze_0_wrapper.ngc".
..
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_mb_plb_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_ilmb_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_dlmb_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_dlmb_cntlr_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_ilmb_cntlr_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_micron_ram_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_mdm_0_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_vga_ip_0_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_xps_ps2_0_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_lmb_bram_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_mem_bus_mux_0_wrapper.ngc"
...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1" TS_sys_clk_pin
   * 0.25 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 0.666666667 HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND
   _WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND
   _RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SI
   ZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_
   SIZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDS
   UB_GEN[5].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSU
   B_GEN[5].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[31].AD
   DRESS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[30].AD
   DRESS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/MEM_STEER_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_
   CNT_GEN.RDDATA_EN_GEN_ASYNC[3].RDDATA_EN_REG_ASYNC' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/MEM_STEER_I/ASYNC_MEM_RDACK_GEN.AALIGN_PIPE
   _GEN[1].AALIGN_PIPE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/MEM_STATE_MACHINE_I/READ_COMPLETE_PIPE_GEN[
   6].READ_COMPLETE_PIPE' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  12

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  30 sec
Total CPU time to NGDBUILD completion:   30 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.2 - Map P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx16csg324-3".
Mapping design into LUTs...
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_MOSI_QUAD_SPI_pin connected to
   top level port fpga_0_mem_bus_mux_0_MOSI_QUAD_SPI_pin has been removed.
Writing file system_map.ngm...
Running directed packing...
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_0" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_1" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_2" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_3" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_4" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_5" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_6" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_7" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_8" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_9" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_0" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_1" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_2" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_3" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_4" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_5" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_6" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_7" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_8" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_9" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_10" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_11" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_12" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_13" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_14" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_15" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_10" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_11" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_12" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_13" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_14" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_15" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 29 secs 
Total CPU  time at the beginning of Placer: 23 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:b26fede1) REAL time: 31 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:b26fede1) REAL time: 31 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:e64abca1) REAL time: 31 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:1340e467) REAL time: 37 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:1340e467) REAL time: 37 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:1340e467) REAL time: 37 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:1340e467) REAL time: 37 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:1340e467) REAL time: 37 secs 

Phase 9.8  Global Placement
.....................
................................
................................................................................................................................................................................................
.................................................................................................................................................................................................................
.....................................................................................
Phase 9.8  Global Placement (Checksum:8351f82f) REAL time: 1 mins 26 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:8351f82f) REAL time: 1 mins 26 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:5a48906d) REAL time: 1 mins 36 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:5a48906d) REAL time: 1 mins 36 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:83f5c92f) REAL time: 1 mins 37 secs 

Total REAL time to Placer completion: 1 mins 37 secs 
Total CPU  time to Placer completion: 1 mins 27 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   67
Slice Logic Utilization:
  Number of Slice Registers:                 2,623 out of  18,224   14
    Number used as Flip Flops:               2,562
    Number used as Latches:                     53
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                8
  Number of Slice LUTs:                      4,477 out of   9,112   49
    Number used as logic:                    4,282 out of   9,112   46
      Number using O6 output only:           2,798
      Number using O5 output only:             127
      Number using O5 and O6:                1,357
      Number used as ROM:                        0
    Number used as Memory:                     161 out of   2,176    7
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:            97
        Number using O6 output only:            22
        Number using O5 output only:             1
        Number using O5 and O6:                 74
    Number used exclusively as route-thrus:     34
      Number with same-slice register load:     20
      Number with same-slice carry load:        14
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,689 out of   2,278   74
  Nummber of MUXCYs used:                    1,504 out of   4,556   33
  Number of LUT Flip Flop pairs used:        5,101
    Number with an unused Flip Flop:         2,632 out of   5,101   51
    Number with an unused LUT:                 624 out of   5,101   12
    Number of fully used LUT-FF pairs:       1,845 out of   5,101   36
    Number of unique control sets:             167
    Number of slice register sites lost
      to control set restrictions:             662 out of  18,224    3

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        83 out of     232   35
    Number of LOCed IOBs:                       83 out of      83  100
    IOB Flip Flops:                             24

Specific Feature Utilization:
  Number of RAMB16BWERs:                        32 out of      32  100
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       5 out of      16   31
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                  19 out of     248    7
    Number used as ILOGIC2s:                    19
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0
  Number of OLOGIC2/OSERDES2s:                   4 out of     248    1
    Number used as OLOGIC2s:                     4
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            5 out of      32   15
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.98

Peak Memory Usage:  354 MB
Total REAL time to MAP completion:  1 mins 44 secs 
Total CPU time to MAP completion:   1 mins 33 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.2 - par P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <E:/Xilinx/14.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx16.nph' in environment
E:\Xilinx\14.2\ISE_DS\ISE\;E:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.22 2012-07-09".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 2,623 out of  18,224   14
    Number used as Flip Flops:               2,562
    Number used as Latches:                     53
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                8
  Number of Slice LUTs:                      4,477 out of   9,112   49
    Number used as logic:                    4,282 out of   9,112   46
      Number using O6 output only:           2,798
      Number using O5 output only:             127
      Number using O5 and O6:                1,357
      Number used as ROM:                        0
    Number used as Memory:                     161 out of   2,176    7
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:            97
        Number using O6 output only:            22
        Number using O5 output only:             1
        Number using O5 and O6:                 74
    Number used exclusively as route-thrus:     34
      Number with same-slice register load:     20
      Number with same-slice carry load:        14
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,689 out of   2,278   74
  Nummber of MUXCYs used:                    1,504 out of   4,556   33
  Number of LUT Flip Flop pairs used:        5,101
    Number with an unused Flip Flop:         2,632 out of   5,101   51
    Number with an unused LUT:                 624 out of   5,101   12
    Number of fully used LUT-FF pairs:       1,845 out of   5,101   36
    Number of slice register sites lost
      to control set restrictions:               0 out of  18,224    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        83 out of     232   35
    Number of LOCed IOBs:                       83 out of      83  100
    IOB Flip Flops:                             24

Specific Feature Utilization:
  Number of RAMB16BWERs:                        32 out of      32  100
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       5 out of      16   31
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                  19 out of     248    7
    Number used as ILOGIC2s:                    19
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0
  Number of OLOGIC2/OSERDES2s:                   4 out of     248    1
    Number used as OLOGIC2s:                     4
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            5 out of      32   15
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 10 secs 
Finished initial Timing Analysis.  REAL time: 10 secs 

WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 30765 unrouted;      REAL time: 11 secs 

Phase  2  : 24783 unrouted;      REAL time: 13 secs 

Phase  3  : 11315 unrouted;      REAL time: 33 secs 

Phase  4  : 11315 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 34 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 51 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 51 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 51 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 51 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 51 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 53 secs 
Total REAL time to Router completion: 53 secs 
Total CPU time to Router completion: 52 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_66_6667MHz | BUFGMUX_X3Y13| No   | 1039 |  0.543     |  1.390      |
+---------------------+--------------+------+------+------------+-------------+
|vga_ip_0/vga_ip_0/US |              |      |      |            |             |
|ER_LOGIC_I/vga_data< |              |      |      |            |             |
|            6>2_BUFG |  BUFGMUX_X2Y2| No   |   17 |  0.034     |  0.888      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0_CL |              |      |      |            |             |
|               KOUT1 |  BUFGMUX_X2Y3| No   |    5 |  0.012     |  0.862      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|            _Dbg_Clk |  BUFGMUX_X2Y1| No   |   65 |  0.059     |  0.907      |
+---------------------+--------------+------+------+------------+-------------+
|vga_ip_0/vga_ip_0/US |              |      |      |            |             |
|ER_LOGIC_I/vga_ena_B |              |      |      |            |             |
|                 UFG |  BUFGMUX_X2Y4| No   |    6 |  0.029     |  0.875      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|         _Dbg_Update |         Local|      |   21 |  1.728     |  2.979      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.951ns|    32.392ns|       0|           0
  G_PLL0_CLKOUT1 = PERIOD TIMEGRP         " | HOLD        |     0.437ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT1" TS_sys_clk_pin         * 0.2 |             |            |            |        |            
  5 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     3.576ns|    11.423ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.289ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         * 0.6 |             |            |            |        |            
  66666667 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  pin" 100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|      8.098ns|            0|            0|            0|       390556|
| TS_clock_generator_0_clock_gen|     40.000ns|     32.392ns|          N/A|            0|            0|          520|            0|
| erator_0_SIG_PLL0_CLKOUT1     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     15.000ns|     11.423ns|          N/A|            0|            0|       390036|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 18 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 57 secs 
Total CPU time to PAR completion: 55 secs 

Peak Memory Usage:  339 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 20
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.2 - Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx16.nph' in environment
E:\Xilinx\14.2\ISE_DS\ISE\;E:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
--------------------------------------------------------------------------------
Release 14.2 Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.2\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx16,-3 (PRODUCTION 1.22 2012-07-09)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 390556 paths, 0 nets, and 16194 connections

Design statistics:
   Minimum period:  32.392ns (Maximum frequency:  30.872MHz)


Analysis completed Sat Dec 12 20:28:31 2015
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 14 secs 


xflow done!
touch __xps/system_routed
xilperl E:/Xilinx/14.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.2 - Bitgen P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx16.nph' in environment
E:\Xilinx\14.2\ISE_DS\ISE\;E:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
Opened constraints file system.pcf.

Sat Dec 12 20:28:41 2015

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   fpga_0_mem_bus_mux_0_MEM_OEN_pin_PULLUP is set but the tri state is not
   configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   fpga_0_mem_bus_mux_0_RAM_CEN_O_pin_PULLUP is set but the tri state is not
   configured. 
WARNING:PhysDesignRules:781 - PULLDOWN on an active net. PULLDOWN of comp
   fpga_0_mem_bus_mux_0_RAM_BEN_O_pin<0>_PULLDOWN is set but the tri state is
   not configured. 
WARNING:PhysDesignRules:781 - PULLDOWN on an active net. PULLDOWN of comp
   fpga_0_mem_bus_mux_0_RAM_BEN_O_pin<1>_PULLDOWN is set but the tri state is
   not configured. 
DRC detected 0 errors and 22 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Sat Dec 12 20:30:00 2015
 make -f system.make exporttosdk started...
Done!

********************************************************************************
At Local date and time: Sat Dec 12 20:30:01 2015
 xsdk.exe -hwspec F:\xps\Othello-28\lab_gobang_2\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.2 Build EDK_P.28xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Sat Dec 12 20:32:17 2015
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse F:/xps/Othello-28/lab_gobang_2/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) DIP_Switches_8Bits	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x86500000-0x8653ffff) vga_ip_0	mb_plb
  (0x86a00000-0x86a0ffff) xps_ps2_0	mb_plb
  (0x87000000-0x87ffffff) Micron_RAM	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 6 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 77 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches_8Bits - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:Micron_RAM - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 117 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: vga_ip, INSTANCE:vga_ip_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   F:\xps\Othello-28\lab_gobang_2\pcores\vga_ip_v1_00_a\data\vga_ip_v2_1_0.mpd
   line 27 
INFO:EDK:4130 - IPNAME: vga_ip, INSTANCE:vga_ip_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   F:\xps\Othello-28\lab_gobang_2\pcores\vga_ip_v1_00_a\data\vga_ip_v2_1_0.mpd
   line 28 
INFO:EDK:4130 - IPNAME: vga_ip, INSTANCE:vga_ip_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   F:\xps\Othello-28\lab_gobang_2\pcores\vga_ip_v1_00_a\data\vga_ip_v2_1_0.mpd
   line 29 
INFO:EDK:4130 - IPNAME: xps_ps2, INSTANCE:xps_ps2_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ps2_v1_01_b\data
   \xps_ps2_v2_1_0.mpd line 80 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - F:\xps\Othello-28\lab_gobang_2\system.mhs line 225 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 45 - Copying cache implementation
netlist
IPNAME:plb_v46 INSTANCE:mb_plb - F:\xps\Othello-28\lab_gobang_2\system.mhs line
58 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - F:\xps\Othello-28\lab_gobang_2\system.mhs line 65
- Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - F:\xps\Othello-28\lab_gobang_2\system.mhs line 72
- Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 79 - Copying cache implementation
netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 88 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:lmb_bram - F:\xps\Othello-28\lab_gobang_2\system.mhs
line 97 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 104 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:dip_switches_8bits -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 118 - Copying cache
implementation netlist
IPNAME:xps_mch_emc INSTANCE:micron_ram -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 131 - Copying cache
implementation netlist
IPNAME:mem_bus_mux INSTANCE:mem_bus_mux_0 -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 161 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - F:\xps\Othello-28\lab_gobang_2\system.mhs line 203 -
Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 215 - Copying cache
implementation netlist
IPNAME:vga_ip INSTANCE:vga_ip_0 - F:\xps\Othello-28\lab_gobang_2\system.mhs line
228 - Copying cache implementation netlist
IPNAME:xps_ps2 INSTANCE:xps_ps2_0 - F:\xps\Othello-28\lab_gobang_2\system.mhs
line 243 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - F:\xps\Othello-28\lab_gobang_2\system.mhs
line 97 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 186 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 - F:\xps\Othello-28\lab_gobang_2\system.mhs line 186
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:vga_ip_0 - F:\xps\Othello-28\lab_gobang_2\system.mhs line 228 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 186 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: E:\Xilinx\14.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"F:/xps/Othello-28/lab_gobang_2/implementation/clock_generator_0_wrapper/system_
clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 58.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
Done!

********************************************************************************
At Local date and time: Sat Dec 12 20:34:42 2015
 make -f system.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
Release 14.2 - Xflow P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File: F:/xps/Othello-28/lab_gobang_2/implementation/fpga.flw 
Using Option File(s): 
 F:/xps/Othello-28/lab_gobang_2/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx16csg324-3 -nt timestamp -bm system.bmm
"F:/xps/Othello-28/lab_gobang_2/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: E:\Xilinx\14.2\ISE_DS\ISE\bin\nt\unwrapped\ngdbuild.exe -p
xc6slx16csg324-3 -nt timestamp -bm system.bmm
F:/xps/Othello-28/lab_gobang_2/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "F:/xps/Othello-28/lab_gobang_2/implementation/system.ngc" ...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_dip_switches_8bits_wrapper
.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_rs232_uart_1_wrapper.ngc".
..
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_clock_generator_0_wrapper.
ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_proc_sys_reset_0_wrapper.n
gc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_microblaze_0_wrapper.ngc".
..
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_mb_plb_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_ilmb_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_dlmb_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_dlmb_cntlr_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_ilmb_cntlr_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_micron_ram_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_mdm_0_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_vga_ip_0_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_xps_ps2_0_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_lmb_bram_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_mem_bus_mux_0_wrapper.ngc"
...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1" TS_sys_clk_pin
   * 0.25 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 0.666666667 HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND
   _WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND
   _RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SI
   ZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_
   SIZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDS
   UB_GEN[5].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSU
   B_GEN[5].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[31].AD
   DRESS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[30].AD
   DRESS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/MEM_STEER_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_
   CNT_GEN.RDDATA_EN_GEN_ASYNC[3].RDDATA_EN_REG_ASYNC' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/MEM_STEER_I/ASYNC_MEM_RDACK_GEN.AALIGN_PIPE
   _GEN[1].AALIGN_PIPE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/MEM_STATE_MACHINE_I/READ_COMPLETE_PIPE_GEN[
   6].READ_COMPLETE_PIPE' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  12

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  33 sec
Total CPU time to NGDBUILD completion:   32 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.2 - Map P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx16csg324-3".
Mapping design into LUTs...
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_MOSI_QUAD_SPI_pin connected to
   top level port fpga_0_mem_bus_mux_0_MOSI_QUAD_SPI_pin has been removed.
Writing file system_map.ngm...
Running directed packing...
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_0" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_1" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_2" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_3" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_4" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_5" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_6" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_7" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_8" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_9" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_0" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_1" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_2" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_3" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_4" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_5" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_6" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_7" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_8" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_9" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_10" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_11" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_12" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_13" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_14" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_15" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_10" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_11" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_12" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_13" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_14" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_15" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 20 secs 
Total CPU  time at the beginning of Placer: 20 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:b26fede1) REAL time: 22 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:b26fede1) REAL time: 23 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:e64abca1) REAL time: 23 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:1340e467) REAL time: 28 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:1340e467) REAL time: 28 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:1340e467) REAL time: 28 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:1340e467) REAL time: 28 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:1340e467) REAL time: 28 secs 

Phase 9.8  Global Placement
.....................
..................................................................................................
...................................................................................................................................................................................
............................................................................................................................................................................................
..................................................................................
Phase 9.8  Global Placement (Checksum:ac07e685) REAL time: 1 mins 13 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:ac07e685) REAL time: 1 mins 13 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:91e04ac2) REAL time: 1 mins 23 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:91e04ac2) REAL time: 1 mins 23 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:a5c29a6f) REAL time: 1 mins 24 secs 

Total REAL time to Placer completion: 1 mins 24 secs 
Total CPU  time to Placer completion: 1 mins 22 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   67
Slice Logic Utilization:
  Number of Slice Registers:                 2,623 out of  18,224   14
    Number used as Flip Flops:               2,562
    Number used as Latches:                     53
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                8
  Number of Slice LUTs:                      4,473 out of   9,112   49
    Number used as logic:                    4,282 out of   9,112   46
      Number using O6 output only:           2,800
      Number using O5 output only:             125
      Number using O5 and O6:                1,357
      Number used as ROM:                        0
    Number used as Memory:                     161 out of   2,176    7
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:            97
        Number using O6 output only:            22
        Number using O5 output only:             1
        Number using O5 and O6:                 74
    Number used exclusively as route-thrus:     30
      Number with same-slice register load:     16
      Number with same-slice carry load:        14
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,657 out of   2,278   72
  Nummber of MUXCYs used:                    1,504 out of   4,556   33
  Number of LUT Flip Flop pairs used:        5,117
    Number with an unused Flip Flop:         2,646 out of   5,117   51
    Number with an unused LUT:                 644 out of   5,117   12
    Number of fully used LUT-FF pairs:       1,827 out of   5,117   35
    Number of unique control sets:             167
    Number of slice register sites lost
      to control set restrictions:             662 out of  18,224    3

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        83 out of     232   35
    Number of LOCed IOBs:                       83 out of      83  100
    IOB Flip Flops:                             24

Specific Feature Utilization:
  Number of RAMB16BWERs:                        32 out of      32  100
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       5 out of      16   31
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                  19 out of     248    7
    Number used as ILOGIC2s:                    19
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0
  Number of OLOGIC2/OSERDES2s:                   4 out of     248    1
    Number used as OLOGIC2s:                     4
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            5 out of      32   15
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.98

Peak Memory Usage:  354 MB
Total REAL time to MAP completion:  1 mins 30 secs 
Total CPU time to MAP completion:   1 mins 28 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.2 - par P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <E:/Xilinx/14.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx16.nph' in environment
E:\Xilinx\14.2\ISE_DS\ISE\;E:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.22 2012-07-09".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 2,623 out of  18,224   14
    Number used as Flip Flops:               2,562
    Number used as Latches:                     53
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                8
  Number of Slice LUTs:                      4,473 out of   9,112   49
    Number used as logic:                    4,282 out of   9,112   46
      Number using O6 output only:           2,800
      Number using O5 output only:             125
      Number using O5 and O6:                1,357
      Number used as ROM:                        0
    Number used as Memory:                     161 out of   2,176    7
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:            97
        Number using O6 output only:            22
        Number using O5 output only:             1
        Number using O5 and O6:                 74
    Number used exclusively as route-thrus:     30
      Number with same-slice register load:     16
      Number with same-slice carry load:        14
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,657 out of   2,278   72
  Nummber of MUXCYs used:                    1,504 out of   4,556   33
  Number of LUT Flip Flop pairs used:        5,117
    Number with an unused Flip Flop:         2,646 out of   5,117   51
    Number with an unused LUT:                 644 out of   5,117   12
    Number of fully used LUT-FF pairs:       1,827 out of   5,117   35
    Number of slice register sites lost
      to control set restrictions:               0 out of  18,224    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        83 out of     232   35
    Number of LOCed IOBs:                       83 out of      83  100
    IOB Flip Flops:                             24

Specific Feature Utilization:
  Number of RAMB16BWERs:                        32 out of      32  100
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       5 out of      16   31
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                  19 out of     248    7
    Number used as ILOGIC2s:                    19
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0
  Number of OLOGIC2/OSERDES2s:                   4 out of     248    1
    Number used as OLOGIC2s:                     4
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            5 out of      32   15
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 10 secs 
Finished initial Timing Analysis.  REAL time: 10 secs 

WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 30755 unrouted;      REAL time: 11 secs 

Phase  2  : 24780 unrouted;      REAL time: 13 secs 

Phase  3  : 11098 unrouted;      REAL time: 32 secs 

Phase  4  : 11098 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 34 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 51 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 51 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 51 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 51 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 51 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 53 secs 
Total REAL time to Router completion: 53 secs 
Total CPU time to Router completion: 52 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_66_6667MHz | BUFGMUX_X3Y13| No   | 1037 |  0.544     |  1.390      |
+---------------------+--------------+------+------+------------+-------------+
|vga_ip_0/vga_ip_0/US |              |      |      |            |             |
|ER_LOGIC_I/vga_data< |              |      |      |            |             |
|            6>2_BUFG |  BUFGMUX_X2Y2| No   |   17 |  0.055     |  0.906      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0_CL |              |      |      |            |             |
|               KOUT1 |  BUFGMUX_X2Y3| No   |    5 |  0.005     |  0.862      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|            _Dbg_Clk |  BUFGMUX_X2Y1| No   |   64 |  0.059     |  0.905      |
+---------------------+--------------+------+------+------------+-------------+
|vga_ip_0/vga_ip_0/US |              |      |      |            |             |
|ER_LOGIC_I/vga_ena_B |              |      |      |            |             |
|                 UFG |  BUFGMUX_X2Y4| No   |    6 |  0.014     |  0.869      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|         _Dbg_Update |         Local|      |   21 |  1.637     |  3.024      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.734ns|    34.128ns|       0|           0
  G_PLL0_CLKOUT1 = PERIOD TIMEGRP         " | HOLD        |     0.428ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT1" TS_sys_clk_pin         * 0.2 |             |            |            |        |            
  5 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     3.956ns|    11.043ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.214ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         * 0.6 |             |            |            |        |            
  66666667 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  pin" 100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|      8.532ns|            0|            0|            0|       390556|
| TS_clock_generator_0_clock_gen|     40.000ns|     34.128ns|          N/A|            0|            0|          520|            0|
| erator_0_SIG_PLL0_CLKOUT1     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     15.000ns|     11.043ns|          N/A|            0|            0|       390036|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 18 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 57 secs 
Total CPU time to PAR completion: 55 secs 

Peak Memory Usage:  337 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 20
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.2 - Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx16.nph' in environment
E:\Xilinx\14.2\ISE_DS\ISE\;E:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
--------------------------------------------------------------------------------
Release 14.2 Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.2\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx16,-3 (PRODUCTION 1.22 2012-07-09)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 390556 paths, 0 nets, and 16192 connections

Design statistics:
   Minimum period:  34.128ns (Maximum frequency:  29.301MHz)


Analysis completed Sat Dec 12 20:38:10 2015
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 14 secs 


xflow done!
touch __xps/system_routed
xilperl E:/Xilinx/14.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.2 - Bitgen P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx16.nph' in environment
E:\Xilinx\14.2\ISE_DS\ISE\;E:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
Opened constraints file system.pcf.

Sat Dec 12 20:38:19 2015

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   fpga_0_mem_bus_mux_0_MEM_OEN_pin_PULLUP is set but the tri state is not
   configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   fpga_0_mem_bus_mux_0_RAM_CEN_O_pin_PULLUP is set but the tri state is not
   configured. 
WARNING:PhysDesignRules:781 - PULLDOWN on an active net. PULLDOWN of comp
   fpga_0_mem_bus_mux_0_RAM_BEN_O_pin<0>_PULLDOWN is set but the tri state is
   not configured. 
WARNING:PhysDesignRules:781 - PULLDOWN on an active net. PULLDOWN of comp
   fpga_0_mem_bus_mux_0_RAM_BEN_O_pin<1>_PULLDOWN is set but the tri state is
   not configured. 
DRC detected 0 errors and 22 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Sat Dec 12 20:39:52 2015
 make -f system.make exporttosdk started...
Done!

********************************************************************************
At Local date and time: Sat Dec 12 20:39:53 2015
 xsdk.exe -hwspec F:\xps\Othello-28\lab_gobang_2\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.2 Build EDK_P.28xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	F:\xps\Othello-28\lab_gobang_2\etc\system.filters
Done writing Tab View settings to:
	F:\xps\Othello-28\lab_gobang_2\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.2 Build EDK_P.28xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Overriding Xilinx file <TextEditor.cfg> with local file <E:/Xilinx/14.2/ISE_DS/EDK/data/TextEditor.cfg>

********************************************************************************
At Local date and time: Sun Dec 13 21:27:31 2015
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse F:/xps/Othello-28/lab_gobang_2/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) DIP_Switches_8Bits	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x86500000-0x8653ffff) vga_ip_0	mb_plb
  (0x86a00000-0x86a0ffff) xps_ps2_0	mb_plb
  (0x87000000-0x87ffffff) Micron_RAM	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 6 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 77 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches_8Bits - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:Micron_RAM - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 117 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: vga_ip, INSTANCE:vga_ip_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   F:\xps\Othello-28\lab_gobang_2\pcores\vga_ip_v1_00_a\data\vga_ip_v2_1_0.mpd
   line 27 
INFO:EDK:4130 - IPNAME: vga_ip, INSTANCE:vga_ip_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   F:\xps\Othello-28\lab_gobang_2\pcores\vga_ip_v1_00_a\data\vga_ip_v2_1_0.mpd
   line 28 
INFO:EDK:4130 - IPNAME: vga_ip, INSTANCE:vga_ip_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   F:\xps\Othello-28\lab_gobang_2\pcores\vga_ip_v1_00_a\data\vga_ip_v2_1_0.mpd
   line 29 
INFO:EDK:4130 - IPNAME: xps_ps2, INSTANCE:xps_ps2_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ps2_v1_01_b\data
   \xps_ps2_v2_1_0.mpd line 80 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - F:\xps\Othello-28\lab_gobang_2\system.mhs line 225 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 45 - Copying cache implementation
netlist
IPNAME:plb_v46 INSTANCE:mb_plb - F:\xps\Othello-28\lab_gobang_2\system.mhs line
58 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - F:\xps\Othello-28\lab_gobang_2\system.mhs line 65
- Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - F:\xps\Othello-28\lab_gobang_2\system.mhs line 72
- Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 79 - Copying cache implementation
netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 88 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:lmb_bram - F:\xps\Othello-28\lab_gobang_2\system.mhs
line 97 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 104 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:dip_switches_8bits -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 118 - Copying cache
implementation netlist
IPNAME:xps_mch_emc INSTANCE:micron_ram -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 131 - Copying cache
implementation netlist
IPNAME:mem_bus_mux INSTANCE:mem_bus_mux_0 -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 161 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - F:\xps\Othello-28\lab_gobang_2\system.mhs line 203 -
Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 215 - Copying cache
implementation netlist
IPNAME:vga_ip INSTANCE:vga_ip_0 - F:\xps\Othello-28\lab_gobang_2\system.mhs line
228 - Copying cache implementation netlist
IPNAME:xps_ps2 INSTANCE:xps_ps2_0 - F:\xps\Othello-28\lab_gobang_2\system.mhs
line 243 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - F:\xps\Othello-28\lab_gobang_2\system.mhs
line 97 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 186 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 - F:\xps\Othello-28\lab_gobang_2\system.mhs line 186
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:vga_ip_0 - F:\xps\Othello-28\lab_gobang_2\system.mhs line 228 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 186 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: E:\Xilinx\14.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"F:/xps/Othello-28/lab_gobang_2/implementation/clock_generator_0_wrapper/system_
clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 36.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
Done!
Writing filter settings....
Done writing filter settings to:
	F:\xps\Othello-28\lab_gobang_2\etc\system.filters
Done writing Tab View settings to:
	F:\xps\Othello-28\lab_gobang_2\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.2 Build EDK_P.28xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	F:\xps\Othello-28\lab_gobang_2\etc\system.filters
Done writing Tab View settings to:
	F:\xps\Othello-28\lab_gobang_2\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.2 Build EDK_P.28xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	F:\xps\Othello-28\lab_gobang_2\etc\system.filters
Done writing Tab View settings to:
	F:\xps\Othello-28\lab_gobang_2\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.2 Build EDK_P.28xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	F:\xps\Othello-28\lab_gobang_2\etc\system.filters
Done writing Tab View settings to:
	F:\xps\Othello-28\lab_gobang_2\etc\system.gui
Overriding Xilinx file <TextEditor.cfg> with local file <E:/Xilinx/14.2/ISE_DS/EDK/data/TextEditor.cfg>

********************************************************************************
At Local date and time: Tue Dec 15 17:01:19 2015
 make -f system.make netlist started...
make: Nothing to be done for `netlist'.
Done!

********************************************************************************
At Local date and time: Tue Dec 15 17:05:41 2015
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse F:/xps/Othello-28/lab_gobang_2/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) DIP_Switches_8Bits	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x86500000-0x8653ffff) vga_ip_0	mb_plb
  (0x86a00000-0x86a0ffff) xps_ps2_0	mb_plb
  (0x87000000-0x87ffffff) Micron_RAM	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 6 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 77 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches_8Bits - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:Micron_RAM - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 117 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: vga_ip, INSTANCE:vga_ip_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   F:\xps\Othello-28\lab_gobang_2\pcores\vga_ip_v1_00_a\data\vga_ip_v2_1_0.mpd
   line 27 
INFO:EDK:4130 - IPNAME: vga_ip, INSTANCE:vga_ip_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   F:\xps\Othello-28\lab_gobang_2\pcores\vga_ip_v1_00_a\data\vga_ip_v2_1_0.mpd
   line 28 
INFO:EDK:4130 - IPNAME: vga_ip, INSTANCE:vga_ip_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   F:\xps\Othello-28\lab_gobang_2\pcores\vga_ip_v1_00_a\data\vga_ip_v2_1_0.mpd
   line 29 
INFO:EDK:4130 - IPNAME: xps_ps2, INSTANCE:xps_ps2_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ps2_v1_01_b\data
   \xps_ps2_v2_1_0.mpd line 80 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - F:\xps\Othello-28\lab_gobang_2\system.mhs line 225 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 45 - Copying cache implementation
netlist
IPNAME:plb_v46 INSTANCE:mb_plb - F:\xps\Othello-28\lab_gobang_2\system.mhs line
58 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - F:\xps\Othello-28\lab_gobang_2\system.mhs line 65
- Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - F:\xps\Othello-28\lab_gobang_2\system.mhs line 72
- Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 79 - Copying cache implementation
netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 88 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:lmb_bram - F:\xps\Othello-28\lab_gobang_2\system.mhs
line 97 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 104 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:dip_switches_8bits -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 118 - Copying cache
implementation netlist
IPNAME:xps_mch_emc INSTANCE:micron_ram -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 131 - Copying cache
implementation netlist
IPNAME:mem_bus_mux INSTANCE:mem_bus_mux_0 -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 161 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - F:\xps\Othello-28\lab_gobang_2\system.mhs line 203 -
Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 215 - Copying cache
implementation netlist
IPNAME:vga_ip INSTANCE:vga_ip_0 - F:\xps\Othello-28\lab_gobang_2\system.mhs line
228 - Copying cache implementation netlist
IPNAME:xps_ps2 INSTANCE:xps_ps2_0 - F:\xps\Othello-28\lab_gobang_2\system.mhs
line 243 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - F:\xps\Othello-28\lab_gobang_2\system.mhs
line 97 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 186 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 - F:\xps\Othello-28\lab_gobang_2\system.mhs line 186
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:vga_ip_0 - F:\xps\Othello-28\lab_gobang_2\system.mhs line 228 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
ERROR:HDLCompiler:806 - "F:/xps/Othello-28/lab_gobang_2/pcores/vga_ip_v1_00_a/hdl/verilog/user_logic.v" Line 271: Syntax error near "if".
ERROR:HDLCompiler:598 - "F:/xps/Othello-28/lab_gobang_2/pcores/vga_ip_v1_00_a/hdl/verilog/user_logic.v" Line 51: Module <user_logic> ignored due to previous errors.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   F:\xps\Othello-28\lab_gobang_2\synthesis\system_vga_ip_0_wrapper_xst.srp for
   details

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 186 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: E:\Xilinx\14.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"F:/xps/Othello-28/lab_gobang_2/implementation/clock_generator_0_wrapper/system_
clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system_microblaze_0_wrapper.ngc]  2
Done!

********************************************************************************
At Local date and time: Tue Dec 15 17:08:44 2015
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse F:/xps/Othello-28/lab_gobang_2/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) DIP_Switches_8Bits	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x86500000-0x8653ffff) vga_ip_0	mb_plb
  (0x86a00000-0x86a0ffff) xps_ps2_0	mb_plb
  (0x87000000-0x87ffffff) Micron_RAM	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 6 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 77 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches_8Bits - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:Micron_RAM - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 117 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: vga_ip, INSTANCE:vga_ip_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   F:\xps\Othello-28\lab_gobang_2\pcores\vga_ip_v1_00_a\data\vga_ip_v2_1_0.mpd
   line 27 
INFO:EDK:4130 - IPNAME: vga_ip, INSTANCE:vga_ip_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   F:\xps\Othello-28\lab_gobang_2\pcores\vga_ip_v1_00_a\data\vga_ip_v2_1_0.mpd
   line 28 
INFO:EDK:4130 - IPNAME: vga_ip, INSTANCE:vga_ip_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   F:\xps\Othello-28\lab_gobang_2\pcores\vga_ip_v1_00_a\data\vga_ip_v2_1_0.mpd
   line 29 
INFO:EDK:4130 - IPNAME: xps_ps2, INSTANCE:xps_ps2_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ps2_v1_01_b\data
   \xps_ps2_v2_1_0.mpd line 80 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - F:\xps\Othello-28\lab_gobang_2\system.mhs line 225 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 45 - Copying cache implementation
netlist
IPNAME:plb_v46 INSTANCE:mb_plb - F:\xps\Othello-28\lab_gobang_2\system.mhs line
58 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - F:\xps\Othello-28\lab_gobang_2\system.mhs line 65
- Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - F:\xps\Othello-28\lab_gobang_2\system.mhs line 72
- Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 79 - Copying cache implementation
netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 88 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:lmb_bram - F:\xps\Othello-28\lab_gobang_2\system.mhs
line 97 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 104 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:dip_switches_8bits -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 118 - Copying cache
implementation netlist
IPNAME:xps_mch_emc INSTANCE:micron_ram -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 131 - Copying cache
implementation netlist
IPNAME:mem_bus_mux INSTANCE:mem_bus_mux_0 -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 161 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - F:\xps\Othello-28\lab_gobang_2\system.mhs line 203 -
Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 215 - Copying cache
implementation netlist
IPNAME:xps_ps2 INSTANCE:xps_ps2_0 - F:\xps\Othello-28\lab_gobang_2\system.mhs
line 243 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - F:\xps\Othello-28\lab_gobang_2\system.mhs
line 97 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 186 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 - F:\xps\Othello-28\lab_gobang_2\system.mhs line 186
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:vga_ip_0 - F:\xps\Othello-28\lab_gobang_2\system.mhs line 228 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
ERROR:HDLCompiler:806 - "F:/xps/Othello-28/lab_gobang_2/pcores/vga_ip_v1_00_a/hdl/verilog/user_logic.v" Line 271: Syntax error near "if".
ERROR:HDLCompiler:598 - "F:/xps/Othello-28/lab_gobang_2/pcores/vga_ip_v1_00_a/hdl/verilog/user_logic.v" Line 51: Module <user_logic> ignored due to previous errors.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   F:\xps\Othello-28\lab_gobang_2\synthesis\system_vga_ip_0_wrapper_xst.srp for
   details

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 186 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: E:\Xilinx\14.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"F:/xps/Othello-28/lab_gobang_2/implementation/clock_generator_0_wrapper/system_
clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system_microblaze_0_wrapper.ngc]  2
Done!

********************************************************************************
At Local date and time: Tue Dec 15 17:10:33 2015
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse F:/xps/Othello-28/lab_gobang_2/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) DIP_Switches_8Bits	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x86500000-0x8653ffff) vga_ip_0	mb_plb
  (0x86a00000-0x86a0ffff) xps_ps2_0	mb_plb
  (0x87000000-0x87ffffff) Micron_RAM	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 6 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 77 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches_8Bits - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:Micron_RAM - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 117 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: vga_ip, INSTANCE:vga_ip_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   F:\xps\Othello-28\lab_gobang_2\pcores\vga_ip_v1_00_a\data\vga_ip_v2_1_0.mpd
   line 27 
INFO:EDK:4130 - IPNAME: vga_ip, INSTANCE:vga_ip_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   F:\xps\Othello-28\lab_gobang_2\pcores\vga_ip_v1_00_a\data\vga_ip_v2_1_0.mpd
   line 28 
INFO:EDK:4130 - IPNAME: vga_ip, INSTANCE:vga_ip_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   F:\xps\Othello-28\lab_gobang_2\pcores\vga_ip_v1_00_a\data\vga_ip_v2_1_0.mpd
   line 29 
INFO:EDK:4130 - IPNAME: xps_ps2, INSTANCE:xps_ps2_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ps2_v1_01_b\data
   \xps_ps2_v2_1_0.mpd line 80 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - F:\xps\Othello-28\lab_gobang_2\system.mhs line 225 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   E:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 45 - Copying cache implementation
netlist
IPNAME:plb_v46 INSTANCE:mb_plb - F:\xps\Othello-28\lab_gobang_2\system.mhs line
58 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - F:\xps\Othello-28\lab_gobang_2\system.mhs line 65
- Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - F:\xps\Othello-28\lab_gobang_2\system.mhs line 72
- Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 79 - Copying cache implementation
netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 88 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:lmb_bram - F:\xps\Othello-28\lab_gobang_2\system.mhs
line 97 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 104 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:dip_switches_8bits -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 118 - Copying cache
implementation netlist
IPNAME:xps_mch_emc INSTANCE:micron_ram -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 131 - Copying cache
implementation netlist
IPNAME:mem_bus_mux INSTANCE:mem_bus_mux_0 -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 161 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - F:\xps\Othello-28\lab_gobang_2\system.mhs line 203 -
Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 215 - Copying cache
implementation netlist
IPNAME:xps_ps2 INSTANCE:xps_ps2_0 - F:\xps\Othello-28\lab_gobang_2\system.mhs
line 243 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - F:\xps\Othello-28\lab_gobang_2\system.mhs
line 97 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 186 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 - F:\xps\Othello-28\lab_gobang_2\system.mhs line 186
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:vga_ip_0 - F:\xps\Othello-28\lab_gobang_2\system.mhs line 228 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
F:\xps\Othello-28\lab_gobang_2\system.mhs line 186 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: E:\Xilinx\14.2\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"F:/xps/Othello-28/lab_gobang_2/implementation/clock_generator_0_wrapper/system_
clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 64.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
Done!

********************************************************************************
At Local date and time: Tue Dec 15 17:12:32 2015
 make -f system.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
Release 14.2 - Xflow P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File: F:/xps/Othello-28/lab_gobang_2/implementation/fpga.flw 
Using Option File(s): 
 F:/xps/Othello-28/lab_gobang_2/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx16csg324-3 -nt timestamp -bm system.bmm
"F:/xps/Othello-28/lab_gobang_2/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: E:\Xilinx\14.2\ISE_DS\ISE\bin\nt\unwrapped\ngdbuild.exe -p
xc6slx16csg324-3 -nt timestamp -bm system.bmm
F:/xps/Othello-28/lab_gobang_2/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "F:/xps/Othello-28/lab_gobang_2/implementation/system.ngc" ...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_dip_switches_8bits_wrapper
.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_rs232_uart_1_wrapper.ngc".
..
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_clock_generator_0_wrapper.
ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_proc_sys_reset_0_wrapper.n
gc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_microblaze_0_wrapper.ngc".
..
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_mb_plb_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_ilmb_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_dlmb_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_dlmb_cntlr_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_ilmb_cntlr_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_micron_ram_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_mdm_0_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_vga_ip_0_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_xps_ps2_0_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_lmb_bram_wrapper.ngc"...
Loading design module
"F:/xps/Othello-28/lab_gobang_2/implementation/system_mem_bus_mux_0_wrapper.ngc"
...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1" TS_sys_clk_pin
   * 0.25 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 0.666666667 HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND
   _WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND
   _RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SI
   ZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_
   SIZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDS
   UB_GEN[5].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSU
   B_GEN[5].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[31].AD
   DRESS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[30].AD
   DRESS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/MEM_STEER_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_
   CNT_GEN.RDDATA_EN_GEN_ASYNC[3].RDDATA_EN_REG_ASYNC' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/MEM_STEER_I/ASYNC_MEM_RDACK_GEN.AALIGN_PIPE
   _GEN[1].AALIGN_PIPE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/MEM_STATE_MACHINE_I/READ_COMPLETE_PIPE_GEN[
   6].READ_COMPLETE_PIPE' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  12

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  33 sec
Total CPU time to NGDBUILD completion:   28 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.2 - Map P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx16csg324-3".
Mapping design into LUTs...
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_MOSI_QUAD_SPI_pin connected to
   top level port fpga_0_mem_bus_mux_0_MOSI_QUAD_SPI_pin has been removed.
Writing file system_map.ngm...
Running directed packing...
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_0" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_1" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_2" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_3" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_4" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_5" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_6" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_7" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_8" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_9" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_0" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_1" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_2" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_3" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_4" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_5" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_6" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_7" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_8" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_9" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_10" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_11" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_12" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_13" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_14" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_15" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_10" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_11" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_12" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_13" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_14" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_15" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 25 secs 
Total CPU  time at the beginning of Placer: 19 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:42adf2cc) REAL time: 28 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:42adf2cc) REAL time: 28 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:14203604) REAL time: 28 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:a1edcf39) REAL time: 35 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:a1edcf39) REAL time: 35 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:a1edcf39) REAL time: 35 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:a1edcf39) REAL time: 35 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:a1edcf39) REAL time: 35 secs 

Phase 9.8  Global Placement
.......................
...............................................................................................................
.............................................................................................................................
................................................................................................................................................................................
........................................................................................................
Phase 9.8  Global Placement (Checksum:fc8c8058) REAL time: 1 mins 18 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:fc8c8058) REAL time: 1 mins 18 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:5b6b4580) REAL time: 1 mins 27 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:5b6b4580) REAL time: 1 mins 27 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:d897db79) REAL time: 1 mins 27 secs 

Total REAL time to Placer completion: 1 mins 28 secs 
Total CPU  time to Placer completion: 1 mins 18 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   68
Slice Logic Utilization:
  Number of Slice Registers:                 3,234 out of  18,224   17
    Number used as Flip Flops:               3,162
    Number used as Latches:                     63
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                9
  Number of Slice LUTs:                      5,378 out of   9,112   59
    Number used as logic:                    5,168 out of   9,112   56
      Number using O6 output only:           3,670
      Number using O5 output only:             135
      Number using O5 and O6:                1,363
      Number used as ROM:                        0
    Number used as Memory:                     161 out of   2,176    7
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:            97
        Number using O6 output only:            22
        Number using O5 output only:             1
        Number using O5 and O6:                 74
    Number used exclusively as route-thrus:     49
      Number with same-slice register load:     35
      Number with same-slice carry load:        14
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,867 out of   2,278   81
  Nummber of MUXCYs used:                    1,544 out of   4,556   33
  Number of LUT Flip Flop pairs used:        5,897
    Number with an unused Flip Flop:         2,835 out of   5,897   48
    Number with an unused LUT:                 519 out of   5,897    8
    Number of fully used LUT-FF pairs:       2,543 out of   5,897   43
    Number of unique control sets:             170
    Number of slice register sites lost
      to control set restrictions:             676 out of  18,224    3

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        83 out of     232   35
    Number of LOCed IOBs:                       83 out of      83  100
    IOB Flip Flops:                             24

Specific Feature Utilization:
  Number of RAMB16BWERs:                        32 out of      32  100
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       5 out of      16   31
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                  19 out of     248    7
    Number used as ILOGIC2s:                    19
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0
  Number of OLOGIC2/OSERDES2s:                   4 out of     248    1
    Number used as OLOGIC2s:                     4
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            5 out of      32   15
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                4.20

Peak Memory Usage:  369 MB
Total REAL time to MAP completion:  1 mins 33 secs 
Total CPU time to MAP completion:   1 mins 23 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.2 - par P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <E:/Xilinx/14.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx16.nph' in environment
E:\Xilinx\14.2\ISE_DS\ISE\;E:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.22 2012-07-09".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 3,234 out of  18,224   17
    Number used as Flip Flops:               3,162
    Number used as Latches:                     63
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                9
  Number of Slice LUTs:                      5,378 out of   9,112   59
    Number used as logic:                    5,168 out of   9,112   56
      Number using O6 output only:           3,670
      Number using O5 output only:             135
      Number using O5 and O6:                1,363
      Number used as ROM:                        0
    Number used as Memory:                     161 out of   2,176    7
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:            97
        Number using O6 output only:            22
        Number using O5 output only:             1
        Number using O5 and O6:                 74
    Number used exclusively as route-thrus:     49
      Number with same-slice register load:     35
      Number with same-slice carry load:        14
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,867 out of   2,278   81
  Nummber of MUXCYs used:                    1,544 out of   4,556   33
  Number of LUT Flip Flop pairs used:        5,897
    Number with an unused Flip Flop:         2,835 out of   5,897   48
    Number with an unused LUT:                 519 out of   5,897    8
    Number of fully used LUT-FF pairs:       2,543 out of   5,897   43
    Number of slice register sites lost
      to control set restrictions:               0 out of  18,224    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        83 out of     232   35
    Number of LOCed IOBs:                       83 out of      83  100
    IOB Flip Flops:                             24

Specific Feature Utilization:
  Number of RAMB16BWERs:                        32 out of      32  100
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       5 out of      16   31
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                  19 out of     248    7
    Number used as ILOGIC2s:                    19
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0
  Number of OLOGIC2/OSERDES2s:                   4 out of     248    1
    Number used as OLOGIC2s:                     4
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            5 out of      32   15
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 7 secs 
Finished initial Timing Analysis.  REAL time: 8 secs 

WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 35251 unrouted;      REAL time: 9 secs 

Phase  2  : 29104 unrouted;      REAL time: 10 secs 

Phase  3  : 13273 unrouted;      REAL time: 26 secs 

Phase  4  : 13273 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 27 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 43 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 43 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 43 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 43 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 43 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 44 secs 
Total REAL time to Router completion: 44 secs 
Total CPU time to Router completion: 44 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_66_6667MHz | BUFGMUX_X3Y13| No   | 1187 |  0.543     |  1.390      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|            _Dbg_Clk |  BUFGMUX_X2Y1| No   |   59 |  0.057     |  0.906      |
+---------------------+--------------+------+------+------------+-------------+
|vga_ip_0/vga_ip_0/US |              |      |      |            |             |
|ER_LOGIC_I/GND_20_o_ |              |      |      |            |             |
|GND_20_o_AND_2702_o_ |              |      |      |            |             |
|                BUFG |  BUFGMUX_X2Y2| No   |   17 |  0.044     |  0.903      |
+---------------------+--------------+------+------+------------+-------------+
|vga_ip_0/vga_ip_0/US |              |      |      |            |             |
|ER_LOGIC_I/vga_ena_B |              |      |      |            |             |
|                 UFG |  BUFGMUX_X2Y4| No   |    6 |  0.020     |  0.893      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0_CL |              |      |      |            |             |
|               KOUT1 |  BUFGMUX_X2Y3| No   |    6 |  0.012     |  0.880      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|         _Dbg_Update |         Local|      |   21 |  2.722     |  3.917      |
+---------------------+--------------+------+------+------------+-------------+
|vga_ip_0/vga_ip_0/US |              |      |      |            |             |
|ER_LOGIC_I/GND_20_o_ |              |      |      |            |             |
| y_cor[0]_AND_1598_o |         Local|      |    9 |  0.514     |  1.599      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.666ns|    34.672ns|       0|           0
  G_PLL0_CLKOUT1 = PERIOD TIMEGRP         " | HOLD        |     0.509ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT1" TS_sys_clk_pin         * 0.2 |             |            |            |        |            
  5 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     3.600ns|    11.399ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.244ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         * 0.6 |             |            |            |        |            
  66666667 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  pin" 100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|      8.668ns|            0|            0|            0|       828902|
| TS_clock_generator_0_clock_gen|     40.000ns|     34.672ns|          N/A|            0|            0|          530|            0|
| erator_0_SIG_PLL0_CLKOUT1     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     15.000ns|     11.399ns|          N/A|            0|            0|       828372|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 18 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 48 secs 
Total CPU time to PAR completion: 46 secs 

Peak Memory Usage:  338 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 20
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.2 - Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx16.nph' in environment
E:\Xilinx\14.2\ISE_DS\ISE\;E:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
--------------------------------------------------------------------------------
Release 14.2 Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.2\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx16,-3 (PRODUCTION 1.22 2012-07-09)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 828902 paths, 0 nets, and 19418 connections

Design statistics:
   Minimum period:  34.672ns (Maximum frequency:  28.842MHz)


Analysis completed Tue Dec 15 17:15:59 2015
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 15 secs 


xflow done!
touch __xps/system_routed
xilperl E:/Xilinx/14.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.2 - Bitgen P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<E:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx16.nph' in environment
E:\Xilinx\14.2\ISE_DS\ISE\;E:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
Opened constraints file system.pcf.

Tue Dec 15 17:16:09 2015

Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   vga_ip_0/vga_ip_0/USER_LOGIC_I/GND_20_o_y_cor[0]_AND_1598_o is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   fpga_0_mem_bus_mux_0_MEM_OEN_pin_PULLUP is set but the tri state is not
   configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   fpga_0_mem_bus_mux_0_RAM_CEN_O_pin_PULLUP is set but the tri state is not
   configured. 
WARNING:PhysDesignRules:781 - PULLDOWN on an active net. PULLDOWN of comp
   fpga_0_mem_bus_mux_0_RAM_BEN_O_pin<0>_PULLDOWN is set but the tri state is
   not configured. 
WARNING:PhysDesignRules:781 - PULLDOWN on an active net. PULLDOWN of comp
   fpga_0_mem_bus_mux_0_RAM_BEN_O_pin<1>_PULLDOWN is set but the tri state is
   not configured. 
DRC detected 0 errors and 23 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Tue Dec 15 17:17:28 2015
 make -f system.make exporttosdk started...
Done!

********************************************************************************
At Local date and time: Tue Dec 15 17:17:30 2015
 xsdk.exe -hwspec F:\xps\Othello-28\lab_gobang_2\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.2 Build EDK_P.28xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	F:\xps\Othello-28\lab_gobang_2\etc\system.filters
Done writing Tab View settings to:
	F:\xps\Othello-28\lab_gobang_2\etc\system.gui
