[07/15 18:17:25      0s] 
[07/15 18:17:25      0s] Cadence Innovus(TM) Implementation System.
[07/15 18:17:25      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[07/15 18:17:25      0s] 
[07/15 18:17:25      0s] Version:	v21.18-s099_1, built Tue Jul 18 13:03:50 PDT 2023
[07/15 18:17:25      0s] Options:	
[07/15 18:17:25      0s] Date:		Mon Jul 15 18:17:25 2024
[07/15 18:17:25      0s] Host:		phoenix (x86_64 w/Linux 3.10.0-1160.105.1.el7.x86_64) (7cores*7cpus*11th Gen Intel(R) Core(TM) i7-11700K @ 3.60GHz 16384KB)
[07/15 18:17:25      0s] OS:		CentOS Linux 7 (Core)
[07/15 18:17:25      0s] 
[07/15 18:17:25      0s] License:
[07/15 18:17:25      0s] 		[18:17:25.088513] Configured Lic search path (21.01-s002): 3000@lic08.ug.kth.se

[07/15 18:17:25      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[07/15 18:17:25      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[07/15 18:17:42      8s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v21.18-s099_1 (64bit) 07/18/2023 13:03 (Linux 3.10.0-693.el7.x86_64)
[07/15 18:17:44     10s] @(#)CDS: NanoRoute 21.18-s099_1 NR230707-1955/21_18-UB (database version 18.20.605) {superthreading v2.17}
[07/15 18:17:44     10s] @(#)CDS: AAE 21.18-s017 (64bit) 07/18/2023 (Linux 3.10.0-693.el7.x86_64)
[07/15 18:17:44     10s] @(#)CDS: CTE 21.18-s022_1 () Jul 11 2023 23:10:24 ( )
[07/15 18:17:44     10s] @(#)CDS: SYNTECH 21.18-s010_1 () Jul  5 2023 06:32:03 ( )
[07/15 18:17:44     10s] @(#)CDS: CPE v21.18-s053
[07/15 18:17:44     10s] @(#)CDS: IQuantus/TQuantus 21.1.1-s966 (64bit) Wed Mar 8 10:22:20 PST 2023 (Linux 3.10.0-693.el7.x86_64)
[07/15 18:17:44     10s] @(#)CDS: OA 22.60-p087 Thu Feb  9 09:35:26 2023
[07/15 18:17:44     10s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[07/15 18:17:44     10s] @(#)CDS: RCDB 11.15.0
[07/15 18:17:44     10s] @(#)CDS: STYLUS 21.12-s019_1 (12/20/2022 05:13 PST)
[07/15 18:17:44     10s] @(#)CDS: SystemPlanner-21.18-10439 (21.18) (2023-03-01 15:40:03+0800)
[07/15 18:17:44     10s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_31913_phoenix_saul_AuFcht.

[07/15 18:17:44     10s] Change the soft stacksize limit to 0.2%RAM (34 mbytes). Set global soft_stack_size_limit to change the value.
[07/15 18:17:47     11s] 
[07/15 18:17:47     11s] **INFO:  MMMC transition support version v31-84 
[07/15 18:17:47     11s] 
[07/15 18:17:47     11s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[07/15 18:17:47     11s] <CMD> suppressMessage ENCEXT-2799
[07/15 18:17:47     11s] <CMD> getVersion
[07/15 18:17:48     11s] [INFO] Loading PVS 23.10 fill procedures
[07/15 18:17:48     11s] <CMD> win
[07/15 18:18:33     13s] <CMD> encMessage warning 0
[07/15 18:18:33     13s] Suppress "**WARN ..." messages.
[07/15 18:18:33     13s] <CMD> encMessage debug 0
[07/15 18:18:33     13s] <CMD> restoreDesign -cellview {FEOADesignlib aska_dig aska_dig_ld_fp_pw_pn}
[07/15 18:18:33     13s] #% Begin load design ... (date=07/15 18:18:33, mem=824.6M)
[07/15 18:18:34     13s] Loading design 'aska_dig' saved by 'Innovus' '21.18-s099_1' on 'Mon Jul 15 16:25:07 2024'.
[07/15 18:18:34     13s] % Begin Load MMMC data ... (date=07/15 18:18:34, mem=827.6M)
[07/15 18:18:34     13s] % End Load MMMC data ... (date=07/15 18:18:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=828.7M, current mem=828.7M)
[07/15 18:18:34     13s] Reading tech data from OA library 'FEOADesignlib' ...
[07/15 18:18:34     13s] FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
[07/15 18:18:34     13s] **WARN: (IMPOAX-1645):	'minWidth' constraint is not supported on layer 'POLY1'. This constraint will be ignored by tool.
[07/15 18:18:34     13s] **WARN: (IMPOAX-1645):	'minSpacing' constraint is not supported on layer 'POLY1'. This constraint will be ignored by tool.
[07/15 18:18:34     13s] Set DBUPerIGU to M2 pitch 560.
[07/15 18:18:34     13s] **WARN: (IMPOAX-718):	ENCLOSURE OVERHANG2 '0.232' on Layer M2 is not aligned to manufacturing grid '0.005'. It could result in placement/routing that can not be manufactured.
[07/15 18:18:34     13s] **WARN: (IMPOAX-718):	ENCLOSURE OVERHANG2 '0.232' on Layer M2 is not aligned to manufacturing grid '0.005'. It could result in placement/routing that can not be manufactured.
[07/15 18:18:34     13s] **WARN: (IMPOAX-718):	ENCLOSURE OVERHANG1 '0.232' on Layer M3 is not aligned to manufacturing grid '0.005'. It could result in placement/routing that can not be manufactured.
[07/15 18:18:34     13s] **WARN: (IMPOAX-718):	ENCLOSURE OVERHANG1 '0.232' on Layer M3 is not aligned to manufacturing grid '0.005'. It could result in placement/routing that can not be manufactured.
[07/15 18:18:34     13s] LEFDefaultRouteSpec(LDRS) is read from rule 'LEFDefaultRouteSpec_HD' and library 'TECH_XH018_HD'. Only default vias, routing layers, pitch, routing width, routing direction, layer offset, wire extension constraints are read from it and rest of rules are read from foundry constraint group.
[07/15 18:18:34     13s] 
##  Check design process and node:  
##  Both design process and tech node are not set.

[07/15 18:18:34     13s] **WARN: (IMPOAX-740):	Viarule 'ND_C_auto' specified in NonDefault UseViaRule section is not defined in Innovus. Check the non Default Rule Section of OpenAccess database.
[07/15 18:18:34     13s] **WARN: (IMPOAX-740):	Viarule 'PD_C_auto' specified in NonDefault UseViaRule section is not defined in Innovus. Check the non Default Rule Section of OpenAccess database.
[07/15 18:18:34     13s] Reading OA reference library 'D_CELLS_JI3V' ...
[07/15 18:18:34     13s] **WARN: (IMPOAX-722):	Layer 'MET5' read from technology data is not defined in Innovus database. Check the layer information in OpenAccess technology database.
[07/15 18:18:34     13s] **WARN: (IMPOAX-1594):	While reading blockage/OBS  of cell 'MPROBEBUJI3VX8' from library 'D_CELLS_JI3V', shape with bounding box '11.46 -0.56 18.345 5.04' is found on layer 'MET5'. This will be ignored by tool.
[07/15 18:18:34     13s] **WARN: (IMPOAX-6021):	Blockages for cell can not read for cell 'MPROBEBUJI3VX8'  as layer 'MET5' is not defined in Innovus database.
[07/15 18:18:34     13s] **WARN: (IMPOAX-722):	Layer 'MET5' read from technology data is not defined in Innovus database. Check the layer information in OpenAccess technology database.
[07/15 18:18:34     13s] **WARN: (IMPOAX-1594):	While reading blockage/OBS  of cell 'MPROBEJI3V' from library 'D_CELLS_JI3V', shape with bounding box '0.28 -0.56 7.165 5.04' is found on layer 'MET5'. This will be ignored by tool.
[07/15 18:18:34     13s] **WARN: (IMPOAX-6021):	Blockages for cell can not read for cell 'MPROBEJI3V'  as layer 'MET5' is not defined in Innovus database.
[07/15 18:18:34     13s] Reading OA reference library 'ASKA_DIG' ...
[07/15 18:18:34     13s] Reading OA reference library 'FEOADesignlib' ...
[07/15 18:18:34     13s] Loading view definition file from /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus/FEOADesignlib/aska_dig/aska_dig_ld_fp_pw_pn/viewDefinition.tcl
[07/15 18:18:34     13s] Reading slow_liberty timing library '/home/saul/pkg/xfab/XKIT/xh018/diglibs/D_CELLS_JI3V/v2_1/liberty_LPMOS_MOS3LP/v2_1_2/PVT_3_30V_range/D_CELLS_JI3V_LPMOS_MOS3LP_slow_3_00V_125C.lib' ...
[07/15 18:18:34     13s] Read 304 cells in library 'D_CELLS_JI3V_LPMOS_MOS3LP_slow_3_00V_125C' 
[07/15 18:18:34     13s] Reading fast_liberty timing library '/home/saul/pkg/xfab/XKIT/xh018/diglibs/D_CELLS_JI3V/v2_1/liberty_LPMOS_MOS3LP/v2_1_2/PVT_3_30V_range/D_CELLS_JI3V_LPMOS_MOS3LP_fast_3_60V_m40C.lib' ...
[07/15 18:18:34     14s] Read 304 cells in library 'D_CELLS_JI3V_LPMOS_MOS3LP_fast_3_60V_m40C' 
[07/15 18:18:34     14s] Ending "PreSetAnalysisView" (total cpu=0:00:00.3, real=0:00:00.0, peak res=907.2M, current mem=858.4M)
[07/15 18:18:34     14s] *** End library_loading (cpu=0.01min, real=0.00min, mem=7.0M, fe_cpu=0.23min, fe_real=1.15min, fe_mem=1056.1M) ***
[07/15 18:18:34     14s] Reading EMH from OA ...
[07/15 18:18:34     14s] Created 304 new cells from 2 timing libraries.
[07/15 18:18:34     14s] 
[07/15 18:18:34     14s] *** Memory Usage v#1 (Current mem = 1056.121M, initial mem = 478.105M) ***
[07/15 18:18:34     14s] Set top cell to aska_dig.
[07/15 18:18:35     14s] Hooked 608 DB cells to tlib cells.
[07/15 18:18:35     14s] ** Removed 1 unused lib cells.
[07/15 18:18:35     14s] Ending "BindLib:" (total cpu=0:00:00.0, real=0:00:00.0, peak res=870.0M, current mem=870.0M)
[07/15 18:18:35     14s] Starting recursive module instantiation check.
[07/15 18:18:35     14s] No recursion found.
[07/15 18:18:35     14s] Building hierarchical netlist for Cell aska_dig ...
[07/15 18:18:35     14s] *** Netlist is unique.
[07/15 18:18:35     14s] Setting Std. cell height to 4480 DBU (smallest netlist inst).
[07/15 18:18:35     14s] ** info: there are 607 modules.
[07/15 18:18:35     14s] ** info: there are 1199 stdCell insts.
[07/15 18:18:35     14s] 
[07/15 18:18:35     14s] *** Memory Usage v#1 (Current mem = 1103.547M, initial mem = 478.105M) ***
[07/15 18:18:35     14s] *info: set bottom ioPad orient R0
[07/15 18:18:35     14s] Start create_tracks
[07/15 18:18:35     14s] Loading preference file /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus/FEOADesignlib/aska_dig/aska_dig_ld_fp_pw_pn/inn_data/gui.pref.tcl ...
[07/15 18:18:35     14s] ##  Process: 180           (User Set)               
[07/15 18:18:35     14s] ##     Node: (not set)                           
[07/15 18:18:35     14s] 
##  Check design process and node:  
##  Design tech node is not set.

[07/15 18:18:35     14s] Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
[07/15 18:18:35     14s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[07/15 18:18:35     14s] 	For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
[07/15 18:18:35     14s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[07/15 18:18:35     14s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[07/15 18:18:35     14s] 
[07/15 18:18:35     14s] viaInitial starts at Mon Jul 15 18:18:35 2024
viaInitial ends at Mon Jul 15 18:18:35 2024
-parameterized_via_only is set to 1. ViaGen will generate parameterized vias only, which means the DEF syntax of generated vias is with +VIARULE.
[07/15 18:18:35     14s] addRing command will ignore shorts while creating rings.
[07/15 18:18:35     14s] addRing command will disallow rings to go over rows.
[07/15 18:18:35     14s] addRing command will consider rows while creating rings.
[07/15 18:18:35     14s] The ring targets are set to core/block ring wires.
[07/15 18:18:35     14s] addStripe will allow jog to connect padcore ring and block ring.
[07/15 18:18:35     14s] 
[07/15 18:18:35     14s] Stripes will not extend to closest target.
[07/15 18:18:35     14s] When breaking rings, the power planner will consider the existence of blocks.
[07/15 18:18:35     14s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[07/15 18:18:35     14s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[07/15 18:18:35     14s] Stripes will not be created over regions without power planning wires.
[07/15 18:18:35     14s] Offset for stripe breaking is set to 0.
[07/15 18:18:35     14s] Stripes will stop at the boundary of the specified area.
[07/15 18:18:35     14s] The power planner will set stripe antenna targets to none (no trimming allowed).
[07/15 18:18:35     14s] Change floorplan default-technical-site to 'core_ji3v'.
[07/15 18:18:35     14s] Extraction setup Delayed 
[07/15 18:18:35     14s] *Info: initialize multi-corner CTS.
[07/15 18:18:35     14s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1143.5M, current mem=891.1M)
[07/15 18:18:35     14s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/15 18:18:35     14s] 
[07/15 18:18:35     14s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign Begin ...
[07/15 18:18:35     14s] Summary for sequential cells identification: 
[07/15 18:18:35     14s]   Identified SBFF number: 33
[07/15 18:18:35     14s]   Identified MBFF number: 0
[07/15 18:18:35     14s]   Identified SB Latch number: 0
[07/15 18:18:35     14s]   Identified MB Latch number: 0
[07/15 18:18:35     14s]   Not identified SBFF number: 0
[07/15 18:18:35     14s]   Not identified MBFF number: 0
[07/15 18:18:35     14s]   Not identified SB Latch number: 0
[07/15 18:18:35     14s]   Not identified MB Latch number: 0
[07/15 18:18:35     14s]   Number of sequential cells which are not FFs: 43
[07/15 18:18:35     14s] Total number of combinational cells: 147
[07/15 18:18:35     14s] Total number of sequential cells: 76
[07/15 18:18:35     14s] Total number of tristate cells: 8
[07/15 18:18:35     14s] Total number of level shifter cells: 0
[07/15 18:18:35     14s] Total number of power gating cells: 0
[07/15 18:18:35     14s] Total number of isolation cells: 0
[07/15 18:18:35     14s] Total number of power switch cells: 0
[07/15 18:18:35     14s] Total number of pulse generator cells: 0
[07/15 18:18:35     14s] Total number of always on buffers: 0
[07/15 18:18:35     14s] Total number of retention cells: 0
[07/15 18:18:35     14s] Total number of physical cells: 72
[07/15 18:18:35     14s] List of usable buffers: BUJI3VX1 BUJI3VX0 BUJI3VX12 BUJI3VX16 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8
[07/15 18:18:35     14s] Total number of usable buffers: 9
[07/15 18:18:35     14s] List of unusable buffers:
[07/15 18:18:35     14s] Total number of unusable buffers: 0
[07/15 18:18:35     14s] List of usable inverters: INJI3VX1 INJI3VX0 INJI3VX12 INJI3VX16 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8
[07/15 18:18:35     14s] Total number of usable inverters: 9
[07/15 18:18:35     14s] List of unusable inverters:
[07/15 18:18:35     14s] Total number of unusable inverters: 0
[07/15 18:18:35     14s] List of identified usable delay cells: DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1 STEJI3VX1 STEJI3VX2 STEJI3VX3 STEJI3VX4
[07/15 18:18:35     14s] Total number of identified usable delay cells: 8
[07/15 18:18:35     14s] List of identified unusable delay cells:
[07/15 18:18:35     14s] Total number of identified unusable delay cells: 0
[07/15 18:18:35     14s] 
[07/15 18:18:35     14s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign End ...
[07/15 18:18:35     14s] 
[07/15 18:18:35     14s] TimeStamp Deleting Cell Server Begin ...
[07/15 18:18:35     14s] 
[07/15 18:18:35     14s] TimeStamp Deleting Cell Server End ...
[07/15 18:18:35     14s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1150.7M, current mem=1150.7M)
[07/15 18:18:35     14s] 
[07/15 18:18:35     14s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign Begin ...
[07/15 18:18:35     14s] Summary for sequential cells identification: 
[07/15 18:18:35     14s]   Identified SBFF number: 33
[07/15 18:18:35     14s]   Identified MBFF number: 0
[07/15 18:18:35     14s]   Identified SB Latch number: 0
[07/15 18:18:35     14s]   Identified MB Latch number: 0
[07/15 18:18:35     14s]   Not identified SBFF number: 0
[07/15 18:18:35     14s]   Not identified MBFF number: 0
[07/15 18:18:35     14s]   Not identified SB Latch number: 0
[07/15 18:18:35     14s]   Not identified MB Latch number: 0
[07/15 18:18:35     14s]   Number of sequential cells which are not FFs: 43
[07/15 18:18:35     14s] 
[07/15 18:18:35     14s] Trim Metal Layers:
[07/15 18:18:35     14s]  Visiting view : slow_functional_mode
[07/15 18:18:35     14s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[07/15 18:18:35     14s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[07/15 18:18:35     14s]  Visiting view : fast_functional_mode
[07/15 18:18:35     14s]    : PowerDomain = none : Weighted F : unweighted  = 45.20 (1.000) with rcCorner = 1
[07/15 18:18:35     14s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[07/15 18:18:35     14s] 
[07/15 18:18:35     14s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign End ...
[07/15 18:18:35     14s] 
[07/15 18:18:35     14s] TimeStamp Deleting Cell Server Begin ...
[07/15 18:18:35     14s] 
[07/15 18:18:35     14s] TimeStamp Deleting Cell Server End ...
[07/15 18:18:35     14s] ---------- oaIn ----------
[07/15 18:18:35     14s] Reading physical information from OpenAccess database (FEOADesignlib/aska_dig/aska_dig_ld_fp_pw_pn).
[07/15 18:18:35     14s] FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
[07/15 18:18:35     14s] Set FPlanBox to (0 0 445200 241920)
[07/15 18:18:35     14s] Start create_tracks
[07/15 18:18:35     14s] No new Ext DEF rule to be processed.
[07/15 18:18:35     14s] Extracting standard cell pins and blockage ...... 
[07/15 18:18:35     14s] Pin and blockage extraction finished
[07/15 18:18:35     14s] TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0.
[07/15 18:18:35     14s] TIMER: oaIn total process: 0h 0m  0.06s cpu {0h 0m 0s elapsed} Memory = 0.0.
[07/15 18:18:35     14s] eee: readRCCornerMetaData, file read unsuccessful: /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus/FEOADesignlib/aska_dig/aska_dig_ld_fp_pw_pn/extraction/extractionMetaData.gz
[07/15 18:18:35     14s] Extraction setup Started 
[07/15 18:18:35     14s] 
[07/15 18:18:35     14s] Trim Metal Layers:
[07/15 18:18:35     14s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[07/15 18:18:35     14s] Reading Capacitance Table File /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus/FEOADesignlib/aska_dig/aska_dig_ld_fp_pw_pn/libs/mmmc/xh018_xx43_MET4_METMID_METTHK_max.capTbl ...
[07/15 18:18:35     14s] Process name: XH018.
[07/15 18:18:35     14s] Reading Capacitance Table File /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus/FEOADesignlib/aska_dig/aska_dig_ld_fp_pw_pn/libs/mmmc/xh018_xx43_MET4_METMID_METTHK_min.capTbl ...
[07/15 18:18:35     14s] Process name: XX018.
[07/15 18:18:35     14s] Importing multi-corner RC tables ... 
[07/15 18:18:35     14s] Summary of Active RC-Corners : 
[07/15 18:18:35     14s]  
[07/15 18:18:35     14s]  Analysis View: slow_functional_mode
[07/15 18:18:35     14s]     RC-Corner Name        : max_rc
[07/15 18:18:35     14s]     RC-Corner Index       : 0
[07/15 18:18:35     14s]     RC-Corner Temperature : 25 Celsius
[07/15 18:18:35     14s]     RC-Corner Cap Table   : '/home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus/FEOADesignlib/aska_dig/aska_dig_ld_fp_pw_pn/libs/mmmc/xh018_xx43_MET4_METMID_METTHK_max.capTbl'
[07/15 18:18:35     14s]     RC-Corner PreRoute Res Factor         : 1
[07/15 18:18:35     14s]     RC-Corner PreRoute Cap Factor         : 1
[07/15 18:18:35     14s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[07/15 18:18:35     14s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[07/15 18:18:35     14s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[07/15 18:18:35     14s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[07/15 18:18:35     14s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[07/15 18:18:35     14s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[07/15 18:18:35     14s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[07/15 18:18:35     14s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[07/15 18:18:35     14s]  
[07/15 18:18:35     14s]  Analysis View: fast_functional_mode
[07/15 18:18:35     14s]     RC-Corner Name        : min_rc
[07/15 18:18:35     14s]     RC-Corner Index       : 1
[07/15 18:18:35     14s]     RC-Corner Temperature : 25 Celsius
[07/15 18:18:35     14s]     RC-Corner Cap Table   : '/home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus/FEOADesignlib/aska_dig/aska_dig_ld_fp_pw_pn/libs/mmmc/xh018_xx43_MET4_METMID_METTHK_min.capTbl'
[07/15 18:18:35     14s]     RC-Corner PreRoute Res Factor         : 1
[07/15 18:18:35     14s]     RC-Corner PreRoute Cap Factor         : 1
[07/15 18:18:35     14s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[07/15 18:18:35     14s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[07/15 18:18:35     14s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[07/15 18:18:35     14s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[07/15 18:18:35     14s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[07/15 18:18:35     14s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[07/15 18:18:35     14s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[07/15 18:18:35     14s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[07/15 18:18:35     14s] 
[07/15 18:18:35     14s] Trim Metal Layers:
[07/15 18:18:35     14s] LayerId::1 widthSet size::4
[07/15 18:18:35     14s] LayerId::2 widthSet size::4
[07/15 18:18:35     14s] LayerId::3 widthSet size::4
[07/15 18:18:35     14s] LayerId::4 widthSet size::4
[07/15 18:18:35     14s] LayerId::5 widthSet size::4
[07/15 18:18:35     14s] LayerId::6 widthSet size::2
[07/15 18:18:35     14s] Updating RC grid for preRoute extraction ...
[07/15 18:18:35     14s] eee: pegSigSF::1.070000
[07/15 18:18:35     14s] Initializing multi-corner capacitance tables ... 
[07/15 18:18:35     14s] Initializing multi-corner resistance tables ...
[07/15 18:18:35     14s] eee: l::1 avDens::0.108776 usedTrk::522.126518 availTrk::4800.000000 sigTrk::522.126518
[07/15 18:18:35     14s] eee: l::2 avDens::0.022942 usedTrk::55.061763 availTrk::2400.000000 sigTrk::55.061763
[07/15 18:18:35     14s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:18:35     14s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:18:35     14s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:18:35     14s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:18:35     14s] {RT max_rc 0 6 6 {5 0} 1}
[07/15 18:18:35     14s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.444400 newSi=0.000000 wHLS=1.111000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/15 18:18:35     14s] Start generating vias ..
[07/15 18:18:35     14s] #create default rule from bind_ndr_rule rule=0x7f5ad9545870 0x7f5ac41d8ff0
[07/15 18:18:35     14s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 via=1588046920 routing_via=1
[07/15 18:18:35     14s] #Skip building auto via since it is not turned on.
[07/15 18:18:35     14s] Extracting standard cell pins and blockage ...... 
[07/15 18:18:35     14s] Pin and blockage extraction finished
[07/15 18:18:35     14s] Via generation completed.
[07/15 18:18:35     14s] % Begin Load power constraints ... (date=07/15 18:18:35, mem=1164.0M)
[07/15 18:18:35     14s] % End Load power constraints ... (date=07/15 18:18:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1164.1M, current mem=1164.1M)
[07/15 18:18:35     14s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 18:18:35     14s] Type 'man IMPCTE-290' for more detail.
[07/15 18:18:35     14s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 18:18:35     14s] Type 'man IMPCTE-290' for more detail.
[07/15 18:18:35     14s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 18:18:35     14s] Type 'man IMPCTE-290' for more detail.
[07/15 18:18:35     14s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 18:18:35     14s] Type 'man IMPCTE-290' for more detail.
[07/15 18:18:35     14s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 18:18:35     14s] Type 'man IMPCTE-290' for more detail.
[07/15 18:18:35     14s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 18:18:35     14s] Type 'man IMPCTE-290' for more detail.
[07/15 18:18:35     14s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 18:18:35     14s] Type 'man IMPCTE-290' for more detail.
[07/15 18:18:35     14s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 18:18:35     14s] Type 'man IMPCTE-290' for more detail.
[07/15 18:18:35     14s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 18:18:35     14s] Type 'man IMPCTE-290' for more detail.
[07/15 18:18:35     14s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 18:18:35     14s] Type 'man IMPCTE-290' for more detail.
[07/15 18:18:35     14s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 18:18:35     14s] Type 'man IMPCTE-290' for more detail.
[07/15 18:18:35     14s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 18:18:35     14s] Type 'man IMPCTE-290' for more detail.
[07/15 18:18:35     14s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 18:18:35     14s] Type 'man IMPCTE-290' for more detail.
[07/15 18:18:35     14s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 18:18:35     14s] Type 'man IMPCTE-290' for more detail.
[07/15 18:18:35     14s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 18:18:35     14s] Type 'man IMPCTE-290' for more detail.
[07/15 18:18:35     14s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 18:18:35     14s] Type 'man IMPCTE-290' for more detail.
[07/15 18:18:35     14s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 18:18:35     14s] Type 'man IMPCTE-290' for more detail.
[07/15 18:18:35     14s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 18:18:35     14s] Type 'man IMPCTE-290' for more detail.
[07/15 18:18:35     14s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 18:18:35     14s] Type 'man IMPCTE-290' for more detail.
[07/15 18:18:35     14s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 18:18:35     14s] Type 'man IMPCTE-290' for more detail.
[07/15 18:18:35     14s] **WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
[07/15 18:18:35     14s] To increase the message display limit, refer to the product command reference manual.
[07/15 18:18:35     14s] % Begin load AAE data ... (date=07/15 18:18:35, mem=1210.1M)
[07/15 18:18:35     14s] % End load AAE data ... (date=07/15 18:18:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1210.1M, current mem=1210.1M)
[07/15 18:18:35     14s] Reading property file /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus/FEOADesignlib/aska_dig/aska_dig_ld_fp_pw_pn/inn_data/aska_dig.prop
[07/15 18:18:35     14s] *** Completed restoreOALibCellAnnotation (cpu=0:00:00.0 real=0:00:00.0 mem=1427.8M) ***
[07/15 18:18:35     14s] 
[07/15 18:18:35     14s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign Begin ...
[07/15 18:18:35     14s] Summary for sequential cells identification: 
[07/15 18:18:35     14s]   Identified SBFF number: 33
[07/15 18:18:35     14s]   Identified MBFF number: 0
[07/15 18:18:35     14s]   Identified SB Latch number: 0
[07/15 18:18:35     14s]   Identified MB Latch number: 0
[07/15 18:18:35     14s]   Not identified SBFF number: 0
[07/15 18:18:35     14s]   Not identified MBFF number: 0
[07/15 18:18:35     14s]   Not identified SB Latch number: 0
[07/15 18:18:35     14s]   Not identified MB Latch number: 0
[07/15 18:18:35     14s]   Number of sequential cells which are not FFs: 43
[07/15 18:18:35     14s] Total number of combinational cells: 147
[07/15 18:18:35     14s] Total number of sequential cells: 76
[07/15 18:18:35     14s] Total number of tristate cells: 8
[07/15 18:18:35     14s] Total number of level shifter cells: 0
[07/15 18:18:35     14s] Total number of power gating cells: 0
[07/15 18:18:35     14s] Total number of isolation cells: 0
[07/15 18:18:35     14s] Total number of power switch cells: 0
[07/15 18:18:35     14s] Total number of pulse generator cells: 0
[07/15 18:18:35     14s] Total number of always on buffers: 0
[07/15 18:18:35     14s] Total number of retention cells: 0
[07/15 18:18:35     14s] Total number of physical cells: 72
[07/15 18:18:35     14s] List of usable buffers: BUJI3VX1 BUJI3VX0 BUJI3VX12 BUJI3VX16 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8
[07/15 18:18:35     14s] Total number of usable buffers: 9
[07/15 18:18:35     14s] List of unusable buffers:
[07/15 18:18:35     14s] Total number of unusable buffers: 0
[07/15 18:18:35     14s] List of usable inverters: INJI3VX1 INJI3VX0 INJI3VX12 INJI3VX16 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8
[07/15 18:18:35     14s] Total number of usable inverters: 9
[07/15 18:18:35     14s] List of unusable inverters:
[07/15 18:18:35     14s] Total number of unusable inverters: 0
[07/15 18:18:35     14s] List of identified usable delay cells: DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1
[07/15 18:18:35     14s] Total number of identified usable delay cells: 4
[07/15 18:18:35     14s] List of identified unusable delay cells: STEJI3VX1 STEJI3VX2 STEJI3VX3 STEJI3VX4
[07/15 18:18:35     14s] Total number of identified unusable delay cells: 4
[07/15 18:18:35     14s] 
[07/15 18:18:35     14s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign End ...
[07/15 18:18:35     14s] 
[07/15 18:18:35     14s] TimeStamp Deleting Cell Server Begin ...
[07/15 18:18:35     14s] 
[07/15 18:18:35     14s] TimeStamp Deleting Cell Server End ...
[07/15 18:18:35     14s] Compressing special routes for OpenAccess db ...
[07/15 18:18:35     14s] 152 swires and 250 svias were compressed
[07/15 18:18:35     14s] 14 swires and 20 svias were decompressed from small or sparse groups
[07/15 18:18:35     14s] #% End load design ... (date=07/15 18:18:35, total cpu=0:00:01.8, real=0:00:02.0, peak res=1241.2M, current mem=1210.5M)
[07/15 18:18:36     14s] 
[07/15 18:18:36     14s] *** Summary of all messages that are not suppressed in this session:
[07/15 18:18:36     14s] Severity  ID               Count  Summary                                  
[07/15 18:18:36     14s] WARNING   IMPOAX-1594          2  While reading %s of cell '%s' from libra...
[07/15 18:18:36     14s] WARNING   IMPOAX-1645          2  '%s' constraint is not supported on laye...
[07/15 18:18:36     14s] WARNING   IMPOAX-718           4  %s '%g' on %s %s is not aligned to manuf...
[07/15 18:18:36     14s] WARNING   IMPOAX-722           2  Layer '%s' read from technology data is ...
[07/15 18:18:36     14s] WARNING   IMPOAX-740           2  Viarule '%s' specified in NonDefault Use...
[07/15 18:18:36     14s] WARNING   IMPOAX-6021          2  Blockages for cell can not read for cell...
[07/15 18:18:36     14s] WARNING   IMPCTE-290          64  Could not locate cell %s in any library ...
[07/15 18:18:36     14s] *** Message Summary: 78 warning(s), 0 error(s)
[07/15 18:18:36     14s] 
[07/15 18:18:36     14s] <CMD> setDrawView fplan
[07/15 18:18:36     14s] <CMD> encMessage warning 1
[07/15 18:18:36     14s] Un-suppress "**WARN ..." messages.
[07/15 18:18:36     14s] <CMD> encMessage debug 0
[07/15 18:19:21     16s] <CMD> setDrawView place
[07/15 18:19:25     16s] <CMD> setDrawView place
[07/15 18:20:00     17s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[07/15 18:20:00     17s] <CMD> timeDesign -prePlace -pathReports -drvReports -slackReports -numPaths 50 -prefix aska_dig_prePlace -outDir timingReports
[07/15 18:20:00     17s] *** timeDesign #1 [begin] : totSession cpu/real = 0:00:17.8/0:02:27.0 (0.1), mem = 1483.8M
[07/15 18:20:00     17s] Setting timing_disable_library_data_to_data_checks to 'true'.
[07/15 18:20:00     17s] Setting timing_disable_user_data_to_data_checks to 'true'.
[07/15 18:20:00     17s] Set Using Default Delay Limit as 101.
[07/15 18:20:00     17s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[07/15 18:20:00     17s] Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
[07/15 18:20:00     17s] Set Default Net Delay as 0 ps.
[07/15 18:20:00     17s] Set Default Net Load as 0 pF. 
[07/15 18:20:00     17s] Set Default Input Pin Transition as 1 ps.
[07/15 18:20:00     17s] Effort level <high> specified for reg2reg path_group
[07/15 18:20:00     17s] All LLGs are deleted
[07/15 18:20:00     17s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:20:00     17s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:20:00     17s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1507.7M, EPOCH TIME: 1721082000.598032
[07/15 18:20:00     17s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1507.7M, EPOCH TIME: 1721082000.598137
[07/15 18:20:00     17s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1507.7M, EPOCH TIME: 1721082000.598367
[07/15 18:20:00     17s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:20:00     17s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:20:00     17s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1507.7M, EPOCH TIME: 1721082000.598563
[07/15 18:20:00     17s] Max number of tech site patterns supported in site array is 256.
[07/15 18:20:00     17s] Core basic site is core_ji3v
[07/15 18:20:00     17s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1507.7M, EPOCH TIME: 1721082000.606711
[07/15 18:20:00     17s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Create thread pool 0x7f5ae257aec0.
[07/15 18:20:00     17s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[07/15 18:20:00     17s] After signature check, allow fast init is false, keep pre-filter is false.
[07/15 18:20:00     17s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[07/15 18:20:00     17s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.002, MEM:1635.8M, EPOCH TIME: 1721082000.609118
[07/15 18:20:00     17s] Use non-trimmed site array because memory saving is not enough.
[07/15 18:20:00     17s] SiteArray: non-trimmed site array dimensions = 45 x 723
[07/15 18:20:00     17s] SiteArray: use 176,128 bytes
[07/15 18:20:00     17s] SiteArray: current memory after site array memory allocation 1635.9M
[07/15 18:20:00     17s] SiteArray: FP blocked sites are writable
[07/15 18:20:00     17s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1635.9M, EPOCH TIME: 1721082000.609639
[07/15 18:20:00     17s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.001, MEM:1635.9M, EPOCH TIME: 1721082000.610202
[07/15 18:20:00     17s] SiteArray: number of non floorplan blocked sites for llg default is 32535
[07/15 18:20:00     17s] Atter site array init, number of instance map data is 0.
[07/15 18:20:00     17s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.012, MEM:1635.9M, EPOCH TIME: 1721082000.610738
[07/15 18:20:00     17s] 
[07/15 18:20:00     17s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:20:00     17s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.013, MEM:1635.9M, EPOCH TIME: 1721082000.611147
[07/15 18:20:00     17s] All LLGs are deleted
[07/15 18:20:00     17s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:20:00     17s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:20:00     17s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1635.9M, EPOCH TIME: 1721082000.611590
[07/15 18:20:00     17s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1635.9M, EPOCH TIME: 1721082000.611651
[07/15 18:20:00     17s] Starting delay calculation for Setup views
[07/15 18:20:00     17s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/15 18:20:00     18s] AAE DB initialization (MEM=1635.93 CPU=0:00:00.0 REAL=0:00:00.0) 
[07/15 18:20:00     18s] #################################################################################
[07/15 18:20:00     18s] # Design Stage: PreRoute
[07/15 18:20:00     18s] # Design Name: aska_dig
[07/15 18:20:00     18s] # Design Mode: 180nm
[07/15 18:20:00     18s] # Analysis Mode: MMMC Non-OCV 
[07/15 18:20:00     18s] # Parasitics Mode: No SPEF/RCDB 
[07/15 18:20:00     18s] # Signoff Settings: SI Off 
[07/15 18:20:00     18s] #################################################################################
[07/15 18:20:01     18s] Calculate delays in BcWc mode...
[07/15 18:20:01     18s] Topological Sorting (REAL = 0:00:00.0, MEM = 1724.0M, InitMEM = 1723.0M)
[07/15 18:20:01     18s] Start delay calculation (fullDC) (1 T). (MEM=1723.96)
[07/15 18:20:01     18s] Start AAE Lib Loading. (MEM=1735.48)
[07/15 18:20:01     18s] End AAE Lib Loading. (MEM=1773.63 CPU=0:00:00.0 Real=0:00:00.0)
[07/15 18:20:01     18s] End AAE Lib Interpolated Model. (MEM=1773.63 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:20:01     18s] Total number of fetched objects 1233
[07/15 18:20:01     18s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:20:01     18s] End delay calculation. (MEM=1888.57 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 18:20:01     18s] End delay calculation (fullDC). (MEM=1851.95 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 18:20:01     18s] *** CDM Built up (cpu=0:00:00.2  real=0:00:01.0  mem= 1852.0M) ***
[07/15 18:20:01     18s] *** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:00:18.6 mem=1852.0M)
[07/15 18:20:01     18s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.204  |  7.971  |  0.204  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/15 18:20:01     18s] All LLGs are deleted
[07/15 18:20:01     18s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:20:01     18s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:20:01     18s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1834.0M, EPOCH TIME: 1721082001.295267
[07/15 18:20:01     18s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1834.0M, EPOCH TIME: 1721082001.295358
[07/15 18:20:01     18s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1834.0M, EPOCH TIME: 1721082001.295648
[07/15 18:20:01     18s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:20:01     18s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:20:01     18s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1834.0M, EPOCH TIME: 1721082001.295826
[07/15 18:20:01     18s] Max number of tech site patterns supported in site array is 256.
[07/15 18:20:01     18s] Core basic site is core_ji3v
[07/15 18:20:01     18s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1834.0M, EPOCH TIME: 1721082001.304477
[07/15 18:20:01     18s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 18:20:01     18s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 18:20:01     18s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1834.0M, EPOCH TIME: 1721082001.304645
[07/15 18:20:01     18s] Fast DP-INIT is on for default
[07/15 18:20:01     18s] Atter site array init, number of instance map data is 0.
[07/15 18:20:01     18s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:1834.0M, EPOCH TIME: 1721082001.305027
[07/15 18:20:01     18s] 
[07/15 18:20:01     18s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:20:01     18s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:1834.0M, EPOCH TIME: 1721082001.305274
[07/15 18:20:01     18s] All LLGs are deleted
[07/15 18:20:01     18s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:20:01     18s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:20:01     18s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1834.0M, EPOCH TIME: 1721082001.305662
[07/15 18:20:01     18s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1834.0M, EPOCH TIME: 1721082001.305724
[07/15 18:20:01     18s] Density: 59.917%
------------------------------------------------------------------

[07/15 18:20:01     18s] All LLGs are deleted
[07/15 18:20:01     18s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:20:01     18s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:20:01     18s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1834.0M, EPOCH TIME: 1721082001.306869
[07/15 18:20:01     18s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1834.0M, EPOCH TIME: 1721082001.306933
[07/15 18:20:01     18s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1834.0M, EPOCH TIME: 1721082001.307108
[07/15 18:20:01     18s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:20:01     18s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:20:01     18s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1834.0M, EPOCH TIME: 1721082001.307235
[07/15 18:20:01     18s] Max number of tech site patterns supported in site array is 256.
[07/15 18:20:01     18s] Core basic site is core_ji3v
[07/15 18:20:01     18s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1834.0M, EPOCH TIME: 1721082001.315304
[07/15 18:20:01     18s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 18:20:01     18s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 18:20:01     18s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1834.0M, EPOCH TIME: 1721082001.315445
[07/15 18:20:01     18s] Fast DP-INIT is on for default
[07/15 18:20:01     18s] Atter site array init, number of instance map data is 0.
[07/15 18:20:01     18s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:1834.0M, EPOCH TIME: 1721082001.315819
[07/15 18:20:01     18s] 
[07/15 18:20:01     18s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:20:01     18s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:1834.0M, EPOCH TIME: 1721082001.316052
[07/15 18:20:01     18s] All LLGs are deleted
[07/15 18:20:01     18s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:20:01     18s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:20:01     18s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1834.0M, EPOCH TIME: 1721082001.316418
[07/15 18:20:01     18s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1834.0M, EPOCH TIME: 1721082001.316479
[07/15 18:20:01     18s] Set Using Default Delay Limit as 1000.
[07/15 18:20:01     18s] Resetting back High Fanout Nets as non-ideal
[07/15 18:20:01     18s] Set Default Net Delay as 1000 ps.
[07/15 18:20:01     18s] Set Default Input Pin Transition as 0.1 ps.
[07/15 18:20:01     18s] Set Default Net Load as 0.5 pF. 
[07/15 18:20:01     18s] Reported timing to dir timingReports
[07/15 18:20:01     18s] Total CPU time: 0.86 sec
[07/15 18:20:01     18s] Total Real time: 1.0 sec
[07/15 18:20:01     18s] Total Memory Usage: 1796.457031 Mbytes
[07/15 18:20:01     18s] *** timeDesign #1 [finish] : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:00:18.7/0:02:27.8 (0.1), mem = 1796.5M
[07/15 18:20:01     18s] 
[07/15 18:20:01     18s] =============================================================================================
[07/15 18:20:01     18s]  Final TAT Report : timeDesign #1                                               21.18-s099_1
[07/15 18:20:01     18s] =============================================================================================
[07/15 18:20:01     18s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:20:01     18s] ---------------------------------------------------------------------------------------------
[07/15 18:20:01     18s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:20:01     18s] [ OptSummaryReport       ]      1   0:00:00.1  (   6.1 % )     0:00:00.7 /  0:00:00.7    1.0
[07/15 18:20:01     18s] [ TimingUpdate           ]      1   0:00:00.4  (  47.5 % )     0:00:00.6 /  0:00:00.6    1.0
[07/15 18:20:01     18s] [ FullDelayCalc          ]      1   0:00:00.2  (  26.8 % )     0:00:00.2 /  0:00:00.2    1.0
[07/15 18:20:01     18s] [ TimingReport           ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    0.7
[07/15 18:20:01     18s] [ GenerateReports        ]      1   0:00:00.0  (   3.7 % )     0:00:00.0 /  0:00:00.0    1.0
[07/15 18:20:01     18s] [ MISC                   ]          0:00:00.1  (  14.3 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:20:01     18s] ---------------------------------------------------------------------------------------------
[07/15 18:20:01     18s]  timeDesign #1 TOTAL                0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.9    1.0
[07/15 18:20:01     18s] ---------------------------------------------------------------------------------------------
[07/15 18:20:01     18s] 
[07/15 18:22:25     24s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[07/15 18:22:25     24s] <CMD> setEndCapMode -reset
[07/15 18:22:25     24s] <CMD> setEndCapMode -boundary_tap false
[07/15 18:22:25     24s] <CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
[07/15 18:22:25     24s] <CMD> setNanoRouteMode -quiet -droutePostRouteWidenWireRule virtuosoDefaultSetup
[07/15 18:22:25     24s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[07/15 18:22:25     24s] <CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
[07/15 18:22:25     24s] <CMD> setTieHiLoMode -reset
[07/15 18:22:25     24s] <CMD> setTieHiLoMode -cell {  LOGIC1JI3V LOGIC0JI3V } -maxFanOut 10 -honorDontTouch false -createHierPort false
[07/15 18:22:34     24s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[07/15 18:22:34     24s] <CMD> setEndCapMode -reset
[07/15 18:22:34     24s] <CMD> setEndCapMode -boundary_tap false
[07/15 18:22:34     24s] <CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
[07/15 18:22:34     24s] <CMD> setTieHiLoMode -reset
[07/15 18:22:34     24s] <CMD> setTieHiLoMode -cell {  LOGIC1JI3V LOGIC0JI3V } -maxFanOut 10 -honorDontTouch false -createHierPort false
[07/15 18:24:08     27s] <CMD> setRouteMode -earlyGlobalMinRouteLayer 2 -earlyGlobalMaxRouteLayer 4 -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[07/15 18:24:08     27s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[07/15 18:24:08     27s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[07/15 18:24:08     27s] <CMD> setEndCapMode -reset
[07/15 18:24:08     27s] <CMD> setEndCapMode -boundary_tap false
[07/15 18:24:09     27s] <CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
[07/15 18:24:09     27s] <CMD> setTieHiLoMode -reset
[07/15 18:24:09     27s] <CMD> setTieHiLoMode -cell {{LOGIC1JI3V LOGIC0JI3V}} -maxFanOut 10 -honorDontTouch false -createHierPort false
[07/15 18:24:47     29s] <CMD> setRouteMode -earlyGlobalMinRouteLayer 2 -earlyGlobalMaxRouteLayer 4 -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[07/15 18:24:47     29s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[07/15 18:24:47     29s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[07/15 18:24:47     29s] <CMD> setEndCapMode -reset
[07/15 18:24:47     29s] <CMD> setEndCapMode -boundary_tap false
[07/15 18:24:47     29s] <CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
[07/15 18:24:47     29s] <CMD> setTieHiLoMode -reset
[07/15 18:24:47     29s] <CMD> setTieHiLoMode -cell {{LOGIC1JI3V LOGIC0JI3V}} -maxFanOut 10 -honorDontTouch false -createHierPort false
[07/15 18:24:53     29s] <CMD> setRouteMode -earlyGlobalMaxRouteLayer 4
[07/15 18:24:53     29s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[07/15 18:24:53     29s] <CMD> getPlaceMode -place_hierarchical_flow -quiet
[07/15 18:24:53     29s] <CMD> report_message -start_cmd
[07/15 18:24:53     29s] <CMD> getRouteMode -maxRouteLayer -quiet
[07/15 18:24:53     29s] <CMD> getRouteMode -user -maxRouteLayer
[07/15 18:24:53     29s] <CMD> getPlaceMode -place_global_place_io_pins -quiet
[07/15 18:24:53     29s] <CMD> getPlaceMode -user -maxRouteLayer
[07/15 18:24:53     29s] <CMD> getPlaceMode -quiet -adaptiveFlowMode
[07/15 18:24:53     29s] <CMD> getPlaceMode -timingDriven -quiet
[07/15 18:24:53     29s] <CMD> getPlaceMode -adaptive -quiet
[07/15 18:24:53     29s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[07/15 18:24:53     29s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[07/15 18:24:53     29s] <CMD> getPlaceMode -ignoreScan -quiet
[07/15 18:24:53     29s] <CMD> getPlaceMode -user -ignoreScan
[07/15 18:24:53     29s] <CMD> getPlaceMode -repairPlace -quiet
[07/15 18:24:53     29s] <CMD> getPlaceMode -user -repairPlace
[07/15 18:24:53     29s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[07/15 18:24:53     29s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[07/15 18:24:53     29s] <CMD> getPlaceMode -quiet -place_global_exp_enable_3d
[07/15 18:24:53     29s] *** placeDesign #1 [begin] : totSession cpu/real = 0:00:29.5/0:07:20.4 (0.1), mem = 1804.6M
[07/15 18:24:53     29s] <CMD> getPlaceMode -exp_slack_driven -quiet
[07/15 18:24:53     29s] <CMD> um::push_snapshot_stack
[07/15 18:24:53     29s] <CMD> getDesignMode -quiet -flowEffort
[07/15 18:24:53     29s] <CMD> getDesignMode -highSpeedCore -quiet
[07/15 18:24:53     29s] <CMD> getPlaceMode -quiet -adaptive
[07/15 18:24:53     29s] <CMD> set spgFlowInInitialPlace 1
[07/15 18:24:53     29s] <CMD> getPlaceMode -sdpAlignment -quiet
[07/15 18:24:53     29s] <CMD> getPlaceMode -softGuide -quiet
[07/15 18:24:53     29s] <CMD> getPlaceMode -useSdpGroup -quiet
[07/15 18:24:53     29s] <CMD> getPlaceMode -sdpAlignment -quiet
[07/15 18:24:53     29s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[07/15 18:24:53     29s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[07/15 18:24:53     29s] <CMD> getPlaceMode -sdpPlace -quiet
[07/15 18:24:53     29s] <CMD> getPlaceMode -exp_slack_driven -quiet
[07/15 18:24:53     29s] <CMD> getPlaceMode -sdpPlace -quiet
[07/15 18:24:53     29s] <CMD> getPlaceMode -groupHighLevelClkGate -quiet
[07/15 18:24:53     29s] <CMD_INTERNAL> setvar spgRptErrorForScanConnection 0
[07/15 18:24:53     29s] <CMD> getPlaceMode -place_global_exp_allow_missing_scan_chain -quiet
[07/15 18:24:53     29s] [check_scan_connected]: number of scan connected with missing definition = 25, number of scan = 162, number of sequential = 488, percentage of missing scan cell = 5.12% (25 / 488)
[07/15 18:24:53     29s] <CMD> getPlaceMode -ignoreScan -quiet
[07/15 18:24:53     29s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 5.12% flops. Placement and timing QoR can be severely impacted in this case!
[07/15 18:24:53     29s] It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
[07/15 18:24:53     29s] <CMD_INTERNAL> setvar spgRptErrorForScanConnection 1
[07/15 18:24:53     29s] <CMD> getPlaceMode -place_design_floorplan_mode -quiet
[07/15 18:24:53     29s] <CMD> getPlaceMode -place_global_timing_effort -quiet
[07/15 18:24:53     29s] <CMD> getPlaceMode -place_check_library -quiet
[07/15 18:24:53     29s] <CMD> getPlaceMode -trimView -quiet
[07/15 18:24:53     29s] <CMD> getPlaceMode -expTrimOptBeforeTDGP -quiet
[07/15 18:24:53     29s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[07/15 18:24:53     29s] <CMD> getPlaceMode -congEffort -quiet
[07/15 18:24:53     29s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[07/15 18:24:53     29s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[07/15 18:24:53     29s] <CMD> getPlaceMode -ignoreScan -quiet
[07/15 18:24:53     29s] <CMD> getPlaceMode -user -ignoreScan
[07/15 18:24:53     29s] <CMD> getPlaceMode -repairPlace -quiet
[07/15 18:24:53     29s] <CMD> getPlaceMode -user -repairPlace
[07/15 18:24:53     29s] <CMD> getPlaceMode -congEffort -quiet
[07/15 18:24:53     29s] <CMD> getPlaceMode -fp -quiet
[07/15 18:24:53     29s] <CMD> getPlaceMode -timingDriven -quiet
[07/15 18:24:53     29s] <CMD> getPlaceMode -user -timingDriven
[07/15 18:24:53     29s] <CMD> getPlaceMode -fastFp -quiet
[07/15 18:24:53     29s] <CMD> getPlaceMode -clusterMode -quiet
[07/15 18:24:53     29s] <CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[07/15 18:24:53     29s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[07/15 18:24:53     29s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[07/15 18:24:53     29s] <CMD> getPlaceMode -ultraCongEffortFlow -quiet
[07/15 18:24:53     29s] <CMD> getPlaceMode -forceTiming -quiet
[07/15 18:24:53     29s] <CMD> getPlaceMode -fp -quiet
[07/15 18:24:53     29s] <CMD> getPlaceMode -fastfp -quiet
[07/15 18:24:53     29s] <CMD> getPlaceMode -timingDriven -quiet
[07/15 18:24:53     29s] <CMD> getPlaceMode -fp -quiet
[07/15 18:24:53     29s] <CMD> getPlaceMode -fastfp -quiet
[07/15 18:24:53     29s] <CMD> getPlaceMode -powerDriven -quiet
[07/15 18:24:53     29s] <CMD> getExtractRCMode -quiet -engine
[07/15 18:24:53     29s] <CMD> getAnalysisMode -quiet -clkSrcPath
[07/15 18:24:53     29s] <CMD> getAnalysisMode -quiet -clockPropagation
[07/15 18:24:53     29s] <CMD> getAnalysisMode -quiet -cppr
[07/15 18:24:53     29s] <CMD> setExtractRCMode -engine preRoute
[07/15 18:24:53     29s] <CMD> setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
[07/15 18:24:53     29s] <CMD> getPlaceMode -exp_slack_driven -quiet
[07/15 18:24:53     29s] <CMD_INTERNAL> isAnalysisModeSetup
[07/15 18:24:53     29s] <CMD> getPlaceMode -quiet -place_global_exp_solve_unbalance_path
[07/15 18:24:53     29s] <CMD> getPlaceMode -quiet -NMPsuppressInfo
[07/15 18:24:53     29s] <CMD> getPlaceMode -quiet -place_global_exp_wns_focus_v2
[07/15 18:24:53     29s] <CMD> getPlaceMode -quiet -place_incr_exp_isolation_flow
[07/15 18:24:53     29s] <CMD> getPlaceMode -enableDistPlace -quiet
[07/15 18:24:53     29s] <CMD> getPlaceMode -quiet -clusterMode
[07/15 18:24:53     29s] <CMD> getPlaceMode -wl_budget_mode -quiet
[07/15 18:24:53     29s] <CMD> setPlaceMode -reset -place_global_exp_balance_buffer_chain
[07/15 18:24:53     29s] <CMD> getPlaceMode -wl_budget_mode -quiet
[07/15 18:24:53     29s] <CMD> setPlaceMode -reset -place_global_exp_balance_pipeline
[07/15 18:24:53     29s] <CMD> getPlaceMode -place_global_exp_balance_buffer_chain -quiet
[07/15 18:24:53     29s] <CMD> getPlaceMode -place_global_exp_balance_pipeline -quiet
[07/15 18:24:53     29s] <CMD> getPlaceMode -tdgpMemFlow -quiet
[07/15 18:24:53     29s] <CMD> getPlaceMode -user -resetCombineRFLevel
[07/15 18:24:53     29s] <CMD> getPlaceMode -quiet -resetCombineRFLevel
[07/15 18:24:53     29s] <CMD> setPlaceMode -resetCombineRFLevel 1000
[07/15 18:24:53     29s] <CMD_INTERNAL> setvar spgSpeedupBuildVSM 1
[07/15 18:24:53     29s] <CMD> getPlaceMode -tdgpResetCteTG -quiet
[07/15 18:24:53     29s] <CMD> getPlaceMode -macroPlaceMode -quiet
[07/15 18:24:53     29s] <CMD> getPlaceMode -place_global_replace_QP -quiet
[07/15 18:24:53     29s] <CMD> getPlaceMode -macroPlaceMode -quiet
[07/15 18:24:53     29s] <CMD> getPlaceMode -enableDistPlace -quiet
[07/15 18:24:53     29s] <CMD> getPlaceMode -exp_slack_driven -quiet
[07/15 18:24:53     29s] <CMD> getPlaceMode -place_global_ignore_spare -quiet
[07/15 18:24:53     29s] <CMD> getPlaceMode -enableDistPlace -quiet
[07/15 18:24:53     29s] <CMD> getPlaceMode -quiet -expNewFastMode
[07/15 18:24:53     29s] <CMD> setPlaceMode -expHiddenFastMode 1
[07/15 18:24:53     29s] <CMD> setPlaceMode -reset -ignoreScan
[07/15 18:24:53     29s] <CMD> getPlaceMode -quiet -place_global_exp_auto_finish_floorplan
[07/15 18:24:53     29s] <CMD_INTERNAL> colorizeGeometry
[07/15 18:24:53     29s] #Start colorize_geometry on Mon Jul 15 18:24:53 2024
[07/15 18:24:53     29s] #
[07/15 18:24:53     29s] ### Time Record (colorize_geometry) is installed.
[07/15 18:24:53     29s] ### Time Record (Pre Callback) is installed.
[07/15 18:24:53     29s] ### Time Record (Pre Callback) is uninstalled.
[07/15 18:24:53     29s] ### Time Record (DB Import) is installed.
[07/15 18:24:53     29s] #create default rule from bind_ndr_rule rule=0x7f5ad9545870 0x7f5adefa6ff0
[07/15 18:24:54     29s] ### import design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=13994130 placement=984943660 pin_access=1 inst_pattern=1 via=1588046920 routing_via=1
[07/15 18:24:54     29s] ### Time Record (DB Import) is uninstalled.
[07/15 18:24:54     29s] ### Time Record (DB Export) is installed.
[07/15 18:24:54     29s] ### export design design signature (3): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=13994130 placement=984943660 pin_access=1 inst_pattern=1 via=1588046920 routing_via=1
[07/15 18:24:54     29s] ### Time Record (DB Export) is uninstalled.
[07/15 18:24:54     29s] ### Time Record (Post Callback) is installed.
[07/15 18:24:54     29s] ### Time Record (Post Callback) is uninstalled.
[07/15 18:24:54     29s] #
[07/15 18:24:54     29s] #colorize_geometry statistics:
[07/15 18:24:54     29s] #Cpu time = 00:00:00
[07/15 18:24:54     29s] #Elapsed time = 00:00:00
[07/15 18:24:54     29s] #Increased memory = 6.99 (MB)
[07/15 18:24:54     29s] #Total memory = 1386.89 (MB)
[07/15 18:24:54     29s] #Peak memory = 1399.32 (MB)
[07/15 18:24:54     29s] #Number of warnings = 0
[07/15 18:24:54     29s] #Total number of warnings = 0
[07/15 18:24:54     29s] #Number of fails = 0
[07/15 18:24:54     29s] #Total number of fails = 0
[07/15 18:24:54     29s] #Complete colorize_geometry on Mon Jul 15 18:24:54 2024
[07/15 18:24:54     29s] #
[07/15 18:24:54     29s] ### Time Record (colorize_geometry) is uninstalled.
[07/15 18:24:54     29s] ### 
[07/15 18:24:54     29s] ###   Scalability Statistics
[07/15 18:24:54     29s] ### 
[07/15 18:24:54     29s] ### ------------------------+----------------+----------------+----------------+
[07/15 18:24:54     29s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[07/15 18:24:54     29s] ### ------------------------+----------------+----------------+----------------+
[07/15 18:24:54     29s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[07/15 18:24:54     29s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[07/15 18:24:54     29s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[07/15 18:24:54     29s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[07/15 18:24:54     29s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[07/15 18:24:54     29s] ### ------------------------+----------------+----------------+----------------+
[07/15 18:24:54     29s] ### 
[07/15 18:24:54     29s] <CMD> getPlaceMode -quiet -IOSlackAdjust
[07/15 18:24:54     29s] *** Starting placeDesign default flow ***
[07/15 18:24:54     29s] <CMD> getPlaceMode -tdgpCteZeroDelayModeDelBuf -quiet
[07/15 18:24:54     29s] <CMD> set_global timing_enable_zero_delay_analysis_mode true
[07/15 18:24:54     29s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[07/15 18:24:54     29s] <CMD> getPlaceMode -quiet -prePlaceOptSimplifyNetlist
[07/15 18:24:54     29s] <CMD> getPlaceMode -quiet -enablePrePlaceOptimizations
[07/15 18:24:54     29s] <CMD> getPlaceMode -quiet -prePlaceOptDecloneInv
[07/15 18:24:54     29s] <CMD> deleteBufferTree -decloneInv
[07/15 18:24:54     29s] ### Creating LA Mngr. totSessionCpu=0:00:29.6 mem=1824.7M
[07/15 18:24:54     29s] ### Creating LA Mngr, finished. totSessionCpu=0:00:29.6 mem=1824.7M
[07/15 18:24:54     29s] *** Start deleteBufferTree ***
[07/15 18:24:54     29s] Info: Detect buffers to remove automatically.
[07/15 18:24:54     29s] Analyzing netlist ...
[07/15 18:24:54     29s] Updating netlist
[07/15 18:24:54     29s] 
[07/15 18:24:54     29s] *summary: 32 instances (buffers/inverters) removed
[07/15 18:24:54     29s] *** Finish deleteBufferTree (0:00:00.1) ***
[07/15 18:24:54     29s] <CMD> getPlaceMode -tdgpCteZeroDelayModeDelBuf -quiet
[07/15 18:24:54     29s] <CMD> set_global timing_enable_zero_delay_analysis_mode false
[07/15 18:24:54     29s] <CMD> getAnalysisMode -quiet -honorClockDomains
[07/15 18:24:54     29s] <CMD> getPlaceMode -honorUserPathGroup -quiet
[07/15 18:24:54     29s] <CMD> getAnalysisMode -quiet -honorClockDomains
[07/15 18:24:54     29s] **INFO: Enable pre-place timing setting for timing analysis
[07/15 18:24:54     29s] Set Using Default Delay Limit as 101.
[07/15 18:24:54     29s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[07/15 18:24:54     29s] <CMD> set delaycal_use_default_delay_limit 101
[07/15 18:24:54     29s] Set Default Net Delay as 0 ps.
[07/15 18:24:54     29s] <CMD> set delaycal_default_net_delay 0
[07/15 18:24:54     29s] Set Default Net Load as 0 pF. 
[07/15 18:24:54     29s] <CMD> set delaycal_default_net_load 0
[07/15 18:24:54     29s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[07/15 18:24:54     29s] <CMD> getAnalysisMode -clkSrcPath -quiet
[07/15 18:24:54     29s] <CMD> getAnalysisMode -clockPropagation -quiet
[07/15 18:24:54     29s] <CMD> getAnalysisMode -checkType -quiet
[07/15 18:24:54     29s] <CMD> buildTimingGraph
[07/15 18:24:54     29s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[07/15 18:24:54     29s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[07/15 18:24:54     29s] <CMD> setDelayCalMode -ignoreNetLoad true -quiet
[07/15 18:24:54     29s] **INFO: Analyzing IO path groups for slack adjustment
[07/15 18:24:54     29s] <CMD> get_global timing_enable_path_group_priority
[07/15 18:24:54     29s] <CMD> get_global timing_constraint_enable_group_path_resetting
[07/15 18:24:54     29s] <CMD> set_global timing_enable_path_group_priority false
[07/15 18:24:54     29s] <CMD> set_global timing_constraint_enable_group_path_resetting false
[07/15 18:24:54     29s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[07/15 18:24:54     29s] <CMD> set_global _is_ipo_interactive_path_groups 1
[07/15 18:24:54     29s] <CMD> group_path -name in2reg_tmp.31913 -from {0x8 0xb} -to 0xc -ignore_source_of_trigger_arc
[07/15 18:24:54     29s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[07/15 18:24:54     29s] <CMD> set_global _is_ipo_interactive_path_groups 1
[07/15 18:24:54     29s] <CMD> group_path -name in2out_tmp.31913 -from {0xf 0x12} -to 0x13 -ignore_source_of_trigger_arc
[07/15 18:24:54     29s] <CMD> set_global _is_ipo_interactive_path_groups 1
[07/15 18:24:54     29s] <CMD> group_path -name reg2reg_tmp.31913 -from 0x15 -to 0x16
[07/15 18:24:54     29s] <CMD> set_global _is_ipo_interactive_path_groups 1
[07/15 18:24:54     29s] <CMD> group_path -name reg2out_tmp.31913 -from 0x19 -to 0x1a
[07/15 18:24:54     29s] <CMD> setPathGroupOptions reg2reg_tmp.31913 -effortLevel high
[07/15 18:24:54     29s] Effort level <high> specified for reg2reg_tmp.31913 path_group
[07/15 18:24:54     29s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/15 18:24:54     29s] #################################################################################
[07/15 18:24:54     29s] # Design Stage: PreRoute
[07/15 18:24:54     29s] # Design Name: aska_dig
[07/15 18:24:54     29s] # Design Mode: 180nm
[07/15 18:24:54     29s] # Analysis Mode: MMMC Non-OCV 
[07/15 18:24:54     29s] # Parasitics Mode: No SPEF/RCDB 
[07/15 18:24:54     29s] # Signoff Settings: SI Off 
[07/15 18:24:54     29s] #################################################################################
[07/15 18:24:54     29s] Calculate delays in BcWc mode...
[07/15 18:24:54     29s] Topological Sorting (REAL = 0:00:00.0, MEM = 1844.8M, InitMEM = 1844.8M)
[07/15 18:24:54     29s] Start delay calculation (fullDC) (1 T). (MEM=1844.77)
[07/15 18:24:54     29s] End AAE Lib Interpolated Model. (MEM=1856.29 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:24:54     29s] Total number of fetched objects 1201
[07/15 18:24:54     29s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:24:54     29s] End delay calculation. (MEM=1895.98 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 18:24:54     29s] End delay calculation (fullDC). (MEM=1895.98 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 18:24:54     29s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1896.0M) ***
[07/15 18:24:54     29s] <CMD> reset_path_group -name in2reg_tmp.31913
[07/15 18:24:54     29s] <CMD> set_global _is_ipo_interactive_path_groups 0
[07/15 18:24:54     29s] <CMD> reset_path_group -name in2out_tmp.31913
[07/15 18:24:54     29s] <CMD> set_global _is_ipo_interactive_path_groups 0
[07/15 18:24:54     30s] **INFO: Disable pre-place timing setting for timing analysis
[07/15 18:24:54     30s] <CMD> setDelayCalMode -ignoreNetLoad false
[07/15 18:24:54     30s] Set Using Default Delay Limit as 1000.
[07/15 18:24:54     30s] <CMD> set delaycal_use_default_delay_limit 1000
[07/15 18:24:54     30s] Set Default Net Delay as 1000 ps.
[07/15 18:24:54     30s] <CMD> set delaycal_default_net_delay 1000ps
[07/15 18:24:54     30s] Set Default Net Load as 0.5 pF. 
[07/15 18:24:54     30s] <CMD> set delaycal_default_net_load 0.5pf
[07/15 18:24:54     30s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[07/15 18:24:54     30s] <CMD> all_setup_analysis_views
[07/15 18:24:54     30s] <CMD> getPlaceMode -place_global_exp_ignore_low_effort_path_groups -quiet
[07/15 18:24:54     30s] <CMD> getPlaceMode -exp_slack_driven -quiet
[07/15 18:24:54     30s] <CMD> getAnalysisMode -quiet -honorClockDomains
[07/15 18:24:54     30s] **INFO: Pre-place timing setting for timing analysis already disabled
[07/15 18:24:54     30s] <CMD> getPlaceMode -quiet -place_global_exp_inverter_rewiring
[07/15 18:24:54     30s] <CMD> getPlaceMode -ignoreUnproperPowerInit -quiet
[07/15 18:24:54     30s] <CMD> getPlaceMode -quiet -expSkipGP
[07/15 18:24:54     30s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1886.5M, EPOCH TIME: 1721082294.478011
[07/15 18:24:54     30s] Deleted 0 physical inst  (cell - / prefix -).
[07/15 18:24:54     30s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1886.5M, EPOCH TIME: 1721082294.478138
[07/15 18:24:54     30s] **Info: 'setTieHiLoMode -cell' setting is detected. The placed tie cells will be deleted from the design before placement. You can use command 'addTieHiLo' to add them back later in the flow.
[07/15 18:24:54     30s]   Deleted 0 logical insts of cell LOGIC1JI3V
[07/15 18:24:54     30s]   Deleted 0 logical insts of cell LOGIC0JI3V
[07/15 18:24:54     30s] INFO: #ExclusiveGroups=0
[07/15 18:24:54     30s] INFO: There are no Exclusive Groups.
[07/15 18:24:54     30s] *** Starting "NanoPlace(TM) placement v#4 (mem=1886.5M)" ...
[07/15 18:24:54     30s] <CMD> setDelayCalMode -engine feDc
[07/15 18:24:54     30s] Wait...
[07/15 18:24:54     30s] *** Build Buffered Sizing Timing Model
[07/15 18:24:54     30s] (cpu=0:00:00.2 mem=1902.5M) ***
[07/15 18:24:54     30s] *** Build Virtual Sizing Timing Model
[07/15 18:24:54     30s] (cpu=0:00:00.3 mem=1902.5M) ***
[07/15 18:24:54     30s] No user-set net weight.
[07/15 18:24:54     30s] Net fanout histogram:
[07/15 18:24:54     30s] 2		: 567 (47.2%) nets
[07/15 18:24:54     30s] 3		: 445 (37.1%) nets
[07/15 18:24:54     30s] 4     -	14	: 173 (14.4%) nets
[07/15 18:24:54     30s] 15    -	39	: 11 (0.9%) nets
[07/15 18:24:54     30s] 40    -	79	: 1 (0.1%) nets
[07/15 18:24:54     30s] 80    -	159	: 1 (0.1%) nets
[07/15 18:24:54     30s] 160   -	319	: 1 (0.1%) nets
[07/15 18:24:54     30s] 320   -	639	: 2 (0.2%) nets
[07/15 18:24:54     30s] 640   -	1279	: 0 (0.0%) nets
[07/15 18:24:54     30s] 1280  -	2559	: 0 (0.0%) nets
[07/15 18:24:54     30s] 2560  -	5119	: 0 (0.0%) nets
[07/15 18:24:54     30s] 5120+		: 0 (0.0%) nets
[07/15 18:24:54     30s] no activity file in design. spp won't run.
[07/15 18:24:54     30s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[07/15 18:24:54     30s] Scan chains were not defined.
[07/15 18:24:54     30s] Processing tracks to init pin-track alignment.
[07/15 18:24:54     30s] z: 2, totalTracks: 1
[07/15 18:24:54     30s] z: 4, totalTracks: 1
[07/15 18:24:54     30s] z: 6, totalTracks: 1
[07/15 18:24:54     30s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:24:54     30s] All LLGs are deleted
[07/15 18:24:54     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:24:54     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:24:54     30s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1902.5M, EPOCH TIME: 1721082294.732864
[07/15 18:24:54     30s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1902.5M, EPOCH TIME: 1721082294.732957
[07/15 18:24:54     30s] #std cell=1167 (0 fixed + 1167 movable) #buf cell=0 #inv cell=111 #block=0 (0 floating + 0 preplaced)
[07/15 18:24:54     30s] #ioInst=0 #net=1201 #term=4760 #term/net=3.96, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=80
[07/15 18:24:54     30s] stdCell: 1167 single + 0 double + 0 multi
[07/15 18:24:54     30s] Total standard cell length = 10.7962 (mm), area = 0.0484 (mm^2)
[07/15 18:24:54     30s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1902.5M, EPOCH TIME: 1721082294.733287
[07/15 18:24:54     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:24:54     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:24:54     30s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1902.5M, EPOCH TIME: 1721082294.733467
[07/15 18:24:54     30s] Max number of tech site patterns supported in site array is 256.
[07/15 18:24:54     30s] Core basic site is core_ji3v
[07/15 18:24:54     30s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1902.5M, EPOCH TIME: 1721082294.741787
[07/15 18:24:54     30s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 18:24:54     30s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[07/15 18:24:54     30s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1902.5M, EPOCH TIME: 1721082294.741939
[07/15 18:24:54     30s] SiteArray: non-trimmed site array dimensions = 45 x 723
[07/15 18:24:54     30s] SiteArray: use 176,128 bytes
[07/15 18:24:54     30s] SiteArray: current memory after site array memory allocation 1902.5M
[07/15 18:24:54     30s] SiteArray: FP blocked sites are writable
[07/15 18:24:54     30s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/15 18:24:54     30s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1902.5M, EPOCH TIME: 1721082294.742395
[07/15 18:24:54     30s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.001, MEM:1902.5M, EPOCH TIME: 1721082294.742959
[07/15 18:24:54     30s] SiteArray: number of non floorplan blocked sites for llg default is 32535
[07/15 18:24:54     30s] Atter site array init, number of instance map data is 0.
[07/15 18:24:54     30s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:1902.5M, EPOCH TIME: 1721082294.743193
[07/15 18:24:54     30s] 
[07/15 18:24:54     30s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:24:54     30s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:1902.5M, EPOCH TIME: 1721082294.743462
[07/15 18:24:54     30s] 
[07/15 18:24:54     30s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:24:54     30s] Average module density = 0.593.
[07/15 18:24:54     30s] Density for the design = 0.593.
[07/15 18:24:54     30s]        = stdcell_area 19279 sites (48367 um^2) / alloc_area 32535 sites (81624 um^2).
[07/15 18:24:54     30s] Pin Density = 0.1463.
[07/15 18:24:54     30s]             = total # of pins 4760 / total area 32535.
[07/15 18:24:54     30s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:1902.5M, EPOCH TIME: 1721082294.743878
[07/15 18:24:54     30s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.000, REAL:0.000, MEM:1902.5M, EPOCH TIME: 1721082294.744088
[07/15 18:24:54     30s] OPERPROF: Starting pre-place ADS at level 1, MEM:1902.5M, EPOCH TIME: 1721082294.744176
[07/15 18:24:54     30s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1902.5M, EPOCH TIME: 1721082294.744637
[07/15 18:24:54     30s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1902.5M, EPOCH TIME: 1721082294.744684
[07/15 18:24:54     30s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1902.5M, EPOCH TIME: 1721082294.744728
[07/15 18:24:54     30s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1902.5M, EPOCH TIME: 1721082294.744768
[07/15 18:24:54     30s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1902.5M, EPOCH TIME: 1721082294.744804
[07/15 18:24:54     30s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1902.5M, EPOCH TIME: 1721082294.744880
[07/15 18:24:54     30s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1902.5M, EPOCH TIME: 1721082294.744924
[07/15 18:24:54     30s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1902.5M, EPOCH TIME: 1721082294.744970
[07/15 18:24:54     30s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:1902.5M, EPOCH TIME: 1721082294.745007
[07/15 18:24:54     30s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.000, MEM:1902.5M, EPOCH TIME: 1721082294.745054
[07/15 18:24:54     30s] ADSU 0.593 -> 0.658. site 32535.000 -> 29283.800. GS 35.840
[07/15 18:24:54     30s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.000, REAL:0.002, MEM:1902.5M, EPOCH TIME: 1721082294.745692
[07/15 18:24:54     30s] OPERPROF: Starting spMPad at level 1, MEM:1854.5M, EPOCH TIME: 1721082294.746356
[07/15 18:24:54     30s] OPERPROF:   Starting spContextMPad at level 2, MEM:1854.5M, EPOCH TIME: 1721082294.746443
[07/15 18:24:54     30s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1854.5M, EPOCH TIME: 1721082294.746486
[07/15 18:24:54     30s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1854.5M, EPOCH TIME: 1721082294.746526
[07/15 18:24:54     30s] Initial padding reaches pin density 0.464 for top
[07/15 18:24:54     30s] InitPadU 0.658 -> 0.728 for top
[07/15 18:24:54     30s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1854.5M, EPOCH TIME: 1721082294.747916
[07/15 18:24:54     30s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:1854.5M, EPOCH TIME: 1721082294.748100
[07/15 18:24:54     30s] === lastAutoLevel = 8 
[07/15 18:24:54     30s] OPERPROF: Starting spInitNetWt at level 1, MEM:1854.5M, EPOCH TIME: 1721082294.748546
[07/15 18:24:54     30s] no activity file in design. spp won't run.
[07/15 18:24:54     30s] [spp] 0
[07/15 18:24:54     30s] [adp] 0:1:1:3
[07/15 18:24:54     30s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.220, REAL:0.218, MEM:1888.8M, EPOCH TIME: 1721082294.966886
[07/15 18:24:54     30s] Clock gating cells determined by native netlist tracing.
[07/15 18:24:54     30s] no activity file in design. spp won't run.
[07/15 18:24:54     30s] no activity file in design. spp won't run.
[07/15 18:24:55     30s] OPERPROF: Starting npMain at level 1, MEM:1888.8M, EPOCH TIME: 1721082295.012560
[07/15 18:24:56     30s] OPERPROF:   Starting npPlace at level 2, MEM:1912.8M, EPOCH TIME: 1721082296.020993
[07/15 18:24:56     30s] Iteration  1: Total net bbox = 2.214e+04 (8.70e+03 1.34e+04)
[07/15 18:24:56     30s]               Est.  stn bbox = 2.368e+04 (9.14e+03 1.45e+04)
[07/15 18:24:56     30s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1915.8M
[07/15 18:24:56     30s] Iteration  2: Total net bbox = 2.214e+04 (8.70e+03 1.34e+04)
[07/15 18:24:56     30s]               Est.  stn bbox = 2.368e+04 (9.14e+03 1.45e+04)
[07/15 18:24:56     30s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1915.8M
[07/15 18:24:56     30s] exp_mt_sequential is set from setPlaceMode option to 1
[07/15 18:24:56     30s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[07/15 18:24:56     30s] place_exp_mt_interval set to default 32
[07/15 18:24:56     30s] place_exp_mt_interval_bias (first half) set to default 0.750000
[07/15 18:24:56     30s] Iteration  3: Total net bbox = 1.542e+04 (1.01e+04 5.32e+03)
[07/15 18:24:56     30s]               Est.  stn bbox = 1.875e+04 (1.14e+04 7.38e+03)
[07/15 18:24:56     30s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1934.5M
[07/15 18:24:56     30s] Total number of setup views is 1.
[07/15 18:24:56     30s] Total number of active setup views is 1.
[07/15 18:24:56     30s] Active setup views:
[07/15 18:24:56     30s]     slow_functional_mode
[07/15 18:24:56     30s] Iteration  4: Total net bbox = 3.228e+04 (1.88e+04 1.35e+04)
[07/15 18:24:56     30s]               Est.  stn bbox = 3.881e+04 (2.33e+04 1.55e+04)
[07/15 18:24:56     30s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1936.2M
[07/15 18:24:56     31s] Iteration  5: Total net bbox = 3.338e+04 (1.90e+04 1.43e+04)
[07/15 18:24:56     31s]               Est.  stn bbox = 4.170e+04 (2.48e+04 1.69e+04)
[07/15 18:24:56     31s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1936.2M
[07/15 18:24:56     31s] OPERPROF:   Finished npPlace at level 2, CPU:0.450, REAL:0.489, MEM:1936.2M, EPOCH TIME: 1721082296.510318
[07/15 18:24:56     31s] OPERPROF: Finished npMain at level 1, CPU:0.460, REAL:1.499, MEM:1936.2M, EPOCH TIME: 1721082296.511107
[07/15 18:24:56     31s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1936.2M, EPOCH TIME: 1721082296.511603
[07/15 18:24:56     31s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[07/15 18:24:56     31s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1936.2M, EPOCH TIME: 1721082296.511859
[07/15 18:24:56     31s] OPERPROF: Starting npMain at level 1, MEM:1936.2M, EPOCH TIME: 1721082296.511968
[07/15 18:24:56     31s] OPERPROF:   Starting npPlace at level 2, MEM:1936.2M, EPOCH TIME: 1721082296.516022
[07/15 18:24:56     31s] Iteration  6: Total net bbox = 3.506e+04 (1.96e+04 1.55e+04)
[07/15 18:24:56     31s]               Est.  stn bbox = 4.410e+04 (2.59e+04 1.82e+04)
[07/15 18:24:56     31s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1952.3M
[07/15 18:24:56     31s] OPERPROF:   Finished npPlace at level 2, CPU:0.160, REAL:0.175, MEM:1952.3M, EPOCH TIME: 1721082296.690535
[07/15 18:24:56     31s] OPERPROF: Finished npMain at level 1, CPU:0.170, REAL:0.180, MEM:1952.3M, EPOCH TIME: 1721082296.691805
[07/15 18:24:56     31s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1952.3M, EPOCH TIME: 1721082296.691971
[07/15 18:24:56     31s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[07/15 18:24:56     31s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1952.3M, EPOCH TIME: 1721082296.692076
[07/15 18:24:56     31s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1952.3M, EPOCH TIME: 1721082296.692131
[07/15 18:24:56     31s] Starting Early Global Route rough congestion estimation: mem = 1952.3M
[07/15 18:24:56     31s] <CMD> psp::embedded_egr_init_
[07/15 18:24:56     31s] (I)      ============================ Layers =============================
[07/15 18:24:56     31s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:24:56     31s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[07/15 18:24:56     31s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:24:56     31s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[07/15 18:24:56     31s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[07/15 18:24:56     31s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[07/15 18:24:56     31s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[07/15 18:24:56     31s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[07/15 18:24:56     31s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[07/15 18:24:56     31s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[07/15 18:24:56     31s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[07/15 18:24:56     31s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[07/15 18:24:56     31s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[07/15 18:24:56     31s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[07/15 18:24:56     31s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[07/15 18:24:56     31s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:24:56     31s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[07/15 18:24:56     31s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[07/15 18:24:56     31s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[07/15 18:24:56     31s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[07/15 18:24:56     31s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[07/15 18:24:56     31s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[07/15 18:24:56     31s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[07/15 18:24:56     31s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[07/15 18:24:56     31s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[07/15 18:24:56     31s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[07/15 18:24:56     31s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[07/15 18:24:56     31s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[07/15 18:24:56     31s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[07/15 18:24:56     31s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[07/15 18:24:56     31s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[07/15 18:24:56     31s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[07/15 18:24:56     31s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[07/15 18:24:56     31s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[07/15 18:24:56     31s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[07/15 18:24:56     31s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[07/15 18:24:56     31s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[07/15 18:24:56     31s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[07/15 18:24:56     31s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[07/15 18:24:56     31s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[07/15 18:24:56     31s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[07/15 18:24:56     31s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[07/15 18:24:56     31s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[07/15 18:24:56     31s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[07/15 18:24:56     31s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[07/15 18:24:56     31s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[07/15 18:24:56     31s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[07/15 18:24:56     31s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[07/15 18:24:56     31s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[07/15 18:24:56     31s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[07/15 18:24:56     31s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[07/15 18:24:56     31s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[07/15 18:24:56     31s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[07/15 18:24:56     31s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[07/15 18:24:56     31s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[07/15 18:24:56     31s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[07/15 18:24:56     31s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[07/15 18:24:56     31s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[07/15 18:24:56     31s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[07/15 18:24:56     31s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[07/15 18:24:56     31s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[07/15 18:24:56     31s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[07/15 18:24:56     31s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[07/15 18:24:56     31s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[07/15 18:24:56     31s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[07/15 18:24:56     31s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[07/15 18:24:56     31s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[07/15 18:24:56     31s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[07/15 18:24:56     31s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[07/15 18:24:56     31s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[07/15 18:24:56     31s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[07/15 18:24:56     31s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[07/15 18:24:56     31s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[07/15 18:24:56     31s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[07/15 18:24:56     31s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[07/15 18:24:56     31s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[07/15 18:24:56     31s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[07/15 18:24:56     31s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[07/15 18:24:56     31s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[07/15 18:24:56     31s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[07/15 18:24:56     31s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[07/15 18:24:56     31s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[07/15 18:24:56     31s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[07/15 18:24:56     31s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[07/15 18:24:56     31s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[07/15 18:24:56     31s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[07/15 18:24:56     31s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[07/15 18:24:56     31s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[07/15 18:24:56     31s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[07/15 18:24:56     31s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[07/15 18:24:56     31s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[07/15 18:24:56     31s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[07/15 18:24:56     31s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[07/15 18:24:56     31s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[07/15 18:24:56     31s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[07/15 18:24:56     31s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[07/15 18:24:56     31s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[07/15 18:24:56     31s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[07/15 18:24:56     31s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[07/15 18:24:56     31s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[07/15 18:24:56     31s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[07/15 18:24:56     31s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[07/15 18:24:56     31s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[07/15 18:24:56     31s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[07/15 18:24:56     31s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[07/15 18:24:56     31s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[07/15 18:24:56     31s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[07/15 18:24:56     31s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[07/15 18:24:56     31s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[07/15 18:24:56     31s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[07/15 18:24:56     31s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[07/15 18:24:56     31s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[07/15 18:24:56     31s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[07/15 18:24:56     31s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[07/15 18:24:56     31s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[07/15 18:24:56     31s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[07/15 18:24:56     31s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[07/15 18:24:56     31s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[07/15 18:24:56     31s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[07/15 18:24:56     31s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[07/15 18:24:56     31s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[07/15 18:24:56     31s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[07/15 18:24:56     31s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[07/15 18:24:56     31s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[07/15 18:24:56     31s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[07/15 18:24:56     31s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[07/15 18:24:56     31s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[07/15 18:24:56     31s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[07/15 18:24:56     31s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[07/15 18:24:56     31s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[07/15 18:24:56     31s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[07/15 18:24:56     31s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[07/15 18:24:56     31s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[07/15 18:24:56     31s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[07/15 18:24:56     31s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[07/15 18:24:56     31s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[07/15 18:24:56     31s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[07/15 18:24:56     31s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[07/15 18:24:56     31s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[07/15 18:24:56     31s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[07/15 18:24:56     31s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[07/15 18:24:56     31s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[07/15 18:24:56     31s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[07/15 18:24:56     31s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[07/15 18:24:56     31s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[07/15 18:24:56     31s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[07/15 18:24:56     31s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[07/15 18:24:56     31s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[07/15 18:24:56     31s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[07/15 18:24:56     31s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[07/15 18:24:56     31s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[07/15 18:24:56     31s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[07/15 18:24:56     31s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[07/15 18:24:56     31s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[07/15 18:24:56     31s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[07/15 18:24:56     31s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[07/15 18:24:56     31s] (I)      | 203 | 203 |                Group |     other |        |       |
[07/15 18:24:56     31s] (I)      | 204 | 204 |                  Row |     other |        |       |
[07/15 18:24:56     31s] (I)      | 205 | 205 |               marker |     other |        |       |
[07/15 18:24:56     31s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[07/15 18:24:56     31s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[07/15 18:24:56     31s] (I)      | 208 | 208 |                unset |     other |        |       |
[07/15 18:24:56     31s] (I)      | 209 | 209 |              unknown |     other |        |       |
[07/15 18:24:56     31s] (I)      | 210 | 210 |               supply |     other |        |       |
[07/15 18:24:56     31s] (I)      | 211 | 211 |                spike |     other |        |       |
[07/15 18:24:56     31s] (I)      | 212 | 212 |               resist |     other |        |       |
[07/15 18:24:56     31s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[07/15 18:24:56     31s] (I)      | 214 | 214 |                drive |     other |        |       |
[07/15 18:24:56     31s] (I)      | 215 | 215 |               select |     other |        |       |
[07/15 18:24:56     31s] (I)      | 216 | 216 |               hilite |     other |        |       |
[07/15 18:24:56     31s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[07/15 18:24:56     31s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[07/15 18:24:56     31s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[07/15 18:24:56     31s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[07/15 18:24:56     31s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[07/15 18:24:56     31s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[07/15 18:24:56     31s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[07/15 18:24:56     31s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[07/15 18:24:56     31s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[07/15 18:24:56     31s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[07/15 18:24:56     31s] (I)      | 227 | 227 |              stretch |     other |        |       |
[07/15 18:24:56     31s] (I)      | 228 | 228 |                 snap |     other |        |       |
[07/15 18:24:56     31s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[07/15 18:24:56     31s] (I)      | 230 | 230 |                 axis |     other |        |       |
[07/15 18:24:56     31s] (I)      | 231 | 231 |                  pin |     other |        |       |
[07/15 18:24:56     31s] (I)      | 232 | 232 |                 wire |     other |        |       |
[07/15 18:24:56     31s] (I)      | 233 | 233 |               device |     other |        |       |
[07/15 18:24:56     31s] (I)      | 234 | 234 |               border |     other |        |       |
[07/15 18:24:56     31s] (I)      | 235 | 235 |                 text |     other |        |       |
[07/15 18:24:56     31s] (I)      | 236 | 236 |            softFence |     other |        |       |
[07/15 18:24:56     31s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[07/15 18:24:56     31s] (I)      | 238 | 238 |                align |     other |        |       |
[07/15 18:24:56     31s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[07/15 18:24:56     31s] (I)      | 240 | 240 |             instance |     other |        |       |
[07/15 18:24:56     31s] (I)      | 241 | 241 |             annotate |     other |        |       |
[07/15 18:24:56     31s] (I)      | 242 | 242 |                 grid |     other |        |       |
[07/15 18:24:56     31s] (I)      | 243 | 243 |           background |     other |        |       |
[07/15 18:24:56     31s] (I)      | 244 | 244 |            substrate |     other |        |       |
[07/15 18:24:56     31s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[07/15 18:24:56     31s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[07/15 18:24:56     31s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[07/15 18:24:56     31s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[07/15 18:24:56     31s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[07/15 18:24:56     31s] (I)      | 250 | 250 |                drill |     other |        |       |
[07/15 18:24:56     31s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[07/15 18:24:56     31s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[07/15 18:24:56     31s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[07/15 18:24:56     31s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:24:56     31s] (I)      Started Import and model ( Curr Mem: 1952.25 MB )
[07/15 18:24:56     31s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:24:56     31s] (I)      == Non-default Options ==
[07/15 18:24:56     31s] (I)      Print mode                                         : 2
[07/15 18:24:56     31s] (I)      Stop if highly congested                           : false
[07/15 18:24:56     31s] (I)      Maximum routing layer                              : 4
[07/15 18:24:56     31s] (I)      Assign partition pins                              : false
[07/15 18:24:56     31s] (I)      Support large GCell                                : true
[07/15 18:24:56     31s] (I)      Number of threads                                  : 1
[07/15 18:24:56     31s] (I)      Number of rows per GCell                           : 4
[07/15 18:24:56     31s] (I)      Max num rows per GCell                             : 32
[07/15 18:24:56     31s] (I)      Method to set GCell size                           : row
[07/15 18:24:56     31s] (I)      Counted 402 PG shapes. We will not process PG shapes layer by layer.
[07/15 18:24:56     31s] (I)      Use row-based GCell size
[07/15 18:24:56     31s] (I)      Use row-based GCell align
[07/15 18:24:56     31s] (I)      layer 0 area = 202000
[07/15 18:24:56     31s] (I)      layer 1 area = 202000
[07/15 18:24:56     31s] (I)      layer 2 area = 202000
[07/15 18:24:56     31s] (I)      layer 3 area = 202000
[07/15 18:24:56     31s] (I)      GCell unit size   : 4480
[07/15 18:24:56     31s] (I)      GCell multiplier  : 4
[07/15 18:24:56     31s] (I)      GCell row height  : 4480
[07/15 18:24:56     31s] (I)      Actual row height : 4480
[07/15 18:24:56     31s] (I)      GCell align ref   : 20160 20160
[07/15 18:24:56     31s] [NR-eGR] Track table information for default rule: 
[07/15 18:24:56     31s] [NR-eGR] MET1 has single uniform track structure
[07/15 18:24:56     31s] [NR-eGR] MET2 has single uniform track structure
[07/15 18:24:56     31s] [NR-eGR] MET3 has single uniform track structure
[07/15 18:24:56     31s] [NR-eGR] MET4 has single uniform track structure
[07/15 18:24:56     31s] [NR-eGR] METTP has single uniform track structure
[07/15 18:24:56     31s] [NR-eGR] METTPL has single uniform track structure
[07/15 18:24:56     31s] (I)      ================= Default via ==================
[07/15 18:24:56     31s] (I)      +---+--------------------+---------------------+
[07/15 18:24:56     31s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut     |
[07/15 18:24:56     31s] (I)      +---+--------------------+---------------------+
[07/15 18:24:56     31s] (I)      | 1 |    2  VIA1_Y_so    |   32  VIA1_CV1_hd   |
[07/15 18:24:56     31s] (I)      | 2 |   38  VIA2_so      |   61  VIA2_CV1_so   |
[07/15 18:24:56     31s] (I)      | 3 |   74  VIA3_so      |   93  VIA3_CH2_so   |
[07/15 18:24:56     31s] (I)      | 4 |  117  VIATPne_Y_so |  132  VIATP_CH2s_so |
[07/15 18:24:56     31s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so  |
[07/15 18:24:56     31s] (I)      +---+--------------------+---------------------+
[07/15 18:24:56     31s] [NR-eGR] Read 260 PG shapes
[07/15 18:24:56     31s] [NR-eGR] Read 0 clock shapes
[07/15 18:24:56     31s] [NR-eGR] Read 0 other shapes
[07/15 18:24:56     31s] [NR-eGR] #Routing Blockages  : 0
[07/15 18:24:56     31s] [NR-eGR] #Instance Blockages : 0
[07/15 18:24:56     31s] [NR-eGR] #PG Blockages       : 260
[07/15 18:24:56     31s] [NR-eGR] #Halo Blockages     : 0
[07/15 18:24:56     31s] [NR-eGR] #Boundary Blockages : 0
[07/15 18:24:56     31s] [NR-eGR] #Clock Blockages    : 0
[07/15 18:24:56     31s] [NR-eGR] #Other Blockages    : 0
[07/15 18:24:56     31s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/15 18:24:56     31s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[07/15 18:24:56     31s] [NR-eGR] Read 1201 nets ( ignored 0 )
[07/15 18:24:56     31s] (I)      early_global_route_priority property id does not exist.
[07/15 18:24:56     31s] (I)      Read Num Blocks=260  Num Prerouted Wires=0  Num CS=0
[07/15 18:24:56     31s] (I)      Layer 1 (V) : #blockages 260 : #preroutes 0
[07/15 18:24:56     31s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[07/15 18:24:56     31s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[07/15 18:24:56     31s] (I)      Number of ignored nets                =      0
[07/15 18:24:56     31s] (I)      Number of connected nets              =      0
[07/15 18:24:56     31s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[07/15 18:24:56     31s] (I)      Number of clock nets                  =      2.  Ignored: No
[07/15 18:24:56     31s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/15 18:24:56     31s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/15 18:24:56     31s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/15 18:24:56     31s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/15 18:24:56     31s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/15 18:24:56     31s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/15 18:24:56     31s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/15 18:24:56     31s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[07/15 18:24:56     31s] (I)      Ndr track 0 does not exist
[07/15 18:24:56     31s] (I)      ---------------------Grid Graph Info--------------------
[07/15 18:24:56     31s] (I)      Routing area        : (0, 0) - (445200, 241920)
[07/15 18:24:56     31s] (I)      Core area           : (20160, 20160) - (425040, 221760)
[07/15 18:24:56     31s] (I)      Site width          :   560  (dbu)
[07/15 18:24:56     31s] (I)      Row height          :  4480  (dbu)
[07/15 18:24:56     31s] (I)      GCell row height    :  4480  (dbu)
[07/15 18:24:56     31s] (I)      GCell width         : 17920  (dbu)
[07/15 18:24:56     31s] (I)      GCell height        : 17920  (dbu)
[07/15 18:24:56     31s] (I)      Grid                :    25    14     4
[07/15 18:24:56     31s] (I)      Layer numbers       :     1     2     3     4
[07/15 18:24:56     31s] (I)      Vertical capacity   :     0 17920     0 17920
[07/15 18:24:56     31s] (I)      Horizontal capacity :     0     0 17920     0
[07/15 18:24:56     31s] (I)      Default wire width  :   230   280   280   280
[07/15 18:24:56     31s] (I)      Default wire space  :   230   280   280   280
[07/15 18:24:56     31s] (I)      Default wire pitch  :   460   560   560   560
[07/15 18:24:56     31s] (I)      Default pitch size  :   460   560   560   560
[07/15 18:24:56     31s] (I)      First track coord   :   280   280   280   280
[07/15 18:24:56     31s] (I)      Num tracks per GCell: 38.96 32.00 32.00 32.00
[07/15 18:24:56     31s] (I)      Total num of tracks :   432   795   432   795
[07/15 18:24:56     31s] (I)      Num of masks        :     1     1     1     1
[07/15 18:24:56     31s] (I)      Num of trim masks   :     0     0     0     0
[07/15 18:24:56     31s] (I)      --------------------------------------------------------
[07/15 18:24:56     31s] 
[07/15 18:24:56     31s] [NR-eGR] ============ Routing rule table ============
[07/15 18:24:56     31s] [NR-eGR] Rule id: 0  Nets: 1201
[07/15 18:24:56     31s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[07/15 18:24:56     31s] (I)                    Layer    2    3    4 
[07/15 18:24:56     31s] (I)                    Pitch  560  560  560 
[07/15 18:24:56     31s] (I)             #Used tracks    1    1    1 
[07/15 18:24:56     31s] (I)       #Fully used tracks    1    1    1 
[07/15 18:24:56     31s] [NR-eGR] ========================================
[07/15 18:24:56     31s] [NR-eGR] 
[07/15 18:24:56     31s] (I)      =============== Blocked Tracks ===============
[07/15 18:24:56     31s] (I)      +-------+---------+----------+---------------+
[07/15 18:24:56     31s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/15 18:24:56     31s] (I)      +-------+---------+----------+---------------+
[07/15 18:24:56     31s] (I)      |     1 |       0 |        0 |         0.00% |
[07/15 18:24:56     31s] (I)      |     2 |   11130 |     1566 |        14.07% |
[07/15 18:24:56     31s] (I)      |     3 |   10800 |        0 |         0.00% |
[07/15 18:24:56     31s] (I)      |     4 |   11130 |        0 |         0.00% |
[07/15 18:24:56     31s] (I)      +-------+---------+----------+---------------+
[07/15 18:24:56     31s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1952.25 MB )
[07/15 18:24:56     31s] (I)      Reset routing kernel
[07/15 18:24:56     31s] (I)      numLocalWires=3743  numGlobalNetBranches=1398  numLocalNetBranches=477
[07/15 18:24:56     31s] (I)      totalPins=4760  totalGlobalPin=2541 (53.38%)
[07/15 18:24:56     31s] (I)      total 2D Cap : 31506 = (10800 H, 20706 V)
[07/15 18:24:56     31s] (I)      
[07/15 18:24:56     31s] (I)      ============  Phase 1a Route ============
[07/15 18:24:56     31s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[07/15 18:24:56     31s] (I)      Usage: 2506 = (1461 H, 1045 V) = (13.53% H, 5.05% V) = (2.618e+04um H, 1.873e+04um V)
[07/15 18:24:56     31s] (I)      
[07/15 18:24:56     31s] (I)      ============  Phase 1b Route ============
[07/15 18:24:56     31s] (I)      Usage: 2506 = (1461 H, 1045 V) = (13.53% H, 5.05% V) = (2.618e+04um H, 1.873e+04um V)
[07/15 18:24:56     31s] (I)      eGR overflow: 0.00% H + 0.00% V
[07/15 18:24:56     31s] 
[07/15 18:24:56     31s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/15 18:24:56     31s] <CMD> psp::embedded_egr_term_
[07/15 18:24:56     31s] Finished Early Global Route rough congestion estimation: mem = 1952.3M
[07/15 18:24:56     31s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.020, REAL:0.023, MEM:1952.3M, EPOCH TIME: 1721082296.714893
[07/15 18:24:56     31s] earlyGlobalRoute rough estimation gcell size 4 row height
[07/15 18:24:56     31s] OPERPROF: Starting CDPad at level 1, MEM:1952.3M, EPOCH TIME: 1721082296.714967
[07/15 18:24:56     31s] CDPadU 0.728 -> 0.735. R=0.658, N=1167, GS=17.920
[07/15 18:24:56     31s] OPERPROF: Finished CDPad at level 1, CPU:0.000, REAL:0.003, MEM:1952.3M, EPOCH TIME: 1721082296.717869
[07/15 18:24:56     31s] OPERPROF: Starting npMain at level 1, MEM:1952.3M, EPOCH TIME: 1721082296.718095
[07/15 18:24:56     31s] OPERPROF:   Starting npPlace at level 2, MEM:1952.3M, EPOCH TIME: 1721082296.721916
[07/15 18:24:56     31s] OPERPROF:   Finished npPlace at level 2, CPU:0.000, REAL:0.003, MEM:1954.0M, EPOCH TIME: 1721082296.725351
[07/15 18:24:56     31s] OPERPROF: Finished npMain at level 1, CPU:0.000, REAL:0.008, MEM:1954.0M, EPOCH TIME: 1721082296.726427
[07/15 18:24:56     31s] Global placement CDP skipped at cutLevel 7.
[07/15 18:24:56     31s] Iteration  7: Total net bbox = 3.895e+04 (2.33e+04 1.56e+04)
[07/15 18:24:56     31s]               Est.  stn bbox = 4.823e+04 (2.98e+04 1.84e+04)
[07/15 18:24:56     31s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1954.0M
[07/15 18:24:56     31s] 
[07/15 18:24:56     31s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/15 18:24:56     31s] TLC MultiMap info (StdDelay):
[07/15 18:24:56     31s]   : fast_corner + fast_liberty + 1 + no RcCorner := 41.6ps
[07/15 18:24:56     31s]   : fast_corner + fast_liberty + 1 + min_rc := 44.3ps
[07/15 18:24:56     31s]   : slow_corner + slow_liberty + 1 + no RcCorner := 84.3ps
[07/15 18:24:56     31s]   : slow_corner + slow_liberty + 1 + max_rc := 91ps
[07/15 18:24:56     31s]  Setting StdDelay to: 91ps
[07/15 18:24:56     31s] 
[07/15 18:24:56     31s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/15 18:24:56     31s] nrCritNet: 0.00% ( 0 / 1201 ) cutoffSlk: 214748364.7ps stdDelay: 91.0ps
[07/15 18:24:57     31s] nrCritNet: 0.00% ( 0 / 1201 ) cutoffSlk: 214748364.7ps stdDelay: 91.0ps
[07/15 18:24:57     31s] Iteration  8: Total net bbox = 3.895e+04 (2.33e+04 1.56e+04)
[07/15 18:24:57     31s]               Est.  stn bbox = 4.823e+04 (2.98e+04 1.84e+04)
[07/15 18:24:57     31s]               cpu = 0:00:00.5 real = 0:00:01.0 mem = 1954.0M
[07/15 18:24:57     31s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1954.0M, EPOCH TIME: 1721082297.197569
[07/15 18:24:57     31s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[07/15 18:24:57     31s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1954.0M, EPOCH TIME: 1721082297.197674
[07/15 18:24:57     31s] Legalizing MH Cells... 0 / 0 (level 8)
[07/15 18:24:57     31s] No instances found in the vector
[07/15 18:24:57     31s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1954.0M, DRC: 0)
[07/15 18:24:57     31s] 0 (out of 0) MH cells were successfully legalized.
[07/15 18:24:57     31s] OPERPROF: Starting npMain at level 1, MEM:1954.0M, EPOCH TIME: 1721082297.197835
[07/15 18:24:57     31s] OPERPROF:   Starting npPlace at level 2, MEM:1954.0M, EPOCH TIME: 1721082297.201638
[07/15 18:24:58     33s] Iteration  9: Total net bbox = 4.043e+04 (2.25e+04 1.79e+04)
[07/15 18:24:58     33s]               Est.  stn bbox = 4.990e+04 (2.92e+04 2.07e+04)
[07/15 18:24:58     33s]               cpu = 0:00:00.5 real = 0:00:00.0 mem = 1955.0M
[07/15 18:24:58     33s] GP RA stats: MHOnly 0 nrInst 1167 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[07/15 18:24:58     33s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:1972.0M, EPOCH TIME: 1721082298.725863
[07/15 18:24:58     33s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:1972.0M, EPOCH TIME: 1721082298.725956
[07/15 18:24:58     33s] Iteration 10: Total net bbox = 3.902e+04 (2.13e+04 1.77e+04)
[07/15 18:24:58     33s]               Est.  stn bbox = 4.839e+04 (2.79e+04 2.05e+04)
[07/15 18:24:58     33s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1972.0M
[07/15 18:24:58     33s] OPERPROF:   Finished npPlace at level 2, CPU:1.420, REAL:1.525, MEM:1972.0M, EPOCH TIME: 1721082298.726442
[07/15 18:24:58     33s] OPERPROF: Finished npMain at level 1, CPU:1.430, REAL:1.530, MEM:1956.0M, EPOCH TIME: 1721082298.727677
[07/15 18:24:58     33s] Iteration 11: Total net bbox = 4.304e+04 (2.52e+04 1.78e+04)
[07/15 18:24:58     33s]               Est.  stn bbox = 5.264e+04 (3.20e+04 2.07e+04)
[07/15 18:24:58     33s]               cpu = 0:00:01.4 real = 0:00:01.0 mem = 1956.0M
[07/15 18:24:58     33s] [adp] clock
[07/15 18:24:58     33s] [adp] weight, nr nets, wire length
[07/15 18:24:58     33s] [adp]      0        2  971.846000
[07/15 18:24:58     33s] [adp] data
[07/15 18:24:58     33s] [adp] weight, nr nets, wire length
[07/15 18:24:58     33s] [adp]      0     1199  42070.445000
[07/15 18:24:58     33s] [adp] 0.000000|0.000000|0.000000
[07/15 18:24:58     33s] Iteration 12: Total net bbox = 4.304e+04 (2.52e+04 1.78e+04)
[07/15 18:24:58     33s]               Est.  stn bbox = 5.264e+04 (3.20e+04 2.07e+04)
[07/15 18:24:58     33s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1956.0M
[07/15 18:24:58     33s] *** cost = 4.304e+04 (2.52e+04 1.78e+04) (cpu for global=0:00:02.6) real=0:00:04.0***
[07/15 18:24:58     33s] Info: 0 clock gating cells identified, 0 (on average) moved 0/3
[07/15 18:24:58     33s] Saved padding area to DB
[07/15 18:24:58     33s] All LLGs are deleted
[07/15 18:24:58     33s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:24:58     33s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:24:58     33s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1956.0M, EPOCH TIME: 1721082298.737087
[07/15 18:24:58     33s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1956.0M, EPOCH TIME: 1721082298.737162
[07/15 18:24:58     33s] Solver runtime cpu: 0:00:02.0 real: 0:00:02.1
[07/15 18:24:58     33s] Core Placement runtime cpu: 0:00:02.1 real: 0:00:02.0
[07/15 18:24:58     33s] <CMD> scanReorder
[07/15 18:24:58     33s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[07/15 18:24:58     33s] Type 'man IMPSP-9025' for more detail.
[07/15 18:24:58     33s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1956.0M, EPOCH TIME: 1721082298.737996
[07/15 18:24:58     33s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1956.0M, EPOCH TIME: 1721082298.738083
[07/15 18:24:58     33s] Processing tracks to init pin-track alignment.
[07/15 18:24:58     33s] z: 2, totalTracks: 1
[07/15 18:24:58     33s] z: 4, totalTracks: 1
[07/15 18:24:58     33s] z: 6, totalTracks: 1
[07/15 18:24:58     33s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:24:58     33s] All LLGs are deleted
[07/15 18:24:58     33s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:24:58     33s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:24:58     33s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1956.0M, EPOCH TIME: 1721082298.739216
[07/15 18:24:58     33s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1956.0M, EPOCH TIME: 1721082298.739283
[07/15 18:24:58     33s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1956.0M, EPOCH TIME: 1721082298.739479
[07/15 18:24:58     33s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:24:58     33s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:24:58     33s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1956.0M, EPOCH TIME: 1721082298.739681
[07/15 18:24:58     33s] Max number of tech site patterns supported in site array is 256.
[07/15 18:24:58     33s] Core basic site is core_ji3v
[07/15 18:24:58     33s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1956.0M, EPOCH TIME: 1721082298.748232
[07/15 18:24:58     33s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 18:24:58     33s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 18:24:58     33s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.000, MEM:1956.0M, EPOCH TIME: 1721082298.748453
[07/15 18:24:58     33s] Fast DP-INIT is on for default
[07/15 18:24:58     33s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/15 18:24:58     33s] Atter site array init, number of instance map data is 0.
[07/15 18:24:58     33s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.010, REAL:0.009, MEM:1956.0M, EPOCH TIME: 1721082298.748906
[07/15 18:24:58     33s] 
[07/15 18:24:58     33s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:24:58     33s] OPERPROF:       Starting CMU at level 4, MEM:1956.0M, EPOCH TIME: 1721082298.749113
[07/15 18:24:58     33s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:1959.0M, EPOCH TIME: 1721082298.750794
[07/15 18:24:58     33s] 
[07/15 18:24:58     33s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 18:24:58     33s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.011, MEM:1959.0M, EPOCH TIME: 1721082298.750962
[07/15 18:24:58     33s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1959.0M, EPOCH TIME: 1721082298.751007
[07/15 18:24:58     33s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1959.0M, EPOCH TIME: 1721082298.751424
[07/15 18:24:58     33s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1959.0MB).
[07/15 18:24:58     33s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.014, MEM:1959.0M, EPOCH TIME: 1721082298.751789
[07/15 18:24:58     33s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.014, MEM:1959.0M, EPOCH TIME: 1721082298.751833
[07/15 18:24:58     33s] TDRefine: refinePlace mode is spiral
[07/15 18:24:58     33s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.31913.1
[07/15 18:24:58     33s] OPERPROF: Starting RefinePlace at level 1, MEM:1959.0M, EPOCH TIME: 1721082298.751902
[07/15 18:24:58     33s] *** Starting refinePlace (0:00:33.2 mem=1959.0M) ***
[07/15 18:24:58     33s] Total net bbox length = 4.304e+04 (2.524e+04 1.780e+04) (ext = 5.213e+03)
[07/15 18:24:58     33s] 
[07/15 18:24:58     33s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:24:58     33s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 18:24:58     33s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:24:58     33s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:24:58     33s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1959.0M, EPOCH TIME: 1721082298.753266
[07/15 18:24:58     33s] Starting refinePlace ...
[07/15 18:24:58     33s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:24:58     33s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:24:58     33s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:1959.0M, EPOCH TIME: 1721082298.758447
[07/15 18:24:58     33s] DDP initSite1 nrRow 45 nrJob 45
[07/15 18:24:58     33s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:1959.0M, EPOCH TIME: 1721082298.758517
[07/15 18:24:58     33s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:1959.0M, EPOCH TIME: 1721082298.758594
[07/15 18:24:58     33s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:1959.0M, EPOCH TIME: 1721082298.758643
[07/15 18:24:58     33s] DDP markSite nrRow 45 nrJob 45
[07/15 18:24:58     33s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:1959.0M, EPOCH TIME: 1721082298.758746
[07/15 18:24:58     33s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.000, MEM:1959.0M, EPOCH TIME: 1721082298.758795
[07/15 18:24:58     33s]   Spread Effort: high, standalone mode, useDDP on.
[07/15 18:24:58     33s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1959.0MB) @(0:00:33.2 - 0:00:33.2).
[07/15 18:24:58     33s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 18:24:58     33s] wireLenOptFixPriorityInst 0 inst fixed
[07/15 18:24:58     33s] Placement tweakage begins.
[07/15 18:24:58     33s] wire length = 5.480e+04
[07/15 18:24:58     33s] wire length = 5.178e+04
[07/15 18:24:58     33s] Placement tweakage ends.
[07/15 18:24:58     33s] Move report: tweak moves 53 insts, mean move: 9.03 um, max move: 21.08 um 
[07/15 18:24:58     33s] 	Max move on inst (spi1_conf0_asyn_reg[11]): (293.63, 168.79) --> (285.32, 181.56)
[07/15 18:24:58     33s] 
[07/15 18:24:58     33s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[07/15 18:24:58     33s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f5ae257aec0.
[07/15 18:24:58     33s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[07/15 18:24:58     33s] Move report: legalization moves 1167 insts, mean move: 2.00 um, max move: 32.41 um spiral
[07/15 18:24:58     33s] 	Max move on inst (spi1_Rx_data_temp_reg[17]): (107.58, 96.31) --> (113.12, 69.44)
[07/15 18:24:58     33s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[07/15 18:24:58     33s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/15 18:24:58     33s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1927.0MB) @(0:00:33.2 - 0:00:33.2).
[07/15 18:24:58     33s] Move report: Detail placement moves 1167 insts, mean move: 2.34 um, max move: 32.41 um 
[07/15 18:24:58     33s] 	Max move on inst (spi1_Rx_data_temp_reg[17]): (107.58, 96.31) --> (113.12, 69.44)
[07/15 18:24:58     33s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1927.0MB
[07/15 18:24:58     33s] Statistics of distance of Instance movement in refine placement:
[07/15 18:24:58     33s]   maximum (X+Y) =        32.41 um
[07/15 18:24:58     33s]   inst (spi1_Rx_data_temp_reg[17]) with max move: (107.582, 96.312) -> (113.12, 69.44)
[07/15 18:24:58     33s]   mean    (X+Y) =         2.34 um
[07/15 18:24:58     33s] Summary Report:
[07/15 18:24:58     33s] Instances move: 1167 (out of 1167 movable)
[07/15 18:24:58     33s] Instances flipped: 0
[07/15 18:24:58     33s] Mean displacement: 2.34 um
[07/15 18:24:58     33s] Max displacement: 32.41 um (Instance: spi1_Rx_data_temp_reg[17]) (107.582, 96.312) -> (113.12, 69.44)
[07/15 18:24:58     33s] 	Length: 36 sites, height: 1 rows, site name: core_ji3v, cell type: SDFRRQJI3VX1
[07/15 18:24:58     33s] Total instances moved : 1167
[07/15 18:24:58     33s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.070, REAL:0.084, MEM:1927.0M, EPOCH TIME: 1721082298.837154
[07/15 18:24:58     33s] Total net bbox length = 4.096e+04 (2.295e+04 1.801e+04) (ext = 5.108e+03)
[07/15 18:24:58     33s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1927.0MB
[07/15 18:24:58     33s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1927.0MB) @(0:00:33.2 - 0:00:33.2).
[07/15 18:24:58     33s] *** Finished refinePlace (0:00:33.2 mem=1927.0M) ***
[07/15 18:24:58     33s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.31913.1
[07/15 18:24:58     33s] OPERPROF: Finished RefinePlace at level 1, CPU:0.070, REAL:0.086, MEM:1927.0M, EPOCH TIME: 1721082298.837592
[07/15 18:24:58     33s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1927.0M, EPOCH TIME: 1721082298.837640
[07/15 18:24:58     33s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1167).
[07/15 18:24:58     33s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:24:58     33s] All LLGs are deleted
[07/15 18:24:58     33s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:24:58     33s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:24:58     33s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1927.0M, EPOCH TIME: 1721082298.838101
[07/15 18:24:58     33s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1927.0M, EPOCH TIME: 1721082298.838168
[07/15 18:24:58     33s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.001, MEM:1924.0M, EPOCH TIME: 1721082298.839103
[07/15 18:24:58     33s] *** End of Placement (cpu=0:00:03.2, real=0:00:04.0, mem=1924.0M) ***
[07/15 18:24:58     33s] Processing tracks to init pin-track alignment.
[07/15 18:24:58     33s] z: 2, totalTracks: 1
[07/15 18:24:58     33s] z: 4, totalTracks: 1
[07/15 18:24:58     33s] z: 6, totalTracks: 1
[07/15 18:24:58     33s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:24:58     33s] All LLGs are deleted
[07/15 18:24:58     33s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:24:58     33s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:24:58     33s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1924.0M, EPOCH TIME: 1721082298.840324
[07/15 18:24:58     33s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1924.0M, EPOCH TIME: 1721082298.840405
[07/15 18:24:58     33s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1924.0M, EPOCH TIME: 1721082298.840568
[07/15 18:24:58     33s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:24:58     33s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:24:58     33s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1924.0M, EPOCH TIME: 1721082298.840726
[07/15 18:24:58     33s] Max number of tech site patterns supported in site array is 256.
[07/15 18:24:58     33s] Core basic site is core_ji3v
[07/15 18:24:58     33s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1924.0M, EPOCH TIME: 1721082298.849323
[07/15 18:24:58     33s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 18:24:58     33s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 18:24:58     33s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1924.0M, EPOCH TIME: 1721082298.849490
[07/15 18:24:58     33s] Fast DP-INIT is on for default
[07/15 18:24:58     33s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/15 18:24:58     33s] Atter site array init, number of instance map data is 0.
[07/15 18:24:58     33s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:1924.0M, EPOCH TIME: 1721082298.849866
[07/15 18:24:58     33s] 
[07/15 18:24:58     33s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:24:58     33s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:1924.0M, EPOCH TIME: 1721082298.850099
[07/15 18:24:58     33s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:1924.0M, EPOCH TIME: 1721082298.850300
[07/15 18:24:58     33s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:1924.0M, EPOCH TIME: 1721082298.850483
[07/15 18:24:58     33s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.000, REAL:0.001, MEM:1940.0M, EPOCH TIME: 1721082298.851134
[07/15 18:24:58     33s] default core: bins with density > 0.750 = 10.00 % ( 5 / 50 )
[07/15 18:24:58     33s] Density distribution unevenness ratio = 8.818%
[07/15 18:24:58     33s] Density distribution unevenness ratio (U70) = 1.800%
[07/15 18:24:58     33s] Density distribution unevenness ratio (U80) = 0.000%
[07/15 18:24:58     33s] Density distribution unevenness ratio (U90) = 0.000%
[07/15 18:24:58     33s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.000, REAL:0.001, MEM:1940.0M, EPOCH TIME: 1721082298.851217
[07/15 18:24:58     33s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1940.0M, EPOCH TIME: 1721082298.851258
[07/15 18:24:58     33s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:24:58     33s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:24:58     33s] All LLGs are deleted
[07/15 18:24:58     33s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:24:58     33s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:24:58     33s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1940.0M, EPOCH TIME: 1721082298.851612
[07/15 18:24:58     33s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1940.0M, EPOCH TIME: 1721082298.851669
[07/15 18:24:58     33s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.001, MEM:1940.0M, EPOCH TIME: 1721082298.851978
[07/15 18:24:58     33s] *** Free Virtual Timing Model ...(mem=1940.0M)
[07/15 18:24:58     33s] <CMD> setDelayCalMode -engine aae
[07/15 18:24:58     33s] <CMD> all_setup_analysis_views
[07/15 18:24:58     33s] <CMD> getPlaceMode -exp_slack_driven -quiet
[07/15 18:24:58     33s] <CMD> reset_path_group -name reg2reg_tmp.31913
[07/15 18:24:58     33s] <CMD> set_global _is_ipo_interactive_path_groups 0
[07/15 18:24:58     33s] <CMD> reset_path_group -name reg2out_tmp.31913
[07/15 18:24:58     33s] <CMD> set_global _is_ipo_interactive_path_groups 0
[07/15 18:24:58     33s] <CMD> set_global timing_enable_path_group_priority $gpsPrivate::optSave_ctePGPriority
[07/15 18:24:58     33s] <CMD> set_global timing_constraint_enable_group_path_resetting $gpsPrivate::optSave_ctePGResetting
[07/15 18:24:58     33s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[07/15 18:24:58     33s] <CMD> get_ccopt_clock_trees *
[07/15 18:24:58     33s] <CMD> getPlaceMode -exp_insert_guidance_clock_tree -quiet
[07/15 18:24:58     33s] <CMD> getPlaceMode -exp_cluster_based_high_fanout_buffering -quiet
[07/15 18:24:58     33s] <CMD> getPlaceMode -place_global_exp_incr_skp_preserve_mode_v2 -quiet
[07/15 18:24:58     33s] <CMD> getPlaceMode -quiet -place_global_exp_netlist_balance_flow
[07/15 18:24:58     33s] <CMD> getPlaceMode -quiet -timingEffort
[07/15 18:24:58     33s] <CMD> getAnalysisMode -quiet -honorClockDomains
[07/15 18:24:58     33s] <CMD> getPlaceMode -honorUserPathGroup -quiet
[07/15 18:24:58     33s] <CMD> getAnalysisMode -quiet -honorClockDomains
[07/15 18:24:58     33s] **INFO: Enable pre-place timing setting for timing analysis
[07/15 18:24:58     33s] Set Using Default Delay Limit as 101.
[07/15 18:24:58     33s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[07/15 18:24:58     33s] <CMD> set delaycal_use_default_delay_limit 101
[07/15 18:24:58     33s] Set Default Net Delay as 0 ps.
[07/15 18:24:58     33s] <CMD> set delaycal_default_net_delay 0
[07/15 18:24:58     33s] Set Default Net Load as 0 pF. 
[07/15 18:24:58     33s] <CMD> set delaycal_default_net_load 0
[07/15 18:24:58     33s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[07/15 18:24:58     33s] <CMD> getAnalysisMode -clkSrcPath -quiet
[07/15 18:24:58     33s] <CMD> getAnalysisMode -clockPropagation -quiet
[07/15 18:24:58     33s] <CMD> getAnalysisMode -checkType -quiet
[07/15 18:24:58     33s] <CMD> buildTimingGraph
[07/15 18:24:58     33s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[07/15 18:24:58     33s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[07/15 18:24:58     33s] <CMD> setDelayCalMode -ignoreNetLoad true -quiet
[07/15 18:24:58     33s] **INFO: Analyzing IO path groups for slack adjustment
[07/15 18:24:58     33s] <CMD> get_global timing_enable_path_group_priority
[07/15 18:24:58     33s] <CMD> get_global timing_constraint_enable_group_path_resetting
[07/15 18:24:58     33s] <CMD> set_global timing_enable_path_group_priority false
[07/15 18:24:58     33s] <CMD> set_global timing_constraint_enable_group_path_resetting false
[07/15 18:24:58     33s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[07/15 18:24:58     33s] <CMD> set_global _is_ipo_interactive_path_groups 1
[07/15 18:24:58     33s] <CMD> group_path -name in2reg_tmp.31913 -from {0x1e 0x21} -to 0x22 -ignore_source_of_trigger_arc
[07/15 18:24:58     33s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[07/15 18:24:58     33s] <CMD> set_global _is_ipo_interactive_path_groups 1
[07/15 18:24:58     33s] <CMD> group_path -name in2out_tmp.31913 -from {0x25 0x28} -to 0x29 -ignore_source_of_trigger_arc
[07/15 18:24:58     33s] <CMD> set_global _is_ipo_interactive_path_groups 1
[07/15 18:24:58     33s] <CMD> group_path -name reg2reg_tmp.31913 -from 0x2b -to 0x2c
[07/15 18:24:58     33s] <CMD> set_global _is_ipo_interactive_path_groups 1
[07/15 18:24:58     33s] <CMD> group_path -name reg2out_tmp.31913 -from 0x2f -to 0x30
[07/15 18:24:58     33s] <CMD> setPathGroupOptions reg2reg_tmp.31913 -effortLevel high
[07/15 18:24:58     33s] Effort level <high> specified for reg2reg_tmp.31913 path_group
[07/15 18:24:58     33s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/15 18:24:58     33s] #################################################################################
[07/15 18:24:58     33s] # Design Stage: PreRoute
[07/15 18:24:58     33s] # Design Name: aska_dig
[07/15 18:24:58     33s] # Design Mode: 180nm
[07/15 18:24:58     33s] # Analysis Mode: MMMC Non-OCV 
[07/15 18:24:58     33s] # Parasitics Mode: No SPEF/RCDB 
[07/15 18:24:58     33s] # Signoff Settings: SI Off 
[07/15 18:24:58     33s] #################################################################################
[07/15 18:24:58     33s] Calculate delays in BcWc mode...
[07/15 18:24:58     33s] Topological Sorting (REAL = 0:00:00.0, MEM = 1920.5M, InitMEM = 1920.5M)
[07/15 18:24:58     33s] Start delay calculation (fullDC) (1 T). (MEM=1920.5)
[07/15 18:24:58     33s] End AAE Lib Interpolated Model. (MEM=1932.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:24:59     33s] Total number of fetched objects 1201
[07/15 18:24:59     33s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:24:59     33s] End delay calculation. (MEM=1963.71 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 18:24:59     33s] End delay calculation (fullDC). (MEM=1963.71 CPU=0:00:00.1 REAL=0:00:01.0)
[07/15 18:24:59     33s] *** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 1963.7M) ***
[07/15 18:24:59     33s] <CMD> reset_path_group -name in2reg_tmp.31913
[07/15 18:24:59     33s] <CMD> set_global _is_ipo_interactive_path_groups 0
[07/15 18:24:59     33s] <CMD> reset_path_group -name in2out_tmp.31913
[07/15 18:24:59     33s] <CMD> set_global _is_ipo_interactive_path_groups 0
[07/15 18:24:59     33s] **INFO: Disable pre-place timing setting for timing analysis
[07/15 18:24:59     33s] <CMD> setDelayCalMode -ignoreNetLoad false
[07/15 18:24:59     33s] Set Using Default Delay Limit as 1000.
[07/15 18:24:59     33s] <CMD> set delaycal_use_default_delay_limit 1000
[07/15 18:24:59     33s] Set Default Net Delay as 1000 ps.
[07/15 18:24:59     33s] <CMD> set delaycal_default_net_delay 1000ps
[07/15 18:24:59     33s] Set Default Net Load as 0.5 pF. 
[07/15 18:24:59     33s] <CMD> set delaycal_default_net_load 0.5pf
[07/15 18:24:59     33s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[07/15 18:24:59     33s] <CMD> all_setup_analysis_views
[07/15 18:24:59     33s] <CMD> getPlaceMode -place_global_exp_ignore_low_effort_path_groups -quiet
[07/15 18:24:59     33s] <CMD> getPlaceMode -exp_slack_driven -quiet
[07/15 18:24:59     33s] <CMD> getPlaceMode -quiet -cong_repair_commit_clock_net_route_attr
[07/15 18:24:59     33s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[07/15 18:24:59     33s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[07/15 18:24:59     33s] <CMD> setPlaceMode -reset -improveWithPsp
[07/15 18:24:59     33s] <CMD> getPlaceMode -quiet -debugGlobalPlace
[07/15 18:24:59     33s] <CMD> getPlaceMode -congRepair -quiet
[07/15 18:24:59     33s] <CMD> getPlaceMode -fp -quiet
[07/15 18:24:59     33s] <CMD> getPlaceMode -user -rplaceIncrNPClkGateAwareMode
[07/15 18:24:59     33s] <CMD> getPlaceMode -user -congRepairMaxIter
[07/15 18:24:59     33s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[07/15 18:24:59     33s] <CMD> setPlaceMode -rplaceIncrNPClkGateAwareMode 4
[07/15 18:24:59     33s] <CMD> getPlaceMode -quiet -expCongRepairPDOneLoop
[07/15 18:24:59     33s] <CMD> setPlaceMode -congRepairMaxIter 1
[07/15 18:24:59     33s] <CMD> getPlaceMode -quickCTS -quiet
[07/15 18:24:59     33s] <CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[07/15 18:24:59     33s] <CMD> getPlaceMode -congRepairForceTrialRoute -quiet
[07/15 18:24:59     33s] <CMD> getPlaceMode -user -congRepairForceTrialRoute
[07/15 18:24:59     33s] <CMD> setPlaceMode -congRepairForceTrialRoute true
[07/15 18:24:59     33s] <CMD> ::goMC::is_advanced_metrics_collection_running
[07/15 18:24:59     33s] <CMD> congRepair
[07/15 18:24:59     33s] Info: Disable timing driven in postCTS congRepair.
[07/15 18:24:59     33s] 
[07/15 18:24:59     33s] Starting congRepair ...
[07/15 18:24:59     33s] User Input Parameters:
[07/15 18:24:59     33s] - Congestion Driven    : On
[07/15 18:24:59     33s] - Timing Driven        : Off
[07/15 18:24:59     33s] - Area-Violation Based : On
[07/15 18:24:59     33s] - Start Rollback Level : -5
[07/15 18:24:59     33s] - Legalized            : On
[07/15 18:24:59     33s] - Window Based         : Off
[07/15 18:24:59     33s] - eDen incr mode       : Off
[07/15 18:24:59     33s] - Small incr mode      : Off
[07/15 18:24:59     33s] 
[07/15 18:24:59     33s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1954.2M, EPOCH TIME: 1721082299.206240
[07/15 18:24:59     33s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.003, MEM:1954.2M, EPOCH TIME: 1721082299.209188
[07/15 18:24:59     33s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1954.2M, EPOCH TIME: 1721082299.209250
[07/15 18:24:59     33s] Starting Early Global Route congestion estimation: mem = 1954.2M
[07/15 18:24:59     33s] (I)      ============================ Layers =============================
[07/15 18:24:59     33s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:24:59     33s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[07/15 18:24:59     33s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:24:59     33s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[07/15 18:24:59     33s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[07/15 18:24:59     33s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[07/15 18:24:59     33s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[07/15 18:24:59     33s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[07/15 18:24:59     33s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[07/15 18:24:59     33s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[07/15 18:24:59     33s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[07/15 18:24:59     33s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[07/15 18:24:59     33s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[07/15 18:24:59     33s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[07/15 18:24:59     33s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[07/15 18:24:59     33s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:24:59     33s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[07/15 18:24:59     33s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[07/15 18:24:59     33s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[07/15 18:24:59     33s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[07/15 18:24:59     33s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[07/15 18:24:59     33s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[07/15 18:24:59     33s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[07/15 18:24:59     33s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[07/15 18:24:59     33s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[07/15 18:24:59     33s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[07/15 18:24:59     33s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[07/15 18:24:59     33s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[07/15 18:24:59     33s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[07/15 18:24:59     33s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[07/15 18:24:59     33s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[07/15 18:24:59     33s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[07/15 18:24:59     33s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[07/15 18:24:59     33s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[07/15 18:24:59     33s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[07/15 18:24:59     33s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[07/15 18:24:59     33s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[07/15 18:24:59     33s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[07/15 18:24:59     33s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[07/15 18:24:59     33s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[07/15 18:24:59     33s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[07/15 18:24:59     33s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[07/15 18:24:59     33s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[07/15 18:24:59     33s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[07/15 18:24:59     33s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[07/15 18:24:59     33s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[07/15 18:24:59     33s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[07/15 18:24:59     33s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[07/15 18:24:59     33s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[07/15 18:24:59     33s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[07/15 18:24:59     33s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[07/15 18:24:59     33s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[07/15 18:24:59     33s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[07/15 18:24:59     33s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[07/15 18:24:59     33s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[07/15 18:24:59     33s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[07/15 18:24:59     33s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[07/15 18:24:59     33s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[07/15 18:24:59     33s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[07/15 18:24:59     33s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[07/15 18:24:59     33s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[07/15 18:24:59     33s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[07/15 18:24:59     33s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[07/15 18:24:59     33s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[07/15 18:24:59     33s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[07/15 18:24:59     33s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[07/15 18:24:59     33s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[07/15 18:24:59     33s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[07/15 18:24:59     33s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[07/15 18:24:59     33s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[07/15 18:24:59     33s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[07/15 18:24:59     33s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[07/15 18:24:59     33s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[07/15 18:24:59     33s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[07/15 18:24:59     33s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[07/15 18:24:59     33s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[07/15 18:24:59     33s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[07/15 18:24:59     33s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[07/15 18:24:59     33s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[07/15 18:24:59     33s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[07/15 18:24:59     33s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[07/15 18:24:59     33s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[07/15 18:24:59     33s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[07/15 18:24:59     33s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[07/15 18:24:59     33s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[07/15 18:24:59     33s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[07/15 18:24:59     33s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[07/15 18:24:59     33s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[07/15 18:24:59     33s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[07/15 18:24:59     33s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[07/15 18:24:59     33s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[07/15 18:24:59     33s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[07/15 18:24:59     33s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[07/15 18:24:59     33s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[07/15 18:24:59     33s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[07/15 18:24:59     33s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[07/15 18:24:59     33s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[07/15 18:24:59     33s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[07/15 18:24:59     33s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[07/15 18:24:59     33s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[07/15 18:24:59     33s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[07/15 18:24:59     33s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[07/15 18:24:59     33s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[07/15 18:24:59     33s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[07/15 18:24:59     33s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[07/15 18:24:59     33s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[07/15 18:24:59     33s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[07/15 18:24:59     33s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[07/15 18:24:59     33s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[07/15 18:24:59     33s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[07/15 18:24:59     33s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[07/15 18:24:59     33s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[07/15 18:24:59     33s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[07/15 18:24:59     33s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[07/15 18:24:59     33s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[07/15 18:24:59     33s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[07/15 18:24:59     33s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[07/15 18:24:59     33s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[07/15 18:24:59     33s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[07/15 18:24:59     33s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[07/15 18:24:59     33s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[07/15 18:24:59     33s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[07/15 18:24:59     33s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[07/15 18:24:59     33s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[07/15 18:24:59     33s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[07/15 18:24:59     33s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[07/15 18:24:59     33s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[07/15 18:24:59     33s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[07/15 18:24:59     33s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[07/15 18:24:59     33s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[07/15 18:24:59     33s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[07/15 18:24:59     33s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[07/15 18:24:59     33s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[07/15 18:24:59     33s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[07/15 18:24:59     33s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[07/15 18:24:59     33s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[07/15 18:24:59     33s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[07/15 18:24:59     33s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[07/15 18:24:59     33s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[07/15 18:24:59     33s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[07/15 18:24:59     33s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[07/15 18:24:59     33s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[07/15 18:24:59     33s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[07/15 18:24:59     33s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[07/15 18:24:59     33s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[07/15 18:24:59     33s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[07/15 18:24:59     33s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[07/15 18:24:59     33s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[07/15 18:24:59     33s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[07/15 18:24:59     33s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[07/15 18:24:59     33s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[07/15 18:24:59     33s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[07/15 18:24:59     33s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[07/15 18:24:59     33s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[07/15 18:24:59     33s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[07/15 18:24:59     33s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[07/15 18:24:59     33s] (I)      | 203 | 203 |                Group |     other |        |       |
[07/15 18:24:59     33s] (I)      | 204 | 204 |                  Row |     other |        |       |
[07/15 18:24:59     33s] (I)      | 205 | 205 |               marker |     other |        |       |
[07/15 18:24:59     33s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[07/15 18:24:59     33s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[07/15 18:24:59     33s] (I)      | 208 | 208 |                unset |     other |        |       |
[07/15 18:24:59     33s] (I)      | 209 | 209 |              unknown |     other |        |       |
[07/15 18:24:59     33s] (I)      | 210 | 210 |               supply |     other |        |       |
[07/15 18:24:59     33s] (I)      | 211 | 211 |                spike |     other |        |       |
[07/15 18:24:59     33s] (I)      | 212 | 212 |               resist |     other |        |       |
[07/15 18:24:59     33s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[07/15 18:24:59     33s] (I)      | 214 | 214 |                drive |     other |        |       |
[07/15 18:24:59     33s] (I)      | 215 | 215 |               select |     other |        |       |
[07/15 18:24:59     33s] (I)      | 216 | 216 |               hilite |     other |        |       |
[07/15 18:24:59     33s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[07/15 18:24:59     33s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[07/15 18:24:59     33s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[07/15 18:24:59     33s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[07/15 18:24:59     33s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[07/15 18:24:59     33s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[07/15 18:24:59     33s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[07/15 18:24:59     33s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[07/15 18:24:59     33s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[07/15 18:24:59     33s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[07/15 18:24:59     33s] (I)      | 227 | 227 |              stretch |     other |        |       |
[07/15 18:24:59     33s] (I)      | 228 | 228 |                 snap |     other |        |       |
[07/15 18:24:59     33s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[07/15 18:24:59     33s] (I)      | 230 | 230 |                 axis |     other |        |       |
[07/15 18:24:59     33s] (I)      | 231 | 231 |                  pin |     other |        |       |
[07/15 18:24:59     33s] (I)      | 232 | 232 |                 wire |     other |        |       |
[07/15 18:24:59     33s] (I)      | 233 | 233 |               device |     other |        |       |
[07/15 18:24:59     33s] (I)      | 234 | 234 |               border |     other |        |       |
[07/15 18:24:59     33s] (I)      | 235 | 235 |                 text |     other |        |       |
[07/15 18:24:59     33s] (I)      | 236 | 236 |            softFence |     other |        |       |
[07/15 18:24:59     33s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[07/15 18:24:59     33s] (I)      | 238 | 238 |                align |     other |        |       |
[07/15 18:24:59     33s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[07/15 18:24:59     33s] (I)      | 240 | 240 |             instance |     other |        |       |
[07/15 18:24:59     33s] (I)      | 241 | 241 |             annotate |     other |        |       |
[07/15 18:24:59     33s] (I)      | 242 | 242 |                 grid |     other |        |       |
[07/15 18:24:59     33s] (I)      | 243 | 243 |           background |     other |        |       |
[07/15 18:24:59     33s] (I)      | 244 | 244 |            substrate |     other |        |       |
[07/15 18:24:59     33s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[07/15 18:24:59     33s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[07/15 18:24:59     33s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[07/15 18:24:59     33s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[07/15 18:24:59     33s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[07/15 18:24:59     33s] (I)      | 250 | 250 |                drill |     other |        |       |
[07/15 18:24:59     33s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[07/15 18:24:59     33s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[07/15 18:24:59     33s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[07/15 18:24:59     33s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:24:59     33s] (I)      Started Import and model ( Curr Mem: 1954.19 MB )
[07/15 18:24:59     33s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:24:59     33s] (I)      == Non-default Options ==
[07/15 18:24:59     33s] (I)      Maximum routing layer                              : 4
[07/15 18:24:59     33s] (I)      Number of threads                                  : 1
[07/15 18:24:59     33s] (I)      Use non-blocking free Dbs wires                    : false
[07/15 18:24:59     33s] (I)      Method to set GCell size                           : row
[07/15 18:24:59     33s] (I)      Counted 402 PG shapes. We will not process PG shapes layer by layer.
[07/15 18:24:59     33s] (I)      Use row-based GCell size
[07/15 18:24:59     33s] (I)      Use row-based GCell align
[07/15 18:24:59     33s] (I)      layer 0 area = 202000
[07/15 18:24:59     33s] (I)      layer 1 area = 202000
[07/15 18:24:59     33s] (I)      layer 2 area = 202000
[07/15 18:24:59     33s] (I)      layer 3 area = 202000
[07/15 18:24:59     33s] (I)      GCell unit size   : 4480
[07/15 18:24:59     33s] (I)      GCell multiplier  : 1
[07/15 18:24:59     33s] (I)      GCell row height  : 4480
[07/15 18:24:59     33s] (I)      Actual row height : 4480
[07/15 18:24:59     33s] (I)      GCell align ref   : 20160 20160
[07/15 18:24:59     33s] [NR-eGR] Track table information for default rule: 
[07/15 18:24:59     33s] [NR-eGR] MET1 has single uniform track structure
[07/15 18:24:59     33s] [NR-eGR] MET2 has single uniform track structure
[07/15 18:24:59     33s] [NR-eGR] MET3 has single uniform track structure
[07/15 18:24:59     33s] [NR-eGR] MET4 has single uniform track structure
[07/15 18:24:59     33s] [NR-eGR] METTP has single uniform track structure
[07/15 18:24:59     33s] [NR-eGR] METTPL has single uniform track structure
[07/15 18:24:59     33s] (I)      ================= Default via ==================
[07/15 18:24:59     33s] (I)      +---+--------------------+---------------------+
[07/15 18:24:59     33s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut     |
[07/15 18:24:59     33s] (I)      +---+--------------------+---------------------+
[07/15 18:24:59     33s] (I)      | 1 |    2  VIA1_Y_so    |   32  VIA1_CV1_hd   |
[07/15 18:24:59     33s] (I)      | 2 |   38  VIA2_so      |   61  VIA2_CV1_so   |
[07/15 18:24:59     33s] (I)      | 3 |   74  VIA3_so      |   93  VIA3_CH2_so   |
[07/15 18:24:59     33s] (I)      | 4 |  117  VIATPne_Y_so |  132  VIATP_CH2s_so |
[07/15 18:24:59     33s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so  |
[07/15 18:24:59     33s] (I)      +---+--------------------+---------------------+
[07/15 18:24:59     33s] [NR-eGR] Read 260 PG shapes
[07/15 18:24:59     33s] [NR-eGR] Read 0 clock shapes
[07/15 18:24:59     33s] [NR-eGR] Read 0 other shapes
[07/15 18:24:59     33s] [NR-eGR] #Routing Blockages  : 0
[07/15 18:24:59     33s] [NR-eGR] #Instance Blockages : 0
[07/15 18:24:59     33s] [NR-eGR] #PG Blockages       : 260
[07/15 18:24:59     33s] [NR-eGR] #Halo Blockages     : 0
[07/15 18:24:59     33s] [NR-eGR] #Boundary Blockages : 0
[07/15 18:24:59     33s] [NR-eGR] #Clock Blockages    : 0
[07/15 18:24:59     33s] [NR-eGR] #Other Blockages    : 0
[07/15 18:24:59     33s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/15 18:24:59     33s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[07/15 18:24:59     33s] [NR-eGR] Read 1201 nets ( ignored 0 )
[07/15 18:24:59     33s] (I)      early_global_route_priority property id does not exist.
[07/15 18:24:59     33s] (I)      Read Num Blocks=260  Num Prerouted Wires=0  Num CS=0
[07/15 18:24:59     33s] (I)      Layer 1 (V) : #blockages 260 : #preroutes 0
[07/15 18:24:59     33s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[07/15 18:24:59     33s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[07/15 18:24:59     33s] (I)      Number of ignored nets                =      0
[07/15 18:24:59     33s] (I)      Number of connected nets              =      0
[07/15 18:24:59     33s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[07/15 18:24:59     33s] (I)      Number of clock nets                  =      2.  Ignored: No
[07/15 18:24:59     33s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/15 18:24:59     33s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/15 18:24:59     33s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/15 18:24:59     33s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/15 18:24:59     33s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/15 18:24:59     33s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/15 18:24:59     33s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/15 18:24:59     33s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[07/15 18:24:59     33s] (I)      Ndr track 0 does not exist
[07/15 18:24:59     33s] (I)      ---------------------Grid Graph Info--------------------
[07/15 18:24:59     33s] (I)      Routing area        : (0, 0) - (445200, 241920)
[07/15 18:24:59     33s] (I)      Core area           : (20160, 20160) - (425040, 221760)
[07/15 18:24:59     33s] (I)      Site width          :   560  (dbu)
[07/15 18:24:59     33s] (I)      Row height          :  4480  (dbu)
[07/15 18:24:59     33s] (I)      GCell row height    :  4480  (dbu)
[07/15 18:24:59     33s] (I)      GCell width         :  4480  (dbu)
[07/15 18:24:59     33s] (I)      GCell height        :  4480  (dbu)
[07/15 18:24:59     33s] (I)      Grid                :    99    54     4
[07/15 18:24:59     33s] (I)      Layer numbers       :     1     2     3     4
[07/15 18:24:59     33s] (I)      Vertical capacity   :     0  4480     0  4480
[07/15 18:24:59     33s] (I)      Horizontal capacity :     0     0  4480     0
[07/15 18:24:59     33s] (I)      Default wire width  :   230   280   280   280
[07/15 18:24:59     33s] (I)      Default wire space  :   230   280   280   280
[07/15 18:24:59     33s] (I)      Default wire pitch  :   460   560   560   560
[07/15 18:24:59     33s] (I)      Default pitch size  :   460   560   560   560
[07/15 18:24:59     33s] (I)      First track coord   :   280   280   280   280
[07/15 18:24:59     33s] (I)      Num tracks per GCell:  9.74  8.00  8.00  8.00
[07/15 18:24:59     33s] (I)      Total num of tracks :   432   795   432   795
[07/15 18:24:59     33s] (I)      Num of masks        :     1     1     1     1
[07/15 18:24:59     33s] (I)      Num of trim masks   :     0     0     0     0
[07/15 18:24:59     33s] (I)      --------------------------------------------------------
[07/15 18:24:59     33s] 
[07/15 18:24:59     33s] [NR-eGR] ============ Routing rule table ============
[07/15 18:24:59     33s] [NR-eGR] Rule id: 0  Nets: 1201
[07/15 18:24:59     33s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[07/15 18:24:59     33s] (I)                    Layer    2    3    4 
[07/15 18:24:59     33s] (I)                    Pitch  560  560  560 
[07/15 18:24:59     33s] (I)             #Used tracks    1    1    1 
[07/15 18:24:59     33s] (I)       #Fully used tracks    1    1    1 
[07/15 18:24:59     33s] [NR-eGR] ========================================
[07/15 18:24:59     33s] [NR-eGR] 
[07/15 18:24:59     33s] (I)      =============== Blocked Tracks ===============
[07/15 18:24:59     33s] (I)      +-------+---------+----------+---------------+
[07/15 18:24:59     33s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/15 18:24:59     33s] (I)      +-------+---------+----------+---------------+
[07/15 18:24:59     33s] (I)      |     1 |       0 |        0 |         0.00% |
[07/15 18:24:59     33s] (I)      |     2 |   42930 |     6090 |        14.19% |
[07/15 18:24:59     33s] (I)      |     3 |   42768 |        0 |         0.00% |
[07/15 18:24:59     33s] (I)      |     4 |   42930 |        0 |         0.00% |
[07/15 18:24:59     33s] (I)      +-------+---------+----------+---------------+
[07/15 18:24:59     33s] (I)      Finished Import and model ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1954.19 MB )
[07/15 18:24:59     33s] (I)      Reset routing kernel
[07/15 18:24:59     33s] (I)      Started Global Routing ( Curr Mem: 1954.19 MB )
[07/15 18:24:59     33s] (I)      totalPins=4760  totalGlobalPin=4689 (98.51%)
[07/15 18:24:59     33s] (I)      total 2D Cap : 122538 = (42768 H, 79770 V)
[07/15 18:24:59     33s] [NR-eGR] Layer group 1: route 1201 net(s) in layer range [2, 4]
[07/15 18:24:59     33s] (I)      
[07/15 18:24:59     33s] (I)      ============  Phase 1a Route ============
[07/15 18:24:59     33s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[07/15 18:24:59     33s] (I)      Usage: 11179 = (5941 H, 5238 V) = (13.89% H, 6.57% V) = (2.662e+04um H, 2.347e+04um V)
[07/15 18:24:59     33s] (I)      
[07/15 18:24:59     33s] (I)      ============  Phase 1b Route ============
[07/15 18:24:59     33s] (I)      Usage: 11179 = (5941 H, 5238 V) = (13.89% H, 6.57% V) = (2.662e+04um H, 2.347e+04um V)
[07/15 18:24:59     33s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.008192e+04um
[07/15 18:24:59     33s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[07/15 18:24:59     33s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/15 18:24:59     33s] (I)      
[07/15 18:24:59     33s] (I)      ============  Phase 1c Route ============
[07/15 18:24:59     33s] (I)      Usage: 11179 = (5941 H, 5238 V) = (13.89% H, 6.57% V) = (2.662e+04um H, 2.347e+04um V)
[07/15 18:24:59     33s] (I)      
[07/15 18:24:59     33s] (I)      ============  Phase 1d Route ============
[07/15 18:24:59     33s] (I)      Usage: 11179 = (5941 H, 5238 V) = (13.89% H, 6.57% V) = (2.662e+04um H, 2.347e+04um V)
[07/15 18:24:59     33s] (I)      
[07/15 18:24:59     33s] (I)      ============  Phase 1e Route ============
[07/15 18:24:59     33s] (I)      Usage: 11179 = (5941 H, 5238 V) = (13.89% H, 6.57% V) = (2.662e+04um H, 2.347e+04um V)
[07/15 18:24:59     33s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.008192e+04um
[07/15 18:24:59     33s] (I)      
[07/15 18:24:59     33s] (I)      ============  Phase 1l Route ============
[07/15 18:24:59     33s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[07/15 18:24:59     33s] (I)      Layer  2:      36109      6772         6        4016       37960    ( 9.57%) 
[07/15 18:24:59     33s] (I)      Layer  3:      42336      5978         0           0       42336    ( 0.00%) 
[07/15 18:24:59     33s] (I)      Layer  4:      42135       348         0           0       41976    ( 0.00%) 
[07/15 18:24:59     33s] (I)      Total:        120580     13098         6        4016      122272    ( 3.18%) 
[07/15 18:24:59     33s] (I)      
[07/15 18:24:59     33s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/15 18:24:59     33s] [NR-eGR]                        OverCon            
[07/15 18:24:59     33s] [NR-eGR]                         #Gcell     %Gcell
[07/15 18:24:59     33s] [NR-eGR]        Layer               (1)    OverCon
[07/15 18:24:59     33s] [NR-eGR] ----------------------------------------------
[07/15 18:24:59     33s] [NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[07/15 18:24:59     33s] [NR-eGR]    MET2 ( 2)         6( 0.13%)   ( 0.13%) 
[07/15 18:24:59     33s] [NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[07/15 18:24:59     33s] [NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[07/15 18:24:59     33s] [NR-eGR] ----------------------------------------------
[07/15 18:24:59     33s] [NR-eGR]        Total         6( 0.04%)   ( 0.04%) 
[07/15 18:24:59     33s] [NR-eGR] 
[07/15 18:24:59     33s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1962.20 MB )
[07/15 18:24:59     33s] (I)      total 2D Cap : 122538 = (42768 H, 79770 V)
[07/15 18:24:59     33s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/15 18:24:59     33s] Early Global Route congestion estimation runtime: 0.03 seconds, mem = 1962.2M
[07/15 18:24:59     33s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.030, REAL:0.032, MEM:1962.2M, EPOCH TIME: 1721082299.241588
[07/15 18:24:59     33s] OPERPROF: Starting HotSpotCal at level 1, MEM:1962.2M, EPOCH TIME: 1721082299.241631
[07/15 18:24:59     33s] [hotspot] +------------+---------------+---------------+
[07/15 18:24:59     33s] [hotspot] |            |   max hotspot | total hotspot |
[07/15 18:24:59     33s] [hotspot] +------------+---------------+---------------+
[07/15 18:24:59     33s] [hotspot] | normalized |          0.00 |          0.00 |
[07/15 18:24:59     33s] [hotspot] +------------+---------------+---------------+
[07/15 18:24:59     33s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/15 18:24:59     33s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/15 18:24:59     33s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:1978.2M, EPOCH TIME: 1721082299.242376
[07/15 18:24:59     33s] Skipped repairing congestion.
[07/15 18:24:59     33s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1978.2M, EPOCH TIME: 1721082299.242467
[07/15 18:24:59     33s] Starting Early Global Route wiring: mem = 1978.2M
[07/15 18:24:59     33s] (I)      ============= Track Assignment ============
[07/15 18:24:59     33s] (I)      Started Track Assignment (1T) ( Curr Mem: 1978.20 MB )
[07/15 18:24:59     33s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[07/15 18:24:59     33s] (I)      Run Multi-thread track assignment
[07/15 18:24:59     33s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1978.20 MB )
[07/15 18:24:59     33s] (I)      Started Export ( Curr Mem: 1978.20 MB )
[07/15 18:24:59     33s] [NR-eGR]                 Length (um)   Vias 
[07/15 18:24:59     33s] [NR-eGR] -----------------------------------
[07/15 18:24:59     33s] [NR-eGR]  MET1    (1H)             0   4680 
[07/15 18:24:59     33s] [NR-eGR]  MET2    (2V)         23593   6799 
[07/15 18:24:59     33s] [NR-eGR]  MET3    (3H)         27244    306 
[07/15 18:24:59     33s] [NR-eGR]  MET4    (4V)          1818      0 
[07/15 18:24:59     33s] [NR-eGR]  METTP   (5H)             0      0 
[07/15 18:24:59     33s] [NR-eGR]  METTPL  (6V)             0      0 
[07/15 18:24:59     33s] [NR-eGR] -----------------------------------
[07/15 18:24:59     33s] [NR-eGR]          Total        52655  11785 
[07/15 18:24:59     33s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:24:59     33s] [NR-eGR] Total half perimeter of net bounding box: 40957um
[07/15 18:24:59     33s] [NR-eGR] Total length: 52655um, number of vias: 11785
[07/15 18:24:59     33s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:24:59     33s] [NR-eGR] Total eGR-routed clock nets wire length: 3857um, number of vias: 1002
[07/15 18:24:59     33s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:24:59     33s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1978.20 MB )
[07/15 18:24:59     33s] Early Global Route wiring runtime: 0.02 seconds, mem = 1922.2M
[07/15 18:24:59     33s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.010, REAL:0.018, MEM:1922.2M, EPOCH TIME: 1721082299.260276
[07/15 18:24:59     33s] Tdgp not successfully inited but do clear! skip clearing
[07/15 18:24:59     33s] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[07/15 18:24:59     33s] <CMD> ::goMC::is_advanced_metrics_collection_running
[07/15 18:24:59     33s] <CMD> ::goMC::is_advanced_metrics_collection_running
[07/15 18:24:59     33s] <CMD> ::goMC::is_advanced_metrics_collection_running
[07/15 18:24:59     33s] <CMD> setPlaceMode -reset -congRepairForceTrialRoute
[07/15 18:24:59     33s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[07/15 18:24:59     33s] <CMD> setPlaceMode -reset -rplaceIncrNPClkGateAwareMode
[07/15 18:24:59     33s] <CMD> setPlaceMode -reset -congRepairMaxIter
[07/15 18:24:59     33s] <CMD> getPlaceMode -congRepairCleanupPadding -quiet
[07/15 18:24:59     33s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[07/15 18:24:59     33s] <CMD> all_setup_analysis_views
[07/15 18:24:59     33s] <CMD> getPlaceMode -exp_slack_driven -quiet
[07/15 18:24:59     33s] <CMD> reset_path_group -name reg2reg_tmp.31913
[07/15 18:24:59     33s] <CMD> set_global _is_ipo_interactive_path_groups 0
[07/15 18:24:59     33s] <CMD> reset_path_group -name reg2out_tmp.31913
[07/15 18:24:59     33s] <CMD> set_global _is_ipo_interactive_path_groups 0
[07/15 18:24:59     33s] <CMD> set_global timing_enable_path_group_priority $gpsPrivate::optSave_ctePGPriority
[07/15 18:24:59     33s] <CMD> set_global timing_constraint_enable_group_path_resetting $gpsPrivate::optSave_ctePGResetting
[07/15 18:24:59     33s] <CMD> getPlaceMode -place_global_exp_incr_skp_preserve_mode_v2 -quiet
[07/15 18:24:59     33s] <CMD> getPlaceMode -quiet -place_global_exp_netlist_balance_flow
[07/15 18:24:59     33s] <CMD> getPlaceMode -quiet -timingEffort
[07/15 18:24:59     33s] <CMD> getPlaceMode -tdgpDumpStageTiming -quiet
[07/15 18:24:59     33s] *** Finishing placeDesign default flow ***
[07/15 18:24:59     33s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[07/15 18:24:59     33s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 5.12% flops. Placement and timing QoR can be severely impacted in this case!
[07/15 18:24:59     33s] It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
[07/15 18:24:59     33s] <CMD_INTERNAL> setvar spgRptErrorForScanConnection 0
[07/15 18:24:59     33s] **placeDesign ... cpu = 0: 0: 4, real = 0: 0: 6, mem = 1922.2M **
[07/15 18:24:59     33s] <CMD> getPlaceMode -trimView -quiet
[07/15 18:24:59     33s] <CMD> getOptMode -quiet -viewOptPolishing
[07/15 18:24:59     33s] <CMD> getOptMode -quiet -fastViewOpt
[07/15 18:24:59     33s] <CMD_INTERNAL> spInternalUse deleteViewOptManager
[07/15 18:24:59     33s] <CMD_INTERNAL> spInternalUse tdgp clearSkpData
[07/15 18:24:59     33s] Tdgp not successfully inited but do clear! skip clearing
[07/15 18:24:59     33s] <CMD> setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
[07/15 18:24:59     33s] <CMD> getPlaceMode -exp_slack_driven -quiet
[07/15 18:24:59     33s] <CMD> setExtractRCMode -engine preRoute
[07/15 18:24:59     33s] <CMD> setPlaceMode -reset -relaxSoftBlockageMode
[07/15 18:24:59     33s] <CMD> setPlaceMode -reset -ignoreScan
[07/15 18:24:59     33s] <CMD> setPlaceMode -reset -repairPlace
[07/15 18:24:59     33s] <CMD> getPlaceMode -quiet -NMPsuppressInfo
[07/15 18:24:59     33s] <CMD_INTERNAL> setvar spgSpeedupBuildVSM 0
[07/15 18:24:59     33s] <CMD> getPlaceMode -macroPlaceMode -quiet
[07/15 18:24:59     33s] <CMD> getPlaceMode -place_global_replace_QP -quiet
[07/15 18:24:59     33s] <CMD> getPlaceMode -macroPlaceMode -quiet
[07/15 18:24:59     33s] <CMD> getPlaceMode -exp_slack_driven -quiet
[07/15 18:24:59     33s] <CMD> getPlaceMode -enableDistPlace -quiet
[07/15 18:24:59     33s] <CMD> getPlaceMode -place_global_ignore_spare -quiet
[07/15 18:24:59     33s] <CMD> getPlaceMode -tdgpMemFlow -quiet
[07/15 18:24:59     33s] <CMD> setPlaceMode -reset -resetCombineRFLevel
[07/15 18:24:59     33s] <CMD> getPlaceMode -enableDistPlace -quiet
[07/15 18:24:59     33s] <CMD> getPlaceMode -quiet -clusterMode
[07/15 18:24:59     33s] <CMD> getPlaceMode -quiet -place_global_exp_solve_unbalance_path
[07/15 18:24:59     33s] <CMD> getPlaceMode -enableDistPlace -quiet
[07/15 18:24:59     33s] <CMD> setPlaceMode -reset -expHiddenFastMode
[07/15 18:24:59     33s] <CMD> getPlaceMode -tcg2Pass -quiet
[07/15 18:24:59     33s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[07/15 18:24:59     33s] <CMD> getPlaceMode -fp -quiet
[07/15 18:24:59     33s] <CMD> getPlaceMode -fastfp -quiet
[07/15 18:24:59     33s] <CMD> getPlaceMode -doRPlace -quiet
[07/15 18:24:59     33s] <CMD> getPlaceMode -RTCPlaceDesignFlow -quiet
[07/15 18:24:59     33s] <CMD> getPlaceMode -quickCTS -quiet
[07/15 18:24:59     33s] <CMD> set spgFlowInInitialPlace 0
[07/15 18:24:59     33s] <CMD> getPlaceMode -user -maxRouteLayer
[07/15 18:24:59     33s] <CMD_INTERNAL> spInternalUse TDGP resetIgnoreNetLoad
[07/15 18:24:59     33s] <CMD> getPlaceMode -place_global_exp_balance_pipeline -quiet
[07/15 18:24:59     33s] <CMD> getDesignMode -quiet -flowEffort
[07/15 18:24:59     33s] <CMD> report_message -end_cmd
[07/15 18:24:59     33s] 
[07/15 18:24:59     33s] *** Summary of all messages that are not suppressed in this session:
[07/15 18:24:59     33s] Severity  ID               Count  Summary                                  
[07/15 18:24:59     33s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[07/15 18:24:59     33s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[07/15 18:24:59     33s] ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
[07/15 18:24:59     33s] *** Message Summary: 3 warning(s), 2 error(s)
[07/15 18:24:59     33s] 
[07/15 18:24:59     33s] <CMD> um::create_snapshot -name final -auto min
[07/15 18:24:59     33s] <CMD> um::pop_snapshot_stack
[07/15 18:24:59     33s] <CMD> um::create_snapshot -name place_design
[07/15 18:24:59     33s] *** placeDesign #1 [finish] : cpu/real = 0:00:04.2/0:00:05.3 (0.8), totSession cpu/real = 0:00:33.7/0:07:25.8 (0.1), mem = 1922.2M
[07/15 18:24:59     33s] 
[07/15 18:24:59     33s] =============================================================================================
[07/15 18:24:59     33s]  Final TAT Report : placeDesign #1                                              21.18-s099_1
[07/15 18:24:59     33s] =============================================================================================
[07/15 18:24:59     33s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:24:59     33s] ---------------------------------------------------------------------------------------------
[07/15 18:24:59     33s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:24:59     33s] [ TimingUpdate           ]     10   0:00:00.2  (   4.1 % )     0:00:00.2 /  0:00:00.2    0.9
[07/15 18:24:59     33s] [ FullDelayCalc          ]      5   0:00:00.5  (   9.5 % )     0:00:00.5 /  0:00:00.5    1.0
[07/15 18:24:59     33s] [ MISC                   ]          0:00:04.6  (  86.3 % )     0:00:04.6 /  0:00:03.5    0.8
[07/15 18:24:59     33s] ---------------------------------------------------------------------------------------------
[07/15 18:24:59     33s]  placeDesign #1 TOTAL               0:00:05.3  ( 100.0 % )     0:00:05.3 /  0:00:04.2    0.8
[07/15 18:24:59     33s] ---------------------------------------------------------------------------------------------
[07/15 18:24:59     33s] 
[07/15 18:24:59     33s] <CMD> getPlaceMode -exp_slack_driven -quiet
[07/15 18:24:59     33s] <CMD> checkPlace output/TM_select_3.checkPlace
[07/15 18:24:59     33s] OPERPROF: Starting checkPlace at level 1, MEM:1922.2M, EPOCH TIME: 1721082299.290034
[07/15 18:24:59     33s] Processing tracks to init pin-track alignment.
[07/15 18:24:59     33s] z: 2, totalTracks: 1
[07/15 18:24:59     33s] z: 4, totalTracks: 1
[07/15 18:24:59     33s] z: 6, totalTracks: 1
[07/15 18:24:59     33s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:24:59     33s] All LLGs are deleted
[07/15 18:24:59     33s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:24:59     33s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:24:59     33s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1922.2M, EPOCH TIME: 1721082299.291481
[07/15 18:24:59     33s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1922.2M, EPOCH TIME: 1721082299.291569
[07/15 18:24:59     33s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1922.2M, EPOCH TIME: 1721082299.291638
[07/15 18:24:59     33s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:24:59     33s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:24:59     33s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1922.2M, EPOCH TIME: 1721082299.291811
[07/15 18:24:59     33s] Max number of tech site patterns supported in site array is 256.
[07/15 18:24:59     33s] Core basic site is core_ji3v
[07/15 18:24:59     33s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1922.2M, EPOCH TIME: 1721082299.300307
[07/15 18:24:59     33s] After signature check, allow fast init is false, keep pre-filter is true.
[07/15 18:24:59     33s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[07/15 18:24:59     33s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:1922.2M, EPOCH TIME: 1721082299.300492
[07/15 18:24:59     33s] SiteArray: non-trimmed site array dimensions = 45 x 723
[07/15 18:24:59     33s] SiteArray: use 176,128 bytes
[07/15 18:24:59     33s] SiteArray: current memory after site array memory allocation 1922.2M
[07/15 18:24:59     33s] SiteArray: FP blocked sites are writable
[07/15 18:24:59     33s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/15 18:24:59     33s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1922.2M, EPOCH TIME: 1721082299.300921
[07/15 18:24:59     33s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.010, REAL:0.002, MEM:1922.2M, EPOCH TIME: 1721082299.302567
[07/15 18:24:59     33s] SiteArray: number of non floorplan blocked sites for llg default is 32535
[07/15 18:24:59     33s] Atter site array init, number of instance map data is 0.
[07/15 18:24:59     33s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.011, MEM:1922.2M, EPOCH TIME: 1721082299.302812
[07/15 18:24:59     33s] 
[07/15 18:24:59     33s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:24:59     33s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.011, MEM:1922.2M, EPOCH TIME: 1721082299.302946
[07/15 18:24:59     33s] Begin checking placement ... (start mem=1922.2M, init mem=1922.2M)
[07/15 18:24:59     33s] Begin checking exclusive groups violation ...
[07/15 18:24:59     33s] There are 0 groups to check, max #box is 0, total #box is 0
[07/15 18:24:59     33s] Finished checking exclusive groups violations. Found 0 Vio.
[07/15 18:24:59     33s] 
[07/15 18:24:59     33s] Running CheckPlace using 1 thread in normal mode...
[07/15 18:24:59     33s] 
[07/15 18:24:59     33s] ...checkPlace normal is done!
[07/15 18:24:59     33s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1922.2M, EPOCH TIME: 1721082299.313272
[07/15 18:24:59     33s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1922.2M, EPOCH TIME: 1721082299.313713
[07/15 18:24:59     33s] *info: Placed = 1167          
[07/15 18:24:59     33s] *info: Unplaced = 0           
[07/15 18:24:59     33s] Placement Density:59.26%(48367/81624)
[07/15 18:24:59     33s] Placement Density (including fixed std cells):59.26%(48367/81624)
[07/15 18:24:59     33s] All LLGs are deleted
[07/15 18:24:59     33s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1167).
[07/15 18:24:59     33s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:24:59     33s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1922.2M, EPOCH TIME: 1721082299.314190
[07/15 18:24:59     33s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1922.2M, EPOCH TIME: 1721082299.314254
[07/15 18:24:59     33s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:24:59     33s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:24:59     33s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1922.2M)
[07/15 18:24:59     33s] OPERPROF: Finished checkPlace at level 1, CPU:0.030, REAL:0.025, MEM:1922.2M, EPOCH TIME: 1721082299.314630
[07/15 18:24:59     33s] <CMD> setDrawView place
[07/15 18:24:59     33s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[07/15 18:24:59     33s] <CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix TM_select_3_preCTS -outDir timingReports
[07/15 18:24:59     33s] #optDebug: fT-S <1 1 0 0 0>
[07/15 18:24:59     33s] *** timeDesign #2 [begin] : totSession cpu/real = 0:00:33.7/0:07:25.8 (0.1), mem = 1922.2M
[07/15 18:24:59     33s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1922.2M, EPOCH TIME: 1721082299.321526
[07/15 18:24:59     33s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:24:59     33s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:24:59     33s] All LLGs are deleted
[07/15 18:24:59     33s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:24:59     33s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:24:59     33s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1922.2M, EPOCH TIME: 1721082299.321599
[07/15 18:24:59     33s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1922.2M, EPOCH TIME: 1721082299.321642
[07/15 18:24:59     33s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1922.2M, EPOCH TIME: 1721082299.321695
[07/15 18:24:59     33s] Start to check current routing status for nets...
[07/15 18:24:59     33s] All nets are already routed correctly.
[07/15 18:24:59     33s] End to check current routing status for nets (mem=1922.2M)
[07/15 18:24:59     33s] Extraction called for design 'aska_dig' of instances=1167 and nets=1228 using extraction engine 'preRoute' .
[07/15 18:24:59     33s] PreRoute RC Extraction called for design aska_dig.
[07/15 18:24:59     33s] RC Extraction called in multi-corner(2) mode.
[07/15 18:24:59     33s] RCMode: PreRoute
[07/15 18:24:59     33s]       RC Corner Indexes            0       1   
[07/15 18:24:59     33s] Capacitance Scaling Factor   : 1.00000 1.00000 
[07/15 18:24:59     33s] Resistance Scaling Factor    : 1.00000 1.00000 
[07/15 18:24:59     33s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[07/15 18:24:59     33s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[07/15 18:24:59     33s] Shrink Factor                : 1.00000
[07/15 18:24:59     33s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/15 18:24:59     33s] Using capacitance table file ...
[07/15 18:24:59     33s] 
[07/15 18:24:59     33s] Trim Metal Layers:
[07/15 18:24:59     33s] LayerId::1 widthSet size::4
[07/15 18:24:59     33s] LayerId::2 widthSet size::4
[07/15 18:24:59     33s] LayerId::3 widthSet size::4
[07/15 18:24:59     33s] LayerId::4 widthSet size::4
[07/15 18:24:59     33s] LayerId::5 widthSet size::4
[07/15 18:24:59     33s] LayerId::6 widthSet size::2
[07/15 18:24:59     33s] Updating RC grid for preRoute extraction ...
[07/15 18:24:59     33s] eee: pegSigSF::1.070000
[07/15 18:24:59     33s] Initializing multi-corner capacitance tables ... 
[07/15 18:24:59     33s] Initializing multi-corner resistance tables ...
[07/15 18:24:59     33s] eee: l::1 avDens::0.108776 usedTrk::522.126518 availTrk::4800.000000 sigTrk::522.126518
[07/15 18:24:59     33s] eee: l::2 avDens::0.130238 usedTrk::583.467454 availTrk::4480.000000 sigTrk::583.467454
[07/15 18:24:59     33s] eee: l::3 avDens::0.161990 usedTrk::609.081250 availTrk::3760.000000 sigTrk::609.081250
[07/15 18:24:59     33s] eee: l::4 avDens::0.013954 usedTrk::43.535714 availTrk::3120.000000 sigTrk::43.535714
[07/15 18:24:59     33s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:24:59     33s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:24:59     33s] {RT max_rc 0 4 4 0}
[07/15 18:24:59     33s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.034528 aWlH=0.000000 lMod=0 pMax=0.823200 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/15 18:24:59     33s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1922.199M)
[07/15 18:24:59     33s] Effort level <high> specified for reg2reg path_group
[07/15 18:24:59     33s] All LLGs are deleted
[07/15 18:24:59     33s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:24:59     33s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:24:59     33s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1932.0M, EPOCH TIME: 1721082299.390969
[07/15 18:24:59     33s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1932.0M, EPOCH TIME: 1721082299.391056
[07/15 18:24:59     33s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1932.0M, EPOCH TIME: 1721082299.391270
[07/15 18:24:59     33s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:24:59     33s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:24:59     33s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1932.0M, EPOCH TIME: 1721082299.391444
[07/15 18:24:59     33s] Max number of tech site patterns supported in site array is 256.
[07/15 18:24:59     33s] Core basic site is core_ji3v
[07/15 18:24:59     33s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1932.0M, EPOCH TIME: 1721082299.400205
[07/15 18:24:59     33s] After signature check, allow fast init is false, keep pre-filter is true.
[07/15 18:24:59     33s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[07/15 18:24:59     33s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1932.0M, EPOCH TIME: 1721082299.400387
[07/15 18:24:59     33s] SiteArray: non-trimmed site array dimensions = 45 x 723
[07/15 18:24:59     33s] SiteArray: use 176,128 bytes
[07/15 18:24:59     33s] SiteArray: current memory after site array memory allocation 1932.0M
[07/15 18:24:59     33s] SiteArray: FP blocked sites are writable
[07/15 18:24:59     33s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1932.0M, EPOCH TIME: 1721082299.400805
[07/15 18:24:59     33s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.002, MEM:1932.0M, EPOCH TIME: 1721082299.402453
[07/15 18:24:59     33s] SiteArray: number of non floorplan blocked sites for llg default is 32535
[07/15 18:24:59     33s] Atter site array init, number of instance map data is 0.
[07/15 18:24:59     33s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:1932.0M, EPOCH TIME: 1721082299.402697
[07/15 18:24:59     33s] 
[07/15 18:24:59     33s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:24:59     33s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.012, MEM:1932.0M, EPOCH TIME: 1721082299.402931
[07/15 18:24:59     33s] All LLGs are deleted
[07/15 18:24:59     33s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:24:59     33s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:24:59     33s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1932.0M, EPOCH TIME: 1721082299.403283
[07/15 18:24:59     33s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1932.0M, EPOCH TIME: 1721082299.403340
[07/15 18:24:59     33s] Starting delay calculation for Setup views
[07/15 18:24:59     33s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/15 18:24:59     33s] #################################################################################
[07/15 18:24:59     33s] # Design Stage: PreRoute
[07/15 18:24:59     33s] # Design Name: aska_dig
[07/15 18:24:59     33s] # Design Mode: 180nm
[07/15 18:24:59     33s] # Analysis Mode: MMMC Non-OCV 
[07/15 18:24:59     33s] # Parasitics Mode: No SPEF/RCDB 
[07/15 18:24:59     33s] # Signoff Settings: SI Off 
[07/15 18:24:59     33s] #################################################################################
[07/15 18:24:59     33s] Calculate delays in BcWc mode...
[07/15 18:24:59     33s] Topological Sorting (REAL = 0:00:00.0, MEM = 1930.0M, InitMEM = 1930.0M)
[07/15 18:24:59     33s] Start delay calculation (fullDC) (1 T). (MEM=1929.98)
[07/15 18:24:59     33s] End AAE Lib Interpolated Model. (MEM=1941.5 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:24:59     34s] Total number of fetched objects 1201
[07/15 18:24:59     34s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:24:59     34s] End delay calculation. (MEM=1984.27 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 18:24:59     34s] End delay calculation (fullDC). (MEM=1984.27 CPU=0:00:00.2 REAL=0:00:00.0)
[07/15 18:24:59     34s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1984.3M) ***
[07/15 18:24:59     34s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:34.1 mem=1984.3M)
[07/15 18:25:00     34s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -75.455 |  4.120  | -75.455 |
|           TNS (ns):|-26677.0 |  0.000  |-26677.0 |
|    Violating Paths:|   431   |    0    |   431   |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     32 (32)      |   -5.469   |     32 (32)      |
|   max_tran     |     32 (549)     |  -72.191   |     32 (549)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/15 18:25:00     34s] All LLGs are deleted
[07/15 18:25:00     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:25:00     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:25:00     34s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1935.4M, EPOCH TIME: 1721082300.375118
[07/15 18:25:00     34s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1935.4M, EPOCH TIME: 1721082300.375206
[07/15 18:25:00     34s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1935.4M, EPOCH TIME: 1721082300.375441
[07/15 18:25:00     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:25:00     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:25:00     34s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1935.4M, EPOCH TIME: 1721082300.375623
[07/15 18:25:00     34s] Max number of tech site patterns supported in site array is 256.
[07/15 18:25:00     34s] Core basic site is core_ji3v
[07/15 18:25:00     34s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1935.4M, EPOCH TIME: 1721082300.384624
[07/15 18:25:00     34s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 18:25:00     34s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 18:25:00     34s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1935.4M, EPOCH TIME: 1721082300.384795
[07/15 18:25:00     34s] Fast DP-INIT is on for default
[07/15 18:25:00     34s] Atter site array init, number of instance map data is 0.
[07/15 18:25:00     34s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:1935.4M, EPOCH TIME: 1721082300.385176
[07/15 18:25:00     34s] 
[07/15 18:25:00     34s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:25:00     34s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:1935.4M, EPOCH TIME: 1721082300.385433
[07/15 18:25:00     34s] All LLGs are deleted
[07/15 18:25:00     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:25:00     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:25:00     34s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1935.4M, EPOCH TIME: 1721082300.385791
[07/15 18:25:00     34s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1935.4M, EPOCH TIME: 1721082300.385849
[07/15 18:25:00     34s] Density: 59.256%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[07/15 18:25:00     34s] All LLGs are deleted
[07/15 18:25:00     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:25:00     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:25:00     34s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1935.4M, EPOCH TIME: 1721082300.387090
[07/15 18:25:00     34s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1935.4M, EPOCH TIME: 1721082300.387152
[07/15 18:25:00     34s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1935.4M, EPOCH TIME: 1721082300.387329
[07/15 18:25:00     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:25:00     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:25:00     34s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1935.4M, EPOCH TIME: 1721082300.387467
[07/15 18:25:00     34s] Max number of tech site patterns supported in site array is 256.
[07/15 18:25:00     34s] Core basic site is core_ji3v
[07/15 18:25:00     34s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1935.4M, EPOCH TIME: 1721082300.395962
[07/15 18:25:00     34s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 18:25:00     34s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 18:25:00     34s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1935.4M, EPOCH TIME: 1721082300.396110
[07/15 18:25:00     34s] Fast DP-INIT is on for default
[07/15 18:25:00     34s] Atter site array init, number of instance map data is 0.
[07/15 18:25:00     34s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:1935.4M, EPOCH TIME: 1721082300.396501
[07/15 18:25:00     34s] 
[07/15 18:25:00     34s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:25:00     34s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:1935.4M, EPOCH TIME: 1721082300.396739
[07/15 18:25:00     34s] All LLGs are deleted
[07/15 18:25:00     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:25:00     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:25:00     34s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1935.4M, EPOCH TIME: 1721082300.397078
[07/15 18:25:00     34s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1935.4M, EPOCH TIME: 1721082300.397135
[07/15 18:25:00     34s] Reported timing to dir timingReports
[07/15 18:25:00     34s] Total CPU time: 0.45 sec
[07/15 18:25:00     34s] Total Real time: 1.0 sec
[07/15 18:25:00     34s] Total Memory Usage: 1935.445312 Mbytes
[07/15 18:25:00     34s] Info: pop threads available for lower-level modules during optimization.
[07/15 18:25:00     34s] *** timeDesign #2 [finish] : cpu/real = 0:00:00.5/0:00:01.1 (0.4), totSession cpu/real = 0:00:34.2/0:07:26.9 (0.1), mem = 1935.4M
[07/15 18:25:00     34s] 
[07/15 18:25:00     34s] =============================================================================================
[07/15 18:25:00     34s]  Final TAT Report : timeDesign #2                                               21.18-s099_1
[07/15 18:25:00     34s] =============================================================================================
[07/15 18:25:00     34s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:25:00     34s] ---------------------------------------------------------------------------------------------
[07/15 18:25:00     34s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:25:00     34s] [ OptSummaryReport       ]      1   0:00:00.0  (   3.7 % )     0:00:01.0 /  0:00:00.4    0.4
[07/15 18:25:00     34s] [ DrvReport              ]      1   0:00:00.7  (  61.2 % )     0:00:00.7 /  0:00:00.0    0.0
[07/15 18:25:00     34s] [ ExtractRC              ]      1   0:00:00.0  (   2.6 % )     0:00:00.0 /  0:00:00.0    1.0
[07/15 18:25:00     34s] [ TimingUpdate           ]      1   0:00:00.1  (   8.2 % )     0:00:00.3 /  0:00:00.3    1.0
[07/15 18:25:00     34s] [ FullDelayCalc          ]      1   0:00:00.2  (  15.4 % )     0:00:00.2 /  0:00:00.2    1.0
[07/15 18:25:00     34s] [ TimingReport           ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.8
[07/15 18:25:00     34s] [ GenerateReports        ]      1   0:00:00.0  (   2.9 % )     0:00:00.0 /  0:00:00.0    0.9
[07/15 18:25:00     34s] [ MISC                   ]          0:00:00.1  (   4.9 % )     0:00:00.1 /  0:00:00.1    1.1
[07/15 18:25:00     34s] ---------------------------------------------------------------------------------------------
[07/15 18:25:00     34s]  timeDesign #2 TOTAL                0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:00.5    0.4
[07/15 18:25:00     34s] ---------------------------------------------------------------------------------------------
[07/15 18:25:00     34s] 
[07/15 18:26:10     36s] <CMD> setRouteMode -earlyGlobalMinRouteLayer 2 -earlyGlobalMaxRouteLayer 4 -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[07/15 18:26:10     36s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[07/15 18:26:10     36s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[07/15 18:26:10     36s] <CMD> earlyGlobalRoute
[07/15 18:26:10     36s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1943.05 MB )
[07/15 18:26:10     36s] (I)      ============================ Layers =============================
[07/15 18:26:10     36s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:26:10     36s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[07/15 18:26:10     36s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:26:10     36s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[07/15 18:26:10     36s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[07/15 18:26:10     36s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[07/15 18:26:10     36s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[07/15 18:26:10     36s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[07/15 18:26:10     36s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[07/15 18:26:10     36s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[07/15 18:26:10     36s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[07/15 18:26:10     36s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[07/15 18:26:10     36s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[07/15 18:26:10     36s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[07/15 18:26:10     36s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[07/15 18:26:10     36s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:26:10     36s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[07/15 18:26:10     36s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[07/15 18:26:10     36s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[07/15 18:26:10     36s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[07/15 18:26:10     36s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[07/15 18:26:10     36s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[07/15 18:26:10     36s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[07/15 18:26:10     36s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[07/15 18:26:10     36s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[07/15 18:26:10     36s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[07/15 18:26:10     36s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[07/15 18:26:10     36s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[07/15 18:26:10     36s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[07/15 18:26:10     36s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[07/15 18:26:10     36s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[07/15 18:26:10     36s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[07/15 18:26:10     36s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[07/15 18:26:10     36s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[07/15 18:26:10     36s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[07/15 18:26:10     36s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[07/15 18:26:10     36s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[07/15 18:26:10     36s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[07/15 18:26:10     36s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[07/15 18:26:10     36s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[07/15 18:26:10     36s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[07/15 18:26:10     36s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[07/15 18:26:10     36s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[07/15 18:26:10     36s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[07/15 18:26:10     36s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[07/15 18:26:10     36s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[07/15 18:26:10     36s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[07/15 18:26:10     36s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[07/15 18:26:10     36s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[07/15 18:26:10     36s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[07/15 18:26:10     36s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[07/15 18:26:10     36s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[07/15 18:26:10     36s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[07/15 18:26:10     36s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[07/15 18:26:10     36s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[07/15 18:26:10     36s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[07/15 18:26:10     36s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[07/15 18:26:10     36s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[07/15 18:26:10     36s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[07/15 18:26:10     36s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[07/15 18:26:10     36s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[07/15 18:26:10     36s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[07/15 18:26:10     36s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[07/15 18:26:10     36s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[07/15 18:26:10     36s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[07/15 18:26:10     36s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[07/15 18:26:10     36s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[07/15 18:26:10     36s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[07/15 18:26:10     36s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[07/15 18:26:10     36s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[07/15 18:26:10     36s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[07/15 18:26:10     36s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[07/15 18:26:10     36s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[07/15 18:26:10     36s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[07/15 18:26:10     36s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[07/15 18:26:10     36s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[07/15 18:26:10     36s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[07/15 18:26:10     36s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[07/15 18:26:10     36s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[07/15 18:26:10     36s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[07/15 18:26:10     36s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[07/15 18:26:10     36s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[07/15 18:26:10     36s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[07/15 18:26:10     36s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[07/15 18:26:10     36s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[07/15 18:26:10     36s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[07/15 18:26:10     36s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[07/15 18:26:10     36s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[07/15 18:26:10     36s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[07/15 18:26:10     36s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[07/15 18:26:10     36s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[07/15 18:26:10     36s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[07/15 18:26:10     36s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[07/15 18:26:10     36s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[07/15 18:26:10     36s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[07/15 18:26:10     36s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[07/15 18:26:10     36s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[07/15 18:26:10     36s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[07/15 18:26:10     36s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[07/15 18:26:10     36s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[07/15 18:26:10     36s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[07/15 18:26:10     36s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[07/15 18:26:10     36s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[07/15 18:26:10     36s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[07/15 18:26:10     36s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[07/15 18:26:10     36s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[07/15 18:26:10     36s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[07/15 18:26:10     36s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[07/15 18:26:10     36s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[07/15 18:26:10     36s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[07/15 18:26:10     36s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[07/15 18:26:10     36s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[07/15 18:26:10     36s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[07/15 18:26:10     36s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[07/15 18:26:10     36s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[07/15 18:26:10     36s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[07/15 18:26:10     36s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[07/15 18:26:10     36s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[07/15 18:26:10     36s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[07/15 18:26:10     36s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[07/15 18:26:10     36s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[07/15 18:26:10     36s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[07/15 18:26:10     36s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[07/15 18:26:10     36s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[07/15 18:26:10     36s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[07/15 18:26:10     36s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[07/15 18:26:10     36s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[07/15 18:26:10     36s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[07/15 18:26:10     36s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[07/15 18:26:10     36s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[07/15 18:26:10     36s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[07/15 18:26:10     36s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[07/15 18:26:10     36s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[07/15 18:26:10     36s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[07/15 18:26:10     36s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[07/15 18:26:10     36s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[07/15 18:26:10     36s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[07/15 18:26:10     36s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[07/15 18:26:10     36s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[07/15 18:26:10     36s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[07/15 18:26:10     36s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[07/15 18:26:10     36s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[07/15 18:26:10     36s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[07/15 18:26:10     36s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[07/15 18:26:10     36s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[07/15 18:26:10     36s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[07/15 18:26:10     36s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[07/15 18:26:10     36s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[07/15 18:26:10     36s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[07/15 18:26:10     36s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[07/15 18:26:10     36s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[07/15 18:26:10     36s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[07/15 18:26:10     36s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[07/15 18:26:10     36s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[07/15 18:26:10     36s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[07/15 18:26:10     36s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[07/15 18:26:10     36s] (I)      | 203 | 203 |                Group |     other |        |       |
[07/15 18:26:10     36s] (I)      | 204 | 204 |                  Row |     other |        |       |
[07/15 18:26:10     36s] (I)      | 205 | 205 |               marker |     other |        |       |
[07/15 18:26:10     36s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[07/15 18:26:10     36s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[07/15 18:26:10     36s] (I)      | 208 | 208 |                unset |     other |        |       |
[07/15 18:26:10     36s] (I)      | 209 | 209 |              unknown |     other |        |       |
[07/15 18:26:10     36s] (I)      | 210 | 210 |               supply |     other |        |       |
[07/15 18:26:10     36s] (I)      | 211 | 211 |                spike |     other |        |       |
[07/15 18:26:10     36s] (I)      | 212 | 212 |               resist |     other |        |       |
[07/15 18:26:10     36s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[07/15 18:26:10     36s] (I)      | 214 | 214 |                drive |     other |        |       |
[07/15 18:26:10     36s] (I)      | 215 | 215 |               select |     other |        |       |
[07/15 18:26:10     36s] (I)      | 216 | 216 |               hilite |     other |        |       |
[07/15 18:26:10     36s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[07/15 18:26:10     36s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[07/15 18:26:10     36s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[07/15 18:26:10     36s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[07/15 18:26:10     36s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[07/15 18:26:10     36s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[07/15 18:26:10     36s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[07/15 18:26:10     36s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[07/15 18:26:10     36s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[07/15 18:26:10     36s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[07/15 18:26:10     36s] (I)      | 227 | 227 |              stretch |     other |        |       |
[07/15 18:26:10     36s] (I)      | 228 | 228 |                 snap |     other |        |       |
[07/15 18:26:10     36s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[07/15 18:26:10     36s] (I)      | 230 | 230 |                 axis |     other |        |       |
[07/15 18:26:10     36s] (I)      | 231 | 231 |                  pin |     other |        |       |
[07/15 18:26:10     36s] (I)      | 232 | 232 |                 wire |     other |        |       |
[07/15 18:26:10     36s] (I)      | 233 | 233 |               device |     other |        |       |
[07/15 18:26:10     36s] (I)      | 234 | 234 |               border |     other |        |       |
[07/15 18:26:10     36s] (I)      | 235 | 235 |                 text |     other |        |       |
[07/15 18:26:10     36s] (I)      | 236 | 236 |            softFence |     other |        |       |
[07/15 18:26:10     36s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[07/15 18:26:10     36s] (I)      | 238 | 238 |                align |     other |        |       |
[07/15 18:26:10     36s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[07/15 18:26:10     36s] (I)      | 240 | 240 |             instance |     other |        |       |
[07/15 18:26:10     36s] (I)      | 241 | 241 |             annotate |     other |        |       |
[07/15 18:26:10     36s] (I)      | 242 | 242 |                 grid |     other |        |       |
[07/15 18:26:10     36s] (I)      | 243 | 243 |           background |     other |        |       |
[07/15 18:26:10     36s] (I)      | 244 | 244 |            substrate |     other |        |       |
[07/15 18:26:10     36s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[07/15 18:26:10     36s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[07/15 18:26:10     36s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[07/15 18:26:10     36s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[07/15 18:26:10     36s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[07/15 18:26:10     36s] (I)      | 250 | 250 |                drill |     other |        |       |
[07/15 18:26:10     36s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[07/15 18:26:10     36s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[07/15 18:26:10     36s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[07/15 18:26:10     36s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:26:10     36s] (I)      Started Import and model ( Curr Mem: 1943.05 MB )
[07/15 18:26:10     36s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:26:10     36s] (I)      == Non-default Options ==
[07/15 18:26:10     36s] (I)      Maximum routing layer                              : 4
[07/15 18:26:10     36s] (I)      Number of threads                                  : 1
[07/15 18:26:10     36s] (I)      Method to set GCell size                           : row
[07/15 18:26:10     36s] (I)      Counted 402 PG shapes. We will not process PG shapes layer by layer.
[07/15 18:26:10     36s] (I)      Use row-based GCell size
[07/15 18:26:10     36s] (I)      Use row-based GCell align
[07/15 18:26:10     36s] (I)      layer 0 area = 202000
[07/15 18:26:10     36s] (I)      layer 1 area = 202000
[07/15 18:26:10     36s] (I)      layer 2 area = 202000
[07/15 18:26:10     36s] (I)      layer 3 area = 202000
[07/15 18:26:10     36s] (I)      GCell unit size   : 4480
[07/15 18:26:10     36s] (I)      GCell multiplier  : 1
[07/15 18:26:10     36s] (I)      GCell row height  : 4480
[07/15 18:26:10     36s] (I)      Actual row height : 4480
[07/15 18:26:10     36s] (I)      GCell align ref   : 20160 20160
[07/15 18:26:10     36s] [NR-eGR] Track table information for default rule: 
[07/15 18:26:10     36s] [NR-eGR] MET1 has single uniform track structure
[07/15 18:26:10     36s] [NR-eGR] MET2 has single uniform track structure
[07/15 18:26:10     36s] [NR-eGR] MET3 has single uniform track structure
[07/15 18:26:10     36s] [NR-eGR] MET4 has single uniform track structure
[07/15 18:26:10     36s] [NR-eGR] METTP has single uniform track structure
[07/15 18:26:10     36s] [NR-eGR] METTPL has single uniform track structure
[07/15 18:26:10     36s] (I)      ================= Default via ==================
[07/15 18:26:10     36s] (I)      +---+--------------------+---------------------+
[07/15 18:26:10     36s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut     |
[07/15 18:26:10     36s] (I)      +---+--------------------+---------------------+
[07/15 18:26:10     36s] (I)      | 1 |    2  VIA1_Y_so    |   32  VIA1_CV1_hd   |
[07/15 18:26:10     36s] (I)      | 2 |   38  VIA2_so      |   61  VIA2_CV1_so   |
[07/15 18:26:10     36s] (I)      | 3 |   74  VIA3_so      |   93  VIA3_CH2_so   |
[07/15 18:26:10     36s] (I)      | 4 |  117  VIATPne_Y_so |  132  VIATP_CH2s_so |
[07/15 18:26:10     36s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so  |
[07/15 18:26:10     36s] (I)      +---+--------------------+---------------------+
[07/15 18:26:10     36s] [NR-eGR] Read 260 PG shapes
[07/15 18:26:10     36s] [NR-eGR] Read 0 clock shapes
[07/15 18:26:10     36s] [NR-eGR] Read 0 other shapes
[07/15 18:26:10     36s] [NR-eGR] #Routing Blockages  : 0
[07/15 18:26:10     36s] [NR-eGR] #Instance Blockages : 0
[07/15 18:26:10     36s] [NR-eGR] #PG Blockages       : 260
[07/15 18:26:10     36s] [NR-eGR] #Halo Blockages     : 0
[07/15 18:26:10     36s] [NR-eGR] #Boundary Blockages : 0
[07/15 18:26:10     36s] [NR-eGR] #Clock Blockages    : 0
[07/15 18:26:10     36s] [NR-eGR] #Other Blockages    : 0
[07/15 18:26:10     36s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/15 18:26:10     36s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[07/15 18:26:10     36s] [NR-eGR] Read 1201 nets ( ignored 0 )
[07/15 18:26:10     36s] (I)      early_global_route_priority property id does not exist.
[07/15 18:26:10     36s] (I)      Read Num Blocks=260  Num Prerouted Wires=0  Num CS=0
[07/15 18:26:10     36s] (I)      Layer 1 (V) : #blockages 260 : #preroutes 0
[07/15 18:26:10     36s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[07/15 18:26:10     36s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[07/15 18:26:10     36s] (I)      Number of ignored nets                =      0
[07/15 18:26:10     36s] (I)      Number of connected nets              =      0
[07/15 18:26:10     36s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[07/15 18:26:10     36s] (I)      Number of clock nets                  =      2.  Ignored: No
[07/15 18:26:10     36s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/15 18:26:10     36s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/15 18:26:10     36s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/15 18:26:10     36s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/15 18:26:10     36s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/15 18:26:10     36s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/15 18:26:10     36s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/15 18:26:10     36s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[07/15 18:26:10     36s] (I)      Ndr track 0 does not exist
[07/15 18:26:10     36s] (I)      ---------------------Grid Graph Info--------------------
[07/15 18:26:10     36s] (I)      Routing area        : (0, 0) - (445200, 241920)
[07/15 18:26:10     36s] (I)      Core area           : (20160, 20160) - (425040, 221760)
[07/15 18:26:10     36s] (I)      Site width          :   560  (dbu)
[07/15 18:26:10     36s] (I)      Row height          :  4480  (dbu)
[07/15 18:26:10     36s] (I)      GCell row height    :  4480  (dbu)
[07/15 18:26:10     36s] (I)      GCell width         :  4480  (dbu)
[07/15 18:26:10     36s] (I)      GCell height        :  4480  (dbu)
[07/15 18:26:10     36s] (I)      Grid                :    99    54     4
[07/15 18:26:10     36s] (I)      Layer numbers       :     1     2     3     4
[07/15 18:26:10     36s] (I)      Vertical capacity   :     0  4480     0  4480
[07/15 18:26:10     36s] (I)      Horizontal capacity :     0     0  4480     0
[07/15 18:26:10     36s] (I)      Default wire width  :   230   280   280   280
[07/15 18:26:10     36s] (I)      Default wire space  :   230   280   280   280
[07/15 18:26:10     36s] (I)      Default wire pitch  :   460   560   560   560
[07/15 18:26:10     36s] (I)      Default pitch size  :   460   560   560   560
[07/15 18:26:10     36s] (I)      First track coord   :   280   280   280   280
[07/15 18:26:10     36s] (I)      Num tracks per GCell:  9.74  8.00  8.00  8.00
[07/15 18:26:10     36s] (I)      Total num of tracks :   432   795   432   795
[07/15 18:26:10     36s] (I)      Num of masks        :     1     1     1     1
[07/15 18:26:10     36s] (I)      Num of trim masks   :     0     0     0     0
[07/15 18:26:10     36s] (I)      --------------------------------------------------------
[07/15 18:26:10     36s] 
[07/15 18:26:10     36s] [NR-eGR] ============ Routing rule table ============
[07/15 18:26:10     36s] [NR-eGR] Rule id: 0  Nets: 1201
[07/15 18:26:10     36s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[07/15 18:26:10     36s] (I)                    Layer    2    3    4 
[07/15 18:26:10     36s] (I)                    Pitch  560  560  560 
[07/15 18:26:10     36s] (I)             #Used tracks    1    1    1 
[07/15 18:26:10     36s] (I)       #Fully used tracks    1    1    1 
[07/15 18:26:10     36s] [NR-eGR] ========================================
[07/15 18:26:10     36s] [NR-eGR] 
[07/15 18:26:10     36s] (I)      =============== Blocked Tracks ===============
[07/15 18:26:10     36s] (I)      +-------+---------+----------+---------------+
[07/15 18:26:10     36s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/15 18:26:10     36s] (I)      +-------+---------+----------+---------------+
[07/15 18:26:10     36s] (I)      |     1 |       0 |        0 |         0.00% |
[07/15 18:26:10     36s] (I)      |     2 |   42930 |     6090 |        14.19% |
[07/15 18:26:10     36s] (I)      |     3 |   42768 |        0 |         0.00% |
[07/15 18:26:10     36s] (I)      |     4 |   42930 |        0 |         0.00% |
[07/15 18:26:10     36s] (I)      +-------+---------+----------+---------------+
[07/15 18:26:10     36s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1943.05 MB )
[07/15 18:26:10     36s] (I)      Reset routing kernel
[07/15 18:26:10     36s] (I)      Started Global Routing ( Curr Mem: 1943.05 MB )
[07/15 18:26:10     36s] (I)      totalPins=4760  totalGlobalPin=4689 (98.51%)
[07/15 18:26:10     36s] (I)      total 2D Cap : 122538 = (42768 H, 79770 V)
[07/15 18:26:10     36s] [NR-eGR] Layer group 1: route 1201 net(s) in layer range [2, 4]
[07/15 18:26:10     36s] (I)      
[07/15 18:26:10     36s] (I)      ============  Phase 1a Route ============
[07/15 18:26:10     36s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[07/15 18:26:10     36s] (I)      Usage: 11179 = (5941 H, 5238 V) = (13.89% H, 6.57% V) = (2.662e+04um H, 2.347e+04um V)
[07/15 18:26:10     36s] (I)      
[07/15 18:26:10     36s] (I)      ============  Phase 1b Route ============
[07/15 18:26:10     36s] (I)      Usage: 11179 = (5941 H, 5238 V) = (13.89% H, 6.57% V) = (2.662e+04um H, 2.347e+04um V)
[07/15 18:26:10     36s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.008192e+04um
[07/15 18:26:10     36s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[07/15 18:26:10     36s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/15 18:26:10     36s] (I)      
[07/15 18:26:10     36s] (I)      ============  Phase 1c Route ============
[07/15 18:26:10     36s] (I)      Usage: 11179 = (5941 H, 5238 V) = (13.89% H, 6.57% V) = (2.662e+04um H, 2.347e+04um V)
[07/15 18:26:10     36s] (I)      
[07/15 18:26:10     36s] (I)      ============  Phase 1d Route ============
[07/15 18:26:10     36s] (I)      Usage: 11179 = (5941 H, 5238 V) = (13.89% H, 6.57% V) = (2.662e+04um H, 2.347e+04um V)
[07/15 18:26:10     36s] (I)      
[07/15 18:26:10     36s] (I)      ============  Phase 1e Route ============
[07/15 18:26:10     36s] (I)      Usage: 11179 = (5941 H, 5238 V) = (13.89% H, 6.57% V) = (2.662e+04um H, 2.347e+04um V)
[07/15 18:26:10     36s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.008192e+04um
[07/15 18:26:10     36s] (I)      
[07/15 18:26:10     36s] (I)      ============  Phase 1l Route ============
[07/15 18:26:10     36s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[07/15 18:26:10     36s] (I)      Layer  2:      36109      6772         6        4016       37960    ( 9.57%) 
[07/15 18:26:10     36s] (I)      Layer  3:      42336      5978         0           0       42336    ( 0.00%) 
[07/15 18:26:10     36s] (I)      Layer  4:      42135       348         0           0       41976    ( 0.00%) 
[07/15 18:26:10     36s] (I)      Total:        120580     13098         6        4016      122272    ( 3.18%) 
[07/15 18:26:10     36s] (I)      
[07/15 18:26:10     36s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/15 18:26:10     36s] [NR-eGR]                        OverCon            
[07/15 18:26:10     36s] [NR-eGR]                         #Gcell     %Gcell
[07/15 18:26:10     36s] [NR-eGR]        Layer               (1)    OverCon
[07/15 18:26:10     36s] [NR-eGR] ----------------------------------------------
[07/15 18:26:10     36s] [NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[07/15 18:26:10     36s] [NR-eGR]    MET2 ( 2)         6( 0.13%)   ( 0.13%) 
[07/15 18:26:10     36s] [NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[07/15 18:26:10     36s] [NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[07/15 18:26:10     36s] [NR-eGR] ----------------------------------------------
[07/15 18:26:10     36s] [NR-eGR]        Total         6( 0.04%)   ( 0.04%) 
[07/15 18:26:10     36s] [NR-eGR] 
[07/15 18:26:10     36s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1943.05 MB )
[07/15 18:26:10     36s] (I)      total 2D Cap : 122538 = (42768 H, 79770 V)
[07/15 18:26:10     36s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/15 18:26:10     36s] (I)      ============= Track Assignment ============
[07/15 18:26:10     36s] (I)      Started Track Assignment (1T) ( Curr Mem: 1943.05 MB )
[07/15 18:26:10     36s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[07/15 18:26:10     36s] (I)      Run Multi-thread track assignment
[07/15 18:26:10     36s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1943.05 MB )
[07/15 18:26:10     36s] (I)      Started Export ( Curr Mem: 1943.05 MB )
[07/15 18:26:10     36s] [NR-eGR]                 Length (um)   Vias 
[07/15 18:26:10     36s] [NR-eGR] -----------------------------------
[07/15 18:26:10     36s] [NR-eGR]  MET1    (1H)             0   4680 
[07/15 18:26:10     36s] [NR-eGR]  MET2    (2V)         23593   6799 
[07/15 18:26:10     36s] [NR-eGR]  MET3    (3H)         27244    306 
[07/15 18:26:10     36s] [NR-eGR]  MET4    (4V)          1818      0 
[07/15 18:26:10     36s] [NR-eGR]  METTP   (5H)             0      0 
[07/15 18:26:10     36s] [NR-eGR]  METTPL  (6V)             0      0 
[07/15 18:26:10     36s] [NR-eGR] -----------------------------------
[07/15 18:26:10     36s] [NR-eGR]          Total        52655  11785 
[07/15 18:26:10     36s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:26:10     36s] [NR-eGR] Total half perimeter of net bounding box: 40957um
[07/15 18:26:10     36s] [NR-eGR] Total length: 52655um, number of vias: 11785
[07/15 18:26:10     36s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:26:10     36s] [NR-eGR] Total eGR-routed clock nets wire length: 3857um, number of vias: 1002
[07/15 18:26:10     36s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:26:10     36s] (I)      Finished Export ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1933.53 MB )
[07/15 18:26:10     36s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1922.53 MB )
[07/15 18:26:10     36s] (I)      ======================================= Runtime Summary =======================================
[07/15 18:26:10     36s] (I)       Step                                              %      Start     Finish      Real       CPU 
[07/15 18:26:10     36s] (I)      -----------------------------------------------------------------------------------------------
[07/15 18:26:10     36s] (I)       Early Global Route kernel                   100.00%  73.42 sec  73.49 sec  0.07 sec  0.07 sec 
[07/15 18:26:10     36s] (I)       +-Import and model                           12.35%  73.43 sec  73.44 sec  0.01 sec  0.02 sec 
[07/15 18:26:10     36s] (I)       | +-Create place DB                           3.15%  73.43 sec  73.44 sec  0.00 sec  0.00 sec 
[07/15 18:26:10     36s] (I)       | | +-Import place data                       3.01%  73.43 sec  73.44 sec  0.00 sec  0.00 sec 
[07/15 18:26:10     36s] (I)       | | | +-Read instances and placement          0.85%  73.43 sec  73.44 sec  0.00 sec  0.00 sec 
[07/15 18:26:10     36s] (I)       | | | +-Read nets                             1.88%  73.44 sec  73.44 sec  0.00 sec  0.00 sec 
[07/15 18:26:10     36s] (I)       | +-Create route DB                           6.99%  73.44 sec  73.44 sec  0.00 sec  0.02 sec 
[07/15 18:26:10     36s] (I)       | | +-Import route data (1T)                  6.66%  73.44 sec  73.44 sec  0.00 sec  0.02 sec 
[07/15 18:26:10     36s] (I)       | | | +-Read blockages ( Layer 2-4 )          1.30%  73.44 sec  73.44 sec  0.00 sec  0.00 sec 
[07/15 18:26:10     36s] (I)       | | | | +-Read routing blockages              0.00%  73.44 sec  73.44 sec  0.00 sec  0.00 sec 
[07/15 18:26:10     36s] (I)       | | | | +-Read instance blockages             0.19%  73.44 sec  73.44 sec  0.00 sec  0.00 sec 
[07/15 18:26:10     36s] (I)       | | | | +-Read PG blockages                   0.05%  73.44 sec  73.44 sec  0.00 sec  0.00 sec 
[07/15 18:26:10     36s] (I)       | | | | +-Read clock blockages                0.02%  73.44 sec  73.44 sec  0.00 sec  0.00 sec 
[07/15 18:26:10     36s] (I)       | | | | +-Read other blockages                0.02%  73.44 sec  73.44 sec  0.00 sec  0.00 sec 
[07/15 18:26:10     36s] (I)       | | | | +-Read halo blockages                 0.01%  73.44 sec  73.44 sec  0.00 sec  0.00 sec 
[07/15 18:26:10     36s] (I)       | | | | +-Read boundary cut boxes             0.00%  73.44 sec  73.44 sec  0.00 sec  0.00 sec 
[07/15 18:26:10     36s] (I)       | | | +-Read blackboxes                       0.02%  73.44 sec  73.44 sec  0.00 sec  0.00 sec 
[07/15 18:26:10     36s] (I)       | | | +-Read prerouted                        0.38%  73.44 sec  73.44 sec  0.00 sec  0.01 sec 
[07/15 18:26:10     36s] (I)       | | | +-Read unlegalized nets                 0.06%  73.44 sec  73.44 sec  0.00 sec  0.00 sec 
[07/15 18:26:10     36s] (I)       | | | +-Read nets                             0.31%  73.44 sec  73.44 sec  0.00 sec  0.00 sec 
[07/15 18:26:10     36s] (I)       | | | +-Set up via pillars                    0.01%  73.44 sec  73.44 sec  0.00 sec  0.00 sec 
[07/15 18:26:10     36s] (I)       | | | +-Initialize 3D grid graph              0.05%  73.44 sec  73.44 sec  0.00 sec  0.00 sec 
[07/15 18:26:10     36s] (I)       | | | +-Model blockage capacity               1.97%  73.44 sec  73.44 sec  0.00 sec  0.01 sec 
[07/15 18:26:10     36s] (I)       | | | | +-Initialize 3D capacity              0.81%  73.44 sec  73.44 sec  0.00 sec  0.00 sec 
[07/15 18:26:10     36s] (I)       | +-Read aux data                             0.00%  73.44 sec  73.44 sec  0.00 sec  0.00 sec 
[07/15 18:26:10     36s] (I)       | +-Others data preparation                   0.09%  73.44 sec  73.44 sec  0.00 sec  0.00 sec 
[07/15 18:26:10     36s] (I)       | +-Create route kernel                       1.39%  73.44 sec  73.44 sec  0.00 sec  0.00 sec 
[07/15 18:26:10     36s] (I)       +-Global Routing                             19.32%  73.44 sec  73.46 sec  0.01 sec  0.01 sec 
[07/15 18:26:10     36s] (I)       | +-Initialization                            0.50%  73.44 sec  73.44 sec  0.00 sec  0.00 sec 
[07/15 18:26:10     36s] (I)       | +-Net group 1                              17.61%  73.44 sec  73.46 sec  0.01 sec  0.01 sec 
[07/15 18:26:10     36s] (I)       | | +-Generate topology                       1.86%  73.44 sec  73.45 sec  0.00 sec  0.00 sec 
[07/15 18:26:10     36s] (I)       | | +-Phase 1a                                3.21%  73.45 sec  73.45 sec  0.00 sec  0.00 sec 
[07/15 18:26:10     36s] (I)       | | | +-Pattern routing (1T)                  2.22%  73.45 sec  73.45 sec  0.00 sec  0.00 sec 
[07/15 18:26:10     36s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.29%  73.45 sec  73.45 sec  0.00 sec  0.00 sec 
[07/15 18:26:10     36s] (I)       | | | +-Add via demand to 2D                  0.25%  73.45 sec  73.45 sec  0.00 sec  0.00 sec 
[07/15 18:26:10     36s] (I)       | | +-Phase 1b                                1.02%  73.45 sec  73.45 sec  0.00 sec  0.00 sec 
[07/15 18:26:10     36s] (I)       | | | +-Monotonic routing (1T)                0.80%  73.45 sec  73.45 sec  0.00 sec  0.00 sec 
[07/15 18:26:10     36s] (I)       | | +-Phase 1c                                0.03%  73.45 sec  73.45 sec  0.00 sec  0.00 sec 
[07/15 18:26:10     36s] (I)       | | +-Phase 1d                                0.03%  73.45 sec  73.45 sec  0.00 sec  0.00 sec 
[07/15 18:26:10     36s] (I)       | | +-Phase 1e                                0.26%  73.45 sec  73.45 sec  0.00 sec  0.00 sec 
[07/15 18:26:10     36s] (I)       | | | +-Route legalization                    0.01%  73.45 sec  73.45 sec  0.00 sec  0.00 sec 
[07/15 18:26:10     36s] (I)       | | +-Phase 1l                                9.59%  73.45 sec  73.46 sec  0.01 sec  0.01 sec 
[07/15 18:26:10     36s] (I)       | | | +-Layer assignment (1T)                 9.24%  73.45 sec  73.46 sec  0.01 sec  0.01 sec 
[07/15 18:26:10     36s] (I)       | +-Clean cong LA                             0.00%  73.46 sec  73.46 sec  0.00 sec  0.00 sec 
[07/15 18:26:10     36s] (I)       +-Export 3D cong map                          0.73%  73.46 sec  73.46 sec  0.00 sec  0.00 sec 
[07/15 18:26:10     36s] (I)       | +-Export 2D cong map                        0.15%  73.46 sec  73.46 sec  0.00 sec  0.00 sec 
[07/15 18:26:10     36s] (I)       +-Extract Global 3D Wires                     0.31%  73.46 sec  73.46 sec  0.00 sec  0.00 sec 
[07/15 18:26:10     36s] (I)       +-Track Assignment (1T)                      15.30%  73.46 sec  73.47 sec  0.01 sec  0.01 sec 
[07/15 18:26:10     36s] (I)       | +-Initialization                            0.11%  73.46 sec  73.46 sec  0.00 sec  0.00 sec 
[07/15 18:26:10     36s] (I)       | +-Track Assignment Kernel                  14.62%  73.46 sec  73.47 sec  0.01 sec  0.01 sec 
[07/15 18:26:10     36s] (I)       | +-Free Memory                               0.00%  73.47 sec  73.47 sec  0.00 sec  0.00 sec 
[07/15 18:26:10     36s] (I)       +-Export                                     29.43%  73.47 sec  73.49 sec  0.02 sec  0.02 sec 
[07/15 18:26:10     36s] (I)       | +-Export DB wires                           4.61%  73.47 sec  73.47 sec  0.00 sec  0.00 sec 
[07/15 18:26:10     36s] (I)       | | +-Export all nets                         3.43%  73.47 sec  73.47 sec  0.00 sec  0.00 sec 
[07/15 18:26:10     36s] (I)       | | +-Set wire vias                           0.72%  73.47 sec  73.47 sec  0.00 sec  0.00 sec 
[07/15 18:26:10     36s] (I)       | +-Report wirelength                         2.10%  73.47 sec  73.47 sec  0.00 sec  0.01 sec 
[07/15 18:26:10     36s] (I)       | +-Update net boxes                          1.54%  73.47 sec  73.48 sec  0.00 sec  0.00 sec 
[07/15 18:26:10     36s] (I)       | +-Update timing                            20.61%  73.48 sec  73.49 sec  0.01 sec  0.01 sec 
[07/15 18:26:10     36s] (I)       +-Postprocess design                          2.08%  73.49 sec  73.49 sec  0.00 sec  0.00 sec 
[07/15 18:26:10     36s] (I)      ======================= Summary by functions ========================
[07/15 18:26:10     36s] (I)       Lv  Step                                      %      Real       CPU 
[07/15 18:26:10     36s] (I)      ---------------------------------------------------------------------
[07/15 18:26:10     36s] (I)        0  Early Global Route kernel           100.00%  0.07 sec  0.07 sec 
[07/15 18:26:10     36s] (I)        1  Export                               29.43%  0.02 sec  0.02 sec 
[07/15 18:26:10     36s] (I)        1  Global Routing                       19.32%  0.01 sec  0.01 sec 
[07/15 18:26:10     36s] (I)        1  Track Assignment (1T)                15.30%  0.01 sec  0.01 sec 
[07/15 18:26:10     36s] (I)        1  Import and model                     12.35%  0.01 sec  0.02 sec 
[07/15 18:26:10     36s] (I)        1  Postprocess design                    2.08%  0.00 sec  0.00 sec 
[07/15 18:26:10     36s] (I)        1  Export 3D cong map                    0.73%  0.00 sec  0.00 sec 
[07/15 18:26:10     36s] (I)        1  Extract Global 3D Wires               0.31%  0.00 sec  0.00 sec 
[07/15 18:26:10     36s] (I)        2  Update timing                        20.61%  0.01 sec  0.01 sec 
[07/15 18:26:10     36s] (I)        2  Net group 1                          17.61%  0.01 sec  0.01 sec 
[07/15 18:26:10     36s] (I)        2  Track Assignment Kernel              14.62%  0.01 sec  0.01 sec 
[07/15 18:26:10     36s] (I)        2  Create route DB                       6.99%  0.00 sec  0.02 sec 
[07/15 18:26:10     36s] (I)        2  Export DB wires                       4.61%  0.00 sec  0.00 sec 
[07/15 18:26:10     36s] (I)        2  Create place DB                       3.15%  0.00 sec  0.00 sec 
[07/15 18:26:10     36s] (I)        2  Report wirelength                     2.10%  0.00 sec  0.01 sec 
[07/15 18:26:10     36s] (I)        2  Update net boxes                      1.54%  0.00 sec  0.00 sec 
[07/15 18:26:10     36s] (I)        2  Create route kernel                   1.39%  0.00 sec  0.00 sec 
[07/15 18:26:10     36s] (I)        2  Initialization                        0.60%  0.00 sec  0.00 sec 
[07/15 18:26:10     36s] (I)        2  Export 2D cong map                    0.15%  0.00 sec  0.00 sec 
[07/15 18:26:10     36s] (I)        2  Others data preparation               0.09%  0.00 sec  0.00 sec 
[07/15 18:26:10     36s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[07/15 18:26:10     36s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[07/15 18:26:10     36s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[07/15 18:26:10     36s] (I)        3  Phase 1l                              9.59%  0.01 sec  0.01 sec 
[07/15 18:26:10     36s] (I)        3  Import route data (1T)                6.66%  0.00 sec  0.02 sec 
[07/15 18:26:10     36s] (I)        3  Export all nets                       3.43%  0.00 sec  0.00 sec 
[07/15 18:26:10     36s] (I)        3  Phase 1a                              3.21%  0.00 sec  0.00 sec 
[07/15 18:26:10     36s] (I)        3  Import place data                     3.01%  0.00 sec  0.00 sec 
[07/15 18:26:10     36s] (I)        3  Generate topology                     1.86%  0.00 sec  0.00 sec 
[07/15 18:26:10     36s] (I)        3  Phase 1b                              1.02%  0.00 sec  0.00 sec 
[07/15 18:26:10     36s] (I)        3  Set wire vias                         0.72%  0.00 sec  0.00 sec 
[07/15 18:26:10     36s] (I)        3  Phase 1e                              0.26%  0.00 sec  0.00 sec 
[07/15 18:26:10     36s] (I)        3  Phase 1d                              0.03%  0.00 sec  0.00 sec 
[07/15 18:26:10     36s] (I)        3  Phase 1c                              0.03%  0.00 sec  0.00 sec 
[07/15 18:26:10     36s] (I)        4  Layer assignment (1T)                 9.24%  0.01 sec  0.01 sec 
[07/15 18:26:10     36s] (I)        4  Pattern routing (1T)                  2.22%  0.00 sec  0.00 sec 
[07/15 18:26:10     36s] (I)        4  Read nets                             2.20%  0.00 sec  0.00 sec 
[07/15 18:26:10     36s] (I)        4  Model blockage capacity               1.97%  0.00 sec  0.01 sec 
[07/15 18:26:10     36s] (I)        4  Read blockages ( Layer 2-4 )          1.30%  0.00 sec  0.00 sec 
[07/15 18:26:10     36s] (I)        4  Read instances and placement          0.85%  0.00 sec  0.00 sec 
[07/15 18:26:10     36s] (I)        4  Monotonic routing (1T)                0.80%  0.00 sec  0.00 sec 
[07/15 18:26:10     36s] (I)        4  Read prerouted                        0.38%  0.00 sec  0.01 sec 
[07/15 18:26:10     36s] (I)        4  Pattern Routing Avoiding Blockages    0.29%  0.00 sec  0.00 sec 
[07/15 18:26:10     36s] (I)        4  Add via demand to 2D                  0.25%  0.00 sec  0.00 sec 
[07/15 18:26:10     36s] (I)        4  Read unlegalized nets                 0.06%  0.00 sec  0.00 sec 
[07/15 18:26:10     36s] (I)        4  Initialize 3D grid graph              0.05%  0.00 sec  0.00 sec 
[07/15 18:26:10     36s] (I)        4  Read blackboxes                       0.02%  0.00 sec  0.00 sec 
[07/15 18:26:10     36s] (I)        4  Set up via pillars                    0.01%  0.00 sec  0.00 sec 
[07/15 18:26:10     36s] (I)        4  Route legalization                    0.01%  0.00 sec  0.00 sec 
[07/15 18:26:10     36s] (I)        5  Initialize 3D capacity                0.81%  0.00 sec  0.00 sec 
[07/15 18:26:10     36s] (I)        5  Read instance blockages               0.19%  0.00 sec  0.00 sec 
[07/15 18:26:10     36s] (I)        5  Read PG blockages                     0.05%  0.00 sec  0.00 sec 
[07/15 18:26:10     36s] (I)        5  Read other blockages                  0.02%  0.00 sec  0.00 sec 
[07/15 18:26:10     36s] (I)        5  Read clock blockages                  0.02%  0.00 sec  0.00 sec 
[07/15 18:26:10     36s] (I)        5  Read halo blockages                   0.01%  0.00 sec  0.00 sec 
[07/15 18:26:10     36s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[07/15 18:26:10     36s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[07/15 18:26:27     37s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[07/15 18:26:27     37s] <CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix aska_dig_preCTS -outDir timingReports
[07/15 18:26:27     37s] #optDebug: fT-S <1 1 0 0 0>
[07/15 18:26:27     37s] *** timeDesign #3 [begin] : totSession cpu/real = 0:00:37.3/0:08:54.2 (0.1), mem = 1926.6M
[07/15 18:26:27     37s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1922.6M, EPOCH TIME: 1721082387.699652
[07/15 18:26:27     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:26:27     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:26:27     37s] All LLGs are deleted
[07/15 18:26:27     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:26:27     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:26:27     37s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1922.6M, EPOCH TIME: 1721082387.699726
[07/15 18:26:27     37s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1922.6M, EPOCH TIME: 1721082387.699775
[07/15 18:26:27     37s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1922.6M, EPOCH TIME: 1721082387.699828
[07/15 18:26:27     37s] Start to check current routing status for nets...
[07/15 18:26:27     37s] All nets are already routed correctly.
[07/15 18:26:27     37s] End to check current routing status for nets (mem=1922.6M)
[07/15 18:26:27     37s] Extraction called for design 'aska_dig' of instances=1167 and nets=1228 using extraction engine 'preRoute' .
[07/15 18:26:27     37s] PreRoute RC Extraction called for design aska_dig.
[07/15 18:26:27     37s] RC Extraction called in multi-corner(2) mode.
[07/15 18:26:27     37s] RCMode: PreRoute
[07/15 18:26:27     37s]       RC Corner Indexes            0       1   
[07/15 18:26:27     37s] Capacitance Scaling Factor   : 1.00000 1.00000 
[07/15 18:26:27     37s] Resistance Scaling Factor    : 1.00000 1.00000 
[07/15 18:26:27     37s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[07/15 18:26:27     37s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[07/15 18:26:27     37s] Shrink Factor                : 1.00000
[07/15 18:26:27     37s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/15 18:26:27     37s] Using capacitance table file ...
[07/15 18:26:27     37s] 
[07/15 18:26:27     37s] Trim Metal Layers:
[07/15 18:26:27     37s] LayerId::1 widthSet size::4
[07/15 18:26:27     37s] LayerId::2 widthSet size::4
[07/15 18:26:27     37s] LayerId::3 widthSet size::4
[07/15 18:26:27     37s] LayerId::4 widthSet size::4
[07/15 18:26:27     37s] LayerId::5 widthSet size::4
[07/15 18:26:27     37s] LayerId::6 widthSet size::2
[07/15 18:26:27     37s] Updating RC grid for preRoute extraction ...
[07/15 18:26:27     37s] eee: pegSigSF::1.070000
[07/15 18:26:27     37s] Initializing multi-corner capacitance tables ... 
[07/15 18:26:27     37s] Initializing multi-corner resistance tables ...
[07/15 18:26:27     37s] eee: l::1 avDens::0.108776 usedTrk::522.126518 availTrk::4800.000000 sigTrk::522.126518
[07/15 18:26:27     37s] eee: l::2 avDens::0.130238 usedTrk::583.467454 availTrk::4480.000000 sigTrk::583.467454
[07/15 18:26:27     37s] eee: l::3 avDens::0.161990 usedTrk::609.081250 availTrk::3760.000000 sigTrk::609.081250
[07/15 18:26:27     37s] eee: l::4 avDens::0.013954 usedTrk::43.535714 availTrk::3120.000000 sigTrk::43.535714
[07/15 18:26:27     37s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:26:27     37s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:26:27     37s] {RT max_rc 0 4 4 0}
[07/15 18:26:27     37s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.034528 aWlH=0.000000 lMod=0 pMax=0.823200 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/15 18:26:27     37s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1922.625M)
[07/15 18:26:27     37s] Effort level <high> specified for reg2reg path_group
[07/15 18:26:27     37s] All LLGs are deleted
[07/15 18:26:27     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:26:27     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:26:27     37s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1932.4M, EPOCH TIME: 1721082387.770267
[07/15 18:26:27     37s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1932.4M, EPOCH TIME: 1721082387.770363
[07/15 18:26:27     37s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1932.4M, EPOCH TIME: 1721082387.770593
[07/15 18:26:27     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:26:27     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:26:27     37s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1932.4M, EPOCH TIME: 1721082387.770778
[07/15 18:26:27     37s] Max number of tech site patterns supported in site array is 256.
[07/15 18:26:27     37s] Core basic site is core_ji3v
[07/15 18:26:27     37s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1932.4M, EPOCH TIME: 1721082387.779452
[07/15 18:26:27     37s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 18:26:27     37s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 18:26:27     37s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1932.4M, EPOCH TIME: 1721082387.779653
[07/15 18:26:27     37s] Fast DP-INIT is on for default
[07/15 18:26:27     37s] Atter site array init, number of instance map data is 0.
[07/15 18:26:27     37s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:1932.4M, EPOCH TIME: 1721082387.780049
[07/15 18:26:27     37s] 
[07/15 18:26:27     37s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:26:27     37s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.010, MEM:1932.4M, EPOCH TIME: 1721082387.780302
[07/15 18:26:27     37s] All LLGs are deleted
[07/15 18:26:27     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:26:27     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:26:27     37s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1932.4M, EPOCH TIME: 1721082387.780675
[07/15 18:26:27     37s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1932.4M, EPOCH TIME: 1721082387.780734
[07/15 18:26:27     37s] Starting delay calculation for Setup views
[07/15 18:26:27     37s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/15 18:26:27     37s] #################################################################################
[07/15 18:26:27     37s] # Design Stage: PreRoute
[07/15 18:26:27     37s] # Design Name: aska_dig
[07/15 18:26:27     37s] # Design Mode: 180nm
[07/15 18:26:27     37s] # Analysis Mode: MMMC Non-OCV 
[07/15 18:26:27     37s] # Parasitics Mode: No SPEF/RCDB 
[07/15 18:26:27     37s] # Signoff Settings: SI Off 
[07/15 18:26:27     37s] #################################################################################
[07/15 18:26:27     37s] Calculate delays in BcWc mode...
[07/15 18:26:27     37s] Topological Sorting (REAL = 0:00:00.0, MEM = 1930.4M, InitMEM = 1930.4M)
[07/15 18:26:27     37s] Start delay calculation (fullDC) (1 T). (MEM=1930.41)
[07/15 18:26:27     37s] End AAE Lib Interpolated Model. (MEM=1941.93 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:26:27     37s] Total number of fetched objects 1201
[07/15 18:26:27     37s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:26:27     37s] End delay calculation. (MEM=1992.7 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 18:26:27     37s] End delay calculation (fullDC). (MEM=1992.7 CPU=0:00:00.2 REAL=0:00:00.0)
[07/15 18:26:27     37s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1992.7M) ***
[07/15 18:26:28     37s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:37.6 mem=1992.7M)
[07/15 18:26:28     37s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -75.455 |  4.120  | -75.455 |
|           TNS (ns):|-26677.0 |  0.000  |-26677.0 |
|    Violating Paths:|   431   |    0    |   431   |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     32 (32)      |   -5.469   |     32 (32)      |
|   max_tran     |     32 (549)     |  -72.191   |     32 (549)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/15 18:26:28     37s] All LLGs are deleted
[07/15 18:26:28     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:26:28     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:26:28     37s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1943.9M, EPOCH TIME: 1721082388.741981
[07/15 18:26:28     37s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1943.9M, EPOCH TIME: 1721082388.742063
[07/15 18:26:28     37s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1943.9M, EPOCH TIME: 1721082388.742270
[07/15 18:26:28     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:26:28     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:26:28     37s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1943.9M, EPOCH TIME: 1721082388.742463
[07/15 18:26:28     37s] Max number of tech site patterns supported in site array is 256.
[07/15 18:26:28     37s] Core basic site is core_ji3v
[07/15 18:26:28     37s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1943.9M, EPOCH TIME: 1721082388.751161
[07/15 18:26:28     37s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 18:26:28     37s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 18:26:28     37s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1943.9M, EPOCH TIME: 1721082388.751435
[07/15 18:26:28     37s] Fast DP-INIT is on for default
[07/15 18:26:28     37s] Atter site array init, number of instance map data is 0.
[07/15 18:26:28     37s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.000, REAL:0.009, MEM:1943.9M, EPOCH TIME: 1721082388.751845
[07/15 18:26:28     37s] 
[07/15 18:26:28     37s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:26:28     37s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.010, MEM:1943.9M, EPOCH TIME: 1721082388.752106
[07/15 18:26:28     37s] All LLGs are deleted
[07/15 18:26:28     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:26:28     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:26:28     37s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1943.9M, EPOCH TIME: 1721082388.752488
[07/15 18:26:28     37s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1943.9M, EPOCH TIME: 1721082388.752547
[07/15 18:26:28     37s] Density: 59.256%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[07/15 18:26:28     37s] All LLGs are deleted
[07/15 18:26:28     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:26:28     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:26:28     37s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1943.9M, EPOCH TIME: 1721082388.753794
[07/15 18:26:28     37s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1943.9M, EPOCH TIME: 1721082388.753857
[07/15 18:26:28     37s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1943.9M, EPOCH TIME: 1721082388.754047
[07/15 18:26:28     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:26:28     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:26:28     37s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1943.9M, EPOCH TIME: 1721082388.754174
[07/15 18:26:28     37s] Max number of tech site patterns supported in site array is 256.
[07/15 18:26:28     37s] Core basic site is core_ji3v
[07/15 18:26:28     37s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1943.9M, EPOCH TIME: 1721082388.762598
[07/15 18:26:28     37s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 18:26:28     37s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 18:26:28     37s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1943.9M, EPOCH TIME: 1721082388.762825
[07/15 18:26:28     37s] Fast DP-INIT is on for default
[07/15 18:26:28     37s] Atter site array init, number of instance map data is 0.
[07/15 18:26:28     37s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:1943.9M, EPOCH TIME: 1721082388.763220
[07/15 18:26:28     37s] 
[07/15 18:26:28     37s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:26:28     37s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:1943.9M, EPOCH TIME: 1721082388.763487
[07/15 18:26:28     37s] All LLGs are deleted
[07/15 18:26:28     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:26:28     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:26:28     37s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1943.9M, EPOCH TIME: 1721082388.763842
[07/15 18:26:28     37s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1943.9M, EPOCH TIME: 1721082388.763903
[07/15 18:26:28     37s] Reported timing to dir timingReports
[07/15 18:26:28     37s] Total CPU time: 0.42 sec
[07/15 18:26:28     37s] Total Real time: 1.0 sec
[07/15 18:26:28     37s] Total Memory Usage: 1943.875 Mbytes
[07/15 18:26:28     37s] Info: pop threads available for lower-level modules during optimization.
[07/15 18:26:28     37s] *** timeDesign #3 [finish] : cpu/real = 0:00:00.4/0:00:01.1 (0.4), totSession cpu/real = 0:00:37.7/0:08:55.3 (0.1), mem = 1943.9M
[07/15 18:26:28     37s] 
[07/15 18:26:28     37s] =============================================================================================
[07/15 18:26:28     37s]  Final TAT Report : timeDesign #3                                               21.18-s099_1
[07/15 18:26:28     37s] =============================================================================================
[07/15 18:26:28     37s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:26:28     37s] ---------------------------------------------------------------------------------------------
[07/15 18:26:28     37s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:26:28     37s] [ OptSummaryReport       ]      1   0:00:00.0  (   3.5 % )     0:00:01.0 /  0:00:00.3    0.3
[07/15 18:26:28     37s] [ DrvReport              ]      1   0:00:00.7  (  63.8 % )     0:00:00.7 /  0:00:00.0    0.0
[07/15 18:26:28     37s] [ ExtractRC              ]      1   0:00:00.0  (   2.7 % )     0:00:00.0 /  0:00:00.0    1.0
[07/15 18:26:28     37s] [ TimingUpdate           ]      1   0:00:00.1  (   4.8 % )     0:00:00.2 /  0:00:00.2    1.0
[07/15 18:26:28     37s] [ FullDelayCalc          ]      1   0:00:00.2  (  15.5 % )     0:00:00.2 /  0:00:00.2    1.0
[07/15 18:26:28     37s] [ TimingReport           ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.8
[07/15 18:26:28     37s] [ GenerateReports        ]      1   0:00:00.0  (   3.0 % )     0:00:00.0 /  0:00:00.0    1.2
[07/15 18:26:28     37s] [ MISC                   ]          0:00:00.1  (   5.4 % )     0:00:00.1 /  0:00:00.0    0.7
[07/15 18:26:28     37s] ---------------------------------------------------------------------------------------------
[07/15 18:26:28     37s]  timeDesign #3 TOTAL                0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:00.4    0.4
[07/15 18:26:28     37s] ---------------------------------------------------------------------------------------------
[07/15 18:26:28     37s] 
[07/15 18:26:32     37s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[07/15 18:26:32     37s] <CMD> timeDesign -preCTS -hold -pathReports -slackReports -numPaths 50 -prefix aska_dig_preCTS -outDir timingReports
[07/15 18:26:32     37s] *** timeDesign #4 [begin] : totSession cpu/real = 0:00:37.9/0:08:59.5 (0.1), mem = 1943.9M
[07/15 18:26:33     37s] 
[07/15 18:26:33     37s] TimeStamp Deleting Cell Server Begin ...
[07/15 18:26:33     37s] 
[07/15 18:26:33     37s] TimeStamp Deleting Cell Server End ...
[07/15 18:26:33     37s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1926.4M, EPOCH TIME: 1721082393.004084
[07/15 18:26:33     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:26:33     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:26:33     37s] All LLGs are deleted
[07/15 18:26:33     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:26:33     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:26:33     37s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1926.4M, EPOCH TIME: 1721082393.004161
[07/15 18:26:33     37s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1926.4M, EPOCH TIME: 1721082393.004211
[07/15 18:26:33     37s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1926.4M, EPOCH TIME: 1721082393.004274
[07/15 18:26:33     37s] Start to check current routing status for nets...
[07/15 18:26:33     37s] All nets are already routed correctly.
[07/15 18:26:33     37s] End to check current routing status for nets (mem=1926.4M)
[07/15 18:26:33     37s] Effort level <high> specified for reg2reg path_group
[07/15 18:26:33     37s] All LLGs are deleted
[07/15 18:26:33     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:26:33     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:26:33     37s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1934.4M, EPOCH TIME: 1721082393.043926
[07/15 18:26:33     37s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1934.4M, EPOCH TIME: 1721082393.044012
[07/15 18:26:33     37s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1934.4M, EPOCH TIME: 1721082393.044239
[07/15 18:26:33     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:26:33     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:26:33     37s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1934.4M, EPOCH TIME: 1721082393.044431
[07/15 18:26:33     37s] Max number of tech site patterns supported in site array is 256.
[07/15 18:26:33     37s] Core basic site is core_ji3v
[07/15 18:26:33     37s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1934.4M, EPOCH TIME: 1721082393.052993
[07/15 18:26:33     37s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 18:26:33     37s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 18:26:33     37s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1934.4M, EPOCH TIME: 1721082393.053163
[07/15 18:26:33     37s] Fast DP-INIT is on for default
[07/15 18:26:33     37s] Atter site array init, number of instance map data is 0.
[07/15 18:26:33     37s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:1934.4M, EPOCH TIME: 1721082393.053557
[07/15 18:26:33     37s] 
[07/15 18:26:33     37s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:26:33     37s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:1934.4M, EPOCH TIME: 1721082393.053797
[07/15 18:26:33     37s] All LLGs are deleted
[07/15 18:26:33     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:26:33     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:26:33     37s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1934.4M, EPOCH TIME: 1721082393.054156
[07/15 18:26:33     37s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1934.4M, EPOCH TIME: 1721082393.054212
[07/15 18:26:33     37s] OPTC: user 20.0
[07/15 18:26:33     37s] Starting delay calculation for Hold views
[07/15 18:26:33     37s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/15 18:26:33     37s] #################################################################################
[07/15 18:26:33     37s] # Design Stage: PreRoute
[07/15 18:26:33     37s] # Design Name: aska_dig
[07/15 18:26:33     37s] # Design Mode: 180nm
[07/15 18:26:33     37s] # Analysis Mode: MMMC Non-OCV 
[07/15 18:26:33     37s] # Parasitics Mode: No SPEF/RCDB 
[07/15 18:26:33     37s] # Signoff Settings: SI Off 
[07/15 18:26:33     37s] #################################################################################
[07/15 18:26:33     38s] Calculate delays in BcWc mode...
[07/15 18:26:33     38s] Topological Sorting (REAL = 0:00:00.0, MEM = 1932.4M, InitMEM = 1932.4M)
[07/15 18:26:33     38s] Start delay calculation (fullDC) (1 T). (MEM=1932.39)
[07/15 18:26:33     38s] *** Calculating scaling factor for fast_liberty libraries using the default operating condition of each library.
[07/15 18:26:33     38s] End AAE Lib Interpolated Model. (MEM=1943.9 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:26:33     38s] Total number of fetched objects 1201
[07/15 18:26:33     38s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:26:33     38s] End delay calculation. (MEM=1975.59 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 18:26:33     38s] End delay calculation (fullDC). (MEM=1975.59 CPU=0:00:00.2 REAL=0:00:00.0)
[07/15 18:26:33     38s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1975.6M) ***
[07/15 18:26:33     38s] Turning on fast DC mode.
[07/15 18:26:33     38s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:38.2 mem=1975.6M)
[07/15 18:26:33     38s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 fast_functional_mode 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -2.177  | -0.229  | -2.177  |
|           TNS (ns):| -61.035 | -27.573 | -33.462 |
|    Violating Paths:|   216   |   175   |   41    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/15 18:26:33     38s] All LLGs are deleted
[07/15 18:26:33     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:26:33     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:26:33     38s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1938.6M, EPOCH TIME: 1721082393.312544
[07/15 18:26:33     38s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1938.6M, EPOCH TIME: 1721082393.312631
[07/15 18:26:33     38s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1938.6M, EPOCH TIME: 1721082393.312851
[07/15 18:26:33     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:26:33     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:26:33     38s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1938.6M, EPOCH TIME: 1721082393.313016
[07/15 18:26:33     38s] Max number of tech site patterns supported in site array is 256.
[07/15 18:26:33     38s] Core basic site is core_ji3v
[07/15 18:26:33     38s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1938.6M, EPOCH TIME: 1721082393.321506
[07/15 18:26:33     38s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 18:26:33     38s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 18:26:33     38s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1938.6M, EPOCH TIME: 1721082393.321671
[07/15 18:26:33     38s] Fast DP-INIT is on for default
[07/15 18:26:33     38s] Atter site array init, number of instance map data is 0.
[07/15 18:26:33     38s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.000, REAL:0.009, MEM:1938.6M, EPOCH TIME: 1721082393.322051
[07/15 18:26:33     38s] 
[07/15 18:26:33     38s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:26:33     38s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:1938.6M, EPOCH TIME: 1721082393.322290
[07/15 18:26:33     38s] All LLGs are deleted
[07/15 18:26:33     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:26:33     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:26:33     38s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1938.6M, EPOCH TIME: 1721082393.322665
[07/15 18:26:33     38s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1938.6M, EPOCH TIME: 1721082393.322723
[07/15 18:26:33     38s] Density: 59.256%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[07/15 18:26:33     38s] All LLGs are deleted
[07/15 18:26:33     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:26:33     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:26:33     38s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1938.6M, EPOCH TIME: 1721082393.323877
[07/15 18:26:33     38s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1938.6M, EPOCH TIME: 1721082393.323939
[07/15 18:26:33     38s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1938.6M, EPOCH TIME: 1721082393.324128
[07/15 18:26:33     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:26:33     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:26:33     38s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1938.6M, EPOCH TIME: 1721082393.324252
[07/15 18:26:33     38s] Max number of tech site patterns supported in site array is 256.
[07/15 18:26:33     38s] Core basic site is core_ji3v
[07/15 18:26:33     38s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1938.6M, EPOCH TIME: 1721082393.332510
[07/15 18:26:33     38s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 18:26:33     38s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 18:26:33     38s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1938.6M, EPOCH TIME: 1721082393.332656
[07/15 18:26:33     38s] Fast DP-INIT is on for default
[07/15 18:26:33     38s] Atter site array init, number of instance map data is 0.
[07/15 18:26:33     38s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:1938.6M, EPOCH TIME: 1721082393.333017
[07/15 18:26:33     38s] 
[07/15 18:26:33     38s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:26:33     38s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:1938.6M, EPOCH TIME: 1721082393.333250
[07/15 18:26:33     38s] All LLGs are deleted
[07/15 18:26:33     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:26:33     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:26:33     38s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1938.6M, EPOCH TIME: 1721082393.333608
[07/15 18:26:33     38s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1938.6M, EPOCH TIME: 1721082393.333666
[07/15 18:26:33     38s] Reported timing to dir timingReports
[07/15 18:26:33     38s] Total CPU time: 0.38 sec
[07/15 18:26:33     38s] Total Real time: 1.0 sec
[07/15 18:26:33     38s] Total Memory Usage: 1913.097656 Mbytes
[07/15 18:26:33     38s] *** timeDesign #4 [finish] : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:00:38.3/0:08:59.8 (0.1), mem = 1913.1M
[07/15 18:26:33     38s] 
[07/15 18:26:33     38s] =============================================================================================
[07/15 18:26:33     38s]  Final TAT Report : timeDesign #4                                               21.18-s099_1
[07/15 18:26:33     38s] =============================================================================================
[07/15 18:26:33     38s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:26:33     38s] ---------------------------------------------------------------------------------------------
[07/15 18:26:33     38s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:26:33     38s] [ OptSummaryReport       ]      1   0:00:00.0  (   9.7 % )     0:00:00.3 /  0:00:00.3    1.0
[07/15 18:26:33     38s] [ TimingUpdate           ]      1   0:00:00.0  (  13.2 % )     0:00:00.2 /  0:00:00.2    1.0
[07/15 18:26:33     38s] [ FullDelayCalc          ]      1   0:00:00.2  (  42.9 % )     0:00:00.2 /  0:00:00.2    1.0
[07/15 18:26:33     38s] [ TimingReport           ]      1   0:00:00.0  (   3.4 % )     0:00:00.0 /  0:00:00.0    0.8
[07/15 18:26:33     38s] [ GenerateReports        ]      1   0:00:00.0  (   7.8 % )     0:00:00.0 /  0:00:00.0    1.0
[07/15 18:26:33     38s] [ MISC                   ]          0:00:00.1  (  23.0 % )     0:00:00.1 /  0:00:00.1    0.9
[07/15 18:26:33     38s] ---------------------------------------------------------------------------------------------
[07/15 18:26:33     38s]  timeDesign #4 TOTAL                0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.0
[07/15 18:26:33     38s] ---------------------------------------------------------------------------------------------
[07/15 18:26:33     38s] 
[07/15 18:27:24     40s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[07/15 18:27:24     40s] <CMD> setEndCapMode -reset
[07/15 18:27:24     40s] <CMD> setEndCapMode -boundary_tap false
[07/15 18:27:24     40s] <CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
[07/15 18:27:24     40s] <CMD> setTieHiLoMode -reset
[07/15 18:27:24     40s] <CMD> setTieHiLoMode -cell {{LOGIC1JI3V LOGIC0JI3V}} -maxFanOut 10 -honorDontTouch false -createHierPort false
[07/15 18:30:49     47s] <CMD> setEndCapMode -reset
[07/15 18:30:49     47s] <CMD> setEndCapMode -boundary_tap false
[07/15 18:30:49     47s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[07/15 18:30:49     47s] <CMD> setRouteMode -earlyGlobalMaxRouteLayer 3
[07/15 18:30:49     47s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[07/15 18:30:49     47s] <CMD> optDesign -preCTS
[07/15 18:30:49     47s] Executing: place_opt_design -opt
[07/15 18:30:49     47s] **INFO: User settings:
[07/15 18:30:49     47s] setDesignMode -process                            180
[07/15 18:30:49     47s] setExtractRCMode -coupling_c_th                   3
[07/15 18:30:49     47s] setExtractRCMode -engine                          preRoute
[07/15 18:30:49     47s] setExtractRCMode -relative_c_th                   0.03
[07/15 18:30:49     47s] setExtractRCMode -total_c_th                      5
[07/15 18:30:49     47s] setUsefulSkewMode -maxAllowedDelay                1
[07/15 18:30:49     47s] setUsefulSkewMode -noBoundary                     false
[07/15 18:30:49     47s] setDelayCalMode -enable_high_fanout               true
[07/15 18:30:49     47s] setDelayCalMode -engine                           aae
[07/15 18:30:49     47s] setDelayCalMode -ignoreNetLoad                    false
[07/15 18:30:49     47s] setDelayCalMode -socv_accuracy_mode               low
[07/15 18:30:49     47s] setOptMode -fixCap                                true
[07/15 18:30:49     47s] setOptMode -fixFanoutLoad                         false
[07/15 18:30:49     47s] setOptMode -fixTran                               true
[07/15 18:30:49     47s] setAnalysisMode -analysisType                     bcwc
[07/15 18:30:49     47s] setAnalysisMode -checkType                        setup
[07/15 18:30:49     47s] setAnalysisMode -clkSrcPath                       false
[07/15 18:30:49     47s] setAnalysisMode -clockPropagation                 forcedIdeal
[07/15 18:30:49     47s] setAnalysisMode -virtualIPO                       false
[07/15 18:30:49     47s] setRouteMode -earlyGlobalHonorMsvRouteConstraint  false
[07/15 18:30:49     47s] setRouteMode -earlyGlobalMaxRouteLayer            3
[07/15 18:30:49     47s] setRouteMode -earlyGlobalMinRouteLayer            2
[07/15 18:30:49     47s] setRouteMode -earlyGlobalRoutePartitionPinGuide   true
[07/15 18:30:49     47s] 
[07/15 18:30:49     47s] *** place_opt_design #1 [begin] : totSession cpu/real = 0:00:47.9/0:13:15.8 (0.1), mem = 1917.2M
[07/15 18:30:49     47s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[07/15 18:30:49     47s] *** Starting GigaPlace ***
[07/15 18:30:49     47s] #optDebug: fT-E <X 2 3 1 0>
[07/15 18:30:49     47s] OPERPROF: Starting DPlace-Init at level 1, MEM:1917.2M, EPOCH TIME: 1721082649.312921
[07/15 18:30:49     47s] Processing tracks to init pin-track alignment.
[07/15 18:30:49     47s] z: 2, totalTracks: 1
[07/15 18:30:49     47s] z: 4, totalTracks: 1
[07/15 18:30:49     47s] z: 6, totalTracks: 1
[07/15 18:30:49     47s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:30:49     47s] All LLGs are deleted
[07/15 18:30:49     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:49     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:49     47s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1917.2M, EPOCH TIME: 1721082649.314070
[07/15 18:30:49     47s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1917.0M, EPOCH TIME: 1721082649.314170
[07/15 18:30:49     47s] # Building aska_dig llgBox search-tree.
[07/15 18:30:49     47s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1917.0M, EPOCH TIME: 1721082649.314402
[07/15 18:30:49     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:49     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:49     47s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1917.0M, EPOCH TIME: 1721082649.314617
[07/15 18:30:49     47s] Max number of tech site patterns supported in site array is 256.
[07/15 18:30:49     47s] Core basic site is core_ji3v
[07/15 18:30:49     47s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1917.0M, EPOCH TIME: 1721082649.323283
[07/15 18:30:49     47s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 18:30:49     47s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[07/15 18:30:49     47s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.000, MEM:1917.0M, EPOCH TIME: 1721082649.323486
[07/15 18:30:49     47s] SiteArray: non-trimmed site array dimensions = 45 x 723
[07/15 18:30:49     47s] SiteArray: use 176,128 bytes
[07/15 18:30:49     47s] SiteArray: current memory after site array memory allocation 1917.2M
[07/15 18:30:49     47s] SiteArray: FP blocked sites are writable
[07/15 18:30:49     47s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/15 18:30:49     47s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1917.2M, EPOCH TIME: 1721082649.323916
[07/15 18:30:49     47s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.002, MEM:1917.2M, EPOCH TIME: 1721082649.325588
[07/15 18:30:49     47s] SiteArray: number of non floorplan blocked sites for llg default is 32535
[07/15 18:30:49     47s] Atter site array init, number of instance map data is 0.
[07/15 18:30:49     47s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.011, MEM:1917.2M, EPOCH TIME: 1721082649.325834
[07/15 18:30:49     47s] 
[07/15 18:30:49     47s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:30:49     47s] OPERPROF:     Starting CMU at level 3, MEM:1917.2M, EPOCH TIME: 1721082649.326000
[07/15 18:30:49     47s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1917.2M, EPOCH TIME: 1721082649.326207
[07/15 18:30:49     47s] 
[07/15 18:30:49     47s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 18:30:49     47s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.012, MEM:1917.2M, EPOCH TIME: 1721082649.326368
[07/15 18:30:49     47s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1917.2M, EPOCH TIME: 1721082649.326433
[07/15 18:30:49     47s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1933.2M, EPOCH TIME: 1721082649.326883
[07/15 18:30:49     47s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1933.2MB).
[07/15 18:30:49     47s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.014, MEM:1933.2M, EPOCH TIME: 1721082649.327241
[07/15 18:30:49     47s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1933.2M, EPOCH TIME: 1721082649.327280
[07/15 18:30:49     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:49     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:49     47s] All LLGs are deleted
[07/15 18:30:49     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:49     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:49     47s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1933.2M, EPOCH TIME: 1721082649.328736
[07/15 18:30:49     47s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1933.2M, EPOCH TIME: 1721082649.328798
[07/15 18:30:49     47s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.002, MEM:1929.2M, EPOCH TIME: 1721082649.329436
[07/15 18:30:49     47s] *** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:47.9/0:13:15.8 (0.1), mem = 1929.2M
[07/15 18:30:49     47s] VSMManager cleared!
[07/15 18:30:49     47s] *** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:47.9/0:13:15.8 (0.1), mem = 1929.2M
[07/15 18:30:49     47s] 
[07/15 18:30:49     47s] =============================================================================================
[07/15 18:30:49     47s]  Step TAT Report : GlobalPlace #1 / place_opt_design #1                         21.18-s099_1
[07/15 18:30:49     47s] =============================================================================================
[07/15 18:30:49     47s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:30:49     47s] ---------------------------------------------------------------------------------------------
[07/15 18:30:49     47s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:30:49     47s] ---------------------------------------------------------------------------------------------
[07/15 18:30:49     47s]  GlobalPlace #1 TOTAL               0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:30:49     47s] ---------------------------------------------------------------------------------------------
[07/15 18:30:49     47s] 
[07/15 18:30:49     47s] Enable CTE adjustment.
[07/15 18:30:49     47s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1435.0M, totSessionCpu=0:00:48 **
[07/15 18:30:49     47s] Info: 1 threads available for lower-level modules during optimization.
[07/15 18:30:49     47s] GigaOpt running with 1 threads.
[07/15 18:30:49     47s] *** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:48.0/0:13:15.8 (0.1), mem = 1929.2M
[07/15 18:30:49     47s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[07/15 18:30:49     47s] OPERPROF: Starting DPlace-Init at level 1, MEM:1929.2M, EPOCH TIME: 1721082649.339159
[07/15 18:30:49     47s] Processing tracks to init pin-track alignment.
[07/15 18:30:49     47s] z: 2, totalTracks: 1
[07/15 18:30:49     47s] z: 4, totalTracks: 1
[07/15 18:30:49     47s] z: 6, totalTracks: 1
[07/15 18:30:49     47s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:30:49     47s] All LLGs are deleted
[07/15 18:30:49     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:49     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:49     47s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1929.2M, EPOCH TIME: 1721082649.340258
[07/15 18:30:49     47s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1929.2M, EPOCH TIME: 1721082649.340338
[07/15 18:30:49     47s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1929.2M, EPOCH TIME: 1721082649.340555
[07/15 18:30:49     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:49     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:49     47s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1929.2M, EPOCH TIME: 1721082649.340745
[07/15 18:30:49     47s] Max number of tech site patterns supported in site array is 256.
[07/15 18:30:49     47s] Core basic site is core_ji3v
[07/15 18:30:49     47s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1929.2M, EPOCH TIME: 1721082649.349680
[07/15 18:30:49     47s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 18:30:49     47s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 18:30:49     47s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:1929.2M, EPOCH TIME: 1721082649.349840
[07/15 18:30:49     47s] Fast DP-INIT is on for default
[07/15 18:30:49     47s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/15 18:30:49     47s] Atter site array init, number of instance map data is 0.
[07/15 18:30:49     47s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.009, MEM:1929.2M, EPOCH TIME: 1721082649.350231
[07/15 18:30:49     47s] 
[07/15 18:30:49     47s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:30:49     47s] OPERPROF:     Starting CMU at level 3, MEM:1929.2M, EPOCH TIME: 1721082649.350423
[07/15 18:30:49     47s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1929.2M, EPOCH TIME: 1721082649.350532
[07/15 18:30:49     47s] 
[07/15 18:30:49     47s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 18:30:49     47s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:1929.2M, EPOCH TIME: 1721082649.350688
[07/15 18:30:49     47s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1929.2M, EPOCH TIME: 1721082649.350731
[07/15 18:30:49     47s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1929.2M, EPOCH TIME: 1721082649.350864
[07/15 18:30:49     47s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1929.2MB).
[07/15 18:30:49     47s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.012, MEM:1929.2M, EPOCH TIME: 1721082649.351218
[07/15 18:30:49     47s] Cell 'RF4DLHTJI3VX1' is marked internal dont-use due to tech site checking failure.
[07/15 18:30:49     47s] Cell 'RF4DLLTJI3VX1' is marked internal dont-use due to tech site checking failure.
[07/15 18:30:49     47s] Cell 'RF8DLHTJI3VX1' is marked internal dont-use due to tech site checking failure.
[07/15 18:30:49     47s] Cell 'RF8DLLTJI3VX1' is marked internal dont-use due to tech site checking failure.
[07/15 18:30:49     47s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
[07/15 18:30:49     47s] 	Cell RF4DLHTJI3VX1, site core_ji3v_dh.
[07/15 18:30:49     47s] 	Cell RF4DLLTJI3VX1, site core_ji3v_dh.
[07/15 18:30:49     47s] 	Cell RF8DLHTJI3VX1, site core_ji3v_dh.
[07/15 18:30:49     47s] 	Cell RF8DLLTJI3VX1, site core_ji3v_dh.
[07/15 18:30:49     47s] .
[07/15 18:30:49     47s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1929.2M, EPOCH TIME: 1721082649.351357
[07/15 18:30:49     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:49     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:49     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:49     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:49     47s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:1929.2M, EPOCH TIME: 1721082649.353107
[07/15 18:30:49     47s] 
[07/15 18:30:49     47s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/15 18:30:49     47s] Summary for sequential cells identification: 
[07/15 18:30:49     47s]   Identified SBFF number: 33
[07/15 18:30:49     47s]   Identified MBFF number: 0
[07/15 18:30:49     47s]   Identified SB Latch number: 0
[07/15 18:30:49     47s]   Identified MB Latch number: 0
[07/15 18:30:49     47s]   Not identified SBFF number: 0
[07/15 18:30:49     47s]   Not identified MBFF number: 0
[07/15 18:30:49     47s]   Not identified SB Latch number: 0
[07/15 18:30:49     47s]   Not identified MB Latch number: 0
[07/15 18:30:49     47s]   Number of sequential cells which are not FFs: 43
[07/15 18:30:49     47s]  Visiting view : slow_functional_mode
[07/15 18:30:49     47s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[07/15 18:30:49     47s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[07/15 18:30:49     47s]  Visiting view : fast_functional_mode
[07/15 18:30:49     47s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[07/15 18:30:49     47s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[07/15 18:30:49     47s] TLC MultiMap info (StdDelay):
[07/15 18:30:49     47s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[07/15 18:30:49     47s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[07/15 18:30:49     47s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[07/15 18:30:49     47s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[07/15 18:30:49     47s]  Setting StdDelay to: 91ps
[07/15 18:30:49     47s] 
[07/15 18:30:49     47s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/15 18:30:49     47s] 
[07/15 18:30:49     47s] Creating Lib Analyzer ...
[07/15 18:30:49     47s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[07/15 18:30:49     47s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[07/15 18:30:49     47s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[07/15 18:30:49     47s] 
[07/15 18:30:49     47s] {RT max_rc 0 3 3 0}
[07/15 18:30:50     48s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:48.6 mem=1937.2M
[07/15 18:30:50     48s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:48.6 mem=1937.2M
[07/15 18:30:50     48s] Creating Lib Analyzer, finished. 
[07/15 18:30:50     48s] #optDebug: fT-S <1 2 3 1 0>
[07/15 18:30:50     48s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1443.5M, totSessionCpu=0:00:49 **
[07/15 18:30:50     48s] *** optDesign -preCTS ***
[07/15 18:30:50     48s] DRC Margin: user margin 0.0; extra margin 0.2
[07/15 18:30:50     48s] Setup Target Slack: user slack 0; extra slack 0.0
[07/15 18:30:50     48s] Hold Target Slack: user slack 0
[07/15 18:30:50     48s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1937.2M, EPOCH TIME: 1721082650.030172
[07/15 18:30:50     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:50     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:50     48s] 
[07/15 18:30:50     48s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:30:50     48s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:1937.2M, EPOCH TIME: 1721082650.039539
[07/15 18:30:50     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:50     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:50     48s] Multi-VT timing optimization disabled based on library information.
[07/15 18:30:50     48s] 
[07/15 18:30:50     48s] TimeStamp Deleting Cell Server Begin ...
[07/15 18:30:50     48s] Deleting Lib Analyzer.
[07/15 18:30:50     48s] 
[07/15 18:30:50     48s] TimeStamp Deleting Cell Server End ...
[07/15 18:30:50     48s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/15 18:30:50     48s] 
[07/15 18:30:50     48s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/15 18:30:50     48s] Summary for sequential cells identification: 
[07/15 18:30:50     48s]   Identified SBFF number: 33
[07/15 18:30:50     48s]   Identified MBFF number: 0
[07/15 18:30:50     48s]   Identified SB Latch number: 0
[07/15 18:30:50     48s]   Identified MB Latch number: 0
[07/15 18:30:50     48s]   Not identified SBFF number: 0
[07/15 18:30:50     48s]   Not identified MBFF number: 0
[07/15 18:30:50     48s]   Not identified SB Latch number: 0
[07/15 18:30:50     48s]   Not identified MB Latch number: 0
[07/15 18:30:50     48s]   Number of sequential cells which are not FFs: 43
[07/15 18:30:50     48s]  Visiting view : slow_functional_mode
[07/15 18:30:50     48s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[07/15 18:30:50     48s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[07/15 18:30:50     48s]  Visiting view : fast_functional_mode
[07/15 18:30:50     48s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[07/15 18:30:50     48s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[07/15 18:30:50     48s] TLC MultiMap info (StdDelay):
[07/15 18:30:50     48s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[07/15 18:30:50     48s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[07/15 18:30:50     48s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[07/15 18:30:50     48s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[07/15 18:30:50     48s]  Setting StdDelay to: 91ps
[07/15 18:30:50     48s] 
[07/15 18:30:50     48s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/15 18:30:50     48s] 
[07/15 18:30:50     48s] TimeStamp Deleting Cell Server Begin ...
[07/15 18:30:50     48s] 
[07/15 18:30:50     48s] TimeStamp Deleting Cell Server End ...
[07/15 18:30:50     48s] 
[07/15 18:30:50     48s] Creating Lib Analyzer ...
[07/15 18:30:50     48s] 
[07/15 18:30:50     48s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/15 18:30:50     48s] Summary for sequential cells identification: 
[07/15 18:30:50     48s]   Identified SBFF number: 33
[07/15 18:30:50     48s]   Identified MBFF number: 0
[07/15 18:30:50     48s]   Identified SB Latch number: 0
[07/15 18:30:50     48s]   Identified MB Latch number: 0
[07/15 18:30:50     48s]   Not identified SBFF number: 0
[07/15 18:30:50     48s]   Not identified MBFF number: 0
[07/15 18:30:50     48s]   Not identified SB Latch number: 0
[07/15 18:30:50     48s]   Not identified MB Latch number: 0
[07/15 18:30:50     48s]   Number of sequential cells which are not FFs: 43
[07/15 18:30:50     48s]  Visiting view : slow_functional_mode
[07/15 18:30:50     48s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[07/15 18:30:50     48s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[07/15 18:30:50     48s]  Visiting view : fast_functional_mode
[07/15 18:30:50     48s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[07/15 18:30:50     48s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[07/15 18:30:50     48s] TLC MultiMap info (StdDelay):
[07/15 18:30:50     48s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[07/15 18:30:50     48s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[07/15 18:30:50     48s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[07/15 18:30:50     48s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[07/15 18:30:50     48s]  Setting StdDelay to: 91ps
[07/15 18:30:50     48s] 
[07/15 18:30:50     48s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/15 18:30:50     48s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[07/15 18:30:50     48s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[07/15 18:30:50     48s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[07/15 18:30:50     48s] 
[07/15 18:30:50     48s] {RT max_rc 0 3 3 0}
[07/15 18:30:50     49s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:49.3 mem=1937.2M
[07/15 18:30:50     49s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:49.3 mem=1937.2M
[07/15 18:30:50     49s] Creating Lib Analyzer, finished. 
[07/15 18:30:50     49s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1937.2M, EPOCH TIME: 1721082650.653319
[07/15 18:30:50     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:50     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:50     49s] All LLGs are deleted
[07/15 18:30:50     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:50     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:50     49s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1937.2M, EPOCH TIME: 1721082650.653417
[07/15 18:30:50     49s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1937.2M, EPOCH TIME: 1721082650.653469
[07/15 18:30:50     49s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1937.2M, EPOCH TIME: 1721082650.653635
[07/15 18:30:50     49s] {MMLU 0 0 1201}
[07/15 18:30:50     49s] ### Creating LA Mngr. totSessionCpu=0:00:49.3 mem=1937.2M
[07/15 18:30:50     49s] ### Creating LA Mngr, finished. totSessionCpu=0:00:49.3 mem=1937.2M
[07/15 18:30:50     49s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1937.22 MB )
[07/15 18:30:50     49s] (I)      ============================ Layers =============================
[07/15 18:30:50     49s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:30:50     49s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[07/15 18:30:50     49s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:30:50     49s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[07/15 18:30:50     49s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[07/15 18:30:50     49s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[07/15 18:30:50     49s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[07/15 18:30:50     49s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[07/15 18:30:50     49s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[07/15 18:30:50     49s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[07/15 18:30:50     49s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[07/15 18:30:50     49s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[07/15 18:30:50     49s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[07/15 18:30:50     49s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[07/15 18:30:50     49s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[07/15 18:30:50     49s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:30:50     49s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[07/15 18:30:50     49s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[07/15 18:30:50     49s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[07/15 18:30:50     49s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[07/15 18:30:50     49s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[07/15 18:30:50     49s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[07/15 18:30:50     49s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[07/15 18:30:50     49s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[07/15 18:30:50     49s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[07/15 18:30:50     49s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[07/15 18:30:50     49s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[07/15 18:30:50     49s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[07/15 18:30:50     49s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[07/15 18:30:50     49s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[07/15 18:30:50     49s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[07/15 18:30:50     49s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[07/15 18:30:50     49s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[07/15 18:30:50     49s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[07/15 18:30:50     49s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[07/15 18:30:50     49s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[07/15 18:30:50     49s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[07/15 18:30:50     49s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[07/15 18:30:50     49s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[07/15 18:30:50     49s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[07/15 18:30:50     49s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[07/15 18:30:50     49s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[07/15 18:30:50     49s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[07/15 18:30:50     49s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[07/15 18:30:50     49s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[07/15 18:30:50     49s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[07/15 18:30:50     49s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[07/15 18:30:50     49s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[07/15 18:30:50     49s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[07/15 18:30:50     49s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[07/15 18:30:50     49s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[07/15 18:30:50     49s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[07/15 18:30:50     49s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[07/15 18:30:50     49s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[07/15 18:30:50     49s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[07/15 18:30:50     49s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[07/15 18:30:50     49s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[07/15 18:30:50     49s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[07/15 18:30:50     49s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[07/15 18:30:50     49s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[07/15 18:30:50     49s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[07/15 18:30:50     49s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[07/15 18:30:50     49s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[07/15 18:30:50     49s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[07/15 18:30:50     49s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[07/15 18:30:50     49s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[07/15 18:30:50     49s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[07/15 18:30:50     49s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[07/15 18:30:50     49s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[07/15 18:30:50     49s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[07/15 18:30:50     49s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[07/15 18:30:50     49s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[07/15 18:30:50     49s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[07/15 18:30:50     49s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[07/15 18:30:50     49s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[07/15 18:30:50     49s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[07/15 18:30:50     49s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[07/15 18:30:50     49s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[07/15 18:30:50     49s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[07/15 18:30:50     49s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[07/15 18:30:50     49s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[07/15 18:30:50     49s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[07/15 18:30:50     49s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[07/15 18:30:50     49s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[07/15 18:30:50     49s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[07/15 18:30:50     49s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[07/15 18:30:50     49s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[07/15 18:30:50     49s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[07/15 18:30:50     49s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[07/15 18:30:50     49s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[07/15 18:30:50     49s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[07/15 18:30:50     49s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[07/15 18:30:50     49s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[07/15 18:30:50     49s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[07/15 18:30:50     49s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[07/15 18:30:50     49s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[07/15 18:30:50     49s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[07/15 18:30:50     49s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[07/15 18:30:50     49s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[07/15 18:30:50     49s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[07/15 18:30:50     49s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[07/15 18:30:50     49s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[07/15 18:30:50     49s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[07/15 18:30:50     49s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[07/15 18:30:50     49s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[07/15 18:30:50     49s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[07/15 18:30:50     49s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[07/15 18:30:50     49s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[07/15 18:30:50     49s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[07/15 18:30:50     49s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[07/15 18:30:50     49s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[07/15 18:30:50     49s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[07/15 18:30:50     49s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[07/15 18:30:50     49s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[07/15 18:30:50     49s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[07/15 18:30:50     49s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[07/15 18:30:50     49s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[07/15 18:30:50     49s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[07/15 18:30:50     49s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[07/15 18:30:50     49s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[07/15 18:30:50     49s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[07/15 18:30:50     49s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[07/15 18:30:50     49s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[07/15 18:30:50     49s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[07/15 18:30:50     49s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[07/15 18:30:50     49s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[07/15 18:30:50     49s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[07/15 18:30:50     49s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[07/15 18:30:50     49s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[07/15 18:30:50     49s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[07/15 18:30:50     49s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[07/15 18:30:50     49s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[07/15 18:30:50     49s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[07/15 18:30:50     49s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[07/15 18:30:50     49s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[07/15 18:30:50     49s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[07/15 18:30:50     49s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[07/15 18:30:50     49s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[07/15 18:30:50     49s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[07/15 18:30:50     49s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[07/15 18:30:50     49s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[07/15 18:30:50     49s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[07/15 18:30:50     49s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[07/15 18:30:50     49s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[07/15 18:30:50     49s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[07/15 18:30:50     49s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[07/15 18:30:50     49s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[07/15 18:30:50     49s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[07/15 18:30:50     49s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[07/15 18:30:50     49s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[07/15 18:30:50     49s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[07/15 18:30:50     49s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[07/15 18:30:50     49s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[07/15 18:30:50     49s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[07/15 18:30:50     49s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[07/15 18:30:50     49s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[07/15 18:30:50     49s] (I)      | 203 | 203 |                Group |     other |        |       |
[07/15 18:30:50     49s] (I)      | 204 | 204 |                  Row |     other |        |       |
[07/15 18:30:50     49s] (I)      | 205 | 205 |               marker |     other |        |       |
[07/15 18:30:50     49s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[07/15 18:30:50     49s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[07/15 18:30:50     49s] (I)      | 208 | 208 |                unset |     other |        |       |
[07/15 18:30:50     49s] (I)      | 209 | 209 |              unknown |     other |        |       |
[07/15 18:30:50     49s] (I)      | 210 | 210 |               supply |     other |        |       |
[07/15 18:30:50     49s] (I)      | 211 | 211 |                spike |     other |        |       |
[07/15 18:30:50     49s] (I)      | 212 | 212 |               resist |     other |        |       |
[07/15 18:30:50     49s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[07/15 18:30:50     49s] (I)      | 214 | 214 |                drive |     other |        |       |
[07/15 18:30:50     49s] (I)      | 215 | 215 |               select |     other |        |       |
[07/15 18:30:50     49s] (I)      | 216 | 216 |               hilite |     other |        |       |
[07/15 18:30:50     49s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[07/15 18:30:50     49s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[07/15 18:30:50     49s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[07/15 18:30:50     49s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[07/15 18:30:50     49s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[07/15 18:30:50     49s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[07/15 18:30:50     49s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[07/15 18:30:50     49s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[07/15 18:30:50     49s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[07/15 18:30:50     49s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[07/15 18:30:50     49s] (I)      | 227 | 227 |              stretch |     other |        |       |
[07/15 18:30:50     49s] (I)      | 228 | 228 |                 snap |     other |        |       |
[07/15 18:30:50     49s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[07/15 18:30:50     49s] (I)      | 230 | 230 |                 axis |     other |        |       |
[07/15 18:30:50     49s] (I)      | 231 | 231 |                  pin |     other |        |       |
[07/15 18:30:50     49s] (I)      | 232 | 232 |                 wire |     other |        |       |
[07/15 18:30:50     49s] (I)      | 233 | 233 |               device |     other |        |       |
[07/15 18:30:50     49s] (I)      | 234 | 234 |               border |     other |        |       |
[07/15 18:30:50     49s] (I)      | 235 | 235 |                 text |     other |        |       |
[07/15 18:30:50     49s] (I)      | 236 | 236 |            softFence |     other |        |       |
[07/15 18:30:50     49s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[07/15 18:30:50     49s] (I)      | 238 | 238 |                align |     other |        |       |
[07/15 18:30:50     49s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[07/15 18:30:50     49s] (I)      | 240 | 240 |             instance |     other |        |       |
[07/15 18:30:50     49s] (I)      | 241 | 241 |             annotate |     other |        |       |
[07/15 18:30:50     49s] (I)      | 242 | 242 |                 grid |     other |        |       |
[07/15 18:30:50     49s] (I)      | 243 | 243 |           background |     other |        |       |
[07/15 18:30:50     49s] (I)      | 244 | 244 |            substrate |     other |        |       |
[07/15 18:30:50     49s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[07/15 18:30:50     49s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[07/15 18:30:50     49s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[07/15 18:30:50     49s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[07/15 18:30:50     49s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[07/15 18:30:50     49s] (I)      | 250 | 250 |                drill |     other |        |       |
[07/15 18:30:50     49s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[07/15 18:30:50     49s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[07/15 18:30:50     49s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[07/15 18:30:50     49s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:30:50     49s] (I)      Started Import and model ( Curr Mem: 1937.22 MB )
[07/15 18:30:50     49s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:30:50     49s] (I)      Number of ignored instance 0
[07/15 18:30:50     49s] (I)      Number of inbound cells 0
[07/15 18:30:50     49s] (I)      Number of opened ILM blockages 0
[07/15 18:30:50     49s] (I)      Number of instances temporarily fixed by detailed placement 0
[07/15 18:30:50     49s] (I)      numMoveCells=1167, numMacros=0  numPads=80  numMultiRowHeightInsts=0
[07/15 18:30:50     49s] (I)      cell height: 4480, count: 1167
[07/15 18:30:50     49s] (I)      Number of nets = 1201 ( 0 ignored )
[07/15 18:30:50     49s] (I)      Read rows... (mem=1937.2M)
[07/15 18:30:50     49s] (I)      Done Read rows (cpu=0.000s, mem=1937.2M)
[07/15 18:30:50     49s] (I)      Identified Clock instances: Flop 488, Clock buffer/inverter 0, Gate 0, Logic 0
[07/15 18:30:50     49s] (I)      Read module constraints... (mem=1937.2M)
[07/15 18:30:50     49s] (I)      Done Read module constraints (cpu=0.000s, mem=1937.2M)
[07/15 18:30:50     49s] (I)      == Non-default Options ==
[07/15 18:30:50     49s] (I)      Maximum routing layer                              : 3
[07/15 18:30:50     49s] (I)      Buffering-aware routing                            : true
[07/15 18:30:50     49s] (I)      Spread congestion away from blockages              : true
[07/15 18:30:50     49s] (I)      Number of threads                                  : 1
[07/15 18:30:50     49s] (I)      Overflow penalty cost                              : 10
[07/15 18:30:50     49s] (I)      Source-to-sink ratio                               : 0.300000
[07/15 18:30:50     49s] (I)      Method to set GCell size                           : row
[07/15 18:30:50     49s] (I)      Counted 402 PG shapes. We will not process PG shapes layer by layer.
[07/15 18:30:50     49s] (I)      Use row-based GCell size
[07/15 18:30:50     49s] (I)      Use row-based GCell align
[07/15 18:30:50     49s] (I)      layer 0 area = 202000
[07/15 18:30:50     49s] (I)      layer 1 area = 202000
[07/15 18:30:50     49s] (I)      layer 2 area = 202000
[07/15 18:30:50     49s] (I)      GCell unit size   : 4480
[07/15 18:30:50     49s] (I)      GCell multiplier  : 1
[07/15 18:30:50     49s] (I)      GCell row height  : 4480
[07/15 18:30:50     49s] (I)      Actual row height : 4480
[07/15 18:30:50     49s] (I)      GCell align ref   : 20160 20160
[07/15 18:30:50     49s] [NR-eGR] Track table information for default rule: 
[07/15 18:30:50     49s] [NR-eGR] MET1 has single uniform track structure
[07/15 18:30:50     49s] [NR-eGR] MET2 has single uniform track structure
[07/15 18:30:50     49s] [NR-eGR] MET3 has single uniform track structure
[07/15 18:30:50     49s] [NR-eGR] MET4 has single uniform track structure
[07/15 18:30:50     49s] [NR-eGR] METTP has single uniform track structure
[07/15 18:30:50     49s] [NR-eGR] METTPL has single uniform track structure
[07/15 18:30:50     49s] (I)      ================= Default via ==================
[07/15 18:30:50     49s] (I)      +---+--------------------+---------------------+
[07/15 18:30:50     49s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut     |
[07/15 18:30:50     49s] (I)      +---+--------------------+---------------------+
[07/15 18:30:50     49s] (I)      | 1 |    2  VIA1_Y_so    |   32  VIA1_CV1_hd   |
[07/15 18:30:50     49s] (I)      | 2 |   38  VIA2_so      |   61  VIA2_CV1_so   |
[07/15 18:30:50     49s] (I)      | 3 |   74  VIA3_so      |   93  VIA3_CH2_so   |
[07/15 18:30:50     49s] (I)      | 4 |  117  VIATPne_Y_so |  132  VIATP_CH2s_so |
[07/15 18:30:50     49s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so  |
[07/15 18:30:50     49s] (I)      +---+--------------------+---------------------+
[07/15 18:30:50     49s] [NR-eGR] Read 260 PG shapes
[07/15 18:30:50     49s] [NR-eGR] Read 0 clock shapes
[07/15 18:30:50     49s] [NR-eGR] Read 0 other shapes
[07/15 18:30:50     49s] [NR-eGR] #Routing Blockages  : 0
[07/15 18:30:50     49s] [NR-eGR] #Instance Blockages : 0
[07/15 18:30:50     49s] [NR-eGR] #PG Blockages       : 260
[07/15 18:30:50     49s] [NR-eGR] #Halo Blockages     : 0
[07/15 18:30:50     49s] [NR-eGR] #Boundary Blockages : 0
[07/15 18:30:50     49s] [NR-eGR] #Clock Blockages    : 0
[07/15 18:30:50     49s] [NR-eGR] #Other Blockages    : 0
[07/15 18:30:50     49s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/15 18:30:50     49s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[07/15 18:30:50     49s] [NR-eGR] Read 1201 nets ( ignored 0 )
[07/15 18:30:50     49s] (I)      early_global_route_priority property id does not exist.
[07/15 18:30:50     49s] (I)      Read Num Blocks=260  Num Prerouted Wires=0  Num CS=0
[07/15 18:30:50     49s] (I)      Layer 1 (V) : #blockages 260 : #preroutes 0
[07/15 18:30:50     49s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[07/15 18:30:50     49s] (I)      Number of ignored nets                =      0
[07/15 18:30:50     49s] (I)      Number of connected nets              =      0
[07/15 18:30:50     49s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[07/15 18:30:50     49s] (I)      Number of clock nets                  =      2.  Ignored: No
[07/15 18:30:50     49s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/15 18:30:50     49s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/15 18:30:50     49s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/15 18:30:50     49s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/15 18:30:50     49s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/15 18:30:50     49s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/15 18:30:50     49s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/15 18:30:50     49s] (I)      Constructing bin map
[07/15 18:30:50     49s] (I)      Initialize bin information with width=8960 height=8960
[07/15 18:30:50     49s] (I)      Done constructing bin map
[07/15 18:30:50     49s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[07/15 18:30:50     49s] (I)      Ndr track 0 does not exist
[07/15 18:30:50     49s] (I)      ---------------------Grid Graph Info--------------------
[07/15 18:30:50     49s] (I)      Routing area        : (0, 0) - (445200, 241920)
[07/15 18:30:50     49s] (I)      Core area           : (20160, 20160) - (425040, 221760)
[07/15 18:30:50     49s] (I)      Site width          :   560  (dbu)
[07/15 18:30:50     49s] (I)      Row height          :  4480  (dbu)
[07/15 18:30:50     49s] (I)      GCell row height    :  4480  (dbu)
[07/15 18:30:50     49s] (I)      GCell width         :  4480  (dbu)
[07/15 18:30:50     49s] (I)      GCell height        :  4480  (dbu)
[07/15 18:30:50     49s] (I)      Grid                :    99    54     3
[07/15 18:30:50     49s] (I)      Layer numbers       :     1     2     3
[07/15 18:30:50     49s] (I)      Vertical capacity   :     0  4480     0
[07/15 18:30:50     49s] (I)      Horizontal capacity :     0     0  4480
[07/15 18:30:50     49s] (I)      Default wire width  :   230   280   280
[07/15 18:30:50     49s] (I)      Default wire space  :   230   280   280
[07/15 18:30:50     49s] (I)      Default wire pitch  :   460   560   560
[07/15 18:30:50     49s] (I)      Default pitch size  :   460   560   560
[07/15 18:30:50     49s] (I)      First track coord   :   280   280   280
[07/15 18:30:50     49s] (I)      Num tracks per GCell:  9.74  8.00  8.00
[07/15 18:30:50     49s] (I)      Total num of tracks :   432   795   432
[07/15 18:30:50     49s] (I)      Num of masks        :     1     1     1
[07/15 18:30:50     49s] (I)      Num of trim masks   :     0     0     0
[07/15 18:30:50     49s] (I)      --------------------------------------------------------
[07/15 18:30:50     49s] 
[07/15 18:30:50     49s] [NR-eGR] ============ Routing rule table ============
[07/15 18:30:50     49s] [NR-eGR] Rule id: 0  Nets: 1201
[07/15 18:30:50     49s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[07/15 18:30:50     49s] (I)                    Layer    2    3 
[07/15 18:30:50     49s] (I)                    Pitch  560  560 
[07/15 18:30:50     49s] (I)             #Used tracks    1    1 
[07/15 18:30:50     49s] (I)       #Fully used tracks    1    1 
[07/15 18:30:50     49s] [NR-eGR] ========================================
[07/15 18:30:50     49s] [NR-eGR] 
[07/15 18:30:50     49s] (I)      =============== Blocked Tracks ===============
[07/15 18:30:50     49s] (I)      +-------+---------+----------+---------------+
[07/15 18:30:50     49s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/15 18:30:50     49s] (I)      +-------+---------+----------+---------------+
[07/15 18:30:50     49s] (I)      |     1 |       0 |        0 |         0.00% |
[07/15 18:30:50     49s] (I)      |     2 |   42930 |     6090 |        14.19% |
[07/15 18:30:50     49s] (I)      |     3 |   42768 |        0 |         0.00% |
[07/15 18:30:50     49s] (I)      +-------+---------+----------+---------------+
[07/15 18:30:50     49s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1937.22 MB )
[07/15 18:30:50     49s] (I)      Reset routing kernel
[07/15 18:30:50     49s] (I)      Started Global Routing ( Curr Mem: 1937.22 MB )
[07/15 18:30:50     49s] (I)      totalPins=4760  totalGlobalPin=4689 (98.51%)
[07/15 18:30:50     49s] (I)      total 2D Cap : 79608 = (42768 H, 36840 V)
[07/15 18:30:50     49s] (I)      #blocked areas for congestion spreading : 0
[07/15 18:30:50     49s] [NR-eGR] Layer group 1: route 1201 net(s) in layer range [2, 3]
[07/15 18:30:50     49s] (I)      
[07/15 18:30:50     49s] (I)      ============  Phase 1a Route ============
[07/15 18:30:50     49s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[07/15 18:30:50     49s] (I)      Usage: 11338 = (6007 H, 5331 V) = (14.05% H, 14.47% V) = (2.691e+04um H, 2.388e+04um V)
[07/15 18:30:50     49s] (I)      
[07/15 18:30:50     49s] (I)      ============  Phase 1b Route ============
[07/15 18:30:50     49s] (I)      Usage: 11341 = (6010 H, 5331 V) = (14.05% H, 14.47% V) = (2.692e+04um H, 2.388e+04um V)
[07/15 18:30:50     49s] (I)      Overflow of layer group 1: 0.00% H + 0.07% V. EstWL: 5.080768e+04um
[07/15 18:30:50     49s] (I)      Congestion metric : 0.00%H 0.07%V, 0.07%HV
[07/15 18:30:50     49s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/15 18:30:50     49s] (I)      
[07/15 18:30:50     49s] (I)      ============  Phase 1c Route ============
[07/15 18:30:50     49s] (I)      Level2 Grid: 20 x 11
[07/15 18:30:50     49s] (I)      Usage: 11341 = (6010 H, 5331 V) = (14.05% H, 14.47% V) = (2.692e+04um H, 2.388e+04um V)
[07/15 18:30:50     49s] (I)      
[07/15 18:30:50     49s] (I)      ============  Phase 1d Route ============
[07/15 18:30:50     49s] (I)      Usage: 11345 = (6014 H, 5331 V) = (14.06% H, 14.47% V) = (2.694e+04um H, 2.388e+04um V)
[07/15 18:30:50     49s] (I)      
[07/15 18:30:50     49s] (I)      ============  Phase 1e Route ============
[07/15 18:30:50     49s] (I)      Usage: 11345 = (6014 H, 5331 V) = (14.06% H, 14.47% V) = (2.694e+04um H, 2.388e+04um V)
[07/15 18:30:50     49s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.082560e+04um
[07/15 18:30:50     49s] (I)      
[07/15 18:30:50     49s] (I)      ============  Phase 1l Route ============
[07/15 18:30:50     49s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[07/15 18:30:50     49s] (I)      Layer  2:      36112      7159         7        3992       37984    ( 9.51%) 
[07/15 18:30:50     49s] (I)      Layer  3:      42336      6012         0           0       42336    ( 0.00%) 
[07/15 18:30:50     49s] (I)      Total:         78448     13171         7        3992       80320    ( 4.73%) 
[07/15 18:30:50     49s] (I)      
[07/15 18:30:50     49s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/15 18:30:50     49s] [NR-eGR]                        OverCon            
[07/15 18:30:50     49s] [NR-eGR]                         #Gcell     %Gcell
[07/15 18:30:50     49s] [NR-eGR]        Layer               (1)    OverCon
[07/15 18:30:50     49s] [NR-eGR] ----------------------------------------------
[07/15 18:30:50     49s] [NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[07/15 18:30:50     49s] [NR-eGR]    MET2 ( 2)         7( 0.15%)   ( 0.15%) 
[07/15 18:30:50     49s] [NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[07/15 18:30:50     49s] [NR-eGR] ----------------------------------------------
[07/15 18:30:50     49s] [NR-eGR]        Total         7( 0.07%)   ( 0.07%) 
[07/15 18:30:50     49s] [NR-eGR] 
[07/15 18:30:50     49s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1937.22 MB )
[07/15 18:30:50     49s] (I)      total 2D Cap : 79611 = (42768 H, 36843 V)
[07/15 18:30:50     49s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.14% V
[07/15 18:30:50     49s] (I)      ============= Track Assignment ============
[07/15 18:30:50     49s] (I)      Started Track Assignment (1T) ( Curr Mem: 1937.22 MB )
[07/15 18:30:50     49s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[07/15 18:30:50     49s] (I)      Run Multi-thread track assignment
[07/15 18:30:50     49s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1937.22 MB )
[07/15 18:30:50     49s] (I)      Started Export ( Curr Mem: 1937.22 MB )
[07/15 18:30:50     49s] [NR-eGR]                 Length (um)   Vias 
[07/15 18:30:50     49s] [NR-eGR] -----------------------------------
[07/15 18:30:50     49s] [NR-eGR]  MET1    (1H)             0   4680 
[07/15 18:30:50     49s] [NR-eGR]  MET2    (2V)         25964   7091 
[07/15 18:30:50     49s] [NR-eGR]  MET3    (3H)         27577      0 
[07/15 18:30:50     49s] [NR-eGR]  MET4    (4V)             0      0 
[07/15 18:30:50     49s] [NR-eGR]  METTP   (5H)             0      0 
[07/15 18:30:50     49s] [NR-eGR]  METTPL  (6V)             0      0 
[07/15 18:30:50     49s] [NR-eGR] -----------------------------------
[07/15 18:30:50     49s] [NR-eGR]          Total        53541  11771 
[07/15 18:30:50     49s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:30:50     49s] [NR-eGR] Total half perimeter of net bounding box: 40957um
[07/15 18:30:50     49s] [NR-eGR] Total length: 53541um, number of vias: 11771
[07/15 18:30:50     49s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:30:50     49s] [NR-eGR] Total eGR-routed clock nets wire length: 4074um, number of vias: 1024
[07/15 18:30:50     49s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:30:50     49s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1937.22 MB )
[07/15 18:30:50     49s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1937.22 MB )
[07/15 18:30:50     49s] (I)      =========================================== Runtime Summary ============================================
[07/15 18:30:50     49s] (I)       Step                                                     %       Start      Finish      Real       CPU 
[07/15 18:30:50     49s] (I)      --------------------------------------------------------------------------------------------------------
[07/15 18:30:50     49s] (I)       Early Global Route kernel                          100.00%  353.95 sec  354.01 sec  0.06 sec  0.06 sec 
[07/15 18:30:50     49s] (I)       +-Import and model                                  12.95%  353.96 sec  353.97 sec  0.01 sec  0.01 sec 
[07/15 18:30:50     49s] (I)       | +-Create place DB                                  4.27%  353.96 sec  353.97 sec  0.00 sec  0.00 sec 
[07/15 18:30:50     49s] (I)       | | +-Import place data                              4.10%  353.96 sec  353.97 sec  0.00 sec  0.00 sec 
[07/15 18:30:50     49s] (I)       | | | +-Read instances and placement                 1.08%  353.96 sec  353.96 sec  0.00 sec  0.00 sec 
[07/15 18:30:50     49s] (I)       | | | +-Read nets                                    2.09%  353.96 sec  353.97 sec  0.00 sec  0.00 sec 
[07/15 18:30:50     49s] (I)       | +-Create route DB                                  5.98%  353.97 sec  353.97 sec  0.00 sec  0.01 sec 
[07/15 18:30:50     49s] (I)       | | +-Import route data (1T)                         5.58%  353.97 sec  353.97 sec  0.00 sec  0.01 sec 
[07/15 18:30:50     49s] (I)       | | | +-Read blockages ( Layer 2-3 )                 1.49%  353.97 sec  353.97 sec  0.00 sec  0.00 sec 
[07/15 18:30:50     49s] (I)       | | | | +-Read routing blockages                     0.00%  353.97 sec  353.97 sec  0.00 sec  0.00 sec 
[07/15 18:30:50     49s] (I)       | | | | +-Read instance blockages                    0.22%  353.97 sec  353.97 sec  0.00 sec  0.00 sec 
[07/15 18:30:50     49s] (I)       | | | | +-Read PG blockages                          0.05%  353.97 sec  353.97 sec  0.00 sec  0.00 sec 
[07/15 18:30:50     49s] (I)       | | | | +-Read clock blockages                       0.02%  353.97 sec  353.97 sec  0.00 sec  0.00 sec 
[07/15 18:30:50     49s] (I)       | | | | +-Read other blockages                       0.02%  353.97 sec  353.97 sec  0.00 sec  0.00 sec 
[07/15 18:30:50     49s] (I)       | | | | +-Read halo blockages                        0.01%  353.97 sec  353.97 sec  0.00 sec  0.00 sec 
[07/15 18:30:50     49s] (I)       | | | | +-Read boundary cut boxes                    0.00%  353.97 sec  353.97 sec  0.00 sec  0.00 sec 
[07/15 18:30:50     49s] (I)       | | | +-Read blackboxes                              0.02%  353.97 sec  353.97 sec  0.00 sec  0.00 sec 
[07/15 18:30:50     49s] (I)       | | | +-Read prerouted                               0.08%  353.97 sec  353.97 sec  0.00 sec  0.00 sec 
[07/15 18:30:50     49s] (I)       | | | +-Read unlegalized nets                        0.06%  353.97 sec  353.97 sec  0.00 sec  0.00 sec 
[07/15 18:30:50     49s] (I)       | | | +-Read nets                                    0.44%  353.97 sec  353.97 sec  0.00 sec  0.01 sec 
[07/15 18:30:50     49s] (I)       | | | +-Set up via pillars                           0.01%  353.97 sec  353.97 sec  0.00 sec  0.00 sec 
[07/15 18:30:50     49s] (I)       | | | +-Initialize 3D grid graph                     0.03%  353.97 sec  353.97 sec  0.00 sec  0.00 sec 
[07/15 18:30:50     49s] (I)       | | | +-Model blockage capacity                      0.75%  353.97 sec  353.97 sec  0.00 sec  0.00 sec 
[07/15 18:30:50     49s] (I)       | | | | +-Initialize 3D capacity                     0.53%  353.97 sec  353.97 sec  0.00 sec  0.00 sec 
[07/15 18:30:50     49s] (I)       | +-Read aux data                                    0.30%  353.97 sec  353.97 sec  0.00 sec  0.00 sec 
[07/15 18:30:50     49s] (I)       | +-Others data preparation                          0.10%  353.97 sec  353.97 sec  0.00 sec  0.00 sec 
[07/15 18:30:50     49s] (I)       | +-Create route kernel                              1.39%  353.97 sec  353.97 sec  0.00 sec  0.00 sec 
[07/15 18:30:50     49s] (I)       +-Global Routing                                    35.16%  353.97 sec  353.99 sec  0.02 sec  0.02 sec 
[07/15 18:30:50     49s] (I)       | +-Initialization                                   0.69%  353.97 sec  353.97 sec  0.00 sec  0.00 sec 
[07/15 18:30:50     49s] (I)       | +-Net group 1                                     33.27%  353.97 sec  353.99 sec  0.02 sec  0.02 sec 
[07/15 18:30:50     49s] (I)       | | +-Generate topology                              2.49%  353.97 sec  353.97 sec  0.00 sec  0.00 sec 
[07/15 18:30:50     49s] (I)       | | +-Phase 1a                                       3.68%  353.97 sec  353.98 sec  0.00 sec  0.00 sec 
[07/15 18:30:50     49s] (I)       | | | +-Pattern routing (1T)                         2.56%  353.97 sec  353.98 sec  0.00 sec  0.00 sec 
[07/15 18:30:50     49s] (I)       | | | +-Pattern Routing Avoiding Blockages           0.31%  353.98 sec  353.98 sec  0.00 sec  0.00 sec 
[07/15 18:30:50     49s] (I)       | | | +-Add via demand to 2D                         0.28%  353.98 sec  353.98 sec  0.00 sec  0.00 sec 
[07/15 18:30:50     49s] (I)       | | +-Phase 1b                                       1.22%  353.98 sec  353.98 sec  0.00 sec  0.00 sec 
[07/15 18:30:50     49s] (I)       | | | +-Monotonic routing (1T)                       0.97%  353.98 sec  353.98 sec  0.00 sec  0.00 sec 
[07/15 18:30:50     49s] (I)       | | +-Phase 1c                                       1.16%  353.98 sec  353.98 sec  0.00 sec  0.00 sec 
[07/15 18:30:50     49s] (I)       | | | +-Two level Routing                            0.97%  353.98 sec  353.98 sec  0.00 sec  0.00 sec 
[07/15 18:30:50     49s] (I)       | | | | +-Two Level Routing (Regular)                0.24%  353.98 sec  353.98 sec  0.00 sec  0.00 sec 
[07/15 18:30:50     49s] (I)       | | | | +-Two Level Routing (Strong)                 0.11%  353.98 sec  353.98 sec  0.00 sec  0.00 sec 
[07/15 18:30:50     49s] (I)       | | | | +-Two Level Routing ( Reach Aware Clean )    0.05%  353.98 sec  353.98 sec  0.00 sec  0.00 sec 
[07/15 18:30:50     49s] (I)       | | +-Phase 1d                                      12.22%  353.98 sec  353.99 sec  0.01 sec  0.01 sec 
[07/15 18:30:50     49s] (I)       | | | +-Detoured routing (1T)                       12.02%  353.98 sec  353.99 sec  0.01 sec  0.01 sec 
[07/15 18:30:50     49s] (I)       | | +-Phase 1e                                       0.69%  353.99 sec  353.99 sec  0.00 sec  0.00 sec 
[07/15 18:30:50     49s] (I)       | | | +-Route legalization                           0.48%  353.99 sec  353.99 sec  0.00 sec  0.00 sec 
[07/15 18:30:50     49s] (I)       | | | | +-Legalize Blockage Violations               0.15%  353.99 sec  353.99 sec  0.00 sec  0.00 sec 
[07/15 18:30:50     49s] (I)       | | | | +-Legalize Reach Aware Violations            0.03%  353.99 sec  353.99 sec  0.00 sec  0.00 sec 
[07/15 18:30:50     49s] (I)       | | +-Phase 1l                                       9.84%  353.99 sec  353.99 sec  0.01 sec  0.01 sec 
[07/15 18:30:50     49s] (I)       | | | +-Layer assignment (1T)                        9.49%  353.99 sec  353.99 sec  0.01 sec  0.01 sec 
[07/15 18:30:50     49s] (I)       | +-Clean cong LA                                    0.00%  353.99 sec  353.99 sec  0.00 sec  0.00 sec 
[07/15 18:30:50     49s] (I)       +-Export 3D cong map                                 0.66%  353.99 sec  353.99 sec  0.00 sec  0.00 sec 
[07/15 18:30:50     49s] (I)       | +-Export 2D cong map                               0.14%  353.99 sec  353.99 sec  0.00 sec  0.00 sec 
[07/15 18:30:50     49s] (I)       +-Extract Global 3D Wires                            0.32%  353.99 sec  353.99 sec  0.00 sec  0.00 sec 
[07/15 18:30:50     49s] (I)       +-Track Assignment (1T)                             18.61%  353.99 sec  354.01 sec  0.01 sec  0.01 sec 
[07/15 18:30:50     49s] (I)       | +-Initialization                                   0.09%  353.99 sec  353.99 sec  0.00 sec  0.00 sec 
[07/15 18:30:50     49s] (I)       | +-Track Assignment Kernel                         17.93%  353.99 sec  354.01 sec  0.01 sec  0.01 sec 
[07/15 18:30:50     49s] (I)       | +-Free Memory                                      0.00%  354.01 sec  354.01 sec  0.00 sec  0.00 sec 
[07/15 18:30:50     49s] (I)       +-Export                                             9.67%  354.01 sec  354.01 sec  0.01 sec  0.01 sec 
[07/15 18:30:50     49s] (I)       | +-Export DB wires                                  4.89%  354.01 sec  354.01 sec  0.00 sec  0.01 sec 
[07/15 18:30:50     49s] (I)       | | +-Export all nets                                3.66%  354.01 sec  354.01 sec  0.00 sec  0.00 sec 
[07/15 18:30:50     49s] (I)       | | +-Set wire vias                                  0.70%  354.01 sec  354.01 sec  0.00 sec  0.00 sec 
[07/15 18:30:50     49s] (I)       | +-Report wirelength                                2.44%  354.01 sec  354.01 sec  0.00 sec  0.00 sec 
[07/15 18:30:50     49s] (I)       | +-Update net boxes                                 1.72%  354.01 sec  354.01 sec  0.00 sec  0.00 sec 
[07/15 18:30:50     49s] (I)       | +-Update timing                                    0.00%  354.01 sec  354.01 sec  0.00 sec  0.00 sec 
[07/15 18:30:50     49s] (I)       +-Postprocess design                                 0.55%  354.01 sec  354.01 sec  0.00 sec  0.00 sec 
[07/15 18:30:50     49s] (I)      ========================== Summary by functions ==========================
[07/15 18:30:50     49s] (I)       Lv  Step                                           %      Real       CPU 
[07/15 18:30:50     49s] (I)      --------------------------------------------------------------------------
[07/15 18:30:50     49s] (I)        0  Early Global Route kernel                100.00%  0.06 sec  0.06 sec 
[07/15 18:30:50     49s] (I)        1  Global Routing                            35.16%  0.02 sec  0.02 sec 
[07/15 18:30:50     49s] (I)        1  Track Assignment (1T)                     18.61%  0.01 sec  0.01 sec 
[07/15 18:30:50     49s] (I)        1  Import and model                          12.95%  0.01 sec  0.01 sec 
[07/15 18:30:50     49s] (I)        1  Export                                     9.67%  0.01 sec  0.01 sec 
[07/15 18:30:50     49s] (I)        1  Export 3D cong map                         0.66%  0.00 sec  0.00 sec 
[07/15 18:30:50     49s] (I)        1  Postprocess design                         0.55%  0.00 sec  0.00 sec 
[07/15 18:30:50     49s] (I)        1  Extract Global 3D Wires                    0.32%  0.00 sec  0.00 sec 
[07/15 18:30:50     49s] (I)        2  Net group 1                               33.27%  0.02 sec  0.02 sec 
[07/15 18:30:50     49s] (I)        2  Track Assignment Kernel                   17.93%  0.01 sec  0.01 sec 
[07/15 18:30:50     49s] (I)        2  Create route DB                            5.98%  0.00 sec  0.01 sec 
[07/15 18:30:50     49s] (I)        2  Export DB wires                            4.89%  0.00 sec  0.01 sec 
[07/15 18:30:50     49s] (I)        2  Create place DB                            4.27%  0.00 sec  0.00 sec 
[07/15 18:30:50     49s] (I)        2  Report wirelength                          2.44%  0.00 sec  0.00 sec 
[07/15 18:30:50     49s] (I)        2  Update net boxes                           1.72%  0.00 sec  0.00 sec 
[07/15 18:30:50     49s] (I)        2  Create route kernel                        1.39%  0.00 sec  0.00 sec 
[07/15 18:30:50     49s] (I)        2  Initialization                             0.78%  0.00 sec  0.00 sec 
[07/15 18:30:50     49s] (I)        2  Read aux data                              0.30%  0.00 sec  0.00 sec 
[07/15 18:30:50     49s] (I)        2  Export 2D cong map                         0.14%  0.00 sec  0.00 sec 
[07/15 18:30:50     49s] (I)        2  Others data preparation                    0.10%  0.00 sec  0.00 sec 
[07/15 18:30:50     49s] (I)        2  Free Memory                                0.00%  0.00 sec  0.00 sec 
[07/15 18:30:50     49s] (I)        2  Update timing                              0.00%  0.00 sec  0.00 sec 
[07/15 18:30:50     49s] (I)        2  Clean cong LA                              0.00%  0.00 sec  0.00 sec 
[07/15 18:30:50     49s] (I)        3  Phase 1d                                  12.22%  0.01 sec  0.01 sec 
[07/15 18:30:50     49s] (I)        3  Phase 1l                                   9.84%  0.01 sec  0.01 sec 
[07/15 18:30:50     49s] (I)        3  Import route data (1T)                     5.58%  0.00 sec  0.01 sec 
[07/15 18:30:50     49s] (I)        3  Import place data                          4.10%  0.00 sec  0.00 sec 
[07/15 18:30:50     49s] (I)        3  Phase 1a                                   3.68%  0.00 sec  0.00 sec 
[07/15 18:30:50     49s] (I)        3  Export all nets                            3.66%  0.00 sec  0.00 sec 
[07/15 18:30:50     49s] (I)        3  Generate topology                          2.49%  0.00 sec  0.00 sec 
[07/15 18:30:50     49s] (I)        3  Phase 1b                                   1.22%  0.00 sec  0.00 sec 
[07/15 18:30:50     49s] (I)        3  Phase 1c                                   1.16%  0.00 sec  0.00 sec 
[07/15 18:30:50     49s] (I)        3  Set wire vias                              0.70%  0.00 sec  0.00 sec 
[07/15 18:30:50     49s] (I)        3  Phase 1e                                   0.69%  0.00 sec  0.00 sec 
[07/15 18:30:50     49s] (I)        4  Detoured routing (1T)                     12.02%  0.01 sec  0.01 sec 
[07/15 18:30:50     49s] (I)        4  Layer assignment (1T)                      9.49%  0.01 sec  0.01 sec 
[07/15 18:30:50     49s] (I)        4  Pattern routing (1T)                       2.56%  0.00 sec  0.00 sec 
[07/15 18:30:50     49s] (I)        4  Read nets                                  2.53%  0.00 sec  0.01 sec 
[07/15 18:30:50     49s] (I)        4  Read blockages ( Layer 2-3 )               1.49%  0.00 sec  0.00 sec 
[07/15 18:30:50     49s] (I)        4  Read instances and placement               1.08%  0.00 sec  0.00 sec 
[07/15 18:30:50     49s] (I)        4  Two level Routing                          0.97%  0.00 sec  0.00 sec 
[07/15 18:30:50     49s] (I)        4  Monotonic routing (1T)                     0.97%  0.00 sec  0.00 sec 
[07/15 18:30:50     49s] (I)        4  Model blockage capacity                    0.75%  0.00 sec  0.00 sec 
[07/15 18:30:50     49s] (I)        4  Route legalization                         0.48%  0.00 sec  0.00 sec 
[07/15 18:30:50     49s] (I)        4  Pattern Routing Avoiding Blockages         0.31%  0.00 sec  0.00 sec 
[07/15 18:30:50     49s] (I)        4  Add via demand to 2D                       0.28%  0.00 sec  0.00 sec 
[07/15 18:30:50     49s] (I)        4  Read prerouted                             0.08%  0.00 sec  0.00 sec 
[07/15 18:30:50     49s] (I)        4  Read unlegalized nets                      0.06%  0.00 sec  0.00 sec 
[07/15 18:30:50     49s] (I)        4  Initialize 3D grid graph                   0.03%  0.00 sec  0.00 sec 
[07/15 18:30:50     49s] (I)        4  Read blackboxes                            0.02%  0.00 sec  0.00 sec 
[07/15 18:30:50     49s] (I)        4  Set up via pillars                         0.01%  0.00 sec  0.00 sec 
[07/15 18:30:50     49s] (I)        5  Initialize 3D capacity                     0.53%  0.00 sec  0.00 sec 
[07/15 18:30:50     49s] (I)        5  Two Level Routing (Regular)                0.24%  0.00 sec  0.00 sec 
[07/15 18:30:50     49s] (I)        5  Read instance blockages                    0.22%  0.00 sec  0.00 sec 
[07/15 18:30:50     49s] (I)        5  Legalize Blockage Violations               0.15%  0.00 sec  0.00 sec 
[07/15 18:30:50     49s] (I)        5  Two Level Routing (Strong)                 0.11%  0.00 sec  0.00 sec 
[07/15 18:30:50     49s] (I)        5  Read PG blockages                          0.05%  0.00 sec  0.00 sec 
[07/15 18:30:50     49s] (I)        5  Two Level Routing ( Reach Aware Clean )    0.05%  0.00 sec  0.00 sec 
[07/15 18:30:50     49s] (I)        5  Legalize Reach Aware Violations            0.03%  0.00 sec  0.00 sec 
[07/15 18:30:50     49s] (I)        5  Read clock blockages                       0.02%  0.00 sec  0.00 sec 
[07/15 18:30:50     49s] (I)        5  Read other blockages                       0.02%  0.00 sec  0.00 sec 
[07/15 18:30:50     49s] (I)        5  Read halo blockages                        0.01%  0.00 sec  0.00 sec 
[07/15 18:30:50     49s] (I)        5  Read routing blockages                     0.00%  0.00 sec  0.00 sec 
[07/15 18:30:50     49s] (I)        5  Read boundary cut boxes                    0.00%  0.00 sec  0.00 sec 
[07/15 18:30:50     49s] {MMLU 0 0 1201}
[07/15 18:30:50     49s] ### Creating LA Mngr. totSessionCpu=0:00:49.3 mem=1937.2M
[07/15 18:30:50     49s] 
[07/15 18:30:50     49s] Trim Metal Layers:
[07/15 18:30:50     49s] LayerId::1 widthSet size::4
[07/15 18:30:50     49s] LayerId::2 widthSet size::4
[07/15 18:30:50     49s] LayerId::3 widthSet size::4
[07/15 18:30:50     49s] LayerId::4 widthSet size::4
[07/15 18:30:50     49s] LayerId::5 widthSet size::4
[07/15 18:30:50     49s] LayerId::6 widthSet size::2
[07/15 18:30:50     49s] Updating RC grid for preRoute extraction ...
[07/15 18:30:50     49s] eee: pegSigSF::1.070000
[07/15 18:30:50     49s] Initializing multi-corner capacitance tables ... 
[07/15 18:30:50     49s] Initializing multi-corner resistance tables ...
[07/15 18:30:50     49s] eee: l::1 avDens::0.108776 usedTrk::522.126518 availTrk::4800.000000 sigTrk::522.126518
[07/15 18:30:50     49s] eee: l::2 avDens::0.142710 usedTrk::639.341566 availTrk::4480.000000 sigTrk::639.341566
[07/15 18:30:50     49s] eee: l::3 avDens::0.163999 usedTrk::616.637498 availTrk::3760.000000 sigTrk::616.637498
[07/15 18:30:50     49s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:30:50     49s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:30:50     49s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:30:50     49s] {RT max_rc 0 3 3 0}
[07/15 18:30:50     49s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.000000 newSi=0.001600 wHLS=0.000000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/15 18:30:50     49s] ### Creating LA Mngr, finished. totSessionCpu=0:00:49.4 mem=1937.2M
[07/15 18:30:50     49s] Extraction called for design 'aska_dig' of instances=1167 and nets=1228 using extraction engine 'preRoute' .
[07/15 18:30:50     49s] PreRoute RC Extraction called for design aska_dig.
[07/15 18:30:50     49s] RC Extraction called in multi-corner(2) mode.
[07/15 18:30:50     49s] RCMode: PreRoute
[07/15 18:30:50     49s]       RC Corner Indexes            0       1   
[07/15 18:30:50     49s] Capacitance Scaling Factor   : 1.00000 1.00000 
[07/15 18:30:50     49s] Resistance Scaling Factor    : 1.00000 1.00000 
[07/15 18:30:50     49s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[07/15 18:30:50     49s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[07/15 18:30:50     49s] Shrink Factor                : 1.00000
[07/15 18:30:50     49s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/15 18:30:50     49s] Using capacitance table file ...
[07/15 18:30:50     49s] 
[07/15 18:30:50     49s] Trim Metal Layers:
[07/15 18:30:50     49s] LayerId::1 widthSet size::4
[07/15 18:30:50     49s] LayerId::2 widthSet size::4
[07/15 18:30:50     49s] LayerId::3 widthSet size::4
[07/15 18:30:50     49s] LayerId::4 widthSet size::4
[07/15 18:30:50     49s] LayerId::5 widthSet size::4
[07/15 18:30:50     49s] LayerId::6 widthSet size::2
[07/15 18:30:50     49s] Updating RC grid for preRoute extraction ...
[07/15 18:30:50     49s] eee: pegSigSF::1.070000
[07/15 18:30:50     49s] Initializing multi-corner capacitance tables ... 
[07/15 18:30:50     49s] Initializing multi-corner resistance tables ...
[07/15 18:30:50     49s] eee: l::1 avDens::0.108776 usedTrk::522.126518 availTrk::4800.000000 sigTrk::522.126518
[07/15 18:30:50     49s] eee: l::2 avDens::0.142710 usedTrk::639.341566 availTrk::4480.000000 sigTrk::639.341566
[07/15 18:30:50     49s] eee: l::3 avDens::0.163999 usedTrk::616.637498 availTrk::3760.000000 sigTrk::616.637498
[07/15 18:30:50     49s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:30:50     49s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:30:50     49s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:30:50     49s] {RT max_rc 0 3 3 0}
[07/15 18:30:50     49s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.000000 newSi=0.001600 wHLS=0.000000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/15 18:30:50     49s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1937.219M)
[07/15 18:30:50     49s] All LLGs are deleted
[07/15 18:30:50     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:50     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:50     49s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1937.2M, EPOCH TIME: 1721082650.782497
[07/15 18:30:50     49s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1937.2M, EPOCH TIME: 1721082650.782595
[07/15 18:30:50     49s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1937.2M, EPOCH TIME: 1721082650.782817
[07/15 18:30:50     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:50     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:50     49s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1937.2M, EPOCH TIME: 1721082650.783018
[07/15 18:30:50     49s] Max number of tech site patterns supported in site array is 256.
[07/15 18:30:50     49s] Core basic site is core_ji3v
[07/15 18:30:50     49s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1937.2M, EPOCH TIME: 1721082650.791861
[07/15 18:30:50     49s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 18:30:50     49s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 18:30:50     49s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1937.2M, EPOCH TIME: 1721082650.792029
[07/15 18:30:50     49s] Fast DP-INIT is on for default
[07/15 18:30:50     49s] Atter site array init, number of instance map data is 0.
[07/15 18:30:50     49s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:1937.2M, EPOCH TIME: 1721082650.792440
[07/15 18:30:50     49s] 
[07/15 18:30:50     49s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:30:50     49s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:1937.2M, EPOCH TIME: 1721082650.792706
[07/15 18:30:50     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:50     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:50     49s] Starting delay calculation for Setup views
[07/15 18:30:50     49s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/15 18:30:50     49s] #################################################################################
[07/15 18:30:50     49s] # Design Stage: PreRoute
[07/15 18:30:50     49s] # Design Name: aska_dig
[07/15 18:30:50     49s] # Design Mode: 180nm
[07/15 18:30:50     49s] # Analysis Mode: MMMC Non-OCV 
[07/15 18:30:50     49s] # Parasitics Mode: No SPEF/RCDB 
[07/15 18:30:50     49s] # Signoff Settings: SI Off 
[07/15 18:30:50     49s] #################################################################################
[07/15 18:30:50     49s] Calculate delays in BcWc mode...
[07/15 18:30:50     49s] Topological Sorting (REAL = 0:00:00.0, MEM = 1941.2M, InitMEM = 1941.2M)
[07/15 18:30:50     49s] Start delay calculation (fullDC) (1 T). (MEM=1941.24)
[07/15 18:30:50     49s] *** Calculating scaling factor for slow_liberty libraries using the default operating condition of each library.
[07/15 18:30:50     49s] End AAE Lib Interpolated Model. (MEM=1952.76 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:30:50     49s] Total number of fetched objects 1201
[07/15 18:30:51     49s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:01.0)
[07/15 18:30:51     49s] End delay calculation. (MEM=2003.53 CPU=0:00:00.1 REAL=0:00:01.0)
[07/15 18:30:51     49s] End delay calculation (fullDC). (MEM=2003.53 CPU=0:00:00.2 REAL=0:00:01.0)
[07/15 18:30:51     49s] *** CDM Built up (cpu=0:00:00.2  real=0:00:01.0  mem= 2003.5M) ***
[07/15 18:30:51     49s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:00:49.6 mem=2003.5M)
[07/15 18:30:51     49s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -75.389 |
|           TNS (ns):|-26854.1 |
|    Violating Paths:|   431   |
|          All Paths:|   772   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     32 (32)      |   -5.524   |     32 (32)      |
|   max_tran     |     32 (549)     |  -72.154   |     32 (549)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2019.5M, EPOCH TIME: 1721082651.058728
[07/15 18:30:51     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:51     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:51     49s] 
[07/15 18:30:51     49s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:30:51     49s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2019.5M, EPOCH TIME: 1721082651.067772
[07/15 18:30:51     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:51     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:51     49s] Density: 59.256%
------------------------------------------------------------------

[07/15 18:30:51     49s] **optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1482.3M, totSessionCpu=0:00:50 **
[07/15 18:30:51     49s] *** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.7/0:00:01.7 (1.0), totSession cpu/real = 0:00:49.7/0:13:17.5 (0.1), mem = 1958.5M
[07/15 18:30:51     49s] 
[07/15 18:30:51     49s] =============================================================================================
[07/15 18:30:51     49s]  Step TAT Report : InitOpt #1 / place_opt_design #1                             21.18-s099_1
[07/15 18:30:51     49s] =============================================================================================
[07/15 18:30:51     49s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:30:51     49s] ---------------------------------------------------------------------------------------------
[07/15 18:30:51     49s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:30:51     49s] [ OptSummaryReport       ]      1   0:00:00.0  (   1.4 % )     0:00:00.3 /  0:00:00.3    1.0
[07/15 18:30:51     49s] [ DrvReport              ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.9
[07/15 18:30:51     49s] [ CellServerInit         ]      3   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:30:51     49s] [ LibAnalyzerInit        ]      2   0:00:01.3  (  72.2 % )     0:00:01.3 /  0:00:01.3    1.0
[07/15 18:30:51     49s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:30:51     49s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:30:51     49s] [ EarlyGlobalRoute       ]      1   0:00:00.1  (   3.9 % )     0:00:00.1 /  0:00:00.1    0.9
[07/15 18:30:51     49s] [ ExtractRC              ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    1.1
[07/15 18:30:51     49s] [ TimingUpdate           ]      1   0:00:00.0  (   2.9 % )     0:00:00.2 /  0:00:00.3    1.0
[07/15 18:30:51     49s] [ FullDelayCalc          ]      1   0:00:00.2  (  11.3 % )     0:00:00.2 /  0:00:00.2    1.0
[07/15 18:30:51     49s] [ TimingReport           ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:30:51     49s] [ MISC                   ]          0:00:00.1  (   5.3 % )     0:00:00.1 /  0:00:00.1    0.9
[07/15 18:30:51     49s] ---------------------------------------------------------------------------------------------
[07/15 18:30:51     49s]  InitOpt #1 TOTAL                   0:00:01.7  ( 100.0 % )     0:00:01.7 /  0:00:01.7    1.0
[07/15 18:30:51     49s] ---------------------------------------------------------------------------------------------
[07/15 18:30:51     49s] 
[07/15 18:30:51     49s] ** INFO : this run is activating medium effort placeOptDesign flow
[07/15 18:30:51     49s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/15 18:30:51     49s] ### Creating PhyDesignMc. totSessionCpu=0:00:49.7 mem=1958.5M
[07/15 18:30:51     49s] OPERPROF: Starting DPlace-Init at level 1, MEM:1958.5M, EPOCH TIME: 1721082651.071537
[07/15 18:30:51     49s] Processing tracks to init pin-track alignment.
[07/15 18:30:51     49s] z: 2, totalTracks: 1
[07/15 18:30:51     49s] z: 4, totalTracks: 1
[07/15 18:30:51     49s] z: 6, totalTracks: 1
[07/15 18:30:51     49s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:30:51     49s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1958.5M, EPOCH TIME: 1721082651.072684
[07/15 18:30:51     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:51     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:51     49s] 
[07/15 18:30:51     49s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:30:51     49s] OPERPROF:     Starting CMU at level 3, MEM:1958.5M, EPOCH TIME: 1721082651.081496
[07/15 18:30:51     49s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1958.5M, EPOCH TIME: 1721082651.081603
[07/15 18:30:51     49s] 
[07/15 18:30:51     49s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 18:30:51     49s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:1958.5M, EPOCH TIME: 1721082651.081759
[07/15 18:30:51     49s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1958.5M, EPOCH TIME: 1721082651.081802
[07/15 18:30:51     49s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1958.5M, EPOCH TIME: 1721082651.081929
[07/15 18:30:51     49s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1958.5MB).
[07/15 18:30:51     49s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:1958.5M, EPOCH TIME: 1721082651.082095
[07/15 18:30:51     49s] TotalInstCnt at PhyDesignMc Initialization: 1167
[07/15 18:30:51     49s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:49.7 mem=1958.5M
[07/15 18:30:51     49s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1958.5M, EPOCH TIME: 1721082651.083172
[07/15 18:30:51     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:51     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:51     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:51     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:51     49s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.002, MEM:1958.5M, EPOCH TIME: 1721082651.084902
[07/15 18:30:51     49s] TotalInstCnt at PhyDesignMc Destruction: 1167
[07/15 18:30:51     49s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/15 18:30:51     49s] ### Creating PhyDesignMc. totSessionCpu=0:00:49.7 mem=1958.5M
[07/15 18:30:51     49s] OPERPROF: Starting DPlace-Init at level 1, MEM:1958.5M, EPOCH TIME: 1721082651.085212
[07/15 18:30:51     49s] Processing tracks to init pin-track alignment.
[07/15 18:30:51     49s] z: 2, totalTracks: 1
[07/15 18:30:51     49s] z: 4, totalTracks: 1
[07/15 18:30:51     49s] z: 6, totalTracks: 1
[07/15 18:30:51     49s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:30:51     49s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1958.5M, EPOCH TIME: 1721082651.086255
[07/15 18:30:51     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:51     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:51     49s] 
[07/15 18:30:51     49s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:30:51     49s] OPERPROF:     Starting CMU at level 3, MEM:1958.5M, EPOCH TIME: 1721082651.095100
[07/15 18:30:51     49s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1958.5M, EPOCH TIME: 1721082651.095207
[07/15 18:30:51     49s] 
[07/15 18:30:51     49s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 18:30:51     49s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:1958.5M, EPOCH TIME: 1721082651.095364
[07/15 18:30:51     49s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1958.5M, EPOCH TIME: 1721082651.095435
[07/15 18:30:51     49s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1958.5M, EPOCH TIME: 1721082651.095551
[07/15 18:30:51     49s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1958.5MB).
[07/15 18:30:51     49s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:1958.5M, EPOCH TIME: 1721082651.095715
[07/15 18:30:51     49s] TotalInstCnt at PhyDesignMc Initialization: 1167
[07/15 18:30:51     49s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:49.7 mem=1958.5M
[07/15 18:30:51     49s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1958.5M, EPOCH TIME: 1721082651.096682
[07/15 18:30:51     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:51     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:51     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:51     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:51     49s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:1958.5M, EPOCH TIME: 1721082651.098347
[07/15 18:30:51     49s] TotalInstCnt at PhyDesignMc Destruction: 1167
[07/15 18:30:51     49s] *** Starting optimizing excluded clock nets MEM= 1958.5M) ***
[07/15 18:30:51     49s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1958.5M) ***
[07/15 18:30:51     49s] GigaOpt Checkpoint: Internal congRefineRouteType -preCTS -congThreshold 0.001 -rescheduleForCongestion  -aggressiveCongestionMode  -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence 
[07/15 18:30:51     49s] Begin: GigaOpt Route Type Constraints Refinement
[07/15 18:30:51     49s] *** CongRefineRouteType #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:49.7/0:13:17.6 (0.1), mem = 1958.5M
[07/15 18:30:51     49s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31913.1
[07/15 18:30:51     49s] ### Creating RouteCongInterface, started
[07/15 18:30:51     49s] ### Creating TopoMgr, started
[07/15 18:30:51     49s] ### Creating TopoMgr, finished
[07/15 18:30:51     49s] #optDebug: Start CG creation (mem=1958.5M)
[07/15 18:30:51     49s]  ...initializing CG  maxDriveDist 2849.668000 stdCellHgt 4.480000 defLenToSkip 31.360000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 284.966000 
[07/15 18:30:51     49s] (cpu=0:00:00.0, mem=2017.9M)
[07/15 18:30:51     49s]  ...processing cgPrt (cpu=0:00:00.0, mem=2017.9M)
[07/15 18:30:51     49s]  ...processing cgEgp (cpu=0:00:00.0, mem=2017.9M)
[07/15 18:30:51     49s]  ...processing cgPbk (cpu=0:00:00.0, mem=2017.9M)
[07/15 18:30:51     49s]  ...processing cgNrb(cpu=0:00:00.0, mem=2017.9M)
[07/15 18:30:51     49s]  ...processing cgObs (cpu=0:00:00.0, mem=2017.9M)
[07/15 18:30:51     49s]  ...processing cgCon (cpu=0:00:00.0, mem=2017.9M)
[07/15 18:30:51     49s]  ...processing cgPdm (cpu=0:00:00.0, mem=2017.9M)
[07/15 18:30:51     49s] #optDebug: Finish CG creation (cpu=0:00:00.0, mem=2017.9M)
[07/15 18:30:51     49s] 
[07/15 18:30:51     49s] #optDebug:  {2, 1.000, 0.8500} {3, 0.500, 0.8500} 
[07/15 18:30:51     49s] 
[07/15 18:30:51     49s] #optDebug: {0, 1.000}
[07/15 18:30:51     49s] ### Creating RouteCongInterface, finished
[07/15 18:30:51     49s] Updated routing constraints on 0 nets.
[07/15 18:30:51     49s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31913.1
[07/15 18:30:51     49s] Bottom Preferred Layer:
[07/15 18:30:51     49s]     None
[07/15 18:30:51     49s] Via Pillar Rule:
[07/15 18:30:51     49s]     None
[07/15 18:30:51     49s] *** CongRefineRouteType #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.9), totSession cpu/real = 0:00:49.7/0:13:17.6 (0.1), mem = 2017.9M
[07/15 18:30:51     49s] 
[07/15 18:30:51     49s] =============================================================================================
[07/15 18:30:51     49s]  Step TAT Report : CongRefineRouteType #1 / place_opt_design #1                 21.18-s099_1
[07/15 18:30:51     49s] =============================================================================================
[07/15 18:30:51     49s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:30:51     49s] ---------------------------------------------------------------------------------------------
[07/15 18:30:51     49s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  97.0 % )     0:00:00.0 /  0:00:00.0    1.0
[07/15 18:30:51     49s] [ MISC                   ]          0:00:00.0  (   3.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:30:51     49s] ---------------------------------------------------------------------------------------------
[07/15 18:30:51     49s]  CongRefineRouteType #1 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.9
[07/15 18:30:51     49s] ---------------------------------------------------------------------------------------------
[07/15 18:30:51     49s] 
[07/15 18:30:51     49s] End: GigaOpt Route Type Constraints Refinement
[07/15 18:30:51     49s] The useful skew maximum allowed delay set by user is: 1
[07/15 18:30:51     49s] Deleting Lib Analyzer.
[07/15 18:30:51     49s] *** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:49.8/0:13:17.7 (0.1), mem = 2017.9M
[07/15 18:30:51     49s] Info: 2 clock nets excluded from IPO operation.
[07/15 18:30:51     49s] ### Creating LA Mngr. totSessionCpu=0:00:49.8 mem=2017.9M
[07/15 18:30:51     49s] ### Creating LA Mngr, finished. totSessionCpu=0:00:49.8 mem=2017.9M
[07/15 18:30:51     49s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[07/15 18:30:51     49s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31913.2
[07/15 18:30:51     49s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/15 18:30:51     49s] ### Creating PhyDesignMc. totSessionCpu=0:00:49.8 mem=2017.9M
[07/15 18:30:51     49s] OPERPROF: Starting DPlace-Init at level 1, MEM:2017.9M, EPOCH TIME: 1721082651.204594
[07/15 18:30:51     49s] Processing tracks to init pin-track alignment.
[07/15 18:30:51     49s] z: 2, totalTracks: 1
[07/15 18:30:51     49s] z: 4, totalTracks: 1
[07/15 18:30:51     49s] z: 6, totalTracks: 1
[07/15 18:30:51     49s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:30:51     49s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2017.9M, EPOCH TIME: 1721082651.205821
[07/15 18:30:51     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:51     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:51     49s] 
[07/15 18:30:51     49s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:30:51     49s] OPERPROF:     Starting CMU at level 3, MEM:2017.9M, EPOCH TIME: 1721082651.214762
[07/15 18:30:51     49s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2017.9M, EPOCH TIME: 1721082651.214870
[07/15 18:30:51     49s] 
[07/15 18:30:51     49s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 18:30:51     49s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2017.9M, EPOCH TIME: 1721082651.215023
[07/15 18:30:51     49s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2017.9M, EPOCH TIME: 1721082651.215066
[07/15 18:30:51     49s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2017.9M, EPOCH TIME: 1721082651.215194
[07/15 18:30:51     49s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2017.9MB).
[07/15 18:30:51     49s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:2017.9M, EPOCH TIME: 1721082651.215386
[07/15 18:30:51     49s] TotalInstCnt at PhyDesignMc Initialization: 1167
[07/15 18:30:51     49s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:49.8 mem=2017.9M
[07/15 18:30:51     49s] 
[07/15 18:30:51     49s] Footprint cell information for calculating maxBufDist
[07/15 18:30:51     49s] *info: There are 9 candidate Buffer cells
[07/15 18:30:51     49s] *info: There are 9 candidate Inverter cells
[07/15 18:30:51     49s] 
[07/15 18:30:51     49s] #optDebug: Start CG creation (mem=2017.9M)
[07/15 18:30:51     49s]  ...initializing CG  maxDriveDist -0.001000 stdCellHgt 4.480000 defLenToSkip 31.360000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 31.360000 
[07/15 18:30:51     49s] (cpu=0:00:00.0, mem=2017.9M)
[07/15 18:30:51     49s]  ...processing cgPrt (cpu=0:00:00.0, mem=2017.9M)
[07/15 18:30:51     49s]  ...processing cgEgp (cpu=0:00:00.0, mem=2017.9M)
[07/15 18:30:51     49s]  ...processing cgPbk (cpu=0:00:00.0, mem=2017.9M)
[07/15 18:30:51     49s]  ...processing cgNrb(cpu=0:00:00.0, mem=2017.9M)
[07/15 18:30:51     49s]  ...processing cgObs (cpu=0:00:00.0, mem=2017.9M)
[07/15 18:30:51     49s]  ...processing cgCon (cpu=0:00:00.0, mem=2017.9M)
[07/15 18:30:51     49s]  ...processing cgPdm (cpu=0:00:00.0, mem=2017.9M)
[07/15 18:30:51     49s] #optDebug: Finish CG creation (cpu=0:00:00.0, mem=2017.9M)
[07/15 18:30:51     49s] ### Creating RouteCongInterface, started
[07/15 18:30:51     49s] 
[07/15 18:30:51     49s] Creating Lib Analyzer ...
[07/15 18:30:51     49s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[07/15 18:30:51     49s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[07/15 18:30:51     49s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[07/15 18:30:51     49s] 
[07/15 18:30:51     49s] {RT max_rc 0 3 3 0}
[07/15 18:30:51     50s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:50.5 mem=2017.9M
[07/15 18:30:51     50s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:50.5 mem=2017.9M
[07/15 18:30:51     50s] Creating Lib Analyzer, finished. 
[07/15 18:30:51     50s] 
[07/15 18:30:51     50s] #optDebug:  {2, 1.000, 0.8500} {3, 0.500, 0.8500} 
[07/15 18:30:51     50s] 
[07/15 18:30:51     50s] #optDebug: {0, 1.000}
[07/15 18:30:51     50s] ### Creating RouteCongInterface, finished
[07/15 18:30:51     50s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2056.1M, EPOCH TIME: 1721082651.960356
[07/15 18:30:51     50s] Found 0 hard placement blockage before merging.
[07/15 18:30:51     50s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2056.1M, EPOCH TIME: 1721082651.960474
[07/15 18:30:51     50s] 
[07/15 18:30:51     50s] Netlist preparation processing... 
[07/15 18:30:51     50s] Removed 0 instance
[07/15 18:30:51     50s] *info: Marking 0 isolation instances dont touch
[07/15 18:30:51     50s] *info: Marking 0 level shifter instances dont touch
[07/15 18:30:51     50s] Deleting 0 temporary hard placement blockage(s).
[07/15 18:30:51     50s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2072.1M, EPOCH TIME: 1721082651.964380
[07/15 18:30:51     50s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1167).
[07/15 18:30:51     50s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:51     50s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:51     50s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:51     50s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.002, MEM:2005.1M, EPOCH TIME: 1721082651.966495
[07/15 18:30:51     50s] TotalInstCnt at PhyDesignMc Destruction: 1167
[07/15 18:30:51     50s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31913.2
[07/15 18:30:51     50s] *** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:00:50.6/0:13:18.4 (0.1), mem = 2005.1M
[07/15 18:30:51     50s] 
[07/15 18:30:51     50s] =============================================================================================
[07/15 18:30:51     50s]  Step TAT Report : SimplifyNetlist #1 / place_opt_design #1                     21.18-s099_1
[07/15 18:30:51     50s] =============================================================================================
[07/15 18:30:51     50s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:30:51     50s] ---------------------------------------------------------------------------------------------
[07/15 18:30:51     50s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  76.1 % )     0:00:00.6 /  0:00:00.6    1.0
[07/15 18:30:51     50s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:30:51     50s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    1.4
[07/15 18:30:51     50s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:30:51     50s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.5 % )     0:00:00.6 /  0:00:00.6    1.0
[07/15 18:30:51     50s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   9.0 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:30:51     50s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:30:51     50s] [ TimingUpdate           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:30:51     50s] [ MISC                   ]          0:00:00.1  (  12.3 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:30:51     50s] ---------------------------------------------------------------------------------------------
[07/15 18:30:51     50s]  SimplifyNetlist #1 TOTAL           0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.8    1.0
[07/15 18:30:51     50s] ---------------------------------------------------------------------------------------------
[07/15 18:30:51     50s] 
[07/15 18:30:51     50s] Deleting Lib Analyzer.
[07/15 18:30:51     50s] Begin: GigaOpt high fanout net optimization
[07/15 18:30:51     50s] GigaOpt HFN: use maxLocalDensity 1.2
[07/15 18:30:51     50s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[07/15 18:30:51     50s] *** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:50.6/0:13:18.5 (0.1), mem = 2005.1M
[07/15 18:30:51     50s] Info: 2 clock nets excluded from IPO operation.
[07/15 18:30:51     50s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31913.3
[07/15 18:30:51     50s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/15 18:30:51     50s] ### Creating PhyDesignMc. totSessionCpu=0:00:50.6 mem=2005.1M
[07/15 18:30:51     50s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/15 18:30:51     50s] OPERPROF: Starting DPlace-Init at level 1, MEM:2005.1M, EPOCH TIME: 1721082651.983609
[07/15 18:30:51     50s] Processing tracks to init pin-track alignment.
[07/15 18:30:51     50s] z: 2, totalTracks: 1
[07/15 18:30:51     50s] z: 4, totalTracks: 1
[07/15 18:30:51     50s] z: 6, totalTracks: 1
[07/15 18:30:51     50s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:30:51     50s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2005.1M, EPOCH TIME: 1721082651.984842
[07/15 18:30:51     50s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:51     50s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:51     50s] 
[07/15 18:30:51     50s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:30:51     50s] OPERPROF:     Starting CMU at level 3, MEM:2005.1M, EPOCH TIME: 1721082651.993775
[07/15 18:30:51     50s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2005.1M, EPOCH TIME: 1721082651.993884
[07/15 18:30:51     50s] 
[07/15 18:30:51     50s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 18:30:51     50s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.009, MEM:2005.1M, EPOCH TIME: 1721082651.994043
[07/15 18:30:51     50s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2005.1M, EPOCH TIME: 1721082651.994086
[07/15 18:30:51     50s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2005.1M, EPOCH TIME: 1721082651.994204
[07/15 18:30:51     50s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2005.1MB).
[07/15 18:30:51     50s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:2005.1M, EPOCH TIME: 1721082651.994376
[07/15 18:30:51     50s] TotalInstCnt at PhyDesignMc Initialization: 1167
[07/15 18:30:51     50s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:50.6 mem=2005.1M
[07/15 18:30:51     50s] ### Creating RouteCongInterface, started
[07/15 18:30:51     50s] 
[07/15 18:30:51     50s] Creating Lib Analyzer ...
[07/15 18:30:52     50s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[07/15 18:30:52     50s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[07/15 18:30:52     50s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[07/15 18:30:52     50s] 
[07/15 18:30:52     50s] {RT max_rc 0 3 3 0}
[07/15 18:30:52     51s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:51.2 mem=2005.1M
[07/15 18:30:52     51s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:51.2 mem=2005.1M
[07/15 18:30:52     51s] Creating Lib Analyzer, finished. 
[07/15 18:30:52     51s] 
[07/15 18:30:52     51s] #optDebug:  {2, 1.000, 0.8500} {3, 0.500, 0.8390} 
[07/15 18:30:52     51s] 
[07/15 18:30:52     51s] #optDebug: {0, 1.000}
[07/15 18:30:52     51s] ### Creating RouteCongInterface, finished
[07/15 18:30:52     51s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/15 18:30:52     51s] Total-nets :: 1201, Stn-nets :: 0, ratio :: 0 %, Total-len 53540.7, Stn-len 0
[07/15 18:30:52     51s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2043.2M, EPOCH TIME: 1721082652.678453
[07/15 18:30:52     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:52     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:52     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:52     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:52     51s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2005.2M, EPOCH TIME: 1721082652.680298
[07/15 18:30:52     51s] TotalInstCnt at PhyDesignMc Destruction: 1167
[07/15 18:30:52     51s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31913.3
[07/15 18:30:52     51s] *** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:00:51.3/0:13:19.2 (0.1), mem = 2005.2M
[07/15 18:30:52     51s] 
[07/15 18:30:52     51s] =============================================================================================
[07/15 18:30:52     51s]  Step TAT Report : DrvOpt #1 / place_opt_design #1                              21.18-s099_1
[07/15 18:30:52     51s] =============================================================================================
[07/15 18:30:52     51s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:30:52     51s] ---------------------------------------------------------------------------------------------
[07/15 18:30:52     51s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  84.6 % )     0:00:00.6 /  0:00:00.6    1.0
[07/15 18:30:52     51s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:30:52     51s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    1.4
[07/15 18:30:52     51s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.5 % )     0:00:00.6 /  0:00:00.6    1.0
[07/15 18:30:52     51s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:30:52     51s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:30:52     51s] [ MISC                   ]          0:00:00.1  (  12.8 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:30:52     51s] ---------------------------------------------------------------------------------------------
[07/15 18:30:52     51s]  DrvOpt #1 TOTAL                    0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.0
[07/15 18:30:52     51s] ---------------------------------------------------------------------------------------------
[07/15 18:30:52     51s] 
[07/15 18:30:52     51s] GigaOpt HFN: restore maxLocalDensity to 0.98
[07/15 18:30:52     51s] End: GigaOpt high fanout net optimization
[07/15 18:30:52     51s] Begin: GigaOpt DRV Optimization
[07/15 18:30:52     51s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[07/15 18:30:52     51s] *** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:51.3/0:13:19.2 (0.1), mem = 2005.2M
[07/15 18:30:52     51s] Info: 2 clock nets excluded from IPO operation.
[07/15 18:30:52     51s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31913.4
[07/15 18:30:52     51s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/15 18:30:52     51s] ### Creating PhyDesignMc. totSessionCpu=0:00:51.3 mem=2005.2M
[07/15 18:30:52     51s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/15 18:30:52     51s] OPERPROF: Starting DPlace-Init at level 1, MEM:2005.2M, EPOCH TIME: 1721082652.683044
[07/15 18:30:52     51s] Processing tracks to init pin-track alignment.
[07/15 18:30:52     51s] z: 2, totalTracks: 1
[07/15 18:30:52     51s] z: 4, totalTracks: 1
[07/15 18:30:52     51s] z: 6, totalTracks: 1
[07/15 18:30:52     51s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:30:52     51s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2005.2M, EPOCH TIME: 1721082652.684436
[07/15 18:30:52     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:52     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:52     51s] 
[07/15 18:30:52     51s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:30:52     51s] OPERPROF:     Starting CMU at level 3, MEM:2005.2M, EPOCH TIME: 1721082652.693673
[07/15 18:30:52     51s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2005.2M, EPOCH TIME: 1721082652.693806
[07/15 18:30:52     51s] 
[07/15 18:30:52     51s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 18:30:52     51s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2005.2M, EPOCH TIME: 1721082652.693964
[07/15 18:30:52     51s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2005.2M, EPOCH TIME: 1721082652.694007
[07/15 18:30:52     51s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2005.2M, EPOCH TIME: 1721082652.694151
[07/15 18:30:52     51s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2005.2MB).
[07/15 18:30:52     51s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:2005.2M, EPOCH TIME: 1721082652.694327
[07/15 18:30:52     51s] TotalInstCnt at PhyDesignMc Initialization: 1167
[07/15 18:30:52     51s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:51.3 mem=2005.2M
[07/15 18:30:52     51s] ### Creating RouteCongInterface, started
[07/15 18:30:52     51s] 
[07/15 18:30:52     51s] #optDebug:  {2, 1.000, 0.8500} {3, 0.500, 0.8390} 
[07/15 18:30:52     51s] 
[07/15 18:30:52     51s] #optDebug: {0, 1.000}
[07/15 18:30:52     51s] ### Creating RouteCongInterface, finished
[07/15 18:30:52     51s] [GPS-DRV] Optimizer parameters ============================= 
[07/15 18:30:52     51s] [GPS-DRV] maxDensity (design): 0.95
[07/15 18:30:52     51s] [GPS-DRV] maxLocalDensity: 1.2
[07/15 18:30:52     51s] [GPS-DRV] MaxBufDistForPlaceBlk: 896 Microns
[07/15 18:30:52     51s] [GPS-DRV] All active and enabled setup views
[07/15 18:30:52     51s] [GPS-DRV]     slow_functional_mode
[07/15 18:30:52     51s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[07/15 18:30:52     51s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[07/15 18:30:52     51s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[07/15 18:30:52     51s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[07/15 18:30:52     51s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[07/15 18:30:52     51s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2062.5M, EPOCH TIME: 1721082652.786377
[07/15 18:30:52     51s] Found 0 hard placement blockage before merging.
[07/15 18:30:52     51s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2062.5M, EPOCH TIME: 1721082652.786496
[07/15 18:30:52     51s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/15 18:30:52     51s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[07/15 18:30:52     51s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/15 18:30:52     51s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[07/15 18:30:52     51s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/15 18:30:52     51s] Info: violation cost 12991.085938 (cap = 64.606255, tran = 12920.479492, len = 0.000000, fanout load = 0.000000, fanout count = 6.000000, glitch 0.000000)
[07/15 18:30:52     51s] |    34|   583|   -73.40|    36|    36|    -5.61|     0|     0|     0|     0|   -75.39|-26854.14|       0|       0|       0| 59.26%|          |         |
[07/15 18:30:53     51s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/15 18:30:53     51s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|   -11.02|  -388.25|      39|       0|       6| 60.11%| 0:00:01.0|  2104.5M|
[07/15 18:30:53     51s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/15 18:30:53     51s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|   -11.02|  -388.25|       0|       0|       0| 60.11%| 0:00:00.0|  2104.5M|
[07/15 18:30:53     51s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/15 18:30:53     51s] 
[07/15 18:30:53     51s] *** Finish DRV Fixing (cpu=0:00:00.3 real=0:00:01.0 mem=2104.5M) ***
[07/15 18:30:53     51s] 
[07/15 18:30:53     51s] Deleting 0 temporary hard placement blockage(s).
[07/15 18:30:53     51s] Total-nets :: 1240, Stn-nets :: 0, ratio :: 0 %, Total-len 53551.1, Stn-len 0
[07/15 18:30:53     51s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2085.5M, EPOCH TIME: 1721082653.068900
[07/15 18:30:53     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1206).
[07/15 18:30:53     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:53     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:53     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:53     51s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2028.5M, EPOCH TIME: 1721082653.071029
[07/15 18:30:53     51s] TotalInstCnt at PhyDesignMc Destruction: 1206
[07/15 18:30:53     51s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31913.4
[07/15 18:30:53     51s] *** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:00:51.7/0:13:19.5 (0.1), mem = 2028.5M
[07/15 18:30:53     51s] 
[07/15 18:30:53     51s] =============================================================================================
[07/15 18:30:53     51s]  Step TAT Report : DrvOpt #2 / place_opt_design #1                              21.18-s099_1
[07/15 18:30:53     51s] =============================================================================================
[07/15 18:30:53     51s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:30:53     51s] ---------------------------------------------------------------------------------------------
[07/15 18:30:53     51s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:30:53     51s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:30:53     51s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   3.9 % )     0:00:00.0 /  0:00:00.0    1.3
[07/15 18:30:53     51s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:30:53     51s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:30:53     51s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:30:53     51s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.3 /  0:00:00.3    1.0
[07/15 18:30:53     51s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.3 % )     0:00:00.3 /  0:00:00.3    1.0
[07/15 18:30:53     51s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:30:53     51s] [ OptEval                ]      3   0:00:00.1  (  18.4 % )     0:00:00.1 /  0:00:00.1    1.1
[07/15 18:30:53     51s] [ OptCommit              ]      3   0:00:00.0  (   3.3 % )     0:00:00.0 /  0:00:00.0    0.8
[07/15 18:30:53     51s] [ PostCommitDelayUpdate  ]      3   0:00:00.0  (   2.2 % )     0:00:00.2 /  0:00:00.1    1.0
[07/15 18:30:53     51s] [ IncrDelayCalc          ]     21   0:00:00.1  (  37.0 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:30:53     51s] [ DrvFindVioNets         ]      3   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:30:53     51s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:30:53     51s] [ IncrTimingUpdate       ]      3   0:00:00.0  (   6.7 % )     0:00:00.0 /  0:00:00.0    0.8
[07/15 18:30:53     51s] [ MISC                   ]          0:00:00.1  (  23.2 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:30:53     51s] ---------------------------------------------------------------------------------------------
[07/15 18:30:53     51s]  DrvOpt #2 TOTAL                    0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.0
[07/15 18:30:53     51s] ---------------------------------------------------------------------------------------------
[07/15 18:30:53     51s] 
[07/15 18:30:53     51s] End: GigaOpt DRV Optimization
[07/15 18:30:53     51s] GigaOpt DRV: restore maxLocalDensity to 0.98
[07/15 18:30:53     51s] **optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1528.9M, totSessionCpu=0:00:52 **
[07/15 18:30:53     51s] 
[07/15 18:30:53     51s] Active setup views:
[07/15 18:30:53     51s]  slow_functional_mode
[07/15 18:30:53     51s]   Dominating endpoints: 0
[07/15 18:30:53     51s]   Dominating TNS: -0.000
[07/15 18:30:53     51s] 
[07/15 18:30:53     51s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[07/15 18:30:53     51s] Deleting Lib Analyzer.
[07/15 18:30:53     51s] Begin: GigaOpt Global Optimization
[07/15 18:30:53     51s] *info: use new DP (enabled)
[07/15 18:30:53     51s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[07/15 18:30:53     51s] Info: 2 clock nets excluded from IPO operation.
[07/15 18:30:53     51s] *** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:51.7/0:13:19.6 (0.1), mem = 2066.6M
[07/15 18:30:53     51s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31913.5
[07/15 18:30:53     51s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/15 18:30:53     51s] ### Creating PhyDesignMc. totSessionCpu=0:00:51.7 mem=2066.6M
[07/15 18:30:53     51s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/15 18:30:53     51s] OPERPROF: Starting DPlace-Init at level 1, MEM:2066.6M, EPOCH TIME: 1721082653.092354
[07/15 18:30:53     51s] Processing tracks to init pin-track alignment.
[07/15 18:30:53     51s] z: 2, totalTracks: 1
[07/15 18:30:53     51s] z: 4, totalTracks: 1
[07/15 18:30:53     51s] z: 6, totalTracks: 1
[07/15 18:30:53     51s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:30:53     51s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2066.6M, EPOCH TIME: 1721082653.093695
[07/15 18:30:53     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:53     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:53     51s] 
[07/15 18:30:53     51s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:30:53     51s] OPERPROF:     Starting CMU at level 3, MEM:2066.6M, EPOCH TIME: 1721082653.102811
[07/15 18:30:53     51s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2066.6M, EPOCH TIME: 1721082653.102972
[07/15 18:30:53     51s] 
[07/15 18:30:53     51s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 18:30:53     51s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2066.6M, EPOCH TIME: 1721082653.103136
[07/15 18:30:53     51s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2066.6M, EPOCH TIME: 1721082653.103179
[07/15 18:30:53     51s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2066.6M, EPOCH TIME: 1721082653.103311
[07/15 18:30:53     51s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2066.6MB).
[07/15 18:30:53     51s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:2066.6M, EPOCH TIME: 1721082653.103514
[07/15 18:30:53     51s] TotalInstCnt at PhyDesignMc Initialization: 1206
[07/15 18:30:53     51s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:51.7 mem=2066.6M
[07/15 18:30:53     51s] ### Creating RouteCongInterface, started
[07/15 18:30:53     51s] 
[07/15 18:30:53     51s] Creating Lib Analyzer ...
[07/15 18:30:53     51s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[07/15 18:30:53     51s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[07/15 18:30:53     51s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[07/15 18:30:53     51s] 
[07/15 18:30:53     51s] {RT max_rc 0 3 3 0}
[07/15 18:30:53     52s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:52.3 mem=2066.6M
[07/15 18:30:53     52s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:52.3 mem=2066.6M
[07/15 18:30:53     52s] Creating Lib Analyzer, finished. 
[07/15 18:30:53     52s] 
[07/15 18:30:53     52s] #optDebug:  {2, 1.000, 0.8500} {3, 0.500, 0.8500} 
[07/15 18:30:53     52s] 
[07/15 18:30:53     52s] #optDebug: {0, 1.000}
[07/15 18:30:53     52s] ### Creating RouteCongInterface, finished
[07/15 18:30:53     52s] *info: 2 clock nets excluded
[07/15 18:30:53     52s] *info: 25 no-driver nets excluded.
[07/15 18:30:53     52s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2085.7M, EPOCH TIME: 1721082653.805499
[07/15 18:30:53     52s] Found 0 hard placement blockage before merging.
[07/15 18:30:53     52s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2085.7M, EPOCH TIME: 1721082653.805586
[07/15 18:30:53     52s] ** GigaOpt Global Opt WNS Slack -11.020  TNS Slack -388.248 
[07/15 18:30:53     52s] +--------+--------+---------+------------+--------+--------------------+---------+---------------------------------+
[07/15 18:30:53     52s] |  WNS   |  TNS   | Density |    Real    |  Mem   |     Worst View     |Pathgroup|            End Point            |
[07/15 18:30:53     52s] +--------+--------+---------+------------+--------+--------------------+---------+---------------------------------+
[07/15 18:30:53     52s] | -11.020|-388.248|   60.11%|   0:00:00.0| 2085.7M|slow_functional_mode|  default| DAC[5]                          |
[07/15 18:30:53     52s] |  -3.582| -24.537|   60.58%|   0:00:00.0| 2117.8M|slow_functional_mode|  default| DAC[0]                          |
[07/15 18:30:54     52s] |  -0.727|  -4.775|   60.87%|   0:00:01.0| 2117.8M|slow_functional_mode|  default| pulse_active                    |
[07/15 18:30:54     52s] |  -0.727|  -4.775|   60.87%|   0:00:00.0| 2117.8M|slow_functional_mode|  default| pulse_active                    |
[07/15 18:30:54     52s] |  -0.205|  -1.220|   61.03%|   0:00:00.0| 2117.8M|slow_functional_mode|  default| DAC[0]                          |
[07/15 18:30:54     52s] |   0.000|   0.000|   61.07%|   0:00:00.0| 2117.8M|                  NA|       NA| NA                              |
[07/15 18:30:54     52s] +--------+--------+---------+------------+--------+--------------------+---------+---------------------------------+
[07/15 18:30:54     52s] 
[07/15 18:30:54     52s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.3 real=0:00:01.0 mem=2117.8M) ***
[07/15 18:30:54     52s] 
[07/15 18:30:54     52s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.3 real=0:00:01.0 mem=2117.8M) ***
[07/15 18:30:54     52s] Deleting 0 temporary hard placement blockage(s).
[07/15 18:30:54     52s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[07/15 18:30:54     52s] Total-nets :: 1252, Stn-nets :: 4, ratio :: 0.319489 %, Total-len 53725.5, Stn-len 752.675
[07/15 18:30:54     52s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2098.7M, EPOCH TIME: 1721082654.170878
[07/15 18:30:54     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1218).
[07/15 18:30:54     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:54     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:54     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:54     52s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2037.7M, EPOCH TIME: 1721082654.173345
[07/15 18:30:54     52s] TotalInstCnt at PhyDesignMc Destruction: 1218
[07/15 18:30:54     52s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31913.5
[07/15 18:30:54     52s] *** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 0:00:52.8/0:13:20.7 (0.1), mem = 2037.7M
[07/15 18:30:54     52s] 
[07/15 18:30:54     52s] =============================================================================================
[07/15 18:30:54     52s]  Step TAT Report : GlobalOpt #1 / place_opt_design #1                           21.18-s099_1
[07/15 18:30:54     52s] =============================================================================================
[07/15 18:30:54     52s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:30:54     52s] ---------------------------------------------------------------------------------------------
[07/15 18:30:54     52s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:30:54     52s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  54.4 % )     0:00:00.6 /  0:00:00.6    1.0
[07/15 18:30:54     52s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:30:54     52s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    1.3
[07/15 18:30:54     52s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:30:54     52s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.6 /  0:00:00.6    1.0
[07/15 18:30:54     52s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:30:54     52s] [ BottleneckAnalyzerInit ]      2   0:00:00.0  (   2.8 % )     0:00:00.0 /  0:00:00.0    0.7
[07/15 18:30:54     52s] [ TransformInit          ]      1   0:00:00.1  (   9.8 % )     0:00:00.1 /  0:00:00.1    0.9
[07/15 18:30:54     52s] [ OptSingleIteration     ]      5   0:00:00.0  (   0.3 % )     0:00:00.3 /  0:00:00.3    1.0
[07/15 18:30:54     52s] [ OptGetWeight           ]      5   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:30:54     52s] [ OptEval                ]      5   0:00:00.1  (  11.4 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:30:54     52s] [ OptCommit              ]      5   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.8
[07/15 18:30:54     52s] [ PostCommitDelayUpdate  ]      5   0:00:00.0  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.2
[07/15 18:30:54     52s] [ IncrDelayCalc          ]     35   0:00:00.1  (  10.6 % )     0:00:00.1 /  0:00:00.1    1.2
[07/15 18:30:54     52s] [ SetupOptGetWorkingSet  ]      5   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:30:54     52s] [ SetupOptGetActiveNode  ]      5   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:30:54     52s] [ SetupOptSlackGraph     ]      5   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:30:54     52s] [ IncrTimingUpdate       ]      4   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.8
[07/15 18:30:54     52s] [ MISC                   ]          0:00:00.0  (   3.9 % )     0:00:00.0 /  0:00:00.0    1.0
[07/15 18:30:54     52s] ---------------------------------------------------------------------------------------------
[07/15 18:30:54     52s]  GlobalOpt #1 TOTAL                 0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:01.1    1.0
[07/15 18:30:54     52s] ---------------------------------------------------------------------------------------------
[07/15 18:30:54     52s] 
[07/15 18:30:54     52s] End: GigaOpt Global Optimization
[07/15 18:30:54     52s] *** Timing Is met
[07/15 18:30:54     52s] *** Check timing (0:00:00.0)
[07/15 18:30:54     52s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[07/15 18:30:54     52s] Deleting Lib Analyzer.
[07/15 18:30:54     52s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[07/15 18:30:54     52s] Info: 2 clock nets excluded from IPO operation.
[07/15 18:30:54     52s] ### Creating LA Mngr. totSessionCpu=0:00:52.8 mem=2037.7M
[07/15 18:30:54     52s] ### Creating LA Mngr, finished. totSessionCpu=0:00:52.8 mem=2037.7M
[07/15 18:30:54     52s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[07/15 18:30:54     52s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/15 18:30:54     52s] ### Creating PhyDesignMc. totSessionCpu=0:00:52.8 mem=2094.9M
[07/15 18:30:54     52s] OPERPROF: Starting DPlace-Init at level 1, MEM:2094.9M, EPOCH TIME: 1721082654.187577
[07/15 18:30:54     52s] Processing tracks to init pin-track alignment.
[07/15 18:30:54     52s] z: 2, totalTracks: 1
[07/15 18:30:54     52s] z: 4, totalTracks: 1
[07/15 18:30:54     52s] z: 6, totalTracks: 1
[07/15 18:30:54     52s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:30:54     52s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2094.9M, EPOCH TIME: 1721082654.188851
[07/15 18:30:54     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:54     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:54     52s] 
[07/15 18:30:54     52s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:30:54     52s] OPERPROF:     Starting CMU at level 3, MEM:2094.9M, EPOCH TIME: 1721082654.198069
[07/15 18:30:54     52s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2094.9M, EPOCH TIME: 1721082654.198211
[07/15 18:30:54     52s] 
[07/15 18:30:54     52s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 18:30:54     52s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2094.9M, EPOCH TIME: 1721082654.198374
[07/15 18:30:54     52s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2094.9M, EPOCH TIME: 1721082654.198450
[07/15 18:30:54     52s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2094.9M, EPOCH TIME: 1721082654.198577
[07/15 18:30:54     52s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2094.9MB).
[07/15 18:30:54     52s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:2094.9M, EPOCH TIME: 1721082654.198747
[07/15 18:30:54     52s] TotalInstCnt at PhyDesignMc Initialization: 1218
[07/15 18:30:54     52s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:52.8 mem=2094.9M
[07/15 18:30:54     52s] Begin: Area Reclaim Optimization
[07/15 18:30:54     52s] *** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:52.8/0:13:20.7 (0.1), mem = 2094.9M
[07/15 18:30:54     52s] 
[07/15 18:30:54     52s] Creating Lib Analyzer ...
[07/15 18:30:54     52s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[07/15 18:30:54     52s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[07/15 18:30:54     52s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[07/15 18:30:54     52s] 
[07/15 18:30:54     52s] {RT max_rc 0 3 3 0}
[07/15 18:30:54     53s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:53.4 mem=2096.9M
[07/15 18:30:54     53s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:53.4 mem=2096.9M
[07/15 18:30:54     53s] Creating Lib Analyzer, finished. 
[07/15 18:30:54     53s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31913.6
[07/15 18:30:54     53s] ### Creating RouteCongInterface, started
[07/15 18:30:54     53s] 
[07/15 18:30:54     53s] #optDebug:  {2, 1.000, 0.8500} {3, 0.500, 0.8500} 
[07/15 18:30:54     53s] 
[07/15 18:30:54     53s] #optDebug: {0, 1.000}
[07/15 18:30:54     53s] ### Creating RouteCongInterface, finished
[07/15 18:30:54     53s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2096.9M, EPOCH TIME: 1721082654.889098
[07/15 18:30:54     53s] Found 0 hard placement blockage before merging.
[07/15 18:30:54     53s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2096.9M, EPOCH TIME: 1721082654.889182
[07/15 18:30:54     53s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 61.07
[07/15 18:30:54     53s] +---------+---------+--------+--------+------------+--------+
[07/15 18:30:54     53s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[07/15 18:30:54     53s] +---------+---------+--------+--------+------------+--------+
[07/15 18:30:54     53s] |   61.07%|        -|   0.000|   0.000|   0:00:00.0| 2096.9M|
[07/15 18:30:54     53s] |   61.07%|        0|   0.000|   0.000|   0:00:00.0| 2096.9M|
[07/15 18:30:54     53s] #optDebug: <stH: 4.4800 MiSeL: 74.3430>
[07/15 18:30:54     53s] |   61.07%|        0|   0.000|   0.000|   0:00:00.0| 2096.9M|
[07/15 18:30:54     53s] |   61.07%|        0|   0.000|   0.000|   0:00:00.0| 2096.9M|
[07/15 18:30:55     53s] |   60.40%|       35|   0.000|   0.000|   0:00:01.0| 2117.0M|
[07/15 18:30:55     53s] |   60.40%|        0|   0.000|   0.000|   0:00:00.0| 2117.0M|
[07/15 18:30:55     53s] #optDebug: <stH: 4.4800 MiSeL: 74.3430>
[07/15 18:30:55     53s] |   60.40%|        0|   0.000|   0.000|   0:00:00.0| 2117.0M|
[07/15 18:30:55     53s] +---------+---------+--------+--------+------------+--------+
[07/15 18:30:55     53s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 60.40
[07/15 18:30:55     53s] 
[07/15 18:30:55     53s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 35 **
[07/15 18:30:55     53s] --------------------------------------------------------------
[07/15 18:30:55     53s] |                                   | Total     | Sequential |
[07/15 18:30:55     53s] --------------------------------------------------------------
[07/15 18:30:55     53s] | Num insts resized                 |      35  |       1    |
[07/15 18:30:55     53s] | Num insts undone                  |       0  |       0    |
[07/15 18:30:55     53s] | Num insts Downsized               |      35  |       1    |
[07/15 18:30:55     53s] | Num insts Samesized               |       0  |       0    |
[07/15 18:30:55     53s] | Num insts Upsized                 |       0  |       0    |
[07/15 18:30:55     53s] | Num multiple commits+uncommits    |       0  |       -    |
[07/15 18:30:55     53s] --------------------------------------------------------------
[07/15 18:30:55     53s] 
[07/15 18:30:55     53s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[07/15 18:30:55     53s] End: Core Area Reclaim Optimization (cpu = 0:00:00.9) (real = 0:00:01.0) **
[07/15 18:30:55     53s] Deleting 0 temporary hard placement blockage(s).
[07/15 18:30:55     53s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31913.6
[07/15 18:30:55     53s] *** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:00:53.7/0:13:21.5 (0.1), mem = 2117.0M
[07/15 18:30:55     53s] 
[07/15 18:30:55     53s] =============================================================================================
[07/15 18:30:55     53s]  Step TAT Report : AreaOpt #1 / place_opt_design #1                             21.18-s099_1
[07/15 18:30:55     53s] =============================================================================================
[07/15 18:30:55     53s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:30:55     53s] ---------------------------------------------------------------------------------------------
[07/15 18:30:55     53s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:30:55     53s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  70.7 % )     0:00:00.6 /  0:00:00.6    1.0
[07/15 18:30:55     53s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:30:55     53s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:30:55     53s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:30:55     53s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:30:55     53s] [ OptimizationStep       ]      1   0:00:00.0  (   1.4 % )     0:00:00.2 /  0:00:00.2    1.0
[07/15 18:30:55     53s] [ OptSingleIteration     ]      6   0:00:00.0  (   1.4 % )     0:00:00.2 /  0:00:00.2    1.0
[07/15 18:30:55     53s] [ OptGetWeight           ]     68   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:30:55     53s] [ OptEval                ]     68   0:00:00.1  (   9.4 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:30:55     53s] [ OptCommit              ]     68   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:30:55     53s] [ PostCommitDelayUpdate  ]     68   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.1
[07/15 18:30:55     53s] [ IncrDelayCalc          ]     14   0:00:00.0  (   4.8 % )     0:00:00.0 /  0:00:00.0    1.2
[07/15 18:30:55     53s] [ IncrTimingUpdate       ]      4   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:30:55     53s] [ MISC                   ]          0:00:00.1  (   8.9 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:30:55     53s] ---------------------------------------------------------------------------------------------
[07/15 18:30:55     53s]  AreaOpt #1 TOTAL                   0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.9    1.0
[07/15 18:30:55     53s] ---------------------------------------------------------------------------------------------
[07/15 18:30:55     53s] 
[07/15 18:30:55     53s] Executing incremental physical updates
[07/15 18:30:55     53s] Executing incremental physical updates
[07/15 18:30:55     53s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2097.9M, EPOCH TIME: 1721082655.063047
[07/15 18:30:55     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1218).
[07/15 18:30:55     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:55     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:55     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:55     53s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2040.9M, EPOCH TIME: 1721082655.065138
[07/15 18:30:55     53s] TotalInstCnt at PhyDesignMc Destruction: 1218
[07/15 18:30:55     53s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=2040.94M, totSessionCpu=0:00:54).
[07/15 18:30:55     53s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2040.9M, EPOCH TIME: 1721082655.081712
[07/15 18:30:55     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:55     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:55     53s] 
[07/15 18:30:55     53s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:30:55     53s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2040.9M, EPOCH TIME: 1721082655.090853
[07/15 18:30:55     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:55     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:55     53s] **INFO: Flow update: Design is easy to close.
[07/15 18:30:55     53s] *** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:53.7/0:13:21.6 (0.1), mem = 2040.9M
[07/15 18:30:55     53s] 
[07/15 18:30:55     53s] *** Start incrementalPlace ***
[07/15 18:30:55     53s] User Input Parameters:
[07/15 18:30:55     53s] - Congestion Driven    : On
[07/15 18:30:55     53s] - Timing Driven        : On
[07/15 18:30:55     53s] - Area-Violation Based : On
[07/15 18:30:55     53s] - Start Rollback Level : -5
[07/15 18:30:55     53s] - Legalized            : On
[07/15 18:30:55     53s] - Window Based         : Off
[07/15 18:30:55     53s] - eDen incr mode       : Off
[07/15 18:30:55     53s] - Small incr mode      : Off
[07/15 18:30:55     53s] 
[07/15 18:30:55     53s] no activity file in design. spp won't run.
[07/15 18:30:55     53s] Effort level <high> specified for reg2reg path_group
[07/15 18:30:55     53s] No Views given, use default active views for adaptive view pruning
[07/15 18:30:55     53s] SKP will enable view:
[07/15 18:30:55     53s]   slow_functional_mode
[07/15 18:30:55     53s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2042.9M, EPOCH TIME: 1721082655.138959
[07/15 18:30:55     53s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.001, MEM:2042.9M, EPOCH TIME: 1721082655.140182
[07/15 18:30:55     53s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2042.9M, EPOCH TIME: 1721082655.140248
[07/15 18:30:55     53s] Starting Early Global Route congestion estimation: mem = 2042.9M
[07/15 18:30:55     53s] (I)      ============================ Layers =============================
[07/15 18:30:55     53s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:30:55     53s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[07/15 18:30:55     53s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:30:55     53s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[07/15 18:30:55     53s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[07/15 18:30:55     53s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[07/15 18:30:55     53s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[07/15 18:30:55     53s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[07/15 18:30:55     53s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[07/15 18:30:55     53s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[07/15 18:30:55     53s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[07/15 18:30:55     53s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[07/15 18:30:55     53s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[07/15 18:30:55     53s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[07/15 18:30:55     53s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[07/15 18:30:55     53s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:30:55     53s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[07/15 18:30:55     53s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[07/15 18:30:55     53s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[07/15 18:30:55     53s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[07/15 18:30:55     53s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[07/15 18:30:55     53s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[07/15 18:30:55     53s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[07/15 18:30:55     53s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[07/15 18:30:55     53s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[07/15 18:30:55     53s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[07/15 18:30:55     53s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[07/15 18:30:55     53s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[07/15 18:30:55     53s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[07/15 18:30:55     53s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[07/15 18:30:55     53s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[07/15 18:30:55     53s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[07/15 18:30:55     53s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[07/15 18:30:55     53s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[07/15 18:30:55     53s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[07/15 18:30:55     53s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[07/15 18:30:55     53s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[07/15 18:30:55     53s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[07/15 18:30:55     53s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[07/15 18:30:55     53s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[07/15 18:30:55     53s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[07/15 18:30:55     53s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[07/15 18:30:55     53s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[07/15 18:30:55     53s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[07/15 18:30:55     53s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[07/15 18:30:55     53s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[07/15 18:30:55     53s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[07/15 18:30:55     53s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[07/15 18:30:55     53s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[07/15 18:30:55     53s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[07/15 18:30:55     53s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[07/15 18:30:55     53s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[07/15 18:30:55     53s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[07/15 18:30:55     53s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[07/15 18:30:55     53s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[07/15 18:30:55     53s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[07/15 18:30:55     53s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[07/15 18:30:55     53s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[07/15 18:30:55     53s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[07/15 18:30:55     53s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[07/15 18:30:55     53s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[07/15 18:30:55     53s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[07/15 18:30:55     53s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[07/15 18:30:55     53s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[07/15 18:30:55     53s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[07/15 18:30:55     53s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[07/15 18:30:55     53s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[07/15 18:30:55     53s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[07/15 18:30:55     53s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[07/15 18:30:55     53s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[07/15 18:30:55     53s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[07/15 18:30:55     53s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[07/15 18:30:55     53s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[07/15 18:30:55     53s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[07/15 18:30:55     53s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[07/15 18:30:55     53s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[07/15 18:30:55     53s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[07/15 18:30:55     53s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[07/15 18:30:55     53s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[07/15 18:30:55     53s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[07/15 18:30:55     53s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[07/15 18:30:55     53s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[07/15 18:30:55     53s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[07/15 18:30:55     53s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[07/15 18:30:55     53s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[07/15 18:30:55     53s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[07/15 18:30:55     53s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[07/15 18:30:55     53s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[07/15 18:30:55     53s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[07/15 18:30:55     53s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[07/15 18:30:55     53s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[07/15 18:30:55     53s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[07/15 18:30:55     53s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[07/15 18:30:55     53s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[07/15 18:30:55     53s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[07/15 18:30:55     53s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[07/15 18:30:55     53s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[07/15 18:30:55     53s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[07/15 18:30:55     53s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[07/15 18:30:55     53s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[07/15 18:30:55     53s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[07/15 18:30:55     53s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[07/15 18:30:55     53s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[07/15 18:30:55     53s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[07/15 18:30:55     53s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[07/15 18:30:55     53s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[07/15 18:30:55     53s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[07/15 18:30:55     53s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[07/15 18:30:55     53s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[07/15 18:30:55     53s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[07/15 18:30:55     53s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[07/15 18:30:55     53s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[07/15 18:30:55     53s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[07/15 18:30:55     53s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[07/15 18:30:55     53s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[07/15 18:30:55     53s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[07/15 18:30:55     53s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[07/15 18:30:55     53s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[07/15 18:30:55     53s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[07/15 18:30:55     53s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[07/15 18:30:55     53s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[07/15 18:30:55     53s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[07/15 18:30:55     53s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[07/15 18:30:55     53s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[07/15 18:30:55     53s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[07/15 18:30:55     53s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[07/15 18:30:55     53s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[07/15 18:30:55     53s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[07/15 18:30:55     53s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[07/15 18:30:55     53s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[07/15 18:30:55     53s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[07/15 18:30:55     53s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[07/15 18:30:55     53s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[07/15 18:30:55     53s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[07/15 18:30:55     53s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[07/15 18:30:55     53s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[07/15 18:30:55     53s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[07/15 18:30:55     53s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[07/15 18:30:55     53s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[07/15 18:30:55     53s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[07/15 18:30:55     53s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[07/15 18:30:55     53s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[07/15 18:30:55     53s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[07/15 18:30:55     53s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[07/15 18:30:55     53s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[07/15 18:30:55     53s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[07/15 18:30:55     53s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[07/15 18:30:55     53s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[07/15 18:30:55     53s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[07/15 18:30:55     53s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[07/15 18:30:55     53s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[07/15 18:30:55     53s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[07/15 18:30:55     53s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[07/15 18:30:55     53s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[07/15 18:30:55     53s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[07/15 18:30:55     53s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[07/15 18:30:55     53s] (I)      | 203 | 203 |                Group |     other |        |       |
[07/15 18:30:55     53s] (I)      | 204 | 204 |                  Row |     other |        |       |
[07/15 18:30:55     53s] (I)      | 205 | 205 |               marker |     other |        |       |
[07/15 18:30:55     53s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[07/15 18:30:55     53s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[07/15 18:30:55     53s] (I)      | 208 | 208 |                unset |     other |        |       |
[07/15 18:30:55     53s] (I)      | 209 | 209 |              unknown |     other |        |       |
[07/15 18:30:55     53s] (I)      | 210 | 210 |               supply |     other |        |       |
[07/15 18:30:55     53s] (I)      | 211 | 211 |                spike |     other |        |       |
[07/15 18:30:55     53s] (I)      | 212 | 212 |               resist |     other |        |       |
[07/15 18:30:55     53s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[07/15 18:30:55     53s] (I)      | 214 | 214 |                drive |     other |        |       |
[07/15 18:30:55     53s] (I)      | 215 | 215 |               select |     other |        |       |
[07/15 18:30:55     53s] (I)      | 216 | 216 |               hilite |     other |        |       |
[07/15 18:30:55     53s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[07/15 18:30:55     53s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[07/15 18:30:55     53s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[07/15 18:30:55     53s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[07/15 18:30:55     53s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[07/15 18:30:55     53s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[07/15 18:30:55     53s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[07/15 18:30:55     53s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[07/15 18:30:55     53s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[07/15 18:30:55     53s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[07/15 18:30:55     53s] (I)      | 227 | 227 |              stretch |     other |        |       |
[07/15 18:30:55     53s] (I)      | 228 | 228 |                 snap |     other |        |       |
[07/15 18:30:55     53s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[07/15 18:30:55     53s] (I)      | 230 | 230 |                 axis |     other |        |       |
[07/15 18:30:55     53s] (I)      | 231 | 231 |                  pin |     other |        |       |
[07/15 18:30:55     53s] (I)      | 232 | 232 |                 wire |     other |        |       |
[07/15 18:30:55     53s] (I)      | 233 | 233 |               device |     other |        |       |
[07/15 18:30:55     53s] (I)      | 234 | 234 |               border |     other |        |       |
[07/15 18:30:55     53s] (I)      | 235 | 235 |                 text |     other |        |       |
[07/15 18:30:55     53s] (I)      | 236 | 236 |            softFence |     other |        |       |
[07/15 18:30:55     53s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[07/15 18:30:55     53s] (I)      | 238 | 238 |                align |     other |        |       |
[07/15 18:30:55     53s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[07/15 18:30:55     53s] (I)      | 240 | 240 |             instance |     other |        |       |
[07/15 18:30:55     53s] (I)      | 241 | 241 |             annotate |     other |        |       |
[07/15 18:30:55     53s] (I)      | 242 | 242 |                 grid |     other |        |       |
[07/15 18:30:55     53s] (I)      | 243 | 243 |           background |     other |        |       |
[07/15 18:30:55     53s] (I)      | 244 | 244 |            substrate |     other |        |       |
[07/15 18:30:55     53s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[07/15 18:30:55     53s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[07/15 18:30:55     53s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[07/15 18:30:55     53s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[07/15 18:30:55     53s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[07/15 18:30:55     53s] (I)      | 250 | 250 |                drill |     other |        |       |
[07/15 18:30:55     53s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[07/15 18:30:55     53s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[07/15 18:30:55     53s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[07/15 18:30:55     53s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:30:55     53s] (I)      Started Import and model ( Curr Mem: 2042.94 MB )
[07/15 18:30:55     53s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:30:55     53s] (I)      == Non-default Options ==
[07/15 18:30:55     53s] (I)      Maximum routing layer                              : 3
[07/15 18:30:55     53s] (I)      Number of threads                                  : 1
[07/15 18:30:55     53s] (I)      Use non-blocking free Dbs wires                    : false
[07/15 18:30:55     53s] (I)      Method to set GCell size                           : row
[07/15 18:30:55     53s] (I)      Counted 402 PG shapes. We will not process PG shapes layer by layer.
[07/15 18:30:55     53s] (I)      Use row-based GCell size
[07/15 18:30:55     53s] (I)      Use row-based GCell align
[07/15 18:30:55     53s] (I)      layer 0 area = 202000
[07/15 18:30:55     53s] (I)      layer 1 area = 202000
[07/15 18:30:55     53s] (I)      layer 2 area = 202000
[07/15 18:30:55     53s] (I)      GCell unit size   : 4480
[07/15 18:30:55     53s] (I)      GCell multiplier  : 1
[07/15 18:30:55     53s] (I)      GCell row height  : 4480
[07/15 18:30:55     53s] (I)      Actual row height : 4480
[07/15 18:30:55     53s] (I)      GCell align ref   : 20160 20160
[07/15 18:30:55     53s] [NR-eGR] Track table information for default rule: 
[07/15 18:30:55     53s] [NR-eGR] MET1 has single uniform track structure
[07/15 18:30:55     53s] [NR-eGR] MET2 has single uniform track structure
[07/15 18:30:55     53s] [NR-eGR] MET3 has single uniform track structure
[07/15 18:30:55     53s] [NR-eGR] MET4 has single uniform track structure
[07/15 18:30:55     53s] [NR-eGR] METTP has single uniform track structure
[07/15 18:30:55     53s] [NR-eGR] METTPL has single uniform track structure
[07/15 18:30:55     53s] (I)      ================= Default via ==================
[07/15 18:30:55     53s] (I)      +---+--------------------+---------------------+
[07/15 18:30:55     53s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut     |
[07/15 18:30:55     53s] (I)      +---+--------------------+---------------------+
[07/15 18:30:55     53s] (I)      | 1 |    2  VIA1_Y_so    |   32  VIA1_CV1_hd   |
[07/15 18:30:55     53s] (I)      | 2 |   38  VIA2_so      |   61  VIA2_CV1_so   |
[07/15 18:30:55     53s] (I)      | 3 |   74  VIA3_so      |   93  VIA3_CH2_so   |
[07/15 18:30:55     53s] (I)      | 4 |  117  VIATPne_Y_so |  132  VIATP_CH2s_so |
[07/15 18:30:55     53s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so  |
[07/15 18:30:55     53s] (I)      +---+--------------------+---------------------+
[07/15 18:30:55     53s] [NR-eGR] Read 260 PG shapes
[07/15 18:30:55     53s] [NR-eGR] Read 0 clock shapes
[07/15 18:30:55     53s] [NR-eGR] Read 0 other shapes
[07/15 18:30:55     53s] [NR-eGR] #Routing Blockages  : 0
[07/15 18:30:55     53s] [NR-eGR] #Instance Blockages : 0
[07/15 18:30:55     53s] [NR-eGR] #PG Blockages       : 260
[07/15 18:30:55     53s] [NR-eGR] #Halo Blockages     : 0
[07/15 18:30:55     53s] [NR-eGR] #Boundary Blockages : 0
[07/15 18:30:55     53s] [NR-eGR] #Clock Blockages    : 0
[07/15 18:30:55     53s] [NR-eGR] #Other Blockages    : 0
[07/15 18:30:55     53s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/15 18:30:55     53s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[07/15 18:30:55     53s] [NR-eGR] Read 1252 nets ( ignored 0 )
[07/15 18:30:55     53s] (I)      early_global_route_priority property id does not exist.
[07/15 18:30:55     53s] (I)      Read Num Blocks=260  Num Prerouted Wires=0  Num CS=0
[07/15 18:30:55     53s] (I)      Layer 1 (V) : #blockages 260 : #preroutes 0
[07/15 18:30:55     53s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[07/15 18:30:55     53s] (I)      Number of ignored nets                =      0
[07/15 18:30:55     53s] (I)      Number of connected nets              =      0
[07/15 18:30:55     53s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[07/15 18:30:55     53s] (I)      Number of clock nets                  =      2.  Ignored: No
[07/15 18:30:55     53s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/15 18:30:55     53s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/15 18:30:55     53s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/15 18:30:55     53s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/15 18:30:55     53s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/15 18:30:55     53s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/15 18:30:55     53s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/15 18:30:55     53s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[07/15 18:30:55     53s] (I)      Ndr track 0 does not exist
[07/15 18:30:55     53s] (I)      ---------------------Grid Graph Info--------------------
[07/15 18:30:55     53s] (I)      Routing area        : (0, 0) - (445200, 241920)
[07/15 18:30:55     53s] (I)      Core area           : (20160, 20160) - (425040, 221760)
[07/15 18:30:55     53s] (I)      Site width          :   560  (dbu)
[07/15 18:30:55     53s] (I)      Row height          :  4480  (dbu)
[07/15 18:30:55     53s] (I)      GCell row height    :  4480  (dbu)
[07/15 18:30:55     53s] (I)      GCell width         :  4480  (dbu)
[07/15 18:30:55     53s] (I)      GCell height        :  4480  (dbu)
[07/15 18:30:55     53s] (I)      Grid                :    99    54     3
[07/15 18:30:55     53s] (I)      Layer numbers       :     1     2     3
[07/15 18:30:55     53s] (I)      Vertical capacity   :     0  4480     0
[07/15 18:30:55     53s] (I)      Horizontal capacity :     0     0  4480
[07/15 18:30:55     53s] (I)      Default wire width  :   230   280   280
[07/15 18:30:55     53s] (I)      Default wire space  :   230   280   280
[07/15 18:30:55     53s] (I)      Default wire pitch  :   460   560   560
[07/15 18:30:55     53s] (I)      Default pitch size  :   460   560   560
[07/15 18:30:55     53s] (I)      First track coord   :   280   280   280
[07/15 18:30:55     53s] (I)      Num tracks per GCell:  9.74  8.00  8.00
[07/15 18:30:55     53s] (I)      Total num of tracks :   432   795   432
[07/15 18:30:55     53s] (I)      Num of masks        :     1     1     1
[07/15 18:30:55     53s] (I)      Num of trim masks   :     0     0     0
[07/15 18:30:55     53s] (I)      --------------------------------------------------------
[07/15 18:30:55     53s] 
[07/15 18:30:55     53s] [NR-eGR] ============ Routing rule table ============
[07/15 18:30:55     53s] [NR-eGR] Rule id: 0  Nets: 1252
[07/15 18:30:55     53s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[07/15 18:30:55     53s] (I)                    Layer    2    3 
[07/15 18:30:55     53s] (I)                    Pitch  560  560 
[07/15 18:30:55     53s] (I)             #Used tracks    1    1 
[07/15 18:30:55     53s] (I)       #Fully used tracks    1    1 
[07/15 18:30:55     53s] [NR-eGR] ========================================
[07/15 18:30:55     53s] [NR-eGR] 
[07/15 18:30:55     53s] (I)      =============== Blocked Tracks ===============
[07/15 18:30:55     53s] (I)      +-------+---------+----------+---------------+
[07/15 18:30:55     53s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/15 18:30:55     53s] (I)      +-------+---------+----------+---------------+
[07/15 18:30:55     53s] (I)      |     1 |       0 |        0 |         0.00% |
[07/15 18:30:55     53s] (I)      |     2 |   42930 |     6090 |        14.19% |
[07/15 18:30:55     53s] (I)      |     3 |   42768 |        0 |         0.00% |
[07/15 18:30:55     53s] (I)      +-------+---------+----------+---------------+
[07/15 18:30:55     53s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2042.94 MB )
[07/15 18:30:55     53s] (I)      Reset routing kernel
[07/15 18:30:55     53s] (I)      Started Global Routing ( Curr Mem: 2042.94 MB )
[07/15 18:30:55     53s] (I)      totalPins=4862  totalGlobalPin=4749 (97.68%)
[07/15 18:30:55     53s] (I)      total 2D Cap : 79608 = (42768 H, 36840 V)
[07/15 18:30:55     53s] [NR-eGR] Layer group 1: route 1252 net(s) in layer range [2, 3]
[07/15 18:30:55     53s] (I)      
[07/15 18:30:55     53s] (I)      ============  Phase 1a Route ============
[07/15 18:30:55     53s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[07/15 18:30:55     53s] (I)      Usage: 11305 = (6018 H, 5287 V) = (14.07% H, 14.35% V) = (2.696e+04um H, 2.369e+04um V)
[07/15 18:30:55     53s] (I)      
[07/15 18:30:55     53s] (I)      ============  Phase 1b Route ============
[07/15 18:30:55     53s] (I)      Usage: 11305 = (6018 H, 5287 V) = (14.07% H, 14.35% V) = (2.696e+04um H, 2.369e+04um V)
[07/15 18:30:55     53s] (I)      Overflow of layer group 1: 0.00% H + 0.08% V. EstWL: 5.064640e+04um
[07/15 18:30:55     53s] (I)      Congestion metric : 0.00%H 0.08%V, 0.08%HV
[07/15 18:30:55     53s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/15 18:30:55     53s] (I)      
[07/15 18:30:55     53s] (I)      ============  Phase 1c Route ============
[07/15 18:30:55     53s] (I)      Level2 Grid: 20 x 11
[07/15 18:30:55     53s] (I)      Usage: 11305 = (6018 H, 5287 V) = (14.07% H, 14.35% V) = (2.696e+04um H, 2.369e+04um V)
[07/15 18:30:55     53s] (I)      
[07/15 18:30:55     53s] (I)      ============  Phase 1d Route ============
[07/15 18:30:55     53s] (I)      Usage: 11309 = (6021 H, 5288 V) = (14.08% H, 14.35% V) = (2.697e+04um H, 2.369e+04um V)
[07/15 18:30:55     53s] (I)      
[07/15 18:30:55     53s] (I)      ============  Phase 1e Route ============
[07/15 18:30:55     53s] (I)      Usage: 11309 = (6021 H, 5288 V) = (14.08% H, 14.35% V) = (2.697e+04um H, 2.369e+04um V)
[07/15 18:30:55     53s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.02% V. EstWL: 5.066432e+04um
[07/15 18:30:55     53s] (I)      
[07/15 18:30:55     53s] (I)      ============  Phase 1l Route ============
[07/15 18:30:55     53s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[07/15 18:30:55     53s] (I)      Layer  2:      36113      7195        11        3984       37992    ( 9.49%) 
[07/15 18:30:55     53s] (I)      Layer  3:      42336      6019         0           0       42336    ( 0.00%) 
[07/15 18:30:55     53s] (I)      Total:         78449     13214        11        3984       80328    ( 4.73%) 
[07/15 18:30:55     53s] (I)      
[07/15 18:30:55     53s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/15 18:30:55     53s] [NR-eGR]                        OverCon           OverCon            
[07/15 18:30:55     53s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[07/15 18:30:55     53s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[07/15 18:30:55     53s] [NR-eGR] ---------------------------------------------------------------
[07/15 18:30:55     53s] [NR-eGR]    MET1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[07/15 18:30:55     53s] [NR-eGR]    MET2 ( 2)         8( 0.17%)         1( 0.02%)   ( 0.19%) 
[07/15 18:30:55     53s] [NR-eGR]    MET3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[07/15 18:30:55     53s] [NR-eGR] ---------------------------------------------------------------
[07/15 18:30:55     53s] [NR-eGR]        Total         8( 0.08%)         1( 0.01%)   ( 0.09%) 
[07/15 18:30:55     53s] [NR-eGR] 
[07/15 18:30:55     53s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2042.94 MB )
[07/15 18:30:55     53s] (I)      total 2D Cap : 79612 = (42768 H, 36844 V)
[07/15 18:30:55     53s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.19% V
[07/15 18:30:55     53s] Early Global Route congestion estimation runtime: 0.04 seconds, mem = 2042.9M
[07/15 18:30:55     53s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.040, REAL:0.039, MEM:2042.9M, EPOCH TIME: 1721082655.178876
[07/15 18:30:55     53s] OPERPROF: Starting HotSpotCal at level 1, MEM:2042.9M, EPOCH TIME: 1721082655.178917
[07/15 18:30:55     53s] [hotspot] +------------+---------------+---------------+
[07/15 18:30:55     53s] [hotspot] |            |   max hotspot | total hotspot |
[07/15 18:30:55     53s] [hotspot] +------------+---------------+---------------+
[07/15 18:30:55     53s] [hotspot] | normalized |          0.00 |          0.00 |
[07/15 18:30:55     53s] [hotspot] +------------+---------------+---------------+
[07/15 18:30:55     53s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/15 18:30:55     53s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/15 18:30:55     53s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:2042.9M, EPOCH TIME: 1721082655.179317
[07/15 18:30:55     53s] 
[07/15 18:30:55     53s] === incrementalPlace Internal Loop 1 ===
[07/15 18:30:55     53s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[07/15 18:30:55     53s] OPERPROF: Starting IPInitSPData at level 1, MEM:2042.9M, EPOCH TIME: 1721082655.179706
[07/15 18:30:55     53s] Processing tracks to init pin-track alignment.
[07/15 18:30:55     53s] z: 2, totalTracks: 1
[07/15 18:30:55     53s] z: 4, totalTracks: 1
[07/15 18:30:55     53s] z: 6, totalTracks: 1
[07/15 18:30:55     53s] #spOpts: N=180 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:30:55     53s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2042.9M, EPOCH TIME: 1721082655.181101
[07/15 18:30:55     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:55     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:55     53s] 
[07/15 18:30:55     53s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:30:55     53s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2042.9M, EPOCH TIME: 1721082655.190463
[07/15 18:30:55     53s] OPERPROF:   Starting post-place ADS at level 2, MEM:2042.9M, EPOCH TIME: 1721082655.190526
[07/15 18:30:55     53s] ADSU 0.604 -> 0.605. site 32535.000 -> 32483.800. GS 35.840
[07/15 18:30:55     53s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.000, REAL:0.002, MEM:2042.9M, EPOCH TIME: 1721082655.192592
[07/15 18:30:55     53s] OPERPROF:   Starting spMPad at level 2, MEM:2042.9M, EPOCH TIME: 1721082655.192700
[07/15 18:30:55     53s] OPERPROF:     Starting spContextMPad at level 3, MEM:2042.9M, EPOCH TIME: 1721082655.192772
[07/15 18:30:55     53s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2042.9M, EPOCH TIME: 1721082655.192813
[07/15 18:30:55     53s] OPERPROF:   Finished spMPad at level 2, CPU:0.000, REAL:0.000, MEM:2042.9M, EPOCH TIME: 1721082655.193087
[07/15 18:30:55     53s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:2042.9M, EPOCH TIME: 1721082655.193421
[07/15 18:30:55     53s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.000, REAL:0.000, MEM:2042.9M, EPOCH TIME: 1721082655.193495
[07/15 18:30:55     53s] OPERPROF:   Starting spInitNetWt at level 2, MEM:2042.9M, EPOCH TIME: 1721082655.193582
[07/15 18:30:55     53s] no activity file in design. spp won't run.
[07/15 18:30:55     53s] [spp] 0
[07/15 18:30:55     53s] [adp] 0:1:1:3
[07/15 18:30:55     53s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.000, MEM:2042.9M, EPOCH TIME: 1721082655.193787
[07/15 18:30:55     53s] SP #FI/SF FL/PI 0/0 1218/0
[07/15 18:30:55     53s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.010, REAL:0.014, MEM:2042.9M, EPOCH TIME: 1721082655.193919
[07/15 18:30:55     53s] PP off. flexM 0
[07/15 18:30:55     53s] OPERPROF: Starting CDPad at level 1, MEM:2042.9M, EPOCH TIME: 1721082655.194595
[07/15 18:30:55     53s] 3DP is on.
[07/15 18:30:55     53s] design sh 0.094. rd 0.200
[07/15 18:30:55     53s] design sh 0.094. rd 0.200
[07/15 18:30:55     53s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[07/15 18:30:55     53s] design sh 0.079. rd 0.200
[07/15 18:30:55     53s] CDPadU 0.783 -> 0.710. R=0.605, N=1218, GS=4.480
[07/15 18:30:55     53s] OPERPROF: Finished CDPad at level 1, CPU:0.010, REAL:0.011, MEM:2042.9M, EPOCH TIME: 1721082655.205672
[07/15 18:30:55     53s] OPERPROF: Starting InitSKP at level 1, MEM:2042.9M, EPOCH TIME: 1721082655.205729
[07/15 18:30:55     53s] no activity file in design. spp won't run.
[07/15 18:30:55     53s] no activity file in design. spp won't run.
[07/15 18:30:55     53s] *** Finished SKP initialization (cpu=0:00:00.1, real=0:00:00.0)***
[07/15 18:30:55     53s] OPERPROF: Finished InitSKP at level 1, CPU:0.100, REAL:0.096, MEM:2043.9M, EPOCH TIME: 1721082655.302067
[07/15 18:30:55     53s] NP #FI/FS/SF FL/PI: 0/0/0 1218/0
[07/15 18:30:55     53s] no activity file in design. spp won't run.
[07/15 18:30:55     53s] 
[07/15 18:30:55     53s] AB Est...
[07/15 18:30:55     53s] OPERPROF: Starting npPlace at level 1, MEM:2043.9M, EPOCH TIME: 1721082655.312099
[07/15 18:30:55     53s] OPERPROF: Finished npPlace at level 1, CPU:0.010, REAL:0.004, MEM:2033.1M, EPOCH TIME: 1721082655.315995
[07/15 18:30:55     53s] Iteration  4: Skipped, with CDP Off
[07/15 18:30:55     53s] 
[07/15 18:30:55     53s] AB Est...
[07/15 18:30:55     53s] OPERPROF: Starting npPlace at level 1, MEM:2033.1M, EPOCH TIME: 1721082655.317509
[07/15 18:30:55     53s] OPERPROF: Finished npPlace at level 1, CPU:0.000, REAL:0.003, MEM:2033.1M, EPOCH TIME: 1721082655.320407
[07/15 18:30:55     53s] Iteration  5: Skipped, with CDP Off
[07/15 18:30:55     53s] OPERPROF: Starting npPlace at level 1, MEM:2033.1M, EPOCH TIME: 1721082655.324164
[07/15 18:30:55     54s] Iteration  6: Total net bbox = 3.471e+04 (1.91e+04 1.56e+04)
[07/15 18:30:55     54s]               Est.  stn bbox = 4.388e+04 (2.51e+04 1.87e+04)
[07/15 18:30:55     54s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2066.6M
[07/15 18:30:55     54s] OPERPROF: Finished npPlace at level 1, CPU:0.110, REAL:0.102, MEM:2066.6M, EPOCH TIME: 1721082655.426125
[07/15 18:30:55     54s] no activity file in design. spp won't run.
[07/15 18:30:55     54s] NP #FI/FS/SF FL/PI: 0/0/0 1218/0
[07/15 18:30:55     54s] no activity file in design. spp won't run.
[07/15 18:30:55     54s] OPERPROF: Starting npPlace at level 1, MEM:2050.6M, EPOCH TIME: 1721082655.432750
[07/15 18:30:55     54s] Iteration  7: Total net bbox = 3.620e+04 (2.02e+04 1.60e+04)
[07/15 18:30:55     54s]               Est.  stn bbox = 4.581e+04 (2.65e+04 1.93e+04)
[07/15 18:30:55     54s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 2047.6M
[07/15 18:30:55     54s] OPERPROF: Finished npPlace at level 1, CPU:0.170, REAL:0.166, MEM:2047.6M, EPOCH TIME: 1721082655.598281
[07/15 18:30:55     54s] Legalizing MH Cells... 0 / 0 (level 5)
[07/15 18:30:55     54s] No instances found in the vector
[07/15 18:30:55     54s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2047.6M, DRC: 0)
[07/15 18:30:55     54s] 0 (out of 0) MH cells were successfully legalized.
[07/15 18:30:55     54s] no activity file in design. spp won't run.
[07/15 18:30:55     54s] NP #FI/FS/SF FL/PI: 0/0/0 1218/0
[07/15 18:30:55     54s] no activity file in design. spp won't run.
[07/15 18:30:55     54s] OPERPROF: Starting npPlace at level 1, MEM:2047.6M, EPOCH TIME: 1721082655.604704
[07/15 18:30:56     54s] Iteration  8: Total net bbox = 3.899e+04 (2.17e+04 1.73e+04)
[07/15 18:30:56     54s]               Est.  stn bbox = 4.887e+04 (2.81e+04 2.07e+04)
[07/15 18:30:56     54s]               cpu = 0:00:00.5 real = 0:00:01.0 mem = 2047.6M
[07/15 18:30:56     54s] OPERPROF: Finished npPlace at level 1, CPU:0.470, REAL:0.464, MEM:2047.6M, EPOCH TIME: 1721082656.069089
[07/15 18:30:56     54s] Legalizing MH Cells... 0 / 0 (level 6)
[07/15 18:30:56     54s] No instances found in the vector
[07/15 18:30:56     54s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2047.6M, DRC: 0)
[07/15 18:30:56     54s] 0 (out of 0) MH cells were successfully legalized.
[07/15 18:30:56     54s] no activity file in design. spp won't run.
[07/15 18:30:56     54s] NP #FI/FS/SF FL/PI: 0/0/0 1218/0
[07/15 18:30:56     54s] no activity file in design. spp won't run.
[07/15 18:30:56     54s] OPERPROF: Starting npPlace at level 1, MEM:2047.6M, EPOCH TIME: 1721082656.075666
[07/15 18:30:56     55s] Iteration  9: Total net bbox = 4.150e+04 (2.29e+04 1.86e+04)
[07/15 18:30:56     55s]               Est.  stn bbox = 5.146e+04 (2.94e+04 2.20e+04)
[07/15 18:30:56     55s]               cpu = 0:00:00.5 real = 0:00:00.0 mem = 2047.6M
[07/15 18:30:56     55s] OPERPROF: Finished npPlace at level 1, CPU:0.520, REAL:0.516, MEM:2047.6M, EPOCH TIME: 1721082656.591322
[07/15 18:30:56     55s] Legalizing MH Cells... 0 / 0 (level 7)
[07/15 18:30:56     55s] No instances found in the vector
[07/15 18:30:56     55s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2047.6M, DRC: 0)
[07/15 18:30:56     55s] 0 (out of 0) MH cells were successfully legalized.
[07/15 18:30:56     55s] no activity file in design. spp won't run.
[07/15 18:30:56     55s] NP #FI/FS/SF FL/PI: 0/0/0 1218/0
[07/15 18:30:56     55s] no activity file in design. spp won't run.
[07/15 18:30:56     55s] OPERPROF: Starting npPlace at level 1, MEM:2047.6M, EPOCH TIME: 1721082656.597824
[07/15 18:30:56     55s] GP RA stats: MHOnly 0 nrInst 1218 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[07/15 18:30:56     55s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:2063.6M, EPOCH TIME: 1721082656.823656
[07/15 18:30:56     55s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.000, REAL:0.000, MEM:2063.6M, EPOCH TIME: 1721082656.823732
[07/15 18:30:56     55s] Iteration 10: Total net bbox = 4.055e+04 (2.22e+04 1.84e+04)
[07/15 18:30:56     55s]               Est.  stn bbox = 5.035e+04 (2.85e+04 2.18e+04)
[07/15 18:30:56     55s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 2063.6M
[07/15 18:30:56     55s] OPERPROF: Finished npPlace at level 1, CPU:0.220, REAL:0.226, MEM:2063.6M, EPOCH TIME: 1721082656.824189
[07/15 18:30:56     55s] Legalizing MH Cells... 0 / 0 (level 8)
[07/15 18:30:56     55s] No instances found in the vector
[07/15 18:30:56     55s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2047.6M, DRC: 0)
[07/15 18:30:56     55s] 0 (out of 0) MH cells were successfully legalized.
[07/15 18:30:56     55s] Move report: Timing Driven Placement moves 1218 insts, mean move: 12.16 um, max move: 164.43 um 
[07/15 18:30:56     55s] 	Max move on inst (FE_OFC80_npg1_phase_up_state): (65.52, 64.96) --> (213.01, 48.02)
[07/15 18:30:56     55s] no activity file in design. spp won't run.
[07/15 18:30:56     55s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:2047.6M, EPOCH TIME: 1721082656.826904
[07/15 18:30:56     55s] Saved padding area to DB
[07/15 18:30:56     55s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:2047.6M, EPOCH TIME: 1721082656.827024
[07/15 18:30:56     55s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.000, REAL:0.000, MEM:2047.6M, EPOCH TIME: 1721082656.827219
[07/15 18:30:56     55s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:2047.6M, EPOCH TIME: 1721082656.827427
[07/15 18:30:56     55s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[07/15 18:30:56     55s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.000, REAL:0.000, MEM:2047.6M, EPOCH TIME: 1721082656.827644
[07/15 18:30:56     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:56     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:56     55s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2047.6M, EPOCH TIME: 1721082656.827864
[07/15 18:30:56     55s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2047.6M, EPOCH TIME: 1721082656.827933
[07/15 18:30:56     55s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.000, REAL:0.001, MEM:2047.6M, EPOCH TIME: 1721082656.828258
[07/15 18:30:56     55s] 
[07/15 18:30:56     55s] Finished Incremental Placement (cpu=0:00:01.6, real=0:00:01.0, mem=2047.6M)
[07/15 18:30:56     55s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[07/15 18:30:56     55s] Type 'man IMPSP-9025' for more detail.
[07/15 18:30:56     55s] CongRepair sets shifter mode to gplace
[07/15 18:30:56     55s] TDRefine: refinePlace mode is spiral
[07/15 18:30:56     55s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2047.6M, EPOCH TIME: 1721082656.829104
[07/15 18:30:56     55s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2047.6M, EPOCH TIME: 1721082656.829159
[07/15 18:30:56     55s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2047.6M, EPOCH TIME: 1721082656.829233
[07/15 18:30:56     55s] Processing tracks to init pin-track alignment.
[07/15 18:30:56     55s] z: 2, totalTracks: 1
[07/15 18:30:56     55s] z: 4, totalTracks: 1
[07/15 18:30:56     55s] z: 6, totalTracks: 1
[07/15 18:30:56     55s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:30:56     55s] All LLGs are deleted
[07/15 18:30:56     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:56     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:56     55s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2047.6M, EPOCH TIME: 1721082656.830361
[07/15 18:30:56     55s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2047.6M, EPOCH TIME: 1721082656.830426
[07/15 18:30:56     55s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2047.6M, EPOCH TIME: 1721082656.830628
[07/15 18:30:56     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:56     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:56     55s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2047.6M, EPOCH TIME: 1721082656.830798
[07/15 18:30:56     55s] Max number of tech site patterns supported in site array is 256.
[07/15 18:30:56     55s] Core basic site is core_ji3v
[07/15 18:30:56     55s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2047.6M, EPOCH TIME: 1721082656.839494
[07/15 18:30:56     55s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 18:30:56     55s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 18:30:56     55s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.000, REAL:0.000, MEM:2047.6M, EPOCH TIME: 1721082656.839657
[07/15 18:30:56     55s] Fast DP-INIT is on for default
[07/15 18:30:56     55s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/15 18:30:56     55s] Atter site array init, number of instance map data is 0.
[07/15 18:30:56     55s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.010, REAL:0.009, MEM:2047.6M, EPOCH TIME: 1721082656.840037
[07/15 18:30:56     55s] 
[07/15 18:30:56     55s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:30:56     55s] OPERPROF:         Starting CMU at level 5, MEM:2047.6M, EPOCH TIME: 1721082656.840203
[07/15 18:30:56     55s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:2047.6M, EPOCH TIME: 1721082656.840319
[07/15 18:30:56     55s] 
[07/15 18:30:56     55s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 18:30:56     55s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.010, REAL:0.010, MEM:2047.6M, EPOCH TIME: 1721082656.840508
[07/15 18:30:56     55s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2047.6M, EPOCH TIME: 1721082656.840552
[07/15 18:30:56     55s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2047.6M, EPOCH TIME: 1721082656.840677
[07/15 18:30:56     55s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2047.6MB).
[07/15 18:30:56     55s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.010, REAL:0.012, MEM:2047.6M, EPOCH TIME: 1721082656.840843
[07/15 18:30:56     55s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.010, REAL:0.012, MEM:2047.6M, EPOCH TIME: 1721082656.840881
[07/15 18:30:56     55s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.31913.2
[07/15 18:30:56     55s] OPERPROF:   Starting RefinePlace at level 2, MEM:2047.6M, EPOCH TIME: 1721082656.840932
[07/15 18:30:56     55s] *** Starting refinePlace (0:00:55.4 mem=2047.6M) ***
[07/15 18:30:56     55s] Total net bbox length = 4.436e+04 (2.586e+04 1.851e+04) (ext = 4.759e+03)
[07/15 18:30:56     55s] 
[07/15 18:30:56     55s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:30:56     55s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 18:30:56     55s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:30:56     55s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:30:56     55s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2047.6M, EPOCH TIME: 1721082656.842253
[07/15 18:30:56     55s] Starting refinePlace ...
[07/15 18:30:56     55s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:30:56     55s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:30:56     55s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2047.6M, EPOCH TIME: 1721082656.844162
[07/15 18:30:56     55s] DDP initSite1 nrRow 45 nrJob 45
[07/15 18:30:56     55s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2047.6M, EPOCH TIME: 1721082656.844220
[07/15 18:30:56     55s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2047.6M, EPOCH TIME: 1721082656.844297
[07/15 18:30:56     55s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2047.6M, EPOCH TIME: 1721082656.844342
[07/15 18:30:56     55s] DDP markSite nrRow 45 nrJob 45
[07/15 18:30:56     55s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:2047.6M, EPOCH TIME: 1721082656.844464
[07/15 18:30:56     55s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.000, MEM:2047.6M, EPOCH TIME: 1721082656.844511
[07/15 18:30:56     55s]   Spread Effort: high, pre-route mode, useDDP on.
[07/15 18:30:56     55s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2047.6MB) @(0:00:55.4 - 0:00:55.4).
[07/15 18:30:56     55s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 18:30:56     55s] wireLenOptFixPriorityInst 0 inst fixed
[07/15 18:30:56     55s] Placement tweakage begins.
[07/15 18:30:56     55s] wire length = 5.407e+04
[07/15 18:30:56     55s] wire length = 5.122e+04
[07/15 18:30:56     55s] Placement tweakage ends.
[07/15 18:30:56     55s] Move report: tweak moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 18:30:56     55s] 
[07/15 18:30:56     55s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[07/15 18:30:56     55s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f5ae257aec0.
[07/15 18:30:56     55s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[07/15 18:30:56     55s] Move report: legalization moves 1218 insts, mean move: 1.96 um, max move: 37.78 um spiral
[07/15 18:30:56     55s] 	Max move on inst (spi1_ele2_asyn_reg[18]): (97.62, 87.24) --> (113.12, 64.96)
[07/15 18:30:56     55s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[07/15 18:30:56     55s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/15 18:30:56     55s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=2018.7MB) @(0:00:55.5 - 0:00:55.5).
[07/15 18:30:56     55s] Move report: Detail placement moves 1218 insts, mean move: 1.96 um, max move: 37.78 um 
[07/15 18:30:56     55s] 	Max move on inst (spi1_ele2_asyn_reg[18]): (97.62, 87.24) --> (113.12, 64.96)
[07/15 18:30:56     55s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2018.7MB
[07/15 18:30:56     55s] Statistics of distance of Instance movement in refine placement:
[07/15 18:30:56     55s]   maximum (X+Y) =        37.78 um
[07/15 18:30:56     55s]   inst (spi1_ele2_asyn_reg[18]) with max move: (97.623, 87.241) -> (113.12, 64.96)
[07/15 18:30:56     55s]   mean    (X+Y) =         1.96 um
[07/15 18:30:56     55s] Summary Report:
[07/15 18:30:56     55s] Instances move: 1218 (out of 1218 movable)
[07/15 18:30:56     55s] Instances flipped: 0
[07/15 18:30:56     55s] Mean displacement: 1.96 um
[07/15 18:30:56     55s] Max displacement: 37.78 um (Instance: spi1_ele2_asyn_reg[18]) (97.623, 87.241) -> (113.12, 64.96)
[07/15 18:30:56     55s] 	Length: 36 sites, height: 1 rows, site name: core_ji3v, cell type: SDFRRQJI3VX1
[07/15 18:30:56     55s] Total instances moved : 1218
[07/15 18:30:56     55s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.080, REAL:0.082, MEM:2018.7M, EPOCH TIME: 1721082656.924165
[07/15 18:30:56     55s] Total net bbox length = 4.220e+04 (2.346e+04 1.874e+04) (ext = 4.548e+03)
[07/15 18:30:56     55s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2018.7MB
[07/15 18:30:56     55s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2018.7MB) @(0:00:55.4 - 0:00:55.5).
[07/15 18:30:56     55s] *** Finished refinePlace (0:00:55.5 mem=2018.7M) ***
[07/15 18:30:56     55s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.31913.2
[07/15 18:30:56     55s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.080, REAL:0.084, MEM:2018.7M, EPOCH TIME: 1721082656.924620
[07/15 18:30:56     55s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2018.7M, EPOCH TIME: 1721082656.924667
[07/15 18:30:56     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1218).
[07/15 18:30:56     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:56     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:56     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:56     55s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.010, REAL:0.002, MEM:2015.7M, EPOCH TIME: 1721082656.927023
[07/15 18:30:56     55s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.100, REAL:0.098, MEM:2015.7M, EPOCH TIME: 1721082656.927080
[07/15 18:30:56     55s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2015.7M, EPOCH TIME: 1721082656.927449
[07/15 18:30:56     55s] Starting Early Global Route congestion estimation: mem = 2015.7M
[07/15 18:30:56     55s] (I)      ============================ Layers =============================
[07/15 18:30:56     55s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:30:56     55s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[07/15 18:30:56     55s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:30:56     55s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[07/15 18:30:56     55s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[07/15 18:30:56     55s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[07/15 18:30:56     55s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[07/15 18:30:56     55s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[07/15 18:30:56     55s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[07/15 18:30:56     55s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[07/15 18:30:56     55s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[07/15 18:30:56     55s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[07/15 18:30:56     55s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[07/15 18:30:56     55s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[07/15 18:30:56     55s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[07/15 18:30:56     55s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:30:56     55s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[07/15 18:30:56     55s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[07/15 18:30:56     55s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[07/15 18:30:56     55s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[07/15 18:30:56     55s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[07/15 18:30:56     55s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[07/15 18:30:56     55s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[07/15 18:30:56     55s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[07/15 18:30:56     55s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[07/15 18:30:56     55s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[07/15 18:30:56     55s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[07/15 18:30:56     55s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[07/15 18:30:56     55s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[07/15 18:30:56     55s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[07/15 18:30:56     55s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[07/15 18:30:56     55s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[07/15 18:30:56     55s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[07/15 18:30:56     55s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[07/15 18:30:56     55s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[07/15 18:30:56     55s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[07/15 18:30:56     55s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[07/15 18:30:56     55s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[07/15 18:30:56     55s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[07/15 18:30:56     55s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[07/15 18:30:56     55s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[07/15 18:30:56     55s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[07/15 18:30:56     55s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[07/15 18:30:56     55s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[07/15 18:30:56     55s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[07/15 18:30:56     55s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[07/15 18:30:56     55s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[07/15 18:30:56     55s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[07/15 18:30:56     55s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[07/15 18:30:56     55s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[07/15 18:30:56     55s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[07/15 18:30:56     55s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[07/15 18:30:56     55s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[07/15 18:30:56     55s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[07/15 18:30:56     55s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[07/15 18:30:56     55s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[07/15 18:30:56     55s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[07/15 18:30:56     55s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[07/15 18:30:56     55s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[07/15 18:30:56     55s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[07/15 18:30:56     55s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[07/15 18:30:56     55s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[07/15 18:30:56     55s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[07/15 18:30:56     55s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[07/15 18:30:56     55s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[07/15 18:30:56     55s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[07/15 18:30:56     55s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[07/15 18:30:56     55s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[07/15 18:30:56     55s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[07/15 18:30:56     55s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[07/15 18:30:56     55s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[07/15 18:30:56     55s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[07/15 18:30:56     55s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[07/15 18:30:56     55s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[07/15 18:30:56     55s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[07/15 18:30:56     55s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[07/15 18:30:56     55s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[07/15 18:30:56     55s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[07/15 18:30:56     55s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[07/15 18:30:56     55s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[07/15 18:30:56     55s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[07/15 18:30:56     55s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[07/15 18:30:56     55s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[07/15 18:30:56     55s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[07/15 18:30:56     55s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[07/15 18:30:56     55s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[07/15 18:30:56     55s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[07/15 18:30:56     55s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[07/15 18:30:56     55s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[07/15 18:30:56     55s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[07/15 18:30:56     55s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[07/15 18:30:56     55s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[07/15 18:30:56     55s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[07/15 18:30:56     55s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[07/15 18:30:56     55s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[07/15 18:30:56     55s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[07/15 18:30:56     55s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[07/15 18:30:56     55s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[07/15 18:30:56     55s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[07/15 18:30:56     55s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[07/15 18:30:56     55s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[07/15 18:30:56     55s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[07/15 18:30:56     55s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[07/15 18:30:56     55s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[07/15 18:30:56     55s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[07/15 18:30:56     55s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[07/15 18:30:56     55s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[07/15 18:30:56     55s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[07/15 18:30:56     55s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[07/15 18:30:56     55s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[07/15 18:30:56     55s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[07/15 18:30:56     55s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[07/15 18:30:56     55s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[07/15 18:30:56     55s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[07/15 18:30:56     55s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[07/15 18:30:56     55s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[07/15 18:30:56     55s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[07/15 18:30:56     55s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[07/15 18:30:56     55s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[07/15 18:30:56     55s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[07/15 18:30:56     55s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[07/15 18:30:56     55s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[07/15 18:30:56     55s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[07/15 18:30:56     55s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[07/15 18:30:56     55s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[07/15 18:30:56     55s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[07/15 18:30:56     55s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[07/15 18:30:56     55s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[07/15 18:30:56     55s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[07/15 18:30:56     55s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[07/15 18:30:56     55s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[07/15 18:30:56     55s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[07/15 18:30:56     55s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[07/15 18:30:56     55s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[07/15 18:30:56     55s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[07/15 18:30:56     55s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[07/15 18:30:56     55s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[07/15 18:30:56     55s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[07/15 18:30:56     55s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[07/15 18:30:56     55s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[07/15 18:30:56     55s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[07/15 18:30:56     55s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[07/15 18:30:56     55s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[07/15 18:30:56     55s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[07/15 18:30:56     55s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[07/15 18:30:56     55s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[07/15 18:30:56     55s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[07/15 18:30:56     55s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[07/15 18:30:56     55s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[07/15 18:30:56     55s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[07/15 18:30:56     55s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[07/15 18:30:56     55s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[07/15 18:30:56     55s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[07/15 18:30:56     55s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[07/15 18:30:56     55s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[07/15 18:30:56     55s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[07/15 18:30:56     55s] (I)      | 203 | 203 |                Group |     other |        |       |
[07/15 18:30:56     55s] (I)      | 204 | 204 |                  Row |     other |        |       |
[07/15 18:30:56     55s] (I)      | 205 | 205 |               marker |     other |        |       |
[07/15 18:30:56     55s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[07/15 18:30:56     55s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[07/15 18:30:56     55s] (I)      | 208 | 208 |                unset |     other |        |       |
[07/15 18:30:56     55s] (I)      | 209 | 209 |              unknown |     other |        |       |
[07/15 18:30:56     55s] (I)      | 210 | 210 |               supply |     other |        |       |
[07/15 18:30:56     55s] (I)      | 211 | 211 |                spike |     other |        |       |
[07/15 18:30:56     55s] (I)      | 212 | 212 |               resist |     other |        |       |
[07/15 18:30:56     55s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[07/15 18:30:56     55s] (I)      | 214 | 214 |                drive |     other |        |       |
[07/15 18:30:56     55s] (I)      | 215 | 215 |               select |     other |        |       |
[07/15 18:30:56     55s] (I)      | 216 | 216 |               hilite |     other |        |       |
[07/15 18:30:56     55s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[07/15 18:30:56     55s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[07/15 18:30:56     55s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[07/15 18:30:56     55s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[07/15 18:30:56     55s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[07/15 18:30:56     55s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[07/15 18:30:56     55s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[07/15 18:30:56     55s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[07/15 18:30:56     55s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[07/15 18:30:56     55s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[07/15 18:30:56     55s] (I)      | 227 | 227 |              stretch |     other |        |       |
[07/15 18:30:56     55s] (I)      | 228 | 228 |                 snap |     other |        |       |
[07/15 18:30:56     55s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[07/15 18:30:56     55s] (I)      | 230 | 230 |                 axis |     other |        |       |
[07/15 18:30:56     55s] (I)      | 231 | 231 |                  pin |     other |        |       |
[07/15 18:30:56     55s] (I)      | 232 | 232 |                 wire |     other |        |       |
[07/15 18:30:56     55s] (I)      | 233 | 233 |               device |     other |        |       |
[07/15 18:30:56     55s] (I)      | 234 | 234 |               border |     other |        |       |
[07/15 18:30:56     55s] (I)      | 235 | 235 |                 text |     other |        |       |
[07/15 18:30:56     55s] (I)      | 236 | 236 |            softFence |     other |        |       |
[07/15 18:30:56     55s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[07/15 18:30:56     55s] (I)      | 238 | 238 |                align |     other |        |       |
[07/15 18:30:56     55s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[07/15 18:30:56     55s] (I)      | 240 | 240 |             instance |     other |        |       |
[07/15 18:30:56     55s] (I)      | 241 | 241 |             annotate |     other |        |       |
[07/15 18:30:56     55s] (I)      | 242 | 242 |                 grid |     other |        |       |
[07/15 18:30:56     55s] (I)      | 243 | 243 |           background |     other |        |       |
[07/15 18:30:56     55s] (I)      | 244 | 244 |            substrate |     other |        |       |
[07/15 18:30:56     55s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[07/15 18:30:56     55s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[07/15 18:30:56     55s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[07/15 18:30:56     55s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[07/15 18:30:56     55s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[07/15 18:30:56     55s] (I)      | 250 | 250 |                drill |     other |        |       |
[07/15 18:30:56     55s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[07/15 18:30:56     55s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[07/15 18:30:56     55s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[07/15 18:30:56     55s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:30:56     55s] (I)      Started Import and model ( Curr Mem: 2015.68 MB )
[07/15 18:30:56     55s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:30:56     55s] (I)      == Non-default Options ==
[07/15 18:30:56     55s] (I)      Maximum routing layer                              : 3
[07/15 18:30:56     55s] (I)      Number of threads                                  : 1
[07/15 18:30:56     55s] (I)      Use non-blocking free Dbs wires                    : false
[07/15 18:30:56     55s] (I)      Method to set GCell size                           : row
[07/15 18:30:56     55s] (I)      Counted 402 PG shapes. We will not process PG shapes layer by layer.
[07/15 18:30:56     55s] (I)      Use row-based GCell size
[07/15 18:30:56     55s] (I)      Use row-based GCell align
[07/15 18:30:56     55s] (I)      layer 0 area = 202000
[07/15 18:30:56     55s] (I)      layer 1 area = 202000
[07/15 18:30:56     55s] (I)      layer 2 area = 202000
[07/15 18:30:56     55s] (I)      GCell unit size   : 4480
[07/15 18:30:56     55s] (I)      GCell multiplier  : 1
[07/15 18:30:56     55s] (I)      GCell row height  : 4480
[07/15 18:30:56     55s] (I)      Actual row height : 4480
[07/15 18:30:56     55s] (I)      GCell align ref   : 20160 20160
[07/15 18:30:56     55s] [NR-eGR] Track table information for default rule: 
[07/15 18:30:56     55s] [NR-eGR] MET1 has single uniform track structure
[07/15 18:30:56     55s] [NR-eGR] MET2 has single uniform track structure
[07/15 18:30:56     55s] [NR-eGR] MET3 has single uniform track structure
[07/15 18:30:56     55s] [NR-eGR] MET4 has single uniform track structure
[07/15 18:30:56     55s] [NR-eGR] METTP has single uniform track structure
[07/15 18:30:56     55s] [NR-eGR] METTPL has single uniform track structure
[07/15 18:30:56     55s] (I)      ================= Default via ==================
[07/15 18:30:56     55s] (I)      +---+--------------------+---------------------+
[07/15 18:30:56     55s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut     |
[07/15 18:30:56     55s] (I)      +---+--------------------+---------------------+
[07/15 18:30:56     55s] (I)      | 1 |    2  VIA1_Y_so    |   32  VIA1_CV1_hd   |
[07/15 18:30:56     55s] (I)      | 2 |   38  VIA2_so      |   61  VIA2_CV1_so   |
[07/15 18:30:56     55s] (I)      | 3 |   74  VIA3_so      |   93  VIA3_CH2_so   |
[07/15 18:30:56     55s] (I)      | 4 |  117  VIATPne_Y_so |  132  VIATP_CH2s_so |
[07/15 18:30:56     55s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so  |
[07/15 18:30:56     55s] (I)      +---+--------------------+---------------------+
[07/15 18:30:56     55s] [NR-eGR] Read 260 PG shapes
[07/15 18:30:56     55s] [NR-eGR] Read 0 clock shapes
[07/15 18:30:56     55s] [NR-eGR] Read 0 other shapes
[07/15 18:30:56     55s] [NR-eGR] #Routing Blockages  : 0
[07/15 18:30:56     55s] [NR-eGR] #Instance Blockages : 0
[07/15 18:30:56     55s] [NR-eGR] #PG Blockages       : 260
[07/15 18:30:56     55s] [NR-eGR] #Halo Blockages     : 0
[07/15 18:30:56     55s] [NR-eGR] #Boundary Blockages : 0
[07/15 18:30:56     55s] [NR-eGR] #Clock Blockages    : 0
[07/15 18:30:56     55s] [NR-eGR] #Other Blockages    : 0
[07/15 18:30:56     55s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/15 18:30:56     55s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[07/15 18:30:56     55s] [NR-eGR] Read 1252 nets ( ignored 0 )
[07/15 18:30:56     55s] (I)      early_global_route_priority property id does not exist.
[07/15 18:30:56     55s] (I)      Read Num Blocks=260  Num Prerouted Wires=0  Num CS=0
[07/15 18:30:56     55s] (I)      Layer 1 (V) : #blockages 260 : #preroutes 0
[07/15 18:30:56     55s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[07/15 18:30:56     55s] (I)      Number of ignored nets                =      0
[07/15 18:30:56     55s] (I)      Number of connected nets              =      0
[07/15 18:30:56     55s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[07/15 18:30:56     55s] (I)      Number of clock nets                  =      2.  Ignored: No
[07/15 18:30:56     55s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/15 18:30:56     55s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/15 18:30:56     55s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/15 18:30:56     55s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/15 18:30:56     55s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/15 18:30:56     55s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/15 18:30:56     55s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/15 18:30:56     55s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[07/15 18:30:56     55s] (I)      Ndr track 0 does not exist
[07/15 18:30:56     55s] (I)      ---------------------Grid Graph Info--------------------
[07/15 18:30:56     55s] (I)      Routing area        : (0, 0) - (445200, 241920)
[07/15 18:30:56     55s] (I)      Core area           : (20160, 20160) - (425040, 221760)
[07/15 18:30:56     55s] (I)      Site width          :   560  (dbu)
[07/15 18:30:56     55s] (I)      Row height          :  4480  (dbu)
[07/15 18:30:56     55s] (I)      GCell row height    :  4480  (dbu)
[07/15 18:30:56     55s] (I)      GCell width         :  4480  (dbu)
[07/15 18:30:56     55s] (I)      GCell height        :  4480  (dbu)
[07/15 18:30:56     55s] (I)      Grid                :    99    54     3
[07/15 18:30:56     55s] (I)      Layer numbers       :     1     2     3
[07/15 18:30:56     55s] (I)      Vertical capacity   :     0  4480     0
[07/15 18:30:56     55s] (I)      Horizontal capacity :     0     0  4480
[07/15 18:30:56     55s] (I)      Default wire width  :   230   280   280
[07/15 18:30:56     55s] (I)      Default wire space  :   230   280   280
[07/15 18:30:56     55s] (I)      Default wire pitch  :   460   560   560
[07/15 18:30:56     55s] (I)      Default pitch size  :   460   560   560
[07/15 18:30:56     55s] (I)      First track coord   :   280   280   280
[07/15 18:30:56     55s] (I)      Num tracks per GCell:  9.74  8.00  8.00
[07/15 18:30:56     55s] (I)      Total num of tracks :   432   795   432
[07/15 18:30:56     55s] (I)      Num of masks        :     1     1     1
[07/15 18:30:56     55s] (I)      Num of trim masks   :     0     0     0
[07/15 18:30:56     55s] (I)      --------------------------------------------------------
[07/15 18:30:56     55s] 
[07/15 18:30:56     55s] [NR-eGR] ============ Routing rule table ============
[07/15 18:30:56     55s] [NR-eGR] Rule id: 0  Nets: 1252
[07/15 18:30:56     55s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[07/15 18:30:56     55s] (I)                    Layer    2    3 
[07/15 18:30:56     55s] (I)                    Pitch  560  560 
[07/15 18:30:56     55s] (I)             #Used tracks    1    1 
[07/15 18:30:56     55s] (I)       #Fully used tracks    1    1 
[07/15 18:30:56     55s] [NR-eGR] ========================================
[07/15 18:30:56     55s] [NR-eGR] 
[07/15 18:30:56     55s] (I)      =============== Blocked Tracks ===============
[07/15 18:30:56     55s] (I)      +-------+---------+----------+---------------+
[07/15 18:30:56     55s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/15 18:30:56     55s] (I)      +-------+---------+----------+---------------+
[07/15 18:30:56     55s] (I)      |     1 |       0 |        0 |         0.00% |
[07/15 18:30:56     55s] (I)      |     2 |   42930 |     6090 |        14.19% |
[07/15 18:30:56     55s] (I)      |     3 |   42768 |        0 |         0.00% |
[07/15 18:30:56     55s] (I)      +-------+---------+----------+---------------+
[07/15 18:30:56     55s] (I)      Finished Import and model ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2015.68 MB )
[07/15 18:30:56     55s] (I)      Reset routing kernel
[07/15 18:30:56     55s] (I)      Started Global Routing ( Curr Mem: 2015.68 MB )
[07/15 18:30:56     55s] (I)      totalPins=4862  totalGlobalPin=4763 (97.96%)
[07/15 18:30:56     55s] (I)      total 2D Cap : 79608 = (42768 H, 36840 V)
[07/15 18:30:56     55s] [NR-eGR] Layer group 1: route 1252 net(s) in layer range [2, 3]
[07/15 18:30:56     55s] (I)      
[07/15 18:30:56     55s] (I)      ============  Phase 1a Route ============
[07/15 18:30:56     55s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[07/15 18:30:56     55s] (I)      Usage: 11126 = (5816 H, 5310 V) = (13.60% H, 14.41% V) = (2.606e+04um H, 2.379e+04um V)
[07/15 18:30:56     55s] (I)      
[07/15 18:30:56     55s] (I)      ============  Phase 1b Route ============
[07/15 18:30:56     55s] (I)      Usage: 11127 = (5816 H, 5311 V) = (13.60% H, 14.42% V) = (2.606e+04um H, 2.379e+04um V)
[07/15 18:30:56     55s] (I)      Overflow of layer group 1: 0.00% H + 0.04% V. EstWL: 4.984896e+04um
[07/15 18:30:56     55s] (I)      Congestion metric : 0.00%H 0.04%V, 0.04%HV
[07/15 18:30:56     55s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/15 18:30:56     55s] (I)      
[07/15 18:30:56     55s] (I)      ============  Phase 1c Route ============
[07/15 18:30:56     55s] (I)      Level2 Grid: 20 x 11
[07/15 18:30:56     55s] (I)      Usage: 11127 = (5816 H, 5311 V) = (13.60% H, 14.42% V) = (2.606e+04um H, 2.379e+04um V)
[07/15 18:30:56     55s] (I)      
[07/15 18:30:56     55s] (I)      ============  Phase 1d Route ============
[07/15 18:30:56     55s] (I)      Usage: 11128 = (5816 H, 5312 V) = (13.60% H, 14.42% V) = (2.606e+04um H, 2.380e+04um V)
[07/15 18:30:56     55s] (I)      
[07/15 18:30:56     55s] (I)      ============  Phase 1e Route ============
[07/15 18:30:56     55s] (I)      Usage: 11128 = (5816 H, 5312 V) = (13.60% H, 14.42% V) = (2.606e+04um H, 2.380e+04um V)
[07/15 18:30:56     55s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.02% V. EstWL: 4.985344e+04um
[07/15 18:30:56     55s] (I)      
[07/15 18:30:56     55s] (I)      ============  Phase 1l Route ============
[07/15 18:30:56     55s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[07/15 18:30:56     55s] (I)      Layer  2:      36113      7070         5        3984       37992    ( 9.49%) 
[07/15 18:30:56     55s] (I)      Layer  3:      42336      5813         0           0       42336    ( 0.00%) 
[07/15 18:30:56     55s] (I)      Total:         78449     12883         5        3984       80328    ( 4.73%) 
[07/15 18:30:56     55s] (I)      
[07/15 18:30:56     55s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/15 18:30:56     55s] [NR-eGR]                        OverCon            
[07/15 18:30:56     55s] [NR-eGR]                         #Gcell     %Gcell
[07/15 18:30:56     55s] [NR-eGR]        Layer               (1)    OverCon
[07/15 18:30:56     55s] [NR-eGR] ----------------------------------------------
[07/15 18:30:56     55s] [NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[07/15 18:30:56     55s] [NR-eGR]    MET2 ( 2)         5( 0.11%)   ( 0.11%) 
[07/15 18:30:56     55s] [NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[07/15 18:30:56     55s] [NR-eGR] ----------------------------------------------
[07/15 18:30:56     55s] [NR-eGR]        Total         5( 0.05%)   ( 0.05%) 
[07/15 18:30:56     55s] [NR-eGR] 
[07/15 18:30:56     55s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2023.68 MB )
[07/15 18:30:56     55s] (I)      total 2D Cap : 79612 = (42768 H, 36844 V)
[07/15 18:30:56     55s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.10% V
[07/15 18:30:56     55s] Early Global Route congestion estimation runtime: 0.04 seconds, mem = 2023.7M
[07/15 18:30:56     55s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.040, REAL:0.040, MEM:2023.7M, EPOCH TIME: 1721082656.967516
[07/15 18:30:56     55s] OPERPROF: Starting HotSpotCal at level 1, MEM:2023.7M, EPOCH TIME: 1721082656.967556
[07/15 18:30:56     55s] [hotspot] +------------+---------------+---------------+
[07/15 18:30:56     55s] [hotspot] |            |   max hotspot | total hotspot |
[07/15 18:30:56     55s] [hotspot] +------------+---------------+---------------+
[07/15 18:30:56     55s] [hotspot] | normalized |          0.00 |          0.00 |
[07/15 18:30:56     55s] [hotspot] +------------+---------------+---------------+
[07/15 18:30:56     55s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/15 18:30:56     55s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/15 18:30:56     55s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:2039.7M, EPOCH TIME: 1721082656.968246
[07/15 18:30:56     55s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2039.7M, EPOCH TIME: 1721082656.968356
[07/15 18:30:56     55s] Starting Early Global Route wiring: mem = 2039.7M
[07/15 18:30:56     55s] (I)      ============= Track Assignment ============
[07/15 18:30:56     55s] (I)      Started Track Assignment (1T) ( Curr Mem: 2039.69 MB )
[07/15 18:30:56     55s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[07/15 18:30:56     55s] (I)      Run Multi-thread track assignment
[07/15 18:30:56     55s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2039.69 MB )
[07/15 18:30:56     55s] (I)      Started Export ( Curr Mem: 2039.69 MB )
[07/15 18:30:56     55s] [NR-eGR]                 Length (um)   Vias 
[07/15 18:30:56     55s] [NR-eGR] -----------------------------------
[07/15 18:30:56     55s] [NR-eGR]  MET1    (1H)             0   4782 
[07/15 18:30:56     55s] [NR-eGR]  MET2    (2V)         25797   7102 
[07/15 18:30:56     55s] [NR-eGR]  MET3    (3H)         26797      0 
[07/15 18:30:56     55s] [NR-eGR]  MET4    (4V)             0      0 
[07/15 18:30:56     55s] [NR-eGR]  METTP   (5H)             0      0 
[07/15 18:30:56     55s] [NR-eGR]  METTPL  (6V)             0      0 
[07/15 18:30:56     55s] [NR-eGR] -----------------------------------
[07/15 18:30:56     55s] [NR-eGR]          Total        52594  11884 
[07/15 18:30:56     55s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:30:56     55s] [NR-eGR] Total half perimeter of net bounding box: 42199um
[07/15 18:30:56     55s] [NR-eGR] Total length: 52594um, number of vias: 11884
[07/15 18:30:56     55s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:30:56     55s] [NR-eGR] Total eGR-routed clock nets wire length: 3689um, number of vias: 925
[07/15 18:30:56     55s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:30:56     55s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2039.69 MB )
[07/15 18:30:56     55s] Early Global Route wiring runtime: 0.02 seconds, mem = 2039.7M
[07/15 18:30:56     55s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.010, REAL:0.017, MEM:2039.7M, EPOCH TIME: 1721082656.985162
[07/15 18:30:56     55s] 0 delay mode for cte disabled.
[07/15 18:30:56     55s] SKP cleared!
[07/15 18:30:56     55s] 
[07/15 18:30:56     55s] *** Finished incrementalPlace (cpu=0:00:01.9, real=0:00:01.0)***
[07/15 18:30:56     55s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2039.7M, EPOCH TIME: 1721082656.994056
[07/15 18:30:56     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:56     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:56     55s] All LLGs are deleted
[07/15 18:30:56     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:56     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:56     55s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2039.7M, EPOCH TIME: 1721082656.994142
[07/15 18:30:56     55s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2039.7M, EPOCH TIME: 1721082656.994189
[07/15 18:30:56     55s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2039.7M, EPOCH TIME: 1721082656.994554
[07/15 18:30:56     55s] Start to check current routing status for nets...
[07/15 18:30:56     55s] All nets are already routed correctly.
[07/15 18:30:56     55s] End to check current routing status for nets (mem=2039.7M)
[07/15 18:30:56     55s] Extraction called for design 'aska_dig' of instances=1218 and nets=1279 using extraction engine 'preRoute' .
[07/15 18:30:56     55s] PreRoute RC Extraction called for design aska_dig.
[07/15 18:30:56     55s] RC Extraction called in multi-corner(2) mode.
[07/15 18:30:56     55s] RCMode: PreRoute
[07/15 18:30:56     55s]       RC Corner Indexes            0       1   
[07/15 18:30:56     55s] Capacitance Scaling Factor   : 1.00000 1.00000 
[07/15 18:30:56     55s] Resistance Scaling Factor    : 1.00000 1.00000 
[07/15 18:30:56     55s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[07/15 18:30:56     55s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[07/15 18:30:56     55s] Shrink Factor                : 1.00000
[07/15 18:30:56     55s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/15 18:30:56     55s] Using capacitance table file ...
[07/15 18:30:56     55s] 
[07/15 18:30:56     55s] Trim Metal Layers:
[07/15 18:30:57     55s] LayerId::1 widthSet size::4
[07/15 18:30:57     55s] LayerId::2 widthSet size::4
[07/15 18:30:57     55s] LayerId::3 widthSet size::4
[07/15 18:30:57     55s] LayerId::4 widthSet size::4
[07/15 18:30:57     55s] LayerId::5 widthSet size::4
[07/15 18:30:57     55s] LayerId::6 widthSet size::2
[07/15 18:30:57     55s] Updating RC grid for preRoute extraction ...
[07/15 18:30:57     55s] eee: pegSigSF::1.070000
[07/15 18:30:57     55s] Initializing multi-corner capacitance tables ... 
[07/15 18:30:57     55s] Initializing multi-corner resistance tables ...
[07/15 18:30:57     55s] eee: l::1 avDens::0.108776 usedTrk::522.126518 availTrk::4800.000000 sigTrk::522.126518
[07/15 18:30:57     55s] eee: l::2 avDens::0.141878 usedTrk::635.615110 availTrk::4480.000000 sigTrk::635.615110
[07/15 18:30:57     55s] eee: l::3 avDens::0.159237 usedTrk::598.731255 availTrk::3760.000000 sigTrk::598.731255
[07/15 18:30:57     55s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:30:57     55s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:30:57     55s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:30:57     55s] {RT max_rc 0 3 3 0}
[07/15 18:30:57     55s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.000000 newSi=0.001600 wHLS=0.000000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/15 18:30:57     55s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:01.0  MEM: 2039.688M)
[07/15 18:30:57     55s] Compute RC Scale Done ...
[07/15 18:30:57     55s] **optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 1519.1M, totSessionCpu=0:00:56 **
[07/15 18:30:57     55s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/15 18:30:57     55s] #################################################################################
[07/15 18:30:57     55s] # Design Stage: PreRoute
[07/15 18:30:57     55s] # Design Name: aska_dig
[07/15 18:30:57     55s] # Design Mode: 180nm
[07/15 18:30:57     55s] # Analysis Mode: MMMC Non-OCV 
[07/15 18:30:57     55s] # Parasitics Mode: No SPEF/RCDB 
[07/15 18:30:57     55s] # Signoff Settings: SI Off 
[07/15 18:30:57     55s] #################################################################################
[07/15 18:30:57     55s] Calculate delays in BcWc mode...
[07/15 18:30:57     55s] Topological Sorting (REAL = 0:00:00.0, MEM = 2035.8M, InitMEM = 2035.8M)
[07/15 18:30:57     55s] Start delay calculation (fullDC) (1 T). (MEM=2035.79)
[07/15 18:30:57     55s] End AAE Lib Interpolated Model. (MEM=2047.3 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:30:57     55s] Total number of fetched objects 1252
[07/15 18:30:57     55s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:30:57     55s] End delay calculation. (MEM=2062.99 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 18:30:57     55s] End delay calculation (fullDC). (MEM=2062.99 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 18:30:57     55s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2063.0M) ***
[07/15 18:30:57     55s] *** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.3/0:00:02.3 (1.0), totSession cpu/real = 0:00:56.0/0:13:23.8 (0.1), mem = 2063.0M
[07/15 18:30:57     55s] 
[07/15 18:30:57     55s] =============================================================================================
[07/15 18:30:57     55s]  Step TAT Report : IncrReplace #1 / place_opt_design #1                         21.18-s099_1
[07/15 18:30:57     55s] =============================================================================================
[07/15 18:30:57     55s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:30:57     55s] ---------------------------------------------------------------------------------------------
[07/15 18:30:57     55s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:30:57     55s] [ ExtractRC              ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.7
[07/15 18:30:57     55s] [ TimingUpdate           ]      4   0:00:00.1  (   2.3 % )     0:00:00.1 /  0:00:00.1    1.1
[07/15 18:30:57     55s] [ FullDelayCalc          ]      1   0:00:00.2  (   8.3 % )     0:00:00.2 /  0:00:00.2    1.0
[07/15 18:30:57     55s] [ MISC                   ]          0:00:02.0  (  88.1 % )     0:00:02.0 /  0:00:02.0    1.0
[07/15 18:30:57     55s] ---------------------------------------------------------------------------------------------
[07/15 18:30:57     55s]  IncrReplace #1 TOTAL               0:00:02.3  ( 100.0 % )     0:00:02.3 /  0:00:02.3    1.0
[07/15 18:30:57     55s] ---------------------------------------------------------------------------------------------
[07/15 18:30:57     55s] 
[07/15 18:30:57     56s] *** Timing Is met
[07/15 18:30:57     56s] *** Check timing (0:00:00.0)
[07/15 18:30:57     56s] *** Timing Is met
[07/15 18:30:57     56s] *** Check timing (0:00:00.0)
[07/15 18:30:57     56s] GigaOpt Checkpoint: Internal reclaim -noViewPrune -rebufferOnly -costCleanup -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -force -numThreads 1 -preCTS
[07/15 18:30:57     56s] Info: 2 clock nets excluded from IPO operation.
[07/15 18:30:57     56s] ### Creating LA Mngr. totSessionCpu=0:00:56.0 mem=2079.0M
[07/15 18:30:57     56s] ### Creating LA Mngr, finished. totSessionCpu=0:00:56.0 mem=2079.0M
[07/15 18:30:57     56s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/15 18:30:57     56s] ### Creating PhyDesignMc. totSessionCpu=0:00:56.0 mem=2098.1M
[07/15 18:30:57     56s] OPERPROF: Starting DPlace-Init at level 1, MEM:2098.1M, EPOCH TIME: 1721082657.424749
[07/15 18:30:57     56s] Processing tracks to init pin-track alignment.
[07/15 18:30:57     56s] z: 2, totalTracks: 1
[07/15 18:30:57     56s] z: 4, totalTracks: 1
[07/15 18:30:57     56s] z: 6, totalTracks: 1
[07/15 18:30:57     56s] #spOpts: N=180 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:30:57     56s] All LLGs are deleted
[07/15 18:30:57     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:57     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:57     56s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2098.1M, EPOCH TIME: 1721082657.425838
[07/15 18:30:57     56s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2098.1M, EPOCH TIME: 1721082657.425912
[07/15 18:30:57     56s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2098.1M, EPOCH TIME: 1721082657.426113
[07/15 18:30:57     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:57     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:57     56s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2098.1M, EPOCH TIME: 1721082657.426306
[07/15 18:30:57     56s] Max number of tech site patterns supported in site array is 256.
[07/15 18:30:57     56s] Core basic site is core_ji3v
[07/15 18:30:57     56s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2098.1M, EPOCH TIME: 1721082657.434996
[07/15 18:30:57     56s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 18:30:57     56s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 18:30:57     56s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2098.1M, EPOCH TIME: 1721082657.435171
[07/15 18:30:57     56s] Fast DP-INIT is on for default
[07/15 18:30:57     56s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/15 18:30:57     56s] Atter site array init, number of instance map data is 0.
[07/15 18:30:57     56s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.009, MEM:2098.1M, EPOCH TIME: 1721082657.435565
[07/15 18:30:57     56s] 
[07/15 18:30:57     56s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:30:57     56s] OPERPROF:     Starting CMU at level 3, MEM:2098.1M, EPOCH TIME: 1721082657.435728
[07/15 18:30:57     56s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2098.1M, EPOCH TIME: 1721082657.435828
[07/15 18:30:57     56s] 
[07/15 18:30:57     56s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 18:30:57     56s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2098.1M, EPOCH TIME: 1721082657.435981
[07/15 18:30:57     56s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2098.1M, EPOCH TIME: 1721082657.436022
[07/15 18:30:57     56s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2114.1M, EPOCH TIME: 1721082657.436327
[07/15 18:30:57     56s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2114.1MB).
[07/15 18:30:57     56s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.012, MEM:2114.1M, EPOCH TIME: 1721082657.436519
[07/15 18:30:57     56s] TotalInstCnt at PhyDesignMc Initialization: 1218
[07/15 18:30:57     56s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:56.0 mem=2114.1M
[07/15 18:30:57     56s] Begin: Area Reclaim Optimization
[07/15 18:30:57     56s] *** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:56.0/0:13:23.9 (0.1), mem = 2114.1M
[07/15 18:30:57     56s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31913.7
[07/15 18:30:57     56s] ### Creating RouteCongInterface, started
[07/15 18:30:57     56s] 
[07/15 18:30:57     56s] #optDebug:  {2, 1.000, 0.8500} {3, 0.500, 0.8500} 
[07/15 18:30:57     56s] 
[07/15 18:30:57     56s] #optDebug: {0, 1.000}
[07/15 18:30:57     56s] ### Creating RouteCongInterface, finished
[07/15 18:30:57     56s] ### Creating LA Mngr. totSessionCpu=0:00:56.0 mem=2114.1M
[07/15 18:30:57     56s] ### Creating LA Mngr, finished. totSessionCpu=0:00:56.0 mem=2114.1M
[07/15 18:30:57     56s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2114.1M, EPOCH TIME: 1721082657.516521
[07/15 18:30:57     56s] Found 0 hard placement blockage before merging.
[07/15 18:30:57     56s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2114.1M, EPOCH TIME: 1721082657.516596
[07/15 18:30:57     56s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 60.40
[07/15 18:30:57     56s] +---------+---------+--------+--------+------------+--------+
[07/15 18:30:57     56s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[07/15 18:30:57     56s] +---------+---------+--------+--------+------------+--------+
[07/15 18:30:57     56s] |   60.40%|        -|   0.000|   0.000|   0:00:00.0| 2114.1M|
[07/15 18:30:57     56s] #optDebug: <stH: 4.4800 MiSeL: 74.3430>
[07/15 18:30:58     56s] |   60.35%|        4|   0.000|   0.000|   0:00:01.0| 2191.3M|
[07/15 18:30:58     56s] #optDebug: <stH: 4.4800 MiSeL: 74.3430>
[07/15 18:30:58     56s] +---------+---------+--------+--------+------------+--------+
[07/15 18:30:58     56s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 60.35
[07/15 18:30:58     56s] 
[07/15 18:30:58     56s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[07/15 18:30:58     56s] --------------------------------------------------------------
[07/15 18:30:58     56s] |                                   | Total     | Sequential |
[07/15 18:30:58     56s] --------------------------------------------------------------
[07/15 18:30:58     56s] | Num insts resized                 |       0  |       0    |
[07/15 18:30:58     56s] | Num insts undone                  |       0  |       0    |
[07/15 18:30:58     56s] | Num insts Downsized               |       0  |       0    |
[07/15 18:30:58     56s] | Num insts Samesized               |       0  |       0    |
[07/15 18:30:58     56s] | Num insts Upsized                 |       0  |       0    |
[07/15 18:30:58     56s] | Num multiple commits+uncommits    |       0  |       -    |
[07/15 18:30:58     56s] --------------------------------------------------------------
[07/15 18:30:58     56s] 
[07/15 18:30:58     56s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[07/15 18:30:58     56s] End: Core Area Reclaim Optimization (cpu = 0:00:00.9) (real = 0:00:01.0) **
[07/15 18:30:58     56s] Deleting 0 temporary hard placement blockage(s).
[07/15 18:30:58     56s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31913.7
[07/15 18:30:58     56s] *** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:00:57.0/0:13:24.8 (0.1), mem = 2191.3M
[07/15 18:30:58     56s] 
[07/15 18:30:58     56s] =============================================================================================
[07/15 18:30:58     56s]  Step TAT Report : AreaOpt #2 / place_opt_design #1                             21.18-s099_1
[07/15 18:30:58     56s] =============================================================================================
[07/15 18:30:58     56s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:30:58     56s] ---------------------------------------------------------------------------------------------
[07/15 18:30:58     56s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:30:58     56s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:30:58     56s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:30:58     56s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:30:58     56s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:30:58     56s] [ OptimizationStep       ]      1   0:00:00.0  (   0.5 % )     0:00:00.8 /  0:00:00.8    1.0
[07/15 18:30:58     56s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.4 % )     0:00:00.8 /  0:00:00.8    1.0
[07/15 18:30:58     56s] [ OptGetWeight           ]     17   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:30:58     56s] [ OptEval                ]     17   0:00:00.7  (  73.5 % )     0:00:00.7 /  0:00:00.7    1.0
[07/15 18:30:58     56s] [ OptCommit              ]     17   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:30:58     56s] [ PostCommitDelayUpdate  ]     17   0:00:00.0  (   0.9 % )     0:00:00.1 /  0:00:00.1    0.9
[07/15 18:30:58     56s] [ IncrDelayCalc          ]     23   0:00:00.1  (  11.8 % )     0:00:00.1 /  0:00:00.1    0.9
[07/15 18:30:58     56s] [ IncrTimingUpdate       ]      4   0:00:00.0  (   2.5 % )     0:00:00.0 /  0:00:00.0    0.9
[07/15 18:30:58     56s] [ MISC                   ]          0:00:00.1  (   8.1 % )     0:00:00.1 /  0:00:00.1    0.9
[07/15 18:30:58     56s] ---------------------------------------------------------------------------------------------
[07/15 18:30:58     56s]  AreaOpt #2 TOTAL                   0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.9    1.0
[07/15 18:30:58     56s] ---------------------------------------------------------------------------------------------
[07/15 18:30:58     56s] 
[07/15 18:30:58     56s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2172.2M, EPOCH TIME: 1721082658.354899
[07/15 18:30:58     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1215).
[07/15 18:30:58     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:58     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:58     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:58     56s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.003, MEM:2091.2M, EPOCH TIME: 1721082658.357779
[07/15 18:30:58     56s] TotalInstCnt at PhyDesignMc Destruction: 1215
[07/15 18:30:58     56s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=2091.23M, totSessionCpu=0:00:57).
[07/15 18:30:58     56s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[07/15 18:30:58     56s] Info: 2 clock nets excluded from IPO operation.
[07/15 18:30:58     56s] ### Creating LA Mngr. totSessionCpu=0:00:57.0 mem=2091.2M
[07/15 18:30:58     56s] ### Creating LA Mngr, finished. totSessionCpu=0:00:57.0 mem=2091.2M
[07/15 18:30:58     56s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/15 18:30:58     56s] ### Creating PhyDesignMc. totSessionCpu=0:00:57.0 mem=2148.5M
[07/15 18:30:58     56s] OPERPROF: Starting DPlace-Init at level 1, MEM:2148.5M, EPOCH TIME: 1721082658.363177
[07/15 18:30:58     56s] Processing tracks to init pin-track alignment.
[07/15 18:30:58     56s] z: 2, totalTracks: 1
[07/15 18:30:58     56s] z: 4, totalTracks: 1
[07/15 18:30:58     56s] z: 6, totalTracks: 1
[07/15 18:30:58     56s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:30:58     56s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2148.5M, EPOCH TIME: 1721082658.364583
[07/15 18:30:58     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:58     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:58     56s] 
[07/15 18:30:58     56s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:30:58     56s] OPERPROF:     Starting CMU at level 3, MEM:2148.5M, EPOCH TIME: 1721082658.373581
[07/15 18:30:58     56s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2148.5M, EPOCH TIME: 1721082658.373701
[07/15 18:30:58     56s] 
[07/15 18:30:58     56s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 18:30:58     56s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2148.5M, EPOCH TIME: 1721082658.373859
[07/15 18:30:58     56s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2148.5M, EPOCH TIME: 1721082658.373902
[07/15 18:30:58     56s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2148.5M, EPOCH TIME: 1721082658.374026
[07/15 18:30:58     56s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2148.5MB).
[07/15 18:30:58     56s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:2148.5M, EPOCH TIME: 1721082658.374195
[07/15 18:30:58     56s] TotalInstCnt at PhyDesignMc Initialization: 1215
[07/15 18:30:58     56s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:57.0 mem=2148.5M
[07/15 18:30:58     56s] Begin: Area Reclaim Optimization
[07/15 18:30:58     56s] *** AreaOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:57.0/0:13:24.9 (0.1), mem = 2148.5M
[07/15 18:30:58     56s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31913.8
[07/15 18:30:58     56s] ### Creating RouteCongInterface, started
[07/15 18:30:58     56s] 
[07/15 18:30:58     56s] #optDebug:  {2, 1.000, 0.8500} {3, 0.500, 0.8500} 
[07/15 18:30:58     56s] 
[07/15 18:30:58     56s] #optDebug: {0, 1.000}
[07/15 18:30:58     56s] ### Creating RouteCongInterface, finished
[07/15 18:30:58     56s] ### Creating LA Mngr. totSessionCpu=0:00:57.0 mem=2148.5M
[07/15 18:30:58     56s] ### Creating LA Mngr, finished. totSessionCpu=0:00:57.0 mem=2148.5M
[07/15 18:30:58     57s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2148.5M, EPOCH TIME: 1721082658.455432
[07/15 18:30:58     57s] Found 0 hard placement blockage before merging.
[07/15 18:30:58     57s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2148.5M, EPOCH TIME: 1721082658.455523
[07/15 18:30:58     57s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 60.35
[07/15 18:30:58     57s] +---------+---------+--------+--------+------------+--------+
[07/15 18:30:58     57s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[07/15 18:30:58     57s] +---------+---------+--------+--------+------------+--------+
[07/15 18:30:58     57s] |   60.35%|        -|   0.000|   0.000|   0:00:00.0| 2148.5M|
[07/15 18:30:58     57s] #optDebug: <stH: 4.4800 MiSeL: 74.3430>
[07/15 18:30:58     57s] |   60.35%|        0|   0.000|   0.000|   0:00:00.0| 2148.5M|
[07/15 18:30:58     57s] |   60.35%|        0|   0.000|   0.000|   0:00:00.0| 2148.5M|
[07/15 18:30:58     57s] |   60.34%|        1|   0.000|   0.000|   0:00:00.0| 2170.7M|
[07/15 18:30:58     57s] |   60.34%|        0|   0.000|   0.000|   0:00:00.0| 2170.7M|
[07/15 18:30:58     57s] #optDebug: <stH: 4.4800 MiSeL: 74.3430>
[07/15 18:30:58     57s] #optDebug: RTR_SNLTF <10.0000 4.4800> <44.8000> 
[07/15 18:30:58     57s] |   60.34%|        0|   0.000|   0.000|   0:00:00.0| 2170.7M|
[07/15 18:30:58     57s] +---------+---------+--------+--------+------------+--------+
[07/15 18:30:58     57s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 60.34
[07/15 18:30:58     57s] 
[07/15 18:30:58     57s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 1 **
[07/15 18:30:58     57s] --------------------------------------------------------------
[07/15 18:30:58     57s] |                                   | Total     | Sequential |
[07/15 18:30:58     57s] --------------------------------------------------------------
[07/15 18:30:58     57s] | Num insts resized                 |       1  |       1    |
[07/15 18:30:58     57s] | Num insts undone                  |       0  |       0    |
[07/15 18:30:58     57s] | Num insts Downsized               |       1  |       1    |
[07/15 18:30:58     57s] | Num insts Samesized               |       0  |       0    |
[07/15 18:30:58     57s] | Num insts Upsized                 |       0  |       0    |
[07/15 18:30:58     57s] | Num multiple commits+uncommits    |       0  |       -    |
[07/15 18:30:58     57s] --------------------------------------------------------------
[07/15 18:30:58     57s] 
[07/15 18:30:58     57s] Number of times islegalLocAvaiable called = 1 skipped = 0, called in commitmove = 1, skipped in commitmove = 0
[07/15 18:30:58     57s] End: Core Area Reclaim Optimization (cpu = 0:00:00.2) (real = 0:00:00.0) **
[07/15 18:30:58     57s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2170.7M, EPOCH TIME: 1721082658.558958
[07/15 18:30:58     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1215).
[07/15 18:30:58     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:58     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:58     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:58     57s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2170.7M, EPOCH TIME: 1721082658.560990
[07/15 18:30:58     57s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2170.7M, EPOCH TIME: 1721082658.561743
[07/15 18:30:58     57s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2170.7M, EPOCH TIME: 1721082658.561832
[07/15 18:30:58     57s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2170.7M, EPOCH TIME: 1721082658.563013
[07/15 18:30:58     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:58     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:58     57s] 
[07/15 18:30:58     57s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:30:58     57s] OPERPROF:       Starting CMU at level 4, MEM:2170.7M, EPOCH TIME: 1721082658.571991
[07/15 18:30:58     57s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2170.7M, EPOCH TIME: 1721082658.572103
[07/15 18:30:58     57s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.009, MEM:2170.7M, EPOCH TIME: 1721082658.572254
[07/15 18:30:58     57s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2170.7M, EPOCH TIME: 1721082658.572299
[07/15 18:30:58     57s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2170.7M, EPOCH TIME: 1721082658.572440
[07/15 18:30:58     57s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2170.7M, EPOCH TIME: 1721082658.572566
[07/15 18:30:58     57s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2170.7M, EPOCH TIME: 1721082658.572635
[07/15 18:30:58     57s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.011, MEM:2170.7M, EPOCH TIME: 1721082658.572710
[07/15 18:30:58     57s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.011, MEM:2170.7M, EPOCH TIME: 1721082658.572747
[07/15 18:30:58     57s] TDRefine: refinePlace mode is spiral
[07/15 18:30:58     57s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.31913.3
[07/15 18:30:58     57s] OPERPROF: Starting RefinePlace at level 1, MEM:2170.7M, EPOCH TIME: 1721082658.572802
[07/15 18:30:58     57s] *** Starting refinePlace (0:00:57.2 mem=2170.7M) ***
[07/15 18:30:58     57s] Total net bbox length = 4.199e+04 (2.333e+04 1.866e+04) (ext = 4.597e+03)
[07/15 18:30:58     57s] 
[07/15 18:30:58     57s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:30:58     57s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 18:30:58     57s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:30:58     57s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:30:58     57s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2170.7M, EPOCH TIME: 1721082658.573999
[07/15 18:30:58     57s] Starting refinePlace ...
[07/15 18:30:58     57s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:30:58     57s] One DDP V2 for no tweak run.
[07/15 18:30:58     57s] 
[07/15 18:30:58     57s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[07/15 18:30:58     57s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f5ae257aec0.
[07/15 18:30:58     57s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[07/15 18:30:58     57s] Move report: legalization moves 6 insts, mean move: 2.80 um, max move: 4.48 um spiral
[07/15 18:30:58     57s] 	Max move on inst (FE_OFC83_OFN3_n_7): (232.40, 132.16) --> (232.40, 136.64)
[07/15 18:30:58     57s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[07/15 18:30:58     57s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/15 18:30:58     57s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2158.8MB) @(0:00:57.2 - 0:00:57.2).
[07/15 18:30:58     57s] Move report: Detail placement moves 6 insts, mean move: 2.80 um, max move: 4.48 um 
[07/15 18:30:58     57s] 	Max move on inst (FE_OFC83_OFN3_n_7): (232.40, 132.16) --> (232.40, 136.64)
[07/15 18:30:58     57s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2158.8MB
[07/15 18:30:58     57s] Statistics of distance of Instance movement in refine placement:
[07/15 18:30:58     57s]   maximum (X+Y) =         4.48 um
[07/15 18:30:58     57s]   inst (FE_OFC83_OFN3_n_7) with max move: (232.4, 132.16) -> (232.4, 136.64)
[07/15 18:30:58     57s]   mean    (X+Y) =         2.80 um
[07/15 18:30:58     57s] Summary Report:
[07/15 18:30:58     57s] Instances move: 6 (out of 1215 movable)
[07/15 18:30:58     57s] Instances flipped: 0
[07/15 18:30:58     57s] Mean displacement: 2.80 um
[07/15 18:30:58     57s] Max displacement: 4.48 um (Instance: FE_OFC83_OFN3_n_7) (232.4, 132.16) -> (232.4, 136.64)
[07/15 18:30:58     57s] 	Length: 6 sites, height: 1 rows, site name: core_ji3v, cell type: BUJI3VX2
[07/15 18:30:58     57s] Total instances moved : 6
[07/15 18:30:58     57s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.020, REAL:0.025, MEM:2158.8M, EPOCH TIME: 1721082658.598752
[07/15 18:30:58     57s] Total net bbox length = 4.200e+04 (2.334e+04 1.866e+04) (ext = 4.595e+03)
[07/15 18:30:58     57s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2158.8MB
[07/15 18:30:58     57s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2158.8MB) @(0:00:57.2 - 0:00:57.2).
[07/15 18:30:58     57s] *** Finished refinePlace (0:00:57.2 mem=2158.8M) ***
[07/15 18:30:58     57s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.31913.3
[07/15 18:30:58     57s] OPERPROF: Finished RefinePlace at level 1, CPU:0.020, REAL:0.026, MEM:2158.8M, EPOCH TIME: 1721082658.599204
[07/15 18:30:58     57s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2158.8M, EPOCH TIME: 1721082658.602174
[07/15 18:30:58     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1215).
[07/15 18:30:58     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:58     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:58     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:58     57s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2155.8M, EPOCH TIME: 1721082658.604228
[07/15 18:30:58     57s] *** maximum move = 4.48 um ***
[07/15 18:30:58     57s] *** Finished re-routing un-routed nets (2155.8M) ***
[07/15 18:30:58     57s] OPERPROF: Starting DPlace-Init at level 1, MEM:2155.8M, EPOCH TIME: 1721082658.607113
[07/15 18:30:58     57s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2155.8M, EPOCH TIME: 1721082658.608295
[07/15 18:30:58     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:58     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:58     57s] 
[07/15 18:30:58     57s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:30:58     57s] OPERPROF:     Starting CMU at level 3, MEM:2155.8M, EPOCH TIME: 1721082658.617317
[07/15 18:30:58     57s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2155.8M, EPOCH TIME: 1721082658.617453
[07/15 18:30:58     57s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2155.8M, EPOCH TIME: 1721082658.617611
[07/15 18:30:58     57s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2155.8M, EPOCH TIME: 1721082658.617654
[07/15 18:30:58     57s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2171.8M, EPOCH TIME: 1721082658.617947
[07/15 18:30:58     57s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2171.8M, EPOCH TIME: 1721082658.618072
[07/15 18:30:58     57s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2171.8M, EPOCH TIME: 1721082658.618144
[07/15 18:30:58     57s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:2171.8M, EPOCH TIME: 1721082658.618221
[07/15 18:30:58     57s] 
[07/15 18:30:58     57s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2171.8M) ***
[07/15 18:30:58     57s] Deleting 0 temporary hard placement blockage(s).
[07/15 18:30:58     57s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31913.8
[07/15 18:30:58     57s] *** AreaOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:00:57.2/0:13:25.1 (0.1), mem = 2171.8M
[07/15 18:30:58     57s] 
[07/15 18:30:58     57s] =============================================================================================
[07/15 18:30:58     57s]  Step TAT Report : AreaOpt #3 / place_opt_design #1                             21.18-s099_1
[07/15 18:30:58     57s] =============================================================================================
[07/15 18:30:58     57s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:30:58     57s] ---------------------------------------------------------------------------------------------
[07/15 18:30:58     57s] [ SlackTraversorInit     ]      1   0:00:00.0  (   2.7 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:30:58     57s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:30:58     57s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:30:58     57s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:30:58     57s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:30:58     57s] [ OptimizationStep       ]      1   0:00:00.0  (   4.3 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:30:58     57s] [ OptSingleIteration     ]      5   0:00:00.0  (   3.6 % )     0:00:00.1 /  0:00:00.1    0.8
[07/15 18:30:58     57s] [ OptGetWeight           ]     51   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:30:58     57s] [ OptEval                ]     51   0:00:00.0  (  19.6 % )     0:00:00.0 /  0:00:00.0    0.8
[07/15 18:30:58     57s] [ OptCommit              ]     51   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:30:58     57s] [ PostCommitDelayUpdate  ]     51   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.6
[07/15 18:30:58     57s] [ IncrDelayCalc          ]      5   0:00:00.0  (   5.9 % )     0:00:00.0 /  0:00:00.0    0.7
[07/15 18:30:58     57s] [ RefinePlace            ]      1   0:00:00.1  (  25.6 % )     0:00:00.1 /  0:00:00.1    1.1
[07/15 18:30:58     57s] [ TimingUpdate           ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:30:58     57s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:30:58     57s] [ MISC                   ]          0:00:00.1  (  30.8 % )     0:00:00.1 /  0:00:00.1    0.9
[07/15 18:30:58     57s] ---------------------------------------------------------------------------------------------
[07/15 18:30:58     57s]  AreaOpt #3 TOTAL                   0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[07/15 18:30:58     57s] ---------------------------------------------------------------------------------------------
[07/15 18:30:58     57s] 
[07/15 18:30:58     57s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2152.7M, EPOCH TIME: 1721082658.623420
[07/15 18:30:58     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:58     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:58     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:58     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:58     57s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2095.7M, EPOCH TIME: 1721082658.625433
[07/15 18:30:58     57s] TotalInstCnt at PhyDesignMc Destruction: 1215
[07/15 18:30:58     57s] End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=2095.68M, totSessionCpu=0:00:57).
[07/15 18:30:58     57s] **INFO: Flow update: Design timing is met.
[07/15 18:30:58     57s] OPTC: user 20.0
[07/15 18:30:58     57s] Begin: GigaOpt postEco DRV Optimization
[07/15 18:30:58     57s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS
[07/15 18:30:58     57s] *** DrvOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:57.2/0:13:25.1 (0.1), mem = 2095.7M
[07/15 18:30:58     57s] Info: 2 clock nets excluded from IPO operation.
[07/15 18:30:58     57s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31913.9
[07/15 18:30:58     57s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/15 18:30:58     57s] ### Creating PhyDesignMc. totSessionCpu=0:00:57.2 mem=2095.7M
[07/15 18:30:58     57s] OPERPROF: Starting DPlace-Init at level 1, MEM:2095.7M, EPOCH TIME: 1721082658.646196
[07/15 18:30:58     57s] Processing tracks to init pin-track alignment.
[07/15 18:30:58     57s] z: 2, totalTracks: 1
[07/15 18:30:58     57s] z: 4, totalTracks: 1
[07/15 18:30:58     57s] z: 6, totalTracks: 1
[07/15 18:30:58     57s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:30:58     57s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2095.7M, EPOCH TIME: 1721082658.647430
[07/15 18:30:58     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:58     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:58     57s] 
[07/15 18:30:58     57s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:30:58     57s] OPERPROF:     Starting CMU at level 3, MEM:2095.7M, EPOCH TIME: 1721082658.656756
[07/15 18:30:58     57s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2095.7M, EPOCH TIME: 1721082658.656903
[07/15 18:30:58     57s] 
[07/15 18:30:58     57s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 18:30:58     57s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2095.7M, EPOCH TIME: 1721082658.657099
[07/15 18:30:58     57s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2095.7M, EPOCH TIME: 1721082658.657148
[07/15 18:30:58     57s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2095.7M, EPOCH TIME: 1721082658.657283
[07/15 18:30:58     57s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2095.7MB).
[07/15 18:30:58     57s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:2095.7M, EPOCH TIME: 1721082658.657496
[07/15 18:30:58     57s] TotalInstCnt at PhyDesignMc Initialization: 1215
[07/15 18:30:58     57s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:57.3 mem=2095.7M
[07/15 18:30:58     57s] ### Creating RouteCongInterface, started
[07/15 18:30:58     57s] 
[07/15 18:30:58     57s] #optDebug:  {2, 1.000, 0.8500} {3, 0.500, 0.8390} 
[07/15 18:30:58     57s] 
[07/15 18:30:58     57s] #optDebug: {0, 1.000}
[07/15 18:30:58     57s] ### Creating RouteCongInterface, finished
[07/15 18:30:58     57s] ### Creating LA Mngr. totSessionCpu=0:00:57.3 mem=2095.7M
[07/15 18:30:58     57s] ### Creating LA Mngr, finished. totSessionCpu=0:00:57.3 mem=2095.7M
[07/15 18:30:58     57s] [GPS-DRV] Optimizer parameters ============================= 
[07/15 18:30:58     57s] [GPS-DRV] maxDensity (design): 0.95
[07/15 18:30:58     57s] [GPS-DRV] maxLocalDensity: 0.98
[07/15 18:30:58     57s] [GPS-DRV] MaxBufDistForPlaceBlk: 896 Microns
[07/15 18:30:58     57s] [GPS-DRV] All active and enabled setup views
[07/15 18:30:58     57s] [GPS-DRV]     slow_functional_mode
[07/15 18:30:58     57s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[07/15 18:30:58     57s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[07/15 18:30:58     57s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[07/15 18:30:58     57s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[07/15 18:30:58     57s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[07/15 18:30:58     57s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2152.9M, EPOCH TIME: 1721082658.750637
[07/15 18:30:58     57s] Found 0 hard placement blockage before merging.
[07/15 18:30:58     57s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2152.9M, EPOCH TIME: 1721082658.750712
[07/15 18:30:58     57s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/15 18:30:58     57s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[07/15 18:30:58     57s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/15 18:30:58     57s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[07/15 18:30:58     57s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/15 18:30:58     57s] Info: violation cost 1.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 1.000000, glitch 0.000000)
[07/15 18:30:58     57s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0| 60.34%|          |         |
[07/15 18:30:58     57s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/15 18:30:58     57s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.00|     0.00|       2|       0|       1| 60.37%| 0:00:00.0|  2175.6M|
[07/15 18:30:58     57s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/15 18:30:58     57s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0| 60.37%| 0:00:00.0|  2175.6M|
[07/15 18:30:58     57s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/15 18:30:58     57s] 
[07/15 18:30:58     57s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2175.6M) ***
[07/15 18:30:58     57s] 
[07/15 18:30:58     57s] Deleting 0 temporary hard placement blockage(s).
[07/15 18:30:58     57s] Total-nets :: 1251, Stn-nets :: 3, ratio :: 0.239808 %, Total-len 52564.9, Stn-len 1341.42
[07/15 18:30:58     57s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2156.6M, EPOCH TIME: 1721082658.865417
[07/15 18:30:58     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1217).
[07/15 18:30:58     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:58     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:58     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:58     57s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2099.6M, EPOCH TIME: 1721082658.867651
[07/15 18:30:58     57s] TotalInstCnt at PhyDesignMc Destruction: 1217
[07/15 18:30:58     57s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31913.9
[07/15 18:30:58     57s] *** DrvOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:00:57.5/0:13:25.3 (0.1), mem = 2099.6M
[07/15 18:30:58     57s] 
[07/15 18:30:58     57s] =============================================================================================
[07/15 18:30:58     57s]  Step TAT Report : DrvOpt #3 / place_opt_design #1                              21.18-s099_1
[07/15 18:30:58     57s] =============================================================================================
[07/15 18:30:58     57s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:30:58     57s] ---------------------------------------------------------------------------------------------
[07/15 18:30:58     57s] [ SlackTraversorInit     ]      1   0:00:00.0  (   2.9 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:30:58     57s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:30:58     57s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   6.8 % )     0:00:00.0 /  0:00:00.0    1.3
[07/15 18:30:58     57s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:30:58     57s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:30:58     57s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:30:58     57s] [ OptimizationStep       ]      1   0:00:00.0  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:30:58     57s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:30:58     57s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:30:58     57s] [ OptEval                ]      1   0:00:00.0  (  19.2 % )     0:00:00.0 /  0:00:00.0    0.9
[07/15 18:30:58     57s] [ OptCommit              ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:30:58     57s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.0
[07/15 18:30:58     57s] [ IncrDelayCalc          ]      4   0:00:00.0  (  16.1 % )     0:00:00.0 /  0:00:00.0    1.1
[07/15 18:30:58     57s] [ DrvFindVioNets         ]      3   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:30:58     57s] [ DrvComputeSummary      ]      3   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:30:58     57s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   5.7 % )     0:00:00.0 /  0:00:00.0    1.6
[07/15 18:30:58     57s] [ MISC                   ]          0:00:00.1  (  41.2 % )     0:00:00.1 /  0:00:00.1    0.9
[07/15 18:30:58     57s] ---------------------------------------------------------------------------------------------
[07/15 18:30:58     57s]  DrvOpt #3 TOTAL                    0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[07/15 18:30:58     57s] ---------------------------------------------------------------------------------------------
[07/15 18:30:58     57s] 
[07/15 18:30:58     57s] End: GigaOpt postEco DRV Optimization
[07/15 18:30:58     57s] **INFO: Flow update: Design timing is met.
[07/15 18:30:58     57s] Running refinePlace -preserveRouting true -hardFence false
[07/15 18:30:58     57s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2099.6M, EPOCH TIME: 1721082658.870685
[07/15 18:30:58     57s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2099.6M, EPOCH TIME: 1721082658.870748
[07/15 18:30:58     57s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2099.6M, EPOCH TIME: 1721082658.870826
[07/15 18:30:58     57s] Processing tracks to init pin-track alignment.
[07/15 18:30:58     57s] z: 2, totalTracks: 1
[07/15 18:30:58     57s] z: 4, totalTracks: 1
[07/15 18:30:58     57s] z: 6, totalTracks: 1
[07/15 18:30:58     57s] #spOpts: N=180 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:30:58     57s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2099.6M, EPOCH TIME: 1721082658.872038
[07/15 18:30:58     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:58     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:58     57s] 
[07/15 18:30:58     57s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:30:58     57s] OPERPROF:         Starting CMU at level 5, MEM:2099.6M, EPOCH TIME: 1721082658.881313
[07/15 18:30:58     57s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:2099.6M, EPOCH TIME: 1721082658.881457
[07/15 18:30:58     57s] 
[07/15 18:30:58     57s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 18:30:58     57s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.010, REAL:0.010, MEM:2099.6M, EPOCH TIME: 1721082658.881623
[07/15 18:30:58     57s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2099.6M, EPOCH TIME: 1721082658.881667
[07/15 18:30:58     57s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2099.6M, EPOCH TIME: 1721082658.881986
[07/15 18:30:58     57s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2099.6MB).
[07/15 18:30:58     57s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.020, REAL:0.011, MEM:2099.6M, EPOCH TIME: 1721082658.882168
[07/15 18:30:58     57s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.020, REAL:0.011, MEM:2099.6M, EPOCH TIME: 1721082658.882208
[07/15 18:30:58     57s] TDRefine: refinePlace mode is spiral
[07/15 18:30:58     57s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.31913.4
[07/15 18:30:58     57s] OPERPROF:   Starting RefinePlace at level 2, MEM:2099.6M, EPOCH TIME: 1721082658.882262
[07/15 18:30:58     57s] *** Starting refinePlace (0:00:57.5 mem=2099.6M) ***
[07/15 18:30:58     57s] Total net bbox length = 4.223e+04 (2.347e+04 1.876e+04) (ext = 4.595e+03)
[07/15 18:30:58     57s] 
[07/15 18:30:58     57s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:30:58     57s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:30:58     57s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:30:58     57s] 
[07/15 18:30:58     57s] Starting Small incrNP...
[07/15 18:30:58     57s] User Input Parameters:
[07/15 18:30:58     57s] - Congestion Driven    : Off
[07/15 18:30:58     57s] - Timing Driven        : Off
[07/15 18:30:58     57s] - Area-Violation Based : Off
[07/15 18:30:58     57s] - Start Rollback Level : -5
[07/15 18:30:58     57s] - Legalized            : On
[07/15 18:30:58     57s] - Window Based         : Off
[07/15 18:30:58     57s] - eDen incr mode       : Off
[07/15 18:30:58     57s] - Small incr mode      : On
[07/15 18:30:58     57s] 
[07/15 18:30:58     57s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:2099.6M, EPOCH TIME: 1721082658.883719
[07/15 18:30:58     57s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:2099.6M, EPOCH TIME: 1721082658.883895
[07/15 18:30:58     57s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.000, REAL:0.000, MEM:2099.6M, EPOCH TIME: 1721082658.884313
[07/15 18:30:58     57s] default core: bins with density > 0.750 = 10.00 % ( 5 / 50 )
[07/15 18:30:58     57s] Density distribution unevenness ratio = 9.943%
[07/15 18:30:58     57s] Density distribution unevenness ratio (U70) = 2.800%
[07/15 18:30:58     57s] Density distribution unevenness ratio (U80) = 0.255%
[07/15 18:30:58     57s] Density distribution unevenness ratio (U90) = 0.000%
[07/15 18:30:58     57s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.000, REAL:0.001, MEM:2099.6M, EPOCH TIME: 1721082658.884407
[07/15 18:30:58     57s] cost 0.831250, thresh 1.000000
[07/15 18:30:58     57s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2099.6M)
[07/15 18:30:58     57s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[07/15 18:30:58     57s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2099.6M, EPOCH TIME: 1721082658.884540
[07/15 18:30:58     57s] Starting refinePlace ...
[07/15 18:30:58     57s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:30:58     57s] One DDP V2 for no tweak run.
[07/15 18:30:58     57s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:30:58     57s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2099.6M, EPOCH TIME: 1721082658.886496
[07/15 18:30:58     57s] DDP initSite1 nrRow 45 nrJob 45
[07/15 18:30:58     57s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2099.6M, EPOCH TIME: 1721082658.886556
[07/15 18:30:58     57s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2099.6M, EPOCH TIME: 1721082658.886633
[07/15 18:30:58     57s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2099.6M, EPOCH TIME: 1721082658.886679
[07/15 18:30:58     57s] DDP markSite nrRow 45 nrJob 45
[07/15 18:30:58     57s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:2099.6M, EPOCH TIME: 1721082658.886778
[07/15 18:30:58     57s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.000, MEM:2099.6M, EPOCH TIME: 1721082658.886822
[07/15 18:30:58     57s]   Spread Effort: high, pre-route mode, useDDP on.
[07/15 18:30:58     57s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2099.6MB) @(0:00:57.5 - 0:00:57.5).
[07/15 18:30:58     57s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 18:30:58     57s] wireLenOptFixPriorityInst 0 inst fixed
[07/15 18:30:58     57s] 
[07/15 18:30:58     57s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[07/15 18:30:58     57s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f5ae257aec0.
[07/15 18:30:58     57s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[07/15 18:30:58     57s] Move report: legalization moves 1 insts, mean move: 6.72 um, max move: 6.72 um spiral
[07/15 18:30:58     57s] 	Max move on inst (FE_OFC90_FE_OFN3_n_7): (212.24, 123.20) --> (218.96, 123.20)
[07/15 18:30:58     57s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[07/15 18:30:58     57s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/15 18:30:58     57s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2070.6MB) @(0:00:57.5 - 0:00:57.5).
[07/15 18:30:58     57s] Move report: Detail placement moves 1 insts, mean move: 6.72 um, max move: 6.72 um 
[07/15 18:30:58     57s] 	Max move on inst (FE_OFC90_FE_OFN3_n_7): (212.24, 123.20) --> (218.96, 123.20)
[07/15 18:30:58     57s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2070.6MB
[07/15 18:30:58     57s] Statistics of distance of Instance movement in refine placement:
[07/15 18:30:58     57s]   maximum (X+Y) =         6.72 um
[07/15 18:30:58     57s]   inst (FE_OFC90_FE_OFN3_n_7) with max move: (212.24, 123.2) -> (218.96, 123.2)
[07/15 18:30:58     57s]   mean    (X+Y) =         6.72 um
[07/15 18:30:58     57s] Summary Report:
[07/15 18:30:58     57s] Instances move: 1 (out of 1217 movable)
[07/15 18:30:58     57s] Instances flipped: 0
[07/15 18:30:58     57s] Mean displacement: 6.72 um
[07/15 18:30:58     57s] Max displacement: 6.72 um (Instance: FE_OFC90_FE_OFN3_n_7) (212.24, 123.2) -> (218.96, 123.2)
[07/15 18:30:58     57s] 	Length: 6 sites, height: 1 rows, site name: core_ji3v, cell type: BUJI3VX2
[07/15 18:30:58     57s] Total instances moved : 1
[07/15 18:30:58     57s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.020, REAL:0.022, MEM:2070.6M, EPOCH TIME: 1721082658.906813
[07/15 18:30:58     57s] Total net bbox length = 4.223e+04 (2.347e+04 1.876e+04) (ext = 4.595e+03)
[07/15 18:30:58     57s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2070.6MB
[07/15 18:30:58     57s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2070.6MB) @(0:00:57.5 - 0:00:57.5).
[07/15 18:30:58     57s] *** Finished refinePlace (0:00:57.5 mem=2070.6M) ***
[07/15 18:30:58     57s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.31913.4
[07/15 18:30:58     57s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.020, REAL:0.025, MEM:2070.6M, EPOCH TIME: 1721082658.907234
[07/15 18:30:58     57s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2070.6M, EPOCH TIME: 1721082658.907280
[07/15 18:30:58     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1217).
[07/15 18:30:58     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:58     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:58     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:58     57s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.000, REAL:0.002, MEM:2067.6M, EPOCH TIME: 1721082658.909413
[07/15 18:30:58     57s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.040, REAL:0.039, MEM:2067.6M, EPOCH TIME: 1721082658.909465
[07/15 18:30:58     57s] **INFO: Flow update: Design timing is met.
[07/15 18:30:58     57s] **INFO: Flow update: Design timing is met.
[07/15 18:30:58     57s] **INFO: Flow update: Design timing is met.
[07/15 18:30:58     57s] Register exp ratio and priority group on 0 nets on 1251 nets : 
[07/15 18:30:58     57s] 
[07/15 18:30:58     57s] Active setup views:
[07/15 18:30:58     57s]  slow_functional_mode
[07/15 18:30:58     57s]   Dominating endpoints: 0
[07/15 18:30:58     57s]   Dominating TNS: -0.000
[07/15 18:30:58     57s] 
[07/15 18:30:58     57s] Extraction called for design 'aska_dig' of instances=1217 and nets=1278 using extraction engine 'preRoute' .
[07/15 18:30:58     57s] PreRoute RC Extraction called for design aska_dig.
[07/15 18:30:58     57s] RC Extraction called in multi-corner(2) mode.
[07/15 18:30:58     57s] RCMode: PreRoute
[07/15 18:30:58     57s]       RC Corner Indexes            0       1   
[07/15 18:30:58     57s] Capacitance Scaling Factor   : 1.00000 1.00000 
[07/15 18:30:58     57s] Resistance Scaling Factor    : 1.00000 1.00000 
[07/15 18:30:58     57s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[07/15 18:30:58     57s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[07/15 18:30:58     57s] Shrink Factor                : 1.00000
[07/15 18:30:58     57s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/15 18:30:58     57s] Using capacitance table file ...
[07/15 18:30:58     57s] RC Grid backup saved.
[07/15 18:30:58     57s] 
[07/15 18:30:58     57s] Trim Metal Layers:
[07/15 18:30:58     57s] LayerId::1 widthSet size::4
[07/15 18:30:58     57s] LayerId::2 widthSet size::4
[07/15 18:30:58     57s] LayerId::3 widthSet size::4
[07/15 18:30:58     57s] LayerId::4 widthSet size::4
[07/15 18:30:58     57s] LayerId::5 widthSet size::4
[07/15 18:30:58     57s] LayerId::6 widthSet size::2
[07/15 18:30:58     57s] Skipped RC grid update for preRoute extraction.
[07/15 18:30:58     57s] eee: pegSigSF::1.070000
[07/15 18:30:58     57s] Initializing multi-corner capacitance tables ... 
[07/15 18:30:58     57s] Initializing multi-corner resistance tables ...
[07/15 18:30:58     57s] eee: l::1 avDens::0.108776 usedTrk::522.126518 availTrk::4800.000000 sigTrk::522.126518
[07/15 18:30:58     57s] eee: l::2 avDens::0.141878 usedTrk::635.615110 availTrk::4480.000000 sigTrk::635.615110
[07/15 18:30:58     57s] eee: l::3 avDens::0.159237 usedTrk::598.731255 availTrk::3760.000000 sigTrk::598.731255
[07/15 18:30:58     57s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:30:58     57s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:30:58     57s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:30:58     57s] {RT max_rc 0 3 3 0}
[07/15 18:30:58     57s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.000000 newSi=0.001600 wHLS=0.000000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/15 18:30:58     57s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2077.254M)
[07/15 18:30:58     57s] Skewing Data Summary (End_of_FINAL)
[07/15 18:30:59     57s] --------------------------------------------------
[07/15 18:30:59     57s]  Total skewed count:0
[07/15 18:30:59     57s] --------------------------------------------------
[07/15 18:30:59     57s] Starting delay calculation for Setup views
[07/15 18:30:59     57s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/15 18:30:59     57s] #################################################################################
[07/15 18:30:59     57s] # Design Stage: PreRoute
[07/15 18:30:59     57s] # Design Name: aska_dig
[07/15 18:30:59     57s] # Design Mode: 180nm
[07/15 18:30:59     57s] # Analysis Mode: MMMC Non-OCV 
[07/15 18:30:59     57s] # Parasitics Mode: No SPEF/RCDB 
[07/15 18:30:59     57s] # Signoff Settings: SI Off 
[07/15 18:30:59     57s] #################################################################################
[07/15 18:30:59     57s] Calculate delays in BcWc mode...
[07/15 18:30:59     57s] Topological Sorting (REAL = 0:00:00.0, MEM = 2076.0M, InitMEM = 2076.0M)
[07/15 18:30:59     57s] Start delay calculation (fullDC) (1 T). (MEM=2076.04)
[07/15 18:30:59     57s] End AAE Lib Interpolated Model. (MEM=2087.56 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:30:59     57s] Total number of fetched objects 1251
[07/15 18:30:59     57s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:30:59     57s] End delay calculation. (MEM=2103.25 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 18:30:59     57s] End delay calculation (fullDC). (MEM=2103.25 CPU=0:00:00.2 REAL=0:00:00.0)
[07/15 18:30:59     57s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2103.2M) ***
[07/15 18:30:59     57s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:57.9 mem=2103.2M)
[07/15 18:30:59     57s] OPTC: user 20.0
[07/15 18:30:59     57s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2103.25 MB )
[07/15 18:30:59     57s] (I)      ============================ Layers =============================
[07/15 18:30:59     57s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:30:59     57s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[07/15 18:30:59     57s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:30:59     57s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[07/15 18:30:59     57s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[07/15 18:30:59     57s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[07/15 18:30:59     57s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[07/15 18:30:59     57s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[07/15 18:30:59     57s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[07/15 18:30:59     57s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[07/15 18:30:59     57s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[07/15 18:30:59     57s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[07/15 18:30:59     57s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[07/15 18:30:59     57s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[07/15 18:30:59     57s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[07/15 18:30:59     57s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:30:59     57s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[07/15 18:30:59     57s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[07/15 18:30:59     57s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[07/15 18:30:59     57s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[07/15 18:30:59     57s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[07/15 18:30:59     57s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[07/15 18:30:59     57s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[07/15 18:30:59     57s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[07/15 18:30:59     57s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[07/15 18:30:59     57s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[07/15 18:30:59     57s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[07/15 18:30:59     57s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[07/15 18:30:59     57s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[07/15 18:30:59     57s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[07/15 18:30:59     57s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[07/15 18:30:59     57s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[07/15 18:30:59     57s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[07/15 18:30:59     57s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[07/15 18:30:59     57s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[07/15 18:30:59     57s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[07/15 18:30:59     57s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[07/15 18:30:59     57s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[07/15 18:30:59     57s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[07/15 18:30:59     57s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[07/15 18:30:59     57s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[07/15 18:30:59     57s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[07/15 18:30:59     57s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[07/15 18:30:59     57s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[07/15 18:30:59     57s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[07/15 18:30:59     57s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[07/15 18:30:59     57s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[07/15 18:30:59     57s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[07/15 18:30:59     57s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[07/15 18:30:59     57s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[07/15 18:30:59     57s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[07/15 18:30:59     57s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[07/15 18:30:59     57s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[07/15 18:30:59     57s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[07/15 18:30:59     57s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[07/15 18:30:59     57s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[07/15 18:30:59     57s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[07/15 18:30:59     57s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[07/15 18:30:59     57s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[07/15 18:30:59     57s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[07/15 18:30:59     57s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[07/15 18:30:59     57s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[07/15 18:30:59     57s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[07/15 18:30:59     57s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[07/15 18:30:59     57s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[07/15 18:30:59     57s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[07/15 18:30:59     57s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[07/15 18:30:59     57s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[07/15 18:30:59     57s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[07/15 18:30:59     57s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[07/15 18:30:59     57s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[07/15 18:30:59     57s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[07/15 18:30:59     57s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[07/15 18:30:59     57s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[07/15 18:30:59     57s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[07/15 18:30:59     57s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[07/15 18:30:59     57s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[07/15 18:30:59     57s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[07/15 18:30:59     57s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[07/15 18:30:59     57s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[07/15 18:30:59     57s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[07/15 18:30:59     57s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[07/15 18:30:59     57s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[07/15 18:30:59     57s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[07/15 18:30:59     57s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[07/15 18:30:59     57s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[07/15 18:30:59     57s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[07/15 18:30:59     57s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[07/15 18:30:59     57s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[07/15 18:30:59     57s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[07/15 18:30:59     57s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[07/15 18:30:59     57s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[07/15 18:30:59     57s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[07/15 18:30:59     57s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[07/15 18:30:59     57s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[07/15 18:30:59     57s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[07/15 18:30:59     57s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[07/15 18:30:59     57s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[07/15 18:30:59     57s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[07/15 18:30:59     57s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[07/15 18:30:59     57s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[07/15 18:30:59     57s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[07/15 18:30:59     57s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[07/15 18:30:59     57s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[07/15 18:30:59     57s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[07/15 18:30:59     57s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[07/15 18:30:59     57s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[07/15 18:30:59     57s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[07/15 18:30:59     57s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[07/15 18:30:59     57s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[07/15 18:30:59     57s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[07/15 18:30:59     57s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[07/15 18:30:59     57s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[07/15 18:30:59     57s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[07/15 18:30:59     57s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[07/15 18:30:59     57s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[07/15 18:30:59     57s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[07/15 18:30:59     57s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[07/15 18:30:59     57s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[07/15 18:30:59     57s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[07/15 18:30:59     57s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[07/15 18:30:59     57s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[07/15 18:30:59     57s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[07/15 18:30:59     57s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[07/15 18:30:59     57s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[07/15 18:30:59     57s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[07/15 18:30:59     57s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[07/15 18:30:59     57s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[07/15 18:30:59     57s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[07/15 18:30:59     57s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[07/15 18:30:59     57s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[07/15 18:30:59     57s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[07/15 18:30:59     57s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[07/15 18:30:59     57s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[07/15 18:30:59     57s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[07/15 18:30:59     57s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[07/15 18:30:59     57s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[07/15 18:30:59     57s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[07/15 18:30:59     57s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[07/15 18:30:59     57s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[07/15 18:30:59     57s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[07/15 18:30:59     57s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[07/15 18:30:59     57s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[07/15 18:30:59     57s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[07/15 18:30:59     57s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[07/15 18:30:59     57s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[07/15 18:30:59     57s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[07/15 18:30:59     57s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[07/15 18:30:59     57s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[07/15 18:30:59     57s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[07/15 18:30:59     57s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[07/15 18:30:59     57s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[07/15 18:30:59     57s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[07/15 18:30:59     57s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[07/15 18:30:59     57s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[07/15 18:30:59     57s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[07/15 18:30:59     57s] (I)      | 203 | 203 |                Group |     other |        |       |
[07/15 18:30:59     57s] (I)      | 204 | 204 |                  Row |     other |        |       |
[07/15 18:30:59     57s] (I)      | 205 | 205 |               marker |     other |        |       |
[07/15 18:30:59     57s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[07/15 18:30:59     57s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[07/15 18:30:59     57s] (I)      | 208 | 208 |                unset |     other |        |       |
[07/15 18:30:59     57s] (I)      | 209 | 209 |              unknown |     other |        |       |
[07/15 18:30:59     57s] (I)      | 210 | 210 |               supply |     other |        |       |
[07/15 18:30:59     57s] (I)      | 211 | 211 |                spike |     other |        |       |
[07/15 18:30:59     57s] (I)      | 212 | 212 |               resist |     other |        |       |
[07/15 18:30:59     57s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[07/15 18:30:59     57s] (I)      | 214 | 214 |                drive |     other |        |       |
[07/15 18:30:59     57s] (I)      | 215 | 215 |               select |     other |        |       |
[07/15 18:30:59     57s] (I)      | 216 | 216 |               hilite |     other |        |       |
[07/15 18:30:59     57s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[07/15 18:30:59     57s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[07/15 18:30:59     57s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[07/15 18:30:59     57s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[07/15 18:30:59     57s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[07/15 18:30:59     57s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[07/15 18:30:59     57s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[07/15 18:30:59     57s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[07/15 18:30:59     57s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[07/15 18:30:59     57s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[07/15 18:30:59     57s] (I)      | 227 | 227 |              stretch |     other |        |       |
[07/15 18:30:59     57s] (I)      | 228 | 228 |                 snap |     other |        |       |
[07/15 18:30:59     57s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[07/15 18:30:59     57s] (I)      | 230 | 230 |                 axis |     other |        |       |
[07/15 18:30:59     57s] (I)      | 231 | 231 |                  pin |     other |        |       |
[07/15 18:30:59     57s] (I)      | 232 | 232 |                 wire |     other |        |       |
[07/15 18:30:59     57s] (I)      | 233 | 233 |               device |     other |        |       |
[07/15 18:30:59     57s] (I)      | 234 | 234 |               border |     other |        |       |
[07/15 18:30:59     57s] (I)      | 235 | 235 |                 text |     other |        |       |
[07/15 18:30:59     57s] (I)      | 236 | 236 |            softFence |     other |        |       |
[07/15 18:30:59     57s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[07/15 18:30:59     57s] (I)      | 238 | 238 |                align |     other |        |       |
[07/15 18:30:59     57s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[07/15 18:30:59     57s] (I)      | 240 | 240 |             instance |     other |        |       |
[07/15 18:30:59     57s] (I)      | 241 | 241 |             annotate |     other |        |       |
[07/15 18:30:59     57s] (I)      | 242 | 242 |                 grid |     other |        |       |
[07/15 18:30:59     57s] (I)      | 243 | 243 |           background |     other |        |       |
[07/15 18:30:59     57s] (I)      | 244 | 244 |            substrate |     other |        |       |
[07/15 18:30:59     57s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[07/15 18:30:59     57s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[07/15 18:30:59     57s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[07/15 18:30:59     57s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[07/15 18:30:59     57s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[07/15 18:30:59     57s] (I)      | 250 | 250 |                drill |     other |        |       |
[07/15 18:30:59     57s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[07/15 18:30:59     57s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[07/15 18:30:59     57s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[07/15 18:30:59     57s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:30:59     57s] (I)      Started Import and model ( Curr Mem: 2103.25 MB )
[07/15 18:30:59     57s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:30:59     57s] (I)      == Non-default Options ==
[07/15 18:30:59     57s] (I)      Build term to term wires                           : false
[07/15 18:30:59     57s] (I)      Maximum routing layer                              : 3
[07/15 18:30:59     57s] (I)      Number of threads                                  : 1
[07/15 18:30:59     57s] (I)      Method to set GCell size                           : row
[07/15 18:30:59     57s] (I)      Counted 402 PG shapes. We will not process PG shapes layer by layer.
[07/15 18:30:59     57s] (I)      Use row-based GCell size
[07/15 18:30:59     57s] (I)      Use row-based GCell align
[07/15 18:30:59     57s] (I)      layer 0 area = 202000
[07/15 18:30:59     57s] (I)      layer 1 area = 202000
[07/15 18:30:59     57s] (I)      layer 2 area = 202000
[07/15 18:30:59     57s] (I)      GCell unit size   : 4480
[07/15 18:30:59     57s] (I)      GCell multiplier  : 1
[07/15 18:30:59     57s] (I)      GCell row height  : 4480
[07/15 18:30:59     57s] (I)      Actual row height : 4480
[07/15 18:30:59     57s] (I)      GCell align ref   : 20160 20160
[07/15 18:30:59     57s] [NR-eGR] Track table information for default rule: 
[07/15 18:30:59     57s] [NR-eGR] MET1 has single uniform track structure
[07/15 18:30:59     57s] [NR-eGR] MET2 has single uniform track structure
[07/15 18:30:59     57s] [NR-eGR] MET3 has single uniform track structure
[07/15 18:30:59     57s] [NR-eGR] MET4 has single uniform track structure
[07/15 18:30:59     57s] [NR-eGR] METTP has single uniform track structure
[07/15 18:30:59     57s] [NR-eGR] METTPL has single uniform track structure
[07/15 18:30:59     57s] (I)      ================= Default via ==================
[07/15 18:30:59     57s] (I)      +---+--------------------+---------------------+
[07/15 18:30:59     57s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut     |
[07/15 18:30:59     57s] (I)      +---+--------------------+---------------------+
[07/15 18:30:59     57s] (I)      | 1 |    2  VIA1_Y_so    |   32  VIA1_CV1_hd   |
[07/15 18:30:59     57s] (I)      | 2 |   38  VIA2_so      |   61  VIA2_CV1_so   |
[07/15 18:30:59     57s] (I)      | 3 |   74  VIA3_so      |   93  VIA3_CH2_so   |
[07/15 18:30:59     57s] (I)      | 4 |  117  VIATPne_Y_so |  132  VIATP_CH2s_so |
[07/15 18:30:59     57s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so  |
[07/15 18:30:59     57s] (I)      +---+--------------------+---------------------+
[07/15 18:30:59     57s] [NR-eGR] Read 260 PG shapes
[07/15 18:30:59     57s] [NR-eGR] Read 0 clock shapes
[07/15 18:30:59     57s] [NR-eGR] Read 0 other shapes
[07/15 18:30:59     57s] [NR-eGR] #Routing Blockages  : 0
[07/15 18:30:59     57s] [NR-eGR] #Instance Blockages : 0
[07/15 18:30:59     57s] [NR-eGR] #PG Blockages       : 260
[07/15 18:30:59     57s] [NR-eGR] #Halo Blockages     : 0
[07/15 18:30:59     57s] [NR-eGR] #Boundary Blockages : 0
[07/15 18:30:59     57s] [NR-eGR] #Clock Blockages    : 0
[07/15 18:30:59     57s] [NR-eGR] #Other Blockages    : 0
[07/15 18:30:59     57s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/15 18:30:59     57s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[07/15 18:30:59     57s] [NR-eGR] Read 1251 nets ( ignored 0 )
[07/15 18:30:59     57s] (I)      early_global_route_priority property id does not exist.
[07/15 18:30:59     57s] (I)      Read Num Blocks=260  Num Prerouted Wires=0  Num CS=0
[07/15 18:30:59     57s] (I)      Layer 1 (V) : #blockages 260 : #preroutes 0
[07/15 18:30:59     57s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[07/15 18:30:59     57s] (I)      Number of ignored nets                =      0
[07/15 18:30:59     57s] (I)      Number of connected nets              =      0
[07/15 18:30:59     57s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[07/15 18:30:59     57s] (I)      Number of clock nets                  =      2.  Ignored: No
[07/15 18:30:59     57s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/15 18:30:59     57s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/15 18:30:59     57s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/15 18:30:59     57s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/15 18:30:59     57s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/15 18:30:59     57s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/15 18:30:59     57s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/15 18:30:59     57s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[07/15 18:30:59     57s] (I)      Ndr track 0 does not exist
[07/15 18:30:59     57s] (I)      ---------------------Grid Graph Info--------------------
[07/15 18:30:59     57s] (I)      Routing area        : (0, 0) - (445200, 241920)
[07/15 18:30:59     57s] (I)      Core area           : (20160, 20160) - (425040, 221760)
[07/15 18:30:59     57s] (I)      Site width          :   560  (dbu)
[07/15 18:30:59     57s] (I)      Row height          :  4480  (dbu)
[07/15 18:30:59     57s] (I)      GCell row height    :  4480  (dbu)
[07/15 18:30:59     57s] (I)      GCell width         :  4480  (dbu)
[07/15 18:30:59     57s] (I)      GCell height        :  4480  (dbu)
[07/15 18:30:59     57s] (I)      Grid                :    99    54     3
[07/15 18:30:59     57s] (I)      Layer numbers       :     1     2     3
[07/15 18:30:59     57s] (I)      Vertical capacity   :     0  4480     0
[07/15 18:30:59     57s] (I)      Horizontal capacity :     0     0  4480
[07/15 18:30:59     57s] (I)      Default wire width  :   230   280   280
[07/15 18:30:59     57s] (I)      Default wire space  :   230   280   280
[07/15 18:30:59     57s] (I)      Default wire pitch  :   460   560   560
[07/15 18:30:59     57s] (I)      Default pitch size  :   460   560   560
[07/15 18:30:59     57s] (I)      First track coord   :   280   280   280
[07/15 18:30:59     57s] (I)      Num tracks per GCell:  9.74  8.00  8.00
[07/15 18:30:59     57s] (I)      Total num of tracks :   432   795   432
[07/15 18:30:59     57s] (I)      Num of masks        :     1     1     1
[07/15 18:30:59     57s] (I)      Num of trim masks   :     0     0     0
[07/15 18:30:59     57s] (I)      --------------------------------------------------------
[07/15 18:30:59     57s] 
[07/15 18:30:59     57s] [NR-eGR] ============ Routing rule table ============
[07/15 18:30:59     57s] [NR-eGR] Rule id: 0  Nets: 1251
[07/15 18:30:59     57s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[07/15 18:30:59     57s] (I)                    Layer    2    3 
[07/15 18:30:59     57s] (I)                    Pitch  560  560 
[07/15 18:30:59     57s] (I)             #Used tracks    1    1 
[07/15 18:30:59     57s] (I)       #Fully used tracks    1    1 
[07/15 18:30:59     57s] [NR-eGR] ========================================
[07/15 18:30:59     57s] [NR-eGR] 
[07/15 18:30:59     57s] (I)      =============== Blocked Tracks ===============
[07/15 18:30:59     57s] (I)      +-------+---------+----------+---------------+
[07/15 18:30:59     57s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/15 18:30:59     57s] (I)      +-------+---------+----------+---------------+
[07/15 18:30:59     57s] (I)      |     1 |       0 |        0 |         0.00% |
[07/15 18:30:59     57s] (I)      |     2 |   42930 |     6090 |        14.19% |
[07/15 18:30:59     57s] (I)      |     3 |   42768 |        0 |         0.00% |
[07/15 18:30:59     57s] (I)      +-------+---------+----------+---------------+
[07/15 18:30:59     57s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2103.25 MB )
[07/15 18:30:59     57s] (I)      Reset routing kernel
[07/15 18:30:59     57s] (I)      Started Global Routing ( Curr Mem: 2103.25 MB )
[07/15 18:30:59     57s] (I)      totalPins=4860  totalGlobalPin=4759 (97.92%)
[07/15 18:30:59     57s] (I)      total 2D Cap : 79608 = (42768 H, 36840 V)
[07/15 18:30:59     57s] [NR-eGR] Layer group 1: route 1251 net(s) in layer range [2, 3]
[07/15 18:30:59     57s] (I)      
[07/15 18:30:59     57s] (I)      ============  Phase 1a Route ============
[07/15 18:30:59     57s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[07/15 18:30:59     57s] (I)      Usage: 11128 = (5824 H, 5304 V) = (13.62% H, 14.40% V) = (2.609e+04um H, 2.376e+04um V)
[07/15 18:30:59     57s] (I)      
[07/15 18:30:59     57s] (I)      ============  Phase 1b Route ============
[07/15 18:30:59     57s] (I)      Usage: 11129 = (5824 H, 5305 V) = (13.62% H, 14.40% V) = (2.609e+04um H, 2.377e+04um V)
[07/15 18:30:59     57s] (I)      Overflow of layer group 1: 0.00% H + 0.04% V. EstWL: 4.985792e+04um
[07/15 18:30:59     57s] (I)      Congestion metric : 0.00%H 0.04%V, 0.04%HV
[07/15 18:30:59     57s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/15 18:30:59     57s] (I)      
[07/15 18:30:59     57s] (I)      ============  Phase 1c Route ============
[07/15 18:30:59     57s] (I)      Level2 Grid: 20 x 11
[07/15 18:30:59     57s] (I)      Usage: 11129 = (5824 H, 5305 V) = (13.62% H, 14.40% V) = (2.609e+04um H, 2.377e+04um V)
[07/15 18:30:59     57s] (I)      
[07/15 18:30:59     57s] (I)      ============  Phase 1d Route ============
[07/15 18:30:59     57s] (I)      Usage: 11130 = (5824 H, 5306 V) = (13.62% H, 14.40% V) = (2.609e+04um H, 2.377e+04um V)
[07/15 18:30:59     57s] (I)      
[07/15 18:30:59     57s] (I)      ============  Phase 1e Route ============
[07/15 18:30:59     57s] (I)      Usage: 11130 = (5824 H, 5306 V) = (13.62% H, 14.40% V) = (2.609e+04um H, 2.377e+04um V)
[07/15 18:30:59     57s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.02% V. EstWL: 4.986240e+04um
[07/15 18:30:59     57s] (I)      
[07/15 18:30:59     57s] (I)      ============  Phase 1l Route ============
[07/15 18:30:59     57s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[07/15 18:30:59     57s] (I)      Layer  2:      36113      7059         5        3984       37992    ( 9.49%) 
[07/15 18:30:59     57s] (I)      Layer  3:      42336      5821         0           0       42336    ( 0.00%) 
[07/15 18:30:59     57s] (I)      Total:         78449     12880         5        3984       80328    ( 4.73%) 
[07/15 18:30:59     57s] (I)      
[07/15 18:30:59     57s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/15 18:30:59     57s] [NR-eGR]                        OverCon            
[07/15 18:30:59     57s] [NR-eGR]                         #Gcell     %Gcell
[07/15 18:30:59     57s] [NR-eGR]        Layer               (1)    OverCon
[07/15 18:30:59     57s] [NR-eGR] ----------------------------------------------
[07/15 18:30:59     57s] [NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[07/15 18:30:59     57s] [NR-eGR]    MET2 ( 2)         5( 0.11%)   ( 0.11%) 
[07/15 18:30:59     57s] [NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[07/15 18:30:59     57s] [NR-eGR] ----------------------------------------------
[07/15 18:30:59     57s] [NR-eGR]        Total         5( 0.05%)   ( 0.05%) 
[07/15 18:30:59     57s] [NR-eGR] 
[07/15 18:30:59     57s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2111.25 MB )
[07/15 18:30:59     57s] (I)      total 2D Cap : 79612 = (42768 H, 36844 V)
[07/15 18:30:59     57s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.10% V
[07/15 18:30:59     57s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2111.25 MB )
[07/15 18:30:59     57s] (I)      ======================================== Runtime Summary ========================================
[07/15 18:30:59     57s] (I)       Step                                              %       Start      Finish      Real       CPU 
[07/15 18:30:59     57s] (I)      -------------------------------------------------------------------------------------------------
[07/15 18:30:59     57s] (I)       Early Global Route kernel                   100.00%  362.65 sec  362.69 sec  0.04 sec  0.04 sec 
[07/15 18:30:59     57s] (I)       +-Import and model                           18.22%  362.66 sec  362.67 sec  0.01 sec  0.01 sec 
[07/15 18:30:59     57s] (I)       | +-Create place DB                           5.12%  362.67 sec  362.67 sec  0.00 sec  0.00 sec 
[07/15 18:30:59     57s] (I)       | | +-Import place data                       4.89%  362.67 sec  362.67 sec  0.00 sec  0.00 sec 
[07/15 18:30:59     57s] (I)       | | | +-Read instances and placement          1.55%  362.67 sec  362.67 sec  0.00 sec  0.00 sec 
[07/15 18:30:59     57s] (I)       | | | +-Read nets                             2.87%  362.67 sec  362.67 sec  0.00 sec  0.00 sec 
[07/15 18:30:59     57s] (I)       | +-Create route DB                           9.65%  362.67 sec  362.67 sec  0.00 sec  0.01 sec 
[07/15 18:30:59     57s] (I)       | | +-Import route data (1T)                  9.10%  362.67 sec  362.67 sec  0.00 sec  0.01 sec 
[07/15 18:30:59     57s] (I)       | | | +-Read blockages ( Layer 2-3 )          2.56%  362.67 sec  362.67 sec  0.00 sec  0.00 sec 
[07/15 18:30:59     57s] (I)       | | | | +-Read routing blockages              0.01%  362.67 sec  362.67 sec  0.00 sec  0.00 sec 
[07/15 18:30:59     57s] (I)       | | | | +-Read instance blockages             0.33%  362.67 sec  362.67 sec  0.00 sec  0.00 sec 
[07/15 18:30:59     57s] (I)       | | | | +-Read PG blockages                   0.11%  362.67 sec  362.67 sec  0.00 sec  0.00 sec 
[07/15 18:30:59     57s] (I)       | | | | +-Read clock blockages                0.04%  362.67 sec  362.67 sec  0.00 sec  0.00 sec 
[07/15 18:30:59     57s] (I)       | | | | +-Read other blockages                0.03%  362.67 sec  362.67 sec  0.00 sec  0.00 sec 
[07/15 18:30:59     57s] (I)       | | | | +-Read halo blockages                 0.02%  362.67 sec  362.67 sec  0.00 sec  0.00 sec 
[07/15 18:30:59     57s] (I)       | | | | +-Read boundary cut boxes             0.01%  362.67 sec  362.67 sec  0.00 sec  0.00 sec 
[07/15 18:30:59     57s] (I)       | | | +-Read blackboxes                       0.03%  362.67 sec  362.67 sec  0.00 sec  0.00 sec 
[07/15 18:30:59     57s] (I)       | | | +-Read prerouted                        0.71%  362.67 sec  362.67 sec  0.00 sec  0.00 sec 
[07/15 18:30:59     57s] (I)       | | | +-Read unlegalized nets                 0.10%  362.67 sec  362.67 sec  0.00 sec  0.00 sec 
[07/15 18:30:59     57s] (I)       | | | +-Read nets                             0.67%  362.67 sec  362.67 sec  0.00 sec  0.01 sec 
[07/15 18:30:59     57s] (I)       | | | +-Set up via pillars                    0.02%  362.67 sec  362.67 sec  0.00 sec  0.00 sec 
[07/15 18:30:59     57s] (I)       | | | +-Initialize 3D grid graph              0.03%  362.67 sec  362.67 sec  0.00 sec  0.00 sec 
[07/15 18:30:59     57s] (I)       | | | +-Model blockage capacity               1.08%  362.67 sec  362.67 sec  0.00 sec  0.00 sec 
[07/15 18:30:59     57s] (I)       | | | | +-Initialize 3D capacity              0.77%  362.67 sec  362.67 sec  0.00 sec  0.00 sec 
[07/15 18:30:59     57s] (I)       | +-Read aux data                             0.01%  362.67 sec  362.67 sec  0.00 sec  0.00 sec 
[07/15 18:30:59     57s] (I)       | +-Others data preparation                   0.20%  362.67 sec  362.67 sec  0.00 sec  0.00 sec 
[07/15 18:30:59     57s] (I)       | +-Create route kernel                       1.95%  362.67 sec  362.67 sec  0.00 sec  0.00 sec 
[07/15 18:30:59     57s] (I)       +-Global Routing                             49.84%  362.67 sec  362.69 sec  0.02 sec  0.02 sec 
[07/15 18:30:59     57s] (I)       | +-Initialization                            0.86%  362.67 sec  362.67 sec  0.00 sec  0.00 sec 
[07/15 18:30:59     57s] (I)       | +-Net group 1                              47.25%  362.67 sec  362.69 sec  0.02 sec  0.02 sec 
[07/15 18:30:59     57s] (I)       | | +-Generate topology                       2.72%  362.67 sec  362.67 sec  0.00 sec  0.00 sec 
[07/15 18:30:59     57s] (I)       | | +-Phase 1a                                5.40%  362.68 sec  362.68 sec  0.00 sec  0.00 sec 
[07/15 18:30:59     57s] (I)       | | | +-Pattern routing (1T)                  3.75%  362.68 sec  362.68 sec  0.00 sec  0.00 sec 
[07/15 18:30:59     57s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.45%  362.68 sec  362.68 sec  0.00 sec  0.00 sec 
[07/15 18:30:59     57s] (I)       | | | +-Add via demand to 2D                  0.43%  362.68 sec  362.68 sec  0.00 sec  0.00 sec 
[07/15 18:30:59     57s] (I)       | | +-Phase 1b                                1.70%  362.68 sec  362.68 sec  0.00 sec  0.00 sec 
[07/15 18:30:59     57s] (I)       | | | +-Monotonic routing (1T)                1.35%  362.68 sec  362.68 sec  0.00 sec  0.00 sec 
[07/15 18:30:59     57s] (I)       | | +-Phase 1c                                1.29%  362.68 sec  362.68 sec  0.00 sec  0.00 sec 
[07/15 18:30:59     57s] (I)       | | | +-Two level Routing                     1.04%  362.68 sec  362.68 sec  0.00 sec  0.00 sec 
[07/15 18:30:59     57s] (I)       | | | | +-Two Level Routing (Regular)         0.32%  362.68 sec  362.68 sec  0.00 sec  0.00 sec 
[07/15 18:30:59     57s] (I)       | | | | +-Two Level Routing (Strong)          0.15%  362.68 sec  362.68 sec  0.00 sec  0.00 sec 
[07/15 18:30:59     57s] (I)       | | +-Phase 1d                               18.06%  362.68 sec  362.69 sec  0.01 sec  0.01 sec 
[07/15 18:30:59     57s] (I)       | | | +-Detoured routing (1T)                17.75%  362.68 sec  362.69 sec  0.01 sec  0.01 sec 
[07/15 18:30:59     57s] (I)       | | +-Phase 1e                                0.75%  362.69 sec  362.69 sec  0.00 sec  0.00 sec 
[07/15 18:30:59     57s] (I)       | | | +-Route legalization                    0.44%  362.69 sec  362.69 sec  0.00 sec  0.00 sec 
[07/15 18:30:59     57s] (I)       | | | | +-Legalize Blockage Violations        0.21%  362.69 sec  362.69 sec  0.00 sec  0.00 sec 
[07/15 18:30:59     57s] (I)       | | +-Phase 1l                               14.71%  362.69 sec  362.69 sec  0.01 sec  0.01 sec 
[07/15 18:30:59     57s] (I)       | | | +-Layer assignment (1T)                14.15%  362.69 sec  362.69 sec  0.01 sec  0.01 sec 
[07/15 18:30:59     57s] (I)       | +-Clean cong LA                             0.01%  362.69 sec  362.69 sec  0.00 sec  0.00 sec 
[07/15 18:30:59     57s] (I)       +-Export 3D cong map                          0.94%  362.69 sec  362.69 sec  0.00 sec  0.00 sec 
[07/15 18:30:59     57s] (I)       | +-Export 2D cong map                        0.19%  362.69 sec  362.69 sec  0.00 sec  0.00 sec 
[07/15 18:30:59     57s] (I)      ======================= Summary by functions ========================
[07/15 18:30:59     57s] (I)       Lv  Step                                      %      Real       CPU 
[07/15 18:30:59     57s] (I)      ---------------------------------------------------------------------
[07/15 18:30:59     57s] (I)        0  Early Global Route kernel           100.00%  0.04 sec  0.04 sec 
[07/15 18:30:59     57s] (I)        1  Global Routing                       49.84%  0.02 sec  0.02 sec 
[07/15 18:30:59     57s] (I)        1  Import and model                     18.22%  0.01 sec  0.01 sec 
[07/15 18:30:59     57s] (I)        1  Export 3D cong map                    0.94%  0.00 sec  0.00 sec 
[07/15 18:30:59     57s] (I)        2  Net group 1                          47.25%  0.02 sec  0.02 sec 
[07/15 18:30:59     57s] (I)        2  Create route DB                       9.65%  0.00 sec  0.01 sec 
[07/15 18:30:59     57s] (I)        2  Create place DB                       5.12%  0.00 sec  0.00 sec 
[07/15 18:30:59     57s] (I)        2  Create route kernel                   1.95%  0.00 sec  0.00 sec 
[07/15 18:30:59     57s] (I)        2  Initialization                        0.86%  0.00 sec  0.00 sec 
[07/15 18:30:59     57s] (I)        2  Others data preparation               0.20%  0.00 sec  0.00 sec 
[07/15 18:30:59     57s] (I)        2  Export 2D cong map                    0.19%  0.00 sec  0.00 sec 
[07/15 18:30:59     57s] (I)        2  Read aux data                         0.01%  0.00 sec  0.00 sec 
[07/15 18:30:59     57s] (I)        2  Clean cong LA                         0.01%  0.00 sec  0.00 sec 
[07/15 18:30:59     57s] (I)        3  Phase 1d                             18.06%  0.01 sec  0.01 sec 
[07/15 18:30:59     57s] (I)        3  Phase 1l                             14.71%  0.01 sec  0.01 sec 
[07/15 18:30:59     57s] (I)        3  Import route data (1T)                9.10%  0.00 sec  0.01 sec 
[07/15 18:30:59     57s] (I)        3  Phase 1a                              5.40%  0.00 sec  0.00 sec 
[07/15 18:30:59     57s] (I)        3  Import place data                     4.89%  0.00 sec  0.00 sec 
[07/15 18:30:59     57s] (I)        3  Generate topology                     2.72%  0.00 sec  0.00 sec 
[07/15 18:30:59     57s] (I)        3  Phase 1b                              1.70%  0.00 sec  0.00 sec 
[07/15 18:30:59     57s] (I)        3  Phase 1c                              1.29%  0.00 sec  0.00 sec 
[07/15 18:30:59     57s] (I)        3  Phase 1e                              0.75%  0.00 sec  0.00 sec 
[07/15 18:30:59     57s] (I)        4  Detoured routing (1T)                17.75%  0.01 sec  0.01 sec 
[07/15 18:30:59     57s] (I)        4  Layer assignment (1T)                14.15%  0.01 sec  0.01 sec 
[07/15 18:30:59     57s] (I)        4  Pattern routing (1T)                  3.75%  0.00 sec  0.00 sec 
[07/15 18:30:59     57s] (I)        4  Read nets                             3.54%  0.00 sec  0.01 sec 
[07/15 18:30:59     57s] (I)        4  Read blockages ( Layer 2-3 )          2.56%  0.00 sec  0.00 sec 
[07/15 18:30:59     57s] (I)        4  Read instances and placement          1.55%  0.00 sec  0.00 sec 
[07/15 18:30:59     57s] (I)        4  Monotonic routing (1T)                1.35%  0.00 sec  0.00 sec 
[07/15 18:30:59     57s] (I)        4  Model blockage capacity               1.08%  0.00 sec  0.00 sec 
[07/15 18:30:59     57s] (I)        4  Two level Routing                     1.04%  0.00 sec  0.00 sec 
[07/15 18:30:59     57s] (I)        4  Read prerouted                        0.71%  0.00 sec  0.00 sec 
[07/15 18:30:59     57s] (I)        4  Pattern Routing Avoiding Blockages    0.45%  0.00 sec  0.00 sec 
[07/15 18:30:59     57s] (I)        4  Route legalization                    0.44%  0.00 sec  0.00 sec 
[07/15 18:30:59     57s] (I)        4  Add via demand to 2D                  0.43%  0.00 sec  0.00 sec 
[07/15 18:30:59     57s] (I)        4  Read unlegalized nets                 0.10%  0.00 sec  0.00 sec 
[07/15 18:30:59     57s] (I)        4  Initialize 3D grid graph              0.03%  0.00 sec  0.00 sec 
[07/15 18:30:59     57s] (I)        4  Read blackboxes                       0.03%  0.00 sec  0.00 sec 
[07/15 18:30:59     57s] (I)        4  Set up via pillars                    0.02%  0.00 sec  0.00 sec 
[07/15 18:30:59     57s] (I)        5  Initialize 3D capacity                0.77%  0.00 sec  0.00 sec 
[07/15 18:30:59     57s] (I)        5  Read instance blockages               0.33%  0.00 sec  0.00 sec 
[07/15 18:30:59     57s] (I)        5  Two Level Routing (Regular)           0.32%  0.00 sec  0.00 sec 
[07/15 18:30:59     57s] (I)        5  Legalize Blockage Violations          0.21%  0.00 sec  0.00 sec 
[07/15 18:30:59     57s] (I)        5  Two Level Routing (Strong)            0.15%  0.00 sec  0.00 sec 
[07/15 18:30:59     57s] (I)        5  Read PG blockages                     0.11%  0.00 sec  0.00 sec 
[07/15 18:30:59     57s] (I)        5  Read clock blockages                  0.04%  0.00 sec  0.00 sec 
[07/15 18:30:59     57s] (I)        5  Read other blockages                  0.03%  0.00 sec  0.00 sec 
[07/15 18:30:59     57s] (I)        5  Read halo blockages                   0.02%  0.00 sec  0.00 sec 
[07/15 18:30:59     57s] (I)        5  Read routing blockages                0.01%  0.00 sec  0.00 sec 
[07/15 18:30:59     57s] (I)        5  Read boundary cut boxes               0.01%  0.00 sec  0.00 sec 
[07/15 18:30:59     57s] OPERPROF: Starting HotSpotCal at level 1, MEM:2111.2M, EPOCH TIME: 1721082659.405052
[07/15 18:30:59     57s] [hotspot] +------------+---------------+---------------+
[07/15 18:30:59     57s] [hotspot] |            |   max hotspot | total hotspot |
[07/15 18:30:59     57s] [hotspot] +------------+---------------+---------------+
[07/15 18:30:59     57s] [hotspot] | normalized |          0.00 |          0.00 |
[07/15 18:30:59     57s] [hotspot] +------------+---------------+---------------+
[07/15 18:30:59     57s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/15 18:30:59     57s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/15 18:30:59     57s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:2127.3M, EPOCH TIME: 1721082659.405656
[07/15 18:30:59     57s] [hotspot] Hotspot report including placement blocked areas
[07/15 18:30:59     57s] OPERPROF: Starting HotSpotCal at level 1, MEM:2127.3M, EPOCH TIME: 1721082659.405764
[07/15 18:30:59     57s] [hotspot] +------------+---------------+---------------+
[07/15 18:30:59     57s] [hotspot] |            |   max hotspot | total hotspot |
[07/15 18:30:59     57s] [hotspot] +------------+---------------+---------------+
[07/15 18:30:59     58s] [hotspot] | normalized |          0.00 |          0.00 |
[07/15 18:30:59     58s] [hotspot] +------------+---------------+---------------+
[07/15 18:30:59     58s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/15 18:30:59     58s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/15 18:30:59     58s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.000, MEM:2127.3M, EPOCH TIME: 1721082659.406114
[07/15 18:30:59     58s] Reported timing to dir ./timingReports
[07/15 18:30:59     58s] **optDesign ... cpu = 0:00:10, real = 0:00:10, mem = 1583.3M, totSessionCpu=0:00:58 **
[07/15 18:30:59     58s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2080.3M, EPOCH TIME: 1721082659.408839
[07/15 18:30:59     58s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:59     58s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:59     58s] 
[07/15 18:30:59     58s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:30:59     58s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2080.3M, EPOCH TIME: 1721082659.418418
[07/15 18:30:59     58s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:30:59     58s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:31:00     58s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.003  |  6.149  |  0.003  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2080.4M, EPOCH TIME: 1721082660.093955
[07/15 18:31:00     58s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:31:00     58s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:31:00     58s] 
[07/15 18:31:00     58s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:31:00     58s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:2080.4M, EPOCH TIME: 1721082660.104671
[07/15 18:31:00     58s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:31:00     58s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:31:00     58s] Density: 60.366%
Routing Overflow: 0.00% H and 0.10% V
------------------------------------------------------------------

[07/15 18:31:00     58s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2080.4M, EPOCH TIME: 1721082660.106486
[07/15 18:31:00     58s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:31:00     58s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:31:00     58s] 
[07/15 18:31:00     58s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:31:00     58s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2080.4M, EPOCH TIME: 1721082660.116017
[07/15 18:31:00     58s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:31:00     58s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:31:00     58s] **optDesign ... cpu = 0:00:10, real = 0:00:11, mem = 1583.4M, totSessionCpu=0:00:58 **
[07/15 18:31:00     58s] *** Finished optDesign ***
[07/15 18:31:00     58s] 
[07/15 18:31:00     58s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:11.3 real=0:00:11.9)
[07/15 18:31:00     58s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:00.8 real=0:00:00.8)
[07/15 18:31:00     58s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:01.1 real=0:00:01.1)
[07/15 18:31:00     58s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:01.1 real=0:00:01.1)
[07/15 18:31:00     58s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:01.9 real=0:00:02.0)
[07/15 18:31:00     58s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:00.3 real=0:00:00.3)
[07/15 18:31:00     58s] Deleting Lib Analyzer.
[07/15 18:31:00     58s] clean pInstBBox. size 0
[07/15 18:31:00     58s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[07/15 18:31:00     58s] All LLGs are deleted
[07/15 18:31:00     58s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:31:00     58s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:31:00     58s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2080.4M, EPOCH TIME: 1721082660.135396
[07/15 18:31:00     58s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2080.4M, EPOCH TIME: 1721082660.135486
[07/15 18:31:00     58s] Info: pop threads available for lower-level modules during optimization.
[07/15 18:31:00     58s] 
[07/15 18:31:00     58s] TimeStamp Deleting Cell Server Begin ...
[07/15 18:31:00     58s] 
[07/15 18:31:00     58s] TimeStamp Deleting Cell Server End ...
[07/15 18:31:00     58s] Disable CTE adjustment.
[07/15 18:31:00     58s] #optDebug: fT-D <X 1 0 0 0>
[07/15 18:31:00     58s] VSMManager cleared!
[07/15 18:31:00     58s] **place_opt_design ... cpu = 0:00:10, real = 0:00:11, mem = 2054.4M **
[07/15 18:31:00     58s] *** Finished GigaPlace ***
[07/15 18:31:00     58s] 
[07/15 18:31:00     58s] *** Summary of all messages that are not suppressed in this session:
[07/15 18:31:00     58s] Severity  ID               Count  Summary                                  
[07/15 18:31:00     58s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[07/15 18:31:00     58s] WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
[07/15 18:31:00     58s] *** Message Summary: 2 warning(s), 0 error(s)
[07/15 18:31:00     58s] 
[07/15 18:31:00     58s] *** place_opt_design #1 [finish] : cpu/real = 0:00:10.2/0:00:10.8 (0.9), totSession cpu/real = 0:00:58.1/0:13:26.6 (0.1), mem = 2054.4M
[07/15 18:31:00     58s] 
[07/15 18:31:00     58s] =============================================================================================
[07/15 18:31:00     58s]  Final TAT Report : place_opt_design #1                                         21.18-s099_1
[07/15 18:31:00     58s] =============================================================================================
[07/15 18:31:00     58s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:31:00     58s] ---------------------------------------------------------------------------------------------
[07/15 18:31:00     58s] [ InitOpt                ]      1   0:00:01.3  (  12.4 % )     0:00:01.7 /  0:00:01.7    1.0
[07/15 18:31:00     58s] [ GlobalOpt              ]      1   0:00:01.1  (  10.0 % )     0:00:01.1 /  0:00:01.1    1.0
[07/15 18:31:00     58s] [ DrvOpt                 ]      3   0:00:01.3  (  12.1 % )     0:00:01.3 /  0:00:01.3    1.0
[07/15 18:31:00     58s] [ SimplifyNetlist        ]      1   0:00:00.8  (   7.2 % )     0:00:00.8 /  0:00:00.8    1.0
[07/15 18:31:00     58s] [ SkewPreCTSReport       ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:31:00     58s] [ AreaOpt                ]      3   0:00:02.0  (  18.0 % )     0:00:02.0 /  0:00:02.0    1.0
[07/15 18:31:00     58s] [ ViewPruning            ]      8   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.2
[07/15 18:31:00     58s] [ OptSummaryReport       ]      2   0:00:00.1  (   0.6 % )     0:00:01.0 /  0:00:00.4    0.4
[07/15 18:31:00     58s] [ DrvReport              ]      2   0:00:00.6  (   5.9 % )     0:00:00.6 /  0:00:00.0    0.0
[07/15 18:31:00     58s] [ CongRefineRouteType    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.9
[07/15 18:31:00     58s] [ SlackTraversorInit     ]      5   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.9
[07/15 18:31:00     58s] [ PowerInterfaceInit     ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:31:00     58s] [ PlacerInterfaceInit    ]      3   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.1
[07/15 18:31:00     58s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:31:00     58s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:31:00     58s] [ GlobalPlace            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:31:00     58s] [ IncrReplace            ]      1   0:00:02.0  (  18.5 % )     0:00:02.3 /  0:00:02.3    1.0
[07/15 18:31:00     58s] [ RefinePlace            ]      2   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:31:00     58s] [ EarlyGlobalRoute       ]      2   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    0.9
[07/15 18:31:00     58s] [ ExtractRC              ]      3   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    0.9
[07/15 18:31:00     58s] [ TimingUpdate           ]     29   0:00:00.2  (   2.3 % )     0:00:00.6 /  0:00:00.6    1.0
[07/15 18:31:00     58s] [ FullDelayCalc          ]      3   0:00:00.6  (   5.2 % )     0:00:00.6 /  0:00:00.5    1.0
[07/15 18:31:00     58s] [ TimingReport           ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.0
[07/15 18:31:00     58s] [ GenerateReports        ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.2
[07/15 18:31:00     58s] [ MISC                   ]          0:00:00.3  (   2.5 % )     0:00:00.3 /  0:00:00.3    1.1
[07/15 18:31:00     58s] ---------------------------------------------------------------------------------------------
[07/15 18:31:00     58s]  place_opt_design #1 TOTAL          0:00:10.8  ( 100.0 % )     0:00:10.8 /  0:00:10.2    0.9
[07/15 18:31:00     58s] ---------------------------------------------------------------------------------------------
[07/15 18:31:00     58s] 
[07/15 18:31:29     59s] <CMD> optDesign -preCTS -hold
[07/15 18:31:29     59s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1546.3M, totSessionCpu=0:00:59 **
[07/15 18:31:29     59s] *** optDesign #1 [begin] : totSession cpu/real = 0:00:59.2/0:13:56.4 (0.1), mem = 2054.5M
[07/15 18:31:29     59s] Info: 1 threads available for lower-level modules during optimization.
[07/15 18:31:29     59s] GigaOpt running with 1 threads.
[07/15 18:31:29     59s] *** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:00:59.2/0:13:56.4 (0.1), mem = 2054.5M
[07/15 18:31:29     59s] **INFO: User settings:
[07/15 18:31:29     59s] setDesignMode -process                            180
[07/15 18:31:29     59s] setExtractRCMode -coupling_c_th                   3
[07/15 18:31:29     59s] setExtractRCMode -engine                          preRoute
[07/15 18:31:29     59s] setExtractRCMode -relative_c_th                   0.03
[07/15 18:31:29     59s] setExtractRCMode -total_c_th                      5
[07/15 18:31:29     59s] setUsefulSkewMode -maxAllowedDelay                1
[07/15 18:31:29     59s] setUsefulSkewMode -noBoundary                     false
[07/15 18:31:29     59s] setDelayCalMode -enable_high_fanout               true
[07/15 18:31:29     59s] setDelayCalMode -engine                           aae
[07/15 18:31:29     59s] setDelayCalMode -ignoreNetLoad                    false
[07/15 18:31:29     59s] setDelayCalMode -socv_accuracy_mode               low
[07/15 18:31:29     59s] setOptMode -activeHoldViews                       { fast_functional_mode }
[07/15 18:31:29     59s] setOptMode -activeSetupViews                      { slow_functional_mode }
[07/15 18:31:29     59s] setOptMode -autoSetupViews                        { slow_functional_mode}
[07/15 18:31:29     59s] setOptMode -autoTDGRSetupViews                    { slow_functional_mode}
[07/15 18:31:29     59s] setOptMode -drcMargin                             0
[07/15 18:31:29     59s] setOptMode -fixCap                                true
[07/15 18:31:29     59s] setOptMode -fixDrc                                true
[07/15 18:31:29     59s] setOptMode -fixFanoutLoad                         false
[07/15 18:31:29     59s] setOptMode -fixTran                               true
[07/15 18:31:29     59s] setOptMode -optimizeFF                            true
[07/15 18:31:29     59s] setOptMode -setupTargetSlack                      0
[07/15 18:31:29     59s] setAnalysisMode -analysisType                     bcwc
[07/15 18:31:29     59s] setAnalysisMode -checkType                        setup
[07/15 18:31:29     59s] setAnalysisMode -clkSrcPath                       false
[07/15 18:31:29     59s] setAnalysisMode -clockPropagation                 forcedIdeal
[07/15 18:31:29     59s] setAnalysisMode -usefulSkew                       true
[07/15 18:31:29     59s] setAnalysisMode -virtualIPO                       false
[07/15 18:31:29     59s] setRouteMode -earlyGlobalHonorMsvRouteConstraint  false
[07/15 18:31:29     59s] setRouteMode -earlyGlobalMaxRouteLayer            3
[07/15 18:31:29     59s] setRouteMode -earlyGlobalMinRouteLayer            2
[07/15 18:31:29     59s] setRouteMode -earlyGlobalRoutePartitionPinGuide   true
[07/15 18:31:29     59s] 
[07/15 18:31:29     59s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[07/15 18:31:29     59s] OPERPROF: Starting DPlace-Init at level 1, MEM:2054.5M, EPOCH TIME: 1721082689.965218
[07/15 18:31:29     59s] Processing tracks to init pin-track alignment.
[07/15 18:31:29     59s] z: 2, totalTracks: 1
[07/15 18:31:29     59s] z: 4, totalTracks: 1
[07/15 18:31:29     59s] z: 6, totalTracks: 1
[07/15 18:31:29     59s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:31:29     59s] All LLGs are deleted
[07/15 18:31:29     59s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:31:29     59s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:31:29     59s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2054.5M, EPOCH TIME: 1721082689.966392
[07/15 18:31:29     59s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2054.5M, EPOCH TIME: 1721082689.966482
[07/15 18:31:29     59s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2054.5M, EPOCH TIME: 1721082689.966687
[07/15 18:31:29     59s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:31:29     59s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:31:29     59s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2054.5M, EPOCH TIME: 1721082689.966881
[07/15 18:31:29     59s] Max number of tech site patterns supported in site array is 256.
[07/15 18:31:29     59s] Core basic site is core_ji3v
[07/15 18:31:29     59s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2054.5M, EPOCH TIME: 1721082689.976315
[07/15 18:31:29     59s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 18:31:29     59s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 18:31:29     59s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.008, MEM:2054.5M, EPOCH TIME: 1721082689.984421
[07/15 18:31:29     59s] Fast DP-INIT is on for default
[07/15 18:31:29     59s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/15 18:31:29     59s] Atter site array init, number of instance map data is 0.
[07/15 18:31:29     59s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.018, MEM:2054.5M, EPOCH TIME: 1721082689.984827
[07/15 18:31:29     59s] 
[07/15 18:31:29     59s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:31:29     59s] OPERPROF:     Starting CMU at level 3, MEM:2054.5M, EPOCH TIME: 1721082689.984998
[07/15 18:31:29     59s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2054.5M, EPOCH TIME: 1721082689.985222
[07/15 18:31:29     59s] 
[07/15 18:31:29     59s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 18:31:29     59s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.019, MEM:2054.5M, EPOCH TIME: 1721082689.985419
[07/15 18:31:29     59s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2054.5M, EPOCH TIME: 1721082689.985468
[07/15 18:31:29     59s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2054.5M, EPOCH TIME: 1721082689.985602
[07/15 18:31:29     59s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2054.5MB).
[07/15 18:31:29     59s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.021, MEM:2054.5M, EPOCH TIME: 1721082689.985969
[07/15 18:31:29     59s] Cell 'RF4DLHTJI3VX1' is marked internal dont-use due to tech site checking failure.
[07/15 18:31:29     59s] Cell 'RF4DLLTJI3VX1' is marked internal dont-use due to tech site checking failure.
[07/15 18:31:29     59s] Cell 'RF8DLHTJI3VX1' is marked internal dont-use due to tech site checking failure.
[07/15 18:31:29     59s] Cell 'RF8DLLTJI3VX1' is marked internal dont-use due to tech site checking failure.
[07/15 18:31:29     59s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
[07/15 18:31:29     59s] 	Cell RF4DLHTJI3VX1, site core_ji3v_dh.
[07/15 18:31:29     59s] 	Cell RF4DLLTJI3VX1, site core_ji3v_dh.
[07/15 18:31:29     59s] 	Cell RF8DLHTJI3VX1, site core_ji3v_dh.
[07/15 18:31:29     59s] 	Cell RF8DLLTJI3VX1, site core_ji3v_dh.
[07/15 18:31:29     59s] .
[07/15 18:31:29     59s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2054.5M, EPOCH TIME: 1721082689.986102
[07/15 18:31:29     59s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:31:29     59s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:31:29     59s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:31:29     59s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:31:29     59s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2054.5M, EPOCH TIME: 1721082689.987961
[07/15 18:31:29     59s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/15 18:31:29     59s] 
[07/15 18:31:29     59s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/15 18:31:29     59s] Summary for sequential cells identification: 
[07/15 18:31:29     59s]   Identified SBFF number: 33
[07/15 18:31:29     59s]   Identified MBFF number: 0
[07/15 18:31:29     59s]   Identified SB Latch number: 0
[07/15 18:31:29     59s]   Identified MB Latch number: 0
[07/15 18:31:29     59s]   Not identified SBFF number: 0
[07/15 18:31:29     59s]   Not identified MBFF number: 0
[07/15 18:31:29     59s]   Not identified SB Latch number: 0
[07/15 18:31:29     59s]   Not identified MB Latch number: 0
[07/15 18:31:29     59s]   Number of sequential cells which are not FFs: 43
[07/15 18:31:29     59s]  Visiting view : slow_functional_mode
[07/15 18:31:29     59s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[07/15 18:31:29     59s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[07/15 18:31:29     59s]  Visiting view : fast_functional_mode
[07/15 18:31:29     59s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[07/15 18:31:29     59s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[07/15 18:31:29     59s] TLC MultiMap info (StdDelay):
[07/15 18:31:29     59s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[07/15 18:31:29     59s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[07/15 18:31:29     59s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[07/15 18:31:29     59s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[07/15 18:31:29     59s]  Setting StdDelay to: 91ps
[07/15 18:31:29     59s] 
[07/15 18:31:29     59s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/15 18:31:29     59s] 
[07/15 18:31:29     59s] Creating Lib Analyzer ...
[07/15 18:31:30     59s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[07/15 18:31:30     59s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[07/15 18:31:30     59s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[07/15 18:31:30     59s] 
[07/15 18:31:30     59s] {RT max_rc 0 3 3 0}
[07/15 18:31:30     59s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:59.9 mem=2062.6M
[07/15 18:31:30     59s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:59.9 mem=2062.6M
[07/15 18:31:30     59s] Creating Lib Analyzer, finished. 
[07/15 18:31:30     59s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1553.0M, totSessionCpu=0:01:00 **
[07/15 18:31:30     59s] **WARN: (IMPOPT-3319):	The -hold option is not available with -preCTS.
[07/15 18:31:30     59s] **ERROR: (IMPOPT-570):	Initial sanity checks failed for optDesign. Correct above errors/warnings before running optDesign.
[07/15 18:31:30     59s] 
[07/15 18:31:30     59s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:00.7 real=0:00:00.7)
[07/15 18:31:30     59s] Deleting Lib Analyzer.
[07/15 18:31:30     59s] clean pInstBBox. size 0
[07/15 18:31:30     59s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[07/15 18:31:30     59s] All LLGs are deleted
[07/15 18:31:30     59s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:31:30     59s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:31:30     59s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2062.6M, EPOCH TIME: 1721082690.683724
[07/15 18:31:30     59s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2062.6M, EPOCH TIME: 1721082690.683812
[07/15 18:31:30     59s] *** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:00:59.9/0:13:57.2 (0.1), mem = 2062.6M
[07/15 18:31:30     59s] 
[07/15 18:31:30     59s] =============================================================================================
[07/15 18:31:30     59s]  Step TAT Report : InitOpt #1 / optDesign #1                                    21.18-s099_1
[07/15 18:31:30     59s] =============================================================================================
[07/15 18:31:30     59s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:31:30     59s] ---------------------------------------------------------------------------------------------
[07/15 18:31:30     59s] [ CellServerInit         ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:31:30     59s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  94.2 % )     0:00:00.7 /  0:00:00.7    1.0
[07/15 18:31:30     59s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:31:30     59s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:31:30     59s] [ MISC                   ]          0:00:00.0  (   5.4 % )     0:00:00.0 /  0:00:00.0    0.8
[07/15 18:31:30     59s] ---------------------------------------------------------------------------------------------
[07/15 18:31:30     59s]  InitOpt #1 TOTAL                   0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.0
[07/15 18:31:30     59s] ---------------------------------------------------------------------------------------------
[07/15 18:31:30     59s] 
[07/15 18:31:30     59s] Info: pop threads available for lower-level modules during optimization.
[07/15 18:31:30     59s] *** optDesign #1 [finish] : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:00:59.9/0:13:57.2 (0.1), mem = 2062.6M
[07/15 18:31:30     59s] 
[07/15 18:31:30     59s] =============================================================================================
[07/15 18:31:30     59s]  Final TAT Report : optDesign #1                                                21.18-s099_1
[07/15 18:31:30     59s] =============================================================================================
[07/15 18:31:30     59s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:31:30     59s] ---------------------------------------------------------------------------------------------
[07/15 18:31:30     59s] [ InitOpt                ]      1   0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.0
[07/15 18:31:30     59s] [ MISC                   ]          0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:31:30     59s] ---------------------------------------------------------------------------------------------
[07/15 18:31:30     59s]  optDesign #1 TOTAL                 0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.0
[07/15 18:31:30     59s] ---------------------------------------------------------------------------------------------
[07/15 18:31:30     59s] 
[07/15 18:31:30     59s] 
[07/15 18:31:30     59s] TimeStamp Deleting Cell Server Begin ...
[07/15 18:31:30     59s] 
[07/15 18:31:30     59s] TimeStamp Deleting Cell Server End ...
[07/15 18:31:30     59s] 
[07/15 18:34:53     67s] **WARN: (IMPCK-8086):	The command setCTSMode is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[07/15 18:34:53     67s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[07/15 18:34:53     67s] <CMD> setEndCapMode -reset
[07/15 18:34:53     67s] <CMD> setEndCapMode -boundary_tap false
[07/15 18:34:53     67s] <CMD> setNanoRouteMode -quiet -routeInsertAntennaDiode true
[07/15 18:34:53     67s] <CMD> setNanoRouteMode -quiet -routeAntennaCellName ANTENNACELLN2JI3V
[07/15 18:34:53     67s] <CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
[07/15 18:34:53     67s] <CMD> setTieHiLoMode -reset
[07/15 18:34:53     67s] <CMD> setTieHiLoMode -cell {{LOGIC1JI3V LOGIC0JI3V}} -maxFanOut 10 -honorDontTouch false -createHierPort false
[07/15 18:35:06     68s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[07/15 18:35:06     68s] <CMD> setEndCapMode -reset
[07/15 18:35:06     68s] <CMD> setEndCapMode -boundary_tap false
[07/15 18:35:06     68s] <CMD> setNanoRouteMode -quiet -routeInsertDiodeForClockNets true
[07/15 18:35:06     68s] <CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
[07/15 18:35:06     68s] <CMD> setTieHiLoMode -reset
[07/15 18:35:06     68s] <CMD> setTieHiLoMode -cell {{LOGIC1JI3V LOGIC0JI3V}} -maxFanOut 10 -honorDontTouch false -createHierPort false
[07/15 18:35:07     68s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[07/15 18:35:07     68s] <CMD> setEndCapMode -reset
[07/15 18:35:07     68s] <CMD> setEndCapMode -boundary_tap false
[07/15 18:35:07     68s] <CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
[07/15 18:35:07     68s] <CMD> setTieHiLoMode -reset
[07/15 18:35:07     68s] <CMD> setTieHiLoMode -cell {{LOGIC1JI3V LOGIC0JI3V}} -maxFanOut 10 -honorDontTouch false -createHierPort false
[07/15 18:35:45     69s] <CMD> create_route_type -name LeafUnshield -bottom_preferred_layer 2 -top_preferred_layer 4
[07/15 18:35:45     69s] <CMD> set_ccopt_property -route_type LeafUnshield -net_type leaf
[07/15 18:35:45     69s] <CMD> create_route_type -name TrunkUnshield -bottom_preferred_layer 2 -top_preferred_layer 4
[07/15 18:35:45     69s] <CMD> set_ccopt_property -route_type TrunkUnshield -net_type trunk
[07/15 18:35:45     69s] <CMD> timeDesign -preCTS
[07/15 18:35:45     69s] #optDebug: fT-S <1 1 0 0 0>
[07/15 18:35:45     69s] *** timeDesign #5 [begin] : totSession cpu/real = 0:01:09.7/0:18:12.2 (0.1), mem = 2066.7M
[07/15 18:35:45     69s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2054.7M, EPOCH TIME: 1721082945.690572
[07/15 18:35:45     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:45     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:45     69s] All LLGs are deleted
[07/15 18:35:45     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:45     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:45     69s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2054.7M, EPOCH TIME: 1721082945.690645
[07/15 18:35:45     69s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2054.7M, EPOCH TIME: 1721082945.690691
[07/15 18:35:45     69s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2054.7M, EPOCH TIME: 1721082945.690743
[07/15 18:35:45     69s] Start to check current routing status for nets...
[07/15 18:35:45     69s] All nets are already routed correctly.
[07/15 18:35:45     69s] End to check current routing status for nets (mem=2054.7M)
[07/15 18:35:45     69s] Effort level <high> specified for reg2reg path_group
[07/15 18:35:45     69s] All LLGs are deleted
[07/15 18:35:45     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:45     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:45     69s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2056.7M, EPOCH TIME: 1721082945.715052
[07/15 18:35:45     69s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2056.7M, EPOCH TIME: 1721082945.715140
[07/15 18:35:45     69s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2056.7M, EPOCH TIME: 1721082945.715374
[07/15 18:35:45     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:45     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:45     69s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2056.7M, EPOCH TIME: 1721082945.715581
[07/15 18:35:45     69s] Max number of tech site patterns supported in site array is 256.
[07/15 18:35:45     69s] Core basic site is core_ji3v
[07/15 18:35:45     69s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2056.7M, EPOCH TIME: 1721082945.724119
[07/15 18:35:45     69s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 18:35:45     69s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 18:35:45     69s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2056.7M, EPOCH TIME: 1721082945.724373
[07/15 18:35:45     69s] Fast DP-INIT is on for default
[07/15 18:35:45     69s] Atter site array init, number of instance map data is 0.
[07/15 18:35:45     69s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2056.7M, EPOCH TIME: 1721082945.724803
[07/15 18:35:45     69s] 
[07/15 18:35:45     69s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:35:45     69s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2056.7M, EPOCH TIME: 1721082945.725064
[07/15 18:35:45     69s] All LLGs are deleted
[07/15 18:35:45     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:45     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:45     69s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2056.7M, EPOCH TIME: 1721082945.725440
[07/15 18:35:45     69s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2056.7M, EPOCH TIME: 1721082945.725500
[07/15 18:35:46     69s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.003  |  6.149  |  0.003  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/15 18:35:46     69s] All LLGs are deleted
[07/15 18:35:46     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:46     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:46     69s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2054.8M, EPOCH TIME: 1721082946.402768
[07/15 18:35:46     69s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.000, MEM:2054.8M, EPOCH TIME: 1721082946.402883
[07/15 18:35:46     69s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2054.8M, EPOCH TIME: 1721082946.403181
[07/15 18:35:46     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:46     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:46     69s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2054.8M, EPOCH TIME: 1721082946.403386
[07/15 18:35:46     69s] Max number of tech site patterns supported in site array is 256.
[07/15 18:35:46     69s] Core basic site is core_ji3v
[07/15 18:35:46     69s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2054.8M, EPOCH TIME: 1721082946.412615
[07/15 18:35:46     69s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 18:35:46     69s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 18:35:46     69s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2054.8M, EPOCH TIME: 1721082946.412874
[07/15 18:35:46     69s] Fast DP-INIT is on for default
[07/15 18:35:46     69s] Atter site array init, number of instance map data is 0.
[07/15 18:35:46     69s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.000, REAL:0.010, MEM:2054.8M, EPOCH TIME: 1721082946.413293
[07/15 18:35:46     69s] 
[07/15 18:35:46     69s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:35:46     69s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2054.8M, EPOCH TIME: 1721082946.413581
[07/15 18:35:46     69s] All LLGs are deleted
[07/15 18:35:46     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:46     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:46     69s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2054.8M, EPOCH TIME: 1721082946.413952
[07/15 18:35:46     69s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2054.8M, EPOCH TIME: 1721082946.414012
[07/15 18:35:46     69s] Density: 60.366%
Routing Overflow: 0.00% H and 0.10% V
------------------------------------------------------------------

[07/15 18:35:46     69s] All LLGs are deleted
[07/15 18:35:46     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:46     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:46     69s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2054.8M, EPOCH TIME: 1721082946.415319
[07/15 18:35:46     69s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2054.8M, EPOCH TIME: 1721082946.415386
[07/15 18:35:46     69s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2054.8M, EPOCH TIME: 1721082946.415609
[07/15 18:35:46     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:46     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:46     69s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2054.8M, EPOCH TIME: 1721082946.415738
[07/15 18:35:46     69s] Max number of tech site patterns supported in site array is 256.
[07/15 18:35:46     69s] Core basic site is core_ji3v
[07/15 18:35:46     69s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2054.8M, EPOCH TIME: 1721082946.424427
[07/15 18:35:46     69s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 18:35:46     69s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 18:35:46     69s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2054.8M, EPOCH TIME: 1721082946.424663
[07/15 18:35:46     69s] Fast DP-INIT is on for default
[07/15 18:35:46     69s] Atter site array init, number of instance map data is 0.
[07/15 18:35:46     69s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2054.8M, EPOCH TIME: 1721082946.425063
[07/15 18:35:46     69s] 
[07/15 18:35:46     69s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:35:46     69s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2054.8M, EPOCH TIME: 1721082946.425328
[07/15 18:35:46     69s] All LLGs are deleted
[07/15 18:35:46     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:46     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:46     69s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2054.8M, EPOCH TIME: 1721082946.425699
[07/15 18:35:46     69s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2054.8M, EPOCH TIME: 1721082946.425759
[07/15 18:35:46     69s] Reported timing to dir ./timingReports
[07/15 18:35:46     69s] Total CPU time: 0.16 sec
[07/15 18:35:46     69s] Total Real time: 1.0 sec
[07/15 18:35:46     69s] Total Memory Usage: 2054.839844 Mbytes
[07/15 18:35:46     69s] Info: pop threads available for lower-level modules during optimization.
[07/15 18:35:46     69s] *** timeDesign #5 [finish] : cpu/real = 0:00:00.2/0:00:00.8 (0.2), totSession cpu/real = 0:01:09.9/0:18:12.9 (0.1), mem = 2054.8M
[07/15 18:35:46     69s] 
[07/15 18:35:46     69s] =============================================================================================
[07/15 18:35:46     69s]  Final TAT Report : timeDesign #5                                               21.18-s099_1
[07/15 18:35:46     69s] =============================================================================================
[07/15 18:35:46     69s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:35:46     69s] ---------------------------------------------------------------------------------------------
[07/15 18:35:46     69s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:35:46     69s] [ OptSummaryReport       ]      1   0:00:00.0  (   5.3 % )     0:00:00.7 /  0:00:00.1    0.2
[07/15 18:35:46     69s] [ DrvReport              ]      1   0:00:00.6  (  81.5 % )     0:00:00.6 /  0:00:00.0    0.0
[07/15 18:35:46     69s] [ TimingUpdate           ]      1   0:00:00.0  (   2.9 % )     0:00:00.0 /  0:00:00.0    0.9
[07/15 18:35:46     69s] [ TimingReport           ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    0.8
[07/15 18:35:46     69s] [ GenerateReports        ]      1   0:00:00.0  (   3.4 % )     0:00:00.0 /  0:00:00.0    1.2
[07/15 18:35:46     69s] [ MISC                   ]          0:00:00.0  (   5.1 % )     0:00:00.0 /  0:00:00.0    1.0
[07/15 18:35:46     69s] ---------------------------------------------------------------------------------------------
[07/15 18:35:46     69s]  timeDesign #5 TOTAL                0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.2    0.2
[07/15 18:35:46     69s] ---------------------------------------------------------------------------------------------
[07/15 18:35:46     69s] 
[07/15 18:35:46     69s] <CMD> timeDesign -preCTS -hold
[07/15 18:35:46     69s] *** timeDesign #6 [begin] : totSession cpu/real = 0:01:09.9/0:18:12.9 (0.1), mem = 2054.8M
[07/15 18:35:46     69s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2038.3M, EPOCH TIME: 1721082946.458486
[07/15 18:35:46     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:46     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:46     69s] All LLGs are deleted
[07/15 18:35:46     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:46     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:46     69s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2038.3M, EPOCH TIME: 1721082946.458571
[07/15 18:35:46     69s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2038.3M, EPOCH TIME: 1721082946.458617
[07/15 18:35:46     69s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2038.3M, EPOCH TIME: 1721082946.458684
[07/15 18:35:46     69s] Start to check current routing status for nets...
[07/15 18:35:46     69s] All nets are already routed correctly.
[07/15 18:35:46     69s] End to check current routing status for nets (mem=2038.3M)
[07/15 18:35:46     69s] Effort level <high> specified for reg2reg path_group
[07/15 18:35:46     69s] All LLGs are deleted
[07/15 18:35:46     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:46     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:46     69s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2046.4M, EPOCH TIME: 1721082946.500062
[07/15 18:35:46     69s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2046.4M, EPOCH TIME: 1721082946.500148
[07/15 18:35:46     69s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2046.4M, EPOCH TIME: 1721082946.500384
[07/15 18:35:46     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:46     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:46     69s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2046.4M, EPOCH TIME: 1721082946.500574
[07/15 18:35:46     69s] Max number of tech site patterns supported in site array is 256.
[07/15 18:35:46     69s] Core basic site is core_ji3v
[07/15 18:35:46     69s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2046.4M, EPOCH TIME: 1721082946.509352
[07/15 18:35:46     69s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 18:35:46     69s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 18:35:46     69s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2046.4M, EPOCH TIME: 1721082946.509563
[07/15 18:35:46     69s] Fast DP-INIT is on for default
[07/15 18:35:46     69s] Atter site array init, number of instance map data is 0.
[07/15 18:35:46     69s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2046.4M, EPOCH TIME: 1721082946.509971
[07/15 18:35:46     69s] 
[07/15 18:35:46     69s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:35:46     69s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2046.4M, EPOCH TIME: 1721082946.510234
[07/15 18:35:46     69s] All LLGs are deleted
[07/15 18:35:46     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:46     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:46     69s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2046.4M, EPOCH TIME: 1721082946.510619
[07/15 18:35:46     69s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2046.4M, EPOCH TIME: 1721082946.510680
[07/15 18:35:46     69s] OPTC: user 20.0
[07/15 18:35:46     69s] Starting delay calculation for Hold views
[07/15 18:35:46     69s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/15 18:35:46     69s] #################################################################################
[07/15 18:35:46     69s] # Design Stage: PreRoute
[07/15 18:35:46     69s] # Design Name: aska_dig
[07/15 18:35:46     69s] # Design Mode: 180nm
[07/15 18:35:46     69s] # Analysis Mode: MMMC Non-OCV 
[07/15 18:35:46     69s] # Parasitics Mode: No SPEF/RCDB 
[07/15 18:35:46     69s] # Signoff Settings: SI Off 
[07/15 18:35:46     69s] #################################################################################
[07/15 18:35:46     69s] Calculate delays in BcWc mode...
[07/15 18:35:46     69s] Topological Sorting (REAL = 0:00:00.0, MEM = 2044.4M, InitMEM = 2044.4M)
[07/15 18:35:46     69s] Start delay calculation (fullDC) (1 T). (MEM=2044.35)
[07/15 18:35:46     69s] *** Calculating scaling factor for fast_liberty libraries using the default operating condition of each library.
[07/15 18:35:46     70s] End AAE Lib Interpolated Model. (MEM=2055.87 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:35:46     70s] Total number of fetched objects 1251
[07/15 18:35:46     70s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:35:46     70s] End delay calculation. (MEM=2079.55 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 18:35:46     70s] End delay calculation (fullDC). (MEM=2079.55 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 18:35:46     70s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2079.6M) ***
[07/15 18:35:46     70s] Turning on fast DC mode.
[07/15 18:35:46     70s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:01:10 mem=2079.6M)
[07/15 18:35:46     70s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 fast_functional_mode 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -2.180  | -0.229  | -2.180  |
|           TNS (ns):|-235.541 | -27.635 |-207.906 |
|    Violating Paths:|   475   |   174   |   301   |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/15 18:35:46     70s] All LLGs are deleted
[07/15 18:35:46     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:46     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:46     70s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2039.6M, EPOCH TIME: 1721082946.755679
[07/15 18:35:46     70s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2039.6M, EPOCH TIME: 1721082946.755769
[07/15 18:35:46     70s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2039.6M, EPOCH TIME: 1721082946.756001
[07/15 18:35:46     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:46     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:46     70s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2039.6M, EPOCH TIME: 1721082946.756167
[07/15 18:35:46     70s] Max number of tech site patterns supported in site array is 256.
[07/15 18:35:46     70s] Core basic site is core_ji3v
[07/15 18:35:46     70s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2039.6M, EPOCH TIME: 1721082946.765327
[07/15 18:35:46     70s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 18:35:46     70s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 18:35:46     70s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2039.6M, EPOCH TIME: 1721082946.765582
[07/15 18:35:46     70s] Fast DP-INIT is on for default
[07/15 18:35:46     70s] Atter site array init, number of instance map data is 0.
[07/15 18:35:46     70s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2039.6M, EPOCH TIME: 1721082946.765997
[07/15 18:35:46     70s] 
[07/15 18:35:46     70s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:35:46     70s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2039.6M, EPOCH TIME: 1721082946.766262
[07/15 18:35:46     70s] All LLGs are deleted
[07/15 18:35:46     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:46     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:46     70s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2039.6M, EPOCH TIME: 1721082946.766645
[07/15 18:35:46     70s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2039.6M, EPOCH TIME: 1721082946.766705
[07/15 18:35:46     70s] Density: 60.366%
Routing Overflow: 0.00% H and 0.10% V
------------------------------------------------------------------

[07/15 18:35:46     70s] All LLGs are deleted
[07/15 18:35:46     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:46     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:46     70s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2039.6M, EPOCH TIME: 1721082946.767945
[07/15 18:35:46     70s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2039.6M, EPOCH TIME: 1721082946.768009
[07/15 18:35:46     70s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2039.6M, EPOCH TIME: 1721082946.768217
[07/15 18:35:46     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:46     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:46     70s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2039.6M, EPOCH TIME: 1721082946.768347
[07/15 18:35:46     70s] Max number of tech site patterns supported in site array is 256.
[07/15 18:35:46     70s] Core basic site is core_ji3v
[07/15 18:35:46     70s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2039.6M, EPOCH TIME: 1721082946.777215
[07/15 18:35:46     70s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 18:35:46     70s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 18:35:46     70s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2039.6M, EPOCH TIME: 1721082946.777600
[07/15 18:35:46     70s] Fast DP-INIT is on for default
[07/15 18:35:46     70s] Atter site array init, number of instance map data is 0.
[07/15 18:35:46     70s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2039.6M, EPOCH TIME: 1721082946.778023
[07/15 18:35:46     70s] 
[07/15 18:35:46     70s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:35:46     70s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2039.6M, EPOCH TIME: 1721082946.778278
[07/15 18:35:46     70s] All LLGs are deleted
[07/15 18:35:46     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:46     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:46     70s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2039.6M, EPOCH TIME: 1721082946.778667
[07/15 18:35:46     70s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2039.6M, EPOCH TIME: 1721082946.778726
[07/15 18:35:46     70s] Reported timing to dir ./timingReports
[07/15 18:35:46     70s] Total CPU time: 0.37 sec
[07/15 18:35:46     70s] Total Real time: 0.0 sec
[07/15 18:35:46     70s] Total Memory Usage: 2014.058594 Mbytes
[07/15 18:35:46     70s] *** timeDesign #6 [finish] : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:01:10.3/0:18:13.3 (0.1), mem = 2014.1M
[07/15 18:35:46     70s] 
[07/15 18:35:46     70s] =============================================================================================
[07/15 18:35:46     70s]  Final TAT Report : timeDesign #6                                               21.18-s099_1
[07/15 18:35:46     70s] =============================================================================================
[07/15 18:35:46     70s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:35:46     70s] ---------------------------------------------------------------------------------------------
[07/15 18:35:46     70s] [ ViewPruning            ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:35:46     70s] [ OptSummaryReport       ]      1   0:00:00.0  (  10.6 % )     0:00:00.3 /  0:00:00.3    1.0
[07/15 18:35:46     70s] [ TimingUpdate           ]      1   0:00:00.1  (  13.7 % )     0:00:00.2 /  0:00:00.2    1.0
[07/15 18:35:46     70s] [ FullDelayCalc          ]      1   0:00:00.2  (  41.4 % )     0:00:00.2 /  0:00:00.1    1.0
[07/15 18:35:46     70s] [ TimingReport           ]      1   0:00:00.0  (   3.6 % )     0:00:00.0 /  0:00:00.0    0.7
[07/15 18:35:46     70s] [ GenerateReports        ]      1   0:00:00.0  (   6.9 % )     0:00:00.0 /  0:00:00.0    1.2
[07/15 18:35:46     70s] [ MISC                   ]          0:00:00.1  (  23.8 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:35:46     70s] ---------------------------------------------------------------------------------------------
[07/15 18:35:46     70s]  timeDesign #6 TOTAL                0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.0
[07/15 18:35:46     70s] ---------------------------------------------------------------------------------------------
[07/15 18:35:46     70s] 
[07/15 18:35:46     70s] <CMD> delete_ccopt_clock_tree_spec
[07/15 18:35:46     70s] <CMD> create_ccopt_clock_tree_spec -file output/ccopt.spec
[07/15 18:35:46     70s] Creating clock tree spec for modes (timing configs): functional_mode
[07/15 18:35:46     70s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[07/15 18:35:46     70s] 
[07/15 18:35:46     70s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/15 18:35:46     70s] Summary for sequential cells identification: 
[07/15 18:35:46     70s]   Identified SBFF number: 33
[07/15 18:35:46     70s]   Identified MBFF number: 0
[07/15 18:35:46     70s]   Identified SB Latch number: 0
[07/15 18:35:46     70s]   Identified MB Latch number: 0
[07/15 18:35:46     70s]   Not identified SBFF number: 0
[07/15 18:35:46     70s]   Not identified MBFF number: 0
[07/15 18:35:46     70s]   Not identified SB Latch number: 0
[07/15 18:35:46     70s]   Not identified MB Latch number: 0
[07/15 18:35:46     70s]   Number of sequential cells which are not FFs: 43
[07/15 18:35:46     70s]  Visiting view : slow_functional_mode
[07/15 18:35:46     70s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[07/15 18:35:46     70s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[07/15 18:35:46     70s]  Visiting view : fast_functional_mode
[07/15 18:35:46     70s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[07/15 18:35:46     70s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[07/15 18:35:46     70s] TLC MultiMap info (StdDelay):
[07/15 18:35:46     70s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[07/15 18:35:46     70s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[07/15 18:35:46     70s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[07/15 18:35:46     70s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[07/15 18:35:46     70s]  Setting StdDelay to: 91ps
[07/15 18:35:46     70s] 
[07/15 18:35:46     70s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/15 18:35:46     70s] Reset timing graph...
[07/15 18:35:46     70s] Ignoring AAE DB Resetting ...
[07/15 18:35:46     70s] Reset timing graph done.
[07/15 18:35:46     70s] Ignoring AAE DB Resetting ...
[07/15 18:35:46     70s] Analyzing clock structure...
[07/15 18:35:46     70s] Analyzing clock structure done.
[07/15 18:35:46     70s] Reset timing graph...
[07/15 18:35:46     70s] Ignoring AAE DB Resetting ...
[07/15 18:35:46     70s] Reset timing graph done.
[07/15 18:35:46     70s] Wrote: output/ccopt.spec
[07/15 18:35:46     70s] <CMD> get_ccopt_clock_trees
[07/15 18:35:46     70s] <CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
[07/15 18:35:46     70s] <CMD> set_ccopt_property cts_is_sdc_clock_root -pin SPI_Clk true
[07/15 18:35:46     70s] <CMD> set_ccopt_property cts_is_sdc_clock_root -pin clk true
[07/15 18:35:46     70s] <CMD> create_ccopt_clock_tree -name SPI_CLK -source SPI_Clk -no_skew_group
[07/15 18:35:46     70s] Extracting original clock gating for SPI_CLK...
[07/15 18:35:46     70s]   clock_tree SPI_CLK contains 46 sinks and 0 clock gates.
[07/15 18:35:46     70s] Extracting original clock gating for SPI_CLK done.
[07/15 18:35:46     70s] <CMD> set_ccopt_property source_driver -clock_tree SPI_CLK {BUJI3VX16/A BUJI3VX16/Q}
[07/15 18:35:46     70s] <CMD> set_ccopt_property clock_period -pin SPI_Clk 20
[07/15 18:35:46     70s] <CMD> create_ccopt_clock_tree -name CLK -source clk -no_skew_group
[07/15 18:35:46     70s] Extracting original clock gating for CLK...
[07/15 18:35:46     70s]   clock_tree CLK contains 322 sinks and 0 clock gates.
[07/15 18:35:46     70s] Extracting original clock gating for CLK done.
[07/15 18:35:46     70s] <CMD> set_ccopt_property source_driver -clock_tree CLK {BUJI3VX16/A BUJI3VX16/Q}
[07/15 18:35:46     70s] <CMD> set_ccopt_property clock_period -pin clk 20
[07/15 18:35:46     70s] <CMD> set_ccopt_property timing_connectivity_info {}
[07/15 18:35:46     70s] <CMD> create_ccopt_skew_group -name CLK/functional_mode -sources clk -auto_sinks
[07/15 18:35:46     70s] The skew group CLK/functional_mode was created. It contains 322 sinks and 1 sources.
[07/15 18:35:46     70s] <CMD> set_ccopt_property include_source_latency -skew_group CLK/functional_mode true
[07/15 18:35:46     70s] <CMD> set_ccopt_property target_insertion_delay -skew_group CLK/functional_mode 2.000
[07/15 18:35:46     70s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group CLK/functional_mode CLK
[07/15 18:35:46     70s] <CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group CLK/functional_mode functional_mode
[07/15 18:35:46     70s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group CLK/functional_mode {slow_corner fast_corner}
[07/15 18:35:46     70s] <CMD> create_ccopt_skew_group -name SPI_CLK/functional_mode -sources SPI_Clk -auto_sinks
[07/15 18:35:46     70s] The skew group SPI_CLK/functional_mode was created. It contains 46 sinks and 1 sources.
[07/15 18:35:46     70s] <CMD> set_ccopt_property include_source_latency -skew_group SPI_CLK/functional_mode true
[07/15 18:35:46     70s] <CMD> set_ccopt_property target_insertion_delay -skew_group SPI_CLK/functional_mode 2.000
[07/15 18:35:46     70s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group SPI_CLK/functional_mode SPI_CLK
[07/15 18:35:46     70s] <CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group SPI_CLK/functional_mode functional_mode
[07/15 18:35:46     70s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group SPI_CLK/functional_mode {slow_corner fast_corner}
[07/15 18:35:46     70s] <CMD> check_ccopt_clock_tree_convergence
[07/15 18:35:46     70s] Checking clock tree convergence...
[07/15 18:35:46     70s] Checking clock tree convergence done.
[07/15 18:35:46     70s] <CMD> get_ccopt_property auto_design_state_for_ilms
[07/15 18:35:46     70s] <CMD> set_ccopt_property allow_resize_of_dont_touch_cells false
[07/15 18:35:46     70s] **WARN: (IMPCCOPT-2033):	The property allow_resize_of_dont_touch_cells is obsolete. The value is not stored, and setting the value has no effect.
[07/15 18:35:46     70s] Remove references to this property from any scripts.
[07/15 18:35:46     70s] **WARN: The setCCOptMode/set_ccopt_mode command is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to set_ccopt_property.
[07/15 18:35:46     70s] **WARN: The setCCOptMode/set_ccopt_mode command is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to set_ccopt_property.
[07/15 18:35:46     70s] <CMD> ccopt_design -cts
[07/15 18:35:46     70s] #% Begin ccopt_design (date=07/15 18:35:46, mem=1517.5M)
[07/15 18:35:46     70s] Turning off fast DC mode.
[07/15 18:35:46     70s] *** ccopt_design #1 [begin] : totSession cpu/real = 0:01:10.4/0:18:13.4 (0.1), mem = 2014.1M
[07/15 18:35:46     70s] Runtime...
[07/15 18:35:46     70s] **INFO: User's settings:
[07/15 18:35:46     70s] setNanoRouteMode -droutePostRouteSpreadWire         1
[07/15 18:35:46     70s] setNanoRouteMode -droutePostRouteWidenWireRule      virtuosoDefaultSetup
[07/15 18:35:46     70s] setNanoRouteMode -drouteUseMinSpacingForBlockage    auto
[07/15 18:35:46     70s] setNanoRouteMode -extractThirdPartyCompatible       false
[07/15 18:35:46     70s] setNanoRouteMode -grouteExpTdStdDelay               91
[07/15 18:35:46     70s] setNanoRouteMode -routeAntennaCellName              ANTENNACELLN2JI3V
[07/15 18:35:46     70s] setNanoRouteMode -routeInsertAntennaDiode           true
[07/15 18:35:46     70s] setNanoRouteMode -routeInsertDiodeForClockNets      true
[07/15 18:35:46     70s] setNanoRouteMode -routeStrictlyHonorNonDefaultRule  false
[07/15 18:35:46     70s] setNanoRouteMode -timingEngine                      {}
[07/15 18:35:46     70s] setDesignMode -process                              180
[07/15 18:35:46     70s] setExtractRCMode -coupling_c_th                     3
[07/15 18:35:46     70s] setExtractRCMode -engine                            preRoute
[07/15 18:35:46     70s] setExtractRCMode -relative_c_th                     0.03
[07/15 18:35:46     70s] setExtractRCMode -total_c_th                        5
[07/15 18:35:46     70s] setDelayCalMode -enable_high_fanout                 true
[07/15 18:35:46     70s] setDelayCalMode -engine                             aae
[07/15 18:35:46     70s] setDelayCalMode -ignoreNetLoad                      false
[07/15 18:35:46     70s] setDelayCalMode -socv_accuracy_mode                 low
[07/15 18:35:46     70s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
[07/15 18:35:46     70s] setRouteMode -earlyGlobalMaxRouteLayer              3
[07/15 18:35:46     70s] setRouteMode -earlyGlobalMinRouteLayer              2
[07/15 18:35:46     70s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[07/15 18:35:46     70s] 
[07/15 18:35:46     70s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[07/15 18:35:46     70s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[07/15 18:35:46     70s] Set place::cacheFPlanSiteMark to 1
[07/15 18:35:46     70s] CCOpt::Phase::Initialization...
[07/15 18:35:46     70s] Check Prerequisites...
[07/15 18:35:46     70s] Leaving CCOpt scope - CheckPlace...
[07/15 18:35:46     70s] OPERPROF: Starting checkPlace at level 1, MEM:2014.1M, EPOCH TIME: 1721082946.947282
[07/15 18:35:46     70s] Processing tracks to init pin-track alignment.
[07/15 18:35:46     70s] z: 2, totalTracks: 1
[07/15 18:35:46     70s] z: 4, totalTracks: 1
[07/15 18:35:46     70s] z: 6, totalTracks: 1
[07/15 18:35:46     70s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:35:46     70s] All LLGs are deleted
[07/15 18:35:46     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:46     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:46     70s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2014.1M, EPOCH TIME: 1721082946.948442
[07/15 18:35:46     70s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2014.1M, EPOCH TIME: 1721082946.948521
[07/15 18:35:46     70s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2014.1M, EPOCH TIME: 1721082946.948596
[07/15 18:35:46     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:46     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:46     70s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2014.1M, EPOCH TIME: 1721082946.948779
[07/15 18:35:46     70s] Max number of tech site patterns supported in site array is 256.
[07/15 18:35:46     70s] Core basic site is core_ji3v
[07/15 18:35:46     70s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2014.1M, EPOCH TIME: 1721082946.948897
[07/15 18:35:46     70s] After signature check, allow fast init is false, keep pre-filter is true.
[07/15 18:35:46     70s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[07/15 18:35:46     70s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2014.1M, EPOCH TIME: 1721082946.949119
[07/15 18:35:46     70s] SiteArray: non-trimmed site array dimensions = 45 x 723
[07/15 18:35:46     70s] SiteArray: use 176,128 bytes
[07/15 18:35:46     70s] SiteArray: current memory after site array memory allocation 2014.1M
[07/15 18:35:46     70s] SiteArray: FP blocked sites are writable
[07/15 18:35:46     70s] SiteArray: number of non floorplan blocked sites for llg default is 32535
[07/15 18:35:46     70s] Atter site array init, number of instance map data is 0.
[07/15 18:35:46     70s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.001, MEM:2014.1M, EPOCH TIME: 1721082946.949752
[07/15 18:35:46     70s] 
[07/15 18:35:46     70s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:35:46     70s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.001, MEM:2014.1M, EPOCH TIME: 1721082946.949891
[07/15 18:35:46     70s] Begin checking placement ... (start mem=2014.1M, init mem=2014.1M)
[07/15 18:35:46     70s] Begin checking exclusive groups violation ...
[07/15 18:35:46     70s] There are 0 groups to check, max #box is 0, total #box is 0
[07/15 18:35:46     70s] Finished checking exclusive groups violations. Found 0 Vio.
[07/15 18:35:46     70s] 
[07/15 18:35:46     70s] Running CheckPlace using 1 thread in normal mode...
[07/15 18:35:46     70s] 
[07/15 18:35:46     70s] ...checkPlace normal is done!
[07/15 18:35:46     70s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2014.1M, EPOCH TIME: 1721082946.955697
[07/15 18:35:46     70s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:2014.1M, EPOCH TIME: 1721082946.956133
[07/15 18:35:46     70s] *info: Placed = 1217          
[07/15 18:35:46     70s] *info: Unplaced = 0           
[07/15 18:35:46     70s] Placement Density:60.37%(49273/81624)
[07/15 18:35:46     70s] Placement Density (including fixed std cells):60.37%(49273/81624)
[07/15 18:35:46     70s] All LLGs are deleted
[07/15 18:35:46     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1217).
[07/15 18:35:46     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:46     70s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2014.1M, EPOCH TIME: 1721082946.956466
[07/15 18:35:46     70s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2014.1M, EPOCH TIME: 1721082946.956528
[07/15 18:35:46     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:46     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:46     70s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2014.1M)
[07/15 18:35:46     70s] OPERPROF: Finished checkPlace at level 1, CPU:0.010, REAL:0.010, MEM:2014.1M, EPOCH TIME: 1721082946.956936
[07/15 18:35:46     70s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:35:46     70s] Innovus will update I/O latencies
[07/15 18:35:46     70s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[07/15 18:35:46     70s] 
[07/15 18:35:46     70s] 
[07/15 18:35:46     70s] 
[07/15 18:35:46     70s] Check Prerequisites done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:35:46     70s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:35:46     70s] Info: 1 threads available for lower-level modules during optimization.
[07/15 18:35:46     70s] Executing ccopt post-processing.
[07/15 18:35:46     70s] Synthesizing clock trees with CCOpt...
[07/15 18:35:46     70s] *** CTS #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:10.4/0:18:13.4 (0.1), mem = 2014.1M
[07/15 18:35:46     70s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[07/15 18:35:46     70s] CCOpt::Phase::PreparingToBalance...
[07/15 18:35:46     70s] Leaving CCOpt scope - Initializing power interface...
[07/15 18:35:46     70s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:35:46     70s] 
[07/15 18:35:46     70s] Positive (advancing) pin insertion delays
[07/15 18:35:46     70s] =========================================
[07/15 18:35:46     70s] 
[07/15 18:35:46     70s] Found 0 advancing pin insertion delay (0.000% of 368 clock tree sinks)
[07/15 18:35:46     70s] 
[07/15 18:35:46     70s] Negative (delaying) pin insertion delays
[07/15 18:35:46     70s] ========================================
[07/15 18:35:46     70s] 
[07/15 18:35:46     70s] Found 0 delaying pin insertion delay (0.000% of 368 clock tree sinks)
[07/15 18:35:46     70s] Notify start of optimization...
[07/15 18:35:46     70s] Notify start of optimization done.
[07/15 18:35:46     70s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[07/15 18:35:46     70s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2014.1M, EPOCH TIME: 1721082946.960971
[07/15 18:35:46     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:46     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:46     70s] All LLGs are deleted
[07/15 18:35:46     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:46     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:46     70s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2014.1M, EPOCH TIME: 1721082946.961043
[07/15 18:35:46     70s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2014.1M, EPOCH TIME: 1721082946.961085
[07/15 18:35:46     70s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2014.1M, EPOCH TIME: 1721082946.961167
[07/15 18:35:46     70s] ### Creating LA Mngr. totSessionCpu=0:01:10 mem=2014.1M
[07/15 18:35:46     70s] ### Creating LA Mngr, finished. totSessionCpu=0:01:10 mem=2014.1M
[07/15 18:35:46     70s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2014.09 MB )
[07/15 18:35:46     70s] (I)      ============================ Layers =============================
[07/15 18:35:46     70s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:35:46     70s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[07/15 18:35:46     70s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:35:46     70s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[07/15 18:35:46     70s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[07/15 18:35:46     70s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[07/15 18:35:46     70s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[07/15 18:35:46     70s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[07/15 18:35:46     70s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[07/15 18:35:46     70s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[07/15 18:35:46     70s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[07/15 18:35:46     70s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[07/15 18:35:46     70s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[07/15 18:35:46     70s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[07/15 18:35:46     70s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[07/15 18:35:46     70s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:35:46     70s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[07/15 18:35:46     70s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[07/15 18:35:46     70s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[07/15 18:35:46     70s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[07/15 18:35:46     70s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[07/15 18:35:46     70s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[07/15 18:35:46     70s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[07/15 18:35:46     70s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[07/15 18:35:46     70s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[07/15 18:35:46     70s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[07/15 18:35:46     70s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[07/15 18:35:46     70s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[07/15 18:35:46     70s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[07/15 18:35:46     70s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[07/15 18:35:46     70s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[07/15 18:35:46     70s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[07/15 18:35:46     70s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[07/15 18:35:46     70s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[07/15 18:35:46     70s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[07/15 18:35:46     70s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[07/15 18:35:46     70s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[07/15 18:35:46     70s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[07/15 18:35:46     70s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[07/15 18:35:46     70s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[07/15 18:35:46     70s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[07/15 18:35:46     70s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[07/15 18:35:46     70s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[07/15 18:35:46     70s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[07/15 18:35:46     70s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[07/15 18:35:46     70s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[07/15 18:35:46     70s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[07/15 18:35:46     70s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[07/15 18:35:46     70s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[07/15 18:35:46     70s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[07/15 18:35:46     70s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[07/15 18:35:46     70s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[07/15 18:35:46     70s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[07/15 18:35:46     70s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[07/15 18:35:46     70s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[07/15 18:35:46     70s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[07/15 18:35:46     70s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[07/15 18:35:46     70s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[07/15 18:35:46     70s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[07/15 18:35:46     70s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[07/15 18:35:46     70s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[07/15 18:35:46     70s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[07/15 18:35:46     70s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[07/15 18:35:46     70s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[07/15 18:35:46     70s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[07/15 18:35:46     70s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[07/15 18:35:46     70s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[07/15 18:35:46     70s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[07/15 18:35:46     70s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[07/15 18:35:46     70s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[07/15 18:35:46     70s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[07/15 18:35:46     70s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[07/15 18:35:46     70s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[07/15 18:35:46     70s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[07/15 18:35:46     70s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[07/15 18:35:46     70s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[07/15 18:35:46     70s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[07/15 18:35:46     70s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[07/15 18:35:46     70s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[07/15 18:35:46     70s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[07/15 18:35:46     70s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[07/15 18:35:46     70s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[07/15 18:35:46     70s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[07/15 18:35:46     70s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[07/15 18:35:46     70s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[07/15 18:35:46     70s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[07/15 18:35:46     70s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[07/15 18:35:46     70s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[07/15 18:35:46     70s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[07/15 18:35:46     70s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[07/15 18:35:46     70s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[07/15 18:35:46     70s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[07/15 18:35:46     70s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[07/15 18:35:46     70s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[07/15 18:35:46     70s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[07/15 18:35:46     70s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[07/15 18:35:46     70s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[07/15 18:35:46     70s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[07/15 18:35:46     70s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[07/15 18:35:46     70s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[07/15 18:35:46     70s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[07/15 18:35:46     70s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[07/15 18:35:46     70s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[07/15 18:35:46     70s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[07/15 18:35:46     70s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[07/15 18:35:46     70s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[07/15 18:35:46     70s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[07/15 18:35:46     70s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[07/15 18:35:46     70s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[07/15 18:35:46     70s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[07/15 18:35:46     70s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[07/15 18:35:46     70s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[07/15 18:35:46     70s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[07/15 18:35:46     70s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[07/15 18:35:46     70s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[07/15 18:35:46     70s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[07/15 18:35:46     70s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[07/15 18:35:46     70s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[07/15 18:35:46     70s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[07/15 18:35:46     70s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[07/15 18:35:46     70s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[07/15 18:35:46     70s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[07/15 18:35:46     70s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[07/15 18:35:46     70s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[07/15 18:35:46     70s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[07/15 18:35:46     70s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[07/15 18:35:46     70s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[07/15 18:35:46     70s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[07/15 18:35:46     70s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[07/15 18:35:46     70s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[07/15 18:35:46     70s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[07/15 18:35:46     70s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[07/15 18:35:46     70s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[07/15 18:35:46     70s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[07/15 18:35:46     70s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[07/15 18:35:46     70s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[07/15 18:35:46     70s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[07/15 18:35:46     70s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[07/15 18:35:46     70s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[07/15 18:35:46     70s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[07/15 18:35:46     70s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[07/15 18:35:46     70s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[07/15 18:35:46     70s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[07/15 18:35:46     70s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[07/15 18:35:46     70s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[07/15 18:35:46     70s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[07/15 18:35:46     70s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[07/15 18:35:46     70s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[07/15 18:35:46     70s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[07/15 18:35:46     70s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[07/15 18:35:46     70s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[07/15 18:35:46     70s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[07/15 18:35:46     70s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[07/15 18:35:46     70s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[07/15 18:35:46     70s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[07/15 18:35:46     70s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[07/15 18:35:46     70s] (I)      | 203 | 203 |                Group |     other |        |       |
[07/15 18:35:46     70s] (I)      | 204 | 204 |                  Row |     other |        |       |
[07/15 18:35:46     70s] (I)      | 205 | 205 |               marker |     other |        |       |
[07/15 18:35:46     70s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[07/15 18:35:46     70s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[07/15 18:35:46     70s] (I)      | 208 | 208 |                unset |     other |        |       |
[07/15 18:35:46     70s] (I)      | 209 | 209 |              unknown |     other |        |       |
[07/15 18:35:46     70s] (I)      | 210 | 210 |               supply |     other |        |       |
[07/15 18:35:46     70s] (I)      | 211 | 211 |                spike |     other |        |       |
[07/15 18:35:46     70s] (I)      | 212 | 212 |               resist |     other |        |       |
[07/15 18:35:46     70s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[07/15 18:35:46     70s] (I)      | 214 | 214 |                drive |     other |        |       |
[07/15 18:35:46     70s] (I)      | 215 | 215 |               select |     other |        |       |
[07/15 18:35:46     70s] (I)      | 216 | 216 |               hilite |     other |        |       |
[07/15 18:35:46     70s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[07/15 18:35:46     70s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[07/15 18:35:46     70s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[07/15 18:35:46     70s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[07/15 18:35:46     70s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[07/15 18:35:46     70s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[07/15 18:35:46     70s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[07/15 18:35:46     70s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[07/15 18:35:46     70s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[07/15 18:35:46     70s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[07/15 18:35:46     70s] (I)      | 227 | 227 |              stretch |     other |        |       |
[07/15 18:35:46     70s] (I)      | 228 | 228 |                 snap |     other |        |       |
[07/15 18:35:46     70s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[07/15 18:35:46     70s] (I)      | 230 | 230 |                 axis |     other |        |       |
[07/15 18:35:46     70s] (I)      | 231 | 231 |                  pin |     other |        |       |
[07/15 18:35:46     70s] (I)      | 232 | 232 |                 wire |     other |        |       |
[07/15 18:35:46     70s] (I)      | 233 | 233 |               device |     other |        |       |
[07/15 18:35:46     70s] (I)      | 234 | 234 |               border |     other |        |       |
[07/15 18:35:46     70s] (I)      | 235 | 235 |                 text |     other |        |       |
[07/15 18:35:46     70s] (I)      | 236 | 236 |            softFence |     other |        |       |
[07/15 18:35:46     70s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[07/15 18:35:46     70s] (I)      | 238 | 238 |                align |     other |        |       |
[07/15 18:35:46     70s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[07/15 18:35:46     70s] (I)      | 240 | 240 |             instance |     other |        |       |
[07/15 18:35:46     70s] (I)      | 241 | 241 |             annotate |     other |        |       |
[07/15 18:35:46     70s] (I)      | 242 | 242 |                 grid |     other |        |       |
[07/15 18:35:46     70s] (I)      | 243 | 243 |           background |     other |        |       |
[07/15 18:35:46     70s] (I)      | 244 | 244 |            substrate |     other |        |       |
[07/15 18:35:46     70s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[07/15 18:35:46     70s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[07/15 18:35:46     70s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[07/15 18:35:46     70s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[07/15 18:35:46     70s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[07/15 18:35:46     70s] (I)      | 250 | 250 |                drill |     other |        |       |
[07/15 18:35:46     70s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[07/15 18:35:46     70s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[07/15 18:35:46     70s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[07/15 18:35:46     70s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:35:46     70s] (I)      Started Import and model ( Curr Mem: 2014.09 MB )
[07/15 18:35:46     70s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:35:46     70s] (I)      == Non-default Options ==
[07/15 18:35:46     70s] (I)      Maximum routing layer                              : 3
[07/15 18:35:46     70s] (I)      Number of threads                                  : 1
[07/15 18:35:46     70s] (I)      Method to set GCell size                           : row
[07/15 18:35:46     70s] (I)      Counted 402 PG shapes. We will not process PG shapes layer by layer.
[07/15 18:35:46     70s] (I)      Use row-based GCell size
[07/15 18:35:46     70s] (I)      Use row-based GCell align
[07/15 18:35:46     70s] (I)      layer 0 area = 202000
[07/15 18:35:46     70s] (I)      layer 1 area = 202000
[07/15 18:35:46     70s] (I)      layer 2 area = 202000
[07/15 18:35:46     70s] (I)      GCell unit size   : 4480
[07/15 18:35:46     70s] (I)      GCell multiplier  : 1
[07/15 18:35:46     70s] (I)      GCell row height  : 4480
[07/15 18:35:46     70s] (I)      Actual row height : 4480
[07/15 18:35:46     70s] (I)      GCell align ref   : 20160 20160
[07/15 18:35:46     70s] [NR-eGR] Track table information for default rule: 
[07/15 18:35:46     70s] [NR-eGR] MET1 has single uniform track structure
[07/15 18:35:46     70s] [NR-eGR] MET2 has single uniform track structure
[07/15 18:35:46     70s] [NR-eGR] MET3 has single uniform track structure
[07/15 18:35:46     70s] [NR-eGR] MET4 has single uniform track structure
[07/15 18:35:46     70s] [NR-eGR] METTP has single uniform track structure
[07/15 18:35:46     70s] [NR-eGR] METTPL has single uniform track structure
[07/15 18:35:46     70s] (I)      ================= Default via ==================
[07/15 18:35:46     70s] (I)      +---+--------------------+---------------------+
[07/15 18:35:46     70s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut     |
[07/15 18:35:46     70s] (I)      +---+--------------------+---------------------+
[07/15 18:35:46     70s] (I)      | 1 |    2  VIA1_Y_so    |   32  VIA1_CV1_hd   |
[07/15 18:35:46     70s] (I)      | 2 |   38  VIA2_so      |   61  VIA2_CV1_so   |
[07/15 18:35:46     70s] (I)      | 3 |   74  VIA3_so      |   93  VIA3_CH2_so   |
[07/15 18:35:46     70s] (I)      | 4 |  117  VIATPne_Y_so |  132  VIATP_CH2s_so |
[07/15 18:35:46     70s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so  |
[07/15 18:35:46     70s] (I)      +---+--------------------+---------------------+
[07/15 18:35:46     70s] [NR-eGR] Read 260 PG shapes
[07/15 18:35:46     70s] [NR-eGR] Read 0 clock shapes
[07/15 18:35:46     70s] [NR-eGR] Read 0 other shapes
[07/15 18:35:46     70s] [NR-eGR] #Routing Blockages  : 0
[07/15 18:35:46     70s] [NR-eGR] #Instance Blockages : 0
[07/15 18:35:46     70s] [NR-eGR] #PG Blockages       : 260
[07/15 18:35:46     70s] [NR-eGR] #Halo Blockages     : 0
[07/15 18:35:46     70s] [NR-eGR] #Boundary Blockages : 0
[07/15 18:35:46     70s] [NR-eGR] #Clock Blockages    : 0
[07/15 18:35:46     70s] [NR-eGR] #Other Blockages    : 0
[07/15 18:35:46     70s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/15 18:35:46     70s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[07/15 18:35:46     70s] [NR-eGR] Read 1251 nets ( ignored 0 )
[07/15 18:35:46     70s] (I)      early_global_route_priority property id does not exist.
[07/15 18:35:46     70s] (I)      Read Num Blocks=260  Num Prerouted Wires=0  Num CS=0
[07/15 18:35:46     70s] (I)      Layer 1 (V) : #blockages 260 : #preroutes 0
[07/15 18:35:46     70s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[07/15 18:35:46     70s] (I)      Number of ignored nets                =      0
[07/15 18:35:46     70s] (I)      Number of connected nets              =      0
[07/15 18:35:46     70s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[07/15 18:35:46     70s] (I)      Number of clock nets                  =      2.  Ignored: No
[07/15 18:35:46     70s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/15 18:35:46     70s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/15 18:35:46     70s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/15 18:35:46     70s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/15 18:35:46     70s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/15 18:35:46     70s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/15 18:35:46     70s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/15 18:35:46     70s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[07/15 18:35:46     70s] (I)      Ndr track 0 does not exist
[07/15 18:35:46     70s] (I)      ---------------------Grid Graph Info--------------------
[07/15 18:35:46     70s] (I)      Routing area        : (0, 0) - (445200, 241920)
[07/15 18:35:46     70s] (I)      Core area           : (20160, 20160) - (425040, 221760)
[07/15 18:35:46     70s] (I)      Site width          :   560  (dbu)
[07/15 18:35:46     70s] (I)      Row height          :  4480  (dbu)
[07/15 18:35:46     70s] (I)      GCell row height    :  4480  (dbu)
[07/15 18:35:46     70s] (I)      GCell width         :  4480  (dbu)
[07/15 18:35:46     70s] (I)      GCell height        :  4480  (dbu)
[07/15 18:35:46     70s] (I)      Grid                :    99    54     3
[07/15 18:35:46     70s] (I)      Layer numbers       :     1     2     3
[07/15 18:35:46     70s] (I)      Vertical capacity   :     0  4480     0
[07/15 18:35:46     70s] (I)      Horizontal capacity :     0     0  4480
[07/15 18:35:46     70s] (I)      Default wire width  :   230   280   280
[07/15 18:35:46     70s] (I)      Default wire space  :   230   280   280
[07/15 18:35:46     70s] (I)      Default wire pitch  :   460   560   560
[07/15 18:35:46     70s] (I)      Default pitch size  :   460   560   560
[07/15 18:35:46     70s] (I)      First track coord   :   280   280   280
[07/15 18:35:46     70s] (I)      Num tracks per GCell:  9.74  8.00  8.00
[07/15 18:35:46     70s] (I)      Total num of tracks :   432   795   432
[07/15 18:35:46     70s] (I)      Num of masks        :     1     1     1
[07/15 18:35:46     70s] (I)      Num of trim masks   :     0     0     0
[07/15 18:35:46     70s] (I)      --------------------------------------------------------
[07/15 18:35:46     70s] 
[07/15 18:35:46     70s] [NR-eGR] ============ Routing rule table ============
[07/15 18:35:46     70s] [NR-eGR] Rule id: 0  Nets: 1251
[07/15 18:35:46     70s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[07/15 18:35:46     70s] (I)                    Layer    2    3 
[07/15 18:35:46     70s] (I)                    Pitch  560  560 
[07/15 18:35:46     70s] (I)             #Used tracks    1    1 
[07/15 18:35:46     70s] (I)       #Fully used tracks    1    1 
[07/15 18:35:46     70s] [NR-eGR] ========================================
[07/15 18:35:46     70s] [NR-eGR] 
[07/15 18:35:46     70s] (I)      =============== Blocked Tracks ===============
[07/15 18:35:46     70s] (I)      +-------+---------+----------+---------------+
[07/15 18:35:46     70s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/15 18:35:46     70s] (I)      +-------+---------+----------+---------------+
[07/15 18:35:46     70s] (I)      |     1 |       0 |        0 |         0.00% |
[07/15 18:35:46     70s] (I)      |     2 |   42930 |     6090 |        14.19% |
[07/15 18:35:46     70s] (I)      |     3 |   42768 |        0 |         0.00% |
[07/15 18:35:46     70s] (I)      +-------+---------+----------+---------------+
[07/15 18:35:46     70s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2014.09 MB )
[07/15 18:35:46     70s] (I)      Reset routing kernel
[07/15 18:35:46     70s] (I)      Started Global Routing ( Curr Mem: 2014.09 MB )
[07/15 18:35:46     70s] (I)      totalPins=4860  totalGlobalPin=4759 (97.92%)
[07/15 18:35:46     70s] (I)      total 2D Cap : 79608 = (42768 H, 36840 V)
[07/15 18:35:46     70s] [NR-eGR] Layer group 1: route 1251 net(s) in layer range [2, 3]
[07/15 18:35:46     70s] (I)      
[07/15 18:35:46     70s] (I)      ============  Phase 1a Route ============
[07/15 18:35:46     70s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[07/15 18:35:46     70s] (I)      Usage: 11128 = (5824 H, 5304 V) = (13.62% H, 14.40% V) = (2.609e+04um H, 2.376e+04um V)
[07/15 18:35:46     70s] (I)      
[07/15 18:35:46     70s] (I)      ============  Phase 1b Route ============
[07/15 18:35:46     70s] (I)      Usage: 11129 = (5824 H, 5305 V) = (13.62% H, 14.40% V) = (2.609e+04um H, 2.377e+04um V)
[07/15 18:35:46     70s] (I)      Overflow of layer group 1: 0.00% H + 0.04% V. EstWL: 4.985792e+04um
[07/15 18:35:46     70s] (I)      Congestion metric : 0.00%H 0.04%V, 0.04%HV
[07/15 18:35:46     70s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/15 18:35:46     70s] (I)      
[07/15 18:35:46     70s] (I)      ============  Phase 1c Route ============
[07/15 18:35:46     70s] (I)      Level2 Grid: 20 x 11
[07/15 18:35:46     70s] (I)      Usage: 11129 = (5824 H, 5305 V) = (13.62% H, 14.40% V) = (2.609e+04um H, 2.377e+04um V)
[07/15 18:35:46     70s] (I)      
[07/15 18:35:46     70s] (I)      ============  Phase 1d Route ============
[07/15 18:35:46     70s] (I)      Usage: 11130 = (5824 H, 5306 V) = (13.62% H, 14.40% V) = (2.609e+04um H, 2.377e+04um V)
[07/15 18:35:46     70s] (I)      
[07/15 18:35:46     70s] (I)      ============  Phase 1e Route ============
[07/15 18:35:46     70s] (I)      Usage: 11130 = (5824 H, 5306 V) = (13.62% H, 14.40% V) = (2.609e+04um H, 2.377e+04um V)
[07/15 18:35:46     70s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.02% V. EstWL: 4.986240e+04um
[07/15 18:35:46     70s] (I)      
[07/15 18:35:46     70s] (I)      ============  Phase 1l Route ============
[07/15 18:35:47     70s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[07/15 18:35:47     70s] (I)      Layer  2:      36113      7059         5        3984       37992    ( 9.49%) 
[07/15 18:35:47     70s] (I)      Layer  3:      42336      5821         0           0       42336    ( 0.00%) 
[07/15 18:35:47     70s] (I)      Total:         78449     12880         5        3984       80328    ( 4.73%) 
[07/15 18:35:47     70s] (I)      
[07/15 18:35:47     70s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/15 18:35:47     70s] [NR-eGR]                        OverCon            
[07/15 18:35:47     70s] [NR-eGR]                         #Gcell     %Gcell
[07/15 18:35:47     70s] [NR-eGR]        Layer               (1)    OverCon
[07/15 18:35:47     70s] [NR-eGR] ----------------------------------------------
[07/15 18:35:47     70s] [NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[07/15 18:35:47     70s] [NR-eGR]    MET2 ( 2)         5( 0.11%)   ( 0.11%) 
[07/15 18:35:47     70s] [NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[07/15 18:35:47     70s] [NR-eGR] ----------------------------------------------
[07/15 18:35:47     70s] [NR-eGR]        Total         5( 0.05%)   ( 0.05%) 
[07/15 18:35:47     70s] [NR-eGR] 
[07/15 18:35:47     70s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2022.09 MB )
[07/15 18:35:47     70s] (I)      total 2D Cap : 79612 = (42768 H, 36844 V)
[07/15 18:35:47     70s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.10% V
[07/15 18:35:47     70s] (I)      ============= Track Assignment ============
[07/15 18:35:47     70s] (I)      Started Track Assignment (1T) ( Curr Mem: 2022.09 MB )
[07/15 18:35:47     70s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[07/15 18:35:47     70s] (I)      Run Multi-thread track assignment
[07/15 18:35:47     70s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2022.09 MB )
[07/15 18:35:47     70s] (I)      Started Export ( Curr Mem: 2022.09 MB )
[07/15 18:35:47     70s] [NR-eGR]                 Length (um)   Vias 
[07/15 18:35:47     70s] [NR-eGR] -----------------------------------
[07/15 18:35:47     70s] [NR-eGR]  MET1    (1H)             0   4780 
[07/15 18:35:47     70s] [NR-eGR]  MET2    (2V)         25782   7109 
[07/15 18:35:47     70s] [NR-eGR]  MET3    (3H)         26839      0 
[07/15 18:35:47     70s] [NR-eGR]  MET4    (4V)             0      0 
[07/15 18:35:47     70s] [NR-eGR]  METTP   (5H)             0      0 
[07/15 18:35:47     70s] [NR-eGR]  METTPL  (6V)             0      0 
[07/15 18:35:47     70s] [NR-eGR] -----------------------------------
[07/15 18:35:47     70s] [NR-eGR]          Total        52620  11889 
[07/15 18:35:47     70s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:35:47     70s] [NR-eGR] Total half perimeter of net bounding box: 42227um
[07/15 18:35:47     70s] [NR-eGR] Total length: 52620um, number of vias: 11889
[07/15 18:35:47     70s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:35:47     70s] [NR-eGR] Total eGR-routed clock nets wire length: 3689um, number of vias: 922
[07/15 18:35:47     70s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:35:47     70s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2022.09 MB )
[07/15 18:35:47     70s] Saved RC grid cleaned up.
[07/15 18:35:47     70s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 2022.09 MB )
[07/15 18:35:47     70s] (I)      ======================================== Runtime Summary ========================================
[07/15 18:35:47     70s] (I)       Step                                              %       Start      Finish      Real       CPU 
[07/15 18:35:47     70s] (I)      -------------------------------------------------------------------------------------------------
[07/15 18:35:47     70s] (I)       Early Global Route kernel                   100.00%  650.26 sec  650.32 sec  0.06 sec  0.05 sec 
[07/15 18:35:47     70s] (I)       +-Import and model                           12.98%  650.27 sec  650.28 sec  0.01 sec  0.01 sec 
[07/15 18:35:47     70s] (I)       | +-Create place DB                           3.43%  650.27 sec  650.27 sec  0.00 sec  0.01 sec 
[07/15 18:35:47     70s] (I)       | | +-Import place data                       3.27%  650.27 sec  650.27 sec  0.00 sec  0.01 sec 
[07/15 18:35:47     70s] (I)       | | | +-Read instances and placement          0.95%  650.27 sec  650.27 sec  0.00 sec  0.00 sec 
[07/15 18:35:47     70s] (I)       | | | +-Read nets                             1.99%  650.27 sec  650.27 sec  0.00 sec  0.01 sec 
[07/15 18:35:47     70s] (I)       | +-Create route DB                           7.11%  650.27 sec  650.28 sec  0.00 sec  0.00 sec 
[07/15 18:35:47     70s] (I)       | | +-Import route data (1T)                  6.73%  650.27 sec  650.28 sec  0.00 sec  0.00 sec 
[07/15 18:35:47     70s] (I)       | | | +-Read blockages ( Layer 2-3 )          1.50%  650.27 sec  650.27 sec  0.00 sec  0.00 sec 
[07/15 18:35:47     70s] (I)       | | | | +-Read routing blockages              0.00%  650.27 sec  650.27 sec  0.00 sec  0.00 sec 
[07/15 18:35:47     70s] (I)       | | | | +-Read instance blockages             0.22%  650.27 sec  650.27 sec  0.00 sec  0.00 sec 
[07/15 18:35:47     70s] (I)       | | | | +-Read PG blockages                   0.05%  650.27 sec  650.27 sec  0.00 sec  0.00 sec 
[07/15 18:35:47     70s] (I)       | | | | +-Read clock blockages                0.02%  650.27 sec  650.27 sec  0.00 sec  0.00 sec 
[07/15 18:35:47     70s] (I)       | | | | +-Read other blockages                0.02%  650.27 sec  650.27 sec  0.00 sec  0.00 sec 
[07/15 18:35:47     70s] (I)       | | | | +-Read halo blockages                 0.01%  650.27 sec  650.27 sec  0.00 sec  0.00 sec 
[07/15 18:35:47     70s] (I)       | | | | +-Read boundary cut boxes             0.00%  650.27 sec  650.27 sec  0.00 sec  0.00 sec 
[07/15 18:35:47     70s] (I)       | | | +-Read blackboxes                       0.02%  650.27 sec  650.27 sec  0.00 sec  0.00 sec 
[07/15 18:35:47     70s] (I)       | | | +-Read prerouted                        0.08%  650.27 sec  650.27 sec  0.00 sec  0.00 sec 
[07/15 18:35:47     70s] (I)       | | | +-Read unlegalized nets                 0.08%  650.27 sec  650.27 sec  0.00 sec  0.00 sec 
[07/15 18:35:47     70s] (I)       | | | +-Read nets                             0.52%  650.28 sec  650.28 sec  0.00 sec  0.00 sec 
[07/15 18:35:47     70s] (I)       | | | +-Set up via pillars                    0.01%  650.28 sec  650.28 sec  0.00 sec  0.00 sec 
[07/15 18:35:47     70s] (I)       | | | +-Initialize 3D grid graph              0.02%  650.28 sec  650.28 sec  0.00 sec  0.00 sec 
[07/15 18:35:47     70s] (I)       | | | +-Model blockage capacity               0.77%  650.28 sec  650.28 sec  0.00 sec  0.00 sec 
[07/15 18:35:47     70s] (I)       | | | | +-Initialize 3D capacity              0.54%  650.28 sec  650.28 sec  0.00 sec  0.00 sec 
[07/15 18:35:47     70s] (I)       | +-Read aux data                             0.00%  650.28 sec  650.28 sec  0.00 sec  0.00 sec 
[07/15 18:35:47     70s] (I)       | +-Others data preparation                   0.13%  650.28 sec  650.28 sec  0.00 sec  0.00 sec 
[07/15 18:35:47     70s] (I)       | +-Create route kernel                       1.40%  650.28 sec  650.28 sec  0.00 sec  0.00 sec 
[07/15 18:35:47     70s] (I)       +-Global Routing                             37.06%  650.28 sec  650.30 sec  0.02 sec  0.02 sec 
[07/15 18:35:47     70s] (I)       | +-Initialization                            0.60%  650.28 sec  650.28 sec  0.00 sec  0.00 sec 
[07/15 18:35:47     70s] (I)       | +-Net group 1                              35.24%  650.28 sec  650.30 sec  0.02 sec  0.02 sec 
[07/15 18:35:47     70s] (I)       | | +-Generate topology                       1.87%  650.28 sec  650.28 sec  0.00 sec  0.00 sec 
[07/15 18:35:47     70s] (I)       | | +-Phase 1a                                4.07%  650.28 sec  650.28 sec  0.00 sec  0.00 sec 
[07/15 18:35:47     70s] (I)       | | | +-Pattern routing (1T)                  2.75%  650.28 sec  650.28 sec  0.00 sec  0.00 sec 
[07/15 18:35:47     70s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.36%  650.28 sec  650.28 sec  0.00 sec  0.00 sec 
[07/15 18:35:47     70s] (I)       | | | +-Add via demand to 2D                  0.34%  650.28 sec  650.28 sec  0.00 sec  0.00 sec 
[07/15 18:35:47     70s] (I)       | | +-Phase 1b                                1.32%  650.28 sec  650.28 sec  0.00 sec  0.00 sec 
[07/15 18:35:47     70s] (I)       | | | +-Monotonic routing (1T)                1.03%  650.28 sec  650.28 sec  0.00 sec  0.00 sec 
[07/15 18:35:47     70s] (I)       | | +-Phase 1c                                1.00%  650.28 sec  650.28 sec  0.00 sec  0.00 sec 
[07/15 18:35:47     70s] (I)       | | | +-Two level Routing                     0.80%  650.28 sec  650.28 sec  0.00 sec  0.00 sec 
[07/15 18:35:47     70s] (I)       | | | | +-Two Level Routing (Regular)         0.25%  650.28 sec  650.28 sec  0.00 sec  0.00 sec 
[07/15 18:35:47     70s] (I)       | | | | +-Two Level Routing (Strong)          0.13%  650.28 sec  650.28 sec  0.00 sec  0.00 sec 
[07/15 18:35:47     70s] (I)       | | +-Phase 1d                               14.03%  650.28 sec  650.29 sec  0.01 sec  0.01 sec 
[07/15 18:35:47     70s] (I)       | | | +-Detoured routing (1T)                13.79%  650.28 sec  650.29 sec  0.01 sec  0.01 sec 
[07/15 18:35:47     70s] (I)       | | +-Phase 1e                                0.54%  650.29 sec  650.29 sec  0.00 sec  0.00 sec 
[07/15 18:35:47     70s] (I)       | | | +-Route legalization                    0.32%  650.29 sec  650.29 sec  0.00 sec  0.00 sec 
[07/15 18:35:47     70s] (I)       | | | | +-Legalize Blockage Violations        0.15%  650.29 sec  650.29 sec  0.00 sec  0.00 sec 
[07/15 18:35:47     70s] (I)       | | +-Phase 1l                               10.40%  650.29 sec  650.30 sec  0.01 sec  0.01 sec 
[07/15 18:35:47     70s] (I)       | | | +-Layer assignment (1T)                10.00%  650.29 sec  650.30 sec  0.01 sec  0.01 sec 
[07/15 18:35:47     70s] (I)       | +-Clean cong LA                             0.00%  650.30 sec  650.30 sec  0.00 sec  0.00 sec 
[07/15 18:35:47     70s] (I)       +-Export 3D cong map                          0.63%  650.30 sec  650.30 sec  0.00 sec  0.00 sec 
[07/15 18:35:47     70s] (I)       | +-Export 2D cong map                        0.14%  650.30 sec  650.30 sec  0.00 sec  0.00 sec 
[07/15 18:35:47     70s] (I)       +-Extract Global 3D Wires                     0.31%  650.30 sec  650.30 sec  0.00 sec  0.00 sec 
[07/15 18:35:47     70s] (I)       +-Track Assignment (1T)                      15.60%  650.30 sec  650.31 sec  0.01 sec  0.01 sec 
[07/15 18:35:47     70s] (I)       | +-Initialization                            0.07%  650.30 sec  650.30 sec  0.00 sec  0.00 sec 
[07/15 18:35:47     70s] (I)       | +-Track Assignment Kernel                  14.91%  650.30 sec  650.31 sec  0.01 sec  0.01 sec 
[07/15 18:35:47     70s] (I)       | +-Free Memory                               0.01%  650.31 sec  650.31 sec  0.00 sec  0.00 sec 
[07/15 18:35:47     70s] (I)       +-Export                                     10.72%  650.31 sec  650.32 sec  0.01 sec  0.00 sec 
[07/15 18:35:47     70s] (I)       | +-Export DB wires                           5.44%  650.31 sec  650.31 sec  0.00 sec  0.00 sec 
[07/15 18:35:47     70s] (I)       | | +-Export all nets                         4.14%  650.31 sec  650.31 sec  0.00 sec  0.00 sec 
[07/15 18:35:47     70s] (I)       | | +-Set wire vias                           0.79%  650.31 sec  650.31 sec  0.00 sec  0.00 sec 
[07/15 18:35:47     70s] (I)       | +-Report wirelength                         2.60%  650.31 sec  650.32 sec  0.00 sec  0.00 sec 
[07/15 18:35:47     70s] (I)       | +-Update net boxes                          1.96%  650.32 sec  650.32 sec  0.00 sec  0.00 sec 
[07/15 18:35:47     70s] (I)       | +-Update timing                             0.00%  650.32 sec  650.32 sec  0.00 sec  0.00 sec 
[07/15 18:35:47     70s] (I)       +-Postprocess design                          0.36%  650.32 sec  650.32 sec  0.00 sec  0.00 sec 
[07/15 18:35:47     70s] (I)      ======================= Summary by functions ========================
[07/15 18:35:47     70s] (I)       Lv  Step                                      %      Real       CPU 
[07/15 18:35:47     70s] (I)      ---------------------------------------------------------------------
[07/15 18:35:47     70s] (I)        0  Early Global Route kernel           100.00%  0.06 sec  0.05 sec 
[07/15 18:35:47     70s] (I)        1  Global Routing                       37.06%  0.02 sec  0.02 sec 
[07/15 18:35:47     70s] (I)        1  Track Assignment (1T)                15.60%  0.01 sec  0.01 sec 
[07/15 18:35:47     70s] (I)        1  Import and model                     12.98%  0.01 sec  0.01 sec 
[07/15 18:35:47     70s] (I)        1  Export                               10.72%  0.01 sec  0.00 sec 
[07/15 18:35:47     70s] (I)        1  Export 3D cong map                    0.63%  0.00 sec  0.00 sec 
[07/15 18:35:47     70s] (I)        1  Postprocess design                    0.36%  0.00 sec  0.00 sec 
[07/15 18:35:47     70s] (I)        1  Extract Global 3D Wires               0.31%  0.00 sec  0.00 sec 
[07/15 18:35:47     70s] (I)        2  Net group 1                          35.24%  0.02 sec  0.02 sec 
[07/15 18:35:47     70s] (I)        2  Track Assignment Kernel              14.91%  0.01 sec  0.01 sec 
[07/15 18:35:47     70s] (I)        2  Create route DB                       7.11%  0.00 sec  0.00 sec 
[07/15 18:35:47     70s] (I)        2  Export DB wires                       5.44%  0.00 sec  0.00 sec 
[07/15 18:35:47     70s] (I)        2  Create place DB                       3.43%  0.00 sec  0.01 sec 
[07/15 18:35:47     70s] (I)        2  Report wirelength                     2.60%  0.00 sec  0.00 sec 
[07/15 18:35:47     70s] (I)        2  Update net boxes                      1.96%  0.00 sec  0.00 sec 
[07/15 18:35:47     70s] (I)        2  Create route kernel                   1.40%  0.00 sec  0.00 sec 
[07/15 18:35:47     70s] (I)        2  Initialization                        0.67%  0.00 sec  0.00 sec 
[07/15 18:35:47     70s] (I)        2  Export 2D cong map                    0.14%  0.00 sec  0.00 sec 
[07/15 18:35:47     70s] (I)        2  Others data preparation               0.13%  0.00 sec  0.00 sec 
[07/15 18:35:47     70s] (I)        2  Free Memory                           0.01%  0.00 sec  0.00 sec 
[07/15 18:35:47     70s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[07/15 18:35:47     70s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[07/15 18:35:47     70s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[07/15 18:35:47     70s] (I)        3  Phase 1d                             14.03%  0.01 sec  0.01 sec 
[07/15 18:35:47     70s] (I)        3  Phase 1l                             10.40%  0.01 sec  0.01 sec 
[07/15 18:35:47     70s] (I)        3  Import route data (1T)                6.73%  0.00 sec  0.00 sec 
[07/15 18:35:47     70s] (I)        3  Export all nets                       4.14%  0.00 sec  0.00 sec 
[07/15 18:35:47     70s] (I)        3  Phase 1a                              4.07%  0.00 sec  0.00 sec 
[07/15 18:35:47     70s] (I)        3  Import place data                     3.27%  0.00 sec  0.01 sec 
[07/15 18:35:47     70s] (I)        3  Generate topology                     1.87%  0.00 sec  0.00 sec 
[07/15 18:35:47     70s] (I)        3  Phase 1b                              1.32%  0.00 sec  0.00 sec 
[07/15 18:35:47     70s] (I)        3  Phase 1c                              1.00%  0.00 sec  0.00 sec 
[07/15 18:35:47     70s] (I)        3  Set wire vias                         0.79%  0.00 sec  0.00 sec 
[07/15 18:35:47     70s] (I)        3  Phase 1e                              0.54%  0.00 sec  0.00 sec 
[07/15 18:35:47     70s] (I)        4  Detoured routing (1T)                13.79%  0.01 sec  0.01 sec 
[07/15 18:35:47     70s] (I)        4  Layer assignment (1T)                10.00%  0.01 sec  0.01 sec 
[07/15 18:35:47     70s] (I)        4  Pattern routing (1T)                  2.75%  0.00 sec  0.00 sec 
[07/15 18:35:47     70s] (I)        4  Read nets                             2.50%  0.00 sec  0.01 sec 
[07/15 18:35:47     70s] (I)        4  Read blockages ( Layer 2-3 )          1.50%  0.00 sec  0.00 sec 
[07/15 18:35:47     70s] (I)        4  Monotonic routing (1T)                1.03%  0.00 sec  0.00 sec 
[07/15 18:35:47     70s] (I)        4  Read instances and placement          0.95%  0.00 sec  0.00 sec 
[07/15 18:35:47     70s] (I)        4  Two level Routing                     0.80%  0.00 sec  0.00 sec 
[07/15 18:35:47     70s] (I)        4  Model blockage capacity               0.77%  0.00 sec  0.00 sec 
[07/15 18:35:47     70s] (I)        4  Pattern Routing Avoiding Blockages    0.36%  0.00 sec  0.00 sec 
[07/15 18:35:47     70s] (I)        4  Add via demand to 2D                  0.34%  0.00 sec  0.00 sec 
[07/15 18:35:47     70s] (I)        4  Route legalization                    0.32%  0.00 sec  0.00 sec 
[07/15 18:35:47     70s] (I)        4  Read prerouted                        0.08%  0.00 sec  0.00 sec 
[07/15 18:35:47     70s] (I)        4  Read unlegalized nets                 0.08%  0.00 sec  0.00 sec 
[07/15 18:35:47     70s] (I)        4  Initialize 3D grid graph              0.02%  0.00 sec  0.00 sec 
[07/15 18:35:47     70s] (I)        4  Read blackboxes                       0.02%  0.00 sec  0.00 sec 
[07/15 18:35:47     70s] (I)        4  Set up via pillars                    0.01%  0.00 sec  0.00 sec 
[07/15 18:35:47     70s] (I)        5  Initialize 3D capacity                0.54%  0.00 sec  0.00 sec 
[07/15 18:35:47     70s] (I)        5  Two Level Routing (Regular)           0.25%  0.00 sec  0.00 sec 
[07/15 18:35:47     70s] (I)        5  Read instance blockages               0.22%  0.00 sec  0.00 sec 
[07/15 18:35:47     70s] (I)        5  Legalize Blockage Violations          0.15%  0.00 sec  0.00 sec 
[07/15 18:35:47     70s] (I)        5  Two Level Routing (Strong)            0.13%  0.00 sec  0.00 sec 
[07/15 18:35:47     70s] (I)        5  Read PG blockages                     0.05%  0.00 sec  0.00 sec 
[07/15 18:35:47     70s] (I)        5  Read clock blockages                  0.02%  0.00 sec  0.00 sec 
[07/15 18:35:47     70s] (I)        5  Read other blockages                  0.02%  0.00 sec  0.00 sec 
[07/15 18:35:47     70s] (I)        5  Read halo blockages                   0.01%  0.00 sec  0.00 sec 
[07/15 18:35:47     70s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[07/15 18:35:47     70s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[07/15 18:35:47     70s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/15 18:35:47     70s] Legalization setup...
[07/15 18:35:47     70s] Using cell based legalization.
[07/15 18:35:47     70s] Initializing placement interface...
[07/15 18:35:47     70s]   Use check_library -place or consult logv if problems occur.
[07/15 18:35:47     70s]   Leaving CCOpt scope - Initializing placement interface...
[07/15 18:35:47     70s] OPERPROF: Starting DPlace-Init at level 1, MEM:2022.1M, EPOCH TIME: 1721082947.029485
[07/15 18:35:47     70s] Processing tracks to init pin-track alignment.
[07/15 18:35:47     70s] z: 2, totalTracks: 1
[07/15 18:35:47     70s] z: 4, totalTracks: 1
[07/15 18:35:47     70s] z: 6, totalTracks: 1
[07/15 18:35:47     70s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:35:47     70s] All LLGs are deleted
[07/15 18:35:47     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:47     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:47     70s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2022.1M, EPOCH TIME: 1721082947.030779
[07/15 18:35:47     70s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2022.1M, EPOCH TIME: 1721082947.030857
[07/15 18:35:47     70s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2022.1M, EPOCH TIME: 1721082947.031061
[07/15 18:35:47     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:47     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:47     70s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2022.1M, EPOCH TIME: 1721082947.031240
[07/15 18:35:47     70s] Max number of tech site patterns supported in site array is 256.
[07/15 18:35:47     70s] Core basic site is core_ji3v
[07/15 18:35:47     70s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2022.1M, EPOCH TIME: 1721082947.039800
[07/15 18:35:47     70s] After signature check, allow fast init is false, keep pre-filter is true.
[07/15 18:35:47     70s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[07/15 18:35:47     70s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2022.1M, EPOCH TIME: 1721082947.039982
[07/15 18:35:47     70s] SiteArray: non-trimmed site array dimensions = 45 x 723
[07/15 18:35:47     70s] SiteArray: use 176,128 bytes
[07/15 18:35:47     70s] SiteArray: current memory after site array memory allocation 2022.1M
[07/15 18:35:47     70s] SiteArray: FP blocked sites are writable
[07/15 18:35:47     70s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/15 18:35:47     70s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2022.1M, EPOCH TIME: 1721082947.040431
[07/15 18:35:47     70s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.002, MEM:2022.1M, EPOCH TIME: 1721082947.042090
[07/15 18:35:47     70s] SiteArray: number of non floorplan blocked sites for llg default is 32535
[07/15 18:35:47     70s] Atter site array init, number of instance map data is 0.
[07/15 18:35:47     70s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.011, MEM:2022.1M, EPOCH TIME: 1721082947.042405
[07/15 18:35:47     70s] 
[07/15 18:35:47     70s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:35:47     70s] OPERPROF:     Starting CMU at level 3, MEM:2022.1M, EPOCH TIME: 1721082947.042959
[07/15 18:35:47     70s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2022.1M, EPOCH TIME: 1721082947.043194
[07/15 18:35:47     70s] 
[07/15 18:35:47     70s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 18:35:47     70s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.012, MEM:2022.1M, EPOCH TIME: 1721082947.043356
[07/15 18:35:47     70s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2022.1M, EPOCH TIME: 1721082947.043409
[07/15 18:35:47     70s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2038.1M, EPOCH TIME: 1721082947.043724
[07/15 18:35:47     70s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2038.1MB).
[07/15 18:35:47     70s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.015, MEM:2038.1M, EPOCH TIME: 1721082947.044082
[07/15 18:35:47     70s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:35:47     70s] Initializing placement interface done.
[07/15 18:35:47     70s] Leaving CCOpt scope - Cleaning up placement interface...
[07/15 18:35:47     70s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2038.1M, EPOCH TIME: 1721082947.044197
[07/15 18:35:47     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:47     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:47     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:47     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:47     70s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.002, MEM:2038.1M, EPOCH TIME: 1721082947.045900
[07/15 18:35:47     70s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:35:47     70s] Leaving CCOpt scope - Initializing placement interface...
[07/15 18:35:47     70s] OPERPROF: Starting DPlace-Init at level 1, MEM:2038.1M, EPOCH TIME: 1721082947.047130
[07/15 18:35:47     70s] Processing tracks to init pin-track alignment.
[07/15 18:35:47     70s] z: 2, totalTracks: 1
[07/15 18:35:47     70s] z: 4, totalTracks: 1
[07/15 18:35:47     70s] z: 6, totalTracks: 1
[07/15 18:35:47     70s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:35:47     70s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2038.1M, EPOCH TIME: 1721082947.048212
[07/15 18:35:47     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:47     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:47     70s] 
[07/15 18:35:47     70s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:35:47     70s] OPERPROF:     Starting CMU at level 3, MEM:2038.1M, EPOCH TIME: 1721082947.056896
[07/15 18:35:47     70s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2038.1M, EPOCH TIME: 1721082947.057105
[07/15 18:35:47     70s] 
[07/15 18:35:47     70s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 18:35:47     70s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2038.1M, EPOCH TIME: 1721082947.057267
[07/15 18:35:47     70s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2038.1M, EPOCH TIME: 1721082947.057309
[07/15 18:35:47     70s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2038.1M, EPOCH TIME: 1721082947.057446
[07/15 18:35:47     70s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2038.1MB).
[07/15 18:35:47     70s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:2038.1M, EPOCH TIME: 1721082947.057618
[07/15 18:35:47     70s] Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:35:47     70s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:35:47     70s] (I)      Load db... (mem=2038.1M)
[07/15 18:35:47     70s] (I)      Read data from FE... (mem=2038.1M)
[07/15 18:35:47     70s] (I)      Number of ignored instance 0
[07/15 18:35:47     70s] (I)      Number of inbound cells 0
[07/15 18:35:47     70s] (I)      Number of opened ILM blockages 0
[07/15 18:35:47     70s] (I)      Number of instances temporarily fixed by detailed placement 0
[07/15 18:35:47     70s] (I)      numMoveCells=1217, numMacros=0  numPads=80  numMultiRowHeightInsts=0
[07/15 18:35:47     70s] (I)      cell height: 4480, count: 1217
[07/15 18:35:47     70s] (I)      Read rows... (mem=2038.1M)
[07/15 18:35:47     70s] (I)      Done Read rows (cpu=0.000s, mem=2038.1M)
[07/15 18:35:47     70s] (I)      Done Read data from FE (cpu=0.000s, mem=2038.1M)
[07/15 18:35:47     70s] (I)      Done Load db (cpu=0.000s, mem=2038.1M)
[07/15 18:35:47     70s] (I)      Constructing placeable region... (mem=2038.1M)
[07/15 18:35:47     70s] (I)      Constructing bin map
[07/15 18:35:47     70s] (I)      Initialize bin information with width=44800 height=44800
[07/15 18:35:47     70s] (I)      Done constructing bin map
[07/15 18:35:47     70s] (I)      Compute region effective width... (mem=2038.1M)
[07/15 18:35:47     70s] (I)      Done Compute region effective width (cpu=0.000s, mem=2038.1M)
[07/15 18:35:47     70s] (I)      Done Constructing placeable region (cpu=0.000s, mem=2038.1M)
[07/15 18:35:47     70s] Legalization setup done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:35:47     70s] Validating CTS configuration...
[07/15 18:35:47     70s] Checking module port directions...
[07/15 18:35:47     70s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:35:47     70s] Non-default CCOpt properties:
[07/15 18:35:47     70s]   Public non-default CCOpt properties:
[07/15 18:35:47     70s]     buffer_cells is set for at least one object
[07/15 18:35:47     70s]     inverter_cells is set for at least one object
[07/15 18:35:47     70s]     route_type is set for at least one object
[07/15 18:35:47     70s]     source_driver is set for at least one object
[07/15 18:35:47     70s]     target_insertion_delay is set for at least one object
[07/15 18:35:47     70s]   No private non-default CCOpt properties
[07/15 18:35:47     70s] 
[07/15 18:35:47     70s] Trim Metal Layers:
[07/15 18:35:47     70s] LayerId::1 widthSet size::4
[07/15 18:35:47     70s] LayerId::2 widthSet size::4
[07/15 18:35:47     70s] LayerId::3 widthSet size::4
[07/15 18:35:47     70s] LayerId::4 widthSet size::4
[07/15 18:35:47     70s] LayerId::5 widthSet size::4
[07/15 18:35:47     70s] LayerId::6 widthSet size::2
[07/15 18:35:47     70s] Updating RC grid for preRoute extraction ...
[07/15 18:35:47     70s] eee: pegSigSF::1.070000
[07/15 18:35:47     70s] Initializing multi-corner capacitance tables ... 
[07/15 18:35:47     70s] Initializing multi-corner resistance tables ...
[07/15 18:35:47     70s] eee: l::1 avDens::0.108776 usedTrk::522.126518 availTrk::4800.000000 sigTrk::522.126518
[07/15 18:35:47     70s] eee: l::2 avDens::0.141802 usedTrk::635.270800 availTrk::4480.000000 sigTrk::635.270800
[07/15 18:35:47     70s] eee: l::3 avDens::0.159483 usedTrk::599.656251 availTrk::3760.000000 sigTrk::599.656251
[07/15 18:35:47     70s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:35:47     70s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:35:47     70s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:35:47     70s] {RT max_rc 0 3 3 0}
[07/15 18:35:47     70s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.000000 newSi=0.001600 wHLS=0.000000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/15 18:35:47     70s] Route type trimming info:
[07/15 18:35:47     70s]   No route type modifications were made.
[07/15 18:35:47     70s] End AAE Lib Interpolated Model. (MEM=2038.1 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:35:47     70s] Accumulated time to calculate placeable region: 0
[07/15 18:35:47     70s] Accumulated time to calculate placeable region: 0
[07/15 18:35:47     70s] Accumulated time to calculate placeable region: 0
[07/15 18:35:47     70s] Accumulated time to calculate placeable region: 0
[07/15 18:35:47     70s] Accumulated time to calculate placeable region: 0
[07/15 18:35:47     70s] Accumulated time to calculate placeable region: 0
[07/15 18:35:47     70s] Accumulated time to calculate placeable region: 0
[07/15 18:35:47     70s] Accumulated time to calculate placeable region: 0
[07/15 18:35:47     70s] (I)      Initializing Steiner engine. 
[07/15 18:35:47     70s] (I)      ============================ Layers =============================
[07/15 18:35:47     70s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:35:47     70s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[07/15 18:35:47     70s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:35:47     70s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[07/15 18:35:47     70s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[07/15 18:35:47     70s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[07/15 18:35:47     70s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[07/15 18:35:47     70s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[07/15 18:35:47     70s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[07/15 18:35:47     70s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[07/15 18:35:47     70s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[07/15 18:35:47     70s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[07/15 18:35:47     70s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[07/15 18:35:47     70s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[07/15 18:35:47     70s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[07/15 18:35:47     70s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:35:47     70s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[07/15 18:35:47     70s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[07/15 18:35:47     70s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[07/15 18:35:47     70s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[07/15 18:35:47     70s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[07/15 18:35:47     70s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[07/15 18:35:47     70s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[07/15 18:35:47     70s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[07/15 18:35:47     70s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[07/15 18:35:47     70s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[07/15 18:35:47     70s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[07/15 18:35:47     70s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[07/15 18:35:47     70s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[07/15 18:35:47     70s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[07/15 18:35:47     70s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[07/15 18:35:47     70s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[07/15 18:35:47     70s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[07/15 18:35:47     70s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[07/15 18:35:47     70s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[07/15 18:35:47     70s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[07/15 18:35:47     70s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[07/15 18:35:47     70s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[07/15 18:35:47     70s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[07/15 18:35:47     70s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[07/15 18:35:47     70s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[07/15 18:35:47     70s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[07/15 18:35:47     70s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[07/15 18:35:47     70s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[07/15 18:35:47     70s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[07/15 18:35:47     70s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[07/15 18:35:47     70s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[07/15 18:35:47     70s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[07/15 18:35:47     70s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[07/15 18:35:47     70s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[07/15 18:35:47     70s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[07/15 18:35:47     70s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[07/15 18:35:47     70s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[07/15 18:35:47     70s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[07/15 18:35:47     70s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[07/15 18:35:47     70s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[07/15 18:35:47     70s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[07/15 18:35:47     70s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[07/15 18:35:47     70s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[07/15 18:35:47     70s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[07/15 18:35:47     70s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[07/15 18:35:47     70s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[07/15 18:35:47     70s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[07/15 18:35:47     70s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[07/15 18:35:47     70s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[07/15 18:35:47     70s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[07/15 18:35:47     70s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[07/15 18:35:47     70s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[07/15 18:35:47     70s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[07/15 18:35:47     70s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[07/15 18:35:47     70s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[07/15 18:35:47     70s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[07/15 18:35:47     70s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[07/15 18:35:47     70s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[07/15 18:35:47     70s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[07/15 18:35:47     70s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[07/15 18:35:47     70s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[07/15 18:35:47     70s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[07/15 18:35:47     70s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[07/15 18:35:47     70s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[07/15 18:35:47     70s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[07/15 18:35:47     70s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[07/15 18:35:47     70s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[07/15 18:35:47     70s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[07/15 18:35:47     70s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[07/15 18:35:47     70s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[07/15 18:35:47     70s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[07/15 18:35:47     70s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[07/15 18:35:47     70s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[07/15 18:35:47     70s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[07/15 18:35:47     70s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[07/15 18:35:47     70s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[07/15 18:35:47     70s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[07/15 18:35:47     70s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[07/15 18:35:47     70s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[07/15 18:35:47     70s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[07/15 18:35:47     70s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[07/15 18:35:47     70s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[07/15 18:35:47     70s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[07/15 18:35:47     70s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[07/15 18:35:47     70s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[07/15 18:35:47     70s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[07/15 18:35:47     70s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[07/15 18:35:47     70s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[07/15 18:35:47     70s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[07/15 18:35:47     70s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[07/15 18:35:47     70s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[07/15 18:35:47     70s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[07/15 18:35:47     70s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[07/15 18:35:47     70s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[07/15 18:35:47     70s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[07/15 18:35:47     70s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[07/15 18:35:47     70s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[07/15 18:35:47     70s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[07/15 18:35:47     70s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[07/15 18:35:47     70s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[07/15 18:35:47     70s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[07/15 18:35:47     70s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[07/15 18:35:47     70s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[07/15 18:35:47     70s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[07/15 18:35:47     70s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[07/15 18:35:47     70s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[07/15 18:35:47     70s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[07/15 18:35:47     70s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[07/15 18:35:47     70s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[07/15 18:35:47     70s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[07/15 18:35:47     70s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[07/15 18:35:47     70s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[07/15 18:35:47     70s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[07/15 18:35:47     70s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[07/15 18:35:47     70s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[07/15 18:35:47     70s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[07/15 18:35:47     70s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[07/15 18:35:47     70s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[07/15 18:35:47     70s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[07/15 18:35:47     70s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[07/15 18:35:47     70s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[07/15 18:35:47     70s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[07/15 18:35:47     70s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[07/15 18:35:47     70s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[07/15 18:35:47     70s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[07/15 18:35:47     70s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[07/15 18:35:47     70s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[07/15 18:35:47     70s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[07/15 18:35:47     70s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[07/15 18:35:47     70s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[07/15 18:35:47     70s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[07/15 18:35:47     70s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[07/15 18:35:47     70s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[07/15 18:35:47     70s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[07/15 18:35:47     70s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[07/15 18:35:47     70s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[07/15 18:35:47     70s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[07/15 18:35:47     70s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[07/15 18:35:47     70s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[07/15 18:35:47     70s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[07/15 18:35:47     70s] (I)      | 203 | 203 |                Group |     other |        |       |
[07/15 18:35:47     70s] (I)      | 204 | 204 |                  Row |     other |        |       |
[07/15 18:35:47     70s] (I)      | 205 | 205 |               marker |     other |        |       |
[07/15 18:35:47     70s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[07/15 18:35:47     70s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[07/15 18:35:47     70s] (I)      | 208 | 208 |                unset |     other |        |       |
[07/15 18:35:47     70s] (I)      | 209 | 209 |              unknown |     other |        |       |
[07/15 18:35:47     70s] (I)      | 210 | 210 |               supply |     other |        |       |
[07/15 18:35:47     70s] (I)      | 211 | 211 |                spike |     other |        |       |
[07/15 18:35:47     70s] (I)      | 212 | 212 |               resist |     other |        |       |
[07/15 18:35:47     70s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[07/15 18:35:47     70s] (I)      | 214 | 214 |                drive |     other |        |       |
[07/15 18:35:47     70s] (I)      | 215 | 215 |               select |     other |        |       |
[07/15 18:35:47     70s] (I)      | 216 | 216 |               hilite |     other |        |       |
[07/15 18:35:47     70s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[07/15 18:35:47     70s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[07/15 18:35:47     70s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[07/15 18:35:47     70s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[07/15 18:35:47     70s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[07/15 18:35:47     70s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[07/15 18:35:47     70s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[07/15 18:35:47     70s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[07/15 18:35:47     70s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[07/15 18:35:47     70s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[07/15 18:35:47     70s] (I)      | 227 | 227 |              stretch |     other |        |       |
[07/15 18:35:47     70s] (I)      | 228 | 228 |                 snap |     other |        |       |
[07/15 18:35:47     70s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[07/15 18:35:47     70s] (I)      | 230 | 230 |                 axis |     other |        |       |
[07/15 18:35:47     70s] (I)      | 231 | 231 |                  pin |     other |        |       |
[07/15 18:35:47     70s] (I)      | 232 | 232 |                 wire |     other |        |       |
[07/15 18:35:47     70s] (I)      | 233 | 233 |               device |     other |        |       |
[07/15 18:35:47     70s] (I)      | 234 | 234 |               border |     other |        |       |
[07/15 18:35:47     70s] (I)      | 235 | 235 |                 text |     other |        |       |
[07/15 18:35:47     70s] (I)      | 236 | 236 |            softFence |     other |        |       |
[07/15 18:35:47     70s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[07/15 18:35:47     70s] (I)      | 238 | 238 |                align |     other |        |       |
[07/15 18:35:47     70s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[07/15 18:35:47     70s] (I)      | 240 | 240 |             instance |     other |        |       |
[07/15 18:35:47     70s] (I)      | 241 | 241 |             annotate |     other |        |       |
[07/15 18:35:47     70s] (I)      | 242 | 242 |                 grid |     other |        |       |
[07/15 18:35:47     70s] (I)      | 243 | 243 |           background |     other |        |       |
[07/15 18:35:47     70s] (I)      | 244 | 244 |            substrate |     other |        |       |
[07/15 18:35:47     70s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[07/15 18:35:47     70s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[07/15 18:35:47     70s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[07/15 18:35:47     70s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[07/15 18:35:47     70s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[07/15 18:35:47     70s] (I)      | 250 | 250 |                drill |     other |        |       |
[07/15 18:35:47     70s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[07/15 18:35:47     70s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[07/15 18:35:47     70s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[07/15 18:35:47     70s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:35:47     70s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 18:35:47     70s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 18:35:47     70s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 18:35:47     70s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 18:35:47     70s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 18:35:47     70s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 18:35:47     70s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 18:35:47     70s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 18:35:47     70s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 18:35:47     70s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 18:35:47     70s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 18:35:47     70s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 18:35:47     70s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 18:35:47     70s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 18:35:47     70s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 18:35:47     70s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 18:35:47     70s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 18:35:47     70s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 18:35:47     70s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 18:35:47     70s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 18:35:47     70s] **WARN: (EMS-27):	Message (IMPCCOPT-5067) has exceeded the current message display limit of 20.
[07/15 18:35:47     70s] To increase the message display limit, refer to the product command reference manual.
[07/15 18:35:47     70s] Library trimming buffers in power domain auto-default and half-corner slow_corner:setup.late removed 0 of 8 cells
[07/15 18:35:47     70s] Original list had 8 cells:
[07/15 18:35:47     70s] BUJI3VX16 BUJI3VX12 BUJI3VX8 BUJI3VX6 BUJI3VX4 BUJI3VX3 BUJI3VX2 BUJI3VX1 
[07/15 18:35:47     70s] Library trimming was not able to trim any cells:
[07/15 18:35:47     70s] BUJI3VX16 BUJI3VX12 BUJI3VX8 BUJI3VX6 BUJI3VX4 BUJI3VX3 BUJI3VX2 BUJI3VX1 
[07/15 18:35:47     70s] Accumulated time to calculate placeable region: 0
[07/15 18:35:47     70s] Accumulated time to calculate placeable region: 0
[07/15 18:35:47     70s] Accumulated time to calculate placeable region: 0
[07/15 18:35:47     70s] Accumulated time to calculate placeable region: 0
[07/15 18:35:47     70s] Accumulated time to calculate placeable region: 0
[07/15 18:35:47     70s] Accumulated time to calculate placeable region: 0
[07/15 18:35:47     70s] Accumulated time to calculate placeable region: 0
[07/15 18:35:47     70s] Accumulated time to calculate placeable region: 0
[07/15 18:35:47     70s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree CLK. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[07/15 18:35:47     71s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree SPI_CLK. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[07/15 18:35:47     71s] Library trimming inverters in power domain auto-default and half-corner slow_corner:setup.late removed 2 of 8 cells
[07/15 18:35:47     71s] Original list had 8 cells:
[07/15 18:35:47     71s] INJI3VX16 INJI3VX12 INJI3VX8 INJI3VX6 INJI3VX4 INJI3VX3 INJI3VX2 INJI3VX1 
[07/15 18:35:47     71s] New trimmed list has 6 cells:
[07/15 18:35:47     71s] INJI3VX8 INJI3VX6 INJI3VX4 INJI3VX3 INJI3VX2 INJI3VX1 
[07/15 18:35:47     71s] Clock tree balancer configuration for clock_trees CLK SPI_CLK:
[07/15 18:35:47     71s] Non-default CCOpt properties:
[07/15 18:35:47     71s]   Public non-default CCOpt properties:
[07/15 18:35:47     71s]     route_type (leaf): LeafUnshield (default: default)
[07/15 18:35:47     71s]     route_type (top): default_route_type_nonleaf (default: default)
[07/15 18:35:47     71s]     route_type (trunk): TrunkUnshield (default: default)
[07/15 18:35:47     71s]     source_driver: BUJI3VX16/A BUJI3VX16/Q (default: )
[07/15 18:35:47     71s]   No private non-default CCOpt properties
[07/15 18:35:47     71s] For power domain auto-default:
[07/15 18:35:47     71s]   Buffers:     BUJI3VX16 BUJI3VX12 BUJI3VX8 BUJI3VX6 BUJI3VX4 BUJI3VX3 BUJI3VX2 BUJI3VX1 
[07/15 18:35:47     71s]   Inverters:   {INJI3VX8 INJI3VX6 INJI3VX4 INJI3VX3 INJI3VX2 INJI3VX1}
[07/15 18:35:47     71s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 81285.120um^2
[07/15 18:35:47     71s] Top Routing info:
[07/15 18:35:47     71s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: MET4/MET2; 
[07/15 18:35:47     71s]   Unshielded; Mask Constraint: 0; Source: route_type.
[07/15 18:35:47     71s] Trunk Routing info:
[07/15 18:35:47     71s]   Route-type name: TrunkUnshield; Top/bottom preferred layer name: MET4/MET2; 
[07/15 18:35:47     71s]   Unshielded; Mask Constraint: 0; Source: route_type.
[07/15 18:35:47     71s] Leaf Routing info:
[07/15 18:35:47     71s]   Route-type name: LeafUnshield; Top/bottom preferred layer name: MET4/MET2; 
[07/15 18:35:47     71s]   Unshielded; Mask Constraint: 0; Source: route_type.
[07/15 18:35:47     71s] For timing_corner slow_corner:setup, late and power domain auto-default:
[07/15 18:35:47     71s]   Slew time target (leaf):    0.622ns
[07/15 18:35:47     71s]   Slew time target (trunk):   0.622ns
[07/15 18:35:47     71s]   Slew time target (top):     0.622ns (Note: no nets are considered top nets in this clock tree)
[07/15 18:35:47     71s]   Buffer unit delay: 0.286ns
[07/15 18:35:47     71s]   Buffer max distance: 2158.170um
[07/15 18:35:47     71s] Fastest wire driving cells and distances:
[07/15 18:35:47     71s]   Buffer    : {lib_cell:BUJI3VX16, fastest_considered_half_corner=slow_corner:setup.late, optimalDrivingDistance=2158.170um, saturatedSlew=0.445ns, speed=3667.239um per ns, cellArea=33.712um^2 per 1000um}
[07/15 18:35:47     71s]   Inverter  : {lib_cell:INJI3VX8, fastest_considered_half_corner=slow_corner:setup.late, optimalDrivingDistance=1278.452um, saturatedSlew=0.448ns, speed=2842.584um per ns, cellArea=23.548um^2 per 1000um}
[07/15 18:35:47     71s] 
[07/15 18:35:47     71s] 
[07/15 18:35:47     71s] Logic Sizing Table:
[07/15 18:35:47     71s] 
[07/15 18:35:47     71s] ----------------------------------------------------------
[07/15 18:35:47     71s] Cell    Instance count    Source    Eligible library cells
[07/15 18:35:47     71s] ----------------------------------------------------------
[07/15 18:35:47     71s]   (empty table)
[07/15 18:35:47     71s] ----------------------------------------------------------
[07/15 18:35:47     71s] 
[07/15 18:35:47     71s] 
[07/15 18:35:47     71s] Clock tree timing engine global stage delay update for slow_corner:setup.late...
[07/15 18:35:47     71s] Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:35:47     71s] Clock tree balancer configuration for skew_group CLK/functional_mode:
[07/15 18:35:47     71s]   Sources:                     pin clk
[07/15 18:35:47     71s]   Total number of sinks:       322
[07/15 18:35:47     71s]   Delay constrained sinks:     322
[07/15 18:35:47     71s]   Constrains:                  default
[07/15 18:35:47     71s]   Non-leaf sinks:              0
[07/15 18:35:47     71s]   Ignore pins:                 0
[07/15 18:35:47     71s]  Timing corner slow_corner:setup.late:
[07/15 18:35:47     71s]   Skew target:                 0.286ns
[07/15 18:35:47     71s]   Insertion delay target:      2.000ns
[07/15 18:35:47     71s] Clock tree balancer configuration for skew_group SPI_CLK/functional_mode:
[07/15 18:35:47     71s]   Sources:                     pin SPI_Clk
[07/15 18:35:47     71s]   Total number of sinks:       46
[07/15 18:35:47     71s]   Delay constrained sinks:     46
[07/15 18:35:47     71s]   Constrains:                  default
[07/15 18:35:47     71s]   Non-leaf sinks:              0
[07/15 18:35:47     71s]   Ignore pins:                 0
[07/15 18:35:47     71s]  Timing corner slow_corner:setup.late:
[07/15 18:35:47     71s]   Skew target:                 0.286ns
[07/15 18:35:47     71s]   Insertion delay target:      2.000ns
[07/15 18:35:47     71s] Primary reporting skew groups are:
[07/15 18:35:47     71s] skew_group CLK/functional_mode with 322 clock sinks
[07/15 18:35:47     71s] 
[07/15 18:35:47     71s] Clock DAG stats initial state:
[07/15 18:35:47     71s]   cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/15 18:35:47     71s]   sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:35:47     71s]   misc counts      : r=2, pp=0
[07/15 18:35:47     71s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/15 18:35:47     71s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/15 18:35:47     71s] Clock DAG hash initial state: 16493570847203467124 14214471778351543073
[07/15 18:35:47     71s] CTS services accumulated run-time stats initial state:
[07/15 18:35:47     71s]   delay calculator: calls=6210, total_wall_time=0.191s, mean_wall_time=0.031ms
[07/15 18:35:47     71s]   legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[07/15 18:35:47     71s]   steiner router: calls=6211, total_wall_time=0.030s, mean_wall_time=0.005ms
[07/15 18:35:47     71s] Route-type name: LeafUnshield; Top/bottom preferred layer name: MET4/MET2; 
[07/15 18:35:47     71s] Unshielded; Mask Constraint: 0; Source: route_type.
[07/15 18:35:47     71s] 
[07/15 18:35:47     71s] Layer information for route type LeafUnshield:
[07/15 18:35:47     71s] 
[07/15 18:35:47     71s] ---------------------------------------------------------------------
[07/15 18:35:47     71s] Layer     Preferred    Route    Res.          Cap.          RC
[07/15 18:35:47     71s]                        Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[07/15 18:35:47     71s] ---------------------------------------------------------------------
[07/15 18:35:47     71s] MET1      N            H          0.469         0.287         0.135
[07/15 18:35:47     71s] MET2      Y            V          0.407         0.297         0.121
[07/15 18:35:47     71s] MET3      Y            H          0.407         0.298         0.121
[07/15 18:35:47     71s] MET4      Y            V          0.407         0.296         0.120
[07/15 18:35:47     71s] METTP     N            H          0.136         0.276         0.037
[07/15 18:35:47     71s] METTPL    N            V          0.004         0.371         0.002
[07/15 18:35:47     71s] ---------------------------------------------------------------------
[07/15 18:35:47     71s] 
[07/15 18:35:47     71s] Route-type name: TrunkUnshield; Top/bottom preferred layer name: MET4/MET2; 
[07/15 18:35:47     71s] Unshielded; Mask Constraint: 0; Source: route_type.
[07/15 18:35:47     71s] 
[07/15 18:35:47     71s] Layer information for route type TrunkUnshield:
[07/15 18:35:47     71s] 
[07/15 18:35:47     71s] ---------------------------------------------------------------------
[07/15 18:35:47     71s] Layer     Preferred    Route    Res.          Cap.          RC
[07/15 18:35:47     71s]                        Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[07/15 18:35:47     71s] ---------------------------------------------------------------------
[07/15 18:35:47     71s] MET1      N            H          0.469         0.287         0.135
[07/15 18:35:47     71s] MET2      Y            V          0.407         0.297         0.121
[07/15 18:35:47     71s] MET3      Y            H          0.407         0.298         0.121
[07/15 18:35:47     71s] MET4      Y            V          0.407         0.296         0.120
[07/15 18:35:47     71s] METTP     N            H          0.136         0.276         0.037
[07/15 18:35:47     71s] METTPL    N            V          0.004         0.371         0.002
[07/15 18:35:47     71s] ---------------------------------------------------------------------
[07/15 18:35:47     71s] 
[07/15 18:35:47     71s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: MET4/MET2; 
[07/15 18:35:47     71s] Unshielded; Mask Constraint: 0; Source: route_type.
[07/15 18:35:47     71s] 
[07/15 18:35:47     71s] Layer information for route type default_route_type_nonleaf:
[07/15 18:35:47     71s] 
[07/15 18:35:47     71s] ---------------------------------------------------------------------
[07/15 18:35:47     71s] Layer     Preferred    Route    Res.          Cap.          RC
[07/15 18:35:47     71s]                        Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[07/15 18:35:47     71s] ---------------------------------------------------------------------
[07/15 18:35:47     71s] MET1      N            H          0.469         0.287         0.135
[07/15 18:35:47     71s] MET2      Y            V          0.407         0.297         0.121
[07/15 18:35:47     71s] MET3      Y            H          0.407         0.298         0.121
[07/15 18:35:47     71s] MET4      Y            V          0.407         0.296         0.120
[07/15 18:35:47     71s] METTP     N            H          0.136         0.276         0.037
[07/15 18:35:47     71s] METTPL    N            V          0.004         0.371         0.002
[07/15 18:35:47     71s] ---------------------------------------------------------------------
[07/15 18:35:47     71s] 
[07/15 18:35:47     71s] 
[07/15 18:35:47     71s] Via selection for estimated routes (rule default):
[07/15 18:35:47     71s] 
[07/15 18:35:47     71s] -----------------------------------------------------------------------
[07/15 18:35:47     71s] Layer           Via Cell        Res.     Cap.     RC       Top of Stack
[07/15 18:35:47     71s] Range                           (Ohm)    (fF)     (fs)     Only
[07/15 18:35:47     71s] -----------------------------------------------------------------------
[07/15 18:35:47     71s] MET1-MET2       VIA1_Y_so       6.735    0.034    0.231    false
[07/15 18:35:47     71s] MET2-MET3       VIA2_o          6.735    0.030    0.199    false
[07/15 18:35:47     71s] MET3-MET4       VIA3_o          6.735    0.029    0.198    false
[07/15 18:35:47     71s] MET4-METTP      VIATPnw_Y_so    3.191    0.101    0.322    false
[07/15 18:35:47     71s] METTP-METTPL    VIATPL_eo       1.795    0.392    0.704    false
[07/15 18:35:47     71s] -----------------------------------------------------------------------
[07/15 18:35:47     71s] 
[07/15 18:35:47     71s] No ideal or dont_touch nets found in the clock tree
[07/15 18:35:47     71s] No dont_touch hnets found in the clock tree
[07/15 18:35:47     71s] No dont_touch hpins found in the clock network.
[07/15 18:35:47     71s] Checking for illegal sizes of clock logic instances...
[07/15 18:35:47     71s] Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:35:47     71s] 
[07/15 18:35:47     71s] Filtering reasons for cell type: inverter
[07/15 18:35:47     71s] =========================================
[07/15 18:35:47     71s] 
[07/15 18:35:47     71s] --------------------------------------------------------------------------
[07/15 18:35:47     71s] Clock trees    Power domain    Reason              Library cells
[07/15 18:35:47     71s] --------------------------------------------------------------------------
[07/15 18:35:47     71s] all            auto-default    Library trimming    { INJI3VX12 INJI3VX16 }
[07/15 18:35:47     71s] --------------------------------------------------------------------------
[07/15 18:35:47     71s] 
[07/15 18:35:47     71s] 
[07/15 18:35:47     71s] Validating CTS configuration done. (took cpu=0:00:00.8 real=0:00:00.8)
[07/15 18:35:47     71s] CCOpt configuration status: all checks passed.
[07/15 18:35:47     71s] Adding exclusion drivers to pins that are effective_sink_type exclude...
[07/15 18:35:47     71s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[07/15 18:35:47     71s]   No exclusion drivers are needed.
[07/15 18:35:47     71s] Adding exclusion drivers to pins that are effective_sink_type exclude done.
[07/15 18:35:47     71s] Antenna diode management...
[07/15 18:35:47     71s]   Found 0 antenna diodes in the clock trees.
[07/15 18:35:47     71s]   
[07/15 18:35:47     71s] Antenna diode management done.
[07/15 18:35:47     71s] Adding driver cells for primary IOs...
[07/15 18:35:47     71s]   
[07/15 18:35:47     71s]   ----------------------------------------------------------------------------------------------
[07/15 18:35:47     71s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[07/15 18:35:47     71s]   ----------------------------------------------------------------------------------------------
[07/15 18:35:47     71s]     (empty table)
[07/15 18:35:47     71s]   ----------------------------------------------------------------------------------------------
[07/15 18:35:47     71s]   
[07/15 18:35:47     71s]   
[07/15 18:35:47     71s] Adding driver cells for primary IOs done.
[07/15 18:35:47     71s] Adding driver cell for primary IO roots...
[07/15 18:35:47     71s] Adding driver cell for primary IO roots done.
[07/15 18:35:47     71s] Maximizing clock DAG abstraction...
[07/15 18:35:47     71s]   Removing clock DAG drivers
[07/15 18:35:47     71s] Maximizing clock DAG abstraction done.
[07/15 18:35:47     71s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:00.9 real=0:00:00.9)
[07/15 18:35:47     71s] Synthesizing clock trees...
[07/15 18:35:47     71s]   Preparing To Balance...
[07/15 18:35:47     71s]   Leaving CCOpt scope - Cleaning up placement interface...
[07/15 18:35:47     71s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2085.8M, EPOCH TIME: 1721082947.907642
[07/15 18:35:47     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:47     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:47     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:47     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:47     71s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.002, MEM:2085.8M, EPOCH TIME: 1721082947.909485
[07/15 18:35:47     71s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:35:47     71s]   Leaving CCOpt scope - Initializing placement interface...
[07/15 18:35:47     71s] OPERPROF: Starting DPlace-Init at level 1, MEM:2076.3M, EPOCH TIME: 1721082947.909675
[07/15 18:35:47     71s] Processing tracks to init pin-track alignment.
[07/15 18:35:47     71s] z: 2, totalTracks: 1
[07/15 18:35:47     71s] z: 4, totalTracks: 1
[07/15 18:35:47     71s] z: 6, totalTracks: 1
[07/15 18:35:47     71s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:35:47     71s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2076.3M, EPOCH TIME: 1721082947.910985
[07/15 18:35:47     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:47     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:47     71s] 
[07/15 18:35:47     71s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:35:47     71s] OPERPROF:     Starting CMU at level 3, MEM:2076.3M, EPOCH TIME: 1721082947.920023
[07/15 18:35:47     71s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2076.3M, EPOCH TIME: 1721082947.920253
[07/15 18:35:47     71s] 
[07/15 18:35:47     71s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 18:35:47     71s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2076.3M, EPOCH TIME: 1721082947.920434
[07/15 18:35:47     71s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2076.3M, EPOCH TIME: 1721082947.920482
[07/15 18:35:47     71s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2076.3M, EPOCH TIME: 1721082947.920612
[07/15 18:35:47     71s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2076.3MB).
[07/15 18:35:47     71s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:2076.3M, EPOCH TIME: 1721082947.920779
[07/15 18:35:47     71s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:35:47     71s]   Merging duplicate siblings in DAG...
[07/15 18:35:47     71s]     Clock DAG stats before merging:
[07/15 18:35:47     71s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/15 18:35:47     71s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:35:47     71s]       misc counts      : r=2, pp=0
[07/15 18:35:47     71s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/15 18:35:47     71s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/15 18:35:47     71s]     Clock DAG hash before merging: 16493570847203467124 14214471778351543073
[07/15 18:35:47     71s]     CTS services accumulated run-time stats before merging:
[07/15 18:35:47     71s]       delay calculator: calls=6210, total_wall_time=0.191s, mean_wall_time=0.031ms
[07/15 18:35:47     71s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[07/15 18:35:47     71s]       steiner router: calls=6211, total_wall_time=0.030s, mean_wall_time=0.005ms
[07/15 18:35:47     71s]     Resynthesising clock tree into netlist...
[07/15 18:35:47     71s]       Reset timing graph...
[07/15 18:35:47     71s] Ignoring AAE DB Resetting ...
[07/15 18:35:47     71s]       Reset timing graph done.
[07/15 18:35:47     71s]     Resynthesising clock tree into netlist done.
[07/15 18:35:47     71s]     Merging duplicate clock dag driver clones in DAG...
[07/15 18:35:47     71s]     Merging duplicate clock dag driver clones in DAG done.
[07/15 18:35:47     71s]     
[07/15 18:35:47     71s]     Disconnecting clock tree from netlist...
[07/15 18:35:47     71s]     Disconnecting clock tree from netlist done.
[07/15 18:35:47     71s]   Merging duplicate siblings in DAG done.
[07/15 18:35:47     71s]   Applying movement limits...
[07/15 18:35:47     71s]   Applying movement limits done.
[07/15 18:35:47     71s]   Preparing To Balance done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:35:47     71s]   CCOpt::Phase::Construction...
[07/15 18:35:47     71s]   Stage::Clustering...
[07/15 18:35:47     71s]   Clustering...
[07/15 18:35:47     71s]     Clock DAG hash before 'Clustering': 16493570847203467124 14214471778351543073
[07/15 18:35:47     71s]     CTS services accumulated run-time stats before 'Clustering':
[07/15 18:35:47     71s]       delay calculator: calls=6210, total_wall_time=0.191s, mean_wall_time=0.031ms
[07/15 18:35:47     71s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[07/15 18:35:47     71s]       steiner router: calls=6211, total_wall_time=0.030s, mean_wall_time=0.005ms
[07/15 18:35:47     71s]     Initialize for clustering...
[07/15 18:35:47     71s]     Clock DAG stats before clustering:
[07/15 18:35:47     71s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/15 18:35:47     71s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:35:47     71s]       misc counts      : r=2, pp=0
[07/15 18:35:47     71s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/15 18:35:47     71s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/15 18:35:47     71s]     Clock DAG hash before clustering: 16493570847203467124 14214471778351543073
[07/15 18:35:47     71s]     CTS services accumulated run-time stats before clustering:
[07/15 18:35:47     71s]       delay calculator: calls=6210, total_wall_time=0.191s, mean_wall_time=0.031ms
[07/15 18:35:47     71s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[07/15 18:35:47     71s]       steiner router: calls=6211, total_wall_time=0.030s, mean_wall_time=0.005ms
[07/15 18:35:47     71s]     Computing max distances from locked parents...
[07/15 18:35:47     71s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[07/15 18:35:47     71s]     Computing max distances from locked parents done.
[07/15 18:35:47     71s]     Computing optimal clock node locations...
[07/15 18:35:47     71s]     : ...20% ...40% ...60% ...80% ...100% 
[07/15 18:35:47     71s]     Optimal path computation stats:
[07/15 18:35:47     71s]       Successful          : 1
[07/15 18:35:47     71s]       Unsuccessful        : 0
[07/15 18:35:47     71s]       Immovable           : 140024523784194
[07/15 18:35:47     71s]       lockedParentLocation: 0
[07/15 18:35:47     71s]       Region hash         : 9b63d8a4eba3eebd
[07/15 18:35:47     71s]     Unsuccessful details:
[07/15 18:35:47     71s]     
[07/15 18:35:47     71s]     Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:35:47     71s] End AAE Lib Interpolated Model. (MEM=2076.26 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:35:47     71s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:35:47     71s]     Bottom-up phase...
[07/15 18:35:47     71s]     Clustering bottom-up starting from leaves...
[07/15 18:35:47     71s]       Clustering clock_tree CLK...
[07/15 18:35:48     71s]       Clustering clock_tree CLK done.
[07/15 18:35:48     71s]       Clustering clock_tree SPI_CLK...
[07/15 18:35:48     71s]       Clustering clock_tree SPI_CLK done.
[07/15 18:35:48     71s]     Clustering bottom-up starting from leaves done.
[07/15 18:35:48     71s]     Rebuilding the clock tree after clustering...
[07/15 18:35:48     71s]     Rebuilding the clock tree after clustering done.
[07/15 18:35:48     71s]     Clock DAG stats after bottom-up phase:
[07/15 18:35:48     71s]       cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[07/15 18:35:48     71s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:35:48     71s]       misc counts      : r=2, pp=0
[07/15 18:35:48     71s]       cell areas       : b=291.021um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=291.021um^2
[07/15 18:35:48     71s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1046.080um, total=1046.080um
[07/15 18:35:48     71s]     Clock DAG library cell distribution after bottom-up phase {count}:
[07/15 18:35:48     71s]        Bufs: BUJI3VX16: 4 
[07/15 18:35:48     71s]     Clock DAG hash after bottom-up phase: 1849881444480620056 6257087777067246825
[07/15 18:35:48     71s]     CTS services accumulated run-time stats after bottom-up phase:
[07/15 18:35:48     71s]       delay calculator: calls=6438, total_wall_time=0.216s, mean_wall_time=0.034ms
[07/15 18:35:48     71s]       legalizer: calls=27, total_wall_time=0.001s, mean_wall_time=0.019ms
[07/15 18:35:48     71s]       steiner router: calls=6432, total_wall_time=0.036s, mean_wall_time=0.006ms
[07/15 18:35:48     71s]     Bottom-up phase done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/15 18:35:48     71s]     Legalizing clock trees...
[07/15 18:35:48     71s]     Resynthesising clock tree into netlist...
[07/15 18:35:48     71s]       Reset timing graph...
[07/15 18:35:48     71s] Ignoring AAE DB Resetting ...
[07/15 18:35:48     71s]       Reset timing graph done.
[07/15 18:35:48     71s]     Resynthesising clock tree into netlist done.
[07/15 18:35:48     71s]     Commiting net attributes....
[07/15 18:35:48     71s]     Commiting net attributes. done.
[07/15 18:35:48     71s]     Leaving CCOpt scope - ClockRefiner...
[07/15 18:35:48     71s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2076.3M, EPOCH TIME: 1721082948.046305
[07/15 18:35:48     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:48     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:48     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:48     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:48     71s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.002, MEM:2038.3M, EPOCH TIME: 1721082948.048245
[07/15 18:35:48     71s]     Assigned high priority to 372 instances.
[07/15 18:35:48     71s]     Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
[07/15 18:35:48     71s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short checks only, Datapath : Short checks Only.
[07/15 18:35:48     71s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2038.3M, EPOCH TIME: 1721082948.049437
[07/15 18:35:48     71s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2038.3M, EPOCH TIME: 1721082948.049534
[07/15 18:35:48     71s] Processing tracks to init pin-track alignment.
[07/15 18:35:48     71s] z: 2, totalTracks: 1
[07/15 18:35:48     71s] z: 4, totalTracks: 1
[07/15 18:35:48     71s] z: 6, totalTracks: 1
[07/15 18:35:48     71s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:35:48     71s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2038.3M, EPOCH TIME: 1721082948.050744
[07/15 18:35:48     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:48     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:48     71s] 
[07/15 18:35:48     71s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:35:48     71s] OPERPROF:       Starting CMU at level 4, MEM:2038.3M, EPOCH TIME: 1721082948.060241
[07/15 18:35:48     71s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2038.3M, EPOCH TIME: 1721082948.060505
[07/15 18:35:48     71s] 
[07/15 18:35:48     71s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 18:35:48     71s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.010, MEM:2038.3M, EPOCH TIME: 1721082948.060671
[07/15 18:35:48     71s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2038.3M, EPOCH TIME: 1721082948.060714
[07/15 18:35:48     71s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2038.3M, EPOCH TIME: 1721082948.060847
[07/15 18:35:48     71s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2038.3MB).
[07/15 18:35:48     71s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.011, MEM:2038.3M, EPOCH TIME: 1721082948.061018
[07/15 18:35:48     71s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.012, MEM:2038.3M, EPOCH TIME: 1721082948.061057
[07/15 18:35:48     71s] TDRefine: refinePlace mode is spiral
[07/15 18:35:48     71s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.31913.5
[07/15 18:35:48     71s] OPERPROF: Starting RefinePlace at level 1, MEM:2038.3M, EPOCH TIME: 1721082948.061114
[07/15 18:35:48     71s] *** Starting refinePlace (0:01:12 mem=2038.3M) ***
[07/15 18:35:48     71s] Total net bbox length = 4.290e+04 (2.382e+04 1.907e+04) (ext = 4.602e+03)
[07/15 18:35:48     71s] 
[07/15 18:35:48     71s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:35:48     71s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 18:35:48     71s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:35:48     71s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:35:48     71s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2038.3M, EPOCH TIME: 1721082948.062345
[07/15 18:35:48     71s] Starting refinePlace ...
[07/15 18:35:48     71s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:35:48     71s] One DDP V2 for no tweak run.
[07/15 18:35:48     71s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:35:48     71s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2038.3M, EPOCH TIME: 1721082948.064446
[07/15 18:35:48     71s] DDP initSite1 nrRow 45 nrJob 45
[07/15 18:35:48     71s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2038.3M, EPOCH TIME: 1721082948.064506
[07/15 18:35:48     71s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2038.3M, EPOCH TIME: 1721082948.064585
[07/15 18:35:48     71s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2038.3M, EPOCH TIME: 1721082948.064633
[07/15 18:35:48     71s] DDP markSite nrRow 45 nrJob 45
[07/15 18:35:48     71s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:2038.3M, EPOCH TIME: 1721082948.064733
[07/15 18:35:48     71s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.000, MEM:2038.3M, EPOCH TIME: 1721082948.064778
[07/15 18:35:48     71s]   Spread Effort: high, standalone mode, useDDP on.
[07/15 18:35:48     71s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2038.3MB) @(0:01:12 - 0:01:12).
[07/15 18:35:48     71s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 18:35:48     71s] wireLenOptFixPriorityInst 368 inst fixed
[07/15 18:35:48     71s] 
[07/15 18:35:48     71s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[07/15 18:35:48     71s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f5ae257aec0.
[07/15 18:35:48     71s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[07/15 18:35:48     71s] Move report: legalization moves 24 insts, mean move: 8.24 um, max move: 36.96 um spiral
[07/15 18:35:48     71s] 	Max move on inst (spi1_conf0_asyn_reg[24]): (190.96, 105.28) --> (218.96, 114.24)
[07/15 18:35:48     71s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[07/15 18:35:48     71s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/15 18:35:48     71s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2017.3MB) @(0:01:12 - 0:01:12).
[07/15 18:35:48     71s] Move report: Detail placement moves 24 insts, mean move: 8.24 um, max move: 36.96 um 
[07/15 18:35:48     71s] 	Max move on inst (spi1_conf0_asyn_reg[24]): (190.96, 105.28) --> (218.96, 114.24)
[07/15 18:35:48     71s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2017.3MB
[07/15 18:35:48     71s] Statistics of distance of Instance movement in refine placement:
[07/15 18:35:48     71s]   maximum (X+Y) =        36.96 um
[07/15 18:35:48     71s]   inst (spi1_conf0_asyn_reg[24]) with max move: (190.96, 105.28) -> (218.96, 114.24)
[07/15 18:35:48     71s]   mean    (X+Y) =         8.24 um
[07/15 18:35:48     71s] Summary Report:
[07/15 18:35:48     71s] Instances move: 24 (out of 1221 movable)
[07/15 18:35:48     71s] Instances flipped: 0
[07/15 18:35:48     71s] Mean displacement: 8.24 um
[07/15 18:35:48     71s] Max displacement: 36.96 um (Instance: spi1_conf0_asyn_reg[24]) (190.96, 105.28) -> (218.96, 114.24)
[07/15 18:35:48     71s] 	Length: 36 sites, height: 1 rows, site name: core_ji3v, cell type: SDFRRQJI3VX1
[07/15 18:35:48     71s] Total instances moved : 24
[07/15 18:35:48     71s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.020, REAL:0.023, MEM:2017.3M, EPOCH TIME: 1721082948.084862
[07/15 18:35:48     71s] Total net bbox length = 4.307e+04 (2.390e+04 1.917e+04) (ext = 4.602e+03)
[07/15 18:35:48     71s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2017.3MB
[07/15 18:35:48     71s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2017.3MB) @(0:01:12 - 0:01:12).
[07/15 18:35:48     71s] *** Finished refinePlace (0:01:12 mem=2017.3M) ***
[07/15 18:35:48     71s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.31913.5
[07/15 18:35:48     71s] OPERPROF: Finished RefinePlace at level 1, CPU:0.020, REAL:0.024, MEM:2017.3M, EPOCH TIME: 1721082948.085270
[07/15 18:35:48     71s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2017.3M, EPOCH TIME: 1721082948.085317
[07/15 18:35:48     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1221).
[07/15 18:35:48     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:48     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:48     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:48     71s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.002, MEM:2014.3M, EPOCH TIME: 1721082948.087340
[07/15 18:35:48     71s]     ClockRefiner summary
[07/15 18:35:48     71s]     All clock instances: Moved 5, flipped 5 and cell swapped 0 (out of a total of 372).
[07/15 18:35:48     71s]     The largest move was 4.48 um for spi1_ele2_meta_reg[27].
[07/15 18:35:48     71s]     Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 4).
[07/15 18:35:48     71s]     Clock sinks: Moved 5, flipped 5 and cell swapped 0 (out of a total of 368).
[07/15 18:35:48     71s]     The largest move was 4.48 um for spi1_ele2_meta_reg[27].
[07/15 18:35:48     71s]     Revert refine place priority changes on 0 instances.
[07/15 18:35:48     71s] OPERPROF: Starting DPlace-Init at level 1, MEM:2014.3M, EPOCH TIME: 1721082948.088653
[07/15 18:35:48     71s] Processing tracks to init pin-track alignment.
[07/15 18:35:48     71s] z: 2, totalTracks: 1
[07/15 18:35:48     71s] z: 4, totalTracks: 1
[07/15 18:35:48     71s] z: 6, totalTracks: 1
[07/15 18:35:48     71s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:35:48     71s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2014.3M, EPOCH TIME: 1721082948.089850
[07/15 18:35:48     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:48     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:48     71s] 
[07/15 18:35:48     71s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:35:48     71s] OPERPROF:     Starting CMU at level 3, MEM:2014.3M, EPOCH TIME: 1721082948.099403
[07/15 18:35:48     71s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2014.3M, EPOCH TIME: 1721082948.099651
[07/15 18:35:48     71s] 
[07/15 18:35:48     71s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 18:35:48     71s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2014.3M, EPOCH TIME: 1721082948.099820
[07/15 18:35:48     71s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2014.3M, EPOCH TIME: 1721082948.099864
[07/15 18:35:48     71s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2030.3M, EPOCH TIME: 1721082948.100191
[07/15 18:35:48     71s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2030.3MB).
[07/15 18:35:48     71s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.012, MEM:2030.3M, EPOCH TIME: 1721082948.100369
[07/15 18:35:48     71s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/15 18:35:48     71s]     Disconnecting clock tree from netlist...
[07/15 18:35:48     71s]     Disconnecting clock tree from netlist done.
[07/15 18:35:48     71s]     Leaving CCOpt scope - Cleaning up placement interface...
[07/15 18:35:48     71s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2030.3M, EPOCH TIME: 1721082948.100905
[07/15 18:35:48     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:48     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:48     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:48     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:48     71s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.002, MEM:2030.3M, EPOCH TIME: 1721082948.102708
[07/15 18:35:48     71s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:35:48     71s]     Leaving CCOpt scope - Initializing placement interface...
[07/15 18:35:48     71s] OPERPROF: Starting DPlace-Init at level 1, MEM:2030.3M, EPOCH TIME: 1721082948.102863
[07/15 18:35:48     71s] Processing tracks to init pin-track alignment.
[07/15 18:35:48     71s] z: 2, totalTracks: 1
[07/15 18:35:48     71s] z: 4, totalTracks: 1
[07/15 18:35:48     71s] z: 6, totalTracks: 1
[07/15 18:35:48     71s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:35:48     71s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2030.3M, EPOCH TIME: 1721082948.103996
[07/15 18:35:48     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:48     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:48     71s] 
[07/15 18:35:48     71s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:35:48     71s] OPERPROF:     Starting CMU at level 3, MEM:2030.3M, EPOCH TIME: 1721082948.113231
[07/15 18:35:48     71s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2030.3M, EPOCH TIME: 1721082948.113471
[07/15 18:35:48     71s] 
[07/15 18:35:48     71s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 18:35:48     71s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2030.3M, EPOCH TIME: 1721082948.113630
[07/15 18:35:48     71s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2030.3M, EPOCH TIME: 1721082948.113674
[07/15 18:35:48     71s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2030.3M, EPOCH TIME: 1721082948.113788
[07/15 18:35:48     71s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2030.3MB).
[07/15 18:35:48     71s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:2030.3M, EPOCH TIME: 1721082948.113947
[07/15 18:35:48     71s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:35:48     71s]     Clock tree timing engine global stage delay update for slow_corner:setup.late...
[07/15 18:35:48     71s] End AAE Lib Interpolated Model. (MEM=2030.31 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:35:48     71s]     Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:35:48     71s]     
[07/15 18:35:48     71s]     Clock tree legalization - Histogram:
[07/15 18:35:48     71s]     ====================================
[07/15 18:35:48     71s]     
[07/15 18:35:48     71s]     --------------------------------
[07/15 18:35:48     71s]     Movement (um)    Number of cells
[07/15 18:35:48     71s]     --------------------------------
[07/15 18:35:48     71s]       (empty table)
[07/15 18:35:48     71s]     --------------------------------
[07/15 18:35:48     71s]     
[07/15 18:35:48     71s]     
[07/15 18:35:48     71s]     Clock tree legalization - There are no Movements:
[07/15 18:35:48     71s]     =================================================
[07/15 18:35:48     71s]     
[07/15 18:35:48     71s]     ---------------------------------------------
[07/15 18:35:48     71s]     Movement (um)    Desired     Achieved    Node
[07/15 18:35:48     71s]                      location    location    
[07/15 18:35:48     71s]     ---------------------------------------------
[07/15 18:35:48     71s]       (empty table)
[07/15 18:35:48     71s]     ---------------------------------------------
[07/15 18:35:48     71s]     
[07/15 18:35:48     71s]     Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/15 18:35:48     71s]     Clock DAG stats after 'Clustering':
[07/15 18:35:48     71s]       cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[07/15 18:35:48     71s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:35:48     71s]       misc counts      : r=2, pp=0
[07/15 18:35:48     71s]       cell areas       : b=291.021um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=291.021um^2
[07/15 18:35:48     71s]       cell capacitance : b=0.147pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.147pF
[07/15 18:35:48     71s]       sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:35:48     71s]       wire capacitance : top=0.000pF, trunk=0.037pF, leaf=0.622pF, total=0.658pF
[07/15 18:35:48     71s]       wire lengths     : top=0.000um, trunk=219.800um, leaf=3578.375um, total=3798.175um
[07/15 18:35:48     71s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1046.080um, total=1046.080um
[07/15 18:35:48     71s]     Clock DAG net violations after 'Clustering': none
[07/15 18:35:48     71s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[07/15 18:35:48     71s]       Trunk : target=0.622ns count=1 avg=0.135ns sd=0.000ns min=0.135ns max=0.135ns {1 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:35:48     71s]       Leaf  : target=0.622ns count=5 avg=0.259ns sd=0.029ns min=0.213ns max=0.281ns {5 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:35:48     71s]     Clock DAG library cell distribution after 'Clustering' {count}:
[07/15 18:35:48     71s]        Bufs: BUJI3VX16: 4 
[07/15 18:35:48     71s]     Clock DAG hash after 'Clustering': 1572839053276066481 4376053074963510032
[07/15 18:35:48     71s]     CTS services accumulated run-time stats after 'Clustering':
[07/15 18:35:48     71s]       delay calculator: calls=6444, total_wall_time=0.217s, mean_wall_time=0.034ms
[07/15 18:35:48     71s]       legalizer: calls=39, total_wall_time=0.001s, mean_wall_time=0.017ms
[07/15 18:35:48     71s]       steiner router: calls=6438, total_wall_time=0.037s, mean_wall_time=0.006ms
[07/15 18:35:48     71s]     Primary reporting skew groups after 'Clustering':
[07/15 18:35:48     71s]       skew_group CLK/functional_mode: insertion delay [min=0.314, max=0.363, avg=0.341, sd=0.013], skew [0.049 vs 0.286], 100% {0.314, 0.363} (wid=0.057 ws=0.049) (gid=0.308 gs=0.002)
[07/15 18:35:48     71s]           min path sink: spi1_conf1_reg[0]/C
[07/15 18:35:48     71s]           max path sink: spi1_conf1_meta_reg[22]/C
[07/15 18:35:48     71s]     Skew group summary after 'Clustering':
[07/15 18:35:48     71s]       skew_group CLK/functional_mode: insertion delay [min=0.314, max=0.363, avg=0.341, sd=0.013], skew [0.049 vs 0.286], 100% {0.314, 0.363} (wid=0.057 ws=0.049) (gid=0.308 gs=0.002)
[07/15 18:35:48     71s]       skew_group SPI_CLK/functional_mode: insertion delay [min=0.006, max=0.049, avg=0.034, sd=0.014], skew [0.043 vs 0.286], 100% {0.006, 0.049} (wid=0.049 ws=0.043) (gid=0.000 gs=0.000)
[07/15 18:35:48     71s]     Legalizer API calls during this step: 39 succeeded with high effort: 39 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:35:48     71s]   Clustering done. (took cpu=0:00:00.2 real=0:00:00.2)
[07/15 18:35:48     71s]   
[07/15 18:35:48     71s]   Post-Clustering Statistics Report
[07/15 18:35:48     71s]   =================================
[07/15 18:35:48     71s]   
[07/15 18:35:48     71s]   Fanout Statistics:
[07/15 18:35:48     71s]   
[07/15 18:35:48     71s]   ----------------------------------------------------------------------------------
[07/15 18:35:48     71s]   Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[07/15 18:35:48     71s]                        Fanout    Fanout    Fanout    Fanout       Distribution
[07/15 18:35:48     71s]   ----------------------------------------------------------------------------------
[07/15 18:35:48     71s]   Trunk         2       3.000       2         4        1.414      {1 <= 2, 1 <= 4}
[07/15 18:35:48     71s]   Leaf          5      73.600      46        83       15.534      {1 <= 53, 4 <= 85}
[07/15 18:35:48     71s]   ----------------------------------------------------------------------------------
[07/15 18:35:48     71s]   
[07/15 18:35:48     71s]   Clustering Failure Statistics:
[07/15 18:35:48     71s]   
[07/15 18:35:48     71s]   --------------------------------
[07/15 18:35:48     71s]   Net Type    Clusters    Clusters
[07/15 18:35:48     71s]               Tried       Failed
[07/15 18:35:48     71s]   --------------------------------
[07/15 18:35:48     71s]   Leaf           4           0
[07/15 18:35:48     71s]   --------------------------------
[07/15 18:35:48     71s]   
[07/15 18:35:48     71s]   Clustering Partition Statistics:
[07/15 18:35:48     71s]   
[07/15 18:35:48     71s]   -------------------------------------------------------------------------------------
[07/15 18:35:48     71s]   Net Type    Case B      Case C      Partition    Mean       Min     Max     Std. Dev.
[07/15 18:35:48     71s]               Fraction    Fraction    Count        Size       Size    Size    Size
[07/15 18:35:48     71s]   -------------------------------------------------------------------------------------
[07/15 18:35:48     71s]   Leaf         0.000       1.000          1        322.000    322     322       0.000
[07/15 18:35:48     71s]   -------------------------------------------------------------------------------------
[07/15 18:35:48     71s]   
[07/15 18:35:48     71s]   Longest 5 runtime clustering solutions:
[07/15 18:35:48     71s]   
[07/15 18:35:48     71s]   ------------------------------------------------------------------------------
[07/15 18:35:48     71s]   Wall time     Fanout    Instances Added    Iterations    Clock Tree    Driver
[07/15 18:35:48     71s]   ------------------------------------------------------------------------------
[07/15 18:35:48     71s]   103980.413     322         0                  0          CLK           CLK
[07/15 18:35:48     71s]    11644.755      46         0                  0          SPI_CLK       SPI_CLK
[07/15 18:35:48     71s]   ------------------------------------------------------------------------------
[07/15 18:35:48     71s]   
[07/15 18:35:48     71s]   Longest 10 runtime per clock tree:
[07/15 18:35:48     71s]   
[07/15 18:35:48     71s]   ---------------------------------------------------------------------------------------
[07/15 18:35:48     71s]   Wall Time     Mean          Min           Max           Std. Dev    Count    Clock Tree
[07/15 18:35:48     71s]   ---------------------------------------------------------------------------------------
[07/15 18:35:48     71s]   103980.413    103980.413    103980.413    103980.413     0.000         2     CLK
[07/15 18:35:48     71s]    11644.755     11644.755     11644.755     11644.755     0.000         2     SPI_CLK
[07/15 18:35:48     71s]   ---------------------------------------------------------------------------------------
[07/15 18:35:48     71s]   
[07/15 18:35:48     71s]   Bottom-up runtime statistics:
[07/15 18:35:48     71s]   
[07/15 18:35:48     71s]   ----------------------------------------------------------
[07/15 18:35:48     71s]   Mean         Min          Max           Std. Dev     Count
[07/15 18:35:48     71s]   ----------------------------------------------------------
[07/15 18:35:48     71s]   57812.584    11644.755    103980.413    65291.170       2
[07/15 18:35:48     71s]   ----------------------------------------------------------
[07/15 18:35:48     71s]   
[07/15 18:35:48     71s]   
[07/15 18:35:48     71s]   Looking for fanout violations...
[07/15 18:35:48     71s]   Looking for fanout violations done.
[07/15 18:35:48     71s]   CongRepair After Initial Clustering...
[07/15 18:35:48     71s]   Reset timing graph...
[07/15 18:35:48     71s] Ignoring AAE DB Resetting ...
[07/15 18:35:48     71s]   Reset timing graph done.
[07/15 18:35:48     71s]   Leaving CCOpt scope - Early Global Route...
[07/15 18:35:48     71s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2068.5M, EPOCH TIME: 1721082948.132606
[07/15 18:35:48     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:368).
[07/15 18:35:48     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:48     71s] All LLGs are deleted
[07/15 18:35:48     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:48     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:48     71s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2068.5M, EPOCH TIME: 1721082948.134247
[07/15 18:35:48     71s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2068.5M, EPOCH TIME: 1721082948.134331
[07/15 18:35:48     71s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.002, MEM:2030.5M, EPOCH TIME: 1721082948.134795
[07/15 18:35:48     71s]   Clock implementation routing...
[07/15 18:35:48     71s] Net route status summary:
[07/15 18:35:48     71s]   Clock:         6 (unrouted=6, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[07/15 18:35:48     71s]   Non-clock:  1276 (unrouted=27, trialRouted=1249, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=27, (crossesIlmBoundary AND tooFewTerms=0)])
[07/15 18:35:48     71s]     Routing using eGR only...
[07/15 18:35:48     71s]       Early Global Route - eGR only step...
[07/15 18:35:48     71s] (ccopt eGR): There are 6 nets to be routed. 0 nets have skip routing designation.
[07/15 18:35:48     71s] (ccopt eGR): There are 6 nets for routing of which 6 have one or more fixed wires.
[07/15 18:35:48     71s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[07/15 18:35:48     71s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[07/15 18:35:48     71s] (ccopt eGR): Start to route 6 all nets
[07/15 18:35:48     71s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2030.46 MB )
[07/15 18:35:48     71s] (I)      ============================ Layers =============================
[07/15 18:35:48     71s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:35:48     71s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[07/15 18:35:48     71s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:35:48     71s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[07/15 18:35:48     71s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[07/15 18:35:48     71s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[07/15 18:35:48     71s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[07/15 18:35:48     71s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[07/15 18:35:48     71s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[07/15 18:35:48     71s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[07/15 18:35:48     71s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[07/15 18:35:48     71s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[07/15 18:35:48     71s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[07/15 18:35:48     71s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[07/15 18:35:48     71s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[07/15 18:35:48     71s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:35:48     71s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[07/15 18:35:48     71s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[07/15 18:35:48     71s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[07/15 18:35:48     71s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[07/15 18:35:48     71s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[07/15 18:35:48     71s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[07/15 18:35:48     71s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[07/15 18:35:48     71s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[07/15 18:35:48     71s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[07/15 18:35:48     71s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[07/15 18:35:48     71s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[07/15 18:35:48     71s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[07/15 18:35:48     71s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[07/15 18:35:48     71s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[07/15 18:35:48     71s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[07/15 18:35:48     71s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[07/15 18:35:48     71s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[07/15 18:35:48     71s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[07/15 18:35:48     71s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[07/15 18:35:48     71s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[07/15 18:35:48     71s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[07/15 18:35:48     71s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[07/15 18:35:48     71s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[07/15 18:35:48     71s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[07/15 18:35:48     71s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[07/15 18:35:48     71s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[07/15 18:35:48     71s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[07/15 18:35:48     71s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[07/15 18:35:48     71s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[07/15 18:35:48     71s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[07/15 18:35:48     71s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[07/15 18:35:48     71s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[07/15 18:35:48     71s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[07/15 18:35:48     71s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[07/15 18:35:48     71s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[07/15 18:35:48     71s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[07/15 18:35:48     71s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[07/15 18:35:48     71s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[07/15 18:35:48     71s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[07/15 18:35:48     71s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[07/15 18:35:48     71s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[07/15 18:35:48     71s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[07/15 18:35:48     71s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[07/15 18:35:48     71s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[07/15 18:35:48     71s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[07/15 18:35:48     71s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[07/15 18:35:48     71s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[07/15 18:35:48     71s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[07/15 18:35:48     71s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[07/15 18:35:48     71s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[07/15 18:35:48     71s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[07/15 18:35:48     71s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[07/15 18:35:48     71s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[07/15 18:35:48     71s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[07/15 18:35:48     71s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[07/15 18:35:48     71s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[07/15 18:35:48     71s] (I)      | 203 | 203 |                Group |     other |        |       |
[07/15 18:35:48     71s] (I)      | 204 | 204 |                  Row |     other |        |       |
[07/15 18:35:48     71s] (I)      | 205 | 205 |               marker |     other |        |       |
[07/15 18:35:48     71s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[07/15 18:35:48     71s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[07/15 18:35:48     71s] (I)      | 208 | 208 |                unset |     other |        |       |
[07/15 18:35:48     71s] (I)      | 209 | 209 |              unknown |     other |        |       |
[07/15 18:35:48     71s] (I)      | 210 | 210 |               supply |     other |        |       |
[07/15 18:35:48     71s] (I)      | 211 | 211 |                spike |     other |        |       |
[07/15 18:35:48     71s] (I)      | 212 | 212 |               resist |     other |        |       |
[07/15 18:35:48     71s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[07/15 18:35:48     71s] (I)      | 214 | 214 |                drive |     other |        |       |
[07/15 18:35:48     71s] (I)      | 215 | 215 |               select |     other |        |       |
[07/15 18:35:48     71s] (I)      | 216 | 216 |               hilite |     other |        |       |
[07/15 18:35:48     71s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[07/15 18:35:48     71s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[07/15 18:35:48     71s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[07/15 18:35:48     71s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[07/15 18:35:48     71s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[07/15 18:35:48     71s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[07/15 18:35:48     71s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[07/15 18:35:48     71s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[07/15 18:35:48     71s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[07/15 18:35:48     71s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[07/15 18:35:48     71s] (I)      | 227 | 227 |              stretch |     other |        |       |
[07/15 18:35:48     71s] (I)      | 228 | 228 |                 snap |     other |        |       |
[07/15 18:35:48     71s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[07/15 18:35:48     71s] (I)      | 230 | 230 |                 axis |     other |        |       |
[07/15 18:35:48     71s] (I)      | 231 | 231 |                  pin |     other |        |       |
[07/15 18:35:48     71s] (I)      | 232 | 232 |                 wire |     other |        |       |
[07/15 18:35:48     71s] (I)      | 233 | 233 |               device |     other |        |       |
[07/15 18:35:48     71s] (I)      | 234 | 234 |               border |     other |        |       |
[07/15 18:35:48     71s] (I)      | 235 | 235 |                 text |     other |        |       |
[07/15 18:35:48     71s] (I)      | 236 | 236 |            softFence |     other |        |       |
[07/15 18:35:48     71s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[07/15 18:35:48     71s] (I)      | 238 | 238 |                align |     other |        |       |
[07/15 18:35:48     71s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[07/15 18:35:48     71s] (I)      | 240 | 240 |             instance |     other |        |       |
[07/15 18:35:48     71s] (I)      | 241 | 241 |             annotate |     other |        |       |
[07/15 18:35:48     71s] (I)      | 242 | 242 |                 grid |     other |        |       |
[07/15 18:35:48     71s] (I)      | 243 | 243 |           background |     other |        |       |
[07/15 18:35:48     71s] (I)      | 244 | 244 |            substrate |     other |        |       |
[07/15 18:35:48     71s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[07/15 18:35:48     71s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[07/15 18:35:48     71s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[07/15 18:35:48     71s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[07/15 18:35:48     71s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[07/15 18:35:48     71s] (I)      | 250 | 250 |                drill |     other |        |       |
[07/15 18:35:48     71s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[07/15 18:35:48     71s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[07/15 18:35:48     71s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[07/15 18:35:48     71s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:35:48     71s] (I)      Started Import and model ( Curr Mem: 2030.46 MB )
[07/15 18:35:48     71s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:35:48     71s] (I)      == Non-default Options ==
[07/15 18:35:48     71s] (I)      Clean congestion better                            : true
[07/15 18:35:48     71s] (I)      Estimate vias on DPT layer                         : true
[07/15 18:35:48     71s] (I)      Clean congestion layer assignment rounds           : 3
[07/15 18:35:48     71s] (I)      Layer constraints as soft constraints              : true
[07/15 18:35:48     71s] (I)      Soft top layer                                     : true
[07/15 18:35:48     71s] (I)      Skip prospective layer relax nets                  : true
[07/15 18:35:48     71s] (I)      Better NDR handling                                : true
[07/15 18:35:48     71s] (I)      Improved NDR modeling in LA                        : true
[07/15 18:35:48     71s] (I)      Routing cost fix for NDR handling                  : true
[07/15 18:35:48     71s] (I)      Block tracks for preroutes                         : true
[07/15 18:35:48     71s] (I)      Assign IRoute by net group key                     : true
[07/15 18:35:48     71s] (I)      Block unroutable channels                          : true
[07/15 18:35:48     71s] (I)      Block unroutable channels 3D                       : true
[07/15 18:35:48     71s] (I)      Bound layer relaxed segment wl                     : true
[07/15 18:35:48     71s] (I)      Blocked pin reach length threshold                 : 2
[07/15 18:35:48     71s] (I)      Check blockage within NDR space in TA              : true
[07/15 18:35:48     71s] (I)      Skip must join for term with via pillar            : true
[07/15 18:35:48     71s] (I)      Model find APA for IO pin                          : true
[07/15 18:35:48     71s] (I)      On pin location for off pin term                   : true
[07/15 18:35:48     71s] (I)      Handle EOL spacing                                 : true
[07/15 18:35:48     71s] (I)      Merge PG vias by gap                               : true
[07/15 18:35:48     71s] (I)      Maximum routing layer                              : 6
[07/15 18:35:48     71s] (I)      Route selected nets only                           : true
[07/15 18:35:48     71s] (I)      Refine MST                                         : true
[07/15 18:35:48     71s] (I)      Honor PRL                                          : true
[07/15 18:35:48     71s] (I)      Strong congestion aware                            : true
[07/15 18:35:48     71s] (I)      Improved initial location for IRoutes              : true
[07/15 18:35:48     71s] (I)      Multi panel TA                                     : true
[07/15 18:35:48     71s] (I)      Penalize wire overlap                              : true
[07/15 18:35:48     71s] (I)      Expand small instance blockage                     : true
[07/15 18:35:48     71s] (I)      Reduce via in TA                                   : true
[07/15 18:35:48     71s] (I)      SS-aware routing                                   : true
[07/15 18:35:48     71s] (I)      Improve tree edge sharing                          : true
[07/15 18:35:48     71s] (I)      Improve 2D via estimation                          : true
[07/15 18:35:48     71s] (I)      Refine Steiner tree                                : true
[07/15 18:35:48     71s] (I)      Build spine tree                                   : true
[07/15 18:35:48     71s] (I)      Model pass through capacity                        : true
[07/15 18:35:48     71s] (I)      Extend blockages by a half GCell                   : true
[07/15 18:35:48     71s] (I)      Consider pin shapes                                : true
[07/15 18:35:48     71s] (I)      Consider pin shapes for all nodes                  : true
[07/15 18:35:48     71s] (I)      Consider NR APA                                    : true
[07/15 18:35:48     71s] (I)      Consider IO pin shape                              : true
[07/15 18:35:48     71s] (I)      Fix pin connection bug                             : true
[07/15 18:35:48     71s] (I)      Consider layer RC for local wires                  : true
[07/15 18:35:48     71s] (I)      Route to clock mesh pin                            : true
[07/15 18:35:48     71s] (I)      LA-aware pin escape length                         : 2
[07/15 18:35:48     71s] (I)      Connect multiple ports                             : true
[07/15 18:35:48     71s] (I)      Split for must join                                : true
[07/15 18:35:48     71s] (I)      Number of threads                                  : 1
[07/15 18:35:48     71s] (I)      Routing effort level                               : 10000
[07/15 18:35:48     71s] (I)      Prefer layer length threshold                      : 8
[07/15 18:35:48     71s] (I)      Overflow penalty cost                              : 10
[07/15 18:35:48     71s] (I)      A-star cost                                        : 0.300000
[07/15 18:35:48     71s] (I)      Misalignment cost                                  : 10.000000
[07/15 18:35:48     71s] (I)      Threshold for short IRoute                         : 6
[07/15 18:35:48     71s] (I)      Via cost during post routing                       : 1.000000
[07/15 18:35:48     71s] (I)      Layer congestion ratios                            : { { 1.0 } }
[07/15 18:35:48     71s] (I)      Source-to-sink ratio                               : 0.300000
[07/15 18:35:48     71s] (I)      Scenic ratio bound                                 : 3.000000
[07/15 18:35:48     71s] (I)      Segment layer relax scenic ratio                   : 1.250000
[07/15 18:35:48     71s] (I)      Source-sink aware LA ratio                         : 0.500000
[07/15 18:35:48     71s] (I)      PG-aware similar topology routing                  : true
[07/15 18:35:48     71s] (I)      Maze routing via cost fix                          : true
[07/15 18:35:48     71s] (I)      Apply PRL on PG terms                              : true
[07/15 18:35:48     71s] (I)      Apply PRL on obs objects                           : true
[07/15 18:35:48     71s] (I)      Handle range-type spacing rules                    : true
[07/15 18:35:48     71s] (I)      PG gap threshold multiplier                        : 10.000000
[07/15 18:35:48     71s] (I)      Parallel spacing query fix                         : true
[07/15 18:35:48     71s] (I)      Force source to root IR                            : true
[07/15 18:35:48     71s] (I)      Layer Weights                                      : L2:4 L3:2.5
[07/15 18:35:48     71s] (I)      Do not relax to DPT layer                          : true
[07/15 18:35:48     71s] (I)      No DPT in post routing                             : true
[07/15 18:35:48     71s] (I)      Modeling PG via merging fix                        : true
[07/15 18:35:48     71s] (I)      Shield aware TA                                    : true
[07/15 18:35:48     71s] (I)      Strong shield aware TA                             : true
[07/15 18:35:48     71s] (I)      Overflow calculation fix in LA                     : true
[07/15 18:35:48     71s] (I)      Post routing fix                                   : true
[07/15 18:35:48     71s] (I)      Strong post routing                                : true
[07/15 18:35:48     71s] (I)      NDR via pillar fix                                 : true
[07/15 18:35:48     71s] (I)      Violation on path threshold                        : 1
[07/15 18:35:48     71s] (I)      Pass through capacity modeling                     : true
[07/15 18:35:48     71s] (I)      Select the non-relaxed segments in post routing stage : true
[07/15 18:35:48     71s] (I)      Select term pin box for io pin                     : true
[07/15 18:35:48     71s] (I)      Penalize NDR sharing                               : true
[07/15 18:35:48     71s] (I)      Enable special modeling                            : false
[07/15 18:35:48     71s] (I)      Keep fixed segments                                : true
[07/15 18:35:48     71s] (I)      Reorder net groups by key                          : true
[07/15 18:35:48     71s] (I)      Increase net scenic ratio                          : true
[07/15 18:35:48     71s] (I)      Method to set GCell size                           : row
[07/15 18:35:48     71s] (I)      Connect multiple ports and must join fix           : true
[07/15 18:35:48     71s] (I)      Avoid high resistance layers                       : true
[07/15 18:35:48     71s] (I)      Model find APA for IO pin fix                      : true
[07/15 18:35:48     71s] (I)      Avoid connecting non-metal layers                  : true
[07/15 18:35:48     71s] (I)      Use track pitch for NDR                            : true
[07/15 18:35:48     71s] (I)      Enable layer relax to lower layer                  : true
[07/15 18:35:48     71s] (I)      Enable layer relax to upper layer                  : true
[07/15 18:35:48     71s] (I)      Top layer relaxation fix                           : true
[07/15 18:35:48     71s] (I)      Handle non-default track width                     : false
[07/15 18:35:48     71s] (I)      Counted 402 PG shapes. We will not process PG shapes layer by layer.
[07/15 18:35:48     71s] (I)      Use row-based GCell size
[07/15 18:35:48     71s] (I)      Use row-based GCell align
[07/15 18:35:48     71s] (I)      layer 0 area = 202000
[07/15 18:35:48     71s] (I)      layer 1 area = 202000
[07/15 18:35:48     71s] (I)      layer 2 area = 202000
[07/15 18:35:48     71s] (I)      layer 3 area = 202000
[07/15 18:35:48     71s] (I)      layer 4 area = 562000
[07/15 18:35:48     71s] (I)      layer 5 area = 10000000
[07/15 18:35:48     71s] (I)      GCell unit size   : 4480
[07/15 18:35:48     71s] (I)      GCell multiplier  : 1
[07/15 18:35:48     71s] (I)      GCell row height  : 4480
[07/15 18:35:48     71s] (I)      Actual row height : 4480
[07/15 18:35:48     71s] (I)      GCell align ref   : 20160 20160
[07/15 18:35:48     71s] [NR-eGR] Track table information for default rule: 
[07/15 18:35:48     71s] [NR-eGR] MET1 has single uniform track structure
[07/15 18:35:48     71s] [NR-eGR] MET2 has single uniform track structure
[07/15 18:35:48     71s] [NR-eGR] MET3 has single uniform track structure
[07/15 18:35:48     71s] [NR-eGR] MET4 has single uniform track structure
[07/15 18:35:48     71s] [NR-eGR] METTP has single uniform track structure
[07/15 18:35:48     71s] [NR-eGR] METTPL has single uniform track structure
[07/15 18:35:48     71s] (I)      ================= Default via ==================
[07/15 18:35:48     71s] (I)      +---+--------------------+---------------------+
[07/15 18:35:48     71s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut     |
[07/15 18:35:48     71s] (I)      +---+--------------------+---------------------+
[07/15 18:35:48     71s] (I)      | 1 |    2  VIA1_Y_so    |   32  VIA1_CV1_hd   |
[07/15 18:35:48     71s] (I)      | 2 |   38  VIA2_so      |   61  VIA2_CV1_so   |
[07/15 18:35:48     71s] (I)      | 3 |   74  VIA3_so      |   93  VIA3_CH2_so   |
[07/15 18:35:48     71s] (I)      | 4 |  117  VIATPne_Y_so |  132  VIATP_CH2s_so |
[07/15 18:35:48     71s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so  |
[07/15 18:35:48     71s] (I)      +---+--------------------+---------------------+
[07/15 18:35:48     71s] [NR-eGR] Read 10 PG shapes
[07/15 18:35:48     71s] [NR-eGR] Read 0 clock shapes
[07/15 18:35:48     71s] [NR-eGR] Read 0 other shapes
[07/15 18:35:48     71s] [NR-eGR] #Routing Blockages  : 0
[07/15 18:35:48     71s] [NR-eGR] #Instance Blockages : 0
[07/15 18:35:48     71s] [NR-eGR] #PG Blockages       : 10
[07/15 18:35:48     71s] [NR-eGR] #Halo Blockages     : 0
[07/15 18:35:48     71s] [NR-eGR] #Boundary Blockages : 0
[07/15 18:35:48     71s] [NR-eGR] #Clock Blockages    : 0
[07/15 18:35:48     71s] [NR-eGR] #Other Blockages    : 0
[07/15 18:35:48     71s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/15 18:35:48     71s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[07/15 18:35:48     71s] [NR-eGR] Read 1255 nets ( ignored 1249 )
[07/15 18:35:48     71s] [NR-eGR] Connected 0 must-join pins/ports
[07/15 18:35:48     71s] (I)      early_global_route_priority property id does not exist.
[07/15 18:35:48     71s] (I)      Read Num Blocks=250  Num Prerouted Wires=0  Num CS=0
[07/15 18:35:48     71s] (I)      Layer 1 (V) : #blockages 250 : #preroutes 0
[07/15 18:35:48     71s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[07/15 18:35:48     71s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[07/15 18:35:48     71s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 0
[07/15 18:35:48     71s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[07/15 18:35:48     71s] (I)      Moved 2 terms for better access 
[07/15 18:35:48     71s] (I)      Number of ignored nets                =      0
[07/15 18:35:48     71s] (I)      Number of connected nets              =      0
[07/15 18:35:48     71s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[07/15 18:35:48     71s] (I)      Number of clock nets                  =      6.  Ignored: No
[07/15 18:35:48     71s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/15 18:35:48     71s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/15 18:35:48     71s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/15 18:35:48     71s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/15 18:35:48     71s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/15 18:35:48     71s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/15 18:35:48     71s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/15 18:35:48     71s] [NR-eGR] There are 6 clock nets ( 0 with NDR ).
[07/15 18:35:48     71s] (I)      Ndr track 0 does not exist
[07/15 18:35:48     71s] (I)      ---------------------Grid Graph Info--------------------
[07/15 18:35:48     71s] (I)      Routing area        : (0, 0) - (445200, 241920)
[07/15 18:35:48     71s] (I)      Core area           : (20160, 20160) - (425040, 221760)
[07/15 18:35:48     71s] (I)      Site width          :   560  (dbu)
[07/15 18:35:48     71s] (I)      Row height          :  4480  (dbu)
[07/15 18:35:48     71s] (I)      GCell row height    :  4480  (dbu)
[07/15 18:35:48     71s] (I)      GCell width         :  4480  (dbu)
[07/15 18:35:48     71s] (I)      GCell height        :  4480  (dbu)
[07/15 18:35:48     71s] (I)      Grid                :    99    54     6
[07/15 18:35:48     71s] (I)      Layer numbers       :     1     2     3     4     5     6
[07/15 18:35:48     71s] (I)      Vertical capacity   :     0  4480     0  4480     0  4480
[07/15 18:35:48     71s] (I)      Horizontal capacity :     0     0  4480     0  4480     0
[07/15 18:35:48     71s] (I)      Default wire width  :   230   280   280   280   440  3000
[07/15 18:35:48     71s] (I)      Default wire space  :   230   280   280   280   460  2500
[07/15 18:35:48     71s] (I)      Default wire pitch  :   460   560   560   560   900  5500
[07/15 18:35:48     71s] (I)      Default pitch size  :   460   560   560   560  1120  5600
[07/15 18:35:48     71s] (I)      First track coord   :   280   280   280   280  1400  6160
[07/15 18:35:48     71s] (I)      Num tracks per GCell:  9.74  8.00  8.00  8.00  4.00  0.80
[07/15 18:35:48     71s] (I)      Total num of tracks :   432   795   432   795   215    79
[07/15 18:35:48     71s] (I)      Num of masks        :     1     1     1     1     1     1
[07/15 18:35:48     71s] (I)      Num of trim masks   :     0     0     0     0     0     0
[07/15 18:35:48     71s] (I)      --------------------------------------------------------
[07/15 18:35:48     71s] 
[07/15 18:35:48     71s] [NR-eGR] ============ Routing rule table ============
[07/15 18:35:48     71s] [NR-eGR] Rule id: 0  Nets: 6
[07/15 18:35:48     71s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[07/15 18:35:48     71s] (I)                    Layer    2    3    4     5     6 
[07/15 18:35:48     71s] (I)                    Pitch  560  560  560  1120  5600 
[07/15 18:35:48     71s] (I)             #Used tracks    1    1    1     1     1 
[07/15 18:35:48     71s] (I)       #Fully used tracks    1    1    1     1     1 
[07/15 18:35:48     71s] [NR-eGR] ========================================
[07/15 18:35:48     71s] [NR-eGR] 
[07/15 18:35:48     71s] (I)      =============== Blocked Tracks ===============
[07/15 18:35:48     71s] (I)      +-------+---------+----------+---------------+
[07/15 18:35:48     71s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/15 18:35:48     71s] (I)      +-------+---------+----------+---------------+
[07/15 18:35:48     71s] (I)      |     1 |       0 |        0 |         0.00% |
[07/15 18:35:48     71s] (I)      |     2 |   42930 |     6090 |        14.19% |
[07/15 18:35:48     71s] (I)      |     3 |   42768 |        0 |         0.00% |
[07/15 18:35:48     71s] (I)      |     4 |   42930 |        0 |         0.00% |
[07/15 18:35:48     71s] (I)      |     5 |   21285 |        0 |         0.00% |
[07/15 18:35:48     71s] (I)      |     6 |    4266 |        0 |         0.00% |
[07/15 18:35:48     71s] (I)      +-------+---------+----------+---------------+
[07/15 18:35:48     71s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2030.46 MB )
[07/15 18:35:48     71s] (I)      Reset routing kernel
[07/15 18:35:48     71s] (I)      Started Global Routing ( Curr Mem: 2030.46 MB )
[07/15 18:35:48     71s] (I)      totalPins=378  totalGlobalPin=378 (100.00%)
[07/15 18:35:48     71s] (I)      total 2D Cap : 122538 = (42768 H, 79770 V)
[07/15 18:35:48     71s] [NR-eGR] Layer group 1: route 6 net(s) in layer range [2, 4]
[07/15 18:35:48     71s] (I)      
[07/15 18:35:48     71s] (I)      ============  Phase 1a Route ============
[07/15 18:35:48     71s] (I)      Usage: 845 = (374 H, 471 V) = (0.87% H, 0.59% V) = (1.676e+03um H, 2.110e+03um V)
[07/15 18:35:48     71s] (I)      
[07/15 18:35:48     71s] (I)      ============  Phase 1b Route ============
[07/15 18:35:48     71s] (I)      Usage: 845 = (374 H, 471 V) = (0.87% H, 0.59% V) = (1.676e+03um H, 2.110e+03um V)
[07/15 18:35:48     71s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.785600e+03um
[07/15 18:35:48     71s] (I)      
[07/15 18:35:48     71s] (I)      ============  Phase 1c Route ============
[07/15 18:35:48     71s] (I)      Usage: 845 = (374 H, 471 V) = (0.87% H, 0.59% V) = (1.676e+03um H, 2.110e+03um V)
[07/15 18:35:48     71s] (I)      
[07/15 18:35:48     71s] (I)      ============  Phase 1d Route ============
[07/15 18:35:48     71s] (I)      Usage: 845 = (374 H, 471 V) = (0.87% H, 0.59% V) = (1.676e+03um H, 2.110e+03um V)
[07/15 18:35:48     71s] (I)      
[07/15 18:35:48     71s] (I)      ============  Phase 1e Route ============
[07/15 18:35:48     71s] (I)      Usage: 845 = (374 H, 471 V) = (0.87% H, 0.59% V) = (1.676e+03um H, 2.110e+03um V)
[07/15 18:35:48     71s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.785600e+03um
[07/15 18:35:48     71s] (I)      
[07/15 18:35:48     71s] (I)      ============  Phase 1f Route ============
[07/15 18:35:48     71s] (I)      Usage: 845 = (374 H, 471 V) = (0.87% H, 0.59% V) = (1.676e+03um H, 2.110e+03um V)
[07/15 18:35:48     71s] (I)      
[07/15 18:35:48     71s] (I)      ============  Phase 1g Route ============
[07/15 18:35:48     71s] (I)      Usage: 845 = (373 H, 472 V) = (0.87% H, 0.59% V) = (1.671e+03um H, 2.115e+03um V)
[07/15 18:35:48     71s] (I)      #Nets         : 6
[07/15 18:35:48     71s] (I)      #Relaxed nets : 0
[07/15 18:35:48     71s] (I)      Wire length   : 845
[07/15 18:35:48     71s] (I)      
[07/15 18:35:48     71s] (I)      ============  Phase 1h Route ============
[07/15 18:35:48     71s] (I)      Usage: 845 = (373 H, 472 V) = (0.87% H, 0.59% V) = (1.671e+03um H, 2.115e+03um V)
[07/15 18:35:48     71s] (I)      
[07/15 18:35:48     71s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/15 18:35:48     71s] [NR-eGR]                        OverCon            
[07/15 18:35:48     71s] [NR-eGR]                         #Gcell     %Gcell
[07/15 18:35:48     71s] [NR-eGR]        Layer             (1-0)    OverCon
[07/15 18:35:48     71s] [NR-eGR] ----------------------------------------------
[07/15 18:35:48     71s] [NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[07/15 18:35:48     71s] [NR-eGR]    MET2 ( 2)         0( 0.00%)   ( 0.00%) 
[07/15 18:35:48     71s] [NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[07/15 18:35:48     71s] [NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[07/15 18:35:48     71s] [NR-eGR]   METTP ( 5)         0( 0.00%)   ( 0.00%) 
[07/15 18:35:48     71s] [NR-eGR]  METTPL ( 6)         0( 0.00%)   ( 0.00%) 
[07/15 18:35:48     71s] [NR-eGR] ----------------------------------------------
[07/15 18:35:48     71s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[07/15 18:35:48     71s] [NR-eGR] 
[07/15 18:35:48     71s] (I)      Finished Global Routing ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2030.46 MB )
[07/15 18:35:48     71s] (I)      total 2D Cap : 148089 = (64053 H, 84036 V)
[07/15 18:35:48     71s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/15 18:35:48     71s] (I)      ============= Track Assignment ============
[07/15 18:35:48     71s] (I)      Started Track Assignment (1T) ( Curr Mem: 2030.46 MB )
[07/15 18:35:48     71s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[07/15 18:35:48     71s] (I)      Run Multi-thread track assignment
[07/15 18:35:48     71s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2030.46 MB )
[07/15 18:35:48     71s] (I)      Started Export ( Curr Mem: 2030.46 MB )
[07/15 18:35:48     71s] [NR-eGR]                 Length (um)   Vias 
[07/15 18:35:48     71s] [NR-eGR] -----------------------------------
[07/15 18:35:48     71s] [NR-eGR]  MET1    (1H)             0   4788 
[07/15 18:35:48     71s] [NR-eGR]  MET2    (2V)         25432   6998 
[07/15 18:35:48     71s] [NR-eGR]  MET3    (3H)         26850     48 
[07/15 18:35:48     71s] [NR-eGR]  MET4    (4V)           554      0 
[07/15 18:35:48     71s] [NR-eGR]  METTP   (5H)             0      0 
[07/15 18:35:48     71s] [NR-eGR]  METTPL  (6V)             0      0 
[07/15 18:35:48     71s] [NR-eGR] -----------------------------------
[07/15 18:35:48     71s] [NR-eGR]          Total        52837  11834 
[07/15 18:35:48     71s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:35:48     71s] [NR-eGR] Total half perimeter of net bounding box: 43069um
[07/15 18:35:48     71s] [NR-eGR] Total length: 52837um, number of vias: 11834
[07/15 18:35:48     71s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:35:48     71s] [NR-eGR] Total eGR-routed clock nets wire length: 3906um, number of vias: 867
[07/15 18:35:48     71s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:35:48     71s] [NR-eGR] Report for selected net(s) only.
[07/15 18:35:48     71s] [NR-eGR]                 Length (um)  Vias 
[07/15 18:35:48     71s] [NR-eGR] ----------------------------------
[07/15 18:35:48     71s] [NR-eGR]  MET1    (1H)             0   376 
[07/15 18:35:48     71s] [NR-eGR]  MET2    (2V)          1600   443 
[07/15 18:35:48     71s] [NR-eGR]  MET3    (3H)          1752    48 
[07/15 18:35:48     71s] [NR-eGR]  MET4    (4V)           554     0 
[07/15 18:35:48     71s] [NR-eGR]  METTP   (5H)             0     0 
[07/15 18:35:48     71s] [NR-eGR]  METTPL  (6V)             0     0 
[07/15 18:35:48     71s] [NR-eGR] ----------------------------------
[07/15 18:35:48     71s] [NR-eGR]          Total         3906   867 
[07/15 18:35:48     71s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:35:48     71s] [NR-eGR] Total half perimeter of net bounding box: 1670um
[07/15 18:35:48     71s] [NR-eGR] Total length: 3906um, number of vias: 867
[07/15 18:35:48     71s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:35:48     71s] [NR-eGR] Total routed clock nets wire length: 3906um, number of vias: 867
[07/15 18:35:48     71s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:35:48     71s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2030.46 MB )
[07/15 18:35:48     71s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 2030.46 MB )
[07/15 18:35:48     71s] (I)      ===================================== Runtime Summary =====================================
[07/15 18:35:48     71s] (I)       Step                                        %       Start      Finish      Real       CPU 
[07/15 18:35:48     71s] (I)      -------------------------------------------------------------------------------------------
[07/15 18:35:48     71s] (I)       Early Global Route kernel             100.00%  651.45 sec  651.48 sec  0.04 sec  0.03 sec 
[07/15 18:35:48     71s] (I)       +-Import and model                     26.08%  651.46 sec  651.47 sec  0.01 sec  0.01 sec 
[07/15 18:35:48     71s] (I)       | +-Create place DB                     7.23%  651.46 sec  651.46 sec  0.00 sec  0.00 sec 
[07/15 18:35:48     71s] (I)       | | +-Import place data                 6.92%  651.46 sec  651.46 sec  0.00 sec  0.00 sec 
[07/15 18:35:48     71s] (I)       | | | +-Read instances and placement    1.61%  651.46 sec  651.46 sec  0.00 sec  0.00 sec 
[07/15 18:35:48     71s] (I)       | | | +-Read nets                       4.71%  651.46 sec  651.46 sec  0.00 sec  0.00 sec 
[07/15 18:35:48     71s] (I)       | +-Create route DB                    13.79%  651.46 sec  651.47 sec  0.00 sec  0.01 sec 
[07/15 18:35:48     71s] (I)       | | +-Import route data (1T)           11.46%  651.46 sec  651.47 sec  0.00 sec  0.01 sec 
[07/15 18:35:48     71s] (I)       | | | +-Read blockages ( Layer 2-6 )    2.62%  651.46 sec  651.46 sec  0.00 sec  0.00 sec 
[07/15 18:35:48     71s] (I)       | | | | +-Read routing blockages        0.01%  651.46 sec  651.46 sec  0.00 sec  0.00 sec 
[07/15 18:35:48     71s] (I)       | | | | +-Read instance blockages       0.40%  651.46 sec  651.46 sec  0.00 sec  0.00 sec 
[07/15 18:35:48     71s] (I)       | | | | +-Read PG blockages             0.14%  651.46 sec  651.46 sec  0.00 sec  0.00 sec 
[07/15 18:35:48     71s] (I)       | | | | +-Read clock blockages          0.04%  651.46 sec  651.46 sec  0.00 sec  0.00 sec 
[07/15 18:35:48     71s] (I)       | | | | +-Read other blockages          0.04%  651.46 sec  651.46 sec  0.00 sec  0.00 sec 
[07/15 18:35:48     71s] (I)       | | | | +-Read halo blockages           0.05%  651.46 sec  651.46 sec  0.00 sec  0.00 sec 
[07/15 18:35:48     71s] (I)       | | | | +-Read boundary cut boxes       0.01%  651.46 sec  651.46 sec  0.00 sec  0.00 sec 
[07/15 18:35:48     71s] (I)       | | | +-Read blackboxes                 0.03%  651.46 sec  651.46 sec  0.00 sec  0.00 sec 
[07/15 18:35:48     71s] (I)       | | | +-Read prerouted                  0.73%  651.46 sec  651.46 sec  0.00 sec  0.00 sec 
[07/15 18:35:48     71s] (I)       | | | +-Read unlegalized nets           0.13%  651.46 sec  651.46 sec  0.00 sec  0.00 sec 
[07/15 18:35:48     71s] (I)       | | | +-Read nets                       0.11%  651.46 sec  651.46 sec  0.00 sec  0.00 sec 
[07/15 18:35:48     71s] (I)       | | | +-Set up via pillars              0.01%  651.46 sec  651.46 sec  0.00 sec  0.00 sec 
[07/15 18:35:48     71s] (I)       | | | +-Initialize 3D grid graph        0.21%  651.46 sec  651.46 sec  0.00 sec  0.00 sec 
[07/15 18:35:48     71s] (I)       | | | +-Model blockage capacity         2.61%  651.46 sec  651.47 sec  0.00 sec  0.01 sec 
[07/15 18:35:48     71s] (I)       | | | | +-Initialize 3D capacity        2.05%  651.46 sec  651.47 sec  0.00 sec  0.00 sec 
[07/15 18:35:48     71s] (I)       | | | +-Move terms for access (1T)      0.19%  651.47 sec  651.47 sec  0.00 sec  0.00 sec 
[07/15 18:35:48     71s] (I)       | +-Read aux data                       0.01%  651.47 sec  651.47 sec  0.00 sec  0.00 sec 
[07/15 18:35:48     71s] (I)       | +-Others data preparation             0.08%  651.47 sec  651.47 sec  0.00 sec  0.00 sec 
[07/15 18:35:48     71s] (I)       | +-Create route kernel                 3.49%  651.47 sec  651.47 sec  0.00 sec  0.00 sec 
[07/15 18:35:48     71s] (I)       +-Global Routing                       16.56%  651.47 sec  651.47 sec  0.01 sec  0.00 sec 
[07/15 18:35:48     71s] (I)       | +-Initialization                      0.12%  651.47 sec  651.47 sec  0.00 sec  0.00 sec 
[07/15 18:35:48     71s] (I)       | +-Net group 1                        14.67%  651.47 sec  651.47 sec  0.01 sec  0.00 sec 
[07/15 18:35:48     71s] (I)       | | +-Generate topology                 3.60%  651.47 sec  651.47 sec  0.00 sec  0.00 sec 
[07/15 18:35:48     71s] (I)       | | +-Phase 1a                          1.41%  651.47 sec  651.47 sec  0.00 sec  0.00 sec 
[07/15 18:35:48     71s] (I)       | | | +-Pattern routing (1T)            0.93%  651.47 sec  651.47 sec  0.00 sec  0.00 sec 
[07/15 18:35:48     71s] (I)       | | +-Phase 1b                          0.26%  651.47 sec  651.47 sec  0.00 sec  0.00 sec 
[07/15 18:35:48     71s] (I)       | | +-Phase 1c                          0.04%  651.47 sec  651.47 sec  0.00 sec  0.00 sec 
[07/15 18:35:48     71s] (I)       | | +-Phase 1d                          0.03%  651.47 sec  651.47 sec  0.00 sec  0.00 sec 
[07/15 18:35:48     71s] (I)       | | +-Phase 1e                          0.36%  651.47 sec  651.47 sec  0.00 sec  0.00 sec 
[07/15 18:35:48     71s] (I)       | | | +-Route legalization              0.01%  651.47 sec  651.47 sec  0.00 sec  0.00 sec 
[07/15 18:35:48     71s] (I)       | | +-Phase 1f                          0.04%  651.47 sec  651.47 sec  0.00 sec  0.00 sec 
[07/15 18:35:48     71s] (I)       | | +-Phase 1g                          1.41%  651.47 sec  651.47 sec  0.00 sec  0.00 sec 
[07/15 18:35:48     71s] (I)       | | | +-Post Routing                    1.09%  651.47 sec  651.47 sec  0.00 sec  0.00 sec 
[07/15 18:35:48     71s] (I)       | | +-Phase 1h                          1.85%  651.47 sec  651.47 sec  0.00 sec  0.00 sec 
[07/15 18:35:48     71s] (I)       | | | +-Post Routing                    1.46%  651.47 sec  651.47 sec  0.00 sec  0.00 sec 
[07/15 18:35:48     71s] (I)       | | +-Layer assignment (1T)             1.32%  651.47 sec  651.47 sec  0.00 sec  0.00 sec 
[07/15 18:35:48     71s] (I)       +-Export 3D cong map                    1.43%  651.47 sec  651.47 sec  0.00 sec  0.00 sec 
[07/15 18:35:48     71s] (I)       | +-Export 2D cong map                  0.23%  651.47 sec  651.47 sec  0.00 sec  0.00 sec 
[07/15 18:35:48     71s] (I)       +-Extract Global 3D Wires               0.03%  651.47 sec  651.47 sec  0.00 sec  0.00 sec 
[07/15 18:35:48     71s] (I)       +-Track Assignment (1T)                 5.59%  651.47 sec  651.48 sec  0.00 sec  0.01 sec 
[07/15 18:35:48     71s] (I)       | +-Initialization                      0.04%  651.47 sec  651.47 sec  0.00 sec  0.00 sec 
[07/15 18:35:48     71s] (I)       | +-Track Assignment Kernel             4.72%  651.47 sec  651.48 sec  0.00 sec  0.01 sec 
[07/15 18:35:48     71s] (I)       | +-Free Memory                         0.01%  651.48 sec  651.48 sec  0.00 sec  0.00 sec 
[07/15 18:35:48     71s] (I)       +-Export                               12.27%  651.48 sec  651.48 sec  0.00 sec  0.00 sec 
[07/15 18:35:48     71s] (I)       | +-Export DB wires                     1.10%  651.48 sec  651.48 sec  0.00 sec  0.00 sec 
[07/15 18:35:48     71s] (I)       | | +-Export all nets                   0.44%  651.48 sec  651.48 sec  0.00 sec  0.00 sec 
[07/15 18:35:48     71s] (I)       | | +-Set wire vias                     0.09%  651.48 sec  651.48 sec  0.00 sec  0.00 sec 
[07/15 18:35:48     71s] (I)       | +-Report wirelength                   6.38%  651.48 sec  651.48 sec  0.00 sec  0.00 sec 
[07/15 18:35:48     71s] (I)       | +-Update net boxes                    3.69%  651.48 sec  651.48 sec  0.00 sec  0.00 sec 
[07/15 18:35:48     71s] (I)       | +-Update timing                       0.01%  651.48 sec  651.48 sec  0.00 sec  0.00 sec 
[07/15 18:35:48     71s] (I)       +-Postprocess design                    0.56%  651.48 sec  651.48 sec  0.00 sec  0.00 sec 
[07/15 18:35:48     71s] (I)      ==================== Summary by functions =====================
[07/15 18:35:48     71s] (I)       Lv  Step                                %      Real       CPU 
[07/15 18:35:48     71s] (I)      ---------------------------------------------------------------
[07/15 18:35:48     71s] (I)        0  Early Global Route kernel     100.00%  0.04 sec  0.03 sec 
[07/15 18:35:48     71s] (I)        1  Import and model               26.08%  0.01 sec  0.01 sec 
[07/15 18:35:48     71s] (I)        1  Global Routing                 16.56%  0.01 sec  0.00 sec 
[07/15 18:35:48     71s] (I)        1  Export                         12.27%  0.00 sec  0.00 sec 
[07/15 18:35:48     71s] (I)        1  Track Assignment (1T)           5.59%  0.00 sec  0.01 sec 
[07/15 18:35:48     71s] (I)        1  Export 3D cong map              1.43%  0.00 sec  0.00 sec 
[07/15 18:35:48     71s] (I)        1  Postprocess design              0.56%  0.00 sec  0.00 sec 
[07/15 18:35:48     71s] (I)        1  Extract Global 3D Wires         0.03%  0.00 sec  0.00 sec 
[07/15 18:35:48     71s] (I)        2  Net group 1                    14.67%  0.01 sec  0.00 sec 
[07/15 18:35:48     71s] (I)        2  Create route DB                13.79%  0.00 sec  0.01 sec 
[07/15 18:35:48     71s] (I)        2  Create place DB                 7.23%  0.00 sec  0.00 sec 
[07/15 18:35:48     71s] (I)        2  Report wirelength               6.38%  0.00 sec  0.00 sec 
[07/15 18:35:48     71s] (I)        2  Track Assignment Kernel         4.72%  0.00 sec  0.01 sec 
[07/15 18:35:48     71s] (I)        2  Update net boxes                3.69%  0.00 sec  0.00 sec 
[07/15 18:35:48     71s] (I)        2  Create route kernel             3.49%  0.00 sec  0.00 sec 
[07/15 18:35:48     71s] (I)        2  Export DB wires                 1.10%  0.00 sec  0.00 sec 
[07/15 18:35:48     71s] (I)        2  Export 2D cong map              0.23%  0.00 sec  0.00 sec 
[07/15 18:35:48     71s] (I)        2  Initialization                  0.16%  0.00 sec  0.00 sec 
[07/15 18:35:48     71s] (I)        2  Others data preparation         0.08%  0.00 sec  0.00 sec 
[07/15 18:35:48     71s] (I)        2  Update timing                   0.01%  0.00 sec  0.00 sec 
[07/15 18:35:48     71s] (I)        2  Read aux data                   0.01%  0.00 sec  0.00 sec 
[07/15 18:35:48     71s] (I)        2  Free Memory                     0.01%  0.00 sec  0.00 sec 
[07/15 18:35:48     71s] (I)        3  Import route data (1T)         11.46%  0.00 sec  0.01 sec 
[07/15 18:35:48     71s] (I)        3  Import place data               6.92%  0.00 sec  0.00 sec 
[07/15 18:35:48     71s] (I)        3  Generate topology               3.60%  0.00 sec  0.00 sec 
[07/15 18:35:48     71s] (I)        3  Phase 1h                        1.85%  0.00 sec  0.00 sec 
[07/15 18:35:48     71s] (I)        3  Phase 1a                        1.41%  0.00 sec  0.00 sec 
[07/15 18:35:48     71s] (I)        3  Phase 1g                        1.41%  0.00 sec  0.00 sec 
[07/15 18:35:48     71s] (I)        3  Layer assignment (1T)           1.32%  0.00 sec  0.00 sec 
[07/15 18:35:48     71s] (I)        3  Export all nets                 0.44%  0.00 sec  0.00 sec 
[07/15 18:35:48     71s] (I)        3  Phase 1e                        0.36%  0.00 sec  0.00 sec 
[07/15 18:35:48     71s] (I)        3  Phase 1b                        0.26%  0.00 sec  0.00 sec 
[07/15 18:35:48     71s] (I)        3  Set wire vias                   0.09%  0.00 sec  0.00 sec 
[07/15 18:35:48     71s] (I)        3  Phase 1c                        0.04%  0.00 sec  0.00 sec 
[07/15 18:35:48     71s] (I)        3  Phase 1f                        0.04%  0.00 sec  0.00 sec 
[07/15 18:35:48     71s] (I)        3  Phase 1d                        0.03%  0.00 sec  0.00 sec 
[07/15 18:35:48     71s] (I)        4  Read nets                       4.83%  0.00 sec  0.00 sec 
[07/15 18:35:48     71s] (I)        4  Read blockages ( Layer 2-6 )    2.62%  0.00 sec  0.00 sec 
[07/15 18:35:48     71s] (I)        4  Model blockage capacity         2.61%  0.00 sec  0.01 sec 
[07/15 18:35:48     71s] (I)        4  Post Routing                    2.54%  0.00 sec  0.00 sec 
[07/15 18:35:48     71s] (I)        4  Read instances and placement    1.61%  0.00 sec  0.00 sec 
[07/15 18:35:48     71s] (I)        4  Pattern routing (1T)            0.93%  0.00 sec  0.00 sec 
[07/15 18:35:48     71s] (I)        4  Read prerouted                  0.73%  0.00 sec  0.00 sec 
[07/15 18:35:48     71s] (I)        4  Initialize 3D grid graph        0.21%  0.00 sec  0.00 sec 
[07/15 18:35:48     71s] (I)        4  Move terms for access (1T)      0.19%  0.00 sec  0.00 sec 
[07/15 18:35:48     71s] (I)        4  Read unlegalized nets           0.13%  0.00 sec  0.00 sec 
[07/15 18:35:48     71s] (I)        4  Read blackboxes                 0.03%  0.00 sec  0.00 sec 
[07/15 18:35:48     71s] (I)        4  Set up via pillars              0.01%  0.00 sec  0.00 sec 
[07/15 18:35:48     71s] (I)        4  Route legalization              0.01%  0.00 sec  0.00 sec 
[07/15 18:35:48     71s] (I)        5  Initialize 3D capacity          2.05%  0.00 sec  0.00 sec 
[07/15 18:35:48     71s] (I)        5  Read instance blockages         0.40%  0.00 sec  0.00 sec 
[07/15 18:35:48     71s] (I)        5  Read PG blockages               0.14%  0.00 sec  0.00 sec 
[07/15 18:35:48     71s] (I)        5  Read halo blockages             0.05%  0.00 sec  0.00 sec 
[07/15 18:35:48     71s] (I)        5  Read clock blockages            0.04%  0.00 sec  0.00 sec 
[07/15 18:35:48     71s] (I)        5  Read other blockages            0.04%  0.00 sec  0.00 sec 
[07/15 18:35:48     71s] (I)        5  Read routing blockages          0.01%  0.00 sec  0.00 sec 
[07/15 18:35:48     71s] (I)        5  Read boundary cut boxes         0.01%  0.00 sec  0.00 sec 
[07/15 18:35:48     71s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[07/15 18:35:48     71s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[07/15 18:35:48     71s]       Early Global Route - eGR only step done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/15 18:35:48     71s]     Routing using eGR only done.
[07/15 18:35:48     71s] Net route status summary:
[07/15 18:35:48     71s]   Clock:         6 (unrouted=0, trialRouted=0, noStatus=0, routed=6, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[07/15 18:35:48     71s]   Non-clock:  1276 (unrouted=27, trialRouted=1249, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=27, (crossesIlmBoundary AND tooFewTerms=0)])
[07/15 18:35:48     71s] 
[07/15 18:35:48     71s] CCOPT: Done with clock implementation routing.
[07/15 18:35:48     71s] 
[07/15 18:35:48     71s]   Clock implementation routing done.
[07/15 18:35:48     71s]   Fixed 6 wires.
[07/15 18:35:48     71s]   CCOpt: Starting congestion repair using flow wrapper...
[07/15 18:35:48     71s]     Congestion Repair...
[07/15 18:35:48     71s] *** IncrReplace #1 [begin] (CTS #1 / ccopt_design #1) : totSession cpu/real = 0:01:11.7/0:18:14.7 (0.1), mem = 2030.5M
[07/15 18:35:48     71s] Info: Disable timing driven in postCTS congRepair.
[07/15 18:35:48     71s] 
[07/15 18:35:48     71s] Starting congRepair ...
[07/15 18:35:48     71s] User Input Parameters:
[07/15 18:35:48     71s] - Congestion Driven    : On
[07/15 18:35:48     71s] - Timing Driven        : Off
[07/15 18:35:48     71s] - Area-Violation Based : On
[07/15 18:35:48     71s] - Start Rollback Level : -5
[07/15 18:35:48     71s] - Legalized            : On
[07/15 18:35:48     71s] - Window Based         : Off
[07/15 18:35:48     71s] - eDen incr mode       : Off
[07/15 18:35:48     71s] - Small incr mode      : Off
[07/15 18:35:48     71s] 
[07/15 18:35:48     71s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2030.5M, EPOCH TIME: 1721082948.206867
[07/15 18:35:48     71s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.001, MEM:2030.5M, EPOCH TIME: 1721082948.207940
[07/15 18:35:48     71s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2030.5M, EPOCH TIME: 1721082948.208001
[07/15 18:35:48     71s] Starting Early Global Route congestion estimation: mem = 2030.5M
[07/15 18:35:48     71s] (I)      ============================ Layers =============================
[07/15 18:35:48     71s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:35:48     71s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[07/15 18:35:48     71s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:35:48     71s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[07/15 18:35:48     71s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[07/15 18:35:48     71s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[07/15 18:35:48     71s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[07/15 18:35:48     71s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[07/15 18:35:48     71s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[07/15 18:35:48     71s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[07/15 18:35:48     71s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[07/15 18:35:48     71s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[07/15 18:35:48     71s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[07/15 18:35:48     71s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[07/15 18:35:48     71s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[07/15 18:35:48     71s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:35:48     71s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[07/15 18:35:48     71s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[07/15 18:35:48     71s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[07/15 18:35:48     71s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[07/15 18:35:48     71s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[07/15 18:35:48     71s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[07/15 18:35:48     71s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[07/15 18:35:48     71s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[07/15 18:35:48     71s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[07/15 18:35:48     71s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[07/15 18:35:48     71s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[07/15 18:35:48     71s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[07/15 18:35:48     71s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[07/15 18:35:48     71s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[07/15 18:35:48     71s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[07/15 18:35:48     71s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[07/15 18:35:48     71s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[07/15 18:35:48     71s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[07/15 18:35:48     71s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[07/15 18:35:48     71s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[07/15 18:35:48     71s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[07/15 18:35:48     71s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[07/15 18:35:48     71s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[07/15 18:35:48     71s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[07/15 18:35:48     71s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[07/15 18:35:48     71s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[07/15 18:35:48     71s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[07/15 18:35:48     71s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[07/15 18:35:48     71s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[07/15 18:35:48     71s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[07/15 18:35:48     71s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[07/15 18:35:48     71s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[07/15 18:35:48     71s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[07/15 18:35:48     71s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[07/15 18:35:48     71s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[07/15 18:35:48     71s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[07/15 18:35:48     71s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[07/15 18:35:48     71s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[07/15 18:35:48     71s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[07/15 18:35:48     71s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[07/15 18:35:48     71s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[07/15 18:35:48     71s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[07/15 18:35:48     71s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[07/15 18:35:48     71s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[07/15 18:35:48     71s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[07/15 18:35:48     71s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[07/15 18:35:48     71s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[07/15 18:35:48     71s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[07/15 18:35:48     71s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[07/15 18:35:48     71s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[07/15 18:35:48     71s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[07/15 18:35:48     71s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[07/15 18:35:48     71s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[07/15 18:35:48     71s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[07/15 18:35:48     71s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[07/15 18:35:48     71s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[07/15 18:35:48     71s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[07/15 18:35:48     71s] (I)      | 203 | 203 |                Group |     other |        |       |
[07/15 18:35:48     71s] (I)      | 204 | 204 |                  Row |     other |        |       |
[07/15 18:35:48     71s] (I)      | 205 | 205 |               marker |     other |        |       |
[07/15 18:35:48     71s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[07/15 18:35:48     71s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[07/15 18:35:48     71s] (I)      | 208 | 208 |                unset |     other |        |       |
[07/15 18:35:48     71s] (I)      | 209 | 209 |              unknown |     other |        |       |
[07/15 18:35:48     71s] (I)      | 210 | 210 |               supply |     other |        |       |
[07/15 18:35:48     71s] (I)      | 211 | 211 |                spike |     other |        |       |
[07/15 18:35:48     71s] (I)      | 212 | 212 |               resist |     other |        |       |
[07/15 18:35:48     71s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[07/15 18:35:48     71s] (I)      | 214 | 214 |                drive |     other |        |       |
[07/15 18:35:48     71s] (I)      | 215 | 215 |               select |     other |        |       |
[07/15 18:35:48     71s] (I)      | 216 | 216 |               hilite |     other |        |       |
[07/15 18:35:48     71s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[07/15 18:35:48     71s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[07/15 18:35:48     71s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[07/15 18:35:48     71s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[07/15 18:35:48     71s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[07/15 18:35:48     71s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[07/15 18:35:48     71s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[07/15 18:35:48     71s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[07/15 18:35:48     71s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[07/15 18:35:48     71s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[07/15 18:35:48     71s] (I)      | 227 | 227 |              stretch |     other |        |       |
[07/15 18:35:48     71s] (I)      | 228 | 228 |                 snap |     other |        |       |
[07/15 18:35:48     71s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[07/15 18:35:48     71s] (I)      | 230 | 230 |                 axis |     other |        |       |
[07/15 18:35:48     71s] (I)      | 231 | 231 |                  pin |     other |        |       |
[07/15 18:35:48     71s] (I)      | 232 | 232 |                 wire |     other |        |       |
[07/15 18:35:48     71s] (I)      | 233 | 233 |               device |     other |        |       |
[07/15 18:35:48     71s] (I)      | 234 | 234 |               border |     other |        |       |
[07/15 18:35:48     71s] (I)      | 235 | 235 |                 text |     other |        |       |
[07/15 18:35:48     71s] (I)      | 236 | 236 |            softFence |     other |        |       |
[07/15 18:35:48     71s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[07/15 18:35:48     71s] (I)      | 238 | 238 |                align |     other |        |       |
[07/15 18:35:48     71s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[07/15 18:35:48     71s] (I)      | 240 | 240 |             instance |     other |        |       |
[07/15 18:35:48     71s] (I)      | 241 | 241 |             annotate |     other |        |       |
[07/15 18:35:48     71s] (I)      | 242 | 242 |                 grid |     other |        |       |
[07/15 18:35:48     71s] (I)      | 243 | 243 |           background |     other |        |       |
[07/15 18:35:48     71s] (I)      | 244 | 244 |            substrate |     other |        |       |
[07/15 18:35:48     71s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[07/15 18:35:48     71s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[07/15 18:35:48     71s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[07/15 18:35:48     71s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[07/15 18:35:48     71s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[07/15 18:35:48     71s] (I)      | 250 | 250 |                drill |     other |        |       |
[07/15 18:35:48     71s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[07/15 18:35:48     71s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[07/15 18:35:48     71s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[07/15 18:35:48     71s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:35:48     71s] (I)      Started Import and model ( Curr Mem: 2030.46 MB )
[07/15 18:35:48     71s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:35:48     71s] (I)      == Non-default Options ==
[07/15 18:35:48     71s] (I)      Maximum routing layer                              : 3
[07/15 18:35:48     71s] (I)      Number of threads                                  : 1
[07/15 18:35:48     71s] (I)      Use non-blocking free Dbs wires                    : false
[07/15 18:35:48     71s] (I)      Method to set GCell size                           : row
[07/15 18:35:48     71s] (I)      Counted 402 PG shapes. We will not process PG shapes layer by layer.
[07/15 18:35:48     71s] (I)      Use row-based GCell size
[07/15 18:35:48     71s] (I)      Use row-based GCell align
[07/15 18:35:48     71s] (I)      layer 0 area = 202000
[07/15 18:35:48     71s] (I)      layer 1 area = 202000
[07/15 18:35:48     71s] (I)      layer 2 area = 202000
[07/15 18:35:48     71s] (I)      GCell unit size   : 4480
[07/15 18:35:48     71s] (I)      GCell multiplier  : 1
[07/15 18:35:48     71s] (I)      GCell row height  : 4480
[07/15 18:35:48     71s] (I)      Actual row height : 4480
[07/15 18:35:48     71s] (I)      GCell align ref   : 20160 20160
[07/15 18:35:48     71s] [NR-eGR] Track table information for default rule: 
[07/15 18:35:48     71s] [NR-eGR] MET1 has single uniform track structure
[07/15 18:35:48     71s] [NR-eGR] MET2 has single uniform track structure
[07/15 18:35:48     71s] [NR-eGR] MET3 has single uniform track structure
[07/15 18:35:48     71s] [NR-eGR] MET4 has single uniform track structure
[07/15 18:35:48     71s] [NR-eGR] METTP has single uniform track structure
[07/15 18:35:48     71s] [NR-eGR] METTPL has single uniform track structure
[07/15 18:35:48     71s] (I)      ================= Default via ==================
[07/15 18:35:48     71s] (I)      +---+--------------------+---------------------+
[07/15 18:35:48     71s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut     |
[07/15 18:35:48     71s] (I)      +---+--------------------+---------------------+
[07/15 18:35:48     71s] (I)      | 1 |    2  VIA1_Y_so    |   32  VIA1_CV1_hd   |
[07/15 18:35:48     71s] (I)      | 2 |   38  VIA2_so      |   61  VIA2_CV1_so   |
[07/15 18:35:48     71s] (I)      | 3 |   74  VIA3_so      |   93  VIA3_CH2_so   |
[07/15 18:35:48     71s] (I)      | 4 |  117  VIATPne_Y_so |  132  VIATP_CH2s_so |
[07/15 18:35:48     71s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so  |
[07/15 18:35:48     71s] (I)      +---+--------------------+---------------------+
[07/15 18:35:48     71s] [NR-eGR] Read 260 PG shapes
[07/15 18:35:48     71s] [NR-eGR] Read 0 clock shapes
[07/15 18:35:48     71s] [NR-eGR] Read 0 other shapes
[07/15 18:35:48     71s] [NR-eGR] #Routing Blockages  : 0
[07/15 18:35:48     71s] [NR-eGR] #Instance Blockages : 0
[07/15 18:35:48     71s] [NR-eGR] #PG Blockages       : 260
[07/15 18:35:48     71s] [NR-eGR] #Halo Blockages     : 0
[07/15 18:35:48     71s] [NR-eGR] #Boundary Blockages : 0
[07/15 18:35:48     71s] [NR-eGR] #Clock Blockages    : 0
[07/15 18:35:48     71s] [NR-eGR] #Other Blockages    : 0
[07/15 18:35:48     71s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/15 18:35:48     71s] [NR-eGR] Num Prerouted Nets = 6  Num Prerouted Wires = 739
[07/15 18:35:48     71s] [NR-eGR] Read 1255 nets ( ignored 6 )
[07/15 18:35:48     71s] (I)      early_global_route_priority property id does not exist.
[07/15 18:35:48     71s] (I)      Read Num Blocks=260  Num Prerouted Wires=739  Num CS=0
[07/15 18:35:48     71s] (I)      Layer 1 (V) : #blockages 260 : #preroutes 517
[07/15 18:35:48     71s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 222
[07/15 18:35:48     71s] (I)      Number of ignored nets                =      6
[07/15 18:35:48     71s] (I)      Number of connected nets              =      0
[07/15 18:35:48     71s] (I)      Number of fixed nets                  =      6.  Ignored: Yes
[07/15 18:35:48     71s] (I)      Number of clock nets                  =      6.  Ignored: No
[07/15 18:35:48     71s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/15 18:35:48     71s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/15 18:35:48     71s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/15 18:35:48     71s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/15 18:35:48     71s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/15 18:35:48     71s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/15 18:35:48     71s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/15 18:35:48     71s] (I)      Ndr track 0 does not exist
[07/15 18:35:48     71s] (I)      ---------------------Grid Graph Info--------------------
[07/15 18:35:48     71s] (I)      Routing area        : (0, 0) - (445200, 241920)
[07/15 18:35:48     71s] (I)      Core area           : (20160, 20160) - (425040, 221760)
[07/15 18:35:48     71s] (I)      Site width          :   560  (dbu)
[07/15 18:35:48     71s] (I)      Row height          :  4480  (dbu)
[07/15 18:35:48     71s] (I)      GCell row height    :  4480  (dbu)
[07/15 18:35:48     71s] (I)      GCell width         :  4480  (dbu)
[07/15 18:35:48     71s] (I)      GCell height        :  4480  (dbu)
[07/15 18:35:48     71s] (I)      Grid                :    99    54     3
[07/15 18:35:48     71s] (I)      Layer numbers       :     1     2     3
[07/15 18:35:48     71s] (I)      Vertical capacity   :     0  4480     0
[07/15 18:35:48     71s] (I)      Horizontal capacity :     0     0  4480
[07/15 18:35:48     71s] (I)      Default wire width  :   230   280   280
[07/15 18:35:48     71s] (I)      Default wire space  :   230   280   280
[07/15 18:35:48     71s] (I)      Default wire pitch  :   460   560   560
[07/15 18:35:48     71s] (I)      Default pitch size  :   460   560   560
[07/15 18:35:48     71s] (I)      First track coord   :   280   280   280
[07/15 18:35:48     71s] (I)      Num tracks per GCell:  9.74  8.00  8.00
[07/15 18:35:48     71s] (I)      Total num of tracks :   432   795   432
[07/15 18:35:48     71s] (I)      Num of masks        :     1     1     1
[07/15 18:35:48     71s] (I)      Num of trim masks   :     0     0     0
[07/15 18:35:48     71s] (I)      --------------------------------------------------------
[07/15 18:35:48     71s] 
[07/15 18:35:48     71s] [NR-eGR] ============ Routing rule table ============
[07/15 18:35:48     71s] [NR-eGR] Rule id: 0  Nets: 1249
[07/15 18:35:48     71s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[07/15 18:35:48     71s] (I)                    Layer    2    3 
[07/15 18:35:48     71s] (I)                    Pitch  560  560 
[07/15 18:35:48     71s] (I)             #Used tracks    1    1 
[07/15 18:35:48     71s] (I)       #Fully used tracks    1    1 
[07/15 18:35:48     71s] [NR-eGR] ========================================
[07/15 18:35:48     71s] [NR-eGR] 
[07/15 18:35:48     71s] (I)      =============== Blocked Tracks ===============
[07/15 18:35:48     71s] (I)      +-------+---------+----------+---------------+
[07/15 18:35:48     71s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/15 18:35:48     71s] (I)      +-------+---------+----------+---------------+
[07/15 18:35:48     71s] (I)      |     1 |       0 |        0 |         0.00% |
[07/15 18:35:48     71s] (I)      |     2 |   42930 |     6090 |        14.19% |
[07/15 18:35:48     71s] (I)      |     3 |   42768 |        0 |         0.00% |
[07/15 18:35:48     71s] (I)      +-------+---------+----------+---------------+
[07/15 18:35:48     71s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2030.46 MB )
[07/15 18:35:48     71s] (I)      Reset routing kernel
[07/15 18:35:48     71s] (I)      Started Global Routing ( Curr Mem: 2030.46 MB )
[07/15 18:35:48     71s] (I)      totalPins=4490  totalGlobalPin=4390 (97.77%)
[07/15 18:35:48     71s] (I)      total 2D Cap : 79608 = (42768 H, 36840 V)
[07/15 18:35:48     71s] [NR-eGR] Layer group 1: route 1249 net(s) in layer range [2, 3]
[07/15 18:35:48     71s] (I)      
[07/15 18:35:48     71s] (I)      ============  Phase 1a Route ============
[07/15 18:35:48     71s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[07/15 18:35:48     71s] (I)      Usage: 10389 = (5468 H, 4921 V) = (12.79% H, 13.36% V) = (2.450e+04um H, 2.205e+04um V)
[07/15 18:35:48     71s] (I)      
[07/15 18:35:48     71s] (I)      ============  Phase 1b Route ============
[07/15 18:35:48     71s] (I)      Usage: 10390 = (5468 H, 4922 V) = (12.79% H, 13.36% V) = (2.450e+04um H, 2.205e+04um V)
[07/15 18:35:48     71s] (I)      Overflow of layer group 1: 0.00% H + 0.04% V. EstWL: 4.654720e+04um
[07/15 18:35:48     71s] (I)      Congestion metric : 0.00%H 0.04%V, 0.04%HV
[07/15 18:35:48     71s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/15 18:35:48     71s] (I)      
[07/15 18:35:48     71s] (I)      ============  Phase 1c Route ============
[07/15 18:35:48     71s] (I)      Level2 Grid: 20 x 11
[07/15 18:35:48     71s] (I)      Usage: 10390 = (5468 H, 4922 V) = (12.79% H, 13.36% V) = (2.450e+04um H, 2.205e+04um V)
[07/15 18:35:48     71s] (I)      
[07/15 18:35:48     71s] (I)      ============  Phase 1d Route ============
[07/15 18:35:48     71s] (I)      Usage: 10391 = (5468 H, 4923 V) = (12.79% H, 13.36% V) = (2.450e+04um H, 2.206e+04um V)
[07/15 18:35:48     71s] (I)      
[07/15 18:35:48     71s] (I)      ============  Phase 1e Route ============
[07/15 18:35:48     71s] (I)      Usage: 10391 = (5468 H, 4923 V) = (12.79% H, 13.36% V) = (2.450e+04um H, 2.206e+04um V)
[07/15 18:35:48     71s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.02% V. EstWL: 4.655168e+04um
[07/15 18:35:48     71s] (I)      
[07/15 18:35:48     71s] (I)      ============  Phase 1l Route ============
[07/15 18:35:48     71s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[07/15 18:35:48     71s] (I)      Layer  2:      36113      7029         5        3984       37992    ( 9.49%) 
[07/15 18:35:48     71s] (I)      Layer  3:      42336      5869         0           0       42336    ( 0.00%) 
[07/15 18:35:48     71s] (I)      Total:         78449     12898         5        3984       80328    ( 4.73%) 
[07/15 18:35:48     71s] (I)      
[07/15 18:35:48     71s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/15 18:35:48     71s] [NR-eGR]                        OverCon            
[07/15 18:35:48     71s] [NR-eGR]                         #Gcell     %Gcell
[07/15 18:35:48     71s] [NR-eGR]        Layer               (1)    OverCon
[07/15 18:35:48     71s] [NR-eGR] ----------------------------------------------
[07/15 18:35:48     71s] [NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[07/15 18:35:48     71s] [NR-eGR]    MET2 ( 2)         5( 0.11%)   ( 0.11%) 
[07/15 18:35:48     71s] [NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[07/15 18:35:48     71s] [NR-eGR] ----------------------------------------------
[07/15 18:35:48     71s] [NR-eGR]        Total         5( 0.05%)   ( 0.05%) 
[07/15 18:35:48     71s] [NR-eGR] 
[07/15 18:35:48     71s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2030.46 MB )
[07/15 18:35:48     71s] (I)      total 2D Cap : 79612 = (42768 H, 36844 V)
[07/15 18:35:48     71s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.10% V
[07/15 18:35:48     71s] Early Global Route congestion estimation runtime: 0.04 seconds, mem = 2030.5M
[07/15 18:35:48     71s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.040, REAL:0.040, MEM:2030.5M, EPOCH TIME: 1721082948.247957
[07/15 18:35:48     71s] OPERPROF: Starting HotSpotCal at level 1, MEM:2030.5M, EPOCH TIME: 1721082948.248000
[07/15 18:35:48     71s] [hotspot] +------------+---------------+---------------+
[07/15 18:35:48     71s] [hotspot] |            |   max hotspot | total hotspot |
[07/15 18:35:48     71s] [hotspot] +------------+---------------+---------------+
[07/15 18:35:48     71s] [hotspot] | normalized |          0.00 |          0.00 |
[07/15 18:35:48     71s] [hotspot] +------------+---------------+---------------+
[07/15 18:35:48     71s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/15 18:35:48     71s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/15 18:35:48     71s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:2030.5M, EPOCH TIME: 1721082948.248407
[07/15 18:35:48     71s] Skipped repairing congestion.
[07/15 18:35:48     71s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2030.5M, EPOCH TIME: 1721082948.248474
[07/15 18:35:48     71s] Starting Early Global Route wiring: mem = 2030.5M
[07/15 18:35:48     71s] (I)      ============= Track Assignment ============
[07/15 18:35:48     71s] (I)      Started Track Assignment (1T) ( Curr Mem: 2030.46 MB )
[07/15 18:35:48     71s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[07/15 18:35:48     71s] (I)      Run Multi-thread track assignment
[07/15 18:35:48     71s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2030.46 MB )
[07/15 18:35:48     71s] (I)      Started Export ( Curr Mem: 2030.46 MB )
[07/15 18:35:48     71s] [NR-eGR]                 Length (um)   Vias 
[07/15 18:35:48     71s] [NR-eGR] -----------------------------------
[07/15 18:35:48     71s] [NR-eGR]  MET1    (1H)             0   4788 
[07/15 18:35:48     71s] [NR-eGR]  MET2    (2V)         25571   6963 
[07/15 18:35:48     71s] [NR-eGR]  MET3    (3H)         26863     48 
[07/15 18:35:48     71s] [NR-eGR]  MET4    (4V)           554      0 
[07/15 18:35:48     71s] [NR-eGR]  METTP   (5H)             0      0 
[07/15 18:35:48     71s] [NR-eGR]  METTPL  (6V)             0      0 
[07/15 18:35:48     71s] [NR-eGR] -----------------------------------
[07/15 18:35:48     71s] [NR-eGR]          Total        52988  11799 
[07/15 18:35:48     71s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:35:48     71s] [NR-eGR] Total half perimeter of net bounding box: 43069um
[07/15 18:35:48     71s] [NR-eGR] Total length: 52988um, number of vias: 11799
[07/15 18:35:48     71s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:35:48     71s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[07/15 18:35:48     71s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:35:48     71s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2030.46 MB )
[07/15 18:35:48     71s] Early Global Route wiring runtime: 0.02 seconds, mem = 2030.5M
[07/15 18:35:48     71s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.020, REAL:0.015, MEM:2030.5M, EPOCH TIME: 1721082948.263859
[07/15 18:35:48     71s] Tdgp not successfully inited but do clear! skip clearing
[07/15 18:35:48     71s] End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
[07/15 18:35:48     71s] *** IncrReplace #1 [finish] (CTS #1 / ccopt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:01:11.7/0:18:14.7 (0.1), mem = 2030.5M
[07/15 18:35:48     71s] 
[07/15 18:35:48     71s] =============================================================================================
[07/15 18:35:48     71s]  Step TAT Report : IncrReplace #1 / CTS #1 / ccopt_design #1                    21.18-s099_1
[07/15 18:35:48     71s] =============================================================================================
[07/15 18:35:48     71s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:35:48     71s] ---------------------------------------------------------------------------------------------
[07/15 18:35:48     71s] [ MISC                   ]          0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:35:48     71s] ---------------------------------------------------------------------------------------------
[07/15 18:35:48     71s]  IncrReplace #1 TOTAL               0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:35:48     71s] ---------------------------------------------------------------------------------------------
[07/15 18:35:48     71s] 
[07/15 18:35:48     71s]     Congestion Repair done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/15 18:35:48     71s]   CCOpt: Starting congestion repair using flow wrapper done.
[07/15 18:35:48     71s] OPERPROF: Starting DPlace-Init at level 1, MEM:2030.5M, EPOCH TIME: 1721082948.270099
[07/15 18:35:48     71s] Processing tracks to init pin-track alignment.
[07/15 18:35:48     71s] z: 2, totalTracks: 1
[07/15 18:35:48     71s] z: 4, totalTracks: 1
[07/15 18:35:48     71s] z: 6, totalTracks: 1
[07/15 18:35:48     71s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:35:48     71s] All LLGs are deleted
[07/15 18:35:48     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:48     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:48     71s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2030.5M, EPOCH TIME: 1721082948.271153
[07/15 18:35:48     71s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2030.5M, EPOCH TIME: 1721082948.271226
[07/15 18:35:48     71s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2030.5M, EPOCH TIME: 1721082948.271443
[07/15 18:35:48     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:48     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:48     71s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2030.5M, EPOCH TIME: 1721082948.271612
[07/15 18:35:48     71s] Max number of tech site patterns supported in site array is 256.
[07/15 18:35:48     71s] Core basic site is core_ji3v
[07/15 18:35:48     71s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2030.5M, EPOCH TIME: 1721082948.280692
[07/15 18:35:48     71s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 18:35:48     71s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 18:35:48     71s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2030.5M, EPOCH TIME: 1721082948.280854
[07/15 18:35:48     71s] Fast DP-INIT is on for default
[07/15 18:35:48     71s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/15 18:35:48     71s] Atter site array init, number of instance map data is 0.
[07/15 18:35:48     71s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.010, MEM:2030.5M, EPOCH TIME: 1721082948.281246
[07/15 18:35:48     71s] 
[07/15 18:35:48     71s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:35:48     71s] OPERPROF:     Starting CMU at level 3, MEM:2030.5M, EPOCH TIME: 1721082948.281866
[07/15 18:35:48     71s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2030.5M, EPOCH TIME: 1721082948.282102
[07/15 18:35:48     71s] 
[07/15 18:35:48     71s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 18:35:48     71s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:2030.5M, EPOCH TIME: 1721082948.282260
[07/15 18:35:48     71s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2030.5M, EPOCH TIME: 1721082948.282302
[07/15 18:35:48     71s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2030.5M, EPOCH TIME: 1721082948.282436
[07/15 18:35:48     71s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2030.5MB).
[07/15 18:35:48     71s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.013, MEM:2030.5M, EPOCH TIME: 1721082948.282603
[07/15 18:35:48     71s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:00.1 real=0:00:00.2)
[07/15 18:35:48     71s]   Leaving CCOpt scope - extractRC...
[07/15 18:35:48     71s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[07/15 18:35:48     71s] Extraction called for design 'aska_dig' of instances=1221 and nets=1282 using extraction engine 'preRoute' .
[07/15 18:35:48     71s] PreRoute RC Extraction called for design aska_dig.
[07/15 18:35:48     71s] RC Extraction called in multi-corner(2) mode.
[07/15 18:35:48     71s] RCMode: PreRoute
[07/15 18:35:48     71s]       RC Corner Indexes            0       1   
[07/15 18:35:48     71s] Capacitance Scaling Factor   : 1.00000 1.00000 
[07/15 18:35:48     71s] Resistance Scaling Factor    : 1.00000 1.00000 
[07/15 18:35:48     71s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[07/15 18:35:48     71s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[07/15 18:35:48     71s] Shrink Factor                : 1.00000
[07/15 18:35:48     71s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/15 18:35:48     71s] Using capacitance table file ...
[07/15 18:35:48     71s] 
[07/15 18:35:48     71s] Trim Metal Layers:
[07/15 18:35:48     71s] LayerId::1 widthSet size::4
[07/15 18:35:48     71s] LayerId::2 widthSet size::4
[07/15 18:35:48     71s] LayerId::3 widthSet size::4
[07/15 18:35:48     71s] LayerId::4 widthSet size::4
[07/15 18:35:48     71s] LayerId::5 widthSet size::4
[07/15 18:35:48     71s] LayerId::6 widthSet size::2
[07/15 18:35:48     71s] Updating RC grid for preRoute extraction ...
[07/15 18:35:48     71s] eee: pegSigSF::1.070000
[07/15 18:35:48     71s] Initializing multi-corner capacitance tables ... 
[07/15 18:35:48     71s] Initializing multi-corner resistance tables ...
[07/15 18:35:48     71s] eee: l::1 avDens::0.108776 usedTrk::522.126518 availTrk::4800.000000 sigTrk::522.126518
[07/15 18:35:48     71s] eee: l::2 avDens::0.140486 usedTrk::629.376603 availTrk::4480.000000 sigTrk::629.376603
[07/15 18:35:48     71s] eee: l::3 avDens::0.159781 usedTrk::600.775002 availTrk::3760.000000 sigTrk::600.775002
[07/15 18:35:48     71s] eee: l::4 avDens::0.008069 usedTrk::13.556250 availTrk::1680.000000 sigTrk::13.556250
[07/15 18:35:48     71s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:35:48     71s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:35:48     71s] {RT max_rc 0 3 3 0}
[07/15 18:35:48     71s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.000000 newSi=0.001600 wHLS=0.000000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/15 18:35:48     71s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2030.465M)
[07/15 18:35:48     71s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[07/15 18:35:48     71s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:35:48     71s]   Clock tree timing engine global stage delay update for slow_corner:setup.late...
[07/15 18:35:48     71s] End AAE Lib Interpolated Model. (MEM=2030.46 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:35:48     71s]   Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:35:48     71s]   Clock DAG stats after clustering cong repair call:
[07/15 18:35:48     71s]     cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[07/15 18:35:48     71s]     sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:35:48     71s]     misc counts      : r=2, pp=0
[07/15 18:35:48     71s]     cell areas       : b=291.021um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=291.021um^2
[07/15 18:35:48     71s]     cell capacitance : b=0.147pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.147pF
[07/15 18:35:48     71s]     sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:35:48     71s]     wire capacitance : top=0.000pF, trunk=0.037pF, leaf=0.623pF, total=0.660pF
[07/15 18:35:48     71s]     wire lengths     : top=0.000um, trunk=219.800um, leaf=3578.375um, total=3798.175um
[07/15 18:35:48     71s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1046.080um, total=1046.080um
[07/15 18:35:48     71s]   Clock DAG net violations after clustering cong repair call: none
[07/15 18:35:48     71s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[07/15 18:35:48     71s]     Trunk : target=0.622ns count=1 avg=0.136ns sd=0.000ns min=0.136ns max=0.136ns {1 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:35:48     71s]     Leaf  : target=0.622ns count=5 avg=0.259ns sd=0.029ns min=0.213ns max=0.281ns {5 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:35:48     71s]   Clock DAG library cell distribution after clustering cong repair call {count}:
[07/15 18:35:48     71s]      Bufs: BUJI3VX16: 4 
[07/15 18:35:48     71s]   Clock DAG hash after clustering cong repair call: 1572839053276066481 4376053074963510032
[07/15 18:35:48     71s]   CTS services accumulated run-time stats after clustering cong repair call:
[07/15 18:35:48     71s]     delay calculator: calls=6450, total_wall_time=0.218s, mean_wall_time=0.034ms
[07/15 18:35:48     71s]     legalizer: calls=39, total_wall_time=0.001s, mean_wall_time=0.017ms
[07/15 18:35:48     71s]     steiner router: calls=6450, total_wall_time=0.039s, mean_wall_time=0.006ms
[07/15 18:35:48     71s]   Primary reporting skew groups after clustering cong repair call:
[07/15 18:35:48     71s]     skew_group CLK/functional_mode: insertion delay [min=0.315, max=0.364, avg=0.342, sd=0.013], skew [0.048 vs 0.286], 100% {0.315, 0.364} (wid=0.057 ws=0.049) (gid=0.308 gs=0.002)
[07/15 18:35:48     71s]         min path sink: spi1_conf1_reg[0]/C
[07/15 18:35:48     71s]         max path sink: spi1_conf1_meta_reg[22]/C
[07/15 18:35:48     71s]   Skew group summary after clustering cong repair call:
[07/15 18:35:48     71s]     skew_group CLK/functional_mode: insertion delay [min=0.315, max=0.364, avg=0.342, sd=0.013], skew [0.048 vs 0.286], 100% {0.315, 0.364} (wid=0.057 ws=0.049) (gid=0.308 gs=0.002)
[07/15 18:35:48     71s]     skew_group SPI_CLK/functional_mode: insertion delay [min=0.006, max=0.049, avg=0.035, sd=0.014], skew [0.043 vs 0.286], 100% {0.006, 0.049} (wid=0.049 ws=0.043) (gid=0.000 gs=0.000)
[07/15 18:35:48     71s]   CongRepair After Initial Clustering done. (took cpu=0:00:00.2 real=0:00:00.2)
[07/15 18:35:48     71s]   Stage::Clustering done. (took cpu=0:00:00.4 real=0:00:00.4)
[07/15 18:35:48     71s]   Stage::DRV Fixing...
[07/15 18:35:48     71s]   Fixing clock tree slew time and max cap violations...
[07/15 18:35:48     71s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations': 1572839053276066481 4376053074963510032
[07/15 18:35:48     71s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations':
[07/15 18:35:48     71s]       delay calculator: calls=6450, total_wall_time=0.218s, mean_wall_time=0.034ms
[07/15 18:35:48     71s]       legalizer: calls=39, total_wall_time=0.001s, mean_wall_time=0.017ms
[07/15 18:35:48     71s]       steiner router: calls=6450, total_wall_time=0.039s, mean_wall_time=0.006ms
[07/15 18:35:48     71s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[07/15 18:35:48     71s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[07/15 18:35:48     71s]       cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[07/15 18:35:48     71s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:35:48     71s]       misc counts      : r=2, pp=0
[07/15 18:35:48     71s]       cell areas       : b=291.021um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=291.021um^2
[07/15 18:35:48     71s]       cell capacitance : b=0.147pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.147pF
[07/15 18:35:48     71s]       sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:35:48     71s]       wire capacitance : top=0.000pF, trunk=0.037pF, leaf=0.623pF, total=0.660pF
[07/15 18:35:48     71s]       wire lengths     : top=0.000um, trunk=219.800um, leaf=3578.375um, total=3798.175um
[07/15 18:35:48     71s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1046.080um, total=1046.080um
[07/15 18:35:48     71s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[07/15 18:35:48     71s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[07/15 18:35:48     71s]       Trunk : target=0.622ns count=1 avg=0.136ns sd=0.000ns min=0.136ns max=0.136ns {1 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:35:48     71s]       Leaf  : target=0.622ns count=5 avg=0.259ns sd=0.029ns min=0.213ns max=0.281ns {5 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:35:48     71s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
[07/15 18:35:48     71s]        Bufs: BUJI3VX16: 4 
[07/15 18:35:48     71s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations': 1572839053276066481 4376053074963510032
[07/15 18:35:48     71s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations':
[07/15 18:35:48     71s]       delay calculator: calls=6450, total_wall_time=0.218s, mean_wall_time=0.034ms
[07/15 18:35:48     71s]       legalizer: calls=39, total_wall_time=0.001s, mean_wall_time=0.017ms
[07/15 18:35:48     71s]       steiner router: calls=6450, total_wall_time=0.039s, mean_wall_time=0.006ms
[07/15 18:35:48     71s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[07/15 18:35:48     71s]       skew_group CLK/functional_mode: insertion delay [min=0.315, max=0.364], skew [0.048 vs 0.286]
[07/15 18:35:48     71s]           min path sink: spi1_conf1_reg[0]/C
[07/15 18:35:48     71s]           max path sink: spi1_conf1_meta_reg[22]/C
[07/15 18:35:48     71s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[07/15 18:35:48     71s]       skew_group CLK/functional_mode: insertion delay [min=0.315, max=0.364], skew [0.048 vs 0.286]
[07/15 18:35:48     71s]       skew_group SPI_CLK/functional_mode: insertion delay [min=0.006, max=0.049], skew [0.043 vs 0.286]
[07/15 18:35:48     71s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:35:48     71s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:35:48     71s]   Fixing clock tree slew time and max cap violations - detailed pass...
[07/15 18:35:48     71s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations - detailed pass': 1572839053276066481 4376053074963510032
[07/15 18:35:48     71s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations - detailed pass':
[07/15 18:35:48     71s]       delay calculator: calls=6450, total_wall_time=0.218s, mean_wall_time=0.034ms
[07/15 18:35:48     71s]       legalizer: calls=39, total_wall_time=0.001s, mean_wall_time=0.017ms
[07/15 18:35:48     71s]       steiner router: calls=6450, total_wall_time=0.039s, mean_wall_time=0.006ms
[07/15 18:35:48     71s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[07/15 18:35:48     71s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[07/15 18:35:48     71s]       cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[07/15 18:35:48     71s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:35:48     71s]       misc counts      : r=2, pp=0
[07/15 18:35:48     71s]       cell areas       : b=291.021um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=291.021um^2
[07/15 18:35:48     71s]       cell capacitance : b=0.147pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.147pF
[07/15 18:35:48     71s]       sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:35:48     71s]       wire capacitance : top=0.000pF, trunk=0.037pF, leaf=0.623pF, total=0.660pF
[07/15 18:35:48     71s]       wire lengths     : top=0.000um, trunk=219.800um, leaf=3578.375um, total=3798.175um
[07/15 18:35:48     71s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1046.080um, total=1046.080um
[07/15 18:35:48     71s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[07/15 18:35:48     71s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[07/15 18:35:48     71s]       Trunk : target=0.622ns count=1 avg=0.136ns sd=0.000ns min=0.136ns max=0.136ns {1 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:35:48     71s]       Leaf  : target=0.622ns count=5 avg=0.259ns sd=0.029ns min=0.213ns max=0.281ns {5 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:35:48     71s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
[07/15 18:35:48     71s]        Bufs: BUJI3VX16: 4 
[07/15 18:35:48     71s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations - detailed pass': 1572839053276066481 4376053074963510032
[07/15 18:35:48     71s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[07/15 18:35:48     71s]       delay calculator: calls=6450, total_wall_time=0.218s, mean_wall_time=0.034ms
[07/15 18:35:48     71s]       legalizer: calls=39, total_wall_time=0.001s, mean_wall_time=0.017ms
[07/15 18:35:48     71s]       steiner router: calls=6450, total_wall_time=0.039s, mean_wall_time=0.006ms
[07/15 18:35:48     71s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[07/15 18:35:48     71s]       skew_group CLK/functional_mode: insertion delay [min=0.315, max=0.364, avg=0.342, sd=0.013], skew [0.048 vs 0.286], 100% {0.315, 0.364} (wid=0.057 ws=0.049) (gid=0.308 gs=0.002)
[07/15 18:35:48     71s]           min path sink: spi1_conf1_reg[0]/C
[07/15 18:35:48     71s]           max path sink: spi1_conf1_meta_reg[22]/C
[07/15 18:35:48     71s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[07/15 18:35:48     71s]       skew_group CLK/functional_mode: insertion delay [min=0.315, max=0.364, avg=0.342, sd=0.013], skew [0.048 vs 0.286], 100% {0.315, 0.364} (wid=0.057 ws=0.049) (gid=0.308 gs=0.002)
[07/15 18:35:48     71s]       skew_group SPI_CLK/functional_mode: insertion delay [min=0.006, max=0.049, avg=0.035, sd=0.014], skew [0.043 vs 0.286], 100% {0.006, 0.049} (wid=0.049 ws=0.043) (gid=0.000 gs=0.000)
[07/15 18:35:48     71s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:35:48     71s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:35:48     71s]   Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:35:48     71s]   Stage::Insertion Delay Reduction...
[07/15 18:35:48     71s]   Removing unnecessary root buffering...
[07/15 18:35:48     71s]     Clock DAG hash before 'Removing unnecessary root buffering': 1572839053276066481 4376053074963510032
[07/15 18:35:48     71s]     CTS services accumulated run-time stats before 'Removing unnecessary root buffering':
[07/15 18:35:48     71s]       delay calculator: calls=6450, total_wall_time=0.218s, mean_wall_time=0.034ms
[07/15 18:35:48     71s]       legalizer: calls=39, total_wall_time=0.001s, mean_wall_time=0.017ms
[07/15 18:35:48     71s]       steiner router: calls=6450, total_wall_time=0.039s, mean_wall_time=0.006ms
[07/15 18:35:48     71s]     Clock DAG stats after 'Removing unnecessary root buffering':
[07/15 18:35:48     71s]       cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[07/15 18:35:48     71s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:35:48     71s]       misc counts      : r=2, pp=0
[07/15 18:35:48     71s]       cell areas       : b=291.021um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=291.021um^2
[07/15 18:35:48     71s]       cell capacitance : b=0.147pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.147pF
[07/15 18:35:48     71s]       sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:35:48     71s]       wire capacitance : top=0.000pF, trunk=0.037pF, leaf=0.623pF, total=0.660pF
[07/15 18:35:48     71s]       wire lengths     : top=0.000um, trunk=219.800um, leaf=3578.375um, total=3798.175um
[07/15 18:35:48     71s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1046.080um, total=1046.080um
[07/15 18:35:48     71s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[07/15 18:35:48     71s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[07/15 18:35:48     71s]       Trunk : target=0.622ns count=1 avg=0.136ns sd=0.000ns min=0.136ns max=0.136ns {1 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:35:48     71s]       Leaf  : target=0.622ns count=5 avg=0.259ns sd=0.029ns min=0.213ns max=0.281ns {5 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:35:48     71s]     Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
[07/15 18:35:48     71s]        Bufs: BUJI3VX16: 4 
[07/15 18:35:48     71s]     Clock DAG hash after 'Removing unnecessary root buffering': 1572839053276066481 4376053074963510032
[07/15 18:35:48     71s]     CTS services accumulated run-time stats after 'Removing unnecessary root buffering':
[07/15 18:35:48     71s]       delay calculator: calls=6450, total_wall_time=0.218s, mean_wall_time=0.034ms
[07/15 18:35:48     71s]       legalizer: calls=39, total_wall_time=0.001s, mean_wall_time=0.017ms
[07/15 18:35:48     71s]       steiner router: calls=6450, total_wall_time=0.039s, mean_wall_time=0.006ms
[07/15 18:35:48     71s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[07/15 18:35:48     71s]       skew_group CLK/functional_mode: insertion delay [min=0.315, max=0.364], skew [0.048 vs 0.286]
[07/15 18:35:48     71s]           min path sink: spi1_conf1_reg[0]/C
[07/15 18:35:48     71s]           max path sink: spi1_conf1_meta_reg[22]/C
[07/15 18:35:48     71s]     Skew group summary after 'Removing unnecessary root buffering':
[07/15 18:35:48     71s]       skew_group CLK/functional_mode: insertion delay [min=0.315, max=0.364], skew [0.048 vs 0.286]
[07/15 18:35:48     71s]       skew_group SPI_CLK/functional_mode: insertion delay [min=0.006, max=0.049], skew [0.043 vs 0.286]
[07/15 18:35:48     71s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:35:48     71s]   Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:35:48     71s]   Removing unconstrained drivers...
[07/15 18:35:48     71s]     Clock DAG hash before 'Removing unconstrained drivers': 1572839053276066481 4376053074963510032
[07/15 18:35:48     71s]     CTS services accumulated run-time stats before 'Removing unconstrained drivers':
[07/15 18:35:48     71s]       delay calculator: calls=6450, total_wall_time=0.218s, mean_wall_time=0.034ms
[07/15 18:35:48     71s]       legalizer: calls=39, total_wall_time=0.001s, mean_wall_time=0.017ms
[07/15 18:35:48     71s]       steiner router: calls=6450, total_wall_time=0.039s, mean_wall_time=0.006ms
[07/15 18:35:48     71s]     Clock DAG stats after 'Removing unconstrained drivers':
[07/15 18:35:48     71s]       cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[07/15 18:35:48     71s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:35:48     71s]       misc counts      : r=2, pp=0
[07/15 18:35:48     71s]       cell areas       : b=291.021um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=291.021um^2
[07/15 18:35:48     71s]       cell capacitance : b=0.147pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.147pF
[07/15 18:35:48     71s]       sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:35:48     71s]       wire capacitance : top=0.000pF, trunk=0.037pF, leaf=0.623pF, total=0.660pF
[07/15 18:35:48     71s]       wire lengths     : top=0.000um, trunk=219.800um, leaf=3578.375um, total=3798.175um
[07/15 18:35:48     71s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1046.080um, total=1046.080um
[07/15 18:35:48     71s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[07/15 18:35:48     71s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[07/15 18:35:48     71s]       Trunk : target=0.622ns count=1 avg=0.136ns sd=0.000ns min=0.136ns max=0.136ns {1 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:35:48     71s]       Leaf  : target=0.622ns count=5 avg=0.259ns sd=0.029ns min=0.213ns max=0.281ns {5 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:35:48     71s]     Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
[07/15 18:35:48     71s]        Bufs: BUJI3VX16: 4 
[07/15 18:35:48     71s]     Clock DAG hash after 'Removing unconstrained drivers': 1572839053276066481 4376053074963510032
[07/15 18:35:48     71s]     CTS services accumulated run-time stats after 'Removing unconstrained drivers':
[07/15 18:35:48     71s]       delay calculator: calls=6450, total_wall_time=0.218s, mean_wall_time=0.034ms
[07/15 18:35:48     71s]       legalizer: calls=39, total_wall_time=0.001s, mean_wall_time=0.017ms
[07/15 18:35:48     71s]       steiner router: calls=6450, total_wall_time=0.039s, mean_wall_time=0.006ms
[07/15 18:35:48     71s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[07/15 18:35:48     71s]       skew_group CLK/functional_mode: insertion delay [min=0.315, max=0.364], skew [0.048 vs 0.286]
[07/15 18:35:48     71s]           min path sink: spi1_conf1_reg[0]/C
[07/15 18:35:48     71s]           max path sink: spi1_conf1_meta_reg[22]/C
[07/15 18:35:48     71s]     Skew group summary after 'Removing unconstrained drivers':
[07/15 18:35:48     71s]       skew_group CLK/functional_mode: insertion delay [min=0.315, max=0.364], skew [0.048 vs 0.286]
[07/15 18:35:48     71s]       skew_group SPI_CLK/functional_mode: insertion delay [min=0.006, max=0.049], skew [0.043 vs 0.286]
[07/15 18:35:48     71s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:35:48     71s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:35:48     71s]   Reducing insertion delay 1...
[07/15 18:35:48     71s]     Clock DAG hash before 'Reducing insertion delay 1': 1572839053276066481 4376053074963510032
[07/15 18:35:48     71s]     CTS services accumulated run-time stats before 'Reducing insertion delay 1':
[07/15 18:35:48     71s]       delay calculator: calls=6450, total_wall_time=0.218s, mean_wall_time=0.034ms
[07/15 18:35:48     71s]       legalizer: calls=39, total_wall_time=0.001s, mean_wall_time=0.017ms
[07/15 18:35:48     71s]       steiner router: calls=6450, total_wall_time=0.039s, mean_wall_time=0.006ms
[07/15 18:35:48     71s]     Clock DAG stats after 'Reducing insertion delay 1':
[07/15 18:35:48     71s]       cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[07/15 18:35:48     71s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:35:48     71s]       misc counts      : r=2, pp=0
[07/15 18:35:48     71s]       cell areas       : b=291.021um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=291.021um^2
[07/15 18:35:48     71s]       cell capacitance : b=0.147pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.147pF
[07/15 18:35:48     71s]       sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:35:48     71s]       wire capacitance : top=0.000pF, trunk=0.037pF, leaf=0.623pF, total=0.660pF
[07/15 18:35:48     71s]       wire lengths     : top=0.000um, trunk=219.800um, leaf=3578.375um, total=3798.175um
[07/15 18:35:48     71s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1046.080um, total=1046.080um
[07/15 18:35:48     71s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[07/15 18:35:48     71s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[07/15 18:35:48     71s]       Trunk : target=0.622ns count=1 avg=0.136ns sd=0.000ns min=0.136ns max=0.136ns {1 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:35:48     71s]       Leaf  : target=0.622ns count=5 avg=0.259ns sd=0.029ns min=0.213ns max=0.281ns {5 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:35:48     71s]     Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
[07/15 18:35:48     71s]        Bufs: BUJI3VX16: 4 
[07/15 18:35:48     71s]     Clock DAG hash after 'Reducing insertion delay 1': 1572839053276066481 4376053074963510032
[07/15 18:35:48     71s]     CTS services accumulated run-time stats after 'Reducing insertion delay 1':
[07/15 18:35:48     71s]       delay calculator: calls=6519, total_wall_time=0.223s, mean_wall_time=0.034ms
[07/15 18:35:48     71s]       legalizer: calls=55, total_wall_time=0.003s, mean_wall_time=0.046ms
[07/15 18:35:48     71s]       steiner router: calls=6484, total_wall_time=0.040s, mean_wall_time=0.006ms
[07/15 18:35:48     71s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[07/15 18:35:48     71s]       skew_group CLK/functional_mode: insertion delay [min=0.315, max=0.364], skew [0.048 vs 0.286]
[07/15 18:35:48     71s]           min path sink: spi1_conf1_reg[0]/C
[07/15 18:35:48     71s]           max path sink: spi1_conf1_meta_reg[22]/C
[07/15 18:35:48     71s]     Skew group summary after 'Reducing insertion delay 1':
[07/15 18:35:48     71s]       skew_group CLK/functional_mode: insertion delay [min=0.315, max=0.364], skew [0.048 vs 0.286]
[07/15 18:35:48     71s]       skew_group SPI_CLK/functional_mode: insertion delay [min=0.006, max=0.049], skew [0.043 vs 0.286]
[07/15 18:35:48     71s]     Legalizer API calls during this step: 16 succeeded with high effort: 16 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:35:48     71s]   Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:35:48     71s]   Removing longest path buffering...
[07/15 18:35:48     71s]     Clock DAG hash before 'Removing longest path buffering': 1572839053276066481 4376053074963510032
[07/15 18:35:48     71s]     CTS services accumulated run-time stats before 'Removing longest path buffering':
[07/15 18:35:48     71s]       delay calculator: calls=6519, total_wall_time=0.223s, mean_wall_time=0.034ms
[07/15 18:35:48     71s]       legalizer: calls=55, total_wall_time=0.003s, mean_wall_time=0.046ms
[07/15 18:35:48     71s]       steiner router: calls=6484, total_wall_time=0.040s, mean_wall_time=0.006ms
[07/15 18:35:48     71s]     Clock DAG stats after 'Removing longest path buffering':
[07/15 18:35:48     71s]       cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[07/15 18:35:48     71s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:35:48     71s]       misc counts      : r=2, pp=0
[07/15 18:35:48     71s]       cell areas       : b=291.021um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=291.021um^2
[07/15 18:35:48     71s]       cell capacitance : b=0.147pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.147pF
[07/15 18:35:48     71s]       sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:35:48     71s]       wire capacitance : top=0.000pF, trunk=0.037pF, leaf=0.623pF, total=0.660pF
[07/15 18:35:48     71s]       wire lengths     : top=0.000um, trunk=219.800um, leaf=3578.375um, total=3798.175um
[07/15 18:35:48     71s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1046.080um, total=1046.080um
[07/15 18:35:48     71s]     Clock DAG net violations after 'Removing longest path buffering': none
[07/15 18:35:48     71s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[07/15 18:35:48     71s]       Trunk : target=0.622ns count=1 avg=0.136ns sd=0.000ns min=0.136ns max=0.136ns {1 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:35:48     71s]       Leaf  : target=0.622ns count=5 avg=0.259ns sd=0.029ns min=0.213ns max=0.281ns {5 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:35:48     71s]     Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
[07/15 18:35:48     71s]        Bufs: BUJI3VX16: 4 
[07/15 18:35:48     71s]     Clock DAG hash after 'Removing longest path buffering': 1572839053276066481 4376053074963510032
[07/15 18:35:48     71s]     CTS services accumulated run-time stats after 'Removing longest path buffering':
[07/15 18:35:48     71s]       delay calculator: calls=6519, total_wall_time=0.223s, mean_wall_time=0.034ms
[07/15 18:35:48     71s]       legalizer: calls=55, total_wall_time=0.003s, mean_wall_time=0.046ms
[07/15 18:35:48     71s]       steiner router: calls=6484, total_wall_time=0.040s, mean_wall_time=0.006ms
[07/15 18:35:48     71s]     Primary reporting skew groups after 'Removing longest path buffering':
[07/15 18:35:48     71s]       skew_group CLK/functional_mode: insertion delay [min=0.315, max=0.364], skew [0.048 vs 0.286]
[07/15 18:35:48     71s]           min path sink: spi1_conf1_reg[0]/C
[07/15 18:35:48     71s]           max path sink: spi1_conf1_meta_reg[22]/C
[07/15 18:35:48     71s]     Skew group summary after 'Removing longest path buffering':
[07/15 18:35:48     71s]       skew_group CLK/functional_mode: insertion delay [min=0.315, max=0.364], skew [0.048 vs 0.286]
[07/15 18:35:48     71s]       skew_group SPI_CLK/functional_mode: insertion delay [min=0.006, max=0.049], skew [0.043 vs 0.286]
[07/15 18:35:48     71s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:35:48     71s]   Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:35:48     71s]   Reducing insertion delay 2...
[07/15 18:35:48     71s]     Clock DAG hash before 'Reducing insertion delay 2': 1572839053276066481 4376053074963510032
[07/15 18:35:48     71s]     CTS services accumulated run-time stats before 'Reducing insertion delay 2':
[07/15 18:35:48     71s]       delay calculator: calls=6519, total_wall_time=0.223s, mean_wall_time=0.034ms
[07/15 18:35:48     71s]       legalizer: calls=55, total_wall_time=0.003s, mean_wall_time=0.046ms
[07/15 18:35:48     71s]       steiner router: calls=6484, total_wall_time=0.040s, mean_wall_time=0.006ms
[07/15 18:35:48     72s]     Path optimization required 130 stage delay updates 
[07/15 18:35:48     72s]     Clock DAG stats after 'Reducing insertion delay 2':
[07/15 18:35:48     72s]       cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[07/15 18:35:48     72s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:35:48     72s]       misc counts      : r=2, pp=0
[07/15 18:35:48     72s]       cell areas       : b=291.021um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=291.021um^2
[07/15 18:35:48     72s]       cell capacitance : b=0.147pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.147pF
[07/15 18:35:48     72s]       sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:35:48     72s]       wire capacitance : top=0.000pF, trunk=0.050pF, leaf=0.627pF, total=0.677pF
[07/15 18:35:48     72s]       wire lengths     : top=0.000um, trunk=295.960um, leaf=3606.120um, total=3902.080um
[07/15 18:35:48     72s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1046.080um, total=1046.080um
[07/15 18:35:48     72s]     Clock DAG net violations after 'Reducing insertion delay 2': none
[07/15 18:35:48     72s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[07/15 18:35:48     72s]       Trunk : target=0.622ns count=1 avg=0.143ns sd=0.000ns min=0.143ns max=0.143ns {1 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:35:48     72s]       Leaf  : target=0.622ns count=5 avg=0.256ns sd=0.027ns min=0.213ns max=0.281ns {5 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:35:48     72s]     Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
[07/15 18:35:48     72s]        Bufs: BUJI3VX16: 4 
[07/15 18:35:48     72s]     Clock DAG hash after 'Reducing insertion delay 2': 9147120415491371756 5694158593632022405
[07/15 18:35:48     72s]     CTS services accumulated run-time stats after 'Reducing insertion delay 2':
[07/15 18:35:48     72s]       delay calculator: calls=6803, total_wall_time=0.248s, mean_wall_time=0.036ms
[07/15 18:35:48     72s]       legalizer: calls=115, total_wall_time=0.004s, mean_wall_time=0.031ms
[07/15 18:35:48     72s]       steiner router: calls=6614, total_wall_time=0.058s, mean_wall_time=0.009ms
[07/15 18:35:48     72s]     Primary reporting skew groups after 'Reducing insertion delay 2':
[07/15 18:35:48     72s]       skew_group CLK/functional_mode: insertion delay [min=0.316, max=0.361, avg=0.343, sd=0.010], skew [0.045 vs 0.286], 100% {0.316, 0.361} (wid=0.052 ws=0.044) (gid=0.324 gs=0.016)
[07/15 18:35:48     72s]           min path sink: spi1_conf1_reg[0]/C
[07/15 18:35:48     72s]           max path sink: npg1_UP_count_reg[4]/C
[07/15 18:35:48     72s]     Skew group summary after 'Reducing insertion delay 2':
[07/15 18:35:48     72s]       skew_group CLK/functional_mode: insertion delay [min=0.316, max=0.361, avg=0.343, sd=0.010], skew [0.045 vs 0.286], 100% {0.316, 0.361} (wid=0.052 ws=0.044) (gid=0.324 gs=0.016)
[07/15 18:35:48     72s]       skew_group SPI_CLK/functional_mode: insertion delay [min=0.006, max=0.049, avg=0.035, sd=0.014], skew [0.043 vs 0.286], 100% {0.006, 0.049} (wid=0.049 ws=0.043) (gid=0.000 gs=0.000)
[07/15 18:35:48     72s]     Legalizer API calls during this step: 60 succeeded with high effort: 60 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:35:48     72s]   Reducing insertion delay 2 done. (took cpu=0:00:00.2 real=0:00:00.2)
[07/15 18:35:48     72s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:00.3 real=0:00:00.3)
[07/15 18:35:48     72s]   CCOpt::Phase::Construction done. (took cpu=0:00:00.7 real=0:00:00.7)
[07/15 18:35:48     72s]   CCOpt::Phase::Implementation...
[07/15 18:35:48     72s]   Stage::Reducing Power...
[07/15 18:35:48     72s]   Improving clock tree routing...
[07/15 18:35:48     72s]     Clock DAG hash before 'Improving clock tree routing': 9147120415491371756 5694158593632022405
[07/15 18:35:48     72s]     CTS services accumulated run-time stats before 'Improving clock tree routing':
[07/15 18:35:48     72s]       delay calculator: calls=6803, total_wall_time=0.248s, mean_wall_time=0.036ms
[07/15 18:35:48     72s]       legalizer: calls=115, total_wall_time=0.004s, mean_wall_time=0.031ms
[07/15 18:35:48     72s]       steiner router: calls=6614, total_wall_time=0.058s, mean_wall_time=0.009ms
[07/15 18:35:48     72s]     Iteration 1...
[07/15 18:35:48     72s]     Iteration 1 done.
[07/15 18:35:48     72s]     Clock DAG stats after 'Improving clock tree routing':
[07/15 18:35:48     72s]       cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[07/15 18:35:48     72s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:35:48     72s]       misc counts      : r=2, pp=0
[07/15 18:35:48     72s]       cell areas       : b=291.021um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=291.021um^2
[07/15 18:35:48     72s]       cell capacitance : b=0.147pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.147pF
[07/15 18:35:48     72s]       sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:35:48     72s]       wire capacitance : top=0.000pF, trunk=0.050pF, leaf=0.627pF, total=0.677pF
[07/15 18:35:48     72s]       wire lengths     : top=0.000um, trunk=295.960um, leaf=3606.120um, total=3902.080um
[07/15 18:35:48     72s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1046.080um, total=1046.080um
[07/15 18:35:48     72s]     Clock DAG net violations after 'Improving clock tree routing': none
[07/15 18:35:48     72s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[07/15 18:35:48     72s]       Trunk : target=0.622ns count=1 avg=0.143ns sd=0.000ns min=0.143ns max=0.143ns {1 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:35:48     72s]       Leaf  : target=0.622ns count=5 avg=0.256ns sd=0.027ns min=0.213ns max=0.281ns {5 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:35:48     72s]     Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
[07/15 18:35:48     72s]        Bufs: BUJI3VX16: 4 
[07/15 18:35:48     72s]     Clock DAG hash after 'Improving clock tree routing': 9147120415491371756 5694158593632022405
[07/15 18:35:48     72s]     CTS services accumulated run-time stats after 'Improving clock tree routing':
[07/15 18:35:48     72s]       delay calculator: calls=6803, total_wall_time=0.248s, mean_wall_time=0.036ms
[07/15 18:35:48     72s]       legalizer: calls=115, total_wall_time=0.004s, mean_wall_time=0.031ms
[07/15 18:35:48     72s]       steiner router: calls=6614, total_wall_time=0.058s, mean_wall_time=0.009ms
[07/15 18:35:48     72s]     Primary reporting skew groups after 'Improving clock tree routing':
[07/15 18:35:48     72s]       skew_group CLK/functional_mode: insertion delay [min=0.316, max=0.361], skew [0.045 vs 0.286]
[07/15 18:35:48     72s]           min path sink: spi1_conf1_reg[0]/C
[07/15 18:35:48     72s]           max path sink: npg1_UP_count_reg[4]/C
[07/15 18:35:48     72s]     Skew group summary after 'Improving clock tree routing':
[07/15 18:35:48     72s]       skew_group CLK/functional_mode: insertion delay [min=0.316, max=0.361], skew [0.045 vs 0.286]
[07/15 18:35:48     72s]       skew_group SPI_CLK/functional_mode: insertion delay [min=0.006, max=0.049], skew [0.043 vs 0.286]
[07/15 18:35:48     72s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:35:48     72s]   Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:35:48     72s]   Reducing clock tree power 1...
[07/15 18:35:48     72s]     Clock DAG hash before 'Reducing clock tree power 1': 9147120415491371756 5694158593632022405
[07/15 18:35:48     72s]     CTS services accumulated run-time stats before 'Reducing clock tree power 1':
[07/15 18:35:48     72s]       delay calculator: calls=6803, total_wall_time=0.248s, mean_wall_time=0.036ms
[07/15 18:35:48     72s]       legalizer: calls=115, total_wall_time=0.004s, mean_wall_time=0.031ms
[07/15 18:35:48     72s]       steiner router: calls=6614, total_wall_time=0.058s, mean_wall_time=0.009ms
[07/15 18:35:48     72s]     Resizing gates: 
[07/15 18:35:48     72s]     Legalizer releasing space for clock trees
[07/15 18:35:48     72s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[07/15 18:35:48     72s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:35:48     72s]     100% 
[07/15 18:35:48     72s]     Clock DAG stats after reducing clock tree power 1 iteration 1:
[07/15 18:35:48     72s]       cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[07/15 18:35:48     72s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:35:48     72s]       misc counts      : r=2, pp=0
[07/15 18:35:48     72s]       cell areas       : b=143.002um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=143.002um^2
[07/15 18:35:48     72s]       cell capacitance : b=0.066pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.066pF
[07/15 18:35:48     72s]       sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:35:48     72s]       wire capacitance : top=0.000pF, trunk=0.048pF, leaf=0.632pF, total=0.680pF
[07/15 18:35:48     72s]       wire lengths     : top=0.000um, trunk=282.520um, leaf=3635.184um, total=3917.704um
[07/15 18:35:48     72s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1046.080um, total=1046.080um
[07/15 18:35:48     72s]     Clock DAG net violations after reducing clock tree power 1 iteration 1: none
[07/15 18:35:48     72s]     Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
[07/15 18:35:48     72s]       Trunk : target=0.622ns count=1 avg=0.099ns sd=0.000ns min=0.099ns max=0.099ns {1 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:35:48     72s]       Leaf  : target=0.622ns count=5 avg=0.452ns sd=0.144ns min=0.213ns max=0.604ns {1 <= 0.373ns, 3 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 1 <= 0.622ns}
[07/15 18:35:48     72s]     Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
[07/15 18:35:48     72s]        Bufs: BUJI3VX8: 3 BUJI3VX6: 1 
[07/15 18:35:48     72s]     Clock DAG hash after reducing clock tree power 1 iteration 1: 11285627845390932753 3076701307548679272
[07/15 18:35:48     72s]     CTS services accumulated run-time stats after reducing clock tree power 1 iteration 1:
[07/15 18:35:48     72s]       delay calculator: calls=6850, total_wall_time=0.252s, mean_wall_time=0.037ms
[07/15 18:35:48     72s]       legalizer: calls=127, total_wall_time=0.004s, mean_wall_time=0.030ms
[07/15 18:35:48     72s]       steiner router: calls=6622, total_wall_time=0.059s, mean_wall_time=0.009ms
[07/15 18:35:48     72s]     Primary reporting skew groups after reducing clock tree power 1 iteration 1:
[07/15 18:35:48     72s]       skew_group CLK/functional_mode: insertion delay [min=0.503, max=0.559], skew [0.057 vs 0.286]
[07/15 18:35:48     72s]           min path sink: spi1_conf1_reg[2]/C
[07/15 18:35:48     72s]           max path sink: spi1_ele2_reg[5]/C
[07/15 18:35:48     72s]     Skew group summary after reducing clock tree power 1 iteration 1:
[07/15 18:35:48     72s]       skew_group CLK/functional_mode: insertion delay [min=0.503, max=0.559], skew [0.057 vs 0.286]
[07/15 18:35:48     72s]       skew_group SPI_CLK/functional_mode: insertion delay [min=0.006, max=0.049], skew [0.043 vs 0.286]
[07/15 18:35:48     72s]     Resizing gates: 
[07/15 18:35:48     72s]     Legalizer releasing space for clock trees
[07/15 18:35:48     72s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[07/15 18:35:48     72s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:35:48     72s]     100% 
[07/15 18:35:48     72s]     Clock DAG stats after 'Reducing clock tree power 1':
[07/15 18:35:48     72s]       cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[07/15 18:35:48     72s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:35:48     72s]       misc counts      : r=2, pp=0
[07/15 18:35:48     72s]       cell areas       : b=143.002um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=143.002um^2
[07/15 18:35:48     72s]       cell capacitance : b=0.066pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.066pF
[07/15 18:35:48     72s]       sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:35:48     72s]       wire capacitance : top=0.000pF, trunk=0.048pF, leaf=0.632pF, total=0.680pF
[07/15 18:35:48     72s]       wire lengths     : top=0.000um, trunk=282.520um, leaf=3635.184um, total=3917.704um
[07/15 18:35:48     72s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1046.080um, total=1046.080um
[07/15 18:35:48     72s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[07/15 18:35:48     72s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[07/15 18:35:48     72s]       Trunk : target=0.622ns count=1 avg=0.099ns sd=0.000ns min=0.099ns max=0.099ns {1 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:35:48     72s]       Leaf  : target=0.622ns count=5 avg=0.452ns sd=0.144ns min=0.213ns max=0.604ns {1 <= 0.373ns, 3 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 1 <= 0.622ns}
[07/15 18:35:48     72s]     Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
[07/15 18:35:48     72s]        Bufs: BUJI3VX8: 3 BUJI3VX6: 1 
[07/15 18:35:48     72s]     Clock DAG hash after 'Reducing clock tree power 1': 11285627845390932753 3076701307548679272
[07/15 18:35:48     72s]     CTS services accumulated run-time stats after 'Reducing clock tree power 1':
[07/15 18:35:48     72s]       delay calculator: calls=6873, total_wall_time=0.255s, mean_wall_time=0.037ms
[07/15 18:35:48     72s]       legalizer: calls=135, total_wall_time=0.004s, mean_wall_time=0.029ms
[07/15 18:35:48     72s]       steiner router: calls=6622, total_wall_time=0.059s, mean_wall_time=0.009ms
[07/15 18:35:48     72s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[07/15 18:35:48     72s]       skew_group CLK/functional_mode: insertion delay [min=0.503, max=0.559], skew [0.057 vs 0.286]
[07/15 18:35:48     72s]           min path sink: spi1_conf1_reg[2]/C
[07/15 18:35:48     72s]           max path sink: spi1_ele2_reg[5]/C
[07/15 18:35:48     72s]     Skew group summary after 'Reducing clock tree power 1':
[07/15 18:35:48     72s]       skew_group CLK/functional_mode: insertion delay [min=0.503, max=0.559], skew [0.057 vs 0.286]
[07/15 18:35:48     72s]       skew_group SPI_CLK/functional_mode: insertion delay [min=0.006, max=0.049], skew [0.043 vs 0.286]
[07/15 18:35:48     72s]     Legalizer API calls during this step: 20 succeeded with high effort: 20 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:35:48     72s]   Reducing clock tree power 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/15 18:35:48     72s]   Reducing clock tree power 2...
[07/15 18:35:48     72s]     Clock DAG hash before 'Reducing clock tree power 2': 11285627845390932753 3076701307548679272
[07/15 18:35:48     72s]     CTS services accumulated run-time stats before 'Reducing clock tree power 2':
[07/15 18:35:48     72s]       delay calculator: calls=6873, total_wall_time=0.255s, mean_wall_time=0.037ms
[07/15 18:35:48     72s]       legalizer: calls=135, total_wall_time=0.004s, mean_wall_time=0.029ms
[07/15 18:35:48     72s]       steiner router: calls=6622, total_wall_time=0.059s, mean_wall_time=0.009ms
[07/15 18:35:48     72s]     Path optimization required 0 stage delay updates 
[07/15 18:35:48     72s]     Clock DAG stats after 'Reducing clock tree power 2':
[07/15 18:35:48     72s]       cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[07/15 18:35:48     72s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:35:48     72s]       misc counts      : r=2, pp=0
[07/15 18:35:48     72s]       cell areas       : b=143.002um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=143.002um^2
[07/15 18:35:48     72s]       cell capacitance : b=0.066pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.066pF
[07/15 18:35:48     72s]       sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:35:48     72s]       wire capacitance : top=0.000pF, trunk=0.048pF, leaf=0.632pF, total=0.680pF
[07/15 18:35:48     72s]       wire lengths     : top=0.000um, trunk=282.520um, leaf=3635.184um, total=3917.704um
[07/15 18:35:48     72s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1046.080um, total=1046.080um
[07/15 18:35:48     72s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[07/15 18:35:48     72s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[07/15 18:35:48     72s]       Trunk : target=0.622ns count=1 avg=0.099ns sd=0.000ns min=0.099ns max=0.099ns {1 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:35:48     72s]       Leaf  : target=0.622ns count=5 avg=0.452ns sd=0.144ns min=0.213ns max=0.604ns {1 <= 0.373ns, 3 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 1 <= 0.622ns}
[07/15 18:35:48     72s]     Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
[07/15 18:35:48     72s]        Bufs: BUJI3VX8: 3 BUJI3VX6: 1 
[07/15 18:35:48     72s]     Clock DAG hash after 'Reducing clock tree power 2': 11285627845390932753 3076701307548679272
[07/15 18:35:48     72s]     CTS services accumulated run-time stats after 'Reducing clock tree power 2':
[07/15 18:35:48     72s]       delay calculator: calls=6873, total_wall_time=0.255s, mean_wall_time=0.037ms
[07/15 18:35:48     72s]       legalizer: calls=135, total_wall_time=0.004s, mean_wall_time=0.029ms
[07/15 18:35:48     72s]       steiner router: calls=6622, total_wall_time=0.059s, mean_wall_time=0.009ms
[07/15 18:35:48     72s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[07/15 18:35:48     72s]       skew_group CLK/functional_mode: insertion delay [min=0.503, max=0.559, avg=0.528, sd=0.017], skew [0.057 vs 0.286], 100% {0.503, 0.559} (wid=0.048 ws=0.036) (gid=0.527 gs=0.036)
[07/15 18:35:48     72s]           min path sink: spi1_conf1_reg[2]/C
[07/15 18:35:48     72s]           max path sink: spi1_ele2_reg[5]/C
[07/15 18:35:48     72s]     Skew group summary after 'Reducing clock tree power 2':
[07/15 18:35:48     72s]       skew_group CLK/functional_mode: insertion delay [min=0.503, max=0.559, avg=0.528, sd=0.017], skew [0.057 vs 0.286], 100% {0.503, 0.559} (wid=0.048 ws=0.036) (gid=0.527 gs=0.036)
[07/15 18:35:48     72s]       skew_group SPI_CLK/functional_mode: insertion delay [min=0.006, max=0.049, avg=0.035, sd=0.014], skew [0.043 vs 0.286], 100% {0.006, 0.049} (wid=0.049 ws=0.043) (gid=0.000 gs=0.000)
[07/15 18:35:48     72s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:35:48     72s]   Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:35:48     72s]   Stage::Reducing Power done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/15 18:35:48     72s]   Stage::Balancing...
[07/15 18:35:48     72s]   Approximately balancing fragments step...
[07/15 18:35:48     72s]     Clock DAG hash before 'Approximately balancing fragments step': 11285627845390932753 3076701307548679272
[07/15 18:35:48     72s]     CTS services accumulated run-time stats before 'Approximately balancing fragments step':
[07/15 18:35:48     72s]       delay calculator: calls=6873, total_wall_time=0.255s, mean_wall_time=0.037ms
[07/15 18:35:48     72s]       legalizer: calls=135, total_wall_time=0.004s, mean_wall_time=0.029ms
[07/15 18:35:48     72s]       steiner router: calls=6622, total_wall_time=0.059s, mean_wall_time=0.009ms
[07/15 18:35:48     72s]     Resolve constraints - Approximately balancing fragments...
[07/15 18:35:48     72s]     Resolving skew group constraints...
[07/15 18:35:48     72s]       Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 51 variables and 138 constraints; tolerance 1
[07/15 18:35:48     72s]     Resolving skew group constraints done.
[07/15 18:35:48     72s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:35:48     72s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[07/15 18:35:48     72s]     Trial balancer estimated the amount of delay to be added in balancing: 3.203ns
[07/15 18:35:48     72s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:35:48     72s]     Approximately balancing fragments...
[07/15 18:35:48     72s]       Moving gates to improve sub-tree skew...
[07/15 18:35:48     72s]         Clock DAG hash before 'Moving gates to improve sub-tree skew': 11285627845390932753 3076701307548679272
[07/15 18:35:48     72s]         CTS services accumulated run-time stats before 'Moving gates to improve sub-tree skew':
[07/15 18:35:48     72s]           delay calculator: calls=6905, total_wall_time=0.255s, mean_wall_time=0.037ms
[07/15 18:35:48     72s]           legalizer: calls=135, total_wall_time=0.004s, mean_wall_time=0.029ms
[07/15 18:35:48     72s]           steiner router: calls=6654, total_wall_time=0.059s, mean_wall_time=0.009ms
[07/15 18:35:48     72s]         Tried: 7 Succeeded: 0
[07/15 18:35:48     72s]         Topology Tried: 0 Succeeded: 0
[07/15 18:35:48     72s]         0 Succeeded with SS ratio
[07/15 18:35:48     72s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[07/15 18:35:48     72s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[07/15 18:35:48     72s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[07/15 18:35:48     72s]           cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[07/15 18:35:48     72s]           sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:35:48     72s]           misc counts      : r=2, pp=0
[07/15 18:35:48     72s]           cell areas       : b=143.002um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=143.002um^2
[07/15 18:35:48     72s]           cell capacitance : b=0.066pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.066pF
[07/15 18:35:48     72s]           sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:35:48     72s]           wire capacitance : top=0.000pF, trunk=0.048pF, leaf=0.632pF, total=0.680pF
[07/15 18:35:48     72s]           wire lengths     : top=0.000um, trunk=282.520um, leaf=3635.184um, total=3917.704um
[07/15 18:35:48     72s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1046.080um, total=1046.080um
[07/15 18:35:48     72s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[07/15 18:35:48     72s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[07/15 18:35:48     72s]           Trunk : target=0.622ns count=1 avg=0.099ns sd=0.000ns min=0.099ns max=0.099ns {1 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:35:48     72s]           Leaf  : target=0.622ns count=5 avg=0.452ns sd=0.144ns min=0.213ns max=0.604ns {1 <= 0.373ns, 3 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 1 <= 0.622ns}
[07/15 18:35:48     72s]         Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
[07/15 18:35:48     72s]            Bufs: BUJI3VX8: 3 BUJI3VX6: 1 
[07/15 18:35:48     72s]         Clock DAG hash after 'Moving gates to improve sub-tree skew': 11285627845390932753 3076701307548679272
[07/15 18:35:48     72s]         CTS services accumulated run-time stats after 'Moving gates to improve sub-tree skew':
[07/15 18:35:48     72s]           delay calculator: calls=6905, total_wall_time=0.255s, mean_wall_time=0.037ms
[07/15 18:35:48     72s]           legalizer: calls=135, total_wall_time=0.004s, mean_wall_time=0.029ms
[07/15 18:35:48     72s]           steiner router: calls=6654, total_wall_time=0.059s, mean_wall_time=0.009ms
[07/15 18:35:48     72s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:35:48     72s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:35:48     72s]       Approximately balancing fragments bottom up...
[07/15 18:35:48     72s]         Clock DAG hash before 'Approximately balancing fragments bottom up': 11285627845390932753 3076701307548679272
[07/15 18:35:48     72s]         CTS services accumulated run-time stats before 'Approximately balancing fragments bottom up':
[07/15 18:35:48     72s]           delay calculator: calls=6905, total_wall_time=0.255s, mean_wall_time=0.037ms
[07/15 18:35:48     72s]           legalizer: calls=135, total_wall_time=0.004s, mean_wall_time=0.029ms
[07/15 18:35:48     72s]           steiner router: calls=6654, total_wall_time=0.059s, mean_wall_time=0.009ms
[07/15 18:35:48     72s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[07/15 18:35:48     72s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[07/15 18:35:48     72s]           cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[07/15 18:35:48     72s]           sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:35:48     72s]           misc counts      : r=2, pp=0
[07/15 18:35:48     72s]           cell areas       : b=143.002um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=143.002um^2
[07/15 18:35:48     72s]           cell capacitance : b=0.066pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.066pF
[07/15 18:35:48     72s]           sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:35:48     72s]           wire capacitance : top=0.000pF, trunk=0.048pF, leaf=0.632pF, total=0.680pF
[07/15 18:35:48     72s]           wire lengths     : top=0.000um, trunk=282.520um, leaf=3635.184um, total=3917.704um
[07/15 18:35:48     72s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1046.080um, total=1046.080um
[07/15 18:35:48     72s]         Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[07/15 18:35:48     72s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[07/15 18:35:48     72s]           Trunk : target=0.622ns count=1 avg=0.099ns sd=0.000ns min=0.099ns max=0.099ns {1 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:35:48     72s]           Leaf  : target=0.622ns count=5 avg=0.452ns sd=0.144ns min=0.213ns max=0.604ns {1 <= 0.373ns, 3 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 1 <= 0.622ns}
[07/15 18:35:48     72s]         Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
[07/15 18:35:48     72s]            Bufs: BUJI3VX8: 3 BUJI3VX6: 1 
[07/15 18:35:48     72s]         Clock DAG hash after 'Approximately balancing fragments bottom up': 11285627845390932753 3076701307548679272
[07/15 18:35:48     72s]         CTS services accumulated run-time stats after 'Approximately balancing fragments bottom up':
[07/15 18:35:48     72s]           delay calculator: calls=6928, total_wall_time=0.258s, mean_wall_time=0.037ms
[07/15 18:35:48     72s]           legalizer: calls=135, total_wall_time=0.004s, mean_wall_time=0.029ms
[07/15 18:35:48     72s]           steiner router: calls=6654, total_wall_time=0.059s, mean_wall_time=0.009ms
[07/15 18:35:48     72s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:35:48     72s]       Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:35:48     72s]       Approximately balancing fragments, wire and cell delays...
[07/15 18:35:48     72s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[07/15 18:35:49     72s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[07/15 18:35:49     72s]           cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 18:35:49     72s]           sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:35:49     72s]           misc counts      : r=2, pp=0
[07/15 18:35:49     72s]           cell areas       : b=250.880um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=250.880um^2
[07/15 18:35:49     72s]           cell capacitance : b=0.108pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.108pF
[07/15 18:35:49     72s]           sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:35:49     72s]           wire capacitance : top=0.000pF, trunk=0.316pF, leaf=0.643pF, total=0.959pF
[07/15 18:35:49     72s]           wire lengths     : top=0.000um, trunk=1907.680um, leaf=3701.804um, total=5609.484um
[07/15 18:35:49     72s]           hp wire lengths  : top=0.000um, trunk=1315.440um, leaf=1505.000um, total=2820.440um
[07/15 18:35:49     72s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[07/15 18:35:49     72s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[07/15 18:35:49     72s]           Trunk : target=0.622ns count=8 avg=0.325ns sd=0.203ns min=0.062ns max=0.542ns {4 <= 0.373ns, 1 <= 0.498ns, 3 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:35:49     72s]           Leaf  : target=0.622ns count=5 avg=0.511ns sd=0.055ns min=0.473ns max=0.607ns {0 <= 0.373ns, 3 <= 0.498ns, 1 <= 0.560ns, 0 <= 0.591ns, 1 <= 0.622ns}
[07/15 18:35:49     72s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
[07/15 18:35:49     72s]            Bufs: BUJI3VX8: 3 BUJI3VX6: 2 BUJI3VX2: 1 BUJI3VX1: 5 
[07/15 18:35:49     72s]         Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 1: 15860679106987377417 14774768935537218325
[07/15 18:35:49     72s]         CTS services accumulated run-time stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[07/15 18:35:49     72s]           delay calculator: calls=8371, total_wall_time=0.341s, mean_wall_time=0.041ms
[07/15 18:35:49     72s]           legalizer: calls=674, total_wall_time=0.012s, mean_wall_time=0.018ms
[07/15 18:35:49     72s]           steiner router: calls=7612, total_wall_time=0.097s, mean_wall_time=0.013ms
[07/15 18:35:49     72s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[07/15 18:35:49     72s]       Approximately balancing fragments, wire and cell delays, iteration 2...
[07/15 18:35:49     72s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 2:
[07/15 18:35:49     72s]           cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 18:35:49     72s]           sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:35:49     72s]           misc counts      : r=2, pp=0
[07/15 18:35:49     72s]           cell areas       : b=250.880um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=250.880um^2
[07/15 18:35:49     72s]           cell capacitance : b=0.108pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.108pF
[07/15 18:35:49     72s]           sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:35:49     72s]           wire capacitance : top=0.000pF, trunk=0.316pF, leaf=0.643pF, total=0.959pF
[07/15 18:35:49     72s]           wire lengths     : top=0.000um, trunk=1907.680um, leaf=3701.804um, total=5609.484um
[07/15 18:35:49     72s]           hp wire lengths  : top=0.000um, trunk=1315.440um, leaf=1505.000um, total=2820.440um
[07/15 18:35:49     72s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 2: none
[07/15 18:35:49     72s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 2:
[07/15 18:35:49     72s]           Trunk : target=0.622ns count=8 avg=0.325ns sd=0.203ns min=0.062ns max=0.542ns {4 <= 0.373ns, 1 <= 0.498ns, 3 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:35:49     72s]           Leaf  : target=0.622ns count=5 avg=0.511ns sd=0.055ns min=0.473ns max=0.607ns {0 <= 0.373ns, 3 <= 0.498ns, 1 <= 0.560ns, 0 <= 0.591ns, 1 <= 0.622ns}
[07/15 18:35:49     72s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 2 {count}:
[07/15 18:35:49     72s]            Bufs: BUJI3VX8: 3 BUJI3VX6: 2 BUJI3VX2: 1 BUJI3VX1: 5 
[07/15 18:35:49     72s]         Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 2: 15860679106987377417 14774768935537218325
[07/15 18:35:49     72s]         CTS services accumulated run-time stats after Approximately balancing fragments, wire and cell delays, iteration 2:
[07/15 18:35:49     72s]           delay calculator: calls=8371, total_wall_time=0.341s, mean_wall_time=0.041ms
[07/15 18:35:49     72s]           legalizer: calls=674, total_wall_time=0.012s, mean_wall_time=0.018ms
[07/15 18:35:49     72s]           steiner router: calls=7612, total_wall_time=0.097s, mean_wall_time=0.013ms
[07/15 18:35:49     72s]       Approximately balancing fragments, wire and cell delays, iteration 2 done.
[07/15 18:35:49     72s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.6 real=0:00:00.6)
[07/15 18:35:49     72s]     Approximately balancing fragments done.
[07/15 18:35:49     72s]     Clock DAG stats after 'Approximately balancing fragments step':
[07/15 18:35:49     72s]       cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 18:35:49     72s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:35:49     72s]       misc counts      : r=2, pp=0
[07/15 18:35:49     72s]       cell areas       : b=250.880um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=250.880um^2
[07/15 18:35:49     72s]       cell capacitance : b=0.108pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.108pF
[07/15 18:35:49     72s]       sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:35:49     72s]       wire capacitance : top=0.000pF, trunk=0.316pF, leaf=0.643pF, total=0.959pF
[07/15 18:35:49     72s]       wire lengths     : top=0.000um, trunk=1907.680um, leaf=3701.804um, total=5609.484um
[07/15 18:35:49     72s]       hp wire lengths  : top=0.000um, trunk=1315.440um, leaf=1505.000um, total=2820.440um
[07/15 18:35:49     72s]     Clock DAG net violations after 'Approximately balancing fragments step': none
[07/15 18:35:49     72s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[07/15 18:35:49     72s]       Trunk : target=0.622ns count=8 avg=0.325ns sd=0.203ns min=0.062ns max=0.542ns {4 <= 0.373ns, 1 <= 0.498ns, 3 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:35:49     72s]       Leaf  : target=0.622ns count=5 avg=0.511ns sd=0.055ns min=0.473ns max=0.607ns {0 <= 0.373ns, 3 <= 0.498ns, 1 <= 0.560ns, 0 <= 0.591ns, 1 <= 0.622ns}
[07/15 18:35:49     72s]     Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
[07/15 18:35:49     72s]        Bufs: BUJI3VX8: 3 BUJI3VX6: 2 BUJI3VX2: 1 BUJI3VX1: 5 
[07/15 18:35:49     72s]     Clock DAG hash after 'Approximately balancing fragments step': 15860679106987377417 14774768935537218325
[07/15 18:35:49     72s]     CTS services accumulated run-time stats after 'Approximately balancing fragments step':
[07/15 18:35:49     72s]       delay calculator: calls=8371, total_wall_time=0.341s, mean_wall_time=0.041ms
[07/15 18:35:49     72s]       legalizer: calls=674, total_wall_time=0.012s, mean_wall_time=0.018ms
[07/15 18:35:49     72s]       steiner router: calls=7612, total_wall_time=0.097s, mean_wall_time=0.013ms
[07/15 18:35:49     72s]     Legalizer API calls during this step: 539 succeeded with high effort: 539 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:35:49     72s]   Approximately balancing fragments step done. (took cpu=0:00:00.6 real=0:00:00.6)
[07/15 18:35:49     72s]   Clock DAG stats after Approximately balancing fragments:
[07/15 18:35:49     72s]     cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 18:35:49     72s]     sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:35:49     72s]     misc counts      : r=2, pp=0
[07/15 18:35:49     72s]     cell areas       : b=250.880um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=250.880um^2
[07/15 18:35:49     72s]     cell capacitance : b=0.108pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.108pF
[07/15 18:35:49     72s]     sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:35:49     72s]     wire capacitance : top=0.000pF, trunk=0.316pF, leaf=0.643pF, total=0.959pF
[07/15 18:35:49     72s]     wire lengths     : top=0.000um, trunk=1907.680um, leaf=3701.804um, total=5609.484um
[07/15 18:35:49     72s]     hp wire lengths  : top=0.000um, trunk=1315.440um, leaf=1505.000um, total=2820.440um
[07/15 18:35:49     72s]   Clock DAG net violations after Approximately balancing fragments: none
[07/15 18:35:49     72s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[07/15 18:35:49     72s]     Trunk : target=0.622ns count=8 avg=0.325ns sd=0.203ns min=0.062ns max=0.542ns {4 <= 0.373ns, 1 <= 0.498ns, 3 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:35:49     72s]     Leaf  : target=0.622ns count=5 avg=0.511ns sd=0.055ns min=0.473ns max=0.607ns {0 <= 0.373ns, 3 <= 0.498ns, 1 <= 0.560ns, 0 <= 0.591ns, 1 <= 0.622ns}
[07/15 18:35:49     72s]   Clock DAG library cell distribution after Approximately balancing fragments {count}:
[07/15 18:35:49     72s]      Bufs: BUJI3VX8: 3 BUJI3VX6: 2 BUJI3VX2: 1 BUJI3VX1: 5 
[07/15 18:35:49     72s]   Clock DAG hash after Approximately balancing fragments: 15860679106987377417 14774768935537218325
[07/15 18:35:49     72s]   CTS services accumulated run-time stats after Approximately balancing fragments:
[07/15 18:35:49     72s]     delay calculator: calls=8371, total_wall_time=0.341s, mean_wall_time=0.041ms
[07/15 18:35:49     72s]     legalizer: calls=674, total_wall_time=0.012s, mean_wall_time=0.018ms
[07/15 18:35:49     72s]     steiner router: calls=7612, total_wall_time=0.097s, mean_wall_time=0.013ms
[07/15 18:35:49     72s]   Primary reporting skew groups after Approximately balancing fragments:
[07/15 18:35:49     72s]     skew_group CLK/functional_mode: insertion delay [min=1.975, max=2.017], skew [0.042 vs 0.286]
[07/15 18:35:49     72s]         min path sink: spi1_conf1_meta_reg[0]/C
[07/15 18:35:49     72s]         max path sink: spi1_ele2_reg[4]/C
[07/15 18:35:49     72s]   Skew group summary after Approximately balancing fragments:
[07/15 18:35:49     72s]     skew_group CLK/functional_mode: insertion delay [min=1.975, max=2.017], skew [0.042 vs 0.286]
[07/15 18:35:49     72s]     skew_group SPI_CLK/functional_mode: insertion delay [min=1.961, max=2.005], skew [0.043 vs 0.286]
[07/15 18:35:49     72s]   Improving fragments clock skew...
[07/15 18:35:49     72s]     Clock DAG hash before 'Improving fragments clock skew': 15860679106987377417 14774768935537218325
[07/15 18:35:49     72s]     CTS services accumulated run-time stats before 'Improving fragments clock skew':
[07/15 18:35:49     72s]       delay calculator: calls=8371, total_wall_time=0.341s, mean_wall_time=0.041ms
[07/15 18:35:49     72s]       legalizer: calls=674, total_wall_time=0.012s, mean_wall_time=0.018ms
[07/15 18:35:49     72s]       steiner router: calls=7612, total_wall_time=0.097s, mean_wall_time=0.013ms
[07/15 18:35:49     72s]     Clock DAG stats after 'Improving fragments clock skew':
[07/15 18:35:49     72s]       cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 18:35:49     72s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:35:49     72s]       misc counts      : r=2, pp=0
[07/15 18:35:49     72s]       cell areas       : b=250.880um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=250.880um^2
[07/15 18:35:49     72s]       cell capacitance : b=0.108pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.108pF
[07/15 18:35:49     72s]       sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:35:49     72s]       wire capacitance : top=0.000pF, trunk=0.316pF, leaf=0.643pF, total=0.959pF
[07/15 18:35:49     72s]       wire lengths     : top=0.000um, trunk=1907.680um, leaf=3701.804um, total=5609.484um
[07/15 18:35:49     72s]       hp wire lengths  : top=0.000um, trunk=1315.440um, leaf=1505.000um, total=2820.440um
[07/15 18:35:49     72s]     Clock DAG net violations after 'Improving fragments clock skew': none
[07/15 18:35:49     72s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[07/15 18:35:49     72s]       Trunk : target=0.622ns count=8 avg=0.325ns sd=0.203ns min=0.062ns max=0.542ns {4 <= 0.373ns, 1 <= 0.498ns, 3 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:35:49     72s]       Leaf  : target=0.622ns count=5 avg=0.511ns sd=0.055ns min=0.473ns max=0.607ns {0 <= 0.373ns, 3 <= 0.498ns, 1 <= 0.560ns, 0 <= 0.591ns, 1 <= 0.622ns}
[07/15 18:35:49     72s]     Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
[07/15 18:35:49     72s]        Bufs: BUJI3VX8: 3 BUJI3VX6: 2 BUJI3VX2: 1 BUJI3VX1: 5 
[07/15 18:35:49     72s]     Clock DAG hash after 'Improving fragments clock skew': 15860679106987377417 14774768935537218325
[07/15 18:35:49     72s]     CTS services accumulated run-time stats after 'Improving fragments clock skew':
[07/15 18:35:49     72s]       delay calculator: calls=8371, total_wall_time=0.341s, mean_wall_time=0.041ms
[07/15 18:35:49     72s]       legalizer: calls=674, total_wall_time=0.012s, mean_wall_time=0.018ms
[07/15 18:35:49     72s]       steiner router: calls=7612, total_wall_time=0.097s, mean_wall_time=0.013ms
[07/15 18:35:49     72s]     Primary reporting skew groups after 'Improving fragments clock skew':
[07/15 18:35:49     72s]       skew_group CLK/functional_mode: insertion delay [min=1.975, max=2.017], skew [0.042 vs 0.286]
[07/15 18:35:49     72s]           min path sink: spi1_conf1_meta_reg[0]/C
[07/15 18:35:49     72s]           max path sink: spi1_ele2_reg[4]/C
[07/15 18:35:49     72s]     Skew group summary after 'Improving fragments clock skew':
[07/15 18:35:49     72s]       skew_group CLK/functional_mode: insertion delay [min=1.975, max=2.017], skew [0.042 vs 0.286]
[07/15 18:35:49     72s]       skew_group SPI_CLK/functional_mode: insertion delay [min=1.961, max=2.005], skew [0.043 vs 0.286]
[07/15 18:35:49     72s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:35:49     72s]   Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:35:49     72s]   Approximately balancing step...
[07/15 18:35:49     72s]     Clock DAG hash before 'Approximately balancing step': 15860679106987377417 14774768935537218325
[07/15 18:35:49     72s]     CTS services accumulated run-time stats before 'Approximately balancing step':
[07/15 18:35:49     72s]       delay calculator: calls=8371, total_wall_time=0.341s, mean_wall_time=0.041ms
[07/15 18:35:49     72s]       legalizer: calls=674, total_wall_time=0.012s, mean_wall_time=0.018ms
[07/15 18:35:49     72s]       steiner router: calls=7612, total_wall_time=0.097s, mean_wall_time=0.013ms
[07/15 18:35:49     72s]     Resolve constraints - Approximately balancing...
[07/15 18:35:49     72s]     Resolving skew group constraints...
[07/15 18:35:49     72s]       Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 51 variables and 138 constraints; tolerance 1
[07/15 18:35:49     72s]     Resolving skew group constraints done.
[07/15 18:35:49     72s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:35:49     72s]     Approximately balancing...
[07/15 18:35:49     72s]       Approximately balancing, wire and cell delays...
[07/15 18:35:49     72s]       Approximately balancing, wire and cell delays, iteration 1...
[07/15 18:35:49     72s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[07/15 18:35:49     72s]           cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 18:35:49     72s]           sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:35:49     72s]           misc counts      : r=2, pp=0
[07/15 18:35:49     72s]           cell areas       : b=250.880um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=250.880um^2
[07/15 18:35:49     72s]           cell capacitance : b=0.108pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.108pF
[07/15 18:35:49     72s]           sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:35:49     72s]           wire capacitance : top=0.000pF, trunk=0.316pF, leaf=0.643pF, total=0.959pF
[07/15 18:35:49     72s]           wire lengths     : top=0.000um, trunk=1907.680um, leaf=3701.804um, total=5609.484um
[07/15 18:35:49     72s]           hp wire lengths  : top=0.000um, trunk=1315.440um, leaf=1505.000um, total=2820.440um
[07/15 18:35:49     72s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[07/15 18:35:49     72s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[07/15 18:35:49     72s]           Trunk : target=0.622ns count=8 avg=0.325ns sd=0.203ns min=0.062ns max=0.542ns {4 <= 0.373ns, 1 <= 0.498ns, 3 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:35:49     72s]           Leaf  : target=0.622ns count=5 avg=0.511ns sd=0.055ns min=0.473ns max=0.607ns {0 <= 0.373ns, 3 <= 0.498ns, 1 <= 0.560ns, 0 <= 0.591ns, 1 <= 0.622ns}
[07/15 18:35:49     72s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
[07/15 18:35:49     72s]            Bufs: BUJI3VX8: 3 BUJI3VX6: 2 BUJI3VX2: 1 BUJI3VX1: 5 
[07/15 18:35:49     72s]         Clock DAG hash after Approximately balancing, wire and cell delays, iteration 1: 15860679106987377417 14774768935537218325
[07/15 18:35:49     72s]         CTS services accumulated run-time stats after Approximately balancing, wire and cell delays, iteration 1:
[07/15 18:35:49     72s]           delay calculator: calls=8371, total_wall_time=0.341s, mean_wall_time=0.041ms
[07/15 18:35:49     72s]           legalizer: calls=674, total_wall_time=0.012s, mean_wall_time=0.018ms
[07/15 18:35:49     72s]           steiner router: calls=7612, total_wall_time=0.097s, mean_wall_time=0.013ms
[07/15 18:35:49     72s]       Approximately balancing, wire and cell delays, iteration 1 done.
[07/15 18:35:49     72s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:35:49     72s]     Approximately balancing done.
[07/15 18:35:49     72s]     Clock DAG stats after 'Approximately balancing step':
[07/15 18:35:49     72s]       cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 18:35:49     72s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:35:49     72s]       misc counts      : r=2, pp=0
[07/15 18:35:49     72s]       cell areas       : b=250.880um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=250.880um^2
[07/15 18:35:49     72s]       cell capacitance : b=0.108pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.108pF
[07/15 18:35:49     72s]       sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:35:49     72s]       wire capacitance : top=0.000pF, trunk=0.316pF, leaf=0.643pF, total=0.959pF
[07/15 18:35:49     72s]       wire lengths     : top=0.000um, trunk=1907.680um, leaf=3701.804um, total=5609.484um
[07/15 18:35:49     72s]       hp wire lengths  : top=0.000um, trunk=1315.440um, leaf=1505.000um, total=2820.440um
[07/15 18:35:49     72s]     Clock DAG net violations after 'Approximately balancing step': none
[07/15 18:35:49     72s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[07/15 18:35:49     72s]       Trunk : target=0.622ns count=8 avg=0.325ns sd=0.203ns min=0.062ns max=0.542ns {4 <= 0.373ns, 1 <= 0.498ns, 3 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:35:49     72s]       Leaf  : target=0.622ns count=5 avg=0.511ns sd=0.055ns min=0.473ns max=0.607ns {0 <= 0.373ns, 3 <= 0.498ns, 1 <= 0.560ns, 0 <= 0.591ns, 1 <= 0.622ns}
[07/15 18:35:49     72s]     Clock DAG library cell distribution after 'Approximately balancing step' {count}:
[07/15 18:35:49     72s]        Bufs: BUJI3VX8: 3 BUJI3VX6: 2 BUJI3VX2: 1 BUJI3VX1: 5 
[07/15 18:35:49     72s]     Clock DAG hash after 'Approximately balancing step': 15860679106987377417 14774768935537218325
[07/15 18:35:49     72s]     CTS services accumulated run-time stats after 'Approximately balancing step':
[07/15 18:35:49     72s]       delay calculator: calls=8371, total_wall_time=0.341s, mean_wall_time=0.041ms
[07/15 18:35:49     72s]       legalizer: calls=674, total_wall_time=0.012s, mean_wall_time=0.018ms
[07/15 18:35:49     72s]       steiner router: calls=7612, total_wall_time=0.097s, mean_wall_time=0.013ms
[07/15 18:35:49     72s]     Primary reporting skew groups after 'Approximately balancing step':
[07/15 18:35:49     72s]       skew_group CLK/functional_mode: insertion delay [min=1.975, max=2.017], skew [0.042 vs 0.286]
[07/15 18:35:49     72s]           min path sink: spi1_conf1_meta_reg[0]/C
[07/15 18:35:49     72s]           max path sink: spi1_ele2_reg[4]/C
[07/15 18:35:49     72s]     Skew group summary after 'Approximately balancing step':
[07/15 18:35:49     72s]       skew_group CLK/functional_mode: insertion delay [min=1.975, max=2.017], skew [0.042 vs 0.286]
[07/15 18:35:49     72s]       skew_group SPI_CLK/functional_mode: insertion delay [min=1.961, max=2.005], skew [0.043 vs 0.286]
[07/15 18:35:49     72s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:35:49     72s]   Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:35:49     72s]   Fixing clock tree overload...
[07/15 18:35:49     72s]     Clock DAG hash before 'Fixing clock tree overload': 15860679106987377417 14774768935537218325
[07/15 18:35:49     72s]     CTS services accumulated run-time stats before 'Fixing clock tree overload':
[07/15 18:35:49     72s]       delay calculator: calls=8371, total_wall_time=0.341s, mean_wall_time=0.041ms
[07/15 18:35:49     72s]       legalizer: calls=674, total_wall_time=0.012s, mean_wall_time=0.018ms
[07/15 18:35:49     72s]       steiner router: calls=7612, total_wall_time=0.097s, mean_wall_time=0.013ms
[07/15 18:35:49     72s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[07/15 18:35:49     72s]     Clock DAG stats after 'Fixing clock tree overload':
[07/15 18:35:49     72s]       cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 18:35:49     72s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:35:49     72s]       misc counts      : r=2, pp=0
[07/15 18:35:49     72s]       cell areas       : b=250.880um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=250.880um^2
[07/15 18:35:49     72s]       cell capacitance : b=0.108pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.108pF
[07/15 18:35:49     72s]       sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:35:49     72s]       wire capacitance : top=0.000pF, trunk=0.316pF, leaf=0.643pF, total=0.959pF
[07/15 18:35:49     72s]       wire lengths     : top=0.000um, trunk=1907.680um, leaf=3701.804um, total=5609.484um
[07/15 18:35:49     72s]       hp wire lengths  : top=0.000um, trunk=1315.440um, leaf=1505.000um, total=2820.440um
[07/15 18:35:49     72s]     Clock DAG net violations after 'Fixing clock tree overload': none
[07/15 18:35:49     72s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[07/15 18:35:49     72s]       Trunk : target=0.622ns count=8 avg=0.325ns sd=0.203ns min=0.062ns max=0.542ns {4 <= 0.373ns, 1 <= 0.498ns, 3 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:35:49     72s]       Leaf  : target=0.622ns count=5 avg=0.511ns sd=0.055ns min=0.473ns max=0.607ns {0 <= 0.373ns, 3 <= 0.498ns, 1 <= 0.560ns, 0 <= 0.591ns, 1 <= 0.622ns}
[07/15 18:35:49     72s]     Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
[07/15 18:35:49     72s]        Bufs: BUJI3VX8: 3 BUJI3VX6: 2 BUJI3VX2: 1 BUJI3VX1: 5 
[07/15 18:35:49     72s]     Clock DAG hash after 'Fixing clock tree overload': 15860679106987377417 14774768935537218325
[07/15 18:35:49     72s]     CTS services accumulated run-time stats after 'Fixing clock tree overload':
[07/15 18:35:49     72s]       delay calculator: calls=8371, total_wall_time=0.341s, mean_wall_time=0.041ms
[07/15 18:35:49     72s]       legalizer: calls=674, total_wall_time=0.012s, mean_wall_time=0.018ms
[07/15 18:35:49     72s]       steiner router: calls=7612, total_wall_time=0.097s, mean_wall_time=0.013ms
[07/15 18:35:49     72s]     Primary reporting skew groups after 'Fixing clock tree overload':
[07/15 18:35:49     72s]       skew_group CLK/functional_mode: insertion delay [min=1.975, max=2.017], skew [0.042 vs 0.286]
[07/15 18:35:49     72s]           min path sink: spi1_conf1_meta_reg[0]/C
[07/15 18:35:49     72s]           max path sink: spi1_ele2_reg[4]/C
[07/15 18:35:49     72s]     Skew group summary after 'Fixing clock tree overload':
[07/15 18:35:49     72s]       skew_group CLK/functional_mode: insertion delay [min=1.975, max=2.017], skew [0.042 vs 0.286]
[07/15 18:35:49     72s]       skew_group SPI_CLK/functional_mode: insertion delay [min=1.961, max=2.005], skew [0.043 vs 0.286]
[07/15 18:35:49     72s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:35:49     72s]   Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:35:49     72s]   Approximately balancing paths...
[07/15 18:35:49     72s]     Clock DAG hash before 'Approximately balancing paths': 15860679106987377417 14774768935537218325
[07/15 18:35:49     72s]     CTS services accumulated run-time stats before 'Approximately balancing paths':
[07/15 18:35:49     72s]       delay calculator: calls=8371, total_wall_time=0.341s, mean_wall_time=0.041ms
[07/15 18:35:49     72s]       legalizer: calls=674, total_wall_time=0.012s, mean_wall_time=0.018ms
[07/15 18:35:49     72s]       steiner router: calls=7612, total_wall_time=0.097s, mean_wall_time=0.013ms
[07/15 18:35:49     72s]     Added 0 buffers.
[07/15 18:35:49     72s]     Clock DAG stats after 'Approximately balancing paths':
[07/15 18:35:49     72s]       cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 18:35:49     72s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:35:49     72s]       misc counts      : r=2, pp=0
[07/15 18:35:49     72s]       cell areas       : b=250.880um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=250.880um^2
[07/15 18:35:49     72s]       cell capacitance : b=0.108pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.108pF
[07/15 18:35:49     72s]       sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:35:49     72s]       wire capacitance : top=0.000pF, trunk=0.316pF, leaf=0.643pF, total=0.959pF
[07/15 18:35:49     72s]       wire lengths     : top=0.000um, trunk=1907.680um, leaf=3701.804um, total=5609.484um
[07/15 18:35:49     72s]       hp wire lengths  : top=0.000um, trunk=1315.440um, leaf=1505.000um, total=2820.440um
[07/15 18:35:49     72s]     Clock DAG net violations after 'Approximately balancing paths': none
[07/15 18:35:49     72s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[07/15 18:35:49     72s]       Trunk : target=0.622ns count=8 avg=0.325ns sd=0.203ns min=0.062ns max=0.542ns {4 <= 0.373ns, 1 <= 0.498ns, 3 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:35:49     72s]       Leaf  : target=0.622ns count=5 avg=0.511ns sd=0.055ns min=0.473ns max=0.607ns {0 <= 0.373ns, 3 <= 0.498ns, 1 <= 0.560ns, 0 <= 0.591ns, 1 <= 0.622ns}
[07/15 18:35:49     72s]     Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
[07/15 18:35:49     72s]        Bufs: BUJI3VX8: 3 BUJI3VX6: 2 BUJI3VX2: 1 BUJI3VX1: 5 
[07/15 18:35:49     72s]     Clock DAG hash after 'Approximately balancing paths': 15860679106987377417 14774768935537218325
[07/15 18:35:49     72s]     CTS services accumulated run-time stats after 'Approximately balancing paths':
[07/15 18:35:49     72s]       delay calculator: calls=8371, total_wall_time=0.341s, mean_wall_time=0.041ms
[07/15 18:35:49     72s]       legalizer: calls=674, total_wall_time=0.012s, mean_wall_time=0.018ms
[07/15 18:35:49     72s]       steiner router: calls=7612, total_wall_time=0.097s, mean_wall_time=0.013ms
[07/15 18:35:49     72s]     Primary reporting skew groups after 'Approximately balancing paths':
[07/15 18:35:49     72s]       skew_group CLK/functional_mode: insertion delay [min=1.975, max=2.017, avg=1.997, sd=0.012], skew [0.042 vs 0.286], 100% {1.975, 2.017} (wid=0.056 ws=0.037) (gid=1.976 gs=0.021)
[07/15 18:35:49     72s]           min path sink: spi1_conf1_meta_reg[0]/C
[07/15 18:35:49     72s]           max path sink: spi1_ele2_reg[4]/C
[07/15 18:35:49     72s]     Skew group summary after 'Approximately balancing paths':
[07/15 18:35:49     72s]       skew_group CLK/functional_mode: insertion delay [min=1.975, max=2.017, avg=1.997, sd=0.012], skew [0.042 vs 0.286], 100% {1.975, 2.017} (wid=0.056 ws=0.037) (gid=1.976 gs=0.021)
[07/15 18:35:49     72s]       skew_group SPI_CLK/functional_mode: insertion delay [min=1.961, max=2.005, avg=1.992, sd=0.013], skew [0.043 vs 0.286], 100% {1.961, 2.005} (wid=0.073 ws=0.043) (gid=1.932 gs=0.000)
[07/15 18:35:49     72s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:35:49     72s]   Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:35:49     72s]   Stage::Balancing done. (took cpu=0:00:00.6 real=0:00:00.7)
[07/15 18:35:49     72s]   Stage::Polishing...
[07/15 18:35:49     72s]   Clock tree timing engine global stage delay update for slow_corner:setup.late...
[07/15 18:35:49     72s]   Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:35:49     72s]   Clock DAG stats before polishing:
[07/15 18:35:49     72s]     cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 18:35:49     72s]     sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:35:49     72s]     misc counts      : r=2, pp=0
[07/15 18:35:49     72s]     cell areas       : b=250.880um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=250.880um^2
[07/15 18:35:49     72s]     cell capacitance : b=0.108pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.108pF
[07/15 18:35:49     72s]     sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:35:49     72s]     wire capacitance : top=0.000pF, trunk=0.316pF, leaf=0.643pF, total=0.959pF
[07/15 18:35:49     72s]     wire lengths     : top=0.000um, trunk=1907.680um, leaf=3701.804um, total=5609.484um
[07/15 18:35:49     72s]     hp wire lengths  : top=0.000um, trunk=1315.440um, leaf=1505.000um, total=2820.440um
[07/15 18:35:49     72s]   Clock DAG net violations before polishing: none
[07/15 18:35:49     72s]   Clock DAG primary half-corner transition distribution before polishing:
[07/15 18:35:49     72s]     Trunk : target=0.622ns count=8 avg=0.325ns sd=0.203ns min=0.062ns max=0.542ns {4 <= 0.373ns, 1 <= 0.498ns, 3 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:35:49     72s]     Leaf  : target=0.622ns count=5 avg=0.511ns sd=0.055ns min=0.473ns max=0.607ns {0 <= 0.373ns, 3 <= 0.498ns, 1 <= 0.560ns, 0 <= 0.591ns, 1 <= 0.622ns}
[07/15 18:35:49     72s]   Clock DAG library cell distribution before polishing {count}:
[07/15 18:35:49     72s]      Bufs: BUJI3VX8: 3 BUJI3VX6: 2 BUJI3VX2: 1 BUJI3VX1: 5 
[07/15 18:35:49     72s]   Clock DAG hash before polishing: 15860679106987377417 14774768935537218325
[07/15 18:35:49     72s]   CTS services accumulated run-time stats before polishing:
[07/15 18:35:49     72s]     delay calculator: calls=8384, total_wall_time=0.341s, mean_wall_time=0.041ms
[07/15 18:35:49     72s]     legalizer: calls=674, total_wall_time=0.012s, mean_wall_time=0.018ms
[07/15 18:35:49     72s]     steiner router: calls=7625, total_wall_time=0.098s, mean_wall_time=0.013ms
[07/15 18:35:49     72s]   Primary reporting skew groups before polishing:
[07/15 18:35:49     72s]     skew_group CLK/functional_mode: insertion delay [min=1.976, max=2.018], skew [0.042 vs 0.286]
[07/15 18:35:49     72s]         min path sink: spi1_conf1_reg[2]/C
[07/15 18:35:49     72s]         max path sink: spi1_ele2_reg[5]/C
[07/15 18:35:49     72s]   Skew group summary before polishing:
[07/15 18:35:49     72s]     skew_group CLK/functional_mode: insertion delay [min=1.976, max=2.018], skew [0.042 vs 0.286]
[07/15 18:35:49     72s]     skew_group SPI_CLK/functional_mode: insertion delay [min=1.959, max=2.002], skew [0.043 vs 0.286]
[07/15 18:35:49     72s]   Merging balancing drivers for power...
[07/15 18:35:49     72s]     Clock DAG hash before 'Merging balancing drivers for power': 15860679106987377417 14774768935537218325
[07/15 18:35:49     72s]     CTS services accumulated run-time stats before 'Merging balancing drivers for power':
[07/15 18:35:49     72s]       delay calculator: calls=8384, total_wall_time=0.341s, mean_wall_time=0.041ms
[07/15 18:35:49     72s]       legalizer: calls=674, total_wall_time=0.012s, mean_wall_time=0.018ms
[07/15 18:35:49     72s]       steiner router: calls=7625, total_wall_time=0.098s, mean_wall_time=0.013ms
[07/15 18:35:49     72s]     Tried: 14 Succeeded: 0
[07/15 18:35:49     72s]     Clock DAG stats after 'Merging balancing drivers for power':
[07/15 18:35:49     72s]       cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 18:35:49     72s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:35:49     72s]       misc counts      : r=2, pp=0
[07/15 18:35:49     72s]       cell areas       : b=250.880um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=250.880um^2
[07/15 18:35:49     72s]       cell capacitance : b=0.108pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.108pF
[07/15 18:35:49     72s]       sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:35:49     72s]       wire capacitance : top=0.000pF, trunk=0.316pF, leaf=0.643pF, total=0.959pF
[07/15 18:35:49     72s]       wire lengths     : top=0.000um, trunk=1907.680um, leaf=3701.804um, total=5609.484um
[07/15 18:35:49     72s]       hp wire lengths  : top=0.000um, trunk=1315.440um, leaf=1505.000um, total=2820.440um
[07/15 18:35:49     72s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[07/15 18:35:49     72s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[07/15 18:35:49     72s]       Trunk : target=0.622ns count=8 avg=0.325ns sd=0.203ns min=0.062ns max=0.542ns {4 <= 0.373ns, 1 <= 0.498ns, 3 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:35:49     72s]       Leaf  : target=0.622ns count=5 avg=0.511ns sd=0.055ns min=0.473ns max=0.607ns {0 <= 0.373ns, 3 <= 0.498ns, 1 <= 0.560ns, 0 <= 0.591ns, 1 <= 0.622ns}
[07/15 18:35:49     72s]     Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
[07/15 18:35:49     72s]        Bufs: BUJI3VX8: 3 BUJI3VX6: 2 BUJI3VX2: 1 BUJI3VX1: 5 
[07/15 18:35:49     72s]     Clock DAG hash after 'Merging balancing drivers for power': 15860679106987377417 14774768935537218325
[07/15 18:35:49     72s]     CTS services accumulated run-time stats after 'Merging balancing drivers for power':
[07/15 18:35:49     72s]       delay calculator: calls=8384, total_wall_time=0.341s, mean_wall_time=0.041ms
[07/15 18:35:49     72s]       legalizer: calls=674, total_wall_time=0.012s, mean_wall_time=0.018ms
[07/15 18:35:49     72s]       steiner router: calls=7625, total_wall_time=0.098s, mean_wall_time=0.013ms
[07/15 18:35:49     72s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[07/15 18:35:49     72s]       skew_group CLK/functional_mode: insertion delay [min=1.976, max=2.018], skew [0.042 vs 0.286]
[07/15 18:35:49     72s]           min path sink: spi1_conf1_reg[2]/C
[07/15 18:35:49     72s]           max path sink: spi1_ele2_reg[5]/C
[07/15 18:35:49     72s]     Skew group summary after 'Merging balancing drivers for power':
[07/15 18:35:49     72s]       skew_group CLK/functional_mode: insertion delay [min=1.976, max=2.018], skew [0.042 vs 0.286]
[07/15 18:35:49     72s]       skew_group SPI_CLK/functional_mode: insertion delay [min=1.959, max=2.002], skew [0.043 vs 0.286]
[07/15 18:35:49     72s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:35:49     72s]   Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:35:49     72s]   Improving clock skew...
[07/15 18:35:49     72s]     Clock DAG hash before 'Improving clock skew': 15860679106987377417 14774768935537218325
[07/15 18:35:49     72s]     CTS services accumulated run-time stats before 'Improving clock skew':
[07/15 18:35:49     72s]       delay calculator: calls=8384, total_wall_time=0.341s, mean_wall_time=0.041ms
[07/15 18:35:49     72s]       legalizer: calls=674, total_wall_time=0.012s, mean_wall_time=0.018ms
[07/15 18:35:49     72s]       steiner router: calls=7625, total_wall_time=0.098s, mean_wall_time=0.013ms
[07/15 18:35:49     72s]     Clock DAG stats after 'Improving clock skew':
[07/15 18:35:49     72s]       cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 18:35:49     72s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:35:49     72s]       misc counts      : r=2, pp=0
[07/15 18:35:49     72s]       cell areas       : b=250.880um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=250.880um^2
[07/15 18:35:49     72s]       cell capacitance : b=0.108pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.108pF
[07/15 18:35:49     72s]       sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:35:49     72s]       wire capacitance : top=0.000pF, trunk=0.316pF, leaf=0.643pF, total=0.959pF
[07/15 18:35:49     72s]       wire lengths     : top=0.000um, trunk=1907.680um, leaf=3701.804um, total=5609.484um
[07/15 18:35:49     72s]       hp wire lengths  : top=0.000um, trunk=1315.440um, leaf=1505.000um, total=2820.440um
[07/15 18:35:49     72s]     Clock DAG net violations after 'Improving clock skew': none
[07/15 18:35:49     72s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[07/15 18:35:49     72s]       Trunk : target=0.622ns count=8 avg=0.325ns sd=0.203ns min=0.062ns max=0.542ns {4 <= 0.373ns, 1 <= 0.498ns, 3 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:35:49     72s]       Leaf  : target=0.622ns count=5 avg=0.511ns sd=0.055ns min=0.473ns max=0.607ns {0 <= 0.373ns, 3 <= 0.498ns, 1 <= 0.560ns, 0 <= 0.591ns, 1 <= 0.622ns}
[07/15 18:35:49     72s]     Clock DAG library cell distribution after 'Improving clock skew' {count}:
[07/15 18:35:49     72s]        Bufs: BUJI3VX8: 3 BUJI3VX6: 2 BUJI3VX2: 1 BUJI3VX1: 5 
[07/15 18:35:49     72s]     Clock DAG hash after 'Improving clock skew': 15860679106987377417 14774768935537218325
[07/15 18:35:49     72s]     CTS services accumulated run-time stats after 'Improving clock skew':
[07/15 18:35:49     72s]       delay calculator: calls=8384, total_wall_time=0.341s, mean_wall_time=0.041ms
[07/15 18:35:49     72s]       legalizer: calls=674, total_wall_time=0.012s, mean_wall_time=0.018ms
[07/15 18:35:49     72s]       steiner router: calls=7625, total_wall_time=0.098s, mean_wall_time=0.013ms
[07/15 18:35:49     72s]     Primary reporting skew groups after 'Improving clock skew':
[07/15 18:35:49     72s]       skew_group CLK/functional_mode: insertion delay [min=1.976, max=2.018, avg=1.998, sd=0.012], skew [0.042 vs 0.286], 100% {1.976, 2.018} (wid=0.056 ws=0.036) (gid=1.977 gs=0.021)
[07/15 18:35:49     72s]           min path sink: spi1_conf1_reg[2]/C
[07/15 18:35:49     72s]           max path sink: spi1_ele2_reg[5]/C
[07/15 18:35:49     72s]     Skew group summary after 'Improving clock skew':
[07/15 18:35:49     72s]       skew_group CLK/functional_mode: insertion delay [min=1.976, max=2.018, avg=1.998, sd=0.012], skew [0.042 vs 0.286], 100% {1.976, 2.018} (wid=0.056 ws=0.036) (gid=1.977 gs=0.021)
[07/15 18:35:49     72s]       skew_group SPI_CLK/functional_mode: insertion delay [min=1.959, max=2.002, avg=1.990, sd=0.013], skew [0.043 vs 0.286], 100% {1.959, 2.002} (wid=0.072 ws=0.043) (gid=1.930 gs=0.000)
[07/15 18:35:49     72s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:35:49     72s]   Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:35:49     72s]   Moving gates to reduce wire capacitance...
[07/15 18:35:49     72s]     Clock DAG hash before 'Moving gates to reduce wire capacitance': 15860679106987377417 14774768935537218325
[07/15 18:35:49     72s]     CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance':
[07/15 18:35:49     72s]       delay calculator: calls=8384, total_wall_time=0.341s, mean_wall_time=0.041ms
[07/15 18:35:49     72s]       legalizer: calls=674, total_wall_time=0.012s, mean_wall_time=0.018ms
[07/15 18:35:49     72s]       steiner router: calls=7625, total_wall_time=0.098s, mean_wall_time=0.013ms
[07/15 18:35:49     72s]     Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
[07/15 18:35:49     72s]     Iteration 1...
[07/15 18:35:49     72s]       Artificially removing short and long paths...
[07/15 18:35:49     72s]         Clock DAG hash before 'Artificially removing short and long paths': 15860679106987377417 14774768935537218325
[07/15 18:35:49     72s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[07/15 18:35:49     72s]           delay calculator: calls=8384, total_wall_time=0.341s, mean_wall_time=0.041ms
[07/15 18:35:49     72s]           legalizer: calls=674, total_wall_time=0.012s, mean_wall_time=0.018ms
[07/15 18:35:49     72s]           steiner router: calls=7625, total_wall_time=0.098s, mean_wall_time=0.013ms
[07/15 18:35:49     72s]         For skew_group CLK/functional_mode target band (1.976, 2.018)
[07/15 18:35:49     72s]         For skew_group SPI_CLK/functional_mode target band (1.959, 2.002)
[07/15 18:35:49     72s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:35:49     72s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:35:49     72s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
[07/15 18:35:49     72s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction': 15860679106987377417 14774768935537218325
[07/15 18:35:49     72s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction':
[07/15 18:35:49     72s]           delay calculator: calls=8384, total_wall_time=0.341s, mean_wall_time=0.041ms
[07/15 18:35:49     72s]           legalizer: calls=674, total_wall_time=0.012s, mean_wall_time=0.018ms
[07/15 18:35:49     72s]           steiner router: calls=7625, total_wall_time=0.098s, mean_wall_time=0.013ms
[07/15 18:35:49     72s]         Legalizer releasing space for clock trees
[07/15 18:35:49     72s]         Legalizing clock trees...
[07/15 18:35:49     72s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:35:49     72s]         Legalizer API calls during this step: 46 succeeded with high effort: 46 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:35:49     72s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:35:49     72s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates...
[07/15 18:35:49     72s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates': 10096372156931272654 818405211371561642
[07/15 18:35:49     72s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates':
[07/15 18:35:49     72s]           delay calculator: calls=8442, total_wall_time=0.346s, mean_wall_time=0.041ms
[07/15 18:35:49     72s]           legalizer: calls=720, total_wall_time=0.013s, mean_wall_time=0.017ms
[07/15 18:35:49     72s]           steiner router: calls=7657, total_wall_time=0.101s, mean_wall_time=0.013ms
[07/15 18:35:49     72s]         Moving gates: 
[07/15 18:35:49     72s]         Legalizer releasing space for clock trees
[07/15 18:35:49     72s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[07/15 18:35:49     73s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:35:49     73s]         100% 
[07/15 18:35:49     73s]         Legalizer API calls during this step: 154 succeeded with high effort: 154 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:35:49     73s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.2 real=0:00:00.2)
[07/15 18:35:49     73s]     Iteration 1 done.
[07/15 18:35:49     73s]     Iteration 2...
[07/15 18:35:49     73s]       Artificially removing short and long paths...
[07/15 18:35:49     73s]         Clock DAG hash before 'Artificially removing short and long paths': 6161835115494957673 11609480077722381725
[07/15 18:35:49     73s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[07/15 18:35:49     73s]           delay calculator: calls=8740, total_wall_time=0.366s, mean_wall_time=0.042ms
[07/15 18:35:49     73s]           legalizer: calls=874, total_wall_time=0.015s, mean_wall_time=0.017ms
[07/15 18:35:49     73s]           steiner router: calls=7843, total_wall_time=0.112s, mean_wall_time=0.014ms
[07/15 18:35:49     73s]         For skew_group CLK/functional_mode target band (1.857, 1.914)
[07/15 18:35:49     73s]         For skew_group SPI_CLK/functional_mode target band (1.863, 1.902)
[07/15 18:35:49     73s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:35:49     73s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:35:49     73s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
[07/15 18:35:49     73s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction': 6161835115494957673 11609480077722381725
[07/15 18:35:49     73s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction':
[07/15 18:35:49     73s]           delay calculator: calls=8740, total_wall_time=0.366s, mean_wall_time=0.042ms
[07/15 18:35:49     73s]           legalizer: calls=874, total_wall_time=0.015s, mean_wall_time=0.017ms
[07/15 18:35:49     73s]           steiner router: calls=7843, total_wall_time=0.112s, mean_wall_time=0.014ms
[07/15 18:35:49     73s]         Legalizer releasing space for clock trees
[07/15 18:35:49     73s]         Legalizing clock trees...
[07/15 18:35:49     73s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:35:49     73s]         Legalizer API calls during this step: 50 succeeded with high effort: 50 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:35:49     73s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:35:49     73s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates...
[07/15 18:35:49     73s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates': 13189635336400842801 3995729117718529061
[07/15 18:35:49     73s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates':
[07/15 18:35:49     73s]           delay calculator: calls=8780, total_wall_time=0.369s, mean_wall_time=0.042ms
[07/15 18:35:49     73s]           legalizer: calls=924, total_wall_time=0.016s, mean_wall_time=0.017ms
[07/15 18:35:49     73s]           steiner router: calls=7869, total_wall_time=0.115s, mean_wall_time=0.015ms
[07/15 18:35:49     73s]         Moving gates: 
[07/15 18:35:49     73s]         Legalizer releasing space for clock trees
[07/15 18:35:49     73s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[07/15 18:35:49     73s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:35:49     73s]         100% 
[07/15 18:35:49     73s]         Legalizer API calls during this step: 154 succeeded with high effort: 154 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:35:49     73s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/15 18:35:49     73s]     Iteration 2 done.
[07/15 18:35:49     73s]     Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
[07/15 18:35:49     73s]     Clock DAG stats after 'Moving gates to reduce wire capacitance':
[07/15 18:35:49     73s]       cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 18:35:49     73s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:35:49     73s]       misc counts      : r=2, pp=0
[07/15 18:35:49     73s]       cell areas       : b=250.880um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=250.880um^2
[07/15 18:35:49     73s]       cell capacitance : b=0.108pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.108pF
[07/15 18:35:49     73s]       sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:35:49     73s]       wire capacitance : top=0.000pF, trunk=0.272pF, leaf=0.619pF, total=0.891pF
[07/15 18:35:49     73s]       wire lengths     : top=0.000um, trunk=1649.520um, leaf=3547.610um, total=5197.130um
[07/15 18:35:49     73s]       hp wire lengths  : top=0.000um, trunk=1139.600um, leaf=1451.800um, total=2591.400um
[07/15 18:35:49     73s]     Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
[07/15 18:35:49     73s]     Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
[07/15 18:35:49     73s]       Trunk : target=0.622ns count=8 avg=0.298ns sd=0.184ns min=0.058ns max=0.520ns {5 <= 0.373ns, 2 <= 0.498ns, 1 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:35:49     73s]       Leaf  : target=0.622ns count=5 avg=0.506ns sd=0.057ns min=0.472ns max=0.607ns {0 <= 0.373ns, 4 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 1 <= 0.622ns}
[07/15 18:35:49     73s]     Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
[07/15 18:35:49     73s]        Bufs: BUJI3VX8: 3 BUJI3VX6: 2 BUJI3VX2: 1 BUJI3VX1: 5 
[07/15 18:35:49     73s]     Clock DAG hash after 'Moving gates to reduce wire capacitance': 13189635336400842801 3995729117718529061
[07/15 18:35:49     73s]     CTS services accumulated run-time stats after 'Moving gates to reduce wire capacitance':
[07/15 18:35:49     73s]       delay calculator: calls=9008, total_wall_time=0.381s, mean_wall_time=0.042ms
[07/15 18:35:49     73s]       legalizer: calls=1078, total_wall_time=0.018s, mean_wall_time=0.016ms
[07/15 18:35:49     73s]       steiner router: calls=8061, total_wall_time=0.126s, mean_wall_time=0.016ms
[07/15 18:35:49     73s]     Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
[07/15 18:35:49     73s]       skew_group CLK/functional_mode: insertion delay [min=1.861, max=1.919, avg=1.896, sd=0.013], skew [0.057 vs 0.286], 100% {1.861, 1.919} (wid=0.060 ws=0.045) (gid=1.880 gs=0.034)
[07/15 18:35:49     73s]           min path sink: spi1_conf0_meta_reg[13]/C
[07/15 18:35:49     73s]           max path sink: spi1_ele2_reg[5]/C
[07/15 18:35:49     73s]     Skew group summary after 'Moving gates to reduce wire capacitance':
[07/15 18:35:49     73s]       skew_group CLK/functional_mode: insertion delay [min=1.861, max=1.919, avg=1.896, sd=0.013], skew [0.057 vs 0.286], 100% {1.861, 1.919} (wid=0.060 ws=0.045) (gid=1.880 gs=0.034)
[07/15 18:35:49     73s]       skew_group SPI_CLK/functional_mode: insertion delay [min=1.863, max=1.902, avg=1.890, sd=0.013], skew [0.039 vs 0.286], 100% {1.863, 1.902} (wid=0.052 ws=0.039) (gid=1.849 gs=0.000)
[07/15 18:35:49     73s]     Legalizer API calls during this step: 404 succeeded with high effort: 404 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:35:49     73s]   Moving gates to reduce wire capacitance done. (took cpu=0:00:00.4 real=0:00:00.4)
[07/15 18:35:49     73s]   Reducing clock tree power 3...
[07/15 18:35:49     73s]     Clock DAG hash before 'Reducing clock tree power 3': 13189635336400842801 3995729117718529061
[07/15 18:35:49     73s]     CTS services accumulated run-time stats before 'Reducing clock tree power 3':
[07/15 18:35:49     73s]       delay calculator: calls=9008, total_wall_time=0.381s, mean_wall_time=0.042ms
[07/15 18:35:49     73s]       legalizer: calls=1078, total_wall_time=0.018s, mean_wall_time=0.016ms
[07/15 18:35:49     73s]       steiner router: calls=8061, total_wall_time=0.126s, mean_wall_time=0.016ms
[07/15 18:35:49     73s]     Artificially removing short and long paths...
[07/15 18:35:49     73s]       Clock DAG hash before 'Artificially removing short and long paths': 13189635336400842801 3995729117718529061
[07/15 18:35:49     73s]       CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[07/15 18:35:49     73s]         delay calculator: calls=9008, total_wall_time=0.381s, mean_wall_time=0.042ms
[07/15 18:35:49     73s]         legalizer: calls=1078, total_wall_time=0.018s, mean_wall_time=0.016ms
[07/15 18:35:49     73s]         steiner router: calls=8061, total_wall_time=0.126s, mean_wall_time=0.016ms
[07/15 18:35:49     73s]       For skew_group CLK/functional_mode target band (1.861, 1.919)
[07/15 18:35:49     73s]       For skew_group SPI_CLK/functional_mode target band (1.863, 1.902)
[07/15 18:35:49     73s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:35:49     73s]     Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:35:49     73s]     Initial gate capacitance is (rise=1.429pF fall=1.448pF).
[07/15 18:35:49     73s]     Resizing gates: 
[07/15 18:35:49     73s]     Legalizer releasing space for clock trees
[07/15 18:35:49     73s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[07/15 18:35:49     73s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:35:49     73s]     100% 
[07/15 18:35:49     73s]     Clock DAG stats after 'Reducing clock tree power 3':
[07/15 18:35:49     73s]       cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 18:35:49     73s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:35:49     73s]       misc counts      : r=2, pp=0
[07/15 18:35:49     73s]       cell areas       : b=250.880um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=250.880um^2
[07/15 18:35:49     73s]       cell capacitance : b=0.108pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.108pF
[07/15 18:35:49     73s]       sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:35:49     73s]       wire capacitance : top=0.000pF, trunk=0.272pF, leaf=0.619pF, total=0.891pF
[07/15 18:35:49     73s]       wire lengths     : top=0.000um, trunk=1649.520um, leaf=3547.610um, total=5197.130um
[07/15 18:35:49     73s]       hp wire lengths  : top=0.000um, trunk=1139.600um, leaf=1451.800um, total=2591.400um
[07/15 18:35:49     73s]     Clock DAG net violations after 'Reducing clock tree power 3': none
[07/15 18:35:49     73s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[07/15 18:35:49     73s]       Trunk : target=0.622ns count=8 avg=0.298ns sd=0.184ns min=0.058ns max=0.520ns {5 <= 0.373ns, 2 <= 0.498ns, 1 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:35:49     73s]       Leaf  : target=0.622ns count=5 avg=0.506ns sd=0.057ns min=0.472ns max=0.607ns {0 <= 0.373ns, 4 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 1 <= 0.622ns}
[07/15 18:35:49     73s]     Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
[07/15 18:35:49     73s]        Bufs: BUJI3VX8: 3 BUJI3VX6: 2 BUJI3VX2: 1 BUJI3VX1: 5 
[07/15 18:35:49     73s]     Clock DAG hash after 'Reducing clock tree power 3': 13189635336400842801 3995729117718529061
[07/15 18:35:49     73s]     CTS services accumulated run-time stats after 'Reducing clock tree power 3':
[07/15 18:35:49     73s]       delay calculator: calls=9043, total_wall_time=0.384s, mean_wall_time=0.043ms
[07/15 18:35:49     73s]       legalizer: calls=1100, total_wall_time=0.018s, mean_wall_time=0.016ms
[07/15 18:35:49     73s]       steiner router: calls=8061, total_wall_time=0.126s, mean_wall_time=0.016ms
[07/15 18:35:49     73s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[07/15 18:35:49     73s]       skew_group CLK/functional_mode: insertion delay [min=1.861, max=1.919, avg=1.896, sd=0.013], skew [0.057 vs 0.286], 100% {1.861, 1.919} (wid=0.060 ws=0.045) (gid=1.880 gs=0.034)
[07/15 18:35:49     73s]           min path sink: spi1_conf0_meta_reg[13]/C
[07/15 18:35:49     73s]           max path sink: spi1_ele2_reg[5]/C
[07/15 18:35:49     73s]     Skew group summary after 'Reducing clock tree power 3':
[07/15 18:35:49     73s]       skew_group CLK/functional_mode: insertion delay [min=1.861, max=1.919, avg=1.896, sd=0.013], skew [0.057 vs 0.286], 100% {1.861, 1.919} (wid=0.060 ws=0.045) (gid=1.880 gs=0.034)
[07/15 18:35:49     73s]       skew_group SPI_CLK/functional_mode: insertion delay [min=1.863, max=1.902, avg=1.890, sd=0.013], skew [0.039 vs 0.286], 100% {1.863, 1.902} (wid=0.052 ws=0.039) (gid=1.849 gs=0.000)
[07/15 18:35:49     73s]     Legalizer API calls during this step: 22 succeeded with high effort: 22 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:35:49     73s]   Reducing clock tree power 3 done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:35:49     73s]   Improving insertion delay...
[07/15 18:35:49     73s]     Clock DAG hash before 'Improving insertion delay': 13189635336400842801 3995729117718529061
[07/15 18:35:49     73s]     CTS services accumulated run-time stats before 'Improving insertion delay':
[07/15 18:35:49     73s]       delay calculator: calls=9043, total_wall_time=0.384s, mean_wall_time=0.043ms
[07/15 18:35:49     73s]       legalizer: calls=1100, total_wall_time=0.018s, mean_wall_time=0.016ms
[07/15 18:35:49     73s]       steiner router: calls=8061, total_wall_time=0.126s, mean_wall_time=0.016ms
[07/15 18:35:49     73s]     Clock DAG stats after 'Improving insertion delay':
[07/15 18:35:49     73s]       cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 18:35:49     73s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:35:49     73s]       misc counts      : r=2, pp=0
[07/15 18:35:49     73s]       cell areas       : b=250.880um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=250.880um^2
[07/15 18:35:49     73s]       cell capacitance : b=0.108pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.108pF
[07/15 18:35:49     73s]       sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:35:49     73s]       wire capacitance : top=0.000pF, trunk=0.272pF, leaf=0.619pF, total=0.891pF
[07/15 18:35:49     73s]       wire lengths     : top=0.000um, trunk=1649.520um, leaf=3547.610um, total=5197.130um
[07/15 18:35:49     73s]       hp wire lengths  : top=0.000um, trunk=1139.600um, leaf=1451.800um, total=2591.400um
[07/15 18:35:49     73s]     Clock DAG net violations after 'Improving insertion delay': none
[07/15 18:35:49     73s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[07/15 18:35:49     73s]       Trunk : target=0.622ns count=8 avg=0.298ns sd=0.184ns min=0.058ns max=0.520ns {5 <= 0.373ns, 2 <= 0.498ns, 1 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:35:49     73s]       Leaf  : target=0.622ns count=5 avg=0.506ns sd=0.057ns min=0.472ns max=0.607ns {0 <= 0.373ns, 4 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 1 <= 0.622ns}
[07/15 18:35:49     73s]     Clock DAG library cell distribution after 'Improving insertion delay' {count}:
[07/15 18:35:49     73s]        Bufs: BUJI3VX8: 3 BUJI3VX6: 2 BUJI3VX2: 1 BUJI3VX1: 5 
[07/15 18:35:49     73s]     Clock DAG hash after 'Improving insertion delay': 13189635336400842801 3995729117718529061
[07/15 18:35:49     73s]     CTS services accumulated run-time stats after 'Improving insertion delay':
[07/15 18:35:49     73s]       delay calculator: calls=9043, total_wall_time=0.384s, mean_wall_time=0.043ms
[07/15 18:35:49     73s]       legalizer: calls=1100, total_wall_time=0.018s, mean_wall_time=0.016ms
[07/15 18:35:49     73s]       steiner router: calls=8061, total_wall_time=0.126s, mean_wall_time=0.016ms
[07/15 18:35:49     73s]     Primary reporting skew groups after 'Improving insertion delay':
[07/15 18:35:49     73s]       skew_group CLK/functional_mode: insertion delay [min=1.861, max=1.919, avg=1.896, sd=0.013], skew [0.057 vs 0.286], 100% {1.861, 1.919} (wid=0.060 ws=0.045) (gid=1.880 gs=0.034)
[07/15 18:35:49     73s]           min path sink: spi1_conf0_meta_reg[13]/C
[07/15 18:35:49     73s]           max path sink: spi1_ele2_reg[5]/C
[07/15 18:35:49     73s]     Skew group summary after 'Improving insertion delay':
[07/15 18:35:49     73s]       skew_group CLK/functional_mode: insertion delay [min=1.861, max=1.919, avg=1.896, sd=0.013], skew [0.057 vs 0.286], 100% {1.861, 1.919} (wid=0.060 ws=0.045) (gid=1.880 gs=0.034)
[07/15 18:35:49     73s]       skew_group SPI_CLK/functional_mode: insertion delay [min=1.863, max=1.902, avg=1.890, sd=0.013], skew [0.039 vs 0.286], 100% {1.863, 1.902} (wid=0.052 ws=0.039) (gid=1.849 gs=0.000)
[07/15 18:35:49     73s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:35:49     73s]   Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:35:49     73s]   Wire Opt OverFix...
[07/15 18:35:49     73s]     Clock DAG hash before 'Wire Opt OverFix': 13189635336400842801 3995729117718529061
[07/15 18:35:49     73s]     CTS services accumulated run-time stats before 'Wire Opt OverFix':
[07/15 18:35:49     73s]       delay calculator: calls=9043, total_wall_time=0.384s, mean_wall_time=0.043ms
[07/15 18:35:49     73s]       legalizer: calls=1100, total_wall_time=0.018s, mean_wall_time=0.016ms
[07/15 18:35:49     73s]       steiner router: calls=8061, total_wall_time=0.126s, mean_wall_time=0.016ms
[07/15 18:35:49     73s]     Wire Reduction extra effort...
[07/15 18:35:49     73s]       Clock DAG hash before 'Wire Reduction extra effort': 13189635336400842801 3995729117718529061
[07/15 18:35:49     73s]       CTS services accumulated run-time stats before 'Wire Reduction extra effort':
[07/15 18:35:49     73s]         delay calculator: calls=9043, total_wall_time=0.384s, mean_wall_time=0.043ms
[07/15 18:35:49     73s]         legalizer: calls=1100, total_wall_time=0.018s, mean_wall_time=0.016ms
[07/15 18:35:49     73s]         steiner router: calls=8061, total_wall_time=0.126s, mean_wall_time=0.016ms
[07/15 18:35:49     73s]       Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
[07/15 18:35:49     73s]       Artificially removing short and long paths...
[07/15 18:35:49     73s]         Clock DAG hash before 'Artificially removing short and long paths': 13189635336400842801 3995729117718529061
[07/15 18:35:49     73s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[07/15 18:35:49     73s]           delay calculator: calls=9043, total_wall_time=0.384s, mean_wall_time=0.043ms
[07/15 18:35:49     73s]           legalizer: calls=1100, total_wall_time=0.018s, mean_wall_time=0.016ms
[07/15 18:35:49     73s]           steiner router: calls=8061, total_wall_time=0.126s, mean_wall_time=0.016ms
[07/15 18:35:49     73s]         For skew_group CLK/functional_mode target band (1.861, 1.919)
[07/15 18:35:49     73s]         For skew_group SPI_CLK/functional_mode target band (1.863, 1.902)
[07/15 18:35:49     73s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:35:49     73s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:35:49     73s]       Global shorten wires A0...
[07/15 18:35:49     73s]         Clock DAG hash before 'Global shorten wires A0': 13189635336400842801 3995729117718529061
[07/15 18:35:49     73s]         CTS services accumulated run-time stats before 'Global shorten wires A0':
[07/15 18:35:49     73s]           delay calculator: calls=9043, total_wall_time=0.384s, mean_wall_time=0.043ms
[07/15 18:35:49     73s]           legalizer: calls=1100, total_wall_time=0.018s, mean_wall_time=0.016ms
[07/15 18:35:49     73s]           steiner router: calls=8061, total_wall_time=0.126s, mean_wall_time=0.016ms
[07/15 18:35:49     73s]         Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:35:49     73s]       Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:35:49     73s]       Move For Wirelength - core...
[07/15 18:35:49     73s]         Clock DAG hash before 'Move For Wirelength - core': 13189635336400842801 3995729117718529061
[07/15 18:35:49     73s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[07/15 18:35:49     73s]           delay calculator: calls=9043, total_wall_time=0.384s, mean_wall_time=0.043ms
[07/15 18:35:49     73s]           legalizer: calls=1106, total_wall_time=0.018s, mean_wall_time=0.016ms
[07/15 18:35:49     73s]           steiner router: calls=8061, total_wall_time=0.126s, mean_wall_time=0.016ms
[07/15 18:35:49     73s]         Move for wirelength. considered=13, filtered=13, permitted=11, cannotCompute=0, computed=11, moveTooSmall=7, resolved=0, predictFail=2, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=3, ignoredLeafDriver=0, worse=42, accepted=1
[07/15 18:35:49     73s]         Max accepted move=19.600um, total accepted move=19.600um, average move=19.600um
[07/15 18:35:49     73s]         Move for wirelength. considered=13, filtered=13, permitted=11, cannotCompute=0, computed=11, moveTooSmall=9, resolved=0, predictFail=5, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=4, ignoredLeafDriver=0, worse=42, accepted=0
[07/15 18:35:49     73s]         Max accepted move=0.000um, total accepted move=0.000um
[07/15 18:35:49     73s]         Legalizer API calls during this step: 99 succeeded with high effort: 99 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:35:49     73s]       Move For Wirelength - core done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/15 18:35:49     73s]       Global shorten wires A1...
[07/15 18:35:49     73s]         Clock DAG hash before 'Global shorten wires A1': 17545832984482463515 7546593464082547215
[07/15 18:35:49     73s]         CTS services accumulated run-time stats before 'Global shorten wires A1':
[07/15 18:35:49     73s]           delay calculator: calls=9304, total_wall_time=0.396s, mean_wall_time=0.043ms
[07/15 18:35:49     73s]           legalizer: calls=1205, total_wall_time=0.020s, mean_wall_time=0.016ms
[07/15 18:35:49     73s]           steiner router: calls=8269, total_wall_time=0.134s, mean_wall_time=0.016ms
[07/15 18:35:49     73s]         Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:35:49     73s]       Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:35:49     73s]       Move For Wirelength - core...
[07/15 18:35:49     73s]         Clock DAG hash before 'Move For Wirelength - core': 17545832984482463515 7546593464082547215
[07/15 18:35:49     73s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[07/15 18:35:49     73s]           delay calculator: calls=9307, total_wall_time=0.396s, mean_wall_time=0.043ms
[07/15 18:35:49     73s]           legalizer: calls=1211, total_wall_time=0.020s, mean_wall_time=0.016ms
[07/15 18:35:49     73s]           steiner router: calls=8271, total_wall_time=0.134s, mean_wall_time=0.016ms
[07/15 18:35:49     73s]         Move for wirelength. considered=13, filtered=13, permitted=11, cannotCompute=6, computed=5, moveTooSmall=12, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=11, accepted=1
[07/15 18:35:49     73s]         Max accepted move=5.040um, total accepted move=5.040um, average move=5.040um
[07/15 18:35:49     73s]         Move for wirelength. considered=13, filtered=13, permitted=11, cannotCompute=6, computed=5, moveTooSmall=12, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=11, accepted=0
[07/15 18:35:49     73s]         Max accepted move=0.000um, total accepted move=0.000um
[07/15 18:35:49     73s]         Legalizer API calls during this step: 23 succeeded with high effort: 23 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:35:49     73s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:35:49     73s]       Global shorten wires B...
[07/15 18:35:49     73s]         Clock DAG hash before 'Global shorten wires B': 13286670771563528350 992133480188455410
[07/15 18:35:49     73s]         CTS services accumulated run-time stats before 'Global shorten wires B':
[07/15 18:35:49     73s]           delay calculator: calls=9410, total_wall_time=0.400s, mean_wall_time=0.042ms
[07/15 18:35:49     73s]           legalizer: calls=1234, total_wall_time=0.020s, mean_wall_time=0.016ms
[07/15 18:35:49     73s]           steiner router: calls=8333, total_wall_time=0.135s, mean_wall_time=0.016ms
[07/15 18:35:49     73s]         Legalizer API calls during this step: 33 succeeded with high effort: 33 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:35:49     73s]       Global shorten wires B done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:35:49     73s]       Move For Wirelength - branch...
[07/15 18:35:49     73s]         Clock DAG hash before 'Move For Wirelength - branch': 13286670771563528350 992133480188455410
[07/15 18:35:49     73s]         CTS services accumulated run-time stats before 'Move For Wirelength - branch':
[07/15 18:35:49     73s]           delay calculator: calls=9425, total_wall_time=0.401s, mean_wall_time=0.043ms
[07/15 18:35:49     73s]           legalizer: calls=1267, total_wall_time=0.021s, mean_wall_time=0.017ms
[07/15 18:35:49     73s]           steiner router: calls=8349, total_wall_time=0.136s, mean_wall_time=0.016ms
[07/15 18:35:49     73s]         Move for wirelength. considered=13, filtered=13, permitted=11, cannotCompute=0, computed=11, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=20, accepted=1
[07/15 18:35:49     73s]         Max accepted move=2.240um, total accepted move=2.240um, average move=2.240um
[07/15 18:35:49     73s]         Move for wirelength. considered=13, filtered=13, permitted=11, cannotCompute=10, computed=1, moveTooSmall=0, resolved=0, predictFail=24, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=3, accepted=0
[07/15 18:35:49     73s]         Max accepted move=0.000um, total accepted move=0.000um
[07/15 18:35:49     73s]         Legalizer API calls during this step: 24 succeeded with high effort: 24 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:35:49     73s]       Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:35:49     73s]       Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
[07/15 18:35:49     73s]       Clock DAG stats after 'Wire Reduction extra effort':
[07/15 18:35:49     73s]         cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 18:35:49     73s]         sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:35:49     73s]         misc counts      : r=2, pp=0
[07/15 18:35:49     73s]         cell areas       : b=250.880um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=250.880um^2
[07/15 18:35:49     73s]         cell capacitance : b=0.108pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.108pF
[07/15 18:35:49     73s]         sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:35:49     73s]         wire capacitance : top=0.000pF, trunk=0.271pF, leaf=0.616pF, total=0.887pF
[07/15 18:35:49     73s]         wire lengths     : top=0.000um, trunk=1645.650um, leaf=3534.725um, total=5180.375um
[07/15 18:35:49     73s]         hp wire lengths  : top=0.000um, trunk=1132.880um, leaf=1451.800um, total=2584.680um
[07/15 18:35:49     73s]       Clock DAG net violations after 'Wire Reduction extra effort': none
[07/15 18:35:49     73s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[07/15 18:35:49     73s]         Trunk : target=0.622ns count=8 avg=0.296ns sd=0.183ns min=0.058ns max=0.516ns {5 <= 0.373ns, 2 <= 0.498ns, 1 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:35:49     73s]         Leaf  : target=0.622ns count=5 avg=0.505ns sd=0.058ns min=0.472ns max=0.607ns {0 <= 0.373ns, 4 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 1 <= 0.622ns}
[07/15 18:35:49     73s]       Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
[07/15 18:35:49     73s]          Bufs: BUJI3VX8: 3 BUJI3VX6: 2 BUJI3VX2: 1 BUJI3VX1: 5 
[07/15 18:35:49     73s]       Clock DAG hash after 'Wire Reduction extra effort': 14014109712334071364 15286428236251822376
[07/15 18:35:49     73s]       CTS services accumulated run-time stats after 'Wire Reduction extra effort':
[07/15 18:35:49     73s]         delay calculator: calls=9498, total_wall_time=0.403s, mean_wall_time=0.042ms
[07/15 18:35:49     73s]         legalizer: calls=1291, total_wall_time=0.021s, mean_wall_time=0.016ms
[07/15 18:35:49     73s]         steiner router: calls=8393, total_wall_time=0.136s, mean_wall_time=0.016ms
[07/15 18:35:49     73s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[07/15 18:35:49     73s]         skew_group CLK/functional_mode: insertion delay [min=1.858, max=1.915, avg=1.891, sd=0.014], skew [0.057 vs 0.286], 100% {1.858, 1.915} (wid=0.060 ws=0.045) (gid=1.877 gs=0.034)
[07/15 18:35:49     73s]             min path sink: spi1_conf0_meta_reg[13]/C
[07/15 18:35:49     73s]             max path sink: spi1_ele1_reg[5]/C
[07/15 18:35:49     73s]       Skew group summary after 'Wire Reduction extra effort':
[07/15 18:35:49     73s]         skew_group CLK/functional_mode: insertion delay [min=1.858, max=1.915, avg=1.891, sd=0.014], skew [0.057 vs 0.286], 100% {1.858, 1.915} (wid=0.060 ws=0.045) (gid=1.877 gs=0.034)
[07/15 18:35:49     73s]         skew_group SPI_CLK/functional_mode: insertion delay [min=1.857, max=1.896, avg=1.884, sd=0.013], skew [0.039 vs 0.286], 100% {1.857, 1.896} (wid=0.052 ws=0.039) (gid=1.843 gs=0.000)
[07/15 18:35:49     73s]       Legalizer API calls during this step: 191 succeeded with high effort: 191 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:35:49     73s]     Wire Reduction extra effort done. (took cpu=0:00:00.2 real=0:00:00.2)
[07/15 18:35:49     73s]     Optimizing orientation...
[07/15 18:35:49     73s]     FlipOpt...
[07/15 18:35:49     73s]     Disconnecting clock tree from netlist...
[07/15 18:35:49     73s]     Disconnecting clock tree from netlist done.
[07/15 18:35:49     73s]     Performing Single Threaded FlipOpt
[07/15 18:35:49     73s]     Optimizing orientation on clock cells...
[07/15 18:35:49     73s]       Orientation Wirelength Optimization: Attempted = 14 , Succeeded = 1 , Constraints Broken = 9 , CannotMove = 3 , Illegal = 1 , Other = 0
[07/15 18:35:49     73s]     Optimizing orientation on clock cells done.
[07/15 18:35:49     73s]     Resynthesising clock tree into netlist...
[07/15 18:35:49     73s]       Reset timing graph...
[07/15 18:35:49     73s] Ignoring AAE DB Resetting ...
[07/15 18:35:49     73s]       Reset timing graph done.
[07/15 18:35:49     73s]     Resynthesising clock tree into netlist done.
[07/15 18:35:49     73s]     FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:35:49     73s]     Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:35:49     73s] End AAE Lib Interpolated Model. (MEM=2071.68 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:35:49     73s]     Clock DAG stats after 'Wire Opt OverFix':
[07/15 18:35:49     73s]       cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 18:35:49     73s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:35:49     73s]       misc counts      : r=2, pp=0
[07/15 18:35:49     73s]       cell areas       : b=250.880um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=250.880um^2
[07/15 18:35:49     73s]       cell capacitance : b=0.108pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.108pF
[07/15 18:35:49     73s]       sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:35:49     73s]       wire capacitance : top=0.000pF, trunk=0.270pF, leaf=0.616pF, total=0.886pF
[07/15 18:35:49     73s]       wire lengths     : top=0.000um, trunk=1640.610um, leaf=3534.725um, total=5175.335um
[07/15 18:35:49     73s]       hp wire lengths  : top=0.000um, trunk=1132.880um, leaf=1451.800um, total=2584.680um
[07/15 18:35:49     73s]     Clock DAG net violations after 'Wire Opt OverFix': none
[07/15 18:35:49     73s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[07/15 18:35:49     73s]       Trunk : target=0.622ns count=8 avg=0.296ns sd=0.183ns min=0.058ns max=0.516ns {5 <= 0.373ns, 2 <= 0.498ns, 1 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:35:49     73s]       Leaf  : target=0.622ns count=5 avg=0.504ns sd=0.058ns min=0.471ns max=0.607ns {0 <= 0.373ns, 4 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 1 <= 0.622ns}
[07/15 18:35:49     73s]     Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
[07/15 18:35:49     73s]        Bufs: BUJI3VX8: 3 BUJI3VX6: 2 BUJI3VX2: 1 BUJI3VX1: 5 
[07/15 18:35:49     73s]     Clock DAG hash after 'Wire Opt OverFix': 6757873613891663491 9340013017576829999
[07/15 18:35:49     73s]     CTS services accumulated run-time stats after 'Wire Opt OverFix':
[07/15 18:35:49     73s]       delay calculator: calls=9511, total_wall_time=0.404s, mean_wall_time=0.042ms
[07/15 18:35:49     73s]       legalizer: calls=1291, total_wall_time=0.021s, mean_wall_time=0.016ms
[07/15 18:35:49     73s]       steiner router: calls=8434, total_wall_time=0.139s, mean_wall_time=0.016ms
[07/15 18:35:49     73s]     Primary reporting skew groups after 'Wire Opt OverFix':
[07/15 18:35:49     73s]       skew_group CLK/functional_mode: insertion delay [min=1.858, max=1.915, avg=1.891, sd=0.014], skew [0.057 vs 0.286], 100% {1.858, 1.915} (wid=0.060 ws=0.045) (gid=1.877 gs=0.034)
[07/15 18:35:49     73s]           min path sink: spi1_conf0_meta_reg[13]/C
[07/15 18:35:49     73s]           max path sink: spi1_ele1_reg[5]/C
[07/15 18:35:49     73s]     Skew group summary after 'Wire Opt OverFix':
[07/15 18:35:49     73s]       skew_group CLK/functional_mode: insertion delay [min=1.858, max=1.915, avg=1.891, sd=0.014], skew [0.057 vs 0.286], 100% {1.858, 1.915} (wid=0.060 ws=0.045) (gid=1.877 gs=0.034)
[07/15 18:35:49     73s]       skew_group SPI_CLK/functional_mode: insertion delay [min=1.851, max=1.889, avg=1.877, sd=0.013], skew [0.038 vs 0.286], 100% {1.851, 1.889} (wid=0.051 ws=0.038) (gid=1.837 gs=0.000)
[07/15 18:35:49     73s]     Legalizer API calls during this step: 191 succeeded with high effort: 191 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:35:49     73s]   Wire Opt OverFix done. (took cpu=0:00:00.2 real=0:00:00.2)
[07/15 18:35:49     73s]   Total capacitance is (rise=2.315pF fall=2.334pF), of which (rise=0.886pF fall=0.886pF) is wire, and (rise=1.429pF fall=1.448pF) is gate.
[07/15 18:35:49     73s]   Stage::Polishing done. (took cpu=0:00:00.6 real=0:00:00.6)
[07/15 18:35:49     73s]   Stage::Updating netlist...
[07/15 18:35:49     73s]   Reset timing graph...
[07/15 18:35:49     73s] Ignoring AAE DB Resetting ...
[07/15 18:35:49     73s]   Reset timing graph done.
[07/15 18:35:49     73s]   Setting non-default rules before calling refine place.
[07/15 18:35:49     73s]   Leaving CCOpt scope - Cleaning up placement interface...
[07/15 18:35:49     73s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2071.7M, EPOCH TIME: 1721082949.951638
[07/15 18:35:49     73s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:368).
[07/15 18:35:49     73s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:49     73s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:49     73s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:49     73s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.002, MEM:2030.7M, EPOCH TIME: 1721082949.953893
[07/15 18:35:49     73s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:35:49     73s]   Leaving CCOpt scope - ClockRefiner...
[07/15 18:35:49     73s]   Assigned high priority to 11 instances.
[07/15 18:35:49     73s]   Soft fixed 11 clock instances.
[07/15 18:35:49     73s]   Performing Clock Only Refine Place.
[07/15 18:35:49     73s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Skipped, Datapath : Skipped.
[07/15 18:35:49     73s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2030.7M, EPOCH TIME: 1721082949.955152
[07/15 18:35:49     73s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2030.7M, EPOCH TIME: 1721082949.955251
[07/15 18:35:49     73s] Processing tracks to init pin-track alignment.
[07/15 18:35:49     73s] z: 2, totalTracks: 1
[07/15 18:35:49     73s] z: 4, totalTracks: 1
[07/15 18:35:49     73s] z: 6, totalTracks: 1
[07/15 18:35:49     73s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:35:49     73s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2030.7M, EPOCH TIME: 1721082949.956508
[07/15 18:35:49     73s] Info: 11 insts are soft-fixed.
[07/15 18:35:49     73s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:49     73s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:49     73s] 
[07/15 18:35:49     73s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:35:49     73s] OPERPROF:       Starting CMU at level 4, MEM:2030.7M, EPOCH TIME: 1721082949.965913
[07/15 18:35:49     73s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2030.7M, EPOCH TIME: 1721082949.966146
[07/15 18:35:49     73s] 
[07/15 18:35:49     73s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 18:35:49     73s] Info: 11 insts are soft-fixed.
[07/15 18:35:49     73s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.010, MEM:2030.7M, EPOCH TIME: 1721082949.966348
[07/15 18:35:49     73s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2030.7M, EPOCH TIME: 1721082949.966395
[07/15 18:35:49     73s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2030.7M, EPOCH TIME: 1721082949.966549
[07/15 18:35:49     73s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2030.7MB).
[07/15 18:35:49     73s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.011, MEM:2030.7M, EPOCH TIME: 1721082949.966719
[07/15 18:35:49     73s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.012, MEM:2030.7M, EPOCH TIME: 1721082949.966757
[07/15 18:35:49     73s] TDRefine: refinePlace mode is spiral
[07/15 18:35:49     73s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.31913.6
[07/15 18:35:49     73s] OPERPROF: Starting RefinePlace at level 1, MEM:2030.7M, EPOCH TIME: 1721082949.966814
[07/15 18:35:49     73s] *** Starting refinePlace (0:01:13 mem=2030.7M) ***
[07/15 18:35:49     73s] Total net bbox length = 4.447e+04 (2.450e+04 1.997e+04) (ext = 5.038e+03)
[07/15 18:35:49     73s] 
[07/15 18:35:49     73s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:35:49     73s] Info: 11 insts are soft-fixed.
[07/15 18:35:49     73s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 18:35:49     73s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 18:35:49     73s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 18:35:49     73s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:35:49     73s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:35:49     73s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2030.7M, EPOCH TIME: 1721082949.968411
[07/15 18:35:49     73s] Starting refinePlace ...
[07/15 18:35:49     73s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:35:49     73s] One DDP V2 for no tweak run.
[07/15 18:35:49     73s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 18:35:49     73s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2030.7MB
[07/15 18:35:49     73s] Statistics of distance of Instance movement in refine placement:
[07/15 18:35:49     73s]   maximum (X+Y) =         0.00 um
[07/15 18:35:49     73s]   mean    (X+Y) =         0.00 um
[07/15 18:35:49     73s] Summary Report:
[07/15 18:35:49     73s] Instances move: 0 (out of 1228 movable)
[07/15 18:35:49     73s] Instances flipped: 0
[07/15 18:35:49     73s] Mean displacement: 0.00 um
[07/15 18:35:49     73s] Max displacement: 0.00 um 
[07/15 18:35:49     73s] Total instances moved : 0
[07/15 18:35:49     73s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.000, REAL:0.001, MEM:2030.7M, EPOCH TIME: 1721082949.969057
[07/15 18:35:49     73s] Total net bbox length = 4.447e+04 (2.450e+04 1.997e+04) (ext = 5.038e+03)
[07/15 18:35:49     73s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2030.7MB
[07/15 18:35:49     73s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2030.7MB) @(0:01:13 - 0:01:13).
[07/15 18:35:49     73s] *** Finished refinePlace (0:01:13 mem=2030.7M) ***
[07/15 18:35:49     73s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.31913.6
[07/15 18:35:49     73s] OPERPROF: Finished RefinePlace at level 1, CPU:0.000, REAL:0.003, MEM:2030.7M, EPOCH TIME: 1721082949.969468
[07/15 18:35:49     73s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2030.7M, EPOCH TIME: 1721082949.969518
[07/15 18:35:49     73s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:35:49     73s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:49     73s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:49     73s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:49     73s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.002, MEM:2030.7M, EPOCH TIME: 1721082949.971256
[07/15 18:35:49     73s]   ClockRefiner summary
[07/15 18:35:49     73s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 379).
[07/15 18:35:49     73s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 11).
[07/15 18:35:49     73s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 368).
[07/15 18:35:49     73s]   Restoring pStatusCts on 11 clock instances.
[07/15 18:35:49     73s]   Revert refine place priority changes on 0 instances.
[07/15 18:35:49     73s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:35:49     73s]   Stage::Updating netlist done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:35:49     73s]   CCOpt::Phase::Implementation done. (took cpu=0:00:01.3 real=0:00:01.4)
[07/15 18:35:49     73s]   CCOpt::Phase::eGRPC...
[07/15 18:35:49     73s]   eGR Post Conditioning loop iteration 0...
[07/15 18:35:49     73s]     Clock implementation routing...
[07/15 18:35:49     73s]       Leaving CCOpt scope - Routing Tools...
[07/15 18:35:49     73s] Net route status summary:
[07/15 18:35:49     73s]   Clock:        13 (unrouted=13, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[07/15 18:35:49     73s]   Non-clock:  1276 (unrouted=27, trialRouted=1249, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=27, (crossesIlmBoundary AND tooFewTerms=0)])
[07/15 18:35:49     73s]       Routing using eGR only...
[07/15 18:35:49     73s]         Early Global Route - eGR only step...
[07/15 18:35:49     73s] (ccopt eGR): There are 13 nets to be routed. 0 nets have skip routing designation.
[07/15 18:35:49     73s] (ccopt eGR): There are 13 nets for routing of which 13 have one or more fixed wires.
[07/15 18:35:49     73s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[07/15 18:35:49     73s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[07/15 18:35:49     73s] (ccopt eGR): Start to route 13 all nets
[07/15 18:35:49     73s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2030.68 MB )
[07/15 18:35:49     73s] (I)      ============================ Layers =============================
[07/15 18:35:49     73s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:35:49     73s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[07/15 18:35:49     73s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:35:49     73s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[07/15 18:35:49     73s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[07/15 18:35:49     73s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[07/15 18:35:49     73s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[07/15 18:35:49     73s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[07/15 18:35:49     73s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[07/15 18:35:49     73s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[07/15 18:35:49     73s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[07/15 18:35:49     73s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[07/15 18:35:49     73s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[07/15 18:35:49     73s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[07/15 18:35:49     73s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[07/15 18:35:49     73s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:35:49     73s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[07/15 18:35:49     73s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[07/15 18:35:49     73s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[07/15 18:35:49     73s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[07/15 18:35:49     73s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[07/15 18:35:49     73s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[07/15 18:35:49     73s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[07/15 18:35:49     73s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[07/15 18:35:49     73s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[07/15 18:35:49     73s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[07/15 18:35:49     73s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[07/15 18:35:49     73s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[07/15 18:35:49     73s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[07/15 18:35:49     73s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[07/15 18:35:49     73s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[07/15 18:35:49     73s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[07/15 18:35:49     73s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[07/15 18:35:49     73s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[07/15 18:35:49     73s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[07/15 18:35:49     73s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[07/15 18:35:49     73s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[07/15 18:35:49     73s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[07/15 18:35:49     73s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[07/15 18:35:49     73s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[07/15 18:35:49     73s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[07/15 18:35:49     73s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[07/15 18:35:49     73s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[07/15 18:35:49     73s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[07/15 18:35:49     73s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[07/15 18:35:49     73s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[07/15 18:35:49     73s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[07/15 18:35:49     73s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[07/15 18:35:49     73s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[07/15 18:35:49     73s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[07/15 18:35:49     73s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[07/15 18:35:49     73s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[07/15 18:35:49     73s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[07/15 18:35:49     73s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[07/15 18:35:49     73s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[07/15 18:35:49     73s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[07/15 18:35:49     73s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[07/15 18:35:49     73s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[07/15 18:35:49     73s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[07/15 18:35:49     73s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[07/15 18:35:49     73s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[07/15 18:35:49     73s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[07/15 18:35:49     73s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[07/15 18:35:49     73s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[07/15 18:35:49     73s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[07/15 18:35:49     73s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[07/15 18:35:49     73s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[07/15 18:35:49     73s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[07/15 18:35:49     73s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[07/15 18:35:49     73s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[07/15 18:35:49     73s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[07/15 18:35:49     73s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[07/15 18:35:49     73s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[07/15 18:35:49     73s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[07/15 18:35:49     73s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[07/15 18:35:49     73s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[07/15 18:35:49     73s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[07/15 18:35:49     73s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[07/15 18:35:49     73s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[07/15 18:35:49     73s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[07/15 18:35:49     73s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[07/15 18:35:49     73s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[07/15 18:35:49     73s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[07/15 18:35:49     73s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[07/15 18:35:49     73s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[07/15 18:35:49     73s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[07/15 18:35:49     73s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[07/15 18:35:49     73s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[07/15 18:35:49     73s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[07/15 18:35:49     73s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[07/15 18:35:49     73s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[07/15 18:35:49     73s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[07/15 18:35:49     73s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[07/15 18:35:49     73s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[07/15 18:35:49     73s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[07/15 18:35:49     73s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[07/15 18:35:49     73s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[07/15 18:35:49     73s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[07/15 18:35:49     73s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[07/15 18:35:49     73s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[07/15 18:35:49     73s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[07/15 18:35:49     73s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[07/15 18:35:49     73s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[07/15 18:35:49     73s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[07/15 18:35:49     73s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[07/15 18:35:49     73s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[07/15 18:35:49     73s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[07/15 18:35:49     73s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[07/15 18:35:49     73s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[07/15 18:35:49     73s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[07/15 18:35:49     73s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[07/15 18:35:49     73s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[07/15 18:35:49     73s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[07/15 18:35:49     73s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[07/15 18:35:49     73s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[07/15 18:35:49     73s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[07/15 18:35:49     73s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[07/15 18:35:49     73s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[07/15 18:35:49     73s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[07/15 18:35:49     73s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[07/15 18:35:49     73s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[07/15 18:35:49     73s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[07/15 18:35:49     73s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[07/15 18:35:49     73s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[07/15 18:35:49     73s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[07/15 18:35:49     73s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[07/15 18:35:49     73s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[07/15 18:35:49     73s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[07/15 18:35:49     73s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[07/15 18:35:49     73s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[07/15 18:35:49     73s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[07/15 18:35:49     73s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[07/15 18:35:49     73s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[07/15 18:35:49     73s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[07/15 18:35:49     73s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[07/15 18:35:49     73s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[07/15 18:35:49     73s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[07/15 18:35:49     73s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[07/15 18:35:49     73s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[07/15 18:35:49     73s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[07/15 18:35:49     73s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[07/15 18:35:49     73s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[07/15 18:35:49     73s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[07/15 18:35:49     73s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[07/15 18:35:49     73s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[07/15 18:35:49     73s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[07/15 18:35:49     73s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[07/15 18:35:49     73s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[07/15 18:35:49     73s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[07/15 18:35:49     73s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[07/15 18:35:49     73s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[07/15 18:35:49     73s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[07/15 18:35:49     73s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[07/15 18:35:49     73s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[07/15 18:35:49     73s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[07/15 18:35:49     73s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[07/15 18:35:49     73s] (I)      | 203 | 203 |                Group |     other |        |       |
[07/15 18:35:49     73s] (I)      | 204 | 204 |                  Row |     other |        |       |
[07/15 18:35:49     73s] (I)      | 205 | 205 |               marker |     other |        |       |
[07/15 18:35:49     73s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[07/15 18:35:49     73s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[07/15 18:35:49     73s] (I)      | 208 | 208 |                unset |     other |        |       |
[07/15 18:35:49     73s] (I)      | 209 | 209 |              unknown |     other |        |       |
[07/15 18:35:49     73s] (I)      | 210 | 210 |               supply |     other |        |       |
[07/15 18:35:49     73s] (I)      | 211 | 211 |                spike |     other |        |       |
[07/15 18:35:49     73s] (I)      | 212 | 212 |               resist |     other |        |       |
[07/15 18:35:49     73s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[07/15 18:35:49     73s] (I)      | 214 | 214 |                drive |     other |        |       |
[07/15 18:35:49     73s] (I)      | 215 | 215 |               select |     other |        |       |
[07/15 18:35:49     73s] (I)      | 216 | 216 |               hilite |     other |        |       |
[07/15 18:35:49     73s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[07/15 18:35:49     73s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[07/15 18:35:49     73s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[07/15 18:35:49     73s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[07/15 18:35:49     73s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[07/15 18:35:49     73s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[07/15 18:35:49     73s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[07/15 18:35:49     73s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[07/15 18:35:49     73s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[07/15 18:35:49     73s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[07/15 18:35:49     73s] (I)      | 227 | 227 |              stretch |     other |        |       |
[07/15 18:35:49     73s] (I)      | 228 | 228 |                 snap |     other |        |       |
[07/15 18:35:49     73s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[07/15 18:35:49     73s] (I)      | 230 | 230 |                 axis |     other |        |       |
[07/15 18:35:49     73s] (I)      | 231 | 231 |                  pin |     other |        |       |
[07/15 18:35:49     73s] (I)      | 232 | 232 |                 wire |     other |        |       |
[07/15 18:35:49     73s] (I)      | 233 | 233 |               device |     other |        |       |
[07/15 18:35:49     73s] (I)      | 234 | 234 |               border |     other |        |       |
[07/15 18:35:49     73s] (I)      | 235 | 235 |                 text |     other |        |       |
[07/15 18:35:49     73s] (I)      | 236 | 236 |            softFence |     other |        |       |
[07/15 18:35:49     73s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[07/15 18:35:49     73s] (I)      | 238 | 238 |                align |     other |        |       |
[07/15 18:35:49     73s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[07/15 18:35:49     73s] (I)      | 240 | 240 |             instance |     other |        |       |
[07/15 18:35:49     73s] (I)      | 241 | 241 |             annotate |     other |        |       |
[07/15 18:35:49     73s] (I)      | 242 | 242 |                 grid |     other |        |       |
[07/15 18:35:49     73s] (I)      | 243 | 243 |           background |     other |        |       |
[07/15 18:35:49     73s] (I)      | 244 | 244 |            substrate |     other |        |       |
[07/15 18:35:49     73s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[07/15 18:35:49     73s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[07/15 18:35:49     73s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[07/15 18:35:49     73s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[07/15 18:35:49     73s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[07/15 18:35:49     73s] (I)      | 250 | 250 |                drill |     other |        |       |
[07/15 18:35:49     73s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[07/15 18:35:49     73s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[07/15 18:35:49     73s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[07/15 18:35:49     73s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:35:49     73s] (I)      Started Import and model ( Curr Mem: 2030.68 MB )
[07/15 18:35:49     73s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:35:50     73s] (I)      == Non-default Options ==
[07/15 18:35:50     73s] (I)      Clean congestion better                            : true
[07/15 18:35:50     73s] (I)      Estimate vias on DPT layer                         : true
[07/15 18:35:50     73s] (I)      Clean congestion layer assignment rounds           : 3
[07/15 18:35:50     73s] (I)      Layer constraints as soft constraints              : true
[07/15 18:35:50     73s] (I)      Soft top layer                                     : true
[07/15 18:35:50     73s] (I)      Skip prospective layer relax nets                  : true
[07/15 18:35:50     73s] (I)      Better NDR handling                                : true
[07/15 18:35:50     73s] (I)      Improved NDR modeling in LA                        : true
[07/15 18:35:50     73s] (I)      Routing cost fix for NDR handling                  : true
[07/15 18:35:50     73s] (I)      Block tracks for preroutes                         : true
[07/15 18:35:50     73s] (I)      Assign IRoute by net group key                     : true
[07/15 18:35:50     73s] (I)      Block unroutable channels                          : true
[07/15 18:35:50     73s] (I)      Block unroutable channels 3D                       : true
[07/15 18:35:50     73s] (I)      Bound layer relaxed segment wl                     : true
[07/15 18:35:50     73s] (I)      Blocked pin reach length threshold                 : 2
[07/15 18:35:50     73s] (I)      Check blockage within NDR space in TA              : true
[07/15 18:35:50     73s] (I)      Skip must join for term with via pillar            : true
[07/15 18:35:50     73s] (I)      Model find APA for IO pin                          : true
[07/15 18:35:50     73s] (I)      On pin location for off pin term                   : true
[07/15 18:35:50     73s] (I)      Handle EOL spacing                                 : true
[07/15 18:35:50     73s] (I)      Merge PG vias by gap                               : true
[07/15 18:35:50     73s] (I)      Maximum routing layer                              : 6
[07/15 18:35:50     73s] (I)      Route selected nets only                           : true
[07/15 18:35:50     73s] (I)      Refine MST                                         : true
[07/15 18:35:50     73s] (I)      Honor PRL                                          : true
[07/15 18:35:50     73s] (I)      Strong congestion aware                            : true
[07/15 18:35:50     73s] (I)      Improved initial location for IRoutes              : true
[07/15 18:35:50     73s] (I)      Multi panel TA                                     : true
[07/15 18:35:50     73s] (I)      Penalize wire overlap                              : true
[07/15 18:35:50     73s] (I)      Expand small instance blockage                     : true
[07/15 18:35:50     73s] (I)      Reduce via in TA                                   : true
[07/15 18:35:50     73s] (I)      SS-aware routing                                   : true
[07/15 18:35:50     73s] (I)      Improve tree edge sharing                          : true
[07/15 18:35:50     73s] (I)      Improve 2D via estimation                          : true
[07/15 18:35:50     73s] (I)      Refine Steiner tree                                : true
[07/15 18:35:50     73s] (I)      Build spine tree                                   : true
[07/15 18:35:50     73s] (I)      Model pass through capacity                        : true
[07/15 18:35:50     73s] (I)      Extend blockages by a half GCell                   : true
[07/15 18:35:50     73s] (I)      Consider pin shapes                                : true
[07/15 18:35:50     73s] (I)      Consider pin shapes for all nodes                  : true
[07/15 18:35:50     73s] (I)      Consider NR APA                                    : true
[07/15 18:35:50     73s] (I)      Consider IO pin shape                              : true
[07/15 18:35:50     73s] (I)      Fix pin connection bug                             : true
[07/15 18:35:50     73s] (I)      Consider layer RC for local wires                  : true
[07/15 18:35:50     73s] (I)      Route to clock mesh pin                            : true
[07/15 18:35:50     73s] (I)      LA-aware pin escape length                         : 2
[07/15 18:35:50     73s] (I)      Connect multiple ports                             : true
[07/15 18:35:50     73s] (I)      Split for must join                                : true
[07/15 18:35:50     73s] (I)      Number of threads                                  : 1
[07/15 18:35:50     73s] (I)      Routing effort level                               : 10000
[07/15 18:35:50     73s] (I)      Prefer layer length threshold                      : 8
[07/15 18:35:50     73s] (I)      Overflow penalty cost                              : 10
[07/15 18:35:50     73s] (I)      A-star cost                                        : 0.300000
[07/15 18:35:50     73s] (I)      Misalignment cost                                  : 10.000000
[07/15 18:35:50     73s] (I)      Threshold for short IRoute                         : 6
[07/15 18:35:50     73s] (I)      Via cost during post routing                       : 1.000000
[07/15 18:35:50     73s] (I)      Layer congestion ratios                            : { { 1.0 } }
[07/15 18:35:50     73s] (I)      Source-to-sink ratio                               : 0.300000
[07/15 18:35:50     73s] (I)      Scenic ratio bound                                 : 3.000000
[07/15 18:35:50     73s] (I)      Segment layer relax scenic ratio                   : 1.250000
[07/15 18:35:50     73s] (I)      Source-sink aware LA ratio                         : 0.500000
[07/15 18:35:50     73s] (I)      PG-aware similar topology routing                  : true
[07/15 18:35:50     73s] (I)      Maze routing via cost fix                          : true
[07/15 18:35:50     73s] (I)      Apply PRL on PG terms                              : true
[07/15 18:35:50     73s] (I)      Apply PRL on obs objects                           : true
[07/15 18:35:50     73s] (I)      Handle range-type spacing rules                    : true
[07/15 18:35:50     73s] (I)      PG gap threshold multiplier                        : 10.000000
[07/15 18:35:50     73s] (I)      Parallel spacing query fix                         : true
[07/15 18:35:50     73s] (I)      Force source to root IR                            : true
[07/15 18:35:50     73s] (I)      Layer Weights                                      : L2:4 L3:2.5
[07/15 18:35:50     73s] (I)      Do not relax to DPT layer                          : true
[07/15 18:35:50     73s] (I)      No DPT in post routing                             : true
[07/15 18:35:50     73s] (I)      Modeling PG via merging fix                        : true
[07/15 18:35:50     73s] (I)      Shield aware TA                                    : true
[07/15 18:35:50     73s] (I)      Strong shield aware TA                             : true
[07/15 18:35:50     73s] (I)      Overflow calculation fix in LA                     : true
[07/15 18:35:50     73s] (I)      Post routing fix                                   : true
[07/15 18:35:50     73s] (I)      Strong post routing                                : true
[07/15 18:35:50     73s] (I)      NDR via pillar fix                                 : true
[07/15 18:35:50     73s] (I)      Violation on path threshold                        : 1
[07/15 18:35:50     73s] (I)      Pass through capacity modeling                     : true
[07/15 18:35:50     73s] (I)      Select the non-relaxed segments in post routing stage : true
[07/15 18:35:50     73s] (I)      Select term pin box for io pin                     : true
[07/15 18:35:50     73s] (I)      Penalize NDR sharing                               : true
[07/15 18:35:50     73s] (I)      Enable special modeling                            : false
[07/15 18:35:50     73s] (I)      Keep fixed segments                                : true
[07/15 18:35:50     73s] (I)      Reorder net groups by key                          : true
[07/15 18:35:50     73s] (I)      Increase net scenic ratio                          : true
[07/15 18:35:50     73s] (I)      Method to set GCell size                           : row
[07/15 18:35:50     73s] (I)      Connect multiple ports and must join fix           : true
[07/15 18:35:50     73s] (I)      Avoid high resistance layers                       : true
[07/15 18:35:50     73s] (I)      Model find APA for IO pin fix                      : true
[07/15 18:35:50     73s] (I)      Avoid connecting non-metal layers                  : true
[07/15 18:35:50     73s] (I)      Use track pitch for NDR                            : true
[07/15 18:35:50     73s] (I)      Enable layer relax to lower layer                  : true
[07/15 18:35:50     73s] (I)      Enable layer relax to upper layer                  : true
[07/15 18:35:50     73s] (I)      Top layer relaxation fix                           : true
[07/15 18:35:50     73s] (I)      Handle non-default track width                     : false
[07/15 18:35:50     73s] (I)      Counted 402 PG shapes. We will not process PG shapes layer by layer.
[07/15 18:35:50     73s] (I)      Use row-based GCell size
[07/15 18:35:50     73s] (I)      Use row-based GCell align
[07/15 18:35:50     73s] (I)      layer 0 area = 202000
[07/15 18:35:50     73s] (I)      layer 1 area = 202000
[07/15 18:35:50     73s] (I)      layer 2 area = 202000
[07/15 18:35:50     73s] (I)      layer 3 area = 202000
[07/15 18:35:50     73s] (I)      layer 4 area = 562000
[07/15 18:35:50     73s] (I)      layer 5 area = 10000000
[07/15 18:35:50     73s] (I)      GCell unit size   : 4480
[07/15 18:35:50     73s] (I)      GCell multiplier  : 1
[07/15 18:35:50     73s] (I)      GCell row height  : 4480
[07/15 18:35:50     73s] (I)      Actual row height : 4480
[07/15 18:35:50     73s] (I)      GCell align ref   : 20160 20160
[07/15 18:35:50     73s] [NR-eGR] Track table information for default rule: 
[07/15 18:35:50     73s] [NR-eGR] MET1 has single uniform track structure
[07/15 18:35:50     73s] [NR-eGR] MET2 has single uniform track structure
[07/15 18:35:50     73s] [NR-eGR] MET3 has single uniform track structure
[07/15 18:35:50     73s] [NR-eGR] MET4 has single uniform track structure
[07/15 18:35:50     73s] [NR-eGR] METTP has single uniform track structure
[07/15 18:35:50     73s] [NR-eGR] METTPL has single uniform track structure
[07/15 18:35:50     73s] (I)      ================= Default via ==================
[07/15 18:35:50     73s] (I)      +---+--------------------+---------------------+
[07/15 18:35:50     73s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut     |
[07/15 18:35:50     73s] (I)      +---+--------------------+---------------------+
[07/15 18:35:50     73s] (I)      | 1 |    2  VIA1_Y_so    |   32  VIA1_CV1_hd   |
[07/15 18:35:50     73s] (I)      | 2 |   38  VIA2_so      |   61  VIA2_CV1_so   |
[07/15 18:35:50     73s] (I)      | 3 |   74  VIA3_so      |   93  VIA3_CH2_so   |
[07/15 18:35:50     73s] (I)      | 4 |  117  VIATPne_Y_so |  132  VIATP_CH2s_so |
[07/15 18:35:50     73s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so  |
[07/15 18:35:50     73s] (I)      +---+--------------------+---------------------+
[07/15 18:35:50     73s] [NR-eGR] Read 10 PG shapes
[07/15 18:35:50     73s] [NR-eGR] Read 0 clock shapes
[07/15 18:35:50     73s] [NR-eGR] Read 0 other shapes
[07/15 18:35:50     73s] [NR-eGR] #Routing Blockages  : 0
[07/15 18:35:50     73s] [NR-eGR] #Instance Blockages : 0
[07/15 18:35:50     73s] [NR-eGR] #PG Blockages       : 10
[07/15 18:35:50     73s] [NR-eGR] #Halo Blockages     : 0
[07/15 18:35:50     73s] [NR-eGR] #Boundary Blockages : 0
[07/15 18:35:50     73s] [NR-eGR] #Clock Blockages    : 0
[07/15 18:35:50     73s] [NR-eGR] #Other Blockages    : 0
[07/15 18:35:50     73s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/15 18:35:50     73s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[07/15 18:35:50     73s] [NR-eGR] Read 1262 nets ( ignored 1249 )
[07/15 18:35:50     73s] [NR-eGR] Connected 0 must-join pins/ports
[07/15 18:35:50     73s] (I)      early_global_route_priority property id does not exist.
[07/15 18:35:50     73s] (I)      Read Num Blocks=250  Num Prerouted Wires=0  Num CS=0
[07/15 18:35:50     73s] (I)      Layer 1 (V) : #blockages 250 : #preroutes 0
[07/15 18:35:50     73s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[07/15 18:35:50     73s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[07/15 18:35:50     73s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 0
[07/15 18:35:50     73s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[07/15 18:35:50     73s] (I)      Moved 2 terms for better access 
[07/15 18:35:50     73s] (I)      Number of ignored nets                =      0
[07/15 18:35:50     73s] (I)      Number of connected nets              =      0
[07/15 18:35:50     73s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[07/15 18:35:50     73s] (I)      Number of clock nets                  =     13.  Ignored: No
[07/15 18:35:50     73s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/15 18:35:50     73s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/15 18:35:50     73s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/15 18:35:50     73s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/15 18:35:50     73s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/15 18:35:50     73s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/15 18:35:50     73s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/15 18:35:50     73s] [NR-eGR] There are 13 clock nets ( 0 with NDR ).
[07/15 18:35:50     73s] (I)      Ndr track 0 does not exist
[07/15 18:35:50     73s] (I)      ---------------------Grid Graph Info--------------------
[07/15 18:35:50     73s] (I)      Routing area        : (0, 0) - (445200, 241920)
[07/15 18:35:50     73s] (I)      Core area           : (20160, 20160) - (425040, 221760)
[07/15 18:35:50     73s] (I)      Site width          :   560  (dbu)
[07/15 18:35:50     73s] (I)      Row height          :  4480  (dbu)
[07/15 18:35:50     73s] (I)      GCell row height    :  4480  (dbu)
[07/15 18:35:50     73s] (I)      GCell width         :  4480  (dbu)
[07/15 18:35:50     73s] (I)      GCell height        :  4480  (dbu)
[07/15 18:35:50     73s] (I)      Grid                :    99    54     6
[07/15 18:35:50     73s] (I)      Layer numbers       :     1     2     3     4     5     6
[07/15 18:35:50     73s] (I)      Vertical capacity   :     0  4480     0  4480     0  4480
[07/15 18:35:50     73s] (I)      Horizontal capacity :     0     0  4480     0  4480     0
[07/15 18:35:50     73s] (I)      Default wire width  :   230   280   280   280   440  3000
[07/15 18:35:50     73s] (I)      Default wire space  :   230   280   280   280   460  2500
[07/15 18:35:50     73s] (I)      Default wire pitch  :   460   560   560   560   900  5500
[07/15 18:35:50     73s] (I)      Default pitch size  :   460   560   560   560  1120  5600
[07/15 18:35:50     73s] (I)      First track coord   :   280   280   280   280  1400  6160
[07/15 18:35:50     73s] (I)      Num tracks per GCell:  9.74  8.00  8.00  8.00  4.00  0.80
[07/15 18:35:50     73s] (I)      Total num of tracks :   432   795   432   795   215    79
[07/15 18:35:50     73s] (I)      Num of masks        :     1     1     1     1     1     1
[07/15 18:35:50     73s] (I)      Num of trim masks   :     0     0     0     0     0     0
[07/15 18:35:50     73s] (I)      --------------------------------------------------------
[07/15 18:35:50     73s] 
[07/15 18:35:50     73s] [NR-eGR] ============ Routing rule table ============
[07/15 18:35:50     73s] [NR-eGR] Rule id: 0  Nets: 13
[07/15 18:35:50     73s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[07/15 18:35:50     73s] (I)                    Layer    2    3    4     5     6 
[07/15 18:35:50     73s] (I)                    Pitch  560  560  560  1120  5600 
[07/15 18:35:50     73s] (I)             #Used tracks    1    1    1     1     1 
[07/15 18:35:50     73s] (I)       #Fully used tracks    1    1    1     1     1 
[07/15 18:35:50     73s] [NR-eGR] ========================================
[07/15 18:35:50     73s] [NR-eGR] 
[07/15 18:35:50     73s] (I)      =============== Blocked Tracks ===============
[07/15 18:35:50     73s] (I)      +-------+---------+----------+---------------+
[07/15 18:35:50     73s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/15 18:35:50     73s] (I)      +-------+---------+----------+---------------+
[07/15 18:35:50     73s] (I)      |     1 |       0 |        0 |         0.00% |
[07/15 18:35:50     73s] (I)      |     2 |   42930 |     6090 |        14.19% |
[07/15 18:35:50     73s] (I)      |     3 |   42768 |        0 |         0.00% |
[07/15 18:35:50     73s] (I)      |     4 |   42930 |        0 |         0.00% |
[07/15 18:35:50     73s] (I)      |     5 |   21285 |        0 |         0.00% |
[07/15 18:35:50     73s] (I)      |     6 |    4266 |        0 |         0.00% |
[07/15 18:35:50     73s] (I)      +-------+---------+----------+---------------+
[07/15 18:35:50     73s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2030.68 MB )
[07/15 18:35:50     73s] (I)      Reset routing kernel
[07/15 18:35:50     73s] (I)      Started Global Routing ( Curr Mem: 2030.68 MB )
[07/15 18:35:50     73s] (I)      totalPins=392  totalGlobalPin=392 (100.00%)
[07/15 18:35:50     73s] (I)      total 2D Cap : 122538 = (42768 H, 79770 V)
[07/15 18:35:50     73s] [NR-eGR] Layer group 1: route 13 net(s) in layer range [2, 4]
[07/15 18:35:50     73s] (I)      
[07/15 18:35:50     73s] (I)      ============  Phase 1a Route ============
[07/15 18:35:50     73s] (I)      Usage: 1152 = (506 H, 646 V) = (1.18% H, 0.81% V) = (2.267e+03um H, 2.894e+03um V)
[07/15 18:35:50     73s] (I)      
[07/15 18:35:50     73s] (I)      ============  Phase 1b Route ============
[07/15 18:35:50     73s] (I)      Usage: 1152 = (506 H, 646 V) = (1.18% H, 0.81% V) = (2.267e+03um H, 2.894e+03um V)
[07/15 18:35:50     73s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.160960e+03um
[07/15 18:35:50     73s] (I)      
[07/15 18:35:50     73s] (I)      ============  Phase 1c Route ============
[07/15 18:35:50     73s] (I)      Usage: 1152 = (506 H, 646 V) = (1.18% H, 0.81% V) = (2.267e+03um H, 2.894e+03um V)
[07/15 18:35:50     73s] (I)      
[07/15 18:35:50     73s] (I)      ============  Phase 1d Route ============
[07/15 18:35:50     73s] (I)      Usage: 1152 = (506 H, 646 V) = (1.18% H, 0.81% V) = (2.267e+03um H, 2.894e+03um V)
[07/15 18:35:50     73s] (I)      
[07/15 18:35:50     73s] (I)      ============  Phase 1e Route ============
[07/15 18:35:50     73s] (I)      Usage: 1152 = (506 H, 646 V) = (1.18% H, 0.81% V) = (2.267e+03um H, 2.894e+03um V)
[07/15 18:35:50     73s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.160960e+03um
[07/15 18:35:50     73s] (I)      
[07/15 18:35:50     73s] (I)      ============  Phase 1f Route ============
[07/15 18:35:50     73s] (I)      Usage: 1152 = (506 H, 646 V) = (1.18% H, 0.81% V) = (2.267e+03um H, 2.894e+03um V)
[07/15 18:35:50     73s] (I)      
[07/15 18:35:50     73s] (I)      ============  Phase 1g Route ============
[07/15 18:35:50     73s] (I)      Usage: 1152 = (505 H, 647 V) = (1.18% H, 0.81% V) = (2.262e+03um H, 2.899e+03um V)
[07/15 18:35:50     73s] (I)      #Nets         : 13
[07/15 18:35:50     73s] (I)      #Relaxed nets : 0
[07/15 18:35:50     73s] (I)      Wire length   : 1152
[07/15 18:35:50     73s] (I)      
[07/15 18:35:50     73s] (I)      ============  Phase 1h Route ============
[07/15 18:35:50     73s] (I)      Usage: 1152 = (505 H, 647 V) = (1.18% H, 0.81% V) = (2.262e+03um H, 2.899e+03um V)
[07/15 18:35:50     73s] (I)      
[07/15 18:35:50     73s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/15 18:35:50     73s] [NR-eGR]                        OverCon            
[07/15 18:35:50     73s] [NR-eGR]                         #Gcell     %Gcell
[07/15 18:35:50     73s] [NR-eGR]        Layer             (1-0)    OverCon
[07/15 18:35:50     73s] [NR-eGR] ----------------------------------------------
[07/15 18:35:50     73s] [NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[07/15 18:35:50     73s] [NR-eGR]    MET2 ( 2)         0( 0.00%)   ( 0.00%) 
[07/15 18:35:50     73s] [NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[07/15 18:35:50     73s] [NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[07/15 18:35:50     73s] [NR-eGR]   METTP ( 5)         0( 0.00%)   ( 0.00%) 
[07/15 18:35:50     73s] [NR-eGR]  METTPL ( 6)         0( 0.00%)   ( 0.00%) 
[07/15 18:35:50     73s] [NR-eGR] ----------------------------------------------
[07/15 18:35:50     73s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[07/15 18:35:50     73s] [NR-eGR] 
[07/15 18:35:50     73s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2030.68 MB )
[07/15 18:35:50     73s] (I)      total 2D Cap : 148089 = (64053 H, 84036 V)
[07/15 18:35:50     73s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/15 18:35:50     73s] (I)      ============= Track Assignment ============
[07/15 18:35:50     73s] (I)      Started Track Assignment (1T) ( Curr Mem: 2030.68 MB )
[07/15 18:35:50     73s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[07/15 18:35:50     73s] (I)      Run Multi-thread track assignment
[07/15 18:35:50     73s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2030.68 MB )
[07/15 18:35:50     73s] (I)      Started Export ( Curr Mem: 2030.68 MB )
[07/15 18:35:50     73s] [NR-eGR]                 Length (um)   Vias 
[07/15 18:35:50     73s] [NR-eGR] -----------------------------------
[07/15 18:35:50     73s] [NR-eGR]  MET1    (1H)             0   4802 
[07/15 18:35:50     73s] [NR-eGR]  MET2    (2V)         25596   6982 
[07/15 18:35:50     73s] [NR-eGR]  MET3    (3H)         27474     61 
[07/15 18:35:50     73s] [NR-eGR]  MET4    (4V)          1339      0 
[07/15 18:35:50     73s] [NR-eGR]  METTP   (5H)             0      0 
[07/15 18:35:50     73s] [NR-eGR]  METTPL  (6V)             0      0 
[07/15 18:35:50     73s] [NR-eGR] -----------------------------------
[07/15 18:35:50     73s] [NR-eGR]          Total        54409  11845 
[07/15 18:35:50     73s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:35:50     73s] [NR-eGR] Total half perimeter of net bounding box: 44467um
[07/15 18:35:50     73s] [NR-eGR] Total length: 54409um, number of vias: 11845
[07/15 18:35:50     73s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:35:50     73s] [NR-eGR] Total eGR-routed clock nets wire length: 5327um, number of vias: 913
[07/15 18:35:50     73s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:35:50     73s] [NR-eGR] Report for selected net(s) only.
[07/15 18:35:50     73s] [NR-eGR]                 Length (um)  Vias 
[07/15 18:35:50     73s] [NR-eGR] ----------------------------------
[07/15 18:35:50     73s] [NR-eGR]  MET1    (1H)             0   390 
[07/15 18:35:50     73s] [NR-eGR]  MET2    (2V)          1625   462 
[07/15 18:35:50     73s] [NR-eGR]  MET3    (3H)          2363    61 
[07/15 18:35:50     73s] [NR-eGR]  MET4    (4V)          1339     0 
[07/15 18:35:50     73s] [NR-eGR]  METTP   (5H)             0     0 
[07/15 18:35:50     73s] [NR-eGR]  METTPL  (6V)             0     0 
[07/15 18:35:50     73s] [NR-eGR] ----------------------------------
[07/15 18:35:50     73s] [NR-eGR]          Total         5327   913 
[07/15 18:35:50     73s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:35:50     73s] [NR-eGR] Total half perimeter of net bounding box: 3067um
[07/15 18:35:50     73s] [NR-eGR] Total length: 5327um, number of vias: 913
[07/15 18:35:50     73s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:35:50     73s] [NR-eGR] Total routed clock nets wire length: 5327um, number of vias: 913
[07/15 18:35:50     73s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:35:50     73s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2030.68 MB )
[07/15 18:35:50     73s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 2030.68 MB )
[07/15 18:35:50     73s] (I)      ===================================== Runtime Summary =====================================
[07/15 18:35:50     73s] (I)       Step                                        %       Start      Finish      Real       CPU 
[07/15 18:35:50     73s] (I)      -------------------------------------------------------------------------------------------
[07/15 18:35:50     73s] (I)       Early Global Route kernel             100.00%  653.28 sec  653.32 sec  0.04 sec  0.03 sec 
[07/15 18:35:50     73s] (I)       +-Import and model                     24.15%  653.29 sec  653.30 sec  0.01 sec  0.01 sec 
[07/15 18:35:50     73s] (I)       | +-Create place DB                     5.97%  653.29 sec  653.30 sec  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)       | | +-Import place data                 5.70%  653.29 sec  653.30 sec  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)       | | | +-Read instances and placement    1.66%  653.29 sec  653.29 sec  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)       | | | +-Read nets                       3.48%  653.29 sec  653.30 sec  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)       | +-Create route DB                    13.38%  653.30 sec  653.30 sec  0.00 sec  0.01 sec 
[07/15 18:35:50     73s] (I)       | | +-Import route data (1T)           11.15%  653.30 sec  653.30 sec  0.00 sec  0.01 sec 
[07/15 18:35:50     73s] (I)       | | | +-Read blockages ( Layer 2-6 )    2.57%  653.30 sec  653.30 sec  0.00 sec  0.01 sec 
[07/15 18:35:50     73s] (I)       | | | | +-Read routing blockages        0.01%  653.30 sec  653.30 sec  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)       | | | | +-Read instance blockages       0.40%  653.30 sec  653.30 sec  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)       | | | | +-Read PG blockages             0.13%  653.30 sec  653.30 sec  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)       | | | | +-Read clock blockages          0.04%  653.30 sec  653.30 sec  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)       | | | | +-Read other blockages          0.04%  653.30 sec  653.30 sec  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)       | | | | +-Read halo blockages           0.02%  653.30 sec  653.30 sec  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)       | | | | +-Read boundary cut boxes       0.01%  653.30 sec  653.30 sec  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)       | | | +-Read blackboxes                 0.03%  653.30 sec  653.30 sec  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)       | | | +-Read prerouted                  0.68%  653.30 sec  653.30 sec  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)       | | | +-Read unlegalized nets           0.12%  653.30 sec  653.30 sec  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)       | | | +-Read nets                       0.11%  653.30 sec  653.30 sec  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)       | | | +-Set up via pillars              0.01%  653.30 sec  653.30 sec  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)       | | | +-Initialize 3D grid graph        0.21%  653.30 sec  653.30 sec  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)       | | | +-Model blockage capacity         2.57%  653.30 sec  653.30 sec  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)       | | | | +-Initialize 3D capacity        1.98%  653.30 sec  653.30 sec  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)       | | | +-Move terms for access (1T)      0.20%  653.30 sec  653.30 sec  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)       | +-Read aux data                       0.01%  653.30 sec  653.30 sec  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)       | +-Others data preparation             0.08%  653.30 sec  653.30 sec  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)       | +-Create route kernel                 3.26%  653.30 sec  653.30 sec  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)       +-Global Routing                       16.45%  653.30 sec  653.31 sec  0.01 sec  0.01 sec 
[07/15 18:35:50     73s] (I)       | +-Initialization                      0.12%  653.30 sec  653.30 sec  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)       | +-Net group 1                        14.54%  653.30 sec  653.31 sec  0.01 sec  0.00 sec 
[07/15 18:35:50     73s] (I)       | | +-Generate topology                 3.61%  653.30 sec  653.30 sec  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)       | | +-Phase 1a                          1.46%  653.30 sec  653.31 sec  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)       | | | +-Pattern routing (1T)            0.97%  653.30 sec  653.31 sec  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)       | | +-Phase 1b                          0.26%  653.31 sec  653.31 sec  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)       | | +-Phase 1c                          0.04%  653.31 sec  653.31 sec  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)       | | +-Phase 1d                          0.04%  653.31 sec  653.31 sec  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)       | | +-Phase 1e                          0.41%  653.31 sec  653.31 sec  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)       | | | +-Route legalization              0.01%  653.31 sec  653.31 sec  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)       | | +-Phase 1f                          0.04%  653.31 sec  653.31 sec  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)       | | +-Phase 1g                          1.41%  653.31 sec  653.31 sec  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)       | | | +-Post Routing                    1.08%  653.31 sec  653.31 sec  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)       | | +-Phase 1h                          1.41%  653.31 sec  653.31 sec  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)       | | | +-Post Routing                    1.09%  653.31 sec  653.31 sec  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)       | | +-Layer assignment (1T)             1.41%  653.31 sec  653.31 sec  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)       +-Export 3D cong map                    1.47%  653.31 sec  653.31 sec  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)       | +-Export 2D cong map                  0.23%  653.31 sec  653.31 sec  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)       +-Extract Global 3D Wires               0.04%  653.31 sec  653.31 sec  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)       +-Track Assignment (1T)                 6.15%  653.31 sec  653.31 sec  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)       | +-Initialization                      0.05%  653.31 sec  653.31 sec  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)       | +-Track Assignment Kernel             5.13%  653.31 sec  653.31 sec  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)       | +-Free Memory                         0.01%  653.31 sec  653.31 sec  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)       +-Export                               12.12%  653.31 sec  653.32 sec  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)       | +-Export DB wires                     1.14%  653.31 sec  653.31 sec  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)       | | +-Export all nets                   0.47%  653.31 sec  653.31 sec  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)       | | +-Set wire vias                     0.09%  653.31 sec  653.31 sec  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)       | +-Report wirelength                   6.40%  653.31 sec  653.31 sec  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)       | +-Update net boxes                    3.45%  653.31 sec  653.32 sec  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)       | +-Update timing                       0.01%  653.32 sec  653.32 sec  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)       +-Postprocess design                    0.71%  653.32 sec  653.32 sec  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)      ==================== Summary by functions =====================
[07/15 18:35:50     73s] (I)       Lv  Step                                %      Real       CPU 
[07/15 18:35:50     73s] (I)      ---------------------------------------------------------------
[07/15 18:35:50     73s] (I)        0  Early Global Route kernel     100.00%  0.04 sec  0.03 sec 
[07/15 18:35:50     73s] (I)        1  Import and model               24.15%  0.01 sec  0.01 sec 
[07/15 18:35:50     73s] (I)        1  Global Routing                 16.45%  0.01 sec  0.01 sec 
[07/15 18:35:50     73s] (I)        1  Export                         12.12%  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)        1  Track Assignment (1T)           6.15%  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)        1  Export 3D cong map              1.47%  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)        1  Postprocess design              0.71%  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)        1  Extract Global 3D Wires         0.04%  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)        2  Net group 1                    14.54%  0.01 sec  0.00 sec 
[07/15 18:35:50     73s] (I)        2  Create route DB                13.38%  0.00 sec  0.01 sec 
[07/15 18:35:50     73s] (I)        2  Report wirelength               6.40%  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)        2  Create place DB                 5.97%  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)        2  Track Assignment Kernel         5.13%  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)        2  Update net boxes                3.45%  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)        2  Create route kernel             3.26%  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)        2  Export DB wires                 1.14%  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)        2  Export 2D cong map              0.23%  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)        2  Initialization                  0.17%  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)        2  Others data preparation         0.08%  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)        2  Update timing                   0.01%  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)        2  Read aux data                   0.01%  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)        2  Free Memory                     0.01%  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)        3  Import route data (1T)         11.15%  0.00 sec  0.01 sec 
[07/15 18:35:50     73s] (I)        3  Import place data               5.70%  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)        3  Generate topology               3.61%  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)        3  Phase 1a                        1.46%  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)        3  Layer assignment (1T)           1.41%  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)        3  Phase 1g                        1.41%  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)        3  Phase 1h                        1.41%  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)        3  Export all nets                 0.47%  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)        3  Phase 1e                        0.41%  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)        3  Phase 1b                        0.26%  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)        3  Set wire vias                   0.09%  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)        3  Phase 1d                        0.04%  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)        3  Phase 1c                        0.04%  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)        3  Phase 1f                        0.04%  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)        4  Read nets                       3.60%  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)        4  Model blockage capacity         2.57%  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)        4  Read blockages ( Layer 2-6 )    2.57%  0.00 sec  0.01 sec 
[07/15 18:35:50     73s] (I)        4  Post Routing                    2.17%  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)        4  Read instances and placement    1.66%  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)        4  Pattern routing (1T)            0.97%  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)        4  Read prerouted                  0.68%  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)        4  Initialize 3D grid graph        0.21%  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)        4  Move terms for access (1T)      0.20%  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)        4  Read unlegalized nets           0.12%  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)        4  Read blackboxes                 0.03%  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)        4  Set up via pillars              0.01%  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)        4  Route legalization              0.01%  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)        5  Initialize 3D capacity          1.98%  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)        5  Read instance blockages         0.40%  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)        5  Read PG blockages               0.13%  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)        5  Read clock blockages            0.04%  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)        5  Read other blockages            0.04%  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)        5  Read halo blockages             0.02%  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)        5  Read routing blockages          0.01%  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)        5  Read boundary cut boxes         0.01%  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[07/15 18:35:50     73s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[07/15 18:35:50     73s]         Early Global Route - eGR only step done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/15 18:35:50     73s]       Routing using eGR only done.
[07/15 18:35:50     73s] Net route status summary:
[07/15 18:35:50     73s]   Clock:        13 (unrouted=0, trialRouted=0, noStatus=0, routed=13, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[07/15 18:35:50     73s]   Non-clock:  1276 (unrouted=27, trialRouted=1249, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=27, (crossesIlmBoundary AND tooFewTerms=0)])
[07/15 18:35:50     73s] 
[07/15 18:35:50     73s] CCOPT: Done with clock implementation routing.
[07/15 18:35:50     73s] 
[07/15 18:35:50     73s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/15 18:35:50     73s]     Clock implementation routing done.
[07/15 18:35:50     73s]     Leaving CCOpt scope - extractRC...
[07/15 18:35:50     73s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[07/15 18:35:50     73s] Extraction called for design 'aska_dig' of instances=1228 and nets=1289 using extraction engine 'preRoute' .
[07/15 18:35:50     73s] PreRoute RC Extraction called for design aska_dig.
[07/15 18:35:50     73s] RC Extraction called in multi-corner(2) mode.
[07/15 18:35:50     73s] RCMode: PreRoute
[07/15 18:35:50     73s]       RC Corner Indexes            0       1   
[07/15 18:35:50     73s] Capacitance Scaling Factor   : 1.00000 1.00000 
[07/15 18:35:50     73s] Resistance Scaling Factor    : 1.00000 1.00000 
[07/15 18:35:50     73s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[07/15 18:35:50     73s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[07/15 18:35:50     73s] Shrink Factor                : 1.00000
[07/15 18:35:50     73s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/15 18:35:50     73s] Using capacitance table file ...
[07/15 18:35:50     73s] 
[07/15 18:35:50     73s] Trim Metal Layers:
[07/15 18:35:50     73s] LayerId::1 widthSet size::4
[07/15 18:35:50     73s] LayerId::2 widthSet size::4
[07/15 18:35:50     73s] LayerId::3 widthSet size::4
[07/15 18:35:50     73s] LayerId::4 widthSet size::4
[07/15 18:35:50     73s] LayerId::5 widthSet size::4
[07/15 18:35:50     73s] LayerId::6 widthSet size::2
[07/15 18:35:50     73s] Updating RC grid for preRoute extraction ...
[07/15 18:35:50     73s] eee: pegSigSF::1.070000
[07/15 18:35:50     73s] Initializing multi-corner capacitance tables ... 
[07/15 18:35:50     73s] Initializing multi-corner resistance tables ...
[07/15 18:35:50     73s] eee: l::1 avDens::0.108776 usedTrk::522.126518 availTrk::4800.000000 sigTrk::522.126518
[07/15 18:35:50     73s] eee: l::2 avDens::0.140610 usedTrk::629.934528 availTrk::4480.000000 sigTrk::629.934528
[07/15 18:35:50     73s] eee: l::3 avDens::0.163236 usedTrk::613.768756 availTrk::3760.000000 sigTrk::613.768756
[07/15 18:35:50     73s] eee: l::4 avDens::0.011770 usedTrk::31.073884 availTrk::2640.000000 sigTrk::31.073884
[07/15 18:35:50     73s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:35:50     73s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:35:50     73s] {RT max_rc 0 3 3 0}
[07/15 18:35:50     73s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.000000 newSi=0.001600 wHLS=0.000000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/15 18:35:50     73s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2030.676M)
[07/15 18:35:50     73s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[07/15 18:35:50     73s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:35:50     73s]     Leaving CCOpt scope - Initializing placement interface...
[07/15 18:35:50     73s] OPERPROF: Starting DPlace-Init at level 1, MEM:2030.7M, EPOCH TIME: 1721082950.068633
[07/15 18:35:50     73s] Processing tracks to init pin-track alignment.
[07/15 18:35:50     73s] z: 2, totalTracks: 1
[07/15 18:35:50     73s] z: 4, totalTracks: 1
[07/15 18:35:50     73s] z: 6, totalTracks: 1
[07/15 18:35:50     73s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:35:50     73s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2030.7M, EPOCH TIME: 1721082950.069974
[07/15 18:35:50     73s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:50     73s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:50     73s] 
[07/15 18:35:50     73s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:35:50     73s] OPERPROF:     Starting CMU at level 3, MEM:2030.7M, EPOCH TIME: 1721082950.079618
[07/15 18:35:50     73s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2030.7M, EPOCH TIME: 1721082950.079848
[07/15 18:35:50     73s] 
[07/15 18:35:50     73s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 18:35:50     73s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2030.7M, EPOCH TIME: 1721082950.080013
[07/15 18:35:50     73s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2030.7M, EPOCH TIME: 1721082950.080057
[07/15 18:35:50     73s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2030.7M, EPOCH TIME: 1721082950.080182
[07/15 18:35:50     73s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2030.7MB).
[07/15 18:35:50     73s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.012, MEM:2030.7M, EPOCH TIME: 1721082950.080357
[07/15 18:35:50     73s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:35:50     73s]     Legalizer reserving space for clock trees
[07/15 18:35:50     73s]     Calling post conditioning for eGRPC...
[07/15 18:35:50     73s]       eGRPC...
[07/15 18:35:50     73s]         eGRPC active optimizations:
[07/15 18:35:50     73s]          - Move Down
[07/15 18:35:50     73s]          - Downsizing before DRV sizing
[07/15 18:35:50     73s]          - DRV fixing with sizing
[07/15 18:35:50     73s]          - Move to fanout
[07/15 18:35:50     73s]          - Cloning
[07/15 18:35:50     73s]         
[07/15 18:35:50     73s]         Currently running CTS, using active skew data
[07/15 18:35:50     73s]         Reset bufferability constraints...
[07/15 18:35:50     73s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[07/15 18:35:50     73s]         Clock tree timing engine global stage delay update for slow_corner:setup.late...
[07/15 18:35:50     73s] End AAE Lib Interpolated Model. (MEM=2030.68 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:35:50     73s]         Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:35:50     73s]         Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:35:50     73s]         Clock DAG stats eGRPC initial state:
[07/15 18:35:50     73s]           cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 18:35:50     73s]           sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:35:50     73s]           misc counts      : r=2, pp=0
[07/15 18:35:50     73s]           cell areas       : b=250.880um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=250.880um^2
[07/15 18:35:50     73s]           cell capacitance : b=0.108pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.108pF
[07/15 18:35:50     73s]           sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:35:50     73s]           wire capacitance : top=0.000pF, trunk=0.235pF, leaf=0.648pF, total=0.883pF
[07/15 18:35:50     73s]           wire lengths     : top=0.000um, trunk=1640.980um, leaf=3686.190um, total=5327.170um
[07/15 18:35:50     73s]           hp wire lengths  : top=0.000um, trunk=1132.880um, leaf=1451.800um, total=2584.680um
[07/15 18:35:50     73s]         Clock DAG net violations eGRPC initial state: none
[07/15 18:35:50     73s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[07/15 18:35:50     73s]           Trunk : target=0.622ns count=8 avg=0.269ns sd=0.162ns min=0.056ns max=0.453ns {5 <= 0.373ns, 3 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:35:50     73s]           Leaf  : target=0.622ns count=5 avg=0.510ns sd=0.063ns min=0.475ns max=0.622ns {0 <= 0.373ns, 4 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 1 <= 0.622ns}
[07/15 18:35:50     73s]         Clock DAG library cell distribution eGRPC initial state {count}:
[07/15 18:35:50     73s]            Bufs: BUJI3VX8: 3 BUJI3VX6: 2 BUJI3VX2: 1 BUJI3VX1: 5 
[07/15 18:35:50     73s]         Clock DAG hash eGRPC initial state: 6757873613891663491 9340013017576829999
[07/15 18:35:50     73s]         CTS services accumulated run-time stats eGRPC initial state:
[07/15 18:35:50     73s]           delay calculator: calls=9524, total_wall_time=0.405s, mean_wall_time=0.043ms
[07/15 18:35:50     73s]           legalizer: calls=1302, total_wall_time=0.021s, mean_wall_time=0.016ms
[07/15 18:35:50     73s]           steiner router: calls=8447, total_wall_time=0.140s, mean_wall_time=0.017ms
[07/15 18:35:50     73s]         Primary reporting skew groups eGRPC initial state:
[07/15 18:35:50     73s]           skew_group CLK/functional_mode: insertion delay [min=1.805, max=1.866, avg=1.836, sd=0.016], skew [0.061 vs 0.286], 100% {1.805, 1.866} (wid=0.060 ws=0.046) (gid=1.825 gs=0.036)
[07/15 18:35:50     73s]               min path sink: spi1_conf0_reg[13]/C
[07/15 18:35:50     73s]               max path sink: spi1_ele2_reg[5]/C
[07/15 18:35:50     73s]         Skew group summary eGRPC initial state:
[07/15 18:35:50     73s]           skew_group CLK/functional_mode: insertion delay [min=1.805, max=1.866, avg=1.836, sd=0.016], skew [0.061 vs 0.286], 100% {1.805, 1.866} (wid=0.060 ws=0.046) (gid=1.825 gs=0.036)
[07/15 18:35:50     73s]           skew_group SPI_CLK/functional_mode: insertion delay [min=1.738, max=1.775, avg=1.763, sd=0.013], skew [0.037 vs 0.286], 100% {1.738, 1.775} (wid=0.052 ws=0.037) (gid=1.723 gs=0.000)
[07/15 18:35:50     73s]         eGRPC Moving buffers...
[07/15 18:35:50     73s]           Clock DAG hash before 'eGRPC Moving buffers': 6757873613891663491 9340013017576829999
[07/15 18:35:50     73s]           CTS services accumulated run-time stats before 'eGRPC Moving buffers':
[07/15 18:35:50     73s]             delay calculator: calls=9524, total_wall_time=0.405s, mean_wall_time=0.043ms
[07/15 18:35:50     73s]             legalizer: calls=1302, total_wall_time=0.021s, mean_wall_time=0.016ms
[07/15 18:35:50     73s]             steiner router: calls=8447, total_wall_time=0.140s, mean_wall_time=0.017ms
[07/15 18:35:50     73s]           Violation analysis...
[07/15 18:35:50     73s]           Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:35:50     73s]           Clock DAG stats after 'eGRPC Moving buffers':
[07/15 18:35:50     73s]             cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 18:35:50     73s]             sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:35:50     73s]             misc counts      : r=2, pp=0
[07/15 18:35:50     73s]             cell areas       : b=250.880um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=250.880um^2
[07/15 18:35:50     73s]             cell capacitance : b=0.108pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.108pF
[07/15 18:35:50     73s]             sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:35:50     73s]             wire capacitance : top=0.000pF, trunk=0.235pF, leaf=0.648pF, total=0.883pF
[07/15 18:35:50     73s]             wire lengths     : top=0.000um, trunk=1640.980um, leaf=3686.190um, total=5327.170um
[07/15 18:35:50     73s]             hp wire lengths  : top=0.000um, trunk=1132.880um, leaf=1451.800um, total=2584.680um
[07/15 18:35:50     73s]           Clock DAG net violations after 'eGRPC Moving buffers': none
[07/15 18:35:50     73s]           Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
[07/15 18:35:50     73s]             Trunk : target=0.622ns count=8 avg=0.269ns sd=0.162ns min=0.056ns max=0.453ns {5 <= 0.373ns, 3 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:35:50     73s]             Leaf  : target=0.622ns count=5 avg=0.510ns sd=0.063ns min=0.475ns max=0.622ns {0 <= 0.373ns, 4 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 1 <= 0.622ns}
[07/15 18:35:50     73s]           Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
[07/15 18:35:50     73s]              Bufs: BUJI3VX8: 3 BUJI3VX6: 2 BUJI3VX2: 1 BUJI3VX1: 5 
[07/15 18:35:50     73s]           Clock DAG hash after 'eGRPC Moving buffers': 6757873613891663491 9340013017576829999
[07/15 18:35:50     73s]           CTS services accumulated run-time stats after 'eGRPC Moving buffers':
[07/15 18:35:50     73s]             delay calculator: calls=9524, total_wall_time=0.405s, mean_wall_time=0.043ms
[07/15 18:35:50     73s]             legalizer: calls=1302, total_wall_time=0.021s, mean_wall_time=0.016ms
[07/15 18:35:50     73s]             steiner router: calls=8447, total_wall_time=0.140s, mean_wall_time=0.017ms
[07/15 18:35:50     73s]           Primary reporting skew groups after 'eGRPC Moving buffers':
[07/15 18:35:50     73s]             skew_group CLK/functional_mode: insertion delay [min=1.805, max=1.866], skew [0.061 vs 0.286]
[07/15 18:35:50     73s]                 min path sink: spi1_conf0_reg[13]/C
[07/15 18:35:50     73s]                 max path sink: spi1_ele2_reg[5]/C
[07/15 18:35:50     73s]           Skew group summary after 'eGRPC Moving buffers':
[07/15 18:35:50     73s]             skew_group CLK/functional_mode: insertion delay [min=1.805, max=1.866], skew [0.061 vs 0.286]
[07/15 18:35:50     73s]             skew_group SPI_CLK/functional_mode: insertion delay [min=1.738, max=1.775], skew [0.037 vs 0.286]
[07/15 18:35:50     73s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:35:50     73s]         eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:35:50     73s]         eGRPC Initial Pass of Downsizing Clock Tree cells...
[07/15 18:35:50     73s]           Clock DAG hash before 'eGRPC Initial Pass of Downsizing Clock Tree cells': 6757873613891663491 9340013017576829999
[07/15 18:35:50     73s]           CTS services accumulated run-time stats before 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[07/15 18:35:50     73s]             delay calculator: calls=9524, total_wall_time=0.405s, mean_wall_time=0.043ms
[07/15 18:35:50     73s]             legalizer: calls=1302, total_wall_time=0.021s, mean_wall_time=0.016ms
[07/15 18:35:50     73s]             steiner router: calls=8447, total_wall_time=0.140s, mean_wall_time=0.017ms
[07/15 18:35:50     73s]           Artificially removing long paths...
[07/15 18:35:50     73s]             Clock DAG hash before 'Artificially removing long paths': 6757873613891663491 9340013017576829999
[07/15 18:35:50     73s]             CTS services accumulated run-time stats before 'Artificially removing long paths':
[07/15 18:35:50     73s]               delay calculator: calls=9524, total_wall_time=0.405s, mean_wall_time=0.043ms
[07/15 18:35:50     73s]               legalizer: calls=1302, total_wall_time=0.021s, mean_wall_time=0.016ms
[07/15 18:35:50     73s]               steiner router: calls=8447, total_wall_time=0.140s, mean_wall_time=0.017ms
[07/15 18:35:50     73s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:35:50     73s]           Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:35:50     73s]           Modifying slew-target multiplier from 1 to 0.9
[07/15 18:35:50     73s]           Downsizing prefiltering...
[07/15 18:35:50     73s]           Downsizing prefiltering done.
[07/15 18:35:50     73s]           Downsizing: ...20% ...40% ...60% ...80% ...100% 
[07/15 18:35:50     73s]           DoDownSizing Summary : numSized = 0, numUnchanged = 8, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 1, numSkippedDueToCloseToSkewTarget = 4
[07/15 18:35:50     73s]           CCOpt-eGRPC Downsizing: considered: 8, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 1, attempted: 7, unsuccessful: 0, sized: 0
[07/15 18:35:50     73s]           Reverting slew-target multiplier from 0.9 to 1
[07/15 18:35:50     73s]           Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[07/15 18:35:50     73s]             cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 18:35:50     73s]             sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:35:50     73s]             misc counts      : r=2, pp=0
[07/15 18:35:50     73s]             cell areas       : b=250.880um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=250.880um^2
[07/15 18:35:50     73s]             cell capacitance : b=0.108pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.108pF
[07/15 18:35:50     73s]             sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:35:50     73s]             wire capacitance : top=0.000pF, trunk=0.235pF, leaf=0.648pF, total=0.883pF
[07/15 18:35:50     73s]             wire lengths     : top=0.000um, trunk=1640.980um, leaf=3686.190um, total=5327.170um
[07/15 18:35:50     73s]             hp wire lengths  : top=0.000um, trunk=1132.880um, leaf=1451.800um, total=2584.680um
[07/15 18:35:50     73s]           Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells': none
[07/15 18:35:50     73s]           Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[07/15 18:35:50     73s]             Trunk : target=0.622ns count=8 avg=0.269ns sd=0.162ns min=0.056ns max=0.453ns {5 <= 0.373ns, 3 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:35:50     73s]             Leaf  : target=0.622ns count=5 avg=0.510ns sd=0.063ns min=0.475ns max=0.622ns {0 <= 0.373ns, 4 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 1 <= 0.622ns}
[07/15 18:35:50     73s]           Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
[07/15 18:35:50     73s]              Bufs: BUJI3VX8: 3 BUJI3VX6: 2 BUJI3VX2: 1 BUJI3VX1: 5 
[07/15 18:35:50     73s]           Clock DAG hash after 'eGRPC Initial Pass of Downsizing Clock Tree cells': 6757873613891663491 9340013017576829999
[07/15 18:35:50     73s]           CTS services accumulated run-time stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[07/15 18:35:50     73s]             delay calculator: calls=9647, total_wall_time=0.407s, mean_wall_time=0.042ms
[07/15 18:35:50     73s]             legalizer: calls=1309, total_wall_time=0.021s, mean_wall_time=0.016ms
[07/15 18:35:50     73s]             steiner router: calls=8559, total_wall_time=0.140s, mean_wall_time=0.016ms
[07/15 18:35:50     73s]           Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[07/15 18:35:50     73s]             skew_group CLK/functional_mode: insertion delay [min=1.805, max=1.866], skew [0.061 vs 0.286]
[07/15 18:35:50     73s]                 min path sink: spi1_conf0_reg[13]/C
[07/15 18:35:50     73s]                 max path sink: spi1_ele2_reg[5]/C
[07/15 18:35:50     73s]           Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[07/15 18:35:50     73s]             skew_group CLK/functional_mode: insertion delay [min=1.805, max=1.866], skew [0.061 vs 0.286]
[07/15 18:35:50     73s]             skew_group SPI_CLK/functional_mode: insertion delay [min=1.738, max=1.775], skew [0.037 vs 0.286]
[07/15 18:35:50     73s]           Legalizer API calls during this step: 7 succeeded with high effort: 7 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:35:50     73s]         eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:35:50     73s]         eGRPC Fixing DRVs...
[07/15 18:35:50     73s]           Clock DAG hash before 'eGRPC Fixing DRVs': 6757873613891663491 9340013017576829999
[07/15 18:35:50     73s]           CTS services accumulated run-time stats before 'eGRPC Fixing DRVs':
[07/15 18:35:50     73s]             delay calculator: calls=9647, total_wall_time=0.407s, mean_wall_time=0.042ms
[07/15 18:35:50     73s]             legalizer: calls=1309, total_wall_time=0.021s, mean_wall_time=0.016ms
[07/15 18:35:50     73s]             steiner router: calls=8559, total_wall_time=0.140s, mean_wall_time=0.016ms
[07/15 18:35:50     73s]           Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[07/15 18:35:50     73s]           CCOpt-eGRPC: considered: 13, tested: 13, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[07/15 18:35:50     73s]           
[07/15 18:35:50     73s]           Statistics: Fix DRVs (cell sizing):
[07/15 18:35:50     73s]           ===================================
[07/15 18:35:50     73s]           
[07/15 18:35:50     73s]           Cell changes by Net Type:
[07/15 18:35:50     73s]           
[07/15 18:35:50     73s]           -------------------------------------------------------------------------------------------------
[07/15 18:35:50     73s]           Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[07/15 18:35:50     73s]           -------------------------------------------------------------------------------------------------
[07/15 18:35:50     73s]           top                0            0           0            0                    0                0
[07/15 18:35:50     73s]           trunk              0            0           0            0                    0                0
[07/15 18:35:50     73s]           leaf               0            0           0            0                    0                0
[07/15 18:35:50     73s]           -------------------------------------------------------------------------------------------------
[07/15 18:35:50     73s]           Total              0            0           0            0                    0                0
[07/15 18:35:50     73s]           -------------------------------------------------------------------------------------------------
[07/15 18:35:50     73s]           
[07/15 18:35:50     73s]           Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[07/15 18:35:50     73s]           Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[07/15 18:35:50     73s]           
[07/15 18:35:50     73s]           Clock DAG stats after 'eGRPC Fixing DRVs':
[07/15 18:35:50     73s]             cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 18:35:50     73s]             sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:35:50     73s]             misc counts      : r=2, pp=0
[07/15 18:35:50     73s]             cell areas       : b=250.880um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=250.880um^2
[07/15 18:35:50     73s]             cell capacitance : b=0.108pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.108pF
[07/15 18:35:50     73s]             sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:35:50     73s]             wire capacitance : top=0.000pF, trunk=0.235pF, leaf=0.648pF, total=0.883pF
[07/15 18:35:50     73s]             wire lengths     : top=0.000um, trunk=1640.980um, leaf=3686.190um, total=5327.170um
[07/15 18:35:50     73s]             hp wire lengths  : top=0.000um, trunk=1132.880um, leaf=1451.800um, total=2584.680um
[07/15 18:35:50     73s]           Clock DAG net violations after 'eGRPC Fixing DRVs': none
[07/15 18:35:50     73s]           Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
[07/15 18:35:50     73s]             Trunk : target=0.622ns count=8 avg=0.269ns sd=0.162ns min=0.056ns max=0.453ns {5 <= 0.373ns, 3 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:35:50     73s]             Leaf  : target=0.622ns count=5 avg=0.510ns sd=0.063ns min=0.475ns max=0.622ns {0 <= 0.373ns, 4 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 1 <= 0.622ns}
[07/15 18:35:50     73s]           Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
[07/15 18:35:50     73s]              Bufs: BUJI3VX8: 3 BUJI3VX6: 2 BUJI3VX2: 1 BUJI3VX1: 5 
[07/15 18:35:50     73s]           Clock DAG hash after 'eGRPC Fixing DRVs': 6757873613891663491 9340013017576829999
[07/15 18:35:50     73s]           CTS services accumulated run-time stats after 'eGRPC Fixing DRVs':
[07/15 18:35:50     73s]             delay calculator: calls=9647, total_wall_time=0.407s, mean_wall_time=0.042ms
[07/15 18:35:50     73s]             legalizer: calls=1309, total_wall_time=0.021s, mean_wall_time=0.016ms
[07/15 18:35:50     73s]             steiner router: calls=8559, total_wall_time=0.140s, mean_wall_time=0.016ms
[07/15 18:35:50     73s]           Primary reporting skew groups after 'eGRPC Fixing DRVs':
[07/15 18:35:50     73s]             skew_group CLK/functional_mode: insertion delay [min=1.805, max=1.866], skew [0.061 vs 0.286]
[07/15 18:35:50     73s]                 min path sink: spi1_conf0_reg[13]/C
[07/15 18:35:50     73s]                 max path sink: spi1_ele2_reg[5]/C
[07/15 18:35:50     73s]           Skew group summary after 'eGRPC Fixing DRVs':
[07/15 18:35:50     73s]             skew_group CLK/functional_mode: insertion delay [min=1.805, max=1.866], skew [0.061 vs 0.286]
[07/15 18:35:50     73s]             skew_group SPI_CLK/functional_mode: insertion delay [min=1.738, max=1.775], skew [0.037 vs 0.286]
[07/15 18:35:50     73s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:35:50     73s]         eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:35:50     73s]         
[07/15 18:35:50     73s]         Slew Diagnostics: After DRV fixing
[07/15 18:35:50     73s]         ==================================
[07/15 18:35:50     73s]         
[07/15 18:35:50     73s]         Global Causes:
[07/15 18:35:50     73s]         
[07/15 18:35:50     73s]         -------------------------------------
[07/15 18:35:50     73s]         Cause
[07/15 18:35:50     73s]         -------------------------------------
[07/15 18:35:50     73s]         DRV fixing with buffering is disabled
[07/15 18:35:50     73s]         -------------------------------------
[07/15 18:35:50     73s]         
[07/15 18:35:50     73s]         Top 5 overslews:
[07/15 18:35:50     73s]         
[07/15 18:35:50     73s]         ---------------------------------
[07/15 18:35:50     73s]         Overslew    Causes    Driving Pin
[07/15 18:35:50     73s]         ---------------------------------
[07/15 18:35:50     73s]           (empty table)
[07/15 18:35:50     73s]         ---------------------------------
[07/15 18:35:50     73s]         
[07/15 18:35:50     73s]         Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[07/15 18:35:50     73s]         
[07/15 18:35:50     73s]         -------------------
[07/15 18:35:50     73s]         Cause    Occurences
[07/15 18:35:50     73s]         -------------------
[07/15 18:35:50     73s]           (empty table)
[07/15 18:35:50     73s]         -------------------
[07/15 18:35:50     73s]         
[07/15 18:35:50     73s]         Violation diagnostics counts from the 0 nodes that have violations:
[07/15 18:35:50     73s]         
[07/15 18:35:50     73s]         -------------------
[07/15 18:35:50     73s]         Cause    Occurences
[07/15 18:35:50     73s]         -------------------
[07/15 18:35:50     73s]           (empty table)
[07/15 18:35:50     73s]         -------------------
[07/15 18:35:50     73s]         
[07/15 18:35:50     73s]         Reconnecting optimized routes...
[07/15 18:35:50     73s]         Reset timing graph...
[07/15 18:35:50     73s] Ignoring AAE DB Resetting ...
[07/15 18:35:50     73s]         Reset timing graph done.
[07/15 18:35:50     73s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:35:50     73s]         Violation analysis...
[07/15 18:35:50     73s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:35:50     73s]         Clock instances to consider for cloning: 0
[07/15 18:35:50     73s]         Reset timing graph...
[07/15 18:35:50     73s] Ignoring AAE DB Resetting ...
[07/15 18:35:50     73s]         Reset timing graph done.
[07/15 18:35:50     73s]         Set dirty flag on 0 instances, 0 nets
[07/15 18:35:50     73s]         Clock DAG stats before routing clock trees:
[07/15 18:35:50     73s]           cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 18:35:50     73s]           sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:35:50     73s]           misc counts      : r=2, pp=0
[07/15 18:35:50     73s]           cell areas       : b=250.880um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=250.880um^2
[07/15 18:35:50     73s]           cell capacitance : b=0.108pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.108pF
[07/15 18:35:50     73s]           sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:35:50     73s]           wire capacitance : top=0.000pF, trunk=0.235pF, leaf=0.648pF, total=0.883pF
[07/15 18:35:50     73s]           wire lengths     : top=0.000um, trunk=1640.980um, leaf=3686.190um, total=5327.170um
[07/15 18:35:50     73s]           hp wire lengths  : top=0.000um, trunk=1132.880um, leaf=1451.800um, total=2584.680um
[07/15 18:35:50     73s]         Clock DAG net violations before routing clock trees: none
[07/15 18:35:50     73s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[07/15 18:35:50     73s]           Trunk : target=0.622ns count=8 avg=0.269ns sd=0.162ns min=0.056ns max=0.453ns {5 <= 0.373ns, 3 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:35:50     73s]           Leaf  : target=0.622ns count=5 avg=0.510ns sd=0.063ns min=0.475ns max=0.622ns {0 <= 0.373ns, 4 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 1 <= 0.622ns}
[07/15 18:35:50     73s]         Clock DAG library cell distribution before routing clock trees {count}:
[07/15 18:35:50     73s]            Bufs: BUJI3VX8: 3 BUJI3VX6: 2 BUJI3VX2: 1 BUJI3VX1: 5 
[07/15 18:35:50     73s]         Clock DAG hash before routing clock trees: 6757873613891663491 9340013017576829999
[07/15 18:35:50     73s]         CTS services accumulated run-time stats before routing clock trees:
[07/15 18:35:50     73s]           delay calculator: calls=9647, total_wall_time=0.407s, mean_wall_time=0.042ms
[07/15 18:35:50     73s]           legalizer: calls=1309, total_wall_time=0.021s, mean_wall_time=0.016ms
[07/15 18:35:50     73s]           steiner router: calls=8559, total_wall_time=0.140s, mean_wall_time=0.016ms
[07/15 18:35:50     73s]         Primary reporting skew groups before routing clock trees:
[07/15 18:35:50     73s]           skew_group CLK/functional_mode: insertion delay [min=1.805, max=1.866, avg=1.836, sd=0.016], skew [0.061 vs 0.286], 100% {1.805, 1.866} (wid=0.060 ws=0.046) (gid=1.825 gs=0.036)
[07/15 18:35:50     73s]               min path sink: spi1_conf0_reg[13]/C
[07/15 18:35:50     73s]               max path sink: spi1_ele2_reg[5]/C
[07/15 18:35:50     73s]         Skew group summary before routing clock trees:
[07/15 18:35:50     73s]           skew_group CLK/functional_mode: insertion delay [min=1.805, max=1.866, avg=1.836, sd=0.016], skew [0.061 vs 0.286], 100% {1.805, 1.866} (wid=0.060 ws=0.046) (gid=1.825 gs=0.036)
[07/15 18:35:50     73s]           skew_group SPI_CLK/functional_mode: insertion delay [min=1.738, max=1.775, avg=1.763, sd=0.013], skew [0.037 vs 0.286], 100% {1.738, 1.775} (wid=0.052 ws=0.037) (gid=1.723 gs=0.000)
[07/15 18:35:50     73s]       eGRPC done.
[07/15 18:35:50     73s]     Calling post conditioning for eGRPC done.
[07/15 18:35:50     73s]   eGR Post Conditioning loop iteration 0 done.
[07/15 18:35:50     73s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[07/15 18:35:50     73s]   Leaving CCOpt scope - Cleaning up placement interface...
[07/15 18:35:50     73s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2068.8M, EPOCH TIME: 1721082950.139227
[07/15 18:35:50     73s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:50     73s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:50     73s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:50     73s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:50     73s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.004, MEM:2030.8M, EPOCH TIME: 1721082950.142824
[07/15 18:35:50     73s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:35:50     73s]   Leaving CCOpt scope - ClockRefiner...
[07/15 18:35:50     73s]   Assigned high priority to 0 instances.
[07/15 18:35:50     73s]   Soft fixed 11 clock instances.
[07/15 18:35:50     73s]   Performing Single Pass Refine Place.
[07/15 18:35:50     73s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[07/15 18:35:50     73s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2030.8M, EPOCH TIME: 1721082950.144078
[07/15 18:35:50     73s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2030.8M, EPOCH TIME: 1721082950.144179
[07/15 18:35:50     73s] Processing tracks to init pin-track alignment.
[07/15 18:35:50     73s] z: 2, totalTracks: 1
[07/15 18:35:50     73s] z: 4, totalTracks: 1
[07/15 18:35:50     73s] z: 6, totalTracks: 1
[07/15 18:35:50     73s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:35:50     73s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2030.8M, EPOCH TIME: 1721082950.145404
[07/15 18:35:50     73s] Info: 11 insts are soft-fixed.
[07/15 18:35:50     73s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:50     73s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:50     73s] 
[07/15 18:35:50     73s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:35:50     73s] OPERPROF:       Starting CMU at level 4, MEM:2030.8M, EPOCH TIME: 1721082950.155109
[07/15 18:35:50     73s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2030.8M, EPOCH TIME: 1721082950.155333
[07/15 18:35:50     73s] 
[07/15 18:35:50     73s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 18:35:50     73s] Info: 11 insts are soft-fixed.
[07/15 18:35:50     73s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.010, MEM:2030.8M, EPOCH TIME: 1721082950.155541
[07/15 18:35:50     73s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2030.8M, EPOCH TIME: 1721082950.155585
[07/15 18:35:50     73s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2030.8M, EPOCH TIME: 1721082950.155713
[07/15 18:35:50     73s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2030.8MB).
[07/15 18:35:50     73s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.012, MEM:2030.8M, EPOCH TIME: 1721082950.155884
[07/15 18:35:50     73s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.012, MEM:2030.8M, EPOCH TIME: 1721082950.155923
[07/15 18:35:50     73s] TDRefine: refinePlace mode is spiral
[07/15 18:35:50     73s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.31913.7
[07/15 18:35:50     73s] OPERPROF: Starting RefinePlace at level 1, MEM:2030.8M, EPOCH TIME: 1721082950.155978
[07/15 18:35:50     73s] *** Starting refinePlace (0:01:14 mem=2030.8M) ***
[07/15 18:35:50     73s] Total net bbox length = 4.447e+04 (2.450e+04 1.997e+04) (ext = 5.038e+03)
[07/15 18:35:50     73s] 
[07/15 18:35:50     73s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:35:50     73s] Info: 11 insts are soft-fixed.
[07/15 18:35:50     73s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 18:35:50     73s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 18:35:50     73s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 18:35:50     73s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:35:50     73s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:35:50     73s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2030.8M, EPOCH TIME: 1721082950.157538
[07/15 18:35:50     73s] Starting refinePlace ...
[07/15 18:35:50     73s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:35:50     73s] One DDP V2 for no tweak run.
[07/15 18:35:50     73s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:35:50     73s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2030.8M, EPOCH TIME: 1721082950.159481
[07/15 18:35:50     73s] DDP initSite1 nrRow 45 nrJob 45
[07/15 18:35:50     73s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2030.8M, EPOCH TIME: 1721082950.159540
[07/15 18:35:50     73s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2030.8M, EPOCH TIME: 1721082950.159680
[07/15 18:35:50     73s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2030.8M, EPOCH TIME: 1721082950.159742
[07/15 18:35:50     73s] DDP markSite nrRow 45 nrJob 45
[07/15 18:35:50     73s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:2030.8M, EPOCH TIME: 1721082950.159903
[07/15 18:35:50     73s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.000, MEM:2030.8M, EPOCH TIME: 1721082950.159966
[07/15 18:35:50     73s]   Spread Effort: high, standalone mode, useDDP on.
[07/15 18:35:50     73s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2030.8MB) @(0:01:14 - 0:01:14).
[07/15 18:35:50     73s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 18:35:50     73s] wireLenOptFixPriorityInst 368 inst fixed
[07/15 18:35:50     73s] 
[07/15 18:35:50     73s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[07/15 18:35:50     73s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f5ae257aec0.
[07/15 18:35:50     73s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[07/15 18:35:50     73s] Move report: legalization moves 18 insts, mean move: 4.98 um, max move: 13.44 um spiral
[07/15 18:35:50     73s] 	Max move on inst (g16730__2346): (199.36, 199.36) --> (185.92, 199.36)
[07/15 18:35:50     73s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[07/15 18:35:50     73s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/15 18:35:50     73s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2017.9MB) @(0:01:14 - 0:01:14).
[07/15 18:35:50     73s] Move report: Detail placement moves 18 insts, mean move: 4.98 um, max move: 13.44 um 
[07/15 18:35:50     73s] 	Max move on inst (g16730__2346): (199.36, 199.36) --> (185.92, 199.36)
[07/15 18:35:50     73s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2017.9MB
[07/15 18:35:50     73s] Statistics of distance of Instance movement in refine placement:
[07/15 18:35:50     73s]   maximum (X+Y) =        13.44 um
[07/15 18:35:50     73s]   inst (g16730__2346) with max move: (199.36, 199.36) -> (185.92, 199.36)
[07/15 18:35:50     73s]   mean    (X+Y) =         4.98 um
[07/15 18:35:50     73s] Summary Report:
[07/15 18:35:50     73s] Instances move: 18 (out of 1228 movable)
[07/15 18:35:50     73s] Instances flipped: 0
[07/15 18:35:50     73s] Mean displacement: 4.98 um
[07/15 18:35:50     73s] Max displacement: 13.44 um (Instance: g16730__2346) (199.36, 199.36) -> (185.92, 199.36)
[07/15 18:35:50     73s] 	Length: 9 sites, height: 1 rows, site name: core_ji3v, cell type: AO22JI3VX1
[07/15 18:35:50     73s] Total instances moved : 18
[07/15 18:35:50     73s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.030, REAL:0.023, MEM:2017.9M, EPOCH TIME: 1721082950.180948
[07/15 18:35:50     73s] Total net bbox length = 4.451e+04 (2.453e+04 1.998e+04) (ext = 5.038e+03)
[07/15 18:35:50     73s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2017.9MB
[07/15 18:35:50     73s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2017.9MB) @(0:01:14 - 0:01:14).
[07/15 18:35:50     73s] *** Finished refinePlace (0:01:14 mem=2017.9M) ***
[07/15 18:35:50     73s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.31913.7
[07/15 18:35:50     73s] OPERPROF: Finished RefinePlace at level 1, CPU:0.030, REAL:0.025, MEM:2017.9M, EPOCH TIME: 1721082950.181357
[07/15 18:35:50     73s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2017.9M, EPOCH TIME: 1721082950.181416
[07/15 18:35:50     73s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1228).
[07/15 18:35:50     73s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:50     73s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:50     73s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:50     73s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.002, MEM:2014.9M, EPOCH TIME: 1721082950.183568
[07/15 18:35:50     73s]   ClockRefiner summary
[07/15 18:35:50     73s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 379).
[07/15 18:35:50     73s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 11).
[07/15 18:35:50     73s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 368).
[07/15 18:35:50     73s]   Restoring pStatusCts on 11 clock instances.
[07/15 18:35:50     73s]   Revert refine place priority changes on 0 instances.
[07/15 18:35:50     73s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:35:50     73s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:00.2 real=0:00:00.2)
[07/15 18:35:50     73s]   CCOpt::Phase::Routing...
[07/15 18:35:50     73s]   Clock implementation routing...
[07/15 18:35:50     73s]     Leaving CCOpt scope - Routing Tools...
[07/15 18:35:50     73s] Net route status summary:
[07/15 18:35:50     73s]   Clock:        13 (unrouted=0, trialRouted=0, noStatus=0, routed=13, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[07/15 18:35:50     73s]   Non-clock:  1276 (unrouted=27, trialRouted=1249, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=27, (crossesIlmBoundary AND tooFewTerms=0)])
[07/15 18:35:50     73s]     Routing using eGR in eGR->NR Step...
[07/15 18:35:50     73s]       Early Global Route - eGR->Nr High Frequency step...
[07/15 18:35:50     73s] (ccopt eGR): There are 13 nets to be routed. 0 nets have skip routing designation.
[07/15 18:35:50     73s] (ccopt eGR): There are 13 nets for routing of which 13 have one or more fixed wires.
[07/15 18:35:50     73s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[07/15 18:35:50     73s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[07/15 18:35:50     73s] (ccopt eGR): Start to route 13 all nets
[07/15 18:35:50     73s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2014.88 MB )
[07/15 18:35:50     73s] (I)      ============================ Layers =============================
[07/15 18:35:50     73s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:35:50     73s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[07/15 18:35:50     73s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:35:50     73s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[07/15 18:35:50     73s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[07/15 18:35:50     73s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[07/15 18:35:50     73s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[07/15 18:35:50     73s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[07/15 18:35:50     73s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[07/15 18:35:50     73s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[07/15 18:35:50     73s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[07/15 18:35:50     73s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[07/15 18:35:50     73s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[07/15 18:35:50     73s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[07/15 18:35:50     73s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[07/15 18:35:50     73s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:35:50     73s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[07/15 18:35:50     73s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[07/15 18:35:50     73s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[07/15 18:35:50     73s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[07/15 18:35:50     73s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[07/15 18:35:50     73s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[07/15 18:35:50     73s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[07/15 18:35:50     73s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[07/15 18:35:50     73s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[07/15 18:35:50     73s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[07/15 18:35:50     73s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[07/15 18:35:50     73s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[07/15 18:35:50     73s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[07/15 18:35:50     73s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[07/15 18:35:50     73s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[07/15 18:35:50     73s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[07/15 18:35:50     73s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[07/15 18:35:50     73s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[07/15 18:35:50     73s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[07/15 18:35:50     73s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[07/15 18:35:50     73s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[07/15 18:35:50     73s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[07/15 18:35:50     73s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[07/15 18:35:50     73s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[07/15 18:35:50     73s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[07/15 18:35:50     73s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[07/15 18:35:50     73s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[07/15 18:35:50     73s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[07/15 18:35:50     73s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[07/15 18:35:50     73s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[07/15 18:35:50     73s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[07/15 18:35:50     73s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[07/15 18:35:50     73s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[07/15 18:35:50     73s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[07/15 18:35:50     73s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[07/15 18:35:50     73s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[07/15 18:35:50     73s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[07/15 18:35:50     73s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[07/15 18:35:50     73s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[07/15 18:35:50     73s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[07/15 18:35:50     73s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[07/15 18:35:50     73s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[07/15 18:35:50     73s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[07/15 18:35:50     73s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[07/15 18:35:50     73s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[07/15 18:35:50     73s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[07/15 18:35:50     73s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[07/15 18:35:50     73s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[07/15 18:35:50     73s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[07/15 18:35:50     73s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[07/15 18:35:50     73s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[07/15 18:35:50     73s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[07/15 18:35:50     73s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[07/15 18:35:50     73s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[07/15 18:35:50     73s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[07/15 18:35:50     73s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[07/15 18:35:50     73s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[07/15 18:35:50     73s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[07/15 18:35:50     73s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[07/15 18:35:50     73s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[07/15 18:35:50     73s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[07/15 18:35:50     73s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[07/15 18:35:50     73s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[07/15 18:35:50     73s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[07/15 18:35:50     73s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[07/15 18:35:50     73s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[07/15 18:35:50     73s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[07/15 18:35:50     73s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[07/15 18:35:50     73s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[07/15 18:35:50     73s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[07/15 18:35:50     73s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[07/15 18:35:50     73s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[07/15 18:35:50     73s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[07/15 18:35:50     73s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[07/15 18:35:50     73s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[07/15 18:35:50     73s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[07/15 18:35:50     73s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[07/15 18:35:50     73s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[07/15 18:35:50     73s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[07/15 18:35:50     73s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[07/15 18:35:50     73s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[07/15 18:35:50     73s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[07/15 18:35:50     73s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[07/15 18:35:50     73s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[07/15 18:35:50     73s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[07/15 18:35:50     73s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[07/15 18:35:50     73s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[07/15 18:35:50     73s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[07/15 18:35:50     73s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[07/15 18:35:50     73s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[07/15 18:35:50     73s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[07/15 18:35:50     73s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[07/15 18:35:50     73s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[07/15 18:35:50     73s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[07/15 18:35:50     73s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[07/15 18:35:50     73s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[07/15 18:35:50     73s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[07/15 18:35:50     73s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[07/15 18:35:50     73s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[07/15 18:35:50     73s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[07/15 18:35:50     73s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[07/15 18:35:50     73s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[07/15 18:35:50     73s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[07/15 18:35:50     73s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[07/15 18:35:50     73s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[07/15 18:35:50     73s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[07/15 18:35:50     73s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[07/15 18:35:50     73s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[07/15 18:35:50     73s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[07/15 18:35:50     73s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[07/15 18:35:50     73s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[07/15 18:35:50     73s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[07/15 18:35:50     73s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[07/15 18:35:50     73s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[07/15 18:35:50     73s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[07/15 18:35:50     73s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[07/15 18:35:50     73s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[07/15 18:35:50     73s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[07/15 18:35:50     73s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[07/15 18:35:50     73s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[07/15 18:35:50     73s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[07/15 18:35:50     73s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[07/15 18:35:50     73s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[07/15 18:35:50     73s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[07/15 18:35:50     73s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[07/15 18:35:50     73s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[07/15 18:35:50     73s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[07/15 18:35:50     73s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[07/15 18:35:50     73s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[07/15 18:35:50     73s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[07/15 18:35:50     73s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[07/15 18:35:50     73s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[07/15 18:35:50     73s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[07/15 18:35:50     73s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[07/15 18:35:50     73s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[07/15 18:35:50     73s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[07/15 18:35:50     73s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[07/15 18:35:50     73s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[07/15 18:35:50     73s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[07/15 18:35:50     73s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[07/15 18:35:50     73s] (I)      | 203 | 203 |                Group |     other |        |       |
[07/15 18:35:50     73s] (I)      | 204 | 204 |                  Row |     other |        |       |
[07/15 18:35:50     73s] (I)      | 205 | 205 |               marker |     other |        |       |
[07/15 18:35:50     73s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[07/15 18:35:50     73s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[07/15 18:35:50     73s] (I)      | 208 | 208 |                unset |     other |        |       |
[07/15 18:35:50     73s] (I)      | 209 | 209 |              unknown |     other |        |       |
[07/15 18:35:50     73s] (I)      | 210 | 210 |               supply |     other |        |       |
[07/15 18:35:50     73s] (I)      | 211 | 211 |                spike |     other |        |       |
[07/15 18:35:50     73s] (I)      | 212 | 212 |               resist |     other |        |       |
[07/15 18:35:50     73s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[07/15 18:35:50     73s] (I)      | 214 | 214 |                drive |     other |        |       |
[07/15 18:35:50     73s] (I)      | 215 | 215 |               select |     other |        |       |
[07/15 18:35:50     73s] (I)      | 216 | 216 |               hilite |     other |        |       |
[07/15 18:35:50     73s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[07/15 18:35:50     73s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[07/15 18:35:50     73s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[07/15 18:35:50     73s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[07/15 18:35:50     73s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[07/15 18:35:50     73s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[07/15 18:35:50     73s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[07/15 18:35:50     73s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[07/15 18:35:50     73s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[07/15 18:35:50     73s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[07/15 18:35:50     73s] (I)      | 227 | 227 |              stretch |     other |        |       |
[07/15 18:35:50     73s] (I)      | 228 | 228 |                 snap |     other |        |       |
[07/15 18:35:50     73s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[07/15 18:35:50     73s] (I)      | 230 | 230 |                 axis |     other |        |       |
[07/15 18:35:50     73s] (I)      | 231 | 231 |                  pin |     other |        |       |
[07/15 18:35:50     73s] (I)      | 232 | 232 |                 wire |     other |        |       |
[07/15 18:35:50     73s] (I)      | 233 | 233 |               device |     other |        |       |
[07/15 18:35:50     73s] (I)      | 234 | 234 |               border |     other |        |       |
[07/15 18:35:50     73s] (I)      | 235 | 235 |                 text |     other |        |       |
[07/15 18:35:50     73s] (I)      | 236 | 236 |            softFence |     other |        |       |
[07/15 18:35:50     73s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[07/15 18:35:50     73s] (I)      | 238 | 238 |                align |     other |        |       |
[07/15 18:35:50     73s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[07/15 18:35:50     73s] (I)      | 240 | 240 |             instance |     other |        |       |
[07/15 18:35:50     73s] (I)      | 241 | 241 |             annotate |     other |        |       |
[07/15 18:35:50     73s] (I)      | 242 | 242 |                 grid |     other |        |       |
[07/15 18:35:50     73s] (I)      | 243 | 243 |           background |     other |        |       |
[07/15 18:35:50     73s] (I)      | 244 | 244 |            substrate |     other |        |       |
[07/15 18:35:50     73s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[07/15 18:35:50     73s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[07/15 18:35:50     73s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[07/15 18:35:50     73s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[07/15 18:35:50     73s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[07/15 18:35:50     73s] (I)      | 250 | 250 |                drill |     other |        |       |
[07/15 18:35:50     73s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[07/15 18:35:50     73s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[07/15 18:35:50     73s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[07/15 18:35:50     73s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:35:50     73s] (I)      Started Import and model ( Curr Mem: 2014.88 MB )
[07/15 18:35:50     73s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:35:50     73s] (I)      == Non-default Options ==
[07/15 18:35:50     73s] (I)      Clean congestion better                            : true
[07/15 18:35:50     73s] (I)      Estimate vias on DPT layer                         : true
[07/15 18:35:50     73s] (I)      Clean congestion layer assignment rounds           : 3
[07/15 18:35:50     73s] (I)      Layer constraints as soft constraints              : true
[07/15 18:35:50     73s] (I)      Soft top layer                                     : true
[07/15 18:35:50     73s] (I)      Skip prospective layer relax nets                  : true
[07/15 18:35:50     73s] (I)      Better NDR handling                                : true
[07/15 18:35:50     73s] (I)      Improved NDR modeling in LA                        : true
[07/15 18:35:50     73s] (I)      Routing cost fix for NDR handling                  : true
[07/15 18:35:50     73s] (I)      Block tracks for preroutes                         : true
[07/15 18:35:50     73s] (I)      Assign IRoute by net group key                     : true
[07/15 18:35:50     73s] (I)      Block unroutable channels                          : true
[07/15 18:35:50     73s] (I)      Block unroutable channels 3D                       : true
[07/15 18:35:50     73s] (I)      Bound layer relaxed segment wl                     : true
[07/15 18:35:50     73s] (I)      Blocked pin reach length threshold                 : 2
[07/15 18:35:50     73s] (I)      Check blockage within NDR space in TA              : true
[07/15 18:35:50     73s] (I)      Skip must join for term with via pillar            : true
[07/15 18:35:50     73s] (I)      Model find APA for IO pin                          : true
[07/15 18:35:50     73s] (I)      On pin location for off pin term                   : true
[07/15 18:35:50     73s] (I)      Handle EOL spacing                                 : true
[07/15 18:35:50     73s] (I)      Merge PG vias by gap                               : true
[07/15 18:35:50     73s] (I)      Maximum routing layer                              : 6
[07/15 18:35:50     73s] (I)      Route selected nets only                           : true
[07/15 18:35:50     73s] (I)      Refine MST                                         : true
[07/15 18:35:50     73s] (I)      Honor PRL                                          : true
[07/15 18:35:50     73s] (I)      Strong congestion aware                            : true
[07/15 18:35:50     73s] (I)      Improved initial location for IRoutes              : true
[07/15 18:35:50     73s] (I)      Multi panel TA                                     : true
[07/15 18:35:50     73s] (I)      Penalize wire overlap                              : true
[07/15 18:35:50     73s] (I)      Expand small instance blockage                     : true
[07/15 18:35:50     73s] (I)      Reduce via in TA                                   : true
[07/15 18:35:50     73s] (I)      SS-aware routing                                   : true
[07/15 18:35:50     73s] (I)      Improve tree edge sharing                          : true
[07/15 18:35:50     73s] (I)      Improve 2D via estimation                          : true
[07/15 18:35:50     73s] (I)      Refine Steiner tree                                : true
[07/15 18:35:50     73s] (I)      Build spine tree                                   : true
[07/15 18:35:50     73s] (I)      Model pass through capacity                        : true
[07/15 18:35:50     73s] (I)      Extend blockages by a half GCell                   : true
[07/15 18:35:50     73s] (I)      Consider pin shapes                                : true
[07/15 18:35:50     73s] (I)      Consider pin shapes for all nodes                  : true
[07/15 18:35:50     73s] (I)      Consider NR APA                                    : true
[07/15 18:35:50     73s] (I)      Consider IO pin shape                              : true
[07/15 18:35:50     73s] (I)      Fix pin connection bug                             : true
[07/15 18:35:50     73s] (I)      Consider layer RC for local wires                  : true
[07/15 18:35:50     73s] (I)      Route to clock mesh pin                            : true
[07/15 18:35:50     73s] (I)      LA-aware pin escape length                         : 2
[07/15 18:35:50     73s] (I)      Connect multiple ports                             : true
[07/15 18:35:50     73s] (I)      Split for must join                                : true
[07/15 18:35:50     73s] (I)      Number of threads                                  : 1
[07/15 18:35:50     73s] (I)      Routing effort level                               : 10000
[07/15 18:35:50     73s] (I)      Prefer layer length threshold                      : 8
[07/15 18:35:50     73s] (I)      Overflow penalty cost                              : 10
[07/15 18:35:50     73s] (I)      A-star cost                                        : 0.300000
[07/15 18:35:50     73s] (I)      Misalignment cost                                  : 10.000000
[07/15 18:35:50     73s] (I)      Threshold for short IRoute                         : 6
[07/15 18:35:50     73s] (I)      Via cost during post routing                       : 1.000000
[07/15 18:35:50     73s] (I)      Layer congestion ratios                            : { { 1.0 } }
[07/15 18:35:50     73s] (I)      Source-to-sink ratio                               : 0.300000
[07/15 18:35:50     73s] (I)      Scenic ratio bound                                 : 3.000000
[07/15 18:35:50     73s] (I)      Segment layer relax scenic ratio                   : 1.250000
[07/15 18:35:50     73s] (I)      Source-sink aware LA ratio                         : 0.500000
[07/15 18:35:50     73s] (I)      PG-aware similar topology routing                  : true
[07/15 18:35:50     73s] (I)      Maze routing via cost fix                          : true
[07/15 18:35:50     73s] (I)      Apply PRL on PG terms                              : true
[07/15 18:35:50     73s] (I)      Apply PRL on obs objects                           : true
[07/15 18:35:50     73s] (I)      Handle range-type spacing rules                    : true
[07/15 18:35:50     73s] (I)      PG gap threshold multiplier                        : 10.000000
[07/15 18:35:50     73s] (I)      Parallel spacing query fix                         : true
[07/15 18:35:50     73s] (I)      Force source to root IR                            : true
[07/15 18:35:50     73s] (I)      Layer Weights                                      : L2:4 L3:2.5
[07/15 18:35:50     73s] (I)      Do not relax to DPT layer                          : true
[07/15 18:35:50     73s] (I)      No DPT in post routing                             : true
[07/15 18:35:50     73s] (I)      Modeling PG via merging fix                        : true
[07/15 18:35:50     73s] (I)      Shield aware TA                                    : true
[07/15 18:35:50     73s] (I)      Strong shield aware TA                             : true
[07/15 18:35:50     73s] (I)      Overflow calculation fix in LA                     : true
[07/15 18:35:50     73s] (I)      Post routing fix                                   : true
[07/15 18:35:50     73s] (I)      Strong post routing                                : true
[07/15 18:35:50     73s] (I)      NDR via pillar fix                                 : true
[07/15 18:35:50     73s] (I)      Violation on path threshold                        : 1
[07/15 18:35:50     73s] (I)      Pass through capacity modeling                     : true
[07/15 18:35:50     73s] (I)      Select the non-relaxed segments in post routing stage : true
[07/15 18:35:50     73s] (I)      Select term pin box for io pin                     : true
[07/15 18:35:50     73s] (I)      Penalize NDR sharing                               : true
[07/15 18:35:50     73s] (I)      Enable special modeling                            : false
[07/15 18:35:50     73s] (I)      Keep fixed segments                                : true
[07/15 18:35:50     73s] (I)      Reorder net groups by key                          : true
[07/15 18:35:50     73s] (I)      Increase net scenic ratio                          : true
[07/15 18:35:50     73s] (I)      Method to set GCell size                           : row
[07/15 18:35:50     73s] (I)      Connect multiple ports and must join fix           : true
[07/15 18:35:50     73s] (I)      Avoid high resistance layers                       : true
[07/15 18:35:50     73s] (I)      Model find APA for IO pin fix                      : true
[07/15 18:35:50     73s] (I)      Avoid connecting non-metal layers                  : true
[07/15 18:35:50     73s] (I)      Use track pitch for NDR                            : true
[07/15 18:35:50     73s] (I)      Enable layer relax to lower layer                  : true
[07/15 18:35:50     73s] (I)      Enable layer relax to upper layer                  : true
[07/15 18:35:50     73s] (I)      Top layer relaxation fix                           : true
[07/15 18:35:50     73s] (I)      Handle non-default track width                     : false
[07/15 18:35:50     73s] (I)      Counted 402 PG shapes. We will not process PG shapes layer by layer.
[07/15 18:35:50     73s] (I)      Use row-based GCell size
[07/15 18:35:50     73s] (I)      Use row-based GCell align
[07/15 18:35:50     73s] (I)      layer 0 area = 202000
[07/15 18:35:50     73s] (I)      layer 1 area = 202000
[07/15 18:35:50     73s] (I)      layer 2 area = 202000
[07/15 18:35:50     73s] (I)      layer 3 area = 202000
[07/15 18:35:50     73s] (I)      layer 4 area = 562000
[07/15 18:35:50     73s] (I)      layer 5 area = 10000000
[07/15 18:35:50     73s] (I)      GCell unit size   : 4480
[07/15 18:35:50     73s] (I)      GCell multiplier  : 1
[07/15 18:35:50     73s] (I)      GCell row height  : 4480
[07/15 18:35:50     73s] (I)      Actual row height : 4480
[07/15 18:35:50     73s] (I)      GCell align ref   : 20160 20160
[07/15 18:35:50     73s] [NR-eGR] Track table information for default rule: 
[07/15 18:35:50     73s] [NR-eGR] MET1 has single uniform track structure
[07/15 18:35:50     73s] [NR-eGR] MET2 has single uniform track structure
[07/15 18:35:50     73s] [NR-eGR] MET3 has single uniform track structure
[07/15 18:35:50     73s] [NR-eGR] MET4 has single uniform track structure
[07/15 18:35:50     73s] [NR-eGR] METTP has single uniform track structure
[07/15 18:35:50     73s] [NR-eGR] METTPL has single uniform track structure
[07/15 18:35:50     73s] (I)      ================= Default via ==================
[07/15 18:35:50     73s] (I)      +---+--------------------+---------------------+
[07/15 18:35:50     73s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut     |
[07/15 18:35:50     73s] (I)      +---+--------------------+---------------------+
[07/15 18:35:50     73s] (I)      | 1 |    2  VIA1_Y_so    |   32  VIA1_CV1_hd   |
[07/15 18:35:50     73s] (I)      | 2 |   38  VIA2_so      |   61  VIA2_CV1_so   |
[07/15 18:35:50     73s] (I)      | 3 |   74  VIA3_so      |   93  VIA3_CH2_so   |
[07/15 18:35:50     73s] (I)      | 4 |  117  VIATPne_Y_so |  132  VIATP_CH2s_so |
[07/15 18:35:50     73s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so  |
[07/15 18:35:50     73s] (I)      +---+--------------------+---------------------+
[07/15 18:35:50     73s] [NR-eGR] Read 10 PG shapes
[07/15 18:35:50     73s] [NR-eGR] Read 0 clock shapes
[07/15 18:35:50     73s] [NR-eGR] Read 0 other shapes
[07/15 18:35:50     73s] [NR-eGR] #Routing Blockages  : 0
[07/15 18:35:50     73s] [NR-eGR] #Instance Blockages : 0
[07/15 18:35:50     73s] [NR-eGR] #PG Blockages       : 10
[07/15 18:35:50     73s] [NR-eGR] #Halo Blockages     : 0
[07/15 18:35:50     73s] [NR-eGR] #Boundary Blockages : 0
[07/15 18:35:50     73s] [NR-eGR] #Clock Blockages    : 0
[07/15 18:35:50     73s] [NR-eGR] #Other Blockages    : 0
[07/15 18:35:50     73s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/15 18:35:50     73s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[07/15 18:35:50     73s] [NR-eGR] Read 1262 nets ( ignored 1249 )
[07/15 18:35:50     73s] [NR-eGR] Connected 0 must-join pins/ports
[07/15 18:35:50     73s] (I)      early_global_route_priority property id does not exist.
[07/15 18:35:50     73s] (I)      Read Num Blocks=250  Num Prerouted Wires=0  Num CS=0
[07/15 18:35:50     73s] (I)      Layer 1 (V) : #blockages 250 : #preroutes 0
[07/15 18:35:50     73s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[07/15 18:35:50     73s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[07/15 18:35:50     73s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 0
[07/15 18:35:50     73s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[07/15 18:35:50     73s] (I)      Moved 2 terms for better access 
[07/15 18:35:50     73s] (I)      Number of ignored nets                =      0
[07/15 18:35:50     73s] (I)      Number of connected nets              =      0
[07/15 18:35:50     73s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[07/15 18:35:50     73s] (I)      Number of clock nets                  =     13.  Ignored: No
[07/15 18:35:50     73s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/15 18:35:50     73s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/15 18:35:50     73s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/15 18:35:50     73s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/15 18:35:50     73s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/15 18:35:50     73s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/15 18:35:50     73s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/15 18:35:50     73s] [NR-eGR] There are 13 clock nets ( 0 with NDR ).
[07/15 18:35:50     73s] (I)      Ndr track 0 does not exist
[07/15 18:35:50     73s] (I)      ---------------------Grid Graph Info--------------------
[07/15 18:35:50     73s] (I)      Routing area        : (0, 0) - (445200, 241920)
[07/15 18:35:50     73s] (I)      Core area           : (20160, 20160) - (425040, 221760)
[07/15 18:35:50     73s] (I)      Site width          :   560  (dbu)
[07/15 18:35:50     73s] (I)      Row height          :  4480  (dbu)
[07/15 18:35:50     73s] (I)      GCell row height    :  4480  (dbu)
[07/15 18:35:50     73s] (I)      GCell width         :  4480  (dbu)
[07/15 18:35:50     73s] (I)      GCell height        :  4480  (dbu)
[07/15 18:35:50     73s] (I)      Grid                :    99    54     6
[07/15 18:35:50     73s] (I)      Layer numbers       :     1     2     3     4     5     6
[07/15 18:35:50     73s] (I)      Vertical capacity   :     0  4480     0  4480     0  4480
[07/15 18:35:50     73s] (I)      Horizontal capacity :     0     0  4480     0  4480     0
[07/15 18:35:50     73s] (I)      Default wire width  :   230   280   280   280   440  3000
[07/15 18:35:50     73s] (I)      Default wire space  :   230   280   280   280   460  2500
[07/15 18:35:50     73s] (I)      Default wire pitch  :   460   560   560   560   900  5500
[07/15 18:35:50     73s] (I)      Default pitch size  :   460   560   560   560  1120  5600
[07/15 18:35:50     73s] (I)      First track coord   :   280   280   280   280  1400  6160
[07/15 18:35:50     73s] (I)      Num tracks per GCell:  9.74  8.00  8.00  8.00  4.00  0.80
[07/15 18:35:50     73s] (I)      Total num of tracks :   432   795   432   795   215    79
[07/15 18:35:50     73s] (I)      Num of masks        :     1     1     1     1     1     1
[07/15 18:35:50     73s] (I)      Num of trim masks   :     0     0     0     0     0     0
[07/15 18:35:50     73s] (I)      --------------------------------------------------------
[07/15 18:35:50     73s] 
[07/15 18:35:50     73s] [NR-eGR] ============ Routing rule table ============
[07/15 18:35:50     73s] [NR-eGR] Rule id: 0  Nets: 13
[07/15 18:35:50     73s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[07/15 18:35:50     73s] (I)                    Layer    2    3    4     5     6 
[07/15 18:35:50     73s] (I)                    Pitch  560  560  560  1120  5600 
[07/15 18:35:50     73s] (I)             #Used tracks    1    1    1     1     1 
[07/15 18:35:50     73s] (I)       #Fully used tracks    1    1    1     1     1 
[07/15 18:35:50     73s] [NR-eGR] ========================================
[07/15 18:35:50     73s] [NR-eGR] 
[07/15 18:35:50     73s] (I)      =============== Blocked Tracks ===============
[07/15 18:35:50     73s] (I)      +-------+---------+----------+---------------+
[07/15 18:35:50     73s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/15 18:35:50     73s] (I)      +-------+---------+----------+---------------+
[07/15 18:35:50     73s] (I)      |     1 |       0 |        0 |         0.00% |
[07/15 18:35:50     73s] (I)      |     2 |   42930 |     6090 |        14.19% |
[07/15 18:35:50     73s] (I)      |     3 |   42768 |        0 |         0.00% |
[07/15 18:35:50     73s] (I)      |     4 |   42930 |        0 |         0.00% |
[07/15 18:35:50     73s] (I)      |     5 |   21285 |        0 |         0.00% |
[07/15 18:35:50     73s] (I)      |     6 |    4266 |        0 |         0.00% |
[07/15 18:35:50     73s] (I)      +-------+---------+----------+---------------+
[07/15 18:35:50     73s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2014.88 MB )
[07/15 18:35:50     73s] (I)      Reset routing kernel
[07/15 18:35:50     73s] (I)      Started Global Routing ( Curr Mem: 2014.88 MB )
[07/15 18:35:50     73s] (I)      totalPins=392  totalGlobalPin=392 (100.00%)
[07/15 18:35:50     73s] (I)      total 2D Cap : 122538 = (42768 H, 79770 V)
[07/15 18:35:50     73s] [NR-eGR] Layer group 1: route 13 net(s) in layer range [2, 4]
[07/15 18:35:50     73s] (I)      
[07/15 18:35:50     73s] (I)      ============  Phase 1a Route ============
[07/15 18:35:50     73s] (I)      Usage: 1152 = (506 H, 646 V) = (1.18% H, 0.81% V) = (2.267e+03um H, 2.894e+03um V)
[07/15 18:35:50     73s] (I)      
[07/15 18:35:50     73s] (I)      ============  Phase 1b Route ============
[07/15 18:35:50     73s] (I)      Usage: 1152 = (506 H, 646 V) = (1.18% H, 0.81% V) = (2.267e+03um H, 2.894e+03um V)
[07/15 18:35:50     73s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.160960e+03um
[07/15 18:35:50     73s] (I)      
[07/15 18:35:50     73s] (I)      ============  Phase 1c Route ============
[07/15 18:35:50     73s] (I)      Usage: 1152 = (506 H, 646 V) = (1.18% H, 0.81% V) = (2.267e+03um H, 2.894e+03um V)
[07/15 18:35:50     73s] (I)      
[07/15 18:35:50     73s] (I)      ============  Phase 1d Route ============
[07/15 18:35:50     73s] (I)      Usage: 1152 = (506 H, 646 V) = (1.18% H, 0.81% V) = (2.267e+03um H, 2.894e+03um V)
[07/15 18:35:50     73s] (I)      
[07/15 18:35:50     73s] (I)      ============  Phase 1e Route ============
[07/15 18:35:50     73s] (I)      Usage: 1152 = (506 H, 646 V) = (1.18% H, 0.81% V) = (2.267e+03um H, 2.894e+03um V)
[07/15 18:35:50     73s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.160960e+03um
[07/15 18:35:50     73s] (I)      
[07/15 18:35:50     73s] (I)      ============  Phase 1f Route ============
[07/15 18:35:50     73s] (I)      Usage: 1152 = (506 H, 646 V) = (1.18% H, 0.81% V) = (2.267e+03um H, 2.894e+03um V)
[07/15 18:35:50     73s] (I)      
[07/15 18:35:50     73s] (I)      ============  Phase 1g Route ============
[07/15 18:35:50     73s] (I)      Usage: 1152 = (505 H, 647 V) = (1.18% H, 0.81% V) = (2.262e+03um H, 2.899e+03um V)
[07/15 18:35:50     73s] (I)      #Nets         : 13
[07/15 18:35:50     73s] (I)      #Relaxed nets : 0
[07/15 18:35:50     73s] (I)      Wire length   : 1152
[07/15 18:35:50     73s] (I)      
[07/15 18:35:50     73s] (I)      ============  Phase 1h Route ============
[07/15 18:35:50     73s] (I)      Usage: 1152 = (505 H, 647 V) = (1.18% H, 0.81% V) = (2.262e+03um H, 2.899e+03um V)
[07/15 18:35:50     73s] (I)      
[07/15 18:35:50     73s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/15 18:35:50     73s] [NR-eGR]                        OverCon            
[07/15 18:35:50     73s] [NR-eGR]                         #Gcell     %Gcell
[07/15 18:35:50     73s] [NR-eGR]        Layer             (1-0)    OverCon
[07/15 18:35:50     73s] [NR-eGR] ----------------------------------------------
[07/15 18:35:50     73s] [NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[07/15 18:35:50     73s] [NR-eGR]    MET2 ( 2)         0( 0.00%)   ( 0.00%) 
[07/15 18:35:50     73s] [NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[07/15 18:35:50     73s] [NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[07/15 18:35:50     73s] [NR-eGR]   METTP ( 5)         0( 0.00%)   ( 0.00%) 
[07/15 18:35:50     73s] [NR-eGR]  METTPL ( 6)         0( 0.00%)   ( 0.00%) 
[07/15 18:35:50     73s] [NR-eGR] ----------------------------------------------
[07/15 18:35:50     73s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[07/15 18:35:50     73s] [NR-eGR] 
[07/15 18:35:50     73s] (I)      Finished Global Routing ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2022.89 MB )
[07/15 18:35:50     73s] (I)      total 2D Cap : 148089 = (64053 H, 84036 V)
[07/15 18:35:50     73s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/15 18:35:50     73s] (I)      ============= Track Assignment ============
[07/15 18:35:50     73s] (I)      Started Track Assignment (1T) ( Curr Mem: 2022.89 MB )
[07/15 18:35:50     73s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[07/15 18:35:50     73s] (I)      Run Multi-thread track assignment
[07/15 18:35:50     73s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2022.89 MB )
[07/15 18:35:50     73s] (I)      Started Export ( Curr Mem: 2022.89 MB )
[07/15 18:35:50     73s] [NR-eGR]                 Length (um)   Vias 
[07/15 18:35:50     73s] [NR-eGR] -----------------------------------
[07/15 18:35:50     73s] [NR-eGR]  MET1    (1H)             0   4802 
[07/15 18:35:50     73s] [NR-eGR]  MET2    (2V)         25596   6982 
[07/15 18:35:50     73s] [NR-eGR]  MET3    (3H)         27474     61 
[07/15 18:35:50     73s] [NR-eGR]  MET4    (4V)          1339      0 
[07/15 18:35:50     73s] [NR-eGR]  METTP   (5H)             0      0 
[07/15 18:35:50     73s] [NR-eGR]  METTPL  (6V)             0      0 
[07/15 18:35:50     73s] [NR-eGR] -----------------------------------
[07/15 18:35:50     73s] [NR-eGR]          Total        54409  11845 
[07/15 18:35:50     73s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:35:50     73s] [NR-eGR] Total half perimeter of net bounding box: 44512um
[07/15 18:35:50     73s] [NR-eGR] Total length: 54409um, number of vias: 11845
[07/15 18:35:50     73s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:35:50     73s] [NR-eGR] Total eGR-routed clock nets wire length: 5327um, number of vias: 913
[07/15 18:35:50     73s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:35:50     73s] [NR-eGR] Report for selected net(s) only.
[07/15 18:35:50     73s] [NR-eGR]                 Length (um)  Vias 
[07/15 18:35:50     73s] [NR-eGR] ----------------------------------
[07/15 18:35:50     73s] [NR-eGR]  MET1    (1H)             0   390 
[07/15 18:35:50     73s] [NR-eGR]  MET2    (2V)          1625   462 
[07/15 18:35:50     73s] [NR-eGR]  MET3    (3H)          2363    61 
[07/15 18:35:50     73s] [NR-eGR]  MET4    (4V)          1339     0 
[07/15 18:35:50     73s] [NR-eGR]  METTP   (5H)             0     0 
[07/15 18:35:50     73s] [NR-eGR]  METTPL  (6V)             0     0 
[07/15 18:35:50     73s] [NR-eGR] ----------------------------------
[07/15 18:35:50     73s] [NR-eGR]          Total         5327   913 
[07/15 18:35:50     73s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:35:50     73s] [NR-eGR] Total half perimeter of net bounding box: 3067um
[07/15 18:35:50     73s] [NR-eGR] Total length: 5327um, number of vias: 913
[07/15 18:35:50     73s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:35:50     73s] [NR-eGR] Total routed clock nets wire length: 5327um, number of vias: 913
[07/15 18:35:50     73s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:35:50     73s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2022.89 MB )
[07/15 18:35:50     73s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 2022.89 MB )
[07/15 18:35:50     73s] (I)      ===================================== Runtime Summary =====================================
[07/15 18:35:50     73s] (I)       Step                                        %       Start      Finish      Real       CPU 
[07/15 18:35:50     73s] (I)      -------------------------------------------------------------------------------------------
[07/15 18:35:50     73s] (I)       Early Global Route kernel             100.00%  653.49 sec  653.53 sec  0.04 sec  0.03 sec 
[07/15 18:35:50     73s] (I)       +-Import and model                     24.12%  653.51 sec  653.52 sec  0.01 sec  0.01 sec 
[07/15 18:35:50     73s] (I)       | +-Create place DB                     5.82%  653.51 sec  653.51 sec  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)       | | +-Import place data                 5.51%  653.51 sec  653.51 sec  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)       | | | +-Read instances and placement    1.55%  653.51 sec  653.51 sec  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)       | | | +-Read nets                       3.38%  653.51 sec  653.51 sec  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)       | +-Create route DB                    13.42%  653.51 sec  653.51 sec  0.00 sec  0.01 sec 
[07/15 18:35:50     73s] (I)       | | +-Import route data (1T)           11.22%  653.51 sec  653.51 sec  0.00 sec  0.01 sec 
[07/15 18:35:50     73s] (I)       | | | +-Read blockages ( Layer 2-6 )    2.59%  653.51 sec  653.51 sec  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)       | | | | +-Read routing blockages        0.01%  653.51 sec  653.51 sec  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)       | | | | +-Read instance blockages       0.39%  653.51 sec  653.51 sec  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)       | | | | +-Read PG blockages             0.13%  653.51 sec  653.51 sec  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)       | | | | +-Read clock blockages          0.04%  653.51 sec  653.51 sec  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)       | | | | +-Read other blockages          0.04%  653.51 sec  653.51 sec  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)       | | | | +-Read halo blockages           0.02%  653.51 sec  653.51 sec  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)       | | | | +-Read boundary cut boxes       0.01%  653.51 sec  653.51 sec  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)       | | | +-Read blackboxes                 0.03%  653.51 sec  653.51 sec  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)       | | | +-Read prerouted                  0.71%  653.51 sec  653.51 sec  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)       | | | +-Read unlegalized nets           0.12%  653.51 sec  653.51 sec  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)       | | | +-Read nets                       0.11%  653.51 sec  653.51 sec  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)       | | | +-Set up via pillars              0.01%  653.51 sec  653.51 sec  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)       | | | +-Initialize 3D grid graph        0.21%  653.51 sec  653.51 sec  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)       | | | +-Model blockage capacity         2.56%  653.51 sec  653.51 sec  0.00 sec  0.01 sec 
[07/15 18:35:50     73s] (I)       | | | | +-Initialize 3D capacity        2.00%  653.51 sec  653.51 sec  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)       | | | +-Move terms for access (1T)      0.19%  653.51 sec  653.51 sec  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)       | +-Read aux data                       0.01%  653.51 sec  653.51 sec  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)       | +-Others data preparation             0.08%  653.51 sec  653.51 sec  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)       | +-Create route kernel                 3.27%  653.51 sec  653.52 sec  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)       +-Global Routing                       17.23%  653.52 sec  653.52 sec  0.01 sec  0.00 sec 
[07/15 18:35:50     73s] (I)       | +-Initialization                      0.12%  653.52 sec  653.52 sec  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)       | +-Net group 1                        15.39%  653.52 sec  653.52 sec  0.01 sec  0.00 sec 
[07/15 18:35:50     73s] (I)       | | +-Generate topology                 3.69%  653.52 sec  653.52 sec  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)       | | +-Phase 1a                          1.46%  653.52 sec  653.52 sec  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)       | | | +-Pattern routing (1T)            0.97%  653.52 sec  653.52 sec  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)       | | +-Phase 1b                          0.25%  653.52 sec  653.52 sec  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)       | | +-Phase 1c                          0.04%  653.52 sec  653.52 sec  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)       | | +-Phase 1d                          0.04%  653.52 sec  653.52 sec  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)       | | +-Phase 1e                          0.36%  653.52 sec  653.52 sec  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)       | | | +-Route legalization              0.01%  653.52 sec  653.52 sec  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)       | | +-Phase 1f                          0.04%  653.52 sec  653.52 sec  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)       | | +-Phase 1g                          1.37%  653.52 sec  653.52 sec  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)       | | | +-Post Routing                    1.06%  653.52 sec  653.52 sec  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)       | | +-Phase 1h                          1.49%  653.52 sec  653.52 sec  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)       | | | +-Post Routing                    1.16%  653.52 sec  653.52 sec  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)       | | +-Layer assignment (1T)             2.25%  653.52 sec  653.52 sec  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)       +-Export 3D cong map                    1.53%  653.52 sec  653.52 sec  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)       | +-Export 2D cong map                  0.24%  653.52 sec  653.52 sec  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)       +-Extract Global 3D Wires               0.04%  653.52 sec  653.52 sec  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)       +-Track Assignment (1T)                 5.86%  653.52 sec  653.53 sec  0.00 sec  0.01 sec 
[07/15 18:35:50     73s] (I)       | +-Initialization                      0.04%  653.52 sec  653.52 sec  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)       | +-Track Assignment Kernel             4.95%  653.52 sec  653.53 sec  0.00 sec  0.01 sec 
[07/15 18:35:50     73s] (I)       | +-Free Memory                         0.01%  653.53 sec  653.53 sec  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)       +-Export                               11.93%  653.53 sec  653.53 sec  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)       | +-Export DB wires                     1.08%  653.53 sec  653.53 sec  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)       | | +-Export all nets                   0.46%  653.53 sec  653.53 sec  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)       | | +-Set wire vias                     0.09%  653.53 sec  653.53 sec  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)       | +-Report wirelength                   6.26%  653.53 sec  653.53 sec  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)       | +-Update net boxes                    3.46%  653.53 sec  653.53 sec  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)       | +-Update timing                       0.01%  653.53 sec  653.53 sec  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)       +-Postprocess design                    0.62%  653.53 sec  653.53 sec  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)      ==================== Summary by functions =====================
[07/15 18:35:50     73s] (I)       Lv  Step                                %      Real       CPU 
[07/15 18:35:50     73s] (I)      ---------------------------------------------------------------
[07/15 18:35:50     73s] (I)        0  Early Global Route kernel     100.00%  0.04 sec  0.03 sec 
[07/15 18:35:50     73s] (I)        1  Import and model               24.12%  0.01 sec  0.01 sec 
[07/15 18:35:50     73s] (I)        1  Global Routing                 17.23%  0.01 sec  0.00 sec 
[07/15 18:35:50     73s] (I)        1  Export                         11.93%  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)        1  Track Assignment (1T)           5.86%  0.00 sec  0.01 sec 
[07/15 18:35:50     73s] (I)        1  Export 3D cong map              1.53%  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)        1  Postprocess design              0.62%  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)        1  Extract Global 3D Wires         0.04%  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)        2  Net group 1                    15.39%  0.01 sec  0.00 sec 
[07/15 18:35:50     73s] (I)        2  Create route DB                13.42%  0.00 sec  0.01 sec 
[07/15 18:35:50     73s] (I)        2  Report wirelength               6.26%  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)        2  Create place DB                 5.82%  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)        2  Track Assignment Kernel         4.95%  0.00 sec  0.01 sec 
[07/15 18:35:50     73s] (I)        2  Update net boxes                3.46%  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)        2  Create route kernel             3.27%  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)        2  Export DB wires                 1.08%  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)        2  Export 2D cong map              0.24%  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)        2  Initialization                  0.16%  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)        2  Others data preparation         0.08%  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)        2  Update timing                   0.01%  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)        2  Read aux data                   0.01%  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)        2  Free Memory                     0.01%  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)        3  Import route data (1T)         11.22%  0.00 sec  0.01 sec 
[07/15 18:35:50     73s] (I)        3  Import place data               5.51%  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)        3  Generate topology               3.69%  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)        3  Layer assignment (1T)           2.25%  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)        3  Phase 1h                        1.49%  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)        3  Phase 1a                        1.46%  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)        3  Phase 1g                        1.37%  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)        3  Export all nets                 0.46%  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)        3  Phase 1e                        0.36%  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)        3  Phase 1b                        0.25%  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)        3  Set wire vias                   0.09%  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)        3  Phase 1f                        0.04%  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)        3  Phase 1c                        0.04%  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)        3  Phase 1d                        0.04%  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)        4  Read nets                       3.50%  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)        4  Read blockages ( Layer 2-6 )    2.59%  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)        4  Model blockage capacity         2.56%  0.00 sec  0.01 sec 
[07/15 18:35:50     73s] (I)        4  Post Routing                    2.22%  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)        4  Read instances and placement    1.55%  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)        4  Pattern routing (1T)            0.97%  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)        4  Read prerouted                  0.71%  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)        4  Initialize 3D grid graph        0.21%  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)        4  Move terms for access (1T)      0.19%  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)        4  Read unlegalized nets           0.12%  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)        4  Read blackboxes                 0.03%  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)        4  Set up via pillars              0.01%  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)        4  Route legalization              0.01%  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)        5  Initialize 3D capacity          2.00%  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)        5  Read instance blockages         0.39%  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)        5  Read PG blockages               0.13%  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)        5  Read clock blockages            0.04%  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)        5  Read other blockages            0.04%  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)        5  Read halo blockages             0.02%  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)        5  Read routing blockages          0.01%  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] (I)        5  Read boundary cut boxes         0.01%  0.00 sec  0.00 sec 
[07/15 18:35:50     73s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[07/15 18:35:50     73s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[07/15 18:35:50     73s]       Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/15 18:35:50     73s]     Routing using eGR in eGR->NR Step done.
[07/15 18:35:50     73s]     Routing using NR in eGR->NR Step...
[07/15 18:35:50     73s] 
[07/15 18:35:50     73s] CCOPT: Preparing to route 13 clock nets with NanoRoute.
[07/15 18:35:50     73s]   All net are default rule.
[07/15 18:35:50     73s]   Preferred NanoRoute mode settings: Current
[07/15 18:35:50     73s] -droutePostRouteSpreadWire auto
[07/15 18:35:50     73s] -droutePostRouteWidenWireRule ""
[07/15 18:35:50     73s] -routeAntennaCellName ""
[07/15 18:35:50     73s] -routeInsertAntennaDiode false
[07/15 18:35:50     73s] -routeInsertDiodeForClockNets false
[07/15 18:35:50     73s] **WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[07/15 18:35:50     73s] **WARN: (EMS-27):	Message (IMPTCM-77) has exceeded the current message display limit of 1.
[07/15 18:35:50     73s] To increase the message display limit, refer to the product command reference manual.
[07/15 18:35:50     73s]       Clock detailed routing...
[07/15 18:35:50     73s]         NanoRoute...
[07/15 18:35:50     73s] % Begin globalDetailRoute (date=07/15 18:35:50, mem=1534.1M)
[07/15 18:35:50     73s] 
[07/15 18:35:50     73s] globalDetailRoute
[07/15 18:35:50     73s] 
[07/15 18:35:50     73s] #Start globalDetailRoute on Mon Jul 15 18:35:50 2024
[07/15 18:35:50     73s] #
[07/15 18:35:50     73s] ### Time Record (globalDetailRoute) is installed.
[07/15 18:35:50     73s] ### Time Record (Pre Callback) is installed.
[07/15 18:35:50     73s] ### Time Record (Pre Callback) is uninstalled.
[07/15 18:35:50     73s] ### Time Record (DB Import) is installed.
[07/15 18:35:50     73s] ### Time Record (Timing Data Generation) is installed.
[07/15 18:35:50     73s] ### Time Record (Timing Data Generation) is uninstalled.
[07/15 18:35:50     73s] ### Net info: total nets: 1289
[07/15 18:35:50     73s] ### Net info: dirty nets: 0
[07/15 18:35:50     73s] ### Net info: marked as disconnected nets: 0
[07/15 18:35:50     73s] #num needed restored net=0
[07/15 18:35:50     73s] #need_extraction net=0 (total=1289)
[07/15 18:35:50     73s] ### Net info: fully routed nets: 13
[07/15 18:35:50     73s] ### Net info: trivial (< 2 pins) nets: 27
[07/15 18:35:50     73s] ### Net info: unrouted nets: 1249
[07/15 18:35:50     73s] ### Net info: re-extraction nets: 0
[07/15 18:35:50     73s] ### Net info: selected nets: 13
[07/15 18:35:50     73s] ### Net info: ignored nets: 0
[07/15 18:35:50     73s] ### Net info: skip routing nets: 0
[07/15 18:35:50     73s] ### import design signature (4): route=960355872 fixed_route=462786469 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=590214011 dirty_area=0 del_dirty_area=0 cell=830354282 placement=1972095623 pin_access=1 inst_pattern=1 via=1588046920 routing_via=1
[07/15 18:35:50     73s] ### Time Record (DB Import) is uninstalled.
[07/15 18:35:50     73s] #NanoRoute Version 21.18-s099_1 NR230707-1955/21_18-UB
[07/15 18:35:50     73s] #
[07/15 18:35:50     73s] #Wire/Via statistics before line assignment ...
[07/15 18:35:50     73s] #Total wire length = 5327 um.
[07/15 18:35:50     73s] #Total half perimeter of net bounding box = 3087 um.
[07/15 18:35:50     73s] #Total wire length on LAYER MET1 = 0 um.
[07/15 18:35:50     73s] #Total wire length on LAYER MET2 = 1625 um.
[07/15 18:35:50     73s] #Total wire length on LAYER MET3 = 2363 um.
[07/15 18:35:50     73s] #Total wire length on LAYER MET4 = 1339 um.
[07/15 18:35:50     73s] #Total wire length on LAYER METTP = 0 um.
[07/15 18:35:50     73s] #Total wire length on LAYER METTPL = 0 um.
[07/15 18:35:50     73s] #Total number of vias = 913
[07/15 18:35:50     73s] #Up-Via Summary (total 913):
[07/15 18:35:50     73s] #           
[07/15 18:35:50     73s] #-----------------------
[07/15 18:35:50     73s] # MET1              390
[07/15 18:35:50     73s] # MET2              462
[07/15 18:35:50     73s] # MET3               61
[07/15 18:35:50     73s] #-----------------------
[07/15 18:35:50     73s] #                   913 
[07/15 18:35:50     73s] #
[07/15 18:35:50     73s] ### Time Record (Data Preparation) is installed.
[07/15 18:35:50     73s] #Start routing data preparation on Mon Jul 15 18:35:50 2024
[07/15 18:35:50     73s] #
[07/15 18:35:50     73s] #VS-NDR VOLTAGE_SPACING_0 is found to be trivial
[07/15 18:35:50     73s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:35:50     73s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:35:50     73s] #Voltage range [0.000 - 3.600] has 1287 nets.
[07/15 18:35:50     73s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:35:50     73s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:35:50     73s] #Build and mark too close pins for the same net.
[07/15 18:35:50     73s] ### Time Record (Cell Pin Access) is installed.
[07/15 18:35:50     73s] #Initial pin access analysis.
[07/15 18:35:51     74s] #Detail pin access analysis.
[07/15 18:35:51     74s] ### Time Record (Cell Pin Access) is uninstalled.
[07/15 18:35:51     74s] # MET1         H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.4850
[07/15 18:35:51     74s] # MET2         V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[07/15 18:35:51     74s] # MET3         H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[07/15 18:35:51     74s] # MET4         V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[07/15 18:35:51     74s] # METTP        H   Track-Pitch = 1.1200    Line-2-Via Pitch = 0.9500
[07/15 18:35:51     74s] # METTPL       V   Track-Pitch = 5.6000    Line-2-Via Pitch = 5.5000
[07/15 18:35:51     74s] #Bottom routing layer index=1(MET1), bottom routing layer for shielding=1(MET1), bottom shield layer=1(MET1)
[07/15 18:35:51     74s] #shield_bottom_stripe_layer=1(MET1), shield_top_stripe_layer=6(METTPL)
[07/15 18:35:51     74s] #pin_access_rlayer=2(MET2)
[07/15 18:35:51     74s] #shield_top_dpt_rlayer=-1 top_rlayer=6 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[07/15 18:35:51     74s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[07/15 18:35:51     74s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1544.14 (MB), peak = 1624.95 (MB)
[07/15 18:35:51     74s] #Regenerating Ggrids automatically.
[07/15 18:35:51     74s] #Auto generating G-grids with size=15 tracks, using layer MET3's pitch = 0.5600.
[07/15 18:35:51     74s] #Using automatically generated G-grids.
[07/15 18:35:53     76s] #Done routing data preparation.
[07/15 18:35:53     76s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1547.31 (MB), peak = 1624.95 (MB)
[07/15 18:35:53     76s] ### Time Record (Data Preparation) is uninstalled.
[07/15 18:35:53     76s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:35:53     76s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:35:53     76s] #Voltage range [0.000 - 3.600] has 1287 nets.
[07/15 18:35:53     76s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:35:53     76s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:35:53     76s] 
[07/15 18:35:53     76s] Trim Metal Layers:
[07/15 18:35:53     76s] LayerId::1 widthSet size::4
[07/15 18:35:53     76s] LayerId::2 widthSet size::4
[07/15 18:35:53     76s] LayerId::3 widthSet size::4
[07/15 18:35:53     76s] LayerId::4 widthSet size::4
[07/15 18:35:53     76s] LayerId::5 widthSet size::4
[07/15 18:35:53     76s] LayerId::6 widthSet size::2
[07/15 18:35:53     76s] Updating RC grid for preRoute extraction ...
[07/15 18:35:53     76s] eee: pegSigSF::1.070000
[07/15 18:35:53     76s] Initializing multi-corner capacitance tables ... 
[07/15 18:35:53     76s] Initializing multi-corner resistance tables ...
[07/15 18:35:53     76s] eee: l::1 avDens::0.108776 usedTrk::522.126518 availTrk::4800.000000 sigTrk::522.126518
[07/15 18:35:53     76s] eee: l::2 avDens::0.022942 usedTrk::55.061763 availTrk::2400.000000 sigTrk::55.061763
[07/15 18:35:53     76s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:35:53     76s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:35:53     76s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:35:53     76s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:35:53     76s] {RT max_rc 0 3 3 0}
[07/15 18:35:53     76s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.444400 newSi=0.001600 wHLS=1.111000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/15 18:35:53     76s] ### Successfully loaded pre-route RC model
[07/15 18:35:53     76s] ### Time Record (Line Assignment) is installed.
[07/15 18:35:53     76s] #
[07/15 18:35:53     76s] #Distribution of nets:
[07/15 18:35:53     76s] #  
[07/15 18:35:53     76s] # #pin range           #net       %
[07/15 18:35:53     76s] #------------------------------------
[07/15 18:35:53     76s] #          2             611 ( 47.4%)
[07/15 18:35:53     76s] #          3             445 ( 34.5%)
[07/15 18:35:53     76s] #          4              63 (  4.9%)
[07/15 18:35:53     76s] #          5              46 (  3.6%)
[07/15 18:35:53     76s] #          6              21 (  1.6%)
[07/15 18:35:53     76s] #          7              36 (  2.8%)
[07/15 18:35:53     76s] #          8               5 (  0.4%)
[07/15 18:35:53     76s] #          9               2 (  0.2%)
[07/15 18:35:53     76s] #  10  -  19              10 (  0.8%)
[07/15 18:35:53     76s] #  20  -  29               2 (  0.2%)
[07/15 18:35:53     76s] #  30  -  39               5 (  0.4%)
[07/15 18:35:53     76s] #  40  -  49               4 (  0.3%)
[07/15 18:35:53     76s] #  50  -  59               2 (  0.2%)
[07/15 18:35:53     76s] #  60  -  69               2 (  0.2%)
[07/15 18:35:53     76s] #  70  -  79               5 (  0.4%)
[07/15 18:35:53     76s] #  80  -  89               3 (  0.2%)
[07/15 18:35:53     76s] #     >=2000               0 (  0.0%)
[07/15 18:35:53     76s] #
[07/15 18:35:53     76s] #Total: 1289 nets, 1262 non-trivial nets
[07/15 18:35:53     76s] #                              #net       %
[07/15 18:35:53     76s] #-------------------------------------------
[07/15 18:35:53     76s] #  Fully global routed           13 ( 1.0%)
[07/15 18:35:53     76s] #  Clock                         13
[07/15 18:35:53     76s] #  Prefer layer range            13
[07/15 18:35:53     76s] #
[07/15 18:35:53     76s] #Nets in 1 layer range:
[07/15 18:35:53     76s] #  Bottom Pref.Layer    Top Pref.Layer       #net       %
[07/15 18:35:53     76s] #---------------------------------------------------------
[07/15 18:35:53     76s] #           2 MET2           4 MET4            13 (  1.0%)
[07/15 18:35:53     76s] #
[07/15 18:35:53     76s] #13 nets selected.
[07/15 18:35:53     76s] #
[07/15 18:35:53     76s] ### 
[07/15 18:35:53     76s] ### Net length summary before Line Assignment:
[07/15 18:35:53     76s] ### Layer      H-Len   V-Len         Total       #Up-Via
[07/15 18:35:53     76s] ### ----------------------------------------------------
[07/15 18:35:53     76s] ### 1 MET1         0       0       0(  0%)     390( 42%)
[07/15 18:35:53     76s] ### 2 MET2         0    1623    1623( 30%)     480( 52%)
[07/15 18:35:53     76s] ### 3 MET3      2364       0    2364( 44%)      61(  7%)
[07/15 18:35:53     76s] ### 4 MET4         0    1339    1339( 25%)       0(  0%)
[07/15 18:35:53     76s] ### 5 METTP        0       0       0(  0%)       0(  0%)
[07/15 18:35:53     76s] ### 6 METTPL       0       0       0(  0%)       0(  0%)
[07/15 18:35:53     76s] ### ----------------------------------------------------
[07/15 18:35:53     76s] ###             2364    2962    5327           931      
[07/15 18:35:53     76s] ### 
[07/15 18:35:53     76s] ### Net length and overlap summary after Line Assignment:
[07/15 18:35:53     76s] ### Layer      H-Len   V-Len         Total       #Up-Via   #Overlap   Overlap-Len
[07/15 18:35:53     76s] ### -----------------------------------------------------------------------------
[07/15 18:35:53     76s] ### 1 MET1        21       0      21(  0%)     390( 48%)    0(  0%)     0(  0.0%)
[07/15 18:35:53     76s] ### 2 MET2         0    1654    1654( 31%)     364( 45%)    0(  0%)     0(  0.0%)
[07/15 18:35:53     76s] ### 3 MET3      2304       0    2304( 43%)      57(  7%)    0(  0%)     0(  0.0%)
[07/15 18:35:53     76s] ### 4 MET4         0    1345    1345( 25%)       0(  0%)    0(  0%)     0(  0.0%)
[07/15 18:35:53     76s] ### 5 METTP        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[07/15 18:35:53     76s] ### 6 METTPL       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[07/15 18:35:53     76s] ### -----------------------------------------------------------------------------
[07/15 18:35:53     76s] ###             2325    3000    5326           811          0           0        
[07/15 18:35:53     76s] #
[07/15 18:35:53     76s] #Line Assignment statistics:
[07/15 18:35:53     76s] #Cpu time = 00:00:00
[07/15 18:35:53     76s] #Elapsed time = 00:00:00
[07/15 18:35:53     76s] #Increased memory = 1.17 (MB)
[07/15 18:35:53     76s] #Total memory = 1551.42 (MB)
[07/15 18:35:53     76s] #Peak memory = 1624.95 (MB)
[07/15 18:35:53     76s] #End Line Assignment: cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[07/15 18:35:53     76s] ### Time Record (Line Assignment) is uninstalled.
[07/15 18:35:53     76s] #
[07/15 18:35:53     76s] #Wire/Via statistics after line assignment ...
[07/15 18:35:53     76s] #Total wire length = 5326 um.
[07/15 18:35:53     76s] #Total half perimeter of net bounding box = 3087 um.
[07/15 18:35:53     76s] #Total wire length on LAYER MET1 = 22 um.
[07/15 18:35:53     76s] #Total wire length on LAYER MET2 = 1655 um.
[07/15 18:35:53     76s] #Total wire length on LAYER MET3 = 2304 um.
[07/15 18:35:53     76s] #Total wire length on LAYER MET4 = 1346 um.
[07/15 18:35:53     76s] #Total wire length on LAYER METTP = 0 um.
[07/15 18:35:53     76s] #Total wire length on LAYER METTPL = 0 um.
[07/15 18:35:53     76s] #Total number of vias = 811
[07/15 18:35:53     76s] #Up-Via Summary (total 811):
[07/15 18:35:53     76s] #           
[07/15 18:35:53     76s] #-----------------------
[07/15 18:35:53     76s] # MET1              390
[07/15 18:35:53     76s] # MET2              364
[07/15 18:35:53     76s] # MET3               57
[07/15 18:35:53     76s] #-----------------------
[07/15 18:35:53     76s] #                   811 
[07/15 18:35:53     76s] #
[07/15 18:35:53     76s] #Routing data preparation, pin analysis, line assignment statistics:
[07/15 18:35:53     76s] #Cpu time = 00:00:03
[07/15 18:35:53     76s] #Elapsed time = 00:00:03
[07/15 18:35:53     76s] #Increased memory = 14.49 (MB)
[07/15 18:35:53     76s] #Total memory = 1549.60 (MB)
[07/15 18:35:53     76s] #Peak memory = 1624.95 (MB)
[07/15 18:35:53     76s] #RTESIG:78da9594c14edc30104039f72b4686c3562ad463276bfbd003853d80505a51ca75e56ebc
[07/15 18:35:53     76s] #       aba8591bd90e68ff9e11a04aa034decdcdc9f3ccf8cdc4c727f78b5b6002cf509f266ecc
[07/15 18:35:53     76s] #       12a1b915922bae4ed1d4f557814bfaf4fb3bfb747cf2e3e79d000636a56ee397dbd0ba6f
[07/15 18:35:53     76s] #       ab3eacfe42eeb69ddfbcbe4106b39423adbfc0905c84e472a6d5e7b7000a721c1cccfe84
[07/15 18:35:53     76s] #       d08f124ac3daf6e91fd2eebcdd762b68ddda0e7dfe406355bdc7c7724a0382c3acf3d96d
[07/15 18:35:53     76s] #       5c1c6524e787a49514b2708e5a6b60393c843e6c76d00712f4d44537ad477103aca05061
[07/15 18:35:53     76s] #       0decb18b7908295cbe96f7cbe5e1a1b08d4c313be4405876d1dbb81be5cc47a385067094
[07/15 18:35:53     76s] #       c50e204afdce572126d6f2305c1d84eb3975867832e1fcb01d2f5954b2d462ca3b078367
[07/15 18:35:53     76s] #       fce581d9ba0f368f938ac69abd689aee122a4dffd87973b7689af38bc5cd4d23aeafe47d
[07/15 18:35:53     76s] #       71d31c682a26279c4e8d3437b2104a1b0e2c65eb5b1bdb4941da503c1ffca446815c9434
[07/15 18:35:53     76s] #       12539519a1cb4c35df4bb240c3cbb7069af2600b41c7db03aaf780e84a61ffadfbe81924
[07/15 18:35:53     76s] #       5bc41d
[07/15 18:35:53     76s] #
[07/15 18:35:53     76s] #Skip comparing routing design signature in db-snapshot flow
[07/15 18:35:53     76s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:35:53     76s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:35:53     76s] #Voltage range [0.000 - 3.600] has 1287 nets.
[07/15 18:35:53     76s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:35:53     76s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:35:53     76s] ### Time Record (Detail Routing) is installed.
[07/15 18:35:53     76s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:35:53     76s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:35:53     76s] #Voltage range [0.000 - 3.600] has 1287 nets.
[07/15 18:35:53     76s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:35:53     76s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:35:53     76s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:35:53     76s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:35:53     76s] #Voltage range [0.000 - 3.600] has 1287 nets.
[07/15 18:35:53     76s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:35:53     76s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:35:53     76s] #Minimum voltage of a net in the design = 0.000.
[07/15 18:35:53     76s] #Maximum voltage of a net in the design = 3.600.
[07/15 18:35:53     76s] #Voltage range [0.000 - 3.600] has 1287 nets.
[07/15 18:35:53     76s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 18:35:53     76s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 18:35:53     76s] ### drc_pitch = 6170 (  6.1700 um) drc_range = 4335 (  4.3350 um) route_pitch = 6170 (  6.1700 um) patch_pitch = 11460 ( 11.4600 um) top_route_layer = 6 top_pin_layer = 6
[07/15 18:35:53     76s] #
[07/15 18:35:53     76s] #Start Detail Routing..
[07/15 18:35:53     76s] #start initial detail routing ...
[07/15 18:35:53     76s] ### Design has 15 dirty nets
[07/15 18:35:54     78s] ### Gcell dirty-map stats: routing = 94.73%, drc-check-only = 0.59%
[07/15 18:35:54     78s] #   number of violations = 121
[07/15 18:35:54     78s] #
[07/15 18:35:54     78s] #    By Layer and Type :
[07/15 18:35:54     78s] #	         MetSpc    Short   Totals
[07/15 18:35:54     78s] #	MET1         47       74      121
[07/15 18:35:54     78s] #	Totals       47       74      121
[07/15 18:35:54     78s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1555.62 (MB), peak = 1624.95 (MB)
[07/15 18:35:54     78s] #start 1st optimization iteration ...
[07/15 18:35:54     78s] ### Gcell dirty-map stats: routing = 95.12%, drc-check-only = 0.20%
[07/15 18:35:54     78s] #   number of violations = 0
[07/15 18:35:54     78s] #    number of process antenna violations = 6
[07/15 18:35:54     78s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1554.37 (MB), peak = 1624.95 (MB)
[07/15 18:35:54     78s] #Complete Detail Routing.
[07/15 18:35:54     78s] #Total wire length = 5847 um.
[07/15 18:35:54     78s] #Total half perimeter of net bounding box = 3087 um.
[07/15 18:35:54     78s] #Total wire length on LAYER MET1 = 1 um.
[07/15 18:35:54     78s] #Total wire length on LAYER MET2 = 1958 um.
[07/15 18:35:54     78s] #Total wire length on LAYER MET3 = 2457 um.
[07/15 18:35:54     78s] #Total wire length on LAYER MET4 = 1431 um.
[07/15 18:35:54     78s] #Total wire length on LAYER METTP = 0 um.
[07/15 18:35:54     78s] #Total wire length on LAYER METTPL = 0 um.
[07/15 18:35:54     78s] #Total number of vias = 682
[07/15 18:35:54     78s] #Up-Via Summary (total 682):
[07/15 18:35:54     78s] #           
[07/15 18:35:54     78s] #-----------------------
[07/15 18:35:54     78s] # MET1              390
[07/15 18:35:54     78s] # MET2              233
[07/15 18:35:54     78s] # MET3               59
[07/15 18:35:54     78s] #-----------------------
[07/15 18:35:54     78s] #                   682 
[07/15 18:35:54     78s] #
[07/15 18:35:54     78s] #Total number of DRC violations = 0
[07/15 18:35:54     78s] ### Time Record (Detail Routing) is uninstalled.
[07/15 18:35:54     78s] #Cpu time = 00:00:01
[07/15 18:35:54     78s] #Elapsed time = 00:00:01
[07/15 18:35:54     78s] #Increased memory = 4.78 (MB)
[07/15 18:35:54     78s] #Total memory = 1554.38 (MB)
[07/15 18:35:54     78s] #Peak memory = 1624.95 (MB)
[07/15 18:35:54     78s] #Skip updating routing design signature in db-snapshot flow
[07/15 18:35:54     78s] #detailRoute Statistics:
[07/15 18:35:54     78s] #Cpu time = 00:00:01
[07/15 18:35:54     78s] #Elapsed time = 00:00:01
[07/15 18:35:54     78s] #Increased memory = 4.79 (MB)
[07/15 18:35:54     78s] #Total memory = 1554.39 (MB)
[07/15 18:35:54     78s] #Peak memory = 1624.95 (MB)
[07/15 18:35:54     78s] ### Time Record (DB Export) is installed.
[07/15 18:35:54     78s] ### export design design signature (11): route=43686289 fixed_route=462786469 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=637602066 dirty_area=0 del_dirty_area=0 cell=830354282 placement=1972095623 pin_access=1449619743 inst_pattern=1 via=1588046920 routing_via=1346020735
[07/15 18:35:54     78s] ### Time Record (DB Export) is uninstalled.
[07/15 18:35:54     78s] ### Time Record (Post Callback) is installed.
[07/15 18:35:54     78s] ### Time Record (Post Callback) is uninstalled.
[07/15 18:35:54     78s] #
[07/15 18:35:54     78s] #globalDetailRoute statistics:
[07/15 18:35:54     78s] #Cpu time = 00:00:05
[07/15 18:35:54     78s] #Elapsed time = 00:00:05
[07/15 18:35:54     78s] #Increased memory = 25.84 (MB)
[07/15 18:35:54     78s] #Total memory = 1559.91 (MB)
[07/15 18:35:54     78s] #Peak memory = 1624.95 (MB)
[07/15 18:35:54     78s] #Number of warnings = 0
[07/15 18:35:54     78s] #Total number of warnings = 0
[07/15 18:35:54     78s] #Number of fails = 0
[07/15 18:35:54     78s] #Total number of fails = 0
[07/15 18:35:54     78s] #Complete globalDetailRoute on Mon Jul 15 18:35:54 2024
[07/15 18:35:54     78s] #
[07/15 18:35:54     78s] ### Time Record (globalDetailRoute) is uninstalled.
[07/15 18:35:54     78s] ### 
[07/15 18:35:54     78s] ###   Scalability Statistics
[07/15 18:35:54     78s] ### 
[07/15 18:35:54     78s] ### --------------------------------+----------------+----------------+----------------+
[07/15 18:35:54     78s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[07/15 18:35:54     78s] ### --------------------------------+----------------+----------------+----------------+
[07/15 18:35:54     78s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[07/15 18:35:54     78s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[07/15 18:35:54     78s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[07/15 18:35:54     78s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[07/15 18:35:54     78s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[07/15 18:35:54     78s] ###   Cell Pin Access               |        00:00:01|        00:00:01|             1.0|
[07/15 18:35:54     78s] ###   Data Preparation              |        00:00:02|        00:00:02|             1.0|
[07/15 18:35:54     78s] ###   Detail Routing                |        00:00:01|        00:00:01|             1.0|
[07/15 18:35:54     78s] ###   Line Assignment               |        00:00:00|        00:00:00|             1.0|
[07/15 18:35:54     78s] ###   Entire Command                |        00:00:05|        00:00:05|             1.0|
[07/15 18:35:54     78s] ### --------------------------------+----------------+----------------+----------------+
[07/15 18:35:54     78s] ### 
[07/15 18:35:54     78s] % End globalDetailRoute (date=07/15 18:35:54, total cpu=0:00:04.6, real=0:00:04.0, peak res=1559.8M, current mem=1559.8M)
[07/15 18:35:54     78s]         NanoRoute done. (took cpu=0:00:04.7 real=0:00:04.7)
[07/15 18:35:54     78s]       Clock detailed routing done.
[07/15 18:35:54     78s] Skipping check of guided vs. routed net lengths.
[07/15 18:35:54     78s] Set FIXED routing status on 13 net(s)
[07/15 18:35:54     78s] Set FIXED placed status on 11 instance(s)
[07/15 18:35:54     78s]       Route Remaining Unrouted Nets...
[07/15 18:35:54     78s] Running earlyGlobalRoute to complete any remaining unrouted nets.
[07/15 18:35:54     78s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2050.8M, EPOCH TIME: 1721082954.952894
[07/15 18:35:54     78s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:54     78s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:54     78s] All LLGs are deleted
[07/15 18:35:54     78s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:54     78s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:54     78s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2050.8M, EPOCH TIME: 1721082954.952974
[07/15 18:35:54     78s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2050.8M, EPOCH TIME: 1721082954.953021
[07/15 18:35:54     78s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2050.8M, EPOCH TIME: 1721082954.953103
[07/15 18:35:54     78s] ### Creating LA Mngr. totSessionCpu=0:01:18 mem=2050.8M
[07/15 18:35:54     78s] ### Creating LA Mngr, finished. totSessionCpu=0:01:18 mem=2050.8M
[07/15 18:35:54     78s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2050.77 MB )
[07/15 18:35:54     78s] (I)      ============================ Layers =============================
[07/15 18:35:54     78s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:35:54     78s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[07/15 18:35:54     78s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:35:54     78s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[07/15 18:35:54     78s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[07/15 18:35:54     78s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[07/15 18:35:54     78s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[07/15 18:35:54     78s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[07/15 18:35:54     78s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[07/15 18:35:54     78s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[07/15 18:35:54     78s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[07/15 18:35:54     78s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[07/15 18:35:54     78s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[07/15 18:35:54     78s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[07/15 18:35:54     78s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[07/15 18:35:54     78s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:35:54     78s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[07/15 18:35:54     78s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[07/15 18:35:54     78s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[07/15 18:35:54     78s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[07/15 18:35:54     78s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[07/15 18:35:54     78s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[07/15 18:35:54     78s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[07/15 18:35:54     78s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[07/15 18:35:54     78s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[07/15 18:35:54     78s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[07/15 18:35:54     78s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[07/15 18:35:54     78s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[07/15 18:35:54     78s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[07/15 18:35:54     78s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[07/15 18:35:54     78s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[07/15 18:35:54     78s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[07/15 18:35:54     78s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[07/15 18:35:54     78s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[07/15 18:35:54     78s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[07/15 18:35:54     78s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[07/15 18:35:54     78s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[07/15 18:35:54     78s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[07/15 18:35:54     78s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[07/15 18:35:54     78s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[07/15 18:35:54     78s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[07/15 18:35:54     78s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[07/15 18:35:54     78s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[07/15 18:35:54     78s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[07/15 18:35:54     78s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[07/15 18:35:54     78s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[07/15 18:35:54     78s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[07/15 18:35:54     78s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[07/15 18:35:54     78s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[07/15 18:35:54     78s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[07/15 18:35:54     78s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[07/15 18:35:54     78s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[07/15 18:35:54     78s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[07/15 18:35:54     78s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[07/15 18:35:54     78s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[07/15 18:35:54     78s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[07/15 18:35:54     78s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[07/15 18:35:54     78s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[07/15 18:35:54     78s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[07/15 18:35:54     78s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[07/15 18:35:54     78s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[07/15 18:35:54     78s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[07/15 18:35:54     78s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[07/15 18:35:54     78s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[07/15 18:35:54     78s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[07/15 18:35:54     78s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[07/15 18:35:54     78s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[07/15 18:35:54     78s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[07/15 18:35:54     78s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[07/15 18:35:54     78s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[07/15 18:35:54     78s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[07/15 18:35:54     78s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[07/15 18:35:54     78s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[07/15 18:35:54     78s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[07/15 18:35:54     78s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[07/15 18:35:54     78s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[07/15 18:35:54     78s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[07/15 18:35:54     78s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[07/15 18:35:54     78s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[07/15 18:35:54     78s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[07/15 18:35:54     78s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[07/15 18:35:54     78s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[07/15 18:35:54     78s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[07/15 18:35:54     78s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[07/15 18:35:54     78s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[07/15 18:35:54     78s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[07/15 18:35:54     78s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[07/15 18:35:54     78s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[07/15 18:35:54     78s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[07/15 18:35:54     78s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[07/15 18:35:54     78s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[07/15 18:35:54     78s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[07/15 18:35:54     78s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[07/15 18:35:54     78s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[07/15 18:35:54     78s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[07/15 18:35:54     78s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[07/15 18:35:54     78s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[07/15 18:35:54     78s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[07/15 18:35:54     78s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[07/15 18:35:54     78s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[07/15 18:35:54     78s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[07/15 18:35:54     78s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[07/15 18:35:54     78s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[07/15 18:35:54     78s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[07/15 18:35:54     78s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[07/15 18:35:54     78s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[07/15 18:35:54     78s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[07/15 18:35:54     78s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[07/15 18:35:54     78s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[07/15 18:35:54     78s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[07/15 18:35:54     78s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[07/15 18:35:54     78s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[07/15 18:35:54     78s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[07/15 18:35:54     78s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[07/15 18:35:54     78s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[07/15 18:35:54     78s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[07/15 18:35:54     78s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[07/15 18:35:54     78s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[07/15 18:35:54     78s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[07/15 18:35:54     78s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[07/15 18:35:54     78s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[07/15 18:35:54     78s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[07/15 18:35:54     78s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[07/15 18:35:54     78s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[07/15 18:35:54     78s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[07/15 18:35:54     78s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[07/15 18:35:54     78s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[07/15 18:35:54     78s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[07/15 18:35:54     78s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[07/15 18:35:54     78s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[07/15 18:35:54     78s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[07/15 18:35:54     78s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[07/15 18:35:54     78s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[07/15 18:35:54     78s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[07/15 18:35:54     78s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[07/15 18:35:54     78s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[07/15 18:35:54     78s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[07/15 18:35:54     78s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[07/15 18:35:54     78s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[07/15 18:35:54     78s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[07/15 18:35:54     78s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[07/15 18:35:54     78s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[07/15 18:35:54     78s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[07/15 18:35:54     78s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[07/15 18:35:54     78s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[07/15 18:35:54     78s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[07/15 18:35:54     78s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[07/15 18:35:54     78s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[07/15 18:35:54     78s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[07/15 18:35:54     78s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[07/15 18:35:54     78s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[07/15 18:35:54     78s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[07/15 18:35:54     78s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[07/15 18:35:54     78s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[07/15 18:35:54     78s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[07/15 18:35:54     78s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[07/15 18:35:54     78s] (I)      | 203 | 203 |                Group |     other |        |       |
[07/15 18:35:54     78s] (I)      | 204 | 204 |                  Row |     other |        |       |
[07/15 18:35:54     78s] (I)      | 205 | 205 |               marker |     other |        |       |
[07/15 18:35:54     78s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[07/15 18:35:54     78s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[07/15 18:35:54     78s] (I)      | 208 | 208 |                unset |     other |        |       |
[07/15 18:35:54     78s] (I)      | 209 | 209 |              unknown |     other |        |       |
[07/15 18:35:54     78s] (I)      | 210 | 210 |               supply |     other |        |       |
[07/15 18:35:54     78s] (I)      | 211 | 211 |                spike |     other |        |       |
[07/15 18:35:54     78s] (I)      | 212 | 212 |               resist |     other |        |       |
[07/15 18:35:54     78s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[07/15 18:35:54     78s] (I)      | 214 | 214 |                drive |     other |        |       |
[07/15 18:35:54     78s] (I)      | 215 | 215 |               select |     other |        |       |
[07/15 18:35:54     78s] (I)      | 216 | 216 |               hilite |     other |        |       |
[07/15 18:35:54     78s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[07/15 18:35:54     78s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[07/15 18:35:54     78s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[07/15 18:35:54     78s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[07/15 18:35:54     78s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[07/15 18:35:54     78s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[07/15 18:35:54     78s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[07/15 18:35:54     78s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[07/15 18:35:54     78s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[07/15 18:35:54     78s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[07/15 18:35:54     78s] (I)      | 227 | 227 |              stretch |     other |        |       |
[07/15 18:35:54     78s] (I)      | 228 | 228 |                 snap |     other |        |       |
[07/15 18:35:54     78s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[07/15 18:35:54     78s] (I)      | 230 | 230 |                 axis |     other |        |       |
[07/15 18:35:54     78s] (I)      | 231 | 231 |                  pin |     other |        |       |
[07/15 18:35:54     78s] (I)      | 232 | 232 |                 wire |     other |        |       |
[07/15 18:35:54     78s] (I)      | 233 | 233 |               device |     other |        |       |
[07/15 18:35:54     78s] (I)      | 234 | 234 |               border |     other |        |       |
[07/15 18:35:54     78s] (I)      | 235 | 235 |                 text |     other |        |       |
[07/15 18:35:54     78s] (I)      | 236 | 236 |            softFence |     other |        |       |
[07/15 18:35:54     78s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[07/15 18:35:54     78s] (I)      | 238 | 238 |                align |     other |        |       |
[07/15 18:35:54     78s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[07/15 18:35:54     78s] (I)      | 240 | 240 |             instance |     other |        |       |
[07/15 18:35:54     78s] (I)      | 241 | 241 |             annotate |     other |        |       |
[07/15 18:35:54     78s] (I)      | 242 | 242 |                 grid |     other |        |       |
[07/15 18:35:54     78s] (I)      | 243 | 243 |           background |     other |        |       |
[07/15 18:35:54     78s] (I)      | 244 | 244 |            substrate |     other |        |       |
[07/15 18:35:54     78s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[07/15 18:35:54     78s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[07/15 18:35:54     78s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[07/15 18:35:54     78s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[07/15 18:35:54     78s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[07/15 18:35:54     78s] (I)      | 250 | 250 |                drill |     other |        |       |
[07/15 18:35:54     78s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[07/15 18:35:54     78s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[07/15 18:35:54     78s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[07/15 18:35:54     78s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:35:54     78s] (I)      Started Import and model ( Curr Mem: 2050.77 MB )
[07/15 18:35:54     78s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:35:54     78s] (I)      == Non-default Options ==
[07/15 18:35:54     78s] (I)      Maximum routing layer                              : 3
[07/15 18:35:54     78s] (I)      Number of threads                                  : 1
[07/15 18:35:54     78s] (I)      Method to set GCell size                           : row
[07/15 18:35:54     78s] (I)      Counted 402 PG shapes. We will not process PG shapes layer by layer.
[07/15 18:35:54     78s] (I)      Use row-based GCell size
[07/15 18:35:54     78s] (I)      Use row-based GCell align
[07/15 18:35:54     78s] (I)      layer 0 area = 202000
[07/15 18:35:54     78s] (I)      layer 1 area = 202000
[07/15 18:35:54     78s] (I)      layer 2 area = 202000
[07/15 18:35:54     78s] (I)      GCell unit size   : 4480
[07/15 18:35:54     78s] (I)      GCell multiplier  : 1
[07/15 18:35:54     78s] (I)      GCell row height  : 4480
[07/15 18:35:54     78s] (I)      Actual row height : 4480
[07/15 18:35:54     78s] (I)      GCell align ref   : 20160 20160
[07/15 18:35:54     78s] [NR-eGR] Track table information for default rule: 
[07/15 18:35:54     78s] [NR-eGR] MET1 has single uniform track structure
[07/15 18:35:54     78s] [NR-eGR] MET2 has single uniform track structure
[07/15 18:35:54     78s] [NR-eGR] MET3 has single uniform track structure
[07/15 18:35:54     78s] [NR-eGR] MET4 has single uniform track structure
[07/15 18:35:54     78s] [NR-eGR] METTP has single uniform track structure
[07/15 18:35:54     78s] [NR-eGR] METTPL has single uniform track structure
[07/15 18:35:54     78s] (I)      ================= Default via =================
[07/15 18:35:54     78s] (I)      +---+--------------------+--------------------+
[07/15 18:35:54     78s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut    |
[07/15 18:35:54     78s] (I)      +---+--------------------+--------------------+
[07/15 18:35:54     78s] (I)      | 1 |    2  VIA1_Y_so    |   19  VIA1_CV1_so  |
[07/15 18:35:54     78s] (I)      | 2 |   38  VIA2_so      |   53  VIA2_CH1_so  |
[07/15 18:35:54     78s] (I)      | 3 |   74  VIA3_so      |   89  VIA3_CH1_so  |
[07/15 18:35:54     78s] (I)      | 4 |  117  VIATPne_Y_so |  125  VIATP_CH1_so |
[07/15 18:35:54     78s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so |
[07/15 18:35:54     78s] (I)      +---+--------------------+--------------------+
[07/15 18:35:54     78s] [NR-eGR] Read 260 PG shapes
[07/15 18:35:54     78s] [NR-eGR] Read 0 clock shapes
[07/15 18:35:54     78s] [NR-eGR] Read 0 other shapes
[07/15 18:35:54     78s] [NR-eGR] #Routing Blockages  : 0
[07/15 18:35:54     78s] [NR-eGR] #Instance Blockages : 0
[07/15 18:35:54     78s] [NR-eGR] #PG Blockages       : 260
[07/15 18:35:54     78s] [NR-eGR] #Halo Blockages     : 0
[07/15 18:35:54     78s] [NR-eGR] #Boundary Blockages : 0
[07/15 18:35:54     78s] [NR-eGR] #Clock Blockages    : 0
[07/15 18:35:54     78s] [NR-eGR] #Other Blockages    : 0
[07/15 18:35:54     78s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/15 18:35:54     78s] [NR-eGR] Num Prerouted Nets = 13  Num Prerouted Wires = 815
[07/15 18:35:54     78s] [NR-eGR] Read 1262 nets ( ignored 13 )
[07/15 18:35:54     78s] (I)      early_global_route_priority property id does not exist.
[07/15 18:35:54     78s] (I)      Read Num Blocks=260  Num Prerouted Wires=815  Num CS=0
[07/15 18:35:54     78s] (I)      Layer 1 (V) : #blockages 260 : #preroutes 608
[07/15 18:35:54     78s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 207
[07/15 18:35:54     78s] (I)      Number of ignored nets                =     13
[07/15 18:35:54     78s] (I)      Number of connected nets              =      0
[07/15 18:35:54     78s] (I)      Number of fixed nets                  =     13.  Ignored: Yes
[07/15 18:35:54     78s] (I)      Number of clock nets                  =     13.  Ignored: No
[07/15 18:35:54     78s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/15 18:35:54     78s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/15 18:35:54     78s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/15 18:35:54     78s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/15 18:35:54     78s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/15 18:35:54     78s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/15 18:35:54     78s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/15 18:35:54     78s] (I)      Ndr track 0 does not exist
[07/15 18:35:54     78s] (I)      ---------------------Grid Graph Info--------------------
[07/15 18:35:54     78s] (I)      Routing area        : (0, 0) - (445200, 241920)
[07/15 18:35:54     78s] (I)      Core area           : (20160, 20160) - (425040, 221760)
[07/15 18:35:54     78s] (I)      Site width          :   560  (dbu)
[07/15 18:35:54     78s] (I)      Row height          :  4480  (dbu)
[07/15 18:35:54     78s] (I)      GCell row height    :  4480  (dbu)
[07/15 18:35:54     78s] (I)      GCell width         :  4480  (dbu)
[07/15 18:35:54     78s] (I)      GCell height        :  4480  (dbu)
[07/15 18:35:54     78s] (I)      Grid                :    99    54     3
[07/15 18:35:54     78s] (I)      Layer numbers       :     1     2     3
[07/15 18:35:54     78s] (I)      Vertical capacity   :     0  4480     0
[07/15 18:35:54     78s] (I)      Horizontal capacity :     0     0  4480
[07/15 18:35:54     78s] (I)      Default wire width  :   230   280   280
[07/15 18:35:54     78s] (I)      Default wire space  :   230   280   280
[07/15 18:35:54     78s] (I)      Default wire pitch  :   460   560   560
[07/15 18:35:54     78s] (I)      Default pitch size  :   460   560   560
[07/15 18:35:54     78s] (I)      First track coord   :   280   280   280
[07/15 18:35:54     78s] (I)      Num tracks per GCell:  9.74  8.00  8.00
[07/15 18:35:54     78s] (I)      Total num of tracks :   432   795   432
[07/15 18:35:54     78s] (I)      Num of masks        :     1     1     1
[07/15 18:35:54     78s] (I)      Num of trim masks   :     0     0     0
[07/15 18:35:54     78s] (I)      --------------------------------------------------------
[07/15 18:35:54     78s] 
[07/15 18:35:54     78s] [NR-eGR] ============ Routing rule table ============
[07/15 18:35:54     78s] [NR-eGR] Rule id: 0  Nets: 1249
[07/15 18:35:54     78s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[07/15 18:35:54     78s] (I)                    Layer    2    3 
[07/15 18:35:54     78s] (I)                    Pitch  560  560 
[07/15 18:35:54     78s] (I)             #Used tracks    1    1 
[07/15 18:35:54     78s] (I)       #Fully used tracks    1    1 
[07/15 18:35:54     78s] [NR-eGR] ========================================
[07/15 18:35:54     78s] [NR-eGR] 
[07/15 18:35:54     78s] (I)      =============== Blocked Tracks ===============
[07/15 18:35:54     78s] (I)      +-------+---------+----------+---------------+
[07/15 18:35:54     78s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/15 18:35:54     78s] (I)      +-------+---------+----------+---------------+
[07/15 18:35:54     78s] (I)      |     1 |       0 |        0 |         0.00% |
[07/15 18:35:54     78s] (I)      |     2 |   42930 |     6090 |        14.19% |
[07/15 18:35:54     78s] (I)      |     3 |   42768 |        0 |         0.00% |
[07/15 18:35:54     78s] (I)      +-------+---------+----------+---------------+
[07/15 18:35:54     78s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2050.77 MB )
[07/15 18:35:54     78s] (I)      Reset routing kernel
[07/15 18:35:54     78s] (I)      Started Global Routing ( Curr Mem: 2050.77 MB )
[07/15 18:35:54     78s] (I)      totalPins=4490  totalGlobalPin=4392 (97.82%)
[07/15 18:35:54     78s] (I)      total 2D Cap : 79608 = (42768 H, 36840 V)
[07/15 18:35:54     78s] [NR-eGR] Layer group 1: route 1249 net(s) in layer range [2, 3]
[07/15 18:35:54     78s] (I)      
[07/15 18:35:54     78s] (I)      ============  Phase 1a Route ============
[07/15 18:35:54     78s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[07/15 18:35:54     78s] (I)      Usage: 10409 = (5490 H, 4919 V) = (12.84% H, 13.35% V) = (2.460e+04um H, 2.204e+04um V)
[07/15 18:35:54     78s] (I)      
[07/15 18:35:54     78s] (I)      ============  Phase 1b Route ============
[07/15 18:35:54     78s] (I)      Usage: 10412 = (5490 H, 4922 V) = (12.84% H, 13.36% V) = (2.460e+04um H, 2.205e+04um V)
[07/15 18:35:54     78s] (I)      Overflow of layer group 1: 0.00% H + 0.04% V. EstWL: 4.664576e+04um
[07/15 18:35:54     78s] (I)      Congestion metric : 0.00%H 0.04%V, 0.04%HV
[07/15 18:35:54     78s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/15 18:35:54     78s] (I)      
[07/15 18:35:54     78s] (I)      ============  Phase 1c Route ============
[07/15 18:35:54     78s] (I)      Level2 Grid: 20 x 11
[07/15 18:35:54     78s] (I)      Usage: 10412 = (5490 H, 4922 V) = (12.84% H, 13.36% V) = (2.460e+04um H, 2.205e+04um V)
[07/15 18:35:54     78s] (I)      
[07/15 18:35:54     78s] (I)      ============  Phase 1d Route ============
[07/15 18:35:54     78s] (I)      Usage: 10415 = (5492 H, 4923 V) = (12.84% H, 13.36% V) = (2.460e+04um H, 2.206e+04um V)
[07/15 18:35:54     78s] (I)      
[07/15 18:35:54     78s] (I)      ============  Phase 1e Route ============
[07/15 18:35:54     78s] (I)      Usage: 10415 = (5492 H, 4923 V) = (12.84% H, 13.36% V) = (2.460e+04um H, 2.206e+04um V)
[07/15 18:35:54     78s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.02% V. EstWL: 4.665920e+04um
[07/15 18:35:54     78s] (I)      
[07/15 18:35:54     78s] (I)      ============  Phase 1l Route ============
[07/15 18:35:54     78s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[07/15 18:35:54     78s] (I)      Layer  2:      36113      7097         6        3984       37992    ( 9.49%) 
[07/15 18:35:54     78s] (I)      Layer  3:      42336      6037         0           0       42336    ( 0.00%) 
[07/15 18:35:54     78s] (I)      Total:         78449     13134         6        3984       80328    ( 4.73%) 
[07/15 18:35:54     78s] (I)      
[07/15 18:35:54     78s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/15 18:35:54     78s] [NR-eGR]                        OverCon            
[07/15 18:35:54     78s] [NR-eGR]                         #Gcell     %Gcell
[07/15 18:35:54     78s] [NR-eGR]        Layer               (1)    OverCon
[07/15 18:35:54     78s] [NR-eGR] ----------------------------------------------
[07/15 18:35:54     78s] [NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[07/15 18:35:54     78s] [NR-eGR]    MET2 ( 2)         6( 0.13%)   ( 0.13%) 
[07/15 18:35:54     78s] [NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[07/15 18:35:54     78s] [NR-eGR] ----------------------------------------------
[07/15 18:35:54     78s] [NR-eGR]        Total         6( 0.06%)   ( 0.06%) 
[07/15 18:35:54     78s] [NR-eGR] 
[07/15 18:35:54     78s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2050.77 MB )
[07/15 18:35:54     78s] (I)      total 2D Cap : 79612 = (42768 H, 36844 V)
[07/15 18:35:54     78s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.12% V
[07/15 18:35:54     78s] (I)      ============= Track Assignment ============
[07/15 18:35:54     78s] (I)      Started Track Assignment (1T) ( Curr Mem: 2050.77 MB )
[07/15 18:35:54     78s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[07/15 18:35:54     78s] (I)      Run Multi-thread track assignment
[07/15 18:35:55     78s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2050.77 MB )
[07/15 18:35:55     78s] (I)      Started Export ( Curr Mem: 2050.77 MB )
[07/15 18:35:55     78s] [NR-eGR]                 Length (um)   Vias 
[07/15 18:35:55     78s] [NR-eGR] -----------------------------------
[07/15 18:35:55     78s] [NR-eGR]  MET1    (1H)             1   4802 
[07/15 18:35:55     78s] [NR-eGR]  MET2    (2V)         25905   6747 
[07/15 18:35:55     78s] [NR-eGR]  MET3    (3H)         27677     59 
[07/15 18:35:55     78s] [NR-eGR]  MET4    (4V)          1431      0 
[07/15 18:35:55     78s] [NR-eGR]  METTP   (5H)             0      0 
[07/15 18:35:55     78s] [NR-eGR]  METTPL  (6V)             0      0 
[07/15 18:35:55     78s] [NR-eGR] -----------------------------------
[07/15 18:35:55     78s] [NR-eGR]          Total        55014  11608 
[07/15 18:35:55     78s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:35:55     78s] [NR-eGR] Total half perimeter of net bounding box: 44512um
[07/15 18:35:55     78s] [NR-eGR] Total length: 55014um, number of vias: 11608
[07/15 18:35:55     78s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:35:55     78s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[07/15 18:35:55     78s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:35:55     78s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2050.77 MB )
[07/15 18:35:55     78s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 2050.77 MB )
[07/15 18:35:55     78s] (I)      ======================================== Runtime Summary ========================================
[07/15 18:35:55     78s] (I)       Step                                              %       Start      Finish      Real       CPU 
[07/15 18:35:55     78s] (I)      -------------------------------------------------------------------------------------------------
[07/15 18:35:55     78s] (I)       Early Global Route kernel                   100.00%  658.25 sec  658.31 sec  0.06 sec  0.05 sec 
[07/15 18:35:55     78s] (I)       +-Import and model                           12.92%  658.26 sec  658.27 sec  0.01 sec  0.01 sec 
[07/15 18:35:55     78s] (I)       | +-Create place DB                           3.89%  658.26 sec  658.26 sec  0.00 sec  0.00 sec 
[07/15 18:35:55     78s] (I)       | | +-Import place data                       3.72%  658.26 sec  658.26 sec  0.00 sec  0.00 sec 
[07/15 18:35:55     78s] (I)       | | | +-Read instances and placement          1.10%  658.26 sec  658.26 sec  0.00 sec  0.00 sec 
[07/15 18:35:55     78s] (I)       | | | +-Read nets                             2.28%  658.26 sec  658.26 sec  0.00 sec  0.00 sec 
[07/15 18:35:55     78s] (I)       | +-Create route DB                           6.51%  658.26 sec  658.27 sec  0.00 sec  0.01 sec 
[07/15 18:35:55     78s] (I)       | | +-Import route data (1T)                  6.12%  658.26 sec  658.27 sec  0.00 sec  0.01 sec 
[07/15 18:35:55     78s] (I)       | | | +-Read blockages ( Layer 2-3 )          1.59%  658.26 sec  658.27 sec  0.00 sec  0.00 sec 
[07/15 18:35:55     78s] (I)       | | | | +-Read routing blockages              0.00%  658.26 sec  658.26 sec  0.00 sec  0.00 sec 
[07/15 18:35:55     78s] (I)       | | | | +-Read instance blockages             0.24%  658.26 sec  658.26 sec  0.00 sec  0.00 sec 
[07/15 18:35:55     78s] (I)       | | | | +-Read PG blockages                   0.06%  658.26 sec  658.27 sec  0.00 sec  0.00 sec 
[07/15 18:35:55     78s] (I)       | | | | +-Read clock blockages                0.03%  658.27 sec  658.27 sec  0.00 sec  0.00 sec 
[07/15 18:35:55     78s] (I)       | | | | +-Read other blockages                0.02%  658.27 sec  658.27 sec  0.00 sec  0.00 sec 
[07/15 18:35:55     78s] (I)       | | | | +-Read halo blockages                 0.01%  658.27 sec  658.27 sec  0.00 sec  0.00 sec 
[07/15 18:35:55     78s] (I)       | | | | +-Read boundary cut boxes             0.00%  658.27 sec  658.27 sec  0.00 sec  0.00 sec 
[07/15 18:35:55     78s] (I)       | | | +-Read blackboxes                       0.02%  658.27 sec  658.27 sec  0.00 sec  0.00 sec 
[07/15 18:35:55     78s] (I)       | | | +-Read prerouted                        0.30%  658.27 sec  658.27 sec  0.00 sec  0.00 sec 
[07/15 18:35:55     78s] (I)       | | | +-Read unlegalized nets                 0.07%  658.27 sec  658.27 sec  0.00 sec  0.00 sec 
[07/15 18:35:55     78s] (I)       | | | +-Read nets                             0.44%  658.27 sec  658.27 sec  0.00 sec  0.00 sec 
[07/15 18:35:55     78s] (I)       | | | +-Set up via pillars                    0.01%  658.27 sec  658.27 sec  0.00 sec  0.00 sec 
[07/15 18:35:55     78s] (I)       | | | +-Initialize 3D grid graph              0.02%  658.27 sec  658.27 sec  0.00 sec  0.00 sec 
[07/15 18:35:55     78s] (I)       | | | +-Model blockage capacity               0.85%  658.27 sec  658.27 sec  0.00 sec  0.01 sec 
[07/15 18:35:55     78s] (I)       | | | | +-Initialize 3D capacity              0.62%  658.27 sec  658.27 sec  0.00 sec  0.00 sec 
[07/15 18:35:55     78s] (I)       | +-Read aux data                             0.00%  658.27 sec  658.27 sec  0.00 sec  0.00 sec 
[07/15 18:35:55     78s] (I)       | +-Others data preparation                   0.09%  658.27 sec  658.27 sec  0.00 sec  0.00 sec 
[07/15 18:35:55     78s] (I)       | +-Create route kernel                       1.48%  658.27 sec  658.27 sec  0.00 sec  0.00 sec 
[07/15 18:35:55     78s] (I)       +-Global Routing                             36.27%  658.27 sec  658.29 sec  0.02 sec  0.02 sec 
[07/15 18:35:55     78s] (I)       | +-Initialization                            0.60%  658.27 sec  658.27 sec  0.00 sec  0.00 sec 
[07/15 18:35:55     78s] (I)       | +-Net group 1                              34.36%  658.27 sec  658.29 sec  0.02 sec  0.02 sec 
[07/15 18:35:55     78s] (I)       | | +-Generate topology                       1.53%  658.27 sec  658.27 sec  0.00 sec  0.00 sec 
[07/15 18:35:55     78s] (I)       | | +-Phase 1a                                3.96%  658.27 sec  658.27 sec  0.00 sec  0.00 sec 
[07/15 18:35:55     78s] (I)       | | | +-Pattern routing (1T)                  2.71%  658.27 sec  658.27 sec  0.00 sec  0.00 sec 
[07/15 18:35:55     78s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.35%  658.27 sec  658.27 sec  0.00 sec  0.00 sec 
[07/15 18:35:55     78s] (I)       | | | +-Add via demand to 2D                  0.32%  658.27 sec  658.27 sec  0.00 sec  0.00 sec 
[07/15 18:35:55     78s] (I)       | | +-Phase 1b                                1.20%  658.27 sec  658.27 sec  0.00 sec  0.00 sec 
[07/15 18:35:55     78s] (I)       | | | +-Monotonic routing (1T)                0.94%  658.27 sec  658.27 sec  0.00 sec  0.00 sec 
[07/15 18:35:55     78s] (I)       | | +-Phase 1c                                0.89%  658.27 sec  658.27 sec  0.00 sec  0.00 sec 
[07/15 18:35:55     78s] (I)       | | | +-Two level Routing                     0.71%  658.27 sec  658.27 sec  0.00 sec  0.00 sec 
[07/15 18:35:55     78s] (I)       | | | | +-Two Level Routing (Regular)         0.22%  658.27 sec  658.27 sec  0.00 sec  0.00 sec 
[07/15 18:35:55     78s] (I)       | | | | +-Two Level Routing (Strong)          0.11%  658.27 sec  658.27 sec  0.00 sec  0.00 sec 
[07/15 18:35:55     78s] (I)       | | +-Phase 1d                               13.43%  658.27 sec  658.28 sec  0.01 sec  0.01 sec 
[07/15 18:35:55     78s] (I)       | | | +-Detoured routing (1T)                13.18%  658.27 sec  658.28 sec  0.01 sec  0.01 sec 
[07/15 18:35:55     78s] (I)       | | +-Phase 1e                                0.55%  658.28 sec  658.28 sec  0.00 sec  0.00 sec 
[07/15 18:35:55     78s] (I)       | | | +-Route legalization                    0.31%  658.28 sec  658.28 sec  0.00 sec  0.00 sec 
[07/15 18:35:55     78s] (I)       | | | | +-Legalize Blockage Violations        0.15%  658.28 sec  658.28 sec  0.00 sec  0.00 sec 
[07/15 18:35:55     78s] (I)       | | +-Phase 1l                               10.80%  658.28 sec  658.29 sec  0.01 sec  0.01 sec 
[07/15 18:35:55     78s] (I)       | | | +-Layer assignment (1T)                10.40%  658.28 sec  658.29 sec  0.01 sec  0.01 sec 
[07/15 18:35:55     78s] (I)       | +-Clean cong LA                             0.00%  658.29 sec  658.29 sec  0.00 sec  0.00 sec 
[07/15 18:35:55     78s] (I)       +-Export 3D cong map                          0.82%  658.29 sec  658.29 sec  0.00 sec  0.00 sec 
[07/15 18:35:55     78s] (I)       | +-Export 2D cong map                        0.17%  658.29 sec  658.29 sec  0.00 sec  0.00 sec 
[07/15 18:35:55     78s] (I)       +-Extract Global 3D Wires                     0.26%  658.29 sec  658.29 sec  0.00 sec  0.00 sec 
[07/15 18:35:55     78s] (I)       +-Track Assignment (1T)                      14.54%  658.29 sec  658.30 sec  0.01 sec  0.01 sec 
[07/15 18:35:55     78s] (I)       | +-Initialization                            0.08%  658.29 sec  658.29 sec  0.00 sec  0.00 sec 
[07/15 18:35:55     78s] (I)       | +-Track Assignment Kernel                  13.82%  658.29 sec  658.30 sec  0.01 sec  0.01 sec 
[07/15 18:35:55     78s] (I)       | +-Free Memory                               0.01%  658.30 sec  658.30 sec  0.00 sec  0.00 sec 
[07/15 18:35:55     78s] (I)       +-Export                                     10.66%  658.30 sec  658.30 sec  0.01 sec  0.00 sec 
[07/15 18:35:55     78s] (I)       | +-Export DB wires                           5.36%  658.30 sec  658.30 sec  0.00 sec  0.00 sec 
[07/15 18:35:55     78s] (I)       | | +-Export all nets                         3.94%  658.30 sec  658.30 sec  0.00 sec  0.00 sec 
[07/15 18:35:55     78s] (I)       | | +-Set wire vias                           0.89%  658.30 sec  658.30 sec  0.00 sec  0.00 sec 
[07/15 18:35:55     78s] (I)       | +-Report wirelength                         2.61%  658.30 sec  658.30 sec  0.00 sec  0.00 sec 
[07/15 18:35:55     78s] (I)       | +-Update net boxes                          2.00%  658.30 sec  658.30 sec  0.00 sec  0.00 sec 
[07/15 18:35:55     78s] (I)       | +-Update timing                             0.00%  658.30 sec  658.30 sec  0.00 sec  0.00 sec 
[07/15 18:35:55     78s] (I)       +-Postprocess design                          0.42%  658.30 sec  658.31 sec  0.00 sec  0.00 sec 
[07/15 18:35:55     78s] (I)      ======================= Summary by functions ========================
[07/15 18:35:55     78s] (I)       Lv  Step                                      %      Real       CPU 
[07/15 18:35:55     78s] (I)      ---------------------------------------------------------------------
[07/15 18:35:55     78s] (I)        0  Early Global Route kernel           100.00%  0.06 sec  0.05 sec 
[07/15 18:35:55     78s] (I)        1  Global Routing                       36.27%  0.02 sec  0.02 sec 
[07/15 18:35:55     78s] (I)        1  Track Assignment (1T)                14.54%  0.01 sec  0.01 sec 
[07/15 18:35:55     78s] (I)        1  Import and model                     12.92%  0.01 sec  0.01 sec 
[07/15 18:35:55     78s] (I)        1  Export                               10.66%  0.01 sec  0.00 sec 
[07/15 18:35:55     78s] (I)        1  Export 3D cong map                    0.82%  0.00 sec  0.00 sec 
[07/15 18:35:55     78s] (I)        1  Postprocess design                    0.42%  0.00 sec  0.00 sec 
[07/15 18:35:55     78s] (I)        1  Extract Global 3D Wires               0.26%  0.00 sec  0.00 sec 
[07/15 18:35:55     78s] (I)        2  Net group 1                          34.36%  0.02 sec  0.02 sec 
[07/15 18:35:55     78s] (I)        2  Track Assignment Kernel              13.82%  0.01 sec  0.01 sec 
[07/15 18:35:55     78s] (I)        2  Create route DB                       6.51%  0.00 sec  0.01 sec 
[07/15 18:35:55     78s] (I)        2  Export DB wires                       5.36%  0.00 sec  0.00 sec 
[07/15 18:35:55     78s] (I)        2  Create place DB                       3.89%  0.00 sec  0.00 sec 
[07/15 18:35:55     78s] (I)        2  Report wirelength                     2.61%  0.00 sec  0.00 sec 
[07/15 18:35:55     78s] (I)        2  Update net boxes                      2.00%  0.00 sec  0.00 sec 
[07/15 18:35:55     78s] (I)        2  Create route kernel                   1.48%  0.00 sec  0.00 sec 
[07/15 18:35:55     78s] (I)        2  Initialization                        0.68%  0.00 sec  0.00 sec 
[07/15 18:35:55     78s] (I)        2  Export 2D cong map                    0.17%  0.00 sec  0.00 sec 
[07/15 18:35:55     78s] (I)        2  Others data preparation               0.09%  0.00 sec  0.00 sec 
[07/15 18:35:55     78s] (I)        2  Free Memory                           0.01%  0.00 sec  0.00 sec 
[07/15 18:35:55     78s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[07/15 18:35:55     78s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[07/15 18:35:55     78s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[07/15 18:35:55     78s] (I)        3  Phase 1d                             13.43%  0.01 sec  0.01 sec 
[07/15 18:35:55     78s] (I)        3  Phase 1l                             10.80%  0.01 sec  0.01 sec 
[07/15 18:35:55     78s] (I)        3  Import route data (1T)                6.12%  0.00 sec  0.01 sec 
[07/15 18:35:55     78s] (I)        3  Phase 1a                              3.96%  0.00 sec  0.00 sec 
[07/15 18:35:55     78s] (I)        3  Export all nets                       3.94%  0.00 sec  0.00 sec 
[07/15 18:35:55     78s] (I)        3  Import place data                     3.72%  0.00 sec  0.00 sec 
[07/15 18:35:55     78s] (I)        3  Generate topology                     1.53%  0.00 sec  0.00 sec 
[07/15 18:35:55     78s] (I)        3  Phase 1b                              1.20%  0.00 sec  0.00 sec 
[07/15 18:35:55     78s] (I)        3  Phase 1c                              0.89%  0.00 sec  0.00 sec 
[07/15 18:35:55     78s] (I)        3  Set wire vias                         0.89%  0.00 sec  0.00 sec 
[07/15 18:35:55     78s] (I)        3  Phase 1e                              0.55%  0.00 sec  0.00 sec 
[07/15 18:35:55     78s] (I)        4  Detoured routing (1T)                13.18%  0.01 sec  0.01 sec 
[07/15 18:35:55     78s] (I)        4  Layer assignment (1T)                10.40%  0.01 sec  0.01 sec 
[07/15 18:35:55     78s] (I)        4  Read nets                             2.72%  0.00 sec  0.00 sec 
[07/15 18:35:55     78s] (I)        4  Pattern routing (1T)                  2.71%  0.00 sec  0.00 sec 
[07/15 18:35:55     78s] (I)        4  Read blockages ( Layer 2-3 )          1.59%  0.00 sec  0.00 sec 
[07/15 18:35:55     78s] (I)        4  Read instances and placement          1.10%  0.00 sec  0.00 sec 
[07/15 18:35:55     78s] (I)        4  Monotonic routing (1T)                0.94%  0.00 sec  0.00 sec 
[07/15 18:35:55     78s] (I)        4  Model blockage capacity               0.85%  0.00 sec  0.01 sec 
[07/15 18:35:55     78s] (I)        4  Two level Routing                     0.71%  0.00 sec  0.00 sec 
[07/15 18:35:55     78s] (I)        4  Pattern Routing Avoiding Blockages    0.35%  0.00 sec  0.00 sec 
[07/15 18:35:55     78s] (I)        4  Add via demand to 2D                  0.32%  0.00 sec  0.00 sec 
[07/15 18:35:55     78s] (I)        4  Route legalization                    0.31%  0.00 sec  0.00 sec 
[07/15 18:35:55     78s] (I)        4  Read prerouted                        0.30%  0.00 sec  0.00 sec 
[07/15 18:35:55     78s] (I)        4  Read unlegalized nets                 0.07%  0.00 sec  0.00 sec 
[07/15 18:35:55     78s] (I)        4  Read blackboxes                       0.02%  0.00 sec  0.00 sec 
[07/15 18:35:55     78s] (I)        4  Initialize 3D grid graph              0.02%  0.00 sec  0.00 sec 
[07/15 18:35:55     78s] (I)        4  Set up via pillars                    0.01%  0.00 sec  0.00 sec 
[07/15 18:35:55     78s] (I)        5  Initialize 3D capacity                0.62%  0.00 sec  0.00 sec 
[07/15 18:35:55     78s] (I)        5  Read instance blockages               0.24%  0.00 sec  0.00 sec 
[07/15 18:35:55     78s] (I)        5  Two Level Routing (Regular)           0.22%  0.00 sec  0.00 sec 
[07/15 18:35:55     78s] (I)        5  Legalize Blockage Violations          0.15%  0.00 sec  0.00 sec 
[07/15 18:35:55     78s] (I)        5  Two Level Routing (Strong)            0.11%  0.00 sec  0.00 sec 
[07/15 18:35:55     78s] (I)        5  Read PG blockages                     0.06%  0.00 sec  0.00 sec 
[07/15 18:35:55     78s] (I)        5  Read clock blockages                  0.03%  0.00 sec  0.00 sec 
[07/15 18:35:55     78s] (I)        5  Read other blockages                  0.02%  0.00 sec  0.00 sec 
[07/15 18:35:55     78s] (I)        5  Read halo blockages                   0.01%  0.00 sec  0.00 sec 
[07/15 18:35:55     78s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[07/15 18:35:55     78s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[07/15 18:35:55     78s]       Route Remaining Unrouted Nets done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/15 18:35:55     78s]     Routing using NR in eGR->NR Step done.
[07/15 18:35:55     78s] Net route status summary:
[07/15 18:35:55     78s]   Clock:        13 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=13, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[07/15 18:35:55     78s]   Non-clock:  1276 (unrouted=27, trialRouted=1249, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=27, (crossesIlmBoundary AND tooFewTerms=0)])
[07/15 18:35:55     78s] 
[07/15 18:35:55     78s] CCOPT: Done with clock implementation routing.
[07/15 18:35:55     78s] 
[07/15 18:35:55     78s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:04.8 real=0:00:04.8)
[07/15 18:35:55     78s]   Clock implementation routing done.
[07/15 18:35:55     78s]   Leaving CCOpt scope - extractRC...
[07/15 18:35:55     78s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[07/15 18:35:55     78s] Extraction called for design 'aska_dig' of instances=1228 and nets=1289 using extraction engine 'preRoute' .
[07/15 18:35:55     78s] PreRoute RC Extraction called for design aska_dig.
[07/15 18:35:55     78s] RC Extraction called in multi-corner(2) mode.
[07/15 18:35:55     78s] RCMode: PreRoute
[07/15 18:35:55     78s]       RC Corner Indexes            0       1   
[07/15 18:35:55     78s] Capacitance Scaling Factor   : 1.00000 1.00000 
[07/15 18:35:55     78s] Resistance Scaling Factor    : 1.00000 1.00000 
[07/15 18:35:55     78s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[07/15 18:35:55     78s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[07/15 18:35:55     78s] Shrink Factor                : 1.00000
[07/15 18:35:55     78s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/15 18:35:55     78s] Using capacitance table file ...
[07/15 18:35:55     78s] 
[07/15 18:35:55     78s] Trim Metal Layers:
[07/15 18:35:55     78s] LayerId::1 widthSet size::4
[07/15 18:35:55     78s] LayerId::2 widthSet size::4
[07/15 18:35:55     78s] LayerId::3 widthSet size::4
[07/15 18:35:55     78s] LayerId::4 widthSet size::4
[07/15 18:35:55     78s] LayerId::5 widthSet size::4
[07/15 18:35:55     78s] LayerId::6 widthSet size::2
[07/15 18:35:55     78s] Updating RC grid for preRoute extraction ...
[07/15 18:35:55     78s] eee: pegSigSF::1.070000
[07/15 18:35:55     78s] Initializing multi-corner capacitance tables ... 
[07/15 18:35:55     78s] Initializing multi-corner resistance tables ...
[07/15 18:35:55     78s] eee: l::1 avDens::0.108779 usedTrk::522.139018 availTrk::4800.000000 sigTrk::522.139018
[07/15 18:35:55     78s] eee: l::2 avDens::0.142151 usedTrk::636.835981 availTrk::4480.000000 sigTrk::636.835981
[07/15 18:35:55     78s] eee: l::3 avDens::0.164500 usedTrk::618.518752 availTrk::3760.000000 sigTrk::618.518752
[07/15 18:35:55     78s] eee: l::4 avDens::0.011833 usedTrk::33.131250 availTrk::2800.000000 sigTrk::33.131250
[07/15 18:35:55     78s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:35:55     78s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:35:55     78s] {RT max_rc 0 3 3 0}
[07/15 18:35:55     78s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.000000 newSi=0.001600 wHLS=0.000000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/15 18:35:55     78s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2050.766M)
[07/15 18:35:55     78s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[07/15 18:35:55     78s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:35:55     78s]   Clock tree timing engine global stage delay update for slow_corner:setup.late...
[07/15 18:35:55     78s] End AAE Lib Interpolated Model. (MEM=2050.77 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:35:55     78s]   Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:35:55     78s]   Clock DAG stats after routing clock trees:
[07/15 18:35:55     78s]     cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 18:35:55     78s]     sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:35:55     78s]     misc counts      : r=2, pp=0
[07/15 18:35:55     78s]     cell areas       : b=250.880um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=250.880um^2
[07/15 18:35:55     78s]     cell capacitance : b=0.108pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.108pF
[07/15 18:35:55     78s]     sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:35:55     78s]     wire capacitance : top=0.000pF, trunk=0.240pF, leaf=0.720pF, total=0.960pF
[07/15 18:35:55     78s]     wire lengths     : top=0.000um, trunk=1660.960um, leaf=4186.270um, total=5847.230um
[07/15 18:35:55     78s]     hp wire lengths  : top=0.000um, trunk=1132.880um, leaf=1451.800um, total=2584.680um
[07/15 18:35:55     78s]   Clock DAG net violations after routing clock trees:
[07/15 18:35:55     78s]     Remaining Transition : {count=1, worst=[0.023ns]} avg=0.023ns sd=0.000ns sum=0.023ns
[07/15 18:35:55     78s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[07/15 18:35:55     78s]     Trunk : target=0.622ns count=8 avg=0.272ns sd=0.165ns min=0.056ns max=0.455ns {5 <= 0.373ns, 3 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:35:55     78s]     Leaf  : target=0.622ns count=5 avg=0.525ns sd=0.068ns min=0.483ns max=0.645ns {0 <= 0.373ns, 2 <= 0.498ns, 2 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns} {1 <= 0.653ns, 0 <= 0.684ns, 0 <= 0.746ns, 0 <= 0.933ns, 0 > 0.933ns}
[07/15 18:35:55     78s]   Clock DAG library cell distribution after routing clock trees {count}:
[07/15 18:35:55     78s]      Bufs: BUJI3VX8: 3 BUJI3VX6: 2 BUJI3VX2: 1 BUJI3VX1: 5 
[07/15 18:35:55     78s]   Clock DAG hash after routing clock trees: 6757873613891663491 9340013017576829999
[07/15 18:35:55     78s]   CTS services accumulated run-time stats after routing clock trees:
[07/15 18:35:55     78s]     delay calculator: calls=9660, total_wall_time=0.408s, mean_wall_time=0.042ms
[07/15 18:35:55     78s]     legalizer: calls=1309, total_wall_time=0.021s, mean_wall_time=0.016ms
[07/15 18:35:55     78s]     steiner router: calls=8572, total_wall_time=0.141s, mean_wall_time=0.016ms
[07/15 18:35:55     78s]   Primary reporting skew groups after routing clock trees:
[07/15 18:35:55     78s]     skew_group CLK/functional_mode: insertion delay [min=1.837, max=1.896, avg=1.863, sd=0.016], skew [0.059 vs 0.286], 100% {1.837, 1.896} (wid=0.047 ws=0.035) (gid=1.858 gs=0.035)
[07/15 18:35:55     78s]         min path sink: spi1_conf0_meta_reg[13]/C
[07/15 18:35:55     78s]         max path sink: spi1_ele2_reg[6]/C
[07/15 18:35:55     78s]   Skew group summary after routing clock trees:
[07/15 18:35:55     78s]     skew_group CLK/functional_mode: insertion delay [min=1.837, max=1.896, avg=1.863, sd=0.016], skew [0.059 vs 0.286], 100% {1.837, 1.896} (wid=0.047 ws=0.035) (gid=1.858 gs=0.035)
[07/15 18:35:55     78s]     skew_group SPI_CLK/functional_mode: insertion delay [min=1.749, max=1.782, avg=1.771, sd=0.012], skew [0.034 vs 0.286], 100% {1.749, 1.782} (wid=0.049 ws=0.034) (gid=1.733 gs=0.000)
[07/15 18:35:55     78s]   CCOpt::Phase::Routing done. (took cpu=0:00:04.9 real=0:00:04.9)
[07/15 18:35:55     78s]   CCOpt::Phase::PostConditioning...
[07/15 18:35:55     78s]   Leaving CCOpt scope - Initializing placement interface...
[07/15 18:35:55     78s] OPERPROF: Starting DPlace-Init at level 1, MEM:2098.5M, EPOCH TIME: 1721082955.066320
[07/15 18:35:55     78s] Processing tracks to init pin-track alignment.
[07/15 18:35:55     78s] z: 2, totalTracks: 1
[07/15 18:35:55     78s] z: 4, totalTracks: 1
[07/15 18:35:55     78s] z: 6, totalTracks: 1
[07/15 18:35:55     78s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:35:55     78s] All LLGs are deleted
[07/15 18:35:55     78s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:55     78s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:55     78s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2098.5M, EPOCH TIME: 1721082955.067525
[07/15 18:35:55     78s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2098.5M, EPOCH TIME: 1721082955.067608
[07/15 18:35:55     78s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2098.5M, EPOCH TIME: 1721082955.067806
[07/15 18:35:55     78s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:55     78s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:55     78s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2098.5M, EPOCH TIME: 1721082955.067981
[07/15 18:35:55     78s] Max number of tech site patterns supported in site array is 256.
[07/15 18:35:55     78s] Core basic site is core_ji3v
[07/15 18:35:55     78s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2098.5M, EPOCH TIME: 1721082955.076841
[07/15 18:35:55     78s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 18:35:55     78s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 18:35:55     78s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.001, MEM:2098.5M, EPOCH TIME: 1721082955.077512
[07/15 18:35:55     78s] Fast DP-INIT is on for default
[07/15 18:35:55     78s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/15 18:35:55     78s] Atter site array init, number of instance map data is 0.
[07/15 18:35:55     78s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.010, MEM:2098.5M, EPOCH TIME: 1721082955.077939
[07/15 18:35:55     78s] 
[07/15 18:35:55     78s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:35:55     78s] OPERPROF:     Starting CMU at level 3, MEM:2098.5M, EPOCH TIME: 1721082955.078506
[07/15 18:35:55     78s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2098.5M, EPOCH TIME: 1721082955.078732
[07/15 18:35:55     78s] 
[07/15 18:35:55     78s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 18:35:55     78s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:2098.5M, EPOCH TIME: 1721082955.078891
[07/15 18:35:55     78s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2098.5M, EPOCH TIME: 1721082955.078933
[07/15 18:35:55     78s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2114.5M, EPOCH TIME: 1721082955.079233
[07/15 18:35:55     78s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2114.5MB).
[07/15 18:35:55     78s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.013, MEM:2114.5M, EPOCH TIME: 1721082955.079405
[07/15 18:35:55     78s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:35:55     78s]   Removing CTS place status from clock tree and sinks.
[07/15 18:35:55     78s]   Removed CTS place status from 11 clock cells (out of 14 ) and 0 clock sinks (out of 0 ).
[07/15 18:35:55     78s]   Legalizer reserving space for clock trees
[07/15 18:35:55     78s]   PostConditioning...
[07/15 18:35:55     78s]     PostConditioning active optimizations:
[07/15 18:35:55     78s]      - DRV fixing with initial upsizing, sizing and buffering
[07/15 18:35:55     78s]      - Skew fixing with sizing
[07/15 18:35:55     78s]     
[07/15 18:35:55     78s]     Currently running CTS, using active skew data
[07/15 18:35:55     78s]     Reset bufferability constraints...
[07/15 18:35:55     78s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[07/15 18:35:55     78s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:35:55     78s]     PostConditioning Upsizing To Fix DRVs...
[07/15 18:35:55     78s]       Clock DAG hash before 'PostConditioning Upsizing To Fix DRVs': 6757873613891663491 9340013017576829999
[07/15 18:35:55     78s]       CTS services accumulated run-time stats before 'PostConditioning Upsizing To Fix DRVs':
[07/15 18:35:55     78s]         delay calculator: calls=9660, total_wall_time=0.408s, mean_wall_time=0.042ms
[07/15 18:35:55     78s]         legalizer: calls=1320, total_wall_time=0.022s, mean_wall_time=0.016ms
[07/15 18:35:55     78s]         steiner router: calls=8572, total_wall_time=0.141s, mean_wall_time=0.016ms
[07/15 18:35:55     78s]       Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...End AAE Lib Interpolated Model. (MEM=2104.93 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:35:55     78s] 80% ...100% 
[07/15 18:35:55     78s]       CCOpt-PostConditioning: considered: 13, tested: 13, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 1
[07/15 18:35:55     78s]       
[07/15 18:35:55     78s]       Statistics: Fix DRVs (initial upsizing):
[07/15 18:35:55     78s]       ========================================
[07/15 18:35:55     78s]       
[07/15 18:35:55     78s]       Cell changes by Net Type:
[07/15 18:35:55     78s]       
[07/15 18:35:55     78s]       ----------------------------------------------------------------------------------------------------------------------------
[07/15 18:35:55     78s]       Net Type    Attempted            Upsized              Downsized    Swapped Same Size    Total Changed        Not Sized
[07/15 18:35:55     78s]       ----------------------------------------------------------------------------------------------------------------------------
[07/15 18:35:55     78s]       top                0                    0                    0            0                    0                    0
[07/15 18:35:55     78s]       trunk              0                    0                    0            0                    0                    0
[07/15 18:35:55     78s]       leaf               1 [100.0%]           1 (100.0%)           0            0                    1 (100.0%)           0 (0.0%)
[07/15 18:35:55     78s]       ----------------------------------------------------------------------------------------------------------------------------
[07/15 18:35:55     78s]       Total              1 [100.0%]           1 (100.0%)           0            0                    1 (100.0%)           0 (0.0%)
[07/15 18:35:55     78s]       ----------------------------------------------------------------------------------------------------------------------------
[07/15 18:35:55     78s]       
[07/15 18:35:55     78s]       Upsized: 1, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 7.526um^2 (3.000%)
[07/15 18:35:55     78s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[07/15 18:35:55     78s]       
[07/15 18:35:55     78s]       Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
[07/15 18:35:55     78s]         cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 18:35:55     78s]         sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:35:55     78s]         misc counts      : r=2, pp=0
[07/15 18:35:55     78s]         cell areas       : b=258.406um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=258.406um^2
[07/15 18:35:55     78s]         cell capacitance : b=0.113pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.113pF
[07/15 18:35:55     78s]         sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:35:55     78s]         wire capacitance : top=0.000pF, trunk=0.240pF, leaf=0.720pF, total=0.960pF
[07/15 18:35:55     78s]         wire lengths     : top=0.000um, trunk=1660.960um, leaf=4186.270um, total=5847.230um
[07/15 18:35:55     78s]         hp wire lengths  : top=0.000um, trunk=1132.880um, leaf=1451.800um, total=2584.680um
[07/15 18:35:55     78s]       Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs': none
[07/15 18:35:55     78s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
[07/15 18:35:55     78s]         Trunk : target=0.622ns count=8 avg=0.275ns sd=0.168ns min=0.056ns max=0.475ns {5 <= 0.373ns, 3 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:35:55     78s]         Leaf  : target=0.622ns count=5 avg=0.489ns sd=0.015ns min=0.466ns max=0.501ns {0 <= 0.373ns, 3 <= 0.498ns, 2 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:35:55     78s]       Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
[07/15 18:35:55     78s]          Bufs: BUJI3VX8: 4 BUJI3VX6: 1 BUJI3VX2: 1 BUJI3VX1: 5 
[07/15 18:35:55     78s]       Clock DAG hash after 'PostConditioning Upsizing To Fix DRVs': 3967568281855206485 1366952598294435713
[07/15 18:35:55     78s]       CTS services accumulated run-time stats after 'PostConditioning Upsizing To Fix DRVs':
[07/15 18:35:55     78s]         delay calculator: calls=9698, total_wall_time=0.410s, mean_wall_time=0.042ms
[07/15 18:35:55     78s]         legalizer: calls=1324, total_wall_time=0.022s, mean_wall_time=0.016ms
[07/15 18:35:55     78s]         steiner router: calls=8588, total_wall_time=0.141s, mean_wall_time=0.016ms
[07/15 18:35:55     78s]       Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
[07/15 18:35:55     78s]         skew_group CLK/functional_mode: insertion delay [min=1.835, max=1.885], skew [0.049 vs 0.286]
[07/15 18:35:55     78s]             min path sink: spi1_ele2_reg[25]/C
[07/15 18:35:55     78s]             max path sink: spi1_conf1_reg[20]/C
[07/15 18:35:55     78s]       Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
[07/15 18:35:55     78s]         skew_group CLK/functional_mode: insertion delay [min=1.835, max=1.885], skew [0.049 vs 0.286]
[07/15 18:35:55     78s]         skew_group SPI_CLK/functional_mode: insertion delay [min=1.749, max=1.782], skew [0.034 vs 0.286]
[07/15 18:35:55     78s]       Legalizer API calls during this step: 4 succeeded with high effort: 4 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:35:55     78s]     PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:35:55     78s]     Recomputing CTS skew targets...
[07/15 18:35:55     78s]     Resolving skew group constraints...
[07/15 18:35:55     78s]       Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 51 variables and 138 constraints; tolerance 1
[07/15 18:35:55     78s]     Resolving skew group constraints done.
[07/15 18:35:55     78s]     Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:35:55     78s]     PostConditioning Fixing DRVs...
[07/15 18:35:55     78s]       Clock DAG hash before 'PostConditioning Fixing DRVs': 3967568281855206485 1366952598294435713
[07/15 18:35:55     78s]       CTS services accumulated run-time stats before 'PostConditioning Fixing DRVs':
[07/15 18:35:55     78s]         delay calculator: calls=9698, total_wall_time=0.410s, mean_wall_time=0.042ms
[07/15 18:35:55     78s]         legalizer: calls=1324, total_wall_time=0.022s, mean_wall_time=0.016ms
[07/15 18:35:55     78s]         steiner router: calls=8588, total_wall_time=0.141s, mean_wall_time=0.016ms
[07/15 18:35:55     78s]       Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[07/15 18:35:55     78s]       CCOpt-PostConditioning: considered: 13, tested: 13, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[07/15 18:35:55     78s]       
[07/15 18:35:55     78s]       Statistics: Fix DRVs (cell sizing):
[07/15 18:35:55     78s]       ===================================
[07/15 18:35:55     78s]       
[07/15 18:35:55     78s]       Cell changes by Net Type:
[07/15 18:35:55     78s]       
[07/15 18:35:55     78s]       -------------------------------------------------------------------------------------------------
[07/15 18:35:55     78s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[07/15 18:35:55     78s]       -------------------------------------------------------------------------------------------------
[07/15 18:35:55     78s]       top                0            0           0            0                    0                0
[07/15 18:35:55     78s]       trunk              0            0           0            0                    0                0
[07/15 18:35:55     78s]       leaf               0            0           0            0                    0                0
[07/15 18:35:55     78s]       -------------------------------------------------------------------------------------------------
[07/15 18:35:55     78s]       Total              0            0           0            0                    0                0
[07/15 18:35:55     78s]       -------------------------------------------------------------------------------------------------
[07/15 18:35:55     78s]       
[07/15 18:35:55     78s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[07/15 18:35:55     78s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[07/15 18:35:55     78s]       
[07/15 18:35:55     78s]       Clock DAG stats after 'PostConditioning Fixing DRVs':
[07/15 18:35:55     78s]         cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 18:35:55     78s]         sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:35:55     78s]         misc counts      : r=2, pp=0
[07/15 18:35:55     78s]         cell areas       : b=258.406um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=258.406um^2
[07/15 18:35:55     78s]         cell capacitance : b=0.113pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.113pF
[07/15 18:35:55     78s]         sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:35:55     78s]         wire capacitance : top=0.000pF, trunk=0.240pF, leaf=0.720pF, total=0.960pF
[07/15 18:35:55     78s]         wire lengths     : top=0.000um, trunk=1660.960um, leaf=4186.270um, total=5847.230um
[07/15 18:35:55     78s]         hp wire lengths  : top=0.000um, trunk=1132.880um, leaf=1451.800um, total=2584.680um
[07/15 18:35:55     78s]       Clock DAG net violations after 'PostConditioning Fixing DRVs': none
[07/15 18:35:55     78s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
[07/15 18:35:55     78s]         Trunk : target=0.622ns count=8 avg=0.275ns sd=0.168ns min=0.056ns max=0.475ns {5 <= 0.373ns, 3 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:35:55     78s]         Leaf  : target=0.622ns count=5 avg=0.489ns sd=0.015ns min=0.466ns max=0.501ns {0 <= 0.373ns, 3 <= 0.498ns, 2 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:35:55     78s]       Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
[07/15 18:35:55     78s]          Bufs: BUJI3VX8: 4 BUJI3VX6: 1 BUJI3VX2: 1 BUJI3VX1: 5 
[07/15 18:35:55     78s]       Clock DAG hash after 'PostConditioning Fixing DRVs': 3967568281855206485 1366952598294435713
[07/15 18:35:55     78s]       CTS services accumulated run-time stats after 'PostConditioning Fixing DRVs':
[07/15 18:35:55     78s]         delay calculator: calls=9698, total_wall_time=0.410s, mean_wall_time=0.042ms
[07/15 18:35:55     78s]         legalizer: calls=1324, total_wall_time=0.022s, mean_wall_time=0.016ms
[07/15 18:35:55     78s]         steiner router: calls=8588, total_wall_time=0.141s, mean_wall_time=0.016ms
[07/15 18:35:55     78s]       Primary reporting skew groups after 'PostConditioning Fixing DRVs':
[07/15 18:35:55     78s]         skew_group CLK/functional_mode: insertion delay [min=1.835, max=1.885], skew [0.049 vs 0.286]
[07/15 18:35:55     78s]             min path sink: spi1_ele2_reg[25]/C
[07/15 18:35:55     78s]             max path sink: spi1_conf1_reg[20]/C
[07/15 18:35:55     78s]       Skew group summary after 'PostConditioning Fixing DRVs':
[07/15 18:35:55     78s]         skew_group CLK/functional_mode: insertion delay [min=1.835, max=1.885], skew [0.049 vs 0.286]
[07/15 18:35:55     78s]         skew_group SPI_CLK/functional_mode: insertion delay [min=1.749, max=1.782], skew [0.034 vs 0.286]
[07/15 18:35:55     78s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:35:55     78s]     PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:35:55     78s]     Buffering to fix DRVs...
[07/15 18:35:55     78s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[07/15 18:35:55     78s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[07/15 18:35:55     78s]     Inserted 0 buffers and inverters.
[07/15 18:35:55     78s]     success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
[07/15 18:35:55     78s]     CCOpt-PostConditioning: nets considered: 13, nets tested: 13, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
[07/15 18:35:55     78s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[07/15 18:35:55     78s]       cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 18:35:55     78s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:35:55     78s]       misc counts      : r=2, pp=0
[07/15 18:35:55     78s]       cell areas       : b=258.406um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=258.406um^2
[07/15 18:35:55     78s]       cell capacitance : b=0.113pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.113pF
[07/15 18:35:55     78s]       sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:35:55     78s]       wire capacitance : top=0.000pF, trunk=0.240pF, leaf=0.720pF, total=0.960pF
[07/15 18:35:55     78s]       wire lengths     : top=0.000um, trunk=1660.960um, leaf=4186.270um, total=5847.230um
[07/15 18:35:55     78s]       hp wire lengths  : top=0.000um, trunk=1132.880um, leaf=1451.800um, total=2584.680um
[07/15 18:35:55     78s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
[07/15 18:35:55     78s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[07/15 18:35:55     78s]       Trunk : target=0.622ns count=8 avg=0.275ns sd=0.168ns min=0.056ns max=0.475ns {5 <= 0.373ns, 3 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:35:55     78s]       Leaf  : target=0.622ns count=5 avg=0.489ns sd=0.015ns min=0.466ns max=0.501ns {0 <= 0.373ns, 3 <= 0.498ns, 2 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:35:55     78s]     Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
[07/15 18:35:55     78s]        Bufs: BUJI3VX8: 4 BUJI3VX6: 1 BUJI3VX2: 1 BUJI3VX1: 5 
[07/15 18:35:55     78s]     Clock DAG hash PostConditioning after re-buffering DRV fixing: 3967568281855206485 1366952598294435713
[07/15 18:35:55     78s]     CTS services accumulated run-time stats PostConditioning after re-buffering DRV fixing:
[07/15 18:35:55     78s]       delay calculator: calls=9698, total_wall_time=0.410s, mean_wall_time=0.042ms
[07/15 18:35:55     78s]       legalizer: calls=1324, total_wall_time=0.022s, mean_wall_time=0.016ms
[07/15 18:35:55     78s]       steiner router: calls=8588, total_wall_time=0.141s, mean_wall_time=0.016ms
[07/15 18:35:55     78s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[07/15 18:35:55     78s]       skew_group CLK/functional_mode: insertion delay [min=1.835, max=1.885, avg=1.866, sd=0.012], skew [0.049 vs 0.286], 100% {1.835, 1.885} (wid=0.047 ws=0.035) (gid=1.846 gs=0.026)
[07/15 18:35:55     78s]           min path sink: spi1_ele2_reg[25]/C
[07/15 18:35:55     78s]           max path sink: spi1_conf1_reg[20]/C
[07/15 18:35:55     78s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[07/15 18:35:55     78s]       skew_group CLK/functional_mode: insertion delay [min=1.835, max=1.885, avg=1.866, sd=0.012], skew [0.049 vs 0.286], 100% {1.835, 1.885} (wid=0.047 ws=0.035) (gid=1.846 gs=0.026)
[07/15 18:35:55     78s]       skew_group SPI_CLK/functional_mode: insertion delay [min=1.749, max=1.782, avg=1.771, sd=0.012], skew [0.034 vs 0.286], 100% {1.749, 1.782} (wid=0.049 ws=0.034) (gid=1.733 gs=0.000)
[07/15 18:35:55     78s]     Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:35:55     78s]     
[07/15 18:35:55     78s]     Slew Diagnostics: After DRV fixing
[07/15 18:35:55     78s]     ==================================
[07/15 18:35:55     78s]     
[07/15 18:35:55     78s]     Global Causes:
[07/15 18:35:55     78s]     
[07/15 18:35:55     78s]     -----
[07/15 18:35:55     78s]     Cause
[07/15 18:35:55     78s]     -----
[07/15 18:35:55     78s]       (empty table)
[07/15 18:35:55     78s]     -----
[07/15 18:35:55     78s]     
[07/15 18:35:55     78s]     Top 5 overslews:
[07/15 18:35:55     78s]     
[07/15 18:35:55     78s]     ---------------------------------
[07/15 18:35:55     78s]     Overslew    Causes    Driving Pin
[07/15 18:35:55     78s]     ---------------------------------
[07/15 18:35:55     78s]       (empty table)
[07/15 18:35:55     78s]     ---------------------------------
[07/15 18:35:55     78s]     
[07/15 18:35:55     78s]     Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[07/15 18:35:55     78s]     
[07/15 18:35:55     78s]     -------------------
[07/15 18:35:55     78s]     Cause    Occurences
[07/15 18:35:55     78s]     -------------------
[07/15 18:35:55     78s]       (empty table)
[07/15 18:35:55     78s]     -------------------
[07/15 18:35:55     78s]     
[07/15 18:35:55     78s]     Violation diagnostics counts from the 0 nodes that have violations:
[07/15 18:35:55     78s]     
[07/15 18:35:55     78s]     -------------------
[07/15 18:35:55     78s]     Cause    Occurences
[07/15 18:35:55     78s]     -------------------
[07/15 18:35:55     78s]       (empty table)
[07/15 18:35:55     78s]     -------------------
[07/15 18:35:55     78s]     
[07/15 18:35:55     78s]     PostConditioning Fixing Skew by cell sizing...
[07/15 18:35:55     78s]       Clock DAG hash before 'PostConditioning Fixing Skew by cell sizing': 3967568281855206485 1366952598294435713
[07/15 18:35:55     78s]       CTS services accumulated run-time stats before 'PostConditioning Fixing Skew by cell sizing':
[07/15 18:35:55     78s]         delay calculator: calls=9698, total_wall_time=0.410s, mean_wall_time=0.042ms
[07/15 18:35:55     78s]         legalizer: calls=1324, total_wall_time=0.022s, mean_wall_time=0.016ms
[07/15 18:35:55     78s]         steiner router: calls=8588, total_wall_time=0.141s, mean_wall_time=0.016ms
[07/15 18:35:55     78s]       Path optimization required 0 stage delay updates 
[07/15 18:35:55     78s]       Resized 0 clock insts to decrease delay.
[07/15 18:35:55     78s]       Fixing short paths with downsize only
[07/15 18:35:55     78s]       Path optimization required 0 stage delay updates 
[07/15 18:35:55     78s]       Resized 0 clock insts to increase delay.
[07/15 18:35:55     78s]       
[07/15 18:35:55     78s]       Statistics: Fix Skew (cell sizing):
[07/15 18:35:55     78s]       ===================================
[07/15 18:35:55     78s]       
[07/15 18:35:55     78s]       Cell changes by Net Type:
[07/15 18:35:55     78s]       
[07/15 18:35:55     78s]       -------------------------------------------------------------------------------------------------
[07/15 18:35:55     78s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[07/15 18:35:55     78s]       -------------------------------------------------------------------------------------------------
[07/15 18:35:55     78s]       top                0            0           0            0                    0                0
[07/15 18:35:55     78s]       trunk              0            0           0            0                    0                0
[07/15 18:35:55     78s]       leaf               0            0           0            0                    0                0
[07/15 18:35:55     78s]       -------------------------------------------------------------------------------------------------
[07/15 18:35:55     78s]       Total              0            0           0            0                    0                0
[07/15 18:35:55     78s]       -------------------------------------------------------------------------------------------------
[07/15 18:35:55     78s]       
[07/15 18:35:55     78s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[07/15 18:35:55     78s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[07/15 18:35:55     78s]       
[07/15 18:35:55     78s]       Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
[07/15 18:35:55     78s]         cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 18:35:55     78s]         sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:35:55     78s]         misc counts      : r=2, pp=0
[07/15 18:35:55     78s]         cell areas       : b=258.406um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=258.406um^2
[07/15 18:35:55     78s]         cell capacitance : b=0.113pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.113pF
[07/15 18:35:55     78s]         sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:35:55     78s]         wire capacitance : top=0.000pF, trunk=0.240pF, leaf=0.720pF, total=0.960pF
[07/15 18:35:55     78s]         wire lengths     : top=0.000um, trunk=1660.960um, leaf=4186.270um, total=5847.230um
[07/15 18:35:55     78s]         hp wire lengths  : top=0.000um, trunk=1132.880um, leaf=1451.800um, total=2584.680um
[07/15 18:35:55     78s]       Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing': none
[07/15 18:35:55     78s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
[07/15 18:35:55     78s]         Trunk : target=0.622ns count=8 avg=0.275ns sd=0.168ns min=0.056ns max=0.475ns {5 <= 0.373ns, 3 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:35:55     78s]         Leaf  : target=0.622ns count=5 avg=0.489ns sd=0.015ns min=0.466ns max=0.501ns {0 <= 0.373ns, 3 <= 0.498ns, 2 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:35:55     78s]       Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
[07/15 18:35:55     78s]          Bufs: BUJI3VX8: 4 BUJI3VX6: 1 BUJI3VX2: 1 BUJI3VX1: 5 
[07/15 18:35:55     78s]       Clock DAG hash after 'PostConditioning Fixing Skew by cell sizing': 3967568281855206485 1366952598294435713
[07/15 18:35:55     78s]       CTS services accumulated run-time stats after 'PostConditioning Fixing Skew by cell sizing':
[07/15 18:35:55     78s]         delay calculator: calls=9698, total_wall_time=0.410s, mean_wall_time=0.042ms
[07/15 18:35:55     78s]         legalizer: calls=1324, total_wall_time=0.022s, mean_wall_time=0.016ms
[07/15 18:35:55     78s]         steiner router: calls=8588, total_wall_time=0.141s, mean_wall_time=0.016ms
[07/15 18:35:55     78s]       Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
[07/15 18:35:55     78s]         skew_group CLK/functional_mode: insertion delay [min=1.835, max=1.885, avg=1.866, sd=0.012], skew [0.049 vs 0.286], 100% {1.835, 1.885} (wid=0.047 ws=0.035) (gid=1.846 gs=0.026)
[07/15 18:35:55     78s]             min path sink: spi1_ele2_reg[25]/C
[07/15 18:35:55     78s]             max path sink: spi1_conf1_reg[20]/C
[07/15 18:35:55     78s]       Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
[07/15 18:35:55     78s]         skew_group CLK/functional_mode: insertion delay [min=1.835, max=1.885, avg=1.866, sd=0.012], skew [0.049 vs 0.286], 100% {1.835, 1.885} (wid=0.047 ws=0.035) (gid=1.846 gs=0.026)
[07/15 18:35:55     78s]         skew_group SPI_CLK/functional_mode: insertion delay [min=1.749, max=1.782, avg=1.771, sd=0.012], skew [0.034 vs 0.286], 100% {1.749, 1.782} (wid=0.049 ws=0.034) (gid=1.733 gs=0.000)
[07/15 18:35:55     78s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 18:35:55     78s]     PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:35:55     78s]     Reconnecting optimized routes...
[07/15 18:35:55     78s]     Reset timing graph...
[07/15 18:35:55     78s] Ignoring AAE DB Resetting ...
[07/15 18:35:55     78s]     Reset timing graph done.
[07/15 18:35:55     78s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:35:55     78s]     Leaving CCOpt scope - Cleaning up placement interface...
[07/15 18:35:55     78s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2104.9M, EPOCH TIME: 1721082955.147489
[07/15 18:35:55     78s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:368).
[07/15 18:35:55     78s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:55     78s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:55     78s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:55     78s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.002, MEM:2066.9M, EPOCH TIME: 1721082955.149516
[07/15 18:35:55     78s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:35:55     78s]     Leaving CCOpt scope - ClockRefiner...
[07/15 18:35:55     78s]     Assigned high priority to 0 instances.
[07/15 18:35:55     78s]     Soft fixed 11 clock instances.
[07/15 18:35:55     78s]     Performing Single Pass Refine Place.
[07/15 18:35:55     78s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[07/15 18:35:55     78s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2066.9M, EPOCH TIME: 1721082955.150755
[07/15 18:35:55     78s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2066.9M, EPOCH TIME: 1721082955.150854
[07/15 18:35:55     78s] Processing tracks to init pin-track alignment.
[07/15 18:35:55     78s] z: 2, totalTracks: 1
[07/15 18:35:55     78s] z: 4, totalTracks: 1
[07/15 18:35:55     78s] z: 6, totalTracks: 1
[07/15 18:35:55     78s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:35:55     78s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2066.9M, EPOCH TIME: 1721082955.152030
[07/15 18:35:55     78s] Info: 11 insts are soft-fixed.
[07/15 18:35:55     78s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:55     78s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:55     78s] 
[07/15 18:35:55     78s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:35:55     78s] OPERPROF:       Starting CMU at level 4, MEM:2066.9M, EPOCH TIME: 1721082955.161558
[07/15 18:35:55     78s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2066.9M, EPOCH TIME: 1721082955.161789
[07/15 18:35:55     78s] 
[07/15 18:35:55     78s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 18:35:55     78s] Info: 11 insts are soft-fixed.
[07/15 18:35:55     78s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.010, MEM:2066.9M, EPOCH TIME: 1721082955.161982
[07/15 18:35:55     78s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2066.9M, EPOCH TIME: 1721082955.162027
[07/15 18:35:55     78s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2066.9M, EPOCH TIME: 1721082955.162157
[07/15 18:35:55     78s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2066.9MB).
[07/15 18:35:55     78s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.011, MEM:2066.9M, EPOCH TIME: 1721082955.162327
[07/15 18:35:55     78s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.012, MEM:2066.9M, EPOCH TIME: 1721082955.162364
[07/15 18:35:55     78s] TDRefine: refinePlace mode is spiral
[07/15 18:35:55     78s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.31913.8
[07/15 18:35:55     78s] OPERPROF: Starting RefinePlace at level 1, MEM:2066.9M, EPOCH TIME: 1721082955.162443
[07/15 18:35:55     78s] *** Starting refinePlace (0:01:19 mem=2066.9M) ***
[07/15 18:35:55     78s] Total net bbox length = 4.451e+04 (2.453e+04 1.998e+04) (ext = 5.038e+03)
[07/15 18:35:55     78s] 
[07/15 18:35:55     78s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:35:55     78s] Info: 11 insts are soft-fixed.
[07/15 18:35:55     78s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 18:35:55     78s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 18:35:55     78s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 18:35:55     78s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:35:55     78s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:35:55     78s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2066.9M, EPOCH TIME: 1721082955.164027
[07/15 18:35:55     78s] Starting refinePlace ...
[07/15 18:35:55     78s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:35:55     78s] One DDP V2 for no tweak run.
[07/15 18:35:55     78s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:35:55     78s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2066.9M, EPOCH TIME: 1721082955.166173
[07/15 18:35:55     78s] DDP initSite1 nrRow 45 nrJob 45
[07/15 18:35:55     78s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2066.9M, EPOCH TIME: 1721082955.166241
[07/15 18:35:55     78s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2066.9M, EPOCH TIME: 1721082955.166373
[07/15 18:35:55     78s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2066.9M, EPOCH TIME: 1721082955.166440
[07/15 18:35:55     78s] DDP markSite nrRow 45 nrJob 45
[07/15 18:35:55     78s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:2066.9M, EPOCH TIME: 1721082955.166582
[07/15 18:35:55     78s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.000, MEM:2066.9M, EPOCH TIME: 1721082955.166641
[07/15 18:35:55     78s]   Spread Effort: high, standalone mode, useDDP on.
[07/15 18:35:55     78s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2066.9MB) @(0:01:19 - 0:01:19).
[07/15 18:35:55     78s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 18:35:55     78s] wireLenOptFixPriorityInst 368 inst fixed
[07/15 18:35:55     78s] 
[07/15 18:35:55     78s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[07/15 18:35:55     78s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f5ae257aec0.
[07/15 18:35:55     78s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[07/15 18:35:55     78s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[07/15 18:35:55     78s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[07/15 18:35:55     78s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/15 18:35:55     78s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2034.9MB) @(0:01:19 - 0:01:19).
[07/15 18:35:55     78s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 18:35:55     78s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2034.9MB
[07/15 18:35:55     78s] Statistics of distance of Instance movement in refine placement:
[07/15 18:35:55     78s]   maximum (X+Y) =         0.00 um
[07/15 18:35:55     78s]   mean    (X+Y) =         0.00 um
[07/15 18:35:55     78s] Summary Report:
[07/15 18:35:55     78s] Instances move: 0 (out of 1228 movable)
[07/15 18:35:55     78s] Instances flipped: 0
[07/15 18:35:55     78s] Mean displacement: 0.00 um
[07/15 18:35:55     78s] Max displacement: 0.00 um 
[07/15 18:35:55     78s] Total instances moved : 0
[07/15 18:35:55     78s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.020, REAL:0.021, MEM:2034.9M, EPOCH TIME: 1721082955.185081
[07/15 18:35:55     78s] Total net bbox length = 4.451e+04 (2.453e+04 1.998e+04) (ext = 5.038e+03)
[07/15 18:35:55     78s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2034.9MB
[07/15 18:35:55     78s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2034.9MB) @(0:01:19 - 0:01:19).
[07/15 18:35:55     78s] *** Finished refinePlace (0:01:19 mem=2034.9M) ***
[07/15 18:35:55     78s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.31913.8
[07/15 18:35:55     78s] OPERPROF: Finished RefinePlace at level 1, CPU:0.030, REAL:0.023, MEM:2034.9M, EPOCH TIME: 1721082955.185512
[07/15 18:35:55     78s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2034.9M, EPOCH TIME: 1721082955.185559
[07/15 18:35:55     78s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1228).
[07/15 18:35:55     78s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:55     78s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:55     78s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:55     78s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.002, MEM:2034.9M, EPOCH TIME: 1721082955.187549
[07/15 18:35:55     78s]     ClockRefiner summary
[07/15 18:35:55     78s]     All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 379).
[07/15 18:35:55     78s]     Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 11).
[07/15 18:35:55     78s]     Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 368).
[07/15 18:35:55     78s]     Restoring pStatusCts on 11 clock instances.
[07/15 18:35:55     78s]     Revert refine place priority changes on 0 instances.
[07/15 18:35:55     78s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:35:55     78s]     Set dirty flag on 1 instances, 2 nets
[07/15 18:35:55     78s]   PostConditioning done.
[07/15 18:35:55     78s] Net route status summary:
[07/15 18:35:55     78s]   Clock:        13 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=13, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[07/15 18:35:55     78s]   Non-clock:  1276 (unrouted=27, trialRouted=1249, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=27, (crossesIlmBoundary AND tooFewTerms=0)])
[07/15 18:35:55     78s]   Update timing and DAG stats after post-conditioning...
[07/15 18:35:55     78s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:35:55     78s]   Clock tree timing engine global stage delay update for slow_corner:setup.late...
[07/15 18:35:55     78s] End AAE Lib Interpolated Model. (MEM=2034.91 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:35:55     78s]   Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:35:55     78s]   Clock DAG stats after post-conditioning:
[07/15 18:35:55     78s]     cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 18:35:55     78s]     sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:35:55     78s]     misc counts      : r=2, pp=0
[07/15 18:35:55     78s]     cell areas       : b=258.406um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=258.406um^2
[07/15 18:35:55     78s]     cell capacitance : b=0.113pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.113pF
[07/15 18:35:55     78s]     sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:35:55     78s]     wire capacitance : top=0.000pF, trunk=0.240pF, leaf=0.720pF, total=0.960pF
[07/15 18:35:55     78s]     wire lengths     : top=0.000um, trunk=1660.960um, leaf=4186.270um, total=5847.230um
[07/15 18:35:55     78s]     hp wire lengths  : top=0.000um, trunk=1132.880um, leaf=1451.800um, total=2584.680um
[07/15 18:35:55     78s]   Clock DAG net violations after post-conditioning: none
[07/15 18:35:55     78s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[07/15 18:35:55     78s]     Trunk : target=0.622ns count=8 avg=0.275ns sd=0.168ns min=0.056ns max=0.475ns {5 <= 0.373ns, 3 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:35:55     78s]     Leaf  : target=0.622ns count=5 avg=0.489ns sd=0.015ns min=0.466ns max=0.501ns {0 <= 0.373ns, 3 <= 0.498ns, 2 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:35:55     78s]   Clock DAG library cell distribution after post-conditioning {count}:
[07/15 18:35:55     78s]      Bufs: BUJI3VX8: 4 BUJI3VX6: 1 BUJI3VX2: 1 BUJI3VX1: 5 
[07/15 18:35:55     78s]   Clock DAG hash after post-conditioning: 3967568281855206485 1366952598294435713
[07/15 18:35:55     78s]   CTS services accumulated run-time stats after post-conditioning:
[07/15 18:35:55     78s]     delay calculator: calls=9711, total_wall_time=0.411s, mean_wall_time=0.042ms
[07/15 18:35:55     78s]     legalizer: calls=1324, total_wall_time=0.022s, mean_wall_time=0.016ms
[07/15 18:35:55     78s]     steiner router: calls=8588, total_wall_time=0.141s, mean_wall_time=0.016ms
[07/15 18:35:55     78s]   Primary reporting skew groups after post-conditioning:
[07/15 18:35:55     78s]     skew_group CLK/functional_mode: insertion delay [min=1.835, max=1.885, avg=1.866, sd=0.012], skew [0.049 vs 0.286], 100% {1.835, 1.885} (wid=0.047 ws=0.035) (gid=1.846 gs=0.026)
[07/15 18:35:55     78s]         min path sink: spi1_ele2_reg[25]/C
[07/15 18:35:55     78s]         max path sink: spi1_conf1_reg[20]/C
[07/15 18:35:55     78s]   Skew group summary after post-conditioning:
[07/15 18:35:55     78s]     skew_group CLK/functional_mode: insertion delay [min=1.835, max=1.885, avg=1.866, sd=0.012], skew [0.049 vs 0.286], 100% {1.835, 1.885} (wid=0.047 ws=0.035) (gid=1.846 gs=0.026)
[07/15 18:35:55     78s]     skew_group SPI_CLK/functional_mode: insertion delay [min=1.749, max=1.782, avg=1.771, sd=0.012], skew [0.034 vs 0.286], 100% {1.749, 1.782} (wid=0.049 ws=0.034) (gid=1.733 gs=0.000)
[07/15 18:35:55     78s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/15 18:35:55     78s]   Setting CTS place status to fixed for clock tree and sinks.
[07/15 18:35:55     78s]   numClockCells = 14, numClockCellsFixed = 14, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[07/15 18:35:55     78s]   Post-balance tidy up or trial balance steps...
[07/15 18:35:55     78s]   
[07/15 18:35:55     78s]   Clock DAG stats at end of CTS:
[07/15 18:35:55     78s]   ==============================
[07/15 18:35:55     78s]   
[07/15 18:35:55     78s]   ---------------------------------------------------------
[07/15 18:35:55     78s]   Cell type                 Count    Area       Capacitance
[07/15 18:35:55     78s]   ---------------------------------------------------------
[07/15 18:35:55     78s]   Buffers                    11      258.406       0.113
[07/15 18:35:55     78s]   Inverters                   0        0.000       0.000
[07/15 18:35:55     78s]   Integrated Clock Gates      0        0.000       0.000
[07/15 18:35:55     78s]   Discrete Clock Gates        0        0.000       0.000
[07/15 18:35:55     78s]   Clock Logic                 0        0.000       0.000
[07/15 18:35:55     78s]   All                        11      258.406       0.113
[07/15 18:35:55     78s]   ---------------------------------------------------------
[07/15 18:35:55     78s]   
[07/15 18:35:55     78s]   
[07/15 18:35:55     78s]   Clock DAG sink counts at end of CTS:
[07/15 18:35:55     78s]   ====================================
[07/15 18:35:55     78s]   
[07/15 18:35:55     78s]   -------------------------
[07/15 18:35:55     78s]   Sink type           Count
[07/15 18:35:55     78s]   -------------------------
[07/15 18:35:55     78s]   Regular              368
[07/15 18:35:55     78s]   Enable Latch           0
[07/15 18:35:55     78s]   Load Capacitance       0
[07/15 18:35:55     78s]   Antenna Diode          0
[07/15 18:35:55     78s]   Node Sink              0
[07/15 18:35:55     78s]   Total                368
[07/15 18:35:55     78s]   -------------------------
[07/15 18:35:55     78s]   
[07/15 18:35:55     78s]   
[07/15 18:35:55     78s]   Clock DAG wire lengths at end of CTS:
[07/15 18:35:55     78s]   =====================================
[07/15 18:35:55     78s]   
[07/15 18:35:55     78s]   --------------------
[07/15 18:35:55     78s]   Type     Wire Length
[07/15 18:35:55     78s]   --------------------
[07/15 18:35:55     78s]   Top          0.000
[07/15 18:35:55     78s]   Trunk     1660.960
[07/15 18:35:55     78s]   Leaf      4186.270
[07/15 18:35:55     78s]   Total     5847.230
[07/15 18:35:55     78s]   --------------------
[07/15 18:35:55     78s]   
[07/15 18:35:55     78s]   
[07/15 18:35:55     78s]   Clock DAG hp wire lengths at end of CTS:
[07/15 18:35:55     78s]   ========================================
[07/15 18:35:55     78s]   
[07/15 18:35:55     78s]   -----------------------
[07/15 18:35:55     78s]   Type     hp Wire Length
[07/15 18:35:55     78s]   -----------------------
[07/15 18:35:55     78s]   Top            0.000
[07/15 18:35:55     78s]   Trunk       1132.880
[07/15 18:35:55     78s]   Leaf        1451.800
[07/15 18:35:55     78s]   Total       2584.680
[07/15 18:35:55     78s]   -----------------------
[07/15 18:35:55     78s]   
[07/15 18:35:55     78s]   
[07/15 18:35:55     78s]   Clock DAG capacitances at end of CTS:
[07/15 18:35:55     78s]   =====================================
[07/15 18:35:55     78s]   
[07/15 18:35:55     78s]   --------------------------------
[07/15 18:35:55     78s]   Type     Gate     Wire     Total
[07/15 18:35:55     78s]   --------------------------------
[07/15 18:35:55     78s]   Top      0.000    0.000    0.000
[07/15 18:35:55     78s]   Trunk    0.113    0.240    0.353
[07/15 18:35:55     78s]   Leaf     1.339    0.720    2.060
[07/15 18:35:55     78s]   Total    1.453    0.960    2.413
[07/15 18:35:55     78s]   --------------------------------
[07/15 18:35:55     78s]   
[07/15 18:35:55     78s]   
[07/15 18:35:55     78s]   Clock DAG sink capacitances at end of CTS:
[07/15 18:35:55     78s]   ==========================================
[07/15 18:35:55     78s]   
[07/15 18:35:55     78s]   -----------------------------------------------
[07/15 18:35:55     78s]   Total    Average    Std. Dev.    Min      Max
[07/15 18:35:55     78s]   -----------------------------------------------
[07/15 18:35:55     78s]   1.339     0.004       0.000      0.004    0.004
[07/15 18:35:55     78s]   -----------------------------------------------
[07/15 18:35:55     78s]   
[07/15 18:35:55     78s]   
[07/15 18:35:55     78s]   Clock DAG net violations at end of CTS:
[07/15 18:35:55     78s]   =======================================
[07/15 18:35:55     78s]   
[07/15 18:35:55     78s]   None
[07/15 18:35:55     78s]   
[07/15 18:35:55     78s]   
[07/15 18:35:55     78s]   Clock DAG primary half-corner transition distribution at end of CTS:
[07/15 18:35:55     78s]   ====================================================================
[07/15 18:35:55     78s]   
[07/15 18:35:55     78s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[07/15 18:35:55     78s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
[07/15 18:35:55     78s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[07/15 18:35:55     78s]   Trunk       0.622       8       0.275       0.168      0.056    0.475    {5 <= 0.373ns, 3 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}         -
[07/15 18:35:55     78s]   Leaf        0.622       5       0.489       0.015      0.466    0.501    {0 <= 0.373ns, 3 <= 0.498ns, 2 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}         -
[07/15 18:35:55     78s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[07/15 18:35:55     78s]   
[07/15 18:35:55     78s]   
[07/15 18:35:55     78s]   Clock DAG library cell distribution at end of CTS:
[07/15 18:35:55     78s]   ==================================================
[07/15 18:35:55     78s]   
[07/15 18:35:55     78s]   -----------------------------------------
[07/15 18:35:55     78s]   Name        Type      Inst     Inst Area 
[07/15 18:35:55     78s]                         Count    (um^2)
[07/15 18:35:55     78s]   -----------------------------------------
[07/15 18:35:55     78s]   BUJI3VX8    buffer      4       150.528
[07/15 18:35:55     78s]   BUJI3VX6    buffer      1        30.106
[07/15 18:35:55     78s]   BUJI3VX2    buffer      1        15.053
[07/15 18:35:55     78s]   BUJI3VX1    buffer      5        62.720
[07/15 18:35:55     78s]   -----------------------------------------
[07/15 18:35:55     78s]   
[07/15 18:35:55     78s]   Clock DAG hash at end of CTS: 3967568281855206485 1366952598294435713
[07/15 18:35:55     78s]   CTS services accumulated run-time stats at end of CTS:
[07/15 18:35:55     78s]     delay calculator: calls=9711, total_wall_time=0.411s, mean_wall_time=0.042ms
[07/15 18:35:55     78s]     legalizer: calls=1324, total_wall_time=0.022s, mean_wall_time=0.016ms
[07/15 18:35:55     78s]     steiner router: calls=8588, total_wall_time=0.141s, mean_wall_time=0.016ms
[07/15 18:35:55     78s]   
[07/15 18:35:55     78s]   Primary reporting skew groups summary at end of CTS:
[07/15 18:35:55     78s]   ====================================================
[07/15 18:35:55     78s]   
[07/15 18:35:55     78s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[07/15 18:35:55     78s]   Half-corner               Skew Group             Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[07/15 18:35:55     78s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[07/15 18:35:55     78s]   slow_corner:setup.late    CLK/functional_mode    1.835     1.885     0.049       0.286         0.035           0.032           1.866        0.012     100% {1.835, 1.885}
[07/15 18:35:55     78s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[07/15 18:35:55     78s]   
[07/15 18:35:55     78s]   
[07/15 18:35:55     78s]   Skew group summary at end of CTS:
[07/15 18:35:55     78s]   =================================
[07/15 18:35:55     78s]   
[07/15 18:35:55     78s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[07/15 18:35:55     78s]   Half-corner               Skew Group                 Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[07/15 18:35:55     78s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[07/15 18:35:55     78s]   slow_corner:setup.late    CLK/functional_mode        1.835     1.885     0.049       0.286         0.035           0.032           1.866        0.012     100% {1.835, 1.885}
[07/15 18:35:55     78s]   slow_corner:setup.late    SPI_CLK/functional_mode    1.749     1.782     0.034       0.286         0.034           0.034           1.771        0.012     100% {1.749, 1.782}
[07/15 18:35:55     78s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[07/15 18:35:55     78s]   
[07/15 18:35:55     78s]   
[07/15 18:35:55     78s]   Found a total of 0 clock tree pins with a slew violation.
[07/15 18:35:55     78s]   
[07/15 18:35:55     78s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 18:35:55     78s] Synthesizing clock trees done.
[07/15 18:35:55     78s] Tidy Up And Update Timing...
[07/15 18:35:55     78s] External - Set all clocks to propagated mode...
[07/15 18:35:55     78s] Innovus updating I/O latencies
[07/15 18:35:55     78s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/15 18:35:55     78s] #################################################################################
[07/15 18:35:55     78s] # Design Stage: PreRoute
[07/15 18:35:55     78s] # Design Name: aska_dig
[07/15 18:35:55     78s] # Design Mode: 180nm
[07/15 18:35:55     78s] # Analysis Mode: MMMC Non-OCV 
[07/15 18:35:55     78s] # Parasitics Mode: No SPEF/RCDB 
[07/15 18:35:55     78s] # Signoff Settings: SI Off 
[07/15 18:35:55     78s] #################################################################################
[07/15 18:35:55     78s] Topological Sorting (REAL = 0:00:00.0, MEM = 2089.6M, InitMEM = 2089.6M)
[07/15 18:35:55     78s] Start delay calculation (fullDC) (1 T). (MEM=2089.65)
[07/15 18:35:55     78s] *** Calculating scaling factor for slow_liberty libraries using the default operating condition of each library.
[07/15 18:35:55     78s] End AAE Lib Interpolated Model. (MEM=2101.26 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:35:55     78s] Total number of fetched objects 1262
[07/15 18:35:55     78s] Total number of fetched objects 1262
[07/15 18:35:55     78s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:35:55     78s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:35:55     78s] End delay calculation. (MEM=2148.95 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 18:35:55     78s] End delay calculation (fullDC). (MEM=2148.95 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 18:35:55     78s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2149.0M) ***
[07/15 18:35:55     78s] Setting all clocks to propagated mode.
[07/15 18:35:55     78s] External - Set all clocks to propagated mode done. (took cpu=0:00:00.3 real=0:00:00.3)
[07/15 18:35:55     78s] Clock DAG stats after update timingGraph:
[07/15 18:35:55     78s]   cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 18:35:55     78s]   sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 18:35:55     78s]   misc counts      : r=2, pp=0
[07/15 18:35:55     78s]   cell areas       : b=258.406um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=258.406um^2
[07/15 18:35:55     78s]   cell capacitance : b=0.113pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.113pF
[07/15 18:35:55     78s]   sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 18:35:55     78s]   wire capacitance : top=0.000pF, trunk=0.240pF, leaf=0.720pF, total=0.960pF
[07/15 18:35:55     78s]   wire lengths     : top=0.000um, trunk=1660.960um, leaf=4186.270um, total=5847.230um
[07/15 18:35:55     78s]   hp wire lengths  : top=0.000um, trunk=1132.880um, leaf=1451.800um, total=2584.680um
[07/15 18:35:55     78s] Clock DAG net violations after update timingGraph: none
[07/15 18:35:55     78s] Clock DAG primary half-corner transition distribution after update timingGraph:
[07/15 18:35:55     78s]   Trunk : target=0.622ns count=8 avg=0.275ns sd=0.168ns min=0.056ns max=0.475ns {5 <= 0.373ns, 3 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:35:55     78s]   Leaf  : target=0.622ns count=5 avg=0.489ns sd=0.015ns min=0.466ns max=0.501ns {0 <= 0.373ns, 3 <= 0.498ns, 2 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 18:35:55     78s] Clock DAG library cell distribution after update timingGraph {count}:
[07/15 18:35:55     78s]    Bufs: BUJI3VX8: 4 BUJI3VX6: 1 BUJI3VX2: 1 BUJI3VX1: 5 
[07/15 18:35:55     78s] Clock DAG hash after update timingGraph: 3967568281855206485 1366952598294435713
[07/15 18:35:55     78s] CTS services accumulated run-time stats after update timingGraph:
[07/15 18:35:55     78s]   delay calculator: calls=9711, total_wall_time=0.411s, mean_wall_time=0.042ms
[07/15 18:35:55     78s]   legalizer: calls=1324, total_wall_time=0.022s, mean_wall_time=0.016ms
[07/15 18:35:55     78s]   steiner router: calls=8588, total_wall_time=0.141s, mean_wall_time=0.016ms
[07/15 18:35:55     78s] Primary reporting skew groups after update timingGraph:
[07/15 18:35:55     78s]   skew_group CLK/functional_mode: insertion delay [min=1.835, max=1.885, avg=1.866, sd=0.012], skew [0.049 vs 0.286], 100% {1.835, 1.885} (wid=0.047 ws=0.035) (gid=1.846 gs=0.026)
[07/15 18:35:55     78s]       min path sink: spi1_ele2_reg[25]/C
[07/15 18:35:55     78s]       max path sink: spi1_conf1_reg[20]/C
[07/15 18:35:55     78s] Skew group summary after update timingGraph:
[07/15 18:35:55     78s]   skew_group CLK/functional_mode: insertion delay [min=1.835, max=1.885, avg=1.866, sd=0.012], skew [0.049 vs 0.286], 100% {1.835, 1.885} (wid=0.047 ws=0.035) (gid=1.846 gs=0.026)
[07/15 18:35:55     78s]   skew_group SPI_CLK/functional_mode: insertion delay [min=1.749, max=1.782, avg=1.771, sd=0.012], skew [0.034 vs 0.286], 100% {1.749, 1.782} (wid=0.049 ws=0.034) (gid=1.733 gs=0.000)
[07/15 18:35:55     78s] Logging CTS constraint violations...
[07/15 18:35:55     78s]   No violations found.
[07/15 18:35:55     78s] Logging CTS constraint violations done.
[07/15 18:35:55     78s] Tidy Up And Update Timing done. (took cpu=0:00:00.3 real=0:00:00.3)
[07/15 18:35:55     78s] Runtime done. (took cpu=0:00:08.6 real=0:00:08.6)
[07/15 18:35:55     78s] Runtime Report Coverage % = 99.9
[07/15 18:35:55     78s] Runtime Summary
[07/15 18:35:55     78s] ===============
[07/15 18:35:55     78s] Clock Runtime:  (34%) Core CTS           3.01 (Init 0.89, Construction 0.45, Implementation 1.35, eGRPC 0.08, PostConditioning 0.10, Other 0.14)
[07/15 18:35:55     78s] Clock Runtime:  (58%) CTS services       5.05 (RefinePlace 0.15, EarlyGlobalClock 0.14, NanoRoute 4.66, ExtractRC 0.10, TimingAnalysis 0.00)
[07/15 18:35:55     78s] Clock Runtime:   (6%) Other CTS          0.55 (Init 0.08, CongRepair/EGR-DP 0.13, TimingUpdate 0.34, Other 0.00)
[07/15 18:35:55     78s] Clock Runtime: (100%) Total              8.61
[07/15 18:35:55     78s] 
[07/15 18:35:55     78s] 
[07/15 18:35:55     78s] Runtime Summary:
[07/15 18:35:55     78s] ================
[07/15 18:35:55     78s] 
[07/15 18:35:55     78s] ---------------------------------------------------------------------------------------------------------------------
[07/15 18:35:55     78s] wall  % time  children  called  name
[07/15 18:35:55     78s] ---------------------------------------------------------------------------------------------------------------------
[07/15 18:35:55     78s] 8.62  100.00    8.62      0       
[07/15 18:35:55     78s] 8.62  100.00    8.61      1     Runtime
[07/15 18:35:55     78s] 0.01    0.13    0.01      1     CCOpt::Phase::Initialization
[07/15 18:35:55     78s] 0.01    0.13    0.01      1       Check Prerequisites
[07/15 18:35:55     78s] 0.01    0.12    0.00      1         Leaving CCOpt scope - CheckPlace
[07/15 18:35:55     78s] 0.95   10.99    0.95      1     CCOpt::Phase::PreparingToBalance
[07/15 18:35:55     78s] 0.00    0.00    0.00      1       Leaving CCOpt scope - Initializing power interface
[07/15 18:35:55     78s] 0.07    0.79    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[07/15 18:35:55     78s] 0.03    0.35    0.03      1       Legalization setup
[07/15 18:35:55     78s] 0.03    0.29    0.00      2         Leaving CCOpt scope - Initializing placement interface
[07/15 18:35:55     78s] 0.00    0.02    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[07/15 18:35:55     78s] 0.85    9.82    0.00      1       Validating CTS configuration
[07/15 18:35:55     78s] 0.00    0.00    0.00      1         Checking module port directions
[07/15 18:35:55     78s] 0.00    0.01    0.00      1         Clock tree timing engine global stage delay update for slow_corner:setup.late
[07/15 18:35:55     78s] 0.00    0.00    0.00      1         Checking for illegal sizes of clock logic instances
[07/15 18:35:55     78s] 0.02    0.18    0.01      1     Preparing To Balance
[07/15 18:35:55     78s] 0.00    0.02    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[07/15 18:35:55     78s] 0.01    0.13    0.00      1       Leaving CCOpt scope - Initializing placement interface
[07/15 18:35:55     78s] 0.68    7.95    0.68      1     CCOpt::Phase::Construction
[07/15 18:35:55     78s] 0.40    4.70    0.40      1       Stage::Clustering
[07/15 18:35:55     78s] 0.21    2.40    0.20      1         Clustering
[07/15 18:35:55     78s] 0.00    0.02    0.00      1           Initialize for clustering
[07/15 18:35:55     78s] 0.00    0.00    0.00      1             Computing optimal clock node locations
[07/15 18:35:55     78s] 0.12    1.37    0.00      1           Bottom-up phase
[07/15 18:35:55     78s] 0.08    0.90    0.07      1           Legalizing clock trees
[07/15 18:35:55     78s] 0.05    0.63    0.00      1             Leaving CCOpt scope - ClockRefiner
[07/15 18:35:55     78s] 0.00    0.02    0.00      1             Leaving CCOpt scope - Cleaning up placement interface
[07/15 18:35:55     78s] 0.01    0.13    0.00      1             Leaving CCOpt scope - Initializing placement interface
[07/15 18:35:55     78s] 0.01    0.07    0.00      1             Clock tree timing engine global stage delay update for slow_corner:setup.late
[07/15 18:35:55     78s] 0.20    2.29    0.19      1         CongRepair After Initial Clustering
[07/15 18:35:55     78s] 0.15    1.74    0.13      1           Leaving CCOpt scope - Early Global Route
[07/15 18:35:55     78s] 0.06    0.71    0.00      1             Early Global Route - eGR only step
[07/15 18:35:55     78s] 0.07    0.78    0.00      1             Congestion Repair
[07/15 18:35:55     78s] 0.03    0.37    0.00      1           Leaving CCOpt scope - extractRC
[07/15 18:35:55     78s] 0.01    0.06    0.00      1           Clock tree timing engine global stage delay update for slow_corner:setup.late
[07/15 18:35:55     78s] 0.01    0.12    0.01      1       Stage::DRV Fixing
[07/15 18:35:55     78s] 0.00    0.05    0.00      1         Fixing clock tree slew time and max cap violations
[07/15 18:35:55     78s] 0.01    0.06    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[07/15 18:35:55     78s] 0.27    3.13    0.27      1       Stage::Insertion Delay Reduction
[07/15 18:35:55     78s] 0.00    0.04    0.00      1         Removing unnecessary root buffering
[07/15 18:35:55     78s] 0.00    0.06    0.00      1         Removing unconstrained drivers
[07/15 18:35:55     78s] 0.04    0.47    0.00      1         Reducing insertion delay 1
[07/15 18:35:55     78s] 0.00    0.04    0.00      1         Removing longest path buffering
[07/15 18:35:55     78s] 0.22    2.53    0.00      1         Reducing insertion delay 2
[07/15 18:35:55     78s] 1.36   15.82    1.36      1     CCOpt::Phase::Implementation
[07/15 18:35:55     78s] 0.06    0.71    0.06      1       Stage::Reducing Power
[07/15 18:35:55     78s] 0.00    0.04    0.00      1         Improving clock tree routing
[07/15 18:35:55     78s] 0.05    0.61    0.00      1         Reducing clock tree power 1
[07/15 18:35:55     78s] 0.00    0.01    0.00      2           Legalizing clock trees
[07/15 18:35:55     78s] 0.00    0.05    0.00      1         Reducing clock tree power 2
[07/15 18:35:55     78s] 0.65    7.60    0.65      1       Stage::Balancing
[07/15 18:35:55     78s] 0.62    7.17    0.61      1         Approximately balancing fragments step
[07/15 18:35:55     78s] 0.02    0.19    0.00      1           Resolve constraints - Approximately balancing fragments
[07/15 18:35:55     78s] 0.01    0.06    0.00      1           Estimate delay to be added in balancing - Approximately balancing fragments
[07/15 18:35:55     78s] 0.00    0.04    0.00      1           Moving gates to improve sub-tree skew
[07/15 18:35:55     78s] 0.03    0.29    0.00      1           Approximately balancing fragments bottom up
[07/15 18:35:55     78s] 0.56    6.54    0.00      1           Approximately balancing fragments, wire and cell delays
[07/15 18:35:55     78s] 0.01    0.07    0.00      1         Improving fragments clock skew
[07/15 18:35:55     78s] 0.02    0.19    0.01      1         Approximately balancing step
[07/15 18:35:55     78s] 0.01    0.11    0.00      1           Resolve constraints - Approximately balancing
[07/15 18:35:55     78s] 0.00    0.04    0.00      1           Approximately balancing, wire and cell delays
[07/15 18:35:55     78s] 0.00    0.04    0.00      1         Fixing clock tree overload
[07/15 18:35:55     78s] 0.00    0.06    0.00      1         Approximately balancing paths
[07/15 18:35:55     78s] 0.63    7.26    0.62      1       Stage::Polishing
[07/15 18:35:55     78s] 0.01    0.07    0.00      1         Clock tree timing engine global stage delay update for slow_corner:setup.late
[07/15 18:35:55     78s] 0.00    0.04    0.00      1         Merging balancing drivers for power
[07/15 18:35:55     78s] 0.01    0.06    0.00      1         Improving clock skew
[07/15 18:35:55     78s] 0.41    4.71    0.40      1         Moving gates to reduce wire capacitance
[07/15 18:35:55     78s] 0.00    0.04    0.00      2           Artificially removing short and long paths
[07/15 18:35:55     78s] 0.05    0.57    0.00      1           Moving gates to reduce wire capacitance - iteration 1: WireCapReduction
[07/15 18:35:55     78s] 0.00    0.01    0.00      1             Legalizing clock trees
[07/15 18:35:55     78s] 0.19    2.18    0.00      1           Moving gates to reduce wire capacitance - iteration 1: MoveGates
[07/15 18:35:55     78s] 0.00    0.00    0.00      1             Legalizing clock trees
[07/15 18:35:55     78s] 0.03    0.40    0.00      1           Moving gates to reduce wire capacitance - iteration 2: WireCapReduction
[07/15 18:35:55     78s] 0.00    0.02    0.00      1             Legalizing clock trees
[07/15 18:35:55     78s] 0.12    1.44    0.00      1           Moving gates to reduce wire capacitance - iteration 2: MoveGates
[07/15 18:35:55     78s] 0.00    0.01    0.00      1             Legalizing clock trees
[07/15 18:35:55     78s] 0.02    0.27    0.00      1         Reducing clock tree power 3
[07/15 18:35:55     78s] 0.00    0.02    0.00      1           Artificially removing short and long paths
[07/15 18:35:55     78s] 0.00    0.00    0.00      1           Legalizing clock trees
[07/15 18:35:55     78s] 0.01    0.06    0.00      1         Improving insertion delay
[07/15 18:35:55     78s] 0.17    1.99    0.16      1         Wire Opt OverFix
[07/15 18:35:55     78s] 0.15    1.76    0.14      1           Wire Reduction extra effort
[07/15 18:35:55     78s] 0.00    0.02    0.00      1             Artificially removing short and long paths
[07/15 18:35:55     78s] 0.00    0.01    0.00      1             Global shorten wires A0
[07/15 18:35:55     78s] 0.11    1.28    0.00      2             Move For Wirelength - core
[07/15 18:35:55     78s] 0.00    0.01    0.00      1             Global shorten wires A1
[07/15 18:35:55     78s] 0.01    0.15    0.00      1             Global shorten wires B
[07/15 18:35:55     78s] 0.02    0.22    0.00      1             Move For Wirelength - branch
[07/15 18:35:55     78s] 0.01    0.07    0.01      1           Optimizing orientation
[07/15 18:35:55     78s] 0.01    0.07    0.00      1             FlipOpt
[07/15 18:35:55     78s] 0.02    0.24    0.02      1       Stage::Updating netlist
[07/15 18:35:55     78s] 0.00    0.03    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[07/15 18:35:55     78s] 0.02    0.19    0.00      1         Leaving CCOpt scope - ClockRefiner
[07/15 18:35:55     78s] 0.21    2.46    0.20      1     CCOpt::Phase::eGRPC
[07/15 18:35:55     78s] 0.06    0.73    0.06      1       Leaving CCOpt scope - Routing Tools
[07/15 18:35:55     78s] 0.06    0.68    0.00      1         Early Global Route - eGR only step
[07/15 18:35:55     78s] 0.03    0.37    0.00      1       Leaving CCOpt scope - extractRC
[07/15 18:35:55     78s] 0.01    0.14    0.00      1       Leaving CCOpt scope - Initializing placement interface
[07/15 18:35:55     78s] 0.01    0.09    0.01      1       Reset bufferability constraints
[07/15 18:35:55     78s] 0.01    0.08    0.00      1         Clock tree timing engine global stage delay update for slow_corner:setup.late
[07/15 18:35:55     78s] 0.00    0.05    0.00      1       eGRPC Moving buffers
[07/15 18:35:55     78s] 0.00    0.01    0.00      1         Violation analysis
[07/15 18:35:55     78s] 0.03    0.32    0.00      1       eGRPC Initial Pass of Downsizing Clock Tree cells
[07/15 18:35:55     78s] 0.00    0.01    0.00      1         Artificially removing long paths
[07/15 18:35:55     78s] 0.00    0.05    0.00      1       eGRPC Fixing DRVs
[07/15 18:35:55     78s] 0.00    0.01    0.00      1       Reconnecting optimized routes
[07/15 18:35:55     78s] 0.00    0.01    0.00      1       Violation analysis
[07/15 18:35:55     78s] 0.00    0.04    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[07/15 18:35:55     78s] 0.04    0.46    0.00      1       Leaving CCOpt scope - ClockRefiner
[07/15 18:35:55     78s] 4.88   56.64    4.87      1     CCOpt::Phase::Routing
[07/15 18:35:55     78s] 4.83   56.07    4.79      1       Leaving CCOpt scope - Routing Tools
[07/15 18:35:55     78s] 0.06    0.69    0.00      1         Early Global Route - eGR->Nr High Frequency step
[07/15 18:35:55     78s] 4.66   54.10    0.00      1         NanoRoute
[07/15 18:35:55     78s] 0.06    0.74    0.00      1         Route Remaining Unrouted Nets
[07/15 18:35:55     78s] 0.03    0.37    0.00      1       Leaving CCOpt scope - extractRC
[07/15 18:35:55     78s] 0.01    0.11    0.00      1       Clock tree timing engine global stage delay update for slow_corner:setup.late
[07/15 18:35:55     78s] 0.14    1.62    0.13      1     CCOpt::Phase::PostConditioning
[07/15 18:35:55     78s] 0.01    0.15    0.00      1       Leaving CCOpt scope - Initializing placement interface
[07/15 18:35:55     78s] 0.00    0.00    0.00      1       Reset bufferability constraints
[07/15 18:35:55     78s] 0.03    0.31    0.00      1       PostConditioning Upsizing To Fix DRVs
[07/15 18:35:55     78s] 0.02    0.21    0.00      1       Recomputing CTS skew targets
[07/15 18:35:55     78s] 0.00    0.04    0.00      1       PostConditioning Fixing DRVs
[07/15 18:35:55     78s] 0.00    0.06    0.00      1       Buffering to fix DRVs
[07/15 18:35:55     78s] 0.01    0.14    0.00      1       PostConditioning Fixing Skew by cell sizing
[07/15 18:35:55     78s] 0.00    0.02    0.00      1       Reconnecting optimized routes
[07/15 18:35:55     78s] 0.00    0.02    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[07/15 18:35:55     78s] 0.04    0.43    0.00      1       Leaving CCOpt scope - ClockRefiner
[07/15 18:35:55     78s] 0.00    0.00    0.00      1       Update timing and DAG stats after post-conditioning
[07/15 18:35:55     78s] 0.01    0.11    0.00      1       Clock tree timing engine global stage delay update for slow_corner:setup.late
[07/15 18:35:55     78s] 0.01    0.07    0.00      1     Post-balance tidy up or trial balance steps
[07/15 18:35:55     78s] 0.35    4.02    0.34      1     Tidy Up And Update Timing
[07/15 18:35:55     78s] 0.34    3.94    0.00      1       External - Set all clocks to propagated mode
[07/15 18:35:55     78s] ---------------------------------------------------------------------------------------------------------------------
[07/15 18:35:55     78s] 
[07/15 18:35:55     78s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[07/15 18:35:55     78s] *** CTS #1 [finish] (ccopt_design #1) : cpu/real = 0:00:08.5/0:00:08.6 (1.0), totSession cpu/real = 0:01:19.0/0:18:22.0 (0.1), mem = 2129.8M
[07/15 18:35:55     78s] 
[07/15 18:35:55     78s] =============================================================================================
[07/15 18:35:55     78s]  Step TAT Report : CTS #1 / ccopt_design #1                                     21.18-s099_1
[07/15 18:35:55     78s] =============================================================================================
[07/15 18:35:55     78s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:35:55     78s] ---------------------------------------------------------------------------------------------
[07/15 18:35:55     78s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:35:55     78s] [ IncrReplace            ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:35:55     78s] [ EarlyGlobalRoute       ]      5   0:00:00.2  (   2.9 % )     0:00:00.2 /  0:00:00.2    1.0
[07/15 18:35:55     78s] [ DetailRoute            ]      1   0:00:01.4  (  16.8 % )     0:00:01.4 /  0:00:01.4    1.0
[07/15 18:35:55     78s] [ ExtractRC              ]      3   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:35:55     78s] [ FullDelayCalc          ]      1   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:35:55     78s] [ MISC                   ]          0:00:06.6  (  76.8 % )     0:00:06.6 /  0:00:06.6    1.0
[07/15 18:35:55     78s] ---------------------------------------------------------------------------------------------
[07/15 18:35:55     78s]  CTS #1 TOTAL                       0:00:08.6  ( 100.0 % )     0:00:08.6 /  0:00:08.5    1.0
[07/15 18:35:55     78s] ---------------------------------------------------------------------------------------------
[07/15 18:35:55     78s] 
[07/15 18:35:55     78s] Synthesizing clock trees with CCOpt done.
[07/15 18:35:55     78s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[07/15 18:35:55     78s] Type 'man IMPSP-9025' for more detail.
[07/15 18:35:55     78s] Set place::cacheFPlanSiteMark to 0
[07/15 18:35:55     78s] All LLGs are deleted
[07/15 18:35:55     78s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:55     78s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:55     78s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2129.8M, EPOCH TIME: 1721082955.568451
[07/15 18:35:55     78s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2129.8M, EPOCH TIME: 1721082955.568518
[07/15 18:35:55     78s] Info: pop threads available for lower-level modules during optimization.
[07/15 18:35:55     78s] 
[07/15 18:35:55     78s] *** Summary of all messages that are not suppressed in this session:
[07/15 18:35:55     78s] Severity  ID               Count  Summary                                  
[07/15 18:35:55     78s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[07/15 18:35:55     78s] WARNING   IMPCCOPT-1182        2  The clock_gating_cells property has no u...
[07/15 18:35:55     78s] WARNING   IMPCCOPT-5067     8588  Top layer net attribute %s for net %s is...
[07/15 18:35:55     78s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[07/15 18:35:55     78s] WARNING   IMPPSP-1003         12  Found use of '%s'. This will continue to...
[07/15 18:35:55     78s] *** Message Summary: 8605 warning(s), 0 error(s)
[07/15 18:35:55     78s] 
[07/15 18:35:55     78s] *** ccopt_design #1 [finish] : cpu/real = 0:00:08.6/0:00:08.6 (1.0), totSession cpu/real = 0:01:19.0/0:18:22.1 (0.1), mem = 2129.8M
[07/15 18:35:55     78s] 
[07/15 18:35:55     78s] =============================================================================================
[07/15 18:35:55     78s]  Final TAT Report : ccopt_design #1                                             21.18-s099_1
[07/15 18:35:55     78s] =============================================================================================
[07/15 18:35:55     78s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:35:55     78s] ---------------------------------------------------------------------------------------------
[07/15 18:35:55     78s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:35:55     78s] [ IncrReplace            ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:35:55     78s] [ CTS                    ]      1   0:00:08.1  (  93.2 % )     0:00:08.6 /  0:00:08.5    1.0
[07/15 18:35:55     78s] [ EarlyGlobalRoute       ]      5   0:00:00.2  (   2.9 % )     0:00:00.2 /  0:00:00.2    1.0
[07/15 18:35:55     78s] [ ExtractRC              ]      3   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:35:55     78s] [ FullDelayCalc          ]      1   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:35:55     78s] [ MISC                   ]          0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.8
[07/15 18:35:55     78s] ---------------------------------------------------------------------------------------------
[07/15 18:35:55     78s]  ccopt_design #1 TOTAL              0:00:08.6  ( 100.0 % )     0:00:08.6 /  0:00:08.6    1.0
[07/15 18:35:55     78s] ---------------------------------------------------------------------------------------------
[07/15 18:35:55     78s] 
[07/15 18:35:55     78s] #% End ccopt_design (date=07/15 18:35:55, total cpu=0:00:08.6, real=0:00:09.0, peak res=1560.4M, current mem=1560.4M)
[07/15 18:35:55     78s] <CMD> setRouteMode -earlyGlobalMaxRouteLayer 4
[07/15 18:35:55     78s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[07/15 18:35:55     78s] <CMD> optDesign -postCTS
[07/15 18:35:55     78s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1560.4M, totSessionCpu=0:01:19 **
[07/15 18:35:55     78s] *** optDesign #2 [begin] : totSession cpu/real = 0:01:19.0/0:18:22.1 (0.1), mem = 2037.8M
[07/15 18:35:55     78s] Info: 1 threads available for lower-level modules during optimization.
[07/15 18:35:55     78s] GigaOpt running with 1 threads.
[07/15 18:35:55     78s] *** InitOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:01:19.0/0:18:22.1 (0.1), mem = 2037.8M
[07/15 18:35:55     78s] **INFO: User settings:
[07/15 18:35:55     78s] setDesignMode -process                            180
[07/15 18:35:55     78s] setExtractRCMode -coupling_c_th                   3
[07/15 18:35:55     78s] setExtractRCMode -engine                          preRoute
[07/15 18:35:55     78s] setExtractRCMode -relative_c_th                   0.03
[07/15 18:35:55     78s] setExtractRCMode -total_c_th                      5
[07/15 18:35:55     78s] setUsefulSkewMode -maxAllowedDelay                1
[07/15 18:35:55     78s] setUsefulSkewMode -noBoundary                     false
[07/15 18:35:55     78s] setDelayCalMode -enable_high_fanout               true
[07/15 18:35:55     78s] setDelayCalMode -engine                           aae
[07/15 18:35:55     78s] setDelayCalMode -ignoreNetLoad                    false
[07/15 18:35:55     78s] setDelayCalMode -socv_accuracy_mode               low
[07/15 18:35:55     78s] setOptMode -activeHoldViews                       { fast_functional_mode }
[07/15 18:35:55     78s] setOptMode -activeSetupViews                      { slow_functional_mode }
[07/15 18:35:55     78s] setOptMode -autoSetupViews                        { slow_functional_mode}
[07/15 18:35:55     78s] setOptMode -autoTDGRSetupViews                    { slow_functional_mode}
[07/15 18:35:55     78s] setOptMode -drcMargin                             0
[07/15 18:35:55     78s] setOptMode -fixCap                                true
[07/15 18:35:55     78s] setOptMode -fixDrc                                false
[07/15 18:35:55     78s] setOptMode -fixFanoutLoad                         false
[07/15 18:35:55     78s] setOptMode -fixTran                               true
[07/15 18:35:55     78s] setOptMode -optimizeFF                            true
[07/15 18:35:55     78s] setOptMode -preserveAllSequential                 false
[07/15 18:35:55     78s] setOptMode -setupTargetSlack                      0
[07/15 18:35:55     78s] setAnalysisMode -analysisType                     bcwc
[07/15 18:35:55     78s] setAnalysisMode -checkType                        setup
[07/15 18:35:55     78s] setAnalysisMode -clkSrcPath                       true
[07/15 18:35:55     78s] setAnalysisMode -clockPropagation                 sdcControl
[07/15 18:35:55     78s] setAnalysisMode -usefulSkew                       true
[07/15 18:35:55     78s] setAnalysisMode -virtualIPO                       false
[07/15 18:35:55     78s] setRouteMode -earlyGlobalHonorMsvRouteConstraint  false
[07/15 18:35:55     78s] setRouteMode -earlyGlobalMaxRouteLayer            4
[07/15 18:35:55     78s] setRouteMode -earlyGlobalMinRouteLayer            2
[07/15 18:35:55     78s] setRouteMode -earlyGlobalRoutePartitionPinGuide   true
[07/15 18:35:55     78s] 
[07/15 18:35:55     78s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[07/15 18:35:55     79s] Need call spDPlaceInit before registerPrioInstLoc.
[07/15 18:35:55     79s] OPERPROF: Starting DPlace-Init at level 1, MEM:2043.8M, EPOCH TIME: 1721082955.638659
[07/15 18:35:55     79s] Processing tracks to init pin-track alignment.
[07/15 18:35:55     79s] z: 2, totalTracks: 1
[07/15 18:35:55     79s] z: 4, totalTracks: 1
[07/15 18:35:55     79s] z: 6, totalTracks: 1
[07/15 18:35:55     79s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:35:55     79s] All LLGs are deleted
[07/15 18:35:55     79s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:55     79s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:55     79s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2043.8M, EPOCH TIME: 1721082955.639854
[07/15 18:35:55     79s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2043.8M, EPOCH TIME: 1721082955.639937
[07/15 18:35:55     79s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2043.8M, EPOCH TIME: 1721082955.640164
[07/15 18:35:55     79s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:55     79s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:55     79s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2043.8M, EPOCH TIME: 1721082955.640347
[07/15 18:35:55     79s] Max number of tech site patterns supported in site array is 256.
[07/15 18:35:55     79s] Core basic site is core_ji3v
[07/15 18:35:55     79s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2043.8M, EPOCH TIME: 1721082955.649618
[07/15 18:35:55     79s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 18:35:55     79s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 18:35:55     79s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2043.8M, EPOCH TIME: 1721082955.649938
[07/15 18:35:55     79s] Fast DP-INIT is on for default
[07/15 18:35:55     79s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/15 18:35:55     79s] Atter site array init, number of instance map data is 0.
[07/15 18:35:55     79s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.010, MEM:2043.8M, EPOCH TIME: 1721082955.650364
[07/15 18:35:55     79s] 
[07/15 18:35:55     79s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:35:55     79s] OPERPROF:     Starting CMU at level 3, MEM:2043.8M, EPOCH TIME: 1721082955.650611
[07/15 18:35:55     79s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2043.8M, EPOCH TIME: 1721082955.650854
[07/15 18:35:55     79s] 
[07/15 18:35:55     79s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 18:35:55     79s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.011, MEM:2043.8M, EPOCH TIME: 1721082955.651019
[07/15 18:35:55     79s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2043.8M, EPOCH TIME: 1721082955.651063
[07/15 18:35:55     79s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2059.8M, EPOCH TIME: 1721082955.651389
[07/15 18:35:55     79s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2059.8MB).
[07/15 18:35:55     79s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.013, MEM:2059.8M, EPOCH TIME: 1721082955.651560
[07/15 18:35:55     79s] Cell 'RF4DLHTJI3VX1' is marked internal dont-use due to tech site checking failure.
[07/15 18:35:55     79s] Cell 'RF4DLLTJI3VX1' is marked internal dont-use due to tech site checking failure.
[07/15 18:35:55     79s] Cell 'RF8DLHTJI3VX1' is marked internal dont-use due to tech site checking failure.
[07/15 18:35:55     79s] Cell 'RF8DLLTJI3VX1' is marked internal dont-use due to tech site checking failure.
[07/15 18:35:55     79s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
[07/15 18:35:55     79s] 	Cell RF4DLHTJI3VX1, site core_ji3v_dh.
[07/15 18:35:55     79s] 	Cell RF4DLLTJI3VX1, site core_ji3v_dh.
[07/15 18:35:55     79s] 	Cell RF8DLHTJI3VX1, site core_ji3v_dh.
[07/15 18:35:55     79s] 	Cell RF8DLLTJI3VX1, site core_ji3v_dh.
[07/15 18:35:55     79s] .
[07/15 18:35:55     79s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2059.8M, EPOCH TIME: 1721082955.651687
[07/15 18:35:55     79s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:35:55     79s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:55     79s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:55     79s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:55     79s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2059.8M, EPOCH TIME: 1721082955.653542
[07/15 18:35:55     79s] 
[07/15 18:35:55     79s] Creating Lib Analyzer ...
[07/15 18:35:55     79s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[07/15 18:35:55     79s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[07/15 18:35:55     79s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[07/15 18:35:55     79s] 
[07/15 18:35:55     79s] {RT max_rc 0 4 4 0}
[07/15 18:35:56     79s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:20 mem=2067.9M
[07/15 18:35:56     79s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:20 mem=2067.9M
[07/15 18:35:56     79s] Creating Lib Analyzer, finished. 
[07/15 18:35:56     79s] Effort level <high> specified for reg2reg path_group
[07/15 18:35:56     79s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1585.9M, totSessionCpu=0:01:20 **
[07/15 18:35:56     79s] *** optDesign -postCTS ***
[07/15 18:35:56     79s] DRC Margin: user margin 0.0; extra margin 0.2
[07/15 18:35:56     79s] Hold Target Slack: user slack 0
[07/15 18:35:56     79s] Setup Target Slack: user slack 0; extra slack 0.0
[07/15 18:35:56     79s] setUsefulSkewMode -ecoRoute false
[07/15 18:35:56     79s] **INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
[07/15 18:35:56     79s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2069.9M, EPOCH TIME: 1721082956.380491
[07/15 18:35:56     79s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:56     79s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:56     79s] 
[07/15 18:35:56     79s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:35:56     79s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2069.9M, EPOCH TIME: 1721082956.390073
[07/15 18:35:56     79s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:35:56     79s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:56     79s] Multi-VT timing optimization disabled based on library information.
[07/15 18:35:56     79s] 
[07/15 18:35:56     79s] TimeStamp Deleting Cell Server Begin ...
[07/15 18:35:56     79s] Deleting Lib Analyzer.
[07/15 18:35:56     79s] 
[07/15 18:35:56     79s] TimeStamp Deleting Cell Server End ...
[07/15 18:35:56     79s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/15 18:35:56     79s] 
[07/15 18:35:56     79s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/15 18:35:56     79s] Summary for sequential cells identification: 
[07/15 18:35:56     79s]   Identified SBFF number: 33
[07/15 18:35:56     79s]   Identified MBFF number: 0
[07/15 18:35:56     79s]   Identified SB Latch number: 0
[07/15 18:35:56     79s]   Identified MB Latch number: 0
[07/15 18:35:56     79s]   Not identified SBFF number: 0
[07/15 18:35:56     79s]   Not identified MBFF number: 0
[07/15 18:35:56     79s]   Not identified SB Latch number: 0
[07/15 18:35:56     79s]   Not identified MB Latch number: 0
[07/15 18:35:56     79s]   Number of sequential cells which are not FFs: 43
[07/15 18:35:56     79s]  Visiting view : slow_functional_mode
[07/15 18:35:56     79s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[07/15 18:35:56     79s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[07/15 18:35:56     79s]  Visiting view : fast_functional_mode
[07/15 18:35:56     79s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[07/15 18:35:56     79s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[07/15 18:35:56     79s] TLC MultiMap info (StdDelay):
[07/15 18:35:56     79s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[07/15 18:35:56     79s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[07/15 18:35:56     79s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[07/15 18:35:56     79s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[07/15 18:35:56     79s]  Setting StdDelay to: 91ps
[07/15 18:35:56     79s] 
[07/15 18:35:56     79s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/15 18:35:56     79s] 
[07/15 18:35:56     79s] TimeStamp Deleting Cell Server Begin ...
[07/15 18:35:56     79s] 
[07/15 18:35:56     79s] TimeStamp Deleting Cell Server End ...
[07/15 18:35:56     79s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2069.9M, EPOCH TIME: 1721082956.422749
[07/15 18:35:56     79s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:56     79s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:56     79s] All LLGs are deleted
[07/15 18:35:56     79s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:56     79s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:56     79s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2069.9M, EPOCH TIME: 1721082956.422827
[07/15 18:35:56     79s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2069.9M, EPOCH TIME: 1721082956.422874
[07/15 18:35:56     79s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:2061.9M, EPOCH TIME: 1721082956.423251
[07/15 18:35:56     79s] Start to check current routing status for nets...
[07/15 18:35:56     79s] All nets are already routed correctly.
[07/15 18:35:56     79s] End to check current routing status for nets (mem=2061.9M)
[07/15 18:35:56     79s] All LLGs are deleted
[07/15 18:35:56     79s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:56     79s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:56     79s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2061.9M, EPOCH TIME: 1721082956.428059
[07/15 18:35:56     79s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2061.9M, EPOCH TIME: 1721082956.428133
[07/15 18:35:56     79s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2061.9M, EPOCH TIME: 1721082956.428351
[07/15 18:35:56     79s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:56     79s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:56     79s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2061.9M, EPOCH TIME: 1721082956.428552
[07/15 18:35:56     79s] Max number of tech site patterns supported in site array is 256.
[07/15 18:35:56     79s] Core basic site is core_ji3v
[07/15 18:35:56     79s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2061.9M, EPOCH TIME: 1721082956.437173
[07/15 18:35:56     79s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 18:35:56     79s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 18:35:56     79s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2061.9M, EPOCH TIME: 1721082956.437333
[07/15 18:35:56     79s] Fast DP-INIT is on for default
[07/15 18:35:56     79s] Atter site array init, number of instance map data is 0.
[07/15 18:35:56     79s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2061.9M, EPOCH TIME: 1721082956.437723
[07/15 18:35:56     79s] 
[07/15 18:35:56     79s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:35:56     79s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2061.9M, EPOCH TIME: 1721082956.438090
[07/15 18:35:56     79s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:35:56     79s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:56     79s] Starting delay calculation for Setup views
[07/15 18:35:56     79s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/15 18:35:56     79s] #################################################################################
[07/15 18:35:56     79s] # Design Stage: PreRoute
[07/15 18:35:56     79s] # Design Name: aska_dig
[07/15 18:35:56     79s] # Design Mode: 180nm
[07/15 18:35:56     79s] # Analysis Mode: MMMC Non-OCV 
[07/15 18:35:56     79s] # Parasitics Mode: No SPEF/RCDB 
[07/15 18:35:56     79s] # Signoff Settings: SI Off 
[07/15 18:35:56     79s] #################################################################################
[07/15 18:35:56     79s] Calculate delays in BcWc mode...
[07/15 18:35:56     79s] Topological Sorting (REAL = 0:00:00.0, MEM = 2059.9M, InitMEM = 2059.9M)
[07/15 18:35:56     79s] Start delay calculation (fullDC) (1 T). (MEM=2059.86)
[07/15 18:35:56     79s] End AAE Lib Interpolated Model. (MEM=2071.37 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:35:56     80s] Total number of fetched objects 1262
[07/15 18:35:56     80s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:35:56     80s] End delay calculation. (MEM=2103.06 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 18:35:56     80s] End delay calculation (fullDC). (MEM=2103.06 CPU=0:00:00.2 REAL=0:00:00.0)
[07/15 18:35:56     80s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2103.1M) ***
[07/15 18:35:56     80s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:01:20 mem=2103.1M)
[07/15 18:35:56     80s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.133  |  6.025  | -0.133  |
|           TNS (ns):| -1.186  |  0.000  | -1.186  |
|    Violating Paths:|   13    |    0    |   13    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2119.1M, EPOCH TIME: 1721082956.701993
[07/15 18:35:56     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:56     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:56     80s] 
[07/15 18:35:56     80s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:35:56     80s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.010, MEM:2119.1M, EPOCH TIME: 1721082956.711675
[07/15 18:35:56     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:35:56     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:56     80s] Density: 60.682%
------------------------------------------------------------------

[07/15 18:35:56     80s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1595.7M, totSessionCpu=0:01:20 **
[07/15 18:35:56     80s] *** InitOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 0:01:20.1/0:18:23.2 (0.1), mem = 2073.1M
[07/15 18:35:56     80s] 
[07/15 18:35:56     80s] =============================================================================================
[07/15 18:35:56     80s]  Step TAT Report : InitOpt #1 / optDesign #2                                    21.18-s099_1
[07/15 18:35:56     80s] =============================================================================================
[07/15 18:35:56     80s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:35:56     80s] ---------------------------------------------------------------------------------------------
[07/15 18:35:56     80s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:35:56     80s] [ OptSummaryReport       ]      1   0:00:00.0  (   2.3 % )     0:00:00.3 /  0:00:00.3    1.0
[07/15 18:35:56     80s] [ DrvReport              ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.8
[07/15 18:35:56     80s] [ CellServerInit         ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:35:56     80s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  61.0 % )     0:00:00.7 /  0:00:00.7    1.0
[07/15 18:35:56     80s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:35:56     80s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:35:56     80s] [ TimingUpdate           ]      1   0:00:00.1  (   5.3 % )     0:00:00.2 /  0:00:00.2    1.0
[07/15 18:35:56     80s] [ FullDelayCalc          ]      1   0:00:00.2  (  15.7 % )     0:00:00.2 /  0:00:00.2    1.0
[07/15 18:35:56     80s] [ TimingReport           ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.7
[07/15 18:35:56     80s] [ MISC                   ]          0:00:00.1  (  13.2 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:35:56     80s] ---------------------------------------------------------------------------------------------
[07/15 18:35:56     80s]  InitOpt #1 TOTAL                   0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:01.1    1.0
[07/15 18:35:56     80s] ---------------------------------------------------------------------------------------------
[07/15 18:35:56     80s] 
[07/15 18:35:56     80s] ** INFO : this run is activating low effort ccoptDesign flow
[07/15 18:35:56     80s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/15 18:35:56     80s] ### Creating PhyDesignMc. totSessionCpu=0:01:20 mem=2073.1M
[07/15 18:35:56     80s] OPERPROF: Starting DPlace-Init at level 1, MEM:2073.1M, EPOCH TIME: 1721082956.714597
[07/15 18:35:56     80s] Processing tracks to init pin-track alignment.
[07/15 18:35:56     80s] z: 2, totalTracks: 1
[07/15 18:35:56     80s] z: 4, totalTracks: 1
[07/15 18:35:56     80s] z: 6, totalTracks: 1
[07/15 18:35:56     80s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:35:56     80s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2073.1M, EPOCH TIME: 1721082956.715732
[07/15 18:35:56     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:56     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:56     80s] 
[07/15 18:35:56     80s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:35:56     80s] 
[07/15 18:35:56     80s]  Skipping Bad Lib Cell Checking (CMU) !
[07/15 18:35:56     80s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2073.1M, EPOCH TIME: 1721082956.725105
[07/15 18:35:56     80s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2073.1M, EPOCH TIME: 1721082956.725160
[07/15 18:35:56     80s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2073.1M, EPOCH TIME: 1721082956.725293
[07/15 18:35:56     80s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2073.1MB).
[07/15 18:35:56     80s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:2073.1M, EPOCH TIME: 1721082956.725486
[07/15 18:35:56     80s] InstCnt mismatch: prevInstCnt = 1217, ttlInstCnt = 1228
[07/15 18:35:56     80s] TotalInstCnt at PhyDesignMc Initialization: 1228
[07/15 18:35:56     80s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:20 mem=2073.1M
[07/15 18:35:56     80s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2073.1M, EPOCH TIME: 1721082956.726507
[07/15 18:35:56     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:35:56     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:56     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:56     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:56     80s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2073.1M, EPOCH TIME: 1721082956.728310
[07/15 18:35:56     80s] TotalInstCnt at PhyDesignMc Destruction: 1228
[07/15 18:35:56     80s] OPTC: m1 20.0 20.0
[07/15 18:35:56     80s] #optDebug: fT-E <X 2 0 0 1>
[07/15 18:35:56     80s] -congRepairInPostCTS false                 # bool, default=false, private
[07/15 18:35:56     80s] 
[07/15 18:35:56     80s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/15 18:35:56     80s] Summary for sequential cells identification: 
[07/15 18:35:56     80s]   Identified SBFF number: 33
[07/15 18:35:56     80s]   Identified MBFF number: 0
[07/15 18:35:56     80s]   Identified SB Latch number: 0
[07/15 18:35:56     80s]   Identified MB Latch number: 0
[07/15 18:35:56     80s]   Not identified SBFF number: 0
[07/15 18:35:56     80s]   Not identified MBFF number: 0
[07/15 18:35:56     80s]   Not identified SB Latch number: 0
[07/15 18:35:56     80s]   Not identified MB Latch number: 0
[07/15 18:35:56     80s]   Number of sequential cells which are not FFs: 43
[07/15 18:35:56     80s]  Visiting view : slow_functional_mode
[07/15 18:35:56     80s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[07/15 18:35:56     80s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[07/15 18:35:56     80s]  Visiting view : fast_functional_mode
[07/15 18:35:56     80s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[07/15 18:35:56     80s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[07/15 18:35:56     80s] TLC MultiMap info (StdDelay):
[07/15 18:35:56     80s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[07/15 18:35:56     80s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[07/15 18:35:56     80s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[07/15 18:35:56     80s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[07/15 18:35:56     80s]  Setting StdDelay to: 91ps
[07/15 18:35:56     80s] 
[07/15 18:35:56     80s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/15 18:35:56     80s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 182.0
[07/15 18:35:56     80s] Begin: GigaOpt Route Type Constraints Refinement
[07/15 18:35:56     80s] *** CongRefineRouteType #1 [begin] (optDesign #2) : totSession cpu/real = 0:01:20.2/0:18:23.2 (0.1), mem = 2075.1M
[07/15 18:35:56     80s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31913.10
[07/15 18:35:56     80s] ### Creating RouteCongInterface, started
[07/15 18:35:56     80s] 
[07/15 18:35:56     80s] Creating Lib Analyzer ...
[07/15 18:35:56     80s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[07/15 18:35:56     80s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[07/15 18:35:56     80s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[07/15 18:35:56     80s] 
[07/15 18:35:56     80s] {RT max_rc 0 4 4 0}
[07/15 18:35:57     80s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:21 mem=2081.1M
[07/15 18:35:57     80s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:21 mem=2081.1M
[07/15 18:35:57     80s] Creating Lib Analyzer, finished. 
[07/15 18:35:57     80s] #optDebug: Start CG creation (mem=2081.1M)
[07/15 18:35:57     80s]  ...initializing CG  maxDriveDist 2849.668000 stdCellHgt 4.480000 defLenToSkip 31.360000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 284.966000 
[07/15 18:35:57     80s] (cpu=0:00:00.0, mem=2154.5M)
[07/15 18:35:57     80s]  ...processing cgPrt (cpu=0:00:00.0, mem=2154.5M)
[07/15 18:35:57     80s]  ...processing cgEgp (cpu=0:00:00.0, mem=2154.5M)
[07/15 18:35:57     80s]  ...processing cgPbk (cpu=0:00:00.0, mem=2154.5M)
[07/15 18:35:57     80s]  ...processing cgNrb(cpu=0:00:00.0, mem=2154.5M)
[07/15 18:35:57     80s]  ...processing cgObs (cpu=0:00:00.0, mem=2154.5M)
[07/15 18:35:57     80s]  ...processing cgCon (cpu=0:00:00.0, mem=2154.5M)
[07/15 18:35:57     80s]  ...processing cgPdm (cpu=0:00:00.0, mem=2154.5M)
[07/15 18:35:57     80s] #optDebug: Finish CG creation (cpu=0:00:00.0, mem=2154.5M)
[07/15 18:35:57     80s] {MMLU 13 13 1262}
[07/15 18:35:57     80s] ### Creating LA Mngr. totSessionCpu=0:01:21 mem=2154.5M
[07/15 18:35:57     80s] ### Creating LA Mngr, finished. totSessionCpu=0:01:21 mem=2154.5M
[07/15 18:35:57     80s] 
[07/15 18:35:57     80s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[07/15 18:35:57     80s] 
[07/15 18:35:57     80s] #optDebug: {0, 1.000}
[07/15 18:35:57     80s] ### Creating RouteCongInterface, finished
[07/15 18:35:57     80s] Updated routing constraints on 0 nets.
[07/15 18:35:57     80s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31913.10
[07/15 18:35:57     80s] Bottom Preferred Layer:
[07/15 18:35:57     80s] +-------------+------------+----------+
[07/15 18:35:57     80s] |    Layer    |    CLK     |   Rule   |
[07/15 18:35:57     80s] +-------------+------------+----------+
[07/15 18:35:57     80s] | MET2 (z=2)  |         13 | default  |
[07/15 18:35:57     80s] +-------------+------------+----------+
[07/15 18:35:57     80s] Via Pillar Rule:
[07/15 18:35:57     80s]     None
[07/15 18:35:57     80s] *** CongRefineRouteType #1 [finish] (optDesign #2) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:01:20.9/0:18:24.0 (0.1), mem = 2154.5M
[07/15 18:35:57     80s] 
[07/15 18:35:57     80s] =============================================================================================
[07/15 18:35:57     80s]  Step TAT Report : CongRefineRouteType #1 / optDesign #2                        21.18-s099_1
[07/15 18:35:57     80s] =============================================================================================
[07/15 18:35:57     80s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:35:57     80s] ---------------------------------------------------------------------------------------------
[07/15 18:35:57     80s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  94.4 % )     0:00:00.7 /  0:00:00.7    1.0
[07/15 18:35:57     80s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   5.4 % )     0:00:00.7 /  0:00:00.7    1.0
[07/15 18:35:57     80s] [ MISC                   ]          0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:35:57     80s] ---------------------------------------------------------------------------------------------
[07/15 18:35:57     80s]  CongRefineRouteType #1 TOTAL       0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.0
[07/15 18:35:57     80s] ---------------------------------------------------------------------------------------------
[07/15 18:35:57     80s] 
[07/15 18:35:57     80s] End: GigaOpt Route Type Constraints Refinement
[07/15 18:35:57     80s] Deleting Lib Analyzer.
[07/15 18:35:57     80s] *** SimplifyNetlist #1 [begin] (optDesign #2) : totSession cpu/real = 0:01:20.9/0:18:24.0 (0.1), mem = 2154.5M
[07/15 18:35:57     80s] Info: 13 nets with fixed/cover wires excluded.
[07/15 18:35:57     80s] Info: 13 clock nets excluded from IPO operation.
[07/15 18:35:57     80s] ### Creating LA Mngr. totSessionCpu=0:01:21 mem=2154.5M
[07/15 18:35:57     80s] ### Creating LA Mngr, finished. totSessionCpu=0:01:21 mem=2154.5M
[07/15 18:35:57     80s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[07/15 18:35:57     80s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31913.11
[07/15 18:35:57     80s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/15 18:35:57     80s] ### Creating PhyDesignMc. totSessionCpu=0:01:21 mem=2154.5M
[07/15 18:35:57     80s] OPERPROF: Starting DPlace-Init at level 1, MEM:2154.5M, EPOCH TIME: 1721082957.517346
[07/15 18:35:57     80s] Processing tracks to init pin-track alignment.
[07/15 18:35:57     80s] z: 2, totalTracks: 1
[07/15 18:35:57     80s] z: 4, totalTracks: 1
[07/15 18:35:57     80s] z: 6, totalTracks: 1
[07/15 18:35:57     80s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:35:57     80s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2154.5M, EPOCH TIME: 1721082957.518616
[07/15 18:35:57     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:57     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:57     80s] 
[07/15 18:35:57     80s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:35:57     80s] 
[07/15 18:35:57     80s]  Skipping Bad Lib Cell Checking (CMU) !
[07/15 18:35:57     80s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2154.5M, EPOCH TIME: 1721082957.528188
[07/15 18:35:57     80s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2154.5M, EPOCH TIME: 1721082957.528244
[07/15 18:35:57     80s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2154.5M, EPOCH TIME: 1721082957.528385
[07/15 18:35:57     80s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2154.5MB).
[07/15 18:35:57     80s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:2154.5M, EPOCH TIME: 1721082957.528576
[07/15 18:35:57     80s] TotalInstCnt at PhyDesignMc Initialization: 1228
[07/15 18:35:57     80s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:21 mem=2154.5M
[07/15 18:35:57     80s] ### Creating RouteCongInterface, started
[07/15 18:35:57     80s] 
[07/15 18:35:57     80s] Creating Lib Analyzer ...
[07/15 18:35:57     80s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[07/15 18:35:57     80s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[07/15 18:35:57     80s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[07/15 18:35:57     80s] 
[07/15 18:35:57     80s] {RT max_rc 0 4 4 0}
[07/15 18:35:58     81s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:22 mem=2154.5M
[07/15 18:35:58     81s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:22 mem=2154.5M
[07/15 18:35:58     81s] Creating Lib Analyzer, finished. 
[07/15 18:35:58     81s] 
[07/15 18:35:58     81s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[07/15 18:35:58     81s] 
[07/15 18:35:58     81s] #optDebug: {0, 1.000}
[07/15 18:35:58     81s] ### Creating RouteCongInterface, finished
[07/15 18:35:58     81s] ### Creating LA Mngr. totSessionCpu=0:01:22 mem=2154.5M
[07/15 18:35:58     81s] ### Creating LA Mngr, finished. totSessionCpu=0:01:22 mem=2154.5M
[07/15 18:35:58     81s] Usable buffer cells for single buffer setup transform:
[07/15 18:35:58     81s] BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16 
[07/15 18:35:58     81s] Number of usable buffer cells above: 9
[07/15 18:35:58     81s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2192.7M, EPOCH TIME: 1721082958.291308
[07/15 18:35:58     81s] Found 0 hard placement blockage before merging.
[07/15 18:35:58     81s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2192.7M, EPOCH TIME: 1721082958.291392
[07/15 18:35:58     81s] 
[07/15 18:35:58     81s] Netlist preparation processing... 
[07/15 18:35:58     81s] Removed 0 instance
[07/15 18:35:58     81s] *info: Marking 0 isolation instances dont touch
[07/15 18:35:58     81s] *info: Marking 0 level shifter instances dont touch
[07/15 18:35:58     81s] Deleting 0 temporary hard placement blockage(s).
[07/15 18:35:58     81s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2208.7M, EPOCH TIME: 1721082958.295506
[07/15 18:35:58     81s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1228).
[07/15 18:35:58     81s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:58     81s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:58     81s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:58     81s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.002, MEM:2132.7M, EPOCH TIME: 1721082958.297460
[07/15 18:35:58     81s] TotalInstCnt at PhyDesignMc Destruction: 1228
[07/15 18:35:58     81s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31913.11
[07/15 18:35:58     81s] *** SimplifyNetlist #1 [finish] (optDesign #2) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:01:21.7/0:18:24.8 (0.1), mem = 2132.7M
[07/15 18:35:58     81s] 
[07/15 18:35:58     81s] =============================================================================================
[07/15 18:35:58     81s]  Step TAT Report : SimplifyNetlist #1 / optDesign #2                            21.18-s099_1
[07/15 18:35:58     81s] =============================================================================================
[07/15 18:35:58     81s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:35:58     81s] ---------------------------------------------------------------------------------------------
[07/15 18:35:58     81s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  85.6 % )     0:00:00.7 /  0:00:00.7    1.0
[07/15 18:35:58     81s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:35:58     81s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    0.7
[07/15 18:35:58     81s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:35:58     81s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.5 % )     0:00:00.7 /  0:00:00.7    1.0
[07/15 18:35:58     81s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:35:58     81s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:35:58     81s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:35:58     81s] [ MISC                   ]          0:00:00.1  (  11.8 % )     0:00:00.1 /  0:00:00.1    1.1
[07/15 18:35:58     81s] ---------------------------------------------------------------------------------------------
[07/15 18:35:58     81s]  SimplifyNetlist #1 TOTAL           0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.8    1.0
[07/15 18:35:58     81s] ---------------------------------------------------------------------------------------------
[07/15 18:35:58     81s] 
[07/15 18:35:58     81s] *** Starting optimizing excluded clock nets MEM= 2132.7M) ***
[07/15 18:35:58     81s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2132.7M) ***
[07/15 18:35:58     81s] *** Starting optimizing excluded clock nets MEM= 2132.7M) ***
[07/15 18:35:58     81s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2132.7M) ***
[07/15 18:35:58     81s] Info: Done creating the CCOpt slew target map.
[07/15 18:35:58     81s] Begin: GigaOpt high fanout net optimization
[07/15 18:35:58     81s] GigaOpt HFN: use maxLocalDensity 1.2
[07/15 18:35:58     81s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[07/15 18:35:58     81s] *** DrvOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:01:21.7/0:18:24.8 (0.1), mem = 2132.7M
[07/15 18:35:58     81s] Info: 13 nets with fixed/cover wires excluded.
[07/15 18:35:58     81s] Info: 13 clock nets excluded from IPO operation.
[07/15 18:35:58     81s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31913.12
[07/15 18:35:58     81s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/15 18:35:58     81s] ### Creating PhyDesignMc. totSessionCpu=0:01:22 mem=2132.7M
[07/15 18:35:58     81s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/15 18:35:58     81s] OPERPROF: Starting DPlace-Init at level 1, MEM:2132.7M, EPOCH TIME: 1721082958.304287
[07/15 18:35:58     81s] Processing tracks to init pin-track alignment.
[07/15 18:35:58     81s] z: 2, totalTracks: 1
[07/15 18:35:58     81s] z: 4, totalTracks: 1
[07/15 18:35:58     81s] z: 6, totalTracks: 1
[07/15 18:35:58     81s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:35:58     81s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2132.7M, EPOCH TIME: 1721082958.305664
[07/15 18:35:58     81s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:58     81s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:58     81s] 
[07/15 18:35:58     81s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:35:58     81s] 
[07/15 18:35:58     81s]  Skipping Bad Lib Cell Checking (CMU) !
[07/15 18:35:58     81s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.009, MEM:2132.7M, EPOCH TIME: 1721082958.314854
[07/15 18:35:58     81s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2132.7M, EPOCH TIME: 1721082958.314905
[07/15 18:35:58     81s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2132.7M, EPOCH TIME: 1721082958.315039
[07/15 18:35:58     81s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2132.7MB).
[07/15 18:35:58     81s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:2132.7M, EPOCH TIME: 1721082958.315215
[07/15 18:35:58     81s] TotalInstCnt at PhyDesignMc Initialization: 1228
[07/15 18:35:58     81s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:22 mem=2132.7M
[07/15 18:35:58     81s] ### Creating RouteCongInterface, started
[07/15 18:35:58     81s] 
[07/15 18:35:58     81s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.6365} 
[07/15 18:35:58     81s] 
[07/15 18:35:58     81s] #optDebug: {0, 1.000}
[07/15 18:35:58     81s] ### Creating RouteCongInterface, finished
[07/15 18:35:58     81s] ### Creating LA Mngr. totSessionCpu=0:01:22 mem=2132.7M
[07/15 18:35:58     81s] ### Creating LA Mngr, finished. totSessionCpu=0:01:22 mem=2132.7M
[07/15 18:35:58     81s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/15 18:35:58     81s] Total-nets :: 1262, Stn-nets :: 2, ratio :: 0.158479 %, Total-len 55013.5, Stn-len 960.005
[07/15 18:35:58     81s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2170.8M, EPOCH TIME: 1721082958.407986
[07/15 18:35:58     81s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:35:58     81s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:58     81s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:58     81s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:58     81s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2132.8M, EPOCH TIME: 1721082958.409678
[07/15 18:35:58     81s] TotalInstCnt at PhyDesignMc Destruction: 1228
[07/15 18:35:58     81s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31913.12
[07/15 18:35:58     81s] *** DrvOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:01:21.8/0:18:24.9 (0.1), mem = 2132.8M
[07/15 18:35:58     81s] 
[07/15 18:35:58     81s] =============================================================================================
[07/15 18:35:58     81s]  Step TAT Report : DrvOpt #1 / optDesign #2                                     21.18-s099_1
[07/15 18:35:58     81s] =============================================================================================
[07/15 18:35:58     81s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:35:58     81s] ---------------------------------------------------------------------------------------------
[07/15 18:35:58     81s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:35:58     81s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (  13.8 % )     0:00:00.0 /  0:00:00.0    1.4
[07/15 18:35:58     81s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:35:58     81s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:35:58     81s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:35:58     81s] [ MISC                   ]          0:00:00.1  (  83.7 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:35:58     81s] ---------------------------------------------------------------------------------------------
[07/15 18:35:58     81s]  DrvOpt #1 TOTAL                    0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:35:58     81s] ---------------------------------------------------------------------------------------------
[07/15 18:35:58     81s] 
[07/15 18:35:58     81s] GigaOpt HFN: restore maxLocalDensity to 0.98
[07/15 18:35:58     81s] End: GigaOpt high fanout net optimization
[07/15 18:35:58     81s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[07/15 18:35:58     81s] Deleting Lib Analyzer.
[07/15 18:35:58     81s] Begin: GigaOpt Global Optimization
[07/15 18:35:58     81s] *info: use new DP (enabled)
[07/15 18:35:58     81s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[07/15 18:35:58     81s] Info: 13 nets with fixed/cover wires excluded.
[07/15 18:35:58     81s] Info: 13 clock nets excluded from IPO operation.
[07/15 18:35:58     81s] *** GlobalOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:01:21.8/0:18:24.9 (0.1), mem = 2132.8M
[07/15 18:35:58     81s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31913.13
[07/15 18:35:58     81s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/15 18:35:58     81s] ### Creating PhyDesignMc. totSessionCpu=0:01:22 mem=2132.8M
[07/15 18:35:58     81s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/15 18:35:58     81s] OPERPROF: Starting DPlace-Init at level 1, MEM:2132.8M, EPOCH TIME: 1721082958.418558
[07/15 18:35:58     81s] Processing tracks to init pin-track alignment.
[07/15 18:35:58     81s] z: 2, totalTracks: 1
[07/15 18:35:58     81s] z: 4, totalTracks: 1
[07/15 18:35:58     81s] z: 6, totalTracks: 1
[07/15 18:35:58     81s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:35:58     81s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2132.8M, EPOCH TIME: 1721082958.419905
[07/15 18:35:58     81s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:58     81s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:58     81s] 
[07/15 18:35:58     81s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:35:58     81s] 
[07/15 18:35:58     81s]  Skipping Bad Lib Cell Checking (CMU) !
[07/15 18:35:58     81s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2132.8M, EPOCH TIME: 1721082958.429112
[07/15 18:35:58     81s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2132.8M, EPOCH TIME: 1721082958.429166
[07/15 18:35:58     81s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2132.8M, EPOCH TIME: 1721082958.429295
[07/15 18:35:58     81s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2132.8MB).
[07/15 18:35:58     81s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:2132.8M, EPOCH TIME: 1721082958.429488
[07/15 18:35:58     81s] TotalInstCnt at PhyDesignMc Initialization: 1228
[07/15 18:35:58     81s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:22 mem=2132.8M
[07/15 18:35:58     81s] ### Creating RouteCongInterface, started
[07/15 18:35:58     81s] 
[07/15 18:35:58     81s] Creating Lib Analyzer ...
[07/15 18:35:58     81s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[07/15 18:35:58     81s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[07/15 18:35:58     81s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[07/15 18:35:58     81s] 
[07/15 18:35:58     81s] {RT max_rc 0 4 4 0}
[07/15 18:35:59     82s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:22 mem=2132.8M
[07/15 18:35:59     82s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:22 mem=2132.8M
[07/15 18:35:59     82s] Creating Lib Analyzer, finished. 
[07/15 18:35:59     82s] 
[07/15 18:35:59     82s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[07/15 18:35:59     82s] 
[07/15 18:35:59     82s] #optDebug: {0, 1.000}
[07/15 18:35:59     82s] ### Creating RouteCongInterface, finished
[07/15 18:35:59     82s] ### Creating LA Mngr. totSessionCpu=0:01:22 mem=2132.8M
[07/15 18:35:59     82s] ### Creating LA Mngr, finished. totSessionCpu=0:01:22 mem=2132.8M
[07/15 18:35:59     82s] *info: 13 clock nets excluded
[07/15 18:35:59     82s] *info: 25 no-driver nets excluded.
[07/15 18:35:59     82s] *info: 13 nets with fixed/cover wires excluded.
[07/15 18:35:59     82s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2190.1M, EPOCH TIME: 1721082959.145912
[07/15 18:35:59     82s] Found 0 hard placement blockage before merging.
[07/15 18:35:59     82s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2190.1M, EPOCH TIME: 1721082959.145996
[07/15 18:35:59     82s] ** GigaOpt Global Opt WNS Slack -0.133  TNS Slack -1.186 
[07/15 18:35:59     82s] +--------+--------+---------+------------+--------+--------------------+---------+---------------------------------+
[07/15 18:35:59     82s] |  WNS   |  TNS   | Density |    Real    |  Mem   |     Worst View     |Pathgroup|            End Point            |
[07/15 18:35:59     82s] +--------+--------+---------+------------+--------+--------------------+---------+---------------------------------+
[07/15 18:35:59     82s] |  -0.133|  -1.186|   60.68%|   0:00:00.0| 2190.1M|slow_functional_mode|  default| DAC[0]                          |
[07/15 18:35:59     82s] |  -0.128|  -1.304|   60.69%|   0:00:00.0| 2217.8M|slow_functional_mode|  default| up_switches[25]                 |
[07/15 18:35:59     82s] |   0.000|   0.000|   60.73%|   0:00:00.0| 2218.8M|                  NA|       NA| NA                              |
[07/15 18:35:59     82s] +--------+--------+---------+------------+--------+--------------------+---------+---------------------------------+
[07/15 18:35:59     82s] 
[07/15 18:35:59     82s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2218.8M) ***
[07/15 18:35:59     82s] 
[07/15 18:35:59     82s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2218.8M) ***
[07/15 18:35:59     82s] Deleting 0 temporary hard placement blockage(s).
[07/15 18:35:59     82s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[07/15 18:35:59     82s] Total-nets :: 1263, Stn-nets :: 6, ratio :: 0.475059 %, Total-len 54961.4, Stn-len 1509.66
[07/15 18:35:59     82s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2199.7M, EPOCH TIME: 1721082959.318637
[07/15 18:35:59     82s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1229).
[07/15 18:35:59     82s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:59     82s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:59     82s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:59     82s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2140.7M, EPOCH TIME: 1721082959.321119
[07/15 18:35:59     82s] TotalInstCnt at PhyDesignMc Destruction: 1229
[07/15 18:35:59     82s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31913.13
[07/15 18:35:59     82s] *** GlobalOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:01:22.7/0:18:25.8 (0.1), mem = 2140.7M
[07/15 18:35:59     82s] 
[07/15 18:35:59     82s] =============================================================================================
[07/15 18:35:59     82s]  Step TAT Report : GlobalOpt #1 / optDesign #2                                  21.18-s099_1
[07/15 18:35:59     82s] =============================================================================================
[07/15 18:35:59     82s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:35:59     82s] ---------------------------------------------------------------------------------------------
[07/15 18:35:59     82s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:35:59     82s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  66.8 % )     0:00:00.6 /  0:00:00.6    1.0
[07/15 18:35:59     82s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:35:59     82s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    0.7
[07/15 18:35:59     82s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:35:59     82s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:00.6 /  0:00:00.6    1.0
[07/15 18:35:59     82s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:35:59     82s] [ BottleneckAnalyzerInit ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.8
[07/15 18:35:59     82s] [ TransformInit          ]      1   0:00:00.1  (  11.6 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:35:59     82s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:35:59     82s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:35:59     82s] [ OptEval                ]      2   0:00:00.1  (   6.6 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:35:59     82s] [ OptCommit              ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:35:59     82s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.0
[07/15 18:35:59     82s] [ IncrDelayCalc          ]     13   0:00:00.0  (   4.2 % )     0:00:00.0 /  0:00:00.0    1.0
[07/15 18:35:59     82s] [ SetupOptGetWorkingSet  ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:35:59     82s] [ SetupOptGetActiveNode  ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:35:59     82s] [ SetupOptSlackGraph     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:35:59     82s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:35:59     82s] [ MISC                   ]          0:00:00.0  (   4.7 % )     0:00:00.0 /  0:00:00.0    0.9
[07/15 18:35:59     82s] ---------------------------------------------------------------------------------------------
[07/15 18:35:59     82s]  GlobalOpt #1 TOTAL                 0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.9    1.0
[07/15 18:35:59     82s] ---------------------------------------------------------------------------------------------
[07/15 18:35:59     82s] 
[07/15 18:35:59     82s] End: GigaOpt Global Optimization
[07/15 18:35:59     82s] *** Timing Is met
[07/15 18:35:59     82s] *** Check timing (0:00:00.0)
[07/15 18:35:59     82s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[07/15 18:35:59     82s] Deleting Lib Analyzer.
[07/15 18:35:59     82s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[07/15 18:35:59     82s] Info: 13 nets with fixed/cover wires excluded.
[07/15 18:35:59     82s] Info: 13 clock nets excluded from IPO operation.
[07/15 18:35:59     82s] ### Creating LA Mngr. totSessionCpu=0:01:23 mem=2140.7M
[07/15 18:35:59     82s] ### Creating LA Mngr, finished. totSessionCpu=0:01:23 mem=2140.7M
[07/15 18:35:59     82s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[07/15 18:35:59     82s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2140.7M, EPOCH TIME: 1721082959.331162
[07/15 18:35:59     82s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:59     82s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:59     82s] 
[07/15 18:35:59     82s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:35:59     82s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2140.7M, EPOCH TIME: 1721082959.340722
[07/15 18:35:59     82s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:35:59     82s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:59     82s] **INFO: Flow update: Design timing is met.
[07/15 18:35:59     82s] **INFO: Flow update: Design timing is met.
[07/15 18:35:59     82s] GigaOpt Checkpoint: Internal reclaim -noViewPrune -rebufferOnly -costCleanup -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -force -numThreads 1 -postCTS
[07/15 18:35:59     82s] Info: 13 nets with fixed/cover wires excluded.
[07/15 18:35:59     82s] Info: 13 clock nets excluded from IPO operation.
[07/15 18:35:59     82s] ### Creating LA Mngr. totSessionCpu=0:01:23 mem=2136.7M
[07/15 18:35:59     82s] ### Creating LA Mngr, finished. totSessionCpu=0:01:23 mem=2136.7M
[07/15 18:35:59     82s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/15 18:35:59     82s] ### Creating PhyDesignMc. totSessionCpu=0:01:23 mem=2194.0M
[07/15 18:35:59     82s] OPERPROF: Starting DPlace-Init at level 1, MEM:2194.0M, EPOCH TIME: 1721082959.380966
[07/15 18:35:59     82s] Processing tracks to init pin-track alignment.
[07/15 18:35:59     82s] z: 2, totalTracks: 1
[07/15 18:35:59     82s] z: 4, totalTracks: 1
[07/15 18:35:59     82s] z: 6, totalTracks: 1
[07/15 18:35:59     82s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:35:59     82s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2194.0M, EPOCH TIME: 1721082959.382199
[07/15 18:35:59     82s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:59     82s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:35:59     82s] 
[07/15 18:35:59     82s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:35:59     82s] 
[07/15 18:35:59     82s]  Skipping Bad Lib Cell Checking (CMU) !
[07/15 18:35:59     82s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2194.0M, EPOCH TIME: 1721082959.391481
[07/15 18:35:59     82s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2194.0M, EPOCH TIME: 1721082959.391534
[07/15 18:35:59     82s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2194.0M, EPOCH TIME: 1721082959.391659
[07/15 18:35:59     82s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2194.0MB).
[07/15 18:35:59     82s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:2194.0M, EPOCH TIME: 1721082959.391831
[07/15 18:35:59     82s] TotalInstCnt at PhyDesignMc Initialization: 1229
[07/15 18:35:59     82s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:23 mem=2194.0M
[07/15 18:35:59     82s] Begin: Area Reclaim Optimization
[07/15 18:35:59     82s] *** AreaOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:01:22.8/0:18:25.9 (0.1), mem = 2194.0M
[07/15 18:35:59     82s] 
[07/15 18:35:59     82s] Creating Lib Analyzer ...
[07/15 18:35:59     82s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[07/15 18:35:59     82s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[07/15 18:35:59     82s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[07/15 18:35:59     82s] 
[07/15 18:35:59     82s] {RT max_rc 0 4 4 0}
[07/15 18:35:59     83s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:23 mem=2200.0M
[07/15 18:36:00     83s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:23 mem=2200.0M
[07/15 18:36:00     83s] Creating Lib Analyzer, finished. 
[07/15 18:36:00     83s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31913.14
[07/15 18:36:00     83s] ### Creating RouteCongInterface, started
[07/15 18:36:00     83s] 
[07/15 18:36:00     83s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.8500} 
[07/15 18:36:00     83s] 
[07/15 18:36:00     83s] #optDebug: {0, 1.000}
[07/15 18:36:00     83s] ### Creating RouteCongInterface, finished
[07/15 18:36:00     83s] ### Creating LA Mngr. totSessionCpu=0:01:23 mem=2200.0M
[07/15 18:36:00     83s] ### Creating LA Mngr, finished. totSessionCpu=0:01:23 mem=2200.0M
[07/15 18:36:00     83s] Usable buffer cells for single buffer setup transform:
[07/15 18:36:00     83s] BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16 
[07/15 18:36:00     83s] Number of usable buffer cells above: 9
[07/15 18:36:00     83s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2200.0M, EPOCH TIME: 1721082960.077820
[07/15 18:36:00     83s] Found 0 hard placement blockage before merging.
[07/15 18:36:00     83s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2200.0M, EPOCH TIME: 1721082960.077901
[07/15 18:36:00     83s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 60.73
[07/15 18:36:00     83s] +---------+---------+--------+--------+------------+--------+
[07/15 18:36:00     83s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[07/15 18:36:00     83s] +---------+---------+--------+--------+------------+--------+
[07/15 18:36:00     83s] |   60.73%|        -|   0.000|   0.000|   0:00:00.0| 2200.0M|
[07/15 18:36:00     83s] #optDebug: <stH: 4.4800 MiSeL: 74.5950>
[07/15 18:36:00     84s] |   60.69%|        4|   0.000|   0.000|   0:00:00.0| 2277.2M|
[07/15 18:36:00     84s] #optDebug: <stH: 4.4800 MiSeL: 74.5950>
[07/15 18:36:00     84s] +---------+---------+--------+--------+------------+--------+
[07/15 18:36:00     84s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 60.69
[07/15 18:36:00     84s] 
[07/15 18:36:00     84s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[07/15 18:36:00     84s] --------------------------------------------------------------
[07/15 18:36:00     84s] |                                   | Total     | Sequential |
[07/15 18:36:00     84s] --------------------------------------------------------------
[07/15 18:36:00     84s] | Num insts resized                 |       0  |       0    |
[07/15 18:36:00     84s] | Num insts undone                  |       0  |       0    |
[07/15 18:36:00     84s] | Num insts Downsized               |       0  |       0    |
[07/15 18:36:00     84s] | Num insts Samesized               |       0  |       0    |
[07/15 18:36:00     84s] | Num insts Upsized                 |       0  |       0    |
[07/15 18:36:00     84s] | Num multiple commits+uncommits    |       0  |       -    |
[07/15 18:36:00     84s] --------------------------------------------------------------
[07/15 18:36:00     84s] 
[07/15 18:36:00     84s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[07/15 18:36:00     84s] End: Core Area Reclaim Optimization (cpu = 0:00:01.5) (real = 0:00:01.0) **
[07/15 18:36:00     84s] Deleting 0 temporary hard placement blockage(s).
[07/15 18:36:00     84s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31913.14
[07/15 18:36:00     84s] *** AreaOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:01.5/0:00:01.5 (1.0), totSession cpu/real = 0:01:24.3/0:18:27.4 (0.1), mem = 2277.2M
[07/15 18:36:00     84s] 
[07/15 18:36:00     84s] =============================================================================================
[07/15 18:36:00     84s]  Step TAT Report : AreaOpt #1 / optDesign #2                                    21.18-s099_1
[07/15 18:36:00     84s] =============================================================================================
[07/15 18:36:00     84s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:36:00     84s] ---------------------------------------------------------------------------------------------
[07/15 18:36:00     84s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:36:00     84s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  39.6 % )     0:00:00.6 /  0:00:00.6    1.0
[07/15 18:36:00     84s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:36:00     84s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:36:00     84s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:36:00     84s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:36:00     84s] [ OptimizationStep       ]      1   0:00:00.0  (   0.3 % )     0:00:00.8 /  0:00:00.8    1.0
[07/15 18:36:00     84s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.2 % )     0:00:00.8 /  0:00:00.8    1.0
[07/15 18:36:00     84s] [ OptGetWeight           ]     17   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:36:00     84s] [ OptEval                ]     17   0:00:00.7  (  45.7 % )     0:00:00.7 /  0:00:00.7    1.0
[07/15 18:36:00     84s] [ OptCommit              ]     17   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:36:00     84s] [ PostCommitDelayUpdate  ]     17   0:00:00.0  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:36:00     84s] [ IncrDelayCalc          ]     20   0:00:00.1  (   6.3 % )     0:00:00.1 /  0:00:00.1    0.9
[07/15 18:36:00     84s] [ IncrTimingUpdate       ]      4   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.2
[07/15 18:36:00     84s] [ MISC                   ]          0:00:00.1  (   5.0 % )     0:00:00.1 /  0:00:00.1    0.9
[07/15 18:36:00     84s] ---------------------------------------------------------------------------------------------
[07/15 18:36:00     84s]  AreaOpt #1 TOTAL                   0:00:01.5  ( 100.0 % )     0:00:01.5 /  0:00:01.5    1.0
[07/15 18:36:00     84s] ---------------------------------------------------------------------------------------------
[07/15 18:36:00     84s] 
[07/15 18:36:00     84s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2258.1M, EPOCH TIME: 1721082960.919118
[07/15 18:36:00     84s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1229).
[07/15 18:36:00     84s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:36:00     84s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:36:00     84s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:36:00     84s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.003, MEM:2174.1M, EPOCH TIME: 1721082960.921856
[07/15 18:36:00     84s] TotalInstCnt at PhyDesignMc Destruction: 1229
[07/15 18:36:00     84s] End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:01, mem=2174.12M, totSessionCpu=0:01:24).
[07/15 18:36:00     84s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[07/15 18:36:00     84s] Info: 13 nets with fixed/cover wires excluded.
[07/15 18:36:00     84s] Info: 13 clock nets excluded from IPO operation.
[07/15 18:36:00     84s] ### Creating LA Mngr. totSessionCpu=0:01:24 mem=2174.1M
[07/15 18:36:00     84s] ### Creating LA Mngr, finished. totSessionCpu=0:01:24 mem=2174.1M
[07/15 18:36:00     84s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/15 18:36:00     84s] ### Creating PhyDesignMc. totSessionCpu=0:01:24 mem=2231.4M
[07/15 18:36:00     84s] OPERPROF: Starting DPlace-Init at level 1, MEM:2231.4M, EPOCH TIME: 1721082960.928640
[07/15 18:36:00     84s] Processing tracks to init pin-track alignment.
[07/15 18:36:00     84s] z: 2, totalTracks: 1
[07/15 18:36:00     84s] z: 4, totalTracks: 1
[07/15 18:36:00     84s] z: 6, totalTracks: 1
[07/15 18:36:00     84s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:36:00     84s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2231.4M, EPOCH TIME: 1721082960.929865
[07/15 18:36:00     84s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:36:00     84s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:36:00     84s] 
[07/15 18:36:00     84s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:36:00     84s] 
[07/15 18:36:00     84s]  Skipping Bad Lib Cell Checking (CMU) !
[07/15 18:36:00     84s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2231.4M, EPOCH TIME: 1721082960.938954
[07/15 18:36:00     84s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2231.4M, EPOCH TIME: 1721082960.939008
[07/15 18:36:00     84s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2231.4M, EPOCH TIME: 1721082960.939134
[07/15 18:36:00     84s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2231.4MB).
[07/15 18:36:00     84s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:2231.4M, EPOCH TIME: 1721082960.939309
[07/15 18:36:00     84s] TotalInstCnt at PhyDesignMc Initialization: 1229
[07/15 18:36:00     84s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:24 mem=2231.4M
[07/15 18:36:00     84s] Begin: Area Reclaim Optimization
[07/15 18:36:00     84s] *** AreaOpt #2 [begin] (optDesign #2) : totSession cpu/real = 0:01:24.3/0:18:27.4 (0.1), mem = 2231.4M
[07/15 18:36:00     84s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31913.15
[07/15 18:36:00     84s] ### Creating RouteCongInterface, started
[07/15 18:36:00     84s] 
[07/15 18:36:00     84s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[07/15 18:36:00     84s] 
[07/15 18:36:00     84s] #optDebug: {0, 1.000}
[07/15 18:36:00     84s] ### Creating RouteCongInterface, finished
[07/15 18:36:00     84s] ### Creating LA Mngr. totSessionCpu=0:01:24 mem=2231.4M
[07/15 18:36:00     84s] ### Creating LA Mngr, finished. totSessionCpu=0:01:24 mem=2231.4M
[07/15 18:36:01     84s] Usable buffer cells for single buffer setup transform:
[07/15 18:36:01     84s] BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16 
[07/15 18:36:01     84s] Number of usable buffer cells above: 9
[07/15 18:36:01     84s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2231.4M, EPOCH TIME: 1721082961.020987
[07/15 18:36:01     84s] Found 0 hard placement blockage before merging.
[07/15 18:36:01     84s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2231.4M, EPOCH TIME: 1721082961.021064
[07/15 18:36:01     84s] Reclaim Optimization WNS Slack 0.029  TNS Slack 0.000 Density 60.69
[07/15 18:36:01     84s] +---------+---------+--------+--------+------------+--------+
[07/15 18:36:01     84s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[07/15 18:36:01     84s] +---------+---------+--------+--------+------------+--------+
[07/15 18:36:01     84s] |   60.69%|        -|   0.029|   0.000|   0:00:00.0| 2231.4M|
[07/15 18:36:01     84s] |   60.69%|        0|   0.029|   0.000|   0:00:00.0| 2231.4M|
[07/15 18:36:01     84s] #optDebug: <stH: 4.4800 MiSeL: 74.5950>
[07/15 18:36:01     84s] |   60.69%|        0|   0.029|   0.000|   0:00:00.0| 2231.4M|
[07/15 18:36:01     84s] |   60.69%|        0|   0.029|   0.000|   0:00:00.0| 2231.4M|
[07/15 18:36:01     84s] |   60.69%|        0|   0.029|   0.000|   0:00:00.0| 2231.4M|
[07/15 18:36:01     84s] #optDebug: <stH: 4.4800 MiSeL: 74.5950>
[07/15 18:36:01     84s] #optDebug: RTR_SNLTF <10.0000 4.4800> <44.8000> 
[07/15 18:36:01     84s] |   60.69%|        0|   0.029|   0.000|   0:00:00.0| 2231.4M|
[07/15 18:36:01     84s] +---------+---------+--------+--------+------------+--------+
[07/15 18:36:01     84s] Reclaim Optimization End WNS Slack 0.029  TNS Slack 0.000 Density 60.69
[07/15 18:36:01     84s] 
[07/15 18:36:01     84s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[07/15 18:36:01     84s] --------------------------------------------------------------
[07/15 18:36:01     84s] |                                   | Total     | Sequential |
[07/15 18:36:01     84s] --------------------------------------------------------------
[07/15 18:36:01     84s] | Num insts resized                 |       0  |       0    |
[07/15 18:36:01     84s] | Num insts undone                  |       0  |       0    |
[07/15 18:36:01     84s] | Num insts Downsized               |       0  |       0    |
[07/15 18:36:01     84s] | Num insts Samesized               |       0  |       0    |
[07/15 18:36:01     84s] | Num insts Upsized                 |       0  |       0    |
[07/15 18:36:01     84s] | Num multiple commits+uncommits    |       0  |       -    |
[07/15 18:36:01     84s] --------------------------------------------------------------
[07/15 18:36:01     84s] 
[07/15 18:36:01     84s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[07/15 18:36:01     84s] End: Core Area Reclaim Optimization (cpu = 0:00:00.2) (real = 0:00:01.0) **
[07/15 18:36:01     84s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2231.4M, EPOCH TIME: 1721082961.115585
[07/15 18:36:01     84s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1229).
[07/15 18:36:01     84s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:36:01     84s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:36:01     84s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:36:01     84s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2231.4M, EPOCH TIME: 1721082961.117604
[07/15 18:36:01     84s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2231.4M, EPOCH TIME: 1721082961.118336
[07/15 18:36:01     84s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2231.4M, EPOCH TIME: 1721082961.118466
[07/15 18:36:01     84s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2231.4M, EPOCH TIME: 1721082961.119645
[07/15 18:36:01     84s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:36:01     84s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:36:01     84s] 
[07/15 18:36:01     84s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:36:01     84s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.009, MEM:2231.4M, EPOCH TIME: 1721082961.128710
[07/15 18:36:01     84s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2231.4M, EPOCH TIME: 1721082961.128764
[07/15 18:36:01     84s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2231.4M, EPOCH TIME: 1721082961.128893
[07/15 18:36:01     84s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2231.4M, EPOCH TIME: 1721082961.129021
[07/15 18:36:01     84s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2231.4M, EPOCH TIME: 1721082961.129095
[07/15 18:36:01     84s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.011, MEM:2231.4M, EPOCH TIME: 1721082961.129173
[07/15 18:36:01     84s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.011, MEM:2231.4M, EPOCH TIME: 1721082961.129210
[07/15 18:36:01     84s] TDRefine: refinePlace mode is spiral
[07/15 18:36:01     84s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.31913.9
[07/15 18:36:01     84s] OPERPROF: Starting RefinePlace at level 1, MEM:2231.4M, EPOCH TIME: 1721082961.129267
[07/15 18:36:01     84s] *** Starting refinePlace (0:01:25 mem=2231.4M) ***
[07/15 18:36:01     84s] Total net bbox length = 4.450e+04 (2.454e+04 1.996e+04) (ext = 5.038e+03)
[07/15 18:36:01     84s] 
[07/15 18:36:01     84s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:36:01     84s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 18:36:01     84s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:36:01     84s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:36:01     84s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2231.4M, EPOCH TIME: 1721082961.130546
[07/15 18:36:01     84s] Starting refinePlace ...
[07/15 18:36:01     84s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:36:01     84s] One DDP V2 for no tweak run.
[07/15 18:36:01     84s] 
[07/15 18:36:01     84s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[07/15 18:36:01     84s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f5ae257aec0.
[07/15 18:36:01     84s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[07/15 18:36:01     84s] Move report: legalization moves 5 insts, mean move: 5.49 um, max move: 8.40 um spiral
[07/15 18:36:01     84s] 	Max move on inst (FE_OFC95_OFN3_n_7): (260.96, 109.76) --> (264.88, 105.28)
[07/15 18:36:01     84s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[07/15 18:36:01     84s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/15 18:36:01     84s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2218.4MB) @(0:01:25 - 0:01:25).
[07/15 18:36:01     84s] Move report: Detail placement moves 5 insts, mean move: 5.49 um, max move: 8.40 um 
[07/15 18:36:01     84s] 	Max move on inst (FE_OFC95_OFN3_n_7): (260.96, 109.76) --> (264.88, 105.28)
[07/15 18:36:01     84s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2218.4MB
[07/15 18:36:01     84s] Statistics of distance of Instance movement in refine placement:
[07/15 18:36:01     84s]   maximum (X+Y) =         8.40 um
[07/15 18:36:01     84s]   inst (FE_OFC95_OFN3_n_7) with max move: (260.96, 109.76) -> (264.88, 105.28)
[07/15 18:36:01     84s]   mean    (X+Y) =         5.49 um
[07/15 18:36:01     84s] Summary Report:
[07/15 18:36:01     84s] Instances move: 5 (out of 1218 movable)
[07/15 18:36:01     84s] Instances flipped: 0
[07/15 18:36:01     84s] Mean displacement: 5.49 um
[07/15 18:36:01     84s] Max displacement: 8.40 um (Instance: FE_OFC95_OFN3_n_7) (260.96, 109.76) -> (264.88, 105.28)
[07/15 18:36:01     84s] 	Length: 5 sites, height: 1 rows, site name: core_ji3v, cell type: BUJI3VX1
[07/15 18:36:01     84s] Total instances moved : 5
[07/15 18:36:01     84s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.020, REAL:0.019, MEM:2218.4M, EPOCH TIME: 1721082961.149731
[07/15 18:36:01     84s] Total net bbox length = 4.449e+04 (2.454e+04 1.995e+04) (ext = 5.038e+03)
[07/15 18:36:01     84s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2218.4MB
[07/15 18:36:01     84s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2218.4MB) @(0:01:25 - 0:01:25).
[07/15 18:36:01     84s] *** Finished refinePlace (0:01:25 mem=2218.4M) ***
[07/15 18:36:01     84s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.31913.9
[07/15 18:36:01     84s] OPERPROF: Finished RefinePlace at level 1, CPU:0.020, REAL:0.021, MEM:2218.4M, EPOCH TIME: 1721082961.150142
[07/15 18:36:01     84s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2218.4M, EPOCH TIME: 1721082961.153107
[07/15 18:36:01     84s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1229).
[07/15 18:36:01     84s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:36:01     84s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:36:01     84s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:36:01     84s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2215.4M, EPOCH TIME: 1721082961.155161
[07/15 18:36:01     84s] *** maximum move = 8.40 um ***
[07/15 18:36:01     84s] *** Finished re-routing un-routed nets (2215.4M) ***
[07/15 18:36:01     84s] OPERPROF: Starting DPlace-Init at level 1, MEM:2215.4M, EPOCH TIME: 1721082961.156152
[07/15 18:36:01     84s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2215.4M, EPOCH TIME: 1721082961.157308
[07/15 18:36:01     84s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:36:01     84s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:36:01     84s] 
[07/15 18:36:01     84s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:36:01     84s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2215.4M, EPOCH TIME: 1721082961.166720
[07/15 18:36:01     84s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2215.4M, EPOCH TIME: 1721082961.166783
[07/15 18:36:01     84s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2231.4M, EPOCH TIME: 1721082961.167236
[07/15 18:36:01     84s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2231.4M, EPOCH TIME: 1721082961.167393
[07/15 18:36:01     84s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2231.4M, EPOCH TIME: 1721082961.167470
[07/15 18:36:01     84s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:2231.4M, EPOCH TIME: 1721082961.167549
[07/15 18:36:01     84s] 
[07/15 18:36:01     84s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2231.4M) ***
[07/15 18:36:01     84s] Deleting 0 temporary hard placement blockage(s).
[07/15 18:36:01     84s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31913.15
[07/15 18:36:01     84s] *** AreaOpt #2 [finish] (optDesign #2) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:01:24.6/0:18:27.6 (0.1), mem = 2231.4M
[07/15 18:36:01     84s] 
[07/15 18:36:01     84s] =============================================================================================
[07/15 18:36:01     84s]  Step TAT Report : AreaOpt #2 / optDesign #2                                    21.18-s099_1
[07/15 18:36:01     84s] =============================================================================================
[07/15 18:36:01     84s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:36:01     84s] ---------------------------------------------------------------------------------------------
[07/15 18:36:01     84s] [ SlackTraversorInit     ]      1   0:00:00.0  (   2.9 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:36:01     84s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:36:01     84s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:36:01     84s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:36:01     84s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:36:01     84s] [ OptimizationStep       ]      1   0:00:00.0  (   4.6 % )     0:00:00.1 /  0:00:00.1    1.1
[07/15 18:36:01     84s] [ OptSingleIteration     ]      5   0:00:00.0  (   3.9 % )     0:00:00.1 /  0:00:00.1    0.9
[07/15 18:36:01     84s] [ OptGetWeight           ]     51   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:36:01     84s] [ OptEval                ]     51   0:00:00.1  (  26.4 % )     0:00:00.1 /  0:00:00.0    0.8
[07/15 18:36:01     84s] [ OptCommit              ]     51   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:36:01     84s] [ PostCommitDelayUpdate  ]     51   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:36:01     84s] [ RefinePlace            ]      1   0:00:00.1  (  24.9 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:36:01     84s] [ TimingUpdate           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:36:01     84s] [ MISC                   ]          0:00:00.1  (  33.0 % )     0:00:00.1 /  0:00:00.1    1.1
[07/15 18:36:01     84s] ---------------------------------------------------------------------------------------------
[07/15 18:36:01     84s]  AreaOpt #2 TOTAL                   0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[07/15 18:36:01     84s] ---------------------------------------------------------------------------------------------
[07/15 18:36:01     84s] 
[07/15 18:36:01     84s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2212.3M, EPOCH TIME: 1721082961.172804
[07/15 18:36:01     84s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:36:01     84s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:36:01     84s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:36:01     84s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:36:01     84s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2174.3M, EPOCH TIME: 1721082961.174898
[07/15 18:36:01     84s] TotalInstCnt at PhyDesignMc Destruction: 1229
[07/15 18:36:01     84s] End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:01, mem=2174.33M, totSessionCpu=0:01:25).
[07/15 18:36:01     84s] postCtsLateCongRepair #1 0
[07/15 18:36:01     84s] postCtsLateCongRepair #1 0
[07/15 18:36:01     84s] postCtsLateCongRepair #1 0
[07/15 18:36:01     84s] postCtsLateCongRepair #1 0
[07/15 18:36:01     84s] Starting local wire reclaim
[07/15 18:36:01     84s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2174.3M, EPOCH TIME: 1721082961.194991
[07/15 18:36:01     84s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2174.3M, EPOCH TIME: 1721082961.195059
[07/15 18:36:01     84s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2174.3M, EPOCH TIME: 1721082961.195132
[07/15 18:36:01     84s] Processing tracks to init pin-track alignment.
[07/15 18:36:01     84s] z: 2, totalTracks: 1
[07/15 18:36:01     84s] z: 4, totalTracks: 1
[07/15 18:36:01     84s] z: 6, totalTracks: 1
[07/15 18:36:01     84s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:36:01     84s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2174.3M, EPOCH TIME: 1721082961.196333
[07/15 18:36:01     84s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:36:01     84s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:36:01     84s] 
[07/15 18:36:01     84s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:36:01     84s] 
[07/15 18:36:01     84s]  Skipping Bad Lib Cell Checking (CMU) !
[07/15 18:36:01     84s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.010, REAL:0.009, MEM:2174.3M, EPOCH TIME: 1721082961.205545
[07/15 18:36:01     84s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2174.3M, EPOCH TIME: 1721082961.205601
[07/15 18:36:01     84s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2174.3M, EPOCH TIME: 1721082961.205737
[07/15 18:36:01     84s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2174.3MB).
[07/15 18:36:01     84s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.010, REAL:0.011, MEM:2174.3M, EPOCH TIME: 1721082961.205910
[07/15 18:36:01     84s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.010, REAL:0.011, MEM:2174.3M, EPOCH TIME: 1721082961.205949
[07/15 18:36:01     84s] TDRefine: refinePlace mode is spiral
[07/15 18:36:01     84s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.31913.10
[07/15 18:36:01     84s] OPERPROF:   Starting RefinePlace at level 2, MEM:2174.3M, EPOCH TIME: 1721082961.206004
[07/15 18:36:01     84s] *** Starting refinePlace (0:01:25 mem=2174.3M) ***
[07/15 18:36:01     84s] Total net bbox length = 4.449e+04 (2.454e+04 1.995e+04) (ext = 5.038e+03)
[07/15 18:36:01     84s] 
[07/15 18:36:01     84s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:36:01     84s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:36:01     84s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:36:01     84s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2174.3M, EPOCH TIME: 1721082961.207271
[07/15 18:36:01     84s] Starting refinePlace ...
[07/15 18:36:01     84s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:36:01     84s] One DDP V2 for no tweak run.
[07/15 18:36:01     84s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:2174.3M, EPOCH TIME: 1721082961.207725
[07/15 18:36:01     84s] OPERPROF:         Starting spMPad at level 5, MEM:2174.3M, EPOCH TIME: 1721082961.208809
[07/15 18:36:01     84s] OPERPROF:           Starting spContextMPad at level 6, MEM:2174.3M, EPOCH TIME: 1721082961.208888
[07/15 18:36:01     84s] OPERPROF:           Finished spContextMPad at level 6, CPU:0.000, REAL:0.000, MEM:2174.3M, EPOCH TIME: 1721082961.208933
[07/15 18:36:01     84s] MP Top (1218): mp=1.050. U=0.606.
[07/15 18:36:01     84s] OPERPROF:         Finished spMPad at level 5, CPU:0.000, REAL:0.000, MEM:2174.3M, EPOCH TIME: 1721082961.209208
[07/15 18:36:01     84s] OPERPROF:         Starting spsTweakCongDB::buildTimingInfo at level 5, MEM:2174.3M, EPOCH TIME: 1721082961.209342
[07/15 18:36:01     84s] OPERPROF:           Starting initAAETimingInfo at level 6, MEM:2174.3M, EPOCH TIME: 1721082961.209412
[07/15 18:36:01     84s] OPERPROF:             Starting InitSKP at level 7, MEM:2174.3M, EPOCH TIME: 1721082961.209571
[07/15 18:36:01     84s] no activity file in design. spp won't run.
[07/15 18:36:01     84s] no activity file in design. spp won't run.
[07/15 18:36:01     84s] *** Finished SKP initialization (cpu=0:00:00.0, real=0:00:00.0)***
[07/15 18:36:01     84s] OPERPROF:             Finished InitSKP at level 7, CPU:0.040, REAL:0.039, MEM:2174.3M, EPOCH TIME: 1721082961.248576
[07/15 18:36:01     84s] Timing cost in AAE based: 44.5573698909356608
[07/15 18:36:01     84s] OPERPROF:           Finished initAAETimingInfo at level 6, CPU:0.050, REAL:0.044, MEM:2174.3M, EPOCH TIME: 1721082961.253163
[07/15 18:36:01     84s] OPERPROF:         Finished spsTweakCongDB::buildTimingInfo at level 5, CPU:0.050, REAL:0.044, MEM:2174.3M, EPOCH TIME: 1721082961.253276
[07/15 18:36:01     84s] SKP cleared!
[07/15 18:36:01     84s] AAE Timing clean up.
[07/15 18:36:01     84s] Tweakage: fix icg 1, fix clk 0.
[07/15 18:36:01     84s] Tweakage: density cost 1, scale 0.4.
[07/15 18:36:01     84s] Tweakage: activity cost 0, scale 1.0.
[07/15 18:36:01     84s] Tweakage: timing cost on, scale 1.0.
[07/15 18:36:01     84s] OPERPROF:         Starting CoreOperation at level 5, MEM:2174.3M, EPOCH TIME: 1721082961.253548
[07/15 18:36:01     84s] OPERPROF:           Starting spsTweakCongEngine::runCongAwareTweak at level 6, MEM:2174.3M, EPOCH TIME: 1721082961.253951
[07/15 18:36:01     84s] Tweakage swap 0 pairs.
[07/15 18:36:01     84s] Tweakage swap 0 pairs.
[07/15 18:36:01     84s] Tweakage swap 105 pairs.
[07/15 18:36:01     84s] Tweakage swap 18 pairs.
[07/15 18:36:01     84s] Tweakage swap 0 pairs.
[07/15 18:36:01     84s] Tweakage swap 0 pairs.
[07/15 18:36:01     84s] Tweakage swap 2 pairs.
[07/15 18:36:01     84s] Tweakage swap 0 pairs.
[07/15 18:36:01     84s] Tweakage swap 0 pairs.
[07/15 18:36:01     84s] Tweakage swap 0 pairs.
[07/15 18:36:01     84s] Tweakage swap 0 pairs.
[07/15 18:36:01     84s] Tweakage swap 0 pairs.
[07/15 18:36:01     84s] Tweakage swap 0 pairs.
[07/15 18:36:01     84s] Tweakage swap 0 pairs.
[07/15 18:36:01     84s] Tweakage swap 17 pairs.
[07/15 18:36:01     84s] Tweakage swap 2 pairs.
[07/15 18:36:01     84s] Tweakage swap 0 pairs.
[07/15 18:36:01     84s] Tweakage swap 0 pairs.
[07/15 18:36:01     84s] Tweakage swap 4 pairs.
[07/15 18:36:01     84s] Tweakage swap 1 pairs.
[07/15 18:36:01     84s] Tweakage swap 0 pairs.
[07/15 18:36:01     84s] Tweakage swap 0 pairs.
[07/15 18:36:01     84s] Tweakage swap 1 pairs.
[07/15 18:36:01     84s] Tweakage swap 0 pairs.
[07/15 18:36:01     84s] Tweakage move 0 insts.
[07/15 18:36:01     84s] Tweakage move 0 insts.
[07/15 18:36:01     84s] Tweakage move 82 insts.
[07/15 18:36:01     84s] Tweakage move 20 insts.
[07/15 18:36:01     84s] OPERPROF:           Finished spsTweakCongEngine::runCongAwareTweak at level 6, CPU:0.220, REAL:0.224, MEM:2174.3M, EPOCH TIME: 1721082961.477460
[07/15 18:36:01     84s] OPERPROF:         Finished CoreOperation at level 5, CPU:0.220, REAL:0.224, MEM:2174.3M, EPOCH TIME: 1721082961.477576
[07/15 18:36:01     84s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:0.270, REAL:0.270, MEM:2174.3M, EPOCH TIME: 1721082961.477756
[07/15 18:36:01     84s] Move report: Congestion aware Tweak moves 269 insts, mean move: 6.73 um, max move: 41.44 um 
[07/15 18:36:01     84s] 	Max move on inst (spi1_conf1_asyn_reg[15]): (85.12, 91.84) --> (113.12, 105.28)
[07/15 18:36:01     84s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.3, real=0:00:00.0, mem=2174.3mb) @(0:01:25 - 0:01:25).
[07/15 18:36:01     84s] 
[07/15 18:36:01     84s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[07/15 18:36:01     84s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f5ae257aec0.
[07/15 18:36:01     84s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[07/15 18:36:01     84s] Move report: legalization moves 24 insts, mean move: 3.50 um, max move: 14.00 um spiral
[07/15 18:36:01     84s] 	Max move on inst (g16796__6417): (103.60, 203.84) --> (117.60, 203.84)
[07/15 18:36:01     84s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[07/15 18:36:01     84s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/15 18:36:01     84s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2145.4MB) @(0:01:25 - 0:01:25).
[07/15 18:36:01     84s] Move report: Detail placement moves 271 insts, mean move: 6.69 um, max move: 41.44 um 
[07/15 18:36:01     84s] 	Max move on inst (spi1_conf1_asyn_reg[15]): (85.12, 91.84) --> (113.12, 105.28)
[07/15 18:36:01     84s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2145.4MB
[07/15 18:36:01     84s] Statistics of distance of Instance movement in refine placement:
[07/15 18:36:01     84s]   maximum (X+Y) =        41.44 um
[07/15 18:36:01     84s]   inst (spi1_conf1_asyn_reg[15]) with max move: (85.12, 91.84) -> (113.12, 105.28)
[07/15 18:36:01     84s]   mean    (X+Y) =         6.69 um
[07/15 18:36:01     84s] Summary Report:
[07/15 18:36:01     84s] Instances move: 271 (out of 1218 movable)
[07/15 18:36:01     84s] Instances flipped: 0
[07/15 18:36:01     84s] Mean displacement: 6.69 um
[07/15 18:36:01     84s] Max displacement: 41.44 um (Instance: spi1_conf1_asyn_reg[15]) (85.12, 91.84) -> (113.12, 105.28)
[07/15 18:36:01     84s] 	Length: 36 sites, height: 1 rows, site name: core_ji3v, cell type: SDFRRQJI3VX1
[07/15 18:36:01     84s] Total instances moved : 271
[07/15 18:36:01     84s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.300, REAL:0.298, MEM:2145.4M, EPOCH TIME: 1721082961.505446
[07/15 18:36:01     84s] Total net bbox length = 4.398e+04 (2.423e+04 1.976e+04) (ext = 5.012e+03)
[07/15 18:36:01     84s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2145.4MB
[07/15 18:36:01     84s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=2145.4MB) @(0:01:25 - 0:01:25).
[07/15 18:36:01     84s] *** Finished refinePlace (0:01:25 mem=2145.4M) ***
[07/15 18:36:01     84s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.31913.10
[07/15 18:36:01     84s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.300, REAL:0.300, MEM:2145.4M, EPOCH TIME: 1721082961.505862
[07/15 18:36:01     84s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2145.4M, EPOCH TIME: 1721082961.505908
[07/15 18:36:01     84s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1229).
[07/15 18:36:01     84s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:36:01     84s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:36:01     84s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:36:01     84s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.000, REAL:0.002, MEM:2142.4M, EPOCH TIME: 1721082961.508361
[07/15 18:36:01     84s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.310, REAL:0.313, MEM:2142.4M, EPOCH TIME: 1721082961.508441
[07/15 18:36:01     84s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/15 18:36:01     84s] #################################################################################
[07/15 18:36:01     84s] # Design Stage: PreRoute
[07/15 18:36:01     84s] # Design Name: aska_dig
[07/15 18:36:01     84s] # Design Mode: 180nm
[07/15 18:36:01     84s] # Analysis Mode: MMMC Non-OCV 
[07/15 18:36:01     84s] # Parasitics Mode: No SPEF/RCDB 
[07/15 18:36:01     84s] # Signoff Settings: SI Off 
[07/15 18:36:01     84s] #################################################################################
[07/15 18:36:01     85s] Calculate delays in BcWc mode...
[07/15 18:36:01     85s] Topological Sorting (REAL = 0:00:00.0, MEM = 2130.9M, InitMEM = 2130.9M)
[07/15 18:36:01     85s] Start delay calculation (fullDC) (1 T). (MEM=2130.86)
[07/15 18:36:01     85s] End AAE Lib Interpolated Model. (MEM=2142.38 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:36:01     85s] Total number of fetched objects 1263
[07/15 18:36:01     85s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:36:01     85s] End delay calculation. (MEM=2190.07 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 18:36:01     85s] End delay calculation (fullDC). (MEM=2190.07 CPU=0:00:00.2 REAL=0:00:00.0)
[07/15 18:36:01     85s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2190.1M) ***
[07/15 18:36:01     85s] eGR doReRoute: optGuide
[07/15 18:36:01     85s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2190.1M, EPOCH TIME: 1721082961.876439
[07/15 18:36:01     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:36:01     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:36:01     85s] All LLGs are deleted
[07/15 18:36:01     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:36:01     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:36:01     85s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2190.1M, EPOCH TIME: 1721082961.876525
[07/15 18:36:01     85s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2190.1M, EPOCH TIME: 1721082961.876574
[07/15 18:36:01     85s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:2141.1M, EPOCH TIME: 1721082961.876967
[07/15 18:36:01     85s] {MMLU 0 13 1263}
[07/15 18:36:01     85s] ### Creating LA Mngr. totSessionCpu=0:01:25 mem=2141.1M
[07/15 18:36:01     85s] ### Creating LA Mngr, finished. totSessionCpu=0:01:25 mem=2141.1M
[07/15 18:36:01     85s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2141.07 MB )
[07/15 18:36:01     85s] (I)      ============================ Layers =============================
[07/15 18:36:01     85s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:36:01     85s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[07/15 18:36:01     85s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:36:01     85s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[07/15 18:36:01     85s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[07/15 18:36:01     85s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[07/15 18:36:01     85s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[07/15 18:36:01     85s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[07/15 18:36:01     85s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[07/15 18:36:01     85s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[07/15 18:36:01     85s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[07/15 18:36:01     85s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[07/15 18:36:01     85s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[07/15 18:36:01     85s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[07/15 18:36:01     85s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[07/15 18:36:01     85s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:36:01     85s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[07/15 18:36:01     85s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[07/15 18:36:01     85s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[07/15 18:36:01     85s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[07/15 18:36:01     85s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[07/15 18:36:01     85s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[07/15 18:36:01     85s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[07/15 18:36:01     85s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[07/15 18:36:01     85s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[07/15 18:36:01     85s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[07/15 18:36:01     85s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[07/15 18:36:01     85s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[07/15 18:36:01     85s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[07/15 18:36:01     85s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[07/15 18:36:01     85s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[07/15 18:36:01     85s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[07/15 18:36:01     85s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[07/15 18:36:01     85s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[07/15 18:36:01     85s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[07/15 18:36:01     85s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[07/15 18:36:01     85s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[07/15 18:36:01     85s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[07/15 18:36:01     85s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[07/15 18:36:01     85s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[07/15 18:36:01     85s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[07/15 18:36:01     85s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[07/15 18:36:01     85s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[07/15 18:36:01     85s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[07/15 18:36:01     85s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[07/15 18:36:01     85s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[07/15 18:36:01     85s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[07/15 18:36:01     85s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[07/15 18:36:01     85s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[07/15 18:36:01     85s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[07/15 18:36:01     85s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[07/15 18:36:01     85s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[07/15 18:36:01     85s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[07/15 18:36:01     85s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[07/15 18:36:01     85s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[07/15 18:36:01     85s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[07/15 18:36:01     85s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[07/15 18:36:01     85s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[07/15 18:36:01     85s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[07/15 18:36:01     85s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[07/15 18:36:01     85s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[07/15 18:36:01     85s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[07/15 18:36:01     85s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[07/15 18:36:01     85s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[07/15 18:36:01     85s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[07/15 18:36:01     85s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[07/15 18:36:01     85s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[07/15 18:36:01     85s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[07/15 18:36:01     85s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[07/15 18:36:01     85s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[07/15 18:36:01     85s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[07/15 18:36:01     85s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[07/15 18:36:01     85s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[07/15 18:36:01     85s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[07/15 18:36:01     85s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[07/15 18:36:01     85s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[07/15 18:36:01     85s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[07/15 18:36:01     85s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[07/15 18:36:01     85s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[07/15 18:36:01     85s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[07/15 18:36:01     85s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[07/15 18:36:01     85s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[07/15 18:36:01     85s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[07/15 18:36:01     85s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[07/15 18:36:01     85s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[07/15 18:36:01     85s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[07/15 18:36:01     85s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[07/15 18:36:01     85s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[07/15 18:36:01     85s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[07/15 18:36:01     85s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[07/15 18:36:01     85s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[07/15 18:36:01     85s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[07/15 18:36:01     85s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[07/15 18:36:01     85s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[07/15 18:36:01     85s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[07/15 18:36:01     85s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[07/15 18:36:01     85s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[07/15 18:36:01     85s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[07/15 18:36:01     85s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[07/15 18:36:01     85s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[07/15 18:36:01     85s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[07/15 18:36:01     85s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[07/15 18:36:01     85s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[07/15 18:36:01     85s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[07/15 18:36:01     85s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[07/15 18:36:01     85s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[07/15 18:36:01     85s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[07/15 18:36:01     85s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[07/15 18:36:01     85s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[07/15 18:36:01     85s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[07/15 18:36:01     85s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[07/15 18:36:01     85s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[07/15 18:36:01     85s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[07/15 18:36:01     85s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[07/15 18:36:01     85s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[07/15 18:36:01     85s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[07/15 18:36:01     85s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[07/15 18:36:01     85s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[07/15 18:36:01     85s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[07/15 18:36:01     85s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[07/15 18:36:01     85s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[07/15 18:36:01     85s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[07/15 18:36:01     85s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[07/15 18:36:01     85s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[07/15 18:36:01     85s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[07/15 18:36:01     85s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[07/15 18:36:01     85s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[07/15 18:36:01     85s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[07/15 18:36:01     85s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[07/15 18:36:01     85s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[07/15 18:36:01     85s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[07/15 18:36:01     85s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[07/15 18:36:01     85s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[07/15 18:36:01     85s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[07/15 18:36:01     85s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[07/15 18:36:01     85s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[07/15 18:36:01     85s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[07/15 18:36:01     85s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[07/15 18:36:01     85s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[07/15 18:36:01     85s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[07/15 18:36:01     85s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[07/15 18:36:01     85s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[07/15 18:36:01     85s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[07/15 18:36:01     85s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[07/15 18:36:01     85s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[07/15 18:36:01     85s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[07/15 18:36:01     85s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[07/15 18:36:01     85s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[07/15 18:36:01     85s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[07/15 18:36:01     85s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[07/15 18:36:01     85s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[07/15 18:36:01     85s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[07/15 18:36:01     85s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[07/15 18:36:01     85s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[07/15 18:36:01     85s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[07/15 18:36:01     85s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[07/15 18:36:01     85s] (I)      | 203 | 203 |                Group |     other |        |       |
[07/15 18:36:01     85s] (I)      | 204 | 204 |                  Row |     other |        |       |
[07/15 18:36:01     85s] (I)      | 205 | 205 |               marker |     other |        |       |
[07/15 18:36:01     85s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[07/15 18:36:01     85s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[07/15 18:36:01     85s] (I)      | 208 | 208 |                unset |     other |        |       |
[07/15 18:36:01     85s] (I)      | 209 | 209 |              unknown |     other |        |       |
[07/15 18:36:01     85s] (I)      | 210 | 210 |               supply |     other |        |       |
[07/15 18:36:01     85s] (I)      | 211 | 211 |                spike |     other |        |       |
[07/15 18:36:01     85s] (I)      | 212 | 212 |               resist |     other |        |       |
[07/15 18:36:01     85s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[07/15 18:36:01     85s] (I)      | 214 | 214 |                drive |     other |        |       |
[07/15 18:36:01     85s] (I)      | 215 | 215 |               select |     other |        |       |
[07/15 18:36:01     85s] (I)      | 216 | 216 |               hilite |     other |        |       |
[07/15 18:36:01     85s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[07/15 18:36:01     85s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[07/15 18:36:01     85s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[07/15 18:36:01     85s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[07/15 18:36:01     85s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[07/15 18:36:01     85s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[07/15 18:36:01     85s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[07/15 18:36:01     85s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[07/15 18:36:01     85s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[07/15 18:36:01     85s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[07/15 18:36:01     85s] (I)      | 227 | 227 |              stretch |     other |        |       |
[07/15 18:36:01     85s] (I)      | 228 | 228 |                 snap |     other |        |       |
[07/15 18:36:01     85s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[07/15 18:36:01     85s] (I)      | 230 | 230 |                 axis |     other |        |       |
[07/15 18:36:01     85s] (I)      | 231 | 231 |                  pin |     other |        |       |
[07/15 18:36:01     85s] (I)      | 232 | 232 |                 wire |     other |        |       |
[07/15 18:36:01     85s] (I)      | 233 | 233 |               device |     other |        |       |
[07/15 18:36:01     85s] (I)      | 234 | 234 |               border |     other |        |       |
[07/15 18:36:01     85s] (I)      | 235 | 235 |                 text |     other |        |       |
[07/15 18:36:01     85s] (I)      | 236 | 236 |            softFence |     other |        |       |
[07/15 18:36:01     85s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[07/15 18:36:01     85s] (I)      | 238 | 238 |                align |     other |        |       |
[07/15 18:36:01     85s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[07/15 18:36:01     85s] (I)      | 240 | 240 |             instance |     other |        |       |
[07/15 18:36:01     85s] (I)      | 241 | 241 |             annotate |     other |        |       |
[07/15 18:36:01     85s] (I)      | 242 | 242 |                 grid |     other |        |       |
[07/15 18:36:01     85s] (I)      | 243 | 243 |           background |     other |        |       |
[07/15 18:36:01     85s] (I)      | 244 | 244 |            substrate |     other |        |       |
[07/15 18:36:01     85s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[07/15 18:36:01     85s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[07/15 18:36:01     85s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[07/15 18:36:01     85s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[07/15 18:36:01     85s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[07/15 18:36:01     85s] (I)      | 250 | 250 |                drill |     other |        |       |
[07/15 18:36:01     85s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[07/15 18:36:01     85s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[07/15 18:36:01     85s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[07/15 18:36:01     85s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:36:01     85s] (I)      Started Import and model ( Curr Mem: 2141.07 MB )
[07/15 18:36:01     85s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:36:01     85s] (I)      == Non-default Options ==
[07/15 18:36:01     85s] (I)      Maximum routing layer                              : 4
[07/15 18:36:01     85s] (I)      Number of threads                                  : 1
[07/15 18:36:01     85s] (I)      Method to set GCell size                           : row
[07/15 18:36:01     85s] (I)      Counted 402 PG shapes. We will not process PG shapes layer by layer.
[07/15 18:36:01     85s] (I)      Use row-based GCell size
[07/15 18:36:01     85s] (I)      Use row-based GCell align
[07/15 18:36:01     85s] (I)      layer 0 area = 202000
[07/15 18:36:01     85s] (I)      layer 1 area = 202000
[07/15 18:36:01     85s] (I)      layer 2 area = 202000
[07/15 18:36:01     85s] (I)      layer 3 area = 202000
[07/15 18:36:01     85s] (I)      GCell unit size   : 4480
[07/15 18:36:01     85s] (I)      GCell multiplier  : 1
[07/15 18:36:01     85s] (I)      GCell row height  : 4480
[07/15 18:36:01     85s] (I)      Actual row height : 4480
[07/15 18:36:01     85s] (I)      GCell align ref   : 20160 20160
[07/15 18:36:01     85s] [NR-eGR] Track table information for default rule: 
[07/15 18:36:01     85s] [NR-eGR] MET1 has single uniform track structure
[07/15 18:36:01     85s] [NR-eGR] MET2 has single uniform track structure
[07/15 18:36:01     85s] [NR-eGR] MET3 has single uniform track structure
[07/15 18:36:01     85s] [NR-eGR] MET4 has single uniform track structure
[07/15 18:36:01     85s] [NR-eGR] METTP has single uniform track structure
[07/15 18:36:01     85s] [NR-eGR] METTPL has single uniform track structure
[07/15 18:36:01     85s] (I)      ================= Default via =================
[07/15 18:36:01     85s] (I)      +---+--------------------+--------------------+
[07/15 18:36:01     85s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut    |
[07/15 18:36:01     85s] (I)      +---+--------------------+--------------------+
[07/15 18:36:01     85s] (I)      | 1 |    2  VIA1_Y_so    |   19  VIA1_CV1_so  |
[07/15 18:36:01     85s] (I)      | 2 |   38  VIA2_so      |   53  VIA2_CH1_so  |
[07/15 18:36:01     85s] (I)      | 3 |   74  VIA3_so      |   89  VIA3_CH1_so  |
[07/15 18:36:01     85s] (I)      | 4 |  117  VIATPne_Y_so |  125  VIATP_CH1_so |
[07/15 18:36:01     85s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so |
[07/15 18:36:01     85s] (I)      +---+--------------------+--------------------+
[07/15 18:36:01     85s] [NR-eGR] Read 260 PG shapes
[07/15 18:36:01     85s] [NR-eGR] Read 0 clock shapes
[07/15 18:36:01     85s] [NR-eGR] Read 0 other shapes
[07/15 18:36:01     85s] [NR-eGR] #Routing Blockages  : 0
[07/15 18:36:01     85s] [NR-eGR] #Instance Blockages : 0
[07/15 18:36:01     85s] [NR-eGR] #PG Blockages       : 260
[07/15 18:36:01     85s] [NR-eGR] #Halo Blockages     : 0
[07/15 18:36:01     85s] [NR-eGR] #Boundary Blockages : 0
[07/15 18:36:01     85s] [NR-eGR] #Clock Blockages    : 0
[07/15 18:36:01     85s] [NR-eGR] #Other Blockages    : 0
[07/15 18:36:01     85s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/15 18:36:01     85s] [NR-eGR] Num Prerouted Nets = 13  Num Prerouted Wires = 877
[07/15 18:36:01     85s] [NR-eGR] Read 1263 nets ( ignored 13 )
[07/15 18:36:01     85s] (I)      early_global_route_priority property id does not exist.
[07/15 18:36:01     85s] (I)      Read Num Blocks=260  Num Prerouted Wires=877  Num CS=0
[07/15 18:36:01     85s] (I)      Layer 1 (V) : #blockages 260 : #preroutes 633
[07/15 18:36:01     85s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 210
[07/15 18:36:01     85s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 34
[07/15 18:36:01     85s] (I)      Number of ignored nets                =     13
[07/15 18:36:01     85s] (I)      Number of connected nets              =      0
[07/15 18:36:01     85s] (I)      Number of fixed nets                  =     13.  Ignored: Yes
[07/15 18:36:01     85s] (I)      Number of clock nets                  =     13.  Ignored: No
[07/15 18:36:01     85s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/15 18:36:01     85s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/15 18:36:01     85s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/15 18:36:01     85s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/15 18:36:01     85s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/15 18:36:01     85s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/15 18:36:01     85s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/15 18:36:01     85s] (I)      Ndr track 0 does not exist
[07/15 18:36:01     85s] (I)      ---------------------Grid Graph Info--------------------
[07/15 18:36:01     85s] (I)      Routing area        : (0, 0) - (445200, 241920)
[07/15 18:36:01     85s] (I)      Core area           : (20160, 20160) - (425040, 221760)
[07/15 18:36:01     85s] (I)      Site width          :   560  (dbu)
[07/15 18:36:01     85s] (I)      Row height          :  4480  (dbu)
[07/15 18:36:01     85s] (I)      GCell row height    :  4480  (dbu)
[07/15 18:36:01     85s] (I)      GCell width         :  4480  (dbu)
[07/15 18:36:01     85s] (I)      GCell height        :  4480  (dbu)
[07/15 18:36:01     85s] (I)      Grid                :    99    54     4
[07/15 18:36:01     85s] (I)      Layer numbers       :     1     2     3     4
[07/15 18:36:01     85s] (I)      Vertical capacity   :     0  4480     0  4480
[07/15 18:36:01     85s] (I)      Horizontal capacity :     0     0  4480     0
[07/15 18:36:01     85s] (I)      Default wire width  :   230   280   280   280
[07/15 18:36:01     85s] (I)      Default wire space  :   230   280   280   280
[07/15 18:36:01     85s] (I)      Default wire pitch  :   460   560   560   560
[07/15 18:36:01     85s] (I)      Default pitch size  :   460   560   560   560
[07/15 18:36:01     85s] (I)      First track coord   :   280   280   280   280
[07/15 18:36:01     85s] (I)      Num tracks per GCell:  9.74  8.00  8.00  8.00
[07/15 18:36:01     85s] (I)      Total num of tracks :   432   795   432   795
[07/15 18:36:01     85s] (I)      Num of masks        :     1     1     1     1
[07/15 18:36:01     85s] (I)      Num of trim masks   :     0     0     0     0
[07/15 18:36:01     85s] (I)      --------------------------------------------------------
[07/15 18:36:01     85s] 
[07/15 18:36:01     85s] [NR-eGR] ============ Routing rule table ============
[07/15 18:36:01     85s] [NR-eGR] Rule id: 0  Nets: 1250
[07/15 18:36:01     85s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[07/15 18:36:01     85s] (I)                    Layer    2    3    4 
[07/15 18:36:01     85s] (I)                    Pitch  560  560  560 
[07/15 18:36:01     85s] (I)             #Used tracks    1    1    1 
[07/15 18:36:01     85s] (I)       #Fully used tracks    1    1    1 
[07/15 18:36:01     85s] [NR-eGR] ========================================
[07/15 18:36:01     85s] [NR-eGR] 
[07/15 18:36:01     85s] (I)      =============== Blocked Tracks ===============
[07/15 18:36:01     85s] (I)      +-------+---------+----------+---------------+
[07/15 18:36:01     85s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/15 18:36:01     85s] (I)      +-------+---------+----------+---------------+
[07/15 18:36:01     85s] (I)      |     1 |       0 |        0 |         0.00% |
[07/15 18:36:01     85s] (I)      |     2 |   42930 |     6090 |        14.19% |
[07/15 18:36:01     85s] (I)      |     3 |   42768 |        0 |         0.00% |
[07/15 18:36:01     85s] (I)      |     4 |   42930 |        0 |         0.00% |
[07/15 18:36:01     85s] (I)      +-------+---------+----------+---------------+
[07/15 18:36:01     85s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2141.07 MB )
[07/15 18:36:01     85s] (I)      Reset routing kernel
[07/15 18:36:01     85s] (I)      Started Global Routing ( Curr Mem: 2141.07 MB )
[07/15 18:36:01     85s] (I)      totalPins=4492  totalGlobalPin=4376 (97.42%)
[07/15 18:36:01     85s] (I)      total 2D Cap : 122538 = (42768 H, 79770 V)
[07/15 18:36:01     85s] [NR-eGR] Layer group 1: route 1250 net(s) in layer range [2, 4]
[07/15 18:36:01     85s] (I)      
[07/15 18:36:01     85s] (I)      ============  Phase 1a Route ============
[07/15 18:36:01     85s] (I)      Usage: 10276 = (5397 H, 4879 V) = (12.62% H, 6.12% V) = (2.418e+04um H, 2.186e+04um V)
[07/15 18:36:01     85s] (I)      
[07/15 18:36:01     85s] (I)      ============  Phase 1b Route ============
[07/15 18:36:01     85s] (I)      Usage: 10276 = (5397 H, 4879 V) = (12.62% H, 6.12% V) = (2.418e+04um H, 2.186e+04um V)
[07/15 18:36:01     85s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.603648e+04um
[07/15 18:36:01     85s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[07/15 18:36:01     85s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/15 18:36:01     85s] (I)      
[07/15 18:36:01     85s] (I)      ============  Phase 1c Route ============
[07/15 18:36:01     85s] (I)      Usage: 10276 = (5397 H, 4879 V) = (12.62% H, 6.12% V) = (2.418e+04um H, 2.186e+04um V)
[07/15 18:36:01     85s] (I)      
[07/15 18:36:01     85s] (I)      ============  Phase 1d Route ============
[07/15 18:36:01     85s] (I)      Usage: 10276 = (5397 H, 4879 V) = (12.62% H, 6.12% V) = (2.418e+04um H, 2.186e+04um V)
[07/15 18:36:01     85s] (I)      
[07/15 18:36:01     85s] (I)      ============  Phase 1e Route ============
[07/15 18:36:01     85s] (I)      Usage: 10276 = (5397 H, 4879 V) = (12.62% H, 6.12% V) = (2.418e+04um H, 2.186e+04um V)
[07/15 18:36:01     85s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.603648e+04um
[07/15 18:36:01     85s] (I)      
[07/15 18:36:01     85s] (I)      ============  Phase 1l Route ============
[07/15 18:36:01     85s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[07/15 18:36:01     85s] (I)      Layer  2:      36109      6680         3        4016       37960    ( 9.57%) 
[07/15 18:36:01     85s] (I)      Layer  3:      42336      6008         0           0       42336    ( 0.00%) 
[07/15 18:36:01     85s] (I)      Layer  4:      42135       780         0           0       41976    ( 0.00%) 
[07/15 18:36:01     85s] (I)      Total:        120580     13468         3        4016      122272    ( 3.18%) 
[07/15 18:36:01     85s] (I)      
[07/15 18:36:01     85s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/15 18:36:01     85s] [NR-eGR]                        OverCon            
[07/15 18:36:01     85s] [NR-eGR]                         #Gcell     %Gcell
[07/15 18:36:01     85s] [NR-eGR]        Layer               (1)    OverCon
[07/15 18:36:01     85s] [NR-eGR] ----------------------------------------------
[07/15 18:36:01     85s] [NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[07/15 18:36:01     85s] [NR-eGR]    MET2 ( 2)         3( 0.06%)   ( 0.06%) 
[07/15 18:36:01     85s] [NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[07/15 18:36:01     85s] [NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[07/15 18:36:01     85s] [NR-eGR] ----------------------------------------------
[07/15 18:36:01     85s] [NR-eGR]        Total         3( 0.02%)   ( 0.02%) 
[07/15 18:36:01     85s] [NR-eGR] 
[07/15 18:36:01     85s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2149.07 MB )
[07/15 18:36:01     85s] (I)      total 2D Cap : 122538 = (42768 H, 79770 V)
[07/15 18:36:01     85s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/15 18:36:01     85s] (I)      ============= Track Assignment ============
[07/15 18:36:01     85s] (I)      Started Track Assignment (1T) ( Curr Mem: 2149.07 MB )
[07/15 18:36:01     85s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[07/15 18:36:01     85s] (I)      Run Multi-thread track assignment
[07/15 18:36:01     85s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2149.07 MB )
[07/15 18:36:01     85s] (I)      Started Export ( Curr Mem: 2149.07 MB )
[07/15 18:36:01     85s] [NR-eGR]                 Length (um)   Vias 
[07/15 18:36:01     85s] [NR-eGR] -----------------------------------
[07/15 18:36:01     85s] [NR-eGR]  MET1    (1H)             1   4804 
[07/15 18:36:01     85s] [NR-eGR]  MET2    (2V)         23456   6486 
[07/15 18:36:01     85s] [NR-eGR]  MET3    (3H)         27214    343 
[07/15 18:36:01     85s] [NR-eGR]  MET4    (4V)          3694      0 
[07/15 18:36:01     85s] [NR-eGR]  METTP   (5H)             0      0 
[07/15 18:36:01     85s] [NR-eGR]  METTPL  (6V)             0      0 
[07/15 18:36:01     85s] [NR-eGR] -----------------------------------
[07/15 18:36:01     85s] [NR-eGR]          Total        54364  11633 
[07/15 18:36:01     85s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:36:01     85s] [NR-eGR] Total half perimeter of net bounding box: 43985um
[07/15 18:36:01     85s] [NR-eGR] Total length: 54364um, number of vias: 11633
[07/15 18:36:01     85s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:36:01     85s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[07/15 18:36:01     85s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:36:01     85s] (I)      Finished Export ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2139.56 MB )
[07/15 18:36:01     85s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.06 sec, Real: 0.07 sec, Curr Mem: 2133.56 MB )
[07/15 18:36:01     85s] (I)      ===================================== Runtime Summary =====================================
[07/15 18:36:01     85s] (I)       Step                                        %       Start      Finish      Real       CPU 
[07/15 18:36:01     85s] (I)      -------------------------------------------------------------------------------------------
[07/15 18:36:01     85s] (I)       Early Global Route kernel             100.00%  665.17 sec  665.24 sec  0.07 sec  0.06 sec 
[07/15 18:36:01     85s] (I)       +-Import and model                     12.45%  665.18 sec  665.19 sec  0.01 sec  0.01 sec 
[07/15 18:36:01     85s] (I)       | +-Create place DB                     3.28%  665.18 sec  665.19 sec  0.00 sec  0.00 sec 
[07/15 18:36:01     85s] (I)       | | +-Import place data                 3.14%  665.19 sec  665.19 sec  0.00 sec  0.00 sec 
[07/15 18:36:01     85s] (I)       | | | +-Read instances and placement    0.96%  665.19 sec  665.19 sec  0.00 sec  0.00 sec 
[07/15 18:36:01     85s] (I)       | | | +-Read nets                       1.87%  665.19 sec  665.19 sec  0.00 sec  0.00 sec 
[07/15 18:36:01     85s] (I)       | +-Create route DB                     6.74%  665.19 sec  665.19 sec  0.00 sec  0.01 sec 
[07/15 18:36:01     85s] (I)       | | +-Import route data (1T)            6.38%  665.19 sec  665.19 sec  0.00 sec  0.01 sec 
[07/15 18:36:01     85s] (I)       | | | +-Read blockages ( Layer 2-4 )    1.44%  665.19 sec  665.19 sec  0.00 sec  0.00 sec 
[07/15 18:36:01     85s] (I)       | | | | +-Read routing blockages        0.00%  665.19 sec  665.19 sec  0.00 sec  0.00 sec 
[07/15 18:36:01     85s] (I)       | | | | +-Read instance blockages       0.22%  665.19 sec  665.19 sec  0.00 sec  0.00 sec 
[07/15 18:36:01     85s] (I)       | | | | +-Read PG blockages             0.06%  665.19 sec  665.19 sec  0.00 sec  0.00 sec 
[07/15 18:36:01     85s] (I)       | | | | +-Read clock blockages          0.02%  665.19 sec  665.19 sec  0.00 sec  0.00 sec 
[07/15 18:36:01     85s] (I)       | | | | +-Read other blockages          0.02%  665.19 sec  665.19 sec  0.00 sec  0.00 sec 
[07/15 18:36:01     85s] (I)       | | | | +-Read halo blockages           0.01%  665.19 sec  665.19 sec  0.00 sec  0.00 sec 
[07/15 18:36:01     85s] (I)       | | | | +-Read boundary cut boxes       0.00%  665.19 sec  665.19 sec  0.00 sec  0.00 sec 
[07/15 18:36:01     85s] (I)       | | | +-Read blackboxes                 0.02%  665.19 sec  665.19 sec  0.00 sec  0.00 sec 
[07/15 18:36:01     85s] (I)       | | | +-Read prerouted                  0.73%  665.19 sec  665.19 sec  0.00 sec  0.01 sec 
[07/15 18:36:01     85s] (I)       | | | +-Read unlegalized nets           0.07%  665.19 sec  665.19 sec  0.00 sec  0.00 sec 
[07/15 18:36:01     85s] (I)       | | | +-Read nets                       0.42%  665.19 sec  665.19 sec  0.00 sec  0.00 sec 
[07/15 18:36:01     85s] (I)       | | | +-Set up via pillars              0.01%  665.19 sec  665.19 sec  0.00 sec  0.00 sec 
[07/15 18:36:01     85s] (I)       | | | +-Initialize 3D grid graph        0.02%  665.19 sec  665.19 sec  0.00 sec  0.00 sec 
[07/15 18:36:01     85s] (I)       | | | +-Model blockage capacity         1.04%  665.19 sec  665.19 sec  0.00 sec  0.00 sec 
[07/15 18:36:01     85s] (I)       | | | | +-Initialize 3D capacity        0.81%  665.19 sec  665.19 sec  0.00 sec  0.00 sec 
[07/15 18:36:01     85s] (I)       | +-Read aux data                       0.00%  665.19 sec  665.19 sec  0.00 sec  0.00 sec 
[07/15 18:36:01     85s] (I)       | +-Others data preparation             0.07%  665.19 sec  665.19 sec  0.00 sec  0.00 sec 
[07/15 18:36:01     85s] (I)       | +-Create route kernel                 1.55%  665.19 sec  665.19 sec  0.00 sec  0.00 sec 
[07/15 18:36:01     85s] (I)       +-Global Routing                       18.33%  665.19 sec  665.21 sec  0.01 sec  0.01 sec 
[07/15 18:36:01     85s] (I)       | +-Initialization                      0.57%  665.19 sec  665.19 sec  0.00 sec  0.00 sec 
[07/15 18:36:01     85s] (I)       | +-Net group 1                        16.49%  665.19 sec  665.20 sec  0.01 sec  0.01 sec 
[07/15 18:36:01     85s] (I)       | | +-Generate topology                 1.33%  665.19 sec  665.19 sec  0.00 sec  0.00 sec 
[07/15 18:36:01     85s] (I)       | | +-Phase 1a                          3.00%  665.20 sec  665.20 sec  0.00 sec  0.00 sec 
[07/15 18:36:01     85s] (I)       | | | +-Pattern routing (1T)            2.35%  665.20 sec  665.20 sec  0.00 sec  0.00 sec 
[07/15 18:36:01     85s] (I)       | | | +-Add via demand to 2D            0.29%  665.20 sec  665.20 sec  0.00 sec  0.00 sec 
[07/15 18:36:01     85s] (I)       | | +-Phase 1b                          0.07%  665.20 sec  665.20 sec  0.00 sec  0.00 sec 
[07/15 18:36:01     85s] (I)       | | +-Phase 1c                          0.02%  665.20 sec  665.20 sec  0.00 sec  0.00 sec 
[07/15 18:36:01     85s] (I)       | | +-Phase 1d                          0.02%  665.20 sec  665.20 sec  0.00 sec  0.00 sec 
[07/15 18:36:01     85s] (I)       | | +-Phase 1e                          0.25%  665.20 sec  665.20 sec  0.00 sec  0.00 sec 
[07/15 18:36:01     85s] (I)       | | | +-Route legalization              0.00%  665.20 sec  665.20 sec  0.00 sec  0.00 sec 
[07/15 18:36:01     85s] (I)       | | +-Phase 1l                         10.24%  665.20 sec  665.20 sec  0.01 sec  0.01 sec 
[07/15 18:36:01     85s] (I)       | | | +-Layer assignment (1T)           9.89%  665.20 sec  665.20 sec  0.01 sec  0.01 sec 
[07/15 18:36:01     85s] (I)       | +-Clean cong LA                       0.00%  665.20 sec  665.20 sec  0.00 sec  0.00 sec 
[07/15 18:36:01     85s] (I)       +-Export 3D cong map                    0.71%  665.21 sec  665.21 sec  0.00 sec  0.00 sec 
[07/15 18:36:01     85s] (I)       | +-Export 2D cong map                  0.13%  665.21 sec  665.21 sec  0.00 sec  0.00 sec 
[07/15 18:36:01     85s] (I)       +-Extract Global 3D Wires               0.24%  665.21 sec  665.21 sec  0.00 sec  0.00 sec 
[07/15 18:36:01     85s] (I)       +-Track Assignment (1T)                12.78%  665.21 sec  665.22 sec  0.01 sec  0.01 sec 
[07/15 18:36:01     85s] (I)       | +-Initialization                      0.07%  665.21 sec  665.21 sec  0.00 sec  0.00 sec 
[07/15 18:36:01     85s] (I)       | +-Track Assignment Kernel            12.18%  665.21 sec  665.22 sec  0.01 sec  0.01 sec 
[07/15 18:36:01     85s] (I)       | +-Free Memory                         0.00%  665.22 sec  665.22 sec  0.00 sec  0.00 sec 
[07/15 18:36:01     85s] (I)       +-Export                               31.92%  665.22 sec  665.24 sec  0.02 sec  0.02 sec 
[07/15 18:36:01     85s] (I)       | +-Export DB wires                     4.65%  665.22 sec  665.22 sec  0.00 sec  0.00 sec 
[07/15 18:36:01     85s] (I)       | | +-Export all nets                   3.48%  665.22 sec  665.22 sec  0.00 sec  0.00 sec 
[07/15 18:36:01     85s] (I)       | | +-Set wire vias                     0.67%  665.22 sec  665.22 sec  0.00 sec  0.00 sec 
[07/15 18:36:01     85s] (I)       | +-Report wirelength                   2.30%  665.22 sec  665.22 sec  0.00 sec  0.01 sec 
[07/15 18:36:01     85s] (I)       | +-Update net boxes                    1.72%  665.22 sec  665.22 sec  0.00 sec  0.00 sec 
[07/15 18:36:01     85s] (I)       | +-Update timing                      22.56%  665.22 sec  665.24 sec  0.01 sec  0.01 sec 
[07/15 18:36:01     85s] (I)       +-Postprocess design                    1.86%  665.24 sec  665.24 sec  0.00 sec  0.00 sec 
[07/15 18:36:01     85s] (I)      ==================== Summary by functions =====================
[07/15 18:36:01     85s] (I)       Lv  Step                                %      Real       CPU 
[07/15 18:36:01     85s] (I)      ---------------------------------------------------------------
[07/15 18:36:01     85s] (I)        0  Early Global Route kernel     100.00%  0.07 sec  0.06 sec 
[07/15 18:36:01     85s] (I)        1  Export                         31.92%  0.02 sec  0.02 sec 
[07/15 18:36:01     85s] (I)        1  Global Routing                 18.33%  0.01 sec  0.01 sec 
[07/15 18:36:01     85s] (I)        1  Track Assignment (1T)          12.78%  0.01 sec  0.01 sec 
[07/15 18:36:01     85s] (I)        1  Import and model               12.45%  0.01 sec  0.01 sec 
[07/15 18:36:01     85s] (I)        1  Postprocess design              1.86%  0.00 sec  0.00 sec 
[07/15 18:36:01     85s] (I)        1  Export 3D cong map              0.71%  0.00 sec  0.00 sec 
[07/15 18:36:01     85s] (I)        1  Extract Global 3D Wires         0.24%  0.00 sec  0.00 sec 
[07/15 18:36:01     85s] (I)        2  Update timing                  22.56%  0.01 sec  0.01 sec 
[07/15 18:36:01     85s] (I)        2  Net group 1                    16.49%  0.01 sec  0.01 sec 
[07/15 18:36:01     85s] (I)        2  Track Assignment Kernel        12.18%  0.01 sec  0.01 sec 
[07/15 18:36:01     85s] (I)        2  Create route DB                 6.74%  0.00 sec  0.01 sec 
[07/15 18:36:01     85s] (I)        2  Export DB wires                 4.65%  0.00 sec  0.00 sec 
[07/15 18:36:01     85s] (I)        2  Create place DB                 3.28%  0.00 sec  0.00 sec 
[07/15 18:36:01     85s] (I)        2  Report wirelength               2.30%  0.00 sec  0.01 sec 
[07/15 18:36:01     85s] (I)        2  Update net boxes                1.72%  0.00 sec  0.00 sec 
[07/15 18:36:01     85s] (I)        2  Create route kernel             1.55%  0.00 sec  0.00 sec 
[07/15 18:36:01     85s] (I)        2  Initialization                  0.63%  0.00 sec  0.00 sec 
[07/15 18:36:01     85s] (I)        2  Export 2D cong map              0.13%  0.00 sec  0.00 sec 
[07/15 18:36:01     85s] (I)        2  Others data preparation         0.07%  0.00 sec  0.00 sec 
[07/15 18:36:01     85s] (I)        2  Free Memory                     0.00%  0.00 sec  0.00 sec 
[07/15 18:36:01     85s] (I)        2  Read aux data                   0.00%  0.00 sec  0.00 sec 
[07/15 18:36:01     85s] (I)        2  Clean cong LA                   0.00%  0.00 sec  0.00 sec 
[07/15 18:36:01     85s] (I)        3  Phase 1l                       10.24%  0.01 sec  0.01 sec 
[07/15 18:36:01     85s] (I)        3  Import route data (1T)          6.38%  0.00 sec  0.01 sec 
[07/15 18:36:01     85s] (I)        3  Export all nets                 3.48%  0.00 sec  0.00 sec 
[07/15 18:36:01     85s] (I)        3  Import place data               3.14%  0.00 sec  0.00 sec 
[07/15 18:36:01     85s] (I)        3  Phase 1a                        3.00%  0.00 sec  0.00 sec 
[07/15 18:36:01     85s] (I)        3  Generate topology               1.33%  0.00 sec  0.00 sec 
[07/15 18:36:01     85s] (I)        3  Set wire vias                   0.67%  0.00 sec  0.00 sec 
[07/15 18:36:01     85s] (I)        3  Phase 1e                        0.25%  0.00 sec  0.00 sec 
[07/15 18:36:01     85s] (I)        3  Phase 1b                        0.07%  0.00 sec  0.00 sec 
[07/15 18:36:01     85s] (I)        3  Phase 1c                        0.02%  0.00 sec  0.00 sec 
[07/15 18:36:01     85s] (I)        3  Phase 1d                        0.02%  0.00 sec  0.00 sec 
[07/15 18:36:01     85s] (I)        4  Layer assignment (1T)           9.89%  0.01 sec  0.01 sec 
[07/15 18:36:01     85s] (I)        4  Pattern routing (1T)            2.35%  0.00 sec  0.00 sec 
[07/15 18:36:01     85s] (I)        4  Read nets                       2.29%  0.00 sec  0.00 sec 
[07/15 18:36:01     85s] (I)        4  Read blockages ( Layer 2-4 )    1.44%  0.00 sec  0.00 sec 
[07/15 18:36:01     85s] (I)        4  Model blockage capacity         1.04%  0.00 sec  0.00 sec 
[07/15 18:36:01     85s] (I)        4  Read instances and placement    0.96%  0.00 sec  0.00 sec 
[07/15 18:36:01     85s] (I)        4  Read prerouted                  0.73%  0.00 sec  0.01 sec 
[07/15 18:36:01     85s] (I)        4  Add via demand to 2D            0.29%  0.00 sec  0.00 sec 
[07/15 18:36:01     85s] (I)        4  Read unlegalized nets           0.07%  0.00 sec  0.00 sec 
[07/15 18:36:01     85s] (I)        4  Initialize 3D grid graph        0.02%  0.00 sec  0.00 sec 
[07/15 18:36:01     85s] (I)        4  Read blackboxes                 0.02%  0.00 sec  0.00 sec 
[07/15 18:36:01     85s] (I)        4  Set up via pillars              0.01%  0.00 sec  0.00 sec 
[07/15 18:36:01     85s] (I)        4  Route legalization              0.00%  0.00 sec  0.00 sec 
[07/15 18:36:01     85s] (I)        5  Initialize 3D capacity          0.81%  0.00 sec  0.00 sec 
[07/15 18:36:01     85s] (I)        5  Read instance blockages         0.22%  0.00 sec  0.00 sec 
[07/15 18:36:01     85s] (I)        5  Read PG blockages               0.06%  0.00 sec  0.00 sec 
[07/15 18:36:01     85s] (I)        5  Read clock blockages            0.02%  0.00 sec  0.00 sec 
[07/15 18:36:01     85s] (I)        5  Read other blockages            0.02%  0.00 sec  0.00 sec 
[07/15 18:36:01     85s] (I)        5  Read halo blockages             0.01%  0.00 sec  0.00 sec 
[07/15 18:36:01     85s] (I)        5  Read routing blockages          0.00%  0.00 sec  0.00 sec 
[07/15 18:36:01     85s] (I)        5  Read boundary cut boxes         0.00%  0.00 sec  0.00 sec 
[07/15 18:36:01     85s] Extraction called for design 'aska_dig' of instances=1229 and nets=1290 using extraction engine 'preRoute' .
[07/15 18:36:01     85s] PreRoute RC Extraction called for design aska_dig.
[07/15 18:36:01     85s] RC Extraction called in multi-corner(2) mode.
[07/15 18:36:01     85s] RCMode: PreRoute
[07/15 18:36:01     85s]       RC Corner Indexes            0       1   
[07/15 18:36:01     85s] Capacitance Scaling Factor   : 1.00000 1.00000 
[07/15 18:36:01     85s] Resistance Scaling Factor    : 1.00000 1.00000 
[07/15 18:36:01     85s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[07/15 18:36:01     85s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[07/15 18:36:01     85s] Shrink Factor                : 1.00000
[07/15 18:36:01     85s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/15 18:36:01     85s] Using capacitance table file ...
[07/15 18:36:01     85s] 
[07/15 18:36:01     85s] Trim Metal Layers:
[07/15 18:36:01     85s] LayerId::1 widthSet size::4
[07/15 18:36:01     85s] LayerId::2 widthSet size::4
[07/15 18:36:01     85s] LayerId::3 widthSet size::4
[07/15 18:36:01     85s] LayerId::4 widthSet size::4
[07/15 18:36:01     85s] LayerId::5 widthSet size::4
[07/15 18:36:01     85s] LayerId::6 widthSet size::2
[07/15 18:36:01     85s] Updating RC grid for preRoute extraction ...
[07/15 18:36:01     85s] eee: pegSigSF::1.070000
[07/15 18:36:01     85s] Initializing multi-corner capacitance tables ... 
[07/15 18:36:01     85s] Initializing multi-corner resistance tables ...
[07/15 18:36:01     85s] eee: l::1 avDens::0.108779 usedTrk::522.139018 availTrk::4800.000000 sigTrk::522.139018
[07/15 18:36:01     85s] eee: l::2 avDens::0.129818 usedTrk::581.584754 availTrk::4480.000000 sigTrk::581.584754
[07/15 18:36:01     85s] eee: l::3 avDens::0.161730 usedTrk::608.106249 availTrk::3760.000000 sigTrk::608.106249
[07/15 18:36:01     85s] eee: l::4 avDens::0.022889 usedTrk::84.229911 availTrk::3680.000000 sigTrk::84.229911
[07/15 18:36:01     85s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:36:01     85s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:36:01     85s] {RT max_rc 0 4 4 0}
[07/15 18:36:01     85s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.046638 aWlH=0.000000 lMod=0 pMax=0.824900 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/15 18:36:01     85s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2133.559M)
[07/15 18:36:02     85s] Compute RC Scale Done ...
[07/15 18:36:02     85s] OPERPROF: Starting HotSpotCal at level 1, MEM:2152.6M, EPOCH TIME: 1721082962.000630
[07/15 18:36:02     85s] [hotspot] +------------+---------------+---------------+
[07/15 18:36:02     85s] [hotspot] |            |   max hotspot | total hotspot |
[07/15 18:36:02     85s] [hotspot] +------------+---------------+---------------+
[07/15 18:36:02     85s] [hotspot] | normalized |          0.00 |          0.00 |
[07/15 18:36:02     85s] [hotspot] +------------+---------------+---------------+
[07/15 18:36:02     85s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/15 18:36:02     85s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/15 18:36:02     85s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.007, MEM:2168.6M, EPOCH TIME: 1721082962.007665
[07/15 18:36:02     85s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
[07/15 18:36:02     85s] Begin: GigaOpt Route Type Constraints Refinement
[07/15 18:36:02     85s] *** CongRefineRouteType #2 [begin] (optDesign #2) : totSession cpu/real = 0:01:25.4/0:18:28.5 (0.1), mem = 2168.6M
[07/15 18:36:02     85s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31913.16
[07/15 18:36:02     85s] ### Creating RouteCongInterface, started
[07/15 18:36:02     85s] 
[07/15 18:36:02     85s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[07/15 18:36:02     85s] 
[07/15 18:36:02     85s] #optDebug: {0, 1.000}
[07/15 18:36:02     85s] ### Creating RouteCongInterface, finished
[07/15 18:36:02     85s] Updated routing constraints on 0 nets.
[07/15 18:36:02     85s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31913.16
[07/15 18:36:02     85s] Bottom Preferred Layer:
[07/15 18:36:02     85s] +-------------+------------+----------+
[07/15 18:36:02     85s] |    Layer    |    CLK     |   Rule   |
[07/15 18:36:02     85s] +-------------+------------+----------+
[07/15 18:36:02     85s] | MET2 (z=2)  |         13 | default  |
[07/15 18:36:02     85s] +-------------+------------+----------+
[07/15 18:36:02     85s] Via Pillar Rule:
[07/15 18:36:02     85s]     None
[07/15 18:36:02     85s] *** CongRefineRouteType #2 [finish] (optDesign #2) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:25.4/0:18:28.5 (0.1), mem = 2168.6M
[07/15 18:36:02     85s] 
[07/15 18:36:02     85s] =============================================================================================
[07/15 18:36:02     85s]  Step TAT Report : CongRefineRouteType #2 / optDesign #2                        21.18-s099_1
[07/15 18:36:02     85s] =============================================================================================
[07/15 18:36:02     85s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:36:02     85s] ---------------------------------------------------------------------------------------------
[07/15 18:36:02     85s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  77.8 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:36:02     85s] [ MISC                   ]          0:00:00.0  (  22.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:36:02     85s] ---------------------------------------------------------------------------------------------
[07/15 18:36:02     85s]  CongRefineRouteType #2 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:36:02     85s] ---------------------------------------------------------------------------------------------
[07/15 18:36:02     85s] 
[07/15 18:36:02     85s] End: GigaOpt Route Type Constraints Refinement
[07/15 18:36:02     85s] skip EGR on cluster skew clock nets.
[07/15 18:36:02     85s] OPTC: user 20.0
[07/15 18:36:02     85s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/15 18:36:02     85s] #################################################################################
[07/15 18:36:02     85s] # Design Stage: PreRoute
[07/15 18:36:02     85s] # Design Name: aska_dig
[07/15 18:36:02     85s] # Design Mode: 180nm
[07/15 18:36:02     85s] # Analysis Mode: MMMC Non-OCV 
[07/15 18:36:02     85s] # Parasitics Mode: No SPEF/RCDB 
[07/15 18:36:02     85s] # Signoff Settings: SI Off 
[07/15 18:36:02     85s] #################################################################################
[07/15 18:36:02     85s] Calculate delays in BcWc mode...
[07/15 18:36:02     85s] Topological Sorting (REAL = 0:00:00.0, MEM = 2166.6M, InitMEM = 2166.6M)
[07/15 18:36:02     85s] Start delay calculation (fullDC) (1 T). (MEM=2166.64)
[07/15 18:36:02     85s] End AAE Lib Interpolated Model. (MEM=2178.16 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:36:02     85s] Total number of fetched objects 1263
[07/15 18:36:02     85s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:36:02     85s] End delay calculation. (MEM=2192.3 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 18:36:02     85s] End delay calculation (fullDC). (MEM=2192.3 CPU=0:00:00.2 REAL=0:00:00.0)
[07/15 18:36:02     85s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2192.3M) ***
[07/15 18:36:02     85s] GigaOpt: Skipping postEco DRV optimization
[07/15 18:36:02     85s] **INFO: Flow update: Design timing is met.
[07/15 18:36:02     85s] Running refinePlace -preserveRouting true -hardFence false
[07/15 18:36:02     85s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2192.3M, EPOCH TIME: 1721082962.306440
[07/15 18:36:02     85s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2192.3M, EPOCH TIME: 1721082962.306505
[07/15 18:36:02     85s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2192.3M, EPOCH TIME: 1721082962.306584
[07/15 18:36:02     85s] Processing tracks to init pin-track alignment.
[07/15 18:36:02     85s] z: 2, totalTracks: 1
[07/15 18:36:02     85s] z: 4, totalTracks: 1
[07/15 18:36:02     85s] z: 6, totalTracks: 1
[07/15 18:36:02     85s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:36:02     85s] All LLGs are deleted
[07/15 18:36:02     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:36:02     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:36:02     85s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2192.3M, EPOCH TIME: 1721082962.307732
[07/15 18:36:02     85s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2192.3M, EPOCH TIME: 1721082962.307811
[07/15 18:36:02     85s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2192.3M, EPOCH TIME: 1721082962.308013
[07/15 18:36:02     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:36:02     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:36:02     85s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2192.3M, EPOCH TIME: 1721082962.308208
[07/15 18:36:02     85s] Max number of tech site patterns supported in site array is 256.
[07/15 18:36:02     85s] Core basic site is core_ji3v
[07/15 18:36:02     85s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2192.3M, EPOCH TIME: 1721082962.316815
[07/15 18:36:02     85s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 18:36:02     85s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 18:36:02     85s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.000, REAL:0.000, MEM:2192.3M, EPOCH TIME: 1721082962.317010
[07/15 18:36:02     85s] Fast DP-INIT is on for default
[07/15 18:36:02     85s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/15 18:36:02     85s] Atter site array init, number of instance map data is 0.
[07/15 18:36:02     85s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.010, REAL:0.009, MEM:2192.3M, EPOCH TIME: 1721082962.317454
[07/15 18:36:02     85s] 
[07/15 18:36:02     85s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:36:02     85s] 
[07/15 18:36:02     85s]  Skipping Bad Lib Cell Checking (CMU) !
[07/15 18:36:02     85s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.010, REAL:0.010, MEM:2192.3M, EPOCH TIME: 1721082962.317864
[07/15 18:36:02     85s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2192.3M, EPOCH TIME: 1721082962.317921
[07/15 18:36:02     85s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2208.3M, EPOCH TIME: 1721082962.318408
[07/15 18:36:02     85s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2208.3MB).
[07/15 18:36:02     85s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.010, REAL:0.012, MEM:2208.3M, EPOCH TIME: 1721082962.318623
[07/15 18:36:02     85s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.010, REAL:0.012, MEM:2208.3M, EPOCH TIME: 1721082962.318663
[07/15 18:36:02     85s] TDRefine: refinePlace mode is spiral
[07/15 18:36:02     85s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.31913.11
[07/15 18:36:02     85s] OPERPROF:   Starting RefinePlace at level 2, MEM:2208.3M, EPOCH TIME: 1721082962.318717
[07/15 18:36:02     85s] *** Starting refinePlace (0:01:26 mem=2208.3M) ***
[07/15 18:36:02     85s] Total net bbox length = 4.398e+04 (2.423e+04 1.976e+04) (ext = 5.012e+03)
[07/15 18:36:02     85s] 
[07/15 18:36:02     85s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:36:02     85s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:36:02     85s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:36:02     85s] 
[07/15 18:36:02     85s] Starting Small incrNP...
[07/15 18:36:02     85s] User Input Parameters:
[07/15 18:36:02     85s] - Congestion Driven    : Off
[07/15 18:36:02     85s] - Timing Driven        : Off
[07/15 18:36:02     85s] - Area-Violation Based : Off
[07/15 18:36:02     85s] - Start Rollback Level : -5
[07/15 18:36:02     85s] - Legalized            : On
[07/15 18:36:02     85s] - Window Based         : Off
[07/15 18:36:02     85s] - eDen incr mode       : Off
[07/15 18:36:02     85s] - Small incr mode      : On
[07/15 18:36:02     85s] 
[07/15 18:36:02     85s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:2208.3M, EPOCH TIME: 1721082962.320062
[07/15 18:36:02     85s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:2208.3M, EPOCH TIME: 1721082962.320238
[07/15 18:36:02     85s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.000, REAL:0.000, MEM:2208.3M, EPOCH TIME: 1721082962.320600
[07/15 18:36:02     85s] default core: bins with density > 0.750 = 12.00 % ( 6 / 50 )
[07/15 18:36:02     85s] Density distribution unevenness ratio = 9.964%
[07/15 18:36:02     85s] Density distribution unevenness ratio (U70) = 2.917%
[07/15 18:36:02     85s] Density distribution unevenness ratio (U80) = 0.244%
[07/15 18:36:02     85s] Density distribution unevenness ratio (U90) = 0.000%
[07/15 18:36:02     85s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.000, REAL:0.001, MEM:2208.3M, EPOCH TIME: 1721082962.320680
[07/15 18:36:02     85s] cost 0.831250, thresh 1.000000
[07/15 18:36:02     85s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2208.3M)
[07/15 18:36:02     85s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[07/15 18:36:02     85s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2208.3M, EPOCH TIME: 1721082962.320801
[07/15 18:36:02     85s] Starting refinePlace ...
[07/15 18:36:02     85s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:36:02     85s] One DDP V2 for no tweak run.
[07/15 18:36:02     85s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:36:02     85s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2208.3M, EPOCH TIME: 1721082962.322742
[07/15 18:36:02     85s] DDP initSite1 nrRow 45 nrJob 45
[07/15 18:36:02     85s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2208.3M, EPOCH TIME: 1721082962.322802
[07/15 18:36:02     85s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2208.3M, EPOCH TIME: 1721082962.322884
[07/15 18:36:02     85s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2208.3M, EPOCH TIME: 1721082962.322933
[07/15 18:36:02     85s] DDP markSite nrRow 45 nrJob 45
[07/15 18:36:02     85s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:2208.3M, EPOCH TIME: 1721082962.323032
[07/15 18:36:02     85s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.000, MEM:2208.3M, EPOCH TIME: 1721082962.323078
[07/15 18:36:02     85s]   Spread Effort: high, pre-route mode, useDDP on.
[07/15 18:36:02     85s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2208.3MB) @(0:01:26 - 0:01:26).
[07/15 18:36:02     85s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 18:36:02     85s] wireLenOptFixPriorityInst 368 inst fixed
[07/15 18:36:02     85s] 
[07/15 18:36:02     85s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[07/15 18:36:02     85s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f5ae257aec0.
[07/15 18:36:02     85s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[07/15 18:36:02     85s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[07/15 18:36:02     85s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[07/15 18:36:02     85s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/15 18:36:02     85s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2192.3MB) @(0:01:26 - 0:01:26).
[07/15 18:36:02     85s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 18:36:02     85s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2192.3MB
[07/15 18:36:02     85s] Statistics of distance of Instance movement in refine placement:
[07/15 18:36:02     85s]   maximum (X+Y) =         0.00 um
[07/15 18:36:02     85s]   mean    (X+Y) =         0.00 um
[07/15 18:36:02     85s] Summary Report:
[07/15 18:36:02     85s] Instances move: 0 (out of 1218 movable)
[07/15 18:36:02     85s] Instances flipped: 0
[07/15 18:36:02     85s] Mean displacement: 0.00 um
[07/15 18:36:02     85s] Max displacement: 0.00 um 
[07/15 18:36:02     85s] Total instances moved : 0
[07/15 18:36:02     85s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.020, REAL:0.020, MEM:2192.3M, EPOCH TIME: 1721082962.341143
[07/15 18:36:02     85s] Total net bbox length = 4.398e+04 (2.423e+04 1.976e+04) (ext = 5.012e+03)
[07/15 18:36:02     85s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2192.3MB
[07/15 18:36:02     85s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2192.3MB) @(0:01:26 - 0:01:26).
[07/15 18:36:02     85s] *** Finished refinePlace (0:01:26 mem=2192.3M) ***
[07/15 18:36:02     85s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.31913.11
[07/15 18:36:02     85s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.020, REAL:0.023, MEM:2192.3M, EPOCH TIME: 1721082962.341577
[07/15 18:36:02     85s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2192.3M, EPOCH TIME: 1721082962.341623
[07/15 18:36:02     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1229).
[07/15 18:36:02     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:36:02     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:36:02     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:36:02     85s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.010, REAL:0.002, MEM:2142.3M, EPOCH TIME: 1721082962.343771
[07/15 18:36:02     85s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.040, REAL:0.037, MEM:2142.3M, EPOCH TIME: 1721082962.343828
[07/15 18:36:02     85s] **INFO: Flow update: Design timing is met.
[07/15 18:36:02     85s] **INFO: Flow update: Design timing is met.
[07/15 18:36:02     85s] **INFO: Flow update: Design timing is met.
[07/15 18:36:02     85s] #optDebug: fT-D <X 1 0 0 0>
[07/15 18:36:02     85s] Register exp ratio and priority group on 0 nets on 1263 nets : 
[07/15 18:36:02     85s] 
[07/15 18:36:02     85s] Active setup views:
[07/15 18:36:02     85s]  slow_functional_mode
[07/15 18:36:02     85s]   Dominating endpoints: 0
[07/15 18:36:02     85s]   Dominating TNS: -0.000
[07/15 18:36:02     85s] 
[07/15 18:36:02     85s] Extraction called for design 'aska_dig' of instances=1229 and nets=1290 using extraction engine 'preRoute' .
[07/15 18:36:02     85s] PreRoute RC Extraction called for design aska_dig.
[07/15 18:36:02     85s] RC Extraction called in multi-corner(2) mode.
[07/15 18:36:02     85s] RCMode: PreRoute
[07/15 18:36:02     85s]       RC Corner Indexes            0       1   
[07/15 18:36:02     85s] Capacitance Scaling Factor   : 1.00000 1.00000 
[07/15 18:36:02     85s] Resistance Scaling Factor    : 1.00000 1.00000 
[07/15 18:36:02     85s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[07/15 18:36:02     85s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[07/15 18:36:02     85s] Shrink Factor                : 1.00000
[07/15 18:36:02     85s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/15 18:36:02     85s] Using capacitance table file ...
[07/15 18:36:02     85s] 
[07/15 18:36:02     85s] Trim Metal Layers:
[07/15 18:36:02     85s] LayerId::1 widthSet size::4
[07/15 18:36:02     85s] LayerId::2 widthSet size::4
[07/15 18:36:02     85s] LayerId::3 widthSet size::4
[07/15 18:36:02     85s] LayerId::4 widthSet size::4
[07/15 18:36:02     85s] LayerId::5 widthSet size::4
[07/15 18:36:02     85s] LayerId::6 widthSet size::2
[07/15 18:36:02     85s] Updating RC grid for preRoute extraction ...
[07/15 18:36:02     85s] eee: pegSigSF::1.070000
[07/15 18:36:02     85s] Initializing multi-corner capacitance tables ... 
[07/15 18:36:02     85s] Initializing multi-corner resistance tables ...
[07/15 18:36:02     85s] eee: l::1 avDens::0.108779 usedTrk::522.139018 availTrk::4800.000000 sigTrk::522.139018
[07/15 18:36:02     85s] eee: l::2 avDens::0.129818 usedTrk::581.584754 availTrk::4480.000000 sigTrk::581.584754
[07/15 18:36:02     85s] eee: l::3 avDens::0.161730 usedTrk::608.106249 availTrk::3760.000000 sigTrk::608.106249
[07/15 18:36:02     85s] eee: l::4 avDens::0.022889 usedTrk::84.229911 availTrk::3680.000000 sigTrk::84.229911
[07/15 18:36:02     85s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:36:02     85s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:36:02     85s] {RT max_rc 0 4 4 0}
[07/15 18:36:02     85s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.046638 aWlH=0.000000 lMod=0 pMax=0.824900 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/15 18:36:02     85s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2158.953M)
[07/15 18:36:02     85s] Starting delay calculation for Setup views
[07/15 18:36:02     85s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/15 18:36:02     85s] #################################################################################
[07/15 18:36:02     85s] # Design Stage: PreRoute
[07/15 18:36:02     85s] # Design Name: aska_dig
[07/15 18:36:02     85s] # Design Mode: 180nm
[07/15 18:36:02     85s] # Analysis Mode: MMMC Non-OCV 
[07/15 18:36:02     85s] # Parasitics Mode: No SPEF/RCDB 
[07/15 18:36:02     85s] # Signoff Settings: SI Off 
[07/15 18:36:02     85s] #################################################################################
[07/15 18:36:02     85s] Calculate delays in BcWc mode...
[07/15 18:36:02     85s] Topological Sorting (REAL = 0:00:00.0, MEM = 2163.0M, InitMEM = 2163.0M)
[07/15 18:36:02     85s] Start delay calculation (fullDC) (1 T). (MEM=2162.98)
[07/15 18:36:02     85s] End AAE Lib Interpolated Model. (MEM=2174.49 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:36:02     86s] Total number of fetched objects 1263
[07/15 18:36:02     86s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:36:02     86s] End delay calculation. (MEM=2190.18 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 18:36:02     86s] End delay calculation (fullDC). (MEM=2190.18 CPU=0:00:00.2 REAL=0:00:00.0)
[07/15 18:36:02     86s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2190.2M) ***
[07/15 18:36:02     86s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:01:26 mem=2190.2M)
[07/15 18:36:02     86s] OPTC: user 20.0
[07/15 18:36:02     86s] Reported timing to dir ./timingReports
[07/15 18:36:02     86s] **optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 1671.3M, totSessionCpu=0:01:26 **
[07/15 18:36:02     86s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2144.2M, EPOCH TIME: 1721082962.759494
[07/15 18:36:02     86s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:36:02     86s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:36:02     86s] 
[07/15 18:36:02     86s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:36:02     86s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2144.2M, EPOCH TIME: 1721082962.768774
[07/15 18:36:02     86s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:36:02     86s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:36:03     86s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.025  |  6.002  |  0.025  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2160.4M, EPOCH TIME: 1721082963.426401
[07/15 18:36:03     86s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:36:03     86s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:36:03     86s] 
[07/15 18:36:03     86s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:36:03     86s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2160.4M, EPOCH TIME: 1721082963.435618
[07/15 18:36:03     86s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:36:03     86s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:36:03     86s] Density: 60.688%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[07/15 18:36:03     86s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2160.4M, EPOCH TIME: 1721082963.437485
[07/15 18:36:03     86s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:36:03     86s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:36:03     86s] 
[07/15 18:36:03     86s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:36:03     86s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2160.4M, EPOCH TIME: 1721082963.446440
[07/15 18:36:03     86s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:36:03     86s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:36:03     86s] **optDesign ... cpu = 0:00:07, real = 0:00:08, mem = 1672.0M, totSessionCpu=0:01:26 **
[07/15 18:36:03     86s] *** Finished optDesign ***
[07/15 18:36:03     86s] 
[07/15 18:36:03     86s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:09.3 real=0:00:09.9)
[07/15 18:36:03     86s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:00.9 real=0:00:00.9)
[07/15 18:36:03     86s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:00.3 real=0:00:00.3)
[07/15 18:36:03     86s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:00.3 real=0:00:00.3)
[07/15 18:36:03     86s] Deleting Lib Analyzer.
[07/15 18:36:03     86s] Info: Destroy the CCOpt slew target map.
[07/15 18:36:03     86s] clean pInstBBox. size 0
[07/15 18:36:03     86s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[07/15 18:36:03     86s] All LLGs are deleted
[07/15 18:36:03     86s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:36:03     86s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:36:03     86s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2160.4M, EPOCH TIME: 1721082963.473179
[07/15 18:36:03     86s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2160.4M, EPOCH TIME: 1721082963.473272
[07/15 18:36:03     86s] Info: pop threads available for lower-level modules during optimization.
[07/15 18:36:03     86s] *** optDesign #2 [finish] : cpu/real = 0:00:07.3/0:00:07.9 (0.9), totSession cpu/real = 0:01:26.3/0:18:29.9 (0.1), mem = 2160.4M
[07/15 18:36:03     86s] 
[07/15 18:36:03     86s] =============================================================================================
[07/15 18:36:03     86s]  Final TAT Report : optDesign #2                                                21.18-s099_1
[07/15 18:36:03     86s] =============================================================================================
[07/15 18:36:03     86s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:36:03     86s] ---------------------------------------------------------------------------------------------
[07/15 18:36:03     86s] [ InitOpt                ]      1   0:00:00.8  (  10.6 % )     0:00:01.1 /  0:00:01.1    1.0
[07/15 18:36:03     86s] [ GlobalOpt              ]      1   0:00:00.9  (  11.5 % )     0:00:00.9 /  0:00:00.9    1.0
[07/15 18:36:03     86s] [ DrvOpt                 ]      1   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:36:03     86s] [ SimplifyNetlist        ]      1   0:00:00.8  (  10.1 % )     0:00:00.8 /  0:00:00.8    1.0
[07/15 18:36:03     86s] [ AreaOpt                ]      2   0:00:01.7  (  21.5 % )     0:00:01.8 /  0:00:01.8    1.0
[07/15 18:36:03     86s] [ ViewPruning            ]      8   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.8
[07/15 18:36:03     86s] [ OptSummaryReport       ]      2   0:00:00.1  (   0.8 % )     0:00:01.0 /  0:00:00.4    0.4
[07/15 18:36:03     86s] [ DrvReport              ]      2   0:00:00.6  (   7.6 % )     0:00:00.6 /  0:00:00.0    0.0
[07/15 18:36:03     86s] [ CongRefineRouteType    ]      2   0:00:00.7  (   9.2 % )     0:00:00.7 /  0:00:00.7    1.0
[07/15 18:36:03     86s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.4
[07/15 18:36:03     86s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:36:03     86s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:36:03     86s] [ PlacerInterfaceInit    ]      2   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.0
[07/15 18:36:03     86s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:36:03     86s] [ RefinePlace            ]      2   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:36:03     86s] [ EarlyGlobalRoute       ]      1   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:36:03     86s] [ ExtractRC              ]      2   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.1
[07/15 18:36:03     86s] [ TimingUpdate           ]     23   0:00:00.3  (   3.6 % )     0:00:00.7 /  0:00:00.7    1.0
[07/15 18:36:03     86s] [ FullDelayCalc          ]      4   0:00:00.8  (   9.7 % )     0:00:00.8 /  0:00:00.8    1.0
[07/15 18:36:03     86s] [ TimingReport           ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.1
[07/15 18:36:03     86s] [ GenerateReports        ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.0
[07/15 18:36:03     86s] [ MISC                   ]          0:00:00.7  (   9.4 % )     0:00:00.7 /  0:00:00.7    1.0
[07/15 18:36:03     86s] ---------------------------------------------------------------------------------------------
[07/15 18:36:03     86s]  optDesign #2 TOTAL                 0:00:07.9  ( 100.0 % )     0:00:07.9 /  0:00:07.3    0.9
[07/15 18:36:03     86s] ---------------------------------------------------------------------------------------------
[07/15 18:36:03     86s] 
[07/15 18:36:03     86s] 
[07/15 18:36:03     86s] TimeStamp Deleting Cell Server Begin ...
[07/15 18:36:03     86s] 
[07/15 18:36:03     86s] TimeStamp Deleting Cell Server End ...
[07/15 18:36:03     86s] <CMD> optDesign -postCTS -hold
[07/15 18:36:03     86s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1626.4M, totSessionCpu=0:01:26 **
[07/15 18:36:03     86s] *** optDesign #3 [begin] : totSession cpu/real = 0:01:26.3/0:18:30.0 (0.1), mem = 2119.4M
[07/15 18:36:03     86s] Info: 1 threads available for lower-level modules during optimization.
[07/15 18:36:03     86s] GigaOpt running with 1 threads.
[07/15 18:36:03     86s] *** InitOpt #1 [begin] (optDesign #3) : totSession cpu/real = 0:01:26.3/0:18:30.0 (0.1), mem = 2119.4M
[07/15 18:36:03     86s] **INFO: User settings:
[07/15 18:36:03     86s] setDesignMode -process                            180
[07/15 18:36:03     86s] setExtractRCMode -coupling_c_th                   3
[07/15 18:36:03     86s] setExtractRCMode -engine                          preRoute
[07/15 18:36:03     86s] setExtractRCMode -relative_c_th                   0.03
[07/15 18:36:03     86s] setExtractRCMode -total_c_th                      5
[07/15 18:36:03     86s] setUsefulSkewMode -ecoRoute                       false
[07/15 18:36:03     86s] setUsefulSkewMode -maxAllowedDelay                1
[07/15 18:36:03     86s] setUsefulSkewMode -noBoundary                     false
[07/15 18:36:03     86s] setDelayCalMode -enable_high_fanout               true
[07/15 18:36:03     86s] setDelayCalMode -engine                           aae
[07/15 18:36:03     86s] setDelayCalMode -ignoreNetLoad                    false
[07/15 18:36:03     86s] setDelayCalMode -socv_accuracy_mode               low
[07/15 18:36:03     86s] setOptMode -activeSetupViews                      { slow_functional_mode }
[07/15 18:36:03     86s] setOptMode -autoSetupViews                        { slow_functional_mode}
[07/15 18:36:03     86s] setOptMode -autoTDGRSetupViews                    { slow_functional_mode}
[07/15 18:36:03     86s] setOptMode -drcMargin                             0
[07/15 18:36:03     86s] setOptMode -fixCap                                true
[07/15 18:36:03     86s] setOptMode -fixDrc                                false
[07/15 18:36:03     86s] setOptMode -fixFanoutLoad                         false
[07/15 18:36:03     86s] setOptMode -fixTran                               true
[07/15 18:36:03     86s] setOptMode -optimizeFF                            true
[07/15 18:36:03     86s] setOptMode -preserveAllSequential                 false
[07/15 18:36:03     86s] setOptMode -setupTargetSlack                      0
[07/15 18:36:03     86s] setAnalysisMode -analysisType                     bcwc
[07/15 18:36:03     86s] setAnalysisMode -checkType                        setup
[07/15 18:36:03     86s] setAnalysisMode -clkSrcPath                       true
[07/15 18:36:03     86s] setAnalysisMode -clockPropagation                 sdcControl
[07/15 18:36:03     86s] setAnalysisMode -usefulSkew                       true
[07/15 18:36:03     86s] setAnalysisMode -virtualIPO                       false
[07/15 18:36:03     86s] setRouteMode -earlyGlobalHonorMsvRouteConstraint  false
[07/15 18:36:03     86s] setRouteMode -earlyGlobalMaxRouteLayer            4
[07/15 18:36:03     86s] setRouteMode -earlyGlobalMinRouteLayer            2
[07/15 18:36:03     86s] setRouteMode -earlyGlobalRoutePartitionPinGuide   true
[07/15 18:36:03     86s] 
[07/15 18:36:03     86s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[07/15 18:36:03     86s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/15 18:36:03     86s] 
[07/15 18:36:03     86s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/15 18:36:03     86s] Summary for sequential cells identification: 
[07/15 18:36:03     86s]   Identified SBFF number: 33
[07/15 18:36:03     86s]   Identified MBFF number: 0
[07/15 18:36:03     86s]   Identified SB Latch number: 0
[07/15 18:36:03     86s]   Identified MB Latch number: 0
[07/15 18:36:03     86s]   Not identified SBFF number: 0
[07/15 18:36:03     86s]   Not identified MBFF number: 0
[07/15 18:36:03     86s]   Not identified SB Latch number: 0
[07/15 18:36:03     86s]   Not identified MB Latch number: 0
[07/15 18:36:03     86s]   Number of sequential cells which are not FFs: 43
[07/15 18:36:03     86s]  Visiting view : slow_functional_mode
[07/15 18:36:03     86s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[07/15 18:36:03     86s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[07/15 18:36:03     86s]  Visiting view : fast_functional_mode
[07/15 18:36:03     86s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[07/15 18:36:03     86s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[07/15 18:36:03     86s] TLC MultiMap info (StdDelay):
[07/15 18:36:03     86s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[07/15 18:36:03     86s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[07/15 18:36:03     86s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[07/15 18:36:03     86s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[07/15 18:36:03     86s]  Setting StdDelay to: 91ps
[07/15 18:36:03     86s] 
[07/15 18:36:03     86s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/15 18:36:03     86s] Need call spDPlaceInit before registerPrioInstLoc.
[07/15 18:36:03     86s] OPERPROF: Starting DPlace-Init at level 1, MEM:2121.4M, EPOCH TIME: 1721082963.501615
[07/15 18:36:03     86s] Processing tracks to init pin-track alignment.
[07/15 18:36:03     86s] z: 2, totalTracks: 1
[07/15 18:36:03     86s] z: 4, totalTracks: 1
[07/15 18:36:03     86s] z: 6, totalTracks: 1
[07/15 18:36:03     86s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:36:03     86s] All LLGs are deleted
[07/15 18:36:03     86s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:36:03     86s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:36:03     86s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2121.4M, EPOCH TIME: 1721082963.502808
[07/15 18:36:03     86s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2121.4M, EPOCH TIME: 1721082963.502886
[07/15 18:36:03     86s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2121.4M, EPOCH TIME: 1721082963.503098
[07/15 18:36:03     86s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:36:03     86s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:36:03     86s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2121.4M, EPOCH TIME: 1721082963.503283
[07/15 18:36:03     86s] Max number of tech site patterns supported in site array is 256.
[07/15 18:36:03     86s] Core basic site is core_ji3v
[07/15 18:36:03     86s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2121.4M, EPOCH TIME: 1721082963.511879
[07/15 18:36:03     86s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 18:36:03     86s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 18:36:03     86s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2121.4M, EPOCH TIME: 1721082963.512046
[07/15 18:36:03     86s] Fast DP-INIT is on for default
[07/15 18:36:03     86s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/15 18:36:03     86s] Atter site array init, number of instance map data is 0.
[07/15 18:36:03     86s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.009, MEM:2121.4M, EPOCH TIME: 1721082963.512468
[07/15 18:36:03     86s] 
[07/15 18:36:03     86s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:36:03     86s] OPERPROF:     Starting CMU at level 3, MEM:2121.4M, EPOCH TIME: 1721082963.512685
[07/15 18:36:03     86s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2121.4M, EPOCH TIME: 1721082963.512899
[07/15 18:36:03     86s] 
[07/15 18:36:03     86s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 18:36:03     86s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2121.4M, EPOCH TIME: 1721082963.513064
[07/15 18:36:03     86s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2121.4M, EPOCH TIME: 1721082963.513107
[07/15 18:36:03     86s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2121.4M, EPOCH TIME: 1721082963.513241
[07/15 18:36:03     86s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2121.4MB).
[07/15 18:36:03     86s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.012, MEM:2121.4M, EPOCH TIME: 1721082963.513639
[07/15 18:36:03     86s] Cell 'RF4DLHTJI3VX1' is marked internal dont-use due to tech site checking failure.
[07/15 18:36:03     86s] Cell 'RF4DLLTJI3VX1' is marked internal dont-use due to tech site checking failure.
[07/15 18:36:03     86s] Cell 'RF8DLHTJI3VX1' is marked internal dont-use due to tech site checking failure.
[07/15 18:36:03     86s] Cell 'RF8DLLTJI3VX1' is marked internal dont-use due to tech site checking failure.
[07/15 18:36:03     86s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
[07/15 18:36:03     86s] 	Cell RF4DLHTJI3VX1, site core_ji3v_dh.
[07/15 18:36:03     86s] 	Cell RF4DLLTJI3VX1, site core_ji3v_dh.
[07/15 18:36:03     86s] 	Cell RF8DLHTJI3VX1, site core_ji3v_dh.
[07/15 18:36:03     86s] 	Cell RF8DLLTJI3VX1, site core_ji3v_dh.
[07/15 18:36:03     86s] .
[07/15 18:36:03     86s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2121.4M, EPOCH TIME: 1721082963.513768
[07/15 18:36:03     86s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:36:03     86s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:36:03     86s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:36:03     86s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:36:03     86s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.002, MEM:2119.4M, EPOCH TIME: 1721082963.515689
[07/15 18:36:03     86s] 
[07/15 18:36:03     86s] Creating Lib Analyzer ...
[07/15 18:36:03     86s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[07/15 18:36:03     86s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[07/15 18:36:03     86s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[07/15 18:36:03     86s] 
[07/15 18:36:03     86s] {RT max_rc 0 4 4 0}
[07/15 18:36:04     87s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:27 mem=2127.4M
[07/15 18:36:04     87s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:27 mem=2127.4M
[07/15 18:36:04     87s] Creating Lib Analyzer, finished. 
[07/15 18:36:04     87s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1632.9M, totSessionCpu=0:01:27 **
[07/15 18:36:04     87s] *** optDesign -postCTS ***
[07/15 18:36:04     87s] DRC Margin: user margin 0.0
[07/15 18:36:04     87s] Hold Target Slack: user slack 0
[07/15 18:36:04     87s] Setup Target Slack: user slack 0;
[07/15 18:36:04     87s] setUsefulSkewMode -ecoRoute false
[07/15 18:36:04     87s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2127.4M, EPOCH TIME: 1721082964.208650
[07/15 18:36:04     87s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:36:04     87s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:36:04     87s] 
[07/15 18:36:04     87s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:36:04     87s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2127.4M, EPOCH TIME: 1721082964.217944
[07/15 18:36:04     87s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:36:04     87s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:36:04     87s] 
[07/15 18:36:04     87s] TimeStamp Deleting Cell Server Begin ...
[07/15 18:36:04     87s] Deleting Lib Analyzer.
[07/15 18:36:04     87s] 
[07/15 18:36:04     87s] TimeStamp Deleting Cell Server End ...
[07/15 18:36:04     87s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/15 18:36:04     87s] 
[07/15 18:36:04     87s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/15 18:36:04     87s] Summary for sequential cells identification: 
[07/15 18:36:04     87s]   Identified SBFF number: 33
[07/15 18:36:04     87s]   Identified MBFF number: 0
[07/15 18:36:04     87s]   Identified SB Latch number: 0
[07/15 18:36:04     87s]   Identified MB Latch number: 0
[07/15 18:36:04     87s]   Not identified SBFF number: 0
[07/15 18:36:04     87s]   Not identified MBFF number: 0
[07/15 18:36:04     87s]   Not identified SB Latch number: 0
[07/15 18:36:04     87s]   Not identified MB Latch number: 0
[07/15 18:36:04     87s]   Number of sequential cells which are not FFs: 43
[07/15 18:36:04     87s]  Visiting view : slow_functional_mode
[07/15 18:36:04     87s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[07/15 18:36:04     87s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[07/15 18:36:04     87s]  Visiting view : fast_functional_mode
[07/15 18:36:04     87s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[07/15 18:36:04     87s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[07/15 18:36:04     87s] TLC MultiMap info (StdDelay):
[07/15 18:36:04     87s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[07/15 18:36:04     87s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[07/15 18:36:04     87s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[07/15 18:36:04     87s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[07/15 18:36:04     87s]  Setting StdDelay to: 91ps
[07/15 18:36:04     87s] 
[07/15 18:36:04     87s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/15 18:36:04     87s] 
[07/15 18:36:04     87s] TimeStamp Deleting Cell Server Begin ...
[07/15 18:36:04     87s] 
[07/15 18:36:04     87s] TimeStamp Deleting Cell Server End ...
[07/15 18:36:04     87s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2127.4M, EPOCH TIME: 1721082964.236945
[07/15 18:36:04     87s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:36:04     87s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:36:04     87s] All LLGs are deleted
[07/15 18:36:04     87s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:36:04     87s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:36:04     87s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2127.4M, EPOCH TIME: 1721082964.237022
[07/15 18:36:04     87s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2127.4M, EPOCH TIME: 1721082964.237070
[07/15 18:36:04     87s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:2119.4M, EPOCH TIME: 1721082964.237445
[07/15 18:36:04     87s] Start to check current routing status for nets...
[07/15 18:36:04     87s] All nets are already routed correctly.
[07/15 18:36:04     87s] End to check current routing status for nets (mem=2119.4M)
[07/15 18:36:04     87s] 
[07/15 18:36:04     87s] Creating Lib Analyzer ...
[07/15 18:36:04     87s] 
[07/15 18:36:04     87s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/15 18:36:04     87s] Summary for sequential cells identification: 
[07/15 18:36:04     87s]   Identified SBFF number: 33
[07/15 18:36:04     87s]   Identified MBFF number: 0
[07/15 18:36:04     87s]   Identified SB Latch number: 0
[07/15 18:36:04     87s]   Identified MB Latch number: 0
[07/15 18:36:04     87s]   Not identified SBFF number: 0
[07/15 18:36:04     87s]   Not identified MBFF number: 0
[07/15 18:36:04     87s]   Not identified SB Latch number: 0
[07/15 18:36:04     87s]   Not identified MB Latch number: 0
[07/15 18:36:04     87s]   Number of sequential cells which are not FFs: 43
[07/15 18:36:04     87s]  Visiting view : slow_functional_mode
[07/15 18:36:04     87s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[07/15 18:36:04     87s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[07/15 18:36:04     87s]  Visiting view : fast_functional_mode
[07/15 18:36:04     87s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[07/15 18:36:04     87s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[07/15 18:36:04     87s] TLC MultiMap info (StdDelay):
[07/15 18:36:04     87s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[07/15 18:36:04     87s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[07/15 18:36:04     87s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[07/15 18:36:04     87s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[07/15 18:36:04     87s]  Setting StdDelay to: 91ps
[07/15 18:36:04     87s] 
[07/15 18:36:04     87s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/15 18:36:04     87s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[07/15 18:36:04     87s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[07/15 18:36:04     87s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[07/15 18:36:04     87s] 
[07/15 18:36:04     87s] {RT max_rc 0 4 4 0}
[07/15 18:36:04     87s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:28 mem=2127.4M
[07/15 18:36:04     87s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:28 mem=2127.4M
[07/15 18:36:04     87s] Creating Lib Analyzer, finished. 
[07/15 18:36:04     87s] #optDebug: Start CG creation (mem=2156.0M)
[07/15 18:36:04     87s]  ...initializing CG  maxDriveDist 2849.668000 stdCellHgt 4.480000 defLenToSkip 31.360000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 284.966000 
[07/15 18:36:04     87s] (cpu=0:00:00.0, mem=2227.9M)
[07/15 18:36:04     87s]  ...processing cgPrt (cpu=0:00:00.0, mem=2227.9M)
[07/15 18:36:04     87s]  ...processing cgEgp (cpu=0:00:00.0, mem=2227.9M)
[07/15 18:36:04     87s]  ...processing cgPbk (cpu=0:00:00.0, mem=2227.9M)
[07/15 18:36:04     87s]  ...processing cgNrb(cpu=0:00:00.0, mem=2227.9M)
[07/15 18:36:04     87s]  ...processing cgObs (cpu=0:00:00.0, mem=2227.9M)
[07/15 18:36:04     87s]  ...processing cgCon (cpu=0:00:00.0, mem=2227.9M)
[07/15 18:36:04     87s]  ...processing cgPdm (cpu=0:00:00.0, mem=2227.9M)
[07/15 18:36:04     87s] #optDebug: Finish CG creation (cpu=0:00:00.0, mem=2227.9M)
[07/15 18:36:05     87s] Compute RC Scale Done ...
[07/15 18:36:05     87s] *** InitOpt #1 [finish] (optDesign #3) : cpu/real = 0:00:01.5/0:00:01.5 (1.0), totSession cpu/real = 0:01:27.8/0:18:31.5 (0.1), mem = 2218.4M
[07/15 18:36:05     87s] 
[07/15 18:36:05     87s] =============================================================================================
[07/15 18:36:05     87s]  Step TAT Report : InitOpt #1 / optDesign #3                                    21.18-s099_1
[07/15 18:36:05     87s] =============================================================================================
[07/15 18:36:05     87s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:36:05     87s] ---------------------------------------------------------------------------------------------
[07/15 18:36:05     87s] [ CellServerInit         ]      3   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:36:05     87s] [ LibAnalyzerInit        ]      2   0:00:01.4  (  91.2 % )     0:00:01.4 /  0:00:01.4    1.0
[07/15 18:36:05     87s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:36:05     87s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.0    1.1
[07/15 18:36:05     87s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:36:05     87s] [ MISC                   ]          0:00:00.1  (   6.1 % )     0:00:00.1 /  0:00:00.1    1.1
[07/15 18:36:05     87s] ---------------------------------------------------------------------------------------------
[07/15 18:36:05     87s]  InitOpt #1 TOTAL                   0:00:01.5  ( 100.0 % )     0:00:01.5 /  0:00:01.5    1.0
[07/15 18:36:05     87s] ---------------------------------------------------------------------------------------------
[07/15 18:36:05     87s] 
[07/15 18:36:05     87s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/15 18:36:05     87s] ### Creating PhyDesignMc. totSessionCpu=0:01:28 mem=2218.4M
[07/15 18:36:05     87s] OPERPROF: Starting DPlace-Init at level 1, MEM:2218.4M, EPOCH TIME: 1721082965.007785
[07/15 18:36:05     87s] Processing tracks to init pin-track alignment.
[07/15 18:36:05     87s] z: 2, totalTracks: 1
[07/15 18:36:05     87s] z: 4, totalTracks: 1
[07/15 18:36:05     87s] z: 6, totalTracks: 1
[07/15 18:36:05     87s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:36:05     87s] All LLGs are deleted
[07/15 18:36:05     87s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:36:05     87s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:36:05     87s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2218.4M, EPOCH TIME: 1721082965.009040
[07/15 18:36:05     87s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2218.4M, EPOCH TIME: 1721082965.009121
[07/15 18:36:05     87s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2218.4M, EPOCH TIME: 1721082965.009322
[07/15 18:36:05     87s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:36:05     87s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:36:05     87s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2218.4M, EPOCH TIME: 1721082965.009551
[07/15 18:36:05     87s] Max number of tech site patterns supported in site array is 256.
[07/15 18:36:05     87s] Core basic site is core_ji3v
[07/15 18:36:05     87s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2218.4M, EPOCH TIME: 1721082965.018163
[07/15 18:36:05     87s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 18:36:05     87s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 18:36:05     87s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2218.4M, EPOCH TIME: 1721082965.018331
[07/15 18:36:05     87s] Fast DP-INIT is on for default
[07/15 18:36:05     87s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/15 18:36:05     87s] Atter site array init, number of instance map data is 0.
[07/15 18:36:05     87s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.009, MEM:2218.4M, EPOCH TIME: 1721082965.018751
[07/15 18:36:05     87s] 
[07/15 18:36:05     87s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:36:05     87s] 
[07/15 18:36:05     87s]  Skipping Bad Lib Cell Checking (CMU) !
[07/15 18:36:05     87s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2218.4M, EPOCH TIME: 1721082965.019079
[07/15 18:36:05     87s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2218.4M, EPOCH TIME: 1721082965.019126
[07/15 18:36:05     87s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2218.4M, EPOCH TIME: 1721082965.019260
[07/15 18:36:05     87s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2218.4MB).
[07/15 18:36:05     87s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.012, MEM:2218.4M, EPOCH TIME: 1721082965.019461
[07/15 18:36:05     87s] TotalInstCnt at PhyDesignMc Initialization: 1229
[07/15 18:36:05     87s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:28 mem=2218.4M
[07/15 18:36:05     87s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2218.4M, EPOCH TIME: 1721082965.020458
[07/15 18:36:05     87s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:36:05     87s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:36:05     87s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:36:05     87s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:36:05     87s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2160.4M, EPOCH TIME: 1721082965.022321
[07/15 18:36:05     87s] TotalInstCnt at PhyDesignMc Destruction: 1229
[07/15 18:36:05     87s] GigaOpt Hold Optimizer is used
[07/15 18:36:05     87s] GigaOpt Checkpoint: Internal optHold -postCts -maxLocalDensity 1.0 -numThreads 1 -nativePathGroupFlow -viewPruneEffortLevel 1
[07/15 18:36:05     87s] Deleting Lib Analyzer.
[07/15 18:36:05     87s] End AAE Lib Interpolated Model. (MEM=2160.37 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:36:05     87s] 
[07/15 18:36:05     87s] Creating Lib Analyzer ...
[07/15 18:36:05     87s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[07/15 18:36:05     87s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[07/15 18:36:05     87s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[07/15 18:36:05     87s] 
[07/15 18:36:05     87s] {RT max_rc 0 4 4 0}
[07/15 18:36:05     88s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:29 mem=2160.4M
[07/15 18:36:05     88s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:29 mem=2160.4M
[07/15 18:36:05     88s] Creating Lib Analyzer, finished. 
[07/15 18:36:05     88s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:01:29 mem=2160.4M ***
[07/15 18:36:05     88s] *** BuildHoldData #1 [begin] (optDesign #3) : totSession cpu/real = 0:01:28.5/0:18:32.2 (0.1), mem = 2160.4M
[07/15 18:36:05     88s] Effort level <high> specified for reg2reg path_group
[07/15 18:36:05     88s] Saving timing graph ...
[07/15 18:36:05     88s] TG backup dir: /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus/innovus_temp_31913_phoenix_saul_AuFcht/opt_timing_graph_L0eEDC
[07/15 18:36:05     88s] Disk Usage:
[07/15 18:36:05     88s] Filesystem              1K-blocks      Used Available Use% Mounted on
[07/15 18:36:05     88s] /dev/mapper/centos-home 357512644 130598864 226913780  37% /home
[07/15 18:36:05     88s] Done save timing graph
[07/15 18:36:05     88s] Disk Usage:
[07/15 18:36:05     88s] Filesystem              1K-blocks      Used Available Use% Mounted on
[07/15 18:36:05     88s] /dev/mapper/centos-home 357512644 130601448 226911196  37% /home
[07/15 18:36:05     88s] OPTC: user 20.0
[07/15 18:36:05     88s] 
[07/15 18:36:05     88s] TimeStamp Deleting Cell Server Begin ...
[07/15 18:36:05     88s] Deleting Lib Analyzer.
[07/15 18:36:05     88s] 
[07/15 18:36:05     88s] TimeStamp Deleting Cell Server End ...
[07/15 18:36:05     88s] Starting delay calculation for Hold views
[07/15 18:36:06     88s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/15 18:36:06     88s] #################################################################################
[07/15 18:36:06     88s] # Design Stage: PreRoute
[07/15 18:36:06     88s] # Design Name: aska_dig
[07/15 18:36:06     88s] # Design Mode: 180nm
[07/15 18:36:06     88s] # Analysis Mode: MMMC Non-OCV 
[07/15 18:36:06     88s] # Parasitics Mode: No SPEF/RCDB 
[07/15 18:36:06     88s] # Signoff Settings: SI Off 
[07/15 18:36:06     88s] #################################################################################
[07/15 18:36:06     88s] Calculate delays in BcWc mode...
[07/15 18:36:06     88s] Topological Sorting (REAL = 0:00:00.0, MEM = 2181.4M, InitMEM = 2181.4M)
[07/15 18:36:06     88s] Start delay calculation (fullDC) (1 T). (MEM=2181.38)
[07/15 18:36:06     88s] *** Calculating scaling factor for fast_liberty libraries using the default operating condition of each library.
[07/15 18:36:06     88s] End AAE Lib Interpolated Model. (MEM=2192.89 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:36:06     88s] Total number of fetched objects 1263
[07/15 18:36:06     88s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:36:06     88s] End delay calculation. (MEM=2195.97 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 18:36:06     88s] End delay calculation (fullDC). (MEM=2195.97 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 18:36:06     88s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2196.0M) ***
[07/15 18:36:06     89s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:01:29 mem=2196.0M)
[07/15 18:36:06     89s] 
[07/15 18:36:06     89s] Active hold views:
[07/15 18:36:06     89s]  fast_functional_mode
[07/15 18:36:06     89s]   Dominating endpoints: 0
[07/15 18:36:06     89s]   Dominating TNS: -0.000
[07/15 18:36:06     89s] 
[07/15 18:36:06     89s] Done building cte hold timing graph (fixHold) cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:01:29 mem=2228.0M ***
[07/15 18:36:06     89s] OPTC: user 20.0
[07/15 18:36:06     89s] Done building hold timer [3937 node(s), 5844 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:01:29 mem=2228.0M ***
[07/15 18:36:06     89s] Restoring timing graph ...
[07/15 18:36:06     89s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 18:36:06     89s] Type 'man IMPCTE-290' for more detail.
[07/15 18:36:06     89s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 18:36:06     89s] Type 'man IMPCTE-290' for more detail.
[07/15 18:36:06     89s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 18:36:06     89s] Type 'man IMPCTE-290' for more detail.
[07/15 18:36:06     89s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 18:36:06     89s] Type 'man IMPCTE-290' for more detail.
[07/15 18:36:06     89s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 18:36:06     89s] Type 'man IMPCTE-290' for more detail.
[07/15 18:36:06     89s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 18:36:06     89s] Type 'man IMPCTE-290' for more detail.
[07/15 18:36:06     89s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 18:36:06     89s] Type 'man IMPCTE-290' for more detail.
[07/15 18:36:06     89s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 18:36:06     89s] Type 'man IMPCTE-290' for more detail.
[07/15 18:36:06     89s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 18:36:06     89s] Type 'man IMPCTE-290' for more detail.
[07/15 18:36:06     89s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 18:36:06     89s] Type 'man IMPCTE-290' for more detail.
[07/15 18:36:06     89s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 18:36:06     89s] Type 'man IMPCTE-290' for more detail.
[07/15 18:36:06     89s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 18:36:06     89s] Type 'man IMPCTE-290' for more detail.
[07/15 18:36:06     89s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 18:36:06     89s] Type 'man IMPCTE-290' for more detail.
[07/15 18:36:06     89s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 18:36:06     89s] Type 'man IMPCTE-290' for more detail.
[07/15 18:36:06     89s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 18:36:06     89s] Type 'man IMPCTE-290' for more detail.
[07/15 18:36:06     89s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 18:36:06     89s] Type 'man IMPCTE-290' for more detail.
[07/15 18:36:06     89s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 18:36:06     89s] Type 'man IMPCTE-290' for more detail.
[07/15 18:36:06     89s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 18:36:06     89s] Type 'man IMPCTE-290' for more detail.
[07/15 18:36:06     89s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 18:36:06     89s] Type 'man IMPCTE-290' for more detail.
[07/15 18:36:06     89s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 18:36:06     89s] Type 'man IMPCTE-290' for more detail.
[07/15 18:36:06     89s] **WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
[07/15 18:36:06     89s] To increase the message display limit, refer to the product command reference manual.
[07/15 18:36:06     89s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[07/15 18:36:06     89s] Done restore timing graph
[07/15 18:36:06     89s] Done building cte setup timing graph (fixHold) cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:01:29 mem=2228.0M ***
[07/15 18:36:06     89s] *info: category slack lower bound [L 0.0] default
[07/15 18:36:06     89s] *info: category slack lower bound [H 0.0] reg2reg 
[07/15 18:36:06     89s] --------------------------------------------------- 
[07/15 18:36:06     89s]    Setup Violation Summary with Target Slack (0.000 ns)
[07/15 18:36:06     89s] --------------------------------------------------- 
[07/15 18:36:06     89s]          WNS    reg2regWNS
[07/15 18:36:06     89s]     0.025 ns      6.002 ns
[07/15 18:36:06     89s] --------------------------------------------------- 
[07/15 18:36:06     89s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[07/15 18:36:06     89s] 
[07/15 18:36:06     89s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/15 18:36:06     89s] Summary for sequential cells identification: 
[07/15 18:36:06     89s]   Identified SBFF number: 33
[07/15 18:36:06     89s]   Identified MBFF number: 0
[07/15 18:36:06     89s]   Identified SB Latch number: 0
[07/15 18:36:06     89s]   Identified MB Latch number: 0
[07/15 18:36:06     89s]   Not identified SBFF number: 0
[07/15 18:36:06     89s]   Not identified MBFF number: 0
[07/15 18:36:06     89s]   Not identified SB Latch number: 0
[07/15 18:36:06     89s]   Not identified MB Latch number: 0
[07/15 18:36:06     89s]   Number of sequential cells which are not FFs: 43
[07/15 18:36:06     89s]  Visiting view : slow_functional_mode
[07/15 18:36:06     89s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[07/15 18:36:06     89s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[07/15 18:36:06     89s]  Visiting view : fast_functional_mode
[07/15 18:36:06     89s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[07/15 18:36:06     89s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[07/15 18:36:06     89s] TLC MultiMap info (StdDelay):
[07/15 18:36:06     89s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[07/15 18:36:06     89s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[07/15 18:36:06     89s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[07/15 18:36:06     89s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[07/15 18:36:06     89s]  Setting StdDelay to: 91ps
[07/15 18:36:06     89s] 
[07/15 18:36:06     89s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/15 18:36:06     89s] 
[07/15 18:36:06     89s] TimeStamp Deleting Cell Server Begin ...
[07/15 18:36:06     89s] 
[07/15 18:36:06     89s] TimeStamp Deleting Cell Server End ...
[07/15 18:36:06     89s] 
[07/15 18:36:06     89s] Creating Lib Analyzer ...
[07/15 18:36:06     89s] 
[07/15 18:36:06     89s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/15 18:36:06     89s] Summary for sequential cells identification: 
[07/15 18:36:06     89s]   Identified SBFF number: 33
[07/15 18:36:06     89s]   Identified MBFF number: 0
[07/15 18:36:06     89s]   Identified SB Latch number: 0
[07/15 18:36:06     89s]   Identified MB Latch number: 0
[07/15 18:36:06     89s]   Not identified SBFF number: 0
[07/15 18:36:06     89s]   Not identified MBFF number: 0
[07/15 18:36:06     89s]   Not identified SB Latch number: 0
[07/15 18:36:06     89s]   Not identified MB Latch number: 0
[07/15 18:36:06     89s]   Number of sequential cells which are not FFs: 43
[07/15 18:36:06     89s]  Visiting view : slow_functional_mode
[07/15 18:36:06     89s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[07/15 18:36:06     89s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[07/15 18:36:06     89s]  Visiting view : fast_functional_mode
[07/15 18:36:06     89s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[07/15 18:36:06     89s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[07/15 18:36:06     89s] TLC MultiMap info (StdDelay):
[07/15 18:36:06     89s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[07/15 18:36:06     89s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[07/15 18:36:06     89s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[07/15 18:36:06     89s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[07/15 18:36:06     89s]  Setting StdDelay to: 91ps
[07/15 18:36:06     89s] 
[07/15 18:36:06     89s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/15 18:36:06     89s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[07/15 18:36:06     89s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[07/15 18:36:06     89s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[07/15 18:36:06     89s] 
[07/15 18:36:06     89s] {RT max_rc 0 4 4 0}
[07/15 18:36:07     90s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:30 mem=2228.0M
[07/15 18:36:07     90s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:30 mem=2228.0M
[07/15 18:36:07     90s] Creating Lib Analyzer, finished. 
[07/15 18:36:07     90s] 
[07/15 18:36:07     90s] *Info: minBufDelay = 188.2 ps, libStdDelay = 91.0 ps, minBufSize = 12544000 (5.0)
[07/15 18:36:07     90s] *Info: worst delay setup view: slow_functional_mode
[07/15 18:36:07     90s] Footprint list for hold buffering (delay unit: ps)
[07/15 18:36:07     90s] =================================================================
[07/15 18:36:07     90s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[07/15 18:36:07     90s] ------------------------------------------------------------------
[07/15 18:36:07     90s] *Info:       97.3       2.58     64.59    5.0  57.52 BUJI3VX1 (A,Q)
[07/15 18:36:07     90s] *Info:       99.9       2.72     85.56    5.0  84.74 BUJI3VX0 (A,Q)
[07/15 18:36:07     90s] *Info:       88.1       2.37     36.43    6.0  30.37 BUJI3VX2 (A,Q)
[07/15 18:36:07     90s] *Info:       83.1       2.32     24.14    7.0  20.19 BUJI3VX3 (A,Q)
[07/15 18:36:07     90s] *Info:       85.4       2.31     16.94   10.0  14.25 BUJI3VX4 (A,Q)
[07/15 18:36:07     90s] *Info:      444.8       2.51     69.25   10.0  52.38 DLY1JI3VX1 (A,Q)
[07/15 18:36:07     90s] *Info:       83.8       2.25     12.07   12.0  10.10 BUJI3VX6 (A,Q)
[07/15 18:36:07     90s] *Info:     1082.2       2.56     91.91   13.0  56.14 DLY2JI3VX1 (A,Q)
[07/15 18:36:07     90s] *Info:       92.2       2.26      8.68   15.0   7.10 BUJI3VX8 (A,Q)
[07/15 18:36:07     90s] *Info:     2229.9       2.56    107.16   15.0  61.56 DLY4JI3VX1 (A,Q)
[07/15 18:36:07     90s] *Info:       98.1       2.21      6.14   22.0   5.02 BUJI3VX12 (A,Q)
[07/15 18:36:07     90s] *Info:     5173.2       2.51    105.89   25.0  61.05 DLY8JI3VX1 (A,Q)
[07/15 18:36:07     90s] *Info:       85.1       2.23      4.45   29.0   3.72 BUJI3VX16 (A,Q)
[07/15 18:36:07     90s] =================================================================
[07/15 18:36:07     90s] Hold Timer stdDelay = 44.3ps
[07/15 18:36:07     90s]  Visiting view : fast_functional_mode
[07/15 18:36:07     90s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[07/15 18:36:07     90s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[07/15 18:36:07     90s] Hold Timer stdDelay = 44.3ps (fast_functional_mode)
[07/15 18:36:07     90s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2228.0M, EPOCH TIME: 1721082967.408588
[07/15 18:36:07     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:36:07     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:36:07     90s] 
[07/15 18:36:07     90s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:36:07     90s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2228.0M, EPOCH TIME: 1721082967.417941
[07/15 18:36:07     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:36:07     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:36:07     90s] 
------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode
Hold views included:
 fast_functional_mode

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.025  |  6.002  |  0.025  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -2.210  | -0.213  | -2.210  |
|           TNS (ns):|-233.778 | -25.174 |-208.605 |
|    Violating Paths:|   449   |   153   |   296   |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2247.1M, EPOCH TIME: 1721082967.432083
[07/15 18:36:07     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:36:07     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:36:07     90s] 
[07/15 18:36:07     90s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:36:07     90s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2247.1M, EPOCH TIME: 1721082967.440991
[07/15 18:36:07     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:36:07     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:36:07     90s] Density: 60.688%
------------------------------------------------------------------

[07/15 18:36:07     90s] **optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1660.2M, totSessionCpu=0:01:30 **
[07/15 18:36:07     90s] *** BuildHoldData #1 [finish] (optDesign #3) : cpu/real = 0:00:01.7/0:00:01.7 (1.0), totSession cpu/real = 0:01:30.2/0:18:33.9 (0.1), mem = 2156.1M
[07/15 18:36:07     90s] 
[07/15 18:36:07     90s] =============================================================================================
[07/15 18:36:07     90s]  Step TAT Report : BuildHoldData #1 / optDesign #3                              21.18-s099_1
[07/15 18:36:07     90s] =============================================================================================
[07/15 18:36:07     90s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:36:07     90s] ---------------------------------------------------------------------------------------------
[07/15 18:36:07     90s] [ ViewPruning            ]      5   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.8
[07/15 18:36:07     90s] [ OptSummaryReport       ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.9
[07/15 18:36:07     90s] [ DrvReport              ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:36:07     90s] [ SlackTraversorInit     ]      3   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    0.7
[07/15 18:36:07     90s] [ CellServerInit         ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:36:07     90s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  40.5 % )     0:00:00.7 /  0:00:00.7    1.0
[07/15 18:36:07     90s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:36:07     90s] [ HoldTimerInit          ]      1   0:00:00.1  (   3.1 % )     0:00:00.1 /  0:00:00.0    0.9
[07/15 18:36:07     90s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:36:07     90s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:36:07     90s] [ ReportCapViolation     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:36:07     90s] [ HoldTimerNodeList      ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.3
[07/15 18:36:07     90s] [ TimingUpdate           ]     11   0:00:00.1  (   7.9 % )     0:00:00.3 /  0:00:00.3    1.0
[07/15 18:36:07     90s] [ FullDelayCalc          ]      2   0:00:00.1  (   8.5 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:36:07     90s] [ TimingReport           ]      2   0:00:00.1  (   5.5 % )     0:00:00.1 /  0:00:00.1    1.1
[07/15 18:36:07     90s] [ SaveTimingGraph        ]      1   0:00:00.1  (   5.7 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:36:07     90s] [ RestoreTimingGraph     ]      1   0:00:00.1  (   6.4 % )     0:00:00.1 /  0:00:00.1    1.1
[07/15 18:36:07     90s] [ MISC                   ]          0:00:00.3  (  15.7 % )     0:00:00.3 /  0:00:00.2    0.9
[07/15 18:36:07     90s] ---------------------------------------------------------------------------------------------
[07/15 18:36:07     90s]  BuildHoldData #1 TOTAL             0:00:01.7  ( 100.0 % )     0:00:01.7 /  0:00:01.7    1.0
[07/15 18:36:07     90s] ---------------------------------------------------------------------------------------------
[07/15 18:36:07     90s] 
[07/15 18:36:07     90s] *** HoldOpt #1 [begin] (optDesign #3) : totSession cpu/real = 0:01:30.2/0:18:33.9 (0.1), mem = 2156.1M
[07/15 18:36:07     90s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31913.17
[07/15 18:36:07     90s] {MMLU 0 13 1263}
[07/15 18:36:07     90s] ### Creating LA Mngr. totSessionCpu=0:01:30 mem=2156.1M
[07/15 18:36:07     90s] ### Creating LA Mngr, finished. totSessionCpu=0:01:30 mem=2156.1M
[07/15 18:36:07     90s] HoldSingleBuffer minRootGain=0.000
[07/15 18:36:07     90s] GigaOpt Hold fixing search radius: 40 5 125 (stdCellHgt 4480 dbu)
[07/15 18:36:07     90s] HoldSingleBuffer minRootGain=0.000
[07/15 18:36:07     90s] HoldSingleBuffer minRootGain=0.000
[07/15 18:36:07     90s] HoldSingleBuffer minRootGain=0.000
[07/15 18:36:07     90s] *info: Run optDesign holdfix with 1 thread.
[07/15 18:36:07     90s] Info: 13 nets with fixed/cover wires excluded.
[07/15 18:36:07     90s] Info: 13 clock nets excluded from IPO operation.
[07/15 18:36:07     90s] --------------------------------------------------- 
[07/15 18:36:07     90s]    Hold Timing Summary  - Initial 
[07/15 18:36:07     90s] --------------------------------------------------- 
[07/15 18:36:07     90s]  Target slack:       0.0000 ns
[07/15 18:36:07     90s]  View: fast_functional_mode 
[07/15 18:36:07     90s]    WNS:      -2.2105
[07/15 18:36:07     90s]    TNS:    -233.7788
[07/15 18:36:07     90s]    VP :          449
[07/15 18:36:07     90s]    Worst hold path end point: spi1_Rx_data_temp_reg[0]/D 
[07/15 18:36:07     90s] --------------------------------------------------- 
[07/15 18:36:07     90s] Info: Done creating the CCOpt slew target map.
[07/15 18:36:07     90s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/15 18:36:07     90s] ### Creating PhyDesignMc. totSessionCpu=0:01:30 mem=2214.3M
[07/15 18:36:07     90s] OPERPROF: Starting DPlace-Init at level 1, MEM:2214.3M, EPOCH TIME: 1721082967.454158
[07/15 18:36:07     90s] Processing tracks to init pin-track alignment.
[07/15 18:36:07     90s] z: 2, totalTracks: 1
[07/15 18:36:07     90s] z: 4, totalTracks: 1
[07/15 18:36:07     90s] z: 6, totalTracks: 1
[07/15 18:36:07     90s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:36:07     90s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2214.3M, EPOCH TIME: 1721082967.455628
[07/15 18:36:07     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:36:07     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:36:07     90s] 
[07/15 18:36:07     90s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:36:07     90s] 
[07/15 18:36:07     90s]  Skipping Bad Lib Cell Checking (CMU) !
[07/15 18:36:07     90s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2214.3M, EPOCH TIME: 1721082967.464797
[07/15 18:36:07     90s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2214.3M, EPOCH TIME: 1721082967.464853
[07/15 18:36:07     90s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2214.3M, EPOCH TIME: 1721082967.465075
[07/15 18:36:07     90s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2214.3MB).
[07/15 18:36:07     90s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:2214.3M, EPOCH TIME: 1721082967.465247
[07/15 18:36:07     90s] TotalInstCnt at PhyDesignMc Initialization: 1229
[07/15 18:36:07     90s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:30 mem=2214.3M
[07/15 18:36:07     90s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2214.3M, EPOCH TIME: 1721082967.468953
[07/15 18:36:07     90s] Found 0 hard placement blockage before merging.
[07/15 18:36:07     90s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2214.3M, EPOCH TIME: 1721082967.469033
[07/15 18:36:07     90s] 
[07/15 18:36:07     90s] *** Starting Core Fixing (fixHold) cpu=0:00:01.7 real=0:00:02.0 totSessionCpu=0:01:30 mem=2214.3M density=60.688% ***
[07/15 18:36:07     90s] Optimizer Target Slack 0.000 StdDelay is 0.04430  
[07/15 18:36:07     90s] ### Creating RouteCongInterface, started
[07/15 18:36:07     90s] 
[07/15 18:36:07     90s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[07/15 18:36:07     90s] 
[07/15 18:36:07     90s] #optDebug: {0, 0.900}
[07/15 18:36:07     90s] ### Creating RouteCongInterface, finished

------------------------------------------------------------------
     Phase Initial Timing Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.025  |  6.002  |  0.025  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

Density: 60.688%
------------------------------------------------------------------
[07/15 18:36:07     90s] *info: Hold Batch Commit is enabled
[07/15 18:36:07     90s] *info: Levelized Batch Commit is enabled
[07/15 18:36:07     90s] 
[07/15 18:36:07     90s] Phase I ......
[07/15 18:36:07     90s] Executing transform: ECO Safe Resize
[07/15 18:36:07     90s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[07/15 18:36:07     90s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[07/15 18:36:07     90s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[07/15 18:36:07     90s] Worst hold path end point:
[07/15 18:36:07     90s]   spi1_Rx_data_temp_reg[0]/D
[07/15 18:36:07     90s]     net: SPI_MOSI (nrTerm=2)
[07/15 18:36:07     90s] |   0|  -2.211|  -233.78|     449|          0|       0(     0)|   60.69%|   0:00:00.0|  2225.3M|
[07/15 18:36:07     90s] Worst hold path end point:
[07/15 18:36:07     90s]   spi1_Rx_data_temp_reg[0]/D
[07/15 18:36:07     90s]     net: SPI_MOSI (nrTerm=2)
[07/15 18:36:07     90s] |   1|  -2.211|  -233.78|     449|          0|       0(     0)|   60.69%|   0:00:00.0|  2225.3M|
[07/15 18:36:07     90s] 
[07/15 18:36:07     90s] Capturing REF for hold ...
[07/15 18:36:07     90s]    Hold Timing Snapshot: (REF)
[07/15 18:36:07     90s]              All PG WNS: -2.211
[07/15 18:36:07     90s]              All PG TNS: -233.779
[07/15 18:36:07     90s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[07/15 18:36:07     90s] Executing transform: AddBuffer + LegalResize
[07/15 18:36:07     90s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[07/15 18:36:07     90s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[07/15 18:36:07     90s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[07/15 18:36:07     90s] Worst hold path end point:
[07/15 18:36:07     90s]   spi1_Rx_data_temp_reg[0]/D
[07/15 18:36:07     90s]     net: SPI_MOSI (nrTerm=2)
[07/15 18:36:07     90s] |   0|  -2.211|  -233.78|     449|          0|       0(     0)|   60.69%|   0:00:00.0|  2225.3M|
[07/15 18:36:08     90s] Worst hold path end point:
[07/15 18:36:08     90s]   npg1_DOWN_accumulator_reg[2]/RN
[07/15 18:36:08     90s]     net: n_7 (nrTerm=75)
[07/15 18:36:08     90s] |   1|  -1.459|  -157.79|     258|        148|       8(     8)|   64.98%|   0:00:01.0|  2268.4M|
[07/15 18:36:08     91s] Worst hold path end point:
[07/15 18:36:08     91s]   npg1_DOWN_accumulator_reg[2]/RN
[07/15 18:36:08     91s]     net: n_7 (nrTerm=75)
[07/15 18:36:08     91s] |   2|  -1.380|  -133.68|     258|          3|       0(     0)|   65.05%|   0:00:00.0|  2268.4M|
[07/15 18:36:08     91s] Worst hold path end point:
[07/15 18:36:08     91s]   npg1_DOWN_accumulator_reg[2]/RN
[07/15 18:36:08     91s]     net: n_7 (nrTerm=75)
[07/15 18:36:08     91s] |   3|  -1.304|  -108.49|     230|          2|       0(     0)|   65.10%|   0:00:00.0|  2268.4M|
[07/15 18:36:08     91s] Worst hold path end point:
[07/15 18:36:08     91s]   spi1_conf1_reg[1]/RN
[07/15 18:36:08     91s]     net: FE_PHN244_n_7 (nrTerm=75)
[07/15 18:36:08     91s] |   4|  -1.243|   -94.97|     230|          1|       0(     0)|   65.12%|   0:00:00.0|  2276.9M|
[07/15 18:36:08     91s] Worst hold path end point:
[07/15 18:36:08     91s]   npg1_ON_count_reg[4]/RN
[07/15 18:36:08     91s]     net: FE_PHN245_n_7 (nrTerm=66)
[07/15 18:36:08     91s] |   5|  -0.861|   -91.05|     115|          1|       0(     0)|   65.14%|   0:00:00.0|  2276.9M|
[07/15 18:36:08     91s] Worst hold path end point:
[07/15 18:36:08     91s]   npg1_ON_count_reg[4]/RN
[07/15 18:36:08     91s]     net: FE_PHN245_n_7 (nrTerm=66)
[07/15 18:36:08     91s] |   6|  -0.354|   -33.00|     112|          1|       0(     0)|   65.17%|   0:00:00.0|  2276.9M|
[07/15 18:36:08     91s] Worst hold path end point:
[07/15 18:36:08     91s]   npg1_ON_count_reg[4]/RN
[07/15 18:36:08     91s]     net: FE_PHN245_n_7 (nrTerm=66)
[07/15 18:36:08     91s] |   7|  -0.275|   -24.55|     105|          1|       0(     0)|   65.19%|   0:00:00.0|  2276.9M|
[07/15 18:36:08     91s] Worst hold path end point:
[07/15 18:36:08     91s]   spi1_Rx_data_temp_reg[36]/RN
[07/15 18:36:08     91s]     net: FE_PHN245_n_7 (nrTerm=12)
[07/15 18:36:08     91s] |   8|  -0.639|    -5.99|      10|          2|       0(     0)|   65.22%|   0:00:00.0|  2276.9M|
[07/15 18:36:08     91s] Worst hold path end point:
[07/15 18:36:08     91s]   spi1_Rx_data_temp_reg[36]/RN
[07/15 18:36:08     91s]     net: FE_PHN245_n_7 (nrTerm=12)
[07/15 18:36:08     91s] |   9|  -0.427|    -3.86|      10|          1|       0(     0)|   65.31%|   0:00:00.0|  2276.9M|
[07/15 18:36:08     91s] Worst hold path end point:
[07/15 18:36:08     91s]   spi1_Rx_data_temp_reg[36]/RN
[07/15 18:36:08     91s]     net: FE_PHN245_n_7 (nrTerm=12)
[07/15 18:36:08     91s] |  10|  -0.343|    -3.03|      10|          1|       0(     0)|   65.32%|   0:00:00.0|  2276.9M|
[07/15 18:36:08     91s] Worst hold path end point:
[07/15 18:36:08     91s]   spi1_Rx_count_reg[1]/D
[07/15 18:36:08     91s]     net: spi1_n_2008 (nrTerm=2)
[07/15 18:36:08     91s] |  11|   0.000|     0.00|       0|          2|       0(     0)|   65.35%|   0:00:00.0|  2276.9M|
[07/15 18:36:08     91s] 
[07/15 18:36:08     91s] Capturing REF for hold ...
[07/15 18:36:08     91s]    Hold Timing Snapshot: (REF)
[07/15 18:36:08     91s]              All PG WNS: 0.000
[07/15 18:36:08     91s]              All PG TNS: 0.000
[07/15 18:36:08     91s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[07/15 18:36:08     91s] 
[07/15 18:36:08     91s] *info:    Total 163 cells added for Phase I
[07/15 18:36:08     91s] *info:        in which 0 is ripple commits (0.000%)
[07/15 18:36:08     91s] *info:    Total 8 instances resized for Phase I
[07/15 18:36:08     91s] *info:        in which 8 FF resizing 
[07/15 18:36:08     91s] *info:        in which 0 ripple resizing (0.000%)
[07/15 18:36:08     91s] --------------------------------------------------- 
[07/15 18:36:08     91s]    Hold Timing Summary  - Phase I 
[07/15 18:36:08     91s] --------------------------------------------------- 
[07/15 18:36:08     91s]  Target slack:       0.0000 ns
[07/15 18:36:08     91s]  View: fast_functional_mode 
[07/15 18:36:08     91s]    WNS:       0.0001
[07/15 18:36:08     91s]    TNS:       0.0000
[07/15 18:36:08     91s]    VP :            0
[07/15 18:36:08     91s]    Worst hold path end point: spi1_Rx_count_reg[1]/D 
[07/15 18:36:08     91s] --------------------------------------------------- 

------------------------------------------------------------------
      Phase I Timing Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.025  |  6.002  |  0.025  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

Density: 65.354%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
[07/15 18:36:08     91s] 
[07/15 18:36:08     91s] *** Finished Core Fixing (fixHold) cpu=0:00:03.2 real=0:00:03.0 totSessionCpu=0:01:32 mem=2285.0M density=65.354% ***
[07/15 18:36:08     91s] 
[07/15 18:36:08     91s] *info:
[07/15 18:36:08     91s] *info: Added a total of 163 cells to fix/reduce hold violation
[07/15 18:36:08     91s] *info:          in which 143 termBuffering
[07/15 18:36:08     91s] *info:          in which 0 dummyBuffering
[07/15 18:36:08     91s] *info:
[07/15 18:36:08     91s] *info: Summary: 
[07/15 18:36:08     91s] *info:           32 cells of type 'BUJI3VX0' (5.0, 	84.735) used
[07/15 18:36:08     91s] *info:            3 cells of type 'BUJI3VX1' (5.0, 	57.524) used
[07/15 18:36:08     91s] *info:            1 cell  of type 'BUJI3VX16' (29.0, 	3.719) used
[07/15 18:36:08     91s] *info:            1 cell  of type 'BUJI3VX2' (6.0, 	30.366) used
[07/15 18:36:08     91s] *info:            1 cell  of type 'BUJI3VX3' (7.0, 	20.195) used
[07/15 18:36:08     91s] *info:          122 cells of type 'DLY1JI3VX1' (10.0, 	52.383) used
[07/15 18:36:08     91s] *info:            2 cells of type 'DLY2JI3VX1' (13.0, 	56.142) used
[07/15 18:36:08     91s] *info:            1 cell  of type 'DLY4JI3VX1' (15.0, 	61.557) used
[07/15 18:36:08     91s] *info:
[07/15 18:36:08     91s] *info: Total 8 instances resized
[07/15 18:36:08     91s] *info:       in which 8 FF resizing
[07/15 18:36:08     91s] *info:
[07/15 18:36:08     91s] 
[07/15 18:36:08     91s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2285.0M, EPOCH TIME: 1721082968.925118
[07/15 18:36:08     91s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1392).
[07/15 18:36:08     91s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:36:08     91s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:36:08     91s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:36:08     91s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2271.0M, EPOCH TIME: 1721082968.927558
[07/15 18:36:08     91s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2271.0M, EPOCH TIME: 1721082968.927954
[07/15 18:36:08     91s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2271.0M, EPOCH TIME: 1721082968.928033
[07/15 18:36:08     91s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2271.0M, EPOCH TIME: 1721082968.929250
[07/15 18:36:08     91s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:36:08     91s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:36:08     91s] 
[07/15 18:36:08     91s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:36:08     91s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.000, REAL:0.009, MEM:2271.0M, EPOCH TIME: 1721082968.938324
[07/15 18:36:08     91s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2271.0M, EPOCH TIME: 1721082968.938379
[07/15 18:36:08     91s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2271.0M, EPOCH TIME: 1721082968.938525
[07/15 18:36:08     91s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2271.0M, EPOCH TIME: 1721082968.938662
[07/15 18:36:08     91s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2271.0M, EPOCH TIME: 1721082968.938735
[07/15 18:36:08     91s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.011, MEM:2271.0M, EPOCH TIME: 1721082968.938812
[07/15 18:36:08     91s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.011, MEM:2271.0M, EPOCH TIME: 1721082968.938849
[07/15 18:36:08     91s] TDRefine: refinePlace mode is spiral
[07/15 18:36:08     91s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.31913.12
[07/15 18:36:08     91s] OPERPROF: Starting RefinePlace at level 1, MEM:2271.0M, EPOCH TIME: 1721082968.938905
[07/15 18:36:08     91s] *** Starting refinePlace (0:01:32 mem=2271.0M) ***
[07/15 18:36:08     91s] Total net bbox length = 4.823e+04 (2.634e+04 2.188e+04) (ext = 5.039e+03)
[07/15 18:36:08     91s] 
[07/15 18:36:08     91s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:36:08     91s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 18:36:08     91s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:36:08     91s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:36:08     91s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2271.0M, EPOCH TIME: 1721082968.940213
[07/15 18:36:08     91s] Starting refinePlace ...
[07/15 18:36:08     91s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:36:08     91s] One DDP V2 for no tweak run.
[07/15 18:36:08     91s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:36:08     91s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2271.0M, EPOCH TIME: 1721082968.942231
[07/15 18:36:08     91s] DDP initSite1 nrRow 45 nrJob 45
[07/15 18:36:08     91s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2271.0M, EPOCH TIME: 1721082968.942289
[07/15 18:36:08     91s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2271.0M, EPOCH TIME: 1721082968.942354
[07/15 18:36:08     91s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2271.0M, EPOCH TIME: 1721082968.942404
[07/15 18:36:08     91s] DDP markSite nrRow 45 nrJob 45
[07/15 18:36:08     91s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:2271.0M, EPOCH TIME: 1721082968.942513
[07/15 18:36:08     91s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.000, MEM:2271.0M, EPOCH TIME: 1721082968.942557
[07/15 18:36:08     91s]   Spread Effort: high, pre-route mode, useDDP on.
[07/15 18:36:08     91s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2271.0MB) @(0:01:32 - 0:01:32).
[07/15 18:36:08     91s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 18:36:08     91s] wireLenOptFixPriorityInst 368 inst fixed
[07/15 18:36:08     91s] 
[07/15 18:36:08     91s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[07/15 18:36:08     91s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f5ae257aec0.
[07/15 18:36:08     91s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[07/15 18:36:08     91s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[07/15 18:36:08     91s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[07/15 18:36:08     91s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/15 18:36:08     91s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2254.9MB) @(0:01:32 - 0:01:32).
[07/15 18:36:08     91s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 18:36:08     91s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2254.9MB
[07/15 18:36:08     91s] Statistics of distance of Instance movement in refine placement:
[07/15 18:36:08     91s]   maximum (X+Y) =         0.00 um
[07/15 18:36:08     91s]   mean    (X+Y) =         0.00 um
[07/15 18:36:08     91s] Summary Report:
[07/15 18:36:08     91s] Instances move: 0 (out of 1381 movable)
[07/15 18:36:08     91s] Instances flipped: 0
[07/15 18:36:08     91s] Mean displacement: 0.00 um
[07/15 18:36:08     91s] Max displacement: 0.00 um 
[07/15 18:36:08     91s] Total instances moved : 0
[07/15 18:36:08     91s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.030, REAL:0.031, MEM:2254.9M, EPOCH TIME: 1721082968.971103
[07/15 18:36:08     91s] Total net bbox length = 4.823e+04 (2.634e+04 2.188e+04) (ext = 5.039e+03)
[07/15 18:36:08     91s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2254.9MB
[07/15 18:36:08     91s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2254.9MB) @(0:01:32 - 0:01:32).
[07/15 18:36:08     91s] *** Finished refinePlace (0:01:32 mem=2254.9M) ***
[07/15 18:36:08     91s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.31913.12
[07/15 18:36:08     91s] OPERPROF: Finished RefinePlace at level 1, CPU:0.040, REAL:0.033, MEM:2254.9M, EPOCH TIME: 1721082968.971542
[07/15 18:36:08     91s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2254.9M, EPOCH TIME: 1721082968.974719
[07/15 18:36:08     91s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1392).
[07/15 18:36:08     91s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:36:08     91s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:36:08     91s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:36:08     91s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2254.9M, EPOCH TIME: 1721082968.976591
[07/15 18:36:08     91s] *** maximum move = 0.00 um ***
[07/15 18:36:08     91s] *** Finished re-routing un-routed nets (2254.9M) ***
[07/15 18:36:08     91s] OPERPROF: Starting DPlace-Init at level 1, MEM:2254.9M, EPOCH TIME: 1721082968.977049
[07/15 18:36:08     91s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2254.9M, EPOCH TIME: 1721082968.978281
[07/15 18:36:08     91s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:36:08     91s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:36:08     91s] 
[07/15 18:36:08     91s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:36:08     91s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2254.9M, EPOCH TIME: 1721082968.987292
[07/15 18:36:08     91s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2254.9M, EPOCH TIME: 1721082968.987346
[07/15 18:36:08     91s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2271.0M, EPOCH TIME: 1721082968.987686
[07/15 18:36:08     91s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2271.0M, EPOCH TIME: 1721082968.987820
[07/15 18:36:08     91s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2271.0M, EPOCH TIME: 1721082968.987895
[07/15 18:36:08     91s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:2271.0M, EPOCH TIME: 1721082968.987970
[07/15 18:36:08     91s] 
[07/15 18:36:08     91s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2271.0M) ***

------------------------------------------------------------------
     After refinePlace Timing Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.025  |  6.002  |  0.025  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

Density: 65.354%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
[07/15 18:36:09     91s] *** Finish Post CTS Hold Fixing (cpu=0:00:03.2 real=0:00:04.0 totSessionCpu=0:01:32 mem=2281.0M density=65.354%) ***
[07/15 18:36:09     91s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31913.17
[07/15 18:36:09     91s] **INFO: total 492 insts, 609 nets marked don't touch
[07/15 18:36:09     91s] **INFO: total 492 insts, 609 nets marked don't touch DB property
[07/15 18:36:09     91s] **INFO: total 492 insts, 609 nets unmarked don't touch
[07/15 18:36:09     91s] 
[07/15 18:36:09     91s] Deleting 0 temporary hard placement blockage(s).
[07/15 18:36:09     91s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2261.9M, EPOCH TIME: 1721082969.009706
[07/15 18:36:09     91s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:36:09     91s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:36:09     91s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:36:09     91s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:36:09     91s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.002, MEM:2190.9M, EPOCH TIME: 1721082969.012163
[07/15 18:36:09     91s] TotalInstCnt at PhyDesignMc Destruction: 1392
[07/15 18:36:09     91s] *** HoldOpt #1 [finish] (optDesign #3) : cpu/real = 0:00:01.6/0:00:01.6 (1.0), totSession cpu/real = 0:01:31.8/0:18:35.5 (0.1), mem = 2190.9M
[07/15 18:36:09     91s] 
[07/15 18:36:09     91s] =============================================================================================
[07/15 18:36:09     91s]  Step TAT Report : HoldOpt #1 / optDesign #3                                    21.18-s099_1
[07/15 18:36:09     91s] =============================================================================================
[07/15 18:36:09     91s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:36:09     91s] ---------------------------------------------------------------------------------------------
[07/15 18:36:09     91s] [ OptSummaryReport       ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[07/15 18:36:09     91s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:36:09     91s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:36:09     91s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.3
[07/15 18:36:09     91s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:36:09     91s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:36:09     91s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:36:09     91s] [ OptimizationStep       ]      2   0:00:00.0  (   0.1 % )     0:00:01.4 /  0:00:01.4    1.0
[07/15 18:36:09     91s] [ OptSingleIteration     ]     14   0:00:00.0  (   0.7 % )     0:00:01.4 /  0:00:01.4    1.0
[07/15 18:36:09     91s] [ OptGetWeight           ]     12   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:36:09     91s] [ OptEval                ]     12   0:00:00.6  (  40.0 % )     0:00:00.6 /  0:00:00.6    1.0
[07/15 18:36:09     91s] [ OptCommit              ]     12   0:00:00.0  (   2.5 % )     0:00:00.7 /  0:00:00.7    1.0
[07/15 18:36:09     91s] [ PostCommitDelayUpdate  ]     15   0:00:00.0  (   1.4 % )     0:00:00.3 /  0:00:00.3    1.0
[07/15 18:36:09     91s] [ IncrDelayCalc          ]     54   0:00:00.2  (  15.1 % )     0:00:00.2 /  0:00:00.2    1.0
[07/15 18:36:09     91s] [ HoldReEval             ]     14   0:00:00.3  (  16.0 % )     0:00:00.3 /  0:00:00.2    1.0
[07/15 18:36:09     91s] [ HoldDelayCalc          ]      2   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.9
[07/15 18:36:09     91s] [ HoldRefreshTiming      ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:36:09     91s] [ HoldValidateSetup      ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:36:09     91s] [ HoldValidateHold       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:36:09     91s] [ HoldCollectNode        ]     15   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.7
[07/15 18:36:09     91s] [ HoldSortNodeList       ]     14   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:36:09     91s] [ HoldBottleneckCount    ]     13   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    1.3
[07/15 18:36:09     91s] [ HoldCacheNodeWeight    ]     12   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:36:09     91s] [ HoldBuildSlackGraph    ]     12   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:36:09     91s] [ HoldDBCommit           ]     18   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    1.1
[07/15 18:36:09     91s] [ HoldTimerCalcSummary   ]     14   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:36:09     91s] [ RefinePlace            ]      1   0:00:00.1  (   4.4 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:36:09     91s] [ TimingUpdate           ]      7   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:36:09     91s] [ TimingReport           ]      3   0:00:00.0  (   2.6 % )     0:00:00.0 /  0:00:00.0    1.0
[07/15 18:36:09     91s] [ IncrTimingUpdate       ]     27   0:00:00.1  (   7.0 % )     0:00:00.1 /  0:00:00.1    0.7
[07/15 18:36:09     91s] [ MISC                   ]          0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.1
[07/15 18:36:09     91s] ---------------------------------------------------------------------------------------------
[07/15 18:36:09     91s]  HoldOpt #1 TOTAL                   0:00:01.6  ( 100.0 % )     0:00:01.6 /  0:00:01.6    1.0
[07/15 18:36:09     91s] ---------------------------------------------------------------------------------------------
[07/15 18:36:09     91s] 
[07/15 18:36:09     91s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2190.9M, EPOCH TIME: 1721082969.013964
[07/15 18:36:09     91s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:36:09     91s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:36:09     91s] 
[07/15 18:36:09     91s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:36:09     91s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2190.9M, EPOCH TIME: 1721082969.023431
[07/15 18:36:09     91s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:36:09     91s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:36:09     91s] *** Steiner Routed Nets: 22.090%; Threshold: 100; Threshold for Hold: 100
[07/15 18:36:09     91s] ### Creating LA Mngr. totSessionCpu=0:01:32 mem=2190.9M
[07/15 18:36:09     91s] ### Creating LA Mngr, finished. totSessionCpu=0:01:32 mem=2190.9M
[07/15 18:36:09     91s] Re-routed 0 nets
[07/15 18:36:09     91s] GigaOpt_HOLD: Recover setup timing after hold fixing
[07/15 18:36:09     91s] 
[07/15 18:36:09     91s] TimeStamp Deleting Cell Server Begin ...
[07/15 18:36:09     91s] Deleting Lib Analyzer.
[07/15 18:36:09     91s] 
[07/15 18:36:09     91s] TimeStamp Deleting Cell Server End ...
[07/15 18:36:09     91s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/15 18:36:09     91s] 
[07/15 18:36:09     91s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/15 18:36:09     91s] Summary for sequential cells identification: 
[07/15 18:36:09     91s]   Identified SBFF number: 33
[07/15 18:36:09     91s]   Identified MBFF number: 0
[07/15 18:36:09     91s]   Identified SB Latch number: 0
[07/15 18:36:09     91s]   Identified MB Latch number: 0
[07/15 18:36:09     91s]   Not identified SBFF number: 0
[07/15 18:36:09     91s]   Not identified MBFF number: 0
[07/15 18:36:09     91s]   Not identified SB Latch number: 0
[07/15 18:36:09     91s]   Not identified MB Latch number: 0
[07/15 18:36:09     91s]   Number of sequential cells which are not FFs: 43
[07/15 18:36:09     91s]  Visiting view : slow_functional_mode
[07/15 18:36:09     91s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[07/15 18:36:09     91s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[07/15 18:36:09     91s]  Visiting view : fast_functional_mode
[07/15 18:36:09     91s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[07/15 18:36:09     91s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[07/15 18:36:09     91s] TLC MultiMap info (StdDelay):
[07/15 18:36:09     91s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[07/15 18:36:09     91s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[07/15 18:36:09     91s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[07/15 18:36:09     91s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[07/15 18:36:09     91s]  Setting StdDelay to: 91ps
[07/15 18:36:09     91s] 
[07/15 18:36:09     91s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/15 18:36:09     91s] 
[07/15 18:36:09     91s] TimeStamp Deleting Cell Server Begin ...
[07/15 18:36:09     91s] 
[07/15 18:36:09     91s] TimeStamp Deleting Cell Server End ...
[07/15 18:36:09     91s] GigaOpt_HOLD: max_tran 0 => 0, max_cap 0 => 0 (threshold 10) - Skip drv recovery
[07/15 18:36:09     91s] OPTC: user 20.0
[07/15 18:36:09     91s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/15 18:36:09     91s] 
[07/15 18:36:09     91s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/15 18:36:09     91s] Summary for sequential cells identification: 
[07/15 18:36:09     91s]   Identified SBFF number: 33
[07/15 18:36:09     91s]   Identified MBFF number: 0
[07/15 18:36:09     91s]   Identified SB Latch number: 0
[07/15 18:36:09     91s]   Identified MB Latch number: 0
[07/15 18:36:09     91s]   Not identified SBFF number: 0
[07/15 18:36:09     91s]   Not identified MBFF number: 0
[07/15 18:36:09     91s]   Not identified SB Latch number: 0
[07/15 18:36:09     91s]   Not identified MB Latch number: 0
[07/15 18:36:09     91s]   Number of sequential cells which are not FFs: 43
[07/15 18:36:09     91s]  Visiting view : slow_functional_mode
[07/15 18:36:09     91s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[07/15 18:36:09     91s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[07/15 18:36:09     91s]  Visiting view : fast_functional_mode
[07/15 18:36:09     91s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[07/15 18:36:09     91s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[07/15 18:36:09     91s] TLC MultiMap info (StdDelay):
[07/15 18:36:09     91s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[07/15 18:36:09     91s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[07/15 18:36:09     91s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[07/15 18:36:09     91s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[07/15 18:36:09     91s]  Setting StdDelay to: 91ps
[07/15 18:36:09     91s] 
[07/15 18:36:09     91s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/15 18:36:09     91s] GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
[07/15 18:36:09     91s] GigaOpt: WNS bump threshold: 0.0455
[07/15 18:36:09     91s] GigaOpt: Skipping postEco optimization
[07/15 18:36:09     91s] GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
[07/15 18:36:09     91s] GigaOpt: Skipping nonLegal postEco optimization
[07/15 18:36:09     91s] 
[07/15 18:36:09     91s] Active setup views:
[07/15 18:36:09     91s]  slow_functional_mode
[07/15 18:36:09     91s]   Dominating endpoints: 0
[07/15 18:36:09     91s]   Dominating TNS: -0.000
[07/15 18:36:09     91s] 
[07/15 18:36:09     91s] OPTC: user 20.0
[07/15 18:36:09     91s] OPTC: user 20.0
[07/15 18:36:09     91s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2229.04 MB )
[07/15 18:36:09     91s] (I)      ============================ Layers =============================
[07/15 18:36:09     91s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:36:09     91s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[07/15 18:36:09     91s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:36:09     91s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[07/15 18:36:09     91s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[07/15 18:36:09     91s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[07/15 18:36:09     91s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[07/15 18:36:09     91s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[07/15 18:36:09     91s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[07/15 18:36:09     91s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[07/15 18:36:09     91s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[07/15 18:36:09     91s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[07/15 18:36:09     91s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[07/15 18:36:09     91s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[07/15 18:36:09     91s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[07/15 18:36:09     91s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:36:09     91s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[07/15 18:36:09     91s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[07/15 18:36:09     91s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[07/15 18:36:09     91s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[07/15 18:36:09     91s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[07/15 18:36:09     91s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[07/15 18:36:09     91s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[07/15 18:36:09     91s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[07/15 18:36:09     91s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[07/15 18:36:09     91s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[07/15 18:36:09     91s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[07/15 18:36:09     91s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[07/15 18:36:09     91s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[07/15 18:36:09     91s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[07/15 18:36:09     91s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[07/15 18:36:09     91s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[07/15 18:36:09     91s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[07/15 18:36:09     91s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[07/15 18:36:09     91s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[07/15 18:36:09     91s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[07/15 18:36:09     91s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[07/15 18:36:09     91s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[07/15 18:36:09     91s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[07/15 18:36:09     91s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[07/15 18:36:09     91s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[07/15 18:36:09     91s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[07/15 18:36:09     91s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[07/15 18:36:09     91s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[07/15 18:36:09     91s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[07/15 18:36:09     91s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[07/15 18:36:09     91s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[07/15 18:36:09     91s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[07/15 18:36:09     91s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[07/15 18:36:09     91s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[07/15 18:36:09     91s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[07/15 18:36:09     91s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[07/15 18:36:09     91s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[07/15 18:36:09     91s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[07/15 18:36:09     91s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[07/15 18:36:09     91s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[07/15 18:36:09     91s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[07/15 18:36:09     91s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[07/15 18:36:09     91s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[07/15 18:36:09     91s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[07/15 18:36:09     91s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[07/15 18:36:09     91s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[07/15 18:36:09     91s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[07/15 18:36:09     91s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[07/15 18:36:09     91s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[07/15 18:36:09     91s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[07/15 18:36:09     91s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[07/15 18:36:09     91s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[07/15 18:36:09     91s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[07/15 18:36:09     91s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[07/15 18:36:09     91s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[07/15 18:36:09     91s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[07/15 18:36:09     91s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[07/15 18:36:09     91s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[07/15 18:36:09     91s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[07/15 18:36:09     91s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[07/15 18:36:09     91s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[07/15 18:36:09     91s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[07/15 18:36:09     91s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[07/15 18:36:09     91s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[07/15 18:36:09     91s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[07/15 18:36:09     91s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[07/15 18:36:09     91s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[07/15 18:36:09     91s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[07/15 18:36:09     91s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[07/15 18:36:09     91s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[07/15 18:36:09     91s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[07/15 18:36:09     91s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[07/15 18:36:09     91s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[07/15 18:36:09     91s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[07/15 18:36:09     91s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[07/15 18:36:09     91s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[07/15 18:36:09     91s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[07/15 18:36:09     91s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[07/15 18:36:09     91s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[07/15 18:36:09     91s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[07/15 18:36:09     91s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[07/15 18:36:09     91s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[07/15 18:36:09     91s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[07/15 18:36:09     91s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[07/15 18:36:09     91s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[07/15 18:36:09     91s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[07/15 18:36:09     91s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[07/15 18:36:09     91s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[07/15 18:36:09     91s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[07/15 18:36:09     91s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[07/15 18:36:09     91s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[07/15 18:36:09     91s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[07/15 18:36:09     91s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[07/15 18:36:09     91s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[07/15 18:36:09     91s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[07/15 18:36:09     91s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[07/15 18:36:09     91s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[07/15 18:36:09     91s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[07/15 18:36:09     91s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[07/15 18:36:09     91s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[07/15 18:36:09     91s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[07/15 18:36:09     91s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[07/15 18:36:09     91s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[07/15 18:36:09     91s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[07/15 18:36:09     91s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[07/15 18:36:09     91s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[07/15 18:36:09     91s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[07/15 18:36:09     91s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[07/15 18:36:09     91s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[07/15 18:36:09     91s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[07/15 18:36:09     91s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[07/15 18:36:09     91s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[07/15 18:36:09     91s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[07/15 18:36:09     91s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[07/15 18:36:09     91s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[07/15 18:36:09     91s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[07/15 18:36:09     91s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[07/15 18:36:09     91s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[07/15 18:36:09     91s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[07/15 18:36:09     91s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[07/15 18:36:09     91s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[07/15 18:36:09     91s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[07/15 18:36:09     91s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[07/15 18:36:09     91s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[07/15 18:36:09     91s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[07/15 18:36:09     91s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[07/15 18:36:09     91s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[07/15 18:36:09     91s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[07/15 18:36:09     91s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[07/15 18:36:09     91s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[07/15 18:36:09     91s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[07/15 18:36:09     91s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[07/15 18:36:09     91s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[07/15 18:36:09     91s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[07/15 18:36:09     91s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[07/15 18:36:09     91s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[07/15 18:36:09     91s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[07/15 18:36:09     91s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[07/15 18:36:09     91s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[07/15 18:36:09     91s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[07/15 18:36:09     91s] (I)      | 203 | 203 |                Group |     other |        |       |
[07/15 18:36:09     91s] (I)      | 204 | 204 |                  Row |     other |        |       |
[07/15 18:36:09     91s] (I)      | 205 | 205 |               marker |     other |        |       |
[07/15 18:36:09     91s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[07/15 18:36:09     91s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[07/15 18:36:09     91s] (I)      | 208 | 208 |                unset |     other |        |       |
[07/15 18:36:09     91s] (I)      | 209 | 209 |              unknown |     other |        |       |
[07/15 18:36:09     91s] (I)      | 210 | 210 |               supply |     other |        |       |
[07/15 18:36:09     91s] (I)      | 211 | 211 |                spike |     other |        |       |
[07/15 18:36:09     91s] (I)      | 212 | 212 |               resist |     other |        |       |
[07/15 18:36:09     91s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[07/15 18:36:09     91s] (I)      | 214 | 214 |                drive |     other |        |       |
[07/15 18:36:09     91s] (I)      | 215 | 215 |               select |     other |        |       |
[07/15 18:36:09     91s] (I)      | 216 | 216 |               hilite |     other |        |       |
[07/15 18:36:09     91s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[07/15 18:36:09     91s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[07/15 18:36:09     91s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[07/15 18:36:09     91s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[07/15 18:36:09     91s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[07/15 18:36:09     91s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[07/15 18:36:09     91s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[07/15 18:36:09     91s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[07/15 18:36:09     91s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[07/15 18:36:09     91s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[07/15 18:36:09     91s] (I)      | 227 | 227 |              stretch |     other |        |       |
[07/15 18:36:09     91s] (I)      | 228 | 228 |                 snap |     other |        |       |
[07/15 18:36:09     91s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[07/15 18:36:09     91s] (I)      | 230 | 230 |                 axis |     other |        |       |
[07/15 18:36:09     91s] (I)      | 231 | 231 |                  pin |     other |        |       |
[07/15 18:36:09     91s] (I)      | 232 | 232 |                 wire |     other |        |       |
[07/15 18:36:09     91s] (I)      | 233 | 233 |               device |     other |        |       |
[07/15 18:36:09     91s] (I)      | 234 | 234 |               border |     other |        |       |
[07/15 18:36:09     91s] (I)      | 235 | 235 |                 text |     other |        |       |
[07/15 18:36:09     91s] (I)      | 236 | 236 |            softFence |     other |        |       |
[07/15 18:36:09     91s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[07/15 18:36:09     91s] (I)      | 238 | 238 |                align |     other |        |       |
[07/15 18:36:09     91s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[07/15 18:36:09     91s] (I)      | 240 | 240 |             instance |     other |        |       |
[07/15 18:36:09     91s] (I)      | 241 | 241 |             annotate |     other |        |       |
[07/15 18:36:09     91s] (I)      | 242 | 242 |                 grid |     other |        |       |
[07/15 18:36:09     91s] (I)      | 243 | 243 |           background |     other |        |       |
[07/15 18:36:09     91s] (I)      | 244 | 244 |            substrate |     other |        |       |
[07/15 18:36:09     91s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[07/15 18:36:09     91s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[07/15 18:36:09     91s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[07/15 18:36:09     91s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[07/15 18:36:09     91s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[07/15 18:36:09     91s] (I)      | 250 | 250 |                drill |     other |        |       |
[07/15 18:36:09     91s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[07/15 18:36:09     91s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[07/15 18:36:09     91s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[07/15 18:36:09     91s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:36:09     91s] (I)      Started Import and model ( Curr Mem: 2229.04 MB )
[07/15 18:36:09     91s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:36:09     91s] (I)      == Non-default Options ==
[07/15 18:36:09     91s] (I)      Build term to term wires                           : false
[07/15 18:36:09     91s] (I)      Maximum routing layer                              : 4
[07/15 18:36:09     91s] (I)      Number of threads                                  : 1
[07/15 18:36:09     91s] (I)      Method to set GCell size                           : row
[07/15 18:36:09     91s] (I)      Counted 402 PG shapes. We will not process PG shapes layer by layer.
[07/15 18:36:09     91s] (I)      Use row-based GCell size
[07/15 18:36:09     91s] (I)      Use row-based GCell align
[07/15 18:36:09     91s] (I)      layer 0 area = 202000
[07/15 18:36:09     91s] (I)      layer 1 area = 202000
[07/15 18:36:09     91s] (I)      layer 2 area = 202000
[07/15 18:36:09     91s] (I)      layer 3 area = 202000
[07/15 18:36:09     91s] (I)      GCell unit size   : 4480
[07/15 18:36:09     91s] (I)      GCell multiplier  : 1
[07/15 18:36:09     91s] (I)      GCell row height  : 4480
[07/15 18:36:09     91s] (I)      Actual row height : 4480
[07/15 18:36:09     91s] (I)      GCell align ref   : 20160 20160
[07/15 18:36:09     91s] [NR-eGR] Track table information for default rule: 
[07/15 18:36:09     91s] [NR-eGR] MET1 has single uniform track structure
[07/15 18:36:09     91s] [NR-eGR] MET2 has single uniform track structure
[07/15 18:36:09     91s] [NR-eGR] MET3 has single uniform track structure
[07/15 18:36:09     91s] [NR-eGR] MET4 has single uniform track structure
[07/15 18:36:09     91s] [NR-eGR] METTP has single uniform track structure
[07/15 18:36:09     91s] [NR-eGR] METTPL has single uniform track structure
[07/15 18:36:09     91s] (I)      ================= Default via =================
[07/15 18:36:09     91s] (I)      +---+--------------------+--------------------+
[07/15 18:36:09     91s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut    |
[07/15 18:36:09     91s] (I)      +---+--------------------+--------------------+
[07/15 18:36:09     91s] (I)      | 1 |    2  VIA1_Y_so    |   19  VIA1_CV1_so  |
[07/15 18:36:09     91s] (I)      | 2 |   38  VIA2_so      |   53  VIA2_CH1_so  |
[07/15 18:36:09     91s] (I)      | 3 |   74  VIA3_so      |   89  VIA3_CH1_so  |
[07/15 18:36:09     91s] (I)      | 4 |  117  VIATPne_Y_so |  125  VIATP_CH1_so |
[07/15 18:36:09     91s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so |
[07/15 18:36:09     91s] (I)      +---+--------------------+--------------------+
[07/15 18:36:09     91s] [NR-eGR] Read 260 PG shapes
[07/15 18:36:09     91s] [NR-eGR] Read 0 clock shapes
[07/15 18:36:09     91s] [NR-eGR] Read 0 other shapes
[07/15 18:36:09     91s] [NR-eGR] #Routing Blockages  : 0
[07/15 18:36:09     91s] [NR-eGR] #Instance Blockages : 0
[07/15 18:36:09     91s] [NR-eGR] #PG Blockages       : 260
[07/15 18:36:09     91s] [NR-eGR] #Halo Blockages     : 0
[07/15 18:36:09     91s] [NR-eGR] #Boundary Blockages : 0
[07/15 18:36:09     91s] [NR-eGR] #Clock Blockages    : 0
[07/15 18:36:09     91s] [NR-eGR] #Other Blockages    : 0
[07/15 18:36:09     91s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/15 18:36:09     91s] [NR-eGR] Num Prerouted Nets = 13  Num Prerouted Wires = 877
[07/15 18:36:09     91s] [NR-eGR] Read 1426 nets ( ignored 13 )
[07/15 18:36:09     91s] (I)      early_global_route_priority property id does not exist.
[07/15 18:36:09     91s] (I)      Read Num Blocks=260  Num Prerouted Wires=877  Num CS=0
[07/15 18:36:09     91s] (I)      Layer 1 (V) : #blockages 260 : #preroutes 633
[07/15 18:36:09     91s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 210
[07/15 18:36:09     91s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 34
[07/15 18:36:09     91s] (I)      Number of ignored nets                =     13
[07/15 18:36:09     91s] (I)      Number of connected nets              =      0
[07/15 18:36:09     91s] (I)      Number of fixed nets                  =     13.  Ignored: Yes
[07/15 18:36:09     91s] (I)      Number of clock nets                  =     13.  Ignored: No
[07/15 18:36:09     91s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/15 18:36:09     91s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/15 18:36:09     91s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/15 18:36:09     91s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/15 18:36:09     91s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/15 18:36:09     91s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/15 18:36:09     91s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/15 18:36:09     91s] (I)      Ndr track 0 does not exist
[07/15 18:36:09     91s] (I)      ---------------------Grid Graph Info--------------------
[07/15 18:36:09     91s] (I)      Routing area        : (0, 0) - (445200, 241920)
[07/15 18:36:09     91s] (I)      Core area           : (20160, 20160) - (425040, 221760)
[07/15 18:36:09     91s] (I)      Site width          :   560  (dbu)
[07/15 18:36:09     91s] (I)      Row height          :  4480  (dbu)
[07/15 18:36:09     91s] (I)      GCell row height    :  4480  (dbu)
[07/15 18:36:09     91s] (I)      GCell width         :  4480  (dbu)
[07/15 18:36:09     91s] (I)      GCell height        :  4480  (dbu)
[07/15 18:36:09     91s] (I)      Grid                :    99    54     4
[07/15 18:36:09     91s] (I)      Layer numbers       :     1     2     3     4
[07/15 18:36:09     91s] (I)      Vertical capacity   :     0  4480     0  4480
[07/15 18:36:09     91s] (I)      Horizontal capacity :     0     0  4480     0
[07/15 18:36:09     91s] (I)      Default wire width  :   230   280   280   280
[07/15 18:36:09     91s] (I)      Default wire space  :   230   280   280   280
[07/15 18:36:09     91s] (I)      Default wire pitch  :   460   560   560   560
[07/15 18:36:09     91s] (I)      Default pitch size  :   460   560   560   560
[07/15 18:36:09     91s] (I)      First track coord   :   280   280   280   280
[07/15 18:36:09     91s] (I)      Num tracks per GCell:  9.74  8.00  8.00  8.00
[07/15 18:36:09     91s] (I)      Total num of tracks :   432   795   432   795
[07/15 18:36:09     91s] (I)      Num of masks        :     1     1     1     1
[07/15 18:36:09     91s] (I)      Num of trim masks   :     0     0     0     0
[07/15 18:36:09     91s] (I)      --------------------------------------------------------
[07/15 18:36:09     91s] 
[07/15 18:36:09     91s] [NR-eGR] ============ Routing rule table ============
[07/15 18:36:09     91s] [NR-eGR] Rule id: 0  Nets: 1413
[07/15 18:36:09     91s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[07/15 18:36:09     91s] (I)                    Layer    2    3    4 
[07/15 18:36:09     91s] (I)                    Pitch  560  560  560 
[07/15 18:36:09     91s] (I)             #Used tracks    1    1    1 
[07/15 18:36:09     91s] (I)       #Fully used tracks    1    1    1 
[07/15 18:36:09     91s] [NR-eGR] ========================================
[07/15 18:36:09     91s] [NR-eGR] 
[07/15 18:36:09     91s] (I)      =============== Blocked Tracks ===============
[07/15 18:36:09     91s] (I)      +-------+---------+----------+---------------+
[07/15 18:36:09     91s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/15 18:36:09     91s] (I)      +-------+---------+----------+---------------+
[07/15 18:36:09     91s] (I)      |     1 |       0 |        0 |         0.00% |
[07/15 18:36:09     91s] (I)      |     2 |   42930 |     6090 |        14.19% |
[07/15 18:36:09     91s] (I)      |     3 |   42768 |        0 |         0.00% |
[07/15 18:36:09     91s] (I)      |     4 |   42930 |        0 |         0.00% |
[07/15 18:36:09     91s] (I)      +-------+---------+----------+---------------+
[07/15 18:36:09     91s] (I)      Finished Import and model ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2229.04 MB )
[07/15 18:36:09     91s] (I)      Reset routing kernel
[07/15 18:36:09     91s] (I)      Started Global Routing ( Curr Mem: 2229.04 MB )
[07/15 18:36:09     91s] (I)      totalPins=4818  totalGlobalPin=4698 (97.51%)
[07/15 18:36:09     91s] (I)      total 2D Cap : 122538 = (42768 H, 79770 V)
[07/15 18:36:09     91s] [NR-eGR] Layer group 1: route 1413 net(s) in layer range [2, 4]
[07/15 18:36:09     91s] (I)      
[07/15 18:36:09     91s] (I)      ============  Phase 1a Route ============
[07/15 18:36:09     91s] (I)      Usage: 11212 = (5870 H, 5342 V) = (13.73% H, 6.70% V) = (2.630e+04um H, 2.393e+04um V)
[07/15 18:36:09     91s] (I)      
[07/15 18:36:09     91s] (I)      ============  Phase 1b Route ============
[07/15 18:36:09     91s] (I)      Usage: 11212 = (5870 H, 5342 V) = (13.73% H, 6.70% V) = (2.630e+04um H, 2.393e+04um V)
[07/15 18:36:09     91s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.022976e+04um
[07/15 18:36:09     91s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[07/15 18:36:09     91s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/15 18:36:09     91s] (I)      
[07/15 18:36:09     91s] (I)      ============  Phase 1c Route ============
[07/15 18:36:09     91s] (I)      Usage: 11212 = (5870 H, 5342 V) = (13.73% H, 6.70% V) = (2.630e+04um H, 2.393e+04um V)
[07/15 18:36:09     91s] (I)      
[07/15 18:36:09     91s] (I)      ============  Phase 1d Route ============
[07/15 18:36:09     91s] (I)      Usage: 11212 = (5870 H, 5342 V) = (13.73% H, 6.70% V) = (2.630e+04um H, 2.393e+04um V)
[07/15 18:36:09     91s] (I)      
[07/15 18:36:09     91s] (I)      ============  Phase 1e Route ============
[07/15 18:36:09     91s] (I)      Usage: 11212 = (5870 H, 5342 V) = (13.73% H, 6.70% V) = (2.630e+04um H, 2.393e+04um V)
[07/15 18:36:09     91s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.022976e+04um
[07/15 18:36:09     91s] (I)      
[07/15 18:36:09     91s] (I)      ============  Phase 1l Route ============
[07/15 18:36:09     91s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[07/15 18:36:09     91s] (I)      Layer  2:      36109      7262         3        4016       37960    ( 9.57%) 
[07/15 18:36:09     91s] (I)      Layer  3:      42336      6492         0           0       42336    ( 0.00%) 
[07/15 18:36:09     91s] (I)      Layer  4:      42135       856         0           0       41976    ( 0.00%) 
[07/15 18:36:09     91s] (I)      Total:        120580     14610         3        4016      122272    ( 3.18%) 
[07/15 18:36:09     91s] (I)      
[07/15 18:36:09     91s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/15 18:36:09     91s] [NR-eGR]                        OverCon            
[07/15 18:36:09     91s] [NR-eGR]                         #Gcell     %Gcell
[07/15 18:36:09     91s] [NR-eGR]        Layer               (1)    OverCon
[07/15 18:36:09     91s] [NR-eGR] ----------------------------------------------
[07/15 18:36:09     91s] [NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[07/15 18:36:09     91s] [NR-eGR]    MET2 ( 2)         3( 0.06%)   ( 0.06%) 
[07/15 18:36:09     91s] [NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[07/15 18:36:09     91s] [NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[07/15 18:36:09     91s] [NR-eGR] ----------------------------------------------
[07/15 18:36:09     91s] [NR-eGR]        Total         3( 0.02%)   ( 0.02%) 
[07/15 18:36:09     91s] [NR-eGR] 
[07/15 18:36:09     91s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2229.04 MB )
[07/15 18:36:09     91s] (I)      total 2D Cap : 122538 = (42768 H, 79770 V)
[07/15 18:36:09     91s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/15 18:36:09     91s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 2229.04 MB )
[07/15 18:36:09     91s] (I)      ===================================== Runtime Summary =====================================
[07/15 18:36:09     91s] (I)       Step                                        %       Start      Finish      Real       CPU 
[07/15 18:36:09     91s] (I)      -------------------------------------------------------------------------------------------
[07/15 18:36:09     91s] (I)       Early Global Route kernel             100.00%  672.39 sec  672.43 sec  0.03 sec  0.04 sec 
[07/15 18:36:09     91s] (I)       +-Import and model                     24.77%  672.41 sec  672.41 sec  0.01 sec  0.00 sec 
[07/15 18:36:09     91s] (I)       | +-Create place DB                     6.85%  672.41 sec  672.41 sec  0.00 sec  0.00 sec 
[07/15 18:36:09     91s] (I)       | | +-Import place data                 6.57%  672.41 sec  672.41 sec  0.00 sec  0.00 sec 
[07/15 18:36:09     91s] (I)       | | | +-Read instances and placement    1.85%  672.41 sec  672.41 sec  0.00 sec  0.00 sec 
[07/15 18:36:09     91s] (I)       | | | +-Read nets                       4.12%  672.41 sec  672.41 sec  0.00 sec  0.00 sec 
[07/15 18:36:09     91s] (I)       | +-Create route DB                    13.20%  672.41 sec  672.41 sec  0.00 sec  0.00 sec 
[07/15 18:36:09     91s] (I)       | | +-Import route data (1T)           12.49%  672.41 sec  672.41 sec  0.00 sec  0.00 sec 
[07/15 18:36:09     91s] (I)       | | | +-Read blockages ( Layer 2-4 )    2.79%  672.41 sec  672.41 sec  0.00 sec  0.00 sec 
[07/15 18:36:09     91s] (I)       | | | | +-Read routing blockages        0.01%  672.41 sec  672.41 sec  0.00 sec  0.00 sec 
[07/15 18:36:09     91s] (I)       | | | | +-Read instance blockages       0.45%  672.41 sec  672.41 sec  0.00 sec  0.00 sec 
[07/15 18:36:09     91s] (I)       | | | | +-Read PG blockages             0.10%  672.41 sec  672.41 sec  0.00 sec  0.00 sec 
[07/15 18:36:09     91s] (I)       | | | | +-Read clock blockages          0.04%  672.41 sec  672.41 sec  0.00 sec  0.00 sec 
[07/15 18:36:09     91s] (I)       | | | | +-Read other blockages          0.05%  672.41 sec  672.41 sec  0.00 sec  0.00 sec 
[07/15 18:36:09     91s] (I)       | | | | +-Read halo blockages           0.03%  672.41 sec  672.41 sec  0.00 sec  0.00 sec 
[07/15 18:36:09     91s] (I)       | | | | +-Read boundary cut boxes       0.01%  672.41 sec  672.41 sec  0.00 sec  0.00 sec 
[07/15 18:36:09     91s] (I)       | | | +-Read blackboxes                 0.03%  672.41 sec  672.41 sec  0.00 sec  0.00 sec 
[07/15 18:36:09     91s] (I)       | | | +-Read prerouted                  1.36%  672.41 sec  672.41 sec  0.00 sec  0.00 sec 
[07/15 18:36:09     91s] (I)       | | | +-Read unlegalized nets           0.14%  672.41 sec  672.41 sec  0.00 sec  0.00 sec 
[07/15 18:36:09     91s] (I)       | | | +-Read nets                       0.99%  672.41 sec  672.41 sec  0.00 sec  0.00 sec 
[07/15 18:36:09     91s] (I)       | | | +-Set up via pillars              0.02%  672.41 sec  672.41 sec  0.00 sec  0.00 sec 
[07/15 18:36:09     91s] (I)       | | | +-Initialize 3D grid graph        0.05%  672.41 sec  672.41 sec  0.00 sec  0.00 sec 
[07/15 18:36:09     91s] (I)       | | | +-Model blockage capacity         2.08%  672.41 sec  672.41 sec  0.00 sec  0.00 sec 
[07/15 18:36:09     91s] (I)       | | | | +-Initialize 3D capacity        1.59%  672.41 sec  672.41 sec  0.00 sec  0.00 sec 
[07/15 18:36:09     91s] (I)       | +-Read aux data                       0.01%  672.41 sec  672.41 sec  0.00 sec  0.00 sec 
[07/15 18:36:09     91s] (I)       | +-Others data preparation             0.18%  672.41 sec  672.41 sec  0.00 sec  0.00 sec 
[07/15 18:36:09     91s] (I)       | +-Create route kernel                 2.92%  672.41 sec  672.41 sec  0.00 sec  0.00 sec 
[07/15 18:36:09     91s] (I)       +-Global Routing                       35.68%  672.41 sec  672.43 sec  0.01 sec  0.02 sec 
[07/15 18:36:09     91s] (I)       | +-Initialization                      1.16%  672.42 sec  672.42 sec  0.00 sec  0.01 sec 
[07/15 18:36:09     91s] (I)       | +-Net group 1                        31.99%  672.42 sec  672.43 sec  0.01 sec  0.01 sec 
[07/15 18:36:09     91s] (I)       | | +-Generate topology                 2.80%  672.42 sec  672.42 sec  0.00 sec  0.00 sec 
[07/15 18:36:09     91s] (I)       | | +-Phase 1a                          6.09%  672.42 sec  672.42 sec  0.00 sec  0.00 sec 
[07/15 18:36:09     91s] (I)       | | | +-Pattern routing (1T)            4.67%  672.42 sec  672.42 sec  0.00 sec  0.00 sec 
[07/15 18:36:09     91s] (I)       | | | +-Add via demand to 2D            0.63%  672.42 sec  672.42 sec  0.00 sec  0.00 sec 
[07/15 18:36:09     91s] (I)       | | +-Phase 1b                          0.15%  672.42 sec  672.42 sec  0.00 sec  0.00 sec 
[07/15 18:36:09     91s] (I)       | | +-Phase 1c                          0.04%  672.42 sec  672.42 sec  0.00 sec  0.00 sec 
[07/15 18:36:09     91s] (I)       | | +-Phase 1d                          0.04%  672.42 sec  672.42 sec  0.00 sec  0.00 sec 
[07/15 18:36:09     91s] (I)       | | +-Phase 1e                          0.43%  672.42 sec  672.42 sec  0.00 sec  0.00 sec 
[07/15 18:36:09     91s] (I)       | | | +-Route legalization              0.01%  672.42 sec  672.42 sec  0.00 sec  0.00 sec 
[07/15 18:36:09     91s] (I)       | | +-Phase 1l                         19.41%  672.42 sec  672.43 sec  0.01 sec  0.01 sec 
[07/15 18:36:09     91s] (I)       | | | +-Layer assignment (1T)          18.67%  672.42 sec  672.43 sec  0.01 sec  0.01 sec 
[07/15 18:36:09     91s] (I)       | +-Clean cong LA                       0.01%  672.43 sec  672.43 sec  0.00 sec  0.00 sec 
[07/15 18:36:09     91s] (I)       +-Export 3D cong map                    1.37%  672.43 sec  672.43 sec  0.00 sec  0.00 sec 
[07/15 18:36:09     91s] (I)       | +-Export 2D cong map                  0.26%  672.43 sec  672.43 sec  0.00 sec  0.00 sec 
[07/15 18:36:09     91s] (I)      ==================== Summary by functions =====================
[07/15 18:36:09     91s] (I)       Lv  Step                                %      Real       CPU 
[07/15 18:36:09     91s] (I)      ---------------------------------------------------------------
[07/15 18:36:09     91s] (I)        0  Early Global Route kernel     100.00%  0.03 sec  0.04 sec 
[07/15 18:36:09     91s] (I)        1  Global Routing                 35.68%  0.01 sec  0.02 sec 
[07/15 18:36:09     91s] (I)        1  Import and model               24.77%  0.01 sec  0.00 sec 
[07/15 18:36:09     91s] (I)        1  Export 3D cong map              1.37%  0.00 sec  0.00 sec 
[07/15 18:36:09     91s] (I)        2  Net group 1                    31.99%  0.01 sec  0.01 sec 
[07/15 18:36:09     91s] (I)        2  Create route DB                13.20%  0.00 sec  0.00 sec 
[07/15 18:36:09     91s] (I)        2  Create place DB                 6.85%  0.00 sec  0.00 sec 
[07/15 18:36:09     91s] (I)        2  Create route kernel             2.92%  0.00 sec  0.00 sec 
[07/15 18:36:09     91s] (I)        2  Initialization                  1.16%  0.00 sec  0.01 sec 
[07/15 18:36:09     91s] (I)        2  Export 2D cong map              0.26%  0.00 sec  0.00 sec 
[07/15 18:36:09     91s] (I)        2  Others data preparation         0.18%  0.00 sec  0.00 sec 
[07/15 18:36:09     91s] (I)        2  Read aux data                   0.01%  0.00 sec  0.00 sec 
[07/15 18:36:09     91s] (I)        2  Clean cong LA                   0.01%  0.00 sec  0.00 sec 
[07/15 18:36:09     91s] (I)        3  Phase 1l                       19.41%  0.01 sec  0.01 sec 
[07/15 18:36:09     91s] (I)        3  Import route data (1T)         12.49%  0.00 sec  0.00 sec 
[07/15 18:36:09     91s] (I)        3  Import place data               6.57%  0.00 sec  0.00 sec 
[07/15 18:36:09     91s] (I)        3  Phase 1a                        6.09%  0.00 sec  0.00 sec 
[07/15 18:36:09     91s] (I)        3  Generate topology               2.80%  0.00 sec  0.00 sec 
[07/15 18:36:09     91s] (I)        3  Phase 1e                        0.43%  0.00 sec  0.00 sec 
[07/15 18:36:09     91s] (I)        3  Phase 1b                        0.15%  0.00 sec  0.00 sec 
[07/15 18:36:09     91s] (I)        3  Phase 1c                        0.04%  0.00 sec  0.00 sec 
[07/15 18:36:09     91s] (I)        3  Phase 1d                        0.04%  0.00 sec  0.00 sec 
[07/15 18:36:09     91s] (I)        4  Layer assignment (1T)          18.67%  0.01 sec  0.01 sec 
[07/15 18:36:09     91s] (I)        4  Read nets                       5.11%  0.00 sec  0.00 sec 
[07/15 18:36:09     91s] (I)        4  Pattern routing (1T)            4.67%  0.00 sec  0.00 sec 
[07/15 18:36:09     91s] (I)        4  Read blockages ( Layer 2-4 )    2.79%  0.00 sec  0.00 sec 
[07/15 18:36:09     91s] (I)        4  Model blockage capacity         2.08%  0.00 sec  0.00 sec 
[07/15 18:36:09     91s] (I)        4  Read instances and placement    1.85%  0.00 sec  0.00 sec 
[07/15 18:36:09     91s] (I)        4  Read prerouted                  1.36%  0.00 sec  0.00 sec 
[07/15 18:36:09     91s] (I)        4  Add via demand to 2D            0.63%  0.00 sec  0.00 sec 
[07/15 18:36:09     91s] (I)        4  Read unlegalized nets           0.14%  0.00 sec  0.00 sec 
[07/15 18:36:09     91s] (I)        4  Initialize 3D grid graph        0.05%  0.00 sec  0.00 sec 
[07/15 18:36:09     91s] (I)        4  Read blackboxes                 0.03%  0.00 sec  0.00 sec 
[07/15 18:36:09     91s] (I)        4  Set up via pillars              0.02%  0.00 sec  0.00 sec 
[07/15 18:36:09     91s] (I)        4  Route legalization              0.01%  0.00 sec  0.00 sec 
[07/15 18:36:09     91s] (I)        5  Initialize 3D capacity          1.59%  0.00 sec  0.00 sec 
[07/15 18:36:09     91s] (I)        5  Read instance blockages         0.45%  0.00 sec  0.00 sec 
[07/15 18:36:09     91s] (I)        5  Read PG blockages               0.10%  0.00 sec  0.00 sec 
[07/15 18:36:09     91s] (I)        5  Read other blockages            0.05%  0.00 sec  0.00 sec 
[07/15 18:36:09     91s] (I)        5  Read clock blockages            0.04%  0.00 sec  0.00 sec 
[07/15 18:36:09     91s] (I)        5  Read halo blockages             0.03%  0.00 sec  0.00 sec 
[07/15 18:36:09     91s] (I)        5  Read routing blockages          0.01%  0.00 sec  0.00 sec 
[07/15 18:36:09     91s] (I)        5  Read boundary cut boxes         0.01%  0.00 sec  0.00 sec 
[07/15 18:36:09     91s] OPERPROF: Starting HotSpotCal at level 1, MEM:2229.0M, EPOCH TIME: 1721082969.137227
[07/15 18:36:09     91s] [hotspot] +------------+---------------+---------------+
[07/15 18:36:09     91s] [hotspot] |            |   max hotspot | total hotspot |
[07/15 18:36:09     91s] [hotspot] +------------+---------------+---------------+
[07/15 18:36:09     91s] [hotspot] | normalized |          0.00 |          0.00 |
[07/15 18:36:09     91s] [hotspot] +------------+---------------+---------------+
[07/15 18:36:09     91s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/15 18:36:09     91s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/15 18:36:09     91s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:2229.0M, EPOCH TIME: 1721082969.137655
[07/15 18:36:09     91s] [hotspot] Hotspot report including placement blocked areas
[07/15 18:36:09     91s] OPERPROF: Starting HotSpotCal at level 1, MEM:2229.0M, EPOCH TIME: 1721082969.137758
[07/15 18:36:09     91s] [hotspot] +------------+---------------+---------------+
[07/15 18:36:09     91s] [hotspot] |            |   max hotspot | total hotspot |
[07/15 18:36:09     91s] [hotspot] +------------+---------------+---------------+
[07/15 18:36:09     91s] [hotspot] | normalized |          0.00 |          0.00 |
[07/15 18:36:09     91s] [hotspot] +------------+---------------+---------------+
[07/15 18:36:09     91s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/15 18:36:09     91s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/15 18:36:09     91s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:2229.0M, EPOCH TIME: 1721082969.138110
[07/15 18:36:09     91s] Reported timing to dir ./timingReports
[07/15 18:36:09     91s] **optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 1637.8M, totSessionCpu=0:01:32 **
[07/15 18:36:09     91s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2159.5M, EPOCH TIME: 1721082969.157782
[07/15 18:36:09     91s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:36:09     91s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:36:09     91s] 
[07/15 18:36:09     91s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:36:09     91s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2159.5M, EPOCH TIME: 1721082969.166942
[07/15 18:36:09     91s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:36:09     91s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:36:09     91s] 
[07/15 18:36:09     91s] TimeStamp Deleting Cell Server Begin ...
[07/15 18:36:09     91s] 
[07/15 18:36:09     91s] TimeStamp Deleting Cell Server End ...
[07/15 18:36:09     92s] Starting delay calculation for Hold views
[07/15 18:36:09     92s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/15 18:36:09     92s] #################################################################################
[07/15 18:36:09     92s] # Design Stage: PreRoute
[07/15 18:36:09     92s] # Design Name: aska_dig
[07/15 18:36:09     92s] # Design Mode: 180nm
[07/15 18:36:09     92s] # Analysis Mode: MMMC Non-OCV 
[07/15 18:36:09     92s] # Parasitics Mode: No SPEF/RCDB 
[07/15 18:36:09     92s] # Signoff Settings: SI Off 
[07/15 18:36:09     92s] #################################################################################
[07/15 18:36:09     92s] Calculate delays in BcWc mode...
[07/15 18:36:09     92s] Topological Sorting (REAL = 0:00:00.0, MEM = 2158.3M, InitMEM = 2158.3M)
[07/15 18:36:09     92s] Start delay calculation (fullDC) (1 T). (MEM=2158.32)
[07/15 18:36:09     92s] *** Calculating scaling factor for fast_liberty libraries using the default operating condition of each library.
[07/15 18:36:09     92s] End AAE Lib Interpolated Model. (MEM=2169.84 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:36:09     92s] Total number of fetched objects 1426
[07/15 18:36:09     92s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:36:09     92s] End delay calculation. (MEM=2185.52 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 18:36:09     92s] End delay calculation (fullDC). (MEM=2185.52 CPU=0:00:00.2 REAL=0:00:00.0)
[07/15 18:36:09     92s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2185.5M) ***
[07/15 18:36:09     92s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:01:32 mem=2185.5M)
[07/15 18:36:09     92s] Starting delay calculation for Setup views
[07/15 18:36:09     92s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/15 18:36:09     92s] #################################################################################
[07/15 18:36:09     92s] # Design Stage: PreRoute
[07/15 18:36:09     92s] # Design Name: aska_dig
[07/15 18:36:09     92s] # Design Mode: 180nm
[07/15 18:36:09     92s] # Analysis Mode: MMMC Non-OCV 
[07/15 18:36:09     92s] # Parasitics Mode: No SPEF/RCDB 
[07/15 18:36:09     92s] # Signoff Settings: SI Off 
[07/15 18:36:09     92s] #################################################################################
[07/15 18:36:09     92s] Calculate delays in BcWc mode...
[07/15 18:36:09     92s] Topological Sorting (REAL = 0:00:00.0, MEM = 2138.0M, InitMEM = 2138.0M)
[07/15 18:36:09     92s] Start delay calculation (fullDC) (1 T). (MEM=2138.03)
[07/15 18:36:09     92s] *** Calculating scaling factor for slow_liberty libraries using the default operating condition of each library.
[07/15 18:36:09     92s] End AAE Lib Interpolated Model. (MEM=2149.55 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:36:09     92s] Total number of fetched objects 1426
[07/15 18:36:09     92s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:36:09     92s] End delay calculation. (MEM=2197.24 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 18:36:09     92s] End delay calculation (fullDC). (MEM=2197.24 CPU=0:00:00.2 REAL=0:00:00.0)
[07/15 18:36:09     92s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2197.2M) ***
[07/15 18:36:09     92s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:01:33 mem=2197.2M)
[07/15 18:36:10     92s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 
Hold views included:
 fast_functional_mode

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.025  |  6.002  |  0.025  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  0.007  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/15 18:36:10     92s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2160.4M, EPOCH TIME: 1721082970.479211
[07/15 18:36:10     92s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:36:10     92s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:36:10     92s] 
[07/15 18:36:10     92s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:36:10     92s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2160.4M, EPOCH TIME: 1721082970.488412
[07/15 18:36:10     92s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:36:10     92s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:36:10     92s] Density: 65.354%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[07/15 18:36:10     92s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2160.4M, EPOCH TIME: 1721082970.490251
[07/15 18:36:10     92s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:36:10     92s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:36:10     92s] 
[07/15 18:36:10     92s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:36:10     92s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2160.4M, EPOCH TIME: 1721082970.499149
[07/15 18:36:10     92s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:36:10     92s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:36:10     92s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2160.4M, EPOCH TIME: 1721082970.500812
[07/15 18:36:10     92s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:36:10     92s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:36:10     92s] 
[07/15 18:36:10     92s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:36:10     92s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2160.4M, EPOCH TIME: 1721082970.509643
[07/15 18:36:10     92s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:36:10     92s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:36:10     92s] *** Final Summary (holdfix) CPU=0:00:00.8, REAL=0:00:01.0, MEM=2160.4M
[07/15 18:36:10     92s] **optDesign ... cpu = 0:00:06, real = 0:00:07, mem = 1673.3M, totSessionCpu=0:01:33 **
[07/15 18:36:10     92s] *** Finished optDesign ***
[07/15 18:36:10     92s] 
[07/15 18:36:10     92s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:06.4 real=0:00:07.0)
[07/15 18:36:10     92s] Info: Destroy the CCOpt slew target map.
[07/15 18:36:10     92s] clean pInstBBox. size 0
[07/15 18:36:10     92s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[07/15 18:36:10     92s] All LLGs are deleted
[07/15 18:36:10     92s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:36:10     92s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:36:10     92s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2160.4M, EPOCH TIME: 1721082970.533403
[07/15 18:36:10     92s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2160.4M, EPOCH TIME: 1721082970.533490
[07/15 18:36:10     92s] Info: pop threads available for lower-level modules during optimization.
[07/15 18:36:10     92s] *** optDesign #3 [finish] : cpu/real = 0:00:06.4/0:00:07.1 (0.9), totSession cpu/real = 0:01:32.7/0:18:37.0 (0.1), mem = 2160.4M
[07/15 18:36:10     92s] 
[07/15 18:36:10     92s] =============================================================================================
[07/15 18:36:10     92s]  Final TAT Report : optDesign #3                                                21.18-s099_1
[07/15 18:36:10     92s] =============================================================================================
[07/15 18:36:10     92s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:36:10     92s] ---------------------------------------------------------------------------------------------
[07/15 18:36:10     92s] [ InitOpt                ]      1   0:00:01.5  (  21.7 % )     0:00:01.5 /  0:00:01.5    1.0
[07/15 18:36:10     92s] [ HoldOpt                ]      1   0:00:01.5  (  20.6 % )     0:00:01.6 /  0:00:01.6    1.0
[07/15 18:36:10     92s] [ ViewPruning            ]      8   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.9
[07/15 18:36:10     92s] [ BuildHoldData          ]      1   0:00:01.3  (  18.0 % )     0:00:01.7 /  0:00:01.7    1.0
[07/15 18:36:10     92s] [ OptSummaryReport       ]      5   0:00:00.2  (   2.7 % )     0:00:01.4 /  0:00:00.8    0.6
[07/15 18:36:10     92s] [ DrvReport              ]      2   0:00:00.6  (   8.7 % )     0:00:00.6 /  0:00:00.0    0.1
[07/15 18:36:10     92s] [ SlackTraversorInit     ]      4   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.1
[07/15 18:36:10     92s] [ CellServerInit         ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:36:10     92s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  10.0 % )     0:00:00.7 /  0:00:00.7    1.0
[07/15 18:36:10     92s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:36:10     92s] [ ReportCapViolation     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:36:10     92s] [ RefinePlace            ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:36:10     92s] [ EarlyGlobalRoute       ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.1
[07/15 18:36:10     92s] [ TimingUpdate           ]     28   0:00:00.3  (   4.1 % )     0:00:00.8 /  0:00:00.8    1.0
[07/15 18:36:10     92s] [ FullDelayCalc          ]      4   0:00:00.5  (   6.9 % )     0:00:00.5 /  0:00:00.5    1.0
[07/15 18:36:10     92s] [ TimingReport           ]      7   0:00:00.2  (   2.3 % )     0:00:00.2 /  0:00:00.2    1.0
[07/15 18:36:10     92s] [ GenerateReports        ]      2   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    0.9
[07/15 18:36:10     92s] [ MISC                   ]          0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    0.9
[07/15 18:36:10     92s] ---------------------------------------------------------------------------------------------
[07/15 18:36:10     92s]  optDesign #3 TOTAL                 0:00:07.1  ( 100.0 % )     0:00:07.1 /  0:00:06.4    0.9
[07/15 18:36:10     92s] ---------------------------------------------------------------------------------------------
[07/15 18:36:10     92s] 
[07/15 18:36:25     93s] <CMD> verifyProcessAntenna -report aska_dig.antenna.rpt -error 1000
[07/15 18:36:25     93s] 
[07/15 18:36:25     93s] ******* START VERIFY ANTENNA ********
[07/15 18:36:25     93s] Report File: aska_dig.antenna.rpt
[07/15 18:36:25     93s] LEF Macro File: aska_dig.antenna.lef
[07/15 18:36:25     93s] Verification Complete: 3 Violations
[07/15 18:36:25     93s] ******* DONE VERIFY ANTENNA ********
[07/15 18:36:25     93s] (CPU Time: 0:00:00.0  MEM: 0.000M)
[07/15 18:36:25     93s] 
[07/15 18:36:29     93s] <CMD> zoomBox -0.49900 -71.63400 415.76400 301.01000
[07/15 18:36:30     93s] <CMD> zoomBox 33.72100 -29.79200 334.47100 239.44300
[07/15 18:36:31     93s] <CMD> zoomBox 47.20200 -12.69300 302.84000 216.15800
[07/15 18:36:32     93s] <CMD> zoomBox 68.35800 14.19600 253.05700 179.54100
[07/15 18:36:34     93s] <CMD> zoomBox 76.49400 24.59000 233.48800 165.13300
[07/15 18:36:35     93s] <CMD> zoomBox 89.23100 40.93300 202.66000 142.47600
[07/15 18:36:36     93s] <CMD> zoomBox 98.00700 53.06700 179.96100 126.43300
[07/15 18:36:37     93s] <CMD> zoomBox 101.10800 58.01300 170.76900 120.37400
[07/15 18:36:39     93s] <CMD> zoomBox 108.23600 68.54800 151.01800 106.84700
[07/15 18:36:40     93s] <CMD> zoomBox 112.67800 74.95500 138.95200 98.47600
[07/15 18:36:41     93s] <CMD> zoomBox 115.48400 78.92800 131.62100 93.37400
[07/15 18:36:42     93s] <CMD> zoomBox 116.72300 80.68300 128.38300 91.12100
[07/15 18:36:44     93s] <CMD> zoomBox 117.20600 81.36800 127.11800 90.24100
[07/15 18:36:45     93s] <CMD> zoomBox 117.61800 81.95100 126.04300 89.49300
[07/15 18:36:51     93s] <CMD> selectMarker 119.4200 85.2100 120.2600 85.5900 4 2 43
[07/15 18:37:02     93s] <CMD> setLayerPreference violation -isVisible 1
[07/15 18:37:02     93s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[07/15 18:37:12     94s] <CMD> zoomBox 121.16 79.67 123.0 81.05
[07/15 18:37:16     94s] <CMD> zoomBox 118.92 84.71 120.76 86.09
[07/15 18:37:20     94s] <CMD> zoomBox 121.16 79.67 123.0 81.05
[07/15 18:38:09     96s] <CMD> zoomBox 118.92 84.71 120.76 86.09
[07/15 18:38:10     96s] <CMD> zoomBox 118.92 84.71 120.76 86.09
[07/15 18:38:10     96s] <CMD> zoomBox 118.92 84.71 120.76 86.09
[07/15 18:38:27     96s] <CMD> zoomBox 263.96 219.11 265.8 220.49
[07/15 18:38:31     96s] <CMD> zoomBox 263.77300 218.83600 265.93800 220.77400
[07/15 18:38:32     96s] <CMD> zoomBox 263.55300 218.67200 266.10000 220.95200
[07/15 18:38:33     96s] <CMD> zoomBox 263.29400 218.48000 266.29100 221.16300
[07/15 18:38:34     96s] <CMD> zoomBox 262.98900 218.25400 266.51600 221.41100
[07/15 18:38:35     96s] <CMD> zoomBox 262.63100 217.99200 266.78000 221.70600
[07/15 18:38:53     97s] <CMD> zoomBox 262.21000 217.63600 267.09200 222.00600
[07/15 18:38:54     97s] <CMD> zoomBox 260.44700 216.14600 268.39800 223.26400
[07/15 18:38:56     97s] <CMD> zoomBox 259.62700 215.48900 268.98100 223.86300
[07/15 18:38:57     97s] <CMD> zoomBox 258.66400 214.71600 269.66900 224.56800
[07/15 18:39:06     97s] <CMD> getCTSMode -engine -quiet
[07/15 18:40:05     99s] <CMD> optDesign -postCTS
[07/15 18:40:05     99s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1643.6M, totSessionCpu=0:01:40 **
[07/15 18:40:05     99s] *** optDesign #4 [begin] : totSession cpu/real = 0:01:39.8/0:22:32.2 (0.1), mem = 2133.4M
[07/15 18:40:05     99s] Info: 1 threads available for lower-level modules during optimization.
[07/15 18:40:05     99s] GigaOpt running with 1 threads.
[07/15 18:40:05     99s] *** InitOpt #1 [begin] (optDesign #4) : totSession cpu/real = 0:01:39.8/0:22:32.2 (0.1), mem = 2133.4M
[07/15 18:40:05     99s] **INFO: User settings:
[07/15 18:40:05     99s] setDesignMode -process                            180
[07/15 18:40:05     99s] setExtractRCMode -coupling_c_th                   3
[07/15 18:40:05     99s] setExtractRCMode -engine                          preRoute
[07/15 18:40:05     99s] setExtractRCMode -relative_c_th                   0.03
[07/15 18:40:05     99s] setExtractRCMode -total_c_th                      5
[07/15 18:40:05     99s] setUsefulSkewMode -ecoRoute                       false
[07/15 18:40:05     99s] setUsefulSkewMode -maxAllowedDelay                1
[07/15 18:40:05     99s] setUsefulSkewMode -noBoundary                     false
[07/15 18:40:05     99s] setDelayCalMode -enable_high_fanout               true
[07/15 18:40:05     99s] setDelayCalMode -engine                           aae
[07/15 18:40:05     99s] setDelayCalMode -ignoreNetLoad                    false
[07/15 18:40:05     99s] setDelayCalMode -socv_accuracy_mode               low
[07/15 18:40:05     99s] setOptMode -activeHoldViews                       { fast_functional_mode }
[07/15 18:40:05     99s] setOptMode -activeSetupViews                      { slow_functional_mode }
[07/15 18:40:05     99s] setOptMode -autoHoldViews                         { fast_functional_mode}
[07/15 18:40:05     99s] setOptMode -autoSetupViews                        { slow_functional_mode}
[07/15 18:40:05     99s] setOptMode -autoTDGRSetupViews                    { slow_functional_mode}
[07/15 18:40:05     99s] setOptMode -autoViewHoldTargetSlack               0
[07/15 18:40:05     99s] setOptMode -drcMargin                             0
[07/15 18:40:05     99s] setOptMode -fixCap                                true
[07/15 18:40:05     99s] setOptMode -fixDrc                                false
[07/15 18:40:05     99s] setOptMode -fixFanoutLoad                         false
[07/15 18:40:05     99s] setOptMode -fixTran                               true
[07/15 18:40:05     99s] setOptMode -optimizeFF                            true
[07/15 18:40:05     99s] setOptMode -preserveAllSequential                 false
[07/15 18:40:05     99s] setOptMode -setupTargetSlack                      0
[07/15 18:40:05     99s] setAnalysisMode -analysisType                     bcwc
[07/15 18:40:05     99s] setAnalysisMode -checkType                        setup
[07/15 18:40:05     99s] setAnalysisMode -clkSrcPath                       true
[07/15 18:40:05     99s] setAnalysisMode -clockPropagation                 sdcControl
[07/15 18:40:05     99s] setAnalysisMode -usefulSkew                       true
[07/15 18:40:05     99s] setAnalysisMode -virtualIPO                       false
[07/15 18:40:05     99s] setRouteMode -earlyGlobalHonorMsvRouteConstraint  false
[07/15 18:40:05     99s] setRouteMode -earlyGlobalMaxRouteLayer            4
[07/15 18:40:05     99s] setRouteMode -earlyGlobalMinRouteLayer            2
[07/15 18:40:05     99s] setRouteMode -earlyGlobalRoutePartitionPinGuide   true
[07/15 18:40:05     99s] 
[07/15 18:40:05     99s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[07/15 18:40:05     99s] 
[07/15 18:40:05     99s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/15 18:40:05     99s] Summary for sequential cells identification: 
[07/15 18:40:05     99s]   Identified SBFF number: 33
[07/15 18:40:05     99s]   Identified MBFF number: 0
[07/15 18:40:05     99s]   Identified SB Latch number: 0
[07/15 18:40:05     99s]   Identified MB Latch number: 0
[07/15 18:40:05     99s]   Not identified SBFF number: 0
[07/15 18:40:05     99s]   Not identified MBFF number: 0
[07/15 18:40:05     99s]   Not identified SB Latch number: 0
[07/15 18:40:05     99s]   Not identified MB Latch number: 0
[07/15 18:40:05     99s]   Number of sequential cells which are not FFs: 43
[07/15 18:40:05     99s]  Visiting view : slow_functional_mode
[07/15 18:40:05     99s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[07/15 18:40:05     99s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[07/15 18:40:05     99s]  Visiting view : fast_functional_mode
[07/15 18:40:05     99s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[07/15 18:40:05     99s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[07/15 18:40:05     99s] TLC MultiMap info (StdDelay):
[07/15 18:40:05     99s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[07/15 18:40:05     99s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[07/15 18:40:05     99s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[07/15 18:40:05     99s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[07/15 18:40:05     99s]  Setting StdDelay to: 91ps
[07/15 18:40:05     99s] 
[07/15 18:40:05     99s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/15 18:40:05     99s] Need call spDPlaceInit before registerPrioInstLoc.
[07/15 18:40:05     99s] OPERPROF: Starting DPlace-Init at level 1, MEM:2135.4M, EPOCH TIME: 1721083205.757799
[07/15 18:40:05     99s] Processing tracks to init pin-track alignment.
[07/15 18:40:05     99s] z: 2, totalTracks: 1
[07/15 18:40:05     99s] z: 4, totalTracks: 1
[07/15 18:40:05     99s] z: 6, totalTracks: 1
[07/15 18:40:05     99s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:40:05     99s] All LLGs are deleted
[07/15 18:40:05     99s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:05     99s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:05     99s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2135.4M, EPOCH TIME: 1721083205.759028
[07/15 18:40:05     99s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2135.4M, EPOCH TIME: 1721083205.759109
[07/15 18:40:05     99s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2135.4M, EPOCH TIME: 1721083205.759392
[07/15 18:40:05     99s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:05     99s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:05     99s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2135.4M, EPOCH TIME: 1721083205.759669
[07/15 18:40:05     99s] Max number of tech site patterns supported in site array is 256.
[07/15 18:40:05     99s] Core basic site is core_ji3v
[07/15 18:40:05     99s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2135.4M, EPOCH TIME: 1721083205.768367
[07/15 18:40:05     99s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 18:40:05     99s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 18:40:05     99s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2135.4M, EPOCH TIME: 1721083205.768595
[07/15 18:40:05     99s] Fast DP-INIT is on for default
[07/15 18:40:05     99s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/15 18:40:05     99s] Atter site array init, number of instance map data is 0.
[07/15 18:40:05     99s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.009, MEM:2135.4M, EPOCH TIME: 1721083205.769032
[07/15 18:40:05     99s] 
[07/15 18:40:05     99s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:40:05     99s] OPERPROF:     Starting CMU at level 3, MEM:2135.4M, EPOCH TIME: 1721083205.769306
[07/15 18:40:05     99s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2135.4M, EPOCH TIME: 1721083205.769560
[07/15 18:40:05     99s] 
[07/15 18:40:05     99s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 18:40:05     99s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.010, MEM:2135.4M, EPOCH TIME: 1721083205.769730
[07/15 18:40:05     99s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2135.4M, EPOCH TIME: 1721083205.769772
[07/15 18:40:05     99s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2135.4M, EPOCH TIME: 1721083205.769903
[07/15 18:40:05     99s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2135.4MB).
[07/15 18:40:05     99s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.012, MEM:2135.4M, EPOCH TIME: 1721083205.770286
[07/15 18:40:05     99s] Cell 'RF4DLHTJI3VX1' is marked internal dont-use due to tech site checking failure.
[07/15 18:40:05     99s] Cell 'RF4DLLTJI3VX1' is marked internal dont-use due to tech site checking failure.
[07/15 18:40:05     99s] Cell 'RF8DLHTJI3VX1' is marked internal dont-use due to tech site checking failure.
[07/15 18:40:05     99s] Cell 'RF8DLLTJI3VX1' is marked internal dont-use due to tech site checking failure.
[07/15 18:40:05     99s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
[07/15 18:40:05     99s] 	Cell RF4DLHTJI3VX1, site core_ji3v_dh.
[07/15 18:40:05     99s] 	Cell RF4DLLTJI3VX1, site core_ji3v_dh.
[07/15 18:40:05     99s] 	Cell RF8DLHTJI3VX1, site core_ji3v_dh.
[07/15 18:40:05     99s] 	Cell RF8DLLTJI3VX1, site core_ji3v_dh.
[07/15 18:40:05     99s] .
[07/15 18:40:05     99s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2135.4M, EPOCH TIME: 1721083205.770437
[07/15 18:40:05     99s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:40:05     99s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:05     99s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:05     99s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:05     99s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2133.4M, EPOCH TIME: 1721083205.772444
[07/15 18:40:05     99s] 
[07/15 18:40:05     99s] Creating Lib Analyzer ...
[07/15 18:40:05     99s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[07/15 18:40:05     99s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[07/15 18:40:05     99s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[07/15 18:40:05     99s] 
[07/15 18:40:05     99s] {RT max_rc 0 4 4 0}
[07/15 18:40:06    100s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:41 mem=2141.4M
[07/15 18:40:06    100s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:41 mem=2141.4M
[07/15 18:40:06    100s] Creating Lib Analyzer, finished. 
[07/15 18:40:06    100s] Effort level <high> specified for reg2reg path_group
[07/15 18:40:06    100s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1651.3M, totSessionCpu=0:01:41 **
[07/15 18:40:06    100s] *** optDesign -postCTS ***
[07/15 18:40:06    100s] DRC Margin: user margin 0.0; extra margin 0.2
[07/15 18:40:06    100s] Hold Target Slack: user slack 0
[07/15 18:40:06    100s] Setup Target Slack: user slack 0; extra slack 0.0
[07/15 18:40:06    100s] setUsefulSkewMode -ecoRoute false
[07/15 18:40:06    100s] **INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
[07/15 18:40:06    100s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2143.4M, EPOCH TIME: 1721083206.551532
[07/15 18:40:06    100s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:06    100s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:06    100s] 
[07/15 18:40:06    100s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:40:06    100s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2143.4M, EPOCH TIME: 1721083206.561112
[07/15 18:40:06    100s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:40:06    100s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:06    100s] Multi-VT timing optimization disabled based on library information.
[07/15 18:40:06    100s] 
[07/15 18:40:06    100s] TimeStamp Deleting Cell Server Begin ...
[07/15 18:40:06    100s] Deleting Lib Analyzer.
[07/15 18:40:06    100s] 
[07/15 18:40:06    100s] TimeStamp Deleting Cell Server End ...
[07/15 18:40:06    100s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/15 18:40:06    100s] 
[07/15 18:40:06    100s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/15 18:40:06    100s] Summary for sequential cells identification: 
[07/15 18:40:06    100s]   Identified SBFF number: 33
[07/15 18:40:06    100s]   Identified MBFF number: 0
[07/15 18:40:06    100s]   Identified SB Latch number: 0
[07/15 18:40:06    100s]   Identified MB Latch number: 0
[07/15 18:40:06    100s]   Not identified SBFF number: 0
[07/15 18:40:06    100s]   Not identified MBFF number: 0
[07/15 18:40:06    100s]   Not identified SB Latch number: 0
[07/15 18:40:06    100s]   Not identified MB Latch number: 0
[07/15 18:40:06    100s]   Number of sequential cells which are not FFs: 43
[07/15 18:40:06    100s]  Visiting view : slow_functional_mode
[07/15 18:40:06    100s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[07/15 18:40:06    100s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[07/15 18:40:06    100s]  Visiting view : fast_functional_mode
[07/15 18:40:06    100s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[07/15 18:40:06    100s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[07/15 18:40:06    100s] TLC MultiMap info (StdDelay):
[07/15 18:40:06    100s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[07/15 18:40:06    100s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[07/15 18:40:06    100s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[07/15 18:40:06    100s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[07/15 18:40:06    100s]  Setting StdDelay to: 91ps
[07/15 18:40:06    100s] 
[07/15 18:40:06    100s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/15 18:40:06    100s] 
[07/15 18:40:06    100s] TimeStamp Deleting Cell Server Begin ...
[07/15 18:40:06    100s] 
[07/15 18:40:06    100s] TimeStamp Deleting Cell Server End ...
[07/15 18:40:06    100s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2143.4M, EPOCH TIME: 1721083206.594029
[07/15 18:40:06    100s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:06    100s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:06    100s] All LLGs are deleted
[07/15 18:40:06    100s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:06    100s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:06    100s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2143.4M, EPOCH TIME: 1721083206.594111
[07/15 18:40:06    100s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2143.4M, EPOCH TIME: 1721083206.594158
[07/15 18:40:06    100s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:2135.4M, EPOCH TIME: 1721083206.594583
[07/15 18:40:06    100s] Start to check current routing status for nets...
[07/15 18:40:06    100s] All nets are already routed correctly.
[07/15 18:40:06    100s] End to check current routing status for nets (mem=2135.4M)
[07/15 18:40:06    100s] All LLGs are deleted
[07/15 18:40:06    100s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:06    100s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:06    100s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2135.4M, EPOCH TIME: 1721083206.599684
[07/15 18:40:06    100s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2135.4M, EPOCH TIME: 1721083206.599761
[07/15 18:40:06    100s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2135.4M, EPOCH TIME: 1721083206.599997
[07/15 18:40:06    100s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:06    100s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:06    100s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2135.4M, EPOCH TIME: 1721083206.600182
[07/15 18:40:06    100s] Max number of tech site patterns supported in site array is 256.
[07/15 18:40:06    100s] Core basic site is core_ji3v
[07/15 18:40:06    100s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2135.4M, EPOCH TIME: 1721083206.609140
[07/15 18:40:06    100s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 18:40:06    100s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 18:40:06    100s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2135.4M, EPOCH TIME: 1721083206.609348
[07/15 18:40:06    100s] Fast DP-INIT is on for default
[07/15 18:40:06    100s] Atter site array init, number of instance map data is 0.
[07/15 18:40:06    100s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2135.4M, EPOCH TIME: 1721083206.609791
[07/15 18:40:06    100s] 
[07/15 18:40:06    100s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:40:06    100s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2135.4M, EPOCH TIME: 1721083206.610148
[07/15 18:40:06    100s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:40:06    100s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:06    100s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.025  |  6.002  |  0.025  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2181.6M, EPOCH TIME: 1721083206.641166
[07/15 18:40:06    100s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:06    100s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:06    100s] 
[07/15 18:40:06    100s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:40:06    100s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2181.6M, EPOCH TIME: 1721083206.650485
[07/15 18:40:06    100s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:40:06    100s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:06    100s] Density: 65.354%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[07/15 18:40:06    100s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1645.2M, totSessionCpu=0:01:41 **
[07/15 18:40:06    100s] *** InitOpt #1 [finish] (optDesign #4) : cpu/real = 0:00:01.0/0:00:00.9 (1.0), totSession cpu/real = 0:01:40.8/0:22:33.1 (0.1), mem = 2133.6M
[07/15 18:40:06    100s] 
[07/15 18:40:06    100s] =============================================================================================
[07/15 18:40:06    100s]  Step TAT Report : InitOpt #1 / optDesign #4                                    21.18-s099_1
[07/15 18:40:06    100s] =============================================================================================
[07/15 18:40:06    100s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:40:06    100s] ---------------------------------------------------------------------------------------------
[07/15 18:40:06    100s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:40:06    100s] [ OptSummaryReport       ]      1   0:00:00.0  (   2.8 % )     0:00:00.1 /  0:00:00.1    1.1
[07/15 18:40:06    100s] [ DrvReport              ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.8
[07/15 18:40:06    100s] [ CellServerInit         ]      2   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:40:06    100s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  74.2 % )     0:00:00.7 /  0:00:00.7    1.0
[07/15 18:40:06    100s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:40:06    100s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:40:06    100s] [ TimingUpdate           ]      2   0:00:00.0  (   4.0 % )     0:00:00.0 /  0:00:00.0    1.1
[07/15 18:40:06    100s] [ TimingReport           ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.7
[07/15 18:40:06    100s] [ MISC                   ]          0:00:00.1  (  15.6 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:40:06    100s] ---------------------------------------------------------------------------------------------
[07/15 18:40:06    100s]  InitOpt #1 TOTAL                   0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:01.0    1.0
[07/15 18:40:06    100s] ---------------------------------------------------------------------------------------------
[07/15 18:40:06    100s] 
[07/15 18:40:06    100s] ** INFO : this run is activating low effort ccoptDesign flow
[07/15 18:40:06    100s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/15 18:40:06    100s] ### Creating PhyDesignMc. totSessionCpu=0:01:41 mem=2133.6M
[07/15 18:40:06    100s] OPERPROF: Starting DPlace-Init at level 1, MEM:2133.6M, EPOCH TIME: 1721083206.652638
[07/15 18:40:06    100s] Processing tracks to init pin-track alignment.
[07/15 18:40:06    100s] z: 2, totalTracks: 1
[07/15 18:40:06    100s] z: 4, totalTracks: 1
[07/15 18:40:06    100s] z: 6, totalTracks: 1
[07/15 18:40:06    100s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:40:06    100s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2133.6M, EPOCH TIME: 1721083206.653899
[07/15 18:40:06    100s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:06    100s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:06    100s] 
[07/15 18:40:06    100s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:40:06    100s] 
[07/15 18:40:06    100s]  Skipping Bad Lib Cell Checking (CMU) !
[07/15 18:40:06    100s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2133.6M, EPOCH TIME: 1721083206.663086
[07/15 18:40:06    100s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2133.6M, EPOCH TIME: 1721083206.663140
[07/15 18:40:06    100s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2133.6M, EPOCH TIME: 1721083206.663273
[07/15 18:40:06    100s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2133.6MB).
[07/15 18:40:06    100s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:2133.6M, EPOCH TIME: 1721083206.663505
[07/15 18:40:06    100s] TotalInstCnt at PhyDesignMc Initialization: 1392
[07/15 18:40:06    100s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:41 mem=2133.6M
[07/15 18:40:06    100s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2133.6M, EPOCH TIME: 1721083206.664717
[07/15 18:40:06    100s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:40:06    100s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:06    100s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:06    100s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:06    100s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2133.6M, EPOCH TIME: 1721083206.666641
[07/15 18:40:06    100s] TotalInstCnt at PhyDesignMc Destruction: 1392
[07/15 18:40:06    100s] OPTC: m1 20.0 20.0
[07/15 18:40:06    100s] #optDebug: fT-E <X 2 0 0 1>
[07/15 18:40:06    100s] -congRepairInPostCTS false                 # bool, default=false, private
[07/15 18:40:06    100s] 
[07/15 18:40:06    100s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/15 18:40:06    100s] Summary for sequential cells identification: 
[07/15 18:40:06    100s]   Identified SBFF number: 33
[07/15 18:40:06    100s]   Identified MBFF number: 0
[07/15 18:40:06    100s]   Identified SB Latch number: 0
[07/15 18:40:06    100s]   Identified MB Latch number: 0
[07/15 18:40:06    100s]   Not identified SBFF number: 0
[07/15 18:40:06    100s]   Not identified MBFF number: 0
[07/15 18:40:06    100s]   Not identified SB Latch number: 0
[07/15 18:40:06    100s]   Not identified MB Latch number: 0
[07/15 18:40:06    100s]   Number of sequential cells which are not FFs: 43
[07/15 18:40:06    100s]  Visiting view : slow_functional_mode
[07/15 18:40:06    100s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[07/15 18:40:06    100s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[07/15 18:40:06    100s]  Visiting view : fast_functional_mode
[07/15 18:40:06    100s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[07/15 18:40:06    100s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[07/15 18:40:06    100s] TLC MultiMap info (StdDelay):
[07/15 18:40:06    100s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[07/15 18:40:06    100s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[07/15 18:40:06    100s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[07/15 18:40:06    100s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[07/15 18:40:06    100s]  Setting StdDelay to: 91ps
[07/15 18:40:06    100s] 
[07/15 18:40:06    100s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/15 18:40:06    100s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 182.0
[07/15 18:40:06    100s] Begin: GigaOpt Route Type Constraints Refinement
[07/15 18:40:06    100s] *** CongRefineRouteType #1 [begin] (optDesign #4) : totSession cpu/real = 0:01:40.8/0:22:33.2 (0.1), mem = 2135.6M
[07/15 18:40:06    100s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31913.18
[07/15 18:40:06    100s] ### Creating RouteCongInterface, started
[07/15 18:40:06    100s] 
[07/15 18:40:06    100s] Creating Lib Analyzer ...
[07/15 18:40:06    100s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[07/15 18:40:06    100s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[07/15 18:40:06    100s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[07/15 18:40:06    100s] 
[07/15 18:40:06    100s] {RT max_rc 0 4 4 0}
[07/15 18:40:07    101s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:42 mem=2141.6M
[07/15 18:40:07    101s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:42 mem=2141.6M
[07/15 18:40:07    101s] Creating Lib Analyzer, finished. 
[07/15 18:40:07    101s] #optDebug: Start CG creation (mem=2141.6M)
[07/15 18:40:07    101s]  ...initializing CG  maxDriveDist 2849.668000 stdCellHgt 4.480000 defLenToSkip 31.360000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 284.966000 
[07/15 18:40:07    101s] (cpu=0:00:00.0, mem=2213.5M)
[07/15 18:40:07    101s]  ...processing cgPrt (cpu=0:00:00.0, mem=2213.5M)
[07/15 18:40:07    101s]  ...processing cgEgp (cpu=0:00:00.0, mem=2213.5M)
[07/15 18:40:07    101s]  ...processing cgPbk (cpu=0:00:00.0, mem=2213.5M)
[07/15 18:40:07    101s]  ...processing cgNrb(cpu=0:00:00.0, mem=2213.5M)
[07/15 18:40:07    101s]  ...processing cgObs (cpu=0:00:00.0, mem=2213.5M)
[07/15 18:40:07    101s]  ...processing cgCon (cpu=0:00:00.0, mem=2213.5M)
[07/15 18:40:07    101s]  ...processing cgPdm (cpu=0:00:00.0, mem=2213.5M)
[07/15 18:40:07    101s] #optDebug: Finish CG creation (cpu=0:00:00.0, mem=2213.5M)
[07/15 18:40:07    101s] {MMLU 0 13 1426}
[07/15 18:40:07    101s] ### Creating LA Mngr. totSessionCpu=0:01:42 mem=2213.5M
[07/15 18:40:07    101s] ### Creating LA Mngr, finished. totSessionCpu=0:01:42 mem=2213.5M
[07/15 18:40:07    101s] 
[07/15 18:40:07    101s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[07/15 18:40:07    101s] 
[07/15 18:40:07    101s] #optDebug: {0, 1.000}
[07/15 18:40:07    101s] ### Creating RouteCongInterface, finished
[07/15 18:40:07    101s] Updated routing constraints on 0 nets.
[07/15 18:40:07    101s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31913.18
[07/15 18:40:07    101s] Bottom Preferred Layer:
[07/15 18:40:07    101s] +-------------+------------+----------+
[07/15 18:40:07    101s] |    Layer    |    CLK     |   Rule   |
[07/15 18:40:07    101s] +-------------+------------+----------+
[07/15 18:40:07    101s] | MET2 (z=2)  |         13 | default  |
[07/15 18:40:07    101s] +-------------+------------+----------+
[07/15 18:40:07    101s] Via Pillar Rule:
[07/15 18:40:07    101s]     None
[07/15 18:40:07    101s] *** CongRefineRouteType #1 [finish] (optDesign #4) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:01:41.6/0:22:33.9 (0.1), mem = 2213.5M
[07/15 18:40:07    101s] 
[07/15 18:40:07    101s] =============================================================================================
[07/15 18:40:07    101s]  Step TAT Report : CongRefineRouteType #1 / optDesign #4                        21.18-s099_1
[07/15 18:40:07    101s] =============================================================================================
[07/15 18:40:07    101s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:40:07    101s] ---------------------------------------------------------------------------------------------
[07/15 18:40:07    101s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  94.3 % )     0:00:00.7 /  0:00:00.7    1.0
[07/15 18:40:07    101s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   5.6 % )     0:00:00.7 /  0:00:00.7    1.0
[07/15 18:40:07    101s] [ MISC                   ]          0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:40:07    101s] ---------------------------------------------------------------------------------------------
[07/15 18:40:07    101s]  CongRefineRouteType #1 TOTAL       0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.0
[07/15 18:40:07    101s] ---------------------------------------------------------------------------------------------
[07/15 18:40:07    101s] 
[07/15 18:40:07    101s] End: GigaOpt Route Type Constraints Refinement
[07/15 18:40:07    101s] Deleting Lib Analyzer.
[07/15 18:40:07    101s] *** SimplifyNetlist #1 [begin] (optDesign #4) : totSession cpu/real = 0:01:41.6/0:22:33.9 (0.1), mem = 2213.5M
[07/15 18:40:07    101s] Info: 13 nets with fixed/cover wires excluded.
[07/15 18:40:07    101s] Info: 13 clock nets excluded from IPO operation.
[07/15 18:40:07    101s] ### Creating LA Mngr. totSessionCpu=0:01:42 mem=2213.5M
[07/15 18:40:07    101s] ### Creating LA Mngr, finished. totSessionCpu=0:01:42 mem=2213.5M
[07/15 18:40:07    101s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[07/15 18:40:07    101s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31913.19
[07/15 18:40:07    101s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/15 18:40:07    101s] ### Creating PhyDesignMc. totSessionCpu=0:01:42 mem=2213.5M
[07/15 18:40:07    101s] OPERPROF: Starting DPlace-Init at level 1, MEM:2213.5M, EPOCH TIME: 1721083207.472727
[07/15 18:40:07    101s] Processing tracks to init pin-track alignment.
[07/15 18:40:07    101s] z: 2, totalTracks: 1
[07/15 18:40:07    101s] z: 4, totalTracks: 1
[07/15 18:40:07    101s] z: 6, totalTracks: 1
[07/15 18:40:07    101s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:40:07    101s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2213.5M, EPOCH TIME: 1721083207.474094
[07/15 18:40:07    101s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:07    101s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:07    101s] 
[07/15 18:40:07    101s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:40:07    101s] 
[07/15 18:40:07    101s]  Skipping Bad Lib Cell Checking (CMU) !
[07/15 18:40:07    101s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2213.5M, EPOCH TIME: 1721083207.483240
[07/15 18:40:07    101s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2213.5M, EPOCH TIME: 1721083207.483310
[07/15 18:40:07    101s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2213.5M, EPOCH TIME: 1721083207.483467
[07/15 18:40:07    101s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2213.5MB).
[07/15 18:40:07    101s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:2213.5M, EPOCH TIME: 1721083207.483648
[07/15 18:40:07    101s] TotalInstCnt at PhyDesignMc Initialization: 1392
[07/15 18:40:07    101s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:42 mem=2213.5M
[07/15 18:40:07    101s] ### Creating RouteCongInterface, started
[07/15 18:40:07    101s] 
[07/15 18:40:07    101s] Creating Lib Analyzer ...
[07/15 18:40:07    101s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[07/15 18:40:07    101s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[07/15 18:40:07    101s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[07/15 18:40:07    101s] 
[07/15 18:40:07    101s] {RT max_rc 0 4 4 0}
[07/15 18:40:08    102s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:42 mem=2213.5M
[07/15 18:40:08    102s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:42 mem=2213.5M
[07/15 18:40:08    102s] Creating Lib Analyzer, finished. 
[07/15 18:40:08    102s] 
[07/15 18:40:08    102s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[07/15 18:40:08    102s] 
[07/15 18:40:08    102s] #optDebug: {0, 1.000}
[07/15 18:40:08    102s] ### Creating RouteCongInterface, finished
[07/15 18:40:08    102s] ### Creating LA Mngr. totSessionCpu=0:01:42 mem=2213.5M
[07/15 18:40:08    102s] ### Creating LA Mngr, finished. totSessionCpu=0:01:42 mem=2213.5M
[07/15 18:40:08    102s] Usable buffer cells for single buffer setup transform:
[07/15 18:40:08    102s] BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16 
[07/15 18:40:08    102s] Number of usable buffer cells above: 9
[07/15 18:40:08    102s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2251.7M, EPOCH TIME: 1721083208.258171
[07/15 18:40:08    102s] Found 0 hard placement blockage before merging.
[07/15 18:40:08    102s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2251.7M, EPOCH TIME: 1721083208.258255
[07/15 18:40:08    102s] 
[07/15 18:40:08    102s] Netlist preparation processing... 
[07/15 18:40:08    102s] Removed 0 instance
[07/15 18:40:08    102s] *info: Marking 0 isolation instances dont touch
[07/15 18:40:08    102s] *info: Marking 0 level shifter instances dont touch
[07/15 18:40:08    102s] Deleting 0 temporary hard placement blockage(s).
[07/15 18:40:08    102s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2267.7M, EPOCH TIME: 1721083208.262641
[07/15 18:40:08    102s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1392).
[07/15 18:40:08    102s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:08    102s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:08    102s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:08    102s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2190.7M, EPOCH TIME: 1721083208.264729
[07/15 18:40:08    102s] TotalInstCnt at PhyDesignMc Destruction: 1392
[07/15 18:40:08    102s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31913.19
[07/15 18:40:08    102s] *** SimplifyNetlist #1 [finish] (optDesign #4) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:01:42.4/0:22:34.7 (0.1), mem = 2190.7M
[07/15 18:40:08    102s] 
[07/15 18:40:08    102s] =============================================================================================
[07/15 18:40:08    102s]  Step TAT Report : SimplifyNetlist #1 / optDesign #4                            21.18-s099_1
[07/15 18:40:08    102s] =============================================================================================
[07/15 18:40:08    102s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:40:08    102s] ---------------------------------------------------------------------------------------------
[07/15 18:40:08    102s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  85.7 % )     0:00:00.7 /  0:00:00.7    1.0
[07/15 18:40:08    102s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:40:08    102s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    0.7
[07/15 18:40:08    102s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:40:08    102s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.5 % )     0:00:00.7 /  0:00:00.7    1.0
[07/15 18:40:08    102s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:40:08    102s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:40:08    102s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:40:08    102s] [ MISC                   ]          0:00:00.1  (  11.7 % )     0:00:00.1 /  0:00:00.1    1.1
[07/15 18:40:08    102s] ---------------------------------------------------------------------------------------------
[07/15 18:40:08    102s]  SimplifyNetlist #1 TOTAL           0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.8    1.0
[07/15 18:40:08    102s] ---------------------------------------------------------------------------------------------
[07/15 18:40:08    102s] 
[07/15 18:40:08    102s] *** Starting optimizing excluded clock nets MEM= 2190.7M) ***
[07/15 18:40:08    102s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2190.7M) ***
[07/15 18:40:08    102s] *** Starting optimizing excluded clock nets MEM= 2190.7M) ***
[07/15 18:40:08    102s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2190.7M) ***
[07/15 18:40:08    102s] Info: Done creating the CCOpt slew target map.
[07/15 18:40:08    102s] Begin: GigaOpt high fanout net optimization
[07/15 18:40:08    102s] GigaOpt HFN: use maxLocalDensity 1.2
[07/15 18:40:08    102s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[07/15 18:40:08    102s] *** DrvOpt #1 [begin] (optDesign #4) : totSession cpu/real = 0:01:42.4/0:22:34.7 (0.1), mem = 2190.7M
[07/15 18:40:08    102s] Info: 13 nets with fixed/cover wires excluded.
[07/15 18:40:08    102s] Info: 13 clock nets excluded from IPO operation.
[07/15 18:40:08    102s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31913.20
[07/15 18:40:08    102s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/15 18:40:08    102s] ### Creating PhyDesignMc. totSessionCpu=0:01:42 mem=2190.7M
[07/15 18:40:08    102s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/15 18:40:08    102s] OPERPROF: Starting DPlace-Init at level 1, MEM:2190.7M, EPOCH TIME: 1721083208.271013
[07/15 18:40:08    102s] Processing tracks to init pin-track alignment.
[07/15 18:40:08    102s] z: 2, totalTracks: 1
[07/15 18:40:08    102s] z: 4, totalTracks: 1
[07/15 18:40:08    102s] z: 6, totalTracks: 1
[07/15 18:40:08    102s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:40:08    102s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2190.7M, EPOCH TIME: 1721083208.272362
[07/15 18:40:08    102s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:08    102s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:08    102s] 
[07/15 18:40:08    102s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:40:08    102s] 
[07/15 18:40:08    102s]  Skipping Bad Lib Cell Checking (CMU) !
[07/15 18:40:08    102s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.009, MEM:2190.7M, EPOCH TIME: 1721083208.281440
[07/15 18:40:08    102s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2190.7M, EPOCH TIME: 1721083208.281493
[07/15 18:40:08    102s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.010, REAL:0.000, MEM:2190.7M, EPOCH TIME: 1721083208.281623
[07/15 18:40:08    102s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2190.7MB).
[07/15 18:40:08    102s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.011, MEM:2190.7M, EPOCH TIME: 1721083208.281800
[07/15 18:40:08    102s] TotalInstCnt at PhyDesignMc Initialization: 1392
[07/15 18:40:08    102s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:42 mem=2190.7M
[07/15 18:40:08    102s] ### Creating RouteCongInterface, started
[07/15 18:40:08    102s] 
[07/15 18:40:08    102s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.6365} 
[07/15 18:40:08    102s] 
[07/15 18:40:08    102s] #optDebug: {0, 1.000}
[07/15 18:40:08    102s] ### Creating RouteCongInterface, finished
[07/15 18:40:08    102s] ### Creating LA Mngr. totSessionCpu=0:01:42 mem=2190.7M
[07/15 18:40:08    102s] ### Creating LA Mngr, finished. totSessionCpu=0:01:42 mem=2190.7M
[07/15 18:40:08    102s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/15 18:40:08    102s] Total-nets :: 1426, Stn-nets :: 315, ratio :: 22.0898 %, Total-len 58358.3, Stn-len 10735.6
[07/15 18:40:08    102s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2228.8M, EPOCH TIME: 1721083208.374882
[07/15 18:40:08    102s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:40:08    102s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:08    102s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:08    102s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:08    102s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2190.8M, EPOCH TIME: 1721083208.376667
[07/15 18:40:08    102s] TotalInstCnt at PhyDesignMc Destruction: 1392
[07/15 18:40:08    102s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31913.20
[07/15 18:40:08    102s] *** DrvOpt #1 [finish] (optDesign #4) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:01:42.5/0:22:34.9 (0.1), mem = 2190.8M
[07/15 18:40:08    102s] 
[07/15 18:40:08    102s] =============================================================================================
[07/15 18:40:08    102s]  Step TAT Report : DrvOpt #1 / optDesign #4                                     21.18-s099_1
[07/15 18:40:08    102s] =============================================================================================
[07/15 18:40:08    102s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:40:08    102s] ---------------------------------------------------------------------------------------------
[07/15 18:40:08    102s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:40:08    102s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (  14.1 % )     0:00:00.0 /  0:00:00.0    1.3
[07/15 18:40:08    102s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:40:08    102s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:40:08    102s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:40:08    102s] [ MISC                   ]          0:00:00.1  (  83.1 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:40:08    102s] ---------------------------------------------------------------------------------------------
[07/15 18:40:08    102s]  DrvOpt #1 TOTAL                    0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:40:08    102s] ---------------------------------------------------------------------------------------------
[07/15 18:40:08    102s] 
[07/15 18:40:08    102s] GigaOpt HFN: restore maxLocalDensity to 0.98
[07/15 18:40:08    102s] End: GigaOpt high fanout net optimization
[07/15 18:40:08    102s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[07/15 18:40:08    102s] Deleting Lib Analyzer.
[07/15 18:40:08    102s] Begin: GigaOpt Global Optimization
[07/15 18:40:08    102s] *info: use new DP (enabled)
[07/15 18:40:08    102s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[07/15 18:40:08    102s] Info: 13 nets with fixed/cover wires excluded.
[07/15 18:40:08    102s] Info: 13 clock nets excluded from IPO operation.
[07/15 18:40:08    102s] *** GlobalOpt #1 [begin] (optDesign #4) : totSession cpu/real = 0:01:42.5/0:22:34.9 (0.1), mem = 2190.8M
[07/15 18:40:08    102s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31913.21
[07/15 18:40:08    102s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/15 18:40:08    102s] ### Creating PhyDesignMc. totSessionCpu=0:01:43 mem=2190.8M
[07/15 18:40:08    102s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/15 18:40:08    102s] OPERPROF: Starting DPlace-Init at level 1, MEM:2190.8M, EPOCH TIME: 1721083208.385597
[07/15 18:40:08    102s] Processing tracks to init pin-track alignment.
[07/15 18:40:08    102s] z: 2, totalTracks: 1
[07/15 18:40:08    102s] z: 4, totalTracks: 1
[07/15 18:40:08    102s] z: 6, totalTracks: 1
[07/15 18:40:08    102s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:40:08    102s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2190.8M, EPOCH TIME: 1721083208.387038
[07/15 18:40:08    102s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:08    102s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:08    102s] 
[07/15 18:40:08    102s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:40:08    102s] 
[07/15 18:40:08    102s]  Skipping Bad Lib Cell Checking (CMU) !
[07/15 18:40:08    102s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2190.8M, EPOCH TIME: 1721083208.396201
[07/15 18:40:08    102s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2190.8M, EPOCH TIME: 1721083208.396253
[07/15 18:40:08    102s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2190.8M, EPOCH TIME: 1721083208.396407
[07/15 18:40:08    102s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2190.8MB).
[07/15 18:40:08    102s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:2190.8M, EPOCH TIME: 1721083208.396589
[07/15 18:40:08    102s] TotalInstCnt at PhyDesignMc Initialization: 1392
[07/15 18:40:08    102s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:43 mem=2190.8M
[07/15 18:40:08    102s] ### Creating RouteCongInterface, started
[07/15 18:40:08    102s] 
[07/15 18:40:08    102s] Creating Lib Analyzer ...
[07/15 18:40:08    102s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[07/15 18:40:08    102s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[07/15 18:40:08    102s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[07/15 18:40:08    102s] 
[07/15 18:40:08    102s] {RT max_rc 0 4 4 0}
[07/15 18:40:09    103s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:43 mem=2190.8M
[07/15 18:40:09    103s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:43 mem=2190.8M
[07/15 18:40:09    103s] Creating Lib Analyzer, finished. 
[07/15 18:40:09    103s] 
[07/15 18:40:09    103s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[07/15 18:40:09    103s] 
[07/15 18:40:09    103s] #optDebug: {0, 1.000}
[07/15 18:40:09    103s] ### Creating RouteCongInterface, finished
[07/15 18:40:09    103s] ### Creating LA Mngr. totSessionCpu=0:01:43 mem=2190.8M
[07/15 18:40:09    103s] ### Creating LA Mngr, finished. totSessionCpu=0:01:43 mem=2190.8M
[07/15 18:40:09    103s] *info: 13 clock nets excluded
[07/15 18:40:09    103s] *info: 25 no-driver nets excluded.
[07/15 18:40:09    103s] *info: 13 nets with fixed/cover wires excluded.
[07/15 18:40:09    103s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2248.1M, EPOCH TIME: 1721083209.126664
[07/15 18:40:09    103s] Found 0 hard placement blockage before merging.
[07/15 18:40:09    103s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2248.1M, EPOCH TIME: 1721083209.126749
[07/15 18:40:09    103s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[07/15 18:40:09    103s] +--------+--------+---------+------------+--------+--------------------+---------+---------------------------------+
[07/15 18:40:09    103s] |  WNS   |  TNS   | Density |    Real    |  Mem   |     Worst View     |Pathgroup|            End Point            |
[07/15 18:40:09    103s] +--------+--------+---------+------------+--------+--------------------+---------+---------------------------------+
[07/15 18:40:09    103s] |   0.000|   0.000|   65.35%|   0:00:00.0| 2248.1M|slow_functional_mode|       NA| NA                              |
[07/15 18:40:09    103s] +--------+--------+---------+------------+--------+--------------------+---------+---------------------------------+
[07/15 18:40:09    103s] 
[07/15 18:40:09    103s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2248.1M) ***
[07/15 18:40:09    103s] 
[07/15 18:40:09    103s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2248.1M) ***
[07/15 18:40:09    103s] Deleting 0 temporary hard placement blockage(s).
[07/15 18:40:09    103s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[07/15 18:40:09    103s] Total-nets :: 1426, Stn-nets :: 315, ratio :: 22.0898 %, Total-len 58358.3, Stn-len 10735.6
[07/15 18:40:09    103s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2229.0M, EPOCH TIME: 1721083209.175058
[07/15 18:40:09    103s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1392).
[07/15 18:40:09    103s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:09    103s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:09    103s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:09    103s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2189.0M, EPOCH TIME: 1721083209.177422
[07/15 18:40:09    103s] TotalInstCnt at PhyDesignMc Destruction: 1392
[07/15 18:40:09    103s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31913.21
[07/15 18:40:09    103s] *** GlobalOpt #1 [finish] (optDesign #4) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:01:43.3/0:22:35.7 (0.1), mem = 2189.0M
[07/15 18:40:09    103s] 
[07/15 18:40:09    103s] =============================================================================================
[07/15 18:40:09    103s]  Step TAT Report : GlobalOpt #1 / optDesign #4                                  21.18-s099_1
[07/15 18:40:09    103s] =============================================================================================
[07/15 18:40:09    103s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:40:09    103s] ---------------------------------------------------------------------------------------------
[07/15 18:40:09    103s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:40:09    103s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  77.6 % )     0:00:00.6 /  0:00:00.6    1.0
[07/15 18:40:09    103s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:40:09    103s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    0.7
[07/15 18:40:09    103s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:40:09    103s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.5 % )     0:00:00.6 /  0:00:00.6    1.0
[07/15 18:40:09    103s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:40:09    103s] [ TransformInit          ]      1   0:00:00.1  (  13.5 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:40:09    103s] [ MISC                   ]          0:00:00.0  (   5.0 % )     0:00:00.0 /  0:00:00.0    1.0
[07/15 18:40:09    103s] ---------------------------------------------------------------------------------------------
[07/15 18:40:09    103s]  GlobalOpt #1 TOTAL                 0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.8    1.0
[07/15 18:40:09    103s] ---------------------------------------------------------------------------------------------
[07/15 18:40:09    103s] 
[07/15 18:40:09    103s] End: GigaOpt Global Optimization
[07/15 18:40:09    103s] *** Timing Is met
[07/15 18:40:09    103s] *** Check timing (0:00:00.0)
[07/15 18:40:09    103s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[07/15 18:40:09    103s] Deleting Lib Analyzer.
[07/15 18:40:09    103s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[07/15 18:40:09    103s] Info: 13 nets with fixed/cover wires excluded.
[07/15 18:40:09    103s] Info: 13 clock nets excluded from IPO operation.
[07/15 18:40:09    103s] ### Creating LA Mngr. totSessionCpu=0:01:43 mem=2189.0M
[07/15 18:40:09    103s] ### Creating LA Mngr, finished. totSessionCpu=0:01:43 mem=2189.0M
[07/15 18:40:09    103s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[07/15 18:40:09    103s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2189.0M, EPOCH TIME: 1721083209.185268
[07/15 18:40:09    103s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:09    103s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:09    103s] 
[07/15 18:40:09    103s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:40:09    103s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2189.0M, EPOCH TIME: 1721083209.194585
[07/15 18:40:09    103s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:40:09    103s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:09    103s] **INFO: Flow update: Design timing is met.
[07/15 18:40:09    103s] **INFO: Flow update: Design timing is met.
[07/15 18:40:09    103s] GigaOpt Checkpoint: Internal reclaim -noViewPrune -rebufferOnly -costCleanup -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -force -numThreads 1 -postCTS
[07/15 18:40:09    103s] Info: 13 nets with fixed/cover wires excluded.
[07/15 18:40:09    103s] Info: 13 clock nets excluded from IPO operation.
[07/15 18:40:09    103s] ### Creating LA Mngr. totSessionCpu=0:01:43 mem=2185.0M
[07/15 18:40:09    103s] ### Creating LA Mngr, finished. totSessionCpu=0:01:43 mem=2185.0M
[07/15 18:40:09    103s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/15 18:40:09    103s] ### Creating PhyDesignMc. totSessionCpu=0:01:43 mem=2242.2M
[07/15 18:40:09    103s] OPERPROF: Starting DPlace-Init at level 1, MEM:2242.2M, EPOCH TIME: 1721083209.232877
[07/15 18:40:09    103s] Processing tracks to init pin-track alignment.
[07/15 18:40:09    103s] z: 2, totalTracks: 1
[07/15 18:40:09    103s] z: 4, totalTracks: 1
[07/15 18:40:09    103s] z: 6, totalTracks: 1
[07/15 18:40:09    103s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:40:09    103s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2242.2M, EPOCH TIME: 1721083209.234139
[07/15 18:40:09    103s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:09    103s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:09    103s] 
[07/15 18:40:09    103s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:40:09    103s] 
[07/15 18:40:09    103s]  Skipping Bad Lib Cell Checking (CMU) !
[07/15 18:40:09    103s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2242.2M, EPOCH TIME: 1721083209.243199
[07/15 18:40:09    103s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2242.2M, EPOCH TIME: 1721083209.243252
[07/15 18:40:09    103s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2242.2M, EPOCH TIME: 1721083209.243403
[07/15 18:40:09    103s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2242.2MB).
[07/15 18:40:09    103s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:2242.2M, EPOCH TIME: 1721083209.243587
[07/15 18:40:09    103s] TotalInstCnt at PhyDesignMc Initialization: 1392
[07/15 18:40:09    103s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:43 mem=2242.2M
[07/15 18:40:09    103s] Begin: Area Reclaim Optimization
[07/15 18:40:09    103s] *** AreaOpt #1 [begin] (optDesign #4) : totSession cpu/real = 0:01:43.4/0:22:35.7 (0.1), mem = 2242.2M
[07/15 18:40:09    103s] 
[07/15 18:40:09    103s] Creating Lib Analyzer ...
[07/15 18:40:09    103s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[07/15 18:40:09    103s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[07/15 18:40:09    103s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[07/15 18:40:09    103s] 
[07/15 18:40:09    103s] {RT max_rc 0 4 4 0}
[07/15 18:40:09    103s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:44 mem=2248.2M
[07/15 18:40:09    103s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:44 mem=2248.2M
[07/15 18:40:09    103s] Creating Lib Analyzer, finished. 
[07/15 18:40:09    103s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31913.22
[07/15 18:40:09    103s] ### Creating RouteCongInterface, started
[07/15 18:40:09    103s] 
[07/15 18:40:09    103s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.8500} 
[07/15 18:40:09    103s] 
[07/15 18:40:09    103s] #optDebug: {0, 1.000}
[07/15 18:40:09    103s] ### Creating RouteCongInterface, finished
[07/15 18:40:09    103s] ### Creating LA Mngr. totSessionCpu=0:01:44 mem=2248.2M
[07/15 18:40:09    103s] ### Creating LA Mngr, finished. totSessionCpu=0:01:44 mem=2248.2M
[07/15 18:40:09    104s] Usable buffer cells for single buffer setup transform:
[07/15 18:40:09    104s] BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16 
[07/15 18:40:09    104s] Number of usable buffer cells above: 9
[07/15 18:40:09    104s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2248.2M, EPOCH TIME: 1721083209.950542
[07/15 18:40:09    104s] Found 0 hard placement blockage before merging.
[07/15 18:40:09    104s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2248.2M, EPOCH TIME: 1721083209.950635
[07/15 18:40:09    104s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 65.35
[07/15 18:40:09    104s] +---------+---------+--------+--------+------------+--------+
[07/15 18:40:09    104s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[07/15 18:40:09    104s] +---------+---------+--------+--------+------------+--------+
[07/15 18:40:09    104s] |   65.35%|        -|   0.000|   0.000|   0:00:00.0| 2248.2M|
[07/15 18:40:09    104s] #optDebug: <stH: 4.4800 MiSeL: 74.5950>
[07/15 18:40:11    105s] |   60.85%|      158|   0.000|   0.000|   0:00:02.0| 2318.4M|
[07/15 18:40:11    105s] #optDebug: <stH: 4.4800 MiSeL: 74.5950>
[07/15 18:40:11    105s] +---------+---------+--------+--------+------------+--------+
[07/15 18:40:11    105s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 60.85
[07/15 18:40:11    105s] 
[07/15 18:40:11    105s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[07/15 18:40:11    105s] --------------------------------------------------------------
[07/15 18:40:11    105s] |                                   | Total     | Sequential |
[07/15 18:40:11    105s] --------------------------------------------------------------
[07/15 18:40:11    105s] | Num insts resized                 |       0  |       0    |
[07/15 18:40:11    105s] | Num insts undone                  |       0  |       0    |
[07/15 18:40:11    105s] | Num insts Downsized               |       0  |       0    |
[07/15 18:40:11    105s] | Num insts Samesized               |       0  |       0    |
[07/15 18:40:11    105s] | Num insts Upsized                 |       0  |       0    |
[07/15 18:40:11    105s] | Num multiple commits+uncommits    |       0  |       -    |
[07/15 18:40:11    105s] --------------------------------------------------------------
[07/15 18:40:11    105s] 
[07/15 18:40:11    105s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[07/15 18:40:11    105s] End: Core Area Reclaim Optimization (cpu = 0:00:02.0) (real = 0:00:02.0) **
[07/15 18:40:11    105s] Deleting 0 temporary hard placement blockage(s).
[07/15 18:40:11    105s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31913.22
[07/15 18:40:11    105s] *** AreaOpt #1 [finish] (optDesign #4) : cpu/real = 0:00:02.0/0:00:02.0 (1.0), totSession cpu/real = 0:01:45.4/0:22:37.8 (0.1), mem = 2318.4M
[07/15 18:40:11    105s] 
[07/15 18:40:11    105s] =============================================================================================
[07/15 18:40:11    105s]  Step TAT Report : AreaOpt #1 / optDesign #4                                    21.18-s099_1
[07/15 18:40:11    105s] =============================================================================================
[07/15 18:40:11    105s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:40:11    105s] ---------------------------------------------------------------------------------------------
[07/15 18:40:11    105s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:40:11    105s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  30.4 % )     0:00:00.6 /  0:00:00.6    1.0
[07/15 18:40:11    105s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:40:11    105s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:40:11    105s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:40:11    105s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:40:11    105s] [ OptimizationStep       ]      1   0:00:00.0  (   0.2 % )     0:00:01.3 /  0:00:01.3    1.0
[07/15 18:40:11    105s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.3 % )     0:00:01.3 /  0:00:01.3    1.0
[07/15 18:40:11    105s] [ OptGetWeight           ]     18   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:40:11    105s] [ OptEval                ]     18   0:00:00.8  (  41.5 % )     0:00:00.8 /  0:00:00.8    1.0
[07/15 18:40:11    105s] [ OptCommit              ]     18   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    1.1
[07/15 18:40:11    105s] [ PostCommitDelayUpdate  ]     18   0:00:00.0  (   1.3 % )     0:00:00.3 /  0:00:00.4    1.1
[07/15 18:40:11    105s] [ IncrDelayCalc          ]     50   0:00:00.3  (  14.7 % )     0:00:00.3 /  0:00:00.3    1.0
[07/15 18:40:11    105s] [ IncrTimingUpdate       ]     12   0:00:00.1  (   5.4 % )     0:00:00.1 /  0:00:00.1    0.9
[07/15 18:40:11    105s] [ MISC                   ]          0:00:00.1  (   3.8 % )     0:00:00.1 /  0:00:00.1    0.9
[07/15 18:40:11    105s] ---------------------------------------------------------------------------------------------
[07/15 18:40:11    105s]  AreaOpt #1 TOTAL                   0:00:02.0  ( 100.0 % )     0:00:02.0 /  0:00:02.0    1.0
[07/15 18:40:11    105s] ---------------------------------------------------------------------------------------------
[07/15 18:40:11    105s] 
[07/15 18:40:11    105s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2299.4M, EPOCH TIME: 1721083211.297055
[07/15 18:40:11    105s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1236).
[07/15 18:40:11    105s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:11    105s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:11    105s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:11    105s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.003, MEM:2220.4M, EPOCH TIME: 1721083211.299726
[07/15 18:40:11    105s] TotalInstCnt at PhyDesignMc Destruction: 1236
[07/15 18:40:11    105s] End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=2220.37M, totSessionCpu=0:01:45).
[07/15 18:40:11    105s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[07/15 18:40:11    105s] Info: 13 nets with fixed/cover wires excluded.
[07/15 18:40:11    105s] Info: 13 clock nets excluded from IPO operation.
[07/15 18:40:11    105s] ### Creating LA Mngr. totSessionCpu=0:01:45 mem=2220.4M
[07/15 18:40:11    105s] ### Creating LA Mngr, finished. totSessionCpu=0:01:45 mem=2220.4M
[07/15 18:40:11    105s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/15 18:40:11    105s] ### Creating PhyDesignMc. totSessionCpu=0:01:45 mem=2277.6M
[07/15 18:40:11    105s] OPERPROF: Starting DPlace-Init at level 1, MEM:2277.6M, EPOCH TIME: 1721083211.306586
[07/15 18:40:11    105s] Processing tracks to init pin-track alignment.
[07/15 18:40:11    105s] z: 2, totalTracks: 1
[07/15 18:40:11    105s] z: 4, totalTracks: 1
[07/15 18:40:11    105s] z: 6, totalTracks: 1
[07/15 18:40:11    105s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:40:11    105s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2277.6M, EPOCH TIME: 1721083211.307804
[07/15 18:40:11    105s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:11    105s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:11    105s] 
[07/15 18:40:11    105s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:40:11    105s] 
[07/15 18:40:11    105s]  Skipping Bad Lib Cell Checking (CMU) !
[07/15 18:40:11    105s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2277.6M, EPOCH TIME: 1721083211.316872
[07/15 18:40:11    105s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2277.6M, EPOCH TIME: 1721083211.316922
[07/15 18:40:11    105s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2277.6M, EPOCH TIME: 1721083211.317047
[07/15 18:40:11    105s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2277.6MB).
[07/15 18:40:11    105s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:2277.6M, EPOCH TIME: 1721083211.317215
[07/15 18:40:11    105s] TotalInstCnt at PhyDesignMc Initialization: 1236
[07/15 18:40:11    105s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:45 mem=2277.6M
[07/15 18:40:11    105s] Begin: Area Reclaim Optimization
[07/15 18:40:11    105s] *** AreaOpt #2 [begin] (optDesign #4) : totSession cpu/real = 0:01:45.4/0:22:37.8 (0.1), mem = 2277.6M
[07/15 18:40:11    105s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31913.23
[07/15 18:40:11    105s] ### Creating RouteCongInterface, started
[07/15 18:40:11    105s] 
[07/15 18:40:11    105s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[07/15 18:40:11    105s] 
[07/15 18:40:11    105s] #optDebug: {0, 1.000}
[07/15 18:40:11    105s] ### Creating RouteCongInterface, finished
[07/15 18:40:11    105s] ### Creating LA Mngr. totSessionCpu=0:01:45 mem=2277.6M
[07/15 18:40:11    105s] ### Creating LA Mngr, finished. totSessionCpu=0:01:45 mem=2277.6M
[07/15 18:40:11    105s] Usable buffer cells for single buffer setup transform:
[07/15 18:40:11    105s] BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16 
[07/15 18:40:11    105s] Number of usable buffer cells above: 9
[07/15 18:40:11    105s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2277.6M, EPOCH TIME: 1721083211.397772
[07/15 18:40:11    105s] Found 0 hard placement blockage before merging.
[07/15 18:40:11    105s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2277.6M, EPOCH TIME: 1721083211.397853
[07/15 18:40:11    105s] Reclaim Optimization WNS Slack 0.025  TNS Slack 0.000 Density 60.85
[07/15 18:40:11    105s] +---------+---------+--------+--------+------------+--------+
[07/15 18:40:11    105s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[07/15 18:40:11    105s] +---------+---------+--------+--------+------------+--------+
[07/15 18:40:11    105s] |   60.85%|        -|   0.025|   0.000|   0:00:00.0| 2277.6M|
[07/15 18:40:11    105s] |   60.85%|        0|   0.025|   0.000|   0:00:00.0| 2277.6M|
[07/15 18:40:11    105s] #optDebug: <stH: 4.4800 MiSeL: 74.5950>
[07/15 18:40:11    105s] |   60.85%|        0|   0.025|   0.000|   0:00:00.0| 2277.6M|
[07/15 18:40:11    105s] |   60.82%|        2|   0.025|   0.000|   0:00:00.0| 2296.7M|
[07/15 18:40:11    105s] |   60.69%|       10|   0.025|   0.000|   0:00:00.0| 2297.7M|
[07/15 18:40:11    105s] |   60.69%|        0|   0.025|   0.000|   0:00:00.0| 2297.7M|
[07/15 18:40:11    105s] #optDebug: <stH: 4.4800 MiSeL: 74.5950>
[07/15 18:40:11    105s] #optDebug: RTR_SNLTF <10.0000 4.4800> <44.8000> 
[07/15 18:40:11    105s] |   60.69%|        0|   0.025|   0.000|   0:00:00.0| 2297.7M|
[07/15 18:40:11    105s] +---------+---------+--------+--------+------------+--------+
[07/15 18:40:11    105s] Reclaim Optimization End WNS Slack 0.025  TNS Slack 0.000 Density 60.69
[07/15 18:40:11    105s] 
[07/15 18:40:11    105s] ** Summary: Restruct = 0 Buffer Deletion = 2 Declone = 0 Resize = 10 **
[07/15 18:40:11    105s] --------------------------------------------------------------
[07/15 18:40:11    105s] |                                   | Total     | Sequential |
[07/15 18:40:11    105s] --------------------------------------------------------------
[07/15 18:40:11    105s] | Num insts resized                 |      10  |       8    |
[07/15 18:40:11    105s] | Num insts undone                  |       0  |       0    |
[07/15 18:40:11    105s] | Num insts Downsized               |      10  |       8    |
[07/15 18:40:11    105s] | Num insts Samesized               |       0  |       0    |
[07/15 18:40:11    105s] | Num insts Upsized                 |       0  |       0    |
[07/15 18:40:11    105s] | Num multiple commits+uncommits    |       0  |       -    |
[07/15 18:40:11    105s] --------------------------------------------------------------
[07/15 18:40:11    105s] 
[07/15 18:40:11    105s] Number of times islegalLocAvaiable called = 18 skipped = 0, called in commitmove = 10, skipped in commitmove = 0
[07/15 18:40:11    105s] End: Core Area Reclaim Optimization (cpu = 0:00:00.3) (real = 0:00:00.0) **
[07/15 18:40:11    105s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2297.7M, EPOCH TIME: 1721083211.586662
[07/15 18:40:11    105s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1234).
[07/15 18:40:11    105s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:11    105s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:11    105s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:11    105s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2297.7M, EPOCH TIME: 1721083211.588611
[07/15 18:40:11    105s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2297.7M, EPOCH TIME: 1721083211.589331
[07/15 18:40:11    105s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2297.7M, EPOCH TIME: 1721083211.589435
[07/15 18:40:11    105s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2297.7M, EPOCH TIME: 1721083211.590620
[07/15 18:40:11    105s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:11    105s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:11    105s] 
[07/15 18:40:11    105s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:40:11    105s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.009, MEM:2297.7M, EPOCH TIME: 1721083211.599770
[07/15 18:40:11    105s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2297.7M, EPOCH TIME: 1721083211.599822
[07/15 18:40:11    105s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2297.7M, EPOCH TIME: 1721083211.599948
[07/15 18:40:11    105s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2297.7M, EPOCH TIME: 1721083211.600075
[07/15 18:40:11    105s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2297.7M, EPOCH TIME: 1721083211.600146
[07/15 18:40:11    105s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.011, MEM:2297.7M, EPOCH TIME: 1721083211.600222
[07/15 18:40:11    105s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.011, MEM:2297.7M, EPOCH TIME: 1721083211.600259
[07/15 18:40:11    105s] TDRefine: refinePlace mode is spiral
[07/15 18:40:11    105s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.31913.13
[07/15 18:40:11    105s] OPERPROF: Starting RefinePlace at level 1, MEM:2297.7M, EPOCH TIME: 1721083211.600312
[07/15 18:40:11    105s] *** Starting refinePlace (0:01:46 mem=2297.7M) ***
[07/15 18:40:11    105s] Total net bbox length = 4.440e+04 (2.442e+04 1.998e+04) (ext = 5.019e+03)
[07/15 18:40:11    105s] 
[07/15 18:40:11    105s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:40:11    105s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 18:40:11    105s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:40:11    105s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:40:11    105s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2297.7M, EPOCH TIME: 1721083211.601566
[07/15 18:40:11    105s] Starting refinePlace ...
[07/15 18:40:11    105s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:40:11    105s] One DDP V2 for no tweak run.
[07/15 18:40:11    105s] 
[07/15 18:40:11    105s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[07/15 18:40:11    105s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f5ae257aec0.
[07/15 18:40:11    105s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[07/15 18:40:11    105s] Move report: legalization moves 23 insts, mean move: 4.67 um, max move: 9.52 um spiral
[07/15 18:40:11    105s] 	Max move on inst (FE_OFC104_n_7): (193.76, 114.24) --> (188.72, 118.72)
[07/15 18:40:11    105s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[07/15 18:40:11    105s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/15 18:40:11    105s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2284.7MB) @(0:01:46 - 0:01:46).
[07/15 18:40:11    105s] Move report: Detail placement moves 23 insts, mean move: 4.67 um, max move: 9.52 um 
[07/15 18:40:11    105s] 	Max move on inst (FE_OFC104_n_7): (193.76, 114.24) --> (188.72, 118.72)
[07/15 18:40:11    105s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2284.7MB
[07/15 18:40:11    105s] Statistics of distance of Instance movement in refine placement:
[07/15 18:40:11    105s]   maximum (X+Y) =         9.52 um
[07/15 18:40:11    105s]   inst (FE_OFC104_n_7) with max move: (193.76, 114.24) -> (188.72, 118.72)
[07/15 18:40:11    105s]   mean    (X+Y) =         4.67 um
[07/15 18:40:11    105s] Summary Report:
[07/15 18:40:11    105s] Instances move: 23 (out of 1223 movable)
[07/15 18:40:11    105s] Instances flipped: 0
[07/15 18:40:11    105s] Mean displacement: 4.67 um
[07/15 18:40:11    105s] Max displacement: 9.52 um (Instance: FE_OFC104_n_7) (193.76, 114.24) -> (188.72, 118.72)
[07/15 18:40:11    105s] 	Length: 4 sites, height: 1 rows, site name: core_ji3v, cell type: INJI3VX2
[07/15 18:40:11    105s] Total instances moved : 23
[07/15 18:40:11    105s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.030, REAL:0.027, MEM:2284.7M, EPOCH TIME: 1721083211.628381
[07/15 18:40:11    105s] Total net bbox length = 4.446e+04 (2.444e+04 2.002e+04) (ext = 5.019e+03)
[07/15 18:40:11    105s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2284.7MB
[07/15 18:40:11    105s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2284.7MB) @(0:01:46 - 0:01:46).
[07/15 18:40:11    105s] *** Finished refinePlace (0:01:46 mem=2284.7M) ***
[07/15 18:40:11    105s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.31913.13
[07/15 18:40:11    105s] OPERPROF: Finished RefinePlace at level 1, CPU:0.030, REAL:0.028, MEM:2284.7M, EPOCH TIME: 1721083211.628797
[07/15 18:40:11    105s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2284.7M, EPOCH TIME: 1721083211.631857
[07/15 18:40:11    105s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1234).
[07/15 18:40:11    105s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:11    105s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:11    105s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:11    105s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2281.7M, EPOCH TIME: 1721083211.633841
[07/15 18:40:11    105s] *** maximum move = 9.52 um ***
[07/15 18:40:11    105s] *** Finished re-routing un-routed nets (2281.7M) ***
[07/15 18:40:11    105s] OPERPROF: Starting DPlace-Init at level 1, MEM:2281.7M, EPOCH TIME: 1721083211.636555
[07/15 18:40:11    105s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2281.7M, EPOCH TIME: 1721083211.637798
[07/15 18:40:11    105s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:11    105s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:11    105s] 
[07/15 18:40:11    105s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:40:11    105s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2281.7M, EPOCH TIME: 1721083211.646934
[07/15 18:40:11    105s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2281.7M, EPOCH TIME: 1721083211.646986
[07/15 18:40:11    105s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2297.7M, EPOCH TIME: 1721083211.647327
[07/15 18:40:11    105s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2297.7M, EPOCH TIME: 1721083211.647469
[07/15 18:40:11    105s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2297.7M, EPOCH TIME: 1721083211.647546
[07/15 18:40:11    105s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:2297.7M, EPOCH TIME: 1721083211.647623
[07/15 18:40:11    105s] 
[07/15 18:40:11    105s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2297.7M) ***
[07/15 18:40:11    105s] Deleting 0 temporary hard placement blockage(s).
[07/15 18:40:11    105s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31913.23
[07/15 18:40:11    105s] *** AreaOpt #2 [finish] (optDesign #4) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:01:45.8/0:22:38.1 (0.1), mem = 2297.7M
[07/15 18:40:11    105s] 
[07/15 18:40:11    105s] =============================================================================================
[07/15 18:40:11    105s]  Step TAT Report : AreaOpt #2 / optDesign #4                                    21.18-s099_1
[07/15 18:40:11    105s] =============================================================================================
[07/15 18:40:11    105s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:40:11    105s] ---------------------------------------------------------------------------------------------
[07/15 18:40:11    105s] [ SlackTraversorInit     ]      1   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:40:11    105s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:40:11    105s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:40:11    105s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:40:11    105s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:40:11    105s] [ OptimizationStep       ]      1   0:00:00.0  (   3.6 % )     0:00:00.2 /  0:00:00.2    1.0
[07/15 18:40:11    105s] [ OptSingleIteration     ]      6   0:00:00.0  (   3.9 % )     0:00:00.2 /  0:00:00.2    1.0
[07/15 18:40:11    105s] [ OptGetWeight           ]     70   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:40:11    105s] [ OptEval                ]     70   0:00:00.1  (  19.9 % )     0:00:00.1 /  0:00:00.0    0.8
[07/15 18:40:11    105s] [ OptCommit              ]     70   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:40:11    105s] [ PostCommitDelayUpdate  ]     70   0:00:00.0  (   1.8 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:40:11    105s] [ IncrDelayCalc          ]     19   0:00:00.1  (  17.2 % )     0:00:00.1 /  0:00:00.0    0.9
[07/15 18:40:11    105s] [ RefinePlace            ]      1   0:00:00.1  (  19.5 % )     0:00:00.1 /  0:00:00.1    0.9
[07/15 18:40:11    105s] [ TimingUpdate           ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:40:11    105s] [ IncrTimingUpdate       ]      4   0:00:00.0  (   5.9 % )     0:00:00.0 /  0:00:00.0    1.0
[07/15 18:40:11    105s] [ MISC                   ]          0:00:00.1  (  22.6 % )     0:00:00.1 /  0:00:00.1    0.9
[07/15 18:40:11    105s] ---------------------------------------------------------------------------------------------
[07/15 18:40:11    105s]  AreaOpt #2 TOTAL                   0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[07/15 18:40:11    105s] ---------------------------------------------------------------------------------------------
[07/15 18:40:11    105s] 
[07/15 18:40:11    105s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2278.7M, EPOCH TIME: 1721083211.652638
[07/15 18:40:11    105s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:40:11    105s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:11    105s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:11    105s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:11    105s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2221.7M, EPOCH TIME: 1721083211.654707
[07/15 18:40:11    105s] TotalInstCnt at PhyDesignMc Destruction: 1234
[07/15 18:40:11    105s] End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=2221.66M, totSessionCpu=0:01:46).
[07/15 18:40:11    105s] postCtsLateCongRepair #1 0
[07/15 18:40:11    105s] postCtsLateCongRepair #1 0
[07/15 18:40:11    105s] postCtsLateCongRepair #1 0
[07/15 18:40:11    105s] postCtsLateCongRepair #1 0
[07/15 18:40:11    105s] Starting local wire reclaim
[07/15 18:40:11    105s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2221.7M, EPOCH TIME: 1721083211.674021
[07/15 18:40:11    105s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2221.7M, EPOCH TIME: 1721083211.674088
[07/15 18:40:11    105s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2221.7M, EPOCH TIME: 1721083211.674159
[07/15 18:40:11    105s] Processing tracks to init pin-track alignment.
[07/15 18:40:11    105s] z: 2, totalTracks: 1
[07/15 18:40:11    105s] z: 4, totalTracks: 1
[07/15 18:40:11    105s] z: 6, totalTracks: 1
[07/15 18:40:11    105s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:40:11    105s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2221.7M, EPOCH TIME: 1721083211.675334
[07/15 18:40:11    105s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:11    105s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:11    105s] 
[07/15 18:40:11    105s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:40:11    105s] 
[07/15 18:40:11    105s]  Skipping Bad Lib Cell Checking (CMU) !
[07/15 18:40:11    105s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.010, REAL:0.009, MEM:2221.7M, EPOCH TIME: 1721083211.684618
[07/15 18:40:11    105s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2221.7M, EPOCH TIME: 1721083211.684671
[07/15 18:40:11    105s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2221.7M, EPOCH TIME: 1721083211.684804
[07/15 18:40:11    105s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2221.7MB).
[07/15 18:40:11    105s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.010, REAL:0.011, MEM:2221.7M, EPOCH TIME: 1721083211.684978
[07/15 18:40:11    105s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.010, REAL:0.011, MEM:2221.7M, EPOCH TIME: 1721083211.685017
[07/15 18:40:11    105s] TDRefine: refinePlace mode is spiral
[07/15 18:40:11    105s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.31913.14
[07/15 18:40:11    105s] OPERPROF:   Starting RefinePlace at level 2, MEM:2221.7M, EPOCH TIME: 1721083211.685077
[07/15 18:40:11    105s] *** Starting refinePlace (0:01:46 mem=2221.7M) ***
[07/15 18:40:11    105s] Total net bbox length = 4.446e+04 (2.444e+04 2.002e+04) (ext = 5.019e+03)
[07/15 18:40:11    105s] 
[07/15 18:40:11    105s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:40:11    105s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:40:11    105s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:40:11    105s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2221.7M, EPOCH TIME: 1721083211.686369
[07/15 18:40:11    105s] Starting refinePlace ...
[07/15 18:40:11    105s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:40:11    105s] One DDP V2 for no tweak run.
[07/15 18:40:11    105s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:2221.7M, EPOCH TIME: 1721083211.686806
[07/15 18:40:11    105s] OPERPROF:         Starting spMPad at level 5, MEM:2221.7M, EPOCH TIME: 1721083211.687824
[07/15 18:40:11    105s] OPERPROF:           Starting spContextMPad at level 6, MEM:2221.7M, EPOCH TIME: 1721083211.687900
[07/15 18:40:11    105s] OPERPROF:           Finished spContextMPad at level 6, CPU:0.000, REAL:0.000, MEM:2221.7M, EPOCH TIME: 1721083211.687942
[07/15 18:40:11    105s] MP Top (1223): mp=1.050. U=0.606.
[07/15 18:40:11    105s] OPERPROF:         Finished spMPad at level 5, CPU:0.000, REAL:0.000, MEM:2221.7M, EPOCH TIME: 1721083211.688199
[07/15 18:40:11    105s] OPERPROF:         Starting spsTweakCongDB::buildTimingInfo at level 5, MEM:2221.7M, EPOCH TIME: 1721083211.688331
[07/15 18:40:11    105s] OPERPROF:           Starting initAAETimingInfo at level 6, MEM:2221.7M, EPOCH TIME: 1721083211.688375
[07/15 18:40:11    105s] OPERPROF:             Starting InitSKP at level 7, MEM:2221.7M, EPOCH TIME: 1721083211.688534
[07/15 18:40:11    105s] no activity file in design. spp won't run.
[07/15 18:40:11    105s] no activity file in design. spp won't run.
[07/15 18:40:11    105s] *** Finished SKP initialization (cpu=0:00:00.0, real=0:00:00.0)***
[07/15 18:40:11    105s] OPERPROF:             Finished InitSKP at level 7, CPU:0.040, REAL:0.039, MEM:2221.7M, EPOCH TIME: 1721083211.727583
[07/15 18:40:11    105s] Timing cost in AAE based: 44.6028627676132601
[07/15 18:40:11    105s] OPERPROF:           Finished initAAETimingInfo at level 6, CPU:0.040, REAL:0.044, MEM:2221.7M, EPOCH TIME: 1721083211.732349
[07/15 18:40:11    105s] OPERPROF:         Finished spsTweakCongDB::buildTimingInfo at level 5, CPU:0.040, REAL:0.044, MEM:2221.7M, EPOCH TIME: 1721083211.732481
[07/15 18:40:11    105s] SKP cleared!
[07/15 18:40:11    105s] AAE Timing clean up.
[07/15 18:40:11    105s] Tweakage: fix icg 1, fix clk 0.
[07/15 18:40:11    105s] Tweakage: density cost 1, scale 0.4.
[07/15 18:40:11    105s] Tweakage: activity cost 0, scale 1.0.
[07/15 18:40:11    105s] Tweakage: timing cost on, scale 1.0.
[07/15 18:40:11    105s] OPERPROF:         Starting CoreOperation at level 5, MEM:2221.7M, EPOCH TIME: 1721083211.732814
[07/15 18:40:11    105s] OPERPROF:           Starting spsTweakCongEngine::runCongAwareTweak at level 6, MEM:2221.7M, EPOCH TIME: 1721083211.733217
[07/15 18:40:11    105s] Tweakage swap 0 pairs.
[07/15 18:40:11    105s] Tweakage swap 0 pairs.
[07/15 18:40:11    105s] Tweakage swap 45 pairs.
[07/15 18:40:11    105s] Tweakage swap 13 pairs.
[07/15 18:40:11    105s] Tweakage swap 0 pairs.
[07/15 18:40:11    105s] Tweakage swap 0 pairs.
[07/15 18:40:11    105s] Tweakage swap 2 pairs.
[07/15 18:40:11    105s] Tweakage swap 2 pairs.
[07/15 18:40:11    105s] Tweakage swap 0 pairs.
[07/15 18:40:11    105s] Tweakage swap 0 pairs.
[07/15 18:40:11    105s] Tweakage swap 1 pairs.
[07/15 18:40:11    105s] Tweakage swap 0 pairs.
[07/15 18:40:11    105s] Tweakage swap 0 pairs.
[07/15 18:40:11    105s] Tweakage swap 0 pairs.
[07/15 18:40:11    105s] Tweakage swap 12 pairs.
[07/15 18:40:11    105s] Tweakage swap 1 pairs.
[07/15 18:40:11    105s] Tweakage swap 0 pairs.
[07/15 18:40:11    105s] Tweakage swap 0 pairs.
[07/15 18:40:11    105s] Tweakage swap 0 pairs.
[07/15 18:40:11    106s] Tweakage swap 0 pairs.
[07/15 18:40:11    106s] Tweakage move 0 insts.
[07/15 18:40:11    106s] Tweakage move 0 insts.
[07/15 18:40:11    106s] Tweakage move 22 insts.
[07/15 18:40:11    106s] Tweakage move 5 insts.
[07/15 18:40:11    106s] OPERPROF:           Finished spsTweakCongEngine::runCongAwareTweak at level 6, CPU:0.160, REAL:0.163, MEM:2221.7M, EPOCH TIME: 1721083211.896007
[07/15 18:40:11    106s] OPERPROF:         Finished CoreOperation at level 5, CPU:0.160, REAL:0.163, MEM:2221.7M, EPOCH TIME: 1721083211.896100
[07/15 18:40:11    106s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:0.210, REAL:0.209, MEM:2221.7M, EPOCH TIME: 1721083211.896278
[07/15 18:40:11    106s] Move report: Congestion aware Tweak moves 101 insts, mean move: 6.19 um, max move: 24.08 um 
[07/15 18:40:11    106s] 	Max move on inst (FE_OFC126_FE_PHN91_SPI_CS): (250.88, 185.92) --> (261.52, 199.36)
[07/15 18:40:11    106s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.2, real=0:00:00.0, mem=2221.7mb) @(0:01:46 - 0:01:46).
[07/15 18:40:11    106s] 
[07/15 18:40:11    106s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[07/15 18:40:11    106s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f5ae257aec0.
[07/15 18:40:11    106s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[07/15 18:40:11    106s] Move report: legalization moves 9 insts, mean move: 2.05 um, max move: 5.04 um spiral
[07/15 18:40:11    106s] 	Max move on inst (g16796__6417): (113.12, 212.80) --> (113.68, 217.28)
[07/15 18:40:11    106s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[07/15 18:40:11    106s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/15 18:40:11    106s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2192.7MB) @(0:01:46 - 0:01:46).
[07/15 18:40:11    106s] Move report: Detail placement moves 100 insts, mean move: 6.19 um, max move: 24.08 um 
[07/15 18:40:11    106s] 	Max move on inst (FE_OFC126_FE_PHN91_SPI_CS): (250.88, 185.92) --> (261.52, 199.36)
[07/15 18:40:11    106s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2192.7MB
[07/15 18:40:11    106s] Statistics of distance of Instance movement in refine placement:
[07/15 18:40:11    106s]   maximum (X+Y) =        24.08 um
[07/15 18:40:11    106s]   inst (FE_OFC126_FE_PHN91_SPI_CS) with max move: (250.88, 185.92) -> (261.52, 199.36)
[07/15 18:40:11    106s]   mean    (X+Y) =         6.19 um
[07/15 18:40:11    106s] Summary Report:
[07/15 18:40:11    106s] Instances move: 100 (out of 1223 movable)
[07/15 18:40:11    106s] Instances flipped: 0
[07/15 18:40:11    106s] Mean displacement: 6.19 um
[07/15 18:40:11    106s] Max displacement: 24.08 um (Instance: FE_OFC126_FE_PHN91_SPI_CS) (250.88, 185.92) -> (261.52, 199.36)
[07/15 18:40:11    106s] 	Length: 3 sites, height: 1 rows, site name: core_ji3v, cell type: INJI3VX1
[07/15 18:40:11    106s] Total instances moved : 100
[07/15 18:40:11    106s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.230, REAL:0.230, MEM:2192.7M, EPOCH TIME: 1721083211.916172
[07/15 18:40:11    106s] Total net bbox length = 4.435e+04 (2.440e+04 1.995e+04) (ext = 4.984e+03)
[07/15 18:40:11    106s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2192.7MB
[07/15 18:40:11    106s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=2192.7MB) @(0:01:46 - 0:01:46).
[07/15 18:40:11    106s] *** Finished refinePlace (0:01:46 mem=2192.7M) ***
[07/15 18:40:11    106s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.31913.14
[07/15 18:40:11    106s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.230, REAL:0.232, MEM:2192.7M, EPOCH TIME: 1721083211.916600
[07/15 18:40:11    106s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2192.7M, EPOCH TIME: 1721083211.916645
[07/15 18:40:11    106s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1234).
[07/15 18:40:11    106s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:11    106s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:11    106s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:11    106s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.010, REAL:0.002, MEM:2189.7M, EPOCH TIME: 1721083211.918913
[07/15 18:40:11    106s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.250, REAL:0.245, MEM:2189.7M, EPOCH TIME: 1721083211.918967
[07/15 18:40:12    106s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/15 18:40:12    106s] #################################################################################
[07/15 18:40:12    106s] # Design Stage: PreRoute
[07/15 18:40:12    106s] # Design Name: aska_dig
[07/15 18:40:12    106s] # Design Mode: 180nm
[07/15 18:40:12    106s] # Analysis Mode: MMMC Non-OCV 
[07/15 18:40:12    106s] # Parasitics Mode: No SPEF/RCDB 
[07/15 18:40:12    106s] # Signoff Settings: SI Off 
[07/15 18:40:12    106s] #################################################################################
[07/15 18:40:12    106s] Calculate delays in BcWc mode...
[07/15 18:40:12    106s] Topological Sorting (REAL = 0:00:00.0, MEM = 2178.2M, InitMEM = 2178.2M)
[07/15 18:40:12    106s] Start delay calculation (fullDC) (1 T). (MEM=2178.2)
[07/15 18:40:12    106s] End AAE Lib Interpolated Model. (MEM=2189.71 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:40:12    106s] Total number of fetched objects 1268
[07/15 18:40:12    106s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:40:12    106s] End delay calculation. (MEM=2237.41 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 18:40:12    106s] End delay calculation (fullDC). (MEM=2237.41 CPU=0:00:00.2 REAL=0:00:00.0)
[07/15 18:40:12    106s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2237.4M) ***
[07/15 18:40:12    106s] eGR doReRoute: optGuide
[07/15 18:40:12    106s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2237.4M, EPOCH TIME: 1721083212.253554
[07/15 18:40:12    106s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:12    106s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:12    106s] All LLGs are deleted
[07/15 18:40:12    106s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:12    106s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:12    106s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2237.4M, EPOCH TIME: 1721083212.253645
[07/15 18:40:12    106s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2237.4M, EPOCH TIME: 1721083212.253700
[07/15 18:40:12    106s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:2191.4M, EPOCH TIME: 1721083212.254094
[07/15 18:40:12    106s] {MMLU 0 13 1268}
[07/15 18:40:12    106s] ### Creating LA Mngr. totSessionCpu=0:01:46 mem=2191.4M
[07/15 18:40:12    106s] ### Creating LA Mngr, finished. totSessionCpu=0:01:46 mem=2191.4M
[07/15 18:40:12    106s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2191.41 MB )
[07/15 18:40:12    106s] (I)      ============================ Layers =============================
[07/15 18:40:12    106s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:40:12    106s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[07/15 18:40:12    106s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:40:12    106s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[07/15 18:40:12    106s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[07/15 18:40:12    106s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[07/15 18:40:12    106s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[07/15 18:40:12    106s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[07/15 18:40:12    106s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[07/15 18:40:12    106s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[07/15 18:40:12    106s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[07/15 18:40:12    106s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[07/15 18:40:12    106s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[07/15 18:40:12    106s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[07/15 18:40:12    106s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[07/15 18:40:12    106s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:40:12    106s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[07/15 18:40:12    106s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[07/15 18:40:12    106s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[07/15 18:40:12    106s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[07/15 18:40:12    106s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[07/15 18:40:12    106s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[07/15 18:40:12    106s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[07/15 18:40:12    106s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[07/15 18:40:12    106s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[07/15 18:40:12    106s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[07/15 18:40:12    106s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[07/15 18:40:12    106s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[07/15 18:40:12    106s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[07/15 18:40:12    106s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[07/15 18:40:12    106s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[07/15 18:40:12    106s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[07/15 18:40:12    106s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[07/15 18:40:12    106s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[07/15 18:40:12    106s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[07/15 18:40:12    106s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[07/15 18:40:12    106s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[07/15 18:40:12    106s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[07/15 18:40:12    106s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[07/15 18:40:12    106s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[07/15 18:40:12    106s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[07/15 18:40:12    106s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[07/15 18:40:12    106s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[07/15 18:40:12    106s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[07/15 18:40:12    106s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[07/15 18:40:12    106s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[07/15 18:40:12    106s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[07/15 18:40:12    106s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[07/15 18:40:12    106s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[07/15 18:40:12    106s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[07/15 18:40:12    106s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[07/15 18:40:12    106s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[07/15 18:40:12    106s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[07/15 18:40:12    106s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[07/15 18:40:12    106s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[07/15 18:40:12    106s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[07/15 18:40:12    106s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[07/15 18:40:12    106s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[07/15 18:40:12    106s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[07/15 18:40:12    106s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[07/15 18:40:12    106s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[07/15 18:40:12    106s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[07/15 18:40:12    106s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[07/15 18:40:12    106s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[07/15 18:40:12    106s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[07/15 18:40:12    106s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[07/15 18:40:12    106s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[07/15 18:40:12    106s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[07/15 18:40:12    106s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[07/15 18:40:12    106s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[07/15 18:40:12    106s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[07/15 18:40:12    106s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[07/15 18:40:12    106s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[07/15 18:40:12    106s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[07/15 18:40:12    106s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[07/15 18:40:12    106s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[07/15 18:40:12    106s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[07/15 18:40:12    106s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[07/15 18:40:12    106s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[07/15 18:40:12    106s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[07/15 18:40:12    106s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[07/15 18:40:12    106s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[07/15 18:40:12    106s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[07/15 18:40:12    106s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[07/15 18:40:12    106s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[07/15 18:40:12    106s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[07/15 18:40:12    106s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[07/15 18:40:12    106s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[07/15 18:40:12    106s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[07/15 18:40:12    106s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[07/15 18:40:12    106s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[07/15 18:40:12    106s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[07/15 18:40:12    106s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[07/15 18:40:12    106s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[07/15 18:40:12    106s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[07/15 18:40:12    106s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[07/15 18:40:12    106s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[07/15 18:40:12    106s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[07/15 18:40:12    106s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[07/15 18:40:12    106s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[07/15 18:40:12    106s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[07/15 18:40:12    106s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[07/15 18:40:12    106s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[07/15 18:40:12    106s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[07/15 18:40:12    106s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[07/15 18:40:12    106s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[07/15 18:40:12    106s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[07/15 18:40:12    106s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[07/15 18:40:12    106s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[07/15 18:40:12    106s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[07/15 18:40:12    106s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[07/15 18:40:12    106s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[07/15 18:40:12    106s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[07/15 18:40:12    106s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[07/15 18:40:12    106s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[07/15 18:40:12    106s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[07/15 18:40:12    106s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[07/15 18:40:12    106s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[07/15 18:40:12    106s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[07/15 18:40:12    106s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[07/15 18:40:12    106s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[07/15 18:40:12    106s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[07/15 18:40:12    106s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[07/15 18:40:12    106s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[07/15 18:40:12    106s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[07/15 18:40:12    106s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[07/15 18:40:12    106s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[07/15 18:40:12    106s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[07/15 18:40:12    106s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[07/15 18:40:12    106s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[07/15 18:40:12    106s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[07/15 18:40:12    106s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[07/15 18:40:12    106s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[07/15 18:40:12    106s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[07/15 18:40:12    106s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[07/15 18:40:12    106s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[07/15 18:40:12    106s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[07/15 18:40:12    106s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[07/15 18:40:12    106s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[07/15 18:40:12    106s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[07/15 18:40:12    106s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[07/15 18:40:12    106s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[07/15 18:40:12    106s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[07/15 18:40:12    106s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[07/15 18:40:12    106s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[07/15 18:40:12    106s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[07/15 18:40:12    106s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[07/15 18:40:12    106s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[07/15 18:40:12    106s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[07/15 18:40:12    106s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[07/15 18:40:12    106s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[07/15 18:40:12    106s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[07/15 18:40:12    106s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[07/15 18:40:12    106s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[07/15 18:40:12    106s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[07/15 18:40:12    106s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[07/15 18:40:12    106s] (I)      | 203 | 203 |                Group |     other |        |       |
[07/15 18:40:12    106s] (I)      | 204 | 204 |                  Row |     other |        |       |
[07/15 18:40:12    106s] (I)      | 205 | 205 |               marker |     other |        |       |
[07/15 18:40:12    106s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[07/15 18:40:12    106s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[07/15 18:40:12    106s] (I)      | 208 | 208 |                unset |     other |        |       |
[07/15 18:40:12    106s] (I)      | 209 | 209 |              unknown |     other |        |       |
[07/15 18:40:12    106s] (I)      | 210 | 210 |               supply |     other |        |       |
[07/15 18:40:12    106s] (I)      | 211 | 211 |                spike |     other |        |       |
[07/15 18:40:12    106s] (I)      | 212 | 212 |               resist |     other |        |       |
[07/15 18:40:12    106s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[07/15 18:40:12    106s] (I)      | 214 | 214 |                drive |     other |        |       |
[07/15 18:40:12    106s] (I)      | 215 | 215 |               select |     other |        |       |
[07/15 18:40:12    106s] (I)      | 216 | 216 |               hilite |     other |        |       |
[07/15 18:40:12    106s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[07/15 18:40:12    106s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[07/15 18:40:12    106s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[07/15 18:40:12    106s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[07/15 18:40:12    106s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[07/15 18:40:12    106s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[07/15 18:40:12    106s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[07/15 18:40:12    106s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[07/15 18:40:12    106s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[07/15 18:40:12    106s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[07/15 18:40:12    106s] (I)      | 227 | 227 |              stretch |     other |        |       |
[07/15 18:40:12    106s] (I)      | 228 | 228 |                 snap |     other |        |       |
[07/15 18:40:12    106s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[07/15 18:40:12    106s] (I)      | 230 | 230 |                 axis |     other |        |       |
[07/15 18:40:12    106s] (I)      | 231 | 231 |                  pin |     other |        |       |
[07/15 18:40:12    106s] (I)      | 232 | 232 |                 wire |     other |        |       |
[07/15 18:40:12    106s] (I)      | 233 | 233 |               device |     other |        |       |
[07/15 18:40:12    106s] (I)      | 234 | 234 |               border |     other |        |       |
[07/15 18:40:12    106s] (I)      | 235 | 235 |                 text |     other |        |       |
[07/15 18:40:12    106s] (I)      | 236 | 236 |            softFence |     other |        |       |
[07/15 18:40:12    106s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[07/15 18:40:12    106s] (I)      | 238 | 238 |                align |     other |        |       |
[07/15 18:40:12    106s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[07/15 18:40:12    106s] (I)      | 240 | 240 |             instance |     other |        |       |
[07/15 18:40:12    106s] (I)      | 241 | 241 |             annotate |     other |        |       |
[07/15 18:40:12    106s] (I)      | 242 | 242 |                 grid |     other |        |       |
[07/15 18:40:12    106s] (I)      | 243 | 243 |           background |     other |        |       |
[07/15 18:40:12    106s] (I)      | 244 | 244 |            substrate |     other |        |       |
[07/15 18:40:12    106s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[07/15 18:40:12    106s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[07/15 18:40:12    106s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[07/15 18:40:12    106s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[07/15 18:40:12    106s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[07/15 18:40:12    106s] (I)      | 250 | 250 |                drill |     other |        |       |
[07/15 18:40:12    106s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[07/15 18:40:12    106s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[07/15 18:40:12    106s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[07/15 18:40:12    106s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:40:12    106s] (I)      Started Import and model ( Curr Mem: 2191.41 MB )
[07/15 18:40:12    106s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:40:12    106s] (I)      == Non-default Options ==
[07/15 18:40:12    106s] (I)      Maximum routing layer                              : 4
[07/15 18:40:12    106s] (I)      Number of threads                                  : 1
[07/15 18:40:12    106s] (I)      Method to set GCell size                           : row
[07/15 18:40:12    106s] (I)      Counted 402 PG shapes. We will not process PG shapes layer by layer.
[07/15 18:40:12    106s] (I)      Use row-based GCell size
[07/15 18:40:12    106s] (I)      Use row-based GCell align
[07/15 18:40:12    106s] (I)      layer 0 area = 202000
[07/15 18:40:12    106s] (I)      layer 1 area = 202000
[07/15 18:40:12    106s] (I)      layer 2 area = 202000
[07/15 18:40:12    106s] (I)      layer 3 area = 202000
[07/15 18:40:12    106s] (I)      GCell unit size   : 4480
[07/15 18:40:12    106s] (I)      GCell multiplier  : 1
[07/15 18:40:12    106s] (I)      GCell row height  : 4480
[07/15 18:40:12    106s] (I)      Actual row height : 4480
[07/15 18:40:12    106s] (I)      GCell align ref   : 20160 20160
[07/15 18:40:12    106s] [NR-eGR] Track table information for default rule: 
[07/15 18:40:12    106s] [NR-eGR] MET1 has single uniform track structure
[07/15 18:40:12    106s] [NR-eGR] MET2 has single uniform track structure
[07/15 18:40:12    106s] [NR-eGR] MET3 has single uniform track structure
[07/15 18:40:12    106s] [NR-eGR] MET4 has single uniform track structure
[07/15 18:40:12    106s] [NR-eGR] METTP has single uniform track structure
[07/15 18:40:12    106s] [NR-eGR] METTPL has single uniform track structure
[07/15 18:40:12    106s] (I)      ================= Default via =================
[07/15 18:40:12    106s] (I)      +---+--------------------+--------------------+
[07/15 18:40:12    106s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut    |
[07/15 18:40:12    106s] (I)      +---+--------------------+--------------------+
[07/15 18:40:12    106s] (I)      | 1 |    2  VIA1_Y_so    |   19  VIA1_CV1_so  |
[07/15 18:40:12    106s] (I)      | 2 |   38  VIA2_so      |   53  VIA2_CH1_so  |
[07/15 18:40:12    106s] (I)      | 3 |   74  VIA3_so      |   89  VIA3_CH1_so  |
[07/15 18:40:12    106s] (I)      | 4 |  117  VIATPne_Y_so |  125  VIATP_CH1_so |
[07/15 18:40:12    106s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so |
[07/15 18:40:12    106s] (I)      +---+--------------------+--------------------+
[07/15 18:40:12    106s] [NR-eGR] Read 260 PG shapes
[07/15 18:40:12    106s] [NR-eGR] Read 0 clock shapes
[07/15 18:40:12    106s] [NR-eGR] Read 0 other shapes
[07/15 18:40:12    106s] [NR-eGR] #Routing Blockages  : 0
[07/15 18:40:12    106s] [NR-eGR] #Instance Blockages : 0
[07/15 18:40:12    106s] [NR-eGR] #PG Blockages       : 260
[07/15 18:40:12    106s] [NR-eGR] #Halo Blockages     : 0
[07/15 18:40:12    106s] [NR-eGR] #Boundary Blockages : 0
[07/15 18:40:12    106s] [NR-eGR] #Clock Blockages    : 0
[07/15 18:40:12    106s] [NR-eGR] #Other Blockages    : 0
[07/15 18:40:12    106s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/15 18:40:12    106s] [NR-eGR] Num Prerouted Nets = 13  Num Prerouted Wires = 877
[07/15 18:40:12    106s] [NR-eGR] Read 1268 nets ( ignored 13 )
[07/15 18:40:12    106s] (I)      early_global_route_priority property id does not exist.
[07/15 18:40:12    106s] (I)      Read Num Blocks=260  Num Prerouted Wires=877  Num CS=0
[07/15 18:40:12    106s] (I)      Layer 1 (V) : #blockages 260 : #preroutes 633
[07/15 18:40:12    106s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 210
[07/15 18:40:12    106s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 34
[07/15 18:40:12    106s] (I)      Number of ignored nets                =     13
[07/15 18:40:12    106s] (I)      Number of connected nets              =      0
[07/15 18:40:12    106s] (I)      Number of fixed nets                  =     13.  Ignored: Yes
[07/15 18:40:12    106s] (I)      Number of clock nets                  =     13.  Ignored: No
[07/15 18:40:12    106s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/15 18:40:12    106s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/15 18:40:12    106s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/15 18:40:12    106s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/15 18:40:12    106s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/15 18:40:12    106s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/15 18:40:12    106s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/15 18:40:12    106s] (I)      Ndr track 0 does not exist
[07/15 18:40:12    106s] (I)      ---------------------Grid Graph Info--------------------
[07/15 18:40:12    106s] (I)      Routing area        : (0, 0) - (445200, 241920)
[07/15 18:40:12    106s] (I)      Core area           : (20160, 20160) - (425040, 221760)
[07/15 18:40:12    106s] (I)      Site width          :   560  (dbu)
[07/15 18:40:12    106s] (I)      Row height          :  4480  (dbu)
[07/15 18:40:12    106s] (I)      GCell row height    :  4480  (dbu)
[07/15 18:40:12    106s] (I)      GCell width         :  4480  (dbu)
[07/15 18:40:12    106s] (I)      GCell height        :  4480  (dbu)
[07/15 18:40:12    106s] (I)      Grid                :    99    54     4
[07/15 18:40:12    106s] (I)      Layer numbers       :     1     2     3     4
[07/15 18:40:12    106s] (I)      Vertical capacity   :     0  4480     0  4480
[07/15 18:40:12    106s] (I)      Horizontal capacity :     0     0  4480     0
[07/15 18:40:12    106s] (I)      Default wire width  :   230   280   280   280
[07/15 18:40:12    106s] (I)      Default wire space  :   230   280   280   280
[07/15 18:40:12    106s] (I)      Default wire pitch  :   460   560   560   560
[07/15 18:40:12    106s] (I)      Default pitch size  :   460   560   560   560
[07/15 18:40:12    106s] (I)      First track coord   :   280   280   280   280
[07/15 18:40:12    106s] (I)      Num tracks per GCell:  9.74  8.00  8.00  8.00
[07/15 18:40:12    106s] (I)      Total num of tracks :   432   795   432   795
[07/15 18:40:12    106s] (I)      Num of masks        :     1     1     1     1
[07/15 18:40:12    106s] (I)      Num of trim masks   :     0     0     0     0
[07/15 18:40:12    106s] (I)      --------------------------------------------------------
[07/15 18:40:12    106s] 
[07/15 18:40:12    106s] [NR-eGR] ============ Routing rule table ============
[07/15 18:40:12    106s] [NR-eGR] Rule id: 0  Nets: 1255
[07/15 18:40:12    106s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[07/15 18:40:12    106s] (I)                    Layer    2    3    4 
[07/15 18:40:12    106s] (I)                    Pitch  560  560  560 
[07/15 18:40:12    106s] (I)             #Used tracks    1    1    1 
[07/15 18:40:12    106s] (I)       #Fully used tracks    1    1    1 
[07/15 18:40:12    106s] [NR-eGR] ========================================
[07/15 18:40:12    106s] [NR-eGR] 
[07/15 18:40:12    106s] (I)      =============== Blocked Tracks ===============
[07/15 18:40:12    106s] (I)      +-------+---------+----------+---------------+
[07/15 18:40:12    106s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/15 18:40:12    106s] (I)      +-------+---------+----------+---------------+
[07/15 18:40:12    106s] (I)      |     1 |       0 |        0 |         0.00% |
[07/15 18:40:12    106s] (I)      |     2 |   42930 |     6090 |        14.19% |
[07/15 18:40:12    106s] (I)      |     3 |   42768 |        0 |         0.00% |
[07/15 18:40:12    106s] (I)      |     4 |   42930 |        0 |         0.00% |
[07/15 18:40:12    106s] (I)      +-------+---------+----------+---------------+
[07/15 18:40:12    106s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2191.41 MB )
[07/15 18:40:12    106s] (I)      Reset routing kernel
[07/15 18:40:12    106s] (I)      Started Global Routing ( Curr Mem: 2191.41 MB )
[07/15 18:40:12    106s] (I)      totalPins=4502  totalGlobalPin=4385 (97.40%)
[07/15 18:40:12    106s] (I)      total 2D Cap : 122538 = (42768 H, 79770 V)
[07/15 18:40:12    106s] [NR-eGR] Layer group 1: route 1255 net(s) in layer range [2, 4]
[07/15 18:40:12    106s] (I)      
[07/15 18:40:12    106s] (I)      ============  Phase 1a Route ============
[07/15 18:40:12    106s] (I)      Usage: 10370 = (5455 H, 4915 V) = (12.75% H, 6.16% V) = (2.444e+04um H, 2.202e+04um V)
[07/15 18:40:12    106s] (I)      
[07/15 18:40:12    106s] (I)      ============  Phase 1b Route ============
[07/15 18:40:12    106s] (I)      Usage: 10370 = (5455 H, 4915 V) = (12.75% H, 6.16% V) = (2.444e+04um H, 2.202e+04um V)
[07/15 18:40:12    106s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.645760e+04um
[07/15 18:40:12    106s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[07/15 18:40:12    106s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/15 18:40:12    106s] (I)      
[07/15 18:40:12    106s] (I)      ============  Phase 1c Route ============
[07/15 18:40:12    106s] (I)      Usage: 10370 = (5455 H, 4915 V) = (12.75% H, 6.16% V) = (2.444e+04um H, 2.202e+04um V)
[07/15 18:40:12    106s] (I)      
[07/15 18:40:12    106s] (I)      ============  Phase 1d Route ============
[07/15 18:40:12    106s] (I)      Usage: 10370 = (5455 H, 4915 V) = (12.75% H, 6.16% V) = (2.444e+04um H, 2.202e+04um V)
[07/15 18:40:12    106s] (I)      
[07/15 18:40:12    106s] (I)      ============  Phase 1e Route ============
[07/15 18:40:12    106s] (I)      Usage: 10370 = (5455 H, 4915 V) = (12.75% H, 6.16% V) = (2.444e+04um H, 2.202e+04um V)
[07/15 18:40:12    106s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.645760e+04um
[07/15 18:40:12    106s] (I)      
[07/15 18:40:12    106s] (I)      ============  Phase 1l Route ============
[07/15 18:40:12    106s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[07/15 18:40:12    106s] (I)      Layer  2:      36109      6731         4        4016       37960    ( 9.57%) 
[07/15 18:40:12    106s] (I)      Layer  3:      42336      6071         0           0       42336    ( 0.00%) 
[07/15 18:40:12    106s] (I)      Layer  4:      42135       770         0           0       41976    ( 0.00%) 
[07/15 18:40:12    106s] (I)      Total:        120580     13572         4        4016      122272    ( 3.18%) 
[07/15 18:40:12    106s] (I)      
[07/15 18:40:12    106s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/15 18:40:12    106s] [NR-eGR]                        OverCon            
[07/15 18:40:12    106s] [NR-eGR]                         #Gcell     %Gcell
[07/15 18:40:12    106s] [NR-eGR]        Layer               (1)    OverCon
[07/15 18:40:12    106s] [NR-eGR] ----------------------------------------------
[07/15 18:40:12    106s] [NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[07/15 18:40:12    106s] [NR-eGR]    MET2 ( 2)         4( 0.08%)   ( 0.08%) 
[07/15 18:40:12    106s] [NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[07/15 18:40:12    106s] [NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[07/15 18:40:12    106s] [NR-eGR] ----------------------------------------------
[07/15 18:40:12    106s] [NR-eGR]        Total         4( 0.03%)   ( 0.03%) 
[07/15 18:40:12    106s] [NR-eGR] 
[07/15 18:40:12    106s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2199.41 MB )
[07/15 18:40:12    106s] (I)      total 2D Cap : 122538 = (42768 H, 79770 V)
[07/15 18:40:12    106s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/15 18:40:12    106s] (I)      ============= Track Assignment ============
[07/15 18:40:12    106s] (I)      Started Track Assignment (1T) ( Curr Mem: 2199.41 MB )
[07/15 18:40:12    106s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[07/15 18:40:12    106s] (I)      Run Multi-thread track assignment
[07/15 18:40:12    106s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2199.41 MB )
[07/15 18:40:12    106s] (I)      Started Export ( Curr Mem: 2199.41 MB )
[07/15 18:40:12    106s] [NR-eGR]                 Length (um)   Vias 
[07/15 18:40:12    106s] [NR-eGR] -----------------------------------
[07/15 18:40:12    106s] [NR-eGR]  MET1    (1H)             1   4814 
[07/15 18:40:12    106s] [NR-eGR]  MET2    (2V)         23676   6405 
[07/15 18:40:12    106s] [NR-eGR]  MET3    (3H)         27442    362 
[07/15 18:40:12    106s] [NR-eGR]  MET4    (4V)          3663      0 
[07/15 18:40:12    106s] [NR-eGR]  METTP   (5H)             0      0 
[07/15 18:40:12    106s] [NR-eGR]  METTPL  (6V)             0      0 
[07/15 18:40:12    106s] [NR-eGR] -----------------------------------
[07/15 18:40:12    106s] [NR-eGR]          Total        54781  11581 
[07/15 18:40:12    106s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:40:12    106s] [NR-eGR] Total half perimeter of net bounding box: 44351um
[07/15 18:40:12    106s] [NR-eGR] Total length: 54781um, number of vias: 11581
[07/15 18:40:12    106s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:40:12    106s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[07/15 18:40:12    106s] [NR-eGR] --------------------------------------------------------------------------
[07/15 18:40:12    106s] (I)      Finished Export ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2189.89 MB )
[07/15 18:40:12    106s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2181.89 MB )
[07/15 18:40:12    106s] (I)      ===================================== Runtime Summary =====================================
[07/15 18:40:12    106s] (I)       Step                                        %       Start      Finish      Real       CPU 
[07/15 18:40:12    106s] (I)      -------------------------------------------------------------------------------------------
[07/15 18:40:12    106s] (I)       Early Global Route kernel             100.00%  915.55 sec  915.62 sec  0.07 sec  0.07 sec 
[07/15 18:40:12    106s] (I)       +-Import and model                     11.96%  915.56 sec  915.57 sec  0.01 sec  0.01 sec 
[07/15 18:40:12    106s] (I)       | +-Create place DB                     3.19%  915.56 sec  915.56 sec  0.00 sec  0.00 sec 
[07/15 18:40:12    106s] (I)       | | +-Import place data                 3.02%  915.56 sec  915.56 sec  0.00 sec  0.00 sec 
[07/15 18:40:12    106s] (I)       | | | +-Read instances and placement    0.89%  915.56 sec  915.56 sec  0.00 sec  0.00 sec 
[07/15 18:40:12    106s] (I)       | | | +-Read nets                       1.80%  915.56 sec  915.56 sec  0.00 sec  0.00 sec 
[07/15 18:40:12    106s] (I)       | +-Create route DB                     6.53%  915.56 sec  915.57 sec  0.00 sec  0.01 sec 
[07/15 18:40:12    106s] (I)       | | +-Import route data (1T)            6.19%  915.56 sec  915.57 sec  0.00 sec  0.01 sec 
[07/15 18:40:12    106s] (I)       | | | +-Read blockages ( Layer 2-4 )    1.38%  915.57 sec  915.57 sec  0.00 sec  0.00 sec 
[07/15 18:40:12    106s] (I)       | | | | +-Read routing blockages        0.00%  915.57 sec  915.57 sec  0.00 sec  0.00 sec 
[07/15 18:40:12    106s] (I)       | | | | +-Read instance blockages       0.22%  915.57 sec  915.57 sec  0.00 sec  0.00 sec 
[07/15 18:40:12    106s] (I)       | | | | +-Read PG blockages             0.05%  915.57 sec  915.57 sec  0.00 sec  0.00 sec 
[07/15 18:40:12    106s] (I)       | | | | +-Read clock blockages          0.02%  915.57 sec  915.57 sec  0.00 sec  0.00 sec 
[07/15 18:40:12    106s] (I)       | | | | +-Read other blockages          0.02%  915.57 sec  915.57 sec  0.00 sec  0.00 sec 
[07/15 18:40:12    106s] (I)       | | | | +-Read halo blockages           0.01%  915.57 sec  915.57 sec  0.00 sec  0.00 sec 
[07/15 18:40:12    106s] (I)       | | | | +-Read boundary cut boxes       0.00%  915.57 sec  915.57 sec  0.00 sec  0.00 sec 
[07/15 18:40:12    106s] (I)       | | | +-Read blackboxes                 0.02%  915.57 sec  915.57 sec  0.00 sec  0.00 sec 
[07/15 18:40:12    106s] (I)       | | | +-Read prerouted                  0.65%  915.57 sec  915.57 sec  0.00 sec  0.00 sec 
[07/15 18:40:12    106s] (I)       | | | +-Read unlegalized nets           0.06%  915.57 sec  915.57 sec  0.00 sec  0.00 sec 
[07/15 18:40:12    106s] (I)       | | | +-Read nets                       0.43%  915.57 sec  915.57 sec  0.00 sec  0.00 sec 
[07/15 18:40:12    106s] (I)       | | | +-Set up via pillars              0.01%  915.57 sec  915.57 sec  0.00 sec  0.00 sec 
[07/15 18:40:12    106s] (I)       | | | +-Initialize 3D grid graph        0.02%  915.57 sec  915.57 sec  0.00 sec  0.00 sec 
[07/15 18:40:12    106s] (I)       | | | +-Model blockage capacity         1.02%  915.57 sec  915.57 sec  0.00 sec  0.00 sec 
[07/15 18:40:12    106s] (I)       | | | | +-Initialize 3D capacity        0.80%  915.57 sec  915.57 sec  0.00 sec  0.00 sec 
[07/15 18:40:12    106s] (I)       | +-Read aux data                       0.00%  915.57 sec  915.57 sec  0.00 sec  0.00 sec 
[07/15 18:40:12    106s] (I)       | +-Others data preparation             0.07%  915.57 sec  915.57 sec  0.00 sec  0.00 sec 
[07/15 18:40:12    106s] (I)       | +-Create route kernel                 1.37%  915.57 sec  915.57 sec  0.00 sec  0.00 sec 
[07/15 18:40:12    106s] (I)       +-Global Routing                       17.46%  915.57 sec  915.58 sec  0.01 sec  0.01 sec 
[07/15 18:40:12    106s] (I)       | +-Initialization                      0.50%  915.57 sec  915.57 sec  0.00 sec  0.00 sec 
[07/15 18:40:12    106s] (I)       | +-Net group 1                        15.73%  915.57 sec  915.58 sec  0.01 sec  0.01 sec 
[07/15 18:40:12    106s] (I)       | | +-Generate topology                 1.29%  915.57 sec  915.57 sec  0.00 sec  0.00 sec 
[07/15 18:40:12    106s] (I)       | | +-Phase 1a                          2.71%  915.57 sec  915.57 sec  0.00 sec  0.00 sec 
[07/15 18:40:12    106s] (I)       | | | +-Pattern routing (1T)            2.07%  915.57 sec  915.57 sec  0.00 sec  0.00 sec 
[07/15 18:40:12    106s] (I)       | | | +-Add via demand to 2D            0.28%  915.57 sec  915.57 sec  0.00 sec  0.00 sec 
[07/15 18:40:12    106s] (I)       | | +-Phase 1b                          0.07%  915.57 sec  915.57 sec  0.00 sec  0.00 sec 
[07/15 18:40:12    106s] (I)       | | +-Phase 1c                          0.02%  915.57 sec  915.57 sec  0.00 sec  0.00 sec 
[07/15 18:40:12    106s] (I)       | | +-Phase 1d                          0.02%  915.57 sec  915.57 sec  0.00 sec  0.00 sec 
[07/15 18:40:12    106s] (I)       | | +-Phase 1e                          0.19%  915.57 sec  915.57 sec  0.00 sec  0.00 sec 
[07/15 18:40:12    106s] (I)       | | | +-Route legalization              0.00%  915.57 sec  915.57 sec  0.00 sec  0.00 sec 
[07/15 18:40:12    106s] (I)       | | +-Phase 1l                          9.96%  915.57 sec  915.58 sec  0.01 sec  0.01 sec 
[07/15 18:40:12    106s] (I)       | | | +-Layer assignment (1T)           9.59%  915.58 sec  915.58 sec  0.01 sec  0.01 sec 
[07/15 18:40:12    106s] (I)       | +-Clean cong LA                       0.00%  915.58 sec  915.58 sec  0.00 sec  0.00 sec 
[07/15 18:40:12    106s] (I)       +-Export 3D cong map                    0.69%  915.58 sec  915.58 sec  0.00 sec  0.00 sec 
[07/15 18:40:12    106s] (I)       | +-Export 2D cong map                  0.12%  915.58 sec  915.58 sec  0.00 sec  0.00 sec 
[07/15 18:40:12    106s] (I)       +-Extract Global 3D Wires               0.22%  915.58 sec  915.58 sec  0.00 sec  0.00 sec 
[07/15 18:40:12    106s] (I)       +-Track Assignment (1T)                13.04%  915.58 sec  915.59 sec  0.01 sec  0.01 sec 
[07/15 18:40:12    106s] (I)       | +-Initialization                      0.06%  915.58 sec  915.58 sec  0.00 sec  0.00 sec 
[07/15 18:40:12    106s] (I)       | +-Track Assignment Kernel            11.78%  915.58 sec  915.59 sec  0.01 sec  0.01 sec 
[07/15 18:40:12    106s] (I)       | +-Free Memory                         0.02%  915.59 sec  915.59 sec  0.00 sec  0.00 sec 
[07/15 18:40:12    106s] (I)       +-Export                               33.67%  915.59 sec  915.62 sec  0.02 sec  0.02 sec 
[07/15 18:40:12    106s] (I)       | +-Export DB wires                     4.96%  915.59 sec  915.60 sec  0.00 sec  0.01 sec 
[07/15 18:40:12    106s] (I)       | | +-Export all nets                   3.55%  915.59 sec  915.60 sec  0.00 sec  0.00 sec 
[07/15 18:40:12    106s] (I)       | | +-Set wire vias                     0.85%  915.60 sec  915.60 sec  0.00 sec  0.01 sec 
[07/15 18:40:12    106s] (I)       | +-Report wirelength                   2.40%  915.60 sec  915.60 sec  0.00 sec  0.00 sec 
[07/15 18:40:12    106s] (I)       | +-Update net boxes                    1.71%  915.60 sec  915.60 sec  0.00 sec  0.00 sec 
[07/15 18:40:12    106s] (I)       | +-Update timing                      23.92%  915.60 sec  915.62 sec  0.02 sec  0.01 sec 
[07/15 18:40:12    106s] (I)       +-Postprocess design                    2.08%  915.62 sec  915.62 sec  0.00 sec  0.01 sec 
[07/15 18:40:12    106s] (I)      ==================== Summary by functions =====================
[07/15 18:40:12    106s] (I)       Lv  Step                                %      Real       CPU 
[07/15 18:40:12    106s] (I)      ---------------------------------------------------------------
[07/15 18:40:12    106s] (I)        0  Early Global Route kernel     100.00%  0.07 sec  0.07 sec 
[07/15 18:40:12    106s] (I)        1  Export                         33.67%  0.02 sec  0.02 sec 
[07/15 18:40:12    106s] (I)        1  Global Routing                 17.46%  0.01 sec  0.01 sec 
[07/15 18:40:12    106s] (I)        1  Track Assignment (1T)          13.04%  0.01 sec  0.01 sec 
[07/15 18:40:12    106s] (I)        1  Import and model               11.96%  0.01 sec  0.01 sec 
[07/15 18:40:12    106s] (I)        1  Postprocess design              2.08%  0.00 sec  0.01 sec 
[07/15 18:40:12    106s] (I)        1  Export 3D cong map              0.69%  0.00 sec  0.00 sec 
[07/15 18:40:12    106s] (I)        1  Extract Global 3D Wires         0.22%  0.00 sec  0.00 sec 
[07/15 18:40:12    106s] (I)        2  Update timing                  23.92%  0.02 sec  0.01 sec 
[07/15 18:40:12    106s] (I)        2  Net group 1                    15.73%  0.01 sec  0.01 sec 
[07/15 18:40:12    106s] (I)        2  Track Assignment Kernel        11.78%  0.01 sec  0.01 sec 
[07/15 18:40:12    106s] (I)        2  Create route DB                 6.53%  0.00 sec  0.01 sec 
[07/15 18:40:12    106s] (I)        2  Export DB wires                 4.96%  0.00 sec  0.01 sec 
[07/15 18:40:12    106s] (I)        2  Create place DB                 3.19%  0.00 sec  0.00 sec 
[07/15 18:40:12    106s] (I)        2  Report wirelength               2.40%  0.00 sec  0.00 sec 
[07/15 18:40:12    106s] (I)        2  Update net boxes                1.71%  0.00 sec  0.00 sec 
[07/15 18:40:12    106s] (I)        2  Create route kernel             1.37%  0.00 sec  0.00 sec 
[07/15 18:40:12    106s] (I)        2  Initialization                  0.57%  0.00 sec  0.00 sec 
[07/15 18:40:12    106s] (I)        2  Export 2D cong map              0.12%  0.00 sec  0.00 sec 
[07/15 18:40:12    106s] (I)        2  Others data preparation         0.07%  0.00 sec  0.00 sec 
[07/15 18:40:12    106s] (I)        2  Free Memory                     0.02%  0.00 sec  0.00 sec 
[07/15 18:40:12    106s] (I)        2  Read aux data                   0.00%  0.00 sec  0.00 sec 
[07/15 18:40:12    106s] (I)        2  Clean cong LA                   0.00%  0.00 sec  0.00 sec 
[07/15 18:40:12    106s] (I)        3  Phase 1l                        9.96%  0.01 sec  0.01 sec 
[07/15 18:40:12    106s] (I)        3  Import route data (1T)          6.19%  0.00 sec  0.01 sec 
[07/15 18:40:12    106s] (I)        3  Export all nets                 3.55%  0.00 sec  0.00 sec 
[07/15 18:40:12    106s] (I)        3  Import place data               3.02%  0.00 sec  0.00 sec 
[07/15 18:40:12    106s] (I)        3  Phase 1a                        2.71%  0.00 sec  0.00 sec 
[07/15 18:40:12    106s] (I)        3  Generate topology               1.29%  0.00 sec  0.00 sec 
[07/15 18:40:12    106s] (I)        3  Set wire vias                   0.85%  0.00 sec  0.01 sec 
[07/15 18:40:12    106s] (I)        3  Phase 1e                        0.19%  0.00 sec  0.00 sec 
[07/15 18:40:12    106s] (I)        3  Phase 1b                        0.07%  0.00 sec  0.00 sec 
[07/15 18:40:12    106s] (I)        3  Phase 1d                        0.02%  0.00 sec  0.00 sec 
[07/15 18:40:12    106s] (I)        3  Phase 1c                        0.02%  0.00 sec  0.00 sec 
[07/15 18:40:12    106s] (I)        4  Layer assignment (1T)           9.59%  0.01 sec  0.01 sec 
[07/15 18:40:12    106s] (I)        4  Read nets                       2.23%  0.00 sec  0.00 sec 
[07/15 18:40:12    106s] (I)        4  Pattern routing (1T)            2.07%  0.00 sec  0.00 sec 
[07/15 18:40:12    106s] (I)        4  Read blockages ( Layer 2-4 )    1.38%  0.00 sec  0.00 sec 
[07/15 18:40:12    106s] (I)        4  Model blockage capacity         1.02%  0.00 sec  0.00 sec 
[07/15 18:40:12    106s] (I)        4  Read instances and placement    0.89%  0.00 sec  0.00 sec 
[07/15 18:40:12    106s] (I)        4  Read prerouted                  0.65%  0.00 sec  0.00 sec 
[07/15 18:40:12    106s] (I)        4  Add via demand to 2D            0.28%  0.00 sec  0.00 sec 
[07/15 18:40:12    106s] (I)        4  Read unlegalized nets           0.06%  0.00 sec  0.00 sec 
[07/15 18:40:12    106s] (I)        4  Initialize 3D grid graph        0.02%  0.00 sec  0.00 sec 
[07/15 18:40:12    106s] (I)        4  Read blackboxes                 0.02%  0.00 sec  0.00 sec 
[07/15 18:40:12    106s] (I)        4  Set up via pillars              0.01%  0.00 sec  0.00 sec 
[07/15 18:40:12    106s] (I)        4  Route legalization              0.00%  0.00 sec  0.00 sec 
[07/15 18:40:12    106s] (I)        5  Initialize 3D capacity          0.80%  0.00 sec  0.00 sec 
[07/15 18:40:12    106s] (I)        5  Read instance blockages         0.22%  0.00 sec  0.00 sec 
[07/15 18:40:12    106s] (I)        5  Read PG blockages               0.05%  0.00 sec  0.00 sec 
[07/15 18:40:12    106s] (I)        5  Read clock blockages            0.02%  0.00 sec  0.00 sec 
[07/15 18:40:12    106s] (I)        5  Read other blockages            0.02%  0.00 sec  0.00 sec 
[07/15 18:40:12    106s] (I)        5  Read halo blockages             0.01%  0.00 sec  0.00 sec 
[07/15 18:40:12    106s] (I)        5  Read routing blockages          0.00%  0.00 sec  0.00 sec 
[07/15 18:40:12    106s] (I)        5  Read boundary cut boxes         0.00%  0.00 sec  0.00 sec 
[07/15 18:40:12    106s] Extraction called for design 'aska_dig' of instances=1234 and nets=1295 using extraction engine 'preRoute' .
[07/15 18:40:12    106s] PreRoute RC Extraction called for design aska_dig.
[07/15 18:40:12    106s] RC Extraction called in multi-corner(2) mode.
[07/15 18:40:12    106s] RCMode: PreRoute
[07/15 18:40:12    106s]       RC Corner Indexes            0       1   
[07/15 18:40:12    106s] Capacitance Scaling Factor   : 1.00000 1.00000 
[07/15 18:40:12    106s] Resistance Scaling Factor    : 1.00000 1.00000 
[07/15 18:40:12    106s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[07/15 18:40:12    106s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[07/15 18:40:12    106s] Shrink Factor                : 1.00000
[07/15 18:40:12    106s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/15 18:40:12    106s] Using capacitance table file ...
[07/15 18:40:12    106s] 
[07/15 18:40:12    106s] Trim Metal Layers:
[07/15 18:40:12    106s] LayerId::1 widthSet size::4
[07/15 18:40:12    106s] LayerId::2 widthSet size::4
[07/15 18:40:12    106s] LayerId::3 widthSet size::4
[07/15 18:40:12    106s] LayerId::4 widthSet size::4
[07/15 18:40:12    106s] LayerId::5 widthSet size::4
[07/15 18:40:12    106s] LayerId::6 widthSet size::2
[07/15 18:40:12    106s] Updating RC grid for preRoute extraction ...
[07/15 18:40:12    106s] eee: pegSigSF::1.070000
[07/15 18:40:12    106s] Initializing multi-corner capacitance tables ... 
[07/15 18:40:12    106s] Initializing multi-corner resistance tables ...
[07/15 18:40:12    106s] eee: l::1 avDens::0.108779 usedTrk::522.139018 availTrk::4800.000000 sigTrk::522.139018
[07/15 18:40:12    106s] eee: l::2 avDens::0.130915 usedTrk::586.498589 availTrk::4480.000000 sigTrk::586.498589
[07/15 18:40:12    106s] eee: l::3 avDens::0.163083 usedTrk::613.193753 availTrk::3760.000000 sigTrk::613.193753
[07/15 18:40:12    106s] eee: l::4 avDens::0.023204 usedTrk::83.535156 availTrk::3600.000000 sigTrk::83.535156
[07/15 18:40:12    106s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:40:12    106s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:40:12    106s] {RT max_rc 0 4 4 0}
[07/15 18:40:12    106s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.045605 aWlH=0.000000 lMod=0 pMax=0.824800 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/15 18:40:12    106s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2181.895M)
[07/15 18:40:12    106s] Compute RC Scale Done ...
[07/15 18:40:12    106s] OPERPROF: Starting HotSpotCal at level 1, MEM:2201.0M, EPOCH TIME: 1721083212.380632
[07/15 18:40:12    106s] [hotspot] +------------+---------------+---------------+
[07/15 18:40:12    106s] [hotspot] |            |   max hotspot | total hotspot |
[07/15 18:40:12    106s] [hotspot] +------------+---------------+---------------+
[07/15 18:40:12    106s] [hotspot] | normalized |          0.00 |          0.00 |
[07/15 18:40:12    106s] [hotspot] +------------+---------------+---------------+
[07/15 18:40:12    106s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/15 18:40:12    106s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/15 18:40:12    106s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:2217.0M, EPOCH TIME: 1721083212.381509
[07/15 18:40:12    106s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
[07/15 18:40:12    106s] Begin: GigaOpt Route Type Constraints Refinement
[07/15 18:40:12    106s] *** CongRefineRouteType #2 [begin] (optDesign #4) : totSession cpu/real = 0:01:46.5/0:22:38.9 (0.1), mem = 2217.0M
[07/15 18:40:12    106s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31913.24
[07/15 18:40:12    106s] ### Creating RouteCongInterface, started
[07/15 18:40:12    106s] 
[07/15 18:40:12    106s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[07/15 18:40:12    106s] 
[07/15 18:40:12    106s] #optDebug: {0, 1.000}
[07/15 18:40:12    106s] ### Creating RouteCongInterface, finished
[07/15 18:40:12    106s] Updated routing constraints on 0 nets.
[07/15 18:40:12    106s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31913.24
[07/15 18:40:12    106s] Bottom Preferred Layer:
[07/15 18:40:12    106s] +-------------+------------+----------+
[07/15 18:40:12    106s] |    Layer    |    CLK     |   Rule   |
[07/15 18:40:12    106s] +-------------+------------+----------+
[07/15 18:40:12    106s] | MET2 (z=2)  |         13 | default  |
[07/15 18:40:12    106s] +-------------+------------+----------+
[07/15 18:40:12    106s] Via Pillar Rule:
[07/15 18:40:12    106s]     None
[07/15 18:40:12    106s] *** CongRefineRouteType #2 [finish] (optDesign #4) : cpu/real = 0:00:00.0/0:00:00.0 (3.0), totSession cpu/real = 0:01:46.5/0:22:38.9 (0.1), mem = 2217.0M
[07/15 18:40:12    106s] 
[07/15 18:40:12    106s] =============================================================================================
[07/15 18:40:12    106s]  Step TAT Report : CongRefineRouteType #2 / optDesign #4                        21.18-s099_1
[07/15 18:40:12    106s] =============================================================================================
[07/15 18:40:12    106s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:40:12    106s] ---------------------------------------------------------------------------------------------
[07/15 18:40:12    106s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  78.6 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:40:12    106s] [ MISC                   ]          0:00:00.0  (  21.4 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:40:12    106s] ---------------------------------------------------------------------------------------------
[07/15 18:40:12    106s]  CongRefineRouteType #2 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:40:12    106s] ---------------------------------------------------------------------------------------------
[07/15 18:40:12    106s] 
[07/15 18:40:12    106s] End: GigaOpt Route Type Constraints Refinement
[07/15 18:40:12    106s] skip EGR on cluster skew clock nets.
[07/15 18:40:12    106s] OPTC: user 20.0
[07/15 18:40:12    106s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/15 18:40:12    106s] #################################################################################
[07/15 18:40:12    106s] # Design Stage: PreRoute
[07/15 18:40:12    106s] # Design Name: aska_dig
[07/15 18:40:12    106s] # Design Mode: 180nm
[07/15 18:40:12    106s] # Analysis Mode: MMMC Non-OCV 
[07/15 18:40:12    106s] # Parasitics Mode: No SPEF/RCDB 
[07/15 18:40:12    106s] # Signoff Settings: SI Off 
[07/15 18:40:12    106s] #################################################################################
[07/15 18:40:12    106s] Calculate delays in BcWc mode...
[07/15 18:40:12    106s] Topological Sorting (REAL = 0:00:00.0, MEM = 2215.0M, InitMEM = 2215.0M)
[07/15 18:40:12    106s] Start delay calculation (fullDC) (1 T). (MEM=2214.98)
[07/15 18:40:12    106s] End AAE Lib Interpolated Model. (MEM=2226.49 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:40:12    106s] Total number of fetched objects 1268
[07/15 18:40:12    106s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:40:12    106s] End delay calculation. (MEM=2240.64 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 18:40:12    106s] End delay calculation (fullDC). (MEM=2240.64 CPU=0:00:00.2 REAL=0:00:00.0)
[07/15 18:40:12    106s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2240.6M) ***
[07/15 18:40:12    106s] GigaOpt: Skipping postEco DRV optimization
[07/15 18:40:12    106s] **INFO: Flow update: Design timing is met.
[07/15 18:40:12    106s] Running refinePlace -preserveRouting true -hardFence false
[07/15 18:40:12    106s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2240.6M, EPOCH TIME: 1721083212.641931
[07/15 18:40:12    106s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2240.6M, EPOCH TIME: 1721083212.641987
[07/15 18:40:12    106s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2240.6M, EPOCH TIME: 1721083212.642058
[07/15 18:40:12    106s] Processing tracks to init pin-track alignment.
[07/15 18:40:12    106s] z: 2, totalTracks: 1
[07/15 18:40:12    106s] z: 4, totalTracks: 1
[07/15 18:40:12    106s] z: 6, totalTracks: 1
[07/15 18:40:12    106s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:40:12    106s] All LLGs are deleted
[07/15 18:40:12    106s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:12    106s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:12    106s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2240.6M, EPOCH TIME: 1721083212.643226
[07/15 18:40:12    106s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2240.6M, EPOCH TIME: 1721083212.643305
[07/15 18:40:12    106s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2240.6M, EPOCH TIME: 1721083212.643526
[07/15 18:40:12    106s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:12    106s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:12    106s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2240.6M, EPOCH TIME: 1721083212.643705
[07/15 18:40:12    106s] Max number of tech site patterns supported in site array is 256.
[07/15 18:40:12    106s] Core basic site is core_ji3v
[07/15 18:40:12    106s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2240.6M, EPOCH TIME: 1721083212.652267
[07/15 18:40:12    106s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 18:40:12    106s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 18:40:12    106s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.000, REAL:0.000, MEM:2240.6M, EPOCH TIME: 1721083212.652449
[07/15 18:40:12    106s] Fast DP-INIT is on for default
[07/15 18:40:12    106s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/15 18:40:12    106s] Atter site array init, number of instance map data is 0.
[07/15 18:40:12    106s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.000, REAL:0.009, MEM:2240.6M, EPOCH TIME: 1721083212.652842
[07/15 18:40:12    106s] 
[07/15 18:40:12    106s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:40:12    106s] 
[07/15 18:40:12    106s]  Skipping Bad Lib Cell Checking (CMU) !
[07/15 18:40:12    106s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.010, REAL:0.010, MEM:2240.6M, EPOCH TIME: 1721083212.653185
[07/15 18:40:12    106s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2240.6M, EPOCH TIME: 1721083212.653232
[07/15 18:40:12    106s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2256.6M, EPOCH TIME: 1721083212.653584
[07/15 18:40:12    106s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2256.6MB).
[07/15 18:40:12    106s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.020, REAL:0.012, MEM:2256.6M, EPOCH TIME: 1721083212.653757
[07/15 18:40:12    106s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.020, REAL:0.012, MEM:2256.6M, EPOCH TIME: 1721083212.653796
[07/15 18:40:12    106s] TDRefine: refinePlace mode is spiral
[07/15 18:40:12    106s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.31913.15
[07/15 18:40:12    106s] OPERPROF:   Starting RefinePlace at level 2, MEM:2256.6M, EPOCH TIME: 1721083212.653851
[07/15 18:40:12    106s] *** Starting refinePlace (0:01:47 mem=2256.6M) ***
[07/15 18:40:12    106s] Total net bbox length = 4.435e+04 (2.440e+04 1.995e+04) (ext = 4.984e+03)
[07/15 18:40:12    106s] 
[07/15 18:40:12    106s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:40:12    106s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:40:12    106s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:40:12    106s] 
[07/15 18:40:12    106s] Starting Small incrNP...
[07/15 18:40:12    106s] User Input Parameters:
[07/15 18:40:12    106s] - Congestion Driven    : Off
[07/15 18:40:12    106s] - Timing Driven        : Off
[07/15 18:40:12    106s] - Area-Violation Based : Off
[07/15 18:40:12    106s] - Start Rollback Level : -5
[07/15 18:40:12    106s] - Legalized            : On
[07/15 18:40:12    106s] - Window Based         : Off
[07/15 18:40:12    106s] - eDen incr mode       : Off
[07/15 18:40:12    106s] - Small incr mode      : On
[07/15 18:40:12    106s] 
[07/15 18:40:12    106s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:2256.6M, EPOCH TIME: 1721083212.655135
[07/15 18:40:12    106s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:2256.6M, EPOCH TIME: 1721083212.655311
[07/15 18:40:12    106s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.000, REAL:0.000, MEM:2256.6M, EPOCH TIME: 1721083212.655614
[07/15 18:40:12    106s] default core: bins with density > 0.750 = 12.00 % ( 6 / 50 )
[07/15 18:40:12    106s] Density distribution unevenness ratio = 9.947%
[07/15 18:40:12    106s] Density distribution unevenness ratio (U70) = 2.871%
[07/15 18:40:12    106s] Density distribution unevenness ratio (U80) = 0.290%
[07/15 18:40:12    106s] Density distribution unevenness ratio (U90) = 0.000%
[07/15 18:40:12    106s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.000, REAL:0.001, MEM:2256.6M, EPOCH TIME: 1721083212.655689
[07/15 18:40:12    106s] cost 0.831250, thresh 1.000000
[07/15 18:40:12    106s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2256.6M)
[07/15 18:40:12    106s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[07/15 18:40:12    106s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2256.6M, EPOCH TIME: 1721083212.655809
[07/15 18:40:12    106s] Starting refinePlace ...
[07/15 18:40:12    106s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:40:12    106s] One DDP V2 for no tweak run.
[07/15 18:40:12    106s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:40:12    106s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2256.6M, EPOCH TIME: 1721083212.657706
[07/15 18:40:12    106s] DDP initSite1 nrRow 45 nrJob 45
[07/15 18:40:12    106s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2256.6M, EPOCH TIME: 1721083212.657765
[07/15 18:40:12    106s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2256.6M, EPOCH TIME: 1721083212.657830
[07/15 18:40:12    106s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2256.6M, EPOCH TIME: 1721083212.657870
[07/15 18:40:12    106s] DDP markSite nrRow 45 nrJob 45
[07/15 18:40:12    106s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:2256.6M, EPOCH TIME: 1721083212.657957
[07/15 18:40:12    106s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.000, MEM:2256.6M, EPOCH TIME: 1721083212.657999
[07/15 18:40:12    106s]   Spread Effort: high, pre-route mode, useDDP on.
[07/15 18:40:12    106s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2256.6MB) @(0:01:47 - 0:01:47).
[07/15 18:40:12    106s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 18:40:12    106s] wireLenOptFixPriorityInst 368 inst fixed
[07/15 18:40:12    106s] 
[07/15 18:40:12    106s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[07/15 18:40:12    106s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f5ae257aec0.
[07/15 18:40:12    106s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[07/15 18:40:12    106s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[07/15 18:40:12    106s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[07/15 18:40:12    106s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/15 18:40:12    106s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2240.6MB) @(0:01:47 - 0:01:47).
[07/15 18:40:12    106s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 18:40:12    106s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2240.6MB
[07/15 18:40:12    106s] Statistics of distance of Instance movement in refine placement:
[07/15 18:40:12    106s]   maximum (X+Y) =         0.00 um
[07/15 18:40:12    106s]   mean    (X+Y) =         0.00 um
[07/15 18:40:12    106s] Summary Report:
[07/15 18:40:12    106s] Instances move: 0 (out of 1223 movable)
[07/15 18:40:12    106s] Instances flipped: 0
[07/15 18:40:12    106s] Mean displacement: 0.00 um
[07/15 18:40:12    106s] Max displacement: 0.00 um 
[07/15 18:40:12    106s] Total instances moved : 0
[07/15 18:40:12    106s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.020, REAL:0.021, MEM:2240.6M, EPOCH TIME: 1721083212.677084
[07/15 18:40:12    106s] Total net bbox length = 4.435e+04 (2.440e+04 1.995e+04) (ext = 4.984e+03)
[07/15 18:40:12    106s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2240.6MB
[07/15 18:40:12    106s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2240.6MB) @(0:01:47 - 0:01:47).
[07/15 18:40:12    106s] *** Finished refinePlace (0:01:47 mem=2240.6M) ***
[07/15 18:40:12    106s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.31913.15
[07/15 18:40:12    106s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.020, REAL:0.024, MEM:2240.6M, EPOCH TIME: 1721083212.677500
[07/15 18:40:12    106s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2240.6M, EPOCH TIME: 1721083212.677545
[07/15 18:40:12    106s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1234).
[07/15 18:40:12    106s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:12    106s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:12    106s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:12    106s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.000, REAL:0.002, MEM:2192.6M, EPOCH TIME: 1721083212.679737
[07/15 18:40:12    106s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.040, REAL:0.038, MEM:2192.6M, EPOCH TIME: 1721083212.679793
[07/15 18:40:12    106s] **INFO: Flow update: Design timing is met.
[07/15 18:40:12    106s] **INFO: Flow update: Design timing is met.
[07/15 18:40:12    106s] **INFO: Flow update: Design timing is met.
[07/15 18:40:12    106s] #optDebug: fT-D <X 1 0 0 0>
[07/15 18:40:12    106s] Register exp ratio and priority group on 0 nets on 1268 nets : 
[07/15 18:40:12    106s] 
[07/15 18:40:12    106s] Active setup views:
[07/15 18:40:12    106s]  slow_functional_mode
[07/15 18:40:12    106s]   Dominating endpoints: 0
[07/15 18:40:12    106s]   Dominating TNS: -0.000
[07/15 18:40:12    106s] 
[07/15 18:40:12    106s] Extraction called for design 'aska_dig' of instances=1234 and nets=1295 using extraction engine 'preRoute' .
[07/15 18:40:12    106s] PreRoute RC Extraction called for design aska_dig.
[07/15 18:40:12    106s] RC Extraction called in multi-corner(2) mode.
[07/15 18:40:12    106s] RCMode: PreRoute
[07/15 18:40:12    106s]       RC Corner Indexes            0       1   
[07/15 18:40:12    106s] Capacitance Scaling Factor   : 1.00000 1.00000 
[07/15 18:40:12    106s] Resistance Scaling Factor    : 1.00000 1.00000 
[07/15 18:40:12    106s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[07/15 18:40:12    106s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[07/15 18:40:12    106s] Shrink Factor                : 1.00000
[07/15 18:40:12    106s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/15 18:40:12    106s] Using capacitance table file ...
[07/15 18:40:12    106s] 
[07/15 18:40:12    106s] Trim Metal Layers:
[07/15 18:40:12    106s] LayerId::1 widthSet size::4
[07/15 18:40:12    106s] LayerId::2 widthSet size::4
[07/15 18:40:12    106s] LayerId::3 widthSet size::4
[07/15 18:40:12    106s] LayerId::4 widthSet size::4
[07/15 18:40:12    106s] LayerId::5 widthSet size::4
[07/15 18:40:12    106s] LayerId::6 widthSet size::2
[07/15 18:40:12    106s] Updating RC grid for preRoute extraction ...
[07/15 18:40:12    106s] eee: pegSigSF::1.070000
[07/15 18:40:12    106s] Initializing multi-corner capacitance tables ... 
[07/15 18:40:12    106s] Initializing multi-corner resistance tables ...
[07/15 18:40:12    106s] eee: l::1 avDens::0.108779 usedTrk::522.139018 availTrk::4800.000000 sigTrk::522.139018
[07/15 18:40:12    106s] eee: l::2 avDens::0.130915 usedTrk::586.498589 availTrk::4480.000000 sigTrk::586.498589
[07/15 18:40:12    106s] eee: l::3 avDens::0.163083 usedTrk::613.193753 availTrk::3760.000000 sigTrk::613.193753
[07/15 18:40:12    106s] eee: l::4 avDens::0.023204 usedTrk::83.535156 availTrk::3600.000000 sigTrk::83.535156
[07/15 18:40:12    106s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:40:12    106s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 18:40:12    106s] {RT max_rc 0 4 4 0}
[07/15 18:40:12    106s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.045605 aWlH=0.000000 lMod=0 pMax=0.824800 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/15 18:40:12    106s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2207.289M)
[07/15 18:40:12    106s] Starting delay calculation for Setup views
[07/15 18:40:12    106s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/15 18:40:12    106s] #################################################################################
[07/15 18:40:12    106s] # Design Stage: PreRoute
[07/15 18:40:12    106s] # Design Name: aska_dig
[07/15 18:40:12    106s] # Design Mode: 180nm
[07/15 18:40:12    106s] # Analysis Mode: MMMC Non-OCV 
[07/15 18:40:12    106s] # Parasitics Mode: No SPEF/RCDB 
[07/15 18:40:12    106s] # Signoff Settings: SI Off 
[07/15 18:40:12    106s] #################################################################################
[07/15 18:40:12    106s] Calculate delays in BcWc mode...
[07/15 18:40:12    106s] Topological Sorting (REAL = 0:00:00.0, MEM = 2211.3M, InitMEM = 2211.3M)
[07/15 18:40:12    106s] Start delay calculation (fullDC) (1 T). (MEM=2211.31)
[07/15 18:40:12    106s] End AAE Lib Interpolated Model. (MEM=2222.83 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:40:12    107s] Total number of fetched objects 1268
[07/15 18:40:12    107s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:40:12    107s] End delay calculation. (MEM=2238.52 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 18:40:12    107s] End delay calculation (fullDC). (MEM=2238.52 CPU=0:00:00.2 REAL=0:00:00.0)
[07/15 18:40:12    107s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2238.5M) ***
[07/15 18:40:13    107s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:01:47 mem=2238.5M)
[07/15 18:40:13    107s] OPTC: user 20.0
[07/15 18:40:13    107s] Reported timing to dir ./timingReports
[07/15 18:40:13    107s] **optDesign ... cpu = 0:00:07, real = 0:00:08, mem = 1716.1M, totSessionCpu=0:01:47 **
[07/15 18:40:13    107s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2194.5M, EPOCH TIME: 1721083213.020173
[07/15 18:40:13    107s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:13    107s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:13    107s] 
[07/15 18:40:13    107s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:40:13    107s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2194.5M, EPOCH TIME: 1721083213.029495
[07/15 18:40:13    107s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:40:13    107s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:13    107s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.012  |  6.002  |  0.012  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2210.7M, EPOCH TIME: 1721083213.699907
[07/15 18:40:13    107s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:13    107s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:13    107s] 
[07/15 18:40:13    107s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:40:13    107s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2210.7M, EPOCH TIME: 1721083213.709218
[07/15 18:40:13    107s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:40:13    107s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:13    107s] Density: 60.695%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[07/15 18:40:13    107s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2210.7M, EPOCH TIME: 1721083213.711058
[07/15 18:40:13    107s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:13    107s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:13    107s] 
[07/15 18:40:13    107s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:40:13    107s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2210.7M, EPOCH TIME: 1721083213.720092
[07/15 18:40:13    107s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:40:13    107s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:13    107s] **optDesign ... cpu = 0:00:07, real = 0:00:08, mem = 1716.8M, totSessionCpu=0:01:47 **
[07/15 18:40:13    107s] *** Finished optDesign ***
[07/15 18:40:13    107s] 
[07/15 18:40:13    107s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:09.3 real=0:00:09.9)
[07/15 18:40:13    107s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:00.8 real=0:00:00.8)
[07/15 18:40:13    107s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:00.4 real=0:00:00.4)
[07/15 18:40:13    107s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:00.3 real=0:00:00.3)
[07/15 18:40:13    107s] Deleting Lib Analyzer.
[07/15 18:40:13    107s] Info: Destroy the CCOpt slew target map.
[07/15 18:40:13    107s] clean pInstBBox. size 0
[07/15 18:40:13    107s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[07/15 18:40:13    107s] All LLGs are deleted
[07/15 18:40:13    107s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:13    107s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:13    107s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2210.7M, EPOCH TIME: 1721083213.746081
[07/15 18:40:13    107s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2210.7M, EPOCH TIME: 1721083213.746172
[07/15 18:40:13    107s] Info: pop threads available for lower-level modules during optimization.
[07/15 18:40:13    107s] *** optDesign #4 [finish] : cpu/real = 0:00:07.5/0:00:08.0 (0.9), totSession cpu/real = 0:01:47.3/0:22:40.2 (0.1), mem = 2210.7M
[07/15 18:40:13    107s] 
[07/15 18:40:13    107s] =============================================================================================
[07/15 18:40:13    107s]  Final TAT Report : optDesign #4                                                21.18-s099_1
[07/15 18:40:13    107s] =============================================================================================
[07/15 18:40:13    107s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:40:13    107s] ---------------------------------------------------------------------------------------------
[07/15 18:40:13    107s] [ InitOpt                ]      1   0:00:00.8  (  10.6 % )     0:00:00.9 /  0:00:01.0    1.0
[07/15 18:40:13    107s] [ GlobalOpt              ]      1   0:00:00.8  (   9.9 % )     0:00:00.8 /  0:00:00.8    1.0
[07/15 18:40:13    107s] [ DrvOpt                 ]      1   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:40:13    107s] [ SimplifyNetlist        ]      1   0:00:00.8  (  10.1 % )     0:00:00.8 /  0:00:00.8    1.0
[07/15 18:40:13    107s] [ AreaOpt                ]      2   0:00:02.3  (  28.8 % )     0:00:02.4 /  0:00:02.4    1.0
[07/15 18:40:13    107s] [ ViewPruning            ]      8   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.8
[07/15 18:40:13    107s] [ OptSummaryReport       ]      2   0:00:00.1  (   0.8 % )     0:00:00.8 /  0:00:00.2    0.2
[07/15 18:40:13    107s] [ DrvReport              ]      2   0:00:00.6  (   7.6 % )     0:00:00.6 /  0:00:00.0    0.1
[07/15 18:40:13    107s] [ CongRefineRouteType    ]      2   0:00:00.7  (   9.2 % )     0:00:00.7 /  0:00:00.7    1.0
[07/15 18:40:13    107s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.8
[07/15 18:40:13    107s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:40:13    107s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:40:13    107s] [ PlacerInterfaceInit    ]      2   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.7
[07/15 18:40:13    107s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:40:13    107s] [ RefinePlace            ]      2   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    0.9
[07/15 18:40:13    107s] [ EarlyGlobalRoute       ]      1   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:40:13    107s] [ ExtractRC              ]      2   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    0.9
[07/15 18:40:13    107s] [ TimingUpdate           ]     24   0:00:00.2  (   2.4 % )     0:00:00.4 /  0:00:00.4    1.0
[07/15 18:40:13    107s] [ FullDelayCalc          ]      3   0:00:00.6  (   7.2 % )     0:00:00.6 /  0:00:00.6    1.0
[07/15 18:40:13    107s] [ TimingReport           ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.7
[07/15 18:40:13    107s] [ GenerateReports        ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.0
[07/15 18:40:13    107s] [ MISC                   ]          0:00:00.6  (   7.4 % )     0:00:00.6 /  0:00:00.6    1.0
[07/15 18:40:13    107s] ---------------------------------------------------------------------------------------------
[07/15 18:40:13    107s]  optDesign #4 TOTAL                 0:00:08.0  ( 100.0 % )     0:00:08.0 /  0:00:07.5    0.9
[07/15 18:40:13    107s] ---------------------------------------------------------------------------------------------
[07/15 18:40:13    107s] 
[07/15 18:40:13    107s] 
[07/15 18:40:13    107s] TimeStamp Deleting Cell Server Begin ...
[07/15 18:40:13    107s] 
[07/15 18:40:13    107s] TimeStamp Deleting Cell Server End ...
[07/15 18:40:20    107s] <CMD> optDesign -postCTS -hold
[07/15 18:40:20    107s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1671.4M, totSessionCpu=0:01:48 **
[07/15 18:40:20    107s] *** optDesign #5 [begin] : totSession cpu/real = 0:01:47.5/0:22:47.3 (0.1), mem = 2178.7M
[07/15 18:40:20    107s] Info: 1 threads available for lower-level modules during optimization.
[07/15 18:40:20    107s] GigaOpt running with 1 threads.
[07/15 18:40:20    107s] *** InitOpt #1 [begin] (optDesign #5) : totSession cpu/real = 0:01:47.5/0:22:47.3 (0.1), mem = 2178.7M
[07/15 18:40:20    107s] **INFO: User settings:
[07/15 18:40:20    107s] setDesignMode -process                            180
[07/15 18:40:20    107s] setExtractRCMode -coupling_c_th                   3
[07/15 18:40:20    107s] setExtractRCMode -engine                          preRoute
[07/15 18:40:20    107s] setExtractRCMode -relative_c_th                   0.03
[07/15 18:40:20    107s] setExtractRCMode -total_c_th                      5
[07/15 18:40:20    107s] setUsefulSkewMode -ecoRoute                       false
[07/15 18:40:20    107s] setUsefulSkewMode -maxAllowedDelay                1
[07/15 18:40:20    107s] setUsefulSkewMode -noBoundary                     false
[07/15 18:40:20    107s] setDelayCalMode -enable_high_fanout               true
[07/15 18:40:20    107s] setDelayCalMode -engine                           aae
[07/15 18:40:20    107s] setDelayCalMode -ignoreNetLoad                    false
[07/15 18:40:20    107s] setDelayCalMode -socv_accuracy_mode               low
[07/15 18:40:20    107s] setOptMode -activeSetupViews                      { slow_functional_mode }
[07/15 18:40:20    107s] setOptMode -autoSetupViews                        { slow_functional_mode}
[07/15 18:40:20    107s] setOptMode -autoTDGRSetupViews                    { slow_functional_mode}
[07/15 18:40:20    107s] setOptMode -drcMargin                             0
[07/15 18:40:20    107s] setOptMode -fixCap                                true
[07/15 18:40:20    107s] setOptMode -fixDrc                                false
[07/15 18:40:20    107s] setOptMode -fixFanoutLoad                         false
[07/15 18:40:20    107s] setOptMode -fixTran                               true
[07/15 18:40:20    107s] setOptMode -optimizeFF                            true
[07/15 18:40:20    107s] setOptMode -preserveAllSequential                 false
[07/15 18:40:20    107s] setOptMode -setupTargetSlack                      0
[07/15 18:40:20    107s] setAnalysisMode -analysisType                     bcwc
[07/15 18:40:20    107s] setAnalysisMode -checkType                        setup
[07/15 18:40:20    107s] setAnalysisMode -clkSrcPath                       true
[07/15 18:40:20    107s] setAnalysisMode -clockPropagation                 sdcControl
[07/15 18:40:20    107s] setAnalysisMode -usefulSkew                       true
[07/15 18:40:20    107s] setAnalysisMode -virtualIPO                       false
[07/15 18:40:20    107s] setRouteMode -earlyGlobalHonorMsvRouteConstraint  false
[07/15 18:40:20    107s] setRouteMode -earlyGlobalMaxRouteLayer            4
[07/15 18:40:20    107s] setRouteMode -earlyGlobalMinRouteLayer            2
[07/15 18:40:20    107s] setRouteMode -earlyGlobalRoutePartitionPinGuide   true
[07/15 18:40:20    107s] 
[07/15 18:40:20    107s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[07/15 18:40:20    107s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/15 18:40:20    107s] 
[07/15 18:40:20    107s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/15 18:40:20    107s] Summary for sequential cells identification: 
[07/15 18:40:20    107s]   Identified SBFF number: 33
[07/15 18:40:20    107s]   Identified MBFF number: 0
[07/15 18:40:20    107s]   Identified SB Latch number: 0
[07/15 18:40:20    107s]   Identified MB Latch number: 0
[07/15 18:40:20    107s]   Not identified SBFF number: 0
[07/15 18:40:20    107s]   Not identified MBFF number: 0
[07/15 18:40:20    107s]   Not identified SB Latch number: 0
[07/15 18:40:20    107s]   Not identified MB Latch number: 0
[07/15 18:40:20    107s]   Number of sequential cells which are not FFs: 43
[07/15 18:40:20    107s]  Visiting view : slow_functional_mode
[07/15 18:40:20    107s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[07/15 18:40:20    107s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[07/15 18:40:20    107s]  Visiting view : fast_functional_mode
[07/15 18:40:20    107s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[07/15 18:40:20    107s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[07/15 18:40:20    107s] TLC MultiMap info (StdDelay):
[07/15 18:40:20    107s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[07/15 18:40:20    107s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[07/15 18:40:20    107s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[07/15 18:40:20    107s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[07/15 18:40:20    107s]  Setting StdDelay to: 91ps
[07/15 18:40:20    107s] 
[07/15 18:40:20    107s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/15 18:40:20    107s] Need call spDPlaceInit before registerPrioInstLoc.
[07/15 18:40:20    107s] OPERPROF: Starting DPlace-Init at level 1, MEM:2180.7M, EPOCH TIME: 1721083220.863224
[07/15 18:40:20    107s] Processing tracks to init pin-track alignment.
[07/15 18:40:20    107s] z: 2, totalTracks: 1
[07/15 18:40:20    107s] z: 4, totalTracks: 1
[07/15 18:40:20    107s] z: 6, totalTracks: 1
[07/15 18:40:20    107s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:40:20    107s] All LLGs are deleted
[07/15 18:40:20    107s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:20    107s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:20    107s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2180.7M, EPOCH TIME: 1721083220.864449
[07/15 18:40:20    107s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2180.7M, EPOCH TIME: 1721083220.864529
[07/15 18:40:20    107s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2180.7M, EPOCH TIME: 1721083220.864742
[07/15 18:40:20    107s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:20    107s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:20    107s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2180.7M, EPOCH TIME: 1721083220.864950
[07/15 18:40:20    107s] Max number of tech site patterns supported in site array is 256.
[07/15 18:40:20    107s] Core basic site is core_ji3v
[07/15 18:40:20    107s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2180.7M, EPOCH TIME: 1721083220.873993
[07/15 18:40:20    107s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 18:40:20    107s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 18:40:20    107s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2180.7M, EPOCH TIME: 1721083220.874169
[07/15 18:40:20    107s] Fast DP-INIT is on for default
[07/15 18:40:20    107s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/15 18:40:20    107s] Atter site array init, number of instance map data is 0.
[07/15 18:40:20    107s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.010, MEM:2180.7M, EPOCH TIME: 1721083220.874580
[07/15 18:40:20    107s] 
[07/15 18:40:20    107s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:40:20    107s] OPERPROF:     Starting CMU at level 3, MEM:2180.7M, EPOCH TIME: 1721083220.874791
[07/15 18:40:20    107s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2180.7M, EPOCH TIME: 1721083220.875008
[07/15 18:40:20    107s] 
[07/15 18:40:20    107s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 18:40:20    107s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2180.7M, EPOCH TIME: 1721083220.875170
[07/15 18:40:20    107s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2180.7M, EPOCH TIME: 1721083220.875212
[07/15 18:40:20    107s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2180.7M, EPOCH TIME: 1721083220.875343
[07/15 18:40:20    107s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2180.7MB).
[07/15 18:40:20    107s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.012, MEM:2180.7M, EPOCH TIME: 1721083220.875721
[07/15 18:40:20    107s] Cell 'RF4DLHTJI3VX1' is marked internal dont-use due to tech site checking failure.
[07/15 18:40:20    107s] Cell 'RF4DLLTJI3VX1' is marked internal dont-use due to tech site checking failure.
[07/15 18:40:20    107s] Cell 'RF8DLHTJI3VX1' is marked internal dont-use due to tech site checking failure.
[07/15 18:40:20    107s] Cell 'RF8DLLTJI3VX1' is marked internal dont-use due to tech site checking failure.
[07/15 18:40:20    107s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
[07/15 18:40:20    107s] 	Cell RF4DLHTJI3VX1, site core_ji3v_dh.
[07/15 18:40:20    107s] 	Cell RF4DLLTJI3VX1, site core_ji3v_dh.
[07/15 18:40:20    107s] 	Cell RF8DLHTJI3VX1, site core_ji3v_dh.
[07/15 18:40:20    107s] 	Cell RF8DLLTJI3VX1, site core_ji3v_dh.
[07/15 18:40:20    107s] .
[07/15 18:40:20    107s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2180.7M, EPOCH TIME: 1721083220.875848
[07/15 18:40:20    107s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:40:20    107s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:20    107s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:20    107s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:20    107s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2178.7M, EPOCH TIME: 1721083220.877741
[07/15 18:40:20    107s] 
[07/15 18:40:20    107s] Creating Lib Analyzer ...
[07/15 18:40:20    107s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[07/15 18:40:20    107s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[07/15 18:40:20    107s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[07/15 18:40:20    107s] 
[07/15 18:40:20    107s] {RT max_rc 0 4 4 0}
[07/15 18:40:21    108s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:48 mem=2186.7M
[07/15 18:40:21    108s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:48 mem=2186.7M
[07/15 18:40:21    108s] Creating Lib Analyzer, finished. 
[07/15 18:40:21    108s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1678.0M, totSessionCpu=0:01:48 **
[07/15 18:40:21    108s] *** optDesign -postCTS ***
[07/15 18:40:21    108s] DRC Margin: user margin 0.0
[07/15 18:40:21    108s] Hold Target Slack: user slack 0
[07/15 18:40:21    108s] Setup Target Slack: user slack 0;
[07/15 18:40:21    108s] setUsefulSkewMode -ecoRoute false
[07/15 18:40:21    108s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2186.7M, EPOCH TIME: 1721083221.579296
[07/15 18:40:21    108s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:21    108s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:21    108s] 
[07/15 18:40:21    108s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:40:21    108s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2186.7M, EPOCH TIME: 1721083221.588766
[07/15 18:40:21    108s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:40:21    108s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:21    108s] 
[07/15 18:40:21    108s] TimeStamp Deleting Cell Server Begin ...
[07/15 18:40:21    108s] Deleting Lib Analyzer.
[07/15 18:40:21    108s] 
[07/15 18:40:21    108s] TimeStamp Deleting Cell Server End ...
[07/15 18:40:21    108s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/15 18:40:21    108s] 
[07/15 18:40:21    108s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/15 18:40:21    108s] Summary for sequential cells identification: 
[07/15 18:40:21    108s]   Identified SBFF number: 33
[07/15 18:40:21    108s]   Identified MBFF number: 0
[07/15 18:40:21    108s]   Identified SB Latch number: 0
[07/15 18:40:21    108s]   Identified MB Latch number: 0
[07/15 18:40:21    108s]   Not identified SBFF number: 0
[07/15 18:40:21    108s]   Not identified MBFF number: 0
[07/15 18:40:21    108s]   Not identified SB Latch number: 0
[07/15 18:40:21    108s]   Not identified MB Latch number: 0
[07/15 18:40:21    108s]   Number of sequential cells which are not FFs: 43
[07/15 18:40:21    108s]  Visiting view : slow_functional_mode
[07/15 18:40:21    108s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[07/15 18:40:21    108s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[07/15 18:40:21    108s]  Visiting view : fast_functional_mode
[07/15 18:40:21    108s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[07/15 18:40:21    108s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[07/15 18:40:21    108s] TLC MultiMap info (StdDelay):
[07/15 18:40:21    108s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[07/15 18:40:21    108s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[07/15 18:40:21    108s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[07/15 18:40:21    108s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[07/15 18:40:21    108s]  Setting StdDelay to: 91ps
[07/15 18:40:21    108s] 
[07/15 18:40:21    108s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/15 18:40:21    108s] 
[07/15 18:40:21    108s] TimeStamp Deleting Cell Server Begin ...
[07/15 18:40:21    108s] 
[07/15 18:40:21    108s] TimeStamp Deleting Cell Server End ...
[07/15 18:40:21    108s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2186.7M, EPOCH TIME: 1721083221.607542
[07/15 18:40:21    108s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:21    108s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:21    108s] All LLGs are deleted
[07/15 18:40:21    108s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:21    108s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:21    108s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2186.7M, EPOCH TIME: 1721083221.607621
[07/15 18:40:21    108s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2186.7M, EPOCH TIME: 1721083221.607669
[07/15 18:40:21    108s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:2178.7M, EPOCH TIME: 1721083221.608070
[07/15 18:40:21    108s] Start to check current routing status for nets...
[07/15 18:40:21    108s] All nets are already routed correctly.
[07/15 18:40:21    108s] End to check current routing status for nets (mem=2178.7M)
[07/15 18:40:21    108s] 
[07/15 18:40:21    108s] Creating Lib Analyzer ...
[07/15 18:40:21    108s] 
[07/15 18:40:21    108s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/15 18:40:21    108s] Summary for sequential cells identification: 
[07/15 18:40:21    108s]   Identified SBFF number: 33
[07/15 18:40:21    108s]   Identified MBFF number: 0
[07/15 18:40:21    108s]   Identified SB Latch number: 0
[07/15 18:40:21    108s]   Identified MB Latch number: 0
[07/15 18:40:21    108s]   Not identified SBFF number: 0
[07/15 18:40:21    108s]   Not identified MBFF number: 0
[07/15 18:40:21    108s]   Not identified SB Latch number: 0
[07/15 18:40:21    108s]   Not identified MB Latch number: 0
[07/15 18:40:21    108s]   Number of sequential cells which are not FFs: 43
[07/15 18:40:21    108s]  Visiting view : slow_functional_mode
[07/15 18:40:21    108s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[07/15 18:40:21    108s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[07/15 18:40:21    108s]  Visiting view : fast_functional_mode
[07/15 18:40:21    108s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[07/15 18:40:21    108s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[07/15 18:40:21    108s] TLC MultiMap info (StdDelay):
[07/15 18:40:21    108s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[07/15 18:40:21    108s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[07/15 18:40:21    108s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[07/15 18:40:21    108s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[07/15 18:40:21    108s]  Setting StdDelay to: 91ps
[07/15 18:40:21    108s] 
[07/15 18:40:21    108s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/15 18:40:21    108s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[07/15 18:40:21    108s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[07/15 18:40:21    108s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[07/15 18:40:21    108s] 
[07/15 18:40:21    108s] {RT max_rc 0 4 4 0}
[07/15 18:40:22    109s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:49 mem=2186.8M
[07/15 18:40:22    109s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:49 mem=2186.8M
[07/15 18:40:22    109s] Creating Lib Analyzer, finished. 
[07/15 18:40:22    109s] #optDebug: Start CG creation (mem=2215.4M)
[07/15 18:40:22    109s]  ...initializing CG  maxDriveDist 2849.668000 stdCellHgt 4.480000 defLenToSkip 31.360000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 284.966000 
[07/15 18:40:22    109s] (cpu=0:00:00.0, mem=2279.4M)
[07/15 18:40:22    109s]  ...processing cgPrt (cpu=0:00:00.0, mem=2279.4M)
[07/15 18:40:22    109s]  ...processing cgEgp (cpu=0:00:00.0, mem=2279.4M)
[07/15 18:40:22    109s]  ...processing cgPbk (cpu=0:00:00.0, mem=2279.4M)
[07/15 18:40:22    109s]  ...processing cgNrb(cpu=0:00:00.0, mem=2279.4M)
[07/15 18:40:22    109s]  ...processing cgObs (cpu=0:00:00.0, mem=2279.4M)
[07/15 18:40:22    109s]  ...processing cgCon (cpu=0:00:00.0, mem=2279.4M)
[07/15 18:40:22    109s]  ...processing cgPdm (cpu=0:00:00.0, mem=2279.4M)
[07/15 18:40:22    109s] #optDebug: Finish CG creation (cpu=0:00:00.0, mem=2279.4M)
[07/15 18:40:22    109s] Compute RC Scale Done ...
[07/15 18:40:22    109s] *** InitOpt #1 [finish] (optDesign #5) : cpu/real = 0:00:01.5/0:00:01.5 (1.0), totSession cpu/real = 0:01:49.1/0:22:48.9 (0.1), mem = 2269.9M
[07/15 18:40:22    109s] 
[07/15 18:40:22    109s] =============================================================================================
[07/15 18:40:22    109s]  Step TAT Report : InitOpt #1 / optDesign #5                                    21.18-s099_1
[07/15 18:40:22    109s] =============================================================================================
[07/15 18:40:22    109s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:40:22    109s] ---------------------------------------------------------------------------------------------
[07/15 18:40:22    109s] [ CellServerInit         ]      3   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:40:22    109s] [ LibAnalyzerInit        ]      2   0:00:01.4  (  90.5 % )     0:00:01.4 /  0:00:01.4    1.0
[07/15 18:40:22    109s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:40:22    109s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.0    1.1
[07/15 18:40:22    109s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:40:22    109s] [ MISC                   ]          0:00:00.1  (   6.7 % )     0:00:00.1 /  0:00:00.1    1.1
[07/15 18:40:22    109s] ---------------------------------------------------------------------------------------------
[07/15 18:40:22    109s]  InitOpt #1 TOTAL                   0:00:01.5  ( 100.0 % )     0:00:01.5 /  0:00:01.5    1.0
[07/15 18:40:22    109s] ---------------------------------------------------------------------------------------------
[07/15 18:40:22    109s] 
[07/15 18:40:22    109s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/15 18:40:22    109s] ### Creating PhyDesignMc. totSessionCpu=0:01:49 mem=2269.9M
[07/15 18:40:22    109s] OPERPROF: Starting DPlace-Init at level 1, MEM:2269.9M, EPOCH TIME: 1721083222.378859
[07/15 18:40:22    109s] Processing tracks to init pin-track alignment.
[07/15 18:40:22    109s] z: 2, totalTracks: 1
[07/15 18:40:22    109s] z: 4, totalTracks: 1
[07/15 18:40:22    109s] z: 6, totalTracks: 1
[07/15 18:40:22    109s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:40:22    109s] All LLGs are deleted
[07/15 18:40:22    109s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:22    109s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:22    109s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2269.9M, EPOCH TIME: 1721083222.380104
[07/15 18:40:22    109s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2269.9M, EPOCH TIME: 1721083222.380182
[07/15 18:40:22    109s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2269.9M, EPOCH TIME: 1721083222.380396
[07/15 18:40:22    109s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:22    109s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:22    109s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2269.9M, EPOCH TIME: 1721083222.380599
[07/15 18:40:22    109s] Max number of tech site patterns supported in site array is 256.
[07/15 18:40:22    109s] Core basic site is core_ji3v
[07/15 18:40:22    109s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2269.9M, EPOCH TIME: 1721083222.389244
[07/15 18:40:22    109s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 18:40:22    109s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 18:40:22    109s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2269.9M, EPOCH TIME: 1721083222.389415
[07/15 18:40:22    109s] Fast DP-INIT is on for default
[07/15 18:40:22    109s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/15 18:40:22    109s] Atter site array init, number of instance map data is 0.
[07/15 18:40:22    109s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.009, MEM:2269.9M, EPOCH TIME: 1721083222.389796
[07/15 18:40:22    109s] 
[07/15 18:40:22    109s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:40:22    109s] 
[07/15 18:40:22    109s]  Skipping Bad Lib Cell Checking (CMU) !
[07/15 18:40:22    109s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2269.9M, EPOCH TIME: 1721083222.390120
[07/15 18:40:22    109s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2269.9M, EPOCH TIME: 1721083222.390165
[07/15 18:40:22    109s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2269.9M, EPOCH TIME: 1721083222.390297
[07/15 18:40:22    109s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2269.9MB).
[07/15 18:40:22    109s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.012, MEM:2269.9M, EPOCH TIME: 1721083222.390490
[07/15 18:40:22    109s] TotalInstCnt at PhyDesignMc Initialization: 1234
[07/15 18:40:22    109s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:49 mem=2269.9M
[07/15 18:40:22    109s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2269.9M, EPOCH TIME: 1721083222.391582
[07/15 18:40:22    109s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:40:22    109s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:22    109s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:22    109s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:22    109s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2212.9M, EPOCH TIME: 1721083222.393441
[07/15 18:40:22    109s] TotalInstCnt at PhyDesignMc Destruction: 1234
[07/15 18:40:22    109s] GigaOpt Hold Optimizer is used
[07/15 18:40:22    109s] GigaOpt Checkpoint: Internal optHold -postCts -maxLocalDensity 1.0 -numThreads 1 -nativePathGroupFlow -viewPruneEffortLevel 1
[07/15 18:40:22    109s] Deleting Lib Analyzer.
[07/15 18:40:22    109s] End AAE Lib Interpolated Model. (MEM=2212.89 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:40:22    109s] 
[07/15 18:40:22    109s] Creating Lib Analyzer ...
[07/15 18:40:22    109s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[07/15 18:40:22    109s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[07/15 18:40:22    109s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[07/15 18:40:22    109s] 
[07/15 18:40:22    109s] {RT max_rc 0 4 4 0}
[07/15 18:40:23    109s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:50 mem=2212.9M
[07/15 18:40:23    109s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:50 mem=2212.9M
[07/15 18:40:23    109s] Creating Lib Analyzer, finished. 
[07/15 18:40:23    109s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:01:50 mem=2212.9M ***
[07/15 18:40:23    109s] *** BuildHoldData #1 [begin] (optDesign #5) : totSession cpu/real = 0:01:49.8/0:22:49.6 (0.1), mem = 2212.9M
[07/15 18:40:23    109s] Effort level <high> specified for reg2reg path_group
[07/15 18:40:23    109s] Saving timing graph ...
[07/15 18:40:23    109s] TG backup dir: /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus/innovus_temp_31913_phoenix_saul_AuFcht/opt_timing_graph_fJrfLt
[07/15 18:40:23    109s] Disk Usage:
[07/15 18:40:23    109s] Filesystem              1K-blocks      Used Available Use% Mounted on
[07/15 18:40:23    109s] /dev/mapper/centos-home 357512644 130599744 226912900  37% /home
[07/15 18:40:23    109s] Done save timing graph
[07/15 18:40:23    109s] Disk Usage:
[07/15 18:40:23    109s] Filesystem              1K-blocks      Used Available Use% Mounted on
[07/15 18:40:23    109s] /dev/mapper/centos-home 357512644 130602332 226910312  37% /home
[07/15 18:40:23    109s] OPTC: user 20.0
[07/15 18:40:23    109s] 
[07/15 18:40:23    109s] TimeStamp Deleting Cell Server Begin ...
[07/15 18:40:23    109s] Deleting Lib Analyzer.
[07/15 18:40:23    109s] 
[07/15 18:40:23    109s] TimeStamp Deleting Cell Server End ...
[07/15 18:40:23    110s] Starting delay calculation for Hold views
[07/15 18:40:23    110s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/15 18:40:23    110s] #################################################################################
[07/15 18:40:23    110s] # Design Stage: PreRoute
[07/15 18:40:23    110s] # Design Name: aska_dig
[07/15 18:40:23    110s] # Design Mode: 180nm
[07/15 18:40:23    110s] # Analysis Mode: MMMC Non-OCV 
[07/15 18:40:23    110s] # Parasitics Mode: No SPEF/RCDB 
[07/15 18:40:23    110s] # Signoff Settings: SI Off 
[07/15 18:40:23    110s] #################################################################################
[07/15 18:40:23    110s] Calculate delays in BcWc mode...
[07/15 18:40:23    110s] Topological Sorting (REAL = 0:00:00.0, MEM = 2233.9M, InitMEM = 2233.9M)
[07/15 18:40:23    110s] Start delay calculation (fullDC) (1 T). (MEM=2233.9)
[07/15 18:40:23    110s] *** Calculating scaling factor for fast_liberty libraries using the default operating condition of each library.
[07/15 18:40:23    110s] End AAE Lib Interpolated Model. (MEM=2245.42 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:40:23    110s] Total number of fetched objects 1268
[07/15 18:40:23    110s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:40:23    110s] End delay calculation. (MEM=2248.49 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 18:40:23    110s] End delay calculation (fullDC). (MEM=2248.49 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 18:40:23    110s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2248.5M) ***
[07/15 18:40:23    110s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:01:50 mem=2248.5M)
[07/15 18:40:23    110s] 
[07/15 18:40:23    110s] Active hold views:
[07/15 18:40:23    110s]  fast_functional_mode
[07/15 18:40:23    110s]   Dominating endpoints: 0
[07/15 18:40:23    110s]   Dominating TNS: -0.000
[07/15 18:40:23    110s] 
[07/15 18:40:23    110s] Done building cte hold timing graph (fixHold) cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:01:50 mem=2280.5M ***
[07/15 18:40:23    110s] OPTC: user 20.0
[07/15 18:40:23    110s] Done building hold timer [3973 node(s), 5908 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:01:50 mem=2280.5M ***
[07/15 18:40:23    110s] Restoring timing graph ...
[07/15 18:40:23    110s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 18:40:23    110s] Type 'man IMPCTE-290' for more detail.
[07/15 18:40:23    110s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 18:40:23    110s] Type 'man IMPCTE-290' for more detail.
[07/15 18:40:23    110s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 18:40:23    110s] Type 'man IMPCTE-290' for more detail.
[07/15 18:40:23    110s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 18:40:23    110s] Type 'man IMPCTE-290' for more detail.
[07/15 18:40:23    110s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 18:40:23    110s] Type 'man IMPCTE-290' for more detail.
[07/15 18:40:23    110s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 18:40:23    110s] Type 'man IMPCTE-290' for more detail.
[07/15 18:40:23    110s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 18:40:23    110s] Type 'man IMPCTE-290' for more detail.
[07/15 18:40:23    110s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 18:40:23    110s] Type 'man IMPCTE-290' for more detail.
[07/15 18:40:23    110s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 18:40:23    110s] Type 'man IMPCTE-290' for more detail.
[07/15 18:40:23    110s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 18:40:23    110s] Type 'man IMPCTE-290' for more detail.
[07/15 18:40:23    110s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 18:40:23    110s] Type 'man IMPCTE-290' for more detail.
[07/15 18:40:23    110s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 18:40:23    110s] Type 'man IMPCTE-290' for more detail.
[07/15 18:40:23    110s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 18:40:23    110s] Type 'man IMPCTE-290' for more detail.
[07/15 18:40:23    110s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 18:40:23    110s] Type 'man IMPCTE-290' for more detail.
[07/15 18:40:23    110s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 18:40:23    110s] Type 'man IMPCTE-290' for more detail.
[07/15 18:40:23    110s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 18:40:23    110s] Type 'man IMPCTE-290' for more detail.
[07/15 18:40:23    110s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 18:40:23    110s] Type 'man IMPCTE-290' for more detail.
[07/15 18:40:23    110s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 18:40:23    110s] Type 'man IMPCTE-290' for more detail.
[07/15 18:40:23    110s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 18:40:23    110s] Type 'man IMPCTE-290' for more detail.
[07/15 18:40:23    110s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 18:40:23    110s] Type 'man IMPCTE-290' for more detail.
[07/15 18:40:23    110s] **WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
[07/15 18:40:23    110s] To increase the message display limit, refer to the product command reference manual.
[07/15 18:40:23    110s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[07/15 18:40:23    110s] Done restore timing graph
[07/15 18:40:23    110s] Done building cte setup timing graph (fixHold) cpu=0:00:00.8 real=0:00:00.0 totSessionCpu=0:01:51 mem=2299.0M ***
[07/15 18:40:24    110s] *info: category slack lower bound [L 0.0] default
[07/15 18:40:24    110s] *info: category slack lower bound [H 0.0] reg2reg 
[07/15 18:40:24    110s] --------------------------------------------------- 
[07/15 18:40:24    110s]    Setup Violation Summary with Target Slack (0.000 ns)
[07/15 18:40:24    110s] --------------------------------------------------- 
[07/15 18:40:24    110s]          WNS    reg2regWNS
[07/15 18:40:24    110s]     0.012 ns      6.002 ns
[07/15 18:40:24    110s] --------------------------------------------------- 
[07/15 18:40:24    110s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[07/15 18:40:24    110s] 
[07/15 18:40:24    110s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/15 18:40:24    110s] Summary for sequential cells identification: 
[07/15 18:40:24    110s]   Identified SBFF number: 33
[07/15 18:40:24    110s]   Identified MBFF number: 0
[07/15 18:40:24    110s]   Identified SB Latch number: 0
[07/15 18:40:24    110s]   Identified MB Latch number: 0
[07/15 18:40:24    110s]   Not identified SBFF number: 0
[07/15 18:40:24    110s]   Not identified MBFF number: 0
[07/15 18:40:24    110s]   Not identified SB Latch number: 0
[07/15 18:40:24    110s]   Not identified MB Latch number: 0
[07/15 18:40:24    110s]   Number of sequential cells which are not FFs: 43
[07/15 18:40:24    110s]  Visiting view : slow_functional_mode
[07/15 18:40:24    110s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[07/15 18:40:24    110s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[07/15 18:40:24    110s]  Visiting view : fast_functional_mode
[07/15 18:40:24    110s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[07/15 18:40:24    110s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[07/15 18:40:24    110s] TLC MultiMap info (StdDelay):
[07/15 18:40:24    110s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[07/15 18:40:24    110s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[07/15 18:40:24    110s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[07/15 18:40:24    110s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[07/15 18:40:24    110s]  Setting StdDelay to: 91ps
[07/15 18:40:24    110s] 
[07/15 18:40:24    110s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/15 18:40:24    110s] 
[07/15 18:40:24    110s] TimeStamp Deleting Cell Server Begin ...
[07/15 18:40:24    110s] 
[07/15 18:40:24    110s] TimeStamp Deleting Cell Server End ...
[07/15 18:40:24    110s] 
[07/15 18:40:24    110s] Creating Lib Analyzer ...
[07/15 18:40:24    110s] 
[07/15 18:40:24    110s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/15 18:40:24    110s] Summary for sequential cells identification: 
[07/15 18:40:24    110s]   Identified SBFF number: 33
[07/15 18:40:24    110s]   Identified MBFF number: 0
[07/15 18:40:24    110s]   Identified SB Latch number: 0
[07/15 18:40:24    110s]   Identified MB Latch number: 0
[07/15 18:40:24    110s]   Not identified SBFF number: 0
[07/15 18:40:24    110s]   Not identified MBFF number: 0
[07/15 18:40:24    110s]   Not identified SB Latch number: 0
[07/15 18:40:24    110s]   Not identified MB Latch number: 0
[07/15 18:40:24    110s]   Number of sequential cells which are not FFs: 43
[07/15 18:40:24    110s]  Visiting view : slow_functional_mode
[07/15 18:40:24    110s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[07/15 18:40:24    110s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[07/15 18:40:24    110s]  Visiting view : fast_functional_mode
[07/15 18:40:24    110s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[07/15 18:40:24    110s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[07/15 18:40:24    110s] TLC MultiMap info (StdDelay):
[07/15 18:40:24    110s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[07/15 18:40:24    110s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[07/15 18:40:24    110s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[07/15 18:40:24    110s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[07/15 18:40:24    110s]  Setting StdDelay to: 91ps
[07/15 18:40:24    110s] 
[07/15 18:40:24    110s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/15 18:40:24    110s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[07/15 18:40:24    110s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[07/15 18:40:24    110s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[07/15 18:40:24    110s] 
[07/15 18:40:24    110s] {RT max_rc 0 4 4 0}
[07/15 18:40:24    111s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:51 mem=2299.0M
[07/15 18:40:24    111s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:51 mem=2299.0M
[07/15 18:40:24    111s] Creating Lib Analyzer, finished. 
[07/15 18:40:24    111s] 
[07/15 18:40:24    111s] *Info: minBufDelay = 188.2 ps, libStdDelay = 91.0 ps, minBufSize = 12544000 (5.0)
[07/15 18:40:24    111s] *Info: worst delay setup view: slow_functional_mode
[07/15 18:40:24    111s] Footprint list for hold buffering (delay unit: ps)
[07/15 18:40:24    111s] =================================================================
[07/15 18:40:24    111s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[07/15 18:40:24    111s] ------------------------------------------------------------------
[07/15 18:40:24    111s] *Info:       97.3       2.58     64.59    5.0  57.52 BUJI3VX1 (A,Q)
[07/15 18:40:24    111s] *Info:       99.9       2.72     85.56    5.0  84.74 BUJI3VX0 (A,Q)
[07/15 18:40:24    111s] *Info:       88.1       2.37     36.43    6.0  30.37 BUJI3VX2 (A,Q)
[07/15 18:40:24    111s] *Info:       83.1       2.32     24.14    7.0  20.19 BUJI3VX3 (A,Q)
[07/15 18:40:24    111s] *Info:       85.4       2.31     16.94   10.0  14.25 BUJI3VX4 (A,Q)
[07/15 18:40:24    111s] *Info:      444.8       2.51     69.25   10.0  52.38 DLY1JI3VX1 (A,Q)
[07/15 18:40:24    111s] *Info:       83.8       2.25     12.07   12.0  10.10 BUJI3VX6 (A,Q)
[07/15 18:40:24    111s] *Info:     1082.2       2.56     91.91   13.0  56.14 DLY2JI3VX1 (A,Q)
[07/15 18:40:24    111s] *Info:       92.2       2.26      8.68   15.0   7.10 BUJI3VX8 (A,Q)
[07/15 18:40:24    111s] *Info:     2229.9       2.56    107.16   15.0  61.56 DLY4JI3VX1 (A,Q)
[07/15 18:40:24    111s] *Info:       98.1       2.21      6.14   22.0   5.02 BUJI3VX12 (A,Q)
[07/15 18:40:24    111s] *Info:     5173.2       2.51    105.89   25.0  61.05 DLY8JI3VX1 (A,Q)
[07/15 18:40:24    111s] *Info:       85.1       2.23      4.45   29.0   3.72 BUJI3VX16 (A,Q)
[07/15 18:40:24    111s] =================================================================
[07/15 18:40:24    111s] Hold Timer stdDelay = 44.3ps
[07/15 18:40:24    111s]  Visiting view : fast_functional_mode
[07/15 18:40:24    111s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[07/15 18:40:24    111s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[07/15 18:40:24    111s] Hold Timer stdDelay = 44.3ps (fast_functional_mode)
[07/15 18:40:24    111s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2299.0M, EPOCH TIME: 1721083224.764591
[07/15 18:40:24    111s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:24    111s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:24    111s] 
[07/15 18:40:24    111s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:40:24    111s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2299.0M, EPOCH TIME: 1721083224.773912
[07/15 18:40:24    111s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:40:24    111s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:24    111s] 
------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode
Hold views included:
 fast_functional_mode

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.012  |  6.002  |  0.012  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -2.212  | -0.213  | -2.212  |
|           TNS (ns):|-261.551 | -25.111 |-236.439 |
|    Violating Paths:|   531   |   150   |   381   |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2326.1M, EPOCH TIME: 1721083224.789070
[07/15 18:40:24    111s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:24    111s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:24    111s] 
[07/15 18:40:24    111s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:40:24    111s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.009, MEM:2326.1M, EPOCH TIME: 1721083224.798002
[07/15 18:40:24    111s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:40:24    111s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:24    111s] Density: 60.695%
------------------------------------------------------------------

[07/15 18:40:24    111s] **optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1714.7M, totSessionCpu=0:01:51 **
[07/15 18:40:24    111s] *** BuildHoldData #1 [finish] (optDesign #5) : cpu/real = 0:00:01.7/0:00:01.7 (1.0), totSession cpu/real = 0:01:51.5/0:22:51.3 (0.1), mem = 2235.1M
[07/15 18:40:24    111s] 
[07/15 18:40:24    111s] =============================================================================================
[07/15 18:40:24    111s]  Step TAT Report : BuildHoldData #1 / optDesign #5                              21.18-s099_1
[07/15 18:40:24    111s] =============================================================================================
[07/15 18:40:24    111s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:40:24    111s] ---------------------------------------------------------------------------------------------
[07/15 18:40:24    111s] [ ViewPruning            ]      5   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    1.2
[07/15 18:40:24    111s] [ OptSummaryReport       ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    1.1
[07/15 18:40:24    111s] [ DrvReport              ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.0
[07/15 18:40:24    111s] [ SlackTraversorInit     ]      3   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    1.0
[07/15 18:40:24    111s] [ CellServerInit         ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:40:24    111s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  41.6 % )     0:00:00.7 /  0:00:00.7    1.0
[07/15 18:40:24    111s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:40:24    111s] [ HoldTimerInit          ]      1   0:00:00.1  (   3.1 % )     0:00:00.1 /  0:00:00.1    1.2
[07/15 18:40:24    111s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:40:24    111s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:40:24    111s] [ ReportCapViolation     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:40:24    111s] [ HoldTimerNodeList      ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.6
[07/15 18:40:24    111s] [ TimingUpdate           ]     11   0:00:00.1  (   5.9 % )     0:00:00.2 /  0:00:00.2    0.9
[07/15 18:40:24    111s] [ FullDelayCalc          ]      2   0:00:00.1  (   8.6 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:40:24    111s] [ TimingReport           ]      2   0:00:00.1  (   5.6 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:40:24    111s] [ SaveTimingGraph        ]      1   0:00:00.1  (   5.8 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:40:24    111s] [ RestoreTimingGraph     ]      1   0:00:00.1  (   6.4 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 18:40:24    111s] [ MISC                   ]          0:00:00.3  (  16.0 % )     0:00:00.3 /  0:00:00.3    1.0
[07/15 18:40:24    111s] ---------------------------------------------------------------------------------------------
[07/15 18:40:24    111s]  BuildHoldData #1 TOTAL             0:00:01.7  ( 100.0 % )     0:00:01.7 /  0:00:01.7    1.0
[07/15 18:40:24    111s] ---------------------------------------------------------------------------------------------
[07/15 18:40:24    111s] 
[07/15 18:40:24    111s] *** HoldOpt #1 [begin] (optDesign #5) : totSession cpu/real = 0:01:51.5/0:22:51.3 (0.1), mem = 2235.1M
[07/15 18:40:24    111s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31913.25
[07/15 18:40:24    111s] {MMLU 0 13 1268}
[07/15 18:40:24    111s] ### Creating LA Mngr. totSessionCpu=0:01:51 mem=2235.1M
[07/15 18:40:24    111s] ### Creating LA Mngr, finished. totSessionCpu=0:01:51 mem=2235.1M
[07/15 18:40:24    111s] HoldSingleBuffer minRootGain=0.000
[07/15 18:40:24    111s] HoldSingleBuffer minRootGain=0.000
[07/15 18:40:24    111s] HoldSingleBuffer minRootGain=0.000
[07/15 18:40:24    111s] HoldSingleBuffer minRootGain=0.000
[07/15 18:40:24    111s] *info: Run optDesign holdfix with 1 thread.
[07/15 18:40:24    111s] Info: 13 nets with fixed/cover wires excluded.
[07/15 18:40:24    111s] Info: 13 clock nets excluded from IPO operation.
[07/15 18:40:24    111s] --------------------------------------------------- 
[07/15 18:40:24    111s]    Hold Timing Summary  - Initial 
[07/15 18:40:24    111s] --------------------------------------------------- 
[07/15 18:40:24    111s]  Target slack:       0.0000 ns
[07/15 18:40:24    111s]  View: fast_functional_mode 
[07/15 18:40:24    111s]    WNS:      -2.2120
[07/15 18:40:24    111s]    TNS:    -261.5499
[07/15 18:40:24    111s]    VP :          531
[07/15 18:40:24    111s]    Worst hold path end point: spi1_Rx_data_temp_reg[0]/D 
[07/15 18:40:24    111s] --------------------------------------------------- 
[07/15 18:40:24    111s] Info: Done creating the CCOpt slew target map.
[07/15 18:40:24    111s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/15 18:40:24    111s] ### Creating PhyDesignMc. totSessionCpu=0:01:51 mem=2292.3M
[07/15 18:40:24    111s] OPERPROF: Starting DPlace-Init at level 1, MEM:2292.3M, EPOCH TIME: 1721083224.811126
[07/15 18:40:24    111s] Processing tracks to init pin-track alignment.
[07/15 18:40:24    111s] z: 2, totalTracks: 1
[07/15 18:40:24    111s] z: 4, totalTracks: 1
[07/15 18:40:24    111s] z: 6, totalTracks: 1
[07/15 18:40:24    111s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 18:40:24    111s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2292.3M, EPOCH TIME: 1721083224.812612
[07/15 18:40:24    111s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:24    111s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:24    111s] 
[07/15 18:40:24    111s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:40:24    111s] 
[07/15 18:40:24    111s]  Skipping Bad Lib Cell Checking (CMU) !
[07/15 18:40:24    111s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2292.3M, EPOCH TIME: 1721083224.821883
[07/15 18:40:24    111s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2292.3M, EPOCH TIME: 1721083224.821938
[07/15 18:40:24    111s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2292.3M, EPOCH TIME: 1721083224.822229
[07/15 18:40:24    111s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2292.3MB).
[07/15 18:40:24    111s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:2292.3M, EPOCH TIME: 1721083224.822404
[07/15 18:40:24    111s] TotalInstCnt at PhyDesignMc Initialization: 1234
[07/15 18:40:24    111s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:52 mem=2292.3M
[07/15 18:40:24    111s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2292.3M, EPOCH TIME: 1721083224.826341
[07/15 18:40:24    111s] Found 0 hard placement blockage before merging.
[07/15 18:40:24    111s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2292.3M, EPOCH TIME: 1721083224.826429
[07/15 18:40:24    111s] 
[07/15 18:40:24    111s] *** Starting Core Fixing (fixHold) cpu=0:00:01.7 real=0:00:01.0 totSessionCpu=0:01:52 mem=2292.3M density=60.695% ***
[07/15 18:40:24    111s] Optimizer Target Slack 0.000 StdDelay is 0.04430  
[07/15 18:40:24    111s] ### Creating RouteCongInterface, started
[07/15 18:40:24    111s] 
[07/15 18:40:24    111s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[07/15 18:40:24    111s] 
[07/15 18:40:24    111s] #optDebug: {0, 0.900}
[07/15 18:40:24    111s] ### Creating RouteCongInterface, finished

------------------------------------------------------------------
     Phase Initial Timing Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.012  |  6.002  |  0.012  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

Density: 60.695%
------------------------------------------------------------------
[07/15 18:40:24    111s] *info: Hold Batch Commit is enabled
[07/15 18:40:24    111s] *info: Levelized Batch Commit is enabled
[07/15 18:40:24    111s] 
[07/15 18:40:24    111s] Phase I ......
[07/15 18:40:24    111s] Executing transform: ECO Safe Resize
[07/15 18:40:24    111s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[07/15 18:40:24    111s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[07/15 18:40:24    111s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[07/15 18:40:24    111s] Worst hold path end point:
[07/15 18:40:24    111s]   spi1_Rx_data_temp_reg[0]/D
[07/15 18:40:24    111s]     net: SPI_MOSI (nrTerm=2)
[07/15 18:40:24    111s] |   0|  -2.212|  -261.55|     531|          0|       0(     0)|   60.69%|   0:00:00.0|  2302.3M|
[07/15 18:40:24    111s] Worst hold path end point:
[07/15 18:40:24    111s]   spi1_Rx_data_temp_reg[0]/D
[07/15 18:40:24    111s]     net: SPI_MOSI (nrTerm=2)
[07/15 18:40:24    111s] |   1|  -2.212|  -261.55|     531|          0|       0(     0)|   60.69%|   0:00:00.0|  2302.3M|
[07/15 18:40:24    111s] 
[07/15 18:40:24    111s] Capturing REF for hold ...
[07/15 18:40:24    111s]    Hold Timing Snapshot: (REF)
[07/15 18:40:24    111s]              All PG WNS: -2.212
[07/15 18:40:24    111s]              All PG TNS: -261.550
[07/15 18:40:24    111s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[07/15 18:40:24    111s] Executing transform: AddBuffer + LegalResize
[07/15 18:40:24    111s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[07/15 18:40:24    111s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[07/15 18:40:24    111s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[07/15 18:40:24    111s] Worst hold path end point:
[07/15 18:40:24    111s]   spi1_Rx_data_temp_reg[0]/D
[07/15 18:40:24    111s]     net: SPI_MOSI (nrTerm=2)
[07/15 18:40:24    111s] |   0|  -2.212|  -261.55|     531|          0|       0(     0)|   60.69%|   0:00:00.0|  2302.3M|
[07/15 18:40:25    112s] Worst hold path end point:
[07/15 18:40:25    112s]   spi1_conf1_meta_reg[0]/RN
[07/15 18:40:25    112s]     net: n_7 (nrTerm=68)
[07/15 18:40:25    112s] |   1|  -1.111|   -85.66|     273|        145|       8(     8)|   64.95%|   0:00:01.0|  2321.4M|
[07/15 18:40:25    112s] Worst hold path end point:
[07/15 18:40:25    112s]   spi1_conf1_meta_reg[0]/RN
[07/15 18:40:25    112s]     net: n_7 (nrTerm=68)
[07/15 18:40:25    112s] |   2|  -0.634|   -42.14|      82|          3|       0(     0)|   65.01%|   0:00:00.0|  2321.4M|
[07/15 18:40:25    112s] Worst hold path end point:
[07/15 18:40:25    112s]   spi1_conf1_meta_reg[0]/RN
[07/15 18:40:25    112s]     net: n_7 (nrTerm=68)
[07/15 18:40:25    112s] |   3|  -0.551|   -34.94|      82|          2|       0(     0)|   65.04%|   0:00:00.0|  2321.4M|
[07/15 18:40:25    112s] Worst hold path end point:
[07/15 18:40:25    112s]   npg1_OFF_count_reg[0]/RN
[07/15 18:40:25    112s]     net: FE_OFN511_FE_PHN244_n_7 (nrTerm=20)
[07/15 18:40:25    112s] |   4|  -0.257|   -30.00|     227|          2|       0(     0)|   65.07%|   0:00:00.0|  2321.4M|
[07/15 18:40:25    112s] Worst hold path end point:
[07/15 18:40:25    112s]   spi1_Rx_count_reg[5]/RN
[07/15 18:40:25    112s]     net: FE_OFN1_SPI_CS (nrTerm=8)
[07/15 18:40:25    112s] |   5|  -0.083|    -1.35|      24|          2|       0(     0)|   65.18%|   0:00:00.0|  2321.4M|
[07/15 18:40:25    112s] Worst hold path end point:
[07/15 18:40:25    112s]   spi1_Rx_count_reg[2]/RN
[07/15 18:40:25    112s]     net: FE_PHN409_FE_OFN1_SPI_CS (nrTerm=7)
[07/15 18:40:25    112s] |   6|  -0.006|    -0.03|       5|          2|       0(     0)|   65.21%|   0:00:00.0|  2321.4M|
[07/15 18:40:25    112s] |   7|   0.000|     0.00|       0|          1|       0(     0)|   65.23%|   0:00:00.0|  2321.4M|
[07/15 18:40:25    112s] 
[07/15 18:40:25    112s] Capturing REF for hold ...
[07/15 18:40:25    112s]    Hold Timing Snapshot: (REF)
[07/15 18:40:25    112s]              All PG WNS: 0.000
[07/15 18:40:25    112s]              All PG TNS: 0.000
[07/15 18:40:25    112s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[07/15 18:40:25    112s] 
[07/15 18:40:25    112s] *info:    Total 157 cells added for Phase I
[07/15 18:40:25    112s] *info:        in which 0 is ripple commits (0.000%)
[07/15 18:40:25    112s] *info:    Total 8 instances resized for Phase I
[07/15 18:40:25    112s] *info:        in which 8 FF resizing 
[07/15 18:40:25    112s] *info:        in which 0 ripple resizing (0.000%)
[07/15 18:40:25    112s] --------------------------------------------------- 
[07/15 18:40:25    112s]    Hold Timing Summary  - Phase I 
[07/15 18:40:25    112s] --------------------------------------------------- 
[07/15 18:40:25    112s]  Target slack:       0.0000 ns
[07/15 18:40:25    112s]  View: fast_functional_mode 
[07/15 18:40:25    112s]    WNS:       0.0000
[07/15 18:40:25    112s]    TNS:       0.0000
[07/15 18:40:25    112s]    VP :            0
[07/15 18:40:25    112s]    Worst hold path end point: npg1_phase_down_count_reg[1]/D 
[07/15 18:40:25    112s] --------------------------------------------------- 

------------------------------------------------------------------
      Phase I Timing Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.012  |  6.002  |  0.012  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

Density: 65.225%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
[07/15 18:40:25    112s] 
[07/15 18:40:25    112s] *** Finished Core Fixing (fixHold) cpu=0:00:02.7 real=0:00:02.0 totSessionCpu=0:01:53 mem=2331.4M density=65.225% ***
[07/15 18:40:25    112s] 
[07/15 18:40:25    112s] *info:
[07/15 18:40:25    112s] *info: Added a total of 157 cells to fix/reduce hold violation
[07/15 18:40:25    112s] *info:          in which 147 termBuffering
[07/15 18:40:25    112s] *info:          in which 0 dummyBuffering
[07/15 18:40:25    112s] *info:
[07/15 18:40:25    112s] *info: Summary: 
[07/15 18:40:25    112s] *info:           29 cells of type 'BUJI3VX0' (5.0, 	84.735) used
[07/15 18:40:25    112s] *info:            3 cells of type 'BUJI3VX1' (5.0, 	57.524) used
[07/15 18:40:25    112s] *info:            1 cell  of type 'BUJI3VX16' (29.0, 	3.719) used
[07/15 18:40:25    112s] *info:          123 cells of type 'DLY1JI3VX1' (10.0, 	52.383) used
[07/15 18:40:25    112s] *info:            1 cell  of type 'DLY4JI3VX1' (15.0, 	61.557) used
[07/15 18:40:25    112s] *info:
[07/15 18:40:25    112s] *info: Total 8 instances resized
[07/15 18:40:25    112s] *info:       in which 8 FF resizing
[07/15 18:40:25    112s] *info:
[07/15 18:40:25    112s] 
[07/15 18:40:25    112s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2331.4M, EPOCH TIME: 1721083225.838697
[07/15 18:40:25    112s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1391).
[07/15 18:40:25    112s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:25    112s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:25    112s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:25    112s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.002, MEM:2317.4M, EPOCH TIME: 1721083225.841160
[07/15 18:40:25    112s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2317.4M, EPOCH TIME: 1721083225.841605
[07/15 18:40:25    112s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2317.4M, EPOCH TIME: 1721083225.841689
[07/15 18:40:25    112s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2317.4M, EPOCH TIME: 1721083225.843026
[07/15 18:40:25    112s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:25    112s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:25    112s] 
[07/15 18:40:25    112s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:40:25    112s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.009, MEM:2317.4M, EPOCH TIME: 1721083225.852182
[07/15 18:40:25    112s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2317.4M, EPOCH TIME: 1721083225.852237
[07/15 18:40:25    112s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2317.4M, EPOCH TIME: 1721083225.852362
[07/15 18:40:25    112s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2317.4M, EPOCH TIME: 1721083225.852519
[07/15 18:40:25    112s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2317.4M, EPOCH TIME: 1721083225.852595
[07/15 18:40:25    112s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.011, MEM:2317.4M, EPOCH TIME: 1721083225.852675
[07/15 18:40:25    112s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.011, MEM:2317.4M, EPOCH TIME: 1721083225.852713
[07/15 18:40:25    112s] TDRefine: refinePlace mode is spiral
[07/15 18:40:25    112s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.31913.16
[07/15 18:40:25    112s] OPERPROF: Starting RefinePlace at level 1, MEM:2317.4M, EPOCH TIME: 1721083225.852769
[07/15 18:40:25    112s] *** Starting refinePlace (0:01:53 mem=2317.4M) ***
[07/15 18:40:25    112s] Total net bbox length = 4.780e+04 (2.607e+04 2.173e+04) (ext = 5.001e+03)
[07/15 18:40:25    112s] 
[07/15 18:40:25    112s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:40:25    112s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 18:40:25    112s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:40:25    112s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:40:25    112s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2317.4M, EPOCH TIME: 1721083225.854130
[07/15 18:40:25    112s] Starting refinePlace ...
[07/15 18:40:25    112s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:40:25    112s] One DDP V2 for no tweak run.
[07/15 18:40:25    112s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:40:25    112s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2317.4M, EPOCH TIME: 1721083225.856217
[07/15 18:40:25    112s] DDP initSite1 nrRow 45 nrJob 45
[07/15 18:40:25    112s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2317.4M, EPOCH TIME: 1721083225.856276
[07/15 18:40:25    112s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2317.4M, EPOCH TIME: 1721083225.856417
[07/15 18:40:25    112s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2317.4M, EPOCH TIME: 1721083225.856489
[07/15 18:40:25    112s] DDP markSite nrRow 45 nrJob 45
[07/15 18:40:25    112s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:2317.4M, EPOCH TIME: 1721083225.856649
[07/15 18:40:25    112s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.000, MEM:2317.4M, EPOCH TIME: 1721083225.856710
[07/15 18:40:25    112s]   Spread Effort: high, pre-route mode, useDDP on.
[07/15 18:40:25    112s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2317.4MB) @(0:01:53 - 0:01:53).
[07/15 18:40:25    112s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 18:40:25    112s] wireLenOptFixPriorityInst 368 inst fixed
[07/15 18:40:25    112s] 
[07/15 18:40:25    112s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[07/15 18:40:25    112s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f5ae257aec0.
[07/15 18:40:25    112s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[07/15 18:40:25    112s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[07/15 18:40:25    112s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[07/15 18:40:25    112s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/15 18:40:25    112s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2301.4MB) @(0:01:53 - 0:01:53).
[07/15 18:40:25    112s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 18:40:25    112s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2301.4MB
[07/15 18:40:25    112s] Statistics of distance of Instance movement in refine placement:
[07/15 18:40:25    112s]   maximum (X+Y) =         0.00 um
[07/15 18:40:25    112s]   mean    (X+Y) =         0.00 um
[07/15 18:40:25    112s] Summary Report:
[07/15 18:40:25    112s] Instances move: 0 (out of 1380 movable)
[07/15 18:40:25    112s] Instances flipped: 0
[07/15 18:40:25    112s] Mean displacement: 0.00 um
[07/15 18:40:25    112s] Max displacement: 0.00 um 
[07/15 18:40:25    112s] Total instances moved : 0
[07/15 18:40:25    112s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.020, REAL:0.023, MEM:2301.4M, EPOCH TIME: 1721083225.877249
[07/15 18:40:25    112s] Total net bbox length = 4.780e+04 (2.607e+04 2.173e+04) (ext = 5.001e+03)
[07/15 18:40:25    112s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2301.4MB
[07/15 18:40:25    112s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2301.4MB) @(0:01:53 - 0:01:53).
[07/15 18:40:25    112s] *** Finished refinePlace (0:01:53 mem=2301.4M) ***
[07/15 18:40:25    112s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.31913.16
[07/15 18:40:25    112s] OPERPROF: Finished RefinePlace at level 1, CPU:0.020, REAL:0.025, MEM:2301.4M, EPOCH TIME: 1721083225.877701
[07/15 18:40:25    112s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2301.4M, EPOCH TIME: 1721083225.880917
[07/15 18:40:25    112s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1391).
[07/15 18:40:25    112s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:25    112s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:25    112s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:25    112s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2301.4M, EPOCH TIME: 1721083225.882798
[07/15 18:40:25    112s] *** maximum move = 0.00 um ***
[07/15 18:40:25    112s] *** Finished re-routing un-routed nets (2301.4M) ***
[07/15 18:40:25    112s] OPERPROF: Starting DPlace-Init at level 1, MEM:2301.4M, EPOCH TIME: 1721083225.883277
[07/15 18:40:25    112s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2301.4M, EPOCH TIME: 1721083225.884639
[07/15 18:40:25    112s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:25    112s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:25    112s] 
[07/15 18:40:25    112s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:40:25    112s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2301.4M, EPOCH TIME: 1721083225.893855
[07/15 18:40:25    112s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2301.4M, EPOCH TIME: 1721083225.893908
[07/15 18:40:25    112s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2317.4M, EPOCH TIME: 1721083225.894340
[07/15 18:40:25    112s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2317.4M, EPOCH TIME: 1721083225.894501
[07/15 18:40:25    112s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2317.4M, EPOCH TIME: 1721083225.894581
[07/15 18:40:25    112s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:2317.4M, EPOCH TIME: 1721083225.894659
[07/15 18:40:25    112s] 
[07/15 18:40:25    112s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2317.4M) ***

------------------------------------------------------------------
     After refinePlace Timing Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.012  |  6.002  |  0.012  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

Density: 65.225%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
[07/15 18:40:25    112s] *** Finish Post CTS Hold Fixing (cpu=0:00:02.8 real=0:00:02.0 totSessionCpu=0:01:53 mem=2327.4M density=65.225%) ***
[07/15 18:40:25    112s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31913.25
[07/15 18:40:25    112s] **INFO: total 632 insts, 617 nets marked don't touch
[07/15 18:40:25    112s] **INFO: total 632 insts, 617 nets marked don't touch DB property
[07/15 18:40:25    112s] **INFO: total 632 insts, 617 nets unmarked don't touch
[07/15 18:40:25    112s] 
[07/15 18:40:25    112s] Deleting 0 temporary hard placement blockage(s).
[07/15 18:40:25    112s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2308.4M, EPOCH TIME: 1721083225.916609
[07/15 18:40:25    112s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:40:25    112s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:25    112s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:25    112s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:25    112s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.003, MEM:2238.4M, EPOCH TIME: 1721083225.919159
[07/15 18:40:25    112s] TotalInstCnt at PhyDesignMc Destruction: 1391
[07/15 18:40:25    112s] *** HoldOpt #1 [finish] (optDesign #5) : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 0:01:52.6/0:22:52.4 (0.1), mem = 2238.4M
[07/15 18:40:25    112s] 
[07/15 18:40:25    112s] =============================================================================================
[07/15 18:40:25    112s]  Step TAT Report : HoldOpt #1 / optDesign #5                                    21.18-s099_1
[07/15 18:40:25    112s] =============================================================================================
[07/15 18:40:25    112s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:40:25    112s] ---------------------------------------------------------------------------------------------
[07/15 18:40:25    112s] [ OptSummaryReport       ]      3   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[07/15 18:40:25    112s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:40:25    112s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:40:25    112s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.7
[07/15 18:40:25    112s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:40:25    112s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:40:25    112s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:40:25    112s] [ OptimizationStep       ]      2   0:00:00.0  (   0.2 % )     0:00:00.9 /  0:00:00.9    1.0
[07/15 18:40:25    112s] [ OptSingleIteration     ]     10   0:00:00.0  (   0.7 % )     0:00:00.9 /  0:00:00.9    1.0
[07/15 18:40:25    112s] [ OptGetWeight           ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:40:25    112s] [ OptEval                ]      8   0:00:00.4  (  39.3 % )     0:00:00.4 /  0:00:00.4    1.0
[07/15 18:40:25    112s] [ OptCommit              ]      8   0:00:00.0  (   2.5 % )     0:00:00.5 /  0:00:00.5    1.0
[07/15 18:40:25    112s] [ PostCommitDelayUpdate  ]      9   0:00:00.0  (   1.4 % )     0:00:00.2 /  0:00:00.2    1.1
[07/15 18:40:25    112s] [ IncrDelayCalc          ]     38   0:00:00.2  (  13.9 % )     0:00:00.2 /  0:00:00.2    1.1
[07/15 18:40:25    112s] [ HoldReEval             ]      8   0:00:00.2  (  14.8 % )     0:00:00.2 /  0:00:00.2    1.0
[07/15 18:40:25    112s] [ HoldDelayCalc          ]      2   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.8
[07/15 18:40:25    112s] [ HoldRefreshTiming      ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:40:25    112s] [ HoldValidateSetup      ]      2   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:40:25    112s] [ HoldValidateHold       ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:40:25    112s] [ HoldCollectNode        ]     11   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:40:25    112s] [ HoldSortNodeList       ]     10   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:40:25    112s] [ HoldBottleneckCount    ]      9   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    1.8
[07/15 18:40:25    112s] [ HoldCacheNodeWeight    ]      8   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:40:25    112s] [ HoldBuildSlackGraph    ]      8   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:40:25    112s] [ HoldDBCommit           ]     12   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    0.9
[07/15 18:40:25    112s] [ HoldTimerCalcSummary   ]     10   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:40:25    112s] [ RefinePlace            ]      1   0:00:00.1  (   5.6 % )     0:00:00.1 /  0:00:00.1    1.1
[07/15 18:40:25    112s] [ TimingUpdate           ]      7   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:40:25    112s] [ TimingReport           ]      3   0:00:00.0  (   3.6 % )     0:00:00.0 /  0:00:00.0    1.0
[07/15 18:40:25    112s] [ IncrTimingUpdate       ]     17   0:00:00.1  (   5.7 % )     0:00:00.1 /  0:00:00.1    1.1
[07/15 18:40:25    112s] [ MISC                   ]          0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    1.5
[07/15 18:40:25    112s] ---------------------------------------------------------------------------------------------
[07/15 18:40:25    112s]  HoldOpt #1 TOTAL                   0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:01.1    1.0
[07/15 18:40:25    112s] ---------------------------------------------------------------------------------------------
[07/15 18:40:25    112s] 
[07/15 18:40:25    112s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2238.4M, EPOCH TIME: 1721083225.921085
[07/15 18:40:25    112s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:25    112s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:25    112s] 
[07/15 18:40:25    112s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:40:25    112s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2238.4M, EPOCH TIME: 1721083225.930278
[07/15 18:40:25    112s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:40:25    112s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:25    112s] *** Steiner Routed Nets: 21.614%; Threshold: 100; Threshold for Hold: 100
[07/15 18:40:25    112s] ### Creating LA Mngr. totSessionCpu=0:01:53 mem=2238.4M
[07/15 18:40:25    112s] ### Creating LA Mngr, finished. totSessionCpu=0:01:53 mem=2238.4M
[07/15 18:40:25    112s] Re-routed 0 nets
[07/15 18:40:25    112s] GigaOpt_HOLD: Recover setup timing after hold fixing
[07/15 18:40:25    112s] 
[07/15 18:40:25    112s] TimeStamp Deleting Cell Server Begin ...
[07/15 18:40:25    112s] Deleting Lib Analyzer.
[07/15 18:40:25    112s] 
[07/15 18:40:25    112s] TimeStamp Deleting Cell Server End ...
[07/15 18:40:25    112s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/15 18:40:25    112s] 
[07/15 18:40:25    112s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/15 18:40:25    112s] Summary for sequential cells identification: 
[07/15 18:40:25    112s]   Identified SBFF number: 33
[07/15 18:40:25    112s]   Identified MBFF number: 0
[07/15 18:40:25    112s]   Identified SB Latch number: 0
[07/15 18:40:25    112s]   Identified MB Latch number: 0
[07/15 18:40:25    112s]   Not identified SBFF number: 0
[07/15 18:40:25    112s]   Not identified MBFF number: 0
[07/15 18:40:25    112s]   Not identified SB Latch number: 0
[07/15 18:40:25    112s]   Not identified MB Latch number: 0
[07/15 18:40:25    112s]   Number of sequential cells which are not FFs: 43
[07/15 18:40:25    112s]  Visiting view : slow_functional_mode
[07/15 18:40:25    112s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[07/15 18:40:25    112s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[07/15 18:40:25    112s]  Visiting view : fast_functional_mode
[07/15 18:40:25    112s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[07/15 18:40:25    112s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[07/15 18:40:25    112s] TLC MultiMap info (StdDelay):
[07/15 18:40:25    112s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[07/15 18:40:25    112s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[07/15 18:40:25    112s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[07/15 18:40:25    112s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[07/15 18:40:25    112s]  Setting StdDelay to: 91ps
[07/15 18:40:25    112s] 
[07/15 18:40:25    112s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/15 18:40:25    112s] 
[07/15 18:40:25    112s] TimeStamp Deleting Cell Server Begin ...
[07/15 18:40:25    112s] 
[07/15 18:40:25    112s] TimeStamp Deleting Cell Server End ...
[07/15 18:40:25    112s] GigaOpt_HOLD: max_tran 0 => 0, max_cap 0 => 0 (threshold 10) - Skip drv recovery
[07/15 18:40:25    112s] OPTC: user 20.0
[07/15 18:40:25    112s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/15 18:40:25    112s] 
[07/15 18:40:25    112s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/15 18:40:25    112s] Summary for sequential cells identification: 
[07/15 18:40:25    112s]   Identified SBFF number: 33
[07/15 18:40:25    112s]   Identified MBFF number: 0
[07/15 18:40:25    112s]   Identified SB Latch number: 0
[07/15 18:40:25    112s]   Identified MB Latch number: 0
[07/15 18:40:25    112s]   Not identified SBFF number: 0
[07/15 18:40:25    112s]   Not identified MBFF number: 0
[07/15 18:40:25    112s]   Not identified SB Latch number: 0
[07/15 18:40:25    112s]   Not identified MB Latch number: 0
[07/15 18:40:25    112s]   Number of sequential cells which are not FFs: 43
[07/15 18:40:25    112s]  Visiting view : slow_functional_mode
[07/15 18:40:25    112s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[07/15 18:40:25    112s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[07/15 18:40:25    112s]  Visiting view : fast_functional_mode
[07/15 18:40:25    112s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[07/15 18:40:25    112s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[07/15 18:40:25    112s] TLC MultiMap info (StdDelay):
[07/15 18:40:25    112s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[07/15 18:40:25    112s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[07/15 18:40:25    112s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[07/15 18:40:25    112s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[07/15 18:40:25    112s]  Setting StdDelay to: 91ps
[07/15 18:40:25    112s] 
[07/15 18:40:25    112s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/15 18:40:25    112s] GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
[07/15 18:40:25    112s] GigaOpt: WNS bump threshold: 0.0455
[07/15 18:40:25    112s] GigaOpt: Skipping postEco optimization
[07/15 18:40:25    112s] GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
[07/15 18:40:25    112s] GigaOpt: Skipping nonLegal postEco optimization
[07/15 18:40:26    112s] 
[07/15 18:40:26    112s] Active setup views:
[07/15 18:40:26    112s]  slow_functional_mode
[07/15 18:40:26    112s]   Dominating endpoints: 0
[07/15 18:40:26    112s]   Dominating TNS: -0.000
[07/15 18:40:26    112s] 
[07/15 18:40:26    112s] OPTC: user 20.0
[07/15 18:40:26    112s] OPTC: user 20.0
[07/15 18:40:26    112s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2276.52 MB )
[07/15 18:40:26    112s] (I)      ============================ Layers =============================
[07/15 18:40:26    112s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:40:26    112s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[07/15 18:40:26    112s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:40:26    112s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[07/15 18:40:26    112s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[07/15 18:40:26    112s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[07/15 18:40:26    112s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[07/15 18:40:26    112s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[07/15 18:40:26    112s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[07/15 18:40:26    112s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[07/15 18:40:26    112s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[07/15 18:40:26    112s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[07/15 18:40:26    112s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[07/15 18:40:26    112s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[07/15 18:40:26    112s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[07/15 18:40:26    112s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:40:26    112s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[07/15 18:40:26    112s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[07/15 18:40:26    112s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[07/15 18:40:26    112s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[07/15 18:40:26    112s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[07/15 18:40:26    112s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[07/15 18:40:26    112s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[07/15 18:40:26    112s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[07/15 18:40:26    112s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[07/15 18:40:26    112s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[07/15 18:40:26    112s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[07/15 18:40:26    112s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[07/15 18:40:26    112s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[07/15 18:40:26    112s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[07/15 18:40:26    112s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[07/15 18:40:26    112s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[07/15 18:40:26    112s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[07/15 18:40:26    112s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[07/15 18:40:26    112s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[07/15 18:40:26    112s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[07/15 18:40:26    112s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[07/15 18:40:26    112s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[07/15 18:40:26    112s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[07/15 18:40:26    112s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[07/15 18:40:26    112s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[07/15 18:40:26    112s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[07/15 18:40:26    112s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[07/15 18:40:26    112s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[07/15 18:40:26    112s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[07/15 18:40:26    112s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[07/15 18:40:26    112s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[07/15 18:40:26    112s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[07/15 18:40:26    112s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[07/15 18:40:26    112s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[07/15 18:40:26    112s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[07/15 18:40:26    112s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[07/15 18:40:26    112s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[07/15 18:40:26    112s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[07/15 18:40:26    112s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[07/15 18:40:26    112s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[07/15 18:40:26    112s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[07/15 18:40:26    112s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[07/15 18:40:26    112s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[07/15 18:40:26    112s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[07/15 18:40:26    112s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[07/15 18:40:26    112s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[07/15 18:40:26    112s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[07/15 18:40:26    112s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[07/15 18:40:26    112s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[07/15 18:40:26    112s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[07/15 18:40:26    112s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[07/15 18:40:26    112s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[07/15 18:40:26    112s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[07/15 18:40:26    112s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[07/15 18:40:26    112s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[07/15 18:40:26    112s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[07/15 18:40:26    112s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[07/15 18:40:26    112s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[07/15 18:40:26    112s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[07/15 18:40:26    112s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[07/15 18:40:26    112s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[07/15 18:40:26    112s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[07/15 18:40:26    112s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[07/15 18:40:26    112s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[07/15 18:40:26    112s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[07/15 18:40:26    112s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[07/15 18:40:26    112s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[07/15 18:40:26    112s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[07/15 18:40:26    112s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[07/15 18:40:26    112s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[07/15 18:40:26    112s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[07/15 18:40:26    112s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[07/15 18:40:26    112s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[07/15 18:40:26    112s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[07/15 18:40:26    112s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[07/15 18:40:26    112s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[07/15 18:40:26    112s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[07/15 18:40:26    112s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[07/15 18:40:26    112s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[07/15 18:40:26    112s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[07/15 18:40:26    112s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[07/15 18:40:26    112s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[07/15 18:40:26    112s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[07/15 18:40:26    112s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[07/15 18:40:26    112s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[07/15 18:40:26    112s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[07/15 18:40:26    112s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[07/15 18:40:26    112s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[07/15 18:40:26    112s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[07/15 18:40:26    112s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[07/15 18:40:26    112s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[07/15 18:40:26    112s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[07/15 18:40:26    112s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[07/15 18:40:26    112s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[07/15 18:40:26    112s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[07/15 18:40:26    112s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[07/15 18:40:26    112s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[07/15 18:40:26    112s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[07/15 18:40:26    112s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[07/15 18:40:26    112s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[07/15 18:40:26    112s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[07/15 18:40:26    112s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[07/15 18:40:26    112s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[07/15 18:40:26    112s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[07/15 18:40:26    112s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[07/15 18:40:26    112s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[07/15 18:40:26    112s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[07/15 18:40:26    112s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[07/15 18:40:26    112s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[07/15 18:40:26    112s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[07/15 18:40:26    112s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[07/15 18:40:26    112s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[07/15 18:40:26    112s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[07/15 18:40:26    112s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[07/15 18:40:26    112s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[07/15 18:40:26    112s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[07/15 18:40:26    112s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[07/15 18:40:26    112s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[07/15 18:40:26    112s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[07/15 18:40:26    112s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[07/15 18:40:26    112s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[07/15 18:40:26    112s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[07/15 18:40:26    112s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[07/15 18:40:26    112s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[07/15 18:40:26    112s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[07/15 18:40:26    112s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[07/15 18:40:26    112s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[07/15 18:40:26    112s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[07/15 18:40:26    112s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[07/15 18:40:26    112s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[07/15 18:40:26    112s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[07/15 18:40:26    112s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[07/15 18:40:26    112s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[07/15 18:40:26    112s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[07/15 18:40:26    112s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[07/15 18:40:26    112s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[07/15 18:40:26    112s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[07/15 18:40:26    112s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[07/15 18:40:26    112s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[07/15 18:40:26    112s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[07/15 18:40:26    112s] (I)      | 203 | 203 |                Group |     other |        |       |
[07/15 18:40:26    112s] (I)      | 204 | 204 |                  Row |     other |        |       |
[07/15 18:40:26    112s] (I)      | 205 | 205 |               marker |     other |        |       |
[07/15 18:40:26    112s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[07/15 18:40:26    112s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[07/15 18:40:26    112s] (I)      | 208 | 208 |                unset |     other |        |       |
[07/15 18:40:26    112s] (I)      | 209 | 209 |              unknown |     other |        |       |
[07/15 18:40:26    112s] (I)      | 210 | 210 |               supply |     other |        |       |
[07/15 18:40:26    112s] (I)      | 211 | 211 |                spike |     other |        |       |
[07/15 18:40:26    112s] (I)      | 212 | 212 |               resist |     other |        |       |
[07/15 18:40:26    112s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[07/15 18:40:26    112s] (I)      | 214 | 214 |                drive |     other |        |       |
[07/15 18:40:26    112s] (I)      | 215 | 215 |               select |     other |        |       |
[07/15 18:40:26    112s] (I)      | 216 | 216 |               hilite |     other |        |       |
[07/15 18:40:26    112s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[07/15 18:40:26    112s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[07/15 18:40:26    112s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[07/15 18:40:26    112s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[07/15 18:40:26    112s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[07/15 18:40:26    112s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[07/15 18:40:26    112s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[07/15 18:40:26    112s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[07/15 18:40:26    112s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[07/15 18:40:26    112s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[07/15 18:40:26    112s] (I)      | 227 | 227 |              stretch |     other |        |       |
[07/15 18:40:26    112s] (I)      | 228 | 228 |                 snap |     other |        |       |
[07/15 18:40:26    112s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[07/15 18:40:26    112s] (I)      | 230 | 230 |                 axis |     other |        |       |
[07/15 18:40:26    112s] (I)      | 231 | 231 |                  pin |     other |        |       |
[07/15 18:40:26    112s] (I)      | 232 | 232 |                 wire |     other |        |       |
[07/15 18:40:26    112s] (I)      | 233 | 233 |               device |     other |        |       |
[07/15 18:40:26    112s] (I)      | 234 | 234 |               border |     other |        |       |
[07/15 18:40:26    112s] (I)      | 235 | 235 |                 text |     other |        |       |
[07/15 18:40:26    112s] (I)      | 236 | 236 |            softFence |     other |        |       |
[07/15 18:40:26    112s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[07/15 18:40:26    112s] (I)      | 238 | 238 |                align |     other |        |       |
[07/15 18:40:26    112s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[07/15 18:40:26    112s] (I)      | 240 | 240 |             instance |     other |        |       |
[07/15 18:40:26    112s] (I)      | 241 | 241 |             annotate |     other |        |       |
[07/15 18:40:26    112s] (I)      | 242 | 242 |                 grid |     other |        |       |
[07/15 18:40:26    112s] (I)      | 243 | 243 |           background |     other |        |       |
[07/15 18:40:26    112s] (I)      | 244 | 244 |            substrate |     other |        |       |
[07/15 18:40:26    112s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[07/15 18:40:26    112s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[07/15 18:40:26    112s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[07/15 18:40:26    112s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[07/15 18:40:26    112s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[07/15 18:40:26    112s] (I)      | 250 | 250 |                drill |     other |        |       |
[07/15 18:40:26    112s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[07/15 18:40:26    112s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[07/15 18:40:26    112s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[07/15 18:40:26    112s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 18:40:26    112s] (I)      Started Import and model ( Curr Mem: 2276.52 MB )
[07/15 18:40:26    112s] (I)      Default pattern map key = aska_dig_default.
[07/15 18:40:26    112s] (I)      == Non-default Options ==
[07/15 18:40:26    112s] (I)      Build term to term wires                           : false
[07/15 18:40:26    112s] (I)      Maximum routing layer                              : 4
[07/15 18:40:26    112s] (I)      Number of threads                                  : 1
[07/15 18:40:26    112s] (I)      Method to set GCell size                           : row
[07/15 18:40:26    112s] (I)      Counted 402 PG shapes. We will not process PG shapes layer by layer.
[07/15 18:40:26    112s] (I)      Use row-based GCell size
[07/15 18:40:26    112s] (I)      Use row-based GCell align
[07/15 18:40:26    112s] (I)      layer 0 area = 202000
[07/15 18:40:26    112s] (I)      layer 1 area = 202000
[07/15 18:40:26    112s] (I)      layer 2 area = 202000
[07/15 18:40:26    112s] (I)      layer 3 area = 202000
[07/15 18:40:26    112s] (I)      GCell unit size   : 4480
[07/15 18:40:26    112s] (I)      GCell multiplier  : 1
[07/15 18:40:26    112s] (I)      GCell row height  : 4480
[07/15 18:40:26    112s] (I)      Actual row height : 4480
[07/15 18:40:26    112s] (I)      GCell align ref   : 20160 20160
[07/15 18:40:26    112s] [NR-eGR] Track table information for default rule: 
[07/15 18:40:26    112s] [NR-eGR] MET1 has single uniform track structure
[07/15 18:40:26    112s] [NR-eGR] MET2 has single uniform track structure
[07/15 18:40:26    112s] [NR-eGR] MET3 has single uniform track structure
[07/15 18:40:26    112s] [NR-eGR] MET4 has single uniform track structure
[07/15 18:40:26    112s] [NR-eGR] METTP has single uniform track structure
[07/15 18:40:26    112s] [NR-eGR] METTPL has single uniform track structure
[07/15 18:40:26    112s] (I)      ================= Default via =================
[07/15 18:40:26    112s] (I)      +---+--------------------+--------------------+
[07/15 18:40:26    112s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut    |
[07/15 18:40:26    112s] (I)      +---+--------------------+--------------------+
[07/15 18:40:26    112s] (I)      | 1 |    2  VIA1_Y_so    |   19  VIA1_CV1_so  |
[07/15 18:40:26    112s] (I)      | 2 |   38  VIA2_so      |   53  VIA2_CH1_so  |
[07/15 18:40:26    112s] (I)      | 3 |   74  VIA3_so      |   89  VIA3_CH1_so  |
[07/15 18:40:26    112s] (I)      | 4 |  117  VIATPne_Y_so |  125  VIATP_CH1_so |
[07/15 18:40:26    112s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so |
[07/15 18:40:26    112s] (I)      +---+--------------------+--------------------+
[07/15 18:40:26    112s] [NR-eGR] Read 260 PG shapes
[07/15 18:40:26    112s] [NR-eGR] Read 0 clock shapes
[07/15 18:40:26    112s] [NR-eGR] Read 0 other shapes
[07/15 18:40:26    112s] [NR-eGR] #Routing Blockages  : 0
[07/15 18:40:26    112s] [NR-eGR] #Instance Blockages : 0
[07/15 18:40:26    112s] [NR-eGR] #PG Blockages       : 260
[07/15 18:40:26    112s] [NR-eGR] #Halo Blockages     : 0
[07/15 18:40:26    112s] [NR-eGR] #Boundary Blockages : 0
[07/15 18:40:26    112s] [NR-eGR] #Clock Blockages    : 0
[07/15 18:40:26    112s] [NR-eGR] #Other Blockages    : 0
[07/15 18:40:26    112s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/15 18:40:26    112s] [NR-eGR] Num Prerouted Nets = 13  Num Prerouted Wires = 877
[07/15 18:40:26    112s] [NR-eGR] Read 1425 nets ( ignored 13 )
[07/15 18:40:26    112s] (I)      early_global_route_priority property id does not exist.
[07/15 18:40:26    112s] (I)      Read Num Blocks=260  Num Prerouted Wires=877  Num CS=0
[07/15 18:40:26    112s] (I)      Layer 1 (V) : #blockages 260 : #preroutes 633
[07/15 18:40:26    112s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 210
[07/15 18:40:26    112s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 34
[07/15 18:40:26    112s] (I)      Number of ignored nets                =     13
[07/15 18:40:26    112s] (I)      Number of connected nets              =      0
[07/15 18:40:26    112s] (I)      Number of fixed nets                  =     13.  Ignored: Yes
[07/15 18:40:26    112s] (I)      Number of clock nets                  =     13.  Ignored: No
[07/15 18:40:26    112s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/15 18:40:26    112s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/15 18:40:26    112s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/15 18:40:26    112s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/15 18:40:26    112s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/15 18:40:26    112s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/15 18:40:26    112s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/15 18:40:26    112s] (I)      Ndr track 0 does not exist
[07/15 18:40:26    112s] (I)      ---------------------Grid Graph Info--------------------
[07/15 18:40:26    112s] (I)      Routing area        : (0, 0) - (445200, 241920)
[07/15 18:40:26    112s] (I)      Core area           : (20160, 20160) - (425040, 221760)
[07/15 18:40:26    112s] (I)      Site width          :   560  (dbu)
[07/15 18:40:26    112s] (I)      Row height          :  4480  (dbu)
[07/15 18:40:26    112s] (I)      GCell row height    :  4480  (dbu)
[07/15 18:40:26    112s] (I)      GCell width         :  4480  (dbu)
[07/15 18:40:26    112s] (I)      GCell height        :  4480  (dbu)
[07/15 18:40:26    112s] (I)      Grid                :    99    54     4
[07/15 18:40:26    112s] (I)      Layer numbers       :     1     2     3     4
[07/15 18:40:26    112s] (I)      Vertical capacity   :     0  4480     0  4480
[07/15 18:40:26    112s] (I)      Horizontal capacity :     0     0  4480     0
[07/15 18:40:26    112s] (I)      Default wire width  :   230   280   280   280
[07/15 18:40:26    112s] (I)      Default wire space  :   230   280   280   280
[07/15 18:40:26    112s] (I)      Default wire pitch  :   460   560   560   560
[07/15 18:40:26    112s] (I)      Default pitch size  :   460   560   560   560
[07/15 18:40:26    112s] (I)      First track coord   :   280   280   280   280
[07/15 18:40:26    112s] (I)      Num tracks per GCell:  9.74  8.00  8.00  8.00
[07/15 18:40:26    112s] (I)      Total num of tracks :   432   795   432   795
[07/15 18:40:26    112s] (I)      Num of masks        :     1     1     1     1
[07/15 18:40:26    112s] (I)      Num of trim masks   :     0     0     0     0
[07/15 18:40:26    112s] (I)      --------------------------------------------------------
[07/15 18:40:26    112s] 
[07/15 18:40:26    112s] [NR-eGR] ============ Routing rule table ============
[07/15 18:40:26    112s] [NR-eGR] Rule id: 0  Nets: 1412
[07/15 18:40:26    112s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[07/15 18:40:26    112s] (I)                    Layer    2    3    4 
[07/15 18:40:26    112s] (I)                    Pitch  560  560  560 
[07/15 18:40:26    112s] (I)             #Used tracks    1    1    1 
[07/15 18:40:26    112s] (I)       #Fully used tracks    1    1    1 
[07/15 18:40:26    112s] [NR-eGR] ========================================
[07/15 18:40:26    112s] [NR-eGR] 
[07/15 18:40:26    112s] (I)      =============== Blocked Tracks ===============
[07/15 18:40:26    112s] (I)      +-------+---------+----------+---------------+
[07/15 18:40:26    112s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/15 18:40:26    112s] (I)      +-------+---------+----------+---------------+
[07/15 18:40:26    112s] (I)      |     1 |       0 |        0 |         0.00% |
[07/15 18:40:26    112s] (I)      |     2 |   42930 |     6090 |        14.19% |
[07/15 18:40:26    112s] (I)      |     3 |   42768 |        0 |         0.00% |
[07/15 18:40:26    112s] (I)      |     4 |   42930 |        0 |         0.00% |
[07/15 18:40:26    112s] (I)      +-------+---------+----------+---------------+
[07/15 18:40:26    112s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2276.52 MB )
[07/15 18:40:26    112s] (I)      Reset routing kernel
[07/15 18:40:26    112s] (I)      Started Global Routing ( Curr Mem: 2276.52 MB )
[07/15 18:40:26    112s] (I)      totalPins=4816  totalGlobalPin=4692 (97.43%)
[07/15 18:40:26    112s] (I)      total 2D Cap : 122538 = (42768 H, 79770 V)
[07/15 18:40:26    112s] [NR-eGR] Layer group 1: route 1412 net(s) in layer range [2, 4]
[07/15 18:40:26    112s] (I)      
[07/15 18:40:26    112s] (I)      ============  Phase 1a Route ============
[07/15 18:40:26    112s] (I)      Usage: 11138 = (5833 H, 5305 V) = (13.64% H, 6.65% V) = (2.613e+04um H, 2.377e+04um V)
[07/15 18:40:26    112s] (I)      
[07/15 18:40:26    112s] (I)      ============  Phase 1b Route ============
[07/15 18:40:26    112s] (I)      Usage: 11138 = (5833 H, 5305 V) = (13.64% H, 6.65% V) = (2.613e+04um H, 2.377e+04um V)
[07/15 18:40:26    112s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.989824e+04um
[07/15 18:40:26    112s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[07/15 18:40:26    112s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/15 18:40:26    112s] (I)      
[07/15 18:40:26    112s] (I)      ============  Phase 1c Route ============
[07/15 18:40:26    112s] (I)      Usage: 11138 = (5833 H, 5305 V) = (13.64% H, 6.65% V) = (2.613e+04um H, 2.377e+04um V)
[07/15 18:40:26    112s] (I)      
[07/15 18:40:26    112s] (I)      ============  Phase 1d Route ============
[07/15 18:40:26    112s] (I)      Usage: 11138 = (5833 H, 5305 V) = (13.64% H, 6.65% V) = (2.613e+04um H, 2.377e+04um V)
[07/15 18:40:26    112s] (I)      
[07/15 18:40:26    112s] (I)      ============  Phase 1e Route ============
[07/15 18:40:26    112s] (I)      Usage: 11138 = (5833 H, 5305 V) = (13.64% H, 6.65% V) = (2.613e+04um H, 2.377e+04um V)
[07/15 18:40:26    112s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.989824e+04um
[07/15 18:40:26    112s] (I)      
[07/15 18:40:26    112s] (I)      ============  Phase 1l Route ============
[07/15 18:40:26    112s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[07/15 18:40:26    112s] (I)      Layer  2:      36109      7253         4        4016       37960    ( 9.57%) 
[07/15 18:40:26    112s] (I)      Layer  3:      42336      6450         0           0       42336    ( 0.00%) 
[07/15 18:40:26    112s] (I)      Layer  4:      42135       832         0           0       41976    ( 0.00%) 
[07/15 18:40:26    112s] (I)      Total:        120580     14535         4        4016      122272    ( 3.18%) 
[07/15 18:40:26    112s] (I)      
[07/15 18:40:26    112s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/15 18:40:26    112s] [NR-eGR]                        OverCon            
[07/15 18:40:26    112s] [NR-eGR]                         #Gcell     %Gcell
[07/15 18:40:26    112s] [NR-eGR]        Layer               (1)    OverCon
[07/15 18:40:26    112s] [NR-eGR] ----------------------------------------------
[07/15 18:40:26    112s] [NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[07/15 18:40:26    112s] [NR-eGR]    MET2 ( 2)         4( 0.08%)   ( 0.08%) 
[07/15 18:40:26    112s] [NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[07/15 18:40:26    112s] [NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[07/15 18:40:26    112s] [NR-eGR] ----------------------------------------------
[07/15 18:40:26    112s] [NR-eGR]        Total         4( 0.03%)   ( 0.03%) 
[07/15 18:40:26    112s] [NR-eGR] 
[07/15 18:40:26    112s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2276.52 MB )
[07/15 18:40:26    112s] (I)      total 2D Cap : 122538 = (42768 H, 79770 V)
[07/15 18:40:26    112s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/15 18:40:26    112s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 2276.52 MB )
[07/15 18:40:26    112s] (I)      ===================================== Runtime Summary =====================================
[07/15 18:40:26    112s] (I)       Step                                        %       Start      Finish      Real       CPU 
[07/15 18:40:26    112s] (I)      -------------------------------------------------------------------------------------------
[07/15 18:40:26    112s] (I)       Early Global Route kernel             100.00%  929.30 sec  929.34 sec  0.03 sec  0.04 sec 
[07/15 18:40:26    112s] (I)       +-Import and model                     25.19%  929.32 sec  929.32 sec  0.01 sec  0.01 sec 
[07/15 18:40:26    112s] (I)       | +-Create place DB                     7.23%  929.32 sec  929.32 sec  0.00 sec  0.00 sec 
[07/15 18:40:26    112s] (I)       | | +-Import place data                 6.93%  929.32 sec  929.32 sec  0.00 sec  0.00 sec 
[07/15 18:40:26    112s] (I)       | | | +-Read instances and placement    2.04%  929.32 sec  929.32 sec  0.00 sec  0.00 sec 
[07/15 18:40:26    112s] (I)       | | | +-Read nets                       4.28%  929.32 sec  929.32 sec  0.00 sec  0.00 sec 
[07/15 18:40:26    112s] (I)       | +-Create route DB                    13.33%  929.32 sec  929.32 sec  0.00 sec  0.00 sec 
[07/15 18:40:26    112s] (I)       | | +-Import route data (1T)           12.63%  929.32 sec  929.32 sec  0.00 sec  0.00 sec 
[07/15 18:40:26    112s] (I)       | | | +-Read blockages ( Layer 2-4 )    2.74%  929.32 sec  929.32 sec  0.00 sec  0.00 sec 
[07/15 18:40:26    112s] (I)       | | | | +-Read routing blockages        0.01%  929.32 sec  929.32 sec  0.00 sec  0.00 sec 
[07/15 18:40:26    112s] (I)       | | | | +-Read instance blockages       0.46%  929.32 sec  929.32 sec  0.00 sec  0.00 sec 
[07/15 18:40:26    112s] (I)       | | | | +-Read PG blockages             0.10%  929.32 sec  929.32 sec  0.00 sec  0.00 sec 
[07/15 18:40:26    112s] (I)       | | | | +-Read clock blockages          0.04%  929.32 sec  929.32 sec  0.00 sec  0.00 sec 
[07/15 18:40:26    112s] (I)       | | | | +-Read other blockages          0.04%  929.32 sec  929.32 sec  0.00 sec  0.00 sec 
[07/15 18:40:26    112s] (I)       | | | | +-Read halo blockages           0.03%  929.32 sec  929.32 sec  0.00 sec  0.00 sec 
[07/15 18:40:26    112s] (I)       | | | | +-Read boundary cut boxes       0.01%  929.32 sec  929.32 sec  0.00 sec  0.00 sec 
[07/15 18:40:26    112s] (I)       | | | +-Read blackboxes                 0.04%  929.32 sec  929.32 sec  0.00 sec  0.00 sec 
[07/15 18:40:26    112s] (I)       | | | +-Read prerouted                  1.54%  929.32 sec  929.32 sec  0.00 sec  0.00 sec 
[07/15 18:40:26    112s] (I)       | | | +-Read unlegalized nets           0.18%  929.32 sec  929.32 sec  0.00 sec  0.00 sec 
[07/15 18:40:26    112s] (I)       | | | +-Read nets                       0.98%  929.32 sec  929.32 sec  0.00 sec  0.00 sec 
[07/15 18:40:26    112s] (I)       | | | +-Set up via pillars              0.03%  929.32 sec  929.32 sec  0.00 sec  0.00 sec 
[07/15 18:40:26    112s] (I)       | | | +-Initialize 3D grid graph        0.04%  929.32 sec  929.32 sec  0.00 sec  0.00 sec 
[07/15 18:40:26    112s] (I)       | | | +-Model blockage capacity         2.05%  929.32 sec  929.32 sec  0.00 sec  0.00 sec 
[07/15 18:40:26    112s] (I)       | | | | +-Initialize 3D capacity        1.61%  929.32 sec  929.32 sec  0.00 sec  0.00 sec 
[07/15 18:40:26    112s] (I)       | +-Read aux data                       0.01%  929.32 sec  929.32 sec  0.00 sec  0.00 sec 
[07/15 18:40:26    112s] (I)       | +-Others data preparation             0.14%  929.32 sec  929.32 sec  0.00 sec  0.00 sec 
[07/15 18:40:26    112s] (I)       | +-Create route kernel                 2.89%  929.32 sec  929.32 sec  0.00 sec  0.01 sec 
[07/15 18:40:26    112s] (I)       +-Global Routing                       35.50%  929.32 sec  929.34 sec  0.01 sec  0.01 sec 
[07/15 18:40:26    112s] (I)       | +-Initialization                      1.21%  929.32 sec  929.33 sec  0.00 sec  0.00 sec 
[07/15 18:40:26    112s] (I)       | +-Net group 1                        31.69%  929.33 sec  929.34 sec  0.01 sec  0.01 sec 
[07/15 18:40:26    112s] (I)       | | +-Generate topology                 2.80%  929.33 sec  929.33 sec  0.00 sec  0.00 sec 
[07/15 18:40:26    112s] (I)       | | +-Phase 1a                          6.02%  929.33 sec  929.33 sec  0.00 sec  0.00 sec 
[07/15 18:40:26    112s] (I)       | | | +-Pattern routing (1T)            4.53%  929.33 sec  929.33 sec  0.00 sec  0.00 sec 
[07/15 18:40:26    112s] (I)       | | | +-Add via demand to 2D            0.66%  929.33 sec  929.33 sec  0.00 sec  0.00 sec 
[07/15 18:40:26    112s] (I)       | | +-Phase 1b                          0.14%  929.33 sec  929.33 sec  0.00 sec  0.00 sec 
[07/15 18:40:26    112s] (I)       | | +-Phase 1c                          0.04%  929.33 sec  929.33 sec  0.00 sec  0.00 sec 
[07/15 18:40:26    112s] (I)       | | +-Phase 1d                          0.04%  929.33 sec  929.33 sec  0.00 sec  0.00 sec 
[07/15 18:40:26    112s] (I)       | | +-Phase 1e                          0.39%  929.33 sec  929.33 sec  0.00 sec  0.00 sec 
[07/15 18:40:26    112s] (I)       | | | +-Route legalization              0.01%  929.33 sec  929.33 sec  0.00 sec  0.00 sec 
[07/15 18:40:26    112s] (I)       | | +-Phase 1l                         19.30%  929.33 sec  929.34 sec  0.01 sec  0.01 sec 
[07/15 18:40:26    112s] (I)       | | | +-Layer assignment (1T)          18.50%  929.33 sec  929.34 sec  0.01 sec  0.01 sec 
[07/15 18:40:26    112s] (I)       | +-Clean cong LA                       0.01%  929.34 sec  929.34 sec  0.00 sec  0.00 sec 
[07/15 18:40:26    112s] (I)       +-Export 3D cong map                    1.32%  929.34 sec  929.34 sec  0.00 sec  0.00 sec 
[07/15 18:40:26    112s] (I)       | +-Export 2D cong map                  0.24%  929.34 sec  929.34 sec  0.00 sec  0.00 sec 
[07/15 18:40:26    112s] (I)      ==================== Summary by functions =====================
[07/15 18:40:26    112s] (I)       Lv  Step                                %      Real       CPU 
[07/15 18:40:26    112s] (I)      ---------------------------------------------------------------
[07/15 18:40:26    112s] (I)        0  Early Global Route kernel     100.00%  0.03 sec  0.04 sec 
[07/15 18:40:26    112s] (I)        1  Global Routing                 35.50%  0.01 sec  0.01 sec 
[07/15 18:40:26    112s] (I)        1  Import and model               25.19%  0.01 sec  0.01 sec 
[07/15 18:40:26    112s] (I)        1  Export 3D cong map              1.32%  0.00 sec  0.00 sec 
[07/15 18:40:26    112s] (I)        2  Net group 1                    31.69%  0.01 sec  0.01 sec 
[07/15 18:40:26    112s] (I)        2  Create route DB                13.33%  0.00 sec  0.00 sec 
[07/15 18:40:26    112s] (I)        2  Create place DB                 7.23%  0.00 sec  0.00 sec 
[07/15 18:40:26    112s] (I)        2  Create route kernel             2.89%  0.00 sec  0.01 sec 
[07/15 18:40:26    112s] (I)        2  Initialization                  1.21%  0.00 sec  0.00 sec 
[07/15 18:40:26    112s] (I)        2  Export 2D cong map              0.24%  0.00 sec  0.00 sec 
[07/15 18:40:26    112s] (I)        2  Others data preparation         0.14%  0.00 sec  0.00 sec 
[07/15 18:40:26    112s] (I)        2  Read aux data                   0.01%  0.00 sec  0.00 sec 
[07/15 18:40:26    112s] (I)        2  Clean cong LA                   0.01%  0.00 sec  0.00 sec 
[07/15 18:40:26    112s] (I)        3  Phase 1l                       19.30%  0.01 sec  0.01 sec 
[07/15 18:40:26    112s] (I)        3  Import route data (1T)         12.63%  0.00 sec  0.00 sec 
[07/15 18:40:26    112s] (I)        3  Import place data               6.93%  0.00 sec  0.00 sec 
[07/15 18:40:26    112s] (I)        3  Phase 1a                        6.02%  0.00 sec  0.00 sec 
[07/15 18:40:26    112s] (I)        3  Generate topology               2.80%  0.00 sec  0.00 sec 
[07/15 18:40:26    112s] (I)        3  Phase 1e                        0.39%  0.00 sec  0.00 sec 
[07/15 18:40:26    112s] (I)        3  Phase 1b                        0.14%  0.00 sec  0.00 sec 
[07/15 18:40:26    112s] (I)        3  Phase 1c                        0.04%  0.00 sec  0.00 sec 
[07/15 18:40:26    112s] (I)        3  Phase 1d                        0.04%  0.00 sec  0.00 sec 
[07/15 18:40:26    112s] (I)        4  Layer assignment (1T)          18.50%  0.01 sec  0.01 sec 
[07/15 18:40:26    112s] (I)        4  Read nets                       5.26%  0.00 sec  0.00 sec 
[07/15 18:40:26    112s] (I)        4  Pattern routing (1T)            4.53%  0.00 sec  0.00 sec 
[07/15 18:40:26    112s] (I)        4  Read blockages ( Layer 2-4 )    2.74%  0.00 sec  0.00 sec 
[07/15 18:40:26    112s] (I)        4  Model blockage capacity         2.05%  0.00 sec  0.00 sec 
[07/15 18:40:26    112s] (I)        4  Read instances and placement    2.04%  0.00 sec  0.00 sec 
[07/15 18:40:26    112s] (I)        4  Read prerouted                  1.54%  0.00 sec  0.00 sec 
[07/15 18:40:26    112s] (I)        4  Add via demand to 2D            0.66%  0.00 sec  0.00 sec 
[07/15 18:40:26    112s] (I)        4  Read unlegalized nets           0.18%  0.00 sec  0.00 sec 
[07/15 18:40:26    112s] (I)        4  Initialize 3D grid graph        0.04%  0.00 sec  0.00 sec 
[07/15 18:40:26    112s] (I)        4  Read blackboxes                 0.04%  0.00 sec  0.00 sec 
[07/15 18:40:26    112s] (I)        4  Set up via pillars              0.03%  0.00 sec  0.00 sec 
[07/15 18:40:26    112s] (I)        4  Route legalization              0.01%  0.00 sec  0.00 sec 
[07/15 18:40:26    112s] (I)        5  Initialize 3D capacity          1.61%  0.00 sec  0.00 sec 
[07/15 18:40:26    112s] (I)        5  Read instance blockages         0.46%  0.00 sec  0.00 sec 
[07/15 18:40:26    112s] (I)        5  Read PG blockages               0.10%  0.00 sec  0.00 sec 
[07/15 18:40:26    112s] (I)        5  Read clock blockages            0.04%  0.00 sec  0.00 sec 
[07/15 18:40:26    112s] (I)        5  Read other blockages            0.04%  0.00 sec  0.00 sec 
[07/15 18:40:26    112s] (I)        5  Read halo blockages             0.03%  0.00 sec  0.00 sec 
[07/15 18:40:26    112s] (I)        5  Read routing blockages          0.01%  0.00 sec  0.00 sec 
[07/15 18:40:26    112s] (I)        5  Read boundary cut boxes         0.01%  0.00 sec  0.00 sec 
[07/15 18:40:26    112s] OPERPROF: Starting HotSpotCal at level 1, MEM:2276.5M, EPOCH TIME: 1721083226.047165
[07/15 18:40:26    112s] [hotspot] +------------+---------------+---------------+
[07/15 18:40:26    112s] [hotspot] |            |   max hotspot | total hotspot |
[07/15 18:40:26    112s] [hotspot] +------------+---------------+---------------+
[07/15 18:40:26    112s] [hotspot] | normalized |          0.00 |          0.00 |
[07/15 18:40:26    112s] [hotspot] +------------+---------------+---------------+
[07/15 18:40:26    112s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/15 18:40:26    112s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/15 18:40:26    112s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:2276.5M, EPOCH TIME: 1721083226.047590
[07/15 18:40:26    112s] [hotspot] Hotspot report including placement blocked areas
[07/15 18:40:26    112s] OPERPROF: Starting HotSpotCal at level 1, MEM:2276.5M, EPOCH TIME: 1721083226.047697
[07/15 18:40:26    112s] [hotspot] +------------+---------------+---------------+
[07/15 18:40:26    112s] [hotspot] |            |   max hotspot | total hotspot |
[07/15 18:40:26    112s] [hotspot] +------------+---------------+---------------+
[07/15 18:40:26    112s] [hotspot] | normalized |          0.00 |          0.00 |
[07/15 18:40:26    112s] [hotspot] +------------+---------------+---------------+
[07/15 18:40:26    112s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/15 18:40:26    112s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/15 18:40:26    112s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:2276.5M, EPOCH TIME: 1721083226.048054
[07/15 18:40:26    112s] Reported timing to dir ./timingReports
[07/15 18:40:26    112s] **optDesign ... cpu = 0:00:05, real = 0:00:06, mem = 1678.7M, totSessionCpu=0:01:53 **
[07/15 18:40:26    112s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2211.0M, EPOCH TIME: 1721083226.068090
[07/15 18:40:26    112s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:26    112s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:26    112s] 
[07/15 18:40:26    112s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:40:26    112s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2211.0M, EPOCH TIME: 1721083226.077269
[07/15 18:40:26    112s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:40:26    112s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:26    112s] 
[07/15 18:40:26    112s] TimeStamp Deleting Cell Server Begin ...
[07/15 18:40:26    112s] 
[07/15 18:40:26    112s] TimeStamp Deleting Cell Server End ...
[07/15 18:40:26    112s] Starting delay calculation for Hold views
[07/15 18:40:26    112s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/15 18:40:26    112s] #################################################################################
[07/15 18:40:26    112s] # Design Stage: PreRoute
[07/15 18:40:26    112s] # Design Name: aska_dig
[07/15 18:40:26    112s] # Design Mode: 180nm
[07/15 18:40:26    112s] # Analysis Mode: MMMC Non-OCV 
[07/15 18:40:26    112s] # Parasitics Mode: No SPEF/RCDB 
[07/15 18:40:26    112s] # Signoff Settings: SI Off 
[07/15 18:40:26    112s] #################################################################################
[07/15 18:40:26    112s] Calculate delays in BcWc mode...
[07/15 18:40:26    112s] Topological Sorting (REAL = 0:00:00.0, MEM = 2215.0M, InitMEM = 2215.0M)
[07/15 18:40:26    112s] Start delay calculation (fullDC) (1 T). (MEM=2215.03)
[07/15 18:40:26    112s] *** Calculating scaling factor for fast_liberty libraries using the default operating condition of each library.
[07/15 18:40:26    112s] End AAE Lib Interpolated Model. (MEM=2226.55 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:40:26    113s] Total number of fetched objects 1425
[07/15 18:40:26    113s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:40:26    113s] End delay calculation. (MEM=2242.23 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 18:40:26    113s] End delay calculation (fullDC). (MEM=2242.23 CPU=0:00:00.2 REAL=0:00:00.0)
[07/15 18:40:26    113s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2242.2M) ***
[07/15 18:40:26    113s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:01:53 mem=2242.2M)
[07/15 18:40:26    113s] Starting delay calculation for Setup views
[07/15 18:40:26    113s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/15 18:40:26    113s] #################################################################################
[07/15 18:40:26    113s] # Design Stage: PreRoute
[07/15 18:40:26    113s] # Design Name: aska_dig
[07/15 18:40:26    113s] # Design Mode: 180nm
[07/15 18:40:26    113s] # Analysis Mode: MMMC Non-OCV 
[07/15 18:40:26    113s] # Parasitics Mode: No SPEF/RCDB 
[07/15 18:40:26    113s] # Signoff Settings: SI Off 
[07/15 18:40:26    113s] #################################################################################
[07/15 18:40:26    113s] Calculate delays in BcWc mode...
[07/15 18:40:26    113s] Topological Sorting (REAL = 0:00:00.0, MEM = 2191.7M, InitMEM = 2191.7M)
[07/15 18:40:26    113s] Start delay calculation (fullDC) (1 T). (MEM=2191.74)
[07/15 18:40:26    113s] *** Calculating scaling factor for slow_liberty libraries using the default operating condition of each library.
[07/15 18:40:26    113s] End AAE Lib Interpolated Model. (MEM=2203.26 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:40:26    113s] Total number of fetched objects 1425
[07/15 18:40:26    113s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 18:40:26    113s] End delay calculation. (MEM=2250.95 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 18:40:26    113s] End delay calculation (fullDC). (MEM=2250.95 CPU=0:00:00.2 REAL=0:00:00.0)
[07/15 18:40:26    113s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2251.0M) ***
[07/15 18:40:26    113s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:01:53 mem=2251.0M)
[07/15 18:40:27    113s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 
Hold views included:
 fast_functional_mode

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.012  |  6.002  |  0.012  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  0.034  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/15 18:40:27    113s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2213.1M, EPOCH TIME: 1721083227.503440
[07/15 18:40:27    113s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:27    113s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:27    113s] 
[07/15 18:40:27    113s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:40:27    113s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2213.1M, EPOCH TIME: 1721083227.512893
[07/15 18:40:27    113s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:40:27    113s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:27    113s] Density: 65.225%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[07/15 18:40:27    113s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2213.1M, EPOCH TIME: 1721083227.514860
[07/15 18:40:27    113s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:27    113s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:27    113s] 
[07/15 18:40:27    113s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:40:27    113s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2213.1M, EPOCH TIME: 1721083227.523999
[07/15 18:40:27    113s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:40:27    113s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:27    113s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2213.1M, EPOCH TIME: 1721083227.525740
[07/15 18:40:27    113s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:27    113s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:27    113s] 
[07/15 18:40:27    113s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 18:40:27    113s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2213.1M, EPOCH TIME: 1721083227.534840
[07/15 18:40:27    113s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 18:40:27    113s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:27    113s] *** Final Summary (holdfix) CPU=0:00:00.8, REAL=0:00:01.0, MEM=2213.1M
[07/15 18:40:27    113s] **optDesign ... cpu = 0:00:06, real = 0:00:07, mem = 1711.4M, totSessionCpu=0:01:54 **
[07/15 18:40:27    113s] *** Finished optDesign ***
[07/15 18:40:27    113s] 
[07/15 18:40:27    113s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:06.0 real=0:00:06.7)
[07/15 18:40:27    113s] Info: Destroy the CCOpt slew target map.
[07/15 18:40:27    113s] clean pInstBBox. size 0
[07/15 18:40:27    113s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[07/15 18:40:27    113s] All LLGs are deleted
[07/15 18:40:27    113s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:27    113s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 18:40:27    113s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2213.1M, EPOCH TIME: 1721083227.558979
[07/15 18:40:27    113s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2213.1M, EPOCH TIME: 1721083227.559068
[07/15 18:40:27    113s] Info: pop threads available for lower-level modules during optimization.
[07/15 18:40:27    113s] *** optDesign #5 [finish] : cpu/real = 0:00:06.1/0:00:06.7 (0.9), totSession cpu/real = 0:01:53.6/0:22:54.0 (0.1), mem = 2213.1M
[07/15 18:40:27    113s] 
[07/15 18:40:27    113s] =============================================================================================
[07/15 18:40:27    113s]  Final TAT Report : optDesign #5                                                21.18-s099_1
[07/15 18:40:27    113s] =============================================================================================
[07/15 18:40:27    113s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 18:40:27    113s] ---------------------------------------------------------------------------------------------
[07/15 18:40:27    113s] [ InitOpt                ]      1   0:00:01.5  (  23.0 % )     0:00:01.5 /  0:00:01.5    1.0
[07/15 18:40:27    113s] [ HoldOpt                ]      1   0:00:01.0  (  15.0 % )     0:00:01.1 /  0:00:01.1    1.0
[07/15 18:40:27    113s] [ ViewPruning            ]      8   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.3
[07/15 18:40:27    113s] [ BuildHoldData          ]      1   0:00:01.3  (  19.1 % )     0:00:01.7 /  0:00:01.7    1.0
[07/15 18:40:27    113s] [ OptSummaryReport       ]      5   0:00:00.2  (   2.9 % )     0:00:01.6 /  0:00:00.9    0.6
[07/15 18:40:27    113s] [ DrvReport              ]      2   0:00:00.7  (   9.8 % )     0:00:00.7 /  0:00:00.0    0.1
[07/15 18:40:27    113s] [ SlackTraversorInit     ]      4   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.1
[07/15 18:40:27    113s] [ CellServerInit         ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:40:27    113s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  10.5 % )     0:00:00.7 /  0:00:00.7    1.0
[07/15 18:40:27    113s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:40:27    113s] [ ReportCapViolation     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 18:40:27    113s] [ RefinePlace            ]      1   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.1
[07/15 18:40:27    113s] [ EarlyGlobalRoute       ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.1
[07/15 18:40:27    113s] [ TimingUpdate           ]     28   0:00:00.3  (   4.4 % )     0:00:00.8 /  0:00:00.8    0.9
[07/15 18:40:27    113s] [ FullDelayCalc          ]      4   0:00:00.5  (   7.5 % )     0:00:00.5 /  0:00:00.5    0.9
[07/15 18:40:27    113s] [ TimingReport           ]      7   0:00:00.2  (   2.4 % )     0:00:00.2 /  0:00:00.2    1.0
[07/15 18:40:27    113s] [ GenerateReports        ]      2   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    0.9
[07/15 18:40:27    113s] [ MISC                   ]          0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    0.9
[07/15 18:40:27    113s] ---------------------------------------------------------------------------------------------
[07/15 18:40:27    113s]  optDesign #5 TOTAL                 0:00:06.7  ( 100.0 % )     0:00:06.7 /  0:00:06.1    0.9
[07/15 18:40:27    113s] ---------------------------------------------------------------------------------------------
[07/15 18:40:27    113s] 
[07/15 18:40:32    113s] <CMD_INTERNAL> violationBrowserClose
[07/15 18:40:45    114s] <CMD> verifyProcessAntenna -report aska_dig.antenna.rpt -error 1000
[07/15 18:40:45    114s] 
[07/15 18:40:45    114s] ******* START VERIFY ANTENNA ********
[07/15 18:40:45    114s] Report File: aska_dig.antenna.rpt
[07/15 18:40:45    114s] LEF Macro File: aska_dig.antenna.lef
[07/15 18:40:45    114s] Verification Complete: 3 Violations
[07/15 18:40:45    114s] ******* DONE VERIFY ANTENNA ********
[07/15 18:40:45    114s] (CPU Time: 0:00:00.0  MEM: 0.000M)
[07/15 18:40:45    114s] 
[07/15 18:41:00    114s] <CMD> fit
[07/15 18:41:03    114s] <CMD> zoomBox -84.11300 -43.57000 533.49100 269.50300
[07/15 18:41:08    114s] <CMD> zoomBox 256.07100 230.13700 280.21000 204.88300
[07/15 18:41:18    114s] <CMD> setLayerPreference node_layer -isVisible 0
[07/15 18:41:20    114s] <CMD> setLayerPreference MET4 -isVisible 1
[07/15 18:41:22    114s] <CMD> setLayerPreference MET4 -isVisible 0
[07/15 18:41:24    114s] <CMD> setLayerPreference VIA3 -isVisible 1
[07/15 18:41:26    114s] <CMD> setLayerPreference VIA3 -isVisible 0
[07/15 18:41:29    114s] <CMD> setLayerPreference VIA3 -isVisible 1
[07/15 18:41:32    114s] <CMD> setLayerPreference VIA3 -isVisible 0
[07/15 18:41:36    114s] <CMD> zoomBox 235.51200 203.51900 294.12300 233.23000
[07/15 18:41:52    115s] 
--------------------------------------------------------------------------------
Exiting Innovus on Mon Jul 15 18:41:52 2024
  Total CPU time:     0:01:59
  Total real time:    0:24:28
  Peak memory (main): 1728.20MB

[07/15 18:41:52    115s] 
[07/15 18:41:52    115s] *** Memory Usage v#1 (Current mem = 2227.160M, initial mem = 478.105M) ***
[07/15 18:41:52    115s] 
[07/15 18:41:52    115s] *** Summary of all messages that are not suppressed in this session:
[07/15 18:41:52    115s] Severity  ID               Count  Summary                                  
[07/15 18:41:52    115s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[07/15 18:41:52    115s] WARNING   IMPDC-1629           3  The default delay limit was set to %d. T...
[07/15 18:41:52    115s] WARNING   IMPSP-9025           3  No scan chain specified/traced.          
[07/15 18:41:52    115s] ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
[07/15 18:41:52    115s] ERROR     IMPOPT-570           1  Initial sanity checks failed for optDesi...
[07/15 18:41:52    115s] WARNING   IMPOPT-3319          1  The -hold option is not available with -...
[07/15 18:41:52    115s] WARNING   IMPOPT-3564          6  The following cells are set dont_use tem...
[07/15 18:41:52    115s] WARNING   IMPCCOPT-1182        2  The clock_gating_cells property has no u...
[07/15 18:41:52    115s] WARNING   IMPCCOPT-5067     8588  Top layer net attribute %s for net %s is...
[07/15 18:41:52    115s] WARNING   IMPCCOPT-2033        1  The property %s is obsolete. The value i...
[07/15 18:41:52    115s] WARNING   IMPOAX-1594          2  While reading %s of cell '%s' from libra...
[07/15 18:41:52    115s] WARNING   IMPOAX-1645          2  '%s' constraint is not supported on laye...
[07/15 18:41:52    115s] WARNING   IMPOAX-718           4  %s '%g' on %s %s is not aligned to manuf...
[07/15 18:41:52    115s] WARNING   IMPOAX-722           2  Layer '%s' read from technology data is ...
[07/15 18:41:52    115s] WARNING   IMPOAX-740           2  Viarule '%s' specified in NonDefault Use...
[07/15 18:41:52    115s] WARNING   IMPOAX-6021          2  Blockages for cell can not read for cell...
[07/15 18:41:52    115s] WARNING   IMPCTE-290         128  Could not locate cell %s in any library ...
[07/15 18:41:52    115s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[07/15 18:41:52    115s] WARNING   IMPPSP-1003         21  Found use of '%s'. This will continue to...
[07/15 18:41:52    115s] *** Message Summary: 8770 warning(s), 3 error(s)
[07/15 18:41:52    115s] 
[07/15 18:41:52    115s] --- Ending "Innovus" (totcpu=0:01:55, real=0:24:27, mem=2227.2M) ---
