{"vcs1":{"timestamp_begin":1726148445.060640412, "rt":1.17, "ut":0.30, "st":0.24}}
{"vcselab":{"timestamp_begin":1726148446.304042876, "rt":0.77, "ut":0.26, "st":0.14}}
{"link":{"timestamp_begin":1726148447.146822393, "rt":0.37, "ut":0.16, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1726148444.552847042}
{"VCS_COMP_START_TIME": 1726148444.552847042}
{"VCS_COMP_END_TIME": 1726148449.737407287}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 330124}}
{"stitch_vcselab": {"peak_mem": 223280}}
