INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ruira/OneDrive/Ambiente de Trabalho/Digital Design/RISCV_SoftCoreProcessor/RISCV_SoftCoreProcessor.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ruira/OneDrive/Ambiente de Trabalho/Digital Design/RISCV_SoftCoreProcessor/RISCV_SoftCoreProcessor.srcs/sources_1/new/ALU_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ruira/OneDrive/Ambiente de Trabalho/Digital Design/RISCV_SoftCoreProcessor/RISCV_SoftCoreProcessor.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ruira/OneDrive/Ambiente de Trabalho/Digital Design/RISCV_SoftCoreProcessor/RISCV_SoftCoreProcessor.srcs/sources_1/new/Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ruira/OneDrive/Ambiente de Trabalho/Digital Design/RISCV_SoftCoreProcessor/RISCV_SoftCoreProcessor.srcs/sources_1/new/Reg_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ruira/OneDrive/Ambiente de Trabalho/Digital Design/RISCV_SoftCoreProcessor/RISCV_SoftCoreProcessor.srcs/sources_1/new/controler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ruira/OneDrive/Ambiente de Trabalho/Digital Design/RISCV_SoftCoreProcessor/RISCV_SoftCoreProcessor.srcs/sources_1/new/cpu_with_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_with_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ruira/OneDrive/Ambiente de Trabalho/Digital Design/RISCV_SoftCoreProcessor/RISCV_SoftCoreProcessor.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ruira/OneDrive/Ambiente de Trabalho/Digital Design/RISCV_SoftCoreProcessor/RISCV_SoftCoreProcessor.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ruira/OneDrive/Ambiente de Trabalho/Digital Design/RISCV_SoftCoreProcessor/RISCV_SoftCoreProcessor.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ruira/OneDrive/Ambiente de Trabalho/Digital Design/RISCV_SoftCoreProcessor/RISCV_SoftCoreProcessor.srcs/sources_1/new/main_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ruira/OneDrive/Ambiente de Trabalho/Digital Design/RISCV_SoftCoreProcessor/RISCV_SoftCoreProcessor.srcs/sources_1/new/mux_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ruira/OneDrive/Ambiente de Trabalho/Digital Design/RISCV_SoftCoreProcessor/RISCV_SoftCoreProcessor.srcs/sources_1/new/mux_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ruira/OneDrive/Ambiente de Trabalho/Digital Design/RISCV_SoftCoreProcessor/RISCV_SoftCoreProcessor.srcs/sources_1/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ruira/OneDrive/Ambiente de Trabalho/Digital Design/RISCV_SoftCoreProcessor/RISCV_SoftCoreProcessor.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ruira/OneDrive/Ambiente de Trabalho/Digital Design/RISCV_SoftCoreProcessor/RISCV_SoftCoreProcessor.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
