
stm32f103xxDrivers.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000130  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000008f0  08000130  08000130  00001130  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  08000a20  08000a20  00001a20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08000a30  08000a30  00001a40  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08000a30  08000a30  00001a30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08000a38  08000a40  00001a40  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000a38  08000a38  00001a38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08000a3c  08000a3c  00001a3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000000  20000000  20000000  00001a40  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000003c  20000000  08000a40  00002000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000003c  08000a40  0000203c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00001a40  2**0
                  CONTENTS, READONLY
 12 .debug_info   00001271  00000000  00000000  00001a69  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000546  00000000  00000000  00002cda  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000001a8  00000000  00000000  00003220  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000132  00000000  00000000  000033c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000251a  00000000  00000000  000034fa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000187e  00000000  00000000  00005a14  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00009521  00000000  00000000  00007292  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000107b3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000062c  00000000  00000000  000107f8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000071  00000000  00000000  00010e24  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000130 <__do_global_dtors_aux>:
 8000130:	b510      	push	{r4, lr}
 8000132:	4c05      	ldr	r4, [pc, #20]	@ (8000148 <__do_global_dtors_aux+0x18>)
 8000134:	7823      	ldrb	r3, [r4, #0]
 8000136:	b933      	cbnz	r3, 8000146 <__do_global_dtors_aux+0x16>
 8000138:	4b04      	ldr	r3, [pc, #16]	@ (800014c <__do_global_dtors_aux+0x1c>)
 800013a:	b113      	cbz	r3, 8000142 <__do_global_dtors_aux+0x12>
 800013c:	4804      	ldr	r0, [pc, #16]	@ (8000150 <__do_global_dtors_aux+0x20>)
 800013e:	f3af 8000 	nop.w
 8000142:	2301      	movs	r3, #1
 8000144:	7023      	strb	r3, [r4, #0]
 8000146:	bd10      	pop	{r4, pc}
 8000148:	20000000 	.word	0x20000000
 800014c:	00000000 	.word	0x00000000
 8000150:	08000a08 	.word	0x08000a08

08000154 <frame_dummy>:
 8000154:	b508      	push	{r3, lr}
 8000156:	4b03      	ldr	r3, [pc, #12]	@ (8000164 <frame_dummy+0x10>)
 8000158:	b11b      	cbz	r3, 8000162 <frame_dummy+0xe>
 800015a:	4903      	ldr	r1, [pc, #12]	@ (8000168 <frame_dummy+0x14>)
 800015c:	4803      	ldr	r0, [pc, #12]	@ (800016c <frame_dummy+0x18>)
 800015e:	f3af 8000 	nop.w
 8000162:	bd08      	pop	{r3, pc}
 8000164:	00000000 	.word	0x00000000
 8000168:	20000004 	.word	0x20000004
 800016c:	08000a08 	.word	0x08000a08

08000170 <strlen>:
 8000170:	4603      	mov	r3, r0
 8000172:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000176:	2a00      	cmp	r2, #0
 8000178:	d1fb      	bne.n	8000172 <strlen+0x2>
 800017a:	1a18      	subs	r0, r3, r0
 800017c:	3801      	subs	r0, #1
 800017e:	4770      	bx	lr

08000180 <main>:
void SPI_Config();

SPI_Handler_t SPIA;

int main()
{
 8000180:	b590      	push	{r4, r7, lr}
 8000182:	b085      	sub	sp, #20
 8000184:	af00      	add	r7, sp, #0
	//1. Initialise the GPIO and SPI
	GPIO_For_SPI();
 8000186:	f000 f831 	bl	80001ec <GPIO_For_SPI>
	SPI_Config();
 800018a:	f000 f863 	bl	8000254 <SPI_Config>
	SPI_SSOEConfig(SPI1,ENABLE);
 800018e:	2101      	movs	r1, #1
 8000190:	4813      	ldr	r0, [pc, #76]	@ (80001e0 <main+0x60>)
 8000192:	f000 fb2b 	bl	80007ec <SPI_SSOEConfig>

	//2. Declare Tx buffer and buffer size
	uint8_t user_message[] = "Hello World!";
 8000196:	4b13      	ldr	r3, [pc, #76]	@ (80001e4 <main+0x64>)
 8000198:	463c      	mov	r4, r7
 800019a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800019c:	c407      	stmia	r4!, {r0, r1, r2}
 800019e:	7023      	strb	r3, [r4, #0]
	uint8_t datalen = strlen((char*)user_message);
 80001a0:	463b      	mov	r3, r7
 80001a2:	4618      	mov	r0, r3
 80001a4:	f7ff ffe4 	bl	8000170 <strlen>
 80001a8:	4603      	mov	r3, r0
 80001aa:	73fb      	strb	r3, [r7, #15]

	//3. Enable NVIC interrupt
	SPI_IRQInterruptConfig(IRQ_SPI1_Global,ENABLE);
 80001ac:	2101      	movs	r1, #1
 80001ae:	2023      	movs	r0, #35	@ 0x23
 80001b0:	f000 fa30 	bl	8000614 <SPI_IRQInterruptConfig>

	//4. Enable the SPI peripheral
	SPI_PeripheralControl(SPI1,ENABLE);
 80001b4:	2101      	movs	r1, #1
 80001b6:	480a      	ldr	r0, [pc, #40]	@ (80001e0 <main+0x60>)
 80001b8:	f000 fafd 	bl	80007b6 <SPI_PeripheralControl>

	//5. Send the data
	SPI_SendData_IT(&SPIA, user_message, datalen);
 80001bc:	7bfa      	ldrb	r2, [r7, #15]
 80001be:	463b      	mov	r3, r7
 80001c0:	4619      	mov	r1, r3
 80001c2:	4809      	ldr	r0, [pc, #36]	@ (80001e8 <main+0x68>)
 80001c4:	f000 fa02 	bl	80005cc <SPI_SendData_IT>

	//6. Wait until transmission completes
	while(SPIA.TxState != SPI_READY);
 80001c8:	bf00      	nop
 80001ca:	4b07      	ldr	r3, [pc, #28]	@ (80001e8 <main+0x68>)
 80001cc:	7f1b      	ldrb	r3, [r3, #28]
 80001ce:	2b00      	cmp	r3, #0
 80001d0:	d1fb      	bne.n	80001ca <main+0x4a>

	//7. Disable SPI peripheral (optional)
	SPI_PeripheralControl(SPI1, DISABLE);
 80001d2:	2100      	movs	r1, #0
 80001d4:	4802      	ldr	r0, [pc, #8]	@ (80001e0 <main+0x60>)
 80001d6:	f000 faee 	bl	80007b6 <SPI_PeripheralControl>

	while(1);
 80001da:	bf00      	nop
 80001dc:	e7fd      	b.n	80001da <main+0x5a>
 80001de:	bf00      	nop
 80001e0:	40013000 	.word	0x40013000
 80001e4:	08000a20 	.word	0x08000a20
 80001e8:	2000001c 	.word	0x2000001c

080001ec <GPIO_For_SPI>:
}


void GPIO_For_SPI()
{
 80001ec:	b580      	push	{r7, lr}
 80001ee:	b088      	sub	sp, #32
 80001f0:	af00      	add	r7, sp, #0

	GPIO_Handler_t SPI_NSS,SPI_MOSI,SPI_CLK; //As master MOSI, CLK and NSS are output
	GPIO_Handler_t SPI_MISO;                 // As master MISO is input

	SPI_NSS.pGPIOBx = GPIOA;
 80001f2:	4b17      	ldr	r3, [pc, #92]	@ (8000250 <GPIO_For_SPI+0x64>)
 80001f4:	61bb      	str	r3, [r7, #24]
	SPI_NSS.GPIO_PinConfig.GPIO_PinMode = GPIO_OUT_ALTFN_PP_10;
 80001f6:	2309      	movs	r3, #9
 80001f8:	777b      	strb	r3, [r7, #29]
	SPI_NSS.GPIO_PinConfig.GPIO_PinNumber = GPIO_Pin_4;
 80001fa:	2304      	movs	r3, #4
 80001fc:	773b      	strb	r3, [r7, #28]

	SPI_MOSI.pGPIOBx = GPIOA;
 80001fe:	4b14      	ldr	r3, [pc, #80]	@ (8000250 <GPIO_For_SPI+0x64>)
 8000200:	613b      	str	r3, [r7, #16]
	SPI_MOSI.GPIO_PinConfig.GPIO_PinMode = GPIO_OUT_ALTFN_PP_10;
 8000202:	2309      	movs	r3, #9
 8000204:	757b      	strb	r3, [r7, #21]
	SPI_MOSI.GPIO_PinConfig.GPIO_PinNumber = GPIO_Pin_7;
 8000206:	2307      	movs	r3, #7
 8000208:	753b      	strb	r3, [r7, #20]

	SPI_CLK.pGPIOBx = GPIOA;
 800020a:	4b11      	ldr	r3, [pc, #68]	@ (8000250 <GPIO_For_SPI+0x64>)
 800020c:	60bb      	str	r3, [r7, #8]
	SPI_CLK.GPIO_PinConfig.GPIO_PinMode = GPIO_OUT_ALTFN_PP_10;
 800020e:	2309      	movs	r3, #9
 8000210:	737b      	strb	r3, [r7, #13]
	SPI_CLK.GPIO_PinConfig.GPIO_PinNumber = GPIO_Pin_5;
 8000212:	2305      	movs	r3, #5
 8000214:	733b      	strb	r3, [r7, #12]

	SPI_MISO.pGPIOBx = GPIOA;
 8000216:	4b0e      	ldr	r3, [pc, #56]	@ (8000250 <GPIO_For_SPI+0x64>)
 8000218:	603b      	str	r3, [r7, #0]
	SPI_MISO.GPIO_PinConfig.GPIO_PinMode = GPIO_IN_FLOATING;
 800021a:	2304      	movs	r3, #4
 800021c:	717b      	strb	r3, [r7, #5]
	SPI_MISO.GPIO_PinConfig.GPIO_PinNumber = GPIO_Pin_6;
 800021e:	2306      	movs	r3, #6
 8000220:	713b      	strb	r3, [r7, #4]

	GPIO_init(&SPI_MISO);
 8000222:	463b      	mov	r3, r7
 8000224:	4618      	mov	r0, r3
 8000226:	f000 f8c7 	bl	80003b8 <GPIO_init>
	GPIO_init(&SPI_MOSI);
 800022a:	f107 0310 	add.w	r3, r7, #16
 800022e:	4618      	mov	r0, r3
 8000230:	f000 f8c2 	bl	80003b8 <GPIO_init>
	GPIO_init(&SPI_CLK);
 8000234:	f107 0308 	add.w	r3, r7, #8
 8000238:	4618      	mov	r0, r3
 800023a:	f000 f8bd 	bl	80003b8 <GPIO_init>
	GPIO_init(&SPI_NSS);
 800023e:	f107 0318 	add.w	r3, r7, #24
 8000242:	4618      	mov	r0, r3
 8000244:	f000 f8b8 	bl	80003b8 <GPIO_init>

}
 8000248:	bf00      	nop
 800024a:	3720      	adds	r7, #32
 800024c:	46bd      	mov	sp, r7
 800024e:	bd80      	pop	{r7, pc}
 8000250:	40010800 	.word	0x40010800

08000254 <SPI_Config>:

void SPI_Config()
{
 8000254:	b580      	push	{r7, lr}
 8000256:	af00      	add	r7, sp, #0
	SPIA.pSPIx = SPI1;
 8000258:	4b0e      	ldr	r3, [pc, #56]	@ (8000294 <SPI_Config+0x40>)
 800025a:	4a0f      	ldr	r2, [pc, #60]	@ (8000298 <SPI_Config+0x44>)
 800025c:	601a      	str	r2, [r3, #0]
	SPIA.SPI_config.SPI_DeviceMode = SPI_DEVICE_MODE_MASTER;
 800025e:	4b0d      	ldr	r3, [pc, #52]	@ (8000294 <SPI_Config+0x40>)
 8000260:	2201      	movs	r2, #1
 8000262:	711a      	strb	r2, [r3, #4]
	SPIA.SPI_config.SPI_BusConfig = SPI_BUS_CONFIG_FDPX;
 8000264:	4b0b      	ldr	r3, [pc, #44]	@ (8000294 <SPI_Config+0x40>)
 8000266:	2201      	movs	r2, #1
 8000268:	715a      	strb	r2, [r3, #5]
	SPIA.SPI_config.SPI_Speed = SPI_CLOCK_DIV_2;
 800026a:	4b0a      	ldr	r3, [pc, #40]	@ (8000294 <SPI_Config+0x40>)
 800026c:	2200      	movs	r2, #0
 800026e:	719a      	strb	r2, [r3, #6]
	SPIA.SPI_config.SPI_CPOL = SPI_CPOL_0_IDLE;
 8000270:	4b08      	ldr	r3, [pc, #32]	@ (8000294 <SPI_Config+0x40>)
 8000272:	2200      	movs	r2, #0
 8000274:	725a      	strb	r2, [r3, #9]
	SPIA.SPI_config.SPI_CPHA = SPI_CPHA_1ST_TRANSIT;
 8000276:	4b07      	ldr	r3, [pc, #28]	@ (8000294 <SPI_Config+0x40>)
 8000278:	2200      	movs	r2, #0
 800027a:	721a      	strb	r2, [r3, #8]
	SPIA.SPI_config.SPI_SSM = SPI_SSM_DI;
 800027c:	4b05      	ldr	r3, [pc, #20]	@ (8000294 <SPI_Config+0x40>)
 800027e:	2200      	movs	r2, #0
 8000280:	729a      	strb	r2, [r3, #10]
	SPIA.SPI_config.SPI_DFF = SPI_DFF_8BITS;
 8000282:	4b04      	ldr	r3, [pc, #16]	@ (8000294 <SPI_Config+0x40>)
 8000284:	2200      	movs	r2, #0
 8000286:	71da      	strb	r2, [r3, #7]

	SPI_init(&SPIA);
 8000288:	4802      	ldr	r0, [pc, #8]	@ (8000294 <SPI_Config+0x40>)
 800028a:	f000 f94b 	bl	8000524 <SPI_init>
}
 800028e:	bf00      	nop
 8000290:	bd80      	pop	{r7, pc}
 8000292:	bf00      	nop
 8000294:	2000001c 	.word	0x2000001c
 8000298:	40013000 	.word	0x40013000

0800029c <SPI1_IRQHandler>:

void SPI1_IRQHandler()
{
 800029c:	b580      	push	{r7, lr}
 800029e:	af00      	add	r7, sp, #0
	SPI_IRQHandling(&SPIA);
 80002a0:	4802      	ldr	r0, [pc, #8]	@ (80002ac <SPI1_IRQHandler+0x10>)
 80002a2:	f000 fa3b 	bl	800071c <SPI_IRQHandling>
}
 80002a6:	bf00      	nop
 80002a8:	bd80      	pop	{r7, pc}
 80002aa:	bf00      	nop
 80002ac:	2000001c 	.word	0x2000001c

080002b0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80002b0:	480d      	ldr	r0, [pc, #52]	@ (80002e8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80002b2:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80002b4:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80002b8:	480c      	ldr	r0, [pc, #48]	@ (80002ec <LoopForever+0x6>)
  ldr r1, =_edata
 80002ba:	490d      	ldr	r1, [pc, #52]	@ (80002f0 <LoopForever+0xa>)
  ldr r2, =_sidata
 80002bc:	4a0d      	ldr	r2, [pc, #52]	@ (80002f4 <LoopForever+0xe>)
  movs r3, #0
 80002be:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80002c0:	e002      	b.n	80002c8 <LoopCopyDataInit>

080002c2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80002c2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80002c4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80002c6:	3304      	adds	r3, #4

080002c8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80002c8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80002ca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80002cc:	d3f9      	bcc.n	80002c2 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80002ce:	4a0a      	ldr	r2, [pc, #40]	@ (80002f8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80002d0:	4c0a      	ldr	r4, [pc, #40]	@ (80002fc <LoopForever+0x16>)
  movs r3, #0
 80002d2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80002d4:	e001      	b.n	80002da <LoopFillZerobss>

080002d6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80002d6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80002d8:	3204      	adds	r2, #4

080002da <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80002da:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80002dc:	d3fb      	bcc.n	80002d6 <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 80002de:	f000 fb6f 	bl	80009c0 <__libc_init_array>
/* Call the application's entry point.*/

  bl main
 80002e2:	f7ff ff4d 	bl	8000180 <main>

080002e6 <LoopForever>:

LoopForever:
  b LoopForever
 80002e6:	e7fe      	b.n	80002e6 <LoopForever>
  ldr   r0, =_estack
 80002e8:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 80002ec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80002f0:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 80002f4:	08000a40 	.word	0x08000a40
  ldr r2, =_sbss
 80002f8:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 80002fc:	2000003c 	.word	0x2000003c

08000300 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000300:	e7fe      	b.n	8000300 <ADC1_2_IRQHandler>
	...

08000304 <GPIO_PeriClockControl>:
 *
 * @note                      - This must be called before initializing the GPIO pins.
 */

void GPIO_PeriClockControl(GPIO_RegDef_t *pGPIOx, uint8_t En_or_Di)
{
 8000304:	b480      	push	{r7}
 8000306:	b083      	sub	sp, #12
 8000308:	af00      	add	r7, sp, #0
 800030a:	6078      	str	r0, [r7, #4]
 800030c:	460b      	mov	r3, r1
 800030e:	70fb      	strb	r3, [r7, #3]
	if(En_or_Di == ENABLE)
 8000310:	78fb      	ldrb	r3, [r7, #3]
 8000312:	2b01      	cmp	r3, #1
 8000314:	d136      	bne.n	8000384 <GPIO_PeriClockControl+0x80>
	{
		if((pGPIOx == GPIOA))
 8000316:	687b      	ldr	r3, [r7, #4]
 8000318:	4a21      	ldr	r2, [pc, #132]	@ (80003a0 <GPIO_PeriClockControl+0x9c>)
 800031a:	4293      	cmp	r3, r2
 800031c:	d106      	bne.n	800032c <GPIO_PeriClockControl+0x28>
		{
			GPIOA_PCLK_EN;
 800031e:	4b21      	ldr	r3, [pc, #132]	@ (80003a4 <GPIO_PeriClockControl+0xa0>)
 8000320:	699b      	ldr	r3, [r3, #24]
 8000322:	4a20      	ldr	r2, [pc, #128]	@ (80003a4 <GPIO_PeriClockControl+0xa0>)
 8000324:	f043 0304 	orr.w	r3, r3, #4
 8000328:	6193      	str	r3, [r2, #24]
		}else if((pGPIOx == GPIOE))
		{
			GPIOE_PCLK_DI;
		}
	}
}
 800032a:	e033      	b.n	8000394 <GPIO_PeriClockControl+0x90>
		}else if((pGPIOx == GPIOB))
 800032c:	687b      	ldr	r3, [r7, #4]
 800032e:	4a1e      	ldr	r2, [pc, #120]	@ (80003a8 <GPIO_PeriClockControl+0xa4>)
 8000330:	4293      	cmp	r3, r2
 8000332:	d106      	bne.n	8000342 <GPIO_PeriClockControl+0x3e>
			GPIOB_PCLK_EN;
 8000334:	4b1b      	ldr	r3, [pc, #108]	@ (80003a4 <GPIO_PeriClockControl+0xa0>)
 8000336:	699b      	ldr	r3, [r3, #24]
 8000338:	4a1a      	ldr	r2, [pc, #104]	@ (80003a4 <GPIO_PeriClockControl+0xa0>)
 800033a:	f043 0308 	orr.w	r3, r3, #8
 800033e:	6193      	str	r3, [r2, #24]
}
 8000340:	e028      	b.n	8000394 <GPIO_PeriClockControl+0x90>
		}else if((pGPIOx == GPIOC))
 8000342:	687b      	ldr	r3, [r7, #4]
 8000344:	4a19      	ldr	r2, [pc, #100]	@ (80003ac <GPIO_PeriClockControl+0xa8>)
 8000346:	4293      	cmp	r3, r2
 8000348:	d106      	bne.n	8000358 <GPIO_PeriClockControl+0x54>
			GPIOC_PCLK_EN;
 800034a:	4b16      	ldr	r3, [pc, #88]	@ (80003a4 <GPIO_PeriClockControl+0xa0>)
 800034c:	699b      	ldr	r3, [r3, #24]
 800034e:	4a15      	ldr	r2, [pc, #84]	@ (80003a4 <GPIO_PeriClockControl+0xa0>)
 8000350:	f043 0310 	orr.w	r3, r3, #16
 8000354:	6193      	str	r3, [r2, #24]
}
 8000356:	e01d      	b.n	8000394 <GPIO_PeriClockControl+0x90>
		}else if((pGPIOx == GPIOD))
 8000358:	687b      	ldr	r3, [r7, #4]
 800035a:	4a15      	ldr	r2, [pc, #84]	@ (80003b0 <GPIO_PeriClockControl+0xac>)
 800035c:	4293      	cmp	r3, r2
 800035e:	d106      	bne.n	800036e <GPIO_PeriClockControl+0x6a>
			GPIOD_PCLK_EN;
 8000360:	4b10      	ldr	r3, [pc, #64]	@ (80003a4 <GPIO_PeriClockControl+0xa0>)
 8000362:	699b      	ldr	r3, [r3, #24]
 8000364:	4a0f      	ldr	r2, [pc, #60]	@ (80003a4 <GPIO_PeriClockControl+0xa0>)
 8000366:	f043 0320 	orr.w	r3, r3, #32
 800036a:	6193      	str	r3, [r2, #24]
}
 800036c:	e012      	b.n	8000394 <GPIO_PeriClockControl+0x90>
		}else if((pGPIOx == GPIOE))
 800036e:	687b      	ldr	r3, [r7, #4]
 8000370:	4a10      	ldr	r2, [pc, #64]	@ (80003b4 <GPIO_PeriClockControl+0xb0>)
 8000372:	4293      	cmp	r3, r2
 8000374:	d10e      	bne.n	8000394 <GPIO_PeriClockControl+0x90>
			GPIOE_PCLK_EN;
 8000376:	4b0b      	ldr	r3, [pc, #44]	@ (80003a4 <GPIO_PeriClockControl+0xa0>)
 8000378:	699b      	ldr	r3, [r3, #24]
 800037a:	4a0a      	ldr	r2, [pc, #40]	@ (80003a4 <GPIO_PeriClockControl+0xa0>)
 800037c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000380:	6193      	str	r3, [r2, #24]
}
 8000382:	e007      	b.n	8000394 <GPIO_PeriClockControl+0x90>
		if((pGPIOx = GPIOA))
 8000384:	4b06      	ldr	r3, [pc, #24]	@ (80003a0 <GPIO_PeriClockControl+0x9c>)
 8000386:	607b      	str	r3, [r7, #4]
			GPIOA_PCLK_DI;
 8000388:	4b06      	ldr	r3, [pc, #24]	@ (80003a4 <GPIO_PeriClockControl+0xa0>)
 800038a:	699b      	ldr	r3, [r3, #24]
 800038c:	4a05      	ldr	r2, [pc, #20]	@ (80003a4 <GPIO_PeriClockControl+0xa0>)
 800038e:	f023 0304 	bic.w	r3, r3, #4
 8000392:	6193      	str	r3, [r2, #24]
}
 8000394:	bf00      	nop
 8000396:	370c      	adds	r7, #12
 8000398:	46bd      	mov	sp, r7
 800039a:	bc80      	pop	{r7}
 800039c:	4770      	bx	lr
 800039e:	bf00      	nop
 80003a0:	40010800 	.word	0x40010800
 80003a4:	40021000 	.word	0x40021000
 80003a8:	40010c00 	.word	0x40010c00
 80003ac:	40011000 	.word	0x40011000
 80003b0:	40011400 	.word	0x40011400
 80003b4:	40011800 	.word	0x40011800

080003b8 <GPIO_init>:
 * @note                      - The peripheral clock for the GPIO port is enabled within this function, no need
 * 		                        for external call.
 */

void GPIO_init(GPIO_Handler_t *pGPIOHandle)
{
 80003b8:	b580      	push	{r7, lr}
 80003ba:	b084      	sub	sp, #16
 80003bc:	af00      	add	r7, sp, #0
 80003be:	6078      	str	r0, [r7, #4]
	//Configure pin mode(without EXTI)
	//Configure Pin speed
	//configure pull-up/pull-down/no pull
	//Configure output type
	uint32_t temp = 0;
 80003c0:	2300      	movs	r3, #0
 80003c2:	60fb      	str	r3, [r7, #12]

	//Enalbe peripheral clock
	GPIO_PeriClockControl(pGPIOHandle->pGPIOBx, ENABLE);
 80003c4:	687b      	ldr	r3, [r7, #4]
 80003c6:	681b      	ldr	r3, [r3, #0]
 80003c8:	2101      	movs	r1, #1
 80003ca:	4618      	mov	r0, r3
 80003cc:	f7ff ff9a 	bl	8000304 <GPIO_PeriClockControl>

	// NOTE: GPIO_PinMode must already contain full [CNF:MODE] 4-bit value.
	// Example: 0b1001 = Output, AF push-pull, 10 MHz
	// Otherwise this function will misconfigure the pin.

	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber<8)
 80003d0:	687b      	ldr	r3, [r7, #4]
 80003d2:	791b      	ldrb	r3, [r3, #4]
 80003d4:	2b07      	cmp	r3, #7
 80003d6:	d820      	bhi.n	800041a <GPIO_init+0x62>
	{
		temp = pGPIOHandle->GPIO_PinConfig.GPIO_PinMode << (4*(pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 80003d8:	687b      	ldr	r3, [r7, #4]
 80003da:	795b      	ldrb	r3, [r3, #5]
 80003dc:	461a      	mov	r2, r3
 80003de:	687b      	ldr	r3, [r7, #4]
 80003e0:	791b      	ldrb	r3, [r3, #4]
 80003e2:	009b      	lsls	r3, r3, #2
 80003e4:	fa02 f303 	lsl.w	r3, r2, r3
 80003e8:	60fb      	str	r3, [r7, #12]
		pGPIOHandle->pGPIOBx->CRL &= ~(0xF<<(4* (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)));//Clear the Bit-field
 80003ea:	687b      	ldr	r3, [r7, #4]
 80003ec:	681b      	ldr	r3, [r3, #0]
 80003ee:	681a      	ldr	r2, [r3, #0]
 80003f0:	687b      	ldr	r3, [r7, #4]
 80003f2:	791b      	ldrb	r3, [r3, #4]
 80003f4:	009b      	lsls	r3, r3, #2
 80003f6:	210f      	movs	r1, #15
 80003f8:	fa01 f303 	lsl.w	r3, r1, r3
 80003fc:	43db      	mvns	r3, r3
 80003fe:	4619      	mov	r1, r3
 8000400:	687b      	ldr	r3, [r7, #4]
 8000402:	681b      	ldr	r3, [r3, #0]
 8000404:	400a      	ands	r2, r1
 8000406:	601a      	str	r2, [r3, #0]
		pGPIOHandle->pGPIOBx->CRL |= temp;
 8000408:	687b      	ldr	r3, [r7, #4]
 800040a:	681b      	ldr	r3, [r3, #0]
 800040c:	6819      	ldr	r1, [r3, #0]
 800040e:	687b      	ldr	r3, [r7, #4]
 8000410:	681b      	ldr	r3, [r3, #0]
 8000412:	68fa      	ldr	r2, [r7, #12]
 8000414:	430a      	orrs	r2, r1
 8000416:	601a      	str	r2, [r3, #0]
 8000418:	e025      	b.n	8000466 <GPIO_init+0xae>
	}else if(pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber>=8)
 800041a:	687b      	ldr	r3, [r7, #4]
 800041c:	791b      	ldrb	r3, [r3, #4]
 800041e:	2b07      	cmp	r3, #7
 8000420:	d921      	bls.n	8000466 <GPIO_init+0xae>
	{
		temp = pGPIOHandle->GPIO_PinConfig.GPIO_PinMode << (4*(pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber-8));
 8000422:	687b      	ldr	r3, [r7, #4]
 8000424:	795b      	ldrb	r3, [r3, #5]
 8000426:	461a      	mov	r2, r3
 8000428:	687b      	ldr	r3, [r7, #4]
 800042a:	791b      	ldrb	r3, [r3, #4]
 800042c:	3b08      	subs	r3, #8
 800042e:	009b      	lsls	r3, r3, #2
 8000430:	fa02 f303 	lsl.w	r3, r2, r3
 8000434:	60fb      	str	r3, [r7, #12]
		pGPIOHandle->pGPIOBx->CRH &= ~(0xF<<(4* (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber-8)));//Clear the Bit-field
 8000436:	687b      	ldr	r3, [r7, #4]
 8000438:	681b      	ldr	r3, [r3, #0]
 800043a:	685a      	ldr	r2, [r3, #4]
 800043c:	687b      	ldr	r3, [r7, #4]
 800043e:	791b      	ldrb	r3, [r3, #4]
 8000440:	3b08      	subs	r3, #8
 8000442:	009b      	lsls	r3, r3, #2
 8000444:	210f      	movs	r1, #15
 8000446:	fa01 f303 	lsl.w	r3, r1, r3
 800044a:	43db      	mvns	r3, r3
 800044c:	4619      	mov	r1, r3
 800044e:	687b      	ldr	r3, [r7, #4]
 8000450:	681b      	ldr	r3, [r3, #0]
 8000452:	400a      	ands	r2, r1
 8000454:	605a      	str	r2, [r3, #4]
		pGPIOHandle->pGPIOBx->CRH |= temp;
 8000456:	687b      	ldr	r3, [r7, #4]
 8000458:	681b      	ldr	r3, [r3, #0]
 800045a:	6859      	ldr	r1, [r3, #4]
 800045c:	687b      	ldr	r3, [r7, #4]
 800045e:	681b      	ldr	r3, [r3, #0]
 8000460:	68fa      	ldr	r2, [r7, #12]
 8000462:	430a      	orrs	r2, r1
 8000464:	605a      	str	r2, [r3, #4]
	}
	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_IN_PU_PD)// If the input mode is Pull up/ pull down,
 8000466:	687b      	ldr	r3, [r7, #4]
 8000468:	795b      	ldrb	r3, [r3, #5]
 800046a:	2b08      	cmp	r3, #8
 800046c:	d123      	bne.n	80004b6 <GPIO_init+0xfe>
	{

		if(pGPIOHandle->GPIO_PinConfig.GPIO_PU_PD == PULLUP)//ODR's nth bit set as 1 will set pull up
 800046e:	687b      	ldr	r3, [r7, #4]
 8000470:	799b      	ldrb	r3, [r3, #6]
 8000472:	2b01      	cmp	r3, #1
 8000474:	d10d      	bne.n	8000492 <GPIO_init+0xda>
		{
			pGPIOHandle->pGPIOBx->ODR |= (1<<pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);//Enable pullup
 8000476:	687b      	ldr	r3, [r7, #4]
 8000478:	681b      	ldr	r3, [r3, #0]
 800047a:	68da      	ldr	r2, [r3, #12]
 800047c:	687b      	ldr	r3, [r7, #4]
 800047e:	791b      	ldrb	r3, [r3, #4]
 8000480:	4619      	mov	r1, r3
 8000482:	2301      	movs	r3, #1
 8000484:	408b      	lsls	r3, r1
 8000486:	4619      	mov	r1, r3
 8000488:	687b      	ldr	r3, [r7, #4]
 800048a:	681b      	ldr	r3, [r3, #0]
 800048c:	430a      	orrs	r2, r1
 800048e:	60da      	str	r2, [r3, #12]
		{
			pGPIOHandle->pGPIOBx->ODR &= ~(1<<pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
		}
	}
	// Alternate functionality is not configured in this function, A separate function @GPIO_PinRemap is implemented for the Remaping
}
 8000490:	e011      	b.n	80004b6 <GPIO_init+0xfe>
		}else if(pGPIOHandle->GPIO_PinConfig.GPIO_PU_PD == PULLDOWN)//ODR's nth bit reset as 0 will set pull down
 8000492:	687b      	ldr	r3, [r7, #4]
 8000494:	799b      	ldrb	r3, [r3, #6]
 8000496:	2b00      	cmp	r3, #0
 8000498:	d10d      	bne.n	80004b6 <GPIO_init+0xfe>
			pGPIOHandle->pGPIOBx->ODR &= ~(1<<pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800049a:	687b      	ldr	r3, [r7, #4]
 800049c:	681b      	ldr	r3, [r3, #0]
 800049e:	68da      	ldr	r2, [r3, #12]
 80004a0:	687b      	ldr	r3, [r7, #4]
 80004a2:	791b      	ldrb	r3, [r3, #4]
 80004a4:	4619      	mov	r1, r3
 80004a6:	2301      	movs	r3, #1
 80004a8:	408b      	lsls	r3, r1
 80004aa:	43db      	mvns	r3, r3
 80004ac:	4619      	mov	r1, r3
 80004ae:	687b      	ldr	r3, [r7, #4]
 80004b0:	681b      	ldr	r3, [r3, #0]
 80004b2:	400a      	ands	r2, r1
 80004b4:	60da      	str	r2, [r3, #12]
}
 80004b6:	bf00      	nop
 80004b8:	3710      	adds	r7, #16
 80004ba:	46bd      	mov	sp, r7
 80004bc:	bd80      	pop	{r7, pc}
	...

080004c0 <SPI_PeriClockControl>:
 * @note                      - Must be called before initializing the SPI peripheral.
 */


void SPI_PeriClockControl(SPI_RegDef_t *pSPIx, uint8_t En_or_Di)
{
 80004c0:	b480      	push	{r7}
 80004c2:	b083      	sub	sp, #12
 80004c4:	af00      	add	r7, sp, #0
 80004c6:	6078      	str	r0, [r7, #4]
 80004c8:	460b      	mov	r3, r1
 80004ca:	70fb      	strb	r3, [r7, #3]

	//only 2 SPI periphral in stm32f103xx board
	if(En_or_Di == ENABLE)        //enabling clock
 80004cc:	78fb      	ldrb	r3, [r7, #3]
 80004ce:	2b01      	cmp	r3, #1
 80004d0:	d115      	bne.n	80004fe <SPI_PeriClockControl+0x3e>
	{
		if((pSPIx == SPI1))
 80004d2:	687b      	ldr	r3, [r7, #4]
 80004d4:	4a10      	ldr	r2, [pc, #64]	@ (8000518 <SPI_PeriClockControl+0x58>)
 80004d6:	4293      	cmp	r3, r2
 80004d8:	d106      	bne.n	80004e8 <SPI_PeriClockControl+0x28>
		{
			SPI1_PCLK_EN;
 80004da:	4b10      	ldr	r3, [pc, #64]	@ (800051c <SPI_PeriClockControl+0x5c>)
 80004dc:	699b      	ldr	r3, [r3, #24]
 80004de:	4a0f      	ldr	r2, [pc, #60]	@ (800051c <SPI_PeriClockControl+0x5c>)
 80004e0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80004e4:	6193      	str	r3, [r2, #24]
		}else if((pSPIx == SPI2))
		{
			SPI1_PCLK_DI;
		}
	}
}
 80004e6:	e012      	b.n	800050e <SPI_PeriClockControl+0x4e>
		}else if((pSPIx == SPI2))
 80004e8:	687b      	ldr	r3, [r7, #4]
 80004ea:	4a0d      	ldr	r2, [pc, #52]	@ (8000520 <SPI_PeriClockControl+0x60>)
 80004ec:	4293      	cmp	r3, r2
 80004ee:	d10e      	bne.n	800050e <SPI_PeriClockControl+0x4e>
			SPI2_PCLK_EN;
 80004f0:	4b0a      	ldr	r3, [pc, #40]	@ (800051c <SPI_PeriClockControl+0x5c>)
 80004f2:	69db      	ldr	r3, [r3, #28]
 80004f4:	4a09      	ldr	r2, [pc, #36]	@ (800051c <SPI_PeriClockControl+0x5c>)
 80004f6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80004fa:	61d3      	str	r3, [r2, #28]
}
 80004fc:	e007      	b.n	800050e <SPI_PeriClockControl+0x4e>
		if((pSPIx = SPI1))
 80004fe:	4b06      	ldr	r3, [pc, #24]	@ (8000518 <SPI_PeriClockControl+0x58>)
 8000500:	607b      	str	r3, [r7, #4]
			SPI1_PCLK_DI;
 8000502:	4b06      	ldr	r3, [pc, #24]	@ (800051c <SPI_PeriClockControl+0x5c>)
 8000504:	699b      	ldr	r3, [r3, #24]
 8000506:	4a05      	ldr	r2, [pc, #20]	@ (800051c <SPI_PeriClockControl+0x5c>)
 8000508:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800050c:	6193      	str	r3, [r2, #24]
}
 800050e:	bf00      	nop
 8000510:	370c      	adds	r7, #12
 8000512:	46bd      	mov	sp, r7
 8000514:	bc80      	pop	{r7}
 8000516:	4770      	bx	lr
 8000518:	40013000 	.word	0x40013000
 800051c:	40021000 	.word	0x40021000
 8000520:	40003800 	.word	0x40003800

08000524 <SPI_init>:
 *
 * @note                      - Ensure peripheral clock is enabled before calling this function.
 */

void SPI_init(SPI_Handler_t *pSPIHandle)
{
 8000524:	b580      	push	{r7, lr}
 8000526:	b084      	sub	sp, #16
 8000528:	af00      	add	r7, sp, #0
 800052a:	6078      	str	r0, [r7, #4]
	//Configuring CR1 register first
	uint32_t tempReg = 0;
 800052c:	2300      	movs	r3, #0
 800052e:	60fb      	str	r3, [r7, #12]

	//Enable peripheral clock
	SPI_PeriClockControl(pSPIHandle->pSPIx,ENABLE);
 8000530:	687b      	ldr	r3, [r7, #4]
 8000532:	681b      	ldr	r3, [r3, #0]
 8000534:	2101      	movs	r1, #1
 8000536:	4618      	mov	r0, r3
 8000538:	f7ff ffc2 	bl	80004c0 <SPI_PeriClockControl>

	//1. configure DeviceMode
		tempReg = pSPIHandle->SPI_config.SPI_DeviceMode << SPI_CR1_MSTR;
 800053c:	687b      	ldr	r3, [r7, #4]
 800053e:	791b      	ldrb	r3, [r3, #4]
 8000540:	009b      	lsls	r3, r3, #2
 8000542:	60fb      	str	r3, [r7, #12]

	//2. configure BusConfig
		if(pSPIHandle->SPI_config.SPI_BusConfig == SPI_BUS_CONFIG_FDPX)
 8000544:	687b      	ldr	r3, [r7, #4]
 8000546:	795b      	ldrb	r3, [r3, #5]
 8000548:	2b01      	cmp	r3, #1
 800054a:	d104      	bne.n	8000556 <SPI_init+0x32>
		{
			//BIDIMIDE = 0
			tempReg &= ~(1 << SPI_CR1_BIDIMODE);
 800054c:	68fb      	ldr	r3, [r7, #12]
 800054e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8000552:	60fb      	str	r3, [r7, #12]
 8000554:	e014      	b.n	8000580 <SPI_init+0x5c>
		}else if(pSPIHandle->SPI_config.SPI_BusConfig == SPI_BUS_CONFIG_HDPX)
 8000556:	687b      	ldr	r3, [r7, #4]
 8000558:	795b      	ldrb	r3, [r3, #5]
 800055a:	2b02      	cmp	r3, #2
 800055c:	d104      	bne.n	8000568 <SPI_init+0x44>
		{
			//BIDIMODE = 1
			tempReg |= (1 << SPI_CR1_BIDIMODE);
 800055e:	68fb      	ldr	r3, [r7, #12]
 8000560:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000564:	60fb      	str	r3, [r7, #12]
 8000566:	e00b      	b.n	8000580 <SPI_init+0x5c>
		}else if(pSPIHandle->SPI_config.SPI_BusConfig == SPI_BUS_CONFIG_SPX_RXONLY)
 8000568:	687b      	ldr	r3, [r7, #4]
 800056a:	795b      	ldrb	r3, [r3, #5]
 800056c:	2b03      	cmp	r3, #3
 800056e:	d107      	bne.n	8000580 <SPI_init+0x5c>
		{
			//BIDIMODE = 0
			tempReg &= ~(1 << SPI_CR1_BIDIMODE);
 8000570:	68fb      	ldr	r3, [r7, #12]
 8000572:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8000576:	60fb      	str	r3, [r7, #12]
			//RXONLY = 1
			tempReg |=  (1 << SPI_CR1_RXONLY);
 8000578:	68fb      	ldr	r3, [r7, #12]
 800057a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800057e:	60fb      	str	r3, [r7, #12]
		}

	//3. configure Speed
		tempReg |= (pSPIHandle->SPI_config.SPI_Speed << SPI_CR1_BD);
 8000580:	687b      	ldr	r3, [r7, #4]
 8000582:	799b      	ldrb	r3, [r3, #6]
 8000584:	00db      	lsls	r3, r3, #3
 8000586:	68fa      	ldr	r2, [r7, #12]
 8000588:	4313      	orrs	r3, r2
 800058a:	60fb      	str	r3, [r7, #12]
	//4. configure DFF
		tempReg |= (pSPIHandle->SPI_config.SPI_DFF << SPI_CR1_DFF);
 800058c:	687b      	ldr	r3, [r7, #4]
 800058e:	79db      	ldrb	r3, [r3, #7]
 8000590:	02db      	lsls	r3, r3, #11
 8000592:	68fa      	ldr	r2, [r7, #12]
 8000594:	4313      	orrs	r3, r2
 8000596:	60fb      	str	r3, [r7, #12]
	//5. configure CPHA
		tempReg |= (pSPIHandle->SPI_config.SPI_CPHA << SPI_CR1_CPHA);
 8000598:	687b      	ldr	r3, [r7, #4]
 800059a:	7a1b      	ldrb	r3, [r3, #8]
 800059c:	461a      	mov	r2, r3
 800059e:	68fb      	ldr	r3, [r7, #12]
 80005a0:	4313      	orrs	r3, r2
 80005a2:	60fb      	str	r3, [r7, #12]
	//6. configure CPOL
		tempReg |= (pSPIHandle->SPI_config.SPI_CPOL << SPI_CR1_CPOL);
 80005a4:	687b      	ldr	r3, [r7, #4]
 80005a6:	7a5b      	ldrb	r3, [r3, #9]
 80005a8:	005b      	lsls	r3, r3, #1
 80005aa:	68fa      	ldr	r2, [r7, #12]
 80005ac:	4313      	orrs	r3, r2
 80005ae:	60fb      	str	r3, [r7, #12]
	//7. configure SSM
		tempReg |= (pSPIHandle->SPI_config.SPI_SSM << SPI_CR1_SSM);
 80005b0:	687b      	ldr	r3, [r7, #4]
 80005b2:	7a9b      	ldrb	r3, [r3, #10]
 80005b4:	025b      	lsls	r3, r3, #9
 80005b6:	68fa      	ldr	r2, [r7, #12]
 80005b8:	4313      	orrs	r3, r2
 80005ba:	60fb      	str	r3, [r7, #12]

		pSPIHandle->pSPIx->CR1 = tempReg;
 80005bc:	687b      	ldr	r3, [r7, #4]
 80005be:	681b      	ldr	r3, [r3, #0]
 80005c0:	68fa      	ldr	r2, [r7, #12]
 80005c2:	601a      	str	r2, [r3, #0]
}
 80005c4:	bf00      	nop
 80005c6:	3710      	adds	r7, #16
 80005c8:	46bd      	mov	sp, r7
 80005ca:	bd80      	pop	{r7, pc}

080005cc <SPI_SendData_IT>:
 * @return                    - uint8_t Returns state of the SPI transmission (READY or BUSY).
 *
 * @note                      - Enables SPI interrupts to handle data transmission.
 */
uint8_t SPI_SendData_IT(SPI_Handler_t *pSPIHandle, uint8_t *TxBuffer, uint32_t len)
{
 80005cc:	b480      	push	{r7}
 80005ce:	b087      	sub	sp, #28
 80005d0:	af00      	add	r7, sp, #0
 80005d2:	60f8      	str	r0, [r7, #12]
 80005d4:	60b9      	str	r1, [r7, #8]
 80005d6:	607a      	str	r2, [r7, #4]
	uint8_t state = pSPIHandle->TxState;
 80005d8:	68fb      	ldr	r3, [r7, #12]
 80005da:	7f1b      	ldrb	r3, [r3, #28]
 80005dc:	75fb      	strb	r3, [r7, #23]
	if(state != SPI_BUSY_IN_TX)
 80005de:	7dfb      	ldrb	r3, [r7, #23]
 80005e0:	2b02      	cmp	r3, #2
 80005e2:	d010      	beq.n	8000606 <SPI_SendData_IT+0x3a>
	{
		//1. Save the Tx buffer adn len information in some gobal variable
		pSPIHandle->pTxBuffer = TxBuffer;
 80005e4:	68fb      	ldr	r3, [r7, #12]
 80005e6:	68ba      	ldr	r2, [r7, #8]
 80005e8:	60da      	str	r2, [r3, #12]
		pSPIHandle->TxLen     = len;
 80005ea:	68fb      	ldr	r3, [r7, #12]
 80005ec:	687a      	ldr	r2, [r7, #4]
 80005ee:	615a      	str	r2, [r3, #20]

		//2. Mark the SPI state as bust in transmission so that
		//   no other code can take over same SPI peripheral until the transmission is over.
		pSPIHandle->TxState   = SPI_BUSY_IN_TX;
 80005f0:	68fb      	ldr	r3, [r7, #12]
 80005f2:	2202      	movs	r2, #2
 80005f4:	771a      	strb	r2, [r3, #28]

		//3. Enable the TXEIE control bit to get interrupt whenever TXE flag is set in SR
		pSPIHandle->pSPIx->CR2 |= (1 << SPI_CR2_TXEIE);
 80005f6:	68fb      	ldr	r3, [r7, #12]
 80005f8:	681b      	ldr	r3, [r3, #0]
 80005fa:	685a      	ldr	r2, [r3, #4]
 80005fc:	68fb      	ldr	r3, [r7, #12]
 80005fe:	681b      	ldr	r3, [r3, #0]
 8000600:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8000604:	605a      	str	r2, [r3, #4]

		//4. Data transmossion will be handled by the ISR code (Will impliment late)
	}
	return state;
 8000606:	7dfb      	ldrb	r3, [r7, #23]
}
 8000608:	4618      	mov	r0, r3
 800060a:	371c      	adds	r7, #28
 800060c:	46bd      	mov	sp, r7
 800060e:	bc80      	pop	{r7}
 8000610:	4770      	bx	lr
	...

08000614 <SPI_IRQInterruptConfig>:
 * @param[in]                 - En_or_Di ENABLE to activate, DISABLE to deactivate.
 *
 * @return                    - None
 */
void SPI_IRQInterruptConfig(uint8_t IRQNumber, uint8_t En_or_Di)
{
 8000614:	b480      	push	{r7}
 8000616:	b083      	sub	sp, #12
 8000618:	af00      	add	r7, sp, #0
 800061a:	4603      	mov	r3, r0
 800061c:	460a      	mov	r2, r1
 800061e:	71fb      	strb	r3, [r7, #7]
 8000620:	4613      	mov	r3, r2
 8000622:	71bb      	strb	r3, [r7, #6]
	if(En_or_Di == ENABLE)
 8000624:	79bb      	ldrb	r3, [r7, #6]
 8000626:	2b01      	cmp	r3, #1
 8000628:	d133      	bne.n	8000692 <SPI_IRQInterruptConfig+0x7e>
	{
		if(IRQNumber <=31)
 800062a:	79fb      	ldrb	r3, [r7, #7]
 800062c:	2b1f      	cmp	r3, #31
 800062e:	d80a      	bhi.n	8000646 <SPI_IRQInterruptConfig+0x32>
		{
			//Configure ISER0 reg
			*NVIC_ISER0 |= (1 << IRQNumber);
 8000630:	4b34      	ldr	r3, [pc, #208]	@ (8000704 <SPI_IRQInterruptConfig+0xf0>)
 8000632:	681b      	ldr	r3, [r3, #0]
 8000634:	79fa      	ldrb	r2, [r7, #7]
 8000636:	2101      	movs	r1, #1
 8000638:	fa01 f202 	lsl.w	r2, r1, r2
 800063c:	4611      	mov	r1, r2
 800063e:	4a31      	ldr	r2, [pc, #196]	@ (8000704 <SPI_IRQInterruptConfig+0xf0>)
 8000640:	430b      	orrs	r3, r1
 8000642:	6013      	str	r3, [r2, #0]
		{
			//Configure ISER2 reg
			*NVIC_ICER2 |= (1 << (IRQNumber % 64));
		}
	}
}
 8000644:	e059      	b.n	80006fa <SPI_IRQInterruptConfig+0xe6>
		}else if(IRQNumber>=32 && IRQNumber < 64)
 8000646:	79fb      	ldrb	r3, [r7, #7]
 8000648:	2b1f      	cmp	r3, #31
 800064a:	d90f      	bls.n	800066c <SPI_IRQInterruptConfig+0x58>
 800064c:	79fb      	ldrb	r3, [r7, #7]
 800064e:	2b3f      	cmp	r3, #63	@ 0x3f
 8000650:	d80c      	bhi.n	800066c <SPI_IRQInterruptConfig+0x58>
			*NVIC_ISER1 |= (1 << (IRQNumber % 32));
 8000652:	4b2d      	ldr	r3, [pc, #180]	@ (8000708 <SPI_IRQInterruptConfig+0xf4>)
 8000654:	681b      	ldr	r3, [r3, #0]
 8000656:	79fa      	ldrb	r2, [r7, #7]
 8000658:	f002 021f 	and.w	r2, r2, #31
 800065c:	2101      	movs	r1, #1
 800065e:	fa01 f202 	lsl.w	r2, r1, r2
 8000662:	4611      	mov	r1, r2
 8000664:	4a28      	ldr	r2, [pc, #160]	@ (8000708 <SPI_IRQInterruptConfig+0xf4>)
 8000666:	430b      	orrs	r3, r1
 8000668:	6013      	str	r3, [r2, #0]
 800066a:	e046      	b.n	80006fa <SPI_IRQInterruptConfig+0xe6>
		}else if(IRQNumber>=64 && IRQNumber < 96)
 800066c:	79fb      	ldrb	r3, [r7, #7]
 800066e:	2b3f      	cmp	r3, #63	@ 0x3f
 8000670:	d943      	bls.n	80006fa <SPI_IRQInterruptConfig+0xe6>
 8000672:	79fb      	ldrb	r3, [r7, #7]
 8000674:	2b5f      	cmp	r3, #95	@ 0x5f
 8000676:	d840      	bhi.n	80006fa <SPI_IRQInterruptConfig+0xe6>
			*NVIC_ISER2 |= (1 << (IRQNumber % 64));
 8000678:	4b24      	ldr	r3, [pc, #144]	@ (800070c <SPI_IRQInterruptConfig+0xf8>)
 800067a:	681b      	ldr	r3, [r3, #0]
 800067c:	79fa      	ldrb	r2, [r7, #7]
 800067e:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8000682:	2101      	movs	r1, #1
 8000684:	fa01 f202 	lsl.w	r2, r1, r2
 8000688:	4611      	mov	r1, r2
 800068a:	4a20      	ldr	r2, [pc, #128]	@ (800070c <SPI_IRQInterruptConfig+0xf8>)
 800068c:	430b      	orrs	r3, r1
 800068e:	6013      	str	r3, [r2, #0]
}
 8000690:	e033      	b.n	80006fa <SPI_IRQInterruptConfig+0xe6>
		if(IRQNumber <=31)
 8000692:	79fb      	ldrb	r3, [r7, #7]
 8000694:	2b1f      	cmp	r3, #31
 8000696:	d80a      	bhi.n	80006ae <SPI_IRQInterruptConfig+0x9a>
			*NVIC_ICER0 |= (1 << IRQNumber);
 8000698:	4b1d      	ldr	r3, [pc, #116]	@ (8000710 <SPI_IRQInterruptConfig+0xfc>)
 800069a:	681b      	ldr	r3, [r3, #0]
 800069c:	79fa      	ldrb	r2, [r7, #7]
 800069e:	2101      	movs	r1, #1
 80006a0:	fa01 f202 	lsl.w	r2, r1, r2
 80006a4:	4611      	mov	r1, r2
 80006a6:	4a1a      	ldr	r2, [pc, #104]	@ (8000710 <SPI_IRQInterruptConfig+0xfc>)
 80006a8:	430b      	orrs	r3, r1
 80006aa:	6013      	str	r3, [r2, #0]
}
 80006ac:	e025      	b.n	80006fa <SPI_IRQInterruptConfig+0xe6>
		}else if(IRQNumber>=32 && IRQNumber < 64)
 80006ae:	79fb      	ldrb	r3, [r7, #7]
 80006b0:	2b1f      	cmp	r3, #31
 80006b2:	d90f      	bls.n	80006d4 <SPI_IRQInterruptConfig+0xc0>
 80006b4:	79fb      	ldrb	r3, [r7, #7]
 80006b6:	2b3f      	cmp	r3, #63	@ 0x3f
 80006b8:	d80c      	bhi.n	80006d4 <SPI_IRQInterruptConfig+0xc0>
			*NVIC_ICER1 |= (1 << (IRQNumber % 32));
 80006ba:	4b16      	ldr	r3, [pc, #88]	@ (8000714 <SPI_IRQInterruptConfig+0x100>)
 80006bc:	681b      	ldr	r3, [r3, #0]
 80006be:	79fa      	ldrb	r2, [r7, #7]
 80006c0:	f002 021f 	and.w	r2, r2, #31
 80006c4:	2101      	movs	r1, #1
 80006c6:	fa01 f202 	lsl.w	r2, r1, r2
 80006ca:	4611      	mov	r1, r2
 80006cc:	4a11      	ldr	r2, [pc, #68]	@ (8000714 <SPI_IRQInterruptConfig+0x100>)
 80006ce:	430b      	orrs	r3, r1
 80006d0:	6013      	str	r3, [r2, #0]
 80006d2:	e012      	b.n	80006fa <SPI_IRQInterruptConfig+0xe6>
		}else if(IRQNumber>=64 && IRQNumber < 96)
 80006d4:	79fb      	ldrb	r3, [r7, #7]
 80006d6:	2b3f      	cmp	r3, #63	@ 0x3f
 80006d8:	d90f      	bls.n	80006fa <SPI_IRQInterruptConfig+0xe6>
 80006da:	79fb      	ldrb	r3, [r7, #7]
 80006dc:	2b5f      	cmp	r3, #95	@ 0x5f
 80006de:	d80c      	bhi.n	80006fa <SPI_IRQInterruptConfig+0xe6>
			*NVIC_ICER2 |= (1 << (IRQNumber % 64));
 80006e0:	4b0d      	ldr	r3, [pc, #52]	@ (8000718 <SPI_IRQInterruptConfig+0x104>)
 80006e2:	681b      	ldr	r3, [r3, #0]
 80006e4:	79fa      	ldrb	r2, [r7, #7]
 80006e6:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 80006ea:	2101      	movs	r1, #1
 80006ec:	fa01 f202 	lsl.w	r2, r1, r2
 80006f0:	4611      	mov	r1, r2
 80006f2:	4a09      	ldr	r2, [pc, #36]	@ (8000718 <SPI_IRQInterruptConfig+0x104>)
 80006f4:	430b      	orrs	r3, r1
 80006f6:	6013      	str	r3, [r2, #0]
}
 80006f8:	e7ff      	b.n	80006fa <SPI_IRQInterruptConfig+0xe6>
 80006fa:	bf00      	nop
 80006fc:	370c      	adds	r7, #12
 80006fe:	46bd      	mov	sp, r7
 8000700:	bc80      	pop	{r7}
 8000702:	4770      	bx	lr
 8000704:	e000e100 	.word	0xe000e100
 8000708:	e000e104 	.word	0xe000e104
 800070c:	e000e108 	.word	0xe000e108
 8000710:	e000e180 	.word	0xe000e180
 8000714:	e000e184 	.word	0xe000e184
 8000718:	e000e188 	.word	0xe000e188

0800071c <SPI_IRQHandling>:
 * @return                    - None
 *
 * @note                      - Should be called inside the global IRQ handler for SPI.
 */
void SPI_IRQHandling(SPI_Handler_t *pHandle)
{
 800071c:	b580      	push	{r7, lr}
 800071e:	b084      	sub	sp, #16
 8000720:	af00      	add	r7, sp, #0
 8000722:	6078      	str	r0, [r7, #4]
	uint8_t temp1, temp2;
	//first check the TXE
	temp1 = pHandle->pSPIx->SR & (1<<SPI_SR_TXE);
 8000724:	687b      	ldr	r3, [r7, #4]
 8000726:	681b      	ldr	r3, [r3, #0]
 8000728:	689b      	ldr	r3, [r3, #8]
 800072a:	b2db      	uxtb	r3, r3
 800072c:	f003 0302 	and.w	r3, r3, #2
 8000730:	73fb      	strb	r3, [r7, #15]
	temp2 = pHandle->pSPIx->CR2 & (1<<SPI_CR2_TXEIE);
 8000732:	687b      	ldr	r3, [r7, #4]
 8000734:	681b      	ldr	r3, [r3, #0]
 8000736:	685b      	ldr	r3, [r3, #4]
 8000738:	b2db      	uxtb	r3, r3
 800073a:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800073e:	73bb      	strb	r3, [r7, #14]

	if(temp1&&temp2)
 8000740:	7bfb      	ldrb	r3, [r7, #15]
 8000742:	2b00      	cmp	r3, #0
 8000744:	d005      	beq.n	8000752 <SPI_IRQHandling+0x36>
 8000746:	7bbb      	ldrb	r3, [r7, #14]
 8000748:	2b00      	cmp	r3, #0
 800074a:	d002      	beq.n	8000752 <SPI_IRQHandling+0x36>
	{
		//TXE interrupt handling
		spi_txe_interrupt_handle(pHandle);
 800074c:	6878      	ldr	r0, [r7, #4]
 800074e:	f000 f868 	bl	8000822 <spi_txe_interrupt_handle>
	}

	//first check the RXXE
	temp1 = pHandle->pSPIx->SR & (1<<SPI_SR_RXNE);
 8000752:	687b      	ldr	r3, [r7, #4]
 8000754:	681b      	ldr	r3, [r3, #0]
 8000756:	689b      	ldr	r3, [r3, #8]
 8000758:	b2db      	uxtb	r3, r3
 800075a:	f003 0301 	and.w	r3, r3, #1
 800075e:	73fb      	strb	r3, [r7, #15]
	temp2 = pHandle->pSPIx->CR2 & (1<<SPI_CR2_RXNEIE);
 8000760:	687b      	ldr	r3, [r7, #4]
 8000762:	681b      	ldr	r3, [r3, #0]
 8000764:	685b      	ldr	r3, [r3, #4]
 8000766:	b2db      	uxtb	r3, r3
 8000768:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800076c:	73bb      	strb	r3, [r7, #14]
	if(temp1&&temp2)
 800076e:	7bfb      	ldrb	r3, [r7, #15]
 8000770:	2b00      	cmp	r3, #0
 8000772:	d005      	beq.n	8000780 <SPI_IRQHandling+0x64>
 8000774:	7bbb      	ldrb	r3, [r7, #14]
 8000776:	2b00      	cmp	r3, #0
 8000778:	d002      	beq.n	8000780 <SPI_IRQHandling+0x64>
	{
		//RXNE interrupt handling
		spi_rxne_interrupt_handle(pHandle);
 800077a:	6878      	ldr	r0, [r7, #4]
 800077c:	f000 f88c 	bl	8000898 <spi_rxne_interrupt_handle>
	}

	//first check the ovr Error flag
	temp1 = pHandle->pSPIx->SR & (1<<SPI_SR_OVR);
 8000780:	687b      	ldr	r3, [r7, #4]
 8000782:	681b      	ldr	r3, [r3, #0]
 8000784:	689b      	ldr	r3, [r3, #8]
 8000786:	b2db      	uxtb	r3, r3
 8000788:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800078c:	73fb      	strb	r3, [r7, #15]
	temp2 = pHandle->pSPIx->CR2 & (1<<SPI_CR2_ERRIE);
 800078e:	687b      	ldr	r3, [r7, #4]
 8000790:	681b      	ldr	r3, [r3, #0]
 8000792:	685b      	ldr	r3, [r3, #4]
 8000794:	b2db      	uxtb	r3, r3
 8000796:	f003 0320 	and.w	r3, r3, #32
 800079a:	73bb      	strb	r3, [r7, #14]
	if(temp1&&temp2)
 800079c:	7bfb      	ldrb	r3, [r7, #15]
 800079e:	2b00      	cmp	r3, #0
 80007a0:	d005      	beq.n	80007ae <SPI_IRQHandling+0x92>
 80007a2:	7bbb      	ldrb	r3, [r7, #14]
 80007a4:	2b00      	cmp	r3, #0
 80007a6:	d002      	beq.n	80007ae <SPI_IRQHandling+0x92>
	{
		//OVR interrupt handling
		spi_ovr_err_interrupt_handle(pHandle);
 80007a8:	6878      	ldr	r0, [r7, #4]
 80007aa:	f000 f8b2 	bl	8000912 <spi_ovr_err_interrupt_handle>
	}
}
 80007ae:	bf00      	nop
 80007b0:	3710      	adds	r7, #16
 80007b2:	46bd      	mov	sp, r7
 80007b4:	bd80      	pop	{r7, pc}

080007b6 <SPI_PeripheralControl>:
 * @param[in]                 - En_Or_Di ENABLE to turn on, DISABLE to turn off.
 *
 * @return                    - None
 */
void SPI_PeripheralControl(SPI_RegDef_t *pSPIx, uint8_t En_Or_Di)
{
 80007b6:	b480      	push	{r7}
 80007b8:	b083      	sub	sp, #12
 80007ba:	af00      	add	r7, sp, #0
 80007bc:	6078      	str	r0, [r7, #4]
 80007be:	460b      	mov	r3, r1
 80007c0:	70fb      	strb	r3, [r7, #3]
	if(En_Or_Di == ENABLE)
 80007c2:	78fb      	ldrb	r3, [r7, #3]
 80007c4:	2b01      	cmp	r3, #1
 80007c6:	d106      	bne.n	80007d6 <SPI_PeripheralControl+0x20>
	{
		pSPIx->CR1 |= (1 << SPI_CR1_SPE);
 80007c8:	687b      	ldr	r3, [r7, #4]
 80007ca:	681b      	ldr	r3, [r3, #0]
 80007cc:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	601a      	str	r2, [r3, #0]
	}else
	{
		pSPIx->CR1 &= ~(1 << SPI_CR1_SPE);
	}
}
 80007d4:	e005      	b.n	80007e2 <SPI_PeripheralControl+0x2c>
		pSPIx->CR1 &= ~(1 << SPI_CR1_SPE);
 80007d6:	687b      	ldr	r3, [r7, #4]
 80007d8:	681b      	ldr	r3, [r3, #0]
 80007da:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 80007de:	687b      	ldr	r3, [r7, #4]
 80007e0:	601a      	str	r2, [r3, #0]
}
 80007e2:	bf00      	nop
 80007e4:	370c      	adds	r7, #12
 80007e6:	46bd      	mov	sp, r7
 80007e8:	bc80      	pop	{r7}
 80007ea:	4770      	bx	lr

080007ec <SPI_SSOEConfig>:
 * @param[in]                 - En_Or_Di ENABLE to enable automatic SS management, DISABLE to disable.
 *
 * @return                    - None
 */
void SPI_SSOEConfig(SPI_RegDef_t *pSPIx, uint8_t En_Or_Di)
{
 80007ec:	b480      	push	{r7}
 80007ee:	b083      	sub	sp, #12
 80007f0:	af00      	add	r7, sp, #0
 80007f2:	6078      	str	r0, [r7, #4]
 80007f4:	460b      	mov	r3, r1
 80007f6:	70fb      	strb	r3, [r7, #3]
	if(En_Or_Di == ENABLE)
 80007f8:	78fb      	ldrb	r3, [r7, #3]
 80007fa:	2b01      	cmp	r3, #1
 80007fc:	d106      	bne.n	800080c <SPI_SSOEConfig+0x20>
	{
		pSPIx->CR2 |= (1 << SPI_CR2_SSOE);
 80007fe:	687b      	ldr	r3, [r7, #4]
 8000800:	685b      	ldr	r3, [r3, #4]
 8000802:	f043 0204 	orr.w	r2, r3, #4
 8000806:	687b      	ldr	r3, [r7, #4]
 8000808:	605a      	str	r2, [r3, #4]
	}else
	{
		pSPIx->CR2 &= ~(1 << SPI_CR2_SSOE);
	}
}
 800080a:	e005      	b.n	8000818 <SPI_SSOEConfig+0x2c>
		pSPIx->CR2 &= ~(1 << SPI_CR2_SSOE);
 800080c:	687b      	ldr	r3, [r7, #4]
 800080e:	685b      	ldr	r3, [r3, #4]
 8000810:	f023 0204 	bic.w	r2, r3, #4
 8000814:	687b      	ldr	r3, [r7, #4]
 8000816:	605a      	str	r2, [r3, #4]
}
 8000818:	bf00      	nop
 800081a:	370c      	adds	r7, #12
 800081c:	46bd      	mov	sp, r7
 800081e:	bc80      	pop	{r7}
 8000820:	4770      	bx	lr

08000822 <spi_txe_interrupt_handle>:
 * @return                    - None
 *
 * @note                      - Internal driver function. Not to be called directly by application code.
 */
void spi_txe_interrupt_handle(SPI_Handler_t *pSPIHandle)
{
 8000822:	b580      	push	{r7, lr}
 8000824:	b082      	sub	sp, #8
 8000826:	af00      	add	r7, sp, #0
 8000828:	6078      	str	r0, [r7, #4]
	//2. Check DFF, 0-> 8 bit, 1->16bit
	if(pSPIHandle->pSPIx->CR1 & (1<<SPI_CR1_DFF))
 800082a:	687b      	ldr	r3, [r7, #4]
 800082c:	681b      	ldr	r3, [r3, #0]
 800082e:	681b      	ldr	r3, [r3, #0]
 8000830:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000834:	2b00      	cmp	r3, #0
 8000836:	d010      	beq.n	800085a <spi_txe_interrupt_handle+0x38>
	{
		//16 bit format
		//1. Load the data into the data register
		pSPIHandle->pSPIx->DR = *((uint16_t *)pSPIHandle->pTxBuffer);
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	68db      	ldr	r3, [r3, #12]
 800083c:	881a      	ldrh	r2, [r3, #0]
 800083e:	687b      	ldr	r3, [r7, #4]
 8000840:	681b      	ldr	r3, [r3, #0]
 8000842:	60da      	str	r2, [r3, #12]
		pSPIHandle->TxLen-=2;//twice because sent 2 bytes
 8000844:	687b      	ldr	r3, [r7, #4]
 8000846:	695b      	ldr	r3, [r3, #20]
 8000848:	1e9a      	subs	r2, r3, #2
 800084a:	687b      	ldr	r3, [r7, #4]
 800084c:	615a      	str	r2, [r3, #20]
		pSPIHandle->pTxBuffer+=2; //incriment the Tx buffer
 800084e:	687b      	ldr	r3, [r7, #4]
 8000850:	68db      	ldr	r3, [r3, #12]
 8000852:	1c9a      	adds	r2, r3, #2
 8000854:	687b      	ldr	r3, [r7, #4]
 8000856:	60da      	str	r2, [r3, #12]
 8000858:	e00f      	b.n	800087a <spi_txe_interrupt_handle+0x58>
	}else
	{
		//8 bit format
		//1. Load the data into the data register
		pSPIHandle->pSPIx->DR = *pSPIHandle->pTxBuffer;
 800085a:	687b      	ldr	r3, [r7, #4]
 800085c:	68db      	ldr	r3, [r3, #12]
 800085e:	781a      	ldrb	r2, [r3, #0]
 8000860:	687b      	ldr	r3, [r7, #4]
 8000862:	681b      	ldr	r3, [r3, #0]
 8000864:	60da      	str	r2, [r3, #12]
		pSPIHandle->TxLen--;//once because sent 1 byte
 8000866:	687b      	ldr	r3, [r7, #4]
 8000868:	695b      	ldr	r3, [r3, #20]
 800086a:	1e5a      	subs	r2, r3, #1
 800086c:	687b      	ldr	r3, [r7, #4]
 800086e:	615a      	str	r2, [r3, #20]
		pSPIHandle->pTxBuffer++;//incriment the Tx buffer
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	68db      	ldr	r3, [r3, #12]
 8000874:	1c5a      	adds	r2, r3, #1
 8000876:	687b      	ldr	r3, [r7, #4]
 8000878:	60da      	str	r2, [r3, #12]
	}

	if(!pSPIHandle->TxLen)
 800087a:	687b      	ldr	r3, [r7, #4]
 800087c:	695b      	ldr	r3, [r3, #20]
 800087e:	2b00      	cmp	r3, #0
 8000880:	d106      	bne.n	8000890 <spi_txe_interrupt_handle+0x6e>
	{
		//TxLen is zero, so close the SPI comm. and inform the
		//application that TX is over

		SPI_AbortTransmission(pSPIHandle);
 8000882:	6878      	ldr	r0, [r7, #4]
 8000884:	f000 f85d 	bl	8000942 <SPI_AbortTransmission>
		SPI_ApplicationEventCallback(pSPIHandle, SPI_EVENT_TX_CMPLT);
 8000888:	2101      	movs	r1, #1
 800088a:	6878      	ldr	r0, [r7, #4]
 800088c:	f000 f88d 	bl	80009aa <SPI_ApplicationEventCallback>
	}
}
 8000890:	bf00      	nop
 8000892:	3708      	adds	r7, #8
 8000894:	46bd      	mov	sp, r7
 8000896:	bd80      	pop	{r7, pc}

08000898 <spi_rxne_interrupt_handle>:
 * @return                    - None
 *
 * @note                      - Internal driver function. Not to be called directly by application code.
 */
void spi_rxne_interrupt_handle(SPI_Handler_t *pSPIHandle)
{
 8000898:	b580      	push	{r7, lr}
 800089a:	b082      	sub	sp, #8
 800089c:	af00      	add	r7, sp, #0
 800089e:	6078      	str	r0, [r7, #4]
	//2. Check DFF, 0-> 8 bit, 1->16bit
	if(pSPIHandle->pSPIx->CR1 & (1<<SPI_CR1_DFF))
 80008a0:	687b      	ldr	r3, [r7, #4]
 80008a2:	681b      	ldr	r3, [r3, #0]
 80008a4:	681b      	ldr	r3, [r3, #0]
 80008a6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80008aa:	2b00      	cmp	r3, #0
 80008ac:	d011      	beq.n	80008d2 <spi_rxne_interrupt_handle+0x3a>
	{
		//16 bit format
		//1. Load the data from DR to address buffer
		*((uint16_t *)pSPIHandle->pRxBuffer) = (uint16_t)pSPIHandle->pSPIx->DR;
 80008ae:	687b      	ldr	r3, [r7, #4]
 80008b0:	681b      	ldr	r3, [r3, #0]
 80008b2:	68da      	ldr	r2, [r3, #12]
 80008b4:	687b      	ldr	r3, [r7, #4]
 80008b6:	691b      	ldr	r3, [r3, #16]
 80008b8:	b292      	uxth	r2, r2
 80008ba:	801a      	strh	r2, [r3, #0]
		pSPIHandle->RxLen-=2; //twice because recived 2 bytes
 80008bc:	687b      	ldr	r3, [r7, #4]
 80008be:	699b      	ldr	r3, [r3, #24]
 80008c0:	1e9a      	subs	r2, r3, #2
 80008c2:	687b      	ldr	r3, [r7, #4]
 80008c4:	619a      	str	r2, [r3, #24]
		pSPIHandle->pRxBuffer+=2; //incriment the Rx buffer
 80008c6:	687b      	ldr	r3, [r7, #4]
 80008c8:	691b      	ldr	r3, [r3, #16]
 80008ca:	1c9a      	adds	r2, r3, #2
 80008cc:	687b      	ldr	r3, [r7, #4]
 80008ce:	611a      	str	r2, [r3, #16]
 80008d0:	e010      	b.n	80008f4 <spi_rxne_interrupt_handle+0x5c>
	}else
	{
		//8 bit format
		//1. Read the data from DR to address buffer
		*pSPIHandle->pRxBuffer = pSPIHandle->pSPIx->DR;
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	681b      	ldr	r3, [r3, #0]
 80008d6:	68da      	ldr	r2, [r3, #12]
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	691b      	ldr	r3, [r3, #16]
 80008dc:	b2d2      	uxtb	r2, r2
 80008de:	701a      	strb	r2, [r3, #0]
		pSPIHandle->RxLen--;//once because recived 1 byte
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	699b      	ldr	r3, [r3, #24]
 80008e4:	1e5a      	subs	r2, r3, #1
 80008e6:	687b      	ldr	r3, [r7, #4]
 80008e8:	619a      	str	r2, [r3, #24]
		pSPIHandle->pRxBuffer++;//incriment the Rx buffer
 80008ea:	687b      	ldr	r3, [r7, #4]
 80008ec:	691b      	ldr	r3, [r3, #16]
 80008ee:	1c5a      	adds	r2, r3, #1
 80008f0:	687b      	ldr	r3, [r7, #4]
 80008f2:	611a      	str	r2, [r3, #16]
	}

	if(!pSPIHandle->TxLen)
 80008f4:	687b      	ldr	r3, [r7, #4]
 80008f6:	695b      	ldr	r3, [r3, #20]
 80008f8:	2b00      	cmp	r3, #0
 80008fa:	d106      	bne.n	800090a <spi_rxne_interrupt_handle+0x72>
	{
		//TxLen is zero, so close the SPI comm. and inform the
		//application that TX is over

		//clear out the TXEIE bit, and prevent interrupts from setting up the TXE flag
		SPI_AbortReception(pSPIHandle);
 80008fc:	6878      	ldr	r0, [r7, #4]
 80008fe:	f000 f83a 	bl	8000976 <SPI_AbortReception>
		SPI_ApplicationEventCallback(pSPIHandle, SPI_EVENT_RX_CMPLT);
 8000902:	2102      	movs	r1, #2
 8000904:	6878      	ldr	r0, [r7, #4]
 8000906:	f000 f850 	bl	80009aa <SPI_ApplicationEventCallback>
	}
}
 800090a:	bf00      	nop
 800090c:	3708      	adds	r7, #8
 800090e:	46bd      	mov	sp, r7
 8000910:	bd80      	pop	{r7, pc}

08000912 <spi_ovr_err_interrupt_handle>:
 * @return                    - None
 *
 * @note                      - Internal driver function. Not to be called directly by application code.
 */
void spi_ovr_err_interrupt_handle(SPI_Handler_t *pHandle)
{
 8000912:	b580      	push	{r7, lr}
 8000914:	b084      	sub	sp, #16
 8000916:	af00      	add	r7, sp, #0
 8000918:	6078      	str	r0, [r7, #4]
	uint8_t temp;
	//1. Clear the OVR flag
	if(pHandle->TxState != SPI_BUSY_IN_TX)
 800091a:	687b      	ldr	r3, [r7, #4]
 800091c:	7f1b      	ldrb	r3, [r3, #28]
 800091e:	2b02      	cmp	r3, #2
 8000920:	d007      	beq.n	8000932 <spi_ovr_err_interrupt_handle+0x20>
	{
		temp = pHandle->pSPIx->DR;
 8000922:	687b      	ldr	r3, [r7, #4]
 8000924:	681b      	ldr	r3, [r3, #0]
 8000926:	68db      	ldr	r3, [r3, #12]
 8000928:	73fb      	strb	r3, [r7, #15]
		temp = pHandle->pSPIx->SR;
 800092a:	687b      	ldr	r3, [r7, #4]
 800092c:	681b      	ldr	r3, [r3, #0]
 800092e:	689b      	ldr	r3, [r3, #8]
 8000930:	73fb      	strb	r3, [r7, #15]
	}
	(void)temp;
	//i2. nform the application
	SPI_ApplicationEventCallback(pHandle, SPI_EVENT_OVR_ERR);
 8000932:	2103      	movs	r1, #3
 8000934:	6878      	ldr	r0, [r7, #4]
 8000936:	f000 f838 	bl	80009aa <SPI_ApplicationEventCallback>

}
 800093a:	bf00      	nop
 800093c:	3710      	adds	r7, #16
 800093e:	46bd      	mov	sp, r7
 8000940:	bd80      	pop	{r7, pc}

08000942 <SPI_AbortTransmission>:
 * @param[in]                 - pSPIHandle Pointer to the SPI handle containing configuration and state.
 *
 * @return                    - None
 */
void SPI_AbortTransmission(SPI_Handler_t *pSPIHandle)
{
 8000942:	b480      	push	{r7}
 8000944:	b083      	sub	sp, #12
 8000946:	af00      	add	r7, sp, #0
 8000948:	6078      	str	r0, [r7, #4]
	pSPIHandle->pSPIx->CR2 &= ~(1<<SPI_CR2_TXEIE);
 800094a:	687b      	ldr	r3, [r7, #4]
 800094c:	681b      	ldr	r3, [r3, #0]
 800094e:	685a      	ldr	r2, [r3, #4]
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	681b      	ldr	r3, [r3, #0]
 8000954:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8000958:	605a      	str	r2, [r3, #4]
	pSPIHandle->pTxBuffer = NULL;
 800095a:	687b      	ldr	r3, [r7, #4]
 800095c:	2200      	movs	r2, #0
 800095e:	60da      	str	r2, [r3, #12]
	pSPIHandle->TxLen = 0;
 8000960:	687b      	ldr	r3, [r7, #4]
 8000962:	2200      	movs	r2, #0
 8000964:	615a      	str	r2, [r3, #20]
	pSPIHandle->TxState = SPI_READY;
 8000966:	687b      	ldr	r3, [r7, #4]
 8000968:	2200      	movs	r2, #0
 800096a:	771a      	strb	r2, [r3, #28]
}
 800096c:	bf00      	nop
 800096e:	370c      	adds	r7, #12
 8000970:	46bd      	mov	sp, r7
 8000972:	bc80      	pop	{r7}
 8000974:	4770      	bx	lr

08000976 <SPI_AbortReception>:
 *
 * @return                    - None
 */

void SPI_AbortReception(SPI_Handler_t *pSPIHandle)
{
 8000976:	b480      	push	{r7}
 8000978:	b083      	sub	sp, #12
 800097a:	af00      	add	r7, sp, #0
 800097c:	6078      	str	r0, [r7, #4]
	pSPIHandle->pSPIx->CR2 &= ~(1<<SPI_CR2_RXNEIE);
 800097e:	687b      	ldr	r3, [r7, #4]
 8000980:	681b      	ldr	r3, [r3, #0]
 8000982:	685a      	ldr	r2, [r3, #4]
 8000984:	687b      	ldr	r3, [r7, #4]
 8000986:	681b      	ldr	r3, [r3, #0]
 8000988:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800098c:	605a      	str	r2, [r3, #4]
	pSPIHandle->pRxBuffer = NULL;
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	2200      	movs	r2, #0
 8000992:	611a      	str	r2, [r3, #16]
	pSPIHandle->RxLen = 0;
 8000994:	687b      	ldr	r3, [r7, #4]
 8000996:	2200      	movs	r2, #0
 8000998:	619a      	str	r2, [r3, #24]
	pSPIHandle->RxState = SPI_READY;
 800099a:	687b      	ldr	r3, [r7, #4]
 800099c:	2200      	movs	r2, #0
 800099e:	775a      	strb	r2, [r3, #29]
}
 80009a0:	bf00      	nop
 80009a2:	370c      	adds	r7, #12
 80009a4:	46bd      	mov	sp, r7
 80009a6:	bc80      	pop	{r7}
 80009a8:	4770      	bx	lr

080009aa <SPI_ApplicationEventCallback>:
 * @return                    - None
 *
 * @note                      - This is an weak implimentation, the application may overwrite it
 */
__weak void SPI_ApplicationEventCallback(SPI_Handler_t *pSPIHandle,uint8_t AppEve)
{
 80009aa:	b480      	push	{r7}
 80009ac:	b083      	sub	sp, #12
 80009ae:	af00      	add	r7, sp, #0
 80009b0:	6078      	str	r0, [r7, #4]
 80009b2:	460b      	mov	r3, r1
 80009b4:	70fb      	strb	r3, [r7, #3]
	//This is an weak implimentation, the application may overwrite it
}
 80009b6:	bf00      	nop
 80009b8:	370c      	adds	r7, #12
 80009ba:	46bd      	mov	sp, r7
 80009bc:	bc80      	pop	{r7}
 80009be:	4770      	bx	lr

080009c0 <__libc_init_array>:
 80009c0:	b570      	push	{r4, r5, r6, lr}
 80009c2:	2600      	movs	r6, #0
 80009c4:	4d0c      	ldr	r5, [pc, #48]	@ (80009f8 <__libc_init_array+0x38>)
 80009c6:	4c0d      	ldr	r4, [pc, #52]	@ (80009fc <__libc_init_array+0x3c>)
 80009c8:	1b64      	subs	r4, r4, r5
 80009ca:	10a4      	asrs	r4, r4, #2
 80009cc:	42a6      	cmp	r6, r4
 80009ce:	d109      	bne.n	80009e4 <__libc_init_array+0x24>
 80009d0:	f000 f81a 	bl	8000a08 <_init>
 80009d4:	2600      	movs	r6, #0
 80009d6:	4d0a      	ldr	r5, [pc, #40]	@ (8000a00 <__libc_init_array+0x40>)
 80009d8:	4c0a      	ldr	r4, [pc, #40]	@ (8000a04 <__libc_init_array+0x44>)
 80009da:	1b64      	subs	r4, r4, r5
 80009dc:	10a4      	asrs	r4, r4, #2
 80009de:	42a6      	cmp	r6, r4
 80009e0:	d105      	bne.n	80009ee <__libc_init_array+0x2e>
 80009e2:	bd70      	pop	{r4, r5, r6, pc}
 80009e4:	f855 3b04 	ldr.w	r3, [r5], #4
 80009e8:	4798      	blx	r3
 80009ea:	3601      	adds	r6, #1
 80009ec:	e7ee      	b.n	80009cc <__libc_init_array+0xc>
 80009ee:	f855 3b04 	ldr.w	r3, [r5], #4
 80009f2:	4798      	blx	r3
 80009f4:	3601      	adds	r6, #1
 80009f6:	e7f2      	b.n	80009de <__libc_init_array+0x1e>
 80009f8:	08000a38 	.word	0x08000a38
 80009fc:	08000a38 	.word	0x08000a38
 8000a00:	08000a38 	.word	0x08000a38
 8000a04:	08000a3c 	.word	0x08000a3c

08000a08 <_init>:
 8000a08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000a0a:	bf00      	nop
 8000a0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000a0e:	bc08      	pop	{r3}
 8000a10:	469e      	mov	lr, r3
 8000a12:	4770      	bx	lr

08000a14 <_fini>:
 8000a14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000a16:	bf00      	nop
 8000a18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000a1a:	bc08      	pop	{r3}
 8000a1c:	469e      	mov	lr, r3
 8000a1e:	4770      	bx	lr
