
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.110882                       # Number of seconds simulated
sim_ticks                                110881698000                       # Number of ticks simulated
final_tick                               110881698000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 238045                       # Simulator instruction rate (inst/s)
host_op_rate                                   263094                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               36797979                       # Simulator tick rate (ticks/s)
host_mem_usage                                 724624                       # Number of bytes of host memory used
host_seconds                                  3013.26                       # Real time elapsed on the host
sim_insts                                   717290491                       # Number of instructions simulated
sim_ops                                     792769058                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.physmem.pwrStateResidencyTicks::UNDEFINED 110881698000                       # Cumulative time (in ticks) in various power states
system.physmem.bytes_read::cpu0.inst            77056                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.data            99520                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.inst             2048                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.data            47744                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.inst             1408                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.data            46144                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu3.inst             2112                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu3.data            50304                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu4.inst            21632                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu4.data            46976                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu5.inst            37248                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu5.data            44096                       # Number of bytes read from this memory
system.physmem.bytes_read::total               476288                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu0.inst        77056                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu1.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu2.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu3.inst         2112                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu4.inst        21632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu5.inst        37248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total          141504                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       115136                       # Number of bytes written to this memory
system.physmem.bytes_written::total            115136                       # Number of bytes written to this memory
system.physmem.num_reads::cpu0.inst              1204                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.data              1555                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.inst                32                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.data               746                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.inst                22                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.data               721                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu3.inst                33                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu3.data               786                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu4.inst               338                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu4.data               734                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu5.inst               582                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu5.data               689                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  7442                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1799                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1799                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu0.inst              694939                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.data              897533                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.inst               18470                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.data              430585                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.inst               12698                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.data              416155                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu3.inst               19047                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu3.data              453673                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu4.inst              195091                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu4.data              423659                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu5.inst              335926                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu5.data              397685                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                 4295461                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu0.inst         694939                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu1.inst          18470                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu2.inst          12698                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu3.inst          19047                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu4.inst         195091                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu5.inst         335926                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1276171                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           1038368                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                1038368                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           1038368                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.inst             694939                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.data             897533                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.inst              18470                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.data             430585                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.inst              12698                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.data             416155                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu3.inst              19047                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu3.data             453673                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu4.inst             195091                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu4.data             423659                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu5.inst             335926                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu5.data             397685                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                5333829                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 110881698000                       # Cumulative time (in ticks) in various power states
system.cpu0.branchPred.lookups               23420713                       # Number of BP lookups
system.cpu0.branchPred.condPredicted         14193892                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect           550128                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups            12793071                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits               11054601                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.410847                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                2977193                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect             52809                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.indirectLookups         716545                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectHits            710739                       # Number of indirect target hits.
system.cpu0.branchPred.indirectMisses            5806                       # Number of indirect misses.
system.cpu0.branchPredindirectMispredicted        10257                       # Number of mispredicted indirect branches.
system.cpu0.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 110881698000                       # Cumulative time (in ticks) in various power states
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 110881698000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 110881698000                       # Cumulative time (in ticks) in various power states
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 110881698000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls              187317                       # Number of system calls
system.cpu0.pwrStateResidencyTicks::ON   110881698000                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                       110881699                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles          22876818                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                     132008692                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                   23420713                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches          14742533                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                     87406360                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                1110079                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          177                       # Number of stall cycles due to pending traps
system.cpu0.fetch.CacheLines                 18266167                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                99510                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples         110838395                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.346217                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.875151                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                29900745     26.98%     26.98% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                12662719     11.42%     38.40% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                68274931     61.60%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               2                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           110838395                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.211223                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       1.190536                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                19903912                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles             15182439                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                 59456501                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles             15782175                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                513368                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved             6375518                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                41971                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts             146092814                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                72362                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                513368                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                23313751                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                1716418                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles        676176                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                 71789895                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles             12828787                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts             145310261                       # Number of instructions processed by rename
system.cpu0.rename.IQFullEvents               9776782                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                 65684                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                  3043                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands          183400183                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups            672440256                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups       186336371                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               16                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps            158673757                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                24726426                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts             24249                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts         11014                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                 13783453                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads            18543337                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           11623941                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads          5795744                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2205330                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                 143770180                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded              22739                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                130284768                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued          1864017                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined       15819434                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined     64118471                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved           619                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples    110838395                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        1.175448                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.541665                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0            8242778      7.44%      7.44% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           74906466     67.58%     75.02% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           27689151     24.98%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      110838395                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu               78674739     94.35%     94.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     94.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     94.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     94.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     94.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     94.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     94.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     94.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     94.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     94.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     94.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     94.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     94.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     94.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     94.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     94.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     94.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     94.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     94.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     94.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     94.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     94.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     94.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     94.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     94.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     94.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     94.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     94.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     94.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     94.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     94.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               3111090      3.73%     98.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite              1595820      1.91%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            100681516     77.28%     77.28% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult              684986      0.53%     77.80% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     77.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     77.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     77.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     77.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     77.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     77.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     77.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 0      0.00%     77.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     77.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     77.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     77.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     77.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     77.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     77.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     77.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     77.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     77.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     77.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     77.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     77.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     77.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     77.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     77.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     77.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     77.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc         13110      0.01%     77.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     77.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     77.81% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            17932453     13.76%     91.58% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           10972687      8.42%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             130284768                       # Type of FU issued
system.cpu0.iq.rate                          1.174989                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                   83381649                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.639995                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads         456653565                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes        159614475                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses    129824188                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 32                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                16                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses             213666401                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads         2469519                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads      1401824                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses          478                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation         2165                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores       845337                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads       187168                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked          736                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                513368                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                1684077                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                24624                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts          143792953                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts           102228                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts             18543337                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts            11623941                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts             10934                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                    45                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                  511                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents          2165                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect        273894                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect       265010                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts              538904                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts            130115171                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts             17875161                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           169597                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                           34                       # number of nop insts executed
system.cpu0.iew.exec_refs                    28816841                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                20221704                       # Number of branches executed
system.cpu0.iew.exec_stores                  10941680                       # Number of stores executed
system.cpu0.iew.exec_rate                    1.173459                       # Inst execution rate
system.cpu0.iew.wb_sent                     129854683                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                    129824204                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                 94484236                       # num instructions producing a value
system.cpu0.iew.wb_consumers                219978102                       # num instructions consuming a value
system.cpu0.iew.wb_rate                      1.170835                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.429517                       # average fanout of values written-back
system.cpu0.commit.commitSquashedInsts       15819600                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls          22120                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts           508457                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples    108644083                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     1.177915                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.033874                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     13600232     12.52%     12.52% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     78240871     72.02%     84.53% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     10122843      9.32%     93.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      3054820      2.81%     96.66% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1291745      1.19%     97.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       325401      0.30%     98.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       686441      0.63%     98.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1164003      1.07%     99.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       157727      0.15%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    108644083                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts           113283614                       # Number of instructions committed
system.cpu0.commit.committedOps             127973485                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                      27920117                       # Number of memory references committed
system.cpu0.commit.loads                     17141513                       # Number of loads committed
system.cpu0.commit.membars                      11743                       # Number of memory barriers committed
system.cpu0.commit.branches                  20033406                       # Number of branches committed
system.cpu0.commit.fp_insts                        16                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                115923165                       # Number of committed integer instructions.
system.cpu0.commit.function_calls             3334858                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        99379815     77.66%     77.66% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult         660443      0.52%     78.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     78.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     78.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     78.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     78.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     78.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     78.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     78.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            0      0.00%     78.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     78.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     78.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     78.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     78.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     78.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     78.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     78.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     78.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     78.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     78.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     78.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     78.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     78.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     78.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     78.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     78.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     78.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc        13110      0.01%     78.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     78.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.18% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       17141513     13.39%     91.58% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      10778588      8.42%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        127973485                       # Class of committed instruction
system.cpu0.commit.bw_lim_events               157727                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                   252241174                       # The number of ROB reads
system.cpu0.rob.rob_writes                  289780964                       # The number of ROB writes
system.cpu0.timesIdled                           4109                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          43304                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                  113283614                       # Number of Instructions Simulated
system.cpu0.committedOps                    127973485                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.978797                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.978797                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              1.021662                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        1.021662                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads               153211109                       # number of integer regfile reads
system.cpu0.int_regfile_writes               90798480                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                      816                       # number of floating regfile reads
system.cpu0.cc_regfile_reads                447512359                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                67976168                       # number of cc regfile writes
system.cpu0.misc_regfile_reads               28540709                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                 15443                       # number of misc regfile writes
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 110881698000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements             9522                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          242.491526                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           25266557                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             9778                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs          2584.020965                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle      11921324500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   242.491526                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.947233                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.947233                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           71                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           58                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           56                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           45                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        101145705                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       101145705                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 110881698000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::cpu0.data     14640573                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       14640573                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data     10611094                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      10611094                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data         7292                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         7292                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data         6356                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         6356                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data     25251667                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        25251667                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data     25251667                       # number of overall hits
system.cpu0.dcache.overall_hits::total       25251667                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data         6668                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         6668                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data        10474                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        10474                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data          220                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          220                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data          978                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          978                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data        17142                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         17142                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data        17142                       # number of overall misses
system.cpu0.dcache.overall_misses::total        17142                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data    150860000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    150860000                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    291437890                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    291437890                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data      1996000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      1996000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data     10152000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     10152000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::cpu0.data       142000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       142000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    442297890                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    442297890                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    442297890                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    442297890                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data     14647241                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     14647241                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data     10621568                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     10621568                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data         7512                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         7512                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data         7334                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         7334                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data     25268809                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     25268809                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data     25268809                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     25268809                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.000455                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.000455                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.000986                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000986                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.029286                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.029286                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.133352                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.133352                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.000678                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.000678                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.000678                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.000678                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 22624.475105                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 22624.475105                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 27824.889250                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 27824.889250                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data  9072.727273                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  9072.727273                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 10380.368098                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 10380.368098                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 25802.000350                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 25802.000350                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 25802.000350                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 25802.000350                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs         3076                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs              216                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    14.240741                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks         7553                       # number of writebacks
system.cpu0.dcache.writebacks::total             7553                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data         3057                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         3057                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data         2989                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         2989                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data           91                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           91                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data         6046                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         6046                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data         6046                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         6046                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data         3611                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         3611                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data         7485                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         7485                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data          129                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          129                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data          978                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          978                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data        11096                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        11096                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data        11096                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        11096                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data     64263000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     64263000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data    151706434                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    151706434                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data       808500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       808500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data      8220500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      8220500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::cpu0.data       115500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       115500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data    215969434                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    215969434                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data    215969434                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    215969434                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.000247                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.000247                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.000705                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000705                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.017173                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.017173                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.133352                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.133352                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.000439                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.000439                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.000439                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.000439                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 17796.455276                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17796.455276                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 20268.060655                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 20268.060655                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data  6267.441860                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6267.441860                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data  8405.419223                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  8405.419223                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 19463.719719                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19463.719719                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 19463.719719                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19463.719719                       # average overall mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 110881698000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements           327806                       # number of replacements
system.cpu0.icache.tags.tagsinuse          255.974756                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           17935719                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           328062                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            54.671736                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle         43061500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   255.974756                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.999901                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999901                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           96                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          137                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         73392730                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        73392730                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 110881698000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::cpu0.inst     17935719                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       17935719                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst     17935719                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        17935719                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst     17935719                       # number of overall hits
system.cpu0.icache.overall_hits::total       17935719                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst       330448                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       330448                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst       330448                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        330448                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst       330448                       # number of overall misses
system.cpu0.icache.overall_misses::total       330448                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst   5167875000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   5167875000                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst   5167875000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   5167875000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst   5167875000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   5167875000                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst     18266167                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     18266167                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst     18266167                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     18266167                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst     18266167                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     18266167                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.018091                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.018091                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.018091                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.018091                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.018091                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.018091                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 15638.996151                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 15638.996151                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 15638.996151                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 15638.996151                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 15638.996151                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 15638.996151                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs           88                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    14.666667                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks       327806                       # number of writebacks
system.cpu0.icache.writebacks::total           327806                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst         2386                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         2386                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst         2386                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         2386                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst         2386                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         2386                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst       328062                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       328062                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst       328062                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       328062                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst       328062                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       328062                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst   4484853000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   4484853000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst   4484853000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   4484853000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst   4484853000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   4484853000                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.017960                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.017960                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.017960                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.017960                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.017960                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.017960                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 13670.748212                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13670.748212                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 13670.748212                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13670.748212                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 13670.748212                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13670.748212                       # average overall mshr miss latency
system.cpu1.branchPred.lookups               19594768                       # Number of BP lookups
system.cpu1.branchPred.condPredicted         11205345                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect           483437                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups            10733641                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                9275826                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            86.418262                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                2727620                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect             52615                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.indirectLookups         609198                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectHits            604293                       # Number of indirect target hits.
system.cpu1.branchPred.indirectMisses            4905                       # Number of indirect misses.
system.cpu1.branchPredindirectMispredicted         3827                       # Number of mispredicted indirect branches.
system.cpu1.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 110881698000                       # Cumulative time (in ticks) in various power states
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 110881698000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 110881698000                       # Cumulative time (in ticks) in various power states
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 110881698000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.pwrStateResidencyTicks::ON   110881698000                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                        93090577                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles          17419673                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                     112930697                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                   19594768                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches          12607739                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                     75170837                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                 975225                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles         2383                       # Number of stall cycles due to pending traps
system.cpu1.fetch.CacheLines                 15779949                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                91225                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples          93080507                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.372419                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.859914                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                23536739     25.29%     25.29% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                11342126     12.19%     37.47% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                58201642     62.53%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               2                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            93080507                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.210491                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.213127                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                14522222                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles             13919233                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                 49432204                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles             14755732                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                451116                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved             5843147                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                36750                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts             124966282                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                62607                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                451116                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                17668376                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                1527989                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles        470195                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                 61019746                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles             11943085                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts             124275555                       # Number of instructions processed by rename
system.cpu1.rename.IQFullEvents               9120640                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                 66639                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.SQFullEvents                  1319                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands          158820935                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups            578630678                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups       161835263                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps            136464122                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                22356813                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts             17350                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts         10028                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                 12834380                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads            15255420                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            9307010                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads          5603523                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2138003                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                 122916602                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded              20643                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                110842586                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued          1662840                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined       14127117                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined     57795476                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved           529                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples     93080507                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        1.190825                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.519331                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0            5365790      5.76%      5.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           64586848     69.39%     75.15% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           23127869     24.85%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       93080507                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu               68796353     95.15%     95.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     95.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     95.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     95.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     95.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     95.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     95.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     95.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     95.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     95.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     95.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     95.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     95.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     95.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     95.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     95.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     95.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     95.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     95.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     95.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     95.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     95.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     95.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     95.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     95.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     95.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     95.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     95.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     95.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     95.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     95.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               2600908      3.60%     98.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               907933      1.26%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             86708087     78.23%     78.23% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              644153      0.58%     78.81% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     78.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     78.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     78.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     78.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     78.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     78.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     78.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     78.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     78.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     78.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     78.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     78.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     78.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     78.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     78.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     78.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     78.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     78.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     78.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     78.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     78.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     78.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     78.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     78.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     78.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc          7208      0.01%     78.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     78.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     78.81% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            14760714     13.32%     92.13% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            8722424      7.87%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             110842586                       # Type of FU issued
system.cpu1.iq.rate                          1.190696                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                   72305194                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.652323                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads         388733713                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes        137066115                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses    110477081                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses             183147780                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads         2307368                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads      1123882                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses          442                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation         1765                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores       774123                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads       147522                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked         1243                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                451116                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                1502088                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                18309                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts          122937295                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts            96536                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts             15255420                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts             9307010                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts              9924                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                    19                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                  316                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents          1765                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect        237809                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect       236845                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts              474654                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts            110706337                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts             14714928                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           136249                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                           50                       # number of nop insts executed
system.cpu1.iew.exec_refs                    23417708                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                16838629                       # Number of branches executed
system.cpu1.iew.exec_stores                   8702780                       # Number of stores executed
system.cpu1.iew.exec_rate                    1.189232                       # Inst execution rate
system.cpu1.iew.wb_sent                     110496712                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                    110477081                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                 82887108                       # num instructions producing a value
system.cpu1.iew.wb_consumers                198744500                       # num instructions consuming a value
system.cpu1.iew.wb_rate                      1.186770                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.417054                       # average fanout of values written-back
system.cpu1.commit.commitSquashedInsts       14127230                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls          20114                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts           446941                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples     91128546                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     1.194029                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.038020                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0      9873594     10.83%     10.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     67514579     74.09%     84.92% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8266585      9.07%     93.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2383937      2.62%     96.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1057667      1.16%     97.77% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       171191      0.19%     97.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       614912      0.67%     98.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      1134175      1.24%     99.88% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       111906      0.12%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     91128546                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts            96279325                       # Number of instructions committed
system.cpu1.commit.committedOps             108810128                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                      22664425                       # Number of memory references committed
system.cpu1.commit.loads                     14131538                       # Number of loads committed
system.cpu1.commit.membars                      10565                       # Number of memory barriers committed
system.cpu1.commit.branches                  16673341                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                 99520084                       # Number of committed integer instructions.
system.cpu1.commit.function_calls             3102360                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        85517641     78.59%     78.59% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         620854      0.57%     79.16% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     79.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     79.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     79.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     79.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     79.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     79.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     79.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     79.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     79.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     79.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     79.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     79.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     79.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     79.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     79.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     79.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     79.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     79.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     79.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     79.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     79.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     79.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     79.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     79.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     79.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc         7208      0.01%     79.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     79.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.17% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       14131538     12.99%     92.16% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       8532887      7.84%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        108810128                       # Class of committed instruction
system.cpu1.commit.bw_lim_events               111906                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                   213921316                       # The number of ROB reads
system.cpu1.rob.rob_writes                  247826745                       # The number of ROB writes
system.cpu1.timesIdled                           3249                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                          10070                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                    17791121                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                   96279325                       # Number of Instructions Simulated
system.cpu1.committedOps                    108810128                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.966880                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.966880                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              1.034254                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        1.034254                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads               131507207                       # number of integer regfile reads
system.cpu1.int_regfile_writes               79375778                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                380275332                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                57201609                       # number of cc regfile writes
system.cpu1.misc_regfile_reads               22996964                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                 16843                       # number of misc regfile writes
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 110881698000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements             2548                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          196.430867                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           20315164                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             2795                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs          7268.394991                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     101109100000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   196.430867                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.767308                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.767308                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          247                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           61                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          141                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.964844                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         81341703                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        81341703                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 110881698000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::cpu1.data     11787087                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11787087                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data      8510469                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       8510469                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data         6869                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         6869                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data         4545                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         4545                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data     20297556                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        20297556                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data     20297556                       # number of overall hits
system.cpu1.dcache.overall_hits::total       20297556                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data         8402                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         8402                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data        12521                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        12521                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data          328                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          328                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data         2282                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         2282                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data        20923                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         20923                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data        20923                       # number of overall misses
system.cpu1.dcache.overall_misses::total        20923                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data     91869000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total     91869000                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data    173838222                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    173838222                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data      2456000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      2456000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data     19064000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     19064000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data       240000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       240000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data    265707222                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    265707222                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data    265707222                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    265707222                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data     11795489                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     11795489                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data      8522990                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8522990                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data         7197                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         7197                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data         6827                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         6827                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data     20318479                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20318479                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data     20318479                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20318479                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.000712                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.000712                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.001469                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.001469                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.045575                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.045575                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.334261                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.334261                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.001030                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.001030                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.001030                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.001030                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 10934.182338                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 10934.182338                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 13883.733088                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 13883.733088                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data  7487.804878                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total  7487.804878                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data  8354.075372                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8354.075372                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 12699.288917                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 12699.288917                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 12699.288917                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 12699.288917                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs         4557                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs             1103                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs     4.131460                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::writebacks         1348                       # number of writebacks
system.cpu1.dcache.writebacks::total             1348                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data         1744                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1744                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data         4900                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         4900                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data          120                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          120                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data         6644                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         6644                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data         6644                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         6644                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data         6658                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         6658                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data         7621                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         7621                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data          208                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          208                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data         2282                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         2282                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data        14279                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        14279                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data        14279                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        14279                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data     54066500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     54066500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data     88861359                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     88861359                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data      1224000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      1224000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data     14524500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     14524500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data       201000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       201000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data    142927859                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    142927859                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data    142927859                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    142927859                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.000564                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.000564                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.000894                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000894                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.028901                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.028901                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.334261                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.334261                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.000703                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.000703                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.000703                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.000703                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data  8120.531691                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  8120.531691                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 11660.065477                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 11660.065477                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data  5884.615385                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5884.615385                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data  6364.811569                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6364.811569                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 10009.654668                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 10009.654668                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 10009.654668                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 10009.654668                       # average overall mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 110881698000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements            98289                       # number of replacements
system.cpu1.icache.tags.tagsinuse          214.431406                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           15680014                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            98545                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           159.115267                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle      31518004000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   214.431406                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.837623                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.837623                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          186                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         63218344                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        63218344                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 110881698000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::cpu1.inst     15680014                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15680014                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst     15680014                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15680014                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst     15680014                       # number of overall hits
system.cpu1.icache.overall_hits::total       15680014                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst        99935                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        99935                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst        99935                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         99935                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst        99935                       # number of overall misses
system.cpu1.icache.overall_misses::total        99935                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst   1665159000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1665159000                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst   1665159000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1665159000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst   1665159000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1665159000                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst     15779949                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15779949                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst     15779949                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15779949                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst     15779949                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15779949                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.006333                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.006333                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.006333                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.006333                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.006333                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.006333                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 16662.420573                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 16662.420573                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 16662.420573                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 16662.420573                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 16662.420573                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 16662.420573                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::writebacks        98289                       # number of writebacks
system.cpu1.icache.writebacks::total            98289                       # number of writebacks
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst         1387                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1387                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst         1387                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1387                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst         1387                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1387                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst        98548                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        98548                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst        98548                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        98548                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst        98548                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        98548                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst   1457345500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1457345500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst   1457345500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1457345500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst   1457345500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1457345500                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.006245                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.006245                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.006245                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.006245                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.006245                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.006245                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 14788.179364                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 14788.179364                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 14788.179364                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 14788.179364                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 14788.179364                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 14788.179364                       # average overall mshr miss latency
system.cpu2.branchPred.lookups               19607069                       # Number of BP lookups
system.cpu2.branchPred.condPredicted         11239928                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect           474368                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups            10742305                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                9281655                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            86.402825                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                2720916                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect             52118                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.indirectLookups         607158                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectHits            602273                       # Number of indirect target hits.
system.cpu2.branchPred.indirectMisses            4885                       # Number of indirect misses.
system.cpu2.branchPredindirectMispredicted         3733                       # Number of mispredicted indirect branches.
system.cpu2.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 110881698000                       # Cumulative time (in ticks) in various power states
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 110881698000                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 110881698000                       # Cumulative time (in ticks) in various power states
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 110881698000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.pwrStateResidencyTicks::ON   110881698000                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                        93090250                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles          17348155                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                     112961234                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                   19607069                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches          12604844                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                     75252024                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                 957057                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles         2397                       # Number of stall cycles due to pending traps
system.cpu2.fetch.CacheLines                 15738529                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                87139                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples          93081105                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             1.372409                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.860056                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                23548358     25.30%     25.30% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                11320104     12.16%     37.46% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                58212643     62.54%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               2                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            93081105                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.210624                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       1.213459                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                14467605                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles             14004899                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                 49302361                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles             14864007                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                442233                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved             5829581                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                36540                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts             124972643                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                62249                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                442233                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                17630715                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                1525177                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles        463647                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                 60980625                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles             12038708                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts             124299917                       # Number of instructions processed by rename
system.cpu2.rename.IQFullEvents               9189502                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.LQFullEvents                 66702                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.SQFullEvents                  1224                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.RenamedOperands          159014476                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups            578737792                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups       161831067                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps            136755382                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                22259094                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts             16954                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts          9625                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                 12944683                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads            15261281                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            9291105                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads          5605614                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         2151462                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                 122963205                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded              20429                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                110931528                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued          1646980                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined       14052323                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined     57576228                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved           267                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples     93081105                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        1.191773                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.518019                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0            5275257      5.67%      5.67% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           64680168     69.49%     75.16% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           23125680     24.84%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       93081105                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu               68932935     95.13%     95.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     95.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     95.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     95.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     95.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     95.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     95.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     95.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     95.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     95.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     95.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     95.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     95.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     95.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     95.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     95.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     95.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     95.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     95.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     95.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     95.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     95.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     95.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     95.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     95.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     95.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     95.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     95.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     95.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     95.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     95.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead               2614178      3.61%     98.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite               916180      1.26%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             86803846     78.25%     78.25% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult              643982      0.58%     78.83% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     78.83% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     78.83% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     78.83% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     78.83% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     78.83% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     78.83% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     78.83% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     78.83% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     78.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     78.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     78.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     78.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     78.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     78.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     78.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     78.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     78.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     78.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     78.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     78.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     78.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     78.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     78.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     78.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     78.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc          7208      0.01%     78.84% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     78.84% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.84% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     78.84% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            14770587     13.32%     92.15% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            8705905      7.85%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total             110931528                       # Type of FU issued
system.cpu2.iq.rate                          1.191656                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                   72463293                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.653225                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads         389054434                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes        137037666                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses    110576784                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses             183394821                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads         2306253                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads      1115812                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses          443                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation         1715                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores       769839                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads       148120                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked          850                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                442233                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                1499127                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                17952                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts          122983676                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts            87923                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts             15261281                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts             9291105                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts              9575                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                    30                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                  557                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents          1715                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect        231238                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect       234696                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts              465934                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts            110802962                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts             14727187                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           128566                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                           42                       # number of nop insts executed
system.cpu2.iew.exec_refs                    23413642                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                16874636                       # Number of branches executed
system.cpu2.iew.exec_stores                   8686455                       # Number of stores executed
system.cpu2.iew.exec_rate                    1.190275                       # Inst execution rate
system.cpu2.iew.wb_sent                     110595452                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                    110576784                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                 83005979                       # num instructions producing a value
system.cpu2.iew.wb_consumers                199010951                       # num instructions consuming a value
system.cpu2.iew.wb_rate                      1.187845                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.417093                       # average fanout of values written-back
system.cpu2.commit.commitSquashedInsts       14052379                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls          20163                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts           438073                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples     91141091                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     1.195194                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.036980                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0      9764253     10.71%     10.71% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     67637044     74.21%     84.92% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      8263576      9.07%     93.99% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      2387528      2.62%     96.61% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      1051503      1.15%     97.76% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       178768      0.20%     97.96% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       614755      0.67%     98.64% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7      1133163      1.24%     99.88% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       110501      0.12%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     91141091                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts            96409277                       # Number of instructions committed
system.cpu2.commit.committedOps             108931311                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                      22666735                       # Number of memory references committed
system.cpu2.commit.loads                     14145469                       # Number of loads committed
system.cpu2.commit.membars                      10729                       # Number of memory barriers committed
system.cpu2.commit.branches                  16710158                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                 99594806                       # Number of committed integer instructions.
system.cpu2.commit.function_calls             3098149                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        85636471     78.62%     78.62% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult         620897      0.57%     79.19% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     79.19% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     79.19% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     79.19% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     79.19% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     79.19% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     79.19% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     79.19% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     79.19% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     79.19% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     79.19% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     79.19% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     79.19% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     79.19% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     79.19% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     79.19% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     79.19% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     79.19% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     79.19% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     79.19% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     79.19% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     79.19% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     79.19% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     79.19% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     79.19% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     79.19% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc         7208      0.01%     79.19% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     79.19% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.19% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.19% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       14145469     12.99%     92.18% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       8521266      7.82%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total        108931311                       # Class of committed instruction
system.cpu2.commit.bw_lim_events               110501                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                   213981382                       # The number of ROB reads
system.cpu2.rob.rob_writes                  247907451                       # The number of ROB writes
system.cpu2.timesIdled                           3091                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                           9145                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                    17791448                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                   96409277                       # Number of Instructions Simulated
system.cpu2.committedOps                    108931311                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              0.965574                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        0.965574                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              1.035654                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        1.035654                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads               131609695                       # number of integer regfile reads
system.cpu2.int_regfile_writes               79388999                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                380595556                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                57455705                       # number of cc regfile writes
system.cpu2.misc_regfile_reads               22986090                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                 14594                       # number of misc regfile writes
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 110881698000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.replacements             2340                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          191.404709                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           20327323                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs             2586                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs          7860.527069                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle      40899853000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   191.404709                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.747675                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.747675                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          246                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           61                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          127                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           37                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.960938                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         81341022                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        81341022                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 110881698000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::cpu2.data     11804783                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       11804783                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data      8508988                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       8508988                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data         6714                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         6714                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data         5699                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         5699                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data     20313771                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        20313771                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data     20313771                       # number of overall hits
system.cpu2.dcache.overall_hits::total       20313771                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data         4005                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         4005                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data         2680                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         2680                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data          240                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          240                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data         1081                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         1081                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data         6685                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          6685                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data         6685                       # number of overall misses
system.cpu2.dcache.overall_misses::total         6685                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data     60541000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total     60541000                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data     93492370                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     93492370                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data      1764000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      1764000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data      8698000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      8698000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::cpu2.data       223000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       223000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data    154033370                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    154033370                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data    154033370                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    154033370                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data     11808788                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     11808788                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data      8511668                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      8511668                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data         6954                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         6954                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data         6780                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         6780                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data     20320456                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     20320456                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data     20320456                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     20320456                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.000339                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.000339                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.000315                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000315                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.034513                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.034513                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.159440                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.159440                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.000329                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.000329                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.000329                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.000329                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 15116.354557                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 15116.354557                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 34885.212687                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 34885.212687                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data         7350                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total         7350                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data  8046.253469                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  8046.253469                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 23041.640987                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 23041.640987                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 23041.640987                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 23041.640987                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs         3138                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs              228                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    13.763158                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::writebacks         1257                       # number of writebacks
system.cpu2.dcache.writebacks::total             1257                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data         1148                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         1148                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data         1307                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         1307                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::cpu2.data           80                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           80                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data         2455                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         2455                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data         2455                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         2455                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data         2857                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         2857                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data         1373                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         1373                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data          160                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          160                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data         1081                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         1081                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data         4230                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         4230                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data         4230                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         4230                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data     33161500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     33161500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data     48458918                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     48458918                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data       894000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       894000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data      6573500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      6573500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::cpu2.data       180000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       180000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data     81620418                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     81620418                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data     81620418                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     81620418                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.000242                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.000242                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.000161                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000161                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.023008                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.023008                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data     0.159440                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.159440                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.000208                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.000208                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.000208                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.000208                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 11607.105355                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 11607.105355                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 35294.186453                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 35294.186453                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data  5587.500000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5587.500000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data  6080.943571                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6080.943571                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 19295.607092                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 19295.607092                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 19295.607092                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 19295.607092                       # average overall mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 110881698000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.replacements            95757                       # number of replacements
system.cpu2.icache.tags.tagsinuse          214.542876                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           15641063                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            96013                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           162.905679                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle      31412188000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   214.542876                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.838058                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.838058                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          187                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           48                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         63050129                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        63050129                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 110881698000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::cpu2.inst     15641063                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15641063                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst     15641063                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15641063                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst     15641063                       # number of overall hits
system.cpu2.icache.overall_hits::total       15641063                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst        97466                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        97466                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst        97466                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         97466                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst        97466                       # number of overall misses
system.cpu2.icache.overall_misses::total        97466                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst   1626284000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1626284000                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst   1626284000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1626284000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst   1626284000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1626284000                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst     15738529                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15738529                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst     15738529                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15738529                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst     15738529                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15738529                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.006193                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.006193                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.006193                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.006193                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.006193                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.006193                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 16685.654485                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 16685.654485                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 16685.654485                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 16685.654485                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 16685.654485                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 16685.654485                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::writebacks        95757                       # number of writebacks
system.cpu2.icache.writebacks::total            95757                       # number of writebacks
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst         1453                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1453                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst         1453                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1453                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst         1453                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1453                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst        96013                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        96013                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst        96013                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        96013                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst        96013                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        96013                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst   1423116000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1423116000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst   1423116000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1423116000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst   1423116000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1423116000                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.006101                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.006101                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.006101                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.006101                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.006101                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.006101                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 14822.117838                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 14822.117838                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 14822.117838                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 14822.117838                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 14822.117838                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 14822.117838                       # average overall mshr miss latency
system.cpu3.branchPred.lookups               19600623                       # Number of BP lookups
system.cpu3.branchPred.condPredicted         11178917                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect           485413                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups            10739576                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                9270884                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            86.324488                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                2737985                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect             52702                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.indirectLookups         612813                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectHits            608204                       # Number of indirect target hits.
system.cpu3.branchPred.indirectMisses            4609                       # Number of indirect misses.
system.cpu3.branchPredindirectMispredicted         3849                       # Number of mispredicted indirect branches.
system.cpu3.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 110881698000                       # Cumulative time (in ticks) in various power states
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 110881698000                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 110881698000                       # Cumulative time (in ticks) in various power states
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED 110881698000                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.pwrStateResidencyTicks::ON   110881698000                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                        93089955                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles          17467910                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                     113113520                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                   19600623                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches          12617073                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                     75120322                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                 978659                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles         2648                       # Number of stall cycles due to pending traps
system.cpu3.fetch.CacheLines                 15830113                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                88336                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples          93080211                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             1.375097                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.858725                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                23410145     25.15%     25.15% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                11345843     12.19%     37.34% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                58324223     62.66%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               2                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            93080211                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.210556                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       1.215099                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                14532692                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles             13780935                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                 49762545                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles             14551173                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                452866                       # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved             5862169                       # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred                36714                       # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts             125142564                       # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts                62412                       # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles                452866                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                17638022                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                1556302                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles        466760                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                 61185710                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles             11780551                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts             124456756                       # Number of instructions processed by rename
system.cpu3.rename.IQFullEvents               8996360                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.LQFullEvents                 67497                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.SQFullEvents                  1491                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.RenamedOperands          158929751                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups            579529956                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups       162125288                       # Number of integer rename lookups
system.cpu3.rename.CommittedMaps            136295730                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                22634018                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts             17232                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts          9836                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                 12658571                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads            15267158                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            9341250                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads          5611224                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         2149056                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                 123094294                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded              20189                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                110805830                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued          1688150                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined       14346789                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined     58787514                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved           591                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples     93080211                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        1.190434                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.519771                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0            5398324      5.80%      5.80% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           64557944     69.36%     75.16% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           23123943     24.84%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       93080211                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu               68715591     95.14%     95.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     95.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     95.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     95.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     95.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     95.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     95.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     95.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     95.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     95.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     95.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     95.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     95.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     95.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     95.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     95.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     95.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     95.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     95.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     95.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     95.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     95.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     95.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     95.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     95.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     95.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     95.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     95.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     95.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     95.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     95.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead               2601669      3.60%     98.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite               906963      1.26%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             86670328     78.22%     78.22% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult              644255      0.58%     78.80% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     78.80% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     78.80% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     78.80% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     78.80% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     78.80% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     78.80% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     78.80% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     78.80% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     78.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     78.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     78.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     78.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     78.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     78.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     78.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     78.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     78.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     78.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     78.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     78.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     78.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     78.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     78.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     78.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     78.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc          7208      0.01%     78.81% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     78.81% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.81% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     78.81% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            14749845     13.31%     92.12% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            8734194      7.88%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total             110805830                       # Type of FU issued
system.cpu3.iq.rate                          1.190309                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                   72224223                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.651809                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads         388604243                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes        137462980                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses    110456230                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses             183030053                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads         2311729                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads      1135027                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses          448                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation         1714                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores       800428                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads       137910                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked         1291                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                452866                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                1529530                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles                18880                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts          123114536                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts            91837                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts             15267158                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts             9341250                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts              9730                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                    24                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                  744                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents          1714                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect        235960                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect       241207                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts              477167                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts            110672954                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts             14705482                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           132875                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                           53                       # number of nop insts executed
system.cpu3.iew.exec_refs                    23420133                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                16815082                       # Number of branches executed
system.cpu3.iew.exec_stores                   8714651                       # Number of stores executed
system.cpu3.iew.exec_rate                    1.188882                       # Inst execution rate
system.cpu3.iew.wb_sent                     110474980                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                    110456230                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                 82851081                       # num instructions producing a value
system.cpu3.iew.wb_consumers                198615291                       # num instructions consuming a value
system.cpu3.iew.wb_rate                      1.186554                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.417144                       # average fanout of values written-back
system.cpu3.commit.commitSquashedInsts       14346826                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls          19598                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts           448950                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples     91099075                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     1.193949                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.038692                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0      9890724     10.86%     10.86% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     67474622     74.07%     84.92% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      8256595      9.06%     93.99% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      2386400      2.62%     96.61% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4      1057757      1.16%     97.77% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       169419      0.19%     97.95% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       615399      0.68%     98.63% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7      1135107      1.25%     99.88% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       113052      0.12%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     91099075                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts            96221828                       # Number of instructions committed
system.cpu3.commit.committedOps             108767694                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                      22672953                       # Number of memory references committed
system.cpu3.commit.loads                     14132131                       # Number of loads committed
system.cpu3.commit.membars                      10305                       # Number of memory barriers committed
system.cpu3.commit.branches                  16649228                       # Number of branches committed
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                 99519061                       # Number of committed integer instructions.
system.cpu3.commit.function_calls             3110056                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        85466852     78.58%     78.58% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult         620681      0.57%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc         7208      0.01%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       14132131     12.99%     92.15% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       8540822      7.85%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total        108767694                       # Class of committed instruction
system.cpu3.commit.bw_lim_events               113052                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                   214070739                       # The number of ROB reads
system.cpu3.rob.rob_writes                  248210314                       # The number of ROB writes
system.cpu3.timesIdled                           3200                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                           9744                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles                    17791743                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts                   96221828                       # Number of Instructions Simulated
system.cpu3.committedOps                    108767694                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              0.967452                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        0.967452                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              1.033644                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        1.033644                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads               131473628                       # number of integer regfile reads
system.cpu3.int_regfile_writes               79429513                       # number of integer regfile writes
system.cpu3.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                380203271                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                56990808                       # number of cc regfile writes
system.cpu3.misc_regfile_reads               23009366                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                 16680                       # number of misc regfile writes
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 110881698000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.replacements             2898                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          189.909460                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           20318231                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             3145                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs          6460.486804                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle      32709416500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   189.909460                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.741834                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.741834                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          247                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           76                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          135                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           14                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.964844                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         81356428                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        81356428                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 110881698000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.ReadReq_hits::cpu3.data     11782429                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       11782429                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data      8518467                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       8518467                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data         6910                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         6910                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::cpu3.data         4563                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         4563                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::cpu3.data     20300896                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        20300896                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data     20300896                       # number of overall hits
system.cpu3.dcache.overall_hits::total       20300896                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data         8580                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         8580                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data        12607                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        12607                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data          313                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          313                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data         2236                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         2236                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data        21187                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         21187                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data        21187                       # number of overall misses
system.cpu3.dcache.overall_misses::total        21187                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data     94764000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total     94764000                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data    187877215                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    187877215                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data      2353000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      2353000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data     18891000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     18891000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::cpu3.data       275000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       275000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data    282641215                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    282641215                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data    282641215                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    282641215                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data     11791009                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     11791009                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data      8531074                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      8531074                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data         7223                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         7223                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data         6799                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         6799                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data     20322083                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     20322083                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data     20322083                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     20322083                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.000728                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.000728                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.001478                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.001478                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.043334                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.043334                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data     0.328872                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.328872                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.001043                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.001043                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.001043                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.001043                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 11044.755245                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 11044.755245                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 14902.610851                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 14902.610851                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data  7517.571885                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total  7517.571885                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data  8448.568873                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  8448.568873                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 13340.313164                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 13340.313164                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 13340.313164                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 13340.313164                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs         4833                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs             1117                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs     4.326768                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::writebacks         1673                       # number of writebacks
system.cpu3.dcache.writebacks::total             1673                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data         1796                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         1796                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data         4965                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         4965                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::cpu3.data          113                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          113                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data         6761                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         6761                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data         6761                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         6761                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data         6784                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         6784                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data         7642                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         7642                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data          200                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          200                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data         2236                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         2236                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data        14426                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        14426                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data        14426                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        14426                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data     55667500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     55667500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data     91319365                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     91319365                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data      1128000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      1128000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data     14457000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     14457000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::cpu3.data       229500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       229500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data    146986865                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    146986865                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data    146986865                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    146986865                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.000575                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.000575                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.000896                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000896                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.027689                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.027689                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data     0.328872                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.328872                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.000710                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.000710                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.000710                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.000710                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data  8205.704599                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total  8205.704599                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 11949.668281                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 11949.668281                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data         5640                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5640                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data  6465.563506                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6465.563506                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 10189.024331                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 10189.024331                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 10189.024331                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 10189.024331                       # average overall mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 110881698000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.replacements            97467                       # number of replacements
system.cpu3.icache.tags.tagsinuse          214.455183                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           15730909                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            97723                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           160.974479                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle      31567979000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   214.455183                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.837716                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.837716                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          191                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           47                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         63418185                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        63418185                       # Number of data accesses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 110881698000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.ReadReq_hits::cpu3.inst     15730909                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       15730909                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst     15730909                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        15730909                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst     15730909                       # number of overall hits
system.cpu3.icache.overall_hits::total       15730909                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst        99204                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        99204                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst        99204                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         99204                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst        99204                       # number of overall misses
system.cpu3.icache.overall_misses::total        99204                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst   1652282000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1652282000                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst   1652282000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1652282000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst   1652282000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1652282000                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst     15830113                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     15830113                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst     15830113                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     15830113                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst     15830113                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     15830113                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.006267                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.006267                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.006267                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.006267                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.006267                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.006267                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 16655.396960                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 16655.396960                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 16655.396960                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 16655.396960                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 16655.396960                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 16655.396960                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::writebacks        97467                       # number of writebacks
system.cpu3.icache.writebacks::total            97467                       # number of writebacks
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst         1471                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1471                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst         1471                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1471                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst         1471                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1471                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst        97733                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        97733                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst        97733                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        97733                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst        97733                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        97733                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst   1444722500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1444722500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst   1444722500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1444722500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst   1444722500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1444722500                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.006174                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.006174                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.006174                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.006174                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.006174                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.006174                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 14782.340663                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 14782.340663                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 14782.340663                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 14782.340663                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 14782.340663                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 14782.340663                       # average overall mshr miss latency
system.cpu4.branchPred.lookups               35875919                       # Number of BP lookups
system.cpu4.branchPred.condPredicted         27003791                       # Number of conditional branches predicted
system.cpu4.branchPred.condIncorrect           568674                       # Number of conditional branches incorrect
system.cpu4.branchPred.BTBLookups            19299544                       # Number of BTB lookups
system.cpu4.branchPred.BTBHits               17674836                       # Number of BTB hits
system.cpu4.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu4.branchPred.BTBHitPct            91.581625                       # BTB Hit Percentage
system.cpu4.branchPred.usedRAS                2880668                       # Number of times the RAS was used to get a target.
system.cpu4.branchPred.RASInCorrect             54279                       # Number of incorrect RAS predictions.
system.cpu4.branchPred.indirectLookups         737331                       # Number of indirect predictor lookups.
system.cpu4.branchPred.indirectHits            732031                       # Number of indirect target hits.
system.cpu4.branchPred.indirectMisses            5300                       # Number of indirect misses.
system.cpu4.branchPredindirectMispredicted         3739                       # Number of mispredicted indirect branches.
system.cpu4.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 110881698000                       # Cumulative time (in ticks) in various power states
system.cpu4.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.walker.pwrStateResidencyTicks::UNDEFINED 110881698000                       # Cumulative time (in ticks) in various power states
system.cpu4.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 110881698000                       # Cumulative time (in ticks) in various power states
system.cpu4.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.walker.pwrStateResidencyTicks::UNDEFINED 110881698000                       # Cumulative time (in ticks) in various power states
system.cpu4.itb.walker.walks                        0                       # Table walker walks requested
system.cpu4.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.pwrStateResidencyTicks::ON   110881698000                       # Cumulative time (in ticks) in various power states
system.cpu4.numCycles                        93089660                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.fetch.icacheStallCycles          18433489                       # Number of cycles fetch is stalled on an Icache miss
system.cpu4.fetch.Insts                     175845806                       # Number of instructions fetch has processed
system.cpu4.fetch.Branches                   35875919                       # Number of branches that fetch encountered
system.cpu4.fetch.predictedBranches          21287535                       # Number of branches that fetch has predicted taken
system.cpu4.fetch.Cycles                     73999278                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu4.fetch.SquashCycles                1280535                       # Number of cycles fetch has spent squashing
system.cpu4.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu4.fetch.PendingTrapStallCycles          109                       # Number of stall cycles due to pending traps
system.cpu4.fetch.CacheLines                 16799244                       # Number of cache lines fetched
system.cpu4.fetch.IcacheSquashes               153066                       # Number of outstanding Icache misses that were squashed
system.cpu4.fetch.rateDist::samples          93073145                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::mean             2.046021                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::stdev            1.224364                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::0                21072497     22.64%     22.64% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::1                 4500857      4.84%     27.48% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::2                16570631     17.80%     45.28% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::3                50929160     54.72%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::total            93073145                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.branchRate                 0.385391                       # Number of branch fetches per cycle
system.cpu4.fetch.rate                       1.888994                       # Number of inst fetches per cycle
system.cpu4.decode.IdleCycles                18386433                       # Number of cycles decode is idle
system.cpu4.decode.BlockedCycles              6413076                       # Number of cycles decode is blocked
system.cpu4.decode.RunCycles                 64720491                       # Number of cycles decode is running
system.cpu4.decode.UnblockCycles              2949071                       # Number of cycles decode is unblocking
system.cpu4.decode.SquashCycles                604074                       # Number of cycles decode is squashing
system.cpu4.decode.BranchResolved             5959569                       # Number of times decode resolved a branch
system.cpu4.decode.BranchMispred                36452                       # Number of times decode detected a branch misprediction
system.cpu4.decode.DecodedInsts             184430903                       # Number of instructions handled by decode
system.cpu4.decode.SquashedInsts                86175                       # Number of squashed instructions handled by decode
system.cpu4.rename.SquashCycles                604074                       # Number of cycles rename is squashing
system.cpu4.rename.IdleCycles                20150226                       # Number of cycles rename is idle
system.cpu4.rename.BlockCycles                1401904                       # Number of cycles rename is blocking
system.cpu4.rename.serializeStallCycles       2280943                       # count of cycles rename stalled for serializing inst
system.cpu4.rename.RunCycles                 65886369                       # Number of cycles rename is running
system.cpu4.rename.UnblockCycles              2749629                       # Number of cycles rename is unblocking
system.cpu4.rename.RenamedInsts             183052999                       # Number of instructions processed by rename
system.cpu4.rename.IQFullEvents               1298177                       # Number of times rename has blocked due to IQ full
system.cpu4.rename.LQFullEvents                215637                       # Number of times rename has blocked due to LQ full
system.cpu4.rename.SQFullEvents                  1741                       # Number of times rename has blocked due to SQ full
system.cpu4.rename.RenamedOperands          267915356                       # Number of destination operands rename has renamed
system.cpu4.rename.RenameLookups            848572759                       # Number of register rename lookups that rename has made
system.cpu4.rename.int_rename_lookups       225747543                       # Number of integer rename lookups
system.cpu4.rename.CommittedMaps            242842498                       # Number of HB maps that are committed
system.cpu4.rename.UndoneMaps                25072854                       # Number of HB maps that are undone due to squashing
system.cpu4.rename.serializingInsts             84422                       # count of serializing insts renamed
system.cpu4.rename.tempSerializingInsts         77185                       # count of temporary serializing insts renamed
system.cpu4.rename.skidInsts                  5386862                       # count of insts added to the skid buffer
system.cpu4.memDep0.insertedLoads            23219271                       # Number of loads inserted to the mem dependence unit.
system.cpu4.memDep0.insertedStores            9279309                       # Number of stores inserted to the mem dependence unit.
system.cpu4.memDep0.conflictingLoads          1142508                       # Number of conflicting loads.
system.cpu4.memDep0.conflictingStores         1481729                       # Number of conflicting stores.
system.cpu4.iq.iqInstsAdded                 180632438                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu4.iq.iqNonSpecInstsAdded             155686                       # Number of non-speculative instructions added to the IQ
system.cpu4.iq.iqInstsIssued                171577957                       # Number of instructions issued
system.cpu4.iq.iqSquashedInstsIssued          1218794                       # Number of squashed instructions issued
system.cpu4.iq.iqSquashedInstsExamined       13548614                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu4.iq.iqSquashedOperandsExamined     44048245                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu4.iq.iqSquashedNonSpecRemoved           194                       # Number of squashed non-spec instructions that were removed
system.cpu4.iq.issued_per_cycle::samples     93073145                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::mean        1.843474                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::stdev       0.864944                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::0            8687855      9.33%      9.33% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::1           17176040     18.45%     27.79% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::2           47225833     50.74%     78.53% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::3           19983417     21.47%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::total       93073145                       # Number of insts issued each cycle
system.cpu4.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntAlu               39299125     80.74%     80.74% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntMult                    53      0.00%     80.74% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntDiv                      0      0.00%     80.74% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatAdd                    0      0.00%     80.74% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCmp                    0      0.00%     80.74% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCvt                    0      0.00%     80.74% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMult                   0      0.00%     80.74% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMultAcc                0      0.00%     80.74% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatDiv                    0      0.00%     80.74% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMisc                   0      0.00%     80.74% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatSqrt                   0      0.00%     80.74% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAdd                     0      0.00%     80.74% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAddAcc                  0      0.00%     80.74% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAlu                     0      0.00%     80.74% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCmp                     0      0.00%     80.74% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCvt                     0      0.00%     80.74% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMisc                    0      0.00%     80.74% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMult                    0      0.00%     80.74% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMultAcc                 0      0.00%     80.74% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShift                   0      0.00%     80.74% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShiftAcc                0      0.00%     80.74% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdSqrt                    0      0.00%     80.74% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAdd                0      0.00%     80.74% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAlu                0      0.00%     80.74% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCmp                0      0.00%     80.74% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCvt                0      0.00%     80.74% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatDiv                0      0.00%     80.74% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMisc               0      0.00%     80.74% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMult               0      0.00%     80.74% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMultAcc            0      0.00%     80.74% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatSqrt               0      0.00%     80.74% # attempts to use FU when none available
system.cpu4.iq.fu_full::MemRead               6429433     13.21%     93.95% # attempts to use FU when none available
system.cpu4.iq.fu_full::MemWrite              2944861      6.05%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IntAlu            138927840     80.97%     80.97% # Type of FU issued
system.cpu4.iq.FU_type_0::IntMult              639825      0.37%     81.34% # Type of FU issued
system.cpu4.iq.FU_type_0::IntDiv                    0      0.00%     81.34% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatAdd                  0      0.00%     81.34% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCmp                  0      0.00%     81.34% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCvt                  0      0.00%     81.34% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMult                 0      0.00%     81.34% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMultAcc              0      0.00%     81.34% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatDiv                  0      0.00%     81.34% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMisc                 0      0.00%     81.34% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatSqrt                 0      0.00%     81.34% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAdd                   0      0.00%     81.34% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAddAcc                0      0.00%     81.34% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAlu                   0      0.00%     81.34% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCmp                   0      0.00%     81.34% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCvt                   0      0.00%     81.34% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMisc                  0      0.00%     81.34% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMult                  0      0.00%     81.34% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMultAcc               0      0.00%     81.34% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShift                 0      0.00%     81.34% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShiftAcc              0      0.00%     81.34% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdSqrt                  0      0.00%     81.34% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAdd              0      0.00%     81.34% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAlu              0      0.00%     81.34% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCmp              0      0.00%     81.34% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCvt              0      0.00%     81.34% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatDiv              0      0.00%     81.34% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMisc          7208      0.00%     81.35% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMult             0      0.00%     81.35% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.35% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatSqrt             0      0.00%     81.35% # Type of FU issued
system.cpu4.iq.FU_type_0::MemRead            22912196     13.35%     94.70% # Type of FU issued
system.cpu4.iq.FU_type_0::MemWrite            9090888      5.30%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::total             171577957                       # Type of FU issued
system.cpu4.iq.rate                          1.843147                       # Inst issue rate
system.cpu4.iq.fu_busy_cnt                   48673472                       # FU busy when requested
system.cpu4.iq.fu_busy_rate                  0.283681                       # FU busy rate (busy events/executed inst)
system.cpu4.iq.int_inst_queue_reads         486121323                       # Number of integer instruction queue reads
system.cpu4.iq.int_inst_queue_writes        194338175                       # Number of integer instruction queue writes
system.cpu4.iq.int_inst_queue_wakeup_accesses    171004303                       # Number of integer instruction queue wakeup accesses
system.cpu4.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu4.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu4.iq.int_alu_accesses             220251429                       # Number of integer alu accesses
system.cpu4.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu4.iew.lsq.thread0.forwLoads         2350472                       # Number of loads that had data forwarded from stores
system.cpu4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu4.iew.lsq.thread0.squashedLoads      1375184                       # Number of loads squashed
system.cpu4.iew.lsq.thread0.ignoredResponses           73                       # Number of memory responses ignored because the instruction is squashed
system.cpu4.iew.lsq.thread0.memOrderViolation         1442                       # Number of memory ordering violations
system.cpu4.iew.lsq.thread0.squashedStores       385003                       # Number of stores squashed
system.cpu4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu4.iew.lsq.thread0.rescheduledLoads        49321                       # Number of loads that were rescheduled
system.cpu4.iew.lsq.thread0.cacheBlocked          725                       # Number of times an access to memory failed due to the cache being blocked
system.cpu4.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu4.iew.iewSquashCycles                604074                       # Number of cycles IEW is squashing
system.cpu4.iew.iewBlockCycles                1368216                       # Number of cycles IEW is blocking
system.cpu4.iew.iewUnblockCycles                25247                       # Number of cycles IEW is unblocking
system.cpu4.iew.iewDispatchedInsts          180788143                       # Number of instructions dispatched to IQ
system.cpu4.iew.iewDispSquashedInsts           150712                       # Number of squashed instructions skipped by dispatch
system.cpu4.iew.iewDispLoadInsts             23219271                       # Number of dispatched load instructions
system.cpu4.iew.iewDispStoreInsts             9279309                       # Number of dispatched store instructions
system.cpu4.iew.iewDispNonSpecInsts             77126                       # Number of dispatched non-speculative instructions
system.cpu4.iew.iewIQFullEvents                    93                       # Number of times the IQ has become full, causing a stall
system.cpu4.iew.iewLSQFullEvents                  936                       # Number of times the LSQ has become full, causing a stall
system.cpu4.iew.memOrderViolationEvents          1442                       # Number of memory order violations
system.cpu4.iew.predictedTakenIncorrect        244911                       # Number of branches that were predicted taken incorrectly
system.cpu4.iew.predictedNotTakenIncorrect       318111                       # Number of branches that were predicted not taken incorrectly
system.cpu4.iew.branchMispredicts              563022                       # Number of branch mispredicts detected at execute
system.cpu4.iew.iewExecutedInsts            171242567                       # Number of executed instructions
system.cpu4.iew.iewExecLoadInsts             22844537                       # Number of load instructions executed
system.cpu4.iew.iewExecSquashedInsts           335388                       # Number of squashed instructions skipped in execute
system.cpu4.iew.exec_swp                            0                       # number of swp insts executed
system.cpu4.iew.exec_nop                           19                       # number of nop insts executed
system.cpu4.iew.exec_refs                    31901221                       # number of memory reference insts executed
system.cpu4.iew.exec_branches                31714099                       # Number of branches executed
system.cpu4.iew.exec_stores                   9056684                       # Number of stores executed
system.cpu4.iew.exec_rate                    1.839544                       # Inst execution rate
system.cpu4.iew.wb_sent                     171097934                       # cumulative count of insts sent to commit
system.cpu4.iew.wb_count                    171004303                       # cumulative count of insts written-back
system.cpu4.iew.wb_producers                118583057                       # num instructions producing a value
system.cpu4.iew.wb_consumers                251775667                       # num instructions consuming a value
system.cpu4.iew.wb_rate                      1.836985                       # insts written-back per cycle
system.cpu4.iew.wb_fanout                    0.470987                       # average fanout of values written-back
system.cpu4.commit.commitSquashedInsts       13548627                       # The number of squashed insts skipped by commit
system.cpu4.commit.commitNonSpecStalls         155492                       # The number of times commit has been forced to stall to communicate backwards
system.cpu4.commit.branchMispredicts           532481                       # The number of times a branch was mispredicted
system.cpu4.commit.committed_per_cycle::samples     91103853                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::mean     1.835702                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::stdev     1.909827                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::0     12969190     14.24%     14.24% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::1     47580182     52.23%     66.46% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::2     11079987     12.16%     78.62% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::3      4231543      4.64%     83.27% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::4      7004316      7.69%     90.96% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::5       582483      0.64%     91.60% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::6      1650587      1.81%     93.41% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::7      4072996      4.47%     97.88% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::8      1932569      2.12%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::total     91103853                       # Number of insts commited each cycle
system.cpu4.commit.committedInsts           154187136                       # Number of instructions committed
system.cpu4.commit.committedOps             167239510                       # Number of ops (including micro ops) committed
system.cpu4.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu4.commit.refs                      30738393                       # Number of memory references committed
system.cpu4.commit.loads                     21844087                       # Number of loads committed
system.cpu4.commit.membars                      78492                       # Number of memory barriers committed
system.cpu4.commit.branches                  31189930                       # Number of branches committed
system.cpu4.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu4.commit.int_insts                143756261                       # Number of committed integer instructions.
system.cpu4.commit.function_calls             3261523                       # Number of function calls committed.
system.cpu4.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IntAlu       135873379     81.24%     81.24% # Class of committed instruction
system.cpu4.commit.op_class_0::IntMult         620530      0.37%     81.62% # Class of committed instruction
system.cpu4.commit.op_class_0::IntDiv               0      0.00%     81.62% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatAdd             0      0.00%     81.62% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCmp             0      0.00%     81.62% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCvt             0      0.00%     81.62% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMult            0      0.00%     81.62% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMultAcc            0      0.00%     81.62% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatDiv             0      0.00%     81.62% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMisc            0      0.00%     81.62% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatSqrt            0      0.00%     81.62% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAdd              0      0.00%     81.62% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAddAcc            0      0.00%     81.62% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAlu              0      0.00%     81.62% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCmp              0      0.00%     81.62% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCvt              0      0.00%     81.62% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMisc             0      0.00%     81.62% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMult             0      0.00%     81.62% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMultAcc            0      0.00%     81.62% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShift            0      0.00%     81.62% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShiftAcc            0      0.00%     81.62% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdSqrt             0      0.00%     81.62% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAdd            0      0.00%     81.62% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAlu            0      0.00%     81.62% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCmp            0      0.00%     81.62% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCvt            0      0.00%     81.62% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatDiv            0      0.00%     81.62% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMisc         7208      0.00%     81.62% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMult            0      0.00%     81.62% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.62% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.62% # Class of committed instruction
system.cpu4.commit.op_class_0::MemRead       21844087     13.06%     94.68% # Class of committed instruction
system.cpu4.commit.op_class_0::MemWrite       8894306      5.32%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::total        167239510                       # Class of committed instruction
system.cpu4.commit.bw_lim_events              1932569                       # number cycles where commit BW limit reached
system.cpu4.rob.rob_reads                   269045526                       # The number of ROB reads
system.cpu4.rob.rob_writes                  363548595                       # The number of ROB writes
system.cpu4.timesIdled                           3157                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu4.idleCycles                          16515                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu4.quiesceCycles                    17792038                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu4.committedInsts                  154187136                       # Number of Instructions Simulated
system.cpu4.committedOps                    167239510                       # Number of Ops (including micro ops) Simulated
system.cpu4.cpi                              0.603745                       # CPI: Cycles Per Instruction
system.cpu4.cpi_total                        0.603745                       # CPI: Total CPI of All Threads
system.cpu4.ipc                              1.656329                       # IPC: Instructions Per Cycle
system.cpu4.ipc_total                        1.656329                       # IPC: Total IPC of All Threads
system.cpu4.int_regfile_reads               198638930                       # number of integer regfile reads
system.cpu4.int_regfile_writes              103943831                       # number of integer regfile writes
system.cpu4.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu4.cc_regfile_reads                586534114                       # number of cc regfile reads
system.cpu4.cc_regfile_writes               142126620                       # number of cc regfile writes
system.cpu4.misc_regfile_reads               32017313                       # number of misc regfile reads
system.cpu4.misc_regfile_writes                 13768                       # number of misc regfile writes
system.cpu4.dcache.tags.pwrStateResidencyTicks::UNDEFINED 110881698000                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.tags.replacements             2612                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          194.534387                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs           28795976                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs             2827                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs         10186.054475                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle      43693307500                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::cpu4.data   194.534387                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.759900                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.759900                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          215                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4          184                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.839844                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses        115517364                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses       115517364                       # Number of data accesses
system.cpu4.dcache.pwrStateResidencyTicks::UNDEFINED 110881698000                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.ReadReq_hits::cpu4.data     19975726                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total       19975726                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::cpu4.data      8882012                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       8882012                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::cpu4.data         6594                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         6594                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::cpu4.data         5933                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         5933                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::cpu4.data     28857738                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        28857738                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::cpu4.data     28857738                       # number of overall hits
system.cpu4.dcache.overall_hits::total       28857738                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::cpu4.data         4188                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         4188                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::cpu4.data         2932                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         2932                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::cpu4.data          115                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total          115                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::cpu4.data          692                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total          692                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::cpu4.data         7120                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          7120                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::cpu4.data         7120                       # number of overall misses
system.cpu4.dcache.overall_misses::total         7120                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::cpu4.data     66904000                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total     66904000                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::cpu4.data    100413882                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total    100413882                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::cpu4.data      1005000                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total      1005000                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::cpu4.data      7053000                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total      7053000                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::cpu4.data        48000                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::total        48000                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.demand_miss_latency::cpu4.data    167317882                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    167317882                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::cpu4.data    167317882                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    167317882                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::cpu4.data     19979914                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total     19979914                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::cpu4.data      8884944                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      8884944                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::cpu4.data         6709                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         6709                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::cpu4.data         6625                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         6625                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::cpu4.data     28864858                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     28864858                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::cpu4.data     28864858                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     28864858                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::cpu4.data     0.000210                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.000210                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::cpu4.data     0.000330                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000330                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::cpu4.data     0.017141                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.017141                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::cpu4.data     0.104453                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.104453                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::cpu4.data     0.000247                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.000247                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::cpu4.data     0.000247                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.000247                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::cpu4.data 15975.167144                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 15975.167144                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::cpu4.data 34247.572306                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 34247.572306                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::cpu4.data  8739.130435                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total  8739.130435                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::cpu4.data 10192.196532                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total 10192.196532                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::cpu4.data          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::cpu4.data 23499.702528                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 23499.702528                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::cpu4.data 23499.702528                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 23499.702528                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs         2738                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs              221                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs    12.389140                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.writebacks::writebacks         1473                       # number of writebacks
system.cpu4.dcache.writebacks::total             1473                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::cpu4.data          956                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total          956                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::cpu4.data         1520                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total         1520                       # number of WriteReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::cpu4.data           44                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::total           44                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::cpu4.data         2476                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         2476                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::cpu4.data         2476                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         2476                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::cpu4.data         3232                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         3232                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::cpu4.data         1412                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total         1412                       # number of WriteReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::cpu4.data           71                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total           71                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::cpu4.data          692                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total          692                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::cpu4.data         4644                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         4644                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::cpu4.data         4644                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         4644                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::cpu4.data     39388000                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total     39388000                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::cpu4.data     46476926                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total     46476926                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::cpu4.data       433000                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total       433000                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::cpu4.data      5676000                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total      5676000                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::cpu4.data        40000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::total        40000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::cpu4.data     85864926                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total     85864926                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::cpu4.data     85864926                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total     85864926                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::cpu4.data     0.000162                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.000162                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::cpu4.data     0.000159                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000159                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::cpu4.data     0.010583                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.010583                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::cpu4.data     0.104453                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total     0.104453                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::cpu4.data     0.000161                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.000161                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::cpu4.data     0.000161                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.000161                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::cpu4.data 12186.881188                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 12186.881188                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::cpu4.data 32915.669972                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 32915.669972                       # average WriteReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu4.data  6098.591549                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6098.591549                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::cpu4.data  8202.312139                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total  8202.312139                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu4.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::cpu4.data 18489.432817                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 18489.432817                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::cpu4.data 18489.432817                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 18489.432817                       # average overall mshr miss latency
system.cpu4.icache.tags.pwrStateResidencyTicks::UNDEFINED 110881698000                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.tags.replacements            95733                       # number of replacements
system.cpu4.icache.tags.tagsinuse          214.598726                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs           16700571                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs            95989                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs           173.984217                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle      27100535000                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst   214.598726                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.838276                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.838276                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          231                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses         67292965                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses        67292965                       # Number of data accesses
system.cpu4.icache.pwrStateResidencyTicks::UNDEFINED 110881698000                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.ReadReq_hits::cpu4.inst     16700571                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       16700571                       # number of ReadReq hits
system.cpu4.icache.demand_hits::cpu4.inst     16700571                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        16700571                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::cpu4.inst     16700571                       # number of overall hits
system.cpu4.icache.overall_hits::total       16700571                       # number of overall hits
system.cpu4.icache.ReadReq_misses::cpu4.inst        98673                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total        98673                       # number of ReadReq misses
system.cpu4.icache.demand_misses::cpu4.inst        98673                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total         98673                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::cpu4.inst        98673                       # number of overall misses
system.cpu4.icache.overall_misses::total        98673                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::cpu4.inst   1609729000                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total   1609729000                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::cpu4.inst   1609729000                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total   1609729000                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::cpu4.inst   1609729000                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total   1609729000                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::cpu4.inst     16799244                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     16799244                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::cpu4.inst     16799244                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     16799244                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::cpu4.inst     16799244                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     16799244                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::cpu4.inst     0.005874                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.005874                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::cpu4.inst     0.005874                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.005874                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::cpu4.inst     0.005874                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.005874                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::cpu4.inst 16313.773778                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 16313.773778                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::cpu4.inst 16313.773778                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 16313.773778                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::cpu4.inst 16313.773778                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 16313.773778                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.writebacks::writebacks        95733                       # number of writebacks
system.cpu4.icache.writebacks::total            95733                       # number of writebacks
system.cpu4.icache.ReadReq_mshr_hits::cpu4.inst         2684                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total         2684                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::cpu4.inst         2684                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total         2684                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::cpu4.inst         2684                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total         2684                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::cpu4.inst        95989                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total        95989                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::cpu4.inst        95989                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total        95989                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::cpu4.inst        95989                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total        95989                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::cpu4.inst   1398208000                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total   1398208000                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::cpu4.inst   1398208000                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total   1398208000                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::cpu4.inst   1398208000                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total   1398208000                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::cpu4.inst     0.005714                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.005714                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::cpu4.inst     0.005714                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.005714                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::cpu4.inst     0.005714                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.005714                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::cpu4.inst 14566.335726                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 14566.335726                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::cpu4.inst 14566.335726                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 14566.335726                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::cpu4.inst 14566.335726                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 14566.335726                       # average overall mshr miss latency
system.cpu5.branchPred.lookups               40432859                       # Number of BP lookups
system.cpu5.branchPred.condPredicted         33222024                       # Number of conditional branches predicted
system.cpu5.branchPred.condIncorrect           476615                       # Number of conditional branches incorrect
system.cpu5.branchPred.BTBLookups            21385388                       # Number of BTB lookups
system.cpu5.branchPred.BTBHits               20121248                       # Number of BTB hits
system.cpu5.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu5.branchPred.BTBHitPct            94.088768                       # BTB Hit Percentage
system.cpu5.branchPred.usedRAS                2364196                       # Number of times the RAS was used to get a target.
system.cpu5.branchPred.RASInCorrect             39301                       # Number of incorrect RAS predictions.
system.cpu5.branchPred.indirectLookups         656825                       # Number of indirect predictor lookups.
system.cpu5.branchPred.indirectHits            653334                       # Number of indirect target hits.
system.cpu5.branchPred.indirectMisses            3491                       # Number of indirect misses.
system.cpu5.branchPredindirectMispredicted         2901                       # Number of mispredicted indirect branches.
system.cpu5.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 110881698000                       # Cumulative time (in ticks) in various power states
system.cpu5.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.walker.pwrStateResidencyTicks::UNDEFINED 110881698000                       # Cumulative time (in ticks) in various power states
system.cpu5.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 110881698000                       # Cumulative time (in ticks) in various power states
system.cpu5.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.walker.pwrStateResidencyTicks::UNDEFINED 110881698000                       # Cumulative time (in ticks) in various power states
system.cpu5.itb.walker.walks                        0                       # Table walker walks requested
system.cpu5.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.pwrStateResidencyTicks::ON   110881698000                       # Cumulative time (in ticks) in various power states
system.cpu5.numCycles                        93089365                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.fetch.icacheStallCycles          15126665                       # Number of cycles fetch is stalled on an Icache miss
system.cpu5.fetch.Insts                     185142404                       # Number of instructions fetch has processed
system.cpu5.fetch.Branches                   40432859                       # Number of branches that fetch encountered
system.cpu5.fetch.predictedBranches          23138778                       # Number of branches that fetch has predicted taken
system.cpu5.fetch.Cycles                     77358736                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu5.fetch.SquashCycles                1168653                       # Number of cycles fetch has spent squashing
system.cpu5.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu5.fetch.PendingTrapStallCycles         3003                       # Number of stall cycles due to pending traps
system.cpu5.fetch.CacheLines                 13782915                       # Number of cache lines fetched
system.cpu5.fetch.IcacheSquashes               109067                       # Number of outstanding Icache misses that were squashed
system.cpu5.fetch.rateDist::samples          93072732                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::mean             2.111431                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::stdev            1.175721                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::0                18570624     19.95%     19.95% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::1                 4008543      4.31%     24.26% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::2                18972561     20.38%     44.64% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::3                51521004     55.36%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::total            93072732                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.branchRate                 0.434345                       # Number of branch fetches per cycle
system.cpu5.fetch.rate                       1.988867                       # Number of inst fetches per cycle
system.cpu5.decode.IdleCycles                15473198                       # Number of cycles decode is idle
system.cpu5.decode.BlockedCycles              8589515                       # Number of cycles decode is blocked
system.cpu5.decode.RunCycles                 64357510                       # Number of cycles decode is running
system.cpu5.decode.UnblockCycles              4095626                       # Number of cycles decode is unblocking
system.cpu5.decode.SquashCycles                556883                       # Number of cycles decode is squashing
system.cpu5.decode.BranchResolved             4662238                       # Number of times decode resolved a branch
system.cpu5.decode.BranchMispred                27900                       # Number of times decode detected a branch misprediction
system.cpu5.decode.DecodedInsts             188404946                       # Number of instructions handled by decode
system.cpu5.decode.SquashedInsts                65484                       # Number of squashed instructions handled by decode
system.cpu5.rename.SquashCycles                556883                       # Number of cycles rename is squashing
system.cpu5.rename.IdleCycles                17820228                       # Number of cycles rename is idle
system.cpu5.rename.BlockCycles                1476270                       # Number of cycles rename is blocking
system.cpu5.rename.serializeStallCycles       3229875                       # count of cycles rename stalled for serializing inst
system.cpu5.rename.RunCycles                 66091780                       # Number of cycles rename is running
system.cpu5.rename.UnblockCycles              3897696                       # Number of cycles rename is unblocking
system.cpu5.rename.RenamedInsts             186997672                       # Number of instructions processed by rename
system.cpu5.rename.IQFullEvents               1891770                       # Number of times rename has blocked due to IQ full
system.cpu5.rename.LQFullEvents                162557                       # Number of times rename has blocked due to LQ full
system.cpu5.rename.SQFullEvents                  1362                       # Number of times rename has blocked due to SQ full
system.cpu5.rename.RenamedOperands          291988666                       # Number of destination operands rename has renamed
system.cpu5.rename.RenameLookups            865374235                       # Number of register rename lookups that rename has made
system.cpu5.rename.int_rename_lookups       224474634                       # Number of integer rename lookups
system.cpu5.rename.CommittedMaps            265559354                       # Number of HB maps that are committed
system.cpu5.rename.UndoneMaps                26429301                       # Number of HB maps that are undone due to squashing
system.cpu5.rename.serializingInsts            117496                       # count of serializing insts renamed
system.cpu5.rename.tempSerializingInsts        112090                       # count of temporary serializing insts renamed
system.cpu5.rename.skidInsts                  7871524                       # count of insts added to the skid buffer
system.cpu5.memDep0.insertedLoads            23886641                       # Number of loads inserted to the mem dependence unit.
system.cpu5.memDep0.insertedStores            7198316                       # Number of stores inserted to the mem dependence unit.
system.cpu5.memDep0.conflictingLoads           978514                       # Number of conflicting loads.
system.cpu5.memDep0.conflictingStores         1109108                       # Number of conflicting stores.
system.cpu5.iq.iqInstsAdded                 184766637                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu5.iq.iqNonSpecInstsAdded             225033                       # Number of non-speculative instructions added to the IQ
system.cpu5.iq.iqInstsIssued                175272757                       # Number of instructions issued
system.cpu5.iq.iqSquashedInstsIssued          1342883                       # Number of squashed instructions issued
system.cpu5.iq.iqSquashedInstsExamined       13944740                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu5.iq.iqSquashedOperandsExamined     46017646                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu5.iq.iqSquashedNonSpecRemoved           229                       # Number of squashed non-spec instructions that were removed
system.cpu5.iq.issued_per_cycle::samples     93072732                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::mean        1.883181                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::stdev       0.865746                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::0            9137708      9.82%      9.82% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::1           13538033     14.55%     24.36% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::2           49456249     53.14%     77.50% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::3           20940742     22.50%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::total       93072732                       # Number of insts issued each cycle
system.cpu5.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::IntAlu               48445248     86.78%     86.78% # attempts to use FU when none available
system.cpu5.iq.fu_full::IntMult                    73      0.00%     86.78% # attempts to use FU when none available
system.cpu5.iq.fu_full::IntDiv                      0      0.00%     86.78% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatAdd                    0      0.00%     86.78% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCmp                    0      0.00%     86.78% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCvt                    0      0.00%     86.78% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMult                   0      0.00%     86.78% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMultAcc                0      0.00%     86.78% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatDiv                    0      0.00%     86.78% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMisc                   0      0.00%     86.78% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatSqrt                   0      0.00%     86.78% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAdd                     0      0.00%     86.78% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAddAcc                  0      0.00%     86.78% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAlu                     0      0.00%     86.78% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCmp                     0      0.00%     86.78% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCvt                     0      0.00%     86.78% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMisc                    0      0.00%     86.78% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMult                    0      0.00%     86.78% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMultAcc                 0      0.00%     86.78% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShift                   0      0.00%     86.78% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShiftAcc                0      0.00%     86.78% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdSqrt                    0      0.00%     86.78% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAdd                0      0.00%     86.78% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAlu                0      0.00%     86.78% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCmp                0      0.00%     86.78% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCvt                0      0.00%     86.78% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatDiv                0      0.00%     86.78% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMisc               0      0.00%     86.78% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMult               0      0.00%     86.78% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMultAcc            0      0.00%     86.78% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatSqrt               0      0.00%     86.78% # attempts to use FU when none available
system.cpu5.iq.fu_full::MemRead               5067646      9.08%     95.86% # attempts to use FU when none available
system.cpu5.iq.fu_full::MemWrite              2310805      4.14%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu5.iq.FU_type_0::IntAlu            144078949     82.20%     82.20% # Type of FU issued
system.cpu5.iq.FU_type_0::IntMult              479605      0.27%     82.48% # Type of FU issued
system.cpu5.iq.FU_type_0::IntDiv                    0      0.00%     82.48% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatAdd                  0      0.00%     82.48% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCmp                  0      0.00%     82.48% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCvt                  0      0.00%     82.48% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMult                 0      0.00%     82.48% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMultAcc              0      0.00%     82.48% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatDiv                  0      0.00%     82.48% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMisc                 0      0.00%     82.48% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatSqrt                 0      0.00%     82.48% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAdd                   0      0.00%     82.48% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAddAcc                0      0.00%     82.48% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAlu                   0      0.00%     82.48% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCmp                   0      0.00%     82.48% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCvt                   0      0.00%     82.48% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMisc                  0      0.00%     82.48% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMult                  0      0.00%     82.48% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMultAcc               0      0.00%     82.48% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShift                 0      0.00%     82.48% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShiftAcc              0      0.00%     82.48% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdSqrt                  0      0.00%     82.48% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAdd              0      0.00%     82.48% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAlu              0      0.00%     82.48% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCmp              0      0.00%     82.48% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCvt              0      0.00%     82.48% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatDiv              0      0.00%     82.48% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMisc          5406      0.00%     82.48% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMult             0      0.00%     82.48% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.48% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatSqrt             0      0.00%     82.48% # Type of FU issued
system.cpu5.iq.FU_type_0::MemRead            23654770     13.50%     95.98% # Type of FU issued
system.cpu5.iq.FU_type_0::MemWrite            7054027      4.02%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::total             175272757                       # Type of FU issued
system.cpu5.iq.rate                          1.882844                       # Inst issue rate
system.cpu5.iq.fu_busy_cnt                   55823772                       # FU busy when requested
system.cpu5.iq.fu_busy_rate                  0.318497                       # FU busy rate (busy events/executed inst)
system.cpu5.iq.int_inst_queue_reads         500784900                       # Number of integer instruction queue reads
system.cpu5.iq.int_inst_queue_writes        198937492                       # Number of integer instruction queue writes
system.cpu5.iq.int_inst_queue_wakeup_accesses    174791423                       # Number of integer instruction queue wakeup accesses
system.cpu5.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu5.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu5.iq.int_alu_accesses             231096529                       # Number of integer alu accesses
system.cpu5.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu5.iew.lsq.thread0.forwLoads         1751557                       # Number of loads that had data forwarded from stores
system.cpu5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu5.iew.lsq.thread0.squashedLoads      1516716                       # Number of loads squashed
system.cpu5.iew.lsq.thread0.ignoredResponses           55                       # Number of memory responses ignored because the instruction is squashed
system.cpu5.iew.lsq.thread0.memOrderViolation         1085                       # Number of memory ordering violations
system.cpu5.iew.lsq.thread0.squashedStores       277178                       # Number of stores squashed
system.cpu5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu5.iew.lsq.thread0.rescheduledLoads        35727                       # Number of loads that were rescheduled
system.cpu5.iew.lsq.thread0.cacheBlocked          690                       # Number of times an access to memory failed due to the cache being blocked
system.cpu5.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu5.iew.iewSquashCycles                556883                       # Number of cycles IEW is squashing
system.cpu5.iew.iewBlockCycles                1451023                       # Number of cycles IEW is blocking
system.cpu5.iew.iewUnblockCycles                18767                       # Number of cycles IEW is unblocking
system.cpu5.iew.iewDispatchedInsts          184991761                       # Number of instructions dispatched to IQ
system.cpu5.iew.iewDispSquashedInsts           114909                       # Number of squashed instructions skipped by dispatch
system.cpu5.iew.iewDispLoadInsts             23886641                       # Number of dispatched load instructions
system.cpu5.iew.iewDispStoreInsts             7198316                       # Number of dispatched store instructions
system.cpu5.iew.iewDispNonSpecInsts            112035                       # Number of dispatched non-speculative instructions
system.cpu5.iew.iewIQFullEvents                   165                       # Number of times the IQ has become full, causing a stall
system.cpu5.iew.iewLSQFullEvents                  558                       # Number of times the LSQ has become full, causing a stall
system.cpu5.iew.memOrderViolationEvents          1085                       # Number of memory order violations
system.cpu5.iew.predictedTakenIncorrect        180844                       # Number of branches that were predicted taken incorrectly
system.cpu5.iew.predictedNotTakenIncorrect       291149                       # Number of branches that were predicted not taken incorrectly
system.cpu5.iew.branchMispredicts              471993                       # Number of branch mispredicts detected at execute
system.cpu5.iew.iewExecutedInsts            175022226                       # Number of executed instructions
system.cpu5.iew.iewExecLoadInsts             23604104                       # Number of load instructions executed
system.cpu5.iew.iewExecSquashedInsts           250530                       # Number of squashed instructions skipped in execute
system.cpu5.iew.exec_swp                            0                       # number of swp insts executed
system.cpu5.iew.exec_nop                           91                       # number of nop insts executed
system.cpu5.iew.exec_refs                    30633354                       # number of memory reference insts executed
system.cpu5.iew.exec_branches                35331104                       # Number of branches executed
system.cpu5.iew.exec_stores                   7029250                       # Number of stores executed
system.cpu5.iew.exec_rate                    1.880153                       # Inst execution rate
system.cpu5.iew.wb_sent                     174915736                       # cumulative count of insts sent to commit
system.cpu5.iew.wb_count                    174791423                       # cumulative count of insts written-back
system.cpu5.iew.wb_producers                122615466                       # num instructions producing a value
system.cpu5.iew.wb_consumers                255334372                       # num instructions consuming a value
system.cpu5.iew.wb_rate                      1.877673                       # insts written-back per cycle
system.cpu5.iew.wb_fanout                    0.480215                       # average fanout of values written-back
system.cpu5.commit.commitSquashedInsts       13944838                       # The number of squashed insts skipped by commit
system.cpu5.commit.commitNonSpecStalls         224804                       # The number of times commit has been forced to stall to communicate backwards
system.cpu5.commit.branchMispredicts           449172                       # The number of times a branch was mispredicted
system.cpu5.commit.committed_per_cycle::samples     91068911                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::mean     1.878214                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::stdev     1.979049                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::0     12496743     13.72%     13.72% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::1     49730521     54.61%     68.33% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::2      8552406      9.39%     77.72% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::3      3268639      3.59%     81.31% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::4      7996869      8.78%     90.09% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::5       537830      0.59%     90.68% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::6      1233851      1.35%     92.04% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::7      5690468      6.25%     98.29% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::8      1561584      1.71%    100.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::total     91068911                       # Number of insts commited each cycle
system.cpu5.commit.committedInsts           160909311                       # Number of instructions committed
system.cpu5.commit.committedOps             171046930                       # Number of ops (including micro ops) committed
system.cpu5.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu5.commit.refs                      29291063                       # Number of memory references committed
system.cpu5.commit.loads                     22369925                       # Number of loads committed
system.cpu5.commit.membars                     112883                       # Number of memory barriers committed
system.cpu5.commit.branches                  34782026                       # Number of branches committed
system.cpu5.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu5.commit.int_insts                142228012                       # Number of committed integer instructions.
system.cpu5.commit.function_calls             2539318                       # Number of function calls committed.
system.cpu5.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu5.commit.op_class_0::IntAlu       141284857     82.60%     82.60% # Class of committed instruction
system.cpu5.commit.op_class_0::IntMult         465604      0.27%     82.87% # Class of committed instruction
system.cpu5.commit.op_class_0::IntDiv               0      0.00%     82.87% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatAdd             0      0.00%     82.87% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCmp             0      0.00%     82.87% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCvt             0      0.00%     82.87% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMult            0      0.00%     82.87% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMultAcc            0      0.00%     82.87% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatDiv             0      0.00%     82.87% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMisc            0      0.00%     82.87% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatSqrt            0      0.00%     82.87% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAdd              0      0.00%     82.87% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAddAcc            0      0.00%     82.87% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAlu              0      0.00%     82.87% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCmp              0      0.00%     82.87% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCvt              0      0.00%     82.87% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMisc             0      0.00%     82.87% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMult             0      0.00%     82.87% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMultAcc            0      0.00%     82.87% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShift            0      0.00%     82.87% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShiftAcc            0      0.00%     82.87% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdSqrt             0      0.00%     82.87% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAdd            0      0.00%     82.87% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAlu            0      0.00%     82.87% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCmp            0      0.00%     82.87% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCvt            0      0.00%     82.87% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatDiv            0      0.00%     82.87% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMisc         5406      0.00%     82.88% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMult            0      0.00%     82.88% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.88% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.88% # Class of committed instruction
system.cpu5.commit.op_class_0::MemRead       22369925     13.08%     95.95% # Class of committed instruction
system.cpu5.commit.op_class_0::MemWrite       6921138      4.05%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::total        171046930                       # Class of committed instruction
system.cpu5.commit.bw_lim_events              1561584                       # number cycles where commit BW limit reached
system.cpu5.rob.rob_reads                   273111469                       # The number of ROB reads
system.cpu5.rob.rob_writes                  371989917                       # The number of ROB writes
system.cpu5.timesIdled                           2609                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu5.idleCycles                          16633                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu5.quiesceCycles                    17792333                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu5.committedInsts                  160909311                       # Number of Instructions Simulated
system.cpu5.committedOps                    171046930                       # Number of Ops (including micro ops) Simulated
system.cpu5.cpi                              0.578521                       # CPI: Cycles Per Instruction
system.cpu5.cpi_total                        0.578521                       # CPI: Total CPI of All Threads
system.cpu5.ipc                              1.728547                       # IPC: Instructions Per Cycle
system.cpu5.ipc_total                        1.728547                       # IPC: Total IPC of All Threads
system.cpu5.int_regfile_reads               200613122                       # number of integer regfile reads
system.cpu5.int_regfile_writes               96503261                       # number of integer regfile writes
system.cpu5.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu5.cc_regfile_reads                599050145                       # number of cc regfile reads
system.cpu5.cc_regfile_writes               172840682                       # number of cc regfile writes
system.cpu5.misc_regfile_reads               31103152                       # number of misc regfile reads
system.cpu5.misc_regfile_writes                 10985                       # number of misc regfile writes
system.cpu5.dcache.tags.pwrStateResidencyTicks::UNDEFINED 110881698000                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.tags.replacements             1907                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          187.495812                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs           28341746                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs             2124                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs         13343.571563                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle      28708699500                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data   187.495812                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.732406                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.732406                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          217                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4          186                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.847656                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses        113573418                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses       113573418                       # Number of data accesses
system.cpu5.dcache.pwrStateResidencyTicks::UNDEFINED 110881698000                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.ReadReq_hits::cpu5.data     21463250                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       21463250                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::cpu5.data      6911713                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       6911713                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::cpu5.data         5032                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         5032                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::cpu5.data         4477                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         4477                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::cpu5.data     28374963                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        28374963                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::cpu5.data     28374963                       # number of overall hits
system.cpu5.dcache.overall_hits::total       28374963                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::cpu5.data         4633                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         4633                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::cpu5.data         2256                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total         2256                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::cpu5.data          183                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total          183                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::cpu5.data          573                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total          573                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::cpu5.data         6889                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          6889                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::cpu5.data         6889                       # number of overall misses
system.cpu5.dcache.overall_misses::total         6889                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::cpu5.data     70223000                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total     70223000                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::cpu5.data     75520395                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     75520395                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::cpu5.data      1447000                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total      1447000                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::cpu5.data      4401000                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total      4401000                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::cpu5.data       148000                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::total       148000                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.demand_miss_latency::cpu5.data    145743395                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    145743395                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::cpu5.data    145743395                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    145743395                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::cpu5.data     21467883                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     21467883                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::cpu5.data      6913969                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      6913969                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::cpu5.data         5215                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         5215                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::cpu5.data         5050                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         5050                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::cpu5.data     28381852                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     28381852                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::cpu5.data     28381852                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     28381852                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::cpu5.data     0.000216                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.000216                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::cpu5.data     0.000326                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000326                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::cpu5.data     0.035091                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.035091                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::cpu5.data     0.113465                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.113465                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::cpu5.data     0.000243                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.000243                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::cpu5.data     0.000243                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.000243                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::cpu5.data 15157.133607                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 15157.133607                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::cpu5.data 33475.352394                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 33475.352394                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::cpu5.data  7907.103825                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total  7907.103825                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::cpu5.data  7680.628272                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total  7680.628272                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::cpu5.data          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::cpu5.data 21155.958049                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 21155.958049                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::cpu5.data 21155.958049                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 21155.958049                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs         2685                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs              184                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs    14.592391                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.writebacks::writebacks         1023                       # number of writebacks
system.cpu5.dcache.writebacks::total             1023                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::cpu5.data          869                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total          869                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::cpu5.data         1131                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total         1131                       # number of WriteReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::cpu5.data           36                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::total           36                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::cpu5.data         2000                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         2000                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::cpu5.data         2000                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         2000                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::cpu5.data         3764                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         3764                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::cpu5.data         1125                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total         1125                       # number of WriteReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::cpu5.data          147                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total          147                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::cpu5.data          573                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total          573                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::cpu5.data         4889                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         4889                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::cpu5.data         4889                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         4889                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::cpu5.data     40876500                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total     40876500                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::cpu5.data     38246433                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total     38246433                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::cpu5.data       832000                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total       832000                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::cpu5.data      3284500                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total      3284500                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::cpu5.data       117000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::total       117000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::cpu5.data     79122933                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total     79122933                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::cpu5.data     79122933                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total     79122933                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::cpu5.data     0.000175                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.000175                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::cpu5.data     0.000163                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000163                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::cpu5.data     0.028188                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.028188                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::cpu5.data     0.113465                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total     0.113465                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::cpu5.data     0.000172                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.000172                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::cpu5.data     0.000172                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.000172                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::cpu5.data 10859.856536                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 10859.856536                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::cpu5.data 33996.829333                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 33996.829333                       # average WriteReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu5.data  5659.863946                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5659.863946                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::cpu5.data  5732.111693                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total  5732.111693                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu5.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::cpu5.data 16183.868480                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 16183.868480                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::cpu5.data 16183.868480                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 16183.868480                       # average overall mshr miss latency
system.cpu5.icache.tags.pwrStateResidencyTicks::UNDEFINED 110881698000                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.tags.replacements            71581                       # number of replacements
system.cpu5.icache.tags.tagsinuse          214.673371                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs           13708754                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs            71837                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs           190.831382                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle      27075925000                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst   214.673371                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.838568                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total     0.838568                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          230                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses         55203497                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses        55203497                       # Number of data accesses
system.cpu5.icache.pwrStateResidencyTicks::UNDEFINED 110881698000                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.ReadReq_hits::cpu5.inst     13708754                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       13708754                       # number of ReadReq hits
system.cpu5.icache.demand_hits::cpu5.inst     13708754                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        13708754                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::cpu5.inst     13708754                       # number of overall hits
system.cpu5.icache.overall_hits::total       13708754                       # number of overall hits
system.cpu5.icache.ReadReq_misses::cpu5.inst        74161                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total        74161                       # number of ReadReq misses
system.cpu5.icache.demand_misses::cpu5.inst        74161                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total         74161                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::cpu5.inst        74161                       # number of overall misses
system.cpu5.icache.overall_misses::total        74161                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::cpu5.inst   1234832000                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total   1234832000                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::cpu5.inst   1234832000                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total   1234832000                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::cpu5.inst   1234832000                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total   1234832000                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::cpu5.inst     13782915                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     13782915                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::cpu5.inst     13782915                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     13782915                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::cpu5.inst     13782915                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     13782915                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::cpu5.inst     0.005381                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.005381                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::cpu5.inst     0.005381                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.005381                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::cpu5.inst     0.005381                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.005381                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::cpu5.inst 16650.692412                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 16650.692412                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::cpu5.inst 16650.692412                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 16650.692412                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::cpu5.inst 16650.692412                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 16650.692412                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.writebacks::writebacks        71581                       # number of writebacks
system.cpu5.icache.writebacks::total            71581                       # number of writebacks
system.cpu5.icache.ReadReq_mshr_hits::cpu5.inst         2324                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total         2324                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::cpu5.inst         2324                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total         2324                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::cpu5.inst         2324                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total         2324                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::cpu5.inst        71837                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total        71837                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::cpu5.inst        71837                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total        71837                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::cpu5.inst        71837                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total        71837                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::cpu5.inst   1066809000                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total   1066809000                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::cpu5.inst   1066809000                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total   1066809000                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::cpu5.inst   1066809000                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total   1066809000                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::cpu5.inst     0.005212                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.005212                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::cpu5.inst     0.005212                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.005212                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::cpu5.inst     0.005212                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.005212                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::cpu5.inst 14850.411348                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 14850.411348                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::cpu5.inst 14850.411348                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 14850.411348                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::cpu5.inst 14850.411348                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 14850.411348                       # average overall mshr miss latency
system.cpu6.branchPred.lookups                      0                       # Number of BP lookups
system.cpu6.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu6.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu6.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu6.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu6.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu6.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu6.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu6.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu6.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu6.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu6.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu6.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu6.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 110881698000                       # Cumulative time (in ticks) in various power states
system.cpu6.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.walker.pwrStateResidencyTicks::UNDEFINED 110881698000                       # Cumulative time (in ticks) in various power states
system.cpu6.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 110881698000                       # Cumulative time (in ticks) in various power states
system.cpu6.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.walker.pwrStateResidencyTicks::UNDEFINED 110881698000                       # Cumulative time (in ticks) in various power states
system.cpu6.itb.walker.walks                        0                       # Table walker walks requested
system.cpu6.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.pwrStateResidencyTicks::ON   110881698000                       # Cumulative time (in ticks) in various power states
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu6.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu6.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu6.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu6.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu6.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu6.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu6.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu6.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu6.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu6.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu6.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu6.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu6.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu6.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu6.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu6.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu6.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu6.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu6.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu6.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu6.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu6.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu6.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu6.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu6.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu6.iq.rate                               nan                       # Inst issue rate
system.cpu6.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu6.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu6.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu6.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu6.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu6.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu6.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu6.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu6.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu6.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu6.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu6.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu6.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu6.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu6.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu6.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu6.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu6.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu6.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu6.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu6.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu6.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu6.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu6.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu6.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu6.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu6.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu6.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu6.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu6.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu6.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu6.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu6.iew.exec_swp                            0                       # number of swp insts executed
system.cpu6.iew.exec_nop                            0                       # number of nop insts executed
system.cpu6.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu6.iew.exec_branches                       0                       # Number of branches executed
system.cpu6.iew.exec_stores                         0                       # Number of stores executed
system.cpu6.iew.exec_rate                         nan                       # Inst execution rate
system.cpu6.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu6.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu6.iew.wb_producers                        0                       # num instructions producing a value
system.cpu6.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu6.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu6.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu6.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu6.commit.committedInsts                   0                       # Number of instructions committed
system.cpu6.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu6.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu6.commit.refs                             0                       # Number of memory references committed
system.cpu6.commit.loads                            0                       # Number of loads committed
system.cpu6.commit.membars                          0                       # Number of memory barriers committed
system.cpu6.commit.branches                         0                       # Number of branches committed
system.cpu6.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu6.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu6.commit.function_calls                   0                       # Number of function calls committed.
system.cpu6.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu6.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu6.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu6.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu6.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu6.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu6.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu6.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu6.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu6.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu6.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu6.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu6.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu6.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu6.rob.rob_reads                           0                       # The number of ROB reads
system.cpu6.rob.rob_writes                          0                       # The number of ROB writes
system.cpu6.committedInsts                          0                       # Number of Instructions Simulated
system.cpu6.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu6.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu6.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu6.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu6.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu6.dcache.tags.pwrStateResidencyTicks::UNDEFINED 110881698000                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.tags.replacements                0                       # number of replacements
system.cpu6.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu6.dcache.pwrStateResidencyTicks::UNDEFINED 110881698000                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.tags.pwrStateResidencyTicks::UNDEFINED 110881698000                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.tags.replacements                0                       # number of replacements
system.cpu6.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu6.icache.pwrStateResidencyTicks::UNDEFINED 110881698000                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.branchPred.lookups                      0                       # Number of BP lookups
system.cpu7.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu7.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu7.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu7.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu7.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu7.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu7.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu7.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu7.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu7.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu7.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu7.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu7.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 110881698000                       # Cumulative time (in ticks) in various power states
system.cpu7.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.walker.pwrStateResidencyTicks::UNDEFINED 110881698000                       # Cumulative time (in ticks) in various power states
system.cpu7.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 110881698000                       # Cumulative time (in ticks) in various power states
system.cpu7.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.walker.pwrStateResidencyTicks::UNDEFINED 110881698000                       # Cumulative time (in ticks) in various power states
system.cpu7.itb.walker.walks                        0                       # Table walker walks requested
system.cpu7.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.pwrStateResidencyTicks::ON   110881698000                       # Cumulative time (in ticks) in various power states
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu7.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu7.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu7.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu7.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu7.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu7.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu7.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu7.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu7.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu7.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu7.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu7.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu7.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu7.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu7.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu7.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu7.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu7.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu7.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu7.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu7.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu7.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu7.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu7.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu7.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu7.iq.rate                               nan                       # Inst issue rate
system.cpu7.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu7.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu7.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu7.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu7.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu7.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu7.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu7.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu7.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu7.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu7.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu7.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu7.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu7.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu7.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu7.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu7.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu7.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu7.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu7.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu7.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu7.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu7.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu7.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu7.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu7.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu7.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu7.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu7.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu7.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu7.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu7.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu7.iew.exec_swp                            0                       # number of swp insts executed
system.cpu7.iew.exec_nop                            0                       # number of nop insts executed
system.cpu7.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu7.iew.exec_branches                       0                       # Number of branches executed
system.cpu7.iew.exec_stores                         0                       # Number of stores executed
system.cpu7.iew.exec_rate                         nan                       # Inst execution rate
system.cpu7.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu7.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu7.iew.wb_producers                        0                       # num instructions producing a value
system.cpu7.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu7.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu7.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu7.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu7.commit.committedInsts                   0                       # Number of instructions committed
system.cpu7.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu7.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu7.commit.refs                             0                       # Number of memory references committed
system.cpu7.commit.loads                            0                       # Number of loads committed
system.cpu7.commit.membars                          0                       # Number of memory barriers committed
system.cpu7.commit.branches                         0                       # Number of branches committed
system.cpu7.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu7.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu7.commit.function_calls                   0                       # Number of function calls committed.
system.cpu7.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu7.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu7.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu7.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu7.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu7.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu7.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu7.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu7.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu7.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu7.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu7.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu7.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu7.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu7.rob.rob_reads                           0                       # The number of ROB reads
system.cpu7.rob.rob_writes                          0                       # The number of ROB writes
system.cpu7.committedInsts                          0                       # Number of Instructions Simulated
system.cpu7.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu7.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu7.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu7.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu7.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu7.dcache.tags.pwrStateResidencyTicks::UNDEFINED 110881698000                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.tags.replacements                0                       # number of replacements
system.cpu7.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu7.dcache.pwrStateResidencyTicks::UNDEFINED 110881698000                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.tags.pwrStateResidencyTicks::UNDEFINED 110881698000                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.tags.replacements                0                       # number of replacements
system.cpu7.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu7.icache.pwrStateResidencyTicks::UNDEFINED 110881698000                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 110881698000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                      4036                       # number of replacements
system.l2.tags.tagsinuse                  3416.052050                       # Cycle average of tags in use
system.l2.tags.total_refs                     1158349                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      8131                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    142.460829                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       88.413518                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       479.883474                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data       709.069996                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst        14.187944                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data       292.297756                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst         8.307583                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data       257.622254                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst        12.955412                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data       278.796474                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.inst       212.249223                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.data       352.793117                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu5.inst       365.407165                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu5.data       344.068136                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.021585                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.117159                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.173113                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.003464                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.071362                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.002028                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.062896                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.003163                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.068066                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.inst        0.051819                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.data        0.086131                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu5.inst        0.089211                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu5.data        0.084001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.833997                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4095                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           75                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          193                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           56                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          449                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3322                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.999756                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   9342163                       # Number of tag accesses
system.l2.tags.data_accesses                  9342163                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 110881698000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        14327                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            14327                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       336857                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           336857                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu0.data               26                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu1.data              479                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu2.data               17                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu3.data              393                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu4.data               16                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu5.data               24                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  955                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu0.data            299                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu1.data            311                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu2.data            122                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu3.data            330                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu4.data            222                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu5.data             48                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               1332                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu0.data              6004                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu1.data               487                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu2.data               392                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu3.data               528                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu4.data               483                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu5.data               353                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  8247                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu0.inst         326830                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu1.inst          98479                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu2.inst          95957                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu3.inst          97662                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu4.inst          95632                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu5.inst          71236                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             785796                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu0.data          2134                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu1.data          1497                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu2.data          1416                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu3.data          1669                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu4.data          1523                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu5.data          1081                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              9320                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu0.inst               326830                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data                 8138                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst                98479                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data                 1984                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.inst                95957                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.data                 1808                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.inst                97662                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.data                 2197                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.inst                95632                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.data                 2006                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.inst                71236                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.data                 1434                       # number of demand (read+write) hits
system.l2.demand_hits::total                   803363                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.inst              326830                       # number of overall hits
system.l2.overall_hits::cpu0.data                8138                       # number of overall hits
system.l2.overall_hits::cpu1.inst               98479                       # number of overall hits
system.l2.overall_hits::cpu1.data                1984                       # number of overall hits
system.l2.overall_hits::cpu2.inst               95957                       # number of overall hits
system.l2.overall_hits::cpu2.data                1808                       # number of overall hits
system.l2.overall_hits::cpu3.inst               97662                       # number of overall hits
system.l2.overall_hits::cpu3.data                2197                       # number of overall hits
system.l2.overall_hits::cpu4.inst               95632                       # number of overall hits
system.l2.overall_hits::cpu4.data                2006                       # number of overall hits
system.l2.overall_hits::cpu5.inst               71236                       # number of overall hits
system.l2.overall_hits::cpu5.data                1434                       # number of overall hits
system.l2.overall_hits::total                  803363                       # number of overall hits
system.l2.UpgradeReq_misses::cpu0.data              1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu1.data              1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu3.data              2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  4                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu0.data           13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               13                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data            1117                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data             661                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data             646                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu3.data             711                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu4.data             596                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu5.data             499                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                4230                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu0.inst         1232                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu1.inst           66                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu2.inst           56                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu3.inst           63                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu4.inst          357                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu5.inst          601                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2375                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu0.data          460                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu1.data           98                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu2.data           86                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu3.data           87                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu4.data          151                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu5.data          199                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1081                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu0.inst               1232                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data               1577                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                 66                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data                759                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst                 56                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data                732                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.inst                 63                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.data                798                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.inst                357                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.data                747                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.inst                601                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.data                698                       # number of demand (read+write) misses
system.l2.demand_misses::total                   7686                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst              1232                       # number of overall misses
system.l2.overall_misses::cpu0.data              1577                       # number of overall misses
system.l2.overall_misses::cpu1.inst                66                       # number of overall misses
system.l2.overall_misses::cpu1.data               759                       # number of overall misses
system.l2.overall_misses::cpu2.inst                56                       # number of overall misses
system.l2.overall_misses::cpu2.data               732                       # number of overall misses
system.l2.overall_misses::cpu3.inst                63                       # number of overall misses
system.l2.overall_misses::cpu3.data               798                       # number of overall misses
system.l2.overall_misses::cpu4.inst               357                       # number of overall misses
system.l2.overall_misses::cpu4.data               747                       # number of overall misses
system.l2.overall_misses::cpu5.inst               601                       # number of overall misses
system.l2.overall_misses::cpu5.data               698                       # number of overall misses
system.l2.overall_misses::total                  7686                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu0.data        31500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu1.data        28500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        60000                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu0.data     68539000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu1.data     40628500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu2.data     39711000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu3.data     43528500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu4.data     36619500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu5.data     30679000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     259705500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu0.inst     75292500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu1.inst      3700500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu2.inst      3064499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu3.inst      3592000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu4.inst     21795000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu5.inst     36530500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    143974999                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu0.data     28130500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu1.data      5889000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu2.data      5135500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu3.data      5228500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu4.data      9133000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu5.data     12124000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     65640500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu0.inst     75292500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data     96669500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.inst      3700500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.data     46517500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.inst      3064499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.data     44846500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.inst      3592000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.data     48757000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu4.inst     21795000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu4.data     45752500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu5.inst     36530500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu5.data     42803000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        469320999                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.inst     75292500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data     96669500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.inst      3700500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.data     46517500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.inst      3064499                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.data     44846500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.inst      3592000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.data     48757000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu4.inst     21795000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu4.data     45752500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu5.inst     36530500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu5.data     42803000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       469320999                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        14327                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        14327                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       336857                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       336857                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data           27                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu1.data          480                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu2.data           17                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu3.data          395                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu4.data           16                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu5.data           24                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              959                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu0.data          312                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu1.data          311                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu2.data          122                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu3.data          330                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu4.data          222                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu5.data           48                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1345                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data          7121                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data          1148                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data          1038                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu3.data          1239                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu4.data          1079                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu5.data           852                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             12477                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu0.inst       328062                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu1.inst        98545                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu2.inst        96013                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu3.inst        97725                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu4.inst        95989                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu5.inst        71837                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         788171                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu0.data         2594                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu1.data         1595                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu2.data         1502                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu3.data         1756                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu4.data         1674                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu5.data         1280                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         10401                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst           328062                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data             9715                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst            98545                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data             2743                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst            96013                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data             2540                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.inst            97725                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.data             2995                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.inst            95989                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.data             2753                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.inst            71837                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.data             2132                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               811049                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst          328062                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data            9715                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst           98545                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data            2743                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst           96013                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data            2540                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.inst           97725                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.data            2995                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.inst           95989                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.data            2753                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.inst           71837                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.data            2132                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              811049                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu0.data     0.037037                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu1.data     0.002083                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu3.data     0.005063                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.004171                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu0.data     0.041667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.009665                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.156860                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data     0.575784                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data     0.622351                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu3.data     0.573850                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu4.data     0.552363                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu5.data     0.585681                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.339024                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu0.inst     0.003755                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu1.inst     0.000670                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu2.inst     0.000583                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu3.inst     0.000645                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu4.inst     0.003719                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu5.inst     0.008366                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003013                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu0.data     0.177332                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu1.data     0.061442                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu2.data     0.057257                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu3.data     0.049544                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu4.data     0.090203                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu5.data     0.155469                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.103932                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu0.inst        0.003755                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.162326                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.000670                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.276704                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst        0.000583                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data        0.288189                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.inst        0.000645                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.data        0.266444                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.inst        0.003719                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.data        0.271340                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.inst        0.008366                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.data        0.327392                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.009477                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst       0.003755                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.162326                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.000670                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.276704                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.000583                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.288189                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.inst       0.000645                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.data       0.266444                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.inst       0.003719                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.data       0.271340                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.inst       0.008366                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.data       0.327392                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.009477                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu0.data        31500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu1.data        28500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total        15000                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu0.data 61359.892569                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu1.data 61465.204236                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu2.data 61472.136223                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu3.data 61221.518987                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu4.data 61442.114094                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu5.data 61480.961924                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 61396.099291                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu0.inst 61114.042208                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu1.inst 56068.181818                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu2.inst 54723.196429                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu3.inst 57015.873016                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu4.inst 61050.420168                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu5.inst 60782.861897                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 60621.052211                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu0.data 61153.260870                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu1.data 60091.836735                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu2.data 59715.116279                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu3.data 60097.701149                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu4.data 60483.443709                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu5.data 60924.623116                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 60722.016651                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu0.inst 61114.042208                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data 61299.619531                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.inst 56068.181818                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.data 61287.878788                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.inst 54723.196429                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.data 61265.710383                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.inst 57015.873016                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.data 61098.997494                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu4.inst 61050.420168                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu4.data 61248.326640                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu5.inst 60782.861897                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu5.data 61322.349570                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 61061.800546                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst 61114.042208                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data 61299.619531                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.inst 56068.181818                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.data 61287.878788                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.inst 54723.196429                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.data 61265.710383                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.inst 57015.873016                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.data 61098.997494                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu4.inst 61050.420168                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu4.data 61248.326640                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu5.inst 60782.861897                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu5.data 61322.349570                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 61061.800546                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets              121                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       2                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets    60.500000                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                 1799                       # number of writebacks
system.l2.writebacks::total                      1799                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::cpu0.inst           28                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu1.inst           34                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu2.inst           34                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu3.inst           30                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu4.inst           19                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu5.inst           19                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           164                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu0.data           20                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu1.data           13                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu2.data           11                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu3.data           11                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu4.data           13                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu5.data            9                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           77                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu0.inst              28                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu0.data              20                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.inst              34                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.data              13                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.inst              34                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.data              11                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.inst              30                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.data              11                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu4.inst              19                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu4.data              13                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu5.inst              19                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu5.data               9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 241                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu0.inst             28                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu0.data             20                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.inst             34                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.data             13                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.inst             34                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.data             11                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.inst             30                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.data             11                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu4.inst             19                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu4.data             13                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu5.inst             19                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu5.data              9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                241                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::writebacks           18                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            18                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu0.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu1.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu3.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             4                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu0.data           13                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           13                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu0.data         1117                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu1.data          661                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu2.data          646                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu3.data          711                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu4.data          596                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu5.data          499                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           4230                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu0.inst         1204                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu1.inst           32                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu2.inst           22                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu3.inst           33                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu4.inst          338                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu5.inst          582                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2211                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu0.data          440                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu1.data           85                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu2.data           75                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu3.data           76                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu4.data          138                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu5.data          190                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1004                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu0.inst          1204                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data          1557                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.inst            32                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.data           746                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.inst            22                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.data           721                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.inst            33                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.data           787                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu4.inst           338                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu4.data           734                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu5.inst           582                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu5.data           689                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              7445                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu0.inst         1204                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data         1557                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.inst           32                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.data          746                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.inst           22                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.data          721                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.inst           33                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.data          787                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu4.inst          338                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu4.data          734                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu5.inst          582                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu5.data          689                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             7445                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu0.data        21500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu1.data        18500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu3.data        41000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        81000                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu0.data       277500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       277500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu0.data     57369000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu1.data     34018500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu2.data     33251000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu3.data     36418500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu4.data     30659500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu5.data     25689000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    217405500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu0.inst     61777500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu1.inst      1641500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu2.inst      1129000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu3.inst      1693500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu4.inst     17331500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu5.inst     29750000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    113323000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu0.data     22664500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu1.data      4350500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu2.data      3838000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu3.data      3888000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu4.data      7096000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu5.data      9752000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     51589000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst     61777500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data     80033500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.inst      1641500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.data     38369000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.inst      1129000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.data     37089000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.inst      1693500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.data     40306500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu4.inst     17331500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu4.data     37755500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu5.inst     29750000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu5.data     35441000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    382317500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst     61777500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data     80033500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.inst      1641500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.data     38369000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.inst      1129000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.data     37089000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.inst      1693500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.data     40306500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu4.inst     17331500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu4.data     37755500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu5.inst     29750000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu5.data     35441000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    382317500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu0.data     0.037037                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu1.data     0.002083                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu3.data     0.005063                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.004171                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu0.data     0.041667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.009665                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu0.data     0.156860                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu1.data     0.575784                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu2.data     0.622351                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu3.data     0.573850                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu4.data     0.552363                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu5.data     0.585681                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.339024                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu0.inst     0.003670                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu1.inst     0.000325                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu2.inst     0.000229                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu3.inst     0.000338                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu4.inst     0.003521                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu5.inst     0.008102                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002805                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu0.data     0.169622                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu1.data     0.053292                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu2.data     0.049933                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu3.data     0.043280                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu4.data     0.082437                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu5.data     0.148438                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.096529                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.003670                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.160268                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.inst     0.000325                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.data     0.271965                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.inst     0.000229                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.data     0.283858                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.inst     0.000338                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.data     0.262771                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu4.inst     0.003521                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu4.data     0.266618                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu5.inst     0.008102                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu5.data     0.323171                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.009179                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.003670                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.160268                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.inst     0.000325                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.data     0.271965                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.inst     0.000229                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.data     0.283858                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.inst     0.000338                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.data     0.262771                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu4.inst     0.003521                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu4.data     0.266618                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu5.inst     0.008102                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu5.data     0.323171                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.009179                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu0.data        21500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu1.data        18500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu3.data        20500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        20250                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 21346.153846                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 21346.153846                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data 51359.892569                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu1.data 51465.204236                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu2.data 51472.136223                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu3.data 51221.518987                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu4.data 51442.114094                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu5.data 51480.961924                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 51396.099291                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu0.inst 51310.215947                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 51296.875000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu2.inst 51318.181818                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu3.inst 51318.181818                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu4.inst 51276.627219                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu5.inst 51116.838488                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 51254.183627                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 51510.227273                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 51182.352941                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu2.data 51173.333333                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu3.data 51157.894737                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu4.data 51420.289855                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu5.data 51326.315789                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 51383.466135                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst 51310.215947                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 51402.376365                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.inst 51296.875000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.data 51432.975871                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.inst 51318.181818                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.data 51441.054092                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.inst 51318.181818                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.data 51215.374841                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu4.inst 51276.627219                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu4.data 51438.010899                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu5.inst 51116.838488                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu5.data 51438.316401                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 51352.249832                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst 51310.215947                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 51402.376365                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.inst 51296.875000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.data 51432.975871                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.inst 51318.181818                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.data 51441.054092                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.inst 51318.181818                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.data 51215.374841                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu4.inst 51276.627219                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu4.data 51438.010899                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu5.inst 51116.838488                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu5.data 51438.316401                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 51352.249832                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests         22854                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        14815                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 110881698000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3215                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1799                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1330                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             5057                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           6416                       # Transaction distribution
system.membus.trans_dist::ReadExReq              4282                       # Transaction distribution
system.membus.trans_dist::ReadExResp             4227                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3215                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.physmem.port        29541                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  29541                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.physmem.port       591424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  591424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            11508                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             19641                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   19641    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               19641                       # Request fanout histogram
system.membus.reqLayer0.occupancy            22470596                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           37210000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      1658992                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       514921                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests       789552                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            937                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          812                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          125                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 110881698000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            815977                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            4                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        16126                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       786633                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            9737                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            6009                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          7748                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          13757                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           94                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           94                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            20699                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           20699                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        788182                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        27799                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       983930                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        31785                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       295382                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        22858                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       287783                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side        10493                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       292925                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        23487                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side       287711                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side        11013                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side       215255                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side         9722                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2472344                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     41975552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      1105152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     12597376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       261824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side     12273280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side       243008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side     12492288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side       298752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side     12270208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side       270464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side      9178752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side       201920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              103168576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           41214                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1761536                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           854568                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.448714                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           1.710391                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 357668     41.85%     41.85% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 175491     20.54%     62.39% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 105026     12.29%     74.68% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 107285     12.55%     87.23% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  46866      5.48%     92.72% # Request fanout histogram
system.tol2bus.snoop_fanout::5                  49535      5.80%     98.51% # Request fanout histogram
system.tol2bus.snoop_fanout::6                   3607      0.42%     98.94% # Request fanout histogram
system.tol2bus.snoop_fanout::7                   3883      0.45%     99.39% # Request fanout histogram
system.tol2bus.snoop_fanout::8                   2318      0.27%     99.66% # Request fanout histogram
system.tol2bus.snoop_fanout::9                   1457      0.17%     99.83% # Request fanout histogram
system.tol2bus.snoop_fanout::10                   744      0.09%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::11                   688      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             11                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             854568                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1630488934                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         492276578                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          17230388                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         147998570                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy          20132373                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy         144173625                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy           7033900                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy        146774082                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy         20497869                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy        144159142                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy          7334422                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy        107912177                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy          7778951                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
