#!/usr/bin/env python
#
# Copyright (c) 2012-2014 Poul-Henning Kamp <phk@phk.freebsd.dk>
# All rights reserved.
#
# Redistribution and use in source and binary forms, with or without
# modification, are permitted provided that the following conditions
# are met:
# 1. Redistributions of source code must retain the above copyright
#    notice, this list of conditions and the following disclaimer.
# 2. Redistributions in binary form must reproduce the above copyright
#    notice, this list of conditions and the following disclaimer in the
#    documentation and/or other materials provided with the distribution.
#
# THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
# ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
# IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
# ARE DISCLAIMED.  IN NO EVENT SHALL AUTHOR OR CONTRIBUTORS BE LIABLE
# FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
# DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
# OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
# HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
# LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
# OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
# SUCH DAMAGE.
#
# Ideas:  "DEFAULT_VECTOR" to target having most vectors pointed at it

"""
Disassembler for M68010 familiy CPUs.

Presently supported variants:
	68010
"""

from pyreveng import assy
from pyreveng.cpu.m68010 import *

m68020_instructions = """
#		src,dst		ea	|_ _ _ _|_ _ _v_|_ _v_ _|_v_ _ _|_ _ _ _|_ _ _ _|_ _ _ _|_ _ _ _|

# 141/4.37
BFEXTS		L,ea,Dn,XXX	f75	|1 1 1 0 1 0 1 1 1 1| ea        |0| Dn  |o| off     |w| wid     |

# 144/4.40
BFEXTU		L,ea,Dn,XXX	f75	|1 1 1 0 1 0 0 1 1 1| ea        |0| Dn  |o| off     |w| wid     |

# 150/4.46
BFINS 		L,Dn,ea,XXX	375	|1 1 1 0 1 1 1 1 1 1| ea        |0| Dn  |o| off     |w| wid     |


# 196/4.92
DIVS		L,ea,Dx,Dy	1f7d    |0 1 0 0 1 1 0 0 0 1| ea        |0| Dy  |1|0|0 0 0 0 0 0 0| Dx  |
DIVSL		L,ea,Dx,Dy	1f7d    |0 1 0 0 1 1 0 0 0 1| ea        |0| Dy  |1|1|0 0 0 0 0 0 0| Dx  |

# 200/4.96
DIVU		L,ea,Dx,Dy	1f7d    |0 1 0 0 1 1 0 0 0 1| ea        |0| Dy  |0|0|0 0 0 0 0 0 0| Dx  |
DIVUL		L,ea,Dx,Dy	1f7d    |0 1 0 0 1 1 0 0 0 1| ea        |0| Dy  |0|1|0 0 0 0 0 0 0| Dx  |

# 210/4.106
EXTB		L,Dn		0000	|0 1 0 0|1 0 0|1 1 1|0 0 0| Dn  | {
	DN = exts i8 DN to i32
	STDF4 DN
}

# 239/4.135
MULS		L,ea,Dy		1f7d    |0 1 0 0 1 1 0 0 0 0| ea        |0| Dy  |1|0|0 0 0 0 0 0 0| Dx  |
mULS		L,ea,Dx,Dy	1f7d    |0 1 0 0 1 1 0 0 0 0| ea        |0| Dy  |1|1|0 0 0 0 0 0 0| Dx  |

# 242/4.138
mULU		L,ea,Dy		1f7d    |0 1 0 0 1 1 0 0 0 0| ea        |0| Dy  |0|0|0 0 0 0 0 0 0| Dx  |
mULU		L,ea,Dx,Dy	1f7d	|0 1 0 0 1 1 0 0 0 0| ea        |0| Dy  |0|1|0 0 0 0 0 0 0| Dx  |

# 260/4.156
PACK		XXX		-	|1 0 0 0| Dy  |1 0 1 0 0|R| reg | adj				|

# 300/4.196
UNPK		XXX		-	|1 0 0 0| Dy  |1 1 0 0 0|R| reg | adj				|

"""

#######################################################################

class m68020_ins(m68010_ins):
	def __init__(self, pj, lim, lang):
		super().__init__(pj, lim, lang)


class m68020(m68010):
	def __init__(self, lang="m68020"):
		super().__init__(lang)
		self.it.load_string(m68020_instructions)
		self.myleaf = m68020_ins
		self.ea_fullext = True
		self.ea_scale = True

if __name__ == '__main__':
	m = m68020()
	m.it.dump()
