

================================================================
== Vitis HLS Report for 'gramSchmidt'
================================================================
* Date:           Sun Jun 23 03:32:26 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        gramSchmidt
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.906 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+------+--------+---------+
    |  Latency (cycles) |  Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max   |  min |   max  |   Type  |
    +---------+---------+-----------+----------+------+--------+---------+
    |     8001|   191233|  40.005 us|  0.956 ms|  8002|  191234|       no|
    +---------+---------+-----------+----------+------+--------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+-----------+-----+------+---------+
        |                                                 |                                      |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
        |                     Instance                    |                Module                |   min   |   max   |    min    |    max    | min |  max |   Type  |
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+-----------+-----+------+---------+
        |grp_gramSchmidt_Pipeline_VITIS_LOOP_36_2_fu_102  |gramSchmidt_Pipeline_VITIS_LOOP_36_2  |      168|      168|   0.840 us|   0.840 us|  168|   168|       no|
        |grp_gramSchmidt_Pipeline_VITIS_LOOP_40_3_fu_110  |gramSchmidt_Pipeline_VITIS_LOOP_40_3  |       45|       45|   0.225 us|   0.225 us|   45|    45|       no|
        |grp_gramSchmidt_Pipeline_VITIS_LOOP_42_4_fu_120  |gramSchmidt_Pipeline_VITIS_LOOP_42_4  |        2|     5728|  10.000 ns|  28.640 us|    2|  5728|       no|
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+-----------+-----+------+---------+

        * Loop: 
        +-------------------+---------+---------+------------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) |  Iteration |  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |   Latency  |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+------------+-----------+-----------+------+----------+
        |- VITIS_LOOP_34_1  |     8000|   191232|  250 ~ 5976|          -|          -|    32|        no|
        +-------------------+---------+---------+------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 36
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%indvars_iv24 = alloca i32 1"   --->   Operation 37 'alloca' 'indvars_iv24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%kk = alloca i32 1" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:33]   --->   Operation 38 'alloca' 'kk' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%k = alloca i32 1" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:34]   --->   Operation 39 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%nrm_loc = alloca i64 1"   --->   Operation 40 'alloca' 'nrm_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%spectopmodule_ln30 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:30]   --->   Operation 41 'spectopmodule' 'spectopmodule_ln30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %a, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %a"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %r"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %q, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %q"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.46ns)   --->   "%store_ln34 = store i6 0, i6 %k" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:34]   --->   Operation 48 'store' 'store_ln34' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 49 [1/1] (0.46ns)   --->   "%store_ln33 = store i11 0, i11 %kk" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:33]   --->   Operation 49 'store' 'store_ln33' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 50 [1/1] (0.46ns)   --->   "%store_ln0 = store i6 1, i6 %indvars_iv24"   --->   Operation 50 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln34 = br void %VITIS_LOOP_36_2" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:34]   --->   Operation 51 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.26>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%k_1 = load i6 %k" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:42]   --->   Operation 52 'load' 'k_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i6 %k_1" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:42]   --->   Operation 53 'trunc' 'trunc_ln42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.84ns)   --->   "%icmp_ln42 = icmp_eq  i6 %k_1, i6 32" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:42]   --->   Operation 54 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.84ns)   --->   "%add_ln42 = add i6 %k_1, i6 1" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:42]   --->   Operation 55 'add' 'add_ln42' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %icmp_ln42, void %VITIS_LOOP_36_2.split, void %for.end89" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:34]   --->   Operation 56 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [2/2] (1.42ns)   --->   "%call_ln42 = call void @gramSchmidt_Pipeline_VITIS_LOOP_36_2, i5 %trunc_ln42, i32 %a, i32 %nrm_loc" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:42]   --->   Operation 57 'call' 'call_ln42' <Predicate = (!icmp_ln42)> <Delay = 1.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 58 [1/1] (0.46ns)   --->   "%store_ln34 = store i6 %add_ln42, i6 %k" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:34]   --->   Operation 58 'store' 'store_ln34' <Predicate = (!icmp_ln42)> <Delay = 0.46>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%ret_ln51 = ret" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:51]   --->   Operation 59 'ret' 'ret_ln51' <Predicate = (icmp_ln42)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 60 [1/2] (0.00ns)   --->   "%call_ln42 = call void @gramSchmidt_Pipeline_VITIS_LOOP_36_2, i5 %trunc_ln42, i32 %a, i32 %nrm_loc" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:42]   --->   Operation 60 'call' 'call_ln42' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 3.57>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%nrm_loc_load = load i32 %nrm_loc"   --->   Operation 61 'load' 'nrm_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [5/5] (3.57ns)   --->   "%sub = fadd i32 %nrm_loc_load, i32 -8" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:38]   --->   Operation 62 'fadd' 'sub' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.57>
ST_5 : Operation 63 [4/5] (3.57ns)   --->   "%sub = fadd i32 %nrm_loc_load, i32 -8" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:38]   --->   Operation 63 'fadd' 'sub' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.57>
ST_6 : Operation 64 [3/5] (3.57ns)   --->   "%sub = fadd i32 %nrm_loc_load, i32 -8" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:38]   --->   Operation 64 'fadd' 'sub' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.57>
ST_7 : Operation 65 [2/5] (3.57ns)   --->   "%sub = fadd i32 %nrm_loc_load, i32 -8" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:38]   --->   Operation 65 'fadd' 'sub' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.57>
ST_8 : Operation 66 [1/5] (3.57ns)   --->   "%sub = fadd i32 %nrm_loc_load, i32 -8" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:38]   --->   Operation 66 'fadd' 'sub' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.78>
ST_9 : Operation 67 [4/4] (2.78ns)   --->   "%mul1 = fmul i32 %sub, i32 %nrm_loc_load" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:38]   --->   Operation 67 'fmul' 'mul1' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.78>
ST_10 : Operation 68 [3/4] (2.78ns)   --->   "%mul1 = fmul i32 %sub, i32 %nrm_loc_load" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:38]   --->   Operation 68 'fmul' 'mul1' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.78>
ST_11 : Operation 69 [2/4] (2.78ns)   --->   "%mul1 = fmul i32 %sub, i32 %nrm_loc_load" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:38]   --->   Operation 69 'fmul' 'mul1' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.78>
ST_12 : Operation 70 [1/4] (2.78ns)   --->   "%mul1 = fmul i32 %sub, i32 %nrm_loc_load" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:38]   --->   Operation 70 'fmul' 'mul1' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.57>
ST_13 : Operation 71 [5/5] (3.57ns)   --->   "%add = fadd i32 %mul1, i32 16" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:38]   --->   Operation 71 'fadd' 'add' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.57>
ST_14 : Operation 72 [4/5] (3.57ns)   --->   "%add = fadd i32 %mul1, i32 16" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:38]   --->   Operation 72 'fadd' 'add' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.57>
ST_15 : Operation 73 [3/5] (3.57ns)   --->   "%add = fadd i32 %mul1, i32 16" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:38]   --->   Operation 73 'fadd' 'add' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.57>
ST_16 : Operation 74 [2/5] (3.57ns)   --->   "%add = fadd i32 %mul1, i32 16" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:38]   --->   Operation 74 'fadd' 'add' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.57>
ST_17 : Operation 75 [1/5] (3.57ns)   --->   "%add = fadd i32 %mul1, i32 16" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:38]   --->   Operation 75 'fadd' 'add' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.78>
ST_18 : Operation 76 [4/4] (2.78ns)   --->   "%mul2 = fmul i32 %add, i32 0.0019" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:38]   --->   Operation 76 'fmul' 'mul2' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.78>
ST_19 : Operation 77 [3/4] (2.78ns)   --->   "%mul2 = fmul i32 %add, i32 0.0019" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:38]   --->   Operation 77 'fmul' 'mul2' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 2.78>
ST_20 : Operation 78 [2/4] (2.78ns)   --->   "%mul2 = fmul i32 %add, i32 0.0019" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:38]   --->   Operation 78 'fmul' 'mul2' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.78>
ST_21 : Operation 79 [1/4] (2.78ns)   --->   "%mul2 = fmul i32 %add, i32 0.0019" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:38]   --->   Operation 79 'fmul' 'mul2' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.78>
ST_22 : Operation 80 [4/4] (2.78ns)   --->   "%mul3 = fmul i32 %mul2, i32 %nrm_loc_load" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:38]   --->   Operation 80 'fmul' 'mul3' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 2.78>
ST_23 : Operation 81 [3/4] (2.78ns)   --->   "%mul3 = fmul i32 %mul2, i32 %nrm_loc_load" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:38]   --->   Operation 81 'fmul' 'mul3' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 2.78>
ST_24 : Operation 82 [2/4] (2.78ns)   --->   "%mul3 = fmul i32 %mul2, i32 %nrm_loc_load" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:38]   --->   Operation 82 'fmul' 'mul3' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 2.78>
ST_25 : Operation 83 [1/4] (2.78ns)   --->   "%mul3 = fmul i32 %mul2, i32 %nrm_loc_load" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:38]   --->   Operation 83 'fmul' 'mul3' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 3.57>
ST_26 : Operation 84 [5/5] (3.57ns)   --->   "%nrm = fadd i32 %mul3, i32 2" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:38]   --->   Operation 84 'fadd' 'nrm' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 3.57>
ST_27 : Operation 85 [4/5] (3.57ns)   --->   "%nrm = fadd i32 %mul3, i32 2" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:38]   --->   Operation 85 'fadd' 'nrm' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 3.57>
ST_28 : Operation 86 [3/5] (3.57ns)   --->   "%nrm = fadd i32 %mul3, i32 2" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:38]   --->   Operation 86 'fadd' 'nrm' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 3.57>
ST_29 : Operation 87 [2/5] (3.57ns)   --->   "%nrm = fadd i32 %mul3, i32 2" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:38]   --->   Operation 87 'fadd' 'nrm' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 3.57>
ST_30 : Operation 88 [1/5] (3.57ns)   --->   "%nrm = fadd i32 %mul3, i32 2" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:38]   --->   Operation 88 'fadd' 'nrm' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 2.23>
ST_31 : Operation 89 [1/1] (0.00ns)   --->   "%kk_load = load i11 %kk" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:42]   --->   Operation 89 'load' 'kk_load' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln42_1 = trunc i11 %kk_load" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:42]   --->   Operation 90 'trunc' 'trunc_ln42_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln42_1 = zext i6 %k_1" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:42]   --->   Operation 91 'zext' 'zext_ln42_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 92 [1/1] (0.93ns)   --->   "%add_ln39 = add i10 %trunc_ln42_1, i10 %zext_ln42_1" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:39]   --->   Operation 92 'add' 'add_ln39' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i10 %add_ln39" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:39]   --->   Operation 93 'zext' 'zext_ln39' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 94 [1/1] (0.00ns)   --->   "%bitcast_ln39 = bitcast i32 %nrm" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:39]   --->   Operation 94 'bitcast' 'bitcast_ln39' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 95 [1/1] (0.00ns)   --->   "%r_addr = getelementptr i32 %r, i64 0, i64 %zext_ln39" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:39]   --->   Operation 95 'getelementptr' 'r_addr' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 96 [1/1] (1.29ns)   --->   "%store_ln39 = store i32 %bitcast_ln39, i10 %r_addr" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:39]   --->   Operation 96 'store' 'store_ln39' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_31 : Operation 97 [2/2] (1.42ns)   --->   "%call_ln42 = call void @gramSchmidt_Pipeline_VITIS_LOOP_40_3, i5 %trunc_ln42, i32 %a, i32 %nrm, i32 %q" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:42]   --->   Operation 97 'call' 'call_ln42' <Predicate = true> <Delay = 1.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 98 [1/1] (0.96ns)   --->   "%add_ln49 = add i11 %kk_load, i11 32" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:49]   --->   Operation 98 'add' 'add_ln49' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 99 [1/1] (0.46ns)   --->   "%store_ln33 = store i11 %add_ln49, i11 %kk" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:33]   --->   Operation 99 'store' 'store_ln33' <Predicate = true> <Delay = 0.46>

State 32 <SV = 31> <Delay = 0.00>
ST_32 : Operation 100 [1/2] (0.00ns)   --->   "%call_ln42 = call void @gramSchmidt_Pipeline_VITIS_LOOP_40_3, i5 %trunc_ln42, i32 %a, i32 %nrm, i32 %q" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:42]   --->   Operation 100 'call' 'call_ln42' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 1.29>
ST_33 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i6 %k_1" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:42]   --->   Operation 101 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 102 [1/1] (0.00ns)   --->   "%q_addr_1 = getelementptr i32 %q, i64 0, i64 %zext_ln42" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:45]   --->   Operation 102 'getelementptr' 'q_addr_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 103 [2/2] (1.29ns)   --->   "%q_load = load i10 %q_addr_1" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:45]   --->   Operation 103 'load' 'q_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 34 <SV = 33> <Delay = 1.29>
ST_34 : Operation 104 [1/2] (1.29ns)   --->   "%q_load = load i10 %q_addr_1" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:45]   --->   Operation 104 'load' 'q_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 35 <SV = 34> <Delay = 2.69>
ST_35 : Operation 105 [1/1] (0.00ns)   --->   "%indvars_iv24_load = load i6 %indvars_iv24" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:34]   --->   Operation 105 'load' 'indvars_iv24_load' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 106 [1/1] (0.00ns)   --->   "%bitcast_ln45 = bitcast i32 %q_load" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:45]   --->   Operation 106 'bitcast' 'bitcast_ln45' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 107 [2/2] (2.69ns)   --->   "%call_ln34 = call void @gramSchmidt_Pipeline_VITIS_LOOP_42_4, i6 %indvars_iv24_load, i10 %trunc_ln42_1, i32 %a, i32 %bitcast_ln45, i5 %trunc_ln42, i32 %q, i5 %trunc_ln42, i5 %trunc_ln42, i5 %trunc_ln42, i32 %r" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:34]   --->   Operation 107 'call' 'call_ln34' <Predicate = true> <Delay = 2.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 108 [1/1] (0.84ns)   --->   "%add_ln34 = add i6 %indvars_iv24_load, i6 1" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:34]   --->   Operation 108 'add' 'add_ln34' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 109 [1/1] (0.46ns)   --->   "%store_ln34 = store i6 %add_ln34, i6 %indvars_iv24" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:34]   --->   Operation 109 'store' 'store_ln34' <Predicate = true> <Delay = 0.46>

State 36 <SV = 35> <Delay = 0.00>
ST_36 : Operation 110 [1/1] (0.00ns)   --->   "%speclooptripcount_ln34 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:34]   --->   Operation 110 'speclooptripcount' 'speclooptripcount_ln34' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 111 [1/1] (0.00ns)   --->   "%specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:34]   --->   Operation 111 'specloopname' 'specloopname_ln34' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 112 [1/2] (0.00ns)   --->   "%call_ln34 = call void @gramSchmidt_Pipeline_VITIS_LOOP_42_4, i6 %indvars_iv24_load, i10 %trunc_ln42_1, i32 %a, i32 %bitcast_ln45, i5 %trunc_ln42, i32 %q, i5 %trunc_ln42, i5 %trunc_ln42, i5 %trunc_ln42, i32 %r" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:34]   --->   Operation 112 'call' 'call_ln34' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln34 = br void %VITIS_LOOP_36_2" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:34]   --->   Operation 113 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ q]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
indvars_iv24           (alloca           ) [ 0111111111111111111111111111111111111]
kk                     (alloca           ) [ 0111111111111111111111111111111111111]
k                      (alloca           ) [ 0111111111111111111111111111111111111]
nrm_loc                (alloca           ) [ 0011111111111111111111111111111111111]
spectopmodule_ln30     (spectopmodule    ) [ 0000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000000000000000000000000000]
store_ln34             (store            ) [ 0000000000000000000000000000000000000]
store_ln33             (store            ) [ 0000000000000000000000000000000000000]
store_ln0              (store            ) [ 0000000000000000000000000000000000000]
br_ln34                (br               ) [ 0000000000000000000000000000000000000]
k_1                    (load             ) [ 0001111111111111111111111111111111000]
trunc_ln42             (trunc            ) [ 0001111111111111111111111111111111111]
icmp_ln42              (icmp             ) [ 0011111111111111111111111111111111111]
add_ln42               (add              ) [ 0000000000000000000000000000000000000]
br_ln34                (br               ) [ 0000000000000000000000000000000000000]
store_ln34             (store            ) [ 0000000000000000000000000000000000000]
ret_ln51               (ret              ) [ 0000000000000000000000000000000000000]
call_ln42              (call             ) [ 0000000000000000000000000000000000000]
nrm_loc_load           (load             ) [ 0000011111111111111111111100000000000]
sub                    (fadd             ) [ 0000000001111000000000000000000000000]
mul1                   (fmul             ) [ 0000000000000111110000000000000000000]
add                    (fadd             ) [ 0000000000000000001111000000000000000]
mul2                   (fmul             ) [ 0000000000000000000000111100000000000]
mul3                   (fmul             ) [ 0000000000000000000000000011111000000]
nrm                    (fadd             ) [ 0000000000000000000000000000000110000]
kk_load                (load             ) [ 0000000000000000000000000000000000000]
trunc_ln42_1           (trunc            ) [ 0000000000000000000000000000000011111]
zext_ln42_1            (zext             ) [ 0000000000000000000000000000000000000]
add_ln39               (add              ) [ 0000000000000000000000000000000000000]
zext_ln39              (zext             ) [ 0000000000000000000000000000000000000]
bitcast_ln39           (bitcast          ) [ 0000000000000000000000000000000000000]
r_addr                 (getelementptr    ) [ 0000000000000000000000000000000000000]
store_ln39             (store            ) [ 0000000000000000000000000000000000000]
add_ln49               (add              ) [ 0000000000000000000000000000000000000]
store_ln33             (store            ) [ 0000000000000000000000000000000000000]
call_ln42              (call             ) [ 0000000000000000000000000000000000000]
zext_ln42              (zext             ) [ 0000000000000000000000000000000000000]
q_addr_1               (getelementptr    ) [ 0000000000000000000000000000000000100]
q_load                 (load             ) [ 0000000000000000000000000000000000010]
indvars_iv24_load      (load             ) [ 0000000000000000000000000000000000001]
bitcast_ln45           (bitcast          ) [ 0000000000000000000000000000000000001]
add_ln34               (add              ) [ 0000000000000000000000000000000000000]
store_ln34             (store            ) [ 0000000000000000000000000000000000000]
speclooptripcount_ln34 (speclooptripcount) [ 0000000000000000000000000000000000000]
specloopname_ln34      (specloopname     ) [ 0000000000000000000000000000000000000]
call_ln34              (call             ) [ 0000000000000000000000000000000000000]
br_ln34                (br               ) [ 0000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="q">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gramSchmidt_Pipeline_VITIS_LOOP_36_2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gramSchmidt_Pipeline_VITIS_LOOP_40_3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gramSchmidt_Pipeline_VITIS_LOOP_42_4"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="indvars_iv24_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvars_iv24/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="kk_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kk/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="k_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="nrm_loc_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="nrm_loc/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="r_addr_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="10" slack="0"/>
<pin id="80" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_addr/31 "/>
</bind>
</comp>

<comp id="83" class="1004" name="store_ln39_access_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="10" slack="0"/>
<pin id="85" dir="0" index="1" bw="32" slack="0"/>
<pin id="86" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/31 "/>
</bind>
</comp>

<comp id="89" class="1004" name="q_addr_1_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="32" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="6" slack="0"/>
<pin id="93" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="q_addr_1/33 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_access_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="10" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="99" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="q_load/33 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_gramSchmidt_Pipeline_VITIS_LOOP_36_2_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="0" slack="0"/>
<pin id="104" dir="0" index="1" bw="5" slack="0"/>
<pin id="105" dir="0" index="2" bw="32" slack="0"/>
<pin id="106" dir="0" index="3" bw="32" slack="1"/>
<pin id="107" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln42/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_gramSchmidt_Pipeline_VITIS_LOOP_40_3_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="0" slack="0"/>
<pin id="112" dir="0" index="1" bw="5" slack="29"/>
<pin id="113" dir="0" index="2" bw="32" slack="0"/>
<pin id="114" dir="0" index="3" bw="32" slack="1"/>
<pin id="115" dir="0" index="4" bw="32" slack="0"/>
<pin id="116" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln42/31 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_gramSchmidt_Pipeline_VITIS_LOOP_42_4_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="0" slack="0"/>
<pin id="122" dir="0" index="1" bw="6" slack="0"/>
<pin id="123" dir="0" index="2" bw="10" slack="4"/>
<pin id="124" dir="0" index="3" bw="32" slack="0"/>
<pin id="125" dir="0" index="4" bw="32" slack="0"/>
<pin id="126" dir="0" index="5" bw="5" slack="33"/>
<pin id="127" dir="0" index="6" bw="32" slack="0"/>
<pin id="128" dir="0" index="7" bw="5" slack="33"/>
<pin id="129" dir="0" index="8" bw="5" slack="33"/>
<pin id="130" dir="0" index="9" bw="5" slack="33"/>
<pin id="131" dir="0" index="10" bw="32" slack="0"/>
<pin id="132" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln34/35 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="0"/>
<pin id="139" dir="0" index="1" bw="32" slack="0"/>
<pin id="140" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sub/4 add/13 nrm/26 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="1"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul1/9 mul2/18 mul3/22 "/>
</bind>
</comp>

<comp id="149" class="1005" name="reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="1"/>
<pin id="151" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub add nrm "/>
</bind>
</comp>

<comp id="155" class="1005" name="reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="1"/>
<pin id="157" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul1 mul2 mul3 "/>
</bind>
</comp>

<comp id="161" class="1004" name="store_ln34_store_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="0"/>
<pin id="163" dir="0" index="1" bw="6" slack="0"/>
<pin id="164" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="store_ln33_store_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="11" slack="0"/>
<pin id="169" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="store_ln0_store_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="0"/>
<pin id="173" dir="0" index="1" bw="6" slack="0"/>
<pin id="174" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="k_1_load_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="6" slack="1"/>
<pin id="178" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_1/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="trunc_ln42_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="6" slack="0"/>
<pin id="181" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="icmp_ln42_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="6" slack="0"/>
<pin id="186" dir="0" index="1" bw="6" slack="0"/>
<pin id="187" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln42/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="add_ln42_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="6" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="store_ln34_store_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="6" slack="0"/>
<pin id="198" dir="0" index="1" bw="6" slack="1"/>
<pin id="199" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="nrm_loc_load_load_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="3"/>
<pin id="203" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="nrm_loc_load/4 "/>
</bind>
</comp>

<comp id="205" class="1004" name="kk_load_load_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="11" slack="30"/>
<pin id="207" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kk_load/31 "/>
</bind>
</comp>

<comp id="208" class="1004" name="trunc_ln42_1_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="11" slack="0"/>
<pin id="210" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42_1/31 "/>
</bind>
</comp>

<comp id="212" class="1004" name="zext_ln42_1_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="6" slack="29"/>
<pin id="214" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_1/31 "/>
</bind>
</comp>

<comp id="215" class="1004" name="add_ln39_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="10" slack="0"/>
<pin id="217" dir="0" index="1" bw="6" slack="0"/>
<pin id="218" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39/31 "/>
</bind>
</comp>

<comp id="221" class="1004" name="zext_ln39_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="10" slack="0"/>
<pin id="223" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39/31 "/>
</bind>
</comp>

<comp id="226" class="1004" name="bitcast_ln39_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="1"/>
<pin id="228" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln39/31 "/>
</bind>
</comp>

<comp id="231" class="1004" name="add_ln49_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="11" slack="0"/>
<pin id="233" dir="0" index="1" bw="7" slack="0"/>
<pin id="234" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49/31 "/>
</bind>
</comp>

<comp id="237" class="1004" name="store_ln33_store_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="11" slack="0"/>
<pin id="239" dir="0" index="1" bw="11" slack="30"/>
<pin id="240" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/31 "/>
</bind>
</comp>

<comp id="242" class="1004" name="zext_ln42_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="6" slack="31"/>
<pin id="244" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42/33 "/>
</bind>
</comp>

<comp id="246" class="1004" name="indvars_iv24_load_load_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="6" slack="34"/>
<pin id="248" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvars_iv24_load/35 "/>
</bind>
</comp>

<comp id="250" class="1004" name="bitcast_ln45_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="1"/>
<pin id="252" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln45/35 "/>
</bind>
</comp>

<comp id="254" class="1004" name="add_ln34_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="6" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34/35 "/>
</bind>
</comp>

<comp id="260" class="1004" name="store_ln34_store_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="6" slack="0"/>
<pin id="262" dir="0" index="1" bw="6" slack="34"/>
<pin id="263" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/35 "/>
</bind>
</comp>

<comp id="265" class="1005" name="indvars_iv24_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="6" slack="0"/>
<pin id="267" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="indvars_iv24 "/>
</bind>
</comp>

<comp id="272" class="1005" name="kk_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="11" slack="0"/>
<pin id="274" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="kk "/>
</bind>
</comp>

<comp id="279" class="1005" name="k_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="6" slack="0"/>
<pin id="281" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="286" class="1005" name="nrm_loc_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="1"/>
<pin id="288" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="nrm_loc "/>
</bind>
</comp>

<comp id="292" class="1005" name="k_1_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="6" slack="29"/>
<pin id="294" dir="1" index="1" bw="6" slack="29"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="298" class="1005" name="trunc_ln42_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="5" slack="1"/>
<pin id="300" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln42 "/>
</bind>
</comp>

<comp id="314" class="1005" name="trunc_ln42_1_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="10" slack="4"/>
<pin id="316" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln42_1 "/>
</bind>
</comp>

<comp id="319" class="1005" name="q_addr_1_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="10" slack="1"/>
<pin id="321" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="q_addr_1 "/>
</bind>
</comp>

<comp id="324" class="1005" name="q_load_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="1"/>
<pin id="326" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="q_load "/>
</bind>
</comp>

<comp id="329" class="1005" name="indvars_iv24_load_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="6" slack="1"/>
<pin id="331" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv24_load "/>
</bind>
</comp>

<comp id="334" class="1005" name="bitcast_ln45_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="1"/>
<pin id="336" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln45 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="6" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="6" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="6" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="8" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="81"><net_src comp="2" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="44" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="76" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="94"><net_src comp="4" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="44" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="101"><net_src comp="89" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="108"><net_src comp="34" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="0" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="117"><net_src comp="46" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="118"><net_src comp="0" pin="0"/><net_sink comp="110" pin=2"/></net>

<net id="119"><net_src comp="4" pin="0"/><net_sink comp="110" pin=4"/></net>

<net id="133"><net_src comp="50" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="134"><net_src comp="0" pin="0"/><net_sink comp="120" pin=3"/></net>

<net id="135"><net_src comp="4" pin="0"/><net_sink comp="120" pin=6"/></net>

<net id="136"><net_src comp="2" pin="0"/><net_sink comp="120" pin=10"/></net>

<net id="141"><net_src comp="36" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="142"><net_src comp="38" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="143"><net_src comp="42" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="148"><net_src comp="40" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="152"><net_src comp="137" pin="2"/><net_sink comp="149" pin=0"/></net>

<net id="153"><net_src comp="149" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="154"><net_src comp="149" pin="1"/><net_sink comp="110" pin=3"/></net>

<net id="158"><net_src comp="144" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="159"><net_src comp="155" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="160"><net_src comp="155" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="165"><net_src comp="26" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="170"><net_src comp="28" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="175"><net_src comp="30" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="182"><net_src comp="176" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="188"><net_src comp="176" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="32" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="176" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="30" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="190" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="204"><net_src comp="201" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="211"><net_src comp="205" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="219"><net_src comp="208" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="212" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="224"><net_src comp="215" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="229"><net_src comp="149" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="83" pin=1"/></net>

<net id="235"><net_src comp="205" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="48" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="241"><net_src comp="231" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="245"><net_src comp="242" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="249"><net_src comp="246" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="253"><net_src comp="250" pin="1"/><net_sink comp="120" pin=4"/></net>

<net id="258"><net_src comp="246" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="30" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="254" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="268"><net_src comp="60" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="270"><net_src comp="265" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="271"><net_src comp="265" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="275"><net_src comp="64" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="277"><net_src comp="272" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="278"><net_src comp="272" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="282"><net_src comp="68" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="284"><net_src comp="279" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="285"><net_src comp="279" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="289"><net_src comp="72" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="102" pin=3"/></net>

<net id="291"><net_src comp="286" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="295"><net_src comp="176" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="297"><net_src comp="292" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="301"><net_src comp="179" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="303"><net_src comp="298" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="304"><net_src comp="298" pin="1"/><net_sink comp="120" pin=5"/></net>

<net id="305"><net_src comp="298" pin="1"/><net_sink comp="120" pin=7"/></net>

<net id="306"><net_src comp="298" pin="1"/><net_sink comp="120" pin=8"/></net>

<net id="307"><net_src comp="298" pin="1"/><net_sink comp="120" pin=9"/></net>

<net id="317"><net_src comp="208" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="322"><net_src comp="89" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="327"><net_src comp="96" pin="3"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="332"><net_src comp="246" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="337"><net_src comp="250" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="120" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: a | {35 36 }
	Port: r | {31 35 36 }
	Port: q | {31 32 }
 - Input state : 
	Port: gramSchmidt : a | {2 3 31 32 35 36 }
	Port: gramSchmidt : q | {33 34 35 36 }
  - Chain level:
	State 1
		store_ln34 : 1
		store_ln33 : 1
		store_ln0 : 1
	State 2
		trunc_ln42 : 1
		icmp_ln42 : 1
		add_ln42 : 1
		br_ln34 : 2
		call_ln42 : 2
		store_ln34 : 2
	State 3
	State 4
		sub : 1
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
		trunc_ln42_1 : 1
		add_ln39 : 2
		zext_ln39 : 3
		r_addr : 4
		store_ln39 : 5
		add_ln49 : 1
		store_ln33 : 2
	State 32
	State 33
		q_addr_1 : 1
		q_load : 2
	State 34
	State 35
		call_ln34 : 1
		add_ln34 : 1
		store_ln34 : 2
	State 36


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------|---------|---------|---------|---------|
| Operation|                 Functional Unit                 |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|          | grp_gramSchmidt_Pipeline_VITIS_LOOP_36_2_fu_102 |    5    |   1.84  |   562   |   356   |
|   call   | grp_gramSchmidt_Pipeline_VITIS_LOOP_40_3_fu_110 |    0    |   0.92  |   214   |    41   |
|          | grp_gramSchmidt_Pipeline_VITIS_LOOP_42_4_fu_120 |   160   | 10.2534 |  17409  |  11610  |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|   fadd   |                    grp_fu_137                   |    2    |    0    |   205   |   219   |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|   fmul   |                    grp_fu_144                   |    3    |    0    |   143   |    78   |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|          |                 add_ln42_fu_190                 |    0    |    0    |    0    |    13   |
|    add   |                 add_ln39_fu_215                 |    0    |    0    |    0    |    17   |
|          |                 add_ln49_fu_231                 |    0    |    0    |    0    |    18   |
|          |                 add_ln34_fu_254                 |    0    |    0    |    0    |    13   |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                 icmp_ln42_fu_184                |    0    |    0    |    0    |    13   |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|   trunc  |                trunc_ln42_fu_179                |    0    |    0    |    0    |    0    |
|          |               trunc_ln42_1_fu_208               |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|          |                zext_ln42_1_fu_212               |    0    |    0    |    0    |    0    |
|   zext   |                 zext_ln39_fu_221                |    0    |    0    |    0    |    0    |
|          |                 zext_ln42_fu_242                |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                 |   170   | 13.0134 |  18533  |  12378  |
|----------|-------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|   bitcast_ln45_reg_334  |   32   |
|indvars_iv24_load_reg_329|    6   |
|   indvars_iv24_reg_265  |    6   |
|       k_1_reg_292       |    6   |
|        k_reg_279        |    6   |
|        kk_reg_272       |   11   |
|     nrm_loc_reg_286     |   32   |
|     q_addr_1_reg_319    |   10   |
|      q_load_reg_324     |   32   |
|         reg_149         |   32   |
|         reg_155         |   32   |
|   trunc_ln42_1_reg_314  |   10   |
|    trunc_ln42_reg_298   |    5   |
+-------------------------+--------+
|          Total          |   220  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------------------------|------|------|------|--------||---------||---------|
|                       Comp                      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------------------------|------|------|------|--------||---------||---------|
|                 grp_access_fu_96                |  p0  |   2  |  10  |   20   ||    9    |
| grp_gramSchmidt_Pipeline_VITIS_LOOP_36_2_fu_102 |  p1  |   2  |   5  |   10   ||    9    |
| grp_gramSchmidt_Pipeline_VITIS_LOOP_42_4_fu_120 |  p1  |   2  |   6  |   12   ||    9    |
| grp_gramSchmidt_Pipeline_VITIS_LOOP_42_4_fu_120 |  p4  |   2  |  32  |   64   ||    9    |
|                    grp_fu_137                   |  p0  |   2  |  32  |   64   ||    9    |
|                    grp_fu_137                   |  p1  |   3  |  32  |   96   |
|                    grp_fu_144                   |  p0  |   2  |  32  |   64   ||    9    |
|-------------------------------------------------|------|------|------|--------||---------||---------|
|                      Total                      |      |      |      |   330  || 3.26214 ||    54   |
|-------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   170  |   13   |  18533 |  12378 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   54   |
|  Register |    -   |    -   |   220  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   170  |   16   |  18753 |  12432 |
+-----------+--------+--------+--------+--------+
