{"Source Block": ["oh/etx/hdl/etx_io.v@219:230@HdlStmProcess", "   //################################\n   reg [1:0]  txenb_out_sync;\n   wire       txenb_out = txenb_out_sync[0];\n   \n   // sync the enable signal to the phase-shifted output clock\n   always @ (posedge txlclk_out)\n     txenb_out_sync <= {ecfg_tx_enable, txenb_out_sync[1]};\n   \n   ODDR \n     #(\n       .DDR_CLK_EDGE  (\"SAME_EDGE\"), \n\t   .INIT          (1'b0),\n"], "Clone Blocks": [["oh/etx/hdl/etx_io.v@216:226", "\n   //################################\n   //# lclk creation\n   //################################\n   reg [1:0]  txenb_out_sync;\n   wire       txenb_out = txenb_out_sync[0];\n   \n   // sync the enable signal to the phase-shifted output clock\n   always @ (posedge txlclk_out)\n     txenb_out_sync <= {ecfg_tx_enable, txenb_out_sync[1]};\n   \n"], ["oh/etx/hdl/etx_io.v@215:225", "        );\n\n   //################################\n   //# lclk creation\n   //################################\n   reg [1:0]  txenb_out_sync;\n   wire       txenb_out = txenb_out_sync[0];\n   \n   // sync the enable signal to the phase-shifted output clock\n   always @ (posedge txlclk_out)\n     txenb_out_sync <= {ecfg_tx_enable, txenb_out_sync[1]};\n"]], "Diff Content": {"Delete": [[224, "   always @ (posedge txlclk_out)\n"], [225, "     txenb_out_sync <= {ecfg_tx_enable, txenb_out_sync[1]};\n"]], "Add": [[225, "   always @ (posedge tx_lclk_out)\n"], [225, "     txenb_out_sync[1:0] <= {txenb_out_sync[0],ecfg_tx_enable};\n"]]}}