// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out

//Wires are declared as 
//Warnings are given on the output line 

//Internal variables to optimise the code

assign out = a & b;

endmodule
