# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../VivadoProject.srcs/sources_1/new/loadmem_debugging.v" \
"../../../../VivadoProject.srcs/loadTemplate_sim/new/loadTemplate_Tester.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
