Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a7f261385aa243bfbe7f141cebafbd2b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_kuznechik_cipher_apb_wrapper_behav xil_defaultlib.tb_kuznechik_cipher_apb_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Vivado_project/PR_VER/SystemOnChip/SystemOnChip/SystemOnChip.srcs/sim_1/new/tb_kuznechik_cipher_apb_wrapper_2.sv" Line 3. Module tb_kuznechik_cipher_apb_wrapper has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Vivado_project/PR_VER/SystemOnChip/SystemOnChip/SystemOnChip.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.kuznechik_cipher_apb_wrapper_pkg
Compiling module xil_defaultlib.cipher
Compiling module xil_defaultlib.kuznechik_cipher_apb_wrapper
Compiling module xil_defaultlib.tb_kuznechik_cipher_apb_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_kuznechik_cipher_apb_wrapper_behav
