/**********************************************************************/
/*   ____  ____                                                       */
/*  /   /\/   /                                                       */
/* /___/  \  /                                                        */
/* \   \   \/                                                       */
/*  \   \        Copyright (c) 2003-2009 Xilinx, Inc.                */
/*  /   /          All Right Reserved.                                 */
/* /---/   /\                                                         */
/* \   \  /  \                                                      */
/*  \___\/\___\                                                    */
/***********************************************************************/

/* This file is designed for use with ISim build 0x7708f090 */

#define XSI_HIDE_SYMBOL_SPEC true
#include "xsi.h"
#include <memory.h>
#ifdef __GNUC__
#include <stdlib.h>
#else
#include <malloc.h>
#define alloca _alloca
#endif




extern void simprims_ver_m_00000000000648012491_3151998091_0920006388_init()
{
	xsi_register_didat("simprims_ver_m_00000000000648012491_3151998091_0920006388", "isim/tb_uart_isim_par.exe.sim/simprims_ver/m_00000000000648012491_3151998091_0920006388.didat");
}

extern void simprims_ver_m_00000000000648012491_3151998091_1831988567_init()
{
	xsi_register_didat("simprims_ver_m_00000000000648012491_3151998091_1831988567", "isim/tb_uart_isim_par.exe.sim/simprims_ver/m_00000000000648012491_3151998091_1831988567.didat");
}

extern void simprims_ver_m_00000000000648012491_3151998091_3123349377_init()
{
	xsi_register_didat("simprims_ver_m_00000000000648012491_3151998091_3123349377", "isim/tb_uart_isim_par.exe.sim/simprims_ver/m_00000000000648012491_3151998091_3123349377.didat");
}

extern void simprims_ver_m_00000000000648012491_3151998091_1171262448_init()
{
	xsi_register_didat("simprims_ver_m_00000000000648012491_3151998091_1171262448", "isim/tb_uart_isim_par.exe.sim/simprims_ver/m_00000000000648012491_3151998091_1171262448.didat");
}

extern void simprims_ver_m_00000000000648012491_3151998091_0750343820_init()
{
	xsi_register_didat("simprims_ver_m_00000000000648012491_3151998091_0750343820", "isim/tb_uart_isim_par.exe.sim/simprims_ver/m_00000000000648012491_3151998091_0750343820.didat");
}

extern void simprims_ver_m_00000000000648012491_3151998091_3890578729_init()
{
	xsi_register_didat("simprims_ver_m_00000000000648012491_3151998091_3890578729", "isim/tb_uart_isim_par.exe.sim/simprims_ver/m_00000000000648012491_3151998091_3890578729.didat");
}

extern void simprims_ver_m_00000000000648012491_3151998091_1091890831_init()
{
	xsi_register_didat("simprims_ver_m_00000000000648012491_3151998091_1091890831", "isim/tb_uart_isim_par.exe.sim/simprims_ver/m_00000000000648012491_3151998091_1091890831.didat");
}

extern void simprims_ver_m_00000000000648012491_3151998091_4253744465_init()
{
	xsi_register_didat("simprims_ver_m_00000000000648012491_3151998091_4253744465", "isim/tb_uart_isim_par.exe.sim/simprims_ver/m_00000000000648012491_3151998091_4253744465.didat");
}

extern void simprims_ver_m_00000000000648012491_3151998091_2319990058_init()
{
	xsi_register_didat("simprims_ver_m_00000000000648012491_3151998091_2319990058", "isim/tb_uart_isim_par.exe.sim/simprims_ver/m_00000000000648012491_3151998091_2319990058.didat");
}
