# ECE-414-Final-Project-CPU
Design of a Multi-Cycle RISC Microprocessor using Verilog HDL and Nexsys-4 FPGA
