#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Thu Feb 16 05:07:11 2017
# Process ID: 7460
# Current directory: D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.runs/synth_1
# Command line: vivado.exe -log Top_Acq_Track.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top_Acq_Track.tcl
# Log file: D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.runs/synth_1/Top_Acq_Track.vds
# Journal file: D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Top_Acq_Track.tcl -notrace
Command: synth_design -top Top_Acq_Track -part xcvu095-ffva2104-2-e -directive RuntimeOptimized -fsm_extraction off
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu095'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu095'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7376 
WARNING: [Synth 8-2507] parameter declaration becomes local in CORDIC_LIN_VECT with formal parameter declaration list [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Tracking/Cordic_Lin_Vect.v:66]
WARNING: [Synth 8-2507] parameter declaration becomes local in CORDIC_LIN_VECT with formal parameter declaration list [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Tracking/Cordic_Lin_Vect.v:67]
WARNING: [Synth 8-2507] parameter declaration becomes local in CORDIC_LIN_VECT with formal parameter declaration list [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Tracking/Cordic_Lin_Vect.v:68]
WARNING: [Synth 8-2507] parameter declaration becomes local in CORDIC_LIN_ROT with formal parameter declaration list [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Tracking/Cordic_Lin_Rot.v:69]
WARNING: [Synth 8-2507] parameter declaration becomes local in CORDIC_LIN_ROT with formal parameter declaration list [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Tracking/Cordic_Lin_Rot.v:70]
WARNING: [Synth 8-2507] parameter declaration becomes local in CORDIC_LIN_ROT with formal parameter declaration list [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Tracking/Cordic_Lin_Rot.v:71]
WARNING: [Synth 8-2507] parameter declaration becomes local in CORDIC_CIRC_VECT with formal parameter declaration list [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Tracking/Cordic_Circ_Vect.v:69]
WARNING: [Synth 8-2507] parameter declaration becomes local in CORDIC_CIRC_VECT with formal parameter declaration list [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Tracking/Cordic_Circ_Vect.v:70]
WARNING: [Synth 8-2507] parameter declaration becomes local in CORDIC_CIRC_VECT with formal parameter declaration list [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Tracking/Cordic_Circ_Vect.v:71]
WARNING: [Synth 8-2507] parameter declaration becomes local in CORDIC_CIRC_ROT with formal parameter declaration list [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Tracking/Cordic_Circ_Rot.v:67]
WARNING: [Synth 8-2507] parameter declaration becomes local in CORDIC_CIRC_ROT with formal parameter declaration list [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Tracking/Cordic_Circ_Rot.v:68]
WARNING: [Synth 8-2507] parameter declaration becomes local in CORDIC_CIRC_ROT with formal parameter declaration list [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Tracking/Cordic_Circ_Rot.v:69]
WARNING: [Synth 8-992] loopcnt is already implicitly declared earlier [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Tracking/Track.v:161]
WARNING: [Synth 8-992] COSout is already implicitly declared earlier [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Tracking/Track.v:269]
WARNING: [Synth 8-992] SINout is already implicitly declared earlier [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Tracking/Track.v:270]
WARNING: [Synth 8-2507] parameter declaration becomes local in Track with formal parameter declaration list [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Tracking/Track.v:69]
WARNING: [Synth 8-2507] parameter declaration becomes local in Track with formal parameter declaration list [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Tracking/Track.v:70]
WARNING: [Synth 8-2507] parameter declaration becomes local in Track with formal parameter declaration list [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Tracking/Track.v:74]
WARNING: [Synth 8-2507] parameter declaration becomes local in Track with formal parameter declaration list [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Tracking/Track.v:75]
WARNING: [Synth 8-2507] parameter declaration becomes local in Track with formal parameter declaration list [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Tracking/Track.v:76]
WARNING: [Synth 8-2507] parameter declaration becomes local in Track with formal parameter declaration list [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Tracking/Track.v:79]
WARNING: [Synth 8-2507] parameter declaration becomes local in Track with formal parameter declaration list [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Tracking/Track.v:82]
WARNING: [Synth 8-2507] parameter declaration becomes local in Track with formal parameter declaration list [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Tracking/Track.v:83]
WARNING: [Synth 8-2507] parameter declaration becomes local in Track with formal parameter declaration list [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Tracking/Track.v:84]
WARNING: [Synth 8-2507] parameter declaration becomes local in Track with formal parameter declaration list [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Tracking/Track.v:86]
WARNING: [Synth 8-2507] parameter declaration becomes local in Track with formal parameter declaration list [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Tracking/Track.v:88]
WARNING: [Synth 8-2507] parameter declaration becomes local in Track with formal parameter declaration list [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Tracking/Track.v:89]
WARNING: [Synth 8-2507] parameter declaration becomes local in Track with formal parameter declaration list [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Tracking/Track.v:90]
WARNING: [Synth 8-2507] parameter declaration becomes local in Track with formal parameter declaration list [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Tracking/Track.v:91]
WARNING: [Synth 8-2507] parameter declaration becomes local in Track with formal parameter declaration list [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Tracking/Track.v:92]
WARNING: [Synth 8-2507] parameter declaration becomes local in Track with formal parameter declaration list [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Tracking/Track.v:93]
WARNING: [Synth 8-2507] parameter declaration becomes local in Track with formal parameter declaration list [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Tracking/Track.v:94]
WARNING: [Synth 8-2507] parameter declaration becomes local in Track with formal parameter declaration list [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Tracking/Track.v:406]
WARNING: [Synth 8-2507] parameter declaration becomes local in Track with formal parameter declaration list [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Tracking/Track.v:407]
WARNING: [Synth 8-2507] parameter declaration becomes local in Acquire with formal parameter declaration list [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/Acquire.v:93]
WARNING: [Synth 8-2507] parameter declaration becomes local in Acquire with formal parameter declaration list [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/Acquire.v:94]
WARNING: [Synth 8-2507] parameter declaration becomes local in Acquire with formal parameter declaration list [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/Acquire.v:95]
WARNING: [Synth 8-2507] parameter declaration becomes local in Acquire with formal parameter declaration list [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/Acquire.v:96]
WARNING: [Synth 8-2507] parameter declaration becomes local in Acquire with formal parameter declaration list [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/Acquire.v:97]
WARNING: [Synth 8-2507] parameter declaration becomes local in Acquire with formal parameter declaration list [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/Acquire.v:98]
WARNING: [Synth 8-2507] parameter declaration becomes local in Acquire with formal parameter declaration list [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/Acquire.v:99]
WARNING: [Synth 8-2507] parameter declaration becomes local in Acquire with formal parameter declaration list [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/Acquire.v:100]
WARNING: [Synth 8-2507] parameter declaration becomes local in Acquire with formal parameter declaration list [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/Acquire.v:102]
WARNING: [Synth 8-2507] parameter declaration becomes local in Acquire with formal parameter declaration list [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/Acquire.v:103]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 334.953 ; gain = 125.746
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top_Acq_Track' [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/new/Top_Acq_Track.v:23]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.runs/synth_1/.Xil/Vivado-7460-mustafar/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (1#1) [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.runs/synth_1/.Xil/Vivado-7460-mustafar/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'Acquire' [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/Acquire.v:41]
	Parameter crltn_sum_width bound to: 23 - type: integer 
	Parameter adds_per_clk bound to: 4 - type: integer 
	Parameter input_width bound to: 12 - type: integer 
	Parameter shifts_per_iter bound to: 250 - type: integer 
	Parameter no_iter_per_freq bound to: 7 - type: integer 
	Parameter no_of_chunks_per_freq bound to: 2 - type: integer 
	Parameter samples_per_ms bound to: 2000 - type: integer 
	Parameter doppler_range bound to: 41 - type: integer 
	Parameter flag_2 bound to: 1 - type: integer 
	Parameter clks_per_iter bound to: 500 - type: integer 
	Parameter samples_per_ms_log2 bound to: 11 - type: integer 
	Parameter clks_per_iter_log2 bound to: 9 - type: integer 
	Parameter adds_per_clk_log2 bound to: 2 - type: integer 
	Parameter no_iter_per_freq_log2 bound to: 3 - type: integer 
	Parameter shifts_per_iter_log2 bound to: 8 - type: integer 
	Parameter crltn_sum_width_log2 bound to: 5 - type: integer 
	Parameter doppler_range_log2 bound to: 6 - type: integer 
	Parameter mem_depth bound to: 10000 - type: integer 
	Parameter prn_offset_log2 bound to: 14 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'angles.hex' is read successfully [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/Acquire.v:129]
INFO: [Synth 8-3876] $readmem data file 'codeFourSats.hex' is read successfully [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/Acquire.v:130]
WARNING: [Synth 8-639] system function call 'fopen' not supported [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/Acquire.v:131]
WARNING: [Synth 8-639] system function call 'fopen' not supported [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/Acquire.v:132]
INFO: [Synth 8-638] synthesizing module 'CORDIC' [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic.v:41]
	Parameter width bound to: 12 - type: integer 
	Parameter frac_guard bound to: 4 - type: integer 
	Parameter overflow_guard bound to: 4 - type: integer 
	Parameter scaling bound to: 0.062500 - type: float 
	Parameter intrmdte_wdth bound to: 20 - type: integer 
WARNING: [Synth 8-605] same-named implicit nets 'wr_strobe' [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic.v:166]
INFO: [Synth 8-556] previous implicit net 'wr_strobe' [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic.v:166]
WARNING: [Synth 8-605] same-named implicit nets 'wr_strobe' [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic.v:166]
INFO: [Synth 8-556] previous implicit net 'wr_strobe' [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic.v:166]
WARNING: [Synth 8-605] same-named implicit nets 'wr_strobe' [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic.v:166]
INFO: [Synth 8-556] previous implicit net 'wr_strobe' [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic.v:166]
WARNING: [Synth 8-605] same-named implicit nets 'wr_strobe' [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic.v:166]
INFO: [Synth 8-556] previous implicit net 'wr_strobe' [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic.v:166]
WARNING: [Synth 8-605] same-named implicit nets 'wr_strobe' [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic.v:166]
INFO: [Synth 8-556] previous implicit net 'wr_strobe' [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic.v:166]
WARNING: [Synth 8-605] same-named implicit nets 'wr_strobe' [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic.v:166]
INFO: [Synth 8-556] previous implicit net 'wr_strobe' [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic.v:166]
WARNING: [Synth 8-605] same-named implicit nets 'wr_strobe' [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic.v:166]
INFO: [Synth 8-556] previous implicit net 'wr_strobe' [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic.v:166]
WARNING: [Synth 8-605] same-named implicit nets 'wr_strobe' [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic.v:166]
INFO: [Synth 8-556] previous implicit net 'wr_strobe' [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic.v:166]
WARNING: [Synth 8-605] same-named implicit nets 'wr_strobe' [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic.v:166]
INFO: [Synth 8-556] previous implicit net 'wr_strobe' [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic.v:166]
WARNING: [Synth 8-605] same-named implicit nets 'wr_strobe' [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic.v:166]
INFO: [Synth 8-556] previous implicit net 'wr_strobe' [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic.v:166]
INFO: [Synth 8-256] done synthesizing module 'CORDIC' (2#1) [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic.v:41]
INFO: [Synth 8-638] synthesizing module 'CORDIC_VECT' [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic_vector.v:46]
	Parameter width bound to: 23 - type: integer 
	Parameter frac_guard bound to: 5 - type: integer 
	Parameter overflow_guard bound to: 4 - type: integer 
	Parameter samples_per_ms_log2 bound to: 11 - type: integer 
	Parameter scaling bound to: 0.031250 - type: float 
	Parameter intrmdte_wdth bound to: 32 - type: integer 
WARNING: [Synth 8-605] same-named implicit nets 'y_sign' [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic_vector.v:146]
INFO: [Synth 8-556] previous implicit net 'y_sign' [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic_vector.v:146]
WARNING: [Synth 8-605] same-named implicit nets 'y_sign' [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic_vector.v:146]
INFO: [Synth 8-556] previous implicit net 'y_sign' [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic_vector.v:146]
WARNING: [Synth 8-605] same-named implicit nets 'y_sign' [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic_vector.v:146]
INFO: [Synth 8-556] previous implicit net 'y_sign' [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic_vector.v:146]
WARNING: [Synth 8-605] same-named implicit nets 'y_sign' [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic_vector.v:146]
INFO: [Synth 8-556] previous implicit net 'y_sign' [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic_vector.v:146]
WARNING: [Synth 8-605] same-named implicit nets 'y_sign' [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic_vector.v:146]
INFO: [Synth 8-556] previous implicit net 'y_sign' [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic_vector.v:146]
WARNING: [Synth 8-605] same-named implicit nets 'y_sign' [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic_vector.v:146]
INFO: [Synth 8-556] previous implicit net 'y_sign' [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic_vector.v:146]
WARNING: [Synth 8-605] same-named implicit nets 'y_sign' [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic_vector.v:146]
INFO: [Synth 8-556] previous implicit net 'y_sign' [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic_vector.v:146]
WARNING: [Synth 8-605] same-named implicit nets 'y_sign' [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic_vector.v:146]
INFO: [Synth 8-556] previous implicit net 'y_sign' [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic_vector.v:146]
WARNING: [Synth 8-605] same-named implicit nets 'y_sign' [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic_vector.v:146]
INFO: [Synth 8-556] previous implicit net 'y_sign' [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic_vector.v:146]
WARNING: [Synth 8-605] same-named implicit nets 'y_sign' [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic_vector.v:146]
INFO: [Synth 8-556] previous implicit net 'y_sign' [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic_vector.v:146]
WARNING: [Synth 8-605] same-named implicit nets 'y_sign' [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic_vector.v:146]
INFO: [Synth 8-556] previous implicit net 'y_sign' [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic_vector.v:146]
WARNING: [Synth 8-605] same-named implicit nets 'y_sign' [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic_vector.v:146]
INFO: [Synth 8-556] previous implicit net 'y_sign' [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic_vector.v:146]
WARNING: [Synth 8-605] same-named implicit nets 'y_sign' [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic_vector.v:146]
INFO: [Synth 8-556] previous implicit net 'y_sign' [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic_vector.v:146]
WARNING: [Synth 8-605] same-named implicit nets 'y_sign' [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic_vector.v:146]
INFO: [Synth 8-556] previous implicit net 'y_sign' [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic_vector.v:146]
WARNING: [Synth 8-605] same-named implicit nets 'y_sign' [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic_vector.v:146]
INFO: [Synth 8-556] previous implicit net 'y_sign' [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic_vector.v:146]
WARNING: [Synth 8-605] same-named implicit nets 'y_sign' [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic_vector.v:146]
INFO: [Synth 8-556] previous implicit net 'y_sign' [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic_vector.v:146]
WARNING: [Synth 8-605] same-named implicit nets 'y_sign' [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic_vector.v:146]
INFO: [Synth 8-556] previous implicit net 'y_sign' [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic_vector.v:146]
WARNING: [Synth 8-605] same-named implicit nets 'y_sign' [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic_vector.v:146]
INFO: [Synth 8-556] previous implicit net 'y_sign' [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic_vector.v:146]
WARNING: [Synth 8-605] same-named implicit nets 'y_sign' [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic_vector.v:146]
INFO: [Synth 8-556] previous implicit net 'y_sign' [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic_vector.v:146]
WARNING: [Synth 8-605] same-named implicit nets 'y_sign' [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic_vector.v:146]
INFO: [Synth 8-556] previous implicit net 'y_sign' [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic_vector.v:146]
WARNING: [Synth 8-605] same-named implicit nets 'y_sign' [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic_vector.v:146]
INFO: [Synth 8-556] previous implicit net 'y_sign' [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic_vector.v:146]
INFO: [Synth 8-256] done synthesizing module 'CORDIC_VECT' (3#1) [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic_vector.v:46]
INFO: [Synth 8-638] synthesizing module 'sorter' [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/sorter.v:30]
	Parameter width bound to: 23 - type: integer 
	Parameter addr_width bound to: 11 - type: integer 
	Parameter number bound to: 4 - type: integer 
	Parameter flag_2 bound to: 1 - type: integer 
	Parameter samples_per_ms bound to: 2000 - type: integer 
	Parameter number_log2 bound to: 2 - type: integer 
INFO: [Synth 8-4471] merging register 'addr_reg[4][22:0]' into 'top_reg[4][22:0]' [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/sorter.v:48]
INFO: [Synth 8-256] done synthesizing module 'sorter' (4#1) [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/sorter.v:30]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/Acquire.v:734]
INFO: [Synth 8-638] synthesizing module 'ila_1' [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.runs/synth_1/.Xil/Vivado-7460-mustafar/realtime/ila_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ila_1' (5#1) [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.runs/synth_1/.Xil/Vivado-7460-mustafar/realtime/ila_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'Acquire' (6#1) [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/Acquire.v:41]
INFO: [Synth 8-638] synthesizing module 'Memory_Module' [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/new/Memory_Module.v:23]
INFO: [Synth 8-638] synthesizing module 'blk_mem_I' [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.runs/synth_1/.Xil/Vivado-7460-mustafar/realtime/blk_mem_I_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_I' (7#1) [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.runs/synth_1/.Xil/Vivado-7460-mustafar/realtime/blk_mem_I_stub.v:6]
WARNING: [Synth 8-689] width (15) of port connection 'addra' does not match port width (16) of module 'blk_mem_I' [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/new/Memory_Module.v:47]
WARNING: [Synth 8-689] width (15) of port connection 'addrb' does not match port width (16) of module 'blk_mem_I' [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/new/Memory_Module.v:52]
WARNING: [Synth 8-689] width (15) of port connection 'addra' does not match port width (16) of module 'blk_mem_I' [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/new/Memory_Module.v:60]
WARNING: [Synth 8-689] width (15) of port connection 'addrb' does not match port width (16) of module 'blk_mem_I' [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/new/Memory_Module.v:65]
INFO: [Synth 8-638] synthesizing module 'blk_mem_I1' [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.runs/synth_1/.Xil/Vivado-7460-mustafar/realtime/blk_mem_I1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_I1' (8#1) [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.runs/synth_1/.Xil/Vivado-7460-mustafar/realtime/blk_mem_I1_stub.v:6]
WARNING: [Synth 8-689] width (15) of port connection 'addra' does not match port width (16) of module 'blk_mem_I1' [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/new/Memory_Module.v:74]
INFO: [Synth 8-638] synthesizing module 'blk_mem_Q' [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.runs/synth_1/.Xil/Vivado-7460-mustafar/realtime/blk_mem_Q_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_Q' (9#1) [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.runs/synth_1/.Xil/Vivado-7460-mustafar/realtime/blk_mem_Q_stub.v:6]
WARNING: [Synth 8-689] width (15) of port connection 'addra' does not match port width (16) of module 'blk_mem_Q' [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/new/Memory_Module.v:82]
WARNING: [Synth 8-689] width (15) of port connection 'addrb' does not match port width (16) of module 'blk_mem_Q' [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/new/Memory_Module.v:87]
WARNING: [Synth 8-689] width (15) of port connection 'addra' does not match port width (16) of module 'blk_mem_Q' [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/new/Memory_Module.v:94]
WARNING: [Synth 8-689] width (15) of port connection 'addrb' does not match port width (16) of module 'blk_mem_Q' [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/new/Memory_Module.v:99]
INFO: [Synth 8-638] synthesizing module 'blk_mem_Q1' [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.runs/synth_1/.Xil/Vivado-7460-mustafar/realtime/blk_mem_Q1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_Q1' (10#1) [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.runs/synth_1/.Xil/Vivado-7460-mustafar/realtime/blk_mem_Q1_stub.v:6]
WARNING: [Synth 8-689] width (15) of port connection 'addra' does not match port width (16) of module 'blk_mem_Q1' [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/new/Memory_Module.v:109]
INFO: [Synth 8-256] done synthesizing module 'Memory_Module' (11#1) [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/new/Memory_Module.v:23]
WARNING: [Synth 8-689] width (16) of port connection 'read_pointerT' does not match port width (15) of module 'Memory_Module' [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/new/Top_Acq_Track.v:142]
INFO: [Synth 8-638] synthesizing module 'Track' [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Tracking/Track.v:49]
	Parameter input_width bound to: 12 - type: integer 
	Parameter fs bound to: 2000 - type: integer 
	Parameter blk_size_log2 bound to: 11 - type: integer 
	Parameter code_length bound to: 1023 - type: integer 
	Parameter code_length_log2 bound to: 10 - type: integer 
	Parameter code_phase_per_sample_width bound to: 32 - type: integer 
	Parameter iter_rot bound to: 18 - type: integer 
	Parameter op_wdth_rot bound to: 19 - type: integer 
	Parameter iter_rot_log2 bound to: 5 - type: integer 
	Parameter crltn_sum_width bound to: 30 - type: integer 
	Parameter iter_mag bound to: 30 - type: integer 
	Parameter op_wdth_mag bound to: 32 - type: integer 
	Parameter iter_mag_log2 bound to: 5 - type: integer 
	Parameter scaling_ang bound to: 0.000000 - type: float 
	Parameter scaling_samples bound to: 0.000015 - type: float 
	Parameter scaling_cordic_rot bound to: 0.607253 - type: float 
	Parameter scaling_rot_prcsn bound to: 0.015625 - type: float 
	Parameter scaling_cordic_abs bound to: 0.607253 - type: float 
	Parameter scaling_mag_prcsn bound to: 1.000000 - type: float 
	Parameter Crltr_scale bound to: 0.000000 - type: float 
	Parameter Mag_net_scale bound to: 0.000000 - type: float 
	Parameter code_err_wdth bound to: 32 - type: integer 
	Parameter code_err_iter bound to: 32 - type: integer 
WARNING: [Synth 8-639] system function call 'fopen' not supported [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Tracking/Track.v:100]
WARNING: [Synth 8-639] system function call 'fopen' not supported [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Tracking/Track.v:101]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Tracking/Track.v:126]
INFO: [Synth 8-638] synthesizing module 'ila_0' [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.runs/synth_1/.Xil/Vivado-7460-mustafar/realtime/ila_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ila_0' (12#1) [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.runs/synth_1/.Xil/Vivado-7460-mustafar/realtime/ila_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'cacodeNCO' [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Tracking/cacodeNCO.v:32]
	Parameter phase_per_sample_width bound to: 32 - type: integer 
	Parameter code_length_log2 bound to: 10 - type: integer 
	Parameter code_length bound to: 1023 - type: integer 
	Parameter scaling_cp bound to: 0.000000 - type: float 
WARNING: [Synth 8-639] system function call 'fopen' not supported [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Tracking/cacodeNCO.v:58]
INFO: [Synth 8-256] done synthesizing module 'cacodeNCO' (13#1) [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Tracking/cacodeNCO.v:32]
INFO: [Synth 8-638] synthesizing module 'CORDIC_CIRC_ROT' [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Tracking/Cordic_Circ_Rot.v:57]
	Parameter width bound to: 12 - type: integer 
	Parameter iter_num bound to: 18 - type: integer 
	Parameter output_width bound to: 19 - type: integer 
	Parameter No_of_cycles bound to: 6 - type: integer 
	Parameter frac_guard bound to: 5 - type: integer 
	Parameter overflow_guard bound to: 1 - type: integer 
	Parameter iters_per_stage bound to: 3 - type: integer 
	Parameter intrmdte_wdth bound to: 24 - type: integer 
	Parameter iters_per_stage_log2 bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'CORDIC_CIRC_ROT' (14#1) [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Tracking/Cordic_Circ_Rot.v:57]
INFO: [Synth 8-638] synthesizing module 'CORDIC_CIRC_VECT' [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Tracking/Cordic_Circ_Vect.v:58]
	Parameter width bound to: 30 - type: integer 
	Parameter iter_num bound to: 30 - type: integer 
	Parameter output_width bound to: 32 - type: integer 
	Parameter No_of_cycles bound to: 10 - type: integer 
	Parameter frac_guard bound to: 5 - type: integer 
	Parameter overflow_guard bound to: 2 - type: integer 
	Parameter Piggyback_Cntrl_wdth bound to: 3 - type: integer 
	Parameter iters_per_stage bound to: 3 - type: integer 
	Parameter intrmdte_wdth bound to: 37 - type: integer 
	Parameter iters_per_stage_log2 bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'CORDIC_CIRC_VECT' (15#1) [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Tracking/Cordic_Circ_Vect.v:58]
INFO: [Synth 8-638] synthesizing module 'CORDIC_LIN_VECT' [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Tracking/Cordic_Lin_Vect.v:56]
	Parameter width bound to: 32 - type: integer 
	Parameter iter_num bound to: 32 - type: integer 
	Parameter output_width bound to: 32 - type: integer 
	Parameter No_of_cycles bound to: 8 - type: integer 
	Parameter frac_guard bound to: 5 - type: integer 
	Parameter Piggyback_Cntrl_wdth bound to: 1 - type: integer 
	Parameter iters_per_stage bound to: 4 - type: integer 
	Parameter intrmdte_wdth bound to: 37 - type: integer 
	Parameter iters_per_stage_log2 bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'CORDIC_LIN_VECT' (16#1) [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Tracking/Cordic_Lin_Vect.v:56]
INFO: [Synth 8-638] synthesizing module 'CORDIC_LIN_ROT' [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Tracking/Cordic_Lin_Rot.v:59]
	Parameter width bound to: 32 - type: integer 
	Parameter iter_num bound to: 32 - type: integer 
	Parameter output_width bound to: 32 - type: integer 
	Parameter No_of_cycles bound to: 8 - type: integer 
	Parameter frac_guard bound to: 5 - type: integer 
	Parameter Piggyback_Cntrl_wdth bound to: 3 - type: integer 
	Parameter iters_per_stage bound to: 4 - type: integer 
	Parameter intrmdte_wdth bound to: 37 - type: integer 
	Parameter iters_per_stage_log2 bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'CORDIC_LIN_ROT' (17#1) [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Tracking/Cordic_Lin_Rot.v:59]
INFO: [Synth 8-256] done synthesizing module 'Track' (18#1) [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Tracking/Track.v:49]
WARNING: [Synth 8-689] width (4) of port connection 'Acquired_PRN' does not match port width (5) of module 'Track' [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/new/Top_Acq_Track.v:151]
INFO: [Synth 8-256] done synthesizing module 'Top_Acq_Track' (19#1) [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/new/Top_Acq_Track.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1262.539 ; gain = 1053.332
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1262.539 ; gain = 1053.332
---------------------------------------------------------------------------------
WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'blk_mem_I' instantiated as 'MEM/MEM_I1'. 2 instances of this cell are unresolved black boxes. [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/new/Memory_Module.v:44]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'blk_mem_I1' instantiated as 'MEM/MEM_I3' [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/new/Memory_Module.v:71]
WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'blk_mem_Q' instantiated as 'MEM/MEM_Q1'. 2 instances of this cell are unresolved black boxes. [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/new/Memory_Module.v:79]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'blk_mem_Q1' instantiated as 'MEM/MEM_Q3' [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/new/Memory_Module.v:106]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'clk_wiz_0' instantiated as 'CLOCK_NETWORK' [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/new/Top_Acq_Track.v:29]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'ila_0' instantiated as 'u0/ILA_TRACK' [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Tracking/Track.v:126]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'ila_1' instantiated as 'Acq_MOD/ILA_Acq' [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/Acquire.v:734]
INFO: [Device 21-403] Loading part xcvu095-ffva2104-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.runs/synth_1/.Xil/Vivado-7460-mustafar/dcp/clk_wiz_0_in_context.xdc] for cell 'CLOCK_NETWORK'
Finished Parsing XDC File [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.runs/synth_1/.Xil/Vivado-7460-mustafar/dcp/clk_wiz_0_in_context.xdc] for cell 'CLOCK_NETWORK'
Parsing XDC File [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.runs/synth_1/.Xil/Vivado-7460-mustafar/dcp_2/ila_1_in_context.xdc] for cell 'Acq_MOD/ILA_Acq'
Finished Parsing XDC File [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.runs/synth_1/.Xil/Vivado-7460-mustafar/dcp_2/ila_1_in_context.xdc] for cell 'Acq_MOD/ILA_Acq'
Parsing XDC File [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.runs/synth_1/.Xil/Vivado-7460-mustafar/dcp_3/ila_0_in_context.xdc] for cell 'u0/ILA_TRACK'
Finished Parsing XDC File [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.runs/synth_1/.Xil/Vivado-7460-mustafar/dcp_3/ila_0_in_context.xdc] for cell 'u0/ILA_TRACK'
Parsing XDC File [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.runs/synth_1/.Xil/Vivado-7460-mustafar/dcp_4/blk_mem_I_in_context.xdc] for cell 'MEM/MEM_I1'
Finished Parsing XDC File [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.runs/synth_1/.Xil/Vivado-7460-mustafar/dcp_4/blk_mem_I_in_context.xdc] for cell 'MEM/MEM_I1'
Parsing XDC File [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.runs/synth_1/.Xil/Vivado-7460-mustafar/dcp_4/blk_mem_I_in_context.xdc] for cell 'MEM/MEM_I2'
Finished Parsing XDC File [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.runs/synth_1/.Xil/Vivado-7460-mustafar/dcp_4/blk_mem_I_in_context.xdc] for cell 'MEM/MEM_I2'
Parsing XDC File [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.runs/synth_1/.Xil/Vivado-7460-mustafar/dcp_5/blk_mem_I1_in_context.xdc] for cell 'MEM/MEM_I3'
Finished Parsing XDC File [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.runs/synth_1/.Xil/Vivado-7460-mustafar/dcp_5/blk_mem_I1_in_context.xdc] for cell 'MEM/MEM_I3'
Parsing XDC File [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.runs/synth_1/.Xil/Vivado-7460-mustafar/dcp_6/blk_mem_Q_in_context.xdc] for cell 'MEM/MEM_Q1'
Finished Parsing XDC File [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.runs/synth_1/.Xil/Vivado-7460-mustafar/dcp_6/blk_mem_Q_in_context.xdc] for cell 'MEM/MEM_Q1'
Parsing XDC File [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.runs/synth_1/.Xil/Vivado-7460-mustafar/dcp_6/blk_mem_Q_in_context.xdc] for cell 'MEM/MEM_Q2'
Finished Parsing XDC File [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.runs/synth_1/.Xil/Vivado-7460-mustafar/dcp_6/blk_mem_Q_in_context.xdc] for cell 'MEM/MEM_Q2'
Parsing XDC File [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.runs/synth_1/.Xil/Vivado-7460-mustafar/dcp_7/blk_mem_Q1_in_context.xdc] for cell 'MEM/MEM_Q3'
Finished Parsing XDC File [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.runs/synth_1/.Xil/Vivado-7460-mustafar/dcp_7/blk_mem_Q1_in_context.xdc] for cell 'MEM/MEM_Q3'
Parsing XDC File [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/constrs_1/imports/new/constr.xdc]
Finished Parsing XDC File [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/constrs_1/imports/new/constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/constrs_1/imports/new/constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_Acq_Track_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_Acq_Track_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1769.930 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'MEM/MEM_I1' at clock pin 'clka' is different from the actual clock period '13.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'MEM/MEM_I2' at clock pin 'clka' is different from the actual clock period '13.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'MEM/MEM_I3' at clock pin 'clka' is different from the actual clock period '13.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'MEM/MEM_Q1' at clock pin 'clka' is different from the actual clock period '13.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'MEM/MEM_Q2' at clock pin 'clka' is different from the actual clock period '13.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'MEM/MEM_Q3' at clock pin 'clka' is different from the actual clock period '13.333', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:01 ; elapsed = 00:01:04 . Memory (MB): peak = 1777.551 ; gain = 1568.344
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu095-ffva2104-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:01 ; elapsed = 00:01:04 . Memory (MB): peak = 1777.551 ; gain = 1568.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk_n. (constraint file  D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.runs/synth_1/.Xil/Vivado-7460-mustafar/dcp/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk_n. (constraint file  D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.runs/synth_1/.Xil/Vivado-7460-mustafar/dcp/clk_wiz_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk_p. (constraint file  D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.runs/synth_1/.Xil/Vivado-7460-mustafar/dcp/clk_wiz_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk_p. (constraint file  D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.runs/synth_1/.Xil/Vivado-7460-mustafar/dcp/clk_wiz_0_in_context.xdc, line 6).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:01 ; elapsed = 00:01:04 . Memory (MB): peak = 1777.551 ; gain = 1568.344
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic_vector.v:153]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic_vector.v:154]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic_vector.v:154]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic_vector.v:153]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic_vector.v:153]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic_vector.v:154]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic_vector.v:154]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic_vector.v:153]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic_vector.v:153]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic_vector.v:154]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic_vector.v:154]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic_vector.v:153]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic_vector.v:153]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic_vector.v:154]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic_vector.v:154]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic_vector.v:153]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic_vector.v:153]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic_vector.v:154]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic_vector.v:154]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic_vector.v:153]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic_vector.v:153]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic_vector.v:154]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic_vector.v:154]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic_vector.v:153]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic_vector.v:153]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic_vector.v:154]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic_vector.v:154]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic_vector.v:153]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic_vector.v:153]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic_vector.v:154]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic_vector.v:154]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic_vector.v:153]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic_vector.v:153]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic_vector.v:154]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic_vector.v:154]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic_vector.v:153]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic_vector.v:153]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic_vector.v:154]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic_vector.v:154]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic_vector.v:153]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic_vector.v:153]
WARNING: [Synth 8-3936] Found unconnected internal register 'xyz[21].x_reg[22]' and it is trimmed from '32' to '28' bits. [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic_vector.v:141]
WARNING: [Synth 8-3936] Found unconnected internal register 'xyz[20].x_reg[21]' and it is trimmed from '32' to '28' bits. [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic_vector.v:141]
INFO: [Synth 8-5544] ROM "top" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "top" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "top" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "top" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic.v:177]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic.v:176]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic.v:175]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic.v:177]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic.v:175]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic.v:176]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic.v:177]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic.v:176]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic.v:175]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic.v:177]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic.v:175]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic.v:176]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic.v:177]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic.v:176]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic.v:175]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic.v:177]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic.v:175]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic.v:176]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic.v:177]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic.v:176]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic.v:175]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic.v:177]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic.v:175]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic.v:176]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic.v:177]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic.v:176]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic.v:175]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic.v:177]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic.v:175]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic.v:176]
WARNING: [Synth 8-3936] Found unconnected internal register 'xyz[10].y_reg[11]' and it is trimmed from '20' to '16' bits. [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic.v:165]
WARNING: [Synth 8-3936] Found unconnected internal register 'xyz[10].x_reg[11]' and it is trimmed from '20' to '16' bits. [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/cordic.v:162]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/Acquire.v:223]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/Acquire.v:216]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/Acquire.v:210]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/Acquire.v:489]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/Acquire.v:489]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/Acquire.v:489]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/Acquire.v:489]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/Acquire.v:489]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/Acquire.v:489]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/Acquire.v:489]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/Acquire.v:489]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/Acquire.v:489]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/Acquire.v:489]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/Acquire.v:489]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/Acquire.v:489]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/Acquire.v:489]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/Acquire.v:489]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/Acquire.v:489]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/Acquire.v:489]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/Acquire.v:489]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/Acquire.v:489]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/Acquire.v:489]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/Acquire.v:489]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/Acquire.v:489]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/Acquire.v:489]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/Acquire.v:489]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/Acquire.v:489]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/Acquire.v:489]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/Acquire.v:489]
INFO: [Common 17-14] Message 'Synth 8-5818' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/Acquire.v:702]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/Acquire.v:702]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/imports/Verilog/Acquire.v:702]
INFO: [Synth 8-5546] ROM "Acquired_CodePhases_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Acquired_CodePhases_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Acquired_CodePhases_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Acquired_CodePhases_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "angincr" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CarrPhasePerSampleDEL" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CodePhasePerSampleTmp" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CarrPhasePerSampleDEL" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CodePhasePerSampleTmp" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Div_stb_in" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Mul_stb_in" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:27 ; elapsed = 00:02:34 . Memory (MB): peak = 2678.629 ; gain = 2469.422
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |Acquire__GB0       |           1|     22983|
|2     |Acquire__GB1       |           1|     12232|
|3     |Acquire__GB2       |           1|     10400|
|4     |Acquire__GB3       |           1|     12098|
|5     |Acquire__GB4       |           1|     16128|
|6     |Acquire__GB5       |           1|     22015|
|7     |Acquire__GB6       |           1|     24192|
|8     |Acquire__GB7       |           1|     22119|
|9     |Acquire__GB8       |           1|      7833|
|10    |Acquire__GB9       |           1|     19420|
|11    |Acquire__GB10      |           1|     20178|
|12    |Acquire__GB11      |           1|     10368|
|13    |Acquire__GB12      |           1|     20462|
|14    |Acquire__GB13      |           1|      7186|
|15    |Acquire__GB14      |           1|      8064|
|16    |Acquire__GB15      |           1|     13824|
|17    |Acquire__GB16      |           1|     15980|
|18    |Acquire__GB17      |           1|     15302|
|19    |Acquire__GB18      |           1|      9613|
|20    |Acquire__GB19      |           1|     11060|
|21    |Acquire__GB20      |           1|     15595|
|22    |Acquire__GB21      |           1|     21798|
|23    |Acquire__GB22      |           1|      9409|
|24    |Acquire__GB23      |           1|      7969|
|25    |Acquire__GB24      |           1|     17346|
|26    |Acquire__GB25      |           1|     16334|
|27    |Acquire__GB26      |           1|     12994|
|28    |Acquire__GB27      |           1|     24673|
|29    |Acquire__GB28      |           1|      7991|
|30    |Acquire__GB29      |           1|     25211|
|31    |Acquire__GB30      |           1|      6758|
|32    |Acquire__GB31      |           1|     20444|
|33    |Acquire__GB32      |           1|     11039|
|34    |Acquire__GB33      |           1|     15136|
|35    |Track__GB0         |           1|     14967|
|36    |Track__GB1         |           1|      9347|
|37    |CORDIC_CIRC_VECT   |           1|     14219|
|38    |Track__GB3         |           1|      9314|
|39    |Top_Acq_Track__GC0 |           1|       184|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     37 Bit       Adders := 35    
	   3 Input     37 Bit       Adders := 88    
	   5 Input     37 Bit       Adders := 8     
	   8 Input     37 Bit       Adders := 1     
	   9 Input     37 Bit       Adders := 7     
	   4 Input     37 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 70    
	   3 Input     32 Bit       Adders := 46    
	   4 Input     32 Bit       Adders := 9     
	   3 Input     28 Bit       Adders := 2     
	   2 Input     24 Bit       Adders := 4     
	   3 Input     24 Bit       Adders := 37    
	   9 Input     23 Bit       Adders := 500   
	   5 Input     23 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 12    
	   3 Input     20 Bit       Adders := 80    
	   3 Input     16 Bit       Adders := 258   
	   2 Input     16 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 4     
	   2 Input     14 Bit       Adders := 252   
	   3 Input     12 Bit       Adders := 249   
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 256   
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 20    
+---Registers : 
	               37 Bit    Registers := 63    
	               32 Bit    Registers := 125   
	               31 Bit    Registers := 1     
	               30 Bit    Registers := 6     
	               28 Bit    Registers := 2     
	               24 Bit    Registers := 12    
	               23 Bit    Registers := 1009  
	               20 Bit    Registers := 88    
	               16 Bit    Registers := 9     
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	               11 Bit    Registers := 6     
	               10 Bit    Registers := 7     
	                9 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 27    
	                1 Bit    Registers := 138   
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 126   
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 8     
	   2 Input     32 Bit        Muxes := 62    
	   2 Input     31 Bit        Muxes := 6     
	   6 Input     31 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 13    
	   2 Input     29 Bit        Muxes := 7     
	   2 Input     28 Bit        Muxes := 9     
	   2 Input     27 Bit        Muxes := 7     
	   2 Input     26 Bit        Muxes := 7     
	   2 Input     25 Bit        Muxes := 7     
	   2 Input     24 Bit        Muxes := 43    
	   3 Input     24 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 3009  
	   3 Input     23 Bit        Muxes := 5     
	   2 Input     22 Bit        Muxes := 7     
	   2 Input     21 Bit        Muxes := 3     
	   3 Input     20 Bit        Muxes := 8     
	   2 Input     20 Bit        Muxes := 83    
	   2 Input     19 Bit        Muxes := 3     
	   2 Input     18 Bit        Muxes := 3     
	   2 Input     17 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 12    
	   2 Input     15 Bit        Muxes := 3     
	   2 Input     14 Bit        Muxes := 2     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 257   
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 252   
	   4 Input      4 Bit        Muxes := 251   
	   4 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 26    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module CORDIC__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 10    
	   2 Input     20 Bit       Adders := 3     
	   3 Input     20 Bit       Adders := 20    
	   3 Input     16 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 11    
	               20 Bit    Registers := 22    
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 12    
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   3 Input     20 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 20    
	   2 Input     16 Bit        Muxes := 2     
Module CORDIC__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 10    
	   2 Input     20 Bit       Adders := 3     
	   3 Input     20 Bit       Adders := 20    
	   3 Input     16 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 11    
	               20 Bit    Registers := 22    
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 12    
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   3 Input     20 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 20    
	   2 Input     16 Bit        Muxes := 2     
Module CORDIC__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 10    
	   2 Input     20 Bit       Adders := 3     
	   3 Input     20 Bit       Adders := 20    
	   3 Input     16 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 11    
	               20 Bit    Registers := 22    
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 12    
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   3 Input     20 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 20    
	   2 Input     16 Bit        Muxes := 2     
Module CORDIC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 10    
	   2 Input     20 Bit       Adders := 3     
	   3 Input     20 Bit       Adders := 20    
	   3 Input     16 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 11    
	               20 Bit    Registers := 22    
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 12    
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   3 Input     20 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 20    
	   2 Input     16 Bit        Muxes := 2     
Module sorter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 4     
+---Registers : 
	               23 Bit    Registers := 8     
	               11 Bit    Registers := 1     
+---Muxes : 
	   3 Input     23 Bit        Muxes := 5     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
Module CORDIC_VECT 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 41    
	   3 Input     28 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 43    
	               28 Bit    Registers := 2     
	                1 Bit    Registers := 46    
+---Muxes : 
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 41    
	   2 Input     28 Bit        Muxes := 2     
Module Acquire 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   3 Input     24 Bit       Adders := 1     
	   9 Input     23 Bit       Adders := 500   
	   5 Input     23 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 250   
	   2 Input     15 Bit       Adders := 4     
	   2 Input     14 Bit       Adders := 252   
	   3 Input     12 Bit       Adders := 249   
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 252   
	   2 Input      9 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 12    
	               23 Bit    Registers := 1001  
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	               11 Bit    Registers := 5     
	                9 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 3000  
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 254   
	   2 Input      7 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 251   
	   4 Input      4 Bit        Muxes := 251   
	   2 Input      1 Bit        Muxes := 16    
Module CORDIC_CIRC_VECT 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     37 Bit       Adders := 3     
	   3 Input     37 Bit       Adders := 57    
	   5 Input     37 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   4 Input     32 Bit       Adders := 9     
+---Registers : 
	               37 Bit    Registers := 19    
	               32 Bit    Registers := 10    
	                3 Bit    Registers := 10    
+---Muxes : 
	   2 Input     37 Bit        Muxes := 61    
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module cacodeNCO 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 19    
+---Registers : 
	               10 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module CORDIC_LIN_ROT 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     37 Bit       Adders := 31    
	   8 Input     37 Bit       Adders := 1     
	   9 Input     37 Bit       Adders := 7     
+---Registers : 
	               37 Bit    Registers := 22    
	                3 Bit    Registers := 8     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 33    
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
Module CORDIC_CIRC_ROT 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 17    
	   2 Input     24 Bit       Adders := 3     
	   3 Input     24 Bit       Adders := 36    
+---Registers : 
	               32 Bit    Registers := 5     
	               24 Bit    Registers := 12    
	                3 Bit    Registers := 6     
	                1 Bit    Registers := 6     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 37    
	   3 Input     24 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
Module CORDIC_LIN_VECT 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     37 Bit       Adders := 31    
	   4 Input     37 Bit       Adders := 1     
	   5 Input     37 Bit       Adders := 7     
	   2 Input     37 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               37 Bit    Registers := 22    
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     37 Bit        Muxes := 32    
	   2 Input     32 Bit        Muxes := 2     
Module Track 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 4     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 11    
	               31 Bit    Registers := 1     
	               30 Bit    Registers := 6     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   6 Input     31 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 768 (col length:192)
BRAMs: 3456 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'u0/i_1/ROTOR/STAGES[0].y_reg[1][0]' (FD) to 'u0/i_1/ROTOR/STAGES[0].y_reg[1][6]'
INFO: [Synth 8-3886] merging instance 'u0/i_1/ROTOR/STAGES[0].y_reg[1][1]' (FD) to 'u0/i_1/ROTOR/STAGES[0].y_reg[1][6]'
INFO: [Synth 8-3886] merging instance 'u0/i_1/ROTOR/STAGES[0].y_reg[1][2]' (FD) to 'u0/i_1/ROTOR/STAGES[0].y_reg[1][6]'
INFO: [Synth 8-3886] merging instance 'u0/i_1/ROTOR/STAGES[0].x_reg[1][0]' (FD) to 'u0/i_1/ROTOR/STAGES[0].y_reg[1][6]'
INFO: [Synth 8-3886] merging instance 'u0/i_1/ROTOR/STAGES[0].y_reg[1][3]' (FD) to 'u0/i_1/ROTOR/STAGES[0].y_reg[1][6]'
INFO: [Synth 8-3886] merging instance 'u0/i_1/ROTOR/STAGES[0].x_reg[1][1]' (FD) to 'u0/i_1/ROTOR/STAGES[0].y_reg[1][6]'
INFO: [Synth 8-3886] merging instance 'u0/i_1/ROTOR/STAGES[0].y_reg[1][4]' (FD) to 'u0/i_1/ROTOR/STAGES[0].y_reg[1][6]'
INFO: [Synth 8-3886] merging instance 'u0/i_1/ROTOR/STAGES[0].x_reg[1][2]' (FD) to 'u0/i_1/ROTOR/STAGES[0].y_reg[1][6]'
INFO: [Synth 8-3886] merging instance 'u0/i_1/ROTOR/STAGES[0].y_reg[1][5]' (FD) to 'u0/i_1/ROTOR/STAGES[0].y_reg[1][6]'
INFO: [Synth 8-3886] merging instance 'u0/i_1/ROTOR/STAGES[0].x_reg[1][3]' (FD) to 'u0/i_1/ROTOR/STAGES[0].y_reg[1][6]'
INFO: [Synth 8-3886] merging instance 'u0/i_1/ROTOR/STAGES[0].y_reg[1][6]' (FD) to 'u0/i_1/ROTOR/STAGES[0].x_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'u0/i_1/ROTOR/STAGES[0].x_reg[1][4]' (FD) to 'u0/i_1/ROTOR/STAGES[0].x_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'u0/i_1/ROTOR/STAGES[0].x_reg[1][5]' (FD) to 'u0/i_1/ROTOR/STAGES[0].x_reg[1][6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u0/i_1/\ROTOR/STAGES[0].x_reg[1][6] )
INFO: [Synth 8-3886] merging instance 'u0/i_2/DIV/STAGES[0].z_reg[1][27]' (FD) to 'u0/i_2/DIV/STAGES[0].z_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'u0/i_2/DIV/STAGES[0].z_reg[1][0]' (FD) to 'u0/i_2/DIV/STAGES[0].z_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'u0/i_2/DIV/STAGES[0].z_reg[1][1]' (FD) to 'u0/i_2/DIV/STAGES[0].z_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'u0/i_2/DIV/STAGES[0].z_reg[1][2]' (FD) to 'u0/i_2/DIV/STAGES[0].z_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'u0/i_2/DIV/STAGES[0].z_reg[1][3]' (FD) to 'u0/i_2/DIV/STAGES[0].z_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'u0/i_2/DIV/STAGES[0].z_reg[1][4]' (FD) to 'u0/i_2/DIV/STAGES[0].z_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'u0/i_2/DIV/STAGES[0].z_reg[1][5]' (FD) to 'u0/i_2/DIV/STAGES[0].z_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'u0/i_2/DIV/STAGES[0].z_reg[1][6]' (FD) to 'u0/i_2/DIV/STAGES[0].z_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'u0/i_2/DIV/STAGES[0].z_reg[1][7]' (FD) to 'u0/i_2/DIV/STAGES[0].z_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'u0/i_2/DIV/STAGES[0].z_reg[1][8]' (FD) to 'u0/i_2/DIV/STAGES[0].z_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'u0/i_2/DIV/STAGES[0].z_reg[1][9]' (FD) to 'u0/i_2/DIV/STAGES[0].z_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'u0/i_2/DIV/STAGES[0].z_reg[1][10]' (FD) to 'u0/i_2/DIV/STAGES[0].z_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'u0/i_2/DIV/STAGES[0].z_reg[1][11]' (FD) to 'u0/i_2/DIV/STAGES[0].z_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'u0/i_2/DIV/STAGES[0].z_reg[1][12]' (FD) to 'u0/i_2/DIV/STAGES[0].z_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'u0/i_2/DIV/STAGES[0].z_reg[1][13]' (FD) to 'u0/i_2/DIV/STAGES[0].z_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'u0/i_2/DIV/STAGES[0].z_reg[1][14]' (FD) to 'u0/i_2/DIV/STAGES[0].z_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'u0/i_2/DIV/STAGES[0].z_reg[1][15]' (FD) to 'u0/i_2/DIV/STAGES[0].z_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'u0/i_2/DIV/STAGES[0].z_reg[1][16]' (FD) to 'u0/i_2/DIV/STAGES[0].z_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'u0/i_2/DIV/STAGES[0].z_reg[1][17]' (FD) to 'u0/i_2/DIV/STAGES[0].z_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'u0/i_2/DIV/STAGES[0].z_reg[1][18]' (FD) to 'u0/i_2/DIV/STAGES[0].z_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'u0/i_2/DIV/STAGES[0].z_reg[1][19]' (FD) to 'u0/i_2/DIV/STAGES[0].z_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'u0/i_2/DIV/STAGES[0].z_reg[1][20]' (FD) to 'u0/i_2/DIV/STAGES[0].z_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'u0/i_2/DIV/STAGES[0].z_reg[1][21]' (FD) to 'u0/i_2/DIV/STAGES[0].z_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'u0/i_2/DIV/STAGES[0].z_reg[1][22]' (FD) to 'u0/i_2/DIV/STAGES[0].z_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'u0/i_2/DIV/STAGES[0].z_reg[1][23]' (FD) to 'u0/i_2/DIV/STAGES[0].z_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'u0/i_2/DIV/STAGES[0].z_reg[1][24]' (FD) to 'u0/i_2/DIV/STAGES[0].z_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'u0/i_2/DIV/STAGES[0].z_reg[1][25]' (FD) to 'u0/i_2/DIV/STAGES[0].z_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'u0/i_2/DIV/STAGES[0].z_reg[1][26]' (FD) to 'u0/i_2/DIV/STAGES[0].z_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'u0/i_2/DIV/STAGES[0].z_reg[1][28]' (FD) to 'u0/i_2/DIV/STAGES[0].z_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'u0/i_2/DIV/STAGES[0].z_reg[1][29]' (FD) to 'u0/i_2/DIV/STAGES[0].z_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'u0/i_2/DIV/STAGES[0].z_reg[1][30]' (FD) to 'u0/i_2/DIV/STAGES[0].z_reg[1][31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u0/i_2/\DIV/STAGES[0].z_reg[1][31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u0/i_2/\DIV/STAGES[0].z_reg[1][32] )
INFO: [Synth 8-3886] merging instance 'u0/i_2/DIV/STAGES[0].x_reg[1][3]' (FDR) to 'u0/i_2/DIV/STAGES[0].x_reg[1][36]'
INFO: [Synth 8-3886] merging instance 'u0/i_2/DIV/STAGES[0].x_reg[1][2]' (FDR) to 'u0/i_2/DIV/STAGES[0].x_reg[1][36]'
INFO: [Synth 8-3886] merging instance 'u0/i_2/DIV/STAGES[0].x_reg[1][1]' (FDR) to 'u0/i_2/DIV/STAGES[0].x_reg[1][36]'
INFO: [Synth 8-3886] merging instance 'u0/i_2/DIV/STAGES[0].x_reg[1][0]' (FDR) to 'u0/i_2/DIV/STAGES[0].x_reg[1][36]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u0/i_2/\DIV/STAGES[0].x_reg[1][36] )
INFO: [Synth 8-3886] merging instance 'u0/i_2/DIV/STAGES[1].z_reg[2][0]' (FD) to 'u0/i_2/DIV/STAGES[0].z_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'u0/i_2/DIV/STAGES[1].x_reg[2][0]' (FD) to 'u0/i_2/DIV/STAGES[0].z_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'u0/i_2/DIV/STAGES[1].x_reg[2][1]' (FD) to 'u0/i_2/DIV/STAGES[0].z_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'u0/i_2/DIV/STAGES[1].x_reg[2][2]' (FD) to 'u0/i_2/DIV/STAGES[0].z_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'u0/i_2/DIV/STAGES[1].x_reg[2][3]' (FD) to 'u0/i_2/DIV/STAGES[0].z_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'u0/i_2/DIV/STAGES[1].z_reg[2][1]' (FD) to 'u0/i_2/DIV/STAGES[0].z_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'u0/i_2/DIV/STAGES[1].z_reg[2][2]' (FD) to 'u0/i_2/DIV/STAGES[0].z_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'u0/i_2/DIV/STAGES[1].z_reg[2][3]' (FD) to 'u0/i_2/DIV/STAGES[0].z_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'u0/i_2/DIV/STAGES[1].z_reg[2][4]' (FD) to 'u0/i_2/DIV/STAGES[0].z_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'u0/i_2/DIV/STAGES[1].z_reg[2][5]' (FD) to 'u0/i_2/DIV/STAGES[0].z_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'u0/i_2/DIV/STAGES[1].z_reg[2][6]' (FD) to 'u0/i_2/DIV/STAGES[0].z_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'u0/i_2/DIV/STAGES[1].z_reg[2][7]' (FD) to 'u0/i_2/DIV/STAGES[0].z_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'u0/i_2/DIV/STAGES[1].z_reg[2][8]' (FD) to 'u0/i_2/DIV/STAGES[0].z_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'u0/i_2/DIV/STAGES[1].z_reg[2][9]' (FD) to 'u0/i_2/DIV/STAGES[0].z_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'u0/i_2/DIV/STAGES[1].z_reg[2][10]' (FD) to 'u0/i_2/DIV/STAGES[0].z_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'u0/i_2/DIV/STAGES[1].z_reg[2][11]' (FD) to 'u0/i_2/DIV/STAGES[0].z_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'u0/i_2/DIV/STAGES[1].z_reg[2][12]' (FD) to 'u0/i_2/DIV/STAGES[0].z_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'u0/i_2/DIV/STAGES[1].z_reg[2][13]' (FD) to 'u0/i_2/DIV/STAGES[0].z_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'u0/i_2/DIV/STAGES[1].z_reg[2][14]' (FD) to 'u0/i_2/DIV/STAGES[0].z_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'u0/i_2/DIV/STAGES[1].z_reg[2][15]' (FD) to 'u0/i_2/DIV/STAGES[0].z_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'u0/i_2/DIV/STAGES[1].z_reg[2][16]' (FD) to 'u0/i_2/DIV/STAGES[0].z_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'u0/i_2/DIV/STAGES[1].z_reg[2][17]' (FD) to 'u0/i_2/DIV/STAGES[0].z_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'u0/i_2/DIV/STAGES[1].z_reg[2][18]' (FD) to 'u0/i_2/DIV/STAGES[0].z_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'u0/i_2/DIV/STAGES[1].z_reg[2][19]' (FD) to 'u0/i_2/DIV/STAGES[0].z_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'u0/i_2/DIV/STAGES[1].z_reg[2][20]' (FD) to 'u0/i_2/DIV/STAGES[0].z_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'u0/i_2/DIV/STAGES[1].z_reg[2][21]' (FD) to 'u0/i_2/DIV/STAGES[0].z_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'u0/i_2/DIV/STAGES[1].z_reg[2][22]' (FD) to 'u0/i_2/DIV/STAGES[0].z_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'u0/i_2/DIV/STAGES[1].z_reg[2][23]' (FD) to 'u0/i_2/DIV/STAGES[0].z_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'u0/i_2/DIV/STAGES[1].z_reg[2][24]' (FD) to 'u0/i_2/DIV/STAGES[0].z_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'u0/i_2/DIV/STAGES[1].z_reg[2][25]' (FD) to 'u0/i_2/DIV/STAGES[0].z_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'u0/i_2/DIV/STAGES[1].z_reg[2][26]' (FD) to 'u0/i_2/DIV/STAGES[0].z_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'u0/i_2/DIV/STAGES[1].x_reg[2][36]' (FD) to 'u0/i_2/DIV/STAGES[0].z_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'u0/i_2/DIV/STAGES[2].z_reg[3][1]' (FD) to 'u0/i_2/DIV/STAGES[2].x_reg[3][36]'
INFO: [Synth 8-3886] merging instance 'u0/i_2/DIV/STAGES[2].x_reg[3][3]' (FD) to 'u0/i_2/DIV/STAGES[2].x_reg[3][36]'
INFO: [Synth 8-3886] merging instance 'u0/i_2/DIV/STAGES[2].x_reg[3][2]' (FD) to 'u0/i_2/DIV/STAGES[2].x_reg[3][36]'
INFO: [Synth 8-3886] merging instance 'u0/i_2/DIV/STAGES[2].x_reg[3][1]' (FD) to 'u0/i_2/DIV/STAGES[2].x_reg[3][36]'
INFO: [Synth 8-3886] merging instance 'u0/i_2/DIV/STAGES[2].x_reg[3][0]' (FD) to 'u0/i_2/DIV/STAGES[2].x_reg[3][36]'
INFO: [Synth 8-3886] merging instance 'u0/i_2/DIV/STAGES[2].z_reg[3][2]' (FD) to 'u0/i_2/DIV/STAGES[2].x_reg[3][36]'
INFO: [Synth 8-3886] merging instance 'u0/i_2/DIV/STAGES[2].z_reg[3][3]' (FD) to 'u0/i_2/DIV/STAGES[2].x_reg[3][36]'
INFO: [Synth 8-3886] merging instance 'u0/i_2/DIV/STAGES[2].z_reg[3][4]' (FD) to 'u0/i_2/DIV/STAGES[2].x_reg[3][36]'
INFO: [Synth 8-3886] merging instance 'u0/i_2/DIV/STAGES[2].z_reg[3][5]' (FD) to 'u0/i_2/DIV/STAGES[2].x_reg[3][36]'
INFO: [Synth 8-3886] merging instance 'u0/i_2/DIV/STAGES[2].z_reg[3][6]' (FD) to 'u0/i_2/DIV/STAGES[2].x_reg[3][36]'
INFO: [Synth 8-3886] merging instance 'u0/i_2/DIV/STAGES[2].z_reg[3][7]' (FD) to 'u0/i_2/DIV/STAGES[2].x_reg[3][36]'
INFO: [Synth 8-3886] merging instance 'u0/i_2/DIV/STAGES[2].z_reg[3][8]' (FD) to 'u0/i_2/DIV/STAGES[2].x_reg[3][36]'
INFO: [Synth 8-3886] merging instance 'u0/i_2/DIV/STAGES[2].z_reg[3][9]' (FD) to 'u0/i_2/DIV/STAGES[2].x_reg[3][36]'
INFO: [Synth 8-3886] merging instance 'u0/i_2/DIV/STAGES[2].z_reg[3][10]' (FD) to 'u0/i_2/DIV/STAGES[2].x_reg[3][36]'
INFO: [Synth 8-3886] merging instance 'u0/i_2/DIV/STAGES[2].z_reg[3][11]' (FD) to 'u0/i_2/DIV/STAGES[2].x_reg[3][36]'
INFO: [Synth 8-3886] merging instance 'u0/i_2/DIV/STAGES[2].z_reg[3][12]' (FD) to 'u0/i_2/DIV/STAGES[2].x_reg[3][36]'
INFO: [Synth 8-3886] merging instance 'u0/i_2/DIV/STAGES[2].z_reg[3][13]' (FD) to 'u0/i_2/DIV/STAGES[2].x_reg[3][36]'
INFO: [Synth 8-3886] merging instance 'u0/i_2/DIV/STAGES[2].z_reg[3][14]' (FD) to 'u0/i_2/DIV/STAGES[2].x_reg[3][36]'
INFO: [Synth 8-3886] merging instance 'u0/i_2/DIV/STAGES[2].z_reg[3][15]' (FD) to 'u0/i_2/DIV/STAGES[2].x_reg[3][36]'
INFO: [Synth 8-3886] merging instance 'u0/i_2/DIV/STAGES[2].z_reg[3][16]' (FD) to 'u0/i_2/DIV/STAGES[2].x_reg[3][36]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u0/i_2/\DIV/STAGES[0].z_reg[1][31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u0/i_2/\DIV/STAGES[2].z_reg[3][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u0/i_2/\DIV/STAGES[0].z_reg[1][31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u0/i_2/\DIV/STAGES[3].z_reg[4][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u0/i_2/\DIV/STAGES[0].z_reg[1][31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u0/i_2/\DIV/STAGES[4].z_reg[5][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u0/i_2/\DIV/STAGES[0].z_reg[1][31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u0/i_2/\DIV/STAGES[5].z_reg[6][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u0/i_2/\DIV/STAGES[0].z_reg[1][31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u0/i_2/\DIV/STAGES[6].z_reg[7][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u0/i_2/\DIV/STAGES[0].z_reg[1][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u0/i_2/\DIV/STAGES[0].z_reg[1][31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u0/i_2/\DIV/STAGES[7].z_reg[8][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u0/i_1/\ROTOR/STAGES[0].x_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u0/i_2/\DIV/STAGES[1].z_reg[2][27] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u0/i_2/\DIV/STAGES[1].z_reg[2][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_6302/\angle_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CORDIC_ROTOR[4].ROTOR/x_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CORDIC_ROTOR[4].ROTOR/y_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CORDIC_ROTOR[4].ROTOR/x_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CORDIC_ROTOR[4].ROTOR/y_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CORDIC_ROTOR[4].ROTOR/x_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CORDIC_ROTOR[4].ROTOR/y_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CORDIC_ROTOR[4].ROTOR/x_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CORDIC_ROTOR[4].ROTOR/y_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CORDIC_ROTOR[3].ROTOR/x_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CORDIC_ROTOR[3].ROTOR/y_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CORDIC_ROTOR[3].ROTOR/x_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CORDIC_ROTOR[3].ROTOR/y_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CORDIC_ROTOR[3].ROTOR/x_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CORDIC_ROTOR[3].ROTOR/y_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CORDIC_ROTOR[3].ROTOR/x_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CORDIC_ROTOR[3].ROTOR/y_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CORDIC_ROTOR[1].ROTOR/x_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CORDIC_ROTOR[1].ROTOR/y_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CORDIC_ROTOR[1].ROTOR/x_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CORDIC_ROTOR[1].ROTOR/y_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CORDIC_ROTOR[1].ROTOR/x_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CORDIC_ROTOR[1].ROTOR/y_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CORDIC_ROTOR[1].ROTOR/x_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CORDIC_ROTOR[1].ROTOR/y_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (temp_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\phase_per_sample_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\phase_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CORDIC_ROTOR[1].ROTOR/z_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CORDIC_ROTOR[1].ROTOR/xyz[0].z_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CORDIC_ROTOR[4].ROTOR/xyz[0].y_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CORDIC_ROTOR[4].ROTOR/xyz[0].x_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CORDIC_ROTOR[3].ROTOR/xyz[0].y_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CORDIC_ROTOR[3].ROTOR/xyz[0].x_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CORDIC_ROTOR[1].ROTOR/xyz[0].y_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CORDIC_ROTOR[1].ROTOR/xyz[0].x_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\CORDIC_ROTOR[1].ROTOR/xyz[1].z_reg[2][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CORDIC_ROTOR[1].ROTOR/xyz[2].z_reg[3][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CORDIC_ROTOR[1].ROTOR/xyz[3].z_reg[4][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\CORDIC_ROTOR[1].ROTOR/xyz[4].z_reg[5][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CORDIC_ROTOR[1].ROTOR/xyz[5].z_reg[6][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CORDIC_ROTOR[1].ROTOR/xyz[6].z_reg[7][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\CORDIC_ROTOR[1].ROTOR/xyz[7].z_reg[8][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CORDIC_ROTOR[1].ROTOR/xyz[8].z_reg[9][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_36/\angle_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\phase_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CORDIC_ROTOR[1].ROTOR/z_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CORDIC_ROTOR[1].ROTOR/xyz[0].z_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CORDIC_ROTOR[2].ROTOR/x_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CORDIC_ROTOR[2].ROTOR/y_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CORDIC_ROTOR[2].ROTOR/x_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CORDIC_ROTOR[2].ROTOR/y_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CORDIC_ROTOR[2].ROTOR/x_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CORDIC_ROTOR[2].ROTOR/y_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CORDIC_ROTOR[2].ROTOR/x_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CORDIC_ROTOR[2].ROTOR/y_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CORDIC_ROTOR[2].ROTOR/xyz[0].x_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CORDIC_ROTOR[2].ROTOR/xyz[0].y_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (read_pointer0_inferred/\read_pointer_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Acquired_Hit_Freqs_reg[2][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Acquired_Hit_Freqs_reg[3][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (prn_offset0_inferred/\prn_offset_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (prn_offset0_inferred/\prn_offset_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ABS/x_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ABS/y_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ABS/y_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ABS/x_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ABS/y_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ABS/x_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ABS/y_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ABS/x_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MAX/Top_regs[3].addr_reg[3][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MAX/Top_regs[1].addr_reg[1][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ABS/x_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ABS/y_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ABS/xyz[0].y_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ABS/xyz[0].x_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Mul_InY_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MUL/\STAGES[0].z_reg[1][4] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MUL/\STAGES[0].z_reg[1][4] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (STAGES[0].z_reg[1][3]) is unused and will be removed from module CORDIC_LIN_ROT.
WARNING: [Synth 8-3332] Sequential element (STAGES[0].z_reg[1][2]) is unused and will be removed from module CORDIC_LIN_ROT.
WARNING: [Synth 8-3332] Sequential element (STAGES[0].z_reg[1][1]) is unused and will be removed from module CORDIC_LIN_ROT.
WARNING: [Synth 8-3332] Sequential element (STAGES[0].z_reg[1][0]) is unused and will be removed from module CORDIC_LIN_ROT.
WARNING: [Synth 8-3332] Sequential element (STAGES[1].z_reg[2][3]) is unused and will be removed from module CORDIC_LIN_ROT.
WARNING: [Synth 8-3332] Sequential element (STAGES[1].z_reg[2][2]) is unused and will be removed from module CORDIC_LIN_ROT.
WARNING: [Synth 8-3332] Sequential element (STAGES[1].z_reg[2][1]) is unused and will be removed from module CORDIC_LIN_ROT.
WARNING: [Synth 8-3332] Sequential element (STAGES[1].z_reg[2][0]) is unused and will be removed from module CORDIC_LIN_ROT.
WARNING: [Synth 8-3332] Sequential element (STAGES[1].x_reg[2][7]) is unused and will be removed from module CORDIC_LIN_ROT.
WARNING: [Synth 8-3332] Sequential element (STAGES[1].x_reg[2][6]) is unused and will be removed from module CORDIC_LIN_ROT.
WARNING: [Synth 8-3332] Sequential element (STAGES[1].x_reg[2][5]) is unused and will be removed from module CORDIC_LIN_ROT.
WARNING: [Synth 8-3332] Sequential element (STAGES[1].x_reg[2][4]) is unused and will be removed from module CORDIC_LIN_ROT.
WARNING: [Synth 8-3332] Sequential element (STAGES[2].z_reg[3][3]) is unused and will be removed from module CORDIC_LIN_ROT.
WARNING: [Synth 8-3332] Sequential element (STAGES[2].z_reg[3][2]) is unused and will be removed from module CORDIC_LIN_ROT.
WARNING: [Synth 8-3332] Sequential element (STAGES[2].z_reg[3][1]) is unused and will be removed from module CORDIC_LIN_ROT.
WARNING: [Synth 8-3332] Sequential element (STAGES[2].z_reg[3][0]) is unused and will be removed from module CORDIC_LIN_ROT.
WARNING: [Synth 8-3332] Sequential element (STAGES[2].x_reg[3][11]) is unused and will be removed from module CORDIC_LIN_ROT.
WARNING: [Synth 8-3332] Sequential element (STAGES[2].x_reg[3][10]) is unused and will be removed from module CORDIC_LIN_ROT.
WARNING: [Synth 8-3332] Sequential element (STAGES[2].x_reg[3][9]) is unused and will be removed from module CORDIC_LIN_ROT.
WARNING: [Synth 8-3332] Sequential element (STAGES[2].x_reg[3][8]) is unused and will be removed from module CORDIC_LIN_ROT.
WARNING: [Synth 8-3332] Sequential element (STAGES[2].x_reg[3][7]) is unused and will be removed from module CORDIC_LIN_ROT.
WARNING: [Synth 8-3332] Sequential element (STAGES[2].x_reg[3][6]) is unused and will be removed from module CORDIC_LIN_ROT.
WARNING: [Synth 8-3332] Sequential element (STAGES[2].x_reg[3][5]) is unused and will be removed from module CORDIC_LIN_ROT.
WARNING: [Synth 8-3332] Sequential element (STAGES[2].x_reg[3][4]) is unused and will be removed from module CORDIC_LIN_ROT.
WARNING: [Synth 8-3332] Sequential element (STAGES[3].z_reg[4][3]) is unused and will be removed from module CORDIC_LIN_ROT.
WARNING: [Synth 8-3332] Sequential element (STAGES[3].z_reg[4][2]) is unused and will be removed from module CORDIC_LIN_ROT.
WARNING: [Synth 8-3332] Sequential element (STAGES[3].z_reg[4][1]) is unused and will be removed from module CORDIC_LIN_ROT.
WARNING: [Synth 8-3332] Sequential element (STAGES[3].z_reg[4][0]) is unused and will be removed from module CORDIC_LIN_ROT.
WARNING: [Synth 8-3332] Sequential element (STAGES[3].x_reg[4][15]) is unused and will be removed from module CORDIC_LIN_ROT.
WARNING: [Synth 8-3332] Sequential element (STAGES[3].x_reg[4][14]) is unused and will be removed from module CORDIC_LIN_ROT.
WARNING: [Synth 8-3332] Sequential element (STAGES[3].x_reg[4][13]) is unused and will be removed from module CORDIC_LIN_ROT.
WARNING: [Synth 8-3332] Sequential element (STAGES[3].x_reg[4][12]) is unused and will be removed from module CORDIC_LIN_ROT.
WARNING: [Synth 8-3332] Sequential element (STAGES[3].x_reg[4][11]) is unused and will be removed from module CORDIC_LIN_ROT.
WARNING: [Synth 8-3332] Sequential element (STAGES[3].x_reg[4][10]) is unused and will be removed from module CORDIC_LIN_ROT.
WARNING: [Synth 8-3332] Sequential element (STAGES[3].x_reg[4][9]) is unused and will be removed from module CORDIC_LIN_ROT.
WARNING: [Synth 8-3332] Sequential element (STAGES[3].x_reg[4][8]) is unused and will be removed from module CORDIC_LIN_ROT.
WARNING: [Synth 8-3332] Sequential element (STAGES[3].x_reg[4][7]) is unused and will be removed from module CORDIC_LIN_ROT.
WARNING: [Synth 8-3332] Sequential element (STAGES[3].x_reg[4][6]) is unused and will be removed from module CORDIC_LIN_ROT.
WARNING: [Synth 8-3332] Sequential element (STAGES[3].x_reg[4][5]) is unused and will be removed from module CORDIC_LIN_ROT.
WARNING: [Synth 8-3332] Sequential element (STAGES[3].x_reg[4][4]) is unused and will be removed from module CORDIC_LIN_ROT.
WARNING: [Synth 8-3332] Sequential element (STAGES[4].z_reg[5][3]) is unused and will be removed from module CORDIC_LIN_ROT.
WARNING: [Synth 8-3332] Sequential element (STAGES[4].z_reg[5][2]) is unused and will be removed from module CORDIC_LIN_ROT.
WARNING: [Synth 8-3332] Sequential element (STAGES[4].z_reg[5][1]) is unused and will be removed from module CORDIC_LIN_ROT.
WARNING: [Synth 8-3332] Sequential element (STAGES[4].z_reg[5][0]) is unused and will be removed from module CORDIC_LIN_ROT.
WARNING: [Synth 8-3332] Sequential element (STAGES[4].x_reg[5][19]) is unused and will be removed from module CORDIC_LIN_ROT.
WARNING: [Synth 8-3332] Sequential element (STAGES[4].x_reg[5][18]) is unused and will be removed from module CORDIC_LIN_ROT.
WARNING: [Synth 8-3332] Sequential element (STAGES[4].x_reg[5][17]) is unused and will be removed from module CORDIC_LIN_ROT.
WARNING: [Synth 8-3332] Sequential element (STAGES[4].x_reg[5][16]) is unused and will be removed from module CORDIC_LIN_ROT.
WARNING: [Synth 8-3332] Sequential element (STAGES[4].x_reg[5][15]) is unused and will be removed from module CORDIC_LIN_ROT.
WARNING: [Synth 8-3332] Sequential element (STAGES[4].x_reg[5][14]) is unused and will be removed from module CORDIC_LIN_ROT.
WARNING: [Synth 8-3332] Sequential element (STAGES[4].x_reg[5][13]) is unused and will be removed from module CORDIC_LIN_ROT.
WARNING: [Synth 8-3332] Sequential element (STAGES[4].x_reg[5][12]) is unused and will be removed from module CORDIC_LIN_ROT.
WARNING: [Synth 8-3332] Sequential element (STAGES[4].x_reg[5][11]) is unused and will be removed from module CORDIC_LIN_ROT.
WARNING: [Synth 8-3332] Sequential element (STAGES[4].x_reg[5][10]) is unused and will be removed from module CORDIC_LIN_ROT.
WARNING: [Synth 8-3332] Sequential element (STAGES[4].x_reg[5][9]) is unused and will be removed from module CORDIC_LIN_ROT.
WARNING: [Synth 8-3332] Sequential element (STAGES[4].x_reg[5][8]) is unused and will be removed from module CORDIC_LIN_ROT.
WARNING: [Synth 8-3332] Sequential element (STAGES[4].x_reg[5][7]) is unused and will be removed from module CORDIC_LIN_ROT.
WARNING: [Synth 8-3332] Sequential element (STAGES[4].x_reg[5][6]) is unused and will be removed from module CORDIC_LIN_ROT.
WARNING: [Synth 8-3332] Sequential element (STAGES[4].x_reg[5][5]) is unused and will be removed from module CORDIC_LIN_ROT.
WARNING: [Synth 8-3332] Sequential element (STAGES[4].x_reg[5][4]) is unused and will be removed from module CORDIC_LIN_ROT.
WARNING: [Synth 8-3332] Sequential element (STAGES[5].z_reg[6][3]) is unused and will be removed from module CORDIC_LIN_ROT.
WARNING: [Synth 8-3332] Sequential element (STAGES[5].z_reg[6][2]) is unused and will be removed from module CORDIC_LIN_ROT.
WARNING: [Synth 8-3332] Sequential element (STAGES[5].z_reg[6][1]) is unused and will be removed from module CORDIC_LIN_ROT.
WARNING: [Synth 8-3332] Sequential element (STAGES[5].z_reg[6][0]) is unused and will be removed from module CORDIC_LIN_ROT.
WARNING: [Synth 8-3332] Sequential element (STAGES[5].x_reg[6][23]) is unused and will be removed from module CORDIC_LIN_ROT.
WARNING: [Synth 8-3332] Sequential element (STAGES[5].x_reg[6][22]) is unused and will be removed from module CORDIC_LIN_ROT.
WARNING: [Synth 8-3332] Sequential element (STAGES[5].x_reg[6][21]) is unused and will be removed from module CORDIC_LIN_ROT.
WARNING: [Synth 8-3332] Sequential element (STAGES[5].x_reg[6][20]) is unused and will be removed from module CORDIC_LIN_ROT.
WARNING: [Synth 8-3332] Sequential element (STAGES[5].x_reg[6][19]) is unused and will be removed from module CORDIC_LIN_ROT.
WARNING: [Synth 8-3332] Sequential element (STAGES[5].x_reg[6][18]) is unused and will be removed from module CORDIC_LIN_ROT.
WARNING: [Synth 8-3332] Sequential element (STAGES[5].x_reg[6][17]) is unused and will be removed from module CORDIC_LIN_ROT.
WARNING: [Synth 8-3332] Sequential element (STAGES[5].x_reg[6][16]) is unused and will be removed from module CORDIC_LIN_ROT.
WARNING: [Synth 8-3332] Sequential element (STAGES[5].x_reg[6][15]) is unused and will be removed from module CORDIC_LIN_ROT.
WARNING: [Synth 8-3332] Sequential element (STAGES[5].x_reg[6][14]) is unused and will be removed from module CORDIC_LIN_ROT.
WARNING: [Synth 8-3332] Sequential element (STAGES[5].x_reg[6][13]) is unused and will be removed from module CORDIC_LIN_ROT.
WARNING: [Synth 8-3332] Sequential element (STAGES[5].x_reg[6][12]) is unused and will be removed from module CORDIC_LIN_ROT.
WARNING: [Synth 8-3332] Sequential element (STAGES[5].x_reg[6][11]) is unused and will be removed from module CORDIC_LIN_ROT.
WARNING: [Synth 8-3332] Sequential element (STAGES[5].x_reg[6][10]) is unused and will be removed from module CORDIC_LIN_ROT.
WARNING: [Synth 8-3332] Sequential element (STAGES[5].x_reg[6][9]) is unused and will be removed from module CORDIC_LIN_ROT.
WARNING: [Synth 8-3332] Sequential element (STAGES[5].x_reg[6][8]) is unused and will be removed from module CORDIC_LIN_ROT.
WARNING: [Synth 8-3332] Sequential element (STAGES[5].x_reg[6][7]) is unused and will be removed from module CORDIC_LIN_ROT.
WARNING: [Synth 8-3332] Sequential element (STAGES[5].x_reg[6][6]) is unused and will be removed from module CORDIC_LIN_ROT.
WARNING: [Synth 8-3332] Sequential element (STAGES[5].x_reg[6][5]) is unused and will be removed from module CORDIC_LIN_ROT.
WARNING: [Synth 8-3332] Sequential element (STAGES[5].x_reg[6][4]) is unused and will be removed from module CORDIC_LIN_ROT.
WARNING: [Synth 8-3332] Sequential element (STAGES[6].z_reg[7][3]) is unused and will be removed from module CORDIC_LIN_ROT.
WARNING: [Synth 8-3332] Sequential element (STAGES[6].z_reg[7][2]) is unused and will be removed from module CORDIC_LIN_ROT.
WARNING: [Synth 8-3332] Sequential element (STAGES[6].z_reg[7][1]) is unused and will be removed from module CORDIC_LIN_ROT.
WARNING: [Synth 8-3332] Sequential element (STAGES[6].z_reg[7][0]) is unused and will be removed from module CORDIC_LIN_ROT.
WARNING: [Synth 8-3332] Sequential element (STAGES[6].x_reg[7][27]) is unused and will be removed from module CORDIC_LIN_ROT.
WARNING: [Synth 8-3332] Sequential element (STAGES[6].x_reg[7][26]) is unused and will be removed from module CORDIC_LIN_ROT.
WARNING: [Synth 8-3332] Sequential element (STAGES[6].x_reg[7][25]) is unused and will be removed from module CORDIC_LIN_ROT.
WARNING: [Synth 8-3332] Sequential element (STAGES[6].x_reg[7][24]) is unused and will be removed from module CORDIC_LIN_ROT.
WARNING: [Synth 8-3332] Sequential element (STAGES[6].x_reg[7][23]) is unused and will be removed from module CORDIC_LIN_ROT.
WARNING: [Synth 8-3332] Sequential element (STAGES[6].x_reg[7][22]) is unused and will be removed from module CORDIC_LIN_ROT.
WARNING: [Synth 8-3332] Sequential element (STAGES[6].x_reg[7][21]) is unused and will be removed from module CORDIC_LIN_ROT.
WARNING: [Synth 8-3332] Sequential element (STAGES[6].x_reg[7][20]) is unused and will be removed from module CORDIC_LIN_ROT.
WARNING: [Synth 8-3332] Sequential element (STAGES[6].x_reg[7][19]) is unused and will be removed from module CORDIC_LIN_ROT.
WARNING: [Synth 8-3332] Sequential element (STAGES[6].x_reg[7][18]) is unused and will be removed from module CORDIC_LIN_ROT.
WARNING: [Synth 8-3332] Sequential element (STAGES[6].x_reg[7][17]) is unused and will be removed from module CORDIC_LIN_ROT.
WARNING: [Synth 8-3332] Sequential element (STAGES[6].x_reg[7][16]) is unused and will be removed from module CORDIC_LIN_ROT.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:41 ; elapsed = 00:04:51 . Memory (MB): peak = 2711.297 ; gain = 2502.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+--------------------+---------------+----------------+
|Module Name | RTL Object         | Depth x Width | Implemented As | 
+------------+--------------------+---------------+----------------+
|Acquire     | p_0_out            | 64x32         | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | prn_offset_reg_rep | 2048x4        | Block RAM      | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 2048x4        | LUT            | 
|Acquire     | p_0_out            | 64x32         | LUT            | 
+------------+--------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |Acquire__GB0       |           1|     15515|
|2     |Acquire__GB1       |           1|      7883|
|3     |Acquire__GB2       |           1|      5920|
|4     |Acquire__GB3       |           1|      6871|
|5     |Acquire__GB4       |           1|      9158|
|6     |Acquire__GB5       |           1|     16210|
|7     |Acquire__GB6       |           1|     13736|
|8     |Acquire__GB7       |           1|     12161|
|9     |Acquire__GB8       |           1|      4847|
|10    |Acquire__GB9       |           1|     11939|
|11    |Acquire__GB10      |           1|     13955|
|12    |Acquire__GB11      |           1|      5888|
|13    |Acquire__GB12      |           1|     11251|
|14    |Acquire__GB13      |           1|      4449|
|15    |Acquire__GB14      |           1|      4580|
|16    |Acquire__GB15      |           1|      7850|
|17    |Acquire__GB16      |           1|      8761|
|18    |Acquire__GB17      |           1|      8510|
|19    |Acquire__GB18      |           1|      6959|
|20    |Acquire__GB19      |           1|      6082|
|21    |Acquire__GB20      |           1|      9621|
|22    |Acquire__GB21      |           1|     15915|
|23    |Acquire__GB22      |           1|      6934|
|24    |Acquire__GB23      |           1|      5879|
|25    |Acquire__GB24      |           1|     12708|
|26    |Acquire__GB25      |           1|     10175|
|27    |Acquire__GB26      |           1|      7699|
|28    |Acquire__GB27      |           1|     18031|
|29    |Acquire__GB28      |           1|      5874|
|30    |Acquire__GB29      |           1|     18110|
|31    |Acquire__GB30      |           1|      4971|
|32    |Acquire__GB31      |           1|     12880|
|33    |Acquire__GB32      |           1|      6118|
|34    |Acquire__GB33      |           1|      8664|
|35    |Track__GB0         |           1|      7058|
|36    |Track__GB1         |           1|      5209|
|37    |CORDIC_CIRC_VECT   |           1|      7453|
|38    |Track__GB3         |           1|      4082|
|39    |Top_Acq_Track__GC0 |           1|       184|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'CLOCK_NETWORK/clk_out1' to pin 'CLOCK_NETWORK/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:05:02 ; elapsed = 00:05:13 . Memory (MB): peak = 2895.141 ; gain = 2685.934
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |Acquire__GB0       |           1|     15515|
|2     |Acquire__GB1       |           1|      7883|
|3     |Acquire__GB2       |           1|      5920|
|4     |Acquire__GB3       |           1|      6871|
|5     |Acquire__GB4       |           1|      9158|
|6     |Acquire__GB5       |           1|     16210|
|7     |Acquire__GB6       |           1|     13736|
|8     |Acquire__GB7       |           1|     12161|
|9     |Acquire__GB8       |           1|      4847|
|10    |Acquire__GB9       |           1|     11939|
|11    |Acquire__GB10      |           1|     13955|
|12    |Acquire__GB11      |           1|      5888|
|13    |Acquire__GB12      |           1|     11251|
|14    |Acquire__GB13      |           1|      4449|
|15    |Acquire__GB14      |           1|      4580|
|16    |Acquire__GB15      |           1|      7850|
|17    |Acquire__GB16      |           1|      8761|
|18    |Acquire__GB17      |           1|      8510|
|19    |Acquire__GB18      |           1|      6959|
|20    |Acquire__GB19      |           1|      6082|
|21    |Acquire__GB20      |           1|      9621|
|22    |Acquire__GB21      |           1|     15915|
|23    |Acquire__GB22      |           1|      6934|
|24    |Acquire__GB23      |           1|      5879|
|25    |Acquire__GB24      |           1|     12708|
|26    |Acquire__GB25      |           1|     10175|
|27    |Acquire__GB26      |           1|      7699|
|28    |Acquire__GB27      |           1|     18031|
|29    |Acquire__GB28      |           1|      5874|
|30    |Acquire__GB29      |           1|     18110|
|31    |Acquire__GB30      |           1|      4971|
|32    |Acquire__GB31      |           1|     12880|
|33    |Acquire__GB32      |           1|      6118|
|34    |Acquire__GB33      |           1|      8664|
|35    |Track__GB0         |           1|      7058|
|36    |Track__GB1         |           1|      5209|
|37    |CORDIC_CIRC_VECT   |           1|      7453|
|38    |Track__GB3         |           1|      4082|
|39    |Top_Acq_Track__GC0 |           1|       184|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance Acq_MOD/i_31/prn_offset_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:06:47 ; elapsed = 00:06:58 . Memory (MB): peak = 3080.676 ; gain = 2871.469
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |Acquire__GB0  |           1|      7554|
|2     |Acquire__GB5  |           1|     14552|
|3     |Acquire__GB6  |           1|      6931|
|4     |Acquire__GB7  |           1|      5680|
|5     |Acquire__GB9  |           1|      7703|
|6     |Acquire__GB10 |           1|      6872|
|7     |Acquire__GB12 |           1|      5256|
|8     |Acquire__GB21 |           1|     14337|
|9     |Acquire__GB24 |           1|     11438|
|10    |Acquire__GB25 |           1|      5628|
|11    |Acquire__GB27 |           1|     16249|
|12    |Acquire__GB29 |           1|     16327|
|13    |Acquire__GB31 |           1|     11518|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I1  has unconnected pin dina[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I1  has unconnected pin dina[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I1  has unconnected pin dina[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I1  has unconnected pin dina[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I1  has unconnected pin dina[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I1  has unconnected pin dina[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I1  has unconnected pin dina[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I1  has unconnected pin dina[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I1  has unconnected pin dina[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I1  has unconnected pin dina[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I1  has unconnected pin dina[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I1  has unconnected pin dina[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I1  has unconnected pin dinb[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I1  has unconnected pin dinb[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I1  has unconnected pin dinb[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I1  has unconnected pin dinb[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I1  has unconnected pin dinb[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I1  has unconnected pin dinb[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I1  has unconnected pin dinb[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I1  has unconnected pin dinb[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I1  has unconnected pin dinb[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I1  has unconnected pin dinb[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I1  has unconnected pin dinb[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I1  has unconnected pin dinb[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I2  has unconnected pin dina[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I2  has unconnected pin dina[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I2  has unconnected pin dina[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I2  has unconnected pin dina[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I2  has unconnected pin dina[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I2  has unconnected pin dina[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I2  has unconnected pin dina[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I2  has unconnected pin dina[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I2  has unconnected pin dina[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I2  has unconnected pin dina[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I2  has unconnected pin dina[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I2  has unconnected pin dina[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I2  has unconnected pin dinb[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I2  has unconnected pin dinb[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I2  has unconnected pin dinb[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I2  has unconnected pin dinb[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I2  has unconnected pin dinb[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I2  has unconnected pin dinb[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I2  has unconnected pin dinb[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I2  has unconnected pin dinb[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I2  has unconnected pin dinb[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I2  has unconnected pin dinb[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I2  has unconnected pin dinb[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I2  has unconnected pin dinb[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I3  has unconnected pin dina[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I3  has unconnected pin dina[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I3  has unconnected pin dina[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I3  has unconnected pin dina[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I3  has unconnected pin dina[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I3  has unconnected pin dina[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I3  has unconnected pin dina[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I3  has unconnected pin dina[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I3  has unconnected pin dina[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I3  has unconnected pin dina[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I3  has unconnected pin dina[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_I3  has unconnected pin dina[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_Q1  has unconnected pin dina[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_Q1  has unconnected pin dina[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_Q1  has unconnected pin dina[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_Q1  has unconnected pin dina[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_Q1  has unconnected pin dina[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_Q1  has unconnected pin dina[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_Q1  has unconnected pin dina[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_Q1  has unconnected pin dina[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_Q1  has unconnected pin dina[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_Q1  has unconnected pin dina[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_Q1  has unconnected pin dina[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_Q1  has unconnected pin dina[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_Q1  has unconnected pin dinb[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_Q1  has unconnected pin dinb[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_Q1  has unconnected pin dinb[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_Q1  has unconnected pin dinb[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_Q1  has unconnected pin dinb[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_Q1  has unconnected pin dinb[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_Q1  has unconnected pin dinb[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_Q1  has unconnected pin dinb[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_Q1  has unconnected pin dinb[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_Q1  has unconnected pin dinb[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_Q1  has unconnected pin dinb[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_Q1  has unconnected pin dinb[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_Q2  has unconnected pin dina[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_Q2  has unconnected pin dina[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_Q2  has unconnected pin dina[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_Q2  has unconnected pin dina[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_Q2  has unconnected pin dina[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_Q2  has unconnected pin dina[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_Q2  has unconnected pin dina[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_Q2  has unconnected pin dina[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_Q2  has unconnected pin dina[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_Q2  has unconnected pin dina[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_Q2  has unconnected pin dina[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_Q2  has unconnected pin dina[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_Q2  has unconnected pin dinb[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_Q2  has unconnected pin dinb[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_Q2  has unconnected pin dinb[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \MEM/MEM_Q2  has unconnected pin dinb[8]
INFO: [Common 17-14] Message 'Synth 8-4442' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:07:20 ; elapsed = 00:07:31 . Memory (MB): peak = 3080.676 ; gain = 2871.469
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:07:23 ; elapsed = 00:07:35 . Memory (MB): peak = 3080.676 ; gain = 2871.469
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:07:31 ; elapsed = 00:07:43 . Memory (MB): peak = 3080.676 ; gain = 2871.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:07:32 ; elapsed = 00:07:44 . Memory (MB): peak = 3080.676 ; gain = 2871.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:07:33 ; elapsed = 00:07:45 . Memory (MB): peak = 3080.676 ; gain = 2871.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:07:35 ; elapsed = 00:07:46 . Memory (MB): peak = 3080.676 ; gain = 2871.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                     | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Acquire     | CORDIC_ROTOR[2].ROTOR/xyz[0].z_reg[1][27]    | 3      | 28    | NO           | NO                 | YES               | 28     | 0       | 
|Acquire     | CORDIC_ROTOR[2].ROTOR/xyz[10].strobe_reg[11] | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Acquire     | ABS/xyz[21].strobe_reg[22]                   | 23     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|cacodeNCO   | G1_E_reg[0]                                  | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Track       | CART2POL/STAGES[9].strobe_reg[10][2]         | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Track       | MUL/STAGES[2].z_reg[3][21]                   | 3      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|Track       | MUL/STAGES[3].z_reg[4][17]                   | 4      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|Track       | MUL/STAGES[4].z_reg[5][14]                   | 5      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|Track       | MUL/STAGES[5].z_reg[6][10]                   | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Track       | MUL/STAGES[6].z_reg[7][6]                    | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|Track       | MUL/STAGES[7].strobe_reg[8][2]               | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Track       | MUL/STAGES[7].strobe_reg[8][1]               | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|Track       | ROTOR/STAGES[5].code_pipe_reg[6][2]          | 7      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|Track       | DIV/STAGES[7].sign_reg[8]                    | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Track       | DIV/STAGES[7].strobe_reg[8][0]               | 18     | 1     | NO           | NO                 | YES               | 0      | 1       | 
+------------+----------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |ila_1         |         1|
|2     |ila_0         |         1|
|3     |clk_wiz_0     |         1|
|4     |blk_mem_I     |         2|
|5     |blk_mem_I1    |         1|
|6     |blk_mem_Q     |         2|
|7     |blk_mem_Q1    |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |blk_mem_I    |     1|
|2     |blk_mem_I1   |     1|
|3     |blk_mem_I__1 |     1|
|4     |blk_mem_Q    |     1|
|5     |blk_mem_Q1   |     1|
|6     |blk_mem_Q__1 |     1|
|7     |clk_wiz_0    |     1|
|8     |ila_0        |     1|
|9     |ila_1        |     1|
|10    |CARRY8       |  9151|
|11    |LUT1         |  4632|
|12    |LUT2         | 19776|
|13    |LUT3         | 33128|
|14    |LUT4         | 25677|
|15    |LUT5         |  3297|
|16    |LUT6         | 70659|
|17    |MUXF7        | 30504|
|18    |MUXF8        | 14528|
|19    |RAMB18E2     |     1|
|20    |SRL16E       |   134|
|21    |SRLC32E      |     3|
|22    |XORCY        |    99|
|23    |FDRE         | 31845|
|24    |FDSE         |    55|
|25    |IBUF         |     1|
|26    |OBUF         |     1|
+------+-------------+------+

Report Instance Areas: 
+------+----------------------------+-----------------+-------+
|      |Instance                    |Module           |Cells  |
+------+----------------------------+-----------------+-------+
|1     |top                         |                 | 243612|
|2     |  Acq_MOD                   |Acquire          | 229676|
|3     |    ABS                     |CORDIC_VECT      |   8477|
|4     |    \CORDIC_ROTOR[1].ROTOR  |CORDIC           |  15630|
|5     |    \CORDIC_ROTOR[2].ROTOR  |CORDIC_0         |   6153|
|6     |    \CORDIC_ROTOR[3].ROTOR  |CORDIC_1         |  17642|
|7     |    \CORDIC_ROTOR[4].ROTOR  |CORDIC_2         |  15328|
|8     |    MAX                     |sorter           |    631|
|9     |  u0                        |Track            |  13800|
|10    |    NCO                     |cacodeNCO        |    223|
|11    |    CART2POL                |CORDIC_CIRC_VECT |   3847|
|12    |    DIV                     |CORDIC_LIN_VECT  |   2244|
|13    |    MUL                     |CORDIC_LIN_ROT   |   2752|
|14    |    ROTOR                   |CORDIC_CIRC_ROT  |   2317|
|15    |  MEM                       |Memory_Module    |    120|
+------+----------------------------+-----------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:07:35 ; elapsed = 00:07:46 . Memory (MB): peak = 3080.676 ; gain = 2871.469
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 120 critical warnings and 113 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:06:41 ; elapsed = 00:07:17 . Memory (MB): peak = 3080.676 ; gain = 2312.430
Synthesis Optimization Complete : Time (s): cpu = 00:07:35 ; elapsed = 00:07:47 . Memory (MB): peak = 3080.676 ; gain = 2871.469
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 100 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 100 instances were transformed.
  (CARRY4) => CARRY8: 99 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
426 Infos, 211 Warnings, 100 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:09:05 ; elapsed = 00:09:17 . Memory (MB): peak = 3080.676 ; gain = 2837.191
INFO: [Common 17-1381] The checkpoint 'D:/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.runs/synth_1/Top_Acq_Track.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:40 ; elapsed = 00:00:28 . Memory (MB): peak = 3080.676 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 3080.676 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Feb 16 05:17:02 2017...
