Time resolution is 1 ps
$finish called at time : 50 ns : File "E:/Codes/verilog-vivado/rca_files/rca_files.srcs/sim_1/new/rca_tb.v" Line 55
