#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Wed Jan 04 17:01:22 2017
# Process ID: 268
# Current directory: C:/Users/sgspe/Documents/project/Pov display/POVDisplay.runs/synth_1
# Command line: vivado.exe -log povDisplay.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source povDisplay.tcl
# Log file: C:/Users/sgspe/Documents/project/Pov display/POVDisplay.runs/synth_1/povDisplay.vds
# Journal file: C:/Users/sgspe/Documents/project/Pov display/POVDisplay.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source povDisplay.tcl -notrace
Command: synth_design -top povDisplay -part xc7a35ticpg236-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12336 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 282.773 ; gain = 73.328
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'povDisplay' [C:/Users/sgspe/Documents/project/Pov display/POVDisplay.srcs/sources_1/imports/HDL files/povDisplay.sv:1]
WARNING: [Synth 8-387] label required on module instance [C:/Users/sgspe/Documents/project/Pov display/POVDisplay.srcs/sources_1/imports/HDL files/povDisplay.sv:49]
INFO: [Synth 8-638] synthesizing module 'UART_RX' [C:/Users/sgspe/Desktop/UART-RX.sv:23]
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter baud_rate bound to: 9600 - type: integer 
	Parameter div_sample bound to: 4 - type: integer 
	Parameter div_counter bound to: 2604 - type: integer 
	Parameter mid_sample bound to: 2 - type: integer 
	Parameter div_bit bound to: 10 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/sgspe/Desktop/UART-RX.sv:83]
INFO: [Synth 8-256] done synthesizing module 'UART_RX' (1#1) [C:/Users/sgspe/Desktop/UART-RX.sv:23]
WARNING: [Synth 8-3848] Net rgb[19] in module/entity povDisplay does not have driver. [C:/Users/sgspe/Documents/project/Pov display/POVDisplay.srcs/sources_1/imports/HDL files/povDisplay.sv:21]
WARNING: [Synth 8-3848] Net rgb[18] in module/entity povDisplay does not have driver. [C:/Users/sgspe/Documents/project/Pov display/POVDisplay.srcs/sources_1/imports/HDL files/povDisplay.sv:21]
INFO: [Synth 8-256] done synthesizing module 'povDisplay' (2#1) [C:/Users/sgspe/Documents/project/Pov display/POVDisplay.srcs/sources_1/imports/HDL files/povDisplay.sv:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 320.180 ; gain = 110.734
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 320.180 ; gain = 110.734
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35ticpg236-1L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/sgspe/Documents/project/Pov display/POVDisplay.srcs/constrs_1/imports/basys/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/sgspe/Documents/project/Pov display/POVDisplay.srcs/constrs_1/imports/basys/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/sgspe/Documents/project/Pov display/POVDisplay.srcs/constrs_1/imports/basys/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/povDisplay_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/povDisplay_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 614.816 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 614.816 ; gain = 405.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticpg236-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 614.816 ; gain = 405.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 614.816 ; gain = 405.371
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "shift" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inc_bitcounter" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextstate" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "clkCount" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "position" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clkCount" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "leds" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "leds" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "leds" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "leds" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "leds" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 614.816 ; gain = 405.371
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               24 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 11    
	   5 Input     24 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	  20 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 22    
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module povDisplay 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 4     
	               24 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 11    
	   5 Input     24 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	  20 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
Module UART_RX 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "clkCount" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clkCount" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "position" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "leds" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "leds" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "leds" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "leds" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "leds" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3886] merging instance 'firstRead_reg[0]' (FDRE) to 'firstRead_reg[1]'
INFO: [Synth 8-3886] merging instance 'firstRead_reg[1]' (FDRE) to 'firstRead_reg[2]'
INFO: [Synth 8-3886] merging instance 'firstRead_reg[2]' (FDRE) to 'firstRead_reg[3]'
INFO: [Synth 8-3886] merging instance 'firstRead_reg[3]' (FDRE) to 'firstRead_reg[4]'
INFO: [Synth 8-3886] merging instance 'firstRead_reg[4]' (FDRE) to 'firstRead_reg[5]'
INFO: [Synth 8-3886] merging instance 'firstRead_reg[5]' (FDRE) to 'firstRead_reg[6]'
INFO: [Synth 8-3886] merging instance 'firstRead_reg[6]' (FDRE) to 'firstRead_reg[7]'
INFO: [Synth 8-3886] merging instance 'firstRead_reg[7]' (FDRE) to 'firstRead_reg[8]'
INFO: [Synth 8-3886] merging instance 'firstRead_reg[8]' (FDRE) to 'firstRead_reg[9]'
INFO: [Synth 8-3886] merging instance 'firstRead_reg[9]' (FDRE) to 'firstRead_reg[10]'
INFO: [Synth 8-3886] merging instance 'firstRead_reg[10]' (FDRE) to 'firstRead_reg[11]'
INFO: [Synth 8-3886] merging instance 'firstRead_reg[11]' (FDRE) to 'firstRead_reg[12]'
INFO: [Synth 8-3886] merging instance 'firstRead_reg[12]' (FDRE) to 'firstRead_reg[13]'
INFO: [Synth 8-3886] merging instance 'firstRead_reg[13]' (FDRE) to 'firstRead_reg[14]'
INFO: [Synth 8-3886] merging instance 'firstRead_reg[14]' (FDRE) to 'firstRead_reg[15]'
INFO: [Synth 8-3886] merging instance 'firstRead_reg[15]' (FDRE) to 'firstRead_reg[16]'
INFO: [Synth 8-3886] merging instance 'firstRead_reg[16]' (FDRE) to 'firstRead_reg[17]'
INFO: [Synth 8-3886] merging instance 'firstRead_reg[17]' (FDRE) to 'firstRead_reg[18]'
INFO: [Synth 8-3886] merging instance 'firstRead_reg[18]' (FDRE) to 'firstRead_reg[19]'
INFO: [Synth 8-3886] merging instance 'firstRead_reg[19]' (FDRE) to 'firstRead_reg[20]'
INFO: [Synth 8-3886] merging instance 'firstRead_reg[20]' (FDRE) to 'firstRead_reg[21]'
INFO: [Synth 8-3886] merging instance 'firstRead_reg[21]' (FDRE) to 'firstRead_reg[22]'
INFO: [Synth 8-3886] merging instance 'firstRead_reg[22]' (FDRE) to 'firstRead_reg[23]'
INFO: [Synth 8-3886] merging instance 'firstRead_reg[23]' (FDRE) to 'firstRead_reg[24]'
INFO: [Synth 8-3886] merging instance 'firstRead_reg[24]' (FDRE) to 'firstRead_reg[25]'
INFO: [Synth 8-3886] merging instance 'firstRead_reg[25]' (FDRE) to 'firstRead_reg[26]'
INFO: [Synth 8-3886] merging instance 'firstRead_reg[26]' (FDRE) to 'firstRead_reg[27]'
INFO: [Synth 8-3886] merging instance 'firstRead_reg[27]' (FDRE) to 'firstRead_reg[28]'
INFO: [Synth 8-3886] merging instance 'firstRead_reg[28]' (FDRE) to 'firstRead_reg[29]'
INFO: [Synth 8-3886] merging instance 'firstRead_reg[29]' (FDRE) to 'firstRead_reg[30]'
INFO: [Synth 8-3886] merging instance 'firstRead_reg[30]' (FDRE) to 'firstRead_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\firstRead_reg[31] )
INFO: [Synth 8-3886] merging instance 'colourReg_reg[23]' (FDE) to 'colourReg_reg[16]'
INFO: [Synth 8-3886] merging instance 'colourReg_reg[22]' (FDE) to 'colourReg_reg[16]'
INFO: [Synth 8-3886] merging instance 'colourReg_reg[21]' (FDE) to 'colourReg_reg[16]'
INFO: [Synth 8-3886] merging instance 'colourReg_reg[20]' (FDE) to 'colourReg_reg[16]'
INFO: [Synth 8-3886] merging instance 'colourReg_reg[19]' (FDE) to 'colourReg_reg[16]'
INFO: [Synth 8-3886] merging instance 'colourReg_reg[18]' (FDE) to 'colourReg_reg[16]'
INFO: [Synth 8-3886] merging instance 'colourReg_reg[17]' (FDE) to 'colourReg_reg[16]'
INFO: [Synth 8-3886] merging instance 'colourReg_reg[15]' (FDE) to 'colourReg_reg[8]'
INFO: [Synth 8-3886] merging instance 'colourReg_reg[14]' (FDE) to 'colourReg_reg[8]'
INFO: [Synth 8-3886] merging instance 'colourReg_reg[13]' (FDE) to 'colourReg_reg[8]'
INFO: [Synth 8-3886] merging instance 'colourReg_reg[12]' (FDE) to 'colourReg_reg[8]'
INFO: [Synth 8-3886] merging instance 'colourReg_reg[11]' (FDE) to 'colourReg_reg[8]'
INFO: [Synth 8-3886] merging instance 'colourReg_reg[10]' (FDE) to 'colourReg_reg[8]'
INFO: [Synth 8-3886] merging instance 'colourReg_reg[9]' (FDE) to 'colourReg_reg[8]'
INFO: [Synth 8-3886] merging instance 'colourReg_reg[7]' (FDE) to 'colourReg_reg[0]'
INFO: [Synth 8-3886] merging instance 'colourReg_reg[6]' (FDE) to 'colourReg_reg[0]'
INFO: [Synth 8-3886] merging instance 'colourReg_reg[5]' (FDE) to 'colourReg_reg[0]'
INFO: [Synth 8-3886] merging instance 'colourReg_reg[4]' (FDE) to 'colourReg_reg[0]'
INFO: [Synth 8-3886] merging instance 'colourReg_reg[3]' (FDE) to 'colourReg_reg[0]'
INFO: [Synth 8-3886] merging instance 'colourReg_reg[2]' (FDE) to 'colourReg_reg[0]'
INFO: [Synth 8-3886] merging instance 'colourReg_reg[1]' (FDE) to 'colourReg_reg[0]'
WARNING: [Synth 8-3332] Sequential element (nolabel_line49/rxshiftreg_reg[0]) is unused and will be removed from module povDisplay.
WARNING: [Synth 8-3332] Sequential element (firstRead_reg[31]) is unused and will be removed from module povDisplay.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 614.816 ; gain = 405.371
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 614.816 ; gain = 405.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 622.227 ; gain = 412.781
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (reset_reg[2]) is unused and will be removed from module povDisplay.
WARNING: [Synth 8-3332] Sequential element (reset_reg[1]) is unused and will be removed from module povDisplay.
WARNING: [Synth 8-3332] Sequential element (rotationTime_reg[31]) is unused and will be removed from module povDisplay.
WARNING: [Synth 8-3332] Sequential element (rotationTime_reg[30]) is unused and will be removed from module povDisplay.
WARNING: [Synth 8-3332] Sequential element (rotationTime_reg[29]) is unused and will be removed from module povDisplay.
WARNING: [Synth 8-3332] Sequential element (rotationTime_reg[28]) is unused and will be removed from module povDisplay.
WARNING: [Synth 8-3332] Sequential element (rotationTime_reg[27]) is unused and will be removed from module povDisplay.
WARNING: [Synth 8-3332] Sequential element (rotationTime_reg[26]) is unused and will be removed from module povDisplay.
WARNING: [Synth 8-3332] Sequential element (rotationTime_reg[25]) is unused and will be removed from module povDisplay.
WARNING: [Synth 8-3332] Sequential element (rotationTime_reg[24]) is unused and will be removed from module povDisplay.
WARNING: [Synth 8-3332] Sequential element (rotationTime_reg[23]) is unused and will be removed from module povDisplay.
WARNING: [Synth 8-3332] Sequential element (rotationTime_reg[22]) is unused and will be removed from module povDisplay.
WARNING: [Synth 8-3332] Sequential element (rotationTime_reg[19]) is unused and will be removed from module povDisplay.
WARNING: [Synth 8-3332] Sequential element (rotationTime_reg[14]) is unused and will be removed from module povDisplay.
WARNING: [Synth 8-3332] Sequential element (rotationTime_reg[13]) is unused and will be removed from module povDisplay.
WARNING: [Synth 8-3332] Sequential element (rotationTime_reg[12]) is unused and will be removed from module povDisplay.
WARNING: [Synth 8-3332] Sequential element (rotationTime_reg[10]) is unused and will be removed from module povDisplay.
WARNING: [Synth 8-3332] Sequential element (rotationTime_reg[8]) is unused and will be removed from module povDisplay.
WARNING: [Synth 8-3332] Sequential element (rotationTime_reg[5]) is unused and will be removed from module povDisplay.
WARNING: [Synth 8-3332] Sequential element (rotationTime_reg[4]) is unused and will be removed from module povDisplay.
WARNING: [Synth 8-3332] Sequential element (rotationTime_reg[3]) is unused and will be removed from module povDisplay.
WARNING: [Synth 8-3332] Sequential element (rotationTime_reg[2]) is unused and will be removed from module povDisplay.
WARNING: [Synth 8-3332] Sequential element (rotationTime_reg[1]) is unused and will be removed from module povDisplay.
WARNING: [Synth 8-3332] Sequential element (rotationTime_reg[0]) is unused and will be removed from module povDisplay.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 622.227 ; gain = 412.781
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 622.227 ; gain = 412.781
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 622.227 ; gain = 412.781
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 622.227 ; gain = 412.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 622.227 ; gain = 412.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 622.227 ; gain = 412.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 622.227 ; gain = 412.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   173|
|3     |LUT1   |   270|
|4     |LUT2   |    79|
|5     |LUT3   |   231|
|6     |LUT4   |   100|
|7     |LUT5   |   105|
|8     |LUT6   |   148|
|9     |FDRE   |   244|
|10    |IBUF   |     4|
|11    |OBUF   |     9|
+------+-------+------+

Report Instance Areas: 
+------+-----------------+--------+------+
|      |Instance         |Module  |Cells |
+------+-----------------+--------+------+
|1     |top              |        |  1364|
|2     |  nolabel_line49 |UART_RX |    75|
+------+-----------------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 622.227 ; gain = 412.781
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 26 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 622.227 ; gain = 118.145
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 622.227 ; gain = 412.781
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 177 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'povDisplay' is not ideal for floorplanning, since the cellview 'povDisplay' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
91 Infos, 30 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 622.227 ; gain = 412.781
INFO: [Common 17-1381] The checkpoint 'C:/Users/sgspe/Documents/project/Pov display/POVDisplay.runs/synth_1/povDisplay.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 622.227 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jan 04 17:01:51 2017...
