/*
!* This file was automatically generated by /n/asic/bin/reg_macro_gen
!* from the file `/n/asic/projects/etrax_ng/doc/work/etrax_ng_regs.rd'.
!* Editing within this file is thus not recommended,
!* make the changes in `/n/asic/projects/etrax_ng/doc/work/etrax_ng_regs.rd' instead.
!*/


/*
!* Bus interface configuration registers
!*/

#define R_WAITSTATES (IO_TYPECAST_UDWORD 0xb0000000)
#define R_WAITSTATES__pcs4_7_zw__BITNR 30
#define R_WAITSTATES__pcs4_7_zw__WIDTH 2
#define R_WAITSTATES__pcs4_7_ew__BITNR 28
#define R_WAITSTATES__pcs4_7_ew__WIDTH 2
#define R_WAITSTATES__pcs4_7_lw__BITNR 24
#define R_WAITSTATES__pcs4_7_lw__WIDTH 4
#define R_WAITSTATES__pcs0_3_zw__BITNR 22
#define R_WAITSTATES__pcs0_3_zw__WIDTH 2
#define R_WAITSTATES__pcs0_3_ew__BITNR 20
#define R_WAITSTATES__pcs0_3_ew__WIDTH 2
#define R_WAITSTATES__pcs0_3_lw__BITNR 16
#define R_WAITSTATES__pcs0_3_lw__WIDTH 4
#define R_WAITSTATES__sram_zw__BITNR 14
#define R_WAITSTATES__sram_zw__WIDTH 2
#define R_WAITSTATES__sram_ew__BITNR 12
#define R_WAITSTATES__sram_ew__WIDTH 2
#define R_WAITSTATES__sram_lw__BITNR 8
#define R_WAITSTATES__sram_lw__WIDTH 4
#define R_WAITSTATES__flash_zw__BITNR 6
#define R_WAITSTATES__flash_zw__WIDTH 2
#define R_WAITSTATES__flash_ew__BITNR 4
#define R_WAITSTATES__flash_ew__WIDTH 2
#define R_WAITSTATES__flash_lw__BITNR 0
#define R_WAITSTATES__flash_lw__WIDTH 4

#define R_BUS_CONFIG (IO_TYPECAST_UDWORD 0xb0000004)
#define R_BUS_CONFIG__sram_type__BITNR 9
#define R_BUS_CONFIG__sram_type__WIDTH 1
#define R_BUS_CONFIG__sram_type__cwe 1
#define R_BUS_CONFIG__sram_type__bwe 0
#define R_BUS_CONFIG__dma_burst__BITNR 8
#define R_BUS_CONFIG__dma_burst__WIDTH 1
#define R_BUS_CONFIG__dma_burst__burst16 1
#define R_BUS_CONFIG__dma_burst__burst32 0
#define R_BUS_CONFIG__pcs4_7_wr__BITNR 7
#define R_BUS_CONFIG__pcs4_7_wr__WIDTH 1
#define R_BUS_CONFIG__pcs4_7_wr__ext 1
#define R_BUS_CONFIG__pcs4_7_wr__norm 0
#define R_BUS_CONFIG__pcs0_3_wr__BITNR 6
#define R_BUS_CONFIG__pcs0_3_wr__WIDTH 1
#define R_BUS_CONFIG__pcs0_3_wr__ext 1
#define R_BUS_CONFIG__pcs0_3_wr__norm 0
#define R_BUS_CONFIG__sram_wr__BITNR 5
#define R_BUS_CONFIG__sram_wr__WIDTH 1
#define R_BUS_CONFIG__sram_wr__ext 1
#define R_BUS_CONFIG__sram_wr__norm 0
#define R_BUS_CONFIG__flash_wr__BITNR 4
#define R_BUS_CONFIG__flash_wr__WIDTH 1
#define R_BUS_CONFIG__flash_wr__ext 1
#define R_BUS_CONFIG__flash_wr__norm 0
#define R_BUS_CONFIG__pcs4_7_bw__BITNR 3
#define R_BUS_CONFIG__pcs4_7_bw__WIDTH 1
#define R_BUS_CONFIG__pcs4_7_bw__bw32 1
#define R_BUS_CONFIG__pcs4_7_bw__bw16 0
#define R_BUS_CONFIG__pcs0_3_bw__BITNR 2
#define R_BUS_CONFIG__pcs0_3_bw__WIDTH 1
#define R_BUS_CONFIG__pcs0_3_bw__bw32 1
#define R_BUS_CONFIG__pcs0_3_bw__bw16 0
#define R_BUS_CONFIG__sram_bw__BITNR 1
#define R_BUS_CONFIG__sram_bw__WIDTH 1
#define R_BUS_CONFIG__sram_bw__bw32 1
#define R_BUS_CONFIG__sram_bw__bw16 0
#define R_BUS_CONFIG__flash_bw__BITNR 0
#define R_BUS_CONFIG__flash_bw__WIDTH 1
#define R_BUS_CONFIG__flash_bw__bw32 1
#define R_BUS_CONFIG__flash_bw__bw16 0

#define R_BUS_STATUS (IO_TYPECAST_RO_UDWORD 0xb0000004)
#define R_BUS_STATUS__pll_lock_tm__BITNR 5
#define R_BUS_STATUS__pll_lock_tm__WIDTH 1
#define R_BUS_STATUS__pll_lock_tm__expired 0
#define R_BUS_STATUS__pll_lock_tm__counting 1
#define R_BUS_STATUS__both_faults__BITNR 4
#define R_BUS_STATUS__both_faults__WIDTH 1
#define R_BUS_STATUS__both_faults__no 0
#define R_BUS_STATUS__both_faults__yes 1
#define R_BUS_STATUS__bsen___BITNR 3
#define R_BUS_STATUS__bsen___WIDTH 1
#define R_BUS_STATUS__bsen___enable 0
#define R_BUS_STATUS__bsen___disable 1
#define R_BUS_STATUS__boot__BITNR 1
#define R_BUS_STATUS__boot__WIDTH 2
#define R_BUS_STATUS__boot__uncached 0
#define R_BUS_STATUS__boot__serial 1
#define R_BUS_STATUS__boot__network 2
#define R_BUS_STATUS__boot__parallel 3
#define R_BUS_STATUS__flashw__BITNR 0
#define R_BUS_STATUS__flashw__WIDTH 1
#define R_BUS_STATUS__flashw__bw32 1
#define R_BUS_STATUS__flashw__bw16 0

#define R_DRAM_TIMING (IO_TYPECAST_UDWORD 0xb0000008)
#define R_DRAM_TIMING__sdram__BITNR 31
#define R_DRAM_TIMING__sdram__WIDTH 1
#define R_DRAM_TIMING__sdram__enable 1
#define R_DRAM_TIMING__sdram__disable 0
#define R_DRAM_TIMING__ref__BITNR 14
#define R_DRAM_TIMING__ref__WIDTH 2
#define R_DRAM_TIMING__ref__e52us 0
#define R_DRAM_TIMING__ref__e13us 1
#define R_DRAM_TIMING__ref__e8700ns 2
#define R_DRAM_TIMING__ref__disable 3
#define R_DRAM_TIMING__rp__BITNR 12
#define R_DRAM_TIMING__rp__WIDTH 2
#define R_DRAM_TIMING__rs__BITNR 10
#define R_DRAM_TIMING__rs__WIDTH 2
#define R_DRAM_TIMING__rh__BITNR 8
#define R_DRAM_TIMING__rh__WIDTH 2
#define R_DRAM_TIMING__w__BITNR 7
#define R_DRAM_TIMING__w__WIDTH 1
#define R_DRAM_TIMING__w__norm 0
#define R_DRAM_TIMING__w__ext 1
#define R_DRAM_TIMING__c__BITNR 6
#define R_DRAM_TIMING__c__WIDTH 1
#define R_DRAM_TIMING__c__norm 0
#define R_DRAM_TIMING__c__ext 1
#define R_DRAM_TIMING__cz__BITNR 4
#define R_DRAM_TIMING__cz__WIDTH 2
#define R_DRAM_TIMING__cp__BITNR 2
#define R_DRAM_TIMING__cp__WIDTH 2
#define R_DRAM_TIMING__cw__BITNR 0
#define R_DRAM_TIMING__cw__WIDTH 2

#define R_SDRAM_TIMING (IO_TYPECAST_UDWORD 0xb0000008)
#define R_SDRAM_TIMING__sdram__BITNR 31
#define R_SDRAM_TIMING__sdram__WIDTH 1
#define R_SDRAM_TIMING__sdram__enable 1
#define R_SDRAM_TIMING__sdram__disable 0
#define R_SDRAM_TIMING__mrs_data__BITNR 16
#define R_SDRAM_TIMING__mrs_data__WIDTH 15
#define R_SDRAM_TIMING__ref__BITNR 14
#define R_SDRAM_TIMING__ref__WIDTH 2
#define R_SDRAM_TIMING__ref__e52us 0
#define R_SDRAM_TIMING__ref__e13us 1
#define R_SDRAM_TIMING__ref__e6500ns 2
#define R_SDRAM_TIMING__ref__disable 3
#define R_SDRAM_TIMING__ddr__BITNR 13
#define R_SDRAM_TIMING__ddr__WIDTH 1
#define R_SDRAM_TIMING__ddr__on 1
#define R_SDRAM_TIMING__ddr__off 0
#define R_SDRAM_TIMING__clk100__BITNR 12
#define R_SDRAM_TIMING__clk100__WIDTH 1
#define R_SDRAM_TIMING__clk100__on 1
#define R_SDRAM_TIMING__clk100__off 0
#define R_SDRAM_TIMING__ps__BITNR 11
#define R_SDRAM_TIMING__ps__WIDTH 1
#define R_SDRAM_TIMING__ps__on 1
#define R_SDRAM_TIMING__ps__off 0
#define R_SDRAM_TIMING__cmd__BITNR 9
#define R_SDRAM_TIMING__cmd__WIDTH 2
#define R_SDRAM_TIMING__cmd__pre 3
#define R_SDRAM_TIMING__cmd__ref 2
#define R_SDRAM_TIMING__cmd__mrs 1
#define R_SDRAM_TIMING__cmd__nop 0
#define R_SDRAM_TIMING__pde__BITNR 8
#define R_SDRAM_TIMING__pde__WIDTH 1
#define R_SDRAM_TIMING__rc__BITNR 6
#define R_SDRAM_TIMING__rc__WIDTH 2
#define R_SDRAM_TIMING__rp__BITNR 4
#define R_SDRAM_TIMING__rp__WIDTH 2
#define R_SDRAM_TIMING__rcd__BITNR 2
#define R_SDRAM_TIMING__rcd__WIDTH 2
#define R_SDRAM_TIMING__cl__BITNR 0
#define R_SDRAM_TIMING__cl__WIDTH 2

#define R_DRAM_CONFIG (IO_TYPECAST_UDWORD 0xb000000c)
#define R_DRAM_CONFIG__wmm1__BITNR 31
#define R_DRAM_CONFIG__wmm1__WIDTH 1
#define R_DRAM_CONFIG__wmm1__wmm 1
#define R_DRAM_CONFIG__wmm1__norm 0
#define R_DRAM_CONFIG__wmm0__BITNR 30
#define R_DRAM_CONFIG__wmm0__WIDTH 1
#define R_DRAM_CONFIG__wmm0__wmm 1
#define R_DRAM_CONFIG__wmm0__norm 0
#define R_DRAM_CONFIG__sh1__BITNR 27
#define R_DRAM_CONFIG__sh1__WIDTH 3
#define R_DRAM_CONFIG__sh0__BITNR 24
#define R_DRAM_CONFIG__sh0__WIDTH 3
#define R_DRAM_CONFIG__w__BITNR 23
#define R_DRAM_CONFIG__w__WIDTH 1
#define R_DRAM_CONFIG__w__bw16 0
#define R_DRAM_CONFIG__w__bw32 1
#define R_DRAM_CONFIG__c__BITNR 22
#define R_DRAM_CONFIG__c__WIDTH 1
#define R_DRAM_CONFIG__c__byte 0
#define R_DRAM_CONFIG__c__bank 1
#define R_DRAM_CONFIG__e__BITNR 21
#define R_DRAM_CONFIG__e__WIDTH 1
#define R_DRAM_CONFIG__e__fast 0
#define R_DRAM_CONFIG__e__edo 1
#define R_DRAM_CONFIG__group_sel__BITNR 16
#define R_DRAM_CONFIG__group_sel__WIDTH 5
#define R_DRAM_CONFIG__group_sel__grp0 0
#define R_DRAM_CONFIG__group_sel__grp1 1
#define R_DRAM_CONFIG__group_sel__bit9 9
#define R_DRAM_CONFIG__group_sel__bit10 10
#define R_DRAM_CONFIG__group_sel__bit11 11
#define R_DRAM_CONFIG__group_sel__bit12 12
#define R_DRAM_CONFIG__group_sel__bit13 13
#define R_DRAM_CONFIG__group_sel__bit14 14
#define R_DRAM_CONFIG__group_sel__bit15 15
#define R_DRAM_CONFIG__group_sel__bit16 16
#define R_DRAM_CONFIG__group_sel__bit17 17
#define R_DRAM_CONFIG__group_sel__bit18 18
#define R_DRAM_CONFIG__group_sel__bit19 19
#define R_DRAM_CONFIG__group_sel__bit20 20
#define R_DRAM_CONFIG__group_sel__bit21 21
#define R_DRAM_CONFIG__group_sel__bit22 22
#define R_DRAM_CONFIG__group_sel__bit23 23
#define R_DRAM_CONFIG__group_sel__bit24 24
#define R_DRAM_CONFIG__group_sel__bit25 25
#define R_DRAM_CONFIG__group_sel__bit26 26
#define R_DRAM_CONFIG__group_sel__bit27 27
#define R_DRAM_CONFIG__group_sel__bit28 28
#define R_DRAM_CONFIG__group_sel__bit29 29
#define R_DRAM_CONFIG__ca1__BITNR 13
#define R_DRAM_CONFIG__ca1__WIDTH 3
#define R_DRAM_CONFIG__bank23sel__BITNR 8
#define R_DRAM_CONFIG__bank23sel__WIDTH 5
#define R_DRAM_CONFIG__bank23sel__bank0 0
#define R_DRAM_CONFIG__bank23sel__bank1 1
#define R_DRAM_CONFIG__bank23sel__bit9 9
#define R_DRAM_CONFIG__bank23sel__bit10 10
#define R_DRAM_CONFIG__bank23sel__bit11 11
#define R_DRAM_CONFIG__bank23sel__bit12 12
#define R_DRAM_CONFIG__bank23sel__bit13 13
#define R_DRAM_CONFIG__bank23sel__bit14 14
#define R_DRAM_CONFIG__bank23sel__bit15 15
#define R_DRAM_CONFIG__bank23sel__bit16 16
#define R_DRAM_CONFIG__bank23sel__bit17 17
#define R_DRAM_CONFIG__bank23sel__bit18 18
#define R_DRAM_CONFIG__bank23sel__bit19 19
#define R_DRAM_CONFIG__bank23sel__bit20 20
#define R_DRAM_CONFIG__bank23sel__bit21 21
#define R_DRAM_CONFIG__bank23sel__bit22 22
#define R_DRAM_CONFIG__bank23sel__bit23 23
#define R_DRAM_CONFIG__bank23sel__bit24 24
#define R_DRAM_CONFIG__bank23sel__bit25 25
#define R_DRAM_CONFIG__bank23sel__bit26 26
#define R_DRAM_CONFIG__bank23sel__bit27 27
#define R_DRAM_CONFIG__bank23sel__bit28 28
#define R_DRAM_CONFIG__bank23sel__bit29 29
#define R_DRAM_CONFIG__ca0__BITNR 5
#define R_DRAM_CONFIG__ca0__WIDTH 3
#define R_DRAM_CONFIG__bank01sel__BITNR 0
#define R_DRAM_CONFIG__bank01sel__WIDTH 5
#define R_DRAM_CONFIG__bank01sel__bank0 0
#define R_DRAM_CONFIG__bank01sel__bank1 1
#define R_DRAM_CONFIG__bank01sel__bit9 9
#define R_DRAM_CONFIG__bank01sel__bit10 10
#define R_DRAM_CONFIG__bank01sel__bit11 11
#define R_DRAM_CONFIG__bank01sel__bit12 12
#define R_DRAM_CONFIG__bank01sel__bit13 13
#define R_DRAM_CONFIG__bank01sel__bit14 14
#define R_DRAM_CONFIG__bank01sel__bit15 15
#define R_DRAM_CONFIG__bank01sel__bit16 16
#define R_DRAM_CONFIG__bank01sel__bit17 17
#define R_DRAM_CONFIG__bank01sel__bit18 18
#define R_DRAM_CONFIG__bank01sel__bit19 19
#define R_DRAM_CONFIG__bank01sel__bit20 20
#define R_DRAM_CONFIG__bank01sel__bit21 21
#define R_DRAM_CONFIG__bank01sel__bit22 22
#define R_DRAM_CONFIG__bank01sel__bit23 23
#define R_DRAM_CONFIG__bank01sel__bit24 24
#define R_DRAM_CONFIG__bank01sel__bit25 25
#define R_DRAM_CONFIG__bank01sel__bit26 26
#define R_DRAM_CONFIG__bank01sel__bit27 27
#define R_DRAM_CONFIG__bank01sel__bit28 28
#define R_DRAM_CONFIG__bank01sel__bit29 29

#define R_SDRAM_CONFIG (IO_TYPECAST_UDWORD 0xb000000c)
#define R_SDRAM_CONFIG__wmm1__BITNR 31
#define R_SDRAM_CONFIG__wmm1__WIDTH 1
#define R_SDRAM_CONFIG__wmm1__wmm 1
#define R_SDRAM_CONFIG__wmm1__norm 0
#define R_SDRAM_CONFIG__wmm0__BITNR 30
#define R_SDRAM_CONFIG__wmm0__WIDTH 1
#define R_SDRAM_CONFIG__wmm0__wmm 1
#define R_SDRAM_CONFIG__wmm0__norm 0
#define R_SDRAM_CONFIG__sh1__BITNR 27
#define R_SDRAM_CONFIG__sh1__WIDTH 3
#define R_SDRAM_CONFIG__sh0__BITNR 24
#define R_SDRAM_CONFIG__sh0__WIDTH 3
#define R_SDRAM_CONFIG__w__BITNR 23
#define R_SDRAM_CONFIG__w__WIDTH 1
#define R_SDRAM_CONFIG__w__bw16 0
#define R_SDRAM_CONFIG__w__bw32 1
#define R_SDRAM_CONFIG__type1__BITNR 22
#define R_SDRAM_CONFIG__type1__WIDTH 1
#define R_SDRAM_CONFIG__type1__bank2 0
#define R_SDRAM_CONFIG__type1__bank4 1
#define R_SDRAM_CONFIG__type0__BITNR 21
#define R_SDRAM_CONFIG__type0__WIDTH 1
#define R_SDRAM_CONFIG__type0__bank2 0
#define R_SDRAM_CONFIG__type0__bank4 1
#define R_SDRAM_CONFIG__group_sel__BITNR 16
#define R_SDRAM_CONFIG__group_sel__WIDTH 5
#define R_SDRAM_CONFIG__group_sel__grp0 0
#define R_SDRAM_CONFIG__group_sel__grp1 1
#define R_SDRAM_CONFIG__group_sel__bit9 9
#define R_SDRAM_CONFIG__group_sel__bit10 10
#define R_SDRAM_CONFIG__group_sel__bit11 11
#define R_SDRAM_CONFIG__group_sel__bit12 12
#define R_SDRAM_CONFIG__group_sel__bit13 13
#define R_SDRAM_CONFIG__group_sel__bit14 14
#define R_SDRAM_CONFIG__group_sel__bit15 15
#define R_SDRAM_CONFIG__group_sel__bit16 16
#define R_SDRAM_CONFIG__group_sel__bit17 17
#define R_SDRAM_CONFIG__group_sel__bit18 18
#define R_SDRAM_CONFIG__group_sel__bit19 19
#define R_SDRAM_CONFIG__group_sel__bit20 20
#define R_SDRAM_CONFIG__group_sel__bit21 21
#define R_SDRAM_CONFIG__group_sel__bit22 22
#define R_SDRAM_CONFIG__group_sel__bit23 23
#define R_SDRAM_CONFIG__group_sel__bit24 24
#define R_SDRAM_CONFIG__group_sel__bit25 25
#define R_SDRAM_CONFIG__group_sel__bit26 26
#define R_SDRAM_CONFIG__group_sel__bit27 27
#define R_SDRAM_CONFIG__group_sel__bit28 28
#define R_SDRAM_CONFIG__group_sel__bit29 29
#define R_SDRAM_CONFIG__ca1__BITNR 13
#define R_SDRAM_CONFIG__ca1__WIDTH 3
#define R_SDRAM_CONFIG__bank_sel1__BITNR 8
#define R_SDRAM_CONFIG__bank_sel1__WIDTH 5
#define R_SDRAM_CONFIG__bank_sel1__bit9 9
#define R_SDRAM_CONFIG__bank_sel1__bit10 10
#define R_SDRAM_CONFIG__bank_sel1__bit11 11
#define R_SDRAM_CONFIG__bank_sel1__bit12 12
#define R_SDRAM_CONFIG__bank_sel1__bit13 13
#define R_SDRAM_CONFIG__bank_sel1__bit14 14
#define R_SDRAM_CONFIG__bank_sel1__bit15 15
#define R_SDRAM_CONFIG__bank_sel1__bit16 16
#define R_SDRAM_CONFIG__bank_sel1__bit17 17
#define R_SDRAM_CONFIG__bank_sel1__bit18 18
#define R_SDRAM_CONFIG__bank_sel1__bit19 19
#define R_SDRAM_CONFIG__bank_sel1__bit20 20
#define R_SDRAM_CONFIG__bank_sel1__bit21 21
#define R_SDRAM_CONFIG__bank_sel1__bit22 22
#define R_SDRAM_CONFIG__bank_sel1__bit23 23
#define R_SDRAM_CONFIG__bank_sel1__bit24 24
#define R_SDRAM_CONFIG__bank_sel1__bit25 25
#define R_SDRAM_CONFIG__bank_sel1__bit26 26
#define R_SDRAM_CONFIG__bank_sel1__bit27 27
#define R_SDRAM_CONFIG__bank_sel1__bit28 28
#define R_SDRAM_CONFIG__bank_sel1__bit29 29
#define R_SDRAM_CONFIG__ca0__BITNR 5
#define R_SDRAM_CONFIG__ca0__WIDTH 3
#define R_SDRAM_CONFIG__bank_sel0__BITNR 0
#define R_SDRAM_CONFIG__bank_sel0__WIDTH 5
#define R_SDRAM_CONFIG__bank_sel0__bit9 9
#define R_SDRAM_CONFIG__bank_sel0__bit10 10
#define R_SDRAM_CONFIG__bank_sel0__bit11 11
#define R_SDRAM_CONFIG__bank_sel0__bit12 12
#define R_SDRAM_CONFIG__bank_sel0__bit13 13
#define R_SDRAM_CONFIG__bank_sel0__bit14 14
#define R_SDRAM_CONFIG__bank_sel0__bit15 15
#define R_SDRAM_CONFIG__bank_sel0__bit16 16
#define R_SDRAM_CONFIG__bank_sel0__bit17 17
#define R_SDRAM_CONFIG__bank_sel0__bit18 18
#define R_SDRAM_CONFIG__bank_sel0__bit19 19
#define R_SDRAM_CONFIG__bank_sel0__bit20 20
#define R_SDRAM_CONFIG__bank_sel0__bit21 21
#define R_SDRAM_CONFIG__bank_sel0__bit22 22
#define R_SDRAM_CONFIG__bank_sel0__bit23 23
#define R_SDRAM_CONFIG__bank_sel0__bit24 24
#define R_SDRAM_CONFIG__bank_sel0__bit25 25
#define R_SDRAM_CONFIG__bank_sel0__bit26 26
#define R_SDRAM_CONFIG__bank_sel0__bit27 27
#define R_SDRAM_CONFIG__bank_sel0__bit28 28
#define R_SDRAM_CONFIG__bank_sel0__bit29 29

/*
!* External DMA registers
!*/

#define R_EXT_DMA_0_CMD (IO_TYPECAST_UDWORD 0xb0000010)
#define R_EXT_DMA_0_CMD__cnt__BITNR 23
#define R_EXT_DMA_0_CMD__cnt__WIDTH 1
#define R_EXT_DMA_0_CMD__cnt__enable 1
#define R_EXT_DMA_0_CMD__cnt__disable 0
#define R_EXT_DMA_0_CMD__rqpol__BITNR 22
#define R_EXT_DMA_0_CMD__rqpol__WIDTH 1
#define R_EXT_DMA_0_CMD__rqpol__ahigh 0
#define R_EXT_DMA_0_CMD__rqpol__alow 1
#define R_EXT_DMA_0_CMD__apol__BITNR 21
#define R_EXT_DMA_0_CMD__apol__WIDTH 1
#define R_EXT_DMA_0_CMD__apol__ahigh 0
#define R_EXT_DMA_0_CMD__apol__alow 1
#define R_EXT_DMA_0_CMD__rq_ack__BITNR 20
#define R_EXT_DMA_0_CMD__rq_ack__WIDTH 1
#define R_EXT_DMA_0_CMD__rq_ack__burst 0
#define R_EXT_DMA_0_CMD__rq_ack__handsh 1
#define R_EXT_DMA_0_CMD__wid__BITNR 18
#define R_EXT_DMA_0_CMD__wid__WIDTH 2
#define R_EXT_DMA_0_CMD__wid__byte 0
#define R_EXT_DMA_0_CMD__wid__word 1
#define R_EXT_DMA_0_CMD__wid__dword 2
#define R_EXT_DMA_0_CMD__dir__BITNR 17
#define R_EXT_DMA_0_CMD__dir__WIDTH 1
#define R_EXT_DMA_0_CMD__dir__input 0
#define R_EXT_DMA_0_CMD__dir__output 1
#define R_EXT_DMA_0_CMD__run__BITNR 16
#define R_EXT_DMA_0_CMD__run__WIDTH 1
#define R_EXT_DMA_0_CMD__run__start 1
#define R_EXT_DMA_0_CMD__run__stop 0
#define R_EXT_DMA_0_CMD__trf_count__BITNR 0
#define R_EXT_DMA_0_CMD__trf_count__WIDTH 16

#define R_EXT_DMA_0_STAT (IO_TYPECAST_RO_UDWORD 0xb0000010)
#define R_EXT_DMA_0_STAT__run__BITNR 16
#define R_EXT_DMA_0_STAT__run__WIDTH 1
#define R_EXT_DMA_0_STAT__run__start 1
#define R_EXT_DMA_0_STAT__run__stop 0
#define R_EXT_DMA_0_STAT__trf_count__BITNR 0
#define R_EXT_DMA_0_STAT__trf_count__WIDTH 16

#define R_EXT_DMA_0_ADDR (IO_TYPECAST_UDWORD 0xb0000014)
#define R_EXT_DMA_0_ADDR__ext0_addr__BITNR 2
#define R_EXT_DMA_0_ADDR__ext0_addr__WIDTH 28

#define R_EXT_DMA_1_CMD (IO_TYPECAST_UDWORD 0xb0000018)
#define R_EXT_DMA_1_CMD__cnt__BITNR 23
#define R_EXT_DMA_1_CMD__cnt__WIDTH 1
#define R_EXT_DMA_1_CMD__cnt__enable 1
#define R_EXT_DMA_1_CMD__cnt__disable 0
#define R_EXT_DMA_1_CMD__rqpol__BITNR 22
#define R_EXT_DMA_1_CMD__rqpol__WIDTH 1
#define R_EXT_DMA_1_CMD__rqpol__ahigh 0
#define R_EXT_DMA_1_CMD__rqpol__alow 1
#define R_EXT_DMA_1_CMD__apol__BITNR 21
#define R_EXT_DMA_1_CMD__apol__WIDTH 1
#define R_EXT_DMA_1_CMD__apol__ahigh 0
#define R_EXT_DMA_1_CMD__apol__alow 1
#define R_EXT_DMA_1_CMD__rq_ack__BITNR 20
#define R_EXT_DMA_1_CMD__rq_ack__WIDTH 1
#define R_EXT_DMA_1_CMD__rq_ack__burst 0
#define R_EXT_DMA_1_CMD__rq_ack__handsh 1
#define R_EXT_DMA_1_CMD__wid__BITNR 18
#define R_EXT_DMA_1_CMD__wid__WIDTH 2
#define R_EXT_DMA_1_CMD__wid__byte 0
#define R_EXT_DMA_1_CMD__wid__word 1
#define R_EXT_DMA_1_CMD__wid__dword 2
#define R_EXT_DMA_1_CMD__dir__BITNR 17
#define R_EXT_DMA_1_CMD__dir__WIDTH 1
#define R_EXT_DMA_1_CMD__dir__input 0
#define R_EXT_DMA_1_CMD__dir__output 1
#define R_EXT_DMA_1_CMD__run__BITNR 16
#define R_EXT_DMA_1_CMD__run__WIDTH 1
#define R_EXT_DMA_1_CMD__run__start 1
#define R_EXT_DMA_1_CMD__run__stop 0
#define R_EXT_DMA_1_CMD__trf_count__BITNR 0
#define R_EXT_DMA_1_CMD__trf_count__WIDTH 16

#define R_EXT_DMA_1_STAT (IO_TYPECAST_RO_UDWORD 0xb0000018)
#define R_EXT_DMA_1_STAT__run__BITNR 16
#define R_EXT_DMA_1_STAT__run__WIDTH 1
#define R_EXT_DMA_1_STAT__run__start 1
#define R_EXT_DMA_1_STAT__run__stop 0
#define R_EXT_DMA_1_STAT__trf_count__BITNR 0
#define R_EXT_DMA_1_STAT__trf_count__WIDTH 16

#define R_EXT_DMA_1_ADDR (IO_TYPECAST_UDWORD 0xb000001c)
#define R_EXT_DMA_1_ADDR__ext0_addr__BITNR 2
#define R_EXT_DMA_1_ADDR__ext0_addr__WIDTH 28

/*
!* Timer registers
!*/

#define R_TIMER_CTRL (IO_TYPECAST_UDWORD 0xb0000020)
#define R_TIMER_CTRL__timerdiv1__BITNR 24
#define R_TIMER_CTRL__timerdiv1__WIDTH 8
#define R_TIMER_CTRL__timerdiv0__BITNR 16
#define R_TIMER_CTRL__timerdiv0__WIDTH 8
#define R_TIMER_CTRL__presc_timer1__BITNR 15
#define R_TIMER_CTRL__presc_timer1__WIDTH 1
#define R_TIMER_CTRL__presc_timer1__normal 0
#define R_TIMER_CTRL__presc_timer1__prescale 1
#define R_TIMER_CTRL__i1__BITNR 14
#define R_TIMER_CTRL__i1__WIDTH 1
#define R_TIMER_CTRL__i1__clr 1
#define R_TIMER_CTRL__i1__nop 0
#define R_TIMER_CTRL__tm1__BITNR 12
#define R_TIMER_CTRL__tm1__WIDTH 2
#define R_TIMER_CTRL__tm1__stop_ld 0
#define R_TIMER_CTRL__tm1__freeze 1
#define R_TIMER_CTRL__tm1__run 2
#define R_TIMER_CTRL__tm1__reserved 3
#define R_TIMER_CTRL__clksel1__BITNR 8
#define R_TIMER_CTRL__clksel1__WIDTH 4
#define R_TIMER_CTRL__clksel1__c300Hz 0
#define R_TIMER_CTRL__clksel1__c600Hz 1
#define R_TIMER_CTRL__clksel1__c1200Hz 2
#define R_TIMER_CTRL__clksel1__c2400Hz 3
#define R_TIMER_CTRL__clksel1__c4800Hz 4
#define R_TIMER_CTRL__clksel1__c9600Hz 5
#define R_TIMER_CTRL__clksel1__c19k2Hz 6
#define R_TIMER_CTRL__clksel1__c38k4Hz 7
#define R_TIMER_CTRL__clksel1__c57k6Hz 8
#define R_TIMER_CTRL__clksel1__c115k2Hz 9
#define R_TIMER_CTRL__clksel1__c230k4Hz 10
#define R_TIMER_CTRL__clksel1__c460k8Hz 11
#define R_TIMER_CTRL__clksel1__c921k6Hz 12
#define R_TIMER_CTRL__clksel1__c1843k2Hz 13
#define R_TIMER_CTRL__clksel1__c6250kHz 14
#define R_TIMER_CTRL__clksel1__cascade0 15
#define R_TIMER_CTRL__presc_ext__BITNR 7
#define R_TIMER_CTRL__presc_ext__WIDTH 1
#define R_TIMER_CTRL__presc_ext__prescale 0
#define R_TIMER_CTRL__presc_ext__external 1
#define R_TIMER_CTRL__i0__BITNR 6
#define R_TIMER_CTRL__i0__WIDTH 1
#define R_TIMER_CTRL__i0__clr 1
#define R_TIMER_CTRL__i0__nop 0
#define R_TIMER_CTRL__tm0__BITNR 4
#define R_TIMER_CTRL__tm0__WIDTH 2
#define R_TIMER_CTRL__tm0__stop_ld 0
#define R_TIMER_CTRL__tm0__freeze 1
#define R_TIMER_CTRL__tm0__run 2
#define R_TIMER_CTRL__tm0__reserved 3
#define R_TIMER_CTRL__clksel0__BITNR 0
#define R_TIMER_CTRL__clksel0__WIDTH 4
#define R_TIMER_CTRL__clksel0__c300Hz 0
#define R_TIMER_CTRL__clksel0__c600Hz 1
#define R_TIMER_CTRL__clksel0__c1200Hz 2
#define R_TIMER_CTRL__clksel0__c2400Hz 3
#define R_TIMER_CTRL__clksel0__c4800Hz 4
#define R_TIMER_CTRL__clksel0__c9600Hz 5
#define R_TIMER_CTRL__clksel0__c19k2Hz 6
#define R_TIMER_CTRL__clksel0__c38k4Hz 7
#define R_TIMER_CTRL__clksel0__c57k6Hz 8
#define R_TIMER_CTRL__clksel0__c115k2Hz 9
#define R_TIMER_CTRL__clksel0__c230k4Hz 10
#define R_TIMER_CTRL__clksel0__c460k8Hz 11
#define R_TIMER_CTRL__clksel0__c921k6Hz 12
#define R_TIMER_CTRL__clksel0__c1843k2Hz 13
#define R_TIMER_CTRL__clksel0__c6250kHz 14
#define R_TIMER_CTRL__clksel0__flexible 15

#define R_TIMER_DATA (IO_TYPECAST_RO_UDWORD 0xb0000020)
#define R_TIMER_DATA__timer1__BITNR 24
#define R_TIMER_DATA__timer1__WIDTH 8
#define R_TIMER_DATA__timer0__BITNR 16
#define R_TIMER_DATA__timer0__WIDTH 8
#define R_TIMER_DATA__clkdiv_high__BITNR 8
#define R_TIMER_DATA__clkdiv_high__WIDTH 8
#define R_TIMER_DATA__clkdiv_low__BITNR 0
#define R_TIMER_DATA__clkdiv_low__WIDTH 8

#define R_TIMER01_DATA (IO_TYPECAST_RO_UWORD 0xb0000022)
#define R_TIMER01_DATA__count__BITNR 0
#define R_TIMER01_DATA__count__WIDTH 16

#define R_TIMER0_DATA (IO_TYPECAST_RO_BYTE 0xb0000022)
#define R_TIMER0_DATA__count__BITNR 0
#define R_TIMER0_DATA__count__WIDTH 8

#define R_TIMER1_DATA (IO_TYPECAST_RO_BYTE 0xb0000023)
#define R_TIMER1_DATA__count__BITNR 0
#define R_TIMER1_DATA__count__WIDTH 8

#define R_WATCHDOG (IO_TYPECAST_UDWORD 0xb0000024)
#define R_WATCHDOG__key__BITNR 1
#define R_WATCHDOG__key__WIDTH 3
#define R_WATCHDOG__enable__BITNR 0
#define R_WATCHDOG__enable__WIDTH 1
#define R_WATCHDOG__enable__stop 0
#define R_WATCHDOG__enable__start 1

#define R_CLOCK_PRESCALE (IO_TYPECAST_UDWORD 0xb00000f0)
#define R_CLOCK_PRESCALE__ser_presc__BITNR 16
#define R_CLOCK_PRESCALE__ser_presc__WIDTH 16
#define R_CLOCK_PRESCALE__tim_presc__BITNR 0
#define R_CLOCK_PRESCALE__tim_presc__WIDTH 16

#define R_SERIAL_PRESCALE (IO_TYPECAST_UWORD 0xb00000f2)
#define R_SERIAL_PRESCALE__ser_presc__BITNR 0
#define R_SERIAL_PRESCALE__ser_presc__WIDTH 16

#define R_TIMER_PRESCALE (IO_TYPECAST_UWORD 0xb00000f0)
#define R_TIMER_PRESCALE__tim_presc__BITNR 0
#define R_TIMER_PRESCALE__tim_presc__WIDTH 16

#define R_PRESCALE_STATUS (IO_TYPECAST_RO_UDWORD 0xb00000f0)
#define R_PRESCALE_STATUS__ser_status__BITNR 16
#define R_PRESCALE_STATUS__ser_status__WIDTH 16
#define R_PRESCALE_STATUS__tim_status__BITNR 0
#define R_PRESCALE_STATUS__tim_status__WIDTH 16

#define R_SER_PRESC_STATUS (IO_TYPECAST_RO_UWORD 0xb00000f2)
#define R_SER_PRESC_STATUS__ser_status__BITNR 0
#define R_SER_PRESC_STATUS__ser_status__WIDTH 16

#define R_TIM_PRESC_STATUS (IO_TYPECAST_RO_UWORD 0xb00000f0)
#define R_TIM_PRESC_STATUS__tim_status__BITNR 0
#define R_TIM_PRESC_STATUS__tim_status__WIDTH 16

#define R_SYNC_SERIAL_PRESCALE (IO_TYPECAST_UDWORD 0xb00000f4)
#define R_SYNC_SERIAL_PRESCALE__clk_sel_u3__BITNR 23
#define R_SYNC_SERIAL_PRESCALE__clk_sel_u3__WIDTH 1
#define R_SYNC_SERIAL_PRESCALE__clk_sel_u3__codec 0
#define R_SYNC_SERIAL_PRESCALE__clk_sel_u3__baudrate 1
#define R_SYNC_SERIAL_PRESCALE__word_stb_sel_u3__BITNR 22
#define R_SYNC_SERIAL_PRESCALE__word_stb_sel_u3__WIDTH 1
#define R_SYNC_SERIAL_PRESCALE__word_stb_sel_u3__external 0
#define R_SYNC_SERIAL_PRESCALE__word_stb_sel_u3__internal 1
#define R_SYNC_SERIAL_PRESCALE__clk_sel_u1__BITNR 21
#define R_SYNC_SERIAL_PRESCALE__clk_sel_u1__WIDTH 1
#define R_SYNC_SERIAL_PRESCALE__clk_sel_u1__codec 0
#define R_SYNC_SERIAL_PRESCALE__clk_sel_u1__baudrate 1
#define R_SYNC_SERIAL_PRESCALE__word_stb_sel_u1__BITNR 20
#define R_SYNC_SERIAL_PRESCALE__word_stb_sel_u1__WIDTH 1
#define R_SYNC_SERIAL_PRESCALE__word_stb_sel_u1__external 0
#define R_SYNC_SERIAL_PRESCALE__word_stb_sel_u1__internal 1
#define R_SYNC_SERIAL_PRESCALE__prescaler__BITNR 16
#define R_SYNC_SERIAL_PRESCALE__prescaler__WIDTH 3
#define R_SYNC_SERIAL_PRESCALE__prescaler__div1 0
#define R_SYNC_SERIAL_PRESCALE__prescaler__div2 1
#define R_SYNC_SERIAL_PRESCALE__prescaler__div4 2
#define R_SYNC_SERIAL_PRESCALE__prescaler__div8 3
#define R_SYNC_SERIAL_PRESCALE__prescaler__div16 4
#define R_SYNC_SERIAL_PRESCALE__prescaler__div32 5
#define R_SYNC_SERIAL_PRESCALE__prescaler__div64 6
#define R_SYNC_SERIAL_PRESCALE__prescaler__div128 7
#define R_SYNC_SERIAL_PRESCALE__warp_mode__BITNR 15
#define R_SYNC_SERIAL_PRESCALE__warp_mode__WIDTH 1
#define R_SYNC_SERIAL_PRESCALE__warp_mode__normal 0
#define R_SYNC_SERIAL_PRESCALE__warp_mode__enabled 1
#define R_SYNC_SERIAL_PRESCALE__frame_rate__BITNR 11
#define R_SYNC_SERIAL_PRESCALE__frame_rate__WIDTH 4
#define R_SYNC_SERIAL_PRESCALE__word_rate__BITNR 0
#define R_SYNC_SERIAL_PRESCALE__word_rate__WIDTH 10

/*
!* Shared RAM interface registers
!*/

#define R_SHARED_RAM_CONFIG (IO_TYPECAST_UDWORD 0xb0000040)
#define R_SHARED_RAM_CONFIG__width__BITNR 3
#define R_SHARED_RAM_CONFIG__width__WIDTH 1
#define R_SHARED_RAM_CONFIG__width__byte 0
#define R_SHARED_RAM_CONFIG__width__word 1
#define R_SHARED_RAM_CONFIG__enable__BITNR 2
#define R_SHARED_RAM_CONFIG__enable__WIDTH 1
#define R_SHARED_RAM_CONFIG__enable__yes 1
#define R_SHARED_RAM_CONFIG__enable__no 0
#define R_SHARED_RAM_CONFIG__pint__BITNR 1
#define R_SHARED_RAM_CONFIG__pint__WIDTH 1
#define R_SHARED_RAM_CONFIG__pint__int 1
#define R_SHARED_RAM_CONFIG__pint__nop 0
#define R_SHARED_RAM_CONFIG__clri__BITNR 0
#define R_SHARED_RAM_CONFIG__clri__WIDTH 1
#define R_SHARED_RAM_CONFIG__clri__clr 1
#define R_SHARED_RAM_CONFIG__clri__nop 0

#define R_SHARED_RAM_ADDR (IO_TYPECAST_UDWORD 0xb0000044)
#define R_SHARED_RAM_ADDR__base_addr__BITNR 8
#define R_SHARED_RAM_ADDR__base_addr__WIDTH 22

/*
!* General config registers
!*/

#define R_GEN_CONFIG (IO_TYPECAST_UDWORD 0xb000002c)
#define R_GEN_CONFIG__par_w__BITNR 31
#define R_GEN_CONFIG__par_w__WIDTH 1
#define R_GEN_CONFIG__par_w__select 1
#define R_GEN_CONFIG__par_w__disable 0
#define R_GEN_CONFIG__usb2__BITNR 30
#define R_GEN_CONFIG__usb2__WIDTH 1
#define R_GEN_CONFIG__usb2__select 1
#define R_GEN_CONFIG__usb2__disable 0
#define R_GEN_CONFIG__usb1__BITNR 29
#define R_GEN_CONFIG__usb1__WIDTH 1
#define R_GEN_CONFIG__usb1__select 1
#define R_GEN_CONFIG__usb1__disable 0
#define R_GEN_CONFIG__g24dir__BITNR 27
#define R_GEN_CONFIG__g24dir__WIDTH 1
#define R_GEN_CONFIG__g24dir__in 0
#define R_GEN_CONFIG__g24dir__out 1
#define R_GEN_CONFIG__g16_23dir__BITNR 26
#define R_GEN_CONFIG__g16_23dir__WIDTH 1
#define R_GEN_CONFIG__g16_23dir__in 0
#define R_GEN_CONFIG__g16_23dir__out 1
#define R_GEN_CONFIG__g8_15dir__BITNR 25
#define R_GEN_CONFIG__g8_15dir__WIDTH 1
#define R_GEN_CONFIG__g8_15dir__in 0
#define R_GEN_CONFIG__g8_15dir__out 1
#define R_GEN_CONFIG__g0dir__BITNR 24
#define R_GEN_CONFIG__g0dir__WIDTH 1
#define R_GEN_CONFIG__g0dir__in 0
#define R_GEN_CONFIG__g0dir__out 1
#define R_GEN_CONFIG__dma9__BITNR 23
#define R_GEN_CONFIG__dma9__WIDTH 1
#define R_GEN_CONFIG__dma9__usb 0
#define R_GEN_CONFIG__dma9__serial1 1
#define R_GEN_CONFIG__dma8__BITNR 22
#define R_GEN_CONFIG__dma8__WIDTH 1
#define R_GEN_CONFIG__dma8__usb 0
#define R_GEN_CONFIG__dma8__serial1 1
#define R_GEN_CONFIG__dma7__BITNR 20
#define R_GEN_CONFIG__dma7__WIDTH 2
#define R_GEN_CONFIG__dma7__unused 0
#define R_GEN_CONFIG__dma7__serial0 1
#define R_GEN_CONFIG__dma7__extdma1 2
#define R_GEN_CONFIG__dma7__intdma6 3
#define R_GEN_CONFIG__dma6__BITNR 18
#define R_GEN_CONFIG__dma6__WIDTH 2
#define R_GEN_CONFIG__dma6__unused 0
#define R_GEN_CONFIG__dma6__serial0 1
#define R_GEN_CONFIG__dma6__extdma1 2
#define R_GEN_CONFIG__dma6__intdma7 3
#define R_GEN_CONFIG__dma5__BITNR 16
#define R_GEN_CONFIG__dma5__WIDTH 2
#define R_GEN_CONFIG__dma5__par1 0
#define R_GEN_CONFIG__dma5__scsi1 1
#define R_GEN_CONFIG__dma5__serial3 2
#define R_GEN_CONFIG__dma5__extdma0 3
#define R_GEN_CONFIG__dma4__BITNR 14
#define R_GEN_CONFIG__dma4__WIDTH 2
#define R_GEN_CONFIG__dma4__par1 0
#define R_GEN_CONFIG__dma4__scsi1 1
#define R_GEN_CONFIG__dma4__serial3 2
#define R_GEN_CONFIG__dma4__extdma0 3
#define R_GEN_CONFIG__dma3__BITNR 12
#define R_GEN_CONFIG__dma3__WIDTH 2
#define R_GEN_CONFIG__dma3__par0 0
#define R_GEN_CONFIG__dma3__scsi0 1
#define R_GEN_CONFIG__dma3__serial2 2
#define R_GEN_CONFIG__dma3__ata 3
#define R_GEN_CONFIG__dma2__BITNR 10
#define R_GEN_CONFIG__dma2__WIDTH 2
#define R_GEN_CONFIG__dma2__par0 0
#define R_GEN_CONFIG__dma2__scsi0 1
#define R_GEN_CONFIG__dma2__serial2 2
#define R_GEN_CONFIG__dma2__ata 3
#define R_GEN_CONFIG__mio_w__BITNR 9
#define R_GEN_CONFIG__mio_w__WIDTH 1
#define R_GEN_CONFIG__mio_w__select 1
#define R_GEN_CONFIG__mio_w__disable 0
#define R_GEN_CONFIG__ser3__BITNR 8
#define R_GEN_CONFIG__ser3__WIDTH 1
#define R_GEN_CONFIG__ser3__select 1
#define R_GEN_CONFIG__ser3__disable 0
#define R_GEN_CONFIG__par1__BITNR 7
#define R_GEN_CONFIG__par1__WIDTH 1
#define R_GEN_CONFIG__par1__select 1
#define R_GEN_CONFIG__par1__disable 0
#define R_GEN_CONFIG__scsi0w__BITNR 6
#define R_GEN_CONFIG__scsi0w__WIDTH 1
#define R_GEN_CONFIG__scsi0w__select 1
#define R_GEN_CONFIG__scsi0w__disable 0
#define R_GEN_CONFIG__scsi1__BITNR 5
#define R_GEN_CONFIG__scsi1__WIDTH 1
#define R_GEN_CONFIG__scsi1__select 1
#define R_GEN_CONFIG__scsi1__disable 0
#define R_GEN_CONFIG__mio__BITNR 4
#define R_GEN_CONFIG__mio__WIDTH 1
#define R_GEN_CONFIG__mio__select 1
#define R_GEN_CONFIG__mio__disable 0
#define R_GEN_CONFIG__ser2__BITNR 3
#define R_GEN_CONFIG__ser2__WIDTH 1
#define R_GEN_CONFIG__ser2__select 1
#define R_GEN_CONFIG__ser2__disable 0
#define R_GEN_CONFIG__par0__BITNR 2
#define R_GEN_CONFIG__par0__WIDTH 1
#define R_GEN_CONFIG__par0__select 1
#define R_GEN_CONFIG__par0__disable 0
#define R_GEN_CONFIG__ata__BITNR 1
#define R_GEN_CONFIG__ata__WIDTH 1
#define R_GEN_CONFIG__ata__select 1
#define R_GEN_CONFIG__ata__disable 0
#define R_GEN_CONFIG__scsi0__BITNR 0
#define R_GEN_CONFIG__scsi0__WIDTH 1
#define R_GEN_CONFIG__scsi0__select 1
#define R_GEN_CONFIG__scsi0__disable 0

#define R_GEN_CONFIG_II (IO_TYPECAST_UDWORD 0xb0000034)
#define R_GEN_CONFIG_II__sermode3__BITNR 6
#define R_GEN_CONFIG_II__sermode3__WIDTH 1
#define R_GEN_CONFIG_II__sermode3__async 0
#define R_GEN_CONFIG_II__sermode3__sync 1
#define R_GEN_CONFIG_II__sermode1__BITNR 4
#define R_GEN_CONFIG_II__sermode1__WIDTH 1
#define R_GEN_CONFIG_II__sermode1__async 0
#define R_GEN_CONFIG_II__sermode1__sync 1
#define R_GEN_CONFIG_II__ext_clk__BITNR 2
#define R_GEN_CONFIG_II__ext_clk__WIDTH 1
#define R_GEN_CONFIG_II__ext_clk__select 1
#define R_GEN_CONFIG_II__ext_clk__disable 0
#define R_GEN_CONFIG_II__ser2__BITNR 1
#define R_GEN_CONFIG_II__ser2__WIDTH 1
#define R_GEN_CONFIG_II__ser2__select 1
#define R_GEN_CONFIG_II__ser2__disable 0
#define R_GEN_CONFIG_II__ser3__BITNR 0
#define R_GEN_CONFIG_II__ser3__WIDTH 1
#define R_GEN_CONFIG_II__ser3__select 1
#define R_GEN_CONFIG_II__ser3__disable 0

#define R_PORT_G_DATA (IO_TYPECAST_UDWORD 0xb0000028)
#define R_PORT_G_DATA__data__BITNR 0
#define R_PORT_G_DATA__data__WIDTH 32

/*
!* General port configuration registers
!*/

#define R_PORT_PA_SET (IO_TYPECAST_UDWORD 0xb0000030)
#define R_PORT_PA_SET__dir7__BITNR 15
#define R_PORT_PA_SET__dir7__WIDTH 1
#define R_PORT_PA_SET__dir7__input 0
#define R_PORT_PA_SET__dir7__output 1
#define R_PORT_PA_SET__dir6__BITNR 14
#define R_PORT_PA_SET__dir6__WIDTH 1
#define R_PORT_PA_SET__dir6__input 0
#define R_PORT_PA_SET__dir6__output 1
#define R_PORT_PA_SET__dir5__BITNR 13
#define R_PORT_PA_SET__dir5__WIDTH 1
#define R_PORT_PA_SET__dir5__input 0
#define R_PORT_PA_SET__dir5__output 1
#define R_PORT_PA_SET__dir4__BITNR 12
#define R_PORT_PA_SET__dir4__WIDTH 1
#define R_PORT_PA_SET__dir4__input 0
#define R_PORT_PA_SET__dir4__output 1
#define R_PORT_PA_SET__dir3__BITNR 11
#define R_PORT_PA_SET__dir3__WIDTH 1
#define R_PORT_PA_SET__dir3__input 0
#define R_PORT_PA_SET__dir3__output 1
#define R_PORT_PA_SET__dir2__BITNR 10
#define R_PORT_PA_SET__dir2__WIDTH 1
#define R_PORT_PA_SET__dir2__input 0
#define R_PORT_PA_SET__dir2__output 1
#define R_PORT_PA_SET__dir1__BITNR 9
#define R_PORT_PA_SET__dir1__WIDTH 1
#define R_PORT_PA_SET__dir1__input 0
#define R_PORT_PA_SET__dir1__output 1
#define R_PORT_PA_SET__dir0__BITNR 8
#define R_PORT_PA_SET__dir0__WIDTH 1
#define R_PORT_PA_SET__dir0__input 0
#define R_PORT_PA_SET__dir0__output 1
#define R_PORT_PA_SET__data_out__BITNR 0
#define R_PORT_PA_SET__data_out__WIDTH 8

#define R_PORT_PA_DATA (IO_TYPECAST_BYTE 0xb0000030)
#define R_PORT_PA_DATA__data_out__BITNR 0
#define R_PORT_PA_DATA__data_out__WIDTH 8

#define R_PORT_PA_DIR (IO_TYPECAST_BYTE 0xb0000031)
#define R_PORT_PA_DIR__dir7__BITNR 7
#define R_PORT_PA_DIR__dir7__WIDTH 1
#define R_PORT_PA_DIR__dir7__input 0
#define R_PORT_PA_DIR__dir7__output 1
#define R_PORT_PA_DIR__dir6__BITNR 6
#define R_PORT_PA_DIR__dir6__WIDTH 1
#define R_PORT_PA_DIR__dir6__input 0
#define R_PORT_PA_DIR__dir6__output 1
#define R_PORT_PA_DIR__dir5__BITNR 5
#define R_PORT_PA_DIR__dir5__WIDTH 1
#define R_PORT_PA_DIR__dir5__input 0
#define R_PORT_PA_DIR__dir5__output 1
#define R_PORT_PA_DIR__dir4__BITNR 4
#define R_PORT_PA_DIR__dir4__WIDTH 1
#define R_PORT_PA_DIR__dir4__input 0
#define R_PORT_PA_DIR__dir4__output 1
#define R_PORT_PA_DIR__dir3__BITNR 3
#define R_PORT_PA_DIR__dir3__WIDTH 1
#define R_PORT_PA_DIR__dir3__input 0
#define R_PORT_PA_DIR__dir3__output 1
#define R_PORT_PA_DIR__dir2__BITNR 2
#define R_PORT_PA_DIR__dir2__WIDTH 1
#define R_PORT_PA_DIR__dir2__input 0
#define R_PORT_PA_DIR__dir2__output 1
#define R_PORT_PA_DIR__dir1__BITNR 1
#define R_PORT_PA_DIR__dir1__WIDTH 1
#define R_PORT_PA_DIR__dir1__input 0
#define R_PORT_PA_DIR__dir1__output 1
#define R_PORT_PA_DIR__dir0__BITNR 0
#define R_PORT_PA_DIR__dir0__WIDTH 1
#define R_PORT_PA_DIR__dir0__input 0
#define R_PORT_PA_DIR__dir0__output 1

#define R_PORT_PA_READ (IO_TYPECAST_RO_UDWORD 0xb0000030)
#define R_PORT_PA_READ__data_in__BITNR 0
#define R_PORT_PA_READ__data_in__WIDTH 8

#define R_PORT_PB_SET (IO_TYPECAST_UDWORD 0xb0000038)
#define R_PORT_PB_SET__syncser3__BITNR 29
#define R_PORT_PB_SET__syncser3__WIDTH 1
#define R_PORT_PB_SET__syncser3__port_cs 0
#define R_PORT_PB_SET__syncser3__ss3extra 1
#define R_PORT_PB_SET__syncser1__BITNR 28
#define R_PORT_PB_SET__syncser1__WIDTH 1
#define R_PORT_PB_SET__syncser1__port_cs 0
#define R_PORT_PB_SET__syncser1__ss1extra 1
#define R_PORT_PB_SET__i2c_en__BITNR 27
#define R_PORT_PB_SET__i2c_en__WIDTH 1
#define R_PORT_PB_SET__i2c_en__off 0
#define R_PORT_PB_SET__i2c_en__on 1
#define R_PORT_PB_SET__i2c_d__BITNR 26
#define R_PORT_PB_SET__i2c_d__WIDTH 1
#define R_PORT_PB_SET__i2c_clk__BITNR 25
#define R_PORT_PB_SET__i2c_clk__WIDTH 1
#define R_PORT_PB_SET__i2c_oe___BITNR 24
#define R_PORT_PB_SET__i2c_oe___WIDTH 1
#define R_PORT_PB_SET__i2c_oe___enable 0
#define R_PORT_PB_SET__i2c_oe___disable 1
#define R_PORT_PB_SET__cs7__BITNR 23
#define R_PORT_PB_SET__cs7__WIDTH 1
#define R_PORT_PB_SET__cs7__port 0
#define R_PORT_PB_SET__cs7__cs 1
#define R_PORT_PB_SET__cs6__BITNR 22
#define R_PORT_PB_SET__cs6__WIDTH 1
#define R_PORT_PB_SET__cs6__port 0
#define R_PORT_PB_SET__cs6__cs 1
#define R_PORT_PB_SET__cs5__BITNR 21
#define R_PORT_PB_SET__cs5__WIDTH 1
#define R_PORT_PB_SET__cs5__port 0
#define R_PORT_PB_SET__cs5__cs 1
#define R_PORT_PB_SET__cs4__BITNR 20
#define R_PORT_PB_SET__cs4__WIDTH 1
#define R_PORT_PB_SET__cs4__port 0
#define R_PORT_PB_SET__cs4__cs 1
#define R_PORT_PB_SET__cs3__BITNR 19
#define R_PORT_PB_SET__cs3__WIDTH 1
#define R_PORT_PB_SET__cs3__port 0
#define R_PORT_PB_SET__cs3__cs 1
#define R_PORT_PB_SET__cs2__BITNR 18
#define R_PORT_PB_SET__cs2__WIDTH 1
#define R_PORT_PB_SET__cs2__port 0
#define R_PORT_PB_SET__cs2__cs 1
#define R_PORT_PB_SET__scsi1__BITNR 17
#define R_PORT_PB_SET__scsi1__WIDTH 1
#define R_PORT_PB_SET__scsi1__port_cs 0
#define R_PORT_PB_SET__scsi1__enph 1
#define R_PORT_PB_SET__scsi0__BITNR 16
#define R_PORT_PB_SET__scsi0__WIDTH 1
#define R_PORT_PB_SET__scsi0__port_cs 0
#define R_PORT_PB_SET__scsi0__enph 1
#define R_PORT_PB_SET__dir7__BITNR 15
#define R_PORT_PB_SET__dir7__WIDTH 1
#define R_PORT_PB_SET__dir7__input 0
#define R_PORT_PB_SET__dir7__output 1
#define R_PORT_PB_SET__dir6__BITNR 14
#define R_PORT_PB_SET__dir6__WIDTH 1
#define R_PORT_PB_SET__dir6__input 0
#define R_PORT_PB_SET__dir6__output 1
#define R_PORT_PB_SET__dir5__BITNR 13
#define R_PORT_PB_SET__dir5__WIDTH 1
#define R_PORT_PB_SET__dir5__input 0
#define R_PORT_PB_SET__dir5__output 1
#define R_PORT_PB_SET__dir4__BITNR 12
#define R_PORT_PB_SET__dir4__WIDTH 1
#define R_PORT_PB_SET__dir4__input 0
#define R_PORT_PB_SET__dir4__output 1
#define R_PORT_PB_SET__dir3__BITNR 11
#define R_PORT_PB_SET__dir3__WIDTH 1
#define R_PORT_PB_SET__dir3__input 0
#define R_PORT_PB_SET__dir3__output 1
#define R_PORT_PB_SET__dir2__BITNR 10
#define R_PORT_PB_SET__dir2__WIDTH 1
#define R_PORT_PB_SET__dir2__input 0
#define R_PORT_PB_SET__dir2__output 1
#define R_PORT_PB_SET__dir1__BITNR 9
#define R_PORT_PB_SET__dir1__WIDTH 1
#define R_PORT_PB_SET__dir1__input 0
#define R_PORT_PB_SET__dir1__output 1
#define R_PORT_PB_SET__dir0__BITNR 8
#define R_PORT_PB_SET__dir0__WIDTH 1
#define R_PORT_PB_SET__dir0__input 0
#define R_PORT_PB_SET__dir0__output 1
#define R_PORT_PB_SET__data_out__BITNR 0
#define R_PORT_PB_SET__data_out__WIDTH 8

#define R_PORT_PB_DATA (IO_TYPECAST_BYTE 0xb0000038)
#define R_PORT_PB_DATA__data_out__BITNR 0
#define R_PORT_PB_DATA__data_out__WIDTH 8

#define R_PORT_PB_DIR (IO_TYPECAST_BYTE 0xb0000039)
#define R_PORT_PB_DIR__dir7__BITNR 7
#define R_PORT_PB_DIR__dir7__WIDTH 1
#define R_PORT_PB_DIR__dir7__input 0
#define R_PORT_PB_DIR__dir7__output 1
#define R_PORT_PB_DIR__dir6__BITNR 6
#define R_PORT_PB_DIR__dir6__WIDTH 1
#define R_PORT_PB_DIR__dir6__input 0
#define R_PORT_PB_DIR__dir6__output 1
#define R_PORT_PB_DIR__dir5__BITNR 5
#define R_PORT_PB_DIR__dir5__WIDTH 1
#define R_PORT_PB_DIR__dir5__input 0
#define R_PORT_PB_DIR__dir5__output 1
#define R_PORT_PB_DIR__dir4__BITNR 4
#define R_PORT_PB_DIR__dir4__WIDTH 1
#define R_PORT_PB_DIR__dir4__input 0
#define R_PORT_PB_DIR__dir4__output 1
#define R_PORT_PB_DIR__dir3__BITNR 3
#define R_PORT_PB_DIR__dir3__WIDTH 1
#define R_PORT_PB_DIR__dir3__input 0
#define R_PORT_PB_DIR__dir3__output 1
#define R_PORT_PB_DIR__dir2__BITNR 2
#define R_PORT_PB_DIR__dir2__WIDTH 1
#define R_PORT_PB_DIR__dir2__input 0
#define R_PORT_PB_DIR__dir2__output 1
#define R_PORT_PB_DIR__dir1__BITNR 1
#define R_PORT_PB_DIR__dir1__WIDTH 1
#define R_PORT_PB_DIR__dir1__input 0
#define R_PORT_PB_DIR__dir1__output 1
#define R_PORT_PB_DIR__dir0__BITNR 0
#define R_PORT_PB_DIR__dir0__WIDTH 1
#define R_PORT_PB_DIR__dir0__input 0
#define R_PORT_PB_DIR__dir0__output 1

#define R_PORT_PB_CONFIG (IO_TYPECAST_BYTE 0xb000003a)
#define R_PORT_PB_CONFIG__cs7__BITNR 7
#define R_PORT_PB_CONFIG__cs7__WIDTH 1
#define R_PORT_PB_CONFIG__cs7__port 0
#define R_PORT_PB_CONFIG__cs7__cs 1
#define R_PORT_PB_CONFIG__cs6__BITNR 6
#define R_PORT_PB_CONFIG__cs6__WIDTH 1
#define R_PORT_PB_CONFIG__cs6__port 0
#define R_PORT_PB_CONFIG__cs6__cs 1
#define R_PORT_PB_CONFIG__cs5__BITNR 5
#define R_PORT_PB_CONFIG__cs5__WIDTH 1
#define R_PORT_PB_CONFIG__cs5__port 0
#define R_PORT_PB_CONFIG__cs5__cs 1
#define R_PORT_PB_CONFIG__cs4__BITNR 4
#define R_PORT_PB_CONFIG__cs4__WIDTH 1
#define R_PORT_PB_CONFIG__cs4__port 0
#define R_PORT_PB_CONFIG__cs4__cs 1
#define R_PORT_PB_CONFIG__cs3__BITNR 3
#define R_PORT_PB_CONFIG__cs3__WIDTH 1
#define R_PORT_PB_CONFIG__cs3__port 0
#define R_PORT_PB_CONFIG__cs3__cs 1
#define R_PORT_PB_CONFIG__cs2__BITNR 2
#define R_PORT_PB_CONFIG__cs2__WIDTH 1
#define R_PORT_PB_CONFIG__cs2__port 0
#define R_PORT_PB_CONFIG__cs2__cs 1
#define R_PORT_PB_CONFIG__scsi1__BITNR 1
#define R_PORT_PB_CONFIG__scsi1__WIDTH 1
#define R_PORT_PB_CONFIG__scsi1__port_cs 0
#define R_PORT_PB_CONFIG__scsi1__enph 1
#define R_PORT_PB_CONFIG__scsi0__BITNR 0
#define R_PORT_PB_CONFIG__scsi0__WIDTH 1
#define R_PORT_PB_CONFIG__scsi0__port_cs 0
#define R_PORT_PB_CONFIG__scsi0__enph 1

#define R_PORT_PB_I2C (IO_TYPECAST_BYTE 0xb000003b)
#define R_PORT_PB_I2C__syncser3__BITNR 5
#define R_PORT_PB_I2C__syncser3__WIDTH 1
#define R_PORT_PB_I2C__syncser3__port_cs 0
#define R_PORT_PB_I2C__syncser3__ss3extra 1
#define R_PORT_PB_I2C__syncser1__BITNR 4
#define R_PORT_PB_I2C__syncser1__WIDTH 1
#define R_PORT_PB_I2C__syncser1__port_cs 0
#define R_PORT_PB_I2C__syncser1__ss1extra 1
#define R_PORT_PB_I2C__i2c_en__BITNR 3
#define R_PORT_PB_I2C__i2c_en__WIDTH 1
#define R_PORT_PB_I2C__i2c_en__off 0
#define R_PORT_PB_I2C__i2c_en__on 1
#define R_PORT_PB_I2C__i2c_d__BITNR 2
#define R_PORT_PB_I2C__i2c_d__WIDTH 1
#define R_PORT_PB_I2C__i2c_clk__BITNR 1
#define R_PORT_PB_I2C__i2c_clk__WIDTH 1
#define R_PORT_PB_I2C__i2c_oe___BITNR 0
#define R_PORT_PB_I2C__i2c_oe___WIDTH 1
#define R_PORT_PB_I2C__i2c_oe___enable 0
#define R_PORT_PB_I2C__i2c_oe___disable 1

#define R_PORT_PB_READ (IO_TYPECAST_RO_UDWORD 0xb0000038)
#define R_PORT_PB_READ__data_in__BITNR 0
#define R_PORT_PB_READ__data_in__WIDTH 8

/*
!* Serial port registers
!*/

#define R_SERIAL0_CTRL (IO_TYPECAST_UDWORD 0xb0000060)
#define R_SERIAL0_CTRL__tr_baud__BITNR 28
#define R_SERIAL0_CTRL__tr_baud__WIDTH 4
#define R_SERIAL0_CTRL__tr_baud__c300Hz 0
#define R_SERIAL0_CTRL__tr_baud__c600Hz 1
#define R_SERIAL0_CTRL__tr_baud__c1200Hz 2
#define R_SERIAL0_CTRL__tr_baud__c2400Hz 3
#define R_SERIAL0_CTRL__tr_baud__c4800Hz 4
#define R_SERIAL0_CTRL__tr_baud__c9600Hz 5
#define R_SERIAL0_CTRL__tr_baud__c19k2Hz 6
#define R_SERIAL0_CTRL__tr_baud__c38k4Hz 7
#define R_SERIAL0_CTRL__tr_baud__c57k6Hz 8
#define R_SERIAL0_CTRL__tr_baud__c115k2Hz 9
#define R_SERIAL0_CTRL__tr_baud__c230k4Hz 10
#define R_SERIAL0_CTRL__tr_baud__c460k8Hz 11
#define R_SERIAL0_CTRL__tr_baud__c921k6Hz 12
#define R_SERIAL0_CTRL__tr_baud__c1843k2Hz 13
#define R_SERIAL0_CTRL__tr_baud__c6250kHz 14
#define R_SERIAL0_CTRL__tr_baud__reserved 15
#define R_SERIAL0_CTRL__rec_baud__BITNR 24
#define R_SERIAL0_CTRL__rec_baud__WIDTH 4
#define R_SERIAL0_CTRL__rec_baud__c300Hz 0
#define R_SERIAL0_CTRL__rec_baud__c600Hz 1
#define R_SERIAL0_CTRL__rec_baud__c1200Hz 2
#define R_SERIAL0_CTRL__rec_baud__c2400Hz 3
#define R_SERIAL0_CTRL__rec_baud__c4800Hz 4
#define R_SERIAL0_CTRL__rec_baud__c9600Hz 5
#define R_SERIAL0_CTRL__rec_baud__c19k2Hz 6
#define R_SERIAL0_CTRL__rec_baud__c38k4Hz 7
#define R_SERIAL0_CTRL__rec_baud__c57k6Hz 8
#define R_SERIAL0_CTRL__rec_baud__c115k2Hz 9
#define R_SERIAL0_CTRL__rec_baud__c230k4Hz 10
#define R_SERIAL0_CTRL__rec_baud__c460k8Hz 11
#define R_SERIAL0_CTRL__rec_baud__c921k6Hz 12
#define R_SERIAL0_CTRL__rec_baud__c1843k2Hz 13
#define R_SERIAL0_CTRL__rec_baud__c6250kHz 14
#define R_SERIAL0_CTRL__rec_baud__reserved 15
#define R_SERIAL0_CTRL__dma_err__BITNR 23
#define R_SERIAL0_CTRL__dma_err__WIDTH 1
#define R_SERIAL0_CTRL__dma_err__stop 0
#define R_SERIAL0_CTRL__dma_err__ignore 1
#define R_SERIAL0_CTRL__rec_enable__BITNR 22
#define R_SERIAL0_CTRL__rec_enable__WIDTH 1
#define R_SERIAL0_CTRL__rec_enable__disable 0
#define R_SERIAL0_CTRL__rec_enable__enable 1
#define R_SERIAL0_CTRL__rts___BITNR 21
#define R_SERIAL0_CTRL__rts___WIDTH 1
#define R_SERIAL0_CTRL__rts___active 0
#define R_SERIAL0_CTRL__rts___inactive 1
#define R_SERIAL0_CTRL__sampling__BITNR 20
#define R_SERIAL0_CTRL__sampling__WIDTH 1
#define R_SERIAL0_CTRL__sampling__middle 0
#define R_SERIAL0_CTRL__sampling__majority 1
#define R_SERIAL0_CTRL__rec_stick_par__BITNR 19
#define R_SERIAL0_CTRL__rec_stick_par__WIDTH 1
#define R_SERIAL0_CTRL__rec_stick_par__normal 0
#define R_SERIAL0_CTRL__rec_stick_par__stick 1
#define R_SERIAL0_CTRL__rec_par__BITNR 18
#define R_SERIAL0_CTRL__rec_par__WIDTH 1
#define R_SERIAL0_CTRL__rec_par__even 0
#define R_SERIAL0_CTRL__rec_par__odd 1
#define R_SERIAL0_CTRL__rec_par_en__BITNR 17
#define R_SERIAL0_CTRL__rec_par_en__WIDTH 1
#define R_SERIAL0_CTRL__rec_par_en__disable 0
#define R_SERIAL0_CTRL__rec_par_en__enable 1
#define R_SERIAL0_CTRL__rec_bitnr__BITNR 16
#define R_SERIAL0_CTRL__rec_bitnr__WIDTH 1
#define R_SERIAL0_CTRL__rec_bitnr__rec_8bit 0
#define R_SERIAL0_CTRL__rec_bitnr__rec_7bit 1
#define R_SERIAL0_CTRL__txd__BITNR 15
#define R_SERIAL0_CTRL__txd__WIDTH 1
#define R_SERIAL0_CTRL__tr_enable__BITNR 14
#define R_SERIAL0_CTRL__tr_enable__WIDTH 1
#define R_SERIAL0_CTRL__tr_enable__disable 0
#define R_SERIAL0_CTRL__tr_enable__enable 1
#define R_SERIAL0_CTRL__auto_cts__BITNR 13
#define R_SERIAL0_CTRL__auto_cts__WIDTH 1
#define R_SERIAL0_CTRL__auto_cts__disabled 0
#define R_SERIAL0_CTRL__auto_cts__active 1
#define R_SERIAL0_CTRL__stop_bits__BITNR 12
#define R_SERIAL0_CTRL__stop_bits__WIDTH 1
#define R_SERIAL0_CTRL__stop_bits__one_bit 0
#define R_SERIAL0_CTRL__stop_bits__two_bits 1
#define R_SERIAL0_CTRL__tr_stick_par__BITNR 11
#define R_SERIAL0_CTRL__tr_stick_par__WIDTH 1
#define R_SERIAL0_CTRL__tr_stick_par__normal 0
#define R_SERIAL0_CTRL__tr_stick_par__stick 1
#define R_SERIAL0_CTRL__tr_par__BITNR 10
#define R_SERIAL0_CTRL__tr_par__WIDTH 1
#define R_SERIAL0_CTRL__tr_par__even 0
#define R_SERIAL0_CTRL__tr_par__odd 1
#define R_SERIAL0_CTRL__tr_par_en__BITNR 9
#define R_SERIAL0_CTRL__tr_par_en__WIDTH 1
#define R_SERIAL0_CTRL__tr_par_en__disable 0
#define R_SERIAL0_CTRL__tr_par_en__enable 1
#define R_SERIAL0_CTRL__tr_bitnr__BITNR 8
#define R_SERIAL0_CTRL__tr_bitnr__WIDTH 1
#define R_SERIAL0_CTRL__tr_bitnr__tr_8bit 0
#define R_SERIAL0_CTRL__tr_bitnr__tr_7bit 1
#define R_SERIAL0_CTRL__data_out__BITNR 0
#define R_SERIAL0_CTRL__data_out__WIDTH 8

#define R_SERIAL0_BAUD (IO_TYPECAST_BYTE 0xb0000063)
#define R_SERIAL0_BAUD__tr_baud__BITNR 4
#define R_SERIAL0_BAUD__tr_baud__WIDTH 4
#define R_SERIAL0_BAUD__tr_baud__c300Hz 0
#define R_SERIAL0_BAUD__tr_baud__c600Hz 1
#define R_SERIAL0_BAUD__tr_baud__c1200Hz 2
#define R_SERIAL0_BAUD__tr_baud__c2400Hz 3
#define R_SERIAL0_BAUD__tr_baud__c4800Hz 4
#define R_SERIAL0_BAUD__tr_baud__c9600Hz 5
#define R_SERIAL0_BAUD__tr_baud__c19k2Hz 6
#define R_SERIAL0_BAUD__tr_baud__c38k4Hz 7
#define R_SERIAL0_BAUD__tr_baud__c57k6Hz 8
#define R_SERIAL0_BAUD__tr_baud__c115k2Hz 9
#define R_SERIAL0_BAUD__tr_baud__c230k4Hz 10
#define R_SERIAL0_BAUD__tr_baud__c460k8Hz 11
#define R_SERIAL0_BAUD__tr_baud__c921k6Hz 12
#define R_SERIAL0_BAUD__tr_baud__c1843k2Hz 13
#define R_SERIAL0_BAUD__tr_baud__c6250kHz 14
#define R_SERIAL0_BAUD__tr_baud__reserved 15
#define R_SERIAL0_BAUD__rec_baud__BITNR 0
#define R_SERIAL0_BAUD__rec_baud__WIDTH 4
#define R_SERIAL0_BAUD__rec_baud__c300Hz 0
#define R_SERIAL0_BAUD__rec_baud__c600Hz 1
#define R_SERIAL0_BAUD__rec_baud__c1200Hz 2
#define R_SERIAL0_BAUD__rec_baud__c2400Hz 3
#define R_SERIAL0_BAUD__rec_baud__c4800Hz 4
#define R_SERIAL0_BAUD__rec_baud__c9600Hz 5
#define R_SERIAL0_BAUD__rec_baud__c19k2Hz 6
#define R_SERIAL0_BAUD__rec_baud__c38k4Hz 7
#define R_SERIAL0_BAUD__rec_baud__c57k6Hz 8
#define R_SERIAL0_BAUD__rec_baud__c115k2Hz 9
#define R_SERIAL0_BAUD__rec_baud__c230k4Hz 10
#define R_SERIAL0_BAUD__rec_baud__c460k8Hz 11
#define R_SERIAL0_BAUD__rec_baud__c921k6Hz 12
#define R_SERIAL0_BAUD__rec_baud__c1843k2Hz 13
#define R_SERIAL0_BAUD__rec_baud__c6250kHz 14
#define R_SERIAL0_BAUD__rec_baud__reserved 15

#define R_SERIAL0_REC_CTRL (IO_TYPECAST_BYTE 0xb0000062)
#define R_SERIAL0_REC_CTRL__dma_err__BITNR 7
#define R_SERIAL0_REC_CTRL__dma_err__WIDTH 1
#define R_SERIAL0_REC_CTRL__dma_err__stop 0
#define R_SERIAL0_REC_CTRL__dma_err__ignore 1
#define R_SERIAL0_REC_CTRL__rec_enable__BITNR 6
#define R_SERIAL0_REC_CTRL__rec_enable__WIDTH 1
#define R_SERIAL0_REC_CTRL__rec_enable__disable 0
#define R_SERIAL0_REC_CTRL__rec_enable__enable 1
#define R_SERIAL0_REC_CTRL__rts___BITNR 5
#define R_SERIAL0_REC_CTRL__rts___WIDTH 1
#define R_SERIAL0_REC_CTRL__rts___active 0
#define R_SERIAL0_REC_CTRL__rts___inactive 1
#define R_SERIAL0_REC_CTRL__sampling__BITNR 4
#define R_SERIAL0_REC_CTRL__sampling__WIDTH 1
#define R_SERIAL0_REC_CTRL__sampling__middle 0
#define R_SERIAL0_REC_CTRL__sampling__majority 1
#define R_SERIAL0_REC_CTRL__rec_stick_par__BITNR 3
#define R_SERIAL0_REC_CTRL__rec_stick_par__WIDTH 1
#define R_SERIAL0_REC_CTRL__rec_stick_par__normal 0
#define R_SERIAL0_REC_CTRL__rec_stick_par__stick 1
#define R_SERIAL0_REC_CTRL__rec_par__BITNR 2
#define R_SERIAL0_REC_CTRL__rec_par__WIDTH 1
#define R_SERIAL0_REC_CTRL__rec_par__even 0
#define R_SERIAL0_REC_CTRL__rec_par__odd 1
#define R_SERIAL0_REC_CTRL__rec_par_en__BITNR 1
#define R_SERIAL0_REC_CTRL__rec_par_en__WIDTH 1
#define R_SERIAL0_REC_CTRL__rec_par_en__disable 0
#define R_SERIAL0_REC_CTRL__rec_par_en__enable 1
#define R_SERIAL0_REC_CTRL__rec_bitnr__BITNR 0
#define R_SERIAL0_REC_CTRL__rec_bitnr__WIDTH 1
#define R_SERIAL0_REC_CTRL__rec_bitnr__rec_8bit 0
#define R_SERIAL0_REC_CTRL__rec_bitnr__rec_7bit 1

#define R_SERIAL0_TR_CTRL (IO_TYPECAST_BYTE 0xb0000061)
#define R_SERIAL0_TR_CTRL__txd__BITNR 7
#define R_SERIAL0_TR_CTRL__txd__WIDTH 1
#define R_SERIAL0_TR_CTRL__tr_enable__BITNR 6
#define R_SERIAL0_TR_CTRL__tr_enable__WIDTH 1
#define R_SERIAL0_TR_CTRL__tr_enable__disable 0
#define R_SERIAL0_TR_CTRL__tr_enable__enable 1
#define R_SERIAL0_TR_CTRL__auto_cts__BITNR 5
#define R_SERIAL0_TR_CTRL__auto_cts__WIDTH 1
#define R_SERIAL0_TR_CTRL__auto_cts__disabled 0
#define R_SERIAL0_TR_CTRL__auto_cts__active 1
#define R_SERIAL0_TR_CTRL__stop_bits__BITNR 4
#define R_SERIAL0_TR_CTRL__stop_bits__WIDTH 1
#define R_SERIAL0_TR_CTRL__stop_bits__one_bit 0
#define R_SERIAL0_TR_CTRL__stop_bits__two_bits 1
#define R_SERIAL0_TR_CTRL__tr_stick_par__BITNR 3
#define R_SERIAL0_TR_CTRL__tr_stick_par__WIDTH 1
#define R_SERIAL0_TR_CTRL__tr_stick_par__normal 0
#define R_SERIAL0_TR_CTRL__tr_stick_par__stick 1
#define R_SERIAL0_TR_CTRL__tr_par__BITNR 2
#define R_SERIAL0_TR_CTRL__tr_par__WIDTH 1
#define R_SERIAL0_TR_CTRL__tr_par__even 0
#define R_SERIAL0_TR_CTRL__tr_par__odd 1
#define R_SERIAL0_TR_CTRL__tr_par_en__BITNR 1
#define R_SERIAL0_TR_CTRL__tr_par_en__WIDTH 1
#define R_SERIAL0_TR_CTRL__tr_par_en__disable 0
#define R_SERIAL0_TR_CTRL__tr_par_en__enable 1
#define R_SERIAL0_TR_CTRL__tr_bitnr__BITNR 0
#define R_SERIAL0_TR_CTRL__tr_bitnr__WIDTH 1
#define R_SERIAL0_TR_CTRL__tr_bitnr__tr_8bit 0
#define R_SERIAL0_TR_CTRL__tr_bitnr__tr_7bit 1

#define R_SERIAL0_TR_DATA (IO_TYPECAST_BYTE 0xb0000060)
#define R_SERIAL0_TR_DATA__data_out__BITNR 0
#define R_SERIAL0_TR_DATA__data_out__WIDTH 8

#define R_SERIAL0_READ (IO_TYPECAST_RO_UDWORD 0xb0000060)
#define R_SERIAL0_READ__xoff_detect__BITNR 15
#define R_SERIAL0_READ__xoff_detect__WIDTH 1
#define R_SERIAL0_READ__xoff_detect__no_xoff 0
#define R_SERIAL0_READ__xoff_detect__xoff 1
#define R_SERIAL0_READ__cts___BITNR 14
#define R_SERIAL0_READ__cts___WIDTH 1
#define R_SERIAL0_READ__cts___active 0
#define R_SERIAL0_READ__cts___inactive 1
#define R_SERIAL0_READ__tr_ready__BITNR 13
#define R_SERIAL0_READ__tr_ready__WIDTH 1
#define R_SERIAL0_READ__tr_ready__full 0
#define R_SERIAL0_READ__tr_ready__ready 1
#define R_SERIAL0_READ__rxd__BITNR 12
#define R_SERIAL0_READ__rxd__WIDTH 1
#define R_SERIAL0_READ__overrun__BITNR 11
#define R_SERIAL0_READ__overrun__WIDTH 1
#define R_SERIAL0_READ__overrun__no 0
#define R_SERIAL0_READ__overrun__yes 1
#define R_SERIAL0_READ__par_err__BITNR 10
#define R_SERIAL0_READ__par_err__WIDTH 1
#define R_SERIAL0_READ__par_err__no 0
#define R_SERIAL0_READ__par_err__yes 1
#define R_SERIAL0_READ__framing_err__BITNR 9
#define R_SERIAL0_READ__framing_err__WIDTH 1
#define R_SERIAL0_READ__framing_err__no 0
#define R_SERIAL0_READ__framing_err__yes 1
#define R_SERIAL0_READ__data_avail__BITNR 8
#define R_SERIAL0_READ__data_avail__WIDTH 1
#define R_SERIAL0_READ__data_avail__no 0
#define R_SERIAL0_READ__data_avail__yes 1
#define R_SERIAL0_READ__data_in__BITNR 0
#define R_SERIAL0_READ__data_in__WIDTH 8

#define R_SERIAL0_STATUS (IO_TYPECAST_RO_BYTE 0xb0000061)
#define R_SERIAL0_STATUS__xoff_detect__BITNR 7
#define R_SERIAL0_STATUS__xoff_detect__WIDTH 1
#define R_SERIAL0_STATUS__xoff_detect__no_xoff 0
#define R_SERIAL0_STATUS__xoff_detect__xoff 1
#define R_SERIAL0_STATUS__cts___BITNR 6
#define R_SERIAL0_STATUS__cts___WIDTH 1
#define R_SERIAL0_STATUS__cts___active 0
#define R_SERIAL0_STATUS__cts___inactive 1
#define R_SERIAL0_STATUS__tr_ready__BITNR 5
#define R_SERIAL0_STATUS__tr_ready__WIDTH 1
#define R_SERIAL0_STATUS__tr_ready__full 0
#define R_SERIAL0_STATUS__tr_ready__ready 1
#define R_SERIAL0_STATUS__rxd__BITNR 4
#define R_SERIAL0_STATUS__rxd__WIDTH 1
#define R_SERIAL0_STATUS__overrun__BITNR 3
#define R_SERIAL0_STATUS__overrun__WIDTH 1
#define R_SERIAL0_STATUS__overrun__no 0
#define R_SERIAL0_STATUS__overrun__yes 1
#define R_SERIAL0_STATUS__par_err__BITNR 2
#define R_SERIAL0_STATUS__par_err__WIDTH 1
#define R_SERIAL0_STATUS__par_err__no 0
#define R_SERIAL0_STATUS__par_err__yes 1
#define R_SERIAL0_STATUS__framing_err__BITNR 1
#define R_SERIAL0_STATUS__framing_err__WIDTH 1
#define R_SERIAL0_STATUS__framing_err__no 0
#define R_SERIAL0_STATUS__framing_err__yes 1
#define R_SERIAL0_STATUS__data_avail__BITNR 0
#define R_SERIAL0_STATUS__data_avail__WIDTH 1
#define R_SERIAL0_STATUS__data_avail__no 0
#define R_SERIAL0_STATUS__data_avail__yes 1

#define R_SERIAL0_REC_DATA (IO_TYPECAST_RO_BYTE 0xb0000060)
#define R_SERIAL0_REC_DATA__data_in__BITNR 0
#define R_SERIAL0_REC_DATA__data_in__WIDTH 8

#define R_SERIAL0_XOFF (IO_TYPECAST_UDWORD 0xb0000064)
#define R_SERIAL0_XOFF__tx_stop__BITNR 9
#define R_SERIAL0_XOFF__tx_stop__WIDTH 1
#define R_SERIAL0_XOFF__tx_stop__enable 0
#define R_SERIAL0_XOFF__tx_stop__stop 1
#define R_SERIAL0_XOFF__auto_xoff__BITNR 8
#define R_SERIAL0_XOFF__auto_xoff__WIDTH 1
#define R_SERIAL0_XOFF__auto_xoff__disable 0
#define R_SERIAL0_XOFF__auto_xoff__enable 1
#define R_SERIAL0_XOFF__xoff_char__BITNR 0
#define R_SERIAL0_XOFF__xoff_char__WIDTH 8

#define R_SERIAL1_CTRL (IO_TYPECAST_UDWORD 0xb0000068)
#define R_SERIAL1_CTRL__tr_baud__BITNR 28
#define R_SERIAL1_CTRL__tr_baud__WIDTH 4
#define R_SERIAL1_CTRL__tr_baud__c300Hz 0
#define R_SERIAL1_CTRL__tr_baud__c600Hz 1
#define R_SERIAL1_CTRL__tr_baud__c1200Hz 2
#define R_SERIAL1_CTRL__tr_baud__c2400Hz 3
#define R_SERIAL1_CTRL__tr_baud__c4800Hz 4
#define R_SERIAL1_CTRL__tr_baud__c9600Hz 5
#define R_SERIAL1_CTRL__tr_baud__c19k2Hz 6
#define R_SERIAL1_CTRL__tr_baud__c38k4Hz 7
#define R_SERIAL1_CTRL__tr_baud__c57k6Hz 8
#define R_SERIAL1_CTRL__tr_baud__c115k2Hz 9
#define R_SERIAL1_CTRL__tr_baud__c230k4Hz 10
#define R_SERIAL1_CTRL__tr_baud__c460k8Hz 11
#define R_SERIAL1_CTRL__tr_baud__c921k6Hz 12
#define R_SERIAL1_CTRL__tr_baud__c1843k2Hz 13
#define R_SERIAL1_CTRL__tr_baud__c6250kHz 14
#define R_SERIAL1_CTRL__tr_baud__reserved 15
#define R_SERIAL1_CTRL__rec_baud__BITNR 24
#define R_SERIAL1_CTRL__rec_baud__WIDTH 4
#define R_SERIAL1_CTRL__rec_baud__c300Hz 0
#define R_SERIAL1_CTRL__rec_baud__c600Hz 1
#define R_SERIAL1_CTRL__rec_baud__c1200Hz 2
#define R_SERIAL1_CTRL__rec_baud__c2400Hz 3
#define R_SERIAL1_CTRL__rec_baud__c4800Hz 4
#define R_SERIAL1_CTRL__rec_baud__c9600Hz 5
#define R_SERIAL1_CTRL__rec_baud__c19k2Hz 6
#define R_SERIAL1_CTRL__rec_baud__c38k4Hz 7
#define R_SERIAL1_CTRL__rec_baud__c57k6Hz 8
#define R_SERIAL1_CTRL__rec_baud__c115k2Hz 9
#define R_SERIAL1_CTRL__rec_baud__c230k4Hz 10
#define R_SERIAL1_CTRL__rec_baud__c460k8Hz 11
#define R_SERIAL1_CTRL__rec_baud__c921k6Hz 12
#define R_SERIAL1_CTRL__rec_baud__c1843k2Hz 13
#define R_SERIAL1_CTRL__rec_baud__c6250kHz 14
#define R_SERIAL1_CTRL__rec_baud__reserved 15
#define R_SERIAL1_CTRL__dma_err__BITNR 23
#define R_SERIAL1_CTRL__dma_err__WIDTH 1
#define R_SERIAL1_CTRL__dma_err__stop 0
#define R_SERIAL1_CTRL__dma_err__ignore 1
#define R_SERIAL1_CTRL__rec_enable__BITNR 22
#define R_SERIAL1_CTRL__rec_enable__WIDTH 1
#define R_SERIAL1_CTRL__rec_enable__disable 0
#define R_SERIAL1_CTRL__rec_enable__enable 1
#define R_SERIAL1_CTRL__rts___BITNR 21
#define R_SERIAL1_CTRL__rts___WIDTH 1
#define R_SERIAL1_CTRL__rts___active 0
#define R_SERIAL1_CTRL__rts___inactive 1
#define R_SERIAL1_CTRL__sampling__BITNR 20
#define R_SERIAL1_CTRL__sampling__WIDTH 1
#define R_SERIAL1_CTRL__sampling__middle 0
#define R_SERIAL1_CTRL__sampling__majority 1
#define R_SERIAL1_CTRL__rec_stick_par__BITNR 19
#define R_SERIAL1_CTRL__rec_stick_par__WIDTH 1
#define R_SERIAL1_CTRL__rec_stick_par__normal 0
#define R_SERIAL1_CTRL__rec_stick_par__stick 1
#define R_SERIAL1_CTRL__rec_par__BITNR 18
#define R_SERIAL1_CTRL__rec_par__WIDTH 1
#define R_SERIAL1_CTRL__rec_par__even 0
#define R_SERIAL1_CTRL__rec_par__odd 1
#define R_SERIAL1_CTRL__rec_par_en__BITNR 17
#define R_SERIAL1_CTRL__rec_par_en__WIDTH 1
#define R_SERIAL1_CTRL__rec_par_en__disable 0
#define R_SERIAL1_CTRL__rec_par_en__enable 1
#define R_SERIAL1_CTRL__rec_bitnr__BITNR 16
#define R_SERIAL1_CTRL__rec_bitnr__WIDTH 1
#define R_SERIAL1_CTRL__rec_bitnr__rec_8bit 0
#define R_SERIAL1_CTRL__rec_bitnr__rec_7bit 1
#define R_SERIAL1_CTRL__txd__BITNR 15
#define R_SERIAL1_CTRL__txd__WIDTH 1
#define R_SERIAL1_CTRL__tr_enable__BITNR 14
#define R_SERIAL1_CTRL__tr_enable__WIDTH 1
#define R_SERIAL1_CTRL__tr_enable__disable 0
#define R_SERIAL1_CTRL__tr_enable__enable 1
#define R_SERIAL1_CTRL__auto_cts__BITNR 13
#define R_SERIAL1_CTRL__auto_cts__WIDTH 1
#define R_SERIAL1_CTRL__auto_cts__disabled 0
#define R_SERIAL1_CTRL__auto_cts__active 1
#define R_SERIAL1_CTRL__stop_bits__BITNR 12
#define R_SERIAL1_CTRL__stop_bits__WIDTH 1
#define R_SERIAL1_CTRL__stop_bits__one_bit 0
#define R_SERIAL1_CTRL__stop_bits__two_bits 1
#define R_SERIAL1_CTRL__tr_stick_par__BITNR 11
#define R_SERIAL1_CTRL__tr_stick_par__WIDTH 1
#define R_SERIAL1_CTRL__tr_stick_par__normal 0
#define R_SERIAL1_CTRL__tr_stick_par__stick 1
#define R_SERIAL1_CTRL__tr_par__BITNR 10
#define R_SERIAL1_CTRL__tr_par__WIDTH 1
#define R_SERIAL1_CTRL__tr_par__even 0
#define R_SERIAL1_CTRL__tr_par__odd 1
#define R_SERIAL1_CTRL__tr_par_en__BITNR 9
#define R_SERIAL1_CTRL__tr_par_en__WIDTH 1
#define R_SERIAL1_CTRL__tr_par_en__disable 0
#define R_SERIAL1_CTRL__tr_par_en__enable 1
#define R_SERIAL1_CTRL__tr_bitnr__BITNR 8
#define R_SERIAL1_CTRL__tr_bitnr__WIDTH 1
#define R_SERIAL1_CTRL__tr_bitnr__tr_8bit 0
#define R_SERIAL1_CTRL__tr_bitnr__tr_7bit 1
#define R_SERIAL1_CTRL__data_out__BITNR 0
#define R_SERIAL1_CTRL__data_out__WIDTH 8

#define R_SERIAL1_BAUD (IO_TYPECAST_BYTE 0xb000006b)
#define R_SERIAL1_BAUD__tr_baud__BITNR 4
#define R_SERIAL1_BAUD__tr_baud__WIDTH 4
#define R_SERIAL1_BAUD__tr_baud__c300Hz 0
#define R_SERIAL1_BAUD__tr_baud__c600Hz 1
#define R_SERIAL1_BAUD__tr_baud__c1200Hz 2
#define R_SERIAL1_BAUD__tr_baud__c2400Hz 3
#define R_SERIAL1_BAUD__tr_baud__c4800Hz 4
#define R_SERIAL1_BAUD__tr_baud__c9600Hz 5
#define R_SERIAL1_BAUD__tr_baud__c19k2Hz 6
#define R_SERIAL1_BAUD__tr_baud__c38k4Hz 7
#define R_SERIAL1_BAUD__tr_baud__c57k6Hz 8
#define R_SERIAL1_BAUD__tr_baud__c115k2Hz 9
#define R_SERIAL1_BAUD__tr_baud__c230k4Hz 10
#define R_SERIAL1_BAUD__tr_baud__c460k8Hz 11
#define R_SERIAL1_BAUD__tr_baud__c921k6Hz 12
#define R_SERIAL1_BAUD__tr_baud__c1843k2Hz 13
#define R_SERIAL1_BAUD__tr_baud__c6250kHz 14
#define R_SERIAL1_BAUD__tr_baud__reserved 15
#define R_SERIAL1_BAUD__rec_baud__BITNR 0
#define R_SERIAL1_BAUD__rec_baud__WIDTH 4
#define R_SERIAL1_BAUD__rec_baud__c300Hz 0
#define R_SERIAL1_BAUD__rec_baud__c600Hz 1
#define R_SERIAL1_BAUD__rec_baud__c1200Hz 2
#define R_SERIAL1_BAUD__rec_baud__c2400Hz 3
#define R_SERIAL1_BAUD__rec_baud__c4800Hz 4
#define R_SERIAL1_BAUD__rec_baud__c9600Hz 5
#define R_SERIAL1_BAUD__rec_baud__c19k2Hz 6
#define R_SERIAL1_BAUD__rec_baud__c38k4Hz 7
#define R_SERIAL1_BAUD__rec_baud__c57k6Hz 8
#define R_SERIAL1_BAUD__rec_baud__c115k2Hz 9
#define R_SERIAL1_BAUD__rec_baud__c230k4Hz 10
#define R_SERIAL1_BAUD__rec_baud__c460k8Hz 11
#define R_SERIAL1_BAUD__rec_baud__c921k6Hz 12
#define R_SERIAL1_BAUD__rec_baud__c1843k2Hz 13
#define R_SERIAL1_BAUD__rec_baud__c6250kHz 14
#define R_SERIAL1_BAUD__rec_baud__reserved 15

#define R_SERIAL1_REC_CTRL (IO_TYPECAST_BYTE 0xb000006a)
#define R_SERIAL1_REC_CTRL__dma_err__BITNR 7
#define R_SERIAL1_REC_CTRL__dma_err__WIDTH 1
#define R_SERIAL1_REC_CTRL__dma_err__stop 0
#define R_SERIAL1_REC_CTRL__dma_err__ignore 1
#define R_SERIAL1_REC_CTRL__rec_enable__BITNR 6
#define R_SERIAL1_REC_CTRL__rec_enable__WIDTH 1
#define R_SERIAL1_REC_CTRL__rec_enable__disable 0
#define R_SERIAL1_REC_CTRL__rec_enable__enable 1
#define R_SERIAL1_REC_CTRL__rts___BITNR 5
#define R_SERIAL1_REC_CTRL__rts___WIDTH 1
#define R_SERIAL1_REC_CTRL__rts___active 0
#define R_SERIAL1_REC_CTRL__rts___inactive 1
#define R_SERIAL1_REC_CTRL__sampling__BITNR 4
#define R_SERIAL1_REC_CTRL__sampling__WIDTH 1
#define R_SERIAL1_REC_CTRL__sampling__middle 0
#define R_SERIAL1_REC_CTRL__sampling__majority 1
#define R_SERIAL1_REC_CTRL__rec_stick_par__BITNR 3
#define R_SERIAL1_REC_CTRL__rec_stick_par__WIDTH 1
#define R_SERIAL1_REC_CTRL__rec_stick_par__normal 0
#define R_SERIAL1_REC_CTRL__rec_stick_par__stick 1
#define R_SERIAL1_REC_CTRL__rec_par__BITNR 2
#define R_SERIAL1_REC_CTRL__rec_par__WIDTH 1
#define R_SERIAL1_REC_CTRL__rec_par__even 0
#define R_SERIAL1_REC_CTRL__rec_par__odd 1
#define R_SERIAL1_REC_CTRL__rec_par_en__BITNR 1
#define R_SERIAL1_REC_CTRL__rec_par_en__WIDTH 1
#define R_SERIAL1_REC_CTRL__rec_par_en__disable 0
#define R_SERIAL1_REC_CTRL__rec_par_en__enable 1
#define R_SERIAL1_REC_CTRL__rec_bitnr__BITNR 0
#define R_SERIAL1_REC_CTRL__rec_bitnr__WIDTH 1
#define R_SERIAL1_REC_CTRL__rec_bitnr__rec_8bit 0
#define R_SERIAL1_REC_CTRL__rec_bitnr__rec_7bit 1

#define R_SERIAL1_TR_CTRL (IO_TYPECAST_BYTE 0xb0000069)
#define R_SERIAL1_TR_CTRL__txd__BITNR 7
#define R_SERIAL1_TR_CTRL__txd__WIDTH 1
#define R_SERIAL1_TR_CTRL__tr_enable__BITNR 6
#define R_SERIAL1_TR_CTRL__tr_enable__WIDTH 1
#define R_SERIAL1_TR_CTRL__tr_enable__disable 0
#define R_SERIAL1_TR_CTRL__tr_enable__enable 1
#define R_SERIAL1_TR_CTRL__auto_cts__BITNR 5
#define R_SERIAL1_TR_CTRL__auto_cts__WIDTH 1
#define R_SERIAL1_TR_CTRL__auto_cts__disabled 0
#define R_SERIAL1_TR_CTRL__auto_cts__active 1
#define R_SERIAL1_TR_CTRL__stop_bits__BITNR 4
#define R_SERIAL1_TR_CTRL__stop_bits__WIDTH 1
#define R_SERIAL1_TR_CTRL__stop_bits__one_bit 0
#define R_SERIAL1_TR_CTRL__stop_bits__two_bits 1
#define R_SERIAL1_TR_CTRL__tr_stick_par__BITNR 3
#define R_SERIAL1_TR_CTRL__tr_stick_par__WIDTH 1
#define R_SERIAL1_TR_CTRL__tr_stick_par__normal 0
#define R_SERIAL1_TR_CTRL__tr_stick_par__stick 1
#define R_SERIAL1_TR_CTRL__tr_par__BITNR 2
#define R_SERIAL1_TR_CTRL__tr_par__WIDTH 1
#define R_SERIAL1_TR_CTRL__tr_par__even 0
#define R_SERIAL1_TR_CTRL__tr_par__odd 1
#define R_SERIAL1_TR_CTRL__tr_par_en__BITNR 1
#define R_SERIAL1_TR_CTRL__tr_par_en__WIDTH 1
#define R_SERIAL1_TR_CTRL__tr_par_en__disable 0
#define R_SERIAL1_TR_CTRL__tr_par_en__enable 1
#define R_SERIAL1_TR_CTRL__tr_bitnr__BITNR 0
#define R_SERIAL1_TR_CTRL__tr_bitnr__WIDTH 1
#define R_SERIAL1_TR_CTRL__tr_bitnr__tr_8bit 0
#define R_SERIAL1_TR_CTRL__tr_bitnr__tr_7bit 1

#define R_SERIAL1_TR_DATA (IO_TYPECAST_BYTE 0xb0000068)
#define R_SERIAL1_TR_DATA__data_out__BITNR 0
#define R_SERIAL1_TR_DATA__data_out__WIDTH 8

#define R_SERIAL1_READ (IO_TYPECAST_RO_UDWORD 0xb0000068)
#define R_SERIAL1_READ__xoff_detect__BITNR 15
#define R_SERIAL1_READ__xoff_detect__WIDTH 1
#define R_SERIAL1_READ__xoff_detect__no_xoff 0
#define R_SERIAL1_READ__xoff_detect__xoff 1
#define R_SERIAL1_READ__cts___BITNR 14
#define R_SERIAL1_READ__cts___WIDTH 1
#define R_SERIAL1_READ__cts___active 0
#define R_SERIAL1_READ__cts___inactive 1
#define R_SERIAL1_READ__tr_ready__BITNR 13
#define R_SERIAL1_READ__tr_ready__WIDTH 1
#define R_SERIAL1_READ__tr_ready__full 0
#define R_SERIAL1_READ__tr_ready__ready 1
#define R_SERIAL1_READ__rxd__BITNR 12
#define R_SERIAL1_READ__rxd__WIDTH 1
#define R_SERIAL1_READ__overrun__BITNR 11
#define R_SERIAL1_READ__overrun__WIDTH 1
#define R_SERIAL1_READ__overrun__no 0
#define R_SERIAL1_READ__overrun__yes 1
#define R_SERIAL1_READ__par_err__BITNR 10
#define R_SERIAL1_READ__par_err__WIDTH 1
#define R_SERIAL1_READ__par_err__no 0
#define R_SERIAL1_READ__par_err__yes 1
#define R_SERIAL1_READ__framing_err__BITNR 9
#define R_SERIAL1_READ__framing_err__WIDTH 1
#define R_SERIAL1_READ__framing_err__no 0
#define R_SERIAL1_READ__framing_err__yes 1
#define R_SERIAL1_READ__data_avail__BITNR 8
#define R_SERIAL1_READ__data_avail__WIDTH 1
#define R_SERIAL1_READ__data_avail__no 0
#define R_SERIAL1_READ__data_avail__yes 1
#define R_SERIAL1_READ__data_in__BITNR 0
#define R_SERIAL1_READ__data_in__WIDTH 8

#define R_SERIAL1_STATUS (IO_TYPECAST_RO_BYTE 0xb0000069)
#define R_SERIAL1_STATUS__xoff_detect__BITNR 7
#define R_SERIAL1_STATUS__xoff_detect__WIDTH 1
#define R_SERIAL1_STATUS__xoff_detect__no_xoff 0
#define R_SERIAL1_STATUS__xoff_detect__xoff 1
#define R_SERIAL1_STATUS__cts___BITNR 6
#define R_SERIAL1_STATUS__cts___WIDTH 1
#define R_SERIAL1_STATUS__cts___active 0
#define R_SERIAL1_STATUS__cts___inactive 1
#define R_SERIAL1_STATUS__tr_ready__BITNR 5
#define R_SERIAL1_STATUS__tr_ready__WIDTH 1
#define R_SERIAL1_STATUS__tr_ready__full 0
#define R_SERIAL1_STATUS__tr_ready__ready 1
#define R_SERIAL1_STATUS__rxd__BITNR 4
#define R_SERIAL1_STATUS__rxd__WIDTH 1
#define R_SERIAL1_STATUS__overrun__BITNR 3
#define R_SERIAL1_STATUS__overrun__WIDTH 1
#define R_SERIAL1_STATUS__overrun__no 0
#define R_SERIAL1_STATUS__overrun__yes 1
#define R_SERIAL1_STATUS__par_err__BITNR 2
#define R_SERIAL1_STATUS__par_err__WIDTH 1
#define R_SERIAL1_STATUS__par_err__no 0
#define R_SERIAL1_STATUS__par_err__yes 1
#define R_SERIAL1_STATUS__framing_err__BITNR 1
#define R_SERIAL1_STATUS__framing_err__WIDTH 1
#define R_SERIAL1_STATUS__framing_err__no 0
#define R_SERIAL1_STATUS__framing_err__yes 1
#define R_SERIAL1_STATUS__data_avail__BITNR 0
#define R_SERIAL1_STATUS__data_avail__WIDTH 1
#define R_SERIAL1_STATUS__data_avail__no 0
#define R_SERIAL1_STATUS__data_avail__yes 1

#define R_SERIAL1_REC_DATA (IO_TYPECAST_RO_BYTE 0xb0000068)
#define R_SERIAL1_REC_DATA__data_in__BITNR 0
#define R_SERIAL1_REC_DATA__data_in__WIDTH 8

#define R_SERIAL1_XOFF (IO_TYPECAST_UDWORD 0xb000006c)
#define R_SERIAL1_XOFF__tx_stop__BITNR 9
#define R_SERIAL1_XOFF__tx_stop__WIDTH 1
#define R_SERIAL1_XOFF__tx_stop__enable 0
#define R_SERIAL1_XOFF__tx_stop__stop 1
#define R_SERIAL1_XOFF__auto_xoff__BITNR 8
#define R_SERIAL1_XOFF__auto_xoff__WIDTH 1
#define R_SERIAL1_XOFF__auto_xoff__disable 0
#define R_SERIAL1_XOFF__auto_xoff__enable 1
#define R_SERIAL1_XOFF__xoff_char__BITNR 0
#define R_SERIAL1_XOFF__xoff_char__WIDTH 8

#define R_SERIAL2_CTRL (IO_TYPECAST_UDWORD 0xb0000070)
#define R_SERIAL2_CTRL__tr_baud__BITNR 28
#define R_SERIAL2_CTRL__tr_baud__WIDTH 4
#define R_SERIAL2_CTRL__tr_baud__c300Hz 0
#define R_SERIAL2_CTRL__tr_baud__c600Hz 1
#define R_SERIAL2_CTRL__tr_baud__c1200Hz 2
#define R_SERIAL2_CTRL__tr_baud__c2400Hz 3
#define R_SERIAL2_CTRL__tr_baud__c4800Hz 4
#define R_SERIAL2_CTRL__tr_baud__c9600Hz 5
#define R_SERIAL2_CTRL__tr_baud__c19k2Hz 6
#define R_SERIAL2_CTRL__tr_baud__c38k4Hz 7
#define R_SERIAL2_CTRL__tr_baud__c57k6Hz 8
#define R_SERIAL2_CTRL__tr_baud__c115k2Hz 9
#define R_SERIAL2_CTRL__tr_baud__c230k4Hz 10
#define R_SERIAL2_CTRL__tr_baud__c460k8Hz 11
#define R_SERIAL2_CTRL__tr_baud__c921k6Hz 12
#define R_SERIAL2_CTRL__tr_baud__c1843k2Hz 13
#define R_SERIAL2_CTRL__tr_baud__c6250kHz 14
#define R_SERIAL2_CTRL__tr_baud__reserved 15
#define R_SERIAL2_CTRL__rec_baud__BITNR 24
#define R_SERIAL2_CTRL__rec_baud__WIDTH 4
#define R_SERIAL2_CTRL__rec_baud__c300Hz 0
#define R_SERIAL2_CTRL__rec_baud__c600Hz 1
#define R_SERIAL2_CTRL__rec_baud__c1200Hz 2
#define R_SERIAL2_CTRL__rec_baud__c2400Hz 3
#define R_SERIAL2_CTRL__rec_baud__c4800Hz 4
#define R_SERIAL2_CTRL__rec_baud__c9600Hz 5
#define R_SERIAL2_CTRL__rec_baud__c19k2Hz 6
#define R_SERIAL2_CTRL__rec_baud__c38k4Hz 7
#define R_SERIAL2_CTRL__rec_baud__c57k6Hz 8
#define R_SERIAL2_CTRL__rec_baud__c115k2Hz 9
#define R_SERIAL2_CTRL__rec_baud__c230k4Hz 10
#define R_SERIAL2_CTRL__rec_baud__c460k8Hz 11
#define R_SERIAL2_CTRL__rec_baud__c921k6Hz 12
#define R_SERIAL2_CTRL__rec_baud__c1843k2Hz 13
#define R_SERIAL2_CTRL__rec_baud__c6250kHz 14
#define R_SERIAL2_CTRL__rec_baud__reserved 15
#define R_SERIAL2_CTRL__dma_err__BITNR 23
#define R_SERIAL2_CTRL__dma_err__WIDTH 1
#define R_SERIAL2_CTRL__dma_err__stop 0
#define R_SERIAL2_CTRL__dma_err__ignore 1
#define R_SERIAL2_CTRL__rec_enable__BITNR 22
#define R_SERIAL2_CTRL__rec_enable__WIDTH 1
#define R_SERIAL2_CTRL__rec_enable__disable 0
#define R_SERIAL2_CTRL__rec_enable__enable 1
#define R_SERIAL2_CTRL__rts___BITNR 21
#define R_SERIAL2_CTRL__rts___WIDTH 1
#define R_SERIAL2_CTRL__rts___active 0
#define R_SERIAL2_CTRL__rts___inactive 1
#define R_SERIAL2_CTRL__sampling__BITNR 20
#define R_SERIAL2_CTRL__sampling__WIDTH 1
#define R_SERIAL2_CTRL__sampling__middle 0
#define R_SERIAL2_CTRL__sampling__majority 1
#define R_SERIAL2_CTRL__rec_stick_par__BITNR 19
#define R_SERIAL2_CTRL__rec_stick_par__WIDTH 1
#define R_SERIAL2_CTRL__rec_stick_par__normal 0
#define R_SERIAL2_CTRL__rec_stick_par__stick 1
#define R_SERIAL2_CTRL__rec_par__BITNR 18
#define R_SERIAL2_CTRL__rec_par__WIDTH 1
#define R_SERIAL2_CTRL__rec_par__even 0
#define R_SERIAL2_CTRL__rec_par__odd 1
#define R_SERIAL2_CTRL__rec_par_en__BITNR 17
#define R_SERIAL2_CTRL__rec_par_en__WIDTH 1
#define R_SERIAL2_CTRL__rec_par_en__disable 0
#define R_SERIAL2_CTRL__rec_par_en__enable 1
#define R_SERIAL2_CTRL__rec_bitnr__BITNR 16
#define R_SERIAL2_CTRL__rec_bitnr__WIDTH 1
#define R_SERIAL2_CTRL__rec_bitnr__rec_8bit 0
#define R_SERIAL2_CTRL__rec_bitnr__rec_7bit 1
#define R_SERIAL2_CTRL__txd__BITNR 15
#define R_SERIAL2_CTRL__txd__WIDTH 1
#define R_SERIAL2_CTRL__tr_enable__BITNR 14
#define R_SERIAL2_CTRL__tr_enable__WIDTH 1
#define R_SERIAL2_CTRL__tr_enable__disable 0
#define R_SERIAL2_CTRL__tr_enable__enable 1
#define R_SERIAL2_CTRL__auto_cts__BITNR 13
#define R_SERIAL2_CTRL__auto_cts__WIDTH 1
#define R_SERIAL2_CTRL__auto_cts__disabled 0
#define R_SERIAL2_CTRL__auto_cts__active 1
#define R_SERIAL2_CTRL__stop_bits__BITNR 12
#define R_SERIAL2_CTRL__stop_bits__WIDTH 1
#define R_SERIAL2_CTRL__stop_bits__one_bit 0
#define R_SERIAL2_CTRL__stop_bits__two_bits 1
#define R_SERIAL2_CTRL__tr_stick_par__BITNR 11
#define R_SERIAL2_CTRL__tr_stick_par__WIDTH 1
#define R_SERIAL2_CTRL__tr_stick_par__normal 0
#define R_SERIAL2_CTRL__tr_stick_par__stick 1
#define R_SERIAL2_CTRL__tr_par__BITNR 10
#define R_SERIAL2_CTRL__tr_par__WIDTH 1
#define R_SERIAL2_CTRL__tr_par__even 0
#define R_SERIAL2_CTRL__tr_par__odd 1
#define R_SERIAL2_CTRL__tr_par_en__BITNR 9
#define R_SERIAL2_CTRL__tr_par_en__WIDTH 1
#define R_SERIAL2_CTRL__tr_par_en__disable 0
#define R_SERIAL2_CTRL__tr_par_en__enable 1
#define R_SERIAL2_CTRL__tr_bitnr__BITNR 8
#define R_SERIAL2_CTRL__tr_bitnr__WIDTH 1
#define R_SERIAL2_CTRL__tr_bitnr__tr_8bit 0
#define R_SERIAL2_CTRL__tr_bitnr__tr_7bit 1
#define R_SERIAL2_CTRL__data_out__BITNR 0
#define R_SERIAL2_CTRL__data_out__WIDTH 8

#define R_SERIAL2_BAUD (IO_TYPECAST_BYTE 0xb0000073)
#define R_SERIAL2_BAUD__tr_baud__BITNR 4
#define R_SERIAL2_BAUD__tr_baud__WIDTH 4
#define R_SERIAL2_BAUD__tr_baud__c300Hz 0
#define R_SERIAL2_BAUD__tr_baud__c600Hz 1
#define R_SERIAL2_BAUD__tr_baud__c1200Hz 2
#define R_SERIAL2_BAUD__tr_baud__c2400Hz 3
#define R_SERIAL2_BAUD__tr_baud__c4800Hz 4
#define R_SERIAL2_BAUD__tr_baud__c9600Hz 5
#define R_SERIAL2_BAUD__tr_baud__c19k2Hz 6
#define R_SERIAL2_BAUD__tr_baud__c38k4Hz 7
#define R_SERIAL2_BAUD__tr_baud__c57k6Hz 8
#define R_SERIAL2_BAUD__tr_baud__c115k2Hz 9
#define R_SERIAL2_BAUD__tr_baud__c230k4Hz 10
#define R_SERIAL2_BAUD__tr_baud__c460k8Hz 11
#define R_SERIAL2_BAUD__tr_baud__c921k6Hz 12
#define R_SERIAL2_BAUD__tr_baud__c1843k2Hz 13
#define R_SERIAL2_BAUD__tr_baud__c6250kHz 14
#define R_SERIAL2_BAUD__tr_baud__reserved 15
#define R_SERIAL2_BAUD__rec_baud__BITNR 0
#define R_SERIAL2_BAUD__rec_baud__WIDTH 4
#define R_SERIAL2_BAUD__rec_baud__c300Hz 0
#define R_SERIAL2_BAUD__rec_baud__c600Hz 1
#define R_SERIAL2_BAUD__rec_baud__c1200Hz 2
#define R_SERIAL2_BAUD__rec_baud__c2400Hz 3
#define R_SERIAL2_BAUD__rec_baud__c4800Hz 4
#define R_SERIAL2_BAUD__rec_baud__c9600Hz 5
#define R_SERIAL2_BAUD__rec_baud__c19k2Hz 6
#define R_SERIAL2_BAUD__rec_baud__c38k4Hz 7
#define R_SERIAL2_BAUD__rec_baud__c57k6Hz 8
#define R_SERIAL2_BAUD__rec_baud__c115k2Hz 9
#define R_SERIAL2_BAUD__rec_baud__c230k4Hz 10
#define R_SERIAL2_BAUD__rec_baud__c460k8Hz 11
#define R_SERIAL2_BAUD__rec_baud__c921k6Hz 12
#define R_SERIAL2_BAUD__rec_baud__c1843k2Hz 13
#define R_SERIAL2_BAUD__rec_baud__c6250kHz 14
#define R_SERIAL2_BAUD__rec_baud__reserved 15

#define R_SERIAL2_REC_CTRL (IO_TYPECAST_BYTE 0xb0000072)
#define R_SERIAL2_REC_CTRL__dma_err__BITNR 7
#define R_SERIAL2_REC_CTRL__dma_err__WIDTH 1
#define R_SERIAL2_REC_CTRL__dma_err__stop 0
#define R_SERIAL2_REC_CTRL__dma_err__ignore 1
#define R_SERIAL2_REC_CTRL__rec_enable__BITNR 6
#define R_SERIAL2_REC_CTRL__rec_enable__WIDTH 1
#define R_SERIAL2_REC_CTRL__rec_enable__disable 0
#define R_SERIAL2_REC_CTRL__rec_enable__enable 1
#define R_SERIAL2_REC_CTRL__rts___BITNR 5
#define R_SERIAL2_REC_CTRL__rts___WIDTH 1
#define R_SERIAL2_REC_CTRL__rts___active 0
#define R_SERIAL2_REC_CTRL__rts___inactive 1
#define R_SERIAL2_REC_CTRL__sampling__BITNR 4
#define R_SERIAL2_REC_CTRL__sampling__WIDTH 1
#define R_SERIAL2_REC_CTRL__sampling__middle 0
#define R_SERIAL2_REC_CTRL__sampling__majority 1
#define R_SERIAL2_REC_CTRL__rec_stick_par__BITNR 3
#define R_SERIAL2_REC_CTRL__rec_stick_par__WIDTH 1
#define R_SERIAL2_REC_CTRL__rec_stick_par__normal 0
#define R_SERIAL2_REC_CTRL__rec_stick_par__stick 1
#define R_SERIAL2_REC_CTRL__rec_par__BITNR 2
#define R_SERIAL2_REC_CTRL__rec_par__WIDTH 1
#define R_SERIAL2_REC_CTRL__rec_par__even 0
#define R_SERIAL2_REC_CTRL__rec_par__odd 1
#define R_SERIAL2_REC_CTRL__rec_par_en__BITNR 1
#define R_SERIAL2_REC_CTRL__rec_par_en__WIDTH 1
#define R_SERIAL2_REC_CTRL__rec_par_en__disable 0
#define R_SERIAL2_REC_CTRL__rec_par_en__enable 1
#define R_SERIAL2_REC_CTRL__rec_bitnr__BITNR 0
#define R_SERIAL2_REC_CTRL__rec_bitnr__WIDTH 1
#define R_SERIAL2_REC_CTRL__rec_bitnr__rec_8bit 0
#define R_SERIAL2_REC_CTRL__rec_bitnr__rec_7bit 1

#define R_SERIAL2_TR_CTRL (IO_TYPECAST_BYTE 0xb0000071)
#define R_SERIAL2_TR_CTRL__txd__BITNR 7
#define R_SERIAL2_TR_CTRL__txd__WIDTH 1
#define R_SERIAL2_TR_CTRL__tr_enable__BITNR 6
#define R_SERIAL2_TR_CTRL__tr_enable__WIDTH 1
#define R_SERIAL2_TR_CTRL__tr_enable__disable 0
#define R_SERIAL2_TR_CTRL__tr_enable__enable 1
#define R_SERIAL2_TR_CTRL__auto_cts__BITNR 5
#define R_SERIAL2_TR_CTRL__auto_cts__WIDTH 1
#define R_SERIAL2_TR_CTRL__auto_cts__disabled 0
#define R_SERIAL2_TR_CTRL__auto_cts__active 1
#define R_SERIAL2_TR_CTRL__stop_bits__BITNR 4
#define R_SERIAL2_TR_CTRL__stop_bits__WIDTH 1
#define R_SERIAL2_TR_CTRL__stop_bits__one_bit 0
#define R_SERIAL2_TR_CTRL__stop_bits__two_bits 1
#define R_SERIAL2_TR_CTRL__tr_stick_par__BITNR 3
#define R_SERIAL2_TR_CTRL__tr_stick_par__WIDTH 1
#define R_SERIAL2_TR_CTRL__tr_stick_par__normal 0
#define R_SERIAL2_TR_CTRL__tr_stick_par__stick 1
#define R_SERIAL2_TR_CTRL__tr_par__BITNR 2
#define R_SERIAL2_TR_CTRL__tr_par__WIDTH 1
#define R_SERIAL2_TR_CTRL__tr_par__even 0
#define R_SERIAL2_TR_CTRL__tr_par__odd 1
#define R_SERIAL2_TR_CTRL__tr_par_en__BITNR 1
#define R_SERIAL2_TR_CTRL__tr_par_en__WIDTH 1
#define R_SERIAL2_TR_CTRL__tr_par_en__disable 0
#define R_SERIAL2_TR_CTRL__tr_par_en__enable 1
#define R_SERIAL2_TR_CTRL__tr_bitnr__BITNR 0
#define R_SERIAL2_TR_CTRL__tr_bitnr__WIDTH 1
#define R_SERIAL2_TR_CTRL__tr_bitnr__tr_8bit 0
#define R_SERIAL2_TR_CTRL__tr_bitnr__tr_7bit 1

#define R_SERIAL2_TR_DATA (IO_TYPECAST_BYTE 0xb0000070)
#define R_SERIAL2_TR_DATA__data_out__BITNR 0
#define R_SERIAL2_TR_DATA__data_out__WIDTH 8

#define R_SERIAL2_READ (IO_TYPECAST_RO_UDWORD 0xb0000070)
#define R_SERIAL2_READ__xoff_detect__BITNR 15
#define R_SERIAL2_READ__xoff_detect__WIDTH 1
#define R_SERIAL2_READ__xoff_detect__no_xoff 0
#define R_SERIAL2_READ__xoff_detect__xoff 1
#define R_SERIAL2_READ__cts___BITNR 14
#define R_SERIAL2_READ__cts___WIDTH 1
#define R_SERIAL2_READ__cts___active 0
#define R_SERIAL2_READ__cts___inactive 1
#define R_SERIAL2_READ__tr_ready__BITNR 13
#define R_SERIAL2_READ__tr_ready__WIDTH 1
#define R_SERIAL2_READ__tr_ready__full 0
#define R_SERIAL2_READ__tr_ready__ready 1
#define R_SERIAL2_READ__rxd__BITNR 12
#define R_SERIAL2_READ__rxd__WIDTH 1
#define R_SERIAL2_READ__overrun__BITNR 11
#define R_SERIAL2_READ__overrun__WIDTH 1
#define R_SERIAL2_READ__overrun__no 0
#define R_SERIAL2_READ__overrun__yes 1
#define R_SERIAL2_READ__par_err__BITNR 10
#define R_SERIAL2_READ__par_err__WIDTH 1
#define R_SERIAL2_READ__par_err__no 0
#define R_SERIAL2_READ__par_err__yes 1
#define R_SERIAL2_READ__framing_err__BITNR 9
#define R_SERIAL2_READ__framing_err__WIDTH 1
#define R_SERIAL2_READ__framing_err__no 0
#define R_SERIAL2_READ__framing_err__yes 1
#define R_SERIAL2_READ__data_avail__BITNR 8
#define R_SERIAL2_READ__data_avail__WIDTH 1
#define R_SERIAL2_READ__data_avail__no 0
#define R_SERIAL2_READ__data_avail__yes 1
#define R_SERIAL2_READ__data_in__BITNR 0
#define R_SERIAL2_READ__data_in__WIDTH 8

#define R_SERIAL2_STATUS (IO_TYPECAST_RO_BYTE 0xb0000071)
#define R_SERIAL2_STATUS__xoff_detect__BITNR 7
#define R_SERIAL2_STATUS__xoff_detect__WIDTH 1
#define R_SERIAL2_STATUS__xoff_detect__no_xoff 0
#define R_SERIAL2_STATUS__xoff_detect__xoff 1
#define R_SERIAL2_STATUS__cts___BITNR 6
#define R_SERIAL2_STATUS__cts___WIDTH 1
#define R_SERIAL2_STATUS__cts___active 0
#define R_SERIAL2_STATUS__cts___inactive 1
#define R_SERIAL2_STATUS__tr_ready__BITNR 5
#define R_SERIAL2_STATUS__tr_ready__WIDTH 1
#define R_SERIAL2_STATUS__tr_ready__full 0
#define R_SERIAL2_STATUS__tr_ready__ready 1
#define R_SERIAL2_STATUS__rxd__BITNR 4
#define R_SERIAL2_STATUS__rxd__WIDTH 1
#define R_SERIAL2_STATUS__overrun__BITNR 3
#define R_SERIAL2_STATUS__overrun__WIDTH 1
#define R_SERIAL2_STATUS__overrun__no 0
#define R_SERIAL2_STATUS__overrun__yes 1
#define R_SERIAL2_STATUS__par_err__BITNR 2
#define R_SERIAL2_STATUS__par_err__WIDTH 1
#define R_SERIAL2_STATUS__par_err__no 0
#define R_SERIAL2_STATUS__par_err__yes 1
#define R_SERIAL2_STATUS__framing_err__BITNR 1
#define R_SERIAL2_STATUS__framing_err__WIDTH 1
#define R_SERIAL2_STATUS__framing_err__no 0
#define R_SERIAL2_STATUS__framing_err__yes 1
#define R_SERIAL2_STATUS__data_avail__BITNR 0
#define R_SERIAL2_STATUS__data_avail__WIDTH 1
#define R_SERIAL2_STATUS__data_avail__no 0
#define R_SERIAL2_STATUS__data_avail__yes 1

#define R_SERIAL2_REC_DATA (IO_TYPECAST_RO_BYTE 0xb0000070)
#define R_SERIAL2_REC_DATA__data_in__BITNR 0
#define R_SERIAL2_REC_DATA__data_in__WIDTH 8

#define R_SERIAL2_XOFF (IO_TYPECAST_UDWORD 0xb0000074)
#define R_SERIAL2_XOFF__tx_stop__BITNR 9
#define R_SERIAL2_XOFF__tx_stop__WIDTH 1
#define R_SERIAL2_XOFF__tx_stop__enable 0
#define R_SERIAL2_XOFF__tx_stop__stop 1
#define R_SERIAL2_XOFF__auto_xoff__BITNR 8
#define R_SERIAL2_XOFF__auto_xoff__WIDTH 1
#define R_SERIAL2_XOFF__auto_xoff__disable 0
#define R_SERIAL2_XOFF__auto_xoff__enable 1
#define R_SERIAL2_XOFF__xoff_char__BITNR 0
#define R_SERIAL2_XOFF__xoff_char__WIDTH 8

#define R_SERIAL3_CTRL (IO_TYPECAST_UDWORD 0xb0000078)
#define R_SERIAL3_CTRL__tr_baud__BITNR 28
#define R_SERIAL3_CTRL__tr_baud__WIDTH 4
#define R_SERIAL3_CTRL__tr_baud__c300Hz 0
#define R_SERIAL3_CTRL__tr_baud__c600Hz 1
#define R_SERIAL3_CTRL__tr_baud__c1200Hz 2
#define R_SERIAL3_CTRL__tr_baud__c2400Hz 3
#define R_SERIAL3_CTRL__tr_baud__c4800Hz 4
#define R_SERIAL3_CTRL__tr_baud__c9600Hz 5
#define R_SERIAL3_CTRL__tr_baud__c19k2Hz 6
#define R_SERIAL3_CTRL__tr_baud__c38k4Hz 7
#define R_SERIAL3_CTRL__tr_baud__c57k6Hz 8
#define R_SERIAL3_CTRL__tr_baud__c115k2Hz 9
#define R_SERIAL3_CTRL__tr_baud__c230k4Hz 10
#define R_SERIAL3_CTRL__tr_baud__c460k8Hz 11
#define R_SERIAL3_CTRL__tr_baud__c921k6Hz 12
#define R_SERIAL3_CTRL__tr_baud__c1843k2Hz 13
#define R_SERIAL3_CTRL__tr_baud__c6250kHz 14
#define R_SERIAL3_CTRL__tr_baud__reserved 15
#define R_SERIAL3_CTRL__rec_baud__BITNR 24
#define R_SERIAL3_CTRL__rec_baud__WIDTH 4
#define R_SERIAL3_CTRL__rec_baud__c300Hz 0
#define R_SERIAL3_CTRL__rec_baud__c600Hz 1
#define R_SERIAL3_CTRL__rec_baud__c1200Hz 2
#define R_SERIAL3_CTRL__rec_baud__c2400Hz 3
#define R_SERIAL3_CTRL__rec_baud__c4800Hz 4
#define R_SERIAL3_CTRL__rec_baud__c9600Hz 5
#define R_SERIAL3_CTRL__rec_baud__c19k2Hz 6
#define R_SERIAL3_CTRL__rec_baud__c38k4Hz 7
#define R_SERIAL3_CTRL__rec_baud__c57k6Hz 8
#define R_SERIAL3_CTRL__rec_baud__c115k2Hz 9
#define R_SERIAL3_CTRL__rec_baud__c230k4Hz 10
#define R_SERIAL3_CTRL__rec_baud__c460k8Hz 11
#define R_SERIAL3_CTRL__rec_baud__c921k6Hz 12
#define R_SERIAL3_CTRL__rec_baud__c1843k2Hz 13
#define R_SERIAL3_CTRL__rec_baud__c6250kHz 14
#define R_SERIAL3_CTRL__rec_baud__reserved 15
#define R_SERIAL3_CTRL__dma_err__BITNR 23
#define R_SERIAL3_CTRL__dma_err__WIDTH 1
#define R_SERIAL3_CTRL__dma_err__stop 0
#define R_SERIAL3_CTRL__dma_err__ignore 1
#define R_SERIAL3_CTRL__rec_enable__BITNR 22
#define R_SERIAL3_CTRL__rec_enable__WIDTH 1
#define R_SERIAL3_CTRL__rec_enable__disable 0
#define R_SERIAL3_CTRL__rec_enable__enable 1
#define R_SERIAL3_CTRL__rts___BITNR 21
#define R_SERIAL3_CTRL__rts___WIDTH 1
#define R_SERIAL3_CTRL__rts___active 0
#define R_SERIAL3_CTRL__rts___inactive 1
#define R_SERIAL3_CTRL__sampling__BITNR 20
#define R_SERIAL3_CTRL__sampling__WIDTH 1
#define R_SERIAL3_CTRL__sampling__middle 0
#define R_SERIAL3_CTRL__sampling__majority 1
#define R_SERIAL3_CTRL__rec_stick_par__BITNR 19
#define R_SERIAL3_CTRL__rec_stick_par__WIDTH 1
#define R_SERIAL3_CTRL__rec_stick_par__normal 0
#define R_SERIAL3_CTRL__rec_stick_par__stick 1
#define R_SERIAL3_CTRL__rec_par__BITNR 18
#define R_SERIAL3_CTRL__rec_par__WIDTH 1
#define R_SERIAL3_CTRL__rec_par__even 0
#define R_SERIAL3_CTRL__rec_par__odd 1
#define R_SERIAL3_CTRL__rec_par_en__BITNR 17
#define R_SERIAL3_CTRL__rec_par_en__WIDTH 1
#define R_SERIAL3_CTRL__rec_par_en__disable 0
#define R_SERIAL3_CTRL__rec_par_en__enable 1
#define R_SERIAL3_CTRL__rec_bitnr__BITNR 16
#define R_SERIAL3_CTRL__rec_bitnr__WIDTH 1
#define R_SERIAL3_CTRL__rec_bitnr__rec_8bit 0
#define R_SERIAL3_CTRL__rec_bitnr__rec_7bit 1
#define R_SERIAL3_CTRL__txd__BITNR 15
#define R_SERIAL3_CTRL__txd__WIDTH 1
#define R_SERIAL3_CTRL__tr_enable__BITNR 14
#define R_SERIAL3_CTRL__tr_enable__WIDTH 1
#define R_SERIAL3_CTRL__tr_enable__disable 0
#define R_SERIAL3_CTRL__tr_enable__enable 1
#define R_SERIAL3_CTRL__auto_cts__BITNR 13
#define R_SERIAL3_CTRL__auto_cts__WIDTH 1
#define R_SERIAL3_CTRL__auto_cts__disabled 0
#define R_SERIAL3_CTRL__auto_cts__active 1
#define R_SERIAL3_CTRL__stop_bits__BITNR 12
#define R_SERIAL3_CTRL__stop_bits__WIDTH 1
#define R_SERIAL3_CTRL__stop_bits__one_bit 0
#define R_SERIAL3_CTRL__stop_bits__two_bits 1
#define R_SERIAL3_CTRL__tr_stick_par__BITNR 11
#define R_SERIAL3_CTRL__tr_stick_par__WIDTH 1
#define R_SERIAL3_CTRL__tr_stick_par__normal 0
#define R_SERIAL3_CTRL__tr_stick_par__stick 1
#define R_SERIAL3_CTRL__tr_par__BITNR 10
#define R_SERIAL3_CTRL__tr_par__WIDTH 1
#define R_SERIAL3_CTRL__tr_par__even 0
#define R_SERIAL3_CTRL__tr_par__odd 1
#define R_SERIAL3_CTRL__tr_par_en__BITNR 9
#define R_SERIAL3_CTRL__tr_par_en__WIDTH 1
#define R_SERIAL3_CTRL__tr_par_en__disable 0
#define R_SERIAL3_CTRL__tr_par_en__enable 1
#define R_SERIAL3_CTRL__tr_bitnr__BITNR 8
#define R_SERIAL3_CTRL__tr_bitnr__WIDTH 1
#define R_SERIAL3_CTRL__tr_bitnr__tr_8bit 0
#define R_SERIAL3_CTRL__tr_bitnr__tr_7bit 1
#define R_SERIAL3_CTRL__data_out__BITNR 0
#define R_SERIAL3_CTRL__data_out__WIDTH 8

#define R_SERIAL3_BAUD (IO_TYPECAST_BYTE 0xb000007b)
#define R_SERIAL3_BAUD__tr_baud__BITNR 4
#define R_SERIAL3_BAUD__tr_baud__WIDTH 4
#define R_SERIAL3_BAUD__tr_baud__c300Hz 0
#define R_SERIAL3_BAUD__tr_baud__c600Hz 1
#define R_SERIAL3_BAUD__tr_baud__c1200Hz 2
#define R_SERIAL3_BAUD__tr_baud__c2400Hz 3
#define R_SERIAL3_BAUD__tr_baud__c4800Hz 4
#define R_SERIAL3_BAUD__tr_baud__c9600Hz 5
#define R_SERIAL3_BAUD__tr_baud__c19k2Hz 6
#define R_SERIAL3_BAUD__tr_baud__c38k4Hz 7
#define R_SERIAL3_BAUD__tr_baud__c57k6Hz 8
#define R_SERIAL3_BAUD__tr_baud__c115k2Hz 9
#define R_SERIAL3_BAUD__tr_baud__c230k4Hz 10
#define R_SERIAL3_BAUD__tr_baud__c460k8Hz 11
#define R_SERIAL3_BAUD__tr_baud__c921k6Hz 12
#define R_SERIAL3_BAUD__tr_baud__c1843k2Hz 13
#define R_SERIAL3_BAUD__tr_baud__c6250kHz 14
#define R_SERIAL3_BAUD__tr_baud__reserved 15
#define R_SERIAL3_BAUD__rec_baud__BITNR 0
#define R_SERIAL3_BAUD__rec_baud__WIDTH 4
#define R_SERIAL3_BAUD__rec_baud__c300Hz 0
#define R_SERIAL3_BAUD__rec_baud__c600Hz 1
#define R_SERIAL3_BAUD__rec_baud__c1200Hz 2
#define R_SERIAL3_BAUD__rec_baud__c2400Hz 3
#define R_SERIAL3_BAUD__rec_baud__c4800Hz 4
#define R_SERIAL3_BAUD__rec_baud__c9600Hz 5
#define R_SERIAL3_BAUD__rec_baud__c19k2Hz 6
#define R_SERIAL3_BAUD__rec_baud__c38k4Hz 7
#define R_SERIAL3_BAUD__rec_baud__c57k6Hz 8
#define R_SERIAL3_BAUD__rec_baud__c115k2Hz 9
#define R_SERIAL3_BAUD__rec_baud__c230k4Hz 10
#define R_SERIAL3_BAUD__rec_baud__c460k8Hz 11
#define R_SERIAL3_BAUD__rec_baud__c921k6Hz 12
#define R_SERIAL3_BAUD__rec_baud__c1843k2Hz 13
#define R_SERIAL3_BAUD__rec_baud__c6250kHz 14
#define R_SERIAL3_BAUD__rec_baud__reserved 15

#define R_SERIAL3_REC_CTRL (IO_TYPECAST_BYTE 0xb000007a)
#define R_SERIAL3_REC_CTRL__dma_err__BITNR 7
#define R_SERIAL3_REC_CTRL__dma_err__WIDTH 1
#define R_SERIAL3_REC_CTRL__dma_err__stop 0
#define R_SERIAL3_REC_CTRL__dma_err__ignore 1
#define R_SERIAL3_REC_CTRL__rec_enable__BITNR 6
#define R_SERIAL3_REC_CTRL__rec_enable__WIDTH 1
#define R_SERIAL3_REC_CTRL__rec_enable__disable 0
#define R_SERIAL3_REC_CTRL__rec_enable__enable 1
#define R_SERIAL3_REC_CTRL__rts___BITNR 5
#define R_SERIAL3_REC_CTRL__rts___WIDTH 1
#define R_SERIAL3_REC_CTRL__rts___active 0
#define R_SERIAL3_REC_CTRL__rts___inactive 1
#define R_SERIAL3_REC_CTRL__sampling__BITNR 4
#define R_SERIAL3_REC_CTRL__sampling__WIDTH 1
#define R_SERIAL3_REC_CTRL__sampling__middle 0
#define R_SERIAL3_REC_CTRL__sampling__majority 1
#define R_SERIAL3_REC_CTRL__rec_stick_par__BITNR 3
#define R_SERIAL3_REC_CTRL__rec_stick_par__WIDTH 1
#define R_SERIAL3_REC_CTRL__rec_stick_par__normal 0
#define R_SERIAL3_REC_CTRL__rec_stick_par__stick 1
#define R_SERIAL3_REC_CTRL__rec_par__BITNR 2
#define R_SERIAL3_REC_CTRL__rec_par__WIDTH 1
#define R_SERIAL3_REC_CTRL__rec_par__even 0
#define R_SERIAL3_REC_CTRL__rec_par__odd 1
#define R_SERIAL3_REC_CTRL__rec_par_en__BITNR 1
#define R_SERIAL3_REC_CTRL__rec_par_en__WIDTH 1
#define R_SERIAL3_REC_CTRL__rec_par_en__disable 0
#define R_SERIAL3_REC_CTRL__rec_par_en__enable 1
#define R_SERIAL3_REC_CTRL__rec_bitnr__BITNR 0
#define R_SERIAL3_REC_CTRL__rec_bitnr__WIDTH 1
#define R_SERIAL3_REC_CTRL__rec_bitnr__rec_8bit 0
#define R_SERIAL3_REC_CTRL__rec_bitnr__rec_7bit 1

#define R_SERIAL3_TR_CTRL (IO_TYPECAST_BYTE 0xb0000079)
#define R_SERIAL3_TR_CTRL__txd__BITNR 7
#define R_SERIAL3_TR_CTRL__txd__WIDTH 1
#define R_SERIAL3_TR_CTRL__tr_enable__BITNR 6
#define R_SERIAL3_TR_CTRL__tr_enable__WIDTH 1
#define R_SERIAL3_TR_CTRL__tr_enable__disable 0
#define R_SERIAL3_TR_CTRL__tr_enable__enable 1
#define R_SERIAL3_TR_CTRL__auto_cts__BITNR 5
#define R_SERIAL3_TR_CTRL__auto_cts__WIDTH 1
#define R_SERIAL3_TR_CTRL__auto_cts__disabled 0
#define R_SERIAL3_TR_CTRL__auto_cts__active 1
#define R_SERIAL3_TR_CTRL__stop_bits__BITNR 4
#define R_SERIAL3_TR_CTRL__stop_bits__WIDTH 1
#define R_SERIAL3_TR_CTRL__stop_bits__one_bit 0
#define R_SERIAL3_TR_CTRL__stop_bits__two_bits 1
#define R_SERIAL3_TR_CTRL__tr_stick_par__BITNR 3
#define R_SERIAL3_TR_CTRL__tr_stick_par__WIDTH 1
#define R_SERIAL3_TR_CTRL__tr_stick_par__normal 0
#define R_SERIAL3_TR_CTRL__tr_stick_par__stick 1
#define R_SERIAL3_TR_CTRL__tr_par__BITNR 2
#define R_SERIAL3_TR_CTRL__tr_par__WIDTH 1
#define R_SERIAL3_TR_CTRL__tr_par__even 0
#define R_SERIAL3_TR_CTRL__tr_par__odd 1
#define R_SERIAL3_TR_CTRL__tr_par_en__BITNR 1
#define R_SERIAL3_TR_CTRL__tr_par_en__WIDTH 1
#define R_SERIAL3_TR_CTRL__tr_par_en__disable 0
#define R_SERIAL3_TR_CTRL__tr_par_en__enable 1
#define R_SERIAL3_TR_CTRL__tr_bitnr__BITNR 0
#define R_SERIAL3_TR_CTRL__tr_bitnr__WIDTH 1
#define R_SERIAL3_TR_CTRL__tr_bitnr__tr_8bit 0
#define R_SERIAL3_TR_CTRL__tr_bitnr__tr_7bit 1

#define R_SERIAL3_TR_DATA (IO_TYPECAST_BYTE 0xb0000078)
#define R_SERIAL3_TR_DATA__data_out__BITNR 0
#define R_SERIAL3_TR_DATA__data_out__WIDTH 8

#define R_SERIAL3_READ (IO_TYPECAST_RO_UDWORD 0xb0000078)
#define R_SERIAL3_READ__xoff_detect__BITNR 15
#define R_SERIAL3_READ__xoff_detect__WIDTH 1
#define R_SERIAL3_READ__xoff_detect__no_xoff 0
#define R_SERIAL3_READ__xoff_detect__xoff 1
#define R_SERIAL3_READ__cts___BITNR 14
#define R_SERIAL3_READ__cts___WIDTH 1
#define R_SERIAL3_READ__cts___active 0
#define R_SERIAL3_READ__cts___inactive 1
#define R_SERIAL3_READ__tr_ready__BITNR 13
#define R_SERIAL3_READ__tr_ready__WIDTH 1
#define R_SERIAL3_READ__tr_ready__full 0
#define R_SERIAL3_READ__tr_ready__ready 1
#define R_SERIAL3_READ__rxd__BITNR 12
#define R_SERIAL3_READ__rxd__WIDTH 1
#define R_SERIAL3_READ__overrun__BITNR 11
#define R_SERIAL3_READ__overrun__WIDTH 1
#define R_SERIAL3_READ__overrun__no 0
#define R_SERIAL3_READ__overrun__yes 1
#define R_SERIAL3_READ__par_err__BITNR 10
#define R_SERIAL3_READ__par_err__WIDTH 1
#define R_SERIAL3_READ__par_err__no 0
#define R_SERIAL3_READ__par_err__yes 1
#define R_SERIAL3_READ__framing_err__BITNR 9
#define R_SERIAL3_READ__framing_err__WIDTH 1
#define R_SERIAL3_READ__framing_err__no 0
#define R_SERIAL3_READ__framing_err__yes 1
#define R_SERIAL3_READ__data_avail__BITNR 8
#define R_SERIAL3_READ__data_avail__WIDTH 1
#define R_SERIAL3_READ__data_avail__no 0
#define R_SERIAL3_READ__data_avail__yes 1
#define R_SERIAL3_READ__data_in__BITNR 0
#define R_SERIAL3_READ__data_in__WIDTH 8

#define R_SERIAL3_STATUS (IO_TYPECAST_RO_BYTE 0xb0000079)
#define R_SERIAL3_STATUS__xoff_detect__BITNR 7
#define R_SERIAL3_STATUS__xoff_detect__WIDTH 1
#define R_SERIAL3_STATUS__xoff_detect__no_xoff 0
#define R_SERIAL3_STATUS__xoff_detect__xoff 1
#define R_SERIAL3_STATUS__cts___BITNR 6
#define R_SERIAL3_STATUS__cts___WIDTH 1
#define R_SERIAL3_STATUS__cts___active 0
#define R_SERIAL3_STATUS__cts___inactive 1
#define R_SERIAL3_STATUS__tr_ready__BITNR 5
#define R_SERIAL3_STATUS__tr_ready__WIDTH 1
#define R_SERIAL3_STATUS__tr_ready__full 0
#define R_SERIAL3_STATUS__tr_ready__ready 1
#define R_SERIAL3_STATUS__rxd__BITNR 4
#define R_SERIAL3_STATUS__rxd__WIDTH 1
#define R_SERIAL3_STATUS__overrun__BITNR 3
#define R_SERIAL3_STATUS__overrun__WIDTH 1
#define R_SERIAL3_STATUS__overrun__no 0
#define R_SERIAL3_STATUS__overrun__yes 1
#define R_SERIAL3_STATUS__par_err__BITNR 2
#define R_SERIAL3_STATUS__par_err__WIDTH 1
#define R_SERIAL3_STATUS__par_err__no 0
#define R_SERIAL3_STATUS__par_err__yes 1
#define R_SERIAL3_STATUS__framing_err__BITNR 1
#define R_SERIAL3_STATUS__framing_err__WIDTH 1
#define R_SERIAL3_STATUS__framing_err__no 0
#define R_SERIAL3_STATUS__framing_err__yes 1
#define R_SERIAL3_STATUS__data_avail__BITNR 0
#define R_SERIAL3_STATUS__data_avail__WIDTH 1
#define R_SERIAL3_STATUS__data_avail__no 0
#define R_SERIAL3_STATUS__data_avail__yes 1

#define R_SERIAL3_REC_DATA (IO_TYPECAST_RO_BYTE 0xb0000078)
#define R_SERIAL3_REC_DATA__data_in__BITNR 0
#define R_SERIAL3_REC_DATA__data_in__WIDTH 8

#define R_SERIAL3_XOFF (IO_TYPECAST_UDWORD 0xb000007c)
#define R_SERIAL3_XOFF__tx_stop__BITNR 9
#define R_SERIAL3_XOFF__tx_stop__WIDTH 1
#define R_SERIAL3_XOFF__tx_stop__enable 0
#define R_SERIAL3_XOFF__tx_stop__stop 1
#define R_SERIAL3_XOFF__auto_xoff__BITNR 8
#define R_SERIAL3_XOFF__auto_xoff__WIDTH 1
#define R_SERIAL3_XOFF__auto_xoff__disable 0
#define R_SERIAL3_XOFF__auto_xoff__enable 1
#define R_SERIAL3_XOFF__xoff_char__BITNR 0
#define R_SERIAL3_XOFF__xoff_char__WIDTH 8

#define R_ALT_SER_BAUDRATE (IO_TYPECAST_UDWORD 0xb000005c)
#define R_ALT_SER_BAUDRATE__ser3_tr__BITNR 28
#define R_ALT_SER_BAUDRATE__ser3_tr__WIDTH 2
#define R_ALT_SER_BAUDRATE__ser3_tr__normal 0
#define R_ALT_SER_BAUDRATE__ser3_tr__prescale 1
#define R_ALT_SER_BAUDRATE__ser3_tr__extern 2
#define R_ALT_SER_BAUDRATE__ser3_tr__timer 3
#define R_ALT_SER_BAUDRATE__ser3_rec__BITNR 24
#define R_ALT_SER_BAUDRATE__ser3_rec__WIDTH 2
#define R_ALT_SER_BAUDRATE__ser3_rec__normal 0
#define R_ALT_SER_BAUDRATE__ser3_rec__prescale 1
#define R_ALT_SER_BAUDRATE__ser3_rec__extern 2
#define R_ALT_SER_BAUDRATE__ser3_rec__timer 3
#define R_ALT_SER_BAUDRATE__ser2_tr__BITNR 20
#define R_ALT_SER_BAUDRATE__ser2_tr__WIDTH 2
#define R_ALT_SER_BAUDRATE__ser2_tr__normal 0
#define R_ALT_SER_BAUDRATE__ser2_tr__prescale 1
#define R_ALT_SER_BAUDRATE__ser2_tr__extern 2
#define R_ALT_SER_BAUDRATE__ser2_tr__timer 3
#define R_ALT_SER_BAUDRATE__ser2_rec__BITNR 16
#define R_ALT_SER_BAUDRATE__ser2_rec__WIDTH 2
#define R_ALT_SER_BAUDRATE__ser2_rec__normal 0
#define R_ALT_SER_BAUDRATE__ser2_rec__prescale 1
#define R_ALT_SER_BAUDRATE__ser2_rec__extern 2
#define R_ALT_SER_BAUDRATE__ser2_rec__timer 3
#define R_ALT_SER_BAUDRATE__ser1_tr__BITNR 12
#define R_ALT_SER_BAUDRATE__ser1_tr__WIDTH 2
#define R_ALT_SER_BAUDRATE__ser1_tr__normal 0
#define R_ALT_SER_BAUDRATE__ser1_tr__prescale 1
#define R_ALT_SER_BAUDRATE__ser1_tr__extern 2
#define R_ALT_SER_BAUDRATE__ser1_tr__timer 3
#define R_ALT_SER_BAUDRATE__ser1_rec__BITNR 8
#define R_ALT_SER_BAUDRATE__ser1_rec__WIDTH 2
#define R_ALT_SER_BAUDRATE__ser1_rec__normal 0
#define R_ALT_SER_BAUDRATE__ser1_rec__prescale 1
#define R_ALT_SER_BAUDRATE__ser1_rec__extern 2
#define R_ALT_SER_BAUDRATE__ser1_rec__timer 3
#define R_ALT_SER_BAUDRATE__ser0_tr__BITNR 4
#define R_ALT_SER_BAUDRATE__ser0_tr__WIDTH 2
#define R_ALT_SER_BAUDRATE__ser0_tr__normal 0
#define R_ALT_SER_BAUDRATE__ser0_tr__prescale 1
#define R_ALT_SER_BAUDRATE__ser0_tr__extern 2
#define R_ALT_SER_BAUDRATE__ser0_tr__timer 3
#define R_ALT_SER_BAUDRATE__ser0_rec__BITNR 0
#define R_ALT_SER_BAUDRATE__ser0_rec__WIDTH 2
#define R_ALT_SER_BAUDRATE__ser0_rec__normal 0
#define R_ALT_SER_BAUDRATE__ser0_rec__prescale 1
#define R_ALT_SER_BAUDRATE__ser0_rec__extern 2
#define R_ALT_SER_BAUDRATE__ser0_rec__timer 3

/*
!* Network interface registers
!*/

#define R_NETWORK_SA_0 (IO_TYPECAST_UDWORD 0xb0000080)
#define R_NETWORK_SA_0__ma0_low__BITNR 0
#define R_NETWORK_SA_0__ma0_low__WIDTH 32

#define R_NETWORK_SA_1 (IO_TYPECAST_UDWORD 0xb0000084)
#define R_NETWORK_SA_1__ma1_low__BITNR 16
#define R_NETWORK_SA_1__ma1_low__WIDTH 16
#define R_NETWORK_SA_1__ma0_high__BITNR 0
#define R_NETWORK_SA_1__ma0_high__WIDTH 16

#define R_NETWORK_SA_2 (IO_TYPECAST_UDWORD 0xb0000088)
#define R_NETWORK_SA_2__ma1_high__BITNR 0
#define R_NETWORK_SA_2__ma1_high__WIDTH 32

#define R_NETWORK_GA_0 (IO_TYPECAST_UDWORD 0xb000008c)
#define R_NETWORK_GA_0__ga_low__BITNR 0
#define R_NETWORK_GA_0__ga_low__WIDTH 32

#define R_NETWORK_GA_1 (IO_TYPECAST_UDWORD 0xb0000090)
#define R_NETWORK_GA_1__ga_high__BITNR 0
#define R_NETWORK_GA_1__ga_high__WIDTH 32

#define R_NETWORK_REC_CONFIG (IO_TYPECAST_UDWORD 0xb0000094)
#define R_NETWORK_REC_CONFIG__max_size__BITNR 10
#define R_NETWORK_REC_CONFIG__max_size__WIDTH 1
#define R_NETWORK_REC_CONFIG__max_size__size1518 0
#define R_NETWORK_REC_CONFIG__max_size__size1522 1
#define R_NETWORK_REC_CONFIG__duplex__BITNR 9
#define R_NETWORK_REC_CONFIG__duplex__WIDTH 1
#define R_NETWORK_REC_CONFIG__duplex__full 1
#define R_NETWORK_REC_CONFIG__duplex__half 0
#define R_NETWORK_REC_CONFIG__bad_crc__BITNR 8
#define R_NETWORK_REC_CONFIG__bad_crc__WIDTH 1
#define R_NETWORK_REC_CONFIG__bad_crc__receive 1
#define R_NETWORK_REC_CONFIG__bad_crc__discard 0
#define R_NETWORK_REC_CONFIG__oversize__BITNR 7
#define R_NETWORK_REC_CONFIG__oversize__WIDTH 1
#define R_NETWORK_REC_CONFIG__oversize__receive 1
#define R_NETWORK_REC_CONFIG__oversize__discard 0
#define R_NETWORK_REC_CONFIG__undersize__BITNR 6
#define R_NETWORK_REC_CONFIG__undersize__WIDTH 1
#define R_NETWORK_REC_CONFIG__undersize__receive 1
#define R_NETWORK_REC_CONFIG__undersize__discard 0
#define R_NETWORK_REC_CONFIG__all_roots__BITNR 5
#define R_NETWORK_REC_CONFIG__all_roots__WIDTH 1
#define R_NETWORK_REC_CONFIG__all_roots__receive 1
#define R_NETWORK_REC_CONFIG__all_roots__discard 0
#define R_NETWORK_REC_CONFIG__tr_broadcast__BITNR 4
#define R_NETWORK_REC_CONFIG__tr_broadcast__WIDTH 1
#define R_NETWORK_REC_CONFIG__tr_broadcast__receive 1
#define R_NETWORK_REC_CONFIG__tr_broadcast__discard 0
#define R_NETWORK_REC_CONFIG__broadcast__BITNR 3
#define R_NETWORK_REC_CONFIG__broadcast__WIDTH 1
#define R_NETWORK_REC_CONFIG__broadcast__receive 1
#define R_NETWORK_REC_CONFIG__broadcast__discard 0
#define R_NETWORK_REC_CONFIG__individual__BITNR 2
#define R_NETWORK_REC_CONFIG__individual__WIDTH 1
#define R_NETWORK_REC_CONFIG__individual__receive 1
#define R_NETWORK_REC_CONFIG__individual__discard 0
#define R_NETWORK_REC_CONFIG__ma1__BITNR 1
#define R_NETWORK_REC_CONFIG__ma1__WIDTH 1
#define R_NETWORK_REC_CONFIG__ma1__enable 1
#define R_NETWORK_REC_CONFIG__ma1__disable 0
#define R_NETWORK_REC_CONFIG__ma0__BITNR 0
#define R_NETWORK_REC_CONFIG__ma0__WIDTH 1
#define R_NETWORK_REC_CONFIG__ma0__enable 1
#define R_NETWORK_REC_CONFIG__ma0__disable 0

#define R_NETWORK_GEN_CONFIG (IO_TYPECAST_UDWORD 0xb0000098)
#define R_NETWORK_GEN_CONFIG__loopback__BITNR 5
#define R_NETWORK_GEN_CONFIG__loopback__WIDTH 1
#define R_NETWORK_GEN_CONFIG__loopback__on 1
#define R_NETWORK_GEN_CONFIG__loopback__off 0
#define R_NETWORK_GEN_CONFIG__frame__BITNR 4
#define R_NETWORK_GEN_CONFIG__frame__WIDTH 1
#define R_NETWORK_GEN_CONFIG__frame__tokenr 1
#define R_NETWORK_GEN_CONFIG__frame__ether 0
#define R_NETWORK_GEN_CONFIG__vg__BITNR 3
#define R_NETWORK_GEN_CONFIG__vg__WIDTH 1
#define R_NETWORK_GEN_CONFIG__vg__on 1
#define R_NETWORK_GEN_CONFIG__vg__off 0
#define R_NETWORK_GEN_CONFIG__phy__BITNR 1
#define R_NETWORK_GEN_CONFIG__phy__WIDTH 2
#define R_NETWORK_GEN_CONFIG__phy__sni 0
#define R_NETWORK_GEN_CONFIG__phy__mii_clk 1
#define R_NETWORK_GEN_CONFIG__phy__mii_err 2
#define R_NETWORK_GEN_CONFIG__phy__mii_req 3
#define R_NETWORK_GEN_CONFIG__enable__BITNR 0
#define R_NETWORK_GEN_CONFIG__enable__WIDTH 1
#define R_NETWORK_GEN_CONFIG__enable__on 1
#define R_NETWORK_GEN_CONFIG__enable__off 0

#define R_NETWORK_TR_CTRL (IO_TYPECAST_UDWORD 0xb000009c)
#define R_NETWORK_TR_CTRL__clr_error__BITNR 8
#define R_NETWORK_TR_CTRL__clr_error__WIDTH 1
#define R_NETWORK_TR_CTRL__clr_error__clr 1
#define R_NETWORK_TR_CTRL__clr_error__nop 0
#define R_NETWORK_TR_CTRL__delay__BITNR 5
#define R_NETWORK_TR_CTRL__delay__WIDTH 1
#define R_NETWORK_TR_CTRL__delay__d2us 1
#define R_NETWORK_TR_CTRL__delay__none 0
#define R_NETWORK_TR_CTRL__cancel__BITNR 4
#define R_NETWORK_TR_CTRL__cancel__WIDTH 1
#define R_NETWORK_TR_CTRL__cancel__do 1
#define R_NETWORK_TR_CTRL__cancel__dont 0
#define R_NETWORK_TR_CTRL__cd__BITNR 3
#define R_NETWORK_TR_CTRL__cd__WIDTH 1
#define R_NETWORK_TR_CTRL__cd__enable 0
#define R_NETWORK_TR_CTRL__cd__disable 1
#define R_NETWORK_TR_CTRL__cd__ack_col 0
#define R_NETWORK_TR_CTRL__cd__ack_crs 1
#define R_NETWORK_TR_CTRL__retry__BITNR 2
#define R_NETWORK_TR_CTRL__retry__WIDTH 1
#define R_NETWORK_TR_CTRL__retry__enable 0
#define R_NETWORK_TR_CTRL__retry__disable 1
#define R_NETWORK_TR_CTRL__pad__BITNR 1
#define R_NETWORK_TR_CTRL__pad__WIDTH 1
#define R_NETWORK_TR_CTRL__pad__enable 1
#define R_NETWORK_TR_CTRL__pad__disable 0
#define R_NETWORK_TR_CTRL__crc__BITNR 0
#define R_NETWORK_TR_CTRL__crc__WIDTH 1
#define R_NETWORK_TR_CTRL__crc__enable 0
#define R_NETWORK_TR_CTRL__crc__disable 1

#define R_NETWORK_MGM_CTRL (IO_TYPECAST_UDWORD 0xb00000a0)
#define R_NETWORK_MGM_CTRL__txd_pins__BITNR 4
#define R_NETWORK_MGM_CTRL__txd_pins__WIDTH 4
#define R_NETWORK_MGM_CTRL__txer_pin__BITNR 3
#define R_NETWORK_MGM_CTRL__txer_pin__WIDTH 1
#define R_NETWORK_MGM_CTRL__mdck__BITNR 2
#define R_NETWORK_MGM_CTRL__mdck__WIDTH 1
#define R_NETWORK_MGM_CTRL__mdoe__BITNR 1
#define R_NETWORK_MGM_CTRL__mdoe__WIDTH 1
#define R_NETWORK_MGM_CTRL__mdoe__enable 1
#define R_NETWORK_MGM_CTRL__mdoe__disable 0
#define R_NETWORK_MGM_CTRL__mdio__BITNR 0
#define R_NETWORK_MGM_CTRL__mdio__WIDTH 1

#define R_NETWORK_STAT (IO_TYPECAST_RO_UDWORD 0xb00000a0)
#define R_NETWORK_STAT__rxd_pins__BITNR 4
#define R_NETWORK_STAT__rxd_pins__WIDTH 4
#define R_NETWORK_STAT__rxer__BITNR 3
#define R_NETWORK_STAT__rxer__WIDTH 1
#define R_NETWORK_STAT__underrun__BITNR 2
#define R_NETWORK_STAT__underrun__WIDTH 1
#define R_NETWORK_STAT__underrun__yes 1
#define R_NETWORK_STAT__underrun__no 0
#define R_NETWORK_STAT__exc_col__BITNR 1
#define R_NETWORK_STAT__exc_col__WIDTH 1
#define R_NETWORK_STAT__exc_col__yes 1
#define R_NETWORK_STAT__exc_col__no 0
#define R_NETWORK_STAT__mdio__BITNR 0
#define R_NETWORK_STAT__mdio__WIDTH 1

#define R_REC_COUNTERS (IO_TYPECAST_RO_UDWORD 0xb00000a4)
#define R_REC_COUNTERS__congestion__BITNR 24
#define R_REC_COUNTERS__congestion__WIDTH 8
#define R_REC_COUNTERS__oversize__BITNR 16
#define R_REC_COUNTERS__oversize__WIDTH 8
#define R_REC_COUNTERS__alignment_error__BITNR 8
#define R_REC_COUNTERS__alignment_error__WIDTH 8
#define R_REC_COUNTERS__crc_error__BITNR 0
#define R_REC_COUNTERS__crc_error__WIDTH 8

#define R_TR_COUNTERS (IO_TYPECAST_RO_UDWORD 0xb00000a8)
#define R_TR_COUNTERS__deferred__BITNR 24
#define R_TR_COUNTERS__deferred__WIDTH 8
#define R_TR_COUNTERS__late_col__BITNR 16
#define R_TR_COUNTERS__late_col__WIDTH 8
#define R_TR_COUNTERS__multiple_col__BITNR 8
#define R_TR_COUNTERS__multiple_col__WIDTH 8
#define R_TR_COUNTERS__single_col__BITNR 0
#define R_TR_COUNTERS__single_col__WIDTH 8

#define R_PHY_COUNTERS (IO_TYPECAST_RO_UDWORD 0xb00000ac)
#define R_PHY_COUNTERS__sqe_test_error__BITNR 8
#define R_PHY_COUNTERS__sqe_test_error__WIDTH 8
#define R_PHY_COUNTERS__carrier_loss__BITNR 0
#define R_PHY_COUNTERS__carrier_loss__WIDTH 8

/*
!* Parallel printer port registers
!*/

#define R_PAR0_CTRL_DATA (IO_TYPECAST_UDWORD 0xb0000040)
#define R_PAR0_CTRL_DATA__peri_int__BITNR 24
#define R_PAR0_CTRL_DATA__peri_int__WIDTH 1
#define R_PAR0_CTRL_DATA__peri_int__ack 1
#define R_PAR0_CTRL_DATA__peri_int__nop 0
#define R_PAR0_CTRL_DATA__oe__BITNR 20
#define R_PAR0_CTRL_DATA__oe__WIDTH 1
#define R_PAR0_CTRL_DATA__oe__enable 1
#define R_PAR0_CTRL_DATA__oe__disable 0
#define R_PAR0_CTRL_DATA__seli__BITNR 19
#define R_PAR0_CTRL_DATA__seli__WIDTH 1
#define R_PAR0_CTRL_DATA__seli__active 1
#define R_PAR0_CTRL_DATA__seli__inactive 0
#define R_PAR0_CTRL_DATA__autofd__BITNR 18
#define R_PAR0_CTRL_DATA__autofd__WIDTH 1
#define R_PAR0_CTRL_DATA__autofd__active 1
#define R_PAR0_CTR/*
!* This file inwas aut0matically generated by /n/astrb__BITNR 17gen
!* from the file `/n/asic/proWIDTHtomatically generated by /n/aic/prowas automatically generated by /n/aic/proreg_macro_gen
!* from the file `/n/asinitrojects/e6ects/etrax_ng/doc/work/etrax_ng_r.
!* Editing within this file is tx_ng_rwas automatically generated by /n/ax_ng_rreg_macro_gen
!* from the file `/n/asecp_cmdrojects/8 R_WAITSTATES__pcs4_7_zw__BITNR 30
#.
!* Editing within this file is tITNR 30
#commandR_WAITSTATES__pcs4_7_ew__BITNR 28
#defdatao_gen
!* from the file `/n/asR_WArojects/TSTATES__pcs4_7_lw__BITNR 24
#defi.
!* E8
matically generated  (IO_TYPECAST_BYTE 0xb0ITST42)matically generated b_ctrlfine R_WAITSTATES__pcs4_7_lw__#define.
!* E5AITSTATES__pcs0_3STATUS*
!* _BITNR 22
#defRO_UDWORDR_WAITSTAT0S__pcs0_3_zw__WIDs0_3_ew__WI__moderojects/29lw__BITNR 16
#define R_WAITSTATES__.
!* E3lw__BITNR 16
#define R_WAITSTATES__manualWAITSTATES__pcs4_7fine R_WAITSTATES__centronicstomatically generafine R_WAITSTATES__fastbyte 2efine R_WAITSTATES__sram_ew__WIDTH nibble__BITNR 14
#define R_WAITSTATES__sramefine4efine R_WAITSTATES__sram_ew__WIDTH ITNRfwd 5STATES__flash_zw__BITNR 6
#define R_WAIrev  instead.
!*/


/fine R_WAITSTATES__off trax_ng/doc/work/__BITNR 6
#define R_pp_wr1ATES__flash_zw__WIDTH 2
#define R_WAITES__f2__flash_ew__BITNR 4
#define R_WAITSTA_flash3__flash_ew__WIDTH 2
#define R_WAITSTATES_rdIDTH 2
#define R_WAITSTATES__srperr__pcs0_3_ R_WAITSTATES__pc9
#define R_BUS_CON.
!* Editing within thi9
#define R_BUS_CONwas automatically genera9
#define R_BUS_CONreg_macro_gen
!* from the fine R_WAITSTack__pcs0_3__flash_ew__WIDTH 2
#define R_Wa_burG__sram_type__cwe 1
#define R_BUS_COa_burrst__BITNR 8
#define R_BUS_CONFIG__dma_burreg_macrope__bwe 0
#define R_BUS_CONFIGbusy__pcs0_3__flash_ew__BITNR 4
#define R_W4_7_wrG__sram_type__cwe 1
#define R_BUS_CO4_7_wrwr__BITNR 7
#define R_BUS_CONFIG__pcs4_7_wrburst__BITNR 8
#define R_BUS_CONFIG__dmfaulg_regs.rd2TES__flash_zw__WIDTH 2
#defineH 1
#deG__sram_type__cwe 1
#define R_BUS_COH 1
#de#define R_BUS_CONFIG__pcs0_3_wr__WIDTH 1
#de7_wr__BITNR 7
#define R_BUS_CONFIG__pcsseine R_WAI2TSTATES__flash_zw__BITNR 6
#deNFIG_G__sram_type__cwe 1
#define R_BUS_CONFIG_IG__sram_wr__WIDTH 1
#define R_BUS_CONFIG_burst__BITNR 8
#define R_BUS_CONFIG__dmextTATES__pcs0_3__BITNR 14
#define R_WAITSTATES__ext 1
#dG__sram_type__cwe 1
#define R_BUS_CO__ext 1
#dena R_WNFIG__pcs4_7_bw__BITNR 3
#define R_BUS_CdisFIG__#define R_BUS_CONFIG__flash_wr_cp_16G__sram_w R_WAITSTATES__sram_lw__BITNR G__pcs4_BUS_CONFIG__pcs4_7_bw__BITNR 3
#defin__pcs4_sram_type__bwe 0
#define R_BUS_CONFIG3_bw__WIburst__BITNR 8
#define R_BUS_CONFIG__dmtr_rd_wr__WIDTetrax_ng/doc/work/0_3_bw__bw16 0
#definG__sram_type__cwe 1
#define R_BUS_CO0
#definreadyFIG__sram_bw__WIDTH 1
#define R_BUS_CON4_7__bw__bw32 1
#define R_BUS_CONFIdav_regs.rd' instead.
!*/


/ R_BUS_CONFIG__flaG__sram_type__cwe 1
#define R_BUS_CO__flaR_WAIIDTH 1
#define R_BUS_CONFIG__flash_noR_WAITSTATES__pcs4_7_lIG__pcs0_3_bw__bw 30
#define R_WAITSTATES__pc_STATUS (IO_TYPECAST_R_BITNR 2
#define R_BUS_CONFIG__pcs0_3_bw
#define R_WAITSTATES__pcs4_7_ine R_BUS_STATUS__pll__bw16 0

#define R_BUS_STATUS (IO_T
#define R_WAITSTATES__pcs4_7 R_BUS_STATUS__pll_ine R_WAITSTATES__pcs0_3s0_3_eDTH 2
#define R_WATSTATES__pcs0_ES__pcs0_3_zw__WIDs0_3_ewTATES__pcs0_31_BITNR 14
#define R_WAITTES__sram_zw__BITNR 14
#define R_WAITS__sram_zw__WIDTH 2
#define R_WAITSTATram_ew__BITNR 12
#define R_WAITSTATES__sra_WIDTH 2
#define R_WAITSTATES__sram_lw__ 8
#define R_WAITSTATES__sram_lw__WIDTdefine R_WAITSTATES__flash_zw__BITNRefine R_WAITSTATES__flash_zw__WIDTH 2
#e R_WAITSTATES__flash_ew__BITNR 4
#defiWAITSTATES__flash_ew__WIDTH 2
#defiWAITSTATES__flash_lw__BITNR 0
#define RSTATES__flash_lw__WIDTH 4

#define R_BUFIG (IO_TYPECAST_UDWORD 0xb0000004)
#deR_BUS_CONFIG__sram_type__BITNR 9
#defiBUS_CONFIG__s1define R_BUS_STATUS__bsen_CONFIG__sram_type__cwe 1
#define R_ONFIG__sram_type__bwe 0
#define R_BUS_G__dma_burst__BITNR 8
#define R_BUS_CONFma_burst__WI1 0xb0000008)
#define R_DR_burst__burst16 1
#define R_BUS_CONdma_burst__burst32 0
#define R_BUS_CO_pcs4_7_wr__BITNR 7
#define R_BUS_CONFIs4_7_wr__WIDT1__sdram__disable 0
#defin7_wr__ext 1
#define R_BUS_CONFIG__pcwr__norm 0
#define R_BUS_CONFIG__pcs0__BITNR 6
#define R_BUS_CONFIG__pcs0_3_wrTH 1
#define Rlw__WIDTH 4
#define R_WA#define R_BUS_CONFIG__pcs0_3_wr__norm fine R_BUS_CONFIG__sram_wr__BITNR 5
#deR_BUS_CONFIG__sram_wr__WIDTH 1
#define R_ONFIG__sram_RD 0xb0000004)
#define R__sram_wr__norm 0
#define R_BUS_CONFlash_wr__BITNR 4
#define R_BUS_CONFIGsh_wr__WIDTH 1
#define R_BUS_CONFIG__flr__ext 1
#define fine R_BUS_STATUS__flashw#define R_BUS_CONFIG__pcs4_7_bw__BITNR 3ine R_BUS_CONFIG__pcs4_7_bw__WIDTH 1
#defiBUS_CONFIG__pcs4_7_bw__bw32 1
#define R_BUSIG__pcs4_7_bw__efine R_BUS_STATUS__flashs0_3_bw__BITNR 2
#define R_BUS_CONFIG__3_bw__WIDTH 1
#define R_BUS_CONFIG__pcsw__bw32 1
#define R_BUS_CONFIG__pcs0_3_bw_ 0
#define R_BUSdefine R_DRAM_TIMING__cp__WIDTH MING__cz__BITNR 4
#define R_DRA_BUS_CONFIG__sram_bw__bw32 1
#define RCONFIG__sram_bw__bw16 0
#define R_BUS_G__flash_bw_0008)
#define R_SDRAM_TIMING__MING__cz__BITNR 4
#define R_DRAlash_bw__bw32 1
#define R_BUS_CONFlash_bw__bw16 0matically gene_ECP16w__WIDTH 2
#define _faults__WIDTH 3_lw__BITNR 16
#ble 0
#defiUS__pll_lock_tm__counting 1
# R_SDRAM_TIMING__mr.
!* Ed6AITSTATES__pcs0_3_ONFIGne R_SDRAM_TIMIITSTATES__pcs0_4S__pcs0_3_zw__WIDTDRAM___ioS__pcs0_3_TES__flash_zw__WI__e52us 0
#de.
!* Editing within this_e52us 0
#deinvR_SDRAM_TIMING__ref__e6500ns 2
non#def_gen
!* from the f_e52us 0seliG__sram_wr__ext 1
#define ING__ddr__BITNRfine R_SDRAM_TIMING__ref__e6500n_BITNR#define R_SDRAM_TIMING__ref__d_BITNRle 3
#define R_SDRAM_TIMING__ddr_is file efine R_BUS_CONFIG__flas100__BITNR 12
#define R_SDRAM_TIMING__ref__e6500nsic/bin/reefine R_SDRAM_TIMING__ref__dis file le 3
#define R_SDRAM_TIMING__ddr__c/projects/bw16 0
#define R_BNR 11
#define R1
#define R_SDRAM_TIMING__ddr__onn `/n/aine R_SDRAM_TIMING__ddr__off c/prole 3
#define R_SDRAM_TIMING__ddr_x_ng_regs.rd2_SDRAM_TIMING__ref__e6500nterface configuration register_SDRAM_TIMING_IMING__ps__off 0
#define R_SDRx_ng_rle 3
#define R_SDRAM_TIMING__ddr_US_CONFIG__sr
#define R_SDRAM_TIMING__cmd__no_cmd__pre 3
#define R_SDRAM_TIMI__dma_buefine R_SDRAM_TIMING__ref__dUS_CONfine R_SDRAM_TIMING__clk100__BITNR_TIMING__sdlw__WIDTH 4
#defi_rc__WIDTH 2
#ine R_SDRAM_TIMING__clk100__on 1
cs4_7__SDRAM_TIMING__clk100__off 0
_burle 3
#define R_SDRAM_TIMING__ddr_R_DRAM_TIMING R_WAITSTATES__pcs__WIDTH 2
#def_cmd__pre 3
#define R_SDRAM_TIMIBITNR 6
efine R_SDRAM_TIMING__ref__d4_7_wrle 3
#define R_SDRAM_TIMING__ddr_H 1
#define Retrax_ng/doc/work/eCONFIG__wmm1__B_cmd__pre 3
#define R_SDRAM_TIMI_BUS_CONFefine R_SDRAM_TIMING__ref__dH 1
#dele 3
#define R_SDRAM_TIMING__ddr__BI_regs.rd' instead.
!*/


/*m0__BITNR 30
1
#define R_SDRAM_TIMING__ddr__on 1#define R_SDRAM_TIMING__ddr__off 0
0
#define R_DRAM_CONFIG__wmm0__BIT__ext 1
#define dram__WIDTH 1
#def__BITNR 27
#define_cmd__pre 3
#define R_SDRAM_TIMne R_BUS_CONFIG__pcs4_7_bw__WIDTH 
#define R_DRAM_CO_pcs4_7_bw__bw32 1
#definmm0__WIDwifine R_DRAM 23
#define R_DRAM_CONFIG__w__W_cmd__pre 3
#define R_SDRAM_TIM__w__WNFIG__sh0__WIDTH 3
#define R_DRA__w__Ww__BITNR 23
#define R_DRAM_CONFIGdmefine R_WR_SDRAM_TIMING__rp__BITNRine R_cmd__pre 3
#define R_SDRAM_TIMine RNFIG__sh0__WIDTH 3
#define R_DRAine Rw__BITNR 23
#define R_DRAM_CONFIGrle_in
#define R_WAITSTATES__pcs_DRAM_CONFIG__e_cmd__pre 3
#define R_SDRAM_TIMONFIG__eNFIG__sh0__WIDTH 3
#define R_DRAONFIG__eNFIG__e__WIDTH 1
#define R_DRAM_CONFIoug_regs.rd
#define R_DRAM_CONFIG__woup_sel__1
#define R_DRAM_CONFIG__group_sel_sel__NR 16
#define R_DRAM_CONFIG__group_ssel__w__BITNR 23
#define R_DRAM_CONFIGONFIG_R_DRAM_TIMING__c__ext 1
#_CONFIG__group_sM_CONFIG__sh0__BITNR 24
#define group_sonl__bit12 12
#define R_DRAM_CONFIG_resetdefine R_SDRAM_TIMING__ddrforcp_sel__biSDRAM_TIMING__ref__e13us fine R__cmd__pre 3
#define R_SDRAM_TIMfine R__group_sel__bit13 13
#definet16 16
#ffdefine R_SDRAM_TIMING__ddr_gnma_burst__WIfine R_SDRAM_TIMING__ddr___group_s_cmd__pre 3
#define R_SDRAM_TIMI_group_signor_sh0__WIDTH 3
#define R_DRACONFIG__gwaiIG__group_sel__bit14 14
#deoema_burst__WISDRAM_TIMING__clk100__WID_DRAM_CO_cmd__pre 3
#define R_SDRAM_TIM_DRAM_CO_gro_o_sh0__WIDTH 3
#define R_DRA_DRAM_COdont__group_sel__bit21 21
#define R_DRAM_CO_flaaddrONFIG__group_sel__bit24 24
#define_flaR_WAITSTATES__pcs4_7_lwCONFIG__R_DRAM_S__pll_lock_tSDRAM_TIMING__clk100__WID27
#define R_DRM_CONFIG__sh0__BITNR 24
#define 7
#define R_DR_DRAM_CONFIG__group_sel__bit24 24fine R_DRAM_CON R_DRAM_CONFIG__group_sel__bit25 25fine R_DRAM_CON R_DRAM_CONFIG__group_sel__bit26 23sel__BITNR 8
#defiDRAM_CONFIG__group_sel__bit27 ATES__pcs0_3NFIG__bank23sel__bank0 0
#definam_zw__BITNR 14
#definebank0 0
#defin_zw__WIDTH 2
#define R_Wbank0 0
#defin_BITNR 12
#define R_WAITSTATbank0 0
#defin2
#define R_WAITSTATES__srbank0 0
#definine R_WAITSTATES__sram_lbank0 0
#definR_WAITSTATES__flash_zwbank0 0
#defin_WAITSTATES__flash_zw__WIne R_DRAM_CONFIG__TES__flash_ew__BITNR bank0 0
#definTES__flash_ew__WIDTH ne R_DRAM_CONFIES__flash_lw__BITNR 0
#d__bit16 16
#define R_lw__WIDTH 4

#defi__bit16 16
#define RAST_UDWORD 0xb00000__bit16 16
#defineG__srmatically generaDELAYTIMING__ref__WIDTH 2
#define R8S__pcs0_3_zw__WIDONFIG__call_hol#define R_ine R_DRAM_TIMINGk23sel__bit21 21
#am_zw__BITNR 14
#definek23sel_1 21
#define' instead.
!*/


/bank23sel__bi#define DRAM_CONFIG__bank23sel__bitic/projects/ee R_DRAM_CONFIG__bank23sNFIG__bank2#define R_DRAM_CONFIG__bank23sstrobp_sel__bi R_WAITSTATES__pc R_DRAM_CONFIG_el__bit24 24
#define R_DRAM_CONFIG__etupR_DRAM_CONFIG__group_sel_28
#define R_DRAM_C23sel__bit26 26
#define R_DRAM_DRAM_CONFIG__gen
!* from the efine R_DRAM_C#define R_WAITSTATES__1ated by /nTIMING__ref__WIDTH 2
#define 53_lw__BITNR 16
# 0
#define DRAM_i_inMING__cmd_TSTATES__flash_AM_CONFIG__bank01sel__b.
!* Editing within tAM_CONFIG__bank01sel__backdefine R_DRAM_CONFIG__bank01sel__bit9 9nop__ca0__WIDTH 3
#AM_CONFIG__ba
#define R_efine R_DRAM_CONFIG__bank01sel__1 1
#define R_DRAM_CONFIG__bank01s
#deONFIG__pcs4_7_bw__WIDTR_DRAM_CONFIG__ba_pcs4_7_bw__bw32 1
#defAM_CONFIG__ba_BITNR 13
#d R_SDRAM_TIMING_define R_DRAM_CONFI1 1
#define R_DRAM_CONFIG__bank01s_BITNRwas automatically gene 16
#define R_DRAM_reg_macro_gen
!* from thAM_CONFIG__baR 12
#define RSDRAM_TIMING__cl18 18
#define R_DRAM_1 1
#define R_DRAM_CONFIG__bank01sis file was automatically genet20 20
#define R_DRAMM_CONFIG__bank01sel__bit18 18
#defineic/projects/etrax_ng/doc/wor2 22
#define R_DRAMFIG__bank01sel__bit16 16
#define R_us not recommended,
!* make2 22
#define R_DRAMM_CONFIG__bank01sel__bit18 18
#definex_ng_regs.rd' instead.
!*/

l__bit26 26
#define1 1
#define R_DRAM_CONFIG__bank01sfine R_WAITSTATES (IO_TYPECAk01sel__bit28 28
#dM_CONFIG__bank01sel__bit18 18
#defineITNR 30
#define R_WAITSTATES__(IO_TYPECAST_UDWORD 0x1 1
#define R_DRAM_CONFIG__bank01sR 28
#define R_WAITSTATES__pcs4__CONFIG__wmm1__WIDTH 1R_WAITSTATES__pcs4_7AM_CONFIG__ba
#define R_WAITSTATES__pcs4__norm 0
#define R_ine R_WAITSTATES__pcs0 0
#de_BITNR 22
#define R_WAITSTA5ES__pcs0_3_zw__W 0
#def#define R_WAITSTATES__pcs0_3_SDRAM_CONFIG_NFIG__bank01sel__BITNR 0s0_3_ew__WIDTH 2
#define R_WAITSTATES__pcs0TH 5
#define R_DRAMfine R_WAITSTATES__pcs0_3_lw__WIDTH 4
#deITNR 24
#define R_SDRam_zw__BITNR 14
#defiITNR 24
#define R_SDR_zw__WIDTH 2
#define RITNR 24
#define R_SDR_BITNR 12
#define R_WAITSTITNR 24
#define R_SDR2
#define R_WAITSTATES__ITNR 24
#define R_SDRine R_WAITSTATES__sramITNR 24
#define R_SDRR_WAITSTATES__flash_ITNR 24
#define R_SDR_WAITSTATES__flash_zw__efine R_SDRAM_CONFIG__typTES__flash_ew__BITNITNR 24
#define R_SDRTES__flash_ew__WIDTefine R_SDRAM_CONFIG__ES__flash_lw__BITNR 0
RAM_CONFIG__type0__bank2 0
_lw__WIDTH 4

#deRAM_CONFIG__type0__bank2 0
AST_UDWORD 0xb000RAM_CONFIG__type0__bank2 G__sram_type__BITNITNR 24
#defineUS_CONFIG__sram_type__WIDTH __group_sel__grp0 0
#1 1
#define R_DRAM_CONFfine R_BUS_CONFIG__sram_type__bwe 0
#defi_group_sel__bit9 9
#dM_CONFIG__bank01sel__bit18US_CONFIG__dma_burst__WIDTH 1
#define R_roup_sel__bit11 11
#efine R_SDRAM_CONFIG__group_sel__bitma_burst__burst32 0
#defineroup_sel__bit11 11
#7_wr__BITNR 7
#define R_roup_sel__bit114_7_wr__WIDTH 1
#define R_BUNFIG__group_sel__bit1efine R_SDRAM_CONFIG__group_sel__bitr__norm 0
#define R_BUS_CONF_CONFIG__group_sel__bdefine R_SDRAM_CONFIG__group_sel__bit11H 1
#define R_BUS_CONFIG__pcs_CONFIG__group_sel__biefine R_SDRAM_CONFIG__group_sel__bitine R_BUS_CONFIG__sram_wr__BIM_CONFIG__group_sel__b14 14
#define R_SDRAM_CONFIG__group_selNFIG__sram_wr__ext 1
#definCONFIG__group_sel__befine R_SDRAM_CONFIG__group_sel__bitash_wr__BITNR 4
#define R_BDRAM_CONFIG__group_sdefine R_SDRAM_CONFIG__group_sel__bit11__ext 1
#define R_BUS_CONFIG__fl_SDRAM_CONFIG__group_sel_efine R_SDRAM_CONFIG__group_sel__bitne R_BUS_CONFIG__pcs4_7_bw__WIDTM_CONFIG__group_sel__bit2__bank01sel__bit14 14
#de0_3_bw__bw16 0
#define R_BUS_CONFIG__sram_b__WIDTH 3
#define R_SDRefine R_SDRAM_CONFIG__group_sel__bit_BUS_CONFIG__sram_bw__bw32 1
__WIDTH 3
#define R_SDRram_bw__bw16 0
#defi__WIDTH 3
#defi__flash_bw__BITNR 0
#define10 10
#define R_SDRAefine R_SDRAM_CONFIG__group_sel__bitlash_bw__bw32 1
#define R__bit12 12
#define Rw__bw16 0

#define R_BM_CONFIG__group_DWORD 0xb000000c)
#define R_SDRefine R_BUS_STATUS__pll_lock_tm__BITNR 5
#d_sel1__bit15 15
#define 
#define R_SDRAM_CONFIG__R_BUS_STATUS__pll_lock_tm__expired 0
#defi__bit12 12
#define R_SDRAM_CONFIG__wmm0__BITfine R_BUS_STATUS__both_faults__BITNR 4
#el1__bit_BUS_STATUS__both_faults__WIDTH__wmm 1
#define R_SATUS__both_faults__no 0
#define R_BU21
#define R_SDRFIG__w__BITNR 23
#define R_SDRNFIG__w__WIDTH 1
#define R_SDRAM_CONFI_bw16 0
#define R_SDRAM_CONFIG__w__bw32 1
ne R_SDRAM_CONFIG__type1__BITNR 22
#defiSDRAM_CONFIG__type1__WIDTH 1
#define RM_CONFIG__type1__bank2 0
#define R_SCONFIG__type1__bank4 1
#define R_SDRAM_G__type0__BITNR 21
#define R_SDRAM_CONFype0__WIDTH 1
#define R_SDRAM_CONFIpe0__bank2 0
#define R_SDRAM_CONFIG__tybank4 1
#define R_SDRAM_CONFIG__group_sITNR 16
#define R_SDRAM_CONFIG__group_sIDTH 5
#define R_SDRAM_CONFIG__group_sw__bw32 1
#define R_BUS_STATU__bank_sel0__bitR_SDRAM_CONFIG__bank_sel1__bitt9 9
#define R_SDRAM_CONFIG__group_sel10 10
#define R_SDRAM_CONFIG__group_sel_AM_TIMING__sdram__WIDTH 1
#ddefine R_SDRAM__bit10 10
#define R_SDRAM_CONFIbit13 13
#define R_SDRAM_CONFIG__grol__bit14 14
#define R_SDRAM_CONFIG__gro R_DRAM_TIMING__ref__WIDTH 2
NFIG__bank_sel0__bit10 10
#define R_SDRAM_CONFIsel__bit17 17
#define R_SDRAM_CONFIG_p_sel__bit18 18
#define R_SDRAM_CONFIG___TIMING__ref__disable 3
#defi9 19
#define R_SD_bit10 10
#define R_SDRAM_CONFI_sel__bit21 21
#define R_SDRAM_CONFIG_p_sel__bit22 22
#define R_SDRAM_CONFIG__g__WIDTH 2
#define R_DRAM_TIFIG__bank_sel0__bit10 10
#define R_SDRAM_CONFIoup_sel__bit25 25
#define R_SDRAM_CO_group_sel__bit26 26
#define R_SDRAM_CO#define R_DRAM_TIMING__w__norm 0bit26 26
#define R_S_bit10 10
#define R_SDRAM_CONFI_sel__bit29 29
#define R_SDRAM_CONFIG__caTNR 13
#define R_SDRAM_CONFIG__ca1__WIDTH 3p__WIDTH 2
#define R_DRAM_TIMIers
!*/

#define R_bit10 10
#define R_SDRAM_CONFIR_SDRAM_CONFIG__bank_sel1__bit9 9
#def_SDRAM_CONFIG__bank_sel1__bit10 10
#deMING__sdram__BITNR 31
#defi_DMA_0_CMD__cnt_bit10 10
#define R_SDRAM_CONFIine R_SDRAM_CONFIG__bank_sel1__bite R_SDRAM_TIMING__sdram__disa1_SDRAM_TIMING__ref__WIDTH 2
#define 5_SDRAM_TIMING__r1
#defins 0
#define R_SDRAM_TIMING__rT_DMA_0_CMD__rq1 1
#define R_DRAM_CONFI__e6500ns 2
#define R_SDRAM_TIMe R_EXT_DMA_0_Cle 3
#define R_SDRAM_Te R_EXT_DMA_BITNR 13
#define R_SDRAM_TI
#define R_EXT_DMapol__BITNR 21
#define R_EXT_DMAn 1
#define R_SDRAM_TIMIN 20
#define R_EXTA_0_CMD__apol__ahigh 0
#define R_R 12
#define R_SDRAM_TIMING__ck__burst 0
#define apol__BITNR 21
#define R_EXT_DMA
#define R_SDRAM_TIMING__cl__BITNR 18
#define A_0_CMD__apol__ahigh 0
#define R_Eine R_SDRAM_TIMING__ps__WIDbyte 0
#define R__0_CMD__rq_ack__BITNR 20
#define RAM_TIMING__ps__off 0
#drd 2
#define R_EXA_0_CMD__apol__ahigh 0
#define R__TIMING__cmd__WIDTH 2
#definIDTH 1
#define R_apol__BITNR 21
#define R_EXT_DMANG__cmd__ref 2
#define R_tput 1
#define R_A_0_CMD__apol__ahigh 0
#define R_md__nop 0
#define R_SDRAM_TI_WIDTH 1
#define apol__BITNR 21
#define R_EXT_DMAIDTH 1
#define R_SDRAM_TIstop 0
#define R_R_EXT_DMA_0_CMD__rq_ack__burst 0
# 2
#define R_SDRAM_TIMING__trf_count__WIDT R_EXT_DMA_0_CMD__wid__BITNR 18
##define R_SDRAM_TIMING_00010)
#define RA_0_CMD__apol__ahigh 0
#define R_2
#define R_SDRAM_TIMING__clrun__WIDTH 1
#defapol__BITNR 21
#define R_EXT_DMAefine R_DRAM_CONFIG (IO_T_run__stop 0
#defA_0_CMD__apol__ahigh 0
#define R_wmm1__BITNR 31
#define R_DRAM_0_STAT__trf_countapol__BITNR 21
#define R_EXT_DMA__wmm 1
#define R_DRAM_CON000014)
#define R_A_0_CMD__apol__ahigh 0
#define R_EXTne R_DRAM_CONFIG__bank01selm0__WIDTH 1
#define R_DRAM_CONFIG_MA_1_CMD (IO_TYP_DMA_0_CMD__rq_ack__WIDTH 1
#defi#define R_EXT_DMA_0_ADDR__ext0_add27
#define R_DRAM_CONFIG__sh1__WWIDTH 1
#define R_EXECAST_UDWORD 0xb0000018)
#defin_sel__bit29 29
#define R_SDRAM_CONne R_DRAM_CONFIG__w__BITNR 23
#define R_D22
#defineine R_DRAM_CONFIG__c__byte#define R_EXT_DECAST_UDWORD 0xb0000018)
#definDRAM_CONFIG__e__BITNR 21
#dalow 1
#define _1_CMD__rqpol__WIDTH 1
#define R_ONFIG__e__fast 0
#define R_DRl__WIDTH 1
#defineECAST_UDWORD 0xb0000018)
#definsel__BITNR 16
#define R_DRAM_Cl__alow 1
#define ne R_EXT_DMA_1_CMD__apol__WIDTH 1
#desel__grp0 0
#define R_DRAMck__WIDTH 1
#define R_EXT_DMA_1_CMD__apol__alow 1
#defp_sel__bit9 9
#define R_DRA_ack__handsh 1
#def_1_CMD__rqpol__WIDTH 1
#define R__group_sel__bit11 11
#define _WIDTH 2
#define RMA_1_CMD__cnt__disable 0
#defineCONFIG__group_sel__bit13 rd 1
#define R_EXTCONFIG__group_sel__bi22
#definefine R_DRAM_CONFIG__group_seTNR 17
#define R_ECAST_UDWORD 0xb0000018)
#defint16 16
#define R_DRAM_CONnput 0
#define R_Et17 17
#define R_DMA_1_CMD (I_group_sel__bit18 18
#define run__BITNR 16
#defiECAST_UDWORD 0xb0000018)
#defineONFIG__group_sel__bit20 20
#de__start 1
#define R_group_sel__bit21 2122
#define_DRAM_CONFIG__group_sel__bit2t__BITNR 0
#defineECAST_UDWORD 0xb0000018)
#defindefine R_DRAM_CONFIG__group_selTAT (IO_TYPECAST_R R_DRAM_CONFIG__group_selTAT (IO_TYPECAST_R R_DRAM_CONFIG__group_sene R_EXT_DMA_1_STAT__rR_SDRAM_CONFIG__wmm1__n3sel__WIDTH 5
#define  R_EXT_DMA_1_CMD__trf_count__WI#define R_DRAM_CONFIG__group_sel__biXT_DMA_1_STAT__run__stop O_UDWORD 0xb0000018)
#define R_EX_CONFIG__ca1__WIDTH 3
#define R_DRAM_CONXT_DMA_1_STAT__run__stop T__run__WIDTH 1
#define R_EXT_DMA_IDTH 5
#define R_DRAM_CONFIG__bank23selXT_DMA_1_S#define R_DRAM_CONFIG__banks
!*/

#define RFIG__w__BITNR 23
#definank23sel__bit9 9
#define R_DRAM_CONFR_CTRL__timerdiv
#define R_SDRAM_CONFIG__w__G__bank23sel__bit11 11
#define R_DRAM_IMER_CTRL__timerONFIG__type1__WIDTH 1
#dAM_CONFIG__bank23sel__bit13 13
#dee R_TIMER_CTRL___type1__bank4 1
#define Rdefine R_DRAM_CONFIG__bank23sel__bit1WIDTH 1
#define IDTH 1
#define R_SDRA__bit16 16
#define R_DRAM_CONFIG__ban_presc_timer1__prescalne R_SDRAM_CONFIG__ank23sel__bit18 18
#define R_DRAM_CONTRL__i1__WIDTH 1
#de9 19
#define R_DRAM1CONFIG__bank23sel__bit20 20
#define5R_DRAM_CONFIG__b 0
#defl__bit21 21
#define R_DRAM_CONFIG__R_CTRL__tm1__WIDTH 2FIG__w__BITNR 23
#definbank23sel__bit23 23
#define R_DRAM___freeze 1
#defel__bit24 24
#define R_CTRL__tm1__W_bank23sel__bit25 25
#defineserved 3
#define R_Tine R_TIMER_CTRL__tm1__freeze _CONFIG__bank23sel__bit27 27
H 4
#define R_TIMR_TIMER_CTRL__tm1__reserved 3
#definDRAM_CONFIG__bank23sel__bit600Hz 1
#define R_TIMR_CTRL__clksel1__WIDTH 4
#definDRAM_CONFIG__ca0__WIDTH 3
#0Hz 3
#define R_#define R/*
!* ne Rinterface registers
!*/
#define R_DG__b
#define R_DRAM_CONFIG__bank01sel__WID_BITNR 16
#defL__clksel1__ck_sel0__bit233_gen
!* fromk4Hz 7
#define R_TIM.
!* E R_WAITSTATEk4Hz 7
#define cs1__pcs0_3_lw__WIDTH 4
__c115k2Hz 9
#define.
!* Editing withi__c115k2Hz 9
#definewas automatically g__c115k2Hz 9
#definereg_macro_gen
!* from__c115k2Hz 9
#def0ONFIG__sram_type__WID_CTRL__clksel1__c184fine R_TIMER_CTRL__clksel1__c460k8H0 11
#define R_TIMER_CTRL__clksel1__c920k6Hz 12
#define R_TIMER_CTRL__clksel1_definefine R_SDRAM_TIMINGdefine R_TIMER_CTRL__am_zw__BITNR 14
#dk4Hz 7
#define rw_bank0 0
#define R_DRle 0
#define R_TIMEfine R_TIMER_CTRL__clksel1__c460kTIMEFIG_ER_CTRL__i0__BITNR 6
#define R_Twritdefine R_TIMER_CTRL__clksel1_src_dsMING__cmd__ext__prescale 0
#define R_R_CTRL__ifine R_TIMER_CTRL__clksel1__c460kR_CTRL__idm_bw32 1
#definTRL__tm0__WIDTH 2
#defin0Hz 5
#define R_TIMER_CTRL__clksel1_handsh R_SDRAM_TIMING__ps__eze 1
#define R_TIMER_Cfine R_TIMER_CTRL__clksel1__c460k_TIMER_Ce R_TIMER_CTRL__tm0__stop_ld 0
_TIMER_Cpioefine R_TIMER_CTRL__clksel1_multTNR 13
#deTIMER_CTRL__tm0__stop_ld 0
_clkselfine R_TIMER_CTRL__clksel1__c460k_clksel_group_sel__bit R_TIMER_CTRL__clksel0_t17 17
#define k4Hz 7
#define ine sizl__bit11 11
#define R_#define R_TIMER_CTRL__clkfine R_TIMER_CTRL__clksel1__c460k_CTRL__clkefine00Hz 5
#define R_TIMER_CTRL__clksel0_woG__sram_type__Bne R_TIMER_CTRL_ine R_SDRAM_CONFIG__ban R_TIMER_CTRL__clksel_ref__BITNR 14
#defifines0_3_ew__WIDTH 2
#define R_WAITSTATES__pcs0_3_lw__BITNR 1ine R_TIMER_CTRnk_sel0__bit16 3
#define R_TIMEFIG__group_sel__bit16 16
#define R_SD_clksel0__c921k6Hz 12
#ye
#define R_WAI_clksel0__c921k6Hz 12
#nWIDTH 4
#define R_0_3_bw__bw16 0
#define R_BUS_CONFIG__sra_TIMER_CTRL__clksel0__fledefine R_TIMER_CTRL__clksel0__c1843_BUS_CONFIG__sram_bw__bw32_TIMER_CTRL__clksel0__fleram_bw__bw16 0
#d_TIMER_CTRL__clks__flash_bw__BITNR 0
#define R_TIMER_DATA__timedefine R_TIMER_CTRL__clksel0__c1843lash_bw__bw32 1
#definR_TIMER_DATA__clkdiv_hw__bw16 0

#define R_TIMER_DATA__clkdiksel0__c57k6Hz 8
#define Rfine R_BUS_STATUS__both_f115k2Hz 9
#define SDRAM_TIMING__ref__WIDTH 2
#define R_SDRAM_TIMINGdefine R_T
#define R_EXT_Dext__WIDTH 1
#defie 0
#define R_EXT_DMA_1_CMD__wid_2)
#define R_TIMER01__c1200Hz 2
#define 
#define R_TIMERel0__c2400Hz 3
#defiw 1
#define_CONFIG__bank2c4800Hz 4
#define 0_DATA__count__BITNel__bit24 24
#defi2)
#define Rine el__bit23 23
e R_TIMER1_DATA (IO_TYPECAST_RO_BY#define R_TIMER1_DATA (IO_TYPEpioefine R_TIMER_
#define R_DRe R_TIMER1_DATA__count_nt__BITNR 0
#define R_TIMER1_DATA__CONFIG__bank2 0xb0000024)
#define R_WATCHDOG__keynt__BITNR 0
#define R_TIMER1_DATA_1 21
#define8

#define R_WATCHDOG (IO_TYA__count__BITN

#define R_WATTRANSFER_CNT__bank23sel__bit20 20
#define R_DRAM_CONFIG__stop 0
#define R_Sul__bank0 08

#define R_WATRESCALE (IO_TYPECAST_.
!* Ed7ER_CTRL_SCSI00Hz 5
#define R_TIMER_CTRNR 1_3_zw__BITNR 22
#defIDTH 2
#define R_SDRAM_TIMING__ser_pres__id_typp_sel__bi3ine R_DRAM_Tresc__BITNR 0
#define.
!* Editing withiresc__BITNR 0
#definesoftwa_sel__bit20 20
resc__BITNR 0
#definehardD 0xb_gen
!* fromresc__BITNR finetimesel__grp0 0
#define R_DR
#define R_SERIAL_PRESCAL.
!* Etrax_ng/doc/
#define R_SEynchrp0 bit23 23
#define R_DRUWORD 0xb00000f0)
#defiine R_WAR_PRESCALE__tim_presc_rL__i0__nop0000023)
#defCALE__tim_presc__#define R_SERIAL_PRESCALE (IO_esc__3
#define R_TIMEWORD 0xb00000f0)
Hz 14
#define Rresc__BITNR at__e__fast1presc__WIDTH 16

#defineESCAL#define R_SERIAL_PRESCALE (IO_ESCAL#define R_PRESCALE_STATUS__sESCALatus__BITNR 16
#define R_PRmy 0
#R_DRAM_CONFIG__c__bDTH 16

#define R_S.
!* Epresc__WIDTH 16

#definetargete R_SER_PRE000f2)
#define R_SER_PRESC_STATUS__ 0xb00000f2)
#define R_SER_PRE2
#d_21843k2Hz _BITNR 14
#d_WIDTH 16

#define R_#define R_SERIAL_PRESCALE (IO_define R_#define R_PRESCALE_STATUS__sdefine R_atus__BITNR 16
#define R_PRbus2
#dtR_CTRL__tmSTATUS__tim_status__WIDTH 16

#def#define R_SERIAL_PRESCALE (IO_TH 16

#def__w_ 0xb00000f4)
#define R_SYNC_SERIAL_Pnarrowresc__BITNR 0
#define R_SE0f0)
 2
#define R_DRAM_TE__clk_sel_u3__WIDT#define R_SERIAL_PRESCALE (IO_3__WIDT3__WIdefine R_SYNC_SERIAL_PRESCALE__caIAL_PRs__BITNR 16
#define R_PR_group_sel__bi R_SYNC_SERIAL_PRESCALE__word_st#define R_SERIAL_PRESCALE (IO_ne R_EXT_DMA_1_CMD__widstb_sel_u3__WIDTH 1
#t17 1_TIMER_PRESCALE__tMDl1__c19k2Hz 6
#define R_TIMER_CTRL__clksel1__c38ernal 0
#defin__parityIG__e__fastH 1
#define Rinternal 1
#define R_SYNC_S#define R_SERIAL_PRESCALEl 1
#define R_SYNC_Son_u3__BITNR 22
#defink_sel_u1__WIDTH 1
#deff_SERIAL_PRESCALE__clk_sel_u1_skiM_CONFIG__SDRAM_TIMINGR_SYNC_SERIAL_PRESCALE_SYNC_SERIAL_PRESCALE__clk_sel_u1_ESCALE#define R_SYNC_SERIAL_sel_u1__BITNR 20t17 17
#define C_SERIAL_PRESCALclr_statusALE__ser_presc__WIDTH 16

#ddefine R_SYNC_SERIAL__SYNC_SERIAL_PRESCALE__clk_sel_u1_SYNC_SERIAL_#define R_PRESCALE_STATrd_stb_sel_u1__intern0
#define R_DRAMYNC_SERIAL_PRESC#definefine R_TIMER_11
#define R_fine R_SYNC_SERIAL_PRESCALE__p 0xb00000f2)
#define R_SErd_stb_selne R_Wfine R_TIMER_PRESCALE__tim_pe R_SYNC_SERIAL_PR_prescaler__div1 0
#define R_SYNC_SERIAL_PRfull_din_1tb_sel_u1__WIDTH 1
#define R_Sfine R_SYNC_SEsel_11
#define R_SYNC_SERIAL_PRESCAfine R_SYNC_S_SER_1_SYNC_SERIAL_PRESCALr__div16 4
#defineCONF_SERIRESC_STATUS (IO_TYPEler__div32 5
#define R_SYoutcaler__div1 0
#define R_SYNC_SERIAL_PRne R_S_SERNR 1
#define ALE__prescaler__div64 6
#arb_onlyTIMING__c__excaler__div4 2
#define R_SYNC_SERIA3 R_TIMER_PRESCALE__t__div8 3
#define R_SYNC_SERI3ESC_STATUS (IO_TYPECr__div16 4
#define R_SYNC_SE3H 8

#define RR_SYNC_SERIAL_PRESCALE__wmanTA__clinAM_CONFIG__sh1ne R_SYNC_SERIAL_PRESCALE__frame_rR_SYfine R_BUS_STne R_SYNC_SERIAL_PRESCALE__frrat_bit25 25
#defR_SYNC_SERIAL_PR_frame_rstb_sel_u3__BITNR 22
#definfine R_SYNC_SERIAL_kdiv_low__WIDTH 8

#__ser_define R_SDRAM_TIMING__mrs_data__BITNR 16
#defers
!*/

#SYNC_SERIAL_PRESCALE__word_rate__WID0

/*
!* Shared RAM interface registers
!*CMD_BITNR 22
#define R_WAITSTATES__pcs0_3_zwe__WIDTH 1IAL_PRESCALE__prescalaler__div1 0
#define RERIAL_PRESCALE__prescaler__div1 0
#define R_SERIAL_PRESCALEbled 1
#define R_SYNC_R_SYNC_SERIAL_PRESCALE__prescaler__divdefine R_SYNC_SERIAL_PRESCALE__prescaler__d
#define R_SYNC_SERIAL_PRESCALE__prescaler__ 4
#define R_SYNC_SERIAL_PRESCALE__prescaler32 5
#define R_SYNC_SERIAL_PRESCALE__presc_div64 6
#define R_SYNC_SERIAL_PRESCALE__prer__div128 7
#define R_SYNC_SERIAL_PRESCALEp_mode__BITNR 15
#define R_SYNC_SERIAL_PRE__warp_mode__WIDTH 1
#define R_SYNC_SERIALCALE__warp_mode__normal 0
#define R_SYNC_SERRESCALE__warp_mode__enabled 1
#define R_SYNC_L_PRESCALE__frame_rate__BITNR 11
#define R_SYRIAL_PRESCALE__frame_rate__WIDTH 4
#define R_SERIAL_PRESCALE__word__TIMER_PRESCALE__s0_3_ew_zw__BITNR 22
#define R_WAITSTAT3D_RAM_CONFIG__widtral config fine R_SYNC_SERIAL_PONFIG (IO_TYPECAST_UDWORD 0xb000002c)
#de#define R_SERIAL_PRESCALT_UDWORD 0xb000002c)
#deefine R_SYNC_SERIAL_P#define R_GEN_CONFIG__parodec 0
#define R_SYNCT_UDWORD 0xb0ESCALE__clk_e 0
#define R_GEN_CONFIG__usb2__BITNR_CONFIG__par_w__WIDTH 1
#define R_GENITNR 20
#define R_SYNC_SERI_select 1
#define R__stb_sel_u1__WIDTH 1
T_UDWORD 0xb0SYNC_SERIAL_PRESCAONFIG__usb1__BITNR 29
#define R_GEN_CONFIG__CONFIG__par_w__WIDTH 1
#define R_GENl_u1__internal 1
#define R_SYNC_SE_usb1__disable 0
#define 0
#def_CONFIG__g24dir__BITNR DTH 2
#define R_WAITSTATES__pcs0_R_DRAM_CONFIG4dir__BITNR 2_tstITNR woC_SERIAL_Pd_rate__BITNR 0
#d4dir__out 1
#define R_CONFIG__par_w__WIDTH 1
#defineut 1
ne R_SR_SDRAM_TIMING__ps____WIDTH 1
#define R_GEN_C_CONFIG__g16_23dir__WIDTH 1
#defne R_SYerroL__presc_e3dir__out 1
#define R_GEN_CONFIG__g8_15d_CONFIG__g16_23dir__WIDTH 1
#defTH 1CONFI_prescaler__WIDTH 3
#definedefine R_SDr__in 0
DTH 1
#define R_GEN_CONFIG__g8_15dir__in 0
R_GEN_CONFIG__g24dir__BITNR 215dir__in 0
atus__BITNR 16
#definH 1
#defne R_SSC_STAT_WIDTH 16

#define R_PRESCefine R_GEN_CONFIG__g0 0xb00000f2)
#define R_Sefine R_GEN_COLE_STATUS__ser_status__WIDma9__WIDTH 1
#d_CONFIG__g16_23dir__WIDTH 1
#defTH 1
#dEN_CONFIG__g0dir__WIDTH 1
#defTH 1
#dONFIG__g0dir__in 0
#define R_curr_phasine R_DRAM_CONFIG__sh1a8__WIDTH 1
#define R_GEN_am_zw__BITNR 14
#da8__WIDTH 1
#define R_GEN_ph_unde_CONFIG__usb1__BITNR 29
#deIG__dma7__BITNR msgrateIO_TYPECAST_UWORD _dma7__WIDTH 2
#define R_GER_SYefine R_SYNC_SERIA_dma7__WIDTH 2
#define _SERIARESC_STATUS (IO_TYP_dma7__WIDTH 2
#define ine R_WA_GEN_CONFIG__par_w__BITNRIG__dma7__BITNR ame_ratet 1
#define R_GEN_CONFIG__
#define R_GEN_CONFIR_SYNC_SERIAL_PRESCALEBITNR 18
#define R_GEN_ne R_CONFIG__g0dir__WIDTH 1
#deflefinseq_steM_CONFIG__serial0 1
#define R_GEN_C1 2
#define R_Gel__bit24 24
#defintdma7 3
#define R_GEN_CONFIGst15dirfreer_presc__WIDTH 16

# R_GEN_CONFIG__dma5__WIDTHarbitrate R_TIMER_PRESCALE__ R_GEN_CONFIG__dma5__WIDTHne R_Sreq3_lw__WIDTH 4
efine R_GEN_CONFIG__dma5__serialR_GERIAL_PRESCALE__presc5__extdma0 3
#define R_GEN_zw__WIram_type__WIDNR 14
#define R_GEN_CONFIG__dma4transf__plRL__clksel1__cG__dma5__extdma0 3
#define R_GEN_CON_lw__WIDTH 4

G__dma5__extdma0 3
#define R_GEN_CON3__g16_23dir__in 0
#define R_0
#define R_GEN_CONnswer2
#define R_GEN_CONFIG__dmaONFIG__dma5__WIDTH3__WIDERIAUS_C R_GEN_CONFIG__dma6__extdma1 2
#define R_Gine R_GENer_STAeout 1
#define R_GEN_CONFIG__N_CONFIG__dma3__par0 0
#dR_SYG__dma4__scsi1 1
#define R_GEN_CONFIG__dma4_AL_PRESEN_COsel_u1__baudrate 1
ine R_GEN_CONFIG__dma3__par0 0
#deford_rate__BITNR 0
#d10
#define R_GEN_CONFIG__dma2__WIDinESC_STATUS (IO_TYPE_CONFIG__dma3__ata 3
#define R_GEN_C9
#de R_GEN_CONFIG__dma5__par1 0
#define R_GEN_COr0 0
#defi
#defR_GEN_CONFIG__dma3__BITNR 12
#define R_GEN_CH 1
#define Rine R___BITNR 16
#define R_GEN_CONFIG__dma5__WIDTHma2__WIDTH _e_WAIGEN_CONFIG__dma3__scsi0 1
#define R_GEN_CONFiwrIDTH 1
#define_CONFIG__dma2__ata 3
#define R_G_DRAMdefine RcITNR 25
#define R_GEN_CONFIG
#define R_GEN_CONFdp_CONFI1
#define R_GEN_CONFIG__ser3__disable 0
#defccOCK_PRESCALE__tim_prine R_GEN_CONFIG__ser3__selec_good R_GEN_CONFIG__dma9__usb 0
##define R_GEN_CONFIG__ccCONFIG__g16_23dir__BITNR 26
r3__disable 0
#define R_GEN_H 1
#deetrax_ng/doc/GEN_CONFIG__ser3__disable 0
#define R_GEN_#defG__dma4__scsi1 1
#define R_GEN_CONFIG__dma4_ine R_GEN_WIDTH 1
#IMER_PRESCALE__tim_#define R_GEN_CONFIG__dma4__WIDTdefinabled 1
#define R_SONFIG__scsi1__disable 0
#define Rdefinrot R_TIMER_CTRL__BITNR 4
#defivalidC_SERIAL_PRESCA__BITNR 16
#define R_GEN_Cct 1
#define R_CONFIG__g16_23dir__WIDTH 1
#defct 1
#define REN_CONFIG__g0dir__WIDTH 1
#defct 1
#define RONFIG__g0dir__in 0
#define R_defineONFIG__usb1__WIDTH 1
#define R_GEN_CO_disable 0
#d__dma5__BITNR 16
#define R_GEN_Cdisable 0
#dinfA__cqdefipleCTRL__i0__clr 1WIDTH 1
#define R_GEN_CONFIG__pCONFIG__g8_1CONFIG__g0dir__WIDTH 1
#defe R_GEN_CONFIG__pun_TIMled R_GEN_CGEN_CONFIG__dma6__BITNR 18R_GEN_CONFIG__ata__exp3
#dehang_WAITSTATES__sG__ata__select 1
#define R_GEN_TNR los 0
#define R_GEN_CONFIG__dmae R_GEN_CONFIG__parIAL_PRESCONFIG__par0__WIDTH 1
#define R_GEN_CONFIG__pCONFIGbfNFIG__dma6__intdma7 3
#defie R_GEN_CONFIG__pillegal_op#define R_GEN_CONFIG__par1_e R_GEN_CONFIG__prec 6
#vd5__scsi1 1
#define R_GEN_CO_sermode3__BITNR 6
selected#define R_GEN_CONFIG__dma2_R_GEN_CONFIG__ata__WIDTH 1
tdma1 2_CONFIG__mio__BITNR 4
#defie R_GEN_CONFIG__put 1
#def__ser3__WIDTH 1
#define R_GEO_TYPECAST_UDWORD 0xb0000bf_GEN_CONFIG__mio_w__select 1II__sermode1__BITNR 4definWIDTH 22

/*
!* Gene
!* TIN_BUS_STATUS__both_faults__WIDTH O_TYPECAST_UDWORD 0xb000INSYNC_SEG__e__fastHARED_RAM_CONFIG__widthxt_clk__WIDTHRAM interface registers
TH 1
#define R_SDRAMCMD__rqpol__ahigh 0
#define RNFIG_II__eR 0
#define R_CLOCK_PRESCALE__tim___BITNR 1
#define#define R_SERIAL_PRESC__BITNR 1
#defineUWORD 0xb00000f2)
#define__BITNR 1
#defineE__ser_presc__BITNR 0
#de__BITNR CONFIG__scsALE__ser_presc__WIDTH 16
TNR 0
#define R_GEN_CCALE (IO_TYPECAST_UWORTNR 0
#de0f0)
#define R_TIMER_PRESCALE__tiefine R_GEN_CONFIG_efine R_TIMER_PRESCALE__BITNR esc__WIDTH 16

#define R_PRExb0000028)
#dR_GEN_CONFIG_II__ser2__select 0f0)
#define R_PRESCALE_Sdata__WIDTH 3atus__BITNR 16
#def__BITNR ESCALE_STATUS__ser_status__Wdefine R_PORTR_GEN_CONFIG_II__ser2__select us__BITNR 0
#define R_PRESET__dir7__BIon registers
!*/

#define Rine R_SER_PRESC_STATUS (IO_TYR_PORT_PA_SET__ 0xb00000f2)
#define R__BITNR SC_STATUS__ser_status__BITNR 0
#d R_PORT_PA_SET__dirdir7__output 1
#define R_PORT_define R_TIM_PRESC_STATUS (IO_T_PA_SET__dir6__inR_GEN_CONFIG_II__ser2__select C_STATUS__tim_status__BITNR 0_SET__dir5__BITNRon registers
!*/

#define RTH 16

#define R_SYNC_SERIAL_PRESPA_SET__dir5__inputR_GEN_CONFIG_II__ser2__select NC_SERIAL_PRESCALE__clk_sel_u3___dir4__BITNR 12
#deSYNC_SERIAL_PRESCALE__cefine R_GEN_COR 30
#define R_GEN_CONFinput 0
#defineR_GEN_CONFIG_II__ser2__select YNC_SERIAL_PRESCALE__clk_sel__BITNR 11
#defi#define R_SYNC_SERIAL_P__BITNR _word_stb_sel_u3__BITNR 22
#de_input 0
#defineR_GEN_CONFIG_II__ser2__select WIDTH 1
#define R_SYNC_SERIBITNR 10
#define _stb_sel_u3__externa1 0
#define R_SYNC_SERIAL_PRESCALE__worTH 5
#define R_dir2__input 0fine R_SYNC_SERIAL_PRESCALE__clk_selR_PORT_PA_SET__dir1__BIR_GEN_CONFIG_II__ser2__sek_sel_u1__WIDTH 1
#define R_SYNC_SERIALr1__input 0
#define R_POodec 0
#define R_SYr1__input 0
ESCALE__clk_sel_u1__baudrate 8
#define R_PORT_Pfine R_PORT_PA_SET__dir1__input 0
ITNR 20
#define R_SYNC_SEne R_PORT_PA_SET__d_stb_sel_u1__WIDTH r1__input 0
SYNC_SERIAL_PRESCALE__word_stb_sel_define R_PORT_PA_SET__dafine R_PORT_PA_SET__dir1__input 0
l_u1__internal 1
#define R_SYNC_
#define R_PORT_PA_DATA_er__BITNR 16
#definer1__input 0
AL_PRESCALE__prescaler__WIDTH 3
#defiefine R_PORT_PA_DIR (IO_TYdir7__output 1
#define R_e R_SYNC_SERIAL_PRESCALE__prescaler__div2PORT_PA_DIR__dir7__WIr7__BITNR 7
#define R_PORT_PA_DIR__dir7__WIYNC_SERIAL_PRESCALE__prescadir7__output 1
#define R_POSERIAL_PRESCALE__prescdir7__output 1
#define R_PNC_SERIAL_PRESCALE__prePORT_PA_DIR__dir7__WIne R_SYNC_SERIAL_PRESCALE_R__dir6__output 1
#define R_R_SYNC_SERIAL_PRESCAR__dir6__output 1
#define Rfine R_SYNC_SERIAL_PRPORT_PA_DIR__dir7__WITNR 15
#define R_SYNC_SERdir7__output 1
#define R_PORT_ 1
#define R_SYNC_R 6
#define R_PORT_PA_DIR__dir6mal 0
#define R_SYR_PORT_PA_DIR__dir6__input 0
#denabled 1
#define RPORT_PA_DIR__dir7__WI__frame_rate__BITNR 11
#definR__dir3__BITNR 3
#define R_PORe_rate__WIDTH 4
#defiR__dir3__BITNR 3
#define __word_rate__BITNR 0
PORT_PA_DIR_NC_SERIAL_PRESCALE__word_rate__WDIR__dir2__BITNR 2
#det 1
#define R_GEN_CONFIG_Idefine R_SDRAM_TIMING__mrs_data__output 1
#define R_ir2__BITNR 2
#define R_PORT_PA_DIR__dir2DTH 1
#define R_PORT_PA_DIR__dir2__input 0__width__WIDTH 1
#define R_SHA__wmm 1
#defin__dir2__WIyte 0
#define R_SHARED_RAM_CONFIG__wiput 1
#define R_PORT_r7__BITNR 7
#define R_PORT_PBITNR 2
#define R_SHARED_RAM_CONe R_PORT_PA_DIR___dir0__WIDTH 1
#define R_PORT_PA_DIR_e R_PORT_PA_DIR__dir6__BITNR 6
#d R_PORT_PA_DIR__dir6__WIDTH 1
#define R_PORTIR__dir6__input 0
#define R_PORT_PA_DIR__dirtput 1
#define R_PORT_PA_DIR__dir5__BITNR fine R_PORT_PA_DIR__dir5__WIDTH 1
#define R_PA_DIR__dir5__input 0
#define R_PORT_PA_DIr5__output 1
#define R_PORT_PA_DIR__dir4_R 4
#define R_PORT_PA_DIR__dir4__WIDTH 1
#d R_PORT_PA_DIR__dir4__input 0
#define R_PORTIR__dir4__output 1
#define R_PORT_PA_DIR__dirTNR 3
#define R_PORT_PA_DIR__dir3__WIDTH 1
#d R_PORT_PA_DIR__dir3__input 0
#define R_PORT_P_ADDR__base_addr__WIDTH 22

/*
!* Ge21
#defin 1
#define R_SDRAM_CONFIG__wmm0__CONFIG (IO_TYPEC 27
#define Rb000002c)
#define R_GEN_CONFIG__parPB_SET__i2c_en__off 0
#defR_GEN_CONFIG_II__ser2__s#define R_GEN_CONFIG__par_w__select 1
#defi
#define R_PORT_PB_SET__i2cA_SET__dir0__BITNR 8
CONFIG__usb2__BITNR 30
#define R_GEN_CONFORT_PB_SET__i2c_clk__B_SET__i2c_d__BITNR 26
#define R_PORT_SET__dir0__output 1
#definsable 0
#define R_GEN_CONFIG__usb1__BITB_SET__i2c_oe___GEN_CONFIG__usb1__WIDTH 1
#defineB_SET__i2c_oe___disable 1
#B_SET__i2c_d__BITNR 26
#define R_PORTORT_PA_DATA__data_out__BITNR 0
#deBITNR 27
#define R_GEN_CONFIG__g24dir__WIDTH 1sel1__bit20 20
#define R_SL__tm1__BITNR 12
#define R_TET__cs7__BITNut 1
#define R_GEN_CONFIG__g16_23dir_ORT_PB_SET__cs6__port 0B_SET__i2c_d__BITNR 26
#define fine R_GEN_CONFIG__g16_23dir__in 0
21
#define R_PORT_PB_RT_PB_SET__cs5__BITNR 21
#defineCONFIG__g8_15dir__BITNR 25
#define R_T_PB_SET__cs5__cs 1
#defRT_PB_SET__cs5__BITNR 21
#define5dir__in 0
#define R_GEN_CONFIG__g#define R_PORT_PB_SET_PB_SET__cs4__WIDTH 1
#define R_PORT_PB_SET__port 0
#define R_PORT_PB_SEfine R_GEN_CONFIG__g0dir__in 0
21
#defineGEN_CONFIG__g0dir__out 1
#define R_GE_port 0
#define R_PORT_Pdir7__output 1
#define Rma9__WIDTH 1
#define R_GEN_CONFIG__dmaPB_SET__cs2__WIDTRT_PB_SET__cs5__BITNR 21
#defineefine R_GEN_CONFIG__dma8__BPB_SET__cs2__WIDTR_PORT_PB_SET__cs3__port 0
#define R_GEN_CONFIG__dma8__usb 0
#decsi1__WIDTH 1
#define 8__serial1 1
#define Rcsi1__WIDTH 1
#define NR 20
#define R_GEN_CONFI1
#define R_PORT_PB_SET__R_GEN_CONFIG__dma7__unue R_PORT_PB_SET__scsi0__WIDTHma7__serial0 1
#defi1
#define R_PORT_PB_SET__tdma1 2
#define R_GEN_C1
#define R_PORT_PB_SET__efine R_GEN_CONFIG__dma61
#define R_PORT_PB_SET__CONFIG__dma6__WIDTH 2
#dPORT_PB_SET__dir7__input 0
#deR__dir5__WIDTH 1
#defiFIG__dma6__serial0 1
#define R_GEN_CONFIG__dm 14
#defin1 2
#define R_GEN_CONFIG__dma6__intdme R_PORT_PB_SET__dir6__in__dma5__BITNR 16
#defie R_PORT_PB_SET__dir6__inDTH 2
#define R_GEN_CONFIG__dr5__BITNR 13
#define R_PORT_NFIG__dma5__scsi1 1
#definr5__BITNR 13
#define R_PORT_3 2
#define R_GEN_CONFIG__dr5__BITNR 13
#define R_PORT__CONFIG__dma4__BITNR 1#define R_PORT_PB_SET__dir4___WIDTH 2
#define R_GEN_r5__BITNR 13
#define R_PORT_ R_GEN_CONFIG__dma4__scsi1 1#define R_PORT_PB_SET__dir4__WIDial3 2
#define R_G#define R_PORT_PB_SET__dir4__WIDne R_GEN_CONFIG__dmine R_PORT_PB_SET__dir5__inpuNFIG__dma3__WIDTH 2
#dr5__BITNR 13
#define R_PORT_r0 0
#define R_GEN_CONFIG__dma3_output 1
#define R_PORT_PB_SET__da3__serial2 2
#define R_GPORT_PB_SET__dir2__WIDTH 1
#define N_CONFIG__dma2__BITNine R_PORT_PB_SET__dir5__inpua2__WIDTH 2
#define R_GEN_COPORT_PB_SET__dir2__WIDTH 1
#define R_#define R_PORT_PA_DIefine R_GEN_CONFIG__dma2__serial2 2
#define R_GEN_CONB_SET__dir1__BITNR 9
#define R_PORT_PB_mio_w__BITNR 9
#defiPORT_PB_SET__dir2__WIDTH 1
#define R_Pe R_GEN_CONFIG__mio_w
#define R_PORT_PB_SET__data_out__BITNR 0isable 0
#define R_GEN 8
#define R_PORT_PB_SET__dir0__WIDT_CONFIG__ser3__WIDTH 1
#d 8
#define R_PORT_PB_SET__dilect 1
#define R_GEN_ 8
#define R_PORT_PB_SET__diine R_GEN_CONFIG__par1__BITNR 7
PORT_PB_SET__dir2__WIDTH 1
#dIDTH 1
#define R_GEN_CON 8
#define R_PORT_PB_SET__diR_GEN_CONFIG__par1__ine R_PORT_PB_DATA__data_out__W_scsi0w__BITNR 6
#definR_PORT_PB_DIR__dir7__output 1
#d#define R_GEN_CONFIGPORT_PB_DIR (IO_TYPECAST_BYTE 0xb00000G__scsi0w__disable 0
#dePORT_PB_DIR (IO_TYPECAST_BYTE 0xb00000ine R_GEN_CONFIG__scPORT_PB_DIR (IO_TYPECAST_BYTE 0xb00000i1__select 1
#define R_GENT_PB_SET__dir4__input 0
#define R_R_GEN_CONFIG__mio__BIT#define R_PORT_PB_DIR__dir5__outputTH 1
#define R_GEN_CONFIG_ 8
#definect 1
#define R_GEN_CONFIG__mio__disane R_PORT_PB_DIR__dir4__RT_PB_SET__cs5__BITNR 21
#defineCONFIG__ser2__WIDTH 1
#define R_GE_dir3__BITNR 3
#define RR_PORT_PB_SET__cs3__port 0
#ddisable 0
#define R_GEN_CONFIG__pa0
#define R_PORT_PB_DIfine R_PORT_PB_SET__dir5__BITNR e R_GEN_CONFIG__par0__select 1
#define R_GEN_CORT_PB_DIR__dir2__WIDTH 1
#ine R_GEN_CONFIG__ata__BITNR ORT_PB_DIR__dir2__WIDTH 1
#__WIDTH 1
#define R_GEN_CONFIG__aORT_PB_DIR__dir1__BITNR 1
#deNFIG__ata__disable 0
#define RORT_PB_DIR__dir2__WIDTH 1
#
#define R_GEN_CONFIG__scORT_PB_DIR__dir2__WIDTH 1
#deNFIG__scsi0__select 1
#def 1
#define R_PORT_PB_DIR__dir1__i0

#define R_GEN_COORT_PB_DIR__dir2__WIDTH 1
# 0xb0000034)
#define R_GEN_ORT_PB_DIR__dir2__WIDTH 1
#6
#define R_GEN_CONFIG_II_xb000003a)
#define R_PORT_PB_GEN_CONFIG_II__sermode3__ORT_PB_DIR__dir1__BITNR 1
#define R_Pode3__sync 1
#define R_GORT_PB_DIR__dir2__WIDTH 1
#NR 4
#define R_GEN_CONFIG_Ioutput 1

#define R_PORT_PB_CONFIG CONFIG_II__sermode1_ne R_PORT_PB_CONFIG__cs6__BITNRI__sermode1__sync 1
#de_PA_DIRGEN_CONFIG_II__ext_clk__BITNR 2
#tput 1
#define R_PORT_PA_xt_clk__WIDTH 1
#define R_GEN_CONFIH 1
#define R_PORT_Pkdiv_low___CTRL_Iel1_rupt mask R_WAtdma1 20Hz 5
#define R_TIMER_CTRIRQ_MASK0_Rwidth__WIDTH 1
R_WAITSTATES__pcs0c3_lw__BITNR 1RT_PB_CONFIG__nmi_pG__e__fastCK_PRESCALE__port 0
#define R_PORT_P.
!* Editing withiport 0
#define R_PORT_Pwas automatically gport 0
#define R_PORT_Preg_macro_gen
!* fromport 0
#definewatchdoge R_PMER_CTRL__clksel1__cPORT_PB_CONFIG__cs3__cs 1
#dIG__cs3__BITNR 3
#define R_PORT___cs3__cs 1
#d__cs3__WIDTH 1
#define R_PORT_PB___cs3__cs 1
#ds3__port 0
#define R_PORT_PB_CONFIGsqe_test__g8_15dir__BITlw__WIDTH 4
ORT_PB_CONFIG__scsi1__BITNR 1
IG__cs3__BITNR 3
#define R_PORT__scsi1__BITNR 1
__cs3__WIDTH 1
#define R_PORT_PB__scsi1__BITNR 1
s3__port 0
#define R_PORT_PB_CONFIGcarrierefinAL_PRESCALR_TIMER_PRESefine R_PORT_PB_CONFIG__scsiIG__cs3__BITNR 3
#define R_PORT_B_CONFIG__scsi__cs3__WIDTH 1
#define R_PORT_PB_B_CONFIG__scsis3__port 0
#define R_PORT_PB_CONFIGdeferre#define R_trax_ng/doc/_PB_I2C__syncser3__BITNRIG__cs3__BITNR 3
#define R_PORT_er3__BITNR__cs3__WIDTH 1
#define R_PORT_PB_er3__BITNRs3__port 0
#define R_PORT_PB_CONFIGlate_coN_CONFIG__ instead.
!*I2C__syncser1__BITNR 4
#IG__cs3__BITNR 3
#define R_PORT__BITNR 4
#__cs3__WIDTH 1
#define R_PORT_PB__BITNR 4
#s3__port 0
#define R_PORT_PB_CONFIG_clksplTNR 4
#define t24 24
#defi_i2c_en__BITNR 3
#define R_PIG__cs3__BITNR 3
#define R_PORT_ 3
#define R_P__cs3__WIDTH 1
#define R_PORT_PB_ 3
#define R_Pcs2__cs 1
#define R_PORT_PB_CONFIG__ingfine R_PORT_PB_TSTATES__fla_i2c_d__WIDTH 1
#define R_R_PORT_PB_CONFIG__scsi1__port_cs 
#define R_T_PB_CONFIG__scsi1__enph 1
#define
#define R_IG__scsi0__BITNR 0
#define R_PORT_PBongestine R_GEN_CONFIG__g16_23ne R_PORT_PB_I2C__i2c_oe__t_cs 0
#define R_PORT_PB_CONFIG__C__i2c_oe__

#define R_PORT_PB_I2C (IO_TYPECAC__i2c_oe__s3__port 0
#define R_PORT_PB_CONFIGoverL__clksel0__c_GEN_CONFIG_fine R_PORT_PB_READ__datIG__cs3__BITNR 3
#define R_PORT__READ__dat__cs3__WIDTH 1
#define R_PORT_PB__READ__dats3__port 0
#define R_PORT_PB_CONFIGalignmen_BITNR 1
#defineWIDTH 1
#define R_PORT_PB_CTRL__tr_baud__WIIG__cs3__BITNR 3
#define R_PORT_CTRL__tr_baud__WI__cs3__WIDTH 1
#define R_PORT_PB_CTRL__tr_baud__WIIG__scsi0__BITNR 0
#define R_PORT_PBrc__g8_15dir__BITr_baud__c2400Hz 3
#define R_SERIAL0_Ct_cs 0
#define R_PORT_PB_CONFIG___SERIAL0_C

#define R_PORT_PB_I2C (IO_TYPECA_SERIAL0_C_data_in__BITNR 0
#define R_PORT_PB_REAruCALE_STATU R_PORT_PB_CONFIG__scsi1__IAL0_CTRL!*/

#define R_SERIAL0_CTRL (IO_TYPE_CTRLDWORD 0xb0000060)
#define R_SERIAL0_C_CTRLs3__port 0
#define R_PORT_PB_CONFIG20
#0_CTRL__tr_baH 1
#define R_PORT_PB_CONFne R_SERIAIG__cs3__BITNR 3
#define R_PORT_ne R_SERIA__cs3__WIDTH 1
#define R_PORT_PB_ne R_SERIAs3__port 0
#define R_PORT_PB_CONFIGexcessivTNR 4
#defineetrax_ng/doc/aud__reserved 15
#define R_SEIG__cs3__BITNR 3
#define R_PORT_15
#define R_SE__cs3__WIDTH 1
#define R_PORT_PB_15
#define R_SEdefine R_PORT_PB_I2C__i2c_en__BITNR diobit23 23
#define R_DRne R_SERIAL0_CTRL__r2C__i2c_en__off 0
#define R_PORT_RL__rn__on 1
#define R_PORT_PB_I2C__i2cRL__rr_baud__BITNR 28
#define R_SERIAL0_Cta_drq3g0dir__out 1
#define ud__c9600Hz 5
#define R_efine R_SERIAL0_CTRL__tr_baud__c6define R__SERIAL0_CTRL__tr_baud__c1200Hz 2
define R__SERIAL0_CTRL__rec_baud__c9600Hz 5
#define2#define R_GEN_CONFIG__baud__c115k2Hz 9
#defin_SERIAL0_CTRL__rec_baud__c38k4Hz 7
#def2ne R_SERIAL0_CTRL__rec_baud__c57k6Hz 8
#de2ine R_SERIAL0_CTRL__rec_baud__c115k2Hz 9
#deine R_TIMbit25 25
#def_CTRL__rec_baud__c1843k2_SERIAL0_CTRL__rec_baud__c38k4Hz 7
#defz 11
#define R_TIMER_C_SERIAL0_CTRL__rec_baud__SERIAL0_CTRL__rec_baud__c9600Hz 5
#define1843k2Hz GEN_CONFIG__m_SERIAL0_CTRL__dma_err___SERIAL0_CTRL__rec_baud__c38k4Hz 7
#defclksel1__cascade0 15
#IAL0_CTRL__dma_err__ignos3__port 0
#define R_PORT_PB_CONFIGpar014
#define R_SDR_ser3__WIDTH AL0_CTRL__rec_enable__WIDTH IG__cs3__BITNR 3
#define R_PORT_enable__WIDTH re 1
#define R_SERIAL0_CTRL__rec_enable__WIDTH _SERIAL0_CTRL__rec_baud__c9600Hz 5
#define R_SERIAL0efine R_SERIAL0_CTRL__rec_enab_SERIA_SERIAL0_CTRL__rec_baud__c38k4Hz 7
#_SERIAre 1
#define R_SERIAL0_CTRL__rec_enab_SERIATNR 22
#define R_SERIAL0_CTRL__rec_enablnk01s__WIDTH 8

#define R
#define R_SERIAL0_CTRL__
#define R_SERIAL0_CTRL__rec_enable__CTRL__#define R_SERIAL0_CTRL__rts___BITNR 21CTRL__R_SERIAL0_CTRL__rts___WIDTH 1
#define R_SEfine R_SERstick_par__WIDTH 1
#define R_SERIAL0TRL__rts___inactive 1
#define R_SERIAL0 11
#define R_SERIAL0_CTRL__rec_baud__c9defineTNR 22
#define R_SERIAL0_CTRL__rec_enablA__clkdiv_lo R_PORT_PB_CONFIG__scsi1__efine R_SER
#define R_SERIAL0_CTRL__rec_enable__A__clk#define R_SERIAL0_CTRL__rts___BITNR 21A__clkR_SERIAL0_CTRL__rts___WIDTH 1
#define R_SEine R_TIM R_PORT_PB_CONFIG__scsi1__SERIAL0_CTTRL__rts___inactive 1
#define R_SERIAL0ud__reserved 15
#define R_SERIAL0_CTRL__ R_SERTNR 22
#define R_SERIAL0_CTRL__rec_enablFIG__G__bank23sel__bit27 __WIDTH 1
#define R_SERIAL
#define R_SERIAL0_CTRL__rec_enable___SERIAL#define R_SERIAL0_CTRL__rts___BITNR 21_SERIALR_SERIAL0_CTRL__rts___WIDTH 1
#define R_SE1843k2Hz __rec_bitnr__rec_8bit 0
#d_CTRL__tr_TRL__rts___inactive 1
#define R_SERIAL0gnore 1
#define R_SERIAL0_CTRL__rec_enabCTRL__define R_PORT_PB_I2C__i2c_en__BITNR L__rec_bau__rec_bitnr__rec_8bit 0
#dIAL0_2C__i2c_en__off 0
#define R_PORT_SERIAL0_CTRL__rec_baud__c4800Hz 4
#defne R_SERIAL0_CTRL__rec_baud__c9600Hz 5
scsitr_enable__BITNR 14
#define R_SERIActive 1R_PORT_PB_CONFIG__scsi1__port_cs tive 1T_PB_CONFIG__scsi1__enph 1
#definetive 1_SERIAL0_CTRL__rec_baud__c9600Hz 5
#defimaeL_PRESCALETRL__rec_baud__BITNR 24
#dRL__stop_bit_SERIAL0_CTRL__rec_baud__c38k4Hz 7
#dtop_bitre 1
#define R_SERIAL0_CTRL__rec_enabltop_bits3__port 0
#define R_PORT_PB_CONFIGirqne R_vector_nefine R_T_CTRL__rec_baud__c19k2Hz 6AL0_CTRL__tr_stick_IG__cs3__BITNR 3
#define R_PORT_AL0_CTRL__tr_stick_re 1
#define R_SERIAL0_CTRL__rec_AL0_CTRL__tr_stick__stick_par__normal 0
#define R_SERIAL0_el____tr_stick_par__sIAL0_CTRL__rec_baud__c230kCTRL__tr_par_en__BI10
#define R_SERIAL0_CTRL__tr_par__W__tr_par_en__BIR_SERIAL0_CTRL__tr_par__even 0
#defin__tr_par_en__BI R_SERIAL0_CTRL__tr_baud__reserved 15t_CTRine R_TIMdefine R_SERIAL0_CTRL__rec_SERIAL0_C_CTRL__rec_baud__WIDTH 4
#define RERIAL0_C__rec_baud__c300Hz 0
#define R_SERIERIAL0_C0_CTRL__tr_bitnr__BITNR 8
#define R_SERIAL1843k2Hz 1ta_out__BITNR 0
#define R_SERIAL0_CTRL__tr_bitnr__tr_8bit 0
#define R_SERIits__WIDTH 1
#define R_SERIAL0_CTRL_3)
#defines3__port 0
#define R_PORT_PB_CONFIGL_PRr3k2Hz 13
#AUD__tr_baud__WIDTH 4
#define R_SIG__cs3__BITNR 3
#define R_PORT_fine R_Sre 1
#define R_SERIAL0_CTRL__rec_fine R_S_SERIAL0_BAUD__tr_baud__WIDTH 4
#define 1843k2Hz AL0_BAUD__tr_baud__c2400Hz 3
#defi_SERIAL0_BAUD__tr_baud__c600Hz 1
#defits__WIDTH 1
#define R_SERIAL0_CTRL_9600Hz 5reg_macro_g_rec_bitnr__rec_8bit CLRxt_clk__disable 0
#define R_G_CONFIG__cs4__port 0
#deCLRne R_PORT_PB_CONFIG__cs4__cs 1
#define R
#define R_SERIG__cs3__BITNR 3
#define R_P
#define R_SERclONFIG__ata__BId__c230k4Hz 10
#define R0
#define R_DRAMd__c230k4Hz 10
__cs3__cs 1
#define R_PORT_PB_CONFIG__cs2__d__c921k6Hz 12
#defRIAL0_BAUD__tr_baud__c230k4Hz 10
__cs3__cs 1
#d_SERIAL0_BAUD__tr_baud__c460k8H__cs3__cs 1
#dine R_SERIAL0_BAUD__tr_baud__c9_scsi1__BITNR 1
#define R_PORT_PB_CONFIG__scsBITNR 0
#define R_SERRIAL0_BAUD__tr_baud__c230k4Hz 10
_scsi1__BITNR 1
_SERIAL0_BAUD__tr_baud__c460k8H_scsi1__BITNR 1
ine R_SERIAL0_BAUD__tr_baud__c9B_CONFIG__scsi0__WIDTH 1
#define R_PORT_PB_IAL0_BAUD__rec_baudRIAL0_BAUD__tr_baud__c230k4Hz 10
B_CONFIG__scsi_SERIAL0_BAUD__tr_baud__c460k8HB_CONFIG__scsiine R_SERIAL0_BAUD__tr_baud__c9er3__BITNR 5
#define R_PORT_PB_I2C__syn__rec_baud__c38RIAL0_BAUD__tr_baud__c230k4Hz 10
er3__BITNR_SERIAL0_BAUD__tr_baud__c460k8Her3__BITNRine R_SERIAL0_BAUD__tr_baud__c9_BITNR 4
#define R_PORT_PB_I2C__syncserRIAL0_BAUD__recRIAL0_BAUD__tr_baud__c230k4Hz 10
_BITNR 4
#_SERIAL0_BAUD__tr_baud__c460k8H_BITNR 4
#ine R_SERIAL0_BAUD__tr_baud__c9 3
#define R_PORT_PB_I2C__i2c_en__WIDTH 1
# 14
#define R_SERIARIAL0_BAUD__tr_baud__c230k4Hz 10
 3
#define R_P_SERIAL0_BAUD__tr_baud__c460k8H 3
#define R_PR_SERIAL0_BAUD__rec_baud__BITNR 
#define R_PORT_PB_I2C__i2c_clk__BITNR 1err__WIDTH 1
#defD__rec_baud__c300Hz 0
#define R_SE
#define R__baud__c600Hz 1
#define R_SERIAL
#define R_d__c1200Hz 2
#define R_SERIAL0_BC__i2c_oe___enable 0
#define R_PORT_PB_I__rec_enable__WID800Hz 4
#define R_SERIAL0_BAUD__reC__i2c_oe__Hz 5
#define R_SERIAL0_BAUD__recC__i2c_oe__ine R_SERIAL0_BAUD__tr_baud__c9_READ__data_in__WIDTH 8

/*
!* Serial pAL0_REC_CTRL__rRIAL0_BAUD__tr_baud__c230k4Hz 10
_READ__dat_SERIAL0_BAUD__tr_baud__c460k8H_READ__datine R_SERIAL0_BAUD__tr_baud__c9CTRL__tr_baud__WIDTH 4
#define R_SERIAL0_CTRL_ R_SERIAL0_REC_CTRL__sRIAL0_BAUD__tr_baud__c230k4Hz 10
CTRL__tr_baud__WI_SERIAL0_BAUD__tr_baud__c460k8HCTRL__tr_baud__WId__c1200Hz 2
#define R_SERIAL0_B_SERIAL0_CTRL__tr_baud__c4800Hz 4
#defiERIAL0_REC_CTRL_800Hz 4
#define R_SERIAL0_BAUD__re_SERIAL0_CHz 5
#define R_SERIAL0_BAUD__rec_SERIAL0_Cs___BITNR 5
#define R_SERIAL0_REC_C_CTRL__tr_baud__c57k6Hz 8
#define c_par__BITNR 2___active 0
#define R_SERIAL0_REC_CTR_CTRL___inactive 1
#define R_SERIAL0_REC_CTRLine R_SERIAL0_BAUD__tr_baud__c9ne R_SERIAL0_CTRL__tr_baud__c921k6Hz 12REC_CTRL__rec_pRIAL0_BAUD__tr_baud__c230k4Hz 10
ne R_SERIA_SERIAL0_BAUD__tr_baud__c460k8Hne R_SERIAine R_SERIAL0_BAUD__tr_baud__c915
#define R_SERIAL0_CTRL__rec_baud__BITNR 2nable 1
#define R_SERIAL0_BAUD__tr_baud__c230k4Hz 10
15
#define R_SE_SERIAL0_BAUD__tr_baud__c460k8H15
#define R_SE0_BAUD__rec_baud__c6250kHz 14
#dRL__rec_baud__c1200Hz 2
#define R___rec_7bit 0_REC_CTRL (IO_TYPECAST_BYTE 0xb00RL__re R_SERIAL0_REC_CTRL__dma_err__BRL__r_sampling__BITNR 4
#define R_SERdefine R_SERIAL0_CTRL__rec_baud__c19k2fine R_SERIAL0_ng__middle 0
#define R_SERIAL0_RECdefine R__majority 1
#define R_SERIAL0_REdefine R__TR_CTRL__txd__WIDTH 1
#define R_SERIAfine R_SERIAL0_CTRL__rec_baud__cable__enable 1
0_TR_CTRL__tr_enable__WIDTH 1
#define R_2ERIAL0_TR_CTRL__tr_enable__disable 0
#de2ine R_SERIAL0_TR_CTRL__tr_enable__enable3k2Hz 13
#define R_SERIAL0_CTRL_0_TR_CTRL__auto0_TR_CTRL__tr_enable__WIDTH 1
#define R_1ERIAL0_TR_CTRL__tr_enable__disable 0
#de1ine R_SERIAL0_TR_CTRL__tr_enable__enabler__WIDTH 1
#define R_SERIAL0_CTR
#define R_SERI0_TR_CTRL__tr_enable__WIDTH 1
#define R_0ERIAL0_TR_CTRL__tr_enable__disable 0
#deIDTH e R_SERIAL0_BAUD__tr_baud__c9enable__WIDTH 1
#define R_SERIAL0_CTRL__recCTRL__tr_stick_par_RIAL0_BAUD__tr_baud__c230k4Hz 10
enable__WIDTH _SERIAL0_BAUD__tr_baud__c460k8Henable__WIDTH _TR_CTRL__txd__WIDTH 1
#define R_SE_SERIAL0_CTRL__rts___active 0
#defiCTRL__tr_par__e0_TR_CTRL__tr_enable__WIDTH 1
#define_SERIAIAL0_TR_CTRL__tr_enable__disable 0
_SERIATH 1
#define R_SERIAL0_TR_CTRL__tr_sCTRL__sampling__middle 0
#define R_L0_TR_CTRL__tr_pr__stick 1
#define R_SERIAL0_TR_CTRL__CTRL__ITNR 2
#define R_SERIAL0_TR_CTRL__trCTRL__TH 1
#define R_SERIAL0_TR_CTRL__tr_parAL0_CTRL__rec_stick_par__normal fine R_SERIAL0_ 1
#define R_SERIAL0_TR_CTRL__tr_par_en_DTH 1
#define R_SERIAL0_TR_CTRL__auto_ine R_TH 1
#define R_SERIAL0_TR_CTRL__tr_s R_SERIAL0_CTRL__rec_par__even 0
#DATA__data_out__r__stick 1
#define R_SERIAL0_TR_CTRL__A__clkITNR 2
#define R_SERIAL0_TR_CTRL__trA__clkTH 1
#define R_SERIAL0_TR_CTRL__tr_par_CTRL__rec_par_en__disable 0
#d5
#define R_SER 1
#define R_SERIAL0_TR_CTRL__tr_par_en_RL__stop_bits__WIDTH 1
#define R_SERIAdefineTH 1
#define R_SERIAL0_TR_CTRL__tr_s_SERIAL0_CTRL__rec_bitnr__rec_8bit BITNR 14
#define r__stick 1
#define R_SERIAL0_TR_CTRL___SERIALITNR 2
#define R_SERIAL0_TR_CTRL__tr_SERIALTH 1
#define R_SERIAL0_TR_CTRL__tr_partr_enable__BITNR 14
#define R_Se R_SERIAL0_REA 1
#define R_SERIAL0_TR_CTRL__tr_par_en_#define R_SERIAL0_TR_CTRL__tr_stick_paREAD__0_BAUD__rec_baud__c6250kHz 14
#dAL0_CTRL__auto_cts__BITNR 13
#deERIAL0_REA0_REC_CTRL (IO_TYPECAST_BYTE 0xb000_TR_CTRL__txd__BITNR 7
#define R_SEIAL0_TR_CTRL__txd__WIDTH 1
#define ctive 1
#define R_SERIAL0_CTRL__stodefine R_SERD__rec_baud__c300Hz 0
#define R_SEtive 1_baud__c600Hz 1
#define R_SERIALtive 1_TR_CTRL__txd__WIDTH 1
#define R_SERtop_bits__two_bits 1
#define R_SERI 0
#define R_SERI0_TR_CTRL__tr_enable__WIDTH 1
#define top_bitIAL0_TR_CTRL__tr_enable__disable 0
#top_bitTH 1
#define R_SERIAL0_TR_CTRL_AL0_CTRL__tr_stick_par__stick 1
#define R_SERIAefine R_SERIAL0_READ__frRIAL0_BAUD__tr_baud__c230k4Hz 10
AL0_CTRL__tr_stick__SERIAL0_BAUD__tr_baud__c460k8HAL0_CTRL__tr_stick_READ__framing_err__no 0
#define R_S__tr_par_en__BITNR 9
#define R_SERIAL0_CTRL__yes 1
#define R_SERIAL_BITNR 8
#define R_SERIAL0_READ__data__tr_par_en__BI
#define R_SERIAL0_READ__data_avail__tr_par_en__BIL0_REC_CTRL__rec_par_en__enable 1ERIAL0_CTRL__tr_bitnr__WIDTH 1
#defiR_SERIAL0_STATUAL0_REC_CTRL__rec_bitnr__WIDTH 1
#dERIAL0_CL0_REC_CTRL__rec_bitnr__rec_8bit ERIAL0_Cf_detect__BITNR 7
#define R_SERIAL0_ST0_CTRL__data_out__WIDTH 8

#defTNR 6
#define RTATUS__xoff_detect__no_xoff 0
#define R__SERIAL0_READ__par_err__WIDTH 1
#dine R_SERITH 1
#define R_SERIAL0_TR_CTRL_fine R_SERIAL0_BAUD__tr_baud__c300HzTNR 5
#defineRIAL0_BAUD__tr_baud__c230k4Hz 10
fine R_S_SERIAL0_BAUD__tr_baud__c460k8Hfine R_SRIAL0_STATUS__tr_ready__BITNR 5
#defefine R_SERIAL0_BAUD__tr_baud__S__rxd__BITNRine R_SERIAL0_STATUS__tr_ready__full 0_SERIAL0_READ__par_err__WIDTH 1
#dn__BITNRNFIG__g24dir__WIDRT_PREAD0__cs4__WIDTH 1
#define R_PORT_PB__SDRAM_TIMINGSERIAL0_Sne R_PORT_PB_CONFIG__cs4__cs 1
#derrun__yes 1
#defIG__cs3__BITNR 3
#defirrun__yes 1
#defre 1
#define R_SERIAL0_rrun__yes 1
#defs3__port 0
#define R_PORTrrun__y__cs3__cs 1
#define R_PORT_PB_CONFIG_TATUS__par_err__yes 1#define R_SERIAL0_STATUS__parfine R_PORT_PB_CONFIG__cs2__port 0
#dSTATUS__framing_err___no 0
#define R_SERIAL0_STATUS___scsi1__BITNR 1
#define R_PORT_PB_CONFI_STATUS__framing_err__y#define R_SERIAL0_STATUS__par 0
#define R_PORT_PB_CONFIG__scsi1__enp_STATUS__data_avail__WI_no 0
#define R_SERIAL0_STATUS__B_CONFIG__scsi0__WIDTH 1
#define R_POUS__data_avail__yes 1#define R_SERIAL0_STATUS__par_scsi0__enph 1

#define R_PORT_PB_I2Cine R_SERIAL0_REC_DAT_no 0
#define R_SERIAL0_STATUS__er3__BITNR 5
#define R_PORT_PB_I2fine R_SERIAL0_XO#define R_SERIAL0_STATUS__par__port_cs 0
#define R_PORT_PB_I2Cstop__BITNR 9
#de_no 0
#define R_SERIAL0_STATUS___BITNR 4
#define R_PORT_PB_I2C__sstop__enable 0
#d#define R_SERIAL0_STATUS__parrt_cs 0
#define R_PORT_PB_I2C__syauto_xoff__BITNR _no 0
#define R_SERIAL0_STATUS__ 3
#define R_PORT_PB_I2C__i2c_en__WIDFF__auto_xoff__disabl#define R_SERIAL0_STATUS__par_PB_I2C__i2c_en__on 1
#define R_PORT_XOFF__xoff_char__BITNr__no 0
#define R_SERIAL0_STATUS_
#define R_PORT_PB_I2C__i2c_clk__BL (IO_TYPECAST_UDWONR 0
#define R_SERIAL0_STATUS_R_PORT_PB_I2C__i2c_oe___BITNR 0
#d R_SERIAL1_CTRL__tr 0
#define R_SERIAL0_STATUS__dataC__i2c_oe___enable 0
#define R_PORSERIAL1_CTRL__tr_ba_BYTE 0xb0000060)
#define R_SEO_TYPECAST_RO_UDWORD 0xb0000038)
#R_SERIAL1_CTRL__tr__no 0
#define R_SERIAL0_STATUS___READ__data_in__WIDTH 8

/*
!* SeR_SERIAL1_CTRL__t#define R_SERIAL0_STATUS__parTYPECAST_UDWORD 0xb0000060)
#defidefine R_SERIAL1__no 0
#define R_SERIAL0_STATUS__CTRL__tr_baud__WIDTH 4
#define R_SERIAL0 8
#define R_SERIAL1_CTR#define R_SERIAL0_STATUS__par600Hz 1
#define R_SERIAL0_CTRL__tr_baud_define R_SERIAL1_CTRL__t 0
#define R_SERIAL0_STATUS__data_SERIAL0_CTRL__tr_baud__c4800Hz 4 R_SERIAL1_CTRL__t_BYTE 0xb0000060)
#define R_SESERIAL0_CTRL__tr_baud__c19k2Hz 6
14
#define R_SERIA_baud__c4800Hz 4
#define R_SERIAL1_C_CTRL__tr_baud__c57k6Hz 8
#dTNR 24
#define R__tr_baud__c19k2Hz 6
#define R_SEine R_SERIAL0_CTRL__tr_baud_baud__c300Hz 0
#_no 0
#define R_SERIAL0_STATUS__ne R_SERIAL0_CTRL__tr_baud__c921k__rec_baud__c1200#define R_SERIAL0_STATUS__par
#define R_SERIAL0_CTRL__tr_baud_IAL1_CTRL__rec_ba_no 0
#define R_SERIAL0_STATUS__15
#define R_SERIAL0_CTRL__rec_baud__B R_SERIAL1_CTRL__rec_b#define R_SERIAL0_STATUS__par R_SERIAL0_CTRL__rec_baud__c300Hz 0
#dR_SERIAL1_CTRL__rec_baTH 1
#define R_SERIAL0_XOFF__autoRL__rec_baud__c1200Hz 2
#defERIAL1_CTRL__e 1
#define R_SERIAL0_XOFF__xo_SERIAL0_CTRL__rec_baud__c4860k8Hz 11
#deL1_CTRL__tr_baud__c57k6Hz 8
#defidefine R_SERIAL0_CTRL__rec_baud_CTRL__rec_baud__ctr_baud__c230k4Hz 10
#define R7
#define R_SERIAL0_CTRL__rec_baine R_SERIAL1_CTR6Hz 12
#define R_SERIAL1_CTRL__rec_baudfine R_SERIAL0_CTRL__rec_b3
#define R_SERIAbaud__c6250kHz 14
#define R_SERIAL1_ 11
#define R_SERIAL0_CTRLp 0
#define R_SER6Hz 12
#define R_SERIAL1_CTRL__rec_baud3k2Hz 13
#define R_SERIAL0BITNR 22
#define baud__c6250kHz 14
#define R_SERIAL1_ine R_SERIAL0_BAUD__tr_bauc_enable__disable6Hz 12
#define R_SERIAL1_CTRL__rec_baudr__WIDTH 1
#define R_SERIA_CTRL__rts___BITNbaud__c6250kHz 14
#define R_SERIAL1_its__WIDTH 1
#define R_SERTRL__rts___active_no 0
#define R_SERIAL0_STATUS__enable__WIDTH 1
#define R_SERIAL0_CTRL__sampling__BITNR 20#define R_SERIAL0_STATUS__parble__enable 1
#define R_SERIAL0_CTRL__sampling__middle 0
#6Hz 12
#define R_SERIAL1_CTRL__rec_b_SERIAL0_CTRL__rts___active 0ec_stick_par__BITbaud__c6250kHz 14
#define R_SERIAAL0_CTRL__sampling__BITNR 20
_SERIAL1_CTRL__ree 1
#define R_SERIAL1_CTRL__sampling_CTRL__sampling__middle 0
#defk 1
#define R_SERIdefine R_SERIAL1_CTRL__sampling__m_CTRL__rec_stick_par__BITNR 1DTH 1
#define R_SE#define R_SERIAL1_CTRL__rec_stick_par__AL0_CTRL__rec_stick_par__n
#define R_SERIALpar__WIDTH 1
#define R_SERIAL1_CTRL_SERIAL1_CTRL__dma_err__ignore 1
#defiefine R_SERIAL0_CTRL__rec_par___sampling__m R_SERIAL0_CTRL__rec_par__evec_par_en__enable define R_SERIAL1_CTRL__sampling__mAL0_CTRL__rec_par_en__BITNR 11_CTRL__rec_bitnr_#define R_SERIAL1_CTRL__rec_stick_par___CTRL__rec_par_en__disablERIAL1_CTRL__rec_par__WIDTH 1
#define R_SERIAL1_CTRL_ble 0
#define R_SERIAL1_CTRL__rec_enae R_SERIAL0_CTRL__rec_bitnr__WI_sampling__m_SERIAL0_CTRL__rec_bitnr__rece R_SERIAL1_CTRL__tdefine R_SERIAL1_CTRL__sampling__mne R_SERIAL0_CTRL__txd__BITNR #define R_SERIAL1_C#define R_SERIAL1_CTRL__rec_stick_par__tr_enable__BITNR 14
#defi
#define R_SERIALpar__WIDTH 1
#define R_SERIAL1_CTRL_ive 0
#define R_SERIAL1_CTRL__rts___i0_CTRL__tr_enable__enable 1
#deXOFF__xoAL0_CTRL__auto_cts__BITNR bits__BITNR e 1
#define R_SERIAL0_XOFF__xo
#define R_SERIAL1_CTRL__rec_baud__921k6Hz 12
#define R_SERIAL1_CTRL__rctive 1
#define R_SERIAL0_CTRo_bits 1
#defiNR 0
#define R_SERIAL0_STATUS_p_bits__WIDTH 1
#define R_SERo_bits 1
#defi6Hz 12
#define R_SERIAL1_CTRL__rec_batop_bits__two_bits 1
#define 
#define R_SERIAL1_baud__c6250kHz 14
#define R_SERIALRL__tr_stick_par__WIDTH 1
#defNR 10
#define R_SERine R_SERIAL1_CTRL__stop_bits__BAL0_CTRL__tr_stick_par__stick 1
#define Rdefine R_SERIAL1_CTRL__tr_#define R_SERIAL0_STATUS__parr__WIDTH 1
#define R_SERIAL0_CTRL__tr_par_1_CTRL__tr_par_en__WIDTH 1L1_CTRL__tr_par__even 0
#define R_SE__tr_par_en__BITNR 9
#define R_SERIALar_en__enable 1
#define R_TNR 9
#define R_SERIAL1_CTRL__tr_able 0
#define R_SERIAL0_CTRL__tr_par_H 1
#define R_SERIAL1_CTRLc_baud__c9600Hz 5
#define R_SERIALERIAL0_CTRL__tr_bitnr__WIDTH 1R_SERIAL1_CTRL__dud__c38k4Hz 7
#define R_SERIAL1_SERIAL0_CTRL__tr_bitnr__tr_7bidefine R_SERIAL1_bitnr__tr_7bit 1
#define R_SERIAL1_CTRL0_CTRL__data_out__WIDTH 8d__BITNR 4
#defin__data_out__WIDTH 8

#define R_SERIAstick_par__WIDTH 1
#define R_SERI
#define R_SERIAL0_BAUD__tr_baud__Wrrun__yfine R_SERIAL0_BAUD__tr_baud__tr_baud__c1200H#define R_SERIAL0_STATUS__par
#define R_SERIAL0_BAUD__tr_bauRIAL1_BAUD__tr_
#define R_SERIAL1_BAUD__tr_baud__c12efine R_SERIAL0_BAUD__tr_ine R_SERIAL1_Bc2400Hz 3
#define R_SERIAL1_BAUD__stick_par__WIDTH 1
#define R_SERI_c19k2Hz 6
#define R_SERIAL0_BAUD__tr_baSEe R_WATCHDOG__enable__start 1
ERIAL0_STATUS__oveaud__c115ne R_PORT_PB_CONFIG__cs4__cs 1
#define Rdefine R_SERIAIG__cs3__BITNR 3
#define R_Pdefine R_SERIAdefinUD__tr_baud__c921k6Hz 12
#define R_TH 1
#define R_SERIAL0_TR_defin__cs3__cs 1
#define R_PORT_PB_CONFIG__cs2__d__c6250kHz 14
#defIAL1_BAUD__tr_baud__c921k6Hz 12
#__cs3__cs 1
#dSERIAL1_BAUD__tr_baud__c1843k2Hed 15
#define R_SERIAL0_BAUD__rec_baud__defin_scsi1__BITNR 1
#define R_PORT_PB_CONFIG__scs0
#define R_SERIAL1_BIAL1_BAUD__tr_baud__c921k6Hz 12
#_scsi1__BITNR 1
SERIAL1_BAUD__tr_baud__c1843k2HL0_BAUD__rec_baud__c1200Hz 2
#define R_SERdefinB_CONFIG__scsi0__WIDTH 1
#define R_PORT_PB_1_BAUD__rec_baud__cIAL1_BAUD__tr_baud__c921k6Hz 12
#B_CONFIG__scsiSERIAL1_BAUD__tr_baud__c1843k2Hc_baud__c19k2Hz 6
#define R_SERIAL0_BAUDdefiner3__BITNR 5
#define R_PORT_PB_I2C__synec_baud__c115k2IAL1_BAUD__tr_baud__c921k6Hz 12
#er3__BITNRSERIAL1_BAUD__tr_baud__c1843k2H__rec_baud__c230k4Hz 10
#define R_SEdefin_BITNR 4
#define R_PORT_PB_I2C__syncserERIAL1_BAUD__reIAL1_BAUD__tr_baud__c921k6Hz 12
#_BITNR 4
#SERIAL1_BAUD__tr_baud__c1843k2He R_SERIAL0_BAUD__rec_baud__c6250kHzdefin 3
#define R_PORT_PB_I2C__i2c_en__WIDTH 1
#BYTE 0xb000006a)
#dIAL1_BAUD__tr_baud__c921k6Hz 12
# 3
#define R_PSERIAL1_BAUD__tr_baud__c1843k2HBITNR 7
#define R_SERIAL0_REC_CTRL__dma_IAL1_B
#define R_PORT_PB_I2C__i2c_clk__BITNR 1r__ignore 1
#defic_baud__c1200Hz 2
#define R_SERIAL
#define R_d__c2400Hz 3
#define R_SERIAL1_Be__BITNR 6
#define R_SERIAL0_REC_CTRLrec_baC__i2c_oe___enable 0
#define R_PORT_PB_IEC_CTRL__rec_enabHz 6
#define R_SERIAL1_BAUD__rec_bC__i2c_oe__7
#define R_SERIAL1_BAUD__rec_baEC_CTRL__rts___BITNR 5
#define R_SERIdefin_READ__data_in__WIDTH 8

/*
!* Serial pC_CTRL__rts___iIAL1_BAUD__tr_baud__c921k6Hz 12
#_READ__datSERIAL1_BAUD__tr_baud__c1843k2H_REC_CTRL__sampling__BITNR 4
#definedefinCTRL__tr_baud__WIDTH 4
#define R_SERIAL0_CTRL_ne R_SERIAL1_REC_CTRL_IAL1_BAUD__tr_baud__c921k6Hz 12
#CTRL__tr_baud__WISERIAL1_BAUD__tr_baud__c1843k2HEC_CTRL__rec_stick_par__BITNR 3
#define R_Srec_ba_SERIAL0_CTRL__tr_baud__c4800Hz 4
#defi
#define R_SERIAHz 6
#define R_SERIAL1_BAUD__rec_b_SERIAL0_C7
#define R_SERIAL1_BAUD__rec_baick 1
#define R_SERIAL0_REC_CTRL__reERIAL1_RE_CTRL__tr_baud__c57k6Hz 8
#define _par__even 0
#ng__BITNR 4
#define R_SERIAL1_REC_CTR_CTRLpling__WIDTH 1
#define R_SERIAL1_RESERIAL0_REC_CTRL__rec_par_en__edefinne R_SERIAL0_CTRL__tr_baud__c921k6Hz 12IAL1_REC_CTRL__IAL1_BAUD__tr_baud__c921k6Hz 12
#ne R_SERIASERIAL1_BAUD__tr_baud__c1843k2Hne R_SERIAL0_REC_CTRL__rec_par_en__edefin15
#define R_SERIAL0_CTRL__rec_baud__BITNR 2r__WIDTH 1
#define RIAL1_BAUD__tr_baud__c921k6Hz 12
#15
#define R_SESERIAL1_BAUD__tr_baud__c1843k2Ht 0
#define R_SERIAL0_REC_CTRL__rec_bitnrrr__stRL__rec_baud__c1200Hz 2
#define R_CTRL__txd__ne R_SERIAL1_REC_CTRL__dma_err__WIRL__r R_SERIAL1_REC_CTRL__dma_err__stRIAL0_TR_CTRL__txd__WIDTH 1
#define Rdefine R_SERIAL0_CTRL__rec_baud__c19k2efine R_SERIAL1ec_stick_par__BITNR 3
#define R_SEdefine R_rec_stick_par__WIDTH 1
#define R 0
#define R_SERIAL0_TR_CTRL__tr_en__BITNR 5
#dfine R_SERIAL0_CTRL__rec_baud__c_cts__WIDTH 1
#IAL1_TR_CTRL__tr_enable__enable 1
#defin2 R_SERIAL1_TR_CTRL__auto_cts__BITNR 5
#d000060)
#define R_SERIAL0_TR___BITNR 5
#d3k2Hz 13
#define R_SERIAL0_CTRL_L1_TR_CTRL__stoIAL1_TR_CTRL__tr_enable__enable 1
#defin1 R_SERIAL1_TR_CTRL__auto_cts__BITNR 5
#dady 1
#define R_SERIAL0_STATU__BITNR 5
#dr__WIDTH 1
#define R_SERIAL0_CTRBITNR 3
#defineIAL1_TR_CTRL__tr_enable__enable 1
#defints 1SERIAL1_TR_CTRL__auto_cts__BITNR 5
#d_SERIAL0_STATUS__tr_ready__BIdefinenable__WIDTH 1
#define R_SERIAL0_CTRL__recIAL1_TR_CTRL__tr_paIAL1_BAUD__tr_baud__c921k6Hz 12
#enable__WIDTH al 0
#define R_SERIAL1_TR_CTRL_L__tr_par__WIDTH 1
#define R_SERIAL0_TR___BITNR 5_SERIAL0_CTRL__rts___active 0
#defi_par_en__BITNR IAL1_TR_CTRL__tr_enable__enable 1
#de_SERIAal 0
#define R_SERIAL1_TR_CTRL__tr__par_en__WIDTH 1
#define R_SERIA__tr_par__CTRL__sampling__middle 0
#define R_ERIAL1_TR_CTRL__DTH 1
#define R_SERIAL1_TR_CTRL__tr_paCTRL__
#define R_SERIAL1_TR_CTRL__tr_par__0_TR_CTRL__tr_bitnr__WIDTH 1
#de_TR_CTRL__trAL0_CTRL__rec_stick_par__normal 
#define R_SERIH 1
#define R_SERIAL1_TR_CTRL__tr_par_enactive 1
#define R_SERIAL1_TR_CTRL__stxb0000060)
#define R_SERIAL0_TR___tr_par__ R_SERIAL0_CTRL__rec_par__even 0
#D (IO_TYPECAST_RDTH 1
#define R_SERIAL1_TR_CTRL__tr_paA__clk
#define R_SERIAL1_TR_CTRL__tr_par__RIAL0_READ__xoff_detect__BITNR 1_data_out__W_CTRL__rec_par_en__disable 0
#d 0
#define R_SEH 1
#define R_SERIAL1_TR_CTRL__tr_par_en_CTRL__stop_bits__two_bits 1
#define R1
#define R_SERIAL0_READ__cts_____tr_par___SERIAL0_CTRL__rec_bitnr__rec_8bit ne R_SERIAL1_READDTH 1
#define R_SERIAL1_TR_CTRL__tr_pa_SERIAL
#define R_SERIAL1_TR_CTRL__tr_par__0_READ__tr_ready__BITNR 13
#definfine R_SERIAtr_enable__BITNR 14
#define R_SAL1_READ__tr_reH 1
#define R_SERIAL1_TR_CTRL__tr_par_enormal 0
#define R_SERIAL1_TR_CTRL__tr__READ__rxd__BITNR 12
#define R_Srr__stAL0_CTRL__auto_cts__BITNR 13
#de_overrun__ne R_SERIAL1_REC_CTRL__dma_err__WItr_enable__BITNR 6
#define R_SERIAL1TR_CTRL__tr_enable__WIDTH 1
#definective 1
#define R_SERIAL0_CTRL__stoERIAL1_READ_c_baud__c1200Hz 2
#define R_SERIALtive 1d__c2400Hz 3
#define R_SERIAL1_Bfine R_SERIAL0_READ__par_err__no__BITNR 5
top_bits__two_bits 1
#define R_SERIine R_SERIAL1_REAIAL1_TR_CTRL__tr_enable__enable 1
#deftop_bital 0
#define R_SERIAL1_TR_CTRL__tr_sERIAL0_READ__framing_err__no 0
#ddefinAL0_CTRL__tr_stick_par__stick 1
#define R_SERIAe R_SERIAL1_READ__data_aIAL1_BAUD__tr_baud__c921k6Hz 12
#AL0_CTRL__tr_stick_al 0
#define R_SERIAL1_TR_CTRL_vail__no 0
#define R_SERIAL0_READ__data_availBITNR 0
#__tr_par_en__BITNR 9
#define R_SERIAL0_CTRL#define R_SERIAL1_STATUS 0
#define R_SERIAL1_READ__data_avail__tr_par_en__BI R_SERIAL1_READ__data_in__BITNR 0
#AL0_STATUS__xoff_detect__BITNR 7
#define YPECASTERIAL0_CTRL__tr_bitnr__WIDTH 1
#defifine R_SERIAL1_R_SERIAL1_REC_CTRL__rec_bitnr__rec_ERIAL0_Cne R_SERIAL1_TR_CTRL (IO_TYPECAST#define R_SERIAL0_STATUS__cts___BIine R_SERIAL0_CTRL__data_out__WIDTH 8

#define R_SERIAL1_SL1_STATUS__cts___BITNR 6
#define R_SERIAD__par_err__yes 1
#define R_SERIALefine R_SERIAL0_STATUS__tr_ready__BIdefinfine R_SERIAL0_BAUD__tr_baud__c300Hz0
#define R_SIAL1_BAUD__tr_baud__c921k6Hz 12
#fine R_Sal 0
#define R_SERIAL1_TR_CTRL_y__ready 1
#define R_SERIAL0_STATU 1
#defineefine R_SERIAL0_BAUD__tr_baud__ITNR 3
#definR_SERIAL1_STATUS__rxd__BITNR 4
#defineD__par_err__yes 1
#define R_SERIALerrun__WIDTH 1
#define R_SERIB_CO1FIG__cs4__WIDTH 1
#define R_PORT_PB_R_DRAM_CONFIGATUS__par_er__swSERI7_PB_CONFIG__cs4__cs 1
#define#define R_SERIAIG__cs3__BITNR 3
#define R#define R_SERIAre 1
#define R_SERIAL0_CTRL#define R_SERIAs3__port 0
#define R_PORT_PB_#define R_SEs4_7_bw__R_PORT_PB_CONFIG__cs2DTH 1
#define R_STATUS__par_err__yes 1
#define R_SERI_WIDTH 1
#define R_BUSaming_err__no 0
#defineRIAL1_STATUS__framing_err__WIDTH 1
#defin51
#define R_PORT_PB_CONFIG__sta_avail__WIDTH_STATUS__par_err__yes 1
#define R_SERI5L1_STATUS__framing_err__BITNR 1
#define R5 0
#define R_SERIAL1_STATUS__data_avail__WI4si0__WIDTH 1
#define R_PORT_Pfine R_SERIAL1__STATUS__par_err__yes 1
#define R_SERI4L1_STATUS__framing_err__BITNR 1
#define R4 0
#define R_SERIAL1_STATUS__data_avail__WI R_SERIALfine R_PORT_PB_I2C__s_stop__BITNR 9
_STATUS__par_err__yes 1
#define R_SERI_CTRL__sampling__BITNR 20
#defstop__enable 0
RIAL1_STATUS__framing_err__WIDTH 1
#definfine R_SE R_PORT_PB_I2C__syncsff__BITNR 8
#de_STATUS__par_err__yes 1
#define R_SERI 11
#define R_SERIAL0_CTRL__re_xoff__disable RIAL1_STATUS__framing_err__WIDTH 1
#definine R_TIME_CTRL__rec_baud__c19off_char__BITNR_STATUS__par_err__yes 1
#define R_SERIine R_SERIAL0_BAUD__tr_baud__cL (IO_TYPECAST_RIAL1_STATUS__framing_err__WIDTH 1
#defin1843k2Hz 1IAL0_CTRL__rec_baud_SERIAL2_CTRL__t_STATUS__par_err__yes 1
#define R_SERIits__WIDTH 1
#define R_SERIAL0SERIAL2_CTRL__tRIAL1_STATUS__framing_err__WIDTH 1
par1le__WIDTH 1
#defiine R_SERIAL1_STATUS__data_CTRL__tr_baud_STATUS__par_err__yes 1
#define _CTRL__tr_baudfine R_SERIAL1_STATUS__data_avail_CTRL__tr_baudr_baud__c1200Hz 2
#define R_SERIAL2_CTRLCTRL__samplinA__data_in__BITNR 0
#defin38k4Hz 7
#d800Hz 4
#define R_SERIAL2_CTRL__tr_ba_CTRL__rec_stick_par__BITNR 19
#dud__c57k6Hz 8
#der_baud__c1200Hz 2
#define R_SERIAL2_CTRLA__clkdiv_loCTRL__rec_baud__BITNRd__c460k8Hz 11
#d800Hz 4
#define R_SERIAL2_CTRL__tr_baAL0_CTRL__rec_par_en__BITNR 17
#dbaud__c1843k2Hz 1r_baud__c1200Hz 2
#define R_SERIAL2_CTRL_SERIAL0_CTRLd__c1200Hz 2
#define _baud__reserved 15800Hz 4
#define R_SERIAL2_CTRL__tr_bane R_SERIAL0_CTRL__txd__BITNR 15
#_baud__WIDTH 4
#deRIAL1_STATUS__framing_err__WIDTH 1
#csi3k2Hz 13
#SERIAL1_XOFF__auto_xoff__WI1
#def_STATUS__par_err__yes 1
#define R1
#deffine R_SERIAL1_STATUS__data_avail_1
#defRIAL1_STATUS__framing_err__WIDTH 1
#er3erved 15
#definine R_SERIAL1_XOFF__xoff_ch_baud__c960_STATUS__par_err__yes 1
#define R_baud__c960fine R_SERIAL1_STATUS__data_avail__baud__c9604800Hz 4
#define R_SERIAL2_CTRL__rec_bau 11
#define R_WIDTH 4
#define R_SERIAL2___c115k2HzHz 6
#define R_SERIAL2_CTRL__rec_baudk2Hz 13
#define R_SERIAL2_CTRL__tr_baudud__c230k4H4800Hz 4
#define R_SERIAL2_CTRL__rec_b2erved 15
#defindefine R_SERIAL0_CTRTRL__rec_baud__c18Hz 6
#define R_SERIAL2_CTRL__rec_babaud__c18k8Hz 11
#define R_SERIAL2_CTRL__rec_baud__c1821k6Hz 12
#define R_SERIAL2_CTRL__rec_ba 11
#define Rata_out__WIDTH 8

#dTRL__dma_err__WID6250kHz 14
#define R_SERIAL2_CTRL__re__c460k8Hz 11
#define R_SERIAL2_CTRL__rec_gnore 1
4800Hz 4
#define R_SERIAL2_CTRL__rec_bserved 15
#defin
#define R_SERIAL2_CTRL__rec_ITNR 24
#define R_SERIAL2_CTRL__rec_baud__disable 0
#k8Hz 11
#define R_SERIAL2_CTRL__rec_z 0
#define R_SERIAL2_CTRL__rec_baud__c600Hz R 21 11
#define RL2_CTRL__rts___WIDTH 1
#define R_SERIdefine R_SERIAL2_CTRL__rec_enable__en__c460k8Hz 11
#define R_SERIAL2_CTRL__rec_6250kHz 14
#define R_SERIAL2_CTRL__tr_baud_s#def_SERIAL0_CTRLine R_SERIAL1_STATUS__data_2_CTRL__samdefine R_SERIAL2_CTRL__rec_enable__fine R_SERIAL0_CTRL__txd__BITNR 15
#SERIAL2_CTRL__samp__sampling__WIDTH 1
#define R_SERIAL2_CTA__clkdiv_loA__data_in__BITNR 0
#defineIAL2_CTRL_ling__majority 1
#define R_SERIAL2_CT__c460k8Hz 11
#define R_SERIAL2_CTRL__rec_ERIAL0_CTRL__rec_par_en__WIDTH 1
#defud__c57kRIAL1_STA_SERIAL2_CTRL__tr_baud__c921AL1_STATUS__par_err__yes 1
#define  R_SEHz 5
#define R_SERIAL2_CTRL__tr_bau_SERIAL1_STATUS__framing_err__WIDTH 1
pa R_DRAM_TIMING__c__exrec_par_en__WIDTH 1RIAL2_CTRL__rec_par__odd 1
#define#define R_SERIAL1_STATUS__data_avail__rec2_CTRL__rec_par__WIDTH 1
#define R_SEDTH 1
#deine R_SERIAL1_XOFF__xoff_cERIALRIAL2_CTRL__rec_par__odd 1
#defineil__yes 1

#define R_SERIAL1_REC_DATt 0
#2_CTRL__rec_par__WIDTH 1
#define R_SEL1_REC_DA_WIDTH 4
#define R_SERIAL2_BITNRIAL2_CTRL__rec_par__odd 1
#define R_SERIAL1_XOFF (IO_TYPECAST_UDWORD enabl2_CTRL__rec_par__WIDTH 1
#define R_SE R_SERIAL13
#define R_SERIAL2_CTRL_CTRL_RIAL2_CTRL__rec_par__odd 1
#define 0
#define R_SERIAL1_XOFF__tx_stop__fine 2_CTRL__rec_par__WIDTH 1
#define R_SE#define R_IAL2_CTRL__auto_cts__WIDTH 1
#RIAL2_CTRL__rec_par__odd 1
#definele 0
#define R_SERIAL1_XOFF__auto_xouto_c2_CTRL__rec_par__WIDTH 1
#define R_SER_SERIAL0_BAUD__tr_baud__c300SERIAL2_CTRRIAL2_CTRL__rec_par__odd 1
#define400Hz 3
#define R_SERIAL2_CTRL__rec_efine2_CTRL__rec_par__WIDTH 1
#define R_SEefine R_SERIAL0_BAUD__tr_baudtick_par__BRIAL2_CTRL__rec_par__odd 1
#define__tr_baud__c600Hz 1
#define R_SERIALL2_CT 6
#define R_SERIAL0_BAUD__tr_1aud__c38k4Hz 7
#define R_SERIAL0_BUS__par_err__WIDTH 1
#ddefine R_SERIAL1_STATUS__par_err__no 0
#defRIAL2_CTRL__tr_STATUS__par_err__yes 1
#defRIAL2_CTRL__tr_SERIAL0_BAUD__tr_baud__2_CTRL__tr_par__TH 1
#define R_SERIAL0_T2_CTRL__tr_pae R_SERIAL1_STATUS__framing_err__CTRL__tr_par_r__even 0
#define R_SERIAL2_CTRL__tr_pa6__odd 1
#define R_SERIAL2_CTRL__tr_par_6n__BITNR 9
#define R_SERIAL2_CTRL__tr_pDTH 1
#define R_SERIAL1_STATUS__R_SERIAL2_CTRLr__even 0
#define R_SERIAL2_CTRL__tr_pa5__odd 1
#define R_SERIAL2_CTRL__tr_par_5n__BITNR 9
#define R_SERIAL2_CTRL__tr_pL1_REC_DATA__data_in__BITNR 0
#ddefine R_SERIAr__even 0
#define R_SERIAL2_CTRL__tr_pa4__odd 1
#define R_SERIAL2_CTRL__tr_par_4n__BITNR 9
#define R_SERIAL2_CTRL__tr_p 9
#define R_SERIAL1_XOFF__tx_stud__WIDTH 4
#dr__even 0
#define R_SERIAL2_CTRL__tr_pa_BITNR 1
#define R_SERIAL0_ud__c300Hz 0
#de_BITNR 9
#define R_SERIAL2_CTRL__tr_p#define R_SERIAL1_XOFF__auto_xof_baud__c2400Hzr__even 0
#define R_SERIAL2_CTRL__tr_paDTH 1
#define R_SERIAL0_TR_tr_baud__c4800Hz_BITNR 9
#define R_SERIAL2_CTRL__tr_pTNR 0
#define R_SERIAL1_XOFF__xoAUD__tr_baud__r__even 0
#define R_SERIAL2_CTRL__tr_pa
#define R_SERIAL0_STATUS___BAUD__tr_baud___BITNR 9
#define R_SERIAL2_CTRL__tr_p__tr_baud__WIDTH 4
#define R_SER_SERIAL2_BAUD_r__even 0
#define R_SERIAL2_CTRL__tr_pa_SERIAL0_READ__par_err__WIDne R_SERIAL2_BAU_BITNR 9
#define R_SERIAL2_CTRL_CTRL__tr_baud__c2400Hz 3
#define R_SERIAL2kHz 14
#define R_SEr__even 0
#define R_SERIAL2_CTRL__CTRL__tr_baudBAUD__tr_baud__c1843k2Hz 13
#de_CTRL__tr_baudRIAL2_BAUD__tr_baud__c6250kHz 14
#dez 7
#define R_SERIAL2_CTRL__tr_baude R_SERIAL2_BAUDL2_BAUD__rec_baud__BITNR 0
#define R_SR_CTRL__tr_bitnr__BITNR 0
#defe R_SERIAL2_BAUD__RIAL2_BAUD__tr_baud__c6250kHz 14
#de 11
#define R_SERIAL2_CTRL__tr_baudine R_SERIAL2_BAL2_BAUD__rec_baud__BITNR 0
#define R_SYPECAST_RO_UDWORD 0xb0000060)
fine R_SERIAL2_BAURIAL2_BAUD__tr_baud__c6250kHz 14
#derved 15
#define R_SERIAL2_CTRL__rec_define R_SERIAL2_L2_BAUD__rec_baud__BITNR 0
#define R_SAL0_READ__cts___inactive 1
#def#define R_SERIAL2_B_BITNR 9
#define R_SERIAL2_CTRL_1
#define R_SERIAL2_CTRL__rec_baud_define R_d__c57k6Hz 8
#define R_SERIAL2_BAUD__z 13
#BAUD__tr_baud__c1843k2Hz 13
#defz 13
#_BITNR 9
#define R_SERIAL2_CTRL__baud__c9600Hz 5
#define R_SERIAL2_CTRL_RIAL2_REC_CTRL (Ir__even 0
#define R_SERIAL2_CTRL___baud__c960BAUD__tr_baud__c1843k2Hz 13
#def_baud__c960_reserved 15

#define R_SERIAL2_REC_15k2Hz 9
#define R_SERIAL2_CTRL__re0
#define R_SERIREC_CTRL__dma_err__BITNR 7
#define R_SL2_BAUD__rec_baud__c38k4Hz 7
#define ud__c230k4H_reserved 15

#define R_SERIAL2_REbaud__c1843k2Hz 13
#define R_SERIAL2_Cec_enable__disablREC_CTRL__dma_err__BITNR 7
#define Rbaud__c18_SERIAL2_REC_CTRL__rec_enable__WIDbaud__c18fine R_SERIAL2_REC_CTRL__rec_enable_r__WIDTH 1
#define R_SERIAL2_CTRL__TRL__rts___activable 1
#define R_SERIAL2_REC_CTRL__rtsfine R_SERIAL2_REC_CTRL__rec_enable__WIDling__BI_reserved 15

#define R_SERIAL2_REIDTH 1
#define R_SERIAL2_CTRL__rec_ena2_REC_CTRL__samplREC_CTRL__dma_err__BITNR 7
#define R_SERIAL2_BAUD__rec_baud__c460k8Hz 11
#de2_REC_CTRL____WIDTH 1
#define R_SERIAL2_REC_CTRLR_SERIAL2_CTRL__rts___active 0
#defTH 1
#define R_Sling__majority 1
#define R_SERIAL2_RECfine R_SERIAL2_REC_CTRL__rec_enable__WIDERIAL2_BAUD__rec_baud__c57k6Hz 8
#definL2_CTRL__sampling__middle 0
#define R_SEC_CTRL__rec_par__REC_CTRL__dma_err__BITNR 7
#define RRIAL0_READ__cts___inactive 1
#defREC_CTRL__rec_par__TNR 2
#define R_SERIAL2_REC_CTRL__re_CTRL__rec_stick_par__normal 0
#de2_REC_CTRL__rec_even 0
#define R_SERIAL2_REC_CTRL__recfine R_SERIAL2_REC_CTRL__rec_enable__WIDSERIAL1_READ__xoff_detect__no_xo#define RRIAL2_CTRL__rec_par__even 0
#deTNR 0
#defL2_BAUD__rec_baud__BITNR 0
#define r__odd 1
#define R_SERIAL2_CTRL__trec_bL2_REC_CTRL__rec_bitnr__BITNR 0
#H 1
#define R_SERIAL2_CTRL__recit 1

#defL2_BAUD__rec_baud__BITNR 0
#define r_par_en__enable 1
#define R_SERIAR_CTRL2_REC_CTRL__rec_bitnr__BITNR 0
#IAL2_CTRL__rec_bitnr__WIDTH 1
#e R_SERIALL2_BAUD__rec_baud__BITNR 0
#define CTRL__tr_bitnr__tr_7bit 1
#define TH 1
L2_REC_CTRL__rec_bitnr__BITNR 0
#ITNR 15
#define R_SERIAL2_CTRL_AL2_TR_CTRL2_BAUD__rec_baud__BITNR 0
#define define R_SERIAL2_BAUD__tr_baud__BIfine L2_REC_CTRL__rec_bitnr__BITNR 0
#RL__tr_enable__disable 0
#defin__auto_ctsL2_BAUD__rec_baud__BITNR 0
#define #define R_SERIAL2_BAUD__tr_baud__cRIAL2L2_REC_CTRL__rec_bitnr__BITNR 0
#1
#define R_SERIAL2_CTRL__auto_its__WIDTHL2_BAUD__rec_baud__BITNR 0
#define 00Hz 5
#define R_SERIAL2_BAUD__tr__CTRLL2_REC_CTRL__rec_bitnr__BITNR 0
#CTRL__stop_bits__WIDTH 1
#definr__BITNR 3L2_BAUD__rec_baud__BITNR 0
#define 0kHz 14
#define R_SERIAL2_BAUD__reCTRL_L2_REC_CTRL__rec_bitnr__BITNR 0
#__BITNR 11
#define R_SERIAL2_CTr__stick 1L2_BAUD__rec_baud__BITNR 0
#define L2_BAUD__tr_baud__c1843k2Hz 13
#detr_paIDTH 1
#define R_SERIAL0_1__cs4__WIDTH 1
#define R_PORT_PB_cIAL0_STATUS__overrun R_S R_SERIAL1_STATUS__par_err__no TR_CTRL__tr_par_#define R_SERIAL0_STATUS__TRL__tr_par_baud__c4800Hz 4
#define R_STRL__tr_par_
#define R_SERIAL1_BAUD__tr_bTRL__tr_pe R_SERIAL1_STATUS__framinn__enable 1
#deftr_par_en__WIDTH 1
#define R_SERIAL#define R_SERIAL1_STATUS__n__enable 1
#defSERIAL2_TR_CTRL__tr_par_en__enable 1
#DTH 1
#define R_SERIAL1_STR_SERIAL2_TR_CTRtr_par_en__WIDTH 1
#define R_SERIALil__yes 1

#define R_SERIAT_BYTE 0xb000007SERIAL2_TR_CTRL__tr_par_en__enable 1
#L1_REC_DATA__data_in__BITN2_TR_DATA__data_tr_par_en__WIDTH 1
#define R_SERIAL R_SERIAL1_XOFF (IO_TYPECAxb0000070)
#defiSERIAL2_TR_CTRL__tr_par_en__enable 1
# 9
#define R_SERIAL1_XOFF__xoff_detect__WItr_par_en__WIDTH 1
#define R_SERIAL_rec_stick_par__normal 0
#defiRIAL2_READ__SERIAL2_TR_CTRL__tr_par_en__enable 1
##define R_SERIAL1_XOFF__aune R_SERIAL2_REAtr_par_en__WIDTH 1
#define R_SERIALSERIAL1_CTRL__dma_err__ignore _SERIAL2_REASERIAL2_TR_CTRL__tr_par_en__enable 1
#TNR 0
#define R_SERIAL1_XOdefine R_SERIAL2tr_par_en__WIDTH 1
#define R_SERIALtr_baud__c4800Hz 4
#define R_S
#define R_SSERIAL2_TR_CTRL__tr_par_en__enable 1
#__tr_baud__WIDTH 4
#defineR 12
#define R_Str_par_en__WIDTH 1
#define R_SERIALstick_par__WIDTH 1
#define R_S11
#define RSERIAL2_TR_CTRL__tr_par_en__enab_CTRL__tr_baud__c2400Hz 3
#define R_S_no 0
#define R_SERIAtr_par_en__WIDTH 1
#define R_tr_baud__c9600Hz 5
#define R_SERIAL2_#define R_SERIAL2_REA R_SERIAL2_READ__overrun__no 0
#definz 7
#define R_SERIAL2_CTRL__tERIAL2_READ__par_eAD__par_err__BITNR 10
#define R_SEe R_SERIAL1_CTRL__rec_par__even 0RIAL2_READ__fr R_SERIAL2_READ__overrun__no 0
#defin 11
#define R_SERIAL2_CTRL__tne R_SERIAL2_READ_AD__par_err__BITNR 10
#define R_SEbitnr__WIDTH 1
#define R_SERIAL1_fine R_SERIAL2 R_SERIAL2_READ__overrun__no 0
#definrved 15
#define R_SERIAL2_CTRL0
#define R_SERIAL2AD__par_err__BITNR 10
#define R_SERIAL1_CTRL__tr_enable__enable 1
#define R_SERIAL2SERIAL2_TR_CTRL__tr_par_en__enabl1
#define R_SERIAL2_CTRL__recYTE 0xb0000071tr_par_en__WIDTH 1
#define R_S_c2400Hz 3
#define R_SERIAL2_SERIAL2_STATUSSERIAL2_TR_CTRL__tr_par_en__enabl_baud__c9600Hz 5
#define R_SERIAL2no_xoff 0
#define Rtr_par_en__WIDTH 1
#define R_Sbaud__c38k4Hz 7
#define R_SERIAL2_ts___BITNR 6
#definAL2_STATUS__xoff_detect__no_xoff 0
#d15k2Hz 9
#define R_SERIAL2_CTctive 0
#define R_ne R_SERIAL2_STATUS__cts___BITNR 6ERIAL2_READ__data_avail__WIDTH 1
#deec_baud__c921k6Hz 12
#define R_SERIAr_ready__Wbaud__c1843k2Hz 13
#define R_SERtr_ready__full 0
#dne R_SERIAL2_STATUS__cts___BITNRrec_baud__reserved 15
#define R_US__rxd__BITNR 4
#ddefine R_SERIAL2_STATUS__tr_ready__fur__WIDTH 1
#define R_SERIAL2_run__BITNR 3
#defi#define R_SERIAL2_STATUS__rxd__BIT5
#define R_SERIAL2_STATUS__tr_ready__WBITNR 22
#define R_SERIAL2_CTRL__r_ready__WIDTH 1
#define R_SERIAL2_CTRL__rr_err__BITNR 2
#defne R_SERIAL2_STATUS__cts___BITNRR_SERIAL2_READ__data_in__WIDTH 8

#defiNR 21
#define R_SERIAL2_CTRL__rts___War_err__yes R_SERIAL2_CTRL__rts___active ing_err__BITNR 1
#fine R_SERIAL2_STATUS__par_err__no5
#define R_SERIAL2_STATUS__tr_ready__We R_SERIAL2_READ__data_avail__no 0
#defiL2_CTRL__sampling__middle 0
#definRIAL2_STATUS__data_ne R_SERIAL2_STATUS__cts___BITNRSERIAL1_CTRL__tr_enable__enable 1
#d2_STATUS__data_ne R_SERIAL2_STATUS__framing_err__BRL__rec_par_en__WIDTH 1
#defin#define R_SERIAL2_data_avail__WIDTH 1
#define R_SERI5
#define R_SERIAL2_STATUS__tr_ready__WERIAL0_CTRL__rec_par_en__WIDTH 1


#defineRIAL2_CTRL__rec_par__evenIAL2_XOFF (IAD__par_err__BITNR 10
#define R2_TR_CTRL__tr_par_en__disable 0
#7
#define R_SERIAL2_CTRL__rec_

#defineH 1
#define R_SERIAL2_CTR2_XOFF__tx_sAD__par_err__BITNR 10
#define Rnr__WIDTH 1
#define R_SERIAL2_TR_L2_CTRL__rec_bitnr__BITNR 16
#

#defineIAL2_CTRL__rec_bitnr__WIDff__WIDTH 1
AD__par_err__BITNR 10
#define R0070)
#define R_SERIAL2_TR_DATA___rec_7bit 1
#define R_SERIAL2_

#defineITNR 15
#define R_SERIAL2R 0
#define AD__par_err__BITNR 10
#define Refine R_SERIAL2_READ__xoff_detectL__tr_enable__WIDTH 1
#define 

#defineRL__tr_enable__disable 0
R 28
#defineAD__par_err__BITNR 10
#define RD__xoff_detect__xoff 1
#define R_3
#define R_SERIAL2_CTRL__auto

#define1
#define R_SERIAL2_CTRL_SERIAL3_CTRLAD__par_err__BITNR 10
#define RREAD__cts___inactive 1
#define R_RL__stop_bits__BITNR 12
#defin

#define00Hz 2
#define R_SERIAL1_BAUDr_baud__AD__par_err__BITNR 10
#define RTUS__xoff_detect__WIDTH 1
#defineits 1
#define R_SERIAL2_CTRL__RIAL3_CTR1_BAUD__tr_baud__c19k2Hz 6
#dk6Hz 8
#AD__par_err__BITNR 10
#define Re R_SERIAL2_READ__overrun__WIDTH e R_SERIAL2_CTRL__tr_stick_par__stick115k2Hz 9
#define R_SERIAL1_BAUD_define R_SERIAL2_ 11
#defiL2_CTRL__tr_par__WIDTH 1
#define R_SERIAIAL3_CTRL__tr__STATUS__par_err__yes 1
#defIAL3_CTRL__tr_al 0
#define R_SERIAL1_Tne R_SERIAL3_CTRL2_REC_CTRL__rec_bitnr__BIIAL3_CTRL__e R_SERIAL1_STATUS__framing_err_
#define R_SERtr_baud__c6250kHz 14
#define R_SERIAL3_6TRL__tr_baud__reserved 15
#define R_SER_TR_CTRL__txd__WIDTH 1
#definIAL3_CTRL__DTH 1
#define R_SERIAL1_STATUS__200Hz 2
#defintr_baud__c6250kHz 14
#define R_SERIAL3_5TRL__tr_baud__reserved 15
#define R_SERble__disable 0
#define R_SERIIAL3_CTRL__L1_REC_DATA__data_in__BITNR 0
#dec_baud__c19k2tr_baud__c6250kHz 14
#define R_SERIAL3_4TRL__tr_baud__reserved 15
#define R_SERH 1
#define R_SERIAL2_TR_CTRLIAL3_CTRL__ 9
#define R_SERIAL1_XOFF__tx_stIAL3_CTRL__rectr_baud__c6250kHz 14
#define R_SERIAL3___disable 0
#define R_SERIAR_SERIAL3_CTRL____c115k2Hz 9
#define R_SERIAL3_CTRL__#define R_SERIAL1_XOFF__auto_xof2Hz 13
#definetr_baud__c6250kHz 14
#define R_SERIAL3_active 1
#define R_SERIAL1_c6250kHz 14
#def__c115k2Hz 9
#define R_SERIAL3_CTRL__TNR 0
#define R_SERIAL1_XOFF__xodma_err__WIDTHtr_baud__c6250kHz 14
#define R_SERIAL3_ R_SERIAL1_STATUS__rxd__WIDdma_err__stop 0
__c115k2Hz 9
#define R_SERIAL3_CTRL____tr_baud__WIDTH 4
#define R_SERL__rec_enable_tr_baud__c6250kHz 14
#define R_SERIAL3_D__par_err__yes 1
#define RCTRL__rec_enable__c115k2Hz 9
#define R_SERIAL3__CTRL__tr_baud__c2400Hz 3
#define R_SERIAL2RIAL3_CTRL__rts___Wtr_baud__c6250kHz 14
#define R_SE_CTRL__tr_baudable__enable 1
#define R_SERIAL_SERIAL2_BAUD__rec_baud__c300Hz 0
#definBITNR 20
#z 7
#define R_SERIAL2_CTRL__tr_baudDTH 1
#define R_efine R_SERIAL3_CTRL__rts___inactive 1_CTRL__tr_bitnr__tr_8bit 0
#dedle 0
#define R_SESERIAL3_CTRL__sampling__WIDTH 1
#def 11
#define R_SERIAL2_CTRL__tr_baudck_par__WIDTH 1
efine R_SERIAL3_CTRL__rts___inactive 1L1_READ__xoff_detect__WIDTH 1
_stick_par__normalSERIAL3_CTRL__sampling__WIDTH 1
#defrved 15
#define R_SERIAL2_CTRL__rec_RL__rec_par__WIDTefine R_SERIAL3_CTRL__rts___inactive 1D__tr_ready__WIDTH 1
#define R__rec_par__even 0
#d__c115k2Hz 9
#define R_SERIAL3_C1
#define R_SERIAL2_CTRL__rec_baud_en__WIDTH 1
tr_baud__c6250kHz 14
#define R_SERz 13
#able__enable 1
#define R_SERIAL3_baud__reserved 15

#define R_SEIAL3_C_baud__c9600Hz 5
#define R_SERIAL2_CTRL_SERIAL3_CTRL__rectr_baud__c6250kHz 14
#define R_SER_baud__c960able__enable 1
#define R_SERIAL3ne R_SERIAL2_REC_CTRL__dma_err__stop _SERIAL3_C15k2Hz 9
#define R_SERIAL2_CTRL__reAL3_CTRL__txd__Wtnr__rec_8bit 0
#define R_SERIAL3_CTRLar__stick 1
#define R_SERIAL3_CTRL__rWIDTH 1
#define R_SERIAL2_REC_CTRL__rL__tr_enbaud__c1843k2Hz 13
#define R_SERIAL2_CCTRL__tr_enable__tnr__rec_8bit 0
#define R_SERIAL3_CTbaud__c18TH 1
#define R_SERIAL3_CTRL__tr_ens___WIDTH 1
#define R_SERIAL2_REC_C_auto_cts_r__WIDTH 1
#define R_SERIAL2_CTRL__L__auto_cts__actNR 13
#define R_SERIAL3_CTRL__auto_ctse__WIDTH 1
#define R_SERIAL3_CTRL__tr_ensampling__WIDTH 1
#define R_SERIALL__tr_enIDTH 1
#define R_SERIAL2_CTRL__rec_enaTRL__stop_bits__ttnr__rec_8bit 0
#define R_SERIAL3_CT
#define R_SERIAL3_CTRL__rec_par_en__BITR_SERIAL2_REC_CTRL__rec_stick_par__WIDAL3_CTRL__R_SERIAL2_CTRL__rts___active 0
#defSERIAL3_CTRL__tr__BITNR 11
#define R_SERIAL3_CTRL__tr_e__WIDTH 1
#define R_SERIAL3_CTRL__tr_enpar__BITNR 18
#define R_SERIAL3_CTRL__rL2_CTRL__sampling__middle 0
#define R_SE_CTRL__tr_par__odtnr__rec_8bit 0
#define R_SERIAL3_CTEAD__tr_ready__WIDTH 1
#define R___tr_par_en__BITNR k_par__normal 0
#define R_SERIAL3_RL__rec_par_en__WIDTH 1
#define R_SEtr_par_en__enabl9
#define R_SERIAL3_CTRL__tr_par_en__We__WIDTH 1
#define R_SERIAL3_CTRL__tr_en R_SERIAL2_REC_CTRL__rec_bitnr__BIBITNR 2RIAL2_CTRL__rec_par__even 0
#detr_bitnr__efine R_SERIAL3_CTRL__rts___inactivCTRL__tr_baud__reserved 15
#defineAL2_REC_CTRL__rec_bitnr__rec_7b R_SERIH 1
#define R_SERIAL2_CTRL__recb000007b)
efine R_SERIAL3_CTRL__rts___inactivSERIAL3_CTRL__rec_baud__c600Hz 1
#L2_TR_CTRL__txd__WIDTH 1
#definUD__tr_IAL2_CTRL__rec_bitnr__WIDTH 1
#AL3_BAUD__efine R_SERIAL3_CTRL__rts___inactiv#define R_SERIAL3_CTRL__rec_baud__nable__disable 0
#define R_SERI3
#defiITNR 15
#define R_SERIAL2_CTRL_4800Hz 4
#efine R_SERIAL3_CTRL__rts___inactiv_c57k6Hz 8
#define R_SERIAL3_CTRL_DTH 1
#define R_SERIAL2_TR_CTRL_BAUD__RL__tr_enable__disable 0
#definSERIAL3_BAefine R_SERIAL3_CTRL__rts___inactiv_CTRL__rec_baud__c921k6Hz 12
#defiefine R_SERIAL2_TR_CTRL__stop_b30k4Hz 1
#define R_SERIAL2_CTRL__auto__baud__c46efine R_SERIAL3_CTRL__rts___inactiv15
#define R_SERIAL3_CTRL__dma_err R_SERIAL2_TR_CTRL__tr_stick_paefine RCTRL__stop_bits__WIDTH 1
#definkHz 14
#deefine R_SERIAL3_CTRL__rts___inactiven__enable 1
#define R_SERIAL3_CTR R_SERIAL2_TR_CTRL__tr_stick_paBAUD__r__BITNR 11
#define R_SERIAL2_CTRIAL3_BAUDefine R_SERIAL3_CTRL__rts___inactiv_enable__enable 1
#define R_SERIAL_CTRL__tr_par__even 0
#defB_CO2FIG__cs4__WIDTH 1
#define R_PORT_PBdCONFIG__cs4__port 0
#aud_PECAS8_sub3_descL__presc_edefine R_SERIAL0_CTR
#define R_SERIAL3_BAUDIG__cs3__BITNR 3
#define R
#define R_SERIAL3_BAUDfine R_SERIAL1_STATUS__data
#define R_SERIAL3_BAUDs3__port 0
#define R_PORT_PB_
#define R_SER2AL3_BAUD__rec_b R_SERIAL2_CTRL__autrec_baud__c115k2Hz 9
#dbaud__c19k2Hz 6
#define R_SERIAL3_BAUD__k2Hz 9
#d_c38k4Hz 7
#define R_SERIAL3_BAUD__rec_bak2Hz 9
#dHz 8
#define R_SERIAL3_BAUD__rec_baud__c1151AL3_BAUD__rec_bz 7
#define R_SERIAL3_BAUD__rec_ba_SERIAL3_baud__c19k2Hz 6
#define R_SERIAL3_BAUD___SERIAL3__c38k4Hz 7
#define R_SERIAL3_BAUD__rec_ba_SERIAL3_Hz 8
#define R_SERIAL3_BAUD__rec_baud__c1150AL3_BAUD__rec_b__dma_err__BITNR 7
#define R_SERIAL3_REC_CTbaud__c19k2Hz 6
#define R_SERIAL3_BAUD__L3_REC_CT_c38k4Hz 7
#define R_SERIAL3_BAUD__rec_baL3_REC_CTHz 8
#define R_SERIAL3_BAUD__rec_baud_9_eoTNR 30
#de R_PORT_PB_CONFIG__sEC_CTRL__rec_enabaud__c19k2Hz 6
#define R_SERIAL3_Brec_ena_c38k4Hz 7
#define R_SERIAL3_BAUD__rrec_ena__BITNR 6
#define R_SERIAL3_REC_CTRL__reL3_BAUD__rec_R_SERIAL2_CTRL__tr_bafine R_SERIAL3_RECc_enable__disable 0
#define R_SERIAL3_dma_err__ignore 1
#define R_SERIAL3_REC_CT3_REC_CTRHz 8
#define R_SERIAL3_BAUD__rec_baud__cc_enable__WITRL__rec_baud__BITNRR_SERIAL3_REC_CTbaud__c19k2Hz 6
#define R_SERIAL3_BAU_REC_CTRL__rec_enable__enable 1
#define R_SERIALHz 8
#define R_SERIAL3_BAUD__rec_baud__cAL3_REC_CTRL__ne R_SERIAL2_CTRL__rar__BITNR 3
#definbaud__c19k2Hz 6
#define R_SERIAL3_BAU_dma_err__ignore 1
#define R_SERIAL3_REC_CTRLREC_CTRL__sampling__BITNR 4
#define R_SERIAL37REC_CTRL__sam_CTRL__rec_baud__c19L3_REC_CTRL__recbaud__c19k2Hz 6
#define R_SERIAL3_BRL__rec_c38k4Hz 7
#define R_SERIAL3_BAUD__rRL__rec_par__stick 1
#define R_SERIAL3_REC_CTRLAL3_REC_CTRL__IAL0_CTRL__rec_baud_ERIAL3_REC_CTRL__rec_par__WIDTH 1
#define R_SERIAL3_REC_dma_err__ignore 1
#define R_SERIAL3_REC_CTIAL3_REC_Hz 8
#define R_SERIAL3_BAUD__rec_baud_6REC_CTRL__samaud__c9600Hz 5
#define R_SERIe R_SERbaud__c19k2Hz 6
#define R_SERIAL3_Be R_SER_c38k4Hz 7
#define R_SERIAL3_BAUD__re R_SER_REC_CTRL__rec_par_en__enable 1
#define AL3_REC_CTRL___SERIAL3_BAUD__rec_baud__c230nr__rec_7_SERIAL3_REC_CTRL__rec_bitnr__WIDTH 1_dma_err__ignore 1
#define R_SERIAL3_REC_CT_TR_CTRL_Hz 8
#define R_SERIAL3_BAUD__rec_baud_5REC_CTRL__samz 7
#define R_SERIAL3_BAUD__r_enablebaud__c19k2Hz 6
#define R_SERIAL3_B_enable_c38k4Hz 7
#define R_SERIAL3_BAUD__r_enable_WIDTH 1
#define R_SERIAL3_TR_CTRL__tr_eAL3_REC_CTRL__ble__enable 1
#define R_SERIAL3_TR_CTRble__WIDTH 1
#define R_SERIAL3_TR_CTR_dma_err__ignore 1
#define R_SERIAL3_REC_CTAL3_TR_CTHz 8
#define R_SERIAL3_BAUD__rec_baud_4REC_CTRL__saDTH 1
#define R_SERIAL3_REC_CRIAL3_Tbaud__c19k2Hz 6
#define R_SERIAL3_BRIAL3_T_c38k4Hz 7
#define R_SERIAL3_BAUD__rRIAL3_T_CTRL__auto_cts__active 1
#define R_SERIL3_BAUD__rec_rts___WIDTH 1
#define R_SERIAts 1
#defL3_TR_CTRL__stop_bits__WIDTH 1
#defin_dma_err__ignore 1
#define R_SERIAL3_REC_CTk_par__WIHz 8
#define R_SERIAL3_BAUD__rec_baud_3REC_CTRL__sapling__WIDTH 1
#define R_SERItr_sticbaud__c19k2Hz 6
#define R_SERIAL3_Btr_stic_c38k4Hz 7
#define R_SERIAL3_BAUD__rtr_stic__normal 0
#define R_SERIAL3_TR_CTRL__trL3_BAUD__rec_IAL3_REC_CTRL__rec_stick_par_AUD__rec_baud__c19k2Hz 6
#define R_SERIAL3_Brec_baud__c38k4Hz 7
#define R_SERIAL3_BAUD__rud__c57k6Hz 8
#define R_SERIAL3_BAUD__rec_baud_2REC_CTRL__saITNR 2
#define R_SERIAL3_REC_CTRL__tbaud__c19k2Hz 6
#define R_SERIAL3_BCTRL__t_c38k4Hz 7
#define R_SERIAL3_BAUD__rCTRL__tar_en__disable 0
#define R_SERIAL3_TR_CTL3_BAUD__rec_en__BITNR 1
#define R_SERIAL310
#define R_SERIAL3_BAUD__rec_baud__c460k8H#define R_SERIAL3_BAUD__rec_baud__c921k6Hz 12ine R_SERIAL3_BAUD__rec_baud__c1843k2Hz 13
#def1REC_CTRL__saaud__c9600Hz 5
#define R_SERITH 8

#baud__c19k2Hz 6
#define R_SERIAL3_BTH 8

#_c38k4Hz 7
#define R_SERIAL3_BAUD__rTH 8

#efine R_SERIAL3_TR_DATA__data_out__WIDTHL3_BAUD__rec_bt__WIDTH 1
#define R_SERIAL3_READ__xoRD 0xb0000078)
#define R_SERIAL3_READ_dma_err__ignore 1
#define R_SERIAL3_REC_CTR_SERIAL3_REC_CTRL__dma_err__BITNR 7
#define R_0REC_CTRL__samdefine R_SERIAL3_READ__cts___activebaud__c19k2Hz 6
#define R_SERIAL3_B_active_c38k4Hz 7
#define R_SERIAL3_BAUD__r_active_WIDTH 1
#define R_SERIAL3_READ__cts___aL3_BAUD__rec_ R_SERIAL3_READ__tr_ready__full 0
#def1
#define R_SERIAL3_READ__tr_ready__B_dma_err__ignore 1
#define R_SERIAL3_REC_CTec_enable__BITNR 6
#n__BITNR 1
#define R_ud__c38k4Hz 7
#define R_SERIAL0_D__rec_baud__c4800Hz 4
#_BAUD_e R_SERIAL3_BAUD__rec_baud__c9600Hz 5
#defineverrun__no 0
#define Rbaud__c19k2Hz 6
#define R_SEverrun__no 0
#define R_SERIAL0_BAUD__tr_baud__ne R_SERIAL3_READ__par_eTH 1
#define R_SERIAL0_Tne R_SERIAL3_REk2Hz 9
#define R_SERIAL3_BAUD__rec_baupar_err__yes 1
#defineD__par_err__BITNR 10
#define R_SERIAL3_RE_SERIAL3_rr__WIDTH 1
#define R_SERIAL3_READ__par_SERIAL3_0
#define R_SERIAL3_READ__par_err__yes _SERIAL3_BAUD__rec_baud__c6250kHz 14
# R_SERIAL3_READ__data_D__par_err__BITNR 10
#define R_SERIAL3_REAL3_READ_rr__WIDTH 1
#define R_SERIAL3_READ__parAL3_READ_0
#define R_SERIAL3_READ__par_err__yes L3_REC_CTRL__dma_err__WIDTH 1
#define BITNR 0
#define R_SERID__par_err__BITNR 10
#define R_SERIAL3_REfine R_SErr__WIDTH 1
#define R_SERIAL3_READ__parfine R_SE0
#define R_SERIAL3_READ__par_err_rec_enable__WIDTH 1
#define R_SERIALTH 1
#define R_D__par_err__BITNR 10
#define R_SERIArec_enarr__WIDTH 1
#define R_SERIAL3_READrec_ena3_STATUS__xoff_detect__WIDTH 1
#defiAL3_REC_CTRL__rts___WIDTH 1
#define ___WIDTH 1
#definne R_SERIAL3_STATUS__xoff_detect__xoffR_SERIAL3_STATUS__xoff_detect__BITNR 7
#dine R_SER0
#define R_SERIAL3_READ__par_err__yEC_CTRL__sampling__WIDTH 1
#defineDTH 1
#define RD__par_err__BITNR 10
#define R_SERIAL3 1
#define R_SERIAL3_STATUS__cts___BITNefine R0
#define R_SERIAL3_READ__par_err__y
#define R_SERIAL3_REC_CTRL__rec_sti1
#define R_SERIAD__par_err__BITNR 10
#define R_SERIAL3R_SERIAL3_STATUS__xoff_detect__BITNR 7
#defne R_SERIAL3_STATUS__tr_ready__WIDTH 1
#dRL__rec_par__BITNR 2
#define R_SERIAR_SERIAL3_STATUD__par_err__BITNR 10
#define R_SERIARL__recrr__WIDTH 1
#define R_SERIAL3_READRL__recS__overrun__yes 1
#define R_SERIAL3_CTRL__rec_par_en__BITNR 1
#define R_SERIAL3_STATUS__f__par_err__WIDTH 1
#define R_SERIAL3_SR_SERIAL3_STATUS__xoff_detect__BITNR 7
#dL3_STATUS0
#define R_SERIAL3_READ__par_err_e R_SERIAL3_REC_CTRL__rec_bitnr__BITine R_SERIAL3_SD__par_err__BITNR 10
#define R_SERIAe R_SERrr__WIDTH 1
#define R_SERIAL3_READe R_SERS__framing_err__yes 1
#define R_SERI__rec_7bit 1

#define R_SERIAL3_TR_Cyes 1

#define R__STATUS__data_avail__WIDTH 1
#define RR_SERIAL3_STATUS__xoff_detect__BITNR 7
#d_in__BITN0
#define R_SERIAL3_READ__par_err__enable__BITNR 6
#define R_SERIAL3_TOFF (IO_TYPECASD__par_err__BITNR 10
#define R_SERIA_enablerr__WIDTH 1
#define R_SERIAL3_READ_enableDTH 8

#define R_SERIAL3_XOFF (IO_TY_TR_CTRL__auto_cts__BITNR 5
#define _SERIAL3_XOFF__tx_tx_stop__BITNR 9
#define R_SERIAL3_XOR_SERIAL3_STATUS__xoff_detect__BITNR 7
#duto_xoff_0
#define R_SERIAL3_READ__par_err_RIAL3_TR_CTRL__stop_bits__BITNR 4
#L3_XOFF__auto_xD__par_err__BITNR 10
#define R_SERIARIAL3_Trr__WIDTH 1
#define R_SERIAL3_READRIAL3_T_disable 0
#define R_SERIAL3_XOFF__a 1
#define R_SERIAL3_TR_CTRL__tr_st0005c)
#define R_char__BITNR 0
#define R_SERIAL3_XOFF__R_SERIAL3_STATUS__xoff_detect__BITNR 7
#d#define R0
#define R_SERIAL3_READ__par_err_tr_stick_par__stick 1
#define R_SER_tr__prescale 1D__par_err__BITNR 10
#define R_SERIAtr_sticrr__WIDTH 1
#define R_SERIAL3_READtr_stice R_ALT_SER_BAUDRATE__ser3_tr__prescL__tr_par__odd 1
#define R_SERIAL3_SER_BAUDRATE__sern 2
#define R_ALT_SER_BAUDRATE__ser3_tR_SERIAL3_STATUS__xoff_detect__BITNR 7
#d_err__no 0
#define R_SERIAL3_READ__par_err_CTRL__tr_par_en__enable 1
#define Rdefine R_ALT_SED__par_err__BITNR 10
#define R_SERIACTRL__trr__WIDTH 1
#define R_SERIAL3_READCTRL__tRATE__ser3_rec__extern 2
#define R_AERIAL3_TR_CTRL__tr_bitnr__tr_7bit 1_tr__normal 0
#de_SER_BAUDRATE__ser2_tr__BITNR 20
#defiR_SERIAL3_STATUS__xoff_detect__BITNR 7
#dL3_READ__framing_err__yes 1
#define R_SERIATH 8

#define R_SERIAL3_READ (IO_TYATE__ser2_rec__D__par_err__BITNR 10
#define R_SERIATH 8

#rr__WIDTH 1
#define R_SERIAL3_READTH 8

# 3
#define R_ALT_SER_BAUDRATE__ser2_EAD__xoff_detect__no_xoff 0
#defineefine R_ALT_SER_Bec__WIDTH 2
#define R_ALT_SER_BAUDRATER_SERIAL3_STATUS__xoff_detect__BITNR 7
#d1
#define R_SERIAL3_READ__data_in__BITNR 0
_active 0
#define R_SERIAL3_READ__cDTH 2
#define RD__par_err__BITNR 10
#define R_SERIA_activerr__WIDTH 1
#define R_SERIAL3_READ_active_SER_BAUDRATE__ser1_tr__WIDTH 2
#def 0
#define R_SERIAL3_READ__tr_readyRATE__ser1_tr__tie R_ALT_SER_BAUDRATE__ser1_tr__prescalR_SERIAL3_STATUS__xoff_detect__BITNR 7
#d R_SERIAL3_STATAL0_STATUS__overrun2_c2400Hz 3
#define R_SERIAL3_BAUDRIAL0_STATUS__overrun2run__no 0
#define R_SERIAL3_READ__overrun_ER_BAUDRATE__ser1_rec__e#define R_SERIAL0_STATUS__AUDRATE__ser1_rec__eefine R_SERIAL2_STATUS__rxdAUDRATE__ser1_rec__e R_SERIAL3_CTRL__tr_baud__c57AUDRATE__sek2Hz 9
#define R_SERIAL3_BAUD__rDRATE__ser0_tr__normal 0imer 3
#define R_ALT_SER_BAUDRATE__se#define R_SERIAL3_BAUD__rec_baudDRATE__ser0_tr__normal 0H 2
#define R_ALT_SER_BAUDRATE__ser0_tr__SERIAL3_BAUD__rec_baud__c6250kHE__ser0_rec__BITNR 0
#deimer 3
#define R_ALT_SER_BAUDRATE__seAL3_READ__cts___BITNR 14
#define__ser0_rec__normal 0
#deH 2
#define R_ALT_SER_BAUDRATE__ser0_tr_L3_REC_CTRL__dma_err__WIDTH 1
#d__ser0_rec__extern 2
#deimer 3
#define R_ALT_SER_BAUDRATE__sefine R_SERIAL3_READ__rxd__WIDTH egisters
!*/

#define R_H 2
#define R_ALT_SER_BAUDRATE__serrec_enable__WIDTH 1
#define R__low__BITNR 0
#deimer 3
#define R_ALT_SER_BAUDRATL3_REC_CTRL__rec_enable__enabl (IO_TYPECAST_UDWefine R_NETWORK_SA_0__ma0_low__BITNR AL3_REC_CTRL__rts___WIDTH 1
#d R_NETWORK_SA_1__ma#define R_NETWORK_SA_1 (IO_TYPECAS_tr__BITNR 4
#define R_ALT_SER_BAUDRATE_3_REC_CTRL__sampling__BITNR 4
#defDRATE__ser0_EC_CTRL__sampling__WIDTH 1
#00088)
#define R_imer 3
#define R_ALT_SER_BAUDRATE_T_UDWORD 0xb0000084)
#define R_NETWORKfine R_SERIAL3_REC_CTRL__rec_stiDRATE__ser0_
#define R_SERIAL3_REC_CTRL__rWORK_GA_0__ga_low__imer 3
#define R_ALT_SER_BAUDRATE__tr__BITNR 4
#define R_ALT_SER_BAUDRATE__s080)
#define R_NETWORK_SA_0__ma0_low__BITNRL__rec_par__BITNR 2
#define Rine R_NETWORK_GA_imer 3
#define R_ALT_SER_BAUDRATEC_CTRL__rec_par__even 0
#defiT_UDWORD 0xb00000_1__ga_high__BITNR 0
#define R_NETWORCTRL__rec_par_en__BITNR 1
#defTWORK_REC_CONFIG__mREC_CONFIG (IO_TYPECAST_UDWORD 0xb_tr__BITNR 4
#define R_ALT_SER_BAUDRATE_R_SERIAL3_REC_CTRL__rec_par_en__enDRATE__sere R_SERIAL3_REC_CTRL__rec_bitnuplex__BITNR 9
#dimer 3
#define R_ALT_SER_BAUDRAT 1
#define R_SERIAL3_REC_CTRL_REC_CONFIG__duplee R_NETWORK_REC_CONFIG__duplex__BITNR__rec_7bit 1

#define R_SERIALNETWORK_REC_CONFIG_H 1
#define R_NETWORK_REC_CONFIG___tr__BITNR 4
#define R_ALT_SER_BAUDRATE_TRL__txd__WIDTH 1
#define R_SERIALDRATE__ser_enable__BITNR 6
#define R_SERc__discard 0
#defimer 3
#define R_ALT_SER_BAUDRATTRL__tr_enable__disable 0
#defREC_CONFIG__oversETWORK_REC_CONFIG__bad_crc__discard 0_TR_CTRL__auto_cts__BITNR 5
#define R_NETWORK_RECR 7
#define R_NETWORK_REC_CONFIG___tr__BITNR 4
#define R_ALT_SER_BAUDRATE_ERIAL3_TR_CTRL__auto_cts__active 1DRATE__serRIAL3_TR_CTRL__stop_bits__BITONFIG__undersize_imer 3
#define R_ALT_SER_BAUDRATine R_SERIAL3_TR_CTRL__stop_bi
#define R_NETWOR1
#define R_NETWORK_REC_CONFIG__under 1
#define R_SERIAL3_TR_CTRL_l_roots__WIDTH 1
#d__undersize__discard 0
#define R_N_tr__BITNR 4
#define R_ALT_SER_BAUDRATE_stick_par__normal 0
#define R_SERIDRATE__sertr_stick_par__stick 1
#define 4
#define R_NETWimer 3
#define R_ALT_SER_BAUDRATR_CTRL__tr_par__WIDTH 1
#definONFIG__tr_broadcaNFIG__tr_broadcast__BITNR 4
#define RL__tr_par__odd 1
#define R_SE 0
#define R_NETWORdefine R_NETWORK_REC_CONFIG__tr_br_tr__BITNR 4
#define R_ALT_SER_BAUDRATE__tr__WIDTH 2
#define R_ALT_SER_BAUDRATE__serCTRL__tr_par_en__enable 1
#deK_REC_CONFIG__broimer 3
#define R_ALT_SER_BAUDRATIAL3_TR_CTRL__tr_bitnr__WIDTH ITNR 2
#define R_eceive 1
#define R_NETWORK_REC_CONFIGERIAL3_TR_CTRL__tr_bitnr__tr_FIG__individual__re_CONFIG__individual__BITNR 2
#defi_tr__BITNR 4
#define R_ALT_SER_BAUDRATE__timer 3
#define R_ALT_SER_BAUDRATE__ser0_reTH 8

#define R_SERIAL3_READ fine R_NETWORK_REimer 3
#define R_ALT_SER_BAUDRATAD__xoff_detect__BITNR 15
#defsable 0
#define R_CONFIG__ma1__WIDTH 1
#define R_NETWOEAD__xoff_detect__no_xoff 0
#a0__WIDTH 1
#defineRK_REC_CONFIG__ma1__disable 0
#def_tr__BITNR 4
#define R_ALT_SER_BAUDRATE_scale 1
#define R_ALT_SER_BAUDRATE__ser0_rec_active 0
#define R_SERIAL3_Rne R_NETWORK_GEN_imer 3
#define R_ALT_SER_BAUDRAT_BITNR 13
#define R_SERIAL3_REack__WIDTH 1
#def_UDWORD 0xb0000098)
#define R_NETWORK 0
#define R_SERIAL3_READ__trNFIG__loopback__offWORK_GEN_CONFIG__loopback__WIDTH 1_tr__BITNR 4
#define R_ALT_SER_BAUDRATE_ERIAL3_READ__overrun__BITNR 11
#define R_115k2Hz 9
#define R_SERIAL1_BAUD 1
#define R_ALT_SETWORK_GErun__no 0
#define R_SERIAL3_READ__overrun__yes 1__vg__BITNR 3
#define baud__c19k2Hz 6
#define R_SE__vg__BITNR 3
#define al 0
#define R_SERIAL1_Tine R_NETWORK_GEN_CONFIG0
#define R_SERIAL3_READ____vg__BITNR 3k2Hz 9
#define R_SERIAL3_BAUD__rec_bauEN_CONFIG__phy__WIDTH _GEN_CONFIG__vg__on 1
#define R_NETWORK_GWORK_REC___vg__off 0
#define R_NETWORK_GEN_CONFIL3_READ__framing_err__yes 1
#define__vg__BITNR 3_SERIAL3_BAUD__rec_baud__c6250kHz 14
# 3
#define R_NETWORK_G_GEN_CONFIG__vg__on 1
#define R_NETWORK_Gisable 0
__vg__off 0
#define R_NETWORK_GEN_CONFI1
#define R_SERIAL3_READ__data_in____vg__BITNR 3L3_REC_CTRL__dma_err__WIDTH 1
#define ORK_TR_CTRL (IO_TYPECA_GEN_CONFIG__vg__on 1
#define R_NETWORK_GFIG__fram__vg__off 0
#define R_NETWORK_GEN_CONFI R_SERIAL3_STATUS__xoff_detect__WID__vg__BIrec_enable__WIDTH 1
#define R_SERIAL_TR_CTRL__clr_e_GEN_CONFIG__vg__on 1
#define R_NETWrec_ena__vg__off 0
#define R_NETWORK_GEN_R 6
#define R_SERIAL3_STATUS__cts_TR_CTRL__AL3_REC_CTRL__rts___WIDTH 1
#define _TR_CTRL__delay____BITNR 5
#define R_NETWORK_TR_CTRL__d_clr_error__WIDTH 1
#define R_NETWORK_TR_fine R_SERIAL3_STATUS__tr_ready__WI__vg__BITNEC_CTRL__sampling__WIDTH 1
#definecancel__dont 0
_GEN_CONFIG__vg__on 1
#define R_NETWORelay__WIDTH 1
#define R_NETWORK_TR_CTRLine R_SERIAL3_STATUS__rxd__WIDTH __vg__BITN
#define R_SERIAL3_REC_CTRL__rec_stile 1
#define R_NE_GEN_CONFIG__vg__on 1
#define R_NETWOR_clr_error__WIDTH 1
#define R_NETWORK_TR_CT_phy__BITNR 1
#define R_NETWORK_GEN_CONFIRL__rec_par__BITNR 2
#define R_SERIAe R_NETWORK_TR__GEN_CONFIG__vg__on 1
#define R_NETWRL__rec__vg__off 0
#define R_NETWORK_GEN_STATUS__par_err__yes 1
#define R_ R_NETWORKCTRL__rec_par_en__BITNR 1
#define R_R_NETWORK_TR_CTRLTRL__retry__disable 1
#define R_NETWOR_clr_error__WIDTH 1
#define R_NETWORK_TR_AL3_STATUS__framing_err__yes 1
#def__vg__BIe R_SERIAL3_REC_CTRL__rec_bitnr__BITTRL__crc__enabl_GEN_CONFIG__vg__on 1
#define R_NETWe R_SER__vg__off 0
#define R_NETWORK_GEN_ne R_SERIAL3_STATUS__data_avail__ R_NETWORK__rec_7bit 1

#define R_SERIAL3_TR_Cefine R_NETWORK_M1

#define R_NETWORK_MGM_CTRL (IO_TYPE_clr_error__WIDTH 1
#define R_NETWORK_TR_ta_in__WIDTH 8

#define R_SERIAL3_X__vg__BI_enable__BITNR 6
#define R_SERIAL3_T
#define R_NETW_GEN_CONFIG__vg__on 1
#define R_NETW_enable__vg__off 0
#define R_NETWORK_GEN_XOFF__tx_stop__enable 0
#define Rdefine R_N_TR_CTRL__auto_cts__BITNR 5
#define 
#define R_NETWORK_MGM_CTRL__mdoe__BITNR 1
#define R_NE_clr_error__WIDTH 1
#define R_NETWORK_TR_uto_xoff__disable 0
#define R_SERIA__vg__BIRIAL3_TR_CTRL__stop_bits__BITNR 4
#xb00000a0)
#def_GEN_CONFIG__vg__on 1
#define R_NETWRIAL3_T__vg__off 0
#define R_NETWORK_GEN_AUDRATE (IO_TYPECAST_UDWORD 0xb00TNR 3
#def 1
#define R_SERIAL3_TR_CTRL__tr_st 1
#define R_NETWne R_NETWORK_STAT__rxd_pins__WIDTH 4
#_clr_error__WIDTH 1
#define R_NETWORK_TR_ 0
#define R_ALT_SER_BAUDRATE__ser3__vg__BItr_stick_par__stick 1
#define R_SERNETWORK_STAT__e_GEN_CONFIG__vg__on 1
#define R_NETWtr_stic__vg__off 0
#define R_NETWORK_GEN_ser3_rec__BITNR 24
#define R_ALT_K_STAT__exL__tr_par__odd 1
#define R_SERIAL3_TAT__mdio__BITNR _col__WIDTH 1
#define R_NETWORK_STAT___clr_error__WIDTH 1
#define R_NETWORK_TR_G__phy__BITNR 1
#define R_NETWORK_GEN_CONFICTRL__tr_par_en__enable 1
#define ROUNTERS__conges_GEN_CONFIG__vg__on 1
#define R_NETWCTRL__t__vg__off 0
#define R_NETWORK_GEN_
#define R_ALT_SER_BAUDRATE__ser2_COUNTERS_ERIAL3_TR_CTRL__tr_bitnr__tr_7bit 1ne R_REC_COUNTERSize__BITNR 16
#define R_REC_COUNTERS___clr_error__WIDTH 1
#define R_NETWORK_TR_ R_NETWORK_GEN_CONFIG__phy__mii_req 3
#defiTH 8

#define R_SERIAL3_READ (IO_TY0xb00000a8)
#de_GEN_CONFIG__vg__on 1
#define R_NETWTH 8

#__vg__off 0
#define R_NETWORK_GEN_BAUDRATE__ser2_rec__prescale 1
#d_BITNR 16
EAD__xoff_detect__no_xoff 0
#define__WIDTH 8
#defineine R_TR_COUNTERS__deferred__WIDTH 8
#_clr_error__WIDTH 1
#define R_NETWORK_TR_NFIG__enable__off 0

#define R_NETWORK_TR_C_active 0
#define R_SERIAL3_READ__c__WIDTH 8

#def_GEN_CONFIG__vg__on 1
#define R_NETW_active__vg__off 0
#define R_NETWORK_GEN___extern 2
#define R_ALT_SER_BAUDPHY_COUNTE 0
#define R_SERIAL3_READ__tr_readyfine R_PHY_COUNTExb00000ac)
#define R_PHY_COUNTERS__sqe_clr_error__WIDTH 1
#define R_NETWORK_TR___ser1_rec__normal 0
#defiVECT_CONFud__c2400Hz 3
#define R_SERIAL3_BAUDR_DRAM_CONFIGAST_UDWORD 0__usprojects/CK_PRESCALE___BITNR 24
#define R.
!* Editing withi_BITNR 24
#define Rwas automatically g_BITNR 24
#define Rreg_macro_gen
!* from_BITNR 24
#defncel_R 0
#define R_SERIALCTRL_DATA__oe__BITNRfine R_PAR0_CTRL_DATA__peri_int__BITNR1
#define R_PAR0_CTRL_DATA__peri__BITNRnop 0
#define R_PAR0_CTRL_DATA__oe__BI8_tr_baud__WIDTH 4
#deTRL_DATA__seli__BITN 1
#define R_PAR0_CTRL_DATA__oe__en8ble 1
#define R_PAR0_CTRL_DATA__oe__di8able 0
#define R_PAR0_CTRL_DATA__seli__BRIAL1_STAbaud__c9600HzR_PAR0_CTRL_DATA__au 1
#define R_PAR0_CTRL_DATA__oe__en7__active 1
#define R_VECT_MASK_RD__dma7__in
!* Thi0 file was automatically gene6__BITNR 22sic/bin/reg_macro_gen
!* from tWIDTHis file was automatically gene6/*
!* This file was automatically gene6ated by /n/asic/bin/reg_macro_gen
!* fro5 the files file was automatically gene5c/work/etrax_ng_regs.rd'.
!* Editing 5/*
!* This file was automatically gene5ated by /n/asic/bin/reg_macro_gen
!* fro4 the fileTYPECAST_UDWORD 0xb0000000)
#defwork/etrax_ng_regs.rd'.
!* Editing 4/*
!* This file was automatically gene4ated by /n/asic/bin/reg_macro_gen
!* fro3 the fil19ne R_WAITSTATES__pcs4_7_ew__WIDwork/etrax_ng_regs.rd'.
!* Editing 3/*
!* This file was automatically gene3ated by /n/asic/bin/reg_macro_gen
!* fro2IDTH 2
#d8 22
#define R_WAITSTATES__pcs0_work/etrax_ng_regs.rd'.
!* Editing 2/*
!* This file was automatically gene2ated by /n/asic/bin/reg_macro_gen
!* fro1IDTH 2
#d7lw__BITNR 16
#define R_WAITSTATwork/etrax_ng_regs.rd'.
!* Editing 1/*
!* This file was automatically gene1ated by /n/asic/bin/reg_macro_gen
!* fro0IDTH 2
#d6am_ew__BITNR 12
#define R_WAITSwork/etrax_ng_regs.rd'.
!* Editing 0/*
!* This file was automatically gene0ated by /n/asic/bin/reg_macro_gen
!* extAITSTATES__pcs3ash_zw__BITNR 6
#define R_WAITSTATEwork/etrax_ng_regs.rd'.
!* Editi_WAITSTATE
!* This file was automatically g_WAITSTATESTATES__flash_zw__BITNR 6
#define R_WAITSTITSTATES__ `/n/asic/projects/etrax_nflash_lw__flash_ew__BITNR 4
#define R_WAITSTATES_AITSTATES__sram_lw__WIDTH 4
#define _CONFIG__sed by /n/asic/bin/reg_macro_gen
!* paIDTH 2
#ds file was automatically gG__swork/etrax_ng_regs.rd'.
!* EditiG__s
!* This file was automatically gG__sed by /n/asic/bin/reg_macro_gen
!* irq_intnrIDTH 2
#dma_burst__WIDTH 1
#define R_BUS_CONFIwork/etrax_ng_regs.rd'.
!* EditiR_BUS_CONFI
!* This file was automatically gR_BUS_CONFIed by /n/asic/bin/reg_macro_gen
!* sw the filefine R_WAITSTATES__pcs4_7FIG_work/etrax_ng_regs.rd'.
!* EditiFIG_
!* This file was automatically gFIG_cs4_7_wr__WIDTH 1
#define R_BUS_CONFerial the filIDTH 2
#define R_WAITSTATEine R_BUIG__pcs4_7_wr__norm 0
#define R_Bne R_BUCONFIG__pcs0_3_wr__BITNR 6
#definene R_BUcs4_7_wr__WIDTH 1
#define R_BUS_CONFnmp the fil0_3_lw__WIDTH 4
#define R_US_CONIG__pcs4_7_wr__norm 0
#define R_BS_CONCONFIG__pcs0_3_wr__BITNR 6
#defineS_CONed by /n/asic/bin/reg_macro_gen
!* network the filsram_ew__WIDTH 2
#define RS_CONFIG_work/etrax_ng_regs.rd'.
!* EditiS_CONFIG_
!* This file was automatically gS_CONFIG_cs4_7_wr__WIDTH 1
#define R_BUS_CONFcsiTATES__pc5H 1
#define R_BUS_CONFIG__pcs4_7IG__pcs4_7_wr__norm 0
#define R_Bpcs4_7CONFIG__pcs0_3_wr__BITNR 6
#definepcs4_7m_type__WIDTH 1
#define R_BUS_CONFIG_r4_7_bw__bw32 1
#define R_BUS_CONFIGG__pcs_sram_type__bwe 0
#define R_BUS_CO_pcsIG__dma_burst__BITNR 8
#define R_BU_pcs7_bw__WIDTH 1
#define R_BUS_CONFIG__pcsITSTATES_4WIDTH 1
#define R_BUS_CONFIG__sr7_bw__bw16 0
#define R_BUS_CONFIG__pAITSTATES__sram_lw__WIDTH 4
#define G__flas0_3_bw__WIDTH 1
#define R_BUS_CONFIG___sram_bw__bw32 1
#define R_BUS_CONF_flashcs0_3_bw__bw16 0
#define R_BUS_CONFAITSTATES__sram_lw__WIDTH 4
#define US (IOed by /n/asic/bin/reg_macro_gen
!* at__sram_ty_bw32 1
#define R_BUS_CONF
#defwork/etrax_ng_regs.rd'.
!* Editi
#def
!* This file was automatically g
#defed by /n/asic/bin/reg_macro_gen
!* mioefine R_BUS_STATUS__pll_lock_tm__WTUS__work/etrax_ng_regs.rd'.
!* EditiTUS__
!* This file was automatically gTUS__ed by /n/asic/bin/reg_macro_gen
!* time_pcs0_3_bwh_zw__WIDTH 2
#define R_WAefine R_work/etrax_ng_regs.rd'.
!* Editiefine R_
!* This file was automatically gefine R_R_BUS_STATUS__both_faults__yes 1
#defineITSTATES_ `/n/asic/projects/etrax_nTATUS__b_STATUS__bsen___WIDTH 1
#define R_BUSAITSTATES__sram_lw__WIDTH 4
#define oot__uncFIG__flash_wr__WIDTH 1
#define R_BUSmiIDTH 2
#de R_BUS_STATUS__boot__network ash_wr__norm 0
#define R_BUS_CONFork _7_bw__BITNR 3
#define R_BUS_CONFIork cs4_7_wr__WIDTH 1
#define R_BUS_CONFome the filine R_BUS_STATUS__flashw__bw32 1IG__pcs4_7_wr__norm 0
#define R_Bw32 1h_bw__BITNR 0
#define R_BUS_CONFIGw32 1ed by /n/as file was automaticalCLR (IO_TYPECAST_UDWORD 0xb0ine d8)NR 31
#define R_DRAM_TIM__usbR_BUS_STAine R_BUS_STATUS__bootble 1
#defwork/etrax_ng_regs.rd'.
!* Eble 1
#defclrR_DRAM_TIMING__ref__BITNR 14
#defnopine R_BUS_STATUS__flashble 1dma9 the filew32 1
#define R_BUS_CO2us 0
#defifine R_DRAM_TIMING__ref__BITNR 14
#defiine R_DRAM_TIMING__ref__WIDTH 2
#defiine R_DRAM_TIMING__ref__e52us 0
#d8 the file_bw32 1
#define R_BUS_
#define R__DRAM_TIMING__ref__e8700ns 2
#define8R_DRAM_TIMING__ref__disable 3
#defin8 R_DRAM_TIMING__rp__BITNR 12
#define7 the fileh_zw__WIDTH 2
#define RAM_TIMING__DRAM_TIMING__ref__e8700ns 2
#define7R_DRAM_TIMING__ref__disable 3
#defin7 R_DRAM_TIMING__rp__BITNR 12
#definem the file `/n/asic/projects/etrt 1
#define_DRAM_TIMING__ref__e8700ns 2
#define6R_DRAM_TIMING__ref__disable 3
#defin6 R_DRAM_TIMING__rp__BITNR 12
#definets/etrax_ng/doc/work/etrax_ng_reIMING__cz___DRAM_TIMING__ref__e8700ns 2
#define5R_DRAM_TIMING__ref__disable 3
#defin5 R_DRAM_TIMING__rp__BITNR 12
#definedefine R_WAITSTATES__pcs4_7_zw__TNR 0
#defi_DRAM_TIMING__ref__e8700ns 2
#define4R_DRAM_TIMING__ref__disable 3
#defin4 R_DRAM_TIMING__rp__BITNR 12
#defineWIDTH 2
#define R_WAITSTATES__pcTIMING__sdr_DRAM_TIMING__ref__e8700ns 2
#define3R_DRAM_TIMING__ref__disable 3
#defin3 R_DRAM_TIMING__rp__BITNR 12
#defines0_3_zw__WIDTH 2
#define R_WAITSe R_SDRAM_T_DRAM_TIMING__ref__e8700ns 2
#define2R_DRAM_TIMING__ref__disable 3
#defin2 R_DRAM_TIMING__rp__BITNR 12
#defineTATES__pcs0_3_lw__WIDTH 4
#definine R_SDRAM_DRAM_TIMING__ref__e8700ns 2
#define1R_DRAM_TIMING__ref__disable 3
#defin1 R_DRAM_TIMING__rp__BITNR 12
#defineITSTATES__sram_ew__WIDTH 2
#defiine R_SDRAM_DRAM_TIMING__ref__e8700ns 2
#define0R_DRAM_TIMING__ref__disable 3
#defin0 R_DRAM_TIMING__rp__BITNR 12
#def_WAITSTATES__flash_zw__WIDTH 2
#define SDRAM_TIMING__cfine R_DRAM_TIMING__ref__BITNR 14_WAITSTATEine R_DRAM_TIMING__ref__WIDTH 2_WAITSTATElk100__BITNR 12
#define R_SDRAM_TIMINGw__WIDTH 4

#define R_BUS_CONFIG_WIDTH 1
#defin0__on 1
#define R_SDRAM_TIMING__clk100__NG__ddr__off 0
#define R_SDRAM_TIMTIMING__cmine R_DRAM_TIMING__ref__e52us 0G__sram_type__cwe 1
#define R_BUSING__cmd_fine R_DRAM_TIMING__ref__BITNR 14G__sine R_DRAM_TIMING__ref__WIDTH 2G__sine R_DRAM_TIMING__ref__e52us 0R_BUS_CONFIG__dma_burst__burst16 1
#defipde__BITNR 8
#define R_DRAM_TIMING__ref__BITNR 14R_BUS_CONFIine R_DRAM_TIMING__ref__WIDTH 2R_BUS_CONFIine R_DRAM_TIMING__ref__e52us 0FIG__pcs4_7_wr__ext 1
#define R__TIMING__fine R_DRAM_TIMING__ref__BITNR 14FIG_ine R_DRAM_TIMING__ref__WIDTH 2FIG_p__BITNR 4
#define R_SDRAM_TIMINne R_BUS_CONFIG__pcs0_3_wr__ext 1
#AM_TIMING__clcd__BITNR 2
#define R_SDRAM_TIMINGne R_BUcd__WIDTH 2
#define R_SDRAM_TIMIne R_BUp__BITNR 4
#define R_SDRAM_TIMINS_CONFIG__sram_wr__ext 1
#define  R_DRAM_CONcd__BITNR 2
#define R_SDRAM_TIMINGS_CONcd__WIDTH 2
#define R_SDRAM_TIMIS_CONine R_DRAM_TIMING__ref__e52us 0S_CONFIG__flash_wr__ext 1
#define R_BM_CONFIG__wmm0fine R_DRAM_TIMING__ref__BITNR 14S_CONFIG_ine R_DRAM_TIMING__ref__WIDTH 2S_CONFIG_p__BITNR 4
#define R_SDRAM_TIMINpcs4_7_bw__bw32 1
#define R_BUS_CO 24
#define cd__BITNR 2
#define R_SDRAM_TIMINGpcs4_7cd__WIDTH 2
#define R_SDRAM_TIMIpcs4_7IDTH 2
#define R_SDRAM_TIMING__cm_pcs0_3_bw__bw32 1
#define R_BUS_CONFIG__w_f 2
#define R_SDRAM_TIMING__cmd__mr_pcs1
#define R_SDRAM_TIMING__cmd__no_pcs R_DRAM_CONFIG__sh0__BITNR 24
#defi_sram_bw__bw32 1
#define R_BUS_1
#define R_AM_CONFIG__w__BITNR 23
#define R_DRAMNG__ddr__off 0
#define R_SDRAM_TIM_CONFIG__w__bw16 0
#define R_DRAM_CONFIG_ R_DRAM_CONFIG__e__BITNR 21
#define __flash_bw__bw16 0

#define R_BUS_ONFIG__groudefine R_DRAM_CONFIG__c__byte 0
#de__edo 1
#define R_DRAM_CONFIG__gr
#define R_BUS_STATUS__pll_lock_tne R_DRAM_p_sel__WIDTH 5
#define R_DRAM_CON
#define R_DRAM_TIMING__ref__WIDTH 2
#define R_DRAM_TIMING__ref__e52us 0TUS__both_faults__BITNR 4
#defineup_sel__bip_sel__WIDTH 5
#define R_DRAM_CONTUS__ine R_DRAM_TIMING__ref__WIDTH 2TUS__ine R_DRAM_TIMING__ref__e52us 0efine R_BUS_STATUS__bsen___BITNR 3
#efine R_DRAM_p_sel__WIDTH 5
#define R_DRAM_CONefine R_ine R_DRAM_TIMING__ref__WIDTH 2efine R_IG__group_sel__bit15 15
#define R_DR__boot__BITNR 1
#define R_BUS_S_bit19 19
#deM_CONFIG__group_sel__bit17 17
#define __group_sel__grp0 0
#define R_DRAMbit21 21mm0__WIDTH 1
#define R_DRAM_CONFork 2
#define R_BUS_STATUS__boot__group_se0
#define R_DRAM_CONFIG__sh1__BITNork fine R_DRAM_CONFIG__sh1__WIDTH 3ork p__BITNR 4
#define R_SDRAM_TIMINw32 1
#define R_BUS_STATUS__flash26
#define cd__BITNR 2
#define R_SDRAM_TIMINGw32 1__e__fast 0
#define R_DRAM_CONFIw32 1ine R_ file was automaREADING__sdram__WIROIDTH 1
#define R_cRAM_TIMING__sdramONFI 1
#define R_DRAM_TIMING__sdram3
#define Rwork/etrax_ng_regs.rd'.3
#define R
!* This file was automa3
#define Red by /n/asic/bin/reg_macr3
#def
#define R_DRAM_TIMING__ref__eM_CONFIG__baefine R_DRAM_CONFIG__bank23se
#defiDTH 5
#define R_DRAM_CONFIG__b
#defisel__bank0 0
#define R_DRAM_CONFIG_ R_DRAM_TIMING__rp__WIDTH 2__bit11 11
#IG__bank23sel__bit9 9
#define R_8RAM_CONFIG__bank23sel__bit10 10
#de8ine R_DRAM_CONFIG__bank23sel__bit11 1NG__rh__WIDTH 2
#define R_Dne R_DRAM_COIG__bank23sel__bit9 9
#define R_7RAM_CONFIG__bank23sel__bit10 10
#derated by /n/asic/bin/reg_macr10 10
#dem the file `/n/asic/project__bank23sel_IG__bank23sel__bit9 9
#define R_within this file is thus noe R_DRAM_CON7 17
#define R_DRAM_CONFIG__bank23sts/etrax_ng/doc/work/etrax_21 21
#definIG__bank23sel__bit9 9
#define R_figuration registers
!*/

#_bank23sel__7 17
#define R_DRAM_CONFIG__bank23sdefine R_WAITSTATES__pcs4_7DRAM_CONFIG_IG__bank23sel__bit9 9
#define R_TH 2
#define R_WAITSTATES__6 26
#define7 17
#define R_DRAM_CONFIG__bank23sWIDTH 2
#define R_WAITSTATEk23sel__bit2IG__bank23sel__bit9 9
#define R_7_lw__WIDTH 4
#define R_WAIRAM_CONFIG__7 17
#define R_DRAM_CONFIG__bank23ss0_3_zw__WIDTH 2
#define R_M_CONFIG__baIG__bank23sel__bit9 9
#define R_ES__pcs0_3_ew__WIDTH 2
#def#define R_DR7 17
#define R_DRAM_CONFIG__bank23sTATES__pcs0_3_lw__WIDTH 4
#__bank1 1
#dIG__bank23sel__bit9 9
#define R__STATUS__bsen___enable 0
#dG__bank01sel7 17
#define R_DRAM_CONFIG__bank23sITSTATES__sram_ew__WIDTH 2
R_DRAM_CONFIIG__bank23sel__bit9 9
#define R_AITSTATES__sram_lw__WIDTH 4t13 13
#defi7 17
#define R_DRAM_CONFIG__bank_WAITSTATES__flash_zw__WIDTH 2
#deank01sel__bit15 efine R_DRAM_CONFIG__bank23seSTATES__flash_ew__WIDTH 2
#define NFIG__bank01sel_4
#define R_DRAM_CONFIG__bank01sel__bitw__WIDTH 4

#define R_BUS_CM_CONFIG__bank0116 16
#define R_DRAM_CONFIG__bank01sefine R_DRAM_CONFIG__bank01sel__bONFIG__sram_type__WIDTH 1
#define R_3
#defG__sram_type__cwe 1
#define efine R_DRefine R_DRAM_CONFIG__bank23seCONFIG__dma_burst__BITNR 8
#k01sel__biIG__bank01sel__bit22 22
#define R_BUS_CONFIG__dma_burst__burst16 1
DRAM_CONFIG__bankefine R_DRAM_CONFIG__bank23se_BUS_CONFIG__pcs4_7_wr__BITNR 7
#dene R_DRAM_CONFIG_IG__bank01sel__bit22 22
#define FIG__pcs4_7_wr__ext 1
#defiefine R_SDefine R_DRAM_CONFIG__bank23seBUS_CONFIG__pcs0_3_wr__BITNRAM_CONFIG_G__bank01sel__bit29 29

#define Rne R_BUS_CONFIG__pcs0_3_wr__exe R_SDRAM_CONFb000000c)
#define R_SDRAM_CONFe R_BUS_CONFIG__sram_wr__BITNR  R_SDRAM_CONFIG__bank01sel__bit29 29

#define RS_CONFIG__sram_wr__ext 1
#deR_SDRAM_CONFb000000c)
#define R_SDRAM_CONF_CONFIG__flash_wr__BITNR 4
#dne R_SDRAM_CIG__bank01sel__bit22 22
#define S_CONFIG__flash_wr__ext 1
#definine R_SDRAM_CONefine R_DRAM_CONFIG__bank23seFIG__pcs4_7_bw__BITNR 3
#define Rne R_SDRAM_CONFG__bank01sel__bit29 29

#define Rpcs4_7_bw__bw32 1
#define R_BM_CONFIG__w__b000000c)
#define R_SDRAM_CONF__pcs0_3_bw__BITNR 2
#define RNFIG__type1__IG__bank01sel__bit22 22
#define R__pcs0_3_bw__bw32 1
#define _CONFIG__typfine R_DRAM_CONFIG__bank01sel__S_STATUS__bsen___enable 0
#d R_SDRAM_CON_w__WIDTH 1
#define R_SDRAM_CONFIG___sram_bw__bw32 1
#define Refine R_SDRAM32 1
#define R_SDRAM_CONFIG__typeefine R_DRAM_CONFIG__bank01sel__bG__flash_bw__WIDTH 1
#define R_BU R_SDRAM_RAM_CONFIG__type0__bank2 0
#defi__flash_bw__bw16 0

#define RIG__group_seFIG__type0__BITNR 21
#define R_SD4 14
#define R_DRAM_CONFIG__bank01s
#define R_BUS_STATUS__pll_lfine R_SDRAl__grp0 0
#define R_SDRAM_CON_tm__expired 0
#define R_BUS_up_sel__bitefine R_SDRAM_CONFIG__group_sel_TUS__both_faults__BITNR 4
#dDRAM_CONFIGl__grp0 0
#define R_SDRAM_CONne R_BUS_STATUS__both_faults_bit14 14
#define R_SDRAM_CONFIG__group_sel_efine R_BUS_STATUS__bsen___BITNFIG__group_sell__grp0 0
#define R_SDRAM_CONR_BUS_STATUS__bsen___enable 0
#dne R_SDRAM_CONt15 15
#define R_SDRAM_CONFIG__group___boot__BITNR 1
#define R_9 19
#define Roup_sel__bit17 17
#define R_SDRAM___group_sel__grp1 1
#define R_SDRt__serial 1
#define R_BUS_STATUS__ne R_SDork 2
#define R_BUS_STATUS__CONFIG__grFIG__sh0__WIDTH 3
#define R_SD_BITNR 0
#define R_BUS_STATU4 24
#definG__bank01sel__bit29 29

#define Rw32 1
#define R_BUS_STATUS___group_sel__b000000c)
#define R_SDRAM_CONFST_UDWORD 0xb0000008)
#definene R_SDRAM_C_sdram__BITNR 31
#define R_DRAM_SETING__sdram__WIDTH 1
#define R_ONFIG__ca1__WIDTH it29 29
 1
#define R_DRAM_TIMING__sdram__dis_CONFIG__cwork/etrax_ng_regs.rd'.
!* E_CONFIG__cset1__BITNR 8
#define R_SDRAM_CONFIGine R_DRAM_TIMING__ref__e5_CONF
#define R_DRAM_TIMING__ref__e13us 
#define R_k_sel1__BITNR 8
#define R_SDRAM_C
#defi__bank_sel1__WIDTH 5
#define R_fine R_DRAM_TIMING__rp__BITNR 12k_sel1__ R_DRAM_TIMING__rp__WIDTH 2
#defIG__bank_see R_SDRAM_CONFIG__bank_sel1__bit11 18
#define R_SDRAM_CONFIG__bank_sel1__MING__rh__BITNR 8
#define R_Dk_sel1__NG__rh__WIDTH 2
#define R_DRAM_T16
#define e R_SDRAM_CONFIG__bank_sel1__bit11 17
#define R_SDRAM_CONFIG__bank_sel1__
#define R_DRAM_TIMING__w__exk_sel1__m the file `/n/asic/projects/etrNFIG__bank_e R_SDRAM_CONFIG__bank_sel1__bit11 16
#define R_SDRAM_CONFIG__bank_sel1__NG__c__ext 1
#define R_DRAM_Tk_sel1__ts/etrax_ng/doc/work/etrax_ng_re3 23
#define R_SDRAM_CONFIG__bank_sel1__bit11 15
#define R_SDRAM_CONFIG__bank_sel1__#define R_DRAM_TIMING__cw__BIk_sel1__define R_WAITSTATES__pcs4_7_zw__CONFIG__bane R_SDRAM_CONFIG__bank_sel1__bit11 14
#define R_SDRAM_CONFIG__bank_sel1__am__BITNR 31
#define R_SDRAM_k_sel1__WIDTH 2
#define R_WAITSTATES__pc#define R_Se R_SDRAM_CONFIG__bank_sel1__bit11 13
#define R_SDRAM_CONFIG__bank_sel1__NG__mrs_data__BITNR 16
#defink_sel1__s0_3_zw__WIDTH 2
#define R_WAITSel0__bit9 9e R_SDRAM_CONFIG__bank_sel1__bit11 12
#define R_SDRAM_CONFIG__bank_sel1__RAM_TIMING__ref__e52us 0
#defk_sel1__TATES__pcs0_3_lw__WIDTH 4
#defin_SDRAM_CONFe R_SDRAM_CONFIG__bank_sel1__bit11 11
#define R_SDRAM_CONFIG__bank_sel1__ine R_DRAM_CONFIG__group_sel_k_sel1__ITSTATES__sram_ew__WIDTH 2
#defiel0__bit16 e R_SDRAM_CONFIG__bank_sel1__bit11 10
#define R_SDRAM_CONFIG__bank_sel1__it22 22
#define R_DRAM_CONFIG_CONF_WAITSTATES__flash_zw__WIDTH 2
#define  R_SDRAM_CONFIGk_sel1__BITNR 8
#define R_SDRAM_C_WAITSTATE__bank_sel1__WIDTH 5
#define R_BITNR 11
#define R_SDRAM_TIMING__ps_fine R_SDRAMw__WIDTH 4

#define R_BUS_CONFIG#define R_SDRAM__bank_sel0__bit21 21
#define R_SDRAM_COsel0__bit18 18
#define R_SDRAM_CONNG__cmd__WIDTH 2
#define R_SDRAM_TIM_CONFG__sram_type__cwe 1
#define R_BUSt27 27
#dk_sel1__BITNR 8
#define R_SDRAM_CG__s__bank_sel1__WIDTH 5
#define R_nop 0
#define R_SDRAM_TIMING___CONFR_BUS_CONFIG__dma_burst__burst16 1
#defiMA_0_CMD (IO_TYPk_sel1__BITNR 8
#define R_SDRAM_CR_BUS_CONFI__bank_sel1__WIDTH 5
#define R_M_TIMING__rp__BITNR 4
#define R_SDRAM_CONFFIG__pcs4_7_wr__ext 1
#define R_A_0_CMD__k_sel1__BITNR 8
#define R_SDRAM_CFIG___bank_sel1__WIDTH 5
#define R_ING__cl__BITNR 0
#define R_SDRine R_ne R_BUS_CONFIG__pcs0_3_wr__ext 1
#
#define R_EXD__rqpol__BITNR 22
#define R_EXT_Dne R_BU0_CMD__rqpol__WIDTH 1
#define R_RAM_CONFIG__wmm1__WIDTH 1
#defineine R_S_CONFIG__sram_wr__ext 1
#define efine R_EXTD__rqpol__BITNR 22
#define R_EXT_DS_CON0_CMD__rqpol__WIDTH 1
#define R_IG__wmm0__WIDTH 1
#define R_DRA_CONFS_CONFIG__flash_wr__ext 1
#define R_Bburst 0
#defink_sel1__BITNR 8
#define R_SDRAM_CS_CONFIG___bank_sel1__WIDTH 5
#define R_3
#define R_DRAM_CONFIG__sh0__BITNRine R_pcs4_7_bw__bw32 1
#define R_BUS_CO#define R_EXD__rqpol__BITNR 22
#define R_EXT_Dpcs4_70_CMD__rqpol__WIDTH 1
#define R_CONFIG__w__bw16 0
#define R_DRAM DMA re_pcs0_3_bw__bw32 1
#define R_BUSine R_EXT_D 28
#define R_SDRAM_CONFIG__bank_se_pcs__bit29 29

/*
!* External DMA refine R_DRAM_CONFIG__group_sel_ine R_EXT_sram_bw__bw32 1
#define R_BUS_efine R_EXT_MA_0_CMD__wid__dword 2
#define R_EXT_sel0__bit18 18
#define R_SDRAM_CONIG__e__edo 1
#define R_DRAM_CONFIfine R_EXT_DMA_0_CMD__run__start 1
#define R__flash_bw__bw16 0

#define R_BUS_ECAST_RO_UDA_0_CMD__run__BITNR 16
#define R_EEXT_DMA_0_CMD__trf_count__WIDTH 16
#define R_BUS_STATUS__pll_lock_te R_EXT_DMWORD 0xb0000010)
#define R_EXT_DM
#def__bank_sel1__WIDTH 5
#define R_1 11
#define R_DRAM_CONFIG__gro_CONFTUS__both_faults__BITNR 4
#defineunt__WIDTHWORD 0xb0000010)
#define R_EXT_DMTUS____bank_sel1__WIDTH 5
#define R__CONFIG__group_sel__bit15 15
#d_CONFefine R_BUS_STATUS__bsen___BITNR 3
#addr__WIDTH 2WORD 0xb0000010)
#define R_EXT_DMefine R___bank_sel1__WIDTH 5
#define R_
#define R_DRAM_CONFIG__group_sel_EXT_DMA_1___boot__BITNR 1
#define R_BUS_SXT_DMA_1_CMD_DWORD 0xb0000018)
#define R_EXT_DMA_1__STAT__run__BITNR 16
#define R_EXTel__bit22 22
#define R_DRAM_CONFIG 2
#deork 2
#define R_BUS_STATUS__bootXT_DMA_1_Ce R_EXT_DMA_0_CMD__wid__BITNR 18
#ork _EXT_DMA_0_CMD__wid__WIDTH 2
#deDRAM_CONFIG__group_sel__bit26 definew32 1
#define R_BUS_STATUS__flashdefine R_EXD__rqpol__BITNR 22
#define R_EXT_Dw32 1_CMD__trf_count__BITNR 0
#define__bit29 29
#/*
!* DMA registers
!*/
#define R_D_CONEOPING__sdram__WIDTH 1
#define R3ONFIG__ca1__W_EXT_DM__ch9_eoCONFIG__sh_zw__WIDTH 1_CMD__rq_ack__hanwork/etrax_ng_regs1_CMD__rq_ack__han__bank_sel1__WID1_CMD__rq_ack__hanine R_DRAM_TIMIN1_CMD__rq_a7k__handsh 1
 `/n/asic/prefine R_EXT_DMA_1_BITNR 18
#define R_EXT_DMA_1__DMA_1_d__WIDTH 2
#define R_EXT_DM_DMA_1___wid__byte 0
#define R_EXT5k__handsh 1
IDTH 2
#define R_EXT_DMdefine BITNR 18
#define R_EXT_DMA_1_define d__WIDTH 2
#define R_EXT_DMdefine __wid__byte 0
#define R_EXT3k__handsh 1
efine R_EXT_DMA_1_CMD__run__WIBITNR 18
#define R_EXT_DMA_1_run__WId__WIDTH 2
#define R_EXT_DMrun__WI29 29
#define R_DDMA_CH0_HWSWING__sdram__WIDTH 1
#define 100RAM_TIMING__0
#define R___hIG__pcs4__sram_ew__WID R_EXT_DMA_1_STAT work/etECAST_RO_UDWORD 0xb0000018FIG__pcs4_asic/bin/regTAT__run__BITNR 16efine R_Ee R_EXT_DMA_1_STAT_DESCMING__sdram__WIDTH 1
#define 10ONFIG__ca1__WA_1_STAT__run__descNFIG__dmane R_EXT_DMA_1_STAT_fine R_EXT_DMAwork/e32ine R_EXT_DMA_1_STATNEX
#define R_SDRAM_CONFIG__ca1_104TAT__run__stop 0
#deTH 1#defxtMA_1_STAT__trf_count__BITNR 000001c)
#deT_DMA_1_STAT__trf_count__WIDBUF6

#define R_EXT_DMA_1_ADDR (IDRAM_TIMING__A_1_ADDR__e__bufMA_1_STAT__trf_count__BITNR ine R_TIMET_DMA_1_STAT__trf_count__WIDFIRS16

#define R_EXT_DMA_1_ADDR (aH 16

#define R_EXT_Derdiv__firs#define R_EXT_DMA_1_ADDR__ext8
#define R_TIT_DMA_1_STAT__trf_count__WIDCMIG__ca1__BITNR BYTE_1_ADDR (dH 16

#define R_EXT_DCMD__cmdMA_1_STAT__trf_count__BITNR ine R_TIMET_DMA_1_presc_timer1__WIDTH 1
#definholdL__presc_timer1__WIDTH 1
#definstarbank_sel1__WIDr1__WIDTH 1
#definrer1__prMER_CTRL__presc_timer1__normalcontinueTNR 14
#define R_TIMER_CTRL__i1re__ba4RL__timerdiv0__WIDTH LR_INTMING__sdram__WIR_CTRL__presc_1imer1__BITNR 15
#defi_nop 0
8
#deefine R_EXT_DMA_1_CMD__dne R_TIMER_CTRL__tm1__WIDTHwork/etrax_ng_regsne R_TIMER_CTRL__tm1__WIDTHdoTIMER_CTRL__tm1__freeze 1
#define R_TIMER_ntL__presc_timer1__WIDTHR_CTRL__tm1__EXT_DMA_1_STAT__trf_count__BITNR TIMER_CTRL__clksel1__ne R_TIMER_CTRL__tm1__freeze 1
#define REXT_DMAR_CTRL__tm1__run 2
#define R_TIMER_CT#define R__resMER_CTRL__tm1__freeSTATUSG__ca1__BITNR 13
R_CTRL__presc_2 registers
!*/

#defz 2
#d__avai_BUS_CONFne R_EXT_DMA_1_STAT_ER_CTRL__clkselwork/e7TRL__clksel1__c1201ne R_EXT_DMA_1_CMD__trf_count__WID1H 16

#define R_EXTMER_CT_STAT (IO_TYPECAST_RO_UDWORD 0xel1__c38k4Hzefine R_EXT_DMA_1_STAT__rel1__c38R 16
#define R_EXT_DMA_1_STARL__clksel1_H 1
#define R_EXT_DMA_1_ST1T__run__start 1
#define R_EXT_DMA_11STAT__run__stop 0
# R_TIMER_EXT_DMA_1_STAT__trf_count__BITN__clksel1__c921kT_DMA_1_STAT__trf_count__W1DTH 16

#define R_EXT_DMA_1_ADDR (1O_TYPECAST_UDWORD 0_CTRL_01c)
#define R_EXT_DMA_1_ADDR__el1__cascade0 1843k2Hz 13
#define R_TIMER_C__ext0_addr__WIDTH 28

/*
!* Tim1r registers
!*/

#d_pres R_TIMER_CTRL (IO_TYPECAST_UDWOrescale 0
#d843k2Hz 13
#define R_TIMER_Cerdiv1__BITNR 24
#define R_TIMER_CTR_TIMER_CTRL__clksel18
#define R_TIMER_CTRL__timerdiv0__BITR_TIMER_CTRL__i0843k2Hz 13
#define R_TIMER_C 8
#define R_TIMER_CTRL__presc_R_TIMER_CTRL__clksel1ine R_TIMER_CTRL__presc_timer1__WIR_TIMER_CTRLe R_TIMER_CTRL__presc_tiR_TIMER_CTRL 0
#define R_TIMER_CTRLR_TIMER_CTRLr1__prescale 1
#define RR_TIMER_CTRL_i1__BITNR 14
#define R_TIR_TIMER_CTRL__WIDTH 1
#define R_TIMER_C R_TIMER_CTRL__#define R_TIMER_CTRL__11__nop 0
#define R_TIMER_CTRL__tm1__B5__WIDTH 2
#define R_TR_CTRL__tm1__WIDTH 2
#define R_TIMER_CTRL___clksel0__c1200Hz 2
ne R_TIMER_CTRL__tm1__fr__clksel0__c1200Hz 2
R_CTRL__tm1__run 2
#d0__c4800Hz 4
#define R___reserved 3
#define __clksel0__c1200__c921k6Hz 12
#define R_TIMER_CTRRL__clksel1__WIDTH 4
#define R_TIMER_CTRL__cl 7
#define R_TIMER_CTRLR_TIMER_CTRL__clksel0__c9600Hz 5
#define R_TIMER_CTRL__clksel1__c1201Hz 2
#define R_TIMER_CTRL__clksel1__c26CTRL__presc_ext__preER_CTRL__clksel1__c4800Hz 4
#define R_Tksel0__c921k6Hz 11__c9600Hz 5
#define R_TI2ne R_EXT_DMA_1_CMD__trf_count__WID2H 16

#define R_EXT__clks_STAT (IO_TYPECAST_RO_UDWORD 0xlexible 15

efine R_EXT_DMA_1_STAT__rlexible R 16
#define R_EXT_DMA_1_STAe R_TIMER_DAH 1
#define R_EXT_DMA_1_ST2T__run__start 1
#define R_EXT_DMA_12STAT__run__stop 0
#fine R_R_EXT_DMA_1_STAT__trf_count__BITN__timer0__WIDTH T_DMA_1_STAT__trf_count__W2DTH 16

#define R_EXT_DMA_1_ADDR (2O_TYPECAST_UDWORD 0_clkdi01c)
#define R_EXT_DMA_1_ADDR__e_BITNR 0
#defiNR 8
#define R_TIMER_DATA__c__ext0_addr__WIDTH 28

/*
!* Tim2r registers
!*/

#d_TYPE R_TIMER_CTRL (IO_TYPECAST_UDWO_count__BITNNR 8
#define R_TIMER_DATA__cerdiv1__BITNR 24
#define R_TIMER_CTine R_TIMER01_DATA__c8
#define R_TIMER_CTRL__timerdiv0__BITATA__count__BITNNR 8
#define R_TIMER_DATA__c 8
#define R_TIMER_CTRL__presc_ine R_TIMER01_DATA__cine R_TIMER_CTRL__presc_timer1__WIA__count__BIe R_TIMER_CTRL__presc_tiA__count__BI 0
#define R_TIMER_CTRLA__count__BIr1__prescale 1
#define RA__count__BI_i1__BITNR 14
#define R_TIA__count__BI__WIDTH 1
#define R_TIMER_Cefine R_WATCHDO#define R_TIMER_CTRL__21__nop 0
#define R_TIMER_CTRL__tm1__B9efine R_TIMER1_DATA__R_CTRL__tm1__WIDTH 2
#define R_TIMER_CTRL_ 1

#define R_CLOCK_Pne R_TIMER_CTRL__tm1__fr 1

#define R_CLOCK_PR_CTRL__tm1__run 2
#d_presc__BITNR 16
#defin__reserved 3
#define  1

#define R_CL_WIDTH 8
#define R_TIMER_DATA__clRL__clksel1__WIDTH 4
#define R_TIMER_CTRL__cl_tim_presc__WIDTH 16

#ine R_CLOCK_PRESCALE__ser_presc__WIDTine R_TIMER_CTRL__clksel1__c1202Hz 2
#define R_TIMER_CTRL__clksel1__c2ane R_TIMER01_DATA__cER_CTRL__clksel1__c4800Hz 4
#define R_TE (IO_TYPECAST_UW1__c9600Hz 5
#define R_TI3ne R_EXT_DMA_1_CMD__trf_count__WID3H 16

#define R_EXTne R_T_STAT (IO_TYPECAST_RO_UDWORD 0xSCALE_STATUSefine R_EXT_DMA_1_STAT__rSCALE_STR 16
#define R_EXT_DMA_1_STA_ser_status_H 1
#define R_EXT_DMA_1_ST3T__run__start 1
#define R_EXT_DMA_1ine R_EXT_DMA_6
#define R_PR_EXT_DMA_1_STAT__trf_count__BITNSCALE_STATUS__tiT_DMA_1_STAT__trf_count__W3DTH 16

#define R_EXT_DMA_1_ADDR (3O_TYPECAST_UDWORD 0RD 0xb01c)
#define R_EXT_DMA_1_ADDR__eBITNR 0
#definSTATUS (IO_TYPECAST_RO_UWORD__ext0_addr__WIDTH 28

/*
!* Tim3r registers
!*/

#dSTATU R_TIMER_CTRL (IO_TYPECAST_UDWO_PRESC_STATUSTATUS (IO_TYPECAST_RO_UWORDerdiv1__BITNR 24
#define R_TIMER_CTTNR 0
#define R_PRESC8
#define R_TIMER_CTRL__timerdiv0__BITDWORD 0xb00000f4STATUS (IO_TYPECAST_RO_UWORD 8
#define R_TIMER_CTRL__presc_TNR 0
#define R_PRESCine R_TIMER_CTRL__presc_timer1__WIYNC_SERIAL_Pe R_TIMER_CTRL__presc_tiYNC_SERIAL_P 0
#define R_TIMER_CTRLYNC_SERIAL_Pr1__prescale 1
#define RYNC_SERIAL_P_i1__BITNR 14
#define R_TIYNC_SERIAL_P__WIDTH 1
#define R_TIMER_C__BITNR 22
#def#define R_TIMER_CTRL__31__nop 0
#define R_TIMER_CTRL__tm1__BdIDTH 1
#define R_SYNCR_CTRL__tm1__WIDTH 2
#define R_TIMER_CTRL_l_u3__internal 1
#defne R_TIMER_CTRL__tm1__frl_u3__internal 1
#defR_CTRL__tm1__run 2
#dL_PRESCALE__clk_sel_u1___reserved 3
#define l_u3__internal 1TUS__tim_status__WIDTH 16

#definRL__clksel1__WIDTH 4
#define R_TIMER_CTRL__clate 1
#define R_SYNC_SE1__WIDTH 1
#define R_SYNC_SERIAL_PRESine R_TIMER_CTRL__clksel1__c1203Hz 2
#define R_TIMER_CTRL__clksel1__c2eNR 0
#define R_PRESCER_CTRL__clksel1__c4800Hz 4
#define R_TSERIAL_PRESCALE__1__c9600Hz 5
#define R_TI4ne R_EXT_DMA_1_CMD__trf_count__WID4H 16

#define R_EXTler__B_STAT (IO_TYPECAST_RO_UDWORD 0x__WIDTH 3
#define R_EXT_DMA_1_STAT__r__WIDTH R 16
#define R_EXT_DMA_1_STA_SERIAL_PRESH 1
#define R_EXT_DMA_1_ST4T__run__start 1
#define R_EXT_DMA_14TNR 0
#define R_PREler__diR_EXT_DMA_1_STAT__trf_count__BITNiv8 3
#define R_T_DMA_1_STAT__trf_count__W4DTH 16

#define R_EXT_DMA_1_ADDR (4O_TYPECAST_UDWORD 0SCALE_01c)
#define R_EXT_DMA_1_ADDR__eE__prescaler__
#define R_SYNC_SERIAL_PRESC__ext0_addr__WIDTH 28

/*
!* Tim4r registers
!*/

#dine R R_TIMER_CTRL (IO_TYPECAST_UDWOe R_SYNC_SER
#define R_SYNC_SERIAL_PRESCerdiv1__BITNR 24
#define R_TIMER_CbPRESCALE__prescaler__8
#define R_TIMER_CTRL__timerdiv0__BITarp_mode__enable
#define R_SYNC_SERIAL_PRESC 8
#define R_TIMER_CTRL__prescePRESCALE__prescaler__ine R_TIMER_CTRL__presc_timer1__WI_SYNC_SERIALe R_TIMER_CTRL__presc_ti_SYNC_SERIAL 0
#define R_TIMER_CTRL_SYNC_SERIALr1__prescale 1
#define R_SYNC_SERIAL_i1__BITNR 14
#define R_TI_SYNC_SERIAL__WIDTH 1
#define R_TIMER_Ce R_SHARED_RAM_#define R_TIMER_CTRL__41__nop 0
#define R_TIMER_CTRL__tm1__eITNR 12
#define R_T_RAM_CONFI_tm1__WIDTH 2
#define R_TIMER_CTRL_width__byte 0
#definene R_TIMER_CTRL__tm1__frwidth__byte 0
#defineR_CTRL__tm1__run 2
#dle__BITNR 2
#define R_S__reserved 3
#define width__byte 0
#dfine R_SYNC_SERIAL_PRESCALE__presRL__clksel1__WIDTH 4
#define R_TIMER_CTRL__clle__no 0
#define R_SHAR_SHARED_RAM_CONFIG__enable__WIDTH 1
#ine R_TIMER_CTRL__clksel1__c1204Hz 2
#define R_TIMER_CTRL__clksel1__ce400Hz 3
#define R_Tefine R_L__clksel1__c4800Hz 4
#define R_TM_CONFIG__clri__B1__c9600Hz 5
#define R_TI5ne R_EXT_DMA_1_CMD__trf_count__WID5H 16

#define R_EXT_RAM_C_STAT (IO_TYPECAST_RO_UDWORD 0xlri__nop 0

efine R_EXT_DMA_1_STAT__rlri__nopR 16
#define R_EXT_DMA_1_STAine R_SHAREDH 1
#define R_EXT_DMA_1_ST5T__run__start 1
#define R_EXT_DMA_15TNR 0
#define R_PREaddr__WR_EXT_DMA_1_STAT__trf_count__BITNine R_GEN_CONFIGT_DMA_1_STAT__trf_count__W5DTH 16

#define R_EXT_DMA_1_ADDR (5O_TYPECAST_UDWORD 0R 31
#01c)
#define R_EXT_DMA_1_ADDR__e_CONFIG__par_w R_GEN_CONFIG__par_w__BITNR __ext0_addr__WIDTH 28

/*
!* Tim5r registers
!*/

#dCONFI R_TIMER_CTRL (IO_TYPECAST_UDWOTH 1
#define R_GEN_CONFIG__par_w__BITNR _warp_mode__normal 0
#define R_SYNCDTH 1
#define R_GEN_C8
#define R_TIMER_CTRL__timerdiv0__BIT_CONFIG__usb1__W R_GEN_CONFIG__par_w__BITNR YNC_SERIAL_PRESCALE__frame_rateDTH 1
#define R_GEN_Cine R_TIMER_CTRL__presc_timer1__WI27
#define Re R_TIMER_CTRL__presc_ti27
#define R 0
#define R_TIMER_CTRL27
#define Rr1__prescale 1
#define R27
#define R_i1__BITNR 14
#define R_TI27
#define R__WIDTH 1
#define R_TIMER_C__BITNR 26
#def#define R_TIMER_CTRL__5RAM_CONFIG__width__WIDTH 1
#define R_define R_TIMER_CTRL6_23dir__o_tm1__WIDTH 2
#define R_TIMER_CTRL_define R_GEN_CONFIG__ne R_TIMER_CTRL__tm1__frdefine R_GEN_CONFIG__R_CTRL__tm1__run 2
#dCONFIG__g8_15dir__out 1__reserved 3
#define define R_GEN_CON_CONFIG (IO_TYPECAST_UDWORD 0xb00RL__clksel1__WIDTH 4
#define R_TIMER_CTRL__cl#define R_GEN_CONFIG__g 1
#define R_GEN_CONFIG__g0dir__BITNRine R_TIMER_CTRL__clksel1__c1205fine R_SHARED_RAM_CONFIG__pint__nop 0
ne R_TIMER_CTRL__clb 0
#defL__clksel1__c4800Hz 4
#define R_TNFIG__dma8__BITNR1__c9600Hz 5
#define R_TI6ne R_EXT_DMA_1_CMD__trf_count__WID6H 16

#define R_EXT__usb _STAT (IO_TYPECAST_RO_UDWORD 0x_GEN_CONFIG_efine R_EXT_DMA_1_STAT__r_GEN_CONR 16
#define R_EXT_DMA_1_STAGEN_CONFIG__H 1
#define R_EXT_DMA_1_ST6T__run__start 1
#define R_EXT_DMA_16TNR 0
#define R_PRE_GEN_COR_EXT_DMA_1_STAT__trf_count__BITN_intdma6 3
#defiT_DMA_1_STAT__trf_count__W6DTH 16

#define R_EXT_DMA_1_ADDR (6O_TYPECAST_UDWORD 02
#def01c)
#define R_EXT_DMA_1_ADDR__eNFIG__dma6__seR_GEN_CONFIG__dma6__WIDTH 2
__ext0_addr__WIDTH 28

/*
!* Tim6r registers
!*/

#dIG__d R_TIMER_CTRL (IO_TYPECAST_UDWO16
#define RR_GEN_CONFIG__dma6__WIDTH 2
_warp_mode__normal 0
#define R_SYNCONFIG__dma5__BITNR 168
#define R_TIMER_CTRL__timerdiv0__BIT__dma5__serial3 R_GEN_CONFIG__dma6__WIDTH 2
YNC_SERIAL_PRESCALE__frame_rateONFIG__dma5__BITNR 16ine R_TIMER_CTRL__presc_timer1__WIne R_GEN_CONe R_TIMER_CTRL__presc_tine R_GEN_CON 0
#define R_TIMER_CTRLne R_GEN_CONr1__prescale 1
#define Rne R_GEN_CON_i1__BITNR 14
#define R_TIne R_GEN_CON__WIDTH 1
#define R_TIMER_Cdefine R_GEN_CO#define R_TIMER_CTRL__6RAM_CONFIG__width__WIDTH 1
#define R_HDOG__enable__start R_GEN_CON_tm1__WIDTH 2
#define R_TIMER_CTRL_serial2 2
#define R_Gne R_TIMER_CTRL__tm1__frserial2 2
#define R_GR_CTRL__tm1__run 2
#d_GEN_CONFIG__dma2__WIDT__reserved 3
#define serial2 2
#defin3
#define R_GEN_CONFIG__dma6__BITRL__clksel1__WIDTH 4
#define R_TIMER_CTRL__cl 2
#define R_GEN_CONFIGDTH 2
#define R_GEN_CONFIG__dma2__parine R_TIMER_CTRL__clksel1__c1206fine R_SHARED_RAM_CONFIG__pint__nop 0
ine R_TIMER_PRESCAL__selectL__clksel1__c4800Hz 4
#define R_TR_GEN_CONFIG__ser1__c9600Hz 5
#define R_TI7ne R_EXT_DMA_1_CMD__trf_count__WID7H 16

#define R_EXTG__ser_STAT (IO_TYPECAST_RO_UDWORD 0x
#define R_Gefine R_EXT_DMA_1_STAT__r
#defineR 16
#define R_EXT_DMA_1_STAdefine R_GENH 1
#define R_EXT_DMA_1_ST7T__run__start 1
#define R_EXT_DMA_17TNR 0
#define R_PRE#defineR_EXT_DMA_1_STAT__trf_count__BITNIG__scsi0w__WIDTT_DMA_1_STAT__trf_count__W7DTH 16

#define R_EXT_DMA_1_ADDR (7O_TYPECAST_UDWORD 0csi0w_01c)
#define R_EXT_DMA_1_ADDR__edefine R_GEN_C 1
#define R_GEN_CONFIG__scs__ext0_addr__WIDTH 28

/*
!* Tim7r registers
!*/

#dine R R_TIMER_CTRL (IO_TYPECAST_UDWOG__mio__BITN 1
#define R_GEN_CONFIG__scs_warp_mode__normal 0
#define R_SYNC
#define R_GEN_CONFIG8
#define R_TIMER_CTRL__timerdiv0__BITe R_GEN_CONFIG__ 1
#define R_GEN_CONFIG__scsYNC_SERIAL_PRESCALE__frame_rate
#define R_GEN_CONFIGine R_TIMER_CTRL__presc_timer1__WIable 0
#defie R_TIMER_CTRL__presc_tiable 0
#defi 0
#define R_TIMER_CTRLable 0
#defir1__prescale 1
#define Rable 0
#defi_i1__BITNR 14
#define R_TIable 0
#defi__WIDTH 1
#define R_TIMER_C_disable 0
#def#define R_TIMER_CTRL__7RAM_CONFIG__width__WIDTH 1
#define R_ESCALE__word_stb_se 1
#define_tm1__WIDTH 2
#define R_TIMER_CTRL_FIG__scsi0__BITNR 0
#ne R_TIMER_CTRL__tm1__frFIG__scsi0__BITNR 0
#R_CTRL__tm1__run 2
#dct 1
#define R_GEN_CONF__reserved 3
#define FIG__scsi0__BITNw__WIDTH 1
#define R_GEN_CONFIG__RL__clksel1__WIDTH 4
#define R_TIMER_CTRL__cl3__BITNR 6
#define R_GENFIG__scsi0__disable 0

#define R_GENine R_TIMER_CTRL__clksel1__c1207fine R_SHARED_RAM_CONFIG__pint__nop 0
l 0
#define R_SYNC_
#defineL__clksel1__c4800Hz 4
#define R_TCONFIG_II__sermod1__c9600Hz 5
#define R_TI8ne R_EXT_DMA_1_CMD__trf_count__WID8H 16

#define R_EXTEN_CON_STAT (IO_TYPECAST_RO_UDWORD 0x_ext_clk__BIefine R_EXT_DMA_1_STAT__r_ext_clkR 16
#define R_EXT_DMA_1_STACONFIG_II__eH 1
#define R_EXT_DMA_1_ST8T__run__start 1
#define R_EXT_DMA_18TNR 0
#define R_PREdefine R_EXT_DMA_1_STAT__trf_count__BITNIG_II__ser2__WIDT_DMA_1_STAT__trf_count__W8DTH 16

#define R_EXT_DMA_1_ADDR (8O_TYPECAST_UDWORD 0II__se01c)
#define R_EXT_DMA_1_ADDR__eR 0
#define R_ct 1
#define R_GEN_CONFIG_II__ext0_addr__WIDTH 28

/*
!* Tim8r registers
!*/

#dct 1
 R_TIMER_CTRL (IO_TYPECAST_UDWO R_PORT_G_DAct 1
#define R_GEN_CONFIG_IIerdiv1__BITNR 24
#define R_TIMER_Ccne R_GEN_CONFIG_II__e8
#define R_TIMER_CTRL__timerdiv0__BITeneral port confct 1
#define R_GEN_CONFIG_II 8
#define R_TIMER_CTRL__prescfne R_GEN_CONFIG_II__eine R_TIMER_CTRL__presc_timer1__WIdefine R_PORe R_TIMER_CTRL__presc_tidefine R_POR 0
#define R_TIMER_CTRLdefine R_PORr1__prescale 1
#define Rdefine R_POR_i1__BITNR 14
#define R_TIdefine R_POR__WIDTH 1
#define R_TIMER_CNR 14
#define R#define R_TIMER_CTRL__81__nop 0
#define R_TIMER_CTRL__tm1__fITNR 12
#define R_Tt 1
#defin_tm1__WIDTH 2
#define R_TIMER_CTRL_PA_SET__dir5__WIDTH 1ne R_TIMER_CTRL__tm1__frPA_SET__dir5__WIDTH 1R_CTRL__tm1__run 2
#dtput 1
#define R_PORT_P__reserved 3
#define PA_SET__dir5__WIr2__WIDTH 1
#define R_GEN_CONFIG_RL__clksel1__WIDTH 4
#define R_TIMER_CTRL__cl_PA_SET__dir4__output 1_PA_SET__dir4__BITNR 12
#define R_PORine R_TIMER_CTRL__clksel1__c1208Hz 2
#define R_TIMER_CTRL__clksel1__cf400Hz 3
#define R_Tefine R_L__clksel1__c4800Hz 4
#define R_T_dir2__BITNR 10
#ode1__async 0
#define R_GENSUBR_GEN_CONFIG_II__ser2__BITNR 1
#define R_GEN_CONFIGSUB__sudefine R_ R_PORT_PA_SET__dir2_RT_PA_SETct 1
#define R_GEN_CONFIG_II__MA_1_CMD__rq_ack__burst 0
#deta__WIDTH 32

/*
!* GenNEP#def_WIDTH 1
#define R_EXT__dir1__output 1
ct 1
#define R_GEN_CONFIG_IISUB0_RT_PA_SET__dir1__input 0
#define_disable 0

#define R__WIDTH__t 1
#define R_PORT_PA_SET__dirORT_PA_SET__d
#define R_PORT_PA_SET__dir0__WID 8
#define R_TIMER_CTRL__presc_3_input 0
#define R_PORT_Pfine R_PORT_PA_SET__dir7__WIDTH 1
#dTYPECAST_BYTE 0
#define R_PORT_PA_SET__diTYPECAST_BYTE 0stne R_DRAM_TIMINe R_PORT_PA_DATA__data_ou__presIDTH 8

#define R_PORT_PAM_CONFIG__width__WIDTH 1
#define R_e R_PORT_PA_DATA (IO_TYPECA R_PORT_PA_SET__dir4__input 0
#define R_PORT_P7__WIDTH 1
#define R_PORT_ut__BITNR 0
#define R_PORT_PA_DATH 1
#define R_PORT_PA_SET_#define R_PORT_PA_DIR__dir6__BITNR 6
#define RAST_BYTE 0xb0000031)
#def1DTH 1
#define R_PORT_PA_SET__dir0_output 1
#define R_PORTORT_SET__dir0__output 1
#define R_PORT_TNR 5
#def
#define R_PORT_PA_SET__dir0__W_BITNR 4
#define R_TIMER_CTRL__tm7R_PORT_PA_DIR__dir5__BITNAST_BYTE 0xb0000030)
#define R_PORT_PA_ R_TIMER_CTRL__tm0TNR 0
#define R_PORT_PA_TIMER_CTRL__tt__WIDTH 8

#define R_PORT_TIMER_CTRL__tm0__reR_PORT_PA_DIR__dir4__outpM_CONFIG__width__WIDTH 1
#define R_ut 1
#define R_PORT_PA_DIR_TH 1
#define R_PORT_PA_DIR__dir7__input 0
#define 7
#define R_TIMER_CTRL__clksel0__c57k6Hz 8
#deput 1
#define R_PORT_PA_DIR_SET__dir4__WIDTH 1
#definORT_PA_DIR__dir2__WIDTH 1
#d_PORT_PA_DIR__dir3__BITNR2DTH 1
#define R_PORT_PA_SET__dirf__input 0
#define R_PORTfineSET__dir0__output 1
#define R_PORT_ir1__WIDTH
#define R_PORT_PA_SET__dir0__WIO_TYPECAST_RO_BYTE 0xb0000023)
#bdefine R_PORT_PA_DIR__dirAST_BYTE 0xb0000030)
#define R_PORT_PA_ATA__count__WIDTH _BITNR 2
#define R_PORT
#define R_WATt__WIDTH 8

#define R_PORT
#define R_WATCHDOG_
#define R_PORT_PA_READ (M_CONFIG__width__WIDTH 1
#define R_r0__BITNR 0
#define R_PORT_TH 1
#define R_PORT_PA_DIR__dir7__input 0
#define_tim_presc__WIDTH 16

#define R_SERIAL_PRESCALEAST_UDWORD 0xb0000038)
#defi#define R_PORT_PA_DIR__dir2_ (IO_TYPECAST_UWORD 0xb00000T_PA_DIR__dir6__WIDTH 3ine R_PORT_PA_DIR__dir1__BITNR 1
_output 1
#define R_PORT_PORSET__dir0__output 1
#define R_PORT_syncser1__
#define R_PORT_PA_SET__dir0__WYNC_SERIAL_PRESCALE__clk_sel_u3__f#define R_PORT_PB_SET__syAST_BYTE 0xb0000030)
#define R_PORT_PA_ec 0
#define R_SYNORT_PB_SET__syncser3__BYNC_SERIAL_PREt__WIDTH 8

#define R_PORTYNC_SERIAL_PRESCALE_ORT_PB_SET__i2c_en__off 0M_CONFIG__width__WIDTH 1
#define R_PORT_PB_SET__syncser1__ss1eTH 1
#define R_PORT_PA_DIR__dir7__input 0
#defineate 1
#define R_SYNC_SERIAL_PRESCALE__word_stb_TNR 25
#define R_PORT_PB_SET#define R_PORT_PA_DIR__dir2_sel_u1__BITNR 20
#define R_ST_PA_DIR__dir6__W9ne R_EXT_DMA_1_CMD__trf_count__WID9H 16

#define R_EXTc_oe___STAT (IO_TYPECAST_RO_UDWORD 0x 1
#define Refine R_EXT_DMA_1_STAT__r 1
#defiR 16
#define R_EXT_DMA_1_STA1
#define R_H 1
#define R_EXT_DMA_1_ST9T__run__start 1
#define R_EXT_DMA_19TNR 0
#define R_PREine R_PR_EXT_DMA_1_STAT__trf_count__BITNcs6__WIDTH 1
#deT_DMA_1_STAT__trf_count__W9DTH 16

#define R_EXT_DMA_1_ADDR (9O_TYPECAST_UDWORD 0define01c)
#define R_EXT_DMA_1_ADDR__eET__cs5__WIDTHR_PORT_PB_SET__cs6__cs 1
#de__ext0_addr__WIDTH 28

/*
!* Tim9r registers
!*/

#d__cs  R_TIMER_CTRL (IO_TYPECAST_UDWOPORT_PB_SET_R_PORT_PB_SET__cs6__cs 1
#deBITNR 0
#define R_PORT_G_DATA__data#define R_PORT_PB_SET8
#define R_TIMER_CTRL__timerdiv0__BIT
#define R_PORT_R_PORT_PB_SET__cs6__cs 1
#dexb0000030)
#define R_PORT_PA_SE#define R_PORT_PB_SETine R_TIMER_CTRL__presc_timer1__WIITNR 18
#defe R_TIMER_CTRL__presc_tiITNR 18
#def 0
#define R_TIMER_CTRLITNR 18
#defr1__prescale 1
#define RITNR 18
#def_i1__BITNR 14
#define R_TIITNR 18
#def__WIDTH 1
#define R_TIMER_CITNR 17
#define#define R_TIMER_CTRL__9 1
#define R_PORT_PA_SET__dir5__BITNRdefine R_TIMER_CTRL__enph 1
#_tm1__WIDTH 2
#define R_TIMER_CTRL__PORT_PB_SET__scsi0__ne R_TIMER_CTRL__tm1__fr_PORT_PB_SET__scsi0__R_CTRL__tm1__run 2
#d__scsi0__enph 1
#define__reserved 3
#define _PORT_PB_SET__scH 1
#define R_PORT_PB_SET__cs6__p_PORT_PA_DIR__dir7__output 1
#define R_PORT_Pne R_PORT_PB_SET__dir7_ne R_PORT_PB_SET__dir7__BITNR 15
#define R_TIMER_CTRL__clksel1__c1209fine R_PORT_PA_SET__dir3__output 1
#dene R_TIMER_CTRL__clnput 0
#L__clksel1__c4800Hz 4
#define R_TT_PB_SET__dir5__B1__c9600HMA_1_CTest mode_rq_ack__WIDTH 1
#define RTEST_MODEING__sdram__WIDTH 1
#define R1
#define R_PO_PORT_PB___single_stt 1
#defindefine R_WAITdir4__BITNR 12
#define Rwork/etrax_ng_regsdir4__BITNR 12
#define RonT__dir4__input 0
#define R_PORT_PB_SETffORT_PA_DIR__ddir4__BITNR ine wNFIG__dma_IDTH 2
#defi
#define R_PORT_PB_SPB_SET__dir4__input 0
#define ORT_PB_ST__dir4__output 1
#define R_PB_SET___dir3__BITNR 11
#define R_PORT_rIMER_CTRLs0_3_lw__WIDT10
#define R_PORT_PB__dir3__input 0
#define R_PORT_PB_T_PB_dir3__output 1
#define R_PORT_B_SET_dir3__BITNR 11
#define R_PORT_fetchT (IO_TYPECAST_RO_UDWR 9
#define R_PORT_PB_S__dir3__input 0
#define R_PORT_PB_RT_PB_S_dir3__output 1
#define R_PORT___dir1___dir3__BITNR 11
#define R_mmu_teR_TIMER_CT4

#define R_ R_PORT_PB_SET__dir0_PB_SET__dir4__input 0
#defineSET__dir0_T__dir4__output 1
#define dir0__outpu_dir3__BITNR 11
#define R_
#de_dir0__WIDTH __dir4__input 0
#define_SET__dataPB_SET__dir4__input 0
#define_SET__dataT__dir4__output 1
#define define R_PO_dir3__BITNR 11
#define R_PcsiA_1_CMT__data_out__W_PORT_PB_DATA__data_out__WIDTH 8

#definPB_SET__dir4__input 0
#define _WIDTH 8

#definT__dir4__output 1
#define RTNR 7
#define R_P_dir3__BITNR 11
#define R_backofIMER_CTRLB_SET__dir4__WIDTH 1
#de R_PORT_PB_SET__dir4__input 0
#definee R_PORT_T__dir4__output 1
#define  R_PORT_PB_dir3__BITNR 11
#define R_PS_CO_dir0__WIDTH3__WIDTH 1
#define R_PORne R_PORT_PB_SET__dir4__input 0
#define ne R_PORT_T__dir4__output 1
#define RPORT_PB_DIRPB_DIR__dir6__input 0
#define RincONFIG__sram_wr__ext 
#define R_PORT_PB_DI_DIR__dir5__BITNR 5
#define R_PORTPB_DIR_CTRL__tm1__ruefine R_PORT_PB_DIR__di__reserved 3
#ddir4__BITNR er_lo_handsh 1
1__WIDTH 1
#define R_POR_PB_DIR__PB_SET__dir4__input 0
#define _PB_DIR__T__dir4__output 1
#define R_DIR__dir3_DIR__dir7__input 0
#define udrat2 1
#defiw32 1
#definine R_PORT_PB_DIR__diPB_DIR__dir6__BITNR 6
#define R_DIR__diB_DIR__dir6__WIDTH 1
#defineR__dir2___dir3__BITNR 11
#define R_TH 8

ndsh 1
#define R_EXe R_PORT_PB_DIR__dwork/e1
#define R_PORT_PB_SET_DIR__d__input 0
#define R_PORT_PB_DIR__deve__dir4__output 1
#define _PB_DIR_dd__BITNR 1
#define R_PORT_PB_DIRalloutput 1
#define R_PORT_cacheR_PORT_PB_DIR1
#define R_PORT_PB_SETefine R_PORTPB_SET__dir4__input 0
#defineefine R_PORTnormal4__input 0
#define R_PORefine R_PORT_dir_dir1__input 0
#define R_agT__data_out__WPECAST_BYTE 0xb000003a)
#define PB_SET__dir4__input 0
#define)
#define _dir0__output 1

#define R_POR)
#define (IO_TYPECAST_BYTE 0xb000003aefine enabl2 1
#define R_BUS_STAs7__cs 1
#define R_PORT_PDIR__dir0__input 0
#define R_PORT_PR_PORT_PR_PORT_PB_CONFIG__cs7__cs 1
#define R_PORT_Pdiscs6__CTRL__clksel1SINGLE_STRT_PA_SET__dir1_R_CTRL__pres0fl 0
#define RPB_CONFIG__NR 12
#define R_PORT_#define R_EXT__WIDTH 1
#define R_PORT_BITNR 18
#define R___WIDTH 1
#define R_PORT_T__dir4__outputfine R_PORT_PB_CONFIG__cs4__dir3__BITNR 11fine R_PORT_PBORT_PB_SET__diid__word 1
#d_PORT_PB_CONFIG__cs4_FIG__cs5__cs 1
#define R_PORT_PB_PB_SET__dir3__output 1PORT_PB_CONFIG__cs4__cWIDTH 1
#define R_PORT_PB_CONFIG__T_PB_SET__d#define R_PORT_PB_CONFIG__cs3__pos 1
#define R_PORT_PB_CONFIG__cs3__BB_SET__dir2__output_CONFIG__cs2__BITNR 2
#IDTH 1
#define R_PORT_PB_CONFIG__RT_PB_SET__diefine R_PORT_PB_CONFIG__cs2__port 0
#s 1
#define R_PORT_PB_CONFIG__cs3__B__dir1__output 1
#defiscsi1__BITNR 1
#define R_P_dir3ine R_PUSB interface __WIrol_rq_ack__WIDTH 1
#define RUSB_REVISIONefine R_TIMER_CTRL__clksel1__2TH 16

#definescsi1__enph __majo__dir2__o_bw32 1
#defdefine R_PORT_PB_CONFwork/esi0__WIDTH 1
#define R_PORTinCONFIG__scRT_PA_DIR__dcs 0
#define R_PORT_PNFIG__scG__scsi0__enph COMMAN
#define R_TIMER_CTRL__pres20ITNR 12
#defiT_BYTE 0xb0__port_se_BUS_CONFsram_ew__WIDBITNR 5
#define R_PORT__dir1__BITNR 1
#deBITNR 5
#define R_PORT_ine R_DRAM_TIMINBITNR 5
#define R_PORT_ne R1#define R_PORr3__ss3extra 1
#define R_PO2C__syncser3__port_cs 0
#define R_PORbothNFIG__cs5__poBITNR 5
#define R__TIMER_CTRLsi0__WIDTH 1
#der1__port_cs 0
#defiPB_I2C__syncser3__port_cs 0
#define __clr 1
#de_I2C__syncser3__ss3extra 1
#de_TIME_cs 1
#d_PB_I2C__syncser1__BITNR 4
#deefine uspenDIR__dir1__outsyncser1__ss1extra 1
#dresum 1
#define R_Tsyncser1__ss1busy_dir2__output 1
#def#define R_PORT_PB_Iwork/etrax_ng_regs#define R_PORT_PB_Ino_PORT_PB_I2C__i2c_en__WIDTT_PB_IyesT_PB_I2C__i2c_en__off 0
#dctrlR_TIMER_CTRL__presc_timec_oe___BITNR 0
#define e R_TIMER_CTRL__prc_oe___BITNR 0
#define T_PB_I2C__syncser3__ss3extra 0
#define fine RT_PB_I2C__i2c_oe___BITNR 0
#define deconfig2C__i2c_en__on 1
#define R0
#define hostfine0003PB_I2C__i2c_oe___enable 0
#define RdevNR 0
#deORT_PB_I2C__syncser1__ss1__data_in__BITNine w32 1
#definegisters
!*/

#define R_SERIrunC__syncser3__WIDTH 1
#defi__data_in__BITNne R_00Hz 5
#definsyncser1__ssDEV00003b)
#define R_PORT_PB_I2C__syncser3__BITNR 5
#defDEVfine R_PORT_PB_I2C__syncser3__WIDTH 1
#defR_SERIAL0_CTRL_PB_I2C__syncser3__port_cs 0
#dR_SERIAL0_CTRL_T_PB_I2C__syncser3__ss3extraR_SERIAL0_CTRL_dummyRT_PB_I2C__syncser1__BITNRIAL0_CTRL__tr_baud__RT_PB_I2C__syncser1__WIDTHR_SERIAL0_CTRL_anyefine R_PORT_PB_READ__datR_SERIAL0_#define R_PORT_PB_I2C__syncser1__ssTRL__tr_baud__c_baud__c1200Hz 2
#define R_SERIAL0_CTRL__TIME by /n/asic/bin/reg_SERIAL0_CTRL__tr_baud__c57pass This file was a_SERIAL0_CTRL__tr_baud__c57ine 
#define R_SERIAL0_CTRL__tr_baud__c115kwakeup2Hz 6
#define R_SERIAL0_CTRL__T_PB_I2C__i2c_d__WIDTH 1
#define R_P_baud__c184I2C__i2c_clk__BITNR 1
#define _baud__c184PB_I2C__i2c_clk__WIDTH 1
#d_baud__c184_PORT_PB_I2C__i2c_oe___BITNRR_SER0
#define R_PORT_PB_I2C__i2c_oe___WIDTH e R_SERIAL0_CTR_PORT_PB_I2C__i2c_oe___enable e R_SERIAL0_CTRaud__c2400Hz 3
#define R_SERIAL0_e 1

#define R_PORT_PB_READ (IO_TYPECASTERIAL0_CTRL__re0xb0000038)
#define R_PORT_PB_REAERIAL0_CTRL__re_BITNR 0
#define R_PORT_PB_READ__datRIAL0_CTRL__rec_b

/*
!* Serial port registers
!*/_rec_baud__c9600Hz 
!* ThiCTRL (IO_TYPECAST_UDWORD_rec_baud__c9600Hz z 10
#deud__c600Hz 1
#define R_SERIAL_in__WIDTH 8

ine SERIAL0_CTRL__tr_z 2
#define R_TIMER_CTRL__clksel1__20400Hz 3
#defic115k2Hz 9__ourundir3__output 1
#defi10
#define R_SERIALI2C__i2c_clk__BITNR 1
define R_SERIALPB_I2C__i2c_clk__WIdefine R_SERIAL_PORT_PB_I2C__i2c_oedefine RperrCONFIG__scsi0__WIDTH 1
#dene R_SERIAL0_CTR R_SERIAL0_CTRL__rec_baud__c92IAL0_CTR2
#define R_SERIAL0_CTRL__rIAL0_CTR__c1843k2Hz 13
#define R_SERdevice_B_SE_I2C__i2c_d__WIDTH 1
#deCTRL__dma_err__WIDTH  R_SERIAL0_CTRL__rec_baud__c92a_err__WIDTH 2
#define R_SERIAL0_CTRL__ra_err__WIDTH __c1843k2Hz 13
#define R_SER_BITNWIDTH 1
#defC__i2c_en__on 1
_CTRL__rec_enable__ R_SERIAL0_CTRL__rec_baud__c92ec_enable__2
#define R_SERIAL0_CTRL__rec_enable____c1843k2Hz 13
#define R_SERTYPECe_port 0
#define R_POR1
#define R_SERIAL0_C R_SERIAL0_CTRL__rec_baud__c92SERIAL0_C2
#define R_SERIAL0_CTRL__rSERIAL0_C__c1843k2Hz 13
#define R_SERrunning_PB_CONFIG__scsi0__enph ITNR 20
#define R R_SERIAL0_CTRL__rec_baud__c92#define R2
#define R_SERIAL0_CTRL__r#define R_PORT_s___WIDTH 1
#deIRQbit29 29
#define R_SDRAMH 1
#define 2IO_TYPECAST_UDSERIAL0_CTRL__re__iso_eoIMER_CTRLsh_zw__WIDTH RL__rec_stick_par__WIDTH 1
I2C__i2c_clk__BITNR 1
rec_stick_par__WIDTH 1
T_PB_I2C__syncser3__rec_stick_par__WIDTH 1
__bank_sel1__WIDRIAL0_CTRL__rec_parnt__WI 1
#defineC__i2c_en__on 1
_CTRL__rec_par__WIDTH 1
0
#define R_SERIAL0_CTRL__rec_stick_p_WIDTH 1
k 1
#define R_SERIAL0_CTRL__rec_par_WIDTH 1
18
#define R_SERIAL0_CTRL__rec_par_WIDTHata_out__WIDTH 8

#defar_en__WIDTH 1
#define R_SE0
#define R_SERIAL0_CTRL__rec_stick_par__sne R_1
#define R_SERIAL0_CTRL__rec_par__BITtR 18
#define R_SERIAL0_CTRL__rec_par__WIDTHfine R_PORT_PB_DIR (IO_bitnr__WIDTH 1
#define R_SE R_SERIAL0_CTRL__rec_par__odd 1
#define R_S_SERIAL0_CTRL__rec_bitnr__BITNR 16
#deine R_SER18
#define R_SERIAL0_CTRL__rec_parctle R_SERIAL0_efine R_WAIT1
#define R_SERIAL0_CTRL__t0
#define R_SERIAL0_CTRL__rec_stick_0_CTRL__tRIAL0_CTRL__rec_bitnr__BITNR 16
#d0_CTRL__t18
#define R_SERIAL0_CTRL__rec_parbulke R_SERIAL0_IDTH 2
#defi1
#define R_SERIAL0_CTRL__au0
#define R_SERIAL0_CTRL__rec_stick_0_CTRL__auRIAL0_CTRL__rec_bitnr__BITNR 16
#d0_CTRL__au18
#define R_SERIAL0_CTRL__rec_parepid_attIAL0_CTRL R_SERIAL0_CTRL__rec_stick_par_stop_bits_0
#define R_SERIAL0_CTRL__rec_stick__stop_bits_RIAL0_CTRL__rec_bitnr__BITNR 16
#d_stop_bits_18
#define R_SERIAL0_CTRL__rec_parsH 1
#defin R_SERIAL0_CTRL__rec_par__evenick_p0
#define R_SERIAL0_CTRL__rec_stick_ick_pRIAL0_CTRL__rec_bitnr__BITNR 16
#dick_p18
#define R_SERIAL0_CTRL__rec_parne R_Ptatus_CTRL__rts___WIDTH 1
#der__stick 1
#define R_SERIAL0
#define R_SERIAL0_CTRL__rec_stick_fine R_SERIALRIAL0_CTRL__rec_bitnr__BITNR 16
#dfine R_SERIALTRL__txd__WIDTH 1
#define R_SERIAL0_CTR_SERIAL0_CTRLe__disable 0
#define R_SERIAL0_CTR0_CTRL__tr_par__WIDTH 1
#define R_SERIAL0_CT
#define R_Snable__disable 0
#define R_SERIAL0_CTRdd 1
#define R_BITNR 13
#define R_SERIONFIG__ca1__BITNR 13
#TNR 19
#define R_SERIAL0_CTRL__rec_stickne R_DRWIDTH 1
#define R_SERIAL0_CTRL__rec_stictr_bitnr__tr_8b0
#define R_SERIAL0_CTRL__rec_str_bitnr__tr_8bno_PB_I2TRL__rec_bitnr__rec_8bit tr_bitnr__tr_8bPB_I2ine R_SERIAL0_CTRL__data_out__BI_WIDTH 1
#define R_SERIAL0_CTRL__rec_par_YTE 0xb0000063)
1
#define R_SERIAL0_CTRL__data_out__BIne R_SERIALine R_SERIAL0_CTRL__data_out__WIDTH 8
_WIDTH 1
 R_SERIAL0_BAUD (IO_TYPECAST_BYTE 0xbine R_SERIAL0_CTRL__rec_par_en__disable R_SERIAL0_BAUD_1
#define R_SERIAL0_CTRL__data_out__BITNR 0ts__dine R_SERIAL0_CTRL__data_out__WIDTH 8

#deftne R_SERIAL0_BAUD (IO_TYPECAST_BYTE 0xb000006_SERIAL0_CTRL__rec_bitnr__rec_8bit __tr_baud__c19k2 R_SERIAL0_BAUD__tr_baud__WIDTH 4
#define R_baud__c4800Hz 4
#define R_SERIAL0_BAUD__tr_Hz 8
#def R_SERIAL0_BAUD (IO_TYPECAST_BYTE 0x0_CTRL__tr_enable__BITNR 14
#define R_SEHz 10
#define R1
#define R_SERIAL0_CTRL__data_out__BTRL__tr_enaine R_SERIAL0_CTRL__data_out__WIDTH 80_CTRL__t R_SERIAL0_BAUD (IO_TYPECAST_BYTE 0x0_CTRL__auto_cts__BITNR 13
#define R_SERI4
#define R_SERI1
#define R_SERIAL0_CTRL__data_out__B_auto_cts__dine R_SERIAL0_CTRL__data_out__WIDTH 80_CTRL__au R_SERIAL0_BAUD (IO_TYPECAST_BYTE 0x_stop_bits__BITNR 12
#define R_SERIAL0_CTRL0_BAUD__rec_baud1
#define R_SERIAL0_CTRL__data_out__Bits__one_bit ine R_SERIAL0_CTRL__data_out__WIDTH 8_stop_bits_ R_SERIAL0_BAUD (IO_TYPECAST_BYTE 0xick_par__BITNR 11
#define R_SERIAL0__c9600Hz 5
1
#define R_SERIAL0_CTRL__data_out__BCTRL__tine R_SERIAL0_CTRL__data_out__WIDTH 8ick_p R_SERIAL0_BAUD (IO_TYPECAST_BYTE 0xfine R_SERIAL0_CTRL__tr_par__BITNR 10
#definc_baud__c115k2Hz 9
1
#define R_SERIAL0_CTRL__data_out__BRL__tr_par__eveine R_SERIAL0_CTRL__data_out__WIDTH 8fine R_SERIAL_SERIAL0_BAUD__tr_baud__c230k4Hz 10
#def9
#define R_SERIAL0_CTRL__tr_par_en__WI13
#define R_SERIASERIAL0_BAUD__tr_baud__c921k6Hz 12
#defin#define R_SERIAL0_BAUD__rec_baud__c921k6Hz 12
#R_SERIAL0_RE R_SERI_BITNR 13
#define R_SERITIMING__sdram__WIDTNR 19
#definene R_TIMER_CTerr__BITNR 7
#deitnr__tr_8bit 0
#define R_SERIAL0_CTRL__tr_IAL0_REC_CTRL_0
#define R_SERIAL0_CTRL__rec_sIAL0_REC_CTRL_RIAL0_CTRL__rec_bitnr__BITNR IAL0_REC_CTRL_ine R_DRAM_TIMINR 6
#define R_SERIA_WIDTH 1
#define R_SERIAL0_CTRL__rec_par_ine R_SERIAL0_Rma_err__ignore 1
#define R_SERIAL0_REne R_SERIAL0_CTRL__rec_par_en__BITNR 11
#define R_SERTRL__rec_enable__WIDTH 1
#define R_ine R_SERIAL0_CTRL__rec_par_en__disable IAL0_REC_CTIAL0_BAUD__rec_baud__BITNR 0
#define R_SERIAL0_Rrec_enable__BITNR 6
#define R_SERIAL0_REt_CTRL__rec_enable__WIDTH 1
#define R_SERIAL_SERIAL0_CTRL__rec_bitnr__rec_8bit 
#define R_SERI0_REC_CTRL__rec_enable__enable 1
#define R_0_REC_CTRL__sampling__BITNR 4
#define efine R_STRL__rec_enable__WIDTH 1
#define R0_CTRL__tr_enable__BITNR 14
#define R_SEtick_par__WIDTEC_CTRL__rts___inactive 1
#define R_TRL__tr_enable__disable 0
#define R_SEC_CTRL__rec_stTRL__rec_enable__WIDTH 1
#define R0_CTRL__auto_cts__BITNR 13
#define R_SERISERIAL0_REC_CTREC_CTRL__rts___inactive 1
#define R__auto_cts__disabled 0
#define R_SERIAL0IAL0_REC_CTRL__TRL__rec_enable__WIDTH 1
#define R_stop_bits__BITNR 12
#define R_SERIAL0_CTRSERIAL0_REC_CTRLEC_CTRL__rts___inactive 1
#define R_its__one_bit 0
#define R_SERIAL0_CTRL__se R_SERIAL0_REC_TRL__rec_enable__WIDTH 1
#define Rick_par__BITNR 11
#define R_SERIAL0_#define R_EC_CTRL__rts___inactive 1
#define R_CTRL__tr_stick_par__normal 0
#definr__rec_8bTRL__rec_enable__WIDTH 1
#define Rfine R_SERIAL0_CTRL__tr_par__BITNR 10
#definRIAL0_TR_CTRL (IO_EC_CTRL__rts___inactive 1
#define R_RL__tr_par__even 0
#define R_SERIAL0_CTRL_AL0_TR_CTRL__txd__ine R_SERIAL0_REC_CTRL__rec_stick_par_9
#define R_SERIAL0_CTRL__tr_par_en__WITRL__tr_enable__W__normal 0
#define R_SERIAL0_REC_CTRL__rL__txd__WIDTH 1
#define R_SERIAL0_TR_CTRL__enable__enaine R_rec_enable__WIDTH 1ine R_SERIAL0_CTRL__tr_bitnr__WIDTH err__WIDTH 1
#define tr_bitnr__tr_8bit 0
#define R_SERIAL0_CTRLbitnr__tr_7bit 1
#define R_SERIAL0_CTRL__out__BITNR 0
#define R_SERIAL0_CTRL__data_oIDTH 8

#define R_SERIAL0_BAUD (IO_TYPECYTE 0xb0000063)
#define R_SERIAL0_BAUD__tr__BITNR 4
#define R_SERIAL0_BAUD__tr_baud__ 4
#define R_SERIAL0_BAUD__tr_baud__c300Hz 0ine R_SERIAL0_BAUD__tr_baud__c600Hz 1
#deR_SERIAL0_BAUD__tr_baud__c1200Hz 2
#defineRIAL0_BAUD__tr_baud__c2400Hz 3
#define R_R_SERIAL0_BAUD___BITNR 4
#define R_SERIAL0_TR_CTRL__stoec_baud__c300Hz 0
#define R_k2Hz 9
#define RRIAL0_CTRL__rec_bitnr__rec_baud__c38k4Hz 7
#define R_SERIAL0_BAUD__trk2Hz 9
#define R0_TR_CTRL__tr_stick_par__BITNR 3
#define _tr_par__BITNR 2
#define R_SERIAL00_CTRL__tr_enable__BITNR 14
#definez 11
#define R_SERIAL0_BAUD__tr_baud__c92 12
#define R_SERIAL0_BAUD__tr_baud__c1843k3
#define R_SERIAL0_BAUD__tr_baud__c62504
#define R_SERIAL0_BAUD__tr_baud__reserve#define R_SERIAL0_BAUD__rec_baud__BITNR 0
ne R_SERIAL0_BAUD__rec_baud__WIDTH 4
#defineRIAL0_BAUD__rec_baud__c300Hz 0
#define R_L0_BAUD__rec_baud__c600Hz 1
#define R_SERIAUD__rec_baud__c1200Hz 2
#define R_SERIAL0_Brec_baud__c2400Hz 3
#define R_SERIAL0_BAUD__rud__c4800Hz 4
#define R_SERIAL0_BAUD__rec__c9600Hz 5
#define R_SERIAL0_BAUD__red__c19k2Hz 6
#define R_SERIAL0_BAUD__aud__c38k4Hz 7
#define R_SERIAL0_BAUD__aud__c57k6Hz 8
#define R_SERIAL0_BAUc_baud__c115k2Hz 9
#define R_SERIAL0_BAUD__red__c230k4Hz 10
#define R_SERIAL0_BAUD__rec_ba460k8Hz 11
#define R_SERIAL0_BAUD__rec_baud__c9z 12
#define R_SERIAL0_BAUD__rec_baud__c184362)
#define R_SERIe R_SERIAL0_CTRL__tr_par_e#define R_SERIAL0_BAUD__rec_baud__reserved 162)
#define R_SERIRIAL0_TR_CTRL__tr_par_en__enable 1
#dee R_SERIAL0_REC_CTRL__dma_err__BITNR 7
_parDTH 4
#define R_SITNR 19
#define R_SERIAL0_CTRL__rec_stick_parR_SERoutR_SERIAL0_REC R_SERIAL0_CTRL__rec_par__eveEAD__rxd__WIDT0
#define R_SERIAL0_CTRL__rec_stickEAD__rxd__WIDTRIAL0_CTRL__rec_bitnr__BITNR 16
#EAD__rxd__WIDT18
#define R_SERIAL0_CTRL__rec_paR_SERep3_ine R_SERIAL0_CTRL__rec_par_en__disable 0
#dL0_READ__par_err_ine R_SERIAL0_READ__overrun__WIDTH 1
#deAD__par_err_RIAL0_READ__overrun__no 0
#define R_SEAD__par_err_D__overrun__yes 1
#define R_SERIAL0_READ2_par_err__BITNR AD__par_err__yes 1
#define R_SERIAL0__framing_efine R_SERIAL0_READ__par_err__no 0
#defin__framing_0_READ__par_err__yes 1
#define R_SERIAL0__framing_D__overrun__yes 1
#define R_SERIAL0_READ1_par_err__BITNRle__BITNR 14
#define R_SERIALefine R_SERIAL0_Refine R_SERIAL0_READ__par_err__no 0
#defin_SERIAL0_R0_READ__par_err__yes 1
#define R_SERIAL0_SERIAL0_RD__overrun__yes 1
#define R_SERIAL0_READ0_par_err__BITNR__BITNR 13
#define R_SERIAL0__BYTE 0xb0000061)efine R_SERIAL0_READ__par_err__no 0
#definxb0000061)0_READ__par_err__yes 1
#define R_SERIAL0xb0000061)D__overrun__yes 1
#define R_SERIAL0_READtop_bits__BITNR 12
#define R_SERIAL0_CTRL__s 1
#define R_SERefine R_SERIAL0_READ__par_err__no 0
#defins__one_bit 0
#define R_SERIAL0_CTRL__stop_TATUS__cts___actD__overrun__yes 1
#define R_SERIAL0_REick_par__BITNR 11
#define R_SERIAL0_CTRLy__BITNR 5ine R_SERIAL0_READ__overrun__WIDTH 1
#deCTRL__tr_stick_par__normal 0
#define R_full 0
#dD__overrun__yes 1
#define R_SERIAL0_REfine R_SERIAL0_CTRL__tr_par__BITNR 10
#define R_R_SERIAL0_C_CTRL__tr_par__WIDTH 1
#define R_SERIAL0_C_SERIAL0_STATUS__oefine R_SERIAL0_STATUS__tr_ready__readar__odd 1
#define R_SERIAL0_CTRL__tr_par_en__B8
#defiR 9
#define R_SERIAL0_CTRL__tr_par_en__WIDTH  1
#define R_SERIverrun__BITNR 3
#define R_SERIAL0_STATUSefine R_SERIAL0_CTRL__tr_par_en__enable 1
#deL0_STATUS__par_er0_CTRL__tr_bitnr__BITNR 8
#define ady 1
#define R_SE__tr_bitnr__WIDTH 1
#define R_SERIAL0_CTRL__tr_biEAD__rxd__WIDTH 1
#define R_SERIAL0_READ__overng_err__TNR 11
#define R_SERIAL0_READ__overrun__WISERIAL0_STATUS__fraR_SERIAL0_BAUD__rec_baud__c921k6Hz 12
L0_STATUS__fra R_SERIAL0_BAUD (IO_TYPECAST_BYTE 0L0_READ__par_err__BITNR 10
#define R_SERIAL0_READSERIAL0_ST__WIDTH 1
#define R_SERIAL0_READ__par_err__l__yes 1

#define R_SEil__BITNR 0
#define R_SERIAL0_STATUS__data_AD__par_err_DTH 1
#define R_SERIAL0_STATUS__data_avail__framing_err__WIDTH 1
#define R_SERIAL0_R
#define R_SERIAL0_XOFRIAL0_REC_DATA (IO_TYPECAST_RO_BYTE 0xb0000 1
#define R R_SERIAL0_REC_DATA__data_in__BITNR 0
#defi__framing_DTH 1
#define R_SERIAL0_STATUS__data_avail_SERIAL0_READ__data_avail__no 0
#define Rtop 1
#define R_SERIALRIAL0_REC_DATA (IO_TYPECAST_RO_BYTE 0xb0000n__BITNR 0
# R_SERIAL0_REC_DATA__data_in__BITNR 0
#defi_SERIAL0_RDTH 1
#define R_SERIAL0_STATUS__data_availxb0000061)
#define R_SERIAL0_STATUS__xoffr__BITNR 0
#define R_SRIAL0_REC_DATA (IO_TYPECAST_RO_BYTE 0xb0000
#define R_S R_SERIAL0_REC_DATA__data_in__BITNR 0
#defixb0000061)DTH 1
#define R_SERIAL0_STATUS__data_avail_rec_baud__c600Hz 1
#define R_SERIAL0_BAUD__rR_SERIAL0_STATUS__cts___WIDTH 1
#define R_SERIARL__tr_baud__c300Hz 0CTRL__tr_baud__BITNR 28
#define R_SERIAL1_CTR0Hz 4
#define R_SERIAL0_BAUD__rec_baud__c960y__BITNR 5
#define R_SERIAL0_STATUS__tr_rSERIAL0_STk2Hz 6
#define R_SERIAL0_BAUD__rec_baud___full 0
#def__BITNR 0
#define R_SERIAL0_STATUS__data_57k6Hz 8
#define R_SERIAL0_BAUD__rec_bau_SERIAL0_STATUS__o#define R_SERIAL0_BAUD__rec_baud__c2_SERIAL0_STATUS__overrun__BITNR 3
#define R_SERIASERIAL0_STz 11
#define R_SERIAL0_BAUD__rec_baud__c921k6Hz 12
_SERIAL0_STATUS__o
#define R_SERIAL1_CTRL__tr_baud__c115k2fine R_SERIAL0_BAUD__rec_baud__c6250kHz 14
#defie R_SERIAL0_STATUS__par_err__WIDTH 1
#define R_SL__tr_baud__c6250kHz 14Hz 7
#define R_SERIAL1_CTRL__tr_baud__c57kefine R_SERIAL0_REC_CTRL__dma_err__BITNR 7
#deady 1
#define R_SERIAL0_READ__rxderr__WIDTH 1
#define R_SERIAL0L0_STATUS__fra_WIDTH 1
#define R__rec_baud__c1200Hz 2
#define R_EC_CTRL__rts___inactive 1
#define R1
#define R_SERIAL0_READ__overrun__no 0
#de_CTRL____rxd__WIDTTRL__rec_enable__WIDTH 1
#define L0_READ__par_err__BITNR 10
#define R_SERIAL0_READe R_SERIA__WIDTH 1
#define R_SERIAL0_READ__par_err__CTRL__rec_baud__c57k6L__rec_baud__c9600Hz 5
#define R_SERIAAD__par_err_rec_baud__c19k2Hz 6
#define R_SERIAL1_CT__framing_err__WIDTH 1
#define R_SERIAL0_R460k8Hz 11
#define R_Hz 8
#define R_SERIAL1_CTRL__rec_baud__c11 1
#define R_SERIAL0_READ__data_avail__define R_SERIAL1_CTRLrec_baud__c19k2Hz 6
#define R_SERIAL1_CT_SERIAL0_READ__data_avail__no 0
#define R_SERIAL1_CTRL__dma_erHz 8
#define R_SERIAL1_CTRL__rec_baud__c11n__BITNR 0
#define R_SERIAL0_READ__datar__stop 0
#define R_Srec_baud__c19k2Hz 6
#define R_SERIAL1_CTxb0000061)
#define R_SERIAL0_STATUS__xofffine R_SERIAL1_CTRL__Hz 8
#define R_SERIAL1_CTRL__rec_baud__c11
#define R_SERIAL0_STATUS__xoff_detect__CTRL__rec_enable__enrec_baud__c19k2Hz 6
#define R_SERIAL1_CT_REC_CTRL__rec_par_en__WIDTH 1
#define R_SERR_SERIAL0_STATUS__cts___WIDTH 1
#define R_SERIATH 1
#define R_SERIAable 1
#define R_SERIAL1_CTRL__rts___BIT_SERIAL0_REC_CTRL__rec_bitnr__BITNR 0
#defy__BITNR 5
#define R_SERIAL0_STATUS__tr_re R_SERIA
#define R_SERIAL0_REC_CTRL__rec_bitnr___full 0
#define R_SERIAL0_STATUS__tr_re__majority 1
#define R_SERIAL1_CTRL__sampling__middl_TR_CTRL (IO_TYPECAST_BYTE 0xb0000061)
#define R_SERIAL0_STATUS__overrun__BITNR 3
#define R_SERIA_rec_stick_par__normal9
#define R_SERIAL1_CTRL__rec_stick_pa_tr_enable__BITNR 6
#define R_SERIAL0_TR_CTRL__baud__c6250kHz 14
#define R_SERIAL1_CTRL__tr_bae R_SERIA_enable__disable 0
#define R_SERIAL0_TR_CTRL__tL0_STATUS__par_err__no 0
#define R_SERIAL0_STAc_par_en__BITNR 17
#dNR 5
#define R_SERIAL0_TR_CTRrr__BITNR 1
#define R_SERIAL0_STATUSERIAL0_TR_CTRL__auto_cts__z 2
#define R_SERIAL1_CTRL__rec_baud__c24SERIAL0_STATUS__framing_err__yes 1
#define R_L0_STATUS__data_avail__BITNR 0
#define R_SERIALTUS__data_avail__WIDTH 1
#define R_SERIAL0_SITNR 0
#define R_SERIAefine R_SERIAL0_TR_CTRL__tr_stic__rec_baud__c57k6Hz 8
#define R_SERIAL1_CTRBYTE 0xb0000060)
#define R_SERIAL0_REC_DATA__data_ITNR 0
#define R_SERIAL0_REC_DATA__data_in__WID
#define R_SERIAL0_XOFF (IO_TYPECAST_UDWORD 0xb00)
#define R_SERIAL0_XOFF__tx_stop__BITNR 9
#defiSERIAL0_XOFF__tx_stop__WIDTH 1
#define R_SERIAL0_Xtx_stop__enable 0
#define R_SERIAL0_XOFF__tx_sttop 1
#define R_SERIAL0_XOFF__auto_xoff__BITNR 8ine R_SERIAL0_XOFF__auto_xoff__WIDTH 1
#define RAL0_XOFF__auto_xoff__disable 0
#define R_SERIAL0_Xauto_xoff__enable 1
#define R_SERIAL0_XOFF__xofr__BITNR 0
#define R_SERIAL0_XOFF__xoff_char__WI

#define R_SERIAL1_CTRL (IO_TYPECAST_UDWORD 0xb68)
#define R_SERIAL1_CTRL__tr_baud__BITNR 28
#def_SERIAL1_CTRL__tr_baud__WIDTH 4
#define R_SERIARL__tr_baud__c300Hz 0
#define R_SERIAL1_CTRL__tR_SERIAL1_CTRL__tr_baAL1_CTRL__tr_stick_par__normal 0
#defiSERIAL0_TR_DATA__data_out__WIDTH 8

#definIAL1_CTRL__tr_baud__c4800Hz 4
#define R_Sbaud__c57k6Hz 860)
#define R_SERIAL0_READ__xofjority 1
#define R_SERIAL1_CTRL__recbaud__c57k6Hz 8L1_CTRL__tr_stick_par__stick 1
#defineIAL0_READ__xoff_detect__no_xoff 0
#115k2Hz 9
#define R_SERIAL1_CTRL__tr_baud__cfine R_SERIAL1_CTRL__tr#define R_SERIAL1_CTRL__tr_par_en__e_SERIAL0_READ__cts___WIDTH 1
#define R_SERIAL0TRL__tr_baud__c1843k2Hz 13
#define R_SERIALL__tr_baud__c6250kHz 14
#define R_SERIAL1_CTRL__ R_SERIAL1_CTRL__rec_b#define R_SERIAL1_CTRL__tr_par_en__eready__WIDTH 1
#define R_SERIAL0_READ__tr_reaRIAL1_CTRL__rec_baud__c300Hz 0
#define FM_NUMBEMING__sdram__WIDTH 1
#define 2_STAT__run__stAL1_BAUD__tr___valu2 1
#define R_BUS_STAaud__c1200Hz 2
#defineT_DMA_1_STAT__trf_coAL1_BAUINTERVAL1
#define R_SERIAL0_READ__rxe R_TIMER_CTRLtr_baud__c4800HfinexL0_CTRL__r__syncser3__WIDT
#define R_SERIAL1_Bwork/e__BITNR 13
#defi
#define R_SEadjctive 1
#define R_SERIAL 7
#define R_SERIAwork/efine R_EXT_DMc57k6HzREMAININGBITNR 1
#define R_SERIAL0_STATU1ud__c230k4Hz 10
#15k2Hz 9
#de2
#define R_SERIAL1_BAUD__tr_baud_SERIAL1_BAUD__tr_bwork/etC (IO_TYPECAST_BYFM_PSTARec_stick_par__BITNR 19
#defin R_TIMER_CTRL_define R_SERI2
#define R_SERIAL1_BAUD__tr_baud__BAUD__tr_baud__baud__c921k6Hz 12
#defiRH5k2Hz 9
#define R_SERIAL0_CTRL__rec_bae R_PORT_PA_Define R_SERIAfinebbles0_3_zw__0_3_lw__WIDT_BAUD__rec_baud__WIDTH 4I2C__i2c_clk__BITNR 1
D__rec_baud__WIDTH 4PB_I2C__i2c_clk__WID__rec_baud__WIDTH 4_PORT_PB_I2C__i2c_oeD__rec_baud__WIDTTATES__pc__syncser3__WIDTRIAL1_BAUD__rec_baud0
#define R_SERIAL1_BAUD__rec_baud__c60ine R
#define R_SERIAL1_BAUD__rec_baud_1c1200Hz 2
#define R_SERIAL1_BAUD__usTATES__pcsi0__WIDTH 1
#def#define R_SERIALPB_I2C__syncser3__port4Hz 7
#define R_SSE0
#define R_SERIAL1_BAUD__rec_ERIALDiff0c_baud__c19k2Hz 6
#define R_SERIAL9
#d11_BAUD__rec_baud__c57k6Hz 8
#define 1R 12
#define R_SE4Hz 7
#define s0_3_zw___BAUD__rec_baud__c57k6Hz 8
#deHz 0
#def_baud__c921k6Hz 12
#define R_SERIe R_SERIAL1_BAUD__rec_baud__c115k22z 9
#define R_SERIAL1_BAUD__rec_baud__Hz 14
#z 10
#define R_SERIAL1_BAUD__recfine __c460k8Hz 11
#define R_SERIAnne Ractive 1
#define R_SERIAL000006a)
#define R_AL1_BAUDe R_SERIAL1_BAUD__PORTng__WIDT1fine R_SERIAL1_BAUD__tr_baud__c2DRAM_TIMING__L__dma_err__WIDTH 1
__speL0_CTRL__rle__BITNR 14
#dene R_SERIAL1_REC_CTRL__dm0
#define R_SERIAL1_BAUD_R_SERIAL1_REC_CTRL__dmful__output 1

#define R_SERIAL1_REC_CTRL__reclowle__BITNR 6
#define R_SERIAL1_REC_CpowR__dir2__o__BITNR 13
#defi0
#define R_SERIAL1_REC_C_enable__BITNR 6
#define R_SERIAL1_REC_Cfine AL1_BAUD__rec_baud__c38k4Hzine R_SERIAL1_REC_CTRL_CTRL__rts___BITNR 5
#define R_SERIAL1_REC_CTRLbaud__c9600Hz 5
#definine R_SERIAL1_REC_CTRL200Hz 2
#define R_SERIAR_SERIAL1_REC_CovercurrenTRL__rts_c460k8Hz 11
#defineERIAL1_REC_CTRL__sampling__W_enable__BITNR 6
#define R_SERIAL1_REC_C__sampling__Wnactive 1
#define R_SERIAL1_REC_CTRL___sampling__Wng__BITNR 4
#define R_SERIAL1_REC_CTRLRT_PB_IL0_CTRL__r_BAUD__rec_baud__c5L__rec_stick_par__WIDTH 1
_enable__BITNR 6
#define R_SERIAL1_REC_CT__WIDTH 1
nactive 1
#define R_SERIAL1_REC_CTRL_ar__stick 1ng__BITNR 4
#define R_SERIAL1_REC_CTRLR_PORT0_CTRL__rts___WIDTH 1
#deCTRL__rec_par__WIDTH 1
#def_enable__BITNR 6
#define R_SERIAL1_REC_CTH 1
#defnactive 1
#define R_SERIAL1_REC_CTRL_TH 1
#defng__BITNR 4
#define R_SERIAL1_REC_CTRLconnecAL0_CTRL__rble__WIDTH 1
#define R_SERIAL1_RECfine R_SERI_enable__BITNR 6
#define R_SERIAL1_REC_Cfine R_SERInactive 1
#define R_SERIAL1_REC_CTRL_fine R_SERIrity 1
#define R_SERICTRL__rec_stick2fine R_SERIAL1_BAUD__tr_baud__c2ine R_TIMER_Pnr__WIDTH 1
#define _CTRL__dma_err__ignore 1
#define R_SERIAL1_RECCTRL__rec__enable__BITNR 6
#define R_SERIAL1_RECTRL__rec_c_enable__WIDTH 1
#define R_SERIAL1_CTRL__rec_rec_enable__disable 0
#define R_SER2AL1_REC_CTRL__rec_enable__enable 1
#define R_S_CTRL__tr_O_TYPECAST_BYTE 0xb0000069)
#define R_SEEC_CTRL__rts___WIDTH 1
#define R_SERIAL1_RECTRL__tr_ennable__WIDTH 1
#define R_SERIAL1_TR_CTRL__tr_ennactive 1
#define R_SERIAL1_REC_CTTRL__tr_enng__BITNR 4
#define R_SERIAL1_REC_C2RL__sampling__WIDTH 1
#define R_SERIAL1_REC_CTRL__sa_CTRL__auto_cts_O_TYPECAST_BYTE 0xb0000069)
#define R_SEajority 1
#define R_SERIAL1_REC_CTRL__rec_stickbits__BITNR 4
#do_cts__WIDTH 1
#define R_SERIAL1_TR_CTar__stick 1#define R_SERIAL1_REC_CTRL__rec_stick_bit 0
#defineO_TYPECAST_BYTE 0xb0000069)
#define R_SERr__stick 1
#define R_SERIAL1_REC_CTRL__rec_p_bit 0
#defineo_cts__WIDTH 1
#define R_SERIAL1_TR_CTTH 1
#define R_SERIAL1_REC_CTRL__rec_par__evenal 0
#defineO_TYPECAST_BYTE 0xb0000069)
#define R_SEe R_SERIAL1_REC_CTRL__rec_par_en__BITNR 1
#define R_SERo_cts__WIDTH 1
#define R_SERIAL1_TR_CTfine R_SERIAL1_REC_CTRL__rec_par_en__disable 0
#_SERIAL1_TR_CTO_TYPECAST_BYTE 0xb0000069)
#define R_SEe R_SERIAL1_REC_CTRL__rec_bitnr__BITNR 0
#defL__tr_par_en__rity 1
#define R_SERIEPT_INDEX00003b)
#define R_PORT_PB_I2err__stop 0
#defiIAL1_TR_C2
#define R_SERIAL1_BAUD__tr_ba_CTRL__tr_bitnr__Bwork/e5 0
#define R_SERIAL1DATAbaud__c600Hz 1
#define R_SERI#define R_TIME R_SERIAL1_T2
#deiine R_SERDRAM_TIMING__L1_TR_CTRL__tr_bitnr_I2C__i2c_clk__BITNR 1
R_CTRL__tr_bitnr_baud__c9600Hz 5
#deR_CTRL__tr_bitnr__PORT_PB_I2C__i2c_oeR_CTRL__tr 0
#_dir2__ouAL1_TR_DATA__data_out__BITout__WO_TYPECAST_BYTE 0xb0000068)
#defout__WERIAL1_TR_DATA__data_out__BITout__Wefine R_SERIAL1_TR_DATA__data_AL0_CTcount_pare R_SERI__BITNR 13
#defiAD__xoff_detect__WIDTH 1
#AL1_BAUD__rec_baud__c1R_CTRL__trTH 1
#define ne R_SERIAL1_BAUoff_detect__xoffO_TYPECAST_BYTE 0xb0000068)
#deflowCTRL__dma_err_2__syncser3__WIDTEAD__cts___WIDTH 1
#d14
#define R_SERIAL1_READ__cts___WIDTH 1
#dERIAL1_TR_DATA__data_out__BIT_WIDTH 1
#define R_SERIAL1_TR_DATA__data_ne R__DRAM_TIMING__rp__WI__tr_ready__WIDTH 1
fine R_SERIAL1_READ__xoff_detectDTH 1
19k2AL1_TR_DATA__data_out__BITDTH 1
pRT_PB_I2C__syncserAL1_READ__rxd__BIRT_PB_I2C__syncserAL1_READ__rxd__Bundef1
#define R_SERIAAD__xoff_detect__Wle__WIDTH 1IDTH 1
#define R_SERIAL1_RL1_READ__ovefine R_SERIAL1_READ__xoff_detectL1_READ__ovenooverru 1
#define R_SERIAL1_READ__L1_READ__ovestRT_Pine R_SERIAL1_READ__xoff_detect__WDTH bus#define
#define R_SERIAL1_READ__overrun__yes buffer#define__BITNR 11
#define R_SERIAt_rxd_/etrax_ng/doc/work/eefine R_SERIAL1_READ_O_TYPECAST_BYTE 0xb0000068)
#defetect__WIDTHREAD__framidefine R_WAIT_WIDTH 1
#define R_SERIAL1_READfine R_SERIAL1_READ__xoff_detectmax_le1
#defineCTRL__rec_par_en__SERIAL1_READ__data1__c9600_err__no 0
#define R_SERICONFIG__sram_wr__ext #define R_SERIAL1_NFIG__scsi0__port_cs 0R_CTRL__tr0Hz BITNR 0
#define R_SERIAL1_T 1
#define 1__c9600Hz 5
#definail__yes 1
#dISOR_CTRL__tr_bitnr__tr_8bit 0
#define R_SERIAL1_TR_CTRL__tISOtr_bitnr__tr_7bit 1

#define R_SERIAL1_TR069)
#defineO_TYPECAST_BYTE 0xb0000068)
#de069)
#defineERIAL1_TR_DATA__data_out__BI069)
#defineefine R_SERIAL1_TR_DATA__data069)
DTH 1
#define R_SERIAL1_READ__tr_readyATUS__xoff_fine R_SERIAL1_READ__xoff_detecATUS__xoff_ady 1
#define R_SERIAL1_READ_ATUS__xoff_ITNR 12
#define R_SERIAL1_RETATUS__cts___WIDTH 1
#define R_SERIAL1_ATUS__xoff_verrun__BITNR 11
#define R_SERI069)
L1_READ__overrun__WIDTH 1
#define R_SERIAL1_ERIAL1_STATUS__trs___BITNR 6
#define R_SERIAL1_STATUSverrun__yes 1
#define R_SERIAL1_READ__par_err_TUS__tr_ready__refine R_SERIAL1_READ__par_err__WTUS__tr_ready__ree R_SERIAL1_READ__par_err__no 0
#deTUS__tr_ready__reTBD3ready__BITNR 5
#define R_SERIALEAD__data_avail__BITNR 8
#define R_SERIALERIAL1_STATUS_work/etfine R_SERIAL1_STATUS__rxd__BITL1_READ__data_avail__no 0
#define US__par_eIAL1_READ__data_avail__yes 1
#d069)
fine R_SERIAL1_READ__data_in__BITNR 1_STATUS__ine R_SERIAL1_READ__data_in__WIDdy 1
#define R_SERr__tr_8bit 0
#define R_SERIAL1_TR_CTRL__tSERIA_bitnr__tr_7bit 1

#define R_SERIAL1_TRing_err__WIDO_TYPECAST_BYTE 0xb0000068)
#deing_err__WIDERIAL1_TR_DATA__data_out__BIing_err__WIDefine R_SERIAL1_TR_DATA__dataSERIAout__WIDTH 8

#define R_SERIAL1_READ (1_STATUS__dno 0
#define R_SERIAL1_STATUS__framine R_SERIAL1_READ__xoff_detect__BIRIAL1_STATUail__BITNR 0
#define R_SERIAL1_STAfine D__framinng_err__no 0
#define R_SEE 0xb0000068no 0
#define R_SERIAL1_STATUS__frami0000068S__data_avail__yes 1

#define R_S0000068ail__BITNR 0
#define R_SERIAL1_STA R_Sres_1_CMD__wiR_SERIAL1_READ__xoff_deteR_SERIAL1_XOFF_no 0
#define R_SERIAL1_STATUS__framiIAL1_XOFF_qui R_PORT_PB_I2C__i2cne R_SERIAL1_XOFF__tx_stail__BITNR 0
#define R_SERIAL1_STA0
#def 1
#define R_SERIAL1_READ__cts__o_xoff__BITno 0
#define R_SERIAL1_STATUS__framif__BITS__data_avail__yes 1

#define R_Sf__BITT_UDWORD 0xb000006c)
#define R_SERIAL1define R_SERIAL1_READ__cts___acti1_XOFF__xoop__WIDTH 1
#define R_SERIAL1_XOFF__tx_sisable 0
#define R_SERIAL1_XOFF__a_CTRLail__BITNR 0
#define R_SERIAL1_STADTH 1
#define R_SERIAL1_READ__tr_readyR_SERIAL0_dy__full 0
#define R_SERIAL1_STAFF__au_cs 0
_phasoverrun__WIDTH 1
#define R_SERIAL1_0Hz 0
#define R_SERIno 0
#define R_SERIAL1_STATUS__framiAD__framing_err__BITNR 9
#define R_RIAL2_CTno 0
#define R_SERIAL1_STATUS__framiEAD__data_avail__BITNR 8
#define R_SERIALne R_SERIAL2_Cun__yes 1
#define R_SERIAL1_STAT230k4Hz 4
#define R_SERIAL1_BAUefine R_SERIAL2_CTIAL1_READ__data_avail__yes 1
#dSERIAfine R_SERIAL1_READ__data_in__BITNR ne R_SERIAine R_SERIAL1_READ__datSNMP_TERRO_baud__c600Hz 1
#define R_SERIMER_CTRL__clks__c230k4Hz 10
#2
#define R_SERIAL1_BAUD__tr_bafine R_SERIAL2_CTRL_ine R_SERIAL1_BAUD__tr_bEPID_ATT 1
#define R_PORT_L2_CTRL__tr_baud13
#define R_SERI3
#define_bitnr__BITNR 0
#define R_SERIAL1AL2_CTRL__tr_bauine R_SERIAL1_BAUD__tr_berr_1_DISABL_SET__dir5__outdefine R_PORT6ec_8bit 0
#definee R_SERIAL2_Cine R_PORe R_SERIAL1_READ__data_i__rec_baud__c300Hz 0
#deI2C__i2c_clk__BITNR 1
__rec_baud__c300Hz 0
#de_POR_SERIAL2_CTRL__rec_baud__c600Hz 1
#definnPA_DIR__dir2__orec_baud2ERIAL2_CTRL__rec_baud__WIDTH 4
#def5ud__c230k4Hz 10
#baud__c4800Hz300Hz 0
#define R_SERIAL2_CTRL__rec_befine R_SERIAL2_CTRLe R_SERIAL2_CTRL__rec_baudefine R_SERIAL2_CTRLR_SERIAL2_CTRL__rec_baudefine R_SERIAL2_CTRLR_SERIMA_1_CMMU_rq_ack__WIDTH 1
#define RMMU_CONFIefine R_SERIAL1rr__BITNR 1
#de_PRESCALE__pre__rec_baudET__daR_PORT_PB_CONFDRAM_TIMING__aud__c460k8Hz 11
#definework/etrax_ng_regsaud__c460k8Hz 11
#define__cs6__port 0
#defiaud__c460k8Hz 11
#define_cs 1
#defR_SERIAL2_CTRL__rec_bainv_exce R_PORT_PIDTH 2
#defi2_CTRL__rec_baud__reseine R_SERIAL2_CTRL__rec_baud__baud__rese
#define R_SERIAL2_CTRL__rec_babaud__rese 14
#define R_SERIAL2_CTRL__rec_accd__reserved 15il__WIDTH 1
ERIAL2_CTRL__dma_err__ine R_SERIAL2_CTRL__rec_baud___dma_err__
#define R_SERIAL2_CTRL__rec_ba_dma_err__ 14
#define R_SERIAL2_CTRL__rec_wed__reserved 15sram_ew__WID0
#define R_SERIAL2_Cine R_SERIAL2_CTRL__rec_baud__SERIAL2_C
#define R_SERIAL2_CTRL__rec_baSERIAL2_C 14
#define R_SERIAL2_CTRL__rec_seg_ 1
#definew32 1
#defin 0
#define R_SERIALine R_SERIAL2_CTRL__rec_baud___SERIALsegCTRL__sampling__BITNR 20
#definepagn/asic/bin/regg__BITNR 20
#def#define R1_bw32 1
#def_CTRL__sampling__miIAL2_CTRL__sampling__BITNR 20
#defEXT_D_SERIAL2_CTRL__sampling__WIDTHe1
#define R_SERIAL2_CTRL__sampling__PB_SET__dMER_CTRL__pr_stick_par__WIDTH 1IAL2_CTRL__sampling__BITNR 20
#define rec_stick_par__BITNR 19
#definek4Hz efine R_SERIAL2_CTRL__sampling__DIR__direfine R_SERIA__BITNR 18
#define IAL2_CTRL__sampling__BITNR 20
#defcrec_stick_par__stick 1
#define R_Sc1
#define R_SERIAL2_CTRL__sampling_define R_WIDTH 8

#defL2_CTRL__rec_par_enIAL2_CTRL__sampling__BITNR 20
#defFIG___SERIAL2_CTRL__sampling__WIDTHb1
#define R_SERIAL2_CTRL__sampling___sram_typAL2_CTRL__rec_par_en__enable 1
IAL2_CTRL__sampling__BITNR 20
#defT_DMA_SERIAL2_CTRL__sampling__WIDTHa1
#define R_SERIAL2_CTRL__sampling_efine R_Define R_WAITbit 0
#define R_SERIAL2_CTRL__sampling__BITNR 20
#def1
#de_SERIAL2_CTRL__sampling__WIDTH91
#define R_SERIAL2_CTRL__sampling_ R_DRAM_T
#define R_SERIAL2_CTRL_ble__BIIAL2_CTRL__sampling__BITNR 20
#defFIG___SERIAL2_CTRL__sampling__WIDTH81
#define R_SERIAL2_CTRL__sampling_NG__rh__W1
#define R_SERIAL2_CTRL
#definIAL2_CTRL__sampling__BITNR 20
#def 18
#_SERIAL2_CTRL__sampling__WIDTH71
#define R_SERIAL2_CTRL__sampling_m the filc_enable__enable 1
#defiAL2_CTRIAL2_CTRL__sampling__BITNR 20
#defONFIG_SERIAL2_CTRL__sampling__WIDTH61
#define R_SERIAL2_CTRL__sampling_ts/etrax__rts___inactive 1
#define R_
#define R_SDRAM_CONF_SERIAL2_CTRL__stopR_SERIAL2_CTRL__stop_bits__WIDTH51
#define R_SERIAL2_CTRL__sampling_define R_#define R_SERIAL2_CTRL__sampIG__bank_sel1__bit28 L2_CTRL__tr_stick_pR_SERIAL2_CTRL__stop_bits__WIDTH41
#define R_SERIAL2_CTRL__sampling_WIDTH 2
#e R_SERIAL2_CTRL__rec_stick_DRAM_CONFIG__bank_sel_par__WIDTH 1
#defiR_SERIAL2_CTRL__stop_bits__WIDTH31
#define R_SERIAL2_CTRL__sampling_BAUD__rec_baud__c921k_CTRL__tr_par_en__Bne R_SERIAL2_CTRL__tr_par__even 0
l0__b_SERIAL2_CTRL__sampling__WIDTH_CTRL2_CTRL__rec_par__BITNR 18
#defiTATES__pcsRL__tr_par_en__enable 1
#definne R_SERIAL2_CTRL__tr_par__even 0
CMD___SERIAL2_CTRL__sampling__WIDTHIAL1L2_CTRL__rec_par__BITNR 18
#defiITSTATES__8bit 0
#define R_SERIAL2_CTRL_ne R_SERIAL2_CTRL__tr_par__even 0
_STAT_SERIAL2_CTRL__sampling__WIDTH0tnr__tr_8ne R_SERIAL2_CTKSEd__c230k4Hz 10
#efine R_SERIAL2_CTRL__rec_baud_O_TY R_SERIAL2_CTRL__rts___inactive __tr_baud__BIne R_SERIAL2_CTRL__tr___tr_baud__BIERIAL2_CTRL__data_ou__tr_baud__BIr__tr_8bit 0
#define __tr_baud__middle 0
#define R_SERIAL0Hz 1
#defined__WIDTH 4
#define R_SERIAL2_BAURL__rec_stick_par__BITN__tr_baud__c2L2_BAUD__tr_baud__c600Hz 1
#defH 1
#define R_SERIAL2_CTRLfine R_SERIALd__WIDTH 4
#define R_SERIAL2_BAU_rec_stick_par__stick 1__c19k2Hz 6
#L2_BAUD__tr_baud__c600Hz 1
#defne R_SERIAL2_CTRL__rec_parRIAL2_BAUD__td__WIDTH 4
#define R_SERIAL2_BAU
#define R_SERIAL2_CTRLz 9
#define RL2_BAUD__tr_baud__c600Hz 1
#def_en__BITNR 17
#define R_SEBAUD__tr_baudd__WIDTH 4
#define R_SERIAL2_BAU_CTRL__rec_par_en__disa
#define R_SEL2_BAUD__tr_baud__c600Hz 1
#def 1
#define R_SERIAL2_CTRL_UD__tr_baud__d__WIDTH 4
#define R_SERIAL2_BAUbitnr__WIDTH 1
#define define R_SERIL2_BAUD__tr_baud__c600Hz 1
#defSERIAL2_CTRL__rec_bitnr__c_baud__WIDTHd__WIDTH 4
#define R_SERIAL2_BAU#define R_SERIAL2_CTRL_ERIAL2_BAUD__L2_BAUD__tr_baud__c600Hz 1
#def_BITNR 14
#define R_SERIA1200Hz 2
#defd__WIDTH 4
#define R_SERIAL2_BAUL__tr_enable__disable 0_BAUD__rec_baL2_BAUD__tr_baud__c600Hz 1
#deffine R_SERIAL2_CTRL__autoz 5
#define Rd__WIDTH 4
#define R_SERIAL2_BAUWIDTH 1
#define R_SERIA__rec_baud__cL2_BAUD__tr_baud__c600Hz 1
#defCTRL__auto_cts__active 1
define R_SERId__WIDTH 4
#define R_SERIAL2_BAUne R_SERIAL2_CTRL__stopc_baud__c230kL2_BAUD__tr_baud__c600Hz 1
#def__one_bit 0
#define R_SERdefine R_SERId__WIDTH 4
#define R_SERIAL2_BAU2_CTRL__tr_stick_par__Bec_baud__c184L2_BAUD__tr_baud__c600Hz 1
#defDTH 1
#define R_SERIAL2_C
#define R_SEd__WIDTH 4
#define R_SERIAL2_BAUL__tr_stick_par__stick CTRL (IO_TYPEL2_BAUD__tr_baud__c600Hz 1
#defne R_SERIAL2_CTRL__tr_parerr__BITNR 7
d__WIDTH 4
#define R_SERIAL2_BAU#define R_SERIAL2_CTRL_RIAL2_REC_CTRL2_BAUD__tr_baud__c600Hz 1
#def__BITNR 9
#define R_SERIA__ignore 1
#dd__WIDTH 4
#define R_SERIAL2_BAUL__tr_par_en__disable 0ERIAL2_REC_CTL2_BAUD__tr_baud__c600Hz 1
#deffine R_SERIAL2_CTRL__tr_bc_enable__disd__WIDTH 4
#define R_SERIAL2_BAUIDTH 1
#define R_SERIALdefine R_SERIL2_BAUD__tr_baud__c600Hz 1
#defRL__tr_bitnr__tr_7bit 1
#__rts___WIDTHd__WIDTH 4
#define R_SERIAL2_BAUR_SERIAL2_CTRL__data_ouERIAL2_REC_CTfine R_SERIAL2_BAUD (ICTRHz 4
#define R_0_CTRL__rec_b4400Hz 3
#defimpling__c_baud__reserved 1
#define R_SERIALWIDTH 1
#definene R_SERIAL2_CTRL__tr_pWIDTH 1
#define
#define R_SERIAL2_CTRL_WIDTH 1
#define 14
#define R_SERIAL2_CTRWIDTH_dma_err__ignore ck_par__BITNR 3
#define R_SERIA0
#define R_SERIAL2_REC_CTRL_CTRL__rec_enable__WIDTH 1
#defineL__rec_stick_pa__rec_stick_par__BITNR 3
#defiSERIAL2_CTRL__rck_par__stick 1
#define R_SERIA0
#define R_SERIAL2_REC_CTRLne R_SERIAL2_CTRL__rts___WIDTH 1
c_par__WIDTH 1_cs 1
#define R_PORT___reENL2_CTRL__rec_baud__WIDTH 4
#de24e R_PORT_PA_DAL2_REC_CT8Hz 11
#define R_SER1
#define R_SERI__rec_par_en__BITNR ne R_SERIAL2_CTRL__tr___rec_par_en__BITNR 
#define R_SERIAL2_CTRL__rec_par_en__BITNR even 0
#define R_SERIAL2_KBASE_L 8

#define R_SERIAL1_STATUS (_SYNC_SERIAL_P
#define R_Sfinesene R_SERIAop__BITNR 9
# R_SERIAL2_REC_CTRL__rNFIG__scsi0__port_ R_SERIAL2_REC_CTRLm the fileec_bitnr__rec_8bit 0
#define R_SERTRL__rec_bitnr__rec_8bit 0
#define R_ts/etrax_nfine R_SERIAL2_RE(IO_TYPECAST_BYTETRL__rec_bitnr__rec_8bit 0
#define R_define R_ec_enable__enableSERIAL2_TR_CTRL__tTRL__rec_bitnr__rec_8bit 0
#define R_WIDTH 2
#dR_SERIAL2_REC_CTRe R_SERIAL2_TR_CTTRL__rec_bitnr__rec_8bit 0
#define R_s0_3_zw__r__WIDTH 1
#define R_SERIAL2_REable__BITec_bitnr__rec_8bit 0
#define R_IAL1_BAUD__rec_baud__CTRL__auto_cts__BITNR fine R_SERIAL2_TR_CTRL__auto_cts__BITDTH 1
#define R_SERIAL2_RE2_TR_CTRL__auto_c_PB_I2C (IO_TYPECAS R_SERIAL2HIERIAL2_REC_CTRL__rec_bitnr__BIDRAM_TIMING__1
#define R_EC_CTRLdefine R_Sr__WIDTH 1
#define R_S_TR_CTRL__stfine R_SERIAL2_TR_CTRL__auto_TR_CTRL_e__WIDTH 1p_bits__one_bit 0
#define R_SERIALL__stop_bits__one_bit 0
#define R_SERine R_SERIsabled 0
#define R_SERpar__BITNR 3L__stop_bits__one_bit 0
#define R_SERne R_SERIATH 1
#define R_SERIAL2R_CTRL__tr_sL__stop_bits__one_bit 0
#define R_SER_en__BITNRenable__WIDTH 1
#defindefine R_SERL__stop_bits__one_bit 0
#define R_SER__sram_ty__WIDTH 1
#define R_SERIAL2_TR_D__tr_baup_bits__one_bit 0
#define R_SERefine R_DRIAL2_TR_CTRL__tr_par__odd 1
#defie R_SERIAL2_TR_CTRL__tr_par__odd 1
#d R_DRAM_Te R_SERIAL2_TR_CTRL__tr_stick_p400Hz 3
#_cts__active 1
#dCONTH 16

#define R_Edd 1
#define RONFIG__ca1__Wine R_SERIASERIAL_tnr__tr_7bine R_SERIAL2_CTRL_2_TR_CTRL__tr_bRIAL1_BAUD__tr_baud__recAUS_SET__dir5__outL__tr_baud__c6250kSHARED_RAM_CON#define R__vpata_avail_e R_SERIAL2_CTRL_IAL2_TR_CTRwork/etTRL__rec_bitnr__rIAL2_Tmissd__reserved 15
#define R_SERIALAST_BYTE 0xb00000ne R_SERIAL2_CTRL__tr_pAST_BYTE 0xb00000_PORT_PB_I2C__i2SERIAL2_TR_DATA__data_baud__c9600Hz 5SERIAL2_TR_baud__reserved 150
#define R_SERIAL2_TR_g__middle 0
#define R_SERIAL2_RECff_detect__BITNRout__WIDTH 8

#define R_SERbaud__reseIO_TYPECAST_RO_UDWORD 0xb0_dma_err__ignore ine R_SERIAL2_CTR#define R_SERIAL 15
#define R_SERIAL2_READ__x_dma_err__out__WIDTH 8

#define R_SER_dma_err__IO_TYPECAST_RO_UDWORD 0xb0SERIAL2_CTRL__rTR_DATA (IO_TYPECAST_BY2
#define R_SERIAL2_REC_CTRL__reinactive 1
#defout__WIDTH 8

#define R_SERSERIAL2_CERIAL2_READ__cts___active 0r3__port 0
#
#define R_SERIALIAL2_READ__trine R_SERIAL2_READ__tr_ready__AD__trwritine R_SERIAL2_CTRL_efine R_SERIAreaR_SERIAL0_CTRLR 12
#definTRL__tr_bitnr__BITNR 0
#define R1
#define R_SERRIAL1_BAUD__tr_baudTLB_SELECAL2_TR_CTRL__tr_par_en__enabIDTH 1
#definerun__WIDTHL2_Rdex_PB_CONFIG__cs6__BITNdefine R_SERIAL2_R_SERIAL2_READ__overrun__SERIAL2_REC_CTRL__rec_bitnr__BEN_CONFIG__usbNR 10
__pfCTRL__tr_bitnr__tr_7biefine R_SERIAERIAL2_TR_DATA (IO_efine R_globR_BUS_CONF__par_err__no 0
#def 1
#defiPB_SET__dir4__inputframing_err__BI_PORT_PB_I2C__i2RIAL2_READ__frambaud__c9600Hz 5RIAL2_RE_bitnr__tr_7b1
#define R_P_err__no 0
#deTNR 9
#define R_SERIAL2_REdata_avail__BITNR 0
#deD__framing_err_L2_READ__framing_err__nkernORT_PB_I2Cvail__BITNR 8
#definWIDTH 1
TNR 9
#define R_SERIAL2_REWIDTH 1
ta_avail__BITNR 8
#definWIDTH 1
L2_READ__framing_err__nwT_PB_CONFIG__cs6__BITNBITNR 0
#deTNR 9
#define R_SERIAL2_RE
#deta_avail__BITNR 8
#defin
#debaud_ail__BITNR 8
#dR_SERIAL2_TR_CTRL__stop_bits__B registers
!*/ R_SER_TR_CTRL__tr_bitnr__tr_7bi_SERIAL2_STAT_SERIAL2_READ__par_err_IAL2TRL__tr_bitnr__BITNR 0
#defxoff_detect__no_xRIAL1_BAUMA_1_CSyncrounous  R_EXT ne R_rq_ack__WIDTH 1
#define R_YNC_SERIAL1_RECAL1_TR_CTRL__tr_bit13
#define R_DRAM_ R_GEN_CONFIG_ R_SERIAL2_STATUS__ct__d
#de 1
#defineH 1
#define Rive 0
#define R_SERIAL2_STATUS_T_DMA_1_STAT__trf_co#define R_SERIAL2H 1
#ITNR 1
#define R_SERIAL0_STATTATUS__cts___active 0
#define R_H 1
AL2_STATUS__cts___inactive 1
#define R_SERIAL2ine R_SERIAL2_SH 1
#define R_EXT_DM#define R_SERIAL2R_CTRfine R_TIMER_CTRL__clksel1__TATUS__cts___active 0
#define R_R_CTAL2_STATUS__cts___inactive 1
#define R_SERIAL2e R_SERIAL2_STABAUD__trNR 4
#define R_SERIAL2_Sz 2
#define R_TIMER_CTRne R_SERIAL2_STADRAM_TIMING__ R_SERIAL2_STATUS__ERIAc R_SERIAL0_CTRL_w32 1
#definrr__BITNR 2
#define R_SERIAL2_STABITNR 18
#define R_r__BITNR 2
#define R_SERIAL2_STA#define__inactive 1
#define R_SERdefine R_SERIAL2_STAidORT_PB_I2C__i2cR_SERIAL2_STATUS__parWIDTmptB_I2C__i2
#define R_SES__framing_err__WIDTH 1
#defineerr__no 0
#define R_SERIAL2_STATUS__par 1
#define#defiSERIAL2_STATUS__framing_err__WIDTH 1
#definenot2_STATUR_SERIAL2_STATUS__framing_err__BItrRIAL2ine R_SERI#define R_EXT 1
#define R_SERIAL2_STATUS__dIAL2_STATUS__framing_err__yes 1
#define R_ATUS__dc_enable__WIDTH 1fine R_SERIAL2_STATUS__data_avaATUS_SERIAL2_STATUS__framing_err__WIDTHpin_disable 0
id__word 1
#d#define R_SERIAL2_REC_DATA_err__no 0
#define R_SERIAL2_STATUS__parC_DATA_rec_BYTE 0xb0000070)
#define R_SERIALC_DATA_highST_UDWORD 0xb0000074)
#define R_SERIALITSTATES__stop__WIDTH 1
#define R_SERIAL2_XOFF__txYPECAST_UDWORD 0xb0000074)
#define R_SERIAL0_XOFF__tx_stop__BITNR 9
#define R_SERIAL2_X0FF__tx_stop__WIDTH 1
#define R_SERIAL2_Xverrrf_WID_tr_par__WIDTH 1
#deRIAL2_XOFF__auto_xoff__disable 0err__no 0
#define R_SERIAL2_STATUS__par__disable 0baud__c9600Hz 5xoff_char__BITNR 0
#define R_SER_PORT_PB_I2C__i2#define R_SERIAL2_XOF__saERIAL0_CTRLefine R_WAITAST_UDWORD 0xb0000078)
#defineerr__no 0
#define R_SERIAL2_STATUS__par)
#defineIAL2_XOFF__xoff_char__WIDTH 8

#defi)
#define3_CTRL (IO_TYPECAST_UDWORD 0xb00000782_STA_clksel1__c48IDTH 2
#defi 1
#define R_SERIAL3_CTRL__tr_bauerr__no 0
#define R_SERIAL2_STATUS__parCTRL__tr_bauIAL2_XOFF__xoff_char__WIDTH 8

#defiCTRL__tr_bau_tr_baud__c600Hz 1
#define R_SERIAL3_CTRL_tive 1
#define R_SEtr_baud__c19k2Hz 6
#define errun__no 0
#define R_SERIAL2_STTRAL1_TR_CTRL__tr_bitnr__tr_8bit 0
TATUS__cts___active 0
#defin
#defin0Hz 5
#READ__framiAL3_CTRL__tr_baud__c38k4HCTRL__tr_baud__c230dy__BITNR 5
#define R_SERIAL2_STATR__tr_ready__WIDTH 1efine R_SERIAL2_STATUS__tr_ready__full 0
d__c921r_baud__c230k4Hz 10
#define R_SERIAL3_CTRL__trine R_SERIAL3_CT_rxd__BITNR 4
#define R_SERIAL2_STRUS__rxd__WIDTH 1
#dne R_SERIAL2_STATUS__overrun__BITNR 3
#dIAL3_CTr_baud__c230k4Hz 10
#define R_SERIAL3_CTRL__trWIDTH 4
#define errun__no 0
#define R_SERIAL2_STng__BITNR 4
#definefine R_SERIAL2_STATUS__par_err__BITNR 2
#CTRL__trB_DIR
#define R_SERIAL1_RE R_SERIAL3_CTRL__rec_baud__ce R_SERIAL2_TR_CTR R_SERIAL3_CTRL__rec_baud__cc150Hz10
#define R_SERIAL3_CTRL_ec_baud__c9600Hz30
#deRL (IO_TYPECAST_UDWORD 0xec_baud__c9600Hz6definn__WIDTH 8

#define R_SERec_baud__c9600Hz 2definil__no 0
#define R_SERIALec_baud__c9600Hz24defin#define R_SERIAL3_CTRL__rec_baud__c9600Hz48definr_err__WIDTH 1
#define R_ec_baud__c9600Hz9fine Rsram_ew__WIDL__rec_baud__c57k6Hz 8
#define9k2Hzfine R_SERIALec_baud__c115k2Hz 9
#define R_8k8Hz200Hz 2
#define R_SERIAL3_ec_baud__c9600Hz57k6HzRIAL3_CTRL__tr_baud__BITNRec_baud__c9600Hz 15_CTRLne R_SERIAL2_XOFF__auto_xok2Hz 9
#define R_30k4ma_ee R_SERIAL3_CTRL__rec_baud__c38k4Hz 7
#de460CTRL_in__WIDTH 8

#define R_SER11
#define R_SERI21RL__rail__no 0
#define R_SERIALbaud__c19k2Hz 6
#125kSERI#define R_SERIAL3_CTRL__rec_baud__c9600Hfinervedpar_err__WIDTH 1
#define R_CTRL__dma1
#define R_SERfine R_SERIALisable 0
#define R_SERIAL3_CTRLerr__no 0
#define R_SERIAL2_STAine R_SERIAL3_CTRLPORT_PB_CONFIG__ R_SERIAL3_CTRL__rts___WIDTH 1
IDTH 1
#define R R_SERIAL3_CTRL__rable__WIDTH 1#define R_SERIAL3_CTRL__rec_bau_enable__disAL3_CTRL__rec_enable__BITNR 22
WIDTH mack____c2puR_PORT_PB_I2C___rts___inactive 1
#definslaveAL3_CTRLefine R_SERIAL3_CTRL__rts___actefine R_SERIAinCTRLe R_SERIAL3_CTRL__dma_err__ignoSERIAL3_CTRLstick_IAL3_CTRL__sampling__WIDTH 1
#define R_SERIAbidirL3_CTRL__rec_baud__c230k4Hz 10
#SERIAL3_CTRLk_par_ec_enable__disable 0
#define R_AL0_CTRL__recIDTH 2
#definine R_SERIAL3_CTRL__rec_pa___BITNR 21
#define R_SERIAL3_CTRL__r5
#defineir0__output 1

#dSERIAL3_CTRL__rec_par__eveignor_SERIAL2_STATUS__framing_erCTRL___SERAL3_CTRL__rec_ee R_SERIAL3_CTRL__dma_err__ignoR 17
#define___BITNR 21
#define R_SERIAL3_CTRL__rR 17
#define 14
#define R_SERIAL_en__disable 0
#define R_SERIAL__cs6__port 0
#defi__rts___inactive 1
f_synctypTRL__rec_eitnr__BITNR 16
#define R_SERIAL3_CTRL__rec____BITNR 21
#define R_SERIAL3_CTRL__r3_CTRL__rec_n 0
#define R_SERIAL3_CTRL__rec_par__o3_CTRL__rec_earlta_in__BITNR 0
#define R_SEtxd__BITNR 1siz_middle 0
ec_baud__reserved 15
#define R_ine R_SERIALAL1_BAUD__rec_baudBITNR 14
#define R_SERIAL3_CTRLbiRL__sampling__middle 0
#define R_ine R_SERIALworSERIAL0_BAUD (
#define R_SERIAL3_CTRL__tr_enaextIDTH _par__BITNR 19
#define R_SERIAL3ine R_SERIALL3_CTRL__R 18
#define R_SERIAL3_CTRL__re3_CTRLserved 15
#define R_S__auto_cts__disabled 0
#defrec_8bit 0
#define R_SERIAL3_CTRL__rec_bitn 1
#de__disable 0
#define R_SERIAL3_CTRL__ine R_enable 1
#define R_SERIAL3_CTRLclk
#define R_SE 1
#define R__stop_bits__one_bit 0
#define___BITNR 21
#define R_SERIAL3_CTRL__r 0
#definen 0
#define R_SERIAL3_CTRL__rec_par__o 0
#definegatL__rL3_CTRL__stop_bits__two_bits 1
#dehalefine R_SERL__rec_baud__c921k6Hz 12
#defidefine R_S_SERIAL3_CTRL__tr_stick_par__BITNR 11
#dene R_S#define R_SERIAL2_STATUS__framing 1
#define R_SERne RpAL3_CTRL__tr_stick_par__normal 0
#bitordR__dir2__orec_enable__disable 0
#define R_ar__odd 1
___BITNR 21
#define R_SERIAL3_CTRL__rar__odd 1
lsbSERIAL3_CTRL__stop_bits__WIDTH 1ar__odd 1
msbne R_SERIAL3_CTRL__rec_baud__c38k4HR_PORT_PB_CONFCTRL__rec_enable__WIDTH 1
#define Rne R_SERIAL3_CTRL__rec_par_en__disable 0
#def R_SERIAL3_3_CTRL__rec_par_en__enable 1
#define R_ R_SERIAL3___rec_bitnr__BITNR 16
#define R_SERIALble_SERIAL3_CTRL_7bit 1
#define R_SERIAL3_CTRL__data_out__ R_SERIAL3_CTRL__sampling__WIDTH 1
#ddata_out__SERI8nable__disable 0
#define R_SERIAL3_T_BYTE 0xb000012nabl7bit 1
#define R_SERIAL3_CTRL__data_out__#defi6nablnable__WIDTH 1
#define R_SERIAL#define R_SERI24nablfine R_SERIAL3_BAUD (IO_TYPECAST_BYTE 0xb00003ne R_#define R_SERIAL3_CTRL__rec_bau_TIM#define R_SERIIAL3_CTRL__tr_par_en__disable 0
baud__c240ne R_SERIAL3_CTRL__tr_par_en__WIDTH 1
baud__c240lmt_8RIAL3_CTRL__tr_par_en__disable 0
Hz 5
#define Refine R_SERIAL R_SERIAL3_BAUD__tr_bauc_enne R_SERIAL3_CTRL__tr_baud__BITNR7
#define R_SERI#define R_SERIAL3_BAUD__tr_baud__c9600Hz R_SERIne R32SERIAL3_BAUD__tr_baud__c19k2Hz 6
#deL3_BAUD__t8bit 0
#define R_SERIAL3_CTRL__rec_WIDf__BITNR 8
#ERIAL3_CTRL__auto_cts__active 1
_BAUD__tr_rec_8bit 0
#define R_SERIAL3_CTRL__rec_BAUD__tr__cs 1
#R_SERIAL0_CTRLefine R_SERIAL3_BAUD__tr_baud_TH 1
#d3_CTRL__tr_stick_par__normal 0
#defipolarifine R_SERCTRL__tr_stick_par__stick 1
#defineTNR 0
#def_SERIAL3_CTRL__tr_stick_par__BITNR 11
#deTNR 0
#defpoSERIAL2_CTRL__d__c300Hz 0
#define R_SERIAL3_BAUnRIAL2_CTRL__dat__auto_cts__disabledrameITNR 0
#define R_ec_enable__disable 0
#define R_BAUD__rec_baud__rec_8bit 0
#define R_SERIAL3_CTRL__recAUD__rec_baud___7bit 1
#define R_SERIAL3_CTRL__txd__BIAUD__rec_baud__inveIAL0_SERIAL3_BAUD__tr_baud__WIDTH 4
TATUS__TNR 0
#define R_#define R_SERIAL3_CTRL__rec_bauAL3_BAUD__rec_bau___BITNR 21
#define R_SERIAL3_CTRL__rAL3_BAUD__rec_baun 0
#define R_SERIAL3_CTRL__rec_par__oAL3_BAUD__rec_bauBAUD__rec_baud__c38k4Hz 7
#define R_SERI 0
#drivR__dir2__output 1
#defc921k6Hz 12
#define R_SERIAL3_B_SERIAL3_CTRL__tr_stick_par__BITNR 11
#deERIAL3_B_SERIAL3_CTRL__tr_stick_par__WIDTH 1
#defiERIAL3_BBAUD__rec_baud__c38k4Hz 7
#define R_SERIefine ERIAL3_BAUD__rnable__WIDTH 1
#define R_SERIAL3ERIAL3_REC_CT
#define R_SERIAL3_BAUD__rec_baud__c9600Hz 3_BAUD__rec_baud__reserved 15

#define R_SERIA3_REC_CTRL__dmBAUD__rec_baud__c38k4Hz 7
#define R_SERIAL3_BAUERIAL3_BAUD__r R_SERIAL3_REC_CTRL__rec_enable__BITNR 6
#defiz 9
#define R_SERIAL3_BAUD__rec_baud__c230k43_BAUD__rec_baud__reserved 15

#define R_SERIAe 0
#define R_SBAUD__rec_baud__c38k4Hz 7
#define R_SERIdef__c2RL__tr_bitnr__tr_7bitTNR 5
#define R_SERIAL3_REC_C___BITNR 21
#define R_SERIAL3_CTRL__rtAL3_REC_C__tx_stop__WIDTH 1
#define R_S R_SERIAL3_REC_COFF__ts___WIDTH 1
#define R_3TATUS__cts___WIDTH 1
#define R_SERIAL2_ST6
#define R_GEine R_SERIAL3_REC_CTRAL2_STATUS__cts___inactive 1
#define R_S__middle 0
#define R_dy__BITNR 5
#define R_SERIAL2_SL3_REC_tr_ready__WIDTH 1
#define R_SERIALERIAL3_REC_CTRL__sampling__middine R_SERIAL2_STATUS__tr_ready__ready 1
#defe R_SERIAL3_REC_CTRL__rxd__BITNR 4
#define R_SERIAL2L3_RECS__rxd__WIDTH 1
#define R_SERIAL2_ERIAL3_REC_CTRL__sampling__midde R_SERIAL2_STATUS__overrun__WIDTH 1
#defineL__rec_par__WIDTH 1
#errun__no 0
#define R_SERIAL2_RIAL_PRESCALE__word_stb_sH 1
#define R_SESTATUS__par_err__BITNR 2SERIAL_PRE_SERIAL2_STATUS__par_err__WIDTH 1
#define ERIAL3_REC_CTRL__rec_perr__no 0
#define R_SERIAL2_SERIAL3_REC_CTRL__rec_p#define R_SERIAL2_STATUS__framiERIAL3_REC_CTRL__rec_pe R_SERIAL2_STATUS__framing_SERIAL_PRE 1
#define R_SERIAL2_STATUS__framing_errTRL__rec_bitnr__WIDTn__disable 0
#define R_SERIAL3_REC_CTRL R_SERIAL2_STATUS__data_avail__BITNR 0
L__rec_bitnr__rec_7bATUS__data_avail__WIDTH 1
#defineL__rec_bitnr_ATUS__data_avail__no 0
#define R_SERI_CTRL__txd__BITNR 7
t 0
#define R_SERIAL3_REC_CTRL__rec_bitnr_TYPECAST_RO_BYTE 0xb0000070)
#definITNR 6
#define R_SER__data_in__BITNR 0
#define R_SERIAL_PREC_DATA__data_in__WIDTH 8

#define R_Se 0
#define R_SERn__disable 0
#define R_SERIAL3_REC_CTRLRIAL2_XOFF__tx_stop__BITNR 9
#defi 5
#define R_SERI__tx_stop__WIDTH 1
#define R 5
#define R_S_tx_stop__enable 0
#define R_SERIbled 0
#define R_IAL3_TR_CTRL__auto_cts__BITNR 5
#define R_S_BITNR 8
#define R_SERIAL2_XOFTNR 4
#define R_SIAL3_TR_CTRL__auto_cts__disabled 0
#de__disable 0
#define R_SERIAL2_XOFF__auto__one_bit 0
#define R_n__disable 0
#define R_SERIAL3_REC_CTRLefine R_SERIAL2_XOFF__xoff_char__WIDTBITNR 3
#define R_SER3_CTRL (IO_TYPECAST_UDWORD SERIAL_PRE)
#define R_SERIAL3_CTRL__tr_baud__BITr__normal 0
#definen__disable 0
#define R_SERIAL3_REC_CTRLERIAL3_CTRL__tr_baud__c300Hz 0
#defBITNR 2
#define R_SERIAL3_TR_CTRL__tr_stick_par__normal CTRL__tr_baud__c1200Hz 2
#define R_SERIAL0
#define R_SERIAL3_TRn__disable 0
#define R_SERIAL3_REC_CTRL4800Hz 4
#define R_SERIAL3_CTRL__tr_baIAL3_TR_CTRL__tr_par_eIAL3_TR_CTRL__tr_par__even 0
#define R_SER#define R_SERIAL3_REC_CTRL__rec_z 7
#define R_SERIAL3_CTRL__tr_baud__c57k6Hz38
#define R_SERIAL3_CTRL__tr_baud__c1ERIAL3_REC_CTRL__sampling__CTRL__tr_baud__c230k4Hz 10
#define R_SERIAL3_CTRnr__tr_8bit 0
#defineERIAL3_REC_CTRL__rec_stick_par__Bd__c921k6Hz 12
#define R_SERIAL3_CTR_SERIAL3_TR_CTRL__tr_bitnr__tine R_SERIAL3_CTRL__tr_baud__c6250kHz 14
#defYTE 0xb00IAL3_CTRL__tr_baud__reserved 15
#define R_SYTE 03_CTRL__rec_baud__BITNR 24
#defR_SERIAL3_TR_CTRL__tr_bitnr__tWIDTH 4
#define R_SERIAL3_CTRL__rec_baud__c30AL3_READ__xoff_detectbitnr__BITNR 0
#define R_SERIAL3ine R_SERIAL3_CTRL__rec_baud__c12r_en__BITNR 1
#define R_SERRL__rec_baud__c2400Hz 3
#define R_SERIAL3_CTR#define R_SERIAL30Hz 4
#define R_SERIAL3_CTRL_#define R_SERIAL3z 5
#define R_SERIAL3_CTRL__re3_READ__cts___inac#define R_SERIAL3_CTRL__rec_b3_READ__cts___inacfine R_SERIAL3_CTRL__rec_baud3_READ__cts___inact R_SERIAL3_CTRL__rec_baud__c13_READ__cts___inac_SERIAL3_CTRL__rec_baud__c230k3_READ__cts___inacERIAL3_CTRL__rec_baud__c460k8H3_READ__cts___inacIAL3_CTRL__rec_baud__c921k6Hz 3_READ__cts___inact3_CTRL__rec_baud__c1843k2Hz 1y 1
#define R_SERIA_CTRL__rec_baud__c6250kHz 14
3_READ__cts___inacCTRL__rec_baud__reserved 15
#d3_READ__cts___inactL__dma_err__BITNR 23
#define R_y 1
#define R_SERIArr__WIDTH 1
#define R_SERIAL3_Ce R_SERIAL3_READ__r0
#define R_SERIAL3_CTRL__dma_e_READ__overrun__BITe R_SERIAL3_CTRL__rec_enable__B__tr_ready__BITNR 1ERIAL3_CTRL__rec_enable__WIDTH #define R_SERIAL3L3_CTRL__rec_enable__disable 0
#d#define SERIAL3_CTRL__rec_enable__enable 1
#defineAL3_READ__data_availn__disable 0
#define R_SERIAL3_TRL__rts___WIDTH 1
#define R_SERIAL3_CTRL__rata_avail__no 0
#defi R_SERIAL3_CTRL__rts___inaata_avai#define R_SERIAL3_CTRL__sampling__BITNR 0
#define  R_SERIAL3_CTRL__sampling__WITNR 0
#define R_SERIAL3_CTRL__sampling__middle 0
#dTNR 0
#define 3_CTRL__sampling__majority 1
#defineO_BYTE 0xb0000079)
#dstick_par__BITNR 19
#define Retect__BITNR 7
#defitick_par__WIDTH 1
#define R_SO_BYTE 0xb0000079)
#dk_par__normal 0
#define R_SERetect__BITNR 7
#defi_par__stick 1
#define R_SERIAata_avai_rec_par__BITNR 18
#define R_SERIAL3_ERIAL3_STATUS__H 1
#define R_SERIAL3_READ__data_avaiar__even 0
#define R_SERIAL3_CTRL__re3_STATUS__tr_reefine R_SERIAL3_CTRL__rec_par_ata_avaiR 17
#define R_SERIAL3_CTRL__rec_par_en__WSTATUS__tr_ready__fuH 1
#define R_SERIAL3_READ__data_avaiine R_SERIAL3_CTRL__rec_par_en__enable 1
#d_BITNR 4
#define R_S__rec_bitnr__BITNR 16
#define ata_avai3_CTRL__rec_bitnr__WIDTH 1
#define R_SERIASERIAL3_STATUS__overH 1
#define R_SERIAL3_READ__data_avaic_bitnr__rec_7bit 1
#define R_SERIAL3_CTRLoverrun__yes 1
#defiine R_SERIAL3_CTRL__txd__WIDToverrun__yes 1SERIAL3_CTRL__tr_enable__BITNR 14
#d1
#define R_SERIAL3___tr_enable__WIDTH 1
#define 1
#define R_SERIAL3_nable__disable 0
#define R_1
#define R_SERIAL3_ble__enable 1
#define R_SERI1
#define R_SERIAL3_BITNR 13
#define R_SERIAL3_CTRL_1
#define R_SERIAL3_define R_SERIAL3_CTRL__auto_cts_overrun__yes 1efine R_SERIAL3_CTRL__auto_cts__vail__BITNR 0
#d 0
#define R_SERIAL3_STATUS__overrun__yes 1e R_SERIAL3_CTRL__stop_bits_avail__no 0
#defiR_SERIAL3_CTRL__stop_bits_ata_avai 0
#define R_SERIAL3_CTRL__stop_bits__twIO_TYPECAST_RO_BYTH 1
#define R_SERIAL3_READ__data_avai
#define R_SERIAL3_CTRL__tr_stick_par__WREC_DATA__data_in_ERIAL3_CTRL__tr_stick_par__noREC_DATA__dane R_SERIAL3_CTRL__tr_stick_par__stiRIAL3_XOFF__tx_ston__BITNR 0
#define R_SERIAL3_REC_DATA__daIAL3_CTRL__tr_par__WIDTH 1
#define R_x_stop__enable 0
#ar__even 0
#define R_SERIAL3_CTata_avaiar__odd 1
#define R_SERIAL3_CTRL__tr_par8
#define R_SERIALH 1
#define R_SERIAL3_READ__data_avai
#define R_SERIAL3_CTRL__tr_par_en__dne R_SERIAL3_XOFF__SERIAL3_CTRL__tr_par_en__e#define R_Sfine R_SERIAL3_CTRL__tr_bitnr__BITNR 8R_SERIAL3_XOFF__xofH 1
#define R_SERIAL3_READ__data_avaiIAL3_CTRL__tr_bitnr__tr_8bit 0
#define R_SR_SERIAL3_XOFF__xofS__overrun__BITNR 3
#define R_SERIAL3_data_out__BITNR 0
#define R_SERIAL3_CTRLALT_SER_BAUDRATE__SERIAL3_STATUS (IO_TYPECAST_RO_BYTE 0T_BYTE 0xb000007b)
#define R_SERIAL3_BAUD_LT_SER_BAUDRATE__ser3_ine R_SERIAL3_BAUD__tr_baud__ER_BAUDRATE__ser3_tr__tL3_BAUD__tr_baud__c300Hz 0
#LT_SER_BAUDRATE__ser3__tr_baud__c600Hz 1
#define R_LT_SER_BAUDRATE__ser3__c1200Hz 2
#define R_SERIAL3_ne R_SERIbaud__c2400Hz 3
#define R_SERIAL3_BAUD__ec__prescale 1
#defF__auto_xoff__disable 0
#define R_SERIHz 5
#define R_SERIAL3_BAUD__tr_baud__cc__timer 3
#define R_ALAL3_BAUD__tr_baud__c38k4Hc__timer 3
#R_SERIAL3_BAUD__tr_baud__c57k6Hz 8
DTH 2
#define R_ALe R_ALT_SER_BAUDRATE__ser3_rec__timer 3
#L3_BAUD__tr_baud__c230k4Hz 10
#definale 1
#define R_ALT_SEaud__c460k8Hz 11
#define overrun___BAUD__tr_baud__c921k6Hz 12
#define R_S3
#define R_ALT_SER 0
#define R_SERIAL3_STATUS__overrun____tr_baud__c6250kHz 14
#define R_SERIAL3_Bdefine R_ALT_SER_BAved 15
#define R_SERIAL3_BAUD__REC_DATA__daTNR 0
#define R_SERIAL3_BAUD__rec_baud_e R_ALT_SER_BAUDRATE__n__BITNR 0
#define R_SERIAL3_REC_DATA__daERIAL3_BAUD__rec_baud__c600Hz 1
#defiER_BAUDRATE__ser1_tr___baud__c1200Hz 2
#define R_overrun__AUD__rec_baud__c2400Hz 3
#define R_SERIAL3_BRATE__ser1_tr__normal 0
 0
#define R_SERIAL3_STATUS__overrun__00Hz 5
#define R_SERIAL3_BAUD__rec_baud__c19kr__extern 2
#define R_ALBAUD__rec_baud__c38k4Hz 7
#definata_avaiAL3_BAUD__rec_baud__c57k6Hz 8
#define R_SERIAL R_ALT_SER_BAUDRATE__ser1H 1
#define R_SERIAL3_READ__data_avai_c230k4Hz 10
#define R_SERIAL3_BAUD__rec_baud__RATE__ser1_rec__prescale DRATE__ser1_rec__BITNR 8
#define R_ALT_S R_SERIAL3_BAUD__rec_baud__c1843k2Hz 13
#timer 3
#define R_ALn__BITNR 0
#define R_SERIAL3_REC_DATA__da3_BAUD__rec_baud__reserved 15

#definetimer 3
#define R_ALDRATE__ser1_rec__BITNR 8
#define R_ALT_S3_REC_CTRL__dmRL__dma_err__BITNR 7
#define R_ALT_SER_BAUDRATE__sene R_ALT_SER_BAUDRATE__ser1_tr__extern 2
#dT_SER_BAUDRATE__ser0_tr__normal 0
#define R_ALa_err__ignore 1
#define R_SERIAL3_REC_CTRL__reRATE__ser1_rec_ 6
#define R_SERIAL3_REC_CTRL__rec_enrec__normal 0
#define Rrmal 0
#define R_ALT_SER_BAUDRATE__ser1_rec_T_SER_BAUDRATE__ser0_tr__normal 0
#define R_AL#define R_SERIAL3_REC_CTRL__rts___BITNR 5
#defiata_availAL3_REC_CTRL__rts___WIDTH 1
#define R_K_SA_0 (IO_TYPECASH 1
#define R_SERIAL3_READ__data_availTRL__rts___inactive 1
#define R_SERIAORK_SA_0__ma0_low_ing__BI