<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>mdio.h source code [netbsd/sys/dev/mii/mdio.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/mii/mdio.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>mii</a>/<a href='mdio.h.html'>mdio.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: mdio.h,v 1.10 2019/01/07 01:37:05 msaitoh Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*-</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 2013 The NetBSD Foundation, Inc.</i></td></tr>
<tr><th id="5">5</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> * This code is derived from software contributed to The NetBSD Foundation</i></td></tr>
<tr><th id="8">8</th><td><i> * by Masanobu SAITOH.</i></td></tr>
<tr><th id="9">9</th><td><i> *</i></td></tr>
<tr><th id="10">10</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="11">11</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="12">12</th><td><i> * are met:</i></td></tr>
<tr><th id="13">13</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="14">14</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="15">15</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="16">16</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="17">17</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="18">18</th><td><i> *</i></td></tr>
<tr><th id="19">19</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS</i></td></tr>
<tr><th id="20">20</th><td><i> * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED</i></td></tr>
<tr><th id="21">21</th><td><i> * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR</i></td></tr>
<tr><th id="22">22</th><td><i> * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS</i></td></tr>
<tr><th id="23">23</th><td><i> * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</i></td></tr>
<tr><th id="24">24</th><td><i> * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</i></td></tr>
<tr><th id="25">25</th><td><i> * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</i></td></tr>
<tr><th id="26">26</th><td><i> * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</i></td></tr>
<tr><th id="27">27</th><td><i> * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</i></td></tr>
<tr><th id="28">28</th><td><i> * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</i></td></tr>
<tr><th id="29">29</th><td><i> * POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="30">30</th><td><i> */</i></td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><u>#<span data-ppcond="32">ifndef</span> <span class="macro" data-ref="_M/_DEV_MII_MDIO_H_">_DEV_MII_MDIO_H_</span></u></td></tr>
<tr><th id="33">33</th><td><u>#define	<dfn class="macro" id="_M/_DEV_MII_MDIO_H_" data-ref="_M/_DEV_MII_MDIO_H_">_DEV_MII_MDIO_H_</dfn></u></td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><i>/*</i></td></tr>
<tr><th id="36">36</th><td><i> * IEEE 802.3 Clause 45 definitions.</i></td></tr>
<tr><th id="37">37</th><td><i> * From:</i></td></tr>
<tr><th id="38">38</th><td><i> *	IEEE 802.3 2015</i></td></tr>
<tr><th id="39">39</th><td><i> *	IEEE 802.3at</i></td></tr>
<tr><th id="40">40</th><td><i> *	IEEE 802.3av</i></td></tr>
<tr><th id="41">41</th><td><i> */</i></td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td><i>/*</i></td></tr>
<tr><th id="44">44</th><td><i> * MDIO Manageable Device (MMD) addresses.</i></td></tr>
<tr><th id="45">45</th><td><i> * Table 45-1</i></td></tr>
<tr><th id="46">46</th><td><i> */</i></td></tr>
<tr><th id="47">47</th><td><u>#define	<dfn class="macro" id="_M/MDIO_MMD_PMAPMD" data-ref="_M/MDIO_MMD_PMAPMD">MDIO_MMD_PMAPMD</dfn>		1</u></td></tr>
<tr><th id="48">48</th><td><u>#define	<dfn class="macro" id="_M/MDIO_MMD_WIS" data-ref="_M/MDIO_MMD_WIS">MDIO_MMD_WIS</dfn>		2</u></td></tr>
<tr><th id="49">49</th><td><u>#define	<dfn class="macro" id="_M/MDIO_MMD_PCS" data-ref="_M/MDIO_MMD_PCS">MDIO_MMD_PCS</dfn>		3</u></td></tr>
<tr><th id="50">50</th><td><u>#define	<dfn class="macro" id="_M/MDIO_MMD_PHYXS" data-ref="_M/MDIO_MMD_PHYXS">MDIO_MMD_PHYXS</dfn>		4</u></td></tr>
<tr><th id="51">51</th><td><u>#define	<dfn class="macro" id="_M/MDIO_MMD_DTEXS" data-ref="_M/MDIO_MMD_DTEXS">MDIO_MMD_DTEXS</dfn>		5</u></td></tr>
<tr><th id="52">52</th><td><u>#define	<dfn class="macro" id="_M/MDIO_MMD_TC" data-ref="_M/MDIO_MMD_TC">MDIO_MMD_TC</dfn>		6</u></td></tr>
<tr><th id="53">53</th><td><u>#define	<dfn class="macro" id="_M/MDIO_MMD_AN" data-ref="_M/MDIO_MMD_AN">MDIO_MMD_AN</dfn>		7</u></td></tr>
<tr><th id="54">54</th><td><u>#define	<dfn class="macro" id="_M/MDIO_MMD_SEPPMA1" data-ref="_M/MDIO_MMD_SEPPMA1">MDIO_MMD_SEPPMA1</dfn>	8</u></td></tr>
<tr><th id="55">55</th><td><u>#define	<dfn class="macro" id="_M/MDIO_MMD_SEPPMA2" data-ref="_M/MDIO_MMD_SEPPMA2">MDIO_MMD_SEPPMA2</dfn>	9</u></td></tr>
<tr><th id="56">56</th><td><u>#define	<dfn class="macro" id="_M/MDIO_MMD_SEPPMA3" data-ref="_M/MDIO_MMD_SEPPMA3">MDIO_MMD_SEPPMA3</dfn>	10</u></td></tr>
<tr><th id="57">57</th><td><u>#define	<dfn class="macro" id="_M/MDIO_MMD_SEPPMA4" data-ref="_M/MDIO_MMD_SEPPMA4">MDIO_MMD_SEPPMA4</dfn>	11</u></td></tr>
<tr><th id="58">58</th><td><u>#define	<dfn class="macro" id="_M/MDIO_MMD_CL22EXT" data-ref="_M/MDIO_MMD_CL22EXT">MDIO_MMD_CL22EXT</dfn>	29</u></td></tr>
<tr><th id="59">59</th><td><u>#define	<dfn class="macro" id="_M/MDIO_MMD_VNDSP1" data-ref="_M/MDIO_MMD_VNDSP1">MDIO_MMD_VNDSP1</dfn>		30</u></td></tr>
<tr><th id="60">60</th><td><u>#define	<dfn class="macro" id="_M/MDIO_MMD_VNDSP2" data-ref="_M/MDIO_MMD_VNDSP2">MDIO_MMD_VNDSP2</dfn>		31</u></td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td><i>/*</i></td></tr>
<tr><th id="63">63</th><td><i> * PMA/PMD registers.</i></td></tr>
<tr><th id="64">64</th><td><i> * Table 45-3</i></td></tr>
<tr><th id="65">65</th><td><i> */</i></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_CTRL1" data-ref="_M/MDIO_PMAPMD_CTRL1">MDIO_PMAPMD_CTRL1</dfn>		0   /* PMA/PMD control 1 */</u></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/PMAPMD_CTRL1_RESET" data-ref="_M/PMAPMD_CTRL1_RESET">PMAPMD_CTRL1_RESET</dfn>	0x8000		/* Reset */</u></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/PMAPMD_CTRL1_SPEED0" data-ref="_M/PMAPMD_CTRL1_SPEED0">PMAPMD_CTRL1_SPEED0</dfn>	0x2000		/* Speed selection (LSB) */</u></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/PMAPMD_CTRL1_LOWPWR" data-ref="_M/PMAPMD_CTRL1_LOWPWR">PMAPMD_CTRL1_LOWPWR</dfn>	0x0800		/* Low power */</u></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/PMAPMD_CTRL1_SPEED1" data-ref="_M/PMAPMD_CTRL1_SPEED1">PMAPMD_CTRL1_SPEED1</dfn>	0x0040		/* Speed selection (MSB) */</u></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/PMAPMD_CTRL1_SPEED2" data-ref="_M/PMAPMD_CTRL1_SPEED2">PMAPMD_CTRL1_SPEED2</dfn>	0x003c		/* Speed selection (over 1G) */</u></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/PMAPMD_CTRL1_LOOP_REM" data-ref="_M/PMAPMD_CTRL1_LOOP_REM">PMAPMD_CTRL1_LOOP_REM</dfn>	0x0002		/* PMA remote loopback */</u></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/PMAPMD_CTRL1_LOOP_LOC" data-ref="_M/PMAPMD_CTRL1_LOOP_LOC">PMAPMD_CTRL1_LOOP_LOC</dfn>	0x0001		/* PMA local loopback */</u></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/PMAPMD_CTRL1_SPEED_SEL52" data-ref="_M/PMAPMD_CTRL1_SPEED_SEL52">PMAPMD_CTRL1_SPEED_SEL52</dfn> (PMAPMD_CTRL1_SPEED0 | PMAPMD_CTRL1_SPEED1)</u></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/PMAPMD_CTRL1_SPEED_MASK" data-ref="_M/PMAPMD_CTRL1_SPEED_MASK">PMAPMD_CTRL1_SPEED_MASK</dfn>	(PMAPMD_CTRL1_SPEED_SEL52 \</u></td></tr>
<tr><th id="76">76</th><td><u>	    | PMAPMD_CTRL1_SPEED2)</u></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/PMAPMD_CTRL1_SPEED_10" data-ref="_M/PMAPMD_CTRL1_SPEED_10">PMAPMD_CTRL1_SPEED_10</dfn>	   0</u></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/PMAPMD_CTRL1_SPEED_100" data-ref="_M/PMAPMD_CTRL1_SPEED_100">PMAPMD_CTRL1_SPEED_100</dfn>	   PMAPMD_CTRL1_SPEED0</u></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/PMAPMD_CTRL1_SPEED_1G" data-ref="_M/PMAPMD_CTRL1_SPEED_1G">PMAPMD_CTRL1_SPEED_1G</dfn>	   PMAPMD_CTRL1_SPEED1</u></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/PMAPMD_CTRL1_SPEED_10G" data-ref="_M/PMAPMD_CTRL1_SPEED_10G">PMAPMD_CTRL1_SPEED_10G</dfn>     PMAPMD_CTRL1_SPEED_SEL52</u></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/PMAPMD_CTRL1_SPEED_10PASS" data-ref="_M/PMAPMD_CTRL1_SPEED_10PASS">PMAPMD_CTRL1_SPEED_10PASS</dfn> (PMAPMD_CTRL1_SPEED_SEL52 | (1 &lt;&lt; 2))</u></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/PMAPMD_CTRL1_SPEED_40G" data-ref="_M/PMAPMD_CTRL1_SPEED_40G">PMAPMD_CTRL1_SPEED_40G</dfn>	  (PMAPMD_CTRL1_SPEED_SEL52 | (2 &lt;&lt; 2))</u></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/PMAPMD_CTRL1_SPEED_100G" data-ref="_M/PMAPMD_CTRL1_SPEED_100G">PMAPMD_CTRL1_SPEED_100G</dfn>   (PMAPMD_CTRL1_SPEED_SEL52 | (3 &lt;&lt; 2))</u></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/PMAPMD_CTRL1_SPEED_25G" data-ref="_M/PMAPMD_CTRL1_SPEED_25G">PMAPMD_CTRL1_SPEED_25G</dfn>    (PMAPMD_CTRL1_SPEED_SEL52 | (4 &lt;&lt; 2))</u></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/PMAPMD_CTRL1_SPEED_2_5G" data-ref="_M/PMAPMD_CTRL1_SPEED_2_5G">PMAPMD_CTRL1_SPEED_2_5G</dfn>   (PMAPMD_CTRL1_SPEED_SEL52 | (6 &lt;&lt; 2))</u></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/PMAPMD_CTRL1_SPEED_5G" data-ref="_M/PMAPMD_CTRL1_SPEED_5G">PMAPMD_CTRL1_SPEED_5G</dfn>     (PMAPMD_CTRL1_SPEED_SEL52 | (7 &lt;&lt; 2))</u></td></tr>
<tr><th id="87">87</th><td></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_STAT1" data-ref="_M/MDIO_PMAPMD_STAT1">MDIO_PMAPMD_STAT1</dfn>		1   /* PMA/PMD status 1 */</u></td></tr>
<tr><th id="89">89</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_DEVID1" data-ref="_M/MDIO_PMAPMD_DEVID1">MDIO_PMAPMD_DEVID1</dfn>		2   /* PMA/PMD device identifier 1 */</u></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_DEVID2" data-ref="_M/MDIO_PMAPMD_DEVID2">MDIO_PMAPMD_DEVID2</dfn>		3   /* PMA/PMD device identifier 2 */</u></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_SPEED" data-ref="_M/MDIO_PMAPMD_SPEED">MDIO_PMAPMD_SPEED</dfn>		4   /* PMA/PMD speed ability */</u></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_DEVS1" data-ref="_M/MDIO_PMAPMD_DEVS1">MDIO_PMAPMD_DEVS1</dfn>		5   /* PMA/PMD devices in package 1 */</u></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_DEVS2" data-ref="_M/MDIO_PMAPMD_DEVS2">MDIO_PMAPMD_DEVS2</dfn>		6   /* PMA/PMD devices in package 2 */</u></td></tr>
<tr><th id="94">94</th><td></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_CTRL2" data-ref="_M/MDIO_PMAPMD_CTRL2">MDIO_PMAPMD_CTRL2</dfn>		7   /* PMA/PMD control 2 */</u></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/PMAPMD_CTRL2_PIASE" data-ref="_M/PMAPMD_CTRL2_PIASE">PMAPMD_CTRL2_PIASE</dfn>	0x0200</u></td></tr>
<tr><th id="97">97</th><td><u>#define <dfn class="macro" id="_M/PMAPMD_CTRL2_PEASE" data-ref="_M/PMAPMD_CTRL2_PEASE">PMAPMD_CTRL2_PEASE</dfn>	0x0100</u></td></tr>
<tr><th id="98">98</th><td><u>#define <dfn class="macro" id="_M/PMAPMD_CTRL2_TYPE_MASK" data-ref="_M/PMAPMD_CTRL2_TYPE_MASK">PMAPMD_CTRL2_TYPE_MASK</dfn>	0x003f</u></td></tr>
<tr><th id="99">99</th><td><u>#define <dfn class="macro" id="_M/PMAPMD_CTRL2_TYPE_100G_SR4" data-ref="_M/PMAPMD_CTRL2_TYPE_100G_SR4">PMAPMD_CTRL2_TYPE_100G_SR4</dfn>	0x2f</u></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/PMAPMD_CTRL2_TYPE_100G_CR4" data-ref="_M/PMAPMD_CTRL2_TYPE_100G_CR4">PMAPMD_CTRL2_TYPE_100G_CR4</dfn>	0x2e</u></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/PMAPMD_CTRL2_TYPE_100G_KR4" data-ref="_M/PMAPMD_CTRL2_TYPE_100G_KR4">PMAPMD_CTRL2_TYPE_100G_KR4</dfn>	0x2d</u></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/PMAPMD_CTRL2_TYPE_100G_KP4" data-ref="_M/PMAPMD_CTRL2_TYPE_100G_KP4">PMAPMD_CTRL2_TYPE_100G_KP4</dfn>	0x2c</u></td></tr>
<tr><th id="103">103</th><td><u>#define <dfn class="macro" id="_M/PMAPMD_CTRL2_TYPE_100G_ER4" data-ref="_M/PMAPMD_CTRL2_TYPE_100G_ER4">PMAPMD_CTRL2_TYPE_100G_ER4</dfn>	0x2b</u></td></tr>
<tr><th id="104">104</th><td><u>#define <dfn class="macro" id="_M/PMAPMD_CTRL2_TYPE_100G_LR4" data-ref="_M/PMAPMD_CTRL2_TYPE_100G_LR4">PMAPMD_CTRL2_TYPE_100G_LR4</dfn>	0x2a</u></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/PMAPMD_CTRL2_TYPE_100G_SR10" data-ref="_M/PMAPMD_CTRL2_TYPE_100G_SR10">PMAPMD_CTRL2_TYPE_100G_SR10</dfn>	0x29</u></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/PMAPMD_CTRL2_TYPE_100G_CR10" data-ref="_M/PMAPMD_CTRL2_TYPE_100G_CR10">PMAPMD_CTRL2_TYPE_100G_CR10</dfn>	0x28</u></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/PMAPMD_CTRL2_TYPE_40G_ER4" data-ref="_M/PMAPMD_CTRL2_TYPE_40G_ER4">PMAPMD_CTRL2_TYPE_40G_ER4</dfn>	0x25</u></td></tr>
<tr><th id="108">108</th><td><u>#define <dfn class="macro" id="_M/PMAPMD_CTRL2_TYPE_40G_FR" data-ref="_M/PMAPMD_CTRL2_TYPE_40G_FR">PMAPMD_CTRL2_TYPE_40G_FR</dfn>	0x24</u></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/PMAPMD_CTRL2_TYPE_40G_LR" data-ref="_M/PMAPMD_CTRL2_TYPE_40G_LR">PMAPMD_CTRL2_TYPE_40G_LR</dfn>	0x23</u></td></tr>
<tr><th id="110">110</th><td><u>#define <dfn class="macro" id="_M/PMAPMD_CTRL2_TYPE_40G_SR4" data-ref="_M/PMAPMD_CTRL2_TYPE_40G_SR4">PMAPMD_CTRL2_TYPE_40G_SR4</dfn>	0x22</u></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/PMAPMD_CTRL2_TYPE_40G_CR4" data-ref="_M/PMAPMD_CTRL2_TYPE_40G_CR4">PMAPMD_CTRL2_TYPE_40G_CR4</dfn>	0x21</u></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/PMAPMD_CTRL2_TYPE_40G_KR4" data-ref="_M/PMAPMD_CTRL2_TYPE_40G_KR4">PMAPMD_CTRL2_TYPE_40G_KR4</dfn>	0x20</u></td></tr>
<tr><th id="113">113</th><td><u>#define <dfn class="macro" id="_M/PMAPMD_CTRL2_TYPE_10_1G_PRX_U4" data-ref="_M/PMAPMD_CTRL2_TYPE_10_1G_PRX_U4">PMAPMD_CTRL2_TYPE_10_1G_PRX_U4</dfn>	0x1f</u></td></tr>
<tr><th id="114">114</th><td><u>#define <dfn class="macro" id="_M/PMAPMD_CTRL2_TYPE_10G_PR_U4" data-ref="_M/PMAPMD_CTRL2_TYPE_10G_PR_U4">PMAPMD_CTRL2_TYPE_10G_PR_U4</dfn>	0x1e</u></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/PMAPMD_CTRL2_TYPE_10_1G_PRX_D4" data-ref="_M/PMAPMD_CTRL2_TYPE_10_1G_PRX_D4">PMAPMD_CTRL2_TYPE_10_1G_PRX_D4</dfn>	0x1d</u></td></tr>
<tr><th id="116">116</th><td><u>#define <dfn class="macro" id="_M/PMAPMD_CTRL2_TYPE_10G_PR_D4" data-ref="_M/PMAPMD_CTRL2_TYPE_10G_PR_D4">PMAPMD_CTRL2_TYPE_10G_PR_D4</dfn>	0x1c</u></td></tr>
<tr><th id="117">117</th><td><u>#define <dfn class="macro" id="_M/PMAPMD_CTRL2_TYPE_10G_PR_U3" data-ref="_M/PMAPMD_CTRL2_TYPE_10G_PR_U3">PMAPMD_CTRL2_TYPE_10G_PR_U3</dfn>	0x1a</u></td></tr>
<tr><th id="118">118</th><td><u>#define <dfn class="macro" id="_M/PMAPMD_CTRL2_TYPE_10G_PR_U1" data-ref="_M/PMAPMD_CTRL2_TYPE_10G_PR_U1">PMAPMD_CTRL2_TYPE_10G_PR_U1</dfn>	0x19</u></td></tr>
<tr><th id="119">119</th><td><u>#define <dfn class="macro" id="_M/PMAPMD_CTRL2_TYPE_10_1G_PRX_U3" data-ref="_M/PMAPMD_CTRL2_TYPE_10_1G_PRX_U3">PMAPMD_CTRL2_TYPE_10_1G_PRX_U3</dfn>	0x18</u></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/PMAPMD_CTRL2_TYPE_10_1G_PRX_U2" data-ref="_M/PMAPMD_CTRL2_TYPE_10_1G_PRX_U2">PMAPMD_CTRL2_TYPE_10_1G_PRX_U2</dfn>	0x17</u></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/PMAPMD_CTRL2_TYPE_10_1G_PRX_U1" data-ref="_M/PMAPMD_CTRL2_TYPE_10_1G_PRX_U1">PMAPMD_CTRL2_TYPE_10_1G_PRX_U1</dfn>	0x16</u></td></tr>
<tr><th id="122">122</th><td><u>#define <dfn class="macro" id="_M/PMAPMD_CTRL2_TYPE_10G_PR_D3" data-ref="_M/PMAPMD_CTRL2_TYPE_10G_PR_D3">PMAPMD_CTRL2_TYPE_10G_PR_D3</dfn>	0x15</u></td></tr>
<tr><th id="123">123</th><td><u>#define <dfn class="macro" id="_M/PMAPMD_CTRL2_TYPE_10G_PR_D2" data-ref="_M/PMAPMD_CTRL2_TYPE_10G_PR_D2">PMAPMD_CTRL2_TYPE_10G_PR_D2</dfn>	0x14</u></td></tr>
<tr><th id="124">124</th><td><u>#define <dfn class="macro" id="_M/PMAPMD_CTRL2_TYPE_10G_PR_D1" data-ref="_M/PMAPMD_CTRL2_TYPE_10G_PR_D1">PMAPMD_CTRL2_TYPE_10G_PR_D1</dfn>	0x13</u></td></tr>
<tr><th id="125">125</th><td><u>#define <dfn class="macro" id="_M/PMAPMD_CTRL2_TYPE_10_1G_PRX_D3" data-ref="_M/PMAPMD_CTRL2_TYPE_10_1G_PRX_D3">PMAPMD_CTRL2_TYPE_10_1G_PRX_D3</dfn>	0x12</u></td></tr>
<tr><th id="126">126</th><td><u>#define <dfn class="macro" id="_M/PMAPMD_CTRL2_TYPE_10_1G_PRX_D2" data-ref="_M/PMAPMD_CTRL2_TYPE_10_1G_PRX_D2">PMAPMD_CTRL2_TYPE_10_1G_PRX_D2</dfn>	0x11</u></td></tr>
<tr><th id="127">127</th><td><u>#define <dfn class="macro" id="_M/PMAPMD_CTRL2_TYPE_10_1G_PRX_D1" data-ref="_M/PMAPMD_CTRL2_TYPE_10_1G_PRX_D1">PMAPMD_CTRL2_TYPE_10_1G_PRX_D1</dfn>	0x10</u></td></tr>
<tr><th id="128">128</th><td><u>#define <dfn class="macro" id="_M/PMAPMD_CTRL2_TYPE_10_T" data-ref="_M/PMAPMD_CTRL2_TYPE_10_T">PMAPMD_CTRL2_TYPE_10_T</dfn>		0x0f</u></td></tr>
<tr><th id="129">129</th><td><u>#define <dfn class="macro" id="_M/PMAPMD_CTRL2_TYPE_100_TX" data-ref="_M/PMAPMD_CTRL2_TYPE_100_TX">PMAPMD_CTRL2_TYPE_100_TX</dfn>	0x0e</u></td></tr>
<tr><th id="130">130</th><td><u>#define <dfn class="macro" id="_M/PMAPMD_CTRL2_TYPE_1000_KX" data-ref="_M/PMAPMD_CTRL2_TYPE_1000_KX">PMAPMD_CTRL2_TYPE_1000_KX</dfn>	0x0d</u></td></tr>
<tr><th id="131">131</th><td><u>#define <dfn class="macro" id="_M/PMAPMD_CTRL2_TYPE_1000_T" data-ref="_M/PMAPMD_CTRL2_TYPE_1000_T">PMAPMD_CTRL2_TYPE_1000_T</dfn>	0x0c</u></td></tr>
<tr><th id="132">132</th><td><u>#define <dfn class="macro" id="_M/PMAPMD_CTRL2_TYPE_10G_KR" data-ref="_M/PMAPMD_CTRL2_TYPE_10G_KR">PMAPMD_CTRL2_TYPE_10G_KR</dfn>	0x0b</u></td></tr>
<tr><th id="133">133</th><td><u>#define <dfn class="macro" id="_M/PMAPMD_CTRL2_TYPE_10G_KX4" data-ref="_M/PMAPMD_CTRL2_TYPE_10G_KX4">PMAPMD_CTRL2_TYPE_10G_KX4</dfn>	0x0a</u></td></tr>
<tr><th id="134">134</th><td><u>#define <dfn class="macro" id="_M/PMAPMD_CTRL2_TYPE_10G_T" data-ref="_M/PMAPMD_CTRL2_TYPE_10G_T">PMAPMD_CTRL2_TYPE_10G_T</dfn>		0x09</u></td></tr>
<tr><th id="135">135</th><td><u>#define <dfn class="macro" id="_M/PMAPMD_CTRL2_TYPE_10G_LRM" data-ref="_M/PMAPMD_CTRL2_TYPE_10G_LRM">PMAPMD_CTRL2_TYPE_10G_LRM</dfn>	0x08</u></td></tr>
<tr><th id="136">136</th><td><u>#define <dfn class="macro" id="_M/PMAPMD_CTRL2_TYPE_10G_SR" data-ref="_M/PMAPMD_CTRL2_TYPE_10G_SR">PMAPMD_CTRL2_TYPE_10G_SR</dfn>	0x07</u></td></tr>
<tr><th id="137">137</th><td><u>#define <dfn class="macro" id="_M/PMAPMD_CTRL2_TYPE_10G_LR" data-ref="_M/PMAPMD_CTRL2_TYPE_10G_LR">PMAPMD_CTRL2_TYPE_10G_LR</dfn>	0x06</u></td></tr>
<tr><th id="138">138</th><td><u>#define <dfn class="macro" id="_M/PMAPMD_CTRL2_TYPE_10G_ER" data-ref="_M/PMAPMD_CTRL2_TYPE_10G_ER">PMAPMD_CTRL2_TYPE_10G_ER</dfn>	0x05</u></td></tr>
<tr><th id="139">139</th><td><u>#define <dfn class="macro" id="_M/PMAPMD_CTRL2_TYPE_10G_LX4" data-ref="_M/PMAPMD_CTRL2_TYPE_10G_LX4">PMAPMD_CTRL2_TYPE_10G_LX4</dfn>	0x04</u></td></tr>
<tr><th id="140">140</th><td><u>#define <dfn class="macro" id="_M/PMAPMD_CTRL2_TYPE_10G_SW" data-ref="_M/PMAPMD_CTRL2_TYPE_10G_SW">PMAPMD_CTRL2_TYPE_10G_SW</dfn>	0x03</u></td></tr>
<tr><th id="141">141</th><td><u>#define <dfn class="macro" id="_M/PMAPMD_CTRL2_TYPE_10G_LW" data-ref="_M/PMAPMD_CTRL2_TYPE_10G_LW">PMAPMD_CTRL2_TYPE_10G_LW</dfn>	0x02</u></td></tr>
<tr><th id="142">142</th><td><u>#define <dfn class="macro" id="_M/PMAPMD_CTRL2_TYPE_10G_EW" data-ref="_M/PMAPMD_CTRL2_TYPE_10G_EW">PMAPMD_CTRL2_TYPE_10G_EW</dfn>	0x01</u></td></tr>
<tr><th id="143">143</th><td><u>#define <dfn class="macro" id="_M/PMAPMD_CTRL2_TYPE_10G_CX4" data-ref="_M/PMAPMD_CTRL2_TYPE_10G_CX4">PMAPMD_CTRL2_TYPE_10G_CX4</dfn>	0x00</u></td></tr>
<tr><th id="144">144</th><td></td></tr>
<tr><th id="145">145</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_10GSTAT2" data-ref="_M/MDIO_PMAPMD_10GSTAT2">MDIO_PMAPMD_10GSTAT2</dfn>		8   /* 10G PMA/PMD status 2 */</u></td></tr>
<tr><th id="146">146</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_10GTXDIS" data-ref="_M/MDIO_PMAPMD_10GTXDIS">MDIO_PMAPMD_10GTXDIS</dfn>		9   /* 10G PMA/PMD transmit disable */</u></td></tr>
<tr><th id="147">147</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_RXSIGDTCT" data-ref="_M/MDIO_PMAPMD_RXSIGDTCT">MDIO_PMAPMD_RXSIGDTCT</dfn>		10  /* 10G PMD receive signal detect */</u></td></tr>
<tr><th id="148">148</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_EXTABLTY" data-ref="_M/MDIO_PMAPMD_EXTABLTY">MDIO_PMAPMD_EXTABLTY</dfn>		11  /* 10G PMA/PMD ext. ability reg */</u></td></tr>
<tr><th id="149">149</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_P2MPABLTY" data-ref="_M/MDIO_PMAPMD_P2MPABLTY">MDIO_PMAPMD_P2MPABLTY</dfn>		12  /* P2MP ability register(802.3av)*/</u></td></tr>
<tr><th id="150">150</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_40G100GEXTABLTY" data-ref="_M/MDIO_PMAPMD_40G100GEXTABLTY">MDIO_PMAPMD_40G100GEXTABLTY</dfn>	13  /* 40G/100G extended ability */</u></td></tr>
<tr><th id="151">151</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_PKGID1" data-ref="_M/MDIO_PMAPMD_PKGID1">MDIO_PMAPMD_PKGID1</dfn>		14  /* PMA/PMD package identifier 1 */</u></td></tr>
<tr><th id="152">152</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_PKGID2" data-ref="_M/MDIO_PMAPMD_PKGID2">MDIO_PMAPMD_PKGID2</dfn>		15  /* PMA/PMD package identifier 2 */</u></td></tr>
<tr><th id="153">153</th><td><u>#define	<dfn class="macro" id="_M/MDIO_PMAPMD_EEECAP" data-ref="_M/MDIO_PMAPMD_EEECAP">MDIO_PMAPMD_EEECAP</dfn>		16  /* PMA/PMD EEE capability */</u></td></tr>
<tr><th id="154">154</th><td>	<i>/* Values 17 to 29 are reserved */</i></td></tr>
<tr><th id="155">155</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_10P2BCTRL" data-ref="_M/MDIO_PMAPMD_10P2BCTRL">MDIO_PMAPMD_10P2BCTRL</dfn>		30  /* 10P/2B PMA/PMD control */</u></td></tr>
<tr><th id="156">156</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_10P2BSTAT" data-ref="_M/MDIO_PMAPMD_10P2BSTAT">MDIO_PMAPMD_10P2BSTAT</dfn>		31  /* 10P/2B PMA/PMD status */</u></td></tr>
<tr><th id="157">157</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_10P2BLPCTRL" data-ref="_M/MDIO_PMAPMD_10P2BLPCTRL">MDIO_PMAPMD_10P2BLPCTRL</dfn>		32  /* 10P/2B link partner PMA/D ctrl*/</u></td></tr>
<tr><th id="158">158</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_10P2BLPSTAT" data-ref="_M/MDIO_PMAPMD_10P2BLPSTAT">MDIO_PMAPMD_10P2BLPSTAT</dfn>		33  /* 10P/2B link partner PMA/D stat*/</u></td></tr>
<tr><th id="159">159</th><td>	<i>/* Values 34 to 35 are reserved */</i></td></tr>
<tr><th id="160">160</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_10P2BLLOSCNT" data-ref="_M/MDIO_PMAPMD_10P2BLLOSCNT">MDIO_PMAPMD_10P2BLLOSCNT</dfn>	36  /* 10P/2B link loss counter */</u></td></tr>
<tr><th id="161">161</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_10P2BRXSNMGN" data-ref="_M/MDIO_PMAPMD_10P2BRXSNMGN">MDIO_PMAPMD_10P2BRXSNMGN</dfn>	37  /* 10P/2B RX SNR margin */</u></td></tr>
<tr><th id="162">162</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_10P2BLPRXSNMG" data-ref="_M/MDIO_PMAPMD_10P2BLPRXSNMG">MDIO_PMAPMD_10P2BLPRXSNMG</dfn>	38  /* 10P/2B link partner RX SNR mgn*/</u></td></tr>
<tr><th id="163">163</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_10P2BLINEATTN" data-ref="_M/MDIO_PMAPMD_10P2BLINEATTN">MDIO_PMAPMD_10P2BLINEATTN</dfn>	39  /* 10P/2B line attenuation */</u></td></tr>
<tr><th id="164">164</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_10P2BLPLINEATTN" data-ref="_M/MDIO_PMAPMD_10P2BLPLINEATTN">MDIO_PMAPMD_10P2BLPLINEATTN</dfn>	40  /* 10P/2B link partner line atten*/</u></td></tr>
<tr><th id="165">165</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_10P2BLQTHRES" data-ref="_M/MDIO_PMAPMD_10P2BLQTHRES">MDIO_PMAPMD_10P2BLQTHRES</dfn>	41  /* 10P/2B line quality thresholds*/</u></td></tr>
<tr><th id="166">166</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_10P2BLPLQLTHRES" data-ref="_M/MDIO_PMAPMD_10P2BLPLQLTHRES">MDIO_PMAPMD_10P2BLPLQLTHRES</dfn>	42  /* 10P/2B link partner LQ thresh.*/</u></td></tr>
<tr><th id="167">167</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_10PFECCOERRS" data-ref="_M/MDIO_PMAPMD_10PFECCOERRS">MDIO_PMAPMD_10PFECCOERRS</dfn>	43  /* 10P FEC correctable errors cnt*/</u></td></tr>
<tr><th id="168">168</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_10PFECUNCOERRS" data-ref="_M/MDIO_PMAPMD_10PFECUNCOERRS">MDIO_PMAPMD_10PFECUNCOERRS</dfn>	44  /* 10P FEC uncorrectable err cnt*/</u></td></tr>
<tr><th id="169">169</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_10PLPFECCOERRS" data-ref="_M/MDIO_PMAPMD_10PLPFECCOERRS">MDIO_PMAPMD_10PLPFECCOERRS</dfn>	45  /* 10P LP FEC correctable err cnt*/</u></td></tr>
<tr><th id="170">170</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_10PLPFECUNCOERRS" data-ref="_M/MDIO_PMAPMD_10PLPFECUNCOERRS">MDIO_PMAPMD_10PLPFECUNCOERRS</dfn>	46  /* 10P LP FEC uncorrectable errcn*/</u></td></tr>
<tr><th id="171">171</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_10PELECLENGTH" data-ref="_M/MDIO_PMAPMD_10PELECLENGTH">MDIO_PMAPMD_10PELECLENGTH</dfn>	47  /* 10P electrical length */</u></td></tr>
<tr><th id="172">172</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_10PLPELECLENGTH" data-ref="_M/MDIO_PMAPMD_10PLPELECLENGTH">MDIO_PMAPMD_10PLPELECLENGTH</dfn>	48  /* 10P LP electrical length */</u></td></tr>
<tr><th id="173">173</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_10PGENCONFIG" data-ref="_M/MDIO_PMAPMD_10PGENCONFIG">MDIO_PMAPMD_10PGENCONFIG</dfn>	49  /* 10P PMA/PMD general config. */</u></td></tr>
<tr><th id="174">174</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_10PPSDCONFIG" data-ref="_M/MDIO_PMAPMD_10PPSDCONFIG">MDIO_PMAPMD_10PPSDCONFIG</dfn>	50  /* 10P PSD configuration */</u></td></tr>
<tr><th id="175">175</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_10PDSDRCONF1" data-ref="_M/MDIO_PMAPMD_10PDSDRCONF1">MDIO_PMAPMD_10PDSDRCONF1</dfn>	51  /* 10P downstream data rate cnf1 */</u></td></tr>
<tr><th id="176">176</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_10PDSDRCONF2" data-ref="_M/MDIO_PMAPMD_10PDSDRCONF2">MDIO_PMAPMD_10PDSDRCONF2</dfn>	52  /* 10P downstream data rate cnf2 */</u></td></tr>
<tr><th id="177">177</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_10PDSRSCONF" data-ref="_M/MDIO_PMAPMD_10PDSRSCONF">MDIO_PMAPMD_10PDSRSCONF</dfn>		53  /* 10P downstream ReedSolomon cnf*/</u></td></tr>
<tr><th id="178">178</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_10PUSDR1" data-ref="_M/MDIO_PMAPMD_10PUSDR1">MDIO_PMAPMD_10PUSDR1</dfn>		54  /* 10P upstream data rate cnf1 */</u></td></tr>
<tr><th id="179">179</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_10PUSDR2" data-ref="_M/MDIO_PMAPMD_10PUSDR2">MDIO_PMAPMD_10PUSDR2</dfn>		55  /* 10P upstream data rate cnf2 */</u></td></tr>
<tr><th id="180">180</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_10PUSRSCONF" data-ref="_M/MDIO_PMAPMD_10PUSRSCONF">MDIO_PMAPMD_10PUSRSCONF</dfn>		56  /* 10P upstream ReedSolomon cnf */</u></td></tr>
<tr><th id="181">181</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_10PTONEGROUP1" data-ref="_M/MDIO_PMAPMD_10PTONEGROUP1">MDIO_PMAPMD_10PTONEGROUP1</dfn>	57  /* 10P tone group 1 */</u></td></tr>
<tr><th id="182">182</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_10PTONEGROUP2" data-ref="_M/MDIO_PMAPMD_10PTONEGROUP2">MDIO_PMAPMD_10PTONEGROUP2</dfn>	58  /* 10P tone group 2 */</u></td></tr>
<tr><th id="183">183</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_10PTONEPARAM1" data-ref="_M/MDIO_PMAPMD_10PTONEPARAM1">MDIO_PMAPMD_10PTONEPARAM1</dfn>	59  /* 10P tone parameter 1 */</u></td></tr>
<tr><th id="184">184</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_10PTONEPARAM2" data-ref="_M/MDIO_PMAPMD_10PTONEPARAM2">MDIO_PMAPMD_10PTONEPARAM2</dfn>	60  /* 10P tone parameter 2 */</u></td></tr>
<tr><th id="185">185</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_10PTONEPARAM3" data-ref="_M/MDIO_PMAPMD_10PTONEPARAM3">MDIO_PMAPMD_10PTONEPARAM3</dfn>	61  /* 10P tone parameter 3 */</u></td></tr>
<tr><th id="186">186</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_10PTONEPARAM4" data-ref="_M/MDIO_PMAPMD_10PTONEPARAM4">MDIO_PMAPMD_10PTONEPARAM4</dfn>	62  /* 10P tone parameter 4 */</u></td></tr>
<tr><th id="187">187</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_10PTONEPARAM5" data-ref="_M/MDIO_PMAPMD_10PTONEPARAM5">MDIO_PMAPMD_10PTONEPARAM5</dfn>	63  /* 10P tone parameter 5 */</u></td></tr>
<tr><th id="188">188</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_10PTONECTLACTN" data-ref="_M/MDIO_PMAPMD_10PTONECTLACTN">MDIO_PMAPMD_10PTONECTLACTN</dfn>	64  /* 10P tone control action */</u></td></tr>
<tr><th id="189">189</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_10PTONESTAT1" data-ref="_M/MDIO_PMAPMD_10PTONESTAT1">MDIO_PMAPMD_10PTONESTAT1</dfn>	65  /* 10P tone status 1 */</u></td></tr>
<tr><th id="190">190</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_10PTONESTAT2" data-ref="_M/MDIO_PMAPMD_10PTONESTAT2">MDIO_PMAPMD_10PTONESTAT2</dfn>	66  /* 10P tone status 2 */</u></td></tr>
<tr><th id="191">191</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_10PTONESTAT3" data-ref="_M/MDIO_PMAPMD_10PTONESTAT3">MDIO_PMAPMD_10PTONESTAT3</dfn>	67  /* 10P tone status 3 */</u></td></tr>
<tr><th id="192">192</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_10POUTINDICAT" data-ref="_M/MDIO_PMAPMD_10POUTINDICAT">MDIO_PMAPMD_10POUTINDICAT</dfn>	68  /* 10P outgoing indicator bits */</u></td></tr>
<tr><th id="193">193</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_10PININDICAT" data-ref="_M/MDIO_PMAPMD_10PININDICAT">MDIO_PMAPMD_10PININDICAT</dfn>	69  /* 10P incoming indicator bits */</u></td></tr>
<tr><th id="194">194</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_10PCYCLICEXTCNF" data-ref="_M/MDIO_PMAPMD_10PCYCLICEXTCNF">MDIO_PMAPMD_10PCYCLICEXTCNF</dfn>	70  /* 10P cyclic extension config. */</u></td></tr>
<tr><th id="195">195</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_10PATTAINDSDR" data-ref="_M/MDIO_PMAPMD_10PATTAINDSDR">MDIO_PMAPMD_10PATTAINDSDR</dfn>	71  /* 10P attainable downstream DR */</u></td></tr>
<tr><th id="196">196</th><td>	<i>/* Values 72 to 79 are reserved */</i></td></tr>
<tr><th id="197">197</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_2BGENPARAM" data-ref="_M/MDIO_PMAPMD_2BGENPARAM">MDIO_PMAPMD_2BGENPARAM</dfn>		80  /* 2B general parameter */</u></td></tr>
<tr><th id="198">198</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_2BPMDPARAM1" data-ref="_M/MDIO_PMAPMD_2BPMDPARAM1">MDIO_PMAPMD_2BPMDPARAM1</dfn>		81  /* 2B PMD parameter 1 */</u></td></tr>
<tr><th id="199">199</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_2BPMDPARAM2" data-ref="_M/MDIO_PMAPMD_2BPMDPARAM2">MDIO_PMAPMD_2BPMDPARAM2</dfn>		82  /* 2B PMD parameter 2 */</u></td></tr>
<tr><th id="200">200</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_2BPMDPARAM3" data-ref="_M/MDIO_PMAPMD_2BPMDPARAM3">MDIO_PMAPMD_2BPMDPARAM3</dfn>		83  /* 2B PMD parameter 3 */</u></td></tr>
<tr><th id="201">201</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_2BPMDPARAM4" data-ref="_M/MDIO_PMAPMD_2BPMDPARAM4">MDIO_PMAPMD_2BPMDPARAM4</dfn>		84  /* 2B PMD parameter 4 */</u></td></tr>
<tr><th id="202">202</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_2BPMDPARAM5" data-ref="_M/MDIO_PMAPMD_2BPMDPARAM5">MDIO_PMAPMD_2BPMDPARAM5</dfn>		85  /* 2B PMD parameter 5 */</u></td></tr>
<tr><th id="203">203</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_2BPMDPARAM6" data-ref="_M/MDIO_PMAPMD_2BPMDPARAM6">MDIO_PMAPMD_2BPMDPARAM6</dfn>		86  /* 2B PMD parameter 6 */</u></td></tr>
<tr><th id="204">204</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_2BPMDPARAM7" data-ref="_M/MDIO_PMAPMD_2BPMDPARAM7">MDIO_PMAPMD_2BPMDPARAM7</dfn>		87  /* 2B PMD parameter 7 */</u></td></tr>
<tr><th id="205">205</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_2BPMDPARAM8" data-ref="_M/MDIO_PMAPMD_2BPMDPARAM8">MDIO_PMAPMD_2BPMDPARAM8</dfn>		88  /* 2B PMD parameter 8 */</u></td></tr>
<tr><th id="206">206</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_2BCODEVIOERRCNT" data-ref="_M/MDIO_PMAPMD_2BCODEVIOERRCNT">MDIO_PMAPMD_2BCODEVIOERRCNT</dfn>	89  /* 2B code violation errors cnt. */</u></td></tr>
<tr><th id="207">207</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_2BLPCODEVIOERR" data-ref="_M/MDIO_PMAPMD_2BLPCODEVIOERR">MDIO_PMAPMD_2BLPCODEVIOERR</dfn>	90  /* 2B LP code violation errors */</u></td></tr>
<tr><th id="208">208</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_2BERRSECCNT" data-ref="_M/MDIO_PMAPMD_2BERRSECCNT">MDIO_PMAPMD_2BERRSECCNT</dfn>		91  /* 2B errored seconds counter */</u></td></tr>
<tr><th id="209">209</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_2BLPERRSEC" data-ref="_M/MDIO_PMAPMD_2BLPERRSEC">MDIO_PMAPMD_2BLPERRSEC</dfn>		92  /* 2B LP errored seconds */</u></td></tr>
<tr><th id="210">210</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_2BSEVERRSECCNT" data-ref="_M/MDIO_PMAPMD_2BSEVERRSECCNT">MDIO_PMAPMD_2BSEVERRSECCNT</dfn>	93  /* 2B severely errored seconds cn*/</u></td></tr>
<tr><th id="211">211</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_2BLPSEVERRSECCNT" data-ref="_M/MDIO_PMAPMD_2BLPSEVERRSECCNT">MDIO_PMAPMD_2BLPSEVERRSECCNT</dfn>	94 /* 2B LP severely errored secs cn*/</u></td></tr>
<tr><th id="212">212</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_2BLOSWCNT" data-ref="_M/MDIO_PMAPMD_2BLOSWCNT">MDIO_PMAPMD_2BLOSWCNT</dfn>		95  /* 2B LOSW counter */</u></td></tr>
<tr><th id="213">213</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_2BLPLOSW" data-ref="_M/MDIO_PMAPMD_2BLPLOSW">MDIO_PMAPMD_2BLPLOSW</dfn>		96  /* 2B LP LOSW */</u></td></tr>
<tr><th id="214">214</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_2BUNAVSECCNT" data-ref="_M/MDIO_PMAPMD_2BUNAVSECCNT">MDIO_PMAPMD_2BUNAVSECCNT</dfn>	97  /* 2B unavailable seconds counter*/</u></td></tr>
<tr><th id="215">215</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_2BLPUNAVSECCNT" data-ref="_M/MDIO_PMAPMD_2BLPUNAVSECCNT">MDIO_PMAPMD_2BLPUNAVSECCNT</dfn>	98  /* 2B LP unavailable seconds cnt */</u></td></tr>
<tr><th id="216">216</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_2BSTATDEFECT" data-ref="_M/MDIO_PMAPMD_2BSTATDEFECT">MDIO_PMAPMD_2BSTATDEFECT</dfn>	99  /* 2B state defects */</u></td></tr>
<tr><th id="217">217</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_2BLPSTATDEFECT" data-ref="_M/MDIO_PMAPMD_2BLPSTATDEFECT">MDIO_PMAPMD_2BLPSTATDEFECT</dfn>	100 /* 2B LP state defects */</u></td></tr>
<tr><th id="218">218</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_2BNEGOCONSTEL" data-ref="_M/MDIO_PMAPMD_2BNEGOCONSTEL">MDIO_PMAPMD_2BNEGOCONSTEL</dfn>	101 /* 2B negotiated constellation */</u></td></tr>
<tr><th id="219">219</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_2BEXTPMDPARAM1" data-ref="_M/MDIO_PMAPMD_2BEXTPMDPARAM1">MDIO_PMAPMD_2BEXTPMDPARAM1</dfn>	102 /* 2B extended PMD parameters 1 */</u></td></tr>
<tr><th id="220">220</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_2BEXTPMDPARAM2" data-ref="_M/MDIO_PMAPMD_2BEXTPMDPARAM2">MDIO_PMAPMD_2BEXTPMDPARAM2</dfn>	103 /* 2B extended PMD parameters 2 */</u></td></tr>
<tr><th id="221">221</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_2BEXTPMDPARAM3" data-ref="_M/MDIO_PMAPMD_2BEXTPMDPARAM3">MDIO_PMAPMD_2BEXTPMDPARAM3</dfn>	104 /* 2B extended PMD parameters 3 */</u></td></tr>
<tr><th id="222">222</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_2BEXTPMDPARAM4" data-ref="_M/MDIO_PMAPMD_2BEXTPMDPARAM4">MDIO_PMAPMD_2BEXTPMDPARAM4</dfn>	105 /* 2B extended PMD parameters 4 */</u></td></tr>
<tr><th id="223">223</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_2BEXTPMDPARAM5" data-ref="_M/MDIO_PMAPMD_2BEXTPMDPARAM5">MDIO_PMAPMD_2BEXTPMDPARAM5</dfn>	106 /* 2B extended PMD parameters 5 */</u></td></tr>
<tr><th id="224">224</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_2BEXTPMDPARAM6" data-ref="_M/MDIO_PMAPMD_2BEXTPMDPARAM6">MDIO_PMAPMD_2BEXTPMDPARAM6</dfn>	107 /* 2B extended PMD parameters 6 */</u></td></tr>
<tr><th id="225">225</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_2BEXTPMDPARAM7" data-ref="_M/MDIO_PMAPMD_2BEXTPMDPARAM7">MDIO_PMAPMD_2BEXTPMDPARAM7</dfn>	108 /* 2B extended PMD parameters 7 */</u></td></tr>
<tr><th id="226">226</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_2BEXTPMDPARAM8" data-ref="_M/MDIO_PMAPMD_2BEXTPMDPARAM8">MDIO_PMAPMD_2BEXTPMDPARAM8</dfn>	109 /* 2B extended PMD parameters 8 */</u></td></tr>
<tr><th id="227">227</th><td>	<i>/* Values 110 to 128 are reserved */</i></td></tr>
<tr><th id="228">228</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_10GTSTAT" data-ref="_M/MDIO_PMAPMD_10GTSTAT">MDIO_PMAPMD_10GTSTAT</dfn>		129 /* 10GBASE-T status */</u></td></tr>
<tr><th id="229">229</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_10GTPASWPOLAR" data-ref="_M/MDIO_PMAPMD_10GTPASWPOLAR">MDIO_PMAPMD_10GTPASWPOLAR</dfn>	130 /* 10G-T pair swap &amp; polarity */</u></td></tr>
<tr><th id="230">230</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_10GTTXPWBOSHRCH" data-ref="_M/MDIO_PMAPMD_10GTTXPWBOSHRCH">MDIO_PMAPMD_10GTTXPWBOSHRCH</dfn>	131 /* 10G-T PWR backoff&amp;PHY shrt rch*/</u></td></tr>
<tr><th id="231">231</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_10GTTSTMODE" data-ref="_M/MDIO_PMAPMD_10GTTSTMODE">MDIO_PMAPMD_10GTTSTMODE</dfn>		132 /* 10G-T test mode */</u></td></tr>
<tr><th id="232">232</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_10GTSNROMARGA" data-ref="_M/MDIO_PMAPMD_10GTSNROMARGA">MDIO_PMAPMD_10GTSNROMARGA</dfn>	133 /* 10G-T SNR operating margin chA*/</u></td></tr>
<tr><th id="233">233</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_10GTSNROMARGB" data-ref="_M/MDIO_PMAPMD_10GTSNROMARGB">MDIO_PMAPMD_10GTSNROMARGB</dfn>	134 /* 10G-T SNR operating margin chB*/</u></td></tr>
<tr><th id="234">234</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_10GTSNROMARGC" data-ref="_M/MDIO_PMAPMD_10GTSNROMARGC">MDIO_PMAPMD_10GTSNROMARGC</dfn>	135 /* 10G-T SNR operating margin chC*/</u></td></tr>
<tr><th id="235">235</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_10GTSNROMARGD" data-ref="_M/MDIO_PMAPMD_10GTSNROMARGD">MDIO_PMAPMD_10GTSNROMARGD</dfn>	136 /* 10G-T SNR operating margin chD*/</u></td></tr>
<tr><th id="236">236</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_10GTMINMARGA" data-ref="_M/MDIO_PMAPMD_10GTMINMARGA">MDIO_PMAPMD_10GTMINMARGA</dfn>	137 /* 10G-T minimum margin ch. A */</u></td></tr>
<tr><th id="237">237</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_10GTMINMARGB" data-ref="_M/MDIO_PMAPMD_10GTMINMARGB">MDIO_PMAPMD_10GTMINMARGB</dfn>	138 /* 10G-T minimum margin ch. B */</u></td></tr>
<tr><th id="238">238</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_10GTMINMARGC" data-ref="_M/MDIO_PMAPMD_10GTMINMARGC">MDIO_PMAPMD_10GTMINMARGC</dfn>	139 /* 10G-T minimum margin ch. C */</u></td></tr>
<tr><th id="239">239</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_10GTMINMARGD" data-ref="_M/MDIO_PMAPMD_10GTMINMARGD">MDIO_PMAPMD_10GTMINMARGD</dfn>	140 /* 10G-T minimum margin ch. D */</u></td></tr>
<tr><th id="240">240</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_10GTSIGPWRA" data-ref="_M/MDIO_PMAPMD_10GTSIGPWRA">MDIO_PMAPMD_10GTSIGPWRA</dfn>		141 /* 10G-T RX signal power ch. A */</u></td></tr>
<tr><th id="241">241</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_10GTSIGPWRB" data-ref="_M/MDIO_PMAPMD_10GTSIGPWRB">MDIO_PMAPMD_10GTSIGPWRB</dfn>		142 /* 10G-T RX signal power ch. B */</u></td></tr>
<tr><th id="242">242</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_10GTSIGPWRC" data-ref="_M/MDIO_PMAPMD_10GTSIGPWRC">MDIO_PMAPMD_10GTSIGPWRC</dfn>		143 /* 10G-T RX signal power ch. C */</u></td></tr>
<tr><th id="243">243</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_10GTSIGPWRD" data-ref="_M/MDIO_PMAPMD_10GTSIGPWRD">MDIO_PMAPMD_10GTSIGPWRD</dfn>		144 /* 10G-T RX signal power ch. D */</u></td></tr>
<tr><th id="244">244</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_10GTSKEWDLY1" data-ref="_M/MDIO_PMAPMD_10GTSKEWDLY1">MDIO_PMAPMD_10GTSKEWDLY1</dfn>	145 /* 10G-T skew delay 1 */</u></td></tr>
<tr><th id="245">245</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_10GTSKEWDLY2" data-ref="_M/MDIO_PMAPMD_10GTSKEWDLY2">MDIO_PMAPMD_10GTSKEWDLY2</dfn>	146 /* 10G-T skew delay 2 */</u></td></tr>
<tr><th id="246">246</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_10GTFSTRETSTATCTRL" data-ref="_M/MDIO_PMAPMD_10GTFSTRETSTATCTRL">MDIO_PMAPMD_10GTFSTRETSTATCTRL</dfn>	147 /* 10G-T fast retrain stat&amp;ctrl */</u></td></tr>
<tr><th id="247">247</th><td>	<i>/* Values 148 to 149 are reserved */</i></td></tr>
<tr><th id="248">248</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_BASERPMDCTRL" data-ref="_M/MDIO_PMAPMD_BASERPMDCTRL">MDIO_PMAPMD_BASERPMDCTRL</dfn>	150 /* BASE-R PMD control */</u></td></tr>
<tr><th id="249">249</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_BASERPMDSTAT" data-ref="_M/MDIO_PMAPMD_BASERPMDSTAT">MDIO_PMAPMD_BASERPMDSTAT</dfn>	151 /* BASE-R PMD status */</u></td></tr>
<tr><th id="250">250</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_BASERLPCOEFUPDL0" data-ref="_M/MDIO_PMAPMD_BASERLPCOEFUPDL0">MDIO_PMAPMD_BASERLPCOEFUPDL0</dfn>	152 /* BASE-R LP coeffici. update ln0*/</u></td></tr>
<tr><th id="251">251</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_BASERLPSTATRPTL0" data-ref="_M/MDIO_PMAPMD_BASERLPSTATRPTL0">MDIO_PMAPMD_BASERLPSTATRPTL0</dfn>	153 /* BASE-R LP status report lane0 */</u></td></tr>
<tr><th id="252">252</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_BASERLDCOEFFUPDL0" data-ref="_M/MDIO_PMAPMD_BASERLDCOEFFUPDL0">MDIO_PMAPMD_BASERLDCOEFFUPDL0</dfn>	154 /* BASE-R LD coeffici. update ln0*/</u></td></tr>
<tr><th id="253">253</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_BASERLDSTATRPTL0" data-ref="_M/MDIO_PMAPMD_BASERLDSTATRPTL0">MDIO_PMAPMD_BASERLDSTATRPTL0</dfn>	155 /* BASE-R LD status report lane0 */</u></td></tr>
<tr><th id="254">254</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_BASERSTAT2" data-ref="_M/MDIO_PMAPMD_BASERSTAT2">MDIO_PMAPMD_BASERSTAT2</dfn>		156 /* BASE-R PMD status 2 */</u></td></tr>
<tr><th id="255">255</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_BASERSTAT3" data-ref="_M/MDIO_PMAPMD_BASERSTAT3">MDIO_PMAPMD_BASERSTAT3</dfn>		157 /* BASE-R PMD status 3 */</u></td></tr>
<tr><th id="256">256</th><td>	<i>/* Values 158 to 159 are reserved */</i></td></tr>
<tr><th id="257">257</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_1000KXCTRL" data-ref="_M/MDIO_PMAPMD_1000KXCTRL">MDIO_PMAPMD_1000KXCTRL</dfn>		160 /* 1000BASE-KX control */</u></td></tr>
<tr><th id="258">258</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_1000KXSTAT" data-ref="_M/MDIO_PMAPMD_1000KXSTAT">MDIO_PMAPMD_1000KXSTAT</dfn>		161 /* 1000BASE-KX status */</u></td></tr>
<tr><th id="259">259</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_PMAOVHDCTRL1" data-ref="_M/MDIO_PMAPMD_PMAOVHDCTRL1">MDIO_PMAPMD_PMAOVHDCTRL1</dfn>	162 /* PMA Overhead Control 1 */</u></td></tr>
<tr><th id="260">260</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_PMAOVHDCTRL2" data-ref="_M/MDIO_PMAPMD_PMAOVHDCTRL2">MDIO_PMAPMD_PMAOVHDCTRL2</dfn>	163 /* PMA Overhead Control 2 */</u></td></tr>
<tr><th id="261">261</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_PMAOVHDCTRL3" data-ref="_M/MDIO_PMAPMD_PMAOVHDCTRL3">MDIO_PMAPMD_PMAOVHDCTRL3</dfn>	164 /* PMA Overhead Control 3 */</u></td></tr>
<tr><th id="262">262</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_PMAOVHDSTAT1" data-ref="_M/MDIO_PMAPMD_PMAOVHDSTAT1">MDIO_PMAPMD_PMAOVHDSTAT1</dfn>	165 /* PMA Overhead Status 1 */</u></td></tr>
<tr><th id="263">263</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_PMAOVHDSTAT2" data-ref="_M/MDIO_PMAPMD_PMAOVHDSTAT2">MDIO_PMAPMD_PMAOVHDSTAT2</dfn>	166 /* PMA Overhead Status 2 */</u></td></tr>
<tr><th id="264">264</th><td>	<i>/* Values 167 to 169 are reserved */</i></td></tr>
<tr><th id="265">265</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_BASERFECABLTY" data-ref="_M/MDIO_PMAPMD_BASERFECABLTY">MDIO_PMAPMD_BASERFECABLTY</dfn>	170 /* BASE-R FEC ability */</u></td></tr>
<tr><th id="266">266</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_BASERFECCTRL" data-ref="_M/MDIO_PMAPMD_BASERFECCTRL">MDIO_PMAPMD_BASERFECCTRL</dfn>	171 /* BASE-R FEC control */</u></td></tr>
<tr><th id="267">267</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_10GRFECCOBLCNTL" data-ref="_M/MDIO_PMAPMD_10GRFECCOBLCNTL">MDIO_PMAPMD_10GRFECCOBLCNTL</dfn>	172 /* 10G-R FEC corrected blks cntL */</u></td></tr>
<tr><th id="268">268</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_10GRFECCOBLCNTH" data-ref="_M/MDIO_PMAPMD_10GRFECCOBLCNTH">MDIO_PMAPMD_10GRFECCOBLCNTH</dfn>	173 /* 10G-R FEC corrected blks cntH */</u></td></tr>
<tr><th id="269">269</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_10GRFECUNCOBLCNTL" data-ref="_M/MDIO_PMAPMD_10GRFECUNCOBLCNTL">MDIO_PMAPMD_10GRFECUNCOBLCNTL</dfn>	174 /* 10G-R FEC uncorrect blks cntL */</u></td></tr>
<tr><th id="270">270</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_10GRFECUNCOBLCNTH" data-ref="_M/MDIO_PMAPMD_10GRFECUNCOBLCNTH">MDIO_PMAPMD_10GRFECUNCOBLCNTH</dfn>	175 /* 10G-R FEC uncorrect blks cntH */</u></td></tr>
<tr><th id="271">271</th><td>	<i>/* Values 176 to 178 are reserved */</i></td></tr>
<tr><th id="272">272</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_CAUI4C2MRECCTLE" data-ref="_M/MDIO_PMAPMD_CAUI4C2MRECCTLE">MDIO_PMAPMD_CAUI4C2MRECCTLE</dfn>	179 /* CAUI-4 Chip2Mod recomme. CTLE */</u></td></tr>
<tr><th id="273">273</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_CAUI4C2CTERDIL0" data-ref="_M/MDIO_PMAPMD_CAUI4C2CTERDIL0">MDIO_PMAPMD_CAUI4C2CTERDIL0</dfn>	180 /* CAUI-4 Ch2Ch TxEq RxDir lane0 */</u></td></tr>
<tr><th id="274">274</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_CAUI4C2CTERDIL1" data-ref="_M/MDIO_PMAPMD_CAUI4C2CTERDIL1">MDIO_PMAPMD_CAUI4C2CTERDIL1</dfn>	181 /* lane1 */</u></td></tr>
<tr><th id="275">275</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_CAUI4C2CTERDIL2" data-ref="_M/MDIO_PMAPMD_CAUI4C2CTERDIL2">MDIO_PMAPMD_CAUI4C2CTERDIL2</dfn>	182 /* lane2 */</u></td></tr>
<tr><th id="276">276</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_CAUI4C2CTERDIL3" data-ref="_M/MDIO_PMAPMD_CAUI4C2CTERDIL3">MDIO_PMAPMD_CAUI4C2CTERDIL3</dfn>	183 /* lane3 */</u></td></tr>
<tr><th id="277">277</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_CAUI4C2CTETDEL0" data-ref="_M/MDIO_PMAPMD_CAUI4C2CTETDEL0">MDIO_PMAPMD_CAUI4C2CTETDEL0</dfn>	184 /* CAUI-4 Ch2Ch TxEq TxDet lane0 */</u></td></tr>
<tr><th id="278">278</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_CAUI4C2CTETDEL1" data-ref="_M/MDIO_PMAPMD_CAUI4C2CTETDEL1">MDIO_PMAPMD_CAUI4C2CTETDEL1</dfn>	185 /* lane1 */</u></td></tr>
<tr><th id="279">279</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_CAUI4C2CTETDEL2" data-ref="_M/MDIO_PMAPMD_CAUI4C2CTETDEL2">MDIO_PMAPMD_CAUI4C2CTETDEL2</dfn>	186 /* lane2 */</u></td></tr>
<tr><th id="280">280</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_CAUI4C2CTETDEL3" data-ref="_M/MDIO_PMAPMD_CAUI4C2CTETDEL3">MDIO_PMAPMD_CAUI4C2CTETDEL3</dfn>	187 /* lane3 */</u></td></tr>
<tr><th id="281">281</th><td>	<i>/* Values 188 to 199 are reserved */</i></td></tr>
<tr><th id="282">282</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_RSFECCTRL" data-ref="_M/MDIO_PMAPMD_RSFECCTRL">MDIO_PMAPMD_RSFECCTRL</dfn>		200 /* RS-FEC Control */</u></td></tr>
<tr><th id="283">283</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_RSFECSTAT" data-ref="_M/MDIO_PMAPMD_RSFECSTAT">MDIO_PMAPMD_RSFECSTAT</dfn>		201 /* RS-FEC Status */</u></td></tr>
<tr><th id="284">284</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_RSFECCORRCWCNTL" data-ref="_M/MDIO_PMAPMD_RSFECCORRCWCNTL">MDIO_PMAPMD_RSFECCORRCWCNTL</dfn>	202 /* RS-FEC correct. codeword cntL */</u></td></tr>
<tr><th id="285">285</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_RSFECCORRCWCNTH" data-ref="_M/MDIO_PMAPMD_RSFECCORRCWCNTH">MDIO_PMAPMD_RSFECCORRCWCNTH</dfn>	203 /* RS-FEC correct. codeword cntH */</u></td></tr>
<tr><th id="286">286</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_RSFECUNCORRCWCNTL" data-ref="_M/MDIO_PMAPMD_RSFECUNCORRCWCNTL">MDIO_PMAPMD_RSFECUNCORRCWCNTL</dfn>	204 /* RS-FEC uncorre. codeword cntL */</u></td></tr>
<tr><th id="287">287</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_RSFECUNCORRCWCNTH" data-ref="_M/MDIO_PMAPMD_RSFECUNCORRCWCNTH">MDIO_PMAPMD_RSFECUNCORRCWCNTH</dfn>	205 /* RS-FEC uncorre. codeword cntH */</u></td></tr>
<tr><th id="288">288</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_RSFECLANEMAP" data-ref="_M/MDIO_PMAPMD_RSFECLANEMAP">MDIO_PMAPMD_RSFECLANEMAP</dfn>	206 /* RS-FEC Lane Mapping */</u></td></tr>
<tr><th id="289">289</th><td>	<i>/* Values 207 to 209 are reserved */</i></td></tr>
<tr><th id="290">290</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_RSFECSMBLERRCNTL" data-ref="_M/MDIO_PMAPMD_RSFECSMBLERRCNTL">MDIO_PMAPMD_RSFECSMBLERRCNTL</dfn>(x)	    /* RS-FEC Symbol Error CntLow */ \</u></td></tr>
<tr><th id="291">291</th><td><u>					(210 + ((x) * 2)) /* lane 0 to 3 */</u></td></tr>
<tr><th id="292">292</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_RSFECSMBLERRCNTH" data-ref="_M/MDIO_PMAPMD_RSFECSMBLERRCNTH">MDIO_PMAPMD_RSFECSMBLERRCNTH</dfn>(x)	    /* RS-FEC Symbol Error CntHigh */ \</u></td></tr>
<tr><th id="293">293</th><td><u>					(211 + ((x) * 2)) /* lane 0 to 3 */</u></td></tr>
<tr><th id="294">294</th><td>	<i>/* Values 218 to 229 are reserved */</i></td></tr>
<tr><th id="295">295</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_RSFECBIPERRCNT" data-ref="_M/MDIO_PMAPMD_RSFECBIPERRCNT">MDIO_PMAPMD_RSFECBIPERRCNT</dfn>(x)	    /* RS-FEC BIP Error Counter */ \</u></td></tr>
<tr><th id="296">296</th><td><u>					(230 + (x)) /* lane 0 to 19 */</u></td></tr>
<tr><th id="297">297</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_RSFECPCSLMAP" data-ref="_M/MDIO_PMAPMD_RSFECPCSLMAP">MDIO_PMAPMD_RSFECPCSLMAP</dfn>(x)	    /* RS-FEC PCS Lane Mapping */ \</u></td></tr>
<tr><th id="298">298</th><td><u>					(250 + (x)) /* lane 0 to 19 */</u></td></tr>
<tr><th id="299">299</th><td>	<i>/* Values 270 to 279 are reserved */</i></td></tr>
<tr><th id="300">300</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_RSFECPCSALGNSTAT1" data-ref="_M/MDIO_PMAPMD_RSFECPCSALGNSTAT1">MDIO_PMAPMD_RSFECPCSALGNSTAT1</dfn>	280 /* RS-FEC PCS Alignment Status 1 */</u></td></tr>
<tr><th id="301">301</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_RSFECPCSALGNSTAT2" data-ref="_M/MDIO_PMAPMD_RSFECPCSALGNSTAT2">MDIO_PMAPMD_RSFECPCSALGNSTAT2</dfn>	281 /* RS-FEC PCS Alignment Status 2 */</u></td></tr>
<tr><th id="302">302</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_RSFECPCSALGNSTAT3" data-ref="_M/MDIO_PMAPMD_RSFECPCSALGNSTAT3">MDIO_PMAPMD_RSFECPCSALGNSTAT3</dfn>	282 /* RS-FEC PCS Alignment Status 3 */</u></td></tr>
<tr><th id="303">303</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_RSFECPCSALGNSTAT4" data-ref="_M/MDIO_PMAPMD_RSFECPCSALGNSTAT4">MDIO_PMAPMD_RSFECPCSALGNSTAT4</dfn>	283 /* RS-FEC PCS Alignment Status 4 */</u></td></tr>
<tr><th id="304">304</th><td>	<i>/* Values 284 to 299 are reserved */</i></td></tr>
<tr><th id="305">305</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_BASERFECCORBLKCNTL" data-ref="_M/MDIO_PMAPMD_BASERFECCORBLKCNTL">MDIO_PMAPMD_BASERFECCORBLKCNTL</dfn>(x)    /* BASE-R FEC Corr. Blk. CntL */ \</u></td></tr>
<tr><th id="306">306</th><td><u>					(300 + ((x) * 2)) /* lane0 to 19 */</u></td></tr>
<tr><th id="307">307</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_BASERFECCORBLKCNTH" data-ref="_M/MDIO_PMAPMD_BASERFECCORBLKCNTH">MDIO_PMAPMD_BASERFECCORBLKCNTH</dfn>(x)    /* BASE-R FEC Corr. Blk. CntH */ \</u></td></tr>
<tr><th id="308">308</th><td><u>					(301 + ((x) * 2)) /* lane0 to 19 */</u></td></tr>
<tr><th id="309">309</th><td>	<i>/* Values 340 to 699 are reserved */</i></td></tr>
<tr><th id="310">310</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_BASERFECUNCORBLKCNTL" data-ref="_M/MDIO_PMAPMD_BASERFECUNCORBLKCNTL">MDIO_PMAPMD_BASERFECUNCORBLKCNTL</dfn>(x) /* BASE-R FEC UnCorr. Blk. CntL*/ \</u></td></tr>
<tr><th id="311">311</th><td><u>					(700 + ((x) * 2)) /* lane0 to 19 */</u></td></tr>
<tr><th id="312">312</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_BASERFECUNCORBLKCNTH" data-ref="_M/MDIO_PMAPMD_BASERFECUNCORBLKCNTH">MDIO_PMAPMD_BASERFECUNCORBLKCNTH</dfn>(x) /* BASE-R FEC UnCorr. Blk. CntH*/ \</u></td></tr>
<tr><th id="313">313</th><td><u>					(701 + ((x) * 2)) /* lane0 to 19 */</u></td></tr>
<tr><th id="314">314</th><td>	<i>/* Values 740 to 1099 are reserved */</i></td></tr>
<tr><th id="315">315</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_BASERLPCOEFUPD" data-ref="_M/MDIO_PMAPMD_BASERLPCOEFUPD">MDIO_PMAPMD_BASERLPCOEFUPD</dfn>(x)	    /* BASE-R LP coefficient update */\</u></td></tr>
<tr><th id="316">316</th><td><u>					(1100 + (x)) /* lane0 to 9 */</u></td></tr>
<tr><th id="317">317</th><td>	<i>/* Values 1110 to 1199 are reserved */</i></td></tr>
<tr><th id="318">318</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_BASERLPSTATRPT" data-ref="_M/MDIO_PMAPMD_BASERLPSTATRPT">MDIO_PMAPMD_BASERLPSTATRPT</dfn>(x)	    /* BASE-R LP status report */ \</u></td></tr>
<tr><th id="319">319</th><td><u>					(1200 + (x)) /* lane0 to 9 */</u></td></tr>
<tr><th id="320">320</th><td>	<i>/* Values 1210 to 1299 are reserved */</i></td></tr>
<tr><th id="321">321</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_BASERLDCOEFUPD" data-ref="_M/MDIO_PMAPMD_BASERLDCOEFUPD">MDIO_PMAPMD_BASERLDCOEFUPD</dfn>(x)	    /* BASE-R LD coefficient update */\</u></td></tr>
<tr><th id="322">322</th><td><u>					(1300 + (x)) /* lane0 to 9 */</u></td></tr>
<tr><th id="323">323</th><td>	<i>/* Values 1310 to 1399 are reserved */</i></td></tr>
<tr><th id="324">324</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_BASERLDSTATRPT" data-ref="_M/MDIO_PMAPMD_BASERLDSTATRPT">MDIO_PMAPMD_BASERLDSTATRPT</dfn>(x)	    /* BASE-R LD status report */ \</u></td></tr>
<tr><th id="325">325</th><td><u>					(1400 + (x)) /* lane0 to 9 */</u></td></tr>
<tr><th id="326">326</th><td>	<i>/* Values 1410 to 1449 are reserved */</i></td></tr>
<tr><th id="327">327</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_PMDTRAINPATTERN" data-ref="_M/MDIO_PMAPMD_PMDTRAINPATTERN">MDIO_PMAPMD_PMDTRAINPATTERN</dfn>(x)	    /* PMD training pattern */	\</u></td></tr>
<tr><th id="328">328</th><td><u>					(1450 + (x)) /* lane0 to 3 */</u></td></tr>
<tr><th id="329">329</th><td>	<i>/* Values 1454 to 1499 are reserved */</i></td></tr>
<tr><th id="330">330</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_TSTPAT" data-ref="_M/MDIO_PMAPMD_TSTPAT">MDIO_PMAPMD_TSTPAT</dfn>		1500 /* Test-pattern ability */</u></td></tr>
<tr><th id="331">331</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_PRBSPATTSTCTRL" data-ref="_M/MDIO_PMAPMD_PRBSPATTSTCTRL">MDIO_PMAPMD_PRBSPATTSTCTRL</dfn>	1501 /* PRBS pattern testing control */</u></td></tr>
<tr><th id="332">332</th><td>	<i>/* Values 1502 to 1509 are reserved */</i></td></tr>
<tr><th id="333">333</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_SQWVTSTCTRL" data-ref="_M/MDIO_PMAPMD_SQWVTSTCTRL">MDIO_PMAPMD_SQWVTSTCTRL</dfn>		1510 /* Square wave testing control */</u></td></tr>
<tr><th id="334">334</th><td>	<i>/* Values 1511 to 1599 are reserved */</i></td></tr>
<tr><th id="335">335</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_PRBSTXERRCNT" data-ref="_M/MDIO_PMAPMD_PRBSTXERRCNT">MDIO_PMAPMD_PRBSTXERRCNT</dfn>(x)	     /* PRBS Tx Error Counter */ \</u></td></tr>
<tr><th id="336">336</th><td><u>					(1600 + (x)) /* lane0 to 9 */</u></td></tr>
<tr><th id="337">337</th><td>	<i>/* Values 1610 to 1699 are reserved */</i></td></tr>
<tr><th id="338">338</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_PRBSRXERRCNT" data-ref="_M/MDIO_PMAPMD_PRBSRXERRCNT">MDIO_PMAPMD_PRBSRXERRCNT</dfn>(x)	     /* PRBS Rx Error Counter */ \</u></td></tr>
<tr><th id="339">339</th><td><u>					(1700 + (x)) /* lane0 to 9 */</u></td></tr>
<tr><th id="340">340</th><td>	<i>/* Values 1710 to 1799 are reserved */</i></td></tr>
<tr><th id="341">341</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_TSYNCCAP" data-ref="_M/MDIO_PMAPMD_TSYNCCAP">MDIO_PMAPMD_TSYNCCAP</dfn>		1800 /* TimeSync PMA/PMD capability */</u></td></tr>
<tr><th id="342">342</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_TSYNCTXMAXDLYL" data-ref="_M/MDIO_PMAPMD_TSYNCTXMAXDLYL">MDIO_PMAPMD_TSYNCTXMAXDLYL</dfn>	1801 /* TimeSync PMAPMD TX MAXdelay L*/</u></td></tr>
<tr><th id="343">343</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_TSYNCTXMAXDLYH" data-ref="_M/MDIO_PMAPMD_TSYNCTXMAXDLYH">MDIO_PMAPMD_TSYNCTXMAXDLYH</dfn>	1802 /* TimeSync PMAPMD TX MAXdelay H*/</u></td></tr>
<tr><th id="344">344</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_TSYNCTXMINDLYL" data-ref="_M/MDIO_PMAPMD_TSYNCTXMINDLYL">MDIO_PMAPMD_TSYNCTXMINDLYL</dfn>	1803 /* TimeSync PMAPMD TX MINdelay L*/</u></td></tr>
<tr><th id="345">345</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_TSYNCTXMINDLYH" data-ref="_M/MDIO_PMAPMD_TSYNCTXMINDLYH">MDIO_PMAPMD_TSYNCTXMINDLYH</dfn>	1804 /* TimeSync PMAPMD TX MINdelay H*/</u></td></tr>
<tr><th id="346">346</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_TSYNCRXMAXDLYL" data-ref="_M/MDIO_PMAPMD_TSYNCRXMAXDLYL">MDIO_PMAPMD_TSYNCRXMAXDLYL</dfn>	1805 /* TimeSync PMAPMD RX MAXdelay L*/</u></td></tr>
<tr><th id="347">347</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_TSYNCRXMAXDLYH" data-ref="_M/MDIO_PMAPMD_TSYNCRXMAXDLYH">MDIO_PMAPMD_TSYNCRXMAXDLYH</dfn>	1806 /* TimeSync PMAPMD RX MAXdelay H*/</u></td></tr>
<tr><th id="348">348</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_TSYNCRXMINDLYL" data-ref="_M/MDIO_PMAPMD_TSYNCRXMINDLYL">MDIO_PMAPMD_TSYNCRXMINDLYL</dfn>	1807 /* TimeSync PMAPMD RX MINdelay L*/</u></td></tr>
<tr><th id="349">349</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMAPMD_TSYNCRXMINDLYH" data-ref="_M/MDIO_PMAPMD_TSYNCRXMINDLYH">MDIO_PMAPMD_TSYNCRXMINDLYH</dfn>	1808 /* TimeSync PMAPMD RX MINdelay H*/</u></td></tr>
<tr><th id="350">350</th><td>	<i>/* Values 1809 to 32767 are reserved */</i></td></tr>
<tr><th id="351">351</th><td>	<i>/* Values 32768 to 65535 are vendor specific */</i></td></tr>
<tr><th id="352">352</th><td></td></tr>
<tr><th id="353">353</th><td><i>/*</i></td></tr>
<tr><th id="354">354</th><td><i> * WIS registers.</i></td></tr>
<tr><th id="355">355</th><td><i> * Table 45-99</i></td></tr>
<tr><th id="356">356</th><td><i> */</i></td></tr>
<tr><th id="357">357</th><td><u>#define	<dfn class="macro" id="_M/MDIO_WIS_CTRL1" data-ref="_M/MDIO_WIS_CTRL1">MDIO_WIS_CTRL1</dfn>		0	/* WIS control 1 */</u></td></tr>
<tr><th id="358">358</th><td><u>#define	<dfn class="macro" id="_M/MDIO_WIS_STAT1" data-ref="_M/MDIO_WIS_STAT1">MDIO_WIS_STAT1</dfn>		1	/* WIS status 1 */</u></td></tr>
<tr><th id="359">359</th><td><u>#define	<dfn class="macro" id="_M/MDIO_WIS_DEVID1" data-ref="_M/MDIO_WIS_DEVID1">MDIO_WIS_DEVID1</dfn>		2	/* WIS device identifier 1 */</u></td></tr>
<tr><th id="360">360</th><td><u>#define	<dfn class="macro" id="_M/MDIO_WIS_DEVID2" data-ref="_M/MDIO_WIS_DEVID2">MDIO_WIS_DEVID2</dfn>		3	/* WIS device identifier 2 */</u></td></tr>
<tr><th id="361">361</th><td><u>#define	<dfn class="macro" id="_M/MDIO_WIS_SPEED" data-ref="_M/MDIO_WIS_SPEED">MDIO_WIS_SPEED</dfn>		4	/* WIS speed ability */</u></td></tr>
<tr><th id="362">362</th><td><u>#define	<dfn class="macro" id="_M/MDIO_WIS_DEVS1" data-ref="_M/MDIO_WIS_DEVS1">MDIO_WIS_DEVS1</dfn>		5	/* WIS devices in package 1 */</u></td></tr>
<tr><th id="363">363</th><td><u>#define	<dfn class="macro" id="_M/MDIO_WIS_DEVS2" data-ref="_M/MDIO_WIS_DEVS2">MDIO_WIS_DEVS2</dfn>		6	/* WIS devices in package 2 */</u></td></tr>
<tr><th id="364">364</th><td><u>#define	<dfn class="macro" id="_M/MDIO_WIS_10GCTRL2" data-ref="_M/MDIO_WIS_10GCTRL2">MDIO_WIS_10GCTRL2</dfn>	7	/* 10G WIS control 2 */</u></td></tr>
<tr><th id="365">365</th><td><u>#define	<dfn class="macro" id="_M/MDIO_WIS_10GSTAT2" data-ref="_M/MDIO_WIS_10GSTAT2">MDIO_WIS_10GSTAT2</dfn>	8	/* 10G WIS status 2 */</u></td></tr>
<tr><th id="366">366</th><td><u>#define	<dfn class="macro" id="_M/MDIO_WIS_10GTSTERRCNT" data-ref="_M/MDIO_WIS_10GTSTERRCNT">MDIO_WIS_10GTSTERRCNT</dfn>	9	/* 10G WIS test-pattern error counter*/</u></td></tr>
<tr><th id="367">367</th><td>	<i>/* Values 10 to 13 are reserved */</i></td></tr>
<tr><th id="368">368</th><td><u>#define	<dfn class="macro" id="_M/MDIO_WIS_PKGID1" data-ref="_M/MDIO_WIS_PKGID1">MDIO_WIS_PKGID1</dfn>		14	/* WIS package identifier 1 */</u></td></tr>
<tr><th id="369">369</th><td><u>#define	<dfn class="macro" id="_M/MDIO_WIS_PKGID2" data-ref="_M/MDIO_WIS_PKGID2">MDIO_WIS_PKGID2</dfn>		15	/* WIS package identifier 2 */</u></td></tr>
<tr><th id="370">370</th><td>	<i>/* Values 16 to 32 are reserved */</i></td></tr>
<tr><th id="371">371</th><td><u>#define	<dfn class="macro" id="_M/MDIO_WIS_10GSTAT3" data-ref="_M/MDIO_WIS_10GSTAT3">MDIO_WIS_10GSTAT3</dfn>	33	/* 10G WIS status 3 */</u></td></tr>
<tr><th id="372">372</th><td>	<i>/* Values 34 to 36 are reserved */</i></td></tr>
<tr><th id="373">373</th><td><u>#define	<dfn class="macro" id="_M/MDIO_WIS_10GFARENDPBERRCNT" data-ref="_M/MDIO_WIS_10GFARENDPBERRCNT">MDIO_WIS_10GFARENDPBERRCNT</dfn> 37	/* 10G WIS far end path block errcnt */</u></td></tr>
<tr><th id="374">374</th><td>	<i>/* Value 38 is reserved */</i></td></tr>
<tr><th id="375">375</th><td><u>#define	<dfn class="macro" id="_M/MDIO_WIS_J1XMIT" data-ref="_M/MDIO_WIS_J1XMIT">MDIO_WIS_J1XMIT</dfn>(x)		/* 10G WIS J1 transmit */	     \</u></td></tr>
<tr><th id="376">376</th><td><u>				(39 + ((x) / 2))/* 0to15. L8=even, H8=odd */</u></td></tr>
<tr><th id="377">377</th><td></td></tr>
<tr><th id="378">378</th><td><u>#define	<dfn class="macro" id="_M/MDIO_WIS_J1RCV" data-ref="_M/MDIO_WIS_J1RCV">MDIO_WIS_J1RCV</dfn>(x)		/* 10G WIS J1 receive */	     \</u></td></tr>
<tr><th id="379">379</th><td><u>				(47 + ((x) / 2))/* 0to15. L8=even, H8=odd */</u></td></tr>
<tr><th id="380">380</th><td><u>#define	<dfn class="macro" id="_M/MDIO_WIS_FARENDLBIPERR1" data-ref="_M/MDIO_WIS_FARENDLBIPERR1">MDIO_WIS_FARENDLBIPERR1</dfn>	55	/* 10G WIS far end line BIP errors 1 */</u></td></tr>
<tr><th id="381">381</th><td><u>#define	<dfn class="macro" id="_M/MDIO_WIS_FARENDLBIPERR2" data-ref="_M/MDIO_WIS_FARENDLBIPERR2">MDIO_WIS_FARENDLBIPERR2</dfn>	56	/* 10G WIS far end line BIP errors 2 */</u></td></tr>
<tr><th id="382">382</th><td><u>#define	<dfn class="macro" id="_M/MDIO_WIS_LBIPERR1" data-ref="_M/MDIO_WIS_LBIPERR1">MDIO_WIS_LBIPERR1</dfn>	57	/* 10G WIS line BIP errors 1 */</u></td></tr>
<tr><th id="383">383</th><td><u>#define	<dfn class="macro" id="_M/MDIO_WIS_LBIPERR2" data-ref="_M/MDIO_WIS_LBIPERR2">MDIO_WIS_LBIPERR2</dfn>	58	/* 10G WIS line BIP errors 2 */</u></td></tr>
<tr><th id="384">384</th><td><u>#define	<dfn class="macro" id="_M/MDIO_WIS_PBERRCNT" data-ref="_M/MDIO_WIS_PBERRCNT">MDIO_WIS_PBERRCNT</dfn>	59	/* 10G WIS path block error count */</u></td></tr>
<tr><th id="385">385</th><td><u>#define	<dfn class="macro" id="_M/MDIO_WIS_SECBIPERRCNT" data-ref="_M/MDIO_WIS_SECBIPERRCNT">MDIO_WIS_SECBIPERRCNT</dfn>	60	/* 10G WIS section BIP error count */</u></td></tr>
<tr><th id="386">386</th><td>	<i>/* Values 61 to 63 are reserved */</i></td></tr>
<tr><th id="387">387</th><td><u>#define	<dfn class="macro" id="_M/MDIO_WIS_J0XMIT" data-ref="_M/MDIO_WIS_J0XMIT">MDIO_WIS_J0XMIT</dfn>(x)		/* 10G WIS J0 transmit */	     \</u></td></tr>
<tr><th id="388">388</th><td><u>				(64 + ((x) / 2))/* 0to15. L8=even, H8=odd */</u></td></tr>
<tr><th id="389">389</th><td></td></tr>
<tr><th id="390">390</th><td><u>#define	<dfn class="macro" id="_M/MDIO_WIS_J0RCV" data-ref="_M/MDIO_WIS_J0RCV">MDIO_WIS_J0RCV</dfn>(x)		/* 10G WIS J0 receive */	     \</u></td></tr>
<tr><th id="391">391</th><td><u>				(72 + ((x) / 2))/* 0to15. L8=even, H8=odd */</u></td></tr>
<tr><th id="392">392</th><td>	<i>/* Values 80 to 1799 are reserved */</i></td></tr>
<tr><th id="393">393</th><td><u>#define <dfn class="macro" id="_M/MDIO_WIS_TSYNCCAP" data-ref="_M/MDIO_WIS_TSYNCCAP">MDIO_WIS_TSYNCCAP</dfn>	1800 /* TimeSync WIS capability */</u></td></tr>
<tr><th id="394">394</th><td><u>#define <dfn class="macro" id="_M/MDIO_WIS_TSYNCTXMAXDLYL" data-ref="_M/MDIO_WIS_TSYNCTXMAXDLYL">MDIO_WIS_TSYNCTXMAXDLYL</dfn>	1801 /* TimeSync WIS TX MAXdelay L*/</u></td></tr>
<tr><th id="395">395</th><td><u>#define <dfn class="macro" id="_M/MDIO_WIS_TSYNCTXMAXDLYH" data-ref="_M/MDIO_WIS_TSYNCTXMAXDLYH">MDIO_WIS_TSYNCTXMAXDLYH</dfn>	1802 /* TimeSync WIS TX MAXdelay H*/</u></td></tr>
<tr><th id="396">396</th><td><u>#define <dfn class="macro" id="_M/MDIO_WIS_TSYNCTXMINDLYL" data-ref="_M/MDIO_WIS_TSYNCTXMINDLYL">MDIO_WIS_TSYNCTXMINDLYL</dfn>	1803 /* TimeSync WIS TX MINdelay L*/</u></td></tr>
<tr><th id="397">397</th><td><u>#define <dfn class="macro" id="_M/MDIO_WIS_TSYNCTXMINDLYH" data-ref="_M/MDIO_WIS_TSYNCTXMINDLYH">MDIO_WIS_TSYNCTXMINDLYH</dfn>	1804 /* TimeSync WIS TX MINdelay H*/</u></td></tr>
<tr><th id="398">398</th><td><u>#define <dfn class="macro" id="_M/MDIO_WIS_TSYNCRXMAXDLYL" data-ref="_M/MDIO_WIS_TSYNCRXMAXDLYL">MDIO_WIS_TSYNCRXMAXDLYL</dfn>	1805 /* TimeSync WIS RX MAXdelay L*/</u></td></tr>
<tr><th id="399">399</th><td><u>#define <dfn class="macro" id="_M/MDIO_WIS_TSYNCRXMAXDLYH" data-ref="_M/MDIO_WIS_TSYNCRXMAXDLYH">MDIO_WIS_TSYNCRXMAXDLYH</dfn>	1806 /* TimeSync WIS RX MAXdelay H*/</u></td></tr>
<tr><th id="400">400</th><td><u>#define <dfn class="macro" id="_M/MDIO_WIS_TSYNCRXMINDLYL" data-ref="_M/MDIO_WIS_TSYNCRXMINDLYL">MDIO_WIS_TSYNCRXMINDLYL</dfn>	1807 /* TimeSync WIS RX MINdelay L*/</u></td></tr>
<tr><th id="401">401</th><td><u>#define <dfn class="macro" id="_M/MDIO_WIS_TSYNCRXMINDLYH" data-ref="_M/MDIO_WIS_TSYNCRXMINDLYH">MDIO_WIS_TSYNCRXMINDLYH</dfn>	1808 /* TimeSync WIS RX MINdelay H*/</u></td></tr>
<tr><th id="402">402</th><td>	<i>/* Values 1809 to 32767 are reserved */</i></td></tr>
<tr><th id="403">403</th><td>	<i>/* Values 32768 to 65535 are vendor specific */</i></td></tr>
<tr><th id="404">404</th><td></td></tr>
<tr><th id="405">405</th><td><i>/*</i></td></tr>
<tr><th id="406">406</th><td><i> * PCS registers.</i></td></tr>
<tr><th id="407">407</th><td><i> * Table 45-119</i></td></tr>
<tr><th id="408">408</th><td><i> */</i></td></tr>
<tr><th id="409">409</th><td><u>#define	<dfn class="macro" id="_M/MDIO_PCS_CTRL1" data-ref="_M/MDIO_PCS_CTRL1">MDIO_PCS_CTRL1</dfn>		0	/* PCS control 1 */</u></td></tr>
<tr><th id="410">410</th><td><u>#define	<dfn class="macro" id="_M/MDIO_PCS_STAT1" data-ref="_M/MDIO_PCS_STAT1">MDIO_PCS_STAT1</dfn>		1	/* PCS status 1 */</u></td></tr>
<tr><th id="411">411</th><td><u>#define	<dfn class="macro" id="_M/MDIO_PCS_DEVID1" data-ref="_M/MDIO_PCS_DEVID1">MDIO_PCS_DEVID1</dfn>		2	/* PCS device identifier 1 */</u></td></tr>
<tr><th id="412">412</th><td><u>#define	<dfn class="macro" id="_M/MDIO_PCS_DEVID2" data-ref="_M/MDIO_PCS_DEVID2">MDIO_PCS_DEVID2</dfn>		3	/* PCS device identifier 2 */</u></td></tr>
<tr><th id="413">413</th><td><u>#define	<dfn class="macro" id="_M/MDIO_PCS_SPEED" data-ref="_M/MDIO_PCS_SPEED">MDIO_PCS_SPEED</dfn>		4	/* PCS speed ability */</u></td></tr>
<tr><th id="414">414</th><td><u>#define	<dfn class="macro" id="_M/MDIO_PCS_DEVS1" data-ref="_M/MDIO_PCS_DEVS1">MDIO_PCS_DEVS1</dfn>		5	/* PCS devices in package 1 */</u></td></tr>
<tr><th id="415">415</th><td><u>#define	<dfn class="macro" id="_M/MDIO_PCS_DEVS2" data-ref="_M/MDIO_PCS_DEVS2">MDIO_PCS_DEVS2</dfn>		6	/* PCS devices in package 2 */</u></td></tr>
<tr><th id="416">416</th><td><u>#define	<dfn class="macro" id="_M/MDIO_PCS_10GCTRL2" data-ref="_M/MDIO_PCS_10GCTRL2">MDIO_PCS_10GCTRL2</dfn>	7	/* 10G PCS control 2 */</u></td></tr>
<tr><th id="417">417</th><td><u>#define	<dfn class="macro" id="_M/MDIO_PCS_10GSTAT2" data-ref="_M/MDIO_PCS_10GSTAT2">MDIO_PCS_10GSTAT2</dfn>	8	/* 10G PCS status 2 */</u></td></tr>
<tr><th id="418">418</th><td>	<i>/* Values 9 to 13 are reserved */</i></td></tr>
<tr><th id="419">419</th><td><u>#define	<dfn class="macro" id="_M/MDIO_PCS_PKGID1" data-ref="_M/MDIO_PCS_PKGID1">MDIO_PCS_PKGID1</dfn>		14	/* PCS package identifier 1 */</u></td></tr>
<tr><th id="420">420</th><td><u>#define	<dfn class="macro" id="_M/MDIO_PCS_PKGID2" data-ref="_M/MDIO_PCS_PKGID2">MDIO_PCS_PKGID2</dfn>		15	/* PCS package identifier 2 */</u></td></tr>
<tr><th id="421">421</th><td>	<i>/* Values 16 to 19 are reserved */</i></td></tr>
<tr><th id="422">422</th><td><u>#define	<dfn class="macro" id="_M/MDIO_PCS_EEECTRLCAP" data-ref="_M/MDIO_PCS_EEECTRLCAP">MDIO_PCS_EEECTRLCAP</dfn>	20	/* EEE control and capability */</u></td></tr>
<tr><th id="423">423</th><td>	<i>/* Value 21 is reserved */</i></td></tr>
<tr><th id="424">424</th><td><u>#define	<dfn class="macro" id="_M/MDIO_PCS_EEEWKERRCNT" data-ref="_M/MDIO_PCS_EEEWKERRCNT">MDIO_PCS_EEEWKERRCNT</dfn>	22	/* EEE wake error counter */</u></td></tr>
<tr><th id="425">425</th><td>	<i>/* Value 23 is reserved */</i></td></tr>
<tr><th id="426">426</th><td><u>#define	<dfn class="macro" id="_M/MDIO_PCS_10GXSTAT" data-ref="_M/MDIO_PCS_10GXSTAT">MDIO_PCS_10GXSTAT</dfn>	24	/* 10G-X PCS status */</u></td></tr>
<tr><th id="427">427</th><td><u>#define	<dfn class="macro" id="_M/MDIO_PCS_10GXSTSCTRL" data-ref="_M/MDIO_PCS_10GXSTSCTRL">MDIO_PCS_10GXSTSCTRL</dfn>	25	/* 10G-X PCS test control */</u></td></tr>
<tr><th id="428">428</th><td>	<i>/* Values 26 to 31 are reserved */</i></td></tr>
<tr><th id="429">429</th><td><u>#define	<dfn class="macro" id="_M/MDIO_PCS_BASERTSTAT1" data-ref="_M/MDIO_PCS_BASERTSTAT1">MDIO_PCS_BASERTSTAT1</dfn>	32	/* BASE-R &amp; 10G-T PCS status 1 */</u></td></tr>
<tr><th id="430">430</th><td><u>#define	<dfn class="macro" id="_M/MDIO_PCS_BASERTSTAT2" data-ref="_M/MDIO_PCS_BASERTSTAT2">MDIO_PCS_BASERTSTAT2</dfn>	33	/* BASE-R &amp; 10G-T PCS status 2 */</u></td></tr>
<tr><th id="431">431</th><td><u>#define	<dfn class="macro" id="_M/MDIO_PCS_10GRTPSEEDA" data-ref="_M/MDIO_PCS_10GRTPSEEDA">MDIO_PCS_10GRTPSEEDA</dfn>(x)		/* 10G-R PCS test pattern seed A */ \</u></td></tr>
<tr><th id="432">432</th><td><u>				(34 + (x)) /* 0 to 3 */</u></td></tr>
<tr><th id="433">433</th><td><u>#define	<dfn class="macro" id="_M/MDIO_PCS_10GRTPSEEDB" data-ref="_M/MDIO_PCS_10GRTPSEEDB">MDIO_PCS_10GRTPSEEDB</dfn>		/* 10G-R PCS test pattern seed B */ \</u></td></tr>
<tr><th id="434">434</th><td><u>				(38 + (x)) /* 0 to 3 */</u></td></tr>
<tr><th id="435">435</th><td><u>#define	<dfn class="macro" id="_M/MDIO_PCS_10GRTPCTRL" data-ref="_M/MDIO_PCS_10GRTPCTRL">MDIO_PCS_10GRTPCTRL</dfn>	42	/* 10G-R PCS test pattern control */</u></td></tr>
<tr><th id="436">436</th><td><u>#define	<dfn class="macro" id="_M/MDIO_PCS_10GRTPERRCNT" data-ref="_M/MDIO_PCS_10GRTPERRCNT">MDIO_PCS_10GRTPERRCNT</dfn>	43	/* 10G-R PCS test pattern err counter*/</u></td></tr>
<tr><th id="437">437</th><td><u>#define	<dfn class="macro" id="_M/MDIO_PCS_BERHIORDERCNT" data-ref="_M/MDIO_PCS_BERHIORDERCNT">MDIO_PCS_BERHIORDERCNT</dfn>	44	/* BER high order counter */</u></td></tr>
<tr><th id="438">438</th><td><u>#define	<dfn class="macro" id="_M/MDIO_PCS_ERRBHIORDERCNT" data-ref="_M/MDIO_PCS_ERRBHIORDERCNT">MDIO_PCS_ERRBHIORDERCNT</dfn>	45	/* Errored blocks high order counter */</u></td></tr>
<tr><th id="439">439</th><td>	<i>/* Values 46 to 49 are reserved */</i></td></tr>
<tr><th id="440">440</th><td><u>#define <dfn class="macro" id="_M/MDIO_PCS_MLBRPCSALGNSTAT1" data-ref="_M/MDIO_PCS_MLBRPCSALGNSTAT1">MDIO_PCS_MLBRPCSALGNSTAT1</dfn> 50	/* Mlt-lane BASE-R PCS Align. Stat1 */</u></td></tr>
<tr><th id="441">441</th><td><u>#define <dfn class="macro" id="_M/MDIO_PCS_MLBRPCSALGNSTAT2" data-ref="_M/MDIO_PCS_MLBRPCSALGNSTAT2">MDIO_PCS_MLBRPCSALGNSTAT2</dfn> 51	/* Mlt-lane BASE-R PCS Align. Stat2 */</u></td></tr>
<tr><th id="442">442</th><td><u>#define <dfn class="macro" id="_M/MDIO_PCS_MLBRPCSALGNSTAT3" data-ref="_M/MDIO_PCS_MLBRPCSALGNSTAT3">MDIO_PCS_MLBRPCSALGNSTAT3</dfn> 52	/* Mlt-lane BASE-R PCS Align. Stat3 */</u></td></tr>
<tr><th id="443">443</th><td><u>#define <dfn class="macro" id="_M/MDIO_PCS_MLBRPCSALGNSTAT4" data-ref="_M/MDIO_PCS_MLBRPCSALGNSTAT4">MDIO_PCS_MLBRPCSALGNSTAT4</dfn> 53	/* Mlt-lane BASE-R PCS Align. Stat4 */</u></td></tr>
<tr><th id="444">444</th><td>	<i>/* Values 54 to 59 are reserved */</i></td></tr>
<tr><th id="445">445</th><td><u>#define	<dfn class="macro" id="_M/MDIO_PCS_10P2BCAP" data-ref="_M/MDIO_PCS_10P2BCAP">MDIO_PCS_10P2BCAP</dfn>	60	/* 10P/2B capability */</u></td></tr>
<tr><th id="446">446</th><td><u>#define	<dfn class="macro" id="_M/MDIO_PCS_10P2BCTRL" data-ref="_M/MDIO_PCS_10P2BCTRL">MDIO_PCS_10P2BCTRL</dfn>	61	/* 10P/2B PCS control */</u></td></tr>
<tr><th id="447">447</th><td><u>#define	<dfn class="macro" id="_M/MDIO_PCS_10P2BPMEAVAIL1" data-ref="_M/MDIO_PCS_10P2BPMEAVAIL1">MDIO_PCS_10P2BPMEAVAIL1</dfn>	62	/* 10P/2B PME available 1 */</u></td></tr>
<tr><th id="448">448</th><td><u>#define	<dfn class="macro" id="_M/MDIO_PCS_10P2BPMEAVAIL2" data-ref="_M/MDIO_PCS_10P2BPMEAVAIL2">MDIO_PCS_10P2BPMEAVAIL2</dfn>	63	/* 10P/2B PME available 2 */</u></td></tr>
<tr><th id="449">449</th><td><u>#define	<dfn class="macro" id="_M/MDIO_PCS_10P2BPMEAGGRG1" data-ref="_M/MDIO_PCS_10P2BPMEAGGRG1">MDIO_PCS_10P2BPMEAGGRG1</dfn>	64	/* 10P/2B PME aggregate 1 */</u></td></tr>
<tr><th id="450">450</th><td><u>#define	<dfn class="macro" id="_M/MDIO_PCS_10P2BPMEAGGRG2" data-ref="_M/MDIO_PCS_10P2BPMEAGGRG2">MDIO_PCS_10P2BPMEAGGRG2</dfn>	65	/* 10P/2B PME aggregate 2 */</u></td></tr>
<tr><th id="451">451</th><td><u>#define	<dfn class="macro" id="_M/MDIO_PCS_10P2BPAFRXERRCNT" data-ref="_M/MDIO_PCS_10P2BPAFRXERRCNT">MDIO_PCS_10P2BPAFRXERRCNT</dfn> 66	/* 10P/2B PAF RX error counter */</u></td></tr>
<tr><th id="452">452</th><td><u>#define	<dfn class="macro" id="_M/MDIO_PCS_10P2BPAFSMLFRCNT" data-ref="_M/MDIO_PCS_10P2BPAFSMLFRCNT">MDIO_PCS_10P2BPAFSMLFRCNT</dfn> 67	/* 10P/2B PAF small fragment counter */</u></td></tr>
<tr><th id="453">453</th><td><u>#define	<dfn class="macro" id="_M/MDIO_PCS_10P2BPAFLARFLCNT" data-ref="_M/MDIO_PCS_10P2BPAFLARFLCNT">MDIO_PCS_10P2BPAFLARFLCNT</dfn> 68	/* 10P/2B PAF large fragment counter */</u></td></tr>
<tr><th id="454">454</th><td><u>#define	<dfn class="macro" id="_M/MDIO_PCS_10P2BPAFOVFLCNT" data-ref="_M/MDIO_PCS_10P2BPAFOVFLCNT">MDIO_PCS_10P2BPAFOVFLCNT</dfn> 69    /* 10P/2B PAF overflow counter */</u></td></tr>
<tr><th id="455">455</th><td><u>#define	<dfn class="macro" id="_M/MDIO_PCS_10P2BPAFBADFLCNT" data-ref="_M/MDIO_PCS_10P2BPAFBADFLCNT">MDIO_PCS_10P2BPAFBADFLCNT</dfn> 70   /* 10P/2B PAF bad fragments counter */</u></td></tr>
<tr><th id="456">456</th><td><u>#define	<dfn class="macro" id="_M/MDIO_PCS_10P2BPAFLSTFLCNT" data-ref="_M/MDIO_PCS_10P2BPAFLSTFLCNT">MDIO_PCS_10P2BPAFLSTFLCNT</dfn> 71   /* 10P/2B PAF lost fragments counter */</u></td></tr>
<tr><th id="457">457</th><td><u>#define	<dfn class="macro" id="_M/MDIO_PCS_10P2BPAFLSTSTFLCNT" data-ref="_M/MDIO_PCS_10P2BPAFLSTSTFLCNT">MDIO_PCS_10P2BPAFLSTSTFLCNT</dfn> 72 /* 10P/2B PAF lost starts of fr. cnt */</u></td></tr>
<tr><th id="458">458</th><td><u>#define	<dfn class="macro" id="_M/MDIO_PCS_10P2BPAFLSTENFLCNT" data-ref="_M/MDIO_PCS_10P2BPAFLSTENFLCNT">MDIO_PCS_10P2BPAFLSTENFLCNT</dfn> 73 /* 10P/2B PAF lost ends of fr. count */</u></td></tr>
<tr><th id="459">459</th><td><u>#define	<dfn class="macro" id="_M/MDIO_PCS_10GPRFECABLTY" data-ref="_M/MDIO_PCS_10GPRFECABLTY">MDIO_PCS_10GPRFECABLTY</dfn>	74	/* 10G-PR &amp; 10/1G-PRX FEC ability */</u></td></tr>
<tr><th id="460">460</th><td><u>#define	<dfn class="macro" id="_M/MDIO_PCS_10GPRFECCTRL" data-ref="_M/MDIO_PCS_10GPRFECCTRL">MDIO_PCS_10GPRFECCTRL</dfn>	75	/* 10G-PR &amp; 10/1G-PRX FEC control */</u></td></tr>
<tr><th id="461">461</th><td><u>#define	<dfn class="macro" id="_M/MDIO_PCS_10GPRCOFECCOCNT1" data-ref="_M/MDIO_PCS_10GPRCOFECCOCNT1">MDIO_PCS_10GPRCOFECCOCNT1</dfn> 76	/*10(/1)G-PR(X) corrected FECcodecnt1*/</u></td></tr>
<tr><th id="462">462</th><td><u>#define	<dfn class="macro" id="_M/MDIO_PCS_10GPRCOFECCOCNT2" data-ref="_M/MDIO_PCS_10GPRCOFECCOCNT2">MDIO_PCS_10GPRCOFECCOCNT2</dfn> 77	/*10(/1)G-PR(X) corrected FECcodecnt2*/</u></td></tr>
<tr><th id="463">463</th><td><u>#define	<dfn class="macro" id="_M/MDIO_PCS_10GPRUNCOFECCOCNT1" data-ref="_M/MDIO_PCS_10GPRUNCOFECCOCNT1">MDIO_PCS_10GPRUNCOFECCOCNT1</dfn> 78	/*10(/1)G-PR(X)uncorrected FECcdecnt1*/</u></td></tr>
<tr><th id="464">464</th><td><u>#define	<dfn class="macro" id="_M/MDIO_PCS_10GPRUNCOFECCOCNT2" data-ref="_M/MDIO_PCS_10GPRUNCOFECCOCNT2">MDIO_PCS_10GPRUNCOFECCOCNT2</dfn> 79	/*10(/1)G-PR(X)uncorrected FECcdecnt2*/</u></td></tr>
<tr><th id="465">465</th><td><u>#define	<dfn class="macro" id="_M/MDIO_PCS_10GPRBERMONTMRCTRL" data-ref="_M/MDIO_PCS_10GPRBERMONTMRCTRL">MDIO_PCS_10GPRBERMONTMRCTRL</dfn> 80	/*10(/1)G-PR(X) BER monitor tmr ctrl */</u></td></tr>
<tr><th id="466">466</th><td><u>#define	<dfn class="macro" id="_M/MDIO_PCS_10GPRBERMONSTAT" data-ref="_M/MDIO_PCS_10GPRBERMONSTAT">MDIO_PCS_10GPRBERMONSTAT</dfn> 81	/*10(/1)G-PR(X) BER monitor status */</u></td></tr>
<tr><th id="467">467</th><td><u>#define	<dfn class="macro" id="_M/MDIO_PCS_10GPRBERMONTHRCTRL" data-ref="_M/MDIO_PCS_10GPRBERMONTHRCTRL">MDIO_PCS_10GPRBERMONTHRCTRL</dfn> 82	/*10(/1)G-PR(X) BER mntr thresh ctrl */</u></td></tr>
<tr><th id="468">468</th><td>	<i>/* Values 83 to 199 are reserved */</i></td></tr>
<tr><th id="469">469</th><td><u>#define <dfn class="macro" id="_M/MDIO_PCS_BIPERRCNT" data-ref="_M/MDIO_PCS_BIPERRCNT">MDIO_PCS_BIPERRCNT</dfn>(x)	    	/* BIP Error Counter */ \</u></td></tr>
<tr><th id="470">470</th><td><u>				    (200 + (x)) /* lane 0 to 19 */</u></td></tr>
<tr><th id="471">471</th><td>	<i>/* Values 220 to 399 are reserved */</i></td></tr>
<tr><th id="472">472</th><td><u>#define <dfn class="macro" id="_M/MDIO_PCS_PCSLMAP" data-ref="_M/MDIO_PCS_PCSLMAP">MDIO_PCS_PCSLMAP</dfn>(x)	    	/* PCS Lane Mapping */ \</u></td></tr>
<tr><th id="473">473</th><td><u>				    (400 + (x)) /* lane 0 to 19 */</u></td></tr>
<tr><th id="474">474</th><td>	<i>/* Values 420 to 1799 are reserved */</i></td></tr>
<tr><th id="475">475</th><td><u>#define <dfn class="macro" id="_M/MDIO_PCS_TSYNCCAP" data-ref="_M/MDIO_PCS_TSYNCCAP">MDIO_PCS_TSYNCCAP</dfn>	1800 /* TimeSync PCS capability */</u></td></tr>
<tr><th id="476">476</th><td><u>#define <dfn class="macro" id="_M/MDIO_PCS_TSYNCTXMAXDLYL" data-ref="_M/MDIO_PCS_TSYNCTXMAXDLYL">MDIO_PCS_TSYNCTXMAXDLYL</dfn>	1801 /* TimeSync PCS TX MAXdelay L*/</u></td></tr>
<tr><th id="477">477</th><td><u>#define <dfn class="macro" id="_M/MDIO_PCS_TSYNCTXMAXDLYH" data-ref="_M/MDIO_PCS_TSYNCTXMAXDLYH">MDIO_PCS_TSYNCTXMAXDLYH</dfn>	1802 /* TimeSync PCS TX MAXdelay H*/</u></td></tr>
<tr><th id="478">478</th><td><u>#define <dfn class="macro" id="_M/MDIO_PCS_TSYNCTXMINDLYL" data-ref="_M/MDIO_PCS_TSYNCTXMINDLYL">MDIO_PCS_TSYNCTXMINDLYL</dfn>	1803 /* TimeSync PCS TX MINdelay L*/</u></td></tr>
<tr><th id="479">479</th><td><u>#define <dfn class="macro" id="_M/MDIO_PCS_TSYNCTXMINDLYH" data-ref="_M/MDIO_PCS_TSYNCTXMINDLYH">MDIO_PCS_TSYNCTXMINDLYH</dfn>	1804 /* TimeSync PCS TX MINdelay H*/</u></td></tr>
<tr><th id="480">480</th><td><u>#define <dfn class="macro" id="_M/MDIO_PCS_TSYNCRXMAXDLYL" data-ref="_M/MDIO_PCS_TSYNCRXMAXDLYL">MDIO_PCS_TSYNCRXMAXDLYL</dfn>	1805 /* TimeSync PCS RX MAXdelay L*/</u></td></tr>
<tr><th id="481">481</th><td><u>#define <dfn class="macro" id="_M/MDIO_PCS_TSYNCRXMAXDLYH" data-ref="_M/MDIO_PCS_TSYNCRXMAXDLYH">MDIO_PCS_TSYNCRXMAXDLYH</dfn>	1806 /* TimeSync PCS RX MAXdelay H*/</u></td></tr>
<tr><th id="482">482</th><td><u>#define <dfn class="macro" id="_M/MDIO_PCS_TSYNCRXMINDLYL" data-ref="_M/MDIO_PCS_TSYNCRXMINDLYL">MDIO_PCS_TSYNCRXMINDLYL</dfn>	1807 /* TimeSync PCS RX MINdelay L*/</u></td></tr>
<tr><th id="483">483</th><td><u>#define <dfn class="macro" id="_M/MDIO_PCS_TSYNCRXMINDLYH" data-ref="_M/MDIO_PCS_TSYNCRXMINDLYH">MDIO_PCS_TSYNCRXMINDLYH</dfn>	1808 /* TimeSync PCS RX MINdelay H*/</u></td></tr>
<tr><th id="484">484</th><td>	<i>/* Values 1809 to 32767 are reserved */</i></td></tr>
<tr><th id="485">485</th><td>	<i>/* Values 32768 to 65535 are vendor specific */</i></td></tr>
<tr><th id="486">486</th><td></td></tr>
<tr><th id="487">487</th><td><i>/*</i></td></tr>
<tr><th id="488">488</th><td><i> * PHY XS registers.</i></td></tr>
<tr><th id="489">489</th><td><i> * Table 45-164</i></td></tr>
<tr><th id="490">490</th><td><i> */</i></td></tr>
<tr><th id="491">491</th><td><u>#define	<dfn class="macro" id="_M/MDIO_PHYXS_CTRL1" data-ref="_M/MDIO_PHYXS_CTRL1">MDIO_PHYXS_CTRL1</dfn>	0	/* PHY XS control 1 */</u></td></tr>
<tr><th id="492">492</th><td><u>#define	<dfn class="macro" id="_M/MDIO_PHYXS_STAT1" data-ref="_M/MDIO_PHYXS_STAT1">MDIO_PHYXS_STAT1</dfn>	1	/* PHY XS status 1 */</u></td></tr>
<tr><th id="493">493</th><td><u>#define	<dfn class="macro" id="_M/MDIO_PHYXS_DEVID1" data-ref="_M/MDIO_PHYXS_DEVID1">MDIO_PHYXS_DEVID1</dfn>	2	/* PHY XS device identifier 1 */</u></td></tr>
<tr><th id="494">494</th><td><u>#define	<dfn class="macro" id="_M/MDIO_PHYXS_DEVID2" data-ref="_M/MDIO_PHYXS_DEVID2">MDIO_PHYXS_DEVID2</dfn>	3	/* PHY XS device identifier 2 */</u></td></tr>
<tr><th id="495">495</th><td><u>#define	<dfn class="macro" id="_M/MDIO_PHYXS_SPEED" data-ref="_M/MDIO_PHYXS_SPEED">MDIO_PHYXS_SPEED</dfn>	4	/* PHY XS speed ability */</u></td></tr>
<tr><th id="496">496</th><td><u>#define	<dfn class="macro" id="_M/MDIO_PHYXS_DEVS1" data-ref="_M/MDIO_PHYXS_DEVS1">MDIO_PHYXS_DEVS1</dfn>	5	/* PHY XS devices in package 1 */</u></td></tr>
<tr><th id="497">497</th><td><u>#define	<dfn class="macro" id="_M/MDIO_PHYXS_DEVS2" data-ref="_M/MDIO_PHYXS_DEVS2">MDIO_PHYXS_DEVS2</dfn>	6	/* PHY XS devices in package 2 */</u></td></tr>
<tr><th id="498">498</th><td>	<i>/* Value 7 is reserved */</i></td></tr>
<tr><th id="499">499</th><td><u>#define	<dfn class="macro" id="_M/MDIO_PHYXS_STAT2" data-ref="_M/MDIO_PHYXS_STAT2">MDIO_PHYXS_STAT2</dfn>	8	/* PHY XS status 2 */</u></td></tr>
<tr><th id="500">500</th><td>	<i>/* Values 9 to 13 are reserved */</i></td></tr>
<tr><th id="501">501</th><td><u>#define	<dfn class="macro" id="_M/MDIO_PHYXS_PKGID1" data-ref="_M/MDIO_PHYXS_PKGID1">MDIO_PHYXS_PKGID1</dfn>	14	/* PHY XS package identifier 1 */</u></td></tr>
<tr><th id="502">502</th><td><u>#define	<dfn class="macro" id="_M/MDIO_PHYXS_PKGID2" data-ref="_M/MDIO_PHYXS_PKGID2">MDIO_PHYXS_PKGID2</dfn>	15	/* PHY XS package identifier 2 */</u></td></tr>
<tr><th id="503">503</th><td>	<i>/* Values 16 to 19 are reserved */</i></td></tr>
<tr><th id="504">504</th><td><u>#define	<dfn class="macro" id="_M/MDIO_PHYXS_EEECAP" data-ref="_M/MDIO_PHYXS_EEECAP">MDIO_PHYXS_EEECAP</dfn>	20	/* EEE capability register */</u></td></tr>
<tr><th id="505">505</th><td>	<i>/* Value 21 is reserved */</i></td></tr>
<tr><th id="506">506</th><td><u>#define	<dfn class="macro" id="_M/MDIO_PHYXS_EEEWKERRCNT" data-ref="_M/MDIO_PHYXS_EEEWKERRCNT">MDIO_PHYXS_EEEWKERRCNT</dfn>	22	/* EEE wake error counter */</u></td></tr>
<tr><th id="507">507</th><td>	<i>/* Value 23 is reserved */</i></td></tr>
<tr><th id="508">508</th><td><u>#define	<dfn class="macro" id="_M/MDIO_PHYXS_10GXGXLNSTAT" data-ref="_M/MDIO_PHYXS_10GXGXLNSTAT">MDIO_PHYXS_10GXGXLNSTAT</dfn>	24	/* 10G-X PHY XGXS lane status */</u></td></tr>
<tr><th id="509">509</th><td><u>#define	<dfn class="macro" id="_M/MDIO_PHYXS_10GXGXSTSCTRL" data-ref="_M/MDIO_PHYXS_10GXGXSTSCTRL">MDIO_PHYXS_10GXGXSTSCTRL</dfn> 25	/* 10G-X PHY XGXS test control */</u></td></tr>
<tr><th id="510">510</th><td>	<i>/* Values 26 to 1799 are reserved */</i></td></tr>
<tr><th id="511">511</th><td><u>#define <dfn class="macro" id="_M/MDIO_PHYXS_TSYNCCSP" data-ref="_M/MDIO_PHYXS_TSYNCCSP">MDIO_PHYXS_TSYNCCSP</dfn>	  1800 /* TimeSync PHY XS capability */</u></td></tr>
<tr><th id="512">512</th><td><u>#define <dfn class="macro" id="_M/MDIO_PHYXS_TSYNCTXMAXDLYL" data-ref="_M/MDIO_PHYXS_TSYNCTXMAXDLYL">MDIO_PHYXS_TSYNCTXMAXDLYL</dfn> 1801 /* TimeSync PHY XS TX MAX delay L */</u></td></tr>
<tr><th id="513">513</th><td><u>#define <dfn class="macro" id="_M/MDIO_PHYXS_TSYNCTXMAXDLYH" data-ref="_M/MDIO_PHYXS_TSYNCTXMAXDLYH">MDIO_PHYXS_TSYNCTXMAXDLYH</dfn> 1802 /* TimeSync PHY XS TX MAX delay H */</u></td></tr>
<tr><th id="514">514</th><td><u>#define <dfn class="macro" id="_M/MDIO_PHYXS_TSYNCTXMINDLYL" data-ref="_M/MDIO_PHYXS_TSYNCTXMINDLYL">MDIO_PHYXS_TSYNCTXMINDLYL</dfn> 1803 /* TimeSync PHY XS TX MIN delay L */</u></td></tr>
<tr><th id="515">515</th><td><u>#define <dfn class="macro" id="_M/MDIO_PHYXS_TSYNCTXMINDLYH" data-ref="_M/MDIO_PHYXS_TSYNCTXMINDLYH">MDIO_PHYXS_TSYNCTXMINDLYH</dfn> 1804 /* TimeSync PHY XS TX MIN delay H */</u></td></tr>
<tr><th id="516">516</th><td><u>#define <dfn class="macro" id="_M/MDIO_PHYXS_TSYNCRXMAXDLYL" data-ref="_M/MDIO_PHYXS_TSYNCRXMAXDLYL">MDIO_PHYXS_TSYNCRXMAXDLYL</dfn> 1805 /* TimeSync PHY XS RX MAX delay L */</u></td></tr>
<tr><th id="517">517</th><td><u>#define <dfn class="macro" id="_M/MDIO_PHYXS_TSYNCRXMAXDLYH" data-ref="_M/MDIO_PHYXS_TSYNCRXMAXDLYH">MDIO_PHYXS_TSYNCRXMAXDLYH</dfn> 1806 /* TimeSync PHY XS RX MAX delay H */</u></td></tr>
<tr><th id="518">518</th><td><u>#define <dfn class="macro" id="_M/MDIO_PHYXS_TSYNCRXMINDLYL" data-ref="_M/MDIO_PHYXS_TSYNCRXMINDLYL">MDIO_PHYXS_TSYNCRXMINDLYL</dfn> 1807 /* TimeSync PHY XS RX MIN delay L */</u></td></tr>
<tr><th id="519">519</th><td><u>#define <dfn class="macro" id="_M/MDIO_PHYXS_TSYNCRXMINDLYH" data-ref="_M/MDIO_PHYXS_TSYNCRXMINDLYH">MDIO_PHYXS_TSYNCRXMINDLYH</dfn> 1808 /* TimeSync PHY XS RX MIN delay H */</u></td></tr>
<tr><th id="520">520</th><td>	<i>/* Values 1809 to 32767 are reserved */</i></td></tr>
<tr><th id="521">521</th><td>	<i>/* Values 32768 to 65535 are vendor specific */</i></td></tr>
<tr><th id="522">522</th><td></td></tr>
<tr><th id="523">523</th><td><i>/*</i></td></tr>
<tr><th id="524">524</th><td><i> * DTE XS registers.</i></td></tr>
<tr><th id="525">525</th><td><i> * Table 45-175</i></td></tr>
<tr><th id="526">526</th><td><i> */</i></td></tr>
<tr><th id="527">527</th><td><u>#define	<dfn class="macro" id="_M/MDIO_DTEXS_CTRL1" data-ref="_M/MDIO_DTEXS_CTRL1">MDIO_DTEXS_CTRL1</dfn>	0	/* DTE XS control 1 */</u></td></tr>
<tr><th id="528">528</th><td><u>#define	<dfn class="macro" id="_M/MDIO_DTEXS_STAT1" data-ref="_M/MDIO_DTEXS_STAT1">MDIO_DTEXS_STAT1</dfn>	1	/* DTE XS status 1 */</u></td></tr>
<tr><th id="529">529</th><td><u>#define	<dfn class="macro" id="_M/MDIO_DTEXS_DEVID1" data-ref="_M/MDIO_DTEXS_DEVID1">MDIO_DTEXS_DEVID1</dfn>	2	/* DTE XS device identifier 1 */</u></td></tr>
<tr><th id="530">530</th><td><u>#define	<dfn class="macro" id="_M/MDIO_DTEXS_DEVID2" data-ref="_M/MDIO_DTEXS_DEVID2">MDIO_DTEXS_DEVID2</dfn>	3	/* DTE XS device identifier 2 */</u></td></tr>
<tr><th id="531">531</th><td><u>#define	<dfn class="macro" id="_M/MDIO_DTEXS_SPEED" data-ref="_M/MDIO_DTEXS_SPEED">MDIO_DTEXS_SPEED</dfn>	4	/* DTE XS speed ability */</u></td></tr>
<tr><th id="532">532</th><td><u>#define	<dfn class="macro" id="_M/MDIO_DTEXS_DEVS1" data-ref="_M/MDIO_DTEXS_DEVS1">MDIO_DTEXS_DEVS1</dfn>	5	/* DTE XS devices in package 1 */</u></td></tr>
<tr><th id="533">533</th><td><u>#define	<dfn class="macro" id="_M/MDIO_DTEXS_DEVS2" data-ref="_M/MDIO_DTEXS_DEVS2">MDIO_DTEXS_DEVS2</dfn>	6	/* DTE XS devices in package 2 */</u></td></tr>
<tr><th id="534">534</th><td>	<i>/* Value 7 is reserved */</i></td></tr>
<tr><th id="535">535</th><td><u>#define	<dfn class="macro" id="_M/MDIO_DTEXS_STAT2" data-ref="_M/MDIO_DTEXS_STAT2">MDIO_DTEXS_STAT2</dfn>	8	/* DTE XS status 2 */</u></td></tr>
<tr><th id="536">536</th><td>	<i>/* Values 9 to 13 are reserved */</i></td></tr>
<tr><th id="537">537</th><td><u>#define	<dfn class="macro" id="_M/MDIO_DTEXS_PKGID1" data-ref="_M/MDIO_DTEXS_PKGID1">MDIO_DTEXS_PKGID1</dfn>	14	/* DTE XS package identifier 1 */</u></td></tr>
<tr><th id="538">538</th><td><u>#define	<dfn class="macro" id="_M/MDIO_DTEXS_PKGID2" data-ref="_M/MDIO_DTEXS_PKGID2">MDIO_DTEXS_PKGID2</dfn>	15	/* DTE XS package identifier 2 */</u></td></tr>
<tr><th id="539">539</th><td>	<i>/* Values 16 to 19 are reserved */</i></td></tr>
<tr><th id="540">540</th><td><u>#define	<dfn class="macro" id="_M/MDIO_DTEXS_EEECAP" data-ref="_M/MDIO_DTEXS_EEECAP">MDIO_DTEXS_EEECAP</dfn>	20	/* EEE capability register */</u></td></tr>
<tr><th id="541">541</th><td>	<i>/* Value 21 is reserved */</i></td></tr>
<tr><th id="542">542</th><td><u>#define	<dfn class="macro" id="_M/MDIO_DTEXS_EEEWKERRCNT" data-ref="_M/MDIO_DTEXS_EEEWKERRCNT">MDIO_DTEXS_EEEWKERRCNT</dfn>	22	/* EEE wake error counter */</u></td></tr>
<tr><th id="543">543</th><td>	<i>/* Value 23 is reserved */</i></td></tr>
<tr><th id="544">544</th><td><u>#define	<dfn class="macro" id="_M/MDIO_DTEXS_10GXGXLNSTAT" data-ref="_M/MDIO_DTEXS_10GXGXLNSTAT">MDIO_DTEXS_10GXGXLNSTAT</dfn>	24	/* 10G DTE XGXS lane status */</u></td></tr>
<tr><th id="545">545</th><td><u>#define	<dfn class="macro" id="_M/MDIO_DTEXS_10GXGXSTSCTRL" data-ref="_M/MDIO_DTEXS_10GXGXSTSCTRL">MDIO_DTEXS_10GXGXSTSCTRL</dfn> 25	/* 10G DTE XGXS test control */</u></td></tr>
<tr><th id="546">546</th><td>	<i>/* Values 26 to 1799 are reserved */</i></td></tr>
<tr><th id="547">547</th><td><u>#define <dfn class="macro" id="_M/MDIO_DTEXS_TSYNCCAP" data-ref="_M/MDIO_DTEXS_TSYNCCAP">MDIO_DTEXS_TSYNCCAP</dfn>	  1800 /* TimeSync DTE XS capability */</u></td></tr>
<tr><th id="548">548</th><td><u>#define <dfn class="macro" id="_M/MDIO_DTEXS_TSYNCTXMAXDLYL" data-ref="_M/MDIO_DTEXS_TSYNCTXMAXDLYL">MDIO_DTEXS_TSYNCTXMAXDLYL</dfn> 1801 /* TimeSync DTE XS TX MAX delay L */</u></td></tr>
<tr><th id="549">549</th><td><u>#define <dfn class="macro" id="_M/MDIO_DTEXS_TSYNCTXMAXDLYH" data-ref="_M/MDIO_DTEXS_TSYNCTXMAXDLYH">MDIO_DTEXS_TSYNCTXMAXDLYH</dfn> 1802 /* TimeSync DTE XS TX MAX delay H */</u></td></tr>
<tr><th id="550">550</th><td><u>#define <dfn class="macro" id="_M/MDIO_DTEXS_TSYNCTXMINDLYL" data-ref="_M/MDIO_DTEXS_TSYNCTXMINDLYL">MDIO_DTEXS_TSYNCTXMINDLYL</dfn> 1803 /* TimeSync DTE XS TX MIN delay L */</u></td></tr>
<tr><th id="551">551</th><td><u>#define <dfn class="macro" id="_M/MDIO_DTEXS_TSYNCTXMINDLYH" data-ref="_M/MDIO_DTEXS_TSYNCTXMINDLYH">MDIO_DTEXS_TSYNCTXMINDLYH</dfn> 1804 /* TimeSync DTE XS TX MIN delay H */</u></td></tr>
<tr><th id="552">552</th><td><u>#define <dfn class="macro" id="_M/MDIO_DTEXS_TSYNCRXMAXDLYL" data-ref="_M/MDIO_DTEXS_TSYNCRXMAXDLYL">MDIO_DTEXS_TSYNCRXMAXDLYL</dfn> 1805 /* TimeSync DTE XS RX MAX delay L */</u></td></tr>
<tr><th id="553">553</th><td><u>#define <dfn class="macro" id="_M/MDIO_DTEXS_TSYNCRXMAXDLYH" data-ref="_M/MDIO_DTEXS_TSYNCRXMAXDLYH">MDIO_DTEXS_TSYNCRXMAXDLYH</dfn> 1806 /* TimeSync DTE XS RX MAX delay H */</u></td></tr>
<tr><th id="554">554</th><td><u>#define <dfn class="macro" id="_M/MDIO_DTEXS_TSYNCRXMINDLYL" data-ref="_M/MDIO_DTEXS_TSYNCRXMINDLYL">MDIO_DTEXS_TSYNCRXMINDLYL</dfn> 1807 /* TimeSync DTE XS RX MIN delay L */</u></td></tr>
<tr><th id="555">555</th><td><u>#define <dfn class="macro" id="_M/MDIO_DTEXS_TSYNCRXMINDLYH" data-ref="_M/MDIO_DTEXS_TSYNCRXMINDLYH">MDIO_DTEXS_TSYNCRXMINDLYH</dfn> 1808 /* TimeSync DTE XS RX MIN delay H */</u></td></tr>
<tr><th id="556">556</th><td>	<i>/* Values 1809 to 32767 are reserved */</i></td></tr>
<tr><th id="557">557</th><td>	<i>/* Values 32768 to 65535 are vendor specific */</i></td></tr>
<tr><th id="558">558</th><td></td></tr>
<tr><th id="559">559</th><td><i>/*</i></td></tr>
<tr><th id="560">560</th><td><i> * TC registers.</i></td></tr>
<tr><th id="561">561</th><td><i> * Table 45-186</i></td></tr>
<tr><th id="562">562</th><td><i> */</i></td></tr>
<tr><th id="563">563</th><td><u>#define	<dfn class="macro" id="_M/MDIO_TC_CTRL1" data-ref="_M/MDIO_TC_CTRL1">MDIO_TC_CTRL1</dfn>		0	/* TC control 1 */</u></td></tr>
<tr><th id="564">564</th><td>	<i>/* Value 1 is reserved */</i></td></tr>
<tr><th id="565">565</th><td><u>#define	<dfn class="macro" id="_M/MDIO_TC_DEVID1" data-ref="_M/MDIO_TC_DEVID1">MDIO_TC_DEVID1</dfn>		2	/* TC device identifier 1 */</u></td></tr>
<tr><th id="566">566</th><td><u>#define	<dfn class="macro" id="_M/MDIO_TC_DEVID2" data-ref="_M/MDIO_TC_DEVID2">MDIO_TC_DEVID2</dfn>		3	/* TC device identifier 2 */</u></td></tr>
<tr><th id="567">567</th><td><u>#define	<dfn class="macro" id="_M/MDIO_TC_SPEED" data-ref="_M/MDIO_TC_SPEED">MDIO_TC_SPEED</dfn>		4	/* TC speed ability */</u></td></tr>
<tr><th id="568">568</th><td><u>#define	<dfn class="macro" id="_M/MDIO_TC_DEVS1" data-ref="_M/MDIO_TC_DEVS1">MDIO_TC_DEVS1</dfn>		5	/* TC devices in package 1 */</u></td></tr>
<tr><th id="569">569</th><td><u>#define	<dfn class="macro" id="_M/MDIO_TC_DEVS2" data-ref="_M/MDIO_TC_DEVS2">MDIO_TC_DEVS2</dfn>		6	/* TC devices in package 2 */</u></td></tr>
<tr><th id="570">570</th><td>	<i>/* Values 7 to 13 are reserved */</i></td></tr>
<tr><th id="571">571</th><td><u>#define	<dfn class="macro" id="_M/MDIO_TC_PKGID1" data-ref="_M/MDIO_TC_PKGID1">MDIO_TC_PKGID1</dfn>		14	/* TC package identifier 1 */</u></td></tr>
<tr><th id="572">572</th><td><u>#define	<dfn class="macro" id="_M/MDIO_TC_PKGID2" data-ref="_M/MDIO_TC_PKGID2">MDIO_TC_PKGID2</dfn>		15	/* TC package identifier 2 */</u></td></tr>
<tr><th id="573">573</th><td><u>#define	<dfn class="macro" id="_M/MDIO_TC_10P2BAGGDCCTRL" data-ref="_M/MDIO_TC_10P2BAGGDCCTRL">MDIO_TC_10P2BAGGDCCTRL</dfn>	16	/* 10P/2B aggregation discovery ctrl */</u></td></tr>
<tr><th id="574">574</th><td><u>#define	<dfn class="macro" id="_M/MDIO_TC_10P2BAGGDCSTAT" data-ref="_M/MDIO_TC_10P2BAGGDCSTAT">MDIO_TC_10P2BAGGDCSTAT</dfn>	17	/* 10P/2B aggregation&amp;discovery stat */</u></td></tr>
<tr><th id="575">575</th><td><u>#define	<dfn class="macro" id="_M/MDIO_TC_10P2BAGGDCCODE1" data-ref="_M/MDIO_TC_10P2BAGGDCCODE1">MDIO_TC_10P2BAGGDCCODE1</dfn>	18	/* 10P/2B aggregation discovery code1*/</u></td></tr>
<tr><th id="576">576</th><td><u>#define	<dfn class="macro" id="_M/MDIO_TC_10P2BAGGDCCODE2" data-ref="_M/MDIO_TC_10P2BAGGDCCODE2">MDIO_TC_10P2BAGGDCCODE2</dfn>	19	/* 10P/2B aggregation discovery code2*/</u></td></tr>
<tr><th id="577">577</th><td><u>#define	<dfn class="macro" id="_M/MDIO_TC_10P2BAGGDCCODE3" data-ref="_M/MDIO_TC_10P2BAGGDCCODE3">MDIO_TC_10P2BAGGDCCODE3</dfn>	20	/* 10P/2B aggregation discovery code3*/</u></td></tr>
<tr><th id="578">578</th><td><u>#define	<dfn class="macro" id="_M/MDIO_TC_10P2BLPPMEAGGCTRL" data-ref="_M/MDIO_TC_10P2BLPPMEAGGCTRL">MDIO_TC_10P2BLPPMEAGGCTRL</dfn> 21	/* 10P/2B LP PME aggregate control */</u></td></tr>
<tr><th id="579">579</th><td><u>#define	<dfn class="macro" id="_M/MDIO_TC_10P2BLPPMEAGGDAT1" data-ref="_M/MDIO_TC_10P2BLPPMEAGGDAT1">MDIO_TC_10P2BLPPMEAGGDAT1</dfn> 22	/* 10P/2B LP PME aggregate data 1 */</u></td></tr>
<tr><th id="580">580</th><td><u>#define	<dfn class="macro" id="_M/MDIO_TC_10P2BLPPMEAGGDAT2" data-ref="_M/MDIO_TC_10P2BLPPMEAGGDAT2">MDIO_TC_10P2BLPPMEAGGDAT2</dfn> 23	/* 10P/2B LP PME aggregate data 2 */</u></td></tr>
<tr><th id="581">581</th><td><u>#define	<dfn class="macro" id="_M/MDIO_TC_10P2BCRCERRCNT" data-ref="_M/MDIO_TC_10P2BCRCERRCNT">MDIO_TC_10P2BCRCERRCNT</dfn>	24	/* 10P/2B TC CRC error counter  */</u></td></tr>
<tr><th id="582">582</th><td><u>#define	<dfn class="macro" id="_M/MDIO_TC_10P2BTPSCOVIOCNT1" data-ref="_M/MDIO_TC_10P2BTPSCOVIOCNT1">MDIO_TC_10P2BTPSCOVIOCNT1</dfn> 25	/* 10P/2B TPS-TC coding viol. cnt. 1 */</u></td></tr>
<tr><th id="583">583</th><td><u>#define	<dfn class="macro" id="_M/MDIO_TC_10P2BTPSCOVIOCNT2" data-ref="_M/MDIO_TC_10P2BTPSCOVIOCNT2">MDIO_TC_10P2BTPSCOVIOCNT2</dfn> 26	/* 10P/2B TPS-TC coding viol. cnt. 2 */</u></td></tr>
<tr><th id="584">584</th><td><u>#define	<dfn class="macro" id="_M/MDIO_TC_10P2BINDIC" data-ref="_M/MDIO_TC_10P2BINDIC">MDIO_TC_10P2BINDIC</dfn>	27	/* 10P/2B TC indications */</u></td></tr>
<tr><th id="585">585</th><td>	<i>/* Values 28 to 1799 are reserved */</i></td></tr>
<tr><th id="586">586</th><td><u>#define <dfn class="macro" id="_M/MDIO_TC_TSYNCCAP" data-ref="_M/MDIO_TC_TSYNCCAP">MDIO_TC_TSYNCCAP</dfn>	1800 /* TimeSync TC capability */</u></td></tr>
<tr><th id="587">587</th><td><u>#define <dfn class="macro" id="_M/MDIO_TC_TSYNCTXMAXDLYL" data-ref="_M/MDIO_TC_TSYNCTXMAXDLYL">MDIO_TC_TSYNCTXMAXDLYL</dfn>	1801 /* TimeSync TC TX MAX delay L */</u></td></tr>
<tr><th id="588">588</th><td><u>#define <dfn class="macro" id="_M/MDIO_TC_TSYNCTXMAXDLYH" data-ref="_M/MDIO_TC_TSYNCTXMAXDLYH">MDIO_TC_TSYNCTXMAXDLYH</dfn>	1802 /* TimeSync TC TX MAX delay H */</u></td></tr>
<tr><th id="589">589</th><td><u>#define <dfn class="macro" id="_M/MDIO_TC_TSYNCTXMINDLYL" data-ref="_M/MDIO_TC_TSYNCTXMINDLYL">MDIO_TC_TSYNCTXMINDLYL</dfn>	1803 /* TimeSync TC TX MIN delay L */</u></td></tr>
<tr><th id="590">590</th><td><u>#define <dfn class="macro" id="_M/MDIO_TC_TSYNCTXMINDLYH" data-ref="_M/MDIO_TC_TSYNCTXMINDLYH">MDIO_TC_TSYNCTXMINDLYH</dfn>	1804 /* TimeSync TC TX MIN delay H */</u></td></tr>
<tr><th id="591">591</th><td><u>#define <dfn class="macro" id="_M/MDIO_TC_TSYNCRXMAXDLYL" data-ref="_M/MDIO_TC_TSYNCRXMAXDLYL">MDIO_TC_TSYNCRXMAXDLYL</dfn>	1805 /* TimeSync TC RX MAX delay L */</u></td></tr>
<tr><th id="592">592</th><td><u>#define <dfn class="macro" id="_M/MDIO_TC_TSYNCRXMAXDLYH" data-ref="_M/MDIO_TC_TSYNCRXMAXDLYH">MDIO_TC_TSYNCRXMAXDLYH</dfn>	1806 /* TimeSync TC RX MAX delay H */</u></td></tr>
<tr><th id="593">593</th><td><u>#define <dfn class="macro" id="_M/MDIO_TC_TSYNCRXMINDLYL" data-ref="_M/MDIO_TC_TSYNCRXMINDLYL">MDIO_TC_TSYNCRXMINDLYL</dfn>	1807 /* TimeSync TC RX MIN delay L */</u></td></tr>
<tr><th id="594">594</th><td><u>#define <dfn class="macro" id="_M/MDIO_TC_TSYNCRXMINDLYH" data-ref="_M/MDIO_TC_TSYNCRXMINDLYH">MDIO_TC_TSYNCRXMINDLYH</dfn>	1808 /* TimeSync TC RX MIN delay H */</u></td></tr>
<tr><th id="595">595</th><td>	<i>/* Values 1809 to 32767 are reserved */</i></td></tr>
<tr><th id="596">596</th><td>	<i>/* Values 32768 to 65535 are vendor specific */</i></td></tr>
<tr><th id="597">597</th><td></td></tr>
<tr><th id="598">598</th><td><i>/*</i></td></tr>
<tr><th id="599">599</th><td><i> * Auto-Negotiation registers.</i></td></tr>
<tr><th id="600">600</th><td><i> * Table 45-200</i></td></tr>
<tr><th id="601">601</th><td><i> */</i></td></tr>
<tr><th id="602">602</th><td><u>#define <dfn class="macro" id="_M/MDIO_AN_CTRL1" data-ref="_M/MDIO_AN_CTRL1">MDIO_AN_CTRL1</dfn>		0   /* AN control 1 */</u></td></tr>
<tr><th id="603">603</th><td><u>#define <dfn class="macro" id="_M/AN_CTRL1_ANRESET" data-ref="_M/AN_CTRL1_ANRESET">AN_CTRL1_ANRESET</dfn>	0x8000 /* AN reset */</u></td></tr>
<tr><th id="604">604</th><td><u>#define <dfn class="macro" id="_M/AN_CTRL1_ENP" data-ref="_M/AN_CTRL1_ENP">AN_CTRL1_ENP</dfn>		0x2000 /* Extended Next Page  */</u></td></tr>
<tr><th id="605">605</th><td><u>#define <dfn class="macro" id="_M/AN_CTRL1_AUTOEN" data-ref="_M/AN_CTRL1_AUTOEN">AN_CTRL1_AUTOEN</dfn>		0x1000 /* Auto-Negotiation enable */</u></td></tr>
<tr><th id="606">606</th><td><u>#define <dfn class="macro" id="_M/AN_CTRL1_STARTNEG" data-ref="_M/AN_CTRL1_STARTNEG">AN_CTRL1_STARTNEG</dfn>	0x0200 /* Restart Auto-Negotiation */</u></td></tr>
<tr><th id="607">607</th><td></td></tr>
<tr><th id="608">608</th><td><u>#define <dfn class="macro" id="_M/MDIO_AN_STAT1" data-ref="_M/MDIO_AN_STAT1">MDIO_AN_STAT1</dfn>		1   /* AN status 1 */</u></td></tr>
<tr><th id="609">609</th><td><u>#define <dfn class="macro" id="_M/MDIO_AN_DEVID1" data-ref="_M/MDIO_AN_DEVID1">MDIO_AN_DEVID1</dfn>		2   /* AN device identifier 1 */</u></td></tr>
<tr><th id="610">610</th><td><u>#define <dfn class="macro" id="_M/MDIO_AN_DEVID2" data-ref="_M/MDIO_AN_DEVID2">MDIO_AN_DEVID2</dfn>		3   /* AN device identifier 2 */</u></td></tr>
<tr><th id="611">611</th><td>	<i>/* Value 4 is reserved */</i></td></tr>
<tr><th id="612">612</th><td><u>#define <dfn class="macro" id="_M/MDIO_AN_DEVS1" data-ref="_M/MDIO_AN_DEVS1">MDIO_AN_DEVS1</dfn>		5   /* AN devices in package 1 */</u></td></tr>
<tr><th id="613">613</th><td><u>#define <dfn class="macro" id="_M/MDIO_AN_DEVS2" data-ref="_M/MDIO_AN_DEVS2">MDIO_AN_DEVS2</dfn>		6   /* AN devices in package 2 */</u></td></tr>
<tr><th id="614">614</th><td>	<i>/* Values 7 to 13 are reserved */</i></td></tr>
<tr><th id="615">615</th><td><u>#define <dfn class="macro" id="_M/MDIO_AN_PKGID1" data-ref="_M/MDIO_AN_PKGID1">MDIO_AN_PKGID1</dfn>		14  /* AN package identifier 1 */</u></td></tr>
<tr><th id="616">616</th><td><u>#define <dfn class="macro" id="_M/MDIO_AN_PKGID2" data-ref="_M/MDIO_AN_PKGID2">MDIO_AN_PKGID2</dfn>		15  /* AN package identifier 2 */</u></td></tr>
<tr><th id="617">617</th><td><u>#define <dfn class="macro" id="_M/MDIO_AN_ADVERT1" data-ref="_M/MDIO_AN_ADVERT1">MDIO_AN_ADVERT1</dfn>		16  /* AN advertisement 1 */</u></td></tr>
<tr><th id="618">618</th><td><u>#define <dfn class="macro" id="_M/MDIO_AN_ADVERT2" data-ref="_M/MDIO_AN_ADVERT2">MDIO_AN_ADVERT2</dfn>		17  /* AN advertisement 2 */</u></td></tr>
<tr><th id="619">619</th><td><u>#define <dfn class="macro" id="_M/MDIO_AN_ADVERT3" data-ref="_M/MDIO_AN_ADVERT3">MDIO_AN_ADVERT3</dfn>		18  /* AN advertisement 3 */</u></td></tr>
<tr><th id="620">620</th><td><u>#define <dfn class="macro" id="_M/MDIO_AN_LPBPABLTY1" data-ref="_M/MDIO_AN_LPBPABLTY1">MDIO_AN_LPBPABLTY1</dfn>	19  /* AN LP base page ability 1 */</u></td></tr>
<tr><th id="621">621</th><td><u>#define <dfn class="macro" id="_M/MDIO_AN_LPBPABLTY2" data-ref="_M/MDIO_AN_LPBPABLTY2">MDIO_AN_LPBPABLTY2</dfn>	20  /* AN LP base page ability 2 */</u></td></tr>
<tr><th id="622">622</th><td><u>#define <dfn class="macro" id="_M/MDIO_AN_LPBPABLTY3" data-ref="_M/MDIO_AN_LPBPABLTY3">MDIO_AN_LPBPABLTY3</dfn>	21  /* AN LP base page ability 3 */</u></td></tr>
<tr><th id="623">623</th><td><u>#define <dfn class="macro" id="_M/MDIO_AN_XNPXMIT1" data-ref="_M/MDIO_AN_XNPXMIT1">MDIO_AN_XNPXMIT1</dfn>	22  /* AN XNP transmit 1 */</u></td></tr>
<tr><th id="624">624</th><td><u>#define <dfn class="macro" id="_M/MDIO_AN_XNPXMIT2" data-ref="_M/MDIO_AN_XNPXMIT2">MDIO_AN_XNPXMIT2</dfn>	23  /* AN XNP transmit 2 */</u></td></tr>
<tr><th id="625">625</th><td><u>#define <dfn class="macro" id="_M/MDIO_AN_XNPXMIT3" data-ref="_M/MDIO_AN_XNPXMIT3">MDIO_AN_XNPXMIT3</dfn>	24  /* AN XNP transmit 3 */</u></td></tr>
<tr><th id="626">626</th><td><u>#define <dfn class="macro" id="_M/MDIO_AN_LPXNPABLTY1" data-ref="_M/MDIO_AN_LPXNPABLTY1">MDIO_AN_LPXNPABLTY1</dfn>	25  /* AN LP XNP ability 1 */</u></td></tr>
<tr><th id="627">627</th><td><u>#define <dfn class="macro" id="_M/MDIO_AN_LPXNPABLTY2" data-ref="_M/MDIO_AN_LPXNPABLTY2">MDIO_AN_LPXNPABLTY2</dfn>	26  /* AN LP XNP ability 2 */</u></td></tr>
<tr><th id="628">628</th><td><u>#define <dfn class="macro" id="_M/MDIO_AN_LPXNPABLTY3" data-ref="_M/MDIO_AN_LPXNPABLTY3">MDIO_AN_LPXNPABLTY3</dfn>	27  /* AN LP XNP ability 3 */</u></td></tr>
<tr><th id="629">629</th><td>	<i>/* Values 28 to 31 are reserved */</i></td></tr>
<tr><th id="630">630</th><td><u>#define <dfn class="macro" id="_M/MDIO_AN_10GTANCTRL" data-ref="_M/MDIO_AN_10GTANCTRL">MDIO_AN_10GTANCTRL</dfn>	32  /* 10G-T AN control */</u></td></tr>
<tr><th id="631">631</th><td><u>#define <dfn class="macro" id="_M/MDIO_AN_10GTANSTAT" data-ref="_M/MDIO_AN_10GTANSTAT">MDIO_AN_10GTANSTAT</dfn>	33  /* 10G-T AN status */</u></td></tr>
<tr><th id="632">632</th><td>	<i>/* Values 34 to 47 are reserved */</i></td></tr>
<tr><th id="633">633</th><td><u>#define <dfn class="macro" id="_M/MDIO_AN_BPETHSTAT" data-ref="_M/MDIO_AN_BPETHSTAT">MDIO_AN_BPETHSTAT</dfn>	48  /* BP Ethernet status */</u></td></tr>
<tr><th id="634">634</th><td>	<i>/* Values 49 to 59 are reserved */</i></td></tr>
<tr><th id="635">635</th><td><u>#define	<dfn class="macro" id="_M/MDIO_AN_EEEADVERT" data-ref="_M/MDIO_AN_EEEADVERT">MDIO_AN_EEEADVERT</dfn>	60  /* EEE advertisement */</u></td></tr>
<tr><th id="636">636</th><td><u>#define	<dfn class="macro" id="_M/AN_EEEADVERT_100G_CR4" data-ref="_M/AN_EEEADVERT_100G_CR4">AN_EEEADVERT_100G_CR4</dfn>	0x2000	/* 100GBASE-CR4 */</u></td></tr>
<tr><th id="637">637</th><td><u>#define	<dfn class="macro" id="_M/AN_EEEADVERT_100G_KR4" data-ref="_M/AN_EEEADVERT_100G_KR4">AN_EEEADVERT_100G_KR4</dfn>	0x1000	/* 100GBASE-KR4 */</u></td></tr>
<tr><th id="638">638</th><td><u>#define	<dfn class="macro" id="_M/AN_EEEADVERT_100G_KP4" data-ref="_M/AN_EEEADVERT_100G_KP4">AN_EEEADVERT_100G_KP4</dfn>	0x0800	/* 100GBASE-KP4 */</u></td></tr>
<tr><th id="639">639</th><td><u>#define	<dfn class="macro" id="_M/AN_EEEADVERT_100G_CR10" data-ref="_M/AN_EEEADVERT_100G_CR10">AN_EEEADVERT_100G_CR10</dfn>	0x0400	/* 100GBASE-CR10 */</u></td></tr>
<tr><th id="640">640</th><td><u>#define	<dfn class="macro" id="_M/AN_EEEADVERT_40G_CR4" data-ref="_M/AN_EEEADVERT_40G_CR4">AN_EEEADVERT_40G_CR4</dfn>	0x0100	/* 40GBASE-CR4 */</u></td></tr>
<tr><th id="641">641</th><td><u>#define	<dfn class="macro" id="_M/AN_EEEADVERT_40G_KR4" data-ref="_M/AN_EEEADVERT_40G_KR4">AN_EEEADVERT_40G_KR4</dfn>	0x0080	/* 40GBASE-KR4 */</u></td></tr>
<tr><th id="642">642</th><td><u>#define	<dfn class="macro" id="_M/AN_EEEADVERT_10G_KR" data-ref="_M/AN_EEEADVERT_10G_KR">AN_EEEADVERT_10G_KR</dfn>	0x0040	/* 10GBASE-KR */</u></td></tr>
<tr><th id="643">643</th><td><u>#define	<dfn class="macro" id="_M/AN_EEEADVERT_10G_KX4" data-ref="_M/AN_EEEADVERT_10G_KX4">AN_EEEADVERT_10G_KX4</dfn>	0x0020	/* 10GBASE-KX4 */</u></td></tr>
<tr><th id="644">644</th><td><u>#define	<dfn class="macro" id="_M/AN_EEEADVERT_1000_KX" data-ref="_M/AN_EEEADVERT_1000_KX">AN_EEEADVERT_1000_KX</dfn>	0x0010	/* 1000BASE-KX */</u></td></tr>
<tr><th id="645">645</th><td><u>#define	<dfn class="macro" id="_M/AN_EEEADVERT_10G_T" data-ref="_M/AN_EEEADVERT_10G_T">AN_EEEADVERT_10G_T</dfn>	0x0008	/* 10GBASE-T */</u></td></tr>
<tr><th id="646">646</th><td><u>#define	<dfn class="macro" id="_M/AN_EEEADVERT_1000_T" data-ref="_M/AN_EEEADVERT_1000_T">AN_EEEADVERT_1000_T</dfn>	0x0004	/* 1000BASE-T */</u></td></tr>
<tr><th id="647">647</th><td><u>#define	<dfn class="macro" id="_M/AN_EEEADVERT_100_TX" data-ref="_M/AN_EEEADVERT_100_TX">AN_EEEADVERT_100_TX</dfn>	0x0002	/* 100BASE-TX */</u></td></tr>
<tr><th id="648">648</th><td></td></tr>
<tr><th id="649">649</th><td><u>#define	<dfn class="macro" id="_M/MDIO_AN_EEELPABLTY" data-ref="_M/MDIO_AN_EEELPABLTY">MDIO_AN_EEELPABLTY</dfn>	61  /* EEE LP ability */</u></td></tr>
<tr><th id="650">650</th><td>	<i>/* bitmap is the same as MDIO_AN_EEEADVERT(7.60) */</i></td></tr>
<tr><th id="651">651</th><td></td></tr>
<tr><th id="652">652</th><td>	<i>/* Values 62 to 32767 are reserved */</i></td></tr>
<tr><th id="653">653</th><td>	<i>/* Values 32768 to 65535 are vendor specific */</i></td></tr>
<tr><th id="654">654</th><td></td></tr>
<tr><th id="655">655</th><td><i>/*</i></td></tr>
<tr><th id="656">656</th><td><i> * Clause 22 extension registers.</i></td></tr>
<tr><th id="657">657</th><td><i> * Table 45-212</i></td></tr>
<tr><th id="658">658</th><td><i> */</i></td></tr>
<tr><th id="659">659</th><td>	<i>/* Values 0 to 4 are reserved */</i></td></tr>
<tr><th id="660">660</th><td><u>#define <dfn class="macro" id="_M/MDIO_CL22E_DEVS1" data-ref="_M/MDIO_CL22E_DEVS1">MDIO_CL22E_DEVS1</dfn>	5   /* Clause 22 ext. devices in package 1 */</u></td></tr>
<tr><th id="661">661</th><td><u>#define <dfn class="macro" id="_M/MDIO_CL22E_DEVS2" data-ref="_M/MDIO_CL22E_DEVS2">MDIO_CL22E_DEVS2</dfn>	6   /* Clause 22 ext. devices in package 2 */</u></td></tr>
<tr><th id="662">662</th><td><u>#define <dfn class="macro" id="_M/MDIO_CL22E_FECCAP" data-ref="_M/MDIO_CL22E_FECCAP">MDIO_CL22E_FECCAP</dfn>	7   /* FEC capability */</u></td></tr>
<tr><th id="663">663</th><td><u>#define <dfn class="macro" id="_M/MDIO_CL22E_FECCTRL" data-ref="_M/MDIO_CL22E_FECCTRL">MDIO_CL22E_FECCTRL</dfn>	8   /* FEC control */</u></td></tr>
<tr><th id="664">664</th><td><u>#define <dfn class="macro" id="_M/MDIO_CL22E_FECBHCVIOCNT" data-ref="_M/MDIO_CL22E_FECBHCVIOCNT">MDIO_CL22E_FECBHCVIOCNT</dfn>	9   /* FEC buffer head coding violation cnt. */</u></td></tr>
<tr><th id="665">665</th><td><u>#define <dfn class="macro" id="_M/MDIO_CL22E_FECCOBLCNT" data-ref="_M/MDIO_CL22E_FECCOBLCNT">MDIO_CL22E_FECCOBLCNT</dfn>	10  /* FEC corrected blocks counter */</u></td></tr>
<tr><th id="666">666</th><td><u>#define <dfn class="macro" id="_M/MDIO_CL22E_FECUNCOBLCNT" data-ref="_M/MDIO_CL22E_FECUNCOBLCNT">MDIO_CL22E_FECUNCOBLCNT</dfn>	11  /* FEC uncorrected blocks counter */</u></td></tr>
<tr><th id="667">667</th><td>	<i>/* Values 12 to 32767 are reserved */</i></td></tr>
<tr><th id="668">668</th><td></td></tr>
<tr><th id="669">669</th><td><i>/*</i></td></tr>
<tr><th id="670">670</th><td><i> * Vendor specific MMD 1 registers.</i></td></tr>
<tr><th id="671">671</th><td><i> * Table 45-218</i></td></tr>
<tr><th id="672">672</th><td><i> */</i></td></tr>
<tr><th id="673">673</th><td>	<i>/* Values 0 to 1 are vendor specific */</i></td></tr>
<tr><th id="674">674</th><td><u>#define <dfn class="macro" id="_M/MDIO_VSMMD1_DEVID1" data-ref="_M/MDIO_VSMMD1_DEVID1">MDIO_VSMMD1_DEVID1</dfn>	2   /* Vendor specific MMD 1 device ident. 1 */</u></td></tr>
<tr><th id="675">675</th><td><u>#define <dfn class="macro" id="_M/MDIO_VSMMD1_DEVID2" data-ref="_M/MDIO_VSMMD1_DEVID2">MDIO_VSMMD1_DEVID2</dfn>	3   /* Vendor specific MMD 1 device ident. 2 */</u></td></tr>
<tr><th id="676">676</th><td>	<i>/* Values 4 to 7 are vendor specific */</i></td></tr>
<tr><th id="677">677</th><td><u>#define <dfn class="macro" id="_M/MDIO_VSMMD1_STAT" data-ref="_M/MDIO_VSMMD1_STAT">MDIO_VSMMD1_STAT</dfn>	8   /* Vendor specific MMD 1 status register */</u></td></tr>
<tr><th id="678">678</th><td>	<i>/* Values 9 to 13 are vendor specific */</i></td></tr>
<tr><th id="679">679</th><td><u>#define <dfn class="macro" id="_M/MDIO_VSMMD1_PKGID1" data-ref="_M/MDIO_VSMMD1_PKGID1">MDIO_VSMMD1_PKGID1</dfn>	14  /* Vendor specific MMD 1 package ident 1 */</u></td></tr>
<tr><th id="680">680</th><td><u>#define <dfn class="macro" id="_M/MDIO_VSMMD1_PKGID2" data-ref="_M/MDIO_VSMMD1_PKGID2">MDIO_VSMMD1_PKGID2</dfn>	15  /* Vendor specific MMD 1 package ident 2 */</u></td></tr>
<tr><th id="681">681</th><td>	<i>/* Values 16 to 65535 are vendor specific */</i></td></tr>
<tr><th id="682">682</th><td></td></tr>
<tr><th id="683">683</th><td><i>/*</i></td></tr>
<tr><th id="684">684</th><td><i> * Vendor specific MMD 2 registers.</i></td></tr>
<tr><th id="685">685</th><td><i> * Table 45-220</i></td></tr>
<tr><th id="686">686</th><td><i> */</i></td></tr>
<tr><th id="687">687</th><td>	<i>/* Values 0 to 1 are vendor specific */</i></td></tr>
<tr><th id="688">688</th><td><u>#define <dfn class="macro" id="_M/MDIO_VSMMD2_DEVID1" data-ref="_M/MDIO_VSMMD2_DEVID1">MDIO_VSMMD2_DEVID1</dfn>	2   /* Vendor specific MMD 2 device ident. 1 */</u></td></tr>
<tr><th id="689">689</th><td><u>#define <dfn class="macro" id="_M/MDIO_VSMMD2_DEVID2" data-ref="_M/MDIO_VSMMD2_DEVID2">MDIO_VSMMD2_DEVID2</dfn>	3   /* Vendor specific MMD 2 device ident. 2 */</u></td></tr>
<tr><th id="690">690</th><td>	<i>/* Values 4 to 7 are vendor specific */</i></td></tr>
<tr><th id="691">691</th><td><u>#define <dfn class="macro" id="_M/MDIO_VSMMD2_STAT" data-ref="_M/MDIO_VSMMD2_STAT">MDIO_VSMMD2_STAT</dfn>	8   /* Vendor specific MMD 2 status register */</u></td></tr>
<tr><th id="692">692</th><td>	<i>/* Values 9 to 13 are vendor specific */</i></td></tr>
<tr><th id="693">693</th><td><u>#define <dfn class="macro" id="_M/MDIO_VSMMD2_PKGID1" data-ref="_M/MDIO_VSMMD2_PKGID1">MDIO_VSMMD2_PKGID1</dfn>	14  /* Vendor specific MMD 2 package ident 1 */</u></td></tr>
<tr><th id="694">694</th><td><u>#define <dfn class="macro" id="_M/MDIO_VSMMD2_PKGID2" data-ref="_M/MDIO_VSMMD2_PKGID2">MDIO_VSMMD2_PKGID2</dfn>	15  /* Vendor specific MMD 2 package ident 2 */</u></td></tr>
<tr><th id="695">695</th><td>	<i>/* Values 16 to 65535 are vendor specific */</i></td></tr>
<tr><th id="696">696</th><td></td></tr>
<tr><th id="697">697</th><td><u>#<span data-ppcond="32">endif</span> /* _DEV_MII_MDIO_H_ */</u></td></tr>
<tr><th id="698">698</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='rgephy.c.html'>netbsd/sys/dev/mii/rgephy.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
