

================================================================
== Vitis HLS Report for 'FFT'
================================================================
* Date:           Fri Feb  4 03:54:35 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        fft_32
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.771 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      302|      302|  3.020 us|  3.020 us|  303|  303|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------+---------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                           |                                 |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                  Instance                 |              Module             |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------------------+---------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_FFT_Pipeline_VITIS_LOOP_58_1_fu_86     |FFT_Pipeline_VITIS_LOOP_58_1     |       34|       34|  0.340 us|  0.340 us|   34|   34|       no|
        |grp_FFT_Pipeline_bitreversal_label1_fu_96  |FFT_Pipeline_bitreversal_label1  |       35|       35|  0.350 us|  0.350 us|   35|   35|       no|
        |grp_FFT0_1_fu_110                          |FFT0_1                           |       40|       40|  0.400 us|  0.400 us|   40|   40|       no|
        |grp_FFT_Pipeline_FFT_label1_fu_158         |FFT_Pipeline_FFT_label1          |       22|       22|  0.220 us|  0.220 us|   22|   22|       no|
        |grp_FFT_Pipeline_VITIS_LOOP_68_2_fu_174    |FFT_Pipeline_VITIS_LOOP_68_2     |       34|       34|  0.340 us|  0.340 us|   34|   34|       no|
        +-------------------------------------------+---------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|      2|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        0|   8|    672|   1168|    -|
|Memory           |        0|   -|    467|    118|    0|
|Multiplexer      |        -|   -|      -|    992|    -|
|Register         |        -|   -|     23|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   8|   1162|   2280|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|  10|      3|     12|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |                  Instance                 |              Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |grp_FFT0_1_fu_110                          |FFT0_1                           |        0|   4|  378|  645|    0|
    |grp_FFT_Pipeline_FFT_label1_fu_158         |FFT_Pipeline_FFT_label1          |        0|   4|  249|  321|    0|
    |grp_FFT_Pipeline_VITIS_LOOP_58_1_fu_86     |FFT_Pipeline_VITIS_LOOP_58_1     |        0|   0|    8|   64|    0|
    |grp_FFT_Pipeline_VITIS_LOOP_68_2_fu_174    |FFT_Pipeline_VITIS_LOOP_68_2     |        0|   0|    9|   73|    0|
    |grp_FFT_Pipeline_bitreversal_label1_fu_96  |FFT_Pipeline_bitreversal_label1  |        0|   0|   28|   65|    0|
    +-------------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |Total                                      |                                 |        0|   8|  672| 1168|    0|
    +-------------------------------------------+---------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------------+---------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |        Memory        |                       Module                      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------------+---------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |W_M_imag_V_U          |FFT0_1_Pipeline_FFT_label1_W_M_imag_V_ROM_AUTO_1R  |        0|   9|   3|    0|    16|    9|     1|          144|
    |W_M_real_V_U          |FFT0_1_Pipeline_FFT_label1_W_M_real_V_ROM_AUTO_1R  |        0|  10|   3|    0|    16|   10|     1|          160|
    |data_OUT0_M_real_V_U  |data_OUT0_M_real_V_RAM_AUTO_1R1W                   |        0|  32|   8|    0|    32|   16|     1|          512|
    |data_OUT0_M_imag_V_U  |data_OUT0_M_real_V_RAM_AUTO_1R1W                   |        0|  32|   8|    0|    32|   16|     1|          512|
    |data_OUT1_M_real_V_U  |data_OUT0_M_real_V_RAM_AUTO_1R1W                   |        0|  32|   8|    0|    32|   16|     1|          512|
    |data_OUT1_M_imag_V_U  |data_OUT0_M_real_V_RAM_AUTO_1R1W                   |        0|  32|   8|    0|    32|   16|     1|          512|
    |data_OUT2_M_real_V_U  |data_OUT0_M_real_V_RAM_AUTO_1R1W                   |        0|  32|   8|    0|    32|   16|     1|          512|
    |data_OUT2_M_imag_V_U  |data_OUT0_M_real_V_RAM_AUTO_1R1W                   |        0|  32|   8|    0|    32|   16|     1|          512|
    |data_OUT3_M_real_V_U  |data_OUT0_M_real_V_RAM_AUTO_1R1W                   |        0|  32|   8|    0|    32|   16|     1|          512|
    |data_OUT3_M_imag_V_U  |data_OUT0_M_real_V_RAM_AUTO_1R1W                   |        0|  32|   8|    0|    32|   16|     1|          512|
    |data_OUT4_M_real_V_U  |data_OUT0_M_real_V_RAM_AUTO_1R1W                   |        0|  32|   8|    0|    32|   16|     1|          512|
    |data_OUT4_M_imag_V_U  |data_OUT0_M_real_V_RAM_AUTO_1R1W                   |        0|  32|   8|    0|    32|   16|     1|          512|
    |xin_M_real_V_U        |xin_M_real_V_RAM_AUTO_1R1W                         |        0|  32|   8|    0|    32|   16|     1|          512|
    |xin_M_imag_V_U        |xin_M_real_V_RAM_AUTO_1R1W                         |        0|  32|   8|    0|    32|   16|     1|          512|
    |xout_M_real_V_U       |xout_M_real_V_RAM_AUTO_1R1W                        |        0|  32|   8|    0|    32|   16|     1|          512|
    |xout_M_imag_V_U       |xout_M_real_V_RAM_AUTO_1R1W                        |        0|  32|   8|    0|    32|   16|     1|          512|
    +----------------------+---------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                 |                                                   |        0| 467| 118|    0|   480|  243|    16|         7472|
    +----------------------+---------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------------------------+----------+----+---+----+------------+------------+
    |                      Variable Name                      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------------------------+----------+----+---+----+------------+------------+
    |grp_FFT_Pipeline_VITIS_LOOP_68_2_fu_174_data_OUT_TREADY  |       and|   0|  0|   2|           1|           1|
    +---------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                    |          |   0|  0|   2|           1|           1|
    +---------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |W_M_imag_V_address0                        |  14|          3|    4|         12|
    |W_M_imag_V_ce0                             |   9|          2|    1|          2|
    |W_M_real_V_address0                        |  14|          3|    4|         12|
    |W_M_real_V_ce0                             |   9|          2|    1|          2|
    |ap_NS_fsm                                  |  93|         19|    1|         19|
    |data_IN_TREADY_int_regslice                |   9|          2|    1|          2|
    |data_OUT0_M_imag_V_address0                |  14|          3|    5|         15|
    |data_OUT0_M_imag_V_ce0                     |  14|          3|    1|          3|
    |data_OUT0_M_imag_V_ce1                     |   9|          2|    1|          2|
    |data_OUT0_M_imag_V_we0                     |   9|          2|    1|          2|
    |data_OUT0_M_real_V_address0                |  14|          3|    5|         15|
    |data_OUT0_M_real_V_ce0                     |  14|          3|    1|          3|
    |data_OUT0_M_real_V_ce1                     |   9|          2|    1|          2|
    |data_OUT0_M_real_V_we0                     |   9|          2|    1|          2|
    |data_OUT1_M_imag_V_address0                |  14|          3|    5|         15|
    |data_OUT1_M_imag_V_ce0                     |  14|          3|    1|          3|
    |data_OUT1_M_imag_V_ce1                     |   9|          2|    1|          2|
    |data_OUT1_M_imag_V_we0                     |   9|          2|    1|          2|
    |data_OUT1_M_real_V_address0                |  14|          3|    5|         15|
    |data_OUT1_M_real_V_ce0                     |  14|          3|    1|          3|
    |data_OUT1_M_real_V_ce1                     |   9|          2|    1|          2|
    |data_OUT1_M_real_V_we0                     |   9|          2|    1|          2|
    |data_OUT2_M_imag_V_address0                |  14|          3|    5|         15|
    |data_OUT2_M_imag_V_ce0                     |  14|          3|    1|          3|
    |data_OUT2_M_imag_V_ce1                     |   9|          2|    1|          2|
    |data_OUT2_M_imag_V_we0                     |   9|          2|    1|          2|
    |data_OUT2_M_real_V_address0                |  14|          3|    5|         15|
    |data_OUT2_M_real_V_ce0                     |  14|          3|    1|          3|
    |data_OUT2_M_real_V_ce1                     |   9|          2|    1|          2|
    |data_OUT2_M_real_V_we0                     |   9|          2|    1|          2|
    |data_OUT3_M_imag_V_address0                |  14|          3|    5|         15|
    |data_OUT3_M_imag_V_ce0                     |  14|          3|    1|          3|
    |data_OUT3_M_imag_V_ce1                     |   9|          2|    1|          2|
    |data_OUT3_M_imag_V_we0                     |   9|          2|    1|          2|
    |data_OUT3_M_real_V_address0                |  14|          3|    5|         15|
    |data_OUT3_M_real_V_ce0                     |  14|          3|    1|          3|
    |data_OUT3_M_real_V_ce1                     |   9|          2|    1|          2|
    |data_OUT3_M_real_V_we0                     |   9|          2|    1|          2|
    |data_OUT4_M_imag_V_address0                |  14|          3|    5|         15|
    |data_OUT4_M_imag_V_ce0                     |  14|          3|    1|          3|
    |data_OUT4_M_imag_V_ce1                     |   9|          2|    1|          2|
    |data_OUT4_M_imag_V_we0                     |   9|          2|    1|          2|
    |data_OUT4_M_real_V_address0                |  14|          3|    5|         15|
    |data_OUT4_M_real_V_ce0                     |  14|          3|    1|          3|
    |data_OUT4_M_real_V_ce1                     |   9|          2|    1|          2|
    |data_OUT4_M_real_V_we0                     |   9|          2|    1|          2|
    |grp_FFT0_1_fu_110_FFT_stage_offset         |  25|          5|    4|         20|
    |grp_FFT0_1_fu_110_data_IN_M_imag_0_0_0_q0  |  25|          5|   16|         80|
    |grp_FFT0_1_fu_110_data_IN_M_imag_0_0_0_q1  |  25|          5|   16|         80|
    |grp_FFT0_1_fu_110_data_IN_M_real_0_0_0_q0  |  25|          5|   16|         80|
    |grp_FFT0_1_fu_110_data_IN_M_real_0_0_0_q1  |  25|          5|   16|         80|
    |grp_FFT0_1_fu_110_index_shift_offset       |  25|          5|    3|         15|
    |grp_FFT0_1_fu_110_pass_check_offset        |  25|          5|    4|         20|
    |grp_FFT0_1_fu_110_pass_shift_offset        |  25|          5|    3|         15|
    |xin_M_imag_V_address0                      |  14|          3|    5|         15|
    |xin_M_imag_V_ce0                           |  14|          3|    1|          3|
    |xin_M_imag_V_we0                           |   9|          2|    1|          2|
    |xin_M_real_V_address0                      |  14|          3|    5|         15|
    |xin_M_real_V_ce0                           |  14|          3|    1|          3|
    |xin_M_real_V_we0                           |   9|          2|    1|          2|
    |xout_M_imag_V_address0                     |  14|          3|    5|         15|
    |xout_M_imag_V_ce0                          |  14|          3|    1|          3|
    |xout_M_imag_V_ce1                          |   9|          2|    1|          2|
    |xout_M_imag_V_we0                          |   9|          2|    1|          2|
    |xout_M_imag_V_we1                          |   9|          2|    1|          2|
    |xout_M_real_V_address0                     |  14|          3|    5|         15|
    |xout_M_real_V_ce0                          |  14|          3|    1|          3|
    |xout_M_real_V_ce1                          |   9|          2|    1|          2|
    |xout_M_real_V_we0                          |   9|          2|    1|          2|
    |xout_M_real_V_we1                          |   9|          2|    1|          2|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 992|        211|  202|        747|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------+----+----+-----+-----------+
    |                          Name                          | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                               |  18|   0|   18|          0|
    |grp_FFT0_1_fu_110_ap_start_reg                          |   1|   0|    1|          0|
    |grp_FFT_Pipeline_FFT_label1_fu_158_ap_start_reg         |   1|   0|    1|          0|
    |grp_FFT_Pipeline_VITIS_LOOP_58_1_fu_86_ap_start_reg     |   1|   0|    1|          0|
    |grp_FFT_Pipeline_VITIS_LOOP_68_2_fu_174_ap_start_reg    |   1|   0|    1|          0|
    |grp_FFT_Pipeline_bitreversal_label1_fu_96_ap_start_reg  |   1|   0|    1|          0|
    +--------------------------------------------------------+----+----+-----+-----------+
    |Total                                                   |  23|   0|   23|          0|
    +--------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_local_block     |  out|    1|  ap_ctrl_hs|           FFT|  return value|
|ap_local_deadlock  |  out|    1|  ap_ctrl_hs|           FFT|  return value|
|ap_clk             |   in|    1|  ap_ctrl_hs|           FFT|  return value|
|ap_rst_n           |   in|    1|  ap_ctrl_hs|           FFT|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|           FFT|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|           FFT|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|           FFT|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|           FFT|  return value|
|data_IN_TDATA      |   in|   32|        axis|       data_IN|       pointer|
|data_IN_TVALID     |   in|    1|        axis|       data_IN|       pointer|
|data_IN_TREADY     |  out|    1|        axis|       data_IN|       pointer|
|data_OUT_TDATA     |  out|   32|        axis|      data_OUT|       pointer|
|data_OUT_TVALID    |  out|    1|        axis|      data_OUT|       pointer|
|data_OUT_TREADY    |   in|    1|        axis|      data_OUT|       pointer|
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 19 'wait' 'empty' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 20 [2/2] (2.32ns)   --->   "%call_ln0 = call void @FFT_Pipeline_VITIS_LOOP_58_1, i32 %data_IN, i16 %xin_M_real_V, i16 %xin_M_imag_V"   --->   Operation 20 'call' 'call_ln0' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 21 [1/2] (0.00ns)   --->   "%call_ln0 = call void @FFT_Pipeline_VITIS_LOOP_58_1, i32 %data_IN, i16 %xin_M_real_V, i16 %xin_M_imag_V"   --->   Operation 21 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%empty_21 = wait i32 @_ssdm_op_Wait"   --->   Operation 22 'wait' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [2/2] (0.00ns)   --->   "%call_ln0 = call void @FFT_Pipeline_bitreversal_label1, i5 %rev_32, i16 %xin_M_real_V, i16 %xin_M_imag_V, i16 %data_OUT0_M_real_V, i16 %data_OUT0_M_imag_V"   --->   Operation 23 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 24 [1/2] (0.00ns)   --->   "%call_ln0 = call void @FFT_Pipeline_bitreversal_label1, i5 %rev_32, i16 %xin_M_real_V, i16 %xin_M_imag_V, i16 %data_OUT0_M_real_V, i16 %data_OUT0_M_imag_V"   --->   Operation 24 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 3.56>
ST_6 : Operation 25 [2/2] (3.56ns)   --->   "%call_ln62 = call void @FFT0.1, i4 1, i4 0, i3 4, i3 1, i16 %data_OUT0_M_real_V, i16 %data_OUT0_M_imag_V, i16 %data_OUT1_M_real_V, i16 %data_OUT1_M_imag_V, i10 %W_M_real_V, i9 %W_M_imag_V" [../vhls/fixed/fft.cpp:62]   --->   Operation 25 'call' 'call_ln62' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 26 [1/2] (0.00ns)   --->   "%call_ln62 = call void @FFT0.1, i4 1, i4 0, i3 4, i3 1, i16 %data_OUT0_M_real_V, i16 %data_OUT0_M_imag_V, i16 %data_OUT1_M_real_V, i16 %data_OUT1_M_imag_V, i10 %W_M_real_V, i9 %W_M_imag_V" [../vhls/fixed/fft.cpp:62]   --->   Operation 26 'call' 'call_ln62' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 3.56>
ST_8 : Operation 27 [2/2] (3.56ns)   --->   "%call_ln63 = call void @FFT0.1, i4 2, i4 8, i3 3, i3 2, i16 %data_OUT1_M_real_V, i16 %data_OUT1_M_imag_V, i16 %data_OUT2_M_real_V, i16 %data_OUT2_M_imag_V, i10 %W_M_real_V, i9 %W_M_imag_V" [../vhls/fixed/fft.cpp:63]   --->   Operation 27 'call' 'call_ln63' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 28 [1/2] (0.00ns)   --->   "%call_ln63 = call void @FFT0.1, i4 2, i4 8, i3 3, i3 2, i16 %data_OUT1_M_real_V, i16 %data_OUT1_M_imag_V, i16 %data_OUT2_M_real_V, i16 %data_OUT2_M_imag_V, i10 %W_M_real_V, i9 %W_M_imag_V" [../vhls/fixed/fft.cpp:63]   --->   Operation 28 'call' 'call_ln63' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 3.56>
ST_10 : Operation 29 [2/2] (3.56ns)   --->   "%call_ln64 = call void @FFT0.1, i4 4, i4 4, i3 2, i3 3, i16 %data_OUT2_M_real_V, i16 %data_OUT2_M_imag_V, i16 %data_OUT3_M_real_V, i16 %data_OUT3_M_imag_V, i10 %W_M_real_V, i9 %W_M_imag_V" [../vhls/fixed/fft.cpp:64]   --->   Operation 29 'call' 'call_ln64' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 30 [1/2] (0.00ns)   --->   "%call_ln64 = call void @FFT0.1, i4 4, i4 4, i3 2, i3 3, i16 %data_OUT2_M_real_V, i16 %data_OUT2_M_imag_V, i16 %data_OUT3_M_real_V, i16 %data_OUT3_M_imag_V, i10 %W_M_real_V, i9 %W_M_imag_V" [../vhls/fixed/fft.cpp:64]   --->   Operation 30 'call' 'call_ln64' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 3.56>
ST_12 : Operation 31 [2/2] (3.56ns)   --->   "%call_ln65 = call void @FFT0.1, i4 8, i4 2, i3 1, i3 4, i16 %data_OUT3_M_real_V, i16 %data_OUT3_M_imag_V, i16 %data_OUT4_M_real_V, i16 %data_OUT4_M_imag_V, i10 %W_M_real_V, i9 %W_M_imag_V" [../vhls/fixed/fft.cpp:65]   --->   Operation 31 'call' 'call_ln65' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 32 [1/2] (0.00ns)   --->   "%call_ln65 = call void @FFT0.1, i4 8, i4 2, i3 1, i3 4, i16 %data_OUT3_M_real_V, i16 %data_OUT3_M_imag_V, i16 %data_OUT4_M_real_V, i16 %data_OUT4_M_imag_V, i10 %W_M_real_V, i9 %W_M_imag_V" [../vhls/fixed/fft.cpp:65]   --->   Operation 32 'call' 'call_ln65' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 33 [2/2] (0.00ns)   --->   "%call_ln0 = call void @FFT_Pipeline_FFT_label1, i10 %W_M_real_V, i9 %W_M_imag_V, i16 %data_OUT4_M_real_V, i16 %data_OUT4_M_imag_V, i16 %xout_M_real_V, i16 %xout_M_imag_V"   --->   Operation 33 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 34 [1/2] (0.00ns)   --->   "%call_ln0 = call void @FFT_Pipeline_FFT_label1, i10 %W_M_real_V, i9 %W_M_imag_V, i16 %data_OUT4_M_real_V, i16 %data_OUT4_M_imag_V, i16 %xout_M_real_V, i16 %xout_M_imag_V"   --->   Operation 34 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 35 [1/1] (0.00ns)   --->   "%empty_22 = wait i32 @_ssdm_op_Wait"   --->   Operation 35 'wait' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 36 [2/2] (0.00ns)   --->   "%call_ln0 = call void @FFT_Pipeline_VITIS_LOOP_68_2, i32 %data_OUT, i16 %xout_M_real_V, i16 %xout_M_imag_V"   --->   Operation 36 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 2.32>
ST_17 : Operation 37 [1/2] (2.32ns)   --->   "%call_ln0 = call void @FFT_Pipeline_VITIS_LOOP_68_2, i32 %data_OUT, i16 %xout_M_real_V, i16 %xout_M_imag_V"   --->   Operation 37 'call' 'call_ln0' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 38 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 38 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_IN, void @empty_5, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %data_IN"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_OUT, void @empty_5, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %data_OUT"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 43 [1/1] (0.00ns)   --->   "%ret_ln69 = ret" [../vhls/fixed/fft.cpp:69]   --->   Operation 43 'ret' 'ret_ln69' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_IN]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_OUT]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ xin_M_real_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ xin_M_imag_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ rev_32]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ data_OUT0_M_real_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ data_OUT0_M_imag_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ W_M_real_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ W_M_imag_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ data_OUT1_M_real_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ data_OUT1_M_imag_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ data_OUT2_M_real_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ data_OUT2_M_imag_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ data_OUT3_M_real_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ data_OUT3_M_imag_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ data_OUT4_M_real_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ data_OUT4_M_imag_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ xout_M_real_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ xout_M_imag_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty             (wait         ) [ 0000000000000000000]
call_ln0          (call         ) [ 0000000000000000000]
empty_21          (wait         ) [ 0000000000000000000]
call_ln0          (call         ) [ 0000000000000000000]
call_ln62         (call         ) [ 0000000000000000000]
call_ln63         (call         ) [ 0000000000000000000]
call_ln64         (call         ) [ 0000000000000000000]
call_ln65         (call         ) [ 0000000000000000000]
call_ln0          (call         ) [ 0000000000000000000]
empty_22          (wait         ) [ 0000000000000000000]
call_ln0          (call         ) [ 0000000000000000000]
spectopmodule_ln0 (spectopmodule) [ 0000000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000000000]
ret_ln69          (ret          ) [ 0000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_IN">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_IN"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_OUT">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_OUT"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="xin_M_real_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xin_M_real_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="xin_M_imag_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xin_M_imag_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="rev_32">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rev_32"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data_OUT0_M_real_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_OUT0_M_real_V"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="data_OUT0_M_imag_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_OUT0_M_imag_V"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="W_M_real_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_M_real_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="W_M_imag_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_M_imag_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="data_OUT1_M_real_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_OUT1_M_real_V"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="data_OUT1_M_imag_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_OUT1_M_imag_V"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="data_OUT2_M_real_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_OUT2_M_real_V"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="data_OUT2_M_imag_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_OUT2_M_imag_V"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="data_OUT3_M_real_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_OUT3_M_real_V"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="data_OUT3_M_imag_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_OUT3_M_imag_V"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="data_OUT4_M_real_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_OUT4_M_real_V"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="data_OUT4_M_imag_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_OUT4_M_imag_V"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="xout_M_real_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xout_M_real_V"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="xout_M_imag_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xout_M_imag_V"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_Pipeline_VITIS_LOOP_58_1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_Pipeline_bitreversal_label1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT0.1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_Pipeline_FFT_label1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_Pipeline_VITIS_LOOP_68_2"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="grp_FFT_Pipeline_VITIS_LOOP_58_1_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="0" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="0" index="2" bw="16" slack="0"/>
<pin id="90" dir="0" index="3" bw="16" slack="0"/>
<pin id="91" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_FFT_Pipeline_bitreversal_label1_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="5" slack="0"/>
<pin id="99" dir="0" index="2" bw="16" slack="0"/>
<pin id="100" dir="0" index="3" bw="16" slack="0"/>
<pin id="101" dir="0" index="4" bw="16" slack="0"/>
<pin id="102" dir="0" index="5" bw="16" slack="0"/>
<pin id="103" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/4 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_FFT0_1_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="0" slack="0"/>
<pin id="112" dir="0" index="1" bw="4" slack="0"/>
<pin id="113" dir="0" index="2" bw="4" slack="0"/>
<pin id="114" dir="0" index="3" bw="3" slack="0"/>
<pin id="115" dir="0" index="4" bw="3" slack="0"/>
<pin id="116" dir="0" index="5" bw="16" slack="0"/>
<pin id="117" dir="0" index="6" bw="16" slack="0"/>
<pin id="118" dir="0" index="7" bw="16" slack="0"/>
<pin id="119" dir="0" index="8" bw="16" slack="0"/>
<pin id="120" dir="0" index="9" bw="10" slack="0"/>
<pin id="121" dir="0" index="10" bw="9" slack="0"/>
<pin id="122" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln62/6 call_ln63/8 call_ln64/10 call_ln65/12 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_FFT_Pipeline_FFT_label1_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="0" slack="0"/>
<pin id="160" dir="0" index="1" bw="10" slack="0"/>
<pin id="161" dir="0" index="2" bw="9" slack="0"/>
<pin id="162" dir="0" index="3" bw="16" slack="0"/>
<pin id="163" dir="0" index="4" bw="16" slack="0"/>
<pin id="164" dir="0" index="5" bw="16" slack="0"/>
<pin id="165" dir="0" index="6" bw="16" slack="0"/>
<pin id="166" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/14 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_FFT_Pipeline_VITIS_LOOP_68_2_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="0" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="0" index="2" bw="16" slack="0"/>
<pin id="178" dir="0" index="3" bw="16" slack="0"/>
<pin id="179" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/16 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="92"><net_src comp="40" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="0" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="94"><net_src comp="4" pin="0"/><net_sink comp="86" pin=2"/></net>

<net id="95"><net_src comp="6" pin="0"/><net_sink comp="86" pin=3"/></net>

<net id="104"><net_src comp="42" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="105"><net_src comp="8" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="4" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="107"><net_src comp="6" pin="0"/><net_sink comp="96" pin=3"/></net>

<net id="108"><net_src comp="10" pin="0"/><net_sink comp="96" pin=4"/></net>

<net id="109"><net_src comp="12" pin="0"/><net_sink comp="96" pin=5"/></net>

<net id="123"><net_src comp="44" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="124"><net_src comp="46" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="125"><net_src comp="48" pin="0"/><net_sink comp="110" pin=2"/></net>

<net id="126"><net_src comp="50" pin="0"/><net_sink comp="110" pin=3"/></net>

<net id="127"><net_src comp="52" pin="0"/><net_sink comp="110" pin=4"/></net>

<net id="128"><net_src comp="10" pin="0"/><net_sink comp="110" pin=5"/></net>

<net id="129"><net_src comp="12" pin="0"/><net_sink comp="110" pin=6"/></net>

<net id="130"><net_src comp="18" pin="0"/><net_sink comp="110" pin=7"/></net>

<net id="131"><net_src comp="20" pin="0"/><net_sink comp="110" pin=8"/></net>

<net id="132"><net_src comp="14" pin="0"/><net_sink comp="110" pin=9"/></net>

<net id="133"><net_src comp="16" pin="0"/><net_sink comp="110" pin=10"/></net>

<net id="134"><net_src comp="54" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="135"><net_src comp="56" pin="0"/><net_sink comp="110" pin=2"/></net>

<net id="136"><net_src comp="58" pin="0"/><net_sink comp="110" pin=3"/></net>

<net id="137"><net_src comp="60" pin="0"/><net_sink comp="110" pin=4"/></net>

<net id="138"><net_src comp="18" pin="0"/><net_sink comp="110" pin=5"/></net>

<net id="139"><net_src comp="20" pin="0"/><net_sink comp="110" pin=6"/></net>

<net id="140"><net_src comp="22" pin="0"/><net_sink comp="110" pin=7"/></net>

<net id="141"><net_src comp="24" pin="0"/><net_sink comp="110" pin=8"/></net>

<net id="142"><net_src comp="62" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="143"><net_src comp="62" pin="0"/><net_sink comp="110" pin=2"/></net>

<net id="144"><net_src comp="60" pin="0"/><net_sink comp="110" pin=3"/></net>

<net id="145"><net_src comp="58" pin="0"/><net_sink comp="110" pin=4"/></net>

<net id="146"><net_src comp="22" pin="0"/><net_sink comp="110" pin=5"/></net>

<net id="147"><net_src comp="24" pin="0"/><net_sink comp="110" pin=6"/></net>

<net id="148"><net_src comp="26" pin="0"/><net_sink comp="110" pin=7"/></net>

<net id="149"><net_src comp="28" pin="0"/><net_sink comp="110" pin=8"/></net>

<net id="150"><net_src comp="56" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="151"><net_src comp="54" pin="0"/><net_sink comp="110" pin=2"/></net>

<net id="152"><net_src comp="52" pin="0"/><net_sink comp="110" pin=3"/></net>

<net id="153"><net_src comp="50" pin="0"/><net_sink comp="110" pin=4"/></net>

<net id="154"><net_src comp="26" pin="0"/><net_sink comp="110" pin=5"/></net>

<net id="155"><net_src comp="28" pin="0"/><net_sink comp="110" pin=6"/></net>

<net id="156"><net_src comp="30" pin="0"/><net_sink comp="110" pin=7"/></net>

<net id="157"><net_src comp="32" pin="0"/><net_sink comp="110" pin=8"/></net>

<net id="167"><net_src comp="64" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="168"><net_src comp="14" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="169"><net_src comp="16" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="170"><net_src comp="30" pin="0"/><net_sink comp="158" pin=3"/></net>

<net id="171"><net_src comp="32" pin="0"/><net_sink comp="158" pin=4"/></net>

<net id="172"><net_src comp="34" pin="0"/><net_sink comp="158" pin=5"/></net>

<net id="173"><net_src comp="36" pin="0"/><net_sink comp="158" pin=6"/></net>

<net id="180"><net_src comp="66" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="2" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="182"><net_src comp="34" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="183"><net_src comp="36" pin="0"/><net_sink comp="174" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_OUT | {16 17 }
	Port: xin_M_real_V | {2 3 }
	Port: xin_M_imag_V | {2 3 }
	Port: data_OUT0_M_real_V | {4 5 }
	Port: data_OUT0_M_imag_V | {4 5 }
	Port: data_OUT1_M_real_V | {6 7 }
	Port: data_OUT1_M_imag_V | {6 7 }
	Port: data_OUT2_M_real_V | {8 9 }
	Port: data_OUT2_M_imag_V | {8 9 }
	Port: data_OUT3_M_real_V | {10 11 }
	Port: data_OUT3_M_imag_V | {10 11 }
	Port: data_OUT4_M_real_V | {12 13 }
	Port: data_OUT4_M_imag_V | {12 13 }
	Port: xout_M_real_V | {14 15 }
	Port: xout_M_imag_V | {14 15 }
 - Input state : 
	Port: FFT : data_IN | {2 3 }
	Port: FFT : xin_M_real_V | {4 5 }
	Port: FFT : xin_M_imag_V | {4 5 }
	Port: FFT : rev_32 | {4 5 }
	Port: FFT : data_OUT0_M_real_V | {6 7 }
	Port: FFT : data_OUT0_M_imag_V | {6 7 }
	Port: FFT : W_M_real_V | {6 7 8 9 10 11 12 13 14 15 }
	Port: FFT : W_M_imag_V | {6 7 8 9 10 11 12 13 14 15 }
	Port: FFT : data_OUT1_M_real_V | {8 9 }
	Port: FFT : data_OUT1_M_imag_V | {8 9 }
	Port: FFT : data_OUT2_M_real_V | {10 11 }
	Port: FFT : data_OUT2_M_imag_V | {10 11 }
	Port: FFT : data_OUT3_M_real_V | {12 13 }
	Port: FFT : data_OUT3_M_imag_V | {12 13 }
	Port: FFT : data_OUT4_M_real_V | {14 15 }
	Port: FFT : data_OUT4_M_imag_V | {14 15 }
	Port: FFT : xout_M_real_V | {16 17 }
	Port: FFT : xout_M_imag_V | {16 17 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------|---------|---------|---------|---------|
| Operation|              Functional Unit              |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------|---------|---------|---------|---------|
|          |   grp_FFT_Pipeline_VITIS_LOOP_58_1_fu_86  |    0    |    0    |    6    |    24   |
|          | grp_FFT_Pipeline_bitreversal_label1_fu_96 |    0    |  4.764  |    86   |    51   |
|   call   |             grp_FFT0_1_fu_110             |    4    |  36.524 |   584   |   605   |
|          |     grp_FFT_Pipeline_FFT_label1_fu_158    |    4    |  22.232 |   352   |   334   |
|          |  grp_FFT_Pipeline_VITIS_LOOP_68_2_fu_174  |    0    |  3.176  |    16   |    42   |
|----------|-------------------------------------------|---------|---------|---------|---------|
|   Total  |                                           |    8    |  66.696 |   1044  |   1056  |
|----------|-------------------------------------------|---------|---------|---------|---------|

Memories:
+------------------+--------+--------+--------+--------+
|                  |  BRAM  |   FF   |   LUT  |  URAM  |
+------------------+--------+--------+--------+--------+
|    W_M_imag_V    |    0   |    9   |    3   |    -   |
|    W_M_real_V    |    0   |   10   |    3   |    -   |
|data_OUT0_M_imag_V|    0   |   32   |    8   |    0   |
|data_OUT0_M_real_V|    0   |   32   |    8   |    0   |
|data_OUT1_M_imag_V|    0   |   32   |    8   |    0   |
|data_OUT1_M_real_V|    0   |   32   |    8   |    0   |
|data_OUT2_M_imag_V|    0   |   32   |    8   |    0   |
|data_OUT2_M_real_V|    0   |   32   |    8   |    0   |
|data_OUT3_M_imag_V|    0   |   32   |    8   |    0   |
|data_OUT3_M_real_V|    0   |   32   |    8   |    0   |
|data_OUT4_M_imag_V|    0   |   32   |    8   |    0   |
|data_OUT4_M_real_V|    0   |   32   |    8   |    0   |
|      rev_32      |    0   |    5   |    3   |    -   |
|   xin_M_imag_V   |    0   |   32   |    8   |    0   |
|   xin_M_real_V   |    0   |   32   |    8   |    0   |
|   xout_M_imag_V  |    0   |   32   |    8   |    0   |
|   xout_M_real_V  |    0   |   32   |    8   |    0   |
+------------------+--------+--------+--------+--------+
|       Total      |    0   |   472  |   121  |    0   |
+------------------+--------+--------+--------+--------+

* Register list:
N/A

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_FFT0_1_fu_110 |  p1  |   4  |   4  |   16   ||    9    |
| grp_FFT0_1_fu_110 |  p2  |   4  |   4  |   16   ||    9    |
| grp_FFT0_1_fu_110 |  p3  |   4  |   3  |   12   ||    9    |
| grp_FFT0_1_fu_110 |  p4  |   4  |   3  |   12   ||    9    |
| grp_FFT0_1_fu_110 |  p5  |   4  |  16  |   64   ||    20   |
| grp_FFT0_1_fu_110 |  p6  |   4  |  16  |   64   ||    20   |
| grp_FFT0_1_fu_110 |  p7  |   4  |  16  |   64   ||    20   |
| grp_FFT0_1_fu_110 |  p8  |   4  |  16  |   64   ||    20   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   312  || 14.6128 ||   116   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    8   |   66   |  1044  |  1056  |    -   |
|   Memory  |    0   |    -   |    -   |   472  |   121  |    0   |
|Multiplexer|    -   |    -   |   14   |    -   |   116  |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |    8   |   81   |  1516  |  1293  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
