==28475== Cachegrind, a cache and branch-prediction profiler
==28475== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==28475== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==28475== Command: ./mser .
==28475== 
--28475-- warning: L3 cache found, using its data for the LL simulation.
--28475-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--28475-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.031250
==28475== 
==28475== Process terminating with default action of signal 15 (SIGTERM)
==28475==    at 0x10CB1A: mser (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==28475==    by 0x108B07: main (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==28475== 
==28475== I   refs:      1,789,017,661
==28475== I1  misses:            1,206
==28475== LLi misses:            1,202
==28475== I1  miss rate:          0.00%
==28475== LLi miss rate:          0.00%
==28475== 
==28475== D   refs:        751,183,660  (508,701,627 rd   + 242,482,033 wr)
==28475== D1  misses:        1,663,146  (    491,590 rd   +   1,171,556 wr)
==28475== LLd misses:        1,590,835  (    432,180 rd   +   1,158,655 wr)
==28475== D1  miss rate:           0.2% (        0.1%     +         0.5%  )
==28475== LLd miss rate:           0.2% (        0.1%     +         0.5%  )
==28475== 
==28475== LL refs:           1,664,352  (    492,796 rd   +   1,171,556 wr)
==28475== LL misses:         1,592,037  (    433,382 rd   +   1,158,655 wr)
==28475== LL miss rate:            0.1% (        0.0%     +         0.5%  )
