// Seed: 451424444
`define pp_4 0
`define pp_5 0
`define pp_6 0
`define pp_7 0
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout id_4;
  input id_3;
  output id_2;
  input id_1;
  assign id_4 = id_1;
  type_10(
      1, id_2
  );
  assign id_4 = 1 - id_1;
  reg   id_4;
  logic id_5;
  assign id_4 = 1;
  logic id_6;
  wire  id_7 = id_7;
  logic id_8;
  reg   id_9 = 1;
  assign id_7[(1)] = 1;
  always #1 begin
    id_9 <= id_4;
  end
endmodule
