module top
#(parameter param169 = (^((({(8'hb5)} + (!(8'hbd))) >= (~&{(8'hba)})) >> ((((8'ha0) != (8'h9f)) ? ((8'hbf) <= (7'h42)) : ((7'h42) < (8'hb5))) ? {(~^(8'hbb)), (^~(8'hac))} : ({(8'hb4)} ? ((8'hbf) | (8'haf)) : ((8'h9e) >>> (8'hb1)))))), 
parameter param170 = param169)
(y, clk, wire0, wire1, wire2, wire3);
  output wire [(32'h306):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(5'h13):(1'h0)] wire0;
  input wire [(5'h14):(1'h0)] wire1;
  input wire [(5'h13):(1'h0)] wire2;
  input wire [(5'h13):(1'h0)] wire3;
  wire [(5'h15):(1'h0)] wire168;
  wire signed [(5'h12):(1'h0)] wire167;
  wire signed [(5'h11):(1'h0)] wire166;
  wire signed [(4'hd):(1'h0)] wire165;
  wire [(5'h13):(1'h0)] wire164;
  wire [(2'h2):(1'h0)] wire163;
  wire [(4'ha):(1'h0)] wire158;
  wire [(4'hc):(1'h0)] wire146;
  wire [(2'h3):(1'h0)] wire145;
  wire signed [(5'h10):(1'h0)] wire144;
  wire [(5'h14):(1'h0)] wire125;
  wire signed [(4'h9):(1'h0)] wire123;
  wire [(2'h3):(1'h0)] wire80;
  wire [(5'h13):(1'h0)] wire59;
  wire [(4'hf):(1'h0)] wire4;
  wire [(5'h15):(1'h0)] wire57;
  wire [(2'h2):(1'h0)] wire160;
  wire [(5'h10):(1'h0)] wire161;
  reg signed [(5'h12):(1'h0)] reg143 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg142 = (1'h0);
  reg [(4'hb):(1'h0)] reg141 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg140 = (1'h0);
  reg [(3'h5):(1'h0)] reg139 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg138 = (1'h0);
  reg [(2'h3):(1'h0)] reg137 = (1'h0);
  reg [(4'hf):(1'h0)] reg136 = (1'h0);
  reg [(4'hc):(1'h0)] reg135 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg134 = (1'h0);
  reg signed [(4'he):(1'h0)] reg133 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg132 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg131 = (1'h0);
  reg [(5'h12):(1'h0)] reg130 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg129 = (1'h0);
  reg [(3'h6):(1'h0)] reg128 = (1'h0);
  reg [(4'h8):(1'h0)] reg127 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg126 = (1'h0);
  reg [(2'h2):(1'h0)] reg88 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg87 = (1'h0);
  reg [(3'h5):(1'h0)] reg86 = (1'h0);
  reg signed [(4'he):(1'h0)] reg85 = (1'h0);
  reg [(4'hb):(1'h0)] reg84 = (1'h0);
  reg [(4'hf):(1'h0)] reg83 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg82 = (1'h0);
  reg [(5'h12):(1'h0)] reg81 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg79 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg78 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg77 = (1'h0);
  reg [(5'h11):(1'h0)] reg76 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg75 = (1'h0);
  reg [(3'h5):(1'h0)] reg74 = (1'h0);
  reg [(4'h8):(1'h0)] reg73 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg72 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg71 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg70 = (1'h0);
  reg [(4'he):(1'h0)] reg69 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg68 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg67 = (1'h0);
  reg [(5'h10):(1'h0)] reg66 = (1'h0);
  reg [(4'hd):(1'h0)] reg65 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg64 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg63 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg62 = (1'h0);
  reg [(4'h8):(1'h0)] reg61 = (1'h0);
  reg [(3'h4):(1'h0)] reg60 = (1'h0);
  assign y = {wire168,
                 wire167,
                 wire166,
                 wire165,
                 wire164,
                 wire163,
                 wire158,
                 wire146,
                 wire145,
                 wire144,
                 wire125,
                 wire123,
                 wire80,
                 wire59,
                 wire4,
                 wire57,
                 wire160,
                 wire161,
                 reg143,
                 reg142,
                 reg141,
                 reg140,
                 reg139,
                 reg138,
                 reg137,
                 reg136,
                 reg135,
                 reg134,
                 reg133,
                 reg132,
                 reg131,
                 reg130,
                 reg129,
                 reg128,
                 reg127,
                 reg126,
                 reg88,
                 reg87,
                 reg86,
                 reg85,
                 reg84,
                 reg83,
                 reg82,
                 reg81,
                 reg79,
                 reg78,
                 reg77,
                 reg76,
                 reg75,
                 reg74,
                 reg73,
                 reg72,
                 reg71,
                 reg70,
                 reg69,
                 reg68,
                 reg67,
                 reg66,
                 reg65,
                 reg64,
                 reg63,
                 reg62,
                 reg61,
                 reg60,
                 (1'h0)};
  assign wire4 = wire2;
  module5 #() modinst58 (.wire10(wire4), .clk(clk), .wire7(wire0), .y(wire57), .wire8(wire2), .wire6(wire3), .wire9(wire1));
  assign wire59 = (((&(^~(wire1 ? wire0 : (8'hbd)))) ?
                      (&(^(~|(7'h44)))) : ($signed((wire4 <= wire4)) ?
                          $signed((-(8'hac))) : wire4)) > wire0);
  always
    @(posedge clk) begin
      reg60 <= wire4;
      if (wire3)
        begin
          if ($unsigned(($signed(wire59) || {(~&$signed(wire2)),
              $signed($unsigned(wire0))})))
            begin
              reg61 <= wire57;
              reg62 <= wire3[(4'ha):(1'h1)];
              reg63 <= wire57;
              reg64 <= {$signed((-(((8'hbb) >>> wire57) ?
                      (reg62 ? wire0 : wire3) : (8'h9c)))),
                  ((8'ha1) && {$signed(wire57), reg60[(1'h1):(1'h0)]})};
              reg65 <= reg63;
            end
          else
            begin
              reg61 <= ((reg61[(3'h6):(2'h3)] ?
                      wire57 : (!$signed((~^wire2)))) ?
                  wire59[(1'h0):(1'h0)] : (wire59 ?
                      (~$unsigned(reg60)) : reg65));
              reg62 <= reg61[(3'h6):(3'h5)];
              reg63 <= (reg61 >>> wire57[(5'h10):(1'h0)]);
              reg64 <= (~reg61[(1'h0):(1'h0)]);
              reg65 <= $unsigned((({reg61[(4'h8):(3'h7)]} - (reg60[(2'h3):(2'h2)] ?
                  reg61 : (~reg64))) + {wire1[(3'h7):(2'h2)],
                  ((wire0 == reg61) || (wire2 || (8'haa)))}));
            end
          reg66 <= wire1[(4'h9):(3'h4)];
          reg67 <= $unsigned($unsigned($unsigned($signed($unsigned((8'hac))))));
        end
      else
        begin
          reg61 <= (({(8'hb6)} ?
                  ($signed((|reg62)) >= wire0[(3'h5):(2'h2)]) : (wire57 ?
                      $signed($unsigned(wire57)) : $unsigned($signed(wire3)))) ?
              $signed((((reg61 + reg65) * {(8'hb3),
                  wire3}) >> $unsigned(wire57))) : {(8'h9e), reg61});
          reg62 <= $unsigned($unsigned((((&reg63) >>> wire2) + $unsigned((reg64 & reg65)))));
          reg63 <= wire1;
          if ($signed((~|wire57)))
            begin
              reg64 <= reg65[(2'h2):(2'h2)];
              reg65 <= $signed((8'hac));
              reg66 <= $unsigned($signed((&wire0)));
              reg67 <= (+((({(8'ha1)} >>> reg63[(5'h13):(3'h4)]) ?
                      (!{wire3}) : ($signed(reg66) ?
                          reg66 : reg64[(2'h3):(2'h3)])) ?
                  ($signed((reg64 - reg67)) && $signed($signed(reg61))) : $signed(($unsigned(wire4) >= wire0))));
              reg68 <= $unsigned(({reg63} >= reg67[(3'h6):(2'h2)]));
            end
          else
            begin
              reg64 <= $unsigned(reg60[(1'h0):(1'h0)]);
              reg65 <= wire1[(5'h10):(5'h10)];
            end
          reg69 <= reg60[(2'h2):(1'h0)];
        end
      if ({(reg60 == reg65[(4'hc):(2'h2)]),
          $signed((~&{(wire1 ? reg69 : reg63), reg66[(3'h7):(1'h0)]}))})
        begin
          reg70 <= ($unsigned(((((8'ha4) ? wire2 : reg61) ?
                  {wire1, reg61} : (8'hb2)) ?
              (reg67[(2'h2):(1'h1)] ?
                  (reg68 ? (8'hb0) : (8'ha9)) : (~wire3)) : ((reg68 ?
                      reg68 : reg63) ?
                  (8'hb7) : $unsigned(reg67)))) + reg62[(1'h1):(1'h0)]);
          reg71 <= {((wire3 ^ reg60[(3'h4):(2'h2)]) <<< ($signed(reg68[(1'h1):(1'h0)]) ^~ reg62))};
        end
      else
        begin
          if ((8'hb1))
            begin
              reg70 <= $signed((-($signed((~|(8'hb2))) ?
                  wire4 : {$signed(wire57)})));
            end
          else
            begin
              reg70 <= ($signed((7'h42)) && $unsigned(((~^{(8'hbb)}) ?
                  reg62[(4'h8):(3'h5)] : (reg63 ~^ (-reg68)))));
              reg71 <= $signed(reg60[(1'h0):(1'h0)]);
              reg72 <= reg66[(1'h1):(1'h0)];
              reg73 <= ((~$unsigned($signed(reg71[(2'h2):(2'h2)]))) ?
                  $signed(reg61) : $signed(($unsigned($signed(reg60)) || $unsigned(reg63[(3'h6):(3'h4)]))));
              reg74 <= $signed($signed((!(|reg68[(3'h7):(2'h2)]))));
            end
          reg75 <= $signed(({reg74, (8'ha7)} ?
              wire0[(5'h13):(4'ha)] : ($unsigned(reg60) & $signed((^~reg68)))));
          reg76 <= (($unsigned($signed((wire0 ? reg64 : reg65))) ?
                  wire0[(4'h9):(3'h7)] : (~|((reg68 ~^ reg74) ?
                      reg62 : (reg75 ? reg60 : reg69)))) ?
              (wire0[(3'h6):(1'h0)] ?
                  $unsigned((~|$signed(wire3))) : (!reg63)) : $unsigned($signed(((7'h41) && {reg65,
                  reg67}))));
          reg77 <= ((reg73 ?
              $signed(((!reg73) != $unsigned(wire0))) : $unsigned(wire3)) > (~(((reg73 ?
                  (8'hac) : wire0) > (wire0 <<< wire59)) ?
              $unsigned({wire1}) : reg66)));
          reg78 <= (^~({wire0, reg76} > (reg68 & reg71)));
        end
      reg79 <= $signed($unsigned(($unsigned(reg62) ?
          $signed($unsigned(reg65)) : ((~^reg68) ?
              ((8'ha3) ^ reg61) : (~|(8'ha2))))));
    end
  assign wire80 = $unsigned((&{$signed(wire3), reg71}));
  always
    @(posedge clk) begin
      reg81 <= $unsigned(reg71[(3'h5):(3'h4)]);
      if (reg62)
        begin
          reg82 <= $unsigned(($unsigned($signed({reg67,
              reg69})) >>> $unsigned(({wire4, reg76} * $unsigned(reg64)))));
        end
      else
        begin
          if ($unsigned(wire3))
            begin
              reg82 <= ($signed($signed(((wire3 - reg60) || reg79))) ~^ (^~({(~reg74),
                      (reg66 * reg60)} ?
                  $signed((8'ha7)) : {(wire80 ? wire4 : wire3)})));
            end
          else
            begin
              reg82 <= (((~&wire2[(4'ha):(3'h4)]) ?
                  reg62 : $unsigned(reg68[(4'hc):(4'hc)])) >> (reg82 ~^ reg82[(1'h1):(1'h0)]));
            end
          if ((|(!{(~^((8'haa) ? (8'ha8) : reg76)), wire57[(2'h3):(1'h0)]})))
            begin
              reg83 <= ($unsigned((&$unsigned($signed(reg82)))) ?
                  ($unsigned((^(^~(8'hbb)))) >= {{(~|wire3)},
                      (reg77 > {reg77, reg75})}) : $unsigned(({$unsigned(reg65),
                          reg79} ?
                      ($unsigned(reg81) + (reg82 ?
                          wire3 : wire2)) : wire1[(5'h10):(3'h7)])));
              reg84 <= wire3;
              reg85 <= $signed($signed(reg68));
              reg86 <= $unsigned(((+reg66[(4'h8):(2'h2)]) - (8'h9e)));
            end
          else
            begin
              reg83 <= ({{(!reg65[(4'hd):(2'h2)])}} ?
                  (^$signed(((wire80 - reg60) | (reg65 ~^ (8'ha8))))) : $unsigned($unsigned(((~|reg72) <<< (^(8'ha7))))));
              reg84 <= {reg73, wire4[(1'h0):(1'h0)]};
            end
          reg87 <= $unsigned(reg62);
          reg88 <= $unsigned({(~|$unsigned((~^reg72))), wire59});
        end
    end
  module89 #() modinst124 (wire123, clk, reg69, reg62, reg79, reg67);
  assign wire125 = wire59;
  always
    @(posedge clk) begin
      if ((reg85[(2'h3):(2'h2)] ?
          $unsigned((((reg66 && reg69) <= $unsigned(reg78)) != (8'hb9))) : wire1))
        begin
          reg126 <= $signed($signed(($signed($signed(reg65)) ?
              ((reg60 + wire80) << (reg63 ? reg83 : reg84)) : (8'hb5))));
          if ({(wire123 && $signed($signed(reg126)))})
            begin
              reg127 <= reg82;
              reg128 <= $unsigned((^~$signed(wire80)));
            end
          else
            begin
              reg127 <= $unsigned(($signed((~reg79)) & ((8'h9f) ?
                  reg83 : (~^(&(7'h44))))));
              reg128 <= {$unsigned((reg71[(2'h2):(2'h2)] == reg88))};
              reg129 <= (wire80 ?
                  (reg87 ?
                      ($signed($signed(reg75)) >> $unsigned($unsigned(reg82))) : {{reg85[(4'hb):(4'h8)]}}) : reg76);
            end
          if (reg88[(1'h1):(1'h1)])
            begin
              reg130 <= $unsigned(reg84);
              reg131 <= wire123[(1'h1):(1'h1)];
              reg132 <= ((($unsigned($unsigned(reg75)) < (~(wire3 ?
                      reg74 : reg68))) <<< (&reg87[(4'hb):(4'ha)])) ?
                  reg84 : ((7'h43) >= (reg83 | reg77[(3'h7):(3'h6)])));
              reg133 <= reg79[(3'h7):(3'h7)];
            end
          else
            begin
              reg130 <= ((^~reg63) ~^ (reg71[(2'h3):(1'h1)] ^ reg77));
              reg131 <= {(8'hb7)};
            end
        end
      else
        begin
          reg126 <= $unsigned({$unsigned($unsigned($unsigned(reg64))),
              (((reg83 <= (8'hb2)) ?
                  wire57[(5'h11):(4'ha)] : $unsigned(wire2)) == $signed($unsigned(wire4)))});
          reg127 <= reg65[(3'h6):(1'h0)];
        end
      if ($unsigned($signed((reg74[(1'h0):(1'h0)] <<< reg70[(1'h1):(1'h1)]))))
        begin
          reg134 <= {$signed($unsigned({(~|wire2), $unsigned(wire4)})),
              $signed($signed((&(|wire0))))};
        end
      else
        begin
          if (((8'hba) ? reg131 : reg64[(4'hb):(1'h1)]))
            begin
              reg134 <= $unsigned($unsigned((^$unsigned((wire125 << reg68)))));
              reg135 <= {reg62[(4'ha):(3'h4)]};
            end
          else
            begin
              reg134 <= (+({reg62} ?
                  (((reg130 ? (8'hac) : reg67) && ((8'hac) ? wire2 : reg81)) ?
                      (reg68[(1'h0):(1'h0)] && reg83[(3'h7):(3'h5)]) : $unsigned(((8'hbb) ?
                          (7'h44) : reg82))) : (reg68[(5'h10):(4'hd)] ?
                      $unsigned(reg132) : {$unsigned(reg65), reg134})));
              reg135 <= $unsigned((~&$signed({reg134})));
              reg136 <= (8'ha7);
              reg137 <= ($unsigned($signed((|(reg66 <<< reg131)))) ?
                  reg76 : $signed((^(((8'had) ^ wire57) ?
                      (wire123 ? reg86 : reg61) : {reg66}))));
            end
          reg138 <= wire2[(5'h11):(4'hb)];
          if ($signed(reg67))
            begin
              reg139 <= reg65[(4'ha):(4'h8)];
              reg140 <= reg82[(4'h8):(2'h3)];
              reg141 <= (-reg70);
              reg142 <= $unsigned({$unsigned($unsigned(reg87)),
                  $unsigned(((reg82 == reg64) ? wire59 : (reg68 - reg69)))});
            end
          else
            begin
              reg139 <= (-reg68);
              reg140 <= (~|(~^(^~((8'hac) >= (reg67 - reg131)))));
            end
        end
      reg143 <= ((8'h9c) <<< reg62);
    end
  assign wire144 = ((reg61[(1'h1):(1'h1)] || (~^wire123[(3'h7):(3'h7)])) ?
                       (wire3[(1'h0):(1'h0)] & wire123) : (~{($signed(reg139) >= (reg131 && (8'hb8))),
                           reg85[(4'hb):(4'h8)]}));
  assign wire145 = (reg84 ?
                       {{(~(reg129 <<< reg128)),
                               (((7'h43) ? reg68 : reg133) >> (~^reg65))},
                           wire123} : reg60);
  assign wire146 = $signed((&$unsigned(reg135[(4'hb):(3'h6)])));
  module147 #() modinst159 (wire158, clk, reg76, reg78, reg131, wire123);
  assign wire160 = reg130[(4'hf):(4'hc)];
  module147 #() modinst162 (wire161, clk, wire2, reg132, reg136, reg71);
  assign wire163 = reg138[(4'h8):(4'h8)];
  assign wire164 = (-(~(8'ha2)));
  assign wire165 = (((($unsigned(reg129) ~^ (reg67 + reg126)) ?
                               ({reg135,
                                   reg69} >> wire4) : ((wire1 == reg142) & (~^reg78))) ?
                           (-$unsigned(wire161[(5'h10):(3'h6)])) : $signed($signed((|reg82)))) ?
                       {(+$signed((^~reg83)))} : (~$signed(wire161)));
  assign wire166 = ((&$unsigned($signed(((8'ha3) ?
                       wire3 : reg74)))) * $signed(reg74));
  assign wire167 = $signed((8'hab));
  assign wire168 = $unsigned($signed((~|($unsigned(reg69) - (^reg63)))));
endmodule

module module147  (y, clk, wire151, wire150, wire149, wire148);
  output wire [(32'h42):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(5'h11):(1'h0)] wire151;
  input wire signed [(4'h9):(1'h0)] wire150;
  input wire [(4'ha):(1'h0)] wire149;
  input wire signed [(3'h7):(1'h0)] wire148;
  wire signed [(4'hb):(1'h0)] wire157;
  wire [(2'h3):(1'h0)] wire156;
  wire signed [(4'hd):(1'h0)] wire155;
  wire signed [(4'hf):(1'h0)] wire152;
  reg signed [(2'h3):(1'h0)] reg154 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg153 = (1'h0);
  assign y = {wire157, wire156, wire155, wire152, reg154, reg153, (1'h0)};
  assign wire152 = $unsigned(({($signed(wire148) ?
                           {wire148,
                               wire150} : wire148)} < $signed((&wire151))));
  always
    @(posedge clk) begin
      reg153 <= ((~|(|$unsigned(wire150))) <<< ({{wire152[(4'hb):(3'h5)]}} ?
          (((wire151 >> wire149) ? (!wire151) : $signed(wire149)) ?
              ((wire148 ?
                  wire152 : wire150) == (wire152 != (7'h40))) : $signed((wire152 ?
                  wire149 : wire152))) : (wire151[(4'h8):(2'h3)] ?
              wire148[(3'h4):(1'h1)] : {$signed(wire148)})));
      reg154 <= $unsigned($unsigned($unsigned($signed((wire148 ?
          (8'h9c) : wire148)))));
    end
  assign wire155 = $signed(wire150);
  assign wire156 = reg153[(4'hb):(2'h3)];
  assign wire157 = (~(&wire156));
endmodule

module module89
#(parameter param121 = {(({((8'hb7) ? (7'h41) : (8'hb2)), (^(8'ha3))} & {(~^(7'h41)), ((8'hb6) ? (7'h42) : (8'hb7))}) ? ((8'hb7) ? (~|((8'haf) >> (8'hb6))) : (^((8'hb6) >= (8'haf)))) : (((8'hbf) >>> ((8'hb7) || (8'hb9))) ? ((!(8'ha0)) - (+(8'ha5))) : {{(8'hb2), (8'hb0)}})), {(|(((8'hb9) ? (8'hbf) : (8'haf)) == ((8'ha4) ? (8'h9e) : (7'h44))))}}, 
parameter param122 = ((~&((param121 != {(8'haf)}) ? (-{param121, param121}) : param121)) ? param121 : ((~((~^param121) - ((8'ha9) - param121))) <= ((-(^~param121)) < (&(param121 ? param121 : param121))))))
(y, clk, wire93, wire92, wire91, wire90);
  output wire [(32'h54):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'he):(1'h0)] wire93;
  input wire signed [(3'h6):(1'h0)] wire92;
  input wire signed [(3'h7):(1'h0)] wire91;
  input wire signed [(4'hf):(1'h0)] wire90;
  wire [(5'h10):(1'h0)] wire119;
  wire signed [(4'hb):(1'h0)] wire97;
  wire [(5'h10):(1'h0)] wire96;
  wire [(5'h14):(1'h0)] wire95;
  reg signed [(5'h14):(1'h0)] reg94 = (1'h0);
  assign y = {wire119, wire97, wire96, wire95, reg94, (1'h0)};
  always
    @(posedge clk) begin
      reg94 <= wire93[(4'h8):(1'h1)];
    end
  assign wire95 = ($unsigned((($signed(wire91) ?
                      {wire93, wire92} : wire91) * (~{wire93}))) ^ wire90);
  assign wire96 = {wire95[(1'h1):(1'h0)]};
  assign wire97 = (!(&wire95[(1'h1):(1'h1)]));
  module98 #() modinst120 (.y(wire119), .wire101(wire93), .wire102(wire90), .wire100(wire95), .wire99(wire96), .clk(clk));
endmodule

module module5
#(parameter param55 = ((+((((8'hb1) ? (8'hae) : (8'hbf)) || ((8'haf) ? (8'hb8) : (8'hac))) ? (((8'h9c) ? (8'hab) : (8'hb8)) ? (!(8'ha0)) : (^~(8'hb3))) : ((~|(8'hb1)) != (~|(8'hbb))))) ? (!{(8'hb1)}) : ({(((8'ha6) ? (7'h40) : (8'ha7)) ? (^~(8'h9c)) : (~^(8'hb7)))} ? (^~(!((7'h44) ? (8'hbc) : (8'had)))) : ((((8'ha8) ? (7'h41) : (8'h9c)) >= {(8'hb0), (8'haf)}) ^ {((8'hb5) ^ (7'h40)), (8'hab)}))), 
parameter param56 = param55)
(y, clk, wire6, wire7, wire8, wire9, wire10);
  output wire [(32'hdd):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(5'h13):(1'h0)] wire6;
  input wire [(4'hb):(1'h0)] wire7;
  input wire signed [(5'h13):(1'h0)] wire8;
  input wire signed [(4'h9):(1'h0)] wire9;
  input wire signed [(4'ha):(1'h0)] wire10;
  wire signed [(5'h12):(1'h0)] wire54;
  wire signed [(4'h8):(1'h0)] wire11;
  wire signed [(4'hf):(1'h0)] wire12;
  wire [(5'h11):(1'h0)] wire13;
  wire [(4'h8):(1'h0)] wire14;
  wire signed [(5'h12):(1'h0)] wire15;
  wire signed [(2'h2):(1'h0)] wire16;
  wire [(5'h10):(1'h0)] wire17;
  wire signed [(3'h7):(1'h0)] wire18;
  wire signed [(5'h12):(1'h0)] wire19;
  wire signed [(3'h6):(1'h0)] wire20;
  wire signed [(5'h12):(1'h0)] wire21;
  wire [(5'h11):(1'h0)] wire22;
  wire [(4'hb):(1'h0)] wire24;
  wire signed [(4'hf):(1'h0)] wire25;
  wire [(5'h12):(1'h0)] wire52;
  reg signed [(4'h8):(1'h0)] reg23 = (1'h0);
  assign y = {wire54,
                 wire11,
                 wire12,
                 wire13,
                 wire14,
                 wire15,
                 wire16,
                 wire17,
                 wire18,
                 wire19,
                 wire20,
                 wire21,
                 wire22,
                 wire24,
                 wire25,
                 wire52,
                 reg23,
                 (1'h0)};
  assign wire11 = (+((wire9 ^ $signed($signed(wire6))) ?
                      wire9 : $signed($unsigned(wire7[(4'h8):(2'h2)]))));
  assign wire12 = $unsigned(wire11[(3'h6):(3'h6)]);
  assign wire13 = $signed((-(^~wire11)));
  assign wire14 = wire13[(2'h2):(2'h2)];
  assign wire15 = (((((!(8'hb6)) | $unsigned(wire14)) & $unsigned($unsigned(wire8))) >> (wire8 & $signed({wire8,
                      wire8}))) >>> $unsigned(wire9));
  assign wire16 = wire14;
  assign wire17 = wire13[(4'h8):(3'h5)];
  assign wire18 = $signed($signed((|((wire17 ? wire16 : wire11) ?
                      (wire7 << (8'ha0)) : {wire6}))));
  assign wire19 = (+$signed($unsigned((~$unsigned(wire17)))));
  assign wire20 = (wire11 || wire8);
  assign wire21 = ((8'hab) ?
                      {wire15[(5'h10):(3'h6)]} : {wire16[(1'h1):(1'h1)]});
  assign wire22 = $unsigned(wire8[(4'h8):(3'h4)]);
  always
    @(posedge clk) begin
      reg23 <= $unsigned(wire19);
    end
  assign wire24 = (!(~&wire16));
  assign wire25 = (&$signed((&wire18)));
  module26 #() modinst53 (.wire28(wire8), .wire27(wire17), .clk(clk), .wire30(wire15), .wire29(wire25), .wire31(wire22), .y(wire52));
  assign wire54 = (({(8'hb7)} ?
                      wire21 : wire52[(4'hd):(1'h1)]) <= $unsigned(wire25));
endmodule

module module26  (y, clk, wire31, wire30, wire29, wire28, wire27);
  output wire [(32'hce):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'h9):(1'h0)] wire31;
  input wire [(4'h8):(1'h0)] wire30;
  input wire [(4'hf):(1'h0)] wire29;
  input wire signed [(5'h13):(1'h0)] wire28;
  input wire [(4'he):(1'h0)] wire27;
  wire [(2'h3):(1'h0)] wire51;
  wire [(4'h9):(1'h0)] wire50;
  wire [(3'h7):(1'h0)] wire49;
  wire [(5'h15):(1'h0)] wire48;
  wire signed [(4'hc):(1'h0)] wire47;
  wire signed [(3'h4):(1'h0)] wire46;
  wire [(5'h13):(1'h0)] wire45;
  wire [(4'hb):(1'h0)] wire43;
  wire [(3'h7):(1'h0)] wire42;
  wire signed [(4'hb):(1'h0)] wire40;
  wire [(3'h4):(1'h0)] wire39;
  wire [(3'h5):(1'h0)] wire38;
  wire signed [(4'hb):(1'h0)] wire37;
  wire [(5'h13):(1'h0)] wire33;
  wire signed [(3'h6):(1'h0)] wire32;
  reg signed [(5'h15):(1'h0)] reg44 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg41 = (1'h0);
  reg [(5'h10):(1'h0)] reg36 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg35 = (1'h0);
  reg [(3'h7):(1'h0)] reg34 = (1'h0);
  assign y = {wire51,
                 wire50,
                 wire49,
                 wire48,
                 wire47,
                 wire46,
                 wire45,
                 wire43,
                 wire42,
                 wire40,
                 wire39,
                 wire38,
                 wire37,
                 wire33,
                 wire32,
                 reg44,
                 reg41,
                 reg36,
                 reg35,
                 reg34,
                 (1'h0)};
  assign wire32 = $unsigned(wire31);
  assign wire33 = (($signed(wire29[(4'hc):(1'h1)]) > $signed(wire31[(1'h1):(1'h1)])) ^ $signed((wire31 - $unsigned((wire27 ?
                      (7'h44) : wire31)))));
  always
    @(posedge clk) begin
      reg34 <= ($signed(wire31) > ($unsigned(wire27) < $signed(($signed((8'had)) >> wire32))));
      reg35 <= (^~((+(|$signed(wire32))) >> wire31));
      reg36 <= ($unsigned(wire27) & $signed(wire30[(3'h4):(3'h4)]));
    end
  assign wire37 = (~&wire32[(1'h1):(1'h0)]);
  assign wire38 = (-{(wire30[(3'h6):(2'h2)] ?
                          wire28[(2'h3):(1'h0)] : (&$unsigned((8'ha9)))),
                      wire32[(2'h2):(2'h2)]});
  assign wire39 = $unsigned($signed(($unsigned(((8'had) == (8'hbf))) && {$signed(wire38),
                      reg35[(2'h3):(2'h3)]})));
  assign wire40 = ((-$signed(((wire29 ? (8'ha9) : wire39) >= wire38))) ?
                      (^~(wire37[(4'h8):(3'h6)] >>> ({wire28,
                          reg34} - {wire33}))) : ($signed(wire30) <= $unsigned((+{wire30,
                          wire31}))));
  always
    @(posedge clk) begin
      reg41 <= (wire40 ?
          {$unsigned(((^wire32) ?
                  (wire40 >> (8'ha7)) : reg36[(3'h7):(2'h3)]))} : ($unsigned(reg36[(2'h2):(1'h0)]) ?
              wire31 : $unsigned({reg36[(3'h6):(3'h4)]})));
    end
  assign wire42 = $signed(reg35[(1'h1):(1'h1)]);
  assign wire43 = wire30[(2'h3):(1'h0)];
  always
    @(posedge clk) begin
      reg44 <= (|(-$signed(wire29)));
    end
  assign wire45 = (wire42 ? wire29 : $signed(wire31[(1'h1):(1'h0)]));
  assign wire46 = (wire27[(4'h8):(2'h2)] ?
                      (|($signed($unsigned((8'hbf))) && $unsigned(wire40[(1'h0):(1'h0)]))) : (reg34[(1'h0):(1'h0)] != {reg36,
                          ({(8'ha9), (8'ha9)} < $signed(wire37))}));
  assign wire47 = (8'h9f);
  assign wire48 = (wire46 <<< wire43);
  assign wire49 = wire46[(3'h4):(2'h2)];
  assign wire50 = ($signed(wire46) ~^ $unsigned($unsigned($unsigned(wire30))));
  assign wire51 = ((~&$unsigned(wire31)) ?
                      (8'h9c) : (wire40[(4'h9):(3'h4)] < ($unsigned((^~wire37)) ?
                          (8'ha7) : $signed((wire43 ? wire42 : wire50)))));
endmodule

module module98  (y, clk, wire102, wire101, wire100, wire99);
  output wire [(32'hc8):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'hb):(1'h0)] wire102;
  input wire signed [(3'h7):(1'h0)] wire101;
  input wire signed [(5'h14):(1'h0)] wire100;
  input wire signed [(4'hd):(1'h0)] wire99;
  wire [(4'ha):(1'h0)] wire118;
  wire [(5'h14):(1'h0)] wire117;
  wire signed [(4'h9):(1'h0)] wire116;
  wire [(4'ha):(1'h0)] wire112;
  wire signed [(4'ha):(1'h0)] wire104;
  wire [(4'hc):(1'h0)] wire103;
  reg [(5'h15):(1'h0)] reg115 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg114 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg113 = (1'h0);
  reg [(4'he):(1'h0)] reg111 = (1'h0);
  reg [(3'h5):(1'h0)] reg110 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg109 = (1'h0);
  reg [(5'h13):(1'h0)] reg108 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg107 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg106 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg105 = (1'h0);
  assign y = {wire118,
                 wire117,
                 wire116,
                 wire112,
                 wire104,
                 wire103,
                 reg115,
                 reg114,
                 reg113,
                 reg111,
                 reg110,
                 reg109,
                 reg108,
                 reg107,
                 reg106,
                 reg105,
                 (1'h0)};
  assign wire103 = (^wire99[(4'h9):(2'h2)]);
  assign wire104 = {(|$signed(wire102[(3'h6):(3'h5)]))};
  always
    @(posedge clk) begin
      if ((((|{wire104[(3'h6):(2'h3)]}) ?
              ((~&$signed((8'hb0))) ?
                  $signed(wire102) : ({wire103, wire104} ?
                      $unsigned(wire100) : ((8'hbd) ?
                          wire103 : wire102))) : wire104) ?
          $unsigned((((^~wire104) ?
              (wire100 ?
                  wire101 : wire102) : $unsigned(wire99)) > {wire104})) : wire99[(1'h0):(1'h0)]))
        begin
          reg105 <= wire100[(4'h9):(1'h1)];
          reg106 <= (((($unsigned((8'hb3)) ?
                      (~&wire103) : wire100[(3'h7):(2'h3)]) ?
                  $unsigned($unsigned(wire99)) : wire103[(4'hb):(3'h7)]) ?
              $signed($signed((-wire104))) : (((wire99 ? (8'hae) : wire103) ?
                      (reg105 ? wire103 : wire100) : $signed(reg105)) ?
                  $signed($unsigned(wire99)) : {(+wire102)})) <= {wire101});
          reg107 <= wire102[(4'h8):(4'h8)];
          if (wire104)
            begin
              reg108 <= (^~wire103);
              reg109 <= wire99;
            end
          else
            begin
              reg108 <= wire102[(3'h7):(3'h7)];
              reg109 <= $unsigned(((8'hbc) && $unsigned($unsigned($signed(wire103)))));
            end
        end
      else
        begin
          reg105 <= {{($unsigned($unsigned(wire104)) || (~|((8'hb6) ?
                      wire99 : reg105))),
                  ({$unsigned(wire99)} ?
                      wire101[(3'h5):(1'h0)] : ($signed(reg105) ?
                          reg107 : wire104))},
              reg109};
          reg106 <= (7'h40);
          if ($signed({(wire100[(3'h5):(3'h4)] ?
                  (wire104[(1'h0):(1'h0)] ? wire101 : (^~(7'h40))) : wire104)}))
            begin
              reg107 <= $unsigned(wire103);
              reg108 <= $unsigned(((|(+wire100)) < (~|(+$signed(wire101)))));
              reg109 <= $unsigned(({$unsigned((reg109 ^ wire102))} >>> ((reg109 >= $unsigned(reg106)) ?
                  (7'h42) : $signed(((8'hb7) != wire102)))));
              reg110 <= (reg106[(3'h6):(3'h6)] ?
                  $unsigned({$signed(reg109),
                      {$signed(wire104),
                          (reg105 ?
                              wire101 : wire102)}}) : $signed($unsigned($unsigned({wire100,
                      wire104}))));
            end
          else
            begin
              reg107 <= $unsigned(wire104[(4'ha):(3'h4)]);
              reg108 <= reg106[(4'h9):(1'h0)];
              reg109 <= {$signed(reg109)};
            end
        end
    end
  always
    @(posedge clk) begin
      reg111 <= $unsigned(reg110);
    end
  assign wire112 = wire101;
  always
    @(posedge clk) begin
      reg113 <= (8'hb2);
      reg114 <= $unsigned($signed($signed((reg111[(4'hc):(4'h8)] ?
          wire102 : reg106))));
      reg115 <= $unsigned((8'haa));
    end
  assign wire116 = ($unsigned(reg111) >> ((~(reg107[(3'h7):(3'h6)] ?
                       $unsigned(wire101) : wire100[(5'h14):(4'hd)])) ^~ ((8'had) + (reg109 ?
                       wire103[(1'h1):(1'h1)] : {wire101}))));
  assign wire117 = $signed(($signed($unsigned($unsigned(reg107))) * (+reg114[(3'h7):(3'h4)])));
  assign wire118 = $unsigned($signed((~|(^~reg110))));
endmodule
