Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 3.2.1.217.3

Thu Dec  8 04:55:14 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2022 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt es4finalproj_impl_1.twr es4finalproj_impl_1.udb -gui

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
*Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Combinational Loop
        1.3  Error/Warning Messages
    2  CLOCK SUMMARY
        2.1  Clock display_inst/clk
        2.2  Clock pll_outcore_o_c
        2.3  Clock CLK
    3  TIMING ANALYSIS SUMMARY
        3.1  Overall (Setup and Hold)
            3.1.1  Constraint Coverage
            3.1.2  Timing Errors
            3.1.3  Total Timing Score
        3.2  Setup Summary Report
        3.3  Hold Summary Report
        3.4  Unconstrained Report
            3.4.1  Unconstrained Start/End Points
            3.4.2  Start/End Points Without Timing Constraints
    4  DETAILED REPORT
        4.1  Setup Detailed Report
        4.2  Hold Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
create_clock -name {CLK} -period 20.8333 [get_pins {HSOSC_inst/CLKHF }] 
[IGNORED:]create_generated_clock -name {pll_outcore_o_c} -source [get_pins display_inst.pll_init.lscc_pll_inst.u_PLL_B/REFERENCECLK] -divide_by 32 -multiply_by 67 [get_pins display_inst.pll_init.lscc_pll_inst.u_PLL_B/OUTCORE]
[IGNORED:]create_generated_clock -name {display_inst/clk} -source [get_pins display_inst.pll_init.lscc_pll_inst.u_PLL_B/REFERENCECLK] -divide_by 32 -multiply_by 67 [get_pins display_inst.pll_init.lscc_pll_inst.u_PLL_B/OUTGLOBAL]

Operating conditions:
--------------------
    Temperature: 100

1.2  Combinational Loop
========================
Combinational Loops
-------------------
++++ Loop1
NES_inst/digital_7__I_0_i8_3_lut/A	->	NES_inst/digital_7__I_0_i8_3_lut/Z

++++ Loop2
NES_inst/digital_7__I_0_i6_3_lut/A	->	NES_inst/digital_7__I_0_i6_3_lut/Z

++++ Loop3
NES_inst/digital_7__I_0_i5_3_lut/A	->	NES_inst/digital_7__I_0_i5_3_lut/Z

++++ Loop4
NES_inst/digital_7__I_0_i2_3_lut/A	->	NES_inst/digital_7__I_0_i2_3_lut/Z

++++ Loop5
NES_inst/digital_7__I_0_i1_3_lut/A	->	NES_inst/digital_7__I_0_i1_3_lut/Z

++++ Loop6
NES_inst/digital_7__I_0_i4_3_lut/A	->	NES_inst/digital_7__I_0_i4_3_lut/Z

++++ Loop7
NES_inst/digital_7__I_0_i3_3_lut/A	->	NES_inst/digital_7__I_0_i3_3_lut/Z

++++ Loop8
NES_inst/digital_7__I_0_i7_3_lut/A	->	NES_inst/digital_7__I_0_i7_3_lut/Z


1.3  Error/Warning Messages
============================
WARNING - No master clock for
	generated clock	create_generated_clock -name {display_inst/clk} -source [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] .
WARNING - No master clock for
	generated clock	create_generated_clock -name {pll_outcore_o_c} -source [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/OUTCORE }] .

==============================================
2  CLOCK SUMMARY
==============================================

2.1 Clock "display_inst/clk"
=======================
create_generated_clock -name {display_inst/clk} -source [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
         Clock display_inst/clk         |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From display_inst/clk                  |             Target |               +INF |          0.000 MHz 
                                        | Actual (all paths) |               ---- |               ---- 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
         Clock display_inst/clk         |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From pll_outcore_o_c                   |                         ---- |                      No path 
 From CLK                               |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.2 Clock "pll_outcore_o_c"
=======================
create_generated_clock -name {pll_outcore_o_c} -source [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/OUTCORE }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
         Clock pll_outcore_o_c          |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From pll_outcore_o_c                   |             Target |               +INF |          0.000 MHz 
                                        | Actual (all paths) |               ---- |               ---- 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
         Clock pll_outcore_o_c          |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From display_inst/clk                  |                         ---- |                      No path 
 From CLK                               |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.3 Clock "CLK"
=======================
create_clock -name {CLK} -period 20.8333 [get_pins {HSOSC_inst/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
               Clock CLK                |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From CLK                               |             Target |          20.833 ns |         48.000 MHz 
                                        | Actual (all paths) |          20.792 ns |         48.095 MHz 
HSOSC_inst/CLKHF (MPW)                  |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
               Clock CLK                |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From display_inst/clk                  |                         ---- |                      No path 
 From pll_outcore_o_c                   |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

==============================================
3  TIMING ANALYSIS SUMMARY
==============================================

3.1  Overall (Setup and Hold)
==============================

3.1.1  Constraint Coverage
---------------------------
Constraint Coverage: 5.9939%

3.1.2  Timing Errors
---------------------
Timing Errors: 0 endpoints (setup), 0 endpoints (hold)

3.1.3  Total Timing Score
--------------------------
Total Negative Slack: 0.000 ns (setup), 0.000 ns (hold)

3.2  Setup Summary Report
==========================

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
board_inst/game_State_i0/SP              |    3.400 ns 
board_inst/game_State_i1/SP              |    3.400 ns 
board_inst/snakePos_inst/dir_signal__i0/SP              
                                         |    3.770 ns 
board_inst/apple_coord_i6/SP             |    4.233 ns 
board_inst/snakePos_inst/dir_signal__i1/D|    4.986 ns 
board_inst/snakePos_inst/dir_signal__i0/SR              
                                         |    5.554 ns 
board_inst/apple_coord_i4/SP             |    6.017 ns 
{board_inst/apple_coord_i2/SP   board_inst/apple_coord_i3/SP}              
                                         |    6.017 ns 
{board_inst/apple_coord_i1/SP   board_inst/apple_coord_i0/SP}              
                                         |    6.017 ns 
board_inst/game_State_i1/SR              |    6.148 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

3.3  Hold Summary Report
=========================

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
board_inst/game_State_i0/D               |    1.715 ns 
board_inst/snakePos_inst/dir_signal__i1/D|    1.715 ns 
board_inst/snakePos_inst/counter_3047_3323__i12/D              
                                         |    1.882 ns 
board_inst/snakePos_inst/counter_3047_3323__i13/D              
                                         |    1.882 ns 
board_inst/snakePos_inst/counter_3047_3323__i14/D              
                                         |    1.882 ns 
board_inst/snakePos_inst/counter_3047_3323__i15/D              
                                         |    1.882 ns 
board_inst/snakePos_inst/counter_3047_3323__i16/D              
                                         |    1.882 ns 
board_inst/snakePos_inst/counter_3047_3323__i17/D              
                                         |    1.882 ns 
board_inst/snakePos_inst/counter_3047_3323__i18/D              
                                         |    1.882 ns 
board_inst/snakePos_inst/counter_3047_3323__i19/D              
                                         |    1.882 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.4  Unconstrained Report
===========================

3.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
        Listing 10 Start Points         |           Type           
-------------------------------------------------------------------
board_inst/snakePos_inst/snake_arr_i0/Q |          No required time
board_inst/snakePos_inst/snake_arr_i99/Q|          No required time
board_inst/snakePos_inst/snake_arr_i98/Q|          No required time
board_inst/snakePos_inst/snake_arr_i93/Q|          No required time
board_inst/snakePos_inst/snake_arr_i89/Q|          No required time
board_inst/snakePos_inst/snake_arr_i83/Q|          No required time
board_inst/snakePos_inst/snake_arr_i82/Q|          No required time
board_inst/snakePos_inst/snake_arr_i80/Q|          No required time
board_inst/snakePos_inst/snake_arr_i79/Q|          No required time
board_inst/snakePos_inst/snake_arr_i76/Q|          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                       102
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
display_inst/vga_init/y_pos_3048__i9/D  |    No arrival or required
display_inst/vga_init/y_pos_3048__i9/SP |    No arrival or required
display_inst/vga_init/y_pos_3048__i9/SR |    No arrival or required
display_inst/vga_init/y_pos_3048__i8/D  |    No arrival or required
display_inst/vga_init/y_pos_3048__i7/D  |    No arrival or required
{display_inst/vga_init/y_pos_3048__i7/SP   display_inst/vga_init/y_pos_3048__i8/SP}                           
                                        |    No arrival or required
{display_inst/vga_init/y_pos_3048__i7/SR   display_inst/vga_init/y_pos_3048__i8/SR}                           
                                        |    No arrival or required
display_inst/vga_init/y_pos_3048__i6/D  |    No arrival or required
display_inst/vga_init/y_pos_3048__i5/D  |    No arrival or required
{display_inst/vga_init/y_pos_3048__i5/SP   display_inst/vga_init/y_pos_3048__i6/SP}                           
                                        |    No arrival or required
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                       250
                                        |                          
-------------------------------------------------------------------

3.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
pll_in_clock                            |                     input
data                                    |                     input
continCLK                               |                    output
rgb[1]                                  |                    output
rgb[2]                                  |                    output
rgb[3]                                  |                    output
rgb[4]                                  |                    output
rgb[5]                                  |                    output
delete_me[0]                            |                    output
delete_me[1]                            |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        15
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
-------------------------------------------------------------------
         Listing 10 Instance(s)         |           Type           
-------------------------------------------------------------------
board_inst/snakePos_inst/snake_head_i0  |                  No Clock
board_inst/snakePos_inst/snake_dir_arr[0]_i1                           
                                        |                  No Clock
board_inst/snakePos_inst/snake_dir_arr[1]_i1                           
                                        |                  No Clock
board_inst/snakePos_inst/snake_dir_arr[3]_i1                           
                                        |                  No Clock
board_inst/snakePos_inst/snake_dir_arr[4]_i1                           
                                        |                  No Clock
board_inst/snakePos_inst/snake_dir_arr[2]_i1                           
                                        |                  No Clock
board_inst/snakePos_inst/snake_dir_arr[5]_i1                           
                                        |                  No Clock
board_inst/snakePos_inst/snake_head_i2  |                  No Clock
board_inst/snakePos_inst/snake_dir_arr[6]_i1                           
                                        |                  No Clock
board_inst/snakePos_inst/snake_head_i6  |                  No Clock
-------------------------------------------------------------------
                                        |                          
Number of registers without clock defin |                          
ition                                   |                       122
                                        |                          
-------------------------------------------------------------------

==============================================
4  DETAILED REPORT
==============================================

4.1  Setup Detailed Report
===========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_3046_3324__i15/Q  (SLICE_R10C25D)
Path End         : board_inst/game_State_i0/SP  (SLICE_R11C25D)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 6
Delay Ratio      : 78.8% (route), 21.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 3.400 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  142     
NES_inst/CLK                                                 NET DELAY        5.499                  5.499  142     


Data Path

NES_inst/count_3046_3324__i15/CK->NES_inst/count_3046_3324__i15/Q
                                          SLICE_R10C25D      CLK_TO_Q1_DELAY  1.388                  6.887  3       
NES_inst/NEScount[6]                                         NET DELAY        2.736                  9.623  3       
NES_inst/i3_4_lut/B->NES_inst/i3_4_lut/Z  SLICE_R10C27A      A0_TO_F0_DELAY   0.449                 10.072  3       
NES_inst/n38                                                 NET DELAY        2.485                 12.557  3       
NES_inst/i1_2_lut_3_lut/B->NES_inst/i1_2_lut_3_lut/Z
                                          SLICE_R11C26B      B0_TO_F0_DELAY   0.449                 13.006  8       
NES_inst/n33                                                 NET DELAY        2.168                 15.174  8       
NES_inst/digital_7__I_0_i6_3_lut/C->NES_inst/digital_7__I_0_i6_3_lut/Z
                                          SLICE_R12C26B      D0_TO_F0_DELAY   0.449                 15.623  4       
NES_inst/delete_me_c_0                                       NET DELAY        3.080                 18.703  4       
board_inst/i5673_4_lut/B->board_inst/i5673_4_lut/Z
                                          SLICE_R11C25C      B0_TO_F0_DELAY   0.476                 19.179  1       
board_inst/n8172                                             NET DELAY        0.304                 19.483  1       
board_inst/i17815_3_lut_4_lut/B->board_inst/i17815_3_lut_4_lut/Z
                                          SLICE_R11C25C      C1_TO_F1_DELAY   0.449                 19.932  1       
board_inst/n9420 ( CE )                                      NET DELAY        2.802                 22.734  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                 20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 20.833  142     
NES_inst/CLK ( CLK )                                         NET DELAY        5.499                 26.332  142     
                                                             Uncertainty      0.000                 26.332  
                                                             Setup time       0.198                 26.134  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       26.134  
Arrival Time                                                                                       -22.733  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.400  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_3046_3324__i15/Q  (SLICE_R10C25D)
Path End         : board_inst/game_State_i1/SP  (SLICE_R12C25B)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 6
Delay Ratio      : 78.8% (route), 21.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 3.400 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  142     
NES_inst/CLK                                                 NET DELAY        5.499                  5.499  142     


Data Path

NES_inst/count_3046_3324__i15/CK->NES_inst/count_3046_3324__i15/Q
                                          SLICE_R10C25D      CLK_TO_Q1_DELAY  1.388                  6.887  3       
NES_inst/NEScount[6]                                         NET DELAY        2.736                  9.623  3       
NES_inst/i3_4_lut/B->NES_inst/i3_4_lut/Z  SLICE_R10C27A      A0_TO_F0_DELAY   0.449                 10.072  3       
NES_inst/n38                                                 NET DELAY        2.485                 12.557  3       
NES_inst/i1_2_lut_3_lut/B->NES_inst/i1_2_lut_3_lut/Z
                                          SLICE_R11C26B      B0_TO_F0_DELAY   0.449                 13.006  8       
NES_inst/n33                                                 NET DELAY        2.168                 15.174  8       
NES_inst/digital_7__I_0_i6_3_lut/C->NES_inst/digital_7__I_0_i6_3_lut/Z
                                          SLICE_R12C26B      D0_TO_F0_DELAY   0.449                 15.623  4       
NES_inst/delete_me_c_0                                       NET DELAY        2.485                 18.108  4       
board_inst.i28_4_lut/D->board_inst.i28_4_lut/Z
                                          SLICE_R11C26C      B1_TO_F1_DELAY   0.476                 18.584  1       
board_inst/n12                                               NET DELAY        0.304                 18.888  1       
board_inst/i27_3_lut_4_lut/B->board_inst/i27_3_lut_4_lut/Z
                                          SLICE_R11C26D      C0_TO_F0_DELAY   0.449                 19.337  1       
board_inst/n9474 ( CE )                                      NET DELAY        3.397                 22.734  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                 20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 20.833  142     
NES_inst/CLK ( CLK )                                         NET DELAY        5.499                 26.332  142     
                                                             Uncertainty      0.000                 26.332  
                                                             Setup time       0.198                 26.134  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       26.134  
Arrival Time                                                                                       -22.733  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.400  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_3046_3324__i15/Q  (SLICE_R10C25D)
Path End         : board_inst/snakePos_inst/dir_signal__i0/SP  (SLICE_R12C27A)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 5
Delay Ratio      : 81.1% (route), 18.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 3.770 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  142     
NES_inst/CLK                                                 NET DELAY        5.499                  5.499  142     


Data Path

NES_inst/count_3046_3324__i15/CK->NES_inst/count_3046_3324__i15/Q
                                          SLICE_R10C25D      CLK_TO_Q1_DELAY  1.388                  6.887  3       
NES_inst/NEScount[6]                                         NET DELAY        2.736                  9.623  3       
NES_inst/i3_4_lut/B->NES_inst/i3_4_lut/Z  SLICE_R10C27A      A0_TO_F0_DELAY   0.449                 10.072  3       
NES_inst/n38                                                 NET DELAY        2.485                 12.557  3       
NES_inst/i1_2_lut_3_lut/B->NES_inst/i1_2_lut_3_lut/Z
                                          SLICE_R11C26B      B0_TO_F0_DELAY   0.449                 13.006  8       
NES_inst/n33                                                 NET DELAY        2.168                 15.174  8       
NES_inst/digital_7__I_0_i2_3_lut/C->NES_inst/digital_7__I_0_i2_3_lut/Z
                                          SLICE_R12C27C      D0_TO_F0_DELAY   0.449                 15.623  4       
NES_inst/digital[1]                                          NET DELAY        2.551                 18.174  4       
board_inst/snakePos_inst/i18143_3_lut_4_lut/A->board_inst/snakePos_inst/i18143_3_lut_4_lut/Z
                                          SLICE_R12C27D      A1_TO_F1_DELAY   0.449                 18.623  1       
board_inst/snakePos_inst/n20712 ( CE )                       NET DELAY        3.741                 22.364  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                 20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 20.833  142     
NES_inst/CLK ( CLK )                                         NET DELAY        5.499                 26.332  142     
                                                             Uncertainty      0.000                 26.332  
                                                             Setup time       0.198                 26.134  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       26.134  
Arrival Time                                                                                       -22.363  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.770  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/apple_coord_i5/Q  (SLICE_R13C24D)
Path End         : board_inst/apple_coord_i6/SP  (SLICE_R14C23D)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 5
Delay Ratio      : 80.4% (route), 19.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 4.233 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  142     
NES_inst/CLK                                                 NET DELAY        5.499                  5.499  142     


Data Path

board_inst/apple_coord_i5/CK->board_inst/apple_coord_i5/Q
                                          SLICE_R13C24D      CLK_TO_Q1_DELAY  1.388                  6.887  1       
board_inst/apple_coord[5]                                    NET DELAY        2.141                  9.028  1       
board_inst/i3_4_lut/C->board_inst/i3_4_lut/Z
                                          SLICE_R13C24D      A0_TO_F0_DELAY   0.449                  9.477  1       
board_inst/n10                                               NET DELAY        2.485                 11.962  1       
board_inst/i5_4_lut/B->board_inst/i5_4_lut/Z
                                          SLICE_R13C24A      B1_TO_F1_DELAY   0.476                 12.438  1       
board_inst/n12_adj_4273                                      NET DELAY        0.304                 12.742  1       
board_inst/i6_4_lut/B->board_inst/i6_4_lut/Z
                                          SLICE_R13C24B      C0_TO_F0_DELAY   0.449                 13.191  10      
board_inst/n13                                               NET DELAY        2.485                 15.676  10      
i18148_4_lut_3_lut/C->i18148_4_lut_3_lut/Z
                                          SLICE_R13C24C      B0_TO_F0_DELAY   0.449                 16.125  5       
board_inst/n9754 ( CE )                                      NET DELAY        5.776                 21.901  5       


Destination Clock Path

                                                             CONSTRAINT       0.000                 20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 20.833  142     
NES_inst/CLK ( CLK )                                         NET DELAY        5.499                 26.332  142     
                                                             Uncertainty      0.000                 26.332  
                                                             Setup time       0.198                 26.134  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       26.134  
Arrival Time                                                                                       -21.900  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 4.233  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_3046_3324__i15/Q  (SLICE_R10C25D)
Path End         : board_inst/snakePos_inst/dir_signal__i1/D  (SLICE_R13C27B)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 6
Delay Ratio      : 76.6% (route), 23.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 4.986 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  142     
NES_inst/CLK                                                 NET DELAY        5.499                  5.499  142     


Data Path

NES_inst/count_3046_3324__i15/CK->NES_inst/count_3046_3324__i15/Q
                                          SLICE_R10C25D      CLK_TO_Q1_DELAY  1.388                  6.887  3       
NES_inst/NEScount[6]                                         NET DELAY        2.736                  9.623  3       
NES_inst/i3_4_lut/B->NES_inst/i3_4_lut/Z  SLICE_R10C27A      A0_TO_F0_DELAY   0.449                 10.072  3       
NES_inst/n38                                                 NET DELAY        2.485                 12.557  3       
NES_inst/i1_2_lut_3_lut/B->NES_inst/i1_2_lut_3_lut/Z
                                          SLICE_R11C26B      B0_TO_F0_DELAY   0.449                 13.006  8       
NES_inst/n33                                                 NET DELAY        2.168                 15.174  8       
NES_inst/digital_7__I_0_i1_3_lut/C->NES_inst/digital_7__I_0_i1_3_lut/Z
                                          SLICE_R12C27D      D0_TO_F0_DELAY   0.449                 15.623  3       
NES_inst/digital[0]                                          NET DELAY        2.168                 17.791  3       
board_inst/snakePos_inst/i17241_2_lut/B->board_inst/snakePos_inst/i17241_2_lut/Z
                                          SLICE_R12C27C      D1_TO_F1_DELAY   0.449                 18.240  1       
board_inst/snakePos_inst/n20658                              NET DELAY        2.432                 20.672  1       
i2_4_lut/D->i2_4_lut/Z                    SLICE_R13C27B      C0_TO_F0_DELAY   0.476                 21.148  1       
board_inst/snakePos_inst/n18895 ( DI0 )                      NET DELAY        0.000                 21.148  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                 20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 20.833  142     
NES_inst/CLK ( CLK )                                         NET DELAY        5.499                 26.332  142     
                                                             Uncertainty      0.000                 26.332  
                                                             Setup time       0.198                 26.134  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       26.134  
Arrival Time                                                                                       -21.147  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 4.986  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_3046_3324__i15/Q  (SLICE_R10C25D)
Path End         : board_inst/snakePos_inst/dir_signal__i0/SR  (SLICE_R12C27A)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 5
Delay Ratio      : 78.2% (route), 21.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 5.554 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  142     
NES_inst/CLK                                                 NET DELAY        5.499                  5.499  142     


Data Path

NES_inst/count_3046_3324__i15/CK->NES_inst/count_3046_3324__i15/Q
                                          SLICE_R10C25D      CLK_TO_Q1_DELAY  1.388                  6.887  3       
NES_inst/NEScount[6]                                         NET DELAY        2.736                  9.623  3       
NES_inst/i3_4_lut/B->NES_inst/i3_4_lut/Z  SLICE_R10C27A      A0_TO_F0_DELAY   0.449                 10.072  3       
NES_inst/n38                                                 NET DELAY        2.485                 12.557  3       
NES_inst/i1_2_lut_3_lut/B->NES_inst/i1_2_lut_3_lut/Z
                                          SLICE_R11C26B      B0_TO_F0_DELAY   0.449                 13.006  8       
NES_inst/n33                                                 NET DELAY        2.168                 15.174  8       
NES_inst/digital_7__I_0_i4_3_lut/C->NES_inst/digital_7__I_0_i4_3_lut/Z
                                          SLICE_R12C27B      D0_TO_F0_DELAY   0.476                 15.650  4       
NES_inst/digital[3]                                          NET DELAY        0.304                 15.954  4       
NES_inst/i6893_1_lut/A->NES_inst/i6893_1_lut/Z
                                          SLICE_R12C27B      C1_TO_F1_DELAY   0.449                 16.403  1       
NES_inst/n9430 ( LSR )                                       NET DELAY        3.846                 20.249  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                 20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 20.833  142     
NES_inst/CLK ( CLK )                                         NET DELAY        5.499                 26.332  142     
                                                             Uncertainty      0.000                 26.332  
                                                             Setup time       0.529                 25.803  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       25.803  
Arrival Time                                                                                       -20.248  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 5.554  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/apple_coord_i5/Q  (SLICE_R13C24D)
Path End         : board_inst/apple_coord_i4/SP  (SLICE_R13C25C)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 5
Delay Ratio      : 78.0% (route), 22.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 6.017 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  142     
NES_inst/CLK                                                 NET DELAY        5.499                  5.499  142     


Data Path

board_inst/apple_coord_i5/CK->board_inst/apple_coord_i5/Q
                                          SLICE_R13C24D      CLK_TO_Q1_DELAY  1.388                  6.887  1       
board_inst/apple_coord[5]                                    NET DELAY        2.141                  9.028  1       
board_inst/i3_4_lut/C->board_inst/i3_4_lut/Z
                                          SLICE_R13C24D      A0_TO_F0_DELAY   0.449                  9.477  1       
board_inst/n10                                               NET DELAY        2.485                 11.962  1       
board_inst/i5_4_lut/B->board_inst/i5_4_lut/Z
                                          SLICE_R13C24A      B1_TO_F1_DELAY   0.476                 12.438  1       
board_inst/n12_adj_4273                                      NET DELAY        0.304                 12.742  1       
board_inst/i6_4_lut/B->board_inst/i6_4_lut/Z
                                          SLICE_R13C24B      C0_TO_F0_DELAY   0.449                 13.191  10      
board_inst/n13                                               NET DELAY        2.485                 15.676  10      
i18148_4_lut_3_lut/C->i18148_4_lut_3_lut/Z
                                          SLICE_R13C24C      B0_TO_F0_DELAY   0.449                 16.125  5       
board_inst/n9754 ( CE )                                      NET DELAY        3.992                 20.117  5       


Destination Clock Path

                                                             CONSTRAINT       0.000                 20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 20.833  142     
NES_inst/CLK ( CLK )                                         NET DELAY        5.499                 26.332  142     
                                                             Uncertainty      0.000                 26.332  
                                                             Setup time       0.198                 26.134  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       26.134  
Arrival Time                                                                                       -20.116  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 6.017  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/apple_coord_i5/Q  (SLICE_R13C24D)
Path End         : {board_inst/apple_coord_i2/SP   board_inst/apple_coord_i3/SP}  (SLICE_R13C25B)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 5
Delay Ratio      : 78.0% (route), 22.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 6.017 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  142     
NES_inst/CLK                                                 NET DELAY        5.499                  5.499  142     


Data Path

board_inst/apple_coord_i5/CK->board_inst/apple_coord_i5/Q
                                          SLICE_R13C24D      CLK_TO_Q1_DELAY  1.388                  6.887  1       
board_inst/apple_coord[5]                                    NET DELAY        2.141                  9.028  1       
board_inst/i3_4_lut/C->board_inst/i3_4_lut/Z
                                          SLICE_R13C24D      A0_TO_F0_DELAY   0.449                  9.477  1       
board_inst/n10                                               NET DELAY        2.485                 11.962  1       
board_inst/i5_4_lut/B->board_inst/i5_4_lut/Z
                                          SLICE_R13C24A      B1_TO_F1_DELAY   0.476                 12.438  1       
board_inst/n12_adj_4273                                      NET DELAY        0.304                 12.742  1       
board_inst/i6_4_lut/B->board_inst/i6_4_lut/Z
                                          SLICE_R13C24B      C0_TO_F0_DELAY   0.449                 13.191  10      
board_inst/n13                                               NET DELAY        2.485                 15.676  10      
i18148_4_lut_3_lut/C->i18148_4_lut_3_lut/Z
                                          SLICE_R13C24C      B0_TO_F0_DELAY   0.449                 16.125  5       
board_inst/n9754 ( CE )                                      NET DELAY        3.992                 20.117  5       


Destination Clock Path

                                                             CONSTRAINT       0.000                 20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 20.833  142     
NES_inst/CLK ( CLK )                                         NET DELAY        5.499                 26.332  142     
                                                             Uncertainty      0.000                 26.332  
                                                             Setup time       0.198                 26.134  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       26.134  
Arrival Time                                                                                       -20.116  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 6.017  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/apple_coord_i5/Q  (SLICE_R13C24D)
Path End         : {board_inst/apple_coord_i1/SP   board_inst/apple_coord_i0/SP}  (SLICE_R14C25A)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 5
Delay Ratio      : 78.0% (route), 22.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 6.017 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  142     
NES_inst/CLK                                                 NET DELAY        5.499                  5.499  142     


Data Path

board_inst/apple_coord_i5/CK->board_inst/apple_coord_i5/Q
                                          SLICE_R13C24D      CLK_TO_Q1_DELAY  1.388                  6.887  1       
board_inst/apple_coord[5]                                    NET DELAY        2.141                  9.028  1       
board_inst/i3_4_lut/C->board_inst/i3_4_lut/Z
                                          SLICE_R13C24D      A0_TO_F0_DELAY   0.449                  9.477  1       
board_inst/n10                                               NET DELAY        2.485                 11.962  1       
board_inst/i5_4_lut/B->board_inst/i5_4_lut/Z
                                          SLICE_R13C24A      B1_TO_F1_DELAY   0.476                 12.438  1       
board_inst/n12_adj_4273                                      NET DELAY        0.304                 12.742  1       
board_inst/i6_4_lut/B->board_inst/i6_4_lut/Z
                                          SLICE_R13C24B      C0_TO_F0_DELAY   0.449                 13.191  10      
board_inst/n13                                               NET DELAY        2.485                 15.676  10      
i18148_4_lut_3_lut/C->i18148_4_lut_3_lut/Z
                                          SLICE_R13C24C      B0_TO_F0_DELAY   0.449                 16.125  5       
board_inst/n9754 ( CE )                                      NET DELAY        3.992                 20.117  5       


Destination Clock Path

                                                             CONSTRAINT       0.000                 20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 20.833  142     
NES_inst/CLK ( CLK )                                         NET DELAY        5.499                 26.332  142     
                                                             Uncertainty      0.000                 26.332  
                                                             Setup time       0.198                 26.134  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       26.134  
Arrival Time                                                                                       -20.116  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 6.017  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_3046_3324__i15/Q  (SLICE_R10C25D)
Path End         : board_inst/game_State_i1/SR  (SLICE_R12C25B)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 5
Delay Ratio      : 77.3% (route), 22.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 6.148 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  142     
NES_inst/CLK                                                 NET DELAY        5.499                  5.499  142     


Data Path

NES_inst/count_3046_3324__i15/CK->NES_inst/count_3046_3324__i15/Q
                                          SLICE_R10C25D      CLK_TO_Q1_DELAY  1.388                  6.887  3       
NES_inst/NEScount[6]                                         NET DELAY        2.736                  9.623  3       
NES_inst/i3_4_lut/B->NES_inst/i3_4_lut/Z  SLICE_R10C27A      A0_TO_F0_DELAY   0.449                 10.072  3       
NES_inst/n38                                                 NET DELAY        2.485                 12.557  3       
NES_inst/i1_2_lut_3_lut/B->NES_inst/i1_2_lut_3_lut/Z
                                          SLICE_R11C26B      B0_TO_F0_DELAY   0.449                 13.006  8       
NES_inst/n33                                                 NET DELAY        2.168                 15.174  8       
NES_inst/digital_7__I_0_i5_3_lut/C->NES_inst/digital_7__I_0_i5_3_lut/Z
                                          SLICE_R12C26D      D0_TO_F0_DELAY   0.476                 15.650  4       
NES_inst/digital[4]                                          NET DELAY        0.304                 15.954  4       
board_inst/i18140_2_lut_3_lut/C->board_inst/i18140_2_lut_3_lut/Z
                                          SLICE_R12C26D      C1_TO_F1_DELAY   0.449                 16.403  1       
board_inst/n20602 ( LSR )                                    NET DELAY        3.252                 19.655  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                 20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 20.833  142     
NES_inst/CLK ( CLK )                                         NET DELAY        5.499                 26.332  142     
                                                             Uncertainty      0.000                 26.332  
                                                             Setup time       0.529                 25.803  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       25.803  
Arrival Time                                                                                       -19.654  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 6.148  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

4.2  Hold Detailed Report
==========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/game_State_i0/Q  (SLICE_R11C25D)
Path End         : board_inst/game_State_i0/D  (SLICE_R11C25D)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 40.9% (route), 59.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.715 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  143     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  143     


Data Path

board_inst/game_State_i0/CK->board_inst/game_State_i0/Q
                                          SLICE_R11C25D      CLK_TO_Q1_DELAY  0.766                  3.801  30      
board_inst/snakePos_inst/game_state[0]                       NET DELAY        0.701                  4.502  30      
board_inst.SLICE_1380/D1->board_inst.SLICE_1380/F1
                                          SLICE_R11C25D      D1_TO_F1_DELAY   0.248                  4.750  1       
board_inst.apple_coord_6__N_59$n0 ( DI1 )
                                                             NET DELAY        0.000                  4.750  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  143     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  143     
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.750  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.715  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/snakePos_inst/dir_signal__i1/Q  (SLICE_R13C27B)
Path End         : board_inst/snakePos_inst/dir_signal__i1/D  (SLICE_R13C27B)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 40.9% (route), 59.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.715 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  143     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  143     


Data Path

board_inst/snakePos_inst/dir_signal__i1/CK->board_inst/snakePos_inst/dir_signal__i1/Q
                                          SLICE_R13C27B      CLK_TO_Q0_DELAY  0.766                  3.801  3       
board_inst/snakePos_inst/dir_signal[1]                       NET DELAY        0.701                  4.502  3       
i2_4_lut/C->i2_4_lut/Z                    SLICE_R13C27B      D0_TO_F0_DELAY   0.248                  4.750  1       
board_inst/snakePos_inst/n18895 ( DI0 )                      NET DELAY        0.000                  4.750  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  143     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  143     
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.750  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.715  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/snakePos_inst/counter_3047_3323__i12/Q  (SLICE_R13C4C)
Path End         : board_inst/snakePos_inst/counter_3047_3323__i12/D  (SLICE_R13C4C)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.882 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  143     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  143     


Data Path

board_inst/snakePos_inst/counter_3047_3323__i12/CK->board_inst/snakePos_inst/counter_3047_3323__i12/Q
                                          SLICE_R13C4C       CLK_TO_Q0_DELAY  0.766                  3.801  1       
board_inst/snakePos_inst/n12_adj_3946                        NET DELAY        0.868                  4.669  1       
board_inst/snakePos_inst/counter_3047_3323_add_4_13/C0->board_inst/snakePos_inst/counter_3047_3323_add_4_13/S0
                                          SLICE_R13C4C       C0_TO_F0_DELAY   0.248                  4.917  1       
board_inst/snakePos_inst/n97[11] ( DI0 )                     NET DELAY        0.000                  4.917  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  143     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  143     
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.917  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.882  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/snakePos_inst/counter_3047_3323__i13/Q  (SLICE_R13C4C)
Path End         : board_inst/snakePos_inst/counter_3047_3323__i13/D  (SLICE_R13C4C)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.882 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  143     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  143     


Data Path

board_inst/snakePos_inst/counter_3047_3323__i13/CK->board_inst/snakePos_inst/counter_3047_3323__i13/Q
                                          SLICE_R13C4C       CLK_TO_Q1_DELAY  0.766                  3.801  1       
board_inst/snakePos_inst/n11_adj_3947                        NET DELAY        0.868                  4.669  1       
board_inst/snakePos_inst/counter_3047_3323_add_4_13/C1->board_inst/snakePos_inst/counter_3047_3323_add_4_13/S1
                                          SLICE_R13C4C       C1_TO_F1_DELAY   0.248                  4.917  1       
board_inst/snakePos_inst/n97[12] ( DI1 )                     NET DELAY        0.000                  4.917  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  143     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  143     
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.917  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.882  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/snakePos_inst/counter_3047_3323__i14/Q  (SLICE_R13C4D)
Path End         : board_inst/snakePos_inst/counter_3047_3323__i14/D  (SLICE_R13C4D)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.882 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  143     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  143     


Data Path

board_inst/snakePos_inst/counter_3047_3323__i14/CK->board_inst/snakePos_inst/counter_3047_3323__i14/Q
                                          SLICE_R13C4D       CLK_TO_Q0_DELAY  0.766                  3.801  1       
board_inst/snakePos_inst/n10                                 NET DELAY        0.868                  4.669  1       
board_inst/snakePos_inst/counter_3047_3323_add_4_15/C0->board_inst/snakePos_inst/counter_3047_3323_add_4_15/S0
                                          SLICE_R13C4D       C0_TO_F0_DELAY   0.248                  4.917  1       
board_inst/snakePos_inst/n97[13] ( DI0 )                     NET DELAY        0.000                  4.917  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  143     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  143     
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.917  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.882  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/snakePos_inst/counter_3047_3323__i15/Q  (SLICE_R13C4D)
Path End         : board_inst/snakePos_inst/counter_3047_3323__i15/D  (SLICE_R13C4D)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.882 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  143     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  143     


Data Path

board_inst/snakePos_inst/counter_3047_3323__i15/CK->board_inst/snakePos_inst/counter_3047_3323__i15/Q
                                          SLICE_R13C4D       CLK_TO_Q1_DELAY  0.766                  3.801  1       
board_inst/snakePos_inst/n9                                  NET DELAY        0.868                  4.669  1       
board_inst/snakePos_inst/counter_3047_3323_add_4_15/C1->board_inst/snakePos_inst/counter_3047_3323_add_4_15/S1
                                          SLICE_R13C4D       C1_TO_F1_DELAY   0.248                  4.917  1       
board_inst/snakePos_inst/n97[14] ( DI1 )                     NET DELAY        0.000                  4.917  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  143     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  143     
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.917  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.882  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/snakePos_inst/counter_3047_3323__i16/Q  (SLICE_R13C5A)
Path End         : board_inst/snakePos_inst/counter_3047_3323__i16/D  (SLICE_R13C5A)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.882 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  143     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  143     


Data Path

board_inst/snakePos_inst/counter_3047_3323__i16/CK->board_inst/snakePos_inst/counter_3047_3323__i16/Q
                                          SLICE_R13C5A       CLK_TO_Q0_DELAY  0.766                  3.801  1       
board_inst/snakePos_inst/n8_c                                NET DELAY        0.868                  4.669  1       
board_inst/snakePos_inst/counter_3047_3323_add_4_17/C0->board_inst/snakePos_inst/counter_3047_3323_add_4_17/S0
                                          SLICE_R13C5A       C0_TO_F0_DELAY   0.248                  4.917  1       
board_inst/snakePos_inst/n97[15] ( DI0 )                     NET DELAY        0.000                  4.917  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  143     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  143     
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.917  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.882  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/snakePos_inst/counter_3047_3323__i17/Q  (SLICE_R13C5A)
Path End         : board_inst/snakePos_inst/counter_3047_3323__i17/D  (SLICE_R13C5A)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.882 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  143     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  143     


Data Path

board_inst/snakePos_inst/counter_3047_3323__i17/CK->board_inst/snakePos_inst/counter_3047_3323__i17/Q
                                          SLICE_R13C5A       CLK_TO_Q1_DELAY  0.766                  3.801  1       
board_inst/snakePos_inst/n7                                  NET DELAY        0.868                  4.669  1       
board_inst/snakePos_inst/counter_3047_3323_add_4_17/C1->board_inst/snakePos_inst/counter_3047_3323_add_4_17/S1
                                          SLICE_R13C5A       C1_TO_F1_DELAY   0.248                  4.917  1       
board_inst/snakePos_inst/n97[16] ( DI1 )                     NET DELAY        0.000                  4.917  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  143     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  143     
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.917  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.882  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/snakePos_inst/counter_3047_3323__i18/Q  (SLICE_R13C5B)
Path End         : board_inst/snakePos_inst/counter_3047_3323__i18/D  (SLICE_R13C5B)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.882 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  143     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  143     


Data Path

board_inst/snakePos_inst/counter_3047_3323__i18/CK->board_inst/snakePos_inst/counter_3047_3323__i18/Q
                                          SLICE_R13C5B       CLK_TO_Q0_DELAY  0.766                  3.801  1       
board_inst/snakePos_inst/n6_adj_3855                         NET DELAY        0.868                  4.669  1       
board_inst/snakePos_inst/counter_3047_3323_add_4_19/C0->board_inst/snakePos_inst/counter_3047_3323_add_4_19/S0
                                          SLICE_R13C5B       C0_TO_F0_DELAY   0.248                  4.917  1       
board_inst/snakePos_inst/n97[17] ( DI0 )                     NET DELAY        0.000                  4.917  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  143     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  143     
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.917  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.882  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/snakePos_inst/counter_3047_3323__i19/Q  (SLICE_R13C5B)
Path End         : board_inst/snakePos_inst/counter_3047_3323__i19/D  (SLICE_R13C5B)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.882 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  143     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  143     


Data Path

board_inst/snakePos_inst/counter_3047_3323__i19/CK->board_inst/snakePos_inst/counter_3047_3323__i19/Q
                                          SLICE_R13C5B       CLK_TO_Q1_DELAY  0.766                  3.801  1       
board_inst/snakePos_inst/n5                                  NET DELAY        0.868                  4.669  1       
board_inst/snakePos_inst/counter_3047_3323_add_4_19/C1->board_inst/snakePos_inst/counter_3047_3323_add_4_19/S1
                                          SLICE_R13C5B       C1_TO_F1_DELAY   0.248                  4.917  1       
board_inst/snakePos_inst/n97[18] ( DI1 )                     NET DELAY        0.000                  4.917  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  143     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  143     
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.917  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.882  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

