---
aliases: 
tags: 学习/计算机
author: tusrau
date created: 
date updated: 20220210 03:55
---

# 20220206331lab1

[[20220206331Lab1_CMPEN_331.pdf]]

https://psu.instructure.com/courses/2173956/files/132277747?module_item_id=34940505

[[20220209331Lab1.docx]]

![[Pasted image 20220206174041.png]]

---

![[Pasted image 20220206174141.png]]

![[Pasted image 20220206174119.png]]

![[Pasted image 20220128091500.png]]

![[Pasted image 20220128092745.png]]

---
//////////////////////////////////////////////////////////////////////////////////
// Company:
// Engineer:
//
// Create Date: 20220206
// Design Name:
// Module(s) Name: Sub and Div
// Project Name: lab1
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
//
// Revision:
// Additional Comments:
//
//////////////////////////////////////////////////////////////////////////////////

module Sub(input [16:0] a, input [16:0]b, output reg [16:0] s);

    always @ (*)
        begin
           s=a-b;
        end

endmodule

module Div(input clk, input clear, input start, input [31:0] a, input [15:0] b, output reg [31:0] regQ,

       output reg [15:0] regR, output reg busy, output reg ready, output reg [4:0] counter);
       

    reg [15:0] regB;
    
    wire [16:0] subtractorA = {regR, regQ[31]};
    wire [16:0] subtractorB = {1'b0, regB};
    wire [16:0] subOut;
    sub sub1(subtractorA, subtractorB, subOut);
    
    
    wire [15:0] subO=subOut[16]?{regR[14:0],regQ[31]}:subOut[15:0];
    wire [31:0] muxO=start?a:{regQ[30:0],~subOut[16]};

   always @(posedge clk or negedge clear)
		begin
			

        if (clear == 0) begin
            regQ <= 0;
            regR <= 0;
            regB <= 0;
            busy <= 0;
            ready <= 0;
            counter <=0;
        end
        else if (start ==1)
        begin
            regQ <= muxO;
            regR <= 0;
            regB <= b;
            busy <= 1;
            ready <= 0;
            counter <=0;
        end
        else if (busy == 1)
        begin
            regQ <= subO;
            regR <= muxO;
            counter <= counter + 5'b1;//++counter
            if (counter == 5'h1f) begin
                busy <= 0;
                ready <= 1;
                end
                
        
        end
        

   end

endmodule
