#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Dec  5 19:07:42 2019
# Process ID: 5389
# Current directory: /home/gsaied/Desktop/verilog_rtl/amr_mem
# Command line: vivado -mode tcl -source synth.tcl
# Log file: /home/gsaied/Desktop/verilog_rtl/amr_mem/vivado.log
# Journal file: /home/gsaied/Desktop/verilog_rtl/amr_mem/vivado.jou
#-----------------------------------------------------------
source synth.tcl
set_param synth.elabortation.rodinMOreOptions "rt::set_parameter var_size_limit 4194304"
set_param synth.elabortation.rodinMoreOptions "rt::set_parameter var_size_limit 4194304"
set_param synth.elaboration.rodinMoreOptions "rt::set_parameter var_size_limit 4194304"
vi ll
check_syntax 
source synth.tcl 
vi ram_3d.sv 
source synth.tcl 
source synth.tcl 
vi mem.sv 
vi mem.sv 
source synth.tcl 
vi utiliziation.rpt 
source synth.tcl 
vi utiliziation.rpt 
vi vivado.log 
