Info: Start Nativelink Simulation process

========= EDA Simulation Settings =====================

Sim Mode              :  Gate
Family                :  max10
Quartus root          :  c:/intelfpga_lite/18.1/quartus/bin64/
Quartus sim root      :  c:/intelfpga_lite/18.1/quartus/eda/sim_lib
Simulation Tool       :  modelsim-altera
Simulation Language   :  verilog
Simulation Mode       :  GUI
Sim Output File       :  half_adder.vo
Sim SDF file          :  half_adder__verilog.sdo
Sim dir               :  simulation\modelsim

=======================================================

Info: Starting NativeLink simulation with ModelSim-Altera software
Sourced NativeLink script c:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/modelsim.tcl
Warning: File half_adder_run_msim_gate_verilog.do already exists - backing up current file as half_adder_run_msim_gate_verilog.do.bak
Probing transcript
ModelSim-Altera Info: # Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
ModelSim-Altera Info: # do half_adder_run_msim_gate_verilog.do
ModelSim-Altera Info: # if {[file exists gate_work]} {
ModelSim-Altera Info: # 	vdel -lib gate_work -all
ModelSim-Altera Info: # }
ModelSim-Altera Info: # vlib gate_work
ModelSim-Altera Info: # vmap work gate_work
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
ModelSim-Altera Info: # vmap work gate_work 
ModelSim-Altera Info: # Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
ModelSim-Altera Info: # Modifying modelsim.ini
ModelSim-Altera Info: # 
ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+. {half_adder.vo}
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
ModelSim-Altera Info: # Start time: 20:33:14 on Nov 05,2020
ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work "+incdir+." half_adder.vo 
ModelSim-Altera Info: # -- Compiling module half_adder
ModelSim-Altera Info: # -- Compiling module hard_block
ModelSim-Altera Info: # 
ModelSim-Altera Info: # Top level modules:
ModelSim-Altera Info: # 	half_adder
ModelSim-Altera Info: # End time: 20:33:15 on Nov 05,2020, Elapsed time: 0:00:01
ModelSim-Altera Info: # Errors: 0, Warnings: 0
ModelSim-Altera Info: # 
ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/Week\ 10/half_adder {C:/intelFPGA_lite/18.1/Week 10/half_adder/half_adder_testbench.v}
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
ModelSim-Altera Info: # Start time: 20:33:15 on Nov 05,2020
ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/Week 10/half_adder" C:/intelFPGA_lite/18.1/Week 10/half_adder/half_adder_testbench.v 
ModelSim-Altera Info: # -- Compiling module half_adder_testbench
ModelSim-Altera Info: # 
ModelSim-Altera Info: # Top level modules:
ModelSim-Altera Info: # 	half_adder_testbench
ModelSim-Altera Info: # End time: 20:33:15 on Nov 05,2020, Elapsed time: 0:00:00
ModelSim-Altera Info: # Errors: 0, Warnings: 0
ModelSim-Altera Info: # 
ModelSim-Altera Info: # vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs="+acc"  half_adder_testbench
ModelSim-Altera Info: # vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs=""+acc"" half_adder_testbench 
ModelSim-Altera Info: # Start time: 20:33:15 on Nov 05,2020
ModelSim-Altera Info: # Loading work.half_adder_testbench
ModelSim-Altera Info: # Loading work.half_adder
ModelSim-Altera Info: # ** Error (suppressible): (vsim-3009) [TSCALE] - Module 'half_adder_testbench' does not have a timeunit/timeprecision specification in effect, but other modules do.
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /half_adder_testbench/ha File: half_adder.vo
ModelSim-Altera Info: # Loading work.hard_block
ModelSim-Altera Info: # Loading fiftyfivenm_ver.fiftyfivenm_lcell_comb
ModelSim-Altera Info: # Loading fiftyfivenm_ver.fiftyfivenm_io_obuf
ModelSim-Altera Info: # Loading fiftyfivenm_ver.fiftyfivenm_io_ibuf
ModelSim-Altera Info: # Loading fiftyfivenm_ver.fiftyfivenm_unvm
ModelSim-Altera Info: # Loading fiftyfivenm_ver.fiftyfivenm_adcblock
ModelSim-Altera Info: # Error loading design
ModelSim-Altera Info: # Error: Error loading design
ModelSim-Altera Info: #        Pausing macro execution
ModelSim-Altera Info: # MACRO ./half_adder_run_msim_gate_verilog.do PAUSED at line 12
ModelSim-Altera Info: vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs=\"+acc\" work.half_adder_testbench
ModelSim-Altera Info: # vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs=""+acc"" work.half_adder_testbench 
ModelSim-Altera Info: # Start time: 20:33:15 on Nov 05,2020
ModelSim-Altera Info: # Loading work.half_adder_testbench
ModelSim-Altera Info: # Loading work.half_adder
ModelSim-Altera Info: # ** Error (suppressible): (vsim-3009) [TSCALE] - Module 'half_adder_testbench' does not have a timeunit/timeprecision specification in effect, but other modules do.
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /half_adder_testbench/ha File: half_adder.vo
ModelSim-Altera Info: # Loading work.hard_block
ModelSim-Altera Info: # Loading fiftyfivenm_ver.fiftyfivenm_lcell_comb
ModelSim-Altera Info: # Loading fiftyfivenm_ver.fiftyfivenm_io_obuf
ModelSim-Altera Info: # Loading fiftyfivenm_ver.fiftyfivenm_io_ibuf
ModelSim-Altera Info: # Loading fiftyfivenm_ver.fiftyfivenm_unvm
ModelSim-Altera Info: # Loading fiftyfivenm_ver.fiftyfivenm_adcblock
ModelSim-Altera Info: # Error loading design
ModelSim-Altera Info: # Error: Error loading design
ModelSim-Altera Info: #        Pausing macro execution
ModelSim-Altera Info: # MACRO ./half_adder_run_msim_gate_verilog.do PAUSED at line 12
ModelSim-Altera Info: vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs=\"+acc\" work.half_adder_testbench
ModelSim-Altera Info: # vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs=""+acc"" work.half_adder_testbench 
ModelSim-Altera Info: # Start time: 20:33:15 on Nov 05,2020
ModelSim-Altera Info: # Loading work.half_adder_testbench
ModelSim-Altera Info: # Loading work.half_adder
ModelSim-Altera Info: # ** Error (suppressible): (vsim-3009) [TSCALE] - Module 'half_adder_testbench' does not have a timeunit/timeprecision specification in effect, but other modules do.
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /half_adder_testbench/ha File: half_adder.vo
ModelSim-Altera Info: # Loading work.hard_block
ModelSim-Altera Info: # Loading fiftyfivenm_ver.fiftyfivenm_lcell_comb
ModelSim-Altera Info: # Loading fiftyfivenm_ver.fiftyfivenm_io_obuf
ModelSim-Altera Info: # Loading fiftyfivenm_ver.fiftyfivenm_io_ibuf
ModelSim-Altera Info: # Loading fiftyfivenm_ver.fiftyfivenm_unvm
ModelSim-Altera Info: # Loading fiftyfivenm_ver.fiftyfivenm_adcblock
ModelSim-Altera Info: # Error loading design
ModelSim-Altera Info: # Error: Error loading design
ModelSim-Altera Info: #        Pausing macro execution
ModelSim-Altera Info: # MACRO ./half_adder_run_msim_gate_verilog.do PAUSED at line 12
ModelSim-Altera Info: vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs=\"+acc\" work.half_adder_testbench
ModelSim-Altera Info: # vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs=""+acc"" work.half_adder_testbench 
ModelSim-Altera Info: # Start time: 20:33:15 on Nov 05,2020
ModelSim-Altera Info: # Loading work.half_adder_testbench
ModelSim-Altera Info: # Loading work.half_adder
ModelSim-Altera Info: # ** Error (suppressible): (vsim-3009) [TSCALE] - Module 'half_adder_testbench' does not have a timeunit/timeprecision specification in effect, but other modules do.
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /half_adder_testbench/ha File: half_adder.vo
ModelSim-Altera Info: # Loading work.hard_block
ModelSim-Altera Info: # Loading fiftyfivenm_ver.fiftyfivenm_lcell_comb
ModelSim-Altera Info: # Loading fiftyfivenm_ver.fiftyfivenm_io_obuf
ModelSim-Altera Info: # Loading fiftyfivenm_ver.fiftyfivenm_io_ibuf
ModelSim-Altera Info: # Loading fiftyfivenm_ver.fiftyfivenm_unvm
ModelSim-Altera Info: # Loading fiftyfivenm_ver.fiftyfivenm_adcblock
ModelSim-Altera Info: # Error loading design
ModelSim-Altera Info: # Error: Error loading design
ModelSim-Altera Info: #        Pausing macro execution
ModelSim-Altera Info: # MACRO ./half_adder_run_msim_gate_verilog.do PAUSED at line 12
ModelSim-Altera Info: # End time: 20:46:41 on Nov 05,2020, Elapsed time: 0:13:26
ModelSim-Altera Info: # Errors: 4, Warnings: 0
Info: NativeLink simulation flow was successful
