# $Revision: 1.2.2.2.2.1 $
Model {
  Name			  "dsppluck"
  Version		  6.0
  GraphicalInterface {
    NumRootInports	    0
    NumRootOutports	    0
    ParameterArgumentNames  ""
    ComputedModelVersion    "1.182"
    NumTestPointedSignals   0
  }
  SaveDefaultBlockParams  on
  SampleTimeColors	  on
  LibraryLinkDisplay	  "none"
  WideLines		  on
  ShowLineDimensions	  on
  ShowPortDataTypes	  on
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  RecordCoverage	  off
  CovPath		  "/"
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeVarName	  "covCumulativeData"
  CovCumulativeReport	  off
  CovReportOnPause	  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  DataTypeOverride	  "UseLocalSettings"
  MinMaxOverflowLogging	  "UseLocalSettings"
  MinMaxOverflowArchiveMode "Overwrite"
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  off
  Created		  "Sat Apr 06 08:13:32 2002"
  Creator		  "orofinod"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "schim"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Tue Apr 06 11:35:39 2004"
  ModelVersionFormat	  "1.%<AutoIncrement:182>"
  ConfigurationManager	  "None"
  SimParamPage		  "Solver"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  AccelSystemTargetFile	  "accel.tlc"
  AccelTemplateMakefile	  "accel_default_tmf"
  AccelMakeCommand	  "make_rtw"
  TryForcingSFcnDF	  off
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  BufferReuse		  on
  ProdHWDeviceType	  "Specified"
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      1
      Version		      "1.0.3"
      Array {
	Type			"Handle"
	Dimension		8
	Simulink.SolverCC {
	  $ObjectID		  2
	  Version		  "1.0.3"
	  StartTime		  "0.0"
	  StopTime		  "40/16"
	  AbsTol		  "auto"
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  RelTol		  "1e-3"
	  SolverMode		  "Auto"
	  Solver		  "FixedStepDiscrete"
	  ZeroCrossControl	  "UseLocalSettings"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  RateTranMode		  "Deterministic"
	}
	Simulink.DataIOCC {
	  $ObjectID		  3
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "OutputOption"
	    PropName		    "DisabledProps"
	  }
	  Version		  "1.0.3"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveFormat		  "Array"
	  SaveOutput		  off
	  SaveState		  off
	  SaveTime		  off
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "sigsOut"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  4
	  Version		  "1.0.3"
	  BlockReduction	  on
	  BooleanDataType	  on
	  ConditionallyExecuteInputs on
	  ConditionalExecOptimization "on_for_testing"
	  InlineParams		  off
	  InlineInvariantSignals  off
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnforceIntegerDowncast  on
	  ExpressionFolding	  on
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  on
	  ParameterPooling	  on
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  on
	  NoFixptDivByZeroProtection off
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	}
	Simulink.DebuggingCC {
	  $ObjectID		  5
	  Version		  "1.0.3"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  CheckSSInitialOutputMsg on
	  CheckExecutionContextPreStartOutputMsg on
	  CheckExecutionContextRuntimeOutputMsg	on
	  SignalResolutionControl "TryResolveAllWithWarning"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  SolverPrmCheckMsg	  "none"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterPrecisionLossMsg "warning"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  UniqueDataStoreMsg	  "none"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	}
	Simulink.HardwareCC {
	  $ObjectID		  6
	  Version		  "1.0.3"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  32
	  ProdBitPerInt		  16
	  ProdBitPerLong	  32
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdHWDeviceType	  "Specified"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetShiftRightIntArith on
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  off
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  7
	  Version		  "1.0.3"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  ModelReferenceNumInstancesAllowed "Multi"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  8
	  Version		  "1.0.3"
	  SystemTargetFile	  "grt.tlc"
	  GenCodeOnly		  on
	  MakeCommand		  "make_rtw"
	  TemplateMakefile	  "grt_default_tmf"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ConfigAtBuild		  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      9
	      Version		      "1.0.3"
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement on
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      IncDataTypeInIds	      off
	      PrefixModelToSubsysFcnNames on
	      CustomSymbolStr	      "$R$N$M"
	      MangleLength	      1
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      SimulinkBlockComments   on
	      EnableCustomComments    off
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      10
	      Version		      "1.0.3"
	      TargetFcnLib	      "ansi_tfl_tmw.mat"
	      GenFloatMathFcnCalls    "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      IsPILTarget	      off
	      ModelReferenceCompliant on
	      IncludeMdlTerminateFcn  on
	      CombineOutputUpdateFcns off
	      SuppressErrorStatus     off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      GenerateASAP2	      off
	    }
	    PropName		    "Components"
	  }
	}
	Simulink.SFSimCC {
	  $ObjectID		  11
	  Version		  "1.0.3"
	  SFSimApplyToAllLibs	  on
	  SFSimEnableDebug	  on
	  SFSimOverflowDetection  on
	  SFSimEcho		  on
	  SFSimBuildMode	  "Incremental"
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      SimulationMode	      "normal"
      ExtraOptions	      "-aGenRTModel=1 "
      CurrentDlgPage	      "Solver"
    }
    PropName		    "ConfigurationSets"
  }
  Simulink.ConfigSet {
    $PropName		    "ActiveConfigurationSet"
    $ObjectID		    1
  }
  BlockDefaults {
    Orientation		    "right"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
  }
  BlockParameterDefaults {
    Block {
      BlockType		      Assignment
      InputType		      "Vector"
      IndexMode		      "One-based"
      IndexIsStartValue	      off
      ElementSrc	      "Internal"
      Elements		      "1"
      RowSrc		      "Internal"
      Rows		      "1"
      ColumnSrc		      "Internal"
      Columns		      "1"
      OutputDimensions	      "[1 1]"
      DiagnosticForDimensions "None"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Constant
      Value		      "1"
      VectorParams1D	      on
      OutDataTypeMode	      "Inherit from 'Constant value'"
      OutDataType	      "sfix(16)"
      ConRadixGroup	      "Use specified scaling"
      OutScaling	      "2^0"
      SampleTime	      "inf"
    }
    Block {
      BlockType		      EnablePort
      StatesWhenEnabling      "held"
      ShowOutputPort	      off
      ZeroCross		      on
    }
    Block {
      BlockType		      FrameConversion
      OutFrame		      "Frame based"
    }
    Block {
      BlockType		      FromWorkspace
      VariableName	      "simulink_input"
      SampleTime	      "-1"
      Interpolate	      on
      OutputAfterFinalValue   "Extrapolation"
    }
    Block {
      BlockType		      Gain
      Gain		      "1"
      Multiplication	      "Element-wise(K.*u)"
      ParameterDataTypeMode   "Same as input"
      ParameterDataType	      "sfix(16)"
      ParameterScalingMode    "Best Precision: Matrix-wise"
      ParameterScaling	      "2^0"
      OutDataTypeMode	      "Same as input"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Inport
      Port		      "1"
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      SampleTime	      "-1"
      DataType		      "auto"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      SignalType	      "auto"
      SamplingMode	      "auto"
      Interpolate	      on
    }
    Block {
      BlockType		      Mux
      Inputs		      "4"
      DisplayOption	      "none"
      BusObject		      "BusObject"
      NonVirtualBus	      off
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      SampleTime	      "-1"
      DataType		      "auto"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      SignalType	      "auto"
      SamplingMode	      "auto"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      Selector
      InputType		      "Vector"
      IndexMode		      "One-based"
      ElementSrc	      "Internal"
      Elements		      "1"
      RowSrc		      "Internal"
      Rows		      "1"
      ColumnSrc		      "Internal"
      Columns		      "1"
      InputPortWidth	      "-1"
      IndexIsStartValue	      off
      OutputPortSize	      "1"
    }
    Block {
      BlockType		      "S-Function"
      FunctionName	      "system"
      PortCounts	      "[]"
      SFunctionModules	      "''"
    }
    Block {
      BlockType		      SignalSpecification
      Dimensions	      "-1"
      SampleTime	      "-1"
      DataType		      "auto"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      SignalType	      "auto"
      SamplingMode	      "auto"
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      on
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      MinMaxOverflowLogging   "UseLocalSettings"
    }
    Block {
      BlockType		      Sum
      IconShape		      "rectangular"
      Inputs		      "++"
      InputSameDT	      on
      OutDataTypeMode	      "Same as first input"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      ToWorkspace
      VariableName	      "simulink_output"
      MaxDataPoints	      "1000"
      Decimation	      "1"
      SampleTime	      "0"
      FixptAsFi		      off
    }
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  System {
    Name		    "dsppluck"
    Location		    [76, 222, 539, 526]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    Block {
      BlockType		      Reference
      Name		      "Buffer"
      Ports		      [1, 1]
      Position		      [250, 85, 300, 135]
      ShowName		      off
      SourceBlock	      "dspbuff3/Buffer"
      SourceType	      "Buffer"
      N			      "128"
      V			      "0"
      ic		      "0"
      Port {
	PortType		0
	PortNumber		1
	ShowSigGenPortName	on
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Frequency\nand Timing"
      Ports		      [0, 2]
      Position		      [25, 50, 110, 130]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      PropExecContextAcrossSSBoundary on
      RTWSystemCode	      "Auto"
      MaskPromptString	      "Pluck time indices:|Fret position:|Sample time:"
      MaskStyleString	      "edit,edit,edit"
      MaskTunableValueString  "on,on,on"
      MaskCallbackString      "||"
      MaskEnableString	      "on,on,on"
      MaskVisibilityString    "on,on,on"
      MaskToolTipString	      "on,on,on"
      MaskVarAliasString      ",,"
      MaskVariables	      "ptime=@1;fret=@2;Ts=@3;"
      MaskInitialization      "% Fret position (frequency) signal\np=ptime(:);"
" q=ones(size(p)).*fret(:);\np=p(:); q=q(:);\nfreq.time=p*Ts;\nfreq.signals.va"
"lues=uint16(q);\nfreq.signals.dimensions=1;\n\n% Pluck timing (enable) signal"
"\np=ptime(:); p=p(2:end); q=ones(size(p));\np=[p p+1]'; p=[1;p(:)];\nq=[zeros"
"(size(q)) q]'; q=[1;q(:)];\nena.time=p*Ts;\nena.signals.values=boolean(q);\ne"
"na.signals.dimensions=1;\n"
      MaskDisplay	      "disp('Instrument');\n"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "[0 5000 7500 10000 15000]|[30 14 14 23 8]|1/160"
"00"
      MaskTabNameString	      ",,"
      System {
	Name			"Frequency\nand Timing"
	Location		[44, 469, 248, 638]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  FromWorkspace
	  Name			  "Fret Position"
	  Position		  [25, 87, 65, 113]
	  NamePlacement		  "alternate"
	  VariableName		  "freq"
	  SampleTime		  "Ts"
	  Interpolate		  off
	  OutputAfterFinalValue	  "Holding final value"
	}
	Block {
	  BlockType		  FromWorkspace
	  Name			  "Pluck Timing"
	  Position		  [25, 27, 65, 53]
	  NamePlacement		  "alternate"
	  VariableName		  "ena"
	  SampleTime		  "Ts"
	  Interpolate		  off
	  OutputAfterFinalValue	  "Holding final value"
	}
	Block {
	  BlockType		  Outport
	  Name			  "pluck"
	  Position		  [90, 33, 120, 47]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "fret"
	  Position		  [90, 93, 120, 107]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Line {
	  SrcBlock		  "Pluck Timing"
	  SrcPort		  1
	  DstBlock		  "pluck"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Fret Position"
	  SrcPort		  1
	  DstBlock		  "fret"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "NT-specific Demo"
      Ports		      []
      Position		      [65, 215, 171, 259]
      BackgroundColor	      "cyan"
      DropShadow	      on
      NamePlacement	      "alternate"
      ShowName		      off
      OpenFcn		      "dsppluck_win32"
      FontName		      "Arial"
      FontSize		      14
      FontWeight	      "bold"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      PropExecContextAcrossSSBoundary on
      RTWSystemCode	      "Auto"
      MaskType		      "NT-only Demo"
      MaskDisplay	      "disp('PC/Windows\\nDemo')"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      System {
	Name			"NT-specific Demo"
	Location		[51, 666, 589, 839]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Playback\nSignal"
      Ports		      []
      Position		      [179, 215, 298, 261]
      DropShadow	      on
      NamePlacement	      "alternate"
      ShowName		      off
      StopFcn		      "sound(double(y_pluck),16000);"
      OpenFcn		      "if exist('y_pluck','var'),                     "
"         \n   sound(double(y_pluck),16000);                        \nelse    "
"                                                \n   errordlg('Run model befo"
"re playing.', ...            \n               'Signal Processing Blockset Dem"
"o Error');\nend                                                     \n       "
"                                                 "
      FontName		      "Arial"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      PropExecContextAcrossSSBoundary on
      RTWSystemCode	      "Auto"
      MaskType		      "Original Signal"
      MaskDisplay	      "disp('Playback\\nSignal')"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      System {
	Name			"Playback\nSignal"
	Location		[205, 329, 571, 536]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Plucked String"
      Ports		      [1, 1, 1]
      Position		      [145, 86, 210, 134]
      ShowName		      off
      TreatAsAtomicUnit	      on
      MinAlgLoopOccurrences   off
      PropExecContextAcrossSSBoundary on
      RTWSystemCode	      "Auto"
      MaskType		      "Plucked String Simulator"
      MaskDescription	      "Simulates a plucked string.  Input signal is a "
"scalar integer value indicating the placement of the \"bridge\", e.g., it set"
"s the frequency of the output.  Lower numbers lead to higher frequencies, and"
" this must be <= L, the length of the delay line.\n\nString Length is a relat"
"ive measure, specified in number of discrete samples, which is related to the"
" length of the digital delay line.  It must be > 3 based on the reflection fi"
"lter being used.\n\nPluck Point is the position, in samples, along the string"
" at which the displacement is centered.  This must be less than or equal to t"
"he string length.\n\nPickup Index is the position,  in samples, at which the "
"\"vibration\" is \"sampled\" to determine the output signal.\n"
      MaskHelp		      "web(dspbhelp);\n\n"
      MaskPromptString	      "String length, L (number of samples):|Reflectio"
"n filter (FIR):|Pluck point, P (0 < P <= L):|Pickup index, i (0 < i <= L):"
      MaskStyleString	      "edit,edit,edit,edit"
      MaskTunableValueString  "off,off,off,on"
      MaskCallbackString      "|||"
      MaskEnableString	      "on,on,on,on"
      MaskVisibilityString    "on,on,on,on"
      MaskToolTipString	      "on,on,on,on"
      MaskVarAliasString      ",,,"
      MaskVariables	      "SLen=@1;H=@2;PPt=@3;PickupIdx=@4;"
      MaskInitialization      "% [LtInit,RtInit] = dspblkpluck(SLen,PPt,H);\n%"
"\n% pluck position is given as a sample count\n% create triangular waveform f"
"or initialization\nx = [ (0:floor(PPt))./PPt, ...\n      (SLen-1-((floor(PPt)"
"+1):(SLen-1)))./(SLen-1-PPt) ];\n\n% Because initial velocity profile is flat"
",\n% initial displacement profile is equal in\n% leftgoing and rightgoing wav"
"es.\n%\n% Make right-going delay-line long enough to\n% hold refl filter poin"
"ts centered at the end\n% point (for calculating zero-phase reflection)\nLtIn"
"it  = x/2;\nRtInit = [x/2, zeros(1, length(H) - floor(length(H)/2))];\n"
      MaskDisplay	      "disp('Digital\\nWaveguide\\nSynthesis')"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "35|single(-[.25 .5 .25])|30|30"
      MaskTabNameString	      ",,,"
      Port {
	PortType		0
	PortNumber		1
	ShowSigGenPortName	on
      }
      Port {
	PortType		0
	PortNumber		2
	ShowSigGenPortName	on
      }
      System {
	Name			"Plucked String"
	Location		[123, 524, 717, 738]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "BridgeIdx"
	  Position		  [30, 18, 60, 32]
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  EnablePort
	  Name			  "Enable"
	  Ports			  []
	  Position		  [205, 95, 225, 115]
	  StatesWhenEnabling	  "reset"
	  ZeroCross		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Dot Product"
	  Ports			  [2, 1]
	  Position		  [72, 70, 103, 95]
	  Orientation		  "up"
	  ShowName		  off
	  SourceBlock		  "simulink/Math\nOperations/Dot Product"
	  SourceType		  "Dot Product"
	  InputSameDT		  off
	  OutputDataTypeScalingMode "Inherit via internal rule"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^-10"
	  LockScale		  off
	  RndMeth		  "Floor"
	  DoSatur		  off
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Gain
	  Name			  "Gain"
	  Position		  [503, 65, 537, 95]
	  Orientation		  "down"
	  NamePlacement		  "alternate"
	  ShowName		  off
	  Gain			  "-1"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Left Delay Line"
	  Ports			  [2, 1]
	  Position		  [115, 14, 185, 56]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  PropExecContextAcrossSSBoundary on
	  RTWSystemCode		  "Auto"
	  MaskType		  "Variable Delay Line"
	  MaskDescription	  "Shift out delay line contents and store inp"
"ut data into delay line at point specified by the Index port.\n\nIndex port e"
"xpects a 1-based index."
	  MaskHelp		  "web(dspbhelp);\n"
	  MaskPromptString	  "Delay line size:|Initial conditions:"
	  MaskStyleString	  "edit,edit"
	  MaskTunableValueString  "off,off"
	  MaskCallbackString	  "|"
	  MaskEnableString	  "on,on"
	  MaskVisibilityString	  "on,on"
	  MaskToolTipString	  "on,on"
	  MaskVarAliasString	  ","
	  MaskVariables		  "siz=@1;ic=@2;"
	  MaskDisplay		  "disp('Variable\\nDelay\\nLine');"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "length(LtInit)|LtInit"
	  MaskTabNameString	  ","
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	  System {
	    Name		    "Left Delay Line"
	    Location		    [339, 190, 909, 372]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "Index"
	      Position		      [55, 103, 85, 117]
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "Value"
	      Position		      [15, 88, 45, 102]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Assignment
	      Name		      "Assignment"
	      Ports		      [3, 1]
	      Position		      [120, 70, 195, 120]
	      ShowName		      off
	      ElementSrc	      "External"
	      Columns		      "-1"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	      Port {
		PortType		0
		PortNumber		2
		ShowSigGenPortName	on
	      }
	      Port {
		PortType		0
		PortNumber		3
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      Ports		      [1, 1]
	      Position		      [245, 79, 290, 111]
	      SourceBlock	      "dspsigops/Delay"
	      SourceType	      "Delay"
	      dly_unit		      "Samples"
	      delay		      "1"
	      ic_detail		      on
	      dif_ic_for_ch	      on
	      dif_ic_for_dly	      off
	      ic		      "ic"
	      reset_popup	      "None"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Frame Status\nConversion"
	      Ports		      [1, 1]
	      Position		      [410, 76, 455, 114]
	      ShowName		      off
	      SourceBlock	      "dspsigattribs/Frame Status\nConversion"
	      SourceType	      "Frame Status Conversion"
	      ShowPortLabels	      off
	      growRefPort	      off
	      outframe		      "Frame-based"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Matrix\nConcatenation"
	      Ports		      [2, 1]
	      Position		      [200, 20, 255, 60]
	      Orientation	      "left"
	      NamePlacement	      "alternate"
	      ShowName		      off
	      SourceBlock	      "simulink/Math\nOperations/Matrix\nConca"
"tenation"
	      SourceType	      "Matrix Concatenation"
	      numInports	      "2"
	      catMethod		      "Vertical"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	      Port {
		PortType		0
		PortNumber		2
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Selector
	      Name		      "Selector"
	      Ports		      [1, 1]
	      Position		      [320, 15, 360, 45]
	      Orientation	      "left"
	      NamePlacement	      "alternate"
	      ShowName		      off
	      Elements		      "2:siz"
	      InputPortWidth	      "siz"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      SignalSpecification
	      Name		      "Signal Specification"
	      Position		      [90, 26, 150, 54]
	      Orientation	      "left"
	      NamePlacement	      "alternate"
	      ShowName		      off
	      Dimensions	      "siz"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Zero"
	      Position		      [275, 38, 300, 62]
	      Orientation	      "left"
	      NamePlacement	      "alternate"
	      ShowName		      off
	      Value		      "0"
	      VectorParams1D	      off
	      OutDataTypeMode	      "Inherit via back propagation"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out"
	      Position		      [480, 88, 510, 102]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Line {
	      SrcBlock		      "Assignment"
	      SrcPort		      1
	      DstBlock		      "Delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Zero"
	      SrcPort		      1
	      DstBlock		      "Matrix\nConcatenation"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Matrix\nConcatenation"
	      SrcPort		      1
	      DstBlock		      "Signal Specification"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Signal Specification"
	      SrcPort		      1
	      Points		      [-35, 0; 0, 40]
	      DstBlock		      "Assignment"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Selector"
	      SrcPort		      1
	      DstBlock		      "Matrix\nConcatenation"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Value"
	      SrcPort		      1
	      DstBlock		      "Assignment"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Index"
	      SrcPort		      1
	      DstBlock		      "Assignment"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      Points		      [85, 0]
	      Branch {
		Points			[0, -65]
		DstBlock		"Selector"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Frame Status\nConversion"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Frame Status\nConversion"
	      SrcPort		      1
	      DstBlock		      "Out"
	      DstPort		      1
	    }
	    Annotation {
	      Position		      [396, 115]
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Multiport\nSelector"
	  Ports			  [1, 2]
	  Position		  [230, 15, 290, 55]
	  ShowName		  off
	  SourceBlock		  "dspindex/Multiport\nSelector"
	  SourceType		  "Multiport Selector"
	  rowsOrCols		  "Rows"
	  idxCellArray		  "{1, PickupIdx}"
	  idxErrMode		  "Clip Index"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Multiport\nSelector1"
	  Ports			  [1, 2]
	  Position		  [340, 125, 395, 165]
	  Orientation		  "left"
	  NamePlacement		  "alternate"
	  ShowName		  off
	  SourceBlock		  "dspindex/Multiport\nSelector"
	  SourceType		  "Multiport Selector"
	  rowsOrCols		  "Rows"
	  idxCellArray		  "{PickupIdx, 1:length(H)}"
	  idxErrMode		  "Clip Index"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Constant
	  Name			  "Reflection\nFilter"
	  Position		  [30, 160, 60, 180]
	  NamePlacement		  "alternate"
	  Value			  "H"
	  VectorParams1D	  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Right Delay Line"
	  Ports			  [1, 1]
	  Position		  [445, 130, 505, 160]
	  Orientation		  "left"
	  NamePlacement		  "alternate"
	  SourceBlock		  "dspbuff3/Delay Line"
	  SourceType		  "Delay Line"
	  siz			  "length(RtInit)"
	  ic			  "RtInit"
	  directfeed		  off
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Sum
	  Name			  "Sum"
	  Ports			  [2, 1]
	  Position		  [315, 35, 335, 55]
	  ShowName		  off
	  IconShape		  "round"
	  Inputs		  "|++"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out"
	  Position		  [400, 38, 425, 52]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Line {
	  SrcBlock		  "Sum"
	  SrcPort		  1
	  DstBlock		  "Out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "BridgeIdx"
	  SrcPort		  1
	  DstBlock		  "Left Delay Line"
	  DstPort		  1
	}
	Line {
	  Labels		  [2, 0]
	  SrcBlock		  "Dot Product"
	  SrcPort		  1
	  Points		  [0, -20]
	  DstBlock		  "Left Delay Line"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Gain"
	  SrcPort		  1
	  DstBlock		  "Right Delay Line"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Multiport\nSelector"
	  SrcPort		  1
	  Points		  [225, 0]
	  DstBlock		  "Gain"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Right Delay Line"
	  SrcPort		  1
	  DstBlock		  "Multiport\nSelector1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Left Delay Line"
	  SrcPort		  1
	  DstBlock		  "Multiport\nSelector"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reflection\nFilter"
	  SrcPort		  1
	  Points		  [15, 0]
	  DstBlock		  "Dot Product"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Multiport\nSelector"
	  SrcPort		  2
	  DstBlock		  "Sum"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Multiport\nSelector1"
	  SrcPort		  2
	  Points		  [-240, 0]
	  DstBlock		  "Dot Product"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Multiport\nSelector1"
	  SrcPort		  1
	  Points		  [-10, 0]
	  DstBlock		  "Sum"
	  DstPort		  2
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "Signal To\nWorkspace"
      Ports		      [1]
      Position		      [370, 93, 425, 127]
      FontName		      "Arial"
      SourceBlock	      "dspsnks4/Signal To\nWorkspace"
      SourceType	      "Signal To Workspace"
      ShowPortLabels	      on
      VariableName	      "y_pluck"
      MaxDataPoints	      "inf"
      Decimation	      "1"
      FrameMode		      "Concatenate frames (2-D array)"
      FixptAsFi		      off
      Port {
	PortType		0
	PortNumber		1
	ShowSigGenPortName	on
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Theory of Operation"
      Ports		      []
      Position		      [180, 166, 298, 210]
      BackgroundColor	      "cyan"
      DropShadow	      on
      NamePlacement	      "alternate"
      ShowName		      off
      OpenFcn		      "helpview(fullfile(matlabroot,'toolbox','dspblks"
"','dspdemos','dsppluck.html'))"
      FontName		      "Arial"
      FontSize		      14
      FontWeight	      "bold"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      PropExecContextAcrossSSBoundary on
      RTWSystemCode	      "Auto"
      MaskType		      "Theory of Operation"
      MaskDisplay	      "disp('Theory of\\nOperation')"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      System {
	Name			"Theory of Operation"
	Location		[181, 399, 674, 681]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Annotation {
	  Name			  "This is a simulation of a plucked string th"
"at employs digital\nwaveguide synthesis.  An on-line textbook, entitled:\n   "
"    Digital Waveguide Modeling of Musical Instruments\nauthored by Julius O. "
"Smith III is available, last we checked, at:\n       http://www-ccrma.stanfor"
"d.edu/~jos/waveguide/\nand covers significant background related to digital w"
"aveguides.\n\nThe Harmony Central website also provides very useful\nbackgrou"
"nd information on a variety of related topics:\n    http://www.harmony-centra"
"l.com/Synth/Articles/Physical_Modeling/\n\nThis Simulink implementation is ba"
"sed largely on an original\nM-file implementation available from Daniel Ellis"
", at:\n      http://www.ee.columbia.edu/~dpwe/resources/matlab\n"
	  Position		  [26, 143]
	  HorizontalAlignment	  "left"
	  FontName		  "Arial"
	  FontSize		  14
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "What is this?"
      Ports		      []
      Position		      [65, 165, 171, 209]
      BackgroundColor	      "cyan"
      DropShadow	      on
      NamePlacement	      "alternate"
      ShowName		      off
      FontName		      "Arial"
      FontSize		      14
      FontWeight	      "bold"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      PropExecContextAcrossSSBoundary on
      RTWSystemCode	      "Auto"
      MaskType		      "Frame-Based Simulation Info"
      MaskDisplay	      "disp('What is this?')"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      System {
	Name			"What is this?"
	Location		[136, 310, 525, 557]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Annotation {
	  Name			  "This simulation demonstrates the use of dig"
"ital\nwaveguide synthesis for a plucked string.\n\nRun the simulation until i"
"t completes (approx.\n2.5 seconds of simulation time), then the result\nwill "
"be automatically played back using the sound\ncommand.  If you wish to replay"
" the output, just\ndouble-click the \"Playback Signal\" block.\n\nTo see the "
"implementation, be sure to \"Look Under\"\nthe \"Digital Waveguide Synthesis"
"\" block by selecting\nthe block and either hitting \"ctrl+u\", or right clic"
"king\non the block and selecting \"Look Under Mask.\""
	  Position		  [16, 118]
	  HorizontalAlignment	  "left"
	  FontName		  "Arial"
	  FontSize		  14
	}
      }
    }
    Line {
      SrcBlock		      "Plucked String"
      SrcPort		      1
      DstBlock		      "Buffer"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Frequency\nand Timing"
      SrcPort		      2
      DstBlock		      "Plucked String"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Buffer"
      SrcPort		      1
      DstBlock		      "Signal To\nWorkspace"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Frequency\nand Timing"
      SrcPort		      1
      DstBlock		      "Plucked String"
      DstPort		      enable
    }
    Annotation {
      Name		      "  Simulation of a Plucked String  "
      Position		      [191, 21]
      BackgroundColor	      "cyan"
      FontSize		      16
      FontWeight	      "bold"
    }
  }
}
