Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Fri Dec 17 12:34:41 2021
| Host              : lhcelec01 running 64-bit Ubuntu 18.04.6 LTS
| Command           : report_timing_summary -max_paths 10 -file MercuryXU5_EndcapSL_timing_summary_routed.rpt -pb MercuryXU5_EndcapSL_timing_summary_routed.pb -rpx MercuryXU5_EndcapSL_timing_summary_routed.rpx -warn_on_violation
| Design            : MercuryXU5_EndcapSL
| Device            : xczu5ev-sfvc784
| Speed File        : -2  PRODUCTION 1.27 02-28-2020
| Temperature Grade : I
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (2325)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4731)
5. checking no_input_delay (4)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2325)
---------------------------
 There are 2325 register/latch pins with no clock driven by root clock pin: GT_DIFF_REFCLK1_clk_p (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4731)
---------------------------------------------------
 There are 4731 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 3 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.014        0.000                      0                64436        0.010        0.000                      0                64333        0.000        0.000                       0                 25529  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                   ------------         ----------      --------------
RGMII_RX_CLK                                                                                                            {2.000 6.000}        8.000           125.000         
RGMII_RX_CLK_VIRT                                                                                                       {0.000 4.000}        8.000           125.000         
clk_pl_0                                                                                                                {0.000 5.000}        10.000          100.000         
  design_1_i/JTAG_bridge_XCVU13P/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                               {0.000 40.000}       80.000          12.500          
  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                   {0.000 40.000}       80.000          12.500          
    design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q                    {40.000 80.000}      80.000          12.500          
clk_pl_1                                                                                                                {0.000 10.000}       20.000          50.000          
  clk_out1_design_1_clk_wiz_0_0                                                                                         {0.000 4.000}        8.000           125.000         
  clk_out2_design_1_clk_wiz_0_0                                                                                         {0.000 4.000}        8.000           125.000         
    RGMII_TX_CLK_90                                                                                                     {0.000 4.000}        8.000           125.000         
  clk_out3_design_1_clk_wiz_0_0                                                                                         {0.000 20.000}       40.000          25.000          
  clk_out4_design_1_clk_wiz_0_0                                                                                         {0.000 50.000}       100.000         10.000          
    Clk2_5                                                                                                              {0.000 200.000}      400.000         2.500           
design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {0.000 25.000}       50.000          20.000          
mdio1_mdc_clock                                                                                                         {0.000 240.002}      480.004         2.083           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
RGMII_RX_CLK                                                                                                                  3.177        0.000                      0                  203        0.013        0.000                      0                  203        0.000        0.000                       0                    73  
clk_pl_0                                                                                                                      5.109        0.000                      0                61945        0.010        0.000                      0                61945        3.200        0.000                       0                 24575  
  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                        32.965        0.000                      0                 1193        0.019        0.000                      0                 1193       39.468        0.000                       0                   560  
clk_pl_1                                                                                                                                                                                                                                                                  4.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0                                                                                               2.778        0.000                      0                  302        0.020        0.000                      0                  302        0.000        0.000                       0                   141  
  clk_out2_design_1_clk_wiz_0_0                                                                                                                                                                                                                                           0.000        0.000                       0                     3  
  clk_out3_design_1_clk_wiz_0_0                                                                                              36.067        0.000                      0                   10        0.755        0.000                      0                   10       16.000        0.000                       0                    16  
  clk_out4_design_1_clk_wiz_0_0                                                                                                                                                                                                                                          98.929        0.000                       0                     2  
    Clk2_5                                                                                                                  396.038        0.000                      0                   10        0.755        0.000                      0                   10      196.000        0.000                       0                    14  
design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       13.006        0.000                      0                  416        0.032        0.000                      0                  416       24.725        0.000                       0                   168  
mdio1_mdc_clock                                                                                                                                                                                                                                                          40.002        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                        To Clock                                                                                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                        --------                                                                                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
RGMII_RX_CLK_VIRT                                                                                 RGMII_RX_CLK                                                                                            0.014        0.000                      0                    5        0.549        0.000                      0                    5  
                                                                                                  clk_pl_0                                                                                              999.594        0.000                      0                   42                                                                        
design_1_i/JTAG_bridge_XCVU13P/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                           clk_pl_0                                                                                                9.496        0.000                      0                    1        0.100        0.000                      0                    1  
design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                               clk_pl_0                                                                                                9.595        0.000                      0                   41        0.065        0.000                      0                    1  
clk_pl_0                                                                                          design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                     9.580        0.000                      0                   20                                                                        
design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                    36.118        0.000                      0                   10        0.528        0.000                      0                   10  
clk_out3_design_1_clk_wiz_0_0                                                                     clk_out1_design_1_clk_wiz_0_0                                                                           2.824        0.000                      0                   16        1.656        0.000                      0                   16  
Clk2_5                                                                                            clk_out1_design_1_clk_wiz_0_0                                                                           2.503        0.000                      0                   16        1.819        0.000                      0                   16  
clk_out1_design_1_clk_wiz_0_0                                                                     clk_out2_design_1_clk_wiz_0_0                                                                           4.063        0.000                      0                    2        0.246        0.000                      0                    2  
clk_out1_design_1_clk_wiz_0_0                                                                     RGMII_TX_CLK_90                                                                                         0.226        0.000                      0                    5        0.529        0.000                      0                    5  
clk_out1_design_1_clk_wiz_0_0                                                                     clk_out3_design_1_clk_wiz_0_0                                                                           4.893        0.000                      0                   12        0.301        0.000                      0                   12  
clk_out1_design_1_clk_wiz_0_0                                                                     Clk2_5                                                                                                  5.157        0.000                      0                   12        0.019        0.000                      0                   12  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                           From Clock                                                           To Clock                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                           ----------                                                           --------                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                    RGMII_RX_CLK                                                         RGMII_RX_CLK                                                               6.955        0.000                      0                    6        0.339        0.000                      0                    6  
**async_default**                                                    clk_out1_design_1_clk_wiz_0_0                                        clk_out1_design_1_clk_wiz_0_0                                              6.421        0.000                      0                    6        0.263        0.000                      0                    6  
**async_default**                                                    clk_pl_0                                                             clk_pl_0                                                                   7.012        0.000                      0                  140        0.109        0.000                      0                  140  
**async_default**                                                    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q       38.857        0.000                      0                  107        0.122        0.000                      0                  107  
**default**                                                          clk_pl_0                                                                                                                                        9.237        0.000                      0                   42                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  RGMII_RX_CLK
  To Clock:  RGMII_RX_CLK

Setup :            0  Failing Endpoints,  Worst Slack        3.177ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.177ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RGMII_RX_CLK rise@10.000ns - RGMII_RX_CLK fall@6.000ns)
  Data Path Delay:        0.587ns  (logic 0.077ns (13.118%)  route 0.510ns (86.882%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.283ns = ( 12.283 - 10.000 ) 
    Source Clock Delay      (SCD):    3.281ns = ( 9.281 - 6.000 ) 
    Clock Pessimism Removal (CPR):    0.973ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.219ns (routing 0.406ns, distribution 0.813ns)
  Clock Net Delay (Destination): 1.075ns (routing 0.370ns, distribution 0.705ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK fall edge)
                                                      6.000     6.000 f  
    G11                                               0.000     6.000 f  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     6.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     7.017 f  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     7.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     7.017 f  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.017     8.034    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     8.062 f  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=72, routed)          1.219     9.281    i_gmii2rgmii/i_rgmii_gmii/i_fifo/CLK
    SLICE_X10Y116        FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y116        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     9.358 r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[5]/Q
                         net (fo=1, routed)           0.510     9.868    i_gmii2rgmii/i_rgmii_gmii/i_fifo/RdAddrGrayWr_I[5]
    SLICE_X10Y117        FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                     10.000    10.000 r  
    G11                                               0.000    10.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000    10.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510    10.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.674    11.184    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    11.208 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=72, routed)          1.075    12.283    i_gmii2rgmii/i_rgmii_gmii/i_fifo/CLK
    SLICE_X10Y117        FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_reg[5]/C
                         clock pessimism              0.973    13.256    
                         clock uncertainty           -0.235    13.021    
    SLICE_X10Y117        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    13.046    i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_reg[5]
  -------------------------------------------------------------------
                         required time                         13.046    
                         arrival time                          -9.868    
  -------------------------------------------------------------------
                         slack                                  3.177    

Slack (MET) :             3.250ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RGMII_RX_CLK fall@6.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.426ns  (logic 0.079ns (18.545%)  route 0.347ns (81.455%))
  Logic Levels:           0  
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.287ns = ( 8.287 - 6.000 ) 
    Source Clock Delay      (SCD):    3.274ns = ( 5.274 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.973ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.212ns (routing 0.406ns, distribution 0.806ns)
  Clock Net Delay (Destination): 1.079ns (routing 0.370ns, distribution 0.709ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.017     4.034    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.062 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=72, routed)          1.212     5.274    i_gmii2rgmii/i_rgmii_gmii/CLK
    SLICE_X9Y116         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     5.353 r  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]/Q
                         net (fo=20, routed)          0.347     5.700    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Q[0]
    SLICE_X8Y117         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK fall edge)
                                                      6.000     6.000 f  
    G11                                               0.000     6.000 f  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     6.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510     6.510 f  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     6.510 f  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.674     7.184    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     7.208 f  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=72, routed)          1.079     8.287    i_gmii2rgmii/i_rgmii_gmii/i_fifo/CLK
    SLICE_X8Y117         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.973     9.260    
                         clock uncertainty           -0.235     9.024    
    SLICE_X8Y117         FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.074     8.950    i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[0]
  -------------------------------------------------------------------
                         required time                          8.950    
                         arrival time                          -5.700    
  -------------------------------------------------------------------
                         slack                                  3.250    

Slack (MET) :             3.250ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RGMII_RX_CLK fall@6.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.426ns  (logic 0.079ns (18.545%)  route 0.347ns (81.455%))
  Logic Levels:           0  
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.287ns = ( 8.287 - 6.000 ) 
    Source Clock Delay      (SCD):    3.274ns = ( 5.274 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.973ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.212ns (routing 0.406ns, distribution 0.806ns)
  Clock Net Delay (Destination): 1.079ns (routing 0.370ns, distribution 0.709ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.017     4.034    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.062 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=72, routed)          1.212     5.274    i_gmii2rgmii/i_rgmii_gmii/CLK
    SLICE_X9Y116         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     5.353 r  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]/Q
                         net (fo=20, routed)          0.347     5.700    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Q[0]
    SLICE_X8Y117         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK fall edge)
                                                      6.000     6.000 f  
    G11                                               0.000     6.000 f  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     6.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510     6.510 f  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     6.510 f  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.674     7.184    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     7.208 f  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=72, routed)          1.079     8.287    i_gmii2rgmii/i_rgmii_gmii/i_fifo/CLK
    SLICE_X8Y117         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.973     9.260    
                         clock uncertainty           -0.235     9.024    
    SLICE_X8Y117         FDRE (Setup_AFF2_SLICEM_C_R)
                                                     -0.074     8.950    i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[1]
  -------------------------------------------------------------------
                         required time                          8.950    
                         arrival time                          -5.700    
  -------------------------------------------------------------------
                         slack                                  3.250    

Slack (MET) :             3.250ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[2]/R
                            (falling edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RGMII_RX_CLK fall@6.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.426ns  (logic 0.079ns (18.545%)  route 0.347ns (81.455%))
  Logic Levels:           0  
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.287ns = ( 8.287 - 6.000 ) 
    Source Clock Delay      (SCD):    3.274ns = ( 5.274 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.973ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.212ns (routing 0.406ns, distribution 0.806ns)
  Clock Net Delay (Destination): 1.079ns (routing 0.370ns, distribution 0.709ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.017     4.034    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.062 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=72, routed)          1.212     5.274    i_gmii2rgmii/i_rgmii_gmii/CLK
    SLICE_X9Y116         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     5.353 r  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]/Q
                         net (fo=20, routed)          0.347     5.700    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Q[0]
    SLICE_X8Y117         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK fall edge)
                                                      6.000     6.000 f  
    G11                                               0.000     6.000 f  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     6.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510     6.510 f  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     6.510 f  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.674     7.184    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     7.208 f  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=72, routed)          1.079     8.287    i_gmii2rgmii/i_rgmii_gmii/i_fifo/CLK
    SLICE_X8Y117         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.973     9.260    
                         clock uncertainty           -0.235     9.024    
    SLICE_X8Y117         FDRE (Setup_BFF_SLICEM_C_R)
                                                     -0.074     8.950    i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[2]
  -------------------------------------------------------------------
                         required time                          8.950    
                         arrival time                          -5.700    
  -------------------------------------------------------------------
                         slack                                  3.250    

Slack (MET) :             3.250ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[3]/R
                            (falling edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RGMII_RX_CLK fall@6.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.426ns  (logic 0.079ns (18.545%)  route 0.347ns (81.455%))
  Logic Levels:           0  
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.287ns = ( 8.287 - 6.000 ) 
    Source Clock Delay      (SCD):    3.274ns = ( 5.274 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.973ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.212ns (routing 0.406ns, distribution 0.806ns)
  Clock Net Delay (Destination): 1.079ns (routing 0.370ns, distribution 0.709ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.017     4.034    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.062 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=72, routed)          1.212     5.274    i_gmii2rgmii/i_rgmii_gmii/CLK
    SLICE_X9Y116         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     5.353 r  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]/Q
                         net (fo=20, routed)          0.347     5.700    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Q[0]
    SLICE_X8Y117         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK fall edge)
                                                      6.000     6.000 f  
    G11                                               0.000     6.000 f  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     6.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510     6.510 f  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     6.510 f  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.674     7.184    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     7.208 f  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=72, routed)          1.079     8.287    i_gmii2rgmii/i_rgmii_gmii/i_fifo/CLK
    SLICE_X8Y117         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.973     9.260    
                         clock uncertainty           -0.235     9.024    
    SLICE_X8Y117         FDRE (Setup_BFF2_SLICEM_C_R)
                                                     -0.074     8.950    i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[3]
  -------------------------------------------------------------------
                         required time                          8.950    
                         arrival time                          -5.700    
  -------------------------------------------------------------------
                         slack                                  3.250    

Slack (MET) :             3.250ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[4]/R
                            (falling edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RGMII_RX_CLK fall@6.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.426ns  (logic 0.079ns (18.545%)  route 0.347ns (81.455%))
  Logic Levels:           0  
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.287ns = ( 8.287 - 6.000 ) 
    Source Clock Delay      (SCD):    3.274ns = ( 5.274 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.973ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.212ns (routing 0.406ns, distribution 0.806ns)
  Clock Net Delay (Destination): 1.079ns (routing 0.370ns, distribution 0.709ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.017     4.034    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.062 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=72, routed)          1.212     5.274    i_gmii2rgmii/i_rgmii_gmii/CLK
    SLICE_X9Y116         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     5.353 r  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]/Q
                         net (fo=20, routed)          0.347     5.700    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Q[0]
    SLICE_X8Y117         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK fall edge)
                                                      6.000     6.000 f  
    G11                                               0.000     6.000 f  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     6.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510     6.510 f  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     6.510 f  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.674     7.184    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     7.208 f  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=72, routed)          1.079     8.287    i_gmii2rgmii/i_rgmii_gmii/i_fifo/CLK
    SLICE_X8Y117         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.973     9.260    
                         clock uncertainty           -0.235     9.024    
    SLICE_X8Y117         FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.074     8.950    i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[4]
  -------------------------------------------------------------------
                         required time                          8.950    
                         arrival time                          -5.700    
  -------------------------------------------------------------------
                         slack                                  3.250    

Slack (MET) :             3.297ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[5]/R
                            (falling edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RGMII_RX_CLK fall@6.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.323ns  (logic 0.079ns (24.458%)  route 0.244ns (75.542%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.278ns = ( 8.278 - 6.000 ) 
    Source Clock Delay      (SCD):    3.274ns = ( 5.274 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.926ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.212ns (routing 0.406ns, distribution 0.806ns)
  Clock Net Delay (Destination): 1.070ns (routing 0.370ns, distribution 0.700ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.017     4.034    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.062 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=72, routed)          1.212     5.274    i_gmii2rgmii/i_rgmii_gmii/CLK
    SLICE_X9Y116         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     5.353 r  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]/Q
                         net (fo=20, routed)          0.244     5.597    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Q[0]
    SLICE_X10Y116        FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK fall edge)
                                                      6.000     6.000 f  
    G11                                               0.000     6.000 f  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     6.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510     6.510 f  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     6.510 f  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.674     7.184    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     7.208 f  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=72, routed)          1.070     8.278    i_gmii2rgmii/i_rgmii_gmii/i_fifo/CLK
    SLICE_X10Y116        FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.926     9.204    
                         clock uncertainty           -0.235     8.969    
    SLICE_X10Y116        FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.074     8.895    i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[5]
  -------------------------------------------------------------------
                         required time                          8.895    
                         arrival time                          -5.597    
  -------------------------------------------------------------------
                         slack                                  3.297    

Slack (MET) :             3.355ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RGMII_RX_CLK rise@10.000ns - RGMII_RX_CLK fall@6.000ns)
  Data Path Delay:        0.395ns  (logic 0.078ns (19.747%)  route 0.317ns (80.253%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.285ns = ( 12.285 - 10.000 ) 
    Source Clock Delay      (SCD):    3.309ns = ( 9.309 - 6.000 ) 
    Clock Pessimism Removal (CPR):    0.984ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.247ns (routing 0.406ns, distribution 0.841ns)
  Clock Net Delay (Destination): 1.077ns (routing 0.370ns, distribution 0.707ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK fall edge)
                                                      6.000     6.000 f  
    G11                                               0.000     6.000 f  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     6.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     7.017 f  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     7.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     7.017 f  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.017     8.034    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     8.062 f  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=72, routed)          1.247     9.309    i_gmii2rgmii/i_rgmii_gmii/i_fifo/CLK
    SLICE_X8Y117         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y117         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     9.387 r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[2]/Q
                         net (fo=1, routed)           0.317     9.704    i_gmii2rgmii/i_rgmii_gmii/i_fifo/RdAddrGrayWr_I[2]
    SLICE_X9Y117         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                     10.000    10.000 r  
    G11                                               0.000    10.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000    10.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510    10.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.674    11.184    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    11.208 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=72, routed)          1.077    12.285    i_gmii2rgmii/i_rgmii_gmii/i_fifo/CLK
    SLICE_X9Y117         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_reg[2]/C
                         clock pessimism              0.984    13.269    
                         clock uncertainty           -0.235    13.034    
    SLICE_X9Y117         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025    13.059    i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_reg[2]
  -------------------------------------------------------------------
                         required time                         13.059    
                         arrival time                          -9.704    
  -------------------------------------------------------------------
                         slack                                  3.355    

Slack (MET) :             3.412ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RGMII_RX_CLK rise@10.000ns - RGMII_RX_CLK fall@6.000ns)
  Data Path Delay:        0.339ns  (logic 0.078ns (23.009%)  route 0.261ns (76.991%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.286ns = ( 12.286 - 10.000 ) 
    Source Clock Delay      (SCD):    3.309ns = ( 9.309 - 6.000 ) 
    Clock Pessimism Removal (CPR):    0.984ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.247ns (routing 0.406ns, distribution 0.841ns)
  Clock Net Delay (Destination): 1.078ns (routing 0.370ns, distribution 0.708ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK fall edge)
                                                      6.000     6.000 f  
    G11                                               0.000     6.000 f  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     6.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     7.017 f  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     7.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     7.017 f  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.017     8.034    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     8.062 f  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=72, routed)          1.247     9.309    i_gmii2rgmii/i_rgmii_gmii/i_fifo/CLK
    SLICE_X8Y117         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y117         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     9.387 r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[4]/Q
                         net (fo=1, routed)           0.261     9.648    i_gmii2rgmii/i_rgmii_gmii/i_fifo/RdAddrGrayWr_I[4]
    SLICE_X8Y117         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                     10.000    10.000 r  
    G11                                               0.000    10.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000    10.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510    10.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.674    11.184    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    11.208 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=72, routed)          1.078    12.286    i_gmii2rgmii/i_rgmii_gmii/i_fifo/CLK
    SLICE_X8Y117         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_reg[4]/C
                         clock pessimism              0.984    13.270    
                         clock uncertainty           -0.235    13.035    
    SLICE_X8Y117         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025    13.060    i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_reg[4]
  -------------------------------------------------------------------
                         required time                         13.060    
                         arrival time                          -9.648    
  -------------------------------------------------------------------
                         slack                                  3.412    

Slack (MET) :             3.471ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RGMII_RX_CLK rise@10.000ns - RGMII_RX_CLK fall@6.000ns)
  Data Path Delay:        0.279ns  (logic 0.080ns (28.674%)  route 0.199ns (71.326%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.285ns = ( 12.285 - 10.000 ) 
    Source Clock Delay      (SCD):    3.309ns = ( 9.309 - 6.000 ) 
    Clock Pessimism Removal (CPR):    0.984ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.247ns (routing 0.406ns, distribution 0.841ns)
  Clock Net Delay (Destination): 1.077ns (routing 0.370ns, distribution 0.707ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK fall edge)
                                                      6.000     6.000 f  
    G11                                               0.000     6.000 f  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     6.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     7.017 f  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     7.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     7.017 f  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.017     8.034    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     8.062 f  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=72, routed)          1.247     9.309    i_gmii2rgmii/i_rgmii_gmii/i_fifo/CLK
    SLICE_X8Y117         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y117         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     9.389 r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[3]/Q
                         net (fo=1, routed)           0.199     9.588    i_gmii2rgmii/i_rgmii_gmii/i_fifo/RdAddrGrayWr_I[3]
    SLICE_X9Y117         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                     10.000    10.000 r  
    G11                                               0.000    10.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000    10.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510    10.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.674    11.184    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    11.208 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=72, routed)          1.077    12.285    i_gmii2rgmii/i_rgmii_gmii/i_fifo/CLK
    SLICE_X9Y117         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_reg[3]/C
                         clock pessimism              0.984    13.269    
                         clock uncertainty           -0.235    13.034    
    SLICE_X9Y117         FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.025    13.059    i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_reg[3]
  -------------------------------------------------------------------
                         required time                         13.059    
                         arrival time                          -9.588    
  -------------------------------------------------------------------
                         slack                                  3.471    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Rgmii_RxD_Reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_0_6/RAMG/I
                            (rising edge-triggered cell RAMD64E clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.190ns  (logic 0.058ns (30.526%)  route 0.132ns (69.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.316ns = ( 5.316 - 2.000 ) 
    Source Clock Delay      (SCD):    2.327ns = ( 4.327 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.890ns
  Clock Net Delay (Source):      1.119ns (routing 0.370ns, distribution 0.749ns)
  Clock Net Delay (Destination): 1.254ns (routing 0.406ns, distribution 0.848ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510     2.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.674     3.184    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.208 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=72, routed)          1.119     4.327    i_gmii2rgmii/i_rgmii_gmii/CLK
    SLICE_X10Y121        FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_RxD_Reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y121        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     4.385 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_RxD_Reg_reg[6]/Q
                         net (fo=1, routed)           0.132     4.517    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_0_6/DIG
    SLICE_X10Y119        RAMD64E                                      r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_0_6/RAMG/I
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.017     4.034    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.062 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=72, routed)          1.254     5.316    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_0_6/WCLK
    SLICE_X10Y119        RAMD64E                                      r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_0_6/RAMG/CLK
                         clock pessimism             -0.890     4.426    
    SLICE_X10Y119        RAMD64E (Hold_G6LUT_SLICEM_CLK_I)
                                                      0.078     4.504    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_0_6/RAMG
  -------------------------------------------------------------------
                         required time                         -4.504    
                         arrival time                           4.517    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMA/WADR4
                            (rising edge-triggered cell RAMD64E clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.295ns  (logic 0.058ns (19.661%)  route 0.237ns (80.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.365ns = ( 5.365 - 2.000 ) 
    Source Clock Delay      (SCD):    2.283ns = ( 4.283 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.890ns
  Clock Net Delay (Source):      1.075ns (routing 0.370ns, distribution 0.705ns)
  Clock Net Delay (Destination): 1.303ns (routing 0.406ns, distribution 0.897ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510     2.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.674     3.184    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.208 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=72, routed)          1.075     4.283    i_gmii2rgmii/i_rgmii_gmii/i_fifo/CLK
    SLICE_X10Y117        FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y117        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     4.341 r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[4]/Q
                         net (fo=21, routed)          0.237     4.578    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/ADDRH4
    SLICE_X10Y120        RAMD64E                                      r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.017     4.034    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.062 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=72, routed)          1.303     5.365    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/WCLK
    SLICE_X10Y120        RAMD64E                                      r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMA/CLK
                         clock pessimism             -0.890     4.475    
    SLICE_X10Y120        RAMD64E (Hold_A6LUT_SLICEM_CLK_WADR4)
                                                      0.090     4.565    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMA
  -------------------------------------------------------------------
                         required time                         -4.565    
                         arrival time                           4.578    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMB/WADR4
                            (rising edge-triggered cell RAMD64E clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.295ns  (logic 0.058ns (19.661%)  route 0.237ns (80.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.365ns = ( 5.365 - 2.000 ) 
    Source Clock Delay      (SCD):    2.283ns = ( 4.283 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.890ns
  Clock Net Delay (Source):      1.075ns (routing 0.370ns, distribution 0.705ns)
  Clock Net Delay (Destination): 1.303ns (routing 0.406ns, distribution 0.897ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510     2.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.674     3.184    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.208 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=72, routed)          1.075     4.283    i_gmii2rgmii/i_rgmii_gmii/i_fifo/CLK
    SLICE_X10Y117        FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y117        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     4.341 r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[4]/Q
                         net (fo=21, routed)          0.237     4.578    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/ADDRH4
    SLICE_X10Y120        RAMD64E                                      r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.017     4.034    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.062 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=72, routed)          1.303     5.365    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/WCLK
    SLICE_X10Y120        RAMD64E                                      r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMB/CLK
                         clock pessimism             -0.890     4.475    
    SLICE_X10Y120        RAMD64E (Hold_B6LUT_SLICEM_CLK_WADR4)
                                                      0.090     4.565    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMB
  -------------------------------------------------------------------
                         required time                         -4.565    
                         arrival time                           4.578    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMC/WADR4
                            (rising edge-triggered cell RAMD64E clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.295ns  (logic 0.058ns (19.661%)  route 0.237ns (80.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.365ns = ( 5.365 - 2.000 ) 
    Source Clock Delay      (SCD):    2.283ns = ( 4.283 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.890ns
  Clock Net Delay (Source):      1.075ns (routing 0.370ns, distribution 0.705ns)
  Clock Net Delay (Destination): 1.303ns (routing 0.406ns, distribution 0.897ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510     2.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.674     3.184    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.208 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=72, routed)          1.075     4.283    i_gmii2rgmii/i_rgmii_gmii/i_fifo/CLK
    SLICE_X10Y117        FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y117        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     4.341 r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[4]/Q
                         net (fo=21, routed)          0.237     4.578    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/ADDRH4
    SLICE_X10Y120        RAMD64E                                      r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.017     4.034    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.062 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=72, routed)          1.303     5.365    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/WCLK
    SLICE_X10Y120        RAMD64E                                      r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMC/CLK
                         clock pessimism             -0.890     4.475    
    SLICE_X10Y120        RAMD64E (Hold_C6LUT_SLICEM_CLK_WADR4)
                                                      0.090     4.565    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMC
  -------------------------------------------------------------------
                         required time                         -4.565    
                         arrival time                           4.578    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMD/WADR4
                            (rising edge-triggered cell RAMD64E clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.295ns  (logic 0.058ns (19.661%)  route 0.237ns (80.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.365ns = ( 5.365 - 2.000 ) 
    Source Clock Delay      (SCD):    2.283ns = ( 4.283 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.890ns
  Clock Net Delay (Source):      1.075ns (routing 0.370ns, distribution 0.705ns)
  Clock Net Delay (Destination): 1.303ns (routing 0.406ns, distribution 0.897ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510     2.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.674     3.184    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.208 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=72, routed)          1.075     4.283    i_gmii2rgmii/i_rgmii_gmii/i_fifo/CLK
    SLICE_X10Y117        FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y117        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     4.341 r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[4]/Q
                         net (fo=21, routed)          0.237     4.578    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/ADDRH4
    SLICE_X10Y120        RAMD64E                                      r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMD/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.017     4.034    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.062 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=72, routed)          1.303     5.365    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/WCLK
    SLICE_X10Y120        RAMD64E                                      r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMD/CLK
                         clock pessimism             -0.890     4.475    
    SLICE_X10Y120        RAMD64E (Hold_D6LUT_SLICEM_CLK_WADR4)
                                                      0.090     4.565    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMD
  -------------------------------------------------------------------
                         required time                         -4.565    
                         arrival time                           4.578    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAME/WADR4
                            (rising edge-triggered cell RAMD64E clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.295ns  (logic 0.058ns (19.661%)  route 0.237ns (80.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.365ns = ( 5.365 - 2.000 ) 
    Source Clock Delay      (SCD):    2.283ns = ( 4.283 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.890ns
  Clock Net Delay (Source):      1.075ns (routing 0.370ns, distribution 0.705ns)
  Clock Net Delay (Destination): 1.303ns (routing 0.406ns, distribution 0.897ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510     2.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.674     3.184    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.208 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=72, routed)          1.075     4.283    i_gmii2rgmii/i_rgmii_gmii/i_fifo/CLK
    SLICE_X10Y117        FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y117        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     4.341 r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[4]/Q
                         net (fo=21, routed)          0.237     4.578    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/ADDRH4
    SLICE_X10Y120        RAMD64E                                      r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAME/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.017     4.034    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.062 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=72, routed)          1.303     5.365    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/WCLK
    SLICE_X10Y120        RAMD64E                                      r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAME/CLK
                         clock pessimism             -0.890     4.475    
    SLICE_X10Y120        RAMD64E (Hold_E6LUT_SLICEM_CLK_WADR4)
                                                      0.090     4.565    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAME
  -------------------------------------------------------------------
                         required time                         -4.565    
                         arrival time                           4.578    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMF/WADR4
                            (rising edge-triggered cell RAMD64E clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.295ns  (logic 0.058ns (19.661%)  route 0.237ns (80.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.365ns = ( 5.365 - 2.000 ) 
    Source Clock Delay      (SCD):    2.283ns = ( 4.283 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.890ns
  Clock Net Delay (Source):      1.075ns (routing 0.370ns, distribution 0.705ns)
  Clock Net Delay (Destination): 1.303ns (routing 0.406ns, distribution 0.897ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510     2.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.674     3.184    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.208 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=72, routed)          1.075     4.283    i_gmii2rgmii/i_rgmii_gmii/i_fifo/CLK
    SLICE_X10Y117        FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y117        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     4.341 r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[4]/Q
                         net (fo=21, routed)          0.237     4.578    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/ADDRH4
    SLICE_X10Y120        RAMD64E                                      r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMF/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.017     4.034    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.062 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=72, routed)          1.303     5.365    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/WCLK
    SLICE_X10Y120        RAMD64E                                      r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMF/CLK
                         clock pessimism             -0.890     4.475    
    SLICE_X10Y120        RAMD64E (Hold_F6LUT_SLICEM_CLK_WADR4)
                                                      0.090     4.565    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMF
  -------------------------------------------------------------------
                         required time                         -4.565    
                         arrival time                           4.578    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMG/WADR4
                            (rising edge-triggered cell RAMD64E clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.295ns  (logic 0.058ns (19.661%)  route 0.237ns (80.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.365ns = ( 5.365 - 2.000 ) 
    Source Clock Delay      (SCD):    2.283ns = ( 4.283 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.890ns
  Clock Net Delay (Source):      1.075ns (routing 0.370ns, distribution 0.705ns)
  Clock Net Delay (Destination): 1.303ns (routing 0.406ns, distribution 0.897ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510     2.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.674     3.184    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.208 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=72, routed)          1.075     4.283    i_gmii2rgmii/i_rgmii_gmii/i_fifo/CLK
    SLICE_X10Y117        FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y117        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     4.341 r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[4]/Q
                         net (fo=21, routed)          0.237     4.578    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/ADDRH4
    SLICE_X10Y120        RAMD64E                                      r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMG/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.017     4.034    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.062 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=72, routed)          1.303     5.365    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/WCLK
    SLICE_X10Y120        RAMD64E                                      r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMG/CLK
                         clock pessimism             -0.890     4.475    
    SLICE_X10Y120        RAMD64E (Hold_G6LUT_SLICEM_CLK_WADR4)
                                                      0.090     4.565    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMG
  -------------------------------------------------------------------
                         required time                         -4.565    
                         arrival time                           4.578    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMH/WADR4
                            (rising edge-triggered cell RAMD64E clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.295ns  (logic 0.058ns (19.661%)  route 0.237ns (80.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.365ns = ( 5.365 - 2.000 ) 
    Source Clock Delay      (SCD):    2.283ns = ( 4.283 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.890ns
  Clock Net Delay (Source):      1.075ns (routing 0.370ns, distribution 0.705ns)
  Clock Net Delay (Destination): 1.303ns (routing 0.406ns, distribution 0.897ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510     2.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.674     3.184    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.208 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=72, routed)          1.075     4.283    i_gmii2rgmii/i_rgmii_gmii/i_fifo/CLK
    SLICE_X10Y117        FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y117        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     4.341 r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[4]/Q
                         net (fo=21, routed)          0.237     4.578    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/ADDRH4
    SLICE_X10Y120        RAMD64E                                      r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMH/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.017     4.034    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.062 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=72, routed)          1.303     5.365    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/WCLK
    SLICE_X10Y120        RAMD64E                                      r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMH/CLK
                         clock pessimism             -0.890     4.475    
    SLICE_X10Y120        RAMD64E (Hold_H6LUT_SLICEM_CLK_WADR4)
                                                      0.090     4.565    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMH
  -------------------------------------------------------------------
                         required time                         -4.565    
                         arrival time                           4.578    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Rgmii_RxD_Reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_0_6/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.192ns  (logic 0.057ns (29.687%)  route 0.135ns (70.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.316ns = ( 5.316 - 2.000 ) 
    Source Clock Delay      (SCD):    2.327ns = ( 4.327 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.890ns
  Clock Net Delay (Source):      1.119ns (routing 0.370ns, distribution 0.749ns)
  Clock Net Delay (Destination): 1.254ns (routing 0.406ns, distribution 0.848ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510     2.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.674     3.184    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.208 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=72, routed)          1.119     4.327    i_gmii2rgmii/i_rgmii_gmii/CLK
    SLICE_X10Y121        FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_RxD_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y121        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     4.384 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_RxD_Reg_reg[2]/Q
                         net (fo=1, routed)           0.135     4.519    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_0_6/DIC
    SLICE_X10Y119        RAMD64E                                      r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_0_6/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.017     4.034    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.062 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=72, routed)          1.254     5.316    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_0_6/WCLK
    SLICE_X10Y119        RAMD64E                                      r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_0_6/RAMC/CLK
                         clock pessimism             -0.890     4.426    
    SLICE_X10Y119        RAMD64E (Hold_C6LUT_SLICEM_CLK_I)
                                                      0.078     4.504    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_0_6/RAMC
  -------------------------------------------------------------------
                         required time                         -4.504    
                         arrival time                           4.519    
  -------------------------------------------------------------------
                         slack                                  0.015    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         RGMII_RX_CLK
Waveform(ns):       { 2.000 6.000 }
Period(ns):         8.000
Sources:            { ETH1_RXCLK }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)    Location           Pin
Min Period        n/a     IDDRE1/C   n/a            8.000         8.000       0.000        HDIOLOGIC_S_X0Y28  i_gmii2rgmii/i_rgmii_rxctl/C
Min Period        n/a     IDDRE1/CB  n/a            8.000         8.000       0.000        HDIOLOGIC_S_X0Y28  i_gmii2rgmii/i_rgmii_rxctl/CB
Min Period        n/a     IDDRE1/C   n/a            8.000         8.000       0.000        HDIOLOGIC_M_X0Y24  i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/C
Min Period        n/a     IDDRE1/CB  n/a            8.000         8.000       0.000        HDIOLOGIC_M_X0Y24  i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/CB
Min Period        n/a     IDDRE1/C   n/a            8.000         8.000       0.000        HDIOLOGIC_S_X0Y24  i_gmii2rgmii/rgmii_rxd_gen[1].i_rgmii_rxd/C
Min Period        n/a     IDDRE1/CB  n/a            8.000         8.000       0.000        HDIOLOGIC_S_X0Y24  i_gmii2rgmii/rgmii_rxd_gen[1].i_rgmii_rxd/CB
Min Period        n/a     IDDRE1/C   n/a            8.000         8.000       0.000        HDIOLOGIC_M_X0Y25  i_gmii2rgmii/rgmii_rxd_gen[2].i_rgmii_rxd/C
Min Period        n/a     IDDRE1/CB  n/a            8.000         8.000       0.000        HDIOLOGIC_M_X0Y25  i_gmii2rgmii/rgmii_rxd_gen[2].i_rgmii_rxd/CB
Min Period        n/a     IDDRE1/C   n/a            8.000         8.000       0.000        HDIOLOGIC_S_X0Y25  i_gmii2rgmii/rgmii_rxd_gen[3].i_rgmii_rxd/C
Min Period        n/a     IDDRE1/CB  n/a            8.000         8.000       0.000        HDIOLOGIC_S_X0Y25  i_gmii2rgmii/rgmii_rxd_gen[3].i_rgmii_rxd/CB
Low Pulse Width   Slow    IDDRE1/C   n/a            4.000         4.000       0.000        HDIOLOGIC_S_X0Y28  i_gmii2rgmii/i_rgmii_rxctl/C
Low Pulse Width   Fast    IDDRE1/C   n/a            4.000         4.000       0.000        HDIOLOGIC_S_X0Y28  i_gmii2rgmii/i_rgmii_rxctl/C
Low Pulse Width   Slow    IDDRE1/CB  n/a            4.000         4.000       0.000        HDIOLOGIC_S_X0Y28  i_gmii2rgmii/i_rgmii_rxctl/CB
Low Pulse Width   Fast    IDDRE1/CB  n/a            4.000         4.000       0.000        HDIOLOGIC_S_X0Y28  i_gmii2rgmii/i_rgmii_rxctl/CB
Low Pulse Width   Slow    IDDRE1/C   n/a            4.000         4.000       0.000        HDIOLOGIC_M_X0Y24  i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/C
Low Pulse Width   Fast    IDDRE1/C   n/a            4.000         4.000       0.000        HDIOLOGIC_M_X0Y24  i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/C
Low Pulse Width   Slow    IDDRE1/CB  n/a            4.000         4.000       0.000        HDIOLOGIC_M_X0Y24  i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/CB
Low Pulse Width   Fast    IDDRE1/CB  n/a            4.000         4.000       0.000        HDIOLOGIC_M_X0Y24  i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/CB
Low Pulse Width   Slow    IDDRE1/C   n/a            4.000         4.000       0.000        HDIOLOGIC_S_X0Y24  i_gmii2rgmii/rgmii_rxd_gen[1].i_rgmii_rxd/C
Low Pulse Width   Fast    IDDRE1/C   n/a            4.000         4.000       0.000        HDIOLOGIC_S_X0Y24  i_gmii2rgmii/rgmii_rxd_gen[1].i_rgmii_rxd/C
High Pulse Width  Slow    IDDRE1/C   n/a            4.000         4.000       0.000        HDIOLOGIC_S_X0Y28  i_gmii2rgmii/i_rgmii_rxctl/C
High Pulse Width  Fast    IDDRE1/C   n/a            4.000         4.000       0.000        HDIOLOGIC_S_X0Y28  i_gmii2rgmii/i_rgmii_rxctl/C
High Pulse Width  Slow    IDDRE1/CB  n/a            4.000         4.000       0.000        HDIOLOGIC_S_X0Y28  i_gmii2rgmii/i_rgmii_rxctl/CB
High Pulse Width  Fast    IDDRE1/CB  n/a            4.000         4.000       0.000        HDIOLOGIC_S_X0Y28  i_gmii2rgmii/i_rgmii_rxctl/CB
High Pulse Width  Slow    IDDRE1/C   n/a            4.000         4.000       0.000        HDIOLOGIC_M_X0Y24  i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/C
High Pulse Width  Fast    IDDRE1/C   n/a            4.000         4.000       0.000        HDIOLOGIC_M_X0Y24  i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/C
High Pulse Width  Slow    IDDRE1/CB  n/a            4.000         4.000       0.000        HDIOLOGIC_M_X0Y24  i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/CB
High Pulse Width  Fast    IDDRE1/CB  n/a            4.000         4.000       0.000        HDIOLOGIC_M_X0Y24  i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/CB
High Pulse Width  Slow    IDDRE1/C   n/a            4.000         4.000       0.000        HDIOLOGIC_S_X0Y24  i_gmii2rgmii/rgmii_rxd_gen[1].i_rgmii_rxd/C
High Pulse Width  Fast    IDDRE1/C   n/a            4.000         4.000       0.000        HDIOLOGIC_S_X0Y24  i_gmii2rgmii/rgmii_rxd_gen[1].i_rgmii_rxd/C
Max Skew          Slow    IDDRE1/C   IDDRE1/CB      2100003.250   0.275       2100003.000  HDIOLOGIC_S_X0Y28  i_gmii2rgmii/i_rgmii_rxctl/C
Max Skew          Fast    IDDRE1/C   IDDRE1/CB      2100003.250   0.263       2100003.000  HDIOLOGIC_S_X0Y28  i_gmii2rgmii/i_rgmii_rxctl/C
Max Skew          Slow    IDDRE1/CB  IDDRE1/C       2100003.250   0.275       2100003.000  HDIOLOGIC_S_X0Y28  i_gmii2rgmii/i_rgmii_rxctl/CB
Max Skew          Fast    IDDRE1/CB  IDDRE1/C       2100003.250   0.263       2100003.000  HDIOLOGIC_S_X0Y28  i_gmii2rgmii/i_rgmii_rxctl/CB
Max Skew          Slow    IDDRE1/C   IDDRE1/CB      2100003.250   0.275       2100003.000  HDIOLOGIC_M_X0Y24  i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/C
Max Skew          Fast    IDDRE1/C   IDDRE1/CB      2100003.250   0.263       2100003.000  HDIOLOGIC_M_X0Y24  i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/C
Max Skew          Slow    IDDRE1/CB  IDDRE1/C       2100003.250   0.275       2100003.000  HDIOLOGIC_M_X0Y24  i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/CB
Max Skew          Fast    IDDRE1/CB  IDDRE1/C       2100003.250   0.263       2100003.000  HDIOLOGIC_M_X0Y24  i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/CB
Max Skew          Slow    IDDRE1/C   IDDRE1/CB      2100003.250   0.275       2100003.000  HDIOLOGIC_S_X0Y24  i_gmii2rgmii/rgmii_rxd_gen[1].i_rgmii_rxd/C
Max Skew          Fast    IDDRE1/C   IDDRE1/CB      2100003.250   0.263       2100003.000  HDIOLOGIC_S_X0Y24  i_gmii2rgmii/rgmii_rxd_gen[1].i_rgmii_rxd/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        5.109ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.109ns  (required time - arrival time)
  Source:                 design_1_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE4 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon/DWE
                            (rising edge-triggered cell SYSMONE4 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.724ns  (logic 1.932ns (51.880%)  route 1.792ns (48.120%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.170ns = ( 12.170 - 10.000 ) 
    Source Clock Delay      (SCD):    2.497ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.298ns (routing 1.083ns, distribution 1.215ns)
  Clock Net Delay (Destination): 2.010ns (routing 0.980ns, distribution 1.030ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24576, routed)       2.298     2.497    design_1_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/s_axi_aclk
    SYSMONE4_X0Y0        SYSMONE4                                     r  design_1_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE4_X0Y0        SYSMONE4 (Prop_SYSMONE4_DCLK_JTAGLOCKED)
                                                      1.836     4.333 f  design_1_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon/JTAGLOCKED
                         net (fo=13, routed)          0.911     5.244    design_1_i/system_management_wiz/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/jtaglocked_i
    SLICE_X46Y204        LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.096     5.340 r  design_1_i/system_management_wiz/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/inst_sysmon_i_2/O
                         net (fo=1, routed)           0.881     6.221    design_1_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/DWE
    SYSMONE4_X0Y0        SYSMONE4                                     r  design_1_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon/DWE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24576, routed)       2.010    12.170    design_1_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/s_axi_aclk
    SYSMONE4_X0Y0        SYSMONE4                                     r  design_1_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
                         clock pessimism              0.305    12.475    
                         clock uncertainty           -0.160    12.315    
    SYSMONE4_X0Y0        SYSMONE4 (Setup_SYSMONE4_DCLK_DWE)
                                                     -0.985    11.330    design_1_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon
  -------------------------------------------------------------------
                         required time                         11.330    
                         arrival time                          -6.221    
  -------------------------------------------------------------------
                         slack                                  5.109    

Slack (MET) :             5.776ns  (required time - arrival time)
  Source:                 design_1_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE4 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon/DEN
                            (rising edge-triggered cell SYSMONE4 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.953ns  (logic 1.969ns (66.678%)  route 0.984ns (33.322%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.170ns = ( 12.170 - 10.000 ) 
    Source Clock Delay      (SCD):    2.497ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.298ns (routing 1.083ns, distribution 1.215ns)
  Clock Net Delay (Destination): 2.010ns (routing 0.980ns, distribution 1.030ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24576, routed)       2.298     2.497    design_1_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/s_axi_aclk
    SYSMONE4_X0Y0        SYSMONE4                                     r  design_1_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE4_X0Y0        SYSMONE4 (Prop_SYSMONE4_DCLK_JTAGLOCKED)
                                                      1.836     4.333 f  design_1_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon/JTAGLOCKED
                         net (fo=13, routed)          0.618     4.951    design_1_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/D[7]
    SLICE_X48Y211        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     5.084 r  design_1_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon_i_1/O
                         net (fo=1, routed)           0.366     5.450    design_1_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/DEN
    SYSMONE4_X0Y0        SYSMONE4                                     r  design_1_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon/DEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24576, routed)       2.010    12.170    design_1_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/s_axi_aclk
    SYSMONE4_X0Y0        SYSMONE4                                     r  design_1_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
                         clock pessimism              0.305    12.475    
                         clock uncertainty           -0.160    12.315    
    SYSMONE4_X0Y0        SYSMONE4 (Setup_SYSMONE4_DCLK_DEN)
                                                     -1.089    11.226    design_1_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon
  -------------------------------------------------------------------
                         required time                         11.226    
                         arrival time                          -5.450    
  -------------------------------------------------------------------
                         slack                                  5.776    

Slack (MET) :             5.983ns  (required time - arrival time)
  Source:                 design_1_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE4 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/do_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.641ns  (logic 1.946ns (53.447%)  route 1.695ns (46.553%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.154ns = ( 12.154 - 10.000 ) 
    Source Clock Delay      (SCD):    2.497ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.298ns (routing 1.083ns, distribution 1.215ns)
  Clock Net Delay (Destination): 1.994ns (routing 0.980ns, distribution 1.014ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24576, routed)       2.298     2.497    design_1_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/s_axi_aclk
    SYSMONE4_X0Y0        SYSMONE4                                     r  design_1_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE4_X0Y0        SYSMONE4 (Prop_SYSMONE4_DCLK_JTAGLOCKED)
                                                      1.836     4.333 r  design_1_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon/JTAGLOCKED
                         net (fo=13, routed)          0.859     5.192    design_1_i/system_management_wiz/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/jtaglocked_i
    SLICE_X46Y205        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.110     5.302 r  design_1_i/system_management_wiz/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/do_reg[15]_i_1/O
                         net (fo=16, routed)          0.836     6.138    design_1_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/SR[0]
    SLICE_X49Y214        FDRE                                         r  design_1_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/do_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24576, routed)       1.994    12.154    design_1_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/s_axi_aclk
    SLICE_X49Y214        FDRE                                         r  design_1_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/do_reg_reg[0]/C
                         clock pessimism              0.201    12.355    
                         clock uncertainty           -0.160    12.195    
    SLICE_X49Y214        FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.074    12.121    design_1_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/do_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.121    
                         arrival time                          -6.138    
  -------------------------------------------------------------------
                         slack                                  5.983    

Slack (MET) :             5.983ns  (required time - arrival time)
  Source:                 design_1_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE4 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/do_reg_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.641ns  (logic 1.946ns (53.447%)  route 1.695ns (46.553%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.154ns = ( 12.154 - 10.000 ) 
    Source Clock Delay      (SCD):    2.497ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.298ns (routing 1.083ns, distribution 1.215ns)
  Clock Net Delay (Destination): 1.994ns (routing 0.980ns, distribution 1.014ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24576, routed)       2.298     2.497    design_1_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/s_axi_aclk
    SYSMONE4_X0Y0        SYSMONE4                                     r  design_1_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE4_X0Y0        SYSMONE4 (Prop_SYSMONE4_DCLK_JTAGLOCKED)
                                                      1.836     4.333 r  design_1_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon/JTAGLOCKED
                         net (fo=13, routed)          0.859     5.192    design_1_i/system_management_wiz/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/jtaglocked_i
    SLICE_X46Y205        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.110     5.302 r  design_1_i/system_management_wiz/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/do_reg[15]_i_1/O
                         net (fo=16, routed)          0.836     6.138    design_1_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/SR[0]
    SLICE_X49Y214        FDRE                                         r  design_1_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/do_reg_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24576, routed)       1.994    12.154    design_1_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/s_axi_aclk
    SLICE_X49Y214        FDRE                                         r  design_1_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/do_reg_reg[11]/C
                         clock pessimism              0.201    12.355    
                         clock uncertainty           -0.160    12.195    
    SLICE_X49Y214        FDRE (Setup_AFF2_SLICEL_C_R)
                                                     -0.074    12.121    design_1_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/do_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         12.121    
                         arrival time                          -6.138    
  -------------------------------------------------------------------
                         slack                                  5.983    

Slack (MET) :             5.983ns  (required time - arrival time)
  Source:                 design_1_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE4 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/do_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.641ns  (logic 1.946ns (53.447%)  route 1.695ns (46.553%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.154ns = ( 12.154 - 10.000 ) 
    Source Clock Delay      (SCD):    2.497ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.298ns (routing 1.083ns, distribution 1.215ns)
  Clock Net Delay (Destination): 1.994ns (routing 0.980ns, distribution 1.014ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24576, routed)       2.298     2.497    design_1_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/s_axi_aclk
    SYSMONE4_X0Y0        SYSMONE4                                     r  design_1_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE4_X0Y0        SYSMONE4 (Prop_SYSMONE4_DCLK_JTAGLOCKED)
                                                      1.836     4.333 r  design_1_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon/JTAGLOCKED
                         net (fo=13, routed)          0.859     5.192    design_1_i/system_management_wiz/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/jtaglocked_i
    SLICE_X46Y205        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.110     5.302 r  design_1_i/system_management_wiz/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/do_reg[15]_i_1/O
                         net (fo=16, routed)          0.836     6.138    design_1_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/SR[0]
    SLICE_X49Y214        FDRE                                         r  design_1_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/do_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24576, routed)       1.994    12.154    design_1_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/s_axi_aclk
    SLICE_X49Y214        FDRE                                         r  design_1_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/do_reg_reg[1]/C
                         clock pessimism              0.201    12.355    
                         clock uncertainty           -0.160    12.195    
    SLICE_X49Y214        FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.074    12.121    design_1_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/do_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.121    
                         arrival time                          -6.138    
  -------------------------------------------------------------------
                         slack                                  5.983    

Slack (MET) :             5.983ns  (required time - arrival time)
  Source:                 design_1_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE4 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/do_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.641ns  (logic 1.946ns (53.447%)  route 1.695ns (46.553%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.154ns = ( 12.154 - 10.000 ) 
    Source Clock Delay      (SCD):    2.497ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.298ns (routing 1.083ns, distribution 1.215ns)
  Clock Net Delay (Destination): 1.994ns (routing 0.980ns, distribution 1.014ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24576, routed)       2.298     2.497    design_1_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/s_axi_aclk
    SYSMONE4_X0Y0        SYSMONE4                                     r  design_1_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE4_X0Y0        SYSMONE4 (Prop_SYSMONE4_DCLK_JTAGLOCKED)
                                                      1.836     4.333 r  design_1_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon/JTAGLOCKED
                         net (fo=13, routed)          0.859     5.192    design_1_i/system_management_wiz/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/jtaglocked_i
    SLICE_X46Y205        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.110     5.302 r  design_1_i/system_management_wiz/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/do_reg[15]_i_1/O
                         net (fo=16, routed)          0.836     6.138    design_1_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/SR[0]
    SLICE_X49Y214        FDRE                                         r  design_1_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/do_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24576, routed)       1.994    12.154    design_1_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/s_axi_aclk
    SLICE_X49Y214        FDRE                                         r  design_1_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/do_reg_reg[2]/C
                         clock pessimism              0.201    12.355    
                         clock uncertainty           -0.160    12.195    
    SLICE_X49Y214        FDRE (Setup_BFF2_SLICEL_C_R)
                                                     -0.074    12.121    design_1_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/do_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.121    
                         arrival time                          -6.138    
  -------------------------------------------------------------------
                         slack                                  5.983    

Slack (MET) :             5.983ns  (required time - arrival time)
  Source:                 design_1_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE4 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/do_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.641ns  (logic 1.946ns (53.447%)  route 1.695ns (46.553%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.154ns = ( 12.154 - 10.000 ) 
    Source Clock Delay      (SCD):    2.497ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.298ns (routing 1.083ns, distribution 1.215ns)
  Clock Net Delay (Destination): 1.994ns (routing 0.980ns, distribution 1.014ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24576, routed)       2.298     2.497    design_1_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/s_axi_aclk
    SYSMONE4_X0Y0        SYSMONE4                                     r  design_1_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE4_X0Y0        SYSMONE4 (Prop_SYSMONE4_DCLK_JTAGLOCKED)
                                                      1.836     4.333 r  design_1_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon/JTAGLOCKED
                         net (fo=13, routed)          0.859     5.192    design_1_i/system_management_wiz/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/jtaglocked_i
    SLICE_X46Y205        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.110     5.302 r  design_1_i/system_management_wiz/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/do_reg[15]_i_1/O
                         net (fo=16, routed)          0.836     6.138    design_1_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/SR[0]
    SLICE_X49Y214        FDRE                                         r  design_1_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/do_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24576, routed)       1.994    12.154    design_1_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/s_axi_aclk
    SLICE_X49Y214        FDRE                                         r  design_1_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/do_reg_reg[5]/C
                         clock pessimism              0.201    12.355    
                         clock uncertainty           -0.160    12.195    
    SLICE_X49Y214        FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.074    12.121    design_1_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/do_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         12.121    
                         arrival time                          -6.138    
  -------------------------------------------------------------------
                         slack                                  5.983    

Slack (MET) :             5.983ns  (required time - arrival time)
  Source:                 design_1_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE4 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/do_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.641ns  (logic 1.946ns (53.447%)  route 1.695ns (46.553%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.154ns = ( 12.154 - 10.000 ) 
    Source Clock Delay      (SCD):    2.497ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.298ns (routing 1.083ns, distribution 1.215ns)
  Clock Net Delay (Destination): 1.994ns (routing 0.980ns, distribution 1.014ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24576, routed)       2.298     2.497    design_1_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/s_axi_aclk
    SYSMONE4_X0Y0        SYSMONE4                                     r  design_1_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE4_X0Y0        SYSMONE4 (Prop_SYSMONE4_DCLK_JTAGLOCKED)
                                                      1.836     4.333 r  design_1_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon/JTAGLOCKED
                         net (fo=13, routed)          0.859     5.192    design_1_i/system_management_wiz/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/jtaglocked_i
    SLICE_X46Y205        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.110     5.302 r  design_1_i/system_management_wiz/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/do_reg[15]_i_1/O
                         net (fo=16, routed)          0.836     6.138    design_1_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/SR[0]
    SLICE_X49Y214        FDRE                                         r  design_1_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/do_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24576, routed)       1.994    12.154    design_1_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/s_axi_aclk
    SLICE_X49Y214        FDRE                                         r  design_1_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/do_reg_reg[7]/C
                         clock pessimism              0.201    12.355    
                         clock uncertainty           -0.160    12.195    
    SLICE_X49Y214        FDRE (Setup_CFF2_SLICEL_C_R)
                                                     -0.074    12.121    design_1_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/do_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         12.121    
                         arrival time                          -6.138    
  -------------------------------------------------------------------
                         slack                                  5.983    

Slack (MET) :             5.983ns  (required time - arrival time)
  Source:                 design_1_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE4 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/do_reg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.641ns  (logic 1.946ns (53.447%)  route 1.695ns (46.553%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.154ns = ( 12.154 - 10.000 ) 
    Source Clock Delay      (SCD):    2.497ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.298ns (routing 1.083ns, distribution 1.215ns)
  Clock Net Delay (Destination): 1.994ns (routing 0.980ns, distribution 1.014ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24576, routed)       2.298     2.497    design_1_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/s_axi_aclk
    SYSMONE4_X0Y0        SYSMONE4                                     r  design_1_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE4_X0Y0        SYSMONE4 (Prop_SYSMONE4_DCLK_JTAGLOCKED)
                                                      1.836     4.333 r  design_1_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon/JTAGLOCKED
                         net (fo=13, routed)          0.859     5.192    design_1_i/system_management_wiz/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/jtaglocked_i
    SLICE_X46Y205        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.110     5.302 r  design_1_i/system_management_wiz/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/do_reg[15]_i_1/O
                         net (fo=16, routed)          0.836     6.138    design_1_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/SR[0]
    SLICE_X49Y214        FDRE                                         r  design_1_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/do_reg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24576, routed)       1.994    12.154    design_1_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/s_axi_aclk
    SLICE_X49Y214        FDRE                                         r  design_1_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/do_reg_reg[8]/C
                         clock pessimism              0.201    12.355    
                         clock uncertainty           -0.160    12.195    
    SLICE_X49Y214        FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.074    12.121    design_1_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/do_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         12.121    
                         arrival time                          -6.138    
  -------------------------------------------------------------------
                         slack                                  5.983    

Slack (MET) :             5.983ns  (required time - arrival time)
  Source:                 design_1_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE4 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/do_reg_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.641ns  (logic 1.946ns (53.447%)  route 1.695ns (46.553%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.154ns = ( 12.154 - 10.000 ) 
    Source Clock Delay      (SCD):    2.497ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.298ns (routing 1.083ns, distribution 1.215ns)
  Clock Net Delay (Destination): 1.994ns (routing 0.980ns, distribution 1.014ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24576, routed)       2.298     2.497    design_1_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/s_axi_aclk
    SYSMONE4_X0Y0        SYSMONE4                                     r  design_1_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE4_X0Y0        SYSMONE4 (Prop_SYSMONE4_DCLK_JTAGLOCKED)
                                                      1.836     4.333 r  design_1_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon/JTAGLOCKED
                         net (fo=13, routed)          0.859     5.192    design_1_i/system_management_wiz/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/jtaglocked_i
    SLICE_X46Y205        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.110     5.302 r  design_1_i/system_management_wiz/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/do_reg[15]_i_1/O
                         net (fo=16, routed)          0.836     6.138    design_1_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/SR[0]
    SLICE_X49Y214        FDRE                                         r  design_1_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/do_reg_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24576, routed)       1.994    12.154    design_1_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/s_axi_aclk
    SLICE_X49Y214        FDRE                                         r  design_1_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/do_reg_reg[9]/C
                         clock pessimism              0.201    12.355    
                         clock uncertainty           -0.160    12.195    
    SLICE_X49Y214        FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.074    12.121    design_1_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/do_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         12.121    
                         arrival time                          -6.138    
  -------------------------------------------------------------------
                         slack                                  5.983    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.059ns (26.941%)  route 0.160ns (73.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.494ns
    Source Clock Delay      (SCD):    2.175ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Net Delay (Source):      2.015ns (routing 0.980ns, distribution 1.035ns)
  Clock Net Delay (Destination): 2.295ns (routing 1.083ns, distribution 1.212ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24576, routed)       2.015     2.175    design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X16Y140        FDRE                                         r  design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y140        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     2.234 r  design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/Q
                         net (fo=84, routed)          0.160     2.394    design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/ADDRH4
    SLICE_X18Y141        RAMD32                                       r  design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24576, routed)       2.295     2.494    design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/WCLK
    SLICE_X18Y141        RAMD32                                       r  design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMA/CLK
                         clock pessimism             -0.200     2.294    
    SLICE_X18Y141        RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR4)
                                                      0.090     2.384    design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMA
  -------------------------------------------------------------------
                         required time                         -2.384    
                         arrival time                           2.394    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.059ns (26.941%)  route 0.160ns (73.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.494ns
    Source Clock Delay      (SCD):    2.175ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Net Delay (Source):      2.015ns (routing 0.980ns, distribution 1.035ns)
  Clock Net Delay (Destination): 2.295ns (routing 1.083ns, distribution 1.212ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24576, routed)       2.015     2.175    design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X16Y140        FDRE                                         r  design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y140        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     2.234 r  design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/Q
                         net (fo=84, routed)          0.160     2.394    design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/ADDRH4
    SLICE_X18Y141        RAMD32                                       r  design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24576, routed)       2.295     2.494    design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/WCLK
    SLICE_X18Y141        RAMD32                                       r  design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMA_D1/CLK
                         clock pessimism             -0.200     2.294    
    SLICE_X18Y141        RAMD32 (Hold_A6LUT_SLICEM_CLK_WADR4)
                                                      0.090     2.384    design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.384    
                         arrival time                           2.394    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.059ns (26.941%)  route 0.160ns (73.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.494ns
    Source Clock Delay      (SCD):    2.175ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Net Delay (Source):      2.015ns (routing 0.980ns, distribution 1.035ns)
  Clock Net Delay (Destination): 2.295ns (routing 1.083ns, distribution 1.212ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24576, routed)       2.015     2.175    design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X16Y140        FDRE                                         r  design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y140        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     2.234 r  design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/Q
                         net (fo=84, routed)          0.160     2.394    design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/ADDRH4
    SLICE_X18Y141        RAMD32                                       r  design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24576, routed)       2.295     2.494    design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/WCLK
    SLICE_X18Y141        RAMD32                                       r  design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMB/CLK
                         clock pessimism             -0.200     2.294    
    SLICE_X18Y141        RAMD32 (Hold_B5LUT_SLICEM_CLK_WADR4)
                                                      0.090     2.384    design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMB
  -------------------------------------------------------------------
                         required time                         -2.384    
                         arrival time                           2.394    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.059ns (26.941%)  route 0.160ns (73.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.494ns
    Source Clock Delay      (SCD):    2.175ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Net Delay (Source):      2.015ns (routing 0.980ns, distribution 1.035ns)
  Clock Net Delay (Destination): 2.295ns (routing 1.083ns, distribution 1.212ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24576, routed)       2.015     2.175    design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X16Y140        FDRE                                         r  design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y140        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     2.234 r  design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/Q
                         net (fo=84, routed)          0.160     2.394    design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/ADDRH4
    SLICE_X18Y141        RAMD32                                       r  design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24576, routed)       2.295     2.494    design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/WCLK
    SLICE_X18Y141        RAMD32                                       r  design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMB_D1/CLK
                         clock pessimism             -0.200     2.294    
    SLICE_X18Y141        RAMD32 (Hold_B6LUT_SLICEM_CLK_WADR4)
                                                      0.090     2.384    design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.384    
                         arrival time                           2.394    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMC/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.059ns (26.941%)  route 0.160ns (73.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.494ns
    Source Clock Delay      (SCD):    2.175ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Net Delay (Source):      2.015ns (routing 0.980ns, distribution 1.035ns)
  Clock Net Delay (Destination): 2.295ns (routing 1.083ns, distribution 1.212ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24576, routed)       2.015     2.175    design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X16Y140        FDRE                                         r  design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y140        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     2.234 r  design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/Q
                         net (fo=84, routed)          0.160     2.394    design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/ADDRH4
    SLICE_X18Y141        RAMD32                                       r  design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24576, routed)       2.295     2.494    design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/WCLK
    SLICE_X18Y141        RAMD32                                       r  design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMC/CLK
                         clock pessimism             -0.200     2.294    
    SLICE_X18Y141        RAMD32 (Hold_C5LUT_SLICEM_CLK_WADR4)
                                                      0.090     2.384    design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMC
  -------------------------------------------------------------------
                         required time                         -2.384    
                         arrival time                           2.394    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMC_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.059ns (26.941%)  route 0.160ns (73.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.494ns
    Source Clock Delay      (SCD):    2.175ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Net Delay (Source):      2.015ns (routing 0.980ns, distribution 1.035ns)
  Clock Net Delay (Destination): 2.295ns (routing 1.083ns, distribution 1.212ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24576, routed)       2.015     2.175    design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X16Y140        FDRE                                         r  design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y140        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     2.234 r  design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/Q
                         net (fo=84, routed)          0.160     2.394    design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/ADDRH4
    SLICE_X18Y141        RAMD32                                       r  design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMC_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24576, routed)       2.295     2.494    design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/WCLK
    SLICE_X18Y141        RAMD32                                       r  design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMC_D1/CLK
                         clock pessimism             -0.200     2.294    
    SLICE_X18Y141        RAMD32 (Hold_C6LUT_SLICEM_CLK_WADR4)
                                                      0.090     2.384    design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.384    
                         arrival time                           2.394    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMD/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.059ns (26.941%)  route 0.160ns (73.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.494ns
    Source Clock Delay      (SCD):    2.175ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Net Delay (Source):      2.015ns (routing 0.980ns, distribution 1.035ns)
  Clock Net Delay (Destination): 2.295ns (routing 1.083ns, distribution 1.212ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24576, routed)       2.015     2.175    design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X16Y140        FDRE                                         r  design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y140        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     2.234 r  design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/Q
                         net (fo=84, routed)          0.160     2.394    design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/ADDRH4
    SLICE_X18Y141        RAMD32                                       r  design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMD/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24576, routed)       2.295     2.494    design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/WCLK
    SLICE_X18Y141        RAMD32                                       r  design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMD/CLK
                         clock pessimism             -0.200     2.294    
    SLICE_X18Y141        RAMD32 (Hold_D5LUT_SLICEM_CLK_WADR4)
                                                      0.090     2.384    design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMD
  -------------------------------------------------------------------
                         required time                         -2.384    
                         arrival time                           2.394    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMD_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.059ns (26.941%)  route 0.160ns (73.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.494ns
    Source Clock Delay      (SCD):    2.175ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Net Delay (Source):      2.015ns (routing 0.980ns, distribution 1.035ns)
  Clock Net Delay (Destination): 2.295ns (routing 1.083ns, distribution 1.212ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24576, routed)       2.015     2.175    design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X16Y140        FDRE                                         r  design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y140        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     2.234 r  design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/Q
                         net (fo=84, routed)          0.160     2.394    design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/ADDRH4
    SLICE_X18Y141        RAMD32                                       r  design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMD_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24576, routed)       2.295     2.494    design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/WCLK
    SLICE_X18Y141        RAMD32                                       r  design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMD_D1/CLK
                         clock pessimism             -0.200     2.294    
    SLICE_X18Y141        RAMD32 (Hold_D6LUT_SLICEM_CLK_WADR4)
                                                      0.090     2.384    design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.384    
                         arrival time                           2.394    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAME/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.059ns (26.941%)  route 0.160ns (73.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.494ns
    Source Clock Delay      (SCD):    2.175ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Net Delay (Source):      2.015ns (routing 0.980ns, distribution 1.035ns)
  Clock Net Delay (Destination): 2.295ns (routing 1.083ns, distribution 1.212ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24576, routed)       2.015     2.175    design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X16Y140        FDRE                                         r  design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y140        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     2.234 r  design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/Q
                         net (fo=84, routed)          0.160     2.394    design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/ADDRH4
    SLICE_X18Y141        RAMD32                                       r  design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAME/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24576, routed)       2.295     2.494    design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/WCLK
    SLICE_X18Y141        RAMD32                                       r  design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAME/CLK
                         clock pessimism             -0.200     2.294    
    SLICE_X18Y141        RAMD32 (Hold_E5LUT_SLICEM_CLK_WADR4)
                                                      0.090     2.384    design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAME
  -------------------------------------------------------------------
                         required time                         -2.384    
                         arrival time                           2.394    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAME_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.059ns (26.941%)  route 0.160ns (73.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.494ns
    Source Clock Delay      (SCD):    2.175ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Net Delay (Source):      2.015ns (routing 0.980ns, distribution 1.035ns)
  Clock Net Delay (Destination): 2.295ns (routing 1.083ns, distribution 1.212ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24576, routed)       2.015     2.175    design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X16Y140        FDRE                                         r  design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y140        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     2.234 r  design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/Q
                         net (fo=84, routed)          0.160     2.394    design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/ADDRH4
    SLICE_X18Y141        RAMD32                                       r  design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAME_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24576, routed)       2.295     2.494    design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/WCLK
    SLICE_X18Y141        RAMD32                                       r  design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAME_D1/CLK
                         clock pessimism             -0.200     2.294    
    SLICE_X18Y141        RAMD32 (Hold_E6LUT_SLICEM_CLK_WADR4)
                                                      0.090     2.384    design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAME_D1
  -------------------------------------------------------------------
                         required time                         -2.384    
                         arrival time                           2.394    
  -------------------------------------------------------------------
                         slack                                  0.010    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     SYSMONE4/DCLK         n/a            4.000         10.000      6.000      SYSMONE4_X0Y0       design_1_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
Min Period        n/a     GTHE4_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE4_CHANNEL_X0Y4  design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe4_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     PS8/MAXIGP2ACLK       n/a            3.000         10.000      7.000      PS8_X0Y0            design_1_i/zynq_ultra_ps_e/U0/PS8_i/MAXIGP2ACLK
Min Period        n/a     RAMB36E2/CLKARDCLK    n/a            1.569         10.000      8.431      RAMB36_X2Y26        design_1_i/ila_6bit_counter/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK    n/a            1.569         10.000      8.431      RAMB36_X2Y26        design_1_i/ila_6bit_counter/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK    n/a            1.569         10.000      8.431      RAMB36_X0Y24        design_1_i/ila_6bit_counter/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK    n/a            1.569         10.000      8.431      RAMB36_X0Y24        design_1_i/ila_6bit_counter/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK    n/a            1.569         10.000      8.431      RAMB36_X0Y25        design_1_i/ila_6bit_counter/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK    n/a            1.569         10.000      8.431      RAMB36_X0Y25        design_1_i/ila_6bit_counter/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK    n/a            1.569         10.000      8.431      RAMB36_X1Y23        design_1_i/ila_6bit_counter/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_B/CLKARDCLK
Low Pulse Width   Slow    GTHE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE4_CHANNEL_X0Y4  design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe4_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTHE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE4_CHANNEL_X0Y4  design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe4_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    SYSMONE4/DCLK         n/a            1.600         5.000       3.400      SYSMONE4_X0Y0       design_1_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
Low Pulse Width   Fast    SYSMONE4/DCLK         n/a            1.600         5.000       3.400      SYSMONE4_X0Y0       design_1_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
Low Pulse Width   Slow    PS8/MAXIGP2ACLK       n/a            1.500         5.000       3.500      PS8_X0Y0            design_1_i/zynq_ultra_ps_e/U0/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK       n/a            1.500         5.000       3.500      PS8_X0Y0            design_1_i/zynq_ultra_ps_e/U0/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK    n/a            0.542         5.000       4.458      RAMB36_X2Y26        design_1_i/ila_6bit_counter/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_T/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK    n/a            0.542         5.000       4.458      RAMB36_X2Y26        design_1_i/ila_6bit_counter/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_T/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK    n/a            0.542         5.000       4.458      RAMB36_X0Y24        design_1_i/ila_6bit_counter/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_B/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK    n/a            0.542         5.000       4.458      RAMB36_X0Y24        design_1_i/ila_6bit_counter/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_B/CLKARDCLK
High Pulse Width  Fast    GTHE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE4_CHANNEL_X0Y4  design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe4_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTHE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE4_CHANNEL_X0Y4  design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe4_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    SYSMONE4/DCLK         n/a            1.600         5.000       3.400      SYSMONE4_X0Y0       design_1_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
High Pulse Width  Slow    SYSMONE4/DCLK         n/a            1.600         5.000       3.400      SYSMONE4_X0Y0       design_1_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK       n/a            1.500         5.000       3.500      PS8_X0Y0            design_1_i/zynq_ultra_ps_e/U0/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    PS8/MAXIGP2ACLK       n/a            1.500         5.000       3.500      PS8_X0Y0            design_1_i/zynq_ultra_ps_e/U0/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK    n/a            0.542         5.000       4.458      RAMB36_X0Y25        design_1_i/ila_6bit_counter/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_T/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK    n/a            0.542         5.000       4.458      RAMB36_X0Y25        design_1_i/ila_6bit_counter/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_T/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK    n/a            0.542         5.000       4.458      RAMB36_X1Y24        design_1_i/ila_6bit_counter/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_T/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK    n/a            0.542         5.000       4.458      RAMB36_X1Y24        design_1_i/ila_6bit_counter/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_T/CLKBWRCLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  To Clock:  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q

Setup :            0  Failing Endpoints,  Worst Slack       32.965ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       39.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.965ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/D
                            (falling edge-triggered cell FDCE clocked by design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns - design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        6.606ns  (logic 1.111ns (16.818%)  route 5.495ns (83.182%))
  Logic Levels:           10  (LUT1=1 LUT2=2 LUT3=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 44.409 - 40.000 ) 
    Source Clock Delay      (SCD):    5.341ns
    Clock Pessimism Removal (CPR):    0.838ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.288ns (routing 0.171ns, distribution 1.117ns)
  Clock Net Delay (Destination): 1.113ns (routing 0.155ns, distribution 0.958ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       2.309     2.508    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.587 r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.438     4.025    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.053 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.288     5.341    design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X43Y173        FDCE                                         r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y173        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     5.417 f  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[2]/Q
                         net (fo=4, routed)           0.887     6.304    design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/instr_reg[2]
    SLICE_X44Y173        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.123     6.427 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/user_code_sel_inferred__1/i_/O
                         net (fo=5, routed)           1.412     7.839    design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SEL
    SLICE_X42Y171        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.098     7.937 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/shift_INST_0/O
                         net (fo=1, routed)           0.471     8.408    design_1_i/debug_bridge_PL/U0/bs_mux/inst/soft_shift
    SLICE_X42Y171        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.133     8.541 r  design_1_i/debug_bridge_PL/U0/bs_mux/inst/shift_INST_0/O
                         net (fo=36, routed)          0.863     9.404    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X39Y170        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     9.554 r  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_bscanid_en[0]_INST_0/O
                         net (fo=35, routed)          0.772    10.326    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/bscanid_en
    SLICE_X39Y169        LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.035    10.361 r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/tdo_INST_0/O
                         net (fo=1, routed)           0.154    10.515    design_1_i/debug_bridge_1/U0/lut_buffer/inst/tdo_i
    SLICE_X39Y170        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089    10.604 r  design_1_i/debug_bridge_1/U0/lut_buffer/inst/u_tdo/O
                         net (fo=2, routed)           0.202    10.806    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X40Y173        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.053    10.859 r  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=2, routed)           0.170    11.029    design_1_i/debug_bridge_PL/U0/bs_mux/inst/tdo
    SLICE_X43Y173        LUT2 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.135    11.164 r  design_1_i/debug_bridge_PL/U0/bs_mux/inst/soft_tdo_INST_0/O
                         net (fo=1, routed)           0.285    11.449    design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/tdo
    SLICE_X44Y173        LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123    11.572 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/dr_tdo_inferred_i_1/O
                         net (fo=1, routed)           0.264    11.836    design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TDO_O_reg
    SLICE_X42Y174        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.096    11.932 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/tdo_rise_edge_inferred_i_1/O
                         net (fo=1, routed)           0.015    11.947    design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/tdo_rise_edge
    SLICE_X42Y174        FDCE                                         r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    40.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    40.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       2.049    42.209    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059    42.268 f  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.004    43.272    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    43.296 f  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.113    44.409    design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O_reg
    SLICE_X42Y174        FDCE                                         r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C  (IS_INVERTED)
                         clock pessimism              0.838    45.247    
                         clock uncertainty           -0.360    44.887    
    SLICE_X42Y174        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    44.912    design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg
  -------------------------------------------------------------------
                         required time                         44.912    
                         arrival time                         -11.947    
  -------------------------------------------------------------------
                         slack                                 32.965    

Slack (MET) :             36.710ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        4.142ns  (logic 0.380ns (9.174%)  route 3.762ns (90.826%))
  Logic Levels:           5  (LUT1=1 LUT2=1 LUT3=2 LUT5=1)
  Clock Path Skew:        1.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.759ns = ( 85.759 - 80.000 ) 
    Source Clock Delay      (SCD):    5.337ns = ( 45.337 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.765ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.284ns (routing 0.171ns, distribution 1.113ns)
  Clock Net Delay (Destination): 1.528ns (routing 0.772ns, distribution 0.756ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    40.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       2.309    42.508    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079    42.587 f  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.438    44.025    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    44.053 f  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.284    45.337    design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
    SLICE_X42Y172        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y172        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080    45.417 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPDR_O_reg/Q
                         net (fo=35, routed)          0.308    45.725    design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPDR_O_reg_0
    SLICE_X44Y173        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050    45.775 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/capture_INST_0/O
                         net (fo=1, routed)           1.059    46.834    design_1_i/debug_bridge_PL/U0/bs_mux/inst/soft_capture
    SLICE_X43Y173        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.090    46.924 r  design_1_i/debug_bridge_PL/U0/bs_mux/inst/capture_INST_0/O
                         net (fo=35, routed)          0.761    47.685    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X39Y170        LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036    47.721 r  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_bscanid_en[0]_INST_0/O
                         net (fo=35, routed)          0.772    48.493    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/bscanid_en
    SLICE_X39Y169        LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.035    48.528 r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/tdo_INST_0/O
                         net (fo=1, routed)           0.154    48.682    design_1_i/debug_bridge_1/U0/lut_buffer/inst/tdo_i
    SLICE_X39Y170        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089    48.771 r  design_1_i/debug_bridge_1/U0/lut_buffer/inst/u_tdo/O
                         net (fo=2, routed)           0.708    49.479    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X41Y175        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    80.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       2.049    82.209    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059    82.268 r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.004    83.272    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    83.296 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.856    84.152    design_1_i/debug_bridge_PL/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    84.231 r  design_1_i/debug_bridge_PL/U0/bs_mux/inst/u_bufg_mux/O
    X1Y2 (CLOCK_ROOT)    net (fo=500, routed)         1.528    85.759    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X41Y175        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid_reg[31]/C
                         clock pessimism              0.765    86.524    
                         clock uncertainty           -0.360    86.164    
    SLICE_X41Y175        FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.025    86.189    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid_reg[31]
  -------------------------------------------------------------------
                         required time                         86.189    
                         arrival time                         -49.479    
  -------------------------------------------------------------------
                         slack                                 36.710    

Slack (MET) :             36.898ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.bscanid_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        3.881ns  (logic 0.406ns (10.461%)  route 3.475ns (89.539%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.686ns = ( 85.686 - 80.000 ) 
    Source Clock Delay      (SCD):    5.337ns = ( 45.337 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.765ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.284ns (routing 0.171ns, distribution 1.113ns)
  Clock Net Delay (Destination): 1.455ns (routing 0.772ns, distribution 0.683ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    40.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       2.309    42.508    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079    42.587 f  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.438    44.025    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    44.053 f  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.284    45.337    design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
    SLICE_X42Y172        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y172        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080    45.417 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPDR_O_reg/Q
                         net (fo=35, routed)          0.308    45.725    design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPDR_O_reg_0
    SLICE_X44Y173        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050    45.775 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/capture_INST_0/O
                         net (fo=1, routed)           1.059    46.834    design_1_i/debug_bridge_PL/U0/bs_mux/inst/soft_capture
    SLICE_X43Y173        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.090    46.924 r  design_1_i/debug_bridge_PL/U0/bs_mux/inst/capture_INST_0/O
                         net (fo=35, routed)          0.761    47.685    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X39Y170        LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036    47.721 r  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_bscanid_en[0]_INST_0/O
                         net (fo=35, routed)          1.288    49.009    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/bscanid_en
    SLICE_X37Y168        LUT4 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.150    49.159 r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.bscanid[27]_i_1/O
                         net (fo=1, routed)           0.059    49.218    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.bscanid[27]_i_1_n_0
    SLICE_X37Y168        FDRE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.bscanid_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    80.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       2.049    82.209    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059    82.268 r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.004    83.272    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    83.296 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.856    84.152    design_1_i/debug_bridge_PL/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    84.231 r  design_1_i/debug_bridge_PL/U0/bs_mux/inst/u_bufg_mux/O
    X1Y2 (CLOCK_ROOT)    net (fo=500, routed)         1.455    85.686    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/tck
    SLICE_X37Y168        FDRE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.bscanid_reg[27]/C
                         clock pessimism              0.765    86.451    
                         clock uncertainty           -0.360    86.091    
    SLICE_X37Y168        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025    86.116    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.bscanid_reg[27]
  -------------------------------------------------------------------
                         required time                         86.116    
                         arrival time                         -49.218    
  -------------------------------------------------------------------
                         slack                                 36.898    

Slack (MET) :             36.935ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.bscanid_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        3.845ns  (logic 0.408ns (10.611%)  route 3.437ns (89.389%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.687ns = ( 85.687 - 80.000 ) 
    Source Clock Delay      (SCD):    5.337ns = ( 45.337 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.765ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.284ns (routing 0.171ns, distribution 1.113ns)
  Clock Net Delay (Destination): 1.456ns (routing 0.772ns, distribution 0.684ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    40.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       2.309    42.508    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079    42.587 f  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.438    44.025    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    44.053 f  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.284    45.337    design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
    SLICE_X42Y172        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y172        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080    45.417 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPDR_O_reg/Q
                         net (fo=35, routed)          0.308    45.725    design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPDR_O_reg_0
    SLICE_X44Y173        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050    45.775 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/capture_INST_0/O
                         net (fo=1, routed)           1.059    46.834    design_1_i/debug_bridge_PL/U0/bs_mux/inst/soft_capture
    SLICE_X43Y173        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.090    46.924 r  design_1_i/debug_bridge_PL/U0/bs_mux/inst/capture_INST_0/O
                         net (fo=35, routed)          0.761    47.685    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X39Y170        LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036    47.721 r  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_bscanid_en[0]_INST_0/O
                         net (fo=35, routed)          1.251    48.972    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/bscanid_en
    SLICE_X37Y169        LUT4 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.152    49.124 r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.bscanid[14]_i_1/O
                         net (fo=1, routed)           0.058    49.182    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.bscanid[14]_i_1_n_0
    SLICE_X37Y169        FDRE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.bscanid_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    80.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       2.049    82.209    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059    82.268 r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.004    83.272    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    83.296 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.856    84.152    design_1_i/debug_bridge_PL/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    84.231 r  design_1_i/debug_bridge_PL/U0/bs_mux/inst/u_bufg_mux/O
    X1Y2 (CLOCK_ROOT)    net (fo=500, routed)         1.456    85.687    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/tck
    SLICE_X37Y169        FDRE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.bscanid_reg[14]/C
                         clock pessimism              0.765    86.452    
                         clock uncertainty           -0.360    86.092    
    SLICE_X37Y169        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025    86.117    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.bscanid_reg[14]
  -------------------------------------------------------------------
                         required time                         86.117    
                         arrival time                         -49.182    
  -------------------------------------------------------------------
                         slack                                 36.935    

Slack (MET) :             36.960ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        3.724ns  (logic 0.369ns (9.909%)  route 3.355ns (90.091%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        1.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.690ns = ( 85.690 - 80.000 ) 
    Source Clock Delay      (SCD):    5.337ns = ( 45.337 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.765ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.284ns (routing 0.171ns, distribution 1.113ns)
  Clock Net Delay (Destination): 1.459ns (routing 0.772ns, distribution 0.687ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    40.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       2.309    42.508    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079    42.587 f  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.438    44.025    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    44.053 f  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.284    45.337    design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
    SLICE_X42Y172        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y172        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080    45.417 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPDR_O_reg/Q
                         net (fo=35, routed)          0.308    45.725    design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPDR_O_reg_0
    SLICE_X44Y173        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050    45.775 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/capture_INST_0/O
                         net (fo=1, routed)           1.059    46.834    design_1_i/debug_bridge_PL/U0/bs_mux/inst/soft_capture
    SLICE_X43Y173        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.090    46.924 r  design_1_i/debug_bridge_PL/U0/bs_mux/inst/capture_INST_0/O
                         net (fo=35, routed)          0.950    47.874    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X39Y170        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149    48.023 r  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
                         net (fo=32, routed)          1.038    49.061    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
    SLICE_X40Y172        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    80.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       2.049    82.209    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059    82.268 r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.004    83.272    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    83.296 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.856    84.152    design_1_i/debug_bridge_PL/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    84.231 r  design_1_i/debug_bridge_PL/U0/bs_mux/inst/u_bufg_mux/O
    X1Y2 (CLOCK_ROOT)    net (fo=500, routed)         1.459    85.690    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X40Y172        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg_reg[0]/C
                         clock pessimism              0.765    86.455    
                         clock uncertainty           -0.360    86.095    
    SLICE_X40Y172        FDRE (Setup_CFF2_SLICEM_C_R)
                                                     -0.074    86.021    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg_reg[0]
  -------------------------------------------------------------------
                         required time                         86.021    
                         arrival time                         -49.061    
  -------------------------------------------------------------------
                         slack                                 36.960    

Slack (MET) :             36.960ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        3.724ns  (logic 0.369ns (9.909%)  route 3.355ns (90.091%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        1.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.690ns = ( 85.690 - 80.000 ) 
    Source Clock Delay      (SCD):    5.337ns = ( 45.337 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.765ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.284ns (routing 0.171ns, distribution 1.113ns)
  Clock Net Delay (Destination): 1.459ns (routing 0.772ns, distribution 0.687ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    40.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       2.309    42.508    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079    42.587 f  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.438    44.025    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    44.053 f  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.284    45.337    design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
    SLICE_X42Y172        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y172        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080    45.417 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPDR_O_reg/Q
                         net (fo=35, routed)          0.308    45.725    design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPDR_O_reg_0
    SLICE_X44Y173        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050    45.775 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/capture_INST_0/O
                         net (fo=1, routed)           1.059    46.834    design_1_i/debug_bridge_PL/U0/bs_mux/inst/soft_capture
    SLICE_X43Y173        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.090    46.924 r  design_1_i/debug_bridge_PL/U0/bs_mux/inst/capture_INST_0/O
                         net (fo=35, routed)          0.950    47.874    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X39Y170        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149    48.023 r  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
                         net (fo=32, routed)          1.038    49.061    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
    SLICE_X40Y172        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    80.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       2.049    82.209    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059    82.268 r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.004    83.272    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    83.296 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.856    84.152    design_1_i/debug_bridge_PL/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    84.231 r  design_1_i/debug_bridge_PL/U0/bs_mux/inst/u_bufg_mux/O
    X1Y2 (CLOCK_ROOT)    net (fo=500, routed)         1.459    85.690    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X40Y172        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg_reg[3]/C
                         clock pessimism              0.765    86.455    
                         clock uncertainty           -0.360    86.095    
    SLICE_X40Y172        FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.074    86.021    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg_reg[3]
  -------------------------------------------------------------------
                         required time                         86.021    
                         arrival time                         -49.061    
  -------------------------------------------------------------------
                         slack                                 36.960    

Slack (MET) :             36.962ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.bscanid_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        3.819ns  (logic 0.379ns (9.924%)  route 3.440ns (90.076%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.688ns = ( 85.688 - 80.000 ) 
    Source Clock Delay      (SCD):    5.337ns = ( 45.337 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.765ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.284ns (routing 0.171ns, distribution 1.113ns)
  Clock Net Delay (Destination): 1.457ns (routing 0.772ns, distribution 0.685ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    40.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       2.309    42.508    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079    42.587 f  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.438    44.025    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    44.053 f  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.284    45.337    design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
    SLICE_X42Y172        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y172        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080    45.417 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPDR_O_reg/Q
                         net (fo=35, routed)          0.308    45.725    design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPDR_O_reg_0
    SLICE_X44Y173        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050    45.775 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/capture_INST_0/O
                         net (fo=1, routed)           1.059    46.834    design_1_i/debug_bridge_PL/U0/bs_mux/inst/soft_capture
    SLICE_X43Y173        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.090    46.924 r  design_1_i/debug_bridge_PL/U0/bs_mux/inst/capture_INST_0/O
                         net (fo=35, routed)          0.761    47.685    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X39Y170        LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036    47.721 r  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_bscanid_en[0]_INST_0/O
                         net (fo=35, routed)          1.246    48.967    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/bscanid_en
    SLICE_X37Y170        LUT4 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.123    49.090 r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.bscanid[11]_i_1/O
                         net (fo=1, routed)           0.066    49.156    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.bscanid[11]_i_1_n_0
    SLICE_X37Y170        FDRE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.bscanid_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    80.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       2.049    82.209    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059    82.268 r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.004    83.272    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    83.296 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.856    84.152    design_1_i/debug_bridge_PL/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    84.231 r  design_1_i/debug_bridge_PL/U0/bs_mux/inst/u_bufg_mux/O
    X1Y2 (CLOCK_ROOT)    net (fo=500, routed)         1.457    85.688    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/tck
    SLICE_X37Y170        FDRE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.bscanid_reg[11]/C
                         clock pessimism              0.765    86.453    
                         clock uncertainty           -0.360    86.093    
    SLICE_X37Y170        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025    86.118    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.bscanid_reg[11]
  -------------------------------------------------------------------
                         required time                         86.118    
                         arrival time                         -49.156    
  -------------------------------------------------------------------
                         slack                                 36.962    

Slack (MET) :             36.974ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.bscanid_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        3.806ns  (logic 0.346ns (9.091%)  route 3.460ns (90.909%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.687ns = ( 85.687 - 80.000 ) 
    Source Clock Delay      (SCD):    5.337ns = ( 45.337 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.765ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.284ns (routing 0.171ns, distribution 1.113ns)
  Clock Net Delay (Destination): 1.456ns (routing 0.772ns, distribution 0.684ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    40.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       2.309    42.508    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079    42.587 f  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.438    44.025    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    44.053 f  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.284    45.337    design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
    SLICE_X42Y172        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y172        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080    45.417 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPDR_O_reg/Q
                         net (fo=35, routed)          0.308    45.725    design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPDR_O_reg_0
    SLICE_X44Y173        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050    45.775 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/capture_INST_0/O
                         net (fo=1, routed)           1.059    46.834    design_1_i/debug_bridge_PL/U0/bs_mux/inst/soft_capture
    SLICE_X43Y173        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.090    46.924 r  design_1_i/debug_bridge_PL/U0/bs_mux/inst/capture_INST_0/O
                         net (fo=35, routed)          0.761    47.685    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X39Y170        LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036    47.721 r  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_bscanid_en[0]_INST_0/O
                         net (fo=35, routed)          1.273    48.994    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/bscanid_en
    SLICE_X37Y169        LUT4 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.090    49.084 r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.bscanid[15]_i_1/O
                         net (fo=1, routed)           0.059    49.143    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.bscanid[15]_i_1_n_0
    SLICE_X37Y169        FDRE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.bscanid_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    80.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       2.049    82.209    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059    82.268 r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.004    83.272    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    83.296 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.856    84.152    design_1_i/debug_bridge_PL/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    84.231 r  design_1_i/debug_bridge_PL/U0/bs_mux/inst/u_bufg_mux/O
    X1Y2 (CLOCK_ROOT)    net (fo=500, routed)         1.456    85.687    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/tck
    SLICE_X37Y169        FDRE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.bscanid_reg[15]/C
                         clock pessimism              0.765    86.452    
                         clock uncertainty           -0.360    86.092    
    SLICE_X37Y169        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025    86.117    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.bscanid_reg[15]
  -------------------------------------------------------------------
                         required time                         86.117    
                         arrival time                         -49.143    
  -------------------------------------------------------------------
                         slack                                 36.974    

Slack (MET) :             36.975ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        3.709ns  (logic 0.369ns (9.949%)  route 3.340ns (90.051%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        1.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.690ns = ( 85.690 - 80.000 ) 
    Source Clock Delay      (SCD):    5.337ns = ( 45.337 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.765ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.284ns (routing 0.171ns, distribution 1.113ns)
  Clock Net Delay (Destination): 1.459ns (routing 0.772ns, distribution 0.687ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    40.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       2.309    42.508    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079    42.587 f  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.438    44.025    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    44.053 f  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.284    45.337    design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
    SLICE_X42Y172        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y172        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080    45.417 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPDR_O_reg/Q
                         net (fo=35, routed)          0.308    45.725    design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPDR_O_reg_0
    SLICE_X44Y173        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050    45.775 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/capture_INST_0/O
                         net (fo=1, routed)           1.059    46.834    design_1_i/debug_bridge_PL/U0/bs_mux/inst/soft_capture
    SLICE_X43Y173        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.090    46.924 r  design_1_i/debug_bridge_PL/U0/bs_mux/inst/capture_INST_0/O
                         net (fo=35, routed)          0.950    47.874    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X39Y170        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149    48.023 r  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
                         net (fo=32, routed)          1.023    49.046    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
    SLICE_X40Y177        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    80.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       2.049    82.209    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059    82.268 r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.004    83.272    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    83.296 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.856    84.152    design_1_i/debug_bridge_PL/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    84.231 r  design_1_i/debug_bridge_PL/U0/bs_mux/inst/u_bufg_mux/O
    X1Y2 (CLOCK_ROOT)    net (fo=500, routed)         1.459    85.690    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X40Y177        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg_reg[10]/C
                         clock pessimism              0.765    86.455    
                         clock uncertainty           -0.360    86.095    
    SLICE_X40Y177        FDRE (Setup_HFF_SLICEM_C_R)
                                                     -0.074    86.021    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg_reg[10]
  -------------------------------------------------------------------
                         required time                         86.021    
                         arrival time                         -49.046    
  -------------------------------------------------------------------
                         slack                                 36.975    

Slack (MET) :             36.975ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        3.709ns  (logic 0.369ns (9.949%)  route 3.340ns (90.051%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        1.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.690ns = ( 85.690 - 80.000 ) 
    Source Clock Delay      (SCD):    5.337ns = ( 45.337 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.765ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.284ns (routing 0.171ns, distribution 1.113ns)
  Clock Net Delay (Destination): 1.459ns (routing 0.772ns, distribution 0.687ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    40.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       2.309    42.508    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079    42.587 f  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.438    44.025    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    44.053 f  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.284    45.337    design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
    SLICE_X42Y172        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y172        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080    45.417 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPDR_O_reg/Q
                         net (fo=35, routed)          0.308    45.725    design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPDR_O_reg_0
    SLICE_X44Y173        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050    45.775 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/capture_INST_0/O
                         net (fo=1, routed)           1.059    46.834    design_1_i/debug_bridge_PL/U0/bs_mux/inst/soft_capture
    SLICE_X43Y173        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.090    46.924 r  design_1_i/debug_bridge_PL/U0/bs_mux/inst/capture_INST_0/O
                         net (fo=35, routed)          0.950    47.874    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X39Y170        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149    48.023 r  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
                         net (fo=32, routed)          1.023    49.046    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
    SLICE_X40Y177        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    80.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       2.049    82.209    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059    82.268 r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.004    83.272    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    83.296 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.856    84.152    design_1_i/debug_bridge_PL/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    84.231 r  design_1_i/debug_bridge_PL/U0/bs_mux/inst/u_bufg_mux/O
    X1Y2 (CLOCK_ROOT)    net (fo=500, routed)         1.459    85.690    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X40Y177        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg_reg[9]/C
                         clock pessimism              0.765    86.455    
                         clock uncertainty           -0.360    86.095    
    SLICE_X40Y177        FDRE (Setup_GFF_SLICEM_C_R)
                                                     -0.074    86.021    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg_reg[9]
  -------------------------------------------------------------------
                         required time                         86.021    
                         arrival time                         -49.046    
  -------------------------------------------------------------------
                         slack                                 36.975    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.061ns (46.565%)  route 0.070ns (53.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.754ns
    Source Clock Delay      (SCD):    5.686ns
    Clock Pessimism Removal (CPR):    1.018ns
  Clock Net Delay (Source):      1.455ns (routing 0.772ns, distribution 0.683ns)
  Clock Net Delay (Destination): 1.666ns (routing 0.851ns, distribution 0.815ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       2.049     2.209    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     2.268 r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.004     3.272    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.296 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.856     4.152    design_1_i/debug_bridge_PL/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     4.231 r  design_1_i/debug_bridge_PL/U0/bs_mux/inst/u_bufg_mux/O
    X1Y2 (CLOCK_ROOT)    net (fo=500, routed)         1.455     5.686    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X33Y157        FDCE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y157        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     5.747 r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/Q
                         net (fo=3, routed)           0.070     5.817    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[3]
    SLICE_X33Y156        FDCE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       2.309     2.508    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.587 r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.438     4.025    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.053 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.943     4.996    design_1_i/debug_bridge_PL/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     5.088 r  design_1_i/debug_bridge_PL/U0/bs_mux/inst/u_bufg_mux/O
    X1Y2 (CLOCK_ROOT)    net (fo=500, routed)         1.666     6.754    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X33Y156        FDCE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -1.018     5.736    
    SLICE_X33Y156        FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     5.798    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.798    
                         arrival time                           5.817    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_din_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.039ns (50.650%)  route 0.038ns (49.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.284ns
    Source Clock Delay      (SCD):    3.658ns
    Clock Pessimism Removal (CPR):    0.620ns
  Clock Net Delay (Source):      0.911ns (routing 0.467ns, distribution 0.444ns)
  Clock Net Delay (Destination): 1.038ns (routing 0.524ns, distribution 0.514ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       1.253     1.364    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.403 r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.754     2.157    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.174 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.521     2.695    design_1_i/debug_bridge_PL/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.747 r  design_1_i/debug_bridge_PL/U0/bs_mux/inst/u_bufg_mux/O
    X1Y2 (CLOCK_ROOT)    net (fo=500, routed)         0.911     3.658    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/tck
    SLICE_X40Y169        FDRE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_din_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y169        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     3.697 r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_din_temp_reg/Q
                         net (fo=1, routed)           0.038     3.735    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_din_temp
    SLICE_X40Y169        FDRE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       1.409     1.547    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.053     1.600 r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.989     2.589    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.608 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.577     3.185    design_1_i/debug_bridge_PL/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     3.246 r  design_1_i/debug_bridge_PL/U0/bs_mux/inst/u_bufg_mux/O
    X1Y2 (CLOCK_ROOT)    net (fo=500, routed)         1.038     4.284    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/tck
    SLICE_X40Y169        FDRE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[2]/C
                         clock pessimism             -0.620     3.664    
    SLICE_X40Y169        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     3.711    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.711    
                         arrival time                           3.735    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.078ns  (logic 0.037ns (47.436%)  route 0.041ns (52.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.332ns
    Source Clock Delay      (SCD):    3.701ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Net Delay (Source):      0.954ns (routing 0.467ns, distribution 0.487ns)
  Clock Net Delay (Destination): 1.086ns (routing 0.524ns, distribution 0.562ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       1.253     1.364    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.403 r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.754     2.157    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.174 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.521     2.695    design_1_i/debug_bridge_PL/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.747 r  design_1_i/debug_bridge_PL/U0/bs_mux/inst/u_bufg_mux/O
    X1Y2 (CLOCK_ROOT)    net (fo=500, routed)         0.954     3.701    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/tck
    SLICE_X41Y170        FDRE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y170        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     3.738 r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/Q
                         net (fo=2, routed)           0.041     3.779    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[2]
    SLICE_X41Y170        FDRE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       1.409     1.547    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.053     1.600 r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.989     2.589    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.608 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.577     3.185    design_1_i/debug_bridge_PL/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     3.246 r  design_1_i/debug_bridge_PL/U0/bs_mux/inst/u_bufg_mux/O
    X1Y2 (CLOCK_ROOT)    net (fo=500, routed)         1.086     4.332    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/tck
    SLICE_X41Y170        FDRE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/C
                         clock pessimism             -0.625     3.707    
    SLICE_X41Y170        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     3.754    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.754    
                         arrival time                           3.779    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.058ns (30.367%)  route 0.133ns (69.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.762ns
    Source Clock Delay      (SCD):    5.686ns
    Clock Pessimism Removal (CPR):    0.973ns
  Clock Net Delay (Source):      1.455ns (routing 0.772ns, distribution 0.683ns)
  Clock Net Delay (Destination): 1.674ns (routing 0.851ns, distribution 0.823ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       2.049     2.209    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     2.268 r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.004     3.272    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.296 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.856     4.152    design_1_i/debug_bridge_PL/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     4.231 r  design_1_i/debug_bridge_PL/U0/bs_mux/inst/u_bufg_mux/O
    X1Y2 (CLOCK_ROOT)    net (fo=500, routed)         1.455     5.686    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/tck
    SLICE_X40Y167        FDRE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y167        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     5.744 r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]/Q
                         net (fo=5, routed)           0.133     5.877    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp_reg_0
    SLICE_X38Y169        FDRE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       2.309     2.508    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.587 r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.438     4.025    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.053 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.943     4.996    design_1_i/debug_bridge_PL/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     5.088 r  design_1_i/debug_bridge_PL/U0/bs_mux/inst/u_bufg_mux/O
    X1Y2 (CLOCK_ROOT)    net (fo=500, routed)         1.674     6.762    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/tck
    SLICE_X38Y169        FDRE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp_reg/C
                         clock pessimism             -0.973     5.789    
    SLICE_X38Y169        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     5.851    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp_reg
  -------------------------------------------------------------------
                         required time                         -5.851    
                         arrival time                           5.877    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.039ns (40.625%)  route 0.057ns (59.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.443ns
    Source Clock Delay      (SCD):    2.903ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Net Delay (Source):      0.729ns (routing 0.096ns, distribution 0.633ns)
  Clock Net Delay (Destination): 0.835ns (routing 0.108ns, distribution 0.727ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       1.253     1.364    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.403 r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.754     2.157    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.174 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          0.729     2.903    design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[31]_2
    SLICE_X44Y175        FDSE                                         r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y175        FDSE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.942 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[12]/Q
                         net (fo=1, routed)           0.057     2.999    design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg[12]
    SLICE_X44Y175        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       1.409     1.547    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.053     1.600 r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.989     2.589    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.608 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          0.835     3.443    design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[31]_2
    SLICE_X44Y175        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[11]/C
                         clock pessimism             -0.525     2.918    
    SLICE_X44Y175        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     2.965    design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.965    
                         arrival time                           2.999    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.bscanid_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.bscanid_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.093ns (52.841%)  route 0.083ns (47.159%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.740ns
    Source Clock Delay      (SCD):    5.687ns
    Clock Pessimism Removal (CPR):    0.973ns
  Clock Net Delay (Source):      1.456ns (routing 0.772ns, distribution 0.684ns)
  Clock Net Delay (Destination): 1.652ns (routing 0.851ns, distribution 0.801ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       2.049     2.209    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     2.268 r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.004     3.272    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.296 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.856     4.152    design_1_i/debug_bridge_PL/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     4.231 r  design_1_i/debug_bridge_PL/U0/bs_mux/inst/u_bufg_mux/O
    X1Y2 (CLOCK_ROOT)    net (fo=500, routed)         1.456     5.687    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/tck
    SLICE_X37Y170        FDRE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.bscanid_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y170        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     5.745 r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.bscanid_reg[6]/Q
                         net (fo=2, routed)           0.063     5.808    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/bscanid[6]
    SLICE_X36Y170        LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.035     5.843 r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.bscanid[5]_i_1/O
                         net (fo=1, routed)           0.020     5.863    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.bscanid[5]_i_1_n_0
    SLICE_X36Y170        FDSE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.bscanid_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       2.309     2.508    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.587 r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.438     4.025    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.053 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.943     4.996    design_1_i/debug_bridge_PL/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     5.088 r  design_1_i/debug_bridge_PL/U0/bs_mux/inst/u_bufg_mux/O
    X1Y2 (CLOCK_ROOT)    net (fo=500, routed)         1.652     6.740    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/tck
    SLICE_X36Y170        FDSE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.bscanid_reg[5]/C
                         clock pessimism             -0.973     5.767    
    SLICE_X36Y170        FDSE (Hold_EFF_SLICEL_C_D)
                                                      0.060     5.827    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.bscanid_reg[5]
  -------------------------------------------------------------------
                         required time                         -5.827    
                         arrival time                           5.863    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.089ns  (logic 0.059ns (66.292%)  route 0.030ns (33.708%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.289ns
    Source Clock Delay      (SCD):    3.661ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Net Delay (Source):      0.914ns (routing 0.467ns, distribution 0.447ns)
  Clock Net Delay (Destination): 1.043ns (routing 0.524ns, distribution 0.519ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       1.253     1.364    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.403 r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.754     2.157    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.174 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.521     2.695    design_1_i/debug_bridge_PL/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.747 r  design_1_i/debug_bridge_PL/U0/bs_mux/inst/u_bufg_mux/O
    X1Y2 (CLOCK_ROOT)    net (fo=500, routed)         0.914     3.661    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X33Y156        FDPE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y156        FDPE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     3.700 r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/Q
                         net (fo=1, routed)           0.023     3.723    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i
    SLICE_X33Y156        LUT5 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.020     3.743 r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_i_1/O
                         net (fo=2, routed)           0.007     3.750    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i0
    SLICE_X33Y156        FDPE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       1.409     1.547    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.053     1.600 r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.989     2.589    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.608 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.577     3.185    design_1_i/debug_bridge_PL/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     3.246 r  design_1_i/debug_bridge_PL/U0/bs_mux/inst/u_bufg_mux/O
    X1Y2 (CLOCK_ROOT)    net (fo=500, routed)         1.043     4.289    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X33Y156        FDPE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.622     3.667    
    SLICE_X33Y156        FDPE (Hold_HFF_SLICEL_C_D)
                                                      0.046     3.713    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -3.713    
                         arrival time                           3.750    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.080ns (29.412%)  route 0.192ns (70.588%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.839ns
    Source Clock Delay      (SCD):    5.691ns
    Clock Pessimism Removal (CPR):    0.975ns
  Clock Net Delay (Source):      1.460ns (routing 0.772ns, distribution 0.688ns)
  Clock Net Delay (Destination): 1.751ns (routing 0.851ns, distribution 0.900ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       2.049     2.209    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     2.268 r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.004     3.272    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.296 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.856     4.152    design_1_i/debug_bridge_PL/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     4.231 r  design_1_i/debug_bridge_PL/U0/bs_mux/inst/u_bufg_mux/O
    X1Y2 (CLOCK_ROOT)    net (fo=500, routed)         1.460     5.691    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X40Y175        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y175        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     5.749 r  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg_reg[28]/Q
                         net (fo=3, routed)           0.170     5.919    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg[28]
    SLICE_X42Y176        LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.022     5.941 r  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg[27]_i_1/O
                         net (fo=1, routed)           0.022     5.963    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg[27]_i_1_n_0
    SLICE_X42Y176        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       2.309     2.508    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.587 r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.438     4.025    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.053 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.943     4.996    design_1_i/debug_bridge_PL/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     5.088 r  design_1_i/debug_bridge_PL/U0/bs_mux/inst/u_bufg_mux/O
    X1Y2 (CLOCK_ROOT)    net (fo=500, routed)         1.751     6.839    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X42Y176        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg_reg[27]/C
                         clock pessimism             -0.975     5.864    
    SLICE_X42Y176        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     5.924    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg_reg[27]
  -------------------------------------------------------------------
                         required time                         -5.924    
                         arrival time                           5.963    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.092ns  (logic 0.059ns (64.130%)  route 0.033ns (35.869%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.289ns
    Source Clock Delay      (SCD):    3.663ns
    Clock Pessimism Removal (CPR):    0.620ns
  Clock Net Delay (Source):      0.916ns (routing 0.467ns, distribution 0.449ns)
  Clock Net Delay (Destination): 1.043ns (routing 0.524ns, distribution 0.519ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       1.253     1.364    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.403 r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.754     2.157    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.174 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.521     2.695    design_1_i/debug_bridge_PL/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.747 r  design_1_i/debug_bridge_PL/U0/bs_mux/inst/u_bufg_mux/O
    X1Y2 (CLOCK_ROOT)    net (fo=500, routed)         0.916     3.663    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/tck
    SLICE_X39Y169        FDRE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y169        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     3.702 r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[5]/Q
                         net (fo=4, routed)           0.026     3.728    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[5]
    SLICE_X39Y169        LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.020     3.748 r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt[6]_i_2/O
                         net (fo=1, routed)           0.007     3.755    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/p_0_in[6]
    SLICE_X39Y169        FDRE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       1.409     1.547    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.053     1.600 r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.989     2.589    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.608 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.577     3.185    design_1_i/debug_bridge_PL/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     3.246 r  design_1_i/debug_bridge_PL/U0/bs_mux/inst/u_bufg_mux/O
    X1Y2 (CLOCK_ROOT)    net (fo=500, routed)         1.043     4.289    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/tck
    SLICE_X39Y169        FDRE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[6]/C
                         clock pessimism             -0.620     3.669    
    SLICE_X39Y169        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     3.716    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.716    
                         arrival time                           3.755    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.092ns  (logic 0.037ns (40.218%)  route 0.055ns (59.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.282ns
    Source Clock Delay      (SCD):    3.657ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Net Delay (Source):      0.910ns (routing 0.467ns, distribution 0.443ns)
  Clock Net Delay (Destination): 1.036ns (routing 0.524ns, distribution 0.512ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       1.253     1.364    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.403 r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.754     2.157    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.174 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.521     2.695    design_1_i/debug_bridge_PL/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.747 r  design_1_i/debug_bridge_PL/U0/bs_mux/inst/u_bufg_mux/O
    X1Y2 (CLOCK_ROOT)    net (fo=500, routed)         0.910     3.657    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/tck
    SLICE_X34Y167        FDCE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y167        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     3.694 r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.055     3.749    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/fifo_din[0]
    SLICE_X34Y167        FDCE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       1.409     1.547    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.053     1.600 r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.989     2.589    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.608 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.577     3.185    design_1_i/debug_bridge_PL/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     3.246 r  design_1_i/debug_bridge_PL/U0/bs_mux/inst/u_bufg_mux/O
    X1Y2 (CLOCK_ROOT)    net (fo=500, routed)         1.036     4.282    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/tck
    SLICE_X34Y167        FDCE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/C
                         clock pessimism             -0.619     3.663    
    SLICE_X34Y167        FDCE (Hold_EFF_SLICEM_C_D)
                                                      0.046     3.709    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.709    
                         arrival time                           3.749    
  -------------------------------------------------------------------
                         slack                                  0.040    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCTRL/I0  n/a            1.290         80.000      78.710     BUFGCTRL_X0Y6  design_1_i/debug_bridge_PL/U0/bs_mux/inst/u_bufg_mux/I0
Min Period        n/a     BUFGCE/I     n/a            1.290         80.000      78.710     BUFGCE_X0Y27   design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
Min Period        n/a     RAMD32/CLK   n/a            1.064         80.000      78.936     SLICE_X34Y169  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK   n/a            1.064         80.000      78.936     SLICE_X34Y169  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK   n/a            1.064         80.000      78.936     SLICE_X34Y169  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK   n/a            1.064         80.000      78.936     SLICE_X34Y169  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK   n/a            1.064         80.000      78.936     SLICE_X34Y169  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK   n/a            1.064         80.000      78.936     SLICE_X34Y169  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK   n/a            1.064         80.000      78.936     SLICE_X34Y169  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK   n/a            1.064         80.000      78.936     SLICE_X34Y169  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            0.532         40.000      39.468     SLICE_X34Y168  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            0.532         40.000      39.468     SLICE_X34Y168  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            0.532         40.000      39.468     SLICE_X34Y168  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            0.532         40.000      39.468     SLICE_X34Y168  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            0.532         40.000      39.468     SLICE_X34Y168  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            0.532         40.000      39.468     SLICE_X34Y168  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            0.532         40.000      39.468     SLICE_X34Y168  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            0.532         40.000      39.468     SLICE_X34Y168  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            0.532         40.000      39.468     SLICE_X34Y168  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            0.532         40.000      39.468     SLICE_X34Y168  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            0.532         40.000      39.468     SLICE_X34Y169  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            0.532         40.000      39.468     SLICE_X34Y169  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            0.532         40.000      39.468     SLICE_X34Y169  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            0.532         40.000      39.468     SLICE_X34Y169  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            0.532         40.000      39.468     SLICE_X34Y169  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            0.532         40.000      39.468     SLICE_X34Y169  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            0.532         40.000      39.468     SLICE_X34Y169  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            0.532         40.000      39.468     SLICE_X34Y169  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            0.532         40.000      39.468     SLICE_X34Y169  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            0.532         40.000      39.468     SLICE_X34Y169  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_1
  To Clock:  clk_pl_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         20.000      18.929     MMCM_X0Y0  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCM_X0Y0  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            6.000         10.000      4.000      MMCM_X0Y0  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            6.000         10.000      4.000      MMCM_X0Y0  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            6.000         10.000      4.000      MMCM_X0Y0  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            6.000         10.000      4.000      MMCM_X0Y0  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.778ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.778ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.858ns  (logic 2.825ns (73.225%)  route 1.033ns (26.776%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -1.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 12.780 - 8.000 ) 
    Source Clock Delay      (SCD):    5.696ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.728ns (routing 0.704ns, distribution 1.024ns)
  Clock Net Delay (Destination): 1.859ns (routing 0.944ns, distribution 0.915ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.429    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.418     3.875    i_gmii2rgmii/Clk125
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.968 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.728     5.696    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXEN)
                                                      2.572     8.268 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXEN
                         net (fo=5, routed)           0.755     9.023    i_gmii2rgmii/i_rgmii_gmii/GMII_tx_en
    SLICE_X9Y188         LUT5 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.165     9.188 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[1]_i_3/O
                         net (fo=1, routed)           0.228     9.416    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[1]_i_3_n_0
    SLICE_X9Y180         LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.088     9.504 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[1]_i_1/O
                         net (fo=1, routed)           0.050     9.554    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[1]_i_1_n_0
    SLICE_X9Y180         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    10.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.897    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.921 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.859    12.780    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X9Y180         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[1]/C
                         clock pessimism             -0.401    12.379    
                         clock uncertainty           -0.072    12.307    
    SLICE_X9Y180         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    12.332    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[1]
  -------------------------------------------------------------------
                         required time                         12.332    
                         arrival time                          -9.554    
  -------------------------------------------------------------------
                         slack                                  2.778    

Slack (MET) :             2.818ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.818ns  (logic 2.809ns (73.573%)  route 1.009ns (26.427%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 12.780 - 8.000 ) 
    Source Clock Delay      (SCD):    5.696ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.728ns (routing 0.704ns, distribution 1.024ns)
  Clock Net Delay (Destination): 1.859ns (routing 0.944ns, distribution 0.915ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.429    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.418     3.875    i_gmii2rgmii/Clk125
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.968 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.728     5.696    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXEN)
                                                      2.572     8.268 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXEN
                         net (fo=5, routed)           0.755     9.023    i_gmii2rgmii/i_rgmii_gmii/GMII_tx_en
    SLICE_X9Y188         LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     9.171 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[0]_i_2/O
                         net (fo=1, routed)           0.205     9.376    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[0]_i_2_n_0
    SLICE_X9Y180         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089     9.465 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[0]_i_1/O
                         net (fo=1, routed)           0.049     9.514    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[0]_i_1_n_0
    SLICE_X9Y180         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    10.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.897    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.921 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.859    12.780    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X9Y180         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[0]/C
                         clock pessimism             -0.401    12.379    
                         clock uncertainty           -0.072    12.307    
    SLICE_X9Y180         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    12.332    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[0]
  -------------------------------------------------------------------
                         required time                         12.332    
                         arrival time                          -9.514    
  -------------------------------------------------------------------
                         slack                                  2.818    

Slack (MET) :             3.060ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_I_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 fall@4.000ns)
  Data Path Delay:        0.666ns  (logic 0.079ns (11.862%)  route 0.587ns (88.138%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 12.783 - 8.000 ) 
    Source Clock Delay      (SCD):    4.555ns = ( 8.555 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.098ns (routing 1.038ns, distribution 1.060ns)
  Clock Net Delay (Destination): 1.862ns (routing 0.944ns, distribution 0.918ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.000     4.000 f  
    PS8_X0Y0             PS8                          0.000     4.000 f  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     4.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     4.199 f  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     6.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     6.184 f  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     6.429    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.457 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         2.098     8.555    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Clk125
    SLICE_X11Y118        FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_I_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y118        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     8.634 r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_I_reg[4]/Q
                         net (fo=1, routed)           0.587     9.221    i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGrayRd_I[4]
    SLICE_X11Y118        FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    10.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.897    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.921 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.862    12.783    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Clk125
    SLICE_X11Y118        FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_reg[4]/C
                         clock pessimism             -0.254    12.529    
                         clock uncertainty           -0.272    12.256    
    SLICE_X11Y118        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025    12.281    i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_reg[4]
  -------------------------------------------------------------------
                         required time                         12.281    
                         arrival time                          -9.221    
  -------------------------------------------------------------------
                         slack                                  3.060    

Slack (MET) :             3.091ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_I_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 fall@4.000ns)
  Data Path Delay:        0.579ns  (logic 0.079ns (13.644%)  route 0.500ns (86.356%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 12.789 - 8.000 ) 
    Source Clock Delay      (SCD):    4.555ns = ( 8.555 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.317ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.098ns (routing 1.038ns, distribution 1.060ns)
  Clock Net Delay (Destination): 1.868ns (routing 0.944ns, distribution 0.924ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.000     4.000 f  
    PS8_X0Y0             PS8                          0.000     4.000 f  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     4.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     4.199 f  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     6.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     6.184 f  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     6.429    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.457 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         2.098     8.555    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Clk125
    SLICE_X11Y118        FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_I_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y118        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     8.634 r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_I_reg[2]/Q
                         net (fo=1, routed)           0.500     9.134    i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGrayRd_I[2]
    SLICE_X12Y118        FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    10.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.897    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.921 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.868    12.789    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Clk125
    SLICE_X12Y118        FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_reg[2]/C
                         clock pessimism             -0.317    12.472    
                         clock uncertainty           -0.272    12.200    
    SLICE_X12Y118        FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.025    12.225    i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_reg[2]
  -------------------------------------------------------------------
                         required time                         12.225    
                         arrival time                          -9.134    
  -------------------------------------------------------------------
                         slack                                  3.091    

Slack (MET) :             3.129ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.515ns  (logic 2.691ns (76.558%)  route 0.824ns (23.442%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 12.788 - 8.000 ) 
    Source Clock Delay      (SCD):    5.696ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.728ns (routing 0.704ns, distribution 1.024ns)
  Clock Net Delay (Destination): 1.867ns (routing 0.944ns, distribution 0.923ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.429    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.418     3.875    i_gmii2rgmii/Clk125
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.968 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.728     5.696    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[7])
                                                      2.532     8.228 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[7]
                         net (fo=1, routed)           0.797     9.025    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[7]
    SLICE_X8Y187         LUT4 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.159     9.184 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[7]_i_1/O
                         net (fo=1, routed)           0.027     9.211    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[7]_i_1_n_0
    SLICE_X8Y187         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    10.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.897    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.921 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.867    12.788    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y187         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[7]/C
                         clock pessimism             -0.401    12.387    
                         clock uncertainty           -0.072    12.315    
    SLICE_X8Y187         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025    12.340    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[7]
  -------------------------------------------------------------------
                         required time                         12.340    
                         arrival time                          -9.211    
  -------------------------------------------------------------------
                         slack                                  3.129    

Slack (MET) :             3.174ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.469ns  (logic 2.643ns (76.189%)  route 0.826ns (23.811%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 12.787 - 8.000 ) 
    Source Clock Delay      (SCD):    5.696ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.728ns (routing 0.704ns, distribution 1.024ns)
  Clock Net Delay (Destination): 1.866ns (routing 0.944ns, distribution 0.922ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.429    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.418     3.875    i_gmii2rgmii/Clk125
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.968 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.728     5.696    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[3])
                                                      2.577     8.273 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[3]
                         net (fo=2, routed)           0.808     9.081    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[3]
    SLICE_X8Y187         LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.066     9.147 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[3]_i_2/O
                         net (fo=1, routed)           0.018     9.165    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[3]_i_2_n_0
    SLICE_X8Y187         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    10.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.897    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.921 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.866    12.787    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y187         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[3]/C
                         clock pessimism             -0.401    12.386    
                         clock uncertainty           -0.072    12.314    
    SLICE_X8Y187         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    12.339    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[3]
  -------------------------------------------------------------------
                         required time                         12.339    
                         arrival time                          -9.165    
  -------------------------------------------------------------------
                         slack                                  3.174    

Slack (MET) :             3.187ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.452ns  (logic 2.632ns (76.246%)  route 0.820ns (23.754%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 12.783 - 8.000 ) 
    Source Clock Delay      (SCD):    5.696ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.728ns (routing 0.704ns, distribution 1.024ns)
  Clock Net Delay (Destination): 1.862ns (routing 0.944ns, distribution 0.918ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.429    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.418     3.875    i_gmii2rgmii/Clk125
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.968 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.728     5.696    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[1])
                                                      2.582     8.278 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[1]
                         net (fo=2, routed)           0.770     9.048    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[1]
    SLICE_X9Y189         LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.050     9.098 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[1]_i_1/O
                         net (fo=1, routed)           0.050     9.148    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[1]_i_1_n_0
    SLICE_X9Y189         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    10.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.897    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.921 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.862    12.783    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X9Y189         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[1]/C
                         clock pessimism             -0.401    12.382    
                         clock uncertainty           -0.072    12.310    
    SLICE_X9Y189         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    12.335    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[1]
  -------------------------------------------------------------------
                         required time                         12.335    
                         arrival time                          -9.148    
  -------------------------------------------------------------------
                         slack                                  3.187    

Slack (MET) :             3.200ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.444ns  (logic 2.628ns (76.307%)  route 0.816ns (23.693%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 12.788 - 8.000 ) 
    Source Clock Delay      (SCD):    5.696ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.728ns (routing 0.704ns, distribution 1.024ns)
  Clock Net Delay (Destination): 1.867ns (routing 0.944ns, distribution 0.923ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.429    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.418     3.875    i_gmii2rgmii/Clk125
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.968 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.728     5.696    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[3])
                                                      2.577     8.273 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[3]
                         net (fo=2, routed)           0.750     9.023    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[3]
    SLICE_X8Y187         LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.051     9.074 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[3]_i_1/O
                         net (fo=1, routed)           0.066     9.140    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[3]_i_1_n_0
    SLICE_X8Y187         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    10.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.897    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.921 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.867    12.788    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y187         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[3]/C
                         clock pessimism             -0.401    12.387    
                         clock uncertainty           -0.072    12.315    
    SLICE_X8Y187         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025    12.340    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[3]
  -------------------------------------------------------------------
                         required time                         12.340    
                         arrival time                          -9.140    
  -------------------------------------------------------------------
                         slack                                  3.200    

Slack (MET) :             3.207ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_I_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 fall@4.000ns)
  Data Path Delay:        0.519ns  (logic 0.081ns (15.607%)  route 0.438ns (84.393%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 12.783 - 8.000 ) 
    Source Clock Delay      (SCD):    4.555ns = ( 8.555 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.098ns (routing 1.038ns, distribution 1.060ns)
  Clock Net Delay (Destination): 1.862ns (routing 0.944ns, distribution 0.918ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.000     4.000 f  
    PS8_X0Y0             PS8                          0.000     4.000 f  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     4.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     4.199 f  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     6.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     6.184 f  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     6.429    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.457 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         2.098     8.555    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Clk125
    SLICE_X11Y118        FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_I_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y118        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     8.636 r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_I_reg[3]/Q
                         net (fo=1, routed)           0.438     9.074    i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGrayRd_I[3]
    SLICE_X11Y118        FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    10.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.897    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.921 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.862    12.783    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Clk125
    SLICE_X11Y118        FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_reg[3]/C
                         clock pessimism             -0.254    12.529    
                         clock uncertainty           -0.272    12.256    
    SLICE_X11Y118        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.025    12.281    i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_reg[3]
  -------------------------------------------------------------------
                         required time                         12.281    
                         arrival time                          -9.074    
  -------------------------------------------------------------------
                         slack                                  3.207    

Slack (MET) :             3.210ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_I_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 fall@4.000ns)
  Data Path Delay:        0.516ns  (logic 0.081ns (15.698%)  route 0.435ns (84.302%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 12.783 - 8.000 ) 
    Source Clock Delay      (SCD):    4.555ns = ( 8.555 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.098ns (routing 1.038ns, distribution 1.060ns)
  Clock Net Delay (Destination): 1.862ns (routing 0.944ns, distribution 0.918ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.000     4.000 f  
    PS8_X0Y0             PS8                          0.000     4.000 f  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     4.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     4.199 f  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     6.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     6.184 f  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     6.429    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.457 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         2.098     8.555    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Clk125
    SLICE_X11Y118        FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_I_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y118        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     8.636 r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_I_reg[5]/Q
                         net (fo=1, routed)           0.435     9.071    i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGrayRd_I[5]
    SLICE_X11Y118        FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    10.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.897    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.921 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.862    12.783    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Clk125
    SLICE_X11Y118        FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_reg[5]/C
                         clock pessimism             -0.254    12.529    
                         clock uncertainty           -0.272    12.256    
    SLICE_X11Y118        FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.025    12.281    i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_reg[5]
  -------------------------------------------------------------------
                         required time                         12.281    
                         arrival time                          -9.071    
  -------------------------------------------------------------------
                         slack                                  3.210    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_ft.EmptyFt_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_grl.Rlevel_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.115ns (50.218%)  route 0.114ns (49.782%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.561ns
    Source Clock Delay      (SCD):    4.778ns
    Clock Pessimism Removal (CPR):    -0.366ns
  Clock Net Delay (Source):      1.857ns (routing 0.944ns, distribution 0.913ns)
  Clock Net Delay (Destination): 2.104ns (routing 1.038ns, distribution 1.066ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892     2.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     2.897    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.921 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.857     4.778    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Clk125
    SLICE_X12Y120        FDSE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_ft.EmptyFt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y120        FDSE (Prop_HFF2_SLICEM_C_Q)
                                                      0.059     4.837 r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_ft.EmptyFt_reg/Q
                         net (fo=15, routed)          0.078     4.915    i_gmii2rgmii/i_rgmii_gmii/i_fifo/EmptyFt
    SLICE_X12Y119        LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.056     4.971 r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_grl.Rlevel[4]_i_1/O
                         net (fo=1, routed)           0.036     5.007    i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_grl.Rlevel[4]_i_1_n_0
    SLICE_X12Y119        FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_grl.Rlevel_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.429    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         2.104     4.561    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Clk125
    SLICE_X12Y119        FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_grl.Rlevel_reg[4]/C
                         clock pessimism              0.366     4.927    
    SLICE_X12Y119        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.060     4.987    i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_grl.Rlevel_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.987    
                         arrival time                           5.007    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_ft.EmptyFt_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_grl.Rlevel_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.115ns (48.729%)  route 0.121ns (51.271%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.559ns
    Source Clock Delay      (SCD):    4.778ns
    Clock Pessimism Removal (CPR):    -0.366ns
  Clock Net Delay (Source):      1.857ns (routing 0.944ns, distribution 0.913ns)
  Clock Net Delay (Destination): 2.102ns (routing 1.038ns, distribution 1.064ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892     2.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     2.897    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.921 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.857     4.778    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Clk125
    SLICE_X12Y120        FDSE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_ft.EmptyFt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y120        FDSE (Prop_HFF2_SLICEM_C_Q)
                                                      0.059     4.837 r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_ft.EmptyFt_reg/Q
                         net (fo=15, routed)          0.110     4.947    i_gmii2rgmii/i_rgmii_gmii/i_fifo/EmptyFt
    SLICE_X12Y118        LUT4 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.056     5.003 r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_grl.Rlevel[0]_i_1/O
                         net (fo=1, routed)           0.011     5.014    i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_grl.Rlevel[0]_i_1_n_0
    SLICE_X12Y118        FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_grl.Rlevel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.429    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         2.102     4.559    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Clk125
    SLICE_X12Y118        FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_grl.Rlevel_reg[0]/C
                         clock pessimism              0.366     4.925    
    SLICE_X12Y118        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     4.987    i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_grl.Rlevel_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.987    
                         arrival time                           5.014    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/i_fifo/Q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Gmii_RxDv_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.151ns (65.086%)  route 0.081ns (34.914%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.521ns
    Source Clock Delay      (SCD):    4.746ns
    Clock Pessimism Removal (CPR):    -0.366ns
  Clock Net Delay (Source):      1.825ns (routing 0.944ns, distribution 0.881ns)
  Clock Net Delay (Destination): 2.064ns (routing 1.038ns, distribution 1.026ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892     2.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     2.897    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.921 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.825     4.746    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Clk125
    SLICE_X9Y120         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/Q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y120         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     4.805 r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/Q_reg[8]/Q
                         net (fo=2, routed)           0.071     4.876    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Fifo_Q[8]
    SLICE_X9Y118         LUT4 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.092     4.968 r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/Gmii_RxDv_i_1/O
                         net (fo=1, routed)           0.010     4.978    i_gmii2rgmii/i_rgmii_gmii/i_fifo_n_2
    SLICE_X9Y118         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxDv_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.429    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         2.064     4.521    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X9Y118         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxDv_reg/C
                         clock pessimism              0.366     4.887    
    SLICE_X9Y118         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.062     4.949    i_gmii2rgmii/i_rgmii_gmii/Gmii_RxDv_reg
  -------------------------------------------------------------------
                         required time                         -4.949    
                         arrival time                           4.978    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/i_fifo/RdAddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_grl.Empty_I_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.076ns (42.697%)  route 0.102ns (57.303%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.625ns
    Source Clock Delay      (SCD):    2.796ns
    Clock Pessimism Removal (CPR):    -0.261ns
  Clock Net Delay (Source):      1.143ns (routing 0.566ns, distribution 0.577ns)
  Clock Net Delay (Destination): 1.302ns (routing 0.633ns, distribution 0.669ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.653 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.143     2.796    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Clk125
    SLICE_X12Y120        FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/RdAddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y120        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     2.837 r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/RdAddr_reg[4]/Q
                         net (fo=5, routed)           0.085     2.922    i_gmii2rgmii/i_rgmii_gmii/i_fifo/RdAddr_reg[4]
    SLICE_X11Y119        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.035     2.957 r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_grl.Empty_I_i_1/O
                         net (fo=1, routed)           0.017     2.974    i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_grl.Empty_I_i_1_n_0
    SLICE_X11Y119        FDSE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_grl.Empty_I_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.304    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.323 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.302     2.625    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Clk125
    SLICE_X11Y119        FDSE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_grl.Empty_I_reg/C
                         clock pessimism              0.261     2.886    
    SLICE_X11Y119        FDSE (Hold_HFF_SLICEL_C_D)
                                                      0.046     2.932    i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_grl.Empty_I_reg
  -------------------------------------------------------------------
                         required time                         -2.932    
                         arrival time                           2.974    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/BitRate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Fifo_Read_En_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.053ns (38.130%)  route 0.086ns (61.871%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.608ns
    Source Clock Delay      (SCD):    2.789ns
    Clock Pessimism Removal (CPR):    -0.231ns
  Clock Net Delay (Source):      1.136ns (routing 0.566ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.285ns (routing 0.633ns, distribution 0.652ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.653 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.136     2.789    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X9Y115         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/BitRate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.828 r  i_gmii2rgmii/i_rgmii_gmii/BitRate_reg[1]/Q
                         net (fo=41, routed)          0.062     2.890    i_gmii2rgmii/i_rgmii_gmii/i_fifo/BitRate[1]
    SLICE_X10Y115        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.014     2.904 r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/Fifo_Read_En_i_1/O
                         net (fo=1, routed)           0.024     2.928    i_gmii2rgmii/i_rgmii_gmii/i_fifo_n_1
    SLICE_X10Y115        FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Fifo_Read_En_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.304    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.323 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.285     2.608    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X10Y115        FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Fifo_Read_En_reg/C
                         clock pessimism              0.231     2.839    
    SLICE_X10Y115        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     2.885    i_gmii2rgmii/i_rgmii_gmii/Fifo_Read_En_reg
  -------------------------------------------------------------------
                         required time                         -2.885    
                         arrival time                           2.928    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_ft.EmptyFt_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_grl.Rlevel_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.089ns (48.901%)  route 0.093ns (51.099%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.626ns
    Source Clock Delay      (SCD):    2.795ns
    Clock Pessimism Removal (CPR):    -0.261ns
  Clock Net Delay (Source):      1.142ns (routing 0.566ns, distribution 0.576ns)
  Clock Net Delay (Destination): 1.303ns (routing 0.633ns, distribution 0.670ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.653 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.142     2.795    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Clk125
    SLICE_X12Y120        FDSE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_ft.EmptyFt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y120        FDSE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     2.834 r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_ft.EmptyFt_reg/Q
                         net (fo=15, routed)          0.069     2.903    i_gmii2rgmii/i_rgmii_gmii/i_fifo/EmptyFt
    SLICE_X12Y118        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.050     2.953 r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_grl.Rlevel[1]_i_1/O
                         net (fo=1, routed)           0.024     2.977    i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_grl.Rlevel[1]_i_1_n_0
    SLICE_X12Y118        FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_grl.Rlevel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.304    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.323 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.303     2.626    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Clk125
    SLICE_X12Y118        FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_grl.Rlevel_reg[1]/C
                         clock pessimism              0.261     2.887    
    SLICE_X12Y118        FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.046     2.933    i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_grl.Rlevel_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.933    
                         arrival time                           2.977    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/i_fifo/RdAddrGrayP_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/RdAddrGray_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.094ns (47.959%)  route 0.102ns (52.041%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.532ns
    Source Clock Delay      (SCD):    4.757ns
    Clock Pessimism Removal (CPR):    -0.317ns
  Clock Net Delay (Source):      1.836ns (routing 0.944ns, distribution 0.892ns)
  Clock Net Delay (Destination): 2.075ns (routing 1.038ns, distribution 1.037ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892     2.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     2.897    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.921 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.836     4.757    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Clk125
    SLICE_X9Y118         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/RdAddrGrayP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y118         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     4.816 r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/RdAddrGrayP_reg/Q
                         net (fo=7, routed)           0.066     4.882    i_gmii2rgmii/i_rgmii_gmii/i_fifo/i_RdAddrInc/RdAddrGrayP
    SLICE_X10Y118        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.035     4.917 r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/i_RdAddrInc/RdAddrGray[4]_i_1/O
                         net (fo=1, routed)           0.036     4.953    i_gmii2rgmii/i_rgmii_gmii/i_fifo/RdAddrGrayInc[4]
    SLICE_X10Y118        FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/RdAddrGray_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.429    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         2.075     4.532    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Clk125
    SLICE_X10Y118        FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/RdAddrGray_reg[4]/C
                         clock pessimism              0.317     4.849    
    SLICE_X10Y118        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.060     4.909    i_gmii2rgmii/i_rgmii_gmii/i_fifo/RdAddrGray_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.909    
                         arrival time                           4.953    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_ft.EmptyFt_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Fifo_Vld_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.074ns (40.000%)  route 0.111ns (60.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.628ns
    Source Clock Delay      (SCD):    2.795ns
    Clock Pessimism Removal (CPR):    -0.261ns
  Clock Net Delay (Source):      1.142ns (routing 0.566ns, distribution 0.576ns)
  Clock Net Delay (Destination): 1.305ns (routing 0.633ns, distribution 0.672ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.653 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.142     2.795    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Clk125
    SLICE_X12Y120        FDSE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_ft.EmptyFt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y120        FDSE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     2.834 f  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_ft.EmptyFt_reg/Q
                         net (fo=15, routed)          0.085     2.919    i_gmii2rgmii/i_rgmii_gmii/i_fifo/EmptyFt
    SLICE_X12Y117        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.035     2.954 r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/Fifo_Vld_i_1/O
                         net (fo=1, routed)           0.026     2.980    i_gmii2rgmii/i_rgmii_gmii/i_fifo_n_11
    SLICE_X12Y117        FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Fifo_Vld_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.304    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.323 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.305     2.628    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X12Y117        FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Fifo_Vld_reg/C
                         clock pessimism              0.261     2.889    
    SLICE_X12Y117        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     2.935    i_gmii2rgmii/i_rgmii_gmii/Fifo_Vld_reg
  -------------------------------------------------------------------
                         required time                         -2.935    
                         arrival time                           2.980    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_ft.EmptyFt_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_grl.Rlevel_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.074ns (39.572%)  route 0.113ns (60.428%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.626ns
    Source Clock Delay      (SCD):    2.795ns
    Clock Pessimism Removal (CPR):    -0.261ns
  Clock Net Delay (Source):      1.142ns (routing 0.566ns, distribution 0.576ns)
  Clock Net Delay (Destination): 1.303ns (routing 0.633ns, distribution 0.670ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.653 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.142     2.795    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Clk125
    SLICE_X12Y120        FDSE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_ft.EmptyFt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y120        FDSE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     2.834 r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_ft.EmptyFt_reg/Q
                         net (fo=15, routed)          0.092     2.926    i_gmii2rgmii/i_rgmii_gmii/i_fifo/EmptyFt
    SLICE_X12Y118        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.035     2.961 r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_grl.Rlevel[2]_i_1/O
                         net (fo=1, routed)           0.021     2.982    i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_grl.Rlevel[2]_i_1_n_0
    SLICE_X12Y118        FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_grl.Rlevel_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.304    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.323 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.303     2.626    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Clk125
    SLICE_X12Y118        FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_grl.Rlevel_reg[2]/C
                         clock pessimism              0.261     2.887    
    SLICE_X12Y118        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     2.933    i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_grl.Rlevel_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.933    
                         arrival time                           2.982    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/EthTxRstChain_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/EthTxRstChain_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.038ns (36.893%)  route 0.065ns (63.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.626ns
    Source Clock Delay      (SCD):    2.808ns
    Clock Pessimism Removal (CPR):    -0.188ns
  Clock Net Delay (Source):      1.155ns (routing 0.566ns, distribution 0.589ns)
  Clock Net Delay (Destination): 1.303ns (routing 0.633ns, distribution 0.670ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.653 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.155     2.808    i_gmii2rgmii/Clk125
    SLICE_X12Y117        FDPE                                         r  i_gmii2rgmii/EthTxRstChain_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y117        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.846 r  i_gmii2rgmii/EthTxRstChain_reg[0]/Q
                         net (fo=1, routed)           0.065     2.911    i_gmii2rgmii/EthTxRstChain_reg_n_0_[0]
    SLICE_X12Y117        FDPE                                         r  i_gmii2rgmii/EthTxRstChain_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.304    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.323 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.303     2.626    i_gmii2rgmii/Clk125
    SLICE_X12Y117        FDPE                                         r  i_gmii2rgmii/EthTxRstChain_reg[1]/C
                         clock pessimism              0.188     2.814    
    SLICE_X12Y117        FDPE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     2.861    i_gmii2rgmii/EthTxRstChain_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.861    
                         arrival time                           2.911    
  -------------------------------------------------------------------
                         slack                                  0.050    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location           Pin
Min Period        n/a     PS8/EMIOENET1GMIIRXCLK  n/a            8.000         8.000       0.000      PS8_X0Y0           design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
Min Period        n/a     PS8/EMIOENET1GMIITXCLK  n/a            8.000         8.000       0.000      PS8_X0Y0           design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
Min Period        n/a     OSERDESE3/CLK           n/a            8.000         8.000       0.000      HDIOLOGIC_S_X0Y29  i_gmii2rgmii/i_rgmii_txctl/CLK
Min Period        n/a     OSERDESE3/CLK           n/a            8.000         8.000       0.000      HDIOLOGIC_M_X0Y26  i_gmii2rgmii/rgmii_txd_gen[0].i_rgmii_txd/CLK
Min Period        n/a     OSERDESE3/CLK           n/a            8.000         8.000       0.000      HDIOLOGIC_S_X0Y26  i_gmii2rgmii/rgmii_txd_gen[1].i_rgmii_txd/CLK
Min Period        n/a     OSERDESE3/CLK           n/a            8.000         8.000       0.000      HDIOLOGIC_M_X0Y27  i_gmii2rgmii/rgmii_txd_gen[2].i_rgmii_txd/CLK
Min Period        n/a     OSERDESE3/CLK           n/a            8.000         8.000       0.000      HDIOLOGIC_S_X0Y27  i_gmii2rgmii/rgmii_txd_gen[3].i_rgmii_txd/CLK
Min Period        n/a     BUFGCE/I                n/a            1.290         8.000       6.710      BUFGCE_X0Y1        design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     BUFGCTRL/I1             n/a            1.290         8.000       6.710      BUFGCTRL_X0Y12     i_gmii2rgmii/i_rgmii_mux0/I1
Min Period        n/a     MMCME4_ADV/CLKOUT0      n/a            1.071         8.000       6.929      MMCM_X0Y0          design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
Low Pulse Width   Slow    PS8/EMIOENET1GMIIRXCLK  n/a            4.000         4.000       0.000      PS8_X0Y0           design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
Low Pulse Width   Fast    PS8/EMIOENET1GMIIRXCLK  n/a            4.000         4.000       0.000      PS8_X0Y0           design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
Low Pulse Width   Slow    PS8/EMIOENET1GMIITXCLK  n/a            4.000         4.000       0.000      PS8_X0Y0           design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
Low Pulse Width   Fast    PS8/EMIOENET1GMIITXCLK  n/a            4.000         4.000       0.000      PS8_X0Y0           design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
Low Pulse Width   Slow    OSERDESE3/CLK           n/a            4.000         4.000       0.000      HDIOLOGIC_S_X0Y29  i_gmii2rgmii/i_rgmii_txctl/CLK
Low Pulse Width   Fast    OSERDESE3/CLK           n/a            4.000         4.000       0.000      HDIOLOGIC_S_X0Y29  i_gmii2rgmii/i_rgmii_txctl/CLK
Low Pulse Width   Slow    OSERDESE3/CLK           n/a            4.000         4.000       0.000      HDIOLOGIC_M_X0Y26  i_gmii2rgmii/rgmii_txd_gen[0].i_rgmii_txd/CLK
Low Pulse Width   Fast    OSERDESE3/CLK           n/a            4.000         4.000       0.000      HDIOLOGIC_M_X0Y26  i_gmii2rgmii/rgmii_txd_gen[0].i_rgmii_txd/CLK
Low Pulse Width   Slow    OSERDESE3/CLK           n/a            4.000         4.000       0.000      HDIOLOGIC_S_X0Y26  i_gmii2rgmii/rgmii_txd_gen[1].i_rgmii_txd/CLK
Low Pulse Width   Fast    OSERDESE3/CLK           n/a            4.000         4.000       0.000      HDIOLOGIC_S_X0Y26  i_gmii2rgmii/rgmii_txd_gen[1].i_rgmii_txd/CLK
High Pulse Width  Slow    PS8/EMIOENET1GMIIRXCLK  n/a            4.000         4.000       0.000      PS8_X0Y0           design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
High Pulse Width  Fast    PS8/EMIOENET1GMIIRXCLK  n/a            4.000         4.000       0.000      PS8_X0Y0           design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
High Pulse Width  Slow    PS8/EMIOENET1GMIITXCLK  n/a            4.000         4.000       0.000      PS8_X0Y0           design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
High Pulse Width  Fast    PS8/EMIOENET1GMIITXCLK  n/a            4.000         4.000       0.000      PS8_X0Y0           design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
High Pulse Width  Slow    OSERDESE3/CLK           n/a            4.000         4.000       0.000      HDIOLOGIC_S_X0Y29  i_gmii2rgmii/i_rgmii_txctl/CLK
High Pulse Width  Fast    OSERDESE3/CLK           n/a            4.000         4.000       0.000      HDIOLOGIC_S_X0Y29  i_gmii2rgmii/i_rgmii_txctl/CLK
High Pulse Width  Slow    OSERDESE3/CLK           n/a            4.000         4.000       0.000      HDIOLOGIC_M_X0Y26  i_gmii2rgmii/rgmii_txd_gen[0].i_rgmii_txd/CLK
High Pulse Width  Fast    OSERDESE3/CLK           n/a            4.000         4.000       0.000      HDIOLOGIC_M_X0Y26  i_gmii2rgmii/rgmii_txd_gen[0].i_rgmii_txd/CLK
High Pulse Width  Slow    OSERDESE3/CLK           n/a            4.000         4.000       0.000      HDIOLOGIC_S_X0Y26  i_gmii2rgmii/rgmii_txd_gen[1].i_rgmii_txd/CLK
High Pulse Width  Fast    OSERDESE3/CLK           n/a            4.000         4.000       0.000      HDIOLOGIC_S_X0Y26  i_gmii2rgmii/rgmii_txd_gen[1].i_rgmii_txd/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location           Pin
Min Period        n/a     OSERDESE3/CLK       n/a            8.000         8.000       0.000      HDIOLOGIC_M_X0Y29  i_gmii2rgmii/i_rgmii_txclk/CLK
Min Period        n/a     BUFGCE/I            n/a            1.290         8.000       6.710      BUFGCE_X0Y2        design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT1  n/a            1.071         8.000       6.929      MMCM_X0Y0          design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
Low Pulse Width   Slow    OSERDESE3/CLK       n/a            4.000         4.000       0.000      HDIOLOGIC_M_X0Y29  i_gmii2rgmii/i_rgmii_txclk/CLK
Low Pulse Width   Fast    OSERDESE3/CLK       n/a            4.000         4.000       0.000      HDIOLOGIC_M_X0Y29  i_gmii2rgmii/i_rgmii_txclk/CLK
High Pulse Width  Slow    OSERDESE3/CLK       n/a            4.000         4.000       0.000      HDIOLOGIC_M_X0Y29  i_gmii2rgmii/i_rgmii_txclk/CLK
High Pulse Width  Fast    OSERDESE3/CLK       n/a            4.000         4.000       0.000      HDIOLOGIC_M_X0Y29  i_gmii2rgmii/i_rgmii_txclk/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_design_1_clk_wiz_0_0
  To Clock:  clk_out3_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       36.067ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.755ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.067ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[7]
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@40.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.235ns  (logic 0.077ns (6.235%)  route 1.158ns (93.765%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.566ns = ( 45.566 - 40.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.734ns (routing 0.704ns, distribution 1.030ns)
  Clock Net Delay (Destination): 1.541ns (routing 0.639ns, distribution 0.902ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.431    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.459 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.960     3.419    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.512 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.596    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.688 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.734     5.422    i_gmii2rgmii/GMII_tx_clk
    SLICE_X2Y119         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y119         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     5.499 r  i_gmii2rgmii/Gmii_RxD_sync_reg[7]/Q
                         net (fo=1, routed)           1.158     6.657    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[7]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    40.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    40.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    42.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    42.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    42.898    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    42.922 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.872    43.794    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.080    43.874 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072    43.946    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    44.025 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.541    45.566    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism             -0.272    45.294    
                         clock uncertainty           -0.095    45.199    
    PS8_X0Y0             PS8 (Setup_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[7])
                                                     -2.475    42.724    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         42.724    
                         arrival time                          -6.657    
  -------------------------------------------------------------------
                         slack                                 36.067    

Slack (MET) :             36.071ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[5]
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@40.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.234ns  (logic 0.079ns (6.402%)  route 1.155ns (93.598%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.566ns = ( 45.566 - 40.000 ) 
    Source Clock Delay      (SCD):    5.402ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.714ns (routing 0.704ns, distribution 1.010ns)
  Clock Net Delay (Destination): 1.541ns (routing 0.639ns, distribution 0.902ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.431    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.459 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.960     3.419    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.512 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.596    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.688 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.714     5.402    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y121         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     5.481 r  i_gmii2rgmii/Gmii_RxD_sync_reg[5]/Q
                         net (fo=1, routed)           1.155     6.636    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[5]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    40.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    40.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    42.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    42.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    42.898    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    42.922 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.872    43.794    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.080    43.874 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072    43.946    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    44.025 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.541    45.566    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism             -0.272    45.294    
                         clock uncertainty           -0.095    45.199    
    PS8_X0Y0             PS8 (Setup_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[5])
                                                     -2.492    42.707    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         42.707    
                         arrival time                          -6.636    
  -------------------------------------------------------------------
                         slack                                 36.071    

Slack (MET) :             36.104ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[3]
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@40.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.177ns  (logic 0.079ns (6.712%)  route 1.098ns (93.288%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.566ns = ( 45.566 - 40.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.733ns (routing 0.704ns, distribution 1.029ns)
  Clock Net Delay (Destination): 1.541ns (routing 0.639ns, distribution 0.902ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.431    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.459 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.960     3.419    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.512 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.596    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.688 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.733     5.421    i_gmii2rgmii/GMII_tx_clk
    SLICE_X8Y118         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y118         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     5.500 r  i_gmii2rgmii/Gmii_RxD_sync_reg[3]/Q
                         net (fo=1, routed)           1.098     6.598    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[3]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    40.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    40.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    42.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    42.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    42.898    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    42.922 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.872    43.794    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.080    43.874 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072    43.946    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    44.025 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.541    45.566    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism             -0.272    45.294    
                         clock uncertainty           -0.095    45.199    
    PS8_X0Y0             PS8 (Setup_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[3])
                                                     -2.497    42.702    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         42.702    
                         arrival time                          -6.598    
  -------------------------------------------------------------------
                         slack                                 36.104    

Slack (MET) :             36.117ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[2]
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@40.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.177ns  (logic 0.076ns (6.457%)  route 1.101ns (93.543%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.566ns = ( 45.566 - 40.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.732ns (routing 0.704ns, distribution 1.028ns)
  Clock Net Delay (Destination): 1.541ns (routing 0.639ns, distribution 0.902ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.431    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.459 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.960     3.419    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.512 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.596    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.688 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.732     5.420    i_gmii2rgmii/GMII_tx_clk
    SLICE_X1Y119         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y119         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     5.496 r  i_gmii2rgmii/Gmii_RxD_sync_reg[2]/Q
                         net (fo=1, routed)           1.101     6.597    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[2]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    40.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    40.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    42.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    42.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    42.898    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    42.922 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.872    43.794    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.080    43.874 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072    43.946    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    44.025 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.541    45.566    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism             -0.272    45.294    
                         clock uncertainty           -0.095    45.199    
    PS8_X0Y0             PS8 (Setup_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[2])
                                                     -2.485    42.714    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         42.714    
                         arrival time                          -6.597    
  -------------------------------------------------------------------
                         slack                                 36.117    

Slack (MET) :             36.145ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[4]
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@40.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.187ns  (logic 0.076ns (6.403%)  route 1.111ns (93.597%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.566ns = ( 45.566 - 40.000 ) 
    Source Clock Delay      (SCD):    5.402ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.714ns (routing 0.704ns, distribution 1.010ns)
  Clock Net Delay (Destination): 1.541ns (routing 0.639ns, distribution 0.902ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.431    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.459 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.960     3.419    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.512 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.596    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.688 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.714     5.402    i_gmii2rgmii/GMII_tx_clk
    SLICE_X1Y121         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y121         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     5.478 r  i_gmii2rgmii/Gmii_RxD_sync_reg[4]/Q
                         net (fo=1, routed)           1.111     6.589    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[4]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    40.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    40.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    42.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    42.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    42.898    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    42.922 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.872    43.794    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.080    43.874 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072    43.946    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    44.025 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.541    45.566    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism             -0.272    45.294    
                         clock uncertainty           -0.095    45.199    
    PS8_X0Y0             PS8 (Setup_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[4])
                                                     -2.465    42.734    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         42.734    
                         arrival time                          -6.589    
  -------------------------------------------------------------------
                         slack                                 36.145    

Slack (MET) :             36.167ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/Gmii_RxDv_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXDV
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@40.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.193ns  (logic 0.079ns (6.622%)  route 1.114ns (93.378%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.566ns = ( 45.566 - 40.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.733ns (routing 0.704ns, distribution 1.029ns)
  Clock Net Delay (Destination): 1.541ns (routing 0.639ns, distribution 0.902ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.431    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.459 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.960     3.419    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.512 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.596    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.688 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.733     5.421    i_gmii2rgmii/GMII_tx_clk
    SLICE_X8Y118         FDRE                                         r  i_gmii2rgmii/Gmii_RxDv_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y118         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     5.500 r  i_gmii2rgmii/Gmii_RxDv_sync_reg/Q
                         net (fo=3, routed)           1.114     6.614    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_dv
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXDV
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    40.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    40.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    42.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    42.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    42.898    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    42.922 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.872    43.794    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.080    43.874 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072    43.946    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    44.025 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.541    45.566    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism             -0.272    45.294    
                         clock uncertainty           -0.095    45.199    
    PS8_X0Y0             PS8 (Setup_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXDV)
                                                     -2.418    42.781    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         42.781    
                         arrival time                          -6.614    
  -------------------------------------------------------------------
                         slack                                 36.167    

Slack (MET) :             36.188ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[6]
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@40.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.062ns  (logic 0.079ns (7.439%)  route 0.983ns (92.561%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.566ns = ( 45.566 - 40.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.732ns (routing 0.704ns, distribution 1.028ns)
  Clock Net Delay (Destination): 1.541ns (routing 0.639ns, distribution 0.902ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.431    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.459 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.960     3.419    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.512 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.596    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.688 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.732     5.420    i_gmii2rgmii/GMII_tx_clk
    SLICE_X1Y119         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y119         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     5.499 r  i_gmii2rgmii/Gmii_RxD_sync_reg[6]/Q
                         net (fo=1, routed)           0.983     6.482    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[6]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    40.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    40.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    42.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    42.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    42.898    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    42.922 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.872    43.794    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.080    43.874 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072    43.946    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    44.025 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.541    45.566    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism             -0.272    45.294    
                         clock uncertainty           -0.095    45.199    
    PS8_X0Y0             PS8 (Setup_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[6])
                                                     -2.529    42.670    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         42.670    
                         arrival time                          -6.482    
  -------------------------------------------------------------------
                         slack                                 36.188    

Slack (MET) :             36.264ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[1]
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@40.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.070ns  (logic 0.081ns (7.570%)  route 0.989ns (92.430%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.566ns = ( 45.566 - 40.000 ) 
    Source Clock Delay      (SCD):    5.402ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.714ns (routing 0.704ns, distribution 1.010ns)
  Clock Net Delay (Destination): 1.541ns (routing 0.639ns, distribution 0.902ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.431    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.459 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.960     3.419    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.512 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.596    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.688 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.714     5.402    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y121         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     5.483 r  i_gmii2rgmii/Gmii_RxD_sync_reg[1]/Q
                         net (fo=1, routed)           0.989     6.472    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[1]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    40.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    40.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    42.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    42.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    42.898    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    42.922 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.872    43.794    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.080    43.874 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072    43.946    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    44.025 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.541    45.566    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism             -0.272    45.294    
                         clock uncertainty           -0.095    45.199    
    PS8_X0Y0             PS8 (Setup_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[1])
                                                     -2.463    42.736    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         42.736    
                         arrival time                          -6.472    
  -------------------------------------------------------------------
                         slack                                 36.264    

Slack (MET) :             36.285ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/Gmii_RxEr_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXER
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@40.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.181ns  (logic 0.081ns (6.859%)  route 1.100ns (93.141%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.566ns = ( 45.566 - 40.000 ) 
    Source Clock Delay      (SCD):    5.402ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.714ns (routing 0.704ns, distribution 1.010ns)
  Clock Net Delay (Destination): 1.541ns (routing 0.639ns, distribution 0.902ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.431    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.459 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.960     3.419    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.512 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.596    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.688 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.714     5.402    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y121         FDRE                                         r  i_gmii2rgmii/Gmii_RxEr_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     5.483 r  i_gmii2rgmii/Gmii_RxEr_sync_reg/Q
                         net (fo=1, routed)           1.100     6.583    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_er
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXER
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    40.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    40.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    42.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    42.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    42.898    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    42.922 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.872    43.794    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.080    43.874 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072    43.946    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    44.025 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.541    45.566    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism             -0.272    45.294    
                         clock uncertainty           -0.095    45.199    
    PS8_X0Y0             PS8 (Setup_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXER)
                                                     -2.331    42.868    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         42.868    
                         arrival time                          -6.583    
  -------------------------------------------------------------------
                         slack                                 36.285    

Slack (MET) :             36.445ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[0]
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@40.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.200ns  (logic 0.079ns (6.583%)  route 1.121ns (93.417%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.566ns = ( 45.566 - 40.000 ) 
    Source Clock Delay      (SCD):    5.402ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.714ns (routing 0.704ns, distribution 1.010ns)
  Clock Net Delay (Destination): 1.541ns (routing 0.639ns, distribution 0.902ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.431    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.459 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.960     3.419    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.512 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.596    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.688 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.714     5.402    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y121         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     5.481 r  i_gmii2rgmii/Gmii_RxD_sync_reg[0]/Q
                         net (fo=1, routed)           1.121     6.602    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[0]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    40.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    40.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    42.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    42.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    42.898    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    42.922 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.872    43.794    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.080    43.874 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072    43.946    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    44.025 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.541    45.566    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism             -0.272    45.294    
                         clock uncertainty           -0.095    45.199    
    PS8_X0Y0             PS8 (Setup_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[0])
                                                     -2.152    43.047    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         43.047    
                         arrival time                          -6.602    
  -------------------------------------------------------------------
                         slack                                 36.445    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.755ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[0]
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.039ns (6.260%)  route 0.584ns (93.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.161ns
    Source Clock Delay      (SCD):    3.285ns
    Clock Pessimism Removal (CPR):    -0.209ns
  Clock Net Delay (Source):      0.947ns (routing 0.387ns, distribution 0.560ns)
  Clock Net Delay (Destination): 1.075ns (routing 0.430ns, distribution 0.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.636    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.653 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.531     2.184    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.053     2.237 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.286    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.338 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.947     3.285    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y121         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     3.324 r  i_gmii2rgmii/Gmii_RxD_sync_reg[0]/Q
                         net (fo=1, routed)           0.584     3.908    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[0]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     1.304    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.323 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.584     1.907    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.062     1.969 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.025    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.086 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.075     3.161    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.209     3.370    
    PS8_X0Y0             PS8 (Hold_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[0])
                                                     -0.217     3.153    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         -3.153    
                         arrival time                           3.908    
  -------------------------------------------------------------------
                         slack                                  0.755    

Slack (MET) :             0.844ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/Gmii_RxEr_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXER
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.040ns (6.421%)  route 0.583ns (93.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.161ns
    Source Clock Delay      (SCD):    3.285ns
    Clock Pessimism Removal (CPR):    -0.209ns
  Clock Net Delay (Source):      0.947ns (routing 0.387ns, distribution 0.560ns)
  Clock Net Delay (Destination): 1.075ns (routing 0.430ns, distribution 0.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.636    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.653 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.531     2.184    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.053     2.237 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.286    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.338 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.947     3.285    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y121         FDRE                                         r  i_gmii2rgmii/Gmii_RxEr_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     3.325 r  i_gmii2rgmii/Gmii_RxEr_sync_reg/Q
                         net (fo=1, routed)           0.583     3.908    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_er
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXER
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     1.304    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.323 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.584     1.907    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.062     1.969 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.025    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.086 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.075     3.161    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.209     3.370    
    PS8_X0Y0             PS8 (Hold_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXER)
                                                     -0.306     3.064    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         -3.064    
                         arrival time                           3.908    
  -------------------------------------------------------------------
                         slack                                  0.844    

Slack (MET) :             0.867ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[1]
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.040ns (7.181%)  route 0.517ns (92.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.161ns
    Source Clock Delay      (SCD):    3.285ns
    Clock Pessimism Removal (CPR):    -0.209ns
  Clock Net Delay (Source):      0.947ns (routing 0.387ns, distribution 0.560ns)
  Clock Net Delay (Destination): 1.075ns (routing 0.430ns, distribution 0.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.636    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.653 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.531     2.184    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.053     2.237 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.286    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.338 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.947     3.285    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y121         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     3.325 r  i_gmii2rgmii/Gmii_RxD_sync_reg[1]/Q
                         net (fo=1, routed)           0.517     3.842    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[1]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     1.304    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.323 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.584     1.907    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.062     1.969 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.025    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.086 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.075     3.161    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.209     3.370    
    PS8_X0Y0             PS8 (Hold_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[1])
                                                     -0.395     2.975    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         -2.975    
                         arrival time                           3.842    
  -------------------------------------------------------------------
                         slack                                  0.867    

Slack (MET) :             0.894ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[6]
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.039ns (7.040%)  route 0.515ns (92.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.161ns
    Source Clock Delay      (SCD):    3.298ns
    Clock Pessimism Removal (CPR):    -0.209ns
  Clock Net Delay (Source):      0.960ns (routing 0.387ns, distribution 0.573ns)
  Clock Net Delay (Destination): 1.075ns (routing 0.430ns, distribution 0.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.636    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.653 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.531     2.184    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.053     2.237 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.286    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.338 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.960     3.298    i_gmii2rgmii/GMII_tx_clk
    SLICE_X1Y119         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y119         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     3.337 r  i_gmii2rgmii/Gmii_RxD_sync_reg[6]/Q
                         net (fo=1, routed)           0.515     3.852    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[6]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     1.304    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.323 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.584     1.907    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.062     1.969 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.025    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.086 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.075     3.161    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.209     3.370    
    PS8_X0Y0             PS8 (Hold_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[6])
                                                     -0.412     2.958    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         -2.958    
                         arrival time                           3.852    
  -------------------------------------------------------------------
                         slack                                  0.894    

Slack (MET) :             0.934ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[2]
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.038ns (6.230%)  route 0.572ns (93.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.161ns
    Source Clock Delay      (SCD):    3.298ns
    Clock Pessimism Removal (CPR):    -0.209ns
  Clock Net Delay (Source):      0.960ns (routing 0.387ns, distribution 0.573ns)
  Clock Net Delay (Destination): 1.075ns (routing 0.430ns, distribution 0.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.636    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.653 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.531     2.184    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.053     2.237 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.286    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.338 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.960     3.298    i_gmii2rgmii/GMII_tx_clk
    SLICE_X1Y119         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y119         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     3.336 r  i_gmii2rgmii/Gmii_RxD_sync_reg[2]/Q
                         net (fo=1, routed)           0.572     3.908    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[2]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     1.304    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.323 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.584     1.907    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.062     1.969 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.025    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.086 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.075     3.161    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.209     3.370    
    PS8_X0Y0             PS8 (Hold_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[2])
                                                     -0.396     2.974    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         -2.974    
                         arrival time                           3.908    
  -------------------------------------------------------------------
                         slack                                  0.934    

Slack (MET) :             0.941ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/Gmii_RxDv_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXDV
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.040ns (6.369%)  route 0.588ns (93.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.161ns
    Source Clock Delay      (SCD):    3.298ns
    Clock Pessimism Removal (CPR):    -0.209ns
  Clock Net Delay (Source):      0.960ns (routing 0.387ns, distribution 0.573ns)
  Clock Net Delay (Destination): 1.075ns (routing 0.430ns, distribution 0.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.636    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.653 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.531     2.184    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.053     2.237 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.286    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.338 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.960     3.298    i_gmii2rgmii/GMII_tx_clk
    SLICE_X8Y118         FDRE                                         r  i_gmii2rgmii/Gmii_RxDv_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y118         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     3.338 r  i_gmii2rgmii/Gmii_RxDv_sync_reg/Q
                         net (fo=3, routed)           0.588     3.926    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_dv
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXDV
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     1.304    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.323 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.584     1.907    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.062     1.969 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.025    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.086 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.075     3.161    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.209     3.370    
    PS8_X0Y0             PS8 (Hold_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXDV)
                                                     -0.385     2.985    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         -2.985    
                         arrival time                           3.926    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             0.946ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[3]
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.039ns (6.300%)  route 0.580ns (93.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.161ns
    Source Clock Delay      (SCD):    3.298ns
    Clock Pessimism Removal (CPR):    -0.209ns
  Clock Net Delay (Source):      0.960ns (routing 0.387ns, distribution 0.573ns)
  Clock Net Delay (Destination): 1.075ns (routing 0.430ns, distribution 0.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.636    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.653 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.531     2.184    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.053     2.237 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.286    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.338 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.960     3.298    i_gmii2rgmii/GMII_tx_clk
    SLICE_X8Y118         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y118         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     3.337 r  i_gmii2rgmii/Gmii_RxD_sync_reg[3]/Q
                         net (fo=1, routed)           0.580     3.917    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[3]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     1.304    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.323 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.584     1.907    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.062     1.969 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.025    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.086 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.075     3.161    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.209     3.370    
    PS8_X0Y0             PS8 (Hold_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[3])
                                                     -0.399     2.971    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         -2.971    
                         arrival time                           3.917    
  -------------------------------------------------------------------
                         slack                                  0.946    

Slack (MET) :             0.962ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[7]
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.038ns (6.169%)  route 0.578ns (93.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.161ns
    Source Clock Delay      (SCD):    3.299ns
    Clock Pessimism Removal (CPR):    -0.209ns
  Clock Net Delay (Source):      0.961ns (routing 0.387ns, distribution 0.574ns)
  Clock Net Delay (Destination): 1.075ns (routing 0.430ns, distribution 0.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.636    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.653 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.531     2.184    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.053     2.237 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.286    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.338 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.961     3.299    i_gmii2rgmii/GMII_tx_clk
    SLICE_X2Y119         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y119         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     3.337 r  i_gmii2rgmii/Gmii_RxD_sync_reg[7]/Q
                         net (fo=1, routed)           0.578     3.915    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[7]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     1.304    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.323 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.584     1.907    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.062     1.969 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.025    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.086 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.075     3.161    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.209     3.370    
    PS8_X0Y0             PS8 (Hold_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[7])
                                                     -0.417     2.953    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         -2.953    
                         arrival time                           3.915    
  -------------------------------------------------------------------
                         slack                                  0.962    

Slack (MET) :             0.966ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[4]
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.038ns (6.189%)  route 0.576ns (93.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.161ns
    Source Clock Delay      (SCD):    3.284ns
    Clock Pessimism Removal (CPR):    -0.209ns
  Clock Net Delay (Source):      0.946ns (routing 0.387ns, distribution 0.559ns)
  Clock Net Delay (Destination): 1.075ns (routing 0.430ns, distribution 0.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.636    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.653 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.531     2.184    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.053     2.237 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.286    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.338 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.946     3.284    i_gmii2rgmii/GMII_tx_clk
    SLICE_X1Y121         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y121         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     3.322 r  i_gmii2rgmii/Gmii_RxD_sync_reg[4]/Q
                         net (fo=1, routed)           0.576     3.898    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[4]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     1.304    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.323 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.584     1.907    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.062     1.969 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.025    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.086 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.075     3.161    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.209     3.370    
    PS8_X0Y0             PS8 (Hold_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[4])
                                                     -0.438     2.932    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         -2.932    
                         arrival time                           3.898    
  -------------------------------------------------------------------
                         slack                                  0.966    

Slack (MET) :             0.968ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[5]
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.039ns (6.103%)  route 0.600ns (93.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.161ns
    Source Clock Delay      (SCD):    3.285ns
    Clock Pessimism Removal (CPR):    -0.209ns
  Clock Net Delay (Source):      0.947ns (routing 0.387ns, distribution 0.560ns)
  Clock Net Delay (Destination): 1.075ns (routing 0.430ns, distribution 0.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.636    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.653 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.531     2.184    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.053     2.237 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.286    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.338 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.947     3.285    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y121         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     3.324 r  i_gmii2rgmii/Gmii_RxD_sync_reg[5]/Q
                         net (fo=1, routed)           0.600     3.924    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[5]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     1.304    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.323 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.584     1.907    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.062     1.969 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.025    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.086 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.075     3.161    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.209     3.370    
    PS8_X0Y0             PS8 (Hold_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[5])
                                                     -0.414     2.956    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         -2.956    
                         arrival time                           3.924    
  -------------------------------------------------------------------
                         slack                                  0.968    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PS8/EMIOENET1GMIIRXCLK  n/a            8.000         40.000      32.000     PS8_X0Y0        design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
Min Period        n/a     PS8/EMIOENET1GMIITXCLK  n/a            8.000         40.000      32.000     PS8_X0Y0        design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
Min Period        n/a     BUFGCE/I                n/a            1.290         40.000      38.710     BUFGCE_X0Y8     design_1_i/clk_wiz_0/inst/clkout3_buf/I
Min Period        n/a     BUFGCTRL/I0             n/a            1.290         40.000      38.710     BUFGCTRL_X0Y12  i_gmii2rgmii/i_rgmii_mux0/I0
Min Period        n/a     BUFGCTRL/I1             n/a            1.290         40.000      38.710     BUFGCTRL_X0Y13  i_gmii2rgmii/i_rgmii_mux1/I1
Min Period        n/a     MMCME4_ADV/CLKOUT2      n/a            1.071         40.000      38.929     MMCM_X0Y0       design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C                  n/a            0.550         40.000      39.450     SLICE_X3Y121    i_gmii2rgmii/Gmii_RxD_sync_reg[0]/C
Min Period        n/a     FDRE/C                  n/a            0.550         40.000      39.450     SLICE_X3Y121    i_gmii2rgmii/Gmii_RxD_sync_reg[1]/C
Min Period        n/a     FDRE/C                  n/a            0.550         40.000      39.450     SLICE_X1Y119    i_gmii2rgmii/Gmii_RxD_sync_reg[2]/C
Min Period        n/a     FDRE/C                  n/a            0.550         40.000      39.450     SLICE_X8Y118    i_gmii2rgmii/Gmii_RxD_sync_reg[3]/C
Low Pulse Width   Slow    PS8/EMIOENET1GMIITXCLK  n/a            4.000         20.000      16.000     PS8_X0Y0        design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
Low Pulse Width   Slow    PS8/EMIOENET1GMIIRXCLK  n/a            4.000         20.000      16.000     PS8_X0Y0        design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
Low Pulse Width   Fast    PS8/EMIOENET1GMIIRXCLK  n/a            4.000         20.000      16.000     PS8_X0Y0        design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
Low Pulse Width   Fast    PS8/EMIOENET1GMIITXCLK  n/a            4.000         20.000      16.000     PS8_X0Y0        design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
Low Pulse Width   Fast    FDRE/C                  n/a            0.275         20.000      19.725     SLICE_X1Y119    i_gmii2rgmii/Gmii_RxD_sync_reg[2]/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.275         20.000      19.725     SLICE_X8Y118    i_gmii2rgmii/Gmii_RxD_sync_reg[3]/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.275         20.000      19.725     SLICE_X1Y119    i_gmii2rgmii/Gmii_RxD_sync_reg[6]/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.275         20.000      19.725     SLICE_X8Y118    i_gmii2rgmii/Gmii_RxDv_sync_reg/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.275         20.000      19.725     SLICE_X3Y121    i_gmii2rgmii/Gmii_RxD_sync_reg[0]/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.275         20.000      19.725     SLICE_X3Y121    i_gmii2rgmii/Gmii_RxD_sync_reg[1]/C
High Pulse Width  Slow    PS8/EMIOENET1GMIIRXCLK  n/a            4.000         20.000      16.000     PS8_X0Y0        design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
High Pulse Width  Fast    PS8/EMIOENET1GMIIRXCLK  n/a            4.000         20.000      16.000     PS8_X0Y0        design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
High Pulse Width  Slow    PS8/EMIOENET1GMIITXCLK  n/a            4.000         20.000      16.000     PS8_X0Y0        design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
High Pulse Width  Fast    PS8/EMIOENET1GMIITXCLK  n/a            4.000         20.000      16.000     PS8_X0Y0        design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
High Pulse Width  Slow    FDRE/C                  n/a            0.275         20.000      19.725     SLICE_X3Y121    i_gmii2rgmii/Gmii_RxD_sync_reg[0]/C
High Pulse Width  Fast    FDRE/C                  n/a            0.275         20.000      19.725     SLICE_X3Y121    i_gmii2rgmii/Gmii_RxD_sync_reg[0]/C
High Pulse Width  Slow    FDRE/C                  n/a            0.275         20.000      19.725     SLICE_X3Y121    i_gmii2rgmii/Gmii_RxD_sync_reg[1]/C
High Pulse Width  Fast    FDRE/C                  n/a            0.275         20.000      19.725     SLICE_X3Y121    i_gmii2rgmii/Gmii_RxD_sync_reg[1]/C
High Pulse Width  Slow    FDRE/C                  n/a            0.275         20.000      19.725     SLICE_X1Y119    i_gmii2rgmii/Gmii_RxD_sync_reg[2]/C
High Pulse Width  Slow    FDRE/C                  n/a            0.275         20.000      19.725     SLICE_X8Y118    i_gmii2rgmii/Gmii_RxD_sync_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_design_1_clk_wiz_0_0
  To Clock:  clk_out4_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       98.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME4_ADV/CLKOUT3  n/a            1.071         100.000     98.929     MMCM_X0Y0        design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
Min Period  n/a     BUFGCE_DIV/I        n/a            1.071         100.000     98.929     BUFGCE_DIV_X0Y2  i_gmii2rgmii/i_rgmii_Div4/I



---------------------------------------------------------------------------------------------------
From Clock:  Clk2_5
  To Clock:  Clk2_5

Setup :            0  Failing Endpoints,  Worst Slack      396.038ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.755ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      196.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             396.038ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[7]
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            400.000ns  (Clk2_5 rise@400.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        1.235ns  (logic 0.077ns (6.235%)  route 1.158ns (93.765%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.843ns = ( 405.843 - 400.000 ) 
    Source Clock Delay      (SCD):    5.730ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.734ns (routing 0.704ns, distribution 1.030ns)
  Clock Net Delay (Destination): 1.541ns (routing 0.639ns, distribution 0.902ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.439    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.591 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.137     3.728    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.820 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.904    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.996 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.734     5.730    i_gmii2rgmii/GMII_tx_clk
    SLICE_X2Y119         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y119         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     5.807 r  i_gmii2rgmii/Gmii_RxD_sync_reg[7]/Q
                         net (fo=1, routed)           1.158     6.965    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[7]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[7]
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)   400.000   400.000 r  
    PS8_X0Y0             PS8                          0.000   400.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135   400.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025   400.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892   402.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630   402.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224   402.906    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132   403.038 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.034   404.072    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.151 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072   404.223    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.302 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.541   405.843    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism             -0.241   405.602    
                         clock uncertainty           -0.124   405.478    
    PS8_X0Y0             PS8 (Setup_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[7])
                                                     -2.475   403.003    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                        403.003    
                         arrival time                          -6.965    
  -------------------------------------------------------------------
                         slack                                396.038    

Slack (MET) :             396.042ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[5]
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            400.000ns  (Clk2_5 rise@400.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        1.234ns  (logic 0.079ns (6.402%)  route 1.155ns (93.598%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.843ns = ( 405.843 - 400.000 ) 
    Source Clock Delay      (SCD):    5.710ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.714ns (routing 0.704ns, distribution 1.010ns)
  Clock Net Delay (Destination): 1.541ns (routing 0.639ns, distribution 0.902ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.439    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.591 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.137     3.728    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.820 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.904    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.996 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.714     5.710    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y121         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     5.789 r  i_gmii2rgmii/Gmii_RxD_sync_reg[5]/Q
                         net (fo=1, routed)           1.155     6.944    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[5]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[5]
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)   400.000   400.000 r  
    PS8_X0Y0             PS8                          0.000   400.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135   400.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025   400.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892   402.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630   402.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224   402.906    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132   403.038 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.034   404.072    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.151 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072   404.223    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.302 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.541   405.843    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism             -0.241   405.602    
                         clock uncertainty           -0.124   405.478    
    PS8_X0Y0             PS8 (Setup_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[5])
                                                     -2.492   402.986    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                        402.986    
                         arrival time                          -6.944    
  -------------------------------------------------------------------
                         slack                                396.042    

Slack (MET) :             396.075ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[3]
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            400.000ns  (Clk2_5 rise@400.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        1.177ns  (logic 0.079ns (6.712%)  route 1.098ns (93.288%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.843ns = ( 405.843 - 400.000 ) 
    Source Clock Delay      (SCD):    5.729ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.733ns (routing 0.704ns, distribution 1.029ns)
  Clock Net Delay (Destination): 1.541ns (routing 0.639ns, distribution 0.902ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.439    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.591 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.137     3.728    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.820 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.904    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.996 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.733     5.729    i_gmii2rgmii/GMII_tx_clk
    SLICE_X8Y118         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y118         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     5.808 r  i_gmii2rgmii/Gmii_RxD_sync_reg[3]/Q
                         net (fo=1, routed)           1.098     6.906    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[3]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[3]
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)   400.000   400.000 r  
    PS8_X0Y0             PS8                          0.000   400.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135   400.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025   400.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892   402.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630   402.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224   402.906    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132   403.038 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.034   404.072    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.151 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072   404.223    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.302 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.541   405.843    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism             -0.241   405.602    
                         clock uncertainty           -0.124   405.478    
    PS8_X0Y0             PS8 (Setup_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[3])
                                                     -2.497   402.981    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                        402.981    
                         arrival time                          -6.906    
  -------------------------------------------------------------------
                         slack                                396.075    

Slack (MET) :             396.088ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[2]
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            400.000ns  (Clk2_5 rise@400.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        1.177ns  (logic 0.076ns (6.457%)  route 1.101ns (93.543%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.843ns = ( 405.843 - 400.000 ) 
    Source Clock Delay      (SCD):    5.728ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.732ns (routing 0.704ns, distribution 1.028ns)
  Clock Net Delay (Destination): 1.541ns (routing 0.639ns, distribution 0.902ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.439    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.591 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.137     3.728    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.820 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.904    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.996 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.732     5.728    i_gmii2rgmii/GMII_tx_clk
    SLICE_X1Y119         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y119         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     5.804 r  i_gmii2rgmii/Gmii_RxD_sync_reg[2]/Q
                         net (fo=1, routed)           1.101     6.905    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[2]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[2]
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)   400.000   400.000 r  
    PS8_X0Y0             PS8                          0.000   400.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135   400.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025   400.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892   402.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630   402.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224   402.906    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132   403.038 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.034   404.072    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.151 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072   404.223    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.302 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.541   405.843    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism             -0.241   405.602    
                         clock uncertainty           -0.124   405.478    
    PS8_X0Y0             PS8 (Setup_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[2])
                                                     -2.485   402.993    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                        402.993    
                         arrival time                          -6.905    
  -------------------------------------------------------------------
                         slack                                396.088    

Slack (MET) :             396.116ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[4]
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            400.000ns  (Clk2_5 rise@400.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        1.187ns  (logic 0.076ns (6.403%)  route 1.111ns (93.597%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.843ns = ( 405.843 - 400.000 ) 
    Source Clock Delay      (SCD):    5.710ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.714ns (routing 0.704ns, distribution 1.010ns)
  Clock Net Delay (Destination): 1.541ns (routing 0.639ns, distribution 0.902ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.439    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.591 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.137     3.728    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.820 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.904    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.996 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.714     5.710    i_gmii2rgmii/GMII_tx_clk
    SLICE_X1Y121         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y121         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     5.786 r  i_gmii2rgmii/Gmii_RxD_sync_reg[4]/Q
                         net (fo=1, routed)           1.111     6.897    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[4]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[4]
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)   400.000   400.000 r  
    PS8_X0Y0             PS8                          0.000   400.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135   400.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025   400.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892   402.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630   402.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224   402.906    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132   403.038 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.034   404.072    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.151 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072   404.223    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.302 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.541   405.843    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism             -0.241   405.602    
                         clock uncertainty           -0.124   405.478    
    PS8_X0Y0             PS8 (Setup_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[4])
                                                     -2.465   403.013    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                        403.013    
                         arrival time                          -6.897    
  -------------------------------------------------------------------
                         slack                                396.116    

Slack (MET) :             396.138ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/Gmii_RxDv_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXDV
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            400.000ns  (Clk2_5 rise@400.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        1.193ns  (logic 0.079ns (6.622%)  route 1.114ns (93.378%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.843ns = ( 405.843 - 400.000 ) 
    Source Clock Delay      (SCD):    5.729ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.733ns (routing 0.704ns, distribution 1.029ns)
  Clock Net Delay (Destination): 1.541ns (routing 0.639ns, distribution 0.902ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.439    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.591 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.137     3.728    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.820 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.904    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.996 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.733     5.729    i_gmii2rgmii/GMII_tx_clk
    SLICE_X8Y118         FDRE                                         r  i_gmii2rgmii/Gmii_RxDv_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y118         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     5.808 r  i_gmii2rgmii/Gmii_RxDv_sync_reg/Q
                         net (fo=3, routed)           1.114     6.922    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_dv
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXDV
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)   400.000   400.000 r  
    PS8_X0Y0             PS8                          0.000   400.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135   400.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025   400.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892   402.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630   402.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224   402.906    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132   403.038 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.034   404.072    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.151 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072   404.223    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.302 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.541   405.843    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism             -0.241   405.602    
                         clock uncertainty           -0.124   405.478    
    PS8_X0Y0             PS8 (Setup_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXDV)
                                                     -2.418   403.060    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                        403.060    
                         arrival time                          -6.922    
  -------------------------------------------------------------------
                         slack                                396.138    

Slack (MET) :             396.159ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[6]
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            400.000ns  (Clk2_5 rise@400.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        1.062ns  (logic 0.079ns (7.439%)  route 0.983ns (92.561%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.843ns = ( 405.843 - 400.000 ) 
    Source Clock Delay      (SCD):    5.728ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.732ns (routing 0.704ns, distribution 1.028ns)
  Clock Net Delay (Destination): 1.541ns (routing 0.639ns, distribution 0.902ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.439    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.591 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.137     3.728    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.820 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.904    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.996 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.732     5.728    i_gmii2rgmii/GMII_tx_clk
    SLICE_X1Y119         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y119         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     5.807 r  i_gmii2rgmii/Gmii_RxD_sync_reg[6]/Q
                         net (fo=1, routed)           0.983     6.790    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[6]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[6]
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)   400.000   400.000 r  
    PS8_X0Y0             PS8                          0.000   400.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135   400.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025   400.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892   402.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630   402.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224   402.906    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132   403.038 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.034   404.072    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.151 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072   404.223    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.302 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.541   405.843    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism             -0.241   405.602    
                         clock uncertainty           -0.124   405.478    
    PS8_X0Y0             PS8 (Setup_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[6])
                                                     -2.529   402.949    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                        402.949    
                         arrival time                          -6.790    
  -------------------------------------------------------------------
                         slack                                396.159    

Slack (MET) :             396.235ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[1]
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            400.000ns  (Clk2_5 rise@400.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        1.070ns  (logic 0.081ns (7.570%)  route 0.989ns (92.430%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.843ns = ( 405.843 - 400.000 ) 
    Source Clock Delay      (SCD):    5.710ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.714ns (routing 0.704ns, distribution 1.010ns)
  Clock Net Delay (Destination): 1.541ns (routing 0.639ns, distribution 0.902ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.439    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.591 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.137     3.728    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.820 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.904    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.996 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.714     5.710    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y121         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     5.791 r  i_gmii2rgmii/Gmii_RxD_sync_reg[1]/Q
                         net (fo=1, routed)           0.989     6.780    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[1]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[1]
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)   400.000   400.000 r  
    PS8_X0Y0             PS8                          0.000   400.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135   400.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025   400.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892   402.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630   402.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224   402.906    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132   403.038 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.034   404.072    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.151 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072   404.223    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.302 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.541   405.843    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism             -0.241   405.602    
                         clock uncertainty           -0.124   405.478    
    PS8_X0Y0             PS8 (Setup_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[1])
                                                     -2.463   403.015    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                        403.015    
                         arrival time                          -6.780    
  -------------------------------------------------------------------
                         slack                                396.235    

Slack (MET) :             396.256ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/Gmii_RxEr_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXER
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            400.000ns  (Clk2_5 rise@400.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        1.181ns  (logic 0.081ns (6.859%)  route 1.100ns (93.141%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.843ns = ( 405.843 - 400.000 ) 
    Source Clock Delay      (SCD):    5.710ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.714ns (routing 0.704ns, distribution 1.010ns)
  Clock Net Delay (Destination): 1.541ns (routing 0.639ns, distribution 0.902ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.439    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.591 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.137     3.728    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.820 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.904    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.996 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.714     5.710    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y121         FDRE                                         r  i_gmii2rgmii/Gmii_RxEr_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     5.791 r  i_gmii2rgmii/Gmii_RxEr_sync_reg/Q
                         net (fo=1, routed)           1.100     6.891    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_er
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXER
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)   400.000   400.000 r  
    PS8_X0Y0             PS8                          0.000   400.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135   400.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025   400.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892   402.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630   402.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224   402.906    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132   403.038 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.034   404.072    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.151 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072   404.223    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.302 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.541   405.843    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism             -0.241   405.602    
                         clock uncertainty           -0.124   405.478    
    PS8_X0Y0             PS8 (Setup_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXER)
                                                     -2.331   403.147    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                        403.147    
                         arrival time                          -6.891    
  -------------------------------------------------------------------
                         slack                                396.256    

Slack (MET) :             396.416ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[0]
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            400.000ns  (Clk2_5 rise@400.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        1.200ns  (logic 0.079ns (6.583%)  route 1.121ns (93.417%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.843ns = ( 405.843 - 400.000 ) 
    Source Clock Delay      (SCD):    5.710ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.714ns (routing 0.704ns, distribution 1.010ns)
  Clock Net Delay (Destination): 1.541ns (routing 0.639ns, distribution 0.902ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.439    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.591 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.137     3.728    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.820 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.904    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.996 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.714     5.710    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y121         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     5.789 r  i_gmii2rgmii/Gmii_RxD_sync_reg[0]/Q
                         net (fo=1, routed)           1.121     6.910    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[0]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[0]
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)   400.000   400.000 r  
    PS8_X0Y0             PS8                          0.000   400.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135   400.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025   400.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892   402.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630   402.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224   402.906    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132   403.038 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.034   404.072    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.151 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072   404.223    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.302 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.541   405.843    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism             -0.241   405.602    
                         clock uncertainty           -0.124   405.478    
    PS8_X0Y0             PS8 (Setup_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[0])
                                                     -2.152   403.326    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                        403.326    
                         arrival time                          -6.910    
  -------------------------------------------------------------------
                         slack                                396.416    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.755ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[0]
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk2_5 rise@0.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.039ns (6.260%)  route 0.584ns (93.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.358ns
    Source Clock Delay      (SCD):    3.461ns
    Clock Pessimism Removal (CPR):    -0.188ns
  Clock Net Delay (Source):      0.947ns (routing 0.387ns, distribution 0.560ns)
  Clock Net Delay (Destination): 1.075ns (routing 0.430ns, distribution 0.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.642    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.731 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.630     2.361    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.413 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.462    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.514 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.947     3.461    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y121         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     3.500 r  i_gmii2rgmii/Gmii_RxD_sync_reg[0]/Q
                         net (fo=1, routed)           0.584     4.084    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[0]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[0]
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.172     1.310    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     1.411 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.694     2.105    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.166 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.222    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.283 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.075     3.358    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.188     3.546    
    PS8_X0Y0             PS8 (Hold_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[0])
                                                     -0.217     3.329    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         -3.329    
                         arrival time                           4.084    
  -------------------------------------------------------------------
                         slack                                  0.755    

Slack (MET) :             0.844ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/Gmii_RxEr_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXER
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk2_5 rise@0.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.040ns (6.421%)  route 0.583ns (93.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.358ns
    Source Clock Delay      (SCD):    3.461ns
    Clock Pessimism Removal (CPR):    -0.188ns
  Clock Net Delay (Source):      0.947ns (routing 0.387ns, distribution 0.560ns)
  Clock Net Delay (Destination): 1.075ns (routing 0.430ns, distribution 0.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.642    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.731 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.630     2.361    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.413 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.462    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.514 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.947     3.461    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y121         FDRE                                         r  i_gmii2rgmii/Gmii_RxEr_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     3.501 r  i_gmii2rgmii/Gmii_RxEr_sync_reg/Q
                         net (fo=1, routed)           0.583     4.084    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_er
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXER
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.172     1.310    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     1.411 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.694     2.105    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.166 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.222    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.283 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.075     3.358    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.188     3.546    
    PS8_X0Y0             PS8 (Hold_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXER)
                                                     -0.306     3.240    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         -3.240    
                         arrival time                           4.084    
  -------------------------------------------------------------------
                         slack                                  0.844    

Slack (MET) :             0.867ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[1]
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk2_5 rise@0.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.040ns (7.181%)  route 0.517ns (92.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.358ns
    Source Clock Delay      (SCD):    3.461ns
    Clock Pessimism Removal (CPR):    -0.188ns
  Clock Net Delay (Source):      0.947ns (routing 0.387ns, distribution 0.560ns)
  Clock Net Delay (Destination): 1.075ns (routing 0.430ns, distribution 0.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.642    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.731 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.630     2.361    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.413 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.462    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.514 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.947     3.461    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y121         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     3.501 r  i_gmii2rgmii/Gmii_RxD_sync_reg[1]/Q
                         net (fo=1, routed)           0.517     4.018    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[1]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[1]
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.172     1.310    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     1.411 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.694     2.105    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.166 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.222    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.283 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.075     3.358    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.188     3.546    
    PS8_X0Y0             PS8 (Hold_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[1])
                                                     -0.395     3.151    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         -3.151    
                         arrival time                           4.018    
  -------------------------------------------------------------------
                         slack                                  0.867    

Slack (MET) :             0.894ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[6]
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk2_5 rise@0.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.039ns (7.040%)  route 0.515ns (92.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.358ns
    Source Clock Delay      (SCD):    3.474ns
    Clock Pessimism Removal (CPR):    -0.188ns
  Clock Net Delay (Source):      0.960ns (routing 0.387ns, distribution 0.573ns)
  Clock Net Delay (Destination): 1.075ns (routing 0.430ns, distribution 0.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.642    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.731 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.630     2.361    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.413 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.462    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.514 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.960     3.474    i_gmii2rgmii/GMII_tx_clk
    SLICE_X1Y119         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y119         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     3.513 r  i_gmii2rgmii/Gmii_RxD_sync_reg[6]/Q
                         net (fo=1, routed)           0.515     4.028    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[6]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[6]
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.172     1.310    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     1.411 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.694     2.105    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.166 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.222    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.283 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.075     3.358    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.188     3.546    
    PS8_X0Y0             PS8 (Hold_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[6])
                                                     -0.412     3.134    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         -3.134    
                         arrival time                           4.028    
  -------------------------------------------------------------------
                         slack                                  0.894    

Slack (MET) :             0.934ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[2]
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk2_5 rise@0.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.038ns (6.230%)  route 0.572ns (93.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.358ns
    Source Clock Delay      (SCD):    3.474ns
    Clock Pessimism Removal (CPR):    -0.188ns
  Clock Net Delay (Source):      0.960ns (routing 0.387ns, distribution 0.573ns)
  Clock Net Delay (Destination): 1.075ns (routing 0.430ns, distribution 0.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.642    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.731 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.630     2.361    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.413 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.462    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.514 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.960     3.474    i_gmii2rgmii/GMII_tx_clk
    SLICE_X1Y119         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y119         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     3.512 r  i_gmii2rgmii/Gmii_RxD_sync_reg[2]/Q
                         net (fo=1, routed)           0.572     4.084    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[2]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[2]
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.172     1.310    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     1.411 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.694     2.105    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.166 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.222    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.283 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.075     3.358    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.188     3.546    
    PS8_X0Y0             PS8 (Hold_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[2])
                                                     -0.396     3.150    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         -3.150    
                         arrival time                           4.084    
  -------------------------------------------------------------------
                         slack                                  0.934    

Slack (MET) :             0.941ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/Gmii_RxDv_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXDV
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk2_5 rise@0.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.040ns (6.369%)  route 0.588ns (93.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.358ns
    Source Clock Delay      (SCD):    3.474ns
    Clock Pessimism Removal (CPR):    -0.188ns
  Clock Net Delay (Source):      0.960ns (routing 0.387ns, distribution 0.573ns)
  Clock Net Delay (Destination): 1.075ns (routing 0.430ns, distribution 0.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.642    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.731 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.630     2.361    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.413 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.462    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.514 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.960     3.474    i_gmii2rgmii/GMII_tx_clk
    SLICE_X8Y118         FDRE                                         r  i_gmii2rgmii/Gmii_RxDv_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y118         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     3.514 r  i_gmii2rgmii/Gmii_RxDv_sync_reg/Q
                         net (fo=3, routed)           0.588     4.102    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_dv
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXDV
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.172     1.310    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     1.411 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.694     2.105    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.166 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.222    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.283 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.075     3.358    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.188     3.546    
    PS8_X0Y0             PS8 (Hold_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXDV)
                                                     -0.385     3.161    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         -3.161    
                         arrival time                           4.102    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             0.946ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[3]
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk2_5 rise@0.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.039ns (6.300%)  route 0.580ns (93.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.358ns
    Source Clock Delay      (SCD):    3.474ns
    Clock Pessimism Removal (CPR):    -0.188ns
  Clock Net Delay (Source):      0.960ns (routing 0.387ns, distribution 0.573ns)
  Clock Net Delay (Destination): 1.075ns (routing 0.430ns, distribution 0.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.642    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.731 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.630     2.361    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.413 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.462    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.514 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.960     3.474    i_gmii2rgmii/GMII_tx_clk
    SLICE_X8Y118         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y118         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     3.513 r  i_gmii2rgmii/Gmii_RxD_sync_reg[3]/Q
                         net (fo=1, routed)           0.580     4.093    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[3]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[3]
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.172     1.310    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     1.411 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.694     2.105    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.166 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.222    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.283 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.075     3.358    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.188     3.546    
    PS8_X0Y0             PS8 (Hold_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[3])
                                                     -0.399     3.147    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         -3.147    
                         arrival time                           4.093    
  -------------------------------------------------------------------
                         slack                                  0.946    

Slack (MET) :             0.962ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[7]
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk2_5 rise@0.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.038ns (6.169%)  route 0.578ns (93.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.358ns
    Source Clock Delay      (SCD):    3.475ns
    Clock Pessimism Removal (CPR):    -0.188ns
  Clock Net Delay (Source):      0.961ns (routing 0.387ns, distribution 0.574ns)
  Clock Net Delay (Destination): 1.075ns (routing 0.430ns, distribution 0.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.642    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.731 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.630     2.361    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.413 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.462    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.514 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.961     3.475    i_gmii2rgmii/GMII_tx_clk
    SLICE_X2Y119         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y119         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     3.513 r  i_gmii2rgmii/Gmii_RxD_sync_reg[7]/Q
                         net (fo=1, routed)           0.578     4.091    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[7]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[7]
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.172     1.310    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     1.411 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.694     2.105    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.166 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.222    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.283 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.075     3.358    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.188     3.546    
    PS8_X0Y0             PS8 (Hold_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[7])
                                                     -0.417     3.129    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         -3.129    
                         arrival time                           4.091    
  -------------------------------------------------------------------
                         slack                                  0.962    

Slack (MET) :             0.966ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[4]
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk2_5 rise@0.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.038ns (6.189%)  route 0.576ns (93.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.358ns
    Source Clock Delay      (SCD):    3.460ns
    Clock Pessimism Removal (CPR):    -0.188ns
  Clock Net Delay (Source):      0.946ns (routing 0.387ns, distribution 0.559ns)
  Clock Net Delay (Destination): 1.075ns (routing 0.430ns, distribution 0.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.642    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.731 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.630     2.361    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.413 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.462    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.514 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.946     3.460    i_gmii2rgmii/GMII_tx_clk
    SLICE_X1Y121         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y121         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     3.498 r  i_gmii2rgmii/Gmii_RxD_sync_reg[4]/Q
                         net (fo=1, routed)           0.576     4.074    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[4]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[4]
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.172     1.310    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     1.411 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.694     2.105    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.166 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.222    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.283 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.075     3.358    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.188     3.546    
    PS8_X0Y0             PS8 (Hold_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[4])
                                                     -0.438     3.108    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         -3.108    
                         arrival time                           4.074    
  -------------------------------------------------------------------
                         slack                                  0.966    

Slack (MET) :             0.968ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[5]
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk2_5 rise@0.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.039ns (6.103%)  route 0.600ns (93.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.358ns
    Source Clock Delay      (SCD):    3.461ns
    Clock Pessimism Removal (CPR):    -0.188ns
  Clock Net Delay (Source):      0.947ns (routing 0.387ns, distribution 0.560ns)
  Clock Net Delay (Destination): 1.075ns (routing 0.430ns, distribution 0.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.642    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.731 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.630     2.361    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.413 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.462    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.514 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.947     3.461    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y121         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     3.500 r  i_gmii2rgmii/Gmii_RxD_sync_reg[5]/Q
                         net (fo=1, routed)           0.600     4.100    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[5]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[5]
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.172     1.310    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     1.411 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.694     2.105    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.166 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.222    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.283 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.075     3.358    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.188     3.546    
    PS8_X0Y0             PS8 (Hold_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[5])
                                                     -0.414     3.132    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         -3.132    
                         arrival time                           4.100    
  -------------------------------------------------------------------
                         slack                                  0.968    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk2_5
Waveform(ns):       { 0.000 200.000 }
Period(ns):         400.000
Sources:            { i_gmii2rgmii/i_rgmii_Div4/O }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PS8/EMIOENET1GMIIRXCLK  n/a            8.000         400.000     392.000    PS8_X0Y0        design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
Min Period        n/a     PS8/EMIOENET1GMIITXCLK  n/a            8.000         400.000     392.000    PS8_X0Y0        design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
Min Period        n/a     BUFGCTRL/I0             n/a            1.290         400.000     398.710    BUFGCTRL_X0Y12  i_gmii2rgmii/i_rgmii_mux0/I0
Min Period        n/a     BUFGCTRL/I0             n/a            1.290         400.000     398.710    BUFGCTRL_X0Y13  i_gmii2rgmii/i_rgmii_mux1/I0
Min Period        n/a     FDRE/C                  n/a            0.550         400.000     399.450    SLICE_X3Y121    i_gmii2rgmii/Gmii_RxD_sync_reg[0]/C
Min Period        n/a     FDRE/C                  n/a            0.550         400.000     399.450    SLICE_X3Y121    i_gmii2rgmii/Gmii_RxD_sync_reg[1]/C
Min Period        n/a     FDRE/C                  n/a            0.550         400.000     399.450    SLICE_X1Y119    i_gmii2rgmii/Gmii_RxD_sync_reg[2]/C
Min Period        n/a     FDRE/C                  n/a            0.550         400.000     399.450    SLICE_X8Y118    i_gmii2rgmii/Gmii_RxD_sync_reg[3]/C
Min Period        n/a     FDRE/C                  n/a            0.550         400.000     399.450    SLICE_X1Y121    i_gmii2rgmii/Gmii_RxD_sync_reg[4]/C
Min Period        n/a     FDRE/C                  n/a            0.550         400.000     399.450    SLICE_X3Y121    i_gmii2rgmii/Gmii_RxD_sync_reg[5]/C
Low Pulse Width   Slow    PS8/EMIOENET1GMIIRXCLK  n/a            4.000         200.000     196.000    PS8_X0Y0        design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
Low Pulse Width   Slow    PS8/EMIOENET1GMIITXCLK  n/a            4.000         200.000     196.000    PS8_X0Y0        design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
Low Pulse Width   Fast    PS8/EMIOENET1GMIIRXCLK  n/a            4.000         200.000     196.000    PS8_X0Y0        design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
Low Pulse Width   Fast    PS8/EMIOENET1GMIITXCLK  n/a            4.000         200.000     196.000    PS8_X0Y0        design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
Low Pulse Width   Slow    FDRE/C                  n/a            0.275         200.000     199.725    SLICE_X3Y121    i_gmii2rgmii/Gmii_RxD_sync_reg[0]/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.275         200.000     199.725    SLICE_X3Y121    i_gmii2rgmii/Gmii_RxD_sync_reg[0]/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.275         200.000     199.725    SLICE_X3Y121    i_gmii2rgmii/Gmii_RxD_sync_reg[1]/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.275         200.000     199.725    SLICE_X3Y121    i_gmii2rgmii/Gmii_RxD_sync_reg[1]/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.275         200.000     199.725    SLICE_X1Y119    i_gmii2rgmii/Gmii_RxD_sync_reg[2]/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.275         200.000     199.725    SLICE_X3Y121    i_gmii2rgmii/Gmii_RxD_sync_reg[5]/C
High Pulse Width  Slow    PS8/EMIOENET1GMIIRXCLK  n/a            4.000         200.000     196.000    PS8_X0Y0        design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
High Pulse Width  Fast    PS8/EMIOENET1GMIIRXCLK  n/a            4.000         200.000     196.000    PS8_X0Y0        design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
High Pulse Width  Slow    PS8/EMIOENET1GMIITXCLK  n/a            4.000         200.000     196.000    PS8_X0Y0        design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
High Pulse Width  Fast    PS8/EMIOENET1GMIITXCLK  n/a            4.000         200.000     196.000    PS8_X0Y0        design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
High Pulse Width  Slow    FDRE/C                  n/a            0.275         200.000     199.725    SLICE_X3Y121    i_gmii2rgmii/Gmii_RxD_sync_reg[0]/C
High Pulse Width  Slow    FDRE/C                  n/a            0.275         200.000     199.725    SLICE_X3Y121    i_gmii2rgmii/Gmii_RxD_sync_reg[1]/C
High Pulse Width  Fast    FDRE/C                  n/a            0.275         200.000     199.725    SLICE_X1Y119    i_gmii2rgmii/Gmii_RxD_sync_reg[2]/C
High Pulse Width  Slow    FDRE/C                  n/a            0.275         200.000     199.725    SLICE_X8Y118    i_gmii2rgmii/Gmii_RxD_sync_reg[3]/C
High Pulse Width  Fast    FDRE/C                  n/a            0.275         200.000     199.725    SLICE_X8Y118    i_gmii2rgmii/Gmii_RxD_sync_reg[3]/C
High Pulse Width  Slow    FDRE/C                  n/a            0.275         200.000     199.725    SLICE_X1Y121    i_gmii2rgmii/Gmii_RxD_sync_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       13.006ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.006ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        4.570ns  (logic 0.942ns (20.613%)  route 3.628ns (79.387%))
  Logic Levels:           10  (LUT1=1 LUT2=1 LUT3=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -7.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    7.189ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.281ns (routing 0.171ns, distribution 1.110ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     5.880    design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.908 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=167, routed)         1.281     7.189    design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X43Y164        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y164        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     7.268 f  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.210     7.478    design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X43Y164        LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.152     7.630 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/m_bscan_drck[1]_INST_0_i_1/O
                         net (fo=10, routed)          0.144     7.774    design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/m_bscan_drck[1]_INST_0_i_1_n_0
    SLICE_X43Y168        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.037     7.811 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/m_bscan_shift[1]_INST_0/O
                         net (fo=1, routed)           0.197     8.008    design_1_i/debug_bridge_PL/U0/bs_mux/inst/prim_shift
    SLICE_X42Y171        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157     8.165 r  design_1_i/debug_bridge_PL/U0/bs_mux/inst/shift_INST_0/O
                         net (fo=36, routed)          0.863     9.028    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X39Y170        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     9.178 r  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_bscanid_en[0]_INST_0/O
                         net (fo=35, routed)          0.772     9.950    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/bscanid_en
    SLICE_X39Y169        LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.035     9.985 r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/tdo_INST_0/O
                         net (fo=1, routed)           0.154    10.139    design_1_i/debug_bridge_1/U0/lut_buffer/inst/tdo_i
    SLICE_X39Y170        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089    10.228 r  design_1_i/debug_bridge_1/U0/lut_buffer/inst/u_tdo/O
                         net (fo=2, routed)           0.202    10.430    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X40Y173        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.053    10.483 r  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=2, routed)           0.294    10.777    design_1_i/debug_bridge_PL/U0/bs_mux/inst/tdo
    SLICE_X42Y169        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050    10.827 r  design_1_i/debug_bridge_PL/U0/bs_mux/inst/prim_tdo_INST_0/O
                         net (fo=1, routed)           0.137    10.964    design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/m_bscan_tdo[1]
    SLICE_X43Y168        LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052    11.016 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0_i_3/O
                         net (fo=2, routed)           0.160    11.176    design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0_i_3_n_0
    SLICE_X43Y163        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.088    11.264 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           0.495    11.759    design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/s_bscan_tdo
    CONFIG_SITE_X0Y0     BSCANE2                                      r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.235    24.765    
    CONFIG_SITE_X0Y0     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                      0.000    24.765    design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                         -11.759    
  -------------------------------------------------------------------
                         slack                                 13.006    

Slack (MET) :             17.780ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        9.717ns  (logic 5.786ns (59.545%)  route 3.931ns (40.455%))
  Logic Levels:           8  (LUT1=1 LUT2=1 LUT3=3 LUT5=1 LUT6=2)
  Clock Path Skew:        2.707ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.707ns = ( 52.707 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.119ns (routing 0.155ns, distribution 0.964ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.886    30.986    design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X43Y168        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.100    31.086 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/m_bscan_shift[1]_INST_0/O
                         net (fo=1, routed)           0.197    31.283    design_1_i/debug_bridge_PL/U0/bs_mux/inst/prim_shift
    SLICE_X42Y171        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157    31.440 r  design_1_i/debug_bridge_PL/U0/bs_mux/inst/shift_INST_0/O
                         net (fo=36, routed)          0.863    32.303    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X39Y170        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150    32.453 r  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_bscanid_en[0]_INST_0/O
                         net (fo=35, routed)          0.772    33.225    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/bscanid_en
    SLICE_X39Y169        LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.035    33.260 r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/tdo_INST_0/O
                         net (fo=1, routed)           0.154    33.414    design_1_i/debug_bridge_1/U0/lut_buffer/inst/tdo_i
    SLICE_X39Y170        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089    33.503 r  design_1_i/debug_bridge_1/U0/lut_buffer/inst/u_tdo/O
                         net (fo=2, routed)           0.202    33.705    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X40Y173        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.053    33.758 r  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=2, routed)           0.294    34.052    design_1_i/debug_bridge_PL/U0/bs_mux/inst/tdo
    SLICE_X42Y169        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050    34.102 r  design_1_i/debug_bridge_PL/U0/bs_mux/inst/prim_tdo_INST_0/O
                         net (fo=1, routed)           0.137    34.239    design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/m_bscan_tdo[1]
    SLICE_X43Y168        LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052    34.291 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0_i_3/O
                         net (fo=2, routed)           0.426    34.717    design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0_i_3_n_0
    SLICE_X44Y162        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.099    51.564    design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.588 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=167, routed)         1.119    52.707    design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X44Y162        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid_reg[31]/C
                         clock pessimism              0.000    52.707    
                         clock uncertainty           -0.235    52.472    
    SLICE_X44Y162        FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.025    52.497    design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid_reg[31]
  -------------------------------------------------------------------
                         required time                         52.497    
                         arrival time                         -34.717    
  -------------------------------------------------------------------
                         slack                                 17.780    

Slack (MET) :             20.576ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/debug_bridge_PL/U0/bs_mux/inst/temp_mux_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.244ns  (logic 5.302ns (84.914%)  route 0.942ns (15.086%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        2.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.032ns = ( 52.032 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.717ns (routing 0.096ns, distribution 0.621ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.607    30.707    design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X43Y168        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.061    30.768 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=1, routed)           0.161    30.929    design_1_i/debug_bridge_PL/U0/bs_mux/inst/mux_ctrl_shift
    SLICE_X43Y168        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.045    30.974 r  design_1_i/debug_bridge_PL/U0/bs_mux/inst/temp_mux_i_2/O
                         net (fo=1, routed)           0.122    31.096    design_1_i/debug_bridge_PL/U0/bs_mux/inst/temp_mux1
    SLICE_X43Y169        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.096    31.192 r  design_1_i/debug_bridge_PL/U0/bs_mux/inst/temp_mux_i_1/O
                         net (fo=1, routed)           0.052    31.244    design_1_i/debug_bridge_PL/U0/bs_mux/inst/temp_mux_i_1_n_0
    SLICE_X43Y169        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bs_mux/inst/temp_mux_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.833    51.298    design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.315 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=167, routed)         0.717    52.032    design_1_i/debug_bridge_PL/U0/bs_mux/inst/mux_ctrl_tck
    SLICE_X43Y169        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bs_mux/inst/temp_mux_reg/C
                         clock pessimism              0.000    52.032    
                         clock uncertainty           -0.235    51.797    
    SLICE_X43Y169        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.023    51.820    design_1_i/debug_bridge_PL/U0/bs_mux/inst/temp_mux_reg
  -------------------------------------------------------------------
                         required time                         51.820    
                         arrival time                         -31.244    
  -------------------------------------------------------------------
                         slack                                 20.576    

Slack (MET) :             20.595ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.155ns  (logic 5.121ns (83.201%)  route 1.034ns (16.799%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.029ns = ( 52.029 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.714ns (routing 0.096ns, distribution 0.618ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_RESET)
                                                      5.100    30.100 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=82, routed)          0.515    30.615    design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X42Y162        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.021    30.636 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
                         net (fo=32, routed)          0.519    31.155    design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
    SLICE_X42Y161        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.833    51.298    design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.315 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=167, routed)         0.714    52.029    design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X42Y161        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg_reg[7]/C
                         clock pessimism              0.000    52.029    
                         clock uncertainty           -0.235    51.794    
    SLICE_X42Y161        FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.044    51.750    design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg_reg[7]
  -------------------------------------------------------------------
                         required time                         51.750    
                         arrival time                         -31.155    
  -------------------------------------------------------------------
                         slack                                 20.595    

Slack (MET) :             20.677ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.075ns  (logic 5.121ns (84.296%)  route 0.954ns (15.704%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.031ns = ( 52.031 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.716ns (routing 0.096ns, distribution 0.620ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_RESET)
                                                      5.100    30.100 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=82, routed)          0.515    30.615    design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X42Y162        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.021    30.636 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
                         net (fo=32, routed)          0.439    31.075    design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
    SLICE_X43Y159        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.833    51.298    design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.315 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=167, routed)         0.716    52.031    design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X43Y159        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg_reg[12]/C
                         clock pessimism              0.000    52.031    
                         clock uncertainty           -0.235    51.796    
    SLICE_X43Y159        FDRE (Setup_HFF_SLICEM_C_R)
                                                     -0.044    51.752    design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg_reg[12]
  -------------------------------------------------------------------
                         required time                         51.752    
                         arrival time                         -31.075    
  -------------------------------------------------------------------
                         slack                                 20.677    

Slack (MET) :             20.677ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.076ns  (logic 5.121ns (84.282%)  route 0.955ns (15.718%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.032ns = ( 52.032 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.717ns (routing 0.096ns, distribution 0.621ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_RESET)
                                                      5.100    30.100 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=82, routed)          0.515    30.615    design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X42Y162        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.021    30.636 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
                         net (fo=32, routed)          0.440    31.076    design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
    SLICE_X43Y159        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.833    51.298    design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.315 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=167, routed)         0.717    52.032    design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X43Y159        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg_reg[13]/C
                         clock pessimism              0.000    52.032    
                         clock uncertainty           -0.235    51.797    
    SLICE_X43Y159        FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.044    51.753    design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg_reg[13]
  -------------------------------------------------------------------
                         required time                         51.753    
                         arrival time                         -31.076    
  -------------------------------------------------------------------
                         slack                                 20.677    

Slack (MET) :             20.677ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.075ns  (logic 5.121ns (84.296%)  route 0.954ns (15.704%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.031ns = ( 52.031 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.716ns (routing 0.096ns, distribution 0.620ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_RESET)
                                                      5.100    30.100 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=82, routed)          0.515    30.615    design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X42Y162        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.021    30.636 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
                         net (fo=32, routed)          0.439    31.075    design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
    SLICE_X43Y159        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.833    51.298    design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.315 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=167, routed)         0.716    52.031    design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X43Y159        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg_reg[16]/C
                         clock pessimism              0.000    52.031    
                         clock uncertainty           -0.235    51.796    
    SLICE_X43Y159        FDRE (Setup_GFF_SLICEM_C_R)
                                                     -0.044    51.752    design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg_reg[16]
  -------------------------------------------------------------------
                         required time                         51.752    
                         arrival time                         -31.075    
  -------------------------------------------------------------------
                         slack                                 20.677    

Slack (MET) :             20.677ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.076ns  (logic 5.121ns (84.282%)  route 0.955ns (15.718%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.032ns = ( 52.032 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.717ns (routing 0.096ns, distribution 0.621ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_RESET)
                                                      5.100    30.100 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=82, routed)          0.515    30.615    design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X42Y162        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.021    30.636 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
                         net (fo=32, routed)          0.440    31.076    design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
    SLICE_X43Y159        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.833    51.298    design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.315 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=167, routed)         0.717    52.032    design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X43Y159        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg_reg[17]/C
                         clock pessimism              0.000    52.032    
                         clock uncertainty           -0.235    51.797    
    SLICE_X43Y159        FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.044    51.753    design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg_reg[17]
  -------------------------------------------------------------------
                         required time                         51.753    
                         arrival time                         -31.076    
  -------------------------------------------------------------------
                         slack                                 20.677    

Slack (MET) :             20.677ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.075ns  (logic 5.121ns (84.296%)  route 0.954ns (15.704%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.031ns = ( 52.031 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.716ns (routing 0.096ns, distribution 0.620ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_RESET)
                                                      5.100    30.100 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=82, routed)          0.515    30.615    design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X42Y162        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.021    30.636 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
                         net (fo=32, routed)          0.439    31.075    design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
    SLICE_X43Y159        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.833    51.298    design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.315 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=167, routed)         0.716    52.031    design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X43Y159        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg_reg[18]/C
                         clock pessimism              0.000    52.031    
                         clock uncertainty           -0.235    51.796    
    SLICE_X43Y159        FDRE (Setup_FFF_SLICEM_C_R)
                                                     -0.044    51.752    design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg_reg[18]
  -------------------------------------------------------------------
                         required time                         51.752    
                         arrival time                         -31.075    
  -------------------------------------------------------------------
                         slack                                 20.677    

Slack (MET) :             20.677ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.075ns  (logic 5.121ns (84.296%)  route 0.954ns (15.704%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.031ns = ( 52.031 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.716ns (routing 0.096ns, distribution 0.620ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_RESET)
                                                      5.100    30.100 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=82, routed)          0.515    30.615    design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X42Y162        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.021    30.636 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
                         net (fo=32, routed)          0.439    31.075    design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
    SLICE_X43Y159        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.833    51.298    design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.315 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=167, routed)         0.716    52.031    design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X43Y159        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg_reg[19]/C
                         clock pessimism              0.000    52.031    
                         clock uncertainty           -0.235    51.796    
    SLICE_X43Y159        FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.044    51.752    design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg_reg[19]
  -------------------------------------------------------------------
                         required time                         51.752    
                         arrival time                         -31.075    
  -------------------------------------------------------------------
                         slack                                 20.677    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.394%)  route 0.060ns (60.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.228ns
    Source Clock Delay      (SCD):    2.027ns
    Clock Pessimism Removal (CPR):    4.181ns
  Clock Net Delay (Source):      0.712ns (routing 0.096ns, distribution 0.616ns)
  Clock Net Delay (Destination): 0.814ns (routing 0.108ns, distribution 0.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.833     1.298    design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.315 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=167, routed)         0.712     2.027    design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X42Y164        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y164        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.066 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/Q
                         net (fo=2, routed)           0.060     2.126    design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/state_temp[1]
    SLICE_X42Y163        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.095     5.395    design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.414 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=167, routed)         0.814     6.228    design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X42Y163        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                         clock pessimism             -4.181     2.047    
    SLICE_X42Y163        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     2.094    design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.094    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.080ns (42.781%)  route 0.107ns (57.219%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.189ns
    Source Clock Delay      (SCD):    2.697ns
    Clock Pessimism Removal (CPR):    4.403ns
  Clock Net Delay (Source):      1.109ns (routing 0.155ns, distribution 0.954ns)
  Clock Net Delay (Destination): 1.281ns (routing 0.171ns, distribution 1.110ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.099     1.564    design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.588 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=167, routed)         1.109     2.697    design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X42Y162        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y162        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     2.755 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg_reg[5]/Q
                         net (fo=4, routed)           0.071     2.826    design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg[5]
    SLICE_X43Y162        LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.022     2.848 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg[4]_i_1/O
                         net (fo=1, routed)           0.036     2.884    design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg[4]_i_1_n_0
    SLICE_X43Y162        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     5.880    design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.908 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=167, routed)         1.281     7.189    design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X43Y162        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg_reg[4]/C
                         clock pessimism             -4.403     2.786    
    SLICE_X43Y162        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.060     2.846    design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.846    
                         arrival time                           2.884    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.039ns (41.053%)  route 0.056ns (58.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.228ns
    Source Clock Delay      (SCD):    2.033ns
    Clock Pessimism Removal (CPR):    4.187ns
  Clock Net Delay (Source):      0.718ns (routing 0.096ns, distribution 0.622ns)
  Clock Net Delay (Destination): 0.814ns (routing 0.108ns, distribution 0.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.833     1.298    design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.315 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=167, routed)         0.718     2.033    design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X42Y163        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y163        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     2.072 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/Q
                         net (fo=2, routed)           0.056     2.128    design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/state_temp[2]
    SLICE_X42Y163        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.095     5.395    design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.414 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=167, routed)         0.814     6.228    design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X42Y163        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                         clock pessimism             -4.187     2.041    
    SLICE_X42Y163        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     2.088    design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/state_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.088    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/bscanid_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/bscanid_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.053ns (56.383%)  route 0.041ns (43.617%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.250ns
    Source Clock Delay      (SCD):    2.050ns
    Clock Pessimism Removal (CPR):    4.194ns
  Clock Net Delay (Source):      0.735ns (routing 0.096ns, distribution 0.639ns)
  Clock Net Delay (Destination): 0.836ns (routing 0.108ns, distribution 0.728ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.833     1.298    design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.315 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=167, routed)         0.735     2.050    design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y167        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/bscanid_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y167        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.089 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/bscanid_reg[16]/Q
                         net (fo=1, routed)           0.024     2.113    design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/bscanid__0[16]
    SLICE_X46Y167        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.014     2.127 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/bscanid[15]_i_1/O
                         net (fo=1, routed)           0.017     2.144    design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/bscanid[15]_i_1_n_0
    SLICE_X46Y167        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/bscanid_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.095     5.395    design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.414 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=167, routed)         0.836     6.250    design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y167        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/bscanid_reg[15]/C
                         clock pessimism             -4.194     2.056    
    SLICE_X46Y167        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     2.102    design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/bscanid_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.102    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_PL/U0/bs_mux/inst/bscanid_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/debug_bridge_PL/U0/bs_mux/inst/bscanid_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.061ns (59.804%)  route 0.041ns (40.196%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.234ns
    Source Clock Delay      (SCD):    2.038ns
    Clock Pessimism Removal (CPR):    4.187ns
  Clock Net Delay (Source):      0.723ns (routing 0.096ns, distribution 0.627ns)
  Clock Net Delay (Destination): 0.820ns (routing 0.108ns, distribution 0.712ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.833     1.298    design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.315 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=167, routed)         0.723     2.038    design_1_i/debug_bridge_PL/U0/bs_mux/inst/mux_ctrl_tck
    SLICE_X42Y166        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bs_mux/inst/bscanid_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y166        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     2.077 r  design_1_i/debug_bridge_PL/U0/bs_mux/inst/bscanid_reg[28]/Q
                         net (fo=2, routed)           0.025     2.102    design_1_i/debug_bridge_PL/U0/bs_mux/inst/bscanid[28]
    SLICE_X42Y166        LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.022     2.124 r  design_1_i/debug_bridge_PL/U0/bs_mux/inst/bscanid[27]_i_1/O
                         net (fo=1, routed)           0.016     2.140    design_1_i/debug_bridge_PL/U0/bs_mux/inst/p_1_in[27]
    SLICE_X42Y166        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bs_mux/inst/bscanid_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.095     5.395    design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.414 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=167, routed)         0.820     6.234    design_1_i/debug_bridge_PL/U0/bs_mux/inst/mux_ctrl_tck
    SLICE_X42Y166        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bs_mux/inst/bscanid_reg[27]/C
                         clock pessimism             -4.187     2.047    
    SLICE_X42Y166        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     2.093    design_1_i/debug_bridge_PL/U0/bs_mux/inst/bscanid_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.093    
                         arrival time                           2.140    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.052ns (52.000%)  route 0.048ns (48.000%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.235ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    4.194ns
  Clock Net Delay (Source):      0.720ns (routing 0.096ns, distribution 0.624ns)
  Clock Net Delay (Destination): 0.821ns (routing 0.108ns, distribution 0.713ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.833     1.298    design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.315 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=167, routed)         0.720     2.035    design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X43Y164        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y164        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     2.073 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/Q
                         net (fo=2, routed)           0.027     2.100    design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/portno_temp[3]
    SLICE_X43Y164        LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.014     2.114 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.021     2.135    design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X43Y164        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.095     5.395    design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.414 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=167, routed)         0.821     6.235    design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X43Y164        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism             -4.194     2.041    
    SLICE_X43Y164        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     2.087    design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           2.135    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.053ns (53.000%)  route 0.047ns (47.000%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.236ns
    Source Clock Delay      (SCD):    2.037ns
    Clock Pessimism Removal (CPR):    4.193ns
  Clock Net Delay (Source):      0.722ns (routing 0.096ns, distribution 0.626ns)
  Clock Net Delay (Destination): 0.822ns (routing 0.108ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.833     1.298    design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.315 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=167, routed)         0.722     2.037    design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X44Y160        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y160        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.076 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg_reg[24]/Q
                         net (fo=3, routed)           0.030     2.106    design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg[24]
    SLICE_X44Y160        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.014     2.120 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg[24]_i_1/O
                         net (fo=1, routed)           0.017     2.137    design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg[24]_i_1_n_0
    SLICE_X44Y160        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.095     5.395    design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.414 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=167, routed)         0.822     6.236    design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X44Y160        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg_reg[24]/C
                         clock pessimism             -4.193     2.043    
    SLICE_X44Y160        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     2.089    design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.089    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_PL/U0/bs_mux/inst/bscanid_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/debug_bridge_PL/U0/bs_mux/inst/bscanid_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.052ns (52.000%)  route 0.048ns (48.000%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.239ns
    Source Clock Delay      (SCD):    2.038ns
    Clock Pessimism Removal (CPR):    4.195ns
  Clock Net Delay (Source):      0.723ns (routing 0.096ns, distribution 0.627ns)
  Clock Net Delay (Destination): 0.825ns (routing 0.108ns, distribution 0.717ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.833     1.298    design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.315 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=167, routed)         0.723     2.038    design_1_i/debug_bridge_PL/U0/bs_mux/inst/mux_ctrl_tck
    SLICE_X41Y166        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bs_mux/inst/bscanid_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y166        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     2.076 r  design_1_i/debug_bridge_PL/U0/bs_mux/inst/bscanid_reg[9]/Q
                         net (fo=2, routed)           0.027     2.103    design_1_i/debug_bridge_PL/U0/bs_mux/inst/bscanid[9]
    SLICE_X41Y166        LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.014     2.117 r  design_1_i/debug_bridge_PL/U0/bs_mux/inst/bscanid[9]_i_1/O
                         net (fo=1, routed)           0.021     2.138    design_1_i/debug_bridge_PL/U0/bs_mux/inst/p_1_in[9]
    SLICE_X41Y166        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bs_mux/inst/bscanid_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.095     5.395    design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.414 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=167, routed)         0.825     6.239    design_1_i/debug_bridge_PL/U0/bs_mux/inst/mux_ctrl_tck
    SLICE_X41Y166        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bs_mux/inst/bscanid_reg[9]/C
                         clock pessimism             -4.195     2.044    
    SLICE_X41Y166        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     2.090    design_1_i/debug_bridge_PL/U0/bs_mux/inst/bscanid_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.090    
                         arrival time                           2.138    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/bscanid_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/bscanid_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.062ns (61.386%)  route 0.039ns (38.614%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.250ns
    Source Clock Delay      (SCD):    2.050ns
    Clock Pessimism Removal (CPR):    4.194ns
  Clock Net Delay (Source):      0.735ns (routing 0.096ns, distribution 0.639ns)
  Clock Net Delay (Destination): 0.836ns (routing 0.108ns, distribution 0.728ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.833     1.298    design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.315 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=167, routed)         0.735     2.050    design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y167        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/bscanid_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y167        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.089 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/bscanid_reg[17]/Q
                         net (fo=1, routed)           0.024     2.113    design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/bscanid__0[17]
    SLICE_X46Y167        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.023     2.136 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/bscanid[16]_i_1/O
                         net (fo=1, routed)           0.015     2.151    design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/bscanid[16]_i_1_n_0
    SLICE_X46Y167        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/bscanid_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.095     5.395    design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.414 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=167, routed)         0.836     6.250    design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y167        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/bscanid_reg[16]/C
                         clock pessimism             -4.194     2.056    
    SLICE_X46Y167        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     2.102    design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/bscanid_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.102    
                         arrival time                           2.151    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/bscanid_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/bscanid_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.052ns (51.485%)  route 0.049ns (48.515%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.246ns
    Source Clock Delay      (SCD):    2.046ns
    Clock Pessimism Removal (CPR):    4.194ns
  Clock Net Delay (Source):      0.731ns (routing 0.096ns, distribution 0.635ns)
  Clock Net Delay (Destination): 0.832ns (routing 0.108ns, distribution 0.724ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.833     1.298    design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.315 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=167, routed)         0.731     2.046    design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X45Y168        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/bscanid_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y168        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     2.084 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/bscanid_reg[30]/Q
                         net (fo=1, routed)           0.025     2.109    design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/bscanid__0[30]
    SLICE_X45Y168        LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.014     2.123 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/bscanid[29]_i_1/O
                         net (fo=1, routed)           0.024     2.147    design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/bscanid[29]_i_1_n_0
    SLICE_X45Y168        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/bscanid_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.095     5.395    design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.414 r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=167, routed)         0.832     6.246    design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X45Y168        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/bscanid_reg[29]/C
                         clock pessimism             -4.194     2.052    
    SLICE_X45Y168        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     2.098    design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/bscanid_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.098    
                         arrival time                           2.147    
  -------------------------------------------------------------------
                         slack                                  0.049    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCTRL/I1  n/a            1.290         50.000      48.710     BUFGCTRL_X0Y6  design_1_i/debug_bridge_PL/U0/bs_mux/inst/u_bufg_mux/I1
Min Period        n/a     BUFGCE/I     n/a            1.290         50.000      48.710     BUFGCE_X0Y24   design_1_i/debug_bridge_PL/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C       n/a            0.550         50.000      49.450     SLICE_X42Y167  design_1_i/debug_bridge_PL/U0/bs_mux/inst/bscanid_reg[0]/C
Min Period        n/a     FDSE/C       n/a            0.550         50.000      49.450     SLICE_X41Y166  design_1_i/debug_bridge_PL/U0/bs_mux/inst/bscanid_reg[10]/C
Min Period        n/a     FDRE/C       n/a            0.550         50.000      49.450     SLICE_X41Y166  design_1_i/debug_bridge_PL/U0/bs_mux/inst/bscanid_reg[11]/C
Min Period        n/a     FDRE/C       n/a            0.550         50.000      49.450     SLICE_X41Y166  design_1_i/debug_bridge_PL/U0/bs_mux/inst/bscanid_reg[12]/C
Min Period        n/a     FDRE/C       n/a            0.550         50.000      49.450     SLICE_X42Y166  design_1_i/debug_bridge_PL/U0/bs_mux/inst/bscanid_reg[13]/C
Min Period        n/a     FDRE/C       n/a            0.550         50.000      49.450     SLICE_X42Y167  design_1_i/debug_bridge_PL/U0/bs_mux/inst/bscanid_reg[14]/C
Min Period        n/a     FDRE/C       n/a            0.550         50.000      49.450     SLICE_X42Y167  design_1_i/debug_bridge_PL/U0/bs_mux/inst/bscanid_reg[15]/C
Min Period        n/a     FDRE/C       n/a            0.550         50.000      49.450     SLICE_X42Y167  design_1_i/debug_bridge_PL/U0/bs_mux/inst/bscanid_reg[16]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.275         25.000      24.725     SLICE_X42Y167  design_1_i/debug_bridge_PL/U0/bs_mux/inst/bscanid_reg[14]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.275         25.000      24.725     SLICE_X42Y167  design_1_i/debug_bridge_PL/U0/bs_mux/inst/bscanid_reg[15]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.275         25.000      24.725     SLICE_X42Y168  design_1_i/debug_bridge_PL/U0/bs_mux/inst/bscanid_reg[17]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.275         25.000      24.725     SLICE_X42Y168  design_1_i/debug_bridge_PL/U0/bs_mux/inst/bscanid_reg[18]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.275         25.000      24.725     SLICE_X42Y168  design_1_i/debug_bridge_PL/U0/bs_mux/inst/bscanid_reg[19]/C
Low Pulse Width   Fast    FDSE/C       n/a            0.275         25.000      24.725     SLICE_X42Y167  design_1_i/debug_bridge_PL/U0/bs_mux/inst/bscanid_reg[20]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.275         25.000      24.725     SLICE_X42Y167  design_1_i/debug_bridge_PL/U0/bs_mux/inst/bscanid_reg[21]/C
Low Pulse Width   Fast    FDSE/C       n/a            0.275         25.000      24.725     SLICE_X41Y167  design_1_i/debug_bridge_PL/U0/bs_mux/inst/bscanid_reg[23]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.275         25.000      24.725     SLICE_X41Y167  design_1_i/debug_bridge_PL/U0/bs_mux/inst/bscanid_reg[24]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.275         25.000      24.725     SLICE_X41Y167  design_1_i/debug_bridge_PL/U0/bs_mux/inst/bscanid_reg[2]/C
High Pulse Width  Slow    FDRE/C       n/a            0.275         25.000      24.725     SLICE_X42Y168  design_1_i/debug_bridge_PL/U0/bs_mux/inst/bscanid_reg[17]/C
High Pulse Width  Slow    FDRE/C       n/a            0.275         25.000      24.725     SLICE_X42Y168  design_1_i/debug_bridge_PL/U0/bs_mux/inst/bscanid_reg[18]/C
High Pulse Width  Slow    FDRE/C       n/a            0.275         25.000      24.725     SLICE_X42Y168  design_1_i/debug_bridge_PL/U0/bs_mux/inst/bscanid_reg[19]/C
High Pulse Width  Slow    FDRE/C       n/a            0.275         25.000      24.725     SLICE_X41Y165  design_1_i/debug_bridge_PL/U0/bs_mux/inst/bscanid_reg[5]/C
High Pulse Width  Slow    FDRE/C       n/a            0.275         25.000      24.725     SLICE_X41Y165  design_1_i/debug_bridge_PL/U0/bs_mux/inst/bscanid_reg[6]/C
High Pulse Width  Slow    FDRE/C       n/a            0.275         25.000      24.725     SLICE_X41Y165  design_1_i/debug_bridge_PL/U0/bs_mux/inst/bscanid_reg[7]/C
High Pulse Width  Slow    FDRE/C       n/a            0.275         25.000      24.725     SLICE_X41Y165  design_1_i/debug_bridge_PL/U0/bs_mux/inst/bscanid_reg[8]/C
High Pulse Width  Slow    FDRE/C       n/a            0.275         25.000      24.725     SLICE_X43Y165  design_1_i/debug_bridge_PL/U0/bs_mux/inst/drck_i_reg/C
High Pulse Width  Slow    FDRE/C       n/a            0.275         25.000      24.725     SLICE_X42Y165  design_1_i/debug_bridge_PL/U0/bs_mux/inst/id_state_reg[1]/C
High Pulse Width  Slow    FDRE/C       n/a            0.275         25.000      24.725     SLICE_X43Y165  design_1_i/debug_bridge_PL/U0/bs_mux/inst/runtest_i_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  mdio1_mdc_clock
  To Clock:  mdio1_mdc_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       40.002ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mdio1_mdc_clock
Waveform(ns):       { 0.000 240.002 }
Period(ns):         480.004
Sources:            { design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1MDIOMDC }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     PS8/EMIOENET1MDIOMDC  n/a            400.000       480.004     80.004     PS8_X0Y0  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1MDIOMDC
Low Pulse Width   Slow    PS8/EMIOENET1MDIOMDC  n/a            200.000       240.002     40.002     PS8_X0Y0  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1MDIOMDC
Low Pulse Width   Fast    PS8/EMIOENET1MDIOMDC  n/a            200.000       240.002     40.002     PS8_X0Y0  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1MDIOMDC
High Pulse Width  Slow    PS8/EMIOENET1MDIOMDC  n/a            200.000       240.002     40.002     PS8_X0Y0  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1MDIOMDC
High Pulse Width  Fast    PS8/EMIOENET1MDIOMDC  n/a            200.000       240.002     40.002     PS8_X0Y0  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1MDIOMDC



---------------------------------------------------------------------------------------------------
From Clock:  RGMII_RX_CLK_VIRT
  To Clock:  RGMII_RX_CLK

Setup :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.549ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (required time - arrival time)
  Source:                 ETH1_RXCTL
                            (input port clocked by RGMII_RX_CLK_VIRT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_rxctl/D
                            (rising edge-triggered cell IDDRE1 clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK_VIRT rise@0.000ns)
  Data Path Delay:        1.119ns  (logic 1.018ns (90.971%)  route 0.101ns (9.029%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        2.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.325ns = ( 4.325 - 2.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.117ns (routing 0.370ns, distribution 0.747ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    F10                                               0.000     0.500 r  ETH1_RXCTL (IN)
                         net (fo=0)                   0.000     0.500    ETH1_RXCTL_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.018     1.518 r  ETH1_RXCTL_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.518    ETH1_RXCTL_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.518 r  ETH1_RXCTL_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.101     1.619    i_gmii2rgmii/RGMII_rxctl
    HDIOLOGIC_S_X0Y28    IDDRE1                                       r  i_gmii2rgmii/i_rgmii_rxctl/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510     2.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.674     3.184    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.208 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=72, routed)          1.117     4.325    i_gmii2rgmii/RGMII_rxclk_buf
    HDIOLOGIC_S_X0Y28    IDDRE1                                       f  i_gmii2rgmii/i_rgmii_rxctl/CB  (IS_INVERTED)
                         clock pessimism              0.000     4.325    
                         clock uncertainty           -0.025     4.300    
    HDIOLOGIC_S_X0Y28    IDDRE1 (Setup_IDDR_HDIOLOGIC_S_CB_D)
                                                     -2.668     1.632    i_gmii2rgmii/i_rgmii_rxctl
  -------------------------------------------------------------------
                         required time                          1.632    
                         arrival time                          -1.619    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.023ns  (required time - arrival time)
  Source:                 ETH1_RXD[1]
                            (input port clocked by RGMII_RX_CLK_VIRT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/rgmii_rxd_gen[1].i_rgmii_rxd/D
                            (rising edge-triggered cell IDDRE1 clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK_VIRT rise@0.000ns)
  Data Path Delay:        1.121ns  (logic 1.020ns (90.991%)  route 0.101ns (9.009%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        2.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.337ns = ( 4.337 - 2.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.129ns (routing 0.370ns, distribution 0.759ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    J10                                               0.000     0.500 r  ETH1_RXD[1] (IN)
                         net (fo=0)                   0.000     0.500    ETH1_RXD_IBUF[1]_inst/I
    J10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.020     1.520 r  ETH1_RXD_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.520    ETH1_RXD_IBUF[1]_inst/OUT
    J10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.520 r  ETH1_RXD_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.101     1.621    i_gmii2rgmii/RGMII_rxd[1]
    HDIOLOGIC_S_X0Y24    IDDRE1                                       r  i_gmii2rgmii/rgmii_rxd_gen[1].i_rgmii_rxd/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510     2.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.674     3.184    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.208 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=72, routed)          1.129     4.337    i_gmii2rgmii/RGMII_rxclk_buf
    HDIOLOGIC_S_X0Y24    IDDRE1                                       f  i_gmii2rgmii/rgmii_rxd_gen[1].i_rgmii_rxd/CB  (IS_INVERTED)
                         clock pessimism              0.000     4.337    
                         clock uncertainty           -0.025     4.312    
    HDIOLOGIC_S_X0Y24    IDDRE1 (Setup_IDDR_HDIOLOGIC_S_CB_D)
                                                     -2.668     1.644    i_gmii2rgmii/rgmii_rxd_gen[1].i_rgmii_rxd
  -------------------------------------------------------------------
                         required time                          1.644    
                         arrival time                          -1.621    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.026ns  (required time - arrival time)
  Source:                 ETH1_RXD[2]
                            (input port clocked by RGMII_RX_CLK_VIRT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/rgmii_rxd_gen[2].i_rgmii_rxd/D
                            (rising edge-triggered cell IDDRE1 clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK_VIRT rise@0.000ns)
  Data Path Delay:        1.120ns  (logic 1.019ns (90.983%)  route 0.101ns (9.017%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        2.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.337ns = ( 4.337 - 2.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.129ns (routing 0.370ns, distribution 0.759ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    K13                                               0.000     0.500 r  ETH1_RXD[2] (IN)
                         net (fo=0)                   0.000     0.500    ETH1_RXD_IBUF[2]_inst/I
    K13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.019     1.519 r  ETH1_RXD_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.519    ETH1_RXD_IBUF[2]_inst/OUT
    K13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.519 r  ETH1_RXD_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.101     1.620    i_gmii2rgmii/RGMII_rxd[2]
    HDIOLOGIC_M_X0Y25    IDDRE1                                       r  i_gmii2rgmii/rgmii_rxd_gen[2].i_rgmii_rxd/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510     2.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.674     3.184    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.208 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=72, routed)          1.129     4.337    i_gmii2rgmii/RGMII_rxclk_buf
    HDIOLOGIC_M_X0Y25    IDDRE1                                       f  i_gmii2rgmii/rgmii_rxd_gen[2].i_rgmii_rxd/CB  (IS_INVERTED)
                         clock pessimism              0.000     4.337    
                         clock uncertainty           -0.025     4.312    
    HDIOLOGIC_M_X0Y25    IDDRE1 (Setup_IDDR_HDIOLOGIC_M_CB_D)
                                                     -2.666     1.646    i_gmii2rgmii/rgmii_rxd_gen[2].i_rgmii_rxd
  -------------------------------------------------------------------
                         required time                          1.646    
                         arrival time                          -1.620    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.034ns  (required time - arrival time)
  Source:                 ETH1_RXD[0]
                            (input port clocked by RGMII_RX_CLK_VIRT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/D
                            (rising edge-triggered cell IDDRE1 clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK_VIRT rise@0.000ns)
  Data Path Delay:        1.112ns  (logic 1.011ns (90.918%)  route 0.101ns (9.082%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        2.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.337ns = ( 4.337 - 2.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.129ns (routing 0.370ns, distribution 0.759ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    J11                                               0.000     0.500 r  ETH1_RXD[0] (IN)
                         net (fo=0)                   0.000     0.500    ETH1_RXD_IBUF[0]_inst/I
    J11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.011     1.511 r  ETH1_RXD_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.511    ETH1_RXD_IBUF[0]_inst/OUT
    J11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.511 r  ETH1_RXD_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.101     1.612    i_gmii2rgmii/RGMII_rxd[0]
    HDIOLOGIC_M_X0Y24    IDDRE1                                       r  i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510     2.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.674     3.184    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.208 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=72, routed)          1.129     4.337    i_gmii2rgmii/RGMII_rxclk_buf
    HDIOLOGIC_M_X0Y24    IDDRE1                                       f  i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/CB  (IS_INVERTED)
                         clock pessimism              0.000     4.337    
                         clock uncertainty           -0.025     4.312    
    HDIOLOGIC_M_X0Y24    IDDRE1 (Setup_IDDR_HDIOLOGIC_M_CB_D)
                                                     -2.666     1.646    i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd
  -------------------------------------------------------------------
                         required time                          1.646    
                         arrival time                          -1.612    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (required time - arrival time)
  Source:                 ETH1_RXD[3]
                            (input port clocked by RGMII_RX_CLK_VIRT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/rgmii_rxd_gen[3].i_rgmii_rxd/D
                            (rising edge-triggered cell IDDRE1 clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK_VIRT rise@0.000ns)
  Data Path Delay:        1.109ns  (logic 1.008ns (90.893%)  route 0.101ns (9.107%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        2.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.336ns = ( 4.336 - 2.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.128ns (routing 0.370ns, distribution 0.758ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    K12                                               0.000     0.500 r  ETH1_RXD[3] (IN)
                         net (fo=0)                   0.000     0.500    ETH1_RXD_IBUF[3]_inst/I
    K12                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.008     1.508 r  ETH1_RXD_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.508    ETH1_RXD_IBUF[3]_inst/OUT
    K12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.508 r  ETH1_RXD_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.101     1.609    i_gmii2rgmii/RGMII_rxd[3]
    HDIOLOGIC_S_X0Y25    IDDRE1                                       r  i_gmii2rgmii/rgmii_rxd_gen[3].i_rgmii_rxd/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510     2.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.674     3.184    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.208 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=72, routed)          1.128     4.336    i_gmii2rgmii/RGMII_rxclk_buf
    HDIOLOGIC_S_X0Y25    IDDRE1                                       f  i_gmii2rgmii/rgmii_rxd_gen[3].i_rgmii_rxd/CB  (IS_INVERTED)
                         clock pessimism              0.000     4.336    
                         clock uncertainty           -0.025     4.311    
    HDIOLOGIC_S_X0Y25    IDDRE1 (Setup_IDDR_HDIOLOGIC_S_CB_D)
                                                     -2.668     1.643    i_gmii2rgmii/rgmii_rxd_gen[3].i_rgmii_rxd
  -------------------------------------------------------------------
                         required time                          1.643    
                         arrival time                          -1.609    
  -------------------------------------------------------------------
                         slack                                  0.034    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 ETH1_RXD[0]
                            (input port clocked by RGMII_RX_CLK_VIRT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/D
                            (rising edge-triggered cell IDDRE1 clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK_VIRT fall@4.000ns)
  Data Path Delay:        0.554ns  (logic 0.504ns (90.976%)  route 0.050ns (9.024%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            -0.500ns
  Clock Path Skew:        3.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.364ns = ( 5.364 - 2.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.302ns (routing 0.406ns, distribution 0.896ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK_VIRT fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -0.500     3.500    
    J11                                               0.000     3.500 r  ETH1_RXD[0] (IN)
                         net (fo=0)                   0.000     3.500    ETH1_RXD_IBUF[0]_inst/I
    J11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.504     4.004 r  ETH1_RXD_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.004    ETH1_RXD_IBUF[0]_inst/OUT
    J11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     4.004 r  ETH1_RXD_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.050     4.054    i_gmii2rgmii/RGMII_rxd[0]
    HDIOLOGIC_M_X0Y24    IDDRE1                                       r  i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.017     4.034    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.062 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=72, routed)          1.302     5.364    i_gmii2rgmii/RGMII_rxclk_buf
    HDIOLOGIC_M_X0Y24    IDDRE1                                       r  i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/C
                         clock pessimism              0.000     5.364    
                         clock uncertainty            0.025     5.389    
    HDIOLOGIC_M_X0Y24    IDDRE1 (Hold_IDDR_HDIOLOGIC_M_C_D)
                                                     -1.884     3.505    i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd
  -------------------------------------------------------------------
                         required time                         -3.505    
                         arrival time                           4.054    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 ETH1_RXD[3]
                            (input port clocked by RGMII_RX_CLK_VIRT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/rgmii_rxd_gen[3].i_rgmii_rxd/D
                            (rising edge-triggered cell IDDRE1 clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.000ns  (RGMII_RX_CLK fall@6.000ns - RGMII_RX_CLK_VIRT rise@8.000ns)
  Data Path Delay:        0.551ns  (logic 0.501ns (90.927%)  route 0.050ns (9.073%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            -0.500ns
  Clock Path Skew:        3.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.363ns = ( 9.363 - 6.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.000 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.301ns (routing 0.406ns, distribution 0.895ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK_VIRT rise edge)
                                                      8.000     8.000 r  
                         ideal clock network latency
                                                      0.000     8.000    
                         input delay                 -0.500     7.500    
    K12                                               0.000     7.500 r  ETH1_RXD[3] (IN)
                         net (fo=0)                   0.000     7.500    ETH1_RXD_IBUF[3]_inst/I
    K12                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.501     8.001 r  ETH1_RXD_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     8.001    ETH1_RXD_IBUF[3]_inst/OUT
    K12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     8.001 r  ETH1_RXD_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.050     8.051    i_gmii2rgmii/RGMII_rxd[3]
    HDIOLOGIC_S_X0Y25    IDDRE1                                       r  i_gmii2rgmii/rgmii_rxd_gen[3].i_rgmii_rxd/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK fall edge)
                                                      6.000     6.000 f  
    G11                                               0.000     6.000 f  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     6.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     7.017 f  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     7.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     7.017 f  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.017     8.034    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     8.062 f  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=72, routed)          1.301     9.363    i_gmii2rgmii/RGMII_rxclk_buf
    HDIOLOGIC_S_X0Y25    IDDRE1                                       f  i_gmii2rgmii/rgmii_rxd_gen[3].i_rgmii_rxd/C
                         clock pessimism              0.000     9.363    
                         clock uncertainty            0.025     9.388    
    HDIOLOGIC_S_X0Y25    IDDRE1 (Hold_IDDR_HDIOLOGIC_S_C_D)
                                                     -1.890     7.498    i_gmii2rgmii/rgmii_rxd_gen[3].i_rgmii_rxd
  -------------------------------------------------------------------
                         required time                         -7.498    
                         arrival time                           8.051    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.557ns  (arrival time - required time)
  Source:                 ETH1_RXD[2]
                            (input port clocked by RGMII_RX_CLK_VIRT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/rgmii_rxd_gen[2].i_rgmii_rxd/D
                            (rising edge-triggered cell IDDRE1 clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK_VIRT fall@4.000ns)
  Data Path Delay:        0.562ns  (logic 0.512ns (91.105%)  route 0.050ns (8.895%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            -0.500ns
  Clock Path Skew:        3.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.364ns = ( 5.364 - 2.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.302ns (routing 0.406ns, distribution 0.896ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK_VIRT fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -0.500     3.500    
    K13                                               0.000     3.500 r  ETH1_RXD[2] (IN)
                         net (fo=0)                   0.000     3.500    ETH1_RXD_IBUF[2]_inst/I
    K13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.512     4.012 r  ETH1_RXD_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.012    ETH1_RXD_IBUF[2]_inst/OUT
    K13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     4.012 r  ETH1_RXD_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.050     4.062    i_gmii2rgmii/RGMII_rxd[2]
    HDIOLOGIC_M_X0Y25    IDDRE1                                       r  i_gmii2rgmii/rgmii_rxd_gen[2].i_rgmii_rxd/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.017     4.034    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.062 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=72, routed)          1.302     5.364    i_gmii2rgmii/RGMII_rxclk_buf
    HDIOLOGIC_M_X0Y25    IDDRE1                                       r  i_gmii2rgmii/rgmii_rxd_gen[2].i_rgmii_rxd/C
                         clock pessimism              0.000     5.364    
                         clock uncertainty            0.025     5.389    
    HDIOLOGIC_M_X0Y25    IDDRE1 (Hold_IDDR_HDIOLOGIC_M_C_D)
                                                     -1.884     3.505    i_gmii2rgmii/rgmii_rxd_gen[2].i_rgmii_rxd
  -------------------------------------------------------------------
                         required time                         -3.505    
                         arrival time                           4.062    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 ETH1_RXD[1]
                            (input port clocked by RGMII_RX_CLK_VIRT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/rgmii_rxd_gen[1].i_rgmii_rxd/D
                            (rising edge-triggered cell IDDRE1 clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.000ns  (RGMII_RX_CLK fall@6.000ns - RGMII_RX_CLK_VIRT rise@8.000ns)
  Data Path Delay:        0.563ns  (logic 0.513ns (91.120%)  route 0.050ns (8.880%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            -0.500ns
  Clock Path Skew:        3.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.364ns = ( 9.364 - 6.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.000 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.302ns (routing 0.406ns, distribution 0.896ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK_VIRT rise edge)
                                                      8.000     8.000 r  
                         ideal clock network latency
                                                      0.000     8.000    
                         input delay                 -0.500     7.500    
    J10                                               0.000     7.500 r  ETH1_RXD[1] (IN)
                         net (fo=0)                   0.000     7.500    ETH1_RXD_IBUF[1]_inst/I
    J10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.513     8.013 r  ETH1_RXD_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     8.013    ETH1_RXD_IBUF[1]_inst/OUT
    J10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     8.013 r  ETH1_RXD_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.050     8.063    i_gmii2rgmii/RGMII_rxd[1]
    HDIOLOGIC_S_X0Y24    IDDRE1                                       r  i_gmii2rgmii/rgmii_rxd_gen[1].i_rgmii_rxd/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK fall edge)
                                                      6.000     6.000 f  
    G11                                               0.000     6.000 f  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     6.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     7.017 f  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     7.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     7.017 f  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.017     8.034    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     8.062 f  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=72, routed)          1.302     9.364    i_gmii2rgmii/RGMII_rxclk_buf
    HDIOLOGIC_S_X0Y24    IDDRE1                                       f  i_gmii2rgmii/rgmii_rxd_gen[1].i_rgmii_rxd/C
                         clock pessimism              0.000     9.364    
                         clock uncertainty            0.025     9.389    
    HDIOLOGIC_S_X0Y24    IDDRE1 (Hold_IDDR_HDIOLOGIC_S_C_D)
                                                     -1.890     7.499    i_gmii2rgmii/rgmii_rxd_gen[1].i_rgmii_rxd
  -------------------------------------------------------------------
                         required time                         -7.499    
                         arrival time                           8.063    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 ETH1_RXCTL
                            (input port clocked by RGMII_RX_CLK_VIRT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_rxctl/D
                            (rising edge-triggered cell IDDRE1 clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.000ns  (RGMII_RX_CLK fall@6.000ns - RGMII_RX_CLK_VIRT rise@8.000ns)
  Data Path Delay:        0.561ns  (logic 0.511ns (91.081%)  route 0.050ns (8.919%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            -0.500ns
  Clock Path Skew:        3.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.351ns = ( 9.351 - 6.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.000 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.289ns (routing 0.406ns, distribution 0.883ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK_VIRT rise edge)
                                                      8.000     8.000 r  
                         ideal clock network latency
                                                      0.000     8.000    
                         input delay                 -0.500     7.500    
    F10                                               0.000     7.500 r  ETH1_RXCTL (IN)
                         net (fo=0)                   0.000     7.500    ETH1_RXCTL_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.511     8.011 r  ETH1_RXCTL_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     8.011    ETH1_RXCTL_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     8.011 r  ETH1_RXCTL_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.050     8.061    i_gmii2rgmii/RGMII_rxctl
    HDIOLOGIC_S_X0Y28    IDDRE1                                       r  i_gmii2rgmii/i_rgmii_rxctl/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK fall edge)
                                                      6.000     6.000 f  
    G11                                               0.000     6.000 f  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     6.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     7.017 f  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     7.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     7.017 f  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.017     8.034    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     8.062 f  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=72, routed)          1.289     9.351    i_gmii2rgmii/RGMII_rxclk_buf
    HDIOLOGIC_S_X0Y28    IDDRE1                                       f  i_gmii2rgmii/i_rgmii_rxctl/C
                         clock pessimism              0.000     9.351    
                         clock uncertainty            0.025     9.376    
    HDIOLOGIC_S_X0Y28    IDDRE1 (Hold_IDDR_HDIOLOGIC_S_C_D)
                                                     -1.890     7.486    i_gmii2rgmii/i_rgmii_rxctl
  -------------------------------------------------------------------
                         required time                         -7.486    
                         arrival time                           8.061    
  -------------------------------------------------------------------
                         slack                                  0.574    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack      999.594ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             999.594ns  (required time - arrival time)
  Source:                 design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.431ns  (logic 0.079ns (18.329%)  route 0.352ns (81.671%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y189        FDRE                         0.000     0.000 r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X24Y189        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.352     0.431    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[4]
    SLICE_X24Y189        FDRE                                         r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X24Y189        FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025  1000.025    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                       1000.025    
                         arrival time                          -0.431    
  -------------------------------------------------------------------
                         slack                                999.594    

Slack (MET) :             999.605ns  (required time - arrival time)
  Source:                 design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.420ns  (logic 0.079ns (18.810%)  route 0.341ns (81.190%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y153        FDRE                         0.000     0.000 r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X29Y153        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.341     0.420    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[6]
    SLICE_X29Y153        FDRE                                         r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X29Y153        FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025  1000.025    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                       1000.025    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                999.605    

Slack (MET) :             999.619ns  (required time - arrival time)
  Source:                 design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.406ns  (logic 0.080ns (19.704%)  route 0.326ns (80.296%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y154        FDRE                         0.000     0.000 r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X28Y154        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.326     0.406    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X28Y156        FDRE                                         r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X28Y156        FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025  1000.025    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                       1000.025    
                         arrival time                          -0.406    
  -------------------------------------------------------------------
                         slack                                999.619    

Slack (MET) :             999.622ns  (required time - arrival time)
  Source:                 design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.403ns  (logic 0.078ns (19.355%)  route 0.325ns (80.645%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y154        FDRE                         0.000     0.000 r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X28Y154        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.325     0.403    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X29Y155        FDRE                                         r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X29Y155        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025  1000.025    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                       1000.025    
                         arrival time                          -0.403    
  -------------------------------------------------------------------
                         slack                                999.622    

Slack (MET) :             999.623ns  (required time - arrival time)
  Source:                 design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.402ns  (logic 0.078ns (19.403%)  route 0.324ns (80.597%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y140        FDRE                         0.000     0.000 r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X25Y140        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.324     0.402    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X24Y136        FDRE                                         r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X24Y136        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025  1000.025    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                       1000.025    
                         arrival time                          -0.402    
  -------------------------------------------------------------------
                         slack                                999.623    

Slack (MET) :             999.623ns  (required time - arrival time)
  Source:                 design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.402ns  (logic 0.079ns (19.652%)  route 0.323ns (80.348%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y149        FDRE                         0.000     0.000 r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X28Y149        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.323     0.402    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X28Y149        FDRE                                         r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X28Y149        FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025  1000.025    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                       1000.025    
                         arrival time                          -0.402    
  -------------------------------------------------------------------
                         slack                                999.623    

Slack (MET) :             999.626ns  (required time - arrival time)
  Source:                 design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.399ns  (logic 0.079ns (19.799%)  route 0.320ns (80.201%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y190        FDRE                         0.000     0.000 r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X24Y190        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.320     0.399    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X24Y190        FDRE                                         r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X24Y190        FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025  1000.025    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                       1000.025    
                         arrival time                          -0.399    
  -------------------------------------------------------------------
                         slack                                999.626    

Slack (MET) :             999.635ns  (required time - arrival time)
  Source:                 design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.390ns  (logic 0.079ns (20.256%)  route 0.311ns (79.744%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y142        FDRE                         0.000     0.000 r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X25Y142        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.311     0.390    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X25Y142        FDRE                                         r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X25Y142        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025  1000.025    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                       1000.025    
                         arrival time                          -0.390    
  -------------------------------------------------------------------
                         slack                                999.635    

Slack (MET) :             999.638ns  (required time - arrival time)
  Source:                 design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.387ns  (logic 0.079ns (20.413%)  route 0.308ns (79.587%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y189        FDRE                         0.000     0.000 r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X25Y189        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.308     0.387    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[6]
    SLICE_X25Y189        FDRE                                         r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X25Y189        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025  1000.025    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                       1000.025    
                         arrival time                          -0.387    
  -------------------------------------------------------------------
                         slack                                999.638    

Slack (MET) :             999.639ns  (required time - arrival time)
  Source:                 design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.386ns  (logic 0.078ns (20.207%)  route 0.308ns (79.793%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y190        FDRE                         0.000     0.000 r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X24Y190        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.078 r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.308     0.386    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X23Y187        FDRE                                         r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X23Y187        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025  1000.025    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                       1000.025    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                999.639    





---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/JTAG_bridge_XCVU13P/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        9.496ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.496ns  (required time - arrival time)
  Source:                 design_1_i/JTAG_bridge_XCVU13P/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                            (clock source 'design_1_i/JTAG_bridge_XCVU13P/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/JTAG_bridge_XCVU13P/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - design_1_i/JTAG_bridge_XCVU13P/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.050ns (17.730%)  route 0.232ns (82.270%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.226ns = ( 12.226 - 10.000 ) 
    Source Clock Delay      (SCD):    2.598ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.320ns (routing 1.083ns, distribution 1.237ns)
  Clock Net Delay (Destination): 2.066ns (routing 0.980ns, distribution 1.086ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/JTAG_bridge_XCVU13P/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24576, routed)       2.320     2.519    design_1_i/JTAG_bridge_XCVU13P/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y183        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.598 r  design_1_i/JTAG_bridge_XCVU13P/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.183     2.781    design_1_i/JTAG_bridge_XCVU13P/U0/axi_jtag/inst/u_jtag_proc/tck
    SLICE_X11Y183        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.050     2.831 r  design_1_i/JTAG_bridge_XCVU13P/U0/axi_jtag/inst/u_jtag_proc/tck_i_i_1/O
                         net (fo=1, routed)           0.049     2.880    design_1_i/JTAG_bridge_XCVU13P/U0/axi_jtag/inst/u_jtag_proc/tck_i_i_1_n_0
    SLICE_X11Y183        FDRE                                         r  design_1_i/JTAG_bridge_XCVU13P/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24576, routed)       2.066    12.226    design_1_i/JTAG_bridge_XCVU13P/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X11Y183        FDRE                                         r  design_1_i/JTAG_bridge_XCVU13P/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
                         clock pessimism              0.285    12.511    
                         clock uncertainty           -0.160    12.351    
    SLICE_X11Y183        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    12.376    design_1_i/JTAG_bridge_XCVU13P/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg
  -------------------------------------------------------------------
                         required time                         12.376    
                         arrival time                          -2.880    
  -------------------------------------------------------------------
                         slack                                  9.496    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 design_1_i/JTAG_bridge_XCVU13P/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                            (clock source 'design_1_i/JTAG_bridge_XCVU13P/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/JTAG_bridge_XCVU13P/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - design_1_i/JTAG_bridge_XCVU13P/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.022ns (19.469%)  route 0.091ns (80.531%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.557ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Net Delay (Source):      1.262ns (routing 0.585ns, distribution 0.677ns)
  Clock Net Delay (Destination): 1.419ns (routing 0.654ns, distribution 0.765ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/JTAG_bridge_XCVU13P/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24576, routed)       1.262     1.373    design_1_i/JTAG_bridge_XCVU13P/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y183        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.412 r  design_1_i/JTAG_bridge_XCVU13P/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.075     1.487    design_1_i/JTAG_bridge_XCVU13P/U0/axi_jtag/inst/u_jtag_proc/tck
    SLICE_X11Y183        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.022     1.509 r  design_1_i/JTAG_bridge_XCVU13P/U0/axi_jtag/inst/u_jtag_proc/tck_i_i_1/O
                         net (fo=1, routed)           0.016     1.525    design_1_i/JTAG_bridge_XCVU13P/U0/axi_jtag/inst/u_jtag_proc/tck_i_i_1_n_0
    SLICE_X11Y183        FDRE                                         r  design_1_i/JTAG_bridge_XCVU13P/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24576, routed)       1.419     1.557    design_1_i/JTAG_bridge_XCVU13P/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X11Y183        FDRE                                         r  design_1_i/JTAG_bridge_XCVU13P/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
                         clock pessimism             -0.178     1.379    
    SLICE_X11Y183        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.425    design_1_i/JTAG_bridge_XCVU13P/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg
  -------------------------------------------------------------------
                         required time                         -1.425    
                         arrival time                           1.525    
  -------------------------------------------------------------------
                         slack                                  0.100    





---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        9.595ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.595ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                            (clock source 'design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.089ns (48.634%)  route 0.094ns (51.366%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.209ns = ( 12.209 - 10.000 ) 
    Source Clock Delay      (SCD):    2.587ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.309ns (routing 1.083ns, distribution 1.226ns)
  Clock Net Delay (Destination): 2.049ns (routing 0.980ns, distribution 1.069ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24576, routed)       2.309     2.508    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.587 r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.045     2.632    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck
    SLICE_X19Y185        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.089     2.721 r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_i_1/O
                         net (fo=1, routed)           0.049     2.770    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_i_1_n_0
    SLICE_X19Y185        FDRE                                         r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24576, routed)       2.049    12.209    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE                                         r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
                         clock pessimism              0.291    12.500    
                         clock uncertainty           -0.160    12.340    
    SLICE_X19Y185        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    12.365    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg
  -------------------------------------------------------------------
                         required time                         12.365    
                         arrival time                          -2.770    
  -------------------------------------------------------------------
                         slack                                  9.595    

Slack (MET) :             38.179ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[7][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.846ns  (logic 0.254ns (13.759%)  route 1.592ns (86.241%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y174                                     0.000     0.000 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
    SLICE_X42Y174        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/Q
                         net (fo=1, routed)           0.948     1.029    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tdo
    SLICE_X20Y182        LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.051     1.080 r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          0.572     1.652    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tdo_switched
    SLICE_X17Y180        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     1.774 r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer[7][0]_i_1/O
                         net (fo=1, routed)           0.072     1.846    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer[7][0]_i_1_n_0
    SLICE_X17Y180        FDRE                                         r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[7][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X17Y180        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    40.025    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[7][0]
  -------------------------------------------------------------------
                         required time                         40.025    
                         arrival time                          -1.846    
  -------------------------------------------------------------------
                         slack                                 38.179    

Slack (MET) :             38.183ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[8][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.842ns  (logic 0.255ns (13.844%)  route 1.587ns (86.156%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y174                                     0.000     0.000 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
    SLICE_X42Y174        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/Q
                         net (fo=1, routed)           0.948     1.029    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tdo
    SLICE_X20Y182        LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.051     1.080 r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          0.573     1.653    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tdo_switched
    SLICE_X17Y180        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.123     1.776 r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer[8][0]_i_1/O
                         net (fo=1, routed)           0.066     1.842    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer[8][0]_i_1_n_0
    SLICE_X17Y180        FDRE                                         r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[8][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X17Y180        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025    40.025    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[8][0]
  -------------------------------------------------------------------
                         required time                         40.025    
                         arrival time                          -1.842    
  -------------------------------------------------------------------
                         slack                                 38.183    

Slack (MET) :             38.201ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[14][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.824ns  (logic 0.255ns (13.980%)  route 1.569ns (86.020%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y174                                     0.000     0.000 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
    SLICE_X42Y174        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/Q
                         net (fo=1, routed)           0.948     1.029    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tdo
    SLICE_X20Y182        LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.051     1.080 r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          0.573     1.653    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tdo_switched
    SLICE_X16Y180        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     1.776 r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer[14][0]_i_1/O
                         net (fo=1, routed)           0.048     1.824    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer[14][0]_i_1_n_0
    SLICE_X16Y180        FDRE                                         r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[14][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X16Y180        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025    40.025    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[14][0]
  -------------------------------------------------------------------
                         required time                         40.025    
                         arrival time                          -1.824    
  -------------------------------------------------------------------
                         slack                                 38.201    

Slack (MET) :             38.209ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[12][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.816ns  (logic 0.255ns (14.042%)  route 1.561ns (85.958%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y174                                     0.000     0.000 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
    SLICE_X42Y174        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/Q
                         net (fo=1, routed)           0.948     1.029    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tdo
    SLICE_X20Y182        LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.051     1.080 r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          0.563     1.643    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tdo_switched
    SLICE_X15Y180        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     1.766 r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer[12][0]_i_1/O
                         net (fo=1, routed)           0.050     1.816    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer[12][0]_i_1_n_0
    SLICE_X15Y180        FDRE                                         r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[12][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X15Y180        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    40.025    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[12][0]
  -------------------------------------------------------------------
                         required time                         40.025    
                         arrival time                          -1.816    
  -------------------------------------------------------------------
                         slack                                 38.209    

Slack (MET) :             38.214ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[11][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.811ns  (logic 0.254ns (14.025%)  route 1.557ns (85.975%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y174                                     0.000     0.000 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
    SLICE_X42Y174        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/Q
                         net (fo=1, routed)           0.948     1.029    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tdo
    SLICE_X20Y182        LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.051     1.080 r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          0.560     1.640    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tdo_switched
    SLICE_X15Y180        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     1.762 r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer[11][0]_i_1/O
                         net (fo=1, routed)           0.049     1.811    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer[11][0]_i_1_n_0
    SLICE_X15Y180        FDRE                                         r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[11][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X15Y180        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    40.025    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[11][0]
  -------------------------------------------------------------------
                         required time                         40.025    
                         arrival time                          -1.811    
  -------------------------------------------------------------------
                         slack                                 38.214    

Slack (MET) :             38.216ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[10][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.809ns  (logic 0.282ns (15.589%)  route 1.527ns (84.411%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y174                                     0.000     0.000 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
    SLICE_X42Y174        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/Q
                         net (fo=1, routed)           0.948     1.029    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tdo
    SLICE_X20Y182        LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.051     1.080 r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          0.528     1.608    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tdo_switched
    SLICE_X16Y182        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     1.758 r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer[10][0]_i_1/O
                         net (fo=1, routed)           0.051     1.809    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer[10][0]_i_1_n_0
    SLICE_X16Y182        FDRE                                         r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[10][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X16Y182        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025    40.025    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[10][0]
  -------------------------------------------------------------------
                         required time                         40.025    
                         arrival time                          -1.809    
  -------------------------------------------------------------------
                         slack                                 38.216    

Slack (MET) :             38.246ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[27][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.779ns  (logic 0.284ns (15.964%)  route 1.495ns (84.036%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y174                                     0.000     0.000 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
    SLICE_X42Y174        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/Q
                         net (fo=1, routed)           0.948     1.029    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tdo
    SLICE_X20Y182        LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.051     1.080 r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          0.489     1.569    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tdo_switched
    SLICE_X17Y187        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     1.721 r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer[27][0]_i_1/O
                         net (fo=1, routed)           0.058     1.779    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer[27][0]_i_1_n_0
    SLICE_X17Y187        FDRE                                         r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[27][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X17Y187        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025    40.025    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[27][0]
  -------------------------------------------------------------------
                         required time                         40.025    
                         arrival time                          -1.779    
  -------------------------------------------------------------------
                         slack                                 38.246    

Slack (MET) :             38.271ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[9][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.754ns  (logic 0.281ns (16.021%)  route 1.473ns (83.979%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y174                                     0.000     0.000 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
    SLICE_X42Y174        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/Q
                         net (fo=1, routed)           0.948     1.029    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tdo
    SLICE_X20Y182        LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.051     1.080 r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          0.477     1.557    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tdo_switched
    SLICE_X16Y182        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     1.706 r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer[9][0]_i_1/O
                         net (fo=1, routed)           0.048     1.754    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer[9][0]_i_1_n_0
    SLICE_X16Y182        FDRE                                         r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[9][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X16Y182        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025    40.025    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[9][0]
  -------------------------------------------------------------------
                         required time                         40.025    
                         arrival time                          -1.754    
  -------------------------------------------------------------------
                         slack                                 38.271    

Slack (MET) :             38.290ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[22][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.735ns  (logic 0.255ns (14.697%)  route 1.480ns (85.303%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y174                                     0.000     0.000 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
    SLICE_X42Y174        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/Q
                         net (fo=1, routed)           0.948     1.029    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tdo
    SLICE_X20Y182        LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.051     1.080 r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          0.473     1.553    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tdo_switched
    SLICE_X17Y188        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123     1.676 r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer[22][0]_i_1/O
                         net (fo=1, routed)           0.059     1.735    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer[22][0]_i_1_n_0
    SLICE_X17Y188        FDRE                                         r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[22][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X17Y188        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025    40.025    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[22][0]
  -------------------------------------------------------------------
                         required time                         40.025    
                         arrival time                          -1.735    
  -------------------------------------------------------------------
                         slack                                 38.290    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                            (clock source 'design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.078ns  (logic 0.035ns (44.872%)  route 0.043ns (55.128%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.547ns
    Source Clock Delay      (SCD):    1.403ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Net Delay (Source):      1.253ns (routing 0.585ns, distribution 0.668ns)
  Clock Net Delay (Destination): 1.409ns (routing 0.654ns, distribution 0.755ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24576, routed)       1.253     1.364    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.403 r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.027     1.430    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck
    SLICE_X19Y185        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.035     1.465 r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_i_1/O
                         net (fo=1, routed)           0.016     1.481    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_i_1_n_0
    SLICE_X19Y185        FDRE                                         r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24576, routed)       1.409     1.547    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE                                         r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
                         clock pessimism             -0.177     1.370    
    SLICE_X19Y185        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.416    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           1.481    
  -------------------------------------------------------------------
                         slack                                  0.065    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q

Setup :            0  Failing Endpoints,  Worst Slack        9.580ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.580ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.445ns  (logic 0.080ns (17.978%)  route 0.365ns (82.022%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y158                                     0.000     0.000 r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X34Y158        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.365     0.445    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X32Y157        FDCE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X32Y157        FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.025    10.025    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.445    
  -------------------------------------------------------------------
                         slack                                  9.580    

Slack (MET) :             9.599ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.426ns  (logic 0.076ns (17.840%)  route 0.350ns (82.160%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y156                                     0.000     0.000 r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X35Y156        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.350     0.426    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X32Y156        FDCE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X32Y156        FDCE (Setup_BFF2_SLICEM_C_D)
                                                      0.025    10.025    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.426    
  -------------------------------------------------------------------
                         slack                                  9.599    

Slack (MET) :             9.617ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.408ns  (logic 0.077ns (18.873%)  route 0.331ns (81.127%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y167                                     0.000     0.000 r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X35Y167        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     0.077 r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.331     0.408    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X34Y166        FDCE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X34Y166        FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.025    10.025    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.408    
  -------------------------------------------------------------------
                         slack                                  9.617    

Slack (MET) :             9.632ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.393ns  (logic 0.080ns (20.356%)  route 0.313ns (79.644%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y168                                     0.000     0.000 r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X35Y168        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.313     0.393    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X35Y168        FDCE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X35Y168        FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    10.025    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.393    
  -------------------------------------------------------------------
                         slack                                  9.632    

Slack (MET) :             9.664ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.361ns  (logic 0.077ns (21.330%)  route 0.284ns (78.670%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y168                                     0.000     0.000 r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X35Y168        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     0.077 r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.284     0.361    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X35Y168        FDCE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X35Y168        FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.025    10.025    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  9.664    

Slack (MET) :             9.678ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.347ns  (logic 0.078ns (22.478%)  route 0.269ns (77.522%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y167                                     0.000     0.000 r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X35Y167        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     0.078 r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.269     0.347    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X33Y166        FDCE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X33Y166        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    10.025    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  9.678    

Slack (MET) :             9.706ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.319ns  (logic 0.078ns (24.451%)  route 0.241ns (75.549%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y158                                     0.000     0.000 r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X34Y158        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.241     0.319    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X32Y157        FDCE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X32Y157        FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    10.025    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  9.706    

Slack (MET) :             9.716ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.309ns  (logic 0.079ns (25.566%)  route 0.230ns (74.434%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y156                                     0.000     0.000 r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X35Y156        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.230     0.309    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X32Y156        FDCE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X32Y156        FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    10.025    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  9.716    

Slack (MET) :             38.133ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tdi_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.892ns  (logic 0.352ns (18.605%)  route 1.540ns (81.395%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y183                                     0.000     0.000 r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tdi_output_reg[0]/C
    SLICE_X18Y183        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tdi_output_reg[0]/Q
                         net (fo=5, routed)           1.110     1.189    design_1_i/debug_bridge_PL/U0/bs_mux/inst/soft_tdi
    SLICE_X41Y169        LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.123     1.312 r  design_1_i/debug_bridge_PL/U0/bs_mux/inst/tdi_INST_0/O
                         net (fo=4, routed)           0.377     1.689    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tdi
    SLICE_X40Y175        LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.150     1.839 r  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg[31]_i_2/O
                         net (fo=1, routed)           0.053     1.892    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg[31]_i_2_n_0
    SLICE_X40Y175        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X40Y175        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025    40.025    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg_reg[31]
  -------------------------------------------------------------------
                         required time                         40.025    
                         arrival time                          -1.892    
  -------------------------------------------------------------------
                         slack                                 38.133    

Slack (MET) :             38.138ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tdi_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_BYPASS/sh_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.887ns  (logic 0.175ns (9.274%)  route 1.712ns (90.726%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y183                                     0.000     0.000 r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tdi_output_reg[0]/C
    SLICE_X18Y183        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tdi_output_reg[0]/Q
                         net (fo=5, routed)           1.428     1.507    design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/tap_tdi
    SLICE_X44Y173        LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.096     1.603 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/sh_reg[0]_i_1/O
                         net (fo=1, routed)           0.284     1.887    design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_BYPASS/sh_reg_reg[0]_0
    SLICE_X44Y173        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_BYPASS/sh_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X44Y173        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025    40.025    design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_BYPASS/sh_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         40.025    
                         arrival time                          -1.887    
  -------------------------------------------------------------------
                         slack                                 38.138    





---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
  To Clock:  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q

Setup :            0  Failing Endpoints,  Worst Slack       36.118ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.528ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.118ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise@40.000ns)
  Data Path Delay:        4.871ns  (logic 0.552ns (11.332%)  route 4.319ns (88.668%))
  Logic Levels:           5  (LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        1.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.759ns = ( 85.759 - 80.000 ) 
    Source Clock Delay      (SCD):    5.400ns = ( 45.400 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.765ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.268ns (routing 0.171ns, distribution 1.097ns)
  Clock Net Delay (Destination): 1.528ns (routing 0.772ns, distribution 0.756ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    40.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       2.309    42.508    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079    42.587 f  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.438    44.025    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    44.053 f  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.268    45.321    design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y171        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079    45.400 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.500    45.900    design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X42Y171        LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.073    45.973 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=1, routed)           1.007    46.980    design_1_i/debug_bridge_PL/U0/bs_mux/inst/soft_update
    SLICE_X42Y169        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.157    47.137 r  design_1_i/debug_bridge_PL/U0/bs_mux/inst/update_INST_0/O
                         net (fo=4, routed)           1.289    48.426    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_update
    SLICE_X40Y172        LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.124    48.550 f  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[2]_i_3/O
                         net (fo=3, routed)           0.723    49.273    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[2]_i_3_n_0
    SLICE_X41Y172        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.053    49.326 f  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.734    50.060    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X41Y172        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.145    50.205 r  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.066    50.271    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X41Y172        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    80.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       2.049    82.209    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059    82.268 r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.004    83.272    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    83.296 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.856    84.152    design_1_i/debug_bridge_PL/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    84.231 r  design_1_i/debug_bridge_PL/U0/bs_mux/inst/u_bufg_mux/O
    X1Y2 (CLOCK_ROOT)    net (fo=500, routed)         1.528    85.759    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X41Y172        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.765    86.524    
                         clock uncertainty           -0.160    86.364    
    SLICE_X41Y172        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025    86.389    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         86.389    
                         arrival time                         -50.271    
  -------------------------------------------------------------------
                         slack                                 36.118    

Slack (MET) :             36.530ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise@40.000ns)
  Data Path Delay:        4.390ns  (logic 0.452ns (10.296%)  route 3.938ns (89.704%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT5=1)
  Clock Path Skew:        1.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.690ns = ( 85.690 - 80.000 ) 
    Source Clock Delay      (SCD):    5.400ns = ( 45.400 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.765ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.268ns (routing 0.171ns, distribution 1.097ns)
  Clock Net Delay (Destination): 1.459ns (routing 0.772ns, distribution 0.687ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    40.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       2.309    42.508    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079    42.587 f  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.438    44.025    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    44.053 f  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.268    45.321    design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y171        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079    45.400 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.500    45.900    design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X42Y171        LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.073    45.973 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=1, routed)           1.007    46.980    design_1_i/debug_bridge_PL/U0/bs_mux/inst/soft_update
    SLICE_X42Y169        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.157    47.137 r  design_1_i/debug_bridge_PL/U0/bs_mux/inst/update_INST_0/O
                         net (fo=4, routed)           1.339    48.476    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_update
    SLICE_X40Y171        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.123    48.599 f  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           1.020    49.619    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X40Y171        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.099    49.718 r  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.072    49.790    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X40Y171        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    80.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       2.049    82.209    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059    82.268 r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.004    83.272    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    83.296 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.856    84.152    design_1_i/debug_bridge_PL/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    84.231 r  design_1_i/debug_bridge_PL/U0/bs_mux/inst/u_bufg_mux/O
    X1Y2 (CLOCK_ROOT)    net (fo=500, routed)         1.459    85.690    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X40Y171        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.765    86.455    
                         clock uncertainty           -0.160    86.295    
    SLICE_X40Y171        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    86.320    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         86.320    
                         arrival time                         -49.790    
  -------------------------------------------------------------------
                         slack                                 36.530    

Slack (MET) :             36.561ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise@40.000ns)
  Data Path Delay:        4.359ns  (logic 0.463ns (10.622%)  route 3.896ns (89.378%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT5=1)
  Clock Path Skew:        1.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.690ns = ( 85.690 - 80.000 ) 
    Source Clock Delay      (SCD):    5.400ns = ( 45.400 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.765ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.268ns (routing 0.171ns, distribution 1.097ns)
  Clock Net Delay (Destination): 1.459ns (routing 0.772ns, distribution 0.687ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    40.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       2.309    42.508    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079    42.587 f  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.438    44.025    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    44.053 f  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.268    45.321    design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y171        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079    45.400 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.500    45.900    design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X42Y171        LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.073    45.973 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=1, routed)           1.007    46.980    design_1_i/debug_bridge_PL/U0/bs_mux/inst/soft_update
    SLICE_X42Y169        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.157    47.137 r  design_1_i/debug_bridge_PL/U0/bs_mux/inst/update_INST_0/O
                         net (fo=4, routed)           1.339    48.476    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_update
    SLICE_X40Y171        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.123    48.599 f  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           1.020    49.619    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X40Y171        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.110    49.729 r  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.030    49.759    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X40Y171        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    80.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       2.049    82.209    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059    82.268 r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.004    83.272    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    83.296 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.856    84.152    design_1_i/debug_bridge_PL/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    84.231 r  design_1_i/debug_bridge_PL/U0/bs_mux/inst/u_bufg_mux/O
    X1Y2 (CLOCK_ROOT)    net (fo=500, routed)         1.459    85.690    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X40Y171        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.765    86.455    
                         clock uncertainty           -0.160    86.295    
    SLICE_X40Y171        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    86.320    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         86.320    
                         arrival time                         -49.759    
  -------------------------------------------------------------------
                         slack                                 36.561    

Slack (MET) :             36.740ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise@40.000ns)
  Data Path Delay:        4.180ns  (logic 0.451ns (10.789%)  route 3.729ns (89.211%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT5=1)
  Clock Path Skew:        1.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.690ns = ( 85.690 - 80.000 ) 
    Source Clock Delay      (SCD):    5.400ns = ( 45.400 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.765ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.268ns (routing 0.171ns, distribution 1.097ns)
  Clock Net Delay (Destination): 1.459ns (routing 0.772ns, distribution 0.687ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    40.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       2.309    42.508    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079    42.587 f  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.438    44.025    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    44.053 f  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.268    45.321    design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y171        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079    45.400 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.500    45.900    design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X42Y171        LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.073    45.973 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=1, routed)           1.007    46.980    design_1_i/debug_bridge_PL/U0/bs_mux/inst/soft_update
    SLICE_X42Y169        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.157    47.137 r  design_1_i/debug_bridge_PL/U0/bs_mux/inst/update_INST_0/O
                         net (fo=4, routed)           1.339    48.476    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_update
    SLICE_X40Y171        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.123    48.599 f  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.817    49.416    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X40Y171        LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.098    49.514 r  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.066    49.580    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X40Y171        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    80.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       2.049    82.209    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059    82.268 r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.004    83.272    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    83.296 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.856    84.152    design_1_i/debug_bridge_PL/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    84.231 r  design_1_i/debug_bridge_PL/U0/bs_mux/inst/u_bufg_mux/O
    X1Y2 (CLOCK_ROOT)    net (fo=500, routed)         1.459    85.690    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X40Y171        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.765    86.455    
                         clock uncertainty           -0.160    86.295    
    SLICE_X40Y171        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025    86.320    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         86.320    
                         arrival time                         -49.580    
  -------------------------------------------------------------------
                         slack                                 36.740    

Slack (MET) :             36.744ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise@40.000ns)
  Data Path Delay:        4.176ns  (logic 0.453ns (10.848%)  route 3.723ns (89.152%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT5=1)
  Clock Path Skew:        1.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.690ns = ( 85.690 - 80.000 ) 
    Source Clock Delay      (SCD):    5.400ns = ( 45.400 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.765ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.268ns (routing 0.171ns, distribution 1.097ns)
  Clock Net Delay (Destination): 1.459ns (routing 0.772ns, distribution 0.687ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    40.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       2.309    42.508    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079    42.587 f  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.438    44.025    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    44.053 f  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.268    45.321    design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y171        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079    45.400 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.500    45.900    design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X42Y171        LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.073    45.973 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=1, routed)           1.007    46.980    design_1_i/debug_bridge_PL/U0/bs_mux/inst/soft_update
    SLICE_X42Y169        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.157    47.137 r  design_1_i/debug_bridge_PL/U0/bs_mux/inst/update_INST_0/O
                         net (fo=4, routed)           1.339    48.476    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_update
    SLICE_X40Y171        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.123    48.599 f  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.818    49.417    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X40Y171        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.100    49.517 r  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.059    49.576    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X40Y171        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    80.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       2.049    82.209    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059    82.268 r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.004    83.272    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    83.296 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.856    84.152    design_1_i/debug_bridge_PL/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    84.231 r  design_1_i/debug_bridge_PL/U0/bs_mux/inst/u_bufg_mux/O
    X1Y2 (CLOCK_ROOT)    net (fo=500, routed)         1.459    85.690    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X40Y171        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.765    86.455    
                         clock uncertainty           -0.160    86.295    
    SLICE_X40Y171        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025    86.320    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         86.320    
                         arrival time                         -49.576    
  -------------------------------------------------------------------
                         slack                                 36.744    

Slack (MET) :             36.829ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise@40.000ns)
  Data Path Delay:        4.090ns  (logic 0.476ns (11.638%)  route 3.614ns (88.362%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.689ns = ( 85.689 - 80.000 ) 
    Source Clock Delay      (SCD):    5.400ns = ( 45.400 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.765ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.268ns (routing 0.171ns, distribution 1.097ns)
  Clock Net Delay (Destination): 1.458ns (routing 0.772ns, distribution 0.686ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    40.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       2.309    42.508    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079    42.587 f  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.438    44.025    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    44.053 f  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.268    45.321    design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y171        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079    45.400 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.500    45.900    design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X42Y171        LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.073    45.973 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=1, routed)           1.007    46.980    design_1_i/debug_bridge_PL/U0/bs_mux/inst/soft_update
    SLICE_X42Y169        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.157    47.137 r  design_1_i/debug_bridge_PL/U0/bs_mux/inst/update_INST_0/O
                         net (fo=4, routed)           1.339    48.476    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_update
    SLICE_X40Y171        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.123    48.599 f  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.709    49.308    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X40Y172        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.123    49.431 f  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.059    49.490    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X40Y172        FDRE                                         f  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    80.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       2.049    82.209    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059    82.268 r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.004    83.272    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    83.296 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.856    84.152    design_1_i/debug_bridge_PL/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    84.231 r  design_1_i/debug_bridge_PL/U0/bs_mux/inst/u_bufg_mux/O
    X1Y2 (CLOCK_ROOT)    net (fo=500, routed)         1.458    85.689    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X40Y172        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.765    86.454    
                         clock uncertainty           -0.160    86.294    
    SLICE_X40Y172        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025    86.319    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         86.319    
                         arrival time                         -49.490    
  -------------------------------------------------------------------
                         slack                                 36.829    

Slack (MET) :             36.852ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise@40.000ns)
  Data Path Delay:        4.066ns  (logic 0.392ns (9.641%)  route 3.674ns (90.359%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT5=1)
  Clock Path Skew:        1.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.688ns = ( 85.688 - 80.000 ) 
    Source Clock Delay      (SCD):    5.400ns = ( 45.400 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.765ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.268ns (routing 0.171ns, distribution 1.097ns)
  Clock Net Delay (Destination): 1.457ns (routing 0.772ns, distribution 0.685ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    40.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       2.309    42.508    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079    42.587 f  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.438    44.025    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    44.053 f  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.268    45.321    design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y171        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079    45.400 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.500    45.900    design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X42Y171        LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.073    45.973 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=1, routed)           1.007    46.980    design_1_i/debug_bridge_PL/U0/bs_mux/inst/soft_update
    SLICE_X42Y169        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.157    47.137 r  design_1_i/debug_bridge_PL/U0/bs_mux/inst/update_INST_0/O
                         net (fo=4, routed)           1.339    48.476    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_update
    SLICE_X40Y171        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.123    48.599 f  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.770    49.369    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X40Y170        LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.039    49.408 r  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.058    49.466    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X40Y170        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    80.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       2.049    82.209    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059    82.268 r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.004    83.272    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    83.296 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.856    84.152    design_1_i/debug_bridge_PL/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    84.231 r  design_1_i/debug_bridge_PL/U0/bs_mux/inst/u_bufg_mux/O
    X1Y2 (CLOCK_ROOT)    net (fo=500, routed)         1.457    85.688    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X40Y170        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.765    86.453    
                         clock uncertainty           -0.160    86.293    
    SLICE_X40Y170        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025    86.318    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         86.318    
                         arrival time                         -49.466    
  -------------------------------------------------------------------
                         slack                                 36.852    

Slack (MET) :             36.857ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise@40.000ns)
  Data Path Delay:        4.061ns  (logic 0.390ns (9.604%)  route 3.671ns (90.396%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT5=1)
  Clock Path Skew:        1.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.688ns = ( 85.688 - 80.000 ) 
    Source Clock Delay      (SCD):    5.400ns = ( 45.400 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.765ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.268ns (routing 0.171ns, distribution 1.097ns)
  Clock Net Delay (Destination): 1.457ns (routing 0.772ns, distribution 0.685ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    40.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       2.309    42.508    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079    42.587 f  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.438    44.025    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    44.053 f  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.268    45.321    design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y171        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079    45.400 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.500    45.900    design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X42Y171        LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.073    45.973 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=1, routed)           1.007    46.980    design_1_i/debug_bridge_PL/U0/bs_mux/inst/soft_update
    SLICE_X42Y169        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.157    47.137 r  design_1_i/debug_bridge_PL/U0/bs_mux/inst/update_INST_0/O
                         net (fo=4, routed)           1.339    48.476    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_update
    SLICE_X40Y171        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.123    48.599 f  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.766    49.365    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X40Y170        LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.037    49.402 r  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.059    49.461    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X40Y170        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    80.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       2.049    82.209    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059    82.268 r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.004    83.272    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    83.296 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.856    84.152    design_1_i/debug_bridge_PL/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    84.231 r  design_1_i/debug_bridge_PL/U0/bs_mux/inst/u_bufg_mux/O
    X1Y2 (CLOCK_ROOT)    net (fo=500, routed)         1.457    85.688    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X40Y170        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.765    86.453    
                         clock uncertainty           -0.160    86.293    
    SLICE_X40Y170        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025    86.318    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         86.318    
                         arrival time                         -49.461    
  -------------------------------------------------------------------
                         slack                                 36.857    

Slack (MET) :             36.945ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise@40.000ns)
  Data Path Delay:        3.974ns  (logic 0.393ns (9.889%)  route 3.581ns (90.111%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        1.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.689ns = ( 85.689 - 80.000 ) 
    Source Clock Delay      (SCD):    5.400ns = ( 45.400 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.765ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.268ns (routing 0.171ns, distribution 1.097ns)
  Clock Net Delay (Destination): 1.458ns (routing 0.772ns, distribution 0.686ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    40.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       2.309    42.508    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079    42.587 f  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.438    44.025    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    44.053 f  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.268    45.321    design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y171        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079    45.400 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.500    45.900    design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X42Y171        LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.073    45.973 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=1, routed)           1.007    46.980    design_1_i/debug_bridge_PL/U0/bs_mux/inst/soft_update
    SLICE_X42Y169        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.157    47.137 r  design_1_i/debug_bridge_PL/U0/bs_mux/inst/update_INST_0/O
                         net (fo=4, routed)           1.289    48.426    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_update
    SLICE_X40Y172        LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.124    48.550 f  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[2]_i_3/O
                         net (fo=3, routed)           0.727    49.277    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[2]_i_3_n_0
    SLICE_X40Y172        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.039    49.316 r  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.058    49.374    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X40Y172        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    80.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       2.049    82.209    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059    82.268 r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.004    83.272    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    83.296 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.856    84.152    design_1_i/debug_bridge_PL/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    84.231 r  design_1_i/debug_bridge_PL/U0/bs_mux/inst/u_bufg_mux/O
    X1Y2 (CLOCK_ROOT)    net (fo=500, routed)         1.458    85.689    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X40Y172        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.765    86.454    
                         clock uncertainty           -0.160    86.294    
    SLICE_X40Y172        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025    86.319    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         86.319    
                         arrival time                         -49.374    
  -------------------------------------------------------------------
                         slack                                 36.945    

Slack (MET) :             37.872ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise@40.000ns)
  Data Path Delay:        3.111ns  (logic 0.327ns (10.511%)  route 2.784ns (89.489%))
  Logic Levels:           3  (LUT2=1 LUT3=2)
  Clock Path Skew:        1.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.753ns = ( 85.753 - 80.000 ) 
    Source Clock Delay      (SCD):    5.400ns = ( 45.400 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.765ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.268ns (routing 0.171ns, distribution 1.097ns)
  Clock Net Delay (Destination): 1.522ns (routing 0.772ns, distribution 0.750ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    40.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       2.309    42.508    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079    42.587 f  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.438    44.025    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    44.053 f  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.268    45.321    design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y171        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079    45.400 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.500    45.900    design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X42Y171        LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.073    45.973 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=1, routed)           1.007    46.980    design_1_i/debug_bridge_PL/U0/bs_mux/inst/soft_update
    SLICE_X42Y169        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.157    47.137 r  design_1_i/debug_bridge_PL/U0/bs_mux/inst/update_INST_0/O
                         net (fo=4, routed)           1.247    48.384    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg_0
    SLICE_X41Y169        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.097    48.481 r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_i_1/O
                         net (fo=1, routed)           0.030    48.511    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_i_1_n_0
    SLICE_X41Y169        FDRE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    80.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       2.049    82.209    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059    82.268 r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.004    83.272    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    83.296 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.856    84.152    design_1_i/debug_bridge_PL/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    84.231 r  design_1_i/debug_bridge_PL/U0/bs_mux/inst/u_bufg_mux/O
    X1Y2 (CLOCK_ROOT)    net (fo=500, routed)         1.522    85.753    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/tck
    SLICE_X41Y169        FDRE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                         clock pessimism              0.765    86.518    
                         clock uncertainty           -0.160    86.358    
    SLICE_X41Y169        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    86.383    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         86.383    
                         arrival time                         -48.511    
  -------------------------------------------------------------------
                         slack                                 37.872    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.528ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall@0.000ns)
  Data Path Delay:        2.166ns  (logic 0.182ns (8.403%)  route 1.984ns (91.597%))
  Logic Levels:           3  (LUT2=1 LUT3=2)
  Clock Path Skew:        1.577ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.808ns
    Source Clock Delay      (SCD):    4.466ns
    Clock Pessimism Removal (CPR):    0.765ns
  Clock Net Delay (Source):      1.112ns (routing 0.155ns, distribution 0.957ns)
  Clock Net Delay (Destination): 1.720ns (routing 0.851ns, distribution 0.869ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      0.000     0.000 f  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       2.049     2.209    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     2.268 f  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.004     3.272    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.296 f  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.112     4.408    design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y171        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     4.466 f  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.352     4.818    design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X42Y171        LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.032     4.850 f  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=1, routed)           0.737     5.587    design_1_i/debug_bridge_PL/U0/bs_mux/inst/soft_update
    SLICE_X42Y169        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.091     5.678 f  design_1_i/debug_bridge_PL/U0/bs_mux/inst/update_INST_0/O
                         net (fo=4, routed)           0.882     6.560    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg_0
    SLICE_X41Y169        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.059     6.619 r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_i_1/O
                         net (fo=1, routed)           0.013     6.632    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_i_1_n_0
    SLICE_X41Y169        FDRE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       2.309     2.508    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.587 r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.438     4.025    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.053 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.943     4.996    design_1_i/debug_bridge_PL/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     5.088 r  design_1_i/debug_bridge_PL/U0/bs_mux/inst/u_bufg_mux/O
    X1Y2 (CLOCK_ROOT)    net (fo=500, routed)         1.720     6.808    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/tck
    SLICE_X41Y169        FDRE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                         clock pessimism             -0.765     6.043    
    SLICE_X41Y169        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     6.104    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         -6.104    
                         arrival time                           6.632    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.861ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall@0.000ns)
  Data Path Delay:        1.823ns  (logic 0.189ns (10.368%)  route 1.634ns (89.632%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        0.916ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.284ns
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.440ns
  Clock Net Delay (Source):      0.715ns (routing 0.096ns, distribution 0.619ns)
  Clock Net Delay (Destination): 1.038ns (routing 0.524ns, distribution 0.514ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      0.000     0.000 f  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       1.253     1.364    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.403 f  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.754     2.157    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.174 f  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          0.715     2.889    design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y171        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.928 f  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.256     3.184    design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X42Y171        LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.021     3.205 f  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=1, routed)           0.555     3.760    design_1_i/debug_bridge_PL/U0/bs_mux/inst/soft_update
    SLICE_X42Y169        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.057     3.817 f  design_1_i/debug_bridge_PL/U0/bs_mux/inst/update_INST_0/O
                         net (fo=4, routed)           0.670     4.487    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_update
    SLICE_X40Y172        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.050     4.537 r  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[0]_i_2/O
                         net (fo=1, routed)           0.132     4.669    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[0]_i_2_n_0
    SLICE_X40Y172        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.061     4.730 r  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.021     4.751    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X40Y172        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       1.409     1.547    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.053     1.600 r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.989     2.589    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.608 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.577     3.185    design_1_i/debug_bridge_PL/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     3.246 r  design_1_i/debug_bridge_PL/U0/bs_mux/inst/u_bufg_mux/O
    X1Y2 (CLOCK_ROOT)    net (fo=500, routed)         1.038     4.284    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X40Y172        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism             -0.440     3.844    
    SLICE_X40Y172        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     3.890    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.890    
                         arrival time                           4.751    
  -------------------------------------------------------------------
                         slack                                  0.861    

Slack (MET) :             1.044ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall@0.000ns)
  Data Path Delay:        2.006ns  (logic 0.149ns (7.428%)  route 1.857ns (92.572%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        0.916ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.284ns
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.440ns
  Clock Net Delay (Source):      0.715ns (routing 0.096ns, distribution 0.619ns)
  Clock Net Delay (Destination): 1.038ns (routing 0.524ns, distribution 0.514ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      0.000     0.000 f  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       1.253     1.364    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.403 f  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.754     2.157    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.174 f  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          0.715     2.889    design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y171        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.928 f  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.256     3.184    design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X42Y171        LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.021     3.205 f  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=1, routed)           0.555     3.760    design_1_i/debug_bridge_PL/U0/bs_mux/inst/soft_update
    SLICE_X42Y169        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.057     3.817 f  design_1_i/debug_bridge_PL/U0/bs_mux/inst/update_INST_0/O
                         net (fo=4, routed)           0.670     4.487    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_update
    SLICE_X40Y172        LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.049     4.536 r  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[2]_i_3/O
                         net (fo=3, routed)           0.355     4.891    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[2]_i_3_n_0
    SLICE_X40Y172        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.022     4.913 f  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.021     4.934    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X40Y172        FDRE                                         f  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       1.409     1.547    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.053     1.600 r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.989     2.589    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.608 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.577     3.185    design_1_i/debug_bridge_PL/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     3.246 r  design_1_i/debug_bridge_PL/U0/bs_mux/inst/u_bufg_mux/O
    X1Y2 (CLOCK_ROOT)    net (fo=500, routed)         1.038     4.284    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X40Y172        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism             -0.440     3.844    
    SLICE_X40Y172        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.046     3.890    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.890    
                         arrival time                           4.934    
  -------------------------------------------------------------------
                         slack                                  1.044    

Slack (MET) :             1.084ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall@0.000ns)
  Data Path Delay:        2.046ns  (logic 0.142ns (6.940%)  route 1.904ns (93.060%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT5=1)
  Clock Path Skew:        0.916ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.284ns
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.440ns
  Clock Net Delay (Source):      0.715ns (routing 0.096ns, distribution 0.619ns)
  Clock Net Delay (Destination): 1.038ns (routing 0.524ns, distribution 0.514ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      0.000     0.000 f  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       1.253     1.364    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.403 f  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.754     2.157    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.174 f  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          0.715     2.889    design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y171        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.928 f  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.256     3.184    design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X42Y171        LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.021     3.205 f  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=1, routed)           0.555     3.760    design_1_i/debug_bridge_PL/U0/bs_mux/inst/soft_update
    SLICE_X42Y169        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.057     3.817 f  design_1_i/debug_bridge_PL/U0/bs_mux/inst/update_INST_0/O
                         net (fo=4, routed)           0.691     4.508    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_update
    SLICE_X40Y171        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.050     4.558 r  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.381     4.939    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X40Y170        LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.014     4.953 r  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.021     4.974    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X40Y170        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       1.409     1.547    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.053     1.600 r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.989     2.589    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.608 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.577     3.185    design_1_i/debug_bridge_PL/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     3.246 r  design_1_i/debug_bridge_PL/U0/bs_mux/inst/u_bufg_mux/O
    X1Y2 (CLOCK_ROOT)    net (fo=500, routed)         1.038     4.284    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X40Y170        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism             -0.440     3.844    
    SLICE_X40Y170        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.046     3.890    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.890    
                         arrival time                           4.974    
  -------------------------------------------------------------------
                         slack                                  1.084    

Slack (MET) :             1.088ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall@0.000ns)
  Data Path Delay:        2.050ns  (logic 0.143ns (6.976%)  route 1.907ns (93.024%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT5=1)
  Clock Path Skew:        0.916ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.284ns
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.440ns
  Clock Net Delay (Source):      0.715ns (routing 0.096ns, distribution 0.619ns)
  Clock Net Delay (Destination): 1.038ns (routing 0.524ns, distribution 0.514ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      0.000     0.000 f  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       1.253     1.364    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.403 f  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.754     2.157    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.174 f  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          0.715     2.889    design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y171        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.928 f  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.256     3.184    design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X42Y171        LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.021     3.205 f  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=1, routed)           0.555     3.760    design_1_i/debug_bridge_PL/U0/bs_mux/inst/soft_update
    SLICE_X42Y169        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.057     3.817 f  design_1_i/debug_bridge_PL/U0/bs_mux/inst/update_INST_0/O
                         net (fo=4, routed)           0.691     4.508    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_update
    SLICE_X40Y171        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.050     4.558 r  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.384     4.942    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X40Y170        LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.015     4.957 r  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.021     4.978    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X40Y170        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       1.409     1.547    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.053     1.600 r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.989     2.589    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.608 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.577     3.185    design_1_i/debug_bridge_PL/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     3.246 r  design_1_i/debug_bridge_PL/U0/bs_mux/inst/u_bufg_mux/O
    X1Y2 (CLOCK_ROOT)    net (fo=500, routed)         1.038     4.284    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X40Y170        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism             -0.440     3.844    
    SLICE_X40Y170        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     3.890    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.890    
                         arrival time                           4.978    
  -------------------------------------------------------------------
                         slack                                  1.088    

Slack (MET) :             1.134ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall@0.000ns)
  Data Path Delay:        2.098ns  (logic 0.169ns (8.055%)  route 1.929ns (91.945%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT5=1)
  Clock Path Skew:        0.918ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.286ns
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.440ns
  Clock Net Delay (Source):      0.715ns (routing 0.096ns, distribution 0.619ns)
  Clock Net Delay (Destination): 1.040ns (routing 0.524ns, distribution 0.516ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      0.000     0.000 f  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       1.253     1.364    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.403 f  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.754     2.157    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.174 f  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          0.715     2.889    design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y171        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.928 f  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.256     3.184    design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X42Y171        LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.021     3.205 f  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=1, routed)           0.555     3.760    design_1_i/debug_bridge_PL/U0/bs_mux/inst/soft_update
    SLICE_X42Y169        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.057     3.817 f  design_1_i/debug_bridge_PL/U0/bs_mux/inst/update_INST_0/O
                         net (fo=4, routed)           0.691     4.508    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_update
    SLICE_X40Y171        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.050     4.558 r  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.406     4.964    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X40Y171        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.041     5.005 r  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.021     5.026    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X40Y171        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       1.409     1.547    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.053     1.600 r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.989     2.589    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.608 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.577     3.185    design_1_i/debug_bridge_PL/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     3.246 r  design_1_i/debug_bridge_PL/U0/bs_mux/inst/u_bufg_mux/O
    X1Y2 (CLOCK_ROOT)    net (fo=500, routed)         1.040     4.286    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X40Y171        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism             -0.440     3.846    
    SLICE_X40Y171        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     3.892    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.892    
                         arrival time                           5.026    
  -------------------------------------------------------------------
                         slack                                  1.134    

Slack (MET) :             1.136ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall@0.000ns)
  Data Path Delay:        2.100ns  (logic 0.168ns (8.000%)  route 1.932ns (92.000%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT5=1)
  Clock Path Skew:        0.918ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.286ns
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.440ns
  Clock Net Delay (Source):      0.715ns (routing 0.096ns, distribution 0.619ns)
  Clock Net Delay (Destination): 1.040ns (routing 0.524ns, distribution 0.516ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      0.000     0.000 f  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       1.253     1.364    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.403 f  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.754     2.157    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.174 f  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          0.715     2.889    design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y171        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.928 f  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.256     3.184    design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X42Y171        LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.021     3.205 f  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=1, routed)           0.555     3.760    design_1_i/debug_bridge_PL/U0/bs_mux/inst/soft_update
    SLICE_X42Y169        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.057     3.817 f  design_1_i/debug_bridge_PL/U0/bs_mux/inst/update_INST_0/O
                         net (fo=4, routed)           0.691     4.508    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_update
    SLICE_X40Y171        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.050     4.558 r  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.406     4.964    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X40Y171        LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.040     5.004 r  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.024     5.028    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X40Y171        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       1.409     1.547    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.053     1.600 r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.989     2.589    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.608 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.577     3.185    design_1_i/debug_bridge_PL/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     3.246 r  design_1_i/debug_bridge_PL/U0/bs_mux/inst/u_bufg_mux/O
    X1Y2 (CLOCK_ROOT)    net (fo=500, routed)         1.040     4.286    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X40Y171        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism             -0.440     3.846    
    SLICE_X40Y171        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     3.892    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.892    
                         arrival time                           5.028    
  -------------------------------------------------------------------
                         slack                                  1.136    

Slack (MET) :             1.238ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall@0.000ns)
  Data Path Delay:        2.203ns  (logic 0.170ns (7.717%)  route 2.033ns (92.283%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT5=1)
  Clock Path Skew:        0.918ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.286ns
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.440ns
  Clock Net Delay (Source):      0.715ns (routing 0.096ns, distribution 0.619ns)
  Clock Net Delay (Destination): 1.040ns (routing 0.524ns, distribution 0.516ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      0.000     0.000 f  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       1.253     1.364    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.403 f  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.754     2.157    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.174 f  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          0.715     2.889    design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y171        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.928 f  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.256     3.184    design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X42Y171        LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.021     3.205 f  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=1, routed)           0.555     3.760    design_1_i/debug_bridge_PL/U0/bs_mux/inst/soft_update
    SLICE_X42Y169        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.057     3.817 f  design_1_i/debug_bridge_PL/U0/bs_mux/inst/update_INST_0/O
                         net (fo=4, routed)           0.691     4.508    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_update
    SLICE_X40Y171        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.050     4.558 r  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.522     5.080    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X40Y171        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.042     5.122 r  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.009     5.131    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X40Y171        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       1.409     1.547    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.053     1.600 r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.989     2.589    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.608 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.577     3.185    design_1_i/debug_bridge_PL/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     3.246 r  design_1_i/debug_bridge_PL/U0/bs_mux/inst/u_bufg_mux/O
    X1Y2 (CLOCK_ROOT)    net (fo=500, routed)         1.040     4.286    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X40Y171        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism             -0.440     3.846    
    SLICE_X40Y171        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     3.893    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.893    
                         arrival time                           5.131    
  -------------------------------------------------------------------
                         slack                                  1.238    

Slack (MET) :             1.255ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall@0.000ns)
  Data Path Delay:        2.219ns  (logic 0.169ns (7.616%)  route 2.050ns (92.384%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT5=1)
  Clock Path Skew:        0.918ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.286ns
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.440ns
  Clock Net Delay (Source):      0.715ns (routing 0.096ns, distribution 0.619ns)
  Clock Net Delay (Destination): 1.040ns (routing 0.524ns, distribution 0.516ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      0.000     0.000 f  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       1.253     1.364    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.403 f  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.754     2.157    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.174 f  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          0.715     2.889    design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y171        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.928 f  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.256     3.184    design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X42Y171        LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.021     3.205 f  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=1, routed)           0.555     3.760    design_1_i/debug_bridge_PL/U0/bs_mux/inst/soft_update
    SLICE_X42Y169        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.057     3.817 f  design_1_i/debug_bridge_PL/U0/bs_mux/inst/update_INST_0/O
                         net (fo=4, routed)           0.691     4.508    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_update
    SLICE_X40Y171        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.050     4.558 r  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.522     5.080    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X40Y171        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.041     5.121 r  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.026     5.147    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X40Y171        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       1.409     1.547    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.053     1.600 r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.989     2.589    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.608 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.577     3.185    design_1_i/debug_bridge_PL/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     3.246 r  design_1_i/debug_bridge_PL/U0/bs_mux/inst/u_bufg_mux/O
    X1Y2 (CLOCK_ROOT)    net (fo=500, routed)         1.040     4.286    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X40Y171        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism             -0.440     3.846    
    SLICE_X40Y171        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     3.892    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.892    
                         arrival time                           5.147    
  -------------------------------------------------------------------
                         slack                                  1.255    

Slack (MET) :             1.434ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall@0.000ns)
  Data Path Delay:        2.445ns  (logic 0.209ns (8.548%)  route 2.236ns (91.452%))
  Logic Levels:           5  (LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        0.965ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.333ns
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.440ns
  Clock Net Delay (Source):      0.715ns (routing 0.096ns, distribution 0.619ns)
  Clock Net Delay (Destination): 1.087ns (routing 0.524ns, distribution 0.563ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      0.000     0.000 f  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       1.253     1.364    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.403 f  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.754     2.157    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.174 f  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          0.715     2.889    design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y171        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.928 f  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.256     3.184    design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X42Y171        LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.021     3.205 f  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=1, routed)           0.555     3.760    design_1_i/debug_bridge_PL/U0/bs_mux/inst/soft_update
    SLICE_X42Y169        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.057     3.817 f  design_1_i/debug_bridge_PL/U0/bs_mux/inst/update_INST_0/O
                         net (fo=4, routed)           0.670     4.487    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_update
    SLICE_X40Y172        LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.049     4.536 r  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[2]_i_3/O
                         net (fo=3, routed)           0.361     4.897    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[2]_i_3_n_0
    SLICE_X41Y172        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.023     4.920 f  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.370     5.290    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X41Y172        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.059     5.349 r  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.024     5.373    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X41Y172        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       1.409     1.547    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.053     1.600 r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.989     2.589    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.608 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.577     3.185    design_1_i/debug_bridge_PL/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     3.246 r  design_1_i/debug_bridge_PL/U0/bs_mux/inst/u_bufg_mux/O
    X1Y2 (CLOCK_ROOT)    net (fo=500, routed)         1.087     4.333    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X41Y172        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism             -0.440     3.893    
    SLICE_X41Y172        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     3.939    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.939    
                         arrival time                           5.373    
  -------------------------------------------------------------------
                         slack                                  1.434    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.824ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.656ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.824ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.858ns  (logic 2.825ns (73.225%)  route 1.033ns (26.776%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -1.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 12.780 - 8.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.728ns (routing 0.704ns, distribution 1.024ns)
  Clock Net Delay (Destination): 1.859ns (routing 0.944ns, distribution 0.915ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.431    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.459 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.960     3.419    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.512 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.596    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.688 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.728     5.416    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXEN)
                                                      2.572     7.988 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXEN
                         net (fo=5, routed)           0.755     8.743    i_gmii2rgmii/i_rgmii_gmii/GMII_tx_en
    SLICE_X9Y188         LUT5 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.165     8.908 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[1]_i_3/O
                         net (fo=1, routed)           0.228     9.136    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[1]_i_3_n_0
    SLICE_X9Y180         LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.088     9.224 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[1]_i_1/O
                         net (fo=1, routed)           0.050     9.274    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[1]_i_1_n_0
    SLICE_X9Y180         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    10.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.897    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.921 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.859    12.780    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X9Y180         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[1]/C
                         clock pessimism             -0.498    12.282    
                         clock uncertainty           -0.209    12.073    
    SLICE_X9Y180         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    12.098    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[1]
  -------------------------------------------------------------------
                         required time                         12.098    
                         arrival time                          -9.274    
  -------------------------------------------------------------------
                         slack                                  2.824    

Slack (MET) :             2.864ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.818ns  (logic 2.809ns (73.573%)  route 1.009ns (26.427%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 12.780 - 8.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.728ns (routing 0.704ns, distribution 1.024ns)
  Clock Net Delay (Destination): 1.859ns (routing 0.944ns, distribution 0.915ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.431    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.459 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.960     3.419    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.512 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.596    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.688 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.728     5.416    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXEN)
                                                      2.572     7.988 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXEN
                         net (fo=5, routed)           0.755     8.743    i_gmii2rgmii/i_rgmii_gmii/GMII_tx_en
    SLICE_X9Y188         LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     8.891 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[0]_i_2/O
                         net (fo=1, routed)           0.205     9.096    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[0]_i_2_n_0
    SLICE_X9Y180         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089     9.185 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[0]_i_1/O
                         net (fo=1, routed)           0.049     9.234    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[0]_i_1_n_0
    SLICE_X9Y180         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    10.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.897    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.921 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.859    12.780    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X9Y180         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[0]/C
                         clock pessimism             -0.498    12.282    
                         clock uncertainty           -0.209    12.073    
    SLICE_X9Y180         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    12.098    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[0]
  -------------------------------------------------------------------
                         required time                         12.098    
                         arrival time                          -9.234    
  -------------------------------------------------------------------
                         slack                                  2.864    

Slack (MET) :             3.175ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.515ns  (logic 2.691ns (76.558%)  route 0.824ns (23.442%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 12.788 - 8.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.728ns (routing 0.704ns, distribution 1.024ns)
  Clock Net Delay (Destination): 1.867ns (routing 0.944ns, distribution 0.923ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.431    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.459 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.960     3.419    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.512 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.596    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.688 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.728     5.416    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[7])
                                                      2.532     7.948 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[7]
                         net (fo=1, routed)           0.797     8.745    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[7]
    SLICE_X8Y187         LUT4 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.159     8.904 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[7]_i_1/O
                         net (fo=1, routed)           0.027     8.931    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[7]_i_1_n_0
    SLICE_X8Y187         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    10.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.897    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.921 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.867    12.788    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y187         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[7]/C
                         clock pessimism             -0.498    12.290    
                         clock uncertainty           -0.209    12.081    
    SLICE_X8Y187         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025    12.106    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[7]
  -------------------------------------------------------------------
                         required time                         12.106    
                         arrival time                          -8.931    
  -------------------------------------------------------------------
                         slack                                  3.175    

Slack (MET) :             3.220ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.469ns  (logic 2.643ns (76.189%)  route 0.826ns (23.811%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 12.787 - 8.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.728ns (routing 0.704ns, distribution 1.024ns)
  Clock Net Delay (Destination): 1.866ns (routing 0.944ns, distribution 0.922ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.431    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.459 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.960     3.419    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.512 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.596    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.688 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.728     5.416    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[3])
                                                      2.577     7.993 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[3]
                         net (fo=2, routed)           0.808     8.801    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[3]
    SLICE_X8Y187         LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.066     8.867 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[3]_i_2/O
                         net (fo=1, routed)           0.018     8.885    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[3]_i_2_n_0
    SLICE_X8Y187         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    10.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.897    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.921 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.866    12.787    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y187         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[3]/C
                         clock pessimism             -0.498    12.289    
                         clock uncertainty           -0.209    12.080    
    SLICE_X8Y187         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    12.105    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[3]
  -------------------------------------------------------------------
                         required time                         12.105    
                         arrival time                          -8.885    
  -------------------------------------------------------------------
                         slack                                  3.220    

Slack (MET) :             3.233ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.452ns  (logic 2.632ns (76.246%)  route 0.820ns (23.754%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 12.783 - 8.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.728ns (routing 0.704ns, distribution 1.024ns)
  Clock Net Delay (Destination): 1.862ns (routing 0.944ns, distribution 0.918ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.431    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.459 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.960     3.419    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.512 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.596    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.688 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.728     5.416    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[1])
                                                      2.582     7.998 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[1]
                         net (fo=2, routed)           0.770     8.768    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[1]
    SLICE_X9Y189         LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.050     8.818 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[1]_i_1/O
                         net (fo=1, routed)           0.050     8.868    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[1]_i_1_n_0
    SLICE_X9Y189         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    10.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.897    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.921 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.862    12.783    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X9Y189         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[1]/C
                         clock pessimism             -0.498    12.285    
                         clock uncertainty           -0.209    12.076    
    SLICE_X9Y189         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    12.101    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[1]
  -------------------------------------------------------------------
                         required time                         12.101    
                         arrival time                          -8.868    
  -------------------------------------------------------------------
                         slack                                  3.233    

Slack (MET) :             3.246ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.444ns  (logic 2.628ns (76.307%)  route 0.816ns (23.693%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 12.788 - 8.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.728ns (routing 0.704ns, distribution 1.024ns)
  Clock Net Delay (Destination): 1.867ns (routing 0.944ns, distribution 0.923ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.431    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.459 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.960     3.419    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.512 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.596    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.688 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.728     5.416    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[3])
                                                      2.577     7.993 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[3]
                         net (fo=2, routed)           0.750     8.743    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[3]
    SLICE_X8Y187         LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.051     8.794 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[3]_i_1/O
                         net (fo=1, routed)           0.066     8.860    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[3]_i_1_n_0
    SLICE_X8Y187         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    10.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.897    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.921 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.867    12.788    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y187         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[3]/C
                         clock pessimism             -0.498    12.290    
                         clock uncertainty           -0.209    12.081    
    SLICE_X8Y187         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025    12.106    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[3]
  -------------------------------------------------------------------
                         required time                         12.106    
                         arrival time                          -8.860    
  -------------------------------------------------------------------
                         slack                                  3.246    

Slack (MET) :             3.259ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.426ns  (logic 2.652ns (77.408%)  route 0.774ns (22.592%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 12.783 - 8.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.728ns (routing 0.704ns, distribution 1.024ns)
  Clock Net Delay (Destination): 1.862ns (routing 0.944ns, distribution 0.918ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.431    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.459 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.960     3.419    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.512 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.596    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.688 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.728     5.416    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[5])
                                                      2.542     7.958 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[5]
                         net (fo=1, routed)           0.758     8.716    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[5]
    SLICE_X9Y189         LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.110     8.826 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[5]_i_1/O
                         net (fo=1, routed)           0.016     8.842    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[5]_i_1_n_0
    SLICE_X9Y189         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    10.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.897    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.921 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.862    12.783    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X9Y189         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[5]/C
                         clock pessimism             -0.498    12.285    
                         clock uncertainty           -0.209    12.076    
    SLICE_X9Y189         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025    12.101    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[5]
  -------------------------------------------------------------------
                         required time                         12.101    
                         arrival time                          -8.842    
  -------------------------------------------------------------------
                         slack                                  3.259    

Slack (MET) :             3.264ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEn_Reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.423ns  (logic 2.671ns (78.031%)  route 0.752ns (21.969%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 12.785 - 8.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.728ns (routing 0.704ns, distribution 1.024ns)
  Clock Net Delay (Destination): 1.864ns (routing 0.944ns, distribution 0.920ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.431    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.459 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.960     3.419    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.512 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.596    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.688 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.728     5.416    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXEN)
                                                      2.572     7.988 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXEN
                         net (fo=5, routed)           0.736     8.724    i_gmii2rgmii/i_rgmii_gmii/GMII_tx_en
    SLICE_X9Y189         LUT3 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.099     8.823 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEn_Reg_i_1/O
                         net (fo=1, routed)           0.016     8.839    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEn_Reg
    SLICE_X9Y189         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEn_Reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    10.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.897    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.921 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.864    12.785    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X9Y189         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEn_Reg_reg/C
                         clock pessimism             -0.498    12.287    
                         clock uncertainty           -0.209    12.078    
    SLICE_X9Y189         FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025    12.103    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEn_Reg_reg
  -------------------------------------------------------------------
                         required time                         12.103    
                         arrival time                          -8.839    
  -------------------------------------------------------------------
                         slack                                  3.264    

Slack (MET) :             3.274ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.416ns  (logic 2.636ns (77.166%)  route 0.780ns (22.834%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 12.788 - 8.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.728ns (routing 0.704ns, distribution 1.024ns)
  Clock Net Delay (Destination): 1.867ns (routing 0.944ns, distribution 0.923ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.431    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.459 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.960     3.419    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.512 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.596    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.688 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.728     5.416    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[2])
                                                      2.491     7.907 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[2]
                         net (fo=2, routed)           0.708     8.615    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[2]
    SLICE_X8Y187         LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.145     8.760 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[2]_i_1/O
                         net (fo=1, routed)           0.072     8.832    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[2]_i_1_n_0
    SLICE_X8Y187         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    10.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.897    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.921 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.867    12.788    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y187         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[2]/C
                         clock pessimism             -0.498    12.290    
                         clock uncertainty           -0.209    12.081    
    SLICE_X8Y187         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    12.106    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[2]
  -------------------------------------------------------------------
                         required time                         12.106    
                         arrival time                          -8.832    
  -------------------------------------------------------------------
                         slack                                  3.274    

Slack (MET) :             3.283ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.404ns  (logic 2.632ns (77.321%)  route 0.772ns (22.679%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 12.785 - 8.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.728ns (routing 0.704ns, distribution 1.024ns)
  Clock Net Delay (Destination): 1.864ns (routing 0.944ns, distribution 0.920ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.431    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.459 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.960     3.419    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.512 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.596    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.688 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.728     5.416    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[1])
                                                      2.582     7.998 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[1]
                         net (fo=2, routed)           0.724     8.722    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[1]
    SLICE_X9Y189         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.050     8.772 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[1]_i_1/O
                         net (fo=1, routed)           0.048     8.820    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[1]_i_1_n_0
    SLICE_X9Y189         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    10.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.897    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.921 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.864    12.785    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X9Y189         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[1]/C
                         clock pessimism             -0.498    12.287    
                         clock uncertainty           -0.209    12.078    
    SLICE_X9Y189         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025    12.103    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.103    
                         arrival time                          -8.820    
  -------------------------------------------------------------------
                         slack                                  3.283    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.656ns  (arrival time - required time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.589ns  (logic 1.210ns (76.149%)  route 0.379ns (23.851%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.619ns
    Source Clock Delay      (SCD):    3.294ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.956ns (routing 0.387ns, distribution 0.569ns)
  Clock Net Delay (Destination): 1.296ns (routing 0.633ns, distribution 0.663ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.636    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.653 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.531     2.184    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.053     2.237 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.286    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.338 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.956     3.294    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[6])
                                                      1.173     4.467 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[6]
                         net (fo=1, routed)           0.370     4.837    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[6]
    SLICE_X8Y187         LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.037     4.874 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[6]_i_1/O
                         net (fo=1, routed)           0.009     4.883    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[6]_i_1_n_0
    SLICE_X8Y187         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.304    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.323 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.296     2.619    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y187         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[6]/C
                         clock pessimism              0.352     2.971    
                         clock uncertainty            0.209     3.180    
    SLICE_X8Y187         FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     3.227    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.227    
                         arrival time                           4.883    
  -------------------------------------------------------------------
                         slack                                  1.656    

Slack (MET) :             1.673ns  (arrival time - required time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.601ns  (logic 1.243ns (77.639%)  route 0.358ns (22.361%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.614ns
    Source Clock Delay      (SCD):    3.294ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.956ns (routing 0.387ns, distribution 0.569ns)
  Clock Net Delay (Destination): 1.291ns (routing 0.633ns, distribution 0.658ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.636    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.653 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.531     2.184    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.053     2.237 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.286    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.338 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.956     3.294    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[4])
                                                      1.186     4.480 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[4]
                         net (fo=1, routed)           0.352     4.832    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[4]
    SLICE_X9Y189         LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.057     4.889 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[4]_i_1/O
                         net (fo=1, routed)           0.006     4.895    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[4]_i_1_n_0
    SLICE_X9Y189         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.304    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.323 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.291     2.614    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X9Y189         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[4]/C
                         clock pessimism              0.352     2.966    
                         clock uncertainty            0.209     3.175    
    SLICE_X9Y189         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     3.222    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.222    
                         arrival time                           4.895    
  -------------------------------------------------------------------
                         slack                                  1.673    

Slack (MET) :             1.676ns  (arrival time - required time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEr_Reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.608ns  (logic 1.206ns (75.000%)  route 0.402ns (25.000%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.618ns
    Source Clock Delay      (SCD):    3.294ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.956ns (routing 0.387ns, distribution 0.569ns)
  Clock Net Delay (Destination): 1.295ns (routing 0.633ns, distribution 0.662ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.636    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.653 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.531     2.184    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.053     2.237 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.286    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.338 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.956     3.294    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXER)
                                                      1.174     4.468 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXER
                         net (fo=2, routed)           0.396     4.864    i_gmii2rgmii/i_rgmii_gmii/GMII_tx_er
    SLICE_X9Y189         LUT3 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.032     4.896 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEr_Reg_i_1/O
                         net (fo=1, routed)           0.006     4.902    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEr_Reg_i_1_n_0
    SLICE_X9Y189         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEr_Reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.304    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.323 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.295     2.618    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X9Y189         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEr_Reg_reg/C
                         clock pessimism              0.352     2.970    
                         clock uncertainty            0.209     3.179    
    SLICE_X9Y189         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     3.226    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEr_Reg_reg
  -------------------------------------------------------------------
                         required time                         -3.226    
                         arrival time                           4.902    
  -------------------------------------------------------------------
                         slack                                  1.676    

Slack (MET) :             1.678ns  (arrival time - required time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.605ns  (logic 1.229ns (76.573%)  route 0.376ns (23.427%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.614ns
    Source Clock Delay      (SCD):    3.294ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.956ns (routing 0.387ns, distribution 0.569ns)
  Clock Net Delay (Destination): 1.291ns (routing 0.633ns, distribution 0.658ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.636    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.653 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.531     2.184    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.053     2.237 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.286    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.338 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.956     3.294    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[0])
                                                      1.179     4.473 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[0]
                         net (fo=2, routed)           0.360     4.833    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[0]
    SLICE_X9Y189         LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.050     4.883 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[0]_i_1/O
                         net (fo=1, routed)           0.016     4.899    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[0]_i_1_n_0
    SLICE_X9Y189         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.304    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.323 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.291     2.614    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X9Y189         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[0]/C
                         clock pessimism              0.352     2.966    
                         clock uncertainty            0.209     3.175    
    SLICE_X9Y189         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     3.221    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.221    
                         arrival time                           4.899    
  -------------------------------------------------------------------
                         slack                                  1.678    

Slack (MET) :             1.694ns  (arrival time - required time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.625ns  (logic 1.233ns (75.877%)  route 0.392ns (24.123%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.618ns
    Source Clock Delay      (SCD):    3.294ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.956ns (routing 0.387ns, distribution 0.569ns)
  Clock Net Delay (Destination): 1.295ns (routing 0.633ns, distribution 0.662ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.636    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.653 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.531     2.184    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.053     2.237 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.286    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.338 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.956     3.294    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[1])
                                                      1.211     4.505 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[1]
                         net (fo=2, routed)           0.376     4.881    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[1]
    SLICE_X9Y189         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.022     4.903 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[1]_i_1/O
                         net (fo=1, routed)           0.016     4.919    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[1]_i_1_n_0
    SLICE_X9Y189         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.304    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.323 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.295     2.618    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X9Y189         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[1]/C
                         clock pessimism              0.352     2.970    
                         clock uncertainty            0.209     3.179    
    SLICE_X9Y189         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     3.225    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.225    
                         arrival time                           4.919    
  -------------------------------------------------------------------
                         slack                                  1.694    

Slack (MET) :             1.699ns  (arrival time - required time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.627ns  (logic 1.225ns (75.292%)  route 0.402ns (24.708%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.614ns
    Source Clock Delay      (SCD):    3.294ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.956ns (routing 0.387ns, distribution 0.569ns)
  Clock Net Delay (Destination): 1.291ns (routing 0.633ns, distribution 0.658ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.636    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.653 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.531     2.184    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.053     2.237 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.286    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.338 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.956     3.294    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[5])
                                                      1.187     4.481 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[5]
                         net (fo=1, routed)           0.396     4.877    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[5]
    SLICE_X9Y189         LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.038     4.915 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[5]_i_1/O
                         net (fo=1, routed)           0.006     4.921    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[5]_i_1_n_0
    SLICE_X9Y189         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.304    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.323 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.291     2.614    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X9Y189         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[5]/C
                         clock pessimism              0.352     2.966    
                         clock uncertainty            0.209     3.175    
    SLICE_X9Y189         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     3.222    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.222    
                         arrival time                           4.921    
  -------------------------------------------------------------------
                         slack                                  1.699    

Slack (MET) :             1.699ns  (arrival time - required time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.630ns  (logic 1.229ns (75.399%)  route 0.401ns (24.601%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.618ns
    Source Clock Delay      (SCD):    3.294ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.956ns (routing 0.387ns, distribution 0.569ns)
  Clock Net Delay (Destination): 1.295ns (routing 0.633ns, distribution 0.662ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.636    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.653 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.531     2.184    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.053     2.237 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.286    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.338 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.956     3.294    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[0])
                                                      1.179     4.473 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[0]
                         net (fo=2, routed)           0.384     4.857    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[0]
    SLICE_X9Y189         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.050     4.907 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[0]_i_1/O
                         net (fo=1, routed)           0.017     4.924    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[0]_i_1_n_0
    SLICE_X9Y189         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.304    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.323 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.295     2.618    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X9Y189         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[0]/C
                         clock pessimism              0.352     2.970    
                         clock uncertainty            0.209     3.179    
    SLICE_X9Y189         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     3.225    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.225    
                         arrival time                           4.924    
  -------------------------------------------------------------------
                         slack                                  1.699    

Slack (MET) :             1.702ns  (arrival time - required time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.634ns  (logic 1.222ns (74.786%)  route 0.412ns (25.214%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.619ns
    Source Clock Delay      (SCD):    3.294ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.956ns (routing 0.387ns, distribution 0.569ns)
  Clock Net Delay (Destination): 1.296ns (routing 0.633ns, distribution 0.663ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.636    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.653 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.531     2.184    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.053     2.237 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.286    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.338 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.956     3.294    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[3])
                                                      1.200     4.494 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[3]
                         net (fo=2, routed)           0.388     4.882    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[3]
    SLICE_X8Y187         LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.022     4.904 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[3]_i_1/O
                         net (fo=1, routed)           0.024     4.928    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[3]_i_1_n_0
    SLICE_X8Y187         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.304    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.323 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.296     2.619    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y187         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[3]/C
                         clock pessimism              0.352     2.971    
                         clock uncertainty            0.209     3.180    
    SLICE_X8Y187         FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     3.226    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.226    
                         arrival time                           4.928    
  -------------------------------------------------------------------
                         slack                                  1.702    

Slack (MET) :             1.710ns  (arrival time - required time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.641ns  (logic 1.221ns (74.406%)  route 0.420ns (25.594%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.617ns
    Source Clock Delay      (SCD):    3.294ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.956ns (routing 0.387ns, distribution 0.569ns)
  Clock Net Delay (Destination): 1.294ns (routing 0.633ns, distribution 0.661ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.636    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.653 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.531     2.184    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.053     2.237 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.286    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.338 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.956     3.294    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[3])
                                                      1.200     4.494 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[3]
                         net (fo=2, routed)           0.414     4.908    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[3]
    SLICE_X8Y187         LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.021     4.929 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[3]_i_2/O
                         net (fo=1, routed)           0.006     4.935    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[3]_i_2_n_0
    SLICE_X8Y187         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.304    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.323 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.294     2.617    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y187         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[3]/C
                         clock pessimism              0.352     2.969    
                         clock uncertainty            0.209     3.178    
    SLICE_X8Y187         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     3.225    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.225    
                         arrival time                           4.935    
  -------------------------------------------------------------------
                         slack                                  1.710    

Slack (MET) :             1.718ns  (arrival time - required time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.645ns  (logic 1.233ns (74.954%)  route 0.412ns (25.046%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.614ns
    Source Clock Delay      (SCD):    3.294ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.956ns (routing 0.387ns, distribution 0.569ns)
  Clock Net Delay (Destination): 1.291ns (routing 0.633ns, distribution 0.658ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.636    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.653 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.531     2.184    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.053     2.237 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.286    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.338 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.956     3.294    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[1])
                                                      1.211     4.505 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[1]
                         net (fo=2, routed)           0.395     4.900    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[1]
    SLICE_X9Y189         LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.022     4.922 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[1]_i_1/O
                         net (fo=1, routed)           0.017     4.939    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[1]_i_1_n_0
    SLICE_X9Y189         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.304    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.323 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.291     2.614    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X9Y189         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[1]/C
                         clock pessimism              0.352     2.966    
                         clock uncertainty            0.209     3.175    
    SLICE_X9Y189         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     3.221    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.221    
                         arrival time                           4.939    
  -------------------------------------------------------------------
                         slack                                  1.718    





---------------------------------------------------------------------------------------------------
From Clock:  Clk2_5
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.503ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.819ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.503ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        3.858ns  (logic 2.825ns (73.224%)  route 1.033ns (26.776%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -1.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 12.780 - 8.000 ) 
    Source Clock Delay      (SCD):    5.724ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.728ns (routing 0.704ns, distribution 1.024ns)
  Clock Net Delay (Destination): 1.859ns (routing 0.944ns, distribution 0.915ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.439    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.591 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.137     3.728    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.820 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.904    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.996 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.728     5.724    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXEN)
                                                      2.572     8.296 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXEN
                         net (fo=5, routed)           0.755     9.051    i_gmii2rgmii/i_rgmii_gmii/GMII_tx_en
    SLICE_X9Y188         LUT5 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.165     9.216 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[1]_i_3/O
                         net (fo=1, routed)           0.228     9.444    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[1]_i_3_n_0
    SLICE_X9Y180         LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.088     9.532 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[1]_i_1/O
                         net (fo=1, routed)           0.050     9.582    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[1]_i_1_n_0
    SLICE_X9Y180         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    10.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.897    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.921 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.859    12.780    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X9Y180         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[1]/C
                         clock pessimism             -0.498    12.282    
                         clock uncertainty           -0.222    12.060    
    SLICE_X9Y180         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    12.085    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[1]
  -------------------------------------------------------------------
                         required time                         12.085    
                         arrival time                          -9.582    
  -------------------------------------------------------------------
                         slack                                  2.503    

Slack (MET) :             2.543ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        3.818ns  (logic 2.809ns (73.573%)  route 1.009ns (26.427%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 12.780 - 8.000 ) 
    Source Clock Delay      (SCD):    5.724ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.728ns (routing 0.704ns, distribution 1.024ns)
  Clock Net Delay (Destination): 1.859ns (routing 0.944ns, distribution 0.915ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.439    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.591 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.137     3.728    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.820 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.904    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.996 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.728     5.724    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXEN)
                                                      2.572     8.296 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXEN
                         net (fo=5, routed)           0.755     9.051    i_gmii2rgmii/i_rgmii_gmii/GMII_tx_en
    SLICE_X9Y188         LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     9.199 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[0]_i_2/O
                         net (fo=1, routed)           0.205     9.404    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[0]_i_2_n_0
    SLICE_X9Y180         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089     9.493 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[0]_i_1/O
                         net (fo=1, routed)           0.049     9.542    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[0]_i_1_n_0
    SLICE_X9Y180         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    10.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.897    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.921 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.859    12.780    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X9Y180         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[0]/C
                         clock pessimism             -0.498    12.282    
                         clock uncertainty           -0.222    12.060    
    SLICE_X9Y180         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    12.085    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[0]
  -------------------------------------------------------------------
                         required time                         12.085    
                         arrival time                          -9.542    
  -------------------------------------------------------------------
                         slack                                  2.543    

Slack (MET) :             2.854ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        3.515ns  (logic 2.691ns (76.558%)  route 0.824ns (23.442%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 12.788 - 8.000 ) 
    Source Clock Delay      (SCD):    5.724ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.728ns (routing 0.704ns, distribution 1.024ns)
  Clock Net Delay (Destination): 1.867ns (routing 0.944ns, distribution 0.923ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.439    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.591 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.137     3.728    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.820 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.904    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.996 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.728     5.724    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[7])
                                                      2.532     8.256 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[7]
                         net (fo=1, routed)           0.797     9.053    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[7]
    SLICE_X8Y187         LUT4 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.159     9.212 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[7]_i_1/O
                         net (fo=1, routed)           0.027     9.239    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[7]_i_1_n_0
    SLICE_X8Y187         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    10.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.897    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.921 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.867    12.788    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y187         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[7]/C
                         clock pessimism             -0.498    12.290    
                         clock uncertainty           -0.222    12.068    
    SLICE_X8Y187         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025    12.093    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[7]
  -------------------------------------------------------------------
                         required time                         12.093    
                         arrival time                          -9.239    
  -------------------------------------------------------------------
                         slack                                  2.854    

Slack (MET) :             2.899ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        3.469ns  (logic 2.643ns (76.189%)  route 0.826ns (23.811%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 12.787 - 8.000 ) 
    Source Clock Delay      (SCD):    5.724ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.728ns (routing 0.704ns, distribution 1.024ns)
  Clock Net Delay (Destination): 1.866ns (routing 0.944ns, distribution 0.922ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.439    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.591 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.137     3.728    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.820 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.904    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.996 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.728     5.724    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[3])
                                                      2.577     8.301 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[3]
                         net (fo=2, routed)           0.808     9.109    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[3]
    SLICE_X8Y187         LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.066     9.175 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[3]_i_2/O
                         net (fo=1, routed)           0.018     9.193    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[3]_i_2_n_0
    SLICE_X8Y187         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    10.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.897    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.921 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.866    12.787    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y187         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[3]/C
                         clock pessimism             -0.498    12.289    
                         clock uncertainty           -0.222    12.067    
    SLICE_X8Y187         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    12.092    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[3]
  -------------------------------------------------------------------
                         required time                         12.092    
                         arrival time                          -9.193    
  -------------------------------------------------------------------
                         slack                                  2.899    

Slack (MET) :             2.912ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        3.452ns  (logic 2.632ns (76.246%)  route 0.820ns (23.754%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 12.783 - 8.000 ) 
    Source Clock Delay      (SCD):    5.724ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.728ns (routing 0.704ns, distribution 1.024ns)
  Clock Net Delay (Destination): 1.862ns (routing 0.944ns, distribution 0.918ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.439    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.591 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.137     3.728    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.820 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.904    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.996 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.728     5.724    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[1])
                                                      2.582     8.306 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[1]
                         net (fo=2, routed)           0.770     9.076    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[1]
    SLICE_X9Y189         LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.050     9.126 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[1]_i_1/O
                         net (fo=1, routed)           0.050     9.176    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[1]_i_1_n_0
    SLICE_X9Y189         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    10.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.897    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.921 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.862    12.783    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X9Y189         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[1]/C
                         clock pessimism             -0.498    12.285    
                         clock uncertainty           -0.222    12.063    
    SLICE_X9Y189         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    12.088    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[1]
  -------------------------------------------------------------------
                         required time                         12.088    
                         arrival time                          -9.176    
  -------------------------------------------------------------------
                         slack                                  2.912    

Slack (MET) :             2.925ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        3.444ns  (logic 2.628ns (76.307%)  route 0.816ns (23.693%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 12.788 - 8.000 ) 
    Source Clock Delay      (SCD):    5.724ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.728ns (routing 0.704ns, distribution 1.024ns)
  Clock Net Delay (Destination): 1.867ns (routing 0.944ns, distribution 0.923ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.439    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.591 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.137     3.728    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.820 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.904    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.996 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.728     5.724    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[3])
                                                      2.577     8.301 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[3]
                         net (fo=2, routed)           0.750     9.051    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[3]
    SLICE_X8Y187         LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.051     9.102 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[3]_i_1/O
                         net (fo=1, routed)           0.066     9.168    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[3]_i_1_n_0
    SLICE_X8Y187         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    10.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.897    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.921 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.867    12.788    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y187         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[3]/C
                         clock pessimism             -0.498    12.290    
                         clock uncertainty           -0.222    12.068    
    SLICE_X8Y187         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025    12.093    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[3]
  -------------------------------------------------------------------
                         required time                         12.093    
                         arrival time                          -9.168    
  -------------------------------------------------------------------
                         slack                                  2.925    

Slack (MET) :             2.938ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        3.426ns  (logic 2.652ns (77.408%)  route 0.774ns (22.592%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 12.783 - 8.000 ) 
    Source Clock Delay      (SCD):    5.724ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.728ns (routing 0.704ns, distribution 1.024ns)
  Clock Net Delay (Destination): 1.862ns (routing 0.944ns, distribution 0.918ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.439    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.591 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.137     3.728    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.820 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.904    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.996 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.728     5.724    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[5])
                                                      2.542     8.266 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[5]
                         net (fo=1, routed)           0.758     9.024    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[5]
    SLICE_X9Y189         LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.110     9.134 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[5]_i_1/O
                         net (fo=1, routed)           0.016     9.150    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[5]_i_1_n_0
    SLICE_X9Y189         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    10.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.897    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.921 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.862    12.783    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X9Y189         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[5]/C
                         clock pessimism             -0.498    12.285    
                         clock uncertainty           -0.222    12.063    
    SLICE_X9Y189         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025    12.088    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[5]
  -------------------------------------------------------------------
                         required time                         12.088    
                         arrival time                          -9.150    
  -------------------------------------------------------------------
                         slack                                  2.938    

Slack (MET) :             2.943ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEn_Reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        3.423ns  (logic 2.671ns (78.031%)  route 0.752ns (21.969%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 12.785 - 8.000 ) 
    Source Clock Delay      (SCD):    5.724ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.728ns (routing 0.704ns, distribution 1.024ns)
  Clock Net Delay (Destination): 1.864ns (routing 0.944ns, distribution 0.920ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.439    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.591 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.137     3.728    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.820 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.904    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.996 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.728     5.724    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXEN)
                                                      2.572     8.296 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXEN
                         net (fo=5, routed)           0.736     9.032    i_gmii2rgmii/i_rgmii_gmii/GMII_tx_en
    SLICE_X9Y189         LUT3 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.099     9.131 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEn_Reg_i_1/O
                         net (fo=1, routed)           0.016     9.147    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEn_Reg
    SLICE_X9Y189         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEn_Reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    10.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.897    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.921 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.864    12.785    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X9Y189         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEn_Reg_reg/C
                         clock pessimism             -0.498    12.287    
                         clock uncertainty           -0.222    12.065    
    SLICE_X9Y189         FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025    12.090    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEn_Reg_reg
  -------------------------------------------------------------------
                         required time                         12.090    
                         arrival time                          -9.147    
  -------------------------------------------------------------------
                         slack                                  2.943    

Slack (MET) :             2.953ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        3.416ns  (logic 2.636ns (77.166%)  route 0.780ns (22.834%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 12.788 - 8.000 ) 
    Source Clock Delay      (SCD):    5.724ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.728ns (routing 0.704ns, distribution 1.024ns)
  Clock Net Delay (Destination): 1.867ns (routing 0.944ns, distribution 0.923ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.439    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.591 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.137     3.728    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.820 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.904    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.996 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.728     5.724    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[2])
                                                      2.491     8.215 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[2]
                         net (fo=2, routed)           0.708     8.923    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[2]
    SLICE_X8Y187         LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.145     9.068 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[2]_i_1/O
                         net (fo=1, routed)           0.072     9.140    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[2]_i_1_n_0
    SLICE_X8Y187         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    10.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.897    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.921 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.867    12.788    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y187         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[2]/C
                         clock pessimism             -0.498    12.290    
                         clock uncertainty           -0.222    12.068    
    SLICE_X8Y187         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    12.093    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[2]
  -------------------------------------------------------------------
                         required time                         12.093    
                         arrival time                          -9.140    
  -------------------------------------------------------------------
                         slack                                  2.953    

Slack (MET) :             2.962ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        3.404ns  (logic 2.632ns (77.321%)  route 0.772ns (22.679%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 12.785 - 8.000 ) 
    Source Clock Delay      (SCD):    5.724ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.728ns (routing 0.704ns, distribution 1.024ns)
  Clock Net Delay (Destination): 1.864ns (routing 0.944ns, distribution 0.920ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.439    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.591 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.137     3.728    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.820 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.904    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.996 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.728     5.724    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[1])
                                                      2.582     8.306 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[1]
                         net (fo=2, routed)           0.724     9.030    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[1]
    SLICE_X9Y189         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.050     9.080 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[1]_i_1/O
                         net (fo=1, routed)           0.048     9.128    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[1]_i_1_n_0
    SLICE_X9Y189         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    10.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.897    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.921 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.864    12.785    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X9Y189         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[1]/C
                         clock pessimism             -0.498    12.287    
                         clock uncertainty           -0.222    12.065    
    SLICE_X9Y189         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025    12.090    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.090    
                         arrival time                          -9.128    
  -------------------------------------------------------------------
                         slack                                  2.962    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.819ns  (arrival time - required time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        1.589ns  (logic 1.210ns (76.149%)  route 0.379ns (23.851%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.499ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.619ns
    Source Clock Delay      (SCD):    3.470ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.956ns (routing 0.387ns, distribution 0.569ns)
  Clock Net Delay (Destination): 1.296ns (routing 0.633ns, distribution 0.663ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.642    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.731 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.630     2.361    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.413 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.462    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.514 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.956     3.470    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[6])
                                                      1.173     4.643 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[6]
                         net (fo=1, routed)           0.370     5.013    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[6]
    SLICE_X8Y187         LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.037     5.050 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[6]_i_1/O
                         net (fo=1, routed)           0.009     5.059    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[6]_i_1_n_0
    SLICE_X8Y187         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.304    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.323 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.296     2.619    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y187         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[6]/C
                         clock pessimism              0.352     2.971    
                         clock uncertainty            0.222     3.193    
    SLICE_X8Y187         FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     3.240    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.240    
                         arrival time                           5.059    
  -------------------------------------------------------------------
                         slack                                  1.819    

Slack (MET) :             1.836ns  (arrival time - required time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        1.601ns  (logic 1.243ns (77.639%)  route 0.358ns (22.361%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.504ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.614ns
    Source Clock Delay      (SCD):    3.470ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.956ns (routing 0.387ns, distribution 0.569ns)
  Clock Net Delay (Destination): 1.291ns (routing 0.633ns, distribution 0.658ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.642    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.731 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.630     2.361    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.413 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.462    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.514 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.956     3.470    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[4])
                                                      1.186     4.656 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[4]
                         net (fo=1, routed)           0.352     5.008    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[4]
    SLICE_X9Y189         LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.057     5.065 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[4]_i_1/O
                         net (fo=1, routed)           0.006     5.071    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[4]_i_1_n_0
    SLICE_X9Y189         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.304    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.323 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.291     2.614    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X9Y189         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[4]/C
                         clock pessimism              0.352     2.966    
                         clock uncertainty            0.222     3.188    
    SLICE_X9Y189         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     3.235    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.235    
                         arrival time                           5.071    
  -------------------------------------------------------------------
                         slack                                  1.836    

Slack (MET) :             1.839ns  (arrival time - required time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEr_Reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        1.608ns  (logic 1.206ns (75.000%)  route 0.402ns (25.000%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.500ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.618ns
    Source Clock Delay      (SCD):    3.470ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.956ns (routing 0.387ns, distribution 0.569ns)
  Clock Net Delay (Destination): 1.295ns (routing 0.633ns, distribution 0.662ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.642    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.731 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.630     2.361    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.413 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.462    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.514 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.956     3.470    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXER)
                                                      1.174     4.644 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXER
                         net (fo=2, routed)           0.396     5.040    i_gmii2rgmii/i_rgmii_gmii/GMII_tx_er
    SLICE_X9Y189         LUT3 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.032     5.072 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEr_Reg_i_1/O
                         net (fo=1, routed)           0.006     5.078    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEr_Reg_i_1_n_0
    SLICE_X9Y189         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEr_Reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.304    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.323 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.295     2.618    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X9Y189         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEr_Reg_reg/C
                         clock pessimism              0.352     2.970    
                         clock uncertainty            0.222     3.192    
    SLICE_X9Y189         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     3.239    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEr_Reg_reg
  -------------------------------------------------------------------
                         required time                         -3.239    
                         arrival time                           5.078    
  -------------------------------------------------------------------
                         slack                                  1.839    

Slack (MET) :             1.841ns  (arrival time - required time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        1.605ns  (logic 1.229ns (76.573%)  route 0.376ns (23.427%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.504ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.614ns
    Source Clock Delay      (SCD):    3.470ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.956ns (routing 0.387ns, distribution 0.569ns)
  Clock Net Delay (Destination): 1.291ns (routing 0.633ns, distribution 0.658ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.642    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.731 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.630     2.361    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.413 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.462    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.514 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.956     3.470    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[0])
                                                      1.179     4.649 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[0]
                         net (fo=2, routed)           0.360     5.009    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[0]
    SLICE_X9Y189         LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.050     5.059 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[0]_i_1/O
                         net (fo=1, routed)           0.016     5.075    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[0]_i_1_n_0
    SLICE_X9Y189         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.304    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.323 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.291     2.614    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X9Y189         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[0]/C
                         clock pessimism              0.352     2.966    
                         clock uncertainty            0.222     3.188    
    SLICE_X9Y189         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     3.234    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.234    
                         arrival time                           5.075    
  -------------------------------------------------------------------
                         slack                                  1.841    

Slack (MET) :             1.857ns  (arrival time - required time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        1.625ns  (logic 1.233ns (75.877%)  route 0.392ns (24.123%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.500ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.618ns
    Source Clock Delay      (SCD):    3.470ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.956ns (routing 0.387ns, distribution 0.569ns)
  Clock Net Delay (Destination): 1.295ns (routing 0.633ns, distribution 0.662ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.642    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.731 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.630     2.361    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.413 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.462    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.514 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.956     3.470    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[1])
                                                      1.211     4.681 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[1]
                         net (fo=2, routed)           0.376     5.057    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[1]
    SLICE_X9Y189         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.022     5.079 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[1]_i_1/O
                         net (fo=1, routed)           0.016     5.095    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[1]_i_1_n_0
    SLICE_X9Y189         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.304    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.323 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.295     2.618    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X9Y189         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[1]/C
                         clock pessimism              0.352     2.970    
                         clock uncertainty            0.222     3.192    
    SLICE_X9Y189         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     3.238    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.238    
                         arrival time                           5.095    
  -------------------------------------------------------------------
                         slack                                  1.857    

Slack (MET) :             1.862ns  (arrival time - required time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        1.630ns  (logic 1.229ns (75.399%)  route 0.401ns (24.601%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.500ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.618ns
    Source Clock Delay      (SCD):    3.470ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.956ns (routing 0.387ns, distribution 0.569ns)
  Clock Net Delay (Destination): 1.295ns (routing 0.633ns, distribution 0.662ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.642    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.731 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.630     2.361    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.413 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.462    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.514 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.956     3.470    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[0])
                                                      1.179     4.649 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[0]
                         net (fo=2, routed)           0.384     5.033    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[0]
    SLICE_X9Y189         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.050     5.083 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[0]_i_1/O
                         net (fo=1, routed)           0.017     5.100    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[0]_i_1_n_0
    SLICE_X9Y189         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.304    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.323 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.295     2.618    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X9Y189         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[0]/C
                         clock pessimism              0.352     2.970    
                         clock uncertainty            0.222     3.192    
    SLICE_X9Y189         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     3.238    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.238    
                         arrival time                           5.100    
  -------------------------------------------------------------------
                         slack                                  1.862    

Slack (MET) :             1.862ns  (arrival time - required time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        1.627ns  (logic 1.225ns (75.292%)  route 0.402ns (24.708%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.504ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.614ns
    Source Clock Delay      (SCD):    3.470ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.956ns (routing 0.387ns, distribution 0.569ns)
  Clock Net Delay (Destination): 1.291ns (routing 0.633ns, distribution 0.658ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.642    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.731 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.630     2.361    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.413 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.462    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.514 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.956     3.470    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[5])
                                                      1.187     4.657 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[5]
                         net (fo=1, routed)           0.396     5.053    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[5]
    SLICE_X9Y189         LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.038     5.091 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[5]_i_1/O
                         net (fo=1, routed)           0.006     5.097    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[5]_i_1_n_0
    SLICE_X9Y189         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.304    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.323 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.291     2.614    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X9Y189         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[5]/C
                         clock pessimism              0.352     2.966    
                         clock uncertainty            0.222     3.188    
    SLICE_X9Y189         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     3.235    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.235    
                         arrival time                           5.097    
  -------------------------------------------------------------------
                         slack                                  1.862    

Slack (MET) :             1.865ns  (arrival time - required time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        1.634ns  (logic 1.222ns (74.786%)  route 0.412ns (25.214%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.499ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.619ns
    Source Clock Delay      (SCD):    3.470ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.956ns (routing 0.387ns, distribution 0.569ns)
  Clock Net Delay (Destination): 1.296ns (routing 0.633ns, distribution 0.663ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.642    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.731 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.630     2.361    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.413 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.462    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.514 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.956     3.470    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[3])
                                                      1.200     4.670 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[3]
                         net (fo=2, routed)           0.388     5.058    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[3]
    SLICE_X8Y187         LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.022     5.080 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[3]_i_1/O
                         net (fo=1, routed)           0.024     5.104    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[3]_i_1_n_0
    SLICE_X8Y187         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.304    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.323 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.296     2.619    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y187         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[3]/C
                         clock pessimism              0.352     2.971    
                         clock uncertainty            0.222     3.193    
    SLICE_X8Y187         FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     3.239    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.239    
                         arrival time                           5.104    
  -------------------------------------------------------------------
                         slack                                  1.865    

Slack (MET) :             1.873ns  (arrival time - required time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        1.641ns  (logic 1.221ns (74.406%)  route 0.420ns (25.594%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.501ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.617ns
    Source Clock Delay      (SCD):    3.470ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.956ns (routing 0.387ns, distribution 0.569ns)
  Clock Net Delay (Destination): 1.294ns (routing 0.633ns, distribution 0.661ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.642    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.731 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.630     2.361    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.413 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.462    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.514 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.956     3.470    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[3])
                                                      1.200     4.670 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[3]
                         net (fo=2, routed)           0.414     5.084    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[3]
    SLICE_X8Y187         LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.021     5.105 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[3]_i_2/O
                         net (fo=1, routed)           0.006     5.111    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[3]_i_2_n_0
    SLICE_X8Y187         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.304    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.323 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.294     2.617    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y187         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[3]/C
                         clock pessimism              0.352     2.969    
                         clock uncertainty            0.222     3.191    
    SLICE_X8Y187         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     3.238    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.238    
                         arrival time                           5.111    
  -------------------------------------------------------------------
                         slack                                  1.873    

Slack (MET) :             1.881ns  (arrival time - required time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        1.645ns  (logic 1.233ns (74.954%)  route 0.412ns (25.046%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.504ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.614ns
    Source Clock Delay      (SCD):    3.470ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.956ns (routing 0.387ns, distribution 0.569ns)
  Clock Net Delay (Destination): 1.291ns (routing 0.633ns, distribution 0.658ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.642    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.731 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.630     2.361    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.413 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.462    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.514 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.956     3.470    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[1])
                                                      1.211     4.681 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[1]
                         net (fo=2, routed)           0.395     5.076    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[1]
    SLICE_X9Y189         LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.022     5.098 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[1]_i_1/O
                         net (fo=1, routed)           0.017     5.115    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[1]_i_1_n_0
    SLICE_X9Y189         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.304    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.323 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.291     2.614    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X9Y189         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[1]/C
                         clock pessimism              0.352     2.966    
                         clock uncertainty            0.222     3.188    
    SLICE_X9Y189         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     3.234    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.234    
                         arrival time                           5.115    
  -------------------------------------------------------------------
                         slack                                  1.881    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.063ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.246ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.063ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxClk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_txclk/D[4]
                            (rising edge-triggered cell OSERDESE3 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.097ns  (logic 0.079ns (1.550%)  route 5.018ns (98.450%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Destination Clock:    2.000ns
  Clock Path Skew:        1.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.581ns = ( 14.581 - 8.000 ) 
    Source Clock Delay      (SCD):    4.510ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.053ns (routing 1.038ns, distribution 1.015ns)
  Clock Net Delay (Destination): 1.656ns (routing 0.951ns, distribution 0.705ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.429    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         2.053     4.510    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X9Y121         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxClk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y121         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.589 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxClk_reg[1]/Q
                         net (fo=1, routed)           5.018     9.607    i_gmii2rgmii/D2
    HDIOLOGIC_M_X0Y29    OSERDESE3                                    r  i_gmii2rgmii/i_rgmii_txclk/D[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    10.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      2.630    12.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    12.901    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.925 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1, routed)           1.656    14.581    i_gmii2rgmii/Clk125_90
    HDIOLOGIC_M_X0Y29    OSERDESE3                                    r  i_gmii2rgmii/i_rgmii_txclk/CLK
                         clock pessimism             -0.498    14.083    
                         clock uncertainty           -0.191    13.892    
    HDIOLOGIC_M_X0Y29    OSERDESE3 (Setup_OPTFF_HDIOLOGIC_M_CLK_D[4])
                                                     -0.222    13.670    i_gmii2rgmii/i_rgmii_txclk
  -------------------------------------------------------------------
                         required time                         13.670    
                         arrival time                          -9.607    
  -------------------------------------------------------------------
                         slack                                  4.063    

Slack (MET) :             4.372ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxClk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_txclk/D[0]
                            (rising edge-triggered cell OSERDESE3 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.787ns  (logic 0.081ns (1.692%)  route 4.706ns (98.308%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Destination Clock:    2.000ns
  Clock Path Skew:        1.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.581ns = ( 14.581 - 8.000 ) 
    Source Clock Delay      (SCD):    4.525ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.068ns (routing 1.038ns, distribution 1.030ns)
  Clock Net Delay (Destination): 1.656ns (routing 0.951ns, distribution 0.705ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.429    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         2.068     4.525    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X9Y115         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxClk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     4.606 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxClk_reg[0]/Q
                         net (fo=1, routed)           4.706     9.312    i_gmii2rgmii/D1
    HDIOLOGIC_M_X0Y29    OSERDESE3                                    r  i_gmii2rgmii/i_rgmii_txclk/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    10.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      2.630    12.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    12.901    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.925 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1, routed)           1.656    14.581    i_gmii2rgmii/Clk125_90
    HDIOLOGIC_M_X0Y29    OSERDESE3                                    r  i_gmii2rgmii/i_rgmii_txclk/CLK
                         clock pessimism             -0.498    14.083    
                         clock uncertainty           -0.191    13.892    
    HDIOLOGIC_M_X0Y29    OSERDESE3 (Setup_OPTFF_HDIOLOGIC_M_CLK_D[0])
                                                     -0.208    13.684    i_gmii2rgmii/i_rgmii_txclk
  -------------------------------------------------------------------
                         required time                         13.684    
                         arrival time                          -9.312    
  -------------------------------------------------------------------
                         slack                                  4.372    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxClk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_txclk/D[0]
                            (rising edge-triggered cell OSERDESE3 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.475ns  (logic 0.040ns (1.616%)  route 2.435ns (98.384%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Destination Clock:    2.000ns
  Clock Path Skew:        2.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.520ns
    Source Clock Delay      (SCD):    2.792ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.139ns (routing 0.566ns, distribution 0.573ns)
  Clock Net Delay (Destination): 1.194ns (routing 0.636ns, distribution 0.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.653 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.139     2.792    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X9Y115         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxClk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     2.832 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxClk_reg[0]/Q
                         net (fo=1, routed)           2.435     5.267    i_gmii2rgmii/D1
    HDIOLOGIC_M_X0Y29    OSERDESE3                                    r  i_gmii2rgmii/i_rgmii_txclk/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      1.705     3.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     3.307    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     3.326 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1, routed)           1.194     4.520    i_gmii2rgmii/Clk125_90
    HDIOLOGIC_M_X0Y29    OSERDESE3                                    r  i_gmii2rgmii/i_rgmii_txclk/CLK
                         clock pessimism              0.352     4.872    
                         clock uncertainty            0.191     5.063    
    HDIOLOGIC_M_X0Y29    OSERDESE3 (Hold_OPTFF_HDIOLOGIC_M_CLK_D[0])
                                                     -0.042     5.021    i_gmii2rgmii/i_rgmii_txclk
  -------------------------------------------------------------------
                         required time                         -5.021    
                         arrival time                           5.267    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxClk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_txclk/D[4]
                            (rising edge-triggered cell OSERDESE3 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.669ns  (logic 0.039ns (1.461%)  route 2.630ns (98.539%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Destination Clock:    2.000ns
  Clock Path Skew:        2.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.520ns
    Source Clock Delay      (SCD):    2.779ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.126ns (routing 0.566ns, distribution 0.560ns)
  Clock Net Delay (Destination): 1.194ns (routing 0.636ns, distribution 0.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.653 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.126     2.779    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X9Y121         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxClk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y121         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.818 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxClk_reg[1]/Q
                         net (fo=1, routed)           2.630     5.448    i_gmii2rgmii/D2
    HDIOLOGIC_M_X0Y29    OSERDESE3                                    r  i_gmii2rgmii/i_rgmii_txclk/D[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      1.705     3.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     3.307    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     3.326 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1, routed)           1.194     4.520    i_gmii2rgmii/Clk125_90
    HDIOLOGIC_M_X0Y29    OSERDESE3                                    r  i_gmii2rgmii/i_rgmii_txclk/CLK
                         clock pessimism              0.352     4.872    
                         clock uncertainty            0.191     5.063    
    HDIOLOGIC_M_X0Y29    OSERDESE3 (Hold_OPTFF_HDIOLOGIC_M_CLK_D[4])
                                                     -0.038     5.025    i_gmii2rgmii/i_rgmii_txclk
  -------------------------------------------------------------------
                         required time                         -5.025    
                         arrival time                           5.448    
  -------------------------------------------------------------------
                         slack                                  0.423    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  RGMII_TX_CLK_90

Setup :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.529ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.226ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/rgmii_txd_gen[1].i_rgmii_txd/CLK
                            (falling edge-triggered cell OSERDESE3 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH1_TXD[1]
                            (output port clocked by RGMII_TX_CLK_90  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_TX_CLK_90
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (RGMII_TX_CLK_90 fall@12.000ns - clk_out1_design_1_clk_wiz_0_0 fall@12.000ns)
  Data Path Delay:        2.728ns  (logic 2.725ns (99.890%)  route 0.003ns (0.110%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        4.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.401ns = ( 20.401 - 12.000 ) 
    Source Clock Delay      (SCD):    4.514ns = ( 8.514 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.057ns (routing 1.038ns, distribution 1.019ns)
  Timing Exception:       MultiCycle Path   Setup -start 0

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     12.000    12.000 f  
    PS8_X0Y0             PS8                          0.000    12.000 f  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171    12.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    12.199 f  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112    14.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127    14.184 f  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    14.429    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    14.457 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         2.057    16.514    i_gmii2rgmii/Clk125
    HDIOLOGIC_S_X0Y26    OSERDESE3                                    f  i_gmii2rgmii/rgmii_txd_gen[1].i_rgmii_txd/CLK
  -------------------------------------------------------------------    -------------------
    HDIOLOGIC_S_X0Y26    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_S_CLK_OQ)
                                                      0.819    17.333 r  i_gmii2rgmii/rgmii_txd_gen[1].i_rgmii_txd/OQ
                         net (fo=1, routed)           0.003    17.336    ETH1_TXD_OBUF[1]
    G10                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.906    19.242 r  ETH1_TXD_OBUF[1]_inst/O
                         net (fo=0)                   0.000    19.242    ETH1_TXD[1]
    G10                                                               r  ETH1_TXD[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_TX_CLK_90 fall edge)
                                                     12.000    12.000 r  
    PS8_X0Y0             PS8                          0.000    12.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    12.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    12.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    14.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      2.630    16.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    16.901    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.925 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.656    18.581    i_gmii2rgmii/Clk125_90
    HDIOLOGIC_M_X0Y29    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_M_CLK_OQ)
                                                      0.262    18.843 f  i_gmii2rgmii/i_rgmii_txclk/OQ
                         net (fo=1, routed)           0.002    18.845    ETH1_TXCLK_OBUF
    F12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.556    20.401 f  ETH1_TXCLK_OBUF_inst/O
                         net (fo=0)                   0.000    20.401    ETH1_TXCLK
    F12                                                               f  ETH1_TXCLK (OUT)
                         clock pessimism              0.259    20.660    
                         clock uncertainty           -0.191    20.468    
                         output delay                -1.000    19.468    
  -------------------------------------------------------------------
                         required time                         19.468    
                         arrival time                         -19.242    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.230ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/rgmii_txd_gen[0].i_rgmii_txd/CLK
                            (falling edge-triggered cell OSERDESE3 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH1_TXD[0]
                            (output port clocked by RGMII_TX_CLK_90  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_TX_CLK_90
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (RGMII_TX_CLK_90 fall@12.000ns - clk_out1_design_1_clk_wiz_0_0 fall@12.000ns)
  Data Path Delay:        2.723ns  (logic 2.720ns (99.890%)  route 0.003ns (0.110%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        4.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.401ns = ( 20.401 - 12.000 ) 
    Source Clock Delay      (SCD):    4.515ns = ( 8.515 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.058ns (routing 1.038ns, distribution 1.020ns)
  Timing Exception:       MultiCycle Path   Setup -start 0

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     12.000    12.000 f  
    PS8_X0Y0             PS8                          0.000    12.000 f  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171    12.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    12.199 f  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112    14.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127    14.184 f  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    14.429    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    14.457 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         2.058    16.515    i_gmii2rgmii/Clk125
    HDIOLOGIC_M_X0Y26    OSERDESE3                                    f  i_gmii2rgmii/rgmii_txd_gen[0].i_rgmii_txd/CLK
  -------------------------------------------------------------------    -------------------
    HDIOLOGIC_M_X0Y26    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_M_CLK_OQ)
                                                      0.818    17.333 r  i_gmii2rgmii/rgmii_txd_gen[0].i_rgmii_txd/OQ
                         net (fo=1, routed)           0.003    17.336    ETH1_TXD_OBUF[0]
    H11                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.902    19.238 r  ETH1_TXD_OBUF[0]_inst/O
                         net (fo=0)                   0.000    19.238    ETH1_TXD[0]
    H11                                                               r  ETH1_TXD[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_TX_CLK_90 fall edge)
                                                     12.000    12.000 r  
    PS8_X0Y0             PS8                          0.000    12.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    12.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    12.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    14.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      2.630    16.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    16.901    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.925 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.656    18.581    i_gmii2rgmii/Clk125_90
    HDIOLOGIC_M_X0Y29    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_M_CLK_OQ)
                                                      0.262    18.843 f  i_gmii2rgmii/i_rgmii_txclk/OQ
                         net (fo=1, routed)           0.002    18.845    ETH1_TXCLK_OBUF
    F12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.556    20.401 f  ETH1_TXCLK_OBUF_inst/O
                         net (fo=0)                   0.000    20.401    ETH1_TXCLK
    F12                                                               f  ETH1_TXCLK (OUT)
                         clock pessimism              0.259    20.660    
                         clock uncertainty           -0.191    20.468    
                         output delay                -1.000    19.468    
  -------------------------------------------------------------------
                         required time                         19.468    
                         arrival time                         -19.238    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.233ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/rgmii_txd_gen[2].i_rgmii_txd/CLK
                            (falling edge-triggered cell OSERDESE3 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH1_TXD[2]
                            (output port clocked by RGMII_TX_CLK_90  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_TX_CLK_90
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (RGMII_TX_CLK_90 fall@12.000ns - clk_out1_design_1_clk_wiz_0_0 fall@12.000ns)
  Data Path Delay:        2.724ns  (logic 2.721ns (99.890%)  route 0.003ns (0.110%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        4.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.401ns = ( 20.401 - 12.000 ) 
    Source Clock Delay      (SCD):    4.512ns = ( 8.512 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.055ns (routing 1.038ns, distribution 1.017ns)
  Timing Exception:       MultiCycle Path   Setup -start 0

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     12.000    12.000 f  
    PS8_X0Y0             PS8                          0.000    12.000 f  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171    12.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    12.199 f  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112    14.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127    14.184 f  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    14.429    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    14.457 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         2.055    16.512    i_gmii2rgmii/Clk125
    HDIOLOGIC_M_X0Y27    OSERDESE3                                    f  i_gmii2rgmii/rgmii_txd_gen[2].i_rgmii_txd/CLK
  -------------------------------------------------------------------    -------------------
    HDIOLOGIC_M_X0Y27    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_M_CLK_OQ)
                                                      0.818    17.330 r  i_gmii2rgmii/rgmii_txd_gen[2].i_rgmii_txd/OQ
                         net (fo=1, routed)           0.003    17.333    ETH1_TXD_OBUF[2]
    J12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.903    19.236 r  ETH1_TXD_OBUF[2]_inst/O
                         net (fo=0)                   0.000    19.236    ETH1_TXD[2]
    J12                                                               r  ETH1_TXD[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_TX_CLK_90 fall edge)
                                                     12.000    12.000 r  
    PS8_X0Y0             PS8                          0.000    12.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    12.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    12.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    14.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      2.630    16.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    16.901    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.925 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.656    18.581    i_gmii2rgmii/Clk125_90
    HDIOLOGIC_M_X0Y29    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_M_CLK_OQ)
                                                      0.262    18.843 f  i_gmii2rgmii/i_rgmii_txclk/OQ
                         net (fo=1, routed)           0.002    18.845    ETH1_TXCLK_OBUF
    F12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.556    20.401 f  ETH1_TXCLK_OBUF_inst/O
                         net (fo=0)                   0.000    20.401    ETH1_TXCLK
    F12                                                               f  ETH1_TXCLK (OUT)
                         clock pessimism              0.259    20.660    
                         clock uncertainty           -0.191    20.468    
                         output delay                -1.000    19.468    
  -------------------------------------------------------------------
                         required time                         19.468    
                         arrival time                         -19.236    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.238ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/rgmii_txd_gen[3].i_rgmii_txd/CLK
                            (falling edge-triggered cell OSERDESE3 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH1_TXD[3]
                            (output port clocked by RGMII_TX_CLK_90  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_TX_CLK_90
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (RGMII_TX_CLK_90 fall@12.000ns - clk_out1_design_1_clk_wiz_0_0 fall@12.000ns)
  Data Path Delay:        2.720ns  (logic 2.717ns (99.890%)  route 0.003ns (0.110%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        4.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.401ns = ( 20.401 - 12.000 ) 
    Source Clock Delay      (SCD):    4.510ns = ( 8.510 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.053ns (routing 1.038ns, distribution 1.015ns)
  Timing Exception:       MultiCycle Path   Setup -start 0

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     12.000    12.000 f  
    PS8_X0Y0             PS8                          0.000    12.000 f  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171    12.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    12.199 f  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112    14.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127    14.184 f  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    14.429    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    14.457 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         2.053    16.510    i_gmii2rgmii/Clk125
    HDIOLOGIC_S_X0Y27    OSERDESE3                                    f  i_gmii2rgmii/rgmii_txd_gen[3].i_rgmii_txd/CLK
  -------------------------------------------------------------------    -------------------
    HDIOLOGIC_S_X0Y27    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_S_CLK_OQ)
                                                      0.819    17.329 r  i_gmii2rgmii/rgmii_txd_gen[3].i_rgmii_txd/OQ
                         net (fo=1, routed)           0.003    17.332    ETH1_TXD_OBUF[3]
    H12                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.898    19.230 r  ETH1_TXD_OBUF[3]_inst/O
                         net (fo=0)                   0.000    19.230    ETH1_TXD[3]
    H12                                                               r  ETH1_TXD[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_TX_CLK_90 fall edge)
                                                     12.000    12.000 r  
    PS8_X0Y0             PS8                          0.000    12.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    12.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    12.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    14.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      2.630    16.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    16.901    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.925 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.656    18.581    i_gmii2rgmii/Clk125_90
    HDIOLOGIC_M_X0Y29    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_M_CLK_OQ)
                                                      0.262    18.843 f  i_gmii2rgmii/i_rgmii_txclk/OQ
                         net (fo=1, routed)           0.002    18.845    ETH1_TXCLK_OBUF
    F12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.556    20.401 f  ETH1_TXCLK_OBUF_inst/O
                         net (fo=0)                   0.000    20.401    ETH1_TXCLK
    F12                                                               f  ETH1_TXCLK (OUT)
                         clock pessimism              0.259    20.660    
                         clock uncertainty           -0.191    20.468    
                         output delay                -1.000    19.468    
  -------------------------------------------------------------------
                         required time                         19.468    
                         arrival time                         -19.230    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.241ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_txctl/CLK
                            (falling edge-triggered cell OSERDESE3 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH1_TXCTL
                            (output port clocked by RGMII_TX_CLK_90  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_TX_CLK_90
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (RGMII_TX_CLK_90 fall@12.000ns - clk_out1_design_1_clk_wiz_0_0 fall@12.000ns)
  Data Path Delay:        2.729ns  (logic 2.726ns (99.890%)  route 0.003ns (0.110%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        4.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.401ns = ( 20.401 - 12.000 ) 
    Source Clock Delay      (SCD):    4.498ns = ( 8.498 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.041ns (routing 1.038ns, distribution 1.003ns)
  Timing Exception:       MultiCycle Path   Setup -start 0

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     12.000    12.000 f  
    PS8_X0Y0             PS8                          0.000    12.000 f  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171    12.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    12.199 f  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112    14.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127    14.184 f  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    14.429    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    14.457 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         2.041    16.498    i_gmii2rgmii/Clk125
    HDIOLOGIC_S_X0Y29    OSERDESE3                                    f  i_gmii2rgmii/i_rgmii_txctl/CLK
  -------------------------------------------------------------------    -------------------
    HDIOLOGIC_S_X0Y29    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_S_CLK_OQ)
                                                      0.819    17.317 r  i_gmii2rgmii/i_rgmii_txctl/OQ
                         net (fo=1, routed)           0.003    17.320    ETH1_TXCTL_OBUF
    F11                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.907    19.227 r  ETH1_TXCTL_OBUF_inst/O
                         net (fo=0)                   0.000    19.227    ETH1_TXCTL
    F11                                                               r  ETH1_TXCTL (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_TX_CLK_90 fall edge)
                                                     12.000    12.000 r  
    PS8_X0Y0             PS8                          0.000    12.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    12.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    12.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    14.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      2.630    16.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    16.901    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.925 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.656    18.581    i_gmii2rgmii/Clk125_90
    HDIOLOGIC_M_X0Y29    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_M_CLK_OQ)
                                                      0.262    18.843 f  i_gmii2rgmii/i_rgmii_txclk/OQ
                         net (fo=1, routed)           0.002    18.845    ETH1_TXCLK_OBUF
    F12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.556    20.401 f  ETH1_TXCLK_OBUF_inst/O
                         net (fo=0)                   0.000    20.401    ETH1_TXCLK
    F12                                                               f  ETH1_TXCLK (OUT)
                         clock pessimism              0.259    20.660    
                         clock uncertainty           -0.191    20.468    
                         output delay                -1.000    19.468    
  -------------------------------------------------------------------
                         required time                         19.468    
                         arrival time                         -19.227    
  -------------------------------------------------------------------
                         slack                                  0.241    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_txctl/CLK
                            (rising edge-triggered cell OSERDESE3 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH1_TXCTL
                            (output port clocked by RGMII_TX_CLK_90  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_TX_CLK_90
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (RGMII_TX_CLK_90 fall@4.000ns - clk_out1_design_1_clk_wiz_0_0 rise@8.000ns)
  Data Path Delay:        1.811ns  (logic 1.809ns (99.890%)  route 0.002ns (0.110%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        4.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.081ns = ( 13.081 - 4.000 ) 
    Source Clock Delay      (SCD):    4.731ns = ( 12.731 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.810ns (routing 0.944ns, distribution 0.866ns)
  Timing Exception:       MultiCycle Path   Hold  -start 0

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    10.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.897    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.921 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.810    12.731    i_gmii2rgmii/Clk125
    HDIOLOGIC_S_X0Y29    OSERDESE3                                    r  i_gmii2rgmii/i_rgmii_txctl/CLK
  -------------------------------------------------------------------    -------------------
    HDIOLOGIC_S_X0Y29    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_S_CLK_OQ)
                                                      0.253    12.984 r  i_gmii2rgmii/i_rgmii_txctl/OQ
                         net (fo=1, routed)           0.002    12.986    ETH1_TXCTL_OBUF
    F11                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.556    14.542 r  ETH1_TXCTL_OBUF_inst/O
                         net (fo=0)                   0.000    14.542    ETH1_TXCTL
    F11                                                               r  ETH1_TXCTL (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_TX_CLK_90 fall edge)
                                                      4.000     4.000 f  
    PS8_X0Y0             PS8                          0.000     4.000 f  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     4.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     4.199 f  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     6.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      1.873     8.184 f  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     8.434    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.462 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.891    10.353    i_gmii2rgmii/Clk125_90
    HDIOLOGIC_M_X0Y29    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_M_CLK_OQ)
                                                      0.818    11.171 f  i_gmii2rgmii/i_rgmii_txclk/OQ
                         net (fo=1, routed)           0.003    11.174    ETH1_TXCLK_OBUF
    F12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.907    13.081 f  ETH1_TXCLK_OBUF_inst/O
                         net (fo=0)                   0.000    13.081    ETH1_TXCLK
    F12                                                               f  ETH1_TXCLK (OUT)
                         clock pessimism             -0.259    12.822    
                         clock uncertainty            0.191    13.013    
                         output delay                 1.000    14.013    
  -------------------------------------------------------------------
                         required time                        -14.013    
                         arrival time                          14.542    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/rgmii_txd_gen[3].i_rgmii_txd/CLK
                            (rising edge-triggered cell OSERDESE3 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH1_TXD[3]
                            (output port clocked by RGMII_TX_CLK_90  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_TX_CLK_90
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (RGMII_TX_CLK_90 fall@4.000ns - clk_out1_design_1_clk_wiz_0_0 rise@8.000ns)
  Data Path Delay:        1.802ns  (logic 1.800ns (99.889%)  route 0.002ns (0.111%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        4.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.081ns = ( 13.081 - 4.000 ) 
    Source Clock Delay      (SCD):    4.743ns = ( 12.743 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.822ns (routing 0.944ns, distribution 0.878ns)
  Timing Exception:       MultiCycle Path   Hold  -start 0

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    10.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.897    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.921 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.822    12.743    i_gmii2rgmii/Clk125
    HDIOLOGIC_S_X0Y27    OSERDESE3                                    r  i_gmii2rgmii/rgmii_txd_gen[3].i_rgmii_txd/CLK
  -------------------------------------------------------------------    -------------------
    HDIOLOGIC_S_X0Y27    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_S_CLK_OQ)
                                                      0.253    12.996 r  i_gmii2rgmii/rgmii_txd_gen[3].i_rgmii_txd/OQ
                         net (fo=1, routed)           0.002    12.998    ETH1_TXD_OBUF[3]
    H12                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.547    14.545 r  ETH1_TXD_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.545    ETH1_TXD[3]
    H12                                                               r  ETH1_TXD[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_TX_CLK_90 fall edge)
                                                      4.000     4.000 f  
    PS8_X0Y0             PS8                          0.000     4.000 f  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     4.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     4.199 f  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     6.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      1.873     8.184 f  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     8.434    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.462 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.891    10.353    i_gmii2rgmii/Clk125_90
    HDIOLOGIC_M_X0Y29    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_M_CLK_OQ)
                                                      0.818    11.171 f  i_gmii2rgmii/i_rgmii_txclk/OQ
                         net (fo=1, routed)           0.003    11.174    ETH1_TXCLK_OBUF
    F12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.907    13.081 f  ETH1_TXCLK_OBUF_inst/O
                         net (fo=0)                   0.000    13.081    ETH1_TXCLK
    F12                                                               f  ETH1_TXCLK (OUT)
                         clock pessimism             -0.259    12.822    
                         clock uncertainty            0.191    13.013    
                         output delay                 1.000    14.013    
  -------------------------------------------------------------------
                         required time                        -14.013    
                         arrival time                          14.545    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/rgmii_txd_gen[1].i_rgmii_txd/CLK
                            (rising edge-triggered cell OSERDESE3 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH1_TXD[1]
                            (output port clocked by RGMII_TX_CLK_90  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_TX_CLK_90
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (RGMII_TX_CLK_90 fall@4.000ns - clk_out1_design_1_clk_wiz_0_0 rise@8.000ns)
  Data Path Delay:        1.810ns  (logic 1.808ns (99.890%)  route 0.002ns (0.111%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        4.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.081ns = ( 13.081 - 4.000 ) 
    Source Clock Delay      (SCD):    4.746ns = ( 12.746 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.825ns (routing 0.944ns, distribution 0.881ns)
  Timing Exception:       MultiCycle Path   Hold  -start 0

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    10.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.897    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.921 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.825    12.746    i_gmii2rgmii/Clk125
    HDIOLOGIC_S_X0Y26    OSERDESE3                                    r  i_gmii2rgmii/rgmii_txd_gen[1].i_rgmii_txd/CLK
  -------------------------------------------------------------------    -------------------
    HDIOLOGIC_S_X0Y26    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_S_CLK_OQ)
                                                      0.253    12.999 r  i_gmii2rgmii/rgmii_txd_gen[1].i_rgmii_txd/OQ
                         net (fo=1, routed)           0.002    13.001    ETH1_TXD_OBUF[1]
    G10                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.555    14.556 r  ETH1_TXD_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.556    ETH1_TXD[1]
    G10                                                               r  ETH1_TXD[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_TX_CLK_90 fall edge)
                                                      4.000     4.000 f  
    PS8_X0Y0             PS8                          0.000     4.000 f  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     4.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     4.199 f  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     6.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      1.873     8.184 f  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     8.434    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.462 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.891    10.353    i_gmii2rgmii/Clk125_90
    HDIOLOGIC_M_X0Y29    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_M_CLK_OQ)
                                                      0.818    11.171 f  i_gmii2rgmii/i_rgmii_txclk/OQ
                         net (fo=1, routed)           0.003    11.174    ETH1_TXCLK_OBUF
    F12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.907    13.081 f  ETH1_TXCLK_OBUF_inst/O
                         net (fo=0)                   0.000    13.081    ETH1_TXCLK
    F12                                                               f  ETH1_TXCLK (OUT)
                         clock pessimism             -0.259    12.822    
                         clock uncertainty            0.191    13.013    
                         output delay                 1.000    14.013    
  -------------------------------------------------------------------
                         required time                        -14.013    
                         arrival time                          14.556    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/rgmii_txd_gen[2].i_rgmii_txd/CLK
                            (rising edge-triggered cell OSERDESE3 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH1_TXD[2]
                            (output port clocked by RGMII_TX_CLK_90  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_TX_CLK_90
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (RGMII_TX_CLK_90 fall@4.000ns - clk_out1_design_1_clk_wiz_0_0 rise@8.000ns)
  Data Path Delay:        1.816ns  (logic 1.814ns (99.890%)  route 0.002ns (0.110%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        4.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.081ns = ( 13.081 - 4.000 ) 
    Source Clock Delay      (SCD):    4.745ns = ( 12.745 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.824ns (routing 0.944ns, distribution 0.880ns)
  Timing Exception:       MultiCycle Path   Hold  -start 0

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    10.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.897    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.921 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.824    12.745    i_gmii2rgmii/Clk125
    HDIOLOGIC_M_X0Y27    OSERDESE3                                    r  i_gmii2rgmii/rgmii_txd_gen[2].i_rgmii_txd/CLK
  -------------------------------------------------------------------    -------------------
    HDIOLOGIC_M_X0Y27    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_M_CLK_OQ)
                                                      0.262    13.007 r  i_gmii2rgmii/rgmii_txd_gen[2].i_rgmii_txd/OQ
                         net (fo=1, routed)           0.002    13.009    ETH1_TXD_OBUF[2]
    J12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.552    14.561 r  ETH1_TXD_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.561    ETH1_TXD[2]
    J12                                                               r  ETH1_TXD[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_TX_CLK_90 fall edge)
                                                      4.000     4.000 f  
    PS8_X0Y0             PS8                          0.000     4.000 f  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     4.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     4.199 f  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     6.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      1.873     8.184 f  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     8.434    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.462 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.891    10.353    i_gmii2rgmii/Clk125_90
    HDIOLOGIC_M_X0Y29    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_M_CLK_OQ)
                                                      0.818    11.171 f  i_gmii2rgmii/i_rgmii_txclk/OQ
                         net (fo=1, routed)           0.003    11.174    ETH1_TXCLK_OBUF
    F12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.907    13.081 f  ETH1_TXCLK_OBUF_inst/O
                         net (fo=0)                   0.000    13.081    ETH1_TXCLK
    F12                                                               f  ETH1_TXCLK (OUT)
                         clock pessimism             -0.259    12.822    
                         clock uncertainty            0.191    13.013    
                         output delay                 1.000    14.013    
  -------------------------------------------------------------------
                         required time                        -14.013    
                         arrival time                          14.561    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/rgmii_txd_gen[0].i_rgmii_txd/CLK
                            (rising edge-triggered cell OSERDESE3 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH1_TXD[0]
                            (output port clocked by RGMII_TX_CLK_90  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_TX_CLK_90
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (RGMII_TX_CLK_90 fall@4.000ns - clk_out1_design_1_clk_wiz_0_0 rise@8.000ns)
  Data Path Delay:        1.815ns  (logic 1.813ns (99.890%)  route 0.002ns (0.110%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        4.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.081ns = ( 13.081 - 4.000 ) 
    Source Clock Delay      (SCD):    4.747ns = ( 12.747 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.826ns (routing 0.944ns, distribution 0.882ns)
  Timing Exception:       MultiCycle Path   Hold  -start 0

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    10.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.897    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.921 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.826    12.747    i_gmii2rgmii/Clk125
    HDIOLOGIC_M_X0Y26    OSERDESE3                                    r  i_gmii2rgmii/rgmii_txd_gen[0].i_rgmii_txd/CLK
  -------------------------------------------------------------------    -------------------
    HDIOLOGIC_M_X0Y26    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_M_CLK_OQ)
                                                      0.262    13.009 r  i_gmii2rgmii/rgmii_txd_gen[0].i_rgmii_txd/OQ
                         net (fo=1, routed)           0.002    13.011    ETH1_TXD_OBUF[0]
    H11                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.551    14.562 r  ETH1_TXD_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.562    ETH1_TXD[0]
    H11                                                               r  ETH1_TXD[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_TX_CLK_90 fall edge)
                                                      4.000     4.000 f  
    PS8_X0Y0             PS8                          0.000     4.000 f  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     4.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     4.199 f  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     6.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      1.873     8.184 f  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     8.434    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.462 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.891    10.353    i_gmii2rgmii/Clk125_90
    HDIOLOGIC_M_X0Y29    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_M_CLK_OQ)
                                                      0.818    11.171 f  i_gmii2rgmii/i_rgmii_txclk/OQ
                         net (fo=1, routed)           0.003    11.174    ETH1_TXCLK_OBUF
    F12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.907    13.081 f  ETH1_TXCLK_OBUF_inst/O
                         net (fo=0)                   0.000    13.081    ETH1_TXCLK
    F12                                                               f  ETH1_TXCLK (OUT)
                         clock pessimism             -0.259    12.822    
                         clock uncertainty            0.191    13.013    
                         output delay                 1.000    14.013    
  -------------------------------------------------------------------
                         required time                        -14.013    
                         arrival time                          14.562    
  -------------------------------------------------------------------
                         slack                                  0.549    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out3_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.893ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.301ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.893ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/BitRate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_mux0/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@32.000ns)
  Data Path Delay:        1.831ns  (logic 0.194ns (10.595%)  route 1.637ns (89.405%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.946ns = ( 43.946 - 40.000 ) 
    Source Clock Delay      (SCD):    4.520ns = ( 36.520 - 32.000 ) 
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.063ns (routing 1.038ns, distribution 1.025ns)
  Clock Net Delay (Destination): 0.072ns (routing 0.004ns, distribution 0.068ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    PS8_X0Y0             PS8                          0.000    32.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171    32.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    32.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112    34.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127    34.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    34.429    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    34.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         2.063    36.520    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X10Y115        FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/BitRate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y115        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078    36.598 f  i_gmii2rgmii/i_rgmii_gmii/BitRate_reg[0]/Q
                         net (fo=41, routed)          0.349    36.947    i_gmii2rgmii/i_rgmii_gmii/BitRate[0]
    SLICE_X9Y121         LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.116    37.063 f  i_gmii2rgmii/i_rgmii_gmii/Speed1000En_INST_0/O
                         net (fo=3, routed)           1.288    38.351    i_gmii2rgmii/Speed1000En
    BUFGCTRL_X0Y12       BUFGCTRL                                     r  i_gmii2rgmii/i_rgmii_mux0/CE0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    40.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    40.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    42.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    42.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    42.898    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    42.922 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.872    43.794    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.080    43.874 r  i_gmii2rgmii/i_rgmii_mux1/O
    X1Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.072    43.946    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL                                     r  i_gmii2rgmii/i_rgmii_mux0/I0
                         clock pessimism             -0.498    43.448    
                         clock uncertainty           -0.209    43.239    
    BUFGCTRL_X0Y12       BUFGCTRL (Setup_BUFGCTRL_I0_CE0)
                                                      0.005    43.244    i_gmii2rgmii/i_rgmii_mux0
  -------------------------------------------------------------------
                         required time                         43.244    
                         arrival time                         -38.351    
  -------------------------------------------------------------------
                         slack                                  4.893    

Slack (MET) :             4.981ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/BitRate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_mux1/CE1
                            (rising edge-triggered cell BUFGCTRL clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@32.000ns)
  Data Path Delay:        1.591ns  (logic 0.151ns (9.491%)  route 1.440ns (90.509%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.794ns = ( 43.794 - 40.000 ) 
    Source Clock Delay      (SCD):    4.520ns = ( 36.520 - 32.000 ) 
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.063ns (routing 1.038ns, distribution 1.025ns)
  Clock Net Delay (Destination): 0.872ns (routing 0.001ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    PS8_X0Y0             PS8                          0.000    32.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171    32.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    32.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112    34.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127    34.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    34.429    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    34.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         2.063    36.520    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X10Y115        FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/BitRate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y115        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078    36.598 f  i_gmii2rgmii/i_rgmii_gmii/BitRate_reg[0]/Q
                         net (fo=41, routed)          0.234    36.832    i_gmii2rgmii/i_rgmii_gmii/BitRate[0]
    SLICE_X9Y115         LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.073    36.905 r  i_gmii2rgmii/i_rgmii_gmii/Speed100En_INST_0/O
                         net (fo=2, routed)           1.206    38.111    i_gmii2rgmii/Speed100En
    BUFGCTRL_X0Y13       BUFGCTRL                                     r  i_gmii2rgmii/i_rgmii_mux1/CE1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    40.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    40.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    42.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    42.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    42.898    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    42.922 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1, routed)           0.872    43.794    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL                                     r  i_gmii2rgmii/i_rgmii_mux1/I1
                         clock pessimism             -0.498    43.296    
                         clock uncertainty           -0.209    43.087    
    BUFGCTRL_X0Y13       BUFGCTRL (Setup_BUFGCTRL_I1_CE1)
                                                      0.005    43.092    i_gmii2rgmii/i_rgmii_mux1
  -------------------------------------------------------------------
                         required time                         43.092    
                         arrival time                         -38.111    
  -------------------------------------------------------------------
                         slack                                  4.981    

Slack (MET) :             5.346ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxEr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxEr_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@32.000ns)
  Data Path Delay:        3.012ns  (logic 0.079ns (2.623%)  route 2.933ns (97.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.545ns = ( 45.545 - 40.000 ) 
    Source Clock Delay      (SCD):    4.505ns = ( 36.505 - 32.000 ) 
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.048ns (routing 1.038ns, distribution 1.010ns)
  Clock Net Delay (Destination): 1.520ns (routing 0.639ns, distribution 0.881ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    PS8_X0Y0             PS8                          0.000    32.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171    32.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    32.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112    34.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127    34.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    34.429    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    34.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         2.048    36.505    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X9Y121         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxEr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y121         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079    36.584 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxEr_reg/Q
                         net (fo=2, routed)           2.933    39.517    i_gmii2rgmii/Gmii_RxEr
    SLICE_X3Y121         FDRE                                         r  i_gmii2rgmii/Gmii_RxEr_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    40.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    40.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    42.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    42.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    42.898    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    42.922 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.872    43.794    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.080    43.874 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072    43.946    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    44.025 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.520    45.545    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y121         FDRE                                         r  i_gmii2rgmii/Gmii_RxEr_sync_reg/C
                         clock pessimism             -0.498    45.047    
                         clock uncertainty           -0.209    44.838    
    SLICE_X3Y121         FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.025    44.863    i_gmii2rgmii/Gmii_RxEr_sync_reg
  -------------------------------------------------------------------
                         required time                         44.863    
                         arrival time                         -39.517    
  -------------------------------------------------------------------
                         slack                                  5.346    

Slack (MET) :             5.378ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@32.000ns)
  Data Path Delay:        2.980ns  (logic 0.080ns (2.685%)  route 2.900ns (97.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.545ns = ( 45.545 - 40.000 ) 
    Source Clock Delay      (SCD):    4.505ns = ( 36.505 - 32.000 ) 
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.048ns (routing 1.038ns, distribution 1.010ns)
  Clock Net Delay (Destination): 1.520ns (routing 0.639ns, distribution 0.881ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    PS8_X0Y0             PS8                          0.000    32.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171    32.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    32.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112    34.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127    34.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    34.429    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    34.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         2.048    36.505    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X9Y120         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y120         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080    36.585 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[5]/Q
                         net (fo=1, routed)           2.900    39.485    i_gmii2rgmii/Gmii_RxD[5]
    SLICE_X3Y121         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    40.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    40.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    42.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    42.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    42.898    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    42.922 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.872    43.794    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.080    43.874 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072    43.946    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    44.025 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.520    45.545    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y121         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[5]/C
                         clock pessimism             -0.498    45.047    
                         clock uncertainty           -0.209    44.838    
    SLICE_X3Y121         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025    44.863    i_gmii2rgmii/Gmii_RxD_sync_reg[5]
  -------------------------------------------------------------------
                         required time                         44.863    
                         arrival time                         -39.485    
  -------------------------------------------------------------------
                         slack                                  5.378    

Slack (MET) :             5.391ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@32.000ns)
  Data Path Delay:        2.967ns  (logic 0.079ns (2.663%)  route 2.888ns (97.337%))
  Logic Levels:           0  
  Clock Path Skew:        0.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.545ns = ( 45.545 - 40.000 ) 
    Source Clock Delay      (SCD):    4.505ns = ( 36.505 - 32.000 ) 
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.048ns (routing 1.038ns, distribution 1.010ns)
  Clock Net Delay (Destination): 1.520ns (routing 0.639ns, distribution 0.881ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    PS8_X0Y0             PS8                          0.000    32.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171    32.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    32.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112    34.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127    34.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    34.429    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    34.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         2.048    36.505    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X9Y120         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y120         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079    36.584 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[0]/Q
                         net (fo=1, routed)           2.888    39.472    i_gmii2rgmii/Gmii_RxD[0]
    SLICE_X3Y121         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    40.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    40.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    42.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    42.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    42.898    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    42.922 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.872    43.794    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.080    43.874 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072    43.946    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    44.025 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.520    45.545    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y121         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[0]/C
                         clock pessimism             -0.498    45.047    
                         clock uncertainty           -0.209    44.838    
    SLICE_X3Y121         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025    44.863    i_gmii2rgmii/Gmii_RxD_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         44.863    
                         arrival time                         -39.472    
  -------------------------------------------------------------------
                         slack                                  5.391    

Slack (MET) :             5.434ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@32.000ns)
  Data Path Delay:        2.925ns  (logic 0.081ns (2.769%)  route 2.844ns (97.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.546ns = ( 45.546 - 40.000 ) 
    Source Clock Delay      (SCD):    4.505ns = ( 36.505 - 32.000 ) 
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.048ns (routing 1.038ns, distribution 1.010ns)
  Clock Net Delay (Destination): 1.521ns (routing 0.639ns, distribution 0.882ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    PS8_X0Y0             PS8                          0.000    32.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171    32.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    32.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112    34.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127    34.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    34.429    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    34.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         2.048    36.505    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X9Y120         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y120         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081    36.586 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[4]/Q
                         net (fo=1, routed)           2.844    39.430    i_gmii2rgmii/Gmii_RxD[4]
    SLICE_X1Y121         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    40.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    40.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    42.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    42.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    42.898    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    42.922 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.872    43.794    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.080    43.874 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072    43.946    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    44.025 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.521    45.546    i_gmii2rgmii/GMII_tx_clk
    SLICE_X1Y121         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[4]/C
                         clock pessimism             -0.498    45.048    
                         clock uncertainty           -0.209    44.839    
    SLICE_X1Y121         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025    44.864    i_gmii2rgmii/Gmii_RxD_sync_reg[4]
  -------------------------------------------------------------------
                         required time                         44.864    
                         arrival time                         -39.430    
  -------------------------------------------------------------------
                         slack                                  5.434    

Slack (MET) :             5.528ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@32.000ns)
  Data Path Delay:        2.830ns  (logic 0.079ns (2.792%)  route 2.751ns (97.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.561ns = ( 45.561 - 40.000 ) 
    Source Clock Delay      (SCD):    4.521ns = ( 36.521 - 32.000 ) 
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.064ns (routing 1.038ns, distribution 1.026ns)
  Clock Net Delay (Destination): 1.536ns (routing 0.639ns, distribution 0.897ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    PS8_X0Y0             PS8                          0.000    32.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171    32.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    32.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112    34.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127    34.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    34.429    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    34.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         2.064    36.521    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X9Y118         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y118         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079    36.600 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[7]/Q
                         net (fo=1, routed)           2.751    39.351    i_gmii2rgmii/Gmii_RxD[7]
    SLICE_X2Y119         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    40.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    40.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    42.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    42.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    42.898    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    42.922 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.872    43.794    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.080    43.874 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072    43.946    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    44.025 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.536    45.561    i_gmii2rgmii/GMII_tx_clk
    SLICE_X2Y119         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[7]/C
                         clock pessimism             -0.498    45.063    
                         clock uncertainty           -0.209    44.854    
    SLICE_X2Y119         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025    44.879    i_gmii2rgmii/Gmii_RxD_sync_reg[7]
  -------------------------------------------------------------------
                         required time                         44.879    
                         arrival time                         -39.351    
  -------------------------------------------------------------------
                         slack                                  5.528    

Slack (MET) :             5.635ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@32.000ns)
  Data Path Delay:        2.721ns  (logic 0.081ns (2.977%)  route 2.640ns (97.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.559ns = ( 45.559 - 40.000 ) 
    Source Clock Delay      (SCD):    4.521ns = ( 36.521 - 32.000 ) 
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.064ns (routing 1.038ns, distribution 1.026ns)
  Clock Net Delay (Destination): 1.534ns (routing 0.639ns, distribution 0.895ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    PS8_X0Y0             PS8                          0.000    32.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171    32.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    32.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112    34.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127    34.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    34.429    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    34.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         2.064    36.521    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X9Y118         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y118         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081    36.602 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[3]/Q
                         net (fo=1, routed)           2.640    39.242    i_gmii2rgmii/Gmii_RxD[3]
    SLICE_X8Y118         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    40.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    40.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    42.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    42.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    42.898    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    42.922 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.872    43.794    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.080    43.874 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072    43.946    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    44.025 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.534    45.559    i_gmii2rgmii/GMII_tx_clk
    SLICE_X8Y118         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[3]/C
                         clock pessimism             -0.498    45.061    
                         clock uncertainty           -0.209    44.852    
    SLICE_X8Y118         FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.025    44.877    i_gmii2rgmii/Gmii_RxD_sync_reg[3]
  -------------------------------------------------------------------
                         required time                         44.877    
                         arrival time                         -39.242    
  -------------------------------------------------------------------
                         slack                                  5.635    

Slack (MET) :             5.651ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@32.000ns)
  Data Path Delay:        2.707ns  (logic 0.079ns (2.918%)  route 2.628ns (97.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.545ns = ( 45.545 - 40.000 ) 
    Source Clock Delay      (SCD):    4.505ns = ( 36.505 - 32.000 ) 
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.048ns (routing 1.038ns, distribution 1.010ns)
  Clock Net Delay (Destination): 1.520ns (routing 0.639ns, distribution 0.881ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    PS8_X0Y0             PS8                          0.000    32.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171    32.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    32.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112    34.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127    34.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    34.429    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    34.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         2.048    36.505    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X9Y120         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y120         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079    36.584 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[1]/Q
                         net (fo=1, routed)           2.628    39.212    i_gmii2rgmii/Gmii_RxD[1]
    SLICE_X3Y121         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    40.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    40.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    42.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    42.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    42.898    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    42.922 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.872    43.794    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.080    43.874 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072    43.946    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    44.025 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.520    45.545    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y121         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[1]/C
                         clock pessimism             -0.498    45.047    
                         clock uncertainty           -0.209    44.838    
    SLICE_X3Y121         FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.025    44.863    i_gmii2rgmii/Gmii_RxD_sync_reg[1]
  -------------------------------------------------------------------
                         required time                         44.863    
                         arrival time                         -39.212    
  -------------------------------------------------------------------
                         slack                                  5.651    

Slack (MET) :             5.651ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@32.000ns)
  Data Path Delay:        2.706ns  (logic 0.079ns (2.919%)  route 2.627ns (97.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.560ns = ( 45.560 - 40.000 ) 
    Source Clock Delay      (SCD):    4.521ns = ( 36.521 - 32.000 ) 
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.064ns (routing 1.038ns, distribution 1.026ns)
  Clock Net Delay (Destination): 1.535ns (routing 0.639ns, distribution 0.896ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    PS8_X0Y0             PS8                          0.000    32.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171    32.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    32.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112    34.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127    34.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    34.429    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    34.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         2.064    36.521    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X9Y118         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y118         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079    36.600 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[2]/Q
                         net (fo=1, routed)           2.627    39.227    i_gmii2rgmii/Gmii_RxD[2]
    SLICE_X1Y119         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    40.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    40.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    42.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    42.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    42.898    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    42.922 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.872    43.794    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.080    43.874 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072    43.946    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    44.025 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.535    45.560    i_gmii2rgmii/GMII_tx_clk
    SLICE_X1Y119         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[2]/C
                         clock pessimism             -0.498    45.062    
                         clock uncertainty           -0.209    44.853    
    SLICE_X1Y119         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025    44.878    i_gmii2rgmii/Gmii_RxD_sync_reg[2]
  -------------------------------------------------------------------
                         required time                         44.878    
                         arrival time                         -39.227    
  -------------------------------------------------------------------
                         slack                                  5.651    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.293ns  (logic 0.040ns (3.094%)  route 1.253ns (96.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.736ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.173ns
    Source Clock Delay      (SCD):    2.789ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.136ns (routing 0.566ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.087ns (routing 0.430ns, distribution 0.657ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.653 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.136     2.789    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X9Y118         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y118         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     2.829 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[6]/Q
                         net (fo=1, routed)           1.253     4.082    i_gmii2rgmii/Gmii_RxD[6]
    SLICE_X1Y119         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     1.304    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.323 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.584     1.907    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.062     1.969 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.025    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.086 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.087     3.173    i_gmii2rgmii/GMII_tx_clk
    SLICE_X1Y119         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[6]/C
                         clock pessimism              0.352     3.525    
                         clock uncertainty            0.209     3.734    
    SLICE_X1Y119         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     3.781    i_gmii2rgmii/Gmii_RxD_sync_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.781    
                         arrival time                           4.082    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxDv_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxDv_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.333ns  (logic 0.040ns (3.001%)  route 1.293ns (96.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.736ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.173ns
    Source Clock Delay      (SCD):    2.789ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.136ns (routing 0.566ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.087ns (routing 0.430ns, distribution 0.657ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.653 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.136     2.789    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X9Y118         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxDv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y118         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     2.829 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxDv_reg/Q
                         net (fo=1, routed)           1.293     4.122    i_gmii2rgmii/Gmii_RxDv
    SLICE_X8Y118         FDRE                                         r  i_gmii2rgmii/Gmii_RxDv_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     1.304    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.323 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.584     1.907    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.062     1.969 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.025    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.086 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.087     3.173    i_gmii2rgmii/GMII_tx_clk
    SLICE_X8Y118         FDRE                                         r  i_gmii2rgmii/Gmii_RxDv_sync_reg/C
                         clock pessimism              0.352     3.525    
                         clock uncertainty            0.209     3.734    
    SLICE_X8Y118         FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.047     3.781    i_gmii2rgmii/Gmii_RxDv_sync_reg
  -------------------------------------------------------------------
                         required time                         -3.781    
                         arrival time                           4.122    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.337ns  (logic 0.039ns (2.917%)  route 1.298ns (97.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.736ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.173ns
    Source Clock Delay      (SCD):    2.789ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.136ns (routing 0.566ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.087ns (routing 0.430ns, distribution 0.657ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.653 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.136     2.789    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X9Y118         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y118         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.828 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[2]/Q
                         net (fo=1, routed)           1.298     4.126    i_gmii2rgmii/Gmii_RxD[2]
    SLICE_X1Y119         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     1.304    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.323 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.584     1.907    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.062     1.969 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.025    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.086 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.087     3.173    i_gmii2rgmii/GMII_tx_clk
    SLICE_X1Y119         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[2]/C
                         clock pessimism              0.352     3.525    
                         clock uncertainty            0.209     3.734    
    SLICE_X1Y119         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.046     3.780    i_gmii2rgmii/Gmii_RxD_sync_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.780    
                         arrival time                           4.126    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.377ns  (logic 0.039ns (2.832%)  route 1.338ns (97.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.732ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.156ns
    Source Clock Delay      (SCD):    2.776ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.123ns (routing 0.566ns, distribution 0.557ns)
  Clock Net Delay (Destination): 1.070ns (routing 0.430ns, distribution 0.640ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.653 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.123     2.776    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X9Y120         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y120         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.815 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[1]/Q
                         net (fo=1, routed)           1.338     4.153    i_gmii2rgmii/Gmii_RxD[1]
    SLICE_X3Y121         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     1.304    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.323 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.584     1.907    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.062     1.969 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.025    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.086 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.070     3.156    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y121         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[1]/C
                         clock pessimism              0.352     3.508    
                         clock uncertainty            0.209     3.717    
    SLICE_X3Y121         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     3.764    i_gmii2rgmii/Gmii_RxD_sync_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.764    
                         arrival time                           4.153    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.405ns  (logic 0.041ns (2.918%)  route 1.364ns (97.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.736ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.173ns
    Source Clock Delay      (SCD):    2.789ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.136ns (routing 0.566ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.087ns (routing 0.430ns, distribution 0.657ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.653 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.136     2.789    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X9Y118         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y118         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.830 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[3]/Q
                         net (fo=1, routed)           1.364     4.194    i_gmii2rgmii/Gmii_RxD[3]
    SLICE_X8Y118         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     1.304    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.323 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.584     1.907    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.062     1.969 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.025    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.086 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.087     3.173    i_gmii2rgmii/GMII_tx_clk
    SLICE_X8Y118         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[3]/C
                         clock pessimism              0.352     3.525    
                         clock uncertainty            0.209     3.734    
    SLICE_X8Y118         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     3.781    i_gmii2rgmii/Gmii_RxD_sync_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.781    
                         arrival time                           4.194    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.435ns  (logic 0.039ns (2.718%)  route 1.396ns (97.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.738ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.175ns
    Source Clock Delay      (SCD):    2.789ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.136ns (routing 0.566ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.089ns (routing 0.430ns, distribution 0.659ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.653 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.136     2.789    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X9Y118         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y118         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.828 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[7]/Q
                         net (fo=1, routed)           1.396     4.224    i_gmii2rgmii/Gmii_RxD[7]
    SLICE_X2Y119         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     1.304    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.323 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.584     1.907    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.062     1.969 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.025    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.086 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.089     3.175    i_gmii2rgmii/GMII_tx_clk
    SLICE_X2Y119         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[7]/C
                         clock pessimism              0.352     3.527    
                         clock uncertainty            0.209     3.736    
    SLICE_X2Y119         FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.046     3.782    i_gmii2rgmii/Gmii_RxD_sync_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.782    
                         arrival time                           4.224    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.477ns  (logic 0.041ns (2.776%)  route 1.436ns (97.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.731ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.155ns
    Source Clock Delay      (SCD):    2.776ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.123ns (routing 0.566ns, distribution 0.557ns)
  Clock Net Delay (Destination): 1.069ns (routing 0.430ns, distribution 0.639ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.653 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.123     2.776    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X9Y120         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y120         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.817 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[4]/Q
                         net (fo=1, routed)           1.436     4.253    i_gmii2rgmii/Gmii_RxD[4]
    SLICE_X1Y121         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     1.304    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.323 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.584     1.907    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.062     1.969 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.025    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.086 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.069     3.155    i_gmii2rgmii/GMII_tx_clk
    SLICE_X1Y121         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[4]/C
                         clock pessimism              0.352     3.507    
                         clock uncertainty            0.209     3.716    
    SLICE_X1Y121         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.046     3.762    i_gmii2rgmii/Gmii_RxD_sync_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.762    
                         arrival time                           4.253    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.486ns  (logic 0.039ns (2.624%)  route 1.447ns (97.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.732ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.156ns
    Source Clock Delay      (SCD):    2.776ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.123ns (routing 0.566ns, distribution 0.557ns)
  Clock Net Delay (Destination): 1.070ns (routing 0.430ns, distribution 0.640ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.653 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.123     2.776    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X9Y120         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y120         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.815 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[0]/Q
                         net (fo=1, routed)           1.447     4.262    i_gmii2rgmii/Gmii_RxD[0]
    SLICE_X3Y121         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     1.304    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.323 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.584     1.907    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.062     1.969 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.025    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.086 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.070     3.156    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y121         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[0]/C
                         clock pessimism              0.352     3.508    
                         clock uncertainty            0.209     3.717    
    SLICE_X3Y121         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     3.763    i_gmii2rgmii/Gmii_RxD_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.763    
                         arrival time                           4.262    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.503ns  (logic 0.040ns (2.661%)  route 1.463ns (97.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.732ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.156ns
    Source Clock Delay      (SCD):    2.776ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.123ns (routing 0.566ns, distribution 0.557ns)
  Clock Net Delay (Destination): 1.070ns (routing 0.430ns, distribution 0.640ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.653 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.123     2.776    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X9Y120         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y120         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     2.816 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[5]/Q
                         net (fo=1, routed)           1.463     4.279    i_gmii2rgmii/Gmii_RxD[5]
    SLICE_X3Y121         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     1.304    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.323 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.584     1.907    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.062     1.969 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.025    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.086 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.070     3.156    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y121         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[5]/C
                         clock pessimism              0.352     3.508    
                         clock uncertainty            0.209     3.717    
    SLICE_X3Y121         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046     3.763    i_gmii2rgmii/Gmii_RxD_sync_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.763    
                         arrival time                           4.279    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.558ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxEr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxEr_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.546ns  (logic 0.039ns (2.523%)  route 1.507ns (97.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.732ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.156ns
    Source Clock Delay      (SCD):    2.776ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.123ns (routing 0.566ns, distribution 0.557ns)
  Clock Net Delay (Destination): 1.070ns (routing 0.430ns, distribution 0.640ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.653 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.123     2.776    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X9Y121         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxEr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y121         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.815 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxEr_reg/Q
                         net (fo=2, routed)           1.507     4.322    i_gmii2rgmii/Gmii_RxEr
    SLICE_X3Y121         FDRE                                         r  i_gmii2rgmii/Gmii_RxEr_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     1.304    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.323 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.584     1.907    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.062     1.969 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.025    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.086 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.070     3.156    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y121         FDRE                                         r  i_gmii2rgmii/Gmii_RxEr_sync_reg/C
                         clock pessimism              0.352     3.508    
                         clock uncertainty            0.209     3.717    
    SLICE_X3Y121         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     3.764    i_gmii2rgmii/Gmii_RxEr_sync_reg
  -------------------------------------------------------------------
                         required time                         -3.764    
                         arrival time                           4.322    
  -------------------------------------------------------------------
                         slack                                  0.558    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  Clk2_5

Setup :            0  Failing Endpoints,  Worst Slack        5.157ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.157ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/BitRate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_mux0/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (Clk2_5 rise@400.000ns - clk_out1_design_1_clk_wiz_0_0 rise@392.000ns)
  Data Path Delay:        1.831ns  (logic 0.194ns (10.595%)  route 1.637ns (89.405%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.795ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.223ns = ( 404.223 - 400.000 ) 
    Source Clock Delay      (SCD):    4.520ns = ( 396.520 - 392.000 ) 
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.063ns (routing 1.038ns, distribution 1.025ns)
  Clock Net Delay (Destination): 0.072ns (routing 0.004ns, distribution 0.068ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    392.000   392.000 r  
    PS8_X0Y0             PS8                          0.000   392.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171   392.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028   392.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112   394.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127   394.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245   394.429    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   394.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         2.063   396.520    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X10Y115        FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/BitRate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y115        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078   396.598 f  i_gmii2rgmii/i_rgmii_gmii/BitRate_reg[0]/Q
                         net (fo=41, routed)          0.349   396.947    i_gmii2rgmii/i_rgmii_gmii/BitRate[0]
    SLICE_X9Y121         LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.116   397.063 f  i_gmii2rgmii/i_rgmii_gmii/Speed1000En_INST_0/O
                         net (fo=3, routed)           1.288   398.351    i_gmii2rgmii/Speed1000En
    BUFGCTRL_X0Y12       BUFGCTRL                                     r  i_gmii2rgmii/i_rgmii_mux0/CE0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)   400.000   400.000 r  
    PS8_X0Y0             PS8                          0.000   400.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135   400.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025   400.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892   402.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630   402.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224   402.906    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132   403.038 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.034   404.072    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.151 r  i_gmii2rgmii/i_rgmii_mux1/O
    X1Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.072   404.223    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL                                     r  i_gmii2rgmii/i_rgmii_mux0/I0
                         clock pessimism             -0.498   403.725    
                         clock uncertainty           -0.222   403.503    
    BUFGCTRL_X0Y12       BUFGCTRL (Setup_BUFGCTRL_I0_CE0)
                                                      0.005   403.508    i_gmii2rgmii/i_rgmii_mux0
  -------------------------------------------------------------------
                         required time                        403.508    
                         arrival time                        -398.351    
  -------------------------------------------------------------------
                         slack                                  5.157    

Slack (MET) :             5.250ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/BitRate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_mux1/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (Clk2_5 rise@400.000ns - clk_out1_design_1_clk_wiz_0_0 rise@392.000ns)
  Data Path Delay:        1.587ns  (logic 0.151ns (9.515%)  route 1.436ns (90.485%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.072ns = ( 404.072 - 400.000 ) 
    Source Clock Delay      (SCD):    4.520ns = ( 396.520 - 392.000 ) 
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.063ns (routing 1.038ns, distribution 1.025ns)
  Clock Net Delay (Destination): 1.034ns (routing 0.009ns, distribution 1.025ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    392.000   392.000 r  
    PS8_X0Y0             PS8                          0.000   392.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171   392.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028   392.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112   394.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127   394.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245   394.429    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   394.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         2.063   396.520    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X10Y115        FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/BitRate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y115        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078   396.598 r  i_gmii2rgmii/i_rgmii_gmii/BitRate_reg[0]/Q
                         net (fo=41, routed)          0.234   396.832    i_gmii2rgmii/i_rgmii_gmii/BitRate[0]
    SLICE_X9Y115         LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.073   396.905 f  i_gmii2rgmii/i_rgmii_gmii/Speed100En_INST_0/O
                         net (fo=2, routed)           1.202   398.107    i_gmii2rgmii/Speed100En
    BUFGCTRL_X0Y13       BUFGCTRL                                     r  i_gmii2rgmii/i_rgmii_mux1/CE0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)   400.000   400.000 r  
    PS8_X0Y0             PS8                          0.000   400.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135   400.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025   400.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892   402.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630   402.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224   402.906    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132   403.038 r  i_gmii2rgmii/i_rgmii_Div4/O
    X1Y0 (CLOCK_ROOT)    net (fo=1, routed)           1.034   404.072    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL                                     r  i_gmii2rgmii/i_rgmii_mux1/I0
                         clock pessimism             -0.498   403.574    
                         clock uncertainty           -0.222   403.352    
    BUFGCTRL_X0Y13       BUFGCTRL (Setup_BUFGCTRL_I0_CE0)
                                                      0.005   403.357    i_gmii2rgmii/i_rgmii_mux1
  -------------------------------------------------------------------
                         required time                        403.357    
                         arrival time                        -398.107    
  -------------------------------------------------------------------
                         slack                                  5.250    

Slack (MET) :             5.610ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxEr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxEr_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (Clk2_5 rise@400.000ns - clk_out1_design_1_clk_wiz_0_0 rise@392.000ns)
  Data Path Delay:        3.012ns  (logic 0.079ns (2.623%)  route 2.933ns (97.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.819ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.822ns = ( 405.822 - 400.000 ) 
    Source Clock Delay      (SCD):    4.505ns = ( 396.505 - 392.000 ) 
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.048ns (routing 1.038ns, distribution 1.010ns)
  Clock Net Delay (Destination): 1.520ns (routing 0.639ns, distribution 0.881ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    392.000   392.000 r  
    PS8_X0Y0             PS8                          0.000   392.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171   392.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028   392.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112   394.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127   394.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245   394.429    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   394.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         2.048   396.505    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X9Y121         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxEr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y121         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079   396.584 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxEr_reg/Q
                         net (fo=2, routed)           2.933   399.517    i_gmii2rgmii/Gmii_RxEr
    SLICE_X3Y121         FDRE                                         r  i_gmii2rgmii/Gmii_RxEr_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)   400.000   400.000 r  
    PS8_X0Y0             PS8                          0.000   400.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135   400.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025   400.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892   402.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630   402.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224   402.906    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132   403.038 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.034   404.072    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.151 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072   404.223    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.302 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.520   405.822    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y121         FDRE                                         r  i_gmii2rgmii/Gmii_RxEr_sync_reg/C
                         clock pessimism             -0.498   405.324    
                         clock uncertainty           -0.222   405.102    
    SLICE_X3Y121         FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.025   405.127    i_gmii2rgmii/Gmii_RxEr_sync_reg
  -------------------------------------------------------------------
                         required time                        405.127    
                         arrival time                        -399.517    
  -------------------------------------------------------------------
                         slack                                  5.610    

Slack (MET) :             5.642ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (Clk2_5 rise@400.000ns - clk_out1_design_1_clk_wiz_0_0 rise@392.000ns)
  Data Path Delay:        2.980ns  (logic 0.080ns (2.685%)  route 2.900ns (97.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.819ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.822ns = ( 405.822 - 400.000 ) 
    Source Clock Delay      (SCD):    4.505ns = ( 396.505 - 392.000 ) 
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.048ns (routing 1.038ns, distribution 1.010ns)
  Clock Net Delay (Destination): 1.520ns (routing 0.639ns, distribution 0.881ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    392.000   392.000 r  
    PS8_X0Y0             PS8                          0.000   392.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171   392.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028   392.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112   394.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127   394.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245   394.429    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   394.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         2.048   396.505    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X9Y120         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y120         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080   396.585 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[5]/Q
                         net (fo=1, routed)           2.900   399.485    i_gmii2rgmii/Gmii_RxD[5]
    SLICE_X3Y121         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)   400.000   400.000 r  
    PS8_X0Y0             PS8                          0.000   400.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135   400.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025   400.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892   402.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630   402.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224   402.906    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132   403.038 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.034   404.072    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.151 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072   404.223    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.302 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.520   405.822    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y121         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[5]/C
                         clock pessimism             -0.498   405.324    
                         clock uncertainty           -0.222   405.102    
    SLICE_X3Y121         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025   405.127    i_gmii2rgmii/Gmii_RxD_sync_reg[5]
  -------------------------------------------------------------------
                         required time                        405.127    
                         arrival time                        -399.485    
  -------------------------------------------------------------------
                         slack                                  5.642    

Slack (MET) :             5.655ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (Clk2_5 rise@400.000ns - clk_out1_design_1_clk_wiz_0_0 rise@392.000ns)
  Data Path Delay:        2.967ns  (logic 0.079ns (2.663%)  route 2.888ns (97.337%))
  Logic Levels:           0  
  Clock Path Skew:        0.819ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.822ns = ( 405.822 - 400.000 ) 
    Source Clock Delay      (SCD):    4.505ns = ( 396.505 - 392.000 ) 
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.048ns (routing 1.038ns, distribution 1.010ns)
  Clock Net Delay (Destination): 1.520ns (routing 0.639ns, distribution 0.881ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    392.000   392.000 r  
    PS8_X0Y0             PS8                          0.000   392.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171   392.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028   392.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112   394.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127   394.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245   394.429    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   394.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         2.048   396.505    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X9Y120         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y120         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079   396.584 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[0]/Q
                         net (fo=1, routed)           2.888   399.472    i_gmii2rgmii/Gmii_RxD[0]
    SLICE_X3Y121         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)   400.000   400.000 r  
    PS8_X0Y0             PS8                          0.000   400.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135   400.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025   400.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892   402.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630   402.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224   402.906    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132   403.038 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.034   404.072    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.151 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072   404.223    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.302 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.520   405.822    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y121         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[0]/C
                         clock pessimism             -0.498   405.324    
                         clock uncertainty           -0.222   405.102    
    SLICE_X3Y121         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025   405.127    i_gmii2rgmii/Gmii_RxD_sync_reg[0]
  -------------------------------------------------------------------
                         required time                        405.127    
                         arrival time                        -399.472    
  -------------------------------------------------------------------
                         slack                                  5.655    

Slack (MET) :             5.698ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (Clk2_5 rise@400.000ns - clk_out1_design_1_clk_wiz_0_0 rise@392.000ns)
  Data Path Delay:        2.925ns  (logic 0.081ns (2.769%)  route 2.844ns (97.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.823ns = ( 405.823 - 400.000 ) 
    Source Clock Delay      (SCD):    4.505ns = ( 396.505 - 392.000 ) 
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.048ns (routing 1.038ns, distribution 1.010ns)
  Clock Net Delay (Destination): 1.521ns (routing 0.639ns, distribution 0.882ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    392.000   392.000 r  
    PS8_X0Y0             PS8                          0.000   392.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171   392.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028   392.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112   394.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127   394.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245   394.429    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   394.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         2.048   396.505    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X9Y120         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y120         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081   396.586 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[4]/Q
                         net (fo=1, routed)           2.844   399.430    i_gmii2rgmii/Gmii_RxD[4]
    SLICE_X1Y121         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)   400.000   400.000 r  
    PS8_X0Y0             PS8                          0.000   400.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135   400.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025   400.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892   402.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630   402.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224   402.906    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132   403.038 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.034   404.072    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.151 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072   404.223    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.302 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.521   405.823    i_gmii2rgmii/GMII_tx_clk
    SLICE_X1Y121         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[4]/C
                         clock pessimism             -0.498   405.325    
                         clock uncertainty           -0.222   405.103    
    SLICE_X1Y121         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025   405.128    i_gmii2rgmii/Gmii_RxD_sync_reg[4]
  -------------------------------------------------------------------
                         required time                        405.128    
                         arrival time                        -399.430    
  -------------------------------------------------------------------
                         slack                                  5.698    

Slack (MET) :             5.792ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (Clk2_5 rise@400.000ns - clk_out1_design_1_clk_wiz_0_0 rise@392.000ns)
  Data Path Delay:        2.830ns  (logic 0.079ns (2.792%)  route 2.751ns (97.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.819ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.838ns = ( 405.838 - 400.000 ) 
    Source Clock Delay      (SCD):    4.521ns = ( 396.521 - 392.000 ) 
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.064ns (routing 1.038ns, distribution 1.026ns)
  Clock Net Delay (Destination): 1.536ns (routing 0.639ns, distribution 0.897ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    392.000   392.000 r  
    PS8_X0Y0             PS8                          0.000   392.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171   392.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028   392.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112   394.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127   394.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245   394.429    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   394.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         2.064   396.521    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X9Y118         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y118         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079   396.600 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[7]/Q
                         net (fo=1, routed)           2.751   399.351    i_gmii2rgmii/Gmii_RxD[7]
    SLICE_X2Y119         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)   400.000   400.000 r  
    PS8_X0Y0             PS8                          0.000   400.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135   400.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025   400.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892   402.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630   402.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224   402.906    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132   403.038 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.034   404.072    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.151 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072   404.223    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.302 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.536   405.838    i_gmii2rgmii/GMII_tx_clk
    SLICE_X2Y119         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[7]/C
                         clock pessimism             -0.498   405.340    
                         clock uncertainty           -0.222   405.118    
    SLICE_X2Y119         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025   405.143    i_gmii2rgmii/Gmii_RxD_sync_reg[7]
  -------------------------------------------------------------------
                         required time                        405.143    
                         arrival time                        -399.351    
  -------------------------------------------------------------------
                         slack                                  5.792    

Slack (MET) :             5.899ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (Clk2_5 rise@400.000ns - clk_out1_design_1_clk_wiz_0_0 rise@392.000ns)
  Data Path Delay:        2.721ns  (logic 0.081ns (2.977%)  route 2.640ns (97.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.817ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.836ns = ( 405.836 - 400.000 ) 
    Source Clock Delay      (SCD):    4.521ns = ( 396.521 - 392.000 ) 
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.064ns (routing 1.038ns, distribution 1.026ns)
  Clock Net Delay (Destination): 1.534ns (routing 0.639ns, distribution 0.895ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    392.000   392.000 r  
    PS8_X0Y0             PS8                          0.000   392.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171   392.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028   392.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112   394.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127   394.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245   394.429    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   394.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         2.064   396.521    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X9Y118         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y118         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081   396.602 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[3]/Q
                         net (fo=1, routed)           2.640   399.242    i_gmii2rgmii/Gmii_RxD[3]
    SLICE_X8Y118         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)   400.000   400.000 r  
    PS8_X0Y0             PS8                          0.000   400.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135   400.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025   400.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892   402.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630   402.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224   402.906    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132   403.038 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.034   404.072    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.151 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072   404.223    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.302 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.534   405.836    i_gmii2rgmii/GMII_tx_clk
    SLICE_X8Y118         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[3]/C
                         clock pessimism             -0.498   405.338    
                         clock uncertainty           -0.222   405.116    
    SLICE_X8Y118         FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.025   405.141    i_gmii2rgmii/Gmii_RxD_sync_reg[3]
  -------------------------------------------------------------------
                         required time                        405.141    
                         arrival time                        -399.242    
  -------------------------------------------------------------------
                         slack                                  5.899    

Slack (MET) :             5.915ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (Clk2_5 rise@400.000ns - clk_out1_design_1_clk_wiz_0_0 rise@392.000ns)
  Data Path Delay:        2.706ns  (logic 0.079ns (2.919%)  route 2.627ns (97.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.818ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.837ns = ( 405.837 - 400.000 ) 
    Source Clock Delay      (SCD):    4.521ns = ( 396.521 - 392.000 ) 
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.064ns (routing 1.038ns, distribution 1.026ns)
  Clock Net Delay (Destination): 1.535ns (routing 0.639ns, distribution 0.896ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    392.000   392.000 r  
    PS8_X0Y0             PS8                          0.000   392.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171   392.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028   392.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112   394.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127   394.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245   394.429    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   394.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         2.064   396.521    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X9Y118         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y118         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079   396.600 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[2]/Q
                         net (fo=1, routed)           2.627   399.227    i_gmii2rgmii/Gmii_RxD[2]
    SLICE_X1Y119         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)   400.000   400.000 r  
    PS8_X0Y0             PS8                          0.000   400.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135   400.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025   400.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892   402.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630   402.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224   402.906    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132   403.038 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.034   404.072    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.151 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072   404.223    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.302 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.535   405.837    i_gmii2rgmii/GMII_tx_clk
    SLICE_X1Y119         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[2]/C
                         clock pessimism             -0.498   405.339    
                         clock uncertainty           -0.222   405.117    
    SLICE_X1Y119         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025   405.142    i_gmii2rgmii/Gmii_RxD_sync_reg[2]
  -------------------------------------------------------------------
                         required time                        405.142    
                         arrival time                        -399.227    
  -------------------------------------------------------------------
                         slack                                  5.915    

Slack (MET) :             5.915ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (Clk2_5 rise@400.000ns - clk_out1_design_1_clk_wiz_0_0 rise@392.000ns)
  Data Path Delay:        2.707ns  (logic 0.079ns (2.918%)  route 2.628ns (97.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.819ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.822ns = ( 405.822 - 400.000 ) 
    Source Clock Delay      (SCD):    4.505ns = ( 396.505 - 392.000 ) 
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.048ns (routing 1.038ns, distribution 1.010ns)
  Clock Net Delay (Destination): 1.520ns (routing 0.639ns, distribution 0.881ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    392.000   392.000 r  
    PS8_X0Y0             PS8                          0.000   392.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171   392.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028   392.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112   394.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127   394.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245   394.429    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   394.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         2.048   396.505    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X9Y120         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y120         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079   396.584 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[1]/Q
                         net (fo=1, routed)           2.628   399.212    i_gmii2rgmii/Gmii_RxD[1]
    SLICE_X3Y121         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)   400.000   400.000 r  
    PS8_X0Y0             PS8                          0.000   400.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135   400.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025   400.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892   402.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630   402.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224   402.906    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132   403.038 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.034   404.072    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.151 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072   404.223    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.302 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.520   405.822    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y121         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[1]/C
                         clock pessimism             -0.498   405.324    
                         clock uncertainty           -0.222   405.102    
    SLICE_X3Y121         FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.025   405.127    i_gmii2rgmii/Gmii_RxD_sync_reg[1]
  -------------------------------------------------------------------
                         required time                        405.127    
                         arrival time                        -399.212    
  -------------------------------------------------------------------
                         slack                                  5.915    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Clk2_5 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.774ns  (logic 0.059ns (3.326%)  route 1.715ns (96.674%))
  Logic Levels:           0  
  Clock Path Skew:        1.471ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.728ns
    Source Clock Delay      (SCD):    4.755ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.834ns (routing 0.944ns, distribution 0.890ns)
  Clock Net Delay (Destination): 1.732ns (routing 0.704ns, distribution 1.028ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892     2.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     2.897    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.921 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.834     4.755    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X9Y118         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y118         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     4.814 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[6]/Q
                         net (fo=1, routed)           1.715     6.529    i_gmii2rgmii/Gmii_RxD[6]
    SLICE_X1Y119         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.439    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.591 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.137     3.728    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.820 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.904    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.996 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.732     5.728    i_gmii2rgmii/GMII_tx_clk
    SLICE_X1Y119         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[6]/C
                         clock pessimism              0.498     6.226    
                         clock uncertainty            0.222     6.448    
    SLICE_X1Y119         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.062     6.510    i_gmii2rgmii/Gmii_RxD_sync_reg[6]
  -------------------------------------------------------------------
                         required time                         -6.510    
                         arrival time                           6.529    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Clk2_5 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.806ns  (logic 0.058ns (3.212%)  route 1.748ns (96.788%))
  Logic Levels:           0  
  Clock Path Skew:        1.471ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.728ns
    Source Clock Delay      (SCD):    4.755ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.834ns (routing 0.944ns, distribution 0.890ns)
  Clock Net Delay (Destination): 1.732ns (routing 0.704ns, distribution 1.028ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892     2.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     2.897    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.921 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.834     4.755    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X9Y118         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y118         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     4.813 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[2]/Q
                         net (fo=1, routed)           1.748     6.561    i_gmii2rgmii/Gmii_RxD[2]
    SLICE_X1Y119         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.439    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.591 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.137     3.728    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.820 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.904    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.996 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.732     5.728    i_gmii2rgmii/GMII_tx_clk
    SLICE_X1Y119         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[2]/C
                         clock pessimism              0.498     6.226    
                         clock uncertainty            0.222     6.448    
    SLICE_X1Y119         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.060     6.508    i_gmii2rgmii/Gmii_RxD_sync_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.508    
                         arrival time                           6.561    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxDv_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxDv_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Clk2_5 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.838ns  (logic 0.060ns (3.264%)  route 1.778ns (96.736%))
  Logic Levels:           0  
  Clock Path Skew:        1.472ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.729ns
    Source Clock Delay      (SCD):    4.755ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.834ns (routing 0.944ns, distribution 0.890ns)
  Clock Net Delay (Destination): 1.733ns (routing 0.704ns, distribution 1.029ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892     2.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     2.897    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.921 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.834     4.755    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X9Y118         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxDv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y118         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     4.815 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxDv_reg/Q
                         net (fo=1, routed)           1.778     6.593    i_gmii2rgmii/Gmii_RxDv
    SLICE_X8Y118         FDRE                                         r  i_gmii2rgmii/Gmii_RxDv_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.439    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.591 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.137     3.728    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.820 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.904    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.996 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.733     5.729    i_gmii2rgmii/GMII_tx_clk
    SLICE_X8Y118         FDRE                                         r  i_gmii2rgmii/Gmii_RxDv_sync_reg/C
                         clock pessimism              0.498     6.227    
                         clock uncertainty            0.222     6.449    
    SLICE_X8Y118         FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.062     6.511    i_gmii2rgmii/Gmii_RxDv_sync_reg
  -------------------------------------------------------------------
                         required time                         -6.511    
                         arrival time                           6.593    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Clk2_5 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.881ns  (logic 0.061ns (3.243%)  route 1.820ns (96.757%))
  Logic Levels:           0  
  Clock Path Skew:        1.472ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.729ns
    Source Clock Delay      (SCD):    4.755ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.834ns (routing 0.944ns, distribution 0.890ns)
  Clock Net Delay (Destination): 1.733ns (routing 0.704ns, distribution 1.029ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892     2.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     2.897    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.921 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.834     4.755    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X9Y118         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y118         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     4.816 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[3]/Q
                         net (fo=1, routed)           1.820     6.636    i_gmii2rgmii/Gmii_RxD[3]
    SLICE_X8Y118         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.439    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.591 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.137     3.728    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.820 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.904    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.996 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.733     5.729    i_gmii2rgmii/GMII_tx_clk
    SLICE_X8Y118         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[3]/C
                         clock pessimism              0.498     6.227    
                         clock uncertainty            0.222     6.449    
    SLICE_X8Y118         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.062     6.511    i_gmii2rgmii/Gmii_RxD_sync_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.511    
                         arrival time                           6.636    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Clk2_5 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.927ns  (logic 0.058ns (3.010%)  route 1.869ns (96.990%))
  Logic Levels:           0  
  Clock Path Skew:        1.464ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.710ns
    Source Clock Delay      (SCD):    4.744ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.823ns (routing 0.944ns, distribution 0.879ns)
  Clock Net Delay (Destination): 1.714ns (routing 0.704ns, distribution 1.010ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892     2.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     2.897    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.921 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.823     4.744    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X9Y120         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y120         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     4.802 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[1]/Q
                         net (fo=1, routed)           1.869     6.671    i_gmii2rgmii/Gmii_RxD[1]
    SLICE_X3Y121         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.439    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.591 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.137     3.728    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.820 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.904    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.996 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.714     5.710    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y121         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[1]/C
                         clock pessimism              0.498     6.208    
                         clock uncertainty            0.222     6.430    
    SLICE_X3Y121         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     6.492    i_gmii2rgmii/Gmii_RxD_sync_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.492    
                         arrival time                           6.671    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Clk2_5 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.983ns  (logic 0.059ns (2.975%)  route 1.924ns (97.025%))
  Logic Levels:           0  
  Clock Path Skew:        1.473ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.730ns
    Source Clock Delay      (SCD):    4.755ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.834ns (routing 0.944ns, distribution 0.890ns)
  Clock Net Delay (Destination): 1.734ns (routing 0.704ns, distribution 1.030ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892     2.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     2.897    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.921 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.834     4.755    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X9Y118         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y118         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     4.814 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[7]/Q
                         net (fo=1, routed)           1.924     6.738    i_gmii2rgmii/Gmii_RxD[7]
    SLICE_X2Y119         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.439    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.591 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.137     3.728    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.820 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.904    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.996 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.734     5.730    i_gmii2rgmii/GMII_tx_clk
    SLICE_X2Y119         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[7]/C
                         clock pessimism              0.498     6.228    
                         clock uncertainty            0.222     6.450    
    SLICE_X2Y119         FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.060     6.510    i_gmii2rgmii/Gmii_RxD_sync_reg[7]
  -------------------------------------------------------------------
                         required time                         -6.510    
                         arrival time                           6.738    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Clk2_5 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.003ns  (logic 0.061ns (3.045%)  route 1.942ns (96.955%))
  Logic Levels:           0  
  Clock Path Skew:        1.464ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.710ns
    Source Clock Delay      (SCD):    4.744ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.823ns (routing 0.944ns, distribution 0.879ns)
  Clock Net Delay (Destination): 1.714ns (routing 0.704ns, distribution 1.010ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892     2.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     2.897    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.921 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.823     4.744    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X9Y120         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y120         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     4.805 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[4]/Q
                         net (fo=1, routed)           1.942     6.747    i_gmii2rgmii/Gmii_RxD[4]
    SLICE_X1Y121         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.439    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.591 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.137     3.728    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.820 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.904    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.996 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.714     5.710    i_gmii2rgmii/GMII_tx_clk
    SLICE_X1Y121         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[4]/C
                         clock pessimism              0.498     6.208    
                         clock uncertainty            0.222     6.430    
    SLICE_X1Y121         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.060     6.490    i_gmii2rgmii/Gmii_RxD_sync_reg[4]
  -------------------------------------------------------------------
                         required time                         -6.490    
                         arrival time                           6.747    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk2_5 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.486ns  (logic 0.039ns (2.624%)  route 1.447ns (97.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.929ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.353ns
    Source Clock Delay      (SCD):    2.776ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.123ns (routing 0.566ns, distribution 0.557ns)
  Clock Net Delay (Destination): 1.070ns (routing 0.430ns, distribution 0.640ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.653 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.123     2.776    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X9Y120         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y120         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.815 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[0]/Q
                         net (fo=1, routed)           1.447     4.262    i_gmii2rgmii/Gmii_RxD[0]
    SLICE_X3Y121         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.172     1.310    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     1.411 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.694     2.105    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.166 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.222    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.283 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.070     3.353    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y121         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[0]/C
                         clock pessimism              0.352     3.705    
                         clock uncertainty            0.222     3.927    
    SLICE_X3Y121         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     3.973    i_gmii2rgmii/Gmii_RxD_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.973    
                         arrival time                           4.262    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk2_5 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.503ns  (logic 0.040ns (2.661%)  route 1.463ns (97.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.929ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.353ns
    Source Clock Delay      (SCD):    2.776ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.123ns (routing 0.566ns, distribution 0.557ns)
  Clock Net Delay (Destination): 1.070ns (routing 0.430ns, distribution 0.640ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.653 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.123     2.776    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X9Y120         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y120         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     2.816 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[5]/Q
                         net (fo=1, routed)           1.463     4.279    i_gmii2rgmii/Gmii_RxD[5]
    SLICE_X3Y121         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.172     1.310    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     1.411 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.694     2.105    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.166 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.222    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.283 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.070     3.353    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y121         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[5]/C
                         clock pessimism              0.352     3.705    
                         clock uncertainty            0.222     3.927    
    SLICE_X3Y121         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046     3.973    i_gmii2rgmii/Gmii_RxD_sync_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.973    
                         arrival time                           4.279    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxEr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxEr_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk2_5 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.546ns  (logic 0.039ns (2.523%)  route 1.507ns (97.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.929ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.353ns
    Source Clock Delay      (SCD):    2.776ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.123ns (routing 0.566ns, distribution 0.557ns)
  Clock Net Delay (Destination): 1.070ns (routing 0.430ns, distribution 0.640ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.653 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.123     2.776    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X9Y121         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxEr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y121         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.815 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxEr_reg/Q
                         net (fo=2, routed)           1.507     4.322    i_gmii2rgmii/Gmii_RxEr
    SLICE_X3Y121         FDRE                                         r  i_gmii2rgmii/Gmii_RxEr_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.172     1.310    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     1.411 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.694     2.105    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.166 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.222    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.283 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.070     3.353    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y121         FDRE                                         r  i_gmii2rgmii/Gmii_RxEr_sync_reg/C
                         clock pessimism              0.352     3.705    
                         clock uncertainty            0.222     3.927    
    SLICE_X3Y121         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     3.974    i_gmii2rgmii/Gmii_RxEr_sync_reg
  -------------------------------------------------------------------
                         required time                         -3.974    
                         arrival time                           4.322    
  -------------------------------------------------------------------
                         slack                                  0.348    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  RGMII_RX_CLK
  To Clock:  RGMII_RX_CLK

Setup :            0  Failing Endpoints,  Worst Slack        6.955ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.339ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.955ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/EthRxRstChain_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[0]/PRE
                            (recovery check against rising-edge clock RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_RX_CLK rise@10.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.859ns  (logic 0.176ns (20.489%)  route 0.683ns (79.511%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.271ns = ( 12.271 - 10.000 ) 
    Source Clock Delay      (SCD):    3.281ns = ( 5.281 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.926ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.219ns (routing 0.406ns, distribution 0.813ns)
  Clock Net Delay (Destination): 1.063ns (routing 0.370ns, distribution 0.693ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.017     4.034    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.062 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=72, routed)          1.219     5.281    i_gmii2rgmii/RGMII_rxclk_buf
    SLICE_X10Y119        FDPE                                         r  i_gmii2rgmii/EthRxRstChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y119        FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     5.358 f  i_gmii2rgmii/EthRxRstChain_reg[3]/Q
                         net (fo=17, routed)          0.405     5.763    i_gmii2rgmii/i_rgmii_gmii/Rgmii_RxD_Reg_reg[7]_0[0]
    SLICE_X9Y115         LUT2 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.099     5.862 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.278     6.140    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg0
    SLICE_X9Y114         FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                     10.000    10.000 r  
    G11                                               0.000    10.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000    10.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510    10.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.674    11.184    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    11.208 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=72, routed)          1.063    12.271    i_gmii2rgmii/i_rgmii_gmii/CLK
    SLICE_X9Y114         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[0]/C
                         clock pessimism              0.926    13.197    
                         clock uncertainty           -0.035    13.162    
    SLICE_X9Y114         FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.066    13.096    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.096    
                         arrival time                          -6.140    
  -------------------------------------------------------------------
                         slack                                  6.955    

Slack (MET) :             6.955ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/EthRxRstChain_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[1]/PRE
                            (recovery check against rising-edge clock RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_RX_CLK rise@10.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.859ns  (logic 0.176ns (20.489%)  route 0.683ns (79.511%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.271ns = ( 12.271 - 10.000 ) 
    Source Clock Delay      (SCD):    3.281ns = ( 5.281 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.926ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.219ns (routing 0.406ns, distribution 0.813ns)
  Clock Net Delay (Destination): 1.063ns (routing 0.370ns, distribution 0.693ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.017     4.034    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.062 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=72, routed)          1.219     5.281    i_gmii2rgmii/RGMII_rxclk_buf
    SLICE_X10Y119        FDPE                                         r  i_gmii2rgmii/EthRxRstChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y119        FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     5.358 f  i_gmii2rgmii/EthRxRstChain_reg[3]/Q
                         net (fo=17, routed)          0.405     5.763    i_gmii2rgmii/i_rgmii_gmii/Rgmii_RxD_Reg_reg[7]_0[0]
    SLICE_X9Y115         LUT2 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.099     5.862 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.278     6.140    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg0
    SLICE_X9Y114         FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                     10.000    10.000 r  
    G11                                               0.000    10.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000    10.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510    10.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.674    11.184    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    11.208 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=72, routed)          1.063    12.271    i_gmii2rgmii/i_rgmii_gmii/CLK
    SLICE_X9Y114         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[1]/C
                         clock pessimism              0.926    13.197    
                         clock uncertainty           -0.035    13.162    
    SLICE_X9Y114         FDPE (Recov_EFF2_SLICEL_C_PRE)
                                                     -0.066    13.096    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[1]
  -------------------------------------------------------------------
                         required time                         13.096    
                         arrival time                          -6.140    
  -------------------------------------------------------------------
                         slack                                  6.955    

Slack (MET) :             6.955ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/EthRxRstChain_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[2]/PRE
                            (recovery check against rising-edge clock RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_RX_CLK rise@10.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.859ns  (logic 0.176ns (20.489%)  route 0.683ns (79.511%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.271ns = ( 12.271 - 10.000 ) 
    Source Clock Delay      (SCD):    3.281ns = ( 5.281 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.926ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.219ns (routing 0.406ns, distribution 0.813ns)
  Clock Net Delay (Destination): 1.063ns (routing 0.370ns, distribution 0.693ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.017     4.034    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.062 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=72, routed)          1.219     5.281    i_gmii2rgmii/RGMII_rxclk_buf
    SLICE_X10Y119        FDPE                                         r  i_gmii2rgmii/EthRxRstChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y119        FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     5.358 f  i_gmii2rgmii/EthRxRstChain_reg[3]/Q
                         net (fo=17, routed)          0.405     5.763    i_gmii2rgmii/i_rgmii_gmii/Rgmii_RxD_Reg_reg[7]_0[0]
    SLICE_X9Y115         LUT2 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.099     5.862 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.278     6.140    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg0
    SLICE_X9Y114         FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                     10.000    10.000 r  
    G11                                               0.000    10.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000    10.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510    10.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.674    11.184    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    11.208 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=72, routed)          1.063    12.271    i_gmii2rgmii/i_rgmii_gmii/CLK
    SLICE_X9Y114         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[2]/C
                         clock pessimism              0.926    13.197    
                         clock uncertainty           -0.035    13.162    
    SLICE_X9Y114         FDPE (Recov_FFF_SLICEL_C_PRE)
                                                     -0.066    13.096    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[2]
  -------------------------------------------------------------------
                         required time                         13.096    
                         arrival time                          -6.140    
  -------------------------------------------------------------------
                         slack                                  6.955    

Slack (MET) :             6.955ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/EthRxRstChain_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[3]/PRE
                            (recovery check against rising-edge clock RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_RX_CLK rise@10.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.859ns  (logic 0.176ns (20.489%)  route 0.683ns (79.511%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.271ns = ( 12.271 - 10.000 ) 
    Source Clock Delay      (SCD):    3.281ns = ( 5.281 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.926ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.219ns (routing 0.406ns, distribution 0.813ns)
  Clock Net Delay (Destination): 1.063ns (routing 0.370ns, distribution 0.693ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.017     4.034    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.062 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=72, routed)          1.219     5.281    i_gmii2rgmii/RGMII_rxclk_buf
    SLICE_X10Y119        FDPE                                         r  i_gmii2rgmii/EthRxRstChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y119        FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     5.358 f  i_gmii2rgmii/EthRxRstChain_reg[3]/Q
                         net (fo=17, routed)          0.405     5.763    i_gmii2rgmii/i_rgmii_gmii/Rgmii_RxD_Reg_reg[7]_0[0]
    SLICE_X9Y115         LUT2 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.099     5.862 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.278     6.140    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg0
    SLICE_X9Y114         FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                     10.000    10.000 r  
    G11                                               0.000    10.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000    10.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510    10.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.674    11.184    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    11.208 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=72, routed)          1.063    12.271    i_gmii2rgmii/i_rgmii_gmii/CLK
    SLICE_X9Y114         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[3]/C
                         clock pessimism              0.926    13.197    
                         clock uncertainty           -0.035    13.162    
    SLICE_X9Y114         FDPE (Recov_FFF2_SLICEL_C_PRE)
                                                     -0.066    13.096    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[3]
  -------------------------------------------------------------------
                         required time                         13.096    
                         arrival time                          -6.140    
  -------------------------------------------------------------------
                         slack                                  6.955    

Slack (MET) :             6.955ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/EthRxRstChain_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[4]/PRE
                            (recovery check against rising-edge clock RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_RX_CLK rise@10.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.859ns  (logic 0.176ns (20.489%)  route 0.683ns (79.511%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.271ns = ( 12.271 - 10.000 ) 
    Source Clock Delay      (SCD):    3.281ns = ( 5.281 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.926ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.219ns (routing 0.406ns, distribution 0.813ns)
  Clock Net Delay (Destination): 1.063ns (routing 0.370ns, distribution 0.693ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.017     4.034    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.062 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=72, routed)          1.219     5.281    i_gmii2rgmii/RGMII_rxclk_buf
    SLICE_X10Y119        FDPE                                         r  i_gmii2rgmii/EthRxRstChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y119        FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     5.358 f  i_gmii2rgmii/EthRxRstChain_reg[3]/Q
                         net (fo=17, routed)          0.405     5.763    i_gmii2rgmii/i_rgmii_gmii/Rgmii_RxD_Reg_reg[7]_0[0]
    SLICE_X9Y115         LUT2 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.099     5.862 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.278     6.140    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg0
    SLICE_X9Y114         FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                     10.000    10.000 r  
    G11                                               0.000    10.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000    10.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510    10.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.674    11.184    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    11.208 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=72, routed)          1.063    12.271    i_gmii2rgmii/i_rgmii_gmii/CLK
    SLICE_X9Y114         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[4]/C
                         clock pessimism              0.926    13.197    
                         clock uncertainty           -0.035    13.162    
    SLICE_X9Y114         FDPE (Recov_GFF_SLICEL_C_PRE)
                                                     -0.066    13.096    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[4]
  -------------------------------------------------------------------
                         required time                         13.096    
                         arrival time                          -6.140    
  -------------------------------------------------------------------
                         slack                                  6.955    

Slack (MET) :             6.997ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/EthRxRstChain_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]/PRE
                            (recovery check against rising-edge clock RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_RX_CLK rise@10.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.817ns  (logic 0.176ns (21.542%)  route 0.641ns (78.458%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.271ns = ( 12.271 - 10.000 ) 
    Source Clock Delay      (SCD):    3.281ns = ( 5.281 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.926ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.219ns (routing 0.406ns, distribution 0.813ns)
  Clock Net Delay (Destination): 1.063ns (routing 0.370ns, distribution 0.693ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.017     4.034    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.062 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=72, routed)          1.219     5.281    i_gmii2rgmii/RGMII_rxclk_buf
    SLICE_X10Y119        FDPE                                         r  i_gmii2rgmii/EthRxRstChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y119        FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     5.358 f  i_gmii2rgmii/EthRxRstChain_reg[3]/Q
                         net (fo=17, routed)          0.405     5.763    i_gmii2rgmii/i_rgmii_gmii/Rgmii_RxD_Reg_reg[7]_0[0]
    SLICE_X9Y115         LUT2 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.099     5.862 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.236     6.098    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg0
    SLICE_X9Y116         FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                     10.000    10.000 r  
    G11                                               0.000    10.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000    10.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510    10.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.674    11.184    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    11.208 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=72, routed)          1.063    12.271    i_gmii2rgmii/i_rgmii_gmii/CLK
    SLICE_X9Y116         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]/C
                         clock pessimism              0.926    13.197    
                         clock uncertainty           -0.035    13.162    
    SLICE_X9Y116         FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.066    13.096    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]
  -------------------------------------------------------------------
                         required time                         13.096    
                         arrival time                          -6.098    
  -------------------------------------------------------------------
                         slack                                  6.997    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/EthRxRstChain_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]/PRE
                            (removal check against rising-edge clock RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.364ns  (logic 0.070ns (19.231%)  route 0.294ns (80.769%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.163ns = ( 4.163 - 2.000 ) 
    Source Clock Delay      (SCD):    1.549ns = ( 3.549 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Net Delay (Source):      0.679ns (routing 0.224ns, distribution 0.455ns)
  Clock Net Delay (Destination): 0.771ns (routing 0.249ns, distribution 0.522ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.351     2.351 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.351    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.351 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.502     2.853    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     2.870 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=72, routed)          0.679     3.549    i_gmii2rgmii/RGMII_rxclk_buf
    SLICE_X10Y119        FDPE                                         r  i_gmii2rgmii/EthRxRstChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y119        FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     3.587 f  i_gmii2rgmii/EthRxRstChain_reg[3]/Q
                         net (fo=17, routed)          0.185     3.772    i_gmii2rgmii/i_rgmii_gmii/Rgmii_RxD_Reg_reg[7]_0[0]
    SLICE_X9Y115         LUT2 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.032     3.804 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.109     3.913    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg0
    SLICE_X9Y116         FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.639     2.639 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.639    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.639 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.734     3.373    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     3.392 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=72, routed)          0.771     4.163    i_gmii2rgmii/i_rgmii_gmii/CLK
    SLICE_X9Y116         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]/C
                         clock pessimism             -0.569     3.594    
    SLICE_X9Y116         FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     3.574    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.574    
                         arrival time                           3.913    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/EthRxRstChain_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[0]/PRE
                            (removal check against rising-edge clock RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.384ns  (logic 0.070ns (18.229%)  route 0.314ns (81.771%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.163ns = ( 4.163 - 2.000 ) 
    Source Clock Delay      (SCD):    1.549ns = ( 3.549 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Net Delay (Source):      0.679ns (routing 0.224ns, distribution 0.455ns)
  Clock Net Delay (Destination): 0.771ns (routing 0.249ns, distribution 0.522ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.351     2.351 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.351    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.351 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.502     2.853    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     2.870 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=72, routed)          0.679     3.549    i_gmii2rgmii/RGMII_rxclk_buf
    SLICE_X10Y119        FDPE                                         r  i_gmii2rgmii/EthRxRstChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y119        FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     3.587 f  i_gmii2rgmii/EthRxRstChain_reg[3]/Q
                         net (fo=17, routed)          0.185     3.772    i_gmii2rgmii/i_rgmii_gmii/Rgmii_RxD_Reg_reg[7]_0[0]
    SLICE_X9Y115         LUT2 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.032     3.804 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.129     3.933    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg0
    SLICE_X9Y114         FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.639     2.639 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.639    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.639 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.734     3.373    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     3.392 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=72, routed)          0.771     4.163    i_gmii2rgmii/i_rgmii_gmii/CLK
    SLICE_X9Y114         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[0]/C
                         clock pessimism             -0.569     3.594    
    SLICE_X9Y114         FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     3.574    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.574    
                         arrival time                           3.933    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/EthRxRstChain_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[1]/PRE
                            (removal check against rising-edge clock RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.384ns  (logic 0.070ns (18.229%)  route 0.314ns (81.771%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.163ns = ( 4.163 - 2.000 ) 
    Source Clock Delay      (SCD):    1.549ns = ( 3.549 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Net Delay (Source):      0.679ns (routing 0.224ns, distribution 0.455ns)
  Clock Net Delay (Destination): 0.771ns (routing 0.249ns, distribution 0.522ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.351     2.351 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.351    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.351 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.502     2.853    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     2.870 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=72, routed)          0.679     3.549    i_gmii2rgmii/RGMII_rxclk_buf
    SLICE_X10Y119        FDPE                                         r  i_gmii2rgmii/EthRxRstChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y119        FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     3.587 f  i_gmii2rgmii/EthRxRstChain_reg[3]/Q
                         net (fo=17, routed)          0.185     3.772    i_gmii2rgmii/i_rgmii_gmii/Rgmii_RxD_Reg_reg[7]_0[0]
    SLICE_X9Y115         LUT2 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.032     3.804 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.129     3.933    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg0
    SLICE_X9Y114         FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.639     2.639 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.639    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.639 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.734     3.373    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     3.392 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=72, routed)          0.771     4.163    i_gmii2rgmii/i_rgmii_gmii/CLK
    SLICE_X9Y114         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[1]/C
                         clock pessimism             -0.569     3.594    
    SLICE_X9Y114         FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.020     3.574    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.574    
                         arrival time                           3.933    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/EthRxRstChain_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[2]/PRE
                            (removal check against rising-edge clock RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.384ns  (logic 0.070ns (18.229%)  route 0.314ns (81.771%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.163ns = ( 4.163 - 2.000 ) 
    Source Clock Delay      (SCD):    1.549ns = ( 3.549 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Net Delay (Source):      0.679ns (routing 0.224ns, distribution 0.455ns)
  Clock Net Delay (Destination): 0.771ns (routing 0.249ns, distribution 0.522ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.351     2.351 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.351    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.351 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.502     2.853    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     2.870 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=72, routed)          0.679     3.549    i_gmii2rgmii/RGMII_rxclk_buf
    SLICE_X10Y119        FDPE                                         r  i_gmii2rgmii/EthRxRstChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y119        FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     3.587 f  i_gmii2rgmii/EthRxRstChain_reg[3]/Q
                         net (fo=17, routed)          0.185     3.772    i_gmii2rgmii/i_rgmii_gmii/Rgmii_RxD_Reg_reg[7]_0[0]
    SLICE_X9Y115         LUT2 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.032     3.804 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.129     3.933    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg0
    SLICE_X9Y114         FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.639     2.639 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.639    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.639 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.734     3.373    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     3.392 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=72, routed)          0.771     4.163    i_gmii2rgmii/i_rgmii_gmii/CLK
    SLICE_X9Y114         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[2]/C
                         clock pessimism             -0.569     3.594    
    SLICE_X9Y114         FDPE (Remov_FFF_SLICEL_C_PRE)
                                                     -0.020     3.574    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.574    
                         arrival time                           3.933    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/EthRxRstChain_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[3]/PRE
                            (removal check against rising-edge clock RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.384ns  (logic 0.070ns (18.229%)  route 0.314ns (81.771%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.163ns = ( 4.163 - 2.000 ) 
    Source Clock Delay      (SCD):    1.549ns = ( 3.549 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Net Delay (Source):      0.679ns (routing 0.224ns, distribution 0.455ns)
  Clock Net Delay (Destination): 0.771ns (routing 0.249ns, distribution 0.522ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.351     2.351 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.351    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.351 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.502     2.853    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     2.870 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=72, routed)          0.679     3.549    i_gmii2rgmii/RGMII_rxclk_buf
    SLICE_X10Y119        FDPE                                         r  i_gmii2rgmii/EthRxRstChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y119        FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     3.587 f  i_gmii2rgmii/EthRxRstChain_reg[3]/Q
                         net (fo=17, routed)          0.185     3.772    i_gmii2rgmii/i_rgmii_gmii/Rgmii_RxD_Reg_reg[7]_0[0]
    SLICE_X9Y115         LUT2 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.032     3.804 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.129     3.933    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg0
    SLICE_X9Y114         FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.639     2.639 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.639    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.639 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.734     3.373    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     3.392 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=72, routed)          0.771     4.163    i_gmii2rgmii/i_rgmii_gmii/CLK
    SLICE_X9Y114         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[3]/C
                         clock pessimism             -0.569     3.594    
    SLICE_X9Y114         FDPE (Remov_FFF2_SLICEL_C_PRE)
                                                     -0.020     3.574    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.574    
                         arrival time                           3.933    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/EthRxRstChain_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[4]/PRE
                            (removal check against rising-edge clock RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.384ns  (logic 0.070ns (18.229%)  route 0.314ns (81.771%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.163ns = ( 4.163 - 2.000 ) 
    Source Clock Delay      (SCD):    1.549ns = ( 3.549 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Net Delay (Source):      0.679ns (routing 0.224ns, distribution 0.455ns)
  Clock Net Delay (Destination): 0.771ns (routing 0.249ns, distribution 0.522ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.351     2.351 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.351    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.351 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.502     2.853    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     2.870 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=72, routed)          0.679     3.549    i_gmii2rgmii/RGMII_rxclk_buf
    SLICE_X10Y119        FDPE                                         r  i_gmii2rgmii/EthRxRstChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y119        FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     3.587 f  i_gmii2rgmii/EthRxRstChain_reg[3]/Q
                         net (fo=17, routed)          0.185     3.772    i_gmii2rgmii/i_rgmii_gmii/Rgmii_RxD_Reg_reg[7]_0[0]
    SLICE_X9Y115         LUT2 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.032     3.804 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.129     3.933    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg0
    SLICE_X9Y114         FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.639     2.639 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.639    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.639 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.734     3.373    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     3.392 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=72, routed)          0.771     4.163    i_gmii2rgmii/i_rgmii_gmii/CLK
    SLICE_X9Y114         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[4]/C
                         clock pessimism             -0.569     3.594    
    SLICE_X9Y114         FDPE (Remov_GFF_SLICEL_C_PRE)
                                                     -0.020     3.574    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.574    
                         arrival time                           3.933    
  -------------------------------------------------------------------
                         slack                                  0.359    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        6.421ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.421ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/EthTxRstChain_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[5]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.343ns  (logic 0.129ns (9.605%)  route 1.214ns (90.395%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 12.783 - 8.000 ) 
    Source Clock Delay      (SCD):    4.515ns
    Clock Pessimism Removal (CPR):    -0.366ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.058ns (routing 1.038ns, distribution 1.020ns)
  Clock Net Delay (Destination): 1.862ns (routing 0.944ns, distribution 0.918ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.429    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         2.058     4.515    i_gmii2rgmii/Clk125
    SLICE_X11Y142        FDPE                                         r  i_gmii2rgmii/EthTxRstChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y142        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.594 f  i_gmii2rgmii/EthTxRstChain_reg[3]/Q
                         net (fo=40, routed)          0.644     5.238    i_gmii2rgmii/i_rgmii_gmii/Q[0]
    SLICE_X9Y115         LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.050     5.288 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.570     5.858    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg0
    SLICE_X11Y119        FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    10.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.897    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.921 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.862    12.783    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X11Y119        FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[5]/C
                         clock pessimism             -0.366    12.417    
                         clock uncertainty           -0.072    12.345    
    SLICE_X11Y119        FDPE (Recov_AFF_SLICEL_C_PRE)
                                                     -0.066    12.279    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[5]
  -------------------------------------------------------------------
                         required time                         12.279    
                         arrival time                          -5.858    
  -------------------------------------------------------------------
                         slack                                  6.421    

Slack (MET) :             6.566ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/EthTxRstChain_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.195ns  (logic 0.129ns (10.795%)  route 1.066ns (89.205%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 12.780 - 8.000 ) 
    Source Clock Delay      (SCD):    4.515ns
    Clock Pessimism Removal (CPR):    -0.366ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.058ns (routing 1.038ns, distribution 1.020ns)
  Clock Net Delay (Destination): 1.859ns (routing 0.944ns, distribution 0.915ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.429    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         2.058     4.515    i_gmii2rgmii/Clk125
    SLICE_X11Y142        FDPE                                         r  i_gmii2rgmii/EthTxRstChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y142        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.594 f  i_gmii2rgmii/EthTxRstChain_reg[3]/Q
                         net (fo=40, routed)          0.644     5.238    i_gmii2rgmii/i_rgmii_gmii/Q[0]
    SLICE_X9Y115         LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.050     5.288 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.422     5.710    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg0
    SLICE_X11Y116        FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    10.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.897    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.921 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.859    12.780    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X11Y116        FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[0]/C
                         clock pessimism             -0.366    12.414    
                         clock uncertainty           -0.072    12.342    
    SLICE_X11Y116        FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.066    12.276    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.276    
                         arrival time                          -5.710    
  -------------------------------------------------------------------
                         slack                                  6.566    

Slack (MET) :             6.566ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/EthTxRstChain_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.195ns  (logic 0.129ns (10.795%)  route 1.066ns (89.205%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 12.780 - 8.000 ) 
    Source Clock Delay      (SCD):    4.515ns
    Clock Pessimism Removal (CPR):    -0.366ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.058ns (routing 1.038ns, distribution 1.020ns)
  Clock Net Delay (Destination): 1.859ns (routing 0.944ns, distribution 0.915ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.429    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         2.058     4.515    i_gmii2rgmii/Clk125
    SLICE_X11Y142        FDPE                                         r  i_gmii2rgmii/EthTxRstChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y142        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.594 f  i_gmii2rgmii/EthTxRstChain_reg[3]/Q
                         net (fo=40, routed)          0.644     5.238    i_gmii2rgmii/i_rgmii_gmii/Q[0]
    SLICE_X9Y115         LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.050     5.288 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.422     5.710    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg0
    SLICE_X11Y116        FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    10.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.897    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.921 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.859    12.780    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X11Y116        FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[1]/C
                         clock pessimism             -0.366    12.414    
                         clock uncertainty           -0.072    12.342    
    SLICE_X11Y116        FDPE (Recov_EFF2_SLICEL_C_PRE)
                                                     -0.066    12.276    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.276    
                         arrival time                          -5.710    
  -------------------------------------------------------------------
                         slack                                  6.566    

Slack (MET) :             6.566ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/EthTxRstChain_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.195ns  (logic 0.129ns (10.795%)  route 1.066ns (89.205%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 12.780 - 8.000 ) 
    Source Clock Delay      (SCD):    4.515ns
    Clock Pessimism Removal (CPR):    -0.366ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.058ns (routing 1.038ns, distribution 1.020ns)
  Clock Net Delay (Destination): 1.859ns (routing 0.944ns, distribution 0.915ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.429    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         2.058     4.515    i_gmii2rgmii/Clk125
    SLICE_X11Y142        FDPE                                         r  i_gmii2rgmii/EthTxRstChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y142        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.594 f  i_gmii2rgmii/EthTxRstChain_reg[3]/Q
                         net (fo=40, routed)          0.644     5.238    i_gmii2rgmii/i_rgmii_gmii/Q[0]
    SLICE_X9Y115         LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.050     5.288 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.422     5.710    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg0
    SLICE_X11Y116        FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    10.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.897    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.921 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.859    12.780    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X11Y116        FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[2]/C
                         clock pessimism             -0.366    12.414    
                         clock uncertainty           -0.072    12.342    
    SLICE_X11Y116        FDPE (Recov_FFF_SLICEL_C_PRE)
                                                     -0.066    12.276    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.276    
                         arrival time                          -5.710    
  -------------------------------------------------------------------
                         slack                                  6.566    

Slack (MET) :             6.566ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/EthTxRstChain_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[3]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.195ns  (logic 0.129ns (10.795%)  route 1.066ns (89.205%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 12.780 - 8.000 ) 
    Source Clock Delay      (SCD):    4.515ns
    Clock Pessimism Removal (CPR):    -0.366ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.058ns (routing 1.038ns, distribution 1.020ns)
  Clock Net Delay (Destination): 1.859ns (routing 0.944ns, distribution 0.915ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.429    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         2.058     4.515    i_gmii2rgmii/Clk125
    SLICE_X11Y142        FDPE                                         r  i_gmii2rgmii/EthTxRstChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y142        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.594 f  i_gmii2rgmii/EthTxRstChain_reg[3]/Q
                         net (fo=40, routed)          0.644     5.238    i_gmii2rgmii/i_rgmii_gmii/Q[0]
    SLICE_X9Y115         LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.050     5.288 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.422     5.710    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg0
    SLICE_X11Y116        FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    10.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.897    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.921 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.859    12.780    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X11Y116        FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[3]/C
                         clock pessimism             -0.366    12.414    
                         clock uncertainty           -0.072    12.342    
    SLICE_X11Y116        FDPE (Recov_FFF2_SLICEL_C_PRE)
                                                     -0.066    12.276    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[3]
  -------------------------------------------------------------------
                         required time                         12.276    
                         arrival time                          -5.710    
  -------------------------------------------------------------------
                         slack                                  6.566    

Slack (MET) :             6.566ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/EthTxRstChain_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[4]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.195ns  (logic 0.129ns (10.795%)  route 1.066ns (89.205%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 12.780 - 8.000 ) 
    Source Clock Delay      (SCD):    4.515ns
    Clock Pessimism Removal (CPR):    -0.366ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.058ns (routing 1.038ns, distribution 1.020ns)
  Clock Net Delay (Destination): 1.859ns (routing 0.944ns, distribution 0.915ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.429    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         2.058     4.515    i_gmii2rgmii/Clk125
    SLICE_X11Y142        FDPE                                         r  i_gmii2rgmii/EthTxRstChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y142        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.594 f  i_gmii2rgmii/EthTxRstChain_reg[3]/Q
                         net (fo=40, routed)          0.644     5.238    i_gmii2rgmii/i_rgmii_gmii/Q[0]
    SLICE_X9Y115         LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.050     5.288 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.422     5.710    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg0
    SLICE_X11Y116        FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    10.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.897    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.921 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.859    12.780    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X11Y116        FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[4]/C
                         clock pessimism             -0.366    12.414    
                         clock uncertainty           -0.072    12.342    
    SLICE_X11Y116        FDPE (Recov_GFF_SLICEL_C_PRE)
                                                     -0.066    12.276    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[4]
  -------------------------------------------------------------------
                         required time                         12.276    
                         arrival time                          -5.710    
  -------------------------------------------------------------------
                         slack                                  6.566    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/BitChangeReset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.089ns (29.373%)  route 0.214ns (70.627%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.621ns
    Source Clock Delay      (SCD):    2.792ns
    Clock Pessimism Removal (CPR):    -0.231ns
  Clock Net Delay (Source):      1.139ns (routing 0.566ns, distribution 0.573ns)
  Clock Net Delay (Destination): 1.298ns (routing 0.633ns, distribution 0.665ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.653 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.139     2.792    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X9Y115         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/BitChangeReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.831 f  i_gmii2rgmii/i_rgmii_gmii/BitChangeReset_reg/Q
                         net (fo=2, routed)           0.028     2.859    i_gmii2rgmii/i_rgmii_gmii/BitChangeReset
    SLICE_X9Y115         LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     2.909 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.186     3.095    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg0
    SLICE_X11Y116        FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.304    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.323 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.298     2.621    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X11Y116        FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[0]/C
                         clock pessimism              0.231     2.852    
    SLICE_X11Y116        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     2.832    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.832    
                         arrival time                           3.095    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/BitChangeReset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.089ns (29.373%)  route 0.214ns (70.627%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.621ns
    Source Clock Delay      (SCD):    2.792ns
    Clock Pessimism Removal (CPR):    -0.231ns
  Clock Net Delay (Source):      1.139ns (routing 0.566ns, distribution 0.573ns)
  Clock Net Delay (Destination): 1.298ns (routing 0.633ns, distribution 0.665ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.653 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.139     2.792    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X9Y115         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/BitChangeReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.831 f  i_gmii2rgmii/i_rgmii_gmii/BitChangeReset_reg/Q
                         net (fo=2, routed)           0.028     2.859    i_gmii2rgmii/i_rgmii_gmii/BitChangeReset
    SLICE_X9Y115         LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     2.909 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.186     3.095    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg0
    SLICE_X11Y116        FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.304    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.323 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.298     2.621    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X11Y116        FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[1]/C
                         clock pessimism              0.231     2.852    
    SLICE_X11Y116        FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.020     2.832    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.832    
                         arrival time                           3.095    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/BitChangeReset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.089ns (29.373%)  route 0.214ns (70.627%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.621ns
    Source Clock Delay      (SCD):    2.792ns
    Clock Pessimism Removal (CPR):    -0.231ns
  Clock Net Delay (Source):      1.139ns (routing 0.566ns, distribution 0.573ns)
  Clock Net Delay (Destination): 1.298ns (routing 0.633ns, distribution 0.665ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.653 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.139     2.792    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X9Y115         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/BitChangeReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.831 f  i_gmii2rgmii/i_rgmii_gmii/BitChangeReset_reg/Q
                         net (fo=2, routed)           0.028     2.859    i_gmii2rgmii/i_rgmii_gmii/BitChangeReset
    SLICE_X9Y115         LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     2.909 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.186     3.095    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg0
    SLICE_X11Y116        FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.304    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.323 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.298     2.621    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X11Y116        FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[2]/C
                         clock pessimism              0.231     2.852    
    SLICE_X11Y116        FDPE (Remov_FFF_SLICEL_C_PRE)
                                                     -0.020     2.832    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.832    
                         arrival time                           3.095    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/BitChangeReset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[3]/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.089ns (29.373%)  route 0.214ns (70.627%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.621ns
    Source Clock Delay      (SCD):    2.792ns
    Clock Pessimism Removal (CPR):    -0.231ns
  Clock Net Delay (Source):      1.139ns (routing 0.566ns, distribution 0.573ns)
  Clock Net Delay (Destination): 1.298ns (routing 0.633ns, distribution 0.665ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.653 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.139     2.792    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X9Y115         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/BitChangeReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.831 f  i_gmii2rgmii/i_rgmii_gmii/BitChangeReset_reg/Q
                         net (fo=2, routed)           0.028     2.859    i_gmii2rgmii/i_rgmii_gmii/BitChangeReset
    SLICE_X9Y115         LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     2.909 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.186     3.095    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg0
    SLICE_X11Y116        FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.304    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.323 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.298     2.621    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X11Y116        FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[3]/C
                         clock pessimism              0.231     2.852    
    SLICE_X11Y116        FDPE (Remov_FFF2_SLICEL_C_PRE)
                                                     -0.020     2.832    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.832    
                         arrival time                           3.095    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/BitChangeReset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[4]/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.089ns (29.373%)  route 0.214ns (70.627%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.621ns
    Source Clock Delay      (SCD):    2.792ns
    Clock Pessimism Removal (CPR):    -0.231ns
  Clock Net Delay (Source):      1.139ns (routing 0.566ns, distribution 0.573ns)
  Clock Net Delay (Destination): 1.298ns (routing 0.633ns, distribution 0.665ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.653 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.139     2.792    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X9Y115         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/BitChangeReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.831 f  i_gmii2rgmii/i_rgmii_gmii/BitChangeReset_reg/Q
                         net (fo=2, routed)           0.028     2.859    i_gmii2rgmii/i_rgmii_gmii/BitChangeReset
    SLICE_X9Y115         LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     2.909 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.186     3.095    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg0
    SLICE_X11Y116        FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.304    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.323 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.298     2.621    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X11Y116        FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[4]/C
                         clock pessimism              0.231     2.852    
    SLICE_X11Y116        FDPE (Remov_GFF_SLICEL_C_PRE)
                                                     -0.020     2.832    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.832    
                         arrival time                           3.095    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/BitChangeReset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[5]/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.089ns (23.545%)  route 0.289ns (76.455%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.621ns
    Source Clock Delay      (SCD):    2.792ns
    Clock Pessimism Removal (CPR):    -0.231ns
  Clock Net Delay (Source):      1.139ns (routing 0.566ns, distribution 0.573ns)
  Clock Net Delay (Destination): 1.298ns (routing 0.633ns, distribution 0.665ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.653 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.139     2.792    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X9Y115         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/BitChangeReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.831 f  i_gmii2rgmii/i_rgmii_gmii/BitChangeReset_reg/Q
                         net (fo=2, routed)           0.028     2.859    i_gmii2rgmii/i_rgmii_gmii/BitChangeReset
    SLICE_X9Y115         LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     2.909 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.261     3.170    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg0
    SLICE_X11Y119        FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.304    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.323 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.298     2.621    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X11Y119        FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[5]/C
                         clock pessimism              0.231     2.852    
    SLICE_X11Y119        FDPE (Remov_AFF_SLICEL_C_PRE)
                                                     -0.020     2.832    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.832    
                         arrival time                           3.170    
  -------------------------------------------------------------------
                         slack                                  0.338    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        7.012ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.012ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/heartbeat_0/U0/counter_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.566ns  (logic 0.079ns (3.079%)  route 2.487ns (96.921%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.998ns = ( 11.998 - 10.000 ) 
    Source Clock Delay      (SCD):    2.336ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.137ns (routing 1.083ns, distribution 1.054ns)
  Clock Net Delay (Destination): 1.838ns (routing 0.980ns, distribution 0.858ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24576, routed)       2.137     2.336    design_1_i/rst_ps8_99M/U0/slowest_sync_clk
    SLICE_X27Y197        FDRE                                         r  design_1_i/rst_ps8_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y197        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.415 r  design_1_i/rst_ps8_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=696, routed)         2.487     4.902    design_1_i/heartbeat_0/U0/resetn
    SLICE_X31Y158        FDCE                                         f  design_1_i/heartbeat_0/U0/counter_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24576, routed)       1.838    11.998    design_1_i/heartbeat_0/U0/clk100
    SLICE_X31Y158        FDCE                                         r  design_1_i/heartbeat_0/U0/counter_reg[0]/C
                         clock pessimism              0.142    12.140    
                         clock uncertainty           -0.160    11.980    
    SLICE_X31Y158        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066    11.914    design_1_i/heartbeat_0/U0/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.914    
                         arrival time                          -4.902    
  -------------------------------------------------------------------
                         slack                                  7.012    

Slack (MET) :             7.012ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/heartbeat_0/U0/counter_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.566ns  (logic 0.079ns (3.079%)  route 2.487ns (96.921%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.998ns = ( 11.998 - 10.000 ) 
    Source Clock Delay      (SCD):    2.336ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.137ns (routing 1.083ns, distribution 1.054ns)
  Clock Net Delay (Destination): 1.838ns (routing 0.980ns, distribution 0.858ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24576, routed)       2.137     2.336    design_1_i/rst_ps8_99M/U0/slowest_sync_clk
    SLICE_X27Y197        FDRE                                         r  design_1_i/rst_ps8_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y197        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.415 r  design_1_i/rst_ps8_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=696, routed)         2.487     4.902    design_1_i/heartbeat_0/U0/resetn
    SLICE_X31Y158        FDCE                                         f  design_1_i/heartbeat_0/U0/counter_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24576, routed)       1.838    11.998    design_1_i/heartbeat_0/U0/clk100
    SLICE_X31Y158        FDCE                                         r  design_1_i/heartbeat_0/U0/counter_reg[1]/C
                         clock pessimism              0.142    12.140    
                         clock uncertainty           -0.160    11.980    
    SLICE_X31Y158        FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066    11.914    design_1_i/heartbeat_0/U0/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.914    
                         arrival time                          -4.902    
  -------------------------------------------------------------------
                         slack                                  7.012    

Slack (MET) :             7.012ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/heartbeat_0/U0/counter_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.566ns  (logic 0.079ns (3.079%)  route 2.487ns (96.921%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.998ns = ( 11.998 - 10.000 ) 
    Source Clock Delay      (SCD):    2.336ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.137ns (routing 1.083ns, distribution 1.054ns)
  Clock Net Delay (Destination): 1.838ns (routing 0.980ns, distribution 0.858ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24576, routed)       2.137     2.336    design_1_i/rst_ps8_99M/U0/slowest_sync_clk
    SLICE_X27Y197        FDRE                                         r  design_1_i/rst_ps8_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y197        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.415 r  design_1_i/rst_ps8_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=696, routed)         2.487     4.902    design_1_i/heartbeat_0/U0/resetn
    SLICE_X31Y158        FDCE                                         f  design_1_i/heartbeat_0/U0/counter_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24576, routed)       1.838    11.998    design_1_i/heartbeat_0/U0/clk100
    SLICE_X31Y158        FDCE                                         r  design_1_i/heartbeat_0/U0/counter_reg[2]/C
                         clock pessimism              0.142    12.140    
                         clock uncertainty           -0.160    11.980    
    SLICE_X31Y158        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066    11.914    design_1_i/heartbeat_0/U0/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.914    
                         arrival time                          -4.902    
  -------------------------------------------------------------------
                         slack                                  7.012    

Slack (MET) :             7.012ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/heartbeat_0/U0/counter_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.566ns  (logic 0.079ns (3.079%)  route 2.487ns (96.921%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.998ns = ( 11.998 - 10.000 ) 
    Source Clock Delay      (SCD):    2.336ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.137ns (routing 1.083ns, distribution 1.054ns)
  Clock Net Delay (Destination): 1.838ns (routing 0.980ns, distribution 0.858ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24576, routed)       2.137     2.336    design_1_i/rst_ps8_99M/U0/slowest_sync_clk
    SLICE_X27Y197        FDRE                                         r  design_1_i/rst_ps8_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y197        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.415 r  design_1_i/rst_ps8_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=696, routed)         2.487     4.902    design_1_i/heartbeat_0/U0/resetn
    SLICE_X31Y158        FDCE                                         f  design_1_i/heartbeat_0/U0/counter_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24576, routed)       1.838    11.998    design_1_i/heartbeat_0/U0/clk100
    SLICE_X31Y158        FDCE                                         r  design_1_i/heartbeat_0/U0/counter_reg[3]/C
                         clock pessimism              0.142    12.140    
                         clock uncertainty           -0.160    11.980    
    SLICE_X31Y158        FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.066    11.914    design_1_i/heartbeat_0/U0/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.914    
                         arrival time                          -4.902    
  -------------------------------------------------------------------
                         slack                                  7.012    

Slack (MET) :             7.012ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/heartbeat_0/U0/counter_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.566ns  (logic 0.079ns (3.079%)  route 2.487ns (96.921%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.998ns = ( 11.998 - 10.000 ) 
    Source Clock Delay      (SCD):    2.336ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.137ns (routing 1.083ns, distribution 1.054ns)
  Clock Net Delay (Destination): 1.838ns (routing 0.980ns, distribution 0.858ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24576, routed)       2.137     2.336    design_1_i/rst_ps8_99M/U0/slowest_sync_clk
    SLICE_X27Y197        FDRE                                         r  design_1_i/rst_ps8_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y197        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.415 r  design_1_i/rst_ps8_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=696, routed)         2.487     4.902    design_1_i/heartbeat_0/U0/resetn
    SLICE_X31Y158        FDCE                                         f  design_1_i/heartbeat_0/U0/counter_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24576, routed)       1.838    11.998    design_1_i/heartbeat_0/U0/clk100
    SLICE_X31Y158        FDCE                                         r  design_1_i/heartbeat_0/U0/counter_reg[4]/C
                         clock pessimism              0.142    12.140    
                         clock uncertainty           -0.160    11.980    
    SLICE_X31Y158        FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.066    11.914    design_1_i/heartbeat_0/U0/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         11.914    
                         arrival time                          -4.902    
  -------------------------------------------------------------------
                         slack                                  7.012    

Slack (MET) :             7.012ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/heartbeat_0/U0/counter_reg[5]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.566ns  (logic 0.079ns (3.079%)  route 2.487ns (96.921%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.998ns = ( 11.998 - 10.000 ) 
    Source Clock Delay      (SCD):    2.336ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.137ns (routing 1.083ns, distribution 1.054ns)
  Clock Net Delay (Destination): 1.838ns (routing 0.980ns, distribution 0.858ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24576, routed)       2.137     2.336    design_1_i/rst_ps8_99M/U0/slowest_sync_clk
    SLICE_X27Y197        FDRE                                         r  design_1_i/rst_ps8_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y197        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.415 r  design_1_i/rst_ps8_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=696, routed)         2.487     4.902    design_1_i/heartbeat_0/U0/resetn
    SLICE_X31Y158        FDCE                                         f  design_1_i/heartbeat_0/U0/counter_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24576, routed)       1.838    11.998    design_1_i/heartbeat_0/U0/clk100
    SLICE_X31Y158        FDCE                                         r  design_1_i/heartbeat_0/U0/counter_reg[5]/C
                         clock pessimism              0.142    12.140    
                         clock uncertainty           -0.160    11.980    
    SLICE_X31Y158        FDCE (Recov_BFF2_SLICEM_C_CLR)
                                                     -0.066    11.914    design_1_i/heartbeat_0/U0/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         11.914    
                         arrival time                          -4.902    
  -------------------------------------------------------------------
                         slack                                  7.012    

Slack (MET) :             7.012ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/heartbeat_0/U0/counter_reg[6]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.566ns  (logic 0.079ns (3.079%)  route 2.487ns (96.921%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.998ns = ( 11.998 - 10.000 ) 
    Source Clock Delay      (SCD):    2.336ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.137ns (routing 1.083ns, distribution 1.054ns)
  Clock Net Delay (Destination): 1.838ns (routing 0.980ns, distribution 0.858ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24576, routed)       2.137     2.336    design_1_i/rst_ps8_99M/U0/slowest_sync_clk
    SLICE_X27Y197        FDRE                                         r  design_1_i/rst_ps8_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y197        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.415 r  design_1_i/rst_ps8_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=696, routed)         2.487     4.902    design_1_i/heartbeat_0/U0/resetn
    SLICE_X31Y158        FDCE                                         f  design_1_i/heartbeat_0/U0/counter_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24576, routed)       1.838    11.998    design_1_i/heartbeat_0/U0/clk100
    SLICE_X31Y158        FDCE                                         r  design_1_i/heartbeat_0/U0/counter_reg[6]/C
                         clock pessimism              0.142    12.140    
                         clock uncertainty           -0.160    11.980    
    SLICE_X31Y158        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066    11.914    design_1_i/heartbeat_0/U0/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         11.914    
                         arrival time                          -4.902    
  -------------------------------------------------------------------
                         slack                                  7.012    

Slack (MET) :             7.012ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/heartbeat_0/U0/counter_reg[7]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.566ns  (logic 0.079ns (3.079%)  route 2.487ns (96.921%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.998ns = ( 11.998 - 10.000 ) 
    Source Clock Delay      (SCD):    2.336ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.137ns (routing 1.083ns, distribution 1.054ns)
  Clock Net Delay (Destination): 1.838ns (routing 0.980ns, distribution 0.858ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24576, routed)       2.137     2.336    design_1_i/rst_ps8_99M/U0/slowest_sync_clk
    SLICE_X27Y197        FDRE                                         r  design_1_i/rst_ps8_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y197        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.415 r  design_1_i/rst_ps8_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=696, routed)         2.487     4.902    design_1_i/heartbeat_0/U0/resetn
    SLICE_X31Y158        FDCE                                         f  design_1_i/heartbeat_0/U0/counter_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24576, routed)       1.838    11.998    design_1_i/heartbeat_0/U0/clk100
    SLICE_X31Y158        FDCE                                         r  design_1_i/heartbeat_0/U0/counter_reg[7]/C
                         clock pessimism              0.142    12.140    
                         clock uncertainty           -0.160    11.980    
    SLICE_X31Y158        FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.066    11.914    design_1_i/heartbeat_0/U0/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         11.914    
                         arrival time                          -4.902    
  -------------------------------------------------------------------
                         slack                                  7.012    

Slack (MET) :             7.079ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/heartbeat_0/U0/counter_reg[16]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.500ns  (logic 0.079ns (3.160%)  route 2.421ns (96.840%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.999ns = ( 11.999 - 10.000 ) 
    Source Clock Delay      (SCD):    2.336ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.137ns (routing 1.083ns, distribution 1.054ns)
  Clock Net Delay (Destination): 1.839ns (routing 0.980ns, distribution 0.859ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24576, routed)       2.137     2.336    design_1_i/rst_ps8_99M/U0/slowest_sync_clk
    SLICE_X27Y197        FDRE                                         r  design_1_i/rst_ps8_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y197        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.415 r  design_1_i/rst_ps8_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=696, routed)         2.421     4.836    design_1_i/heartbeat_0/U0/resetn
    SLICE_X31Y159        FDCE                                         f  design_1_i/heartbeat_0/U0/counter_reg[16]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24576, routed)       1.839    11.999    design_1_i/heartbeat_0/U0/clk100
    SLICE_X31Y159        FDCE                                         r  design_1_i/heartbeat_0/U0/counter_reg[16]/C
                         clock pessimism              0.142    12.141    
                         clock uncertainty           -0.160    11.981    
    SLICE_X31Y159        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066    11.915    design_1_i/heartbeat_0/U0/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         11.915    
                         arrival time                          -4.836    
  -------------------------------------------------------------------
                         slack                                  7.079    

Slack (MET) :             7.079ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/heartbeat_0/U0/counter_reg[17]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.500ns  (logic 0.079ns (3.160%)  route 2.421ns (96.840%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.999ns = ( 11.999 - 10.000 ) 
    Source Clock Delay      (SCD):    2.336ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.137ns (routing 1.083ns, distribution 1.054ns)
  Clock Net Delay (Destination): 1.839ns (routing 0.980ns, distribution 0.859ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24576, routed)       2.137     2.336    design_1_i/rst_ps8_99M/U0/slowest_sync_clk
    SLICE_X27Y197        FDRE                                         r  design_1_i/rst_ps8_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y197        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.415 r  design_1_i/rst_ps8_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=696, routed)         2.421     4.836    design_1_i/heartbeat_0/U0/resetn
    SLICE_X31Y159        FDCE                                         f  design_1_i/heartbeat_0/U0/counter_reg[17]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24576, routed)       1.839    11.999    design_1_i/heartbeat_0/U0/clk100
    SLICE_X31Y159        FDCE                                         r  design_1_i/heartbeat_0/U0/counter_reg[17]/C
                         clock pessimism              0.142    12.141    
                         clock uncertainty           -0.160    11.981    
    SLICE_X31Y159        FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066    11.915    design_1_i/heartbeat_0/U0/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         11.915    
                         arrival time                          -4.836    
  -------------------------------------------------------------------
                         slack                                  7.079    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps8_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/link_error_gen.link_error_flop_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.039ns (26.712%)  route 0.107ns (73.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.458ns
    Source Clock Delay      (SCD):    1.273ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Net Delay (Source):      1.162ns (routing 0.585ns, distribution 0.577ns)
  Clock Net Delay (Destination): 1.320ns (routing 0.654ns, distribution 0.666ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24576, routed)       1.162     1.273    design_1_i/rst_ps8_99M/U0/slowest_sync_clk
    SLICE_X27Y197        FDRE                                         r  design_1_i/rst_ps8_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y197        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.312 r  design_1_i/rst_ps8_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=696, routed)         0.107     1.419    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/lopt
    SLICE_X29Y197        FDCE                                         f  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/link_error_gen.link_error_flop_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24576, routed)       1.320     1.458    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/s_aclk
    SLICE_X29Y197        FDCE                                         r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/link_error_gen.link_error_flop_reg/C
                         clock pessimism             -0.128     1.330    
    SLICE_X29Y197        FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.020     1.310    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/link_error_gen.link_error_flop_reg
  -------------------------------------------------------------------
                         required time                         -1.310    
                         arrival time                           1.419    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps8_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/link_error_gen.calib_done_dly_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.039ns (26.897%)  route 0.106ns (73.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.457ns
    Source Clock Delay      (SCD):    1.273ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Net Delay (Source):      1.162ns (routing 0.585ns, distribution 0.577ns)
  Clock Net Delay (Destination): 1.319ns (routing 0.654ns, distribution 0.665ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24576, routed)       1.162     1.273    design_1_i/rst_ps8_99M/U0/slowest_sync_clk
    SLICE_X27Y197        FDRE                                         r  design_1_i/rst_ps8_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y197        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.312 r  design_1_i/rst_ps8_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=696, routed)         0.106     1.418    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/lopt
    SLICE_X29Y197        FDCE                                         f  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/link_error_gen.calib_done_dly_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24576, routed)       1.319     1.457    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/s_aclk
    SLICE_X29Y197        FDCE                                         r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/link_error_gen.calib_done_dly_reg/C
                         clock pessimism             -0.128     1.329    
    SLICE_X29Y197        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     1.309    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/link_error_gen.calib_done_dly_reg
  -------------------------------------------------------------------
                         required time                         -1.309    
                         arrival time                           1.418    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.039ns (30.233%)  route 0.090ns (69.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.402ns
    Source Clock Delay      (SCD):    1.241ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Net Delay (Source):      1.130ns (routing 0.585ns, distribution 0.545ns)
  Clock Net Delay (Destination): 1.264ns (routing 0.654ns, distribution 0.610ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24576, routed)       1.130     1.241    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X38Y160        FDPE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y160        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.280 f  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.090     1.370    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X36Y160        FDPE                                         f  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24576, routed)       1.264     1.402    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X36Y160        FDPE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.126     1.276    
    SLICE_X36Y160        FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                     -0.020     1.256    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.370    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.038ns (24.675%)  route 0.116ns (75.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.411ns
    Source Clock Delay      (SCD):    1.241ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Net Delay (Source):      1.130ns (routing 0.585ns, distribution 0.545ns)
  Clock Net Delay (Destination): 1.273ns (routing 0.654ns, distribution 0.619ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24576, routed)       1.130     1.241    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X35Y159        FDPE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y159        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.279 f  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.116     1.395    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X34Y159        FDCE                                         f  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24576, routed)       1.273     1.411    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X34Y159        FDCE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.126     1.285    
    SLICE_X34Y159        FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                     -0.020     1.265    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.395    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.038ns (24.675%)  route 0.116ns (75.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.411ns
    Source Clock Delay      (SCD):    1.241ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Net Delay (Source):      1.130ns (routing 0.585ns, distribution 0.545ns)
  Clock Net Delay (Destination): 1.273ns (routing 0.654ns, distribution 0.619ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24576, routed)       1.130     1.241    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X35Y159        FDPE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y159        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.279 f  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.116     1.395    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X34Y159        FDCE                                         f  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24576, routed)       1.273     1.411    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X34Y159        FDCE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.126     1.285    
    SLICE_X34Y159        FDCE (Remov_AFF2_SLICEM_C_CLR)
                                                     -0.020     1.265    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.395    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.038ns (24.675%)  route 0.116ns (75.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.411ns
    Source Clock Delay      (SCD):    1.241ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Net Delay (Source):      1.130ns (routing 0.585ns, distribution 0.545ns)
  Clock Net Delay (Destination): 1.273ns (routing 0.654ns, distribution 0.619ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24576, routed)       1.130     1.241    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X35Y159        FDPE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y159        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.279 f  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.116     1.395    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X34Y159        FDCE                                         f  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24576, routed)       1.273     1.411    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X34Y159        FDCE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/C
                         clock pessimism             -0.126     1.285    
    SLICE_X34Y159        FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.020     1.265    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.395    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.038ns (24.675%)  route 0.116ns (75.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.411ns
    Source Clock Delay      (SCD):    1.241ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Net Delay (Source):      1.130ns (routing 0.585ns, distribution 0.545ns)
  Clock Net Delay (Destination): 1.273ns (routing 0.654ns, distribution 0.619ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24576, routed)       1.130     1.241    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X35Y159        FDPE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y159        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.279 f  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.116     1.395    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X34Y159        FDCE                                         f  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24576, routed)       1.273     1.411    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X34Y159        FDCE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/C
                         clock pessimism             -0.126     1.285    
    SLICE_X34Y159        FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.020     1.265    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.395    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.038ns (24.837%)  route 0.115ns (75.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.410ns
    Source Clock Delay      (SCD):    1.241ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Net Delay (Source):      1.130ns (routing 0.585ns, distribution 0.545ns)
  Clock Net Delay (Destination): 1.272ns (routing 0.654ns, distribution 0.618ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24576, routed)       1.130     1.241    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X35Y159        FDPE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y159        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.279 f  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.115     1.394    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X34Y159        FDCE                                         f  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24576, routed)       1.272     1.410    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X34Y159        FDCE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.126     1.284    
    SLICE_X34Y159        FDCE (Remov_GFF2_SLICEM_C_CLR)
                                                     -0.020     1.264    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.038ns (24.837%)  route 0.115ns (75.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.410ns
    Source Clock Delay      (SCD):    1.241ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Net Delay (Source):      1.130ns (routing 0.585ns, distribution 0.545ns)
  Clock Net Delay (Destination): 1.272ns (routing 0.654ns, distribution 0.618ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24576, routed)       1.130     1.241    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X35Y159        FDPE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y159        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.279 f  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.115     1.394    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X34Y159        FDCE                                         f  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24576, routed)       1.272     1.410    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X34Y159        FDCE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.126     1.284    
    SLICE_X34Y159        FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                     -0.020     1.264    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.038ns (24.837%)  route 0.115ns (75.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.410ns
    Source Clock Delay      (SCD):    1.241ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Net Delay (Source):      1.130ns (routing 0.585ns, distribution 0.545ns)
  Clock Net Delay (Destination): 1.272ns (routing 0.654ns, distribution 0.618ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24576, routed)       1.130     1.241    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X35Y159        FDPE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y159        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.279 f  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.115     1.394    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X34Y159        FDCE                                         f  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24576, routed)       1.272     1.410    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X34Y159        FDCE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/C
                         clock pessimism             -0.126     1.284    
    SLICE_X34Y159        FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                     -0.020     1.264    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.130    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  To Clock:  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q

Setup :            0  Failing Endpoints,  Worst Slack       38.857ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.857ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[0]/PRE
                            (recovery check against rising-edge clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        0.636ns  (logic 0.079ns (12.421%)  route 0.557ns (87.578%))
  Logic Levels:           0  
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.418ns = ( 84.418 - 80.000 ) 
    Source Clock Delay      (SCD):    5.337ns = ( 45.337 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.838ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.284ns (routing 0.171ns, distribution 1.113ns)
  Clock Net Delay (Destination): 1.122ns (routing 0.155ns, distribution 0.967ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    40.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       2.309    42.508    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079    42.587 f  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.438    44.025    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    44.053 f  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.284    45.337    design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
    SLICE_X42Y172        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y172        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079    45.416 f  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/Q
                         net (fo=8, routed)           0.557    45.973    design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/AR[0]
    SLICE_X43Y173        FDPE                                         f  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    80.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       2.049    82.209    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059    82.268 r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.004    83.272    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    83.296 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.122    84.418    design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X43Y173        FDPE                                         r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[0]/C
                         clock pessimism              0.838    85.256    
                         clock uncertainty           -0.360    84.896    
    SLICE_X43Y173        FDPE (Recov_EFF_SLICEM_C_PRE)
                                                     -0.066    84.830    design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[0]
  -------------------------------------------------------------------
                         required time                         84.830    
                         arrival time                         -45.973    
  -------------------------------------------------------------------
                         slack                                 38.857    

Slack (MET) :             38.857ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[1]/CLR
                            (recovery check against rising-edge clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        0.636ns  (logic 0.079ns (12.421%)  route 0.557ns (87.578%))
  Logic Levels:           0  
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.418ns = ( 84.418 - 80.000 ) 
    Source Clock Delay      (SCD):    5.337ns = ( 45.337 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.838ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.284ns (routing 0.171ns, distribution 1.113ns)
  Clock Net Delay (Destination): 1.122ns (routing 0.155ns, distribution 0.967ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    40.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       2.309    42.508    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079    42.587 f  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.438    44.025    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    44.053 f  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.284    45.337    design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
    SLICE_X42Y172        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y172        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079    45.416 f  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/Q
                         net (fo=8, routed)           0.557    45.973    design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/AR[0]
    SLICE_X43Y173        FDCE                                         f  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    80.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       2.049    82.209    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059    82.268 r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.004    83.272    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    83.296 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.122    84.418    design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X43Y173        FDCE                                         r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[1]/C
                         clock pessimism              0.838    85.256    
                         clock uncertainty           -0.360    84.896    
    SLICE_X43Y173        FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.066    84.830    design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[1]
  -------------------------------------------------------------------
                         required time                         84.830    
                         arrival time                         -45.973    
  -------------------------------------------------------------------
                         slack                                 38.857    

Slack (MET) :             38.857ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[2]/CLR
                            (recovery check against rising-edge clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        0.636ns  (logic 0.079ns (12.421%)  route 0.557ns (87.578%))
  Logic Levels:           0  
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.418ns = ( 84.418 - 80.000 ) 
    Source Clock Delay      (SCD):    5.337ns = ( 45.337 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.838ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.284ns (routing 0.171ns, distribution 1.113ns)
  Clock Net Delay (Destination): 1.122ns (routing 0.155ns, distribution 0.967ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    40.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       2.309    42.508    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079    42.587 f  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.438    44.025    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    44.053 f  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.284    45.337    design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
    SLICE_X42Y172        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y172        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079    45.416 f  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/Q
                         net (fo=8, routed)           0.557    45.973    design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/AR[0]
    SLICE_X43Y173        FDCE                                         f  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    80.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       2.049    82.209    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059    82.268 r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.004    83.272    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    83.296 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.122    84.418    design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X43Y173        FDCE                                         r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[2]/C
                         clock pessimism              0.838    85.256    
                         clock uncertainty           -0.360    84.896    
    SLICE_X43Y173        FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.066    84.830    design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[2]
  -------------------------------------------------------------------
                         required time                         84.830    
                         arrival time                         -45.973    
  -------------------------------------------------------------------
                         slack                                 38.857    

Slack (MET) :             38.857ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[3]/PRE
                            (recovery check against rising-edge clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        0.636ns  (logic 0.079ns (12.421%)  route 0.557ns (87.578%))
  Logic Levels:           0  
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.418ns = ( 84.418 - 80.000 ) 
    Source Clock Delay      (SCD):    5.337ns = ( 45.337 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.838ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.284ns (routing 0.171ns, distribution 1.113ns)
  Clock Net Delay (Destination): 1.122ns (routing 0.155ns, distribution 0.967ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    40.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       2.309    42.508    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079    42.587 f  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.438    44.025    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    44.053 f  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.284    45.337    design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
    SLICE_X42Y172        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y172        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079    45.416 f  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/Q
                         net (fo=8, routed)           0.557    45.973    design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/AR[0]
    SLICE_X43Y173        FDPE                                         f  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    80.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       2.049    82.209    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059    82.268 r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.004    83.272    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    83.296 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.122    84.418    design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X43Y173        FDPE                                         r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[3]/C
                         clock pessimism              0.838    85.256    
                         clock uncertainty           -0.360    84.896    
    SLICE_X43Y173        FDPE (Recov_FFF2_SLICEM_C_PRE)
                                                     -0.066    84.830    design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[3]
  -------------------------------------------------------------------
                         required time                         84.830    
                         arrival time                         -45.973    
  -------------------------------------------------------------------
                         slack                                 38.857    

Slack (MET) :             38.857ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[4]/CLR
                            (recovery check against rising-edge clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        0.636ns  (logic 0.079ns (12.421%)  route 0.557ns (87.578%))
  Logic Levels:           0  
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.418ns = ( 84.418 - 80.000 ) 
    Source Clock Delay      (SCD):    5.337ns = ( 45.337 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.838ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.284ns (routing 0.171ns, distribution 1.113ns)
  Clock Net Delay (Destination): 1.122ns (routing 0.155ns, distribution 0.967ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    40.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       2.309    42.508    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079    42.587 f  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.438    44.025    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    44.053 f  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.284    45.337    design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
    SLICE_X42Y172        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y172        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079    45.416 f  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/Q
                         net (fo=8, routed)           0.557    45.973    design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/AR[0]
    SLICE_X43Y173        FDCE                                         f  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    80.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       2.049    82.209    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059    82.268 r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.004    83.272    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    83.296 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.122    84.418    design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X43Y173        FDCE                                         r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[4]/C
                         clock pessimism              0.838    85.256    
                         clock uncertainty           -0.360    84.896    
    SLICE_X43Y173        FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.066    84.830    design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[4]
  -------------------------------------------------------------------
                         required time                         84.830    
                         arrival time                         -45.973    
  -------------------------------------------------------------------
                         slack                                 38.857    

Slack (MET) :             38.857ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]/CLR
                            (recovery check against rising-edge clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        0.636ns  (logic 0.079ns (12.421%)  route 0.557ns (87.578%))
  Logic Levels:           0  
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.418ns = ( 84.418 - 80.000 ) 
    Source Clock Delay      (SCD):    5.337ns = ( 45.337 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.838ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.284ns (routing 0.171ns, distribution 1.113ns)
  Clock Net Delay (Destination): 1.122ns (routing 0.155ns, distribution 0.967ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    40.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       2.309    42.508    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079    42.587 f  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.438    44.025    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    44.053 f  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.284    45.337    design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
    SLICE_X42Y172        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y172        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079    45.416 f  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/Q
                         net (fo=8, routed)           0.557    45.973    design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/AR[0]
    SLICE_X43Y173        FDCE                                         f  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    80.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       2.049    82.209    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059    82.268 r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.004    83.272    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    83.296 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.122    84.418    design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X43Y173        FDCE                                         r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]/C
                         clock pessimism              0.838    85.256    
                         clock uncertainty           -0.360    84.896    
    SLICE_X43Y173        FDCE (Recov_GFF2_SLICEM_C_CLR)
                                                     -0.066    84.830    design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]
  -------------------------------------------------------------------
                         required time                         84.830    
                         arrival time                         -45.973    
  -------------------------------------------------------------------
                         slack                                 38.857    

Slack (MET) :             78.005ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        1.757ns  (logic 0.317ns (18.042%)  route 1.440ns (81.958%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.756ns = ( 85.756 - 80.000 ) 
    Source Clock Delay      (SCD):    6.742ns
    Clock Pessimism Removal (CPR):    0.975ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.654ns (routing 0.851ns, distribution 0.803ns)
  Clock Net Delay (Destination): 1.525ns (routing 0.772ns, distribution 0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       2.309     2.508    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.587 r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.438     4.025    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.053 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.943     4.996    design_1_i/debug_bridge_PL/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     5.088 r  design_1_i/debug_bridge_PL/U0/bs_mux/inst/u_bufg_mux/O
    X1Y2 (CLOCK_ROOT)    net (fo=500, routed)         1.654     6.742    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X40Y171        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y171        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     6.821 f  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.275     7.096    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X40Y171        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.101     7.197 f  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.768     7.965    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X41Y170        LUT4 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.137     8.102 r  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.397     8.499    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X41Y168        FDCE                                         f  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    80.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       2.049    82.209    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059    82.268 r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.004    83.272    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    83.296 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.856    84.152    design_1_i/debug_bridge_PL/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    84.231 r  design_1_i/debug_bridge_PL/U0/bs_mux/inst/u_bufg_mux/O
    X1Y2 (CLOCK_ROOT)    net (fo=500, routed)         1.525    85.756    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/tck
    SLICE_X41Y168        FDCE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.975    86.731    
                         clock uncertainty           -0.160    86.570    
    SLICE_X41Y168        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    86.504    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         86.504    
                         arrival time                          -8.499    
  -------------------------------------------------------------------
                         slack                                 78.005    

Slack (MET) :             78.005ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        1.757ns  (logic 0.317ns (18.042%)  route 1.440ns (81.958%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.756ns = ( 85.756 - 80.000 ) 
    Source Clock Delay      (SCD):    6.742ns
    Clock Pessimism Removal (CPR):    0.975ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.654ns (routing 0.851ns, distribution 0.803ns)
  Clock Net Delay (Destination): 1.525ns (routing 0.772ns, distribution 0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       2.309     2.508    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.587 r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.438     4.025    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.053 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.943     4.996    design_1_i/debug_bridge_PL/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     5.088 r  design_1_i/debug_bridge_PL/U0/bs_mux/inst/u_bufg_mux/O
    X1Y2 (CLOCK_ROOT)    net (fo=500, routed)         1.654     6.742    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X40Y171        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y171        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     6.821 f  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.275     7.096    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X40Y171        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.101     7.197 f  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.768     7.965    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X41Y170        LUT4 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.137     8.102 r  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.397     8.499    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X41Y168        FDCE                                         f  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    80.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       2.049    82.209    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059    82.268 r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.004    83.272    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    83.296 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.856    84.152    design_1_i/debug_bridge_PL/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    84.231 r  design_1_i/debug_bridge_PL/U0/bs_mux/inst/u_bufg_mux/O
    X1Y2 (CLOCK_ROOT)    net (fo=500, routed)         1.525    85.756    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/tck
    SLICE_X41Y168        FDCE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.975    86.731    
                         clock uncertainty           -0.160    86.570    
    SLICE_X41Y168        FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.066    86.504    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         86.504    
                         arrival time                          -8.499    
  -------------------------------------------------------------------
                         slack                                 78.005    

Slack (MET) :             78.005ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        1.757ns  (logic 0.317ns (18.042%)  route 1.440ns (81.958%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.756ns = ( 85.756 - 80.000 ) 
    Source Clock Delay      (SCD):    6.742ns
    Clock Pessimism Removal (CPR):    0.975ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.654ns (routing 0.851ns, distribution 0.803ns)
  Clock Net Delay (Destination): 1.525ns (routing 0.772ns, distribution 0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       2.309     2.508    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.587 r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.438     4.025    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.053 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.943     4.996    design_1_i/debug_bridge_PL/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     5.088 r  design_1_i/debug_bridge_PL/U0/bs_mux/inst/u_bufg_mux/O
    X1Y2 (CLOCK_ROOT)    net (fo=500, routed)         1.654     6.742    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X40Y171        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y171        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     6.821 f  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.275     7.096    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X40Y171        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.101     7.197 f  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.768     7.965    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X41Y170        LUT4 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.137     8.102 r  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.397     8.499    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X41Y168        FDCE                                         f  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    80.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       2.049    82.209    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059    82.268 r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.004    83.272    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    83.296 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.856    84.152    design_1_i/debug_bridge_PL/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    84.231 r  design_1_i/debug_bridge_PL/U0/bs_mux/inst/u_bufg_mux/O
    X1Y2 (CLOCK_ROOT)    net (fo=500, routed)         1.525    85.756    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/tck
    SLICE_X41Y168        FDCE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.975    86.731    
                         clock uncertainty           -0.160    86.570    
    SLICE_X41Y168        FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.066    86.504    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         86.504    
                         arrival time                          -8.499    
  -------------------------------------------------------------------
                         slack                                 78.005    

Slack (MET) :             78.005ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        1.757ns  (logic 0.317ns (18.042%)  route 1.440ns (81.958%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.756ns = ( 85.756 - 80.000 ) 
    Source Clock Delay      (SCD):    6.742ns
    Clock Pessimism Removal (CPR):    0.975ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.654ns (routing 0.851ns, distribution 0.803ns)
  Clock Net Delay (Destination): 1.525ns (routing 0.772ns, distribution 0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       2.309     2.508    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.587 r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.438     4.025    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.053 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.943     4.996    design_1_i/debug_bridge_PL/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     5.088 r  design_1_i/debug_bridge_PL/U0/bs_mux/inst/u_bufg_mux/O
    X1Y2 (CLOCK_ROOT)    net (fo=500, routed)         1.654     6.742    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X40Y171        FDRE                                         r  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y171        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     6.821 f  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.275     7.096    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X40Y171        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.101     7.197 f  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.768     7.965    design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X41Y170        LUT4 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.137     8.102 r  design_1_i/debug_bridge_PL/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.397     8.499    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X41Y168        FDCE                                         f  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    80.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       2.049    82.209    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059    82.268 r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.004    83.272    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    83.296 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.856    84.152    design_1_i/debug_bridge_PL/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    84.231 r  design_1_i/debug_bridge_PL/U0/bs_mux/inst/u_bufg_mux/O
    X1Y2 (CLOCK_ROOT)    net (fo=500, routed)         1.525    85.756    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/tck
    SLICE_X41Y168        FDCE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.975    86.731    
                         clock uncertainty           -0.160    86.570    
    SLICE_X41Y168        FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.066    86.504    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         86.504    
                         arrival time                          -8.499    
  -------------------------------------------------------------------
                         slack                                 78.005    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.039ns (33.051%)  route 0.079ns (66.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.291ns
    Source Clock Delay      (SCD):    3.661ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Net Delay (Source):      0.914ns (routing 0.467ns, distribution 0.447ns)
  Clock Net Delay (Destination): 1.045ns (routing 0.524ns, distribution 0.521ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       1.253     1.364    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.403 r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.754     2.157    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.174 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.521     2.695    design_1_i/debug_bridge_PL/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.747 r  design_1_i/debug_bridge_PL/U0/bs_mux/inst/u_bufg_mux/O
    X1Y2 (CLOCK_ROOT)    net (fo=500, routed)         0.914     3.661    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y157        FDPE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y157        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     3.700 f  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.079     3.779    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X32Y157        FDCE                                         f  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       1.409     1.547    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.053     1.600 r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.989     2.589    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.608 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.577     3.185    design_1_i/debug_bridge_PL/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     3.246 r  design_1_i/debug_bridge_PL/U0/bs_mux/inst/u_bufg_mux/O
    X1Y2 (CLOCK_ROOT)    net (fo=500, routed)         1.045     4.291    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X32Y157        FDCE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.614     3.677    
    SLICE_X32Y157        FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.020     3.657    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.657    
                         arrival time                           3.779    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.039ns (33.051%)  route 0.079ns (66.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.291ns
    Source Clock Delay      (SCD):    3.661ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Net Delay (Source):      0.914ns (routing 0.467ns, distribution 0.447ns)
  Clock Net Delay (Destination): 1.045ns (routing 0.524ns, distribution 0.521ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       1.253     1.364    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.403 r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.754     2.157    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.174 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.521     2.695    design_1_i/debug_bridge_PL/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.747 r  design_1_i/debug_bridge_PL/U0/bs_mux/inst/u_bufg_mux/O
    X1Y2 (CLOCK_ROOT)    net (fo=500, routed)         0.914     3.661    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y157        FDPE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y157        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     3.700 f  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.079     3.779    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X32Y157        FDCE                                         f  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       1.409     1.547    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.053     1.600 r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.989     2.589    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.608 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.577     3.185    design_1_i/debug_bridge_PL/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     3.246 r  design_1_i/debug_bridge_PL/U0/bs_mux/inst/u_bufg_mux/O
    X1Y2 (CLOCK_ROOT)    net (fo=500, routed)         1.045     4.291    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X32Y157        FDCE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.614     3.677    
    SLICE_X32Y157        FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                     -0.020     3.657    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.657    
                         arrival time                           3.779    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.039ns (33.051%)  route 0.079ns (66.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.291ns
    Source Clock Delay      (SCD):    3.661ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Net Delay (Source):      0.914ns (routing 0.467ns, distribution 0.447ns)
  Clock Net Delay (Destination): 1.045ns (routing 0.524ns, distribution 0.521ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       1.253     1.364    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.403 r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.754     2.157    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.174 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.521     2.695    design_1_i/debug_bridge_PL/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.747 r  design_1_i/debug_bridge_PL/U0/bs_mux/inst/u_bufg_mux/O
    X1Y2 (CLOCK_ROOT)    net (fo=500, routed)         0.914     3.661    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y157        FDPE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y157        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     3.700 f  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.079     3.779    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X32Y157        FDCE                                         f  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       1.409     1.547    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.053     1.600 r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.989     2.589    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.608 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.577     3.185    design_1_i/debug_bridge_PL/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     3.246 r  design_1_i/debug_bridge_PL/U0/bs_mux/inst/u_bufg_mux/O
    X1Y2 (CLOCK_ROOT)    net (fo=500, routed)         1.045     4.291    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X32Y157        FDCE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.614     3.677    
    SLICE_X32Y157        FDCE (Remov_AFF2_SLICEM_C_CLR)
                                                     -0.020     3.657    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.657    
                         arrival time                           3.779    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.039ns (33.051%)  route 0.079ns (66.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.291ns
    Source Clock Delay      (SCD):    3.661ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Net Delay (Source):      0.914ns (routing 0.467ns, distribution 0.447ns)
  Clock Net Delay (Destination): 1.045ns (routing 0.524ns, distribution 0.521ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       1.253     1.364    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.403 r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.754     2.157    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.174 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.521     2.695    design_1_i/debug_bridge_PL/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.747 r  design_1_i/debug_bridge_PL/U0/bs_mux/inst/u_bufg_mux/O
    X1Y2 (CLOCK_ROOT)    net (fo=500, routed)         0.914     3.661    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y157        FDPE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y157        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     3.700 f  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.079     3.779    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X32Y157        FDCE                                         f  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       1.409     1.547    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.053     1.600 r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.989     2.589    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.608 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.577     3.185    design_1_i/debug_bridge_PL/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     3.246 r  design_1_i/debug_bridge_PL/U0/bs_mux/inst/u_bufg_mux/O
    X1Y2 (CLOCK_ROOT)    net (fo=500, routed)         1.045     4.291    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X32Y157        FDCE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.614     3.677    
    SLICE_X32Y157        FDCE (Remov_BFF2_SLICEM_C_CLR)
                                                     -0.020     3.657    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.657    
                         arrival time                           3.779    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.039ns (25.000%)  route 0.117ns (75.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.279ns
    Source Clock Delay      (SCD):    3.659ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Net Delay (Source):      0.912ns (routing 0.467ns, distribution 0.445ns)
  Clock Net Delay (Destination): 1.033ns (routing 0.524ns, distribution 0.509ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       1.253     1.364    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.403 r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.754     2.157    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.174 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.521     2.695    design_1_i/debug_bridge_PL/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.747 r  design_1_i/debug_bridge_PL/U0/bs_mux/inst/u_bufg_mux/O
    X1Y2 (CLOCK_ROOT)    net (fo=500, routed)         0.912     3.659    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X35Y157        FDPE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y157        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     3.698 f  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.117     3.815    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X33Y155        FDPE                                         f  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       1.409     1.547    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.053     1.600 r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.989     2.589    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.608 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.577     3.185    design_1_i/debug_bridge_PL/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     3.246 r  design_1_i/debug_bridge_PL/U0/bs_mux/inst/u_bufg_mux/O
    X1Y2 (CLOCK_ROOT)    net (fo=500, routed)         1.033     4.279    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X33Y155        FDPE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.579     3.700    
    SLICE_X33Y155        FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.020     3.680    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -3.680    
                         arrival time                           3.815    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.040ns (25.157%)  route 0.119ns (74.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.286ns
    Source Clock Delay      (SCD):    3.654ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Net Delay (Source):      0.907ns (routing 0.467ns, distribution 0.440ns)
  Clock Net Delay (Destination): 1.040ns (routing 0.524ns, distribution 0.516ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       1.253     1.364    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.403 r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.754     2.157    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.174 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.521     2.695    design_1_i/debug_bridge_PL/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.747 r  design_1_i/debug_bridge_PL/U0/bs_mux/inst/u_bufg_mux/O
    X1Y2 (CLOCK_ROOT)    net (fo=500, routed)         0.907     3.654    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X33Y170        FDPE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y170        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     3.694 f  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.119     3.813    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X33Y167        FDPE                                         f  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       1.409     1.547    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.053     1.600 r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.989     2.589    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.608 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.577     3.185    design_1_i/debug_bridge_PL/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     3.246 r  design_1_i/debug_bridge_PL/U0/bs_mux/inst/u_bufg_mux/O
    X1Y2 (CLOCK_ROOT)    net (fo=500, routed)         1.040     4.286    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X33Y167        FDPE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.608     3.678    
    SLICE_X33Y167        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     3.658    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.658    
                         arrival time                           3.813    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.040ns (25.157%)  route 0.119ns (74.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.286ns
    Source Clock Delay      (SCD):    3.654ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Net Delay (Source):      0.907ns (routing 0.467ns, distribution 0.440ns)
  Clock Net Delay (Destination): 1.040ns (routing 0.524ns, distribution 0.516ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       1.253     1.364    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.403 r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.754     2.157    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.174 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.521     2.695    design_1_i/debug_bridge_PL/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.747 r  design_1_i/debug_bridge_PL/U0/bs_mux/inst/u_bufg_mux/O
    X1Y2 (CLOCK_ROOT)    net (fo=500, routed)         0.907     3.654    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X33Y170        FDPE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y170        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     3.694 f  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.119     3.813    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X33Y167        FDCE                                         f  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       1.409     1.547    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.053     1.600 r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.989     2.589    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.608 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.577     3.185    design_1_i/debug_bridge_PL/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     3.246 r  design_1_i/debug_bridge_PL/U0/bs_mux/inst/u_bufg_mux/O
    X1Y2 (CLOCK_ROOT)    net (fo=500, routed)         1.040     4.286    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X33Y167        FDCE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.608     3.678    
    SLICE_X33Y167        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     3.658    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.658    
                         arrival time                           3.813    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.040ns (25.157%)  route 0.119ns (74.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.286ns
    Source Clock Delay      (SCD):    3.654ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Net Delay (Source):      0.907ns (routing 0.467ns, distribution 0.440ns)
  Clock Net Delay (Destination): 1.040ns (routing 0.524ns, distribution 0.516ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       1.253     1.364    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.403 r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.754     2.157    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.174 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.521     2.695    design_1_i/debug_bridge_PL/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.747 r  design_1_i/debug_bridge_PL/U0/bs_mux/inst/u_bufg_mux/O
    X1Y2 (CLOCK_ROOT)    net (fo=500, routed)         0.907     3.654    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X33Y170        FDPE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y170        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     3.694 f  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.119     3.813    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X33Y167        FDCE                                         f  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       1.409     1.547    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.053     1.600 r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.989     2.589    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.608 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.577     3.185    design_1_i/debug_bridge_PL/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     3.246 r  design_1_i/debug_bridge_PL/U0/bs_mux/inst/u_bufg_mux/O
    X1Y2 (CLOCK_ROOT)    net (fo=500, routed)         1.040     4.286    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X33Y167        FDCE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.608     3.678    
    SLICE_X33Y167        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     3.658    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.658    
                         arrival time                           3.813    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.040ns (25.157%)  route 0.119ns (74.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.286ns
    Source Clock Delay      (SCD):    3.654ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Net Delay (Source):      0.907ns (routing 0.467ns, distribution 0.440ns)
  Clock Net Delay (Destination): 1.040ns (routing 0.524ns, distribution 0.516ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       1.253     1.364    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.403 r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.754     2.157    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.174 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.521     2.695    design_1_i/debug_bridge_PL/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.747 r  design_1_i/debug_bridge_PL/U0/bs_mux/inst/u_bufg_mux/O
    X1Y2 (CLOCK_ROOT)    net (fo=500, routed)         0.907     3.654    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X33Y170        FDPE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y170        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     3.694 f  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.119     3.813    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X33Y167        FDCE                                         f  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       1.409     1.547    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.053     1.600 r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.989     2.589    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.608 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.577     3.185    design_1_i/debug_bridge_PL/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     3.246 r  design_1_i/debug_bridge_PL/U0/bs_mux/inst/u_bufg_mux/O
    X1Y2 (CLOCK_ROOT)    net (fo=500, routed)         1.040     4.286    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X33Y167        FDCE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.608     3.678    
    SLICE_X33Y167        FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     3.658    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.658    
                         arrival time                           3.813    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.040ns (25.157%)  route 0.119ns (74.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.286ns
    Source Clock Delay      (SCD):    3.654ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Net Delay (Source):      0.907ns (routing 0.467ns, distribution 0.440ns)
  Clock Net Delay (Destination): 1.040ns (routing 0.524ns, distribution 0.516ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       1.253     1.364    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.403 r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.754     2.157    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.174 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.521     2.695    design_1_i/debug_bridge_PL/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.747 r  design_1_i/debug_bridge_PL/U0/bs_mux/inst/u_bufg_mux/O
    X1Y2 (CLOCK_ROOT)    net (fo=500, routed)         0.907     3.654    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X33Y170        FDPE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y170        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     3.694 f  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.119     3.813    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X33Y167        FDCE                                         f  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=24576, routed)       1.409     1.547    design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X19Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.053     1.600 r  design_1_i/debug_bridge_PL/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.989     2.589    design_1_i/debug_bridge_PL/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.608 r  design_1_i/debug_bridge_PL/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.577     3.185    design_1_i/debug_bridge_PL/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     3.246 r  design_1_i/debug_bridge_PL/U0/bs_mux/inst/u_bufg_mux/O
    X1Y2 (CLOCK_ROOT)    net (fo=500, routed)         1.040     4.286    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X33Y167        FDCE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.608     3.678    
    SLICE_X33Y167        FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     3.658    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.658    
                         arrival time                           3.813    
  -------------------------------------------------------------------
                         slack                                  0.155    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk_pl_0
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        9.237ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.237ns  (required time - arrival time)
  Source:                 design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.788ns  (logic 0.077ns (9.772%)  route 0.711ns (90.228%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y192                                     0.000     0.000 r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X24Y192        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     0.077 r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.711     0.788    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X24Y192        FDRE                                         r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X24Y192        FDRE (Setup_fdre_C_D)        0.025    10.025    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.788    
  -------------------------------------------------------------------
                         slack                                  9.237    

Slack (MET) :             9.305ns  (required time - arrival time)
  Source:                 design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.720ns  (logic 0.081ns (11.250%)  route 0.639ns (88.750%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y187                                     0.000     0.000 r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X23Y187        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.639     0.720    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X23Y187        FDRE                                         r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X23Y187        FDRE (Setup_fdre_C_D)        0.025    10.025    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.720    
  -------------------------------------------------------------------
                         slack                                  9.305    

Slack (MET) :             9.521ns  (required time - arrival time)
  Source:                 design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.504ns  (logic 0.078ns (15.476%)  route 0.426ns (84.524%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y143                                     0.000     0.000 r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X25Y143        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.078 r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.426     0.504    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X24Y143        FDRE                                         r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X24Y143        FDRE (Setup_fdre_C_D)        0.025    10.025    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.504    
  -------------------------------------------------------------------
                         slack                                  9.521    

Slack (MET) :             9.587ns  (required time - arrival time)
  Source:                 design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.438ns  (logic 0.080ns (18.265%)  route 0.358ns (81.735%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y156                                     0.000     0.000 r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X28Y156        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.358     0.438    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X25Y156        FDRE                                         r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X25Y156        FDRE (Setup_fdre_C_D)        0.025    10.025    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.438    
  -------------------------------------------------------------------
                         slack                                  9.587    

Slack (MET) :             9.613ns  (required time - arrival time)
  Source:                 design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.412ns  (logic 0.079ns (19.175%)  route 0.333ns (80.825%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y140                                     0.000     0.000 r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X26Y140        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.333     0.412    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[4]
    SLICE_X26Y140        FDRE                                         r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X26Y140        FDRE (Setup_fdre_C_D)        0.025    10.025    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.412    
  -------------------------------------------------------------------
                         slack                                  9.613    

Slack (MET) :             9.625ns  (required time - arrival time)
  Source:                 design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.400ns  (logic 0.080ns (20.000%)  route 0.320ns (80.000%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y149                                     0.000     0.000 r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X28Y149        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.320     0.400    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X28Y149        FDRE                                         r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X28Y149        FDRE (Setup_fdre_C_D)        0.025    10.025    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.400    
  -------------------------------------------------------------------
                         slack                                  9.625    

Slack (MET) :             9.665ns  (required time - arrival time)
  Source:                 design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.360ns  (logic 0.076ns (21.111%)  route 0.284ns (78.889%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y150                                     0.000     0.000 r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X29Y150        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.284     0.360    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[7]
    SLICE_X29Y151        FDRE                                         r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X29Y151        FDRE (Setup_fdre_C_D)        0.025    10.025    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  9.665    

Slack (MET) :             9.666ns  (required time - arrival time)
  Source:                 design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.359ns  (logic 0.078ns (21.727%)  route 0.281ns (78.273%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y189                                     0.000     0.000 r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X24Y189        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.281     0.359    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X24Y189        FDRE                                         r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X24Y189        FDRE (Setup_fdre_C_D)        0.025    10.025    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  9.666    

Slack (MET) :             9.680ns  (required time - arrival time)
  Source:                 design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.345ns  (logic 0.079ns (22.899%)  route 0.266ns (77.101%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y149                                     0.000     0.000 r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X29Y149        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.266     0.345    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[6]
    SLICE_X29Y150        FDRE                                         r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X29Y150        FDRE (Setup_fdre_C_D)        0.025    10.025    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  9.680    

Slack (MET) :             9.687ns  (required time - arrival time)
  Source:                 design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.338ns  (logic 0.078ns (23.077%)  route 0.260ns (76.923%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y138                                     0.000     0.000 r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X25Y138        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.260     0.338    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X25Y139        FDRE                                         r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X25Y139        FDRE (Setup_fdre_C_D)        0.025    10.025    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  9.687    





