VERSION 5.6 ;
NAMESCASESENSITIVE ON ;
DIVIDERCHAR "/" ;
BUSBITCHARS "<>" ;
DESIGN counter ;
UNITS DISTANCE MICRONS 100 ;

DIEAREA ( -480 -400 ) ( 8960 6400 ) ;

TRACKS Y -400 DO 35 STEP 200 LAYER metal1 ;
TRACKS X -480.0 DO 60 STEP 160 LAYER metal2 ;
TRACKS Y -400 DO 35 STEP 200 LAYER metal3 ;
TRACKS X -320.0 DO 30 STEP 320 LAYER metal4 ;

VIAS 3 ;
- viagen21_post
+ RECT metal1 ( -240 -40 ) ( 240 40 )
+ RECT metal2 ( -240 -40 ) ( 240 40 )
+ RECT via1 ( -160 -20 ) ( -120 20 )
+ RECT via1 ( -20 -20 ) ( 20 20 )
+ RECT via1 ( 120 -20 ) ( 160 20 ) ;
- viagen32_post
+ RECT metal3 ( -240 -40 ) ( 240 40 )
+ RECT metal2 ( -240 -40 ) ( 240 40 )
+ RECT via2 ( -160 -20 ) ( -120 20 )
+ RECT via2 ( -20 -20 ) ( 20 20 )
+ RECT via2 ( 120 -20 ) ( 160 20 ) ;
- viagen43_post
+ RECT metal3 ( -240 -60 ) ( 240 60 )
+ RECT metal4 ( -240 -60 ) ( 240 60 )
+ RECT via3 ( -180 -20 ) ( -140 20 )
+ RECT via3 ( -20 -20 ) ( 20 20 )
+ RECT via3 ( 140 -20 ) ( 180 20 ) ;
END VIAS

COMPONENTS 40 ;
- DFFSR_4 DFFSR + PLACED ( 80 100 ) FS ;
- FILL_0_0_0 FILL + PLACED ( 3600 100 ) S ;
- FILL_0_0_1 FILL + PLACED ( 3760 100 ) S ;
- FILL_0_0_2 FILL + PLACED ( 3920 100 ) S ;
- BUFX2_4 BUFX2 + PLACED ( 4080 100 ) S ;
- FILL_0_1_0 FILL + PLACED ( 4560 100 ) FS ;
- FILL_0_1_1 FILL + PLACED ( 4720 100 ) FS ;
- FILL_0_1_2 FILL + PLACED ( 4880 100 ) FS ;
- DFFSR_1 DFFSR + PLACED ( 5040 100 ) FS ;
- DFFSR_3 DFFSR + PLACED ( 80 2100 ) N ;
- FILL_1_0_0 FILL + PLACED ( 3600 2100 ) FN ;
- FILL_1_0_1 FILL + PLACED ( 3760 2100 ) FN ;
- FILL_1_0_2 FILL + PLACED ( 3920 2100 ) FN ;
- XNOR2X1_1 XNOR2X1 + PLACED ( 4080 2100 ) FN ;
- INVX1_2 INVX1 + PLACED ( 5200 2100 ) N ;
- NOR2X1_1 NOR2X1 + PLACED ( 5520 2100 ) FN ;
- FILL_1_1_0 FILL + PLACED ( 6000 2100 ) FN ;
- FILL_1_1_1 FILL + PLACED ( 6160 2100 ) FN ;
- FILL_1_1_2 FILL + PLACED ( 6320 2100 ) FN ;
- AOI21X1_1 AOI21X1 + PLACED ( 6480 2100 ) FN ;
- NAND3X1_1 NAND3X1 + PLACED ( 7120 2100 ) N ;
- BUFX2_3 BUFX2 + PLACED ( 7760 2100 ) N ;
- FILL_2_1 FILL + PLACED ( 8240 2100 ) N ;
- FILL_2_2 FILL + PLACED ( 8400 2100 ) N ;
- INVX2_1 INVX2 + PLACED ( 80 4100 ) FS ;
- BUFX2_6 BUFX2 + PLACED ( 400 4100 ) S ;
- FILL_2_0_0 FILL + PLACED ( 880 4100 ) FS ;
- FILL_2_0_1 FILL + PLACED ( 1040 4100 ) FS ;
- FILL_2_0_2 FILL + PLACED ( 1200 4100 ) FS ;
- DFFSR_2 DFFSR + PLACED ( 1360 4100 ) FS ;
- XOR2X1_1 XOR2X1 + PLACED ( 4880 4100 ) S ;
- FILL_2_1_0 FILL + PLACED ( 6000 4100 ) FS ;
- FILL_2_1_1 FILL + PLACED ( 6160 4100 ) FS ;
- FILL_2_1_2 FILL + PLACED ( 6320 4100 ) FS ;
- BUFX2_5 BUFX2 + PLACED ( 6480 4100 ) FS ;
- BUFX2_2 BUFX2 + PLACED ( 6960 4100 ) FS ;
- BUFX2_1 BUFX2 + PLACED ( 7440 4100 ) FS ;
- INVX1_1 INVX1 + PLACED ( 7920 4100 ) S ;
- FILL_3_1 FILL + PLACED ( 8240 4100 ) S ;
- FILL_3_2 FILL + PLACED ( 8400 4100 ) S ;
END COMPONENTS

PINS 10 ;
- vdd + NET vdd
  + LAYER metal3 ( 0 0 ) ( 1 1 )
  + PLACED ( -160 5200 ) N ;
- gnd + NET gnd
  + LAYER metal2 ( 0 0 ) ( 1 1 )
  + PLACED ( 6080 6400 ) N ;
- clk + NET clk
  + LAYER metal2 ( -30 -30 ) ( 30 30 )
  + PLACED ( 3200 6400 ) N ;
- rst + NET rst
  + LAYER metal3 ( -30 -30 ) ( 30 30 )
  + PLACED ( -160 5000 ) N ;
- count[0] + NET count[0]
  + LAYER metal2 ( -30 -30 ) ( 30 30 )
  + PLACED ( 7680 6400 ) N ;
- count[1] + NET count[1]
  + LAYER metal2 ( -30 -30 ) ( 30 30 )
  + PLACED ( 7200 6400 ) N ;
- count[2] + NET count[2]
  + LAYER metal3 ( -30 -30 ) ( 30 30 )
  + PLACED ( 8800 3000 ) N ;
- count[3] + NET count[3]
  + LAYER metal2 ( -30 -30 ) ( 30 30 )
  + PLACED ( 4320 -200 ) N ;
END PINS

NETS 20 ;
- _4_
  ( AOI21X1_1 Y ) 
  ( NOR2X1_1 A ) ;
- _3_
  ( INVX1_2 Y ) 
  ( NOR2X1_1 B ) ;
- _0_[2]
  ( DFFSR_3 D ) 
  ( NOR2X1_1 Y ) ;
- _2_
  ( INVX1_2 A ) 
  ( NAND3X1_1 Y ) 
  ( XNOR2X1_1 A ) ;
- _5_[3]
  ( DFFSR_4 Q ) 
  ( BUFX2_4 A ) 
  ( XNOR2X1_1 B ) ;
- _0_[3]
  ( DFFSR_4 D ) 
  ( XNOR2X1_1 Y ) ;
- _5_[0]
  ( AOI21X1_1 A ) 
  ( NAND3X1_1 A ) 
  ( XOR2X1_1 A ) 
  ( DFFSR_1 Q ) 
  ( BUFX2_1 A ) 
  ( INVX1_1 A ) ;
- _0_[0]
  ( DFFSR_1 D ) 
  ( INVX1_1 Y ) ;
- rst
  ( PIN rst ) 
  ( INVX2_1 A ) ;
- _1_
  ( DFFSR_4 R ) 
  ( DFFSR_3 R ) 
  ( DFFSR_2 R ) 
  ( DFFSR_1 R ) 
  ( INVX2_1 Y ) ;
- count[0]
  ( PIN count[0] ) 
  ( BUFX2_1 Y ) ;
- _5_[1]
  ( AOI21X1_1 B ) 
  ( NAND3X1_1 B ) 
  ( XOR2X1_1 B ) 
  ( DFFSR_2 Q ) 
  ( BUFX2_2 A ) ;
- count[1]
  ( PIN count[1] ) 
  ( BUFX2_2 Y ) ;
- _5_[2]
  ( AOI21X1_1 C ) 
  ( NAND3X1_1 C ) 
  ( DFFSR_3 Q ) 
  ( BUFX2_3 A ) ;
- count[2]
  ( PIN count[2] ) 
  ( BUFX2_3 Y ) ;
- count[3]
  ( PIN count[3] ) 
  ( BUFX2_4 Y ) ;
- clk
  ( PIN clk ) 
  ( DFFSR_4 CLK ) 
  ( DFFSR_3 CLK ) 
  ( DFFSR_2 CLK ) 
  ( DFFSR_1 CLK ) ;
- vdd
  ( PIN vdd ) 
  ( BUFX2_6 Y ) 
  ( BUFX2_6 A ) 
  ( DFFSR_4 S ) 
  ( DFFSR_3 S ) 
  ( DFFSR_2 S ) 
  ( DFFSR_1 S ) ;
- _0_[1]
  ( XOR2X1_1 Y ) 
  ( DFFSR_2 D ) ;
- gnd
  ( PIN gnd ) 
  ( BUFX2_5 Y ) 
  ( BUFX2_5 A ) ;
END NETS

SPECIALNETS 2 ;
- vdd
+ FIXED metal1 80 ( 2880 100 ) ( * * ) viagen21_post
  NEW metal2 80 ( 2880 100 ) ( * * ) viagen32_post
  NEW metal3 120 ( 2880 100 ) ( * * ) viagen43_post
  NEW metal1 80 ( 2880 4100 ) ( * * ) viagen21_post
  NEW metal2 80 ( 2880 4100 ) ( * * ) viagen32_post
  NEW metal3 120 ( 2880 4100 ) ( * * ) viagen43_post
  NEW metal1 80 ( 2880 4100 ) ( * * ) viagen21_post
  NEW metal2 80 ( 2880 4100 ) ( * * ) viagen32_post
  NEW metal3 120 ( 2880 4100 ) ( * * ) viagen43_post
  NEW metal4 480 ( 2880 -400 ) ( * 6400 )
 ;
- gnd
+ FIXED metal1 80 ( 5760 2100 ) ( * * ) viagen21_post
  NEW metal2 80 ( 5760 2100 ) ( * * ) viagen32_post
  NEW metal3 120 ( 5760 2100 ) ( * * ) viagen43_post
  NEW metal1 80 ( 5760 2100 ) ( * * ) viagen21_post
  NEW metal2 80 ( 5760 2100 ) ( * * ) viagen32_post
  NEW metal3 120 ( 5760 2100 ) ( * * ) viagen43_post
  NEW metal1 80 ( 5760 6100 ) ( * * ) viagen21_post
  NEW metal2 80 ( 5760 6100 ) ( * * ) viagen32_post
  NEW metal3 120 ( 5760 6100 ) ( * * ) viagen43_post
  NEW metal4 480 ( 5760 -400 ) ( * 6400 )
 ;
END SPECIALNETS
END DESIGN
