Rewrite code from here: <br/>
https://github.com/mozerpol/NotesFromLearning/tree/master/learningVerilog/twoSeparateGates

Output from ModelSim: <br/>
![a](https://user-images.githubusercontent.com/43972902/144889330-2ecf1a2d-c77f-403d-83cd-d152f0e72e07.png)
