<profile>

<section name = "Vitis HLS Report for 'neural_network_Pipeline_VITIS_LOOP_26_2'" level="0">
<item name = "Date">Sun Sep 15 03:58:27 2024
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">hlsc_fcnn_unsw</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xc7a35t-cpg236-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.120 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">17, 17, 0.170 us, 0.170 us, 17, 17, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_26_2">15, 15, 7, 1, 1, 10, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 273, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 3, 0, 137, -</column>
<column name="Memory">0, -, 61, 32, -</column>
<column name="Multiplexer">-, -, -, 45, -</column>
<column name="Register">-, -, 577, 160, -</column>
<specialColumn name="Available">100, 90, 41600, 20800, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 3, 1, 3, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_25ns_18ns_43_1_1_U234">mul_25ns_18ns_43_1_1, 0, 1, 0, 48, 0</column>
<column name="mul_25ns_25ns_50_1_1_U232">mul_25ns_25ns_50_1_1, 0, 2, 0, 48, 0</column>
<column name="mux_10_4_16_1_1_U233">mux_10_4_16_1_1, 0, 0, 0, 41, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="exp_x_msb_1_table_U">neural_network_Pipeline_VITIS_LOOP_26_2_exp_x_msb_1_table_ROM_AUTO_1R, 0, 25, 13, 0, 32, 25, 1, 800</column>
<column name="exp_x_msb_2_m_1_table_U">neural_network_Pipeline_VITIS_LOOP_26_2_exp_x_msb_2_m_1_table_ROM_AUTO_1R, 0, 25, 13, 0, 32, 25, 1, 800</column>
<column name="f_x_lsb_table_U">neural_network_Pipeline_VITIS_LOOP_26_2_f_x_lsb_table_ROM_AUTO_1R, 0, 11, 6, 0, 32, 11, 1, 352</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln249_fu_695_p2">+, 0, 0, 27, 20, 20</column>
<column name="add_ln26_fu_399_p2">+, 0, 0, 13, 4, 1</column>
<column name="exp_x_msb_2_lsb_m_1_fu_705_p2">+, 0, 0, 32, 25, 25</column>
<column name="sum_fu_823_p2">+, 0, 0, 23, 16, 16</column>
<column name="y_l_fu_741_p2">+, 0, 0, 32, 25, 25</column>
<column name="x_fu_435_p2">-, 0, 0, 24, 17, 17</column>
<column name="and_ln202_fu_553_p2">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln202_1_fu_547_p2">icmp, 0, 0, 18, 11, 11</column>
<column name="icmp_ln202_fu_541_p2">icmp, 0, 0, 13, 4, 3</column>
<column name="icmp_ln26_fu_393_p2">icmp, 0, 0, 13, 4, 4</column>
<column name="overf_1_fu_772_p2">icmp, 0, 0, 10, 2, 1</column>
<column name="or_ln202_1_fu_607_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln202_2_fu_613_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln202_3_fu_619_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln202_4_fu_625_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln202_fu_601_p2">or, 0, 0, 2, 1, 1</column>
<column name="overf_2_fu_786_p2">or, 0, 0, 2, 1, 1</column>
<column name="select_ln190_fu_733_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln274_fu_802_p3">select, 0, 0, 16, 1, 2</column>
<column name="y_2_fu_755_p3">select, 0, 0, 22, 1, 22</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="overf_fu_479_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln198_1_fu_507_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln198_2_fu_521_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln198_3_fu_535_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln198_fu_493_p2">xor, 0, 0, 2, 1, 1</column>
<column name="y_fu_728_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_3">9, 2, 4, 8</column>
<column name="i_fu_186">9, 2, 4, 8</column>
<column name="sum_2_fu_182">9, 2, 16, 32</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="exp_x_msb_1_reg_919">25, 0, 25, 0</column>
<column name="exp_x_msb_1_reg_919_pp0_iter4_reg">25, 0, 25, 0</column>
<column name="exp_x_msb_2_lsb_m_1_reg_914">25, 0, 25, 0</column>
<column name="exp_x_msb_2_m_1_reg_898">25, 0, 25, 0</column>
<column name="exp_x_msb_2_m_1_reg_898_pp0_iter2_reg">25, 0, 25, 0</column>
<column name="f_x_lsb_reg_892">11, 0, 11, 0</column>
<column name="f_x_lsb_reg_892_pp0_iter2_reg">11, 0, 11, 0</column>
<column name="i_3_reg_852">4, 0, 4, 0</column>
<column name="i_fu_186">4, 0, 4, 0</column>
<column name="icmp_ln26_reg_856">1, 0, 1, 0</column>
<column name="or_ln202_4_reg_887">1, 0, 1, 0</column>
<column name="select_ln274_reg_930">16, 0, 16, 0</column>
<column name="sum_2_fu_182">16, 0, 16, 0</column>
<column name="tmp_6_reg_866">4, 0, 4, 0</column>
<column name="tmp_6_reg_866_pp0_iter1_reg">4, 0, 4, 0</column>
<column name="tmp_reg_860">1, 0, 1, 0</column>
<column name="trunc_ln217_reg_871">2, 0, 2, 0</column>
<column name="trunc_ln5_reg_904">19, 0, 19, 0</column>
<column name="y_lo_s_reg_925">25, 0, 25, 0</column>
<column name="i_3_reg_852">64, 32, 4, 0</column>
<column name="icmp_ln26_reg_856">64, 32, 1, 0</column>
<column name="or_ln202_4_reg_887">64, 32, 1, 0</column>
<column name="tmp_reg_860">64, 32, 1, 0</column>
<column name="trunc_ln217_reg_871">64, 32, 2, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, neural_network_Pipeline_VITIS_LOOP_26_2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, neural_network_Pipeline_VITIS_LOOP_26_2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, neural_network_Pipeline_VITIS_LOOP_26_2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, neural_network_Pipeline_VITIS_LOOP_26_2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, neural_network_Pipeline_VITIS_LOOP_26_2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, neural_network_Pipeline_VITIS_LOOP_26_2, return value</column>
<column name="output_0">out, 16, ap_vld, output_0, pointer</column>
<column name="output_0_ap_vld">out, 1, ap_vld, output_0, pointer</column>
<column name="output_9">out, 16, ap_vld, output_9, pointer</column>
<column name="output_9_ap_vld">out, 1, ap_vld, output_9, pointer</column>
<column name="output_8">out, 16, ap_vld, output_8, pointer</column>
<column name="output_8_ap_vld">out, 1, ap_vld, output_8, pointer</column>
<column name="output_7">out, 16, ap_vld, output_7, pointer</column>
<column name="output_7_ap_vld">out, 1, ap_vld, output_7, pointer</column>
<column name="output_6">out, 16, ap_vld, output_6, pointer</column>
<column name="output_6_ap_vld">out, 1, ap_vld, output_6, pointer</column>
<column name="output_5">out, 16, ap_vld, output_5, pointer</column>
<column name="output_5_ap_vld">out, 1, ap_vld, output_5, pointer</column>
<column name="output_4">out, 16, ap_vld, output_4, pointer</column>
<column name="output_4_ap_vld">out, 1, ap_vld, output_4, pointer</column>
<column name="output_3">out, 16, ap_vld, output_3, pointer</column>
<column name="output_3_ap_vld">out, 1, ap_vld, output_3, pointer</column>
<column name="output_2">out, 16, ap_vld, output_2, pointer</column>
<column name="output_2_ap_vld">out, 1, ap_vld, output_2, pointer</column>
<column name="output_1">out, 16, ap_vld, output_1, pointer</column>
<column name="output_1_ap_vld">out, 1, ap_vld, output_1, pointer</column>
<column name="conv_i_i_le15_lcssa36">in, 16, ap_none, conv_i_i_le15_lcssa36, scalar</column>
<column name="conv_i_i_le17_lcssa38">in, 16, ap_none, conv_i_i_le17_lcssa38, scalar</column>
<column name="conv_i_i_le19_lcssa40">in, 16, ap_none, conv_i_i_le19_lcssa40, scalar</column>
<column name="conv_i_i_le21_lcssa42">in, 16, ap_none, conv_i_i_le21_lcssa42, scalar</column>
<column name="conv_i_i_le23_lcssa44">in, 16, ap_none, conv_i_i_le23_lcssa44, scalar</column>
<column name="conv_i_i_le25_lcssa46">in, 16, ap_none, conv_i_i_le25_lcssa46, scalar</column>
<column name="conv_i_i_le27_lcssa48">in, 16, ap_none, conv_i_i_le27_lcssa48, scalar</column>
<column name="conv_i_i_le29_lcssa50">in, 16, ap_none, conv_i_i_le29_lcssa50, scalar</column>
<column name="conv_i_i_le31_lcssa52">in, 16, ap_none, conv_i_i_le31_lcssa52, scalar</column>
<column name="conv_i_i_le33_lcssa54">in, 16, ap_none, conv_i_i_le33_lcssa54, scalar</column>
<column name="conv_i_i13_i_i10">in, 16, ap_none, conv_i_i13_i_i10, scalar</column>
<column name="sum_2_out">out, 16, ap_vld, sum_2_out, pointer</column>
<column name="sum_2_out_ap_vld">out, 1, ap_vld, sum_2_out, pointer</column>
</table>
</item>
</section>
</profile>
