Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Mon Nov 13 14:07:45 2023
| Host         : pc3407a running 64-bit Debian GNU/Linux 11 (bullseye)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file emission_timing_summary_routed.rpt -pb emission_timing_summary_routed.pb -rpx emission_timing_summary_routed.rpx -warn_on_violation
| Design       : emission
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  20          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.613        0.000                      0                  108        0.122        0.000                      0                  108        4.500        0.000                       0                    71  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
clk_100  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100             4.613        0.000                      0                  108        0.122        0.000                      0                  108        4.500        0.000                       0                    71  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_100                     
(none)                      clk_100       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100
  To Clock:  clk_100

Setup :            0  Failing Endpoints,  Worst Slack        4.613ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.613ns  (required time - arrival time)
  Source:                 l/recept/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l/recept/reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        5.045ns  (logic 1.924ns (38.137%)  route 3.121ns (61.863%))
  Logic Levels:           4  (CARRY4=2 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.626     5.147    l/recept/CLK
    SLICE_X1Y19          FDCE                                         r  l/recept/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDCE (Prop_fdce_C_Q)         0.419     5.566 r  l/recept/FSM_sequential_current_state_reg[2]/Q
                         net (fo=33, routed)          1.629     7.195    l/recept/current_state[2]
    SLICE_X0Y16          LUT5 (Prop_lut5_I0_O)        0.299     7.494 r  l/recept/end_tempo1_carry_i_7/O
                         net (fo=1, routed)           0.000     7.494    l/recept/end_tempo1_carry_i_7_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.026 r  l/recept/end_tempo1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.026    l/recept/end_tempo1_carry_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.297 r  l/recept/end_tempo1_carry__0/CO[0]
                         net (fo=16, routed)          0.849     9.146    l/recept/end_tempo1
    SLICE_X1Y19          LUT5 (Prop_lut5_I1_O)        0.403     9.549 r  l/recept/reg[1]_i_1__0/O
                         net (fo=1, routed)           0.643    10.192    l/recept/reg[1]_i_1__0_n_0
    SLICE_X0Y18          FDCE                                         r  l/recept/reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.509    14.850    l/recept/CLK
    SLICE_X0Y18          FDCE                                         r  l/recept/reg_reg[1]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X0Y18          FDCE (Setup_fdce_C_D)       -0.284    14.805    l/recept/reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.805    
                         arrival time                         -10.192    
  -------------------------------------------------------------------
                         slack                                  4.613    

Slack (MET) :             4.821ns  (required time - arrival time)
  Source:                 l/recept/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l/recept/tempo_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        5.153ns  (logic 2.018ns (39.159%)  route 3.135ns (60.841%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.626     5.147    l/recept/CLK
    SLICE_X1Y19          FDCE                                         r  l/recept/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDCE (Prop_fdce_C_Q)         0.419     5.566 r  l/recept/FSM_sequential_current_state_reg[2]/Q
                         net (fo=33, routed)          1.629     7.195    l/recept/current_state[2]
    SLICE_X0Y16          LUT5 (Prop_lut5_I0_O)        0.299     7.494 r  l/recept/end_tempo1_carry_i_7/O
                         net (fo=1, routed)           0.000     7.494    l/recept/end_tempo1_carry_i_7_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.026 r  l/recept/end_tempo1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.026    l/recept/end_tempo1_carry_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.297 r  l/recept/end_tempo1_carry__0/CO[0]
                         net (fo=16, routed)          0.536     8.834    l/recept/end_tempo1
    SLICE_X1Y17          LUT4 (Prop_lut4_I3_O)        0.373     9.207 f  l/recept/tempo[9]_i_3__0/O
                         net (fo=7, routed)           0.970    10.177    l/recept/cmd_tempo
    SLICE_X0Y15          LUT4 (Prop_lut4_I0_O)        0.124    10.301 r  l/recept/tempo[2]_i_1__0/O
                         net (fo=1, routed)           0.000    10.301    l/recept/p_0_in__0[2]
    SLICE_X0Y15          FDCE                                         r  l/recept/tempo_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.513    14.854    l/recept/CLK
    SLICE_X0Y15          FDCE                                         r  l/recept/tempo_reg[2]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X0Y15          FDCE (Setup_fdce_C_D)        0.029    15.122    l/recept/tempo_reg[2]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                         -10.301    
  -------------------------------------------------------------------
                         slack                                  4.821    

Slack (MET) :             4.839ns  (required time - arrival time)
  Source:                 l/recept/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l/recept/tempo_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        5.181ns  (logic 2.046ns (39.487%)  route 3.135ns (60.513%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.626     5.147    l/recept/CLK
    SLICE_X1Y19          FDCE                                         r  l/recept/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDCE (Prop_fdce_C_Q)         0.419     5.566 r  l/recept/FSM_sequential_current_state_reg[2]/Q
                         net (fo=33, routed)          1.629     7.195    l/recept/current_state[2]
    SLICE_X0Y16          LUT5 (Prop_lut5_I0_O)        0.299     7.494 r  l/recept/end_tempo1_carry_i_7/O
                         net (fo=1, routed)           0.000     7.494    l/recept/end_tempo1_carry_i_7_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.026 r  l/recept/end_tempo1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.026    l/recept/end_tempo1_carry_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.297 r  l/recept/end_tempo1_carry__0/CO[0]
                         net (fo=16, routed)          0.536     8.834    l/recept/end_tempo1
    SLICE_X1Y17          LUT4 (Prop_lut4_I3_O)        0.373     9.207 f  l/recept/tempo[9]_i_3__0/O
                         net (fo=7, routed)           0.970    10.177    l/recept/cmd_tempo
    SLICE_X0Y15          LUT5 (Prop_lut5_I0_O)        0.152    10.329 r  l/recept/tempo[3]_i_1__0/O
                         net (fo=1, routed)           0.000    10.329    l/recept/p_0_in__0[3]
    SLICE_X0Y15          FDCE                                         r  l/recept/tempo_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.513    14.854    l/recept/CLK
    SLICE_X0Y15          FDCE                                         r  l/recept/tempo_reg[3]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X0Y15          FDCE (Setup_fdce_C_D)        0.075    15.168    l/recept/tempo_reg[3]
  -------------------------------------------------------------------
                         required time                         15.168    
                         arrival time                         -10.329    
  -------------------------------------------------------------------
                         slack                                  4.839    

Slack (MET) :             4.901ns  (required time - arrival time)
  Source:                 l/recept/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l/recept/reg_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.631ns  (logic 1.889ns (40.790%)  route 2.742ns (59.210%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.626     5.147    l/recept/CLK
    SLICE_X1Y19          FDCE                                         r  l/recept/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDCE (Prop_fdce_C_Q)         0.419     5.566 r  l/recept/FSM_sequential_current_state_reg[2]/Q
                         net (fo=33, routed)          1.629     7.195    l/recept/current_state[2]
    SLICE_X0Y16          LUT5 (Prop_lut5_I0_O)        0.299     7.494 r  l/recept/end_tempo1_carry_i_7/O
                         net (fo=1, routed)           0.000     7.494    l/recept/end_tempo1_carry_i_7_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.026 r  l/recept/end_tempo1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.026    l/recept/end_tempo1_carry_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.297 f  l/recept/end_tempo1_carry__0/CO[0]
                         net (fo=16, routed)          0.554     8.851    l/recept/end_tempo1
    SLICE_X0Y18          LUT4 (Prop_lut4_I3_O)        0.368     9.219 r  l/recept/reg[7]_i_1__0/O
                         net (fo=8, routed)           0.559     9.778    l/recept/reg[7]_i_1__0_n_0
    SLICE_X0Y16          FDCE                                         r  l/recept/reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.512    14.853    l/recept/CLK
    SLICE_X0Y16          FDCE                                         r  l/recept/reg_reg[7]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X0Y16          FDCE (Setup_fdce_C_CE)      -0.413    14.679    l/recept/reg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.679    
                         arrival time                          -9.778    
  -------------------------------------------------------------------
                         slack                                  4.901    

Slack (MET) :             4.909ns  (required time - arrival time)
  Source:                 l/trans/tempo_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/mem/data_reg_cooolgate_en_gate_1_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.794ns  (logic 1.409ns (29.392%)  route 3.385ns (70.608%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.568     5.089    l/trans/CLK
    SLICE_X10Y42         FDCE                                         r  l/trans/tempo_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.478     5.567 r  l/trans/tempo_reg[3]/Q
                         net (fo=5, routed)           0.916     6.484    l/trans/tempo_reg[3]
    SLICE_X10Y43         LUT5 (Prop_lut5_I2_O)        0.324     6.808 r  l/trans/FSM_sequential_current_state[2]_i_5/O
                         net (fo=3, routed)           0.376     7.184    l/trans/FSM_sequential_current_state[2]_i_5_n_0
    SLICE_X11Y43         LUT6 (Prop_lut6_I5_O)        0.331     7.515 r  l/trans/FSM_sequential_current_state[2]_i_3__0/O
                         net (fo=7, routed)           0.700     8.215    l/trans/FSM_sequential_current_state[2]_i_3__0_n_0
    SLICE_X10Y45         LUT6 (Prop_lut6_I1_O)        0.124     8.339 r  l/trans/cptr_addr[7]_i_3/O
                         net (fo=1, routed)           0.818     9.157    l/trans/cptr_addr[7]_i_3_n_0
    SLICE_X8Y45          LUT4 (Prop_lut4_I0_O)        0.152     9.309 r  l/trans/cptr_addr[7]_i_1/O
                         net (fo=9, routed)           0.574     9.883    mem/pwropt
    SLICE_X7Y46          FDCE                                         r  mem/mem/data_reg_cooolgate_en_gate_1_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.517    14.858    mem/CLK
    SLICE_X7Y46          FDCE                                         r  mem/mem/data_reg_cooolgate_en_gate_1_cooolDelFlop/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X7Y46          FDCE (Setup_fdce_C_D)       -0.291    14.792    mem/mem/data_reg_cooolgate_en_gate_1_cooolDelFlop
  -------------------------------------------------------------------
                         required time                         14.792    
                         arrival time                          -9.883    
  -------------------------------------------------------------------
                         slack                                  4.909    

Slack (MET) :             4.918ns  (required time - arrival time)
  Source:                 l/trans/tempo_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cptr_addr_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.580ns  (logic 1.409ns (30.763%)  route 3.171ns (69.237%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.568     5.089    l/trans/CLK
    SLICE_X10Y42         FDCE                                         r  l/trans/tempo_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.478     5.567 r  l/trans/tempo_reg[3]/Q
                         net (fo=5, routed)           0.916     6.484    l/trans/tempo_reg[3]
    SLICE_X10Y43         LUT5 (Prop_lut5_I2_O)        0.324     6.808 r  l/trans/FSM_sequential_current_state[2]_i_5/O
                         net (fo=3, routed)           0.376     7.184    l/trans/FSM_sequential_current_state[2]_i_5_n_0
    SLICE_X11Y43         LUT6 (Prop_lut6_I5_O)        0.331     7.515 r  l/trans/FSM_sequential_current_state[2]_i_3__0/O
                         net (fo=7, routed)           0.700     8.215    l/trans/FSM_sequential_current_state[2]_i_3__0_n_0
    SLICE_X10Y45         LUT6 (Prop_lut6_I1_O)        0.124     8.339 r  l/trans/cptr_addr[7]_i_3/O
                         net (fo=1, routed)           0.818     9.157    l/trans/cptr_addr[7]_i_3_n_0
    SLICE_X8Y45          LUT4 (Prop_lut4_I0_O)        0.152     9.309 r  l/trans/cptr_addr[7]_i_1/O
                         net (fo=9, routed)           0.360     9.669    l_n_16
    SLICE_X9Y46          FDCE                                         r  cptr_addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.450    14.791    clk_IBUF_BUFG
    SLICE_X9Y46          FDCE                                         r  cptr_addr_reg[5]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X9Y46          FDCE (Setup_fdce_C_CE)      -0.429    14.587    cptr_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                          -9.669    
  -------------------------------------------------------------------
                         slack                                  4.918    

Slack (MET) :             4.918ns  (required time - arrival time)
  Source:                 l/trans/tempo_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cptr_addr_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.580ns  (logic 1.409ns (30.763%)  route 3.171ns (69.237%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.568     5.089    l/trans/CLK
    SLICE_X10Y42         FDCE                                         r  l/trans/tempo_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.478     5.567 r  l/trans/tempo_reg[3]/Q
                         net (fo=5, routed)           0.916     6.484    l/trans/tempo_reg[3]
    SLICE_X10Y43         LUT5 (Prop_lut5_I2_O)        0.324     6.808 r  l/trans/FSM_sequential_current_state[2]_i_5/O
                         net (fo=3, routed)           0.376     7.184    l/trans/FSM_sequential_current_state[2]_i_5_n_0
    SLICE_X11Y43         LUT6 (Prop_lut6_I5_O)        0.331     7.515 r  l/trans/FSM_sequential_current_state[2]_i_3__0/O
                         net (fo=7, routed)           0.700     8.215    l/trans/FSM_sequential_current_state[2]_i_3__0_n_0
    SLICE_X10Y45         LUT6 (Prop_lut6_I1_O)        0.124     8.339 r  l/trans/cptr_addr[7]_i_3/O
                         net (fo=1, routed)           0.818     9.157    l/trans/cptr_addr[7]_i_3_n_0
    SLICE_X8Y45          LUT4 (Prop_lut4_I0_O)        0.152     9.309 r  l/trans/cptr_addr[7]_i_1/O
                         net (fo=9, routed)           0.360     9.669    l_n_16
    SLICE_X9Y46          FDCE                                         r  cptr_addr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.450    14.791    clk_IBUF_BUFG
    SLICE_X9Y46          FDCE                                         r  cptr_addr_reg[6]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X9Y46          FDCE (Setup_fdce_C_CE)      -0.429    14.587    cptr_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                          -9.669    
  -------------------------------------------------------------------
                         slack                                  4.918    

Slack (MET) :             4.918ns  (required time - arrival time)
  Source:                 l/trans/tempo_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cptr_addr_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.580ns  (logic 1.409ns (30.763%)  route 3.171ns (69.237%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.568     5.089    l/trans/CLK
    SLICE_X10Y42         FDCE                                         r  l/trans/tempo_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.478     5.567 r  l/trans/tempo_reg[3]/Q
                         net (fo=5, routed)           0.916     6.484    l/trans/tempo_reg[3]
    SLICE_X10Y43         LUT5 (Prop_lut5_I2_O)        0.324     6.808 r  l/trans/FSM_sequential_current_state[2]_i_5/O
                         net (fo=3, routed)           0.376     7.184    l/trans/FSM_sequential_current_state[2]_i_5_n_0
    SLICE_X11Y43         LUT6 (Prop_lut6_I5_O)        0.331     7.515 r  l/trans/FSM_sequential_current_state[2]_i_3__0/O
                         net (fo=7, routed)           0.700     8.215    l/trans/FSM_sequential_current_state[2]_i_3__0_n_0
    SLICE_X10Y45         LUT6 (Prop_lut6_I1_O)        0.124     8.339 r  l/trans/cptr_addr[7]_i_3/O
                         net (fo=1, routed)           0.818     9.157    l/trans/cptr_addr[7]_i_3_n_0
    SLICE_X8Y45          LUT4 (Prop_lut4_I0_O)        0.152     9.309 r  l/trans/cptr_addr[7]_i_1/O
                         net (fo=9, routed)           0.360     9.669    l_n_16
    SLICE_X9Y46          FDCE                                         r  cptr_addr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.450    14.791    clk_IBUF_BUFG
    SLICE_X9Y46          FDCE                                         r  cptr_addr_reg[7]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X9Y46          FDCE (Setup_fdce_C_CE)      -0.429    14.587    cptr_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                          -9.669    
  -------------------------------------------------------------------
                         slack                                  4.918    

Slack (MET) :             4.954ns  (required time - arrival time)
  Source:                 l/trans/tempo_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cptr_addr_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.580ns  (logic 1.409ns (30.763%)  route 3.171ns (69.237%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.568     5.089    l/trans/CLK
    SLICE_X10Y42         FDCE                                         r  l/trans/tempo_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.478     5.567 r  l/trans/tempo_reg[3]/Q
                         net (fo=5, routed)           0.916     6.484    l/trans/tempo_reg[3]
    SLICE_X10Y43         LUT5 (Prop_lut5_I2_O)        0.324     6.808 r  l/trans/FSM_sequential_current_state[2]_i_5/O
                         net (fo=3, routed)           0.376     7.184    l/trans/FSM_sequential_current_state[2]_i_5_n_0
    SLICE_X11Y43         LUT6 (Prop_lut6_I5_O)        0.331     7.515 r  l/trans/FSM_sequential_current_state[2]_i_3__0/O
                         net (fo=7, routed)           0.700     8.215    l/trans/FSM_sequential_current_state[2]_i_3__0_n_0
    SLICE_X10Y45         LUT6 (Prop_lut6_I1_O)        0.124     8.339 r  l/trans/cptr_addr[7]_i_3/O
                         net (fo=1, routed)           0.818     9.157    l/trans/cptr_addr[7]_i_3_n_0
    SLICE_X8Y45          LUT4 (Prop_lut4_I0_O)        0.152     9.309 r  l/trans/cptr_addr[7]_i_1/O
                         net (fo=9, routed)           0.360     9.669    l_n_16
    SLICE_X8Y46          FDCE                                         r  cptr_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.450    14.791    clk_IBUF_BUFG
    SLICE_X8Y46          FDCE                                         r  cptr_addr_reg[0]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X8Y46          FDCE (Setup_fdce_C_CE)      -0.393    14.623    cptr_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         14.623    
                         arrival time                          -9.669    
  -------------------------------------------------------------------
                         slack                                  4.954    

Slack (MET) :             4.954ns  (required time - arrival time)
  Source:                 l/trans/tempo_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cptr_addr_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.580ns  (logic 1.409ns (30.763%)  route 3.171ns (69.237%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.568     5.089    l/trans/CLK
    SLICE_X10Y42         FDCE                                         r  l/trans/tempo_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.478     5.567 r  l/trans/tempo_reg[3]/Q
                         net (fo=5, routed)           0.916     6.484    l/trans/tempo_reg[3]
    SLICE_X10Y43         LUT5 (Prop_lut5_I2_O)        0.324     6.808 r  l/trans/FSM_sequential_current_state[2]_i_5/O
                         net (fo=3, routed)           0.376     7.184    l/trans/FSM_sequential_current_state[2]_i_5_n_0
    SLICE_X11Y43         LUT6 (Prop_lut6_I5_O)        0.331     7.515 r  l/trans/FSM_sequential_current_state[2]_i_3__0/O
                         net (fo=7, routed)           0.700     8.215    l/trans/FSM_sequential_current_state[2]_i_3__0_n_0
    SLICE_X10Y45         LUT6 (Prop_lut6_I1_O)        0.124     8.339 r  l/trans/cptr_addr[7]_i_3/O
                         net (fo=1, routed)           0.818     9.157    l/trans/cptr_addr[7]_i_3_n_0
    SLICE_X8Y45          LUT4 (Prop_lut4_I0_O)        0.152     9.309 r  l/trans/cptr_addr[7]_i_1/O
                         net (fo=9, routed)           0.360     9.669    l_n_16
    SLICE_X8Y46          FDCE                                         r  cptr_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.450    14.791    clk_IBUF_BUFG
    SLICE_X8Y46          FDCE                                         r  cptr_addr_reg[1]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X8Y46          FDCE (Setup_fdce_C_CE)      -0.393    14.623    cptr_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         14.623    
                         arrival time                          -9.669    
  -------------------------------------------------------------------
                         slack                                  4.954    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 cptr_addr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/data_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.128ns (41.231%)  route 0.182ns (58.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.566     1.449    clk_IBUF_BUFG
    SLICE_X9Y46          FDCE                                         r  cptr_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDCE (Prop_fdce_C_Q)         0.128     1.577 r  cptr_addr_reg[6]/Q
                         net (fo=4, routed)           0.182     1.760    mem/Q[6]
    RAMB18_X0Y18         RAMB18E1                                     r  mem/data_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.879     2.007    mem/CLK
    RAMB18_X0Y18         RAMB18E1                                     r  mem/data_reg/CLKARDCLK
                         clock pessimism             -0.498     1.509    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.129     1.638    mem/data_reg
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 cptr_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/data_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.164ns (42.401%)  route 0.223ns (57.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.566     1.449    clk_IBUF_BUFG
    SLICE_X8Y46          FDCE                                         r  cptr_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46          FDCE (Prop_fdce_C_Q)         0.164     1.613 r  cptr_addr_reg[2]/Q
                         net (fo=5, routed)           0.223     1.836    mem/Q[2]
    RAMB18_X0Y18         RAMB18E1                                     r  mem/data_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.879     2.007    mem/CLK
    RAMB18_X0Y18         RAMB18E1                                     r  mem/data_reg/CLKARDCLK
                         clock pessimism             -0.498     1.509    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.692    mem/data_reg
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 l/trans/reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l/trans/reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.566     1.449    l/trans/CLK
    SLICE_X9Y44          FDCE                                         r  l/trans/reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDCE (Prop_fdce_C_Q)         0.141     1.590 r  l/trans/reg_reg[3]/Q
                         net (fo=2, routed)           0.099     1.689    l/trans/sel0[1]
    SLICE_X8Y44          LUT6 (Prop_lut6_I0_O)        0.045     1.734 r  l/trans/reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.734    l/trans/p_1_in[2]
    SLICE_X8Y44          FDCE                                         r  l/trans/reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.836     1.963    l/trans/CLK
    SLICE_X8Y44          FDCE                                         r  l/trans/reg_reg[2]/C
                         clock pessimism             -0.501     1.462    
    SLICE_X8Y44          FDCE (Hold_fdce_C_D)         0.120     1.582    l/trans/reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 cptr_addr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/data_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.164ns (39.180%)  route 0.255ns (60.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.566     1.449    clk_IBUF_BUFG
    SLICE_X8Y46          FDCE                                         r  cptr_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46          FDCE (Prop_fdce_C_Q)         0.164     1.613 r  cptr_addr_reg[4]/Q
                         net (fo=6, routed)           0.255     1.868    mem/Q[4]
    RAMB18_X0Y18         RAMB18E1                                     r  mem/data_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.879     2.007    mem/CLK
    RAMB18_X0Y18         RAMB18E1                                     r  mem/data_reg/CLKARDCLK
                         clock pessimism             -0.498     1.509    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.692    mem/data_reg
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 cptr_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/data_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.164ns (39.084%)  route 0.256ns (60.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.566     1.449    clk_IBUF_BUFG
    SLICE_X8Y46          FDCE                                         r  cptr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46          FDCE (Prop_fdce_C_Q)         0.164     1.613 r  cptr_addr_reg[0]/Q
                         net (fo=7, routed)           0.256     1.869    mem/Q[0]
    RAMB18_X0Y18         RAMB18E1                                     r  mem/data_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.879     2.007    mem/CLK
    RAMB18_X0Y18         RAMB18E1                                     r  mem/data_reg/CLKARDCLK
                         clock pessimism             -0.498     1.509    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.692    mem/data_reg
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 old_btnu_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start_e_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.593     1.476    clk_IBUF_BUFG
    SLICE_X6Y44          FDPE                                         r  old_btnu_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y44          FDPE (Prop_fdpe_C_Q)         0.148     1.624 f  old_btnu_reg/Q
                         net (fo=1, routed)           0.059     1.683    old_btnu
    SLICE_X6Y44          LUT2 (Prop_lut2_I1_O)        0.098     1.781 r  start_e_i_1/O
                         net (fo=1, routed)           0.000     1.781    start_e0
    SLICE_X6Y44          FDCE                                         r  start_e_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.864     1.991    clk_IBUF_BUFG
    SLICE_X6Y44          FDCE                                         r  start_e_reg/C
                         clock pessimism             -0.515     1.476    
    SLICE_X6Y44          FDCE (Hold_fdce_C_D)         0.120     1.596    start_e_reg
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 cptr_addr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/data_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.598%)  route 0.292ns (67.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.566     1.449    clk_IBUF_BUFG
    SLICE_X9Y46          FDCE                                         r  cptr_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDCE (Prop_fdce_C_Q)         0.141     1.590 r  cptr_addr_reg[5]/Q
                         net (fo=5, routed)           0.292     1.882    mem/Q[5]
    RAMB18_X0Y18         RAMB18E1                                     r  mem/data_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.879     2.007    mem/CLK
    RAMB18_X0Y18         RAMB18E1                                     r  mem/data_reg/CLKARDCLK
                         clock pessimism             -0.498     1.509    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.692    mem/data_reg
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 cptr_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/data_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.148ns (38.206%)  route 0.239ns (61.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.566     1.449    clk_IBUF_BUFG
    SLICE_X8Y46          FDCE                                         r  cptr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46          FDCE (Prop_fdce_C_Q)         0.148     1.597 r  cptr_addr_reg[1]/Q
                         net (fo=6, routed)           0.239     1.836    mem/Q[1]
    RAMB18_X0Y18         RAMB18E1                                     r  mem/data_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.879     2.007    mem/CLK
    RAMB18_X0Y18         RAMB18E1                                     r  mem/data_reg/CLKARDCLK
                         clock pessimism             -0.498     1.509    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.129     1.638    mem/data_reg
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 l/trans/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l/trans/tx_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.488%)  route 0.105ns (33.512%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.566     1.449    l/trans/CLK
    SLICE_X10Y44         FDCE                                         r  l/trans/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDCE (Prop_fdce_C_Q)         0.164     1.613 r  l/trans/FSM_sequential_current_state_reg[1]/Q
                         net (fo=11, routed)          0.105     1.718    l/trans/current_state_0[1]
    SLICE_X11Y44         LUT4 (Prop_lut4_I3_O)        0.045     1.763 r  l/trans/tx_i_1/O
                         net (fo=1, routed)           0.000     1.763    l/trans/tx_i_1_n_0
    SLICE_X11Y44         FDPE                                         r  l/trans/tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.836     1.963    l/trans/CLK
    SLICE_X11Y44         FDPE                                         r  l/trans/tx_reg/C
                         clock pessimism             -0.501     1.462    
    SLICE_X11Y44         FDPE (Hold_fdpe_C_D)         0.091     1.553    l/trans/tx_reg
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 l/trans/reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l/trans/reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.209ns (64.038%)  route 0.117ns (35.962%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.566     1.449    l/trans/CLK
    SLICE_X8Y43          FDCE                                         r  l/trans/reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDCE (Prop_fdce_C_Q)         0.164     1.613 r  l/trans/reg_reg[6]/Q
                         net (fo=2, routed)           0.117     1.730    l/trans/sel0[4]
    SLICE_X9Y44          LUT6 (Prop_lut6_I5_O)        0.045     1.775 r  l/trans/reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.775    l/trans/p_1_in[5]
    SLICE_X9Y44          FDCE                                         r  l/trans/reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.836     1.963    l/trans/CLK
    SLICE_X9Y44          FDCE                                         r  l/trans/reg_reg[5]/C
                         clock pessimism             -0.498     1.465    
    SLICE_X9Y44          FDCE (Hold_fdce_C_D)         0.092     1.557    l/trans/reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.218    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y18   mem/data_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X8Y45    FSM_sequential_current_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X7Y44    FSM_sequential_current_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X7Y44    FSM_sequential_current_state_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X8Y46    cptr_addr_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X8Y46    cptr_addr_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X8Y46    cptr_addr_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X8Y46    cptr_addr_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X8Y46    cptr_addr_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y45    FSM_sequential_current_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y45    FSM_sequential_current_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y44    FSM_sequential_current_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y44    FSM_sequential_current_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y44    FSM_sequential_current_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y44    FSM_sequential_current_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y46    cptr_addr_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y46    cptr_addr_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y46    cptr_addr_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y46    cptr_addr_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y45    FSM_sequential_current_state_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y45    FSM_sequential_current_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y44    FSM_sequential_current_state_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y44    FSM_sequential_current_state_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y44    FSM_sequential_current_state_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y44    FSM_sequential_current_state_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y46    cptr_addr_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y46    cptr_addr_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y46    cptr_addr_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y46    cptr_addr_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rts
                            (input port)
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.784ns  (logic 4.976ns (56.643%)  route 3.808ns (43.357%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  rts (IN)
                         net (fo=0)                   0.000     0.000    rts
    J1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  rts_IBUF_inst/O
                         net (fo=1, routed)           3.808     5.259    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.525     8.784 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     8.784    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 status
                            (input port)
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.766ns  (logic 4.958ns (56.556%)  route 3.808ns (43.444%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  status (IN)
                         net (fo=0)                   0.000     0.000    status
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  status_IBUF_inst/O
                         net (fo=1, routed)           3.808     5.258    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         3.508     8.766 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     8.766    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 status
                            (input port)
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.600ns  (logic 1.427ns (54.899%)  route 1.172ns (45.101%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  status (IN)
                         net (fo=0)                   0.000     0.000    status
    H1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  status_IBUF_inst/O
                         net (fo=1, routed)           1.172     1.390    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         1.209     2.600 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.600    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rts
                            (input port)
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.617ns  (logic 1.445ns (55.200%)  route 1.172ns (44.800%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  rts (IN)
                         net (fo=0)                   0.000     0.000    rts
    J1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  rts_IBUF_inst/O
                         net (fo=1, routed)           1.172     1.391    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         1.226     2.617 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.617    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_100
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.881ns  (logic 4.239ns (42.906%)  route 5.641ns (57.094%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.635     5.156    clk_IBUF_BUFG
    SLICE_X7Y44          FDCE                                         r  FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44          FDCE (Prop_fdce_C_Q)         0.419     5.575 f  FSM_sequential_current_state_reg[2]/Q
                         net (fo=16, routed)          1.057     6.632    current_state[2]
    SLICE_X7Y44          LUT3 (Prop_lut3_I0_O)        0.299     6.931 r  led_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           4.585    11.516    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521    15.037 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    15.037    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l/recept/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.383ns  (logic 4.476ns (53.393%)  route 3.907ns (46.607%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.626     5.147    l/recept/CLK
    SLICE_X1Y19          FDCE                                         r  l/recept/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDCE (Prop_fdce_C_Q)         0.419     5.566 f  l/recept/FSM_sequential_current_state_reg[2]/Q
                         net (fo=33, routed)          1.374     6.940    l/recept/current_state[2]
    SLICE_X0Y18          LUT3 (Prop_lut3_I0_O)        0.325     7.265 r  l/recept/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.533     9.798    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.732    13.530 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.530    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l/trans/tx_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            txd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.374ns  (logic 3.972ns (47.433%)  route 4.402ns (52.567%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.569     5.090    l/trans/CLK
    SLICE_X11Y44         FDPE                                         r  l/trans/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y44         FDPE (Prop_fdpe_C_Q)         0.456     5.546 r  l/trans/tx_reg/Q
                         net (fo=1, routed)           4.402     9.948    txd_OBUF
    L2                   OBUF (Prop_obuf_I_O)         3.516    13.464 r  txd_OBUF_inst/O
                         net (fo=0)                   0.000    13.464    txd
    L2                                                                r  txd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l/recept/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.085ns  (logic 4.456ns (55.116%)  route 3.629ns (44.884%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.626     5.147    l/recept/CLK
    SLICE_X1Y19          FDCE                                         r  l/recept/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDCE (Prop_fdce_C_Q)         0.419     5.566 f  l/recept/FSM_sequential_current_state_reg[2]/Q
                         net (fo=33, routed)          1.404     6.970    l/recept/current_state[2]
    SLICE_X1Y16          LUT2 (Prop_lut2_I1_O)        0.325     7.295 r  l/recept/led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           2.225     9.520    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.712    13.232 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    13.232    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l/recept/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.830ns  (logic 4.223ns (53.928%)  route 3.608ns (46.072%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.626     5.147    l/recept/CLK
    SLICE_X1Y19          FDCE                                         r  l/recept/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDCE (Prop_fdce_C_Q)         0.419     5.566 f  l/recept/FSM_sequential_current_state_reg[2]/Q
                         net (fo=33, routed)          1.485     7.052    l/recept/current_state[2]
    SLICE_X0Y18          LUT3 (Prop_lut3_I0_O)        0.299     7.351 r  l/recept/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.122     9.473    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    12.978 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.978    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l/recept/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.790ns  (logic 4.219ns (54.155%)  route 3.571ns (45.845%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.626     5.147    l/recept/CLK
    SLICE_X1Y19          FDCE                                         r  l/recept/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDCE (Prop_fdce_C_Q)         0.419     5.566 f  l/recept/FSM_sequential_current_state_reg[2]/Q
                         net (fo=33, routed)          1.437     7.003    l/recept/current_state[2]
    SLICE_X1Y16          LUT3 (Prop_lut3_I0_O)        0.299     7.302 r  l/recept/led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.134     9.437    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    12.937 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.937    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l/recept/reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.743ns  (logic 4.094ns (52.878%)  route 3.649ns (47.122%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.626     5.147    l/recept/CLK
    SLICE_X0Y19          FDCE                                         r  l/recept/reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.456     5.603 r  l/recept/reg_reg[5]/Q
                         net (fo=2, routed)           1.378     6.982    l/recept/reg_reg_n_0_[5]
    SLICE_X0Y19          LUT3 (Prop_lut3_I2_O)        0.124     7.106 r  l/recept/led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.271     9.376    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514    12.891 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.891    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l/recept/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.282ns  (logic 4.224ns (58.008%)  route 3.058ns (41.992%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.626     5.147    l/recept/CLK
    SLICE_X1Y19          FDCE                                         r  l/recept/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDCE (Prop_fdce_C_Q)         0.419     5.566 f  l/recept/FSM_sequential_current_state_reg[2]/Q
                         net (fo=33, routed)          0.735     6.301    l/recept/current_state[2]
    SLICE_X0Y19          LUT3 (Prop_lut3_I0_O)        0.299     6.600 r  l/recept/led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.323     8.923    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    12.429 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.429    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l/recept/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.637ns  (logic 4.227ns (63.686%)  route 2.410ns (36.314%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.626     5.147    l/recept/CLK
    SLICE_X1Y19          FDCE                                         r  l/recept/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDCE (Prop_fdce_C_Q)         0.419     5.566 f  l/recept/FSM_sequential_current_state_reg[2]/Q
                         net (fo=33, routed)          0.722     6.288    l/recept/current_state[2]
    SLICE_X0Y19          LUT3 (Prop_lut3_I0_O)        0.299     6.587 r  l/recept/led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.688     8.275    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509    11.784 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.784    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l/recept/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.551ns  (logic 4.227ns (64.528%)  route 2.324ns (35.472%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.626     5.147    l/recept/CLK
    SLICE_X1Y19          FDCE                                         r  l/recept/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDCE (Prop_fdce_C_Q)         0.419     5.566 f  l/recept/FSM_sequential_current_state_reg[2]/Q
                         net (fo=33, routed)          0.795     6.361    l/recept/current_state[2]
    SLICE_X0Y19          LUT3 (Prop_lut3_I0_O)        0.299     6.660 r  l/recept/led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.529     8.189    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509    11.698 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.698    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 l/recept/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.867ns  (logic 1.396ns (74.793%)  route 0.471ns (25.207%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.587     1.470    l/recept/CLK
    SLICE_X1Y19          FDCE                                         r  l/recept/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDCE (Prop_fdce_C_Q)         0.141     1.611 f  l/recept/FSM_sequential_current_state_reg[1]/Q
                         net (fo=33, routed)          0.189     1.800    l/recept/current_state[1]
    SLICE_X0Y19          LUT3 (Prop_lut3_I1_O)        0.045     1.845 r  l/recept/led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.282     2.127    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.337 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.337    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l/recept/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.928ns  (logic 1.396ns (72.405%)  route 0.532ns (27.595%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.587     1.470    l/recept/CLK
    SLICE_X1Y19          FDCE                                         r  l/recept/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDCE (Prop_fdce_C_Q)         0.141     1.611 f  l/recept/FSM_sequential_current_state_reg[1]/Q
                         net (fo=33, routed)          0.190     1.801    l/recept/current_state[1]
    SLICE_X0Y19          LUT3 (Prop_lut3_I1_O)        0.045     1.846 r  l/recept/led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.342     2.188    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     3.398 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.398    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l/recept/reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.958ns  (logic 1.388ns (70.883%)  route 0.570ns (29.117%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.587     1.470    l/recept/CLK
    SLICE_X0Y19          FDCE                                         r  l/recept/reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  l/recept/reg_reg[2]/Q
                         net (fo=2, routed)           0.226     1.837    l/recept/reg_reg_n_0_[2]
    SLICE_X1Y19          LUT3 (Prop_lut3_I2_O)        0.045     1.882 r  l/recept/led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.345     2.226    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.428 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.428    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l/recept/reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.095ns  (logic 1.392ns (66.440%)  route 0.703ns (33.560%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.588     1.471    l/recept/CLK
    SLICE_X0Y18          FDCE                                         r  l/recept/reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  l/recept/reg_reg[0]/Q
                         net (fo=2, routed)           0.174     1.786    l/recept/data_rx[0]
    SLICE_X0Y18          LUT3 (Prop_lut3_I2_O)        0.045     1.831 r  l/recept/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.529     2.360    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.566 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.566    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l/recept/reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.202ns  (logic 1.393ns (63.285%)  route 0.808ns (36.715%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.588     1.471    l/recept/CLK
    SLICE_X0Y18          FDCE                                         r  l/recept/reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  l/recept/reg_reg[6]/Q
                         net (fo=2, routed)           0.196     1.808    l/recept/reg_reg_n_0_[6]
    SLICE_X0Y19          LUT3 (Prop_lut3_I2_O)        0.045     1.853 r  l/recept/led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.612     2.465    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     3.673 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.673    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l/recept/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.293ns  (logic 1.402ns (61.127%)  route 0.891ns (38.873%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.587     1.470    l/recept/CLK
    SLICE_X1Y19          FDCE                                         r  l/recept/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDCE (Prop_fdce_C_Q)         0.141     1.611 f  l/recept/FSM_sequential_current_state_reg[1]/Q
                         net (fo=33, routed)          0.318     1.929    l/recept/current_state[1]
    SLICE_X0Y19          LUT3 (Prop_lut3_I1_O)        0.045     1.974 r  l/recept/led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.574     2.547    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     3.763 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.763    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l/recept/reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.380ns  (logic 1.388ns (58.303%)  route 0.993ns (41.697%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.590     1.473    l/recept/CLK
    SLICE_X0Y16          FDCE                                         r  l/recept/reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  l/recept/reg_reg[7]/Q
                         net (fo=2, routed)           0.469     2.083    l/recept/reg_reg_n_0_[7]
    SLICE_X1Y16          LUT3 (Prop_lut3_I2_O)        0.045     2.128 r  l/recept/led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.523     2.652    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.202     3.854 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.854    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l/recept/reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.415ns  (logic 1.478ns (61.180%)  route 0.938ns (38.820%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.588     1.471    l/recept/CLK
    SLICE_X0Y18          FDCE                                         r  l/recept/reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  l/recept/reg_reg[1]/Q
                         net (fo=2, routed)           0.221     1.833    l/recept/reg_reg_n_0_[1]
    SLICE_X0Y18          LUT3 (Prop_lut3_I2_O)        0.044     1.877 r  l/recept/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.717     2.594    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.293     3.886 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.886    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l/recept/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.504ns  (logic 1.456ns (58.161%)  route 1.048ns (41.839%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.587     1.470    l/recept/CLK
    SLICE_X1Y19          FDCE                                         r  l/recept/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDCE (Prop_fdce_C_Q)         0.141     1.611 f  l/recept/FSM_sequential_current_state_reg[1]/Q
                         net (fo=33, routed)          0.473     2.084    l/recept/current_state[1]
    SLICE_X1Y16          LUT2 (Prop_lut2_I0_O)        0.043     2.127 r  l/recept/led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.575     2.702    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         1.272     3.974 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.974    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l/trans/tx_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            txd
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.978ns  (logic 1.358ns (45.604%)  route 1.620ns (54.396%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.566     1.449    l/trans/CLK
    SLICE_X11Y44         FDPE                                         r  l/trans/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y44         FDPE (Prop_fdpe_C_Q)         0.141     1.590 r  l/trans/tx_reg/Q
                         net (fo=1, routed)           1.620     3.210    txd_OBUF
    L2                   OBUF (Prop_obuf_I_O)         1.217     4.427 r  txd_OBUF_inst/O
                         net (fo=0)                   0.000     4.427    txd
    L2                                                                r  txd (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_100

Max Delay            72 Endpoints
Min Delay            72 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rxd
                            (input port)
  Destination:            l/recept/reg_rx_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.788ns  (logic 1.453ns (25.110%)  route 4.334ns (74.890%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  rxd (IN)
                         net (fo=0)                   0.000     0.000    rxd
    J2                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  rxd_IBUF_inst/O
                         net (fo=1, routed)           4.334     5.788    l/recept/reg_rx_reg[1]_0[0]
    SLICE_X1Y19          FDPE                                         r  l/recept/reg_rx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.508     4.849    l/recept/CLK
    SLICE_X1Y19          FDPE                                         r  l/recept/reg_rx_reg[1]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            reg_crc_reg[0]/CLR
                            (recovery check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.391ns  (logic 1.441ns (26.733%)  route 3.950ns (73.267%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnc_IBUF_inst/O
                         net (fo=69, routed)          3.950     5.391    btnc_IBUF
    SLICE_X8Y42          FDCE                                         f  reg_crc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.449     4.790    clk_IBUF_BUFG
    SLICE_X8Y42          FDCE                                         r  reg_crc_reg[0]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            reg_crc_reg[1]/CLR
                            (recovery check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.391ns  (logic 1.441ns (26.733%)  route 3.950ns (73.267%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnc_IBUF_inst/O
                         net (fo=69, routed)          3.950     5.391    btnc_IBUF
    SLICE_X8Y42          FDCE                                         f  reg_crc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.449     4.790    clk_IBUF_BUFG
    SLICE_X8Y42          FDCE                                         r  reg_crc_reg[1]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            mem/data_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.292ns  (logic 1.565ns (29.578%)  route 3.727ns (70.422%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnc_IBUF_inst/O
                         net (fo=69, routed)          3.018     4.459    mem/pwropt_1
    SLICE_X7Y46          LUT2 (Prop_lut2_I1_O)        0.124     4.583 r  mem/data_reg_ENARDEN_cooolgate_en_gate_2/O
                         net (fo=1, routed)           0.709     5.292    mem/data_reg_ENARDEN_cooolgate_en_sig_2
    RAMB18_X0Y18         RAMB18E1                                     r  mem/data_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.494     4.835    mem/CLK
    RAMB18_X0Y18         RAMB18E1                                     r  mem/data_reg/CLKARDCLK

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            l/trans/reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.112ns  (logic 1.441ns (28.194%)  route 3.671ns (71.806%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnc_IBUF_inst/O
                         net (fo=69, routed)          3.671     5.112    l/trans/btnc_IBUF
    SLICE_X8Y43          FDCE                                         f  l/trans/reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.450     4.791    l/trans/CLK
    SLICE_X8Y43          FDCE                                         r  l/trans/reg_reg[0]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            l/trans/reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.112ns  (logic 1.441ns (28.194%)  route 3.671ns (71.806%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnc_IBUF_inst/O
                         net (fo=69, routed)          3.671     5.112    l/trans/btnc_IBUF
    SLICE_X8Y43          FDCE                                         f  l/trans/reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.450     4.791    l/trans/CLK
    SLICE_X8Y43          FDCE                                         r  l/trans/reg_reg[1]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            l/trans/reg_reg[6]/CLR
                            (recovery check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.112ns  (logic 1.441ns (28.194%)  route 3.671ns (71.806%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnc_IBUF_inst/O
                         net (fo=69, routed)          3.671     5.112    l/trans/btnc_IBUF
    SLICE_X8Y43          FDCE                                         f  l/trans/reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.450     4.791    l/trans/CLK
    SLICE_X8Y43          FDCE                                         r  l/trans/reg_reg[6]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            l/trans/reg_reg[7]/CLR
                            (recovery check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.112ns  (logic 1.441ns (28.194%)  route 3.671ns (71.806%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnc_IBUF_inst/O
                         net (fo=69, routed)          3.671     5.112    l/trans/btnc_IBUF
    SLICE_X8Y43          FDCE                                         f  l/trans/reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.450     4.791    l/trans/CLK
    SLICE_X8Y43          FDCE                                         r  l/trans/reg_reg[7]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            l/trans/reg_reg[8]/CLR
                            (recovery check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.112ns  (logic 1.441ns (28.194%)  route 3.671ns (71.806%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnc_IBUF_inst/O
                         net (fo=69, routed)          3.671     5.112    l/trans/btnc_IBUF
    SLICE_X8Y43          FDCE                                         f  l/trans/reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.450     4.791    l/trans/CLK
    SLICE_X8Y43          FDCE                                         r  l/trans/reg_reg[8]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            reg_crc_reg[2]/CLR
                            (recovery check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.112ns  (logic 1.441ns (28.194%)  route 3.671ns (71.806%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnc_IBUF_inst/O
                         net (fo=69, routed)          3.671     5.112    btnc_IBUF
    SLICE_X9Y43          FDCE                                         f  reg_crc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.450     4.791    clk_IBUF_BUFG
    SLICE_X9Y43          FDCE                                         r  reg_crc_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            l/recept/tempo_reg[2]/CLR
                            (removal check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.687ns  (logic 0.210ns (30.492%)  route 0.478ns (69.508%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnc_IBUF_inst/O
                         net (fo=69, routed)          0.478     0.687    l/recept/btnc_IBUF
    SLICE_X0Y15          FDCE                                         f  l/recept/tempo_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.860     1.987    l/recept/CLK
    SLICE_X0Y15          FDCE                                         r  l/recept/tempo_reg[2]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            l/recept/tempo_reg[3]/CLR
                            (removal check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.687ns  (logic 0.210ns (30.492%)  route 0.478ns (69.508%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnc_IBUF_inst/O
                         net (fo=69, routed)          0.478     0.687    l/recept/btnc_IBUF
    SLICE_X0Y15          FDCE                                         f  l/recept/tempo_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.860     1.987    l/recept/CLK
    SLICE_X0Y15          FDCE                                         r  l/recept/tempo_reg[3]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            l/recept/tempo_reg[1]/CLR
                            (removal check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.768ns  (logic 0.210ns (27.285%)  route 0.558ns (72.715%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnc_IBUF_inst/O
                         net (fo=69, routed)          0.558     0.768    l/recept/btnc_IBUF
    SLICE_X1Y16          FDCE                                         f  l/recept/tempo_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.859     1.986    l/recept/CLK
    SLICE_X1Y16          FDCE                                         r  l/recept/tempo_reg[1]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            l/recept/reg_reg[7]/CLR
                            (removal check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.772ns  (logic 0.210ns (27.131%)  route 0.563ns (72.869%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnc_IBUF_inst/O
                         net (fo=69, routed)          0.563     0.772    l/recept/btnc_IBUF
    SLICE_X0Y16          FDCE                                         f  l/recept/reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.859     1.986    l/recept/CLK
    SLICE_X0Y16          FDCE                                         r  l/recept/reg_reg[7]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            l/recept/tempo_reg[6]/CLR
                            (removal check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.791ns  (logic 0.210ns (26.490%)  route 0.581ns (73.510%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnc_IBUF_inst/O
                         net (fo=69, routed)          0.581     0.791    l/recept/btnc_IBUF
    SLICE_X1Y17          FDCE                                         f  l/recept/tempo_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.858     1.985    l/recept/CLK
    SLICE_X1Y17          FDCE                                         r  l/recept/tempo_reg[6]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            l/recept/tempo_reg[7]/CLR
                            (removal check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.791ns  (logic 0.210ns (26.490%)  route 0.581ns (73.510%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnc_IBUF_inst/O
                         net (fo=69, routed)          0.581     0.791    l/recept/btnc_IBUF
    SLICE_X1Y17          FDCE                                         f  l/recept/tempo_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.858     1.985    l/recept/CLK
    SLICE_X1Y17          FDCE                                         r  l/recept/tempo_reg[7]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            l/recept/tempo_reg[8]/CLR
                            (removal check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.791ns  (logic 0.210ns (26.490%)  route 0.581ns (73.510%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnc_IBUF_inst/O
                         net (fo=69, routed)          0.581     0.791    l/recept/btnc_IBUF
    SLICE_X1Y17          FDCE                                         f  l/recept/tempo_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.858     1.985    l/recept/CLK
    SLICE_X1Y17          FDCE                                         r  l/recept/tempo_reg[8]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            l/recept/tempo_reg[9]/CLR
                            (removal check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.791ns  (logic 0.210ns (26.490%)  route 0.581ns (73.510%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnc_IBUF_inst/O
                         net (fo=69, routed)          0.581     0.791    l/recept/btnc_IBUF
    SLICE_X1Y17          FDCE                                         f  l/recept/tempo_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.858     1.985    l/recept/CLK
    SLICE_X1Y17          FDCE                                         r  l/recept/tempo_reg[9]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            l/recept/tempo_reg[0]/CLR
                            (removal check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.795ns  (logic 0.210ns (26.345%)  route 0.586ns (73.655%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnc_IBUF_inst/O
                         net (fo=69, routed)          0.586     0.795    l/recept/btnc_IBUF
    SLICE_X0Y17          FDCE                                         f  l/recept/tempo_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.858     1.985    l/recept/CLK
    SLICE_X0Y17          FDCE                                         r  l/recept/tempo_reg[0]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            l/recept/tempo_reg[4]/CLR
                            (removal check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.806ns  (logic 0.210ns (26.007%)  route 0.596ns (73.993%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnc_IBUF_inst/O
                         net (fo=69, routed)          0.596     0.806    l/recept/btnc_IBUF
    SLICE_X2Y16          FDCE                                         f  l/recept/tempo_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.859     1.986    l/recept/CLK
    SLICE_X2Y16          FDCE                                         r  l/recept/tempo_reg[4]/C





