// Seed: 3666166584
module module_0 ();
  assign id_1 = id_1;
  supply1 id_2;
  uwire id_3, id_4;
  supply1 id_5;
  assign id_4 = id_1;
  assign id_3 = ~1;
  wire id_6;
  always_latch begin : LABEL_0
    id_2 = id_1;
    @(posedge -1'b0);
  end
  wire id_7;
  assign id_5 = -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  always id_3 <= id_3;
  module_0 modCall_1 ();
  wire id_4;
endmodule
