// Seed: 3197892857
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  reg id_8;
  always
  fork : SymbolIdentifier
    id_8 <= 1'b0;
    id_9(id_3, 1, !1);
  join_any : SymbolIdentifier
  assign id_5 = 1;
  assign id_6 = 1 + id_3;
  logic [7:0] id_10;
  wire id_11;
  id_12 :
  assert property (@(posedge id_6 == 1) 1 ? id_4 : 1)
  else $display(1 & 1);
  assign id_10[1] = id_4;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  assign id_2 = 1'b0 - 1;
  assign id_1 = {1'b0, 1, id_2};
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2
  );
endmodule
