

================================================================
== Vitis HLS Report for 'keccak_absorb_Pipeline_VITIS_LOOP_409_4'
================================================================
* Date:           Fri Mar 10 17:22:11 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        crypto_sign
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  50.00 ns|  6.352 ns|    13.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       19|       23|  0.950 us|  1.150 us|   19|   23|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_409_4  |       17|       21|         2|          1|          1|  17 ~ 21|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.87>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%select_ln31_4_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %select_ln31_4"   --->   Operation 6 'read' 'select_ln31_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%select_ln31_5_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %select_ln31_5"   --->   Operation 7 'read' 'select_ln31_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%trunc_ln63_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %trunc_ln63"   --->   Operation 8 'read' 'trunc_ln63_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.32ns)   --->   "%store_ln0 = store i5 0, i5 %i"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc42"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i_59 = load i5 %i" [dilithium2/fips202.c:409]   --->   Operation 11 'load' 'i_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 12 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.21ns)   --->   "%icmp_ln409 = icmp_eq  i5 %i_59, i5 %trunc_ln63_read" [dilithium2/fips202.c:409]   --->   Operation 13 'icmp' 'icmp_ln409' <Predicate = true> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 17, i64 21, i64 0"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.54ns)   --->   "%add_ln409 = add i5 %i_59, i5 1" [dilithium2/fips202.c:409]   --->   Operation 15 'add' 'add_ln409' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln409 = br i1 %icmp_ln409, void %for.inc42.split, void %for.end44.loopexit.exitStub" [dilithium2/fips202.c:409]   --->   Operation 16 'br' 'br_ln409' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i_94_cast = zext i5 %i_59" [dilithium2/fips202.c:409]   --->   Operation 17 'zext' 'i_94_cast' <Predicate = (!icmp_ln409)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%s_addr = getelementptr i64 %s, i64 0, i64 %i_94_cast" [dilithium2/fips202.c:410]   --->   Operation 18 'getelementptr' 's_addr' <Predicate = (!icmp_ln409)> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (2.77ns)   --->   "%s_load = load i5 %s_addr" [dilithium2/fips202.c:410]   --->   Operation 19 'load' 's_load' <Predicate = (!icmp_ln409)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_1 : Operation 20 [1/1] (1.32ns)   --->   "%store_ln409 = store i5 %add_ln409, i5 %i" [dilithium2/fips202.c:409]   --->   Operation 20 'store' 'store_ln409' <Predicate = (!icmp_ln409)> <Delay = 1.32>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 27 'ret' 'ret_ln0' <Predicate = (icmp_ln409)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.35>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specloopname_ln386 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [dilithium2/fips202.c:386]   --->   Operation 21 'specloopname' 'specloopname_ln386' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%r_17_7 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8, i8 %select_ln31_5_read, i8 %select_ln31_4_read, i8 %select_ln31_5_read, i8 %select_ln31_4_read, i8 %select_ln31_5_read, i8 %select_ln31_4_read, i8 %select_ln31_5_read, i8 %select_ln31_4_read" [dilithium2/fips202.c:31]   --->   Operation 22 'bitconcatenate' 'r_17_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/2] (2.77ns)   --->   "%s_load = load i5 %s_addr" [dilithium2/fips202.c:410]   --->   Operation 23 'load' 's_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_2 : Operation 24 [1/1] (0.80ns)   --->   "%xor_ln410 = xor i64 %s_load, i64 %r_17_7" [dilithium2/fips202.c:410]   --->   Operation 24 'xor' 'xor_ln410' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (2.77ns)   --->   "%store_ln410 = store i64 %xor_ln410, i5 %s_addr" [dilithium2/fips202.c:410]   --->   Operation 25 'store' 'store_ln410' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln409 = br void %for.inc42" [dilithium2/fips202.c:409]   --->   Operation 26 'br' 'br_ln409' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 50ns, clock uncertainty: 13.5ns.

 <State 1>: 2.87ns
The critical path consists of the following:
	'alloca' operation ('i') [5]  (0 ns)
	'load' operation ('i', dilithium2/fips202.c:409) on local variable 'i' [12]  (0 ns)
	'add' operation ('add_ln409', dilithium2/fips202.c:409) [16]  (1.55 ns)
	'store' operation ('store_ln409', dilithium2/fips202.c:409) of variable 'add_ln409', dilithium2/fips202.c:409 on local variable 'i' [26]  (1.32 ns)

 <State 2>: 6.35ns
The critical path consists of the following:
	'load' operation ('s_load', dilithium2/fips202.c:410) on array 's' [23]  (2.77 ns)
	'xor' operation ('xor_ln410', dilithium2/fips202.c:410) [24]  (0.808 ns)
	'store' operation ('store_ln410', dilithium2/fips202.c:410) of variable 'xor_ln410', dilithium2/fips202.c:410 on array 's' [25]  (2.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
