{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1553888409690 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1553888409717 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 29 15:40:08 2019 " "Processing started: Fri Mar 29 15:40:08 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1553888409717 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1553888409717 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Processor -c Processor " "Command: quartus_sta Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1553888409717 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1553888410856 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1553888413699 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1553888413699 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1553888413793 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1553888413793 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "23 " "The Timing Analyzer is analyzing 23 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1553888414634 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Processor.sdc " "Synopsys Design Constraints File file not found: 'Processor.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1553888414733 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1553888414733 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name processor:board\|controlFSM:ControlUnit\|y.T0 processor:board\|controlFSM:ControlUnit\|y.T0 " "create_clock -period 1.000 -name processor:board\|controlFSM:ControlUnit\|y.T0 processor:board\|controlFSM:ControlUnit\|y.T0" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1553888414739 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[0\] KEY\[0\] " "create_clock -period 1.000 -name KEY\[0\] KEY\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1553888414739 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name processor:board\|controlFSM:ControlUnit\|y.T2 processor:board\|controlFSM:ControlUnit\|y.T2 " "create_clock -period 1.000 -name processor:board\|controlFSM:ControlUnit\|y.T2 processor:board\|controlFSM:ControlUnit\|y.T2" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1553888414739 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1553888414739 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: board\|ControlUnit\|Selector25~0  from: datab  to: combout " "Cell: board\|ControlUnit\|Selector25~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1553888414741 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1553888414741 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1553888414744 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1553888414746 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1553888414748 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1553888414809 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1553888414872 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1553888414872 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.452 " "Worst-case setup slack is -10.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553888414889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553888414889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.452            -189.455 processor:board\|controlFSM:ControlUnit\|y.T0  " "  -10.452            -189.455 processor:board\|controlFSM:ControlUnit\|y.T0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553888414889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.838            -494.941 KEY\[0\]  " "   -8.838            -494.941 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553888414889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.416              -8.416 processor:board\|controlFSM:ControlUnit\|y.T2  " "   -8.416              -8.416 processor:board\|controlFSM:ControlUnit\|y.T2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553888414889 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1553888414889 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -7.605 " "Worst-case hold slack is -7.605" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553888414907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553888414907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.605            -503.070 KEY\[0\]  " "   -7.605            -503.070 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553888414907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.130              -3.024 processor:board\|controlFSM:ControlUnit\|y.T0  " "   -1.130              -3.024 processor:board\|controlFSM:ControlUnit\|y.T0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553888414907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.715               0.000 processor:board\|controlFSM:ControlUnit\|y.T2  " "    5.715               0.000 processor:board\|controlFSM:ControlUnit\|y.T2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553888414907 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1553888414907 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1553888414922 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1553888414939 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553888414957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553888414957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -64.270 KEY\[0\]  " "   -0.394             -64.270 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553888414957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.296               0.000 processor:board\|controlFSM:ControlUnit\|y.T0  " "    0.296               0.000 processor:board\|controlFSM:ControlUnit\|y.T0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553888414957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.482               0.000 processor:board\|controlFSM:ControlUnit\|y.T2  " "    0.482               0.000 processor:board\|controlFSM:ControlUnit\|y.T2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553888414957 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1553888414957 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1553888414999 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1553888415059 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1553888416684 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: board\|ControlUnit\|Selector25~0  from: datab  to: combout " "Cell: board\|ControlUnit\|Selector25~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1553888416815 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1553888416815 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1553888416815 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1553888416835 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1553888416835 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.344 " "Worst-case setup slack is -10.344" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553888416848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553888416848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.344            -187.398 processor:board\|controlFSM:ControlUnit\|y.T0  " "  -10.344            -187.398 processor:board\|controlFSM:ControlUnit\|y.T0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553888416848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.366              -8.366 processor:board\|controlFSM:ControlUnit\|y.T2  " "   -8.366              -8.366 processor:board\|controlFSM:ControlUnit\|y.T2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553888416848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.227            -468.855 KEY\[0\]  " "   -8.227            -468.855 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553888416848 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1553888416848 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -7.490 " "Worst-case hold slack is -7.490" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553888416864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553888416864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.490            -502.411 KEY\[0\]  " "   -7.490            -502.411 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553888416864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.098              -3.026 processor:board\|controlFSM:ControlUnit\|y.T0  " "   -1.098              -3.026 processor:board\|controlFSM:ControlUnit\|y.T0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553888416864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.703               0.000 processor:board\|controlFSM:ControlUnit\|y.T2  " "    5.703               0.000 processor:board\|controlFSM:ControlUnit\|y.T2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553888416864 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1553888416864 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1553888416879 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1553888416894 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553888416909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553888416909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -58.858 KEY\[0\]  " "   -0.394             -58.858 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553888416909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 processor:board\|controlFSM:ControlUnit\|y.T0  " "    0.339               0.000 processor:board\|controlFSM:ControlUnit\|y.T0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553888416909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.486               0.000 processor:board\|controlFSM:ControlUnit\|y.T2  " "    0.486               0.000 processor:board\|controlFSM:ControlUnit\|y.T2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553888416909 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1553888416909 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1553888416942 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1553888417150 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1553888418741 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: board\|ControlUnit\|Selector25~0  from: datab  to: combout " "Cell: board\|ControlUnit\|Selector25~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1553888418863 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1553888418863 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1553888418866 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1553888418869 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1553888418869 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.320 " "Worst-case setup slack is -6.320" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553888418885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553888418885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.320            -333.252 KEY\[0\]  " "   -6.320            -333.252 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553888418885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.640            -100.104 processor:board\|controlFSM:ControlUnit\|y.T0  " "   -5.640            -100.104 processor:board\|controlFSM:ControlUnit\|y.T0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553888418885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.352              -4.352 processor:board\|controlFSM:ControlUnit\|y.T2  " "   -4.352              -4.352 processor:board\|controlFSM:ControlUnit\|y.T2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553888418885 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1553888418885 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.201 " "Worst-case hold slack is -4.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553888418906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553888418906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.201            -261.393 KEY\[0\]  " "   -4.201            -261.393 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553888418906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.600              -1.697 processor:board\|controlFSM:ControlUnit\|y.T0  " "   -0.600              -1.697 processor:board\|controlFSM:ControlUnit\|y.T0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553888418906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.337               0.000 processor:board\|controlFSM:ControlUnit\|y.T2  " "    3.337               0.000 processor:board\|controlFSM:ControlUnit\|y.T2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553888418906 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1553888418906 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1553888418920 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1553888418932 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.343 " "Worst-case minimum pulse width slack is -0.343" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553888418949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553888418949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.343             -31.268 KEY\[0\]  " "   -0.343             -31.268 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553888418949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.309               0.000 processor:board\|controlFSM:ControlUnit\|y.T0  " "    0.309               0.000 processor:board\|controlFSM:ControlUnit\|y.T0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553888418949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.469               0.000 processor:board\|controlFSM:ControlUnit\|y.T2  " "    0.469               0.000 processor:board\|controlFSM:ControlUnit\|y.T2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553888418949 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1553888418949 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1553888418979 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: board\|ControlUnit\|Selector25~0  from: datab  to: combout " "Cell: board\|ControlUnit\|Selector25~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1553888419221 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1553888419221 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1553888419221 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1553888419228 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1553888419228 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.378 " "Worst-case setup slack is -5.378" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553888419240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553888419240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.378             -95.981 processor:board\|controlFSM:ControlUnit\|y.T0  " "   -5.378             -95.981 processor:board\|controlFSM:ControlUnit\|y.T0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553888419240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.232            -273.331 KEY\[0\]  " "   -5.232            -273.331 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553888419240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.221              -4.221 processor:board\|controlFSM:ControlUnit\|y.T2  " "   -4.221              -4.221 processor:board\|controlFSM:ControlUnit\|y.T2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553888419240 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1553888419240 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.092 " "Worst-case hold slack is -4.092" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553888419261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553888419261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.092            -260.180 KEY\[0\]  " "   -4.092            -260.180 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553888419261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.546              -1.567 processor:board\|controlFSM:ControlUnit\|y.T0  " "   -0.546              -1.567 processor:board\|controlFSM:ControlUnit\|y.T0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553888419261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.238               0.000 processor:board\|controlFSM:ControlUnit\|y.T2  " "    3.238               0.000 processor:board\|controlFSM:ControlUnit\|y.T2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553888419261 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1553888419261 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1553888419276 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1553888419288 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.321 " "Worst-case minimum pulse width slack is -0.321" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553888419300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553888419300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.321             -29.300 KEY\[0\]  " "   -0.321             -29.300 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553888419300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.351               0.000 processor:board\|controlFSM:ControlUnit\|y.T0  " "    0.351               0.000 processor:board\|controlFSM:ControlUnit\|y.T0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553888419300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.469               0.000 processor:board\|controlFSM:ControlUnit\|y.T2  " "    0.469               0.000 processor:board\|controlFSM:ControlUnit\|y.T2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553888419300 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1553888419300 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1553888421284 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1553888421284 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5168 " "Peak virtual memory: 5168 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1553888421464 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 29 15:40:21 2019 " "Processing ended: Fri Mar 29 15:40:21 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1553888421464 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1553888421464 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1553888421464 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1553888421464 ""}
