<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="clk_wiz_synth_1" LaunchPart="xc7z020clg400-1" LaunchTime="1532106013">
  <File Type="RDS-UTIL-PB" Name="clk_wiz_utilization_synth.pb"/>
  <File Type="RDS-UTIL" Name="clk_wiz_utilization_synth.rpt"/>
  <File Type="RDS-RDS" Name="clk_wiz.vds"/>
  <File Type="RDS-DCP" Name="clk_wiz.dcp"/>
  <File Type="PA-TCL" Name="clk_wiz.tcl"/>
  <File Type="REPORTS-TCL" Name="clk_wiz_reports.tcl"/>
  <FileSet Name="sources" Type="BlockSrcs" RelSrcDir="$PSRCDIR/clk_wiz">
    <File Path="$PSRCDIR/sources_1/ip/clk_wiz/clk_wiz.xci">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../mnt/condivisione/BACKUPS/backup_polito/computer_architecture/project/dvi_edge_detector/dvi_edge_detector.srcs/sources_1/ip/clk_wiz/clk_wiz.xci"/>
        <Attr Name="ImportTime" Val="1532105966"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopModule" Val="clk_wiz"/>
      <Option Name="UseBlackboxStub" Val="1"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="BlockSrcs" RelSrcDir="$PSRCDIR/clk_wiz">
    <File Path="$PSRCDIR/sources_1/ip/clk_wiz/clk_wiz.xci">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../mnt/condivisione/BACKUPS/backup_polito/computer_architecture/project/dvi_edge_detector/dvi_edge_detector.srcs/sources_1/ip/clk_wiz/clk_wiz.xci"/>
        <Attr Name="ImportTime" Val="1532105966"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopModule" Val="clk_wiz"/>
      <Option Name="UseBlackboxStub" Val="1"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
    <Step Id="synth_design"/>
  </Strategy>
</GenRun>
