// Seed: 1174336387
module module_0 (
    input wand id_0,
    input tri1 id_1
);
  tri0 id_3 = 1;
  module_2 modCall_1 ();
  assign module_1.id_7 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input tri0 id_1,
    input wire id_2,
    output tri1 id_3,
    output wire id_4,
    output wire id_5,
    input supply1 id_6,
    input tri1 id_7
);
  id_9 :
  assert property (@(posedge -1 + 1'd0 ~^ 1) id_1)
  else;
  module_0 modCall_1 (
      id_0,
      id_1
  );
endmodule
macromodule module_2;
endmodule
module module_3 #(
    parameter id_2 = 32'd88,
    parameter id_8 = 32'd19
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  inout wire id_15;
  output wire id_14;
  inout wire id_13;
  output wire id_12;
  output wire id_11;
  inout tri0 id_10;
  input wire id_9;
  inout wire _id_8;
  input wire id_7;
  inout wire id_6;
  module_2 modCall_1 ();
  input wire id_5;
  inout logic [7:0] id_4;
  inout wire id_3;
  input wire _id_2;
  input wire id_1;
  assign id_10 = -1;
  assign id_4[-1==id_2] = 1;
  assign id_10 = id_5;
  wire [-1 : id_8] id_16;
  wire id_17;
  assign id_3#(
      .id_10(1),
      .id_2 ({-1}),
      .id_3 (1)
  ) = id_2;
  wire id_18;
endmodule
