{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1408979106239 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1408979106239 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 25 17:05:06 2014 " "Processing started: Mon Aug 25 17:05:06 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1408979106239 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1408979106239 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ID -c ID " "Command: quartus_map --read_settings_files=on --write_settings_files=off ID -c ID" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1408979106239 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1408979106492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "check_pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file check_pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 check_pc-check_pc_behave " "Found design unit 1: check_pc-check_pc_behave" {  } { { "check_pc.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/check_pc.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408979107021 ""} { "Info" "ISGN_ENTITY_NAME" "1 check_pc " "Found entity 1: check_pc" {  } { { "check_pc.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/check_pc.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408979107021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408979107021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "check_load.vhd 2 1 " "Found 2 design units, including 1 entities, in source file check_load.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 check_load_store-check_load_store_behave " "Found design unit 1: check_load_store-check_load_store_behave" {  } { { "check_load.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/check_load.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408979107023 ""} { "Info" "ISGN_ENTITY_NAME" "1 check_load_store " "Found entity 1: check_load_store" {  } { { "check_load.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/check_load.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408979107023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408979107023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bbl_handler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bbl_handler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bbl_handler-bbl_handler_behave " "Found design unit 1: bbl_handler-bbl_handler_behave" {  } { { "bbl_handler.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/bbl_handler.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408979107025 ""} { "Info" "ISGN_ENTITY_NAME" "1 bbl_handler " "Found entity 1: bbl_handler" {  } { { "bbl_handler.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/bbl_handler.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408979107025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408979107025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructions_types.vhd 1 0 " "Found 1 design units, including 0 entities, in source file instructions_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instructions_types " "Found design unit 1: instructions_types" {  } { { "instructions_types.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/instructions_types.vhd" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408979107027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408979107027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-register_file_behave " "Found design unit 1: register_file-register_file_behave" {  } { { "register_file.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/register_file.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408979107029 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/register_file.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408979107029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408979107029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operation_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file operation_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 operation_decoder-operation_decoder_behave " "Found design unit 1: operation_decoder-operation_decoder_behave" {  } { { "operation_decoder.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/operation_decoder.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408979107032 ""} { "Info" "ISGN_ENTITY_NAME" "1 operation_decoder " "Found entity 1: operation_decoder" {  } { { "operation_decoder.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/operation_decoder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408979107032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408979107032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_exe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file id_exe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 id_exe-id_exe_behave " "Found design unit 1: id_exe-id_exe_behave" {  } { { "id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408979107034 ""} { "Info" "ISGN_ENTITY_NAME" "1 id_exe " "Found entity 1: id_exe" {  } { { "id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408979107034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408979107034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_complete.vhd 2 1 " "Found 2 design units, including 1 entities, in source file id_complete.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 id_complete-id_complete_behave " "Found design unit 1: id_complete-id_complete_behave" {  } { { "id_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_complete.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408979107037 ""} { "Info" "ISGN_ENTITY_NAME" "1 id_complete " "Found entity 1: id_complete" {  } { { "id_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_complete.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408979107037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408979107037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus projects/vlsiprojekat_memory/cache/gmemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /quartus projects/vlsiprojekat_memory/cache/gmemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gmemory-gmemory_behave " "Found design unit 1: gmemory-gmemory_behave" {  } { { "../../Cache/gmemory.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cache/gmemory.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408979107040 ""} { "Info" "ISGN_ENTITY_NAME" "1 gmemory " "Found entity 1: gmemory" {  } { { "../../Cache/gmemory.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cache/gmemory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408979107040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408979107040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus projects/vlsiprojekat_memory/cache/cache.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /quartus projects/vlsiprojekat_memory/cache/cache.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cache-cache_behave " "Found design unit 1: cache-cache_behave" {  } { { "../../Cache/cache.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cache/cache.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408979107044 ""} { "Info" "ISGN_ENTITY_NAME" "1 cache " "Found entity 1: cache" {  } { { "../../Cache/cache.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cache/cache.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408979107044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408979107044 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "id_complete " "Elaborating entity \"id_complete\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1408979107081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "check_pc check_pc:pc_rd " "Elaborating entity \"check_pc\" for hierarchy \"check_pc:pc_rd\"" {  } { { "id_complete.vhd" "pc_rd" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_complete.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408979107169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:reg_file " "Elaborating entity \"register_file\" for hierarchy \"register_file:reg_file\"" {  } { { "id_complete.vhd" "reg_file" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_complete.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408979107171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "operation_decoder operation_decoder:op_decoder " "Elaborating entity \"operation_decoder\" for hierarchy \"operation_decoder:op_decoder\"" {  } { { "id_complete.vhd" "op_decoder" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_complete.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408979107181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bbl_handler bbl_handler:bbl_handler " "Elaborating entity \"bbl_handler\" for hierarchy \"bbl_handler:bbl_handler\"" {  } { { "id_complete.vhd" "bbl_handler" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_complete.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408979107183 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pc bbl_handler.vhd(60) " "VHDL Process Statement warning at bbl_handler.vhd(60): signal \"pc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bbl_handler.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/bbl_handler.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1408979107185 "|id_complete|bbl_handler:bbl_handler"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pc bbl_handler.vhd(69) " "VHDL Process Statement warning at bbl_handler.vhd(69): signal \"pc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bbl_handler.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/bbl_handler.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1408979107185 "|id_complete|bbl_handler:bbl_handler"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "check_load_store check_load_store:load_store " "Elaborating entity \"check_load_store\" for hierarchy \"check_load_store:load_store\"" {  } { { "id_complete.vhd" "load_store" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_complete.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408979107186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache cache:data_cache " "Elaborating entity \"cache\" for hierarchy \"cache:data_cache\"" {  } { { "id_complete.vhd" "data_cache" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_complete.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408979107189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gmemory cache:data_cache\|gmemory:data " "Elaborating entity \"gmemory\" for hierarchy \"cache:data_cache\|gmemory:data\"" {  } { { "../../Cache/cache.vhd" "data" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cache/cache.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408979107196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cache:data_cache\|gmemory:data\|altsyncram:mem_reg\[0\]\[31\]__1 " "Elaborating entity \"altsyncram\" for hierarchy \"cache:data_cache\|gmemory:data\|altsyncram:mem_reg\[0\]\[31\]__1\"" {  } {  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408979107239 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cache:data_cache\|gmemory:data\|altsyncram:mem_reg\[0\]\[31\]__1 " "Elaborated megafunction instantiation \"cache:data_cache\|gmemory:data\|altsyncram:mem_reg\[0\]\[31\]__1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1408979107240 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cache:data_cache\|gmemory:data\|altsyncram:mem_reg\[0\]\[31\]__1 " "Instantiated megafunction \"cache:data_cache\|gmemory:data\|altsyncram:mem_reg\[0\]\[31\]__1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408979107241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408979107241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408979107241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408979107241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408979107241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408979107241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408979107241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408979107241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408979107241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408979107241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408979107241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408979107241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408979107241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408979107241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408979107241 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1408979107241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8og1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8og1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8og1 " "Found entity 1: altsyncram_8og1" {  } { { "db/altsyncram_8og1.tdf" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/db/altsyncram_8og1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408979107315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408979107315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8og1 cache:data_cache\|gmemory:data\|altsyncram:mem_reg\[0\]\[31\]__1\|altsyncram_8og1:auto_generated " "Elaborating entity \"altsyncram_8og1\" for hierarchy \"cache:data_cache\|gmemory:data\|altsyncram:mem_reg\[0\]\[31\]__1\|altsyncram_8og1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408979107316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id_exe id_exe:id_exe " "Elaborating entity \"id_exe\" for hierarchy \"id_exe:id_exe\"" {  } { { "id_complete.vhd" "id_exe" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_complete.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408979107321 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "cache:data_cache\|tag " "RAM logic \"cache:data_cache\|tag\" is uninferred due to asynchronous read logic" {  } { { "../../Cache/cache.vhd" "tag" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cache/cache.vhd" 67 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1408979108553 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1408979108553 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "check_pc.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/check_pc.vhd" 26 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1408979110844 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1408979110844 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_file:reg_file\|registers\[15\]\[0\] register_file:reg_file\|registers\[15\]\[0\]~_emulated register_file:reg_file\|registers\[15\]\[0\]~1 " "Register \"register_file:reg_file\|registers\[15\]\[0\]\" is converted into an equivalent circuit using register \"register_file:reg_file\|registers\[15\]\[0\]~_emulated\" and latch \"register_file:reg_file\|registers\[15\]\[0\]~1\"" {  } { { "register_file.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/register_file.vhd" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1408979110847 "|id_complete|register_file:reg_file|registers[15][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_file:reg_file\|registers\[15\]\[1\] register_file:reg_file\|registers\[15\]\[1\]~_emulated register_file:reg_file\|registers\[15\]\[1\]~5 " "Register \"register_file:reg_file\|registers\[15\]\[1\]\" is converted into an equivalent circuit using register \"register_file:reg_file\|registers\[15\]\[1\]~_emulated\" and latch \"register_file:reg_file\|registers\[15\]\[1\]~5\"" {  } { { "register_file.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/register_file.vhd" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1408979110847 "|id_complete|register_file:reg_file|registers[15][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_file:reg_file\|registers\[15\]\[2\] register_file:reg_file\|registers\[15\]\[2\]~_emulated register_file:reg_file\|registers\[15\]\[2\]~9 " "Register \"register_file:reg_file\|registers\[15\]\[2\]\" is converted into an equivalent circuit using register \"register_file:reg_file\|registers\[15\]\[2\]~_emulated\" and latch \"register_file:reg_file\|registers\[15\]\[2\]~9\"" {  } { { "register_file.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/register_file.vhd" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1408979110847 "|id_complete|register_file:reg_file|registers[15][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_file:reg_file\|registers\[15\]\[3\] register_file:reg_file\|registers\[15\]\[3\]~_emulated register_file:reg_file\|registers\[15\]\[3\]~13 " "Register \"register_file:reg_file\|registers\[15\]\[3\]\" is converted into an equivalent circuit using register \"register_file:reg_file\|registers\[15\]\[3\]~_emulated\" and latch \"register_file:reg_file\|registers\[15\]\[3\]~13\"" {  } { { "register_file.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/register_file.vhd" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1408979110847 "|id_complete|register_file:reg_file|registers[15][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_file:reg_file\|registers\[15\]\[4\] register_file:reg_file\|registers\[15\]\[4\]~_emulated register_file:reg_file\|registers\[15\]\[4\]~17 " "Register \"register_file:reg_file\|registers\[15\]\[4\]\" is converted into an equivalent circuit using register \"register_file:reg_file\|registers\[15\]\[4\]~_emulated\" and latch \"register_file:reg_file\|registers\[15\]\[4\]~17\"" {  } { { "register_file.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/register_file.vhd" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1408979110847 "|id_complete|register_file:reg_file|registers[15][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_file:reg_file\|registers\[15\]\[5\] register_file:reg_file\|registers\[15\]\[5\]~_emulated register_file:reg_file\|registers\[15\]\[5\]~21 " "Register \"register_file:reg_file\|registers\[15\]\[5\]\" is converted into an equivalent circuit using register \"register_file:reg_file\|registers\[15\]\[5\]~_emulated\" and latch \"register_file:reg_file\|registers\[15\]\[5\]~21\"" {  } { { "register_file.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/register_file.vhd" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1408979110847 "|id_complete|register_file:reg_file|registers[15][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_file:reg_file\|registers\[15\]\[6\] register_file:reg_file\|registers\[15\]\[6\]~_emulated register_file:reg_file\|registers\[15\]\[6\]~25 " "Register \"register_file:reg_file\|registers\[15\]\[6\]\" is converted into an equivalent circuit using register \"register_file:reg_file\|registers\[15\]\[6\]~_emulated\" and latch \"register_file:reg_file\|registers\[15\]\[6\]~25\"" {  } { { "register_file.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/register_file.vhd" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1408979110847 "|id_complete|register_file:reg_file|registers[15][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_file:reg_file\|registers\[15\]\[7\] register_file:reg_file\|registers\[15\]\[7\]~_emulated register_file:reg_file\|registers\[15\]\[7\]~29 " "Register \"register_file:reg_file\|registers\[15\]\[7\]\" is converted into an equivalent circuit using register \"register_file:reg_file\|registers\[15\]\[7\]~_emulated\" and latch \"register_file:reg_file\|registers\[15\]\[7\]~29\"" {  } { { "register_file.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/register_file.vhd" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1408979110847 "|id_complete|register_file:reg_file|registers[15][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_file:reg_file\|registers\[15\]\[8\] register_file:reg_file\|registers\[15\]\[8\]~_emulated register_file:reg_file\|registers\[15\]\[8\]~33 " "Register \"register_file:reg_file\|registers\[15\]\[8\]\" is converted into an equivalent circuit using register \"register_file:reg_file\|registers\[15\]\[8\]~_emulated\" and latch \"register_file:reg_file\|registers\[15\]\[8\]~33\"" {  } { { "register_file.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/register_file.vhd" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1408979110847 "|id_complete|register_file:reg_file|registers[15][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_file:reg_file\|registers\[15\]\[9\] register_file:reg_file\|registers\[15\]\[9\]~_emulated register_file:reg_file\|registers\[15\]\[9\]~37 " "Register \"register_file:reg_file\|registers\[15\]\[9\]\" is converted into an equivalent circuit using register \"register_file:reg_file\|registers\[15\]\[9\]~_emulated\" and latch \"register_file:reg_file\|registers\[15\]\[9\]~37\"" {  } { { "register_file.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/register_file.vhd" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1408979110847 "|id_complete|register_file:reg_file|registers[15][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_file:reg_file\|registers\[15\]\[10\] register_file:reg_file\|registers\[15\]\[10\]~_emulated register_file:reg_file\|registers\[15\]\[10\]~41 " "Register \"register_file:reg_file\|registers\[15\]\[10\]\" is converted into an equivalent circuit using register \"register_file:reg_file\|registers\[15\]\[10\]~_emulated\" and latch \"register_file:reg_file\|registers\[15\]\[10\]~41\"" {  } { { "register_file.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/register_file.vhd" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1408979110847 "|id_complete|register_file:reg_file|registers[15][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_file:reg_file\|registers\[15\]\[11\] register_file:reg_file\|registers\[15\]\[11\]~_emulated register_file:reg_file\|registers\[15\]\[11\]~45 " "Register \"register_file:reg_file\|registers\[15\]\[11\]\" is converted into an equivalent circuit using register \"register_file:reg_file\|registers\[15\]\[11\]~_emulated\" and latch \"register_file:reg_file\|registers\[15\]\[11\]~45\"" {  } { { "register_file.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/register_file.vhd" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1408979110847 "|id_complete|register_file:reg_file|registers[15][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_file:reg_file\|registers\[15\]\[12\] register_file:reg_file\|registers\[15\]\[12\]~_emulated register_file:reg_file\|registers\[15\]\[12\]~49 " "Register \"register_file:reg_file\|registers\[15\]\[12\]\" is converted into an equivalent circuit using register \"register_file:reg_file\|registers\[15\]\[12\]~_emulated\" and latch \"register_file:reg_file\|registers\[15\]\[12\]~49\"" {  } { { "register_file.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/register_file.vhd" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1408979110847 "|id_complete|register_file:reg_file|registers[15][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_file:reg_file\|registers\[15\]\[13\] register_file:reg_file\|registers\[15\]\[13\]~_emulated register_file:reg_file\|registers\[15\]\[13\]~53 " "Register \"register_file:reg_file\|registers\[15\]\[13\]\" is converted into an equivalent circuit using register \"register_file:reg_file\|registers\[15\]\[13\]~_emulated\" and latch \"register_file:reg_file\|registers\[15\]\[13\]~53\"" {  } { { "register_file.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/register_file.vhd" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1408979110847 "|id_complete|register_file:reg_file|registers[15][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_file:reg_file\|registers\[15\]\[14\] register_file:reg_file\|registers\[15\]\[14\]~_emulated register_file:reg_file\|registers\[15\]\[14\]~57 " "Register \"register_file:reg_file\|registers\[15\]\[14\]\" is converted into an equivalent circuit using register \"register_file:reg_file\|registers\[15\]\[14\]~_emulated\" and latch \"register_file:reg_file\|registers\[15\]\[14\]~57\"" {  } { { "register_file.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/register_file.vhd" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1408979110847 "|id_complete|register_file:reg_file|registers[15][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_file:reg_file\|registers\[15\]\[15\] register_file:reg_file\|registers\[15\]\[15\]~_emulated register_file:reg_file\|registers\[15\]\[15\]~61 " "Register \"register_file:reg_file\|registers\[15\]\[15\]\" is converted into an equivalent circuit using register \"register_file:reg_file\|registers\[15\]\[15\]~_emulated\" and latch \"register_file:reg_file\|registers\[15\]\[15\]~61\"" {  } { { "register_file.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/register_file.vhd" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1408979110847 "|id_complete|register_file:reg_file|registers[15][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_file:reg_file\|registers\[15\]\[16\] register_file:reg_file\|registers\[15\]\[16\]~_emulated register_file:reg_file\|registers\[15\]\[16\]~65 " "Register \"register_file:reg_file\|registers\[15\]\[16\]\" is converted into an equivalent circuit using register \"register_file:reg_file\|registers\[15\]\[16\]~_emulated\" and latch \"register_file:reg_file\|registers\[15\]\[16\]~65\"" {  } { { "register_file.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/register_file.vhd" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1408979110847 "|id_complete|register_file:reg_file|registers[15][16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_file:reg_file\|registers\[15\]\[17\] register_file:reg_file\|registers\[15\]\[17\]~_emulated register_file:reg_file\|registers\[15\]\[17\]~69 " "Register \"register_file:reg_file\|registers\[15\]\[17\]\" is converted into an equivalent circuit using register \"register_file:reg_file\|registers\[15\]\[17\]~_emulated\" and latch \"register_file:reg_file\|registers\[15\]\[17\]~69\"" {  } { { "register_file.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/register_file.vhd" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1408979110847 "|id_complete|register_file:reg_file|registers[15][17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_file:reg_file\|registers\[15\]\[18\] register_file:reg_file\|registers\[15\]\[18\]~_emulated register_file:reg_file\|registers\[15\]\[18\]~73 " "Register \"register_file:reg_file\|registers\[15\]\[18\]\" is converted into an equivalent circuit using register \"register_file:reg_file\|registers\[15\]\[18\]~_emulated\" and latch \"register_file:reg_file\|registers\[15\]\[18\]~73\"" {  } { { "register_file.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/register_file.vhd" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1408979110847 "|id_complete|register_file:reg_file|registers[15][18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_file:reg_file\|registers\[15\]\[19\] register_file:reg_file\|registers\[15\]\[19\]~_emulated register_file:reg_file\|registers\[15\]\[19\]~77 " "Register \"register_file:reg_file\|registers\[15\]\[19\]\" is converted into an equivalent circuit using register \"register_file:reg_file\|registers\[15\]\[19\]~_emulated\" and latch \"register_file:reg_file\|registers\[15\]\[19\]~77\"" {  } { { "register_file.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/register_file.vhd" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1408979110847 "|id_complete|register_file:reg_file|registers[15][19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_file:reg_file\|registers\[15\]\[20\] register_file:reg_file\|registers\[15\]\[20\]~_emulated register_file:reg_file\|registers\[15\]\[20\]~81 " "Register \"register_file:reg_file\|registers\[15\]\[20\]\" is converted into an equivalent circuit using register \"register_file:reg_file\|registers\[15\]\[20\]~_emulated\" and latch \"register_file:reg_file\|registers\[15\]\[20\]~81\"" {  } { { "register_file.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/register_file.vhd" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1408979110847 "|id_complete|register_file:reg_file|registers[15][20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_file:reg_file\|registers\[15\]\[21\] register_file:reg_file\|registers\[15\]\[21\]~_emulated register_file:reg_file\|registers\[15\]\[21\]~85 " "Register \"register_file:reg_file\|registers\[15\]\[21\]\" is converted into an equivalent circuit using register \"register_file:reg_file\|registers\[15\]\[21\]~_emulated\" and latch \"register_file:reg_file\|registers\[15\]\[21\]~85\"" {  } { { "register_file.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/register_file.vhd" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1408979110847 "|id_complete|register_file:reg_file|registers[15][21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_file:reg_file\|registers\[15\]\[22\] register_file:reg_file\|registers\[15\]\[22\]~_emulated register_file:reg_file\|registers\[15\]\[22\]~89 " "Register \"register_file:reg_file\|registers\[15\]\[22\]\" is converted into an equivalent circuit using register \"register_file:reg_file\|registers\[15\]\[22\]~_emulated\" and latch \"register_file:reg_file\|registers\[15\]\[22\]~89\"" {  } { { "register_file.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/register_file.vhd" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1408979110847 "|id_complete|register_file:reg_file|registers[15][22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_file:reg_file\|registers\[15\]\[23\] register_file:reg_file\|registers\[15\]\[23\]~_emulated register_file:reg_file\|registers\[15\]\[23\]~93 " "Register \"register_file:reg_file\|registers\[15\]\[23\]\" is converted into an equivalent circuit using register \"register_file:reg_file\|registers\[15\]\[23\]~_emulated\" and latch \"register_file:reg_file\|registers\[15\]\[23\]~93\"" {  } { { "register_file.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/register_file.vhd" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1408979110847 "|id_complete|register_file:reg_file|registers[15][23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_file:reg_file\|registers\[15\]\[24\] register_file:reg_file\|registers\[15\]\[24\]~_emulated register_file:reg_file\|registers\[15\]\[24\]~97 " "Register \"register_file:reg_file\|registers\[15\]\[24\]\" is converted into an equivalent circuit using register \"register_file:reg_file\|registers\[15\]\[24\]~_emulated\" and latch \"register_file:reg_file\|registers\[15\]\[24\]~97\"" {  } { { "register_file.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/register_file.vhd" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1408979110847 "|id_complete|register_file:reg_file|registers[15][24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_file:reg_file\|registers\[15\]\[25\] register_file:reg_file\|registers\[15\]\[25\]~_emulated register_file:reg_file\|registers\[15\]\[25\]~101 " "Register \"register_file:reg_file\|registers\[15\]\[25\]\" is converted into an equivalent circuit using register \"register_file:reg_file\|registers\[15\]\[25\]~_emulated\" and latch \"register_file:reg_file\|registers\[15\]\[25\]~101\"" {  } { { "register_file.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/register_file.vhd" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1408979110847 "|id_complete|register_file:reg_file|registers[15][25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_file:reg_file\|registers\[15\]\[26\] register_file:reg_file\|registers\[15\]\[26\]~_emulated register_file:reg_file\|registers\[15\]\[26\]~105 " "Register \"register_file:reg_file\|registers\[15\]\[26\]\" is converted into an equivalent circuit using register \"register_file:reg_file\|registers\[15\]\[26\]~_emulated\" and latch \"register_file:reg_file\|registers\[15\]\[26\]~105\"" {  } { { "register_file.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/register_file.vhd" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1408979110847 "|id_complete|register_file:reg_file|registers[15][26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_file:reg_file\|registers\[15\]\[27\] register_file:reg_file\|registers\[15\]\[27\]~_emulated register_file:reg_file\|registers\[15\]\[27\]~109 " "Register \"register_file:reg_file\|registers\[15\]\[27\]\" is converted into an equivalent circuit using register \"register_file:reg_file\|registers\[15\]\[27\]~_emulated\" and latch \"register_file:reg_file\|registers\[15\]\[27\]~109\"" {  } { { "register_file.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/register_file.vhd" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1408979110847 "|id_complete|register_file:reg_file|registers[15][27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_file:reg_file\|registers\[15\]\[28\] register_file:reg_file\|registers\[15\]\[28\]~_emulated register_file:reg_file\|registers\[15\]\[28\]~113 " "Register \"register_file:reg_file\|registers\[15\]\[28\]\" is converted into an equivalent circuit using register \"register_file:reg_file\|registers\[15\]\[28\]~_emulated\" and latch \"register_file:reg_file\|registers\[15\]\[28\]~113\"" {  } { { "register_file.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/register_file.vhd" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1408979110847 "|id_complete|register_file:reg_file|registers[15][28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_file:reg_file\|registers\[15\]\[29\] register_file:reg_file\|registers\[15\]\[29\]~_emulated register_file:reg_file\|registers\[15\]\[29\]~117 " "Register \"register_file:reg_file\|registers\[15\]\[29\]\" is converted into an equivalent circuit using register \"register_file:reg_file\|registers\[15\]\[29\]~_emulated\" and latch \"register_file:reg_file\|registers\[15\]\[29\]~117\"" {  } { { "register_file.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/register_file.vhd" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1408979110847 "|id_complete|register_file:reg_file|registers[15][29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_file:reg_file\|registers\[15\]\[30\] register_file:reg_file\|registers\[15\]\[30\]~_emulated register_file:reg_file\|registers\[15\]\[30\]~121 " "Register \"register_file:reg_file\|registers\[15\]\[30\]\" is converted into an equivalent circuit using register \"register_file:reg_file\|registers\[15\]\[30\]~_emulated\" and latch \"register_file:reg_file\|registers\[15\]\[30\]~121\"" {  } { { "register_file.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/register_file.vhd" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1408979110847 "|id_complete|register_file:reg_file|registers[15][30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_file:reg_file\|registers\[15\]\[31\] register_file:reg_file\|registers\[15\]\[31\]~_emulated register_file:reg_file\|registers\[15\]\[31\]~125 " "Register \"register_file:reg_file\|registers\[15\]\[31\]\" is converted into an equivalent circuit using register \"register_file:reg_file\|registers\[15\]\[31\]~_emulated\" and latch \"register_file:reg_file\|registers\[15\]\[31\]~125\"" {  } { { "register_file.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/register_file.vhd" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1408979110847 "|id_complete|register_file:reg_file|registers[15][31]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1408979110847 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1408979115680 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1408979115680 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4313 " "Implemented 4313 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "180 " "Implemented 180 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1408979116309 ""} { "Info" "ICUT_CUT_TM_OPINS" "302 " "Implemented 302 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1408979116309 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1408979116309 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3767 " "Implemented 3767 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1408979116309 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1408979116309 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1408979116309 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "512 " "Peak virtual memory: 512 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1408979116345 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 25 17:05:16 2014 " "Processing ended: Mon Aug 25 17:05:16 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1408979116345 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1408979116345 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1408979116345 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1408979116345 ""}
