{
  "module_name": "cache.json",
  "hash_id": "cdb27e74a3c1e7cdef8cbfd1b806768f0a79da910c771bd2256dc8ff31d39612",
  "original_prompt": "Ingested from linux-6.6.14/tools/perf/pmu-events/arch/arm64/ampere/ampereone/cache.json",
  "human_readable_source": "[\n    {\n        \"ArchStdEvent\": \"L1D_CACHE_RD\"\n    },\n    {\n        \"ArchStdEvent\": \"L1D_CACHE_WR\"\n    },\n    {\n        \"ArchStdEvent\": \"L1D_CACHE_REFILL_RD\"\n    },\n    {\n        \"ArchStdEvent\": \"L1D_CACHE_INVAL\"\n    },\n    {\n        \"ArchStdEvent\": \"L1D_TLB_REFILL_RD\"\n    },\n    {\n        \"ArchStdEvent\": \"L1D_TLB_REFILL_WR\"\n    },\n    {\n        \"ArchStdEvent\": \"L2D_CACHE_RD\"\n    },\n    {\n        \"ArchStdEvent\": \"L2D_CACHE_WR\"\n    },\n    {\n        \"ArchStdEvent\": \"L2D_CACHE_REFILL_RD\"\n    },\n    {\n        \"ArchStdEvent\": \"L2D_CACHE_REFILL_WR\"\n    },\n    {\n        \"ArchStdEvent\": \"L2D_CACHE_WB_VICTIM\"\n    },\n    {\n        \"ArchStdEvent\": \"L2D_CACHE_WB_CLEAN\"\n    },\n    {\n        \"ArchStdEvent\": \"L2D_CACHE_INVAL\"\n    },\n    {\n        \"ArchStdEvent\": \"L1I_CACHE_REFILL\"\n    },\n    {\n        \"ArchStdEvent\": \"L1I_TLB_REFILL\"\n    },\n    {\n        \"ArchStdEvent\": \"L1D_CACHE_REFILL\"\n    },\n    {\n        \"ArchStdEvent\": \"L1D_CACHE\"\n    },\n    {\n        \"ArchStdEvent\": \"L1D_TLB_REFILL\"\n    },\n    {\n        \"ArchStdEvent\": \"L1I_CACHE\"\n    },\n    {\n        \"ArchStdEvent\": \"L2D_CACHE\"\n    },\n    {\n        \"ArchStdEvent\": \"L2D_CACHE_REFILL\"\n    },\n    {\n        \"ArchStdEvent\": \"L2D_CACHE_WB\"\n    },\n    {\n        \"ArchStdEvent\": \"L1D_TLB\"\n    },\n    {\n        \"ArchStdEvent\": \"L1I_TLB\"\n    },\n    {\n        \"ArchStdEvent\": \"L2D_TLB_REFILL\"\n    },\n    {\n        \"ArchStdEvent\": \"L2I_TLB_REFILL\"\n    },\n    {\n        \"ArchStdEvent\": \"L2D_TLB\"\n    },\n    {\n        \"ArchStdEvent\": \"L2I_TLB\"\n    },\n    {\n        \"ArchStdEvent\": \"DTLB_WALK\"\n    },\n    {\n        \"ArchStdEvent\": \"ITLB_WALK\"\n    },\n    {\n        \"ArchStdEvent\": \"L1D_CACHE_LMISS_RD\"\n    },\n    {\n        \"ArchStdEvent\": \"L1I_CACHE_LMISS\"\n    },\n    {\n        \"ArchStdEvent\": \"L2D_CACHE_LMISS_RD\"\n    }\n]\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}